

================================================================
== Vitis HLS Report for 'recv_data_burst_Pipeline_VITIS_LOOP_39_1'
================================================================
* Date:           Sun Nov 20 09:08:39 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sscale-max-throughput
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8195|     8195|  81.950 us|  81.950 us|  8195|  8195|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_39_1  |     8193|     8193|         3|          1|          1|  8192|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     484|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     968|    -|
|Register         |        -|     -|     202|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     202|    1452|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln39_fu_844_p2                 |         +|   0|  0|  21|          14|           1|
    |add_ln47_fu_1088_p2                |         +|   0|  0|  19|          12|           1|
    |add_ln48_fu_1143_p2                |         +|   0|  0|  19|          12|           2|
    |add_ln49_fu_1198_p2                |         +|   0|  0|  19|          12|           2|
    |add_ln67_fu_947_p2                 |         +|   0|  0|  39|          32|           1|
    |addr_fu_1015_p2                    |         +|   0|  0|  19|          12|          12|
    |i_fu_935_p2                        |         +|   0|  0|  39|          32|           1|
    |j_fu_923_p2                        |         +|   0|  0|  39|          32|           3|
    |ap_block_pp0                       |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1   |       and|   0|  0|   2|           1|           1|
    |ap_condition_348                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_362                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_373                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_384                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_395                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_406                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_416                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_427                   |       and|   0|  0|   2|           1|           1|
    |ap_enable_state3_pp0_iter2_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op128_store_state3    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op130_store_state3    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op146_store_state3    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op148_store_state3    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op164_store_state3    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op166_store_state3    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op182_store_state3    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op184_store_state3    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op200_store_state3    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op202_store_state3    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op218_store_state3    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op220_store_state3    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op236_store_state3    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op238_store_state3    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op254_store_state3    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op256_store_state3    |       and|   0|  0|   2|           1|           1|
    |icmp_ln39_fu_838_p2                |      icmp|   0|  0|  12|          14|          15|
    |icmp_ln62_fu_929_p2                |      icmp|   0|  0|  20|          32|           7|
    |icmp_ln65_fu_941_p2                |      icmp|   0|  0|  20|          32|           7|
    |i_5_fu_953_p3                      |    select|   0|  0|  32|           1|           1|
    |i_6_fu_969_p3                      |    select|   0|  0|  32|           1|          32|
    |j_6_fu_985_p3                      |    select|   0|  0|  32|           1|           1|
    |reg_id_6_fu_961_p3                 |    select|   0|  0|  32|           1|          32|
    |reg_id_7_fu_977_p3                 |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 484|         270|         180|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_sig_allocacmp_idx_2   |   9|          2|   14|         28|
    |data_blk_n_R             |   9|          2|    1|          2|
    |i_4_fu_128               |   9|          2|   32|         64|
    |idx_fu_140               |   9|          2|   14|         28|
    |j_3_fu_136               |   9|          2|   32|         64|
    |reg_file_0_0_address0    |  14|          3|   11|         33|
    |reg_file_0_0_address1    |  14|          3|   11|         33|
    |reg_file_0_0_d0          |  14|          3|   16|         48|
    |reg_file_0_0_d1          |  14|          3|   16|         48|
    |reg_file_0_1_address0    |  14|          3|   11|         33|
    |reg_file_0_1_address1    |  14|          3|   11|         33|
    |reg_file_0_1_d0          |  14|          3|   16|         48|
    |reg_file_0_1_d1          |  14|          3|   16|         48|
    |reg_file_1_0_address0    |  14|          3|   11|         33|
    |reg_file_1_0_address1    |  14|          3|   11|         33|
    |reg_file_1_0_d0          |  14|          3|   16|         48|
    |reg_file_1_0_d1          |  14|          3|   16|         48|
    |reg_file_1_1_address0    |  14|          3|   11|         33|
    |reg_file_1_1_address1    |  14|          3|   11|         33|
    |reg_file_1_1_d0          |  14|          3|   16|         48|
    |reg_file_1_1_d1          |  14|          3|   16|         48|
    |reg_file_2_0_address0    |  14|          3|   11|         33|
    |reg_file_2_0_address1    |  14|          3|   11|         33|
    |reg_file_2_0_d0          |  14|          3|   16|         48|
    |reg_file_2_0_d1          |  14|          3|   16|         48|
    |reg_file_2_1_address0    |  14|          3|   11|         33|
    |reg_file_2_1_address1    |  14|          3|   11|         33|
    |reg_file_2_1_d0          |  14|          3|   16|         48|
    |reg_file_2_1_d1          |  14|          3|   16|         48|
    |reg_file_3_0_address0    |  14|          3|   11|         33|
    |reg_file_3_0_address1    |  14|          3|   11|         33|
    |reg_file_3_0_d0          |  14|          3|   16|         48|
    |reg_file_3_0_d1          |  14|          3|   16|         48|
    |reg_file_3_1_address0    |  14|          3|   11|         33|
    |reg_file_3_1_address1    |  14|          3|   11|         33|
    |reg_file_3_1_d0          |  14|          3|   16|         48|
    |reg_file_3_1_d1          |  14|          3|   16|         48|
    |reg_file_4_0_address0    |  14|          3|   11|         33|
    |reg_file_4_0_address1    |  14|          3|   11|         33|
    |reg_file_4_0_d0          |  14|          3|   16|         48|
    |reg_file_4_0_d1          |  14|          3|   16|         48|
    |reg_file_4_1_address0    |  14|          3|   11|         33|
    |reg_file_4_1_address1    |  14|          3|   11|         33|
    |reg_file_4_1_d0          |  14|          3|   16|         48|
    |reg_file_4_1_d1          |  14|          3|   16|         48|
    |reg_file_5_0_address0    |  14|          3|   11|         33|
    |reg_file_5_0_address1    |  14|          3|   11|         33|
    |reg_file_5_0_d0          |  14|          3|   16|         48|
    |reg_file_5_0_d1          |  14|          3|   16|         48|
    |reg_file_5_1_address0    |  14|          3|   11|         33|
    |reg_file_5_1_address1    |  14|          3|   11|         33|
    |reg_file_5_1_d0          |  14|          3|   16|         48|
    |reg_file_5_1_d1          |  14|          3|   16|         48|
    |reg_file_6_0_address0    |  14|          3|   11|         33|
    |reg_file_6_0_address1    |  14|          3|   11|         33|
    |reg_file_6_0_d0          |  14|          3|   16|         48|
    |reg_file_6_0_d1          |  14|          3|   16|         48|
    |reg_file_6_1_address0    |  14|          3|   11|         33|
    |reg_file_6_1_address1    |  14|          3|   11|         33|
    |reg_file_6_1_d0          |  14|          3|   16|         48|
    |reg_file_6_1_d1          |  14|          3|   16|         48|
    |reg_file_7_0_address0    |  14|          3|   11|         33|
    |reg_file_7_0_address1    |  14|          3|   11|         33|
    |reg_file_7_0_d0          |  14|          3|   16|         48|
    |reg_file_7_0_d1          |  14|          3|   16|         48|
    |reg_file_7_1_address0    |  14|          3|   11|         33|
    |reg_file_7_1_address1    |  14|          3|   11|         33|
    |reg_file_7_1_d0          |  14|          3|   16|         48|
    |reg_file_7_1_d1          |  14|          3|   16|         48|
    |reg_id_fu_132            |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 968|        208|  991|       2846|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_4_fu_128                        |  32|   0|   32|          0|
    |icmp_ln39_reg_1268                |   1|   0|    1|          0|
    |idx_fu_140                        |  14|   0|   14|          0|
    |j_3_fu_136                        |  32|   0|   32|          0|
    |reg_id_fu_132                     |  32|   0|   32|          0|
    |trunc_ln11_2_reg_1282             |   1|   0|    1|          0|
    |trunc_ln11_reg_1277               |   6|   0|    6|          0|
    |trunc_ln16_1_reg_1295             |  16|   0|   16|          0|
    |trunc_ln16_2_reg_1300             |  16|   0|   16|          0|
    |trunc_ln16_3_reg_1305             |  16|   0|   16|          0|
    |trunc_ln16_reg_1286               |  16|   0|   16|          0|
    |trunc_ln39_reg_1272               |  12|   0|   12|          0|
    |trunc_ln46_reg_1291               |   3|   0|    3|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 202|   0|  202|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+-----------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  recv_data_burst_Pipeline_VITIS_LOOP_39_1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  recv_data_burst_Pipeline_VITIS_LOOP_39_1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  recv_data_burst_Pipeline_VITIS_LOOP_39_1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  recv_data_burst_Pipeline_VITIS_LOOP_39_1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  recv_data_burst_Pipeline_VITIS_LOOP_39_1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  recv_data_burst_Pipeline_VITIS_LOOP_39_1|  return value|
|m_axi_data_AWVALID     |  out|    1|       m_axi|                                      data|       pointer|
|m_axi_data_AWREADY     |   in|    1|       m_axi|                                      data|       pointer|
|m_axi_data_AWADDR      |  out|   64|       m_axi|                                      data|       pointer|
|m_axi_data_AWID        |  out|    1|       m_axi|                                      data|       pointer|
|m_axi_data_AWLEN       |  out|   32|       m_axi|                                      data|       pointer|
|m_axi_data_AWSIZE      |  out|    3|       m_axi|                                      data|       pointer|
|m_axi_data_AWBURST     |  out|    2|       m_axi|                                      data|       pointer|
|m_axi_data_AWLOCK      |  out|    2|       m_axi|                                      data|       pointer|
|m_axi_data_AWCACHE     |  out|    4|       m_axi|                                      data|       pointer|
|m_axi_data_AWPROT      |  out|    3|       m_axi|                                      data|       pointer|
|m_axi_data_AWQOS       |  out|    4|       m_axi|                                      data|       pointer|
|m_axi_data_AWREGION    |  out|    4|       m_axi|                                      data|       pointer|
|m_axi_data_AWUSER      |  out|    1|       m_axi|                                      data|       pointer|
|m_axi_data_WVALID      |  out|    1|       m_axi|                                      data|       pointer|
|m_axi_data_WREADY      |   in|    1|       m_axi|                                      data|       pointer|
|m_axi_data_WDATA       |  out|   64|       m_axi|                                      data|       pointer|
|m_axi_data_WSTRB       |  out|    8|       m_axi|                                      data|       pointer|
|m_axi_data_WLAST       |  out|    1|       m_axi|                                      data|       pointer|
|m_axi_data_WID         |  out|    1|       m_axi|                                      data|       pointer|
|m_axi_data_WUSER       |  out|    1|       m_axi|                                      data|       pointer|
|m_axi_data_ARVALID     |  out|    1|       m_axi|                                      data|       pointer|
|m_axi_data_ARREADY     |   in|    1|       m_axi|                                      data|       pointer|
|m_axi_data_ARADDR      |  out|   64|       m_axi|                                      data|       pointer|
|m_axi_data_ARID        |  out|    1|       m_axi|                                      data|       pointer|
|m_axi_data_ARLEN       |  out|   32|       m_axi|                                      data|       pointer|
|m_axi_data_ARSIZE      |  out|    3|       m_axi|                                      data|       pointer|
|m_axi_data_ARBURST     |  out|    2|       m_axi|                                      data|       pointer|
|m_axi_data_ARLOCK      |  out|    2|       m_axi|                                      data|       pointer|
|m_axi_data_ARCACHE     |  out|    4|       m_axi|                                      data|       pointer|
|m_axi_data_ARPROT      |  out|    3|       m_axi|                                      data|       pointer|
|m_axi_data_ARQOS       |  out|    4|       m_axi|                                      data|       pointer|
|m_axi_data_ARREGION    |  out|    4|       m_axi|                                      data|       pointer|
|m_axi_data_ARUSER      |  out|    1|       m_axi|                                      data|       pointer|
|m_axi_data_RVALID      |   in|    1|       m_axi|                                      data|       pointer|
|m_axi_data_RREADY      |  out|    1|       m_axi|                                      data|       pointer|
|m_axi_data_RDATA       |   in|   64|       m_axi|                                      data|       pointer|
|m_axi_data_RLAST       |   in|    1|       m_axi|                                      data|       pointer|
|m_axi_data_RID         |   in|    1|       m_axi|                                      data|       pointer|
|m_axi_data_RFIFONUM    |   in|    9|       m_axi|                                      data|       pointer|
|m_axi_data_RUSER       |   in|    1|       m_axi|                                      data|       pointer|
|m_axi_data_RRESP       |   in|    2|       m_axi|                                      data|       pointer|
|m_axi_data_BVALID      |   in|    1|       m_axi|                                      data|       pointer|
|m_axi_data_BREADY      |  out|    1|       m_axi|                                      data|       pointer|
|m_axi_data_BRESP       |   in|    2|       m_axi|                                      data|       pointer|
|m_axi_data_BID         |   in|    1|       m_axi|                                      data|       pointer|
|m_axi_data_BUSER       |   in|    1|       m_axi|                                      data|       pointer|
|sext_ln39              |   in|   61|     ap_none|                                 sext_ln39|        scalar|
|reg_file_0_1_address0  |  out|   11|   ap_memory|                              reg_file_0_1|         array|
|reg_file_0_1_ce0       |  out|    1|   ap_memory|                              reg_file_0_1|         array|
|reg_file_0_1_we0       |  out|    1|   ap_memory|                              reg_file_0_1|         array|
|reg_file_0_1_d0        |  out|   16|   ap_memory|                              reg_file_0_1|         array|
|reg_file_0_1_address1  |  out|   11|   ap_memory|                              reg_file_0_1|         array|
|reg_file_0_1_ce1       |  out|    1|   ap_memory|                              reg_file_0_1|         array|
|reg_file_0_1_we1       |  out|    1|   ap_memory|                              reg_file_0_1|         array|
|reg_file_0_1_d1        |  out|   16|   ap_memory|                              reg_file_0_1|         array|
|reg_file_0_0_address0  |  out|   11|   ap_memory|                              reg_file_0_0|         array|
|reg_file_0_0_ce0       |  out|    1|   ap_memory|                              reg_file_0_0|         array|
|reg_file_0_0_we0       |  out|    1|   ap_memory|                              reg_file_0_0|         array|
|reg_file_0_0_d0        |  out|   16|   ap_memory|                              reg_file_0_0|         array|
|reg_file_0_0_address1  |  out|   11|   ap_memory|                              reg_file_0_0|         array|
|reg_file_0_0_ce1       |  out|    1|   ap_memory|                              reg_file_0_0|         array|
|reg_file_0_0_we1       |  out|    1|   ap_memory|                              reg_file_0_0|         array|
|reg_file_0_0_d1        |  out|   16|   ap_memory|                              reg_file_0_0|         array|
|reg_file_7_1_address0  |  out|   11|   ap_memory|                              reg_file_7_1|         array|
|reg_file_7_1_ce0       |  out|    1|   ap_memory|                              reg_file_7_1|         array|
|reg_file_7_1_we0       |  out|    1|   ap_memory|                              reg_file_7_1|         array|
|reg_file_7_1_d0        |  out|   16|   ap_memory|                              reg_file_7_1|         array|
|reg_file_7_1_address1  |  out|   11|   ap_memory|                              reg_file_7_1|         array|
|reg_file_7_1_ce1       |  out|    1|   ap_memory|                              reg_file_7_1|         array|
|reg_file_7_1_we1       |  out|    1|   ap_memory|                              reg_file_7_1|         array|
|reg_file_7_1_d1        |  out|   16|   ap_memory|                              reg_file_7_1|         array|
|reg_file_7_0_address0  |  out|   11|   ap_memory|                              reg_file_7_0|         array|
|reg_file_7_0_ce0       |  out|    1|   ap_memory|                              reg_file_7_0|         array|
|reg_file_7_0_we0       |  out|    1|   ap_memory|                              reg_file_7_0|         array|
|reg_file_7_0_d0        |  out|   16|   ap_memory|                              reg_file_7_0|         array|
|reg_file_7_0_address1  |  out|   11|   ap_memory|                              reg_file_7_0|         array|
|reg_file_7_0_ce1       |  out|    1|   ap_memory|                              reg_file_7_0|         array|
|reg_file_7_0_we1       |  out|    1|   ap_memory|                              reg_file_7_0|         array|
|reg_file_7_0_d1        |  out|   16|   ap_memory|                              reg_file_7_0|         array|
|reg_file_6_1_address0  |  out|   11|   ap_memory|                              reg_file_6_1|         array|
|reg_file_6_1_ce0       |  out|    1|   ap_memory|                              reg_file_6_1|         array|
|reg_file_6_1_we0       |  out|    1|   ap_memory|                              reg_file_6_1|         array|
|reg_file_6_1_d0        |  out|   16|   ap_memory|                              reg_file_6_1|         array|
|reg_file_6_1_address1  |  out|   11|   ap_memory|                              reg_file_6_1|         array|
|reg_file_6_1_ce1       |  out|    1|   ap_memory|                              reg_file_6_1|         array|
|reg_file_6_1_we1       |  out|    1|   ap_memory|                              reg_file_6_1|         array|
|reg_file_6_1_d1        |  out|   16|   ap_memory|                              reg_file_6_1|         array|
|reg_file_6_0_address0  |  out|   11|   ap_memory|                              reg_file_6_0|         array|
|reg_file_6_0_ce0       |  out|    1|   ap_memory|                              reg_file_6_0|         array|
|reg_file_6_0_we0       |  out|    1|   ap_memory|                              reg_file_6_0|         array|
|reg_file_6_0_d0        |  out|   16|   ap_memory|                              reg_file_6_0|         array|
|reg_file_6_0_address1  |  out|   11|   ap_memory|                              reg_file_6_0|         array|
|reg_file_6_0_ce1       |  out|    1|   ap_memory|                              reg_file_6_0|         array|
|reg_file_6_0_we1       |  out|    1|   ap_memory|                              reg_file_6_0|         array|
|reg_file_6_0_d1        |  out|   16|   ap_memory|                              reg_file_6_0|         array|
|reg_file_5_1_address0  |  out|   11|   ap_memory|                              reg_file_5_1|         array|
|reg_file_5_1_ce0       |  out|    1|   ap_memory|                              reg_file_5_1|         array|
|reg_file_5_1_we0       |  out|    1|   ap_memory|                              reg_file_5_1|         array|
|reg_file_5_1_d0        |  out|   16|   ap_memory|                              reg_file_5_1|         array|
|reg_file_5_1_address1  |  out|   11|   ap_memory|                              reg_file_5_1|         array|
|reg_file_5_1_ce1       |  out|    1|   ap_memory|                              reg_file_5_1|         array|
|reg_file_5_1_we1       |  out|    1|   ap_memory|                              reg_file_5_1|         array|
|reg_file_5_1_d1        |  out|   16|   ap_memory|                              reg_file_5_1|         array|
|reg_file_5_0_address0  |  out|   11|   ap_memory|                              reg_file_5_0|         array|
|reg_file_5_0_ce0       |  out|    1|   ap_memory|                              reg_file_5_0|         array|
|reg_file_5_0_we0       |  out|    1|   ap_memory|                              reg_file_5_0|         array|
|reg_file_5_0_d0        |  out|   16|   ap_memory|                              reg_file_5_0|         array|
|reg_file_5_0_address1  |  out|   11|   ap_memory|                              reg_file_5_0|         array|
|reg_file_5_0_ce1       |  out|    1|   ap_memory|                              reg_file_5_0|         array|
|reg_file_5_0_we1       |  out|    1|   ap_memory|                              reg_file_5_0|         array|
|reg_file_5_0_d1        |  out|   16|   ap_memory|                              reg_file_5_0|         array|
|reg_file_4_1_address0  |  out|   11|   ap_memory|                              reg_file_4_1|         array|
|reg_file_4_1_ce0       |  out|    1|   ap_memory|                              reg_file_4_1|         array|
|reg_file_4_1_we0       |  out|    1|   ap_memory|                              reg_file_4_1|         array|
|reg_file_4_1_d0        |  out|   16|   ap_memory|                              reg_file_4_1|         array|
|reg_file_4_1_address1  |  out|   11|   ap_memory|                              reg_file_4_1|         array|
|reg_file_4_1_ce1       |  out|    1|   ap_memory|                              reg_file_4_1|         array|
|reg_file_4_1_we1       |  out|    1|   ap_memory|                              reg_file_4_1|         array|
|reg_file_4_1_d1        |  out|   16|   ap_memory|                              reg_file_4_1|         array|
|reg_file_4_0_address0  |  out|   11|   ap_memory|                              reg_file_4_0|         array|
|reg_file_4_0_ce0       |  out|    1|   ap_memory|                              reg_file_4_0|         array|
|reg_file_4_0_we0       |  out|    1|   ap_memory|                              reg_file_4_0|         array|
|reg_file_4_0_d0        |  out|   16|   ap_memory|                              reg_file_4_0|         array|
|reg_file_4_0_address1  |  out|   11|   ap_memory|                              reg_file_4_0|         array|
|reg_file_4_0_ce1       |  out|    1|   ap_memory|                              reg_file_4_0|         array|
|reg_file_4_0_we1       |  out|    1|   ap_memory|                              reg_file_4_0|         array|
|reg_file_4_0_d1        |  out|   16|   ap_memory|                              reg_file_4_0|         array|
|reg_file_3_1_address0  |  out|   11|   ap_memory|                              reg_file_3_1|         array|
|reg_file_3_1_ce0       |  out|    1|   ap_memory|                              reg_file_3_1|         array|
|reg_file_3_1_we0       |  out|    1|   ap_memory|                              reg_file_3_1|         array|
|reg_file_3_1_d0        |  out|   16|   ap_memory|                              reg_file_3_1|         array|
|reg_file_3_1_address1  |  out|   11|   ap_memory|                              reg_file_3_1|         array|
|reg_file_3_1_ce1       |  out|    1|   ap_memory|                              reg_file_3_1|         array|
|reg_file_3_1_we1       |  out|    1|   ap_memory|                              reg_file_3_1|         array|
|reg_file_3_1_d1        |  out|   16|   ap_memory|                              reg_file_3_1|         array|
|reg_file_3_0_address0  |  out|   11|   ap_memory|                              reg_file_3_0|         array|
|reg_file_3_0_ce0       |  out|    1|   ap_memory|                              reg_file_3_0|         array|
|reg_file_3_0_we0       |  out|    1|   ap_memory|                              reg_file_3_0|         array|
|reg_file_3_0_d0        |  out|   16|   ap_memory|                              reg_file_3_0|         array|
|reg_file_3_0_address1  |  out|   11|   ap_memory|                              reg_file_3_0|         array|
|reg_file_3_0_ce1       |  out|    1|   ap_memory|                              reg_file_3_0|         array|
|reg_file_3_0_we1       |  out|    1|   ap_memory|                              reg_file_3_0|         array|
|reg_file_3_0_d1        |  out|   16|   ap_memory|                              reg_file_3_0|         array|
|reg_file_2_1_address0  |  out|   11|   ap_memory|                              reg_file_2_1|         array|
|reg_file_2_1_ce0       |  out|    1|   ap_memory|                              reg_file_2_1|         array|
|reg_file_2_1_we0       |  out|    1|   ap_memory|                              reg_file_2_1|         array|
|reg_file_2_1_d0        |  out|   16|   ap_memory|                              reg_file_2_1|         array|
|reg_file_2_1_address1  |  out|   11|   ap_memory|                              reg_file_2_1|         array|
|reg_file_2_1_ce1       |  out|    1|   ap_memory|                              reg_file_2_1|         array|
|reg_file_2_1_we1       |  out|    1|   ap_memory|                              reg_file_2_1|         array|
|reg_file_2_1_d1        |  out|   16|   ap_memory|                              reg_file_2_1|         array|
|reg_file_2_0_address0  |  out|   11|   ap_memory|                              reg_file_2_0|         array|
|reg_file_2_0_ce0       |  out|    1|   ap_memory|                              reg_file_2_0|         array|
|reg_file_2_0_we0       |  out|    1|   ap_memory|                              reg_file_2_0|         array|
|reg_file_2_0_d0        |  out|   16|   ap_memory|                              reg_file_2_0|         array|
|reg_file_2_0_address1  |  out|   11|   ap_memory|                              reg_file_2_0|         array|
|reg_file_2_0_ce1       |  out|    1|   ap_memory|                              reg_file_2_0|         array|
|reg_file_2_0_we1       |  out|    1|   ap_memory|                              reg_file_2_0|         array|
|reg_file_2_0_d1        |  out|   16|   ap_memory|                              reg_file_2_0|         array|
|reg_file_1_1_address0  |  out|   11|   ap_memory|                              reg_file_1_1|         array|
|reg_file_1_1_ce0       |  out|    1|   ap_memory|                              reg_file_1_1|         array|
|reg_file_1_1_we0       |  out|    1|   ap_memory|                              reg_file_1_1|         array|
|reg_file_1_1_d0        |  out|   16|   ap_memory|                              reg_file_1_1|         array|
|reg_file_1_1_address1  |  out|   11|   ap_memory|                              reg_file_1_1|         array|
|reg_file_1_1_ce1       |  out|    1|   ap_memory|                              reg_file_1_1|         array|
|reg_file_1_1_we1       |  out|    1|   ap_memory|                              reg_file_1_1|         array|
|reg_file_1_1_d1        |  out|   16|   ap_memory|                              reg_file_1_1|         array|
|reg_file_1_0_address0  |  out|   11|   ap_memory|                              reg_file_1_0|         array|
|reg_file_1_0_ce0       |  out|    1|   ap_memory|                              reg_file_1_0|         array|
|reg_file_1_0_we0       |  out|    1|   ap_memory|                              reg_file_1_0|         array|
|reg_file_1_0_d0        |  out|   16|   ap_memory|                              reg_file_1_0|         array|
|reg_file_1_0_address1  |  out|   11|   ap_memory|                              reg_file_1_0|         array|
|reg_file_1_0_ce1       |  out|    1|   ap_memory|                              reg_file_1_0|         array|
|reg_file_1_0_we1       |  out|    1|   ap_memory|                              reg_file_1_0|         array|
|reg_file_1_0_d1        |  out|   16|   ap_memory|                              reg_file_1_0|         array|
+-----------------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.46>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_4 = alloca i32 1"   --->   Operation 6 'alloca' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%reg_id = alloca i32 1"   --->   Operation 7 'alloca' 'reg_id' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j_3 = alloca i32 1"   --->   Operation 8 'alloca' 'j_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 9 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln39_read = read i61 @_ssdm_op_Read.ap_auto.i61, i61 %sext_ln39"   --->   Operation 10 'read' 'sext_ln39_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln39_cast = sext i61 %sext_ln39_read"   --->   Operation 11 'sext' 'sext_ln39_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_7_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_7_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_5_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_5_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_1_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_1_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_0_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_0_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_3, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln0 = store i14 0, i14 %idx"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %j_3"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %reg_id"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %i_4"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 33 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%idx_2 = load i14 %idx" [sscale-max-throughput/src/correlation.cpp:39]   --->   Operation 34 'load' 'idx_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.03ns)   --->   "%icmp_ln39 = icmp_eq  i14 %idx_2, i14 8192" [sscale-max-throughput/src/correlation.cpp:39]   --->   Operation 35 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 1.03> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.83ns)   --->   "%add_ln39 = add i14 %idx_2, i14 1" [sscale-max-throughput/src/correlation.cpp:39]   --->   Operation 36 'add' 'add_ln39' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %for.body.split, void %for.end.exitStub" [sscale-max-throughput/src/correlation.cpp:39]   --->   Operation 37 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln39 = store i14 %add_ln39, i14 %idx" [sscale-max-throughput/src/correlation.cpp:39]   --->   Operation 38 'store' 'store_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%reg_id_5 = load i32 %reg_id" [sscale-max-throughput/src/correlation.cpp:46]   --->   Operation 39 'load' 'reg_id_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%j_5 = load i32 %j_3" [sscale-max-throughput/src/correlation.cpp:11]   --->   Operation 40 'load' 'j_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%data_addr = getelementptr i64 %data, i64 %sext_ln39_cast" [sscale-max-throughput/src/correlation.cpp:39]   --->   Operation 41 'getelementptr' 'data_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192"   --->   Operation 42 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%i_4_load = load i32 %i_4" [sscale-max-throughput/src/correlation.cpp:11]   --->   Operation 43 'load' 'i_4_load' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i32 %j_5" [sscale-max-throughput/src/correlation.cpp:39]   --->   Operation 44 'trunc' 'trunc_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (7.30ns)   --->   "%val_V = read i64 @_ssdm_op_Read.m_axi.p1i64, i64 %data_addr" [sscale-max-throughput/src/correlation.cpp:43]   --->   Operation 45 'read' 'val_V' <Predicate = (!icmp_ln39)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln11 = trunc i32 %i_4_load" [sscale-max-throughput/src/correlation.cpp:11]   --->   Operation 46 'trunc' 'trunc_ln11' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln11_2 = trunc i32 %j_5" [sscale-max-throughput/src/correlation.cpp:11]   --->   Operation 47 'trunc' 'trunc_ln11_2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln16 = trunc i64 %val_V" [sscale-max-throughput/src/correlation.cpp:16]   --->   Operation 48 'trunc' 'trunc_ln16' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i32 %reg_id_5" [sscale-max-throughput/src/correlation.cpp:46]   --->   Operation 49 'trunc' 'trunc_ln46' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln16_1 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %val_V, i32 16, i32 31" [sscale-max-throughput/src/correlation.cpp:16]   --->   Operation 50 'partselect' 'trunc_ln16_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln16_2 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %val_V, i32 32, i32 47" [sscale-max-throughput/src/correlation.cpp:16]   --->   Operation 51 'partselect' 'trunc_ln16_2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln16_3 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %val_V, i32 48, i32 63" [sscale-max-throughput/src/correlation.cpp:16]   --->   Operation 52 'partselect' 'trunc_ln16_3' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.44ns)   --->   "%switch_ln46 = switch i3 %trunc_ln46, void %arrayidx531.case.7, i3 0, void %arrayidx531.case.0, i3 1, void %arrayidx531.case.1, i3 2, void %arrayidx531.case.2, i3 3, void %arrayidx531.case.3, i3 4, void %arrayidx531.case.4, i3 5, void %arrayidx531.case.5, i3 6, void %arrayidx531.case.6" [sscale-max-throughput/src/correlation.cpp:46]   --->   Operation 53 'switch' 'switch_ln46' <Predicate = (!icmp_ln39)> <Delay = 0.44>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %trunc_ln11_2, void %arrayidx531.case.027, void %arrayidx531.case.128" [sscale-max-throughput/src/correlation.cpp:46]   --->   Operation 54 'br' 'br_ln46' <Predicate = (!icmp_ln39 & trunc_ln46 == 6)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %trunc_ln11_2, void %arrayidx2084.case.1124, void %arrayidx2084.case.0123" [sscale-max-throughput/src/correlation.cpp:47]   --->   Operation 55 'br' 'br_ln47' <Predicate = (!icmp_ln39 & trunc_ln46 == 6)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit_ifconv" [sscale-max-throughput/src/correlation.cpp:49]   --->   Operation 56 'br' 'br_ln49' <Predicate = (!icmp_ln39 & trunc_ln46 == 6)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %trunc_ln11_2, void %arrayidx531.case.023, void %arrayidx531.case.124" [sscale-max-throughput/src/correlation.cpp:46]   --->   Operation 57 'br' 'br_ln46' <Predicate = (!icmp_ln39 & trunc_ln46 == 5)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %trunc_ln11_2, void %arrayidx2084.case.1120, void %arrayidx2084.case.0119" [sscale-max-throughput/src/correlation.cpp:47]   --->   Operation 58 'br' 'br_ln47' <Predicate = (!icmp_ln39 & trunc_ln46 == 5)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit_ifconv" [sscale-max-throughput/src/correlation.cpp:49]   --->   Operation 59 'br' 'br_ln49' <Predicate = (!icmp_ln39 & trunc_ln46 == 5)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %trunc_ln11_2, void %arrayidx531.case.019, void %arrayidx531.case.120" [sscale-max-throughput/src/correlation.cpp:46]   --->   Operation 60 'br' 'br_ln46' <Predicate = (!icmp_ln39 & trunc_ln46 == 4)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %trunc_ln11_2, void %arrayidx2084.case.1116, void %arrayidx2084.case.0115" [sscale-max-throughput/src/correlation.cpp:47]   --->   Operation 61 'br' 'br_ln47' <Predicate = (!icmp_ln39 & trunc_ln46 == 4)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit_ifconv" [sscale-max-throughput/src/correlation.cpp:49]   --->   Operation 62 'br' 'br_ln49' <Predicate = (!icmp_ln39 & trunc_ln46 == 4)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %trunc_ln11_2, void %arrayidx531.case.015, void %arrayidx531.case.116" [sscale-max-throughput/src/correlation.cpp:46]   --->   Operation 63 'br' 'br_ln46' <Predicate = (!icmp_ln39 & trunc_ln46 == 3)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %trunc_ln11_2, void %arrayidx2084.case.1112, void %arrayidx2084.case.0111" [sscale-max-throughput/src/correlation.cpp:47]   --->   Operation 64 'br' 'br_ln47' <Predicate = (!icmp_ln39 & trunc_ln46 == 3)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit_ifconv" [sscale-max-throughput/src/correlation.cpp:49]   --->   Operation 65 'br' 'br_ln49' <Predicate = (!icmp_ln39 & trunc_ln46 == 3)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %trunc_ln11_2, void %arrayidx531.case.011, void %arrayidx531.case.112" [sscale-max-throughput/src/correlation.cpp:46]   --->   Operation 66 'br' 'br_ln46' <Predicate = (!icmp_ln39 & trunc_ln46 == 2)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %trunc_ln11_2, void %arrayidx2084.case.1108, void %arrayidx2084.case.0107" [sscale-max-throughput/src/correlation.cpp:47]   --->   Operation 67 'br' 'br_ln47' <Predicate = (!icmp_ln39 & trunc_ln46 == 2)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit_ifconv" [sscale-max-throughput/src/correlation.cpp:49]   --->   Operation 68 'br' 'br_ln49' <Predicate = (!icmp_ln39 & trunc_ln46 == 2)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %trunc_ln11_2, void %arrayidx531.case.07, void %arrayidx531.case.18" [sscale-max-throughput/src/correlation.cpp:46]   --->   Operation 69 'br' 'br_ln46' <Predicate = (!icmp_ln39 & trunc_ln46 == 1)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %trunc_ln11_2, void %arrayidx2084.case.1104, void %arrayidx2084.case.0103" [sscale-max-throughput/src/correlation.cpp:47]   --->   Operation 70 'br' 'br_ln47' <Predicate = (!icmp_ln39 & trunc_ln46 == 1)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit_ifconv" [sscale-max-throughput/src/correlation.cpp:49]   --->   Operation 71 'br' 'br_ln49' <Predicate = (!icmp_ln39 & trunc_ln46 == 1)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %trunc_ln11_2, void %arrayidx531.case.03, void %arrayidx531.case.14" [sscale-max-throughput/src/correlation.cpp:46]   --->   Operation 72 'br' 'br_ln46' <Predicate = (!icmp_ln39 & trunc_ln46 == 0)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %trunc_ln11_2, void %arrayidx2084.case.1100, void %arrayidx2084.case.099" [sscale-max-throughput/src/correlation.cpp:47]   --->   Operation 73 'br' 'br_ln47' <Predicate = (!icmp_ln39 & trunc_ln46 == 0)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit_ifconv" [sscale-max-throughput/src/correlation.cpp:49]   --->   Operation 74 'br' 'br_ln49' <Predicate = (!icmp_ln39 & trunc_ln46 == 0)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %trunc_ln11_2, void %arrayidx531.case.031, void %arrayidx531.case.132" [sscale-max-throughput/src/correlation.cpp:46]   --->   Operation 75 'br' 'br_ln46' <Predicate = (!icmp_ln39 & trunc_ln46 == 7)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %trunc_ln11_2, void %arrayidx2084.case.1128, void %arrayidx2084.case.0127" [sscale-max-throughput/src/correlation.cpp:47]   --->   Operation 76 'br' 'br_ln47' <Predicate = (!icmp_ln39 & trunc_ln46 == 7)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit_ifconv" [sscale-max-throughput/src/correlation.cpp:49]   --->   Operation 77 'br' 'br_ln49' <Predicate = (!icmp_ln39 & trunc_ln46 == 7)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%i_4_load_1 = load i32 %i_4" [sscale-max-throughput/src/correlation.cpp:64]   --->   Operation 78 'load' 'i_4_load_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (1.01ns)   --->   "%j = add i32 %j_5, i32 4" [sscale-max-throughput/src/correlation.cpp:61]   --->   Operation 79 'add' 'j' <Predicate = (!icmp_ln39)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.99ns)   --->   "%icmp_ln62 = icmp_eq  i32 %j, i32 64" [sscale-max-throughput/src/correlation.cpp:62]   --->   Operation 80 'icmp' 'icmp_ln62' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (1.01ns)   --->   "%i = add i32 %i_4_load_1, i32 1" [sscale-max-throughput/src/correlation.cpp:64]   --->   Operation 81 'add' 'i' <Predicate = (!icmp_ln39)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.99ns)   --->   "%icmp_ln65 = icmp_eq  i32 %i, i32 64" [sscale-max-throughput/src/correlation.cpp:65]   --->   Operation 82 'icmp' 'icmp_ln65' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (1.01ns)   --->   "%add_ln67 = add i32 %reg_id_5, i32 1" [sscale-max-throughput/src/correlation.cpp:67]   --->   Operation 83 'add' 'add_ln67' <Predicate = (!icmp_ln39)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node i_6)   --->   "%i_5 = select i1 %icmp_ln65, i32 0, i32 %i" [sscale-max-throughput/src/correlation.cpp:65]   --->   Operation 84 'select' 'i_5' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node reg_id_7)   --->   "%reg_id_6 = select i1 %icmp_ln65, i32 %add_ln67, i32 %reg_id_5" [sscale-max-throughput/src/correlation.cpp:65]   --->   Operation 85 'select' 'reg_id_6' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.44ns) (out node of the LUT)   --->   "%i_6 = select i1 %icmp_ln62, i32 %i_5, i32 %i_4_load_1" [sscale-max-throughput/src/correlation.cpp:62]   --->   Operation 86 'select' 'i_6' <Predicate = (!icmp_ln39)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.44ns) (out node of the LUT)   --->   "%reg_id_7 = select i1 %icmp_ln62, i32 %reg_id_6, i32 %reg_id_5" [sscale-max-throughput/src/correlation.cpp:62]   --->   Operation 87 'select' 'reg_id_7' <Predicate = (!icmp_ln39)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.44ns)   --->   "%j_6 = select i1 %icmp_ln62, i32 0, i32 %j" [sscale-max-throughput/src/correlation.cpp:62]   --->   Operation 88 'select' 'j_6' <Predicate = (!icmp_ln39)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.42ns)   --->   "%store_ln39 = store i32 %j_6, i32 %j_3" [sscale-max-throughput/src/correlation.cpp:39]   --->   Operation 89 'store' 'store_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.42>
ST_2 : Operation 90 [1/1] (0.42ns)   --->   "%store_ln39 = store i32 %reg_id_7, i32 %reg_id" [sscale-max-throughput/src/correlation.cpp:39]   --->   Operation 90 'store' 'store_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.42>
ST_2 : Operation 91 [1/1] (0.42ns)   --->   "%store_ln39 = store i32 %i_6, i32 %i_4" [sscale-max-throughput/src/correlation.cpp:39]   --->   Operation 91 'store' 'store_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.42>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln39 = br void %for.body" [sscale-max-throughput/src/correlation.cpp:39]   --->   Operation 92 'br' 'br_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 272 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 272 'ret' 'ret_ln0' <Predicate = (icmp_ln39)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.85>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%specpipeline_ln40 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [sscale-max-throughput/src/correlation.cpp:40]   --->   Operation 93 'specpipeline' 'specpipeline_ln40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [sscale-max-throughput/src/correlation.cpp:31]   --->   Operation 94 'specloopname' 'specloopname_ln31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln11, i6 0" [sscale-max-throughput/src/correlation.cpp:11]   --->   Operation 95 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.80ns)   --->   "%addr = add i12 %shl_ln, i12 %trunc_ln39" [sscale-max-throughput/src/correlation.cpp:11]   --->   Operation 96 'add' 'addr' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%bitcast_ln16 = bitcast i16 %trunc_ln16" [sscale-max-throughput/src/correlation.cpp:16]   --->   Operation 97 'bitcast' 'bitcast_ln16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %addr, i32 1, i32 11" [sscale-max-throughput/src/correlation.cpp:46]   --->   Operation 98 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i11 %lshr_ln" [sscale-max-throughput/src/correlation.cpp:46]   --->   Operation 99 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%reg_file_0_0_addr = getelementptr i16 %reg_file_0_0, i64 0, i64 %zext_ln46" [sscale-max-throughput/src/correlation.cpp:46]   --->   Operation 100 'getelementptr' 'reg_file_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%reg_file_0_1_addr = getelementptr i16 %reg_file_0_1, i64 0, i64 %zext_ln46" [sscale-max-throughput/src/correlation.cpp:46]   --->   Operation 101 'getelementptr' 'reg_file_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%reg_file_1_0_addr = getelementptr i16 %reg_file_1_0, i64 0, i64 %zext_ln46" [sscale-max-throughput/src/correlation.cpp:46]   --->   Operation 102 'getelementptr' 'reg_file_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%reg_file_1_1_addr = getelementptr i16 %reg_file_1_1, i64 0, i64 %zext_ln46" [sscale-max-throughput/src/correlation.cpp:46]   --->   Operation 103 'getelementptr' 'reg_file_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln46" [sscale-max-throughput/src/correlation.cpp:46]   --->   Operation 104 'getelementptr' 'reg_file_2_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln46" [sscale-max-throughput/src/correlation.cpp:46]   --->   Operation 105 'getelementptr' 'reg_file_2_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%reg_file_3_0_addr = getelementptr i16 %reg_file_3_0, i64 0, i64 %zext_ln46" [sscale-max-throughput/src/correlation.cpp:46]   --->   Operation 106 'getelementptr' 'reg_file_3_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%reg_file_3_1_addr = getelementptr i16 %reg_file_3_1, i64 0, i64 %zext_ln46" [sscale-max-throughput/src/correlation.cpp:46]   --->   Operation 107 'getelementptr' 'reg_file_3_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%reg_file_4_0_addr = getelementptr i16 %reg_file_4_0, i64 0, i64 %zext_ln46" [sscale-max-throughput/src/correlation.cpp:46]   --->   Operation 108 'getelementptr' 'reg_file_4_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%reg_file_4_1_addr = getelementptr i16 %reg_file_4_1, i64 0, i64 %zext_ln46" [sscale-max-throughput/src/correlation.cpp:46]   --->   Operation 109 'getelementptr' 'reg_file_4_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%reg_file_5_0_addr = getelementptr i16 %reg_file_5_0, i64 0, i64 %zext_ln46" [sscale-max-throughput/src/correlation.cpp:46]   --->   Operation 110 'getelementptr' 'reg_file_5_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%reg_file_5_1_addr = getelementptr i16 %reg_file_5_1, i64 0, i64 %zext_ln46" [sscale-max-throughput/src/correlation.cpp:46]   --->   Operation 111 'getelementptr' 'reg_file_5_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%reg_file_6_0_addr = getelementptr i16 %reg_file_6_0, i64 0, i64 %zext_ln46" [sscale-max-throughput/src/correlation.cpp:46]   --->   Operation 112 'getelementptr' 'reg_file_6_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%reg_file_6_1_addr = getelementptr i16 %reg_file_6_1, i64 0, i64 %zext_ln46" [sscale-max-throughput/src/correlation.cpp:46]   --->   Operation 113 'getelementptr' 'reg_file_6_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%reg_file_7_0_addr = getelementptr i16 %reg_file_7_0, i64 0, i64 %zext_ln46" [sscale-max-throughput/src/correlation.cpp:46]   --->   Operation 114 'getelementptr' 'reg_file_7_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%reg_file_7_1_addr = getelementptr i16 %reg_file_7_1, i64 0, i64 %zext_ln46" [sscale-max-throughput/src/correlation.cpp:46]   --->   Operation 115 'getelementptr' 'reg_file_7_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%bitcast_ln16_1 = bitcast i16 %trunc_ln16_1" [sscale-max-throughput/src/correlation.cpp:16]   --->   Operation 116 'bitcast' 'bitcast_ln16_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.80ns)   --->   "%add_ln47 = add i12 %addr, i12 1" [sscale-max-throughput/src/correlation.cpp:47]   --->   Operation 117 'add' 'add_ln47' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln47, i32 1, i32 11" [sscale-max-throughput/src/correlation.cpp:47]   --->   Operation 118 'partselect' 'lshr_ln4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln1669 = zext i11 %lshr_ln4"   --->   Operation 119 'zext' 'zext_ln1669' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%bitcast_ln16_2 = bitcast i16 %trunc_ln16_2" [sscale-max-throughput/src/correlation.cpp:16]   --->   Operation 120 'bitcast' 'bitcast_ln16_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.80ns)   --->   "%add_ln48 = add i12 %addr, i12 2" [sscale-max-throughput/src/correlation.cpp:48]   --->   Operation 121 'add' 'add_ln48' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln48, i32 1, i32 11" [sscale-max-throughput/src/correlation.cpp:48]   --->   Operation 122 'partselect' 'lshr_ln5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln1669_1 = zext i11 %lshr_ln5"   --->   Operation 123 'zext' 'zext_ln1669_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%bitcast_ln16_3 = bitcast i16 %trunc_ln16_3" [sscale-max-throughput/src/correlation.cpp:16]   --->   Operation 124 'bitcast' 'bitcast_ln16_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.80ns)   --->   "%add_ln49 = add i12 %addr, i12 3" [sscale-max-throughput/src/correlation.cpp:49]   --->   Operation 125 'add' 'add_ln49' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%lshr_ln6 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln49, i32 1, i32 11" [sscale-max-throughput/src/correlation.cpp:49]   --->   Operation 126 'partselect' 'lshr_ln6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln46_1 = zext i11 %lshr_ln6" [sscale-max-throughput/src/correlation.cpp:46]   --->   Operation 127 'zext' 'zext_ln46_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (1.23ns)   --->   "%store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_6_0_addr" [sscale-max-throughput/src/correlation.cpp:46]   --->   Operation 128 'store' 'store_ln46' <Predicate = (trunc_ln46 == 6 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx1042.case.6" [sscale-max-throughput/src/correlation.cpp:46]   --->   Operation 129 'br' 'br_ln46' <Predicate = (trunc_ln46 == 6 & !trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (1.23ns)   --->   "%store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_6_1_addr" [sscale-max-throughput/src/correlation.cpp:46]   --->   Operation 130 'store' 'store_ln46' <Predicate = (trunc_ln46 == 6 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx1042.case.6" [sscale-max-throughput/src/correlation.cpp:46]   --->   Operation 131 'br' 'br_ln46' <Predicate = (trunc_ln46 == 6 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%reg_file_6_0_addr_4 = getelementptr i16 %reg_file_6_0, i64 0, i64 %zext_ln1669" [sscale-max-throughput/src/correlation.cpp:47]   --->   Operation 132 'getelementptr' 'reg_file_6_0_addr_4' <Predicate = (trunc_ln46 == 6)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%reg_file_6_1_addr_4 = getelementptr i16 %reg_file_6_1, i64 0, i64 %zext_ln1669" [sscale-max-throughput/src/correlation.cpp:47]   --->   Operation 133 'getelementptr' 'reg_file_6_1_addr_4' <Predicate = (trunc_ln46 == 6)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%reg_file_6_0_addr_5 = getelementptr i16 %reg_file_6_0, i64 0, i64 %zext_ln1669_1" [sscale-max-throughput/src/correlation.cpp:48]   --->   Operation 134 'getelementptr' 'reg_file_6_0_addr_5' <Predicate = (trunc_ln46 == 6)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%reg_file_6_1_addr_5 = getelementptr i16 %reg_file_6_1, i64 0, i64 %zext_ln46_1" [sscale-max-throughput/src/correlation.cpp:49]   --->   Operation 135 'getelementptr' 'reg_file_6_1_addr_5' <Predicate = (trunc_ln46 == 6)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (1.23ns)   --->   "%store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_6_1_addr_4" [sscale-max-throughput/src/correlation.cpp:47]   --->   Operation 136 'store' 'store_ln47' <Predicate = (trunc_ln46 == 6 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 137 [1/1] (1.23ns)   --->   "%store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_6_0_addr_5" [sscale-max-throughput/src/correlation.cpp:48]   --->   Operation 137 'store' 'store_ln48' <Predicate = (trunc_ln46 == 6 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 138 [1/1] (1.23ns)   --->   "%store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_6_1_addr_5" [sscale-max-throughput/src/correlation.cpp:49]   --->   Operation 138 'store' 'store_ln49' <Predicate = (trunc_ln46 == 6 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit122" [sscale-max-throughput/src/correlation.cpp:49]   --->   Operation 139 'br' 'br_ln49' <Predicate = (trunc_ln46 == 6 & !trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (1.23ns)   --->   "%store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_6_0_addr_4" [sscale-max-throughput/src/correlation.cpp:47]   --->   Operation 140 'store' 'store_ln47' <Predicate = (trunc_ln46 == 6 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%reg_file_6_1_addr_6 = getelementptr i16 %reg_file_6_1, i64 0, i64 %zext_ln1669_1" [sscale-max-throughput/src/correlation.cpp:48]   --->   Operation 141 'getelementptr' 'reg_file_6_1_addr_6' <Predicate = (trunc_ln46 == 6 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (1.23ns)   --->   "%store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_6_1_addr_6" [sscale-max-throughput/src/correlation.cpp:48]   --->   Operation 142 'store' 'store_ln48' <Predicate = (trunc_ln46 == 6 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%reg_file_6_0_addr_6 = getelementptr i16 %reg_file_6_0, i64 0, i64 %zext_ln46_1" [sscale-max-throughput/src/correlation.cpp:49]   --->   Operation 143 'getelementptr' 'reg_file_6_0_addr_6' <Predicate = (trunc_ln46 == 6 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (1.23ns)   --->   "%store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_6_0_addr_6" [sscale-max-throughput/src/correlation.cpp:49]   --->   Operation 144 'store' 'store_ln49' <Predicate = (trunc_ln46 == 6 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit122" [sscale-max-throughput/src/correlation.cpp:49]   --->   Operation 145 'br' 'br_ln49' <Predicate = (trunc_ln46 == 6 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (1.23ns)   --->   "%store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_5_0_addr" [sscale-max-throughput/src/correlation.cpp:46]   --->   Operation 146 'store' 'store_ln46' <Predicate = (trunc_ln46 == 5 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx1042.case.5" [sscale-max-throughput/src/correlation.cpp:46]   --->   Operation 147 'br' 'br_ln46' <Predicate = (trunc_ln46 == 5 & !trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (1.23ns)   --->   "%store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_5_1_addr" [sscale-max-throughput/src/correlation.cpp:46]   --->   Operation 148 'store' 'store_ln46' <Predicate = (trunc_ln46 == 5 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx1042.case.5" [sscale-max-throughput/src/correlation.cpp:46]   --->   Operation 149 'br' 'br_ln46' <Predicate = (trunc_ln46 == 5 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%reg_file_5_0_addr_4 = getelementptr i16 %reg_file_5_0, i64 0, i64 %zext_ln1669" [sscale-max-throughput/src/correlation.cpp:47]   --->   Operation 150 'getelementptr' 'reg_file_5_0_addr_4' <Predicate = (trunc_ln46 == 5)> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%reg_file_5_1_addr_4 = getelementptr i16 %reg_file_5_1, i64 0, i64 %zext_ln1669" [sscale-max-throughput/src/correlation.cpp:47]   --->   Operation 151 'getelementptr' 'reg_file_5_1_addr_4' <Predicate = (trunc_ln46 == 5)> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%reg_file_5_0_addr_5 = getelementptr i16 %reg_file_5_0, i64 0, i64 %zext_ln1669_1" [sscale-max-throughput/src/correlation.cpp:48]   --->   Operation 152 'getelementptr' 'reg_file_5_0_addr_5' <Predicate = (trunc_ln46 == 5)> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%reg_file_5_1_addr_5 = getelementptr i16 %reg_file_5_1, i64 0, i64 %zext_ln46_1" [sscale-max-throughput/src/correlation.cpp:49]   --->   Operation 153 'getelementptr' 'reg_file_5_1_addr_5' <Predicate = (trunc_ln46 == 5)> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (1.23ns)   --->   "%store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_5_1_addr_4" [sscale-max-throughput/src/correlation.cpp:47]   --->   Operation 154 'store' 'store_ln47' <Predicate = (trunc_ln46 == 5 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 155 [1/1] (1.23ns)   --->   "%store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_5_0_addr_5" [sscale-max-throughput/src/correlation.cpp:48]   --->   Operation 155 'store' 'store_ln48' <Predicate = (trunc_ln46 == 5 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 156 [1/1] (1.23ns)   --->   "%store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_5_1_addr_5" [sscale-max-throughput/src/correlation.cpp:49]   --->   Operation 156 'store' 'store_ln49' <Predicate = (trunc_ln46 == 5 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit118" [sscale-max-throughput/src/correlation.cpp:49]   --->   Operation 157 'br' 'br_ln49' <Predicate = (trunc_ln46 == 5 & !trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (1.23ns)   --->   "%store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_5_0_addr_4" [sscale-max-throughput/src/correlation.cpp:47]   --->   Operation 158 'store' 'store_ln47' <Predicate = (trunc_ln46 == 5 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%reg_file_5_1_addr_6 = getelementptr i16 %reg_file_5_1, i64 0, i64 %zext_ln1669_1" [sscale-max-throughput/src/correlation.cpp:48]   --->   Operation 159 'getelementptr' 'reg_file_5_1_addr_6' <Predicate = (trunc_ln46 == 5 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (1.23ns)   --->   "%store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_5_1_addr_6" [sscale-max-throughput/src/correlation.cpp:48]   --->   Operation 160 'store' 'store_ln48' <Predicate = (trunc_ln46 == 5 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%reg_file_5_0_addr_6 = getelementptr i16 %reg_file_5_0, i64 0, i64 %zext_ln46_1" [sscale-max-throughput/src/correlation.cpp:49]   --->   Operation 161 'getelementptr' 'reg_file_5_0_addr_6' <Predicate = (trunc_ln46 == 5 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (1.23ns)   --->   "%store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_5_0_addr_6" [sscale-max-throughput/src/correlation.cpp:49]   --->   Operation 162 'store' 'store_ln49' <Predicate = (trunc_ln46 == 5 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit118" [sscale-max-throughput/src/correlation.cpp:49]   --->   Operation 163 'br' 'br_ln49' <Predicate = (trunc_ln46 == 5 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (1.23ns)   --->   "%store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_4_0_addr" [sscale-max-throughput/src/correlation.cpp:46]   --->   Operation 164 'store' 'store_ln46' <Predicate = (trunc_ln46 == 4 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx1042.case.4" [sscale-max-throughput/src/correlation.cpp:46]   --->   Operation 165 'br' 'br_ln46' <Predicate = (trunc_ln46 == 4 & !trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (1.23ns)   --->   "%store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_4_1_addr" [sscale-max-throughput/src/correlation.cpp:46]   --->   Operation 166 'store' 'store_ln46' <Predicate = (trunc_ln46 == 4 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx1042.case.4" [sscale-max-throughput/src/correlation.cpp:46]   --->   Operation 167 'br' 'br_ln46' <Predicate = (trunc_ln46 == 4 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%reg_file_4_0_addr_4 = getelementptr i16 %reg_file_4_0, i64 0, i64 %zext_ln1669" [sscale-max-throughput/src/correlation.cpp:47]   --->   Operation 168 'getelementptr' 'reg_file_4_0_addr_4' <Predicate = (trunc_ln46 == 4)> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%reg_file_4_1_addr_4 = getelementptr i16 %reg_file_4_1, i64 0, i64 %zext_ln1669" [sscale-max-throughput/src/correlation.cpp:47]   --->   Operation 169 'getelementptr' 'reg_file_4_1_addr_4' <Predicate = (trunc_ln46 == 4)> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%reg_file_4_0_addr_5 = getelementptr i16 %reg_file_4_0, i64 0, i64 %zext_ln1669_1" [sscale-max-throughput/src/correlation.cpp:48]   --->   Operation 170 'getelementptr' 'reg_file_4_0_addr_5' <Predicate = (trunc_ln46 == 4)> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%reg_file_4_1_addr_5 = getelementptr i16 %reg_file_4_1, i64 0, i64 %zext_ln46_1" [sscale-max-throughput/src/correlation.cpp:49]   --->   Operation 171 'getelementptr' 'reg_file_4_1_addr_5' <Predicate = (trunc_ln46 == 4)> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (1.23ns)   --->   "%store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_4_1_addr_4" [sscale-max-throughput/src/correlation.cpp:47]   --->   Operation 172 'store' 'store_ln47' <Predicate = (trunc_ln46 == 4 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 173 [1/1] (1.23ns)   --->   "%store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_4_0_addr_5" [sscale-max-throughput/src/correlation.cpp:48]   --->   Operation 173 'store' 'store_ln48' <Predicate = (trunc_ln46 == 4 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 174 [1/1] (1.23ns)   --->   "%store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_4_1_addr_5" [sscale-max-throughput/src/correlation.cpp:49]   --->   Operation 174 'store' 'store_ln49' <Predicate = (trunc_ln46 == 4 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit114" [sscale-max-throughput/src/correlation.cpp:49]   --->   Operation 175 'br' 'br_ln49' <Predicate = (trunc_ln46 == 4 & !trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (1.23ns)   --->   "%store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_4_0_addr_4" [sscale-max-throughput/src/correlation.cpp:47]   --->   Operation 176 'store' 'store_ln47' <Predicate = (trunc_ln46 == 4 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%reg_file_4_1_addr_6 = getelementptr i16 %reg_file_4_1, i64 0, i64 %zext_ln1669_1" [sscale-max-throughput/src/correlation.cpp:48]   --->   Operation 177 'getelementptr' 'reg_file_4_1_addr_6' <Predicate = (trunc_ln46 == 4 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (1.23ns)   --->   "%store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_4_1_addr_6" [sscale-max-throughput/src/correlation.cpp:48]   --->   Operation 178 'store' 'store_ln48' <Predicate = (trunc_ln46 == 4 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%reg_file_4_0_addr_6 = getelementptr i16 %reg_file_4_0, i64 0, i64 %zext_ln46_1" [sscale-max-throughput/src/correlation.cpp:49]   --->   Operation 179 'getelementptr' 'reg_file_4_0_addr_6' <Predicate = (trunc_ln46 == 4 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (1.23ns)   --->   "%store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_4_0_addr_6" [sscale-max-throughput/src/correlation.cpp:49]   --->   Operation 180 'store' 'store_ln49' <Predicate = (trunc_ln46 == 4 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit114" [sscale-max-throughput/src/correlation.cpp:49]   --->   Operation 181 'br' 'br_ln49' <Predicate = (trunc_ln46 == 4 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (1.23ns)   --->   "%store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_3_0_addr" [sscale-max-throughput/src/correlation.cpp:46]   --->   Operation 182 'store' 'store_ln46' <Predicate = (trunc_ln46 == 3 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx1042.case.3" [sscale-max-throughput/src/correlation.cpp:46]   --->   Operation 183 'br' 'br_ln46' <Predicate = (trunc_ln46 == 3 & !trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (1.23ns)   --->   "%store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_3_1_addr" [sscale-max-throughput/src/correlation.cpp:46]   --->   Operation 184 'store' 'store_ln46' <Predicate = (trunc_ln46 == 3 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx1042.case.3" [sscale-max-throughput/src/correlation.cpp:46]   --->   Operation 185 'br' 'br_ln46' <Predicate = (trunc_ln46 == 3 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%reg_file_3_0_addr_4 = getelementptr i16 %reg_file_3_0, i64 0, i64 %zext_ln1669" [sscale-max-throughput/src/correlation.cpp:47]   --->   Operation 186 'getelementptr' 'reg_file_3_0_addr_4' <Predicate = (trunc_ln46 == 3)> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%reg_file_3_1_addr_4 = getelementptr i16 %reg_file_3_1, i64 0, i64 %zext_ln1669" [sscale-max-throughput/src/correlation.cpp:47]   --->   Operation 187 'getelementptr' 'reg_file_3_1_addr_4' <Predicate = (trunc_ln46 == 3)> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%reg_file_3_0_addr_5 = getelementptr i16 %reg_file_3_0, i64 0, i64 %zext_ln1669_1" [sscale-max-throughput/src/correlation.cpp:48]   --->   Operation 188 'getelementptr' 'reg_file_3_0_addr_5' <Predicate = (trunc_ln46 == 3)> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%reg_file_3_1_addr_5 = getelementptr i16 %reg_file_3_1, i64 0, i64 %zext_ln46_1" [sscale-max-throughput/src/correlation.cpp:49]   --->   Operation 189 'getelementptr' 'reg_file_3_1_addr_5' <Predicate = (trunc_ln46 == 3)> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (1.23ns)   --->   "%store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_3_1_addr_4" [sscale-max-throughput/src/correlation.cpp:47]   --->   Operation 190 'store' 'store_ln47' <Predicate = (trunc_ln46 == 3 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 191 [1/1] (1.23ns)   --->   "%store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_3_0_addr_5" [sscale-max-throughput/src/correlation.cpp:48]   --->   Operation 191 'store' 'store_ln48' <Predicate = (trunc_ln46 == 3 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 192 [1/1] (1.23ns)   --->   "%store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_3_1_addr_5" [sscale-max-throughput/src/correlation.cpp:49]   --->   Operation 192 'store' 'store_ln49' <Predicate = (trunc_ln46 == 3 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit110" [sscale-max-throughput/src/correlation.cpp:49]   --->   Operation 193 'br' 'br_ln49' <Predicate = (trunc_ln46 == 3 & !trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (1.23ns)   --->   "%store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_3_0_addr_4" [sscale-max-throughput/src/correlation.cpp:47]   --->   Operation 194 'store' 'store_ln47' <Predicate = (trunc_ln46 == 3 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%reg_file_3_1_addr_6 = getelementptr i16 %reg_file_3_1, i64 0, i64 %zext_ln1669_1" [sscale-max-throughput/src/correlation.cpp:48]   --->   Operation 195 'getelementptr' 'reg_file_3_1_addr_6' <Predicate = (trunc_ln46 == 3 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (1.23ns)   --->   "%store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_3_1_addr_6" [sscale-max-throughput/src/correlation.cpp:48]   --->   Operation 196 'store' 'store_ln48' <Predicate = (trunc_ln46 == 3 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%reg_file_3_0_addr_6 = getelementptr i16 %reg_file_3_0, i64 0, i64 %zext_ln46_1" [sscale-max-throughput/src/correlation.cpp:49]   --->   Operation 197 'getelementptr' 'reg_file_3_0_addr_6' <Predicate = (trunc_ln46 == 3 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 198 [1/1] (1.23ns)   --->   "%store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_3_0_addr_6" [sscale-max-throughput/src/correlation.cpp:49]   --->   Operation 198 'store' 'store_ln49' <Predicate = (trunc_ln46 == 3 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit110" [sscale-max-throughput/src/correlation.cpp:49]   --->   Operation 199 'br' 'br_ln49' <Predicate = (trunc_ln46 == 3 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (1.23ns)   --->   "%store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_2_0_addr" [sscale-max-throughput/src/correlation.cpp:46]   --->   Operation 200 'store' 'store_ln46' <Predicate = (trunc_ln46 == 2 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx1042.case.2" [sscale-max-throughput/src/correlation.cpp:46]   --->   Operation 201 'br' 'br_ln46' <Predicate = (trunc_ln46 == 2 & !trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 202 [1/1] (1.23ns)   --->   "%store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_2_1_addr" [sscale-max-throughput/src/correlation.cpp:46]   --->   Operation 202 'store' 'store_ln46' <Predicate = (trunc_ln46 == 2 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx1042.case.2" [sscale-max-throughput/src/correlation.cpp:46]   --->   Operation 203 'br' 'br_ln46' <Predicate = (trunc_ln46 == 2 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_4 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln1669" [sscale-max-throughput/src/correlation.cpp:47]   --->   Operation 204 'getelementptr' 'reg_file_2_0_addr_4' <Predicate = (trunc_ln46 == 2)> <Delay = 0.00>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_4 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln1669" [sscale-max-throughput/src/correlation.cpp:47]   --->   Operation 205 'getelementptr' 'reg_file_2_1_addr_4' <Predicate = (trunc_ln46 == 2)> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_5 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln1669_1" [sscale-max-throughput/src/correlation.cpp:48]   --->   Operation 206 'getelementptr' 'reg_file_2_0_addr_5' <Predicate = (trunc_ln46 == 2)> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_5 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln46_1" [sscale-max-throughput/src/correlation.cpp:49]   --->   Operation 207 'getelementptr' 'reg_file_2_1_addr_5' <Predicate = (trunc_ln46 == 2)> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (1.23ns)   --->   "%store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_2_1_addr_4" [sscale-max-throughput/src/correlation.cpp:47]   --->   Operation 208 'store' 'store_ln47' <Predicate = (trunc_ln46 == 2 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 209 [1/1] (1.23ns)   --->   "%store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_2_0_addr_5" [sscale-max-throughput/src/correlation.cpp:48]   --->   Operation 209 'store' 'store_ln48' <Predicate = (trunc_ln46 == 2 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 210 [1/1] (1.23ns)   --->   "%store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_2_1_addr_5" [sscale-max-throughput/src/correlation.cpp:49]   --->   Operation 210 'store' 'store_ln49' <Predicate = (trunc_ln46 == 2 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit106" [sscale-max-throughput/src/correlation.cpp:49]   --->   Operation 211 'br' 'br_ln49' <Predicate = (trunc_ln46 == 2 & !trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 212 [1/1] (1.23ns)   --->   "%store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_2_0_addr_4" [sscale-max-throughput/src/correlation.cpp:47]   --->   Operation 212 'store' 'store_ln47' <Predicate = (trunc_ln46 == 2 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_6 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln1669_1" [sscale-max-throughput/src/correlation.cpp:48]   --->   Operation 213 'getelementptr' 'reg_file_2_1_addr_6' <Predicate = (trunc_ln46 == 2 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (1.23ns)   --->   "%store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_2_1_addr_6" [sscale-max-throughput/src/correlation.cpp:48]   --->   Operation 214 'store' 'store_ln48' <Predicate = (trunc_ln46 == 2 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_6 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln46_1" [sscale-max-throughput/src/correlation.cpp:49]   --->   Operation 215 'getelementptr' 'reg_file_2_0_addr_6' <Predicate = (trunc_ln46 == 2 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (1.23ns)   --->   "%store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_2_0_addr_6" [sscale-max-throughput/src/correlation.cpp:49]   --->   Operation 216 'store' 'store_ln49' <Predicate = (trunc_ln46 == 2 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit106" [sscale-max-throughput/src/correlation.cpp:49]   --->   Operation 217 'br' 'br_ln49' <Predicate = (trunc_ln46 == 2 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 218 [1/1] (1.23ns)   --->   "%store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_1_0_addr" [sscale-max-throughput/src/correlation.cpp:46]   --->   Operation 218 'store' 'store_ln46' <Predicate = (trunc_ln46 == 1 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx1042.case.1" [sscale-max-throughput/src/correlation.cpp:46]   --->   Operation 219 'br' 'br_ln46' <Predicate = (trunc_ln46 == 1 & !trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (1.23ns)   --->   "%store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_1_1_addr" [sscale-max-throughput/src/correlation.cpp:46]   --->   Operation 220 'store' 'store_ln46' <Predicate = (trunc_ln46 == 1 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx1042.case.1" [sscale-max-throughput/src/correlation.cpp:46]   --->   Operation 221 'br' 'br_ln46' <Predicate = (trunc_ln46 == 1 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 222 [1/1] (0.00ns)   --->   "%reg_file_1_0_addr_4 = getelementptr i16 %reg_file_1_0, i64 0, i64 %zext_ln1669" [sscale-max-throughput/src/correlation.cpp:47]   --->   Operation 222 'getelementptr' 'reg_file_1_0_addr_4' <Predicate = (trunc_ln46 == 1)> <Delay = 0.00>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%reg_file_1_1_addr_4 = getelementptr i16 %reg_file_1_1, i64 0, i64 %zext_ln1669" [sscale-max-throughput/src/correlation.cpp:47]   --->   Operation 223 'getelementptr' 'reg_file_1_1_addr_4' <Predicate = (trunc_ln46 == 1)> <Delay = 0.00>
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "%reg_file_1_0_addr_5 = getelementptr i16 %reg_file_1_0, i64 0, i64 %zext_ln1669_1" [sscale-max-throughput/src/correlation.cpp:48]   --->   Operation 224 'getelementptr' 'reg_file_1_0_addr_5' <Predicate = (trunc_ln46 == 1)> <Delay = 0.00>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "%reg_file_1_1_addr_5 = getelementptr i16 %reg_file_1_1, i64 0, i64 %zext_ln46_1" [sscale-max-throughput/src/correlation.cpp:49]   --->   Operation 225 'getelementptr' 'reg_file_1_1_addr_5' <Predicate = (trunc_ln46 == 1)> <Delay = 0.00>
ST_3 : Operation 226 [1/1] (1.23ns)   --->   "%store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_1_1_addr_4" [sscale-max-throughput/src/correlation.cpp:47]   --->   Operation 226 'store' 'store_ln47' <Predicate = (trunc_ln46 == 1 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 227 [1/1] (1.23ns)   --->   "%store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_1_0_addr_5" [sscale-max-throughput/src/correlation.cpp:48]   --->   Operation 227 'store' 'store_ln48' <Predicate = (trunc_ln46 == 1 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 228 [1/1] (1.23ns)   --->   "%store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_1_1_addr_5" [sscale-max-throughput/src/correlation.cpp:49]   --->   Operation 228 'store' 'store_ln49' <Predicate = (trunc_ln46 == 1 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit102" [sscale-max-throughput/src/correlation.cpp:49]   --->   Operation 229 'br' 'br_ln49' <Predicate = (trunc_ln46 == 1 & !trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 230 [1/1] (1.23ns)   --->   "%store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_1_0_addr_4" [sscale-max-throughput/src/correlation.cpp:47]   --->   Operation 230 'store' 'store_ln47' <Predicate = (trunc_ln46 == 1 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%reg_file_1_1_addr_6 = getelementptr i16 %reg_file_1_1, i64 0, i64 %zext_ln1669_1" [sscale-max-throughput/src/correlation.cpp:48]   --->   Operation 231 'getelementptr' 'reg_file_1_1_addr_6' <Predicate = (trunc_ln46 == 1 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 232 [1/1] (1.23ns)   --->   "%store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_1_1_addr_6" [sscale-max-throughput/src/correlation.cpp:48]   --->   Operation 232 'store' 'store_ln48' <Predicate = (trunc_ln46 == 1 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 233 [1/1] (0.00ns)   --->   "%reg_file_1_0_addr_6 = getelementptr i16 %reg_file_1_0, i64 0, i64 %zext_ln46_1" [sscale-max-throughput/src/correlation.cpp:49]   --->   Operation 233 'getelementptr' 'reg_file_1_0_addr_6' <Predicate = (trunc_ln46 == 1 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 234 [1/1] (1.23ns)   --->   "%store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_1_0_addr_6" [sscale-max-throughput/src/correlation.cpp:49]   --->   Operation 234 'store' 'store_ln49' <Predicate = (trunc_ln46 == 1 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit102" [sscale-max-throughput/src/correlation.cpp:49]   --->   Operation 235 'br' 'br_ln49' <Predicate = (trunc_ln46 == 1 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (1.23ns)   --->   "%store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_0_0_addr" [sscale-max-throughput/src/correlation.cpp:46]   --->   Operation 236 'store' 'store_ln46' <Predicate = (trunc_ln46 == 0 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx1042.case.0" [sscale-max-throughput/src/correlation.cpp:46]   --->   Operation 237 'br' 'br_ln46' <Predicate = (trunc_ln46 == 0 & !trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 238 [1/1] (1.23ns)   --->   "%store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_0_1_addr" [sscale-max-throughput/src/correlation.cpp:46]   --->   Operation 238 'store' 'store_ln46' <Predicate = (trunc_ln46 == 0 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 239 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx1042.case.0" [sscale-max-throughput/src/correlation.cpp:46]   --->   Operation 239 'br' 'br_ln46' <Predicate = (trunc_ln46 == 0 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "%reg_file_0_0_addr_4 = getelementptr i16 %reg_file_0_0, i64 0, i64 %zext_ln1669" [sscale-max-throughput/src/correlation.cpp:47]   --->   Operation 240 'getelementptr' 'reg_file_0_0_addr_4' <Predicate = (trunc_ln46 == 0)> <Delay = 0.00>
ST_3 : Operation 241 [1/1] (0.00ns)   --->   "%reg_file_0_1_addr_4 = getelementptr i16 %reg_file_0_1, i64 0, i64 %zext_ln1669" [sscale-max-throughput/src/correlation.cpp:47]   --->   Operation 241 'getelementptr' 'reg_file_0_1_addr_4' <Predicate = (trunc_ln46 == 0)> <Delay = 0.00>
ST_3 : Operation 242 [1/1] (0.00ns)   --->   "%reg_file_0_0_addr_5 = getelementptr i16 %reg_file_0_0, i64 0, i64 %zext_ln1669_1" [sscale-max-throughput/src/correlation.cpp:48]   --->   Operation 242 'getelementptr' 'reg_file_0_0_addr_5' <Predicate = (trunc_ln46 == 0)> <Delay = 0.00>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%reg_file_0_1_addr_5 = getelementptr i16 %reg_file_0_1, i64 0, i64 %zext_ln46_1" [sscale-max-throughput/src/correlation.cpp:49]   --->   Operation 243 'getelementptr' 'reg_file_0_1_addr_5' <Predicate = (trunc_ln46 == 0)> <Delay = 0.00>
ST_3 : Operation 244 [1/1] (1.23ns)   --->   "%store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_0_1_addr_4" [sscale-max-throughput/src/correlation.cpp:47]   --->   Operation 244 'store' 'store_ln47' <Predicate = (trunc_ln46 == 0 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 245 [1/1] (1.23ns)   --->   "%store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_0_0_addr_5" [sscale-max-throughput/src/correlation.cpp:48]   --->   Operation 245 'store' 'store_ln48' <Predicate = (trunc_ln46 == 0 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 246 [1/1] (1.23ns)   --->   "%store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_0_1_addr_5" [sscale-max-throughput/src/correlation.cpp:49]   --->   Operation 246 'store' 'store_ln49' <Predicate = (trunc_ln46 == 0 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit98" [sscale-max-throughput/src/correlation.cpp:49]   --->   Operation 247 'br' 'br_ln49' <Predicate = (trunc_ln46 == 0 & !trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (1.23ns)   --->   "%store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_0_0_addr_4" [sscale-max-throughput/src/correlation.cpp:47]   --->   Operation 248 'store' 'store_ln47' <Predicate = (trunc_ln46 == 0 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 249 [1/1] (0.00ns)   --->   "%reg_file_0_1_addr_6 = getelementptr i16 %reg_file_0_1, i64 0, i64 %zext_ln1669_1" [sscale-max-throughput/src/correlation.cpp:48]   --->   Operation 249 'getelementptr' 'reg_file_0_1_addr_6' <Predicate = (trunc_ln46 == 0 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 250 [1/1] (1.23ns)   --->   "%store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_0_1_addr_6" [sscale-max-throughput/src/correlation.cpp:48]   --->   Operation 250 'store' 'store_ln48' <Predicate = (trunc_ln46 == 0 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%reg_file_0_0_addr_6 = getelementptr i16 %reg_file_0_0, i64 0, i64 %zext_ln46_1" [sscale-max-throughput/src/correlation.cpp:49]   --->   Operation 251 'getelementptr' 'reg_file_0_0_addr_6' <Predicate = (trunc_ln46 == 0 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 252 [1/1] (1.23ns)   --->   "%store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_0_0_addr_6" [sscale-max-throughput/src/correlation.cpp:49]   --->   Operation 252 'store' 'store_ln49' <Predicate = (trunc_ln46 == 0 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 253 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit98" [sscale-max-throughput/src/correlation.cpp:49]   --->   Operation 253 'br' 'br_ln49' <Predicate = (trunc_ln46 == 0 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 254 [1/1] (1.23ns)   --->   "%store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_7_0_addr" [sscale-max-throughput/src/correlation.cpp:46]   --->   Operation 254 'store' 'store_ln46' <Predicate = (trunc_ln46 == 7 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx1042.case.7" [sscale-max-throughput/src/correlation.cpp:46]   --->   Operation 255 'br' 'br_ln46' <Predicate = (trunc_ln46 == 7 & !trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 256 [1/1] (1.23ns)   --->   "%store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_7_1_addr" [sscale-max-throughput/src/correlation.cpp:46]   --->   Operation 256 'store' 'store_ln46' <Predicate = (trunc_ln46 == 7 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 257 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx1042.case.7" [sscale-max-throughput/src/correlation.cpp:46]   --->   Operation 257 'br' 'br_ln46' <Predicate = (trunc_ln46 == 7 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 258 [1/1] (0.00ns)   --->   "%reg_file_7_0_addr_4 = getelementptr i16 %reg_file_7_0, i64 0, i64 %zext_ln1669" [sscale-max-throughput/src/correlation.cpp:47]   --->   Operation 258 'getelementptr' 'reg_file_7_0_addr_4' <Predicate = (trunc_ln46 == 7)> <Delay = 0.00>
ST_3 : Operation 259 [1/1] (0.00ns)   --->   "%reg_file_7_1_addr_4 = getelementptr i16 %reg_file_7_1, i64 0, i64 %zext_ln1669" [sscale-max-throughput/src/correlation.cpp:47]   --->   Operation 259 'getelementptr' 'reg_file_7_1_addr_4' <Predicate = (trunc_ln46 == 7)> <Delay = 0.00>
ST_3 : Operation 260 [1/1] (0.00ns)   --->   "%reg_file_7_0_addr_5 = getelementptr i16 %reg_file_7_0, i64 0, i64 %zext_ln1669_1" [sscale-max-throughput/src/correlation.cpp:48]   --->   Operation 260 'getelementptr' 'reg_file_7_0_addr_5' <Predicate = (trunc_ln46 == 7)> <Delay = 0.00>
ST_3 : Operation 261 [1/1] (0.00ns)   --->   "%reg_file_7_1_addr_5 = getelementptr i16 %reg_file_7_1, i64 0, i64 %zext_ln46_1" [sscale-max-throughput/src/correlation.cpp:49]   --->   Operation 261 'getelementptr' 'reg_file_7_1_addr_5' <Predicate = (trunc_ln46 == 7)> <Delay = 0.00>
ST_3 : Operation 262 [1/1] (1.23ns)   --->   "%store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_7_1_addr_4" [sscale-max-throughput/src/correlation.cpp:47]   --->   Operation 262 'store' 'store_ln47' <Predicate = (trunc_ln46 == 7 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 263 [1/1] (1.23ns)   --->   "%store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_7_0_addr_5" [sscale-max-throughput/src/correlation.cpp:48]   --->   Operation 263 'store' 'store_ln48' <Predicate = (trunc_ln46 == 7 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 264 [1/1] (1.23ns)   --->   "%store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_7_1_addr_5" [sscale-max-throughput/src/correlation.cpp:49]   --->   Operation 264 'store' 'store_ln49' <Predicate = (trunc_ln46 == 7 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 265 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit126" [sscale-max-throughput/src/correlation.cpp:49]   --->   Operation 265 'br' 'br_ln49' <Predicate = (trunc_ln46 == 7 & !trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 266 [1/1] (1.23ns)   --->   "%store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_7_0_addr_4" [sscale-max-throughput/src/correlation.cpp:47]   --->   Operation 266 'store' 'store_ln47' <Predicate = (trunc_ln46 == 7 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 267 [1/1] (0.00ns)   --->   "%reg_file_7_1_addr_6 = getelementptr i16 %reg_file_7_1, i64 0, i64 %zext_ln1669_1" [sscale-max-throughput/src/correlation.cpp:48]   --->   Operation 267 'getelementptr' 'reg_file_7_1_addr_6' <Predicate = (trunc_ln46 == 7 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 268 [1/1] (1.23ns)   --->   "%store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_7_1_addr_6" [sscale-max-throughput/src/correlation.cpp:48]   --->   Operation 268 'store' 'store_ln48' <Predicate = (trunc_ln46 == 7 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 269 [1/1] (0.00ns)   --->   "%reg_file_7_0_addr_6 = getelementptr i16 %reg_file_7_0, i64 0, i64 %zext_ln46_1" [sscale-max-throughput/src/correlation.cpp:49]   --->   Operation 269 'getelementptr' 'reg_file_7_0_addr_6' <Predicate = (trunc_ln46 == 7 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 270 [1/1] (1.23ns)   --->   "%store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_7_0_addr_6" [sscale-max-throughput/src/correlation.cpp:49]   --->   Operation 270 'store' 'store_ln49' <Predicate = (trunc_ln46 == 7 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 271 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit126" [sscale-max-throughput/src/correlation.cpp:49]   --->   Operation 271 'br' 'br_ln49' <Predicate = (trunc_ln46 == 7 & trunc_ln11_2)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln39]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reg_file_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ reg_file_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ reg_file_7_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ reg_file_7_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ reg_file_6_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ reg_file_6_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ reg_file_5_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ reg_file_5_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ reg_file_4_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ reg_file_4_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ reg_file_3_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ reg_file_3_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ reg_file_2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ reg_file_2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ reg_file_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ reg_file_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_4                 (alloca           ) [ 0110]
reg_id              (alloca           ) [ 0110]
j_3                 (alloca           ) [ 0110]
idx                 (alloca           ) [ 0100]
sext_ln39_read      (read             ) [ 0000]
sext_ln39_cast      (sext             ) [ 0110]
specmemcore_ln0     (specmemcore      ) [ 0000]
specmemcore_ln0     (specmemcore      ) [ 0000]
specmemcore_ln0     (specmemcore      ) [ 0000]
specmemcore_ln0     (specmemcore      ) [ 0000]
specmemcore_ln0     (specmemcore      ) [ 0000]
specmemcore_ln0     (specmemcore      ) [ 0000]
specmemcore_ln0     (specmemcore      ) [ 0000]
specmemcore_ln0     (specmemcore      ) [ 0000]
specmemcore_ln0     (specmemcore      ) [ 0000]
specmemcore_ln0     (specmemcore      ) [ 0000]
specmemcore_ln0     (specmemcore      ) [ 0000]
specmemcore_ln0     (specmemcore      ) [ 0000]
specmemcore_ln0     (specmemcore      ) [ 0000]
specmemcore_ln0     (specmemcore      ) [ 0000]
specmemcore_ln0     (specmemcore      ) [ 0000]
specmemcore_ln0     (specmemcore      ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
store_ln0           (store            ) [ 0000]
store_ln0           (store            ) [ 0000]
store_ln0           (store            ) [ 0000]
store_ln0           (store            ) [ 0000]
br_ln0              (br               ) [ 0000]
idx_2               (load             ) [ 0000]
icmp_ln39           (icmp             ) [ 0110]
add_ln39            (add              ) [ 0000]
br_ln39             (br               ) [ 0000]
store_ln39          (store            ) [ 0000]
reg_id_5            (load             ) [ 0000]
j_5                 (load             ) [ 0000]
data_addr           (getelementptr    ) [ 0000]
empty               (speclooptripcount) [ 0000]
i_4_load            (load             ) [ 0000]
trunc_ln39          (trunc            ) [ 0101]
val_V               (read             ) [ 0000]
trunc_ln11          (trunc            ) [ 0101]
trunc_ln11_2        (trunc            ) [ 0101]
trunc_ln16          (trunc            ) [ 0101]
trunc_ln46          (trunc            ) [ 0111]
trunc_ln16_1        (partselect       ) [ 0101]
trunc_ln16_2        (partselect       ) [ 0101]
trunc_ln16_3        (partselect       ) [ 0101]
switch_ln46         (switch           ) [ 0000]
br_ln46             (br               ) [ 0000]
br_ln47             (br               ) [ 0000]
br_ln49             (br               ) [ 0000]
br_ln46             (br               ) [ 0000]
br_ln47             (br               ) [ 0000]
br_ln49             (br               ) [ 0000]
br_ln46             (br               ) [ 0000]
br_ln47             (br               ) [ 0000]
br_ln49             (br               ) [ 0000]
br_ln46             (br               ) [ 0000]
br_ln47             (br               ) [ 0000]
br_ln49             (br               ) [ 0000]
br_ln46             (br               ) [ 0000]
br_ln47             (br               ) [ 0000]
br_ln49             (br               ) [ 0000]
br_ln46             (br               ) [ 0000]
br_ln47             (br               ) [ 0000]
br_ln49             (br               ) [ 0000]
br_ln46             (br               ) [ 0000]
br_ln47             (br               ) [ 0000]
br_ln49             (br               ) [ 0000]
br_ln46             (br               ) [ 0000]
br_ln47             (br               ) [ 0000]
br_ln49             (br               ) [ 0000]
i_4_load_1          (load             ) [ 0000]
j                   (add              ) [ 0000]
icmp_ln62           (icmp             ) [ 0000]
i                   (add              ) [ 0000]
icmp_ln65           (icmp             ) [ 0000]
add_ln67            (add              ) [ 0000]
i_5                 (select           ) [ 0000]
reg_id_6            (select           ) [ 0000]
i_6                 (select           ) [ 0000]
reg_id_7            (select           ) [ 0000]
j_6                 (select           ) [ 0000]
store_ln39          (store            ) [ 0000]
store_ln39          (store            ) [ 0000]
store_ln39          (store            ) [ 0000]
br_ln39             (br               ) [ 0000]
specpipeline_ln40   (specpipeline     ) [ 0000]
specloopname_ln31   (specloopname     ) [ 0000]
shl_ln              (bitconcatenate   ) [ 0000]
addr                (add              ) [ 0000]
bitcast_ln16        (bitcast          ) [ 0000]
lshr_ln             (partselect       ) [ 0000]
zext_ln46           (zext             ) [ 0000]
reg_file_0_0_addr   (getelementptr    ) [ 0000]
reg_file_0_1_addr   (getelementptr    ) [ 0000]
reg_file_1_0_addr   (getelementptr    ) [ 0000]
reg_file_1_1_addr   (getelementptr    ) [ 0000]
reg_file_2_0_addr   (getelementptr    ) [ 0000]
reg_file_2_1_addr   (getelementptr    ) [ 0000]
reg_file_3_0_addr   (getelementptr    ) [ 0000]
reg_file_3_1_addr   (getelementptr    ) [ 0000]
reg_file_4_0_addr   (getelementptr    ) [ 0000]
reg_file_4_1_addr   (getelementptr    ) [ 0000]
reg_file_5_0_addr   (getelementptr    ) [ 0000]
reg_file_5_1_addr   (getelementptr    ) [ 0000]
reg_file_6_0_addr   (getelementptr    ) [ 0000]
reg_file_6_1_addr   (getelementptr    ) [ 0000]
reg_file_7_0_addr   (getelementptr    ) [ 0000]
reg_file_7_1_addr   (getelementptr    ) [ 0000]
bitcast_ln16_1      (bitcast          ) [ 0000]
add_ln47            (add              ) [ 0000]
lshr_ln4            (partselect       ) [ 0000]
zext_ln1669         (zext             ) [ 0000]
bitcast_ln16_2      (bitcast          ) [ 0000]
add_ln48            (add              ) [ 0000]
lshr_ln5            (partselect       ) [ 0000]
zext_ln1669_1       (zext             ) [ 0000]
bitcast_ln16_3      (bitcast          ) [ 0000]
add_ln49            (add              ) [ 0000]
lshr_ln6            (partselect       ) [ 0000]
zext_ln46_1         (zext             ) [ 0000]
store_ln46          (store            ) [ 0000]
br_ln46             (br               ) [ 0000]
store_ln46          (store            ) [ 0000]
br_ln46             (br               ) [ 0000]
reg_file_6_0_addr_4 (getelementptr    ) [ 0000]
reg_file_6_1_addr_4 (getelementptr    ) [ 0000]
reg_file_6_0_addr_5 (getelementptr    ) [ 0000]
reg_file_6_1_addr_5 (getelementptr    ) [ 0000]
store_ln47          (store            ) [ 0000]
store_ln48          (store            ) [ 0000]
store_ln49          (store            ) [ 0000]
br_ln49             (br               ) [ 0000]
store_ln47          (store            ) [ 0000]
reg_file_6_1_addr_6 (getelementptr    ) [ 0000]
store_ln48          (store            ) [ 0000]
reg_file_6_0_addr_6 (getelementptr    ) [ 0000]
store_ln49          (store            ) [ 0000]
br_ln49             (br               ) [ 0000]
store_ln46          (store            ) [ 0000]
br_ln46             (br               ) [ 0000]
store_ln46          (store            ) [ 0000]
br_ln46             (br               ) [ 0000]
reg_file_5_0_addr_4 (getelementptr    ) [ 0000]
reg_file_5_1_addr_4 (getelementptr    ) [ 0000]
reg_file_5_0_addr_5 (getelementptr    ) [ 0000]
reg_file_5_1_addr_5 (getelementptr    ) [ 0000]
store_ln47          (store            ) [ 0000]
store_ln48          (store            ) [ 0000]
store_ln49          (store            ) [ 0000]
br_ln49             (br               ) [ 0000]
store_ln47          (store            ) [ 0000]
reg_file_5_1_addr_6 (getelementptr    ) [ 0000]
store_ln48          (store            ) [ 0000]
reg_file_5_0_addr_6 (getelementptr    ) [ 0000]
store_ln49          (store            ) [ 0000]
br_ln49             (br               ) [ 0000]
store_ln46          (store            ) [ 0000]
br_ln46             (br               ) [ 0000]
store_ln46          (store            ) [ 0000]
br_ln46             (br               ) [ 0000]
reg_file_4_0_addr_4 (getelementptr    ) [ 0000]
reg_file_4_1_addr_4 (getelementptr    ) [ 0000]
reg_file_4_0_addr_5 (getelementptr    ) [ 0000]
reg_file_4_1_addr_5 (getelementptr    ) [ 0000]
store_ln47          (store            ) [ 0000]
store_ln48          (store            ) [ 0000]
store_ln49          (store            ) [ 0000]
br_ln49             (br               ) [ 0000]
store_ln47          (store            ) [ 0000]
reg_file_4_1_addr_6 (getelementptr    ) [ 0000]
store_ln48          (store            ) [ 0000]
reg_file_4_0_addr_6 (getelementptr    ) [ 0000]
store_ln49          (store            ) [ 0000]
br_ln49             (br               ) [ 0000]
store_ln46          (store            ) [ 0000]
br_ln46             (br               ) [ 0000]
store_ln46          (store            ) [ 0000]
br_ln46             (br               ) [ 0000]
reg_file_3_0_addr_4 (getelementptr    ) [ 0000]
reg_file_3_1_addr_4 (getelementptr    ) [ 0000]
reg_file_3_0_addr_5 (getelementptr    ) [ 0000]
reg_file_3_1_addr_5 (getelementptr    ) [ 0000]
store_ln47          (store            ) [ 0000]
store_ln48          (store            ) [ 0000]
store_ln49          (store            ) [ 0000]
br_ln49             (br               ) [ 0000]
store_ln47          (store            ) [ 0000]
reg_file_3_1_addr_6 (getelementptr    ) [ 0000]
store_ln48          (store            ) [ 0000]
reg_file_3_0_addr_6 (getelementptr    ) [ 0000]
store_ln49          (store            ) [ 0000]
br_ln49             (br               ) [ 0000]
store_ln46          (store            ) [ 0000]
br_ln46             (br               ) [ 0000]
store_ln46          (store            ) [ 0000]
br_ln46             (br               ) [ 0000]
reg_file_2_0_addr_4 (getelementptr    ) [ 0000]
reg_file_2_1_addr_4 (getelementptr    ) [ 0000]
reg_file_2_0_addr_5 (getelementptr    ) [ 0000]
reg_file_2_1_addr_5 (getelementptr    ) [ 0000]
store_ln47          (store            ) [ 0000]
store_ln48          (store            ) [ 0000]
store_ln49          (store            ) [ 0000]
br_ln49             (br               ) [ 0000]
store_ln47          (store            ) [ 0000]
reg_file_2_1_addr_6 (getelementptr    ) [ 0000]
store_ln48          (store            ) [ 0000]
reg_file_2_0_addr_6 (getelementptr    ) [ 0000]
store_ln49          (store            ) [ 0000]
br_ln49             (br               ) [ 0000]
store_ln46          (store            ) [ 0000]
br_ln46             (br               ) [ 0000]
store_ln46          (store            ) [ 0000]
br_ln46             (br               ) [ 0000]
reg_file_1_0_addr_4 (getelementptr    ) [ 0000]
reg_file_1_1_addr_4 (getelementptr    ) [ 0000]
reg_file_1_0_addr_5 (getelementptr    ) [ 0000]
reg_file_1_1_addr_5 (getelementptr    ) [ 0000]
store_ln47          (store            ) [ 0000]
store_ln48          (store            ) [ 0000]
store_ln49          (store            ) [ 0000]
br_ln49             (br               ) [ 0000]
store_ln47          (store            ) [ 0000]
reg_file_1_1_addr_6 (getelementptr    ) [ 0000]
store_ln48          (store            ) [ 0000]
reg_file_1_0_addr_6 (getelementptr    ) [ 0000]
store_ln49          (store            ) [ 0000]
br_ln49             (br               ) [ 0000]
store_ln46          (store            ) [ 0000]
br_ln46             (br               ) [ 0000]
store_ln46          (store            ) [ 0000]
br_ln46             (br               ) [ 0000]
reg_file_0_0_addr_4 (getelementptr    ) [ 0000]
reg_file_0_1_addr_4 (getelementptr    ) [ 0000]
reg_file_0_0_addr_5 (getelementptr    ) [ 0000]
reg_file_0_1_addr_5 (getelementptr    ) [ 0000]
store_ln47          (store            ) [ 0000]
store_ln48          (store            ) [ 0000]
store_ln49          (store            ) [ 0000]
br_ln49             (br               ) [ 0000]
store_ln47          (store            ) [ 0000]
reg_file_0_1_addr_6 (getelementptr    ) [ 0000]
store_ln48          (store            ) [ 0000]
reg_file_0_0_addr_6 (getelementptr    ) [ 0000]
store_ln49          (store            ) [ 0000]
br_ln49             (br               ) [ 0000]
store_ln46          (store            ) [ 0000]
br_ln46             (br               ) [ 0000]
store_ln46          (store            ) [ 0000]
br_ln46             (br               ) [ 0000]
reg_file_7_0_addr_4 (getelementptr    ) [ 0000]
reg_file_7_1_addr_4 (getelementptr    ) [ 0000]
reg_file_7_0_addr_5 (getelementptr    ) [ 0000]
reg_file_7_1_addr_5 (getelementptr    ) [ 0000]
store_ln47          (store            ) [ 0000]
store_ln48          (store            ) [ 0000]
store_ln49          (store            ) [ 0000]
br_ln49             (br               ) [ 0000]
store_ln47          (store            ) [ 0000]
reg_file_7_1_addr_6 (getelementptr    ) [ 0000]
store_ln48          (store            ) [ 0000]
reg_file_7_0_addr_6 (getelementptr    ) [ 0000]
store_ln49          (store            ) [ 0000]
br_ln49             (br               ) [ 0000]
ret_ln0             (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln39">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln39"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="reg_file_0_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_0_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="reg_file_0_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_0_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="reg_file_7_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_7_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="reg_file_7_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_7_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="reg_file_6_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_6_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="reg_file_6_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_6_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="reg_file_5_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_5_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="reg_file_5_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_5_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="reg_file_4_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_4_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="reg_file_4_0">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_4_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="reg_file_3_1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_3_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="reg_file_3_0">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_3_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="reg_file_2_1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_2_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="reg_file_2_0">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_2_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="reg_file_1_1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_1_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="reg_file_1_0">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_1_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i61"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i64"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1004" name="i_4_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_4/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="reg_id_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_id/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="j_3_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_3/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="idx_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="sext_ln39_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="61" slack="0"/>
<pin id="146" dir="0" index="1" bw="61" slack="0"/>
<pin id="147" dir="1" index="2" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln39_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="val_V_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="64" slack="0"/>
<pin id="152" dir="0" index="1" bw="64" slack="0"/>
<pin id="153" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_V/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="reg_file_0_0_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="16" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="11" slack="0"/>
<pin id="159" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_0_0_addr/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="reg_file_0_1_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="16" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="11" slack="0"/>
<pin id="166" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_0_1_addr/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="reg_file_1_0_addr_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="16" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="11" slack="0"/>
<pin id="173" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_1_0_addr/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="reg_file_1_1_addr_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="16" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="11" slack="0"/>
<pin id="180" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_1_1_addr/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="reg_file_2_0_addr_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="16" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="11" slack="0"/>
<pin id="187" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_2_0_addr/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="reg_file_2_1_addr_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="16" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="11" slack="0"/>
<pin id="194" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_2_1_addr/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="reg_file_3_0_addr_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="16" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="11" slack="0"/>
<pin id="201" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_3_0_addr/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="reg_file_3_1_addr_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="16" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="11" slack="0"/>
<pin id="208" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_3_1_addr/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="reg_file_4_0_addr_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="16" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="11" slack="0"/>
<pin id="215" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_4_0_addr/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="reg_file_4_1_addr_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="16" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="11" slack="0"/>
<pin id="222" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_4_1_addr/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="reg_file_5_0_addr_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="16" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="11" slack="0"/>
<pin id="229" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_5_0_addr/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="reg_file_5_1_addr_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="16" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="11" slack="0"/>
<pin id="236" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_5_1_addr/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="reg_file_6_0_addr_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="16" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="11" slack="0"/>
<pin id="243" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_6_0_addr/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="reg_file_6_1_addr_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="16" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="11" slack="0"/>
<pin id="250" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_6_1_addr/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="reg_file_7_0_addr_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="16" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="11" slack="0"/>
<pin id="257" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_7_0_addr/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="reg_file_7_1_addr_gep_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="16" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="11" slack="0"/>
<pin id="264" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_7_1_addr/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="grp_access_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="11" slack="0"/>
<pin id="269" dir="0" index="1" bw="16" slack="0"/>
<pin id="270" dir="0" index="2" bw="0" slack="0"/>
<pin id="272" dir="0" index="4" bw="11" slack="0"/>
<pin id="273" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="274" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="275" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/3 store_ln48/3 store_ln47/3 store_ln49/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_access_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="11" slack="0"/>
<pin id="279" dir="0" index="1" bw="16" slack="0"/>
<pin id="280" dir="0" index="2" bw="0" slack="0"/>
<pin id="282" dir="0" index="4" bw="11" slack="0"/>
<pin id="283" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="284" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="285" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/3 store_ln47/3 store_ln49/3 store_ln48/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="reg_file_6_0_addr_4_gep_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="16" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="0" index="2" bw="11" slack="0"/>
<pin id="291" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_6_0_addr_4/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="reg_file_6_1_addr_4_gep_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="16" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="0" index="2" bw="11" slack="0"/>
<pin id="298" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_6_1_addr_4/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="reg_file_6_0_addr_5_gep_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="16" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="0" index="2" bw="11" slack="0"/>
<pin id="305" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_6_0_addr_5/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="reg_file_6_1_addr_5_gep_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="16" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="0" index="2" bw="11" slack="0"/>
<pin id="312" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_6_1_addr_5/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="reg_file_6_1_addr_6_gep_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="16" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="0" index="2" bw="11" slack="0"/>
<pin id="323" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_6_1_addr_6/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="reg_file_6_0_addr_6_gep_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="16" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="0" index="2" bw="11" slack="0"/>
<pin id="331" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_6_0_addr_6/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="grp_access_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="11" slack="0"/>
<pin id="337" dir="0" index="1" bw="16" slack="0"/>
<pin id="338" dir="0" index="2" bw="0" slack="0"/>
<pin id="340" dir="0" index="4" bw="11" slack="0"/>
<pin id="341" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="342" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="339" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="343" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/3 store_ln48/3 store_ln47/3 store_ln49/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="grp_access_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="11" slack="0"/>
<pin id="347" dir="0" index="1" bw="16" slack="0"/>
<pin id="348" dir="0" index="2" bw="0" slack="0"/>
<pin id="350" dir="0" index="4" bw="11" slack="0"/>
<pin id="351" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="352" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="349" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="353" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/3 store_ln47/3 store_ln49/3 store_ln48/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="reg_file_5_0_addr_4_gep_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="16" slack="0"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="0" index="2" bw="11" slack="0"/>
<pin id="359" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_5_0_addr_4/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="reg_file_5_1_addr_4_gep_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="16" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="0" index="2" bw="11" slack="0"/>
<pin id="366" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_5_1_addr_4/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="reg_file_5_0_addr_5_gep_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="16" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="0" index="2" bw="11" slack="0"/>
<pin id="373" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_5_0_addr_5/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="reg_file_5_1_addr_5_gep_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="16" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="0" index="2" bw="11" slack="0"/>
<pin id="380" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_5_1_addr_5/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="reg_file_5_1_addr_6_gep_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="16" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="0" index="2" bw="11" slack="0"/>
<pin id="391" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_5_1_addr_6/3 "/>
</bind>
</comp>

<comp id="395" class="1004" name="reg_file_5_0_addr_6_gep_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="16" slack="0"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="0" index="2" bw="11" slack="0"/>
<pin id="399" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_5_0_addr_6/3 "/>
</bind>
</comp>

<comp id="403" class="1004" name="grp_access_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="11" slack="0"/>
<pin id="405" dir="0" index="1" bw="16" slack="0"/>
<pin id="406" dir="0" index="2" bw="0" slack="0"/>
<pin id="408" dir="0" index="4" bw="11" slack="0"/>
<pin id="409" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="410" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="407" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="411" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/3 store_ln48/3 store_ln47/3 store_ln49/3 "/>
</bind>
</comp>

<comp id="413" class="1004" name="grp_access_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="11" slack="0"/>
<pin id="415" dir="0" index="1" bw="16" slack="0"/>
<pin id="416" dir="0" index="2" bw="0" slack="0"/>
<pin id="418" dir="0" index="4" bw="11" slack="0"/>
<pin id="419" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="420" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="417" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="421" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/3 store_ln47/3 store_ln49/3 store_ln48/3 "/>
</bind>
</comp>

<comp id="423" class="1004" name="reg_file_4_0_addr_4_gep_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="16" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="0" index="2" bw="11" slack="0"/>
<pin id="427" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_4_0_addr_4/3 "/>
</bind>
</comp>

<comp id="430" class="1004" name="reg_file_4_1_addr_4_gep_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="16" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="0" index="2" bw="11" slack="0"/>
<pin id="434" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_4_1_addr_4/3 "/>
</bind>
</comp>

<comp id="437" class="1004" name="reg_file_4_0_addr_5_gep_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="16" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="0" index="2" bw="11" slack="0"/>
<pin id="441" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_4_0_addr_5/3 "/>
</bind>
</comp>

<comp id="444" class="1004" name="reg_file_4_1_addr_5_gep_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="16" slack="0"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="0" index="2" bw="11" slack="0"/>
<pin id="448" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_4_1_addr_5/3 "/>
</bind>
</comp>

<comp id="455" class="1004" name="reg_file_4_1_addr_6_gep_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="16" slack="0"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="0" index="2" bw="11" slack="0"/>
<pin id="459" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_4_1_addr_6/3 "/>
</bind>
</comp>

<comp id="463" class="1004" name="reg_file_4_0_addr_6_gep_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="16" slack="0"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="0" index="2" bw="11" slack="0"/>
<pin id="467" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_4_0_addr_6/3 "/>
</bind>
</comp>

<comp id="471" class="1004" name="grp_access_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="11" slack="0"/>
<pin id="473" dir="0" index="1" bw="16" slack="0"/>
<pin id="474" dir="0" index="2" bw="0" slack="0"/>
<pin id="476" dir="0" index="4" bw="11" slack="0"/>
<pin id="477" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="478" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="475" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="479" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/3 store_ln48/3 store_ln47/3 store_ln49/3 "/>
</bind>
</comp>

<comp id="481" class="1004" name="grp_access_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="11" slack="0"/>
<pin id="483" dir="0" index="1" bw="16" slack="0"/>
<pin id="484" dir="0" index="2" bw="0" slack="0"/>
<pin id="486" dir="0" index="4" bw="11" slack="0"/>
<pin id="487" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="488" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="485" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="489" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/3 store_ln47/3 store_ln49/3 store_ln48/3 "/>
</bind>
</comp>

<comp id="491" class="1004" name="reg_file_3_0_addr_4_gep_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="16" slack="0"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="0" index="2" bw="11" slack="0"/>
<pin id="495" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_3_0_addr_4/3 "/>
</bind>
</comp>

<comp id="498" class="1004" name="reg_file_3_1_addr_4_gep_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="16" slack="0"/>
<pin id="500" dir="0" index="1" bw="1" slack="0"/>
<pin id="501" dir="0" index="2" bw="11" slack="0"/>
<pin id="502" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_3_1_addr_4/3 "/>
</bind>
</comp>

<comp id="505" class="1004" name="reg_file_3_0_addr_5_gep_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="16" slack="0"/>
<pin id="507" dir="0" index="1" bw="1" slack="0"/>
<pin id="508" dir="0" index="2" bw="11" slack="0"/>
<pin id="509" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_3_0_addr_5/3 "/>
</bind>
</comp>

<comp id="512" class="1004" name="reg_file_3_1_addr_5_gep_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="16" slack="0"/>
<pin id="514" dir="0" index="1" bw="1" slack="0"/>
<pin id="515" dir="0" index="2" bw="11" slack="0"/>
<pin id="516" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_3_1_addr_5/3 "/>
</bind>
</comp>

<comp id="523" class="1004" name="reg_file_3_1_addr_6_gep_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="16" slack="0"/>
<pin id="525" dir="0" index="1" bw="1" slack="0"/>
<pin id="526" dir="0" index="2" bw="11" slack="0"/>
<pin id="527" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_3_1_addr_6/3 "/>
</bind>
</comp>

<comp id="531" class="1004" name="reg_file_3_0_addr_6_gep_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="16" slack="0"/>
<pin id="533" dir="0" index="1" bw="1" slack="0"/>
<pin id="534" dir="0" index="2" bw="11" slack="0"/>
<pin id="535" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_3_0_addr_6/3 "/>
</bind>
</comp>

<comp id="539" class="1004" name="grp_access_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="11" slack="0"/>
<pin id="541" dir="0" index="1" bw="16" slack="0"/>
<pin id="542" dir="0" index="2" bw="0" slack="0"/>
<pin id="544" dir="0" index="4" bw="11" slack="0"/>
<pin id="545" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="546" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="543" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="547" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/3 store_ln48/3 store_ln47/3 store_ln49/3 "/>
</bind>
</comp>

<comp id="549" class="1004" name="grp_access_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="11" slack="0"/>
<pin id="551" dir="0" index="1" bw="16" slack="0"/>
<pin id="552" dir="0" index="2" bw="0" slack="0"/>
<pin id="554" dir="0" index="4" bw="11" slack="0"/>
<pin id="555" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="556" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="553" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="557" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/3 store_ln47/3 store_ln49/3 store_ln48/3 "/>
</bind>
</comp>

<comp id="559" class="1004" name="reg_file_2_0_addr_4_gep_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="16" slack="0"/>
<pin id="561" dir="0" index="1" bw="1" slack="0"/>
<pin id="562" dir="0" index="2" bw="11" slack="0"/>
<pin id="563" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_2_0_addr_4/3 "/>
</bind>
</comp>

<comp id="566" class="1004" name="reg_file_2_1_addr_4_gep_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="16" slack="0"/>
<pin id="568" dir="0" index="1" bw="1" slack="0"/>
<pin id="569" dir="0" index="2" bw="11" slack="0"/>
<pin id="570" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_2_1_addr_4/3 "/>
</bind>
</comp>

<comp id="573" class="1004" name="reg_file_2_0_addr_5_gep_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="16" slack="0"/>
<pin id="575" dir="0" index="1" bw="1" slack="0"/>
<pin id="576" dir="0" index="2" bw="11" slack="0"/>
<pin id="577" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_2_0_addr_5/3 "/>
</bind>
</comp>

<comp id="580" class="1004" name="reg_file_2_1_addr_5_gep_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="16" slack="0"/>
<pin id="582" dir="0" index="1" bw="1" slack="0"/>
<pin id="583" dir="0" index="2" bw="11" slack="0"/>
<pin id="584" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_2_1_addr_5/3 "/>
</bind>
</comp>

<comp id="591" class="1004" name="reg_file_2_1_addr_6_gep_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="16" slack="0"/>
<pin id="593" dir="0" index="1" bw="1" slack="0"/>
<pin id="594" dir="0" index="2" bw="11" slack="0"/>
<pin id="595" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_2_1_addr_6/3 "/>
</bind>
</comp>

<comp id="599" class="1004" name="reg_file_2_0_addr_6_gep_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="16" slack="0"/>
<pin id="601" dir="0" index="1" bw="1" slack="0"/>
<pin id="602" dir="0" index="2" bw="11" slack="0"/>
<pin id="603" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_2_0_addr_6/3 "/>
</bind>
</comp>

<comp id="607" class="1004" name="grp_access_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="11" slack="0"/>
<pin id="609" dir="0" index="1" bw="16" slack="0"/>
<pin id="610" dir="0" index="2" bw="0" slack="0"/>
<pin id="612" dir="0" index="4" bw="11" slack="0"/>
<pin id="613" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="614" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="611" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="615" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/3 store_ln48/3 store_ln47/3 store_ln49/3 "/>
</bind>
</comp>

<comp id="617" class="1004" name="grp_access_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="11" slack="0"/>
<pin id="619" dir="0" index="1" bw="16" slack="0"/>
<pin id="620" dir="0" index="2" bw="0" slack="0"/>
<pin id="622" dir="0" index="4" bw="11" slack="0"/>
<pin id="623" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="624" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="621" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="625" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/3 store_ln47/3 store_ln49/3 store_ln48/3 "/>
</bind>
</comp>

<comp id="627" class="1004" name="reg_file_1_0_addr_4_gep_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="16" slack="0"/>
<pin id="629" dir="0" index="1" bw="1" slack="0"/>
<pin id="630" dir="0" index="2" bw="11" slack="0"/>
<pin id="631" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_1_0_addr_4/3 "/>
</bind>
</comp>

<comp id="634" class="1004" name="reg_file_1_1_addr_4_gep_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="16" slack="0"/>
<pin id="636" dir="0" index="1" bw="1" slack="0"/>
<pin id="637" dir="0" index="2" bw="11" slack="0"/>
<pin id="638" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_1_1_addr_4/3 "/>
</bind>
</comp>

<comp id="641" class="1004" name="reg_file_1_0_addr_5_gep_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="16" slack="0"/>
<pin id="643" dir="0" index="1" bw="1" slack="0"/>
<pin id="644" dir="0" index="2" bw="11" slack="0"/>
<pin id="645" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_1_0_addr_5/3 "/>
</bind>
</comp>

<comp id="648" class="1004" name="reg_file_1_1_addr_5_gep_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="16" slack="0"/>
<pin id="650" dir="0" index="1" bw="1" slack="0"/>
<pin id="651" dir="0" index="2" bw="11" slack="0"/>
<pin id="652" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_1_1_addr_5/3 "/>
</bind>
</comp>

<comp id="659" class="1004" name="reg_file_1_1_addr_6_gep_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="16" slack="0"/>
<pin id="661" dir="0" index="1" bw="1" slack="0"/>
<pin id="662" dir="0" index="2" bw="11" slack="0"/>
<pin id="663" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_1_1_addr_6/3 "/>
</bind>
</comp>

<comp id="667" class="1004" name="reg_file_1_0_addr_6_gep_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="16" slack="0"/>
<pin id="669" dir="0" index="1" bw="1" slack="0"/>
<pin id="670" dir="0" index="2" bw="11" slack="0"/>
<pin id="671" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_1_0_addr_6/3 "/>
</bind>
</comp>

<comp id="675" class="1004" name="grp_access_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="11" slack="0"/>
<pin id="677" dir="0" index="1" bw="16" slack="0"/>
<pin id="678" dir="0" index="2" bw="0" slack="0"/>
<pin id="680" dir="0" index="4" bw="11" slack="0"/>
<pin id="681" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="682" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="679" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="683" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/3 store_ln48/3 store_ln47/3 store_ln49/3 "/>
</bind>
</comp>

<comp id="685" class="1004" name="grp_access_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="11" slack="0"/>
<pin id="687" dir="0" index="1" bw="16" slack="0"/>
<pin id="688" dir="0" index="2" bw="0" slack="0"/>
<pin id="690" dir="0" index="4" bw="11" slack="0"/>
<pin id="691" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="692" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="689" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="693" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/3 store_ln47/3 store_ln49/3 store_ln48/3 "/>
</bind>
</comp>

<comp id="695" class="1004" name="reg_file_0_0_addr_4_gep_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="16" slack="0"/>
<pin id="697" dir="0" index="1" bw="1" slack="0"/>
<pin id="698" dir="0" index="2" bw="11" slack="0"/>
<pin id="699" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_0_0_addr_4/3 "/>
</bind>
</comp>

<comp id="702" class="1004" name="reg_file_0_1_addr_4_gep_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="16" slack="0"/>
<pin id="704" dir="0" index="1" bw="1" slack="0"/>
<pin id="705" dir="0" index="2" bw="11" slack="0"/>
<pin id="706" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_0_1_addr_4/3 "/>
</bind>
</comp>

<comp id="709" class="1004" name="reg_file_0_0_addr_5_gep_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="16" slack="0"/>
<pin id="711" dir="0" index="1" bw="1" slack="0"/>
<pin id="712" dir="0" index="2" bw="11" slack="0"/>
<pin id="713" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_0_0_addr_5/3 "/>
</bind>
</comp>

<comp id="716" class="1004" name="reg_file_0_1_addr_5_gep_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="16" slack="0"/>
<pin id="718" dir="0" index="1" bw="1" slack="0"/>
<pin id="719" dir="0" index="2" bw="11" slack="0"/>
<pin id="720" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_0_1_addr_5/3 "/>
</bind>
</comp>

<comp id="727" class="1004" name="reg_file_0_1_addr_6_gep_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="16" slack="0"/>
<pin id="729" dir="0" index="1" bw="1" slack="0"/>
<pin id="730" dir="0" index="2" bw="11" slack="0"/>
<pin id="731" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_0_1_addr_6/3 "/>
</bind>
</comp>

<comp id="735" class="1004" name="reg_file_0_0_addr_6_gep_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="16" slack="0"/>
<pin id="737" dir="0" index="1" bw="1" slack="0"/>
<pin id="738" dir="0" index="2" bw="11" slack="0"/>
<pin id="739" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_0_0_addr_6/3 "/>
</bind>
</comp>

<comp id="743" class="1004" name="grp_access_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="11" slack="0"/>
<pin id="745" dir="0" index="1" bw="16" slack="0"/>
<pin id="746" dir="0" index="2" bw="0" slack="0"/>
<pin id="748" dir="0" index="4" bw="11" slack="0"/>
<pin id="749" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="750" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="747" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="751" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/3 store_ln48/3 store_ln47/3 store_ln49/3 "/>
</bind>
</comp>

<comp id="753" class="1004" name="grp_access_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="11" slack="0"/>
<pin id="755" dir="0" index="1" bw="16" slack="0"/>
<pin id="756" dir="0" index="2" bw="0" slack="0"/>
<pin id="758" dir="0" index="4" bw="11" slack="0"/>
<pin id="759" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="760" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="757" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="761" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/3 store_ln47/3 store_ln49/3 store_ln48/3 "/>
</bind>
</comp>

<comp id="763" class="1004" name="reg_file_7_0_addr_4_gep_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="16" slack="0"/>
<pin id="765" dir="0" index="1" bw="1" slack="0"/>
<pin id="766" dir="0" index="2" bw="11" slack="0"/>
<pin id="767" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_7_0_addr_4/3 "/>
</bind>
</comp>

<comp id="770" class="1004" name="reg_file_7_1_addr_4_gep_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="16" slack="0"/>
<pin id="772" dir="0" index="1" bw="1" slack="0"/>
<pin id="773" dir="0" index="2" bw="11" slack="0"/>
<pin id="774" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_7_1_addr_4/3 "/>
</bind>
</comp>

<comp id="777" class="1004" name="reg_file_7_0_addr_5_gep_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="16" slack="0"/>
<pin id="779" dir="0" index="1" bw="1" slack="0"/>
<pin id="780" dir="0" index="2" bw="11" slack="0"/>
<pin id="781" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_7_0_addr_5/3 "/>
</bind>
</comp>

<comp id="784" class="1004" name="reg_file_7_1_addr_5_gep_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="16" slack="0"/>
<pin id="786" dir="0" index="1" bw="1" slack="0"/>
<pin id="787" dir="0" index="2" bw="11" slack="0"/>
<pin id="788" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_7_1_addr_5/3 "/>
</bind>
</comp>

<comp id="795" class="1004" name="reg_file_7_1_addr_6_gep_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="16" slack="0"/>
<pin id="797" dir="0" index="1" bw="1" slack="0"/>
<pin id="798" dir="0" index="2" bw="11" slack="0"/>
<pin id="799" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_7_1_addr_6/3 "/>
</bind>
</comp>

<comp id="803" class="1004" name="reg_file_7_0_addr_6_gep_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="16" slack="0"/>
<pin id="805" dir="0" index="1" bw="1" slack="0"/>
<pin id="806" dir="0" index="2" bw="11" slack="0"/>
<pin id="807" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_7_0_addr_6/3 "/>
</bind>
</comp>

<comp id="811" class="1004" name="sext_ln39_cast_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="61" slack="0"/>
<pin id="813" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39_cast/1 "/>
</bind>
</comp>

<comp id="815" class="1004" name="store_ln0_store_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="1" slack="0"/>
<pin id="817" dir="0" index="1" bw="14" slack="0"/>
<pin id="818" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="820" class="1004" name="store_ln0_store_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="1" slack="0"/>
<pin id="822" dir="0" index="1" bw="32" slack="0"/>
<pin id="823" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="825" class="1004" name="store_ln0_store_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="1" slack="0"/>
<pin id="827" dir="0" index="1" bw="32" slack="0"/>
<pin id="828" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="830" class="1004" name="store_ln0_store_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="1" slack="0"/>
<pin id="832" dir="0" index="1" bw="32" slack="0"/>
<pin id="833" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="835" class="1004" name="idx_2_load_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="14" slack="0"/>
<pin id="837" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_2/1 "/>
</bind>
</comp>

<comp id="838" class="1004" name="icmp_ln39_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="14" slack="0"/>
<pin id="840" dir="0" index="1" bw="14" slack="0"/>
<pin id="841" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/1 "/>
</bind>
</comp>

<comp id="844" class="1004" name="add_ln39_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="14" slack="0"/>
<pin id="846" dir="0" index="1" bw="1" slack="0"/>
<pin id="847" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/1 "/>
</bind>
</comp>

<comp id="850" class="1004" name="store_ln39_store_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="14" slack="0"/>
<pin id="852" dir="0" index="1" bw="14" slack="0"/>
<pin id="853" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/1 "/>
</bind>
</comp>

<comp id="855" class="1004" name="reg_id_5_load_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="32" slack="1"/>
<pin id="857" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_id_5/2 "/>
</bind>
</comp>

<comp id="858" class="1004" name="j_5_load_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="32" slack="1"/>
<pin id="860" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_5/2 "/>
</bind>
</comp>

<comp id="861" class="1004" name="data_addr_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="64" slack="0"/>
<pin id="863" dir="0" index="1" bw="64" slack="1"/>
<pin id="864" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr/2 "/>
</bind>
</comp>

<comp id="867" class="1004" name="i_4_load_load_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="32" slack="1"/>
<pin id="869" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_4_load/2 "/>
</bind>
</comp>

<comp id="870" class="1004" name="trunc_ln39_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="32" slack="0"/>
<pin id="872" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln39/2 "/>
</bind>
</comp>

<comp id="874" class="1004" name="trunc_ln11_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="32" slack="0"/>
<pin id="876" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln11/2 "/>
</bind>
</comp>

<comp id="878" class="1004" name="trunc_ln11_2_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="32" slack="0"/>
<pin id="880" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln11_2/2 "/>
</bind>
</comp>

<comp id="882" class="1004" name="trunc_ln16_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="64" slack="0"/>
<pin id="884" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln16/2 "/>
</bind>
</comp>

<comp id="886" class="1004" name="trunc_ln46_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="32" slack="0"/>
<pin id="888" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln46/2 "/>
</bind>
</comp>

<comp id="890" class="1004" name="trunc_ln16_1_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="16" slack="0"/>
<pin id="892" dir="0" index="1" bw="64" slack="0"/>
<pin id="893" dir="0" index="2" bw="6" slack="0"/>
<pin id="894" dir="0" index="3" bw="6" slack="0"/>
<pin id="895" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln16_1/2 "/>
</bind>
</comp>

<comp id="900" class="1004" name="trunc_ln16_2_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="16" slack="0"/>
<pin id="902" dir="0" index="1" bw="64" slack="0"/>
<pin id="903" dir="0" index="2" bw="7" slack="0"/>
<pin id="904" dir="0" index="3" bw="7" slack="0"/>
<pin id="905" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln16_2/2 "/>
</bind>
</comp>

<comp id="910" class="1004" name="trunc_ln16_3_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="16" slack="0"/>
<pin id="912" dir="0" index="1" bw="64" slack="0"/>
<pin id="913" dir="0" index="2" bw="7" slack="0"/>
<pin id="914" dir="0" index="3" bw="7" slack="0"/>
<pin id="915" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln16_3/2 "/>
</bind>
</comp>

<comp id="920" class="1004" name="i_4_load_1_load_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="32" slack="1"/>
<pin id="922" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_4_load_1/2 "/>
</bind>
</comp>

<comp id="923" class="1004" name="j_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="32" slack="0"/>
<pin id="925" dir="0" index="1" bw="4" slack="0"/>
<pin id="926" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="929" class="1004" name="icmp_ln62_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="32" slack="0"/>
<pin id="931" dir="0" index="1" bw="32" slack="0"/>
<pin id="932" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln62/2 "/>
</bind>
</comp>

<comp id="935" class="1004" name="i_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="32" slack="0"/>
<pin id="937" dir="0" index="1" bw="1" slack="0"/>
<pin id="938" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="941" class="1004" name="icmp_ln65_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="32" slack="0"/>
<pin id="943" dir="0" index="1" bw="32" slack="0"/>
<pin id="944" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65/2 "/>
</bind>
</comp>

<comp id="947" class="1004" name="add_ln67_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="32" slack="0"/>
<pin id="949" dir="0" index="1" bw="1" slack="0"/>
<pin id="950" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67/2 "/>
</bind>
</comp>

<comp id="953" class="1004" name="i_5_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="1" slack="0"/>
<pin id="955" dir="0" index="1" bw="32" slack="0"/>
<pin id="956" dir="0" index="2" bw="32" slack="0"/>
<pin id="957" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_5/2 "/>
</bind>
</comp>

<comp id="961" class="1004" name="reg_id_6_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="1" slack="0"/>
<pin id="963" dir="0" index="1" bw="32" slack="0"/>
<pin id="964" dir="0" index="2" bw="32" slack="0"/>
<pin id="965" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="reg_id_6/2 "/>
</bind>
</comp>

<comp id="969" class="1004" name="i_6_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="1" slack="0"/>
<pin id="971" dir="0" index="1" bw="32" slack="0"/>
<pin id="972" dir="0" index="2" bw="32" slack="0"/>
<pin id="973" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_6/2 "/>
</bind>
</comp>

<comp id="977" class="1004" name="reg_id_7_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="1" slack="0"/>
<pin id="979" dir="0" index="1" bw="32" slack="0"/>
<pin id="980" dir="0" index="2" bw="32" slack="0"/>
<pin id="981" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="reg_id_7/2 "/>
</bind>
</comp>

<comp id="985" class="1004" name="j_6_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="1" slack="0"/>
<pin id="987" dir="0" index="1" bw="32" slack="0"/>
<pin id="988" dir="0" index="2" bw="32" slack="0"/>
<pin id="989" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_6/2 "/>
</bind>
</comp>

<comp id="993" class="1004" name="store_ln39_store_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="32" slack="0"/>
<pin id="995" dir="0" index="1" bw="32" slack="1"/>
<pin id="996" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/2 "/>
</bind>
</comp>

<comp id="998" class="1004" name="store_ln39_store_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="32" slack="0"/>
<pin id="1000" dir="0" index="1" bw="32" slack="1"/>
<pin id="1001" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/2 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="store_ln39_store_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="32" slack="0"/>
<pin id="1005" dir="0" index="1" bw="32" slack="1"/>
<pin id="1006" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/2 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="shl_ln_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="12" slack="0"/>
<pin id="1010" dir="0" index="1" bw="6" slack="1"/>
<pin id="1011" dir="0" index="2" bw="1" slack="0"/>
<pin id="1012" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="addr_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="12" slack="0"/>
<pin id="1017" dir="0" index="1" bw="12" slack="1"/>
<pin id="1018" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="addr/3 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="bitcast_ln16_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="16" slack="1"/>
<pin id="1022" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln16/3 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="lshr_ln_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="11" slack="0"/>
<pin id="1041" dir="0" index="1" bw="12" slack="0"/>
<pin id="1042" dir="0" index="2" bw="1" slack="0"/>
<pin id="1043" dir="0" index="3" bw="5" slack="0"/>
<pin id="1044" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/3 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="zext_ln46_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="11" slack="0"/>
<pin id="1051" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/3 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="bitcast_ln16_1_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="16" slack="1"/>
<pin id="1071" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln16_1/3 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="add_ln47_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="12" slack="0"/>
<pin id="1090" dir="0" index="1" bw="1" slack="0"/>
<pin id="1091" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47/3 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="lshr_ln4_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="11" slack="0"/>
<pin id="1096" dir="0" index="1" bw="12" slack="0"/>
<pin id="1097" dir="0" index="2" bw="1" slack="0"/>
<pin id="1098" dir="0" index="3" bw="5" slack="0"/>
<pin id="1099" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln4/3 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="zext_ln1669_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="11" slack="0"/>
<pin id="1106" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1669/3 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="bitcast_ln16_2_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="16" slack="1"/>
<pin id="1126" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln16_2/3 "/>
</bind>
</comp>

<comp id="1143" class="1004" name="add_ln48_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="12" slack="0"/>
<pin id="1145" dir="0" index="1" bw="3" slack="0"/>
<pin id="1146" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48/3 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="lshr_ln5_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="11" slack="0"/>
<pin id="1151" dir="0" index="1" bw="12" slack="0"/>
<pin id="1152" dir="0" index="2" bw="1" slack="0"/>
<pin id="1153" dir="0" index="3" bw="5" slack="0"/>
<pin id="1154" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln5/3 "/>
</bind>
</comp>

<comp id="1159" class="1004" name="zext_ln1669_1_fu_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="11" slack="0"/>
<pin id="1161" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1669_1/3 "/>
</bind>
</comp>

<comp id="1179" class="1004" name="bitcast_ln16_3_fu_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="16" slack="1"/>
<pin id="1181" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln16_3/3 "/>
</bind>
</comp>

<comp id="1198" class="1004" name="add_ln49_fu_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="12" slack="0"/>
<pin id="1200" dir="0" index="1" bw="3" slack="0"/>
<pin id="1201" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49/3 "/>
</bind>
</comp>

<comp id="1204" class="1004" name="lshr_ln6_fu_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="11" slack="0"/>
<pin id="1206" dir="0" index="1" bw="12" slack="0"/>
<pin id="1207" dir="0" index="2" bw="1" slack="0"/>
<pin id="1208" dir="0" index="3" bw="5" slack="0"/>
<pin id="1209" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln6/3 "/>
</bind>
</comp>

<comp id="1214" class="1004" name="zext_ln46_1_fu_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="11" slack="0"/>
<pin id="1216" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_1/3 "/>
</bind>
</comp>

<comp id="1234" class="1005" name="i_4_reg_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="32" slack="0"/>
<pin id="1236" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="1242" class="1005" name="reg_id_reg_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="32" slack="0"/>
<pin id="1244" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reg_id "/>
</bind>
</comp>

<comp id="1249" class="1005" name="j_3_reg_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="32" slack="0"/>
<pin id="1251" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="1256" class="1005" name="idx_reg_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="14" slack="0"/>
<pin id="1258" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="idx "/>
</bind>
</comp>

<comp id="1263" class="1005" name="sext_ln39_cast_reg_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="64" slack="1"/>
<pin id="1265" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln39_cast "/>
</bind>
</comp>

<comp id="1268" class="1005" name="icmp_ln39_reg_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="1" slack="1"/>
<pin id="1270" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln39 "/>
</bind>
</comp>

<comp id="1272" class="1005" name="trunc_ln39_reg_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="12" slack="1"/>
<pin id="1274" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln39 "/>
</bind>
</comp>

<comp id="1277" class="1005" name="trunc_ln11_reg_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="6" slack="1"/>
<pin id="1279" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln11 "/>
</bind>
</comp>

<comp id="1282" class="1005" name="trunc_ln11_2_reg_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="1" slack="1"/>
<pin id="1284" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln11_2 "/>
</bind>
</comp>

<comp id="1286" class="1005" name="trunc_ln16_reg_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="16" slack="1"/>
<pin id="1288" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln16 "/>
</bind>
</comp>

<comp id="1291" class="1005" name="trunc_ln46_reg_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="3" slack="1"/>
<pin id="1293" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln46 "/>
</bind>
</comp>

<comp id="1295" class="1005" name="trunc_ln16_1_reg_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="16" slack="1"/>
<pin id="1297" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln16_1 "/>
</bind>
</comp>

<comp id="1300" class="1005" name="trunc_ln16_2_reg_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="16" slack="1"/>
<pin id="1302" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln16_2 "/>
</bind>
</comp>

<comp id="1305" class="1005" name="trunc_ln16_3_reg_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="16" slack="1"/>
<pin id="1307" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln16_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="131"><net_src comp="36" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="36" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="36" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="36" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="148"><net_src comp="38" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="2" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="74" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="6" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="120" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="4" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="120" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="34" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="120" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="32" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="120" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="30" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="120" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="195"><net_src comp="28" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="120" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="26" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="120" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="209"><net_src comp="24" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="120" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="22" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="120" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="223"><net_src comp="20" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="120" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="230"><net_src comp="18" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="120" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="237"><net_src comp="16" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="120" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="244"><net_src comp="14" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="120" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="251"><net_src comp="12" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="120" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="258"><net_src comp="10" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="120" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="265"><net_src comp="8" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="120" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="276"><net_src comp="239" pin="3"/><net_sink comp="267" pin=2"/></net>

<net id="286"><net_src comp="246" pin="3"/><net_sink comp="277" pin=2"/></net>

<net id="292"><net_src comp="14" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="120" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="299"><net_src comp="12" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="120" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="306"><net_src comp="14" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="120" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="313"><net_src comp="12" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="120" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="294" pin="3"/><net_sink comp="277" pin=2"/></net>

<net id="316"><net_src comp="301" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="317"><net_src comp="308" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="318"><net_src comp="287" pin="3"/><net_sink comp="267" pin=2"/></net>

<net id="324"><net_src comp="12" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="120" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="326"><net_src comp="319" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="332"><net_src comp="14" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="120" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="334"><net_src comp="327" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="344"><net_src comp="225" pin="3"/><net_sink comp="335" pin=2"/></net>

<net id="354"><net_src comp="232" pin="3"/><net_sink comp="345" pin=2"/></net>

<net id="360"><net_src comp="18" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="120" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="367"><net_src comp="16" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="120" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="374"><net_src comp="18" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="120" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="381"><net_src comp="16" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="120" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="383"><net_src comp="362" pin="3"/><net_sink comp="345" pin=2"/></net>

<net id="384"><net_src comp="369" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="385"><net_src comp="376" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="386"><net_src comp="355" pin="3"/><net_sink comp="335" pin=2"/></net>

<net id="392"><net_src comp="16" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="120" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="394"><net_src comp="387" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="400"><net_src comp="18" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="120" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="402"><net_src comp="395" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="412"><net_src comp="211" pin="3"/><net_sink comp="403" pin=2"/></net>

<net id="422"><net_src comp="218" pin="3"/><net_sink comp="413" pin=2"/></net>

<net id="428"><net_src comp="22" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="429"><net_src comp="120" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="435"><net_src comp="20" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="436"><net_src comp="120" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="442"><net_src comp="22" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="443"><net_src comp="120" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="449"><net_src comp="20" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="120" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="451"><net_src comp="430" pin="3"/><net_sink comp="413" pin=2"/></net>

<net id="452"><net_src comp="437" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="453"><net_src comp="444" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="454"><net_src comp="423" pin="3"/><net_sink comp="403" pin=2"/></net>

<net id="460"><net_src comp="20" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="461"><net_src comp="120" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="462"><net_src comp="455" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="468"><net_src comp="22" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="469"><net_src comp="120" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="470"><net_src comp="463" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="480"><net_src comp="197" pin="3"/><net_sink comp="471" pin=2"/></net>

<net id="490"><net_src comp="204" pin="3"/><net_sink comp="481" pin=2"/></net>

<net id="496"><net_src comp="26" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="497"><net_src comp="120" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="503"><net_src comp="24" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="504"><net_src comp="120" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="510"><net_src comp="26" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="511"><net_src comp="120" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="517"><net_src comp="24" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="518"><net_src comp="120" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="519"><net_src comp="498" pin="3"/><net_sink comp="481" pin=2"/></net>

<net id="520"><net_src comp="505" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="521"><net_src comp="512" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="522"><net_src comp="491" pin="3"/><net_sink comp="471" pin=2"/></net>

<net id="528"><net_src comp="24" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="529"><net_src comp="120" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="530"><net_src comp="523" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="536"><net_src comp="26" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="537"><net_src comp="120" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="538"><net_src comp="531" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="548"><net_src comp="183" pin="3"/><net_sink comp="539" pin=2"/></net>

<net id="558"><net_src comp="190" pin="3"/><net_sink comp="549" pin=2"/></net>

<net id="564"><net_src comp="30" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="565"><net_src comp="120" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="571"><net_src comp="28" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="572"><net_src comp="120" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="578"><net_src comp="30" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="579"><net_src comp="120" pin="0"/><net_sink comp="573" pin=1"/></net>

<net id="585"><net_src comp="28" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="586"><net_src comp="120" pin="0"/><net_sink comp="580" pin=1"/></net>

<net id="587"><net_src comp="566" pin="3"/><net_sink comp="549" pin=2"/></net>

<net id="588"><net_src comp="573" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="589"><net_src comp="580" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="590"><net_src comp="559" pin="3"/><net_sink comp="539" pin=2"/></net>

<net id="596"><net_src comp="28" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="597"><net_src comp="120" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="598"><net_src comp="591" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="604"><net_src comp="30" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="605"><net_src comp="120" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="606"><net_src comp="599" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="616"><net_src comp="169" pin="3"/><net_sink comp="607" pin=2"/></net>

<net id="626"><net_src comp="176" pin="3"/><net_sink comp="617" pin=2"/></net>

<net id="632"><net_src comp="34" pin="0"/><net_sink comp="627" pin=0"/></net>

<net id="633"><net_src comp="120" pin="0"/><net_sink comp="627" pin=1"/></net>

<net id="639"><net_src comp="32" pin="0"/><net_sink comp="634" pin=0"/></net>

<net id="640"><net_src comp="120" pin="0"/><net_sink comp="634" pin=1"/></net>

<net id="646"><net_src comp="34" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="647"><net_src comp="120" pin="0"/><net_sink comp="641" pin=1"/></net>

<net id="653"><net_src comp="32" pin="0"/><net_sink comp="648" pin=0"/></net>

<net id="654"><net_src comp="120" pin="0"/><net_sink comp="648" pin=1"/></net>

<net id="655"><net_src comp="634" pin="3"/><net_sink comp="617" pin=2"/></net>

<net id="656"><net_src comp="641" pin="3"/><net_sink comp="607" pin=0"/></net>

<net id="657"><net_src comp="648" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="658"><net_src comp="627" pin="3"/><net_sink comp="607" pin=2"/></net>

<net id="664"><net_src comp="32" pin="0"/><net_sink comp="659" pin=0"/></net>

<net id="665"><net_src comp="120" pin="0"/><net_sink comp="659" pin=1"/></net>

<net id="666"><net_src comp="659" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="672"><net_src comp="34" pin="0"/><net_sink comp="667" pin=0"/></net>

<net id="673"><net_src comp="120" pin="0"/><net_sink comp="667" pin=1"/></net>

<net id="674"><net_src comp="667" pin="3"/><net_sink comp="607" pin=0"/></net>

<net id="684"><net_src comp="155" pin="3"/><net_sink comp="675" pin=2"/></net>

<net id="694"><net_src comp="162" pin="3"/><net_sink comp="685" pin=2"/></net>

<net id="700"><net_src comp="6" pin="0"/><net_sink comp="695" pin=0"/></net>

<net id="701"><net_src comp="120" pin="0"/><net_sink comp="695" pin=1"/></net>

<net id="707"><net_src comp="4" pin="0"/><net_sink comp="702" pin=0"/></net>

<net id="708"><net_src comp="120" pin="0"/><net_sink comp="702" pin=1"/></net>

<net id="714"><net_src comp="6" pin="0"/><net_sink comp="709" pin=0"/></net>

<net id="715"><net_src comp="120" pin="0"/><net_sink comp="709" pin=1"/></net>

<net id="721"><net_src comp="4" pin="0"/><net_sink comp="716" pin=0"/></net>

<net id="722"><net_src comp="120" pin="0"/><net_sink comp="716" pin=1"/></net>

<net id="723"><net_src comp="702" pin="3"/><net_sink comp="685" pin=2"/></net>

<net id="724"><net_src comp="709" pin="3"/><net_sink comp="675" pin=0"/></net>

<net id="725"><net_src comp="716" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="726"><net_src comp="695" pin="3"/><net_sink comp="675" pin=2"/></net>

<net id="732"><net_src comp="4" pin="0"/><net_sink comp="727" pin=0"/></net>

<net id="733"><net_src comp="120" pin="0"/><net_sink comp="727" pin=1"/></net>

<net id="734"><net_src comp="727" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="740"><net_src comp="6" pin="0"/><net_sink comp="735" pin=0"/></net>

<net id="741"><net_src comp="120" pin="0"/><net_sink comp="735" pin=1"/></net>

<net id="742"><net_src comp="735" pin="3"/><net_sink comp="675" pin=0"/></net>

<net id="752"><net_src comp="253" pin="3"/><net_sink comp="743" pin=2"/></net>

<net id="762"><net_src comp="260" pin="3"/><net_sink comp="753" pin=2"/></net>

<net id="768"><net_src comp="10" pin="0"/><net_sink comp="763" pin=0"/></net>

<net id="769"><net_src comp="120" pin="0"/><net_sink comp="763" pin=1"/></net>

<net id="775"><net_src comp="8" pin="0"/><net_sink comp="770" pin=0"/></net>

<net id="776"><net_src comp="120" pin="0"/><net_sink comp="770" pin=1"/></net>

<net id="782"><net_src comp="10" pin="0"/><net_sink comp="777" pin=0"/></net>

<net id="783"><net_src comp="120" pin="0"/><net_sink comp="777" pin=1"/></net>

<net id="789"><net_src comp="8" pin="0"/><net_sink comp="784" pin=0"/></net>

<net id="790"><net_src comp="120" pin="0"/><net_sink comp="784" pin=1"/></net>

<net id="791"><net_src comp="770" pin="3"/><net_sink comp="753" pin=2"/></net>

<net id="792"><net_src comp="777" pin="3"/><net_sink comp="743" pin=0"/></net>

<net id="793"><net_src comp="784" pin="3"/><net_sink comp="753" pin=0"/></net>

<net id="794"><net_src comp="763" pin="3"/><net_sink comp="743" pin=2"/></net>

<net id="800"><net_src comp="8" pin="0"/><net_sink comp="795" pin=0"/></net>

<net id="801"><net_src comp="120" pin="0"/><net_sink comp="795" pin=1"/></net>

<net id="802"><net_src comp="795" pin="3"/><net_sink comp="753" pin=0"/></net>

<net id="808"><net_src comp="10" pin="0"/><net_sink comp="803" pin=0"/></net>

<net id="809"><net_src comp="120" pin="0"/><net_sink comp="803" pin=1"/></net>

<net id="810"><net_src comp="803" pin="3"/><net_sink comp="743" pin=0"/></net>

<net id="814"><net_src comp="144" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="819"><net_src comp="64" pin="0"/><net_sink comp="815" pin=0"/></net>

<net id="824"><net_src comp="52" pin="0"/><net_sink comp="820" pin=0"/></net>

<net id="829"><net_src comp="52" pin="0"/><net_sink comp="825" pin=0"/></net>

<net id="834"><net_src comp="52" pin="0"/><net_sink comp="830" pin=0"/></net>

<net id="842"><net_src comp="835" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="843"><net_src comp="66" pin="0"/><net_sink comp="838" pin=1"/></net>

<net id="848"><net_src comp="835" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="849"><net_src comp="68" pin="0"/><net_sink comp="844" pin=1"/></net>

<net id="854"><net_src comp="844" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="865"><net_src comp="0" pin="0"/><net_sink comp="861" pin=0"/></net>

<net id="866"><net_src comp="861" pin="2"/><net_sink comp="150" pin=1"/></net>

<net id="873"><net_src comp="858" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="877"><net_src comp="867" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="881"><net_src comp="858" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="885"><net_src comp="150" pin="2"/><net_sink comp="882" pin=0"/></net>

<net id="889"><net_src comp="855" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="896"><net_src comp="76" pin="0"/><net_sink comp="890" pin=0"/></net>

<net id="897"><net_src comp="150" pin="2"/><net_sink comp="890" pin=1"/></net>

<net id="898"><net_src comp="60" pin="0"/><net_sink comp="890" pin=2"/></net>

<net id="899"><net_src comp="78" pin="0"/><net_sink comp="890" pin=3"/></net>

<net id="906"><net_src comp="76" pin="0"/><net_sink comp="900" pin=0"/></net>

<net id="907"><net_src comp="150" pin="2"/><net_sink comp="900" pin=1"/></net>

<net id="908"><net_src comp="80" pin="0"/><net_sink comp="900" pin=2"/></net>

<net id="909"><net_src comp="82" pin="0"/><net_sink comp="900" pin=3"/></net>

<net id="916"><net_src comp="76" pin="0"/><net_sink comp="910" pin=0"/></net>

<net id="917"><net_src comp="150" pin="2"/><net_sink comp="910" pin=1"/></net>

<net id="918"><net_src comp="84" pin="0"/><net_sink comp="910" pin=2"/></net>

<net id="919"><net_src comp="86" pin="0"/><net_sink comp="910" pin=3"/></net>

<net id="927"><net_src comp="858" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="928"><net_src comp="102" pin="0"/><net_sink comp="923" pin=1"/></net>

<net id="933"><net_src comp="923" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="934"><net_src comp="104" pin="0"/><net_sink comp="929" pin=1"/></net>

<net id="939"><net_src comp="920" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="940"><net_src comp="36" pin="0"/><net_sink comp="935" pin=1"/></net>

<net id="945"><net_src comp="935" pin="2"/><net_sink comp="941" pin=0"/></net>

<net id="946"><net_src comp="104" pin="0"/><net_sink comp="941" pin=1"/></net>

<net id="951"><net_src comp="855" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="952"><net_src comp="36" pin="0"/><net_sink comp="947" pin=1"/></net>

<net id="958"><net_src comp="941" pin="2"/><net_sink comp="953" pin=0"/></net>

<net id="959"><net_src comp="52" pin="0"/><net_sink comp="953" pin=1"/></net>

<net id="960"><net_src comp="935" pin="2"/><net_sink comp="953" pin=2"/></net>

<net id="966"><net_src comp="941" pin="2"/><net_sink comp="961" pin=0"/></net>

<net id="967"><net_src comp="947" pin="2"/><net_sink comp="961" pin=1"/></net>

<net id="968"><net_src comp="855" pin="1"/><net_sink comp="961" pin=2"/></net>

<net id="974"><net_src comp="929" pin="2"/><net_sink comp="969" pin=0"/></net>

<net id="975"><net_src comp="953" pin="3"/><net_sink comp="969" pin=1"/></net>

<net id="976"><net_src comp="920" pin="1"/><net_sink comp="969" pin=2"/></net>

<net id="982"><net_src comp="929" pin="2"/><net_sink comp="977" pin=0"/></net>

<net id="983"><net_src comp="961" pin="3"/><net_sink comp="977" pin=1"/></net>

<net id="984"><net_src comp="855" pin="1"/><net_sink comp="977" pin=2"/></net>

<net id="990"><net_src comp="929" pin="2"/><net_sink comp="985" pin=0"/></net>

<net id="991"><net_src comp="52" pin="0"/><net_sink comp="985" pin=1"/></net>

<net id="992"><net_src comp="923" pin="2"/><net_sink comp="985" pin=2"/></net>

<net id="997"><net_src comp="985" pin="3"/><net_sink comp="993" pin=0"/></net>

<net id="1002"><net_src comp="977" pin="3"/><net_sink comp="998" pin=0"/></net>

<net id="1007"><net_src comp="969" pin="3"/><net_sink comp="1003" pin=0"/></net>

<net id="1013"><net_src comp="112" pin="0"/><net_sink comp="1008" pin=0"/></net>

<net id="1014"><net_src comp="114" pin="0"/><net_sink comp="1008" pin=2"/></net>

<net id="1019"><net_src comp="1008" pin="3"/><net_sink comp="1015" pin=0"/></net>

<net id="1023"><net_src comp="1020" pin="1"/><net_sink comp="267" pin=4"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="277" pin=4"/></net>

<net id="1025"><net_src comp="1020" pin="1"/><net_sink comp="335" pin=4"/></net>

<net id="1026"><net_src comp="1020" pin="1"/><net_sink comp="345" pin=4"/></net>

<net id="1027"><net_src comp="1020" pin="1"/><net_sink comp="403" pin=4"/></net>

<net id="1028"><net_src comp="1020" pin="1"/><net_sink comp="413" pin=4"/></net>

<net id="1029"><net_src comp="1020" pin="1"/><net_sink comp="471" pin=4"/></net>

<net id="1030"><net_src comp="1020" pin="1"/><net_sink comp="481" pin=4"/></net>

<net id="1031"><net_src comp="1020" pin="1"/><net_sink comp="539" pin=4"/></net>

<net id="1032"><net_src comp="1020" pin="1"/><net_sink comp="549" pin=4"/></net>

<net id="1033"><net_src comp="1020" pin="1"/><net_sink comp="607" pin=4"/></net>

<net id="1034"><net_src comp="1020" pin="1"/><net_sink comp="617" pin=4"/></net>

<net id="1035"><net_src comp="1020" pin="1"/><net_sink comp="675" pin=4"/></net>

<net id="1036"><net_src comp="1020" pin="1"/><net_sink comp="685" pin=4"/></net>

<net id="1037"><net_src comp="1020" pin="1"/><net_sink comp="743" pin=4"/></net>

<net id="1038"><net_src comp="1020" pin="1"/><net_sink comp="753" pin=4"/></net>

<net id="1045"><net_src comp="116" pin="0"/><net_sink comp="1039" pin=0"/></net>

<net id="1046"><net_src comp="1015" pin="2"/><net_sink comp="1039" pin=1"/></net>

<net id="1047"><net_src comp="36" pin="0"/><net_sink comp="1039" pin=2"/></net>

<net id="1048"><net_src comp="118" pin="0"/><net_sink comp="1039" pin=3"/></net>

<net id="1052"><net_src comp="1039" pin="4"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="1054"><net_src comp="1049" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="1055"><net_src comp="1049" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="1056"><net_src comp="1049" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="1057"><net_src comp="1049" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="1058"><net_src comp="1049" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="1059"><net_src comp="1049" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="1060"><net_src comp="1049" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="1061"><net_src comp="1049" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="1062"><net_src comp="1049" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="1063"><net_src comp="1049" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="1064"><net_src comp="1049" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="1065"><net_src comp="1049" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="1066"><net_src comp="1049" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="1067"><net_src comp="1049" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="1068"><net_src comp="1049" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="1072"><net_src comp="1069" pin="1"/><net_sink comp="277" pin=4"/></net>

<net id="1073"><net_src comp="1069" pin="1"/><net_sink comp="267" pin=4"/></net>

<net id="1074"><net_src comp="1069" pin="1"/><net_sink comp="345" pin=4"/></net>

<net id="1075"><net_src comp="1069" pin="1"/><net_sink comp="335" pin=4"/></net>

<net id="1076"><net_src comp="1069" pin="1"/><net_sink comp="413" pin=4"/></net>

<net id="1077"><net_src comp="1069" pin="1"/><net_sink comp="403" pin=4"/></net>

<net id="1078"><net_src comp="1069" pin="1"/><net_sink comp="481" pin=4"/></net>

<net id="1079"><net_src comp="1069" pin="1"/><net_sink comp="471" pin=4"/></net>

<net id="1080"><net_src comp="1069" pin="1"/><net_sink comp="549" pin=4"/></net>

<net id="1081"><net_src comp="1069" pin="1"/><net_sink comp="539" pin=4"/></net>

<net id="1082"><net_src comp="1069" pin="1"/><net_sink comp="617" pin=4"/></net>

<net id="1083"><net_src comp="1069" pin="1"/><net_sink comp="607" pin=4"/></net>

<net id="1084"><net_src comp="1069" pin="1"/><net_sink comp="685" pin=4"/></net>

<net id="1085"><net_src comp="1069" pin="1"/><net_sink comp="675" pin=4"/></net>

<net id="1086"><net_src comp="1069" pin="1"/><net_sink comp="753" pin=4"/></net>

<net id="1087"><net_src comp="1069" pin="1"/><net_sink comp="743" pin=4"/></net>

<net id="1092"><net_src comp="1015" pin="2"/><net_sink comp="1088" pin=0"/></net>

<net id="1093"><net_src comp="122" pin="0"/><net_sink comp="1088" pin=1"/></net>

<net id="1100"><net_src comp="116" pin="0"/><net_sink comp="1094" pin=0"/></net>

<net id="1101"><net_src comp="1088" pin="2"/><net_sink comp="1094" pin=1"/></net>

<net id="1102"><net_src comp="36" pin="0"/><net_sink comp="1094" pin=2"/></net>

<net id="1103"><net_src comp="118" pin="0"/><net_sink comp="1094" pin=3"/></net>

<net id="1107"><net_src comp="1094" pin="4"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="1109"><net_src comp="1104" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="1110"><net_src comp="1104" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="1111"><net_src comp="1104" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="1112"><net_src comp="1104" pin="1"/><net_sink comp="423" pin=2"/></net>

<net id="1113"><net_src comp="1104" pin="1"/><net_sink comp="430" pin=2"/></net>

<net id="1114"><net_src comp="1104" pin="1"/><net_sink comp="491" pin=2"/></net>

<net id="1115"><net_src comp="1104" pin="1"/><net_sink comp="498" pin=2"/></net>

<net id="1116"><net_src comp="1104" pin="1"/><net_sink comp="559" pin=2"/></net>

<net id="1117"><net_src comp="1104" pin="1"/><net_sink comp="566" pin=2"/></net>

<net id="1118"><net_src comp="1104" pin="1"/><net_sink comp="627" pin=2"/></net>

<net id="1119"><net_src comp="1104" pin="1"/><net_sink comp="634" pin=2"/></net>

<net id="1120"><net_src comp="1104" pin="1"/><net_sink comp="695" pin=2"/></net>

<net id="1121"><net_src comp="1104" pin="1"/><net_sink comp="702" pin=2"/></net>

<net id="1122"><net_src comp="1104" pin="1"/><net_sink comp="763" pin=2"/></net>

<net id="1123"><net_src comp="1104" pin="1"/><net_sink comp="770" pin=2"/></net>

<net id="1127"><net_src comp="1124" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="1128"><net_src comp="1124" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="1129"><net_src comp="1124" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="1130"><net_src comp="1124" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="1131"><net_src comp="1124" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="1132"><net_src comp="1124" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="1133"><net_src comp="1124" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="1134"><net_src comp="1124" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="1135"><net_src comp="1124" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="1136"><net_src comp="1124" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="1137"><net_src comp="1124" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="1138"><net_src comp="1124" pin="1"/><net_sink comp="617" pin=1"/></net>

<net id="1139"><net_src comp="1124" pin="1"/><net_sink comp="675" pin=1"/></net>

<net id="1140"><net_src comp="1124" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="1141"><net_src comp="1124" pin="1"/><net_sink comp="743" pin=1"/></net>

<net id="1142"><net_src comp="1124" pin="1"/><net_sink comp="753" pin=1"/></net>

<net id="1147"><net_src comp="1015" pin="2"/><net_sink comp="1143" pin=0"/></net>

<net id="1148"><net_src comp="124" pin="0"/><net_sink comp="1143" pin=1"/></net>

<net id="1155"><net_src comp="116" pin="0"/><net_sink comp="1149" pin=0"/></net>

<net id="1156"><net_src comp="1143" pin="2"/><net_sink comp="1149" pin=1"/></net>

<net id="1157"><net_src comp="36" pin="0"/><net_sink comp="1149" pin=2"/></net>

<net id="1158"><net_src comp="118" pin="0"/><net_sink comp="1149" pin=3"/></net>

<net id="1162"><net_src comp="1149" pin="4"/><net_sink comp="1159" pin=0"/></net>

<net id="1163"><net_src comp="1159" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="1164"><net_src comp="1159" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="1165"><net_src comp="1159" pin="1"/><net_sink comp="369" pin=2"/></net>

<net id="1166"><net_src comp="1159" pin="1"/><net_sink comp="387" pin=2"/></net>

<net id="1167"><net_src comp="1159" pin="1"/><net_sink comp="437" pin=2"/></net>

<net id="1168"><net_src comp="1159" pin="1"/><net_sink comp="455" pin=2"/></net>

<net id="1169"><net_src comp="1159" pin="1"/><net_sink comp="505" pin=2"/></net>

<net id="1170"><net_src comp="1159" pin="1"/><net_sink comp="523" pin=2"/></net>

<net id="1171"><net_src comp="1159" pin="1"/><net_sink comp="573" pin=2"/></net>

<net id="1172"><net_src comp="1159" pin="1"/><net_sink comp="591" pin=2"/></net>

<net id="1173"><net_src comp="1159" pin="1"/><net_sink comp="641" pin=2"/></net>

<net id="1174"><net_src comp="1159" pin="1"/><net_sink comp="659" pin=2"/></net>

<net id="1175"><net_src comp="1159" pin="1"/><net_sink comp="709" pin=2"/></net>

<net id="1176"><net_src comp="1159" pin="1"/><net_sink comp="727" pin=2"/></net>

<net id="1177"><net_src comp="1159" pin="1"/><net_sink comp="777" pin=2"/></net>

<net id="1178"><net_src comp="1159" pin="1"/><net_sink comp="795" pin=2"/></net>

<net id="1182"><net_src comp="1179" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="1183"><net_src comp="1179" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="1184"><net_src comp="1179" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="1185"><net_src comp="1179" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="1186"><net_src comp="1179" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="1187"><net_src comp="1179" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="1188"><net_src comp="1179" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="1189"><net_src comp="1179" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="1190"><net_src comp="1179" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="1191"><net_src comp="1179" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="1192"><net_src comp="1179" pin="1"/><net_sink comp="617" pin=1"/></net>

<net id="1193"><net_src comp="1179" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="1194"><net_src comp="1179" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="1195"><net_src comp="1179" pin="1"/><net_sink comp="675" pin=1"/></net>

<net id="1196"><net_src comp="1179" pin="1"/><net_sink comp="753" pin=1"/></net>

<net id="1197"><net_src comp="1179" pin="1"/><net_sink comp="743" pin=1"/></net>

<net id="1202"><net_src comp="1015" pin="2"/><net_sink comp="1198" pin=0"/></net>

<net id="1203"><net_src comp="126" pin="0"/><net_sink comp="1198" pin=1"/></net>

<net id="1210"><net_src comp="116" pin="0"/><net_sink comp="1204" pin=0"/></net>

<net id="1211"><net_src comp="1198" pin="2"/><net_sink comp="1204" pin=1"/></net>

<net id="1212"><net_src comp="36" pin="0"/><net_sink comp="1204" pin=2"/></net>

<net id="1213"><net_src comp="118" pin="0"/><net_sink comp="1204" pin=3"/></net>

<net id="1217"><net_src comp="1204" pin="4"/><net_sink comp="1214" pin=0"/></net>

<net id="1218"><net_src comp="1214" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="1219"><net_src comp="1214" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="1220"><net_src comp="1214" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="1221"><net_src comp="1214" pin="1"/><net_sink comp="395" pin=2"/></net>

<net id="1222"><net_src comp="1214" pin="1"/><net_sink comp="444" pin=2"/></net>

<net id="1223"><net_src comp="1214" pin="1"/><net_sink comp="463" pin=2"/></net>

<net id="1224"><net_src comp="1214" pin="1"/><net_sink comp="512" pin=2"/></net>

<net id="1225"><net_src comp="1214" pin="1"/><net_sink comp="531" pin=2"/></net>

<net id="1226"><net_src comp="1214" pin="1"/><net_sink comp="580" pin=2"/></net>

<net id="1227"><net_src comp="1214" pin="1"/><net_sink comp="599" pin=2"/></net>

<net id="1228"><net_src comp="1214" pin="1"/><net_sink comp="648" pin=2"/></net>

<net id="1229"><net_src comp="1214" pin="1"/><net_sink comp="667" pin=2"/></net>

<net id="1230"><net_src comp="1214" pin="1"/><net_sink comp="716" pin=2"/></net>

<net id="1231"><net_src comp="1214" pin="1"/><net_sink comp="735" pin=2"/></net>

<net id="1232"><net_src comp="1214" pin="1"/><net_sink comp="784" pin=2"/></net>

<net id="1233"><net_src comp="1214" pin="1"/><net_sink comp="803" pin=2"/></net>

<net id="1237"><net_src comp="128" pin="1"/><net_sink comp="1234" pin=0"/></net>

<net id="1238"><net_src comp="1234" pin="1"/><net_sink comp="830" pin=1"/></net>

<net id="1239"><net_src comp="1234" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="1240"><net_src comp="1234" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="1241"><net_src comp="1234" pin="1"/><net_sink comp="1003" pin=1"/></net>

<net id="1245"><net_src comp="132" pin="1"/><net_sink comp="1242" pin=0"/></net>

<net id="1246"><net_src comp="1242" pin="1"/><net_sink comp="825" pin=1"/></net>

<net id="1247"><net_src comp="1242" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="1248"><net_src comp="1242" pin="1"/><net_sink comp="998" pin=1"/></net>

<net id="1252"><net_src comp="136" pin="1"/><net_sink comp="1249" pin=0"/></net>

<net id="1253"><net_src comp="1249" pin="1"/><net_sink comp="820" pin=1"/></net>

<net id="1254"><net_src comp="1249" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="1255"><net_src comp="1249" pin="1"/><net_sink comp="993" pin=1"/></net>

<net id="1259"><net_src comp="140" pin="1"/><net_sink comp="1256" pin=0"/></net>

<net id="1260"><net_src comp="1256" pin="1"/><net_sink comp="815" pin=1"/></net>

<net id="1261"><net_src comp="1256" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="1262"><net_src comp="1256" pin="1"/><net_sink comp="850" pin=1"/></net>

<net id="1266"><net_src comp="811" pin="1"/><net_sink comp="1263" pin=0"/></net>

<net id="1267"><net_src comp="1263" pin="1"/><net_sink comp="861" pin=1"/></net>

<net id="1271"><net_src comp="838" pin="2"/><net_sink comp="1268" pin=0"/></net>

<net id="1275"><net_src comp="870" pin="1"/><net_sink comp="1272" pin=0"/></net>

<net id="1276"><net_src comp="1272" pin="1"/><net_sink comp="1015" pin=1"/></net>

<net id="1280"><net_src comp="874" pin="1"/><net_sink comp="1277" pin=0"/></net>

<net id="1281"><net_src comp="1277" pin="1"/><net_sink comp="1008" pin=1"/></net>

<net id="1285"><net_src comp="878" pin="1"/><net_sink comp="1282" pin=0"/></net>

<net id="1289"><net_src comp="882" pin="1"/><net_sink comp="1286" pin=0"/></net>

<net id="1290"><net_src comp="1286" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="1294"><net_src comp="886" pin="1"/><net_sink comp="1291" pin=0"/></net>

<net id="1298"><net_src comp="890" pin="4"/><net_sink comp="1295" pin=0"/></net>

<net id="1299"><net_src comp="1295" pin="1"/><net_sink comp="1069" pin=0"/></net>

<net id="1303"><net_src comp="900" pin="4"/><net_sink comp="1300" pin=0"/></net>

<net id="1304"><net_src comp="1300" pin="1"/><net_sink comp="1124" pin=0"/></net>

<net id="1308"><net_src comp="910" pin="4"/><net_sink comp="1305" pin=0"/></net>

<net id="1309"><net_src comp="1305" pin="1"/><net_sink comp="1179" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data | {}
	Port: reg_file_0_1 | {3 }
	Port: reg_file_0_0 | {3 }
	Port: reg_file_7_1 | {3 }
	Port: reg_file_7_0 | {3 }
	Port: reg_file_6_1 | {3 }
	Port: reg_file_6_0 | {3 }
	Port: reg_file_5_1 | {3 }
	Port: reg_file_5_0 | {3 }
	Port: reg_file_4_1 | {3 }
	Port: reg_file_4_0 | {3 }
	Port: reg_file_3_1 | {3 }
	Port: reg_file_3_0 | {3 }
	Port: reg_file_2_1 | {3 }
	Port: reg_file_2_0 | {3 }
	Port: reg_file_1_1 | {3 }
	Port: reg_file_1_0 | {3 }
 - Input state : 
	Port: recv_data_burst_Pipeline_VITIS_LOOP_39_1 : data | {2 }
	Port: recv_data_burst_Pipeline_VITIS_LOOP_39_1 : sext_ln39 | {1 }
	Port: recv_data_burst_Pipeline_VITIS_LOOP_39_1 : reg_file_0_1 | {}
	Port: recv_data_burst_Pipeline_VITIS_LOOP_39_1 : reg_file_0_0 | {}
	Port: recv_data_burst_Pipeline_VITIS_LOOP_39_1 : reg_file_7_1 | {}
	Port: recv_data_burst_Pipeline_VITIS_LOOP_39_1 : reg_file_7_0 | {}
	Port: recv_data_burst_Pipeline_VITIS_LOOP_39_1 : reg_file_6_1 | {}
	Port: recv_data_burst_Pipeline_VITIS_LOOP_39_1 : reg_file_6_0 | {}
	Port: recv_data_burst_Pipeline_VITIS_LOOP_39_1 : reg_file_5_1 | {}
	Port: recv_data_burst_Pipeline_VITIS_LOOP_39_1 : reg_file_5_0 | {}
	Port: recv_data_burst_Pipeline_VITIS_LOOP_39_1 : reg_file_4_1 | {}
	Port: recv_data_burst_Pipeline_VITIS_LOOP_39_1 : reg_file_4_0 | {}
	Port: recv_data_burst_Pipeline_VITIS_LOOP_39_1 : reg_file_3_1 | {}
	Port: recv_data_burst_Pipeline_VITIS_LOOP_39_1 : reg_file_3_0 | {}
	Port: recv_data_burst_Pipeline_VITIS_LOOP_39_1 : reg_file_2_1 | {}
	Port: recv_data_burst_Pipeline_VITIS_LOOP_39_1 : reg_file_2_0 | {}
	Port: recv_data_burst_Pipeline_VITIS_LOOP_39_1 : reg_file_1_1 | {}
	Port: recv_data_burst_Pipeline_VITIS_LOOP_39_1 : reg_file_1_0 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		idx_2 : 1
		icmp_ln39 : 2
		add_ln39 : 2
		br_ln39 : 3
		store_ln39 : 3
	State 2
		trunc_ln39 : 1
		val_V : 1
		trunc_ln11 : 1
		trunc_ln11_2 : 1
		trunc_ln16 : 1
		trunc_ln46 : 1
		trunc_ln16_1 : 1
		trunc_ln16_2 : 1
		trunc_ln16_3 : 1
		switch_ln46 : 2
		br_ln46 : 2
		br_ln47 : 2
		br_ln46 : 2
		br_ln47 : 2
		br_ln46 : 2
		br_ln47 : 2
		br_ln46 : 2
		br_ln47 : 2
		br_ln46 : 2
		br_ln47 : 2
		br_ln46 : 2
		br_ln47 : 2
		br_ln46 : 2
		br_ln47 : 2
		br_ln46 : 2
		br_ln47 : 2
		j : 1
		icmp_ln62 : 2
		i : 1
		icmp_ln65 : 2
		add_ln67 : 1
		i_5 : 3
		reg_id_6 : 3
		i_6 : 4
		reg_id_7 : 4
		j_6 : 3
		store_ln39 : 4
		store_ln39 : 5
		store_ln39 : 5
	State 3
		addr : 1
		lshr_ln : 2
		zext_ln46 : 3
		reg_file_0_0_addr : 4
		reg_file_0_1_addr : 4
		reg_file_1_0_addr : 4
		reg_file_1_1_addr : 4
		reg_file_2_0_addr : 4
		reg_file_2_1_addr : 4
		reg_file_3_0_addr : 4
		reg_file_3_1_addr : 4
		reg_file_4_0_addr : 4
		reg_file_4_1_addr : 4
		reg_file_5_0_addr : 4
		reg_file_5_1_addr : 4
		reg_file_6_0_addr : 4
		reg_file_6_1_addr : 4
		reg_file_7_0_addr : 4
		reg_file_7_1_addr : 4
		add_ln47 : 2
		lshr_ln4 : 3
		zext_ln1669 : 4
		add_ln48 : 2
		lshr_ln5 : 3
		zext_ln1669_1 : 4
		add_ln49 : 2
		lshr_ln6 : 3
		zext_ln46_1 : 4
		store_ln46 : 5
		store_ln46 : 5
		reg_file_6_0_addr_4 : 5
		reg_file_6_1_addr_4 : 5
		reg_file_6_0_addr_5 : 5
		reg_file_6_1_addr_5 : 5
		store_ln47 : 6
		store_ln48 : 6
		store_ln49 : 6
		store_ln47 : 6
		reg_file_6_1_addr_6 : 5
		store_ln48 : 6
		reg_file_6_0_addr_6 : 5
		store_ln49 : 6
		store_ln46 : 5
		store_ln46 : 5
		reg_file_5_0_addr_4 : 5
		reg_file_5_1_addr_4 : 5
		reg_file_5_0_addr_5 : 5
		reg_file_5_1_addr_5 : 5
		store_ln47 : 6
		store_ln48 : 6
		store_ln49 : 6
		store_ln47 : 6
		reg_file_5_1_addr_6 : 5
		store_ln48 : 6
		reg_file_5_0_addr_6 : 5
		store_ln49 : 6
		store_ln46 : 5
		store_ln46 : 5
		reg_file_4_0_addr_4 : 5
		reg_file_4_1_addr_4 : 5
		reg_file_4_0_addr_5 : 5
		reg_file_4_1_addr_5 : 5
		store_ln47 : 6
		store_ln48 : 6
		store_ln49 : 6
		store_ln47 : 6
		reg_file_4_1_addr_6 : 5
		store_ln48 : 6
		reg_file_4_0_addr_6 : 5
		store_ln49 : 6
		store_ln46 : 5
		store_ln46 : 5
		reg_file_3_0_addr_4 : 5
		reg_file_3_1_addr_4 : 5
		reg_file_3_0_addr_5 : 5
		reg_file_3_1_addr_5 : 5
		store_ln47 : 6
		store_ln48 : 6
		store_ln49 : 6
		store_ln47 : 6
		reg_file_3_1_addr_6 : 5
		store_ln48 : 6
		reg_file_3_0_addr_6 : 5
		store_ln49 : 6
		store_ln46 : 5
		store_ln46 : 5
		reg_file_2_0_addr_4 : 5
		reg_file_2_1_addr_4 : 5
		reg_file_2_0_addr_5 : 5
		reg_file_2_1_addr_5 : 5
		store_ln47 : 6
		store_ln48 : 6
		store_ln49 : 6
		store_ln47 : 6
		reg_file_2_1_addr_6 : 5
		store_ln48 : 6
		reg_file_2_0_addr_6 : 5
		store_ln49 : 6
		store_ln46 : 5
		store_ln46 : 5
		reg_file_1_0_addr_4 : 5
		reg_file_1_1_addr_4 : 5
		reg_file_1_0_addr_5 : 5
		reg_file_1_1_addr_5 : 5
		store_ln47 : 6
		store_ln48 : 6
		store_ln49 : 6
		store_ln47 : 6
		reg_file_1_1_addr_6 : 5
		store_ln48 : 6
		reg_file_1_0_addr_6 : 5
		store_ln49 : 6
		store_ln46 : 5
		store_ln46 : 5
		reg_file_0_0_addr_4 : 5
		reg_file_0_1_addr_4 : 5
		reg_file_0_0_addr_5 : 5
		reg_file_0_1_addr_5 : 5
		store_ln47 : 6
		store_ln48 : 6
		store_ln49 : 6
		store_ln47 : 6
		reg_file_0_1_addr_6 : 5
		store_ln48 : 6
		reg_file_0_0_addr_6 : 5
		store_ln49 : 6
		store_ln46 : 5
		store_ln46 : 5
		reg_file_7_0_addr_4 : 5
		reg_file_7_1_addr_4 : 5
		reg_file_7_0_addr_5 : 5
		reg_file_7_1_addr_5 : 5
		store_ln47 : 6
		store_ln48 : 6
		store_ln49 : 6
		store_ln47 : 6
		reg_file_7_1_addr_6 : 5
		store_ln48 : 6
		reg_file_7_0_addr_6 : 5
		store_ln49 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |       add_ln39_fu_844      |    0    |    21   |
|          |          j_fu_923          |    0    |    39   |
|          |          i_fu_935          |    0    |    39   |
|    add   |       add_ln67_fu_947      |    0    |    39   |
|          |        addr_fu_1015        |    0    |    19   |
|          |      add_ln47_fu_1088      |    0    |    19   |
|          |      add_ln48_fu_1143      |    0    |    19   |
|          |      add_ln49_fu_1198      |    0    |    19   |
|----------|----------------------------|---------|---------|
|          |         i_5_fu_953         |    0    |    32   |
|          |       reg_id_6_fu_961      |    0    |    32   |
|  select  |         i_6_fu_969         |    0    |    32   |
|          |       reg_id_7_fu_977      |    0    |    32   |
|          |         j_6_fu_985         |    0    |    32   |
|----------|----------------------------|---------|---------|
|          |      icmp_ln39_fu_838      |    0    |    12   |
|   icmp   |      icmp_ln62_fu_929      |    0    |    20   |
|          |      icmp_ln65_fu_941      |    0    |    20   |
|----------|----------------------------|---------|---------|
|   read   | sext_ln39_read_read_fu_144 |    0    |    0    |
|          |      val_V_read_fu_150     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |    sext_ln39_cast_fu_811   |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      trunc_ln39_fu_870     |    0    |    0    |
|          |      trunc_ln11_fu_874     |    0    |    0    |
|   trunc  |     trunc_ln11_2_fu_878    |    0    |    0    |
|          |      trunc_ln16_fu_882     |    0    |    0    |
|          |      trunc_ln46_fu_886     |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |     trunc_ln16_1_fu_890    |    0    |    0    |
|          |     trunc_ln16_2_fu_900    |    0    |    0    |
|          |     trunc_ln16_3_fu_910    |    0    |    0    |
|partselect|       lshr_ln_fu_1039      |    0    |    0    |
|          |      lshr_ln4_fu_1094      |    0    |    0    |
|          |      lshr_ln5_fu_1149      |    0    |    0    |
|          |      lshr_ln6_fu_1204      |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|       shl_ln_fu_1008       |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      zext_ln46_fu_1049     |    0    |    0    |
|   zext   |     zext_ln1669_fu_1104    |    0    |    0    |
|          |    zext_ln1669_1_fu_1159   |    0    |    0    |
|          |     zext_ln46_1_fu_1214    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   426   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|      i_4_reg_1234     |   32   |
|   icmp_ln39_reg_1268  |    1   |
|      idx_reg_1256     |   14   |
|      j_3_reg_1249     |   32   |
|    reg_id_reg_1242    |   32   |
|sext_ln39_cast_reg_1263|   64   |
| trunc_ln11_2_reg_1282 |    1   |
|  trunc_ln11_reg_1277  |    6   |
| trunc_ln16_1_reg_1295 |   16   |
| trunc_ln16_2_reg_1300 |   16   |
| trunc_ln16_3_reg_1305 |   16   |
|  trunc_ln16_reg_1286  |   16   |
|  trunc_ln39_reg_1272  |   12   |
|  trunc_ln46_reg_1291  |    3   |
+-----------------------+--------+
|         Total         |   261  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_267 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_267 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_267 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_267 |  p4  |   2  |  11  |   22   ||    9    |
| grp_access_fu_277 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_277 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_277 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_277 |  p4  |   2  |  11  |   22   ||    9    |
| grp_access_fu_335 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_335 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_335 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_335 |  p4  |   2  |  11  |   22   ||    9    |
| grp_access_fu_345 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_345 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_345 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_345 |  p4  |   2  |  11  |   22   ||    9    |
| grp_access_fu_403 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_403 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_403 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_403 |  p4  |   2  |  11  |   22   ||    9    |
| grp_access_fu_413 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_413 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_413 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_413 |  p4  |   2  |  11  |   22   ||    9    |
| grp_access_fu_471 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_471 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_471 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_471 |  p4  |   2  |  11  |   22   ||    9    |
| grp_access_fu_481 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_481 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_481 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_481 |  p4  |   2  |  11  |   22   ||    9    |
| grp_access_fu_539 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_539 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_539 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_539 |  p4  |   2  |  11  |   22   ||    9    |
| grp_access_fu_549 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_549 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_549 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_549 |  p4  |   2  |  11  |   22   ||    9    |
| grp_access_fu_607 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_607 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_607 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_607 |  p4  |   2  |  11  |   22   ||    9    |
| grp_access_fu_617 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_617 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_617 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_617 |  p4  |   2  |  11  |   22   ||    9    |
| grp_access_fu_675 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_675 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_675 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_675 |  p4  |   2  |  11  |   22   ||    9    |
| grp_access_fu_685 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_685 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_685 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_685 |  p4  |   2  |  11  |   22   ||    9    |
| grp_access_fu_743 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_743 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_743 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_743 |  p4  |   2  |  11  |   22   ||    9    |
| grp_access_fu_753 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_753 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_753 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_753 |  p4  |   2  |  11  |   22   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1216  ||  27.328 ||   576   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   426  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   27   |    -   |   576  |
|  Register |    -   |   261  |    -   |
+-----------+--------+--------+--------+
|   Total   |   27   |   261  |  1002  |
+-----------+--------+--------+--------+
