var g_data = {"name":"/home/noname/Documents/project_tiny/Floating_point/Verision1/03_verif/TopModule/tb_FPU_unit.sv","src":"`timescale 1ns/1ps\n\nmodule tb_FPU_unit ();\n\nparameter ALU_OP = 1;\nparameter SIZE_ADDR = 10;\nlogic i_clk, i_rst_n;\nlogic        i_add_sub;\nlogic [31:0] i_32_a;\nlogic [31:0] i_32_b;\nlogic [31:0] o_32_s;\nlogic        o_ov_flow;\nlogic        o_un_flow;\nlogic [SIZE_ADDR-1:0]   w_i_addr;\nlogic [31:0]            w_o_data_rom_a;\nlogic [31:0]            w_o_data_rom_b;\n\nint test_count = 0;\nint test_pass  = 0;\n\nFPU_unit #(\n    .NUM_OP     (ALU_OP)\n) DUT (\n    .i_add_sub       (i_add_sub),\n    .i_32_a          (i_32_a),\n    .i_32_b          (i_32_b),\n    .o_32_s          (o_32_s),\n    .o_ov_flag       (o_ov_flag),\n    .o_un_flag       (o_un_flow) \n);\nsingle_port_rom #(\n    .FILE_DATA      (\"/home/noname/Documents/project_tiny/Floating_point/Verision1/03_verif/TopModule/FPU_list_A.txt\"),\n    .DATA_WIDTH     (32),\n    .ADDR_WIDTH     (SIZE_ADDR)\n) ROM_UNIT_A (\n	.addr           (w_i_addr),\n    .rst_n          (i_rst_n),\n	.clk            (i_clk), \n	.q              (w_o_data_rom_a)\n);\nsingle_port_rom #(\n    .FILE_DATA      (\"/home/noname/Documents/project_tiny/Floating_point/Verision1/03_verif/TopModule/FPU_list_B.txt\"),\n    .DATA_WIDTH     (32),\n    .ADDR_WIDTH     (SIZE_ADDR)\n) ROM_UNIT_B (\n	.addr           (w_i_addr),\n    .rst_n          (i_rst_n),\n	.clk            (i_clk), \n	.q              (w_o_data_rom_b)\n);\n\ninitial begin\n    $dumpfile(\"tb_FPU_unit.vcd\");\n    $dumpvars(0, tb_FPU_unit);\nend\ninitial begin\n    i_clk = 1'b0;\n    forever begin\n        #10 i_clk = ~i_clk;\n    end\nend\nfunction automatic shortreal float_to_real(input logic [31:0] f);\n    int temp;                        // 32-bit integer container\n    temp = int'(f);                  // ép logic -> int (2-state)\n    return $bitstoshortreal(temp);   // chuyển bit -> shortreal\nendfunction\ntask automatic Display_result(\n    string                      t_type      ,\n    input logic                 t_i_add_sub ,\n    input logic [31:0]          t_i_32_a    ,\n    input logic [31:0]          t_i_32_b    ,\n    input logic [31:0]          t_o_32_s    ,\n    input logic                 t_o_ov_flow ,\n    input logic                 t_o_un_flow  \n);\n    begin\n        $display(\"[%s][%s]i_32_a=%h (%.4f) %s i_32_b=%h (%.4f) \\t| o_32_s=%h (%.4f) \\t| o_ov_flow=%b, o_un_flow=%b\",\n                    t_type, (t_i_add_sub == 1'b1) ? \"SUB\" : \"ADD\", \n                    t_i_32_a, float_to_real(t_i_32_a), (t_i_add_sub == 1'b1) ? \"-\" : \"+\", t_i_32_b, float_to_real(t_i_32_b), t_o_32_s, float_to_real(t_o_32_s),\n                    t_o_ov_flow, t_o_un_flow);\n    end\nendtask //automatic\ntask automatic TestCase_Display_result(\n    string              t_type,\n    string              t_testcase,\n    input logic [31:0]  t_i_fpu_a,\n    input logic [31:0]  t_i_fpu_b\n);\n    begin\n        $display(\"==========[ %s ]==========\", t_testcase);\n        @(posedge i_clk);\n        #1;\n        i_add_sub   = 1'b0;\n        i_32_a      = t_i_fpu_a;\n        i_32_b      = t_i_fpu_b;\n        @(negedge i_clk);\n        #1;\n        Display_result(t_type, i_add_sub, i_32_a, i_32_b, o_32_s, o_ov_flag, o_un_flow);\n        @(posedge i_clk);\n        #1;\n        i_add_sub   = 1'b0;\n        i_32_a      = t_i_fpu_b;\n        i_32_b      = t_i_fpu_a;\n        @(negedge i_clk);\n        #1;\n        Display_result(t_type, i_add_sub, i_32_a, i_32_b, o_32_s, o_ov_flag, o_un_flow);\n        @(posedge i_clk);\n        #1;\n        i_add_sub   = 1'b1;\n        i_32_a      = t_i_fpu_a;\n        i_32_b      = t_i_fpu_b;\n        @(negedge i_clk);\n        #1;\n        Display_result(t_type, i_add_sub, i_32_a, i_32_b, o_32_s, o_ov_flag, o_un_flow);\n        @(posedge i_clk);\n        #1;\n        i_add_sub   = 1'b1;\n        i_32_a      = t_i_fpu_b;\n        i_32_b      = t_i_fpu_a;\n        @(negedge i_clk);\n        #1;\n        Display_result(t_type, i_add_sub, i_32_a, i_32_b, o_32_s, o_ov_flag, o_un_flow);\n    end\nendtask //automatic\n\ninitial begin\n    i_rst_n = 0;\n    i_add_sub       = 1'b0;\n    i_32_a          = 32'h0;\n    i_32_b          = 32'h0;\n    w_i_addr        = '0;\n    #100;\n    i_rst_n = 1;\n    #100;\n    TestCase_Display_result(\"ZERO\", \"Zero (0.0 & 0.0)\", 32'h00000000, 32'h00000000);\n    TestCase_Display_result(\"ZERO\", \"Zero (0.0 & -0.0)\", 32'h00000000, 32'h80000000);\n    TestCase_Display_result(\"ZERO\", \"Zero (0.0 & -0.0)\", 32'h4016A197, 32'h4016A197);\n    TestCase_Display_result(\"ZERO\", \"Zero (0.0 & -0.0)\", 32'h40AED834, 32'h40AED834);\n    TestCase_Display_result(\"INT\", \"INF (inf & inf)\", 32'h7f800000, 32'h7f800000);\n    TestCase_Display_result(\"INT\", \"INF (-inf & -inf)\", 32'hff800000, 32'hff800000);\n    TestCase_Display_result(\"INT\", \"INF (inf & -inf)\", 32'hff800000, 32'h7f800000);\n    TestCase_Display_result(\"INT\", \"INF (inf & 0)\", 32'h7f800000, 32'h00000000);\n    TestCase_Display_result(\"INT\", \"INF (-inf & 0)\", 32'hff800000, 32'h00000000);\n    TestCase_Display_result(\"DIRECLY\", \"NORMAL (5.5 & 2.2)\", 32'h40b00000, 32'h400ccccd);\n    TestCase_Display_result(\"DIRECLY\", \"NORMAL (-5.5 & 2.2)\", 32'hc0b00000, 32'h400ccccd);\n    TestCase_Display_result(\"DIRECLY\", \"NORMAL (-5.5 & -5.5)\", 32'hc0b00000, 32'hc0b00000);\n    TestCase_Display_result(\"DIRECLY\", \"ROUNDING SPECITIAL\", 32'hc07fffff, 32'hc1f00000);\n    TestCase_Display_result(\"DIRECLY\", \"TEST SIGN\", 32'hc00ccccd, 32'h40533333);\n    TestCase_Display_result(\"DIRECLY\", \"TEST SIGN\", 32'hc00ccccd, 32'hc0533333);\n    TestCase_Display_result(\"DIRECLY\", \"TEST SIGN\", 32'hc00ccccd, 32'hc1b1999a);\n    repeat(2**SIZE_ADDR) begin\n        TestCase_Display_result(\"Random\", \"Read data from ROM\", w_o_data_rom_a, w_o_data_rom_b);\n        @(posedge i_clk);\n        #1;\n        w_i_addr = w_i_addr + 1;\n    end\n    TestCase_Display_result(\"DIRECLY\", \"APPR ZERO or APPR INF\", 32'h7f21616f, 32'h007fffff);\n    TestCase_Display_result(\"DIRECLY\", \"APPR ZERO or APPR INF\", 32'h7f7fffff, 32'h00ffffff);\n    TestCase_Display_result(\"DIRECLY\", \"APPR ZERO or APPR INF\", 32'h7f7fffff, 32'h007fffff);\n    TestCase_Display_result(\"DIRECLY\", \"APPR ZERO or APPR INF\", 32'h00ffffff, 32'h007fffff);\n    TestCase_Display_result(\"DIRECLY\", \"APPR ZERO or APPR INF\", 32'h00ffffff, 32'h00ffffff);\n    \n    #100;\n    $finish;\nend\n\nendmodule\n","lang":"verilog"};
processSrcData(g_data);