Printing architecture... 

*************************************************
Layout: 'auto' Type: auto Aspect_Ratio: 1.000000
*************************************************

*************************************************
Device Info:
	Sizing: R_minW_nmos 1.309000e+04 R_minW_pmos 1.908683e+04
	Area: grid_logic_tile_area 0.000000e+00
	Channel Width Distribution:
		x: type uniform peak 1.000000e+00
		y: type uniform peak 1.000000e+00
	Input Connect Block Switch Name: ipin_cblock
*************************************************

*************************************************
Switch List:
	Switch[1]: name L4_driver type mux
				R 0.000000e+00 Cin 0.000000e+00 Cout 0.000000e+00
				#Tdel values 1 buf_size 3.569000e+01 mux_trans_size 2.377000e+00
				power_buffer_size auto
	Switch[2]: name L16_driver type mux
				R 0.000000e+00 Cin 0.000000e+00 Cout 0.000000e+00
				#Tdel values 1 buf_size 3.569000e+01 mux_trans_size 2.377000e+00
				power_buffer_size auto
	Switch[3]: name ipin_cblock type mux
				R 0.000000e+00 Cin 0.000000e+00 Cout 0.000000e+00
				#Tdel values 1 buf_size 1.171000e+01 mux_trans_size 1.508000e+00
				power_buffer_size auto
*************************************************

*************************************************
Segment List:
	Segment[1]: frequency 2080000 length 4 R_metal 0.000000e+00 C_metal 0.000000e+00
				type unidir mux_name L4_driver
				cb 1 1 1 1 
				sb 1 1 1 1 1 
	Segment[2]: frequency 320000 length 16 R_metal 0.000000e+00 C_metal 0.000000e+00
				type unidir mux_name L16_driver
				cb 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
				sb 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 
*************************************************

*************************************************
Direct List:
	Direct[1]: name adder_carry from_pin clb.cout to_pin clb.cin
				 x_offset 0 y_offset -1 z_offset 0
	Direct[2]: name direct_right_1 from_pin clb.O[4:0] to_pin clb.I1[9:5]
				 x_offset 1 y_offset 0 z_offset 0
	Direct[3]: name direct_right_2 from_pin clb.O[24:20] to_pin clb.I2[9:5]
				 x_offset 1 y_offset 0 z_offset 0
	Direct[4]: name direct_right_3 from_pin clb.O[9:5] to_pin clb.I3[9:5]
				 x_offset 1 y_offset 0 z_offset 0
	Direct[5]: name direct_right_4 from_pin clb.O[29:25] to_pin clb.I4[9:5]
				 x_offset 1 y_offset 0 z_offset 0
	Direct[6]: name direct_left_1 from_pin clb.O[14:10] to_pin clb.I1[14:10]
				 x_offset -1 y_offset 0 z_offset 0
	Direct[7]: name direct_left_2 from_pin clb.O[34:30] to_pin clb.I2[14:10]
				 x_offset -1 y_offset 0 z_offset 0
	Direct[8]: name direct_left_3 from_pin clb.O[19:15] to_pin clb.I3[14:10]
				 x_offset -1 y_offset 0 z_offset 0
	Direct[9]: name direct_left_4 from_pin clb.O[39:35] to_pin clb.I4[14:10]
				 x_offset -1 y_offset 0 z_offset 0
	Direct[10]: name dsp_chain from_pin dsp_top.chainout to_pin dsp_top.chainin
				 x_offset 0 y_offset -4 z_offset 0
*************************************************

*************************************************
Power:
*************************************************

*************************************************
Clock:
*************************************************

*************************************************
Printing user models 
Model: "fp32_mult_then_add"
	Input Ports: "chainin" "32" min_size="0"
	Input Ports: "fp32_in" "32" min_size="0"
	Input Ports: "b" "32" min_size="0"
	Input Ports: "a" "32" min_size="0"
	Input Ports: "mode_sigs" "11" min_size="0"
	Input Ports: "reset" "1" min_size="0"
	Input Ports: "clk" "1" min_size="0"
	Output Ports: "chainout" "32" min_size="0"
	Output Ports: "result" "32" min_size="0"
	pb_type 0: "fp32_mult_then_add"
Model: "fp32_mult_add"
	Input Ports: "chainin" "32" min_size="0"
	Input Ports: "fp32_in" "32" min_size="0"
	Input Ports: "b" "32" min_size="0"
	Input Ports: "a" "32" min_size="0"
	Input Ports: "mode_sigs" "11" min_size="0"
	Input Ports: "reset" "1" min_size="0"
	Input Ports: "clk" "1" min_size="0"
	Output Ports: "chainout" "32" min_size="0"
	Output Ports: "result" "32" min_size="0"
	pb_type 0: "fp32_mult_add"
Model: "fp16_mult_fp32_accum"
	Input Ports: "fp32_in" "32" min_size="0"
	Input Ports: "bot_b" "16" min_size="0"
	Input Ports: "bot_a" "16" min_size="0"
	Input Ports: "top_b" "16" min_size="0"
	Input Ports: "top_a" "16" min_size="0"
	Input Ports: "mode_sigs" "11" min_size="0"
	Input Ports: "reset" "1" min_size="0"
	Input Ports: "clk" "1" min_size="0"
	Output Ports: "chainout" "32" min_size="0"
	Output Ports: "result" "32" min_size="0"
	pb_type 0: "fp16_mult_fp32_accum"
Model: "fp16_mult_fp32_add"
	Input Ports: "chainin" "32" min_size="0"
	Input Ports: "fp32_in" "32" min_size="0"
	Input Ports: "bot_b" "16" min_size="0"
	Input Ports: "bot_a" "16" min_size="0"
	Input Ports: "top_b" "16" min_size="0"
	Input Ports: "top_a" "16" min_size="0"
	Input Ports: "mode_sigs" "11" min_size="0"
	Input Ports: "reset" "1" min_size="0"
	Input Ports: "clk" "1" min_size="0"
	Output Ports: "chainout" "32" min_size="0"
	Output Ports: "result" "32" min_size="0"
	pb_type 0: "fp16_mult_fp32_add"
Model: "fp16_sop2_accum"
	Input Ports: "bot_b" "16" min_size="0"
	Input Ports: "bot_a" "16" min_size="0"
	Input Ports: "top_b" "16" min_size="0"
	Input Ports: "top_a" "16" min_size="0"
	Input Ports: "reset" "1" min_size="0"
	Input Ports: "mode_sigs" "11" min_size="0"
	Input Ports: "clk" "1" min_size="0"
	Output Ports: "chainout" "32" min_size="0"
	Output Ports: "result" "32" min_size="0"
	pb_type 0: "fp16_sum_of_2_accum"
Model: "fp16_sop2_mult"
	Input Ports: "chainin" "32" min_size="0"
	Input Ports: "fp32_in" "32" min_size="0"
	Input Ports: "bot_b" "16" min_size="0"
	Input Ports: "bot_a" "16" min_size="0"
	Input Ports: "top_b" "16" min_size="0"
	Input Ports: "top_a" "16" min_size="0"
	Input Ports: "mode_sigs" "11" min_size="0"
	Input Ports: "reset" "1" min_size="0"
	Input Ports: "clk" "1" min_size="0"
	Output Ports: "chainout" "32" min_size="0"
	Output Ports: "result" "32" min_size="0"
	pb_type 0: "fp16_sum_of_2_mult"
Model: "fp16_mult_add"
	Input Ports: "fp32_in" "32" min_size="0"
	Input Ports: "bot_b" "16" min_size="0"
	Input Ports: "bot_a" "16" min_size="0"
	Input Ports: "top_b" "16" min_size="0"
	Input Ports: "top_a" "16" min_size="0"
	Input Ports: "mode_sigs" "11" min_size="0"
	Input Ports: "reset" "1" min_size="0"
	Input Ports: "clk" "1" min_size="0"
	Output Ports: "chainout" "32" min_size="0"
	Output Ports: "result" "32" min_size="0"
	pb_type 0: "fp16_sum_of_2_mult"
Model: "mac_int"
	Input Ports: "b" "27" min_size="0"
	Input Ports: "a" "27" min_size="0"
	Input Ports: "reset" "1" min_size="0"
	Input Ports: "clk" "1" min_size="0"
	Output Ports: "out" "54" min_size="0"
	pb_type 0: "mac_9x9_fixed_pt"
	pb_type 1: "mac_fixed_pt"
	pb_type 2: "mac_27x27_fixed_pt"
Model: "mac_fp"
	Input Ports: "b" "32" min_size="0"
	Input Ports: "a" "32" min_size="0"
	Input Ports: "reset" "1" min_size="0"
	Input Ports: "clk" "1" min_size="0"
	Output Ports: "out" "32" min_size="0"
	pb_type 0: "mac_fp16"
	pb_type 1: "mac_fp32"
Model: "int_sop_accum_4"
	Input Ports: "chainin" "64" min_size="0"
	Input Ports: "dy" "9" min_size="0"
	Input Ports: "dx" "9" min_size="0"
	Input Ports: "cy" "9" min_size="0"
	Input Ports: "cx" "9" min_size="0"
	Input Ports: "by" "9" min_size="0"
	Input Ports: "bx" "9" min_size="0"
	Input Ports: "ay" "9" min_size="0"
	Input Ports: "ax" "9" min_size="0"
	Input Ports: "mode_sigs" "11" min_size="0"
	Input Ports: "reset" "1" min_size="0"
	Input Ports: "clk" "1" min_size="0"
	Output Ports: "chainout" "64" min_size="0"
	Output Ports: "resulta" "64" min_size="0"
	pb_type 0: "sop_4"
Model: "int_sop_4"
	Input Ports: "chainin" "64" min_size="0"
	Input Ports: "dy" "9" min_size="0"
	Input Ports: "dx" "9" min_size="0"
	Input Ports: "cy" "9" min_size="0"
	Input Ports: "cx" "9" min_size="0"
	Input Ports: "by" "9" min_size="0"
	Input Ports: "bx" "9" min_size="0"
	Input Ports: "ay" "9" min_size="0"
	Input Ports: "ax" "9" min_size="0"
	Input Ports: "mode_sigs" "11" min_size="0"
	Input Ports: "reset" "1" min_size="0"
	Input Ports: "clk" "1" min_size="0"
	Output Ports: "chainout" "64" min_size="0"
	Output Ports: "resulta" "64" min_size="0"
	pb_type 0: "sop_4"
Model: "mult_add_int"
	Input Ports: "chainin" "64" min_size="0"
	Input Ports: "bx" "36" min_size="0"
	Input Ports: "ay" "27" min_size="0"
	Input Ports: "ax" "27" min_size="0"
	Input Ports: "mode_sigs" "11" min_size="0"
	Input Ports: "reset" "1" min_size="0"
	Input Ports: "clk" "1" min_size="0"
	Output Ports: "chainout" "64" min_size="0"
	Output Ports: "resulta" "64" min_size="0"
	pb_type 0: "mult_add"
	pb_type 1: "mult_add"
Model: "int_sop_2"
	Input Ports: "chainin" "37" min_size="0"
	Input Ports: "by" "19" min_size="0"
	Input Ports: "bx" "18" min_size="0"
	Input Ports: "ay" "19" min_size="0"
	Input Ports: "ax" "18" min_size="0"
	Input Ports: "mode_sigs" "11" min_size="0"
	Input Ports: "reset" "1" min_size="0"
	Input Ports: "clk" "1" min_size="0"
	Output Ports: "chainout" "37" min_size="0"
	Output Ports: "resulta" "37" min_size="0"
	pb_type 0: "sop_2"
Model: "adder_fp_clk"
	Input Ports: "b" "32" min_size="0"
	Input Ports: "a" "32" min_size="0"
	Input Ports: "clk" "1" min_size="0"
	Output Ports: "out" "32" min_size="0"
	pb_type 0: "adder_fp16"
	pb_type 1: "adder_fp32"
Model: "adder_fp"
	Input Ports: "b" "32" min_size="0"
	Input Ports: "a" "32" min_size="0"
	Output Ports: "out" "32" min_size="0"
	pb_type 0: "adder_fp16"
	pb_type 1: "adder_fp32"
Model: "adder"
	Input Ports: "cin" "1" min_size="0"
	Input Ports: "b" "1" min_size="0"
	Input Ports: "a" "1" min_size="0"
	Output Ports: "sumout" "1" min_size="0"
	Output Ports: "cout" "1" min_size="0"
	pb_type 0: "adder"
Model: "multiply_fp_clk"
	Input Ports: "b" "32" min_size="0"
	Input Ports: "a" "32" min_size="0"
	Input Ports: "clk" "1" min_size="0"
	Output Ports: "out" "32" min_size="0"
	pb_type 0: "mult_fp16"
	pb_type 1: "mult_fp32"
Model: "multiply_fp"
	Input Ports: "b" "32" min_size="0"
	Input Ports: "a" "32" min_size="0"
	Output Ports: "out" "32" min_size="0"
	pb_type 0: "mult_fp16"
	pb_type 1: "mult_fp32"
Model: "multiply"
	Input Ports: "b" "27" min_size="0"
	Input Ports: "a" "27" min_size="0"
	Output Ports: "out" "54" min_size="0"
	pb_type 0: "mult_9x9_fixed_pt"
	pb_type 1: "mult_18x19"
	pb_type 2: "mult_27x27"
Model: "dual_port_ram"
	Input Ports: "clk" "1" min_size="0"
	Input Ports: "data2" "1" min_size="0"
	Input Ports: "data1" "1" min_size="0"
	Input Ports: "addr2" "11" min_size="0"
	Input Ports: "addr1" "11" min_size="0"
	Input Ports: "we2" "1" min_size="0"
	Input Ports: "we1" "1" min_size="0"
	Output Ports: "out2" "1" min_size="0"
	Output Ports: "out1" "1" min_size="0"
	pb_type 0: "memory_slice"
	pb_type 1: "memory_slice"
Model: "single_port_ram"
	Input Ports: "clk" "1" min_size="0"
	Input Ports: "data" "1" min_size="0"
	Input Ports: "addr" "11" min_size="0"
	Input Ports: "we" "1" min_size="0"
	Output Ports: "out" "1" min_size="0"
	pb_type 0: "memory_slice"
	pb_type 1: "memory_slice"
	pb_type 2: "memory_slice"
Model: "bram_pim"
	Input Ports: "clk" "1" min_size="0"
	Input Ports: "data" "96" min_size="0"
	Input Ports: "addr" "9" min_size="0"
	Input Ports: "we" "1" min_size="0"
	Output Ports: "out" "8" min_size="0"
	pb_type 0: "mem_pim"
Printing library models 
Model: ".input"
	Output Ports: "inpad" "1" min_size="1"
	pb_type 0: "inpad"
Model: ".output"
	Input Ports: "outpad" "1" min_size="1"
	pb_type 0: "outpad"
Model: ".latch"
	Input Ports: "D" "1" min_size="1"
	Input Ports: "clk" "1" min_size="1"
	Output Ports: "Q" "1" min_size="1"
	pb_type 0: "ff"
	pb_type 1: "ff"
	pb_type 2: "ff"
Model: ".names"
	Input Ports: "in" "6" min_size="1"
	Output Ports: "out" "1" min_size="1"
	pb_type 0: "lut"
	pb_type 1: "lut"
	pb_type 2: "lut"
*************************************************

*************************************************
Type: "EMPTY"
	capacity: 0
	width: 1
	height: 1
	num_drivers: 0
	num_receivers: 0
	index: 0

Type: "io"
	capacity: 8
	width: 1
	height: 1
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: L4 pins: 0
fc_value_type: FRACTIONAL fc_value: 0.100000 segment: L4 pins: 1
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: L4 pins: 2
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: L4 pins: 3
fc_value_type: FRACTIONAL fc_value: 0.100000 segment: L4 pins: 4
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: L4 pins: 5
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: L4 pins: 6
fc_value_type: FRACTIONAL fc_value: 0.100000 segment: L4 pins: 7
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: L4 pins: 8
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: L4 pins: 9
fc_value_type: FRACTIONAL fc_value: 0.100000 segment: L4 pins: 10
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: L4 pins: 11
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: L4 pins: 12
fc_value_type: FRACTIONAL fc_value: 0.100000 segment: L4 pins: 13
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: L4 pins: 14
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: L4 pins: 15
fc_value_type: FRACTIONAL fc_value: 0.100000 segment: L4 pins: 16
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: L4 pins: 17
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: L4 pins: 18
fc_value_type: FRACTIONAL fc_value: 0.100000 segment: L4 pins: 19
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: L4 pins: 20
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: L4 pins: 21
fc_value_type: FRACTIONAL fc_value: 0.100000 segment: L4 pins: 22
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: L4 pins: 23
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: L16 pins: 0
fc_value_type: FRACTIONAL fc_value: 0.100000 segment: L16 pins: 1
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: L16 pins: 2
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: L16 pins: 3
fc_value_type: FRACTIONAL fc_value: 0.100000 segment: L16 pins: 4
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: L16 pins: 5
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: L16 pins: 6
fc_value_type: FRACTIONAL fc_value: 0.100000 segment: L16 pins: 7
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: L16 pins: 8
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: L16 pins: 9
fc_value_type: FRACTIONAL fc_value: 0.100000 segment: L16 pins: 10
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: L16 pins: 11
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: L16 pins: 12
fc_value_type: FRACTIONAL fc_value: 0.100000 segment: L16 pins: 13
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: L16 pins: 14
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: L16 pins: 15
fc_value_type: FRACTIONAL fc_value: 0.100000 segment: L16 pins: 16
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: L16 pins: 17
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: L16 pins: 18
fc_value_type: FRACTIONAL fc_value: 0.100000 segment: L16 pins: 19
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: L16 pins: 20
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: L16 pins: 21
fc_value_type: FRACTIONAL fc_value: 0.100000 segment: L16 pins: 22
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: L16 pins: 23
	num_drivers: 8
	num_receivers: 8
	index: 1

Equivalent Site: io

Type: "clb"
	capacity: 1
	width: 1
	height: 1
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: L4 pins: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: L4 pins: 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: L4 pins: 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: L4 pins: 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59
fc_value_type: FRACTIONAL fc_value: 0.000000 segment: L4 pins: 60
fc_value_type: FRACTIONAL fc_value: 0.100000 segment: L4 pins: 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100
fc_value_type: FRACTIONAL fc_value: 0.000000 segment: L4 pins: 101
fc_value_type: FRACTIONAL fc_value: 0.000000 segment: L4 pins: 102
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: L16 pins: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: L16 pins: 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: L16 pins: 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: L16 pins: 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59
fc_value_type: FRACTIONAL fc_value: 0.000000 segment: L16 pins: 60
fc_value_type: FRACTIONAL fc_value: 0.100000 segment: L16 pins: 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100
fc_value_type: FRACTIONAL fc_value: 0.000000 segment: L16 pins: 101
fc_value_type: FRACTIONAL fc_value: 0.000000 segment: L16 pins: 102
	num_drivers: 41
	num_receivers: 61
	index: 2

Equivalent Site: clb

Type: "dsp_top"
	capacity: 1
	width: 1
	height: 4
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: L4 pins: 0
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: L4 pins: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: L4 pins: 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127
fc_value_type: FRACTIONAL fc_value: 0.000000 segment: L4 pins: 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191
fc_value_type: FRACTIONAL fc_value: 0.100000 segment: L4 pins: 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255
fc_value_type: FRACTIONAL fc_value: 0.100000 segment: L4 pins: 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292
fc_value_type: FRACTIONAL fc_value: 0.000000 segment: L4 pins: 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356
fc_value_type: FRACTIONAL fc_value: 0.000000 segment: L4 pins: 357
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: L16 pins: 0
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: L16 pins: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: L16 pins: 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127
fc_value_type: FRACTIONAL fc_value: 0.000000 segment: L16 pins: 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191
fc_value_type: FRACTIONAL fc_value: 0.100000 segment: L16 pins: 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255
fc_value_type: FRACTIONAL fc_value: 0.100000 segment: L16 pins: 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292
fc_value_type: FRACTIONAL fc_value: 0.000000 segment: L16 pins: 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356
fc_value_type: FRACTIONAL fc_value: 0.000000 segment: L16 pins: 357
	num_drivers: 165
	num_receivers: 192
	index: 3

Equivalent Site: dsp_top

Type: "memory"
	capacity: 1
	width: 1
	height: 3
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: L4 pins: 0 1 2 3 4 5 6 7 8 9 10
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: L4 pins: 11 12 13 14 15 16 17 18 19 20 21
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: L4 pins: 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: L4 pins: 118
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: L4 pins: 119
fc_value_type: FRACTIONAL fc_value: 0.100000 segment: L4 pins: 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215
fc_value_type: FRACTIONAL fc_value: 0.000000 segment: L4 pins: 216
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: L16 pins: 0 1 2 3 4 5 6 7 8 9 10
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: L16 pins: 11 12 13 14 15 16 17 18 19 20 21
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: L16 pins: 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: L16 pins: 118
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: L16 pins: 119
fc_value_type: FRACTIONAL fc_value: 0.100000 segment: L16 pins: 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215
fc_value_type: FRACTIONAL fc_value: 0.000000 segment: L16 pins: 216
	num_drivers: 96
	num_receivers: 120
	index: 4

Equivalent Site: memory

*************************************************

*************************************************

		pb_type name: io
			blif_model: (null)
			class_type: 0
			num_modes: 2
			num_ports: 3
			port outpad type 0 num_pins 1
			port inpad type 1 num_pins 1
			port clock type 0 num_pins 1
			mode inpad:
				pb_type name: inpad
					blif_model: .input
					class_type: 0
					num_modes: 0
					num_ports: 1
					port inpad type 1 num_pins 1
				interconnect 2 inpad.inpad io.inpad
					annotation inpad.inpad io.inpad 1: 4.243e-11
			mode outpad:
				pb_type name: outpad
					blif_model: .output
					class_type: 0
					num_modes: 0
					num_ports: 1
					port outpad type 0 num_pins 1
				interconnect 2 io.outpad outpad.outpad
					annotation io.outpad outpad.outpad 1: 1.394e-11
			power method: ignore

		pb_type name: clb
			blif_model: (null)
			class_type: 0
			num_modes: 1
			num_ports: 8
			port I1 type 0 num_pins 15
			port I2 type 0 num_pins 15
			port I3 type 0 num_pins 15
			port I4 type 0 num_pins 15
			port cin type 0 num_pins 1
			port O type 1 num_pins 40
			port cout type 1 num_pins 1
			port clk type 0 num_pins 1
			mode default:
				pb_type name: lab
					blif_model: (null)
					class_type: 0
					num_modes: 1
					num_ports: 8
					port I1 type 0 num_pins 15
					port I2 type 0 num_pins 15
					port I3 type 0 num_pins 15
					port I4 type 0 num_pins 15
					port cin type 0 num_pins 1
					port O type 1 num_pins 40
					port cout type 1 num_pins 1
					port clk type 0 num_pins 1
					mode default:
						pb_type name: fle
							blif_model: (null)
							class_type: 0
							num_modes: 2
							num_ports: 5
							port in type 0 num_pins 8
							port cin type 0 num_pins 1
							port out type 1 num_pins 4
							port cout type 1 num_pins 1
							port clk type 0 num_pins 1
							mode n2_lut5:
								pb_type name: ble5
									blif_model: (null)
									class_type: 0
									num_modes: 2
									num_ports: 5
									port in type 0 num_pins 5
									port cin type 0 num_pins 1
									port out type 1 num_pins 2
									port cout type 1 num_pins 1
									port clk type 0 num_pins 1
									mode blut5:
										pb_type name: flut5
											blif_model: (null)
											class_type: 0
											num_modes: 1
											num_ports: 3
											port in type 0 num_pins 5
											port out type 1 num_pins 2
											port clk type 0 num_pins 1
											mode default:
												pb_type name: lut5
													blif_model: (null)
													class_type: 1
													num_modes: 2
													num_ports: 2
													port in type 0 num_pins 5
													port out type 1 num_pins 1
													mode wire:
														interconnect 1 lut5.in lut5.out
															annotation lut5.in lut5.out 0: 
                            153.27e-12
                            153.27e-12
                            153.27e-12
                            153.27e-12
                            153.27e-12
                        
													mode lut5:
														pb_type name: lut
															blif_model: .names
															class_type: 1
															num_modes: 0
															num_ports: 2
															port in type 0 num_pins 5
															port out type 1 num_pins 1
														interconnect 2 lut5.in lut.in
														interconnect 2 lut.out lut5.out
												pb_type name: ff
													blif_model: .latch
													class_type: 2
													num_modes: 0
													num_ports: 3
													port D type 0 num_pins 1
													port Q type 1 num_pins 1
													port clk type 0 num_pins 1
															annotation clk ff.D (null) 1: 18.91e-12
															annotation clk ff.Q (null) 1: 60.32e-12
												interconnect 1 flut5.clk ff.clk
												interconnect 1 ff.Q lut5.out flut5.out
													annotation lut5.out flut5.out 1: 39.85e-12
													annotation ff.Q flut5.out 1: 39.85e-12
												interconnect 2 flut5.in lut5.in
												interconnect 2 flut5.in[0] ff[0].D
												interconnect 2 lut5.out ff[1].D
													annotation lut5.out ff[1].D 1: 18.96e-12
													annotation lut5.out ff[1].D 1: ble5
										interconnect 2 ble5.in flut5.in
										interconnect 2 ble5.clk flut5.clk
										interconnect 2 flut5.out ble5.out
									mode arithmetic:
										pb_type name: arithmetic
											blif_model: (null)
											class_type: 0
											num_modes: 1
											num_ports: 5
											port in type 0 num_pins 4
											port cin type 0 num_pins 1
											port out type 1 num_pins 2
											port cout type 1 num_pins 1
											port clk type 0 num_pins 1
											mode default:
												pb_type name: lut4
													blif_model: (null)
													class_type: 1
													num_modes: 2
													num_ports: 2
													port in type 0 num_pins 4
													port out type 1 num_pins 1
													mode wire:
														interconnect 1 lut4.in lut4.out
															annotation lut4.in lut4.out 0: 
                            131.72e-12
                            131.72e-12
                            131.72e-12
                            131.72e-12
                        
													mode lut4:
														pb_type name: lut
															blif_model: .names
															class_type: 1
															num_modes: 0
															num_ports: 2
															port in type 0 num_pins 4
															port out type 1 num_pins 1
														interconnect 2 lut4.in lut.in
														interconnect 2 lut.out lut4.out
												pb_type name: adder
													blif_model: .subckt adder
													class_type: 0
													num_modes: 0
													num_ports: 5
													port a type 0 num_pins 1
													port b type 0 num_pins 1
													port cin type 0 num_pins 1
													port cout type 1 num_pins 1
													port sumout type 1 num_pins 1
															annotation (null) adder.a adder.sumout 1: 68.74e-12
															annotation (null) adder.b adder.sumout 1: 68.74e-12
															annotation (null) adder.cin adder.sumout 1: 35.46e-12
															annotation (null) adder.a adder.cout 1: 49.32e-12
															annotation (null) adder.b adder.cout 1: 49.32e-12
															annotation (null) adder.cin adder.cout 1: 25.56e-12
												pb_type name: ff
													blif_model: .latch
													class_type: 2
													num_modes: 0
													num_ports: 3
													port D type 0 num_pins 1
													port Q type 1 num_pins 1
													port clk type 0 num_pins 1
															annotation clk ff.D (null) 1: 18.91e-12
															annotation clk ff.Q (null) 1: 60.32e-12
												interconnect 1 ff.Q adder.sumout arithmetic.out
													annotation adder.sumout arithmetic.out 1: 39.85e-12
													annotation ff.Q arithmetic.out 1: 39.85e-12
												interconnect 2 arithmetic.clk ff.clk
												interconnect 2 arithmetic.in lut4[0].in
												interconnect 2 arithmetic.in lut4[1].in
												interconnect 2 lut4[0:0].out adder.a
												interconnect 2 lut4[1:1].out adder.b
												interconnect 2 adder.sumout ff.D
													annotation adder.sumout ff.D 1: 18.96e-12
												interconnect 2 arithmetic.cin adder.cin
													annotation arithmetic.cin adder.cin 1: chain
												interconnect 2 adder.cout arithmetic.cout
													annotation adder.cout arithmetic.cout 1: chain
										interconnect 2 ble5.in[3:0] arithmetic.in
										interconnect 2 ble5.cin arithmetic.cin
											annotation ble5.cin arithmetic.cin 1: chain
										interconnect 2 arithmetic.cout ble5.cout
											annotation arithmetic.cout ble5.cout 1: chain
										interconnect 2 ble5.clk arithmetic.clk
										interconnect 2 arithmetic.out ble5.out
								interconnect 1 fle.in[0] ble5[0].in[0] ble5[1].in[1]
								interconnect 1 fle.in[1] ble5[0].in[1] ble5[1].in[0]
								interconnect 1 fle.clk ble5[1:0].clk
								interconnect 2 fle.in[4:2] ble5[0].in[4:2]
								interconnect 2 fle.in[7:5] ble5[1].in[4:2]
								interconnect 2 ble5[0].out fle.out[1:0]
								interconnect 2 ble5[1].out fle.out[3:2]
								interconnect 2 fle.cin ble5[0].cin
									annotation fle.cin ble5[0].cin 1: chain
								interconnect 2 ble5[1].cout fle.cout
									annotation ble5[1].cout fle.cout 1: chain
								interconnect 2 ble5[0].cout ble5[1].cin
									annotation ble5[0].cout ble5[1].cout 1: chain
							mode n1_lut6:
								pb_type name: ble6
									blif_model: (null)
									class_type: 0
									num_modes: 1
									num_ports: 3
									port in type 0 num_pins 6
									port out type 1 num_pins 4
									port clk type 0 num_pins 1
									mode default:
										pb_type name: lut6
											blif_model: (null)
											class_type: 1
											num_modes: 2
											num_ports: 2
											port in type 0 num_pins 6
											port out type 1 num_pins 1
											mode wire:
												interconnect 1 lut6.in lut6.out
													annotation lut6.in lut6.out 0: 
                        179.6e-12
                        179.6e-12
                        179.6e-12
                        179.6e-12
                        179.6e-12
                        179.6e-12
                    
											mode lut6:
												pb_type name: lut
													blif_model: .names
													class_type: 1
													num_modes: 0
													num_ports: 2
													port in type 0 num_pins 6
													port out type 1 num_pins 1
												interconnect 2 lut6.in lut.in
												interconnect 2 lut.out lut6.out
										pb_type name: ff
											blif_model: .latch
											class_type: 2
											num_modes: 0
											num_ports: 3
											port D type 0 num_pins 1
											port Q type 1 num_pins 1
											port clk type 0 num_pins 1
													annotation clk ff.D (null) 1: 18.91e-12
													annotation clk ff.Q (null) 1: 60.32e-12
										interconnect 1 ble6.clk ff.clk
										interconnect 2 ble6.in lut6.in
										interconnect 2 lut6.out ff[1].D
											annotation lut6.out ff[1].D 1: 18.96e-12
											annotation lut6.out ff[1].D 1: ble6
										interconnect 2 ble6.in[0] ff[0].D
										interconnect 3 ff[0].Q lut6.out ble6.out[0]
											annotation lut6.out ble6.out[0] 1: 39.85e-12
											annotation ff[0].Q ble6.out[0] 1: 39.85e-12
										interconnect 3 ff[0].Q lut6.out ble6.out[1]
											annotation lut6.out ble6.out[1] 1: 39.85e-12
											annotation ff[0].Q ble6.out[1] 1: 39.85e-12
										interconnect 3 ff[1].Q lut6.out ble6.out[2]
											annotation lut6.out ble6.out[2] 1: 39.85e-12
											annotation ff[1].Q ble6.out[2] 1: 39.85e-12
										interconnect 3 ff[1].Q lut6.out ble6.out[3]
											annotation lut6.out ble6.out[3] 1: 39.85e-12
											annotation ff[1].Q ble6.out[3] 1: 39.85e-12
								interconnect 2 fle.in[4:0] ble6.in[4:0]
								interconnect 2 fle.in[7] ble6.in[5]
								interconnect 2 ble6.out fle.out
								interconnect 2 fle.clk ble6.clk
						interconnect 1 lab.I4 lab.I3 fle[9:0].in[0:0]
							annotation lab.I4 fle.in[0:0] 1: 74.71e-12
							annotation lab.I3 fle.in[0:0] 1: 74.71e-12
						interconnect 1 lab.I3 lab.I2 fle[9:0].in[1:1]
							annotation lab.I3 fle.in[1:1] 1: 74.71e-12
							annotation lab.I2 fle.in[1:1] 1: 74.71e-12
						interconnect 1 lab.I2 lab.I1 fle[9:0].in[2:2]
							annotation lab.I2 fle.in[2:2] 1: 74.71e-12
							annotation lab.I1 fle.in[2:2] 1: 74.71e-12
						interconnect 1 lab.I4 lab.I2 fle[9:0].in[3:3]
							annotation lab.I4 fle.in[3:3] 1: 74.71e-12
							annotation lab.I2 fle.in[3:3] 1: 74.71e-12
						interconnect 1 lab.I3 lab.I1 fle[9:0].in[4:4]
							annotation lab.I3 fle.in[4:4] 1: 74.71e-12
							annotation lab.I1 fle.in[4:4] 1: 74.71e-12
						interconnect 1 lab.I4 lab.I1 fle[9:0].in[5:5]
							annotation lab.I4 fle.in[5:5] 1: 74.71e-12
							annotation lab.I1 fle.in[5:5] 1: 74.71e-12
						interconnect 1 lab.I4 lab.I3 fle[9:0].in[6:6]
							annotation lab.I4 fle.in[6:6] 1: 74.71e-12
							annotation lab.I3 fle.in[6:6] 1: 74.71e-12
						interconnect 1 lab.I3 lab.I2 fle[9:0].in[7:7]
							annotation lab.I3 fle.in[7:7] 1: 74.71e-12
							annotation lab.I2 fle.in[7:7] 1: 74.71e-12
						interconnect 1 lab.clk fle[9:0].clk
						interconnect 2 fle[9:0].out[0] lab.O[9:0]
						interconnect 2 fle[9:0].out[1] lab.O[19:10]
						interconnect 2 fle[9:0].out[2] lab.O[29:20]
						interconnect 2 fle[9:0].out[3] lab.O[39:30]
						interconnect 2 lab.cin fle[0:0].cin
							annotation lab.cin fle[0:0].cin 1: 18.47e-12
							annotation lab.cin fle[0:0].cin 1: chain
						interconnect 2 fle[9:9].cout lab.cout
							annotation fle[9:9].cout lab.cout 1: chain
						interconnect 2 fle[8:0].cout fle[9:1].cin
							annotation fle[8:0].cout fle[9:1].cin 1: chain
				interconnect 1 clb.I1 lab.O[4:0] lab.I1
				interconnect 1 clb.I2 lab.O[24:20] lab.I2
				interconnect 1 clb.I3 lab.O[9:5] lab.I3
				interconnect 1 clb.I4 lab.O[29:25] lab.I4
				interconnect 2 clb.cin lab.cin
				interconnect 2 lab.cout clb.cout
				interconnect 2 clb.clk lab.clk
				interconnect 2 lab.O clb.O
			power method: auto-size

		pb_type name: dsp_top
			blif_model: (null)
			class_type: 0
			num_modes: 1
			num_ports: 8
			port reset type 0 num_pins 1
			port dsp_I1 type 0 num_pins 64
			port dsp_I2 type 0 num_pins 63
			port chainin type 0 num_pins 64
			port resulta type 1 num_pins 64
			port resultb type 1 num_pins 37
			port chainout type 1 num_pins 64
			port clk type 0 num_pins 1
			mode default:
				pb_type name: dsp
					blif_model: (null)
					class_type: 0
					num_modes: 1
					num_ports: 8
					port reset type 0 num_pins 1
					port dsp_I1 type 0 num_pins 64
					port dsp_I2 type 0 num_pins 63
					port chainin type 0 num_pins 64
					port resulta type 1 num_pins 64
					port resultb type 1 num_pins 37
					port chainout type 1 num_pins 64
					port clk type 0 num_pins 1
					mode default:
						pb_type name: dsp_pb
							blif_model: (null)
							class_type: 0
							num_modes: 28
							num_ports: 8
							port reset type 0 num_pins 1
							port mode_sigs type 0 num_pins 11
							port datain type 0 num_pins 116
							port chainin type 0 num_pins 64
							port resulta type 1 num_pins 64
							port resultb type 1 num_pins 37
							port chainout type 1 num_pins 64
							port clk type 0 num_pins 1
							mode one_mult_27x27:
								pb_type name: one_mult_27x27
									blif_model: (null)
									class_type: 0
									num_modes: 1
									num_ports: 3
									port a type 0 num_pins 27
									port b type 0 num_pins 27
									port out type 1 num_pins 54
									mode default:
										pb_type name: mult_27x27
											blif_model: .subckt multiply
											class_type: 0
											num_modes: 0
											num_ports: 3
											port a type 0 num_pins 27
											port b type 0 num_pins 27
											port out type 1 num_pins 54
													annotation (null) mult_27x27.a mult_27x27.out 1: 2.14e-9
													annotation (null) mult_27x27.b mult_27x27.out 1: 2.14e-9
										interconnect 2 one_mult_27x27.a mult_27x27.a
										interconnect 2 one_mult_27x27.b mult_27x27.b
										interconnect 2 mult_27x27.out one_mult_27x27.out
									power method: pin-toggle
										port a type 0 num_pins 27
											energy_per_toggle 2.130000e-12
										port b type 0 num_pins 27
											energy_per_toggle 2.130000e-12
								interconnect 2 dsp_pb.datain[26:0] one_mult_27x27.a
								interconnect 2 dsp_pb.datain[53:27] one_mult_27x27.b
								interconnect 2 one_mult_27x27.out dsp_pb.resulta[53:0]
							mode two_mult_18x19:
								pb_type name: two_mult_18x19
									blif_model: (null)
									class_type: 0
									num_modes: 1
									num_ports: 3
									port a type 0 num_pins 18
									port b type 0 num_pins 19
									port out type 1 num_pins 37
									mode default:
										pb_type name: mult_18x19
											blif_model: .subckt multiply
											class_type: 0
											num_modes: 0
											num_ports: 3
											port a type 0 num_pins 18
											port b type 0 num_pins 19
											port out type 1 num_pins 37
													annotation (null) mult_18x19.a mult_18x19.out 1: 2.14e-9
													annotation (null) mult_18x19.b mult_18x19.out 1: 2.14e-9
										interconnect 2 two_mult_18x19.a mult_18x19.a
										interconnect 2 two_mult_18x19.b mult_18x19.b
										interconnect 2 mult_18x19.out two_mult_18x19.out
									power method: pin-toggle
										port a type 0 num_pins 18
											energy_per_toggle 1.090000e-12
										port b type 0 num_pins 19
											energy_per_toggle 1.090000e-12
								interconnect 2 dsp_pb.datain[17:0] two_mult_18x19[0].a
								interconnect 2 dsp_pb.datain[36:18] two_mult_18x19[0].b
								interconnect 2 dsp_pb.datain[54:37] two_mult_18x19[1].a
								interconnect 2 dsp_pb.datain[73:55] two_mult_18x19[1].b
								interconnect 2 two_mult_18x19[0].out dsp_pb.resulta[36:0]
								interconnect 2 two_mult_18x19[1].out dsp_pb.resultb[36:0]
							mode mult_9x9_fixed_pt_mode:
								pb_type name: mult_9x9_fixed_pt
									blif_model: .subckt multiply
									class_type: 0
									num_modes: 0
									num_ports: 3
									port a type 0 num_pins 9
									port b type 0 num_pins 9
									port out type 1 num_pins 18
											annotation (null) mult_9x9_fixed_pt.a mult_9x9_fixed_pt.out 1: 2.14e-9
											annotation (null) mult_9x9_fixed_pt.b mult_9x9_fixed_pt.out 1: 2.14e-9
								interconnect 2 dsp_pb.datain[8:0] mult_9x9_fixed_pt[0].a
								interconnect 2 dsp_pb.datain[17:9] mult_9x9_fixed_pt[0].b
								interconnect 2 dsp_pb.datain[26:18] mult_9x9_fixed_pt[1].a
								interconnect 2 dsp_pb.datain[35:27] mult_9x9_fixed_pt[1].b
								interconnect 2 dsp_pb.datain[44:36] mult_9x9_fixed_pt[2].a
								interconnect 2 dsp_pb.datain[53:45] mult_9x9_fixed_pt[2].b
								interconnect 2 dsp_pb.datain[62:54] mult_9x9_fixed_pt[3].a
								interconnect 2 dsp_pb.datain[71:63] mult_9x9_fixed_pt[3].b
								interconnect 2 mult_9x9_fixed_pt[0].out dsp_pb.resulta[17:0]
								interconnect 2 mult_9x9_fixed_pt[1].out dsp_pb.resulta[35:18]
								interconnect 2 mult_9x9_fixed_pt[2].out dsp_pb.resulta[53:36]
								interconnect 2 mult_9x9_fixed_pt[3].out dsp_pb.resultb[17:0]
							mode sop_2_mode:
								pb_type name: sop_2
									blif_model: .subckt int_sop_2
									class_type: 0
									num_modes: 0
									num_ports: 10
									port reset type 0 num_pins 1
									port mode_sigs type 0 num_pins 11
									port ax type 0 num_pins 18
									port ay type 0 num_pins 19
									port bx type 0 num_pins 18
									port by type 0 num_pins 19
									port chainin type 0 num_pins 37
									port resulta type 1 num_pins 37
									port chainout type 1 num_pins 37
									port clk type 0 num_pins 1
											annotation (null) sop_2.reset sop_2.resulta 1: 2.14e-9
											annotation (null) sop_2.mode_sigs sop_2.resulta 1: 2.14e-9
											annotation (null) sop_2.ax sop_2.resulta 1: 2.14e-9
											annotation (null) sop_2.ay sop_2.resulta 1: 2.14e-9
											annotation (null) sop_2.bx sop_2.resulta 1: 2.14e-9
											annotation (null) sop_2.by sop_2.resulta 1: 2.14e-9
											annotation (null) sop_2.chainin sop_2.resulta 1: 2.14e-9
											annotation (null) sop_2.reset sop_2.chainout 1: 2.14e-9
											annotation (null) sop_2.mode_sigs sop_2.chainout 1: 2.14e-9
											annotation (null) sop_2.ax sop_2.chainout 1: 2.14e-9
											annotation (null) sop_2.ay sop_2.chainout 1: 2.14e-9
											annotation (null) sop_2.bx sop_2.chainout 1: 2.14e-9
											annotation (null) sop_2.by sop_2.chainout 1: 2.14e-9
											annotation (null) sop_2.chainin sop_2.chainout 1: 2.14e-9
											annotation clk sop_2.mode_sigs (null) 1: 18.91e-12
											annotation clk sop_2.ax (null) 1: 18.91e-12
											annotation clk sop_2.ay (null) 1: 18.91e-12
											annotation clk sop_2.bx (null) 1: 18.91e-12
											annotation clk sop_2.by (null) 1: 18.91e-12
											annotation clk sop_2.chainin (null) 1: 18.91e-12
											annotation clk sop_2.reset (null) 1: 18.91e-12
											annotation clk sop_2.resulta (null) 1: 18.91e-12
											annotation clk sop_2.mode_sigs (null) 1: 60.32e-12
											annotation clk sop_2.ax (null) 1: 60.32e-12
											annotation clk sop_2.ay (null) 1: 60.32e-12
											annotation clk sop_2.bx (null) 1: 60.32e-12
											annotation clk sop_2.by (null) 1: 60.32e-12
											annotation clk sop_2.chainin (null) 1: 60.32e-12
											annotation clk sop_2.reset (null) 1: 60.32e-12
											annotation clk sop_2.resulta (null) 1: 60.32e-12
								interconnect 2 dsp_pb.clk sop_2.clk
								interconnect 2 dsp_pb.reset sop_2.reset
								interconnect 2 dsp_pb.mode_sigs sop_2.mode_sigs
								interconnect 2 dsp_pb.datain[17:0] sop_2.ax
								interconnect 2 dsp_pb.datain[36:18] sop_2.ay
								interconnect 2 dsp_pb.datain[54:37] sop_2.bx
								interconnect 2 dsp_pb.datain[73:55] sop_2.by
								interconnect 2 dsp_pb.chainin[36:0] sop_2.chainin
								interconnect 2 sop_2.resulta dsp_pb.resulta[36:0]
								interconnect 2 sop_2.chainout dsp_pb.chainout[36:0]
							mode mult_add_mode_18_19_36:
								pb_type name: mult_add
									blif_model: .subckt mult_add_int
									class_type: 0
									num_modes: 0
									num_ports: 9
									port reset type 0 num_pins 1
									port mode_sigs type 0 num_pins 11
									port ax type 0 num_pins 18
									port ay type 0 num_pins 19
									port bx type 0 num_pins 36
									port chainin type 0 num_pins 64
									port resulta type 1 num_pins 64
									port chainout type 1 num_pins 64
									port clk type 0 num_pins 1
											annotation (null) mult_add.reset mult_add.resulta 1: 2.14e-9
											annotation (null) mult_add.mode_sigs mult_add.resulta 1: 2.14e-9
											annotation (null) mult_add.ax mult_add.resulta 1: 2.14e-9
											annotation (null) mult_add.ay mult_add.resulta 1: 2.14e-9
											annotation (null) mult_add.bx mult_add.resulta 1: 2.14e-9
											annotation (null) mult_add.chainin mult_add.resulta 1: 2.14e-9
											annotation (null) mult_add.reset mult_add.chainout 1: 2.14e-9
											annotation (null) mult_add.mode_sigs mult_add.chainout 1: 2.14e-9
											annotation (null) mult_add.ax mult_add.chainout 1: 2.14e-9
											annotation (null) mult_add.ay mult_add.chainout 1: 2.14e-9
											annotation (null) mult_add.bx mult_add.chainout 1: 2.14e-9
											annotation (null) mult_add.chainin mult_add.chainout 1: 2.14e-9
											annotation clk mult_add.mode_sigs (null) 1: 18.91e-12
											annotation clk mult_add.ax (null) 1: 18.91e-12
											annotation clk mult_add.ay (null) 1: 18.91e-12
											annotation clk mult_add.bx (null) 1: 18.91e-12
											annotation clk mult_add.chainin (null) 1: 18.91e-12
											annotation clk mult_add.reset (null) 1: 18.91e-12
											annotation clk mult_add.resulta (null) 1: 18.91e-12
											annotation clk mult_add.mode_sigs (null) 1: 60.32e-12
											annotation clk mult_add.ax (null) 1: 60.32e-12
											annotation clk mult_add.ay (null) 1: 60.32e-12
											annotation clk mult_add.bx (null) 1: 60.32e-12
											annotation clk mult_add.chainin (null) 1: 60.32e-12
											annotation clk mult_add.reset (null) 1: 60.32e-12
											annotation clk mult_add.resulta (null) 1: 60.32e-12
								interconnect 2 dsp_pb.clk mult_add.clk
								interconnect 2 dsp_pb.reset mult_add.reset
								interconnect 2 dsp_pb.mode_sigs mult_add.mode_sigs
								interconnect 2 dsp_pb.datain[17:0] mult_add.ax
								interconnect 2 dsp_pb.datain[36:18] mult_add.ay
								interconnect 2 dsp_pb.datain[72:37] mult_add.bx
								interconnect 2 dsp_pb.chainin[63:0] mult_add.chainin
								interconnect 2 mult_add.resulta dsp_pb.resulta[63:0]
								interconnect 2 mult_add.chainout dsp_pb.chainout[63:0]
							mode mult_add_mode_27_27_64:
								pb_type name: mult_add
									blif_model: .subckt mult_add_int
									class_type: 0
									num_modes: 0
									num_ports: 9
									port reset type 0 num_pins 1
									port mode_sigs type 0 num_pins 11
									port ax type 0 num_pins 27
									port ay type 0 num_pins 27
									port bx type 0 num_pins 36
									port chainin type 0 num_pins 64
									port resulta type 1 num_pins 64
									port chainout type 1 num_pins 64
									port clk type 0 num_pins 1
											annotation (null) mult_add.reset mult_add.resulta 1: 2.14e-9
											annotation (null) mult_add.mode_sigs mult_add.resulta 1: 2.14e-9
											annotation (null) mult_add.ax mult_add.resulta 1: 2.14e-9
											annotation (null) mult_add.ay mult_add.resulta 1: 2.14e-9
											annotation (null) mult_add.bx mult_add.resulta 1: 2.14e-9
											annotation (null) mult_add.chainin mult_add.resulta 1: 2.14e-9
											annotation (null) mult_add.reset mult_add.chainout 1: 2.14e-9
											annotation (null) mult_add.mode_sigs mult_add.chainout 1: 2.14e-9
											annotation (null) mult_add.ax mult_add.chainout 1: 2.14e-9
											annotation (null) mult_add.ay mult_add.chainout 1: 2.14e-9
											annotation (null) mult_add.bx mult_add.chainout 1: 2.14e-9
											annotation (null) mult_add.chainin mult_add.chainout 1: 2.14e-9
											annotation clk mult_add.mode_sigs (null) 1: 18.91e-12
											annotation clk mult_add.ax (null) 1: 18.91e-12
											annotation clk mult_add.ay (null) 1: 18.91e-12
											annotation clk mult_add.bx (null) 1: 18.91e-12
											annotation clk mult_add.chainin (null) 1: 18.91e-12
											annotation clk mult_add.reset (null) 1: 18.91e-12
											annotation clk mult_add.resulta (null) 1: 18.91e-12
											annotation clk mult_add.mode_sigs (null) 1: 60.32e-12
											annotation clk mult_add.ax (null) 1: 60.32e-12
											annotation clk mult_add.ay (null) 1: 60.32e-12
											annotation clk mult_add.bx (null) 1: 60.32e-12
											annotation clk mult_add.chainin (null) 1: 60.32e-12
											annotation clk mult_add.reset (null) 1: 60.32e-12
											annotation clk mult_add.resulta (null) 1: 60.32e-12
								interconnect 2 dsp_pb.clk mult_add.clk
								interconnect 2 dsp_pb.reset mult_add.reset
								interconnect 2 dsp_pb.mode_sigs mult_add.mode_sigs
								interconnect 2 dsp_pb.datain[26:0] mult_add.ax
								interconnect 2 dsp_pb.datain[53:27] mult_add.ay
								interconnect 2 dsp_pb.datain[89:54] mult_add.bx
								interconnect 2 dsp_pb.chainin[63:0] mult_add.chainin
								interconnect 2 mult_add.resulta dsp_pb.resulta[63:0]
								interconnect 2 mult_add.chainout dsp_pb.chainout[63:0]
							mode sop_4_mode:
								pb_type name: sop_4
									blif_model: .subckt int_sop_4
									class_type: 0
									num_modes: 0
									num_ports: 14
									port reset type 0 num_pins 1
									port mode_sigs type 0 num_pins 11
									port ax type 0 num_pins 9
									port ay type 0 num_pins 9
									port bx type 0 num_pins 9
									port by type 0 num_pins 9
									port cx type 0 num_pins 9
									port cy type 0 num_pins 9
									port dx type 0 num_pins 9
									port dy type 0 num_pins 9
									port chainin type 0 num_pins 64
									port resulta type 1 num_pins 64
									port chainout type 1 num_pins 64
									port clk type 0 num_pins 1
											annotation (null) sop_4.reset sop_4.resulta 1: 2.14e-9
											annotation (null) sop_4.mode_sigs sop_4.resulta 1: 2.14e-9
											annotation (null) sop_4.ax sop_4.resulta 1: 2.14e-9
											annotation (null) sop_4.ay sop_4.resulta 1: 2.14e-9
											annotation (null) sop_4.bx sop_4.resulta 1: 2.14e-9
											annotation (null) sop_4.by sop_4.resulta 1: 2.14e-9
											annotation (null) sop_4.cx sop_4.resulta 1: 2.14e-9
											annotation (null) sop_4.cy sop_4.resulta 1: 2.14e-9
											annotation (null) sop_4.dx sop_4.resulta 1: 2.14e-9
											annotation (null) sop_4.dy sop_4.resulta 1: 2.14e-9
											annotation (null) sop_4.chainin sop_4.resulta 1: 2.14e-9
											annotation (null) sop_4.reset sop_4.chainout 1: 2.14e-9
											annotation (null) sop_4.mode_sigs sop_4.chainout 1: 2.14e-9
											annotation (null) sop_4.ax sop_4.chainout 1: 2.14e-9
											annotation (null) sop_4.ay sop_4.chainout 1: 2.14e-9
											annotation (null) sop_4.bx sop_4.chainout 1: 2.14e-9
											annotation (null) sop_4.by sop_4.chainout 1: 2.14e-9
											annotation (null) sop_4.cx sop_4.chainout 1: 2.14e-9
											annotation (null) sop_4.cy sop_4.chainout 1: 2.14e-9
											annotation (null) sop_4.dx sop_4.chainout 1: 2.14e-9
											annotation (null) sop_4.dy sop_4.chainout 1: 2.14e-9
											annotation (null) sop_4.chainin sop_4.chainout 1: 2.14e-9
											annotation clk sop_4.mode_sigs (null) 1: 18.91e-12
											annotation clk sop_4.ax (null) 1: 18.91e-12
											annotation clk sop_4.ay (null) 1: 18.91e-12
											annotation clk sop_4.bx (null) 1: 18.91e-12
											annotation clk sop_4.by (null) 1: 18.91e-12
											annotation clk sop_4.cx (null) 1: 18.91e-12
											annotation clk sop_4.cy (null) 1: 18.91e-12
											annotation clk sop_4.dx (null) 1: 18.91e-12
											annotation clk sop_4.dy (null) 1: 18.91e-12
											annotation clk sop_4.chainin (null) 1: 18.91e-12
											annotation clk sop_4.reset (null) 1: 18.91e-12
											annotation clk sop_4.resulta (null) 1: 18.91e-12
											annotation clk sop_4.mode_sigs (null) 1: 60.32e-12
											annotation clk sop_4.ax (null) 1: 60.32e-12
											annotation clk sop_4.ay (null) 1: 60.32e-12
											annotation clk sop_4.bx (null) 1: 60.32e-12
											annotation clk sop_4.by (null) 1: 60.32e-12
											annotation clk sop_4.cx (null) 1: 60.32e-12
											annotation clk sop_4.cy (null) 1: 60.32e-12
											annotation clk sop_4.dx (null) 1: 60.32e-12
											annotation clk sop_4.dy (null) 1: 60.32e-12
											annotation clk sop_4.chainin (null) 1: 60.32e-12
											annotation clk sop_4.reset (null) 1: 60.32e-12
											annotation clk sop_4.resulta (null) 1: 60.32e-12
								interconnect 2 dsp_pb.clk sop_4.clk
								interconnect 2 dsp_pb.reset sop_4.reset
								interconnect 2 dsp_pb.mode_sigs sop_4.mode_sigs
								interconnect 2 dsp_pb.datain[8:0] sop_4.ax
								interconnect 2 dsp_pb.datain[17:9] sop_4.ay
								interconnect 2 dsp_pb.datain[26:18] sop_4.bx
								interconnect 2 dsp_pb.datain[35:27] sop_4.by
								interconnect 2 dsp_pb.datain[44:36] sop_4.cx
								interconnect 2 dsp_pb.datain[53:45] sop_4.cy
								interconnect 2 dsp_pb.datain[62:54] sop_4.dx
								interconnect 2 dsp_pb.datain[71:63] sop_4.dy
								interconnect 2 dsp_pb.chainin[63:0] sop_4.chainin
								interconnect 2 sop_4.resulta dsp_pb.resulta[63:0]
								interconnect 2 sop_4.chainout dsp_pb.chainout[63:0]
							mode sop_4_accum_mode:
								pb_type name: sop_4
									blif_model: .subckt int_sop_accum_4
									class_type: 0
									num_modes: 0
									num_ports: 14
									port reset type 0 num_pins 1
									port mode_sigs type 0 num_pins 11
									port ax type 0 num_pins 9
									port ay type 0 num_pins 9
									port bx type 0 num_pins 9
									port by type 0 num_pins 9
									port cx type 0 num_pins 9
									port cy type 0 num_pins 9
									port dx type 0 num_pins 9
									port dy type 0 num_pins 9
									port chainin type 0 num_pins 64
									port resulta type 1 num_pins 64
									port chainout type 1 num_pins 64
									port clk type 0 num_pins 1
											annotation (null) sop_4.mode_sigs sop_4.resulta 1: 2.14e-9
											annotation (null) sop_4.ax sop_4.resulta 1: 2.14e-9
											annotation (null) sop_4.ay sop_4.resulta 1: 2.14e-9
											annotation (null) sop_4.bx sop_4.resulta 1: 2.14e-9
											annotation (null) sop_4.by sop_4.resulta 1: 2.14e-9
											annotation (null) sop_4.cx sop_4.resulta 1: 2.14e-9
											annotation (null) sop_4.cy sop_4.resulta 1: 2.14e-9
											annotation (null) sop_4.dx sop_4.resulta 1: 2.14e-9
											annotation (null) sop_4.dy sop_4.resulta 1: 2.14e-9
											annotation (null) sop_4.chainin sop_4.resulta 1: 2.14e-9
											annotation (null) sop_4.reset sop_4.resulta 1: 2.14e-9
											annotation (null) sop_4.mode_sigs sop_4.chainout 1: 2.14e-9
											annotation (null) sop_4.ax sop_4.chainout 1: 2.14e-9
											annotation (null) sop_4.ay sop_4.chainout 1: 2.14e-9
											annotation (null) sop_4.bx sop_4.chainout 1: 2.14e-9
											annotation (null) sop_4.by sop_4.chainout 1: 2.14e-9
											annotation (null) sop_4.cx sop_4.chainout 1: 2.14e-9
											annotation (null) sop_4.cy sop_4.chainout 1: 2.14e-9
											annotation (null) sop_4.dx sop_4.chainout 1: 2.14e-9
											annotation (null) sop_4.dy sop_4.chainout 1: 2.14e-9
											annotation (null) sop_4.chainin sop_4.chainout 1: 2.14e-9
											annotation (null) sop_4.reset sop_4.chainout 1: 2.14e-9
											annotation clk sop_4.mode_sigs (null) 1: 18.91e-12
											annotation clk sop_4.ax (null) 1: 18.91e-12
											annotation clk sop_4.ay (null) 1: 18.91e-12
											annotation clk sop_4.bx (null) 1: 18.91e-12
											annotation clk sop_4.by (null) 1: 18.91e-12
											annotation clk sop_4.cx (null) 1: 18.91e-12
											annotation clk sop_4.cy (null) 1: 18.91e-12
											annotation clk sop_4.dx (null) 1: 18.91e-12
											annotation clk sop_4.dy (null) 1: 18.91e-12
											annotation clk sop_4.chainin (null) 1: 18.91e-12
											annotation clk sop_4.reset (null) 1: 18.91e-12
											annotation clk sop_4.resulta (null) 1: 18.91e-12
											annotation clk sop_4.mode_sigs (null) 1: 60.32e-12
											annotation clk sop_4.ax (null) 1: 60.32e-12
											annotation clk sop_4.ay (null) 1: 60.32e-12
											annotation clk sop_4.bx (null) 1: 60.32e-12
											annotation clk sop_4.by (null) 1: 60.32e-12
											annotation clk sop_4.cx (null) 1: 60.32e-12
											annotation clk sop_4.cy (null) 1: 60.32e-12
											annotation clk sop_4.dx (null) 1: 60.32e-12
											annotation clk sop_4.dy (null) 1: 60.32e-12
											annotation clk sop_4.chainin (null) 1: 60.32e-12
											annotation clk sop_4.reset (null) 1: 60.32e-12
											annotation clk sop_4.resulta (null) 1: 60.32e-12
								interconnect 2 dsp_pb.clk sop_4.clk
								interconnect 2 dsp_pb.reset sop_4.reset
								interconnect 2 dsp_pb.mode_sigs sop_4.mode_sigs
								interconnect 2 dsp_pb.datain[8:0] sop_4.ax
								interconnect 2 dsp_pb.datain[17:9] sop_4.ay
								interconnect 2 dsp_pb.datain[26:18] sop_4.bx
								interconnect 2 dsp_pb.datain[35:27] sop_4.by
								interconnect 2 dsp_pb.datain[44:36] sop_4.cx
								interconnect 2 dsp_pb.datain[53:45] sop_4.cy
								interconnect 2 dsp_pb.datain[62:54] sop_4.dx
								interconnect 2 dsp_pb.datain[71:63] sop_4.dy
								interconnect 2 dsp_pb.chainin[63:0] sop_4.chainin
								interconnect 2 sop_4.resulta dsp_pb.resulta[63:0]
								interconnect 2 sop_4.chainout dsp_pb.chainout[63:0]
							mode mac_27x27_fixed_pt_mode:
								pb_type name: mac_27x27_fixed_pt
									blif_model: .subckt mac_int
									class_type: 0
									num_modes: 0
									num_ports: 5
									port reset type 0 num_pins 1
									port a type 0 num_pins 27
									port b type 0 num_pins 27
									port out type 1 num_pins 54
									port clk type 0 num_pins 1
											annotation (null) mac_27x27_fixed_pt.a mac_27x27_fixed_pt.out 1: 2.14e-9
											annotation (null) mac_27x27_fixed_pt.b mac_27x27_fixed_pt.out 1: 2.14e-9
											annotation (null) mac_27x27_fixed_pt.reset mac_27x27_fixed_pt.out 1: 2.14e-9
											annotation clk mac_27x27_fixed_pt.reset (null) 1: 18.91e-12
											annotation clk mac_27x27_fixed_pt.a (null) 1: 18.91e-12
											annotation clk mac_27x27_fixed_pt.b (null) 1: 18.91e-12
											annotation clk mac_27x27_fixed_pt.out (null) 1: 18.91e-12
											annotation clk mac_27x27_fixed_pt.reset (null) 1: 60.32e-12
											annotation clk mac_27x27_fixed_pt.a (null) 1: 60.32e-12
											annotation clk mac_27x27_fixed_pt.b (null) 1: 60.32e-12
											annotation clk mac_27x27_fixed_pt.out (null) 1: 60.32e-12
								interconnect 2 dsp_pb.reset mac_27x27_fixed_pt.reset
								interconnect 2 dsp_pb.clk mac_27x27_fixed_pt.clk
								interconnect 2 dsp_pb.datain[26:0] mac_27x27_fixed_pt.a
								interconnect 2 dsp_pb.datain[53:27] mac_27x27_fixed_pt.b
								interconnect 2 mac_27x27_fixed_pt.out dsp_pb.resulta[53:0]
							mode mac_18x19_fixed_pt_mode:
								pb_type name: mac_fixed_pt
									blif_model: .subckt mac_int
									class_type: 0
									num_modes: 0
									num_ports: 5
									port reset type 0 num_pins 1
									port a type 0 num_pins 18
									port b type 0 num_pins 19
									port out type 1 num_pins 37
									port clk type 0 num_pins 1
											annotation (null) mac_fixed_pt.a mac_fixed_pt.out 1: 2.14e-9
											annotation (null) mac_fixed_pt.b mac_fixed_pt.out 1: 2.14e-9
											annotation (null) mac_fixed_pt.reset mac_fixed_pt.out 1: 2.14e-9
											annotation clk mac_fixed_pt.reset (null) 1: 18.91e-12
											annotation clk mac_fixed_pt.a (null) 1: 18.91e-12
											annotation clk mac_fixed_pt.b (null) 1: 18.91e-12
											annotation clk mac_fixed_pt.out (null) 1: 18.91e-12
											annotation clk mac_fixed_pt.reset (null) 1: 60.32e-12
											annotation clk mac_fixed_pt.a (null) 1: 60.32e-12
											annotation clk mac_fixed_pt.b (null) 1: 60.32e-12
											annotation clk mac_fixed_pt.out (null) 1: 60.32e-12
								interconnect 2 dsp_pb.reset mac_fixed_pt[0].reset
								interconnect 2 dsp_pb.reset mac_fixed_pt[1].reset
								interconnect 2 dsp_pb.clk mac_fixed_pt[0].clk
								interconnect 2 dsp_pb.clk mac_fixed_pt[1].clk
								interconnect 2 dsp_pb.datain[17:0] mac_fixed_pt[0].a
								interconnect 2 dsp_pb.datain[36:18] mac_fixed_pt[0].b
								interconnect 2 dsp_pb.datain[54:37] mac_fixed_pt[1].a
								interconnect 2 dsp_pb.datain[73:55] mac_fixed_pt[1].b
								interconnect 2 mac_fixed_pt[0].out dsp_pb.resulta[36:0]
								interconnect 2 mac_fixed_pt[1].out dsp_pb.resultb[36:0]
							mode mac_9x9_fixed_pt_mode:
								pb_type name: mac_9x9_fixed_pt
									blif_model: .subckt mac_int
									class_type: 0
									num_modes: 0
									num_ports: 5
									port reset type 0 num_pins 1
									port a type 0 num_pins 9
									port b type 0 num_pins 9
									port out type 1 num_pins 18
									port clk type 0 num_pins 1
											annotation (null) mac_9x9_fixed_pt.a mac_9x9_fixed_pt.out 1: 2.14e-9
											annotation (null) mac_9x9_fixed_pt.b mac_9x9_fixed_pt.out 1: 2.14e-9
											annotation (null) mac_9x9_fixed_pt.reset mac_9x9_fixed_pt.out 1: 2.14e-9
											annotation clk mac_9x9_fixed_pt.reset (null) 1: 18.91e-12
											annotation clk mac_9x9_fixed_pt.a (null) 1: 18.91e-12
											annotation clk mac_9x9_fixed_pt.b (null) 1: 18.91e-12
											annotation clk mac_9x9_fixed_pt.out (null) 1: 18.91e-12
											annotation clk mac_9x9_fixed_pt.reset (null) 1: 60.32e-12
											annotation clk mac_9x9_fixed_pt.a (null) 1: 60.32e-12
											annotation clk mac_9x9_fixed_pt.b (null) 1: 60.32e-12
											annotation clk mac_9x9_fixed_pt.out (null) 1: 60.32e-12
								interconnect 2 dsp_pb.reset mac_9x9_fixed_pt[0].reset
								interconnect 2 dsp_pb.reset mac_9x9_fixed_pt[1].reset
								interconnect 2 dsp_pb.reset mac_9x9_fixed_pt[2].reset
								interconnect 2 dsp_pb.reset mac_9x9_fixed_pt[3].reset
								interconnect 2 dsp_pb.clk mac_9x9_fixed_pt[0].clk
								interconnect 2 dsp_pb.clk mac_9x9_fixed_pt[1].clk
								interconnect 2 dsp_pb.clk mac_9x9_fixed_pt[2].clk
								interconnect 2 dsp_pb.clk mac_9x9_fixed_pt[3].clk
								interconnect 2 dsp_pb.datain[8:0] mac_9x9_fixed_pt[0].a
								interconnect 2 dsp_pb.datain[17:9] mac_9x9_fixed_pt[0].b
								interconnect 2 dsp_pb.datain[26:18] mac_9x9_fixed_pt[1].a
								interconnect 2 dsp_pb.datain[35:27] mac_9x9_fixed_pt[1].b
								interconnect 2 dsp_pb.datain[44:36] mac_9x9_fixed_pt[2].a
								interconnect 2 dsp_pb.datain[53:45] mac_9x9_fixed_pt[2].b
								interconnect 2 dsp_pb.datain[62:54] mac_9x9_fixed_pt[3].a
								interconnect 2 dsp_pb.datain[71:63] mac_9x9_fixed_pt[3].b
								interconnect 2 mac_9x9_fixed_pt[0].out dsp_pb.resulta[17:0]
								interconnect 2 mac_9x9_fixed_pt[1].out dsp_pb.resulta[35:18]
								interconnect 2 mac_9x9_fixed_pt[2].out dsp_pb.resulta[53:36]
								interconnect 2 mac_9x9_fixed_pt[3].out dsp_pb.resultb[17:0]
							mode mult_fp32_mode:
								pb_type name: mult_fp32
									blif_model: .subckt multiply_fp
									class_type: 0
									num_modes: 0
									num_ports: 3
									port a type 0 num_pins 32
									port b type 0 num_pins 32
									port out type 1 num_pins 32
											annotation (null) mult_fp32.a mult_fp32.out 1: 2.56e-9
											annotation (null) mult_fp32.b mult_fp32.out 1: 2.56e-9
								interconnect 2 dsp_pb.datain[31:0] mult_fp32.a
								interconnect 2 dsp_pb.datain[63:32] mult_fp32.b
								interconnect 2 mult_fp32.out dsp_pb.resulta[31:0]
							mode mult_fp16_mode:
								pb_type name: mult_fp16
									blif_model: .subckt multiply_fp
									class_type: 0
									num_modes: 0
									num_ports: 3
									port a type 0 num_pins 16
									port b type 0 num_pins 16
									port out type 1 num_pins 16
											annotation (null) mult_fp16.a mult_fp16.out 1: 2.56e-9
											annotation (null) mult_fp16.b mult_fp16.out 1: 2.56e-9
								interconnect 2 dsp_pb.datain[15:0] mult_fp16[0].a
								interconnect 2 dsp_pb.datain[31:16] mult_fp16[1].a
								interconnect 2 dsp_pb.datain[47:32] mult_fp16[0].b
								interconnect 2 dsp_pb.datain[63:48] mult_fp16[1].b
								interconnect 2 mult_fp16[0].out dsp_pb.resulta[15:0]
								interconnect 2 mult_fp16[1].out dsp_pb.resulta[31:16]
							mode adder_fp32_mode:
								pb_type name: adder_fp32
									blif_model: .subckt adder_fp
									class_type: 0
									num_modes: 0
									num_ports: 3
									port a type 0 num_pins 32
									port b type 0 num_pins 32
									port out type 1 num_pins 32
											annotation (null) adder_fp32.a adder_fp32.out 1: 2.56e-9
											annotation (null) adder_fp32.b adder_fp32.out 1: 2.56e-9
								interconnect 2 dsp_pb.datain[31:0] adder_fp32.a
								interconnect 2 dsp_pb.datain[63:32] adder_fp32.b
								interconnect 2 adder_fp32.out dsp_pb.resulta[31:0]
							mode adder_fp16_mode:
								pb_type name: adder_fp16
									blif_model: .subckt adder_fp
									class_type: 0
									num_modes: 0
									num_ports: 3
									port a type 0 num_pins 16
									port b type 0 num_pins 16
									port out type 1 num_pins 16
											annotation (null) adder_fp16.a adder_fp16.out 1: 2.56e-9
											annotation (null) adder_fp16.b adder_fp16.out 1: 2.56e-9
								interconnect 2 dsp_pb.datain[15:0] adder_fp16[0].a
								interconnect 2 dsp_pb.datain[31:16] adder_fp16[1].a
								interconnect 2 dsp_pb.datain[47:32] adder_fp16[0].b
								interconnect 2 dsp_pb.datain[63:48] adder_fp16[1].b
								interconnect 2 adder_fp16[0].out dsp_pb.resulta[15:0]
								interconnect 2 adder_fp16[1].out dsp_pb.resulta[31:16]
							mode mult_fp32_clocked_mode:
								pb_type name: mult_fp32
									blif_model: .subckt multiply_fp_clk
									class_type: 0
									num_modes: 0
									num_ports: 4
									port a type 0 num_pins 32
									port b type 0 num_pins 32
									port out type 1 num_pins 32
									port clk type 0 num_pins 1
											annotation (null) mult_fp32.a mult_fp32.out 1: 2.56e-9
											annotation (null) mult_fp32.b mult_fp32.out 1: 2.56e-9
											annotation clk mult_fp32.a (null) 1: 18.91e-12
											annotation clk mult_fp32.b (null) 1: 18.91e-12
											annotation clk mult_fp32.out (null) 1: 18.91e-12
											annotation clk mult_fp32.a (null) 1: 60.32e-12
											annotation clk mult_fp32.b (null) 1: 60.32e-12
											annotation clk mult_fp32.out (null) 1: 60.32e-12
								interconnect 2 dsp_pb.clk mult_fp32.clk
								interconnect 2 dsp_pb.datain[31:0] mult_fp32.a
								interconnect 2 dsp_pb.datain[63:32] mult_fp32.b
								interconnect 2 mult_fp32.out dsp_pb.resulta[31:0]
							mode mult_fp16_clocked_mode:
								pb_type name: mult_fp16
									blif_model: .subckt multiply_fp_clk
									class_type: 0
									num_modes: 0
									num_ports: 4
									port a type 0 num_pins 16
									port b type 0 num_pins 16
									port out type 1 num_pins 16
									port clk type 0 num_pins 1
											annotation (null) mult_fp16.a mult_fp16.out 1: 2.56e-9
											annotation (null) mult_fp16.b mult_fp16.out 1: 2.56e-9
											annotation clk mult_fp16.a (null) 1: 18.91e-12
											annotation clk mult_fp16.b (null) 1: 18.91e-12
											annotation clk mult_fp16.out (null) 1: 18.91e-12
											annotation clk mult_fp16.a (null) 1: 60.32e-12
											annotation clk mult_fp16.b (null) 1: 60.32e-12
											annotation clk mult_fp16.out (null) 1: 60.32e-12
								interconnect 2 dsp_pb.clk mult_fp16[0].clk
								interconnect 2 dsp_pb.clk mult_fp16[1].clk
								interconnect 2 dsp_pb.datain[15:0] mult_fp16[0].a
								interconnect 2 dsp_pb.datain[31:16] mult_fp16[1].a
								interconnect 2 dsp_pb.datain[47:32] mult_fp16[0].b
								interconnect 2 dsp_pb.datain[63:48] mult_fp16[1].b
								interconnect 2 mult_fp16[0].out dsp_pb.resulta[15:0]
								interconnect 2 mult_fp16[1].out dsp_pb.resulta[31:16]
							mode adder_fp32_clocked_mode:
								pb_type name: adder_fp32
									blif_model: .subckt adder_fp_clk
									class_type: 0
									num_modes: 0
									num_ports: 4
									port a type 0 num_pins 32
									port b type 0 num_pins 32
									port out type 1 num_pins 32
									port clk type 0 num_pins 1
											annotation (null) adder_fp32.a adder_fp32.out 1: 2.56e-9
											annotation (null) adder_fp32.b adder_fp32.out 1: 2.56e-9
											annotation clk adder_fp32.a (null) 1: 18.91e-12
											annotation clk adder_fp32.b (null) 1: 18.91e-12
											annotation clk adder_fp32.out (null) 1: 18.91e-12
											annotation clk adder_fp32.a (null) 1: 60.32e-12
											annotation clk adder_fp32.b (null) 1: 60.32e-12
											annotation clk adder_fp32.out (null) 1: 60.32e-12
								interconnect 2 dsp_pb.clk adder_fp32.clk
								interconnect 2 dsp_pb.datain[31:0] adder_fp32.a
								interconnect 2 dsp_pb.datain[63:32] adder_fp32.b
								interconnect 2 adder_fp32.out dsp_pb.resulta[31:0]
							mode adder_fp16_clocked_mode:
								pb_type name: adder_fp16
									blif_model: .subckt adder_fp_clk
									class_type: 0
									num_modes: 0
									num_ports: 4
									port a type 0 num_pins 16
									port b type 0 num_pins 16
									port out type 1 num_pins 16
									port clk type 0 num_pins 1
											annotation (null) adder_fp16.a adder_fp16.out 1: 2.56e-9
											annotation (null) adder_fp16.b adder_fp16.out 1: 2.56e-9
											annotation clk adder_fp16.a (null) 1: 18.91e-12
											annotation clk adder_fp16.b (null) 1: 18.91e-12
											annotation clk adder_fp16.out (null) 1: 18.91e-12
											annotation clk adder_fp16.a (null) 1: 60.32e-12
											annotation clk adder_fp16.b (null) 1: 60.32e-12
											annotation clk adder_fp16.out (null) 1: 60.32e-12
								interconnect 2 dsp_pb.clk adder_fp16[0].clk
								interconnect 2 dsp_pb.clk adder_fp16[1].clk
								interconnect 2 dsp_pb.datain[15:0] adder_fp16[0].a
								interconnect 2 dsp_pb.datain[31:16] adder_fp16[1].a
								interconnect 2 dsp_pb.datain[47:32] adder_fp16[0].b
								interconnect 2 dsp_pb.datain[63:48] adder_fp16[1].b
								interconnect 2 adder_fp16[0].out dsp_pb.resulta[15:0]
								interconnect 2 adder_fp16[1].out dsp_pb.resulta[31:16]
							mode mac_fp32_mode:
								pb_type name: mac_fp32
									blif_model: .subckt mac_fp
									class_type: 0
									num_modes: 0
									num_ports: 5
									port reset type 0 num_pins 1
									port a type 0 num_pins 32
									port b type 0 num_pins 32
									port out type 1 num_pins 32
									port clk type 0 num_pins 1
											annotation (null) mac_fp32.a mac_fp32.out 1: 2.56e-9
											annotation (null) mac_fp32.b mac_fp32.out 1: 2.56e-9
											annotation (null) mac_fp32.reset mac_fp32.out 1: 2.56e-9
											annotation clk mac_fp32.reset (null) 1: 18.91e-12
											annotation clk mac_fp32.a (null) 1: 18.91e-12
											annotation clk mac_fp32.b (null) 1: 18.91e-12
											annotation clk mac_fp32.out (null) 1: 18.91e-12
											annotation clk mac_fp32.reset (null) 1: 60.32e-12
											annotation clk mac_fp32.a (null) 1: 60.32e-12
											annotation clk mac_fp32.b (null) 1: 60.32e-12
											annotation clk mac_fp32.out (null) 1: 60.32e-12
								interconnect 2 dsp_pb.reset mac_fp32.reset
								interconnect 2 dsp_pb.clk mac_fp32.clk
								interconnect 2 dsp_pb.datain[31:0] mac_fp32.a
								interconnect 2 dsp_pb.datain[63:32] mac_fp32.b
								interconnect 2 mac_fp32.out dsp_pb.resulta[31:0]
							mode mac_fp16_mode:
								pb_type name: mac_fp16
									blif_model: .subckt mac_fp
									class_type: 0
									num_modes: 0
									num_ports: 5
									port reset type 0 num_pins 1
									port a type 0 num_pins 16
									port b type 0 num_pins 16
									port out type 1 num_pins 16
									port clk type 0 num_pins 1
											annotation (null) mac_fp16.a mac_fp16.out 1: 2.56e-9
											annotation (null) mac_fp16.b mac_fp16.out 1: 2.56e-9
											annotation (null) mac_fp16.reset mac_fp16.out 1: 2.56e-9
											annotation clk mac_fp16.reset (null) 1: 18.91e-12
											annotation clk mac_fp16.a (null) 1: 18.91e-12
											annotation clk mac_fp16.b (null) 1: 18.91e-12
											annotation clk mac_fp16.out (null) 1: 18.91e-12
											annotation clk mac_fp16.reset (null) 1: 60.32e-12
											annotation clk mac_fp16.a (null) 1: 60.32e-12
											annotation clk mac_fp16.b (null) 1: 60.32e-12
											annotation clk mac_fp16.out (null) 1: 60.32e-12
								interconnect 2 dsp_pb.reset mac_fp16[0].reset
								interconnect 2 dsp_pb.reset mac_fp16[1].reset
								interconnect 2 dsp_pb.clk mac_fp16[0].clk
								interconnect 2 dsp_pb.clk mac_fp16[1].clk
								interconnect 2 dsp_pb.datain[15:0] mac_fp16[0].a
								interconnect 2 dsp_pb.datain[31:16] mac_fp16[1].a
								interconnect 2 dsp_pb.datain[47:32] mac_fp16[0].b
								interconnect 2 dsp_pb.datain[63:48] mac_fp16[1].b
								interconnect 2 mac_fp16[0].out dsp_pb.resulta[15:0]
								interconnect 2 mac_fp16[1].out dsp_pb.resulta[31:16]
							mode fp16_sum_of_products_mode:
								pb_type name: fp16_sum_of_2_mult
									blif_model: .subckt fp16_mult_add
									class_type: 0
									num_modes: 0
									num_ports: 10
									port reset type 0 num_pins 1
									port mode_sigs type 0 num_pins 11
									port top_a type 0 num_pins 16
									port top_b type 0 num_pins 16
									port bot_a type 0 num_pins 16
									port bot_b type 0 num_pins 16
									port fp32_in type 0 num_pins 32
									port result type 1 num_pins 32
									port chainout type 1 num_pins 32
									port clk type 0 num_pins 1
											annotation (null) fp16_sum_of_2_mult.reset fp16_sum_of_2_mult.result 1: 2.56e-9
											annotation (null) fp16_sum_of_2_mult.mode_sigs fp16_sum_of_2_mult.result 1: 2.56e-9
											annotation (null) fp16_sum_of_2_mult.top_a fp16_sum_of_2_mult.result 1: 2.56e-9
											annotation (null) fp16_sum_of_2_mult.top_b fp16_sum_of_2_mult.result 1: 2.56e-9
											annotation (null) fp16_sum_of_2_mult.bot_a fp16_sum_of_2_mult.result 1: 2.56e-9
											annotation (null) fp16_sum_of_2_mult.bot_b fp16_sum_of_2_mult.result 1: 2.56e-9
											annotation (null) fp16_sum_of_2_mult.fp32_in fp16_sum_of_2_mult.result 1: 2.56e-9
											annotation (null) fp16_sum_of_2_mult.reset fp16_sum_of_2_mult.chainout 1: 2.56e-9
											annotation (null) fp16_sum_of_2_mult.mode_sigs fp16_sum_of_2_mult.chainout 1: 2.56e-9
											annotation (null) fp16_sum_of_2_mult.top_a fp16_sum_of_2_mult.chainout 1: 2.56e-9
											annotation (null) fp16_sum_of_2_mult.top_b fp16_sum_of_2_mult.chainout 1: 2.56e-9
											annotation (null) fp16_sum_of_2_mult.bot_a fp16_sum_of_2_mult.chainout 1: 2.56e-9
											annotation (null) fp16_sum_of_2_mult.bot_b fp16_sum_of_2_mult.chainout 1: 2.56e-9
											annotation (null) fp16_sum_of_2_mult.fp32_in fp16_sum_of_2_mult.chainout 1: 2.56e-9
											annotation clk fp16_sum_of_2_mult.mode_sigs (null) 1: 18.91e-12
											annotation clk fp16_sum_of_2_mult.top_a (null) 1: 18.91e-12
											annotation clk fp16_sum_of_2_mult.top_b (null) 1: 18.91e-12
											annotation clk fp16_sum_of_2_mult.bot_a (null) 1: 18.91e-12
											annotation clk fp16_sum_of_2_mult.bot_b (null) 1: 18.91e-12
											annotation clk fp16_sum_of_2_mult.reset (null) 1: 18.91e-12
											annotation clk fp16_sum_of_2_mult.fp32_in (null) 1: 18.91e-12
											annotation clk fp16_sum_of_2_mult.result (null) 1: 18.91e-12
											annotation clk fp16_sum_of_2_mult.mode_sigs (null) 1: 60.32e-12
											annotation clk fp16_sum_of_2_mult.top_a (null) 1: 60.32e-12
											annotation clk fp16_sum_of_2_mult.top_b (null) 1: 60.32e-12
											annotation clk fp16_sum_of_2_mult.bot_a (null) 1: 60.32e-12
											annotation clk fp16_sum_of_2_mult.bot_b (null) 1: 60.32e-12
											annotation clk fp16_sum_of_2_mult.reset (null) 1: 60.32e-12
											annotation clk fp16_sum_of_2_mult.fp32_in (null) 1: 60.32e-12
											annotation clk fp16_sum_of_2_mult.result (null) 1: 60.32e-12
								interconnect 2 dsp_pb.reset fp16_sum_of_2_mult.reset
								interconnect 2 dsp_pb.clk fp16_sum_of_2_mult.clk
								interconnect 2 dsp_pb.mode_sigs fp16_sum_of_2_mult.mode_sigs
								interconnect 2 dsp_pb.datain[15:0] fp16_sum_of_2_mult.top_a
								interconnect 2 dsp_pb.datain[31:16] fp16_sum_of_2_mult.top_b
								interconnect 2 fp16_sum_of_2_mult.result dsp_pb.resulta[31:0]
								interconnect 2 dsp_pb.datain[47:32] fp16_sum_of_2_mult.bot_a
								interconnect 2 dsp_pb.datain[63:48] fp16_sum_of_2_mult.bot_b
								interconnect 2 fp16_sum_of_2_mult.result dsp_pb.resulta[63:32]
								interconnect 2 dsp_pb.datain[95:64] fp16_sum_of_2_mult.fp32_in
								interconnect 2 fp16_sum_of_2_mult.chainout dsp_pb.chainout[31:0]
							mode fp16_sum_of_products_2_mult_mode:
								pb_type name: fp16_sum_of_2_mult
									blif_model: .subckt fp16_sop2_mult
									class_type: 0
									num_modes: 0
									num_ports: 11
									port reset type 0 num_pins 1
									port mode_sigs type 0 num_pins 11
									port top_a type 0 num_pins 16
									port top_b type 0 num_pins 16
									port bot_a type 0 num_pins 16
									port bot_b type 0 num_pins 16
									port fp32_in type 0 num_pins 32
									port chainin type 0 num_pins 32
									port result type 1 num_pins 32
									port chainout type 1 num_pins 32
									port clk type 0 num_pins 1
											annotation (null) fp16_sum_of_2_mult.reset fp16_sum_of_2_mult.result 1: 2.56e-9
											annotation (null) fp16_sum_of_2_mult.mode_sigs fp16_sum_of_2_mult.result 1: 2.56e-9
											annotation (null) fp16_sum_of_2_mult.top_a fp16_sum_of_2_mult.result 1: 2.56e-9
											annotation (null) fp16_sum_of_2_mult.top_b fp16_sum_of_2_mult.result 1: 2.56e-9
											annotation (null) fp16_sum_of_2_mult.bot_a fp16_sum_of_2_mult.result 1: 2.56e-9
											annotation (null) fp16_sum_of_2_mult.bot_b fp16_sum_of_2_mult.result 1: 2.56e-9
											annotation (null) fp16_sum_of_2_mult.chainin fp16_sum_of_2_mult.result 1: 2.56e-9
											annotation (null) fp16_sum_of_2_mult.fp32_in fp16_sum_of_2_mult.result 1: 2.56e-9
											annotation (null) fp16_sum_of_2_mult.reset fp16_sum_of_2_mult.chainout 1: 2.56e-9
											annotation (null) fp16_sum_of_2_mult.mode_sigs fp16_sum_of_2_mult.chainout 1: 2.56e-9
											annotation (null) fp16_sum_of_2_mult.top_a fp16_sum_of_2_mult.chainout 1: 2.56e-9
											annotation (null) fp16_sum_of_2_mult.top_b fp16_sum_of_2_mult.chainout 1: 2.56e-9
											annotation (null) fp16_sum_of_2_mult.bot_a fp16_sum_of_2_mult.chainout 1: 2.56e-9
											annotation (null) fp16_sum_of_2_mult.bot_b fp16_sum_of_2_mult.chainout 1: 2.56e-9
											annotation (null) fp16_sum_of_2_mult.chainin fp16_sum_of_2_mult.chainout 1: 2.56e-9
											annotation (null) fp16_sum_of_2_mult.fp32_in fp16_sum_of_2_mult.chainout 1: 2.56e-9
											annotation clk fp16_sum_of_2_mult.mode_sigs (null) 1: 18.91e-12
											annotation clk fp16_sum_of_2_mult.top_a (null) 1: 18.91e-12
											annotation clk fp16_sum_of_2_mult.top_b (null) 1: 18.91e-12
											annotation clk fp16_sum_of_2_mult.bot_a (null) 1: 18.91e-12
											annotation clk fp16_sum_of_2_mult.bot_b (null) 1: 18.91e-12
											annotation clk fp16_sum_of_2_mult.reset (null) 1: 18.91e-12
											annotation clk fp16_sum_of_2_mult.fp32_in (null) 1: 18.91e-12
											annotation clk fp16_sum_of_2_mult.chainin (null) 1: 18.91e-12
											annotation clk fp16_sum_of_2_mult.result (null) 1: 18.91e-12
											annotation clk fp16_sum_of_2_mult.mode_sigs (null) 1: 60.32e-12
											annotation clk fp16_sum_of_2_mult.top_a (null) 1: 60.32e-12
											annotation clk fp16_sum_of_2_mult.top_b (null) 1: 60.32e-12
											annotation clk fp16_sum_of_2_mult.bot_a (null) 1: 60.32e-12
											annotation clk fp16_sum_of_2_mult.bot_b (null) 1: 60.32e-12
											annotation clk fp16_sum_of_2_mult.reset (null) 1: 60.32e-12
											annotation clk fp16_sum_of_2_mult.fp32_in (null) 1: 60.32e-12
											annotation clk fp16_sum_of_2_mult.chainin (null) 1: 60.32e-12
											annotation clk fp16_sum_of_2_mult.result (null) 1: 60.32e-12
								interconnect 2 dsp_pb.reset fp16_sum_of_2_mult.reset
								interconnect 2 dsp_pb.clk fp16_sum_of_2_mult.clk
								interconnect 2 dsp_pb.mode_sigs fp16_sum_of_2_mult.mode_sigs
								interconnect 2 dsp_pb.datain[15:0] fp16_sum_of_2_mult.top_a
								interconnect 2 dsp_pb.datain[31:16] fp16_sum_of_2_mult.top_b
								interconnect 2 fp16_sum_of_2_mult.result dsp_pb.resulta[31:0]
								interconnect 2 dsp_pb.datain[47:32] fp16_sum_of_2_mult.bot_a
								interconnect 2 dsp_pb.datain[63:48] fp16_sum_of_2_mult.bot_b
								interconnect 2 fp16_sum_of_2_mult.result dsp_pb.resulta[63:32]
								interconnect 2 dsp_pb.chainin[31:0] fp16_sum_of_2_mult.chainin
								interconnect 2 dsp_pb.datain[95:64] fp16_sum_of_2_mult.fp32_in
								interconnect 2 fp16_sum_of_2_mult.chainout dsp_pb.chainout[31:0]
							mode fp16_sum_of_products_2_accum_mode:
								pb_type name: fp16_sum_of_2_accum
									blif_model: .subckt fp16_sop2_accum
									class_type: 0
									num_modes: 0
									num_ports: 9
									port mode_sigs type 0 num_pins 11
									port reset type 0 num_pins 1
									port top_a type 0 num_pins 16
									port top_b type 0 num_pins 16
									port bot_a type 0 num_pins 16
									port bot_b type 0 num_pins 16
									port result type 1 num_pins 32
									port chainout type 1 num_pins 32
									port clk type 0 num_pins 1
											annotation (null) fp16_sum_of_2_accum.mode_sigs fp16_sum_of_2_accum.result 1: 2.56e-9
											annotation (null) fp16_sum_of_2_accum.top_a fp16_sum_of_2_accum.result 1: 2.56e-9
											annotation (null) fp16_sum_of_2_accum.top_b fp16_sum_of_2_accum.result 1: 2.56e-9
											annotation (null) fp16_sum_of_2_accum.bot_a fp16_sum_of_2_accum.result 1: 2.56e-9
											annotation (null) fp16_sum_of_2_accum.bot_b fp16_sum_of_2_accum.result 1: 2.56e-9
											annotation (null) fp16_sum_of_2_accum.reset fp16_sum_of_2_accum.result 1: 2.56e-9
											annotation (null) fp16_sum_of_2_accum.mode_sigs fp16_sum_of_2_accum.chainout 1: 2.56e-9
											annotation (null) fp16_sum_of_2_accum.top_a fp16_sum_of_2_accum.chainout 1: 2.56e-9
											annotation (null) fp16_sum_of_2_accum.top_b fp16_sum_of_2_accum.chainout 1: 2.56e-9
											annotation (null) fp16_sum_of_2_accum.bot_a fp16_sum_of_2_accum.chainout 1: 2.56e-9
											annotation (null) fp16_sum_of_2_accum.bot_b fp16_sum_of_2_accum.chainout 1: 2.56e-9
											annotation (null) fp16_sum_of_2_accum.reset fp16_sum_of_2_accum.chainout 1: 2.56e-9
											annotation clk fp16_sum_of_2_accum.mode_sigs (null) 1: 18.91e-12
											annotation clk fp16_sum_of_2_accum.top_a (null) 1: 18.91e-12
											annotation clk fp16_sum_of_2_accum.top_b (null) 1: 18.91e-12
											annotation clk fp16_sum_of_2_accum.bot_a (null) 1: 18.91e-12
											annotation clk fp16_sum_of_2_accum.bot_b (null) 1: 18.91e-12
											annotation clk fp16_sum_of_2_accum.reset (null) 1: 18.91e-12
											annotation clk fp16_sum_of_2_accum.result (null) 1: 18.91e-12
											annotation clk fp16_sum_of_2_accum.mode_sigs (null) 1: 60.32e-12
											annotation clk fp16_sum_of_2_accum.top_a (null) 1: 60.32e-12
											annotation clk fp16_sum_of_2_accum.top_b (null) 1: 60.32e-12
											annotation clk fp16_sum_of_2_accum.bot_a (null) 1: 60.32e-12
											annotation clk fp16_sum_of_2_accum.bot_b (null) 1: 60.32e-12
											annotation clk fp16_sum_of_2_accum.reset (null) 1: 60.32e-12
											annotation clk fp16_sum_of_2_accum.result (null) 1: 60.32e-12
								interconnect 2 dsp_pb.mode_sigs fp16_sum_of_2_accum.mode_sigs
								interconnect 2 dsp_pb.reset fp16_sum_of_2_accum.reset
								interconnect 2 dsp_pb.clk fp16_sum_of_2_accum.clk
								interconnect 2 dsp_pb.datain[15:0] fp16_sum_of_2_accum.top_a
								interconnect 2 dsp_pb.datain[31:16] fp16_sum_of_2_accum.top_b
								interconnect 2 fp16_sum_of_2_accum.result dsp_pb.resulta[31:0]
								interconnect 2 dsp_pb.datain[47:32] fp16_sum_of_2_accum.bot_a
								interconnect 2 dsp_pb.datain[63:48] fp16_sum_of_2_accum.bot_b
								interconnect 2 fp16_sum_of_2_accum.result dsp_pb.resulta[63:32]
								interconnect 2 fp16_sum_of_2_accum.chainout dsp_pb.chainout[31:0]
							mode fp16_mult_fp32_add:
								pb_type name: fp16_mult_fp32_add
									blif_model: .subckt fp16_mult_fp32_add
									class_type: 0
									num_modes: 0
									num_ports: 11
									port mode_sigs type 0 num_pins 11
									port reset type 0 num_pins 1
									port top_a type 0 num_pins 16
									port top_b type 0 num_pins 16
									port bot_a type 0 num_pins 16
									port bot_b type 0 num_pins 16
									port fp32_in type 0 num_pins 32
									port chainin type 0 num_pins 32
									port result type 1 num_pins 32
									port chainout type 1 num_pins 32
									port clk type 0 num_pins 1
											annotation (null) fp16_mult_fp32_add.reset fp16_mult_fp32_add.result 1: 2.56e-9
											annotation (null) fp16_mult_fp32_add.mode_sigs fp16_mult_fp32_add.result 1: 2.56e-9
											annotation (null) fp16_mult_fp32_add.top_a fp16_mult_fp32_add.result 1: 2.56e-9
											annotation (null) fp16_mult_fp32_add.top_b fp16_mult_fp32_add.result 1: 2.56e-9
											annotation (null) fp16_mult_fp32_add.bot_a fp16_mult_fp32_add.result 1: 2.56e-9
											annotation (null) fp16_mult_fp32_add.bot_b fp16_mult_fp32_add.result 1: 2.56e-9
											annotation (null) fp16_mult_fp32_add.chainin fp16_mult_fp32_add.result 1: 2.56e-9
											annotation (null) fp16_mult_fp32_add.fp32_in fp16_mult_fp32_add.result 1: 2.56e-9
											annotation (null) fp16_mult_fp32_add.reset fp16_mult_fp32_add.chainout 1: 2.56e-9
											annotation (null) fp16_mult_fp32_add.mode_sigs fp16_mult_fp32_add.chainout 1: 2.56e-9
											annotation (null) fp16_mult_fp32_add.top_a fp16_mult_fp32_add.chainout 1: 2.56e-9
											annotation (null) fp16_mult_fp32_add.top_b fp16_mult_fp32_add.chainout 1: 2.56e-9
											annotation (null) fp16_mult_fp32_add.bot_a fp16_mult_fp32_add.chainout 1: 2.56e-9
											annotation (null) fp16_mult_fp32_add.bot_b fp16_mult_fp32_add.chainout 1: 2.56e-9
											annotation (null) fp16_mult_fp32_add.chainin fp16_mult_fp32_add.chainout 1: 2.56e-9
											annotation (null) fp16_mult_fp32_add.fp32_in fp16_mult_fp32_add.chainout 1: 2.56e-9
											annotation clk fp16_mult_fp32_add.mode_sigs (null) 1: 18.91e-12
											annotation clk fp16_mult_fp32_add.top_a (null) 1: 18.91e-12
											annotation clk fp16_mult_fp32_add.top_b (null) 1: 18.91e-12
											annotation clk fp16_mult_fp32_add.bot_a (null) 1: 18.91e-12
											annotation clk fp16_mult_fp32_add.bot_b (null) 1: 18.91e-12
											annotation clk fp16_mult_fp32_add.reset (null) 1: 18.91e-12
											annotation clk fp16_mult_fp32_add.chainin (null) 1: 18.91e-12
											annotation clk fp16_mult_fp32_add.fp32_in (null) 1: 18.91e-12
											annotation clk fp16_mult_fp32_add.result (null) 1: 18.91e-12
											annotation clk fp16_mult_fp32_add.mode_sigs (null) 1: 60.32e-12
											annotation clk fp16_mult_fp32_add.top_a (null) 1: 60.32e-12
											annotation clk fp16_mult_fp32_add.top_b (null) 1: 60.32e-12
											annotation clk fp16_mult_fp32_add.bot_a (null) 1: 60.32e-12
											annotation clk fp16_mult_fp32_add.bot_b (null) 1: 60.32e-12
											annotation clk fp16_mult_fp32_add.reset (null) 1: 60.32e-12
											annotation clk fp16_mult_fp32_add.chainin (null) 1: 60.32e-12
											annotation clk fp16_mult_fp32_add.fp32_in (null) 1: 60.32e-12
											annotation clk fp16_mult_fp32_add.result (null) 1: 60.32e-12
								interconnect 2 dsp_pb.clk fp16_mult_fp32_add.clk
								interconnect 2 dsp_pb.reset fp16_mult_fp32_add.reset
								interconnect 2 dsp_pb.mode_sigs fp16_mult_fp32_add.mode_sigs
								interconnect 2 dsp_pb.datain[15:0] fp16_mult_fp32_add.top_a
								interconnect 2 dsp_pb.datain[31:16] fp16_mult_fp32_add.top_b
								interconnect 2 fp16_mult_fp32_add.result dsp_pb.resulta[31:0]
								interconnect 2 dsp_pb.datain[47:32] fp16_mult_fp32_add.bot_a
								interconnect 2 dsp_pb.datain[63:48] fp16_mult_fp32_add.bot_b
								interconnect 2 fp16_mult_fp32_add.result dsp_pb.resulta[63:32]
								interconnect 2 dsp_pb.chainin[31:0] fp16_mult_fp32_add.chainin
								interconnect 2 dsp_pb.datain[95:64]] fp16_mult_fp32_add.fp32_in
								interconnect 2 fp16_mult_fp32_add.chainout dsp_pb.chainout[31:0]
							mode fp16_mult_fp32_accum:
								pb_type name: fp16_mult_fp32_accum
									blif_model: .subckt fp16_mult_fp32_accum
									class_type: 0
									num_modes: 0
									num_ports: 10
									port mode_sigs type 0 num_pins 11
									port reset type 0 num_pins 1
									port top_a type 0 num_pins 16
									port top_b type 0 num_pins 16
									port bot_a type 0 num_pins 16
									port bot_b type 0 num_pins 16
									port fp32_in type 0 num_pins 32
									port result type 1 num_pins 32
									port chainout type 1 num_pins 32
									port clk type 0 num_pins 1
											annotation (null) fp16_mult_fp32_accum.mode_sigs fp16_mult_fp32_accum.result 1: 2.56e-9
											annotation (null) fp16_mult_fp32_accum.top_a fp16_mult_fp32_accum.result 1: 2.56e-9
											annotation (null) fp16_mult_fp32_accum.top_b fp16_mult_fp32_accum.result 1: 2.56e-9
											annotation (null) fp16_mult_fp32_accum.bot_a fp16_mult_fp32_accum.result 1: 2.56e-9
											annotation (null) fp16_mult_fp32_accum.bot_b fp16_mult_fp32_accum.result 1: 2.56e-9
											annotation (null) fp16_mult_fp32_accum.fp32_in fp16_mult_fp32_accum.result 1: 2.56e-9
											annotation (null) fp16_mult_fp32_accum.reset fp16_mult_fp32_accum.result 1: 2.56e-9
											annotation (null) fp16_mult_fp32_accum.mode_sigs fp16_mult_fp32_accum.chainout 1: 2.56e-9
											annotation (null) fp16_mult_fp32_accum.top_a fp16_mult_fp32_accum.chainout 1: 2.56e-9
											annotation (null) fp16_mult_fp32_accum.top_b fp16_mult_fp32_accum.chainout 1: 2.56e-9
											annotation (null) fp16_mult_fp32_accum.bot_a fp16_mult_fp32_accum.chainout 1: 2.56e-9
											annotation (null) fp16_mult_fp32_accum.bot_b fp16_mult_fp32_accum.chainout 1: 2.56e-9
											annotation (null) fp16_mult_fp32_accum.fp32_in fp16_mult_fp32_accum.chainout 1: 2.56e-9
											annotation (null) fp16_mult_fp32_accum.reset fp16_mult_fp32_accum.chainout 1: 2.56e-9
											annotation clk fp16_mult_fp32_accum.mode_sigs (null) 1: 18.91e-12
											annotation clk fp16_mult_fp32_accum.reset (null) 1: 18.91e-12
											annotation clk fp16_mult_fp32_accum.top_a (null) 1: 18.91e-12
											annotation clk fp16_mult_fp32_accum.top_b (null) 1: 18.91e-12
											annotation clk fp16_mult_fp32_accum.bot_a (null) 1: 18.91e-12
											annotation clk fp16_mult_fp32_accum.bot_b (null) 1: 18.91e-12
											annotation clk fp16_mult_fp32_accum.fp32_in (null) 1: 18.91e-12
											annotation clk fp16_mult_fp32_accum.result (null) 1: 18.91e-12
											annotation clk fp16_mult_fp32_accum.mode_sigs (null) 1: 60.32e-12
											annotation clk fp16_mult_fp32_accum.reset (null) 1: 60.32e-12
											annotation clk fp16_mult_fp32_accum.top_a (null) 1: 60.32e-12
											annotation clk fp16_mult_fp32_accum.top_b (null) 1: 60.32e-12
											annotation clk fp16_mult_fp32_accum.bot_a (null) 1: 60.32e-12
											annotation clk fp16_mult_fp32_accum.bot_b (null) 1: 60.32e-12
											annotation clk fp16_mult_fp32_accum.fp32_in (null) 1: 60.32e-12
											annotation clk fp16_mult_fp32_accum.result (null) 1: 60.32e-12
								interconnect 2 dsp_pb.mode_sigs fp16_mult_fp32_accum.mode_sigs
								interconnect 2 dsp_pb.reset fp16_mult_fp32_accum.reset
								interconnect 2 dsp_pb.clk fp16_mult_fp32_accum.clk
								interconnect 2 dsp_pb.datain[15:0] fp16_mult_fp32_accum.top_a
								interconnect 2 dsp_pb.datain[31:16] fp16_mult_fp32_accum.top_b
								interconnect 2 fp16_mult_fp32_accum.result dsp_pb.resulta[31:0]
								interconnect 2 dsp_pb.datain[47:32] fp16_mult_fp32_accum.bot_a
								interconnect 2 dsp_pb.datain[63:48] fp16_mult_fp32_accum.bot_b
								interconnect 2 fp16_mult_fp32_accum.result dsp_pb.resulta[63:32]
								interconnect 2 dsp_pb.datain[95:64] fp16_mult_fp32_accum.fp32_in
								interconnect 2 fp16_mult_fp32_accum.chainout dsp_pb.chainout[31:0]
							mode fp32_mult_then_add:
								pb_type name: fp32_mult_then_add
									blif_model: .subckt fp32_mult_then_add
									class_type: 0
									num_modes: 0
									num_ports: 9
									port reset type 0 num_pins 1
									port mode_sigs type 0 num_pins 11
									port a type 0 num_pins 32
									port b type 0 num_pins 32
									port fp32_in type 0 num_pins 32
									port chainin type 0 num_pins 32
									port result type 1 num_pins 32
									port chainout type 1 num_pins 32
									port clk type 0 num_pins 1
											annotation (null) fp32_mult_then_add.reset fp32_mult_then_add.result 1: 2.56e-9
											annotation (null) fp32_mult_then_add.mode_sigs fp32_mult_then_add.result 1: 2.56e-9
											annotation (null) fp32_mult_then_add.a fp32_mult_then_add.result 1: 2.56e-9
											annotation (null) fp32_mult_then_add.b fp32_mult_then_add.result 1: 2.56e-9
											annotation (null) fp32_mult_then_add.chainin fp32_mult_then_add.result 1: 2.56e-9
											annotation (null) fp32_mult_then_add.fp32_in fp32_mult_then_add.result 1: 2.56e-9
											annotation (null) fp32_mult_then_add.reset fp32_mult_then_add.chainout 1: 2.56e-9
											annotation (null) fp32_mult_then_add.mode_sigs fp32_mult_then_add.chainout 1: 2.56e-9
											annotation (null) fp32_mult_then_add.a fp32_mult_then_add.chainout 1: 2.56e-9
											annotation (null) fp32_mult_then_add.b fp32_mult_then_add.chainout 1: 2.56e-9
											annotation (null) fp32_mult_then_add.chainin fp32_mult_then_add.chainout 1: 2.56e-9
											annotation (null) fp32_mult_then_add.fp32_in fp32_mult_then_add.chainout 1: 2.56e-9
											annotation clk fp32_mult_then_add.reset (null) 1: 18.91e-12
											annotation clk fp32_mult_then_add.mode_sigs (null) 1: 18.91e-12
											annotation clk fp32_mult_then_add.a (null) 1: 18.91e-12
											annotation clk fp32_mult_then_add.b (null) 1: 18.91e-12
											annotation clk fp32_mult_then_add.chainin (null) 1: 18.91e-12
											annotation clk fp32_mult_then_add.fp32_in (null) 1: 18.91e-12
											annotation clk fp32_mult_then_add.result (null) 1: 18.91e-12
											annotation clk fp32_mult_then_add.reset (null) 1: 60.32e-12
											annotation clk fp32_mult_then_add.mode_sigs (null) 1: 60.32e-12
											annotation clk fp32_mult_then_add.a (null) 1: 60.32e-12
											annotation clk fp32_mult_then_add.b (null) 1: 60.32e-12
											annotation clk fp32_mult_then_add.chainin (null) 1: 60.32e-12
											annotation clk fp32_mult_then_add.fp32_in (null) 1: 60.32e-12
											annotation clk fp32_mult_then_add.result (null) 1: 60.32e-12
								interconnect 2 dsp_pb.reset fp32_mult_then_add.reset
								interconnect 2 dsp_pb.clk fp32_mult_then_add.clk
								interconnect 2 dsp_pb.mode_sigs fp32_mult_then_add.mode_sigs
								interconnect 2 dsp_pb.datain[31:0] fp32_mult_then_add.a
								interconnect 2 dsp_pb.datain[63:32] fp32_mult_then_add.b
								interconnect 2 fp32_mult_then_add.result dsp_pb.resulta[31:0]
								interconnect 2 dsp_pb.chainin[31:0] fp32_mult_then_add.chainin
								interconnect 2 dsp_pb.datain[95:64]] fp32_mult_then_add.fp32_in
								interconnect 2 fp32_mult_then_add.chainout dsp_pb.chainout[31:0]
							mode fp32_mult_add:
								pb_type name: fp32_mult_add
									blif_model: .subckt fp32_mult_add
									class_type: 0
									num_modes: 0
									num_ports: 9
									port reset type 0 num_pins 1
									port mode_sigs type 0 num_pins 11
									port a type 0 num_pins 32
									port b type 0 num_pins 32
									port fp32_in type 0 num_pins 32
									port chainin type 0 num_pins 32
									port result type 1 num_pins 32
									port chainout type 1 num_pins 32
									port clk type 0 num_pins 1
											annotation (null) fp32_mult_add.reset fp32_mult_add.result 1: 2.56e-9
											annotation (null) fp32_mult_add.mode_sigs fp32_mult_add.result 1: 2.56e-9
											annotation (null) fp32_mult_add.a fp32_mult_add.result 1: 2.56e-9
											annotation (null) fp32_mult_add.b fp32_mult_add.result 1: 2.56e-9
											annotation (null) fp32_mult_add.chainin fp32_mult_add.result 1: 2.56e-9
											annotation (null) fp32_mult_add.fp32_in fp32_mult_add.result 1: 2.56e-9
											annotation (null) fp32_mult_add.reset fp32_mult_add.chainout 1: 2.56e-9
											annotation (null) fp32_mult_add.mode_sigs fp32_mult_add.chainout 1: 2.56e-9
											annotation (null) fp32_mult_add.a fp32_mult_add.chainout 1: 2.56e-9
											annotation (null) fp32_mult_add.b fp32_mult_add.chainout 1: 2.56e-9
											annotation (null) fp32_mult_add.chainin fp32_mult_add.chainout 1: 2.56e-9
											annotation (null) fp32_mult_add.fp32_in fp32_mult_add.chainout 1: 2.56e-9
											annotation clk fp32_mult_add.reset (null) 1: 18.91e-12
											annotation clk fp32_mult_add.mode_sigs (null) 1: 18.91e-12
											annotation clk fp32_mult_add.a (null) 1: 18.91e-12
											annotation clk fp32_mult_add.b (null) 1: 18.91e-12
											annotation clk fp32_mult_add.chainin (null) 1: 18.91e-12
											annotation clk fp32_mult_add.fp32_in (null) 1: 18.91e-12
											annotation clk fp32_mult_add.result (null) 1: 18.91e-12
											annotation clk fp32_mult_add.reset (null) 1: 60.32e-12
											annotation clk fp32_mult_add.mode_sigs (null) 1: 60.32e-12
											annotation clk fp32_mult_add.a (null) 1: 60.32e-12
											annotation clk fp32_mult_add.b (null) 1: 60.32e-12
											annotation clk fp32_mult_add.chainin (null) 1: 60.32e-12
											annotation clk fp32_mult_add.fp32_in (null) 1: 60.32e-12
											annotation clk fp32_mult_add.result (null) 1: 60.32e-12
								interconnect 2 dsp_pb.reset fp32_mult_add.reset
								interconnect 2 dsp_pb.clk fp32_mult_add.clk
								interconnect 2 dsp_pb.mode_sigs fp32_mult_add.mode_sigs
								interconnect 2 dsp_pb.datain[31:0] fp32_mult_add.a
								interconnect 2 dsp_pb.datain[63:32] fp32_mult_add.b
								interconnect 2 fp32_mult_add.result dsp_pb.resulta[31:0]
								interconnect 2 dsp_pb.chainin[31:0] fp32_mult_add.chainin
								interconnect 2 dsp_pb.datain[95:64]] fp32_mult_add.fp32_in
								interconnect 2 fp32_mult_add.chainout dsp_pb.chainout[31:0]
							power method: auto-size
						interconnect 2 dsp.dsp_I1[10:0] dsp_pb.mode_sigs
						interconnect 2 dsp.dsp_I1[63:11] dsp_pb.datain[52:0]
						interconnect 2 dsp.dsp_I2 dsp_pb.datain[115:53]
						interconnect 2 dsp.reset dsp_pb.reset
						interconnect 2 dsp.chainin dsp_pb.chainin
						interconnect 2 dsp_pb.chainout dsp.chainout
						interconnect 2 dsp_pb.resulta dsp.resulta
						interconnect 2 dsp_pb.resultb dsp.resultb
						interconnect 2 dsp.clk dsp_pb.clk
					power method: sum-of-children
				interconnect 2 dsp_top.dsp_I1[0] dsp.dsp_I1[0]
				interconnect 2 dsp_top.dsp_I1[1] dsp.dsp_I1[1]
				interconnect 2 dsp_top.dsp_I1[2] dsp.dsp_I1[2]
				interconnect 2 dsp_top.dsp_I1[3] dsp.dsp_I1[3]
				interconnect 2 dsp_top.dsp_I1[4] dsp.dsp_I1[4]
				interconnect 2 dsp_top.dsp_I1[7:5] dsp.dsp_I1[7:5]
				interconnect 2 dsp_top.dsp_I1[8] dsp.dsp_I1[8]
				interconnect 2 dsp_top.dsp_I1[9] dsp.dsp_I1[9]
				interconnect 2 dsp_top.dsp_I1[10] dsp.dsp_I1[10]
				interconnect 2 dsp_top.dsp_I1[63:11] dsp.dsp_I1[63:11]
				interconnect 2 dsp_top.dsp_I2 dsp.dsp_I2
				interconnect 2 dsp_top.reset dsp.reset
				interconnect 2 dsp_top.chainin dsp.chainin
					annotation dsp_top.chainin dsp.chainin 1: 1179e-12
				interconnect 2 dsp.chainout dsp_top.chainout
					annotation dsp.chainout dsp_top.chainout 1: 1179e-12
				interconnect 2 dsp.resulta dsp_top.resulta
				interconnect 2 dsp.resultb dsp_top.resultb
				interconnect 2 dsp_top.clk dsp.clk
			power method: auto-size

		pb_type name: memory
			blif_model: (null)
			class_type: 0
			num_modes: 6
			num_ports: 7
			port addr1 type 0 num_pins 11
			port addr2 type 0 num_pins 11
			port data type 0 num_pins 96
			port we1 type 0 num_pins 1
			port we2 type 0 num_pins 1
			port out type 1 num_pins 96
			port clk type 0 num_pins 1
			mode mem_pim:
				pb_type name: mem_pim
					blif_model: .subckt bram_pim
					class_type: 0
					num_modes: 0
					num_ports: 5
					port addr type 0 num_pins 9
					port data type 0 num_pins 96
					port we type 0 num_pins 1
					port out type 1 num_pins 8
					port clk type 0 num_pins 1
							annotation (null) mem_pim.addr mem_pim.out 1: 12.66e-9
							annotation (null) mem_pim.data mem_pim.out 1: 12.66e-9
							annotation (null) mem_pim.we mem_pim.out 1: 12.66e-9
							annotation clk mem_pim.addr (null) 1: 51.12e-12
							annotation clk mem_pim.data (null) 1: 51.12e-12
							annotation clk mem_pim.we (null) 1: 51.12e-12
							annotation clk mem_pim.out (null) 1: 18.91e-12
							annotation clk mem_pim.addr (null) 1: 60.32e-12
							annotation clk mem_pim.data (null) 1: 60.32e-12
							annotation clk mem_pim.we (null) 1: 60.32e-12
							annotation clk mem_pim.out (null) 1: 60.32e-12
					power method: pin-toggle
						port clk type 0 num_pins 1
							energy_per_toggle 9.000000e-12
				interconnect 2 memory.addr1[8:0] mem_pim.addr
				interconnect 2 memory.data[95:0] mem_pim.data
				interconnect 2 memory.we1 mem_pim.we
				interconnect 2 mem_pim.out[7:0] memory.out[7:0]
				interconnect 2 memory.clk mem_pim.clk
			mode mem_512x40_sp:
				pb_type name: mem_512x40_sp
					blif_model: (null)
					class_type: 3
					num_modes: 1
					num_ports: 5
					port addr type 0 num_pins 9
					port data type 0 num_pins 40
					port we type 0 num_pins 1
					port out type 1 num_pins 40
					port clk type 0 num_pins 1
					mode memory_slice:
						pb_type name: memory_slice
							blif_model: .subckt single_port_ram
							class_type: 3
							num_modes: 0
							num_ports: 5
							port addr type 0 num_pins 9
							port data type 0 num_pins 1
							port we type 0 num_pins 1
							port out type 1 num_pins 1
							port clk type 0 num_pins 1
									annotation (null) memory_slice.addr memory_slice.out 1: 8.05e-9
									annotation (null) memory_slice.data memory_slice.out 1: 8.05e-9
									annotation (null) memory_slice.we memory_slice.out 1: 8.05e-9
									annotation clk memory_slice.addr (null) 1: 51.12e-12
									annotation clk memory_slice.data (null) 1: 51.12e-12
									annotation clk memory_slice.we (null) 1: 51.12e-12
									annotation clk memory_slice.out (null) 1: 18.91e-12
									annotation clk memory_slice.addr (null) 1: 60.32e-12
									annotation clk memory_slice.data (null) 1: 60.32e-12
									annotation clk memory_slice.we (null) 1: 60.32e-12
									annotation clk memory_slice.out (null) 1: 60.32e-12
						interconnect 2 mem_512x40_sp.addr memory_slice[0:0].addr
						interconnect 2 mem_512x40_sp.addr memory_slice[1:1].addr
						interconnect 2 mem_512x40_sp.addr memory_slice[2:2].addr
						interconnect 2 mem_512x40_sp.addr memory_slice[3:3].addr
						interconnect 2 mem_512x40_sp.addr memory_slice[4:4].addr
						interconnect 2 mem_512x40_sp.addr memory_slice[5:5].addr
						interconnect 2 mem_512x40_sp.addr memory_slice[6:6].addr
						interconnect 2 mem_512x40_sp.addr memory_slice[7:7].addr
						interconnect 2 mem_512x40_sp.addr memory_slice[8:8].addr
						interconnect 2 mem_512x40_sp.addr memory_slice[9:9].addr
						interconnect 2 mem_512x40_sp.addr memory_slice[10:10].addr
						interconnect 2 mem_512x40_sp.addr memory_slice[11:11].addr
						interconnect 2 mem_512x40_sp.addr memory_slice[12:12].addr
						interconnect 2 mem_512x40_sp.addr memory_slice[13:13].addr
						interconnect 2 mem_512x40_sp.addr memory_slice[14:14].addr
						interconnect 2 mem_512x40_sp.addr memory_slice[15:15].addr
						interconnect 2 mem_512x40_sp.addr memory_slice[16:16].addr
						interconnect 2 mem_512x40_sp.addr memory_slice[17:17].addr
						interconnect 2 mem_512x40_sp.addr memory_slice[18:18].addr
						interconnect 2 mem_512x40_sp.addr memory_slice[19:19].addr
						interconnect 2 mem_512x40_sp.addr memory_slice[20:20].addr
						interconnect 2 mem_512x40_sp.addr memory_slice[21:21].addr
						interconnect 2 mem_512x40_sp.addr memory_slice[22:22].addr
						interconnect 2 mem_512x40_sp.addr memory_slice[23:23].addr
						interconnect 2 mem_512x40_sp.addr memory_slice[24:24].addr
						interconnect 2 mem_512x40_sp.addr memory_slice[25:25].addr
						interconnect 2 mem_512x40_sp.addr memory_slice[26:26].addr
						interconnect 2 mem_512x40_sp.addr memory_slice[27:27].addr
						interconnect 2 mem_512x40_sp.addr memory_slice[28:28].addr
						interconnect 2 mem_512x40_sp.addr memory_slice[29:29].addr
						interconnect 2 mem_512x40_sp.addr memory_slice[30:30].addr
						interconnect 2 mem_512x40_sp.addr memory_slice[31:31].addr
						interconnect 2 mem_512x40_sp.addr memory_slice[32:32].addr
						interconnect 2 mem_512x40_sp.addr memory_slice[33:33].addr
						interconnect 2 mem_512x40_sp.addr memory_slice[34:34].addr
						interconnect 2 mem_512x40_sp.addr memory_slice[35:35].addr
						interconnect 2 mem_512x40_sp.addr memory_slice[36:36].addr
						interconnect 2 mem_512x40_sp.addr memory_slice[37:37].addr
						interconnect 2 mem_512x40_sp.addr memory_slice[38:38].addr
						interconnect 2 mem_512x40_sp.addr memory_slice[39:39].addr
						interconnect 2 mem_512x40_sp.data memory_slice[39:0].data
						interconnect 2 mem_512x40_sp.we memory_slice[0:0].we
						interconnect 2 mem_512x40_sp.we memory_slice[1:1].we
						interconnect 2 mem_512x40_sp.we memory_slice[2:2].we
						interconnect 2 mem_512x40_sp.we memory_slice[3:3].we
						interconnect 2 mem_512x40_sp.we memory_slice[4:4].we
						interconnect 2 mem_512x40_sp.we memory_slice[5:5].we
						interconnect 2 mem_512x40_sp.we memory_slice[6:6].we
						interconnect 2 mem_512x40_sp.we memory_slice[7:7].we
						interconnect 2 mem_512x40_sp.we memory_slice[8:8].we
						interconnect 2 mem_512x40_sp.we memory_slice[9:9].we
						interconnect 2 mem_512x40_sp.we memory_slice[10:10].we
						interconnect 2 mem_512x40_sp.we memory_slice[11:11].we
						interconnect 2 mem_512x40_sp.we memory_slice[12:12].we
						interconnect 2 mem_512x40_sp.we memory_slice[13:13].we
						interconnect 2 mem_512x40_sp.we memory_slice[14:14].we
						interconnect 2 mem_512x40_sp.we memory_slice[15:15].we
						interconnect 2 mem_512x40_sp.we memory_slice[16:16].we
						interconnect 2 mem_512x40_sp.we memory_slice[17:17].we
						interconnect 2 mem_512x40_sp.we memory_slice[18:18].we
						interconnect 2 mem_512x40_sp.we memory_slice[19:19].we
						interconnect 2 mem_512x40_sp.we memory_slice[20:20].we
						interconnect 2 mem_512x40_sp.we memory_slice[21:21].we
						interconnect 2 mem_512x40_sp.we memory_slice[22:22].we
						interconnect 2 mem_512x40_sp.we memory_slice[23:23].we
						interconnect 2 mem_512x40_sp.we memory_slice[24:24].we
						interconnect 2 mem_512x40_sp.we memory_slice[25:25].we
						interconnect 2 mem_512x40_sp.we memory_slice[26:26].we
						interconnect 2 mem_512x40_sp.we memory_slice[27:27].we
						interconnect 2 mem_512x40_sp.we memory_slice[28:28].we
						interconnect 2 mem_512x40_sp.we memory_slice[29:29].we
						interconnect 2 mem_512x40_sp.we memory_slice[30:30].we
						interconnect 2 mem_512x40_sp.we memory_slice[31:31].we
						interconnect 2 mem_512x40_sp.we memory_slice[32:32].we
						interconnect 2 mem_512x40_sp.we memory_slice[33:33].we
						interconnect 2 mem_512x40_sp.we memory_slice[34:34].we
						interconnect 2 mem_512x40_sp.we memory_slice[35:35].we
						interconnect 2 mem_512x40_sp.we memory_slice[36:36].we
						interconnect 2 mem_512x40_sp.we memory_slice[37:37].we
						interconnect 2 mem_512x40_sp.we memory_slice[38:38].we
						interconnect 2 mem_512x40_sp.we memory_slice[39:39].we
						interconnect 2 memory_slice[39:0].out mem_512x40_sp.out
						interconnect 2 mem_512x40_sp.clk memory_slice[0:0].clk
						interconnect 2 mem_512x40_sp.clk memory_slice[1:1].clk
						interconnect 2 mem_512x40_sp.clk memory_slice[2:2].clk
						interconnect 2 mem_512x40_sp.clk memory_slice[3:3].clk
						interconnect 2 mem_512x40_sp.clk memory_slice[4:4].clk
						interconnect 2 mem_512x40_sp.clk memory_slice[5:5].clk
						interconnect 2 mem_512x40_sp.clk memory_slice[6:6].clk
						interconnect 2 mem_512x40_sp.clk memory_slice[7:7].clk
						interconnect 2 mem_512x40_sp.clk memory_slice[8:8].clk
						interconnect 2 mem_512x40_sp.clk memory_slice[9:9].clk
						interconnect 2 mem_512x40_sp.clk memory_slice[10:10].clk
						interconnect 2 mem_512x40_sp.clk memory_slice[11:11].clk
						interconnect 2 mem_512x40_sp.clk memory_slice[12:12].clk
						interconnect 2 mem_512x40_sp.clk memory_slice[13:13].clk
						interconnect 2 mem_512x40_sp.clk memory_slice[14:14].clk
						interconnect 2 mem_512x40_sp.clk memory_slice[15:15].clk
						interconnect 2 mem_512x40_sp.clk memory_slice[16:16].clk
						interconnect 2 mem_512x40_sp.clk memory_slice[17:17].clk
						interconnect 2 mem_512x40_sp.clk memory_slice[18:18].clk
						interconnect 2 mem_512x40_sp.clk memory_slice[19:19].clk
						interconnect 2 mem_512x40_sp.clk memory_slice[20:20].clk
						interconnect 2 mem_512x40_sp.clk memory_slice[21:21].clk
						interconnect 2 mem_512x40_sp.clk memory_slice[22:22].clk
						interconnect 2 mem_512x40_sp.clk memory_slice[23:23].clk
						interconnect 2 mem_512x40_sp.clk memory_slice[24:24].clk
						interconnect 2 mem_512x40_sp.clk memory_slice[25:25].clk
						interconnect 2 mem_512x40_sp.clk memory_slice[26:26].clk
						interconnect 2 mem_512x40_sp.clk memory_slice[27:27].clk
						interconnect 2 mem_512x40_sp.clk memory_slice[28:28].clk
						interconnect 2 mem_512x40_sp.clk memory_slice[29:29].clk
						interconnect 2 mem_512x40_sp.clk memory_slice[30:30].clk
						interconnect 2 mem_512x40_sp.clk memory_slice[31:31].clk
						interconnect 2 mem_512x40_sp.clk memory_slice[32:32].clk
						interconnect 2 mem_512x40_sp.clk memory_slice[33:33].clk
						interconnect 2 mem_512x40_sp.clk memory_slice[34:34].clk
						interconnect 2 mem_512x40_sp.clk memory_slice[35:35].clk
						interconnect 2 mem_512x40_sp.clk memory_slice[36:36].clk
						interconnect 2 mem_512x40_sp.clk memory_slice[37:37].clk
						interconnect 2 mem_512x40_sp.clk memory_slice[38:38].clk
						interconnect 2 mem_512x40_sp.clk memory_slice[39:39].clk
					power method: pin-toggle
						port clk type 0 num_pins 1
							energy_per_toggle 9.000000e-12
				interconnect 2 memory.addr1[8:0] mem_512x40_sp.addr
				interconnect 2 memory.data[39:0] mem_512x40_sp.data[39:0]
				interconnect 2 memory.we1 mem_512x40_sp.we
				interconnect 2 mem_512x40_sp.out[39:0] memory.out[39:0]
				interconnect 2 memory.clk mem_512x40_sp.clk
			mode mem_1024x20_sp:
				pb_type name: mem_1024x20_sp
					blif_model: (null)
					class_type: 3
					num_modes: 1
					num_ports: 5
					port addr type 0 num_pins 10
					port data type 0 num_pins 20
					port we type 0 num_pins 1
					port out type 1 num_pins 20
					port clk type 0 num_pins 1
					mode memory_slice:
						pb_type name: memory_slice
							blif_model: .subckt single_port_ram
							class_type: 3
							num_modes: 0
							num_ports: 5
							port addr type 0 num_pins 10
							port data type 0 num_pins 1
							port we type 0 num_pins 1
							port out type 1 num_pins 1
							port clk type 0 num_pins 1
									annotation (null) memory_slice.addr memory_slice.out 1: 8.05e-9
									annotation (null) memory_slice.data memory_slice.out 1: 8.05e-9
									annotation (null) memory_slice.we memory_slice.out 1: 8.05e-9
									annotation clk memory_slice.addr (null) 1: 51.12e-12
									annotation clk memory_slice.data (null) 1: 51.12e-12
									annotation clk memory_slice.we (null) 1: 51.12e-12
									annotation clk memory_slice.out (null) 1: 18.91e-12
									annotation clk memory_slice.addr (null) 1: 60.32e-12
									annotation clk memory_slice.data (null) 1: 60.32e-12
									annotation clk memory_slice.we (null) 1: 60.32e-12
									annotation clk memory_slice.out (null) 1: 60.32e-12
						interconnect 2 mem_1024x20_sp.addr memory_slice[0:0].addr
						interconnect 2 mem_1024x20_sp.addr memory_slice[1:1].addr
						interconnect 2 mem_1024x20_sp.addr memory_slice[2:2].addr
						interconnect 2 mem_1024x20_sp.addr memory_slice[3:3].addr
						interconnect 2 mem_1024x20_sp.addr memory_slice[4:4].addr
						interconnect 2 mem_1024x20_sp.addr memory_slice[5:5].addr
						interconnect 2 mem_1024x20_sp.addr memory_slice[6:6].addr
						interconnect 2 mem_1024x20_sp.addr memory_slice[7:7].addr
						interconnect 2 mem_1024x20_sp.addr memory_slice[8:8].addr
						interconnect 2 mem_1024x20_sp.addr memory_slice[9:9].addr
						interconnect 2 mem_1024x20_sp.addr memory_slice[10:10].addr
						interconnect 2 mem_1024x20_sp.addr memory_slice[11:11].addr
						interconnect 2 mem_1024x20_sp.addr memory_slice[12:12].addr
						interconnect 2 mem_1024x20_sp.addr memory_slice[13:13].addr
						interconnect 2 mem_1024x20_sp.addr memory_slice[14:14].addr
						interconnect 2 mem_1024x20_sp.addr memory_slice[15:15].addr
						interconnect 2 mem_1024x20_sp.addr memory_slice[16:16].addr
						interconnect 2 mem_1024x20_sp.addr memory_slice[17:17].addr
						interconnect 2 mem_1024x20_sp.addr memory_slice[18:18].addr
						interconnect 2 mem_1024x20_sp.addr memory_slice[19:19].addr
						interconnect 2 mem_1024x20_sp.data memory_slice[19:0].data
						interconnect 2 mem_1024x20_sp.we memory_slice[0:0].we
						interconnect 2 mem_1024x20_sp.we memory_slice[1:1].we
						interconnect 2 mem_1024x20_sp.we memory_slice[2:2].we
						interconnect 2 mem_1024x20_sp.we memory_slice[3:3].we
						interconnect 2 mem_1024x20_sp.we memory_slice[4:4].we
						interconnect 2 mem_1024x20_sp.we memory_slice[5:5].we
						interconnect 2 mem_1024x20_sp.we memory_slice[6:6].we
						interconnect 2 mem_1024x20_sp.we memory_slice[7:7].we
						interconnect 2 mem_1024x20_sp.we memory_slice[8:8].we
						interconnect 2 mem_1024x20_sp.we memory_slice[9:9].we
						interconnect 2 mem_1024x20_sp.we memory_slice[10:10].we
						interconnect 2 mem_1024x20_sp.we memory_slice[11:11].we
						interconnect 2 mem_1024x20_sp.we memory_slice[12:12].we
						interconnect 2 mem_1024x20_sp.we memory_slice[13:13].we
						interconnect 2 mem_1024x20_sp.we memory_slice[14:14].we
						interconnect 2 mem_1024x20_sp.we memory_slice[15:15].we
						interconnect 2 mem_1024x20_sp.we memory_slice[16:16].we
						interconnect 2 mem_1024x20_sp.we memory_slice[17:17].we
						interconnect 2 mem_1024x20_sp.we memory_slice[18:18].we
						interconnect 2 mem_1024x20_sp.we memory_slice[19:19].we
						interconnect 2 memory_slice[19:0].out mem_1024x20_sp.out
						interconnect 2 mem_1024x20_sp.clk memory_slice[0:0].clk
						interconnect 2 mem_1024x20_sp.clk memory_slice[1:1].clk
						interconnect 2 mem_1024x20_sp.clk memory_slice[2:2].clk
						interconnect 2 mem_1024x20_sp.clk memory_slice[3:3].clk
						interconnect 2 mem_1024x20_sp.clk memory_slice[4:4].clk
						interconnect 2 mem_1024x20_sp.clk memory_slice[5:5].clk
						interconnect 2 mem_1024x20_sp.clk memory_slice[6:6].clk
						interconnect 2 mem_1024x20_sp.clk memory_slice[7:7].clk
						interconnect 2 mem_1024x20_sp.clk memory_slice[8:8].clk
						interconnect 2 mem_1024x20_sp.clk memory_slice[9:9].clk
						interconnect 2 mem_1024x20_sp.clk memory_slice[10:10].clk
						interconnect 2 mem_1024x20_sp.clk memory_slice[11:11].clk
						interconnect 2 mem_1024x20_sp.clk memory_slice[12:12].clk
						interconnect 2 mem_1024x20_sp.clk memory_slice[13:13].clk
						interconnect 2 mem_1024x20_sp.clk memory_slice[14:14].clk
						interconnect 2 mem_1024x20_sp.clk memory_slice[15:15].clk
						interconnect 2 mem_1024x20_sp.clk memory_slice[16:16].clk
						interconnect 2 mem_1024x20_sp.clk memory_slice[17:17].clk
						interconnect 2 mem_1024x20_sp.clk memory_slice[18:18].clk
						interconnect 2 mem_1024x20_sp.clk memory_slice[19:19].clk
					power method: pin-toggle
						port clk type 0 num_pins 1
							energy_per_toggle 9.000000e-12
				interconnect 2 memory.addr1[9:0] mem_1024x20_sp.addr
				interconnect 2 memory.data[19:0] mem_1024x20_sp.data
				interconnect 2 memory.we1 mem_1024x20_sp.we
				interconnect 2 mem_1024x20_sp.out memory.out[19:0]
				interconnect 2 memory.clk mem_1024x20_sp.clk
			mode mem_2048x10_sp:
				pb_type name: mem_2048x10_sp
					blif_model: (null)
					class_type: 3
					num_modes: 1
					num_ports: 5
					port addr type 0 num_pins 11
					port data type 0 num_pins 10
					port we type 0 num_pins 1
					port out type 1 num_pins 10
					port clk type 0 num_pins 1
					mode memory_slice:
						pb_type name: memory_slice
							blif_model: .subckt single_port_ram
							class_type: 3
							num_modes: 0
							num_ports: 5
							port addr type 0 num_pins 11
							port data type 0 num_pins 1
							port we type 0 num_pins 1
							port out type 1 num_pins 1
							port clk type 0 num_pins 1
									annotation (null) memory_slice.addr memory_slice.out 1: 8.05e-9
									annotation (null) memory_slice.data memory_slice.out 1: 8.05e-9
									annotation (null) memory_slice.we memory_slice.out 1: 8.05e-9
									annotation clk memory_slice.addr (null) 1: 51.12e-12
									annotation clk memory_slice.data (null) 1: 51.12e-12
									annotation clk memory_slice.we (null) 1: 51.12e-12
									annotation clk memory_slice.out (null) 1: 18.91e-12
									annotation clk memory_slice.addr (null) 1: 60.32e-12
									annotation clk memory_slice.data (null) 1: 60.32e-12
									annotation clk memory_slice.we (null) 1: 60.32e-12
									annotation clk memory_slice.out (null) 1: 60.32e-12
						interconnect 2 mem_2048x10_sp.addr memory_slice[0:0].addr
						interconnect 2 mem_2048x10_sp.addr memory_slice[1:1].addr
						interconnect 2 mem_2048x10_sp.addr memory_slice[2:2].addr
						interconnect 2 mem_2048x10_sp.addr memory_slice[3:3].addr
						interconnect 2 mem_2048x10_sp.addr memory_slice[4:4].addr
						interconnect 2 mem_2048x10_sp.addr memory_slice[5:5].addr
						interconnect 2 mem_2048x10_sp.addr memory_slice[6:6].addr
						interconnect 2 mem_2048x10_sp.addr memory_slice[7:7].addr
						interconnect 2 mem_2048x10_sp.addr memory_slice[8:8].addr
						interconnect 2 mem_2048x10_sp.addr memory_slice[9:9].addr
						interconnect 2 mem_2048x10_sp.data memory_slice[9:0].data
						interconnect 2 mem_2048x10_sp.we memory_slice[0:0].we
						interconnect 2 mem_2048x10_sp.we memory_slice[1:1].we
						interconnect 2 mem_2048x10_sp.we memory_slice[2:2].we
						interconnect 2 mem_2048x10_sp.we memory_slice[3:3].we
						interconnect 2 mem_2048x10_sp.we memory_slice[4:4].we
						interconnect 2 mem_2048x10_sp.we memory_slice[5:5].we
						interconnect 2 mem_2048x10_sp.we memory_slice[6:6].we
						interconnect 2 mem_2048x10_sp.we memory_slice[7:7].we
						interconnect 2 mem_2048x10_sp.we memory_slice[8:8].we
						interconnect 2 mem_2048x10_sp.we memory_slice[9:9].we
						interconnect 2 memory_slice[9:0].out mem_2048x10_sp.out
						interconnect 2 mem_2048x10_sp.clk memory_slice[0:0].clk
						interconnect 2 mem_2048x10_sp.clk memory_slice[1:1].clk
						interconnect 2 mem_2048x10_sp.clk memory_slice[2:2].clk
						interconnect 2 mem_2048x10_sp.clk memory_slice[3:3].clk
						interconnect 2 mem_2048x10_sp.clk memory_slice[4:4].clk
						interconnect 2 mem_2048x10_sp.clk memory_slice[5:5].clk
						interconnect 2 mem_2048x10_sp.clk memory_slice[6:6].clk
						interconnect 2 mem_2048x10_sp.clk memory_slice[7:7].clk
						interconnect 2 mem_2048x10_sp.clk memory_slice[8:8].clk
						interconnect 2 mem_2048x10_sp.clk memory_slice[9:9].clk
					power method: pin-toggle
						port clk type 0 num_pins 1
							energy_per_toggle 9.000000e-12
				interconnect 2 memory.addr1[10:0] mem_2048x10_sp.addr
				interconnect 2 memory.data[9:0] mem_2048x10_sp.data
				interconnect 2 memory.we1 mem_2048x10_sp.we
				interconnect 2 mem_2048x10_sp.out memory.out[9:0]
				interconnect 2 memory.clk mem_2048x10_sp.clk
			mode mem_1024x20_dp:
				pb_type name: mem_1024x20_dp
					blif_model: (null)
					class_type: 3
					num_modes: 1
					num_ports: 9
					port addr1 type 0 num_pins 10
					port addr2 type 0 num_pins 10
					port data1 type 0 num_pins 20
					port data2 type 0 num_pins 20
					port we1 type 0 num_pins 1
					port we2 type 0 num_pins 1
					port out1 type 1 num_pins 20
					port out2 type 1 num_pins 20
					port clk type 0 num_pins 1
					mode memory_slice:
						pb_type name: memory_slice
							blif_model: .subckt dual_port_ram
							class_type: 3
							num_modes: 0
							num_ports: 9
							port addr1 type 0 num_pins 10
							port addr2 type 0 num_pins 10
							port data1 type 0 num_pins 1
							port data2 type 0 num_pins 1
							port we1 type 0 num_pins 1
							port we2 type 0 num_pins 1
							port out1 type 1 num_pins 1
							port out2 type 1 num_pins 1
							port clk type 0 num_pins 1
									annotation (null) memory_slice.addr1 memory_slice.out1 1: 8.05e-9
									annotation (null) memory_slice.data1 memory_slice.out1 1: 8.05e-9
									annotation (null) memory_slice.we1 memory_slice.out1 1: 8.05e-9
									annotation (null) memory_slice.addr2 memory_slice.out2 1: 8.05e-9
									annotation (null) memory_slice.data2 memory_slice.out2 1: 8.05e-9
									annotation (null) memory_slice.we2 memory_slice.out2 1: 8.05e-9
									annotation clk memory_slice.addr1 (null) 1: 51.12e-12
									annotation clk memory_slice.data1 (null) 1: 51.12e-12
									annotation clk memory_slice.we1 (null) 1: 51.12e-12
									annotation clk memory_slice.addr2 (null) 1: 51.12e-12
									annotation clk memory_slice.data2 (null) 1: 51.12e-12
									annotation clk memory_slice.we2 (null) 1: 51.12e-12
									annotation clk memory_slice.out1 (null) 1: 18.91e-12
									annotation clk memory_slice.out2 (null) 1: 18.91e-12
									annotation clk memory_slice.addr1 (null) 1: 60.32e-12
									annotation clk memory_slice.data1 (null) 1: 60.32e-12
									annotation clk memory_slice.we1 (null) 1: 60.32e-12
									annotation clk memory_slice.addr2 (null) 1: 60.32e-12
									annotation clk memory_slice.data2 (null) 1: 60.32e-12
									annotation clk memory_slice.we2 (null) 1: 60.32e-12
									annotation clk memory_slice.out1 (null) 1: 60.32e-12
									annotation clk memory_slice.out2 (null) 1: 60.32e-12
						interconnect 2 mem_1024x20_dp.addr1 memory_slice[0:0].addr1
						interconnect 2 mem_1024x20_dp.addr1 memory_slice[1:1].addr1
						interconnect 2 mem_1024x20_dp.addr1 memory_slice[2:2].addr1
						interconnect 2 mem_1024x20_dp.addr1 memory_slice[3:3].addr1
						interconnect 2 mem_1024x20_dp.addr1 memory_slice[4:4].addr1
						interconnect 2 mem_1024x20_dp.addr1 memory_slice[5:5].addr1
						interconnect 2 mem_1024x20_dp.addr1 memory_slice[6:6].addr1
						interconnect 2 mem_1024x20_dp.addr1 memory_slice[7:7].addr1
						interconnect 2 mem_1024x20_dp.addr1 memory_slice[8:8].addr1
						interconnect 2 mem_1024x20_dp.addr1 memory_slice[9:9].addr1
						interconnect 2 mem_1024x20_dp.addr1 memory_slice[10:10].addr1
						interconnect 2 mem_1024x20_dp.addr1 memory_slice[11:11].addr1
						interconnect 2 mem_1024x20_dp.addr1 memory_slice[12:12].addr1
						interconnect 2 mem_1024x20_dp.addr1 memory_slice[13:13].addr1
						interconnect 2 mem_1024x20_dp.addr1 memory_slice[14:14].addr1
						interconnect 2 mem_1024x20_dp.addr1 memory_slice[15:15].addr1
						interconnect 2 mem_1024x20_dp.addr1 memory_slice[16:16].addr1
						interconnect 2 mem_1024x20_dp.addr1 memory_slice[17:17].addr1
						interconnect 2 mem_1024x20_dp.addr1 memory_slice[18:18].addr1
						interconnect 2 mem_1024x20_dp.addr1 memory_slice[19:19].addr1
						interconnect 2 mem_1024x20_dp.addr2 memory_slice[0:0].addr2
						interconnect 2 mem_1024x20_dp.addr2 memory_slice[1:1].addr2
						interconnect 2 mem_1024x20_dp.addr2 memory_slice[2:2].addr2
						interconnect 2 mem_1024x20_dp.addr2 memory_slice[3:3].addr2
						interconnect 2 mem_1024x20_dp.addr2 memory_slice[4:4].addr2
						interconnect 2 mem_1024x20_dp.addr2 memory_slice[5:5].addr2
						interconnect 2 mem_1024x20_dp.addr2 memory_slice[6:6].addr2
						interconnect 2 mem_1024x20_dp.addr2 memory_slice[7:7].addr2
						interconnect 2 mem_1024x20_dp.addr2 memory_slice[8:8].addr2
						interconnect 2 mem_1024x20_dp.addr2 memory_slice[9:9].addr2
						interconnect 2 mem_1024x20_dp.addr2 memory_slice[10:10].addr2
						interconnect 2 mem_1024x20_dp.addr2 memory_slice[11:11].addr2
						interconnect 2 mem_1024x20_dp.addr2 memory_slice[12:12].addr2
						interconnect 2 mem_1024x20_dp.addr2 memory_slice[13:13].addr2
						interconnect 2 mem_1024x20_dp.addr2 memory_slice[14:14].addr2
						interconnect 2 mem_1024x20_dp.addr2 memory_slice[15:15].addr2
						interconnect 2 mem_1024x20_dp.addr2 memory_slice[16:16].addr2
						interconnect 2 mem_1024x20_dp.addr2 memory_slice[17:17].addr2
						interconnect 2 mem_1024x20_dp.addr2 memory_slice[18:18].addr2
						interconnect 2 mem_1024x20_dp.addr2 memory_slice[19:19].addr2
						interconnect 2 mem_1024x20_dp.data1 memory_slice[19:0].data1
						interconnect 2 mem_1024x20_dp.data2 memory_slice[19:0].data2
						interconnect 2 mem_1024x20_dp.we1 memory_slice[0:0].we1
						interconnect 2 mem_1024x20_dp.we1 memory_slice[1:1].we1
						interconnect 2 mem_1024x20_dp.we1 memory_slice[2:2].we1
						interconnect 2 mem_1024x20_dp.we1 memory_slice[3:3].we1
						interconnect 2 mem_1024x20_dp.we1 memory_slice[4:4].we1
						interconnect 2 mem_1024x20_dp.we1 memory_slice[5:5].we1
						interconnect 2 mem_1024x20_dp.we1 memory_slice[6:6].we1
						interconnect 2 mem_1024x20_dp.we1 memory_slice[7:7].we1
						interconnect 2 mem_1024x20_dp.we1 memory_slice[8:8].we1
						interconnect 2 mem_1024x20_dp.we1 memory_slice[9:9].we1
						interconnect 2 mem_1024x20_dp.we1 memory_slice[10:10].we1
						interconnect 2 mem_1024x20_dp.we1 memory_slice[11:11].we1
						interconnect 2 mem_1024x20_dp.we1 memory_slice[12:12].we1
						interconnect 2 mem_1024x20_dp.we1 memory_slice[13:13].we1
						interconnect 2 mem_1024x20_dp.we1 memory_slice[14:14].we1
						interconnect 2 mem_1024x20_dp.we1 memory_slice[15:15].we1
						interconnect 2 mem_1024x20_dp.we1 memory_slice[16:16].we1
						interconnect 2 mem_1024x20_dp.we1 memory_slice[17:17].we1
						interconnect 2 mem_1024x20_dp.we1 memory_slice[18:18].we1
						interconnect 2 mem_1024x20_dp.we1 memory_slice[19:19].we1
						interconnect 2 mem_1024x20_dp.we2 memory_slice[0:0].we2
						interconnect 2 mem_1024x20_dp.we2 memory_slice[1:1].we2
						interconnect 2 mem_1024x20_dp.we2 memory_slice[2:2].we2
						interconnect 2 mem_1024x20_dp.we2 memory_slice[3:3].we2
						interconnect 2 mem_1024x20_dp.we2 memory_slice[4:4].we2
						interconnect 2 mem_1024x20_dp.we2 memory_slice[5:5].we2
						interconnect 2 mem_1024x20_dp.we2 memory_slice[6:6].we2
						interconnect 2 mem_1024x20_dp.we2 memory_slice[7:7].we2
						interconnect 2 mem_1024x20_dp.we2 memory_slice[8:8].we2
						interconnect 2 mem_1024x20_dp.we2 memory_slice[9:9].we2
						interconnect 2 mem_1024x20_dp.we2 memory_slice[10:10].we2
						interconnect 2 mem_1024x20_dp.we2 memory_slice[11:11].we2
						interconnect 2 mem_1024x20_dp.we2 memory_slice[12:12].we2
						interconnect 2 mem_1024x20_dp.we2 memory_slice[13:13].we2
						interconnect 2 mem_1024x20_dp.we2 memory_slice[14:14].we2
						interconnect 2 mem_1024x20_dp.we2 memory_slice[15:15].we2
						interconnect 2 mem_1024x20_dp.we2 memory_slice[16:16].we2
						interconnect 2 mem_1024x20_dp.we2 memory_slice[17:17].we2
						interconnect 2 mem_1024x20_dp.we2 memory_slice[18:18].we2
						interconnect 2 mem_1024x20_dp.we2 memory_slice[19:19].we2
						interconnect 2 memory_slice[19:0].out1 mem_1024x20_dp.out1
						interconnect 2 memory_slice[19:0].out2 mem_1024x20_dp.out2
						interconnect 2 mem_1024x20_dp.clk memory_slice[0:0].clk
						interconnect 2 mem_1024x20_dp.clk memory_slice[1:1].clk
						interconnect 2 mem_1024x20_dp.clk memory_slice[2:2].clk
						interconnect 2 mem_1024x20_dp.clk memory_slice[3:3].clk
						interconnect 2 mem_1024x20_dp.clk memory_slice[4:4].clk
						interconnect 2 mem_1024x20_dp.clk memory_slice[5:5].clk
						interconnect 2 mem_1024x20_dp.clk memory_slice[6:6].clk
						interconnect 2 mem_1024x20_dp.clk memory_slice[7:7].clk
						interconnect 2 mem_1024x20_dp.clk memory_slice[8:8].clk
						interconnect 2 mem_1024x20_dp.clk memory_slice[9:9].clk
						interconnect 2 mem_1024x20_dp.clk memory_slice[10:10].clk
						interconnect 2 mem_1024x20_dp.clk memory_slice[11:11].clk
						interconnect 2 mem_1024x20_dp.clk memory_slice[12:12].clk
						interconnect 2 mem_1024x20_dp.clk memory_slice[13:13].clk
						interconnect 2 mem_1024x20_dp.clk memory_slice[14:14].clk
						interconnect 2 mem_1024x20_dp.clk memory_slice[15:15].clk
						interconnect 2 mem_1024x20_dp.clk memory_slice[16:16].clk
						interconnect 2 mem_1024x20_dp.clk memory_slice[17:17].clk
						interconnect 2 mem_1024x20_dp.clk memory_slice[18:18].clk
						interconnect 2 mem_1024x20_dp.clk memory_slice[19:19].clk
					power method: pin-toggle
						port clk type 0 num_pins 1
							energy_per_toggle 1.790000e-11
				interconnect 2 memory.addr1[9:0] mem_1024x20_dp.addr1
				interconnect 2 memory.addr2[9:0] mem_1024x20_dp.addr2
				interconnect 2 memory.data[19:0] mem_1024x20_dp.data1
				interconnect 2 memory.data[39:20] mem_1024x20_dp.data2
				interconnect 2 memory.we1 mem_1024x20_dp.we1
				interconnect 2 memory.we2 mem_1024x20_dp.we2
				interconnect 2 mem_1024x20_dp.out1 memory.out[19:0]
				interconnect 2 mem_1024x20_dp.out2 memory.out[39:20]
				interconnect 2 memory.clk mem_1024x20_dp.clk
			mode mem_2048x10_dp:
				pb_type name: mem_2048x10_dp
					blif_model: (null)
					class_type: 3
					num_modes: 1
					num_ports: 9
					port addr1 type 0 num_pins 11
					port addr2 type 0 num_pins 11
					port data1 type 0 num_pins 10
					port data2 type 0 num_pins 10
					port we1 type 0 num_pins 1
					port we2 type 0 num_pins 1
					port out1 type 1 num_pins 10
					port out2 type 1 num_pins 10
					port clk type 0 num_pins 1
					mode memory_slice:
						pb_type name: memory_slice
							blif_model: .subckt dual_port_ram
							class_type: 3
							num_modes: 0
							num_ports: 9
							port addr1 type 0 num_pins 11
							port addr2 type 0 num_pins 11
							port data1 type 0 num_pins 1
							port data2 type 0 num_pins 1
							port we1 type 0 num_pins 1
							port we2 type 0 num_pins 1
							port out1 type 1 num_pins 1
							port out2 type 1 num_pins 1
							port clk type 0 num_pins 1
									annotation (null) memory_slice.addr1 memory_slice.out1 1: 8.05e-9
									annotation (null) memory_slice.data1 memory_slice.out1 1: 8.05e-9
									annotation (null) memory_slice.we1 memory_slice.out1 1: 8.05e-9
									annotation (null) memory_slice.addr2 memory_slice.out2 1: 8.05e-9
									annotation (null) memory_slice.data2 memory_slice.out2 1: 8.05e-9
									annotation (null) memory_slice.we2 memory_slice.out2 1: 8.05e-9
									annotation clk memory_slice.addr1 (null) 1: 51.12e-12
									annotation clk memory_slice.data1 (null) 1: 51.12e-12
									annotation clk memory_slice.we1 (null) 1: 51.12e-12
									annotation clk memory_slice.addr2 (null) 1: 51.12e-12
									annotation clk memory_slice.data2 (null) 1: 51.12e-12
									annotation clk memory_slice.we2 (null) 1: 51.12e-12
									annotation clk memory_slice.out1 (null) 1: 18.91e-12
									annotation clk memory_slice.out2 (null) 1: 18.91e-12
									annotation clk memory_slice.addr1 (null) 1: 60.32e-12
									annotation clk memory_slice.data1 (null) 1: 60.32e-12
									annotation clk memory_slice.we1 (null) 1: 60.32e-12
									annotation clk memory_slice.addr2 (null) 1: 60.32e-12
									annotation clk memory_slice.data2 (null) 1: 60.32e-12
									annotation clk memory_slice.we2 (null) 1: 60.32e-12
									annotation clk memory_slice.out1 (null) 1: 60.32e-12
									annotation clk memory_slice.out2 (null) 1: 60.32e-12
						interconnect 2 mem_2048x10_dp.addr1 memory_slice[0:0].addr1
						interconnect 2 mem_2048x10_dp.addr1 memory_slice[1:1].addr1
						interconnect 2 mem_2048x10_dp.addr1 memory_slice[2:2].addr1
						interconnect 2 mem_2048x10_dp.addr1 memory_slice[3:3].addr1
						interconnect 2 mem_2048x10_dp.addr1 memory_slice[4:4].addr1
						interconnect 2 mem_2048x10_dp.addr1 memory_slice[5:5].addr1
						interconnect 2 mem_2048x10_dp.addr1 memory_slice[6:6].addr1
						interconnect 2 mem_2048x10_dp.addr1 memory_slice[7:7].addr1
						interconnect 2 mem_2048x10_dp.addr1 memory_slice[8:8].addr1
						interconnect 2 mem_2048x10_dp.addr1 memory_slice[9:9].addr1
						interconnect 2 mem_2048x10_dp.addr2 memory_slice[0:0].addr2
						interconnect 2 mem_2048x10_dp.addr2 memory_slice[1:1].addr2
						interconnect 2 mem_2048x10_dp.addr2 memory_slice[2:2].addr2
						interconnect 2 mem_2048x10_dp.addr2 memory_slice[3:3].addr2
						interconnect 2 mem_2048x10_dp.addr2 memory_slice[4:4].addr2
						interconnect 2 mem_2048x10_dp.addr2 memory_slice[5:5].addr2
						interconnect 2 mem_2048x10_dp.addr2 memory_slice[6:6].addr2
						interconnect 2 mem_2048x10_dp.addr2 memory_slice[7:7].addr2
						interconnect 2 mem_2048x10_dp.addr2 memory_slice[8:8].addr2
						interconnect 2 mem_2048x10_dp.addr2 memory_slice[9:9].addr2
						interconnect 2 mem_2048x10_dp.data1 memory_slice[9:0].data1
						interconnect 2 mem_2048x10_dp.data2 memory_slice[9:0].data2
						interconnect 2 mem_2048x10_dp.we1 memory_slice[0:0].we1
						interconnect 2 mem_2048x10_dp.we1 memory_slice[1:1].we1
						interconnect 2 mem_2048x10_dp.we1 memory_slice[2:2].we1
						interconnect 2 mem_2048x10_dp.we1 memory_slice[3:3].we1
						interconnect 2 mem_2048x10_dp.we1 memory_slice[4:4].we1
						interconnect 2 mem_2048x10_dp.we1 memory_slice[5:5].we1
						interconnect 2 mem_2048x10_dp.we1 memory_slice[6:6].we1
						interconnect 2 mem_2048x10_dp.we1 memory_slice[7:7].we1
						interconnect 2 mem_2048x10_dp.we1 memory_slice[8:8].we1
						interconnect 2 mem_2048x10_dp.we1 memory_slice[9:9].we1
						interconnect 2 mem_2048x10_dp.we2 memory_slice[0:0].we2
						interconnect 2 mem_2048x10_dp.we2 memory_slice[1:1].we2
						interconnect 2 mem_2048x10_dp.we2 memory_slice[2:2].we2
						interconnect 2 mem_2048x10_dp.we2 memory_slice[3:3].we2
						interconnect 2 mem_2048x10_dp.we2 memory_slice[4:4].we2
						interconnect 2 mem_2048x10_dp.we2 memory_slice[5:5].we2
						interconnect 2 mem_2048x10_dp.we2 memory_slice[6:6].we2
						interconnect 2 mem_2048x10_dp.we2 memory_slice[7:7].we2
						interconnect 2 mem_2048x10_dp.we2 memory_slice[8:8].we2
						interconnect 2 mem_2048x10_dp.we2 memory_slice[9:9].we2
						interconnect 2 memory_slice[9:0].out1 mem_2048x10_dp.out1
						interconnect 2 memory_slice[9:0].out2 mem_2048x10_dp.out2
						interconnect 2 mem_2048x10_dp.clk memory_slice[0:0].clk
						interconnect 2 mem_2048x10_dp.clk memory_slice[1:1].clk
						interconnect 2 mem_2048x10_dp.clk memory_slice[2:2].clk
						interconnect 2 mem_2048x10_dp.clk memory_slice[3:3].clk
						interconnect 2 mem_2048x10_dp.clk memory_slice[4:4].clk
						interconnect 2 mem_2048x10_dp.clk memory_slice[5:5].clk
						interconnect 2 mem_2048x10_dp.clk memory_slice[6:6].clk
						interconnect 2 mem_2048x10_dp.clk memory_slice[7:7].clk
						interconnect 2 mem_2048x10_dp.clk memory_slice[8:8].clk
						interconnect 2 mem_2048x10_dp.clk memory_slice[9:9].clk
					power method: pin-toggle
						port clk type 0 num_pins 1
							energy_per_toggle 1.790000e-11
				interconnect 2 memory.addr1[10:0] mem_2048x10_dp.addr1
				interconnect 2 memory.addr2[10:0] mem_2048x10_dp.addr2
				interconnect 2 memory.data[9:0] mem_2048x10_dp.data1
				interconnect 2 memory.data[19:10] mem_2048x10_dp.data2
				interconnect 2 memory.we1 mem_2048x10_dp.we1
				interconnect 2 memory.we2 mem_2048x10_dp.we2
				interconnect 2 mem_2048x10_dp.out1 memory.out[9:0]
				interconnect 2 mem_2048x10_dp.out2 memory.out[19:10]
				interconnect 2 memory.clk mem_2048x10_dp.clk
			power method: sum-of-children

