Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Nov 12 23:24:14 2025
| Host         : hyperion running 64-bit Arch Linux
| Command      : report_timing_summary -file ./reports/post_synth_timing_summary.rpt
| Design       : SOC
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (11)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (11)
5. checking no_input_delay (1)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (11)
-------------------------
 There are 11 register/latch pins with no clock driven by root clock pin: SSEG_CW/slow_CLK_reg[15]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (11)
-------------------------------------------------
 There are 11 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.643       -7.338                     22                 2942        0.112        0.000                      0                 2942        4.500        0.000                       0                  1259  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.643       -7.338                     22                 2942        0.112        0.000                      0                 2942        4.500        0.000                       0                  1259  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           22  Failing Endpoints,  Worst Slack       -0.643ns,  Total Violation       -7.338ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.643ns  (required time - arrival time)
  Source:                 CPU/instr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/PC_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.539ns  (logic 5.078ns (48.183%)  route 5.461ns (51.817%))
  Logic Levels:           25  (CARRY4=16 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1258, unplaced)      0.584     2.965    CPU/CLK_IBUF_BUFG
                         FDRE                                         r  CPU/instr_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.443 f  CPU/instr_reg[1]/Q
                         net (fo=5, unplaced)         0.791     4.234    CPU/instr_reg_n_0_[1]
                         LUT4 (Prop_lut4_I1_O)        0.295     4.529 f  CPU/FSM_onehot_state[1]_i_3/O
                         net (fo=12, unplaced)        0.497     5.026    CPU/FSM_onehot_state[1]_i_3_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124     5.150 r  CPU/aluPlus_carry_i_5/O
                         net (fo=120, unplaced)       0.553     5.703    CPU/aluPlus_carry_i_5_n_0
                         LUT3 (Prop_lut3_I1_O)        0.124     5.827 r  CPU/aluPlus_carry_i_7/O
                         net (fo=72, unplaced)        0.540     6.367    CPU/aluPlus_carry_i_7_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124     6.491 r  CPU/aluMinus_carry_i_3/O
                         net (fo=1, unplaced)         0.000     6.491    CPU/aluMinus_carry_i_3_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.024 r  CPU/aluMinus_carry/CO[3]
                         net (fo=1, unplaced)         0.000     7.024    CPU/aluMinus_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.141 r  CPU/aluMinus_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.141    CPU/aluMinus_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.258 r  CPU/aluMinus_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.258    CPU/aluMinus_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.375 r  CPU/aluMinus_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.375    CPU/aluMinus_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.492 r  CPU/aluMinus_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.492    CPU/aluMinus_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.609 r  CPU/aluMinus_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.609    CPU/aluMinus_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.726 r  CPU/aluMinus_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     7.726    CPU/aluMinus_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.063 r  CPU/aluMinus_carry__6/O[1]
                         net (fo=2, unplaced)         0.728     8.791    CPU/aluMinus_carry__6_n_6
                         LUT4 (Prop_lut4_I0_O)        0.306     9.097 r  CPU/PC[31]_i_29/O
                         net (fo=1, unplaced)         0.449     9.546    CPU/PC[31]_i_29_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.670 r  CPU/PC[31]_i_26/O
                         net (fo=1, unplaced)         0.449    10.119    CPU/PC[31]_i_26_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    10.243 r  CPU/PC[31]_i_21/O
                         net (fo=1, unplaced)         0.449    10.692    CPU/PC[31]_i_21_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    10.816 f  CPU/PC[31]_i_12/O
                         net (fo=61, unplaced)        0.536    11.352    CPU/PC[31]_i_12_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.476 r  CPU/PC[3]_i_4/O
                         net (fo=1, unplaced)         0.469    11.945    CPU/PC[3]_i_4_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.465 r  CPU/PC_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.465    CPU/PC_reg[3]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.582 r  CPU/PC_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.582    CPU/PC_reg[7]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.699 r  CPU/PC_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.699    CPU/PC_reg[11]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.816 r  CPU/PC_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.816    CPU/PC_reg[15]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.933 r  CPU/PC_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.933    CPU/PC_reg[19]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.050 r  CPU/PC_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    13.050    CPU/PC_reg[23]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.167 r  CPU/PC_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    13.167    CPU/PC_reg[27]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    13.504 r  CPU/PC_reg[31]_i_2/O[1]
                         net (fo=1, unplaced)         0.000    13.504    CPU/PC_reg[31]_i_2_n_6
                         FDCE                                         r  CPU/PC_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    12.174    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.265 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1258, unplaced)      0.439    12.704    CPU/CLK_IBUF_BUFG
                         FDCE                                         r  CPU/PC_reg[29]/C
                         clock pessimism              0.116    12.820    
                         clock uncertainty           -0.035    12.784    
                         FDCE (Setup_fdce_C_D)        0.076    12.860    CPU/PC_reg[29]
  -------------------------------------------------------------------
                         required time                         12.860    
                         arrival time                         -13.504    
  -------------------------------------------------------------------
                         slack                                 -0.643    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 SSEG_CW/slow_CLK_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CW/slow_CLK_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.189%)  route 0.114ns (30.811%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1258, unplaced)      0.114     0.728    SSEG_CW/CLK_IBUF_BUFG
                         FDRE                                         r  SSEG_CW/slow_CLK_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.875 r  SSEG_CW/slow_CLK_reg[15]/Q
                         net (fo=12, unplaced)        0.114     0.989    SSEG_CW/CLK
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.098 r  SSEG_CW/slow_CLK_reg[12]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     1.098    SSEG_CW/slow_CLK_reg[12]_i_1_n_4
                         FDRE                                         r  SSEG_CW/slow_CLK_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1258, unplaced)      0.259     1.082    SSEG_CW/CLK_IBUF_BUFG
                         FDRE                                         r  SSEG_CW/slow_CLK_reg[15]/C
                         clock pessimism             -0.209     0.873    
                         FDRE (Hold_fdre_C_D)         0.113     0.986    SSEG_CW/slow_CLK_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.098    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056                RAM/MEM_reg_0_0/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500                leds_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500                leds_reg[0]/C



