%Explain functional correctness of your Verilog programs (include your complete Verilog programs in an appendix).

%Explain #clock cycles per sample time Ts. Include waveforms.

%Report, analyze & explain FPGA-resource usage and utilization {#multipliers, #BRAMS, #LUTs} in relation to your design.

%Report, analyze & explain (min) sample time Ts and (max) sample frequency fs, both after synthesis and after placement & routing.
