INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arqui_2020/git/arqui-2022/vivado/tp2/tp2.srcs/sources_1/imports/TP2/TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arqui_2020/git/arqui-2022/vivado/tp2/tp2.srcs/sources_1/imports/TP2/baudGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baudGen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arqui_2020/git/arqui-2022/vivado/tp2/tp2.srcs/sim_1/imports/TP2/tb_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_TX
