{
	"route__net": 3348,
	"route__net__special": 2,
	"route__drc_errors__iter:1": 1190,
	"route__wirelength__iter:1": 85615,
	"route__drc_errors__iter:2": 571,
	"route__wirelength__iter:2": 85142,
	"route__drc_errors__iter:3": 557,
	"route__wirelength__iter:3": 84921,
	"route__drc_errors__iter:4": 23,
	"route__wirelength__iter:4": 84816,
	"route__drc_errors__iter:5": 0,
	"route__wirelength__iter:5": 84818,
	"route__drc_errors": 0,
	"route__wirelength": 84818,
	"route__vias": 23217,
	"route__vias__singlecut": 23217,
	"route__vias__multicut": 0,
	"design__io": 52,
	"design__die__area": 90000,
	"design__core__area": 80146.9,
	"design__instance__count": 4469,
	"design__instance__area": 27091,
	"design__instance__count__stdcell": 4469,
	"design__instance__area__stdcell": 27091,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__utilization": 0.338017,
	"design__instance__utilization__stdcell": 0.338017,
	"design__instance__count__class:fill_cell": 204,
	"design__instance__count__class:tap_cell": 1144,
	"design__instance__count__class:antenna_cell": 10,
	"design__instance__count__class:clock_buffer": 4,
	"design__instance__count__class:timing_repair_buffer": 316,
	"design__instance__count__class:inverter": 68,
	"design__instance__count__class:sequential_cell": 16,
	"design__instance__count__class:multi_input_combinational_cell": 2911,
	"flow__warnings__count": 10,
	"flow__errors__count": 0
}