/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] _00_;
  wire [8:0] _01_;
  reg [6:0] _02_;
  wire [11:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [13:0] celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire [12:0] celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [12:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire [2:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [4:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [16:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire [7:0] celloutsig_0_35z;
  wire [43:0] celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire [7:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [10:0] celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire [8:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = celloutsig_1_0z[9] ? celloutsig_1_3z[6] : celloutsig_1_5z;
  assign celloutsig_0_20z = celloutsig_0_13z[4] ? celloutsig_0_0z[6] : celloutsig_0_18z;
  assign celloutsig_0_3z = !(in_data[24] ? celloutsig_0_0z[7] : celloutsig_0_0z[6]);
  assign celloutsig_0_6z = !(celloutsig_0_2z[3] ? celloutsig_0_5z : celloutsig_0_2z[8]);
  assign celloutsig_0_26z = !(celloutsig_0_21z[9] ? celloutsig_0_14z[9] : in_data[31]);
  assign celloutsig_1_18z = ~(celloutsig_1_8z[0] | celloutsig_1_6z);
  assign celloutsig_0_9z = ~((celloutsig_0_5z | celloutsig_0_8z[5]) & celloutsig_0_8z[6]);
  assign celloutsig_1_8z = _00_ + { in_data[97:96], celloutsig_1_5z };
  assign celloutsig_0_1z = celloutsig_0_0z[10:7] + celloutsig_0_0z[8:5];
  assign celloutsig_0_2z = in_data[46:30] + { celloutsig_0_1z[0], celloutsig_0_1z, celloutsig_0_0z };
  reg [8:0] _13_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _13_ <= 9'h000;
    else _13_ <= { celloutsig_1_0z[10:3], celloutsig_1_4z };
  assign { _01_[8:6], _00_, _01_[2:0] } = _13_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _02_ <= 7'h00;
    else _02_ <= celloutsig_0_2z[13:7];
  assign celloutsig_1_1z = celloutsig_1_0z[10:4] & in_data[167:161];
  assign celloutsig_0_13z = celloutsig_0_2z[8:4] & { celloutsig_0_0z[5:2], celloutsig_0_4z };
  assign celloutsig_0_17z = { celloutsig_0_2z[11:8], celloutsig_0_6z } & celloutsig_0_8z[5:1];
  assign celloutsig_1_4z = { celloutsig_1_2z[4:3], celloutsig_1_2z } == { celloutsig_1_1z[3], celloutsig_1_1z };
  assign celloutsig_0_29z = { celloutsig_0_0z, celloutsig_0_23z, celloutsig_0_20z } == { celloutsig_0_1z[2:1], celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_28z, celloutsig_0_10z };
  assign celloutsig_0_19z = in_data[80:68] >= in_data[53:41];
  assign celloutsig_0_23z = celloutsig_0_17z[3:0] >= celloutsig_0_7z;
  assign celloutsig_0_4z = in_data[26:18] > { in_data[37], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_5z = { in_data[25:16], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z } > celloutsig_0_2z[16:1];
  assign celloutsig_0_10z = { celloutsig_0_2z[14:12], celloutsig_0_4z, celloutsig_0_1z } && celloutsig_0_0z[10:3];
  assign celloutsig_0_16z = celloutsig_0_2z[12:3] && { celloutsig_0_11z[4:3], celloutsig_0_12z, celloutsig_0_12z };
  assign celloutsig_1_3z = celloutsig_1_0z[10:2] % { 1'h1, celloutsig_1_2z[1], celloutsig_1_1z };
  assign celloutsig_0_7z = celloutsig_0_2z[15:12] % { 1'h1, in_data[30:29], celloutsig_0_3z };
  assign celloutsig_0_30z = celloutsig_0_13z % { 1'h1, celloutsig_0_12z[1], celloutsig_0_15z };
  assign celloutsig_0_0z = in_data[56:45] * in_data[27:16];
  assign celloutsig_1_0z = in_data[136:126] * in_data[152:142];
  assign celloutsig_0_21z = { celloutsig_0_14z[12:2], celloutsig_0_10z, celloutsig_0_19z } * { celloutsig_0_1z[2:0], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_17z };
  assign celloutsig_0_8z = - { celloutsig_0_2z[5:3], celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_0_24z = - in_data[32:30];
  assign celloutsig_0_28z = - celloutsig_0_2z[9:5];
  assign celloutsig_1_19z = | celloutsig_1_1z[2:0];
  assign celloutsig_0_27z = | { celloutsig_0_24z[1:0], celloutsig_0_26z };
  assign celloutsig_0_32z = | { celloutsig_0_8z[7:5], celloutsig_0_23z, celloutsig_0_13z, celloutsig_0_20z, celloutsig_0_29z, celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_18z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_17z };
  assign celloutsig_1_5z = ~^ { celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_0_18z = ~^ { celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_17z };
  assign celloutsig_1_2z = in_data[149:144] >> celloutsig_1_1z[5:0];
  assign celloutsig_0_11z = { in_data[52:51], celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_6z } << { celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_10z };
  assign celloutsig_0_14z = { celloutsig_0_2z[12:3], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z } << { in_data[79:68], celloutsig_0_10z };
  assign celloutsig_0_35z = { _02_, celloutsig_0_5z } ~^ { celloutsig_0_2z[8:4], celloutsig_0_19z, celloutsig_0_23z, celloutsig_0_23z };
  assign celloutsig_0_12z = in_data[84:81] ~^ { celloutsig_0_11z[2:0], celloutsig_0_4z };
  assign celloutsig_0_15z = { celloutsig_0_12z[2], celloutsig_0_6z, celloutsig_0_9z } ~^ celloutsig_0_11z[9:7];
  assign { out_data[5], celloutsig_0_36z[43], out_data[17:13], celloutsig_0_36z[42], out_data[11], out_data[9:6], out_data[3:0], out_data[12], out_data[10], out_data[29:20], out_data[31:30] } = ~ { celloutsig_0_32z, celloutsig_0_30z[0], celloutsig_0_28z, celloutsig_0_27z, celloutsig_0_26z, celloutsig_0_19z, celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_0z };
  assign _01_[5:3] = _00_;
  assign celloutsig_0_36z[41:0] = { out_data[29:20], out_data[31:20], out_data[31:30], out_data[17:5], out_data[5], out_data[3:0] };
  assign { out_data[128], out_data[96], out_data[39:32], out_data[19:18], out_data[4] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_35z, out_data[31:30], out_data[5] };
endmodule
