
---------- Begin Simulation Statistics ----------
host_inst_rate                                 265385                       # Simulator instruction rate (inst/s)
host_mem_usage                                 403464                       # Number of bytes of host memory used
host_seconds                                    75.36                       # Real time elapsed on the host
host_tick_rate                              316042115                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000010                       # Number of instructions simulated
sim_seconds                                  0.023818                       # Number of seconds simulated
sim_ticks                                 23817691000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            2853566                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 38598.169594                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 26224.994022                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                2355316                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    19231538000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.174606                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               498250                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            184573                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   8226125000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.109924                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          313675                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1670212                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 55592.050961                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 45101.597572                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               1178207                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   27351567033                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.294576                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              492005                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           283068                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   9423392492                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.125096                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         208937                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 46282.920172                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                   6.761261                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           56196                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   2600914982                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             4523778                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 47041.524691                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 33771.741736                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 3533523                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     46583105033                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.218900                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                990255                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             467641                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  17649517492                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.115526                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           522612                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.997732                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1021.678054                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            4523778                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 47041.524691                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 33771.741736                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                3533523                       # number of overall hits
system.cpu.dcache.overall_miss_latency    46583105033                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.218900                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               990255                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            467641                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  17649517492                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.115526                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          522612                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 521589                       # number of replacements
system.cpu.dcache.sampled_refs                 522613                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1021.678054                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  3533523                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           500273977500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   208530                       # number of writebacks
system.cpu.dtb.data_accesses                        2                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            2                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        2                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            2                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           11683189                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 61669.642857                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 59111.111111                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               11683133                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency        3453500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000005                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                   56                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                 1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency      3192000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses              54                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               212420.600000                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            11683189                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 61669.642857                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 59111.111111                       # average overall mshr miss latency
system.cpu.icache.demand_hits                11683133                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency         3453500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000005                       # miss rate for demand accesses
system.cpu.icache.demand_misses                    56                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency      3192000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses               54                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.105754                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0             54.146151                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           11683189                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 61669.642857                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 59111.111111                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               11683133                       # number of overall hits
system.cpu.icache.overall_miss_latency        3453500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000005                       # miss rate for overall accesses
system.cpu.icache.overall_misses                   56                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency      3192000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses              54                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                     55                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                 54.146151                       # Cycle average of tags in use
system.cpu.icache.total_refs                 11683133                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 2                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 70826.075673                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     18874440906                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                266490                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                   208937                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     99506.964299                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 91350.270961                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                       129891                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           7865627500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.378325                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      79046                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                   13354                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      6000982000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.314411                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 65692                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     313732                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       104610.562595                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  103387.261515                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         264407                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             5159916000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.157220                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                        49325                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                     12999                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        3755335500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.115777                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                   36323                       # number of ReadReq MSHR misses
system.l2.Writeback_accesses                   208530                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       208530                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           1.060640                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      522669                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        101467.960053                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   95636.107435                       # average overall mshr miss latency
system.l2.demand_hits                          394298                       # number of demand (read+write) hits
system.l2.demand_miss_latency             13025543500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.245607                       # miss rate for demand accesses
system.l2.demand_misses                        128371                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                      26353                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         9756317500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.195181                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   102015                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.311146                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.346372                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   5097.813041                       # Average occupied blocks per context
system.l2.occ_blocks::1                   5674.959727                       # Average occupied blocks per context
system.l2.overall_accesses                     522669                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       101467.960053                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  77694.355317                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         394298                       # number of overall hits
system.l2.overall_miss_latency            13025543500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.245607                       # miss rate for overall accesses
system.l2.overall_misses                       128371                       # number of overall misses
system.l2.overall_mshr_hits                     26353                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       28630758406                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.705045                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  368505                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.454595                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        121145                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        70318                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       392298                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           279213                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        42760                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         356806                       # number of replacements
system.l2.sampled_refs                         367811                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      10772.772768                       # Cycle average of tags in use
system.l2.total_refs                           390115                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           202715                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2247102                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2245642                       # DTB hits
system.switch_cpus.dtb.data_misses               1460                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          1411189                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              1410550                       # DTB read hits
system.switch_cpus.dtb.read_misses                639                       # DTB read misses
system.switch_cpus.dtb.write_accesses          835913                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              835092                       # DTB write hits
system.switch_cpus.dtb.write_misses               821                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10001463                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10001461                       # ITB hits
system.switch_cpus.itb.fetch_misses                 2                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 33615780                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2768258                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits          54899                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups        56263                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect          521                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted        56059                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups          56379                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches        53216                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       990110                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     11365061                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.879918                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     2.373414                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      9771308     85.98%     85.98% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       124711      1.10%     87.07% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       115046      1.01%     88.09% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3        92892      0.82%     88.90% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4        76505      0.67%     89.58% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        78581      0.69%     90.27% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6        64319      0.57%     90.83% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        51589      0.45%     91.29% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       990110      8.71%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     11365061                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10000321                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         1723297                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          2766884                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts          520                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10000321                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      2540142                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000007                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000007                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     1.401959                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.401959                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      5513128                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred            1                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved          316                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     16809313                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      3551929                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      2240437                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       535507                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts            8                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        59566                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3310198                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3305408                       # DTB hits
system.switch_cpus_1.dtb.data_misses             4790                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        2438144                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            2436133                       # DTB read hits
system.switch_cpus_1.dtb.read_misses             2011                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        872054                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            869275                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2779                       # DTB write misses
system.switch_cpus_1.fetch.Branches             56379                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         1681726                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             3986555                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes         6022                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             16843854                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        442312                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.004021                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      1681726                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches        54899                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.201450                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     11900568                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.415382                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.971501                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        9595751     80.63%     80.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          30483      0.26%     80.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          25236      0.21%     81.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          93358      0.78%     81.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4          75889      0.64%     82.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          57494      0.48%     83.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          86071      0.72%     83.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         114915      0.97%     84.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1821371     15.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     11900568                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               2119033                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches          54563                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop                 334                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.869807                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            3911652                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1092819                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         6564034                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11191610                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.835664                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5485326                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.798283                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11196510                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts          523                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       1115024                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      2849887                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       687363                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1096912                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     12558002                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      2818833                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       295217                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     12194343                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        22820                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         1802                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       535507                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles        51855                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      1033342                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads            0                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation            0                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      1126565                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores        53309                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect           52                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect          471                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.713288                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.713288                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      3145091     25.18%     25.18% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult          276      0.00%     25.18% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     25.18% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      2783340     22.29%     47.47% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     47.47% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     47.47% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      2388580     19.12%     66.59% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv       247545      1.98%     68.58% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     68.58% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      2830418     22.66%     91.24% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1094314      8.76%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     12489564                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt      1030748                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.082529                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           10      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd         1486      0.14%      0.15% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      0.15% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.15% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult       751117     72.87%     73.02% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv       266368     25.84%     98.86% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     98.86% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead         6035      0.59%     99.44% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         5732      0.56%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     11900568                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.049493                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.563378                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      6802404     57.16%     57.16% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1701832     14.30%     71.46% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1390757     11.69%     83.15% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       948372      7.97%     91.12% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       532396      4.47%     95.59% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       237544      2.00%     97.59% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       183559      1.54%     99.13% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        87188      0.73%     99.86% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        16516      0.14%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     11900568                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.890864                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         12557668                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        12489564                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      2557446                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        23577                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      1127706                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       1681738                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           1681726                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              12                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads            0                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores            0                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      2849887                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1096912                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               14019601                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      3662192                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8590499                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       174020                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      4011638                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents      1880191                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents         8715                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     22947668                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     14655774                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     12974376                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      1783403                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       535507                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      1907827                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      4383736                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      6275065                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 23362                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
