Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Sep 26 12:36:56 2025
| Host         : RockCollector running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file lab_3_top_level_timing_summary_routed.rpt -pb lab_3_top_level_timing_summary_routed.pb -rpx lab_3_top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : lab_3_top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  46          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.952        0.000                      0                 1302        0.118        0.000                      0                 1302        4.500        0.000                       0                   504  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.952        0.000                      0                 1302        0.118        0.000                      0                 1302        4.500        0.000                       0                   504  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.952ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.952ns  (required time - arrival time)
  Source:                 COUNTER4/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCDer/scratch_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.465ns  (logic 0.969ns (27.962%)  route 2.496ns (72.038%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns = ( 10.150 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         1.629    10.150    COUNTER4/CLK
    SLICE_X3Y32          FDRE                                         r  COUNTER4/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.422    10.572 r  COUNTER4/count_reg[1]/Q
                         net (fo=43, routed)          0.666    11.238    FLOP/clkcnt_reg[4]_0[0]
    SLICE_X6Y33          LUT3 (Prop_lut3_I1_O)        0.299    11.537 r  FLOP/clkcnt[4]_i_10/O
                         net (fo=1, routed)           0.811    12.348    FLOP/clkcnt[4]_i_10_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I2_O)        0.124    12.472 f  FLOP/clkcnt[4]_i_7/O
                         net (fo=14, routed)          0.336    12.808    FLOP/mem_reg[7]_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I5_O)        0.124    12.932 r  FLOP/clkcnt[4]_i_1/O
                         net (fo=41, routed)          0.684    13.616    BCDer/SR[0]
    SLICE_X2Y33          FDRE                                         r  BCDer/scratch_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         1.512    14.853    BCDer/CLK
    SLICE_X2Y33          FDRE                                         r  BCDer/scratch_reg[5]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X2Y33          FDRE (Setup_fdre_C_R)       -0.524    14.568    BCDer/scratch_reg[5]
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                         -13.616    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             0.952ns  (required time - arrival time)
  Source:                 COUNTER4/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCDer/scratch_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.465ns  (logic 0.969ns (27.962%)  route 2.496ns (72.038%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns = ( 10.150 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         1.629    10.150    COUNTER4/CLK
    SLICE_X3Y32          FDRE                                         r  COUNTER4/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.422    10.572 r  COUNTER4/count_reg[1]/Q
                         net (fo=43, routed)          0.666    11.238    FLOP/clkcnt_reg[4]_0[0]
    SLICE_X6Y33          LUT3 (Prop_lut3_I1_O)        0.299    11.537 r  FLOP/clkcnt[4]_i_10/O
                         net (fo=1, routed)           0.811    12.348    FLOP/clkcnt[4]_i_10_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I2_O)        0.124    12.472 f  FLOP/clkcnt[4]_i_7/O
                         net (fo=14, routed)          0.336    12.808    FLOP/mem_reg[7]_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I5_O)        0.124    12.932 r  FLOP/clkcnt[4]_i_1/O
                         net (fo=41, routed)          0.684    13.616    BCDer/SR[0]
    SLICE_X2Y33          FDRE                                         r  BCDer/scratch_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         1.512    14.853    BCDer/CLK
    SLICE_X2Y33          FDRE                                         r  BCDer/scratch_reg[6]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X2Y33          FDRE (Setup_fdre_C_R)       -0.524    14.568    BCDer/scratch_reg[6]
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                         -13.616    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             0.952ns  (required time - arrival time)
  Source:                 COUNTER4/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCDer/scratch_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.465ns  (logic 0.969ns (27.962%)  route 2.496ns (72.038%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns = ( 10.150 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         1.629    10.150    COUNTER4/CLK
    SLICE_X3Y32          FDRE                                         r  COUNTER4/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.422    10.572 r  COUNTER4/count_reg[1]/Q
                         net (fo=43, routed)          0.666    11.238    FLOP/clkcnt_reg[4]_0[0]
    SLICE_X6Y33          LUT3 (Prop_lut3_I1_O)        0.299    11.537 r  FLOP/clkcnt[4]_i_10/O
                         net (fo=1, routed)           0.811    12.348    FLOP/clkcnt[4]_i_10_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I2_O)        0.124    12.472 f  FLOP/clkcnt[4]_i_7/O
                         net (fo=14, routed)          0.336    12.808    FLOP/mem_reg[7]_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I5_O)        0.124    12.932 r  FLOP/clkcnt[4]_i_1/O
                         net (fo=41, routed)          0.684    13.616    BCDer/SR[0]
    SLICE_X2Y33          FDRE                                         r  BCDer/scratch_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         1.512    14.853    BCDer/CLK
    SLICE_X2Y33          FDRE                                         r  BCDer/scratch_reg[7]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X2Y33          FDRE (Setup_fdre_C_R)       -0.524    14.568    BCDer/scratch_reg[7]
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                         -13.616    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             1.000ns  (required time - arrival time)
  Source:                 COUNTER4/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCDer/scratch_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.498ns  (logic 0.969ns (27.701%)  route 2.529ns (72.299%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns = ( 10.150 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         1.629    10.150    COUNTER4/CLK
    SLICE_X3Y32          FDRE                                         r  COUNTER4/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.422    10.572 r  COUNTER4/count_reg[1]/Q
                         net (fo=43, routed)          0.666    11.238    FLOP/clkcnt_reg[4]_0[0]
    SLICE_X6Y33          LUT3 (Prop_lut3_I1_O)        0.299    11.537 r  FLOP/clkcnt[4]_i_10/O
                         net (fo=1, routed)           0.811    12.348    FLOP/clkcnt[4]_i_10_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I2_O)        0.124    12.472 f  FLOP/clkcnt[4]_i_7/O
                         net (fo=14, routed)          0.336    12.808    FLOP/mem_reg[7]_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I5_O)        0.124    12.932 r  FLOP/clkcnt[4]_i_1/O
                         net (fo=41, routed)          0.716    13.648    BCDer/SR[0]
    SLICE_X4Y34          FDRE                                         r  BCDer/scratch_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         1.511    14.852    BCDer/CLK
    SLICE_X4Y34          FDRE                                         r  BCDer/scratch_reg[15]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X4Y34          FDRE (Setup_fdre_C_R)       -0.429    14.648    BCDer/scratch_reg[15]
  -------------------------------------------------------------------
                         required time                         14.648    
                         arrival time                         -13.648    
  -------------------------------------------------------------------
                         slack                                  1.000    

Slack (MET) :             1.005ns  (required time - arrival time)
  Source:                 COUNTER4/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCDer/bcd_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.491ns  (logic 0.969ns (27.760%)  route 2.522ns (72.240%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns = ( 10.150 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         1.629    10.150    COUNTER4/CLK
    SLICE_X3Y32          FDRE                                         r  COUNTER4/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.422    10.572 r  COUNTER4/count_reg[1]/Q
                         net (fo=43, routed)          0.666    11.238    FLOP/clkcnt_reg[4]_0[0]
    SLICE_X6Y33          LUT3 (Prop_lut3_I1_O)        0.299    11.537 r  FLOP/clkcnt[4]_i_10/O
                         net (fo=1, routed)           0.811    12.348    FLOP/clkcnt[4]_i_10_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I2_O)        0.124    12.472 f  FLOP/clkcnt[4]_i_7/O
                         net (fo=14, routed)          0.336    12.808    FLOP/mem_reg[7]_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I5_O)        0.124    12.932 r  FLOP/clkcnt[4]_i_1/O
                         net (fo=41, routed)          0.709    13.641    BCDer/SR[0]
    SLICE_X4Y32          FDRE                                         r  BCDer/bcd_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         1.509    14.850    BCDer/CLK
    SLICE_X4Y32          FDRE                                         r  BCDer/bcd_out_reg[0]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X4Y32          FDRE (Setup_fdre_C_R)       -0.429    14.646    BCDer/bcd_out_reg[0]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                         -13.641    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.005ns  (required time - arrival time)
  Source:                 COUNTER4/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCDer/bcd_out_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.491ns  (logic 0.969ns (27.760%)  route 2.522ns (72.240%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns = ( 10.150 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         1.629    10.150    COUNTER4/CLK
    SLICE_X3Y32          FDRE                                         r  COUNTER4/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.422    10.572 r  COUNTER4/count_reg[1]/Q
                         net (fo=43, routed)          0.666    11.238    FLOP/clkcnt_reg[4]_0[0]
    SLICE_X6Y33          LUT3 (Prop_lut3_I1_O)        0.299    11.537 r  FLOP/clkcnt[4]_i_10/O
                         net (fo=1, routed)           0.811    12.348    FLOP/clkcnt[4]_i_10_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I2_O)        0.124    12.472 f  FLOP/clkcnt[4]_i_7/O
                         net (fo=14, routed)          0.336    12.808    FLOP/mem_reg[7]_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I5_O)        0.124    12.932 r  FLOP/clkcnt[4]_i_1/O
                         net (fo=41, routed)          0.709    13.641    BCDer/SR[0]
    SLICE_X4Y32          FDRE                                         r  BCDer/bcd_out_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         1.509    14.850    BCDer/CLK
    SLICE_X4Y32          FDRE                                         r  BCDer/bcd_out_reg[12]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X4Y32          FDRE (Setup_fdre_C_R)       -0.429    14.646    BCDer/bcd_out_reg[12]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                         -13.641    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.005ns  (required time - arrival time)
  Source:                 COUNTER4/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCDer/bcd_out_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.491ns  (logic 0.969ns (27.760%)  route 2.522ns (72.240%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns = ( 10.150 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         1.629    10.150    COUNTER4/CLK
    SLICE_X3Y32          FDRE                                         r  COUNTER4/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.422    10.572 r  COUNTER4/count_reg[1]/Q
                         net (fo=43, routed)          0.666    11.238    FLOP/clkcnt_reg[4]_0[0]
    SLICE_X6Y33          LUT3 (Prop_lut3_I1_O)        0.299    11.537 r  FLOP/clkcnt[4]_i_10/O
                         net (fo=1, routed)           0.811    12.348    FLOP/clkcnt[4]_i_10_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I2_O)        0.124    12.472 f  FLOP/clkcnt[4]_i_7/O
                         net (fo=14, routed)          0.336    12.808    FLOP/mem_reg[7]_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I5_O)        0.124    12.932 r  FLOP/clkcnt[4]_i_1/O
                         net (fo=41, routed)          0.709    13.641    BCDer/SR[0]
    SLICE_X4Y32          FDRE                                         r  BCDer/bcd_out_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         1.509    14.850    BCDer/CLK
    SLICE_X4Y32          FDRE                                         r  BCDer/bcd_out_reg[4]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X4Y32          FDRE (Setup_fdre_C_R)       -0.429    14.646    BCDer/bcd_out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                         -13.641    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.005ns  (required time - arrival time)
  Source:                 COUNTER4/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCDer/bcd_out_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.491ns  (logic 0.969ns (27.760%)  route 2.522ns (72.240%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns = ( 10.150 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         1.629    10.150    COUNTER4/CLK
    SLICE_X3Y32          FDRE                                         r  COUNTER4/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.422    10.572 r  COUNTER4/count_reg[1]/Q
                         net (fo=43, routed)          0.666    11.238    FLOP/clkcnt_reg[4]_0[0]
    SLICE_X6Y33          LUT3 (Prop_lut3_I1_O)        0.299    11.537 r  FLOP/clkcnt[4]_i_10/O
                         net (fo=1, routed)           0.811    12.348    FLOP/clkcnt[4]_i_10_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I2_O)        0.124    12.472 f  FLOP/clkcnt[4]_i_7/O
                         net (fo=14, routed)          0.336    12.808    FLOP/mem_reg[7]_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I5_O)        0.124    12.932 r  FLOP/clkcnt[4]_i_1/O
                         net (fo=41, routed)          0.709    13.641    BCDer/SR[0]
    SLICE_X4Y32          FDRE                                         r  BCDer/bcd_out_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         1.509    14.850    BCDer/CLK
    SLICE_X4Y32          FDRE                                         r  BCDer/bcd_out_reg[8]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X4Y32          FDRE (Setup_fdre_C_R)       -0.429    14.646    BCDer/bcd_out_reg[8]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                         -13.641    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.125ns  (required time - arrival time)
  Source:                 COUNTER4/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCDer/scratch_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.388ns  (logic 0.969ns (28.601%)  route 2.419ns (71.399%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns = ( 10.150 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         1.629    10.150    COUNTER4/CLK
    SLICE_X3Y32          FDRE                                         r  COUNTER4/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.422    10.572 r  COUNTER4/count_reg[1]/Q
                         net (fo=43, routed)          0.666    11.238    FLOP/clkcnt_reg[4]_0[0]
    SLICE_X6Y33          LUT3 (Prop_lut3_I1_O)        0.299    11.537 r  FLOP/clkcnt[4]_i_10/O
                         net (fo=1, routed)           0.811    12.348    FLOP/clkcnt[4]_i_10_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I2_O)        0.124    12.472 f  FLOP/clkcnt[4]_i_7/O
                         net (fo=14, routed)          0.336    12.808    FLOP/mem_reg[7]_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I5_O)        0.124    12.932 r  FLOP/clkcnt[4]_i_1/O
                         net (fo=41, routed)          0.606    13.538    BCDer/SR[0]
    SLICE_X0Y33          FDRE                                         r  BCDer/scratch_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         1.512    14.853    BCDer/CLK
    SLICE_X0Y33          FDRE                                         r  BCDer/scratch_reg[19]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X0Y33          FDRE (Setup_fdre_C_R)       -0.429    14.663    BCDer/scratch_reg[19]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                         -13.538    
  -------------------------------------------------------------------
                         slack                                  1.125    

Slack (MET) :             1.125ns  (required time - arrival time)
  Source:                 COUNTER4/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCDer/scratch_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.388ns  (logic 0.969ns (28.601%)  route 2.419ns (71.399%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns = ( 10.150 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         1.629    10.150    COUNTER4/CLK
    SLICE_X3Y32          FDRE                                         r  COUNTER4/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.422    10.572 r  COUNTER4/count_reg[1]/Q
                         net (fo=43, routed)          0.666    11.238    FLOP/clkcnt_reg[4]_0[0]
    SLICE_X6Y33          LUT3 (Prop_lut3_I1_O)        0.299    11.537 r  FLOP/clkcnt[4]_i_10/O
                         net (fo=1, routed)           0.811    12.348    FLOP/clkcnt[4]_i_10_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I2_O)        0.124    12.472 f  FLOP/clkcnt[4]_i_7/O
                         net (fo=14, routed)          0.336    12.808    FLOP/mem_reg[7]_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I5_O)        0.124    12.932 r  FLOP/clkcnt[4]_i_1/O
                         net (fo=41, routed)          0.606    13.538    BCDer/SR[0]
    SLICE_X0Y33          FDRE                                         r  BCDer/scratch_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         1.512    14.853    BCDer/CLK
    SLICE_X0Y33          FDRE                                         r  BCDer/scratch_reg[1]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X0Y33          FDRE (Setup_fdre_C_R)       -0.429    14.663    BCDer/scratch_reg[1]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                         -13.538    
  -------------------------------------------------------------------
                         slack                                  1.125    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 FLOP/mem_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCDer/scratch_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         0.590     1.473    FLOP/CLK
    SLICE_X3Y33          FDRE                                         r  FLOP/mem_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  FLOP/mem_reg[6]/Q
                         net (fo=3, routed)           0.066     1.680    BCDer/Q[5]
    SLICE_X2Y33          LUT5 (Prop_lut5_I2_O)        0.045     1.725 r  BCDer/scratch[6]_i_1/O
                         net (fo=1, routed)           0.000     1.725    BCDer/next_scratch[6]
    SLICE_X2Y33          FDRE                                         r  BCDer/scratch_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         0.859     1.986    BCDer/CLK
    SLICE_X2Y33          FDRE                                         r  BCDer/scratch_reg[6]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.121     1.607    BCDer/scratch_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 BCDer/scratch_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCDer/scratch_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.189ns (65.896%)  route 0.098ns (34.104%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         0.590     1.473    BCDer/CLK
    SLICE_X0Y33          FDRE                                         r  BCDer/scratch_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  BCDer/scratch_reg[19]/Q
                         net (fo=5, routed)           0.098     1.712    BCDer/scratch_reg_n_0_[19]
    SLICE_X1Y33          LUT5 (Prop_lut5_I2_O)        0.048     1.760 r  BCDer/scratch[18]_i_1/O
                         net (fo=1, routed)           0.000     1.760    BCDer/next_scratch[18]
    SLICE_X1Y33          FDRE                                         r  BCDer/scratch_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         0.859     1.986    BCDer/CLK
    SLICE_X1Y33          FDRE                                         r  BCDer/scratch_reg[18]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X1Y33          FDRE (Hold_fdre_C_D)         0.107     1.593    BCDer/scratch_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 BCDer/clkcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCDer/scratch_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.209ns (73.556%)  route 0.075ns (26.444%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         0.591     1.474    BCDer/CLK
    SLICE_X2Y34          FDRE                                         r  BCDer/clkcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  BCDer/clkcnt_reg[3]/Q
                         net (fo=7, routed)           0.075     1.713    BCDer/clkcnt_reg_n_0_[3]
    SLICE_X3Y34          LUT6 (Prop_lut6_I3_O)        0.045     1.758 r  BCDer/scratch[16]_i_1/O
                         net (fo=1, routed)           0.000     1.758    BCDer/next_scratch[16]
    SLICE_X3Y34          FDRE                                         r  BCDer/scratch_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         0.860     1.987    BCDer/CLK
    SLICE_X3Y34          FDRE                                         r  BCDer/scratch_reg[16]/C
                         clock pessimism             -0.500     1.487    
    SLICE_X3Y34          FDRE (Hold_fdre_C_D)         0.092     1.579    BCDer/scratch_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 BCDer/scratch_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCDer/scratch_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         0.590     1.473    BCDer/CLK
    SLICE_X0Y33          FDRE                                         r  BCDer/scratch_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  BCDer/scratch_reg[19]/Q
                         net (fo=5, routed)           0.098     1.712    BCDer/scratch_reg_n_0_[19]
    SLICE_X1Y33          LUT5 (Prop_lut5_I1_O)        0.045     1.757 r  BCDer/scratch[17]_i_1/O
                         net (fo=1, routed)           0.000     1.757    BCDer/next_scratch[17]
    SLICE_X1Y33          FDRE                                         r  BCDer/scratch_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         0.859     1.986    BCDer/CLK
    SLICE_X1Y33          FDRE                                         r  BCDer/scratch_reg[17]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X1Y33          FDRE (Hold_fdre_C_D)         0.091     1.577    BCDer/scratch_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 BCDer/scratch_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCDer/scratch_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.144%)  route 0.120ns (38.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         0.590     1.473    BCDer/CLK
    SLICE_X1Y33          FDRE                                         r  BCDer/scratch_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  BCDer/scratch_reg[17]/Q
                         net (fo=5, routed)           0.120     1.734    BCDer/scratch_reg_n_0_[17]
    SLICE_X0Y33          LUT5 (Prop_lut5_I2_O)        0.048     1.782 r  BCDer/scratch[20]_i_1/O
                         net (fo=1, routed)           0.000     1.782    BCDer/next_scratch[20]
    SLICE_X0Y33          FDRE                                         r  BCDer/scratch_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         0.859     1.986    BCDer/CLK
    SLICE_X0Y33          FDRE                                         r  BCDer/scratch_reg[20]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X0Y33          FDRE (Hold_fdre_C_D)         0.107     1.593    BCDer/scratch_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 SWITCH_DEBOUNCER/count_reg[10][15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SWITCH_DEBOUNCER/ff3_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.209ns (63.076%)  route 0.122ns (36.924%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         0.562     1.445    SWITCH_DEBOUNCER/CLK
    SLICE_X12Y34         FDRE                                         r  SWITCH_DEBOUNCER/count_reg[10][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y34         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  SWITCH_DEBOUNCER/count_reg[10][15]/Q
                         net (fo=3, routed)           0.122     1.731    SWITCH_DEBOUNCER/count_reg[10]_10[15]
    SLICE_X14Y34         LUT6 (Prop_lut6_I2_O)        0.045     1.776 r  SWITCH_DEBOUNCER/ff3[10]_i_1/O
                         net (fo=1, routed)           0.000     1.776    SWITCH_DEBOUNCER/ff3[10]_i_1_n_0
    SLICE_X14Y34         FDRE                                         r  SWITCH_DEBOUNCER/ff3_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         0.830     1.957    SWITCH_DEBOUNCER/CLK
    SLICE_X14Y34         FDRE                                         r  SWITCH_DEBOUNCER/ff3_reg[10]/C
                         clock pessimism             -0.498     1.459    
    SLICE_X14Y34         FDRE (Hold_fdre_C_D)         0.120     1.579    SWITCH_DEBOUNCER/ff3_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 BCDer/scratch_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCDer/scratch_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.763%)  route 0.120ns (39.237%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         0.590     1.473    BCDer/CLK
    SLICE_X1Y33          FDRE                                         r  BCDer/scratch_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  BCDer/scratch_reg[17]/Q
                         net (fo=5, routed)           0.120     1.734    BCDer/scratch_reg_n_0_[17]
    SLICE_X0Y33          LUT5 (Prop_lut5_I3_O)        0.045     1.779 r  BCDer/scratch[19]_i_1/O
                         net (fo=1, routed)           0.000     1.779    BCDer/next_scratch[19]
    SLICE_X0Y33          FDRE                                         r  BCDer/scratch_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         0.859     1.986    BCDer/CLK
    SLICE_X0Y33          FDRE                                         r  BCDer/scratch_reg[19]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X0Y33          FDRE (Hold_fdre_C_D)         0.091     1.577    BCDer/scratch_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 BCDer/scratch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCDer/scratch_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.598%)  route 0.137ns (42.402%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         0.590     1.473    BCDer/CLK
    SLICE_X0Y33          FDRE                                         r  BCDer/scratch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  BCDer/scratch_reg[1]/Q
                         net (fo=1, routed)           0.137     1.751    BCDer/scratch_reg_n_0_[1]
    SLICE_X1Y33          LUT5 (Prop_lut5_I0_O)        0.045     1.796 r  BCDer/scratch[2]_i_1/O
                         net (fo=1, routed)           0.000     1.796    BCDer/next_scratch[2]
    SLICE_X1Y33          FDRE                                         r  BCDer/scratch_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         0.859     1.986    BCDer/CLK
    SLICE_X1Y33          FDRE                                         r  BCDer/scratch_reg[2]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X1Y33          FDRE (Hold_fdre_C_D)         0.092     1.578    BCDer/scratch_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 BCDer/scratch_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCDer/scratch_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.346%)  route 0.143ns (40.654%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         0.590     1.473    BCDer/CLK
    SLICE_X2Y33          FDRE                                         r  BCDer/scratch_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.164     1.637 r  BCDer/scratch_reg[6]/Q
                         net (fo=1, routed)           0.143     1.780    BCDer/scratch_reg_n_0_[6]
    SLICE_X2Y33          LUT5 (Prop_lut5_I0_O)        0.045     1.825 r  BCDer/scratch[7]_i_1/O
                         net (fo=1, routed)           0.000     1.825    BCDer/next_scratch[7]
    SLICE_X2Y33          FDRE                                         r  BCDer/scratch_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         0.859     1.986    BCDer/CLK
    SLICE_X2Y33          FDRE                                         r  BCDer/scratch_reg[7]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.121     1.594    BCDer/scratch_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 BCDer/scratch_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCDer/scratch_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.377%)  route 0.138ns (42.623%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         0.591     1.474    BCDer/CLK
    SLICE_X1Y34          FDRE                                         r  BCDer/scratch_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  BCDer/scratch_reg[10]/Q
                         net (fo=1, routed)           0.138     1.753    BCDer/scratch_reg_n_0_[10]
    SLICE_X1Y34          LUT5 (Prop_lut5_I0_O)        0.045     1.798 r  BCDer/scratch[11]_i_1/O
                         net (fo=1, routed)           0.000     1.798    BCDer/next_scratch[11]
    SLICE_X1Y34          FDRE                                         r  BCDer/scratch_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         0.860     1.987    BCDer/CLK
    SLICE_X1Y34          FDRE                                         r  BCDer/scratch_reg[11]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X1Y34          FDRE (Hold_fdre_C_D)         0.091     1.565    BCDer/scratch_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.233    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y32    BCDer/bcd_out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y32    BCDer/bcd_out_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y35    BCDer/bcd_out_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y32    BCDer/bcd_out_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y35    BCDer/bcd_out_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y35    BCDer/bcd_out_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y35    BCDer/bcd_out_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y35    BCDer/bcd_out_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y32    BCDer/bcd_out_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y32    BCDer/bcd_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y32    BCDer/bcd_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32    BCDer/bcd_out_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32    BCDer/bcd_out_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y35    BCDer/bcd_out_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y35    BCDer/bcd_out_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y32    BCDer/bcd_out_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y32    BCDer/bcd_out_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y35    BCDer/bcd_out_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y35    BCDer/bcd_out_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y32    BCDer/bcd_out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y32    BCDer/bcd_out_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32    BCDer/bcd_out_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32    BCDer/bcd_out_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y35    BCDer/bcd_out_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y35    BCDer/bcd_out_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y32    BCDer/bcd_out_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y32    BCDer/bcd_out_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y35    BCDer/bcd_out_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y35    BCDer/bcd_out_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 COUNTER4/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.146ns  (logic 4.931ns (40.601%)  route 7.215ns (59.399%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         1.629    10.150    COUNTER4/CLK
    SLICE_X3Y32          FDRE                                         r  COUNTER4/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.422    10.572 r  COUNTER4/count_reg[1]/Q
                         net (fo=43, routed)          1.472    12.044    COUNTER4/count_reg[1]_0[0]
    SLICE_X5Y32          LUT6 (Prop_lut6_I1_O)        0.299    12.343 r  COUNTER4/CA_OBUF_inst_i_11/O
                         net (fo=2, routed)           0.984    13.328    COUNTER4/CA_OBUF_inst_i_11_n_0
    SLICE_X4Y31          LUT4 (Prop_lut4_I2_O)        0.152    13.480 f  COUNTER4/CB_OBUF_inst_i_2/O
                         net (fo=5, routed)           0.865    14.344    COUNTER4/CB_OBUF_inst_i_2_n_0
    SLICE_X5Y30          LUT5 (Prop_lut5_I2_O)        0.352    14.696 r  COUNTER4/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.894    18.590    CF_OBUF
    V5                   OBUF (Prop_obuf_I_O)         3.706    22.296 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    22.296    CF
    V5                                                                r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 COUNTER4/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.768ns  (logic 4.719ns (40.099%)  route 7.049ns (59.901%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         1.629    10.150    COUNTER4/CLK
    SLICE_X3Y32          FDRE                                         r  COUNTER4/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.422    10.572 r  COUNTER4/count_reg[1]/Q
                         net (fo=43, routed)          1.619    12.192    COUNTER4/count_reg[1]_0[0]
    SLICE_X6Y33          LUT6 (Prop_lut6_I1_O)        0.299    12.491 f  COUNTER4/CA_OBUF_inst_i_14/O
                         net (fo=3, routed)           0.842    13.332    COUNTER4/CA_OBUF_inst_i_14_n_0
    SLICE_X6Y32          LUT5 (Prop_lut5_I0_O)        0.150    13.482 r  COUNTER4/CB_OBUF_inst_i_4/O
                         net (fo=4, routed)           0.991    14.473    COUNTER4/CB_OBUF_inst_i_4_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I3_O)        0.328    14.801 r  COUNTER4/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.597    18.398    CE_OBUF
    U5                   OBUF (Prop_obuf_I_O)         3.520    21.918 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    21.918    CE
    U5                                                                r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 COUNTER4/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.763ns  (logic 4.735ns (40.249%)  route 7.029ns (59.751%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         1.629    10.150    COUNTER4/CLK
    SLICE_X3Y32          FDRE                                         r  COUNTER4/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.422    10.572 r  COUNTER4/count_reg[1]/Q
                         net (fo=43, routed)          1.472    12.044    COUNTER4/count_reg[1]_0[0]
    SLICE_X5Y32          LUT6 (Prop_lut6_I1_O)        0.299    12.343 f  COUNTER4/CA_OBUF_inst_i_11/O
                         net (fo=2, routed)           0.984    13.328    COUNTER4/CA_OBUF_inst_i_11_n_0
    SLICE_X4Y31          LUT4 (Prop_lut4_I2_O)        0.152    13.480 r  COUNTER4/CB_OBUF_inst_i_2/O
                         net (fo=5, routed)           0.865    14.344    COUNTER4/CB_OBUF_inst_i_2_n_0
    SLICE_X5Y30          LUT5 (Prop_lut5_I2_O)        0.326    14.670 r  COUNTER4/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.707    18.378    CD_OBUF
    V8                   OBUF (Prop_obuf_I_O)         3.536    21.913 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    21.913    CD
    V8                                                                r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 COUNTER4/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.725ns  (logic 4.728ns (40.325%)  route 6.997ns (59.675%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         1.629    10.150    COUNTER4/CLK
    SLICE_X3Y32          FDRE                                         r  COUNTER4/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.422    10.572 r  COUNTER4/count_reg[1]/Q
                         net (fo=43, routed)          1.472    12.044    COUNTER4/count_reg[1]_0[0]
    SLICE_X5Y32          LUT6 (Prop_lut6_I1_O)        0.299    12.343 f  COUNTER4/CA_OBUF_inst_i_11/O
                         net (fo=2, routed)           0.984    13.328    COUNTER4/CA_OBUF_inst_i_11_n_0
    SLICE_X4Y31          LUT4 (Prop_lut4_I2_O)        0.152    13.480 r  COUNTER4/CB_OBUF_inst_i_2/O
                         net (fo=5, routed)           0.838    14.318    COUNTER4/CB_OBUF_inst_i_2_n_0
    SLICE_X5Y30          LUT5 (Prop_lut5_I2_O)        0.326    14.644 r  COUNTER4/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.702    18.346    CB_OBUF
    W6                   OBUF (Prop_obuf_I_O)         3.529    21.875 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    21.875    CB
    W6                                                                r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 COUNTER4/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.270ns  (logic 4.366ns (38.742%)  route 6.904ns (61.258%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         1.629    10.150    COUNTER4/CLK
    SLICE_X3Y32          FDRE                                         r  COUNTER4/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.459    10.609 r  COUNTER4/count_reg[0]/Q
                         net (fo=18, routed)          1.533    12.143    COUNTER4/count[0]
    SLICE_X1Y32          LUT6 (Prop_lut6_I4_O)        0.124    12.267 r  COUNTER4/CA_OBUF_inst_i_8/O
                         net (fo=2, routed)           0.919    13.186    COUNTER4/CA_OBUF_inst_i_8_n_0
    SLICE_X4Y31          LUT4 (Prop_lut4_I1_O)        0.124    13.310 r  COUNTER4/CB_OBUF_inst_i_3/O
                         net (fo=5, routed)           0.725    14.034    COUNTER4/CB_OBUF_inst_i_3_n_0
    SLICE_X5Y31          LUT5 (Prop_lut5_I2_O)        0.124    14.158 r  COUNTER4/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.727    17.885    CC_OBUF
    U8                   OBUF (Prop_obuf_I_O)         3.535    21.420 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000    21.420    CC
    U8                                                                r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 COUNTER4/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.174ns  (logic 4.578ns (40.968%)  route 6.596ns (59.032%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         1.629    10.150    COUNTER4/CLK
    SLICE_X3Y32          FDRE                                         r  COUNTER4/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.459    10.609 r  COUNTER4/count_reg[0]/Q
                         net (fo=18, routed)          1.533    12.143    COUNTER4/count[0]
    SLICE_X1Y32          LUT6 (Prop_lut6_I4_O)        0.124    12.267 r  COUNTER4/CA_OBUF_inst_i_8/O
                         net (fo=2, routed)           0.919    13.186    COUNTER4/CA_OBUF_inst_i_8_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I2_O)        0.152    13.338 r  COUNTER4/CA_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.596    13.934    COUNTER4/CA_OBUF_inst_i_2_n_0
    SLICE_X5Y31          LUT5 (Prop_lut5_I0_O)        0.332    14.266 r  COUNTER4/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.548    17.813    CA_OBUF
    W7                   OBUF (Prop_obuf_I_O)         3.511    21.324 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    21.324    CA
    W7                                                                r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 COUNTER4/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.767ns  (logic 4.730ns (43.933%)  route 6.037ns (56.067%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         1.629    10.150    COUNTER4/CLK
    SLICE_X3Y32          FDRE                                         r  COUNTER4/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.422    10.572 r  COUNTER4/count_reg[1]/Q
                         net (fo=43, routed)          1.472    12.044    COUNTER4/count_reg[1]_0[0]
    SLICE_X5Y32          LUT6 (Prop_lut6_I1_O)        0.299    12.343 f  COUNTER4/CA_OBUF_inst_i_11/O
                         net (fo=2, routed)           0.984    13.328    COUNTER4/CA_OBUF_inst_i_11_n_0
    SLICE_X4Y31          LUT4 (Prop_lut4_I2_O)        0.152    13.480 r  COUNTER4/CB_OBUF_inst_i_2/O
                         net (fo=5, routed)           0.377    13.856    COUNTER4/CB_OBUF_inst_i_2_n_0
    SLICE_X5Y31          LUT5 (Prop_lut5_I4_O)        0.326    14.182 r  COUNTER4/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.204    17.386    CG_OBUF
    U7                   OBUF (Prop_obuf_I_O)         3.531    20.918 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000    20.918    CG
    U7                                                                r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.614ns  (logic 4.152ns (48.202%)  route 4.462ns (51.798%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         1.625     5.146    SEVEN_SEG/DIGIT_SELECTOR/CLK
    SLICE_X2Y29          FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.518     5.664 f  SEVEN_SEG/DIGIT_SELECTOR/q_reg[3]/Q
                         net (fo=8, routed)           1.234     6.898    SEVEN_SEG/DIGIT_SELECTOR/q_reg[3]_0
    SLICE_X8Y29          LUT1 (Prop_lut1_I0_O)        0.124     7.022 r  SEVEN_SEG/DIGIT_SELECTOR/AN4_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.228    10.250    AN4_OBUF
    W4                   OBUF (Prop_obuf_I_O)         3.510    13.761 r  AN4_OBUF_inst/O
                         net (fo=0)                   0.000    13.761    AN4
    W4                                                                r  AN4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.537ns  (logic 4.103ns (48.062%)  route 4.434ns (51.938%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         1.624     5.145    SEVEN_SEG/DIGIT_SELECTOR/CLK
    SLICE_X5Y31          FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDSE (Prop_fdse_C_Q)         0.456     5.601 f  SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/Q
                         net (fo=8, routed)           1.097     6.698    SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]_0
    SLICE_X8Y29          LUT1 (Prop_lut1_I0_O)        0.124     6.822 r  SEVEN_SEG/DIGIT_SELECTOR/AN3_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.337    10.159    AN3_OBUF
    V4                   OBUF (Prop_obuf_I_O)         3.523    13.682 r  AN3_OBUF_inst/O
                         net (fo=0)                   0.000    13.682    AN3
    V4                                                                r  AN3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.361ns  (logic 4.375ns (52.326%)  route 3.986ns (47.674%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         1.626     5.147    SEVEN_SEG/DIGIT_SELECTOR/CLK
    SLICE_X2Y30          FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDSE (Prop_fdse_C_Q)         0.518     5.665 f  SEVEN_SEG/DIGIT_SELECTOR/q_reg[0]/Q
                         net (fo=10, routed)          1.010     6.675    SEVEN_SEG/DIGIT_SELECTOR/q_reg[0]_0
    SLICE_X5Y31          LUT1 (Prop_lut1_I0_O)        0.152     6.827 r  SEVEN_SEG/DIGIT_SELECTOR/AN1_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.976     9.803    AN1_OBUF
    U2                   OBUF (Prop_obuf_I_O)         3.705    13.508 r  AN1_OBUF_inst/O
                         net (fo=0)                   0.000    13.508    AN1
    U2                                                                r  AN1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SWITCH_DEBOUNCER/ff3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.791ns  (logic 1.343ns (75.010%)  route 0.447ns (24.990%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         0.582     1.465    SWITCH_DEBOUNCER/CLK
    SLICE_X3Y24          FDRE                                         r  SWITCH_DEBOUNCER/ff3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  SWITCH_DEBOUNCER/ff3_reg[2]/Q
                         net (fo=5, routed)           0.447     2.054    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.256 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.256    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SWITCH_DEBOUNCER/ff3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.813ns  (logic 1.395ns (76.913%)  route 0.419ns (23.087%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         0.593     1.476    SWITCH_DEBOUNCER/CLK
    SLICE_X2Y38          FDRE                                         r  SWITCH_DEBOUNCER/ff3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.164     1.640 r  SWITCH_DEBOUNCER/ff3_reg[1]/Q
                         net (fo=5, routed)           0.419     2.059    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.289 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.289    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SWITCH_DEBOUNCER/ff3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.842ns  (logic 1.351ns (73.364%)  route 0.491ns (26.636%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         0.585     1.468    SWITCH_DEBOUNCER/CLK
    SLICE_X1Y28          FDRE                                         r  SWITCH_DEBOUNCER/ff3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  SWITCH_DEBOUNCER/ff3_reg[3]/Q
                         net (fo=5, routed)           0.491     2.100    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.310 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.310    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SWITCH_DEBOUNCER/ff3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.875ns  (logic 1.347ns (71.820%)  route 0.528ns (28.180%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         0.591     1.474    SWITCH_DEBOUNCER/CLK
    SLICE_X0Y15          FDRE                                         r  SWITCH_DEBOUNCER/ff3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  SWITCH_DEBOUNCER/ff3_reg[0]/Q
                         net (fo=5, routed)           0.528     2.144    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.350 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.350    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SWITCH_DEBOUNCER/ff3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.907ns  (logic 1.351ns (70.832%)  route 0.556ns (29.168%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         0.581     1.464    SWITCH_DEBOUNCER/CLK
    SLICE_X7Y26          FDRE                                         r  SWITCH_DEBOUNCER/ff3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  SWITCH_DEBOUNCER/ff3_reg[4]/Q
                         net (fo=6, routed)           0.556     2.161    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.371 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.371    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SWITCH_DEBOUNCER/ff3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.965ns  (logic 1.366ns (69.501%)  route 0.599ns (30.499%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         0.588     1.471    SWITCH_DEBOUNCER/CLK
    SLICE_X2Y18          FDRE                                         r  SWITCH_DEBOUNCER/ff3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.164     1.635 r  SWITCH_DEBOUNCER/ff3_reg[7]/Q
                         net (fo=6, routed)           0.599     2.235    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     3.436 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.436    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SWITCH_DEBOUNCER/ff3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.976ns  (logic 1.357ns (68.647%)  route 0.620ns (31.353%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         0.585     1.468    SWITCH_DEBOUNCER/CLK
    SLICE_X0Y21          FDRE                                         r  SWITCH_DEBOUNCER/ff3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  SWITCH_DEBOUNCER/ff3_reg[5]/Q
                         net (fo=6, routed)           0.620     2.229    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.444 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.444    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SWITCH_DEBOUNCER/ff3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.982ns  (logic 1.348ns (68.016%)  route 0.634ns (31.984%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         0.585     1.468    SWITCH_DEBOUNCER/CLK
    SLICE_X4Y19          FDRE                                         r  SWITCH_DEBOUNCER/ff3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  SWITCH_DEBOUNCER/ff3_reg[6]/Q
                         net (fo=6, routed)           0.634     2.243    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.450 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.450    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SWITCH_DEBOUNCER/ff3_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.993ns  (logic 1.346ns (67.542%)  route 0.647ns (32.458%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         0.580     1.463    SWITCH_DEBOUNCER/CLK
    SLICE_X4Y24          FDRE                                         r  SWITCH_DEBOUNCER/ff3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  SWITCH_DEBOUNCER/ff3_reg[8]/Q
                         net (fo=6, routed)           0.647     2.251    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         1.205     3.456 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.456    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SWITCH_DEBOUNCER/ff3_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.513ns  (logic 1.369ns (54.469%)  route 1.144ns (45.532%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         0.558     1.441    SWITCH_DEBOUNCER/CLK
    SLICE_X12Y30         FDRE                                         r  SWITCH_DEBOUNCER/ff3_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  SWITCH_DEBOUNCER/ff3_reg[11]/Q
                         net (fo=6, routed)           1.144     2.749    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         1.205     3.954 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.954    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           503 Endpoints
Min Delay           503 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SWITCH_DEBOUNCER/count_reg[15][16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.346ns  (logic 1.594ns (17.059%)  route 7.751ns (82.941%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=125, routed)         6.499     7.940    SWITCH_DEBOUNCER/ff3_reg[15]_0[0]
    SLICE_X12Y44         LUT3 (Prop_lut3_I0_O)        0.153     8.093 r  SWITCH_DEBOUNCER/count[15][0]_i_1/O
                         net (fo=20, routed)          1.253     9.346    SWITCH_DEBOUNCER/count[15][0]_i_1_n_0
    SLICE_X13Y47         FDRE                                         r  SWITCH_DEBOUNCER/count_reg[15][16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         1.451     4.792    SWITCH_DEBOUNCER/CLK
    SLICE_X13Y47         FDRE                                         r  SWITCH_DEBOUNCER/count_reg[15][16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SWITCH_DEBOUNCER/count_reg[15][17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.346ns  (logic 1.594ns (17.059%)  route 7.751ns (82.941%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=125, routed)         6.499     7.940    SWITCH_DEBOUNCER/ff3_reg[15]_0[0]
    SLICE_X12Y44         LUT3 (Prop_lut3_I0_O)        0.153     8.093 r  SWITCH_DEBOUNCER/count[15][0]_i_1/O
                         net (fo=20, routed)          1.253     9.346    SWITCH_DEBOUNCER/count[15][0]_i_1_n_0
    SLICE_X13Y47         FDRE                                         r  SWITCH_DEBOUNCER/count_reg[15][17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         1.451     4.792    SWITCH_DEBOUNCER/CLK
    SLICE_X13Y47         FDRE                                         r  SWITCH_DEBOUNCER/count_reg[15][17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SWITCH_DEBOUNCER/count_reg[15][18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.346ns  (logic 1.594ns (17.059%)  route 7.751ns (82.941%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=125, routed)         6.499     7.940    SWITCH_DEBOUNCER/ff3_reg[15]_0[0]
    SLICE_X12Y44         LUT3 (Prop_lut3_I0_O)        0.153     8.093 r  SWITCH_DEBOUNCER/count[15][0]_i_1/O
                         net (fo=20, routed)          1.253     9.346    SWITCH_DEBOUNCER/count[15][0]_i_1_n_0
    SLICE_X13Y47         FDRE                                         r  SWITCH_DEBOUNCER/count_reg[15][18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         1.451     4.792    SWITCH_DEBOUNCER/CLK
    SLICE_X13Y47         FDRE                                         r  SWITCH_DEBOUNCER/count_reg[15][18]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SWITCH_DEBOUNCER/count_reg[15][19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.346ns  (logic 1.594ns (17.059%)  route 7.751ns (82.941%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=125, routed)         6.499     7.940    SWITCH_DEBOUNCER/ff3_reg[15]_0[0]
    SLICE_X12Y44         LUT3 (Prop_lut3_I0_O)        0.153     8.093 r  SWITCH_DEBOUNCER/count[15][0]_i_1/O
                         net (fo=20, routed)          1.253     9.346    SWITCH_DEBOUNCER/count[15][0]_i_1_n_0
    SLICE_X13Y47         FDRE                                         r  SWITCH_DEBOUNCER/count_reg[15][19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         1.451     4.792    SWITCH_DEBOUNCER/CLK
    SLICE_X13Y47         FDRE                                         r  SWITCH_DEBOUNCER/count_reg[15][19]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SWITCH_DEBOUNCER/count_reg[15][12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.207ns  (logic 1.594ns (17.316%)  route 7.613ns (82.684%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=125, routed)         6.499     7.940    SWITCH_DEBOUNCER/ff3_reg[15]_0[0]
    SLICE_X12Y44         LUT3 (Prop_lut3_I0_O)        0.153     8.093 r  SWITCH_DEBOUNCER/count[15][0]_i_1/O
                         net (fo=20, routed)          1.114     9.207    SWITCH_DEBOUNCER/count[15][0]_i_1_n_0
    SLICE_X13Y46         FDRE                                         r  SWITCH_DEBOUNCER/count_reg[15][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         1.450     4.791    SWITCH_DEBOUNCER/CLK
    SLICE_X13Y46         FDRE                                         r  SWITCH_DEBOUNCER/count_reg[15][12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SWITCH_DEBOUNCER/count_reg[15][13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.207ns  (logic 1.594ns (17.316%)  route 7.613ns (82.684%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=125, routed)         6.499     7.940    SWITCH_DEBOUNCER/ff3_reg[15]_0[0]
    SLICE_X12Y44         LUT3 (Prop_lut3_I0_O)        0.153     8.093 r  SWITCH_DEBOUNCER/count[15][0]_i_1/O
                         net (fo=20, routed)          1.114     9.207    SWITCH_DEBOUNCER/count[15][0]_i_1_n_0
    SLICE_X13Y46         FDRE                                         r  SWITCH_DEBOUNCER/count_reg[15][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         1.450     4.791    SWITCH_DEBOUNCER/CLK
    SLICE_X13Y46         FDRE                                         r  SWITCH_DEBOUNCER/count_reg[15][13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SWITCH_DEBOUNCER/count_reg[15][14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.207ns  (logic 1.594ns (17.316%)  route 7.613ns (82.684%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=125, routed)         6.499     7.940    SWITCH_DEBOUNCER/ff3_reg[15]_0[0]
    SLICE_X12Y44         LUT3 (Prop_lut3_I0_O)        0.153     8.093 r  SWITCH_DEBOUNCER/count[15][0]_i_1/O
                         net (fo=20, routed)          1.114     9.207    SWITCH_DEBOUNCER/count[15][0]_i_1_n_0
    SLICE_X13Y46         FDRE                                         r  SWITCH_DEBOUNCER/count_reg[15][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         1.450     4.791    SWITCH_DEBOUNCER/CLK
    SLICE_X13Y46         FDRE                                         r  SWITCH_DEBOUNCER/count_reg[15][14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SWITCH_DEBOUNCER/count_reg[15][15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.207ns  (logic 1.594ns (17.316%)  route 7.613ns (82.684%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=125, routed)         6.499     7.940    SWITCH_DEBOUNCER/ff3_reg[15]_0[0]
    SLICE_X12Y44         LUT3 (Prop_lut3_I0_O)        0.153     8.093 r  SWITCH_DEBOUNCER/count[15][0]_i_1/O
                         net (fo=20, routed)          1.114     9.207    SWITCH_DEBOUNCER/count[15][0]_i_1_n_0
    SLICE_X13Y46         FDRE                                         r  SWITCH_DEBOUNCER/count_reg[15][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         1.450     4.791    SWITCH_DEBOUNCER/CLK
    SLICE_X13Y46         FDRE                                         r  SWITCH_DEBOUNCER/count_reg[15][15]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SWITCH_DEBOUNCER/count_reg[13][12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.187ns  (logic 1.565ns (17.039%)  route 7.621ns (82.961%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=125, routed)         6.499     7.940    SWITCH_DEBOUNCER/ff3_reg[15]_0[0]
    SLICE_X12Y44         LUT3 (Prop_lut3_I0_O)        0.124     8.064 r  SWITCH_DEBOUNCER/count[13][0]_i_1/O
                         net (fo=20, routed)          1.123     9.187    SWITCH_DEBOUNCER/count[13][0]_i_1_n_0
    SLICE_X12Y42         FDRE                                         r  SWITCH_DEBOUNCER/count_reg[13][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         1.449     4.790    SWITCH_DEBOUNCER/CLK
    SLICE_X12Y42         FDRE                                         r  SWITCH_DEBOUNCER/count_reg[13][12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SWITCH_DEBOUNCER/count_reg[13][13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.187ns  (logic 1.565ns (17.039%)  route 7.621ns (82.961%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=125, routed)         6.499     7.940    SWITCH_DEBOUNCER/ff3_reg[15]_0[0]
    SLICE_X12Y44         LUT3 (Prop_lut3_I0_O)        0.124     8.064 r  SWITCH_DEBOUNCER/count[13][0]_i_1/O
                         net (fo=20, routed)          1.123     9.187    SWITCH_DEBOUNCER/count[13][0]_i_1_n_0
    SLICE_X12Y42         FDRE                                         r  SWITCH_DEBOUNCER/count_reg[13][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         1.449     4.790    SWITCH_DEBOUNCER/CLK
    SLICE_X12Y42         FDRE                                         r  SWITCH_DEBOUNCER/count_reg[13][13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches_inputs[0]
                            (input port)
  Destination:            SWITCH_DEBOUNCER/ff1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.605ns  (logic 0.221ns (36.545%)  route 0.384ns (63.455%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches_inputs[0] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_inputs_IBUF[0]_inst/O
                         net (fo=3, routed)           0.384     0.605    SWITCH_DEBOUNCER/ff1_reg[15]_0[0]
    SLICE_X0Y14          FDRE                                         r  SWITCH_DEBOUNCER/ff1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         0.861     1.988    SWITCH_DEBOUNCER/CLK
    SLICE_X0Y14          FDRE                                         r  SWITCH_DEBOUNCER/ff1_reg[0]/C

Slack:                    inf
  Source:                 switches_inputs[5]
                            (input port)
  Destination:            SWITCH_DEBOUNCER/ff1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.712ns  (logic 0.234ns (32.880%)  route 0.478ns (67.120%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  switches_inputs[5] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  switches_inputs_IBUF[5]_inst/O
                         net (fo=3, routed)           0.478     0.712    SWITCH_DEBOUNCER/ff1_reg[15]_0[5]
    SLICE_X0Y20          FDRE                                         r  SWITCH_DEBOUNCER/ff1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         0.855     1.982    SWITCH_DEBOUNCER/CLK
    SLICE_X0Y20          FDRE                                         r  SWITCH_DEBOUNCER/ff1_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SWITCH_DEBOUNCER/ff3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.723ns  (logic 0.255ns (35.227%)  route 0.468ns (64.773%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=125, routed)         0.468     0.678    SWITCH_DEBOUNCER/ff3_reg[15]_0[0]
    SLICE_X0Y15          LUT6 (Prop_lut6_I1_O)        0.045     0.723 r  SWITCH_DEBOUNCER/ff3[0]_i_1/O
                         net (fo=1, routed)           0.000     0.723    SWITCH_DEBOUNCER/ff3[0]_i_1_n_0
    SLICE_X0Y15          FDRE                                         r  SWITCH_DEBOUNCER/ff3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         0.860     1.987    SWITCH_DEBOUNCER/CLK
    SLICE_X0Y15          FDRE                                         r  SWITCH_DEBOUNCER/ff3_reg[0]/C

Slack:                    inf
  Source:                 switches_inputs[7]
                            (input port)
  Destination:            SWITCH_DEBOUNCER/ff1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.753ns  (logic 0.227ns (30.118%)  route 0.527ns (69.882%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  switches_inputs[7] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  switches_inputs_IBUF[7]_inst/O
                         net (fo=3, routed)           0.527     0.753    SWITCH_DEBOUNCER/ff1_reg[15]_0[7]
    SLICE_X2Y16          FDRE                                         r  SWITCH_DEBOUNCER/ff1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         0.859     1.986    SWITCH_DEBOUNCER/CLK
    SLICE_X2Y16          FDRE                                         r  SWITCH_DEBOUNCER/ff1_reg[7]/C

Slack:                    inf
  Source:                 switches_inputs[2]
                            (input port)
  Destination:            SWITCH_DEBOUNCER/ff1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.809ns  (logic 0.232ns (28.640%)  route 0.578ns (71.360%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  switches_inputs[2] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  switches_inputs_IBUF[2]_inst/O
                         net (fo=3, routed)           0.578     0.809    SWITCH_DEBOUNCER/ff1_reg[15]_0[2]
    SLICE_X1Y25          FDRE                                         r  SWITCH_DEBOUNCER/ff1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         0.850     1.977    SWITCH_DEBOUNCER/CLK
    SLICE_X1Y25          FDRE                                         r  SWITCH_DEBOUNCER/ff1_reg[2]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            BTNr_DEBOUNCER/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.842ns  (logic 0.219ns (26.049%)  route 0.622ns (73.951%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=3, routed)           0.622     0.842    BTNr_DEBOUNCER/btnR_IBUF
    SLICE_X6Y33          FDRE                                         r  BTNr_DEBOUNCER/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         0.857     1.984    BTNr_DEBOUNCER/CLK
    SLICE_X6Y33          FDRE                                         r  BTNr_DEBOUNCER/ff1_reg/C

Slack:                    inf
  Source:                 switches_inputs[6]
                            (input port)
  Destination:            SWITCH_DEBOUNCER/ff1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.851ns  (logic 0.218ns (25.603%)  route 0.633ns (74.397%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  switches_inputs[6] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  switches_inputs_IBUF[6]_inst/O
                         net (fo=3, routed)           0.633     0.851    SWITCH_DEBOUNCER/ff1_reg[15]_0[6]
    SLICE_X2Y16          FDRE                                         r  SWITCH_DEBOUNCER/ff1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         0.859     1.986    SWITCH_DEBOUNCER/CLK
    SLICE_X2Y16          FDRE                                         r  SWITCH_DEBOUNCER/ff1_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SWITCH_DEBOUNCER/ff3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.853ns  (logic 0.255ns (29.845%)  route 0.598ns (70.155%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=125, routed)         0.598     0.808    SWITCH_DEBOUNCER/ff3_reg[15]_0[0]
    SLICE_X2Y18          LUT6 (Prop_lut6_I1_O)        0.045     0.853 r  SWITCH_DEBOUNCER/ff3[7]_i_1/O
                         net (fo=1, routed)           0.000     0.853    SWITCH_DEBOUNCER/ff3[7]_i_1_n_0
    SLICE_X2Y18          FDRE                                         r  SWITCH_DEBOUNCER/ff3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         0.857     1.984    SWITCH_DEBOUNCER/CLK
    SLICE_X2Y18          FDRE                                         r  SWITCH_DEBOUNCER/ff3_reg[7]/C

Slack:                    inf
  Source:                 switches_inputs[0]
                            (input port)
  Destination:            SWITCH_DEBOUNCER/ff2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.854ns  (logic 0.266ns (31.145%)  route 0.588ns (68.855%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches_inputs[0] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_inputs_IBUF[0]_inst/O
                         net (fo=3, routed)           0.419     0.640    SWITCH_DEBOUNCER/ff1_reg[15]_0[0]
    SLICE_X0Y14          LUT3 (Prop_lut3_I0_O)        0.045     0.685 r  SWITCH_DEBOUNCER/ff2[0]_i_1/O
                         net (fo=1, routed)           0.169     0.854    SWITCH_DEBOUNCER/ff2[0]_i_1_n_0
    SLICE_X0Y14          FDRE                                         r  SWITCH_DEBOUNCER/ff2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         0.861     1.988    SWITCH_DEBOUNCER/CLK
    SLICE_X0Y14          FDRE                                         r  SWITCH_DEBOUNCER/ff2_reg[0]/C

Slack:                    inf
  Source:                 switches_inputs[4]
                            (input port)
  Destination:            SWITCH_DEBOUNCER/ff1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.882ns  (logic 0.219ns (24.817%)  route 0.663ns (75.183%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  switches_inputs[4] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  switches_inputs_IBUF[4]_inst/O
                         net (fo=3, routed)           0.663     0.882    SWITCH_DEBOUNCER/ff1_reg[15]_0[4]
    SLICE_X7Y27          FDRE                                         r  SWITCH_DEBOUNCER/ff1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=503, routed)         0.851     1.978    SWITCH_DEBOUNCER/CLK
    SLICE_X7Y27          FDRE                                         r  SWITCH_DEBOUNCER/ff1_reg[4]/C





