Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Jun 13 23:31:30 2025
| Host         : rogDesktop running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/feedforward_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.623ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645205_fu_704_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.325ns  (logic 3.842ns (52.453%)  route 3.483ns (47.547%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.973     0.973    bd_0_i/hls_inst/inst/layer1_activations_U/ap_clk
    RAMB36_X1Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     3.427 f  bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/DOADO[7]
                         net (fo=2, routed)           1.435     4.862    bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg_0[7]
    SLICE_X24Y37         LUT5 (Prop_lut5_I0_O)        0.124     4.986 r  bd_0_i/hls_inst/inst/layer1_activations_U/shl_i_i_i_i645383_fu_1060[8]_i_37/O
                         net (fo=1, routed)           0.000     4.986    bd_0_i/hls_inst/inst/layer1_activations_1_U/S[3]
    SLICE_X24Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.387 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.387    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_24_n_5
    SLICE_X24Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.501 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.501    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_15_n_5
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.615 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.615    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_6_n_5
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.729 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.729    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_5_n_5
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.951 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_2/O[0]
                         net (fo=128, routed)         2.048     7.999    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/O[0]
    SLICE_X45Y67         LUT4 (Prop_lut4_I0_O)        0.299     8.298 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645205_fu_704[8]_i_1/O
                         net (fo=1, routed)           0.000     8.298    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645205_fu_704[8]_i_1_n_5
    SLICE_X45Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645205_fu_704_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/ap_clk
    SLICE_X45Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645205_fu_704_reg[8]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X45Y67         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645205_fu_704_reg[8]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -8.298    
  -------------------------------------------------------------------
                         slack                                  2.623    

Slack (MET) :             2.627ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645197_fu_688_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.320ns  (logic 3.842ns (52.489%)  route 3.478ns (47.511%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.973     0.973    bd_0_i/hls_inst/inst/layer1_activations_U/ap_clk
    RAMB36_X1Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     3.427 f  bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/DOADO[7]
                         net (fo=2, routed)           1.435     4.862    bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg_0[7]
    SLICE_X24Y37         LUT5 (Prop_lut5_I0_O)        0.124     4.986 r  bd_0_i/hls_inst/inst/layer1_activations_U/shl_i_i_i_i645383_fu_1060[8]_i_37/O
                         net (fo=1, routed)           0.000     4.986    bd_0_i/hls_inst/inst/layer1_activations_1_U/S[3]
    SLICE_X24Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.387 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.387    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_24_n_5
    SLICE_X24Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.501 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.501    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_15_n_5
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.615 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.615    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_6_n_5
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.729 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.729    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_5_n_5
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.951 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_2/O[0]
                         net (fo=128, routed)         2.043     7.994    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/O[0]
    SLICE_X45Y67         LUT4 (Prop_lut4_I0_O)        0.299     8.293 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645197_fu_688[8]_i_1/O
                         net (fo=1, routed)           0.000     8.293    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645197_fu_688[8]_i_1_n_5
    SLICE_X45Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645197_fu_688_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/ap_clk
    SLICE_X45Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645197_fu_688_reg[8]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X45Y67         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645197_fu_688_reg[8]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -8.293    
  -------------------------------------------------------------------
                         slack                                  2.627    

Slack (MET) :             2.681ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645221_fu_736_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.267ns  (logic 3.842ns (52.868%)  route 3.425ns (47.132%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.973     0.973    bd_0_i/hls_inst/inst/layer1_activations_U/ap_clk
    RAMB36_X1Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     3.427 f  bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/DOADO[7]
                         net (fo=2, routed)           1.435     4.862    bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg_0[7]
    SLICE_X24Y37         LUT5 (Prop_lut5_I0_O)        0.124     4.986 r  bd_0_i/hls_inst/inst/layer1_activations_U/shl_i_i_i_i645383_fu_1060[8]_i_37/O
                         net (fo=1, routed)           0.000     4.986    bd_0_i/hls_inst/inst/layer1_activations_1_U/S[3]
    SLICE_X24Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.387 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.387    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_24_n_5
    SLICE_X24Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.501 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.501    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_15_n_5
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.615 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.615    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_6_n_5
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.729 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.729    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_5_n_5
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.951 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_2/O[0]
                         net (fo=128, routed)         1.990     7.941    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/O[0]
    SLICE_X47Y67         LUT4 (Prop_lut4_I0_O)        0.299     8.240 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645221_fu_736[8]_i_1/O
                         net (fo=1, routed)           0.000     8.240    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645221_fu_736[8]_i_1_n_5
    SLICE_X47Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645221_fu_736_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/ap_clk
    SLICE_X47Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645221_fu_736_reg[8]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X47Y67         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645221_fu_736_reg[8]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -8.240    
  -------------------------------------------------------------------
                         slack                                  2.681    

Slack (MET) :             2.685ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645219_fu_732_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.262ns  (logic 3.842ns (52.904%)  route 3.420ns (47.096%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.973     0.973    bd_0_i/hls_inst/inst/layer1_activations_U/ap_clk
    RAMB36_X1Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     3.427 f  bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/DOADO[7]
                         net (fo=2, routed)           1.435     4.862    bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg_0[7]
    SLICE_X24Y37         LUT5 (Prop_lut5_I0_O)        0.124     4.986 r  bd_0_i/hls_inst/inst/layer1_activations_U/shl_i_i_i_i645383_fu_1060[8]_i_37/O
                         net (fo=1, routed)           0.000     4.986    bd_0_i/hls_inst/inst/layer1_activations_1_U/S[3]
    SLICE_X24Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.387 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.387    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_24_n_5
    SLICE_X24Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.501 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.501    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_15_n_5
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.615 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.615    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_6_n_5
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.729 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.729    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_5_n_5
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.951 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_2/O[0]
                         net (fo=128, routed)         1.985     7.936    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/O[0]
    SLICE_X47Y67         LUT4 (Prop_lut4_I0_O)        0.299     8.235 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645219_fu_732[8]_i_1/O
                         net (fo=1, routed)           0.000     8.235    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645219_fu_732[8]_i_1_n_5
    SLICE_X47Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645219_fu_732_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/ap_clk
    SLICE_X47Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645219_fu_732_reg[8]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X47Y67         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645219_fu_732_reg[8]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -8.235    
  -------------------------------------------------------------------
                         slack                                  2.685    

Slack (MET) :             2.709ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645369_fu_1032_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.239ns  (logic 3.842ns (53.073%)  route 3.397ns (46.927%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.973     0.973    bd_0_i/hls_inst/inst/layer1_activations_U/ap_clk
    RAMB36_X1Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     3.427 f  bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/DOADO[7]
                         net (fo=2, routed)           1.435     4.862    bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg_0[7]
    SLICE_X24Y37         LUT5 (Prop_lut5_I0_O)        0.124     4.986 r  bd_0_i/hls_inst/inst/layer1_activations_U/shl_i_i_i_i645383_fu_1060[8]_i_37/O
                         net (fo=1, routed)           0.000     4.986    bd_0_i/hls_inst/inst/layer1_activations_1_U/S[3]
    SLICE_X24Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.387 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.387    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_24_n_5
    SLICE_X24Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.501 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.501    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_15_n_5
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.615 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.615    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_6_n_5
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.729 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.729    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_5_n_5
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.951 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_2/O[0]
                         net (fo=128, routed)         1.962     7.913    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/O[0]
    SLICE_X40Y65         LUT4 (Prop_lut4_I0_O)        0.299     8.212 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645369_fu_1032[8]_i_1/O
                         net (fo=1, routed)           0.000     8.212    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645369_fu_1032[8]_i_1_n_5
    SLICE_X40Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645369_fu_1032_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/ap_clk
    SLICE_X40Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645369_fu_1032_reg[8]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X40Y65         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645369_fu_1032_reg[8]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -8.212    
  -------------------------------------------------------------------
                         slack                                  2.709    

Slack (MET) :             2.709ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645217_fu_728_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.239ns  (logic 3.842ns (53.074%)  route 3.397ns (46.926%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.973     0.973    bd_0_i/hls_inst/inst/layer1_activations_U/ap_clk
    RAMB36_X1Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     3.427 f  bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/DOADO[7]
                         net (fo=2, routed)           1.435     4.862    bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg_0[7]
    SLICE_X24Y37         LUT5 (Prop_lut5_I0_O)        0.124     4.986 r  bd_0_i/hls_inst/inst/layer1_activations_U/shl_i_i_i_i645383_fu_1060[8]_i_37/O
                         net (fo=1, routed)           0.000     4.986    bd_0_i/hls_inst/inst/layer1_activations_1_U/S[3]
    SLICE_X24Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.387 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.387    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_24_n_5
    SLICE_X24Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.501 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.501    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_15_n_5
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.615 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.615    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_6_n_5
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.729 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.729    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_5_n_5
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.951 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_2/O[0]
                         net (fo=128, routed)         1.962     7.913    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/O[0]
    SLICE_X44Y67         LUT4 (Prop_lut4_I0_O)        0.299     8.212 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645217_fu_728[8]_i_1/O
                         net (fo=1, routed)           0.000     8.212    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645217_fu_728[8]_i_1_n_5
    SLICE_X44Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645217_fu_728_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/ap_clk
    SLICE_X44Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645217_fu_728_reg[8]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X44Y67         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645217_fu_728_reg[8]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -8.212    
  -------------------------------------------------------------------
                         slack                                  2.709    

Slack (MET) :             2.711ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645305_fu_904_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.236ns  (logic 3.842ns (53.096%)  route 3.394ns (46.904%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.973     0.973    bd_0_i/hls_inst/inst/layer1_activations_U/ap_clk
    RAMB36_X1Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     3.427 f  bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/DOADO[7]
                         net (fo=2, routed)           1.435     4.862    bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg_0[7]
    SLICE_X24Y37         LUT5 (Prop_lut5_I0_O)        0.124     4.986 r  bd_0_i/hls_inst/inst/layer1_activations_U/shl_i_i_i_i645383_fu_1060[8]_i_37/O
                         net (fo=1, routed)           0.000     4.986    bd_0_i/hls_inst/inst/layer1_activations_1_U/S[3]
    SLICE_X24Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.387 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.387    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_24_n_5
    SLICE_X24Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.501 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.501    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_15_n_5
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.615 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.615    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_6_n_5
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.729 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.729    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_5_n_5
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.951 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_2/O[0]
                         net (fo=128, routed)         1.959     7.910    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/O[0]
    SLICE_X40Y65         LUT4 (Prop_lut4_I0_O)        0.299     8.209 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645305_fu_904[8]_i_1/O
                         net (fo=1, routed)           0.000     8.209    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645305_fu_904[8]_i_1_n_5
    SLICE_X40Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645305_fu_904_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/ap_clk
    SLICE_X40Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645305_fu_904_reg[8]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X40Y65         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645305_fu_904_reg[8]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -8.209    
  -------------------------------------------------------------------
                         slack                                  2.711    

Slack (MET) :             2.711ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645215_fu_724_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.236ns  (logic 3.842ns (53.097%)  route 3.394ns (46.903%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.973     0.973    bd_0_i/hls_inst/inst/layer1_activations_U/ap_clk
    RAMB36_X1Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     3.427 f  bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/DOADO[7]
                         net (fo=2, routed)           1.435     4.862    bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg_0[7]
    SLICE_X24Y37         LUT5 (Prop_lut5_I0_O)        0.124     4.986 r  bd_0_i/hls_inst/inst/layer1_activations_U/shl_i_i_i_i645383_fu_1060[8]_i_37/O
                         net (fo=1, routed)           0.000     4.986    bd_0_i/hls_inst/inst/layer1_activations_1_U/S[3]
    SLICE_X24Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.387 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.387    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_24_n_5
    SLICE_X24Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.501 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.501    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_15_n_5
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.615 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.615    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_6_n_5
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.729 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.729    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_5_n_5
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.951 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_2/O[0]
                         net (fo=128, routed)         1.959     7.910    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/O[0]
    SLICE_X44Y67         LUT4 (Prop_lut4_I0_O)        0.299     8.209 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645215_fu_724[8]_i_1/O
                         net (fo=1, routed)           0.000     8.209    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645215_fu_724[8]_i_1_n_5
    SLICE_X44Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645215_fu_724_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/ap_clk
    SLICE_X44Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645215_fu_724_reg[8]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X44Y67         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645215_fu_724_reg[8]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -8.209    
  -------------------------------------------------------------------
                         slack                                  2.711    

Slack (MET) :             2.716ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645307_fu_908_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.232ns  (logic 3.842ns (53.127%)  route 3.390ns (46.873%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.973     0.973    bd_0_i/hls_inst/inst/layer1_activations_U/ap_clk
    RAMB36_X1Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     3.427 f  bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/DOADO[7]
                         net (fo=2, routed)           1.435     4.862    bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg_0[7]
    SLICE_X24Y37         LUT5 (Prop_lut5_I0_O)        0.124     4.986 r  bd_0_i/hls_inst/inst/layer1_activations_U/shl_i_i_i_i645383_fu_1060[8]_i_37/O
                         net (fo=1, routed)           0.000     4.986    bd_0_i/hls_inst/inst/layer1_activations_1_U/S[3]
    SLICE_X24Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.387 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.387    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_24_n_5
    SLICE_X24Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.501 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.501    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_15_n_5
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.615 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.615    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_6_n_5
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.729 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.729    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_5_n_5
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.951 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_2/O[0]
                         net (fo=128, routed)         1.955     7.906    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/O[0]
    SLICE_X41Y65         LUT4 (Prop_lut4_I0_O)        0.299     8.205 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645307_fu_908[8]_i_1/O
                         net (fo=1, routed)           0.000     8.205    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645307_fu_908[8]_i_1_n_5
    SLICE_X41Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645307_fu_908_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/ap_clk
    SLICE_X41Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645307_fu_908_reg[8]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X41Y65         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645307_fu_908_reg[8]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -8.205    
  -------------------------------------------------------------------
                         slack                                  2.716    

Slack (MET) :             2.718ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645199_fu_692_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.227ns  (logic 3.842ns (53.159%)  route 3.385ns (46.841%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.973     0.973    bd_0_i/hls_inst/inst/layer1_activations_U/ap_clk
    RAMB36_X1Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     3.427 f  bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/DOADO[7]
                         net (fo=2, routed)           1.435     4.862    bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg_0[7]
    SLICE_X24Y37         LUT5 (Prop_lut5_I0_O)        0.124     4.986 r  bd_0_i/hls_inst/inst/layer1_activations_U/shl_i_i_i_i645383_fu_1060[8]_i_37/O
                         net (fo=1, routed)           0.000     4.986    bd_0_i/hls_inst/inst/layer1_activations_1_U/S[3]
    SLICE_X24Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.387 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.387    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_24_n_5
    SLICE_X24Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.501 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.501    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_15_n_5
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.615 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.615    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_6_n_5
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.729 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.729    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_5_n_5
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.951 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_2/O[0]
                         net (fo=128, routed)         1.950     7.901    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/O[0]
    SLICE_X47Y67         LUT4 (Prop_lut4_I0_O)        0.299     8.200 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645199_fu_692[8]_i_1/O
                         net (fo=1, routed)           0.000     8.200    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645199_fu_692[8]_i_1_n_5
    SLICE_X47Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645199_fu_692_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/ap_clk
    SLICE_X47Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645199_fu_692_reg[8]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X47Y67         FDRE (Setup_fdre_C_D)        0.029    10.918    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645199_fu_692_reg[8]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                          -8.200    
  -------------------------------------------------------------------
                         slack                                  2.718    




