// Seed: 1202937182
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_7;
  assign id_5 = 1;
  assign module_1.id_4 = 0;
  wor id_8, id_9 = -1 + -1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_10;
  wand id_11, id_12;
  assign id_4 = -1 - -1;
  module_0 modCall_1 (
      id_11,
      id_4,
      id_4,
      id_10,
      id_6,
      id_12
  );
  assign id_6#(
      .id_11(id_5),
      .id_8 (id_8)
  ) = id_6;
  and primCall (id_5, id_12, id_4, id_11, id_8, id_6, id_3, id_10, id_1);
  id_13(
      .id_0(id_1), .id_1(id_2)
  );
  assign id_11 = 1'h0;
  assign id_6  = -1;
endmodule
