{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 19 13:18:24 2025 " "Info: Processing started: Wed Nov 19 13:18:24 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ctrl_unit_rv32i -c ctrl_unit_rv32i " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ctrl_unit_rv32i -c ctrl_unit_rv32i" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl_unit_rv32i.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ctrl_unit_rv32i.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_unit_rv32i " "Info: Found entity 1: ctrl_unit_rv32i" {  } { { "ctrl_unit_rv32i.v" "" { Text "D:/ARSIKOM/EL3011_2_20251119_13223048/1_lab/Tugas 1/ctrl_unit_rv32i.v" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "tb_ctrl_unit_rv32i.v 1 1 " "Warning: Using design file tb_ctrl_unit_rv32i.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 tb_ctrl_unit_rv32i " "Info: Found entity 1: tb_ctrl_unit_rv32i" {  } { { "tb_ctrl_unit_rv32i.v" "" { Text "D:/ARSIKOM/EL3011_2_20251119_13223048/1_lab/Tugas 1/tb_ctrl_unit_rv32i.v" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "tb_ctrl_unit_rv32i " "Info: Elaborating entity \"tb_ctrl_unit_rv32i\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "tb_ctrl_unit_rv32i.v(64) " "Warning (10175): Verilog HDL warning at tb_ctrl_unit_rv32i.v(64): ignoring unsupported system task" {  } { { "tb_ctrl_unit_rv32i.v" "" { Text "D:/ARSIKOM/EL3011_2_20251119_13223048/1_lab/Tugas 1/tb_ctrl_unit_rv32i.v" 64 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "tb_ctrl_unit_rv32i.v(65) " "Warning (10175): Verilog HDL warning at tb_ctrl_unit_rv32i.v(65): ignoring unsupported system task" {  } { { "tb_ctrl_unit_rv32i.v" "" { Text "D:/ARSIKOM/EL3011_2_20251119_13223048/1_lab/Tugas 1/tb_ctrl_unit_rv32i.v" 65 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "tb_ctrl_unit_rv32i.v(71) " "Warning (10175): Verilog HDL warning at tb_ctrl_unit_rv32i.v(71): ignoring unsupported system task" {  } { { "tb_ctrl_unit_rv32i.v" "" { Text "D:/ARSIKOM/EL3011_2_20251119_13223048/1_lab/Tugas 1/tb_ctrl_unit_rv32i.v" 71 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "tb_ctrl_unit_rv32i.v(101) " "Warning (10175): Verilog HDL warning at tb_ctrl_unit_rv32i.v(101): ignoring unsupported system task" {  } { { "tb_ctrl_unit_rv32i.v" "" { Text "D:/ARSIKOM/EL3011_2_20251119_13223048/1_lab/Tugas 1/tb_ctrl_unit_rv32i.v" 101 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "tb_ctrl_unit_rv32i.v(111) " "Warning (10175): Verilog HDL warning at tb_ctrl_unit_rv32i.v(111): ignoring unsupported system task" {  } { { "tb_ctrl_unit_rv32i.v" "" { Text "D:/ARSIKOM/EL3011_2_20251119_13223048/1_lab/Tugas 1/tb_ctrl_unit_rv32i.v" 111 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "tb_ctrl_unit_rv32i.v(121) " "Warning (10175): Verilog HDL warning at tb_ctrl_unit_rv32i.v(121): ignoring unsupported system task" {  } { { "tb_ctrl_unit_rv32i.v" "" { Text "D:/ARSIKOM/EL3011_2_20251119_13223048/1_lab/Tugas 1/tb_ctrl_unit_rv32i.v" 121 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "tb_ctrl_unit_rv32i.v(131) " "Warning (10175): Verilog HDL warning at tb_ctrl_unit_rv32i.v(131): ignoring unsupported system task" {  } { { "tb_ctrl_unit_rv32i.v" "" { Text "D:/ARSIKOM/EL3011_2_20251119_13223048/1_lab/Tugas 1/tb_ctrl_unit_rv32i.v" 131 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "tb_ctrl_unit_rv32i.v(141) " "Warning (10175): Verilog HDL warning at tb_ctrl_unit_rv32i.v(141): ignoring unsupported system task" {  } { { "tb_ctrl_unit_rv32i.v" "" { Text "D:/ARSIKOM/EL3011_2_20251119_13223048/1_lab/Tugas 1/tb_ctrl_unit_rv32i.v" 141 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "tb_ctrl_unit_rv32i.v(151) " "Warning (10175): Verilog HDL warning at tb_ctrl_unit_rv32i.v(151): ignoring unsupported system task" {  } { { "tb_ctrl_unit_rv32i.v" "" { Text "D:/ARSIKOM/EL3011_2_20251119_13223048/1_lab/Tugas 1/tb_ctrl_unit_rv32i.v" 151 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "tb_ctrl_unit_rv32i.v(160) " "Warning (10175): Verilog HDL warning at tb_ctrl_unit_rv32i.v(160): ignoring unsupported system task" {  } { { "tb_ctrl_unit_rv32i.v" "" { Text "D:/ARSIKOM/EL3011_2_20251119_13223048/1_lab/Tugas 1/tb_ctrl_unit_rv32i.v" 160 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "tb_ctrl_unit_rv32i.v(161) " "Warning (10175): Verilog HDL warning at tb_ctrl_unit_rv32i.v(161): ignoring unsupported system task" {  } { { "tb_ctrl_unit_rv32i.v" "" { Text "D:/ARSIKOM/EL3011_2_20251119_13223048/1_lab/Tugas 1/tb_ctrl_unit_rv32i.v" 161 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_unit_rv32i ctrl_unit_rv32i:uut " "Info: Elaborating entity \"ctrl_unit_rv32i\" for hierarchy \"ctrl_unit_rv32i:uut\"" {  } { { "tb_ctrl_unit_rv32i.v" "uut" { Text "D:/ARSIKOM/EL3011_2_20251119_13223048/1_lab/Tugas 1/tb_ctrl_unit_rv32i.v" 60 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ctrl_unit_rv32i.v(121) " "Warning (10270): Verilog HDL Case Statement warning at ctrl_unit_rv32i.v(121): incomplete case statement has no default case item" {  } { { "ctrl_unit_rv32i.v" "" { Text "D:/ARSIKOM/EL3011_2_20251119_13223048/1_lab/Tugas 1/ctrl_unit_rv32i.v" 121 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ctrl_unit_rv32i.v(181) " "Warning (10270): Verilog HDL Case Statement warning at ctrl_unit_rv32i.v(181): incomplete case statement has no default case item" {  } { { "ctrl_unit_rv32i.v" "" { Text "D:/ARSIKOM/EL3011_2_20251119_13223048/1_lab/Tugas 1/ctrl_unit_rv32i.v" 181 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ctrl_unit_rv32i.v(197) " "Warning (10270): Verilog HDL Case Statement warning at ctrl_unit_rv32i.v(197): incomplete case statement has no default case item" {  } { { "ctrl_unit_rv32i.v" "" { Text "D:/ARSIKOM/EL3011_2_20251119_13223048/1_lab/Tugas 1/ctrl_unit_rv32i.v" 197 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ctrl_unit_rv32i.v(213) " "Warning (10270): Verilog HDL Case Statement warning at ctrl_unit_rv32i.v(213): incomplete case statement has no default case item" {  } { { "ctrl_unit_rv32i.v" "" { Text "D:/ARSIKOM/EL3011_2_20251119_13223048/1_lab/Tugas 1/ctrl_unit_rv32i.v" 213 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ctrl_unit_rv32i.v(55) " "Warning (10270): Verilog HDL Case Statement warning at ctrl_unit_rv32i.v(55): incomplete case statement has no default case item" {  } { { "ctrl_unit_rv32i.v" "" { Text "D:/ARSIKOM/EL3011_2_20251119_13223048/1_lab/Tugas 1/ctrl_unit_rv32i.v" 55 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Error: Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 0 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  17 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 17 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "226 " "Error: Peak virtual memory: 226 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 19 13:18:24 2025 " "Error: Processing ended: Wed Nov 19 13:18:24 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Error: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
