{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1447248353817 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1447248353817 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 11 21:25:53 2015 " "Processing started: Wed Nov 11 21:25:53 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1447248353817 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1447248353817 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off usb_test -c usb_test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off usb_test -c usb_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1447248353817 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1447248353895 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "usb_test EP4CE30F23C8 " "Selected device EP4CE30F23C8 for design \"usb_test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1447248353926 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1447248353989 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1447248353989 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1447248354160 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C8 " "Device EP4CE15F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1447248354426 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C8 " "Device EP4CE40F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1447248354426 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C8 " "Device EP4CE55F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1447248354426 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8 " "Device EP4CE75F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1447248354426 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Device EP4CE115F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1447248354426 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1447248354426 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "" 0 -1 1447248354426 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1447248354426 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "usb_test.sdc " "Synopsys Design Constraints File file not found: 'usb_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1447248355596 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1447248355596 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1447248355596 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1 1447248355596 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1447248355596 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fpga_gclk~input (placed in PIN T21 (CLK6, DIFFCLK_3p)) " "Automatically promoted node fpga_gclk~input (placed in PIN T21 (CLK6, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1447248355611 ""}  } { { "rtl/usb_test.v" "" { Text "E:/Project/AX530/verilog/AX530/14_usb_test/rtl/usb_test.v" 9 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fpga_gclk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/verilog/AX530/14_usb_test/" { { 0 { 0 ""} 0 177 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1447248355611 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1447248355861 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1447248355861 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1447248355861 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1447248355861 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1447248355861 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1447248355861 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1447248355861 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1447248355861 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1447248356110 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1447248356110 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1447248356110 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "clk " "Ignored I/O standard assignment to node \"clk\"" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1447248356126 ""}  } {  } 0 15709 "Ignored I/O standard assignments to the following nodes" 0 0 "" 0 -1 1447248356126 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1447248356126 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1447248357031 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1447248357062 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1447248357062 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1447248357624 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1447248357624 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1447248358076 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X56_Y22 X67_Y32 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X56_Y22 to location X67_Y32" {  } { { "loc" "" { Generic "E:/Project/AX530/verilog/AX530/14_usb_test/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X56_Y22 to location X67_Y32"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X56_Y22 to location X67_Y32"} 56 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1447248358981 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1447248358981 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1447248359386 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1447248359386 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1447248359386 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1447248359449 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1447248359605 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1447248359652 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1447248359839 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1447248360088 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1 1447248360978 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "21 Cyclone IV E " "21 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_flagb 3.3-V LVTTL F21 " "Pin usb_flagb uses I/O standard 3.3-V LVTTL at F21" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { usb_flagb } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_flagb" } } } } { "rtl/usb_test.v" "" { Text "E:/Project/AX530/verilog/AX530/14_usb_test/rtl/usb_test.v" 18 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_flagb } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/verilog/AX530/14_usb_test/" { { 0 { 0 ""} 0 30 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1447248360978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_fd\[0\] 3.3-V LVTTL C22 " "Pin usb_fd\[0\] uses I/O standard 3.3-V LVTTL at C22" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { usb_fd[0] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_fd\[0\]" } } } } { "rtl/usb_test.v" "" { Text "E:/Project/AX530/verilog/AX530/14_usb_test/rtl/usb_test.v" 16 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_fd[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/verilog/AX530/14_usb_test/" { { 0 { 0 ""} 0 16 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1447248360978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_fd\[1\] 3.3-V LVTTL H17 " "Pin usb_fd\[1\] uses I/O standard 3.3-V LVTTL at H17" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { usb_fd[1] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_fd\[1\]" } } } } { "rtl/usb_test.v" "" { Text "E:/Project/AX530/verilog/AX530/14_usb_test/rtl/usb_test.v" 16 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_fd[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/verilog/AX530/14_usb_test/" { { 0 { 0 ""} 0 15 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1447248360978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_fd\[2\] 3.3-V LVTTL D21 " "Pin usb_fd\[2\] uses I/O standard 3.3-V LVTTL at D21" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { usb_fd[2] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_fd\[2\]" } } } } { "rtl/usb_test.v" "" { Text "E:/Project/AX530/verilog/AX530/14_usb_test/rtl/usb_test.v" 16 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_fd[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/verilog/AX530/14_usb_test/" { { 0 { 0 ""} 0 14 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1447248360978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_fd\[3\] 3.3-V LVTTL D22 " "Pin usb_fd\[3\] uses I/O standard 3.3-V LVTTL at D22" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { usb_fd[3] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_fd\[3\]" } } } } { "rtl/usb_test.v" "" { Text "E:/Project/AX530/verilog/AX530/14_usb_test/rtl/usb_test.v" 16 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_fd[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/verilog/AX530/14_usb_test/" { { 0 { 0 ""} 0 13 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1447248360978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_fd\[4\] 3.3-V LVTTL E21 " "Pin usb_fd\[4\] uses I/O standard 3.3-V LVTTL at E21" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { usb_fd[4] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_fd\[4\]" } } } } { "rtl/usb_test.v" "" { Text "E:/Project/AX530/verilog/AX530/14_usb_test/rtl/usb_test.v" 16 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_fd[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/verilog/AX530/14_usb_test/" { { 0 { 0 ""} 0 12 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1447248360978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_fd\[5\] 3.3-V LVTTL E22 " "Pin usb_fd\[5\] uses I/O standard 3.3-V LVTTL at E22" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { usb_fd[5] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_fd\[5\]" } } } } { "rtl/usb_test.v" "" { Text "E:/Project/AX530/verilog/AX530/14_usb_test/rtl/usb_test.v" 16 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_fd[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/verilog/AX530/14_usb_test/" { { 0 { 0 ""} 0 11 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1447248360978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_fd\[6\] 3.3-V LVTTL F19 " "Pin usb_fd\[6\] uses I/O standard 3.3-V LVTTL at F19" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { usb_fd[6] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_fd\[6\]" } } } } { "rtl/usb_test.v" "" { Text "E:/Project/AX530/verilog/AX530/14_usb_test/rtl/usb_test.v" 16 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_fd[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/verilog/AX530/14_usb_test/" { { 0 { 0 ""} 0 10 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1447248360978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_fd\[7\] 3.3-V LVTTL F20 " "Pin usb_fd\[7\] uses I/O standard 3.3-V LVTTL at F20" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { usb_fd[7] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_fd\[7\]" } } } } { "rtl/usb_test.v" "" { Text "E:/Project/AX530/verilog/AX530/14_usb_test/rtl/usb_test.v" 16 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_fd[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/verilog/AX530/14_usb_test/" { { 0 { 0 ""} 0 9 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1447248360978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_fd\[8\] 3.3-V LVTTL J22 " "Pin usb_fd\[8\] uses I/O standard 3.3-V LVTTL at J22" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { usb_fd[8] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_fd\[8\]" } } } } { "rtl/usb_test.v" "" { Text "E:/Project/AX530/verilog/AX530/14_usb_test/rtl/usb_test.v" 16 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_fd[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/verilog/AX530/14_usb_test/" { { 0 { 0 ""} 0 8 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1447248360978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_fd\[9\] 3.3-V LVTTL J21 " "Pin usb_fd\[9\] uses I/O standard 3.3-V LVTTL at J21" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { usb_fd[9] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_fd\[9\]" } } } } { "rtl/usb_test.v" "" { Text "E:/Project/AX530/verilog/AX530/14_usb_test/rtl/usb_test.v" 16 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_fd[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/verilog/AX530/14_usb_test/" { { 0 { 0 ""} 0 7 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1447248360978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_fd\[10\] 3.3-V LVTTL J18 " "Pin usb_fd\[10\] uses I/O standard 3.3-V LVTTL at J18" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { usb_fd[10] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_fd\[10\]" } } } } { "rtl/usb_test.v" "" { Text "E:/Project/AX530/verilog/AX530/14_usb_test/rtl/usb_test.v" 16 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_fd[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/verilog/AX530/14_usb_test/" { { 0 { 0 ""} 0 6 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1447248360978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_fd\[11\] 3.3-V LVTTL K22 " "Pin usb_fd\[11\] uses I/O standard 3.3-V LVTTL at K22" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { usb_fd[11] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_fd\[11\]" } } } } { "rtl/usb_test.v" "" { Text "E:/Project/AX530/verilog/AX530/14_usb_test/rtl/usb_test.v" 16 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_fd[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/verilog/AX530/14_usb_test/" { { 0 { 0 ""} 0 5 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1447248360978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_fd\[12\] 3.3-V LVTTL K21 " "Pin usb_fd\[12\] uses I/O standard 3.3-V LVTTL at K21" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { usb_fd[12] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_fd\[12\]" } } } } { "rtl/usb_test.v" "" { Text "E:/Project/AX530/verilog/AX530/14_usb_test/rtl/usb_test.v" 16 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_fd[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/verilog/AX530/14_usb_test/" { { 0 { 0 ""} 0 18 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1447248360978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_fd\[13\] 3.3-V LVTTL K19 " "Pin usb_fd\[13\] uses I/O standard 3.3-V LVTTL at K19" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { usb_fd[13] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_fd\[13\]" } } } } { "rtl/usb_test.v" "" { Text "E:/Project/AX530/verilog/AX530/14_usb_test/rtl/usb_test.v" 16 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_fd[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/verilog/AX530/14_usb_test/" { { 0 { 0 ""} 0 19 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1447248360978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_fd\[14\] 3.3-V LVTTL L22 " "Pin usb_fd\[14\] uses I/O standard 3.3-V LVTTL at L22" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { usb_fd[14] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_fd\[14\]" } } } } { "rtl/usb_test.v" "" { Text "E:/Project/AX530/verilog/AX530/14_usb_test/rtl/usb_test.v" 16 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_fd[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/verilog/AX530/14_usb_test/" { { 0 { 0 ""} 0 20 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1447248360978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_fd\[15\] 3.3-V LVTTL L21 " "Pin usb_fd\[15\] uses I/O standard 3.3-V LVTTL at L21" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { usb_fd[15] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_fd\[15\]" } } } } { "rtl/usb_test.v" "" { Text "E:/Project/AX530/verilog/AX530/14_usb_test/rtl/usb_test.v" 16 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_fd[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/verilog/AX530/14_usb_test/" { { 0 { 0 ""} 0 21 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1447248360978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fpga_gclk 3.3-V LVTTL T21 " "Pin fpga_gclk uses I/O standard 3.3-V LVTTL at T21" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { fpga_gclk } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fpga_gclk" } } } } { "rtl/usb_test.v" "" { Text "E:/Project/AX530/verilog/AX530/14_usb_test/rtl/usb_test.v" 9 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fpga_gclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/verilog/AX530/14_usb_test/" { { 0 { 0 ""} 0 26 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1447248360978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset_n 3.3-V LVTTL B19 " "Pin reset_n uses I/O standard 3.3-V LVTTL at B19" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { reset_n } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset_n" } } } } { "rtl/usb_test.v" "" { Text "E:/Project/AX530/verilog/AX530/14_usb_test/rtl/usb_test.v" 10 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/verilog/AX530/14_usb_test/" { { 0 { 0 ""} 0 27 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1447248360978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_flaga 3.3-V LVTTL F22 " "Pin usb_flaga uses I/O standard 3.3-V LVTTL at F22" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { usb_flaga } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_flaga" } } } } { "rtl/usb_test.v" "" { Text "E:/Project/AX530/verilog/AX530/14_usb_test/rtl/usb_test.v" 17 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_flaga } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/verilog/AX530/14_usb_test/" { { 0 { 0 ""} 0 29 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1447248360978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_flagc 3.3-V LVTTL G18 " "Pin usb_flagc uses I/O standard 3.3-V LVTTL at G18" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { usb_flagc } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_flagc" } } } } { "rtl/usb_test.v" "" { Text "E:/Project/AX530/verilog/AX530/14_usb_test/rtl/usb_test.v" 21 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_flagc } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/verilog/AX530/14_usb_test/" { { 0 { 0 ""} 0 31 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1447248360978 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "" 0 -1 1447248360978 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Project/AX530/verilog/AX530/14_usb_test/output_files/usb_test.fit.smsg " "Generated suppressed messages file E:/Project/AX530/verilog/AX530/14_usb_test/output_files/usb_test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1447248361056 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "738 " "Peak virtual memory: 738 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1447248361414 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 11 21:26:01 2015 " "Processing ended: Wed Nov 11 21:26:01 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1447248361414 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1447248361414 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1447248361414 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1447248361414 ""}
