############################################################################
## 
##  Xilinx, Inc. 2006            www.xilinx.com 
##  Tue Mar 13 16:19:52 2012
##  Generated by MIG Version 3.91
##  
############################################################################
##  File name :       example_top.ucf
## 
##  Details :     Constraints file
##                    FPGA family:       spartan6
##                    FPGA:              xc6slx45t-fgg484
##                    Speedgrade:        -3
##                    Design Entry:      VERILOG
##                    Design:            with Test bench
##                    DCM Used:          Enable
##                    No.Of Memory Controllers: 1
##
############################################################################ 
## Target SP605 board with 667Mbps DDR3 interface using 200MHz clock input
##
##  1. Change SYS_CLK3 timing specification to 5ns to match 200MHz clock input
##  2. Change or add IOSTANDARDS and LOCS for SP605 GPIO_LED(3:0)
##  3. Change sys_clk and sys_reset input LOCS to match SP605 board
##  4. Define SP605 Bank 3 LOC for RZQ = K7 and ZIO = M7 
##  5. GPIO LEDS assigned to internal logic functions as follows:
##     GPIO_LED3 (DS3) = heartbeat
##     GPIO_LED2 (DS4) = error
##     GPIO_LED1 (DS5) = pll_locked
##     GPIO_LED0 (DS6) = calib_done
##  6. Comment out "NET "c?_pll_lock" TIG;"
##
############################################################################
# VCC AUX VOLTAGE 
############################################################################
CONFIG VCCAUX=3.3; # Valid values are 2.5 and 3.3

############################################################################
# DDR2 requires the MCB to operate in Extended performance mode with higher Vccint
# specification to achieve maximum frequency. Therefore, the following CONFIG constraint
# follows the corresponding GUI option setting. However, DDR3 can operate at higher 
# frequencies with any Vcciint value by operating MCB in extended mode. Please do not
# remove/edit the below constraint to avoid false errors.
############################################################################
CONFIG MCB_PERFORMANCE= EXTENDED;
#CONFIG MCB_PERFORMANCE= STANDARD;



##################################################################################
# Timing Ignore constraints for paths crossing the clock domain 
##################################################################################
NET "u_mig_39_2/memc?_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/selfrefresh_mcb_mode" TIG;
##NET "c?_pll_lock" TIG;
INST "u_mig_39_2/memc?_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL*" TIG;

#Please uncomment the below TIG if used in a design which enables self-refresh mode
#NET "memc?_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_REQ" TIG;
     

############################################################################
## Memory Controller 3                               
## Memory Device: DDR3_SDRAM->MT41J64M16XX-187E 
## Frequency: 333.333 MHz
## Time Period: 3000 ps
## Supported Part Numbers: MT41J64M16LA-187E
############################################################################

############################################################################
## Clock constraints                                                        
############################################################################
NET "u_mig_39_2/memc3_infrastructure_inst/sys_clk_ibufg" TNM_NET = "SYS_CLK3";
TIMESPEC "TS_SYS_CLK3" = PERIOD "SYS_CLK3"  40  ns HIGH 50 %; // single end 25MHz
##TIMESPEC "TS_SYS_CLK3" = PERIOD "SYS_CLK3"  5  ns HIGH 50 %; // SP605 200MHz
############################################################################

############################################################################
## I/O TERMINATION                                                          
############################################################################
NET "mcb3_dram_dq[*]"                                 IN_TERM = NONE;
NET "mcb3_dram_dqs"                                   IN_TERM = NONE;
NET "mcb3_dram_dqs_n"                                 IN_TERM = NONE;
NET "mcb3_dram_udqs"                                  IN_TERM = NONE;
NET "mcb3_dram_udqs_n"                                IN_TERM = NONE;

############################################################################
# Status Signals SP605 GPIO LEDS IOSTANDARDS AND PIN LOCS
############################################################################

#NET  "c3_calib_done"       IOSTANDARD = LVCMOS33;
#NET  "c3_calib_done"       LOC = "R3";  ## FTG_INT

NET  "rgb_pdata[*]"       	IOSTANDARD = LVCMOS33;
NET  "rgb_hsync"       		IOSTANDARD = LVCMOS33;
NET  "rgb_vsync"       		IOSTANDARD = LVCMOS33;
NET  "rgb_de"       			IOSTANDARD = LVCMOS33;
NET  "rgb_pclk"				IOSTANDARD = LVCMOS33;

NET  "rgb_pdata[23]"       LOC = "A9 ";
NET  "rgb_pdata[22]"       LOC = "B8 ";
NET  "rgb_pdata[21]"       LOC = "A8 ";
NET  "rgb_pdata[20]"       LOC = "A7 ";
NET  "rgb_pdata[19]"       LOC = "B6 ";
NET  "rgb_pdata[18]"       LOC = "A6 ";
NET  "rgb_pdata[17]"       LOC = "B5 ";
NET  "rgb_pdata[16]"       LOC = "A5 ";
NET  "rgb_pdata[15]"       LOC = "B14 ";
NET  "rgb_pdata[14]"       LOC = "A14 ";
NET  "rgb_pdata[13]"       LOC = "A13 ";
NET  "rgb_pdata[12]"       LOC = "B12 ";
NET  "rgb_pdata[11]"       LOC = "A12 ";
NET  "rgb_pdata[10]"       LOC = "A11 ";
NET  "rgb_pdata[9]"       	LOC = "B10 ";
NET  "rgb_pdata[8]"       	LOC = "A10 ";
NET  "rgb_pdata[7]"       	LOC = "C13 ";
NET  "rgb_pdata[6]"       	LOC = "D12 ";
NET  "rgb_pdata[5]"       	LOC = "D11 ";
NET  "rgb_pdata[4]"       	LOC = "C11 ";
NET  "rgb_pdata[3]"       	LOC = "C10 ";
NET  "rgb_pdata[2]"       	LOC = "D9 ";
NET  "rgb_pdata[1]"       	LOC = "D8 ";
NET  "rgb_pdata[0]"       	LOC = "C8 ";
NET  "rgb_hsync"       		LOC = "C7 ";
NET  "rgb_vsync"       		LOC = "F7 ";
NET  "rgb_de"       			LOC = "E6 ";
NET  "rgb_pclk"       		LOC = "E7 ";

NET "rgb_*" DRIVE = 4;

NET  "rxa_clk_p"				IOSTANDARD = LVDS_33 | DIFF_TERM = TRUE;
NET  "rxa_d0_p"				IOSTANDARD = LVDS_33 | DIFF_TERM = TRUE;
NET  "rxa_d1_p"				IOSTANDARD = LVDS_33 | DIFF_TERM = TRUE;
NET  "rxa_d2_p"				IOSTANDARD = LVDS_33 | DIFF_TERM = TRUE;
NET  "rxa_d3_p"				IOSTANDARD = LVDS_33 | DIFF_TERM = TRUE;
NET  "rxb_d0_p"				IOSTANDARD = LVDS_33 | DIFF_TERM = TRUE;
NET  "rxb_d1_p"				IOSTANDARD = LVDS_33 | DIFF_TERM = TRUE;
NET  "rxb_d2_p"				IOSTANDARD = LVDS_33 | DIFF_TERM = TRUE;
NET  "rxb_d3_p"				IOSTANDARD = LVDS_33 | DIFF_TERM = TRUE;

NET  "rxa_clk_p"				LOC = "J14";
NET  "rxa_d0_p"				LOC = "P15";
NET  "rxa_d1_p"				LOC = "M15";
NET  "rxa_d2_p"				LOC = "K15";
NET  "rxa_d3_p"				LOC = "H15";
NET  "rxb_d0_p"				LOC = "F15";
NET  "rxb_d1_p"				LOC = "E15";
NET  "rxb_d2_p"				LOC = "C15";
NET  "rxb_d3_p"				LOC = "B15";

NET  "mcu_irq"             LOC = "R3";
NET  "mcu_irq"       		IOSTANDARD = LVCMOS33;

NET  "SPI_CS1"             LOC = "D5";
NET  "SPI_CS0"             LOC = "C5";
NET  "SPI_MOSI"            LOC = "D6";
NET  "SPI_MISO"            LOC = "C6";
NET  "SPI_CLK"             LOC = "C9";

NET  "SPI_CS1"             IOSTANDARD = LVCMOS33;
NET  "SPI_CS0"             IOSTANDARD = LVCMOS33;
NET  "SPI_MOSI"            IOSTANDARD = LVCMOS33;
NET  "SPI_MISO"            IOSTANDARD = LVCMOS33;
NET  "SPI_CLK"             IOSTANDARD = LVCMOS33;

NET "sf_miso"		LOC = "P10" | IOSTANDARD = LVCMOS33 ; 	
NET "sf_mosi"		LOC = "T10" | IOSTANDARD = LVCMOS33 ; 	
NET "sf_ce"			LOC = "T3"  | IOSTANDARD = LVCMOS33 ; 	
NET "sf_sclk"		LOC = "R11" | IOSTANDARD = LVCMOS33 ; 
	
                   
############################################################################
# I/O STANDARDS 
############################################################################

NET  "mcb3_dram_dq[*]"                               IOSTANDARD = SSTL15_II  | OUT_TERM = UNTUNED_50;
NET  "mcb3_dram_a[*]"                                IOSTANDARD = SSTL15_II  | OUT_TERM = UNTUNED_50;
NET  "mcb3_dram_ba[*]"                               IOSTANDARD = SSTL15_II  | OUT_TERM = UNTUNED_50;
NET  "mcb3_dram_dqs"                                 IOSTANDARD = DIFF_SSTL15_II  | OUT_TERM = UNTUNED_50;
NET  "mcb3_dram_udqs"                                IOSTANDARD = DIFF_SSTL15_II  | OUT_TERM = UNTUNED_50;
NET  "mcb3_dram_dqs_n"                               IOSTANDARD = DIFF_SSTL15_II  | OUT_TERM = UNTUNED_50;
NET  "mcb3_dram_udqs_n"                              IOSTANDARD = DIFF_SSTL15_II  | OUT_TERM = UNTUNED_50;
NET  "mcb3_dram_ck"                                  IOSTANDARD = DIFF_SSTL15_II  | OUT_TERM = UNTUNED_50;
NET  "mcb3_dram_ck_n"                                IOSTANDARD = DIFF_SSTL15_II  | OUT_TERM = UNTUNED_50;
NET  "mcb3_dram_cke"                                 IOSTANDARD = SSTL15_II  | OUT_TERM = UNTUNED_50;
NET  "mcb3_dram_ras_n"                               IOSTANDARD = SSTL15_II  | OUT_TERM = UNTUNED_50;
NET  "mcb3_dram_cas_n"                               IOSTANDARD = SSTL15_II  | OUT_TERM = UNTUNED_50;
NET  "mcb3_dram_we_n"                                IOSTANDARD = SSTL15_II  | OUT_TERM = UNTUNED_50;
NET  "mcb3_dram_odt"                                 IOSTANDARD = SSTL15_II  | OUT_TERM = UNTUNED_50;
NET  "mcb3_dram_reset_n"                             IOSTANDARD = LVCMOS15  ;
NET  "mcb3_dram_dm"                                  IOSTANDARD = SSTL15_II  | OUT_TERM = UNTUNED_50;
NET  "mcb3_dram_udm"                                 IOSTANDARD = SSTL15_II  | OUT_TERM = UNTUNED_50;
NET  "mcb3_rzq"                                      IOSTANDARD = SSTL15_II  | OUT_TERM = UNTUNED_50;
NET  "mcb3_zio"                                      IOSTANDARD = SSTL15_II  | OUT_TERM = UNTUNED_50;
#NET  "c3_sys_clk_p"                                IOSTANDARD = LVDS_25 ;
#NET  "c3_sys_clk_n"                                IOSTANDARD = LVDS_25 ;
NET  "c3_sys_clk"                                		IOSTANDARD = LVCMOS33 ;
NET  "c3_sys_rst_i"                                	IOSTANDARD = LVCMOS33 ;
############################################################################
# MCB 3
# Pin Location Constraints for Clock, Masks, Address, and Controls
############################################################################

NET  "mcb3_dram_a[0]"                            LOC = "K5" ;
NET  "mcb3_dram_a[10]"                           LOC = "G6" ;
NET  "mcb3_dram_a[11]"                           LOC = "E3" ;
NET  "mcb3_dram_a[12]"                           LOC = "F3" ;
NET  "mcb3_dram_a[1]"                            LOC = "K6" ;
NET  "mcb3_dram_a[2]"                            LOC = "D1" ;
NET  "mcb3_dram_a[3]"                            LOC = "L4" ;
NET  "mcb3_dram_a[4]"                            LOC = "G5" ;
NET  "mcb3_dram_a[5]"                            LOC = "H4" ;
NET  "mcb3_dram_a[6]"                            LOC = "H3" ;
NET  "mcb3_dram_a[7]"                            LOC = "D3" ;
NET  "mcb3_dram_a[8]"                            LOC = "B2" ;
NET  "mcb3_dram_a[9]"                            LOC = "A2" ;
NET  "mcb3_dram_ba[0]"                           LOC = "C3" ;
NET  "mcb3_dram_ba[1]"                           LOC = "C2" ;
NET  "mcb3_dram_ba[2]"                           LOC = "B1" ;
NET  "mcb3_dram_cas_n"                           LOC = "H5" ;
NET  "mcb3_dram_ck"                              LOC = "E2" ;
NET  "mcb3_dram_ck_n"                            LOC = "E1" ;
NET  "mcb3_dram_cke"                             LOC = "F4" ;
NET  "mcb3_dram_dm"                              LOC = "J4" ;
NET  "mcb3_dram_dq[0]"                           LOC = "K2" ;
NET  "mcb3_dram_dq[10]"                          LOC = "M2" ;
NET  "mcb3_dram_dq[11]"                          LOC = "M1" ;
NET  "mcb3_dram_dq[12]"                          LOC = "P2" ;
NET  "mcb3_dram_dq[13]"                          LOC = "P1" ;
NET  "mcb3_dram_dq[14]"                          LOC = "R2" ;
NET  "mcb3_dram_dq[15]"                          LOC = "R1" ;
NET  "mcb3_dram_dq[1]"                           LOC = "K1" ;
NET  "mcb3_dram_dq[2]"                           LOC = "J3" ;
NET  "mcb3_dram_dq[3]"                           LOC = "J1" ;
NET  "mcb3_dram_dq[4]"                           LOC = "F2" ;
NET  "mcb3_dram_dq[5]"                           LOC = "F1" ;
NET  "mcb3_dram_dq[6]"                           LOC = "G3" ;
NET  "mcb3_dram_dq[7]"                           LOC = "G1" ;
NET  "mcb3_dram_dq[8]"                           LOC = "L3" ;
NET  "mcb3_dram_dq[9]"                           LOC = "L1" ;
NET  "mcb3_dram_dqs"                             LOC = "H2" ;
NET  "mcb3_dram_dqs_n"                           LOC = "H1" ;
NET  "mcb3_dram_odt"                             LOC = "L5" ;
NET  "mcb3_dram_ras_n"                           LOC = "J6" ;
NET  "mcb3_dram_reset_n"                         LOC = "E4" ;
NET  "c3_sys_clk"                                LOC = "E10" ;
NET  "c3_sys_rst_i"                              LOC = "F12" ;
NET  "mcb3_dram_udm"                             LOC = "K3" ;
NET  "mcb3_dram_udqs"                            LOC = "N3" ;
NET  "mcb3_dram_udqs_n"                          LOC = "N1" ;
NET  "mcb3_dram_we_n"                            LOC = "C1" ;

##################################################################################
#RZQ is required for all MCB designs.   Do not move the location #
#of this pin for ES devices.For production devices, RZQ can be moved to any #
#valid package pin within the MCB bank.For designs using Calibrated Input Termination, #
#a 2R resistor should be connected between RZQand ground, where R is the desired#
#input termination value.  Otherwise, RZQ should be left as a no-connect (NC) pin.#
##################################################################################
NET  "mcb3_rzq"                                  LOC = "M4" ;
##################################################################################
#ZIO is only required for MCB designs using Calibrated Input Termination.#
#ZIO can be moved to any valid package pin (i.e. bonded IO) within the#
#MCB bank but must be left as a no-connect (NC) pin.#
##################################################################################
NET  "mcb3_zio"                                  LOC = "M5" ;

############################################################
# Crossing of Clock Domain Constraints: please do not edit #
############################################################
# Flow Control logic reclocking - control sugnal is synchronised
#INST "*UUT/vin_subsys_i/dvp2axis_async_fifo/fifo_short_2clk/U0*"                      TNM="flow_rx_to_tx";
#TIMESPEC "TS_flow_rx_to_tx"      = FROM "u_mig_39_2_memc3_infrastructure_inst_clk0_bufg_in" TO "flow_rx_to_tx" 5 ns DATAPATHONLY;
TIMESPEC "TS_flow_rx_to_tx"      = FROM "u_mig_39_2_memc3_infrastructure_inst_clk0_bufg_in" TO "flow_rx_to_tx" TIG;

#INST "*axi_arbiter_i/r_cc_fifo*"                        						TNM="fifo_mem_to_ipu";
#INST "*axi_arbiter_i/ar_cc_fifo*"                       						TNM="fifo_mem_to_ipu";
#INST "*axi_arbiter_i/aw_cc_fifo*"                       						TNM="fifo_mem_to_ipu";
#INST "*axi_arbiter_i/w_cc_fifo*"                       							TNM="fifo_mem_to_ipu";
#INST "*u_mig_39_2/memc3_infrastructure_inst/rst0_sync*"                        	TNM="fifo_mem_to_ipu";
#INST "*u_mig_39_2/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked*"       TNM="fifo_mem_to_ipu";
#TIMESPEC "TS_fifo_mem_to_ipu"      = FROM "fifo_mem_to_ipu" TO u_mig_39_2_memc3_infrastructure_inst_ipu_clk_in 6250 ps DATAPATHONLY;

#INST "*axi_arbiter_i/r_cc_fifo*"                        						TNM="fifo_ipu_to_mem";
#INST "*axi_arbiter_i/ar_cc_fifo*"                       						TNM="fifo_ipu_to_mem";
#INST "*axi_arbiter_i/aw_cc_fifo*"                       						TNM="fifo_ipu_to_mem";
#INST "*axi_arbiter_i/w_cc_fifo*"                       							TNM="fifo_ipu_to_mem";
#INST "*u_mig_39_2/memc3_infrastructure_inst/ipu_rst_sync*"                      TNM="fifo_ipu_to_mem";
#TIMESPEC "TS_fifo_ipu_to_mem"      = FROM "fifo_ipu_to_mem" TO u_mig_39_2_memc3_infrastructure_inst_clk0_bufg_in 5000 ps DATAPATHONLY;


