---
layout: page
---

<h1>NetFPGA 1G</h1>
<br>
<div id="accordian-1G1" class="accordian">
  <div class="collapsed" data-toggle="collapse" href=#collapse-1G1>
    <a class="card-title"><h2>Details</h2></a>
  </div>
  <div id="collapse-1G1" class="collapse" data-parent="#accordian-1G1">
    <p>The NetFPGA is the low-cost reconfigurable hardware platform optimized for high-speed networking. The NetFPGA includes the all fo the logic resources, memory, and Gigabit Ethernet interfaces necessary to build a complete switch, router, and/or security device. Because the entire datapath is implemented in hardware, the system can support back-to-back packets at full Gigabit line rates and has a processing latency measured in only a few clock cycles.</p>
    <ul>
      <li>Field Programmable Gate Array (FPGA) Logic <ul>
        <li><a href="http://www.xilinx.com/products/silicon_solutions/fpgas/virtex/virtex_ii_pro_fpgas/resources/index.htm">Xilinx Virtex-II Pro 50</a></li>
        <li>53,136 logic cells</li>
        <li>4,176 Kbit block RAM</li>
        <li>up to 738 Kbit distributed RAM</li>
        <li>2 x PowerPC cores</li>
        <li>Fully programmable by the user</li>
      </ul></li>
      <li>Gigabit Ethernet networking ports <ul>
        <li>Connector block on left of PCB interfaces to 4 external RJ45 plugs</li>
        <li>Interfaces with standard Cat5E or Cat6 copper network cables using <a href="http://www.broadcom.com/">Broadcom</a> PHY</li>
        <li>Wire-speed processing on all ports at all time using FPGA logic <ul>
          <li>1 Gbits * 2 (bi-directional) * 4 (ports) = 8 Gbps throughput</li>
        </ul></li>
      </ul></li>
      <li>Static Random Access Memory (SRAM) <ul>
        <li>Suitable for storing forwarding table data</li>
        <li>Zero-bus turnaround (ZBT), synchronous with the logic</li>
        <li>Two parallel banks of 18 MBit (2.25 MByte) ZBT memories</li>
        <li>Total capacity: 4.5 MBytes</li>
        <li><a href="http://www.chipcatalog.com/Cypress/CY7C1370D-167AXC.htm">Cypress: CY7C1370D-167AXC</a></li>
      </ul></li>
      <li>Double-Date Rate Random Access Memory (DDR2 DRAM) <ul>
        <li>400 MHz Asynchronous clock</li>
        <li>Suitable for packet buffering</li>
        <li>25.6 Gbps peak memory throughput</li>
        <li>Total capacity: 64 MBytes</li>
        <li><a href="http://www.micron.com/">Micron: MT47H16M16BG-5E</a></li>
      </ul></li>
      <li>Multi-gigabit I/O <ul>
        <li>Two SATA-style connectors to Multi-Gigabit I/O (MGIO) on right-side of PCB</li>
        <li>Allows multiple NetFPGAs within a PC to be chained together</li>
      </ul></li>
      <li>Standard PCI Form Factor <ul>
        <li>Standard PCI card</li>
        <li>Can be used in a PCI-X slot</li>
        <li>Enables fast reconfiguration of the FPGA over PCI bus without using JTAG cable</li>
        <li>Provides CPU access to memory-mapped registers and memory on the NetFPGA hardware</li>
      </ul></li>
      <li>Hardware Debugging ports <ul>
        <li>JTAG cable connector can be used to run <a href="http://www.xilinx.com/ise/optional_prod/cspro.htm">Xilinx ChipScope Pro</a></li>
      </ul></li>
      <li>Flexible, Open-source code <ul>
        <li>BSD-style open-source reference router available from the NetFPGA.org website. Download it, use it, keep it, give back to the community if you choose.</li>
      </ul></li>
    </ul>
  </div>
</div>
<br>
<hr>
<div id="accordian-1G2" class="accordian">
  <div class="collapsed" data-toggle="collapse" href="#collapse-1G2">
    <a class="card-title"><h2>Downloads</h2></a>
  </div>
  <div id="collapse-1G2" class="collapse" data-parent="#accordian-1G2">
    <p></p>
  </div>
</div>
<br>
<hr>
<div id="accordian-1G3" class="accordian">
  <div class="collapsed" data-toggle="collapse" href="#collapse-1G3">
    <a class="card-title"><h2>Wiki</h2></a>
  </div>
  <div id="collapse-1G3" class="collapse" data-parent="#accordian-1G3">
    <p></p>
  </div>
</div>
<br>
<hr>
<div id="accordian-1G4" class="accordian">
  <div class="collapsed" data-toggle="collapse" href="#collapse-1G4">
    <a class="card-title"><h2>Videos</h2></a>
  </div>
  <div id="collapse-1G4" class="collapse" data-parent="#accordian-1G4">
    <p></p>
  </div>
</div>
<br>
<hr>
<div id="accordian-1G5" class="accordian">
  <div class="collapsed" data-toggle="collapse" href="#collapse-1G5">
    <a class="card-title"><h2>Resources</h2></a>
  </div>
  <div id="collapse-1G5" class="collapse" data-parent="#accordian-1G5">
    <p></p>
  </div>
</div>
<br>
<hr>
