# SDRAM-Controller-Verification
## 简介
一个简单的验证项目。待验证模块（DUV）为一个SDRAM的控制器。使用SystemVerilog和UVM进行验证。

该项目为个人学习用版本，仅用于个人学习，不得用作其他用途。资源来源于该项目：[SDRAM-Verification](https://github.com/yvnr4you/SDRAM-Verification)，对原作者表示感谢🙇‍。

## Description
A simple verification project. The design under verification is a SDRAM controller. Using Systemverilog and UVM to complete the verification.

The project and repository are only for personal study and reference, not allowed for any other purposes. Some resource comes from this repository: [SDRAM-Verification](https://github.com/yvnr4you/SDRAM-Verification). Thank this owner very much🙇‍.
