vlib work
vlib riviera

vlib riviera/xil_defaultlib
vlib riviera/xpm
vlib riviera/microblaze_v10_0_3
vlib riviera/axi_lite_ipif_v3_0_4
vlib riviera/mdm_v3_2_10
vlib riviera/lib_cdc_v1_0_2
vlib riviera/proc_sys_reset_v5_0_11
vlib riviera/lib_pkg_v1_0_2
vlib riviera/axi_timer_v2_0_15
vlib riviera/axi_intc_v4_1_10
vlib riviera/lmb_v10_v3_0_9
vlib riviera/lmb_bram_if_cntlr_v4_0_12
vlib riviera/blk_mem_gen_v8_3_6
vlib riviera/axi_bram_ctrl_v4_0_11
vlib riviera/xlconcat_v2_1_1
vlib riviera/fifo_generator_v13_1_4
vlib riviera/lib_bmg_v1_0_8
vlib riviera/axi_ethernet_buffer_v2_0_15
vlib riviera/xbip_utils_v3_0_7
vlib riviera/xbip_pipe_v3_0_3
vlib riviera/xbip_bram18k_v3_0_3
vlib riviera/mult_gen_v12_0_12
vlib riviera/tri_mode_ethernet_mac_v9_0_8
vlib riviera/c_reg_fd_v12_0_3
vlib riviera/c_mux_bit_v12_0_3
vlib riviera/c_shift_ram_v12_0_10
vlib riviera/xbip_dsp48_wrapper_v3_0_4
vlib riviera/xbip_dsp48_addsub_v3_0_3
vlib riviera/xbip_addsub_v3_0_3
vlib riviera/c_addsub_v12_0_10
vlib riviera/c_gate_bit_v12_0_3
vlib riviera/xbip_counter_v3_0_3
vlib riviera/c_counter_binary_v12_0_10
vlib riviera/xlconstant_v1_1_3
vlib riviera/util_vector_logic_v2_0_1
vlib riviera/lib_fifo_v1_0_8
vlib riviera/lib_srl_fifo_v1_0_2
vlib riviera/axi_datamover_v5_1_15
vlib riviera/axi_sg_v4_1_6
vlib riviera/axi_dma_v7_1_14
vlib riviera/generic_baseblocks_v2_1_0
vlib riviera/axi_infrastructure_v1_1_0
vlib riviera/axi_register_slice_v2_1_13
vlib riviera/axi_data_fifo_v2_1_12
vlib riviera/axi_crossbar_v2_1_14
vlib riviera/axi_uartlite_v2_0_17
vlib riviera/smartconnect_v1_0
vlib riviera/axi_protocol_converter_v2_1_13
vlib riviera/axi_clock_converter_v2_1_12
vlib riviera/axi_dwidth_converter_v2_1_13

vmap xil_defaultlib riviera/xil_defaultlib
vmap xpm riviera/xpm
vmap microblaze_v10_0_3 riviera/microblaze_v10_0_3
vmap axi_lite_ipif_v3_0_4 riviera/axi_lite_ipif_v3_0_4
vmap mdm_v3_2_10 riviera/mdm_v3_2_10
vmap lib_cdc_v1_0_2 riviera/lib_cdc_v1_0_2
vmap proc_sys_reset_v5_0_11 riviera/proc_sys_reset_v5_0_11
vmap lib_pkg_v1_0_2 riviera/lib_pkg_v1_0_2
vmap axi_timer_v2_0_15 riviera/axi_timer_v2_0_15
vmap axi_intc_v4_1_10 riviera/axi_intc_v4_1_10
vmap lmb_v10_v3_0_9 riviera/lmb_v10_v3_0_9
vmap lmb_bram_if_cntlr_v4_0_12 riviera/lmb_bram_if_cntlr_v4_0_12
vmap blk_mem_gen_v8_3_6 riviera/blk_mem_gen_v8_3_6
vmap axi_bram_ctrl_v4_0_11 riviera/axi_bram_ctrl_v4_0_11
vmap xlconcat_v2_1_1 riviera/xlconcat_v2_1_1
vmap fifo_generator_v13_1_4 riviera/fifo_generator_v13_1_4
vmap lib_bmg_v1_0_8 riviera/lib_bmg_v1_0_8
vmap axi_ethernet_buffer_v2_0_15 riviera/axi_ethernet_buffer_v2_0_15
vmap xbip_utils_v3_0_7 riviera/xbip_utils_v3_0_7
vmap xbip_pipe_v3_0_3 riviera/xbip_pipe_v3_0_3
vmap xbip_bram18k_v3_0_3 riviera/xbip_bram18k_v3_0_3
vmap mult_gen_v12_0_12 riviera/mult_gen_v12_0_12
vmap tri_mode_ethernet_mac_v9_0_8 riviera/tri_mode_ethernet_mac_v9_0_8
vmap c_reg_fd_v12_0_3 riviera/c_reg_fd_v12_0_3
vmap c_mux_bit_v12_0_3 riviera/c_mux_bit_v12_0_3
vmap c_shift_ram_v12_0_10 riviera/c_shift_ram_v12_0_10
vmap xbip_dsp48_wrapper_v3_0_4 riviera/xbip_dsp48_wrapper_v3_0_4
vmap xbip_dsp48_addsub_v3_0_3 riviera/xbip_dsp48_addsub_v3_0_3
vmap xbip_addsub_v3_0_3 riviera/xbip_addsub_v3_0_3
vmap c_addsub_v12_0_10 riviera/c_addsub_v12_0_10
vmap c_gate_bit_v12_0_3 riviera/c_gate_bit_v12_0_3
vmap xbip_counter_v3_0_3 riviera/xbip_counter_v3_0_3
vmap c_counter_binary_v12_0_10 riviera/c_counter_binary_v12_0_10
vmap xlconstant_v1_1_3 riviera/xlconstant_v1_1_3
vmap util_vector_logic_v2_0_1 riviera/util_vector_logic_v2_0_1
vmap lib_fifo_v1_0_8 riviera/lib_fifo_v1_0_8
vmap lib_srl_fifo_v1_0_2 riviera/lib_srl_fifo_v1_0_2
vmap axi_datamover_v5_1_15 riviera/axi_datamover_v5_1_15
vmap axi_sg_v4_1_6 riviera/axi_sg_v4_1_6
vmap axi_dma_v7_1_14 riviera/axi_dma_v7_1_14
vmap generic_baseblocks_v2_1_0 riviera/generic_baseblocks_v2_1_0
vmap axi_infrastructure_v1_1_0 riviera/axi_infrastructure_v1_1_0
vmap axi_register_slice_v2_1_13 riviera/axi_register_slice_v2_1_13
vmap axi_data_fifo_v2_1_12 riviera/axi_data_fifo_v2_1_12
vmap axi_crossbar_v2_1_14 riviera/axi_crossbar_v2_1_14
vmap axi_uartlite_v2_0_17 riviera/axi_uartlite_v2_0_17
vmap smartconnect_v1_0 riviera/smartconnect_v1_0
vmap axi_protocol_converter_v2_1_13 riviera/axi_protocol_converter_v2_1_13
vmap axi_clock_converter_v2_1_12 riviera/axi_clock_converter_v2_1_12
vmap axi_dwidth_converter_v2_1_13 riviera/axi_dwidth_converter_v2_1_13

vlog -work xil_defaultlib  -sv2k12 "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" \
"/tools/xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
"/tools/xilinx/Vivado/2017.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" \
"/tools/xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \

vcom -work xpm -93 \
"/tools/xilinx/Vivado/2017.2/data/ip/xpm/xpm_VCOMP.vhd" \

vcom -work microblaze_v10_0_3 -93 \
"../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/fe06/hdl/microblaze_v10_0_vh_rfs.vhd" \

vcom -work xil_defaultlib -93 \
"../../../bd/block_design/ip/block_design_microblaze_0_0/sim/block_design_microblaze_0_0.vhd" \

vcom -work axi_lite_ipif_v3_0_4 -93 \
"../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd" \

vcom -work mdm_v3_2_10 -93 \
"../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/5967/hdl/mdm_v3_2_vh_rfs.vhd" \

vcom -work xil_defaultlib -93 \
"../../../bd/block_design/ip/block_design_mdm_0_0/sim/block_design_mdm_0_0.vhd" \

vlog -work xil_defaultlib  -v2k5 "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_top.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_cmd.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_rd_data.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_wr_data.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_infrastructure.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_clk_ibuf.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_state.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_rank_mach.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_rank_common.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_mc.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_arb_mux.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_col_mach.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_arb_select.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_rank_cntrl.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_arb_row_col.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_common.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_compare.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_mach.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_queue.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_cntrl.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_incr_cmd.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_comparator_sel_static.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_wrap_cmd.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_a_upsizer.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_cmd_fsm.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_wr_cmd_fsm.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_r_upsizer.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_r_channel.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_ctrl_read.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axi_upsizer.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_cmd_arbiter.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_ctrl_write.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_aw_channel.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_ar_channel.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_b_channel.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_carry_latch_and.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axi_register_slice.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_ctrl_reg.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_ctrl_reg_bank.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_fifo.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_comparator_sel.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_carry_and.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_command_fifo.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_ctrl_addr_decode.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_w_channel.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_ctrl_top.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_cmd_translator.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_carry_latch_or.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_simple_fifo.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_w_upsizer.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_comparator.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_carry_or.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_poc_pd.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_oclkdelay_cal.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_poc_edge_store.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_poc_tap_base.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_samp.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_tempmon.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_po_cntlr.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_lim.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_top.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_prbs_gen.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_poc_top.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_poc_cc.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_calib_top.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_mux.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_skip_calib_tap.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_edge.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrcal.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_if_post_fifo.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_data.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_cntlr.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_poc_meta.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl_off_delay.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ck_addr_cmd_delay.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_gen.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_0_fi_xor.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_merge_enc.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_dec_fix.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_buf.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_0_mem_intfc.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_0_memc_ui_top_axi.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/block_design_mig_7series_0_0_mig_sim.v" \
"../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/block_design_mig_7series_0_0.v" \

vcom -work lib_cdc_v1_0_2 -93 \
"../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd" \

vcom -work proc_sys_reset_v5_0_11 -93 \
"../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd" \

vcom -work xil_defaultlib -93 \
"../../../bd/block_design/ip/block_design_rst_mig_7series_0_200M_0/sim/block_design_rst_mig_7series_0_200M_0.vhd" \

vcom -work lib_pkg_v1_0_2 -93 \
"../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/832a/hdl/lib_pkg_v1_0_rfs.vhd" \

vcom -work axi_timer_v2_0_15 -93 \
"../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/a004/hdl/axi_timer_v2_0_vh_rfs.vhd" \

vcom -work xil_defaultlib -93 \
"../../../bd/block_design/ip/block_design_axi_timer_0_0/sim/block_design_axi_timer_0_0.vhd" \

vcom -work axi_intc_v4_1_10 -93 \
"../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/d685/hdl/axi_intc_v4_1_vh_rfs.vhd" \

vcom -work xil_defaultlib -93 \
"../../../bd/block_design/ip/block_design_axi_intc_0_0/sim/block_design_axi_intc_0_0.vhd" \

vcom -work lmb_v10_v3_0_9 -93 \
"../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/162e/hdl/lmb_v10_v3_0_vh_rfs.vhd" \

vcom -work xil_defaultlib -93 \
"../../../bd/block_design/ip/block_design_dlmb_v10_0/sim/block_design_dlmb_v10_0.vhd" \
"../../../bd/block_design/ip/block_design_ilmb_v10_0/sim/block_design_ilmb_v10_0.vhd" \

vcom -work lmb_bram_if_cntlr_v4_0_12 -93 \
"../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/51e1/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd" \

vcom -work xil_defaultlib -93 \
"../../../bd/block_design/ip/block_design_dlmb_bram_if_cntlr_0/sim/block_design_dlmb_bram_if_cntlr_0.vhd" \
"../../../bd/block_design/ip/block_design_ilmb_bram_if_cntlr_0/sim/block_design_ilmb_bram_if_cntlr_0.vhd" \

vlog -work blk_mem_gen_v8_3_6  -v2k5 "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" \
"../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/4158/simulation/blk_mem_gen_v8_3.v" \

vlog -work xil_defaultlib  -v2k5 "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" \
"../../../bd/block_design/ip/block_design_lmb_bram_0/sim/block_design_lmb_bram_0.v" \

vcom -work xil_defaultlib -93 \
"../../../bd/block_design/ip/block_design_proc_sys_reset_0_1/sim/block_design_proc_sys_reset_0_1.vhd" \

vcom -work axi_bram_ctrl_v4_0_11 -93 \
"../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd" \

vcom -work xil_defaultlib -93 \
"../../../bd/block_design/ip/block_design_axi_bram_ctrl_0_0/sim/block_design_axi_bram_ctrl_0_0.vhd" \

vlog -work xil_defaultlib  -v2k5 "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" \
"../../../bd/block_design/ip/block_design_blk_mem_gen_0_0/sim/block_design_blk_mem_gen_0_0.v" \

vlog -work xlconcat_v2_1_1  -v2k5 "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" \
"../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/73b7/hdl/xlconcat_v2_1_vl_rfs.v" \

vlog -work xil_defaultlib  -v2k5 "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" \
"../../../bd/block_design/ip/block_design_xlconcat_0_0/sim/block_design_xlconcat_0_0.v" \

vlog -work fifo_generator_v13_1_4  -v2k5 "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" \
"../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/ebc2/simulation/fifo_generator_vlog_beh.v" \

vcom -work fifo_generator_v13_1_4 -93 \
"../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/ebc2/hdl/fifo_generator_v13_1_rfs.vhd" \

vlog -work fifo_generator_v13_1_4  -v2k5 "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" \
"../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/ebc2/hdl/fifo_generator_v13_1_rfs.v" \

vcom -work lib_bmg_v1_0_8 -93 \
"../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/0dfc/hdl/lib_bmg_v1_0_rfs.vhd" \

vcom -work axi_ethernet_buffer_v2_0_15 -93 \
"../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9ee4/hdl/axi_ethernet_buffer_v2_0_rfs.vhd" \

vcom -work xil_defaultlib -93 \
"../../../bd/block_design/ip/block_design_axi_ethernet_0_0/bd_0/ip/ip_0/sim/bd_f793_eth_buf_0.vhd" \

vcom -work xbip_utils_v3_0_7 -93 \
"../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/3d01/hdl/xbip_utils_v3_0_vh_rfs.vhd" \

vcom -work xbip_pipe_v3_0_3 -93 \
"../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7db8/hdl/xbip_pipe_v3_0_vh_rfs.vhd" \

vcom -work xbip_bram18k_v3_0_3 -93 \
"../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/403d/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" \

vcom -work mult_gen_v12_0_12 -93 \
"../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f0ab/hdl/mult_gen_v12_0_vh_rfs.vhd" \

vlog -work tri_mode_ethernet_mac_v9_0_8  -v2k5 "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" \
"../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/4f1d/hdl/tri_mode_ethernet_mac_v9_0_rfs.v" \

vcom -work tri_mode_ethernet_mac_v9_0_8 -93 \
"../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/4f1d/hdl/tri_mode_ethernet_mac_v9_0_rfs.vhd" \

vlog -work xil_defaultlib  -v2k5 "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" \
"../../../bd/block_design/ip/block_design_axi_ethernet_0_0/bd_0/ip/ip_1/synth/common/bd_f793_mac_0_block_reset_sync.v" \
"../../../bd/block_design/ip/block_design_axi_ethernet_0_0/bd_0/ip/ip_1/synth/common/bd_f793_mac_0_block_sync_block.v" \

vcom -work xil_defaultlib -93 \
"../../../bd/block_design/ip/block_design_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_f793_mac_0_axi4_lite_ipif_top.vhd" \

vlog -work xil_defaultlib  -v2k5 "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" \
"../../../bd/block_design/ip/block_design_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_f793_mac_0_axi4_lite_ipif_wrapper.v" \
"../../../bd/block_design/ip/block_design_axi_ethernet_0_0/bd_0/ip/ip_1/synth/physical/bd_f793_mac_0_gmii_if.v" \
"../../../bd/block_design/ip/block_design_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_f793_mac_0_tx_clk_gen.v" \
"../../../bd/block_design/ip/block_design_axi_ethernet_0_0/bd_0/ip/ip_1/synth/statistics/bd_f793_mac_0_vector_decode.v" \
"../../../bd/block_design/ip/block_design_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_f793_mac_0_block.v" \
"../../../bd/block_design/ip/block_design_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_f793_mac_0_support.v" \
"../../../bd/block_design/ip/block_design_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_f793_mac_0_support_resets.v" \
"../../../bd/block_design/ip/block_design_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_f793_mac_0.v" \

vcom -work c_reg_fd_v12_0_3 -93 \
"../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/e1e2/hdl/c_reg_fd_v12_0_vh_rfs.vhd" \

vcom -work c_mux_bit_v12_0_3 -93 \
"../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f2d7/hdl/c_mux_bit_v12_0_vh_rfs.vhd" \

vcom -work c_shift_ram_v12_0_10 -93 \
"../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/5ac0/hdl/c_shift_ram_v12_0_vh_rfs.vhd" \

vcom -work xil_defaultlib -93 \
"../../../bd/block_design/ip/block_design_axi_ethernet_0_0/bd_0/ip/ip_2/sim/bd_f793_c_shift_ram_0_0.vhd" \

vcom -work xbip_dsp48_wrapper_v3_0_4 -93 \
"../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/1e87/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" \

vcom -work xbip_dsp48_addsub_v3_0_3 -93 \
"../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/c9c4/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" \

vcom -work xbip_addsub_v3_0_3 -93 \
"../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/2957/hdl/xbip_addsub_v3_0_vh_rfs.vhd" \

vcom -work c_addsub_v12_0_10 -93 \
"../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/a394/hdl/c_addsub_v12_0_vh_rfs.vhd" \

vcom -work c_gate_bit_v12_0_3 -93 \
"../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/b6ab/hdl/c_gate_bit_v12_0_vh_rfs.vhd" \

vcom -work xbip_counter_v3_0_3 -93 \
"../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/de69/hdl/xbip_counter_v3_0_vh_rfs.vhd" \

vcom -work c_counter_binary_v12_0_10 -93 \
"../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/d6cf/hdl/c_counter_binary_v12_0_vh_rfs.vhd" \

vcom -work xil_defaultlib -93 \
"../../../bd/block_design/ip/block_design_axi_ethernet_0_0/bd_0/ip/ip_3/sim/bd_f793_c_counter_binary_0_0.vhd" \

vlog -work xlconstant_v1_1_3  -v2k5 "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" \
"../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/45df/hdl/xlconstant_v1_1_vl_rfs.v" \

vlog -work xil_defaultlib  -v2k5 "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" \
"../../../bd/block_design/ip/block_design_axi_ethernet_0_0/bd_0/ip/ip_4/sim/bd_f793_xlconstant_0_0.v" \

vlog -work util_vector_logic_v2_0_1  -v2k5 "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" \
"../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/25ee/hdl/util_vector_logic_v2_0_vl_rfs.v" \

vlog -work xil_defaultlib  -v2k5 "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" \
"../../../bd/block_design/ip/block_design_axi_ethernet_0_0/bd_0/ip/ip_5/sim/bd_f793_util_vector_logic_0_0.v" \
"../../../bd/block_design/ip/block_design_axi_ethernet_0_0/bd_0/hdl/bd_f793.v" \
"../../../bd/block_design/ip/block_design_axi_ethernet_0_0/sim/block_design_axi_ethernet_0_0.v" \

vcom -work lib_fifo_v1_0_8 -93 \
"../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/c387/hdl/lib_fifo_v1_0_rfs.vhd" \

vcom -work lib_srl_fifo_v1_0_2 -93 \
"../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd" \

vcom -work axi_datamover_v5_1_15 -93 \
"../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd" \

vcom -work axi_sg_v4_1_6 -93 \
"../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd" \

vcom -work axi_dma_v7_1_14 -93 \
"../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/bb0b/hdl/axi_dma_v7_1_vh_rfs.vhd" \

vcom -work xil_defaultlib -93 \
"../../../bd/block_design/ip/block_design_axi_dma_0_0/sim/block_design_axi_dma_0_0.vhd" \

vlog -work generic_baseblocks_v2_1_0  -v2k5 "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" \
"../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v" \

vlog -work axi_infrastructure_v1_1_0  -v2k5 "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" \
"../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v" \

vlog -work axi_register_slice_v2_1_13  -v2k5 "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" \
"../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v" \

vlog -work axi_data_fifo_v2_1_12  -v2k5 "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" \
"../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v" \

vlog -work axi_crossbar_v2_1_14  -v2k5 "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" \
"../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v" \

vlog -work xil_defaultlib  -v2k5 "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" \
"../../../bd/block_design/ip/block_design_xbar_1/sim/block_design_xbar_1.v" \
"../../../bd/block_design/ip/block_design_clk_wiz_0_0/block_design_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/block_design/ip/block_design_clk_wiz_0_0/block_design_clk_wiz_0_0.v" \
"../../../bd/block_design/ip/block_design_clk_wiz_1_0/block_design_clk_wiz_1_0_clk_wiz.v" \
"../../../bd/block_design/ip/block_design_clk_wiz_1_0/block_design_clk_wiz_1_0.v" \

vcom -work axi_uartlite_v2_0_17 -93 \
"../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/1b8b/hdl/axi_uartlite_v2_0_vh_rfs.vhd" \

vcom -work xil_defaultlib -93 \
"../../../bd/block_design/ip/block_design_axi_uartlite_0_0/sim/block_design_axi_uartlite_0_0.vhd" \

vlog -work xil_defaultlib  -sv2k12 "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" \
"../../../bd/block_design/ipshared/b0e5/deserialize.sv" \
"../../../bd/block_design/ipshared/b0e5/fifo.sv" \
"../../../bd/block_design/ipshared/b0e5/pfs_sector.sv" \
"../../../bd/block_design/ipshared/b0e5/serialize.sv" \
"../../../bd/block_design/ipshared/b0e5/pfs_daughtercard.sv" \
"../../../bd/block_design/ip/block_design_pfs_daughtercard_0_0/sim/block_design_pfs_daughtercard_0_0.sv" \
"../../../bd/block_design/ipshared/fe20/simple_ip.sv" \
"../../../bd/block_design/ip/block_design_simple_ip_0_0/sim/block_design_simple_ip_0_0.sv" \

vlog -work smartconnect_v1_0  -sv2k12 "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" \
"../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/sc_util_v1_0_vl_rfs.sv" \
"../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/e870/hdl/sc_axi2sc_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -sv2k12 "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" \
"../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_20/sim/bd_ed65_s00a2s_0.sv" \

vlog -work smartconnect_v1_0  -sv2k12 "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" \
"../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/224a/hdl/sc_sc2axi_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -sv2k12 "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" \
"../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_26/sim/bd_ed65_m00s2a_0.sv" \
"../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_33/sim/bd_ed65_m01s2a_0.sv" \
"../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_40/sim/bd_ed65_m02s2a_0.sv" \
"../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_47/sim/bd_ed65_m03s2a_0.sv" \
"../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_54/sim/bd_ed65_m04s2a_0.sv" \
"../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_61/sim/bd_ed65_m05s2a_0.sv" \
"../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_68/sim/bd_ed65_m06s2a_0.sv" \

vlog -work smartconnect_v1_0  -sv2k12 "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" \
"../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/986a/hdl/sc_exit_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -sv2k12 "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" \
"../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_74/sim/bd_ed65_m06e_0.sv" \

vlog -work smartconnect_v1_0  -sv2k12 "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" \
"../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/sc_node_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -sv2k12 "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" \
"../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_69/sim/bd_ed65_m06arn_0.sv" \
"../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_70/sim/bd_ed65_m06rn_0.sv" \
"../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_71/sim/bd_ed65_m06awn_0.sv" \
"../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_72/sim/bd_ed65_m06wn_0.sv" \
"../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_73/sim/bd_ed65_m06bn_0.sv" \
"../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_67/sim/bd_ed65_m05e_0.sv" \
"../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_62/sim/bd_ed65_m05arn_0.sv" \
"../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_63/sim/bd_ed65_m05rn_0.sv" \
"../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_64/sim/bd_ed65_m05awn_0.sv" \
"../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_65/sim/bd_ed65_m05wn_0.sv" \
"../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_66/sim/bd_ed65_m05bn_0.sv" \
"../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_60/sim/bd_ed65_m04e_0.sv" \
"../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_55/sim/bd_ed65_m04arn_0.sv" \
"../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_56/sim/bd_ed65_m04rn_0.sv" \
"../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_57/sim/bd_ed65_m04awn_0.sv" \
"../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_58/sim/bd_ed65_m04wn_0.sv" \
"../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_59/sim/bd_ed65_m04bn_0.sv" \
"../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_53/sim/bd_ed65_m03e_0.sv" \
"../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_48/sim/bd_ed65_m03arn_0.sv" \
"../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_49/sim/bd_ed65_m03rn_0.sv" \
"../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_50/sim/bd_ed65_m03awn_0.sv" \
"../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_51/sim/bd_ed65_m03wn_0.sv" \
"../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_52/sim/bd_ed65_m03bn_0.sv" \
"../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_46/sim/bd_ed65_m02e_0.sv" \
"../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_41/sim/bd_ed65_m02arn_0.sv" \
"../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_42/sim/bd_ed65_m02rn_0.sv" \
"../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_43/sim/bd_ed65_m02awn_0.sv" \
"../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_44/sim/bd_ed65_m02wn_0.sv" \
"../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_45/sim/bd_ed65_m02bn_0.sv" \
"../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_39/sim/bd_ed65_m01e_0.sv" \
"../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_34/sim/bd_ed65_m01arn_0.sv" \
"../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_35/sim/bd_ed65_m01rn_0.sv" \
"../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_36/sim/bd_ed65_m01awn_0.sv" \
"../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_37/sim/bd_ed65_m01wn_0.sv" \
"../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_38/sim/bd_ed65_m01bn_0.sv" \
"../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_32/sim/bd_ed65_m00e_0.sv" \
"../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_27/sim/bd_ed65_m00arn_0.sv" \
"../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_28/sim/bd_ed65_m00rn_0.sv" \
"../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_29/sim/bd_ed65_m00awn_0.sv" \
"../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_30/sim/bd_ed65_m00wn_0.sv" \
"../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_31/sim/bd_ed65_m00bn_0.sv" \
"../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_21/sim/bd_ed65_sarn_0.sv" \
"../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_22/sim/bd_ed65_srn_0.sv" \
"../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_23/sim/bd_ed65_sawn_0.sv" \
"../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_24/sim/bd_ed65_swn_0.sv" \
"../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_25/sim/bd_ed65_sbn_0.sv" \

vlog -work smartconnect_v1_0  -sv2k12 "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" \
"../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/5300/hdl/sc_mmu_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -sv2k12 "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" \
"../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_17/sim/bd_ed65_s00mmu_0.sv" \

vlog -work smartconnect_v1_0  -sv2k12 "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" \
"../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/cbcb/hdl/sc_transaction_regulator_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -sv2k12 "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" \
"../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_18/sim/bd_ed65_s00tr_0.sv" \

vlog -work smartconnect_v1_0  -sv2k12 "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" \
"../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/cc66/hdl/sc_si_converter_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -sv2k12 "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" \
"../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_19/sim/bd_ed65_s00sic_0.sv" \

vlog -work smartconnect_v1_0  -sv2k12 "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" \
"../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7daf/hdl/sc_switchboard_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -sv2k12 "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" \
"../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_2/sim/bd_ed65_arinsw_0.sv" \
"../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_3/sim/bd_ed65_rinsw_0.sv" \
"../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_4/sim/bd_ed65_awinsw_0.sv" \
"../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_5/sim/bd_ed65_winsw_0.sv" \
"../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_6/sim/bd_ed65_binsw_0.sv" \
"../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_7/sim/bd_ed65_aroutsw_0.sv" \
"../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_8/sim/bd_ed65_routsw_0.sv" \
"../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_9/sim/bd_ed65_awoutsw_0.sv" \
"../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_10/sim/bd_ed65_woutsw_0.sv" \
"../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_11/sim/bd_ed65_boutsw_0.sv" \
"../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_12/sim/bd_ed65_arni_0.sv" \
"../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_13/sim/bd_ed65_rni_0.sv" \
"../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_14/sim/bd_ed65_awni_0.sv" \
"../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_15/sim/bd_ed65_wni_0.sv" \
"../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_16/sim/bd_ed65_bni_0.sv" \

vlog -work xil_defaultlib  -v2k5 "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" \
"../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_0/sim/bd_ed65_one_0.v" \

vcom -work xil_defaultlib -93 \
"../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/ip/ip_1/sim/bd_ed65_psr_aclk_0.vhd" \

vlog -work xil_defaultlib  -v2k5 "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" \
"../../../bd/block_design/ip/block_design_smartconnect_0_1/bd_0/hdl/bd_ed65.v" \
"../../../bd/block_design/ip/block_design_smartconnect_0_1/sim/block_design_smartconnect_0_1.v" \

vlog -work axi_protocol_converter_v2_1_13  -v2k5 "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" \
"../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v" \

vlog -work axi_clock_converter_v2_1_12  -v2k5 "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" \
"../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/80fd/hdl/axi_clock_converter_v2_1_vl_rfs.v" \

vlog -work axi_dwidth_converter_v2_1_13  -v2k5 "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" \
"../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vl_rfs.v" \

vlog -work xil_defaultlib  -v2k5 "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/7e3a/hdl" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/9c7f" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/39ca/hdl/verilog" "+incdir+../../../../pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/f80f/hdl/verilog" \
"../../../bd/block_design/ip/block_design_auto_ds_0/sim/block_design_auto_ds_0.v" \
"../../../bd/block_design/ip/block_design_auto_cc_0/sim/block_design_auto_cc_0.v" \
"../../../bd/block_design/ip/block_design_auto_us_4/sim/block_design_auto_us_4.v" \
"../../../bd/block_design/ip/block_design_auto_us_3/sim/block_design_auto_us_3.v" \
"../../../bd/block_design/ip/block_design_auto_us_2/sim/block_design_auto_us_2.v" \
"../../../bd/block_design/ip/block_design_auto_us_1/sim/block_design_auto_us_1.v" \
"../../../bd/block_design/ip/block_design_auto_us_0/sim/block_design_auto_us_0.v" \
"../../../bd/block_design/hdl/block_design.v" \

vlog -work xil_defaultlib \
"glbl.v"

