 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 100
        -max_paths 100
Design : s9234
Version: F-2011.09-SP4
Date   : Mon Apr 11 21:47:22 2016
****************************************

Operating Conditions: WORST   Library: saed90nm_max
Wire Load Model Mode: enclosed

  Startpoint: DFF_45/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_106/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_45/Q_reg/CLK (DFFX1)                 0.00       0.55 r
  DFF_45/Q_reg/Q (DFFX1)                   0.67       1.22 f
  DFF_45/Q (dff_165)                       0.00       1.22 f
  U734/Q (AND2X1)                          1.40       2.63 f
  U1285/QN (NAND2X0)                       0.45       3.08 r
  U1067/QN (NOR2X0)                        0.32       3.40 f
  U1081/QN (NAND2X1)                       0.33       3.73 r
  U1269/Q (AND2X1)                         0.94       4.67 r
  U1318/Z (NBUFFX2)                        0.72       5.39 r
  U1719/QN (NOR2X0)                        0.99       6.39 f
  U1104/Q (XOR2X1)                         0.44       6.82 r
  U539/Q (AO21X1)                          0.30       7.12 r
  DFF_106/D (dff_104)                      0.00       7.12 r
  DFF_106/Q_reg/D (DFFX1)                  0.05       7.16 r
  data arrival time                                   7.16

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_106/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.16
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: DFF_45/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_206/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_45/Q_reg/CLK (DFFX1)                 0.00       0.55 r
  DFF_45/Q_reg/Q (DFFX1)                   0.67       1.22 f
  DFF_45/Q (dff_165)                       0.00       1.22 f
  U734/Q (AND2X1)                          1.40       2.63 f
  U1285/QN (NAND2X0)                       0.45       3.08 r
  U1067/QN (NOR2X0)                        0.32       3.40 f
  U1081/QN (NAND2X1)                       0.33       3.73 r
  U1269/Q (AND2X1)                         0.94       4.67 r
  U1318/Z (NBUFFX2)                        0.72       5.39 r
  U1718/QN (NOR2X0)                        0.99       6.39 f
  U1079/Q (XOR2X1)                         0.44       6.82 r
  U546/Q (AO21X1)                          0.30       7.12 r
  DFF_206/D (dff_4)                        0.00       7.12 r
  DFF_206/Q_reg/D (DFFX1)                  0.05       7.16 r
  data arrival time                                   7.16

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_206/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.16
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: g98 (input port clocked by CK)
  Endpoint: DFF_203/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     1.20       1.75 r
  g98 (in)                                 0.01       1.76 r
  U1028/Z (NBUFFX2)                        0.18       1.94 r
  U1152/Z (NBUFFX2)                        0.33       2.27 r
  U1017/Q (OR2X1)                          0.42       2.69 r
  U806/Q (AND2X1)                          0.38       3.07 r
  U1140/QN (NAND2X0)                       0.29       3.36 f
  U1142/QN (NAND2X1)                       0.16       3.52 r
  U1059/QN (NAND2X0)                       0.58       4.11 f
  U1309/QN (NOR2X0)                        0.34       4.44 r
  U654/QN (NAND3X0)                        0.19       4.63 f
  U653/Q (OA22X1)                          0.44       5.07 f
  U1191/Q (OR2X1)                          0.44       5.50 f
  U1131/QN (NAND2X0)                       0.24       5.74 r
  U1204/Q (AND4X1)                         0.36       6.10 r
  U1018/ZN (INVX0)                         0.29       6.40 f
  U1019/ZN (INVX0)                         0.31       6.71 r
  U631/Q (AO21X1)                          0.41       7.12 r
  DFF_203/D (dff_7)                        0.00       7.12 r
  DFF_203/Q_reg/D (DFFX1)                  0.05       7.16 r
  data arrival time                                   7.16

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_203/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.16
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: DFF_123/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: g6284 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_87             ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_123/Q_reg/CLK (DFFX2)                0.00       0.55 r
  DFF_123/Q_reg/QN (DFFX2)                 0.45       1.00 r
  DFF_123/U3/ZN (INVX1)                    0.15       1.14 f
  DFF_123/Q (dff_87)                       0.00       1.14 f
  U1211/Q (XOR2X1)                         0.60       1.75 r
  U1210/Q (XNOR3X1)                        0.39       2.14 f
  U1034/Q (XNOR3X1)                        0.41       2.55 f
  U1310/Q (XNOR2X2)                        0.60       3.15 r
  U872/Z (NBUFFX2)                         0.34       3.49 r
  U1199/Q (OA21X1)                         0.42       3.91 r
  U1127/Q (AND4X1)                         0.47       4.38 r
  U1369/Z (NBUFFX2)                        0.66       5.04 r
  U1394/QN (NAND2X0)                       0.73       5.77 f
  g6284 (out)                              0.48       6.25 f
  data arrival time                                   6.25

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  output external delay                   -1.20       6.25
  data required time                                  6.25
  -----------------------------------------------------------
  data required time                                  6.25
  data arrival time                                  -6.25
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: DFF_123/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: g6360 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_87             ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_123/Q_reg/CLK (DFFX2)                0.00       0.55 r
  DFF_123/Q_reg/QN (DFFX2)                 0.45       1.00 r
  DFF_123/U3/ZN (INVX1)                    0.15       1.14 f
  DFF_123/Q (dff_87)                       0.00       1.14 f
  U1211/Q (XOR2X1)                         0.60       1.75 r
  U1210/Q (XNOR3X1)                        0.39       2.14 f
  U1034/Q (XNOR3X1)                        0.41       2.55 f
  U1310/Q (XNOR2X2)                        0.60       3.15 r
  U872/Z (NBUFFX2)                         0.34       3.49 r
  U1199/Q (OA21X1)                         0.42       3.91 r
  U1127/Q (AND4X1)                         0.47       4.38 r
  U1369/Z (NBUFFX2)                        0.66       5.04 r
  U1666/QN (NAND2X0)                       0.73       5.77 f
  g6360 (out)                              0.48       6.25 f
  data arrival time                                   6.25

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  output external delay                   -1.20       6.25
  data required time                                  6.25
  -----------------------------------------------------------
  data required time                                  6.25
  data arrival time                                  -6.25
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: DFF_123/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: g6362 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_87             ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_123/Q_reg/CLK (DFFX2)                0.00       0.55 r
  DFF_123/Q_reg/QN (DFFX2)                 0.45       1.00 r
  DFF_123/U3/ZN (INVX1)                    0.15       1.14 f
  DFF_123/Q (dff_87)                       0.00       1.14 f
  U1211/Q (XOR2X1)                         0.60       1.75 r
  U1210/Q (XNOR3X1)                        0.39       2.14 f
  U1034/Q (XNOR3X1)                        0.41       2.55 f
  U1310/Q (XNOR2X2)                        0.60       3.15 r
  U872/Z (NBUFFX2)                         0.34       3.49 r
  U1199/Q (OA21X1)                         0.42       3.91 r
  U1127/Q (AND4X1)                         0.47       4.38 r
  U1366/Z (NBUFFX2)                        0.66       5.04 r
  U1489/QN (NAND2X0)                       0.73       5.77 f
  g6362 (out)                              0.48       6.25 f
  data arrival time                                   6.25

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  output external delay                   -1.20       6.25
  data required time                                  6.25
  -----------------------------------------------------------
  data required time                                  6.25
  data arrival time                                  -6.25
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: DFF_123/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: g6364 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_87             ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_123/Q_reg/CLK (DFFX2)                0.00       0.55 r
  DFF_123/Q_reg/QN (DFFX2)                 0.45       1.00 r
  DFF_123/U3/ZN (INVX1)                    0.15       1.14 f
  DFF_123/Q (dff_87)                       0.00       1.14 f
  U1211/Q (XOR2X1)                         0.60       1.75 r
  U1210/Q (XNOR3X1)                        0.39       2.14 f
  U1034/Q (XNOR3X1)                        0.41       2.55 f
  U1310/Q (XNOR2X2)                        0.60       3.15 r
  U872/Z (NBUFFX2)                         0.34       3.49 r
  U1199/Q (OA21X1)                         0.42       3.91 r
  U1127/Q (AND4X1)                         0.47       4.38 r
  U1366/Z (NBUFFX2)                        0.66       5.04 r
  U1493/QN (NAND2X0)                       0.73       5.77 f
  g6364 (out)                              0.48       6.25 f
  data arrival time                                   6.25

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  output external delay                   -1.20       6.25
  data required time                                  6.25
  -----------------------------------------------------------
  data required time                                  6.25
  data arrival time                                  -6.25
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: DFF_123/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: g6366 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_87             ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_123/Q_reg/CLK (DFFX2)                0.00       0.55 r
  DFF_123/Q_reg/QN (DFFX2)                 0.45       1.00 r
  DFF_123/U3/ZN (INVX1)                    0.15       1.14 f
  DFF_123/Q (dff_87)                       0.00       1.14 f
  U1211/Q (XOR2X1)                         0.60       1.75 r
  U1210/Q (XNOR3X1)                        0.39       2.14 f
  U1034/Q (XNOR3X1)                        0.41       2.55 f
  U1310/Q (XNOR2X2)                        0.60       3.15 r
  U872/Z (NBUFFX2)                         0.34       3.49 r
  U1199/Q (OA21X1)                         0.42       3.91 r
  U1127/Q (AND4X1)                         0.47       4.38 r
  U1368/Z (NBUFFX2)                        0.66       5.04 r
  U1691/QN (NAND2X0)                       0.73       5.77 f
  g6366 (out)                              0.48       6.25 f
  data arrival time                                   6.25

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  output external delay                   -1.20       6.25
  data required time                                  6.25
  -----------------------------------------------------------
  data required time                                  6.25
  data arrival time                                  -6.25
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: DFF_123/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: g6368 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_87             ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_123/Q_reg/CLK (DFFX2)                0.00       0.55 r
  DFF_123/Q_reg/QN (DFFX2)                 0.45       1.00 r
  DFF_123/U3/ZN (INVX1)                    0.15       1.14 f
  DFF_123/Q (dff_87)                       0.00       1.14 f
  U1211/Q (XOR2X1)                         0.60       1.75 r
  U1210/Q (XNOR3X1)                        0.39       2.14 f
  U1034/Q (XNOR3X1)                        0.41       2.55 f
  U1310/Q (XNOR2X2)                        0.60       3.15 r
  U872/Z (NBUFFX2)                         0.34       3.49 r
  U1199/Q (OA21X1)                         0.42       3.91 r
  U1127/Q (AND4X1)                         0.47       4.38 r
  U1368/Z (NBUFFX2)                        0.66       5.04 r
  U1491/QN (NAND2X0)                       0.73       5.77 f
  g6368 (out)                              0.48       6.25 f
  data arrival time                                   6.25

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  output external delay                   -1.20       6.25
  data required time                                  6.25
  -----------------------------------------------------------
  data required time                                  6.25
  data arrival time                                  -6.25
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: DFF_123/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: g6370 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_87             ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_123/Q_reg/CLK (DFFX2)                0.00       0.55 r
  DFF_123/Q_reg/QN (DFFX2)                 0.45       1.00 r
  DFF_123/U3/ZN (INVX1)                    0.15       1.14 f
  DFF_123/Q (dff_87)                       0.00       1.14 f
  U1211/Q (XOR2X1)                         0.60       1.75 r
  U1210/Q (XNOR3X1)                        0.39       2.14 f
  U1034/Q (XNOR3X1)                        0.41       2.55 f
  U1310/Q (XNOR2X2)                        0.60       3.15 r
  U872/Z (NBUFFX2)                         0.34       3.49 r
  U1199/Q (OA21X1)                         0.42       3.91 r
  U1127/Q (AND4X1)                         0.47       4.38 r
  U1369/Z (NBUFFX2)                        0.66       5.04 r
  U1672/QN (NAND2X0)                       0.73       5.77 f
  g6370 (out)                              0.48       6.25 f
  data arrival time                                   6.25

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  output external delay                   -1.20       6.25
  data required time                                  6.25
  -----------------------------------------------------------
  data required time                                  6.25
  data arrival time                                  -6.25
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: DFF_123/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: g6372 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_87             ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_123/Q_reg/CLK (DFFX2)                0.00       0.55 r
  DFF_123/Q_reg/QN (DFFX2)                 0.45       1.00 r
  DFF_123/U3/ZN (INVX1)                    0.15       1.14 f
  DFF_123/Q (dff_87)                       0.00       1.14 f
  U1211/Q (XOR2X1)                         0.60       1.75 r
  U1210/Q (XNOR3X1)                        0.39       2.14 f
  U1034/Q (XNOR3X1)                        0.41       2.55 f
  U1310/Q (XNOR2X2)                        0.60       3.15 r
  U872/Z (NBUFFX2)                         0.34       3.49 r
  U1199/Q (OA21X1)                         0.42       3.91 r
  U1127/Q (AND4X1)                         0.47       4.38 r
  U1366/Z (NBUFFX2)                        0.66       5.04 r
  U1664/QN (NAND2X0)                       0.73       5.77 f
  g6372 (out)                              0.48       6.25 f
  data arrival time                                   6.25

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  output external delay                   -1.20       6.25
  data required time                                  6.25
  -----------------------------------------------------------
  data required time                                  6.25
  data arrival time                                  -6.25
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: DFF_123/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: g6374 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_87             ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_123/Q_reg/CLK (DFFX2)                0.00       0.55 r
  DFF_123/Q_reg/QN (DFFX2)                 0.45       1.00 r
  DFF_123/U3/ZN (INVX1)                    0.15       1.14 f
  DFF_123/Q (dff_87)                       0.00       1.14 f
  U1211/Q (XOR2X1)                         0.60       1.75 r
  U1210/Q (XNOR3X1)                        0.39       2.14 f
  U1034/Q (XNOR3X1)                        0.41       2.55 f
  U1310/Q (XNOR2X2)                        0.60       3.15 r
  U872/Z (NBUFFX2)                         0.34       3.49 r
  U1199/Q (OA21X1)                         0.42       3.91 r
  U1127/Q (AND4X1)                         0.47       4.38 r
  U1368/Z (NBUFFX2)                        0.66       5.04 r
  U1665/QN (NAND2X0)                       0.73       5.77 f
  g6374 (out)                              0.48       6.25 f
  data arrival time                                   6.25

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  output external delay                   -1.20       6.25
  data required time                                  6.25
  -----------------------------------------------------------
  data required time                                  6.25
  data arrival time                                  -6.25
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: DFF_169/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_44/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_169/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_169/Q_reg/Q (DFFX1)                  0.59       1.14 r
  DFF_169/Q (dff_41)                       0.00       1.14 r
  U1278/ZN (INVX0)                         0.28       1.42 f
  U531/Q (AND2X1)                          0.63       2.05 f
  U526/Q (AO21X1)                          0.61       2.66 f
  U525/QN (NAND4X0)                        0.16       2.82 r
  U1722/ZN (INVX0)                         0.32       3.14 f
  U1105/Q (AND3X1)                         0.58       3.72 f
  U834/QN (NAND3X0)                        0.59       4.30 r
  U1194/Q (AND3X1)                         1.00       5.30 r
  U867/QN (NAND2X1)                        0.17       5.47 f
  U876/QN (NOR2X0)                         0.18       5.65 r
  U864/QN (NAND2X1)                        0.33       5.97 f
  U1277/ZN (INVX0)                         0.28       6.25 r
  U1434/Q (AO21X1)                         0.39       6.64 r
  U499/QN (AOI221X1)                       0.33       6.96 f
  U1229/QN (NAND3X0)                       0.13       7.10 r
  DFF_44/D (dff_166)                       0.00       7.10 r
  DFF_44/Q_reg/D (DFFX1)                   0.05       7.15 r
  data arrival time                                   7.15

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_44/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.30       7.15
  data required time                                  7.15
  -----------------------------------------------------------
  data required time                                  7.15
  data arrival time                                  -7.15
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: DFF_127/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: g6284 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_83             ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_127/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_127/Q_reg/QN (DFFX1)                 0.46       1.01 r
  DFF_127/U3/ZN (INVX0)                    0.15       1.17 f
  DFF_127/Q (dff_83)                       0.00       1.17 f
  U1036/Q (XNOR2X1)                        0.63       1.80 r
  U1034/Q (XNOR3X1)                        0.74       2.54 r
  U1310/Q (XNOR2X2)                        0.61       3.15 r
  U872/Z (NBUFFX2)                         0.34       3.49 r
  U1199/Q (OA21X1)                         0.42       3.91 r
  U1127/Q (AND4X1)                         0.47       4.38 r
  U1369/Z (NBUFFX2)                        0.66       5.04 r
  U1394/QN (NAND2X0)                       0.73       5.77 f
  g6284 (out)                              0.48       6.25 f
  data arrival time                                   6.25

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  output external delay                   -1.20       6.25
  data required time                                  6.25
  -----------------------------------------------------------
  data required time                                  6.25
  data arrival time                                  -6.25
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: DFF_127/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: g6360 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_83             ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_127/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_127/Q_reg/QN (DFFX1)                 0.46       1.01 r
  DFF_127/U3/ZN (INVX0)                    0.15       1.17 f
  DFF_127/Q (dff_83)                       0.00       1.17 f
  U1036/Q (XNOR2X1)                        0.63       1.80 r
  U1034/Q (XNOR3X1)                        0.74       2.54 r
  U1310/Q (XNOR2X2)                        0.61       3.15 r
  U872/Z (NBUFFX2)                         0.34       3.49 r
  U1199/Q (OA21X1)                         0.42       3.91 r
  U1127/Q (AND4X1)                         0.47       4.38 r
  U1369/Z (NBUFFX2)                        0.66       5.04 r
  U1666/QN (NAND2X0)                       0.73       5.77 f
  g6360 (out)                              0.48       6.25 f
  data arrival time                                   6.25

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  output external delay                   -1.20       6.25
  data required time                                  6.25
  -----------------------------------------------------------
  data required time                                  6.25
  data arrival time                                  -6.25
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: DFF_127/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: g6362 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_83             ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_127/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_127/Q_reg/QN (DFFX1)                 0.46       1.01 r
  DFF_127/U3/ZN (INVX0)                    0.15       1.17 f
  DFF_127/Q (dff_83)                       0.00       1.17 f
  U1036/Q (XNOR2X1)                        0.63       1.80 r
  U1034/Q (XNOR3X1)                        0.74       2.54 r
  U1310/Q (XNOR2X2)                        0.61       3.15 r
  U872/Z (NBUFFX2)                         0.34       3.49 r
  U1199/Q (OA21X1)                         0.42       3.91 r
  U1127/Q (AND4X1)                         0.47       4.38 r
  U1366/Z (NBUFFX2)                        0.66       5.04 r
  U1489/QN (NAND2X0)                       0.73       5.77 f
  g6362 (out)                              0.48       6.25 f
  data arrival time                                   6.25

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  output external delay                   -1.20       6.25
  data required time                                  6.25
  -----------------------------------------------------------
  data required time                                  6.25
  data arrival time                                  -6.25
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: DFF_127/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: g6364 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_83             ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_127/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_127/Q_reg/QN (DFFX1)                 0.46       1.01 r
  DFF_127/U3/ZN (INVX0)                    0.15       1.17 f
  DFF_127/Q (dff_83)                       0.00       1.17 f
  U1036/Q (XNOR2X1)                        0.63       1.80 r
  U1034/Q (XNOR3X1)                        0.74       2.54 r
  U1310/Q (XNOR2X2)                        0.61       3.15 r
  U872/Z (NBUFFX2)                         0.34       3.49 r
  U1199/Q (OA21X1)                         0.42       3.91 r
  U1127/Q (AND4X1)                         0.47       4.38 r
  U1366/Z (NBUFFX2)                        0.66       5.04 r
  U1493/QN (NAND2X0)                       0.73       5.77 f
  g6364 (out)                              0.48       6.25 f
  data arrival time                                   6.25

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  output external delay                   -1.20       6.25
  data required time                                  6.25
  -----------------------------------------------------------
  data required time                                  6.25
  data arrival time                                  -6.25
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: DFF_127/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: g6366 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_83             ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_127/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_127/Q_reg/QN (DFFX1)                 0.46       1.01 r
  DFF_127/U3/ZN (INVX0)                    0.15       1.17 f
  DFF_127/Q (dff_83)                       0.00       1.17 f
  U1036/Q (XNOR2X1)                        0.63       1.80 r
  U1034/Q (XNOR3X1)                        0.74       2.54 r
  U1310/Q (XNOR2X2)                        0.61       3.15 r
  U872/Z (NBUFFX2)                         0.34       3.49 r
  U1199/Q (OA21X1)                         0.42       3.91 r
  U1127/Q (AND4X1)                         0.47       4.38 r
  U1368/Z (NBUFFX2)                        0.66       5.04 r
  U1691/QN (NAND2X0)                       0.73       5.77 f
  g6366 (out)                              0.48       6.25 f
  data arrival time                                   6.25

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  output external delay                   -1.20       6.25
  data required time                                  6.25
  -----------------------------------------------------------
  data required time                                  6.25
  data arrival time                                  -6.25
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: DFF_127/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: g6368 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_83             ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_127/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_127/Q_reg/QN (DFFX1)                 0.46       1.01 r
  DFF_127/U3/ZN (INVX0)                    0.15       1.17 f
  DFF_127/Q (dff_83)                       0.00       1.17 f
  U1036/Q (XNOR2X1)                        0.63       1.80 r
  U1034/Q (XNOR3X1)                        0.74       2.54 r
  U1310/Q (XNOR2X2)                        0.61       3.15 r
  U872/Z (NBUFFX2)                         0.34       3.49 r
  U1199/Q (OA21X1)                         0.42       3.91 r
  U1127/Q (AND4X1)                         0.47       4.38 r
  U1368/Z (NBUFFX2)                        0.66       5.04 r
  U1491/QN (NAND2X0)                       0.73       5.77 f
  g6368 (out)                              0.48       6.25 f
  data arrival time                                   6.25

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  output external delay                   -1.20       6.25
  data required time                                  6.25
  -----------------------------------------------------------
  data required time                                  6.25
  data arrival time                                  -6.25
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: DFF_127/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: g6370 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_83             ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_127/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_127/Q_reg/QN (DFFX1)                 0.46       1.01 r
  DFF_127/U3/ZN (INVX0)                    0.15       1.17 f
  DFF_127/Q (dff_83)                       0.00       1.17 f
  U1036/Q (XNOR2X1)                        0.63       1.80 r
  U1034/Q (XNOR3X1)                        0.74       2.54 r
  U1310/Q (XNOR2X2)                        0.61       3.15 r
  U872/Z (NBUFFX2)                         0.34       3.49 r
  U1199/Q (OA21X1)                         0.42       3.91 r
  U1127/Q (AND4X1)                         0.47       4.38 r
  U1369/Z (NBUFFX2)                        0.66       5.04 r
  U1672/QN (NAND2X0)                       0.73       5.77 f
  g6370 (out)                              0.48       6.25 f
  data arrival time                                   6.25

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  output external delay                   -1.20       6.25
  data required time                                  6.25
  -----------------------------------------------------------
  data required time                                  6.25
  data arrival time                                  -6.25
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: DFF_127/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: g6372 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_83             ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_127/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_127/Q_reg/QN (DFFX1)                 0.46       1.01 r
  DFF_127/U3/ZN (INVX0)                    0.15       1.17 f
  DFF_127/Q (dff_83)                       0.00       1.17 f
  U1036/Q (XNOR2X1)                        0.63       1.80 r
  U1034/Q (XNOR3X1)                        0.74       2.54 r
  U1310/Q (XNOR2X2)                        0.61       3.15 r
  U872/Z (NBUFFX2)                         0.34       3.49 r
  U1199/Q (OA21X1)                         0.42       3.91 r
  U1127/Q (AND4X1)                         0.47       4.38 r
  U1366/Z (NBUFFX2)                        0.66       5.04 r
  U1664/QN (NAND2X0)                       0.73       5.77 f
  g6372 (out)                              0.48       6.25 f
  data arrival time                                   6.25

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  output external delay                   -1.20       6.25
  data required time                                  6.25
  -----------------------------------------------------------
  data required time                                  6.25
  data arrival time                                  -6.25
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: DFF_127/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: g6374 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_83             ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_127/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_127/Q_reg/QN (DFFX1)                 0.46       1.01 r
  DFF_127/U3/ZN (INVX0)                    0.15       1.17 f
  DFF_127/Q (dff_83)                       0.00       1.17 f
  U1036/Q (XNOR2X1)                        0.63       1.80 r
  U1034/Q (XNOR3X1)                        0.74       2.54 r
  U1310/Q (XNOR2X2)                        0.61       3.15 r
  U872/Z (NBUFFX2)                         0.34       3.49 r
  U1199/Q (OA21X1)                         0.42       3.91 r
  U1127/Q (AND4X1)                         0.47       4.38 r
  U1368/Z (NBUFFX2)                        0.66       5.04 r
  U1665/QN (NAND2X0)                       0.73       5.77 f
  g6374 (out)                              0.48       6.25 f
  data arrival time                                   6.25

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  output external delay                   -1.20       6.25
  data required time                                  6.25
  -----------------------------------------------------------
  data required time                                  6.25
  data arrival time                                  -6.25
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: DFF_201/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_119/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_201/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_201/Q_reg/Q (DFFX1)                  0.65       1.20 f
  DFF_201/Q (dff_9)                        0.00       1.20 f
  U1224/Z (NBUFFX2)                        0.35       1.55 f
  U1064/QN (NAND3X1)                       1.61       3.16 r
  U1163/Q (AND2X1)                         0.22       3.38 r
  U1327/QN (NAND2X1)                       0.16       3.53 f
  U1297/QN (NAND2X1)                       0.14       3.67 r
  U1037/Q (XOR2X2)                         0.45       4.12 f
  U1245/Q (AND2X1)                         0.35       4.47 f
  U1375/QN (NAND2X0)                       0.32       4.79 r
  U1424/ZN (INVX0)                         0.29       5.08 f
  U438/Q (AO221X1)                         0.29       5.36 f
  U1175/Q (AO22X1)                         0.45       5.82 f
  U1328/Q (XNOR2X2)                        0.60       6.42 f
  U1173/QN (NAND2X1)                       0.13       6.55 r
  U386/Q (AO21X1)                          0.30       6.85 r
  U385/Q (AO22X1)                          0.26       7.11 r
  DFF_119/D (dff_91)                       0.00       7.11 r
  DFF_119/Q_reg/D (DFFX1)                  0.05       7.16 r
  data arrival time                                   7.16

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_119/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.16
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: DFF_123/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_186/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_87             ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_123/Q_reg/CLK (DFFX2)                0.00       0.55 r
  DFF_123/Q_reg/QN (DFFX2)                 0.45       1.00 r
  DFF_123/U3/ZN (INVX1)                    0.15       1.14 f
  DFF_123/Q (dff_87)                       0.00       1.14 f
  U1211/Q (XOR2X1)                         0.60       1.75 r
  U1210/Q (XNOR3X1)                        0.39       2.14 f
  U1034/Q (XNOR3X1)                        0.41       2.55 f
  U1310/Q (XNOR2X2)                        0.60       3.15 r
  U1198/Q (OA21X1)                         0.44       3.59 r
  U1070/Q (AND2X1)                         0.35       3.94 r
  U1134/Z (NBUFFX2)                        0.35       4.29 r
  U1350/QN (NAND3X1)                       0.63       4.92 f
  U866/QN (NAND3X0)                        0.35       5.27 r
  U878/Z (NBUFFX2)                         0.41       5.68 r
  U1183/Q (AO21X1)                         0.97       6.65 r
  U492/QN (AOI221X1)                       0.33       6.98 f
  U1172/QN (NAND2X1)                       0.13       7.11 r
  DFF_186/D (dff_24)                       0.00       7.11 r
  DFF_186/Q_reg/D (DFFX1)                  0.05       7.16 r
  data arrival time                                   7.16

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_186/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.16
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: DFF_127/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_186/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_83             ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_127/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_127/Q_reg/QN (DFFX1)                 0.46       1.01 r
  DFF_127/U3/ZN (INVX0)                    0.15       1.17 f
  DFF_127/Q (dff_83)                       0.00       1.17 f
  U1036/Q (XNOR2X1)                        0.63       1.80 r
  U1034/Q (XNOR3X1)                        0.74       2.54 r
  U1310/Q (XNOR2X2)                        0.61       3.15 r
  U1198/Q (OA21X1)                         0.44       3.59 r
  U1070/Q (AND2X1)                         0.35       3.93 r
  U1134/Z (NBUFFX2)                        0.35       4.29 r
  U1350/QN (NAND3X1)                       0.63       4.92 f
  U866/QN (NAND3X0)                        0.35       5.27 r
  U878/Z (NBUFFX2)                         0.41       5.68 r
  U1183/Q (AO21X1)                         0.97       6.65 r
  U492/QN (AOI221X1)                       0.33       6.98 f
  U1172/QN (NAND2X1)                       0.13       7.11 r
  DFF_186/D (dff_24)                       0.00       7.11 r
  DFF_186/Q_reg/D (DFFX1)                  0.05       7.16 r
  data arrival time                                   7.16

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_186/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.16
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: g306 (input port clocked by CK)
  Endpoint: DFF_155/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     1.20       1.75 r
  g306 (in)                                0.02       1.77 r
  U1478/ZN (INVX0)                         0.56       2.34 f
  U1205/Q (OR2X1)                          0.42       2.76 f
  U1291/Q (AO22X1)                         0.42       3.18 f
  U857/QN (NAND2X1)                        0.30       3.48 r
  U1041/QN (NAND2X0)                       0.62       4.10 f
  U820/QN (NOR2X1)                         0.17       4.27 r
  U569/QN (AOI22X1)                        0.52       4.79 f
  U1072/QN (OAI21X1)                       0.51       5.29 r
  U1188/Q (AND2X1)                         0.59       5.88 r
  U1697/ZN (INVX0)                         0.27       6.15 f
  U1354/ZN (INVX0)                         0.25       6.40 r
  U1133/Z (NBUFFX2)                        0.35       6.75 r
  U535/Q (AO21X1)                          0.36       7.11 r
  DFF_155/D (dff_55)                       0.00       7.11 r
  DFF_155/Q_reg/D (DFFX1)                  0.05       7.16 r
  data arrival time                                   7.16

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_155/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.16
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: g306 (input port clocked by CK)
  Endpoint: DFF_150/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     1.20       1.75 r
  g306 (in)                                0.02       1.77 r
  U1478/ZN (INVX0)                         0.56       2.34 f
  U1205/Q (OR2X1)                          0.42       2.76 f
  U1291/Q (AO22X1)                         0.42       3.18 f
  U857/QN (NAND2X1)                        0.30       3.48 r
  U1041/QN (NAND2X0)                       0.62       4.10 f
  U820/QN (NOR2X1)                         0.17       4.27 r
  U569/QN (AOI22X1)                        0.52       4.79 f
  U1072/QN (OAI21X1)                       0.51       5.29 r
  U1188/Q (AND2X1)                         0.59       5.88 r
  U1697/ZN (INVX0)                         0.27       6.15 f
  U1354/ZN (INVX0)                         0.25       6.40 r
  U1133/Z (NBUFFX2)                        0.35       6.75 r
  U553/Q (AO21X1)                          0.36       7.11 r
  DFF_150/D (dff_60)                       0.00       7.11 r
  DFF_150/Q_reg/D (DFFX1)                  0.05       7.16 r
  data arrival time                                   7.16

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_150/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.16
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_43/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_119/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_167            ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_43/Q_reg/CLK (DFFX2)                 0.00       0.55 r
  DFF_43/Q_reg/QN (DFFX2)                  0.45       1.00 f
  DFF_43/U3/ZN (INVX0)                     0.15       1.15 r
  DFF_43/Q (dff_167)                       0.00       1.15 r
  U1500/ZN (INVX0)                         0.50       1.65 f
  U1063/Q (OA22X1)                         1.46       3.11 f
  U458/Q (OA22X1)                          0.30       3.40 f
  U1327/QN (NAND2X1)                       0.14       3.54 r
  U1297/QN (NAND2X1)                       0.15       3.69 f
  U1037/Q (XOR2X2)                         0.44       4.14 r
  U1245/Q (AND2X1)                         0.36       4.49 r
  U1375/QN (NAND2X0)                       0.34       4.83 f
  U1424/ZN (INVX0)                         0.27       5.10 r
  U438/Q (AO221X1)                         0.27       5.37 r
  U1175/Q (AO22X1)                         0.44       5.81 r
  U1328/Q (XNOR2X2)                        0.60       6.41 f
  U1173/QN (NAND2X1)                       0.13       6.55 r
  U386/Q (AO21X1)                          0.30       6.84 r
  U385/Q (AO22X1)                          0.26       7.11 r
  DFF_119/D (dff_91)                       0.00       7.11 r
  DFF_119/Q_reg/D (DFFX1)                  0.05       7.16 r
  data arrival time                                   7.16

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_119/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.16
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_18/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_136/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_18/Q_reg/CLK (DFFX1)                 0.00       0.55 r
  DFF_18/Q_reg/Q (DFFX1)                   0.67       1.22 f
  DFF_18/Q (dff_192)                       0.00       1.22 f
  U1640/QN (NOR2X0)                        0.74       1.96 r
  U1650/QN (NAND2X0)                       0.59       2.55 f
  U1298/QN (NOR3X0)                        0.37       2.92 r
  U1061/Z (NBUFFX2)                        0.62       3.55 r
  U1658/QN (NAND2X0)                       0.59       4.14 f
  U1000/Q (AND2X1)                         0.75       4.89 f
  U1628/ZN (INVX0)                         0.29       5.18 r
  U1030/QN (OAI221X1)                      1.14       6.32 f
  U1270/Q (XNOR2X1)                        0.42       6.74 f
  U1021/QN (OAI21X1)                       0.38       7.13 r
  DFF_136/D (dff_74)                       0.00       7.13 r
  DFF_136/Q_reg/D (DFFX1)                  0.05       7.17 r
  data arrival time                                   7.17

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_136/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.27       7.18
  data required time                                  7.18
  -----------------------------------------------------------
  data required time                                  7.18
  data arrival time                                  -7.17
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_178/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_202/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_178/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_178/Q_reg/Q (DFFX1)                  0.67       1.22 f
  DFF_178/Q (dff_32)                       0.00       1.22 f
  U1333/ZN (INVX0)                         0.85       2.06 r
  U883/QN (NOR2X0)                         0.36       2.42 f
  U861/QN (NAND2X0)                        0.33       2.75 r
  U1606/QN (NOR2X0)                        0.65       3.41 f
  U1427/QN (NAND2X0)                       0.30       3.71 r
  U1378/ZN (INVX0)                         0.30       4.01 f
  U448/QN (AOI21X1)                        0.81       4.82 r
  U444/Q (AO221X1)                         1.03       5.85 r
  U1376/QN (NAND2X0)                       0.19       6.04 f
  U361/Q (AO221X1)                         0.61       6.65 f
  U1169/QN (NAND2X1)                       0.14       6.78 r
  U345/Q (AO22X1)                          0.32       7.11 r
  DFF_202/D (dff_8)                        0.00       7.11 r
  DFF_202/Q_reg/D (DFFX1)                  0.05       7.16 r
  data arrival time                                   7.16

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_202/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.16
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_128/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: g6284 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_128/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_128/Q_reg/Q (DFFX1)                  0.65       1.20 f
  DFF_128/Q (dff_82)                       0.00       1.20 f
  U1035/Q (XOR2X1)                         0.61       1.82 r
  U1034/Q (XNOR3X1)                        0.72       2.54 r
  U1310/Q (XNOR2X2)                        0.61       3.14 r
  U872/Z (NBUFFX2)                         0.34       3.48 r
  U1199/Q (OA21X1)                         0.42       3.90 r
  U1127/Q (AND4X1)                         0.47       4.37 r
  U1369/Z (NBUFFX2)                        0.66       5.03 r
  U1394/QN (NAND2X0)                       0.73       5.76 f
  g6284 (out)                              0.48       6.24 f
  data arrival time                                   6.24

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  output external delay                   -1.20       6.25
  data required time                                  6.25
  -----------------------------------------------------------
  data required time                                  6.25
  data arrival time                                  -6.24
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_128/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: g6360 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_128/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_128/Q_reg/Q (DFFX1)                  0.65       1.20 f
  DFF_128/Q (dff_82)                       0.00       1.20 f
  U1035/Q (XOR2X1)                         0.61       1.82 r
  U1034/Q (XNOR3X1)                        0.72       2.54 r
  U1310/Q (XNOR2X2)                        0.61       3.14 r
  U872/Z (NBUFFX2)                         0.34       3.48 r
  U1199/Q (OA21X1)                         0.42       3.90 r
  U1127/Q (AND4X1)                         0.47       4.37 r
  U1369/Z (NBUFFX2)                        0.66       5.03 r
  U1666/QN (NAND2X0)                       0.73       5.76 f
  g6360 (out)                              0.48       6.24 f
  data arrival time                                   6.24

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  output external delay                   -1.20       6.25
  data required time                                  6.25
  -----------------------------------------------------------
  data required time                                  6.25
  data arrival time                                  -6.24
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_128/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: g6362 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_128/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_128/Q_reg/Q (DFFX1)                  0.65       1.20 f
  DFF_128/Q (dff_82)                       0.00       1.20 f
  U1035/Q (XOR2X1)                         0.61       1.82 r
  U1034/Q (XNOR3X1)                        0.72       2.54 r
  U1310/Q (XNOR2X2)                        0.61       3.14 r
  U872/Z (NBUFFX2)                         0.34       3.48 r
  U1199/Q (OA21X1)                         0.42       3.90 r
  U1127/Q (AND4X1)                         0.47       4.37 r
  U1366/Z (NBUFFX2)                        0.66       5.03 r
  U1489/QN (NAND2X0)                       0.73       5.76 f
  g6362 (out)                              0.48       6.24 f
  data arrival time                                   6.24

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  output external delay                   -1.20       6.25
  data required time                                  6.25
  -----------------------------------------------------------
  data required time                                  6.25
  data arrival time                                  -6.24
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_128/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: g6364 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_128/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_128/Q_reg/Q (DFFX1)                  0.65       1.20 f
  DFF_128/Q (dff_82)                       0.00       1.20 f
  U1035/Q (XOR2X1)                         0.61       1.82 r
  U1034/Q (XNOR3X1)                        0.72       2.54 r
  U1310/Q (XNOR2X2)                        0.61       3.14 r
  U872/Z (NBUFFX2)                         0.34       3.48 r
  U1199/Q (OA21X1)                         0.42       3.90 r
  U1127/Q (AND4X1)                         0.47       4.37 r
  U1366/Z (NBUFFX2)                        0.66       5.03 r
  U1493/QN (NAND2X0)                       0.73       5.76 f
  g6364 (out)                              0.48       6.24 f
  data arrival time                                   6.24

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  output external delay                   -1.20       6.25
  data required time                                  6.25
  -----------------------------------------------------------
  data required time                                  6.25
  data arrival time                                  -6.24
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_128/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: g6366 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_128/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_128/Q_reg/Q (DFFX1)                  0.65       1.20 f
  DFF_128/Q (dff_82)                       0.00       1.20 f
  U1035/Q (XOR2X1)                         0.61       1.82 r
  U1034/Q (XNOR3X1)                        0.72       2.54 r
  U1310/Q (XNOR2X2)                        0.61       3.14 r
  U872/Z (NBUFFX2)                         0.34       3.48 r
  U1199/Q (OA21X1)                         0.42       3.90 r
  U1127/Q (AND4X1)                         0.47       4.37 r
  U1368/Z (NBUFFX2)                        0.66       5.03 r
  U1691/QN (NAND2X0)                       0.73       5.76 f
  g6366 (out)                              0.48       6.24 f
  data arrival time                                   6.24

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  output external delay                   -1.20       6.25
  data required time                                  6.25
  -----------------------------------------------------------
  data required time                                  6.25
  data arrival time                                  -6.24
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_128/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: g6368 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_128/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_128/Q_reg/Q (DFFX1)                  0.65       1.20 f
  DFF_128/Q (dff_82)                       0.00       1.20 f
  U1035/Q (XOR2X1)                         0.61       1.82 r
  U1034/Q (XNOR3X1)                        0.72       2.54 r
  U1310/Q (XNOR2X2)                        0.61       3.14 r
  U872/Z (NBUFFX2)                         0.34       3.48 r
  U1199/Q (OA21X1)                         0.42       3.90 r
  U1127/Q (AND4X1)                         0.47       4.37 r
  U1368/Z (NBUFFX2)                        0.66       5.03 r
  U1491/QN (NAND2X0)                       0.73       5.76 f
  g6368 (out)                              0.48       6.24 f
  data arrival time                                   6.24

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  output external delay                   -1.20       6.25
  data required time                                  6.25
  -----------------------------------------------------------
  data required time                                  6.25
  data arrival time                                  -6.24
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_128/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: g6370 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_128/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_128/Q_reg/Q (DFFX1)                  0.65       1.20 f
  DFF_128/Q (dff_82)                       0.00       1.20 f
  U1035/Q (XOR2X1)                         0.61       1.82 r
  U1034/Q (XNOR3X1)                        0.72       2.54 r
  U1310/Q (XNOR2X2)                        0.61       3.14 r
  U872/Z (NBUFFX2)                         0.34       3.48 r
  U1199/Q (OA21X1)                         0.42       3.90 r
  U1127/Q (AND4X1)                         0.47       4.37 r
  U1369/Z (NBUFFX2)                        0.66       5.03 r
  U1672/QN (NAND2X0)                       0.73       5.76 f
  g6370 (out)                              0.48       6.24 f
  data arrival time                                   6.24

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  output external delay                   -1.20       6.25
  data required time                                  6.25
  -----------------------------------------------------------
  data required time                                  6.25
  data arrival time                                  -6.24
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_128/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: g6372 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_128/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_128/Q_reg/Q (DFFX1)                  0.65       1.20 f
  DFF_128/Q (dff_82)                       0.00       1.20 f
  U1035/Q (XOR2X1)                         0.61       1.82 r
  U1034/Q (XNOR3X1)                        0.72       2.54 r
  U1310/Q (XNOR2X2)                        0.61       3.14 r
  U872/Z (NBUFFX2)                         0.34       3.48 r
  U1199/Q (OA21X1)                         0.42       3.90 r
  U1127/Q (AND4X1)                         0.47       4.37 r
  U1366/Z (NBUFFX2)                        0.66       5.03 r
  U1664/QN (NAND2X0)                       0.73       5.76 f
  g6372 (out)                              0.48       6.24 f
  data arrival time                                   6.24

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  output external delay                   -1.20       6.25
  data required time                                  6.25
  -----------------------------------------------------------
  data required time                                  6.25
  data arrival time                                  -6.24
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_128/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: g6374 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_128/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_128/Q_reg/Q (DFFX1)                  0.65       1.20 f
  DFF_128/Q (dff_82)                       0.00       1.20 f
  U1035/Q (XOR2X1)                         0.61       1.82 r
  U1034/Q (XNOR3X1)                        0.72       2.54 r
  U1310/Q (XNOR2X2)                        0.61       3.14 r
  U872/Z (NBUFFX2)                         0.34       3.48 r
  U1199/Q (OA21X1)                         0.42       3.90 r
  U1127/Q (AND4X1)                         0.47       4.37 r
  U1368/Z (NBUFFX2)                        0.66       5.03 r
  U1665/QN (NAND2X0)                       0.73       5.76 f
  g6374 (out)                              0.48       6.24 f
  data arrival time                                   6.24

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  output external delay                   -1.20       6.25
  data required time                                  6.25
  -----------------------------------------------------------
  data required time                                  6.25
  data arrival time                                  -6.24
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_98/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: g6284 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_112            ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_98/Q_reg/CLK (DFFX2)                 0.00       0.55 r
  DFF_98/Q_reg/QN (DFFX2)                  0.45       1.00 f
  DFF_98/U3/ZN (INVX0)                     0.15       1.15 r
  DFF_98/Q (dff_112)                       0.00       1.15 r
  U1211/Q (XOR2X1)                         0.59       1.74 f
  U1210/Q (XNOR3X1)                        0.39       2.13 f
  U1034/Q (XNOR3X1)                        0.41       2.54 f
  U1310/Q (XNOR2X2)                        0.60       3.14 r
  U872/Z (NBUFFX2)                         0.34       3.48 r
  U1199/Q (OA21X1)                         0.42       3.90 r
  U1127/Q (AND4X1)                         0.47       4.37 r
  U1369/Z (NBUFFX2)                        0.66       5.03 r
  U1394/QN (NAND2X0)                       0.73       5.76 f
  g6284 (out)                              0.48       6.24 f
  data arrival time                                   6.24

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  output external delay                   -1.20       6.25
  data required time                                  6.25
  -----------------------------------------------------------
  data required time                                  6.25
  data arrival time                                  -6.24
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_98/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: g6360 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_112            ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_98/Q_reg/CLK (DFFX2)                 0.00       0.55 r
  DFF_98/Q_reg/QN (DFFX2)                  0.45       1.00 f
  DFF_98/U3/ZN (INVX0)                     0.15       1.15 r
  DFF_98/Q (dff_112)                       0.00       1.15 r
  U1211/Q (XOR2X1)                         0.59       1.74 f
  U1210/Q (XNOR3X1)                        0.39       2.13 f
  U1034/Q (XNOR3X1)                        0.41       2.54 f
  U1310/Q (XNOR2X2)                        0.60       3.14 r
  U872/Z (NBUFFX2)                         0.34       3.48 r
  U1199/Q (OA21X1)                         0.42       3.90 r
  U1127/Q (AND4X1)                         0.47       4.37 r
  U1369/Z (NBUFFX2)                        0.66       5.03 r
  U1666/QN (NAND2X0)                       0.73       5.76 f
  g6360 (out)                              0.48       6.24 f
  data arrival time                                   6.24

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  output external delay                   -1.20       6.25
  data required time                                  6.25
  -----------------------------------------------------------
  data required time                                  6.25
  data arrival time                                  -6.24
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_98/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: g6362 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_112            ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_98/Q_reg/CLK (DFFX2)                 0.00       0.55 r
  DFF_98/Q_reg/QN (DFFX2)                  0.45       1.00 f
  DFF_98/U3/ZN (INVX0)                     0.15       1.15 r
  DFF_98/Q (dff_112)                       0.00       1.15 r
  U1211/Q (XOR2X1)                         0.59       1.74 f
  U1210/Q (XNOR3X1)                        0.39       2.13 f
  U1034/Q (XNOR3X1)                        0.41       2.54 f
  U1310/Q (XNOR2X2)                        0.60       3.14 r
  U872/Z (NBUFFX2)                         0.34       3.48 r
  U1199/Q (OA21X1)                         0.42       3.90 r
  U1127/Q (AND4X1)                         0.47       4.37 r
  U1366/Z (NBUFFX2)                        0.66       5.03 r
  U1489/QN (NAND2X0)                       0.73       5.76 f
  g6362 (out)                              0.48       6.24 f
  data arrival time                                   6.24

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  output external delay                   -1.20       6.25
  data required time                                  6.25
  -----------------------------------------------------------
  data required time                                  6.25
  data arrival time                                  -6.24
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_98/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: g6364 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_112            ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_98/Q_reg/CLK (DFFX2)                 0.00       0.55 r
  DFF_98/Q_reg/QN (DFFX2)                  0.45       1.00 f
  DFF_98/U3/ZN (INVX0)                     0.15       1.15 r
  DFF_98/Q (dff_112)                       0.00       1.15 r
  U1211/Q (XOR2X1)                         0.59       1.74 f
  U1210/Q (XNOR3X1)                        0.39       2.13 f
  U1034/Q (XNOR3X1)                        0.41       2.54 f
  U1310/Q (XNOR2X2)                        0.60       3.14 r
  U872/Z (NBUFFX2)                         0.34       3.48 r
  U1199/Q (OA21X1)                         0.42       3.90 r
  U1127/Q (AND4X1)                         0.47       4.37 r
  U1366/Z (NBUFFX2)                        0.66       5.03 r
  U1493/QN (NAND2X0)                       0.73       5.76 f
  g6364 (out)                              0.48       6.24 f
  data arrival time                                   6.24

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  output external delay                   -1.20       6.25
  data required time                                  6.25
  -----------------------------------------------------------
  data required time                                  6.25
  data arrival time                                  -6.24
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_98/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: g6366 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_112            ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_98/Q_reg/CLK (DFFX2)                 0.00       0.55 r
  DFF_98/Q_reg/QN (DFFX2)                  0.45       1.00 f
  DFF_98/U3/ZN (INVX0)                     0.15       1.15 r
  DFF_98/Q (dff_112)                       0.00       1.15 r
  U1211/Q (XOR2X1)                         0.59       1.74 f
  U1210/Q (XNOR3X1)                        0.39       2.13 f
  U1034/Q (XNOR3X1)                        0.41       2.54 f
  U1310/Q (XNOR2X2)                        0.60       3.14 r
  U872/Z (NBUFFX2)                         0.34       3.48 r
  U1199/Q (OA21X1)                         0.42       3.90 r
  U1127/Q (AND4X1)                         0.47       4.37 r
  U1368/Z (NBUFFX2)                        0.66       5.03 r
  U1691/QN (NAND2X0)                       0.73       5.76 f
  g6366 (out)                              0.48       6.24 f
  data arrival time                                   6.24

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  output external delay                   -1.20       6.25
  data required time                                  6.25
  -----------------------------------------------------------
  data required time                                  6.25
  data arrival time                                  -6.24
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_98/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: g6368 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_112            ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_98/Q_reg/CLK (DFFX2)                 0.00       0.55 r
  DFF_98/Q_reg/QN (DFFX2)                  0.45       1.00 f
  DFF_98/U3/ZN (INVX0)                     0.15       1.15 r
  DFF_98/Q (dff_112)                       0.00       1.15 r
  U1211/Q (XOR2X1)                         0.59       1.74 f
  U1210/Q (XNOR3X1)                        0.39       2.13 f
  U1034/Q (XNOR3X1)                        0.41       2.54 f
  U1310/Q (XNOR2X2)                        0.60       3.14 r
  U872/Z (NBUFFX2)                         0.34       3.48 r
  U1199/Q (OA21X1)                         0.42       3.90 r
  U1127/Q (AND4X1)                         0.47       4.37 r
  U1368/Z (NBUFFX2)                        0.66       5.03 r
  U1491/QN (NAND2X0)                       0.73       5.76 f
  g6368 (out)                              0.48       6.24 f
  data arrival time                                   6.24

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  output external delay                   -1.20       6.25
  data required time                                  6.25
  -----------------------------------------------------------
  data required time                                  6.25
  data arrival time                                  -6.24
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_98/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: g6370 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_112            ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_98/Q_reg/CLK (DFFX2)                 0.00       0.55 r
  DFF_98/Q_reg/QN (DFFX2)                  0.45       1.00 f
  DFF_98/U3/ZN (INVX0)                     0.15       1.15 r
  DFF_98/Q (dff_112)                       0.00       1.15 r
  U1211/Q (XOR2X1)                         0.59       1.74 f
  U1210/Q (XNOR3X1)                        0.39       2.13 f
  U1034/Q (XNOR3X1)                        0.41       2.54 f
  U1310/Q (XNOR2X2)                        0.60       3.14 r
  U872/Z (NBUFFX2)                         0.34       3.48 r
  U1199/Q (OA21X1)                         0.42       3.90 r
  U1127/Q (AND4X1)                         0.47       4.37 r
  U1369/Z (NBUFFX2)                        0.66       5.03 r
  U1672/QN (NAND2X0)                       0.73       5.76 f
  g6370 (out)                              0.48       6.24 f
  data arrival time                                   6.24

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  output external delay                   -1.20       6.25
  data required time                                  6.25
  -----------------------------------------------------------
  data required time                                  6.25
  data arrival time                                  -6.24
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_98/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: g6372 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_112            ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_98/Q_reg/CLK (DFFX2)                 0.00       0.55 r
  DFF_98/Q_reg/QN (DFFX2)                  0.45       1.00 f
  DFF_98/U3/ZN (INVX0)                     0.15       1.15 r
  DFF_98/Q (dff_112)                       0.00       1.15 r
  U1211/Q (XOR2X1)                         0.59       1.74 f
  U1210/Q (XNOR3X1)                        0.39       2.13 f
  U1034/Q (XNOR3X1)                        0.41       2.54 f
  U1310/Q (XNOR2X2)                        0.60       3.14 r
  U872/Z (NBUFFX2)                         0.34       3.48 r
  U1199/Q (OA21X1)                         0.42       3.90 r
  U1127/Q (AND4X1)                         0.47       4.37 r
  U1366/Z (NBUFFX2)                        0.66       5.03 r
  U1664/QN (NAND2X0)                       0.73       5.76 f
  g6372 (out)                              0.48       6.24 f
  data arrival time                                   6.24

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  output external delay                   -1.20       6.25
  data required time                                  6.25
  -----------------------------------------------------------
  data required time                                  6.25
  data arrival time                                  -6.24
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_98/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: g6374 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_112            ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_98/Q_reg/CLK (DFFX2)                 0.00       0.55 r
  DFF_98/Q_reg/QN (DFFX2)                  0.45       1.00 f
  DFF_98/U3/ZN (INVX0)                     0.15       1.15 r
  DFF_98/Q (dff_112)                       0.00       1.15 r
  U1211/Q (XOR2X1)                         0.59       1.74 f
  U1210/Q (XNOR3X1)                        0.39       2.13 f
  U1034/Q (XNOR3X1)                        0.41       2.54 f
  U1310/Q (XNOR2X2)                        0.60       3.14 r
  U872/Z (NBUFFX2)                         0.34       3.48 r
  U1199/Q (OA21X1)                         0.42       3.90 r
  U1127/Q (AND4X1)                         0.47       4.37 r
  U1368/Z (NBUFFX2)                        0.66       5.03 r
  U1665/QN (NAND2X0)                       0.73       5.76 f
  g6374 (out)                              0.48       6.24 f
  data arrival time                                   6.24

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  output external delay                   -1.20       6.25
  data required time                                  6.25
  -----------------------------------------------------------
  data required time                                  6.25
  data arrival time                                  -6.24
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_10/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: g6284 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_10/Q_reg/CLK (DFFX1)                 0.00       0.55 r
  DFF_10/Q_reg/Q (DFFX1)                   0.66       1.21 f
  DFF_10/Q (dff_200)                       0.00       1.21 f
  U1210/Q (XNOR3X1)                        0.92       2.13 f
  U1034/Q (XNOR3X1)                        0.41       2.54 f
  U1310/Q (XNOR2X2)                        0.60       3.14 r
  U872/Z (NBUFFX2)                         0.34       3.48 r
  U1199/Q (OA21X1)                         0.42       3.90 r
  U1127/Q (AND4X1)                         0.47       4.37 r
  U1369/Z (NBUFFX2)                        0.66       5.03 r
  U1394/QN (NAND2X0)                       0.73       5.76 f
  g6284 (out)                              0.48       6.24 f
  data arrival time                                   6.24

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  output external delay                   -1.20       6.25
  data required time                                  6.25
  -----------------------------------------------------------
  data required time                                  6.25
  data arrival time                                  -6.24
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_10/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: g6360 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_10/Q_reg/CLK (DFFX1)                 0.00       0.55 r
  DFF_10/Q_reg/Q (DFFX1)                   0.66       1.21 f
  DFF_10/Q (dff_200)                       0.00       1.21 f
  U1210/Q (XNOR3X1)                        0.92       2.13 f
  U1034/Q (XNOR3X1)                        0.41       2.54 f
  U1310/Q (XNOR2X2)                        0.60       3.14 r
  U872/Z (NBUFFX2)                         0.34       3.48 r
  U1199/Q (OA21X1)                         0.42       3.90 r
  U1127/Q (AND4X1)                         0.47       4.37 r
  U1369/Z (NBUFFX2)                        0.66       5.03 r
  U1666/QN (NAND2X0)                       0.73       5.76 f
  g6360 (out)                              0.48       6.24 f
  data arrival time                                   6.24

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  output external delay                   -1.20       6.25
  data required time                                  6.25
  -----------------------------------------------------------
  data required time                                  6.25
  data arrival time                                  -6.24
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_10/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: g6362 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_10/Q_reg/CLK (DFFX1)                 0.00       0.55 r
  DFF_10/Q_reg/Q (DFFX1)                   0.66       1.21 f
  DFF_10/Q (dff_200)                       0.00       1.21 f
  U1210/Q (XNOR3X1)                        0.92       2.13 f
  U1034/Q (XNOR3X1)                        0.41       2.54 f
  U1310/Q (XNOR2X2)                        0.60       3.14 r
  U872/Z (NBUFFX2)                         0.34       3.48 r
  U1199/Q (OA21X1)                         0.42       3.90 r
  U1127/Q (AND4X1)                         0.47       4.37 r
  U1366/Z (NBUFFX2)                        0.66       5.03 r
  U1489/QN (NAND2X0)                       0.73       5.76 f
  g6362 (out)                              0.48       6.24 f
  data arrival time                                   6.24

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  output external delay                   -1.20       6.25
  data required time                                  6.25
  -----------------------------------------------------------
  data required time                                  6.25
  data arrival time                                  -6.24
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_10/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: g6364 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_10/Q_reg/CLK (DFFX1)                 0.00       0.55 r
  DFF_10/Q_reg/Q (DFFX1)                   0.66       1.21 f
  DFF_10/Q (dff_200)                       0.00       1.21 f
  U1210/Q (XNOR3X1)                        0.92       2.13 f
  U1034/Q (XNOR3X1)                        0.41       2.54 f
  U1310/Q (XNOR2X2)                        0.60       3.14 r
  U872/Z (NBUFFX2)                         0.34       3.48 r
  U1199/Q (OA21X1)                         0.42       3.90 r
  U1127/Q (AND4X1)                         0.47       4.37 r
  U1366/Z (NBUFFX2)                        0.66       5.03 r
  U1493/QN (NAND2X0)                       0.73       5.76 f
  g6364 (out)                              0.48       6.24 f
  data arrival time                                   6.24

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  output external delay                   -1.20       6.25
  data required time                                  6.25
  -----------------------------------------------------------
  data required time                                  6.25
  data arrival time                                  -6.24
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_10/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: g6366 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_10/Q_reg/CLK (DFFX1)                 0.00       0.55 r
  DFF_10/Q_reg/Q (DFFX1)                   0.66       1.21 f
  DFF_10/Q (dff_200)                       0.00       1.21 f
  U1210/Q (XNOR3X1)                        0.92       2.13 f
  U1034/Q (XNOR3X1)                        0.41       2.54 f
  U1310/Q (XNOR2X2)                        0.60       3.14 r
  U872/Z (NBUFFX2)                         0.34       3.48 r
  U1199/Q (OA21X1)                         0.42       3.90 r
  U1127/Q (AND4X1)                         0.47       4.37 r
  U1368/Z (NBUFFX2)                        0.66       5.03 r
  U1691/QN (NAND2X0)                       0.73       5.76 f
  g6366 (out)                              0.48       6.24 f
  data arrival time                                   6.24

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  output external delay                   -1.20       6.25
  data required time                                  6.25
  -----------------------------------------------------------
  data required time                                  6.25
  data arrival time                                  -6.24
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_10/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: g6368 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_10/Q_reg/CLK (DFFX1)                 0.00       0.55 r
  DFF_10/Q_reg/Q (DFFX1)                   0.66       1.21 f
  DFF_10/Q (dff_200)                       0.00       1.21 f
  U1210/Q (XNOR3X1)                        0.92       2.13 f
  U1034/Q (XNOR3X1)                        0.41       2.54 f
  U1310/Q (XNOR2X2)                        0.60       3.14 r
  U872/Z (NBUFFX2)                         0.34       3.48 r
  U1199/Q (OA21X1)                         0.42       3.90 r
  U1127/Q (AND4X1)                         0.47       4.37 r
  U1368/Z (NBUFFX2)                        0.66       5.03 r
  U1491/QN (NAND2X0)                       0.73       5.76 f
  g6368 (out)                              0.48       6.24 f
  data arrival time                                   6.24

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  output external delay                   -1.20       6.25
  data required time                                  6.25
  -----------------------------------------------------------
  data required time                                  6.25
  data arrival time                                  -6.24
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_10/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: g6370 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_10/Q_reg/CLK (DFFX1)                 0.00       0.55 r
  DFF_10/Q_reg/Q (DFFX1)                   0.66       1.21 f
  DFF_10/Q (dff_200)                       0.00       1.21 f
  U1210/Q (XNOR3X1)                        0.92       2.13 f
  U1034/Q (XNOR3X1)                        0.41       2.54 f
  U1310/Q (XNOR2X2)                        0.60       3.14 r
  U872/Z (NBUFFX2)                         0.34       3.48 r
  U1199/Q (OA21X1)                         0.42       3.90 r
  U1127/Q (AND4X1)                         0.47       4.37 r
  U1369/Z (NBUFFX2)                        0.66       5.03 r
  U1672/QN (NAND2X0)                       0.73       5.76 f
  g6370 (out)                              0.48       6.24 f
  data arrival time                                   6.24

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  output external delay                   -1.20       6.25
  data required time                                  6.25
  -----------------------------------------------------------
  data required time                                  6.25
  data arrival time                                  -6.24
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_10/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: g6372 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_10/Q_reg/CLK (DFFX1)                 0.00       0.55 r
  DFF_10/Q_reg/Q (DFFX1)                   0.66       1.21 f
  DFF_10/Q (dff_200)                       0.00       1.21 f
  U1210/Q (XNOR3X1)                        0.92       2.13 f
  U1034/Q (XNOR3X1)                        0.41       2.54 f
  U1310/Q (XNOR2X2)                        0.60       3.14 r
  U872/Z (NBUFFX2)                         0.34       3.48 r
  U1199/Q (OA21X1)                         0.42       3.90 r
  U1127/Q (AND4X1)                         0.47       4.37 r
  U1366/Z (NBUFFX2)                        0.66       5.03 r
  U1664/QN (NAND2X0)                       0.73       5.76 f
  g6372 (out)                              0.48       6.24 f
  data arrival time                                   6.24

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  output external delay                   -1.20       6.25
  data required time                                  6.25
  -----------------------------------------------------------
  data required time                                  6.25
  data arrival time                                  -6.24
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_10/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: g6374 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_10/Q_reg/CLK (DFFX1)                 0.00       0.55 r
  DFF_10/Q_reg/Q (DFFX1)                   0.66       1.21 f
  DFF_10/Q (dff_200)                       0.00       1.21 f
  U1210/Q (XNOR3X1)                        0.92       2.13 f
  U1034/Q (XNOR3X1)                        0.41       2.54 f
  U1310/Q (XNOR2X2)                        0.60       3.14 r
  U872/Z (NBUFFX2)                         0.34       3.48 r
  U1199/Q (OA21X1)                         0.42       3.90 r
  U1127/Q (AND4X1)                         0.47       4.37 r
  U1368/Z (NBUFFX2)                        0.66       5.03 r
  U1665/QN (NAND2X0)                       0.73       5.76 f
  g6374 (out)                              0.48       6.24 f
  data arrival time                                   6.24

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  output external delay                   -1.20       6.25
  data required time                                  6.25
  -----------------------------------------------------------
  data required time                                  6.25
  data arrival time                                  -6.24
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_178/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_79/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_178/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_178/Q_reg/Q (DFFX1)                  0.61       1.16 r
  DFF_178/Q (dff_32)                       0.00       1.16 r
  U1333/ZN (INVX0)                         0.86       2.01 f
  U883/QN (NOR2X0)                         0.36       2.37 r
  U861/QN (NAND2X0)                        0.37       2.74 f
  U1606/QN (NOR2X0)                        0.63       3.38 r
  U1427/QN (NAND2X0)                       0.33       3.71 f
  U1378/ZN (INVX0)                         0.28       3.99 r
  U448/QN (AOI21X1)                        0.79       4.78 f
  U1157/Q (AO221X1)                        1.09       5.87 f
  U868/Q (AO22X2)                          0.49       6.36 f
  U424/QN (AOI221X1)                       0.69       7.06 r
  U1329/QN (NAND2X0)                       0.15       7.20 f
  DFF_79/D (dff_131)                       0.00       7.20 f
  DFF_79/Q_reg/D (DFFX1)                   0.05       7.25 f
  data arrival time                                   7.25

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_79/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.19       7.26
  data required time                                  7.26
  -----------------------------------------------------------
  data required time                                  7.26
  data arrival time                                  -7.25
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_98/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: g6284 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_112            ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_98/Q_reg/CLK (DFFX2)                 0.00       0.55 r
  DFF_98/Q_reg/QN (DFFX2)                  0.44       0.99 r
  DFF_98/U3/ZN (INVX0)                     0.15       1.14 f
  DFF_98/Q (dff_112)                       0.00       1.14 f
  U1211/Q (XOR2X1)                         0.60       1.74 r
  U1210/Q (XNOR3X1)                        0.39       2.13 f
  U1034/Q (XNOR3X1)                        0.41       2.54 f
  U1310/Q (XNOR2X2)                        0.60       3.14 r
  U872/Z (NBUFFX2)                         0.34       3.48 r
  U1199/Q (OA21X1)                         0.42       3.90 r
  U1127/Q (AND4X1)                         0.47       4.37 r
  U1369/Z (NBUFFX2)                        0.66       5.03 r
  U1394/QN (NAND2X0)                       0.73       5.76 f
  g6284 (out)                              0.48       6.24 f
  data arrival time                                   6.24

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  output external delay                   -1.20       6.25
  data required time                                  6.25
  -----------------------------------------------------------
  data required time                                  6.25
  data arrival time                                  -6.24
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_98/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: g6360 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_112            ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_98/Q_reg/CLK (DFFX2)                 0.00       0.55 r
  DFF_98/Q_reg/QN (DFFX2)                  0.44       0.99 r
  DFF_98/U3/ZN (INVX0)                     0.15       1.14 f
  DFF_98/Q (dff_112)                       0.00       1.14 f
  U1211/Q (XOR2X1)                         0.60       1.74 r
  U1210/Q (XNOR3X1)                        0.39       2.13 f
  U1034/Q (XNOR3X1)                        0.41       2.54 f
  U1310/Q (XNOR2X2)                        0.60       3.14 r
  U872/Z (NBUFFX2)                         0.34       3.48 r
  U1199/Q (OA21X1)                         0.42       3.90 r
  U1127/Q (AND4X1)                         0.47       4.37 r
  U1369/Z (NBUFFX2)                        0.66       5.03 r
  U1666/QN (NAND2X0)                       0.73       5.76 f
  g6360 (out)                              0.48       6.24 f
  data arrival time                                   6.24

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  output external delay                   -1.20       6.25
  data required time                                  6.25
  -----------------------------------------------------------
  data required time                                  6.25
  data arrival time                                  -6.24
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_98/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: g6362 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_112            ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_98/Q_reg/CLK (DFFX2)                 0.00       0.55 r
  DFF_98/Q_reg/QN (DFFX2)                  0.44       0.99 r
  DFF_98/U3/ZN (INVX0)                     0.15       1.14 f
  DFF_98/Q (dff_112)                       0.00       1.14 f
  U1211/Q (XOR2X1)                         0.60       1.74 r
  U1210/Q (XNOR3X1)                        0.39       2.13 f
  U1034/Q (XNOR3X1)                        0.41       2.54 f
  U1310/Q (XNOR2X2)                        0.60       3.14 r
  U872/Z (NBUFFX2)                         0.34       3.48 r
  U1199/Q (OA21X1)                         0.42       3.90 r
  U1127/Q (AND4X1)                         0.47       4.37 r
  U1366/Z (NBUFFX2)                        0.66       5.03 r
  U1489/QN (NAND2X0)                       0.73       5.76 f
  g6362 (out)                              0.48       6.24 f
  data arrival time                                   6.24

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  output external delay                   -1.20       6.25
  data required time                                  6.25
  -----------------------------------------------------------
  data required time                                  6.25
  data arrival time                                  -6.24
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_98/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: g6364 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_112            ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_98/Q_reg/CLK (DFFX2)                 0.00       0.55 r
  DFF_98/Q_reg/QN (DFFX2)                  0.44       0.99 r
  DFF_98/U3/ZN (INVX0)                     0.15       1.14 f
  DFF_98/Q (dff_112)                       0.00       1.14 f
  U1211/Q (XOR2X1)                         0.60       1.74 r
  U1210/Q (XNOR3X1)                        0.39       2.13 f
  U1034/Q (XNOR3X1)                        0.41       2.54 f
  U1310/Q (XNOR2X2)                        0.60       3.14 r
  U872/Z (NBUFFX2)                         0.34       3.48 r
  U1199/Q (OA21X1)                         0.42       3.90 r
  U1127/Q (AND4X1)                         0.47       4.37 r
  U1366/Z (NBUFFX2)                        0.66       5.03 r
  U1493/QN (NAND2X0)                       0.73       5.76 f
  g6364 (out)                              0.48       6.24 f
  data arrival time                                   6.24

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  output external delay                   -1.20       6.25
  data required time                                  6.25
  -----------------------------------------------------------
  data required time                                  6.25
  data arrival time                                  -6.24
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_98/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: g6366 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_112            ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_98/Q_reg/CLK (DFFX2)                 0.00       0.55 r
  DFF_98/Q_reg/QN (DFFX2)                  0.44       0.99 r
  DFF_98/U3/ZN (INVX0)                     0.15       1.14 f
  DFF_98/Q (dff_112)                       0.00       1.14 f
  U1211/Q (XOR2X1)                         0.60       1.74 r
  U1210/Q (XNOR3X1)                        0.39       2.13 f
  U1034/Q (XNOR3X1)                        0.41       2.54 f
  U1310/Q (XNOR2X2)                        0.60       3.14 r
  U872/Z (NBUFFX2)                         0.34       3.48 r
  U1199/Q (OA21X1)                         0.42       3.90 r
  U1127/Q (AND4X1)                         0.47       4.37 r
  U1368/Z (NBUFFX2)                        0.66       5.03 r
  U1691/QN (NAND2X0)                       0.73       5.76 f
  g6366 (out)                              0.48       6.24 f
  data arrival time                                   6.24

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  output external delay                   -1.20       6.25
  data required time                                  6.25
  -----------------------------------------------------------
  data required time                                  6.25
  data arrival time                                  -6.24
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_98/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: g6368 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_112            ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_98/Q_reg/CLK (DFFX2)                 0.00       0.55 r
  DFF_98/Q_reg/QN (DFFX2)                  0.44       0.99 r
  DFF_98/U3/ZN (INVX0)                     0.15       1.14 f
  DFF_98/Q (dff_112)                       0.00       1.14 f
  U1211/Q (XOR2X1)                         0.60       1.74 r
  U1210/Q (XNOR3X1)                        0.39       2.13 f
  U1034/Q (XNOR3X1)                        0.41       2.54 f
  U1310/Q (XNOR2X2)                        0.60       3.14 r
  U872/Z (NBUFFX2)                         0.34       3.48 r
  U1199/Q (OA21X1)                         0.42       3.90 r
  U1127/Q (AND4X1)                         0.47       4.37 r
  U1368/Z (NBUFFX2)                        0.66       5.03 r
  U1491/QN (NAND2X0)                       0.73       5.76 f
  g6368 (out)                              0.48       6.24 f
  data arrival time                                   6.24

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  output external delay                   -1.20       6.25
  data required time                                  6.25
  -----------------------------------------------------------
  data required time                                  6.25
  data arrival time                                  -6.24
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_98/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: g6370 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_112            ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_98/Q_reg/CLK (DFFX2)                 0.00       0.55 r
  DFF_98/Q_reg/QN (DFFX2)                  0.44       0.99 r
  DFF_98/U3/ZN (INVX0)                     0.15       1.14 f
  DFF_98/Q (dff_112)                       0.00       1.14 f
  U1211/Q (XOR2X1)                         0.60       1.74 r
  U1210/Q (XNOR3X1)                        0.39       2.13 f
  U1034/Q (XNOR3X1)                        0.41       2.54 f
  U1310/Q (XNOR2X2)                        0.60       3.14 r
  U872/Z (NBUFFX2)                         0.34       3.48 r
  U1199/Q (OA21X1)                         0.42       3.90 r
  U1127/Q (AND4X1)                         0.47       4.37 r
  U1369/Z (NBUFFX2)                        0.66       5.03 r
  U1672/QN (NAND2X0)                       0.73       5.76 f
  g6370 (out)                              0.48       6.24 f
  data arrival time                                   6.24

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  output external delay                   -1.20       6.25
  data required time                                  6.25
  -----------------------------------------------------------
  data required time                                  6.25
  data arrival time                                  -6.24
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_98/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: g6372 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_112            ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_98/Q_reg/CLK (DFFX2)                 0.00       0.55 r
  DFF_98/Q_reg/QN (DFFX2)                  0.44       0.99 r
  DFF_98/U3/ZN (INVX0)                     0.15       1.14 f
  DFF_98/Q (dff_112)                       0.00       1.14 f
  U1211/Q (XOR2X1)                         0.60       1.74 r
  U1210/Q (XNOR3X1)                        0.39       2.13 f
  U1034/Q (XNOR3X1)                        0.41       2.54 f
  U1310/Q (XNOR2X2)                        0.60       3.14 r
  U872/Z (NBUFFX2)                         0.34       3.48 r
  U1199/Q (OA21X1)                         0.42       3.90 r
  U1127/Q (AND4X1)                         0.47       4.37 r
  U1366/Z (NBUFFX2)                        0.66       5.03 r
  U1664/QN (NAND2X0)                       0.73       5.76 f
  g6372 (out)                              0.48       6.24 f
  data arrival time                                   6.24

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  output external delay                   -1.20       6.25
  data required time                                  6.25
  -----------------------------------------------------------
  data required time                                  6.25
  data arrival time                                  -6.24
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_98/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: g6374 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_112            ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_98/Q_reg/CLK (DFFX2)                 0.00       0.55 r
  DFF_98/Q_reg/QN (DFFX2)                  0.44       0.99 r
  DFF_98/U3/ZN (INVX0)                     0.15       1.14 f
  DFF_98/Q (dff_112)                       0.00       1.14 f
  U1211/Q (XOR2X1)                         0.60       1.74 r
  U1210/Q (XNOR3X1)                        0.39       2.13 f
  U1034/Q (XNOR3X1)                        0.41       2.54 f
  U1310/Q (XNOR2X2)                        0.60       3.14 r
  U872/Z (NBUFFX2)                         0.34       3.48 r
  U1199/Q (OA21X1)                         0.42       3.90 r
  U1127/Q (AND4X1)                         0.47       4.37 r
  U1368/Z (NBUFFX2)                        0.66       5.03 r
  U1665/QN (NAND2X0)                       0.73       5.76 f
  g6374 (out)                              0.48       6.24 f
  data arrival time                                   6.24

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  output external delay                   -1.20       6.25
  data required time                                  6.25
  -----------------------------------------------------------
  data required time                                  6.25
  data arrival time                                  -6.24
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_123/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: g6284 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_87             ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_123/Q_reg/CLK (DFFX2)                0.00       0.55 r
  DFF_123/Q_reg/QN (DFFX2)                 0.45       1.00 f
  DFF_123/U3/ZN (INVX1)                    0.14       1.15 r
  DFF_123/Q (dff_87)                       0.00       1.15 r
  U1211/Q (XOR2X1)                         0.60       1.74 f
  U1210/Q (XNOR3X1)                        0.39       2.13 f
  U1034/Q (XNOR3X1)                        0.41       2.54 f
  U1310/Q (XNOR2X2)                        0.60       3.14 r
  U872/Z (NBUFFX2)                         0.34       3.48 r
  U1199/Q (OA21X1)                         0.42       3.90 r
  U1127/Q (AND4X1)                         0.47       4.37 r
  U1369/Z (NBUFFX2)                        0.66       5.03 r
  U1394/QN (NAND2X0)                       0.73       5.76 f
  g6284 (out)                              0.48       6.24 f
  data arrival time                                   6.24

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  output external delay                   -1.20       6.25
  data required time                                  6.25
  -----------------------------------------------------------
  data required time                                  6.25
  data arrival time                                  -6.24
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_123/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: g6360 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_87             ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_123/Q_reg/CLK (DFFX2)                0.00       0.55 r
  DFF_123/Q_reg/QN (DFFX2)                 0.45       1.00 f
  DFF_123/U3/ZN (INVX1)                    0.14       1.15 r
  DFF_123/Q (dff_87)                       0.00       1.15 r
  U1211/Q (XOR2X1)                         0.60       1.74 f
  U1210/Q (XNOR3X1)                        0.39       2.13 f
  U1034/Q (XNOR3X1)                        0.41       2.54 f
  U1310/Q (XNOR2X2)                        0.60       3.14 r
  U872/Z (NBUFFX2)                         0.34       3.48 r
  U1199/Q (OA21X1)                         0.42       3.90 r
  U1127/Q (AND4X1)                         0.47       4.37 r
  U1369/Z (NBUFFX2)                        0.66       5.03 r
  U1666/QN (NAND2X0)                       0.73       5.76 f
  g6360 (out)                              0.48       6.24 f
  data arrival time                                   6.24

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  output external delay                   -1.20       6.25
  data required time                                  6.25
  -----------------------------------------------------------
  data required time                                  6.25
  data arrival time                                  -6.24
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_123/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: g6362 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_87             ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_123/Q_reg/CLK (DFFX2)                0.00       0.55 r
  DFF_123/Q_reg/QN (DFFX2)                 0.45       1.00 f
  DFF_123/U3/ZN (INVX1)                    0.14       1.15 r
  DFF_123/Q (dff_87)                       0.00       1.15 r
  U1211/Q (XOR2X1)                         0.60       1.74 f
  U1210/Q (XNOR3X1)                        0.39       2.13 f
  U1034/Q (XNOR3X1)                        0.41       2.54 f
  U1310/Q (XNOR2X2)                        0.60       3.14 r
  U872/Z (NBUFFX2)                         0.34       3.48 r
  U1199/Q (OA21X1)                         0.42       3.90 r
  U1127/Q (AND4X1)                         0.47       4.37 r
  U1366/Z (NBUFFX2)                        0.66       5.03 r
  U1489/QN (NAND2X0)                       0.73       5.76 f
  g6362 (out)                              0.48       6.24 f
  data arrival time                                   6.24

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  output external delay                   -1.20       6.25
  data required time                                  6.25
  -----------------------------------------------------------
  data required time                                  6.25
  data arrival time                                  -6.24
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_123/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: g6364 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_87             ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_123/Q_reg/CLK (DFFX2)                0.00       0.55 r
  DFF_123/Q_reg/QN (DFFX2)                 0.45       1.00 f
  DFF_123/U3/ZN (INVX1)                    0.14       1.15 r
  DFF_123/Q (dff_87)                       0.00       1.15 r
  U1211/Q (XOR2X1)                         0.60       1.74 f
  U1210/Q (XNOR3X1)                        0.39       2.13 f
  U1034/Q (XNOR3X1)                        0.41       2.54 f
  U1310/Q (XNOR2X2)                        0.60       3.14 r
  U872/Z (NBUFFX2)                         0.34       3.48 r
  U1199/Q (OA21X1)                         0.42       3.90 r
  U1127/Q (AND4X1)                         0.47       4.37 r
  U1366/Z (NBUFFX2)                        0.66       5.03 r
  U1493/QN (NAND2X0)                       0.73       5.76 f
  g6364 (out)                              0.48       6.24 f
  data arrival time                                   6.24

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  output external delay                   -1.20       6.25
  data required time                                  6.25
  -----------------------------------------------------------
  data required time                                  6.25
  data arrival time                                  -6.24
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_123/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: g6366 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_87             ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_123/Q_reg/CLK (DFFX2)                0.00       0.55 r
  DFF_123/Q_reg/QN (DFFX2)                 0.45       1.00 f
  DFF_123/U3/ZN (INVX1)                    0.14       1.15 r
  DFF_123/Q (dff_87)                       0.00       1.15 r
  U1211/Q (XOR2X1)                         0.60       1.74 f
  U1210/Q (XNOR3X1)                        0.39       2.13 f
  U1034/Q (XNOR3X1)                        0.41       2.54 f
  U1310/Q (XNOR2X2)                        0.60       3.14 r
  U872/Z (NBUFFX2)                         0.34       3.48 r
  U1199/Q (OA21X1)                         0.42       3.90 r
  U1127/Q (AND4X1)                         0.47       4.37 r
  U1368/Z (NBUFFX2)                        0.66       5.03 r
  U1691/QN (NAND2X0)                       0.73       5.76 f
  g6366 (out)                              0.48       6.24 f
  data arrival time                                   6.24

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  output external delay                   -1.20       6.25
  data required time                                  6.25
  -----------------------------------------------------------
  data required time                                  6.25
  data arrival time                                  -6.24
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_123/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: g6368 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_87             ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_123/Q_reg/CLK (DFFX2)                0.00       0.55 r
  DFF_123/Q_reg/QN (DFFX2)                 0.45       1.00 f
  DFF_123/U3/ZN (INVX1)                    0.14       1.15 r
  DFF_123/Q (dff_87)                       0.00       1.15 r
  U1211/Q (XOR2X1)                         0.60       1.74 f
  U1210/Q (XNOR3X1)                        0.39       2.13 f
  U1034/Q (XNOR3X1)                        0.41       2.54 f
  U1310/Q (XNOR2X2)                        0.60       3.14 r
  U872/Z (NBUFFX2)                         0.34       3.48 r
  U1199/Q (OA21X1)                         0.42       3.90 r
  U1127/Q (AND4X1)                         0.47       4.37 r
  U1368/Z (NBUFFX2)                        0.66       5.03 r
  U1491/QN (NAND2X0)                       0.73       5.76 f
  g6368 (out)                              0.48       6.24 f
  data arrival time                                   6.24

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  output external delay                   -1.20       6.25
  data required time                                  6.25
  -----------------------------------------------------------
  data required time                                  6.25
  data arrival time                                  -6.24
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_123/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: g6370 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_87             ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_123/Q_reg/CLK (DFFX2)                0.00       0.55 r
  DFF_123/Q_reg/QN (DFFX2)                 0.45       1.00 f
  DFF_123/U3/ZN (INVX1)                    0.14       1.15 r
  DFF_123/Q (dff_87)                       0.00       1.15 r
  U1211/Q (XOR2X1)                         0.60       1.74 f
  U1210/Q (XNOR3X1)                        0.39       2.13 f
  U1034/Q (XNOR3X1)                        0.41       2.54 f
  U1310/Q (XNOR2X2)                        0.60       3.14 r
  U872/Z (NBUFFX2)                         0.34       3.48 r
  U1199/Q (OA21X1)                         0.42       3.90 r
  U1127/Q (AND4X1)                         0.47       4.37 r
  U1369/Z (NBUFFX2)                        0.66       5.03 r
  U1672/QN (NAND2X0)                       0.73       5.76 f
  g6370 (out)                              0.48       6.24 f
  data arrival time                                   6.24

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  output external delay                   -1.20       6.25
  data required time                                  6.25
  -----------------------------------------------------------
  data required time                                  6.25
  data arrival time                                  -6.24
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_123/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: g6372 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_87             ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_123/Q_reg/CLK (DFFX2)                0.00       0.55 r
  DFF_123/Q_reg/QN (DFFX2)                 0.45       1.00 f
  DFF_123/U3/ZN (INVX1)                    0.14       1.15 r
  DFF_123/Q (dff_87)                       0.00       1.15 r
  U1211/Q (XOR2X1)                         0.60       1.74 f
  U1210/Q (XNOR3X1)                        0.39       2.13 f
  U1034/Q (XNOR3X1)                        0.41       2.54 f
  U1310/Q (XNOR2X2)                        0.60       3.14 r
  U872/Z (NBUFFX2)                         0.34       3.48 r
  U1199/Q (OA21X1)                         0.42       3.90 r
  U1127/Q (AND4X1)                         0.47       4.37 r
  U1366/Z (NBUFFX2)                        0.66       5.03 r
  U1664/QN (NAND2X0)                       0.73       5.76 f
  g6372 (out)                              0.48       6.24 f
  data arrival time                                   6.24

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  output external delay                   -1.20       6.25
  data required time                                  6.25
  -----------------------------------------------------------
  data required time                                  6.25
  data arrival time                                  -6.24
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_123/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: g6374 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_87             ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_123/Q_reg/CLK (DFFX2)                0.00       0.55 r
  DFF_123/Q_reg/QN (DFFX2)                 0.45       1.00 f
  DFF_123/U3/ZN (INVX1)                    0.14       1.15 r
  DFF_123/Q (dff_87)                       0.00       1.15 r
  U1211/Q (XOR2X1)                         0.60       1.74 f
  U1210/Q (XNOR3X1)                        0.39       2.13 f
  U1034/Q (XNOR3X1)                        0.41       2.54 f
  U1310/Q (XNOR2X2)                        0.60       3.14 r
  U872/Z (NBUFFX2)                         0.34       3.48 r
  U1199/Q (OA21X1)                         0.42       3.90 r
  U1127/Q (AND4X1)                         0.47       4.37 r
  U1368/Z (NBUFFX2)                        0.66       5.03 r
  U1665/QN (NAND2X0)                       0.73       5.76 f
  g6374 (out)                              0.48       6.24 f
  data arrival time                                   6.24

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  output external delay                   -1.20       6.25
  data required time                                  6.25
  -----------------------------------------------------------
  data required time                                  6.25
  data arrival time                                  -6.24
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_208/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_202/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_208/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_208/Q_reg/Q (DFFX1)                  0.67       1.22 f
  DFF_208/Q (dff_2)                        0.00       1.22 f
  U1442/ZN (INVX0)                         0.97       2.19 r
  U1281/QN (NAND3X1)                       1.29       3.48 f
  U465/QN (NAND4X0)                        0.19       3.67 r
  U1449/QN (NAND2X1)                       0.19       3.86 f
  U464/Q (XOR2X1)                          0.45       4.30 r
  U447/Q (AND3X1)                          0.43       4.73 r
  U1151/QN (NAND2X0)                       0.35       5.08 f
  U1420/ZN (INVX0)                         0.31       5.39 r
  U444/Q (AO221X1)                         0.45       5.84 r
  U1376/QN (NAND2X0)                       0.19       6.04 f
  U361/Q (AO221X1)                         0.61       6.65 f
  U1169/QN (NAND2X1)                       0.14       6.78 r
  U345/Q (AO22X1)                          0.32       7.11 r
  DFF_202/D (dff_8)                        0.00       7.11 r
  DFF_202/Q_reg/D (DFFX1)                  0.05       7.15 r
  data arrival time                                   7.15

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_202/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.15
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_123/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_44/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_87             ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_123/Q_reg/CLK (DFFX2)                0.00       0.55 r
  DFF_123/Q_reg/QN (DFFX2)                 0.45       1.00 r
  DFF_123/U3/ZN (INVX1)                    0.15       1.14 f
  DFF_123/Q (dff_87)                       0.00       1.14 f
  U1211/Q (XOR2X1)                         0.60       1.75 r
  U1210/Q (XNOR3X1)                        0.39       2.14 f
  U1034/Q (XNOR3X1)                        0.41       2.55 f
  U1310/Q (XNOR2X2)                        0.58       3.13 f
  U1198/Q (OA21X1)                         0.44       3.57 f
  U1070/Q (AND2X1)                         0.33       3.90 f
  U1134/Z (NBUFFX2)                        0.36       4.26 f
  U1103/Q (AND3X1)                         0.59       4.85 f
  U825/QN (NOR4X1)                         0.51       5.35 r
  U501/Q (AND4X1)                          0.44       5.79 r
  U864/QN (NAND2X1)                        0.18       5.97 f
  U1277/ZN (INVX0)                         0.28       6.25 r
  U1434/Q (AO21X1)                         0.39       6.63 r
  U499/QN (AOI221X1)                       0.33       6.96 f
  U1229/QN (NAND3X0)                       0.13       7.09 r
  DFF_44/D (dff_166)                       0.00       7.09 r
  DFF_44/Q_reg/D (DFFX1)                   0.05       7.14 r
  data arrival time                                   7.14

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_44/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.30       7.15
  data required time                                  7.15
  -----------------------------------------------------------
  data required time                                  7.15
  data arrival time                                  -7.14
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_127/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_44/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_83             ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_127/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_127/Q_reg/QN (DFFX1)                 0.46       1.01 r
  DFF_127/U3/ZN (INVX0)                    0.15       1.17 f
  DFF_127/Q (dff_83)                       0.00       1.17 f
  U1036/Q (XNOR2X1)                        0.63       1.80 r
  U1034/Q (XNOR3X1)                        0.74       2.54 r
  U1310/Q (XNOR2X2)                        0.59       3.13 f
  U1198/Q (OA21X1)                         0.44       3.57 f
  U1070/Q (AND2X1)                         0.33       3.90 f
  U1134/Z (NBUFFX2)                        0.36       4.26 f
  U1103/Q (AND3X1)                         0.59       4.85 f
  U825/QN (NOR4X1)                         0.51       5.35 r
  U501/Q (AND4X1)                          0.44       5.79 r
  U864/QN (NAND2X1)                        0.18       5.97 f
  U1277/ZN (INVX0)                         0.28       6.25 r
  U1434/Q (AO21X1)                         0.39       6.63 r
  U499/QN (AOI221X1)                       0.33       6.96 f
  U1229/QN (NAND3X0)                       0.13       7.09 r
  DFF_44/D (dff_166)                       0.00       7.09 r
  DFF_44/Q_reg/D (DFFX1)                   0.05       7.14 r
  data arrival time                                   7.14

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_44/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.30       7.15
  data required time                                  7.15
  -----------------------------------------------------------
  data required time                                  7.15
  data arrival time                                  -7.14
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: g94 (input port clocked by CK)
  Endpoint: DFF_203/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     1.20       1.75 f
  g94 (in)                                 0.02       1.77 f
  U1461/ZN (INVX0)                         0.51       2.28 r
  U1017/Q (OR2X1)                          0.40       2.68 r
  U806/Q (AND2X1)                          0.38       3.06 r
  U1140/QN (NAND2X0)                       0.29       3.35 f
  U1142/QN (NAND2X1)                       0.16       3.52 r
  U1059/QN (NAND2X0)                       0.58       4.10 f
  U1309/QN (NOR2X0)                        0.34       4.44 r
  U654/QN (NAND3X0)                        0.19       4.62 f
  U653/Q (OA22X1)                          0.44       5.06 f
  U1191/Q (OR2X1)                          0.44       5.50 f
  U1131/QN (NAND2X0)                       0.24       5.74 r
  U1204/Q (AND4X1)                         0.36       6.10 r
  U1018/ZN (INVX0)                         0.29       6.39 f
  U1019/ZN (INVX0)                         0.31       6.70 r
  U631/Q (AO21X1)                          0.41       7.11 r
  DFF_203/D (dff_7)                        0.00       7.11 r
  DFF_203/Q_reg/D (DFFX1)                  0.05       7.16 r
  data arrival time                                   7.16

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_203/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.16
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_179/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_167/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_31             ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_179/Q_reg/CLK (DFFX2)                0.00       0.55 r
  DFF_179/Q_reg/QN (DFFX2)                 0.45       1.00 f
  DFF_179/U3/ZN (INVX0)                    0.12       1.11 r
  DFF_179/Q (dff_31)                       0.00       1.11 r
  U1659/ZN (INVX0)                         0.13       1.24 f
  U1660/ZN (INVX0)                         0.30       1.55 r
  U1700/ZN (INVX0)                         1.40       2.94 f
  U1355/Z (NBUFFX2)                        0.66       3.60 f
  U1684/Z (NBUFFX2)                        1.48       5.08 f
  U1447/QN (NOR2X0)                        0.94       6.02 r
  U672/Q (AO22X1)                          0.30       6.31 r
  U474/QN (AOI221X1)                       0.62       6.93 f
  U473/QN (NAND4X0)                        0.14       7.07 r
  DFF_167/D (dff_43)                       0.00       7.07 r
  DFF_167/Q_reg/D (DFFX1)                  0.05       7.12 r
  data arrival time                                   7.12

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_167/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.32       7.13
  data required time                                  7.13
  -----------------------------------------------------------
  data required time                                  7.13
  data arrival time                                  -7.12
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: g310 (input port clocked by CK)
  Endpoint: DFF_155/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     1.20       1.75 r
  g310 (in)                                0.03       1.78 r
  U1022/ZN (INVX0)                         0.61       2.38 f
  U1023/ZN (INVX0)                         0.12       2.50 r
  U1016/QN (NAND3X0)                       0.35       2.85 f
  U857/QN (NAND2X1)                        0.62       3.48 r
  U1041/QN (NAND2X0)                       0.62       4.10 f
  U820/QN (NOR2X1)                         0.17       4.27 r
  U569/QN (AOI22X1)                        0.52       4.78 f
  U1072/QN (OAI21X1)                       0.51       5.29 r
  U1188/Q (AND2X1)                         0.59       5.88 r
  U1697/ZN (INVX0)                         0.27       6.14 f
  U1354/ZN (INVX0)                         0.25       6.40 r
  U1133/Z (NBUFFX2)                        0.35       6.75 r
  U535/Q (AO21X1)                          0.36       7.11 r
  DFF_155/D (dff_55)                       0.00       7.11 r
  DFF_155/Q_reg/D (DFFX1)                  0.05       7.16 r
  data arrival time                                   7.16

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_155/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.16
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: g310 (input port clocked by CK)
  Endpoint: DFF_150/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     1.20       1.75 r
  g310 (in)                                0.03       1.78 r
  U1022/ZN (INVX0)                         0.61       2.38 f
  U1023/ZN (INVX0)                         0.12       2.50 r
  U1016/QN (NAND3X0)                       0.35       2.85 f
  U857/QN (NAND2X1)                        0.62       3.48 r
  U1041/QN (NAND2X0)                       0.62       4.10 f
  U820/QN (NOR2X1)                         0.17       4.27 r
  U569/QN (AOI22X1)                        0.52       4.78 f
  U1072/QN (OAI21X1)                       0.51       5.29 r
  U1188/Q (AND2X1)                         0.59       5.88 r
  U1697/ZN (INVX0)                         0.27       6.14 f
  U1354/ZN (INVX0)                         0.25       6.40 r
  U1133/Z (NBUFFX2)                        0.35       6.75 r
  U553/Q (AO21X1)                          0.36       7.11 r
  DFF_150/D (dff_60)                       0.00       7.11 r
  DFF_150/Q_reg/D (DFFX1)                  0.05       7.16 r
  data arrival time                                   7.16

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_150/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.16
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_128/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_186/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_128/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_128/Q_reg/Q (DFFX1)                  0.65       1.20 f
  DFF_128/Q (dff_82)                       0.00       1.20 f
  U1035/Q (XOR2X1)                         0.61       1.82 r
  U1034/Q (XNOR3X1)                        0.72       2.54 r
  U1310/Q (XNOR2X2)                        0.61       3.14 r
  U1198/Q (OA21X1)                         0.44       3.58 r
  U1070/Q (AND2X1)                         0.35       3.93 r
  U1134/Z (NBUFFX2)                        0.35       4.28 r
  U1350/QN (NAND3X1)                       0.63       4.91 f
  U866/QN (NAND3X0)                        0.35       5.26 r
  U878/Z (NBUFFX2)                         0.41       5.68 r
  U1183/Q (AO21X1)                         0.97       6.65 r
  U492/QN (AOI221X1)                       0.33       6.98 f
  U1172/QN (NAND2X1)                       0.13       7.10 r
  DFF_186/D (dff_24)                       0.00       7.10 r
  DFF_186/Q_reg/D (DFFX1)                  0.05       7.15 r
  data arrival time                                   7.15

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_186/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.15
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_98/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_186/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_112            ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_98/Q_reg/CLK (DFFX2)                 0.00       0.55 r
  DFF_98/Q_reg/QN (DFFX2)                  0.45       1.00 f
  DFF_98/U3/ZN (INVX0)                     0.15       1.15 r
  DFF_98/Q (dff_112)                       0.00       1.15 r
  U1211/Q (XOR2X1)                         0.59       1.74 f
  U1210/Q (XNOR3X1)                        0.39       2.13 f
  U1034/Q (XNOR3X1)                        0.41       2.54 f
  U1310/Q (XNOR2X2)                        0.60       3.14 r
  U1198/Q (OA21X1)                         0.44       3.58 r
  U1070/Q (AND2X1)                         0.35       3.93 r
  U1134/Z (NBUFFX2)                        0.35       4.28 r
  U1350/QN (NAND3X1)                       0.63       4.91 f
  U866/QN (NAND3X0)                        0.35       5.26 r
  U878/Z (NBUFFX2)                         0.41       5.68 r
  U1183/Q (AO21X1)                         0.97       6.65 r
  U492/QN (AOI221X1)                       0.33       6.98 f
  U1172/QN (NAND2X1)                       0.13       7.10 r
  DFF_186/D (dff_24)                       0.00       7.10 r
  DFF_186/Q_reg/D (DFFX1)                  0.05       7.15 r
  data arrival time                                   7.15

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_186/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.15
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_10/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_186/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_10/Q_reg/CLK (DFFX1)                 0.00       0.55 r
  DFF_10/Q_reg/Q (DFFX1)                   0.66       1.21 f
  DFF_10/Q (dff_200)                       0.00       1.21 f
  U1210/Q (XNOR3X1)                        0.92       2.13 f
  U1034/Q (XNOR3X1)                        0.41       2.54 f
  U1310/Q (XNOR2X2)                        0.60       3.14 r
  U1198/Q (OA21X1)                         0.44       3.58 r
  U1070/Q (AND2X1)                         0.35       3.93 r
  U1134/Z (NBUFFX2)                        0.35       4.28 r
  U1350/QN (NAND3X1)                       0.63       4.91 f
  U866/QN (NAND3X0)                        0.35       5.26 r
  U878/Z (NBUFFX2)                         0.41       5.68 r
  U1183/Q (AO21X1)                         0.97       6.65 r
  U492/QN (AOI221X1)                       0.33       6.98 f
  U1172/QN (NAND2X1)                       0.13       7.10 r
  DFF_186/D (dff_24)                       0.00       7.10 r
  DFF_186/Q_reg/D (DFFX1)                  0.05       7.15 r
  data arrival time                                   7.15

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_186/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.15
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_98/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_186/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_112            ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_98/Q_reg/CLK (DFFX2)                 0.00       0.55 r
  DFF_98/Q_reg/QN (DFFX2)                  0.44       0.99 r
  DFF_98/U3/ZN (INVX0)                     0.15       1.14 f
  DFF_98/Q (dff_112)                       0.00       1.14 f
  U1211/Q (XOR2X1)                         0.60       1.74 r
  U1210/Q (XNOR3X1)                        0.39       2.13 f
  U1034/Q (XNOR3X1)                        0.41       2.54 f
  U1310/Q (XNOR2X2)                        0.60       3.14 r
  U1198/Q (OA21X1)                         0.44       3.58 r
  U1070/Q (AND2X1)                         0.35       3.93 r
  U1134/Z (NBUFFX2)                        0.35       4.28 r
  U1350/QN (NAND3X1)                       0.63       4.91 f
  U866/QN (NAND3X0)                        0.35       5.26 r
  U878/Z (NBUFFX2)                         0.41       5.68 r
  U1183/Q (AO21X1)                         0.97       6.65 r
  U492/QN (AOI221X1)                       0.33       6.98 f
  U1172/QN (NAND2X1)                       0.13       7.10 r
  DFF_186/D (dff_24)                       0.00       7.10 r
  DFF_186/Q_reg/D (DFFX1)                  0.05       7.15 r
  data arrival time                                   7.15

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_186/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.15
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: g301 (input port clocked by CK)
  Endpoint: DFF_65/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     1.20       1.75 f
  g301 (in)                                0.02       1.77 f
  U1460/ZN (INVX0)                         0.46       2.23 r
  U567/QN (NAND3X0)                        0.62       2.85 f
  U1125/Q (AO21X1)                         0.74       3.59 f
  U1346/Z (NBUFFX2)                        0.37       3.96 f
  U556/QN (NAND4X0)                        0.61       4.58 r
  U1431/ZN (INVX0)                         0.33       4.91 f
  U1430/QN (NAND2X1)                       0.16       5.07 r
  U1433/Q (OA222X1)                        1.10       6.17 r
  U1720/QN (NOR2X0)                        0.17       6.34 f
  U543/Q (XOR2X1)                          0.46       6.80 r
  U542/Q (AO21X1)                          0.30       7.11 r
  DFF_65/D (dff_145)                       0.00       7.11 r
  DFF_65/Q_reg/D (DFFX1)                   0.05       7.15 r
  data arrival time                                   7.15

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_65/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.15
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_123/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_186/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_87             ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_123/Q_reg/CLK (DFFX2)                0.00       0.55 r
  DFF_123/Q_reg/QN (DFFX2)                 0.45       1.00 f
  DFF_123/U3/ZN (INVX1)                    0.14       1.15 r
  DFF_123/Q (dff_87)                       0.00       1.15 r
  U1211/Q (XOR2X1)                         0.60       1.74 f
  U1210/Q (XNOR3X1)                        0.39       2.13 f
  U1034/Q (XNOR3X1)                        0.41       2.54 f
  U1310/Q (XNOR2X2)                        0.60       3.14 r
  U1198/Q (OA21X1)                         0.44       3.58 r
  U1070/Q (AND2X1)                         0.35       3.93 r
  U1134/Z (NBUFFX2)                        0.35       4.28 r
  U1350/QN (NAND3X1)                       0.63       4.91 f
  U866/QN (NAND3X0)                        0.35       5.26 r
  U878/Z (NBUFFX2)                         0.41       5.68 r
  U1183/Q (AO21X1)                         0.97       6.65 r
  U492/QN (AOI221X1)                       0.33       6.98 f
  U1172/QN (NAND2X1)                       0.13       7.10 r
  DFF_186/D (dff_24)                       0.00       7.10 r
  DFF_186/Q_reg/D (DFFX1)                  0.05       7.15 r
  data arrival time                                   7.15

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_186/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.15
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: g98 (input port clocked by CK)
  Endpoint: DFF_199/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     1.20       1.75 r
  g98 (in)                                 0.01       1.76 r
  U1028/Z (NBUFFX2)                        0.18       1.94 r
  U1152/Z (NBUFFX2)                        0.33       2.27 r
  U1432/QN (NOR2X0)                        0.34       2.61 f
  U1190/Q (AND3X1)                         0.63       3.24 f
  U1053/QN (OAI21X1)                       0.52       3.76 r
  U1026/ZN (INVX0)                         0.54       4.30 f
  U642/Q (AO22X1)                          1.51       5.82 f
  U1473/QN (NAND2X0)                       0.27       6.09 r
  U1393/ZN (INVX0)                         0.25       6.34 f
  U641/Q (AO21X1)                          0.30       6.64 f
  U1193/Q (AO21X1)                         0.31       6.96 f
  U1219/QN (NAND2X1)                       0.15       7.10 r
  DFF_199/D (dff_11)                       0.00       7.10 r
  DFF_199/Q_reg/D (DFFX1)                  0.05       7.15 r
  data arrival time                                   7.15

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_199/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.15
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_128/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_44/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_128/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_128/Q_reg/Q (DFFX1)                  0.65       1.20 f
  DFF_128/Q (dff_82)                       0.00       1.20 f
  U1035/Q (XOR2X1)                         0.61       1.82 r
  U1034/Q (XNOR3X1)                        0.72       2.54 r
  U1310/Q (XNOR2X2)                        0.59       3.12 f
  U1198/Q (OA21X1)                         0.44       3.57 f
  U1070/Q (AND2X1)                         0.33       3.90 f
  U1134/Z (NBUFFX2)                        0.36       4.26 f
  U1103/Q (AND3X1)                         0.59       4.84 f
  U825/QN (NOR4X1)                         0.51       5.35 r
  U501/Q (AND4X1)                          0.44       5.79 r
  U864/QN (NAND2X1)                        0.18       5.96 f
  U1277/ZN (INVX0)                         0.28       6.24 r
  U1434/Q (AO21X1)                         0.39       6.63 r
  U499/QN (AOI221X1)                       0.33       6.95 f
  U1229/QN (NAND3X0)                       0.13       7.09 r
  DFF_44/D (dff_166)                       0.00       7.09 r
  DFF_44/Q_reg/D (DFFX1)                   0.05       7.14 r
  data arrival time                                   7.14

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_44/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.30       7.15
  data required time                                  7.15
  -----------------------------------------------------------
  data required time                                  7.15
  data arrival time                                  -7.14
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_98/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_44/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_112            ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_98/Q_reg/CLK (DFFX2)                 0.00       0.55 r
  DFF_98/Q_reg/QN (DFFX2)                  0.45       1.00 f
  DFF_98/U3/ZN (INVX0)                     0.15       1.15 r
  DFF_98/Q (dff_112)                       0.00       1.15 r
  U1211/Q (XOR2X1)                         0.59       1.74 f
  U1210/Q (XNOR3X1)                        0.39       2.13 f
  U1034/Q (XNOR3X1)                        0.41       2.54 f
  U1310/Q (XNOR2X2)                        0.58       3.12 f
  U1198/Q (OA21X1)                         0.44       3.57 f
  U1070/Q (AND2X1)                         0.33       3.90 f
  U1134/Z (NBUFFX2)                        0.36       4.26 f
  U1103/Q (AND3X1)                         0.59       4.84 f
  U825/QN (NOR4X1)                         0.51       5.35 r
  U501/Q (AND4X1)                          0.44       5.79 r
  U864/QN (NAND2X1)                        0.18       5.96 f
  U1277/ZN (INVX0)                         0.28       6.24 r
  U1434/Q (AO21X1)                         0.39       6.63 r
  U499/QN (AOI221X1)                       0.33       6.95 f
  U1229/QN (NAND3X0)                       0.13       7.09 r
  DFF_44/D (dff_166)                       0.00       7.09 r
  DFF_44/Q_reg/D (DFFX1)                   0.05       7.14 r
  data arrival time                                   7.14

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_44/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.30       7.15
  data required time                                  7.15
  -----------------------------------------------------------
  data required time                                  7.15
  data arrival time                                  -7.14
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_10/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_44/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_10/Q_reg/CLK (DFFX1)                 0.00       0.55 r
  DFF_10/Q_reg/Q (DFFX1)                   0.66       1.21 f
  DFF_10/Q (dff_200)                       0.00       1.21 f
  U1210/Q (XNOR3X1)                        0.92       2.13 f
  U1034/Q (XNOR3X1)                        0.41       2.54 f
  U1310/Q (XNOR2X2)                        0.58       3.12 f
  U1198/Q (OA21X1)                         0.44       3.57 f
  U1070/Q (AND2X1)                         0.33       3.90 f
  U1134/Z (NBUFFX2)                        0.36       4.26 f
  U1103/Q (AND3X1)                         0.59       4.84 f
  U825/QN (NOR4X1)                         0.51       5.35 r
  U501/Q (AND4X1)                          0.44       5.79 r
  U864/QN (NAND2X1)                        0.18       5.96 f
  U1277/ZN (INVX0)                         0.28       6.24 r
  U1434/Q (AO21X1)                         0.39       6.63 r
  U499/QN (AOI221X1)                       0.33       6.95 f
  U1229/QN (NAND3X0)                       0.13       7.09 r
  DFF_44/D (dff_166)                       0.00       7.09 r
  DFF_44/Q_reg/D (DFFX1)                   0.05       7.14 r
  data arrival time                                   7.14

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_44/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.30       7.15
  data required time                                  7.15
  -----------------------------------------------------------
  data required time                                  7.15
  data arrival time                                  -7.14
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_98/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_44/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_112            ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_98/Q_reg/CLK (DFFX2)                 0.00       0.55 r
  DFF_98/Q_reg/QN (DFFX2)                  0.44       0.99 r
  DFF_98/U3/ZN (INVX0)                     0.15       1.14 f
  DFF_98/Q (dff_112)                       0.00       1.14 f
  U1211/Q (XOR2X1)                         0.60       1.74 r
  U1210/Q (XNOR3X1)                        0.39       2.13 f
  U1034/Q (XNOR3X1)                        0.41       2.54 f
  U1310/Q (XNOR2X2)                        0.58       3.12 f
  U1198/Q (OA21X1)                         0.44       3.57 f
  U1070/Q (AND2X1)                         0.33       3.90 f
  U1134/Z (NBUFFX2)                        0.36       4.25 f
  U1103/Q (AND3X1)                         0.59       4.84 f
  U825/QN (NOR4X1)                         0.51       5.35 r
  U501/Q (AND4X1)                          0.44       5.79 r
  U864/QN (NAND2X1)                        0.18       5.96 f
  U1277/ZN (INVX0)                         0.28       6.24 r
  U1434/Q (AO21X1)                         0.39       6.63 r
  U499/QN (AOI221X1)                       0.33       6.95 f
  U1229/QN (NAND3X0)                       0.13       7.09 r
  DFF_44/D (dff_166)                       0.00       7.09 r
  DFF_44/Q_reg/D (DFFX1)                   0.05       7.14 r
  data arrival time                                   7.14

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_44/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.30       7.15
  data required time                                  7.15
  -----------------------------------------------------------
  data required time                                  7.15
  data arrival time                                  -7.14
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_123/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_44/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_87             ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_123/Q_reg/CLK (DFFX2)                0.00       0.55 r
  DFF_123/Q_reg/QN (DFFX2)                 0.45       1.00 f
  DFF_123/U3/ZN (INVX1)                    0.14       1.15 r
  DFF_123/Q (dff_87)                       0.00       1.15 r
  U1211/Q (XOR2X1)                         0.60       1.74 f
  U1210/Q (XNOR3X1)                        0.39       2.13 f
  U1034/Q (XNOR3X1)                        0.41       2.54 f
  U1310/Q (XNOR2X2)                        0.58       3.12 f
  U1198/Q (OA21X1)                         0.44       3.57 f
  U1070/Q (AND2X1)                         0.33       3.90 f
  U1134/Z (NBUFFX2)                        0.36       4.25 f
  U1103/Q (AND3X1)                         0.59       4.84 f
  U825/QN (NOR4X1)                         0.51       5.35 r
  U501/Q (AND4X1)                          0.44       5.79 r
  U864/QN (NAND2X1)                        0.18       5.96 f
  U1277/ZN (INVX0)                         0.28       6.24 r
  U1434/Q (AO21X1)                         0.39       6.63 r
  U499/QN (AOI221X1)                       0.33       6.95 f
  U1229/QN (NAND3X0)                       0.13       7.09 r
  DFF_44/D (dff_166)                       0.00       7.09 r
  DFF_44/Q_reg/D (DFFX1)                   0.05       7.14 r
  data arrival time                                   7.14

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_44/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.30       7.15
  data required time                                  7.15
  -----------------------------------------------------------
  data required time                                  7.15
  data arrival time                                  -7.14
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_123/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_44/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_87             ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_123/Q_reg/CLK (DFFX2)                0.00       0.55 r
  DFF_123/Q_reg/QN (DFFX2)                 0.45       1.00 r
  DFF_123/U3/ZN (INVX1)                    0.15       1.14 f
  DFF_123/Q (dff_87)                       0.00       1.14 f
  U1211/Q (XOR2X1)                         0.60       1.75 r
  U1210/Q (XNOR3X1)                        0.39       2.14 f
  U1034/Q (XNOR3X1)                        0.41       2.55 f
  U1310/Q (XNOR2X2)                        0.60       3.15 r
  U1198/Q (OA21X1)                         0.44       3.59 r
  U1070/Q (AND2X1)                         0.35       3.94 r
  U1134/Z (NBUFFX2)                        0.35       4.29 r
  U1200/QN (NAND3X1)                       0.63       4.91 f
  U1144/Z (NBUFFX2)                        0.37       5.28 f
  U865/QN (NAND3X0)                        0.36       5.64 r
  U1434/Q (AO21X1)                         0.99       6.63 r
  U499/QN (AOI221X1)                       0.33       6.95 f
  U1229/QN (NAND3X0)                       0.13       7.09 r
  DFF_44/D (dff_166)                       0.00       7.09 r
  DFF_44/Q_reg/D (DFFX1)                   0.05       7.13 r
  data arrival time                                   7.13

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_44/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.30       7.15
  data required time                                  7.15
  -----------------------------------------------------------
  data required time                                  7.15
  data arrival time                                  -7.13
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_17/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_2/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_17/Q_reg/CLK (DFFX1)                 0.00       0.55 r
  DFF_17/Q_reg/Q (DFFX1)                   0.67       1.22 f
  DFF_17/Q (dff_193)                       0.00       1.22 f
  U1241/Q (AND2X1)                         0.97       2.19 f
  U1073/QN (NAND2X1)                       0.17       2.36 r
  U1264/QN (NOR3X0)                        1.08       3.44 f
  U1258/QN (NOR2X0)                        0.36       3.80 r
  U1257/Z (NBUFFX2)                        0.42       4.23 r
  U451/Q (XOR2X1)                          0.61       4.84 f
  U1451/QN (NAND2X0)                       0.27       5.11 r
  U1050/QN (NAND3X0)                       0.20       5.31 f
  U1248/QN (NAND2X1)                       0.17       5.48 r
  U1595/QN (NAND2X0)                       0.55       6.03 f
  U344/Q (AO221X1)                         0.60       6.63 f
  U341/QN (NAND3X0)                        0.15       6.79 r
  U1326/QN (NAND2X1)                       0.18       6.96 f
  U1260/QN (NAND2X1)                       0.14       7.10 r
  DFF_2/D (dff_208)                        0.00       7.10 r
  DFF_2/Q_reg/D (DFFX1)                    0.05       7.15 r
  data arrival time                                   7.15

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_2/Q_reg/CLK (DFFX1)                  0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.15
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_140/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_151/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_140/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_140/Q_reg/Q (DFFX1)                  0.67       1.22 f
  DFF_140/Q (dff_70)                       0.00       1.22 f
  U1351/QN (NAND2X0)                       1.04       2.26 r
  U1316/QN (NOR2X0)                        0.38       2.64 f
  U756/Q (AND2X1)                          0.36       3.00 f
  U1299/Q (AND2X1)                         1.14       4.14 f
  U599/Q (AND2X1)                          0.35       4.50 f
  U598/Q (AND2X1)                          0.75       5.25 f
  U1184/QN (NAND2X0)                       0.52       5.77 r
  U1055/QN (NOR2X0)                        0.38       6.15 f
  U597/Q (AO21X1)                          0.33       6.48 f
  U1637/ZN (INVX0)                         0.26       6.74 r
  U1634/Q (OA21X1)                         0.36       7.10 r
  DFF_151/D (dff_59)                       0.00       7.10 r
  DFF_151/Q_reg/D (DFFX1)                  0.05       7.15 r
  data arrival time                                   7.15

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_151/Q_reg/CLK (DFFX1)                0.00       7.45 r
  library setup time                      -0.29       7.16
  data required time                                  7.16
  -----------------------------------------------------------
  data required time                                  7.16
  data arrival time                                  -7.15
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_127/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_44/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max
  dff_83             ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_127/Q_reg/CLK (DFFX1)                0.00       0.55 r
  DFF_127/Q_reg/QN (DFFX1)                 0.46       1.01 r
  DFF_127/U3/ZN (INVX0)                    0.15       1.17 f
  DFF_127/Q (dff_83)                       0.00       1.17 f
  U1036/Q (XNOR2X1)                        0.63       1.80 r
  U1034/Q (XNOR3X1)                        0.74       2.54 r
  U1310/Q (XNOR2X2)                        0.61       3.15 r
  U1198/Q (OA21X1)                         0.44       3.59 r
  U1070/Q (AND2X1)                         0.35       3.93 r
  U1134/Z (NBUFFX2)                        0.35       4.29 r
  U1200/QN (NAND3X1)                       0.63       4.91 f
  U1144/Z (NBUFFX2)                        0.37       5.28 f
  U865/QN (NAND3X0)                        0.36       5.64 r
  U1434/Q (AO21X1)                         0.99       6.63 r
  U499/QN (AOI221X1)                       0.33       6.95 f
  U1229/QN (NAND3X0)                       0.13       7.09 r
  DFF_44/D (dff_166)                       0.00       7.09 r
  DFF_44/Q_reg/D (DFFX1)                   0.05       7.13 r
  data arrival time                                   7.13

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_44/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.30       7.15
  data required time                                  7.15
  -----------------------------------------------------------
  data required time                                  7.15
  data arrival time                                  -7.13
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: DFF_47/Q_reg
              (rising edge-triggered flip-flop clocked by CK)
  Endpoint: DFF_44/Q_reg
            (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  DFF_47/Q_reg/CLK (DFFX1)                 0.00       0.55 r
  DFF_47/Q_reg/Q (DFFX1)                   0.68       1.23 f
  DFF_47/Q (dff_163)                       0.00       1.23 f
  U1476/ZN (INVX0)                         1.05       2.27 r
  U880/QN (NOR4X0)                         0.46       2.73 f
  U1105/Q (AND3X1)                         0.97       3.70 f
  U834/QN (NAND3X0)                        0.59       4.29 r
  U1194/Q (AND3X1)                         1.00       5.29 r
  U867/QN (NAND2X1)                        0.17       5.45 f
  U876/QN (NOR2X0)                         0.18       5.64 r
  U864/QN (NAND2X1)                        0.33       5.96 f
  U1277/ZN (INVX0)                         0.28       6.24 r
  U1434/Q (AO21X1)                         0.39       6.63 r
  U499/QN (AOI221X1)                       0.33       6.95 f
  U1229/QN (NAND3X0)                       0.13       7.09 r
  DFF_44/D (dff_166)                       0.00       7.09 r
  DFF_44/Q_reg/D (DFFX1)                   0.05       7.13 r
  data arrival time                                   7.13

  clock CK (rise edge)                     7.20       7.20
  clock network delay (ideal)              0.55       7.75
  clock uncertainty                       -0.30       7.45
  DFF_44/Q_reg/CLK (DFFX1)                 0.00       7.45 r
  library setup time                      -0.30       7.15
  data required time                                  7.15
  -----------------------------------------------------------
  data required time                                  7.15
  data arrival time                                  -7.13
  -----------------------------------------------------------
  slack (MET)                                         0.01


1
