{"vcs1":{"timestamp_begin":1759466543.696527103, "rt":0.89, "ut":0.37, "st":0.14}}
{"vcselab":{"timestamp_begin":1759466544.648349183, "rt":0.53, "ut":0.17, "st":0.06}}
{"link":{"timestamp_begin":1759466545.223038747, "rt":0.35, "ut":0.09, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1759466543.396854315}
{"VCS_COMP_START_TIME": 1759466543.396854315}
{"VCS_COMP_END_TIME": 1759466546.298707301}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/top_tb.sv -debug_access+all -full64 +incdir+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/AXI+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./include+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim +define+prog0 +prog_path=/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/prog0 +rdcycle=1 +notimingcheck"}
{"vcs1": {"peak_mem": 372124}}
{"vcselab": {"peak_mem": 229660}}
