{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1539164082554 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1539164082554 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 10 04:34:42 2018 " "Processing started: Wed Oct 10 04:34:42 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1539164082554 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1539164082554 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Latches -c Latches " "Command: quartus_map --read_settings_files=on --write_settings_files=off Latches -c Latches" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1539164082554 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1539164083819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latches.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latches.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Latches-FlipFlop " "Found design unit 1: Latches-FlipFlop" {  } { { "Latches.vhd" "" { Text "C:/VHDL_Source/Latches/Latches.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539164085423 ""} { "Info" "ISGN_ENTITY_NAME" "1 Latches " "Found entity 1: Latches" {  } { { "Latches.vhd" "" { Text "C:/VHDL_Source/Latches/Latches.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539164085423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539164085423 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Latches " "Elaborating entity \"Latches\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1539164085706 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "EntryV Latches.vhd(14) " "VHDL Signal Declaration warning at Latches.vhd(14): used explicit default value for signal \"EntryV\" because signal was never assigned a value" {  } { { "Latches.vhd" "" { Text "C:/VHDL_Source/Latches/Latches.vhd" 14 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1539164085714 "|Latches"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OutV Latches.vhd(15) " "Verilog HDL or VHDL warning at Latches.vhd(15): object \"OutV\" assigned a value but never read" {  } { { "Latches.vhd" "" { Text "C:/VHDL_Source/Latches/Latches.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1539164085714 "|Latches"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Set Latches.vhd(23) " "VHDL Process Statement warning at Latches.vhd(23): signal \"Set\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Latches.vhd" "" { Text "C:/VHDL_Source/Latches/Latches.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1539164085714 "|Latches"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q " "Inserted always-enabled tri-state buffer between \"Q\" and its non-tri-state driver." {  } { { "Latches.vhd" "" { Text "C:/VHDL_Source/Latches/Latches.vhd" 6 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1539164086734 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1539164086734 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "S GND pin " "The pin \"S\" is fed by GND" {  } { { "Latches.vhd" "" { Text "C:/VHDL_Source/Latches/Latches.vhd" 6 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1539164086734 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Quartus II" 0 -1 1539164086734 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Q\" is moved to its source" {  } { { "Latches.vhd" "" { Text "C:/VHDL_Source/Latches/Latches.vhd" 6 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1539164086734 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "Quartus II" 0 -1 1539164086734 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_HDR" "" "One or more bidirs are fed by always-enabled (GND-fed) open-drain buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_SUB" "S " "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidir \"S\" is set to GND" {  } { { "Latches.vhd" "" { Text "C:/VHDL_Source/Latches/Latches.vhd" 6 -1 0 } }  } 0 13037 "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidir \"%1!s!\" is set to GND" 0 0 "Quartus II" 0 -1 1539164086734 ""}  } {  } 0 13036 "One or more bidirs are fed by always-enabled (GND-fed) open-drain buffers" 0 0 "Quartus II" 0 -1 1539164086734 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "Q~synth " "Node \"Q~synth\"" {  } { { "Latches.vhd" "" { Text "C:/VHDL_Source/Latches/Latches.vhd" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539164086765 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1539164086765 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1539164087342 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539164087342 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Temp " "No output dependent on input pin \"Temp\"" {  } { { "Latches.vhd" "" { Text "C:/VHDL_Source/Latches/Latches.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539164088253 "|Latches|Temp"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reset " "No output dependent on input pin \"Reset\"" {  } { { "Latches.vhd" "" { Text "C:/VHDL_Source/Latches/Latches.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539164088253 "|Latches|Reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1539164088253 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8 " "Implemented 8 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1539164088253 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1539164088253 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1539164088253 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1539164088253 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1539164088253 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4651 " "Peak virtual memory: 4651 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1539164088300 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 10 04:34:48 2018 " "Processing ended: Wed Oct 10 04:34:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1539164088300 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1539164088300 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1539164088300 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1539164088300 ""}
