Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Jul 13 22:53:02 2025
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file cpu_control_sets_placed.rpt
| Design       : cpu
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     0 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               8 |            7 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             192 |          135 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+----------------------------+------------------+------------------+----------------+--------------+
|   Clock Signal   |        Enable Signal       | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+----------------------------+------------------+------------------+----------------+--------------+
|  i_clk_IBUF_BUFG |                            | i_reset_IBUF     |                7 |              8 |         1.14 |
|  i_clk_IBUF_BUFG | pc_inst/E[0]               | i_reset_IBUF     |               22 |             32 |         1.45 |
|  i_clk_IBUF_BUFG | pc_inst/o_addr_reg[2]_1[0] | i_reset_IBUF     |               24 |             32 |         1.33 |
|  i_clk_IBUF_BUFG | pc_inst/o_addr_reg[5]_1[0] | i_reset_IBUF     |               20 |             32 |         1.60 |
|  i_clk_IBUF_BUFG | pc_inst/o_addr_reg[2]_2[0] | i_reset_IBUF     |               28 |             32 |         1.14 |
|  i_clk_IBUF_BUFG | pc_inst/o_addr_reg[4]_2[0] | i_reset_IBUF     |               19 |             32 |         1.68 |
|  i_clk_IBUF_BUFG | pc_inst/o_addr_reg[7]_9[0] | i_reset_IBUF     |               22 |             32 |         1.45 |
+------------------+----------------------------+------------------+------------------+----------------+--------------+


