#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Jan 22 18:47:27 2025
# Process ID: 26892
# Current directory: c:/Users/Suchet Gopal/Desktop/cmod_project/scripts/project/cmod_a7.runs/synth_1
# Command line: vivado.exe -log block_design_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source block_design_wrapper.tcl
# Log file: c:/Users/Suchet Gopal/Desktop/cmod_project/scripts/project/cmod_a7.runs/synth_1/block_design_wrapper.vds
# Journal file: c:/Users/Suchet Gopal/Desktop/cmod_project/scripts/project/cmod_a7.runs/synth_1\vivado.jou
# Running On: Suchets-Laptop, OS: Windows, CPU Frequency: 3072 MHz, CPU Physical cores: 16, Host memory: 33777 MB
#-----------------------------------------------------------
source block_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Suchet Gopal/Desktop/cmod_project/hdl'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top block_design_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 32080
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1294.422 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'block_design_wrapper' [c:/Users/Suchet Gopal/Desktop/cmod_project/scripts/project/cmod_a7.gen/sources_1/bd/block_design/hdl/block_design_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'block_design' [c:/Users/Suchet Gopal/Desktop/cmod_project/scripts/project/cmod_a7.gen/sources_1/bd/block_design/synth/block_design.v:12]
INFO: [Synth 8-6157] synthesizing module 'block_design_clk_wiz_0_0' [c:/Users/Suchet Gopal/Desktop/cmod_project/scripts/project/cmod_a7.runs/synth_1/.Xil/Vivado-26892-Suchets-Laptop/realtime/block_design_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'block_design_clk_wiz_0_0' (0#1) [c:/Users/Suchet Gopal/Desktop/cmod_project/scripts/project/cmod_a7.runs/synth_1/.Xil/Vivado-26892-Suchets-Laptop/realtime/block_design_clk_wiz_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'locked' of module 'block_design_clk_wiz_0_0' is unconnected for instance 'clk_wiz_0' [c:/Users/Suchet Gopal/Desktop/cmod_project/scripts/project/cmod_a7.gen/sources_1/bd/block_design/synth/block_design.v:73]
WARNING: [Synth 8-7023] instance 'clk_wiz_0' of module 'block_design_clk_wiz_0_0' has 4 connections declared, but only 3 given [c:/Users/Suchet Gopal/Desktop/cmod_project/scripts/project/cmod_a7.gen/sources_1/bd/block_design/synth/block_design.v:73]
INFO: [Synth 8-6157] synthesizing module 'block_design_czt_spi_core_0_0' [c:/Users/Suchet Gopal/Desktop/cmod_project/scripts/project/cmod_a7.runs/synth_1/.Xil/Vivado-26892-Suchets-Laptop/realtime/block_design_czt_spi_core_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'block_design_czt_spi_core_0_0' (0#1) [c:/Users/Suchet Gopal/Desktop/cmod_project/scripts/project/cmod_a7.runs/synth_1/.Xil/Vivado-26892-Suchets-Laptop/realtime/block_design_czt_spi_core_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'block_design' (0#1) [c:/Users/Suchet Gopal/Desktop/cmod_project/scripts/project/cmod_a7.gen/sources_1/bd/block_design/synth/block_design.v:12]
INFO: [Synth 8-6155] done synthesizing module 'block_design_wrapper' (0#1) [c:/Users/Suchet Gopal/Desktop/cmod_project/scripts/project/cmod_a7.gen/sources_1/bd/block_design/hdl/block_design_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1294.422 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1294.422 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1294.422 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1294.422 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Suchet Gopal/Desktop/cmod_project/scripts/project/cmod_a7.gen/sources_1/bd/block_design/ip/block_design_clk_wiz_0_0/block_design_clk_wiz_0_0/block_design_clk_wiz_0_0_in_context.xdc] for cell 'block_design_i/clk_wiz_0'
Finished Parsing XDC File [c:/Users/Suchet Gopal/Desktop/cmod_project/scripts/project/cmod_a7.gen/sources_1/bd/block_design/ip/block_design_clk_wiz_0_0/block_design_clk_wiz_0_0/block_design_clk_wiz_0_0_in_context.xdc] for cell 'block_design_i/clk_wiz_0'
Parsing XDC File [c:/Users/Suchet Gopal/Desktop/cmod_project/scripts/project/cmod_a7.gen/sources_1/bd/block_design/ip/block_design_czt_spi_core_0_0/block_design_czt_spi_core_0_0/block_design_czt_spi_core_0_0_in_context.xdc] for cell 'block_design_i/czt_spi_core_0'
Finished Parsing XDC File [c:/Users/Suchet Gopal/Desktop/cmod_project/scripts/project/cmod_a7.gen/sources_1/bd/block_design/ip/block_design_czt_spi_core_0_0/block_design_czt_spi_core_0_0/block_design_czt_spi_core_0_0_in_context.xdc] for cell 'block_design_i/czt_spi_core_0'
Parsing XDC File [c:/Users/Suchet Gopal/Desktop/cmod_project/hdl/cmod_a7.xdc]
Finished Parsing XDC File [c:/Users/Suchet Gopal/Desktop/cmod_project/hdl/cmod_a7.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Suchet Gopal/Desktop/cmod_project/hdl/cmod_a7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/block_design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/block_design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/Suchet Gopal/Desktop/cmod_project/scripts/project/cmod_a7.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [c:/Users/Suchet Gopal/Desktop/cmod_project/scripts/project/cmod_a7.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1294.422 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1294.422 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1294.422 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1294.422 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  {c:/Users/Suchet Gopal/Desktop/cmod_project/scripts/project/cmod_a7.gen/sources_1/bd/block_design/ip/block_design_clk_wiz_0_0/block_design_clk_wiz_0_0/block_design_clk_wiz_0_0_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  {c:/Users/Suchet Gopal/Desktop/cmod_project/scripts/project/cmod_a7.gen/sources_1/bd/block_design/ip/block_design_clk_wiz_0_0/block_design_clk_wiz_0_0/block_design_clk_wiz_0_0_in_context.xdc}, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for block_design_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for block_design_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for block_design_i/czt_spi_core_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1294.422 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1294.422 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1294.422 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1294.422 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1294.422 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1294.422 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1294.422 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1294.422 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1294.422 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1294.422 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1294.422 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1294.422 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |block_design_clk_wiz_0_0      |         1|
|2     |block_design_czt_spi_core_0_0 |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+----------------------------+------+
|      |Cell                        |Count |
+------+----------------------------+------+
|1     |block_design_clk_wiz_0      |     1|
|2     |block_design_czt_spi_core_0 |     1|
|3     |IBUF                        |     6|
|4     |OBUF                        |     7|
+------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1294.422 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 1294.422 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1294.422 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1294.422 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1294.422 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: acdb06e4
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1294.422 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'c:/Users/Suchet Gopal/Desktop/cmod_project/scripts/project/cmod_a7.runs/synth_1/block_design_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file block_design_wrapper_utilization_synth.rpt -pb block_design_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan 22 18:48:08 2025...
