[INF:CM0023] Creating log file ../../build/regression/OneNetModPortGeneric/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[WRN:PA0205] dut.v:2:1: No timescale set for "dut".

[WRN:PA0205] dut.v:9:1: No timescale set for "ConnectTB".

[WRN:PA0205] dut.v:22:1: No timescale set for "middle".

[WRN:PA0205] dut.v:26:1: No timescale set for "SUB".

[WRN:PA0205] dut.v:30:1: No timescale set for "OBSERVER".

[WRN:PA0205] tb.v:1:1: No timescale set for "TESTBENCH".

[WRN:PA0205] tb.v:15:1: No timescale set for "TOP".

[INF:CP0300] Compilation...

[INF:CP0304] dut.v:9:1: Compile interface "work@ConnectTB".

[INF:CP0303] dut.v:30:1: Compile module "work@OBSERVER".

[INF:CP0303] dut.v:26:1: Compile module "work@SUB".

[INF:CP0303] tb.v:15:1: Compile module "work@TOP".

[INF:CP0303] dut.v:2:1: Compile module "work@dut".

[INF:CP0303] dut.v:22:1: Compile module "work@middle".

[INF:CP0306] tb.v:1:1: Compile program "work@TESTBENCH".

[WRN:CP0310] dut.v:30:27: Port "intf" definition missing its direction (input, output, inout).

[WRN:CP0310] dut.v:22:26: Port "intf" definition missing its direction (input, output, inout).

[WRN:CP0314] tb.v:1:1: Using programs is discouraged "work@TESTBENCH", programs are obsoleted by UVM.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] tb.v:15:1: Top level module "work@TOP".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 4.

[NTE:EL0510] Nb instances: 6.

[NTE:EL0511] Nb leaf instances: 2.

[INF:UH0706] Creating UHDM Model...

[INF:UH0708] Writing UHDM DB: ../../build/regression/OneNetModPortGeneric/slpp_unit/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/OneNetModPortGeneric/slpp_unit/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/OneNetModPortGeneric/slpp_unit/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@TOP), id:184
|vpiName:work@TOP
|uhdmallInterfaces:
\_interface: work@ConnectTB (work@ConnectTB), id:189 dut.v:9:1: , endln:20:13, parent:work@TOP, parID:184
  |vpiFullName:work@ConnectTB
  |vpiDefName:work@ConnectTB
  |vpiNet:
  \_logic_net: (work@ConnectTB.drive), id:190, line:10:9, endln:10:14, parent:work@ConnectTB, parID:189
    |vpiName:drive
    |vpiFullName:work@ConnectTB.drive
    |vpiNetType:36
    |vpiParent:
    \_interface: work@ConnectTB (work@ConnectTB), id:189 dut.v:9:1: , endln:20:13, parent:work@TOP, parID:184
  |vpiNet:
  \_logic_net: (work@ConnectTB.observe), id:191, line:11:9, endln:11:16, parent:work@ConnectTB, parID:189
    |vpiName:observe
    |vpiFullName:work@ConnectTB.observe
    |vpiNetType:36
    |vpiParent:
    \_interface: work@ConnectTB (work@ConnectTB), id:189 dut.v:9:1: , endln:20:13, parent:work@TOP, parID:184
  |vpiParent:
  \_design: (work@TOP), id:184
  |vpiModport:
  \_modport: (dut), id:192, line:12:11, endln:12:14, parent:work@ConnectTB, parID:189
    |vpiParent:
    \_interface: work@ConnectTB (work@ConnectTB), id:189 dut.v:9:1: , endln:20:13, parent:work@TOP, parID:184
    |vpiName:dut
    |vpiIODecl:
    \_io_decl: (drive), id:193, line:13:11, endln:13:16
      |vpiDirection:1
      |vpiName:drive
    |vpiIODecl:
    \_io_decl: (observe), id:194, line:14:12, endln:14:19
      |vpiDirection:2
      |vpiName:observe
  |vpiModport:
  \_modport: (tb), id:195, line:16:11, endln:16:13, parent:work@ConnectTB, parID:189
    |vpiParent:
    \_interface: work@ConnectTB (work@ConnectTB), id:189 dut.v:9:1: , endln:20:13, parent:work@TOP, parID:184
    |vpiName:tb
    |vpiIODecl:
    \_io_decl: (drive), id:196, line:17:12, endln:17:17
      |vpiDirection:2
      |vpiName:drive
    |vpiIODecl:
    \_io_decl: (observe), id:197, line:18:11, endln:18:18
      |vpiDirection:1
      |vpiName:observe
|uhdmallPrograms:
\_program: work@TESTBENCH (work@TESTBENCH), id:185 tb.v:1:1: , endln:12:11, parent:work@TOP, parID:184
  |vpiFullName:work@TESTBENCH
  |vpiDefName:work@TESTBENCH
  |vpiNet:
  \_logic_net: (work@TESTBENCH.intf), id:187, line:1:31, endln:1:35, parent:work@TESTBENCH, parID:185
    |vpiName:intf
    |vpiFullName:work@TESTBENCH.intf
    |vpiParent:
    \_program: work@TESTBENCH (work@TESTBENCH), id:185 tb.v:1:1: , endln:12:11, parent:work@TOP, parID:184
  |vpiParent:
  \_design: (work@TOP), id:184
  |vpiProcess:
  \_initial: , id:18, line:2:3, endln:11:6, parent:work@TESTBENCH, parID:185
    |vpiStmt:
    \_begin: (work@TESTBENCH), id:19, line:2:11, endln:11:6, parID:18
      |vpiFullName:work@TESTBENCH
      |vpiParent:
      \_initial: , id:18, line:2:3, endln:11:6, parent:work@TESTBENCH, parID:185
      |vpiStmt:
      \_sys_func_call: ($dumpfile), id:20, line:3:5, endln:3:26, parent:work@TESTBENCH, parID:19
        |vpiArgument:
        \_constant: , id:21, line:3:15, endln:3:25, parent:$dumpfile, parID:20
          |vpiDecompile:test.vcd
          |vpiSize:8
          |STRING:test.vcd
          |vpiParent:
          \_sys_func_call: ($dumpfile), id:20, line:3:5, endln:3:26, parent:work@TESTBENCH, parID:19
          |vpiConstType:6
        |vpiName:$dumpfile
        |vpiParent:
        \_begin: (work@TESTBENCH), id:19, line:2:11, endln:11:6, parID:18
      |vpiStmt:
      \_sys_func_call: ($dumpvars), id:22, line:4:5, endln:4:14, parent:work@TESTBENCH, parID:19
        |vpiName:$dumpvars
        |vpiParent:
        \_begin: (work@TESTBENCH), id:19, line:2:11, endln:11:6, parID:18
      |vpiStmt:
      \_sys_func_call: ($monitor), id:23, line:5:5, endln:5:71, parent:work@TESTBENCH, parID:19
        |vpiArgument:
        \_constant: , id:24, line:5:14, endln:5:39, parent:$monitor, parID:23
          |vpiDecompile:@%0dns i = %0d, o = %0d
          |vpiSize:23
          |STRING:@%0dns i = %0d, o = %0d
          |vpiParent:
          \_sys_func_call: ($monitor), id:23, line:5:5, endln:5:71, parent:work@TESTBENCH, parID:19
          |vpiConstType:6
        |vpiArgument:
        \_sys_func_call: ($time), id:25, line:5:40, endln:5:45, parent:$monitor, parID:23
          |vpiName:$time
          |vpiParent:
          \_sys_func_call: ($monitor), id:23, line:5:5, endln:5:71, parent:work@TESTBENCH, parID:19
        |vpiArgument:
        \_hier_path: (intf.drive), id:26, line:5:46, endln:5:56, parent:$monitor, parID:23
          |vpiParent:
          \_sys_func_call: ($monitor), id:23, line:5:5, endln:5:71, parent:work@TESTBENCH, parID:19
          |vpiName:intf.drive
          |vpiActual:
          \_ref_obj: (intf), id:27, line:5:46, endln:5:50, parent:intf.drive, parID:26
            |vpiParent:
            \_hier_path: (intf.drive), id:26, line:5:46, endln:5:56, parent:$monitor, parID:23
            |vpiName:intf
          |vpiActual:
          \_ref_obj: (drive), id:28, line:5:51, endln:5:56
            |vpiName:drive
        |vpiArgument:
        \_hier_path: (intf.observe), id:29, line:5:58, endln:5:70, parent:$monitor, parID:23
          |vpiParent:
          \_sys_func_call: ($monitor), id:23, line:5:5, endln:5:71, parent:work@TESTBENCH, parID:19
          |vpiName:intf.observe
          |vpiActual:
          \_ref_obj: (intf), id:30, line:5:58, endln:5:62, parent:intf.observe, parID:29
            |vpiParent:
            \_hier_path: (intf.observe), id:29, line:5:58, endln:5:70, parent:$monitor, parID:23
            |vpiName:intf
          |vpiActual:
          \_ref_obj: (observe), id:31, line:5:63, endln:5:70
            |vpiName:observe
        |vpiName:$monitor
        |vpiParent:
        \_begin: (work@TESTBENCH), id:19, line:2:11, endln:11:6, parID:18
      |vpiStmt:
      \_assignment: , id:36, line:6:5, endln:6:19, parent:work@TESTBENCH, parID:19
        |vpiParent:
        \_begin: (work@TESTBENCH), id:19, line:2:11, endln:11:6, parID:18
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , id:35, line:6:18, endln:6:19, parID:36
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_assignment: , id:36, line:6:5, endln:6:19, parent:work@TESTBENCH, parID:19
          |vpiConstType:9
        |vpiLhs:
        \_hier_path: (intf.drive), id:32, line:6:5, endln:6:15, parent:work@TESTBENCH, parID:19
          |vpiParent:
          \_begin: (work@TESTBENCH), id:19, line:2:11, endln:11:6, parID:18
          |vpiName:intf.drive
          |vpiActual:
          \_ref_obj: (intf), id:33, parent:intf.drive, parID:32
            |vpiParent:
            \_hier_path: (intf.drive), id:32, line:6:5, endln:6:15, parent:work@TESTBENCH, parID:19
            |vpiName:intf
          |vpiActual:
          \_ref_obj: (drive), id:34
            |vpiName:drive
      |vpiStmt:
      \_delay_control: , id:37, line:7:5, endln:7:7, parent:work@TESTBENCH, parID:19
        |vpiParent:
        \_begin: (work@TESTBENCH), id:19, line:2:11, endln:11:6, parID:18
        |#1
        |vpiStmt:
        \_immediate_assert: , id:50, line:7:8, endln:7:106, parID:37
          |vpiParent:
          \_delay_control: , id:37, line:7:5, endln:7:7, parent:work@TESTBENCH, parID:19
          |vpiExpr:
          \_operation: , id:41, line:7:15, endln:7:41, parID:50
            |vpiParent:
            \_immediate_assert: , id:50, line:7:8, endln:7:106, parID:37
            |vpiOpType:14
            |vpiOperand:
            \_hier_path: (intf.drive), id:38, line:7:15, endln:7:25, parID:37
              |vpiParent:
              \_delay_control: , id:37, line:7:5, endln:7:7, parent:work@TESTBENCH, parID:19
              |vpiName:intf.drive
              |vpiActual:
              \_ref_obj: (intf), id:39, line:7:15, endln:7:19, parent:intf.drive, parID:38
                |vpiParent:
                \_hier_path: (intf.drive), id:38, line:7:15, endln:7:25, parID:37
                |vpiName:intf
              |vpiActual:
              \_ref_obj: (drive), id:40, line:7:20, endln:7:25
                |vpiName:drive
            |vpiOperand:
            \_hier_path: (intf.observe), id:42, line:7:29, endln:7:41, parID:41
              |vpiParent:
              \_operation: , id:41, line:7:15, endln:7:41, parID:50
              |vpiName:intf.observe
              |vpiActual:
              \_ref_obj: (intf), id:43, line:7:29, endln:7:33, parent:intf.observe, parID:42
                |vpiParent:
                \_hier_path: (intf.observe), id:42, line:7:29, endln:7:41, parID:41
                |vpiName:intf
              |vpiActual:
              \_ref_obj: (observe), id:44, line:7:34, endln:7:41
                |vpiName:observe
          |vpiStmt:
          \_sys_func_call: ($display), id:45, line:7:43, endln:7:58, parID:50
            |vpiArgument:
            \_constant: , id:46, line:7:52, endln:7:57, parent:$display, parID:45
              |vpiDecompile:OK!
              |vpiSize:3
              |STRING:OK!
              |vpiParent:
              \_sys_func_call: ($display), id:45, line:7:43, endln:7:58, parID:50
              |vpiConstType:6
            |vpiName:$display
            |vpiParent:
            \_immediate_assert: , id:50, line:7:8, endln:7:106, parID:37
          |vpiElseStmt:
          \_sys_func_call: ($fatal), id:47, line:7:65, endln:7:105, parID:50
            |vpiArgument:
            \_constant: , id:48, line:7:72, endln:7:73, parent:$fatal, parID:47
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiParent:
              \_sys_func_call: ($fatal), id:47, line:7:65, endln:7:105, parID:50
              |vpiConstType:9
            |vpiArgument:
            \_constant: , id:49, line:7:75, endln:7:104, parent:$fatal, parID:47
              |vpiDecompile:intf.drive != intf.observe!
              |vpiSize:27
              |STRING:intf.drive != intf.observe!
              |vpiParent:
              \_sys_func_call: ($fatal), id:47, line:7:65, endln:7:105, parID:50
              |vpiConstType:6
            |vpiName:$fatal
            |vpiParent:
            \_immediate_assert: , id:50, line:7:8, endln:7:106, parID:37
      |vpiStmt:
      \_delay_control: , id:51, line:8:5, endln:8:9, parent:work@TESTBENCH, parID:19
        |vpiParent:
        \_begin: (work@TESTBENCH), id:19, line:2:11, endln:11:6, parID:18
        |#100
        |vpiStmt:
        \_assignment: , id:56, line:8:10, endln:8:24, parID:51
          |vpiParent:
          \_delay_control: , id:51, line:8:5, endln:8:9, parent:work@TESTBENCH, parID:19
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , id:55, line:8:23, endln:8:24, parID:56
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiParent:
            \_assignment: , id:56, line:8:10, endln:8:24, parID:51
            |vpiConstType:9
          |vpiLhs:
          \_hier_path: (intf.drive), id:52, line:8:10, endln:8:20, parID:51
            |vpiParent:
            \_delay_control: , id:51, line:8:5, endln:8:9, parent:work@TESTBENCH, parID:19
            |vpiName:intf.drive
            |vpiActual:
            \_ref_obj: (intf), id:53, parent:intf.drive, parID:52
              |vpiParent:
              \_hier_path: (intf.drive), id:52, line:8:10, endln:8:20, parID:51
              |vpiName:intf
            |vpiActual:
            \_ref_obj: (drive), id:54
              |vpiName:drive
      |vpiStmt:
      \_delay_control: , id:57, line:9:5, endln:9:7, parent:work@TESTBENCH, parID:19
        |vpiParent:
        \_begin: (work@TESTBENCH), id:19, line:2:11, endln:11:6, parID:18
        |#1
        |vpiStmt:
        \_immediate_assert: , id:70, line:9:8, endln:9:106, parID:57
          |vpiParent:
          \_delay_control: , id:57, line:9:5, endln:9:7, parent:work@TESTBENCH, parID:19
          |vpiExpr:
          \_operation: , id:61, line:9:15, endln:9:41, parID:70
            |vpiParent:
            \_immediate_assert: , id:70, line:9:8, endln:9:106, parID:57
            |vpiOpType:14
            |vpiOperand:
            \_hier_path: (intf.drive), id:58, line:9:15, endln:9:25, parID:57
              |vpiParent:
              \_delay_control: , id:57, line:9:5, endln:9:7, parent:work@TESTBENCH, parID:19
              |vpiName:intf.drive
              |vpiActual:
              \_ref_obj: (intf), id:59, line:9:15, endln:9:19, parent:intf.drive, parID:58
                |vpiParent:
                \_hier_path: (intf.drive), id:58, line:9:15, endln:9:25, parID:57
                |vpiName:intf
              |vpiActual:
              \_ref_obj: (drive), id:60, line:9:20, endln:9:25
                |vpiName:drive
            |vpiOperand:
            \_hier_path: (intf.observe), id:62, line:9:29, endln:9:41, parID:61
              |vpiParent:
              \_operation: , id:61, line:9:15, endln:9:41, parID:70
              |vpiName:intf.observe
              |vpiActual:
              \_ref_obj: (intf), id:63, line:9:29, endln:9:33, parent:intf.observe, parID:62
                |vpiParent:
                \_hier_path: (intf.observe), id:62, line:9:29, endln:9:41, parID:61
                |vpiName:intf
              |vpiActual:
              \_ref_obj: (observe), id:64, line:9:34, endln:9:41
                |vpiName:observe
          |vpiStmt:
          \_sys_func_call: ($display), id:65, line:9:43, endln:9:58, parID:70
            |vpiArgument:
            \_constant: , id:66, line:9:52, endln:9:57, parent:$display, parID:65
              |vpiDecompile:OK!
              |vpiSize:3
              |STRING:OK!
              |vpiParent:
              \_sys_func_call: ($display), id:65, line:9:43, endln:9:58, parID:70
              |vpiConstType:6
            |vpiName:$display
            |vpiParent:
            \_immediate_assert: , id:70, line:9:8, endln:9:106, parID:57
          |vpiElseStmt:
          \_sys_func_call: ($fatal), id:67, line:9:65, endln:9:105, parID:70
            |vpiArgument:
            \_constant: , id:68, line:9:72, endln:9:73, parent:$fatal, parID:67
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiParent:
              \_sys_func_call: ($fatal), id:67, line:9:65, endln:9:105, parID:70
              |vpiConstType:9
            |vpiArgument:
            \_constant: , id:69, line:9:75, endln:9:104, parent:$fatal, parID:67
              |vpiDecompile:intf.drive != intf.observe!
              |vpiSize:27
              |STRING:intf.drive != intf.observe!
              |vpiParent:
              \_sys_func_call: ($fatal), id:67, line:9:65, endln:9:105, parID:70
              |vpiConstType:6
            |vpiName:$fatal
            |vpiParent:
            \_immediate_assert: , id:70, line:9:8, endln:9:106, parID:57
      |vpiStmt:
      \_delay_control: , id:71, line:10:5, endln:10:9, parent:work@TESTBENCH, parID:19
        |vpiParent:
        \_begin: (work@TESTBENCH), id:19, line:2:11, endln:11:6, parID:18
        |#100
        |vpiStmt:
        \_sys_func_call: ($finish), id:72, line:10:10, endln:10:19, parID:71
          |vpiName:$finish
          |vpiParent:
          \_delay_control: , id:71, line:10:5, endln:10:9, parent:work@TESTBENCH, parID:19
    |vpiParent:
    \_program: work@TESTBENCH (work@TESTBENCH), id:185 tb.v:1:1: , endln:12:11, parent:work@TOP, parID:184
  |vpiPort:
  \_port: (intf), id:186, line:1:31, endln:1:35, parent:work@TESTBENCH, parID:185
    |vpiName:intf
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: , id:188
      |vpiActual:
      \_logic_net: (work@TESTBENCH.intf), id:187, line:1:31, endln:1:35, parent:work@TESTBENCH, parID:185
    |vpiParent:
    \_program: work@TESTBENCH (work@TESTBENCH), id:185 tb.v:1:1: , endln:12:11, parent:work@TOP, parID:184
|uhdmallModules:
\_module: work@OBSERVER (work@OBSERVER), id:198 dut.v:30:1: , endln:32:10, parent:work@TOP, parID:184
  |vpiFullName:work@OBSERVER
  |vpiDefName:work@OBSERVER
  |vpiNet:
  \_logic_net: (work@OBSERVER.intf), id:200, line:30:27, endln:30:31, parent:work@OBSERVER, parID:198
    |vpiName:intf
    |vpiFullName:work@OBSERVER.intf
    |vpiParent:
    \_module: work@OBSERVER (work@OBSERVER), id:198 dut.v:30:1: , endln:32:10, parent:work@TOP, parID:184
  |vpiParent:
  \_design: (work@TOP), id:184
  |vpiPort:
  \_port: (intf), id:199, line:30:27, endln:30:31, parent:work@OBSERVER, parID:198
    |vpiName:intf
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: , id:201
      |vpiActual:
      \_logic_net: (work@OBSERVER.intf), id:200, line:30:27, endln:30:31, parent:work@OBSERVER, parID:198
    |vpiParent:
    \_module: work@OBSERVER (work@OBSERVER), id:198 dut.v:30:1: , endln:32:10, parent:work@TOP, parID:184
  |vpiContAssign:
  \_cont_assign: , id:4, line:31:11, endln:31:29, parent:work@OBSERVER, parID:198
    |vpiParent:
    \_module: work@OBSERVER (work@OBSERVER), id:198 dut.v:30:1: , endln:32:10, parent:work@TOP, parID:184
    |vpiRhs:
    \_hier_path: (intf.observe), id:1, line:31:17, endln:31:29, parID:4
      |vpiParent:
      \_cont_assign: , id:4, line:31:11, endln:31:29, parent:work@OBSERVER, parID:198
      |vpiName:intf.observe
      |vpiActual:
      \_ref_obj: (intf), id:2, line:31:17, endln:31:21, parent:intf.observe, parID:1
        |vpiParent:
        \_hier_path: (intf.observe), id:1, line:31:17, endln:31:29, parID:4
        |vpiName:intf
      |vpiActual:
      \_ref_obj: (observe), id:3, line:31:22, endln:31:29
        |vpiName:observe
    |vpiLhs:
    \_ref_obj: (work@OBSERVER.obs), id:0, line:31:11, endln:31:14, parID:4
      |vpiParent:
      \_cont_assign: , id:4, line:31:11, endln:31:29, parent:work@OBSERVER, parID:198
      |vpiName:obs
      |vpiFullName:work@OBSERVER.obs
      |vpiActual:
      \_logic_net: (obs), id:241
        |vpiName:obs
        |vpiNetType:1
|uhdmallModules:
\_module: work@SUB (work@SUB), id:202 dut.v:26:1: , endln:28:10, parent:work@TOP, parID:184
  |vpiFullName:work@SUB
  |vpiDefName:work@SUB
  |vpiNet:
  \_logic_net: (work@SUB.inp), id:205, line:26:24, endln:26:27, parent:work@SUB, parID:202
    |vpiName:inp
    |vpiFullName:work@SUB.inp
    |vpiNetType:1
    |vpiParent:
    \_module: work@SUB (work@SUB), id:202 dut.v:26:1: , endln:28:10, parent:work@TOP, parID:184
  |vpiNet:
  \_logic_net: (work@SUB.out), id:207, line:26:40, endln:26:43, parent:work@SUB, parID:202
    |vpiName:out
    |vpiFullName:work@SUB.out
    |vpiNetType:48
    |vpiParent:
    \_module: work@SUB (work@SUB), id:202 dut.v:26:1: , endln:28:10, parent:work@TOP, parID:184
  |vpiParent:
  \_design: (work@TOP), id:184
  |vpiPort:
  \_port: (inp), id:203, line:26:24, endln:26:27, parent:work@SUB, parID:202
    |vpiName:inp
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: , id:206
      |vpiActual:
      \_logic_net: (work@SUB.inp), id:205, line:26:24, endln:26:27, parent:work@SUB, parID:202
    |vpiParent:
    \_module: work@SUB (work@SUB), id:202 dut.v:26:1: , endln:28:10, parent:work@TOP, parID:184
  |vpiPort:
  \_port: (out), id:204, line:26:40, endln:26:43, parent:work@SUB, parID:202
    |vpiName:out
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: , id:208
      |vpiActual:
      \_logic_net: (work@SUB.out), id:207, line:26:40, endln:26:43, parent:work@SUB, parID:202
    |vpiParent:
    \_module: work@SUB (work@SUB), id:202 dut.v:26:1: , endln:28:10, parent:work@TOP, parID:184
  |vpiContAssign:
  \_cont_assign: , id:7, line:27:10, endln:27:19, parent:work@SUB, parID:202
    |vpiParent:
    \_module: work@SUB (work@SUB), id:202 dut.v:26:1: , endln:28:10, parent:work@TOP, parID:184
    |vpiRhs:
    \_ref_obj: (work@SUB.inp), id:6, line:27:16, endln:27:19, parID:7
      |vpiParent:
      \_cont_assign: , id:7, line:27:10, endln:27:19, parent:work@SUB, parID:202
      |vpiName:inp
      |vpiFullName:work@SUB.inp
      |vpiActual:
      \_logic_net: (work@TOP.dut1.middle1.sub1.inp), id:135, line:26:24, endln:26:27, parent:work@TOP.dut1.middle1.sub1, parID:238
        |vpiTypespec:
        \_logic_typespec: , id:134, line:26:19, endln:26:23
        |vpiName:inp
        |vpiFullName:work@TOP.dut1.middle1.sub1.inp
        |vpiNetType:1
        |vpiParent:
        \_module: work@SUB (work@TOP.dut1.middle1.sub1), id:238 dut.v:23:3: , endln:23:50, parent:work@TOP.dut1.middle1, parID:237
    |vpiLhs:
    \_ref_obj: (work@SUB.out), id:5, line:27:10, endln:27:13, parID:7
      |vpiParent:
      \_cont_assign: , id:7, line:27:10, endln:27:19, parent:work@SUB, parID:202
      |vpiName:out
      |vpiFullName:work@SUB.out
      |vpiActual:
      \_logic_net: (work@TOP.dut1.middle1.sub1.out), id:137, line:26:40, endln:26:43, parent:work@TOP.dut1.middle1.sub1, parID:238
        |vpiTypespec:
        \_logic_typespec: , id:136, line:26:36, endln:26:39
        |vpiName:out
        |vpiFullName:work@TOP.dut1.middle1.sub1.out
        |vpiNetType:48
        |vpiParent:
        \_module: work@SUB (work@TOP.dut1.middle1.sub1), id:238 dut.v:23:3: , endln:23:50, parent:work@TOP.dut1.middle1, parID:237
|uhdmallModules:
\_module: work@TOP (work@TOP), id:209 tb.v:15:1: , endln:20:10, parent:work@TOP, parID:184
  |vpiFullName:work@TOP
  |vpiDefName:work@TOP
  |vpiParent:
  \_design: (work@TOP), id:184
|uhdmallModules:
\_module: work@dut (work@dut), id:210 dut.v:2:1: , endln:7:10, parent:work@TOP, parID:184
  |vpiFullName:work@dut
  |vpiDefName:work@dut
  |vpiNet:
  \_logic_net: (work@dut.i), id:213, line:2:24, endln:2:25, parent:work@dut, parID:210
    |vpiName:i
    |vpiFullName:work@dut.i
    |vpiNetType:1
    |vpiParent:
    \_module: work@dut (work@dut), id:210 dut.v:2:1: , endln:7:10, parent:work@TOP, parID:184
  |vpiNet:
  \_logic_net: (work@dut.o), id:215, line:2:38, endln:2:39, parent:work@dut, parID:210
    |vpiName:o
    |vpiFullName:work@dut.o
    |vpiNetType:48
    |vpiParent:
    \_module: work@dut (work@dut), id:210 dut.v:2:1: , endln:7:10, parent:work@TOP, parID:184
  |vpiParent:
  \_design: (work@TOP), id:184
  |vpiPort:
  \_port: (i), id:211, line:2:24, endln:2:25, parent:work@dut, parID:210
    |vpiName:i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: , id:214
      |vpiActual:
      \_logic_net: (work@dut.i), id:213, line:2:24, endln:2:25, parent:work@dut, parID:210
    |vpiParent:
    \_module: work@dut (work@dut), id:210 dut.v:2:1: , endln:7:10, parent:work@TOP, parID:184
  |vpiPort:
  \_port: (o), id:212, line:2:38, endln:2:39, parent:work@dut, parID:210
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: , id:216
      |vpiActual:
      \_logic_net: (work@dut.o), id:215, line:2:38, endln:2:39, parent:work@dut, parID:210
    |vpiParent:
    \_module: work@dut (work@dut), id:210 dut.v:2:1: , endln:7:10, parent:work@TOP, parID:184
  |vpiContAssign:
  \_cont_assign: , id:12, line:3:10, endln:3:26, parent:work@dut, parID:210
    |vpiParent:
    \_module: work@dut (work@dut), id:210 dut.v:2:1: , endln:7:10, parent:work@TOP, parID:184
    |vpiRhs:
    \_ref_obj: (work@dut.i), id:11, line:3:25, endln:3:26, parID:12
      |vpiParent:
      \_cont_assign: , id:12, line:3:10, endln:3:26, parent:work@dut, parID:210
      |vpiName:i
      |vpiFullName:work@dut.i
      |vpiActual:
      \_logic_net: (work@TOP.dut1.i), id:89, line:2:24, endln:2:25, parent:work@TOP.dut1, parID:229
        |vpiTypespec:
        \_logic_typespec: , id:88, line:2:19, endln:2:23
        |vpiName:i
        |vpiFullName:work@TOP.dut1.i
        |vpiNetType:1
        |vpiParent:
        \_module: work@dut (work@TOP.dut1), id:229 tb.v:17:3: , endln:17:52, parent:work@TOP, parID:221
    |vpiLhs:
    \_hier_path: (conntb.drive), id:8, line:3:10, endln:3:22, parID:12
      |vpiParent:
      \_cont_assign: , id:12, line:3:10, endln:3:26, parent:work@dut, parID:210
      |vpiName:conntb.drive
      |vpiActual:
      \_ref_obj: (conntb), id:9, parent:conntb.drive, parID:8
        |vpiParent:
        \_hier_path: (conntb.drive), id:8, line:3:10, endln:3:22, parID:12
        |vpiName:conntb
      |vpiActual:
      \_ref_obj: (drive), id:10
        |vpiName:drive
  |vpiContAssign:
  \_cont_assign: , id:17, line:4:10, endln:4:28, parent:work@dut, parID:210
    |vpiParent:
    \_module: work@dut (work@dut), id:210 dut.v:2:1: , endln:7:10, parent:work@TOP, parID:184
    |vpiRhs:
    \_hier_path: (conntb.observe), id:14, line:4:14, endln:4:28, parID:17
      |vpiParent:
      \_cont_assign: , id:17, line:4:10, endln:4:28, parent:work@dut, parID:210
      |vpiName:conntb.observe
      |vpiActual:
      \_ref_obj: (conntb), id:15, line:4:14, endln:4:20, parent:conntb.observe, parID:14
        |vpiParent:
        \_hier_path: (conntb.observe), id:14, line:4:14, endln:4:28, parID:17
        |vpiName:conntb
      |vpiActual:
      \_ref_obj: (observe), id:16, line:4:21, endln:4:28
        |vpiName:observe
    |vpiLhs:
    \_ref_obj: (work@dut.o), id:13, line:4:10, endln:4:11, parID:17
      |vpiParent:
      \_cont_assign: , id:17, line:4:10, endln:4:28, parent:work@dut, parID:210
      |vpiName:o
      |vpiFullName:work@dut.o
      |vpiActual:
      \_logic_net: (work@TOP.dut1.o), id:91, line:2:38, endln:2:39, parent:work@TOP.dut1, parID:229
        |vpiTypespec:
        \_logic_typespec: , id:90, line:2:34, endln:2:37
        |vpiName:o
        |vpiFullName:work@TOP.dut1.o
        |vpiNetType:48
        |vpiParent:
        \_module: work@dut (work@TOP.dut1), id:229 tb.v:17:3: , endln:17:52, parent:work@TOP, parID:221
|uhdmallModules:
\_module: work@middle (work@middle), id:217 dut.v:22:1: , endln:24:10, parent:work@TOP, parID:184
  |vpiFullName:work@middle
  |vpiDefName:work@middle
  |vpiNet:
  \_logic_net: (work@middle.intf), id:219, line:22:26, endln:22:30, parent:work@middle, parID:217
    |vpiName:intf
    |vpiFullName:work@middle.intf
    |vpiParent:
    \_module: work@middle (work@middle), id:217 dut.v:22:1: , endln:24:10, parent:work@TOP, parID:184
  |vpiParent:
  \_design: (work@TOP), id:184
  |vpiPort:
  \_port: (intf), id:218, line:22:26, endln:22:30, parent:work@middle, parID:217
    |vpiName:intf
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: , id:220
      |vpiActual:
      \_logic_net: (work@middle.intf), id:219, line:22:26, endln:22:30, parent:work@middle, parID:217
    |vpiParent:
    \_module: work@middle (work@middle), id:217 dut.v:22:1: , endln:24:10, parent:work@TOP, parID:184
|uhdmtopModules:
\_module: work@TOP (work@TOP), id:221 tb.v:15:1: , endln:20:10
  |vpiName:work@TOP
  |vpiDefName:work@TOP
  |vpiTop:1
  |vpiProgram:
  \_program: work@TESTBENCH (work@TOP.tb), id:239 tb.v:18:3: , endln:18:35, parent:work@TOP, parID:221
    |vpiName:tb
    |vpiFullName:work@TOP.tb
    |vpiDefName:work@TESTBENCH
    |vpiDefFile:tb.v
    |vpiDefLineNo:1
    |vpiNet:
    \_logic_net: (work@TOP.tb.intf), id:150, line:1:31, endln:1:35, parent:work@TOP.tb, parID:239
      |vpiTypespec:
      \_unsupported_typespec: (intf), id:149, line:1:31, endln:1:35
        |vpiName:intf
      |vpiName:intf
      |vpiFullName:work@TOP.tb.intf
      |vpiParent:
      \_program: work@TESTBENCH (work@TOP.tb), id:239 tb.v:18:3: , endln:18:35, parent:work@TOP, parID:221
    |vpiInstance:
    \_module: work@TOP (work@TOP), id:221 tb.v:15:1: , endln:20:10
    |vpiParent:
    \_module: work@TOP (work@TOP), id:221 tb.v:15:1: , endln:20:10
    |vpiPort:
    \_port: (intf), id:147, line:1:31, endln:1:35, parent:work@TOP.tb, parID:239
      |vpiName:intf
      |vpiDirection:3
      |vpiHighConn:
      \_hier_path: (conntb.tb), id:152, line:18:22, endln:18:31
        |vpiName:conntb.tb
        |vpiActual:
        \_ref_obj: (conntb), id:153, line:18:22, endln:18:28, parent:conntb.tb, parID:152
          |vpiParent:
          \_hier_path: (conntb.tb), id:152, line:18:22, endln:18:31
          |vpiName:conntb
        |vpiActual:
        \_ref_obj: (tb), id:154, line:18:29, endln:18:31
          |vpiName:tb
      |vpiLowConn:
      \_ref_obj: , id:164, line:1:31, endln:1:35
        |vpiActual:
        \_modport: (tb), id:161, line:16:11, endln:16:13, parent:intf, parID:156
          |vpiParent:
          \_interface: work@ConnectTB (intf), id:156 tb.v:1: 
          |vpiName:tb
          |vpiIODecl:
          \_io_decl: (drive), id:162, line:17:12, endln:17:17
            |vpiDirection:2
            |vpiName:drive
            |vpiExpr:
            \_logic_var: (drive), id:158, line:10:9, endln:10:14
              |vpiTypespec:
              \_logic_typespec: , id:157, line:10:3, endln:10:8
              |vpiName:drive
              |vpiVisibility:1
          |vpiIODecl:
          \_io_decl: (observe), id:163, line:18:11, endln:18:18
            |vpiDirection:1
            |vpiName:observe
            |vpiExpr:
            \_logic_var: (observe), id:160, line:11:9, endln:11:16
              |vpiTypespec:
              \_logic_typespec: , id:159, line:11:3, endln:11:8
              |vpiName:observe
              |vpiVisibility:1
          |vpiInterface:
          \_interface: work@ConnectTB (intf), id:156 tb.v:1: 
      |vpiTypedef:
      \_unsupported_typespec: (intf), id:148, line:1:31, endln:1:35
        |vpiName:intf
      |vpiParent:
      \_program: work@TESTBENCH (work@TOP.tb), id:239 tb.v:18:3: , endln:18:35, parent:work@TOP, parID:221
  |vpiTopModule:1
  |vpiInterface:
  \_interface: work@ConnectTB (work@TOP.conntb), id:222 tb.v:16:3: , endln:16:22, parent:work@TOP, parID:221
    |vpiName:conntb
    |vpiFullName:work@TOP.conntb
    |vpiVariables:
    \_logic_var: (work@TOP.conntb.drive), id:75, line:10:9, endln:10:14, parent:work@TOP.conntb, parID:222
      |vpiTypespec:
      \_logic_typespec: , id:74, line:10:3, endln:10:8
      |vpiName:drive
      |vpiFullName:work@TOP.conntb.drive
      |vpiVisibility:1
      |vpiParent:
      \_interface: work@ConnectTB (work@TOP.conntb), id:222 tb.v:16:3: , endln:16:22, parent:work@TOP, parID:221
    |vpiVariables:
    \_logic_var: (work@TOP.conntb.observe), id:77, line:11:9, endln:11:16, parent:work@TOP.conntb, parID:222
      |vpiTypespec:
      \_logic_typespec: , id:76, line:11:3, endln:11:8
      |vpiName:observe
      |vpiFullName:work@TOP.conntb.observe
      |vpiVisibility:1
      |vpiParent:
      \_interface: work@ConnectTB (work@TOP.conntb), id:222 tb.v:16:3: , endln:16:22, parent:work@TOP, parID:221
    |vpiVariables:
    \_logic_var: (work@TOP.conntb.drive), id:174, line:10:9, endln:10:14, parent:work@TOP.conntb, parID:222
      |vpiTypespec:
      \_logic_typespec: , id:173, line:10:3, endln:10:8
      |vpiName:drive
      |vpiFullName:work@TOP.conntb.drive
      |vpiVisibility:1
      |vpiParent:
      \_interface: work@ConnectTB (work@TOP.conntb), id:222 tb.v:16:3: , endln:16:22, parent:work@TOP, parID:221
    |vpiVariables:
    \_logic_var: (work@TOP.conntb.observe), id:176, line:11:9, endln:11:16, parent:work@TOP.conntb, parID:222
      |vpiTypespec:
      \_logic_typespec: , id:175, line:11:3, endln:11:8
      |vpiName:observe
      |vpiFullName:work@TOP.conntb.observe
      |vpiVisibility:1
      |vpiParent:
      \_interface: work@ConnectTB (work@TOP.conntb), id:222 tb.v:16:3: , endln:16:22, parent:work@TOP, parID:221
    |vpiDefName:work@ConnectTB
    |vpiDefFile:dut.v
    |vpiDefLineNo:9
    |vpiInstance:
    \_module: work@TOP (work@TOP), id:221 tb.v:15:1: , endln:20:10
    |vpiParent:
    \_module: work@TOP (work@TOP), id:221 tb.v:15:1: , endln:20:10
    |vpiModport:
    \_modport: (dut), id:223, line:12:11, endln:12:14, parent:work@TOP.conntb, parID:222
      |vpiParent:
      \_interface: work@ConnectTB (work@TOP.conntb), id:222 tb.v:16:3: , endln:16:22, parent:work@TOP, parID:221
      |vpiName:dut
      |vpiIODecl:
      \_io_decl: (drive), id:224, line:13:11, endln:13:16, parent:dut, parID:223
        |vpiParent:
        \_modport: (dut), id:223, line:12:11, endln:12:14, parent:work@TOP.conntb, parID:222
        |vpiDirection:1
        |vpiName:drive
      |vpiIODecl:
      \_io_decl: (observe), id:225, line:14:12, endln:14:19, parent:dut, parID:223
        |vpiParent:
        \_modport: (dut), id:223, line:12:11, endln:12:14, parent:work@TOP.conntb, parID:222
        |vpiDirection:2
        |vpiName:observe
      |vpiInterface:
      \_interface: work@ConnectTB (work@TOP.conntb), id:222 tb.v:16:3: , endln:16:22, parent:work@TOP, parID:221
    |vpiModport:
    \_modport: (tb), id:226, line:16:11, endln:16:13, parent:work@TOP.conntb, parID:222
      |vpiParent:
      \_interface: work@ConnectTB (work@TOP.conntb), id:222 tb.v:16:3: , endln:16:22, parent:work@TOP, parID:221
      |vpiName:tb
      |vpiIODecl:
      \_io_decl: (drive), id:227, line:17:12, endln:17:17, parent:tb, parID:226
        |vpiParent:
        \_modport: (tb), id:226, line:16:11, endln:16:13, parent:work@TOP.conntb, parID:222
        |vpiDirection:2
        |vpiName:drive
      |vpiIODecl:
      \_io_decl: (observe), id:228, line:18:11, endln:18:18, parent:tb, parID:226
        |vpiParent:
        \_modport: (tb), id:226, line:16:11, endln:16:13, parent:work@TOP.conntb, parID:222
        |vpiDirection:1
        |vpiName:observe
      |vpiInterface:
      \_interface: work@ConnectTB (work@TOP.conntb), id:222 tb.v:16:3: , endln:16:22, parent:work@TOP, parID:221
  |vpiModule:
  \_module: work@dut (work@TOP.dut1), id:229 tb.v:17:3: , endln:17:52, parent:work@TOP, parID:221
    |vpiName:dut1
    |vpiFullName:work@TOP.dut1
    |vpiDefName:work@dut
    |vpiDefFile:dut.v
    |vpiDefLineNo:2
    |vpiNet:
    \_logic_net: (work@TOP.dut1.i), id:89, line:2:24, endln:2:25, parent:work@TOP.dut1, parID:229
    |vpiNet:
    \_logic_net: (work@TOP.dut1.o), id:91, line:2:38, endln:2:39, parent:work@TOP.dut1, parID:229
    |vpiInstance:
    \_module: work@TOP (work@TOP), id:221 tb.v:15:1: , endln:20:10
    |vpiParent:
    \_module: work@TOP (work@TOP), id:221 tb.v:15:1: , endln:20:10
    |vpiPort:
    \_port: (i), id:84, line:2:24, endln:2:25, parent:work@TOP.dut1, parID:229
      |vpiName:i
      |vpiDirection:1
      |vpiHighConn:
      \_hier_path: (conntb.drive), id:94, line:17:16, endln:17:28
        |vpiName:conntb.drive
        |vpiActual:
        \_ref_obj: (conntb), id:95, line:17:16, endln:17:22, parent:conntb.drive, parID:94
          |vpiParent:
          \_hier_path: (conntb.drive), id:94, line:17:16, endln:17:28
          |vpiName:conntb
        |vpiActual:
        \_ref_obj: (drive), id:96, line:17:23, endln:17:28
          |vpiName:drive
      |vpiLowConn:
      \_ref_obj: (work@TOP.dut1.i), id:92, line:17:14, endln:17:15
        |vpiName:i
        |vpiFullName:work@TOP.dut1.i
        |vpiActual:
        \_logic_net: (work@TOP.dut1.i), id:89, line:2:24, endln:2:25, parent:work@TOP.dut1, parID:229
      |vpiTypedef:
      \_logic_typespec: , id:85, line:2:19, endln:2:23
      |vpiParent:
      \_module: work@dut (work@TOP.dut1), id:229 tb.v:17:3: , endln:17:52, parent:work@TOP, parID:221
    |vpiPort:
    \_port: (o), id:86, line:2:38, endln:2:39, parent:work@TOP.dut1, parID:229
      |vpiName:o
      |vpiDirection:2
      |vpiHighConn:
      \_hier_path: (conntb.observe), id:98, line:17:34, endln:17:48
        |vpiName:conntb.observe
        |vpiActual:
        \_ref_obj: (conntb), id:99, line:17:34, endln:17:40, parent:conntb.observe, parID:98
          |vpiParent:
          \_hier_path: (conntb.observe), id:98, line:17:34, endln:17:48
          |vpiName:conntb
        |vpiActual:
        \_ref_obj: (observe), id:100, line:17:41, endln:17:48
          |vpiName:observe
      |vpiLowConn:
      \_ref_obj: (work@TOP.dut1.o), id:93, line:17:32, endln:17:33
        |vpiName:o
        |vpiFullName:work@TOP.dut1.o
        |vpiActual:
        \_logic_net: (work@TOP.dut1.o), id:91, line:2:38, endln:2:39, parent:work@TOP.dut1, parID:229
      |vpiTypedef:
      \_logic_typespec: , id:87, line:2:34, endln:2:37
      |vpiParent:
      \_module: work@dut (work@TOP.dut1), id:229 tb.v:17:3: , endln:17:52, parent:work@TOP, parID:221
    |vpiInterface:
    \_interface: work@ConnectTB (work@TOP.dut1.conntb), id:230 dut.v:5:3: , endln:5:22, parent:work@TOP.dut1, parID:229
      |vpiName:conntb
      |vpiFullName:work@TOP.dut1.conntb
      |vpiVariables:
      \_logic_var: (work@TOP.dut1.conntb.drive), id:103, line:10:9, endln:10:14, parent:work@TOP.dut1.conntb, parID:230
        |vpiTypespec:
        \_logic_typespec: , id:102, line:10:3, endln:10:8
        |vpiName:drive
        |vpiFullName:work@TOP.dut1.conntb.drive
        |vpiVisibility:1
        |vpiParent:
        \_interface: work@ConnectTB (work@TOP.dut1.conntb), id:230 dut.v:5:3: , endln:5:22, parent:work@TOP.dut1, parID:229
      |vpiVariables:
      \_logic_var: (work@TOP.dut1.conntb.observe), id:105, line:11:9, endln:11:16, parent:work@TOP.dut1.conntb, parID:230
        |vpiTypespec:
        \_logic_typespec: , id:104, line:11:3, endln:11:8
        |vpiName:observe
        |vpiFullName:work@TOP.dut1.conntb.observe
        |vpiVisibility:1
        |vpiParent:
        \_interface: work@ConnectTB (work@TOP.dut1.conntb), id:230 dut.v:5:3: , endln:5:22, parent:work@TOP.dut1, parID:229
      |vpiDefName:work@ConnectTB
      |vpiDefFile:dut.v
      |vpiDefLineNo:9
      |vpiInstance:
      \_module: work@dut (work@TOP.dut1), id:229 tb.v:17:3: , endln:17:52, parent:work@TOP, parID:221
      |vpiParent:
      \_module: work@dut (work@TOP.dut1), id:229 tb.v:17:3: , endln:17:52, parent:work@TOP, parID:221
      |vpiModport:
      \_modport: (dut), id:231, line:12:11, endln:12:14, parent:work@TOP.dut1.conntb, parID:230
        |vpiParent:
        \_interface: work@ConnectTB (work@TOP.dut1.conntb), id:230 dut.v:5:3: , endln:5:22, parent:work@TOP.dut1, parID:229
        |vpiName:dut
        |vpiIODecl:
        \_io_decl: (drive), id:232, line:13:11, endln:13:16, parent:dut, parID:231
          |vpiParent:
          \_modport: (dut), id:231, line:12:11, endln:12:14, parent:work@TOP.dut1.conntb, parID:230
          |vpiDirection:1
          |vpiName:drive
        |vpiIODecl:
        \_io_decl: (observe), id:233, line:14:12, endln:14:19, parent:dut, parID:231
          |vpiParent:
          \_modport: (dut), id:231, line:12:11, endln:12:14, parent:work@TOP.dut1.conntb, parID:230
          |vpiDirection:2
          |vpiName:observe
        |vpiInterface:
        \_interface: work@ConnectTB (work@TOP.dut1.conntb), id:230 dut.v:5:3: , endln:5:22, parent:work@TOP.dut1, parID:229
      |vpiModport:
      \_modport: (tb), id:234, line:16:11, endln:16:13, parent:work@TOP.dut1.conntb, parID:230
        |vpiParent:
        \_interface: work@ConnectTB (work@TOP.dut1.conntb), id:230 dut.v:5:3: , endln:5:22, parent:work@TOP.dut1, parID:229
        |vpiName:tb
        |vpiIODecl:
        \_io_decl: (drive), id:235, line:17:12, endln:17:17, parent:tb, parID:234
          |vpiParent:
          \_modport: (tb), id:234, line:16:11, endln:16:13, parent:work@TOP.dut1.conntb, parID:230
          |vpiDirection:2
          |vpiName:drive
        |vpiIODecl:
        \_io_decl: (observe), id:236, line:18:11, endln:18:18, parent:tb, parID:234
          |vpiParent:
          \_modport: (tb), id:234, line:16:11, endln:16:13, parent:work@TOP.dut1.conntb, parID:230
          |vpiDirection:1
          |vpiName:observe
        |vpiInterface:
        \_interface: work@ConnectTB (work@TOP.dut1.conntb), id:230 dut.v:5:3: , endln:5:22, parent:work@TOP.dut1, parID:229
    |vpiModule:
    \_module: work@middle (work@TOP.dut1.middle1), id:237 dut.v:6:3: , endln:6:39, parent:work@TOP.dut1, parID:229
      |vpiName:middle1
      |vpiFullName:work@TOP.dut1.middle1
      |vpiDefName:work@middle
      |vpiDefFile:dut.v
      |vpiDefLineNo:22
      |vpiNet:
      \_logic_net: (work@TOP.dut1.middle1.intf), id:115, line:22:26, endln:22:30, parent:work@TOP.dut1.middle1, parID:237
        |vpiTypespec:
        \_unsupported_typespec: (intf), id:114, line:22:26, endln:22:30
          |vpiName:intf
        |vpiName:intf
        |vpiFullName:work@TOP.dut1.middle1.intf
        |vpiParent:
        \_module: work@middle (work@TOP.dut1.middle1), id:237 dut.v:6:3: , endln:6:39, parent:work@TOP.dut1, parID:229
      |vpiInstance:
      \_module: work@dut (work@TOP.dut1), id:229 tb.v:17:3: , endln:17:52, parent:work@TOP, parID:221
      |vpiParent:
      \_module: work@dut (work@TOP.dut1), id:229 tb.v:17:3: , endln:17:52, parent:work@TOP, parID:221
      |vpiPort:
      \_port: (intf), id:112, line:22:26, endln:22:30, parent:work@TOP.dut1.middle1, parID:237
        |vpiName:intf
        |vpiDirection:3
        |vpiHighConn:
        \_hier_path: (conntb.dut), id:117, line:6:25, endln:6:35
          |vpiName:conntb.dut
          |vpiActual:
          \_ref_obj: (conntb), id:118, line:6:25, endln:6:31, parent:conntb.dut, parID:117
            |vpiParent:
            \_hier_path: (conntb.dut), id:117, line:6:25, endln:6:35
            |vpiName:conntb
          |vpiActual:
          \_ref_obj: (dut), id:119, line:6:32, endln:6:35
            |vpiName:dut
        |vpiLowConn:
        \_ref_obj: , id:129, line:22:26, endln:22:30
          |vpiActual:
          \_modport: (dut), id:126, line:12:11, endln:12:14, parent:intf, parID:121
            |vpiParent:
            \_interface: work@ConnectTB (intf), id:121 dut.v:22: 
            |vpiName:dut
            |vpiIODecl:
            \_io_decl: (drive), id:127, line:13:11, endln:13:16
              |vpiDirection:1
              |vpiName:drive
              |vpiExpr:
              \_logic_var: (drive), id:123, line:10:9, endln:10:14
                |vpiTypespec:
                \_logic_typespec: , id:122, line:10:3, endln:10:8
                |vpiName:drive
                |vpiVisibility:1
            |vpiIODecl:
            \_io_decl: (observe), id:128, line:14:12, endln:14:19
              |vpiDirection:2
              |vpiName:observe
              |vpiExpr:
              \_logic_var: (observe), id:125, line:11:9, endln:11:16
                |vpiTypespec:
                \_logic_typespec: , id:124, line:11:3, endln:11:8
                |vpiName:observe
                |vpiVisibility:1
            |vpiInterface:
            \_interface: work@ConnectTB (intf), id:121 dut.v:22: 
        |vpiTypedef:
        \_unsupported_typespec: (intf), id:113, line:22:26, endln:22:30
          |vpiName:intf
        |vpiParent:
        \_module: work@middle (work@TOP.dut1.middle1), id:237 dut.v:6:3: , endln:6:39, parent:work@TOP.dut1, parID:229
      |vpiModule:
      \_module: work@SUB (work@TOP.dut1.middle1.sub1), id:238 dut.v:23:3: , endln:23:50, parent:work@TOP.dut1.middle1, parID:237
        |vpiName:sub1
        |vpiFullName:work@TOP.dut1.middle1.sub1
        |vpiDefName:work@SUB
        |vpiDefFile:dut.v
        |vpiDefLineNo:26
        |vpiNet:
        \_logic_net: (work@TOP.dut1.middle1.sub1.inp), id:135, line:26:24, endln:26:27, parent:work@TOP.dut1.middle1.sub1, parID:238
        |vpiNet:
        \_logic_net: (work@TOP.dut1.middle1.sub1.out), id:137, line:26:40, endln:26:43, parent:work@TOP.dut1.middle1.sub1, parID:238
        |vpiInstance:
        \_module: work@middle (work@TOP.dut1.middle1), id:237 dut.v:6:3: , endln:6:39, parent:work@TOP.dut1, parID:229
        |vpiParent:
        \_module: work@middle (work@TOP.dut1.middle1), id:237 dut.v:6:3: , endln:6:39, parent:work@TOP.dut1, parID:229
        |vpiPort:
        \_port: (inp), id:130, line:26:24, endln:26:27, parent:work@TOP.dut1.middle1.sub1, parID:238
          |vpiName:inp
          |vpiDirection:1
          |vpiHighConn:
          \_hier_path: (intf.drive), id:140, line:23:17, endln:23:27
            |vpiTypespec:
            \_unsupported_typespec: (intf), id:114, line:22:26, endln:22:30
            |vpiName:intf.drive
            |vpiActual:
            \_ref_obj: (intf), id:141, line:23:17, endln:23:21, parent:intf.drive, parID:140
              |vpiParent:
              \_hier_path: (intf.drive), id:140, line:23:17, endln:23:27
              |vpiName:intf
            |vpiActual:
            \_ref_obj: (drive), id:142, line:23:22, endln:23:27
              |vpiName:drive
            |vpiExpr:
            \_logic_net: (work@TOP.dut1.middle1.intf), id:115, line:22:26, endln:22:30, parent:work@TOP.dut1.middle1, parID:237
          |vpiLowConn:
          \_ref_obj: (work@TOP.dut1.middle1.sub1.inp), id:138, line:23:13, endln:23:16
            |vpiName:inp
            |vpiFullName:work@TOP.dut1.middle1.sub1.inp
            |vpiActual:
            \_logic_net: (work@TOP.dut1.middle1.sub1.inp), id:135, line:26:24, endln:26:27, parent:work@TOP.dut1.middle1.sub1, parID:238
          |vpiTypedef:
          \_logic_typespec: , id:131, line:26:19, endln:26:23
          |vpiParent:
          \_module: work@SUB (work@TOP.dut1.middle1.sub1), id:238 dut.v:23:3: , endln:23:50, parent:work@TOP.dut1.middle1, parID:237
        |vpiPort:
        \_port: (out), id:132, line:26:40, endln:26:43, parent:work@TOP.dut1.middle1.sub1, parID:238
          |vpiName:out
          |vpiDirection:2
          |vpiHighConn:
          \_hier_path: (intf.observe), id:144, line:23:35, endln:23:47
            |vpiTypespec:
            \_unsupported_typespec: (intf), id:114, line:22:26, endln:22:30
            |vpiName:intf.observe
            |vpiActual:
            \_ref_obj: (intf), id:145, line:23:35, endln:23:39, parent:intf.observe, parID:144
              |vpiParent:
              \_hier_path: (intf.observe), id:144, line:23:35, endln:23:47
              |vpiName:intf
            |vpiActual:
            \_ref_obj: (observe), id:146, line:23:40, endln:23:47
              |vpiName:observe
            |vpiExpr:
            \_logic_net: (work@TOP.dut1.middle1.intf), id:115, line:22:26, endln:22:30, parent:work@TOP.dut1.middle1, parID:237
          |vpiLowConn:
          \_ref_obj: (work@TOP.dut1.middle1.sub1.out), id:139, line:23:31, endln:23:34
            |vpiName:out
            |vpiFullName:work@TOP.dut1.middle1.sub1.out
            |vpiActual:
            \_logic_net: (work@TOP.dut1.middle1.sub1.out), id:137, line:26:40, endln:26:43, parent:work@TOP.dut1.middle1.sub1, parID:238
          |vpiTypedef:
          \_logic_typespec: , id:133, line:26:36, endln:26:39
          |vpiParent:
          \_module: work@SUB (work@TOP.dut1.middle1.sub1), id:238 dut.v:23:3: , endln:23:50, parent:work@TOP.dut1.middle1, parID:237
  |vpiModule:
  \_module: work@OBSERVER (work@TOP.obs), id:240 tb.v:19:3: , endln:19:32, parent:work@TOP, parID:221
    |vpiName:obs
    |vpiFullName:work@TOP.obs
    |vpiDefName:work@OBSERVER
    |vpiDefFile:dut.v
    |vpiDefLineNo:30
    |vpiNet:
    \_logic_net: (work@TOP.obs.intf), id:168, line:30:27, endln:30:31, parent:work@TOP.obs, parID:240
      |vpiTypespec:
      \_unsupported_typespec: (intf), id:167, line:30:27, endln:30:31
        |vpiName:intf
      |vpiName:intf
      |vpiFullName:work@TOP.obs.intf
      |vpiParent:
      \_module: work@OBSERVER (work@TOP.obs), id:240 tb.v:19:3: , endln:19:32, parent:work@TOP, parID:221
    |vpiNet:
    \_logic_net: (obs), id:241
    |vpiInstance:
    \_module: work@TOP (work@TOP), id:221 tb.v:15:1: , endln:20:10
    |vpiParent:
    \_module: work@TOP (work@TOP), id:221 tb.v:15:1: , endln:20:10
    |vpiPort:
    \_port: (intf), id:165, line:30:27, endln:30:31, parent:work@TOP.obs, parID:240
      |vpiName:intf
      |vpiDirection:3
      |vpiHighConn:
      \_ref_obj: (work@TOP.conntb), id:170, line:19:22, endln:19:28
        |vpiName:conntb
        |vpiFullName:work@TOP.conntb
        |vpiActual:
        \_interface: work@ConnectTB (conntb), id:73 tb.v:16: 
          |vpiName:conntb
          |vpiDefName:work@ConnectTB
          |vpiModport:
          \_modport: (dut), id:78, line:12:11, endln:12:14, parent:conntb, parID:73
            |vpiParent:
            \_interface: work@ConnectTB (conntb), id:73 tb.v:16: 
            |vpiName:dut
            |vpiIODecl:
            \_io_decl: (drive), id:79, line:13:11, endln:13:16
              |vpiDirection:1
              |vpiName:drive
              |vpiExpr:
              \_logic_var: (work@TOP.conntb.drive), id:75, line:10:9, endln:10:14, parent:work@TOP.conntb, parID:222
            |vpiIODecl:
            \_io_decl: (observe), id:80, line:14:12, endln:14:19
              |vpiDirection:2
              |vpiName:observe
              |vpiExpr:
              \_logic_var: (work@TOP.conntb.observe), id:77, line:11:9, endln:11:16, parent:work@TOP.conntb, parID:222
            |vpiInterface:
            \_interface: work@ConnectTB (conntb), id:73 tb.v:16: 
          |vpiModport:
          \_modport: (tb), id:81, line:16:11, endln:16:13, parent:conntb, parID:73
            |vpiParent:
            \_interface: work@ConnectTB (conntb), id:73 tb.v:16: 
            |vpiName:tb
            |vpiIODecl:
            \_io_decl: (drive), id:82, line:17:12, endln:17:17
              |vpiDirection:2
              |vpiName:drive
              |vpiExpr:
              \_logic_var: (work@TOP.conntb.drive), id:75, line:10:9, endln:10:14, parent:work@TOP.conntb, parID:222
            |vpiIODecl:
            \_io_decl: (observe), id:83, line:18:11, endln:18:18
              |vpiDirection:1
              |vpiName:observe
              |vpiExpr:
              \_logic_var: (work@TOP.conntb.observe), id:77, line:11:9, endln:11:16, parent:work@TOP.conntb, parID:222
            |vpiInterface:
            \_interface: work@ConnectTB (conntb), id:73 tb.v:16: 
      |vpiLowConn:
      \_ref_obj: , id:183, line:19:16, endln:19:29
        |vpiActual:
        \_interface: work@ConnectTB (intf), id:172 tb.v:19: 
          |vpiName:intf
          |vpiDefName:work@ConnectTB
          |vpiModport:
          \_modport: (dut), id:177, line:12:11, endln:12:14, parent:intf, parID:172
            |vpiParent:
            \_interface: work@ConnectTB (intf), id:172 tb.v:19: 
            |vpiName:dut
            |vpiIODecl:
            \_io_decl: (drive), id:178, line:13:11, endln:13:16
              |vpiDirection:1
              |vpiName:drive
              |vpiExpr:
              \_logic_var: (work@TOP.conntb.drive), id:75, line:10:9, endln:10:14, parent:work@TOP.conntb, parID:222
            |vpiIODecl:
            \_io_decl: (observe), id:179, line:14:12, endln:14:19
              |vpiDirection:2
              |vpiName:observe
              |vpiExpr:
              \_logic_var: (work@TOP.conntb.observe), id:77, line:11:9, endln:11:16, parent:work@TOP.conntb, parID:222
            |vpiInterface:
            \_interface: work@ConnectTB (intf), id:172 tb.v:19: 
          |vpiModport:
          \_modport: (tb), id:180, line:16:11, endln:16:13, parent:intf, parID:172
            |vpiParent:
            \_interface: work@ConnectTB (intf), id:172 tb.v:19: 
            |vpiName:tb
            |vpiIODecl:
            \_io_decl: (drive), id:181, line:17:12, endln:17:17
              |vpiDirection:2
              |vpiName:drive
              |vpiExpr:
              \_logic_var: (work@TOP.conntb.drive), id:75, line:10:9, endln:10:14, parent:work@TOP.conntb, parID:222
            |vpiIODecl:
            \_io_decl: (observe), id:182, line:18:11, endln:18:18
              |vpiDirection:1
              |vpiName:observe
              |vpiExpr:
              \_logic_var: (work@TOP.conntb.observe), id:77, line:11:9, endln:11:16, parent:work@TOP.conntb, parID:222
            |vpiInterface:
            \_interface: work@ConnectTB (intf), id:172 tb.v:19: 
      |vpiTypedef:
      \_unsupported_typespec: (intf), id:166, line:30:27, endln:30:31
        |vpiName:intf
      |vpiParent:
      \_module: work@OBSERVER (work@TOP.obs), id:240 tb.v:19:3: , endln:19:32, parent:work@TOP, parID:221
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 10
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v | ${SURELOG_DIR}/build/regression/OneNetModPortGeneric/roundtrip/dut_000.v | 14 | 32 | 
[roundtrip]: ${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v  | ${SURELOG_DIR}/build/regression/OneNetModPortGeneric/roundtrip/tb_000.v  | 10 | 20 | 

