(pcb /home/ed/Kicad/Cosmonode_ext_03/Cosmonode_ext_03.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "4.0.7-e1-6374~58~ubuntu16.04.1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  165100 -98425  145415 -98425  145415 -129540  165100 -129540
            165100 -98425  165100 -98425)
    )
    (via "Via[0-1]_600:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component "Connectors_JST:JST_XH_B04B-XH-A_04x2.50mm_Straight"
      (place J1 155575 -117475 front 180 (PN CONN_01X04))
      (place J2 155575 -109220 front 180 (PN CONN_01X04))
    )
    (component Pin_Headers:Pin_Header_Straight_1x07_Pitch2.54mm
      (place J3 147955 -127635 back 90 (PN CONN_01X07))
      (place J4 147955 -100330 back 90 (PN CONN_01X07))
    )
    (component Connectors:GS3
      (place J5 161290 -118110 front 0 (PN GS3))
      (place J6 163195 -111760 front 0 (PN GS3))
    )
  )
  (library
    (image "Connectors_JST:JST_XH_B04B-XH-A_04x2.50mm_Straight"
      (outline (path signal 100  -2450 2350  -2450 -3400))
      (outline (path signal 100  -2450 -3400  9950 -3400))
      (outline (path signal 100  9950 -3400  9950 2350))
      (outline (path signal 100  9950 2350  -2450 2350))
      (outline (path signal 50  -2950 2850  -2950 -3900))
      (outline (path signal 50  -2950 -3900  10450 -3900))
      (outline (path signal 50  10450 -3900  10450 2850))
      (outline (path signal 50  10450 2850  -2950 2850))
      (outline (path signal 120  -2550 2450  -2550 -3500))
      (outline (path signal 120  -2550 -3500  10050 -3500))
      (outline (path signal 120  10050 -3500  10050 2450))
      (outline (path signal 120  10050 2450  -2550 2450))
      (outline (path signal 120  750 2450  750 1700))
      (outline (path signal 120  750 1700  6750 1700))
      (outline (path signal 120  6750 1700  6750 2450))
      (outline (path signal 120  6750 2450  750 2450))
      (outline (path signal 120  -2550 2450  -2550 1700))
      (outline (path signal 120  -2550 1700  -750 1700))
      (outline (path signal 120  -750 1700  -750 2450))
      (outline (path signal 120  -750 2450  -2550 2450))
      (outline (path signal 120  8250 2450  8250 1700))
      (outline (path signal 120  8250 1700  10050 1700))
      (outline (path signal 120  10050 1700  10050 2450))
      (outline (path signal 120  10050 2450  8250 2450))
      (outline (path signal 120  -2550 200  -1800 200))
      (outline (path signal 120  -1800 200  -1800 -2750))
      (outline (path signal 120  -1800 -2750  3750 -2750))
      (outline (path signal 120  10050 200  9300 200))
      (outline (path signal 120  9300 200  9300 -2750))
      (outline (path signal 120  9300 -2750  3750 -2750))
      (outline (path signal 120  -350 2750  -2850 2750))
      (outline (path signal 120  -2850 2750  -2850 250))
      (outline (path signal 100  -350 2750  -2850 2750))
      (outline (path signal 100  -2850 2750  -2850 250))
      (pin Rect[A]Pad_1750x1750_um 1 0 0)
      (pin Round[A]Pad_1750_um 2 2500 0)
      (pin Round[A]Pad_1750_um 3 5000 0)
      (pin Round[A]Pad_1750_um 4 7500 0)
    )
    (image Pin_Headers:Pin_Header_Straight_1x07_Pitch2.54mm
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -16510))
      (outline (path signal 100  1270 -16510  -1270 -16510))
      (outline (path signal 100  -1270 -16510  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -16570  1330 -16570))
      (outline (path signal 120  -1330 -1270  -1330 -16570))
      (outline (path signal 120  1330 -1270  1330 -16570))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -17050))
      (outline (path signal 50  -1800 -17050  1800 -17050))
      (outline (path signal 50  1800 -17050  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
    )
    (image Connectors:GS3
      (outline (path signal 50  -1150 2150  1150 2150))
      (outline (path signal 50  1150 2150  1150 -2150))
      (outline (path signal 50  1150 -2150  -1150 -2150))
      (outline (path signal 50  -1150 -2150  -1150 2150))
      (outline (path signal 120  -890 1910  -890 -1910))
      (outline (path signal 120  -890 -1910  890 -1910))
      (outline (path signal 120  890 -1910  890 1910))
      (outline (path signal 120  -890 1910  890 1910))
      (pin Rect[T]Pad_1270x970_um 1 0 1270)
      (pin Rect[T]Pad_1270x970_um 2 0 0)
      (pin Rect[T]Pad_1270x970_um 3 0 -1270)
    )
    (padstack Round[A]Pad_1750_um
      (shape (circle F.Cu 1750))
      (shape (circle B.Cu 1750))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Rect[T]Pad_1270x970_um
      (shape (rect F.Cu -635 -485 635 485))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[A]Pad_1750x1750_um
      (shape (rect F.Cu -875 -875 875 875))
      (shape (rect B.Cu -875 -875 875 875))
      (attach off)
    )
    (padstack "Via[0-1]_600:400_um"
      (shape (circle F.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
  )
  (network
    (net /A5
      (pins J1-1 J2-1 J4-7)
    )
    (net "Net-(J1-Pad2)"
      (pins J1-2 J2-2 J6-2)
    )
    (net /A4
      (pins J1-3 J2-3 J4-6)
    )
    (net "Net-(J1-Pad4)"
      (pins J1-4 J2-4 J5-2)
    )
    (net /D3
      (pins J3-1)
    )
    (net /D4
      (pins J3-2)
    )
    (net /D5
      (pins J3-3 J5-3)
    )
    (net /D6
      (pins J3-4 J6-3)
    )
    (net /D7
      (pins J3-5)
    )
    (net /A0
      (pins J3-6)
    )
    (net /A1
      (pins J3-7)
    )
    (net /BAT+
      (pins J4-1)
    )
    (net +3V3
      (pins J4-2 J4-3 J5-1)
    )
    (net GND
      (pins J4-4 J4-5 J6-1)
    )
    (class kicad_default "" +3V3 /A0 /A1 /A4 /A5 /BAT+ /D3 /D4 /D5 /D6 /D7
      GND "Net-(J1-Pad2)" "Net-(J1-Pad4)"
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
