{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1602879806409 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602879806410 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 16 23:23:26 2020 " "Processing started: Fri Oct 16 23:23:26 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602879806410 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602879806410 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CAN -c CAN " "Command: quartus_map --read_settings_files=on --write_settings_files=off CAN -c CAN" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602879806410 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1602879806732 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1602879806732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "can_top.v 1 1 " "Found 1 design units, including 1 entities, in source file can_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 can_top " "Found entity 1: can_top" {  } { { "can_top.v" "" { Text "C:/hdl_projects/CAN/can_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602879813084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602879813084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baud_rate.v 1 1 " "Found 1 design units, including 1 entities, in source file baud_rate.v" { { "Info" "ISGN_ENTITY_NAME" "1 baud_rate " "Found entity 1: baud_rate" {  } { { "baud_rate.v" "" { Text "C:/hdl_projects/CAN/baud_rate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602879813086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602879813086 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "tx_data TX_DATA can_tx.v(19) " "Verilog HDL Declaration information at can_tx.v(19): object \"tx_data\" differs only in case from object \"TX_DATA\" in the same scope" {  } { { "can_tx.v" "" { Text "C:/hdl_projects/CAN/can_tx.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602879813088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "can_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file can_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 can_tx " "Found entity 1: can_tx" {  } { { "can_tx.v" "" { Text "C:/hdl_projects/CAN/can_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602879813088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602879813088 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/can_rx.v " "Can't analyze file -- file output_files/can_rx.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1602879813090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "can_crc.v 1 1 " "Found 1 design units, including 1 entities, in source file can_crc.v" { { "Info" "ISGN_ENTITY_NAME" "1 can_crc " "Found entity 1: can_crc" {  } { { "can_crc.v" "" { Text "C:/hdl_projects/CAN/can_crc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602879813092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602879813092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "can_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file can_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 can_clk " "Found entity 1: can_clk" {  } { { "can_clk.v" "" { Text "C:/hdl_projects/CAN/can_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602879813093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602879813093 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rx_message_type RX_MESSAGE_TYPE can_rx.v(95) " "Verilog HDL Declaration information at can_rx.v(95): object \"rx_message_type\" differs only in case from object \"RX_MESSAGE_TYPE\" in the same scope" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 95 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602879813095 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rx_address_local RX_ADDRESS_LOCAL can_rx.v(96) " "Verilog HDL Declaration information at can_rx.v(96): object \"rx_address_local\" differs only in case from object \"RX_ADDRESS_LOCAL\" in the same scope" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 96 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602879813095 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rx_address_remote RX_ADDRESS_REMOTE can_rx.v(97) " "Verilog HDL Declaration information at can_rx.v(97): object \"rx_address_remote\" differs only in case from object \"RX_ADDRESS_REMOTE\" in the same scope" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 97 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602879813095 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rx_handshaking_p RX_HANDSHAKING_P can_rx.v(98) " "Verilog HDL Declaration information at can_rx.v(98): object \"rx_handshaking_p\" differs only in case from object \"RX_HANDSHAKING_P\" in the same scope" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 98 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602879813095 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rx_atribute_reserved RX_ATRIBUTE_RESERVED can_rx.v(99) " "Verilog HDL Declaration information at can_rx.v(99): object \"rx_atribute_reserved\" differs only in case from object \"RX_ATRIBUTE_RESERVED\" in the same scope" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 99 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602879813095 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rx_expand_count RX_EXPAND_COUNT can_rx.v(100) " "Verilog HDL Declaration information at can_rx.v(100): object \"rx_expand_count\" differs only in case from object \"RX_EXPAND_COUNT\" in the same scope" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 100 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602879813095 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rx_cmd_data_sign RX_CMD_DATA_SIGN can_rx.v(101) " "Verilog HDL Declaration information at can_rx.v(101): object \"rx_cmd_data_sign\" differs only in case from object \"RX_CMD_DATA_SIGN\" in the same scope" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 101 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602879813095 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rx_dlc RX_DLC can_rx.v(102) " "Verilog HDL Declaration information at can_rx.v(102): object \"rx_dlc\" differs only in case from object \"RX_DLC\" in the same scope" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 102 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602879813095 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rx_data RX_DATA can_rx.v(23) " "Verilog HDL Declaration information at can_rx.v(23): object \"rx_data\" differs only in case from object \"RX_DATA\" in the same scope" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602879813095 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rx_crc RX_CRC can_rx.v(103) " "Verilog HDL Declaration information at can_rx.v(103): object \"rx_crc\" differs only in case from object \"RX_CRC\" in the same scope" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 103 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602879813095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "can_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file can_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 can_rx " "Found entity 1: can_rx" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602879813097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602879813097 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_lost can_top.v(135) " "Verilog HDL Implicit Net warning at can_top.v(135): created implicit net for \"tx_lost\"" {  } { { "can_top.v" "" { Text "C:/hdl_projects/CAN/can_top.v" 135 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602879813097 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_acknowledged can_top.v(136) " "Verilog HDL Implicit Net warning at can_top.v(136): created implicit net for \"tx_acknowledged\"" {  } { { "can_top.v" "" { Text "C:/hdl_projects/CAN/can_top.v" 136 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602879813097 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "can_clk_sync can_top.v(163) " "Verilog HDL Implicit Net warning at can_top.v(163): created implicit net for \"can_clk_sync\"" {  } { { "can_top.v" "" { Text "C:/hdl_projects/CAN/can_top.v" 163 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602879813097 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "can_top " "Elaborating entity \"can_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1602879813129 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_atribute can_top.v(62) " "Verilog HDL or VHDL warning at can_top.v(62): object \"tx_atribute\" assigned a value but never read" {  } { { "can_top.v" "" { Text "C:/hdl_projects/CAN/can_top.v" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1602879813130 "|can_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 can_top.v(49) " "Verilog HDL assignment warning at can_top.v(49): truncated value with size 4 to match size of target (3)" {  } { { "can_top.v" "" { Text "C:/hdl_projects/CAN/can_top.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602879813130 "|can_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "tx_busy can_top.v(13) " "Output port \"tx_busy\" at can_top.v(13) has no driver" {  } { { "can_top.v" "" { Text "C:/hdl_projects/CAN/can_top.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1602879813130 "|can_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "bit_stuffed can_top.v(31) " "Output port \"bit_stuffed\" at can_top.v(31) has no driver" {  } { { "can_top.v" "" { Text "C:/hdl_projects/CAN/can_top.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1602879813130 "|can_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "test_last_bit can_top.v(32) " "Output port \"test_last_bit\" at can_top.v(32) has no driver" {  } { { "can_top.v" "" { Text "C:/hdl_projects/CAN/can_top.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1602879813130 "|can_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "can_tx can_tx:can_tx_instance " "Elaborating entity \"can_tx\" for hierarchy \"can_tx:can_tx_instance\"" {  } { { "can_top.v" "can_tx_instance" { Text "C:/hdl_projects/CAN/can_top.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602879813130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "can_crc can_tx:can_tx_instance\|can_crc:can_crc_instance " "Elaborating entity \"can_crc\" for hierarchy \"can_tx:can_tx_instance\|can_crc:can_crc_instance\"" {  } { { "can_tx.v" "can_crc_instance" { Text "C:/hdl_projects/CAN/can_tx.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602879813133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "can_rx can_rx:can_rx_instance " "Elaborating entity \"can_rx\" for hierarchy \"can_rx:can_rx_instance\"" {  } { { "can_top.v" "can_rx_instance" { Text "C:/hdl_projects/CAN/can_top.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602879813135 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_message_type can_rx.v(95) " "Verilog HDL or VHDL warning at can_rx.v(95): object \"rx_message_type\" assigned a value but never read" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1602879813136 "|can_top|can_rx:can_rx_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_address_local can_rx.v(96) " "Verilog HDL or VHDL warning at can_rx.v(96): object \"rx_address_local\" assigned a value but never read" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1602879813136 "|can_top|can_rx:can_rx_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_address_remote can_rx.v(97) " "Verilog HDL or VHDL warning at can_rx.v(97): object \"rx_address_remote\" assigned a value but never read" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1602879813136 "|can_top|can_rx:can_rx_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_handshaking_p can_rx.v(98) " "Verilog HDL or VHDL warning at can_rx.v(98): object \"rx_handshaking_p\" assigned a value but never read" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1602879813136 "|can_top|can_rx:can_rx_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_atribute_reserved can_rx.v(99) " "Verilog HDL or VHDL warning at can_rx.v(99): object \"rx_atribute_reserved\" assigned a value but never read" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1602879813136 "|can_top|can_rx:can_rx_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_expand_count can_rx.v(100) " "Verilog HDL or VHDL warning at can_rx.v(100): object \"rx_expand_count\" assigned a value but never read" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1602879813136 "|can_top|can_rx:can_rx_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_cmd_data_sign can_rx.v(101) " "Verilog HDL or VHDL warning at can_rx.v(101): object \"rx_cmd_data_sign\" assigned a value but never read" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1602879813136 "|can_top|can_rx:can_rx_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_dlc can_rx.v(102) " "Verilog HDL or VHDL warning at can_rx.v(102): object \"rx_dlc\" assigned a value but never read" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1602879813136 "|can_top|can_rx:can_rx_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_crc can_rx.v(103) " "Verilog HDL or VHDL warning at can_rx.v(103): object \"rx_crc\" assigned a value but never read" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1602879813136 "|can_top|can_rx:can_rx_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bit_stuff_bit can_rx.v(110) " "Verilog HDL or VHDL warning at can_rx.v(110): object \"bit_stuff_bit\" assigned a value but never read" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1602879813136 "|can_top|can_rx:can_rx_instance"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "remote_address can_rx.v(18) " "Output port \"remote_address\" at can_rx.v(18) has no driver" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1602879813149 "|can_top|can_rx:can_rx_instance"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "handshake can_rx.v(19) " "Output port \"handshake\" at can_rx.v(19) has no driver" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1602879813149 "|can_top|can_rx:can_rx_instance"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "expand_count can_rx.v(20) " "Output port \"expand_count\" at can_rx.v(20) has no driver" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1602879813149 "|can_top|can_rx:can_rx_instance"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cmd_data_sign can_rx.v(21) " "Output port \"cmd_data_sign\" at can_rx.v(21) has no driver" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1602879813149 "|can_top|can_rx:can_rx_instance"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dlc can_rx.v(22) " "Output port \"dlc\" at can_rx.v(22) has no driver" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1602879813149 "|can_top|can_rx:can_rx_instance"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rx_received_o can_rx.v(14) " "Output port \"rx_received_o\" at can_rx.v(14) has no driver" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1602879813149 "|can_top|can_rx:can_rx_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "can_clk can_clk:can_clk_instance " "Elaborating entity \"can_clk\" for hierarchy \"can_clk:can_clk_instance\"" {  } { { "can_top.v" "can_clk_instance" { Text "C:/hdl_projects/CAN/can_top.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602879813232 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "baud_clk_o_reg can_clk.v(16) " "Verilog HDL or VHDL warning at can_clk.v(16): object \"baud_clk_o_reg\" assigned a value but never read" {  } { { "can_clk.v" "" { Text "C:/hdl_projects/CAN/can_clk.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1602879813233 "|can_top|can_clk:can_clk_instance"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1602879814008 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "can_tx.v" "" { Text "C:/hdl_projects/CAN/can_tx.v" 106 -1 0 } } { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 166 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1602879814024 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1602879814024 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "tx_busy GND " "Pin \"tx_busy\" is stuck at GND" {  } { { "can_top.v" "" { Text "C:/hdl_projects/CAN/can_top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602879814408 "|can_top|tx_busy"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_can_tx_state\[6\] GND " "Pin \"test_can_tx_state\[6\]\" is stuck at GND" {  } { { "can_top.v" "" { Text "C:/hdl_projects/CAN/can_top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602879814408 "|can_top|test_can_tx_state[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_bit_pol_count\[3\] GND " "Pin \"test_bit_pol_count\[3\]\" is stuck at GND" {  } { { "can_top.v" "" { Text "C:/hdl_projects/CAN/can_top.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602879814408 "|can_top|test_bit_pol_count[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bit_stuffed GND " "Pin \"bit_stuffed\" is stuck at GND" {  } { { "can_top.v" "" { Text "C:/hdl_projects/CAN/can_top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602879814408 "|can_top|bit_stuffed"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_last_bit GND " "Pin \"test_last_bit\" is stuck at GND" {  } { { "can_top.v" "" { Text "C:/hdl_projects/CAN/can_top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602879814408 "|can_top|test_last_bit"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_rx_state\[6\] GND " "Pin \"test_rx_state\[6\]\" is stuck at GND" {  } { { "can_top.v" "" { Text "C:/hdl_projects/CAN/can_top.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602879814408 "|can_top|test_rx_state[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_rx_quant_count\[11\] GND " "Pin \"test_rx_quant_count\[11\]\" is stuck at GND" {  } { { "can_top.v" "" { Text "C:/hdl_projects/CAN/can_top.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602879814408 "|can_top|test_rx_quant_count[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_rx_bit_pol_count\[3\] GND " "Pin \"test_rx_bit_pol_count\[3\]\" is stuck at GND" {  } { { "can_top.v" "" { Text "C:/hdl_projects/CAN/can_top.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602879814408 "|can_top|test_rx_bit_pol_count[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1602879814408 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1602879814487 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "34 " "34 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1602879815120 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/hdl_projects/CAN/output_files/CAN.map.smsg " "Generated suppressed messages file C:/hdl_projects/CAN/output_files/CAN.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602879815158 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1602879815275 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602879815275 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "583 " "Implemented 583 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1602879815353 ""} { "Info" "ICUT_CUT_TM_OPINS" "71 " "Implemented 71 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1602879815353 ""} { "Info" "ICUT_CUT_TM_LCELLS" "509 " "Implemented 509 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1602879815353 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1602879815353 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4762 " "Peak virtual memory: 4762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602879815383 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 16 23:23:35 2020 " "Processing ended: Fri Oct 16 23:23:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602879815383 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602879815383 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602879815383 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1602879815383 ""}
