// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
// Version: 2022.1.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dut_bnn_xcel (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_0_address0,
        input_0_ce0,
        input_0_q0,
        ap_return
);

parameter    ap_ST_fsm_state1 = 39'd1;
parameter    ap_ST_fsm_state2 = 39'd2;
parameter    ap_ST_fsm_state3 = 39'd4;
parameter    ap_ST_fsm_state4 = 39'd8;
parameter    ap_ST_fsm_state5 = 39'd16;
parameter    ap_ST_fsm_state6 = 39'd32;
parameter    ap_ST_fsm_state7 = 39'd64;
parameter    ap_ST_fsm_state8 = 39'd128;
parameter    ap_ST_fsm_state9 = 39'd256;
parameter    ap_ST_fsm_state10 = 39'd512;
parameter    ap_ST_fsm_state11 = 39'd1024;
parameter    ap_ST_fsm_state12 = 39'd2048;
parameter    ap_ST_fsm_state13 = 39'd4096;
parameter    ap_ST_fsm_state14 = 39'd8192;
parameter    ap_ST_fsm_state15 = 39'd16384;
parameter    ap_ST_fsm_state16 = 39'd32768;
parameter    ap_ST_fsm_state17 = 39'd65536;
parameter    ap_ST_fsm_state18 = 39'd131072;
parameter    ap_ST_fsm_state19 = 39'd262144;
parameter    ap_ST_fsm_state20 = 39'd524288;
parameter    ap_ST_fsm_state21 = 39'd1048576;
parameter    ap_ST_fsm_state22 = 39'd2097152;
parameter    ap_ST_fsm_state23 = 39'd4194304;
parameter    ap_ST_fsm_state24 = 39'd8388608;
parameter    ap_ST_fsm_state25 = 39'd16777216;
parameter    ap_ST_fsm_state26 = 39'd33554432;
parameter    ap_ST_fsm_state27 = 39'd67108864;
parameter    ap_ST_fsm_state28 = 39'd134217728;
parameter    ap_ST_fsm_state29 = 39'd268435456;
parameter    ap_ST_fsm_state30 = 39'd536870912;
parameter    ap_ST_fsm_state31 = 39'd1073741824;
parameter    ap_ST_fsm_state32 = 39'd2147483648;
parameter    ap_ST_fsm_state33 = 39'd4294967296;
parameter    ap_ST_fsm_state34 = 39'd8589934592;
parameter    ap_ST_fsm_state35 = 39'd17179869184;
parameter    ap_ST_fsm_state36 = 39'd34359738368;
parameter    ap_ST_fsm_state37 = 39'd68719476736;
parameter    ap_ST_fsm_state38 = 39'd137438953472;
parameter    ap_ST_fsm_state39 = 39'd274877906944;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [7:0] input_0_address0;
output   input_0_ce0;
input  [0:0] input_0_q0;
output  [3:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[3:0] ap_return;

(* fsm_encoding = "none" *) reg   [38:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [255:0] grp_sign_fu_4023_ap_return;
reg   [255:0] signed1_reg_4055;
wire    ap_CS_fsm_state36;
reg   [4:0] input_padded_address0;
reg    input_padded_ce0;
reg    input_padded_we0;
reg   [0:0] input_padded_d0;
wire   [0:0] input_padded_q0;
reg   [4:0] input_padded_1_address0;
reg    input_padded_1_ce0;
reg    input_padded_1_we0;
reg   [0:0] input_padded_1_d0;
wire   [0:0] input_padded_1_q0;
reg   [4:0] input_padded_2_address0;
reg    input_padded_2_ce0;
reg    input_padded_2_we0;
reg   [0:0] input_padded_2_d0;
wire   [0:0] input_padded_2_q0;
reg   [4:0] input_padded_3_address0;
reg    input_padded_3_ce0;
reg    input_padded_3_we0;
reg   [0:0] input_padded_3_d0;
wire   [0:0] input_padded_3_q0;
reg   [4:0] input_padded_4_address0;
reg    input_padded_4_ce0;
reg    input_padded_4_we0;
reg   [0:0] input_padded_4_d0;
wire   [0:0] input_padded_4_q0;
reg   [4:0] input_padded_5_address0;
reg    input_padded_5_ce0;
reg    input_padded_5_we0;
reg   [0:0] input_padded_5_d0;
wire   [0:0] input_padded_5_q0;
reg   [4:0] input_padded_6_address0;
reg    input_padded_6_ce0;
reg    input_padded_6_we0;
reg   [0:0] input_padded_6_d0;
wire   [0:0] input_padded_6_q0;
reg   [4:0] input_padded_7_address0;
reg    input_padded_7_ce0;
reg    input_padded_7_we0;
reg   [0:0] input_padded_7_d0;
wire   [0:0] input_padded_7_q0;
reg   [4:0] input_padded_8_address0;
reg    input_padded_8_ce0;
reg    input_padded_8_we0;
reg   [0:0] input_padded_8_d0;
wire   [0:0] input_padded_8_q0;
reg   [4:0] input_padded_9_address0;
reg    input_padded_9_ce0;
reg    input_padded_9_we0;
reg   [0:0] input_padded_9_d0;
wire   [0:0] input_padded_9_q0;
reg   [4:0] input_padded_10_address0;
reg    input_padded_10_ce0;
reg    input_padded_10_we0;
reg   [0:0] input_padded_10_d0;
wire   [0:0] input_padded_10_q0;
reg   [4:0] input_padded_11_address0;
reg    input_padded_11_ce0;
reg    input_padded_11_we0;
reg   [0:0] input_padded_11_d0;
wire   [0:0] input_padded_11_q0;
reg   [4:0] input_padded_12_address0;
reg    input_padded_12_ce0;
reg    input_padded_12_we0;
reg   [0:0] input_padded_12_d0;
wire   [0:0] input_padded_12_q0;
reg   [4:0] input_padded_13_address0;
reg    input_padded_13_ce0;
reg    input_padded_13_we0;
reg   [0:0] input_padded_13_d0;
wire   [0:0] input_padded_13_q0;
reg   [4:0] input_padded_14_address0;
reg    input_padded_14_ce0;
reg    input_padded_14_we0;
reg   [0:0] input_padded_14_d0;
wire   [0:0] input_padded_14_q0;
reg   [4:0] input_padded_15_address0;
reg    input_padded_15_ce0;
reg    input_padded_15_we0;
reg   [0:0] input_padded_15_d0;
wire   [0:0] input_padded_15_q0;
reg   [6:0] conv1_address0;
reg    conv1_ce0;
reg    conv1_we0;
wire   [0:0] conv1_q0;
reg    conv1_ce1;
reg    conv1_we1;
reg   [6:0] conv1_1_address0;
reg    conv1_1_ce0;
reg    conv1_1_we0;
wire   [0:0] conv1_1_q0;
reg    conv1_1_ce1;
reg    conv1_1_we1;
reg   [6:0] conv1_2_address0;
reg    conv1_2_ce0;
reg    conv1_2_we0;
wire   [0:0] conv1_2_q0;
reg    conv1_2_ce1;
reg    conv1_2_we1;
reg   [6:0] conv1_3_address0;
reg    conv1_3_ce0;
reg    conv1_3_we0;
wire   [0:0] conv1_3_q0;
reg    conv1_3_ce1;
reg    conv1_3_we1;
reg   [6:0] conv1_4_address0;
reg    conv1_4_ce0;
reg    conv1_4_we0;
wire   [0:0] conv1_4_q0;
reg    conv1_4_ce1;
reg    conv1_4_we1;
reg   [6:0] conv1_5_address0;
reg    conv1_5_ce0;
reg    conv1_5_we0;
wire   [0:0] conv1_5_q0;
reg    conv1_5_ce1;
reg    conv1_5_we1;
reg   [6:0] conv1_6_address0;
reg    conv1_6_ce0;
reg    conv1_6_we0;
wire   [0:0] conv1_6_q0;
reg    conv1_6_ce1;
reg    conv1_6_we1;
reg   [6:0] conv1_7_address0;
reg    conv1_7_ce0;
reg    conv1_7_we0;
wire   [0:0] conv1_7_q0;
reg    conv1_7_ce1;
reg    conv1_7_we1;
reg   [6:0] conv1_8_address0;
reg    conv1_8_ce0;
reg    conv1_8_we0;
wire   [0:0] conv1_8_q0;
reg    conv1_8_ce1;
reg    conv1_8_we1;
reg   [6:0] conv1_9_address0;
reg    conv1_9_ce0;
reg    conv1_9_we0;
wire   [0:0] conv1_9_q0;
reg    conv1_9_ce1;
reg    conv1_9_we1;
reg   [6:0] conv1_10_address0;
reg    conv1_10_ce0;
reg    conv1_10_we0;
wire   [0:0] conv1_10_q0;
reg    conv1_10_ce1;
reg    conv1_10_we1;
reg   [6:0] conv1_11_address0;
reg    conv1_11_ce0;
reg    conv1_11_we0;
wire   [0:0] conv1_11_q0;
reg    conv1_11_ce1;
reg    conv1_11_we1;
reg   [6:0] conv1_12_address0;
reg    conv1_12_ce0;
reg    conv1_12_we0;
wire   [0:0] conv1_12_q0;
reg    conv1_12_ce1;
reg    conv1_12_we1;
reg   [6:0] conv1_13_address0;
reg    conv1_13_ce0;
reg    conv1_13_we0;
wire   [0:0] conv1_13_q0;
reg    conv1_13_ce1;
reg    conv1_13_we1;
reg   [6:0] conv1_14_address0;
reg    conv1_14_ce0;
reg    conv1_14_we0;
wire   [0:0] conv1_14_q0;
reg    conv1_14_ce1;
reg    conv1_14_we1;
reg   [6:0] conv1_15_address0;
reg    conv1_15_ce0;
reg    conv1_15_we0;
wire   [0:0] conv1_15_q0;
reg    conv1_15_ce1;
reg    conv1_15_we1;
reg   [6:0] conv1_16_address0;
reg    conv1_16_ce0;
reg    conv1_16_we0;
wire   [0:0] conv1_16_q0;
reg    conv1_16_ce1;
reg    conv1_16_we1;
reg   [6:0] conv1_17_address0;
reg    conv1_17_ce0;
reg    conv1_17_we0;
wire   [0:0] conv1_17_q0;
reg    conv1_17_ce1;
reg    conv1_17_we1;
reg   [6:0] conv1_18_address0;
reg    conv1_18_ce0;
reg    conv1_18_we0;
wire   [0:0] conv1_18_q0;
reg    conv1_18_ce1;
reg    conv1_18_we1;
reg   [6:0] conv1_19_address0;
reg    conv1_19_ce0;
reg    conv1_19_we0;
wire   [0:0] conv1_19_q0;
reg    conv1_19_ce1;
reg    conv1_19_we1;
reg   [6:0] conv1_20_address0;
reg    conv1_20_ce0;
reg    conv1_20_we0;
wire   [0:0] conv1_20_q0;
reg    conv1_20_ce1;
reg    conv1_20_we1;
reg   [6:0] conv1_21_address0;
reg    conv1_21_ce0;
reg    conv1_21_we0;
wire   [0:0] conv1_21_q0;
reg    conv1_21_ce1;
reg    conv1_21_we1;
reg   [6:0] conv1_22_address0;
reg    conv1_22_ce0;
reg    conv1_22_we0;
wire   [0:0] conv1_22_q0;
reg    conv1_22_ce1;
reg    conv1_22_we1;
reg   [6:0] conv1_23_address0;
reg    conv1_23_ce0;
reg    conv1_23_we0;
wire   [0:0] conv1_23_q0;
reg    conv1_23_ce1;
reg    conv1_23_we1;
reg   [6:0] conv1_24_address0;
reg    conv1_24_ce0;
reg    conv1_24_we0;
wire   [0:0] conv1_24_q0;
reg    conv1_24_ce1;
reg    conv1_24_we1;
reg   [6:0] conv1_25_address0;
reg    conv1_25_ce0;
reg    conv1_25_we0;
wire   [0:0] conv1_25_q0;
reg    conv1_25_ce1;
reg    conv1_25_we1;
reg   [6:0] conv1_26_address0;
reg    conv1_26_ce0;
reg    conv1_26_we0;
wire   [0:0] conv1_26_q0;
reg    conv1_26_ce1;
reg    conv1_26_we1;
reg   [6:0] conv1_27_address0;
reg    conv1_27_ce0;
reg    conv1_27_we0;
wire   [0:0] conv1_27_q0;
reg    conv1_27_ce1;
reg    conv1_27_we1;
reg   [6:0] conv1_28_address0;
reg    conv1_28_ce0;
reg    conv1_28_we0;
wire   [0:0] conv1_28_q0;
reg    conv1_28_ce1;
reg    conv1_28_we1;
reg   [6:0] conv1_29_address0;
reg    conv1_29_ce0;
reg    conv1_29_we0;
wire   [0:0] conv1_29_q0;
reg    conv1_29_ce1;
reg    conv1_29_we1;
reg   [6:0] conv1_30_address0;
reg    conv1_30_ce0;
reg    conv1_30_we0;
wire   [0:0] conv1_30_q0;
reg    conv1_30_ce1;
reg    conv1_30_we1;
reg   [6:0] conv1_31_address0;
reg    conv1_31_ce0;
reg    conv1_31_we0;
wire   [0:0] conv1_31_q0;
reg    conv1_31_ce1;
reg    conv1_31_we1;
reg   [6:0] conv1_pooled_0_address0;
reg    conv1_pooled_0_ce0;
reg    conv1_pooled_0_we0;
wire   [0:0] conv1_pooled_0_q0;
reg   [6:0] conv1_pooled_1_address0;
reg    conv1_pooled_1_ce0;
reg    conv1_pooled_1_we0;
wire   [0:0] conv1_pooled_1_q0;
reg   [6:0] conv1_pooled_2_address0;
reg    conv1_pooled_2_ce0;
reg    conv1_pooled_2_we0;
wire   [0:0] conv1_pooled_2_q0;
reg   [6:0] conv1_pooled_3_address0;
reg    conv1_pooled_3_ce0;
reg    conv1_pooled_3_we0;
wire   [0:0] conv1_pooled_3_q0;
reg   [6:0] conv1_pooled_4_address0;
reg    conv1_pooled_4_ce0;
reg    conv1_pooled_4_we0;
wire   [0:0] conv1_pooled_4_q0;
reg   [6:0] conv1_pooled_5_address0;
reg    conv1_pooled_5_ce0;
reg    conv1_pooled_5_we0;
wire   [0:0] conv1_pooled_5_q0;
reg   [6:0] conv1_pooled_6_address0;
reg    conv1_pooled_6_ce0;
reg    conv1_pooled_6_we0;
wire   [0:0] conv1_pooled_6_q0;
reg   [6:0] conv1_pooled_7_address0;
reg    conv1_pooled_7_ce0;
reg    conv1_pooled_7_we0;
wire   [0:0] conv1_pooled_7_q0;
reg   [3:0] conv1_pooled_padded_address0;
reg    conv1_pooled_padded_ce0;
reg    conv1_pooled_padded_we0;
reg   [9:0] conv1_pooled_padded_d0;
wire   [9:0] conv1_pooled_padded_q0;
reg   [3:0] conv1_pooled_padded_address1;
reg    conv1_pooled_padded_ce1;
reg    conv1_pooled_padded_we1;
wire   [9:0] conv1_pooled_padded_q1;
reg   [3:0] conv1_pooled_padded_1_address0;
reg    conv1_pooled_padded_1_ce0;
reg    conv1_pooled_padded_1_we0;
reg   [9:0] conv1_pooled_padded_1_d0;
wire   [9:0] conv1_pooled_padded_1_q0;
reg   [3:0] conv1_pooled_padded_1_address1;
reg    conv1_pooled_padded_1_ce1;
reg    conv1_pooled_padded_1_we1;
wire   [9:0] conv1_pooled_padded_1_q1;
reg   [3:0] conv1_pooled_padded_2_address0;
reg    conv1_pooled_padded_2_ce0;
reg    conv1_pooled_padded_2_we0;
reg   [9:0] conv1_pooled_padded_2_d0;
wire   [9:0] conv1_pooled_padded_2_q0;
reg   [3:0] conv1_pooled_padded_2_address1;
reg    conv1_pooled_padded_2_ce1;
reg    conv1_pooled_padded_2_we1;
wire   [9:0] conv1_pooled_padded_2_q1;
reg   [3:0] conv1_pooled_padded_3_address0;
reg    conv1_pooled_padded_3_ce0;
reg    conv1_pooled_padded_3_we0;
reg   [9:0] conv1_pooled_padded_3_d0;
wire   [9:0] conv1_pooled_padded_3_q0;
reg   [3:0] conv1_pooled_padded_3_address1;
reg    conv1_pooled_padded_3_ce1;
reg    conv1_pooled_padded_3_we1;
wire   [9:0] conv1_pooled_padded_3_q1;
reg   [3:0] conv1_pooled_padded_4_address0;
reg    conv1_pooled_padded_4_ce0;
reg    conv1_pooled_padded_4_we0;
reg   [9:0] conv1_pooled_padded_4_d0;
wire   [9:0] conv1_pooled_padded_4_q0;
reg   [3:0] conv1_pooled_padded_4_address1;
reg    conv1_pooled_padded_4_ce1;
reg    conv1_pooled_padded_4_we1;
wire   [9:0] conv1_pooled_padded_4_q1;
reg   [3:0] conv1_pooled_padded_5_address0;
reg    conv1_pooled_padded_5_ce0;
reg    conv1_pooled_padded_5_we0;
reg   [9:0] conv1_pooled_padded_5_d0;
wire   [9:0] conv1_pooled_padded_5_q0;
reg   [3:0] conv1_pooled_padded_5_address1;
reg    conv1_pooled_padded_5_ce1;
reg    conv1_pooled_padded_5_we1;
wire   [9:0] conv1_pooled_padded_5_q1;
reg   [3:0] conv1_pooled_padded_6_address0;
reg    conv1_pooled_padded_6_ce0;
reg    conv1_pooled_padded_6_we0;
reg   [9:0] conv1_pooled_padded_6_d0;
wire   [9:0] conv1_pooled_padded_6_q0;
reg   [3:0] conv1_pooled_padded_6_address1;
reg    conv1_pooled_padded_6_ce1;
reg    conv1_pooled_padded_6_we1;
wire   [9:0] conv1_pooled_padded_6_q1;
reg   [3:0] conv1_pooled_padded_7_address0;
reg    conv1_pooled_padded_7_ce0;
reg    conv1_pooled_padded_7_we0;
reg   [9:0] conv1_pooled_padded_7_d0;
wire   [9:0] conv1_pooled_padded_7_q0;
reg   [3:0] conv1_pooled_padded_7_address1;
reg    conv1_pooled_padded_7_ce1;
reg    conv1_pooled_padded_7_we1;
wire   [9:0] conv1_pooled_padded_7_q1;
reg   [3:0] conv1_pooled_padded_8_address0;
reg    conv1_pooled_padded_8_ce0;
reg    conv1_pooled_padded_8_we0;
reg   [9:0] conv1_pooled_padded_8_d0;
wire   [9:0] conv1_pooled_padded_8_q0;
reg   [3:0] conv1_pooled_padded_8_address1;
reg    conv1_pooled_padded_8_ce1;
reg    conv1_pooled_padded_8_we1;
wire   [9:0] conv1_pooled_padded_8_q1;
reg   [3:0] conv1_pooled_padded_9_address0;
reg    conv1_pooled_padded_9_ce0;
reg    conv1_pooled_padded_9_we0;
reg   [9:0] conv1_pooled_padded_9_d0;
wire   [9:0] conv1_pooled_padded_9_q0;
reg   [3:0] conv1_pooled_padded_9_address1;
reg    conv1_pooled_padded_9_ce1;
reg    conv1_pooled_padded_9_we1;
wire   [9:0] conv1_pooled_padded_9_q1;
reg   [3:0] conv1_pooled_padded_10_address0;
reg    conv1_pooled_padded_10_ce0;
reg    conv1_pooled_padded_10_we0;
reg   [9:0] conv1_pooled_padded_10_d0;
wire   [9:0] conv1_pooled_padded_10_q0;
reg   [3:0] conv1_pooled_padded_10_address1;
reg    conv1_pooled_padded_10_ce1;
reg    conv1_pooled_padded_10_we1;
wire   [9:0] conv1_pooled_padded_10_q1;
reg   [3:0] conv1_pooled_padded_11_address0;
reg    conv1_pooled_padded_11_ce0;
reg    conv1_pooled_padded_11_we0;
reg   [9:0] conv1_pooled_padded_11_d0;
wire   [9:0] conv1_pooled_padded_11_q0;
reg   [3:0] conv1_pooled_padded_11_address1;
reg    conv1_pooled_padded_11_ce1;
reg    conv1_pooled_padded_11_we1;
wire   [9:0] conv1_pooled_padded_11_q1;
reg   [3:0] conv1_pooled_padded_12_address0;
reg    conv1_pooled_padded_12_ce0;
reg    conv1_pooled_padded_12_we0;
reg   [9:0] conv1_pooled_padded_12_d0;
wire   [9:0] conv1_pooled_padded_12_q0;
reg   [3:0] conv1_pooled_padded_12_address1;
reg    conv1_pooled_padded_12_ce1;
reg    conv1_pooled_padded_12_we1;
wire   [9:0] conv1_pooled_padded_12_q1;
reg   [3:0] conv1_pooled_padded_13_address0;
reg    conv1_pooled_padded_13_ce0;
reg    conv1_pooled_padded_13_we0;
reg   [9:0] conv1_pooled_padded_13_d0;
wire   [9:0] conv1_pooled_padded_13_q0;
reg   [3:0] conv1_pooled_padded_13_address1;
reg    conv1_pooled_padded_13_ce1;
reg    conv1_pooled_padded_13_we1;
wire   [9:0] conv1_pooled_padded_13_q1;
reg   [3:0] conv1_pooled_padded_14_address0;
reg    conv1_pooled_padded_14_ce0;
reg    conv1_pooled_padded_14_we0;
reg   [9:0] conv1_pooled_padded_14_d0;
wire   [9:0] conv1_pooled_padded_14_q0;
reg   [3:0] conv1_pooled_padded_14_address1;
reg    conv1_pooled_padded_14_ce1;
reg    conv1_pooled_padded_14_we1;
wire   [9:0] conv1_pooled_padded_14_q1;
reg   [3:0] conv1_pooled_padded_15_address0;
reg    conv1_pooled_padded_15_ce0;
reg    conv1_pooled_padded_15_we0;
reg   [9:0] conv1_pooled_padded_15_d0;
wire   [9:0] conv1_pooled_padded_15_q0;
reg   [3:0] conv1_pooled_padded_15_address1;
reg    conv1_pooled_padded_15_ce1;
reg    conv1_pooled_padded_15_we1;
wire   [9:0] conv1_pooled_padded_15_q1;
reg   [4:0] conv2_0_0_address0;
reg    conv2_0_0_ce0;
reg    conv2_0_0_we0;
wire   [0:0] conv2_0_0_q0;
reg   [4:0] conv2_0_1_address0;
reg    conv2_0_1_ce0;
reg    conv2_0_1_we0;
wire   [0:0] conv2_0_1_q0;
reg   [4:0] conv2_0_2_address0;
reg    conv2_0_2_ce0;
reg    conv2_0_2_we0;
wire   [0:0] conv2_0_2_q0;
reg   [4:0] conv2_0_3_address0;
reg    conv2_0_3_ce0;
reg    conv2_0_3_we0;
wire   [0:0] conv2_0_3_q0;
reg   [4:0] conv2_0_4_address0;
reg    conv2_0_4_ce0;
reg    conv2_0_4_we0;
wire   [0:0] conv2_0_4_q0;
reg   [4:0] conv2_0_5_address0;
reg    conv2_0_5_ce0;
reg    conv2_0_5_we0;
wire   [0:0] conv2_0_5_q0;
reg   [4:0] conv2_0_6_address0;
reg    conv2_0_6_ce0;
reg    conv2_0_6_we0;
wire   [0:0] conv2_0_6_q0;
reg   [4:0] conv2_0_7_address0;
reg    conv2_0_7_ce0;
reg    conv2_0_7_we0;
wire   [0:0] conv2_0_7_q0;
reg   [4:0] conv2_1_0_address0;
reg    conv2_1_0_ce0;
reg    conv2_1_0_we0;
wire   [0:0] conv2_1_0_q0;
reg   [4:0] conv2_1_1_address0;
reg    conv2_1_1_ce0;
reg    conv2_1_1_we0;
wire   [0:0] conv2_1_1_q0;
reg   [4:0] conv2_1_2_address0;
reg    conv2_1_2_ce0;
reg    conv2_1_2_we0;
wire   [0:0] conv2_1_2_q0;
reg   [4:0] conv2_1_3_address0;
reg    conv2_1_3_ce0;
reg    conv2_1_3_we0;
wire   [0:0] conv2_1_3_q0;
reg   [4:0] conv2_1_4_address0;
reg    conv2_1_4_ce0;
reg    conv2_1_4_we0;
wire   [0:0] conv2_1_4_q0;
reg   [4:0] conv2_1_5_address0;
reg    conv2_1_5_ce0;
reg    conv2_1_5_we0;
wire   [0:0] conv2_1_5_q0;
reg   [4:0] conv2_1_6_address0;
reg    conv2_1_6_ce0;
reg    conv2_1_6_we0;
wire   [0:0] conv2_1_6_q0;
reg   [4:0] conv2_1_7_address0;
reg    conv2_1_7_ce0;
reg    conv2_1_7_we0;
wire   [0:0] conv2_1_7_q0;
reg   [4:0] conv2_2_0_address0;
reg    conv2_2_0_ce0;
reg    conv2_2_0_we0;
wire   [0:0] conv2_2_0_q0;
reg   [4:0] conv2_2_1_address0;
reg    conv2_2_1_ce0;
reg    conv2_2_1_we0;
wire   [0:0] conv2_2_1_q0;
reg   [4:0] conv2_2_2_address0;
reg    conv2_2_2_ce0;
reg    conv2_2_2_we0;
wire   [0:0] conv2_2_2_q0;
reg   [4:0] conv2_2_3_address0;
reg    conv2_2_3_ce0;
reg    conv2_2_3_we0;
wire   [0:0] conv2_2_3_q0;
reg   [4:0] conv2_2_4_address0;
reg    conv2_2_4_ce0;
reg    conv2_2_4_we0;
wire   [0:0] conv2_2_4_q0;
reg   [4:0] conv2_2_5_address0;
reg    conv2_2_5_ce0;
reg    conv2_2_5_we0;
wire   [0:0] conv2_2_5_q0;
reg   [4:0] conv2_2_6_address0;
reg    conv2_2_6_ce0;
reg    conv2_2_6_we0;
wire   [0:0] conv2_2_6_q0;
reg   [4:0] conv2_2_7_address0;
reg    conv2_2_7_ce0;
reg    conv2_2_7_we0;
wire   [0:0] conv2_2_7_q0;
reg   [4:0] conv2_3_0_address0;
reg    conv2_3_0_ce0;
reg    conv2_3_0_we0;
wire   [0:0] conv2_3_0_q0;
reg   [4:0] conv2_3_1_address0;
reg    conv2_3_1_ce0;
reg    conv2_3_1_we0;
wire   [0:0] conv2_3_1_q0;
reg   [4:0] conv2_3_2_address0;
reg    conv2_3_2_ce0;
reg    conv2_3_2_we0;
wire   [0:0] conv2_3_2_q0;
reg   [4:0] conv2_3_3_address0;
reg    conv2_3_3_ce0;
reg    conv2_3_3_we0;
wire   [0:0] conv2_3_3_q0;
reg   [4:0] conv2_3_4_address0;
reg    conv2_3_4_ce0;
reg    conv2_3_4_we0;
wire   [0:0] conv2_3_4_q0;
reg   [4:0] conv2_3_5_address0;
reg    conv2_3_5_ce0;
reg    conv2_3_5_we0;
wire   [0:0] conv2_3_5_q0;
reg   [4:0] conv2_3_6_address0;
reg    conv2_3_6_ce0;
reg    conv2_3_6_we0;
wire   [0:0] conv2_3_6_q0;
reg   [4:0] conv2_3_7_address0;
reg    conv2_3_7_ce0;
reg    conv2_3_7_we0;
wire   [0:0] conv2_3_7_q0;
reg   [4:0] conv2_4_0_address0;
reg    conv2_4_0_ce0;
reg    conv2_4_0_we0;
wire   [0:0] conv2_4_0_q0;
reg   [4:0] conv2_4_1_address0;
reg    conv2_4_1_ce0;
reg    conv2_4_1_we0;
wire   [0:0] conv2_4_1_q0;
reg   [4:0] conv2_4_2_address0;
reg    conv2_4_2_ce0;
reg    conv2_4_2_we0;
wire   [0:0] conv2_4_2_q0;
reg   [4:0] conv2_4_3_address0;
reg    conv2_4_3_ce0;
reg    conv2_4_3_we0;
wire   [0:0] conv2_4_3_q0;
reg   [4:0] conv2_4_4_address0;
reg    conv2_4_4_ce0;
reg    conv2_4_4_we0;
wire   [0:0] conv2_4_4_q0;
reg   [4:0] conv2_4_5_address0;
reg    conv2_4_5_ce0;
reg    conv2_4_5_we0;
wire   [0:0] conv2_4_5_q0;
reg   [4:0] conv2_4_6_address0;
reg    conv2_4_6_ce0;
reg    conv2_4_6_we0;
wire   [0:0] conv2_4_6_q0;
reg   [4:0] conv2_4_7_address0;
reg    conv2_4_7_ce0;
reg    conv2_4_7_we0;
wire   [0:0] conv2_4_7_q0;
reg   [4:0] conv2_5_0_address0;
reg    conv2_5_0_ce0;
reg    conv2_5_0_we0;
wire   [0:0] conv2_5_0_q0;
reg   [4:0] conv2_5_1_address0;
reg    conv2_5_1_ce0;
reg    conv2_5_1_we0;
wire   [0:0] conv2_5_1_q0;
reg   [4:0] conv2_5_2_address0;
reg    conv2_5_2_ce0;
reg    conv2_5_2_we0;
wire   [0:0] conv2_5_2_q0;
reg   [4:0] conv2_5_3_address0;
reg    conv2_5_3_ce0;
reg    conv2_5_3_we0;
wire   [0:0] conv2_5_3_q0;
reg   [4:0] conv2_5_4_address0;
reg    conv2_5_4_ce0;
reg    conv2_5_4_we0;
wire   [0:0] conv2_5_4_q0;
reg   [4:0] conv2_5_5_address0;
reg    conv2_5_5_ce0;
reg    conv2_5_5_we0;
wire   [0:0] conv2_5_5_q0;
reg   [4:0] conv2_5_6_address0;
reg    conv2_5_6_ce0;
reg    conv2_5_6_we0;
wire   [0:0] conv2_5_6_q0;
reg   [4:0] conv2_5_7_address0;
reg    conv2_5_7_ce0;
reg    conv2_5_7_we0;
wire   [0:0] conv2_5_7_q0;
reg   [4:0] conv2_6_0_address0;
reg    conv2_6_0_ce0;
reg    conv2_6_0_we0;
wire   [0:0] conv2_6_0_q0;
reg   [4:0] conv2_6_1_address0;
reg    conv2_6_1_ce0;
reg    conv2_6_1_we0;
wire   [0:0] conv2_6_1_q0;
reg   [4:0] conv2_6_2_address0;
reg    conv2_6_2_ce0;
reg    conv2_6_2_we0;
wire   [0:0] conv2_6_2_q0;
reg   [4:0] conv2_6_3_address0;
reg    conv2_6_3_ce0;
reg    conv2_6_3_we0;
wire   [0:0] conv2_6_3_q0;
reg   [4:0] conv2_6_4_address0;
reg    conv2_6_4_ce0;
reg    conv2_6_4_we0;
wire   [0:0] conv2_6_4_q0;
reg   [4:0] conv2_6_5_address0;
reg    conv2_6_5_ce0;
reg    conv2_6_5_we0;
wire   [0:0] conv2_6_5_q0;
reg   [4:0] conv2_6_6_address0;
reg    conv2_6_6_ce0;
reg    conv2_6_6_we0;
wire   [0:0] conv2_6_6_q0;
reg   [4:0] conv2_6_7_address0;
reg    conv2_6_7_ce0;
reg    conv2_6_7_we0;
wire   [0:0] conv2_6_7_q0;
reg   [4:0] conv2_7_0_address0;
reg    conv2_7_0_ce0;
reg    conv2_7_0_we0;
wire   [0:0] conv2_7_0_q0;
reg   [4:0] conv2_7_1_address0;
reg    conv2_7_1_ce0;
reg    conv2_7_1_we0;
wire   [0:0] conv2_7_1_q0;
reg   [4:0] conv2_7_2_address0;
reg    conv2_7_2_ce0;
reg    conv2_7_2_we0;
wire   [0:0] conv2_7_2_q0;
reg   [4:0] conv2_7_3_address0;
reg    conv2_7_3_ce0;
reg    conv2_7_3_we0;
wire   [0:0] conv2_7_3_q0;
reg   [4:0] conv2_7_4_address0;
reg    conv2_7_4_ce0;
reg    conv2_7_4_we0;
wire   [0:0] conv2_7_4_q0;
reg   [4:0] conv2_7_5_address0;
reg    conv2_7_5_ce0;
reg    conv2_7_5_we0;
wire   [0:0] conv2_7_5_q0;
reg   [4:0] conv2_7_6_address0;
reg    conv2_7_6_ce0;
reg    conv2_7_6_we0;
wire   [0:0] conv2_7_6_q0;
reg   [4:0] conv2_7_7_address0;
reg    conv2_7_7_ce0;
reg    conv2_7_7_we0;
wire   [0:0] conv2_7_7_q0;
reg   [6:0] conv2_pooled_address0;
reg    conv2_pooled_ce0;
reg    conv2_pooled_we0;
wire   [0:0] conv2_pooled_q0;
reg    conv2_pooled_ce1;
wire   [0:0] conv2_pooled_q1;
reg    conv2_pooled_ce2;
wire   [0:0] conv2_pooled_q2;
reg    conv2_pooled_ce3;
wire   [0:0] conv2_pooled_q3;
reg   [6:0] conv2_pooled_1_address0;
reg    conv2_pooled_1_ce0;
reg    conv2_pooled_1_we0;
wire   [0:0] conv2_pooled_1_q0;
reg    conv2_pooled_1_ce1;
wire   [0:0] conv2_pooled_1_q1;
reg    conv2_pooled_1_ce2;
wire   [0:0] conv2_pooled_1_q2;
reg    conv2_pooled_1_ce3;
wire   [0:0] conv2_pooled_1_q3;
reg   [6:0] conv2_pooled_2_address0;
reg    conv2_pooled_2_ce0;
reg    conv2_pooled_2_we0;
wire   [0:0] conv2_pooled_2_q0;
reg    conv2_pooled_2_ce1;
wire   [0:0] conv2_pooled_2_q1;
reg    conv2_pooled_2_ce2;
wire   [0:0] conv2_pooled_2_q2;
reg    conv2_pooled_2_ce3;
wire   [0:0] conv2_pooled_2_q3;
reg   [6:0] conv2_pooled_3_address0;
reg    conv2_pooled_3_ce0;
reg    conv2_pooled_3_we0;
wire   [0:0] conv2_pooled_3_q0;
reg    conv2_pooled_3_ce1;
wire   [0:0] conv2_pooled_3_q1;
reg    conv2_pooled_3_ce2;
wire   [0:0] conv2_pooled_3_q2;
reg    conv2_pooled_3_ce3;
wire   [0:0] conv2_pooled_3_q3;
reg   [7:0] dense1_V_address0;
reg    dense1_V_ce0;
reg    dense1_V_we0;
wire   [10:0] dense1_V_q0;
reg   [3:0] dense2_V_address0;
reg    dense2_V_ce0;
reg    dense2_V_we0;
wire   [9:0] dense2_V_q0;
wire    grp_initialize_padded_memory_16_10_0_s_fu_3370_ap_start;
wire    grp_initialize_padded_memory_16_10_0_s_fu_3370_ap_done;
wire    grp_initialize_padded_memory_16_10_0_s_fu_3370_ap_idle;
wire    grp_initialize_padded_memory_16_10_0_s_fu_3370_ap_ready;
wire   [3:0] grp_initialize_padded_memory_16_10_0_s_fu_3370_input_0_address0;
wire    grp_initialize_padded_memory_16_10_0_s_fu_3370_input_0_ce0;
wire    grp_initialize_padded_memory_16_10_0_s_fu_3370_input_0_we0;
wire   [9:0] grp_initialize_padded_memory_16_10_0_s_fu_3370_input_0_d0;
wire   [3:0] grp_initialize_padded_memory_16_10_0_s_fu_3370_input_1_address0;
wire    grp_initialize_padded_memory_16_10_0_s_fu_3370_input_1_ce0;
wire    grp_initialize_padded_memory_16_10_0_s_fu_3370_input_1_we0;
wire   [9:0] grp_initialize_padded_memory_16_10_0_s_fu_3370_input_1_d0;
wire   [3:0] grp_initialize_padded_memory_16_10_0_s_fu_3370_input_2_address0;
wire    grp_initialize_padded_memory_16_10_0_s_fu_3370_input_2_ce0;
wire    grp_initialize_padded_memory_16_10_0_s_fu_3370_input_2_we0;
wire   [9:0] grp_initialize_padded_memory_16_10_0_s_fu_3370_input_2_d0;
wire   [3:0] grp_initialize_padded_memory_16_10_0_s_fu_3370_input_3_address0;
wire    grp_initialize_padded_memory_16_10_0_s_fu_3370_input_3_ce0;
wire    grp_initialize_padded_memory_16_10_0_s_fu_3370_input_3_we0;
wire   [9:0] grp_initialize_padded_memory_16_10_0_s_fu_3370_input_3_d0;
wire   [3:0] grp_initialize_padded_memory_16_10_0_s_fu_3370_input_4_address0;
wire    grp_initialize_padded_memory_16_10_0_s_fu_3370_input_4_ce0;
wire    grp_initialize_padded_memory_16_10_0_s_fu_3370_input_4_we0;
wire   [9:0] grp_initialize_padded_memory_16_10_0_s_fu_3370_input_4_d0;
wire   [3:0] grp_initialize_padded_memory_16_10_0_s_fu_3370_input_5_address0;
wire    grp_initialize_padded_memory_16_10_0_s_fu_3370_input_5_ce0;
wire    grp_initialize_padded_memory_16_10_0_s_fu_3370_input_5_we0;
wire   [9:0] grp_initialize_padded_memory_16_10_0_s_fu_3370_input_5_d0;
wire   [3:0] grp_initialize_padded_memory_16_10_0_s_fu_3370_input_6_address0;
wire    grp_initialize_padded_memory_16_10_0_s_fu_3370_input_6_ce0;
wire    grp_initialize_padded_memory_16_10_0_s_fu_3370_input_6_we0;
wire   [9:0] grp_initialize_padded_memory_16_10_0_s_fu_3370_input_6_d0;
wire   [3:0] grp_initialize_padded_memory_16_10_0_s_fu_3370_input_7_address0;
wire    grp_initialize_padded_memory_16_10_0_s_fu_3370_input_7_ce0;
wire    grp_initialize_padded_memory_16_10_0_s_fu_3370_input_7_we0;
wire   [9:0] grp_initialize_padded_memory_16_10_0_s_fu_3370_input_7_d0;
wire   [3:0] grp_initialize_padded_memory_16_10_0_s_fu_3370_input_8_address0;
wire    grp_initialize_padded_memory_16_10_0_s_fu_3370_input_8_ce0;
wire    grp_initialize_padded_memory_16_10_0_s_fu_3370_input_8_we0;
wire   [9:0] grp_initialize_padded_memory_16_10_0_s_fu_3370_input_8_d0;
wire   [3:0] grp_initialize_padded_memory_16_10_0_s_fu_3370_input_9_address0;
wire    grp_initialize_padded_memory_16_10_0_s_fu_3370_input_9_ce0;
wire    grp_initialize_padded_memory_16_10_0_s_fu_3370_input_9_we0;
wire   [9:0] grp_initialize_padded_memory_16_10_0_s_fu_3370_input_9_d0;
wire   [3:0] grp_initialize_padded_memory_16_10_0_s_fu_3370_input_10_address0;
wire    grp_initialize_padded_memory_16_10_0_s_fu_3370_input_10_ce0;
wire    grp_initialize_padded_memory_16_10_0_s_fu_3370_input_10_we0;
wire   [9:0] grp_initialize_padded_memory_16_10_0_s_fu_3370_input_10_d0;
wire   [3:0] grp_initialize_padded_memory_16_10_0_s_fu_3370_input_11_address0;
wire    grp_initialize_padded_memory_16_10_0_s_fu_3370_input_11_ce0;
wire    grp_initialize_padded_memory_16_10_0_s_fu_3370_input_11_we0;
wire   [9:0] grp_initialize_padded_memory_16_10_0_s_fu_3370_input_11_d0;
wire   [3:0] grp_initialize_padded_memory_16_10_0_s_fu_3370_input_12_address0;
wire    grp_initialize_padded_memory_16_10_0_s_fu_3370_input_12_ce0;
wire    grp_initialize_padded_memory_16_10_0_s_fu_3370_input_12_we0;
wire   [9:0] grp_initialize_padded_memory_16_10_0_s_fu_3370_input_12_d0;
wire   [3:0] grp_initialize_padded_memory_16_10_0_s_fu_3370_input_13_address0;
wire    grp_initialize_padded_memory_16_10_0_s_fu_3370_input_13_ce0;
wire    grp_initialize_padded_memory_16_10_0_s_fu_3370_input_13_we0;
wire   [9:0] grp_initialize_padded_memory_16_10_0_s_fu_3370_input_13_d0;
wire   [3:0] grp_initialize_padded_memory_16_10_0_s_fu_3370_input_14_address0;
wire    grp_initialize_padded_memory_16_10_0_s_fu_3370_input_14_ce0;
wire    grp_initialize_padded_memory_16_10_0_s_fu_3370_input_14_we0;
wire   [9:0] grp_initialize_padded_memory_16_10_0_s_fu_3370_input_14_d0;
wire   [3:0] grp_initialize_padded_memory_16_10_0_s_fu_3370_input_15_address0;
wire    grp_initialize_padded_memory_16_10_0_s_fu_3370_input_15_ce0;
wire    grp_initialize_padded_memory_16_10_0_s_fu_3370_input_15_we0;
wire   [9:0] grp_initialize_padded_memory_16_10_0_s_fu_3370_input_15_d0;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_ap_start;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_ap_done;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_ap_idle;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_ap_ready;
wire   [7:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_0_address0;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_0_ce0;
wire   [4:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_address0;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_ce0;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_we0;
wire   [0:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_d0;
wire   [4:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_1_address0;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_1_ce0;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_1_we0;
wire   [0:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_1_d0;
wire   [4:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_2_address0;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_2_ce0;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_2_we0;
wire   [0:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_2_d0;
wire   [4:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_3_address0;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_3_ce0;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_3_we0;
wire   [0:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_3_d0;
wire   [4:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_4_address0;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_4_ce0;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_4_we0;
wire   [0:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_4_d0;
wire   [4:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_5_address0;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_5_ce0;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_5_we0;
wire   [0:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_5_d0;
wire   [4:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_6_address0;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_6_ce0;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_6_we0;
wire   [0:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_6_d0;
wire   [4:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_7_address0;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_7_ce0;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_7_we0;
wire   [0:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_7_d0;
wire   [4:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_8_address0;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_8_ce0;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_8_we0;
wire   [0:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_8_d0;
wire   [4:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_9_address0;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_9_ce0;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_9_we0;
wire   [0:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_9_d0;
wire   [4:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_10_address0;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_10_ce0;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_10_we0;
wire   [0:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_10_d0;
wire   [4:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_11_address0;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_11_ce0;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_11_we0;
wire   [0:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_11_d0;
wire   [4:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_12_address0;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_12_ce0;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_12_we0;
wire   [0:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_12_d0;
wire   [4:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_13_address0;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_13_ce0;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_13_we0;
wire   [0:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_13_d0;
wire   [4:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_14_address0;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_14_ce0;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_14_we0;
wire   [0:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_14_d0;
wire   [4:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_15_address0;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_15_ce0;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_15_we0;
wire   [0:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_15_d0;
wire    grp_conv1_f_fu_3412_ap_start;
wire    grp_conv1_f_fu_3412_ap_done;
wire    grp_conv1_f_fu_3412_ap_idle;
wire    grp_conv1_f_fu_3412_ap_ready;
wire   [4:0] grp_conv1_f_fu_3412_input_1_address0;
wire    grp_conv1_f_fu_3412_input_1_ce0;
wire   [4:0] grp_conv1_f_fu_3412_input_2_address0;
wire    grp_conv1_f_fu_3412_input_2_ce0;
wire   [4:0] grp_conv1_f_fu_3412_input_3_address0;
wire    grp_conv1_f_fu_3412_input_3_ce0;
wire   [4:0] grp_conv1_f_fu_3412_input_4_address0;
wire    grp_conv1_f_fu_3412_input_4_ce0;
wire   [4:0] grp_conv1_f_fu_3412_input_5_address0;
wire    grp_conv1_f_fu_3412_input_5_ce0;
wire   [4:0] grp_conv1_f_fu_3412_input_6_address0;
wire    grp_conv1_f_fu_3412_input_6_ce0;
wire   [4:0] grp_conv1_f_fu_3412_input_7_address0;
wire    grp_conv1_f_fu_3412_input_7_ce0;
wire   [4:0] grp_conv1_f_fu_3412_input_8_address0;
wire    grp_conv1_f_fu_3412_input_8_ce0;
wire   [4:0] grp_conv1_f_fu_3412_input_9_address0;
wire    grp_conv1_f_fu_3412_input_9_ce0;
wire   [4:0] grp_conv1_f_fu_3412_input_10_address0;
wire    grp_conv1_f_fu_3412_input_10_ce0;
wire   [4:0] grp_conv1_f_fu_3412_input_11_address0;
wire    grp_conv1_f_fu_3412_input_11_ce0;
wire   [4:0] grp_conv1_f_fu_3412_input_12_address0;
wire    grp_conv1_f_fu_3412_input_12_ce0;
wire   [4:0] grp_conv1_f_fu_3412_input_13_address0;
wire    grp_conv1_f_fu_3412_input_13_ce0;
wire   [4:0] grp_conv1_f_fu_3412_input_14_address0;
wire    grp_conv1_f_fu_3412_input_14_ce0;
wire   [4:0] grp_conv1_f_fu_3412_input_15_address0;
wire    grp_conv1_f_fu_3412_input_15_ce0;
wire   [4:0] grp_conv1_f_fu_3412_input_16_address0;
wire    grp_conv1_f_fu_3412_input_16_ce0;
wire   [6:0] grp_conv1_f_fu_3412_output_0_0_address0;
wire    grp_conv1_f_fu_3412_output_0_0_ce0;
wire    grp_conv1_f_fu_3412_output_0_0_we0;
wire   [0:0] grp_conv1_f_fu_3412_output_0_0_d0;
wire   [6:0] grp_conv1_f_fu_3412_output_0_0_address1;
wire    grp_conv1_f_fu_3412_output_0_0_ce1;
wire    grp_conv1_f_fu_3412_output_0_0_we1;
wire   [0:0] grp_conv1_f_fu_3412_output_0_0_d1;
wire   [6:0] grp_conv1_f_fu_3412_output_0_1_address0;
wire    grp_conv1_f_fu_3412_output_0_1_ce0;
wire    grp_conv1_f_fu_3412_output_0_1_we0;
wire   [0:0] grp_conv1_f_fu_3412_output_0_1_d0;
wire   [6:0] grp_conv1_f_fu_3412_output_0_1_address1;
wire    grp_conv1_f_fu_3412_output_0_1_ce1;
wire    grp_conv1_f_fu_3412_output_0_1_we1;
wire   [0:0] grp_conv1_f_fu_3412_output_0_1_d1;
wire   [6:0] grp_conv1_f_fu_3412_output_1_0_address0;
wire    grp_conv1_f_fu_3412_output_1_0_ce0;
wire    grp_conv1_f_fu_3412_output_1_0_we0;
wire   [0:0] grp_conv1_f_fu_3412_output_1_0_d0;
wire   [6:0] grp_conv1_f_fu_3412_output_1_0_address1;
wire    grp_conv1_f_fu_3412_output_1_0_ce1;
wire    grp_conv1_f_fu_3412_output_1_0_we1;
wire   [0:0] grp_conv1_f_fu_3412_output_1_0_d1;
wire   [6:0] grp_conv1_f_fu_3412_output_1_1_address0;
wire    grp_conv1_f_fu_3412_output_1_1_ce0;
wire    grp_conv1_f_fu_3412_output_1_1_we0;
wire   [0:0] grp_conv1_f_fu_3412_output_1_1_d0;
wire   [6:0] grp_conv1_f_fu_3412_output_1_1_address1;
wire    grp_conv1_f_fu_3412_output_1_1_ce1;
wire    grp_conv1_f_fu_3412_output_1_1_we1;
wire   [0:0] grp_conv1_f_fu_3412_output_1_1_d1;
wire   [6:0] grp_conv1_f_fu_3412_output_2_0_address0;
wire    grp_conv1_f_fu_3412_output_2_0_ce0;
wire    grp_conv1_f_fu_3412_output_2_0_we0;
wire   [0:0] grp_conv1_f_fu_3412_output_2_0_d0;
wire   [6:0] grp_conv1_f_fu_3412_output_2_0_address1;
wire    grp_conv1_f_fu_3412_output_2_0_ce1;
wire    grp_conv1_f_fu_3412_output_2_0_we1;
wire   [0:0] grp_conv1_f_fu_3412_output_2_0_d1;
wire   [6:0] grp_conv1_f_fu_3412_output_2_1_address0;
wire    grp_conv1_f_fu_3412_output_2_1_ce0;
wire    grp_conv1_f_fu_3412_output_2_1_we0;
wire   [0:0] grp_conv1_f_fu_3412_output_2_1_d0;
wire   [6:0] grp_conv1_f_fu_3412_output_2_1_address1;
wire    grp_conv1_f_fu_3412_output_2_1_ce1;
wire    grp_conv1_f_fu_3412_output_2_1_we1;
wire   [0:0] grp_conv1_f_fu_3412_output_2_1_d1;
wire   [6:0] grp_conv1_f_fu_3412_output_3_0_address0;
wire    grp_conv1_f_fu_3412_output_3_0_ce0;
wire    grp_conv1_f_fu_3412_output_3_0_we0;
wire   [0:0] grp_conv1_f_fu_3412_output_3_0_d0;
wire   [6:0] grp_conv1_f_fu_3412_output_3_0_address1;
wire    grp_conv1_f_fu_3412_output_3_0_ce1;
wire    grp_conv1_f_fu_3412_output_3_0_we1;
wire   [0:0] grp_conv1_f_fu_3412_output_3_0_d1;
wire   [6:0] grp_conv1_f_fu_3412_output_3_1_address0;
wire    grp_conv1_f_fu_3412_output_3_1_ce0;
wire    grp_conv1_f_fu_3412_output_3_1_we0;
wire   [0:0] grp_conv1_f_fu_3412_output_3_1_d0;
wire   [6:0] grp_conv1_f_fu_3412_output_3_1_address1;
wire    grp_conv1_f_fu_3412_output_3_1_ce1;
wire    grp_conv1_f_fu_3412_output_3_1_we1;
wire   [0:0] grp_conv1_f_fu_3412_output_3_1_d1;
wire   [6:0] grp_conv1_f_fu_3412_output_4_0_address0;
wire    grp_conv1_f_fu_3412_output_4_0_ce0;
wire    grp_conv1_f_fu_3412_output_4_0_we0;
wire   [0:0] grp_conv1_f_fu_3412_output_4_0_d0;
wire   [6:0] grp_conv1_f_fu_3412_output_4_0_address1;
wire    grp_conv1_f_fu_3412_output_4_0_ce1;
wire    grp_conv1_f_fu_3412_output_4_0_we1;
wire   [0:0] grp_conv1_f_fu_3412_output_4_0_d1;
wire   [6:0] grp_conv1_f_fu_3412_output_4_1_address0;
wire    grp_conv1_f_fu_3412_output_4_1_ce0;
wire    grp_conv1_f_fu_3412_output_4_1_we0;
wire   [0:0] grp_conv1_f_fu_3412_output_4_1_d0;
wire   [6:0] grp_conv1_f_fu_3412_output_4_1_address1;
wire    grp_conv1_f_fu_3412_output_4_1_ce1;
wire    grp_conv1_f_fu_3412_output_4_1_we1;
wire   [0:0] grp_conv1_f_fu_3412_output_4_1_d1;
wire   [6:0] grp_conv1_f_fu_3412_output_5_0_address0;
wire    grp_conv1_f_fu_3412_output_5_0_ce0;
wire    grp_conv1_f_fu_3412_output_5_0_we0;
wire   [0:0] grp_conv1_f_fu_3412_output_5_0_d0;
wire   [6:0] grp_conv1_f_fu_3412_output_5_0_address1;
wire    grp_conv1_f_fu_3412_output_5_0_ce1;
wire    grp_conv1_f_fu_3412_output_5_0_we1;
wire   [0:0] grp_conv1_f_fu_3412_output_5_0_d1;
wire   [6:0] grp_conv1_f_fu_3412_output_5_1_address0;
wire    grp_conv1_f_fu_3412_output_5_1_ce0;
wire    grp_conv1_f_fu_3412_output_5_1_we0;
wire   [0:0] grp_conv1_f_fu_3412_output_5_1_d0;
wire   [6:0] grp_conv1_f_fu_3412_output_5_1_address1;
wire    grp_conv1_f_fu_3412_output_5_1_ce1;
wire    grp_conv1_f_fu_3412_output_5_1_we1;
wire   [0:0] grp_conv1_f_fu_3412_output_5_1_d1;
wire   [6:0] grp_conv1_f_fu_3412_output_6_0_address0;
wire    grp_conv1_f_fu_3412_output_6_0_ce0;
wire    grp_conv1_f_fu_3412_output_6_0_we0;
wire   [0:0] grp_conv1_f_fu_3412_output_6_0_d0;
wire   [6:0] grp_conv1_f_fu_3412_output_6_0_address1;
wire    grp_conv1_f_fu_3412_output_6_0_ce1;
wire    grp_conv1_f_fu_3412_output_6_0_we1;
wire   [0:0] grp_conv1_f_fu_3412_output_6_0_d1;
wire   [6:0] grp_conv1_f_fu_3412_output_6_1_address0;
wire    grp_conv1_f_fu_3412_output_6_1_ce0;
wire    grp_conv1_f_fu_3412_output_6_1_we0;
wire   [0:0] grp_conv1_f_fu_3412_output_6_1_d0;
wire   [6:0] grp_conv1_f_fu_3412_output_6_1_address1;
wire    grp_conv1_f_fu_3412_output_6_1_ce1;
wire    grp_conv1_f_fu_3412_output_6_1_we1;
wire   [0:0] grp_conv1_f_fu_3412_output_6_1_d1;
wire   [6:0] grp_conv1_f_fu_3412_output_7_0_address0;
wire    grp_conv1_f_fu_3412_output_7_0_ce0;
wire    grp_conv1_f_fu_3412_output_7_0_we0;
wire   [0:0] grp_conv1_f_fu_3412_output_7_0_d0;
wire   [6:0] grp_conv1_f_fu_3412_output_7_0_address1;
wire    grp_conv1_f_fu_3412_output_7_0_ce1;
wire    grp_conv1_f_fu_3412_output_7_0_we1;
wire   [0:0] grp_conv1_f_fu_3412_output_7_0_d1;
wire   [6:0] grp_conv1_f_fu_3412_output_7_1_address0;
wire    grp_conv1_f_fu_3412_output_7_1_ce0;
wire    grp_conv1_f_fu_3412_output_7_1_we0;
wire   [0:0] grp_conv1_f_fu_3412_output_7_1_d0;
wire   [6:0] grp_conv1_f_fu_3412_output_7_1_address1;
wire    grp_conv1_f_fu_3412_output_7_1_ce1;
wire    grp_conv1_f_fu_3412_output_7_1_we1;
wire   [0:0] grp_conv1_f_fu_3412_output_7_1_d1;
wire   [6:0] grp_conv1_f_fu_3412_output_8_0_address0;
wire    grp_conv1_f_fu_3412_output_8_0_ce0;
wire    grp_conv1_f_fu_3412_output_8_0_we0;
wire   [0:0] grp_conv1_f_fu_3412_output_8_0_d0;
wire   [6:0] grp_conv1_f_fu_3412_output_8_0_address1;
wire    grp_conv1_f_fu_3412_output_8_0_ce1;
wire    grp_conv1_f_fu_3412_output_8_0_we1;
wire   [0:0] grp_conv1_f_fu_3412_output_8_0_d1;
wire   [6:0] grp_conv1_f_fu_3412_output_8_1_address0;
wire    grp_conv1_f_fu_3412_output_8_1_ce0;
wire    grp_conv1_f_fu_3412_output_8_1_we0;
wire   [0:0] grp_conv1_f_fu_3412_output_8_1_d0;
wire   [6:0] grp_conv1_f_fu_3412_output_8_1_address1;
wire    grp_conv1_f_fu_3412_output_8_1_ce1;
wire    grp_conv1_f_fu_3412_output_8_1_we1;
wire   [0:0] grp_conv1_f_fu_3412_output_8_1_d1;
wire   [6:0] grp_conv1_f_fu_3412_output_9_0_address0;
wire    grp_conv1_f_fu_3412_output_9_0_ce0;
wire    grp_conv1_f_fu_3412_output_9_0_we0;
wire   [0:0] grp_conv1_f_fu_3412_output_9_0_d0;
wire   [6:0] grp_conv1_f_fu_3412_output_9_0_address1;
wire    grp_conv1_f_fu_3412_output_9_0_ce1;
wire    grp_conv1_f_fu_3412_output_9_0_we1;
wire   [0:0] grp_conv1_f_fu_3412_output_9_0_d1;
wire   [6:0] grp_conv1_f_fu_3412_output_9_1_address0;
wire    grp_conv1_f_fu_3412_output_9_1_ce0;
wire    grp_conv1_f_fu_3412_output_9_1_we0;
wire   [0:0] grp_conv1_f_fu_3412_output_9_1_d0;
wire   [6:0] grp_conv1_f_fu_3412_output_9_1_address1;
wire    grp_conv1_f_fu_3412_output_9_1_ce1;
wire    grp_conv1_f_fu_3412_output_9_1_we1;
wire   [0:0] grp_conv1_f_fu_3412_output_9_1_d1;
wire   [6:0] grp_conv1_f_fu_3412_output_10_0_address0;
wire    grp_conv1_f_fu_3412_output_10_0_ce0;
wire    grp_conv1_f_fu_3412_output_10_0_we0;
wire   [0:0] grp_conv1_f_fu_3412_output_10_0_d0;
wire   [6:0] grp_conv1_f_fu_3412_output_10_0_address1;
wire    grp_conv1_f_fu_3412_output_10_0_ce1;
wire    grp_conv1_f_fu_3412_output_10_0_we1;
wire   [0:0] grp_conv1_f_fu_3412_output_10_0_d1;
wire   [6:0] grp_conv1_f_fu_3412_output_10_1_address0;
wire    grp_conv1_f_fu_3412_output_10_1_ce0;
wire    grp_conv1_f_fu_3412_output_10_1_we0;
wire   [0:0] grp_conv1_f_fu_3412_output_10_1_d0;
wire   [6:0] grp_conv1_f_fu_3412_output_10_1_address1;
wire    grp_conv1_f_fu_3412_output_10_1_ce1;
wire    grp_conv1_f_fu_3412_output_10_1_we1;
wire   [0:0] grp_conv1_f_fu_3412_output_10_1_d1;
wire   [6:0] grp_conv1_f_fu_3412_output_11_0_address0;
wire    grp_conv1_f_fu_3412_output_11_0_ce0;
wire    grp_conv1_f_fu_3412_output_11_0_we0;
wire   [0:0] grp_conv1_f_fu_3412_output_11_0_d0;
wire   [6:0] grp_conv1_f_fu_3412_output_11_0_address1;
wire    grp_conv1_f_fu_3412_output_11_0_ce1;
wire    grp_conv1_f_fu_3412_output_11_0_we1;
wire   [0:0] grp_conv1_f_fu_3412_output_11_0_d1;
wire   [6:0] grp_conv1_f_fu_3412_output_11_1_address0;
wire    grp_conv1_f_fu_3412_output_11_1_ce0;
wire    grp_conv1_f_fu_3412_output_11_1_we0;
wire   [0:0] grp_conv1_f_fu_3412_output_11_1_d0;
wire   [6:0] grp_conv1_f_fu_3412_output_11_1_address1;
wire    grp_conv1_f_fu_3412_output_11_1_ce1;
wire    grp_conv1_f_fu_3412_output_11_1_we1;
wire   [0:0] grp_conv1_f_fu_3412_output_11_1_d1;
wire   [6:0] grp_conv1_f_fu_3412_output_12_0_address0;
wire    grp_conv1_f_fu_3412_output_12_0_ce0;
wire    grp_conv1_f_fu_3412_output_12_0_we0;
wire   [0:0] grp_conv1_f_fu_3412_output_12_0_d0;
wire   [6:0] grp_conv1_f_fu_3412_output_12_0_address1;
wire    grp_conv1_f_fu_3412_output_12_0_ce1;
wire    grp_conv1_f_fu_3412_output_12_0_we1;
wire   [0:0] grp_conv1_f_fu_3412_output_12_0_d1;
wire   [6:0] grp_conv1_f_fu_3412_output_12_1_address0;
wire    grp_conv1_f_fu_3412_output_12_1_ce0;
wire    grp_conv1_f_fu_3412_output_12_1_we0;
wire   [0:0] grp_conv1_f_fu_3412_output_12_1_d0;
wire   [6:0] grp_conv1_f_fu_3412_output_12_1_address1;
wire    grp_conv1_f_fu_3412_output_12_1_ce1;
wire    grp_conv1_f_fu_3412_output_12_1_we1;
wire   [0:0] grp_conv1_f_fu_3412_output_12_1_d1;
wire   [6:0] grp_conv1_f_fu_3412_output_13_0_address0;
wire    grp_conv1_f_fu_3412_output_13_0_ce0;
wire    grp_conv1_f_fu_3412_output_13_0_we0;
wire   [0:0] grp_conv1_f_fu_3412_output_13_0_d0;
wire   [6:0] grp_conv1_f_fu_3412_output_13_0_address1;
wire    grp_conv1_f_fu_3412_output_13_0_ce1;
wire    grp_conv1_f_fu_3412_output_13_0_we1;
wire   [0:0] grp_conv1_f_fu_3412_output_13_0_d1;
wire   [6:0] grp_conv1_f_fu_3412_output_13_1_address0;
wire    grp_conv1_f_fu_3412_output_13_1_ce0;
wire    grp_conv1_f_fu_3412_output_13_1_we0;
wire   [0:0] grp_conv1_f_fu_3412_output_13_1_d0;
wire   [6:0] grp_conv1_f_fu_3412_output_13_1_address1;
wire    grp_conv1_f_fu_3412_output_13_1_ce1;
wire    grp_conv1_f_fu_3412_output_13_1_we1;
wire   [0:0] grp_conv1_f_fu_3412_output_13_1_d1;
wire   [6:0] grp_conv1_f_fu_3412_output_14_0_address0;
wire    grp_conv1_f_fu_3412_output_14_0_ce0;
wire    grp_conv1_f_fu_3412_output_14_0_we0;
wire   [0:0] grp_conv1_f_fu_3412_output_14_0_d0;
wire   [6:0] grp_conv1_f_fu_3412_output_14_0_address1;
wire    grp_conv1_f_fu_3412_output_14_0_ce1;
wire    grp_conv1_f_fu_3412_output_14_0_we1;
wire   [0:0] grp_conv1_f_fu_3412_output_14_0_d1;
wire   [6:0] grp_conv1_f_fu_3412_output_14_1_address0;
wire    grp_conv1_f_fu_3412_output_14_1_ce0;
wire    grp_conv1_f_fu_3412_output_14_1_we0;
wire   [0:0] grp_conv1_f_fu_3412_output_14_1_d0;
wire   [6:0] grp_conv1_f_fu_3412_output_14_1_address1;
wire    grp_conv1_f_fu_3412_output_14_1_ce1;
wire    grp_conv1_f_fu_3412_output_14_1_we1;
wire   [0:0] grp_conv1_f_fu_3412_output_14_1_d1;
wire   [6:0] grp_conv1_f_fu_3412_output_15_0_address0;
wire    grp_conv1_f_fu_3412_output_15_0_ce0;
wire    grp_conv1_f_fu_3412_output_15_0_we0;
wire   [0:0] grp_conv1_f_fu_3412_output_15_0_d0;
wire   [6:0] grp_conv1_f_fu_3412_output_15_0_address1;
wire    grp_conv1_f_fu_3412_output_15_0_ce1;
wire    grp_conv1_f_fu_3412_output_15_0_we1;
wire   [0:0] grp_conv1_f_fu_3412_output_15_0_d1;
wire   [6:0] grp_conv1_f_fu_3412_output_15_1_address0;
wire    grp_conv1_f_fu_3412_output_15_1_ce0;
wire    grp_conv1_f_fu_3412_output_15_1_we0;
wire   [0:0] grp_conv1_f_fu_3412_output_15_1_d0;
wire   [6:0] grp_conv1_f_fu_3412_output_15_1_address1;
wire    grp_conv1_f_fu_3412_output_15_1_ce1;
wire    grp_conv1_f_fu_3412_output_15_1_we1;
wire   [0:0] grp_conv1_f_fu_3412_output_15_1_d1;
wire    grp_max_pool_16_16_s_fu_3488_ap_start;
wire    grp_max_pool_16_16_s_fu_3488_ap_done;
wire    grp_max_pool_16_16_s_fu_3488_ap_idle;
wire    grp_max_pool_16_16_s_fu_3488_ap_ready;
wire   [6:0] grp_max_pool_16_16_s_fu_3488_input_0_0_address0;
wire    grp_max_pool_16_16_s_fu_3488_input_0_0_ce0;
wire   [6:0] grp_max_pool_16_16_s_fu_3488_input_0_1_address0;
wire    grp_max_pool_16_16_s_fu_3488_input_0_1_ce0;
wire   [6:0] grp_max_pool_16_16_s_fu_3488_input_1_0_address0;
wire    grp_max_pool_16_16_s_fu_3488_input_1_0_ce0;
wire   [6:0] grp_max_pool_16_16_s_fu_3488_input_1_1_address0;
wire    grp_max_pool_16_16_s_fu_3488_input_1_1_ce0;
wire   [6:0] grp_max_pool_16_16_s_fu_3488_input_2_0_address0;
wire    grp_max_pool_16_16_s_fu_3488_input_2_0_ce0;
wire   [6:0] grp_max_pool_16_16_s_fu_3488_input_2_1_address0;
wire    grp_max_pool_16_16_s_fu_3488_input_2_1_ce0;
wire   [6:0] grp_max_pool_16_16_s_fu_3488_input_3_0_address0;
wire    grp_max_pool_16_16_s_fu_3488_input_3_0_ce0;
wire   [6:0] grp_max_pool_16_16_s_fu_3488_input_3_1_address0;
wire    grp_max_pool_16_16_s_fu_3488_input_3_1_ce0;
wire   [6:0] grp_max_pool_16_16_s_fu_3488_input_4_0_address0;
wire    grp_max_pool_16_16_s_fu_3488_input_4_0_ce0;
wire   [6:0] grp_max_pool_16_16_s_fu_3488_input_4_1_address0;
wire    grp_max_pool_16_16_s_fu_3488_input_4_1_ce0;
wire   [6:0] grp_max_pool_16_16_s_fu_3488_input_5_0_address0;
wire    grp_max_pool_16_16_s_fu_3488_input_5_0_ce0;
wire   [6:0] grp_max_pool_16_16_s_fu_3488_input_5_1_address0;
wire    grp_max_pool_16_16_s_fu_3488_input_5_1_ce0;
wire   [6:0] grp_max_pool_16_16_s_fu_3488_input_6_0_address0;
wire    grp_max_pool_16_16_s_fu_3488_input_6_0_ce0;
wire   [6:0] grp_max_pool_16_16_s_fu_3488_input_6_1_address0;
wire    grp_max_pool_16_16_s_fu_3488_input_6_1_ce0;
wire   [6:0] grp_max_pool_16_16_s_fu_3488_input_7_0_address0;
wire    grp_max_pool_16_16_s_fu_3488_input_7_0_ce0;
wire   [6:0] grp_max_pool_16_16_s_fu_3488_input_7_1_address0;
wire    grp_max_pool_16_16_s_fu_3488_input_7_1_ce0;
wire   [6:0] grp_max_pool_16_16_s_fu_3488_input_8_0_address0;
wire    grp_max_pool_16_16_s_fu_3488_input_8_0_ce0;
wire   [6:0] grp_max_pool_16_16_s_fu_3488_input_8_1_address0;
wire    grp_max_pool_16_16_s_fu_3488_input_8_1_ce0;
wire   [6:0] grp_max_pool_16_16_s_fu_3488_input_9_0_address0;
wire    grp_max_pool_16_16_s_fu_3488_input_9_0_ce0;
wire   [6:0] grp_max_pool_16_16_s_fu_3488_input_9_1_address0;
wire    grp_max_pool_16_16_s_fu_3488_input_9_1_ce0;
wire   [6:0] grp_max_pool_16_16_s_fu_3488_input_10_0_address0;
wire    grp_max_pool_16_16_s_fu_3488_input_10_0_ce0;
wire   [6:0] grp_max_pool_16_16_s_fu_3488_input_10_1_address0;
wire    grp_max_pool_16_16_s_fu_3488_input_10_1_ce0;
wire   [6:0] grp_max_pool_16_16_s_fu_3488_input_11_0_address0;
wire    grp_max_pool_16_16_s_fu_3488_input_11_0_ce0;
wire   [6:0] grp_max_pool_16_16_s_fu_3488_input_11_1_address0;
wire    grp_max_pool_16_16_s_fu_3488_input_11_1_ce0;
wire   [6:0] grp_max_pool_16_16_s_fu_3488_input_12_0_address0;
wire    grp_max_pool_16_16_s_fu_3488_input_12_0_ce0;
wire   [6:0] grp_max_pool_16_16_s_fu_3488_input_12_1_address0;
wire    grp_max_pool_16_16_s_fu_3488_input_12_1_ce0;
wire   [6:0] grp_max_pool_16_16_s_fu_3488_input_13_0_address0;
wire    grp_max_pool_16_16_s_fu_3488_input_13_0_ce0;
wire   [6:0] grp_max_pool_16_16_s_fu_3488_input_13_1_address0;
wire    grp_max_pool_16_16_s_fu_3488_input_13_1_ce0;
wire   [6:0] grp_max_pool_16_16_s_fu_3488_input_14_0_address0;
wire    grp_max_pool_16_16_s_fu_3488_input_14_0_ce0;
wire   [6:0] grp_max_pool_16_16_s_fu_3488_input_14_1_address0;
wire    grp_max_pool_16_16_s_fu_3488_input_14_1_ce0;
wire   [6:0] grp_max_pool_16_16_s_fu_3488_input_15_0_address0;
wire    grp_max_pool_16_16_s_fu_3488_input_15_0_ce0;
wire   [6:0] grp_max_pool_16_16_s_fu_3488_input_15_1_address0;
wire    grp_max_pool_16_16_s_fu_3488_input_15_1_ce0;
wire   [6:0] grp_max_pool_16_16_s_fu_3488_output_0_address0;
wire    grp_max_pool_16_16_s_fu_3488_output_0_ce0;
wire    grp_max_pool_16_16_s_fu_3488_output_0_we0;
wire   [0:0] grp_max_pool_16_16_s_fu_3488_output_0_d0;
wire   [6:0] grp_max_pool_16_16_s_fu_3488_output_1_address0;
wire    grp_max_pool_16_16_s_fu_3488_output_1_ce0;
wire    grp_max_pool_16_16_s_fu_3488_output_1_we0;
wire   [0:0] grp_max_pool_16_16_s_fu_3488_output_1_d0;
wire   [6:0] grp_max_pool_16_16_s_fu_3488_output_2_address0;
wire    grp_max_pool_16_16_s_fu_3488_output_2_ce0;
wire    grp_max_pool_16_16_s_fu_3488_output_2_we0;
wire   [0:0] grp_max_pool_16_16_s_fu_3488_output_2_d0;
wire   [6:0] grp_max_pool_16_16_s_fu_3488_output_3_address0;
wire    grp_max_pool_16_16_s_fu_3488_output_3_ce0;
wire    grp_max_pool_16_16_s_fu_3488_output_3_we0;
wire   [0:0] grp_max_pool_16_16_s_fu_3488_output_3_d0;
wire   [6:0] grp_max_pool_16_16_s_fu_3488_output_4_address0;
wire    grp_max_pool_16_16_s_fu_3488_output_4_ce0;
wire    grp_max_pool_16_16_s_fu_3488_output_4_we0;
wire   [0:0] grp_max_pool_16_16_s_fu_3488_output_4_d0;
wire   [6:0] grp_max_pool_16_16_s_fu_3488_output_5_address0;
wire    grp_max_pool_16_16_s_fu_3488_output_5_ce0;
wire    grp_max_pool_16_16_s_fu_3488_output_5_we0;
wire   [0:0] grp_max_pool_16_16_s_fu_3488_output_5_d0;
wire   [6:0] grp_max_pool_16_16_s_fu_3488_output_6_address0;
wire    grp_max_pool_16_16_s_fu_3488_output_6_ce0;
wire    grp_max_pool_16_16_s_fu_3488_output_6_we0;
wire   [0:0] grp_max_pool_16_16_s_fu_3488_output_6_d0;
wire   [6:0] grp_max_pool_16_16_s_fu_3488_output_7_address0;
wire    grp_max_pool_16_16_s_fu_3488_output_7_ce0;
wire    grp_max_pool_16_16_s_fu_3488_output_7_we0;
wire   [0:0] grp_max_pool_16_16_s_fu_3488_output_7_d0;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_ap_start;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_ap_done;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_ap_idle;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_ap_ready;
wire   [3:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_15_address0;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_15_ce0;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_15_we0;
wire   [9:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_15_d0;
wire   [3:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_15_address1;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_15_ce1;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_15_we1;
wire   [9:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_15_d1;
wire   [3:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_14_address0;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_14_ce0;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_14_we0;
wire   [9:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_14_d0;
wire   [3:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_14_address1;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_14_ce1;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_14_we1;
wire   [9:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_14_d1;
wire   [3:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_13_address0;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_13_ce0;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_13_we0;
wire   [9:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_13_d0;
wire   [3:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_13_address1;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_13_ce1;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_13_we1;
wire   [9:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_13_d1;
wire   [3:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_12_address0;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_12_ce0;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_12_we0;
wire   [9:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_12_d0;
wire   [3:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_12_address1;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_12_ce1;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_12_we1;
wire   [9:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_12_d1;
wire   [3:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_11_address0;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_11_ce0;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_11_we0;
wire   [9:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_11_d0;
wire   [3:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_11_address1;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_11_ce1;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_11_we1;
wire   [9:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_11_d1;
wire   [3:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_10_address0;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_10_ce0;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_10_we0;
wire   [9:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_10_d0;
wire   [3:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_10_address1;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_10_ce1;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_10_we1;
wire   [9:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_10_d1;
wire   [3:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_9_address0;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_9_ce0;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_9_we0;
wire   [9:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_9_d0;
wire   [3:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_9_address1;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_9_ce1;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_9_we1;
wire   [9:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_9_d1;
wire   [3:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_8_address0;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_8_ce0;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_8_we0;
wire   [9:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_8_d0;
wire   [3:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_8_address1;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_8_ce1;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_8_we1;
wire   [9:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_8_d1;
wire   [3:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_7_address0;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_7_ce0;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_7_we0;
wire   [9:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_7_d0;
wire   [3:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_7_address1;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_7_ce1;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_7_we1;
wire   [9:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_7_d1;
wire   [3:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_6_address0;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_6_ce0;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_6_we0;
wire   [9:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_6_d0;
wire   [3:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_6_address1;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_6_ce1;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_6_we1;
wire   [9:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_6_d1;
wire   [3:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_5_address0;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_5_ce0;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_5_we0;
wire   [9:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_5_d0;
wire   [3:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_5_address1;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_5_ce1;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_5_we1;
wire   [9:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_5_d1;
wire   [3:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_4_address0;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_4_ce0;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_4_we0;
wire   [9:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_4_d0;
wire   [3:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_4_address1;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_4_ce1;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_4_we1;
wire   [9:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_4_d1;
wire   [3:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_3_address0;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_3_ce0;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_3_we0;
wire   [9:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_3_d0;
wire   [3:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_3_address1;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_3_ce1;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_3_we1;
wire   [9:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_3_d1;
wire   [3:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_2_address0;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_2_ce0;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_2_we0;
wire   [9:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_2_d0;
wire   [3:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_2_address1;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_2_ce1;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_2_we1;
wire   [9:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_2_d1;
wire   [3:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_1_address0;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_1_ce0;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_1_we0;
wire   [9:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_1_d0;
wire   [3:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_1_address1;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_1_ce1;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_1_we1;
wire   [9:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_1_d1;
wire   [3:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_address0;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_ce0;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_we0;
wire   [9:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_d0;
wire   [3:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_address1;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_ce1;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_we1;
wire   [9:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_d1;
wire   [6:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_0_address0;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_0_ce0;
wire   [6:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_1_address0;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_1_ce0;
wire   [6:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_2_address0;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_2_ce0;
wire   [6:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_3_address0;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_3_ce0;
wire   [6:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_4_address0;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_4_ce0;
wire   [6:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_5_address0;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_5_ce0;
wire   [6:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_6_address0;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_6_ce0;
wire   [6:0] grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_7_address0;
wire    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_7_ce0;
wire    grp_conv2_f_fu_3560_ap_start;
wire    grp_conv2_f_fu_3560_ap_done;
wire    grp_conv2_f_fu_3560_ap_idle;
wire    grp_conv2_f_fu_3560_ap_ready;
wire   [3:0] grp_conv2_f_fu_3560_input_0_address0;
wire    grp_conv2_f_fu_3560_input_0_ce0;
wire   [3:0] grp_conv2_f_fu_3560_input_0_address1;
wire    grp_conv2_f_fu_3560_input_0_ce1;
wire   [3:0] grp_conv2_f_fu_3560_input_1_address0;
wire    grp_conv2_f_fu_3560_input_1_ce0;
wire   [3:0] grp_conv2_f_fu_3560_input_1_address1;
wire    grp_conv2_f_fu_3560_input_1_ce1;
wire   [3:0] grp_conv2_f_fu_3560_input_2_address0;
wire    grp_conv2_f_fu_3560_input_2_ce0;
wire   [3:0] grp_conv2_f_fu_3560_input_2_address1;
wire    grp_conv2_f_fu_3560_input_2_ce1;
wire   [3:0] grp_conv2_f_fu_3560_input_3_address0;
wire    grp_conv2_f_fu_3560_input_3_ce0;
wire   [3:0] grp_conv2_f_fu_3560_input_3_address1;
wire    grp_conv2_f_fu_3560_input_3_ce1;
wire   [3:0] grp_conv2_f_fu_3560_input_4_address0;
wire    grp_conv2_f_fu_3560_input_4_ce0;
wire   [3:0] grp_conv2_f_fu_3560_input_4_address1;
wire    grp_conv2_f_fu_3560_input_4_ce1;
wire   [3:0] grp_conv2_f_fu_3560_input_5_address0;
wire    grp_conv2_f_fu_3560_input_5_ce0;
wire   [3:0] grp_conv2_f_fu_3560_input_5_address1;
wire    grp_conv2_f_fu_3560_input_5_ce1;
wire   [3:0] grp_conv2_f_fu_3560_input_6_address0;
wire    grp_conv2_f_fu_3560_input_6_ce0;
wire   [3:0] grp_conv2_f_fu_3560_input_6_address1;
wire    grp_conv2_f_fu_3560_input_6_ce1;
wire   [3:0] grp_conv2_f_fu_3560_input_7_address0;
wire    grp_conv2_f_fu_3560_input_7_ce0;
wire   [3:0] grp_conv2_f_fu_3560_input_7_address1;
wire    grp_conv2_f_fu_3560_input_7_ce1;
wire   [3:0] grp_conv2_f_fu_3560_input_8_address0;
wire    grp_conv2_f_fu_3560_input_8_ce0;
wire   [3:0] grp_conv2_f_fu_3560_input_8_address1;
wire    grp_conv2_f_fu_3560_input_8_ce1;
wire   [3:0] grp_conv2_f_fu_3560_input_9_address0;
wire    grp_conv2_f_fu_3560_input_9_ce0;
wire   [3:0] grp_conv2_f_fu_3560_input_9_address1;
wire    grp_conv2_f_fu_3560_input_9_ce1;
wire   [3:0] grp_conv2_f_fu_3560_input_10_address0;
wire    grp_conv2_f_fu_3560_input_10_ce0;
wire   [3:0] grp_conv2_f_fu_3560_input_10_address1;
wire    grp_conv2_f_fu_3560_input_10_ce1;
wire   [3:0] grp_conv2_f_fu_3560_input_11_address0;
wire    grp_conv2_f_fu_3560_input_11_ce0;
wire   [3:0] grp_conv2_f_fu_3560_input_11_address1;
wire    grp_conv2_f_fu_3560_input_11_ce1;
wire   [3:0] grp_conv2_f_fu_3560_input_12_address0;
wire    grp_conv2_f_fu_3560_input_12_ce0;
wire   [3:0] grp_conv2_f_fu_3560_input_12_address1;
wire    grp_conv2_f_fu_3560_input_12_ce1;
wire   [3:0] grp_conv2_f_fu_3560_input_13_address0;
wire    grp_conv2_f_fu_3560_input_13_ce0;
wire   [3:0] grp_conv2_f_fu_3560_input_13_address1;
wire    grp_conv2_f_fu_3560_input_13_ce1;
wire   [3:0] grp_conv2_f_fu_3560_input_14_address0;
wire    grp_conv2_f_fu_3560_input_14_ce0;
wire   [3:0] grp_conv2_f_fu_3560_input_14_address1;
wire    grp_conv2_f_fu_3560_input_14_ce1;
wire   [3:0] grp_conv2_f_fu_3560_input_15_address0;
wire    grp_conv2_f_fu_3560_input_15_ce0;
wire   [3:0] grp_conv2_f_fu_3560_input_15_address1;
wire    grp_conv2_f_fu_3560_input_15_ce1;
wire   [4:0] grp_conv2_f_fu_3560_output_0_0_address0;
wire    grp_conv2_f_fu_3560_output_0_0_ce0;
wire    grp_conv2_f_fu_3560_output_0_0_we0;
wire   [0:0] grp_conv2_f_fu_3560_output_0_0_d0;
wire   [4:0] grp_conv2_f_fu_3560_output_0_1_address0;
wire    grp_conv2_f_fu_3560_output_0_1_ce0;
wire    grp_conv2_f_fu_3560_output_0_1_we0;
wire   [0:0] grp_conv2_f_fu_3560_output_0_1_d0;
wire   [4:0] grp_conv2_f_fu_3560_output_0_2_address0;
wire    grp_conv2_f_fu_3560_output_0_2_ce0;
wire    grp_conv2_f_fu_3560_output_0_2_we0;
wire   [0:0] grp_conv2_f_fu_3560_output_0_2_d0;
wire   [4:0] grp_conv2_f_fu_3560_output_0_3_address0;
wire    grp_conv2_f_fu_3560_output_0_3_ce0;
wire    grp_conv2_f_fu_3560_output_0_3_we0;
wire   [0:0] grp_conv2_f_fu_3560_output_0_3_d0;
wire   [4:0] grp_conv2_f_fu_3560_output_0_4_address0;
wire    grp_conv2_f_fu_3560_output_0_4_ce0;
wire    grp_conv2_f_fu_3560_output_0_4_we0;
wire   [0:0] grp_conv2_f_fu_3560_output_0_4_d0;
wire   [4:0] grp_conv2_f_fu_3560_output_0_5_address0;
wire    grp_conv2_f_fu_3560_output_0_5_ce0;
wire    grp_conv2_f_fu_3560_output_0_5_we0;
wire   [0:0] grp_conv2_f_fu_3560_output_0_5_d0;
wire   [4:0] grp_conv2_f_fu_3560_output_0_6_address0;
wire    grp_conv2_f_fu_3560_output_0_6_ce0;
wire    grp_conv2_f_fu_3560_output_0_6_we0;
wire   [0:0] grp_conv2_f_fu_3560_output_0_6_d0;
wire   [4:0] grp_conv2_f_fu_3560_output_0_7_address0;
wire    grp_conv2_f_fu_3560_output_0_7_ce0;
wire    grp_conv2_f_fu_3560_output_0_7_we0;
wire   [0:0] grp_conv2_f_fu_3560_output_0_7_d0;
wire   [4:0] grp_conv2_f_fu_3560_output_1_0_address0;
wire    grp_conv2_f_fu_3560_output_1_0_ce0;
wire    grp_conv2_f_fu_3560_output_1_0_we0;
wire   [0:0] grp_conv2_f_fu_3560_output_1_0_d0;
wire   [4:0] grp_conv2_f_fu_3560_output_1_1_address0;
wire    grp_conv2_f_fu_3560_output_1_1_ce0;
wire    grp_conv2_f_fu_3560_output_1_1_we0;
wire   [0:0] grp_conv2_f_fu_3560_output_1_1_d0;
wire   [4:0] grp_conv2_f_fu_3560_output_1_2_address0;
wire    grp_conv2_f_fu_3560_output_1_2_ce0;
wire    grp_conv2_f_fu_3560_output_1_2_we0;
wire   [0:0] grp_conv2_f_fu_3560_output_1_2_d0;
wire   [4:0] grp_conv2_f_fu_3560_output_1_3_address0;
wire    grp_conv2_f_fu_3560_output_1_3_ce0;
wire    grp_conv2_f_fu_3560_output_1_3_we0;
wire   [0:0] grp_conv2_f_fu_3560_output_1_3_d0;
wire   [4:0] grp_conv2_f_fu_3560_output_1_4_address0;
wire    grp_conv2_f_fu_3560_output_1_4_ce0;
wire    grp_conv2_f_fu_3560_output_1_4_we0;
wire   [0:0] grp_conv2_f_fu_3560_output_1_4_d0;
wire   [4:0] grp_conv2_f_fu_3560_output_1_5_address0;
wire    grp_conv2_f_fu_3560_output_1_5_ce0;
wire    grp_conv2_f_fu_3560_output_1_5_we0;
wire   [0:0] grp_conv2_f_fu_3560_output_1_5_d0;
wire   [4:0] grp_conv2_f_fu_3560_output_1_6_address0;
wire    grp_conv2_f_fu_3560_output_1_6_ce0;
wire    grp_conv2_f_fu_3560_output_1_6_we0;
wire   [0:0] grp_conv2_f_fu_3560_output_1_6_d0;
wire   [4:0] grp_conv2_f_fu_3560_output_1_7_address0;
wire    grp_conv2_f_fu_3560_output_1_7_ce0;
wire    grp_conv2_f_fu_3560_output_1_7_we0;
wire   [0:0] grp_conv2_f_fu_3560_output_1_7_d0;
wire   [4:0] grp_conv2_f_fu_3560_output_2_0_address0;
wire    grp_conv2_f_fu_3560_output_2_0_ce0;
wire    grp_conv2_f_fu_3560_output_2_0_we0;
wire   [0:0] grp_conv2_f_fu_3560_output_2_0_d0;
wire   [4:0] grp_conv2_f_fu_3560_output_2_1_address0;
wire    grp_conv2_f_fu_3560_output_2_1_ce0;
wire    grp_conv2_f_fu_3560_output_2_1_we0;
wire   [0:0] grp_conv2_f_fu_3560_output_2_1_d0;
wire   [4:0] grp_conv2_f_fu_3560_output_2_2_address0;
wire    grp_conv2_f_fu_3560_output_2_2_ce0;
wire    grp_conv2_f_fu_3560_output_2_2_we0;
wire   [0:0] grp_conv2_f_fu_3560_output_2_2_d0;
wire   [4:0] grp_conv2_f_fu_3560_output_2_3_address0;
wire    grp_conv2_f_fu_3560_output_2_3_ce0;
wire    grp_conv2_f_fu_3560_output_2_3_we0;
wire   [0:0] grp_conv2_f_fu_3560_output_2_3_d0;
wire   [4:0] grp_conv2_f_fu_3560_output_2_4_address0;
wire    grp_conv2_f_fu_3560_output_2_4_ce0;
wire    grp_conv2_f_fu_3560_output_2_4_we0;
wire   [0:0] grp_conv2_f_fu_3560_output_2_4_d0;
wire   [4:0] grp_conv2_f_fu_3560_output_2_5_address0;
wire    grp_conv2_f_fu_3560_output_2_5_ce0;
wire    grp_conv2_f_fu_3560_output_2_5_we0;
wire   [0:0] grp_conv2_f_fu_3560_output_2_5_d0;
wire   [4:0] grp_conv2_f_fu_3560_output_2_6_address0;
wire    grp_conv2_f_fu_3560_output_2_6_ce0;
wire    grp_conv2_f_fu_3560_output_2_6_we0;
wire   [0:0] grp_conv2_f_fu_3560_output_2_6_d0;
wire   [4:0] grp_conv2_f_fu_3560_output_2_7_address0;
wire    grp_conv2_f_fu_3560_output_2_7_ce0;
wire    grp_conv2_f_fu_3560_output_2_7_we0;
wire   [0:0] grp_conv2_f_fu_3560_output_2_7_d0;
wire   [4:0] grp_conv2_f_fu_3560_output_3_0_address0;
wire    grp_conv2_f_fu_3560_output_3_0_ce0;
wire    grp_conv2_f_fu_3560_output_3_0_we0;
wire   [0:0] grp_conv2_f_fu_3560_output_3_0_d0;
wire   [4:0] grp_conv2_f_fu_3560_output_3_1_address0;
wire    grp_conv2_f_fu_3560_output_3_1_ce0;
wire    grp_conv2_f_fu_3560_output_3_1_we0;
wire   [0:0] grp_conv2_f_fu_3560_output_3_1_d0;
wire   [4:0] grp_conv2_f_fu_3560_output_3_2_address0;
wire    grp_conv2_f_fu_3560_output_3_2_ce0;
wire    grp_conv2_f_fu_3560_output_3_2_we0;
wire   [0:0] grp_conv2_f_fu_3560_output_3_2_d0;
wire   [4:0] grp_conv2_f_fu_3560_output_3_3_address0;
wire    grp_conv2_f_fu_3560_output_3_3_ce0;
wire    grp_conv2_f_fu_3560_output_3_3_we0;
wire   [0:0] grp_conv2_f_fu_3560_output_3_3_d0;
wire   [4:0] grp_conv2_f_fu_3560_output_3_4_address0;
wire    grp_conv2_f_fu_3560_output_3_4_ce0;
wire    grp_conv2_f_fu_3560_output_3_4_we0;
wire   [0:0] grp_conv2_f_fu_3560_output_3_4_d0;
wire   [4:0] grp_conv2_f_fu_3560_output_3_5_address0;
wire    grp_conv2_f_fu_3560_output_3_5_ce0;
wire    grp_conv2_f_fu_3560_output_3_5_we0;
wire   [0:0] grp_conv2_f_fu_3560_output_3_5_d0;
wire   [4:0] grp_conv2_f_fu_3560_output_3_6_address0;
wire    grp_conv2_f_fu_3560_output_3_6_ce0;
wire    grp_conv2_f_fu_3560_output_3_6_we0;
wire   [0:0] grp_conv2_f_fu_3560_output_3_6_d0;
wire   [4:0] grp_conv2_f_fu_3560_output_3_7_address0;
wire    grp_conv2_f_fu_3560_output_3_7_ce0;
wire    grp_conv2_f_fu_3560_output_3_7_we0;
wire   [0:0] grp_conv2_f_fu_3560_output_3_7_d0;
wire   [4:0] grp_conv2_f_fu_3560_output_4_0_address0;
wire    grp_conv2_f_fu_3560_output_4_0_ce0;
wire    grp_conv2_f_fu_3560_output_4_0_we0;
wire   [0:0] grp_conv2_f_fu_3560_output_4_0_d0;
wire   [4:0] grp_conv2_f_fu_3560_output_4_1_address0;
wire    grp_conv2_f_fu_3560_output_4_1_ce0;
wire    grp_conv2_f_fu_3560_output_4_1_we0;
wire   [0:0] grp_conv2_f_fu_3560_output_4_1_d0;
wire   [4:0] grp_conv2_f_fu_3560_output_4_2_address0;
wire    grp_conv2_f_fu_3560_output_4_2_ce0;
wire    grp_conv2_f_fu_3560_output_4_2_we0;
wire   [0:0] grp_conv2_f_fu_3560_output_4_2_d0;
wire   [4:0] grp_conv2_f_fu_3560_output_4_3_address0;
wire    grp_conv2_f_fu_3560_output_4_3_ce0;
wire    grp_conv2_f_fu_3560_output_4_3_we0;
wire   [0:0] grp_conv2_f_fu_3560_output_4_3_d0;
wire   [4:0] grp_conv2_f_fu_3560_output_4_4_address0;
wire    grp_conv2_f_fu_3560_output_4_4_ce0;
wire    grp_conv2_f_fu_3560_output_4_4_we0;
wire   [0:0] grp_conv2_f_fu_3560_output_4_4_d0;
wire   [4:0] grp_conv2_f_fu_3560_output_4_5_address0;
wire    grp_conv2_f_fu_3560_output_4_5_ce0;
wire    grp_conv2_f_fu_3560_output_4_5_we0;
wire   [0:0] grp_conv2_f_fu_3560_output_4_5_d0;
wire   [4:0] grp_conv2_f_fu_3560_output_4_6_address0;
wire    grp_conv2_f_fu_3560_output_4_6_ce0;
wire    grp_conv2_f_fu_3560_output_4_6_we0;
wire   [0:0] grp_conv2_f_fu_3560_output_4_6_d0;
wire   [4:0] grp_conv2_f_fu_3560_output_4_7_address0;
wire    grp_conv2_f_fu_3560_output_4_7_ce0;
wire    grp_conv2_f_fu_3560_output_4_7_we0;
wire   [0:0] grp_conv2_f_fu_3560_output_4_7_d0;
wire   [4:0] grp_conv2_f_fu_3560_output_5_0_address0;
wire    grp_conv2_f_fu_3560_output_5_0_ce0;
wire    grp_conv2_f_fu_3560_output_5_0_we0;
wire   [0:0] grp_conv2_f_fu_3560_output_5_0_d0;
wire   [4:0] grp_conv2_f_fu_3560_output_5_1_address0;
wire    grp_conv2_f_fu_3560_output_5_1_ce0;
wire    grp_conv2_f_fu_3560_output_5_1_we0;
wire   [0:0] grp_conv2_f_fu_3560_output_5_1_d0;
wire   [4:0] grp_conv2_f_fu_3560_output_5_2_address0;
wire    grp_conv2_f_fu_3560_output_5_2_ce0;
wire    grp_conv2_f_fu_3560_output_5_2_we0;
wire   [0:0] grp_conv2_f_fu_3560_output_5_2_d0;
wire   [4:0] grp_conv2_f_fu_3560_output_5_3_address0;
wire    grp_conv2_f_fu_3560_output_5_3_ce0;
wire    grp_conv2_f_fu_3560_output_5_3_we0;
wire   [0:0] grp_conv2_f_fu_3560_output_5_3_d0;
wire   [4:0] grp_conv2_f_fu_3560_output_5_4_address0;
wire    grp_conv2_f_fu_3560_output_5_4_ce0;
wire    grp_conv2_f_fu_3560_output_5_4_we0;
wire   [0:0] grp_conv2_f_fu_3560_output_5_4_d0;
wire   [4:0] grp_conv2_f_fu_3560_output_5_5_address0;
wire    grp_conv2_f_fu_3560_output_5_5_ce0;
wire    grp_conv2_f_fu_3560_output_5_5_we0;
wire   [0:0] grp_conv2_f_fu_3560_output_5_5_d0;
wire   [4:0] grp_conv2_f_fu_3560_output_5_6_address0;
wire    grp_conv2_f_fu_3560_output_5_6_ce0;
wire    grp_conv2_f_fu_3560_output_5_6_we0;
wire   [0:0] grp_conv2_f_fu_3560_output_5_6_d0;
wire   [4:0] grp_conv2_f_fu_3560_output_5_7_address0;
wire    grp_conv2_f_fu_3560_output_5_7_ce0;
wire    grp_conv2_f_fu_3560_output_5_7_we0;
wire   [0:0] grp_conv2_f_fu_3560_output_5_7_d0;
wire   [4:0] grp_conv2_f_fu_3560_output_6_0_address0;
wire    grp_conv2_f_fu_3560_output_6_0_ce0;
wire    grp_conv2_f_fu_3560_output_6_0_we0;
wire   [0:0] grp_conv2_f_fu_3560_output_6_0_d0;
wire   [4:0] grp_conv2_f_fu_3560_output_6_1_address0;
wire    grp_conv2_f_fu_3560_output_6_1_ce0;
wire    grp_conv2_f_fu_3560_output_6_1_we0;
wire   [0:0] grp_conv2_f_fu_3560_output_6_1_d0;
wire   [4:0] grp_conv2_f_fu_3560_output_6_2_address0;
wire    grp_conv2_f_fu_3560_output_6_2_ce0;
wire    grp_conv2_f_fu_3560_output_6_2_we0;
wire   [0:0] grp_conv2_f_fu_3560_output_6_2_d0;
wire   [4:0] grp_conv2_f_fu_3560_output_6_3_address0;
wire    grp_conv2_f_fu_3560_output_6_3_ce0;
wire    grp_conv2_f_fu_3560_output_6_3_we0;
wire   [0:0] grp_conv2_f_fu_3560_output_6_3_d0;
wire   [4:0] grp_conv2_f_fu_3560_output_6_4_address0;
wire    grp_conv2_f_fu_3560_output_6_4_ce0;
wire    grp_conv2_f_fu_3560_output_6_4_we0;
wire   [0:0] grp_conv2_f_fu_3560_output_6_4_d0;
wire   [4:0] grp_conv2_f_fu_3560_output_6_5_address0;
wire    grp_conv2_f_fu_3560_output_6_5_ce0;
wire    grp_conv2_f_fu_3560_output_6_5_we0;
wire   [0:0] grp_conv2_f_fu_3560_output_6_5_d0;
wire   [4:0] grp_conv2_f_fu_3560_output_6_6_address0;
wire    grp_conv2_f_fu_3560_output_6_6_ce0;
wire    grp_conv2_f_fu_3560_output_6_6_we0;
wire   [0:0] grp_conv2_f_fu_3560_output_6_6_d0;
wire   [4:0] grp_conv2_f_fu_3560_output_6_7_address0;
wire    grp_conv2_f_fu_3560_output_6_7_ce0;
wire    grp_conv2_f_fu_3560_output_6_7_we0;
wire   [0:0] grp_conv2_f_fu_3560_output_6_7_d0;
wire   [4:0] grp_conv2_f_fu_3560_output_7_0_address0;
wire    grp_conv2_f_fu_3560_output_7_0_ce0;
wire    grp_conv2_f_fu_3560_output_7_0_we0;
wire   [0:0] grp_conv2_f_fu_3560_output_7_0_d0;
wire   [4:0] grp_conv2_f_fu_3560_output_7_1_address0;
wire    grp_conv2_f_fu_3560_output_7_1_ce0;
wire    grp_conv2_f_fu_3560_output_7_1_we0;
wire   [0:0] grp_conv2_f_fu_3560_output_7_1_d0;
wire   [4:0] grp_conv2_f_fu_3560_output_7_2_address0;
wire    grp_conv2_f_fu_3560_output_7_2_ce0;
wire    grp_conv2_f_fu_3560_output_7_2_we0;
wire   [0:0] grp_conv2_f_fu_3560_output_7_2_d0;
wire   [4:0] grp_conv2_f_fu_3560_output_7_3_address0;
wire    grp_conv2_f_fu_3560_output_7_3_ce0;
wire    grp_conv2_f_fu_3560_output_7_3_we0;
wire   [0:0] grp_conv2_f_fu_3560_output_7_3_d0;
wire   [4:0] grp_conv2_f_fu_3560_output_7_4_address0;
wire    grp_conv2_f_fu_3560_output_7_4_ce0;
wire    grp_conv2_f_fu_3560_output_7_4_we0;
wire   [0:0] grp_conv2_f_fu_3560_output_7_4_d0;
wire   [4:0] grp_conv2_f_fu_3560_output_7_5_address0;
wire    grp_conv2_f_fu_3560_output_7_5_ce0;
wire    grp_conv2_f_fu_3560_output_7_5_we0;
wire   [0:0] grp_conv2_f_fu_3560_output_7_5_d0;
wire   [4:0] grp_conv2_f_fu_3560_output_7_6_address0;
wire    grp_conv2_f_fu_3560_output_7_6_ce0;
wire    grp_conv2_f_fu_3560_output_7_6_we0;
wire   [0:0] grp_conv2_f_fu_3560_output_7_6_d0;
wire   [4:0] grp_conv2_f_fu_3560_output_7_7_address0;
wire    grp_conv2_f_fu_3560_output_7_7_ce0;
wire    grp_conv2_f_fu_3560_output_7_7_we0;
wire   [0:0] grp_conv2_f_fu_3560_output_7_7_d0;
wire    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_ap_start;
wire    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_ap_done;
wire    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_ap_idle;
wire    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_ap_ready;
wire   [4:0] grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_0_address0;
wire    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_0_ce0;
wire   [4:0] grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_2_address0;
wire    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_2_ce0;
wire   [4:0] grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_4_address0;
wire    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_4_ce0;
wire   [4:0] grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_6_address0;
wire    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_6_ce0;
wire   [4:0] grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_0_address0;
wire    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_0_ce0;
wire   [4:0] grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_2_address0;
wire    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_2_ce0;
wire   [4:0] grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_4_address0;
wire    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_4_ce0;
wire   [4:0] grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_6_address0;
wire    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_6_ce0;
wire   [4:0] grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_1_address0;
wire    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_1_ce0;
wire   [4:0] grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_3_address0;
wire    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_3_ce0;
wire   [4:0] grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_5_address0;
wire    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_5_ce0;
wire   [4:0] grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_7_address0;
wire    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_7_ce0;
wire   [4:0] grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_1_address0;
wire    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_1_ce0;
wire   [4:0] grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_3_address0;
wire    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_3_ce0;
wire   [4:0] grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_5_address0;
wire    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_5_ce0;
wire   [4:0] grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_7_address0;
wire    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_7_ce0;
wire   [4:0] grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_0_address0;
wire    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_0_ce0;
wire   [4:0] grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_2_address0;
wire    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_2_ce0;
wire   [4:0] grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_4_address0;
wire    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_4_ce0;
wire   [4:0] grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_6_address0;
wire    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_6_ce0;
wire   [4:0] grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_0_address0;
wire    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_0_ce0;
wire   [4:0] grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_2_address0;
wire    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_2_ce0;
wire   [4:0] grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_4_address0;
wire    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_4_ce0;
wire   [4:0] grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_6_address0;
wire    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_6_ce0;
wire   [4:0] grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_1_address0;
wire    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_1_ce0;
wire   [4:0] grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_3_address0;
wire    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_3_ce0;
wire   [4:0] grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_5_address0;
wire    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_5_ce0;
wire   [4:0] grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_7_address0;
wire    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_7_ce0;
wire   [4:0] grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_1_address0;
wire    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_1_ce0;
wire   [4:0] grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_3_address0;
wire    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_3_ce0;
wire   [4:0] grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_5_address0;
wire    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_5_ce0;
wire   [4:0] grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_7_address0;
wire    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_7_ce0;
wire   [4:0] grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_0_address0;
wire    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_0_ce0;
wire   [4:0] grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_2_address0;
wire    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_2_ce0;
wire   [4:0] grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_4_address0;
wire    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_4_ce0;
wire   [4:0] grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_6_address0;
wire    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_6_ce0;
wire   [4:0] grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_0_address0;
wire    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_0_ce0;
wire   [4:0] grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_2_address0;
wire    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_2_ce0;
wire   [4:0] grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_4_address0;
wire    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_4_ce0;
wire   [4:0] grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_6_address0;
wire    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_6_ce0;
wire   [4:0] grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_1_address0;
wire    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_1_ce0;
wire   [4:0] grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_3_address0;
wire    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_3_ce0;
wire   [4:0] grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_5_address0;
wire    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_5_ce0;
wire   [4:0] grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_7_address0;
wire    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_7_ce0;
wire   [4:0] grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_1_address0;
wire    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_1_ce0;
wire   [4:0] grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_3_address0;
wire    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_3_ce0;
wire   [4:0] grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_5_address0;
wire    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_5_ce0;
wire   [4:0] grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_7_address0;
wire    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_7_ce0;
wire   [4:0] grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_0_address0;
wire    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_0_ce0;
wire   [4:0] grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_2_address0;
wire    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_2_ce0;
wire   [4:0] grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_4_address0;
wire    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_4_ce0;
wire   [4:0] grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_6_address0;
wire    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_6_ce0;
wire   [4:0] grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_0_address0;
wire    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_0_ce0;
wire   [4:0] grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_2_address0;
wire    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_2_ce0;
wire   [4:0] grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_4_address0;
wire    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_4_ce0;
wire   [4:0] grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_6_address0;
wire    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_6_ce0;
wire   [4:0] grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_1_address0;
wire    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_1_ce0;
wire   [4:0] grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_3_address0;
wire    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_3_ce0;
wire   [4:0] grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_5_address0;
wire    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_5_ce0;
wire   [4:0] grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_7_address0;
wire    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_7_ce0;
wire   [4:0] grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_1_address0;
wire    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_1_ce0;
wire   [4:0] grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_3_address0;
wire    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_3_ce0;
wire   [4:0] grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_5_address0;
wire    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_5_ce0;
wire   [4:0] grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_7_address0;
wire    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_7_ce0;
wire   [6:0] grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_address0;
wire    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_ce0;
wire    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_we0;
wire   [0:0] grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_d0;
wire   [6:0] grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_1_address0;
wire    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_1_ce0;
wire    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_1_we0;
wire   [0:0] grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_1_d0;
wire   [6:0] grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_2_address0;
wire    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_2_ce0;
wire    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_2_we0;
wire   [0:0] grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_2_d0;
wire   [6:0] grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_3_address0;
wire    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_3_ce0;
wire    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_3_we0;
wire   [0:0] grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_3_d0;
wire    grp_bnn_xcel_Pipeline_outer_fu_4006_ap_start;
wire    grp_bnn_xcel_Pipeline_outer_fu_4006_ap_done;
wire    grp_bnn_xcel_Pipeline_outer_fu_4006_ap_idle;
wire    grp_bnn_xcel_Pipeline_outer_fu_4006_ap_ready;
wire   [6:0] grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_address0;
wire    grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_ce0;
wire   [6:0] grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_address1;
wire    grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_ce1;
wire   [6:0] grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_address2;
wire    grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_ce2;
wire   [6:0] grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_address3;
wire    grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_ce3;
wire   [6:0] grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_1_address0;
wire    grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_1_ce0;
wire   [6:0] grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_1_address1;
wire    grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_1_ce1;
wire   [6:0] grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_1_address2;
wire    grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_1_ce2;
wire   [6:0] grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_1_address3;
wire    grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_1_ce3;
wire   [6:0] grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_2_address0;
wire    grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_2_ce0;
wire   [6:0] grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_2_address1;
wire    grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_2_ce1;
wire   [6:0] grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_2_address2;
wire    grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_2_ce2;
wire   [6:0] grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_2_address3;
wire    grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_2_ce3;
wire   [6:0] grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_3_address0;
wire    grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_3_ce0;
wire   [6:0] grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_3_address1;
wire    grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_3_ce1;
wire   [6:0] grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_3_address2;
wire    grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_3_ce2;
wire   [6:0] grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_3_address3;
wire    grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_3_ce3;
wire   [511:0] grp_bnn_xcel_Pipeline_outer_fu_4006_reshaped_out;
wire    grp_bnn_xcel_Pipeline_outer_fu_4006_reshaped_out_ap_vld;
wire    grp_dense_512_256_s_fu_4015_ap_start;
wire    grp_dense_512_256_s_fu_4015_ap_done;
wire    grp_dense_512_256_s_fu_4015_ap_idle;
wire    grp_dense_512_256_s_fu_4015_ap_ready;
wire   [7:0] grp_dense_512_256_s_fu_4015_output_r_address0;
wire    grp_dense_512_256_s_fu_4015_output_r_ce0;
wire    grp_dense_512_256_s_fu_4015_output_r_we0;
wire   [10:0] grp_dense_512_256_s_fu_4015_output_r_d0;
wire    grp_sign_fu_4023_ap_start;
wire    grp_sign_fu_4023_ap_done;
wire    grp_sign_fu_4023_ap_idle;
wire    grp_sign_fu_4023_ap_ready;
wire   [7:0] grp_sign_fu_4023_input_r_address0;
wire    grp_sign_fu_4023_input_r_ce0;
wire    grp_dense_256_10_s_fu_4028_ap_start;
wire    grp_dense_256_10_s_fu_4028_ap_done;
wire    grp_dense_256_10_s_fu_4028_ap_idle;
wire    grp_dense_256_10_s_fu_4028_ap_ready;
wire   [3:0] grp_dense_256_10_s_fu_4028_output_r_address0;
wire    grp_dense_256_10_s_fu_4028_output_r_ce0;
wire    grp_dense_256_10_s_fu_4028_output_r_we0;
wire   [9:0] grp_dense_256_10_s_fu_4028_output_r_d0;
wire    grp_argmax_fu_4037_ap_start;
wire    grp_argmax_fu_4037_ap_done;
wire    grp_argmax_fu_4037_ap_idle;
wire    grp_argmax_fu_4037_ap_ready;
wire   [3:0] grp_argmax_fu_4037_input_r_address0;
wire    grp_argmax_fu_4037_input_r_ce0;
wire   [3:0] grp_argmax_fu_4037_ap_return;
reg    grp_initialize_padded_memory_16_10_0_s_fu_3370_ap_start_reg;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state20;
reg    grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_ap_start_reg;
reg    grp_conv1_f_fu_3412_ap_start_reg;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state22;
reg    grp_max_pool_16_16_s_fu_3488_ap_start_reg;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state24;
reg    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_ap_start_reg;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state26;
reg    grp_conv2_f_fu_3560_ap_start_reg;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state28;
reg    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_ap_start_reg;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state30;
reg    grp_bnn_xcel_Pipeline_outer_fu_4006_ap_start_reg;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state32;
reg    grp_dense_512_256_s_fu_4015_ap_start_reg;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state34;
reg    grp_sign_fu_4023_ap_start_reg;
wire    ap_CS_fsm_state35;
reg    grp_dense_256_10_s_fu_4028_ap_start_reg;
wire    ap_CS_fsm_state37;
reg    grp_argmax_fu_4037_ap_start_reg;
wire    ap_CS_fsm_state38;
wire    ap_CS_fsm_state39;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state18;
reg   [3:0] ap_return_preg;
reg   [38:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
reg    ap_block_state20_on_subcall_done;
reg    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
reg    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
reg    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
reg    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
reg    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
reg    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
reg    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
reg    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
reg    ap_ST_fsm_state36_blk;
reg    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
reg    ap_ST_fsm_state39_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 39'd1;
#0 grp_initialize_padded_memory_16_10_0_s_fu_3370_ap_start_reg = 1'b0;
#0 grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_ap_start_reg = 1'b0;
#0 grp_conv1_f_fu_3412_ap_start_reg = 1'b0;
#0 grp_max_pool_16_16_s_fu_3488_ap_start_reg = 1'b0;
#0 grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_ap_start_reg = 1'b0;
#0 grp_conv2_f_fu_3560_ap_start_reg = 1'b0;
#0 grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_ap_start_reg = 1'b0;
#0 grp_bnn_xcel_Pipeline_outer_fu_4006_ap_start_reg = 1'b0;
#0 grp_dense_512_256_s_fu_4015_ap_start_reg = 1'b0;
#0 grp_sign_fu_4023_ap_start_reg = 1'b0;
#0 grp_dense_256_10_s_fu_4028_ap_start_reg = 1'b0;
#0 grp_argmax_fu_4037_ap_start_reg = 1'b0;
#0 ap_return_preg = 4'd0;
end

dut_bnn_xcel_input_padded_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 18 ),
    .AddressWidth( 5 ))
input_padded_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(input_padded_address0),
    .ce0(input_padded_ce0),
    .we0(input_padded_we0),
    .d0(input_padded_d0),
    .q0(input_padded_q0)
);

dut_bnn_xcel_input_padded_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 18 ),
    .AddressWidth( 5 ))
input_padded_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(input_padded_1_address0),
    .ce0(input_padded_1_ce0),
    .we0(input_padded_1_we0),
    .d0(input_padded_1_d0),
    .q0(input_padded_1_q0)
);

dut_bnn_xcel_input_padded_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 18 ),
    .AddressWidth( 5 ))
input_padded_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(input_padded_2_address0),
    .ce0(input_padded_2_ce0),
    .we0(input_padded_2_we0),
    .d0(input_padded_2_d0),
    .q0(input_padded_2_q0)
);

dut_bnn_xcel_input_padded_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 18 ),
    .AddressWidth( 5 ))
input_padded_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(input_padded_3_address0),
    .ce0(input_padded_3_ce0),
    .we0(input_padded_3_we0),
    .d0(input_padded_3_d0),
    .q0(input_padded_3_q0)
);

dut_bnn_xcel_input_padded_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 18 ),
    .AddressWidth( 5 ))
input_padded_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(input_padded_4_address0),
    .ce0(input_padded_4_ce0),
    .we0(input_padded_4_we0),
    .d0(input_padded_4_d0),
    .q0(input_padded_4_q0)
);

dut_bnn_xcel_input_padded_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 18 ),
    .AddressWidth( 5 ))
input_padded_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(input_padded_5_address0),
    .ce0(input_padded_5_ce0),
    .we0(input_padded_5_we0),
    .d0(input_padded_5_d0),
    .q0(input_padded_5_q0)
);

dut_bnn_xcel_input_padded_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 18 ),
    .AddressWidth( 5 ))
input_padded_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(input_padded_6_address0),
    .ce0(input_padded_6_ce0),
    .we0(input_padded_6_we0),
    .d0(input_padded_6_d0),
    .q0(input_padded_6_q0)
);

dut_bnn_xcel_input_padded_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 18 ),
    .AddressWidth( 5 ))
input_padded_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(input_padded_7_address0),
    .ce0(input_padded_7_ce0),
    .we0(input_padded_7_we0),
    .d0(input_padded_7_d0),
    .q0(input_padded_7_q0)
);

dut_bnn_xcel_input_padded_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 18 ),
    .AddressWidth( 5 ))
input_padded_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(input_padded_8_address0),
    .ce0(input_padded_8_ce0),
    .we0(input_padded_8_we0),
    .d0(input_padded_8_d0),
    .q0(input_padded_8_q0)
);

dut_bnn_xcel_input_padded_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 18 ),
    .AddressWidth( 5 ))
input_padded_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(input_padded_9_address0),
    .ce0(input_padded_9_ce0),
    .we0(input_padded_9_we0),
    .d0(input_padded_9_d0),
    .q0(input_padded_9_q0)
);

dut_bnn_xcel_input_padded_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 18 ),
    .AddressWidth( 5 ))
input_padded_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(input_padded_10_address0),
    .ce0(input_padded_10_ce0),
    .we0(input_padded_10_we0),
    .d0(input_padded_10_d0),
    .q0(input_padded_10_q0)
);

dut_bnn_xcel_input_padded_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 18 ),
    .AddressWidth( 5 ))
input_padded_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(input_padded_11_address0),
    .ce0(input_padded_11_ce0),
    .we0(input_padded_11_we0),
    .d0(input_padded_11_d0),
    .q0(input_padded_11_q0)
);

dut_bnn_xcel_input_padded_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 18 ),
    .AddressWidth( 5 ))
input_padded_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(input_padded_12_address0),
    .ce0(input_padded_12_ce0),
    .we0(input_padded_12_we0),
    .d0(input_padded_12_d0),
    .q0(input_padded_12_q0)
);

dut_bnn_xcel_input_padded_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 18 ),
    .AddressWidth( 5 ))
input_padded_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(input_padded_13_address0),
    .ce0(input_padded_13_ce0),
    .we0(input_padded_13_we0),
    .d0(input_padded_13_d0),
    .q0(input_padded_13_q0)
);

dut_bnn_xcel_input_padded_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 18 ),
    .AddressWidth( 5 ))
input_padded_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(input_padded_14_address0),
    .ce0(input_padded_14_ce0),
    .we0(input_padded_14_we0),
    .d0(input_padded_14_d0),
    .q0(input_padded_14_q0)
);

dut_bnn_xcel_input_padded_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 18 ),
    .AddressWidth( 5 ))
input_padded_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(input_padded_15_address0),
    .ce0(input_padded_15_ce0),
    .we0(input_padded_15_we0),
    .d0(input_padded_15_d0),
    .q0(input_padded_15_q0)
);

dut_bnn_xcel_conv1_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
conv1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_address0),
    .ce0(conv1_ce0),
    .we0(conv1_we0),
    .d0(grp_conv1_f_fu_3412_output_0_0_d0),
    .q0(conv1_q0),
    .address1(grp_conv1_f_fu_3412_output_0_0_address1),
    .ce1(conv1_ce1),
    .we1(conv1_we1),
    .d1(grp_conv1_f_fu_3412_output_0_0_d1)
);

dut_bnn_xcel_conv1_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
conv1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_1_address0),
    .ce0(conv1_1_ce0),
    .we0(conv1_1_we0),
    .d0(grp_conv1_f_fu_3412_output_0_1_d0),
    .q0(conv1_1_q0),
    .address1(grp_conv1_f_fu_3412_output_0_1_address1),
    .ce1(conv1_1_ce1),
    .we1(conv1_1_we1),
    .d1(grp_conv1_f_fu_3412_output_0_1_d1)
);

dut_bnn_xcel_conv1_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
conv1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_2_address0),
    .ce0(conv1_2_ce0),
    .we0(conv1_2_we0),
    .d0(grp_conv1_f_fu_3412_output_1_0_d0),
    .q0(conv1_2_q0),
    .address1(grp_conv1_f_fu_3412_output_1_0_address1),
    .ce1(conv1_2_ce1),
    .we1(conv1_2_we1),
    .d1(grp_conv1_f_fu_3412_output_1_0_d1)
);

dut_bnn_xcel_conv1_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
conv1_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_3_address0),
    .ce0(conv1_3_ce0),
    .we0(conv1_3_we0),
    .d0(grp_conv1_f_fu_3412_output_1_1_d0),
    .q0(conv1_3_q0),
    .address1(grp_conv1_f_fu_3412_output_1_1_address1),
    .ce1(conv1_3_ce1),
    .we1(conv1_3_we1),
    .d1(grp_conv1_f_fu_3412_output_1_1_d1)
);

dut_bnn_xcel_conv1_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
conv1_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_4_address0),
    .ce0(conv1_4_ce0),
    .we0(conv1_4_we0),
    .d0(grp_conv1_f_fu_3412_output_2_0_d0),
    .q0(conv1_4_q0),
    .address1(grp_conv1_f_fu_3412_output_2_0_address1),
    .ce1(conv1_4_ce1),
    .we1(conv1_4_we1),
    .d1(grp_conv1_f_fu_3412_output_2_0_d1)
);

dut_bnn_xcel_conv1_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
conv1_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_5_address0),
    .ce0(conv1_5_ce0),
    .we0(conv1_5_we0),
    .d0(grp_conv1_f_fu_3412_output_2_1_d0),
    .q0(conv1_5_q0),
    .address1(grp_conv1_f_fu_3412_output_2_1_address1),
    .ce1(conv1_5_ce1),
    .we1(conv1_5_we1),
    .d1(grp_conv1_f_fu_3412_output_2_1_d1)
);

dut_bnn_xcel_conv1_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
conv1_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_6_address0),
    .ce0(conv1_6_ce0),
    .we0(conv1_6_we0),
    .d0(grp_conv1_f_fu_3412_output_3_0_d0),
    .q0(conv1_6_q0),
    .address1(grp_conv1_f_fu_3412_output_3_0_address1),
    .ce1(conv1_6_ce1),
    .we1(conv1_6_we1),
    .d1(grp_conv1_f_fu_3412_output_3_0_d1)
);

dut_bnn_xcel_conv1_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
conv1_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_7_address0),
    .ce0(conv1_7_ce0),
    .we0(conv1_7_we0),
    .d0(grp_conv1_f_fu_3412_output_3_1_d0),
    .q0(conv1_7_q0),
    .address1(grp_conv1_f_fu_3412_output_3_1_address1),
    .ce1(conv1_7_ce1),
    .we1(conv1_7_we1),
    .d1(grp_conv1_f_fu_3412_output_3_1_d1)
);

dut_bnn_xcel_conv1_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
conv1_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_8_address0),
    .ce0(conv1_8_ce0),
    .we0(conv1_8_we0),
    .d0(grp_conv1_f_fu_3412_output_4_0_d0),
    .q0(conv1_8_q0),
    .address1(grp_conv1_f_fu_3412_output_4_0_address1),
    .ce1(conv1_8_ce1),
    .we1(conv1_8_we1),
    .d1(grp_conv1_f_fu_3412_output_4_0_d1)
);

dut_bnn_xcel_conv1_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
conv1_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_9_address0),
    .ce0(conv1_9_ce0),
    .we0(conv1_9_we0),
    .d0(grp_conv1_f_fu_3412_output_4_1_d0),
    .q0(conv1_9_q0),
    .address1(grp_conv1_f_fu_3412_output_4_1_address1),
    .ce1(conv1_9_ce1),
    .we1(conv1_9_we1),
    .d1(grp_conv1_f_fu_3412_output_4_1_d1)
);

dut_bnn_xcel_conv1_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
conv1_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_10_address0),
    .ce0(conv1_10_ce0),
    .we0(conv1_10_we0),
    .d0(grp_conv1_f_fu_3412_output_5_0_d0),
    .q0(conv1_10_q0),
    .address1(grp_conv1_f_fu_3412_output_5_0_address1),
    .ce1(conv1_10_ce1),
    .we1(conv1_10_we1),
    .d1(grp_conv1_f_fu_3412_output_5_0_d1)
);

dut_bnn_xcel_conv1_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
conv1_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_11_address0),
    .ce0(conv1_11_ce0),
    .we0(conv1_11_we0),
    .d0(grp_conv1_f_fu_3412_output_5_1_d0),
    .q0(conv1_11_q0),
    .address1(grp_conv1_f_fu_3412_output_5_1_address1),
    .ce1(conv1_11_ce1),
    .we1(conv1_11_we1),
    .d1(grp_conv1_f_fu_3412_output_5_1_d1)
);

dut_bnn_xcel_conv1_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
conv1_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_12_address0),
    .ce0(conv1_12_ce0),
    .we0(conv1_12_we0),
    .d0(grp_conv1_f_fu_3412_output_6_0_d0),
    .q0(conv1_12_q0),
    .address1(grp_conv1_f_fu_3412_output_6_0_address1),
    .ce1(conv1_12_ce1),
    .we1(conv1_12_we1),
    .d1(grp_conv1_f_fu_3412_output_6_0_d1)
);

dut_bnn_xcel_conv1_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
conv1_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_13_address0),
    .ce0(conv1_13_ce0),
    .we0(conv1_13_we0),
    .d0(grp_conv1_f_fu_3412_output_6_1_d0),
    .q0(conv1_13_q0),
    .address1(grp_conv1_f_fu_3412_output_6_1_address1),
    .ce1(conv1_13_ce1),
    .we1(conv1_13_we1),
    .d1(grp_conv1_f_fu_3412_output_6_1_d1)
);

dut_bnn_xcel_conv1_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
conv1_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_14_address0),
    .ce0(conv1_14_ce0),
    .we0(conv1_14_we0),
    .d0(grp_conv1_f_fu_3412_output_7_0_d0),
    .q0(conv1_14_q0),
    .address1(grp_conv1_f_fu_3412_output_7_0_address1),
    .ce1(conv1_14_ce1),
    .we1(conv1_14_we1),
    .d1(grp_conv1_f_fu_3412_output_7_0_d1)
);

dut_bnn_xcel_conv1_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
conv1_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_15_address0),
    .ce0(conv1_15_ce0),
    .we0(conv1_15_we0),
    .d0(grp_conv1_f_fu_3412_output_7_1_d0),
    .q0(conv1_15_q0),
    .address1(grp_conv1_f_fu_3412_output_7_1_address1),
    .ce1(conv1_15_ce1),
    .we1(conv1_15_we1),
    .d1(grp_conv1_f_fu_3412_output_7_1_d1)
);

dut_bnn_xcel_conv1_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
conv1_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_16_address0),
    .ce0(conv1_16_ce0),
    .we0(conv1_16_we0),
    .d0(grp_conv1_f_fu_3412_output_8_0_d0),
    .q0(conv1_16_q0),
    .address1(grp_conv1_f_fu_3412_output_8_0_address1),
    .ce1(conv1_16_ce1),
    .we1(conv1_16_we1),
    .d1(grp_conv1_f_fu_3412_output_8_0_d1)
);

dut_bnn_xcel_conv1_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
conv1_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_17_address0),
    .ce0(conv1_17_ce0),
    .we0(conv1_17_we0),
    .d0(grp_conv1_f_fu_3412_output_8_1_d0),
    .q0(conv1_17_q0),
    .address1(grp_conv1_f_fu_3412_output_8_1_address1),
    .ce1(conv1_17_ce1),
    .we1(conv1_17_we1),
    .d1(grp_conv1_f_fu_3412_output_8_1_d1)
);

dut_bnn_xcel_conv1_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
conv1_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_18_address0),
    .ce0(conv1_18_ce0),
    .we0(conv1_18_we0),
    .d0(grp_conv1_f_fu_3412_output_9_0_d0),
    .q0(conv1_18_q0),
    .address1(grp_conv1_f_fu_3412_output_9_0_address1),
    .ce1(conv1_18_ce1),
    .we1(conv1_18_we1),
    .d1(grp_conv1_f_fu_3412_output_9_0_d1)
);

dut_bnn_xcel_conv1_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
conv1_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_19_address0),
    .ce0(conv1_19_ce0),
    .we0(conv1_19_we0),
    .d0(grp_conv1_f_fu_3412_output_9_1_d0),
    .q0(conv1_19_q0),
    .address1(grp_conv1_f_fu_3412_output_9_1_address1),
    .ce1(conv1_19_ce1),
    .we1(conv1_19_we1),
    .d1(grp_conv1_f_fu_3412_output_9_1_d1)
);

dut_bnn_xcel_conv1_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
conv1_20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_20_address0),
    .ce0(conv1_20_ce0),
    .we0(conv1_20_we0),
    .d0(grp_conv1_f_fu_3412_output_10_0_d0),
    .q0(conv1_20_q0),
    .address1(grp_conv1_f_fu_3412_output_10_0_address1),
    .ce1(conv1_20_ce1),
    .we1(conv1_20_we1),
    .d1(grp_conv1_f_fu_3412_output_10_0_d1)
);

dut_bnn_xcel_conv1_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
conv1_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_21_address0),
    .ce0(conv1_21_ce0),
    .we0(conv1_21_we0),
    .d0(grp_conv1_f_fu_3412_output_10_1_d0),
    .q0(conv1_21_q0),
    .address1(grp_conv1_f_fu_3412_output_10_1_address1),
    .ce1(conv1_21_ce1),
    .we1(conv1_21_we1),
    .d1(grp_conv1_f_fu_3412_output_10_1_d1)
);

dut_bnn_xcel_conv1_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
conv1_22_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_22_address0),
    .ce0(conv1_22_ce0),
    .we0(conv1_22_we0),
    .d0(grp_conv1_f_fu_3412_output_11_0_d0),
    .q0(conv1_22_q0),
    .address1(grp_conv1_f_fu_3412_output_11_0_address1),
    .ce1(conv1_22_ce1),
    .we1(conv1_22_we1),
    .d1(grp_conv1_f_fu_3412_output_11_0_d1)
);

dut_bnn_xcel_conv1_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
conv1_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_23_address0),
    .ce0(conv1_23_ce0),
    .we0(conv1_23_we0),
    .d0(grp_conv1_f_fu_3412_output_11_1_d0),
    .q0(conv1_23_q0),
    .address1(grp_conv1_f_fu_3412_output_11_1_address1),
    .ce1(conv1_23_ce1),
    .we1(conv1_23_we1),
    .d1(grp_conv1_f_fu_3412_output_11_1_d1)
);

dut_bnn_xcel_conv1_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
conv1_24_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_24_address0),
    .ce0(conv1_24_ce0),
    .we0(conv1_24_we0),
    .d0(grp_conv1_f_fu_3412_output_12_0_d0),
    .q0(conv1_24_q0),
    .address1(grp_conv1_f_fu_3412_output_12_0_address1),
    .ce1(conv1_24_ce1),
    .we1(conv1_24_we1),
    .d1(grp_conv1_f_fu_3412_output_12_0_d1)
);

dut_bnn_xcel_conv1_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
conv1_25_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_25_address0),
    .ce0(conv1_25_ce0),
    .we0(conv1_25_we0),
    .d0(grp_conv1_f_fu_3412_output_12_1_d0),
    .q0(conv1_25_q0),
    .address1(grp_conv1_f_fu_3412_output_12_1_address1),
    .ce1(conv1_25_ce1),
    .we1(conv1_25_we1),
    .d1(grp_conv1_f_fu_3412_output_12_1_d1)
);

dut_bnn_xcel_conv1_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
conv1_26_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_26_address0),
    .ce0(conv1_26_ce0),
    .we0(conv1_26_we0),
    .d0(grp_conv1_f_fu_3412_output_13_0_d0),
    .q0(conv1_26_q0),
    .address1(grp_conv1_f_fu_3412_output_13_0_address1),
    .ce1(conv1_26_ce1),
    .we1(conv1_26_we1),
    .d1(grp_conv1_f_fu_3412_output_13_0_d1)
);

dut_bnn_xcel_conv1_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
conv1_27_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_27_address0),
    .ce0(conv1_27_ce0),
    .we0(conv1_27_we0),
    .d0(grp_conv1_f_fu_3412_output_13_1_d0),
    .q0(conv1_27_q0),
    .address1(grp_conv1_f_fu_3412_output_13_1_address1),
    .ce1(conv1_27_ce1),
    .we1(conv1_27_we1),
    .d1(grp_conv1_f_fu_3412_output_13_1_d1)
);

dut_bnn_xcel_conv1_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
conv1_28_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_28_address0),
    .ce0(conv1_28_ce0),
    .we0(conv1_28_we0),
    .d0(grp_conv1_f_fu_3412_output_14_0_d0),
    .q0(conv1_28_q0),
    .address1(grp_conv1_f_fu_3412_output_14_0_address1),
    .ce1(conv1_28_ce1),
    .we1(conv1_28_we1),
    .d1(grp_conv1_f_fu_3412_output_14_0_d1)
);

dut_bnn_xcel_conv1_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
conv1_29_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_29_address0),
    .ce0(conv1_29_ce0),
    .we0(conv1_29_we0),
    .d0(grp_conv1_f_fu_3412_output_14_1_d0),
    .q0(conv1_29_q0),
    .address1(grp_conv1_f_fu_3412_output_14_1_address1),
    .ce1(conv1_29_ce1),
    .we1(conv1_29_we1),
    .d1(grp_conv1_f_fu_3412_output_14_1_d1)
);

dut_bnn_xcel_conv1_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
conv1_30_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_30_address0),
    .ce0(conv1_30_ce0),
    .we0(conv1_30_we0),
    .d0(grp_conv1_f_fu_3412_output_15_0_d0),
    .q0(conv1_30_q0),
    .address1(grp_conv1_f_fu_3412_output_15_0_address1),
    .ce1(conv1_30_ce1),
    .we1(conv1_30_we1),
    .d1(grp_conv1_f_fu_3412_output_15_0_d1)
);

dut_bnn_xcel_conv1_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
conv1_31_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_31_address0),
    .ce0(conv1_31_ce0),
    .we0(conv1_31_we0),
    .d0(grp_conv1_f_fu_3412_output_15_1_d0),
    .q0(conv1_31_q0),
    .address1(grp_conv1_f_fu_3412_output_15_1_address1),
    .ce1(conv1_31_ce1),
    .we1(conv1_31_we1),
    .d1(grp_conv1_f_fu_3412_output_15_1_d1)
);

dut_bnn_xcel_conv1_pooled_0_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
conv1_pooled_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_pooled_0_address0),
    .ce0(conv1_pooled_0_ce0),
    .we0(conv1_pooled_0_we0),
    .d0(grp_max_pool_16_16_s_fu_3488_output_0_d0),
    .q0(conv1_pooled_0_q0)
);

dut_bnn_xcel_conv1_pooled_0_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
conv1_pooled_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_pooled_1_address0),
    .ce0(conv1_pooled_1_ce0),
    .we0(conv1_pooled_1_we0),
    .d0(grp_max_pool_16_16_s_fu_3488_output_1_d0),
    .q0(conv1_pooled_1_q0)
);

dut_bnn_xcel_conv1_pooled_0_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
conv1_pooled_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_pooled_2_address0),
    .ce0(conv1_pooled_2_ce0),
    .we0(conv1_pooled_2_we0),
    .d0(grp_max_pool_16_16_s_fu_3488_output_2_d0),
    .q0(conv1_pooled_2_q0)
);

dut_bnn_xcel_conv1_pooled_0_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
conv1_pooled_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_pooled_3_address0),
    .ce0(conv1_pooled_3_ce0),
    .we0(conv1_pooled_3_we0),
    .d0(grp_max_pool_16_16_s_fu_3488_output_3_d0),
    .q0(conv1_pooled_3_q0)
);

dut_bnn_xcel_conv1_pooled_0_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
conv1_pooled_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_pooled_4_address0),
    .ce0(conv1_pooled_4_ce0),
    .we0(conv1_pooled_4_we0),
    .d0(grp_max_pool_16_16_s_fu_3488_output_4_d0),
    .q0(conv1_pooled_4_q0)
);

dut_bnn_xcel_conv1_pooled_0_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
conv1_pooled_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_pooled_5_address0),
    .ce0(conv1_pooled_5_ce0),
    .we0(conv1_pooled_5_we0),
    .d0(grp_max_pool_16_16_s_fu_3488_output_5_d0),
    .q0(conv1_pooled_5_q0)
);

dut_bnn_xcel_conv1_pooled_0_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
conv1_pooled_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_pooled_6_address0),
    .ce0(conv1_pooled_6_ce0),
    .we0(conv1_pooled_6_we0),
    .d0(grp_max_pool_16_16_s_fu_3488_output_6_d0),
    .q0(conv1_pooled_6_q0)
);

dut_bnn_xcel_conv1_pooled_0_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
conv1_pooled_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_pooled_7_address0),
    .ce0(conv1_pooled_7_ce0),
    .we0(conv1_pooled_7_we0),
    .d0(grp_max_pool_16_16_s_fu_3488_output_7_d0),
    .q0(conv1_pooled_7_q0)
);

dut_bnn_xcel_conv1_pooled_padded_RAM_AUTO_1R1W #(
    .DataWidth( 10 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
conv1_pooled_padded_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_pooled_padded_address0),
    .ce0(conv1_pooled_padded_ce0),
    .we0(conv1_pooled_padded_we0),
    .d0(conv1_pooled_padded_d0),
    .q0(conv1_pooled_padded_q0),
    .address1(conv1_pooled_padded_address1),
    .ce1(conv1_pooled_padded_ce1),
    .we1(conv1_pooled_padded_we1),
    .d1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_d1),
    .q1(conv1_pooled_padded_q1)
);

dut_bnn_xcel_conv1_pooled_padded_RAM_AUTO_1R1W #(
    .DataWidth( 10 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
conv1_pooled_padded_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_pooled_padded_1_address0),
    .ce0(conv1_pooled_padded_1_ce0),
    .we0(conv1_pooled_padded_1_we0),
    .d0(conv1_pooled_padded_1_d0),
    .q0(conv1_pooled_padded_1_q0),
    .address1(conv1_pooled_padded_1_address1),
    .ce1(conv1_pooled_padded_1_ce1),
    .we1(conv1_pooled_padded_1_we1),
    .d1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_1_d1),
    .q1(conv1_pooled_padded_1_q1)
);

dut_bnn_xcel_conv1_pooled_padded_RAM_AUTO_1R1W #(
    .DataWidth( 10 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
conv1_pooled_padded_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_pooled_padded_2_address0),
    .ce0(conv1_pooled_padded_2_ce0),
    .we0(conv1_pooled_padded_2_we0),
    .d0(conv1_pooled_padded_2_d0),
    .q0(conv1_pooled_padded_2_q0),
    .address1(conv1_pooled_padded_2_address1),
    .ce1(conv1_pooled_padded_2_ce1),
    .we1(conv1_pooled_padded_2_we1),
    .d1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_2_d1),
    .q1(conv1_pooled_padded_2_q1)
);

dut_bnn_xcel_conv1_pooled_padded_RAM_AUTO_1R1W #(
    .DataWidth( 10 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
conv1_pooled_padded_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_pooled_padded_3_address0),
    .ce0(conv1_pooled_padded_3_ce0),
    .we0(conv1_pooled_padded_3_we0),
    .d0(conv1_pooled_padded_3_d0),
    .q0(conv1_pooled_padded_3_q0),
    .address1(conv1_pooled_padded_3_address1),
    .ce1(conv1_pooled_padded_3_ce1),
    .we1(conv1_pooled_padded_3_we1),
    .d1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_3_d1),
    .q1(conv1_pooled_padded_3_q1)
);

dut_bnn_xcel_conv1_pooled_padded_RAM_AUTO_1R1W #(
    .DataWidth( 10 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
conv1_pooled_padded_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_pooled_padded_4_address0),
    .ce0(conv1_pooled_padded_4_ce0),
    .we0(conv1_pooled_padded_4_we0),
    .d0(conv1_pooled_padded_4_d0),
    .q0(conv1_pooled_padded_4_q0),
    .address1(conv1_pooled_padded_4_address1),
    .ce1(conv1_pooled_padded_4_ce1),
    .we1(conv1_pooled_padded_4_we1),
    .d1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_4_d1),
    .q1(conv1_pooled_padded_4_q1)
);

dut_bnn_xcel_conv1_pooled_padded_RAM_AUTO_1R1W #(
    .DataWidth( 10 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
conv1_pooled_padded_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_pooled_padded_5_address0),
    .ce0(conv1_pooled_padded_5_ce0),
    .we0(conv1_pooled_padded_5_we0),
    .d0(conv1_pooled_padded_5_d0),
    .q0(conv1_pooled_padded_5_q0),
    .address1(conv1_pooled_padded_5_address1),
    .ce1(conv1_pooled_padded_5_ce1),
    .we1(conv1_pooled_padded_5_we1),
    .d1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_5_d1),
    .q1(conv1_pooled_padded_5_q1)
);

dut_bnn_xcel_conv1_pooled_padded_RAM_AUTO_1R1W #(
    .DataWidth( 10 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
conv1_pooled_padded_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_pooled_padded_6_address0),
    .ce0(conv1_pooled_padded_6_ce0),
    .we0(conv1_pooled_padded_6_we0),
    .d0(conv1_pooled_padded_6_d0),
    .q0(conv1_pooled_padded_6_q0),
    .address1(conv1_pooled_padded_6_address1),
    .ce1(conv1_pooled_padded_6_ce1),
    .we1(conv1_pooled_padded_6_we1),
    .d1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_6_d1),
    .q1(conv1_pooled_padded_6_q1)
);

dut_bnn_xcel_conv1_pooled_padded_RAM_AUTO_1R1W #(
    .DataWidth( 10 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
conv1_pooled_padded_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_pooled_padded_7_address0),
    .ce0(conv1_pooled_padded_7_ce0),
    .we0(conv1_pooled_padded_7_we0),
    .d0(conv1_pooled_padded_7_d0),
    .q0(conv1_pooled_padded_7_q0),
    .address1(conv1_pooled_padded_7_address1),
    .ce1(conv1_pooled_padded_7_ce1),
    .we1(conv1_pooled_padded_7_we1),
    .d1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_7_d1),
    .q1(conv1_pooled_padded_7_q1)
);

dut_bnn_xcel_conv1_pooled_padded_RAM_AUTO_1R1W #(
    .DataWidth( 10 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
conv1_pooled_padded_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_pooled_padded_8_address0),
    .ce0(conv1_pooled_padded_8_ce0),
    .we0(conv1_pooled_padded_8_we0),
    .d0(conv1_pooled_padded_8_d0),
    .q0(conv1_pooled_padded_8_q0),
    .address1(conv1_pooled_padded_8_address1),
    .ce1(conv1_pooled_padded_8_ce1),
    .we1(conv1_pooled_padded_8_we1),
    .d1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_8_d1),
    .q1(conv1_pooled_padded_8_q1)
);

dut_bnn_xcel_conv1_pooled_padded_RAM_AUTO_1R1W #(
    .DataWidth( 10 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
conv1_pooled_padded_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_pooled_padded_9_address0),
    .ce0(conv1_pooled_padded_9_ce0),
    .we0(conv1_pooled_padded_9_we0),
    .d0(conv1_pooled_padded_9_d0),
    .q0(conv1_pooled_padded_9_q0),
    .address1(conv1_pooled_padded_9_address1),
    .ce1(conv1_pooled_padded_9_ce1),
    .we1(conv1_pooled_padded_9_we1),
    .d1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_9_d1),
    .q1(conv1_pooled_padded_9_q1)
);

dut_bnn_xcel_conv1_pooled_padded_RAM_AUTO_1R1W #(
    .DataWidth( 10 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
conv1_pooled_padded_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_pooled_padded_10_address0),
    .ce0(conv1_pooled_padded_10_ce0),
    .we0(conv1_pooled_padded_10_we0),
    .d0(conv1_pooled_padded_10_d0),
    .q0(conv1_pooled_padded_10_q0),
    .address1(conv1_pooled_padded_10_address1),
    .ce1(conv1_pooled_padded_10_ce1),
    .we1(conv1_pooled_padded_10_we1),
    .d1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_10_d1),
    .q1(conv1_pooled_padded_10_q1)
);

dut_bnn_xcel_conv1_pooled_padded_RAM_AUTO_1R1W #(
    .DataWidth( 10 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
conv1_pooled_padded_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_pooled_padded_11_address0),
    .ce0(conv1_pooled_padded_11_ce0),
    .we0(conv1_pooled_padded_11_we0),
    .d0(conv1_pooled_padded_11_d0),
    .q0(conv1_pooled_padded_11_q0),
    .address1(conv1_pooled_padded_11_address1),
    .ce1(conv1_pooled_padded_11_ce1),
    .we1(conv1_pooled_padded_11_we1),
    .d1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_11_d1),
    .q1(conv1_pooled_padded_11_q1)
);

dut_bnn_xcel_conv1_pooled_padded_RAM_AUTO_1R1W #(
    .DataWidth( 10 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
conv1_pooled_padded_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_pooled_padded_12_address0),
    .ce0(conv1_pooled_padded_12_ce0),
    .we0(conv1_pooled_padded_12_we0),
    .d0(conv1_pooled_padded_12_d0),
    .q0(conv1_pooled_padded_12_q0),
    .address1(conv1_pooled_padded_12_address1),
    .ce1(conv1_pooled_padded_12_ce1),
    .we1(conv1_pooled_padded_12_we1),
    .d1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_12_d1),
    .q1(conv1_pooled_padded_12_q1)
);

dut_bnn_xcel_conv1_pooled_padded_RAM_AUTO_1R1W #(
    .DataWidth( 10 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
conv1_pooled_padded_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_pooled_padded_13_address0),
    .ce0(conv1_pooled_padded_13_ce0),
    .we0(conv1_pooled_padded_13_we0),
    .d0(conv1_pooled_padded_13_d0),
    .q0(conv1_pooled_padded_13_q0),
    .address1(conv1_pooled_padded_13_address1),
    .ce1(conv1_pooled_padded_13_ce1),
    .we1(conv1_pooled_padded_13_we1),
    .d1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_13_d1),
    .q1(conv1_pooled_padded_13_q1)
);

dut_bnn_xcel_conv1_pooled_padded_RAM_AUTO_1R1W #(
    .DataWidth( 10 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
conv1_pooled_padded_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_pooled_padded_14_address0),
    .ce0(conv1_pooled_padded_14_ce0),
    .we0(conv1_pooled_padded_14_we0),
    .d0(conv1_pooled_padded_14_d0),
    .q0(conv1_pooled_padded_14_q0),
    .address1(conv1_pooled_padded_14_address1),
    .ce1(conv1_pooled_padded_14_ce1),
    .we1(conv1_pooled_padded_14_we1),
    .d1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_14_d1),
    .q1(conv1_pooled_padded_14_q1)
);

dut_bnn_xcel_conv1_pooled_padded_RAM_AUTO_1R1W #(
    .DataWidth( 10 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
conv1_pooled_padded_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_pooled_padded_15_address0),
    .ce0(conv1_pooled_padded_15_ce0),
    .we0(conv1_pooled_padded_15_we0),
    .d0(conv1_pooled_padded_15_d0),
    .q0(conv1_pooled_padded_15_q0),
    .address1(conv1_pooled_padded_15_address1),
    .ce1(conv1_pooled_padded_15_ce1),
    .we1(conv1_pooled_padded_15_we1),
    .d1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_15_d1),
    .q1(conv1_pooled_padded_15_q1)
);

dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
conv2_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_0_0_address0),
    .ce0(conv2_0_0_ce0),
    .we0(conv2_0_0_we0),
    .d0(grp_conv2_f_fu_3560_output_0_0_d0),
    .q0(conv2_0_0_q0)
);

dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
conv2_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_0_1_address0),
    .ce0(conv2_0_1_ce0),
    .we0(conv2_0_1_we0),
    .d0(grp_conv2_f_fu_3560_output_0_1_d0),
    .q0(conv2_0_1_q0)
);

dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
conv2_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_0_2_address0),
    .ce0(conv2_0_2_ce0),
    .we0(conv2_0_2_we0),
    .d0(grp_conv2_f_fu_3560_output_0_2_d0),
    .q0(conv2_0_2_q0)
);

dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
conv2_0_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_0_3_address0),
    .ce0(conv2_0_3_ce0),
    .we0(conv2_0_3_we0),
    .d0(grp_conv2_f_fu_3560_output_0_3_d0),
    .q0(conv2_0_3_q0)
);

dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
conv2_0_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_0_4_address0),
    .ce0(conv2_0_4_ce0),
    .we0(conv2_0_4_we0),
    .d0(grp_conv2_f_fu_3560_output_0_4_d0),
    .q0(conv2_0_4_q0)
);

dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
conv2_0_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_0_5_address0),
    .ce0(conv2_0_5_ce0),
    .we0(conv2_0_5_we0),
    .d0(grp_conv2_f_fu_3560_output_0_5_d0),
    .q0(conv2_0_5_q0)
);

dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
conv2_0_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_0_6_address0),
    .ce0(conv2_0_6_ce0),
    .we0(conv2_0_6_we0),
    .d0(grp_conv2_f_fu_3560_output_0_6_d0),
    .q0(conv2_0_6_q0)
);

dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
conv2_0_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_0_7_address0),
    .ce0(conv2_0_7_ce0),
    .we0(conv2_0_7_we0),
    .d0(grp_conv2_f_fu_3560_output_0_7_d0),
    .q0(conv2_0_7_q0)
);

dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
conv2_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_1_0_address0),
    .ce0(conv2_1_0_ce0),
    .we0(conv2_1_0_we0),
    .d0(grp_conv2_f_fu_3560_output_1_0_d0),
    .q0(conv2_1_0_q0)
);

dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
conv2_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_1_1_address0),
    .ce0(conv2_1_1_ce0),
    .we0(conv2_1_1_we0),
    .d0(grp_conv2_f_fu_3560_output_1_1_d0),
    .q0(conv2_1_1_q0)
);

dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
conv2_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_1_2_address0),
    .ce0(conv2_1_2_ce0),
    .we0(conv2_1_2_we0),
    .d0(grp_conv2_f_fu_3560_output_1_2_d0),
    .q0(conv2_1_2_q0)
);

dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
conv2_1_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_1_3_address0),
    .ce0(conv2_1_3_ce0),
    .we0(conv2_1_3_we0),
    .d0(grp_conv2_f_fu_3560_output_1_3_d0),
    .q0(conv2_1_3_q0)
);

dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
conv2_1_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_1_4_address0),
    .ce0(conv2_1_4_ce0),
    .we0(conv2_1_4_we0),
    .d0(grp_conv2_f_fu_3560_output_1_4_d0),
    .q0(conv2_1_4_q0)
);

dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
conv2_1_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_1_5_address0),
    .ce0(conv2_1_5_ce0),
    .we0(conv2_1_5_we0),
    .d0(grp_conv2_f_fu_3560_output_1_5_d0),
    .q0(conv2_1_5_q0)
);

dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
conv2_1_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_1_6_address0),
    .ce0(conv2_1_6_ce0),
    .we0(conv2_1_6_we0),
    .d0(grp_conv2_f_fu_3560_output_1_6_d0),
    .q0(conv2_1_6_q0)
);

dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
conv2_1_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_1_7_address0),
    .ce0(conv2_1_7_ce0),
    .we0(conv2_1_7_we0),
    .d0(grp_conv2_f_fu_3560_output_1_7_d0),
    .q0(conv2_1_7_q0)
);

dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
conv2_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_2_0_address0),
    .ce0(conv2_2_0_ce0),
    .we0(conv2_2_0_we0),
    .d0(grp_conv2_f_fu_3560_output_2_0_d0),
    .q0(conv2_2_0_q0)
);

dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
conv2_2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_2_1_address0),
    .ce0(conv2_2_1_ce0),
    .we0(conv2_2_1_we0),
    .d0(grp_conv2_f_fu_3560_output_2_1_d0),
    .q0(conv2_2_1_q0)
);

dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
conv2_2_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_2_2_address0),
    .ce0(conv2_2_2_ce0),
    .we0(conv2_2_2_we0),
    .d0(grp_conv2_f_fu_3560_output_2_2_d0),
    .q0(conv2_2_2_q0)
);

dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
conv2_2_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_2_3_address0),
    .ce0(conv2_2_3_ce0),
    .we0(conv2_2_3_we0),
    .d0(grp_conv2_f_fu_3560_output_2_3_d0),
    .q0(conv2_2_3_q0)
);

dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
conv2_2_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_2_4_address0),
    .ce0(conv2_2_4_ce0),
    .we0(conv2_2_4_we0),
    .d0(grp_conv2_f_fu_3560_output_2_4_d0),
    .q0(conv2_2_4_q0)
);

dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
conv2_2_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_2_5_address0),
    .ce0(conv2_2_5_ce0),
    .we0(conv2_2_5_we0),
    .d0(grp_conv2_f_fu_3560_output_2_5_d0),
    .q0(conv2_2_5_q0)
);

dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
conv2_2_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_2_6_address0),
    .ce0(conv2_2_6_ce0),
    .we0(conv2_2_6_we0),
    .d0(grp_conv2_f_fu_3560_output_2_6_d0),
    .q0(conv2_2_6_q0)
);

dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
conv2_2_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_2_7_address0),
    .ce0(conv2_2_7_ce0),
    .we0(conv2_2_7_we0),
    .d0(grp_conv2_f_fu_3560_output_2_7_d0),
    .q0(conv2_2_7_q0)
);

dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
conv2_3_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_3_0_address0),
    .ce0(conv2_3_0_ce0),
    .we0(conv2_3_0_we0),
    .d0(grp_conv2_f_fu_3560_output_3_0_d0),
    .q0(conv2_3_0_q0)
);

dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
conv2_3_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_3_1_address0),
    .ce0(conv2_3_1_ce0),
    .we0(conv2_3_1_we0),
    .d0(grp_conv2_f_fu_3560_output_3_1_d0),
    .q0(conv2_3_1_q0)
);

dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
conv2_3_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_3_2_address0),
    .ce0(conv2_3_2_ce0),
    .we0(conv2_3_2_we0),
    .d0(grp_conv2_f_fu_3560_output_3_2_d0),
    .q0(conv2_3_2_q0)
);

dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
conv2_3_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_3_3_address0),
    .ce0(conv2_3_3_ce0),
    .we0(conv2_3_3_we0),
    .d0(grp_conv2_f_fu_3560_output_3_3_d0),
    .q0(conv2_3_3_q0)
);

dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
conv2_3_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_3_4_address0),
    .ce0(conv2_3_4_ce0),
    .we0(conv2_3_4_we0),
    .d0(grp_conv2_f_fu_3560_output_3_4_d0),
    .q0(conv2_3_4_q0)
);

dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
conv2_3_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_3_5_address0),
    .ce0(conv2_3_5_ce0),
    .we0(conv2_3_5_we0),
    .d0(grp_conv2_f_fu_3560_output_3_5_d0),
    .q0(conv2_3_5_q0)
);

dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
conv2_3_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_3_6_address0),
    .ce0(conv2_3_6_ce0),
    .we0(conv2_3_6_we0),
    .d0(grp_conv2_f_fu_3560_output_3_6_d0),
    .q0(conv2_3_6_q0)
);

dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
conv2_3_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_3_7_address0),
    .ce0(conv2_3_7_ce0),
    .we0(conv2_3_7_we0),
    .d0(grp_conv2_f_fu_3560_output_3_7_d0),
    .q0(conv2_3_7_q0)
);

dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
conv2_4_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_4_0_address0),
    .ce0(conv2_4_0_ce0),
    .we0(conv2_4_0_we0),
    .d0(grp_conv2_f_fu_3560_output_4_0_d0),
    .q0(conv2_4_0_q0)
);

dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
conv2_4_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_4_1_address0),
    .ce0(conv2_4_1_ce0),
    .we0(conv2_4_1_we0),
    .d0(grp_conv2_f_fu_3560_output_4_1_d0),
    .q0(conv2_4_1_q0)
);

dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
conv2_4_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_4_2_address0),
    .ce0(conv2_4_2_ce0),
    .we0(conv2_4_2_we0),
    .d0(grp_conv2_f_fu_3560_output_4_2_d0),
    .q0(conv2_4_2_q0)
);

dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
conv2_4_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_4_3_address0),
    .ce0(conv2_4_3_ce0),
    .we0(conv2_4_3_we0),
    .d0(grp_conv2_f_fu_3560_output_4_3_d0),
    .q0(conv2_4_3_q0)
);

dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
conv2_4_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_4_4_address0),
    .ce0(conv2_4_4_ce0),
    .we0(conv2_4_4_we0),
    .d0(grp_conv2_f_fu_3560_output_4_4_d0),
    .q0(conv2_4_4_q0)
);

dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
conv2_4_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_4_5_address0),
    .ce0(conv2_4_5_ce0),
    .we0(conv2_4_5_we0),
    .d0(grp_conv2_f_fu_3560_output_4_5_d0),
    .q0(conv2_4_5_q0)
);

dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
conv2_4_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_4_6_address0),
    .ce0(conv2_4_6_ce0),
    .we0(conv2_4_6_we0),
    .d0(grp_conv2_f_fu_3560_output_4_6_d0),
    .q0(conv2_4_6_q0)
);

dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
conv2_4_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_4_7_address0),
    .ce0(conv2_4_7_ce0),
    .we0(conv2_4_7_we0),
    .d0(grp_conv2_f_fu_3560_output_4_7_d0),
    .q0(conv2_4_7_q0)
);

dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
conv2_5_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_5_0_address0),
    .ce0(conv2_5_0_ce0),
    .we0(conv2_5_0_we0),
    .d0(grp_conv2_f_fu_3560_output_5_0_d0),
    .q0(conv2_5_0_q0)
);

dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
conv2_5_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_5_1_address0),
    .ce0(conv2_5_1_ce0),
    .we0(conv2_5_1_we0),
    .d0(grp_conv2_f_fu_3560_output_5_1_d0),
    .q0(conv2_5_1_q0)
);

dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
conv2_5_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_5_2_address0),
    .ce0(conv2_5_2_ce0),
    .we0(conv2_5_2_we0),
    .d0(grp_conv2_f_fu_3560_output_5_2_d0),
    .q0(conv2_5_2_q0)
);

dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
conv2_5_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_5_3_address0),
    .ce0(conv2_5_3_ce0),
    .we0(conv2_5_3_we0),
    .d0(grp_conv2_f_fu_3560_output_5_3_d0),
    .q0(conv2_5_3_q0)
);

dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
conv2_5_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_5_4_address0),
    .ce0(conv2_5_4_ce0),
    .we0(conv2_5_4_we0),
    .d0(grp_conv2_f_fu_3560_output_5_4_d0),
    .q0(conv2_5_4_q0)
);

dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
conv2_5_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_5_5_address0),
    .ce0(conv2_5_5_ce0),
    .we0(conv2_5_5_we0),
    .d0(grp_conv2_f_fu_3560_output_5_5_d0),
    .q0(conv2_5_5_q0)
);

dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
conv2_5_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_5_6_address0),
    .ce0(conv2_5_6_ce0),
    .we0(conv2_5_6_we0),
    .d0(grp_conv2_f_fu_3560_output_5_6_d0),
    .q0(conv2_5_6_q0)
);

dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
conv2_5_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_5_7_address0),
    .ce0(conv2_5_7_ce0),
    .we0(conv2_5_7_we0),
    .d0(grp_conv2_f_fu_3560_output_5_7_d0),
    .q0(conv2_5_7_q0)
);

dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
conv2_6_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_6_0_address0),
    .ce0(conv2_6_0_ce0),
    .we0(conv2_6_0_we0),
    .d0(grp_conv2_f_fu_3560_output_6_0_d0),
    .q0(conv2_6_0_q0)
);

dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
conv2_6_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_6_1_address0),
    .ce0(conv2_6_1_ce0),
    .we0(conv2_6_1_we0),
    .d0(grp_conv2_f_fu_3560_output_6_1_d0),
    .q0(conv2_6_1_q0)
);

dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
conv2_6_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_6_2_address0),
    .ce0(conv2_6_2_ce0),
    .we0(conv2_6_2_we0),
    .d0(grp_conv2_f_fu_3560_output_6_2_d0),
    .q0(conv2_6_2_q0)
);

dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
conv2_6_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_6_3_address0),
    .ce0(conv2_6_3_ce0),
    .we0(conv2_6_3_we0),
    .d0(grp_conv2_f_fu_3560_output_6_3_d0),
    .q0(conv2_6_3_q0)
);

dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
conv2_6_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_6_4_address0),
    .ce0(conv2_6_4_ce0),
    .we0(conv2_6_4_we0),
    .d0(grp_conv2_f_fu_3560_output_6_4_d0),
    .q0(conv2_6_4_q0)
);

dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
conv2_6_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_6_5_address0),
    .ce0(conv2_6_5_ce0),
    .we0(conv2_6_5_we0),
    .d0(grp_conv2_f_fu_3560_output_6_5_d0),
    .q0(conv2_6_5_q0)
);

dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
conv2_6_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_6_6_address0),
    .ce0(conv2_6_6_ce0),
    .we0(conv2_6_6_we0),
    .d0(grp_conv2_f_fu_3560_output_6_6_d0),
    .q0(conv2_6_6_q0)
);

dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
conv2_6_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_6_7_address0),
    .ce0(conv2_6_7_ce0),
    .we0(conv2_6_7_we0),
    .d0(grp_conv2_f_fu_3560_output_6_7_d0),
    .q0(conv2_6_7_q0)
);

dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
conv2_7_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_7_0_address0),
    .ce0(conv2_7_0_ce0),
    .we0(conv2_7_0_we0),
    .d0(grp_conv2_f_fu_3560_output_7_0_d0),
    .q0(conv2_7_0_q0)
);

dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
conv2_7_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_7_1_address0),
    .ce0(conv2_7_1_ce0),
    .we0(conv2_7_1_we0),
    .d0(grp_conv2_f_fu_3560_output_7_1_d0),
    .q0(conv2_7_1_q0)
);

dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
conv2_7_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_7_2_address0),
    .ce0(conv2_7_2_ce0),
    .we0(conv2_7_2_we0),
    .d0(grp_conv2_f_fu_3560_output_7_2_d0),
    .q0(conv2_7_2_q0)
);

dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
conv2_7_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_7_3_address0),
    .ce0(conv2_7_3_ce0),
    .we0(conv2_7_3_we0),
    .d0(grp_conv2_f_fu_3560_output_7_3_d0),
    .q0(conv2_7_3_q0)
);

dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
conv2_7_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_7_4_address0),
    .ce0(conv2_7_4_ce0),
    .we0(conv2_7_4_we0),
    .d0(grp_conv2_f_fu_3560_output_7_4_d0),
    .q0(conv2_7_4_q0)
);

dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
conv2_7_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_7_5_address0),
    .ce0(conv2_7_5_ce0),
    .we0(conv2_7_5_we0),
    .d0(grp_conv2_f_fu_3560_output_7_5_d0),
    .q0(conv2_7_5_q0)
);

dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
conv2_7_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_7_6_address0),
    .ce0(conv2_7_6_ce0),
    .we0(conv2_7_6_we0),
    .d0(grp_conv2_f_fu_3560_output_7_6_d0),
    .q0(conv2_7_6_q0)
);

dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
conv2_7_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_7_7_address0),
    .ce0(conv2_7_7_ce0),
    .we0(conv2_7_7_we0),
    .d0(grp_conv2_f_fu_3560_output_7_7_d0),
    .q0(conv2_7_7_q0)
);

dut_bnn_xcel_conv2_pooled_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
conv2_pooled_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_pooled_address0),
    .ce0(conv2_pooled_ce0),
    .we0(conv2_pooled_we0),
    .d0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_d0),
    .q0(conv2_pooled_q0),
    .address1(grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_address1),
    .ce1(conv2_pooled_ce1),
    .q1(conv2_pooled_q1),
    .address2(grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_address2),
    .ce2(conv2_pooled_ce2),
    .q2(conv2_pooled_q2),
    .address3(grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_address3),
    .ce3(conv2_pooled_ce3),
    .q3(conv2_pooled_q3)
);

dut_bnn_xcel_conv2_pooled_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
conv2_pooled_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_pooled_1_address0),
    .ce0(conv2_pooled_1_ce0),
    .we0(conv2_pooled_1_we0),
    .d0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_1_d0),
    .q0(conv2_pooled_1_q0),
    .address1(grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_1_address1),
    .ce1(conv2_pooled_1_ce1),
    .q1(conv2_pooled_1_q1),
    .address2(grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_1_address2),
    .ce2(conv2_pooled_1_ce2),
    .q2(conv2_pooled_1_q2),
    .address3(grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_1_address3),
    .ce3(conv2_pooled_1_ce3),
    .q3(conv2_pooled_1_q3)
);

dut_bnn_xcel_conv2_pooled_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
conv2_pooled_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_pooled_2_address0),
    .ce0(conv2_pooled_2_ce0),
    .we0(conv2_pooled_2_we0),
    .d0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_2_d0),
    .q0(conv2_pooled_2_q0),
    .address1(grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_2_address1),
    .ce1(conv2_pooled_2_ce1),
    .q1(conv2_pooled_2_q1),
    .address2(grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_2_address2),
    .ce2(conv2_pooled_2_ce2),
    .q2(conv2_pooled_2_q2),
    .address3(grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_2_address3),
    .ce3(conv2_pooled_2_ce3),
    .q3(conv2_pooled_2_q3)
);

dut_bnn_xcel_conv2_pooled_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
conv2_pooled_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_pooled_3_address0),
    .ce0(conv2_pooled_3_ce0),
    .we0(conv2_pooled_3_we0),
    .d0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_3_d0),
    .q0(conv2_pooled_3_q0),
    .address1(grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_3_address1),
    .ce1(conv2_pooled_3_ce1),
    .q1(conv2_pooled_3_q1),
    .address2(grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_3_address2),
    .ce2(conv2_pooled_3_ce2),
    .q2(conv2_pooled_3_q2),
    .address3(grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_3_address3),
    .ce3(conv2_pooled_3_ce3),
    .q3(conv2_pooled_3_q3)
);

dut_bnn_xcel_dense1_V_RAM_AUTO_1R1W #(
    .DataWidth( 11 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
dense1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense1_V_address0),
    .ce0(dense1_V_ce0),
    .we0(dense1_V_we0),
    .d0(grp_dense_512_256_s_fu_4015_output_r_d0),
    .q0(dense1_V_q0)
);

dut_bnn_xcel_dense2_V_RAM_AUTO_1R1W #(
    .DataWidth( 10 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
dense2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense2_V_address0),
    .ce0(dense2_V_ce0),
    .we0(dense2_V_we0),
    .d0(grp_dense_256_10_s_fu_4028_output_r_d0),
    .q0(dense2_V_q0)
);

dut_initialize_padded_memory_16_10_0_s grp_initialize_padded_memory_16_10_0_s_fu_3370(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_initialize_padded_memory_16_10_0_s_fu_3370_ap_start),
    .ap_done(grp_initialize_padded_memory_16_10_0_s_fu_3370_ap_done),
    .ap_idle(grp_initialize_padded_memory_16_10_0_s_fu_3370_ap_idle),
    .ap_ready(grp_initialize_padded_memory_16_10_0_s_fu_3370_ap_ready),
    .input_0_address0(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_0_address0),
    .input_0_ce0(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_0_ce0),
    .input_0_we0(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_0_we0),
    .input_0_d0(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_0_d0),
    .input_1_address0(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_1_address0),
    .input_1_ce0(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_1_ce0),
    .input_1_we0(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_1_we0),
    .input_1_d0(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_1_d0),
    .input_2_address0(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_2_address0),
    .input_2_ce0(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_2_ce0),
    .input_2_we0(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_2_we0),
    .input_2_d0(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_2_d0),
    .input_3_address0(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_3_address0),
    .input_3_ce0(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_3_ce0),
    .input_3_we0(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_3_we0),
    .input_3_d0(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_3_d0),
    .input_4_address0(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_4_address0),
    .input_4_ce0(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_4_ce0),
    .input_4_we0(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_4_we0),
    .input_4_d0(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_4_d0),
    .input_5_address0(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_5_address0),
    .input_5_ce0(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_5_ce0),
    .input_5_we0(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_5_we0),
    .input_5_d0(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_5_d0),
    .input_6_address0(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_6_address0),
    .input_6_ce0(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_6_ce0),
    .input_6_we0(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_6_we0),
    .input_6_d0(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_6_d0),
    .input_7_address0(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_7_address0),
    .input_7_ce0(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_7_ce0),
    .input_7_we0(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_7_we0),
    .input_7_d0(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_7_d0),
    .input_8_address0(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_8_address0),
    .input_8_ce0(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_8_ce0),
    .input_8_we0(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_8_we0),
    .input_8_d0(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_8_d0),
    .input_9_address0(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_9_address0),
    .input_9_ce0(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_9_ce0),
    .input_9_we0(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_9_we0),
    .input_9_d0(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_9_d0),
    .input_10_address0(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_10_address0),
    .input_10_ce0(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_10_ce0),
    .input_10_we0(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_10_we0),
    .input_10_d0(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_10_d0),
    .input_11_address0(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_11_address0),
    .input_11_ce0(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_11_ce0),
    .input_11_we0(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_11_we0),
    .input_11_d0(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_11_d0),
    .input_12_address0(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_12_address0),
    .input_12_ce0(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_12_ce0),
    .input_12_we0(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_12_we0),
    .input_12_d0(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_12_d0),
    .input_13_address0(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_13_address0),
    .input_13_ce0(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_13_ce0),
    .input_13_we0(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_13_we0),
    .input_13_d0(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_13_d0),
    .input_14_address0(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_14_address0),
    .input_14_ce0(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_14_ce0),
    .input_14_we0(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_14_we0),
    .input_14_d0(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_14_d0),
    .input_15_address0(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_15_address0),
    .input_15_ce0(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_15_ce0),
    .input_15_we0(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_15_we0),
    .input_15_d0(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_15_d0)
);

dut_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3 grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_ap_start),
    .ap_done(grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_ap_done),
    .ap_idle(grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_ap_idle),
    .ap_ready(grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_ap_ready),
    .input_0_address0(grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_0_address0),
    .input_0_ce0(grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_0_ce0),
    .input_0_q0(input_0_q0),
    .input_padded_address0(grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_address0),
    .input_padded_ce0(grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_ce0),
    .input_padded_we0(grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_we0),
    .input_padded_d0(grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_d0),
    .input_padded_1_address0(grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_1_address0),
    .input_padded_1_ce0(grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_1_ce0),
    .input_padded_1_we0(grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_1_we0),
    .input_padded_1_d0(grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_1_d0),
    .input_padded_2_address0(grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_2_address0),
    .input_padded_2_ce0(grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_2_ce0),
    .input_padded_2_we0(grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_2_we0),
    .input_padded_2_d0(grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_2_d0),
    .input_padded_3_address0(grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_3_address0),
    .input_padded_3_ce0(grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_3_ce0),
    .input_padded_3_we0(grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_3_we0),
    .input_padded_3_d0(grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_3_d0),
    .input_padded_4_address0(grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_4_address0),
    .input_padded_4_ce0(grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_4_ce0),
    .input_padded_4_we0(grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_4_we0),
    .input_padded_4_d0(grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_4_d0),
    .input_padded_5_address0(grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_5_address0),
    .input_padded_5_ce0(grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_5_ce0),
    .input_padded_5_we0(grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_5_we0),
    .input_padded_5_d0(grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_5_d0),
    .input_padded_6_address0(grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_6_address0),
    .input_padded_6_ce0(grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_6_ce0),
    .input_padded_6_we0(grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_6_we0),
    .input_padded_6_d0(grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_6_d0),
    .input_padded_7_address0(grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_7_address0),
    .input_padded_7_ce0(grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_7_ce0),
    .input_padded_7_we0(grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_7_we0),
    .input_padded_7_d0(grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_7_d0),
    .input_padded_8_address0(grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_8_address0),
    .input_padded_8_ce0(grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_8_ce0),
    .input_padded_8_we0(grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_8_we0),
    .input_padded_8_d0(grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_8_d0),
    .input_padded_9_address0(grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_9_address0),
    .input_padded_9_ce0(grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_9_ce0),
    .input_padded_9_we0(grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_9_we0),
    .input_padded_9_d0(grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_9_d0),
    .input_padded_10_address0(grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_10_address0),
    .input_padded_10_ce0(grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_10_ce0),
    .input_padded_10_we0(grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_10_we0),
    .input_padded_10_d0(grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_10_d0),
    .input_padded_11_address0(grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_11_address0),
    .input_padded_11_ce0(grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_11_ce0),
    .input_padded_11_we0(grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_11_we0),
    .input_padded_11_d0(grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_11_d0),
    .input_padded_12_address0(grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_12_address0),
    .input_padded_12_ce0(grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_12_ce0),
    .input_padded_12_we0(grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_12_we0),
    .input_padded_12_d0(grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_12_d0),
    .input_padded_13_address0(grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_13_address0),
    .input_padded_13_ce0(grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_13_ce0),
    .input_padded_13_we0(grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_13_we0),
    .input_padded_13_d0(grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_13_d0),
    .input_padded_14_address0(grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_14_address0),
    .input_padded_14_ce0(grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_14_ce0),
    .input_padded_14_we0(grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_14_we0),
    .input_padded_14_d0(grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_14_d0),
    .input_padded_15_address0(grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_15_address0),
    .input_padded_15_ce0(grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_15_ce0),
    .input_padded_15_we0(grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_15_we0),
    .input_padded_15_d0(grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_15_d0)
);

dut_conv1_f grp_conv1_f_fu_3412(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv1_f_fu_3412_ap_start),
    .ap_done(grp_conv1_f_fu_3412_ap_done),
    .ap_idle(grp_conv1_f_fu_3412_ap_idle),
    .ap_ready(grp_conv1_f_fu_3412_ap_ready),
    .input_1_address0(grp_conv1_f_fu_3412_input_1_address0),
    .input_1_ce0(grp_conv1_f_fu_3412_input_1_ce0),
    .input_1_q0(input_padded_q0),
    .input_2_address0(grp_conv1_f_fu_3412_input_2_address0),
    .input_2_ce0(grp_conv1_f_fu_3412_input_2_ce0),
    .input_2_q0(input_padded_1_q0),
    .input_3_address0(grp_conv1_f_fu_3412_input_3_address0),
    .input_3_ce0(grp_conv1_f_fu_3412_input_3_ce0),
    .input_3_q0(input_padded_2_q0),
    .input_4_address0(grp_conv1_f_fu_3412_input_4_address0),
    .input_4_ce0(grp_conv1_f_fu_3412_input_4_ce0),
    .input_4_q0(input_padded_3_q0),
    .input_5_address0(grp_conv1_f_fu_3412_input_5_address0),
    .input_5_ce0(grp_conv1_f_fu_3412_input_5_ce0),
    .input_5_q0(input_padded_4_q0),
    .input_6_address0(grp_conv1_f_fu_3412_input_6_address0),
    .input_6_ce0(grp_conv1_f_fu_3412_input_6_ce0),
    .input_6_q0(input_padded_5_q0),
    .input_7_address0(grp_conv1_f_fu_3412_input_7_address0),
    .input_7_ce0(grp_conv1_f_fu_3412_input_7_ce0),
    .input_7_q0(input_padded_6_q0),
    .input_8_address0(grp_conv1_f_fu_3412_input_8_address0),
    .input_8_ce0(grp_conv1_f_fu_3412_input_8_ce0),
    .input_8_q0(input_padded_7_q0),
    .input_9_address0(grp_conv1_f_fu_3412_input_9_address0),
    .input_9_ce0(grp_conv1_f_fu_3412_input_9_ce0),
    .input_9_q0(input_padded_8_q0),
    .input_10_address0(grp_conv1_f_fu_3412_input_10_address0),
    .input_10_ce0(grp_conv1_f_fu_3412_input_10_ce0),
    .input_10_q0(input_padded_9_q0),
    .input_11_address0(grp_conv1_f_fu_3412_input_11_address0),
    .input_11_ce0(grp_conv1_f_fu_3412_input_11_ce0),
    .input_11_q0(input_padded_10_q0),
    .input_12_address0(grp_conv1_f_fu_3412_input_12_address0),
    .input_12_ce0(grp_conv1_f_fu_3412_input_12_ce0),
    .input_12_q0(input_padded_11_q0),
    .input_13_address0(grp_conv1_f_fu_3412_input_13_address0),
    .input_13_ce0(grp_conv1_f_fu_3412_input_13_ce0),
    .input_13_q0(input_padded_12_q0),
    .input_14_address0(grp_conv1_f_fu_3412_input_14_address0),
    .input_14_ce0(grp_conv1_f_fu_3412_input_14_ce0),
    .input_14_q0(input_padded_13_q0),
    .input_15_address0(grp_conv1_f_fu_3412_input_15_address0),
    .input_15_ce0(grp_conv1_f_fu_3412_input_15_ce0),
    .input_15_q0(input_padded_14_q0),
    .input_16_address0(grp_conv1_f_fu_3412_input_16_address0),
    .input_16_ce0(grp_conv1_f_fu_3412_input_16_ce0),
    .input_16_q0(input_padded_15_q0),
    .output_0_0_address0(grp_conv1_f_fu_3412_output_0_0_address0),
    .output_0_0_ce0(grp_conv1_f_fu_3412_output_0_0_ce0),
    .output_0_0_we0(grp_conv1_f_fu_3412_output_0_0_we0),
    .output_0_0_d0(grp_conv1_f_fu_3412_output_0_0_d0),
    .output_0_0_address1(grp_conv1_f_fu_3412_output_0_0_address1),
    .output_0_0_ce1(grp_conv1_f_fu_3412_output_0_0_ce1),
    .output_0_0_we1(grp_conv1_f_fu_3412_output_0_0_we1),
    .output_0_0_d1(grp_conv1_f_fu_3412_output_0_0_d1),
    .output_0_1_address0(grp_conv1_f_fu_3412_output_0_1_address0),
    .output_0_1_ce0(grp_conv1_f_fu_3412_output_0_1_ce0),
    .output_0_1_we0(grp_conv1_f_fu_3412_output_0_1_we0),
    .output_0_1_d0(grp_conv1_f_fu_3412_output_0_1_d0),
    .output_0_1_address1(grp_conv1_f_fu_3412_output_0_1_address1),
    .output_0_1_ce1(grp_conv1_f_fu_3412_output_0_1_ce1),
    .output_0_1_we1(grp_conv1_f_fu_3412_output_0_1_we1),
    .output_0_1_d1(grp_conv1_f_fu_3412_output_0_1_d1),
    .output_1_0_address0(grp_conv1_f_fu_3412_output_1_0_address0),
    .output_1_0_ce0(grp_conv1_f_fu_3412_output_1_0_ce0),
    .output_1_0_we0(grp_conv1_f_fu_3412_output_1_0_we0),
    .output_1_0_d0(grp_conv1_f_fu_3412_output_1_0_d0),
    .output_1_0_address1(grp_conv1_f_fu_3412_output_1_0_address1),
    .output_1_0_ce1(grp_conv1_f_fu_3412_output_1_0_ce1),
    .output_1_0_we1(grp_conv1_f_fu_3412_output_1_0_we1),
    .output_1_0_d1(grp_conv1_f_fu_3412_output_1_0_d1),
    .output_1_1_address0(grp_conv1_f_fu_3412_output_1_1_address0),
    .output_1_1_ce0(grp_conv1_f_fu_3412_output_1_1_ce0),
    .output_1_1_we0(grp_conv1_f_fu_3412_output_1_1_we0),
    .output_1_1_d0(grp_conv1_f_fu_3412_output_1_1_d0),
    .output_1_1_address1(grp_conv1_f_fu_3412_output_1_1_address1),
    .output_1_1_ce1(grp_conv1_f_fu_3412_output_1_1_ce1),
    .output_1_1_we1(grp_conv1_f_fu_3412_output_1_1_we1),
    .output_1_1_d1(grp_conv1_f_fu_3412_output_1_1_d1),
    .output_2_0_address0(grp_conv1_f_fu_3412_output_2_0_address0),
    .output_2_0_ce0(grp_conv1_f_fu_3412_output_2_0_ce0),
    .output_2_0_we0(grp_conv1_f_fu_3412_output_2_0_we0),
    .output_2_0_d0(grp_conv1_f_fu_3412_output_2_0_d0),
    .output_2_0_address1(grp_conv1_f_fu_3412_output_2_0_address1),
    .output_2_0_ce1(grp_conv1_f_fu_3412_output_2_0_ce1),
    .output_2_0_we1(grp_conv1_f_fu_3412_output_2_0_we1),
    .output_2_0_d1(grp_conv1_f_fu_3412_output_2_0_d1),
    .output_2_1_address0(grp_conv1_f_fu_3412_output_2_1_address0),
    .output_2_1_ce0(grp_conv1_f_fu_3412_output_2_1_ce0),
    .output_2_1_we0(grp_conv1_f_fu_3412_output_2_1_we0),
    .output_2_1_d0(grp_conv1_f_fu_3412_output_2_1_d0),
    .output_2_1_address1(grp_conv1_f_fu_3412_output_2_1_address1),
    .output_2_1_ce1(grp_conv1_f_fu_3412_output_2_1_ce1),
    .output_2_1_we1(grp_conv1_f_fu_3412_output_2_1_we1),
    .output_2_1_d1(grp_conv1_f_fu_3412_output_2_1_d1),
    .output_3_0_address0(grp_conv1_f_fu_3412_output_3_0_address0),
    .output_3_0_ce0(grp_conv1_f_fu_3412_output_3_0_ce0),
    .output_3_0_we0(grp_conv1_f_fu_3412_output_3_0_we0),
    .output_3_0_d0(grp_conv1_f_fu_3412_output_3_0_d0),
    .output_3_0_address1(grp_conv1_f_fu_3412_output_3_0_address1),
    .output_3_0_ce1(grp_conv1_f_fu_3412_output_3_0_ce1),
    .output_3_0_we1(grp_conv1_f_fu_3412_output_3_0_we1),
    .output_3_0_d1(grp_conv1_f_fu_3412_output_3_0_d1),
    .output_3_1_address0(grp_conv1_f_fu_3412_output_3_1_address0),
    .output_3_1_ce0(grp_conv1_f_fu_3412_output_3_1_ce0),
    .output_3_1_we0(grp_conv1_f_fu_3412_output_3_1_we0),
    .output_3_1_d0(grp_conv1_f_fu_3412_output_3_1_d0),
    .output_3_1_address1(grp_conv1_f_fu_3412_output_3_1_address1),
    .output_3_1_ce1(grp_conv1_f_fu_3412_output_3_1_ce1),
    .output_3_1_we1(grp_conv1_f_fu_3412_output_3_1_we1),
    .output_3_1_d1(grp_conv1_f_fu_3412_output_3_1_d1),
    .output_4_0_address0(grp_conv1_f_fu_3412_output_4_0_address0),
    .output_4_0_ce0(grp_conv1_f_fu_3412_output_4_0_ce0),
    .output_4_0_we0(grp_conv1_f_fu_3412_output_4_0_we0),
    .output_4_0_d0(grp_conv1_f_fu_3412_output_4_0_d0),
    .output_4_0_address1(grp_conv1_f_fu_3412_output_4_0_address1),
    .output_4_0_ce1(grp_conv1_f_fu_3412_output_4_0_ce1),
    .output_4_0_we1(grp_conv1_f_fu_3412_output_4_0_we1),
    .output_4_0_d1(grp_conv1_f_fu_3412_output_4_0_d1),
    .output_4_1_address0(grp_conv1_f_fu_3412_output_4_1_address0),
    .output_4_1_ce0(grp_conv1_f_fu_3412_output_4_1_ce0),
    .output_4_1_we0(grp_conv1_f_fu_3412_output_4_1_we0),
    .output_4_1_d0(grp_conv1_f_fu_3412_output_4_1_d0),
    .output_4_1_address1(grp_conv1_f_fu_3412_output_4_1_address1),
    .output_4_1_ce1(grp_conv1_f_fu_3412_output_4_1_ce1),
    .output_4_1_we1(grp_conv1_f_fu_3412_output_4_1_we1),
    .output_4_1_d1(grp_conv1_f_fu_3412_output_4_1_d1),
    .output_5_0_address0(grp_conv1_f_fu_3412_output_5_0_address0),
    .output_5_0_ce0(grp_conv1_f_fu_3412_output_5_0_ce0),
    .output_5_0_we0(grp_conv1_f_fu_3412_output_5_0_we0),
    .output_5_0_d0(grp_conv1_f_fu_3412_output_5_0_d0),
    .output_5_0_address1(grp_conv1_f_fu_3412_output_5_0_address1),
    .output_5_0_ce1(grp_conv1_f_fu_3412_output_5_0_ce1),
    .output_5_0_we1(grp_conv1_f_fu_3412_output_5_0_we1),
    .output_5_0_d1(grp_conv1_f_fu_3412_output_5_0_d1),
    .output_5_1_address0(grp_conv1_f_fu_3412_output_5_1_address0),
    .output_5_1_ce0(grp_conv1_f_fu_3412_output_5_1_ce0),
    .output_5_1_we0(grp_conv1_f_fu_3412_output_5_1_we0),
    .output_5_1_d0(grp_conv1_f_fu_3412_output_5_1_d0),
    .output_5_1_address1(grp_conv1_f_fu_3412_output_5_1_address1),
    .output_5_1_ce1(grp_conv1_f_fu_3412_output_5_1_ce1),
    .output_5_1_we1(grp_conv1_f_fu_3412_output_5_1_we1),
    .output_5_1_d1(grp_conv1_f_fu_3412_output_5_1_d1),
    .output_6_0_address0(grp_conv1_f_fu_3412_output_6_0_address0),
    .output_6_0_ce0(grp_conv1_f_fu_3412_output_6_0_ce0),
    .output_6_0_we0(grp_conv1_f_fu_3412_output_6_0_we0),
    .output_6_0_d0(grp_conv1_f_fu_3412_output_6_0_d0),
    .output_6_0_address1(grp_conv1_f_fu_3412_output_6_0_address1),
    .output_6_0_ce1(grp_conv1_f_fu_3412_output_6_0_ce1),
    .output_6_0_we1(grp_conv1_f_fu_3412_output_6_0_we1),
    .output_6_0_d1(grp_conv1_f_fu_3412_output_6_0_d1),
    .output_6_1_address0(grp_conv1_f_fu_3412_output_6_1_address0),
    .output_6_1_ce0(grp_conv1_f_fu_3412_output_6_1_ce0),
    .output_6_1_we0(grp_conv1_f_fu_3412_output_6_1_we0),
    .output_6_1_d0(grp_conv1_f_fu_3412_output_6_1_d0),
    .output_6_1_address1(grp_conv1_f_fu_3412_output_6_1_address1),
    .output_6_1_ce1(grp_conv1_f_fu_3412_output_6_1_ce1),
    .output_6_1_we1(grp_conv1_f_fu_3412_output_6_1_we1),
    .output_6_1_d1(grp_conv1_f_fu_3412_output_6_1_d1),
    .output_7_0_address0(grp_conv1_f_fu_3412_output_7_0_address0),
    .output_7_0_ce0(grp_conv1_f_fu_3412_output_7_0_ce0),
    .output_7_0_we0(grp_conv1_f_fu_3412_output_7_0_we0),
    .output_7_0_d0(grp_conv1_f_fu_3412_output_7_0_d0),
    .output_7_0_address1(grp_conv1_f_fu_3412_output_7_0_address1),
    .output_7_0_ce1(grp_conv1_f_fu_3412_output_7_0_ce1),
    .output_7_0_we1(grp_conv1_f_fu_3412_output_7_0_we1),
    .output_7_0_d1(grp_conv1_f_fu_3412_output_7_0_d1),
    .output_7_1_address0(grp_conv1_f_fu_3412_output_7_1_address0),
    .output_7_1_ce0(grp_conv1_f_fu_3412_output_7_1_ce0),
    .output_7_1_we0(grp_conv1_f_fu_3412_output_7_1_we0),
    .output_7_1_d0(grp_conv1_f_fu_3412_output_7_1_d0),
    .output_7_1_address1(grp_conv1_f_fu_3412_output_7_1_address1),
    .output_7_1_ce1(grp_conv1_f_fu_3412_output_7_1_ce1),
    .output_7_1_we1(grp_conv1_f_fu_3412_output_7_1_we1),
    .output_7_1_d1(grp_conv1_f_fu_3412_output_7_1_d1),
    .output_8_0_address0(grp_conv1_f_fu_3412_output_8_0_address0),
    .output_8_0_ce0(grp_conv1_f_fu_3412_output_8_0_ce0),
    .output_8_0_we0(grp_conv1_f_fu_3412_output_8_0_we0),
    .output_8_0_d0(grp_conv1_f_fu_3412_output_8_0_d0),
    .output_8_0_address1(grp_conv1_f_fu_3412_output_8_0_address1),
    .output_8_0_ce1(grp_conv1_f_fu_3412_output_8_0_ce1),
    .output_8_0_we1(grp_conv1_f_fu_3412_output_8_0_we1),
    .output_8_0_d1(grp_conv1_f_fu_3412_output_8_0_d1),
    .output_8_1_address0(grp_conv1_f_fu_3412_output_8_1_address0),
    .output_8_1_ce0(grp_conv1_f_fu_3412_output_8_1_ce0),
    .output_8_1_we0(grp_conv1_f_fu_3412_output_8_1_we0),
    .output_8_1_d0(grp_conv1_f_fu_3412_output_8_1_d0),
    .output_8_1_address1(grp_conv1_f_fu_3412_output_8_1_address1),
    .output_8_1_ce1(grp_conv1_f_fu_3412_output_8_1_ce1),
    .output_8_1_we1(grp_conv1_f_fu_3412_output_8_1_we1),
    .output_8_1_d1(grp_conv1_f_fu_3412_output_8_1_d1),
    .output_9_0_address0(grp_conv1_f_fu_3412_output_9_0_address0),
    .output_9_0_ce0(grp_conv1_f_fu_3412_output_9_0_ce0),
    .output_9_0_we0(grp_conv1_f_fu_3412_output_9_0_we0),
    .output_9_0_d0(grp_conv1_f_fu_3412_output_9_0_d0),
    .output_9_0_address1(grp_conv1_f_fu_3412_output_9_0_address1),
    .output_9_0_ce1(grp_conv1_f_fu_3412_output_9_0_ce1),
    .output_9_0_we1(grp_conv1_f_fu_3412_output_9_0_we1),
    .output_9_0_d1(grp_conv1_f_fu_3412_output_9_0_d1),
    .output_9_1_address0(grp_conv1_f_fu_3412_output_9_1_address0),
    .output_9_1_ce0(grp_conv1_f_fu_3412_output_9_1_ce0),
    .output_9_1_we0(grp_conv1_f_fu_3412_output_9_1_we0),
    .output_9_1_d0(grp_conv1_f_fu_3412_output_9_1_d0),
    .output_9_1_address1(grp_conv1_f_fu_3412_output_9_1_address1),
    .output_9_1_ce1(grp_conv1_f_fu_3412_output_9_1_ce1),
    .output_9_1_we1(grp_conv1_f_fu_3412_output_9_1_we1),
    .output_9_1_d1(grp_conv1_f_fu_3412_output_9_1_d1),
    .output_10_0_address0(grp_conv1_f_fu_3412_output_10_0_address0),
    .output_10_0_ce0(grp_conv1_f_fu_3412_output_10_0_ce0),
    .output_10_0_we0(grp_conv1_f_fu_3412_output_10_0_we0),
    .output_10_0_d0(grp_conv1_f_fu_3412_output_10_0_d0),
    .output_10_0_address1(grp_conv1_f_fu_3412_output_10_0_address1),
    .output_10_0_ce1(grp_conv1_f_fu_3412_output_10_0_ce1),
    .output_10_0_we1(grp_conv1_f_fu_3412_output_10_0_we1),
    .output_10_0_d1(grp_conv1_f_fu_3412_output_10_0_d1),
    .output_10_1_address0(grp_conv1_f_fu_3412_output_10_1_address0),
    .output_10_1_ce0(grp_conv1_f_fu_3412_output_10_1_ce0),
    .output_10_1_we0(grp_conv1_f_fu_3412_output_10_1_we0),
    .output_10_1_d0(grp_conv1_f_fu_3412_output_10_1_d0),
    .output_10_1_address1(grp_conv1_f_fu_3412_output_10_1_address1),
    .output_10_1_ce1(grp_conv1_f_fu_3412_output_10_1_ce1),
    .output_10_1_we1(grp_conv1_f_fu_3412_output_10_1_we1),
    .output_10_1_d1(grp_conv1_f_fu_3412_output_10_1_d1),
    .output_11_0_address0(grp_conv1_f_fu_3412_output_11_0_address0),
    .output_11_0_ce0(grp_conv1_f_fu_3412_output_11_0_ce0),
    .output_11_0_we0(grp_conv1_f_fu_3412_output_11_0_we0),
    .output_11_0_d0(grp_conv1_f_fu_3412_output_11_0_d0),
    .output_11_0_address1(grp_conv1_f_fu_3412_output_11_0_address1),
    .output_11_0_ce1(grp_conv1_f_fu_3412_output_11_0_ce1),
    .output_11_0_we1(grp_conv1_f_fu_3412_output_11_0_we1),
    .output_11_0_d1(grp_conv1_f_fu_3412_output_11_0_d1),
    .output_11_1_address0(grp_conv1_f_fu_3412_output_11_1_address0),
    .output_11_1_ce0(grp_conv1_f_fu_3412_output_11_1_ce0),
    .output_11_1_we0(grp_conv1_f_fu_3412_output_11_1_we0),
    .output_11_1_d0(grp_conv1_f_fu_3412_output_11_1_d0),
    .output_11_1_address1(grp_conv1_f_fu_3412_output_11_1_address1),
    .output_11_1_ce1(grp_conv1_f_fu_3412_output_11_1_ce1),
    .output_11_1_we1(grp_conv1_f_fu_3412_output_11_1_we1),
    .output_11_1_d1(grp_conv1_f_fu_3412_output_11_1_d1),
    .output_12_0_address0(grp_conv1_f_fu_3412_output_12_0_address0),
    .output_12_0_ce0(grp_conv1_f_fu_3412_output_12_0_ce0),
    .output_12_0_we0(grp_conv1_f_fu_3412_output_12_0_we0),
    .output_12_0_d0(grp_conv1_f_fu_3412_output_12_0_d0),
    .output_12_0_address1(grp_conv1_f_fu_3412_output_12_0_address1),
    .output_12_0_ce1(grp_conv1_f_fu_3412_output_12_0_ce1),
    .output_12_0_we1(grp_conv1_f_fu_3412_output_12_0_we1),
    .output_12_0_d1(grp_conv1_f_fu_3412_output_12_0_d1),
    .output_12_1_address0(grp_conv1_f_fu_3412_output_12_1_address0),
    .output_12_1_ce0(grp_conv1_f_fu_3412_output_12_1_ce0),
    .output_12_1_we0(grp_conv1_f_fu_3412_output_12_1_we0),
    .output_12_1_d0(grp_conv1_f_fu_3412_output_12_1_d0),
    .output_12_1_address1(grp_conv1_f_fu_3412_output_12_1_address1),
    .output_12_1_ce1(grp_conv1_f_fu_3412_output_12_1_ce1),
    .output_12_1_we1(grp_conv1_f_fu_3412_output_12_1_we1),
    .output_12_1_d1(grp_conv1_f_fu_3412_output_12_1_d1),
    .output_13_0_address0(grp_conv1_f_fu_3412_output_13_0_address0),
    .output_13_0_ce0(grp_conv1_f_fu_3412_output_13_0_ce0),
    .output_13_0_we0(grp_conv1_f_fu_3412_output_13_0_we0),
    .output_13_0_d0(grp_conv1_f_fu_3412_output_13_0_d0),
    .output_13_0_address1(grp_conv1_f_fu_3412_output_13_0_address1),
    .output_13_0_ce1(grp_conv1_f_fu_3412_output_13_0_ce1),
    .output_13_0_we1(grp_conv1_f_fu_3412_output_13_0_we1),
    .output_13_0_d1(grp_conv1_f_fu_3412_output_13_0_d1),
    .output_13_1_address0(grp_conv1_f_fu_3412_output_13_1_address0),
    .output_13_1_ce0(grp_conv1_f_fu_3412_output_13_1_ce0),
    .output_13_1_we0(grp_conv1_f_fu_3412_output_13_1_we0),
    .output_13_1_d0(grp_conv1_f_fu_3412_output_13_1_d0),
    .output_13_1_address1(grp_conv1_f_fu_3412_output_13_1_address1),
    .output_13_1_ce1(grp_conv1_f_fu_3412_output_13_1_ce1),
    .output_13_1_we1(grp_conv1_f_fu_3412_output_13_1_we1),
    .output_13_1_d1(grp_conv1_f_fu_3412_output_13_1_d1),
    .output_14_0_address0(grp_conv1_f_fu_3412_output_14_0_address0),
    .output_14_0_ce0(grp_conv1_f_fu_3412_output_14_0_ce0),
    .output_14_0_we0(grp_conv1_f_fu_3412_output_14_0_we0),
    .output_14_0_d0(grp_conv1_f_fu_3412_output_14_0_d0),
    .output_14_0_address1(grp_conv1_f_fu_3412_output_14_0_address1),
    .output_14_0_ce1(grp_conv1_f_fu_3412_output_14_0_ce1),
    .output_14_0_we1(grp_conv1_f_fu_3412_output_14_0_we1),
    .output_14_0_d1(grp_conv1_f_fu_3412_output_14_0_d1),
    .output_14_1_address0(grp_conv1_f_fu_3412_output_14_1_address0),
    .output_14_1_ce0(grp_conv1_f_fu_3412_output_14_1_ce0),
    .output_14_1_we0(grp_conv1_f_fu_3412_output_14_1_we0),
    .output_14_1_d0(grp_conv1_f_fu_3412_output_14_1_d0),
    .output_14_1_address1(grp_conv1_f_fu_3412_output_14_1_address1),
    .output_14_1_ce1(grp_conv1_f_fu_3412_output_14_1_ce1),
    .output_14_1_we1(grp_conv1_f_fu_3412_output_14_1_we1),
    .output_14_1_d1(grp_conv1_f_fu_3412_output_14_1_d1),
    .output_15_0_address0(grp_conv1_f_fu_3412_output_15_0_address0),
    .output_15_0_ce0(grp_conv1_f_fu_3412_output_15_0_ce0),
    .output_15_0_we0(grp_conv1_f_fu_3412_output_15_0_we0),
    .output_15_0_d0(grp_conv1_f_fu_3412_output_15_0_d0),
    .output_15_0_address1(grp_conv1_f_fu_3412_output_15_0_address1),
    .output_15_0_ce1(grp_conv1_f_fu_3412_output_15_0_ce1),
    .output_15_0_we1(grp_conv1_f_fu_3412_output_15_0_we1),
    .output_15_0_d1(grp_conv1_f_fu_3412_output_15_0_d1),
    .output_15_1_address0(grp_conv1_f_fu_3412_output_15_1_address0),
    .output_15_1_ce0(grp_conv1_f_fu_3412_output_15_1_ce0),
    .output_15_1_we0(grp_conv1_f_fu_3412_output_15_1_we0),
    .output_15_1_d0(grp_conv1_f_fu_3412_output_15_1_d0),
    .output_15_1_address1(grp_conv1_f_fu_3412_output_15_1_address1),
    .output_15_1_ce1(grp_conv1_f_fu_3412_output_15_1_ce1),
    .output_15_1_we1(grp_conv1_f_fu_3412_output_15_1_we1),
    .output_15_1_d1(grp_conv1_f_fu_3412_output_15_1_d1)
);

dut_max_pool_16_16_s grp_max_pool_16_16_s_fu_3488(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_max_pool_16_16_s_fu_3488_ap_start),
    .ap_done(grp_max_pool_16_16_s_fu_3488_ap_done),
    .ap_idle(grp_max_pool_16_16_s_fu_3488_ap_idle),
    .ap_ready(grp_max_pool_16_16_s_fu_3488_ap_ready),
    .input_0_0_address0(grp_max_pool_16_16_s_fu_3488_input_0_0_address0),
    .input_0_0_ce0(grp_max_pool_16_16_s_fu_3488_input_0_0_ce0),
    .input_0_0_q0(conv1_q0),
    .input_0_1_address0(grp_max_pool_16_16_s_fu_3488_input_0_1_address0),
    .input_0_1_ce0(grp_max_pool_16_16_s_fu_3488_input_0_1_ce0),
    .input_0_1_q0(conv1_1_q0),
    .input_1_0_address0(grp_max_pool_16_16_s_fu_3488_input_1_0_address0),
    .input_1_0_ce0(grp_max_pool_16_16_s_fu_3488_input_1_0_ce0),
    .input_1_0_q0(conv1_2_q0),
    .input_1_1_address0(grp_max_pool_16_16_s_fu_3488_input_1_1_address0),
    .input_1_1_ce0(grp_max_pool_16_16_s_fu_3488_input_1_1_ce0),
    .input_1_1_q0(conv1_3_q0),
    .input_2_0_address0(grp_max_pool_16_16_s_fu_3488_input_2_0_address0),
    .input_2_0_ce0(grp_max_pool_16_16_s_fu_3488_input_2_0_ce0),
    .input_2_0_q0(conv1_4_q0),
    .input_2_1_address0(grp_max_pool_16_16_s_fu_3488_input_2_1_address0),
    .input_2_1_ce0(grp_max_pool_16_16_s_fu_3488_input_2_1_ce0),
    .input_2_1_q0(conv1_5_q0),
    .input_3_0_address0(grp_max_pool_16_16_s_fu_3488_input_3_0_address0),
    .input_3_0_ce0(grp_max_pool_16_16_s_fu_3488_input_3_0_ce0),
    .input_3_0_q0(conv1_6_q0),
    .input_3_1_address0(grp_max_pool_16_16_s_fu_3488_input_3_1_address0),
    .input_3_1_ce0(grp_max_pool_16_16_s_fu_3488_input_3_1_ce0),
    .input_3_1_q0(conv1_7_q0),
    .input_4_0_address0(grp_max_pool_16_16_s_fu_3488_input_4_0_address0),
    .input_4_0_ce0(grp_max_pool_16_16_s_fu_3488_input_4_0_ce0),
    .input_4_0_q0(conv1_8_q0),
    .input_4_1_address0(grp_max_pool_16_16_s_fu_3488_input_4_1_address0),
    .input_4_1_ce0(grp_max_pool_16_16_s_fu_3488_input_4_1_ce0),
    .input_4_1_q0(conv1_9_q0),
    .input_5_0_address0(grp_max_pool_16_16_s_fu_3488_input_5_0_address0),
    .input_5_0_ce0(grp_max_pool_16_16_s_fu_3488_input_5_0_ce0),
    .input_5_0_q0(conv1_10_q0),
    .input_5_1_address0(grp_max_pool_16_16_s_fu_3488_input_5_1_address0),
    .input_5_1_ce0(grp_max_pool_16_16_s_fu_3488_input_5_1_ce0),
    .input_5_1_q0(conv1_11_q0),
    .input_6_0_address0(grp_max_pool_16_16_s_fu_3488_input_6_0_address0),
    .input_6_0_ce0(grp_max_pool_16_16_s_fu_3488_input_6_0_ce0),
    .input_6_0_q0(conv1_12_q0),
    .input_6_1_address0(grp_max_pool_16_16_s_fu_3488_input_6_1_address0),
    .input_6_1_ce0(grp_max_pool_16_16_s_fu_3488_input_6_1_ce0),
    .input_6_1_q0(conv1_13_q0),
    .input_7_0_address0(grp_max_pool_16_16_s_fu_3488_input_7_0_address0),
    .input_7_0_ce0(grp_max_pool_16_16_s_fu_3488_input_7_0_ce0),
    .input_7_0_q0(conv1_14_q0),
    .input_7_1_address0(grp_max_pool_16_16_s_fu_3488_input_7_1_address0),
    .input_7_1_ce0(grp_max_pool_16_16_s_fu_3488_input_7_1_ce0),
    .input_7_1_q0(conv1_15_q0),
    .input_8_0_address0(grp_max_pool_16_16_s_fu_3488_input_8_0_address0),
    .input_8_0_ce0(grp_max_pool_16_16_s_fu_3488_input_8_0_ce0),
    .input_8_0_q0(conv1_16_q0),
    .input_8_1_address0(grp_max_pool_16_16_s_fu_3488_input_8_1_address0),
    .input_8_1_ce0(grp_max_pool_16_16_s_fu_3488_input_8_1_ce0),
    .input_8_1_q0(conv1_17_q0),
    .input_9_0_address0(grp_max_pool_16_16_s_fu_3488_input_9_0_address0),
    .input_9_0_ce0(grp_max_pool_16_16_s_fu_3488_input_9_0_ce0),
    .input_9_0_q0(conv1_18_q0),
    .input_9_1_address0(grp_max_pool_16_16_s_fu_3488_input_9_1_address0),
    .input_9_1_ce0(grp_max_pool_16_16_s_fu_3488_input_9_1_ce0),
    .input_9_1_q0(conv1_19_q0),
    .input_10_0_address0(grp_max_pool_16_16_s_fu_3488_input_10_0_address0),
    .input_10_0_ce0(grp_max_pool_16_16_s_fu_3488_input_10_0_ce0),
    .input_10_0_q0(conv1_20_q0),
    .input_10_1_address0(grp_max_pool_16_16_s_fu_3488_input_10_1_address0),
    .input_10_1_ce0(grp_max_pool_16_16_s_fu_3488_input_10_1_ce0),
    .input_10_1_q0(conv1_21_q0),
    .input_11_0_address0(grp_max_pool_16_16_s_fu_3488_input_11_0_address0),
    .input_11_0_ce0(grp_max_pool_16_16_s_fu_3488_input_11_0_ce0),
    .input_11_0_q0(conv1_22_q0),
    .input_11_1_address0(grp_max_pool_16_16_s_fu_3488_input_11_1_address0),
    .input_11_1_ce0(grp_max_pool_16_16_s_fu_3488_input_11_1_ce0),
    .input_11_1_q0(conv1_23_q0),
    .input_12_0_address0(grp_max_pool_16_16_s_fu_3488_input_12_0_address0),
    .input_12_0_ce0(grp_max_pool_16_16_s_fu_3488_input_12_0_ce0),
    .input_12_0_q0(conv1_24_q0),
    .input_12_1_address0(grp_max_pool_16_16_s_fu_3488_input_12_1_address0),
    .input_12_1_ce0(grp_max_pool_16_16_s_fu_3488_input_12_1_ce0),
    .input_12_1_q0(conv1_25_q0),
    .input_13_0_address0(grp_max_pool_16_16_s_fu_3488_input_13_0_address0),
    .input_13_0_ce0(grp_max_pool_16_16_s_fu_3488_input_13_0_ce0),
    .input_13_0_q0(conv1_26_q0),
    .input_13_1_address0(grp_max_pool_16_16_s_fu_3488_input_13_1_address0),
    .input_13_1_ce0(grp_max_pool_16_16_s_fu_3488_input_13_1_ce0),
    .input_13_1_q0(conv1_27_q0),
    .input_14_0_address0(grp_max_pool_16_16_s_fu_3488_input_14_0_address0),
    .input_14_0_ce0(grp_max_pool_16_16_s_fu_3488_input_14_0_ce0),
    .input_14_0_q0(conv1_28_q0),
    .input_14_1_address0(grp_max_pool_16_16_s_fu_3488_input_14_1_address0),
    .input_14_1_ce0(grp_max_pool_16_16_s_fu_3488_input_14_1_ce0),
    .input_14_1_q0(conv1_29_q0),
    .input_15_0_address0(grp_max_pool_16_16_s_fu_3488_input_15_0_address0),
    .input_15_0_ce0(grp_max_pool_16_16_s_fu_3488_input_15_0_ce0),
    .input_15_0_q0(conv1_30_q0),
    .input_15_1_address0(grp_max_pool_16_16_s_fu_3488_input_15_1_address0),
    .input_15_1_ce0(grp_max_pool_16_16_s_fu_3488_input_15_1_ce0),
    .input_15_1_q0(conv1_31_q0),
    .output_0_address0(grp_max_pool_16_16_s_fu_3488_output_0_address0),
    .output_0_ce0(grp_max_pool_16_16_s_fu_3488_output_0_ce0),
    .output_0_we0(grp_max_pool_16_16_s_fu_3488_output_0_we0),
    .output_0_d0(grp_max_pool_16_16_s_fu_3488_output_0_d0),
    .output_1_address0(grp_max_pool_16_16_s_fu_3488_output_1_address0),
    .output_1_ce0(grp_max_pool_16_16_s_fu_3488_output_1_ce0),
    .output_1_we0(grp_max_pool_16_16_s_fu_3488_output_1_we0),
    .output_1_d0(grp_max_pool_16_16_s_fu_3488_output_1_d0),
    .output_2_address0(grp_max_pool_16_16_s_fu_3488_output_2_address0),
    .output_2_ce0(grp_max_pool_16_16_s_fu_3488_output_2_ce0),
    .output_2_we0(grp_max_pool_16_16_s_fu_3488_output_2_we0),
    .output_2_d0(grp_max_pool_16_16_s_fu_3488_output_2_d0),
    .output_3_address0(grp_max_pool_16_16_s_fu_3488_output_3_address0),
    .output_3_ce0(grp_max_pool_16_16_s_fu_3488_output_3_ce0),
    .output_3_we0(grp_max_pool_16_16_s_fu_3488_output_3_we0),
    .output_3_d0(grp_max_pool_16_16_s_fu_3488_output_3_d0),
    .output_4_address0(grp_max_pool_16_16_s_fu_3488_output_4_address0),
    .output_4_ce0(grp_max_pool_16_16_s_fu_3488_output_4_ce0),
    .output_4_we0(grp_max_pool_16_16_s_fu_3488_output_4_we0),
    .output_4_d0(grp_max_pool_16_16_s_fu_3488_output_4_d0),
    .output_5_address0(grp_max_pool_16_16_s_fu_3488_output_5_address0),
    .output_5_ce0(grp_max_pool_16_16_s_fu_3488_output_5_ce0),
    .output_5_we0(grp_max_pool_16_16_s_fu_3488_output_5_we0),
    .output_5_d0(grp_max_pool_16_16_s_fu_3488_output_5_d0),
    .output_6_address0(grp_max_pool_16_16_s_fu_3488_output_6_address0),
    .output_6_ce0(grp_max_pool_16_16_s_fu_3488_output_6_ce0),
    .output_6_we0(grp_max_pool_16_16_s_fu_3488_output_6_we0),
    .output_6_d0(grp_max_pool_16_16_s_fu_3488_output_6_d0),
    .output_7_address0(grp_max_pool_16_16_s_fu_3488_output_7_address0),
    .output_7_ce0(grp_max_pool_16_16_s_fu_3488_output_7_ce0),
    .output_7_we0(grp_max_pool_16_16_s_fu_3488_output_7_we0),
    .output_7_d0(grp_max_pool_16_16_s_fu_3488_output_7_d0)
);

dut_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_ap_start),
    .ap_done(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_ap_done),
    .ap_idle(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_ap_idle),
    .ap_ready(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_ap_ready),
    .conv1_pooled_padded_15_address0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_15_address0),
    .conv1_pooled_padded_15_ce0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_15_ce0),
    .conv1_pooled_padded_15_we0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_15_we0),
    .conv1_pooled_padded_15_d0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_15_d0),
    .conv1_pooled_padded_15_q0(conv1_pooled_padded_15_q0),
    .conv1_pooled_padded_15_address1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_15_address1),
    .conv1_pooled_padded_15_ce1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_15_ce1),
    .conv1_pooled_padded_15_we1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_15_we1),
    .conv1_pooled_padded_15_d1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_15_d1),
    .conv1_pooled_padded_15_q1(conv1_pooled_padded_15_q1),
    .conv1_pooled_padded_14_address0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_14_address0),
    .conv1_pooled_padded_14_ce0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_14_ce0),
    .conv1_pooled_padded_14_we0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_14_we0),
    .conv1_pooled_padded_14_d0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_14_d0),
    .conv1_pooled_padded_14_q0(conv1_pooled_padded_14_q0),
    .conv1_pooled_padded_14_address1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_14_address1),
    .conv1_pooled_padded_14_ce1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_14_ce1),
    .conv1_pooled_padded_14_we1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_14_we1),
    .conv1_pooled_padded_14_d1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_14_d1),
    .conv1_pooled_padded_14_q1(conv1_pooled_padded_14_q1),
    .conv1_pooled_padded_13_address0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_13_address0),
    .conv1_pooled_padded_13_ce0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_13_ce0),
    .conv1_pooled_padded_13_we0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_13_we0),
    .conv1_pooled_padded_13_d0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_13_d0),
    .conv1_pooled_padded_13_q0(conv1_pooled_padded_13_q0),
    .conv1_pooled_padded_13_address1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_13_address1),
    .conv1_pooled_padded_13_ce1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_13_ce1),
    .conv1_pooled_padded_13_we1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_13_we1),
    .conv1_pooled_padded_13_d1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_13_d1),
    .conv1_pooled_padded_13_q1(conv1_pooled_padded_13_q1),
    .conv1_pooled_padded_12_address0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_12_address0),
    .conv1_pooled_padded_12_ce0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_12_ce0),
    .conv1_pooled_padded_12_we0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_12_we0),
    .conv1_pooled_padded_12_d0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_12_d0),
    .conv1_pooled_padded_12_q0(conv1_pooled_padded_12_q0),
    .conv1_pooled_padded_12_address1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_12_address1),
    .conv1_pooled_padded_12_ce1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_12_ce1),
    .conv1_pooled_padded_12_we1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_12_we1),
    .conv1_pooled_padded_12_d1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_12_d1),
    .conv1_pooled_padded_12_q1(conv1_pooled_padded_12_q1),
    .conv1_pooled_padded_11_address0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_11_address0),
    .conv1_pooled_padded_11_ce0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_11_ce0),
    .conv1_pooled_padded_11_we0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_11_we0),
    .conv1_pooled_padded_11_d0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_11_d0),
    .conv1_pooled_padded_11_q0(conv1_pooled_padded_11_q0),
    .conv1_pooled_padded_11_address1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_11_address1),
    .conv1_pooled_padded_11_ce1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_11_ce1),
    .conv1_pooled_padded_11_we1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_11_we1),
    .conv1_pooled_padded_11_d1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_11_d1),
    .conv1_pooled_padded_11_q1(conv1_pooled_padded_11_q1),
    .conv1_pooled_padded_10_address0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_10_address0),
    .conv1_pooled_padded_10_ce0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_10_ce0),
    .conv1_pooled_padded_10_we0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_10_we0),
    .conv1_pooled_padded_10_d0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_10_d0),
    .conv1_pooled_padded_10_q0(conv1_pooled_padded_10_q0),
    .conv1_pooled_padded_10_address1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_10_address1),
    .conv1_pooled_padded_10_ce1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_10_ce1),
    .conv1_pooled_padded_10_we1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_10_we1),
    .conv1_pooled_padded_10_d1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_10_d1),
    .conv1_pooled_padded_10_q1(conv1_pooled_padded_10_q1),
    .conv1_pooled_padded_9_address0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_9_address0),
    .conv1_pooled_padded_9_ce0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_9_ce0),
    .conv1_pooled_padded_9_we0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_9_we0),
    .conv1_pooled_padded_9_d0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_9_d0),
    .conv1_pooled_padded_9_q0(conv1_pooled_padded_9_q0),
    .conv1_pooled_padded_9_address1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_9_address1),
    .conv1_pooled_padded_9_ce1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_9_ce1),
    .conv1_pooled_padded_9_we1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_9_we1),
    .conv1_pooled_padded_9_d1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_9_d1),
    .conv1_pooled_padded_9_q1(conv1_pooled_padded_9_q1),
    .conv1_pooled_padded_8_address0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_8_address0),
    .conv1_pooled_padded_8_ce0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_8_ce0),
    .conv1_pooled_padded_8_we0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_8_we0),
    .conv1_pooled_padded_8_d0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_8_d0),
    .conv1_pooled_padded_8_q0(conv1_pooled_padded_8_q0),
    .conv1_pooled_padded_8_address1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_8_address1),
    .conv1_pooled_padded_8_ce1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_8_ce1),
    .conv1_pooled_padded_8_we1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_8_we1),
    .conv1_pooled_padded_8_d1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_8_d1),
    .conv1_pooled_padded_8_q1(conv1_pooled_padded_8_q1),
    .conv1_pooled_padded_7_address0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_7_address0),
    .conv1_pooled_padded_7_ce0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_7_ce0),
    .conv1_pooled_padded_7_we0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_7_we0),
    .conv1_pooled_padded_7_d0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_7_d0),
    .conv1_pooled_padded_7_q0(conv1_pooled_padded_7_q0),
    .conv1_pooled_padded_7_address1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_7_address1),
    .conv1_pooled_padded_7_ce1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_7_ce1),
    .conv1_pooled_padded_7_we1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_7_we1),
    .conv1_pooled_padded_7_d1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_7_d1),
    .conv1_pooled_padded_7_q1(conv1_pooled_padded_7_q1),
    .conv1_pooled_padded_6_address0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_6_address0),
    .conv1_pooled_padded_6_ce0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_6_ce0),
    .conv1_pooled_padded_6_we0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_6_we0),
    .conv1_pooled_padded_6_d0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_6_d0),
    .conv1_pooled_padded_6_q0(conv1_pooled_padded_6_q0),
    .conv1_pooled_padded_6_address1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_6_address1),
    .conv1_pooled_padded_6_ce1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_6_ce1),
    .conv1_pooled_padded_6_we1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_6_we1),
    .conv1_pooled_padded_6_d1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_6_d1),
    .conv1_pooled_padded_6_q1(conv1_pooled_padded_6_q1),
    .conv1_pooled_padded_5_address0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_5_address0),
    .conv1_pooled_padded_5_ce0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_5_ce0),
    .conv1_pooled_padded_5_we0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_5_we0),
    .conv1_pooled_padded_5_d0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_5_d0),
    .conv1_pooled_padded_5_q0(conv1_pooled_padded_5_q0),
    .conv1_pooled_padded_5_address1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_5_address1),
    .conv1_pooled_padded_5_ce1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_5_ce1),
    .conv1_pooled_padded_5_we1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_5_we1),
    .conv1_pooled_padded_5_d1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_5_d1),
    .conv1_pooled_padded_5_q1(conv1_pooled_padded_5_q1),
    .conv1_pooled_padded_4_address0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_4_address0),
    .conv1_pooled_padded_4_ce0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_4_ce0),
    .conv1_pooled_padded_4_we0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_4_we0),
    .conv1_pooled_padded_4_d0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_4_d0),
    .conv1_pooled_padded_4_q0(conv1_pooled_padded_4_q0),
    .conv1_pooled_padded_4_address1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_4_address1),
    .conv1_pooled_padded_4_ce1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_4_ce1),
    .conv1_pooled_padded_4_we1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_4_we1),
    .conv1_pooled_padded_4_d1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_4_d1),
    .conv1_pooled_padded_4_q1(conv1_pooled_padded_4_q1),
    .conv1_pooled_padded_3_address0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_3_address0),
    .conv1_pooled_padded_3_ce0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_3_ce0),
    .conv1_pooled_padded_3_we0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_3_we0),
    .conv1_pooled_padded_3_d0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_3_d0),
    .conv1_pooled_padded_3_q0(conv1_pooled_padded_3_q0),
    .conv1_pooled_padded_3_address1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_3_address1),
    .conv1_pooled_padded_3_ce1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_3_ce1),
    .conv1_pooled_padded_3_we1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_3_we1),
    .conv1_pooled_padded_3_d1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_3_d1),
    .conv1_pooled_padded_3_q1(conv1_pooled_padded_3_q1),
    .conv1_pooled_padded_2_address0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_2_address0),
    .conv1_pooled_padded_2_ce0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_2_ce0),
    .conv1_pooled_padded_2_we0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_2_we0),
    .conv1_pooled_padded_2_d0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_2_d0),
    .conv1_pooled_padded_2_q0(conv1_pooled_padded_2_q0),
    .conv1_pooled_padded_2_address1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_2_address1),
    .conv1_pooled_padded_2_ce1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_2_ce1),
    .conv1_pooled_padded_2_we1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_2_we1),
    .conv1_pooled_padded_2_d1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_2_d1),
    .conv1_pooled_padded_2_q1(conv1_pooled_padded_2_q1),
    .conv1_pooled_padded_1_address0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_1_address0),
    .conv1_pooled_padded_1_ce0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_1_ce0),
    .conv1_pooled_padded_1_we0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_1_we0),
    .conv1_pooled_padded_1_d0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_1_d0),
    .conv1_pooled_padded_1_q0(conv1_pooled_padded_1_q0),
    .conv1_pooled_padded_1_address1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_1_address1),
    .conv1_pooled_padded_1_ce1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_1_ce1),
    .conv1_pooled_padded_1_we1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_1_we1),
    .conv1_pooled_padded_1_d1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_1_d1),
    .conv1_pooled_padded_1_q1(conv1_pooled_padded_1_q1),
    .conv1_pooled_padded_address0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_address0),
    .conv1_pooled_padded_ce0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_ce0),
    .conv1_pooled_padded_we0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_we0),
    .conv1_pooled_padded_d0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_d0),
    .conv1_pooled_padded_q0(conv1_pooled_padded_q0),
    .conv1_pooled_padded_address1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_address1),
    .conv1_pooled_padded_ce1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_ce1),
    .conv1_pooled_padded_we1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_we1),
    .conv1_pooled_padded_d1(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_d1),
    .conv1_pooled_padded_q1(conv1_pooled_padded_q1),
    .conv1_pooled_0_address0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_0_address0),
    .conv1_pooled_0_ce0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_0_ce0),
    .conv1_pooled_0_q0(conv1_pooled_0_q0),
    .conv1_pooled_1_address0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_1_address0),
    .conv1_pooled_1_ce0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_1_ce0),
    .conv1_pooled_1_q0(conv1_pooled_1_q0),
    .conv1_pooled_2_address0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_2_address0),
    .conv1_pooled_2_ce0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_2_ce0),
    .conv1_pooled_2_q0(conv1_pooled_2_q0),
    .conv1_pooled_3_address0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_3_address0),
    .conv1_pooled_3_ce0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_3_ce0),
    .conv1_pooled_3_q0(conv1_pooled_3_q0),
    .conv1_pooled_4_address0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_4_address0),
    .conv1_pooled_4_ce0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_4_ce0),
    .conv1_pooled_4_q0(conv1_pooled_4_q0),
    .conv1_pooled_5_address0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_5_address0),
    .conv1_pooled_5_ce0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_5_ce0),
    .conv1_pooled_5_q0(conv1_pooled_5_q0),
    .conv1_pooled_6_address0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_6_address0),
    .conv1_pooled_6_ce0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_6_ce0),
    .conv1_pooled_6_q0(conv1_pooled_6_q0),
    .conv1_pooled_7_address0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_7_address0),
    .conv1_pooled_7_ce0(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_7_ce0),
    .conv1_pooled_7_q0(conv1_pooled_7_q0)
);

dut_conv2_f grp_conv2_f_fu_3560(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv2_f_fu_3560_ap_start),
    .ap_done(grp_conv2_f_fu_3560_ap_done),
    .ap_idle(grp_conv2_f_fu_3560_ap_idle),
    .ap_ready(grp_conv2_f_fu_3560_ap_ready),
    .input_0_address0(grp_conv2_f_fu_3560_input_0_address0),
    .input_0_ce0(grp_conv2_f_fu_3560_input_0_ce0),
    .input_0_q0(conv1_pooled_padded_q0),
    .input_0_address1(grp_conv2_f_fu_3560_input_0_address1),
    .input_0_ce1(grp_conv2_f_fu_3560_input_0_ce1),
    .input_0_q1(conv1_pooled_padded_q1),
    .input_1_address0(grp_conv2_f_fu_3560_input_1_address0),
    .input_1_ce0(grp_conv2_f_fu_3560_input_1_ce0),
    .input_1_q0(conv1_pooled_padded_1_q0),
    .input_1_address1(grp_conv2_f_fu_3560_input_1_address1),
    .input_1_ce1(grp_conv2_f_fu_3560_input_1_ce1),
    .input_1_q1(conv1_pooled_padded_1_q1),
    .input_2_address0(grp_conv2_f_fu_3560_input_2_address0),
    .input_2_ce0(grp_conv2_f_fu_3560_input_2_ce0),
    .input_2_q0(conv1_pooled_padded_2_q0),
    .input_2_address1(grp_conv2_f_fu_3560_input_2_address1),
    .input_2_ce1(grp_conv2_f_fu_3560_input_2_ce1),
    .input_2_q1(conv1_pooled_padded_2_q1),
    .input_3_address0(grp_conv2_f_fu_3560_input_3_address0),
    .input_3_ce0(grp_conv2_f_fu_3560_input_3_ce0),
    .input_3_q0(conv1_pooled_padded_3_q0),
    .input_3_address1(grp_conv2_f_fu_3560_input_3_address1),
    .input_3_ce1(grp_conv2_f_fu_3560_input_3_ce1),
    .input_3_q1(conv1_pooled_padded_3_q1),
    .input_4_address0(grp_conv2_f_fu_3560_input_4_address0),
    .input_4_ce0(grp_conv2_f_fu_3560_input_4_ce0),
    .input_4_q0(conv1_pooled_padded_4_q0),
    .input_4_address1(grp_conv2_f_fu_3560_input_4_address1),
    .input_4_ce1(grp_conv2_f_fu_3560_input_4_ce1),
    .input_4_q1(conv1_pooled_padded_4_q1),
    .input_5_address0(grp_conv2_f_fu_3560_input_5_address0),
    .input_5_ce0(grp_conv2_f_fu_3560_input_5_ce0),
    .input_5_q0(conv1_pooled_padded_5_q0),
    .input_5_address1(grp_conv2_f_fu_3560_input_5_address1),
    .input_5_ce1(grp_conv2_f_fu_3560_input_5_ce1),
    .input_5_q1(conv1_pooled_padded_5_q1),
    .input_6_address0(grp_conv2_f_fu_3560_input_6_address0),
    .input_6_ce0(grp_conv2_f_fu_3560_input_6_ce0),
    .input_6_q0(conv1_pooled_padded_6_q0),
    .input_6_address1(grp_conv2_f_fu_3560_input_6_address1),
    .input_6_ce1(grp_conv2_f_fu_3560_input_6_ce1),
    .input_6_q1(conv1_pooled_padded_6_q1),
    .input_7_address0(grp_conv2_f_fu_3560_input_7_address0),
    .input_7_ce0(grp_conv2_f_fu_3560_input_7_ce0),
    .input_7_q0(conv1_pooled_padded_7_q0),
    .input_7_address1(grp_conv2_f_fu_3560_input_7_address1),
    .input_7_ce1(grp_conv2_f_fu_3560_input_7_ce1),
    .input_7_q1(conv1_pooled_padded_7_q1),
    .input_8_address0(grp_conv2_f_fu_3560_input_8_address0),
    .input_8_ce0(grp_conv2_f_fu_3560_input_8_ce0),
    .input_8_q0(conv1_pooled_padded_8_q0),
    .input_8_address1(grp_conv2_f_fu_3560_input_8_address1),
    .input_8_ce1(grp_conv2_f_fu_3560_input_8_ce1),
    .input_8_q1(conv1_pooled_padded_8_q1),
    .input_9_address0(grp_conv2_f_fu_3560_input_9_address0),
    .input_9_ce0(grp_conv2_f_fu_3560_input_9_ce0),
    .input_9_q0(conv1_pooled_padded_9_q0),
    .input_9_address1(grp_conv2_f_fu_3560_input_9_address1),
    .input_9_ce1(grp_conv2_f_fu_3560_input_9_ce1),
    .input_9_q1(conv1_pooled_padded_9_q1),
    .input_10_address0(grp_conv2_f_fu_3560_input_10_address0),
    .input_10_ce0(grp_conv2_f_fu_3560_input_10_ce0),
    .input_10_q0(conv1_pooled_padded_10_q0),
    .input_10_address1(grp_conv2_f_fu_3560_input_10_address1),
    .input_10_ce1(grp_conv2_f_fu_3560_input_10_ce1),
    .input_10_q1(conv1_pooled_padded_10_q1),
    .input_11_address0(grp_conv2_f_fu_3560_input_11_address0),
    .input_11_ce0(grp_conv2_f_fu_3560_input_11_ce0),
    .input_11_q0(conv1_pooled_padded_11_q0),
    .input_11_address1(grp_conv2_f_fu_3560_input_11_address1),
    .input_11_ce1(grp_conv2_f_fu_3560_input_11_ce1),
    .input_11_q1(conv1_pooled_padded_11_q1),
    .input_12_address0(grp_conv2_f_fu_3560_input_12_address0),
    .input_12_ce0(grp_conv2_f_fu_3560_input_12_ce0),
    .input_12_q0(conv1_pooled_padded_12_q0),
    .input_12_address1(grp_conv2_f_fu_3560_input_12_address1),
    .input_12_ce1(grp_conv2_f_fu_3560_input_12_ce1),
    .input_12_q1(conv1_pooled_padded_12_q1),
    .input_13_address0(grp_conv2_f_fu_3560_input_13_address0),
    .input_13_ce0(grp_conv2_f_fu_3560_input_13_ce0),
    .input_13_q0(conv1_pooled_padded_13_q0),
    .input_13_address1(grp_conv2_f_fu_3560_input_13_address1),
    .input_13_ce1(grp_conv2_f_fu_3560_input_13_ce1),
    .input_13_q1(conv1_pooled_padded_13_q1),
    .input_14_address0(grp_conv2_f_fu_3560_input_14_address0),
    .input_14_ce0(grp_conv2_f_fu_3560_input_14_ce0),
    .input_14_q0(conv1_pooled_padded_14_q0),
    .input_14_address1(grp_conv2_f_fu_3560_input_14_address1),
    .input_14_ce1(grp_conv2_f_fu_3560_input_14_ce1),
    .input_14_q1(conv1_pooled_padded_14_q1),
    .input_15_address0(grp_conv2_f_fu_3560_input_15_address0),
    .input_15_ce0(grp_conv2_f_fu_3560_input_15_ce0),
    .input_15_q0(conv1_pooled_padded_15_q0),
    .input_15_address1(grp_conv2_f_fu_3560_input_15_address1),
    .input_15_ce1(grp_conv2_f_fu_3560_input_15_ce1),
    .input_15_q1(conv1_pooled_padded_15_q1),
    .output_0_0_address0(grp_conv2_f_fu_3560_output_0_0_address0),
    .output_0_0_ce0(grp_conv2_f_fu_3560_output_0_0_ce0),
    .output_0_0_we0(grp_conv2_f_fu_3560_output_0_0_we0),
    .output_0_0_d0(grp_conv2_f_fu_3560_output_0_0_d0),
    .output_0_1_address0(grp_conv2_f_fu_3560_output_0_1_address0),
    .output_0_1_ce0(grp_conv2_f_fu_3560_output_0_1_ce0),
    .output_0_1_we0(grp_conv2_f_fu_3560_output_0_1_we0),
    .output_0_1_d0(grp_conv2_f_fu_3560_output_0_1_d0),
    .output_0_2_address0(grp_conv2_f_fu_3560_output_0_2_address0),
    .output_0_2_ce0(grp_conv2_f_fu_3560_output_0_2_ce0),
    .output_0_2_we0(grp_conv2_f_fu_3560_output_0_2_we0),
    .output_0_2_d0(grp_conv2_f_fu_3560_output_0_2_d0),
    .output_0_3_address0(grp_conv2_f_fu_3560_output_0_3_address0),
    .output_0_3_ce0(grp_conv2_f_fu_3560_output_0_3_ce0),
    .output_0_3_we0(grp_conv2_f_fu_3560_output_0_3_we0),
    .output_0_3_d0(grp_conv2_f_fu_3560_output_0_3_d0),
    .output_0_4_address0(grp_conv2_f_fu_3560_output_0_4_address0),
    .output_0_4_ce0(grp_conv2_f_fu_3560_output_0_4_ce0),
    .output_0_4_we0(grp_conv2_f_fu_3560_output_0_4_we0),
    .output_0_4_d0(grp_conv2_f_fu_3560_output_0_4_d0),
    .output_0_5_address0(grp_conv2_f_fu_3560_output_0_5_address0),
    .output_0_5_ce0(grp_conv2_f_fu_3560_output_0_5_ce0),
    .output_0_5_we0(grp_conv2_f_fu_3560_output_0_5_we0),
    .output_0_5_d0(grp_conv2_f_fu_3560_output_0_5_d0),
    .output_0_6_address0(grp_conv2_f_fu_3560_output_0_6_address0),
    .output_0_6_ce0(grp_conv2_f_fu_3560_output_0_6_ce0),
    .output_0_6_we0(grp_conv2_f_fu_3560_output_0_6_we0),
    .output_0_6_d0(grp_conv2_f_fu_3560_output_0_6_d0),
    .output_0_7_address0(grp_conv2_f_fu_3560_output_0_7_address0),
    .output_0_7_ce0(grp_conv2_f_fu_3560_output_0_7_ce0),
    .output_0_7_we0(grp_conv2_f_fu_3560_output_0_7_we0),
    .output_0_7_d0(grp_conv2_f_fu_3560_output_0_7_d0),
    .output_1_0_address0(grp_conv2_f_fu_3560_output_1_0_address0),
    .output_1_0_ce0(grp_conv2_f_fu_3560_output_1_0_ce0),
    .output_1_0_we0(grp_conv2_f_fu_3560_output_1_0_we0),
    .output_1_0_d0(grp_conv2_f_fu_3560_output_1_0_d0),
    .output_1_1_address0(grp_conv2_f_fu_3560_output_1_1_address0),
    .output_1_1_ce0(grp_conv2_f_fu_3560_output_1_1_ce0),
    .output_1_1_we0(grp_conv2_f_fu_3560_output_1_1_we0),
    .output_1_1_d0(grp_conv2_f_fu_3560_output_1_1_d0),
    .output_1_2_address0(grp_conv2_f_fu_3560_output_1_2_address0),
    .output_1_2_ce0(grp_conv2_f_fu_3560_output_1_2_ce0),
    .output_1_2_we0(grp_conv2_f_fu_3560_output_1_2_we0),
    .output_1_2_d0(grp_conv2_f_fu_3560_output_1_2_d0),
    .output_1_3_address0(grp_conv2_f_fu_3560_output_1_3_address0),
    .output_1_3_ce0(grp_conv2_f_fu_3560_output_1_3_ce0),
    .output_1_3_we0(grp_conv2_f_fu_3560_output_1_3_we0),
    .output_1_3_d0(grp_conv2_f_fu_3560_output_1_3_d0),
    .output_1_4_address0(grp_conv2_f_fu_3560_output_1_4_address0),
    .output_1_4_ce0(grp_conv2_f_fu_3560_output_1_4_ce0),
    .output_1_4_we0(grp_conv2_f_fu_3560_output_1_4_we0),
    .output_1_4_d0(grp_conv2_f_fu_3560_output_1_4_d0),
    .output_1_5_address0(grp_conv2_f_fu_3560_output_1_5_address0),
    .output_1_5_ce0(grp_conv2_f_fu_3560_output_1_5_ce0),
    .output_1_5_we0(grp_conv2_f_fu_3560_output_1_5_we0),
    .output_1_5_d0(grp_conv2_f_fu_3560_output_1_5_d0),
    .output_1_6_address0(grp_conv2_f_fu_3560_output_1_6_address0),
    .output_1_6_ce0(grp_conv2_f_fu_3560_output_1_6_ce0),
    .output_1_6_we0(grp_conv2_f_fu_3560_output_1_6_we0),
    .output_1_6_d0(grp_conv2_f_fu_3560_output_1_6_d0),
    .output_1_7_address0(grp_conv2_f_fu_3560_output_1_7_address0),
    .output_1_7_ce0(grp_conv2_f_fu_3560_output_1_7_ce0),
    .output_1_7_we0(grp_conv2_f_fu_3560_output_1_7_we0),
    .output_1_7_d0(grp_conv2_f_fu_3560_output_1_7_d0),
    .output_2_0_address0(grp_conv2_f_fu_3560_output_2_0_address0),
    .output_2_0_ce0(grp_conv2_f_fu_3560_output_2_0_ce0),
    .output_2_0_we0(grp_conv2_f_fu_3560_output_2_0_we0),
    .output_2_0_d0(grp_conv2_f_fu_3560_output_2_0_d0),
    .output_2_1_address0(grp_conv2_f_fu_3560_output_2_1_address0),
    .output_2_1_ce0(grp_conv2_f_fu_3560_output_2_1_ce0),
    .output_2_1_we0(grp_conv2_f_fu_3560_output_2_1_we0),
    .output_2_1_d0(grp_conv2_f_fu_3560_output_2_1_d0),
    .output_2_2_address0(grp_conv2_f_fu_3560_output_2_2_address0),
    .output_2_2_ce0(grp_conv2_f_fu_3560_output_2_2_ce0),
    .output_2_2_we0(grp_conv2_f_fu_3560_output_2_2_we0),
    .output_2_2_d0(grp_conv2_f_fu_3560_output_2_2_d0),
    .output_2_3_address0(grp_conv2_f_fu_3560_output_2_3_address0),
    .output_2_3_ce0(grp_conv2_f_fu_3560_output_2_3_ce0),
    .output_2_3_we0(grp_conv2_f_fu_3560_output_2_3_we0),
    .output_2_3_d0(grp_conv2_f_fu_3560_output_2_3_d0),
    .output_2_4_address0(grp_conv2_f_fu_3560_output_2_4_address0),
    .output_2_4_ce0(grp_conv2_f_fu_3560_output_2_4_ce0),
    .output_2_4_we0(grp_conv2_f_fu_3560_output_2_4_we0),
    .output_2_4_d0(grp_conv2_f_fu_3560_output_2_4_d0),
    .output_2_5_address0(grp_conv2_f_fu_3560_output_2_5_address0),
    .output_2_5_ce0(grp_conv2_f_fu_3560_output_2_5_ce0),
    .output_2_5_we0(grp_conv2_f_fu_3560_output_2_5_we0),
    .output_2_5_d0(grp_conv2_f_fu_3560_output_2_5_d0),
    .output_2_6_address0(grp_conv2_f_fu_3560_output_2_6_address0),
    .output_2_6_ce0(grp_conv2_f_fu_3560_output_2_6_ce0),
    .output_2_6_we0(grp_conv2_f_fu_3560_output_2_6_we0),
    .output_2_6_d0(grp_conv2_f_fu_3560_output_2_6_d0),
    .output_2_7_address0(grp_conv2_f_fu_3560_output_2_7_address0),
    .output_2_7_ce0(grp_conv2_f_fu_3560_output_2_7_ce0),
    .output_2_7_we0(grp_conv2_f_fu_3560_output_2_7_we0),
    .output_2_7_d0(grp_conv2_f_fu_3560_output_2_7_d0),
    .output_3_0_address0(grp_conv2_f_fu_3560_output_3_0_address0),
    .output_3_0_ce0(grp_conv2_f_fu_3560_output_3_0_ce0),
    .output_3_0_we0(grp_conv2_f_fu_3560_output_3_0_we0),
    .output_3_0_d0(grp_conv2_f_fu_3560_output_3_0_d0),
    .output_3_1_address0(grp_conv2_f_fu_3560_output_3_1_address0),
    .output_3_1_ce0(grp_conv2_f_fu_3560_output_3_1_ce0),
    .output_3_1_we0(grp_conv2_f_fu_3560_output_3_1_we0),
    .output_3_1_d0(grp_conv2_f_fu_3560_output_3_1_d0),
    .output_3_2_address0(grp_conv2_f_fu_3560_output_3_2_address0),
    .output_3_2_ce0(grp_conv2_f_fu_3560_output_3_2_ce0),
    .output_3_2_we0(grp_conv2_f_fu_3560_output_3_2_we0),
    .output_3_2_d0(grp_conv2_f_fu_3560_output_3_2_d0),
    .output_3_3_address0(grp_conv2_f_fu_3560_output_3_3_address0),
    .output_3_3_ce0(grp_conv2_f_fu_3560_output_3_3_ce0),
    .output_3_3_we0(grp_conv2_f_fu_3560_output_3_3_we0),
    .output_3_3_d0(grp_conv2_f_fu_3560_output_3_3_d0),
    .output_3_4_address0(grp_conv2_f_fu_3560_output_3_4_address0),
    .output_3_4_ce0(grp_conv2_f_fu_3560_output_3_4_ce0),
    .output_3_4_we0(grp_conv2_f_fu_3560_output_3_4_we0),
    .output_3_4_d0(grp_conv2_f_fu_3560_output_3_4_d0),
    .output_3_5_address0(grp_conv2_f_fu_3560_output_3_5_address0),
    .output_3_5_ce0(grp_conv2_f_fu_3560_output_3_5_ce0),
    .output_3_5_we0(grp_conv2_f_fu_3560_output_3_5_we0),
    .output_3_5_d0(grp_conv2_f_fu_3560_output_3_5_d0),
    .output_3_6_address0(grp_conv2_f_fu_3560_output_3_6_address0),
    .output_3_6_ce0(grp_conv2_f_fu_3560_output_3_6_ce0),
    .output_3_6_we0(grp_conv2_f_fu_3560_output_3_6_we0),
    .output_3_6_d0(grp_conv2_f_fu_3560_output_3_6_d0),
    .output_3_7_address0(grp_conv2_f_fu_3560_output_3_7_address0),
    .output_3_7_ce0(grp_conv2_f_fu_3560_output_3_7_ce0),
    .output_3_7_we0(grp_conv2_f_fu_3560_output_3_7_we0),
    .output_3_7_d0(grp_conv2_f_fu_3560_output_3_7_d0),
    .output_4_0_address0(grp_conv2_f_fu_3560_output_4_0_address0),
    .output_4_0_ce0(grp_conv2_f_fu_3560_output_4_0_ce0),
    .output_4_0_we0(grp_conv2_f_fu_3560_output_4_0_we0),
    .output_4_0_d0(grp_conv2_f_fu_3560_output_4_0_d0),
    .output_4_1_address0(grp_conv2_f_fu_3560_output_4_1_address0),
    .output_4_1_ce0(grp_conv2_f_fu_3560_output_4_1_ce0),
    .output_4_1_we0(grp_conv2_f_fu_3560_output_4_1_we0),
    .output_4_1_d0(grp_conv2_f_fu_3560_output_4_1_d0),
    .output_4_2_address0(grp_conv2_f_fu_3560_output_4_2_address0),
    .output_4_2_ce0(grp_conv2_f_fu_3560_output_4_2_ce0),
    .output_4_2_we0(grp_conv2_f_fu_3560_output_4_2_we0),
    .output_4_2_d0(grp_conv2_f_fu_3560_output_4_2_d0),
    .output_4_3_address0(grp_conv2_f_fu_3560_output_4_3_address0),
    .output_4_3_ce0(grp_conv2_f_fu_3560_output_4_3_ce0),
    .output_4_3_we0(grp_conv2_f_fu_3560_output_4_3_we0),
    .output_4_3_d0(grp_conv2_f_fu_3560_output_4_3_d0),
    .output_4_4_address0(grp_conv2_f_fu_3560_output_4_4_address0),
    .output_4_4_ce0(grp_conv2_f_fu_3560_output_4_4_ce0),
    .output_4_4_we0(grp_conv2_f_fu_3560_output_4_4_we0),
    .output_4_4_d0(grp_conv2_f_fu_3560_output_4_4_d0),
    .output_4_5_address0(grp_conv2_f_fu_3560_output_4_5_address0),
    .output_4_5_ce0(grp_conv2_f_fu_3560_output_4_5_ce0),
    .output_4_5_we0(grp_conv2_f_fu_3560_output_4_5_we0),
    .output_4_5_d0(grp_conv2_f_fu_3560_output_4_5_d0),
    .output_4_6_address0(grp_conv2_f_fu_3560_output_4_6_address0),
    .output_4_6_ce0(grp_conv2_f_fu_3560_output_4_6_ce0),
    .output_4_6_we0(grp_conv2_f_fu_3560_output_4_6_we0),
    .output_4_6_d0(grp_conv2_f_fu_3560_output_4_6_d0),
    .output_4_7_address0(grp_conv2_f_fu_3560_output_4_7_address0),
    .output_4_7_ce0(grp_conv2_f_fu_3560_output_4_7_ce0),
    .output_4_7_we0(grp_conv2_f_fu_3560_output_4_7_we0),
    .output_4_7_d0(grp_conv2_f_fu_3560_output_4_7_d0),
    .output_5_0_address0(grp_conv2_f_fu_3560_output_5_0_address0),
    .output_5_0_ce0(grp_conv2_f_fu_3560_output_5_0_ce0),
    .output_5_0_we0(grp_conv2_f_fu_3560_output_5_0_we0),
    .output_5_0_d0(grp_conv2_f_fu_3560_output_5_0_d0),
    .output_5_1_address0(grp_conv2_f_fu_3560_output_5_1_address0),
    .output_5_1_ce0(grp_conv2_f_fu_3560_output_5_1_ce0),
    .output_5_1_we0(grp_conv2_f_fu_3560_output_5_1_we0),
    .output_5_1_d0(grp_conv2_f_fu_3560_output_5_1_d0),
    .output_5_2_address0(grp_conv2_f_fu_3560_output_5_2_address0),
    .output_5_2_ce0(grp_conv2_f_fu_3560_output_5_2_ce0),
    .output_5_2_we0(grp_conv2_f_fu_3560_output_5_2_we0),
    .output_5_2_d0(grp_conv2_f_fu_3560_output_5_2_d0),
    .output_5_3_address0(grp_conv2_f_fu_3560_output_5_3_address0),
    .output_5_3_ce0(grp_conv2_f_fu_3560_output_5_3_ce0),
    .output_5_3_we0(grp_conv2_f_fu_3560_output_5_3_we0),
    .output_5_3_d0(grp_conv2_f_fu_3560_output_5_3_d0),
    .output_5_4_address0(grp_conv2_f_fu_3560_output_5_4_address0),
    .output_5_4_ce0(grp_conv2_f_fu_3560_output_5_4_ce0),
    .output_5_4_we0(grp_conv2_f_fu_3560_output_5_4_we0),
    .output_5_4_d0(grp_conv2_f_fu_3560_output_5_4_d0),
    .output_5_5_address0(grp_conv2_f_fu_3560_output_5_5_address0),
    .output_5_5_ce0(grp_conv2_f_fu_3560_output_5_5_ce0),
    .output_5_5_we0(grp_conv2_f_fu_3560_output_5_5_we0),
    .output_5_5_d0(grp_conv2_f_fu_3560_output_5_5_d0),
    .output_5_6_address0(grp_conv2_f_fu_3560_output_5_6_address0),
    .output_5_6_ce0(grp_conv2_f_fu_3560_output_5_6_ce0),
    .output_5_6_we0(grp_conv2_f_fu_3560_output_5_6_we0),
    .output_5_6_d0(grp_conv2_f_fu_3560_output_5_6_d0),
    .output_5_7_address0(grp_conv2_f_fu_3560_output_5_7_address0),
    .output_5_7_ce0(grp_conv2_f_fu_3560_output_5_7_ce0),
    .output_5_7_we0(grp_conv2_f_fu_3560_output_5_7_we0),
    .output_5_7_d0(grp_conv2_f_fu_3560_output_5_7_d0),
    .output_6_0_address0(grp_conv2_f_fu_3560_output_6_0_address0),
    .output_6_0_ce0(grp_conv2_f_fu_3560_output_6_0_ce0),
    .output_6_0_we0(grp_conv2_f_fu_3560_output_6_0_we0),
    .output_6_0_d0(grp_conv2_f_fu_3560_output_6_0_d0),
    .output_6_1_address0(grp_conv2_f_fu_3560_output_6_1_address0),
    .output_6_1_ce0(grp_conv2_f_fu_3560_output_6_1_ce0),
    .output_6_1_we0(grp_conv2_f_fu_3560_output_6_1_we0),
    .output_6_1_d0(grp_conv2_f_fu_3560_output_6_1_d0),
    .output_6_2_address0(grp_conv2_f_fu_3560_output_6_2_address0),
    .output_6_2_ce0(grp_conv2_f_fu_3560_output_6_2_ce0),
    .output_6_2_we0(grp_conv2_f_fu_3560_output_6_2_we0),
    .output_6_2_d0(grp_conv2_f_fu_3560_output_6_2_d0),
    .output_6_3_address0(grp_conv2_f_fu_3560_output_6_3_address0),
    .output_6_3_ce0(grp_conv2_f_fu_3560_output_6_3_ce0),
    .output_6_3_we0(grp_conv2_f_fu_3560_output_6_3_we0),
    .output_6_3_d0(grp_conv2_f_fu_3560_output_6_3_d0),
    .output_6_4_address0(grp_conv2_f_fu_3560_output_6_4_address0),
    .output_6_4_ce0(grp_conv2_f_fu_3560_output_6_4_ce0),
    .output_6_4_we0(grp_conv2_f_fu_3560_output_6_4_we0),
    .output_6_4_d0(grp_conv2_f_fu_3560_output_6_4_d0),
    .output_6_5_address0(grp_conv2_f_fu_3560_output_6_5_address0),
    .output_6_5_ce0(grp_conv2_f_fu_3560_output_6_5_ce0),
    .output_6_5_we0(grp_conv2_f_fu_3560_output_6_5_we0),
    .output_6_5_d0(grp_conv2_f_fu_3560_output_6_5_d0),
    .output_6_6_address0(grp_conv2_f_fu_3560_output_6_6_address0),
    .output_6_6_ce0(grp_conv2_f_fu_3560_output_6_6_ce0),
    .output_6_6_we0(grp_conv2_f_fu_3560_output_6_6_we0),
    .output_6_6_d0(grp_conv2_f_fu_3560_output_6_6_d0),
    .output_6_7_address0(grp_conv2_f_fu_3560_output_6_7_address0),
    .output_6_7_ce0(grp_conv2_f_fu_3560_output_6_7_ce0),
    .output_6_7_we0(grp_conv2_f_fu_3560_output_6_7_we0),
    .output_6_7_d0(grp_conv2_f_fu_3560_output_6_7_d0),
    .output_7_0_address0(grp_conv2_f_fu_3560_output_7_0_address0),
    .output_7_0_ce0(grp_conv2_f_fu_3560_output_7_0_ce0),
    .output_7_0_we0(grp_conv2_f_fu_3560_output_7_0_we0),
    .output_7_0_d0(grp_conv2_f_fu_3560_output_7_0_d0),
    .output_7_1_address0(grp_conv2_f_fu_3560_output_7_1_address0),
    .output_7_1_ce0(grp_conv2_f_fu_3560_output_7_1_ce0),
    .output_7_1_we0(grp_conv2_f_fu_3560_output_7_1_we0),
    .output_7_1_d0(grp_conv2_f_fu_3560_output_7_1_d0),
    .output_7_2_address0(grp_conv2_f_fu_3560_output_7_2_address0),
    .output_7_2_ce0(grp_conv2_f_fu_3560_output_7_2_ce0),
    .output_7_2_we0(grp_conv2_f_fu_3560_output_7_2_we0),
    .output_7_2_d0(grp_conv2_f_fu_3560_output_7_2_d0),
    .output_7_3_address0(grp_conv2_f_fu_3560_output_7_3_address0),
    .output_7_3_ce0(grp_conv2_f_fu_3560_output_7_3_ce0),
    .output_7_3_we0(grp_conv2_f_fu_3560_output_7_3_we0),
    .output_7_3_d0(grp_conv2_f_fu_3560_output_7_3_d0),
    .output_7_4_address0(grp_conv2_f_fu_3560_output_7_4_address0),
    .output_7_4_ce0(grp_conv2_f_fu_3560_output_7_4_ce0),
    .output_7_4_we0(grp_conv2_f_fu_3560_output_7_4_we0),
    .output_7_4_d0(grp_conv2_f_fu_3560_output_7_4_d0),
    .output_7_5_address0(grp_conv2_f_fu_3560_output_7_5_address0),
    .output_7_5_ce0(grp_conv2_f_fu_3560_output_7_5_ce0),
    .output_7_5_we0(grp_conv2_f_fu_3560_output_7_5_we0),
    .output_7_5_d0(grp_conv2_f_fu_3560_output_7_5_d0),
    .output_7_6_address0(grp_conv2_f_fu_3560_output_7_6_address0),
    .output_7_6_ce0(grp_conv2_f_fu_3560_output_7_6_ce0),
    .output_7_6_we0(grp_conv2_f_fu_3560_output_7_6_we0),
    .output_7_6_d0(grp_conv2_f_fu_3560_output_7_6_d0),
    .output_7_7_address0(grp_conv2_f_fu_3560_output_7_7_address0),
    .output_7_7_ce0(grp_conv2_f_fu_3560_output_7_7_ce0),
    .output_7_7_we0(grp_conv2_f_fu_3560_output_7_7_we0),
    .output_7_7_d0(grp_conv2_f_fu_3560_output_7_7_d0)
);

dut_bnn_xcel_Pipeline_m_loop_x_loop grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_ap_start),
    .ap_done(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_ap_done),
    .ap_idle(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_ap_idle),
    .ap_ready(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_ap_ready),
    .conv2_0_0_address0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_0_address0),
    .conv2_0_0_ce0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_0_ce0),
    .conv2_0_0_q0(conv2_0_0_q0),
    .conv2_0_2_address0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_2_address0),
    .conv2_0_2_ce0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_2_ce0),
    .conv2_0_2_q0(conv2_0_2_q0),
    .conv2_0_4_address0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_4_address0),
    .conv2_0_4_ce0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_4_ce0),
    .conv2_0_4_q0(conv2_0_4_q0),
    .conv2_0_6_address0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_6_address0),
    .conv2_0_6_ce0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_6_ce0),
    .conv2_0_6_q0(conv2_0_6_q0),
    .conv2_1_0_address0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_0_address0),
    .conv2_1_0_ce0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_0_ce0),
    .conv2_1_0_q0(conv2_1_0_q0),
    .conv2_1_2_address0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_2_address0),
    .conv2_1_2_ce0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_2_ce0),
    .conv2_1_2_q0(conv2_1_2_q0),
    .conv2_1_4_address0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_4_address0),
    .conv2_1_4_ce0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_4_ce0),
    .conv2_1_4_q0(conv2_1_4_q0),
    .conv2_1_6_address0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_6_address0),
    .conv2_1_6_ce0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_6_ce0),
    .conv2_1_6_q0(conv2_1_6_q0),
    .conv2_0_1_address0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_1_address0),
    .conv2_0_1_ce0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_1_ce0),
    .conv2_0_1_q0(conv2_0_1_q0),
    .conv2_0_3_address0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_3_address0),
    .conv2_0_3_ce0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_3_ce0),
    .conv2_0_3_q0(conv2_0_3_q0),
    .conv2_0_5_address0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_5_address0),
    .conv2_0_5_ce0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_5_ce0),
    .conv2_0_5_q0(conv2_0_5_q0),
    .conv2_0_7_address0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_7_address0),
    .conv2_0_7_ce0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_7_ce0),
    .conv2_0_7_q0(conv2_0_7_q0),
    .conv2_1_1_address0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_1_address0),
    .conv2_1_1_ce0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_1_ce0),
    .conv2_1_1_q0(conv2_1_1_q0),
    .conv2_1_3_address0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_3_address0),
    .conv2_1_3_ce0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_3_ce0),
    .conv2_1_3_q0(conv2_1_3_q0),
    .conv2_1_5_address0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_5_address0),
    .conv2_1_5_ce0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_5_ce0),
    .conv2_1_5_q0(conv2_1_5_q0),
    .conv2_1_7_address0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_7_address0),
    .conv2_1_7_ce0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_7_ce0),
    .conv2_1_7_q0(conv2_1_7_q0),
    .conv2_2_0_address0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_0_address0),
    .conv2_2_0_ce0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_0_ce0),
    .conv2_2_0_q0(conv2_2_0_q0),
    .conv2_2_2_address0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_2_address0),
    .conv2_2_2_ce0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_2_ce0),
    .conv2_2_2_q0(conv2_2_2_q0),
    .conv2_2_4_address0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_4_address0),
    .conv2_2_4_ce0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_4_ce0),
    .conv2_2_4_q0(conv2_2_4_q0),
    .conv2_2_6_address0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_6_address0),
    .conv2_2_6_ce0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_6_ce0),
    .conv2_2_6_q0(conv2_2_6_q0),
    .conv2_3_0_address0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_0_address0),
    .conv2_3_0_ce0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_0_ce0),
    .conv2_3_0_q0(conv2_3_0_q0),
    .conv2_3_2_address0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_2_address0),
    .conv2_3_2_ce0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_2_ce0),
    .conv2_3_2_q0(conv2_3_2_q0),
    .conv2_3_4_address0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_4_address0),
    .conv2_3_4_ce0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_4_ce0),
    .conv2_3_4_q0(conv2_3_4_q0),
    .conv2_3_6_address0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_6_address0),
    .conv2_3_6_ce0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_6_ce0),
    .conv2_3_6_q0(conv2_3_6_q0),
    .conv2_2_1_address0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_1_address0),
    .conv2_2_1_ce0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_1_ce0),
    .conv2_2_1_q0(conv2_2_1_q0),
    .conv2_2_3_address0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_3_address0),
    .conv2_2_3_ce0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_3_ce0),
    .conv2_2_3_q0(conv2_2_3_q0),
    .conv2_2_5_address0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_5_address0),
    .conv2_2_5_ce0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_5_ce0),
    .conv2_2_5_q0(conv2_2_5_q0),
    .conv2_2_7_address0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_7_address0),
    .conv2_2_7_ce0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_7_ce0),
    .conv2_2_7_q0(conv2_2_7_q0),
    .conv2_3_1_address0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_1_address0),
    .conv2_3_1_ce0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_1_ce0),
    .conv2_3_1_q0(conv2_3_1_q0),
    .conv2_3_3_address0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_3_address0),
    .conv2_3_3_ce0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_3_ce0),
    .conv2_3_3_q0(conv2_3_3_q0),
    .conv2_3_5_address0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_5_address0),
    .conv2_3_5_ce0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_5_ce0),
    .conv2_3_5_q0(conv2_3_5_q0),
    .conv2_3_7_address0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_7_address0),
    .conv2_3_7_ce0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_7_ce0),
    .conv2_3_7_q0(conv2_3_7_q0),
    .conv2_4_0_address0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_0_address0),
    .conv2_4_0_ce0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_0_ce0),
    .conv2_4_0_q0(conv2_4_0_q0),
    .conv2_4_2_address0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_2_address0),
    .conv2_4_2_ce0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_2_ce0),
    .conv2_4_2_q0(conv2_4_2_q0),
    .conv2_4_4_address0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_4_address0),
    .conv2_4_4_ce0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_4_ce0),
    .conv2_4_4_q0(conv2_4_4_q0),
    .conv2_4_6_address0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_6_address0),
    .conv2_4_6_ce0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_6_ce0),
    .conv2_4_6_q0(conv2_4_6_q0),
    .conv2_5_0_address0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_0_address0),
    .conv2_5_0_ce0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_0_ce0),
    .conv2_5_0_q0(conv2_5_0_q0),
    .conv2_5_2_address0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_2_address0),
    .conv2_5_2_ce0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_2_ce0),
    .conv2_5_2_q0(conv2_5_2_q0),
    .conv2_5_4_address0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_4_address0),
    .conv2_5_4_ce0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_4_ce0),
    .conv2_5_4_q0(conv2_5_4_q0),
    .conv2_5_6_address0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_6_address0),
    .conv2_5_6_ce0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_6_ce0),
    .conv2_5_6_q0(conv2_5_6_q0),
    .conv2_4_1_address0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_1_address0),
    .conv2_4_1_ce0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_1_ce0),
    .conv2_4_1_q0(conv2_4_1_q0),
    .conv2_4_3_address0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_3_address0),
    .conv2_4_3_ce0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_3_ce0),
    .conv2_4_3_q0(conv2_4_3_q0),
    .conv2_4_5_address0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_5_address0),
    .conv2_4_5_ce0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_5_ce0),
    .conv2_4_5_q0(conv2_4_5_q0),
    .conv2_4_7_address0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_7_address0),
    .conv2_4_7_ce0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_7_ce0),
    .conv2_4_7_q0(conv2_4_7_q0),
    .conv2_5_1_address0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_1_address0),
    .conv2_5_1_ce0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_1_ce0),
    .conv2_5_1_q0(conv2_5_1_q0),
    .conv2_5_3_address0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_3_address0),
    .conv2_5_3_ce0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_3_ce0),
    .conv2_5_3_q0(conv2_5_3_q0),
    .conv2_5_5_address0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_5_address0),
    .conv2_5_5_ce0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_5_ce0),
    .conv2_5_5_q0(conv2_5_5_q0),
    .conv2_5_7_address0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_7_address0),
    .conv2_5_7_ce0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_7_ce0),
    .conv2_5_7_q0(conv2_5_7_q0),
    .conv2_6_0_address0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_0_address0),
    .conv2_6_0_ce0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_0_ce0),
    .conv2_6_0_q0(conv2_6_0_q0),
    .conv2_6_2_address0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_2_address0),
    .conv2_6_2_ce0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_2_ce0),
    .conv2_6_2_q0(conv2_6_2_q0),
    .conv2_6_4_address0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_4_address0),
    .conv2_6_4_ce0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_4_ce0),
    .conv2_6_4_q0(conv2_6_4_q0),
    .conv2_6_6_address0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_6_address0),
    .conv2_6_6_ce0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_6_ce0),
    .conv2_6_6_q0(conv2_6_6_q0),
    .conv2_7_0_address0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_0_address0),
    .conv2_7_0_ce0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_0_ce0),
    .conv2_7_0_q0(conv2_7_0_q0),
    .conv2_7_2_address0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_2_address0),
    .conv2_7_2_ce0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_2_ce0),
    .conv2_7_2_q0(conv2_7_2_q0),
    .conv2_7_4_address0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_4_address0),
    .conv2_7_4_ce0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_4_ce0),
    .conv2_7_4_q0(conv2_7_4_q0),
    .conv2_7_6_address0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_6_address0),
    .conv2_7_6_ce0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_6_ce0),
    .conv2_7_6_q0(conv2_7_6_q0),
    .conv2_6_1_address0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_1_address0),
    .conv2_6_1_ce0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_1_ce0),
    .conv2_6_1_q0(conv2_6_1_q0),
    .conv2_6_3_address0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_3_address0),
    .conv2_6_3_ce0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_3_ce0),
    .conv2_6_3_q0(conv2_6_3_q0),
    .conv2_6_5_address0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_5_address0),
    .conv2_6_5_ce0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_5_ce0),
    .conv2_6_5_q0(conv2_6_5_q0),
    .conv2_6_7_address0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_7_address0),
    .conv2_6_7_ce0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_7_ce0),
    .conv2_6_7_q0(conv2_6_7_q0),
    .conv2_7_1_address0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_1_address0),
    .conv2_7_1_ce0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_1_ce0),
    .conv2_7_1_q0(conv2_7_1_q0),
    .conv2_7_3_address0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_3_address0),
    .conv2_7_3_ce0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_3_ce0),
    .conv2_7_3_q0(conv2_7_3_q0),
    .conv2_7_5_address0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_5_address0),
    .conv2_7_5_ce0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_5_ce0),
    .conv2_7_5_q0(conv2_7_5_q0),
    .conv2_7_7_address0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_7_address0),
    .conv2_7_7_ce0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_7_ce0),
    .conv2_7_7_q0(conv2_7_7_q0),
    .conv2_pooled_address0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_address0),
    .conv2_pooled_ce0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_ce0),
    .conv2_pooled_we0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_we0),
    .conv2_pooled_d0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_d0),
    .conv2_pooled_1_address0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_1_address0),
    .conv2_pooled_1_ce0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_1_ce0),
    .conv2_pooled_1_we0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_1_we0),
    .conv2_pooled_1_d0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_1_d0),
    .conv2_pooled_2_address0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_2_address0),
    .conv2_pooled_2_ce0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_2_ce0),
    .conv2_pooled_2_we0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_2_we0),
    .conv2_pooled_2_d0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_2_d0),
    .conv2_pooled_3_address0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_3_address0),
    .conv2_pooled_3_ce0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_3_ce0),
    .conv2_pooled_3_we0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_3_we0),
    .conv2_pooled_3_d0(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_3_d0)
);

dut_bnn_xcel_Pipeline_outer grp_bnn_xcel_Pipeline_outer_fu_4006(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_bnn_xcel_Pipeline_outer_fu_4006_ap_start),
    .ap_done(grp_bnn_xcel_Pipeline_outer_fu_4006_ap_done),
    .ap_idle(grp_bnn_xcel_Pipeline_outer_fu_4006_ap_idle),
    .ap_ready(grp_bnn_xcel_Pipeline_outer_fu_4006_ap_ready),
    .conv2_pooled_address0(grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_address0),
    .conv2_pooled_ce0(grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_ce0),
    .conv2_pooled_q0(conv2_pooled_q0),
    .conv2_pooled_address1(grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_address1),
    .conv2_pooled_ce1(grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_ce1),
    .conv2_pooled_q1(conv2_pooled_q1),
    .conv2_pooled_address2(grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_address2),
    .conv2_pooled_ce2(grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_ce2),
    .conv2_pooled_q2(conv2_pooled_q2),
    .conv2_pooled_address3(grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_address3),
    .conv2_pooled_ce3(grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_ce3),
    .conv2_pooled_q3(conv2_pooled_q3),
    .conv2_pooled_1_address0(grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_1_address0),
    .conv2_pooled_1_ce0(grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_1_ce0),
    .conv2_pooled_1_q0(conv2_pooled_1_q0),
    .conv2_pooled_1_address1(grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_1_address1),
    .conv2_pooled_1_ce1(grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_1_ce1),
    .conv2_pooled_1_q1(conv2_pooled_1_q1),
    .conv2_pooled_1_address2(grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_1_address2),
    .conv2_pooled_1_ce2(grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_1_ce2),
    .conv2_pooled_1_q2(conv2_pooled_1_q2),
    .conv2_pooled_1_address3(grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_1_address3),
    .conv2_pooled_1_ce3(grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_1_ce3),
    .conv2_pooled_1_q3(conv2_pooled_1_q3),
    .conv2_pooled_2_address0(grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_2_address0),
    .conv2_pooled_2_ce0(grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_2_ce0),
    .conv2_pooled_2_q0(conv2_pooled_2_q0),
    .conv2_pooled_2_address1(grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_2_address1),
    .conv2_pooled_2_ce1(grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_2_ce1),
    .conv2_pooled_2_q1(conv2_pooled_2_q1),
    .conv2_pooled_2_address2(grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_2_address2),
    .conv2_pooled_2_ce2(grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_2_ce2),
    .conv2_pooled_2_q2(conv2_pooled_2_q2),
    .conv2_pooled_2_address3(grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_2_address3),
    .conv2_pooled_2_ce3(grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_2_ce3),
    .conv2_pooled_2_q3(conv2_pooled_2_q3),
    .conv2_pooled_3_address0(grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_3_address0),
    .conv2_pooled_3_ce0(grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_3_ce0),
    .conv2_pooled_3_q0(conv2_pooled_3_q0),
    .conv2_pooled_3_address1(grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_3_address1),
    .conv2_pooled_3_ce1(grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_3_ce1),
    .conv2_pooled_3_q1(conv2_pooled_3_q1),
    .conv2_pooled_3_address2(grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_3_address2),
    .conv2_pooled_3_ce2(grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_3_ce2),
    .conv2_pooled_3_q2(conv2_pooled_3_q2),
    .conv2_pooled_3_address3(grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_3_address3),
    .conv2_pooled_3_ce3(grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_3_ce3),
    .conv2_pooled_3_q3(conv2_pooled_3_q3),
    .reshaped_out(grp_bnn_xcel_Pipeline_outer_fu_4006_reshaped_out),
    .reshaped_out_ap_vld(grp_bnn_xcel_Pipeline_outer_fu_4006_reshaped_out_ap_vld)
);

dut_dense_512_256_s grp_dense_512_256_s_fu_4015(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dense_512_256_s_fu_4015_ap_start),
    .ap_done(grp_dense_512_256_s_fu_4015_ap_done),
    .ap_idle(grp_dense_512_256_s_fu_4015_ap_idle),
    .ap_ready(grp_dense_512_256_s_fu_4015_ap_ready),
    .p_read(grp_bnn_xcel_Pipeline_outer_fu_4006_reshaped_out),
    .output_r_address0(grp_dense_512_256_s_fu_4015_output_r_address0),
    .output_r_ce0(grp_dense_512_256_s_fu_4015_output_r_ce0),
    .output_r_we0(grp_dense_512_256_s_fu_4015_output_r_we0),
    .output_r_d0(grp_dense_512_256_s_fu_4015_output_r_d0)
);

dut_sign grp_sign_fu_4023(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sign_fu_4023_ap_start),
    .ap_done(grp_sign_fu_4023_ap_done),
    .ap_idle(grp_sign_fu_4023_ap_idle),
    .ap_ready(grp_sign_fu_4023_ap_ready),
    .input_r_address0(grp_sign_fu_4023_input_r_address0),
    .input_r_ce0(grp_sign_fu_4023_input_r_ce0),
    .input_r_q0(dense1_V_q0),
    .ap_return(grp_sign_fu_4023_ap_return)
);

dut_dense_256_10_s grp_dense_256_10_s_fu_4028(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dense_256_10_s_fu_4028_ap_start),
    .ap_done(grp_dense_256_10_s_fu_4028_ap_done),
    .ap_idle(grp_dense_256_10_s_fu_4028_ap_idle),
    .ap_ready(grp_dense_256_10_s_fu_4028_ap_ready),
    .p_read(signed1_reg_4055),
    .output_r_address0(grp_dense_256_10_s_fu_4028_output_r_address0),
    .output_r_ce0(grp_dense_256_10_s_fu_4028_output_r_ce0),
    .output_r_we0(grp_dense_256_10_s_fu_4028_output_r_we0),
    .output_r_d0(grp_dense_256_10_s_fu_4028_output_r_d0)
);

dut_argmax grp_argmax_fu_4037(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_argmax_fu_4037_ap_start),
    .ap_done(grp_argmax_fu_4037_ap_done),
    .ap_idle(grp_argmax_fu_4037_ap_idle),
    .ap_ready(grp_argmax_fu_4037_ap_ready),
    .input_r_address0(grp_argmax_fu_4037_input_r_address0),
    .input_r_ce0(grp_argmax_fu_4037_input_r_ce0),
    .input_r_q0(dense2_V_q0),
    .ap_return(grp_argmax_fu_4037_ap_return)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_preg <= 4'd0;
    end else begin
        if (((grp_argmax_fu_4037_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state39))) begin
            ap_return_preg <= grp_argmax_fu_4037_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_argmax_fu_4037_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state38)) begin
            grp_argmax_fu_4037_ap_start_reg <= 1'b1;
        end else if ((grp_argmax_fu_4037_ap_ready == 1'b1)) begin
            grp_argmax_fu_4037_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state25)) begin
            grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_ap_start_reg <= 1'b1;
        end else if ((grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_ap_ready == 1'b1)) begin
            grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state19)) begin
            grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_ap_start_reg <= 1'b1;
        end else if ((grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_ap_ready == 1'b1)) begin
            grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state29)) begin
            grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_ap_start_reg <= 1'b1;
        end else if ((grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_ap_ready == 1'b1)) begin
            grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_bnn_xcel_Pipeline_outer_fu_4006_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state31)) begin
            grp_bnn_xcel_Pipeline_outer_fu_4006_ap_start_reg <= 1'b1;
        end else if ((grp_bnn_xcel_Pipeline_outer_fu_4006_ap_ready == 1'b1)) begin
            grp_bnn_xcel_Pipeline_outer_fu_4006_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv1_f_fu_3412_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state21)) begin
            grp_conv1_f_fu_3412_ap_start_reg <= 1'b1;
        end else if ((grp_conv1_f_fu_3412_ap_ready == 1'b1)) begin
            grp_conv1_f_fu_3412_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv2_f_fu_3560_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state27)) begin
            grp_conv2_f_fu_3560_ap_start_reg <= 1'b1;
        end else if ((grp_conv2_f_fu_3560_ap_ready == 1'b1)) begin
            grp_conv2_f_fu_3560_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dense_256_10_s_fu_4028_ap_start_reg <= 1'b0;
    end else begin
        if (((grp_sign_fu_4023_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state36))) begin
            grp_dense_256_10_s_fu_4028_ap_start_reg <= 1'b1;
        end else if ((grp_dense_256_10_s_fu_4028_ap_ready == 1'b1)) begin
            grp_dense_256_10_s_fu_4028_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dense_512_256_s_fu_4015_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state33)) begin
            grp_dense_512_256_s_fu_4015_ap_start_reg <= 1'b1;
        end else if ((grp_dense_512_256_s_fu_4015_ap_ready == 1'b1)) begin
            grp_dense_512_256_s_fu_4015_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_initialize_padded_memory_16_10_0_s_fu_3370_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state19)) begin
            grp_initialize_padded_memory_16_10_0_s_fu_3370_ap_start_reg <= 1'b1;
        end else if ((grp_initialize_padded_memory_16_10_0_s_fu_3370_ap_ready == 1'b1)) begin
            grp_initialize_padded_memory_16_10_0_s_fu_3370_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_max_pool_16_16_s_fu_3488_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state23)) begin
            grp_max_pool_16_16_s_fu_3488_ap_start_reg <= 1'b1;
        end else if ((grp_max_pool_16_16_s_fu_3488_ap_ready == 1'b1)) begin
            grp_max_pool_16_16_s_fu_3488_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sign_fu_4023_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state35)) begin
            grp_sign_fu_4023_ap_start_reg <= 1'b1;
        end else if ((grp_sign_fu_4023_ap_ready == 1'b1)) begin
            grp_sign_fu_4023_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        signed1_reg_4055 <= grp_sign_fu_4023_ap_return;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state20_on_subcall_done)) begin
        ap_ST_fsm_state20_blk = 1'b1;
    end else begin
        ap_ST_fsm_state20_blk = 1'b0;
    end
end

assign ap_ST_fsm_state21_blk = 1'b0;

always @ (*) begin
    if ((grp_conv1_f_fu_3412_ap_done == 1'b0)) begin
        ap_ST_fsm_state22_blk = 1'b1;
    end else begin
        ap_ST_fsm_state22_blk = 1'b0;
    end
end

assign ap_ST_fsm_state23_blk = 1'b0;

always @ (*) begin
    if ((grp_max_pool_16_16_s_fu_3488_ap_done == 1'b0)) begin
        ap_ST_fsm_state24_blk = 1'b1;
    end else begin
        ap_ST_fsm_state24_blk = 1'b0;
    end
end

assign ap_ST_fsm_state25_blk = 1'b0;

always @ (*) begin
    if ((grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_ap_done == 1'b0)) begin
        ap_ST_fsm_state26_blk = 1'b1;
    end else begin
        ap_ST_fsm_state26_blk = 1'b0;
    end
end

assign ap_ST_fsm_state27_blk = 1'b0;

always @ (*) begin
    if ((grp_conv2_f_fu_3560_ap_done == 1'b0)) begin
        ap_ST_fsm_state28_blk = 1'b1;
    end else begin
        ap_ST_fsm_state28_blk = 1'b0;
    end
end

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_ap_done == 1'b0)) begin
        ap_ST_fsm_state30_blk = 1'b1;
    end else begin
        ap_ST_fsm_state30_blk = 1'b0;
    end
end

assign ap_ST_fsm_state31_blk = 1'b0;

always @ (*) begin
    if ((grp_bnn_xcel_Pipeline_outer_fu_4006_ap_done == 1'b0)) begin
        ap_ST_fsm_state32_blk = 1'b1;
    end else begin
        ap_ST_fsm_state32_blk = 1'b0;
    end
end

assign ap_ST_fsm_state33_blk = 1'b0;

always @ (*) begin
    if ((grp_dense_512_256_s_fu_4015_ap_done == 1'b0)) begin
        ap_ST_fsm_state34_blk = 1'b1;
    end else begin
        ap_ST_fsm_state34_blk = 1'b0;
    end
end

assign ap_ST_fsm_state35_blk = 1'b0;

always @ (*) begin
    if ((grp_sign_fu_4023_ap_done == 1'b0)) begin
        ap_ST_fsm_state36_blk = 1'b1;
    end else begin
        ap_ST_fsm_state36_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_dense_256_10_s_fu_4028_ap_done == 1'b0)) begin
        ap_ST_fsm_state37_blk = 1'b1;
    end else begin
        ap_ST_fsm_state37_blk = 1'b0;
    end
end

assign ap_ST_fsm_state38_blk = 1'b0;

always @ (*) begin
    if ((grp_argmax_fu_4037_ap_done == 1'b0)) begin
        ap_ST_fsm_state39_blk = 1'b1;
    end else begin
        ap_ST_fsm_state39_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((grp_argmax_fu_4037_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state39)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_argmax_fu_4037_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state39))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((grp_argmax_fu_4037_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state39))) begin
        ap_return = grp_argmax_fu_4037_ap_return;
    end else begin
        ap_return = ap_return_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_10_address0 = grp_max_pool_16_16_s_fu_3488_input_5_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_10_address0 = grp_conv1_f_fu_3412_output_5_0_address0;
    end else begin
        conv1_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_10_ce0 = grp_max_pool_16_16_s_fu_3488_input_5_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_10_ce0 = grp_conv1_f_fu_3412_output_5_0_ce0;
    end else begin
        conv1_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_10_ce1 = grp_conv1_f_fu_3412_output_5_0_ce1;
    end else begin
        conv1_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_10_we0 = grp_conv1_f_fu_3412_output_5_0_we0;
    end else begin
        conv1_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_10_we1 = grp_conv1_f_fu_3412_output_5_0_we1;
    end else begin
        conv1_10_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_11_address0 = grp_max_pool_16_16_s_fu_3488_input_5_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_11_address0 = grp_conv1_f_fu_3412_output_5_1_address0;
    end else begin
        conv1_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_11_ce0 = grp_max_pool_16_16_s_fu_3488_input_5_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_11_ce0 = grp_conv1_f_fu_3412_output_5_1_ce0;
    end else begin
        conv1_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_11_ce1 = grp_conv1_f_fu_3412_output_5_1_ce1;
    end else begin
        conv1_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_11_we0 = grp_conv1_f_fu_3412_output_5_1_we0;
    end else begin
        conv1_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_11_we1 = grp_conv1_f_fu_3412_output_5_1_we1;
    end else begin
        conv1_11_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_12_address0 = grp_max_pool_16_16_s_fu_3488_input_6_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_12_address0 = grp_conv1_f_fu_3412_output_6_0_address0;
    end else begin
        conv1_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_12_ce0 = grp_max_pool_16_16_s_fu_3488_input_6_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_12_ce0 = grp_conv1_f_fu_3412_output_6_0_ce0;
    end else begin
        conv1_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_12_ce1 = grp_conv1_f_fu_3412_output_6_0_ce1;
    end else begin
        conv1_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_12_we0 = grp_conv1_f_fu_3412_output_6_0_we0;
    end else begin
        conv1_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_12_we1 = grp_conv1_f_fu_3412_output_6_0_we1;
    end else begin
        conv1_12_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_13_address0 = grp_max_pool_16_16_s_fu_3488_input_6_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_13_address0 = grp_conv1_f_fu_3412_output_6_1_address0;
    end else begin
        conv1_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_13_ce0 = grp_max_pool_16_16_s_fu_3488_input_6_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_13_ce0 = grp_conv1_f_fu_3412_output_6_1_ce0;
    end else begin
        conv1_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_13_ce1 = grp_conv1_f_fu_3412_output_6_1_ce1;
    end else begin
        conv1_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_13_we0 = grp_conv1_f_fu_3412_output_6_1_we0;
    end else begin
        conv1_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_13_we1 = grp_conv1_f_fu_3412_output_6_1_we1;
    end else begin
        conv1_13_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_14_address0 = grp_max_pool_16_16_s_fu_3488_input_7_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_14_address0 = grp_conv1_f_fu_3412_output_7_0_address0;
    end else begin
        conv1_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_14_ce0 = grp_max_pool_16_16_s_fu_3488_input_7_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_14_ce0 = grp_conv1_f_fu_3412_output_7_0_ce0;
    end else begin
        conv1_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_14_ce1 = grp_conv1_f_fu_3412_output_7_0_ce1;
    end else begin
        conv1_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_14_we0 = grp_conv1_f_fu_3412_output_7_0_we0;
    end else begin
        conv1_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_14_we1 = grp_conv1_f_fu_3412_output_7_0_we1;
    end else begin
        conv1_14_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_15_address0 = grp_max_pool_16_16_s_fu_3488_input_7_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_15_address0 = grp_conv1_f_fu_3412_output_7_1_address0;
    end else begin
        conv1_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_15_ce0 = grp_max_pool_16_16_s_fu_3488_input_7_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_15_ce0 = grp_conv1_f_fu_3412_output_7_1_ce0;
    end else begin
        conv1_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_15_ce1 = grp_conv1_f_fu_3412_output_7_1_ce1;
    end else begin
        conv1_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_15_we0 = grp_conv1_f_fu_3412_output_7_1_we0;
    end else begin
        conv1_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_15_we1 = grp_conv1_f_fu_3412_output_7_1_we1;
    end else begin
        conv1_15_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_16_address0 = grp_max_pool_16_16_s_fu_3488_input_8_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_16_address0 = grp_conv1_f_fu_3412_output_8_0_address0;
    end else begin
        conv1_16_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_16_ce0 = grp_max_pool_16_16_s_fu_3488_input_8_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_16_ce0 = grp_conv1_f_fu_3412_output_8_0_ce0;
    end else begin
        conv1_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_16_ce1 = grp_conv1_f_fu_3412_output_8_0_ce1;
    end else begin
        conv1_16_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_16_we0 = grp_conv1_f_fu_3412_output_8_0_we0;
    end else begin
        conv1_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_16_we1 = grp_conv1_f_fu_3412_output_8_0_we1;
    end else begin
        conv1_16_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_17_address0 = grp_max_pool_16_16_s_fu_3488_input_8_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_17_address0 = grp_conv1_f_fu_3412_output_8_1_address0;
    end else begin
        conv1_17_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_17_ce0 = grp_max_pool_16_16_s_fu_3488_input_8_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_17_ce0 = grp_conv1_f_fu_3412_output_8_1_ce0;
    end else begin
        conv1_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_17_ce1 = grp_conv1_f_fu_3412_output_8_1_ce1;
    end else begin
        conv1_17_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_17_we0 = grp_conv1_f_fu_3412_output_8_1_we0;
    end else begin
        conv1_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_17_we1 = grp_conv1_f_fu_3412_output_8_1_we1;
    end else begin
        conv1_17_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_18_address0 = grp_max_pool_16_16_s_fu_3488_input_9_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_18_address0 = grp_conv1_f_fu_3412_output_9_0_address0;
    end else begin
        conv1_18_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_18_ce0 = grp_max_pool_16_16_s_fu_3488_input_9_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_18_ce0 = grp_conv1_f_fu_3412_output_9_0_ce0;
    end else begin
        conv1_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_18_ce1 = grp_conv1_f_fu_3412_output_9_0_ce1;
    end else begin
        conv1_18_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_18_we0 = grp_conv1_f_fu_3412_output_9_0_we0;
    end else begin
        conv1_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_18_we1 = grp_conv1_f_fu_3412_output_9_0_we1;
    end else begin
        conv1_18_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_19_address0 = grp_max_pool_16_16_s_fu_3488_input_9_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_19_address0 = grp_conv1_f_fu_3412_output_9_1_address0;
    end else begin
        conv1_19_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_19_ce0 = grp_max_pool_16_16_s_fu_3488_input_9_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_19_ce0 = grp_conv1_f_fu_3412_output_9_1_ce0;
    end else begin
        conv1_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_19_ce1 = grp_conv1_f_fu_3412_output_9_1_ce1;
    end else begin
        conv1_19_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_19_we0 = grp_conv1_f_fu_3412_output_9_1_we0;
    end else begin
        conv1_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_19_we1 = grp_conv1_f_fu_3412_output_9_1_we1;
    end else begin
        conv1_19_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_1_address0 = grp_max_pool_16_16_s_fu_3488_input_0_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_1_address0 = grp_conv1_f_fu_3412_output_0_1_address0;
    end else begin
        conv1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_1_ce0 = grp_max_pool_16_16_s_fu_3488_input_0_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_1_ce0 = grp_conv1_f_fu_3412_output_0_1_ce0;
    end else begin
        conv1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_1_ce1 = grp_conv1_f_fu_3412_output_0_1_ce1;
    end else begin
        conv1_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_1_we0 = grp_conv1_f_fu_3412_output_0_1_we0;
    end else begin
        conv1_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_1_we1 = grp_conv1_f_fu_3412_output_0_1_we1;
    end else begin
        conv1_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_20_address0 = grp_max_pool_16_16_s_fu_3488_input_10_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_20_address0 = grp_conv1_f_fu_3412_output_10_0_address0;
    end else begin
        conv1_20_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_20_ce0 = grp_max_pool_16_16_s_fu_3488_input_10_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_20_ce0 = grp_conv1_f_fu_3412_output_10_0_ce0;
    end else begin
        conv1_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_20_ce1 = grp_conv1_f_fu_3412_output_10_0_ce1;
    end else begin
        conv1_20_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_20_we0 = grp_conv1_f_fu_3412_output_10_0_we0;
    end else begin
        conv1_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_20_we1 = grp_conv1_f_fu_3412_output_10_0_we1;
    end else begin
        conv1_20_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_21_address0 = grp_max_pool_16_16_s_fu_3488_input_10_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_21_address0 = grp_conv1_f_fu_3412_output_10_1_address0;
    end else begin
        conv1_21_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_21_ce0 = grp_max_pool_16_16_s_fu_3488_input_10_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_21_ce0 = grp_conv1_f_fu_3412_output_10_1_ce0;
    end else begin
        conv1_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_21_ce1 = grp_conv1_f_fu_3412_output_10_1_ce1;
    end else begin
        conv1_21_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_21_we0 = grp_conv1_f_fu_3412_output_10_1_we0;
    end else begin
        conv1_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_21_we1 = grp_conv1_f_fu_3412_output_10_1_we1;
    end else begin
        conv1_21_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_22_address0 = grp_max_pool_16_16_s_fu_3488_input_11_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_22_address0 = grp_conv1_f_fu_3412_output_11_0_address0;
    end else begin
        conv1_22_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_22_ce0 = grp_max_pool_16_16_s_fu_3488_input_11_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_22_ce0 = grp_conv1_f_fu_3412_output_11_0_ce0;
    end else begin
        conv1_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_22_ce1 = grp_conv1_f_fu_3412_output_11_0_ce1;
    end else begin
        conv1_22_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_22_we0 = grp_conv1_f_fu_3412_output_11_0_we0;
    end else begin
        conv1_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_22_we1 = grp_conv1_f_fu_3412_output_11_0_we1;
    end else begin
        conv1_22_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_23_address0 = grp_max_pool_16_16_s_fu_3488_input_11_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_23_address0 = grp_conv1_f_fu_3412_output_11_1_address0;
    end else begin
        conv1_23_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_23_ce0 = grp_max_pool_16_16_s_fu_3488_input_11_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_23_ce0 = grp_conv1_f_fu_3412_output_11_1_ce0;
    end else begin
        conv1_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_23_ce1 = grp_conv1_f_fu_3412_output_11_1_ce1;
    end else begin
        conv1_23_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_23_we0 = grp_conv1_f_fu_3412_output_11_1_we0;
    end else begin
        conv1_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_23_we1 = grp_conv1_f_fu_3412_output_11_1_we1;
    end else begin
        conv1_23_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_24_address0 = grp_max_pool_16_16_s_fu_3488_input_12_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_24_address0 = grp_conv1_f_fu_3412_output_12_0_address0;
    end else begin
        conv1_24_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_24_ce0 = grp_max_pool_16_16_s_fu_3488_input_12_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_24_ce0 = grp_conv1_f_fu_3412_output_12_0_ce0;
    end else begin
        conv1_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_24_ce1 = grp_conv1_f_fu_3412_output_12_0_ce1;
    end else begin
        conv1_24_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_24_we0 = grp_conv1_f_fu_3412_output_12_0_we0;
    end else begin
        conv1_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_24_we1 = grp_conv1_f_fu_3412_output_12_0_we1;
    end else begin
        conv1_24_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_25_address0 = grp_max_pool_16_16_s_fu_3488_input_12_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_25_address0 = grp_conv1_f_fu_3412_output_12_1_address0;
    end else begin
        conv1_25_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_25_ce0 = grp_max_pool_16_16_s_fu_3488_input_12_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_25_ce0 = grp_conv1_f_fu_3412_output_12_1_ce0;
    end else begin
        conv1_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_25_ce1 = grp_conv1_f_fu_3412_output_12_1_ce1;
    end else begin
        conv1_25_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_25_we0 = grp_conv1_f_fu_3412_output_12_1_we0;
    end else begin
        conv1_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_25_we1 = grp_conv1_f_fu_3412_output_12_1_we1;
    end else begin
        conv1_25_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_26_address0 = grp_max_pool_16_16_s_fu_3488_input_13_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_26_address0 = grp_conv1_f_fu_3412_output_13_0_address0;
    end else begin
        conv1_26_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_26_ce0 = grp_max_pool_16_16_s_fu_3488_input_13_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_26_ce0 = grp_conv1_f_fu_3412_output_13_0_ce0;
    end else begin
        conv1_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_26_ce1 = grp_conv1_f_fu_3412_output_13_0_ce1;
    end else begin
        conv1_26_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_26_we0 = grp_conv1_f_fu_3412_output_13_0_we0;
    end else begin
        conv1_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_26_we1 = grp_conv1_f_fu_3412_output_13_0_we1;
    end else begin
        conv1_26_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_27_address0 = grp_max_pool_16_16_s_fu_3488_input_13_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_27_address0 = grp_conv1_f_fu_3412_output_13_1_address0;
    end else begin
        conv1_27_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_27_ce0 = grp_max_pool_16_16_s_fu_3488_input_13_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_27_ce0 = grp_conv1_f_fu_3412_output_13_1_ce0;
    end else begin
        conv1_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_27_ce1 = grp_conv1_f_fu_3412_output_13_1_ce1;
    end else begin
        conv1_27_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_27_we0 = grp_conv1_f_fu_3412_output_13_1_we0;
    end else begin
        conv1_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_27_we1 = grp_conv1_f_fu_3412_output_13_1_we1;
    end else begin
        conv1_27_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_28_address0 = grp_max_pool_16_16_s_fu_3488_input_14_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_28_address0 = grp_conv1_f_fu_3412_output_14_0_address0;
    end else begin
        conv1_28_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_28_ce0 = grp_max_pool_16_16_s_fu_3488_input_14_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_28_ce0 = grp_conv1_f_fu_3412_output_14_0_ce0;
    end else begin
        conv1_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_28_ce1 = grp_conv1_f_fu_3412_output_14_0_ce1;
    end else begin
        conv1_28_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_28_we0 = grp_conv1_f_fu_3412_output_14_0_we0;
    end else begin
        conv1_28_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_28_we1 = grp_conv1_f_fu_3412_output_14_0_we1;
    end else begin
        conv1_28_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_29_address0 = grp_max_pool_16_16_s_fu_3488_input_14_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_29_address0 = grp_conv1_f_fu_3412_output_14_1_address0;
    end else begin
        conv1_29_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_29_ce0 = grp_max_pool_16_16_s_fu_3488_input_14_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_29_ce0 = grp_conv1_f_fu_3412_output_14_1_ce0;
    end else begin
        conv1_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_29_ce1 = grp_conv1_f_fu_3412_output_14_1_ce1;
    end else begin
        conv1_29_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_29_we0 = grp_conv1_f_fu_3412_output_14_1_we0;
    end else begin
        conv1_29_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_29_we1 = grp_conv1_f_fu_3412_output_14_1_we1;
    end else begin
        conv1_29_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_2_address0 = grp_max_pool_16_16_s_fu_3488_input_1_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_2_address0 = grp_conv1_f_fu_3412_output_1_0_address0;
    end else begin
        conv1_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_2_ce0 = grp_max_pool_16_16_s_fu_3488_input_1_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_2_ce0 = grp_conv1_f_fu_3412_output_1_0_ce0;
    end else begin
        conv1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_2_ce1 = grp_conv1_f_fu_3412_output_1_0_ce1;
    end else begin
        conv1_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_2_we0 = grp_conv1_f_fu_3412_output_1_0_we0;
    end else begin
        conv1_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_2_we1 = grp_conv1_f_fu_3412_output_1_0_we1;
    end else begin
        conv1_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_30_address0 = grp_max_pool_16_16_s_fu_3488_input_15_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_30_address0 = grp_conv1_f_fu_3412_output_15_0_address0;
    end else begin
        conv1_30_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_30_ce0 = grp_max_pool_16_16_s_fu_3488_input_15_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_30_ce0 = grp_conv1_f_fu_3412_output_15_0_ce0;
    end else begin
        conv1_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_30_ce1 = grp_conv1_f_fu_3412_output_15_0_ce1;
    end else begin
        conv1_30_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_30_we0 = grp_conv1_f_fu_3412_output_15_0_we0;
    end else begin
        conv1_30_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_30_we1 = grp_conv1_f_fu_3412_output_15_0_we1;
    end else begin
        conv1_30_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_31_address0 = grp_max_pool_16_16_s_fu_3488_input_15_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_31_address0 = grp_conv1_f_fu_3412_output_15_1_address0;
    end else begin
        conv1_31_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_31_ce0 = grp_max_pool_16_16_s_fu_3488_input_15_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_31_ce0 = grp_conv1_f_fu_3412_output_15_1_ce0;
    end else begin
        conv1_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_31_ce1 = grp_conv1_f_fu_3412_output_15_1_ce1;
    end else begin
        conv1_31_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_31_we0 = grp_conv1_f_fu_3412_output_15_1_we0;
    end else begin
        conv1_31_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_31_we1 = grp_conv1_f_fu_3412_output_15_1_we1;
    end else begin
        conv1_31_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_3_address0 = grp_max_pool_16_16_s_fu_3488_input_1_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_3_address0 = grp_conv1_f_fu_3412_output_1_1_address0;
    end else begin
        conv1_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_3_ce0 = grp_max_pool_16_16_s_fu_3488_input_1_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_3_ce0 = grp_conv1_f_fu_3412_output_1_1_ce0;
    end else begin
        conv1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_3_ce1 = grp_conv1_f_fu_3412_output_1_1_ce1;
    end else begin
        conv1_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_3_we0 = grp_conv1_f_fu_3412_output_1_1_we0;
    end else begin
        conv1_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_3_we1 = grp_conv1_f_fu_3412_output_1_1_we1;
    end else begin
        conv1_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_4_address0 = grp_max_pool_16_16_s_fu_3488_input_2_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_4_address0 = grp_conv1_f_fu_3412_output_2_0_address0;
    end else begin
        conv1_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_4_ce0 = grp_max_pool_16_16_s_fu_3488_input_2_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_4_ce0 = grp_conv1_f_fu_3412_output_2_0_ce0;
    end else begin
        conv1_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_4_ce1 = grp_conv1_f_fu_3412_output_2_0_ce1;
    end else begin
        conv1_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_4_we0 = grp_conv1_f_fu_3412_output_2_0_we0;
    end else begin
        conv1_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_4_we1 = grp_conv1_f_fu_3412_output_2_0_we1;
    end else begin
        conv1_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_5_address0 = grp_max_pool_16_16_s_fu_3488_input_2_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_5_address0 = grp_conv1_f_fu_3412_output_2_1_address0;
    end else begin
        conv1_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_5_ce0 = grp_max_pool_16_16_s_fu_3488_input_2_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_5_ce0 = grp_conv1_f_fu_3412_output_2_1_ce0;
    end else begin
        conv1_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_5_ce1 = grp_conv1_f_fu_3412_output_2_1_ce1;
    end else begin
        conv1_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_5_we0 = grp_conv1_f_fu_3412_output_2_1_we0;
    end else begin
        conv1_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_5_we1 = grp_conv1_f_fu_3412_output_2_1_we1;
    end else begin
        conv1_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_6_address0 = grp_max_pool_16_16_s_fu_3488_input_3_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_6_address0 = grp_conv1_f_fu_3412_output_3_0_address0;
    end else begin
        conv1_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_6_ce0 = grp_max_pool_16_16_s_fu_3488_input_3_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_6_ce0 = grp_conv1_f_fu_3412_output_3_0_ce0;
    end else begin
        conv1_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_6_ce1 = grp_conv1_f_fu_3412_output_3_0_ce1;
    end else begin
        conv1_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_6_we0 = grp_conv1_f_fu_3412_output_3_0_we0;
    end else begin
        conv1_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_6_we1 = grp_conv1_f_fu_3412_output_3_0_we1;
    end else begin
        conv1_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_7_address0 = grp_max_pool_16_16_s_fu_3488_input_3_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_7_address0 = grp_conv1_f_fu_3412_output_3_1_address0;
    end else begin
        conv1_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_7_ce0 = grp_max_pool_16_16_s_fu_3488_input_3_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_7_ce0 = grp_conv1_f_fu_3412_output_3_1_ce0;
    end else begin
        conv1_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_7_ce1 = grp_conv1_f_fu_3412_output_3_1_ce1;
    end else begin
        conv1_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_7_we0 = grp_conv1_f_fu_3412_output_3_1_we0;
    end else begin
        conv1_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_7_we1 = grp_conv1_f_fu_3412_output_3_1_we1;
    end else begin
        conv1_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_8_address0 = grp_max_pool_16_16_s_fu_3488_input_4_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_8_address0 = grp_conv1_f_fu_3412_output_4_0_address0;
    end else begin
        conv1_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_8_ce0 = grp_max_pool_16_16_s_fu_3488_input_4_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_8_ce0 = grp_conv1_f_fu_3412_output_4_0_ce0;
    end else begin
        conv1_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_8_ce1 = grp_conv1_f_fu_3412_output_4_0_ce1;
    end else begin
        conv1_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_8_we0 = grp_conv1_f_fu_3412_output_4_0_we0;
    end else begin
        conv1_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_8_we1 = grp_conv1_f_fu_3412_output_4_0_we1;
    end else begin
        conv1_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_9_address0 = grp_max_pool_16_16_s_fu_3488_input_4_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_9_address0 = grp_conv1_f_fu_3412_output_4_1_address0;
    end else begin
        conv1_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_9_ce0 = grp_max_pool_16_16_s_fu_3488_input_4_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_9_ce0 = grp_conv1_f_fu_3412_output_4_1_ce0;
    end else begin
        conv1_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_9_ce1 = grp_conv1_f_fu_3412_output_4_1_ce1;
    end else begin
        conv1_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_9_we0 = grp_conv1_f_fu_3412_output_4_1_we0;
    end else begin
        conv1_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_9_we1 = grp_conv1_f_fu_3412_output_4_1_we1;
    end else begin
        conv1_9_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_address0 = grp_max_pool_16_16_s_fu_3488_input_0_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_address0 = grp_conv1_f_fu_3412_output_0_0_address0;
    end else begin
        conv1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_ce0 = grp_max_pool_16_16_s_fu_3488_input_0_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_ce0 = grp_conv1_f_fu_3412_output_0_0_ce0;
    end else begin
        conv1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_ce1 = grp_conv1_f_fu_3412_output_0_0_ce1;
    end else begin
        conv1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_0_address0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_pooled_0_address0 = grp_max_pool_16_16_s_fu_3488_output_0_address0;
    end else begin
        conv1_pooled_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_0_ce0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_pooled_0_ce0 = grp_max_pool_16_16_s_fu_3488_output_0_ce0;
    end else begin
        conv1_pooled_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_pooled_0_we0 = grp_max_pool_16_16_s_fu_3488_output_0_we0;
    end else begin
        conv1_pooled_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_1_address0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_pooled_1_address0 = grp_max_pool_16_16_s_fu_3488_output_1_address0;
    end else begin
        conv1_pooled_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_1_ce0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_pooled_1_ce0 = grp_max_pool_16_16_s_fu_3488_output_1_ce0;
    end else begin
        conv1_pooled_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_pooled_1_we0 = grp_max_pool_16_16_s_fu_3488_output_1_we0;
    end else begin
        conv1_pooled_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_2_address0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_pooled_2_address0 = grp_max_pool_16_16_s_fu_3488_output_2_address0;
    end else begin
        conv1_pooled_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_2_ce0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_pooled_2_ce0 = grp_max_pool_16_16_s_fu_3488_output_2_ce0;
    end else begin
        conv1_pooled_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_pooled_2_we0 = grp_max_pool_16_16_s_fu_3488_output_2_we0;
    end else begin
        conv1_pooled_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_3_address0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_pooled_3_address0 = grp_max_pool_16_16_s_fu_3488_output_3_address0;
    end else begin
        conv1_pooled_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_3_ce0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_pooled_3_ce0 = grp_max_pool_16_16_s_fu_3488_output_3_ce0;
    end else begin
        conv1_pooled_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_pooled_3_we0 = grp_max_pool_16_16_s_fu_3488_output_3_we0;
    end else begin
        conv1_pooled_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_4_address0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_pooled_4_address0 = grp_max_pool_16_16_s_fu_3488_output_4_address0;
    end else begin
        conv1_pooled_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_4_ce0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_pooled_4_ce0 = grp_max_pool_16_16_s_fu_3488_output_4_ce0;
    end else begin
        conv1_pooled_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_pooled_4_we0 = grp_max_pool_16_16_s_fu_3488_output_4_we0;
    end else begin
        conv1_pooled_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_5_address0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_pooled_5_address0 = grp_max_pool_16_16_s_fu_3488_output_5_address0;
    end else begin
        conv1_pooled_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_5_ce0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_pooled_5_ce0 = grp_max_pool_16_16_s_fu_3488_output_5_ce0;
    end else begin
        conv1_pooled_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_pooled_5_we0 = grp_max_pool_16_16_s_fu_3488_output_5_we0;
    end else begin
        conv1_pooled_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_6_address0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_pooled_6_address0 = grp_max_pool_16_16_s_fu_3488_output_6_address0;
    end else begin
        conv1_pooled_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_6_ce0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_pooled_6_ce0 = grp_max_pool_16_16_s_fu_3488_output_6_ce0;
    end else begin
        conv1_pooled_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_pooled_6_we0 = grp_max_pool_16_16_s_fu_3488_output_6_we0;
    end else begin
        conv1_pooled_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_7_address0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_pooled_7_address0 = grp_max_pool_16_16_s_fu_3488_output_7_address0;
    end else begin
        conv1_pooled_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_7_ce0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_pooled_7_ce0 = grp_max_pool_16_16_s_fu_3488_output_7_ce0;
    end else begin
        conv1_pooled_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_pooled_7_we0 = grp_max_pool_16_16_s_fu_3488_output_7_we0;
    end else begin
        conv1_pooled_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv1_pooled_padded_10_address0 = grp_conv2_f_fu_3560_input_10_address0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_10_address0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_10_address0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_pooled_padded_10_address0 = grp_initialize_padded_memory_16_10_0_s_fu_3370_input_10_address0;
    end else begin
        conv1_pooled_padded_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv1_pooled_padded_10_address1 = grp_conv2_f_fu_3560_input_10_address1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_10_address1 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_10_address1;
    end else begin
        conv1_pooled_padded_10_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv1_pooled_padded_10_ce0 = grp_conv2_f_fu_3560_input_10_ce0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_10_ce0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_10_ce0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_pooled_padded_10_ce0 = grp_initialize_padded_memory_16_10_0_s_fu_3370_input_10_ce0;
    end else begin
        conv1_pooled_padded_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv1_pooled_padded_10_ce1 = grp_conv2_f_fu_3560_input_10_ce1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_10_ce1 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_10_ce1;
    end else begin
        conv1_pooled_padded_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_10_d0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_10_d0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_pooled_padded_10_d0 = grp_initialize_padded_memory_16_10_0_s_fu_3370_input_10_d0;
    end else begin
        conv1_pooled_padded_10_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_10_we0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_10_we0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_pooled_padded_10_we0 = grp_initialize_padded_memory_16_10_0_s_fu_3370_input_10_we0;
    end else begin
        conv1_pooled_padded_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_10_we1 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_10_we1;
    end else begin
        conv1_pooled_padded_10_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv1_pooled_padded_11_address0 = grp_conv2_f_fu_3560_input_11_address0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_11_address0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_11_address0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_pooled_padded_11_address0 = grp_initialize_padded_memory_16_10_0_s_fu_3370_input_11_address0;
    end else begin
        conv1_pooled_padded_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv1_pooled_padded_11_address1 = grp_conv2_f_fu_3560_input_11_address1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_11_address1 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_11_address1;
    end else begin
        conv1_pooled_padded_11_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv1_pooled_padded_11_ce0 = grp_conv2_f_fu_3560_input_11_ce0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_11_ce0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_11_ce0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_pooled_padded_11_ce0 = grp_initialize_padded_memory_16_10_0_s_fu_3370_input_11_ce0;
    end else begin
        conv1_pooled_padded_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv1_pooled_padded_11_ce1 = grp_conv2_f_fu_3560_input_11_ce1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_11_ce1 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_11_ce1;
    end else begin
        conv1_pooled_padded_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_11_d0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_11_d0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_pooled_padded_11_d0 = grp_initialize_padded_memory_16_10_0_s_fu_3370_input_11_d0;
    end else begin
        conv1_pooled_padded_11_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_11_we0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_11_we0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_pooled_padded_11_we0 = grp_initialize_padded_memory_16_10_0_s_fu_3370_input_11_we0;
    end else begin
        conv1_pooled_padded_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_11_we1 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_11_we1;
    end else begin
        conv1_pooled_padded_11_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv1_pooled_padded_12_address0 = grp_conv2_f_fu_3560_input_12_address0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_12_address0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_12_address0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_pooled_padded_12_address0 = grp_initialize_padded_memory_16_10_0_s_fu_3370_input_12_address0;
    end else begin
        conv1_pooled_padded_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv1_pooled_padded_12_address1 = grp_conv2_f_fu_3560_input_12_address1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_12_address1 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_12_address1;
    end else begin
        conv1_pooled_padded_12_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv1_pooled_padded_12_ce0 = grp_conv2_f_fu_3560_input_12_ce0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_12_ce0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_12_ce0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_pooled_padded_12_ce0 = grp_initialize_padded_memory_16_10_0_s_fu_3370_input_12_ce0;
    end else begin
        conv1_pooled_padded_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv1_pooled_padded_12_ce1 = grp_conv2_f_fu_3560_input_12_ce1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_12_ce1 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_12_ce1;
    end else begin
        conv1_pooled_padded_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_12_d0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_12_d0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_pooled_padded_12_d0 = grp_initialize_padded_memory_16_10_0_s_fu_3370_input_12_d0;
    end else begin
        conv1_pooled_padded_12_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_12_we0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_12_we0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_pooled_padded_12_we0 = grp_initialize_padded_memory_16_10_0_s_fu_3370_input_12_we0;
    end else begin
        conv1_pooled_padded_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_12_we1 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_12_we1;
    end else begin
        conv1_pooled_padded_12_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv1_pooled_padded_13_address0 = grp_conv2_f_fu_3560_input_13_address0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_13_address0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_13_address0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_pooled_padded_13_address0 = grp_initialize_padded_memory_16_10_0_s_fu_3370_input_13_address0;
    end else begin
        conv1_pooled_padded_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv1_pooled_padded_13_address1 = grp_conv2_f_fu_3560_input_13_address1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_13_address1 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_13_address1;
    end else begin
        conv1_pooled_padded_13_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv1_pooled_padded_13_ce0 = grp_conv2_f_fu_3560_input_13_ce0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_13_ce0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_13_ce0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_pooled_padded_13_ce0 = grp_initialize_padded_memory_16_10_0_s_fu_3370_input_13_ce0;
    end else begin
        conv1_pooled_padded_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv1_pooled_padded_13_ce1 = grp_conv2_f_fu_3560_input_13_ce1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_13_ce1 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_13_ce1;
    end else begin
        conv1_pooled_padded_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_13_d0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_13_d0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_pooled_padded_13_d0 = grp_initialize_padded_memory_16_10_0_s_fu_3370_input_13_d0;
    end else begin
        conv1_pooled_padded_13_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_13_we0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_13_we0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_pooled_padded_13_we0 = grp_initialize_padded_memory_16_10_0_s_fu_3370_input_13_we0;
    end else begin
        conv1_pooled_padded_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_13_we1 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_13_we1;
    end else begin
        conv1_pooled_padded_13_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv1_pooled_padded_14_address0 = grp_conv2_f_fu_3560_input_14_address0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_14_address0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_14_address0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_pooled_padded_14_address0 = grp_initialize_padded_memory_16_10_0_s_fu_3370_input_14_address0;
    end else begin
        conv1_pooled_padded_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv1_pooled_padded_14_address1 = grp_conv2_f_fu_3560_input_14_address1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_14_address1 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_14_address1;
    end else begin
        conv1_pooled_padded_14_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv1_pooled_padded_14_ce0 = grp_conv2_f_fu_3560_input_14_ce0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_14_ce0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_14_ce0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_pooled_padded_14_ce0 = grp_initialize_padded_memory_16_10_0_s_fu_3370_input_14_ce0;
    end else begin
        conv1_pooled_padded_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv1_pooled_padded_14_ce1 = grp_conv2_f_fu_3560_input_14_ce1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_14_ce1 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_14_ce1;
    end else begin
        conv1_pooled_padded_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_14_d0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_14_d0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_pooled_padded_14_d0 = grp_initialize_padded_memory_16_10_0_s_fu_3370_input_14_d0;
    end else begin
        conv1_pooled_padded_14_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_14_we0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_14_we0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_pooled_padded_14_we0 = grp_initialize_padded_memory_16_10_0_s_fu_3370_input_14_we0;
    end else begin
        conv1_pooled_padded_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_14_we1 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_14_we1;
    end else begin
        conv1_pooled_padded_14_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv1_pooled_padded_15_address0 = grp_conv2_f_fu_3560_input_15_address0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_15_address0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_15_address0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_pooled_padded_15_address0 = grp_initialize_padded_memory_16_10_0_s_fu_3370_input_15_address0;
    end else begin
        conv1_pooled_padded_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv1_pooled_padded_15_address1 = grp_conv2_f_fu_3560_input_15_address1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_15_address1 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_15_address1;
    end else begin
        conv1_pooled_padded_15_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv1_pooled_padded_15_ce0 = grp_conv2_f_fu_3560_input_15_ce0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_15_ce0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_15_ce0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_pooled_padded_15_ce0 = grp_initialize_padded_memory_16_10_0_s_fu_3370_input_15_ce0;
    end else begin
        conv1_pooled_padded_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv1_pooled_padded_15_ce1 = grp_conv2_f_fu_3560_input_15_ce1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_15_ce1 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_15_ce1;
    end else begin
        conv1_pooled_padded_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_15_d0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_15_d0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_pooled_padded_15_d0 = grp_initialize_padded_memory_16_10_0_s_fu_3370_input_15_d0;
    end else begin
        conv1_pooled_padded_15_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_15_we0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_15_we0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_pooled_padded_15_we0 = grp_initialize_padded_memory_16_10_0_s_fu_3370_input_15_we0;
    end else begin
        conv1_pooled_padded_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_15_we1 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_15_we1;
    end else begin
        conv1_pooled_padded_15_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv1_pooled_padded_1_address0 = grp_conv2_f_fu_3560_input_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_1_address0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_pooled_padded_1_address0 = grp_initialize_padded_memory_16_10_0_s_fu_3370_input_1_address0;
    end else begin
        conv1_pooled_padded_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv1_pooled_padded_1_address1 = grp_conv2_f_fu_3560_input_1_address1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_1_address1 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_1_address1;
    end else begin
        conv1_pooled_padded_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv1_pooled_padded_1_ce0 = grp_conv2_f_fu_3560_input_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_1_ce0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_pooled_padded_1_ce0 = grp_initialize_padded_memory_16_10_0_s_fu_3370_input_1_ce0;
    end else begin
        conv1_pooled_padded_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv1_pooled_padded_1_ce1 = grp_conv2_f_fu_3560_input_1_ce1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_1_ce1 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_1_ce1;
    end else begin
        conv1_pooled_padded_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_1_d0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_pooled_padded_1_d0 = grp_initialize_padded_memory_16_10_0_s_fu_3370_input_1_d0;
    end else begin
        conv1_pooled_padded_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_1_we0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_pooled_padded_1_we0 = grp_initialize_padded_memory_16_10_0_s_fu_3370_input_1_we0;
    end else begin
        conv1_pooled_padded_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_1_we1 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_1_we1;
    end else begin
        conv1_pooled_padded_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv1_pooled_padded_2_address0 = grp_conv2_f_fu_3560_input_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_2_address0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_pooled_padded_2_address0 = grp_initialize_padded_memory_16_10_0_s_fu_3370_input_2_address0;
    end else begin
        conv1_pooled_padded_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv1_pooled_padded_2_address1 = grp_conv2_f_fu_3560_input_2_address1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_2_address1 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_2_address1;
    end else begin
        conv1_pooled_padded_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv1_pooled_padded_2_ce0 = grp_conv2_f_fu_3560_input_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_2_ce0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_pooled_padded_2_ce0 = grp_initialize_padded_memory_16_10_0_s_fu_3370_input_2_ce0;
    end else begin
        conv1_pooled_padded_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv1_pooled_padded_2_ce1 = grp_conv2_f_fu_3560_input_2_ce1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_2_ce1 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_2_ce1;
    end else begin
        conv1_pooled_padded_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_2_d0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_pooled_padded_2_d0 = grp_initialize_padded_memory_16_10_0_s_fu_3370_input_2_d0;
    end else begin
        conv1_pooled_padded_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_2_we0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_pooled_padded_2_we0 = grp_initialize_padded_memory_16_10_0_s_fu_3370_input_2_we0;
    end else begin
        conv1_pooled_padded_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_2_we1 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_2_we1;
    end else begin
        conv1_pooled_padded_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv1_pooled_padded_3_address0 = grp_conv2_f_fu_3560_input_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_3_address0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_pooled_padded_3_address0 = grp_initialize_padded_memory_16_10_0_s_fu_3370_input_3_address0;
    end else begin
        conv1_pooled_padded_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv1_pooled_padded_3_address1 = grp_conv2_f_fu_3560_input_3_address1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_3_address1 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_3_address1;
    end else begin
        conv1_pooled_padded_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv1_pooled_padded_3_ce0 = grp_conv2_f_fu_3560_input_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_3_ce0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_pooled_padded_3_ce0 = grp_initialize_padded_memory_16_10_0_s_fu_3370_input_3_ce0;
    end else begin
        conv1_pooled_padded_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv1_pooled_padded_3_ce1 = grp_conv2_f_fu_3560_input_3_ce1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_3_ce1 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_3_ce1;
    end else begin
        conv1_pooled_padded_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_3_d0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_pooled_padded_3_d0 = grp_initialize_padded_memory_16_10_0_s_fu_3370_input_3_d0;
    end else begin
        conv1_pooled_padded_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_3_we0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_pooled_padded_3_we0 = grp_initialize_padded_memory_16_10_0_s_fu_3370_input_3_we0;
    end else begin
        conv1_pooled_padded_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_3_we1 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_3_we1;
    end else begin
        conv1_pooled_padded_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv1_pooled_padded_4_address0 = grp_conv2_f_fu_3560_input_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_4_address0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_pooled_padded_4_address0 = grp_initialize_padded_memory_16_10_0_s_fu_3370_input_4_address0;
    end else begin
        conv1_pooled_padded_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv1_pooled_padded_4_address1 = grp_conv2_f_fu_3560_input_4_address1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_4_address1 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_4_address1;
    end else begin
        conv1_pooled_padded_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv1_pooled_padded_4_ce0 = grp_conv2_f_fu_3560_input_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_4_ce0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_pooled_padded_4_ce0 = grp_initialize_padded_memory_16_10_0_s_fu_3370_input_4_ce0;
    end else begin
        conv1_pooled_padded_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv1_pooled_padded_4_ce1 = grp_conv2_f_fu_3560_input_4_ce1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_4_ce1 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_4_ce1;
    end else begin
        conv1_pooled_padded_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_4_d0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_4_d0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_pooled_padded_4_d0 = grp_initialize_padded_memory_16_10_0_s_fu_3370_input_4_d0;
    end else begin
        conv1_pooled_padded_4_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_4_we0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_4_we0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_pooled_padded_4_we0 = grp_initialize_padded_memory_16_10_0_s_fu_3370_input_4_we0;
    end else begin
        conv1_pooled_padded_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_4_we1 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_4_we1;
    end else begin
        conv1_pooled_padded_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv1_pooled_padded_5_address0 = grp_conv2_f_fu_3560_input_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_5_address0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_pooled_padded_5_address0 = grp_initialize_padded_memory_16_10_0_s_fu_3370_input_5_address0;
    end else begin
        conv1_pooled_padded_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv1_pooled_padded_5_address1 = grp_conv2_f_fu_3560_input_5_address1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_5_address1 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_5_address1;
    end else begin
        conv1_pooled_padded_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv1_pooled_padded_5_ce0 = grp_conv2_f_fu_3560_input_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_5_ce0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_pooled_padded_5_ce0 = grp_initialize_padded_memory_16_10_0_s_fu_3370_input_5_ce0;
    end else begin
        conv1_pooled_padded_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv1_pooled_padded_5_ce1 = grp_conv2_f_fu_3560_input_5_ce1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_5_ce1 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_5_ce1;
    end else begin
        conv1_pooled_padded_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_5_d0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_5_d0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_pooled_padded_5_d0 = grp_initialize_padded_memory_16_10_0_s_fu_3370_input_5_d0;
    end else begin
        conv1_pooled_padded_5_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_5_we0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_5_we0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_pooled_padded_5_we0 = grp_initialize_padded_memory_16_10_0_s_fu_3370_input_5_we0;
    end else begin
        conv1_pooled_padded_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_5_we1 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_5_we1;
    end else begin
        conv1_pooled_padded_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv1_pooled_padded_6_address0 = grp_conv2_f_fu_3560_input_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_6_address0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_pooled_padded_6_address0 = grp_initialize_padded_memory_16_10_0_s_fu_3370_input_6_address0;
    end else begin
        conv1_pooled_padded_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv1_pooled_padded_6_address1 = grp_conv2_f_fu_3560_input_6_address1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_6_address1 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_6_address1;
    end else begin
        conv1_pooled_padded_6_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv1_pooled_padded_6_ce0 = grp_conv2_f_fu_3560_input_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_6_ce0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_pooled_padded_6_ce0 = grp_initialize_padded_memory_16_10_0_s_fu_3370_input_6_ce0;
    end else begin
        conv1_pooled_padded_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv1_pooled_padded_6_ce1 = grp_conv2_f_fu_3560_input_6_ce1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_6_ce1 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_6_ce1;
    end else begin
        conv1_pooled_padded_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_6_d0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_6_d0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_pooled_padded_6_d0 = grp_initialize_padded_memory_16_10_0_s_fu_3370_input_6_d0;
    end else begin
        conv1_pooled_padded_6_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_6_we0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_6_we0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_pooled_padded_6_we0 = grp_initialize_padded_memory_16_10_0_s_fu_3370_input_6_we0;
    end else begin
        conv1_pooled_padded_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_6_we1 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_6_we1;
    end else begin
        conv1_pooled_padded_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv1_pooled_padded_7_address0 = grp_conv2_f_fu_3560_input_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_7_address0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_pooled_padded_7_address0 = grp_initialize_padded_memory_16_10_0_s_fu_3370_input_7_address0;
    end else begin
        conv1_pooled_padded_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv1_pooled_padded_7_address1 = grp_conv2_f_fu_3560_input_7_address1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_7_address1 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_7_address1;
    end else begin
        conv1_pooled_padded_7_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv1_pooled_padded_7_ce0 = grp_conv2_f_fu_3560_input_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_7_ce0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_pooled_padded_7_ce0 = grp_initialize_padded_memory_16_10_0_s_fu_3370_input_7_ce0;
    end else begin
        conv1_pooled_padded_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv1_pooled_padded_7_ce1 = grp_conv2_f_fu_3560_input_7_ce1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_7_ce1 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_7_ce1;
    end else begin
        conv1_pooled_padded_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_7_d0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_7_d0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_pooled_padded_7_d0 = grp_initialize_padded_memory_16_10_0_s_fu_3370_input_7_d0;
    end else begin
        conv1_pooled_padded_7_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_7_we0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_7_we0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_pooled_padded_7_we0 = grp_initialize_padded_memory_16_10_0_s_fu_3370_input_7_we0;
    end else begin
        conv1_pooled_padded_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_7_we1 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_7_we1;
    end else begin
        conv1_pooled_padded_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv1_pooled_padded_8_address0 = grp_conv2_f_fu_3560_input_8_address0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_8_address0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_8_address0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_pooled_padded_8_address0 = grp_initialize_padded_memory_16_10_0_s_fu_3370_input_8_address0;
    end else begin
        conv1_pooled_padded_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv1_pooled_padded_8_address1 = grp_conv2_f_fu_3560_input_8_address1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_8_address1 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_8_address1;
    end else begin
        conv1_pooled_padded_8_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv1_pooled_padded_8_ce0 = grp_conv2_f_fu_3560_input_8_ce0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_8_ce0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_8_ce0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_pooled_padded_8_ce0 = grp_initialize_padded_memory_16_10_0_s_fu_3370_input_8_ce0;
    end else begin
        conv1_pooled_padded_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv1_pooled_padded_8_ce1 = grp_conv2_f_fu_3560_input_8_ce1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_8_ce1 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_8_ce1;
    end else begin
        conv1_pooled_padded_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_8_d0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_8_d0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_pooled_padded_8_d0 = grp_initialize_padded_memory_16_10_0_s_fu_3370_input_8_d0;
    end else begin
        conv1_pooled_padded_8_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_8_we0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_8_we0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_pooled_padded_8_we0 = grp_initialize_padded_memory_16_10_0_s_fu_3370_input_8_we0;
    end else begin
        conv1_pooled_padded_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_8_we1 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_8_we1;
    end else begin
        conv1_pooled_padded_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv1_pooled_padded_9_address0 = grp_conv2_f_fu_3560_input_9_address0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_9_address0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_9_address0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_pooled_padded_9_address0 = grp_initialize_padded_memory_16_10_0_s_fu_3370_input_9_address0;
    end else begin
        conv1_pooled_padded_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv1_pooled_padded_9_address1 = grp_conv2_f_fu_3560_input_9_address1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_9_address1 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_9_address1;
    end else begin
        conv1_pooled_padded_9_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv1_pooled_padded_9_ce0 = grp_conv2_f_fu_3560_input_9_ce0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_9_ce0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_9_ce0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_pooled_padded_9_ce0 = grp_initialize_padded_memory_16_10_0_s_fu_3370_input_9_ce0;
    end else begin
        conv1_pooled_padded_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv1_pooled_padded_9_ce1 = grp_conv2_f_fu_3560_input_9_ce1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_9_ce1 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_9_ce1;
    end else begin
        conv1_pooled_padded_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_9_d0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_9_d0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_pooled_padded_9_d0 = grp_initialize_padded_memory_16_10_0_s_fu_3370_input_9_d0;
    end else begin
        conv1_pooled_padded_9_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_9_we0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_9_we0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_pooled_padded_9_we0 = grp_initialize_padded_memory_16_10_0_s_fu_3370_input_9_we0;
    end else begin
        conv1_pooled_padded_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_9_we1 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_9_we1;
    end else begin
        conv1_pooled_padded_9_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv1_pooled_padded_address0 = grp_conv2_f_fu_3560_input_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_address0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_address0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_pooled_padded_address0 = grp_initialize_padded_memory_16_10_0_s_fu_3370_input_0_address0;
    end else begin
        conv1_pooled_padded_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv1_pooled_padded_address1 = grp_conv2_f_fu_3560_input_0_address1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_address1 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_address1;
    end else begin
        conv1_pooled_padded_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv1_pooled_padded_ce0 = grp_conv2_f_fu_3560_input_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_ce0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_ce0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_pooled_padded_ce0 = grp_initialize_padded_memory_16_10_0_s_fu_3370_input_0_ce0;
    end else begin
        conv1_pooled_padded_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv1_pooled_padded_ce1 = grp_conv2_f_fu_3560_input_0_ce1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_ce1 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_ce1;
    end else begin
        conv1_pooled_padded_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_d0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_d0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_pooled_padded_d0 = grp_initialize_padded_memory_16_10_0_s_fu_3370_input_0_d0;
    end else begin
        conv1_pooled_padded_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_we0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_we0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_pooled_padded_we0 = grp_initialize_padded_memory_16_10_0_s_fu_3370_input_0_we0;
    end else begin
        conv1_pooled_padded_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_pooled_padded_we1 = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_we1;
    end else begin
        conv1_pooled_padded_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_we0 = grp_conv1_f_fu_3412_output_0_0_we0;
    end else begin
        conv1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_we1 = grp_conv1_f_fu_3412_output_0_0_we1;
    end else begin
        conv1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_0_0_address0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_0_0_address0 = grp_conv2_f_fu_3560_output_0_0_address0;
    end else begin
        conv2_0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_0_0_ce0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_0_0_ce0 = grp_conv2_f_fu_3560_output_0_0_ce0;
    end else begin
        conv2_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_0_0_we0 = grp_conv2_f_fu_3560_output_0_0_we0;
    end else begin
        conv2_0_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_0_1_address0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_0_1_address0 = grp_conv2_f_fu_3560_output_0_1_address0;
    end else begin
        conv2_0_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_0_1_ce0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_0_1_ce0 = grp_conv2_f_fu_3560_output_0_1_ce0;
    end else begin
        conv2_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_0_1_we0 = grp_conv2_f_fu_3560_output_0_1_we0;
    end else begin
        conv2_0_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_0_2_address0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_0_2_address0 = grp_conv2_f_fu_3560_output_0_2_address0;
    end else begin
        conv2_0_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_0_2_ce0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_0_2_ce0 = grp_conv2_f_fu_3560_output_0_2_ce0;
    end else begin
        conv2_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_0_2_we0 = grp_conv2_f_fu_3560_output_0_2_we0;
    end else begin
        conv2_0_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_0_3_address0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_0_3_address0 = grp_conv2_f_fu_3560_output_0_3_address0;
    end else begin
        conv2_0_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_0_3_ce0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_0_3_ce0 = grp_conv2_f_fu_3560_output_0_3_ce0;
    end else begin
        conv2_0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_0_3_we0 = grp_conv2_f_fu_3560_output_0_3_we0;
    end else begin
        conv2_0_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_0_4_address0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_0_4_address0 = grp_conv2_f_fu_3560_output_0_4_address0;
    end else begin
        conv2_0_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_0_4_ce0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_0_4_ce0 = grp_conv2_f_fu_3560_output_0_4_ce0;
    end else begin
        conv2_0_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_0_4_we0 = grp_conv2_f_fu_3560_output_0_4_we0;
    end else begin
        conv2_0_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_0_5_address0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_0_5_address0 = grp_conv2_f_fu_3560_output_0_5_address0;
    end else begin
        conv2_0_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_0_5_ce0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_0_5_ce0 = grp_conv2_f_fu_3560_output_0_5_ce0;
    end else begin
        conv2_0_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_0_5_we0 = grp_conv2_f_fu_3560_output_0_5_we0;
    end else begin
        conv2_0_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_0_6_address0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_0_6_address0 = grp_conv2_f_fu_3560_output_0_6_address0;
    end else begin
        conv2_0_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_0_6_ce0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_0_6_ce0 = grp_conv2_f_fu_3560_output_0_6_ce0;
    end else begin
        conv2_0_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_0_6_we0 = grp_conv2_f_fu_3560_output_0_6_we0;
    end else begin
        conv2_0_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_0_7_address0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_0_7_address0 = grp_conv2_f_fu_3560_output_0_7_address0;
    end else begin
        conv2_0_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_0_7_ce0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_0_7_ce0 = grp_conv2_f_fu_3560_output_0_7_ce0;
    end else begin
        conv2_0_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_0_7_we0 = grp_conv2_f_fu_3560_output_0_7_we0;
    end else begin
        conv2_0_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_1_0_address0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_1_0_address0 = grp_conv2_f_fu_3560_output_1_0_address0;
    end else begin
        conv2_1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_1_0_ce0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_1_0_ce0 = grp_conv2_f_fu_3560_output_1_0_ce0;
    end else begin
        conv2_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_1_0_we0 = grp_conv2_f_fu_3560_output_1_0_we0;
    end else begin
        conv2_1_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_1_1_address0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_1_1_address0 = grp_conv2_f_fu_3560_output_1_1_address0;
    end else begin
        conv2_1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_1_1_ce0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_1_1_ce0 = grp_conv2_f_fu_3560_output_1_1_ce0;
    end else begin
        conv2_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_1_1_we0 = grp_conv2_f_fu_3560_output_1_1_we0;
    end else begin
        conv2_1_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_1_2_address0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_1_2_address0 = grp_conv2_f_fu_3560_output_1_2_address0;
    end else begin
        conv2_1_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_1_2_ce0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_1_2_ce0 = grp_conv2_f_fu_3560_output_1_2_ce0;
    end else begin
        conv2_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_1_2_we0 = grp_conv2_f_fu_3560_output_1_2_we0;
    end else begin
        conv2_1_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_1_3_address0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_1_3_address0 = grp_conv2_f_fu_3560_output_1_3_address0;
    end else begin
        conv2_1_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_1_3_ce0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_1_3_ce0 = grp_conv2_f_fu_3560_output_1_3_ce0;
    end else begin
        conv2_1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_1_3_we0 = grp_conv2_f_fu_3560_output_1_3_we0;
    end else begin
        conv2_1_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_1_4_address0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_1_4_address0 = grp_conv2_f_fu_3560_output_1_4_address0;
    end else begin
        conv2_1_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_1_4_ce0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_1_4_ce0 = grp_conv2_f_fu_3560_output_1_4_ce0;
    end else begin
        conv2_1_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_1_4_we0 = grp_conv2_f_fu_3560_output_1_4_we0;
    end else begin
        conv2_1_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_1_5_address0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_1_5_address0 = grp_conv2_f_fu_3560_output_1_5_address0;
    end else begin
        conv2_1_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_1_5_ce0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_1_5_ce0 = grp_conv2_f_fu_3560_output_1_5_ce0;
    end else begin
        conv2_1_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_1_5_we0 = grp_conv2_f_fu_3560_output_1_5_we0;
    end else begin
        conv2_1_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_1_6_address0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_1_6_address0 = grp_conv2_f_fu_3560_output_1_6_address0;
    end else begin
        conv2_1_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_1_6_ce0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_1_6_ce0 = grp_conv2_f_fu_3560_output_1_6_ce0;
    end else begin
        conv2_1_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_1_6_we0 = grp_conv2_f_fu_3560_output_1_6_we0;
    end else begin
        conv2_1_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_1_7_address0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_1_7_address0 = grp_conv2_f_fu_3560_output_1_7_address0;
    end else begin
        conv2_1_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_1_7_ce0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_1_7_ce0 = grp_conv2_f_fu_3560_output_1_7_ce0;
    end else begin
        conv2_1_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_1_7_we0 = grp_conv2_f_fu_3560_output_1_7_we0;
    end else begin
        conv2_1_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_2_0_address0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_2_0_address0 = grp_conv2_f_fu_3560_output_2_0_address0;
    end else begin
        conv2_2_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_2_0_ce0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_2_0_ce0 = grp_conv2_f_fu_3560_output_2_0_ce0;
    end else begin
        conv2_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_2_0_we0 = grp_conv2_f_fu_3560_output_2_0_we0;
    end else begin
        conv2_2_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_2_1_address0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_2_1_address0 = grp_conv2_f_fu_3560_output_2_1_address0;
    end else begin
        conv2_2_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_2_1_ce0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_2_1_ce0 = grp_conv2_f_fu_3560_output_2_1_ce0;
    end else begin
        conv2_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_2_1_we0 = grp_conv2_f_fu_3560_output_2_1_we0;
    end else begin
        conv2_2_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_2_2_address0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_2_2_address0 = grp_conv2_f_fu_3560_output_2_2_address0;
    end else begin
        conv2_2_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_2_2_ce0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_2_2_ce0 = grp_conv2_f_fu_3560_output_2_2_ce0;
    end else begin
        conv2_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_2_2_we0 = grp_conv2_f_fu_3560_output_2_2_we0;
    end else begin
        conv2_2_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_2_3_address0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_2_3_address0 = grp_conv2_f_fu_3560_output_2_3_address0;
    end else begin
        conv2_2_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_2_3_ce0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_2_3_ce0 = grp_conv2_f_fu_3560_output_2_3_ce0;
    end else begin
        conv2_2_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_2_3_we0 = grp_conv2_f_fu_3560_output_2_3_we0;
    end else begin
        conv2_2_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_2_4_address0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_2_4_address0 = grp_conv2_f_fu_3560_output_2_4_address0;
    end else begin
        conv2_2_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_2_4_ce0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_2_4_ce0 = grp_conv2_f_fu_3560_output_2_4_ce0;
    end else begin
        conv2_2_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_2_4_we0 = grp_conv2_f_fu_3560_output_2_4_we0;
    end else begin
        conv2_2_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_2_5_address0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_2_5_address0 = grp_conv2_f_fu_3560_output_2_5_address0;
    end else begin
        conv2_2_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_2_5_ce0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_2_5_ce0 = grp_conv2_f_fu_3560_output_2_5_ce0;
    end else begin
        conv2_2_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_2_5_we0 = grp_conv2_f_fu_3560_output_2_5_we0;
    end else begin
        conv2_2_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_2_6_address0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_2_6_address0 = grp_conv2_f_fu_3560_output_2_6_address0;
    end else begin
        conv2_2_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_2_6_ce0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_2_6_ce0 = grp_conv2_f_fu_3560_output_2_6_ce0;
    end else begin
        conv2_2_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_2_6_we0 = grp_conv2_f_fu_3560_output_2_6_we0;
    end else begin
        conv2_2_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_2_7_address0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_2_7_address0 = grp_conv2_f_fu_3560_output_2_7_address0;
    end else begin
        conv2_2_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_2_7_ce0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_2_7_ce0 = grp_conv2_f_fu_3560_output_2_7_ce0;
    end else begin
        conv2_2_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_2_7_we0 = grp_conv2_f_fu_3560_output_2_7_we0;
    end else begin
        conv2_2_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_3_0_address0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_3_0_address0 = grp_conv2_f_fu_3560_output_3_0_address0;
    end else begin
        conv2_3_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_3_0_ce0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_3_0_ce0 = grp_conv2_f_fu_3560_output_3_0_ce0;
    end else begin
        conv2_3_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_3_0_we0 = grp_conv2_f_fu_3560_output_3_0_we0;
    end else begin
        conv2_3_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_3_1_address0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_3_1_address0 = grp_conv2_f_fu_3560_output_3_1_address0;
    end else begin
        conv2_3_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_3_1_ce0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_3_1_ce0 = grp_conv2_f_fu_3560_output_3_1_ce0;
    end else begin
        conv2_3_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_3_1_we0 = grp_conv2_f_fu_3560_output_3_1_we0;
    end else begin
        conv2_3_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_3_2_address0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_3_2_address0 = grp_conv2_f_fu_3560_output_3_2_address0;
    end else begin
        conv2_3_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_3_2_ce0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_3_2_ce0 = grp_conv2_f_fu_3560_output_3_2_ce0;
    end else begin
        conv2_3_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_3_2_we0 = grp_conv2_f_fu_3560_output_3_2_we0;
    end else begin
        conv2_3_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_3_3_address0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_3_3_address0 = grp_conv2_f_fu_3560_output_3_3_address0;
    end else begin
        conv2_3_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_3_3_ce0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_3_3_ce0 = grp_conv2_f_fu_3560_output_3_3_ce0;
    end else begin
        conv2_3_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_3_3_we0 = grp_conv2_f_fu_3560_output_3_3_we0;
    end else begin
        conv2_3_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_3_4_address0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_3_4_address0 = grp_conv2_f_fu_3560_output_3_4_address0;
    end else begin
        conv2_3_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_3_4_ce0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_3_4_ce0 = grp_conv2_f_fu_3560_output_3_4_ce0;
    end else begin
        conv2_3_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_3_4_we0 = grp_conv2_f_fu_3560_output_3_4_we0;
    end else begin
        conv2_3_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_3_5_address0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_3_5_address0 = grp_conv2_f_fu_3560_output_3_5_address0;
    end else begin
        conv2_3_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_3_5_ce0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_3_5_ce0 = grp_conv2_f_fu_3560_output_3_5_ce0;
    end else begin
        conv2_3_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_3_5_we0 = grp_conv2_f_fu_3560_output_3_5_we0;
    end else begin
        conv2_3_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_3_6_address0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_3_6_address0 = grp_conv2_f_fu_3560_output_3_6_address0;
    end else begin
        conv2_3_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_3_6_ce0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_3_6_ce0 = grp_conv2_f_fu_3560_output_3_6_ce0;
    end else begin
        conv2_3_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_3_6_we0 = grp_conv2_f_fu_3560_output_3_6_we0;
    end else begin
        conv2_3_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_3_7_address0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_3_7_address0 = grp_conv2_f_fu_3560_output_3_7_address0;
    end else begin
        conv2_3_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_3_7_ce0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_3_7_ce0 = grp_conv2_f_fu_3560_output_3_7_ce0;
    end else begin
        conv2_3_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_3_7_we0 = grp_conv2_f_fu_3560_output_3_7_we0;
    end else begin
        conv2_3_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_4_0_address0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_4_0_address0 = grp_conv2_f_fu_3560_output_4_0_address0;
    end else begin
        conv2_4_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_4_0_ce0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_4_0_ce0 = grp_conv2_f_fu_3560_output_4_0_ce0;
    end else begin
        conv2_4_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_4_0_we0 = grp_conv2_f_fu_3560_output_4_0_we0;
    end else begin
        conv2_4_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_4_1_address0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_4_1_address0 = grp_conv2_f_fu_3560_output_4_1_address0;
    end else begin
        conv2_4_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_4_1_ce0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_4_1_ce0 = grp_conv2_f_fu_3560_output_4_1_ce0;
    end else begin
        conv2_4_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_4_1_we0 = grp_conv2_f_fu_3560_output_4_1_we0;
    end else begin
        conv2_4_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_4_2_address0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_4_2_address0 = grp_conv2_f_fu_3560_output_4_2_address0;
    end else begin
        conv2_4_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_4_2_ce0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_4_2_ce0 = grp_conv2_f_fu_3560_output_4_2_ce0;
    end else begin
        conv2_4_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_4_2_we0 = grp_conv2_f_fu_3560_output_4_2_we0;
    end else begin
        conv2_4_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_4_3_address0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_4_3_address0 = grp_conv2_f_fu_3560_output_4_3_address0;
    end else begin
        conv2_4_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_4_3_ce0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_4_3_ce0 = grp_conv2_f_fu_3560_output_4_3_ce0;
    end else begin
        conv2_4_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_4_3_we0 = grp_conv2_f_fu_3560_output_4_3_we0;
    end else begin
        conv2_4_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_4_4_address0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_4_4_address0 = grp_conv2_f_fu_3560_output_4_4_address0;
    end else begin
        conv2_4_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_4_4_ce0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_4_4_ce0 = grp_conv2_f_fu_3560_output_4_4_ce0;
    end else begin
        conv2_4_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_4_4_we0 = grp_conv2_f_fu_3560_output_4_4_we0;
    end else begin
        conv2_4_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_4_5_address0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_4_5_address0 = grp_conv2_f_fu_3560_output_4_5_address0;
    end else begin
        conv2_4_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_4_5_ce0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_4_5_ce0 = grp_conv2_f_fu_3560_output_4_5_ce0;
    end else begin
        conv2_4_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_4_5_we0 = grp_conv2_f_fu_3560_output_4_5_we0;
    end else begin
        conv2_4_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_4_6_address0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_4_6_address0 = grp_conv2_f_fu_3560_output_4_6_address0;
    end else begin
        conv2_4_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_4_6_ce0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_4_6_ce0 = grp_conv2_f_fu_3560_output_4_6_ce0;
    end else begin
        conv2_4_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_4_6_we0 = grp_conv2_f_fu_3560_output_4_6_we0;
    end else begin
        conv2_4_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_4_7_address0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_4_7_address0 = grp_conv2_f_fu_3560_output_4_7_address0;
    end else begin
        conv2_4_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_4_7_ce0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_4_7_ce0 = grp_conv2_f_fu_3560_output_4_7_ce0;
    end else begin
        conv2_4_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_4_7_we0 = grp_conv2_f_fu_3560_output_4_7_we0;
    end else begin
        conv2_4_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_5_0_address0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_5_0_address0 = grp_conv2_f_fu_3560_output_5_0_address0;
    end else begin
        conv2_5_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_5_0_ce0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_5_0_ce0 = grp_conv2_f_fu_3560_output_5_0_ce0;
    end else begin
        conv2_5_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_5_0_we0 = grp_conv2_f_fu_3560_output_5_0_we0;
    end else begin
        conv2_5_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_5_1_address0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_5_1_address0 = grp_conv2_f_fu_3560_output_5_1_address0;
    end else begin
        conv2_5_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_5_1_ce0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_5_1_ce0 = grp_conv2_f_fu_3560_output_5_1_ce0;
    end else begin
        conv2_5_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_5_1_we0 = grp_conv2_f_fu_3560_output_5_1_we0;
    end else begin
        conv2_5_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_5_2_address0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_5_2_address0 = grp_conv2_f_fu_3560_output_5_2_address0;
    end else begin
        conv2_5_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_5_2_ce0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_5_2_ce0 = grp_conv2_f_fu_3560_output_5_2_ce0;
    end else begin
        conv2_5_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_5_2_we0 = grp_conv2_f_fu_3560_output_5_2_we0;
    end else begin
        conv2_5_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_5_3_address0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_5_3_address0 = grp_conv2_f_fu_3560_output_5_3_address0;
    end else begin
        conv2_5_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_5_3_ce0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_5_3_ce0 = grp_conv2_f_fu_3560_output_5_3_ce0;
    end else begin
        conv2_5_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_5_3_we0 = grp_conv2_f_fu_3560_output_5_3_we0;
    end else begin
        conv2_5_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_5_4_address0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_5_4_address0 = grp_conv2_f_fu_3560_output_5_4_address0;
    end else begin
        conv2_5_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_5_4_ce0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_5_4_ce0 = grp_conv2_f_fu_3560_output_5_4_ce0;
    end else begin
        conv2_5_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_5_4_we0 = grp_conv2_f_fu_3560_output_5_4_we0;
    end else begin
        conv2_5_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_5_5_address0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_5_5_address0 = grp_conv2_f_fu_3560_output_5_5_address0;
    end else begin
        conv2_5_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_5_5_ce0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_5_5_ce0 = grp_conv2_f_fu_3560_output_5_5_ce0;
    end else begin
        conv2_5_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_5_5_we0 = grp_conv2_f_fu_3560_output_5_5_we0;
    end else begin
        conv2_5_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_5_6_address0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_5_6_address0 = grp_conv2_f_fu_3560_output_5_6_address0;
    end else begin
        conv2_5_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_5_6_ce0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_5_6_ce0 = grp_conv2_f_fu_3560_output_5_6_ce0;
    end else begin
        conv2_5_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_5_6_we0 = grp_conv2_f_fu_3560_output_5_6_we0;
    end else begin
        conv2_5_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_5_7_address0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_5_7_address0 = grp_conv2_f_fu_3560_output_5_7_address0;
    end else begin
        conv2_5_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_5_7_ce0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_5_7_ce0 = grp_conv2_f_fu_3560_output_5_7_ce0;
    end else begin
        conv2_5_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_5_7_we0 = grp_conv2_f_fu_3560_output_5_7_we0;
    end else begin
        conv2_5_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_6_0_address0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_6_0_address0 = grp_conv2_f_fu_3560_output_6_0_address0;
    end else begin
        conv2_6_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_6_0_ce0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_6_0_ce0 = grp_conv2_f_fu_3560_output_6_0_ce0;
    end else begin
        conv2_6_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_6_0_we0 = grp_conv2_f_fu_3560_output_6_0_we0;
    end else begin
        conv2_6_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_6_1_address0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_6_1_address0 = grp_conv2_f_fu_3560_output_6_1_address0;
    end else begin
        conv2_6_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_6_1_ce0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_6_1_ce0 = grp_conv2_f_fu_3560_output_6_1_ce0;
    end else begin
        conv2_6_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_6_1_we0 = grp_conv2_f_fu_3560_output_6_1_we0;
    end else begin
        conv2_6_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_6_2_address0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_6_2_address0 = grp_conv2_f_fu_3560_output_6_2_address0;
    end else begin
        conv2_6_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_6_2_ce0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_6_2_ce0 = grp_conv2_f_fu_3560_output_6_2_ce0;
    end else begin
        conv2_6_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_6_2_we0 = grp_conv2_f_fu_3560_output_6_2_we0;
    end else begin
        conv2_6_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_6_3_address0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_6_3_address0 = grp_conv2_f_fu_3560_output_6_3_address0;
    end else begin
        conv2_6_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_6_3_ce0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_6_3_ce0 = grp_conv2_f_fu_3560_output_6_3_ce0;
    end else begin
        conv2_6_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_6_3_we0 = grp_conv2_f_fu_3560_output_6_3_we0;
    end else begin
        conv2_6_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_6_4_address0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_6_4_address0 = grp_conv2_f_fu_3560_output_6_4_address0;
    end else begin
        conv2_6_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_6_4_ce0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_6_4_ce0 = grp_conv2_f_fu_3560_output_6_4_ce0;
    end else begin
        conv2_6_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_6_4_we0 = grp_conv2_f_fu_3560_output_6_4_we0;
    end else begin
        conv2_6_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_6_5_address0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_6_5_address0 = grp_conv2_f_fu_3560_output_6_5_address0;
    end else begin
        conv2_6_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_6_5_ce0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_6_5_ce0 = grp_conv2_f_fu_3560_output_6_5_ce0;
    end else begin
        conv2_6_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_6_5_we0 = grp_conv2_f_fu_3560_output_6_5_we0;
    end else begin
        conv2_6_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_6_6_address0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_6_6_address0 = grp_conv2_f_fu_3560_output_6_6_address0;
    end else begin
        conv2_6_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_6_6_ce0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_6_6_ce0 = grp_conv2_f_fu_3560_output_6_6_ce0;
    end else begin
        conv2_6_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_6_6_we0 = grp_conv2_f_fu_3560_output_6_6_we0;
    end else begin
        conv2_6_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_6_7_address0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_6_7_address0 = grp_conv2_f_fu_3560_output_6_7_address0;
    end else begin
        conv2_6_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_6_7_ce0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_6_7_ce0 = grp_conv2_f_fu_3560_output_6_7_ce0;
    end else begin
        conv2_6_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_6_7_we0 = grp_conv2_f_fu_3560_output_6_7_we0;
    end else begin
        conv2_6_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_7_0_address0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_7_0_address0 = grp_conv2_f_fu_3560_output_7_0_address0;
    end else begin
        conv2_7_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_7_0_ce0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_7_0_ce0 = grp_conv2_f_fu_3560_output_7_0_ce0;
    end else begin
        conv2_7_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_7_0_we0 = grp_conv2_f_fu_3560_output_7_0_we0;
    end else begin
        conv2_7_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_7_1_address0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_7_1_address0 = grp_conv2_f_fu_3560_output_7_1_address0;
    end else begin
        conv2_7_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_7_1_ce0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_7_1_ce0 = grp_conv2_f_fu_3560_output_7_1_ce0;
    end else begin
        conv2_7_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_7_1_we0 = grp_conv2_f_fu_3560_output_7_1_we0;
    end else begin
        conv2_7_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_7_2_address0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_7_2_address0 = grp_conv2_f_fu_3560_output_7_2_address0;
    end else begin
        conv2_7_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_7_2_ce0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_7_2_ce0 = grp_conv2_f_fu_3560_output_7_2_ce0;
    end else begin
        conv2_7_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_7_2_we0 = grp_conv2_f_fu_3560_output_7_2_we0;
    end else begin
        conv2_7_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_7_3_address0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_7_3_address0 = grp_conv2_f_fu_3560_output_7_3_address0;
    end else begin
        conv2_7_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_7_3_ce0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_7_3_ce0 = grp_conv2_f_fu_3560_output_7_3_ce0;
    end else begin
        conv2_7_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_7_3_we0 = grp_conv2_f_fu_3560_output_7_3_we0;
    end else begin
        conv2_7_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_7_4_address0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_7_4_address0 = grp_conv2_f_fu_3560_output_7_4_address0;
    end else begin
        conv2_7_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_7_4_ce0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_7_4_ce0 = grp_conv2_f_fu_3560_output_7_4_ce0;
    end else begin
        conv2_7_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_7_4_we0 = grp_conv2_f_fu_3560_output_7_4_we0;
    end else begin
        conv2_7_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_7_5_address0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_7_5_address0 = grp_conv2_f_fu_3560_output_7_5_address0;
    end else begin
        conv2_7_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_7_5_ce0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_7_5_ce0 = grp_conv2_f_fu_3560_output_7_5_ce0;
    end else begin
        conv2_7_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_7_5_we0 = grp_conv2_f_fu_3560_output_7_5_we0;
    end else begin
        conv2_7_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_7_6_address0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_7_6_address0 = grp_conv2_f_fu_3560_output_7_6_address0;
    end else begin
        conv2_7_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_7_6_ce0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_7_6_ce0 = grp_conv2_f_fu_3560_output_7_6_ce0;
    end else begin
        conv2_7_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_7_6_we0 = grp_conv2_f_fu_3560_output_7_6_we0;
    end else begin
        conv2_7_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_7_7_address0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_7_7_address0 = grp_conv2_f_fu_3560_output_7_7_address0;
    end else begin
        conv2_7_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_7_7_ce0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_7_7_ce0 = grp_conv2_f_fu_3560_output_7_7_ce0;
    end else begin
        conv2_7_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv2_7_7_we0 = grp_conv2_f_fu_3560_output_7_7_we0;
    end else begin
        conv2_7_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        conv2_pooled_1_address0 = grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_pooled_1_address0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_1_address0;
    end else begin
        conv2_pooled_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        conv2_pooled_1_ce0 = grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_pooled_1_ce0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_1_ce0;
    end else begin
        conv2_pooled_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        conv2_pooled_1_ce1 = grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_1_ce1;
    end else begin
        conv2_pooled_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        conv2_pooled_1_ce2 = grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_1_ce2;
    end else begin
        conv2_pooled_1_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        conv2_pooled_1_ce3 = grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_1_ce3;
    end else begin
        conv2_pooled_1_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_pooled_1_we0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_1_we0;
    end else begin
        conv2_pooled_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        conv2_pooled_2_address0 = grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_pooled_2_address0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_2_address0;
    end else begin
        conv2_pooled_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        conv2_pooled_2_ce0 = grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_pooled_2_ce0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_2_ce0;
    end else begin
        conv2_pooled_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        conv2_pooled_2_ce1 = grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_2_ce1;
    end else begin
        conv2_pooled_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        conv2_pooled_2_ce2 = grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_2_ce2;
    end else begin
        conv2_pooled_2_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        conv2_pooled_2_ce3 = grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_2_ce3;
    end else begin
        conv2_pooled_2_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_pooled_2_we0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_2_we0;
    end else begin
        conv2_pooled_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        conv2_pooled_3_address0 = grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_pooled_3_address0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_3_address0;
    end else begin
        conv2_pooled_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        conv2_pooled_3_ce0 = grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_pooled_3_ce0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_3_ce0;
    end else begin
        conv2_pooled_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        conv2_pooled_3_ce1 = grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_3_ce1;
    end else begin
        conv2_pooled_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        conv2_pooled_3_ce2 = grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_3_ce2;
    end else begin
        conv2_pooled_3_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        conv2_pooled_3_ce3 = grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_3_ce3;
    end else begin
        conv2_pooled_3_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_pooled_3_we0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_3_we0;
    end else begin
        conv2_pooled_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        conv2_pooled_address0 = grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_address0;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_pooled_address0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_address0;
    end else begin
        conv2_pooled_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        conv2_pooled_ce0 = grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_ce0;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_pooled_ce0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_ce0;
    end else begin
        conv2_pooled_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        conv2_pooled_ce1 = grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_ce1;
    end else begin
        conv2_pooled_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        conv2_pooled_ce2 = grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_ce2;
    end else begin
        conv2_pooled_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        conv2_pooled_ce3 = grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_ce3;
    end else begin
        conv2_pooled_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        conv2_pooled_we0 = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_we0;
    end else begin
        conv2_pooled_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        dense1_V_address0 = grp_sign_fu_4023_input_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        dense1_V_address0 = grp_dense_512_256_s_fu_4015_output_r_address0;
    end else begin
        dense1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        dense1_V_ce0 = grp_sign_fu_4023_input_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        dense1_V_ce0 = grp_dense_512_256_s_fu_4015_output_r_ce0;
    end else begin
        dense1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        dense1_V_we0 = grp_dense_512_256_s_fu_4015_output_r_we0;
    end else begin
        dense1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        dense2_V_address0 = grp_argmax_fu_4037_input_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        dense2_V_address0 = grp_dense_256_10_s_fu_4028_output_r_address0;
    end else begin
        dense2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        dense2_V_ce0 = grp_argmax_fu_4037_input_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        dense2_V_ce0 = grp_dense_256_10_s_fu_4028_output_r_ce0;
    end else begin
        dense2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        dense2_V_we0 = grp_dense_256_10_s_fu_4028_output_r_we0;
    end else begin
        dense2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        input_padded_10_address0 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        input_padded_10_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        input_padded_10_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        input_padded_10_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        input_padded_10_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        input_padded_10_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        input_padded_10_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        input_padded_10_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        input_padded_10_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        input_padded_10_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        input_padded_10_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        input_padded_10_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        input_padded_10_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        input_padded_10_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        input_padded_10_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        input_padded_10_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        input_padded_10_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        input_padded_10_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        input_padded_10_address0 = grp_conv1_f_fu_3412_input_11_address0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        input_padded_10_address0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_10_address0;
    end else begin
        input_padded_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        input_padded_10_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        input_padded_10_ce0 = grp_conv1_f_fu_3412_input_11_ce0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        input_padded_10_ce0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_10_ce0;
    end else begin
        input_padded_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        input_padded_10_d0 = 1'd1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        input_padded_10_d0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_10_d0;
    end else begin
        input_padded_10_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        input_padded_10_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        input_padded_10_we0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_10_we0;
    end else begin
        input_padded_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        input_padded_11_address0 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        input_padded_11_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        input_padded_11_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        input_padded_11_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        input_padded_11_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        input_padded_11_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        input_padded_11_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        input_padded_11_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        input_padded_11_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        input_padded_11_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        input_padded_11_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        input_padded_11_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        input_padded_11_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        input_padded_11_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        input_padded_11_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        input_padded_11_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        input_padded_11_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        input_padded_11_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        input_padded_11_address0 = grp_conv1_f_fu_3412_input_12_address0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        input_padded_11_address0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_11_address0;
    end else begin
        input_padded_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        input_padded_11_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        input_padded_11_ce0 = grp_conv1_f_fu_3412_input_12_ce0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        input_padded_11_ce0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_11_ce0;
    end else begin
        input_padded_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        input_padded_11_d0 = 1'd1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        input_padded_11_d0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_11_d0;
    end else begin
        input_padded_11_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        input_padded_11_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        input_padded_11_we0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_11_we0;
    end else begin
        input_padded_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        input_padded_12_address0 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        input_padded_12_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        input_padded_12_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        input_padded_12_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        input_padded_12_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        input_padded_12_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        input_padded_12_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        input_padded_12_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        input_padded_12_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        input_padded_12_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        input_padded_12_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        input_padded_12_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        input_padded_12_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        input_padded_12_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        input_padded_12_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        input_padded_12_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        input_padded_12_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        input_padded_12_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        input_padded_12_address0 = grp_conv1_f_fu_3412_input_13_address0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        input_padded_12_address0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_12_address0;
    end else begin
        input_padded_12_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        input_padded_12_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        input_padded_12_ce0 = grp_conv1_f_fu_3412_input_13_ce0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        input_padded_12_ce0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_12_ce0;
    end else begin
        input_padded_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        input_padded_12_d0 = 1'd1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        input_padded_12_d0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_12_d0;
    end else begin
        input_padded_12_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        input_padded_12_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        input_padded_12_we0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_12_we0;
    end else begin
        input_padded_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        input_padded_13_address0 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        input_padded_13_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        input_padded_13_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        input_padded_13_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        input_padded_13_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        input_padded_13_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        input_padded_13_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        input_padded_13_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        input_padded_13_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        input_padded_13_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        input_padded_13_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        input_padded_13_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        input_padded_13_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        input_padded_13_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        input_padded_13_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        input_padded_13_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        input_padded_13_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        input_padded_13_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        input_padded_13_address0 = grp_conv1_f_fu_3412_input_14_address0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        input_padded_13_address0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_13_address0;
    end else begin
        input_padded_13_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        input_padded_13_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        input_padded_13_ce0 = grp_conv1_f_fu_3412_input_14_ce0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        input_padded_13_ce0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_13_ce0;
    end else begin
        input_padded_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        input_padded_13_d0 = 1'd1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        input_padded_13_d0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_13_d0;
    end else begin
        input_padded_13_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        input_padded_13_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        input_padded_13_we0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_13_we0;
    end else begin
        input_padded_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        input_padded_14_address0 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        input_padded_14_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        input_padded_14_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        input_padded_14_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        input_padded_14_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        input_padded_14_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        input_padded_14_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        input_padded_14_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        input_padded_14_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        input_padded_14_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        input_padded_14_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        input_padded_14_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        input_padded_14_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        input_padded_14_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        input_padded_14_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        input_padded_14_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        input_padded_14_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        input_padded_14_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        input_padded_14_address0 = grp_conv1_f_fu_3412_input_15_address0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        input_padded_14_address0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_14_address0;
    end else begin
        input_padded_14_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        input_padded_14_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        input_padded_14_ce0 = grp_conv1_f_fu_3412_input_15_ce0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        input_padded_14_ce0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_14_ce0;
    end else begin
        input_padded_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        input_padded_14_d0 = 1'd1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        input_padded_14_d0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_14_d0;
    end else begin
        input_padded_14_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        input_padded_14_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        input_padded_14_we0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_14_we0;
    end else begin
        input_padded_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        input_padded_15_address0 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        input_padded_15_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        input_padded_15_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        input_padded_15_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        input_padded_15_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        input_padded_15_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        input_padded_15_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        input_padded_15_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        input_padded_15_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        input_padded_15_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        input_padded_15_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        input_padded_15_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        input_padded_15_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        input_padded_15_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        input_padded_15_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        input_padded_15_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        input_padded_15_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        input_padded_15_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        input_padded_15_address0 = grp_conv1_f_fu_3412_input_16_address0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        input_padded_15_address0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_15_address0;
    end else begin
        input_padded_15_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        input_padded_15_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        input_padded_15_ce0 = grp_conv1_f_fu_3412_input_16_ce0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        input_padded_15_ce0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_15_ce0;
    end else begin
        input_padded_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        input_padded_15_d0 = 1'd1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        input_padded_15_d0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_15_d0;
    end else begin
        input_padded_15_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        input_padded_15_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        input_padded_15_we0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_15_we0;
    end else begin
        input_padded_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        input_padded_1_address0 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        input_padded_1_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        input_padded_1_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        input_padded_1_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        input_padded_1_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        input_padded_1_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        input_padded_1_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        input_padded_1_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        input_padded_1_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        input_padded_1_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        input_padded_1_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        input_padded_1_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        input_padded_1_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        input_padded_1_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        input_padded_1_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        input_padded_1_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        input_padded_1_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        input_padded_1_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        input_padded_1_address0 = grp_conv1_f_fu_3412_input_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        input_padded_1_address0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_1_address0;
    end else begin
        input_padded_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        input_padded_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        input_padded_1_ce0 = grp_conv1_f_fu_3412_input_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        input_padded_1_ce0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_1_ce0;
    end else begin
        input_padded_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        input_padded_1_d0 = 1'd1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        input_padded_1_d0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_1_d0;
    end else begin
        input_padded_1_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        input_padded_1_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        input_padded_1_we0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_1_we0;
    end else begin
        input_padded_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        input_padded_2_address0 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        input_padded_2_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        input_padded_2_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        input_padded_2_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        input_padded_2_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        input_padded_2_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        input_padded_2_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        input_padded_2_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        input_padded_2_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        input_padded_2_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        input_padded_2_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        input_padded_2_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        input_padded_2_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        input_padded_2_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        input_padded_2_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        input_padded_2_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        input_padded_2_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        input_padded_2_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        input_padded_2_address0 = grp_conv1_f_fu_3412_input_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        input_padded_2_address0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_2_address0;
    end else begin
        input_padded_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        input_padded_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        input_padded_2_ce0 = grp_conv1_f_fu_3412_input_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        input_padded_2_ce0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_2_ce0;
    end else begin
        input_padded_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        input_padded_2_d0 = 1'd1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        input_padded_2_d0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_2_d0;
    end else begin
        input_padded_2_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        input_padded_2_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        input_padded_2_we0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_2_we0;
    end else begin
        input_padded_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        input_padded_3_address0 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        input_padded_3_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        input_padded_3_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        input_padded_3_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        input_padded_3_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        input_padded_3_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        input_padded_3_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        input_padded_3_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        input_padded_3_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        input_padded_3_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        input_padded_3_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        input_padded_3_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        input_padded_3_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        input_padded_3_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        input_padded_3_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        input_padded_3_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        input_padded_3_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        input_padded_3_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        input_padded_3_address0 = grp_conv1_f_fu_3412_input_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        input_padded_3_address0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_3_address0;
    end else begin
        input_padded_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        input_padded_3_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        input_padded_3_ce0 = grp_conv1_f_fu_3412_input_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        input_padded_3_ce0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_3_ce0;
    end else begin
        input_padded_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        input_padded_3_d0 = 1'd1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        input_padded_3_d0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_3_d0;
    end else begin
        input_padded_3_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        input_padded_3_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        input_padded_3_we0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_3_we0;
    end else begin
        input_padded_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        input_padded_4_address0 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        input_padded_4_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        input_padded_4_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        input_padded_4_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        input_padded_4_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        input_padded_4_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        input_padded_4_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        input_padded_4_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        input_padded_4_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        input_padded_4_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        input_padded_4_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        input_padded_4_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        input_padded_4_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        input_padded_4_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        input_padded_4_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        input_padded_4_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        input_padded_4_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        input_padded_4_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        input_padded_4_address0 = grp_conv1_f_fu_3412_input_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        input_padded_4_address0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_4_address0;
    end else begin
        input_padded_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        input_padded_4_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        input_padded_4_ce0 = grp_conv1_f_fu_3412_input_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        input_padded_4_ce0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_4_ce0;
    end else begin
        input_padded_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        input_padded_4_d0 = 1'd1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        input_padded_4_d0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_4_d0;
    end else begin
        input_padded_4_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        input_padded_4_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        input_padded_4_we0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_4_we0;
    end else begin
        input_padded_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        input_padded_5_address0 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        input_padded_5_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        input_padded_5_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        input_padded_5_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        input_padded_5_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        input_padded_5_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        input_padded_5_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        input_padded_5_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        input_padded_5_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        input_padded_5_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        input_padded_5_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        input_padded_5_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        input_padded_5_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        input_padded_5_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        input_padded_5_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        input_padded_5_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        input_padded_5_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        input_padded_5_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        input_padded_5_address0 = grp_conv1_f_fu_3412_input_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        input_padded_5_address0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_5_address0;
    end else begin
        input_padded_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        input_padded_5_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        input_padded_5_ce0 = grp_conv1_f_fu_3412_input_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        input_padded_5_ce0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_5_ce0;
    end else begin
        input_padded_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        input_padded_5_d0 = 1'd1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        input_padded_5_d0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_5_d0;
    end else begin
        input_padded_5_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        input_padded_5_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        input_padded_5_we0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_5_we0;
    end else begin
        input_padded_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        input_padded_6_address0 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        input_padded_6_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        input_padded_6_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        input_padded_6_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        input_padded_6_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        input_padded_6_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        input_padded_6_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        input_padded_6_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        input_padded_6_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        input_padded_6_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        input_padded_6_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        input_padded_6_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        input_padded_6_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        input_padded_6_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        input_padded_6_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        input_padded_6_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        input_padded_6_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        input_padded_6_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        input_padded_6_address0 = grp_conv1_f_fu_3412_input_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        input_padded_6_address0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_6_address0;
    end else begin
        input_padded_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        input_padded_6_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        input_padded_6_ce0 = grp_conv1_f_fu_3412_input_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        input_padded_6_ce0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_6_ce0;
    end else begin
        input_padded_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        input_padded_6_d0 = 1'd1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        input_padded_6_d0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_6_d0;
    end else begin
        input_padded_6_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        input_padded_6_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        input_padded_6_we0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_6_we0;
    end else begin
        input_padded_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        input_padded_7_address0 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        input_padded_7_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        input_padded_7_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        input_padded_7_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        input_padded_7_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        input_padded_7_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        input_padded_7_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        input_padded_7_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        input_padded_7_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        input_padded_7_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        input_padded_7_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        input_padded_7_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        input_padded_7_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        input_padded_7_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        input_padded_7_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        input_padded_7_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        input_padded_7_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        input_padded_7_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        input_padded_7_address0 = grp_conv1_f_fu_3412_input_8_address0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        input_padded_7_address0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_7_address0;
    end else begin
        input_padded_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        input_padded_7_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        input_padded_7_ce0 = grp_conv1_f_fu_3412_input_8_ce0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        input_padded_7_ce0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_7_ce0;
    end else begin
        input_padded_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        input_padded_7_d0 = 1'd1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        input_padded_7_d0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_7_d0;
    end else begin
        input_padded_7_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        input_padded_7_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        input_padded_7_we0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_7_we0;
    end else begin
        input_padded_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        input_padded_8_address0 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        input_padded_8_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        input_padded_8_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        input_padded_8_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        input_padded_8_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        input_padded_8_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        input_padded_8_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        input_padded_8_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        input_padded_8_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        input_padded_8_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        input_padded_8_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        input_padded_8_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        input_padded_8_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        input_padded_8_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        input_padded_8_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        input_padded_8_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        input_padded_8_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        input_padded_8_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        input_padded_8_address0 = grp_conv1_f_fu_3412_input_9_address0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        input_padded_8_address0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_8_address0;
    end else begin
        input_padded_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        input_padded_8_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        input_padded_8_ce0 = grp_conv1_f_fu_3412_input_9_ce0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        input_padded_8_ce0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_8_ce0;
    end else begin
        input_padded_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        input_padded_8_d0 = 1'd1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        input_padded_8_d0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_8_d0;
    end else begin
        input_padded_8_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        input_padded_8_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        input_padded_8_we0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_8_we0;
    end else begin
        input_padded_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        input_padded_9_address0 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        input_padded_9_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        input_padded_9_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        input_padded_9_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        input_padded_9_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        input_padded_9_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        input_padded_9_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        input_padded_9_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        input_padded_9_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        input_padded_9_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        input_padded_9_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        input_padded_9_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        input_padded_9_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        input_padded_9_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        input_padded_9_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        input_padded_9_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        input_padded_9_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        input_padded_9_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        input_padded_9_address0 = grp_conv1_f_fu_3412_input_10_address0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        input_padded_9_address0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_9_address0;
    end else begin
        input_padded_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        input_padded_9_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        input_padded_9_ce0 = grp_conv1_f_fu_3412_input_10_ce0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        input_padded_9_ce0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_9_ce0;
    end else begin
        input_padded_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        input_padded_9_d0 = 1'd1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        input_padded_9_d0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_9_d0;
    end else begin
        input_padded_9_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        input_padded_9_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        input_padded_9_we0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_9_we0;
    end else begin
        input_padded_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        input_padded_address0 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        input_padded_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        input_padded_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        input_padded_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        input_padded_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        input_padded_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        input_padded_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        input_padded_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        input_padded_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        input_padded_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        input_padded_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        input_padded_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        input_padded_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        input_padded_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        input_padded_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        input_padded_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        input_padded_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        input_padded_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        input_padded_address0 = grp_conv1_f_fu_3412_input_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        input_padded_address0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_address0;
    end else begin
        input_padded_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        input_padded_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        input_padded_ce0 = grp_conv1_f_fu_3412_input_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        input_padded_ce0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_ce0;
    end else begin
        input_padded_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        input_padded_d0 = 1'd1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        input_padded_d0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_d0;
    end else begin
        input_padded_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        input_padded_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        input_padded_we0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_we0;
    end else begin
        input_padded_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            if (((1'b0 == ap_block_state20_on_subcall_done) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            if (((grp_conv1_f_fu_3412_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            if (((grp_max_pool_16_16_s_fu_3488_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            if (((grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            if (((grp_conv2_f_fu_3560_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state28))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            if (((grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state30))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            if (((grp_bnn_xcel_Pipeline_outer_fu_4006_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state32))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            if (((grp_dense_512_256_s_fu_4015_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state34))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            if (((grp_sign_fu_4023_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state36))) begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end
        end
        ap_ST_fsm_state37 : begin
            if (((grp_dense_256_10_s_fu_4028_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state37))) begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            if (((grp_argmax_fu_4037_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state39))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state20_on_subcall_done = ((grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_ap_done == 1'b0) | (grp_initialize_padded_memory_16_10_0_s_fu_3370_ap_done == 1'b0));
end

assign grp_argmax_fu_4037_ap_start = grp_argmax_fu_4037_ap_start_reg;

assign grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_ap_start = grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_ap_start_reg;

assign grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_ap_start = grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_ap_start_reg;

assign grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_ap_start = grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_ap_start_reg;

assign grp_bnn_xcel_Pipeline_outer_fu_4006_ap_start = grp_bnn_xcel_Pipeline_outer_fu_4006_ap_start_reg;

assign grp_conv1_f_fu_3412_ap_start = grp_conv1_f_fu_3412_ap_start_reg;

assign grp_conv2_f_fu_3560_ap_start = grp_conv2_f_fu_3560_ap_start_reg;

assign grp_dense_256_10_s_fu_4028_ap_start = grp_dense_256_10_s_fu_4028_ap_start_reg;

assign grp_dense_512_256_s_fu_4015_ap_start = grp_dense_512_256_s_fu_4015_ap_start_reg;

assign grp_initialize_padded_memory_16_10_0_s_fu_3370_ap_start = grp_initialize_padded_memory_16_10_0_s_fu_3370_ap_start_reg;

assign grp_max_pool_16_16_s_fu_3488_ap_start = grp_max_pool_16_16_s_fu_3488_ap_start_reg;

assign grp_sign_fu_4023_ap_start = grp_sign_fu_4023_ap_start_reg;

assign input_0_address0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_0_address0;

assign input_0_ce0 = grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_0_ce0;

endmodule //dut_bnn_xcel
