R32(0x0000, RFM_NUM, r, frame_number)
R32(0x0004, GLB_STAT, rw, global_state)
R32(0x0008, FADDR, rw, function_address)
RES_1(0x000C)
R32(0x0010, IER, w, interrupt_enable)
R32(0x0014, IDR, w, interrupt_disable)
R32(0x0018, IMR, w, interrupt_mask)
R32(0x001C, ISR, r, interrupt_status)
R32(0x0020, ICR, w, interrupt_clear)
RES_1(0x0024)
R32(0x0028, RST_EP, rw, reset_endpoint)
RES_1(0x002C)
A32(0x0030, 8, CSR, rw, ep_csr)
A32(0x0050, 8, FDR, rw, ep_fifo)
RES_1(0x0070)
R32(0x0074, TXVC, rw, transceiver_ctrl)
RES(0x078, 0xFC)

