# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram
## Procedure
## Program:
/*
Program to implement the given logic function and to verify its operations in quartus using Verilog programming.

## Developed by: 
Nandakesore J

## RegisterNumber: 
23009689  

## Code :

![image](https://github.com/Nandakesore0210/Experiment--02-Implementation-of-combinational-logic-/assets/149365088/4c961eef-da72-4419-8cbe-1afb677fc44e)

RTL realization : 

![image](https://github.com/Nandakesore0210/Experiment--02-Implementation-of-combinational-logic-/assets/149365088/22dd2cc4-fbe2-4c48-89c0-eaeb1df6a2c8)

Timing Diagram :


## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
