INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Matteo/Desktop/Esercitazione3/opt_reordering_morepipe/opt_reordering_morepipe.sim/sim_1/impl/timing/xsim/TOP_1_RCA_TB_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX33
INFO: [VRFC 10-311] analyzing module TOP_1_RCA
INFO: [VRFC 10-311] analyzing module parity_check
INFO: [VRFC 10-311] analyzing module glbl
