/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [6:0] _02_;
  wire [7:0] _03_;
  wire [14:0] _04_;
  wire [2:0] _05_;
  reg [3:0] _06_;
  reg [2:0] _07_;
  wire [15:0] _08_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [7:0] celloutsig_0_16z;
  wire celloutsig_0_19z;
  wire [7:0] celloutsig_0_1z;
  wire [14:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_25z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [6:0] celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire [29:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_14z;
  wire [3:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [18:0] celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire [19:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [16:0] celloutsig_1_5z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_36z = celloutsig_0_0z ? celloutsig_0_22z : celloutsig_0_35z;
  assign celloutsig_0_5z = in_data[69] ? in_data[71] : celloutsig_0_1z[3];
  assign celloutsig_0_19z = celloutsig_0_11z ? _00_ : celloutsig_0_16z[1];
  assign celloutsig_0_25z = celloutsig_0_16z[7] ? celloutsig_0_16z[6] : celloutsig_0_14z;
  assign celloutsig_1_4z = ~celloutsig_1_0z[2];
  assign celloutsig_1_18z = ~((celloutsig_1_16z[3] | celloutsig_1_1z[3]) & celloutsig_1_14z);
  assign celloutsig_0_21z = ~((celloutsig_0_1z[3] | celloutsig_0_3z) & celloutsig_0_2z[5]);
  assign celloutsig_0_34z = _00_ | ~(celloutsig_0_6z[0]);
  assign celloutsig_1_14z = celloutsig_1_4z | ~(in_data[116]);
  assign celloutsig_0_0z = in_data[56] | in_data[31];
  assign celloutsig_0_14z = celloutsig_0_0z | celloutsig_0_7z;
  assign celloutsig_0_37z = { _02_[6:4], _00_, _02_[2], _01_, _02_[0] } + { celloutsig_0_21z, celloutsig_0_15z, celloutsig_0_25z, celloutsig_0_34z, celloutsig_0_6z };
  assign celloutsig_1_0z = in_data[171:169] + in_data[138:136];
  assign celloutsig_0_1z = { in_data[85:79], celloutsig_0_0z } + in_data[82:75];
  assign celloutsig_0_16z = celloutsig_0_1z + { _03_[7:2], celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_20z = { _03_[7:2], _04_[8:6], celloutsig_0_2z } + { celloutsig_0_4z[18:7], celloutsig_0_6z };
  always_ff @(posedge clkin_data[64], negedge clkin_data[128])
    if (!clkin_data[128]) _06_ <= 4'h0;
    else _06_ <= { celloutsig_1_3z[13], celloutsig_1_0z };
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _07_ <= 3'h0;
    else _07_ <= celloutsig_0_4z[11:9];
  reg [15:0] _27_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _27_ <= 16'h0000;
    else _27_ <= celloutsig_0_4z[20:5];
  assign { _08_[15], _03_[7:2], _04_[8:6], _05_[0], _08_[4:0] } = _27_;
  reg [6:0] _28_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _28_ <= 7'h00;
    else _28_ <= { celloutsig_0_2z[3:1], _07_, celloutsig_0_11z };
  assign { _02_[6:4], _00_, _02_[2], _01_, _02_[0] } = _28_;
  assign celloutsig_0_11z = celloutsig_0_2z[3:0] <= celloutsig_0_4z[29:26];
  assign celloutsig_1_1z = in_data[114:109] * { celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_2z = { celloutsig_1_0z[0], celloutsig_1_0z, celloutsig_1_0z } * { celloutsig_1_1z[5:2], celloutsig_1_0z };
  assign celloutsig_1_3z = { in_data[122:106], celloutsig_1_0z } * { in_data[184:168], celloutsig_1_0z };
  assign celloutsig_0_22z = { in_data[41:13], celloutsig_0_5z } != { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_21z, celloutsig_0_20z, celloutsig_0_0z, celloutsig_0_19z, celloutsig_0_16z, celloutsig_0_11z };
  assign celloutsig_1_16z = - celloutsig_1_5z[6:3];
  assign celloutsig_0_7z = celloutsig_0_3z & celloutsig_0_4z[14];
  assign celloutsig_0_3z = ~^ in_data[37:25];
  assign celloutsig_0_35z = ~^ { celloutsig_0_6z[2:1], celloutsig_0_12z };
  assign celloutsig_1_9z = ~^ celloutsig_1_3z[17:15];
  assign celloutsig_0_4z = { in_data[49:26], celloutsig_0_2z } <<< { in_data[35:8], celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_19z = { celloutsig_1_0z[0], celloutsig_1_14z, celloutsig_1_0z, _06_, _06_, celloutsig_1_14z, celloutsig_1_14z, _06_ } <<< { in_data[176:162], celloutsig_1_0z, celloutsig_1_9z };
  assign celloutsig_0_2z = celloutsig_0_1z[5:0] <<< { in_data[64:61], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_5z = { celloutsig_1_3z[14:4], celloutsig_1_0z, celloutsig_1_0z } - { celloutsig_1_2z[5:1], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_6z = in_data[62:60] - { celloutsig_0_4z[1:0], celloutsig_0_5z };
  assign celloutsig_0_12z = ~((celloutsig_0_5z & celloutsig_0_3z) | _05_[0]);
  assign celloutsig_0_15z = ~((celloutsig_0_0z & celloutsig_0_6z[2]) | celloutsig_0_5z);
  assign { _02_[3], _02_[1] } = { _00_, _01_ };
  assign _03_[1:0] = { celloutsig_0_7z, celloutsig_0_7z };
  assign { _04_[14:9], _04_[5:0] } = { _03_[7:2], celloutsig_0_2z };
  assign _05_[2:1] = _04_[7:6];
  assign _08_[14:5] = { _03_[7:2], _04_[8:6], _05_[0] };
  assign { out_data[128], out_data[114:96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_36z, celloutsig_0_37z };
endmodule
