var structstm32_1_1dev_1_1mcal_1_1dma_1_1DMAConfig =
[
    [ "bufferSize", "structstm32_1_1dev_1_1mcal_1_1dma_1_1DMAConfig.html#a94e3105178cad97b1c0ebf98257e9400", null ],
    [ "channel", "structstm32_1_1dev_1_1mcal_1_1dma_1_1DMAConfig.html#ac48ffd391e1e9035f69fc8247d0a90eb", null ],
    [ "channelPriority", "structstm32_1_1dev_1_1mcal_1_1dma_1_1DMAConfig.html#a3258bc8eba63946999028216c56150e3", null ],
    [ "destinationBaseAddr", "structstm32_1_1dev_1_1mcal_1_1dma_1_1DMAConfig.html#ab6ac9af300d1c66084dd229eea1f25e1", null ],
    [ "dir", "structstm32_1_1dev_1_1mcal_1_1dma_1_1DMAConfig.html#a49dc1b971da262688a102ce0f669721a", null ],
    [ "memIncrementState", "structstm32_1_1dev_1_1mcal_1_1dma_1_1DMAConfig.html#a54092b228f3e3ccde078d73ad32b4c7d", null ],
    [ "memoryDataSize", "structstm32_1_1dev_1_1mcal_1_1dma_1_1DMAConfig.html#a545c838861c6bc7c64efceaffc4b6ca4", null ],
    [ "mode", "structstm32_1_1dev_1_1mcal_1_1dma_1_1DMAConfig.html#a1bd5f38cd9f2f50b572e931861e3aefa", null ],
    [ "peripheralDataSize", "structstm32_1_1dev_1_1mcal_1_1dma_1_1DMAConfig.html#a6fbe5afa7ccba6cafab82e20b85bccc8", null ],
    [ "peripheralIncrementState", "structstm32_1_1dev_1_1mcal_1_1dma_1_1DMAConfig.html#a717067757fd1d2f90b8a532efc48b454", null ],
    [ "sourceBaseAddr", "structstm32_1_1dev_1_1mcal_1_1dma_1_1DMAConfig.html#adb179399544385ad7353feef987130e3", null ],
    [ "transCompleteInterrupt", "structstm32_1_1dev_1_1mcal_1_1dma_1_1DMAConfig.html#a315a37fb20ba48470e0b31dfe21d1394", null ],
    [ "transErrorInterrupt", "structstm32_1_1dev_1_1mcal_1_1dma_1_1DMAConfig.html#a15230ac47115c867735f3097095d6777", null ]
];