m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/FPGA/FPGA_text/14_simple_fsm/quartus_prj/simulation/modelsim
T_opt
Z1 !s110 1673019879
VL:g2gehfVOWV1Uk61HN]H1
04 13 4 work tb_simple_fsm fast 0
=1-f80dac57e236-63b841e7-244-2664
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z2 tCvgOpt 0
n@_opt
OL;O;10.5;63
vsimple_fsm
R1
!i10b 1
!s100 z^;W]Pz[]Y4?m^3OWBeZU2
IJUaE?J7;9_m=b]DhXQD9U0
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
w1673012871
8D:/FPGA/FPGA_text/14_simple_fsm/rtl/simple_fsm.v
FD:/FPGA/FPGA_text/14_simple_fsm/rtl/simple_fsm.v
L0 1
Z4 OL;L;10.5;63
r1
!s85 0
31
Z5 !s108 1673019879.000000
!s107 D:/FPGA/FPGA_text/14_simple_fsm/rtl/simple_fsm.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/FPGA/FPGA_text/14_simple_fsm/rtl|D:/FPGA/FPGA_text/14_simple_fsm/rtl/simple_fsm.v|
!i113 0
Z6 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -vlog01compat -work work +incdir+D:/FPGA/FPGA_text/14_simple_fsm/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vtb_simple_fsm
R1
!i10b 1
!s100 >U6ghcO]inS<RMQT?[2[E0
I^Gb9PdOFAmki]CEz6b_aa1
R3
R0
w1673019840
8D:/FPGA/FPGA_text/14_simple_fsm/quartus_prj/../sim/tb_simple_fsm.v
FD:/FPGA/FPGA_text/14_simple_fsm/quartus_prj/../sim/tb_simple_fsm.v
L0 2
R4
r1
!s85 0
31
R5
!s107 D:/FPGA/FPGA_text/14_simple_fsm/quartus_prj/../sim/tb_simple_fsm.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/FPGA/FPGA_text/14_simple_fsm/quartus_prj/../sim|D:/FPGA/FPGA_text/14_simple_fsm/quartus_prj/../sim/tb_simple_fsm.v|
!i113 0
R6
!s92 -vlog01compat -work work +incdir+D:/FPGA/FPGA_text/14_simple_fsm/quartus_prj/../sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
