<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3695" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3695{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_3695{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3695{left:244px;bottom:1141px;letter-spacing:-0.13px;}
#t4_3695{left:70px;bottom:1088px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t5_3695{left:70px;bottom:1071px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#t6_3695{left:70px;bottom:1054px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t7_3695{left:70px;bottom:1037px;letter-spacing:-0.14px;word-spacing:-0.9px;}
#t8_3695{left:70px;bottom:1020px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#t9_3695{left:70px;bottom:970px;letter-spacing:-0.09px;}
#ta_3695{left:156px;bottom:970px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tb_3695{left:70px;bottom:946px;letter-spacing:-0.15px;word-spacing:-1.05px;}
#tc_3695{left:70px;bottom:930px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#td_3695{left:70px;bottom:913px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#te_3695{left:70px;bottom:896px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tf_3695{left:70px;bottom:872px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tg_3695{left:70px;bottom:855px;letter-spacing:-0.15px;word-spacing:-0.77px;}
#th_3695{left:70px;bottom:838px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#ti_3695{left:70px;bottom:813px;letter-spacing:-0.17px;word-spacing:-1.3px;}
#tj_3695{left:70px;bottom:797px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tk_3695{left:70px;bottom:780px;letter-spacing:-0.19px;word-spacing:-0.49px;}
#tl_3695{left:70px;bottom:763px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tm_3695{left:70px;bottom:746px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tn_3695{left:70px;bottom:729px;letter-spacing:-0.16px;}
#to_3695{left:70px;bottom:679px;letter-spacing:-0.1px;}
#tp_3695{left:156px;bottom:679px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#tq_3695{left:70px;bottom:655px;letter-spacing:-0.17px;word-spacing:-0.62px;}
#tr_3695{left:70px;bottom:639px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#ts_3695{left:70px;bottom:622px;letter-spacing:-0.17px;word-spacing:-0.51px;}
#tt_3695{left:70px;bottom:605px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tu_3695{left:70px;bottom:588px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tv_3695{left:70px;bottom:571px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tw_3695{left:70px;bottom:547px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tx_3695{left:70px;bottom:530px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ty_3695{left:70px;bottom:513px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tz_3695{left:70px;bottom:496px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t10_3695{left:70px;bottom:446px;letter-spacing:-0.09px;}
#t11_3695{left:156px;bottom:446px;letter-spacing:-0.1px;}
#t12_3695{left:70px;bottom:422px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#t13_3695{left:70px;bottom:405px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t14_3695{left:70px;bottom:389px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t15_3695{left:70px;bottom:372px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#t16_3695{left:70px;bottom:346px;}
#t17_3695{left:96px;bottom:349px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t18_3695{left:70px;bottom:323px;}
#t19_3695{left:96px;bottom:326px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1a_3695{left:96px;bottom:309px;letter-spacing:-0.17px;word-spacing:-0.5px;}
#t1b_3695{left:70px;bottom:283px;}
#t1c_3695{left:96px;bottom:286px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t1d_3695{left:96px;bottom:270px;letter-spacing:-0.16px;word-spacing:-0.5px;}
#t1e_3695{left:70px;bottom:245px;letter-spacing:-0.15px;word-spacing:-0.95px;}
#t1f_3695{left:70px;bottom:228px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1g_3695{left:70px;bottom:212px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#t1h_3695{left:70px;bottom:187px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1i_3695{left:70px;bottom:163px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t1j_3695{left:233px;bottom:163px;letter-spacing:-0.16px;}
#t1k_3695{left:325px;bottom:163px;letter-spacing:-0.21px;}
#t1l_3695{left:383px;bottom:163px;}
#t1m_3695{left:396px;bottom:163px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t1n_3695{left:70px;bottom:138px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1o_3695{left:70px;bottom:121px;letter-spacing:-0.15px;word-spacing:-0.46px;}

.s1_3695{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3695{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3695{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3695{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3695{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_3695{font-size:14px;font-family:Verdana-Italic_b5x;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3695" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_b5x;
	src: url("fonts/Verdana-Italic_b5x.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3695Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3695" style="-webkit-user-select: none;"><object width="935" height="1210" data="3695/3695.svg" type="image/svg+xml" id="pdf3695" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3695" class="t s1_3695">Vol. 3B </span><span id="t2_3695" class="t s1_3695">18-63 </span>
<span id="t3_3695" class="t s2_3695">DEBUG, BRANCH PROFILE, TSC, AND INTEL® RESOURCE DIRECTOR TECHNOLOGY (INTEL® RDT) FEATURES </span>
<span id="t4_3695" class="t s3_3695">IA32_L2_QOS_CFG default values are all 0s at RESET, and the mask MSRs are all 1s. Hence all logical processors </span>
<span id="t5_3695" class="t s3_3695">are initialized in COS0 allocated with the entire L2 available and with CDP disabled, until software programs CAT </span>
<span id="t6_3695" class="t s3_3695">and CDP. The IA32_L2_QOS_CFG MSR is defined at the same scope as the L2 cache, typically at the module level </span>
<span id="t7_3695" class="t s3_3695">for Intel Atom processors for instance. In processors with multiple modules present it is recommended to program </span>
<span id="t8_3695" class="t s3_3695">the IA32_L2_QOS_CFG MSR consistently across all modules for simplicity. </span>
<span id="t9_3695" class="t s4_3695">18.19.6.1 </span><span id="ta_3695" class="t s4_3695">Mapping Between L2 CDP Masks and L2 CAT Masks </span>
<span id="tb_3695" class="t s3_3695">When CDP is enabled, the existing CAT mask MSR space is re-mapped to provide a code mask and a data mask per </span>
<span id="tc_3695" class="t s3_3695">COS. This remapping is the same as the remapping shown in Table 17-19 for L3 CDP, but for the L2 MSR block </span>
<span id="td_3695" class="t s3_3695">(IA32_L2_QOS_MASK_n) instead of the L3 MSR block (IA32_L3_QOS_MASK_n). The same code / data mask </span>
<span id="te_3695" class="t s3_3695">mapping algorithm applies to remapping the MSR block between code and data masks. </span>
<span id="tf_3695" class="t s3_3695">As with L3 CDP, when L2 CDP is enabled, each COS is mapped 1:2 with mask MSRs, with one mask enabling </span>
<span id="tg_3695" class="t s3_3695">programmatic control over data fill location and one mask enabling control over code placement. A variety of over- </span>
<span id="th_3695" class="t s3_3695">lapped and isolated mask configurations are possible (see the example in Figure 18-29). </span>
<span id="ti_3695" class="t s3_3695">Mask MSR field definitions for L2 CDP remain the same as for L2 CAT. Capacity masks must be formed of contiguous </span>
<span id="tj_3695" class="t s3_3695">set bits, with a length of 1 bit or longer and should not exceed the maximum mask length specified in CPUID. As </span>
<span id="tk_3695" class="t s3_3695">examples, valid masks on a cache with max bitmask length of 16b (from CPUID) include 0xFFFF, 0xFF00, 0x00FF, </span>
<span id="tl_3695" class="t s3_3695">0x00F0, 0x0001, 0x0003, and so on. Maximum valid mask lengths are unchanged whether CDP is enabled or </span>
<span id="tm_3695" class="t s3_3695">disabled, and writes of invalid mask values may lead to undefined behavior. Writes to reserved bits will generate </span>
<span id="tn_3695" class="t s3_3695">#GP(0). </span>
<span id="to_3695" class="t s4_3695">18.19.6.2 </span><span id="tp_3695" class="t s4_3695">Common L2 and L3 CDP Programming Considerations </span>
<span id="tq_3695" class="t s3_3695">Before enabling or disabling L2 or L3 CDP, software should write all 1's to all of the corresponding CAT/CDP masks </span>
<span id="tr_3695" class="t s3_3695">to ensure proper behavior (e.g., the IA32_L3_QOS_Mask_n set of MSRs for the L3 CAT feature). When enabling </span>
<span id="ts_3695" class="t s3_3695">CDP, software should also ensure that only COS number which are valid in CDP operation is used, otherwise unde- </span>
<span id="tt_3695" class="t s3_3695">fined behavior may result. For instance in a case with 16 CAT COS, since COS are reduced by half when CDP is </span>
<span id="tu_3695" class="t s3_3695">enabled, software should ensure that only COS 0-7 are in use before enabling CDP (along with writing 1's to all </span>
<span id="tv_3695" class="t s3_3695">mask bits before enabling or disabling CDP). </span>
<span id="tw_3695" class="t s3_3695">Software should also account for the fact that mask interpretations change when CDP is enabled or disabled, </span>
<span id="tx_3695" class="t s3_3695">meaning for instance that a CAT mask for a given COS may become a code mask for a different Class of Service </span>
<span id="ty_3695" class="t s3_3695">when CDP is enabled. In order to simplify this behavior and prevent unintended remapping software should </span>
<span id="tz_3695" class="t s3_3695">consider resetting all threads to COS[0] before enabling or disabling CDP. </span>
<span id="t10_3695" class="t s4_3695">18.19.6.3 </span><span id="t11_3695" class="t s4_3695">Cache Allocation Technology Dynamic Configuration </span>
<span id="t12_3695" class="t s3_3695">All Resource Director Technology (RDT) interfaces including the IA32_PQR_ASSOC MSR, CAT/CDP masks, MBA </span>
<span id="t13_3695" class="t s3_3695">delay values and CQM/MBM registers are accessible and modifiable at any time during execution using </span>
<span id="t14_3695" class="t s3_3695">RDMSR/WRMSR unless otherwise noted. When writing to these MSRs a #GP(0) will be generated if any of the </span>
<span id="t15_3695" class="t s3_3695">following conditions occur: </span>
<span id="t16_3695" class="t s5_3695">• </span><span id="t17_3695" class="t s3_3695">A reserved bit is modified, </span>
<span id="t18_3695" class="t s5_3695">• </span><span id="t19_3695" class="t s3_3695">Accessing a QOS mask register outside the supported COS (the max COS number is specified in </span>
<span id="t1a_3695" class="t s3_3695">CPUID.(EAX=10H, ECX=ResID):EDX[15:0]), or </span>
<span id="t1b_3695" class="t s5_3695">• </span><span id="t1c_3695" class="t s3_3695">Writing a COS greater than the supported maximum (specified as the maximum value of CPUID.(EAX=10H, </span>
<span id="t1d_3695" class="t s3_3695">ECX=ResID):EDX[15:0] for all valid ResID values) is written to the IA32_PQR_ASSOC.CLOS field. </span>
<span id="t1e_3695" class="t s3_3695">When CDP is enabled, specifying a COS value in IA32_PQR_ASSOC.COS outside of the lower half of the COS space </span>
<span id="t1f_3695" class="t s3_3695">will cause undefined performance impact to code and data fetches due to MSR space re-indexing into code/data </span>
<span id="t1g_3695" class="t s3_3695">masks when CDP is enabled. </span>
<span id="t1h_3695" class="t s3_3695">When reading the IA32_PQR_ASSOC register the currently programmed COS on the core will be returned. </span>
<span id="t1i_3695" class="t s3_3695">When reading an IA32_</span><span id="t1j_3695" class="t s6_3695">resourceType</span><span id="t1k_3695" class="t s3_3695">_MASK_</span><span id="t1l_3695" class="t s6_3695">n </span><span id="t1m_3695" class="t s3_3695">register the current capacity bit mask for COS 'n' will be returned. </span>
<span id="t1n_3695" class="t s3_3695">As noted previously, software should minimize migrations of COS across logical processors (across threads or </span>
<span id="t1o_3695" class="t s3_3695">cores), as a reduction in the accuracy of the Cache Allocation feature may result if COS are migrated frequently. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
