{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 27 09:52:50 2023 " "Info: Processing started: Wed Sep 27 09:52:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off BinCntr -c BinCntr --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off BinCntr -c BinCntr --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 16 " "Info: Parallel compilation is enabled and will use 4 of the 16 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "BinCntr.vhd" "" { Text "D:/NSU/FPGA/BinCntr/BinCntr.vhd" 15 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Trig_Array\[6\] " "Info: Detected ripple clock \"Trig_Array\[6\]\" as buffer" {  } { { "BinCntr.vhd" "" { Text "D:/NSU/FPGA/BinCntr/BinCntr.vhd" 36 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Trig_Array\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Trig_Array\[5\] " "Info: Detected ripple clock \"Trig_Array\[5\]\" as buffer" {  } { { "BinCntr.vhd" "" { Text "D:/NSU/FPGA/BinCntr/BinCntr.vhd" 36 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Trig_Array\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Trig_Array\[4\] " "Info: Detected ripple clock \"Trig_Array\[4\]\" as buffer" {  } { { "BinCntr.vhd" "" { Text "D:/NSU/FPGA/BinCntr/BinCntr.vhd" 36 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Trig_Array\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Trig_Array\[3\] " "Info: Detected ripple clock \"Trig_Array\[3\]\" as buffer" {  } { { "BinCntr.vhd" "" { Text "D:/NSU/FPGA/BinCntr/BinCntr.vhd" 36 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Trig_Array\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Trig_Array\[2\] " "Info: Detected ripple clock \"Trig_Array\[2\]\" as buffer" {  } { { "BinCntr.vhd" "" { Text "D:/NSU/FPGA/BinCntr/BinCntr.vhd" 36 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Trig_Array\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Trig_Array\[1\] " "Info: Detected ripple clock \"Trig_Array\[1\]\" as buffer" {  } { { "BinCntr.vhd" "" { Text "D:/NSU/FPGA/BinCntr/BinCntr.vhd" 36 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Trig_Array\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Trig_Array\[0\] " "Info: Detected ripple clock \"Trig_Array\[0\]\" as buffer" {  } { { "BinCntr.vhd" "" { Text "D:/NSU/FPGA/BinCntr/BinCntr.vhd" 28 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Trig_Array\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register Trig_Array\[0\] Trig_Array\[0\] 500.0 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 500.0 MHz between source register \"Trig_Array\[0\]\" and destination register \"Trig_Array\[0\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.396 ns + Longest register register " "Info: + Longest register to register delay is 0.396 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Trig_Array\[0\] 1 REG LCFF_X6_Y24_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y24_N17; Fanout = 3; REG Node = 'Trig_Array\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Trig_Array[0] } "NODE_NAME" } } { "BinCntr.vhd" "" { Text "D:/NSU/FPGA/BinCntr/BinCntr.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.241 ns) 0.241 ns Trig_Array\[0\]~32 2 COMB LCCOMB_X6_Y24_N16 1 " "Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X6_Y24_N16; Fanout = 1; COMB Node = 'Trig_Array\[0\]~32'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.241 ns" { Trig_Array[0] Trig_Array[0]~32 } "NODE_NAME" } } { "BinCntr.vhd" "" { Text "D:/NSU/FPGA/BinCntr/BinCntr.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.396 ns Trig_Array\[0\] 3 REG LCFF_X6_Y24_N17 3 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X6_Y24_N17; Fanout = 3; REG Node = 'Trig_Array\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Trig_Array[0]~32 Trig_Array[0] } "NODE_NAME" } } { "BinCntr.vhd" "" { Text "D:/NSU/FPGA/BinCntr/BinCntr.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.396 ns ( 100.00 % ) " "Info: Total cell delay = 0.396 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { Trig_Array[0] Trig_Array[0]~32 Trig_Array[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.396 ns" { Trig_Array[0] {} Trig_Array[0]~32 {} Trig_Array[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.241ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.337 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.337 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns clk 1 CLK PIN_F16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_F16; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "BinCntr.vhd" "" { Text "D:/NSU/FPGA/BinCntr/BinCntr.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.618 ns) 2.337 ns Trig_Array\[0\] 2 REG LCFF_X6_Y24_N17 3 " "Info: 2: + IC(0.892 ns) + CELL(0.618 ns) = 2.337 ns; Loc. = LCFF_X6_Y24_N17; Fanout = 3; REG Node = 'Trig_Array\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { clk Trig_Array[0] } "NODE_NAME" } } { "BinCntr.vhd" "" { Text "D:/NSU/FPGA/BinCntr/BinCntr.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.445 ns ( 61.83 % ) " "Info: Total cell delay = 1.445 ns ( 61.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.892 ns ( 38.17 % ) " "Info: Total interconnect delay = 0.892 ns ( 38.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.337 ns" { clk Trig_Array[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.337 ns" { clk {} clk~combout {} Trig_Array[0] {} } { 0.000ns 0.000ns 0.892ns } { 0.000ns 0.827ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.337 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.337 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns clk 1 CLK PIN_F16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_F16; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "BinCntr.vhd" "" { Text "D:/NSU/FPGA/BinCntr/BinCntr.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.618 ns) 2.337 ns Trig_Array\[0\] 2 REG LCFF_X6_Y24_N17 3 " "Info: 2: + IC(0.892 ns) + CELL(0.618 ns) = 2.337 ns; Loc. = LCFF_X6_Y24_N17; Fanout = 3; REG Node = 'Trig_Array\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { clk Trig_Array[0] } "NODE_NAME" } } { "BinCntr.vhd" "" { Text "D:/NSU/FPGA/BinCntr/BinCntr.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.445 ns ( 61.83 % ) " "Info: Total cell delay = 1.445 ns ( 61.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.892 ns ( 38.17 % ) " "Info: Total interconnect delay = 0.892 ns ( 38.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.337 ns" { clk Trig_Array[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.337 ns" { clk {} clk~combout {} Trig_Array[0] {} } { 0.000ns 0.000ns 0.892ns } { 0.000ns 0.827ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.337 ns" { clk Trig_Array[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.337 ns" { clk {} clk~combout {} Trig_Array[0] {} } { 0.000ns 0.000ns 0.892ns } { 0.000ns 0.827ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "BinCntr.vhd" "" { Text "D:/NSU/FPGA/BinCntr/BinCntr.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "BinCntr.vhd" "" { Text "D:/NSU/FPGA/BinCntr/BinCntr.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { Trig_Array[0] Trig_Array[0]~32 Trig_Array[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.396 ns" { Trig_Array[0] {} Trig_Array[0]~32 {} Trig_Array[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.241ns 0.155ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.337 ns" { clk Trig_Array[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.337 ns" { clk {} clk~combout {} Trig_Array[0] {} } { 0.000ns 0.000ns 0.892ns } { 0.000ns 0.827ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Trig_Array[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { Trig_Array[0] {} } {  } {  } "" } } { "BinCntr.vhd" "" { Text "D:/NSU/FPGA/BinCntr/BinCntr.vhd" 28 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk q\[7\] Trig_Array\[7\] 10.776 ns register " "Info: tco from clock \"clk\" to destination pin \"q\[7\]\" through register \"Trig_Array\[7\]\" is 10.776 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 10.191 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 10.191 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns clk 1 CLK PIN_F16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_F16; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "BinCntr.vhd" "" { Text "D:/NSU/FPGA/BinCntr/BinCntr.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.712 ns) 2.431 ns Trig_Array\[0\] 2 REG LCFF_X6_Y24_N17 3 " "Info: 2: + IC(0.892 ns) + CELL(0.712 ns) = 2.431 ns; Loc. = LCFF_X6_Y24_N17; Fanout = 3; REG Node = 'Trig_Array\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.604 ns" { clk Trig_Array[0] } "NODE_NAME" } } { "BinCntr.vhd" "" { Text "D:/NSU/FPGA/BinCntr/BinCntr.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.227 ns) + CELL(0.712 ns) 3.370 ns Trig_Array\[1\] 3 REG LCFF_X6_Y24_N7 3 " "Info: 3: + IC(0.227 ns) + CELL(0.712 ns) = 3.370 ns; Loc. = LCFF_X6_Y24_N7; Fanout = 3; REG Node = 'Trig_Array\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.939 ns" { Trig_Array[0] Trig_Array[1] } "NODE_NAME" } } { "BinCntr.vhd" "" { Text "D:/NSU/FPGA/BinCntr/BinCntr.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.561 ns) + CELL(0.712 ns) 4.643 ns Trig_Array\[2\] 4 REG LCFF_X6_Y21_N17 3 " "Info: 4: + IC(0.561 ns) + CELL(0.712 ns) = 4.643 ns; Loc. = LCFF_X6_Y21_N17; Fanout = 3; REG Node = 'Trig_Array\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { Trig_Array[1] Trig_Array[2] } "NODE_NAME" } } { "BinCntr.vhd" "" { Text "D:/NSU/FPGA/BinCntr/BinCntr.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.544 ns) + CELL(0.712 ns) 5.899 ns Trig_Array\[3\] 5 REG LCFF_X6_Y19_N17 3 " "Info: 5: + IC(0.544 ns) + CELL(0.712 ns) = 5.899 ns; Loc. = LCFF_X6_Y19_N17; Fanout = 3; REG Node = 'Trig_Array\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.256 ns" { Trig_Array[2] Trig_Array[3] } "NODE_NAME" } } { "BinCntr.vhd" "" { Text "D:/NSU/FPGA/BinCntr/BinCntr.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.227 ns) + CELL(0.712 ns) 6.838 ns Trig_Array\[4\] 6 REG LCFF_X6_Y19_N7 3 " "Info: 6: + IC(0.227 ns) + CELL(0.712 ns) = 6.838 ns; Loc. = LCFF_X6_Y19_N7; Fanout = 3; REG Node = 'Trig_Array\[4\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.939 ns" { Trig_Array[3] Trig_Array[4] } "NODE_NAME" } } { "BinCntr.vhd" "" { Text "D:/NSU/FPGA/BinCntr/BinCntr.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.506 ns) + CELL(0.712 ns) 8.056 ns Trig_Array\[5\] 7 REG LCFF_X9_Y19_N17 3 " "Info: 7: + IC(0.506 ns) + CELL(0.712 ns) = 8.056 ns; Loc. = LCFF_X9_Y19_N17; Fanout = 3; REG Node = 'Trig_Array\[5\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.218 ns" { Trig_Array[4] Trig_Array[5] } "NODE_NAME" } } { "BinCntr.vhd" "" { Text "D:/NSU/FPGA/BinCntr/BinCntr.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.578 ns) + CELL(0.712 ns) 9.346 ns Trig_Array\[6\] 8 REG LCFF_X9_Y20_N19 3 " "Info: 8: + IC(0.578 ns) + CELL(0.712 ns) = 9.346 ns; Loc. = LCFF_X9_Y20_N19; Fanout = 3; REG Node = 'Trig_Array\[6\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { Trig_Array[5] Trig_Array[6] } "NODE_NAME" } } { "BinCntr.vhd" "" { Text "D:/NSU/FPGA/BinCntr/BinCntr.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.227 ns) + CELL(0.618 ns) 10.191 ns Trig_Array\[7\] 9 REG LCFF_X9_Y20_N21 2 " "Info: 9: + IC(0.227 ns) + CELL(0.618 ns) = 10.191 ns; Loc. = LCFF_X9_Y20_N21; Fanout = 2; REG Node = 'Trig_Array\[7\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.845 ns" { Trig_Array[6] Trig_Array[7] } "NODE_NAME" } } { "BinCntr.vhd" "" { Text "D:/NSU/FPGA/BinCntr/BinCntr.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.429 ns ( 63.09 % ) " "Info: Total cell delay = 6.429 ns ( 63.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.762 ns ( 36.91 % ) " "Info: Total interconnect delay = 3.762 ns ( 36.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.191 ns" { clk Trig_Array[0] Trig_Array[1] Trig_Array[2] Trig_Array[3] Trig_Array[4] Trig_Array[5] Trig_Array[6] Trig_Array[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.191 ns" { clk {} clk~combout {} Trig_Array[0] {} Trig_Array[1] {} Trig_Array[2] {} Trig_Array[3] {} Trig_Array[4] {} Trig_Array[5] {} Trig_Array[6] {} Trig_Array[7] {} } { 0.000ns 0.000ns 0.892ns 0.227ns 0.561ns 0.544ns 0.227ns 0.506ns 0.578ns 0.227ns } { 0.000ns 0.827ns 0.712ns 0.712ns 0.712ns 0.712ns 0.712ns 0.712ns 0.712ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "BinCntr.vhd" "" { Text "D:/NSU/FPGA/BinCntr/BinCntr.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.491 ns + Longest register pin " "Info: + Longest register to pin delay is 0.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Trig_Array\[7\] 1 REG LCFF_X9_Y20_N21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y20_N21; Fanout = 2; REG Node = 'Trig_Array\[7\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Trig_Array[7] } "NODE_NAME" } } { "BinCntr.vhd" "" { Text "D:/NSU/FPGA/BinCntr/BinCntr.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.491 ns) + CELL(0.000 ns) 0.491 ns q\[7\] 2 PIN LCCOMB_X5_Y20_N14 0 " "Info: 2: + IC(0.491 ns) + CELL(0.000 ns) = 0.491 ns; Loc. = LCCOMB_X5_Y20_N14; Fanout = 0; PIN Node = 'q\[7\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.491 ns" { Trig_Array[7] q[7] } "NODE_NAME" } } { "BinCntr.vhd" "" { Text "D:/NSU/FPGA/BinCntr/BinCntr.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.491 ns ( 100.00 % ) " "Info: Total interconnect delay = 0.491 ns ( 100.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.491 ns" { Trig_Array[7] q[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.491 ns" { Trig_Array[7] {} q[7] {} } { 0.000ns 0.491ns } { 0.000ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.191 ns" { clk Trig_Array[0] Trig_Array[1] Trig_Array[2] Trig_Array[3] Trig_Array[4] Trig_Array[5] Trig_Array[6] Trig_Array[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.191 ns" { clk {} clk~combout {} Trig_Array[0] {} Trig_Array[1] {} Trig_Array[2] {} Trig_Array[3] {} Trig_Array[4] {} Trig_Array[5] {} Trig_Array[6] {} Trig_Array[7] {} } { 0.000ns 0.000ns 0.892ns 0.227ns 0.561ns 0.544ns 0.227ns 0.506ns 0.578ns 0.227ns } { 0.000ns 0.827ns 0.712ns 0.712ns 0.712ns 0.712ns 0.712ns 0.712ns 0.712ns 0.618ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.491 ns" { Trig_Array[7] q[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.491 ns" { Trig_Array[7] {} q[7] {} } { 0.000ns 0.491ns } { 0.000ns 0.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_UNUSED" "" "Info: Parallel compilation was enabled but no parallel operations were performed" {  } {  } 0 0 "Parallel compilation was enabled but no parallel operations were performed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "198 " "Info: Peak virtual memory: 198 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 27 09:52:50 2023 " "Info: Processing ended: Wed Sep 27 09:52:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
