<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN"
  "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en">
<head>
<meta name="generator" content="jemdoc, see http://jemdoc.jaboc.net/" />
<meta name="keywords" content="Yuzhe Ma, CUHK-CSE" />
<meta name="description" content="Yuzhe Ma's Homepage, CUHK-CSE" />
<meta http-equiv="Content-Type" content="text/html;charset=utf-8" />
<link rel="stylesheet" href="jemdoc.css" type="text/css" />
<link rel="shortcut icon" href="img/cuhk_logo.png" />
<link rel="stylesheet" href="css/jemdoc.css" type="text/css" />
<link rel="stylesheet" href="css/jemdoc_yuzhe.css" type="text/css" />
<link rel="stylesheet" href="ccs/myMiddle.css" type="text/css" />
<title>Su ZHENG -- CSE CUHK</title>
</head>
<body>
<div id="layout-content">
<table class="imgtable"><tr><td>
<img src="img/su-zheng-cropped.jpg" alt="" width="150px" height="Su ZHENG" />&nbsp;</td>
<td align="left"><h1>Su ZHENG (鄭溯)</h1>
<p><b>Ph.D. Student</b>  
<a href="http://www.cse.cuhk.edu.hk">Department of Computer Science and Engineering</a> <br />
<a href="http://www.cuhk.edu.hk/english/index.html">The Chinese University of Hong Kong</a> <br />
<b>Supervisor</b>: <a href="http://www.cse.cuhk.edu.hk/~byu/">Prof. Bei YU</a> and <a href="https://www.erg.cuhk.edu.hk/erg/DeanMessage/">Prof. Martin D.F. Wong</a> <br />
<b>Email</b>:szheng22@cse.cuhk.edu.hk<br /></p>
<p><a href="https://github.com/shelljane" target="<u>blank"><img src="img/github-3.png" height=30></a>  <a href="https://scholar.google.com/citations?hl=en&user=imuy2mcAAAAJ&view_op=list_works&sortby=pubdate" target="<u>blank"><img src="img/scholar.png" height=30></a> <br />           </p>
</td></tr></table>
<h2>Biography</h2>
<p>I am a fourth-year Ph.D. Student at <a href="http://www.cse.cuhk.edu.hk">the Department of Computer Science and Engineering</a>, <a href="http://www.cuhk.edu.hk">the Chinese University of Hong Kong (CUHK)</a>,
under the supervision of <a href="http://www.cse.cuhk.edu.hk/~byu/">Prof. Bei YU</a> and <a href="https://www.erg.cuhk.edu.hk/erg/DeanMessage/">Prof. Martin D.F. Wong</a> since Fall 2022. Prior to that, I obtained my B.Eng. and M.S. degree from <a href="https://www.fudan.edu.cn/">Fudan University</a> under the supervision of <a href="https://sme.fudan.edu.cn/60/3c/c31133a352316/page.htm">Prof. Lingli Wang</a> in 2015-2022. 
I also spent one year as a visiting scholar in <a href="https://vast.cs.ucla.edu/people/faculty/jason-cong">Prof. Jason Cong</a>’s lab at UCLA, during 2024.09-2025.09.<br /></p>
<p>My research interest is to solve critical problems in electronic design automation (EDA) with advanced artificial intelligence (AI) methods. 
Besides research, I love playing the piano and listening to classical music in my spare time.</p>
<h2>Recent News</h2>
<div class="infoblock">
<div class="blockcontent">
<ul>
<li><p>Feb/2026: <b>Congratulation!</b> Our work DR. OPC has been accepted by DAC 2026!</p>
</li>
<li><p>Apr/2025: <b>Congratulation!</b> Our work on pattern database has been accepted by TCAD!</p>
</li>
<li><p>Feb/2025: <b>Congratulation!</b> Our work on curvilinear OPC has been accepted by DAC 2025!</p>
</li>
<li><p>Jan/2025: <b>Congratulation!</b> Our work on congestion prediction has been accepted by TCAD!</p>
</li>
<li><p>Sep/2024: <b>Congratulation!</b> Our work on Neural ODE has been accepted by NeurIPS 2024!</p>
</li>
<li><p>Feb/2024: <b>Congratulation!</b> Our work on LLM for EDA has been accepted by TCAD!</p>
</li>
<li><p>Feb/2024: <b>Congratulation!</b> Our work on mask optimization and pattern generation has been accepted by DAC 2024!</p>
</li>
</ul>
</div></div>
<h2>Research Interest</h2>
<ul>
<li><p>AI in Electronic Design Automation</p>
</li>
<li><p>Optical Proximity Correction</p>
</li>
<li><p>VLSI Placement</p>
</li>
<li><p>Design Space Exploration</p>
</li>
<li><p>Coarse Grained Reconfigurable Arrays</p>
</li>
<li><p>Approximate Computing</p>
</li>
</ul>
<h2>Conference Papers</h2>
<ul>
<li><p>[C23] <b>Su Zheng</b>, Xinyun Zhang, Bei Yu, Martin Wong, &ldquo;DR. OPC: Differentiable Rasterization for Advanced Optical Proximity Correction&rdquo;, ACM/IEEE Design Automation Conference (DAC), Long Beach, Jul. 26–29, 2026.
</p>
</li>
<li><p>[C22] <b>Su Zheng</b>, Xiaoxiao Liang, Ziyang Yu, Yuzhe Ma, Bei Yu and Martin Wong, &ldquo;Curvilinear Optical Proximity Correction via Cardinal Spline&rdquo;, ACM/IEEE Design Automation Conference (DAC), San Francisco, Jun. 22–25, 2025. 
</p>
</li>
<li><p>[C21] <b>Su Zheng</b>, Yuzhe Ma, Bei Yu, Martin Wong, &ldquo;EMOGen: Enhancing Mask Optimization via Pattern Generation&rdquo;, ACM/IEEE Design Automation Conference (DAC), San Francisco, Jun. 23–27, 2024. 
</p>
</li>
<li><p>[C20] <b>Su Zheng</b>, Lancheng Zou, Siting Liu, Yibo Lin, Bei Yu, Martin Wong, &ldquo;Mitigating Distribution Shift for Congestion Optimization in Global Placement&rdquo;, ACM/IEEE Design Automation Conference (DAC), San Francisco, Jul. 09–13, 2023. 
</p>
</li>
<li><p>[C19] <b>Su Zheng</b>, Zhengqi Gao, Fan-Keng Sun, Duane S. Boning, Bei Yu, Martin D. Wong, &ldquo;Improving Neural ODE Training with Temporal Adaptive Batch Normalization&rdquo;, Neural Information Processing Systems (NeurIPS), Vancouver, Dec. 09–15, 2024. 
</p>
</li>
<li><p>[C18] <b>Su Zheng</b>, Haoyu Yang, Binwu Zhu, Bei Yu, Martin D.F. Wong, &ldquo;LithoBench: Benchmarking AI Computational Lithography for Semiconductor Manufacturing&rdquo;, Neural Information Processing Systems (NeurIPS), New Orleans, Dec. 10–16, 2023. 
</p>
</li>
<li><p>[C17] <b>Su Zheng</b>, Ziyang Yu, Bei Yu, Martin Wong, &ldquo;Scalable Second-Order Optimizer for Full-Chip Inverse Lithography Techniques&rdquo;, IEEE/ACM Proceedings Design, Automation and Test in Europe (DATE), Verona, Italy, Apr. 20–22, 2026.
</p>
</li>
<li><p>[C16] <b>Su Zheng</b>, Lancheng Zou, Peng XU, Siting Liu, Bei Yu, Martin Wong, &ldquo;Lay-Net: Grafting Netlist Knowledge on Layout-Based Congestion Prediction&rdquo;, IEEE/ACM International Conference on Computer-Aided Design (ICCAD), San Francisco, Oct. 29–Nov. 02, 2023. 
</p>
</li>
<li><p>[C15] <b>Su Zheng</b>, Gang Xiao, Ge Yan, Meng Dong, Hong Chen, Yuzhe Ma, Bei Yu, Martin Wong, &ldquo;Model-based OPC Extension in OpenILT&rdquo;, International Symposium of EDA (ISEDA), May 10–13, 2024. 
</p>
</li>
<li><p>[C14] <b>Su Zheng</b>, Bei Yu, Martin Wong, &ldquo;OpenILT: An Open Source Inverse Lithography Technique Framework&rdquo;, IEEE International Conference on ASIC (ASICON), Nanjing, Oct. 24–27, 2023. (Invited Paper)
</p>
</li>
<li><p>[C13] <b>Su Zheng</b>, Jiadong Qian, Hao Zhou, Lingli Wang, &ldquo;GRAEBO: FPGA General Routing Architecture Exploration via Bayesian Optimization,&rdquo; The International Conference on Field-Programmable Logic and Applications (FPL), 2022. 
</p>
</li>
<li><p>[C12] <b>Su Zheng</b>, Zhen Li, Yao Lu, Jingbo Gao, Jide Zhang and Lingli Wang, &ldquo;HEAM: High-Efficiency Approximate Multiplier optimization for Deep Neural Networks,&rdquo; 2022 IEEE International Symposium on Circuits and Systems (ISCAS), 2022. (<a href="https://github.com/shelljane/HEAM">code</a>)
</p>
</li>
<li><p>[C11] <b>Su Zheng</b>, Kaisen Zhang, Yaoguang Tian, Wenbo Yin, Lingli Wang and Xuegong Zhou, &ldquo;FastCGRA: A Modeling, Evaluation, and Exploration Platform for Large-Scale Coarse-Grained Reconfigurable Arrays,&rdquo; International Conference on Field-Programmable Technology (ICFPT), 2021. 
</p>
</li>
<li><p>[C10] <b>Su Zheng</b>, Jialin Chen and Lingli Wang, &ldquo;Targeted Black-Box Adversarial Attack Method for Image Classification Models,&rdquo; 2019 International Joint Conference on Neural Networks (IJCNN), 2019. (<a href="https://github.com/shelljane/targeted-black-box-attack">code</a>)
</p>
</li>
<li><p>[C9] Ziyang Yu, Shuo Yin, <b>Su Zheng</b>, Xiaoxiao Liang, Yuzhe Ma, Bei Yu, &ldquo;Coordinated Clip-Wise Gradient Scheduling for Full-Chip ILT via Policy Learning&rdquo;, ACM/IEEE Design Automation Conference (DAC), Long Beach, Jul. 26–29, 2026.
</p>
</li>
<li><p>[C8] Ziyang Yu, Peng Xu, <b>Su Zheng</b>, Siyuan Xu, Hao Geng, Bei Yu, Martin D.F. Wong, &ldquo;CausalTuner: Will Causality Help High-Dimensional EDA Tool Parameter Tuning&rdquo;, IEEE/ACM Asian and South Pacific Design Automation Conference (ASPDAC), Hong Kong, Jan. 19–22, 2026. 
</p>
</li>
<li><p>[C7] Shuo Yin, <b>Su Zheng</b>, Ziyang Yu, Bei Yu, &ldquo;TorchLitho 2.0: Ultrafast Differentiable Lithography Simulation Engine&rdquo;, IEEE International Conference on ASIC (ASICON), Kunming, Oct. 21–24, 2025. (Invited Paper)
</p>
</li>
<li><p>[C6] Zixiao Wang, Jieya Zhou, <b>Su Zheng</b>, Shuo Yin, Kaichao Liang, Shoubo Hu, Xiao Chen, Bei Yu, &ldquo;TorchResist: Open-source differentiable resist simulator&rdquo;, SPIE Advanced Lithography + Patterning, San Jose, Feb. 23–27, 2025. 
</p>
</li>
<li><p>[C5] Peng Xu, <b>Su Zheng</b>, Yuyang Ye, Chen Bai, Siyuan Xu, Hao Geng, Tsung-Yi Ho, Bei Yu, &ldquo;RankTuner: When Design Tool Parameter Tuning Meets Preference Bayesian Optimization&rdquo;, IEEE/ACM International Conference on Computer-Aided Design (ICCAD), New Jersey, Oct. 27–31, 2024. 
</p>
</li>
<li><p>[C4] Xinyun Zhang, <b>Su Zheng</b>, Guojin Chen, Binwu Zhu, Hong Xu, Bei Yu, &ldquo;Fracturing-aware Curvilinear ILT via Circular E-beam Mask Writer&rdquo;, ACM/IEEE Design Automation Conference (DAC), San Francisco, Jun. 23–27, 2024.
</p>
</li>
<li><p>[C3] Shixin Chen, <b>Su Zheng</b>, Chen Bai, Wenqian Zhao, Shuo Yin, Yang Bai, Bei Yu, &ldquo;SoC-Tuner: An Importance-guided Exploration Framework for DNN-targeting SoC Design&rdquo;, IEEE/ACM Asian and South Pacific Design Automation Conference (ASPDAC), South Korea, Jan. 22–25, 2024. 
</p>
</li>
<li><p>[C2] Zhuolun He, Haoyuan Wu, Xinyun Zhang, Xufeng Yao, <b>Su Zheng</b>, Haisheng Zheng and Bei Yu, &ldquo;ChatEDA: A Large Language Model Powered Autonomous Agent for EDA&rdquo;, ACM/IEEE Workshop on Machine Learning for CAD (MLCAD), Utah, Sep. 11-13, 2023. 
</p>
</li>
<li><p>[C1] Yao Lu, Jide Zhang, <b>Su Zheng</b>, Zhen Li, Lingli Wang, &ldquo;Low Error-Rate Approximate Multiplier Design for DNNs with Hardware-Driven Co-Optimization,&rdquo; 2022 IEEE International Symposium on Circuits and Systems (ISCAS), 2022.</p>
</li>
</ul>
<h2>Journal Papers</h2>
<ul>
<li><p>[J19] <b>Su Zheng</b>, Zhengqi Gao, Fan-Keng Sun, Duane S. Boning, Ron Rohrer, Bei Yu, Martin D.F. Wong, &ldquo;KirchhoffNet: End-to-End Analog Circuit Acceleration for ODE-Based Neural Networks&rdquo;, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2026. 
</p>
</li>
<li><p>[J18] <b>Su Zheng</b>, Wenqian Zhao, Shuyuan Sun, Fan Yang, Bei Yu, Martin D.F. Wong, &ldquo;Streamlining Computational Lithography with Efficient Pattern Database&rdquo;, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), vol. 44, no. 11, pp. 4263–4275, 2025. 
</p>
</li>
<li><p>[J17] <b>Su Zheng</b>, Bei Yu, Martin Wong, &ldquo;Accelet: Hardware-software Co-design of Chiplet-based DNN Accelerators&rdquo;, ACM Transactions on Design Automation of Electronic Systems (TODAES), 2026. 
</p>
</li>
<li><p>[J16] <b>Su Zheng</b>, Hao Geng, Chen Bai, Bei Yu, Martin Wong, &ldquo;Boosting VLSI Design Flow Parameter Tuning with Random Embedding and Multi-objective Trust-region Bayesian Optimization&rdquo;, ACM Transactions on Design Automation of Electronic Systems (TODAES), vol. 28, no. 05, pp. 1–23, 2023. 
</p>
</li>
<li><p>[J15] Peng Xu, Rong Sun, <b>Su Zheng</b>, Song Chen, Qi Xu, Bei Yu, &ldquo;DaVinci: Performance-Driven Analog Routing via Multi-modality Guidance Prediction&rdquo;, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2026.
</p>
</li>
<li><p>[J14] Xinyun Zhang, Yuyang Chen, Yiwen Wu, <b>Su Zheng</b>, Ran Chen, Min Li, Hao Geng, Binwu Zhu, Mingxuan Yuan, Bei Yu, &ldquo;From Contrastive to Generative Alignment: Large-Scale Hierarchical Multi-Modal Pre-training for Hotspot Detection&rdquo;, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2026.
</p>
</li>
<li><p>[J13] Shuo Yin, Ziyang Yu, Wenqian Zhao, Lancheng Zou, Jiahao Xu, <b>Su Zheng</b>, Yuzhe Ma, Tsung-Yi Ho, Bei Yu, &ldquo;FuILT-S: Full Chip ILT With Unified Boundary Healing and SRAF Co-Optimization&rdquo;, ACM Transactions on Design Automation of Electronic Systems (TODAES), 2026.
</p>
</li>
<li><p>[J12] Donger Luo, Qi Sun, Peng Xu, <b>Su Zheng</b>, Qi Xu, Tinghuan Chen, Bei Yu, Hao Geng, &ldquo;Attention-Based EDA Tool Parameter Explorer: From Hybrid Parameters to Multi-QoR Metrics&rdquo;, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), vol. 45, no. 02, pp. 691–704, 2025. 
</p>
</li>
<li><p>[J11] Peng Xu, <b>Su Zheng</b>, Yuyang Ye, Chen Bai, Siyuan Xu, Hao Geng, Tsung-Yi Ho, Bei Yu, &ldquo;RankTuner: When Design Tool Parameter Tuning Meets Preference Bayesian Optimization&rdquo;, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2025.
</p>
</li>
<li><p>[J10] Yuyang Chen, Qi Sun, <b>Su Zheng</b>, Xinyun Zhang, Bei Yu, Hao Geng, &ldquo;HyDAS: Hybrid Domain Deformed Attention for Selective Hotspot Detection&rdquo;, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2025.
</p>
</li>
<li><p>[J9] Peng Xu, <b>Su Zheng</b>, Mingzi Wang, Ziyang Yu, Shixin Chen, Tinghuan Chen, Keren Zhu, Tsung-Yi Ho, Bei Yu, &ldquo;Rank-DSE: Neural Pareto Comparator of Microarchitecture Design Space Exploration&rdquo;, ACM Transactions on Design Automation of Electronic Systems (TODAES), vol. 30, no. 05, pp. 71:1–71:24, 2025. 
</p>
</li>
<li><p>[J8] Binwu Zhu, <b>Su Zheng</b>, Yuzhe Ma, Bei Yu, Martin Wong, &ldquo;Bridging Hotspot Detection and Mask Optimization via Domain-Crossing Masked Layout Modeling&rdquo;, ACM Transactions on Design Automation of Electronic Systems (TODAES), vol. 30, no. 04, pp. 54:1–54:20, 2025. 
</p>
</li>
<li><p>[J7] Lancheng Zou, <b>Su Zheng</b>, Peng Xu, Siting Liu, Bei Yu, Martin D.F. Wong, &ldquo;Lay-Net: Grafting Netlist Knowledge on Layout-Based Congestion Prediction&rdquo;, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), vol. 44, no. 07, pp. 2627–2640, 2025. 
</p>
</li>
<li><p>[J6] Ziyang Yu, <b>Su Zheng</b>, Wenqian Zhao, Shuo Yin, Xiaoxiao Liang, Guojin Chen, Yuzhe Ma, Bei Yu, Martin D.F. Wong, &ldquo;RuleLearner: OPC Rule Extraction from Inverse Lithography Technique Engine&rdquo;, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), vol. 44, no. 05, pp. 1915–1927, 2025. 
</p>
</li>
<li><p>[J5] Haoyuan Wu, Zhuolun He, Xinyun Zhang, Xufeng Yao, <b>Su Zheng</b>, Haisheng Zheng, Bei Yu, &ldquo;ChatEDA: A Large Language Model Powered Autonomous Agent for EDA&rdquo;, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), vol. 43, no. 10, pp. 3184–3197, 2024. 
</p>
</li>
<li><p>[J4] Shixin Chen, Shanyi Li, Zhen Zhuang, <b>Su Zheng</b>, Zheng Liang, Tsung-Yi Ho, Bei Yu, Alberto L. Sangiovanni-Vincentelli, &ldquo;Floorplet: Performance-aware Floorplan Framework for Chiplet Integration&rdquo;, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), vol. 43, no. 06, pp. 1638–1649, 2024. 
</p>
</li>
<li><p>[J3] Binwu Zhu, <b>Su Zheng</b>, Ziyang Yu, Guojin Chen, Yuzhe Ma, Fan Yang, Bei Yu, Martin Wong, &ldquo;L2O-ILT: Learning to Optimize Inverse Lithography Techniques&rdquo;, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), vol. 43, no. 03, pp. 944–955, 2024. 
</p>
</li>
<li><p>[J2] Sichao Chen, Chang Cai, <b>Su Zheng</b>, Jiangnan Li, Guowei Zhu, Jingyuan Li, Yazhou Yan, Yuan Dai, Wenbo Yin, Lingli Wang, &ldquo;HierCGRA: A Novel Framework for Large-Scale CGRA with Hierarchical Modeling and Automated Design Space Exploration&rdquo;, ACM Transactions on Reconfigurable Technology and Systems (TRETS), 2024
</p>
</li>
<li><p>[J1] Zhen Li, <b>Su Zheng</b>, Jide Zhang, Yao Lu, Jingbo Gao, Jun Tao, Lingli Wang, &ldquo;Adaptable Approximate Multiplier Design Based on Input Distribution and Polarity,&rdquo; in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 30, no. 12, pp. 1813-1826, Dec. 2022. </p>
</li>
</ul>
<h2>Education</h2>
<ul>
<li><p>Ph.D.,   Department of Computer Science and Engineering, The Chinese University of Hong Kong (CUHK), Aug/2022 - Now</p>
</li>
<li><p>M.S.,    State Key Laboratory of ASIC &amp; System, Fudan University (FDU), Sep/2019 - Jun/2022</p>
</li>
<li><p>B.Eng. (Elite Engineering Honor Degree, <b>Rank 1st</b>), School of Microelectronics, Fudan University (FDU), Sep/2015 - Jun/2019</p>
</li>
</ul>
<h2>Projects</h2>
<ul>
<li><p><a href="https://github.com/shelljane/lithobench">LithoBench</a>, an open-source dataset for AI-driven computation lithography. </p>
</li>
<li><p><a href="https://github.com/OpenOPC/OpenILT">OpenILT</a>, an open-source inverse lithography technology platform. </p>
</li>
<li><p><a href="https://github.com/ShiningSord/TorchResist">TorchResist</a>, an open-source litho-resist simulator, lead by Zixiao Wang. </p>
</li>
<li><p><a href="https://github.com/ChayCai/HierCGRA">FastCGRA</a>, a platform for large-scale CGRA, <b>40k+ lines of C++ code</b>, also named HierCGRA. Thanks for Chang's efforts!</p>
</li>
<li><p><a href="https://github.com/shelljane/SimpleCGRA">SimpleCGRA</a>, a simple and efficient CGRA platform, implemented with Python and LLVM. </p>
</li>
<li><p><a href="https://github.com/shelljane/ApproxFlow">ApproxFlow</a>, an approximate multiplier design and evaluation platform for deep learning, <b>10k+ lines of C++ code</b>. </p>
</li>
<li><p><a href="https://github.com/shelljane/targeted-black-box-attack">Black-box-attack</a>, a targeted black-box adversarial attack method for image classification models. </p>
</li>
</ul>
<h2>Selected Awards</h2>
<table id="noborder">
<tr class="r1"><td class="c1">Third Place (4/25),                </td><td class="c2">EDAthon 2023                             </td><td class="c3">2023     </td></tr>
<tr class="r2"><td class="c1">Full Postgraduate Studentship,     </td><td class="c2">The Chinese University of Hong Kong,     </td><td class="c3">2022-2026</td></tr>
<tr class="r3"><td class="c1">First Class Scholarship,           </td><td class="c2">Fudan University,                        </td><td class="c3">2015-2018</td></tr>
<tr class="r4"><td class="c1">
</td></tr></table>
<h2>Skills</h2>
<ul>
<li><p>Languages: C/C++, Python, Verilog, Perl, Haskell, Matlab, R, Java </p>
</li>
<li><p>Tools    : PyTorch, Tensorflow, Caffe, Vivado, LaTeX</p>
</li>
<li><p>Hobbies  : Piano, Classical Music</p>
</li>
</ul>
</div>
<a title="web analytics" href="http://statcounter.com/"target="_blank"><img
src="//c.statcounter.com/11380057/0/ac5ac440/0/" alt="web
analytics" style="border:none;"></a>
</body>
</html>
