//////////////////////////////////////////////////
// Title:   in_hdlc
// Author:  Karianne Krokan Kragseth
// Date:    20.10.2017
//////////////////////////////////////////////////

interface in_hdlc ();
  //Tb
  int ErrCntAssertions; //concurrent error count

  //INPUT/OUTPUT SIGNALS
  //Clock and reset
  logic Clk;
  logic Rst;

  // Address
  logic [2:0] Address;
  logic       WriteEnable;
  logic       ReadEnable;
  logic [7:0] DataIn;
  logic [7:0] DataOut;

  // TX
  logic Tx;
  logic TxEN;

  // RX
  logic Rx;
  logic RxEN;

  //INTERNAL SIGNALS
  // Rx
  logic       Rx_ValidFrame;
  logic       Rx_WrBuff;
  logic       Rx_EoF;
  logic       Rx_AbortSignal;
  logic       Rx_StartZeroDetect;
  logic       Rx_FrameError;
  logic       Rx_StartFCS;
  logic       Rx_StopFCS;
  logic [7:0] Rx_Data;
  logic       Rx_NewByte;
  logic       Rx_FlagDetect;
  logic       Rx_AbortDetect;
  logic       RxD;
  logic       Rx_FCSerr;
  logic       Rx_Ready;
  logic [7:0] Rx_FrameSize;
  logic       Rx_Overflow;
  logic [7:0] Rx_DataBuffOut;
  logic       Rx_FCSen;
  logic       Rx_RdBuff;
  logic       Rx_Drop;
  logic       ZeroDetect;

  //Tx
  logic Tx_ValidFrame;
  logic Tx_AbortedTrans;
  logic Tx_WriteFCS;
  logic Tx_InitZero;
  logic Tx_StartFCS;
  logic Tx_RdBuff;
  logic Tx_NewByte;
  logic Tx_FCSDone;
  logic [7:0] Tx_Data;
  logic Tx_Done;
  logic Tx_Full;
  logic Tx_DataAvail;
  logic [7:0] Tx_FrameSize;
  logic [127:0][7:0] Tx_DataArray;
  logic [7:0] Tx_DataOutBuff;
  logic Tx_WrBuff;
  logic Tx_Enable;
  logic [7:0] Tx_DataInBuff;
  logic Tx_AbortFrame;

endinterface
