// Seed: 2407142885
module module_0 (
    output wire id_0
    , id_7,
    input  wire id_1,
    input  tri  id_2,
    input  tri1 id_3,
    input  tri  id_4,
    output tri0 id_5
);
  wire id_8;
  ;
  assign module_2.id_38 = 0;
  assign module_1.id_3  = 0;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    input wor id_2,
    input wire id_3,
    input supply1 id_4,
    output tri0 id_5
);
  logic id_7 = id_7;
  module_0 modCall_1 (
      id_5,
      id_1,
      id_4,
      id_2,
      id_3,
      id_5
  );
endmodule
module module_2 (
    output uwire id_0,
    output wor id_1,
    output tri id_2,
    input wire id_3,
    input wand id_4,
    output tri0 id_5,
    output wand id_6,
    input tri1 id_7,
    output uwire id_8,
    input tri0 id_9,
    input tri id_10,
    input wor id_11,
    input supply1 id_12,
    input uwire id_13,
    output tri1 id_14,
    input wire id_15,
    output logic id_16,
    input wand id_17,
    output tri0 id_18,
    input tri0 id_19,
    input supply0 id_20,
    input tri1 id_21,
    input wor id_22,
    input tri id_23,
    input wire id_24,
    input uwire id_25,
    input wand id_26,
    input tri0 id_27,
    output tri0 id_28,
    output tri0 id_29,
    input wor id_30,
    input wand id_31,
    output tri0 id_32,
    input wire id_33,
    input wor id_34,
    input wor id_35,
    input supply0 id_36,
    input wor id_37,
    input wor id_38,
    input supply0 id_39,
    output supply1 id_40
);
  assign id_16 = -1;
  module_0 modCall_1 (
      id_40,
      id_7,
      id_17,
      id_33,
      id_27,
      id_32
  );
  initial id_16 = -1;
  or primCall (
      id_32,
      id_26,
      id_27,
      id_24,
      id_38,
      id_7,
      id_3,
      id_34,
      id_30,
      id_12,
      id_23,
      id_33,
      id_19,
      id_37,
      id_10,
      id_15,
      id_4,
      id_25,
      id_21,
      id_17,
      id_36,
      id_9,
      id_20,
      id_31,
      id_11,
      id_39,
      id_13,
      id_22,
      id_35
  );
endmodule
