
*** Running vivado
    with args -log adc_sequence2_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source adc_sequence2_top.tcl


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Mon Aug 25 16:28:50 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source adc_sequence2_top.tcl -notrace
create_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1487.418 ; gain = 15.902 ; free physical = 261 ; free virtual = 10310
Command: read_checkpoint -auto_incremental -incremental /home/psh/work/project_9/project_9.srcs/utils_1/imports/synth_1/dht11_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/psh/work/project_9/project_9.srcs/utils_1/imports/synth_1/dht11_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top adc_sequence2_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 230865
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2096.289 ; gain = 420.766 ; free physical = 1774 ; free virtual = 11321
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'adc_sequence2_top' [/home/psh/work/project_9/project_9.srcs/sources_1/new/test_top.v:913]
INFO: [Synth 8-6157] synthesizing module 'xadc_joystic' [/home/psh/work/project_9/project_9.gen/sources_1/ip/xadc_joystic/xadc_joystic.v:50]
INFO: [Synth 8-6157] synthesizing module 'XADC' [/home/psh/tools/Vivado/2024.2/scripts/rt/data/unisim_comp.v:154822]
	Parameter INIT_40 bound to: 16'b0011000000000000 
	Parameter INIT_41 bound to: 16'b0010000100001111 
	Parameter INIT_42 bound to: 16'b0000010000000000 
	Parameter INIT_48 bound to: 16'b0000000000000000 
	Parameter INIT_49 bound to: 16'b0100000001000000 
	Parameter INIT_4A bound to: 16'b0000000000000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101011111100100 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101000110011 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101001011000110 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-6155] done synthesizing module 'XADC' (0#1) [/home/psh/tools/Vivado/2024.2/scripts/rt/data/unisim_comp.v:154822]
INFO: [Synth 8-6155] done synthesizing module 'xadc_joystic' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/ip/xadc_joystic/xadc_joystic.v:50]
WARNING: [Synth 8-7071] port 'di_in' of module 'xadc_joystic' is unconnected for instance 'joystick' [/home/psh/work/project_9/project_9.srcs/sources_1/new/test_top.v:931]
WARNING: [Synth 8-7071] port 'dwe_in' of module 'xadc_joystic' is unconnected for instance 'joystick' [/home/psh/work/project_9/project_9.srcs/sources_1/new/test_top.v:931]
WARNING: [Synth 8-7071] port 'busy_out' of module 'xadc_joystic' is unconnected for instance 'joystick' [/home/psh/work/project_9/project_9.srcs/sources_1/new/test_top.v:931]
WARNING: [Synth 8-7071] port 'drdy_out' of module 'xadc_joystic' is unconnected for instance 'joystick' [/home/psh/work/project_9/project_9.srcs/sources_1/new/test_top.v:931]
WARNING: [Synth 8-7071] port 'eos_out' of module 'xadc_joystic' is unconnected for instance 'joystick' [/home/psh/work/project_9/project_9.srcs/sources_1/new/test_top.v:931]
WARNING: [Synth 8-7071] port 'alarm_out' of module 'xadc_joystic' is unconnected for instance 'joystick' [/home/psh/work/project_9/project_9.srcs/sources_1/new/test_top.v:931]
WARNING: [Synth 8-7071] port 'vp_in' of module 'xadc_joystic' is unconnected for instance 'joystick' [/home/psh/work/project_9/project_9.srcs/sources_1/new/test_top.v:931]
WARNING: [Synth 8-7071] port 'vn_in' of module 'xadc_joystic' is unconnected for instance 'joystick' [/home/psh/work/project_9/project_9.srcs/sources_1/new/test_top.v:931]
WARNING: [Synth 8-7023] instance 'joystick' of module 'xadc_joystic' has 19 connections declared, but only 11 given [/home/psh/work/project_9/project_9.srcs/sources_1/new/test_top.v:931]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_p' [/home/psh/work/project_9/project_9.srcs/sources_1/new/exam02_sequential_logic2.v:252]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_p' (0#1) [/home/psh/work/project_9/project_9.srcs/sources_1/new/exam02_sequential_logic2.v:252]
WARNING: [Synth 8-7071] port 'n_edge' of module 'edge_detector_p' is unconnected for instance 'echo_ed' [/home/psh/work/project_9/project_9.srcs/sources_1/new/test_top.v:949]
WARNING: [Synth 8-7023] instance 'echo_ed' of module 'edge_detector_p' has 5 connections declared, but only 4 given [/home/psh/work/project_9/project_9.srcs/sources_1/new/test_top.v:949]
INFO: [Synth 8-155] case statement is not full and has no default [/home/psh/work/project_9/project_9.srcs/sources_1/new/test_top.v:962]
INFO: [Synth 8-6157] synthesizing module 'bin_to_dec' [/home/psh/work/project_9/project_9.srcs/sources_1/new/exam02_sequential_logic2.v:304]
INFO: [Synth 8-6155] done synthesizing module 'bin_to_dec' (0#1) [/home/psh/work/project_9/project_9.srcs/sources_1/new/exam02_sequential_logic2.v:304]
WARNING: [Synth 8-689] width (6) of port connection 'bin' does not match port width (12) of module 'bin_to_dec' [/home/psh/work/project_9/project_9.srcs/sources_1/new/test_top.v:971]
WARNING: [Synth 8-689] width (8) of port connection 'bcd' does not match port width (16) of module 'bin_to_dec' [/home/psh/work/project_9/project_9.srcs/sources_1/new/test_top.v:971]
WARNING: [Synth 8-689] width (6) of port connection 'bin' does not match port width (12) of module 'bin_to_dec' [/home/psh/work/project_9/project_9.srcs/sources_1/new/test_top.v:972]
WARNING: [Synth 8-689] width (8) of port connection 'bcd' does not match port width (16) of module 'bin_to_dec' [/home/psh/work/project_9/project_9.srcs/sources_1/new/test_top.v:972]
INFO: [Synth 8-6157] synthesizing module 'fnd_cntr' [/home/psh/work/project_9/project_9.srcs/sources_1/new/controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'anode_selector' [/home/psh/work/project_9/project_9.srcs/sources_1/new/exam02_sequential_logic2.v:329]
INFO: [Synth 8-226] default block is never used [/home/psh/work/project_9/project_9.srcs/sources_1/new/exam02_sequential_logic2.v:334]
INFO: [Synth 8-6155] done synthesizing module 'anode_selector' (0#1) [/home/psh/work/project_9/project_9.srcs/sources_1/new/exam02_sequential_logic2.v:329]
INFO: [Synth 8-155] case statement is not full and has no default [/home/psh/work/project_9/project_9.srcs/sources_1/new/controller.v:46]
INFO: [Synth 8-6157] synthesizing module 'seg_decoder' [/home/psh/work/project_9/project_9.srcs/sources_1/new/exam02_sequential_logic2.v:344]
INFO: [Synth 8-226] default block is never used [/home/psh/work/project_9/project_9.srcs/sources_1/new/exam02_sequential_logic2.v:349]
INFO: [Synth 8-6155] done synthesizing module 'seg_decoder' (0#1) [/home/psh/work/project_9/project_9.srcs/sources_1/new/exam02_sequential_logic2.v:344]
INFO: [Synth 8-6155] done synthesizing module 'fnd_cntr' (0#1) [/home/psh/work/project_9/project_9.srcs/sources_1/new/controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'pwm_Nfreq_Nstep' [/home/psh/work/project_9/project_9.srcs/sources_1/new/controller.v:914]
	Parameter duty_step_N bound to: 128 - type: integer 
WARNING: [Synth 8-7071] port 'p_edge' of module 'edge_detector_p' is unconnected for instance 'pwm_freqX128_ed' [/home/psh/work/project_9/project_9.srcs/sources_1/new/controller.v:955]
WARNING: [Synth 8-7023] instance 'pwm_freqX128_ed' of module 'edge_detector_p' has 5 connections declared, but only 4 given [/home/psh/work/project_9/project_9.srcs/sources_1/new/controller.v:955]
INFO: [Synth 8-6155] done synthesizing module 'pwm_Nfreq_Nstep' (0#1) [/home/psh/work/project_9/project_9.srcs/sources_1/new/controller.v:914]
WARNING: [Synth 8-689] width (8) of port connection 'duty' does not match port width (32) of module 'pwm_Nfreq_Nstep' [/home/psh/work/project_9/project_9.srcs/sources_1/new/test_top.v:984]
WARNING: [Synth 8-689] width (8) of port connection 'duty' does not match port width (32) of module 'pwm_Nfreq_Nstep' [/home/psh/work/project_9/project_9.srcs/sources_1/new/test_top.v:985]
INFO: [Synth 8-6155] done synthesizing module 'adc_sequence2_top' (0#1) [/home/psh/work/project_9/project_9.srcs/sources_1/new/test_top.v:913]
WARNING: [Synth 8-3848] Net led in module/entity adc_sequence2_top does not have driver. [/home/psh/work/project_9/project_9.srcs/sources_1/new/test_top.v:922]
WARNING: [Synth 8-7129] Port led[15] in module adc_sequence2_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[14] in module adc_sequence2_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[13] in module adc_sequence2_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[12] in module adc_sequence2_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[11] in module adc_sequence2_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[10] in module adc_sequence2_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[9] in module adc_sequence2_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[8] in module adc_sequence2_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[7] in module adc_sequence2_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[6] in module adc_sequence2_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[5] in module adc_sequence2_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[4] in module adc_sequence2_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[3] in module adc_sequence2_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[2] in module adc_sequence2_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[1] in module adc_sequence2_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[0] in module adc_sequence2_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2172.258 ; gain = 496.734 ; free physical = 1660 ; free virtual = 11229
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2190.070 ; gain = 514.547 ; free physical = 1658 ; free virtual = 11227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2190.070 ; gain = 514.547 ; free physical = 1658 ; free virtual = 11227
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2196.008 ; gain = 0.000 ; free physical = 1659 ; free virtual = 11228
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/ip/xadc_joystic/xadc_joystic.xdc] for cell 'joystick/inst'
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/ip/xadc_joystic/xadc_joystic.xdc] for cell 'joystick/inst'
Parsing XDC File [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[1]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_r'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sg90'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/adc_sequence2_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/adc_sequence2_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/psh/work/project_9/project_9.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/psh/work/project_9/project_9.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/psh/work/project_9/project_9.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/adc_sequence2_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/adc_sequence2_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2335.820 ; gain = 0.000 ; free physical = 1677 ; free virtual = 11237
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2335.820 ; gain = 0.000 ; free physical = 1677 ; free virtual = 11237
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2335.820 ; gain = 660.297 ; free physical = 1699 ; free virtual = 11259
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2343.824 ; gain = 668.301 ; free physical = 1699 ; free virtual = 11259
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for joystick/inst. (constraint file  /home/psh/work/project_9/project_9.runs/synth_1/dont_touch.xdc, line 12).
Applied set_property KEEP_HIERARCHY = SOFT for joystick. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2343.824 ; gain = 668.301 ; free physical = 1699 ; free virtual = 11259
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2343.824 ; gain = 668.301 ; free physical = 1708 ; free virtual = 11269
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 72    
	   2 Input    3 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 54    
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 6     
	   5 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port led[15] in module adc_sequence2_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[14] in module adc_sequence2_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[13] in module adc_sequence2_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[12] in module adc_sequence2_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[11] in module adc_sequence2_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[10] in module adc_sequence2_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[9] in module adc_sequence2_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[8] in module adc_sequence2_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[7] in module adc_sequence2_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[6] in module adc_sequence2_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[5] in module adc_sequence2_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[4] in module adc_sequence2_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[3] in module adc_sequence2_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[2] in module adc_sequence2_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[1] in module adc_sequence2_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[0] in module adc_sequence2_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2343.824 ; gain = 668.301 ; free physical = 1741 ; free virtual = 11306
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 2371.824 ; gain = 696.301 ; free physical = 1706 ; free virtual = 11279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 2395.855 ; gain = 720.332 ; free physical = 1684 ; free virtual = 11257
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 2395.855 ; gain = 720.332 ; free physical = 1684 ; free virtual = 11257
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 2547.668 ; gain = 872.145 ; free physical = 1545 ; free virtual = 11135
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 2547.668 ; gain = 872.145 ; free physical = 1545 ; free virtual = 11135
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 2547.668 ; gain = 872.145 ; free physical = 1545 ; free virtual = 11135
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 2547.668 ; gain = 872.145 ; free physical = 1545 ; free virtual = 11135
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 2547.668 ; gain = 872.145 ; free physical = 1545 ; free virtual = 11135
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 2547.668 ; gain = 872.145 ; free physical = 1545 ; free virtual = 11135
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    77|
|3     |LUT1   |     2|
|4     |LUT2   |   265|
|5     |LUT3   |    24|
|6     |LUT4   |     8|
|7     |LUT5   |    18|
|8     |LUT6   |     9|
|9     |MUXF7  |     3|
|10    |XADC   |     1|
|11    |FDCE   |   158|
|12    |FDRE   |    17|
|13    |IBUF   |     6|
|14    |OBUF   |    14|
|15    |OBUFT  |    16|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 2547.668 ; gain = 872.145 ; free physical = 1545 ; free virtual = 11135
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 2547.668 ; gain = 726.395 ; free physical = 1545 ; free virtual = 11135
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 2547.676 ; gain = 872.145 ; free physical = 1545 ; free virtual = 11135
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2547.676 ; gain = 0.000 ; free physical = 1545 ; free virtual = 11135
INFO: [Netlist 29-17] Analyzing 81 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2603.695 ; gain = 0.000 ; free physical = 1695 ; free virtual = 11261
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 351eb478
INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 59 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:59 ; elapsed = 00:00:53 . Memory (MB): peak = 2603.695 ; gain = 1101.434 ; free physical = 1695 ; free virtual = 11261
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1755.775; main = 1755.775; forked = 397.003
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3264.723; main = 2603.699; forked = 1049.801
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2627.707 ; gain = 0.000 ; free physical = 1695 ; free virtual = 11261
INFO: [Common 17-1381] The checkpoint '/home/psh/work/project_9/project_9.runs/synth_1/adc_sequence2_top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file adc_sequence2_top_utilization_synth.rpt -pb adc_sequence2_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Aug 25 16:30:14 2025...
