INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/Scaricati/boundary_scan_chain.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity boundary_scan_chain
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sources_1/new/connection.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Sender_receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/Scaricati/contatore_modulo_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity contatore_modulo_2n
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/Scaricati/latch_d_en.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity latch_d_en
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sources_1/new/receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sources_1/new/transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Transmitter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sim_1/new/test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Sender_Receiver_testbench
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sources_1/new/Transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sim_1/new/test_ricezione.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_ricezione
ERROR: [VRFC 10-91] clk_period is not declared [/home/saverio/zybo/UART/UART.srcs/sim_1/new/test_ricezione.vhd:61]
ERROR: [VRFC 10-2123] 0 definitions of operator "/" match here [/home/saverio/zybo/UART/UART.srcs/sim_1/new/test_ricezione.vhd:61]
ERROR: [VRFC 10-91] clk_period is not declared [/home/saverio/zybo/UART/UART.srcs/sim_1/new/test_ricezione.vhd:63]
ERROR: [VRFC 10-2123] 0 definitions of operator "/" match here [/home/saverio/zybo/UART/UART.srcs/sim_1/new/test_ricezione.vhd:63]
ERROR: [VRFC 10-91] clk_period is not declared [/home/saverio/zybo/UART/UART.srcs/sim_1/new/test_ricezione.vhd:68]
ERROR: [VRFC 10-2123] 0 definitions of operator "*" match here [/home/saverio/zybo/UART/UART.srcs/sim_1/new/test_ricezione.vhd:68]
ERROR: [VRFC 10-91] clk_period is not declared [/home/saverio/zybo/UART/UART.srcs/sim_1/new/test_ricezione.vhd:70]
ERROR: [VRFC 10-2123] 0 definitions of operator "*" match here [/home/saverio/zybo/UART/UART.srcs/sim_1/new/test_ricezione.vhd:70]
ERROR: [VRFC 10-91] clk_period is not declared [/home/saverio/zybo/UART/UART.srcs/sim_1/new/test_ricezione.vhd:72]
ERROR: [VRFC 10-2123] 0 definitions of operator "*" match here [/home/saverio/zybo/UART/UART.srcs/sim_1/new/test_ricezione.vhd:72]
ERROR: [VRFC 10-91] clk_period is not declared [/home/saverio/zybo/UART/UART.srcs/sim_1/new/test_ricezione.vhd:74]
ERROR: [VRFC 10-2123] 0 definitions of operator "*" match here [/home/saverio/zybo/UART/UART.srcs/sim_1/new/test_ricezione.vhd:74]
ERROR: [VRFC 10-91] clk_period is not declared [/home/saverio/zybo/UART/UART.srcs/sim_1/new/test_ricezione.vhd:76]
ERROR: [VRFC 10-2123] 0 definitions of operator "*" match here [/home/saverio/zybo/UART/UART.srcs/sim_1/new/test_ricezione.vhd:76]
ERROR: [VRFC 10-91] clk_period is not declared [/home/saverio/zybo/UART/UART.srcs/sim_1/new/test_ricezione.vhd:78]
ERROR: [VRFC 10-2123] 0 definitions of operator "*" match here [/home/saverio/zybo/UART/UART.srcs/sim_1/new/test_ricezione.vhd:78]
ERROR: [VRFC 10-91] clk_period is not declared [/home/saverio/zybo/UART/UART.srcs/sim_1/new/test_ricezione.vhd:80]
ERROR: [VRFC 10-2123] 0 definitions of operator "*" match here [/home/saverio/zybo/UART/UART.srcs/sim_1/new/test_ricezione.vhd:80]
ERROR: [VRFC 10-91] clk_period is not declared [/home/saverio/zybo/UART/UART.srcs/sim_1/new/test_ricezione.vhd:82]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sources_1/new/Transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sim_1/new/test_ricezione.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_ricezione
ERROR: [VRFC 10-91] clk_period is not declared [/home/saverio/zybo/UART/UART.srcs/sim_1/new/test_ricezione.vhd:61]
ERROR: [VRFC 10-2123] 0 definitions of operator "/" match here [/home/saverio/zybo/UART/UART.srcs/sim_1/new/test_ricezione.vhd:61]
ERROR: [VRFC 10-91] clk_period is not declared [/home/saverio/zybo/UART/UART.srcs/sim_1/new/test_ricezione.vhd:63]
ERROR: [VRFC 10-2123] 0 definitions of operator "/" match here [/home/saverio/zybo/UART/UART.srcs/sim_1/new/test_ricezione.vhd:63]
ERROR: [VRFC 10-91] clk_period is not declared [/home/saverio/zybo/UART/UART.srcs/sim_1/new/test_ricezione.vhd:68]
ERROR: [VRFC 10-2123] 0 definitions of operator "*" match here [/home/saverio/zybo/UART/UART.srcs/sim_1/new/test_ricezione.vhd:68]
ERROR: [VRFC 10-91] clk_period is not declared [/home/saverio/zybo/UART/UART.srcs/sim_1/new/test_ricezione.vhd:70]
ERROR: [VRFC 10-2123] 0 definitions of operator "*" match here [/home/saverio/zybo/UART/UART.srcs/sim_1/new/test_ricezione.vhd:70]
ERROR: [VRFC 10-91] clk_period is not declared [/home/saverio/zybo/UART/UART.srcs/sim_1/new/test_ricezione.vhd:72]
ERROR: [VRFC 10-2123] 0 definitions of operator "*" match here [/home/saverio/zybo/UART/UART.srcs/sim_1/new/test_ricezione.vhd:72]
ERROR: [VRFC 10-91] clk_period is not declared [/home/saverio/zybo/UART/UART.srcs/sim_1/new/test_ricezione.vhd:74]
ERROR: [VRFC 10-2123] 0 definitions of operator "*" match here [/home/saverio/zybo/UART/UART.srcs/sim_1/new/test_ricezione.vhd:74]
ERROR: [VRFC 10-91] clk_period is not declared [/home/saverio/zybo/UART/UART.srcs/sim_1/new/test_ricezione.vhd:76]
ERROR: [VRFC 10-2123] 0 definitions of operator "*" match here [/home/saverio/zybo/UART/UART.srcs/sim_1/new/test_ricezione.vhd:76]
ERROR: [VRFC 10-91] clk_period is not declared [/home/saverio/zybo/UART/UART.srcs/sim_1/new/test_ricezione.vhd:78]
ERROR: [VRFC 10-2123] 0 definitions of operator "*" match here [/home/saverio/zybo/UART/UART.srcs/sim_1/new/test_ricezione.vhd:78]
ERROR: [VRFC 10-91] clk_period is not declared [/home/saverio/zybo/UART/UART.srcs/sim_1/new/test_ricezione.vhd:80]
ERROR: [VRFC 10-2123] 0 definitions of operator "*" match here [/home/saverio/zybo/UART/UART.srcs/sim_1/new/test_ricezione.vhd:80]
ERROR: [VRFC 10-91] clk_period is not declared [/home/saverio/zybo/UART/UART.srcs/sim_1/new/test_ricezione.vhd:82]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sources_1/new/Transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sim_1/new/test_ricezione.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_ricezione
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sources_1/new/Transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Receiver
ERROR: [VRFC 10-1412] syntax error near = [/home/saverio/zybo/UART/UART.srcs/sources_1/new/Transmitter.vhd:75]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/saverio/zybo/UART/UART.srcs/sources_1/new/Transmitter.vhd:41]
INFO: [VRFC 10-240] VHDL file /home/saverio/zybo/UART/UART.srcs/sources_1/new/Transmitter.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sources_1/new/Transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sources_1/new/Transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sim_1/new/test_ricezione.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_ricezione
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sources_1/new/Transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sources_1/new/Transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sim_1/new/test_ricezione.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_ricezione
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sources_1/new/Transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sim_1/new/test_ricezione.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_ricezione
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sources_1/new/Transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sim_1/new/connessione_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity connessione_test
ERROR: [VRFC 10-91] receiver is not declared [/home/saverio/zybo/UART/UART.srcs/sim_1/new/connessione_test.vhd:56]
ERROR: [VRFC 10-1464] type std_logic does not match with a string literal [/home/saverio/zybo/UART/UART.srcs/sim_1/new/connessione_test.vhd:73]
ERROR: [VRFC 10-1464] type std_logic does not match with a string literal [/home/saverio/zybo/UART/UART.srcs/sim_1/new/connessione_test.vhd:75]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/saverio/zybo/UART/UART.srcs/sim_1/new/connessione_test.vhd:38]
INFO: [VRFC 10-240] VHDL file /home/saverio/zybo/UART/UART.srcs/sim_1/new/connessione_test.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sources_1/new/Transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sources_1/new/connessione.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity connessione
ERROR: [VRFC 10-2666] formal port data_out has no actual or default value [/home/saverio/zybo/UART/UART.srcs/sources_1/new/connessione.vhd:67]
ERROR: [VRFC 10-91] data_out is not declared [/home/saverio/zybo/UART/UART.srcs/sources_1/new/connessione.vhd:79]
ERROR: [VRFC 10-716] formal port data_out of mode out cannot be associated with actual port data_o of mode in [/home/saverio/zybo/UART/UART.srcs/sources_1/new/connessione.vhd:80]
ERROR: [VRFC 10-145] data_o with mode 'in' cannot be updated [/home/saverio/zybo/UART/UART.srcs/sources_1/new/connessione.vhd:80]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/saverio/zybo/UART/UART.srcs/sources_1/new/connessione.vhd:46]
INFO: [VRFC 10-240] VHDL file /home/saverio/zybo/UART/UART.srcs/sources_1/new/connessione.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sources_1/new/Transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sources_1/new/connessione.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity connessione
ERROR: [VRFC 10-91] data_in is not declared [/home/saverio/zybo/UART/UART.srcs/sources_1/new/connessione.vhd:73]
ERROR: [VRFC 10-716] formal port data_out of mode out cannot be associated with actual port data_o of mode in [/home/saverio/zybo/UART/UART.srcs/sources_1/new/connessione.vhd:80]
ERROR: [VRFC 10-145] data_o with mode 'in' cannot be updated [/home/saverio/zybo/UART/UART.srcs/sources_1/new/connessione.vhd:80]
ERROR: [VRFC 10-2666] formal port data_in has no actual or default value [/home/saverio/zybo/UART/UART.srcs/sources_1/new/connessione.vhd:75]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/saverio/zybo/UART/UART.srcs/sources_1/new/connessione.vhd:46]
INFO: [VRFC 10-240] VHDL file /home/saverio/zybo/UART/UART.srcs/sources_1/new/connessione.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sources_1/new/Transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sources_1/new/connessione.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity connessione
ERROR: [VRFC 10-716] formal port data_out of mode out cannot be associated with actual port data_o of mode in [/home/saverio/zybo/UART/UART.srcs/sources_1/new/connessione.vhd:81]
ERROR: [VRFC 10-145] data_o with mode 'in' cannot be updated [/home/saverio/zybo/UART/UART.srcs/sources_1/new/connessione.vhd:81]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/saverio/zybo/UART/UART.srcs/sources_1/new/connessione.vhd:46]
INFO: [VRFC 10-240] VHDL file /home/saverio/zybo/UART/UART.srcs/sources_1/new/connessione.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sources_1/new/Transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sources_1/new/connessione.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity connessione
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sources_1/new/transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity transmitter
ERROR: [VRFC 10-47] start is already declared in this region [/home/saverio/zybo/UART/UART.srcs/sources_1/new/transmitter.vhd:47]
ERROR: [VRFC 10-469] cannot update 'in' object data_out [/home/saverio/zybo/UART/UART.srcs/sources_1/new/transmitter.vhd:57]
ERROR: [VRFC 10-91] send_start is not declared [/home/saverio/zybo/UART/UART.srcs/sources_1/new/transmitter.vhd:59]
ERROR: [VRFC 10-724] found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" [/home/saverio/zybo/UART/UART.srcs/sources_1/new/transmitter.vhd:58]
ERROR: [VRFC 10-469] cannot update 'in' object data_out [/home/saverio/zybo/UART/UART.srcs/sources_1/new/transmitter.vhd:62]
ERROR: [VRFC 10-469] cannot update 'in' object data_out [/home/saverio/zybo/UART/UART.srcs/sources_1/new/transmitter.vhd:65]
ERROR: [VRFC 10-925] indexed name is not a std_logic_vector [/home/saverio/zybo/UART/UART.srcs/sources_1/new/transmitter.vhd:65]
ERROR: [VRFC 10-91] send_start is not declared [/home/saverio/zybo/UART/UART.srcs/sources_1/new/transmitter.vhd:61]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/saverio/zybo/UART/UART.srcs/sources_1/new/transmitter.vhd:46]
INFO: [VRFC 10-240] VHDL file /home/saverio/zybo/UART/UART.srcs/sources_1/new/transmitter.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sources_1/new/Transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sources_1/new/connessione.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity connessione
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sources_1/new/transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity transmitter
ERROR: [VRFC 10-469] cannot update 'in' object data_out [/home/saverio/zybo/UART/UART.srcs/sources_1/new/transmitter.vhd:57]
ERROR: [VRFC 10-724] found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" [/home/saverio/zybo/UART/UART.srcs/sources_1/new/transmitter.vhd:58]
ERROR: [VRFC 10-469] cannot update 'in' object data_out [/home/saverio/zybo/UART/UART.srcs/sources_1/new/transmitter.vhd:62]
ERROR: [VRFC 10-469] cannot update 'in' object data_out [/home/saverio/zybo/UART/UART.srcs/sources_1/new/transmitter.vhd:65]
ERROR: [VRFC 10-925] indexed name is not a std_logic_vector [/home/saverio/zybo/UART/UART.srcs/sources_1/new/transmitter.vhd:65]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/saverio/zybo/UART/UART.srcs/sources_1/new/transmitter.vhd:46]
INFO: [VRFC 10-240] VHDL file /home/saverio/zybo/UART/UART.srcs/sources_1/new/transmitter.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sources_1/new/Transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sources_1/new/connessione.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity connessione
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sources_1/new/transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity transmitter
ERROR: [VRFC 10-724] found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" [/home/saverio/zybo/UART/UART.srcs/sources_1/new/transmitter.vhd:58]
ERROR: [VRFC 10-925] indexed name is not a std_logic_vector [/home/saverio/zybo/UART/UART.srcs/sources_1/new/transmitter.vhd:65]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/saverio/zybo/UART/UART.srcs/sources_1/new/transmitter.vhd:46]
INFO: [VRFC 10-240] VHDL file /home/saverio/zybo/UART/UART.srcs/sources_1/new/transmitter.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sources_1/new/Transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sources_1/new/connessione.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity connessione
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sources_1/new/transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity transmitter
ERROR: [VRFC 10-724] found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" [/home/saverio/zybo/UART/UART.srcs/sources_1/new/transmitter.vhd:58]
ERROR: [VRFC 10-925] indexed name is not a std_logic_vector [/home/saverio/zybo/UART/UART.srcs/sources_1/new/transmitter.vhd:65]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/saverio/zybo/UART/UART.srcs/sources_1/new/transmitter.vhd:46]
INFO: [VRFC 10-240] VHDL file /home/saverio/zybo/UART/UART.srcs/sources_1/new/transmitter.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sources_1/new/Transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sources_1/new/connessione.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity connessione
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sources_1/new/transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity transmitter
ERROR: [VRFC 10-1412] syntax error near = [/home/saverio/zybo/UART/UART.srcs/sources_1/new/transmitter.vhd:58]
ERROR: [VRFC 10-1478] type of aggregate cannot be determined without context ; 0 visible types match here [/home/saverio/zybo/UART/UART.srcs/sources_1/new/transmitter.vhd:58]
ERROR: [VRFC 10-925] indexed name is not a std_logic_vector [/home/saverio/zybo/UART/UART.srcs/sources_1/new/transmitter.vhd:65]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/saverio/zybo/UART/UART.srcs/sources_1/new/transmitter.vhd:46]
INFO: [VRFC 10-240] VHDL file /home/saverio/zybo/UART/UART.srcs/sources_1/new/transmitter.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sources_1/new/Transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sources_1/new/connessione.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity connessione
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sources_1/new/transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity transmitter
ERROR: [VRFC 10-925] indexed name is not a std_logic_vector [/home/saverio/zybo/UART/UART.srcs/sources_1/new/transmitter.vhd:65]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/saverio/zybo/UART/UART.srcs/sources_1/new/transmitter.vhd:46]
INFO: [VRFC 10-240] VHDL file /home/saverio/zybo/UART/UART.srcs/sources_1/new/transmitter.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sources_1/new/Transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sources_1/new/connessione.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity connessione
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sources_1/new/transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity transmitter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sim_1/new/connessione_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity connessione_test
ERROR: [VRFC 10-1464] type std_logic does not match with a string literal [/home/saverio/zybo/UART/UART.srcs/sim_1/new/connessione_test.vhd:74]
ERROR: [VRFC 10-1464] type std_logic does not match with a string literal [/home/saverio/zybo/UART/UART.srcs/sim_1/new/connessione_test.vhd:76]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/saverio/zybo/UART/UART.srcs/sim_1/new/connessione_test.vhd:38]
INFO: [VRFC 10-240] VHDL file /home/saverio/zybo/UART/UART.srcs/sim_1/new/connessione_test.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sources_1/new/Transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sources_1/new/connessione.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity connessione
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sources_1/new/transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity transmitter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sim_1/new/connessione_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity connessione_test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sources_1/new/connessione.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity connessione
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sim_1/new/connessione_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity connessione_test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sim_1/new/connessione_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity connessione_test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sources_1/new/Transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sources_1/new/Transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sources_1/new/transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity transmitter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sources_1/new/Transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sources_1/new/transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity transmitter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sources_1/new/connessione.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity connessione
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sources_1/new/transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity transmitter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sources_1/new/connessione.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity connessione
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sim_1/new/connessione_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity connessione_test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/ip_repo/uart_rec_trans_1.0/src/Transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/ip_repo/uart_rec_trans_1.0/src/connessione.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity connessione
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/ip_repo/uart_rec_trans_1.0/src/transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity transmitter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sim_1/new/connessione_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity connessione_test
ERROR: [VRFC 10-486] character '0' is not in type std_logic_vector [/home/saverio/zybo/UART/UART.srcs/sim_1/new/connessione_test.vhd:74]
ERROR: [VRFC 10-486] character '1' is not in type std_logic_vector [/home/saverio/zybo/UART/UART.srcs/sim_1/new/connessione_test.vhd:76]
ERROR: [VRFC 10-486] character '0' is not in type std_logic_vector [/home/saverio/zybo/UART/UART.srcs/sim_1/new/connessione_test.vhd:78]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/saverio/zybo/UART/UART.srcs/sim_1/new/connessione_test.vhd:38]
INFO: [VRFC 10-240] VHDL file /home/saverio/zybo/UART/UART.srcs/sim_1/new/connessione_test.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/ip_repo/uart_rec_trans_1.0/src/Transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/ip_repo/uart_rec_trans_1.0/src/connessione.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity connessione
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/ip_repo/uart_rec_trans_1.0/src/transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity transmitter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sim_1/new/connessione_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity connessione_test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/ip_repo/uart_rec_trans_1.0/src/Transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/ip_repo/uart_rec_trans_1.0/src/Transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sim_1/new/connessione_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity connessione_test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/ip_repo/uart_rec_trans_1.0/src/Transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/ip_repo/uart_rec_trans_1.0/src/transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity transmitter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sources_1/new/Transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sources_1/new/transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity transmitter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sources_1/new/transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity transmitter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sources_1/new/Transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sources_1/new/transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity transmitter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sources_1/new/Transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sources_1/new/transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity transmitter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sources_1/new/Transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Receiver
ERROR: [VRFC 10-1526] use <= to assign to signal tempo_di_attesa [/home/saverio/zybo/UART/UART.srcs/sources_1/new/Transmitter.vhd:61]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/saverio/zybo/UART/UART.srcs/sources_1/new/Transmitter.vhd:41]
INFO: [VRFC 10-240] VHDL file /home/saverio/zybo/UART/UART.srcs/sources_1/new/Transmitter.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sources_1/new/Transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Receiver
ERROR: [VRFC 10-486] character '0' is not in type integer [/home/saverio/zybo/UART/UART.srcs/sources_1/new/Transmitter.vhd:61]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/saverio/zybo/UART/UART.srcs/sources_1/new/Transmitter.vhd:41]
INFO: [VRFC 10-240] VHDL file /home/saverio/zybo/UART/UART.srcs/sources_1/new/Transmitter.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sources_1/new/Transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sources_1/new/Transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sources_1/new/transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity transmitter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sources_1/new/transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity transmitter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sources_1/new/transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity transmitter
ERROR: [VRFC 10-1412] syntax error near if [/home/saverio/zybo/UART/UART.srcs/sources_1/new/transmitter.vhd:83]
ERROR: [VRFC 10-1412] syntax error near else [/home/saverio/zybo/UART/UART.srcs/sources_1/new/transmitter.vhd:89]
ERROR: [VRFC 10-1412] syntax error near if [/home/saverio/zybo/UART/UART.srcs/sources_1/new/transmitter.vhd:91]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/saverio/zybo/UART/UART.srcs/sources_1/new/transmitter.vhd:46]
INFO: [VRFC 10-240] VHDL file /home/saverio/zybo/UART/UART.srcs/sources_1/new/transmitter.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sources_1/new/transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity transmitter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sources_1/new/transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity transmitter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sources_1/new/Transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Receiver
ERROR: [VRFC 10-486] character '1' is not in type std_logic_vector [/home/saverio/zybo/UART/UART.srcs/sources_1/new/Transmitter.vhd:84]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/saverio/zybo/UART/UART.srcs/sources_1/new/Transmitter.vhd:41]
INFO: [VRFC 10-240] VHDL file /home/saverio/zybo/UART/UART.srcs/sources_1/new/Transmitter.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sources_1/new/Transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sources_1/new/transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity transmitter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sources_1/new/Transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sources_1/new/transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity transmitter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sources_1/new/transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity transmitter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sources_1/new/Transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/ip_repo/uart_rec_trans_1.0/src/Transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/ip_repo/uart_rec_trans_1.0/src/connessione.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity connessione
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/ip_repo/uart_rec_trans_1.0/src/transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity transmitter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sim_1/new/connessione_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity connessione_test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/ip_repo/uart_rec_trans_1.0/src/Transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/ip_repo/uart_rec_trans_1.0/src/Transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sim_1/new/connessione_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity connessione_test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sim_1/new/connessione_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity connessione_test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/ip_repo/uart_rec_trans_1.0/src/Transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/ip_repo/uart_rec_trans_1.0/src/transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity transmitter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sim_1/new/connessione_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity connessione_test
ERROR: [VRFC 10-2666] formal port reset has no actual or default value [/home/saverio/zybo/UART/UART.srcs/sim_1/new/connessione_test.vhd:58]
ERROR: [VRFC 10-91] reset is not declared [/home/saverio/zybo/UART/UART.srcs/sim_1/new/connessione_test.vhd:76]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/saverio/zybo/UART/UART.srcs/sim_1/new/connessione_test.vhd:38]
INFO: [VRFC 10-240] VHDL file /home/saverio/zybo/UART/UART.srcs/sim_1/new/connessione_test.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/ip_repo/uart_rec_trans_1.0/src/Transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/ip_repo/uart_rec_trans_1.0/src/transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity transmitter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sim_1/new/connessione_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity connessione_test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/ip_repo/uart_rec_trans_1.0/src/connessione.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity connessione
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/ip_repo/uart_rec_trans_1.0/src/connessione.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity connessione
INFO: [VRFC 10-163] Analyzing VHDL file "/home/saverio/zybo/UART/UART.srcs/sim_1/new/connessione_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity connessione_test
