

================================================================
== Vivado HLS Report for 'Read_W_buf'
================================================================
* Date:           Sun Feb 28 11:05:24 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        conv_v1.prj
* Solution:       solution2
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       19|      109| 0.190 us | 1.090 us |   19|  109|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+----------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+----------+----------+
        |- Inner   |       11|      101|         3|          1|          1| 10 ~ 100 |    yes   |
        +----------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 11 9 
9 --> 10 
10 --> 8 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.75>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%length_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %length_r)" [conv_v1.cpp:273]   --->   Operation 12 'read' 'length_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%W_ddr_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %W_ddr_offset)" [conv_v1.cpp:273]   --->   Operation 13 'read' 'W_ddr_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln273 = zext i30 %W_ddr_offset_read to i64" [conv_v1.cpp:273]   --->   Operation 14 'zext' 'zext_ln273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%W_ddr_addr = getelementptr float* %W_ddr, i64 %zext_ln273" [conv_v1.cpp:273]   --->   Operation 15 'getelementptr' 'W_ddr_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [7/7] (8.75ns)   --->   "%W_ddr_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %W_ddr_addr, i32 %length_read)" [conv_v1.cpp:276]   --->   Operation 16 'readreq' 'W_ddr_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 17 [6/7] (8.75ns)   --->   "%W_ddr_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %W_ddr_addr, i32 %length_read)" [conv_v1.cpp:276]   --->   Operation 17 'readreq' 'W_ddr_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 18 [5/7] (8.75ns)   --->   "%W_ddr_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %W_ddr_addr, i32 %length_read)" [conv_v1.cpp:276]   --->   Operation 18 'readreq' 'W_ddr_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 19 [4/7] (8.75ns)   --->   "%W_ddr_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %W_ddr_addr, i32 %length_read)" [conv_v1.cpp:276]   --->   Operation 19 'readreq' 'W_ddr_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 20 [3/7] (8.75ns)   --->   "%W_ddr_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %W_ddr_addr, i32 %length_read)" [conv_v1.cpp:276]   --->   Operation 20 'readreq' 'W_ddr_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 21 [2/7] (8.75ns)   --->   "%W_ddr_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %W_ddr_addr, i32 %length_read)" [conv_v1.cpp:276]   --->   Operation 21 'readreq' 'W_ddr_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %W_ddr, [6 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 144, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 23 [1/7] (8.75ns)   --->   "%W_ddr_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %W_ddr_addr, i32 %length_read)" [conv_v1.cpp:276]   --->   Operation 23 'readreq' 'W_ddr_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 24 [1/1] (0.65ns)   --->   "br label %1" [conv_v1.cpp:274]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.65>

State 8 <SV = 7> <Delay = 1.00>
ST_8 : Operation 25 [1/1] (0.00ns)   --->   "%p_0_rec = phi i31 [ 0, %0 ], [ %i, %Inner ]"   --->   Operation 25 'phi' 'p_0_rec' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 26 [1/1] (0.00ns)   --->   "%i_0_cast = zext i31 %p_0_rec to i32" [conv_v1.cpp:276]   --->   Operation 26 'zext' 'i_0_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 27 [1/1] (0.99ns)   --->   "%icmp_ln274 = icmp slt i32 %i_0_cast, %length_read" [conv_v1.cpp:274]   --->   Operation 27 'icmp' 'icmp_ln274' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 28 [1/1] (1.00ns)   --->   "%i = add i31 %p_0_rec, 1" [conv_v1.cpp:276]   --->   Operation 28 'add' 'i' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %icmp_ln274, label %Inner, label %2" [conv_v1.cpp:274]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 30 [1/1] (8.75ns)   --->   "%W_ddr_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %W_ddr_addr)" [conv_v1.cpp:276]   --->   Operation 30 'read' 'W_ddr_addr_read' <Predicate = (icmp_ln274)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 1.23>
ST_10 : Operation 31 [1/1] (0.00ns)   --->   "%p_0_rec_cast = zext i31 %p_0_rec to i64" [conv_v1.cpp:276]   --->   Operation 31 'zext' 'p_0_rec_cast' <Predicate = (icmp_ln274)> <Delay = 0.00>
ST_10 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str4) nounwind" [conv_v1.cpp:274]   --->   Operation 32 'specloopname' <Predicate = (icmp_ln274)> <Delay = 0.00>
ST_10 : Operation 33 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str4)" [conv_v1.cpp:274]   --->   Operation 33 'specregionbegin' 'tmp' <Predicate = (icmp_ln274)> <Delay = 0.00>
ST_10 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [conv_v1.cpp:275]   --->   Operation 34 'specpipeline' <Predicate = (icmp_ln274)> <Delay = 0.00>
ST_10 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 10, i32 100, i32 55, [1 x i8]* @p_str) nounwind" [conv_v1.cpp:275]   --->   Operation 35 'speclooptripcount' <Predicate = (icmp_ln274)> <Delay = 0.00>
ST_10 : Operation 36 [1/1] (0.00ns)   --->   "%W_addr = getelementptr [500 x float]* %W, i64 0, i64 %p_0_rec_cast" [conv_v1.cpp:276]   --->   Operation 36 'getelementptr' 'W_addr' <Predicate = (icmp_ln274)> <Delay = 0.00>
ST_10 : Operation 37 [1/1] (1.23ns)   --->   "store float %W_ddr_addr_read, float* %W_addr, align 4" [conv_v1.cpp:276]   --->   Operation 37 'store' <Predicate = (icmp_ln274)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>
ST_10 : Operation 38 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str4, i32 %tmp)" [conv_v1.cpp:277]   --->   Operation 38 'specregionend' 'empty' <Predicate = (icmp_ln274)> <Delay = 0.00>
ST_10 : Operation 39 [1/1] (0.00ns)   --->   "br label %1" [conv_v1.cpp:274]   --->   Operation 39 'br' <Predicate = (icmp_ln274)> <Delay = 0.00>

State 11 <SV = 8> <Delay = 0.00>
ST_11 : Operation 40 [1/1] (0.00ns)   --->   "ret void" [conv_v1.cpp:278]   --->   Operation 40 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ W]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ W_ddr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ W_ddr_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ length_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
length_read             (read             ) [ 001111111110]
W_ddr_offset_read       (read             ) [ 000000000000]
zext_ln273              (zext             ) [ 000000000000]
W_ddr_addr              (getelementptr    ) [ 001111111110]
specinterface_ln0       (specinterface    ) [ 000000000000]
W_ddr_addr_rd_req       (readreq          ) [ 000000000000]
br_ln274                (br               ) [ 000000011110]
p_0_rec                 (phi              ) [ 000000001110]
i_0_cast                (zext             ) [ 000000000000]
icmp_ln274              (icmp             ) [ 000000001110]
i                       (add              ) [ 000000011110]
br_ln274                (br               ) [ 000000000000]
W_ddr_addr_read         (read             ) [ 000000001010]
p_0_rec_cast            (zext             ) [ 000000000000]
specloopname_ln274      (specloopname     ) [ 000000000000]
tmp                     (specregionbegin  ) [ 000000000000]
specpipeline_ln275      (specpipeline     ) [ 000000000000]
speclooptripcount_ln275 (speclooptripcount) [ 000000000000]
W_addr                  (getelementptr    ) [ 000000000000]
store_ln276             (store            ) [ 000000000000]
empty                   (specregionend    ) [ 000000000000]
br_ln274                (br               ) [ 000000011110]
ret_ln278               (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="W">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="W_ddr">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_ddr"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="W_ddr_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_ddr_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="length_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="length_r"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str29"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="length_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="length_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="W_ddr_offset_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="30" slack="0"/>
<pin id="64" dir="0" index="1" bw="30" slack="0"/>
<pin id="65" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="W_ddr_offset_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_readreq_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="0" index="2" bw="32" slack="0"/>
<pin id="72" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="W_ddr_addr_rd_req/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="W_ddr_addr_read_read_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="0" index="1" bw="32" slack="8"/>
<pin id="78" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="W_ddr_addr_read/9 "/>
</bind>
</comp>

<comp id="80" class="1004" name="W_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="31" slack="0"/>
<pin id="84" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_addr/10 "/>
</bind>
</comp>

<comp id="87" class="1004" name="store_ln276_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="9" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="1"/>
<pin id="90" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln276/10 "/>
</bind>
</comp>

<comp id="93" class="1005" name="p_0_rec_reg_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="31" slack="1"/>
<pin id="95" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="p_0_rec (phireg) "/>
</bind>
</comp>

<comp id="97" class="1004" name="p_0_rec_phi_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="1"/>
<pin id="99" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="31" slack="0"/>
<pin id="101" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_rec/8 "/>
</bind>
</comp>

<comp id="105" class="1004" name="zext_ln273_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="30" slack="0"/>
<pin id="107" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln273/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="W_ddr_addr_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="30" slack="0"/>
<pin id="112" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_ddr_addr/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="i_0_cast_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="31" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_0_cast/8 "/>
</bind>
</comp>

<comp id="120" class="1004" name="icmp_ln274_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="31" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="7"/>
<pin id="123" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln274/8 "/>
</bind>
</comp>

<comp id="125" class="1004" name="i_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="31" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/8 "/>
</bind>
</comp>

<comp id="131" class="1004" name="p_0_rec_cast_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="31" slack="2"/>
<pin id="133" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_0_rec_cast/10 "/>
</bind>
</comp>

<comp id="136" class="1005" name="length_read_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="1"/>
<pin id="138" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="length_read "/>
</bind>
</comp>

<comp id="142" class="1005" name="W_ddr_addr_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="1"/>
<pin id="144" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="W_ddr_addr "/>
</bind>
</comp>

<comp id="148" class="1005" name="icmp_ln274_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="1"/>
<pin id="150" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln274 "/>
</bind>
</comp>

<comp id="152" class="1005" name="i_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="31" slack="0"/>
<pin id="154" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="157" class="1005" name="W_ddr_addr_read_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="1"/>
<pin id="159" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="W_ddr_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="60"><net_src comp="8" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="12" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="56" pin="2"/><net_sink comp="68" pin=2"/></net>

<net id="79"><net_src comp="30" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="52" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="80" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="96"><net_src comp="26" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="103"><net_src comp="93" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="104"><net_src comp="97" pin="4"/><net_sink comp="93" pin=0"/></net>

<net id="108"><net_src comp="62" pin="2"/><net_sink comp="105" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="105" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="115"><net_src comp="109" pin="2"/><net_sink comp="68" pin=1"/></net>

<net id="119"><net_src comp="97" pin="4"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="116" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="129"><net_src comp="97" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="28" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="134"><net_src comp="93" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="139"><net_src comp="56" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="141"><net_src comp="136" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="145"><net_src comp="109" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="68" pin=1"/></net>

<net id="147"><net_src comp="142" pin="1"/><net_sink comp="75" pin=1"/></net>

<net id="151"><net_src comp="120" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="125" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="160"><net_src comp="75" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="87" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: W | {10 }
 - Input state : 
	Port: Read_W_buf : W_ddr | {1 2 3 4 5 6 7 9 }
	Port: Read_W_buf : W_ddr_offset | {1 }
	Port: Read_W_buf : length_r | {1 }
  - Chain level:
	State 1
		W_ddr_addr : 1
		W_ddr_addr_rd_req : 2
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		i_0_cast : 1
		icmp_ln274 : 2
		i : 1
		br_ln274 : 3
	State 9
	State 10
		W_addr : 1
		store_ln276 : 2
		empty : 1
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|    add   |           i_fu_125           |    0    |    38   |
|----------|------------------------------|---------|---------|
|   icmp   |       icmp_ln274_fu_120      |    0    |    20   |
|----------|------------------------------|---------|---------|
|          |    length_read_read_fu_56    |    0    |    0    |
|   read   | W_ddr_offset_read_read_fu_62 |    0    |    0    |
|          |  W_ddr_addr_read_read_fu_75  |    0    |    0    |
|----------|------------------------------|---------|---------|
|  readreq |       grp_readreq_fu_68      |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |       zext_ln273_fu_105      |    0    |    0    |
|   zext   |        i_0_cast_fu_116       |    0    |    0    |
|          |      p_0_rec_cast_fu_131     |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    58   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|W_ddr_addr_read_reg_157|   32   |
|   W_ddr_addr_reg_142  |   32   |
|       i_reg_152       |   31   |
|   icmp_ln274_reg_148  |    1   |
|  length_read_reg_136  |   32   |
|     p_0_rec_reg_93    |   31   |
+-----------------------+--------+
|         Total         |   159  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_68 |  p1  |   2  |  32  |   64   ||    9    |
| grp_readreq_fu_68 |  p2  |   2  |  32  |   64   ||    9    |
|   p_0_rec_reg_93  |  p0  |   2  |  31  |   62   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   190  ||  1.968  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   58   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   27   |
|  Register |    -   |   159  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   159  |   85   |
+-----------+--------+--------+--------+
