<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="lab5/simulation/submodules/lab5_irq_mapper.vho"
   type="VHDL"
   library="irq_mapper" />
 <file
   path="lab5/simulation/submodules/lab5_rsp_xbar_mux_001.vho"
   type="VHDL"
   library="rsp_xbar_mux_001" />
 <file
   path="lab5/simulation/submodules/lab5_rsp_xbar_mux.vho"
   type="VHDL"
   library="rsp_xbar_mux" />
 <file
   path="lab5/simulation/submodules/lab5_rsp_xbar_demux_002.vho"
   type="VHDL"
   library="rsp_xbar_demux_002" />
 <file
   path="lab5/simulation/submodules/lab5_rsp_xbar_demux.vho"
   type="VHDL"
   library="rsp_xbar_demux" />
 <file
   path="lab5/simulation/submodules/lab5_cmd_xbar_mux.vho"
   type="VHDL"
   library="cmd_xbar_mux" />
 <file
   path="lab5/simulation/submodules/lab5_cmd_xbar_demux_001.vho"
   type="VHDL"
   library="cmd_xbar_demux_001" />
 <file
   path="lab5/simulation/submodules/lab5_cmd_xbar_demux.vho"
   type="VHDL"
   library="cmd_xbar_demux" />
 <file
   path="lab5/simulation/submodules/mentor/altera_reset_controller.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="modelsim" />
 <file
   path="lab5/simulation/submodules/mentor/altera_reset_synchronizer.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="modelsim" />
 <file
   path="lab5/simulation/submodules/aldec/altera_reset_controller.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="riviera" />
 <file
   path="lab5/simulation/submodules/aldec/altera_reset_synchronizer.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="riviera" />
 <file
   path="lab5/simulation/submodules/mentor/altera_merlin_traffic_limiter.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="limiter"
   simulator="modelsim" />
 <file
   path="lab5/simulation/submodules/mentor/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="limiter"
   simulator="modelsim" />
 <file
   path="lab5/simulation/submodules/aldec/altera_merlin_traffic_limiter.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="limiter"
   simulator="riviera" />
 <file
   path="lab5/simulation/submodules/aldec/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="limiter"
   simulator="riviera" />
 <file
   path="lab5/simulation/submodules/lab5_id_router_002.vho"
   type="VHDL"
   library="id_router_002" />
 <file
   path="lab5/simulation/submodules/lab5_id_router.vho"
   type="VHDL"
   library="id_router" />
 <file
   path="lab5/simulation/submodules/lab5_addr_router_001.vho"
   type="VHDL"
   library="addr_router_001" />
 <file
   path="lab5/simulation/submodules/lab5_addr_router.vho"
   type="VHDL"
   library="addr_router" />
 <file
   path="lab5/simulation/submodules/lab5_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vho"
   type="VHDL"
   library="nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" />
 <file
   path="lab5/simulation/submodules/mentor/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
   simulator="modelsim" />
 <file
   path="lab5/simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
   simulator="modelsim" />
 <file
   path="lab5/simulation/submodules/aldec/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
   simulator="riviera" />
 <file
   path="lab5/simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
   simulator="riviera" />
 <file
   path="lab5/simulation/submodules/mentor/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
   simulator="modelsim" />
 <file
   path="lab5/simulation/submodules/aldec/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
   simulator="riviera" />
 <file
   path="lab5/simulation/submodules/mentor/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="nios2_qsys_0_jtag_debug_module_translator"
   simulator="modelsim" />
 <file
   path="lab5/simulation/submodules/aldec/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="nios2_qsys_0_jtag_debug_module_translator"
   simulator="riviera" />
 <file
   path="lab5/simulation/submodules/mentor/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="nios2_qsys_0_instruction_master_translator"
   simulator="modelsim" />
 <file
   path="lab5/simulation/submodules/aldec/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="nios2_qsys_0_instruction_master_translator"
   simulator="riviera" />
 <file
   path="lab5/simulation/submodules/lab5_pushbutton.vhd"
   type="VHDL"
   library="pushbutton" />
 <file
   path="lab5/simulation/submodules/lab5_HEX.vhd"
   type="VHDL"
   library="HEX" />
 <file
   path="lab5/simulation/submodules/lab5_red_LEDs.vhd"
   type="VHDL"
   library="red_LEDs" />
 <file
   path="lab5/simulation/submodules/lab5_green_LEDs.vhd"
   type="VHDL"
   library="green_LEDs" />
 <file
   path="lab5/simulation/submodules/lab5_sliders.vhd"
   type="VHDL"
   library="sliders" />
 <file
   path="lab5/simulation/submodules/lab5_nios2_qsys_0.ocp"
   type="OTHER"
   library="nios2_qsys_0" />
 <file
   path="lab5/simulation/submodules/lab5_nios2_qsys_0.sdc"
   type="SDC"
   library="nios2_qsys_0" />
 <file
   path="lab5/simulation/submodules/lab5_nios2_qsys_0.vhd"
   type="VHDL_ENCRYPT"
   library="nios2_qsys_0" />
 <file
   path="lab5/simulation/submodules/lab5_nios2_qsys_0.vho"
   type="VHDL"
   library="nios2_qsys_0" />
 <file
   path="lab5/simulation/submodules/lab5_nios2_qsys_0_ic_tag_ram.dat"
   type="DAT"
   library="nios2_qsys_0" />
 <file
   path="lab5/simulation/submodules/lab5_nios2_qsys_0_ic_tag_ram.hex"
   type="HEX"
   library="nios2_qsys_0" />
 <file
   path="lab5/simulation/submodules/lab5_nios2_qsys_0_ic_tag_ram.mif"
   type="MIF"
   library="nios2_qsys_0" />
 <file
   path="lab5/simulation/submodules/lab5_nios2_qsys_0_jtag_debug_module_sysclk.vhd"
   type="VHDL"
   library="nios2_qsys_0" />
 <file
   path="lab5/simulation/submodules/lab5_nios2_qsys_0_jtag_debug_module_tck.vhd"
   type="VHDL"
   library="nios2_qsys_0" />
 <file
   path="lab5/simulation/submodules/lab5_nios2_qsys_0_jtag_debug_module_wrapper.vhd"
   type="VHDL"
   library="nios2_qsys_0" />
 <file
   path="lab5/simulation/submodules/lab5_nios2_qsys_0_nios2_waves.do"
   type="OTHER"
   library="nios2_qsys_0" />
 <file
   path="lab5/simulation/submodules/lab5_nios2_qsys_0_ociram_default_contents.dat"
   type="DAT"
   library="nios2_qsys_0" />
 <file
   path="lab5/simulation/submodules/lab5_nios2_qsys_0_ociram_default_contents.hex"
   type="HEX"
   library="nios2_qsys_0" />
 <file
   path="lab5/simulation/submodules/lab5_nios2_qsys_0_ociram_default_contents.mif"
   type="MIF"
   library="nios2_qsys_0" />
 <file
   path="lab5/simulation/submodules/lab5_nios2_qsys_0_oci_test_bench.vhd"
   type="VHDL"
   library="nios2_qsys_0" />
 <file
   path="lab5/simulation/submodules/lab5_nios2_qsys_0_rf_ram_a.dat"
   type="DAT"
   library="nios2_qsys_0" />
 <file
   path="lab5/simulation/submodules/lab5_nios2_qsys_0_rf_ram_a.hex"
   type="HEX"
   library="nios2_qsys_0" />
 <file
   path="lab5/simulation/submodules/lab5_nios2_qsys_0_rf_ram_a.mif"
   type="MIF"
   library="nios2_qsys_0" />
 <file
   path="lab5/simulation/submodules/lab5_nios2_qsys_0_rf_ram_b.dat"
   type="DAT"
   library="nios2_qsys_0" />
 <file
   path="lab5/simulation/submodules/lab5_nios2_qsys_0_rf_ram_b.hex"
   type="HEX"
   library="nios2_qsys_0" />
 <file
   path="lab5/simulation/submodules/lab5_nios2_qsys_0_rf_ram_b.mif"
   type="MIF"
   library="nios2_qsys_0" />
 <file
   path="lab5/simulation/submodules/lab5_nios2_qsys_0_test_bench.vhd"
   type="VHDL"
   library="nios2_qsys_0" />
 <file
   path="lab5/simulation/submodules/lab5_onchip_memory2_0.hex"
   type="HEX"
   library="onchip_memory2_0" />
 <file
   path="lab5/simulation/submodules/lab5_onchip_memory2_0.vhd"
   type="VHDL"
   library="onchip_memory2_0" />
 <file path="lab5/simulation/lab5.vhd" type="VHDL" />
 <file
   path="lab5/simulation/lab5_nios2_qsys_0_instruction_master_translator.vhd"
   type="VHDL" />
 <file
   path="lab5/simulation/lab5_nios2_qsys_0_data_master_translator.vhd"
   type="VHDL" />
 <file
   path="lab5/simulation/lab5_nios2_qsys_0_jtag_debug_module_translator.vhd"
   type="VHDL" />
 <file
   path="lab5/simulation/lab5_onchip_memory2_0_s1_translator.vhd"
   type="VHDL" />
 <file path="lab5/simulation/lab5_sliders_s1_translator.vhd" type="VHDL" />
 <file path="lab5/simulation/lab5_green_leds_s1_translator.vhd" type="VHDL" />
 <file path="lab5/simulation/lab5_rst_controller.vhd" type="VHDL" />
 <file path="lab5/simulation/lab5_rst_controller_001.vhd" type="VHDL" />
 <topLevel name="lab5" />
 <deviceFamily name="cycloneii" />
 <modelMap
   controllerPath="lab5.onchip_memory2_0"
   modelPath="lab5.onchip_memory2_0" />
</simPackage>
