// Seed: 2530315658
module module_0 (
    input wor id_0,
    output wand id_1,
    output supply0 id_2,
    input tri1 id_3,
    output wand id_4,
    output tri0 id_5,
    output tri0 id_6,
    input wand id_7,
    output tri1 id_8,
    input wor id_9,
    output wor id_10,
    input wire id_11,
    output tri1 id_12,
    input tri1 id_13,
    output tri id_14,
    input tri0 id_15,
    input wor id_16,
    input tri id_17
);
  wire id_19;
  wire id_20;
endmodule
module module_1 (
    output uwire id_0,
    output tri1 id_1,
    input supply1 id_2,
    input tri1 id_3,
    input wor id_4,
    output tri id_5,
    output tri1 id_6,
    output tri1 id_7,
    output tri id_8,
    output supply0 id_9
);
  specify
    (id_11 *> id_12) = (id_11  : !id_2  : id_11, id_2);
    (id_13 => id_14) = 1;
    (id_15 => id_16) = 1;
  endspecify module_0(
      id_16,
      id_11,
      id_15,
      id_11,
      id_1,
      id_1,
      id_12,
      id_4,
      id_15,
      id_16,
      id_13,
      id_3,
      id_6,
      id_11,
      id_1,
      id_12,
      id_13,
      id_3
  );
  assign id_12 = 1'b0;
  wire id_17;
  id_18(
      1, id_13, id_16, 1, 1
  );
  supply1 id_19 = 1'b0;
  wire id_20;
endmodule
