FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* Included by drivers/net/dsa/lan9303.h and net/dsa/tag_lan9303.c */
#include <linux/if_ether.h>

struct lan9303;

struct lan9303_phy_ops {
	/* PHY 1 and 2 access*/
	int	(*phy_read)(struct lan9303 *chip, int port, int regnum);
	int	(*phy_write)(struct lan9303 *chip, int port,
			     int regnum, u16 val);
};

#define LAN9303_NUM_ALR_RECORDS 512
struct lan9303_alr_cache_entry {
	u8  mac_addr[ETH_ALEN];
	u8  port_map;         /* Bitmap of ports. Zero if unused entry */
	u8  stp_override;     /* non zero if set LAN9303_ALR_DAT1_AGE_OVERRID */
};

struct lan9303 {
	struct device *dev;
	struct regmap *regmap;
	struct regmap_irq_chip_data *irq_data;
	struct gpio_desc *reset_gpio;
	u32 reset_duration; /* in [ms] */
	int phy_addr_base;
	struct dsa_switch *ds;
/* bench 17783.4.0 1a2c7c87215f */
/* bench 17783.4.1 fb5ec368daef */
/* bench 17783.4.2 c60e9088e828 */
/* bench 17783.4.3 7da4decd8343 */
/* bench 17783.4.4 6c5a3afe8446 */
	struct mutex alr_mutex; /* protect ALR access */
	const struct lan9303_phy_ops *ops;
	bool is_bridged; /* true if port 1 and 2 are bridged */

	/* remember LAN9303_SWE_PORT_STATE while not bridged */
	u32 swe_port_state;
	/* LAN9303 do not offer reading specific ALR entry. Cache all
	 * static entries in a flat table
	 **/
	struct lan9303_alr_cache_entry alr_cache[LAN9303_NUM_ALR_RECORDS];
/* bench 21046.6.0 45b890fb3b1b */
/* bench 21046.6.1 6477f74a41aa */
/* bench 21046.6.2 654e02b578fe */
/* bench 21046.6.3 2f0d98cf34cb */
/* bench 21046.6.4 34e4ac3709da */
/* bench 21046.6.5 df2208047736 */
/* bench 21046.6.6 d066fb49ee6b */
/* bench 21046.6.7 1304c036688a */
/* bench 21046.6.8 646f9ee5b40a */
/* bench 21046.6.9 559ec164a5e4 */
/* bench 21046.6.10 7ee4bf438554 */
/* bench 21046.6.11 4bedefb3cda9 */
/* bench 21046.6.12 3c76f0e663eb */
/* bench 21046.6.13 a00faf43dbaf */
/* bench 21046.6.14 26917061c1bf */
