TOPLEVEL = Fifo

MODULE = fifo_test

VERILOG_SOURCES = $(WORKDIR)/gen/Fifo.v $(WORKDIR)/gen/DelayElementSim_*.v

include $(shell cocotb-config --makefiles)/Makefile.sim


