// Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
// Date        : Mon Mar 28 03:16:36 2016
// Host        : CKYPC running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               D:/Documentos/Documentos/CIDIC/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr_axi/ddr_axi_sim_netlist.v
// Design      : ddr_axi
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a100tcsg324-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* NotValidForBitStream *)
module ddr_axi
   (ddr2_dq,
    ddr2_dqs_n,
    ddr2_dqs_p,
    ddr2_addr,
    ddr2_ba,
    ddr2_ras_n,
    ddr2_cas_n,
    ddr2_we_n,
    ddr2_ck_p,
    ddr2_ck_n,
    ddr2_cke,
    ddr2_cs_n,
    ddr2_dm,
    ddr2_odt,
    sys_clk_i,
    ui_clk,
    ui_clk_sync_rst,
    mmcm_locked,
    aresetn,
    app_sr_req,
    app_ref_req,
    app_zq_req,
    app_sr_active,
    app_ref_ack,
    app_zq_ack,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awqos,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arqos,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    init_calib_complete,
    device_temp_i,
    sys_rst);
  inout [15:0]ddr2_dq;
  inout [1:0]ddr2_dqs_n;
  inout [1:0]ddr2_dqs_p;
  output [12:0]ddr2_addr;
  output [2:0]ddr2_ba;
  output ddr2_ras_n;
  output ddr2_cas_n;
  output ddr2_we_n;
  output [0:0]ddr2_ck_p;
  output [0:0]ddr2_ck_n;
  output [0:0]ddr2_cke;
  output [0:0]ddr2_cs_n;
  output [1:0]ddr2_dm;
  output [0:0]ddr2_odt;
  input sys_clk_i;
  output ui_clk;
  output ui_clk_sync_rst;
  output mmcm_locked;
  input aresetn;
  input app_sr_req;
  input app_ref_req;
  input app_zq_req;
  output app_sr_active;
  output app_ref_ack;
  output app_zq_ack;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input [0:0]s_axi_awlock;
  input [3:0]s_axi_awcache;
  input [2:0]s_axi_awprot;
  input [3:0]s_axi_awqos;
  input s_axi_awvalid;
  output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  input s_axi_bready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input [0:0]s_axi_arlock;
  input [3:0]s_axi_arcache;
  input [2:0]s_axi_arprot;
  input [3:0]s_axi_arqos;
  input s_axi_arvalid;
  output s_axi_arready;
  input s_axi_rready;
  output [3:0]s_axi_rid;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  output init_calib_complete;
  input [11:0]device_temp_i;
  input sys_rst;

  wire \<const0> ;
  wire app_ref_ack;
  wire app_ref_req;
  wire app_sr_active;
  wire app_sr_req;
  wire app_zq_ack;
  wire app_zq_req;
  wire aresetn;
  wire [12:0]ddr2_addr;
  wire [2:0]ddr2_ba;
  wire ddr2_cas_n;
  wire [0:0]ddr2_ck_n;
  wire [0:0]ddr2_ck_p;
  wire [0:0]ddr2_cke;
  wire [0:0]ddr2_cs_n;
  wire [1:0]ddr2_dm;
  (* IBUF_LOW_PWR = 0 *) wire [15:0]ddr2_dq;
  (* DIFF_TERM = 0 *) (* IBUF_LOW_PWR = 0 *) wire [1:0]ddr2_dqs_n;
  (* DIFF_TERM = 0 *) (* IBUF_LOW_PWR = 0 *) wire [1:0]ddr2_dqs_p;
  wire [0:0]ddr2_odt;
  wire ddr2_ras_n;
  wire ddr2_we_n;
  wire [11:0]device_temp_i;
  wire init_calib_complete;
  wire mmcm_locked;
  wire [31:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [3:0]s_axi_arid;
  wire [7:0]s_axi_arlen;
  wire [3:0]s_axi_arqos;
  wire s_axi_arready;
  wire [2:0]s_axi_arsize;
  wire s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [3:0]s_axi_awid;
  wire [7:0]s_axi_awlen;
  wire [3:0]s_axi_awqos;
  wire s_axi_awready;
  wire [2:0]s_axi_awsize;
  wire s_axi_awvalid;
  wire [3:0]s_axi_bid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire [3:0]s_axi_rid;
  wire s_axi_rlast;
  wire s_axi_rready;
  wire [1:1]\^s_axi_rresp ;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wlast;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire sys_clk_i;
  wire sys_rst;
  wire \u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk ;
  wire \u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk ;
  wire ui_clk;
  wire ui_clk_sync_rst;

  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_rresp[1] = \^s_axi_rresp [1];
  assign s_axi_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  ddr_axi_ddr_axi_mig u_ddr_axi_mig
       (.CLKB0(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk ),
        .CLKB0_1(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk ),
        .D({s_axi_awid,s_axi_awaddr,s_axi_awlen,s_axi_awsize,s_axi_awburst,s_axi_awqos}),
        .app_ref_ack(app_ref_ack),
        .app_ref_req(app_ref_req),
        .app_sr_active(app_sr_active),
        .app_sr_req(app_sr_req),
        .app_zq_ack(app_zq_ack),
        .app_zq_req(app_zq_req),
        .aresetn(aresetn),
        .ddr2_addr(ddr2_addr),
        .ddr2_ba(ddr2_ba),
        .ddr2_cas_n(ddr2_cas_n),
        .ddr2_cke(ddr2_cke),
        .ddr2_cs_n(ddr2_cs_n),
        .ddr2_dm(ddr2_dm),
        .ddr2_dq(ddr2_dq),
        .ddr2_dqs_n(ddr2_dqs_n),
        .ddr2_dqs_p(ddr2_dqs_p),
        .ddr2_odt(ddr2_odt),
        .ddr2_ras_n(ddr2_ras_n),
        .ddr2_we_n(ddr2_we_n),
        .ddr_ck_out({ddr2_ck_n,ddr2_ck_p}),
        .device_temp_i(device_temp_i),
        .init_calib_complete(init_calib_complete),
        .iserdes_clk(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk ),
        .iserdes_clk_0(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk ),
        .mmcm_locked(mmcm_locked),
        .\s_axi_arid[3] ({s_axi_arid,s_axi_araddr,s_axi_arlen,s_axi_arsize,s_axi_arburst,s_axi_arqos}),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bid(s_axi_bid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rid(s_axi_rid),
        .s_axi_rlast(s_axi_rlast),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(\^s_axi_rresp ),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wlast(s_axi_wlast),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid),
        .sys_clk_i(sys_clk_i),
        .sys_rst(sys_rst),
        .ui_clk(ui_clk),
        .ui_clk_sync_rst(ui_clk_sync_rst));
endmodule

(* ORIG_REF_NAME = "ddr_axi_mig" *) 
module ddr_axi_ddr_axi_mig
   (ui_clk,
    app_ref_ack,
    app_zq_ack,
    ddr2_cas_n,
    ddr2_ras_n,
    ddr2_we_n,
    iserdes_clk,
    iserdes_clk_0,
    ddr2_addr,
    ddr2_ba,
    ddr2_cs_n,
    ddr2_odt,
    ddr2_cke,
    ddr2_dm,
    app_sr_active,
    s_axi_rlast,
    s_axi_bvalid,
    s_axi_awready,
    s_axi_arready,
    mmcm_locked,
    ui_clk_sync_rst,
    s_axi_bid,
    ddr_ck_out,
    s_axi_wready,
    s_axi_rvalid,
    s_axi_rresp,
    s_axi_rdata,
    s_axi_rid,
    init_calib_complete,
    ddr2_dq,
    ddr2_dqs_p,
    ddr2_dqs_n,
    CLKB0,
    CLKB0_1,
    s_axi_wvalid,
    s_axi_wlast,
    s_axi_wstrb,
    s_axi_wdata,
    device_temp_i,
    app_ref_req,
    app_sr_req,
    s_axi_awvalid,
    s_axi_arvalid,
    aresetn,
    sys_rst,
    D,
    \s_axi_arid[3] ,
    sys_clk_i,
    app_zq_req,
    s_axi_bready,
    s_axi_rready);
  output ui_clk;
  output app_ref_ack;
  output app_zq_ack;
  output ddr2_cas_n;
  output ddr2_ras_n;
  output ddr2_we_n;
  output iserdes_clk;
  output iserdes_clk_0;
  output [12:0]ddr2_addr;
  output [2:0]ddr2_ba;
  output [0:0]ddr2_cs_n;
  output [0:0]ddr2_odt;
  output [0:0]ddr2_cke;
  output [1:0]ddr2_dm;
  output app_sr_active;
  output s_axi_rlast;
  output s_axi_bvalid;
  output s_axi_awready;
  output s_axi_arready;
  output mmcm_locked;
  output ui_clk_sync_rst;
  output [3:0]s_axi_bid;
  output [1:0]ddr_ck_out;
  output s_axi_wready;
  output s_axi_rvalid;
  output [0:0]s_axi_rresp;
  output [31:0]s_axi_rdata;
  output [3:0]s_axi_rid;
  output init_calib_complete;
  inout [15:0]ddr2_dq;
  inout [1:0]ddr2_dqs_p;
  inout [1:0]ddr2_dqs_n;
  input CLKB0;
  input CLKB0_1;
  input s_axi_wvalid;
  input s_axi_wlast;
  input [3:0]s_axi_wstrb;
  input [31:0]s_axi_wdata;
  input [11:0]device_temp_i;
  input app_ref_req;
  input app_sr_req;
  input s_axi_awvalid;
  input s_axi_arvalid;
  input aresetn;
  input sys_rst;
  input [52:0]D;
  input [52:0]\s_axi_arid[3] ;
  input sys_clk_i;
  input app_zq_req;
  input s_axi_bready;
  input s_axi_rready;

  wire CLKB0;
  wire CLKB0_1;
  wire [52:0]D;
  wire app_ref_ack;
  wire app_ref_req;
  wire app_sr_active;
  wire app_sr_req;
  wire app_zq_ack;
  wire app_zq_req;
  wire aresetn;
  wire [12:0]ddr2_addr;
  wire [2:0]ddr2_ba;
  wire ddr2_cas_n;
  wire [0:0]ddr2_cke;
  wire [0:0]ddr2_cs_n;
  wire [1:0]ddr2_dm;
  wire [15:0]ddr2_dq;
  wire [1:0]ddr2_dqs_n;
  wire [1:0]ddr2_dqs_p;
  wire [0:0]ddr2_odt;
  wire ddr2_ras_n;
  wire ddr2_we_n;
  wire [1:0]ddr_ck_out;
  wire [11:0]device_temp_i;
  wire device_temp_sync_r4_neq_r3;
  wire freq_refclk;
  wire init_calib_complete;
  wire iserdes_clk;
  wire iserdes_clk_0;
  wire [11:0]\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_100 ;
  wire \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1 ;
  wire \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prbs_rdlvl_done_pulse ;
  wire \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/idelay_tap_limit_r0 ;
  wire \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/pi_cnt_dec ;
  wire \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/samp_edge_cnt0_en_r ;
  wire \mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/RST0 ;
  wire \mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/bm_end_r1 ;
  wire \mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/bm_end_r1 ;
  wire \mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/bm_end_r1 ;
  wire \mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/bm_end_r1 ;
  wire mem_refclk;
  wire mmcm_locked;
  wire pll_locked;
  wire ref_dll_lock;
  wire rstdiv0_sync_r1;
  wire [52:0]\s_axi_arid[3] ;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire [3:0]s_axi_bid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire [3:0]s_axi_rid;
  wire s_axi_rlast;
  wire s_axi_rready;
  wire [0:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wlast;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire sync_pulse;
  wire sys_clk_i;
  wire sys_rst;
  wire sys_rst_act_hi;
  wire u_ddr2_clk_ibuf_n_0;
  wire u_ddr2_infrastructure_n_10;
  wire u_ddr2_infrastructure_n_11;
  wire u_ddr2_infrastructure_n_12;
  wire u_ddr2_infrastructure_n_13;
  wire u_ddr2_infrastructure_n_14;
  wire u_ddr2_infrastructure_n_15;
  wire u_ddr2_infrastructure_n_16;
  wire u_ddr2_infrastructure_n_17;
  wire u_ddr2_infrastructure_n_18;
  wire u_ddr2_infrastructure_n_19;
  wire u_ddr2_infrastructure_n_20;
  wire u_ddr2_infrastructure_n_21;
  wire u_ddr2_infrastructure_n_22;
  wire u_ddr2_infrastructure_n_24;
  wire u_ddr2_infrastructure_n_26;
  wire u_ddr2_infrastructure_n_27;
  wire u_ddr2_infrastructure_n_28;
  wire u_ddr2_infrastructure_n_29;
  wire u_ddr2_infrastructure_n_30;
  wire u_ddr2_infrastructure_n_32;
  wire u_ddr2_infrastructure_n_33;
  wire u_ddr2_infrastructure_n_7;
  wire u_ddr2_infrastructure_n_8;
  wire u_ddr2_infrastructure_n_9;
  wire u_iodelay_ctrl_n_0;
  wire u_memc_ui_top_axi_n_39;
  wire u_memc_ui_top_axi_n_43;
  wire u_memc_ui_top_axi_n_44;
  wire ui_clk;
  wire ui_clk_sync_rst;

  ddr_axi_mig_7series_v2_4_tempmon \temp_mon_enabled.u_tempmon 
       (.CLK(ui_clk),
        .D(\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_100 ),
        .SR(u_ddr2_infrastructure_n_24),
        .device_temp_i(device_temp_i),
        .device_temp_sync_r4_neq_r3(device_temp_sync_r4_neq_r3));
  ddr_axi_mig_7series_v2_4_clk_ibuf u_ddr2_clk_ibuf
       (.mmcm_clk(u_ddr2_clk_ibuf_n_0),
        .sys_clk_i(sys_clk_i));
  ddr_axi_mig_7series_v2_4_infrastructure u_ddr2_infrastructure
       (.ADDRA(u_ddr2_infrastructure_n_22),
        .AS(sys_rst_act_hi),
        .CLK(ui_clk),
        .RST0(\mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/RST0 ),
        .SR(rstdiv0_sync_r1),
        .SS(u_ddr2_infrastructure_n_9),
        .bm_end_r1(\mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/bm_end_r1 ),
        .bm_end_r1_0(\mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/bm_end_r1 ),
        .bm_end_r1_1(\mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/bm_end_r1 ),
        .bm_end_r1_2(\mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/bm_end_r1 ),
        .clear(u_ddr2_infrastructure_n_32),
        .\cnt_pwron_ce_r_reg[0] (u_ddr2_infrastructure_n_17),
        .\complex_num_reads_dec_reg[0] (u_ddr2_infrastructure_n_15),
        .\complex_num_reads_dec_reg[1] (u_ddr2_infrastructure_n_14),
        .complex_row0_rd_done1(\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1 ),
        .device_temp_sync_r4_neq_r3(device_temp_sync_r4_neq_r3),
        .\en_cnt_div2.enable_wrlvl_cnt_reg[3] (u_ddr2_infrastructure_n_30),
        .freq_refclk(freq_refclk),
        .idelay_ld_reg({u_ddr2_infrastructure_n_10,u_ddr2_infrastructure_n_11}),
        .\init_state_r1_reg[0] (u_ddr2_infrastructure_n_12),
        .\init_state_r_reg[4] (u_memc_ui_top_axi_n_44),
        .\last_master_r_reg[2] (u_ddr2_infrastructure_n_20),
        .\maint_controller.maint_wip_r_lcl_reg (u_ddr2_infrastructure_n_19),
        .\mcGo_r_reg[15] (u_ddr2_infrastructure_n_8),
        .mem_refclk(mem_refclk),
        .mmcm_locked(mmcm_locked),
        .new_cnt_cpt_r_reg(u_memc_ui_top_axi_n_39),
        .\one_inc_max_limit_reg[11] (u_ddr2_infrastructure_n_16),
        .pi_cnt_dec(\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/pi_cnt_dec ),
        .pll_locked(pll_locked),
        .prbs_rdlvl_done_pulse(\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prbs_rdlvl_done_pulse ),
        .ras_timer_zero_r_reg(u_ddr2_infrastructure_n_26),
        .ras_timer_zero_r_reg_0(u_ddr2_infrastructure_n_27),
        .ras_timer_zero_r_reg_1(u_ddr2_infrastructure_n_28),
        .ras_timer_zero_r_reg_2(u_ddr2_infrastructure_n_29),
        .\read_fifo.tail_r_reg[4] (u_memc_ui_top_axi_n_43),
        .reset_reg(u_ddr2_infrastructure_n_21),
        .\rst_ref_sync_r_reg[0][14] (u_iodelay_ctrl_n_0),
        .samp_edge_cnt0_en_r(\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/samp_edge_cnt0_en_r ),
        .\samp_edge_cnt1_r_reg[0] (u_ddr2_infrastructure_n_18),
        .\sr_cntrl.sre_request_logic.sre_request_r_reg (u_ddr2_infrastructure_n_7),
        .\sync_cntr_reg[3] (u_ddr2_infrastructure_n_24),
        .sync_pulse(sync_pulse),
        .sys_clk_i(u_ddr2_clk_ibuf_n_0),
        .\tap_cnt_cpt_r_reg[0] (\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/idelay_tap_limit_r0 ),
        .\two_dec_min_limit_reg[1] (u_ddr2_infrastructure_n_13),
        .ui_clk_sync_rst(ui_clk_sync_rst),
        .\wait_cnt_r_reg[0] (u_ddr2_infrastructure_n_33));
  ddr_axi_mig_7series_v2_4_iodelay_ctrl u_iodelay_ctrl
       (.AS(sys_rst_act_hi),
        .mmcm_locked(mmcm_locked),
        .ref_dll_lock(ref_dll_lock),
        .rst_sync_r1_reg(u_iodelay_ctrl_n_0),
        .sys_clk_i(u_ddr2_clk_ibuf_n_0),
        .sys_rst(sys_rst));
  (* CORE_GENERATION_INFO = "ddr2_7Series,mig_7series_v2_4,{LANGUAGE=Verilog, SYNTHESIS_TOOL=Vivado, LEVEL=CONTROLLER, AXI_ENABLE=1, NO_OF_CONTROLLERS=1, INTERFACE_TYPE=DDR2, AXI_ENABLE=1, CLK_PERIOD=3333, PHY_RATIO=2, CLKIN_PERIOD=4999, VCCAUX_IO=1.8V, MEMORY_TYPE=COMP, MEMORY_PART=mt47h64m16hr-25e, DQ_WIDTH=16, ECC=OFF, DATA_MASK=1, ORDERING=STRICT, BURST_MODE=8, BURST_TYPE=SEQ, OUTPUT_DRV=HIGH, USE_CS_PORT=1, USE_ODT_PORT=1, RTT_NOM=50, MEMORY_ADDRESS_MAP=BANK_ROW_COLUMN, REFCLK_FREQ=200, DEBUG_PORT=OFF, INTERNAL_VREF=1, SYSCLK_TYPE=NO_BUFFER, REFCLK_TYPE=USE_SYSTEM_CLOCK}" *) 
  (* X_CORE_INFO = "mig_7series_v2_4_ddr2_7Series, 2015.3" *) 
  ddr_axi_mig_7series_v2_4_memc_ui_top_axi u_memc_ui_top_axi
       (.ADDRA(u_ddr2_infrastructure_n_22),
        .CLK(ui_clk),
        .CLKB0(CLKB0),
        .CLKB0_1(CLKB0_1),
        .D(D),
        .RST0(\mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/RST0 ),
        .SR(rstdiv0_sync_r1),
        .SS(u_ddr2_infrastructure_n_9),
        .app_ref_ack(app_ref_ack),
        .app_ref_req(app_ref_req),
        .app_sr_active(app_sr_active),
        .app_sr_req(app_sr_req),
        .app_zq_ack(app_zq_ack),
        .app_zq_req(app_zq_req),
        .aresetn(aresetn),
        .bm_end_r1(\mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/bm_end_r1 ),
        .bm_end_r1_0(\mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/bm_end_r1 ),
        .bm_end_r1_1(\mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/bm_end_r1 ),
        .bm_end_r1_2(\mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/bm_end_r1 ),
        .clear(u_ddr2_infrastructure_n_32),
        .complex_row0_rd_done1(\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1 ),
        .ddr2_addr(ddr2_addr),
        .ddr2_ba(ddr2_ba),
        .ddr2_cas_n(ddr2_cas_n),
        .ddr2_cke(ddr2_cke),
        .ddr2_cs_n(ddr2_cs_n),
        .ddr2_dm(ddr2_dm),
        .ddr2_dq(ddr2_dq),
        .ddr2_dqs_n(ddr2_dqs_n),
        .ddr2_dqs_p(ddr2_dqs_p),
        .ddr2_odt(ddr2_odt),
        .ddr2_ras_n(ddr2_ras_n),
        .ddr2_we_n(ddr2_we_n),
        .ddr_ck_out(ddr_ck_out),
        .\device_temp_r_reg[11] (\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_100 ),
        .\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] (iserdes_clk),
        .\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 (iserdes_clk_0),
        .\en_cnt_div2.enable_wrlvl_cnt_reg[4] (u_memc_ui_top_axi_n_44),
        .freq_refclk(freq_refclk),
        .idelay_tap_limit_r_reg(u_memc_ui_top_axi_n_39),
        .init_calib_complete(init_calib_complete),
        .mem_refclk(mem_refclk),
        .pi_cnt_dec(\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/pi_cnt_dec ),
        .pll_locked(pll_locked),
        .prbs_rdlvl_done_pulse(\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prbs_rdlvl_done_pulse ),
        .\read_fifo.fifo_out_data_r_reg[5] (u_memc_ui_top_axi_n_43),
        .ref_dll_lock(ref_dll_lock),
        .rstdiv0_sync_r1_reg_rep(u_ddr2_infrastructure_n_7),
        .rstdiv0_sync_r1_reg_rep__0(u_ddr2_infrastructure_n_8),
        .rstdiv0_sync_r1_reg_rep__10(u_ddr2_infrastructure_n_18),
        .rstdiv0_sync_r1_reg_rep__10_0(\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/idelay_tap_limit_r0 ),
        .rstdiv0_sync_r1_reg_rep__10_1(u_ddr2_infrastructure_n_33),
        .rstdiv0_sync_r1_reg_rep__11(u_ddr2_infrastructure_n_19),
        .rstdiv0_sync_r1_reg_rep__11_0(u_ddr2_infrastructure_n_28),
        .rstdiv0_sync_r1_reg_rep__11_1(u_ddr2_infrastructure_n_29),
        .rstdiv0_sync_r1_reg_rep__11_2(u_ddr2_infrastructure_n_27),
        .rstdiv0_sync_r1_reg_rep__11_3(u_ddr2_infrastructure_n_26),
        .rstdiv0_sync_r1_reg_rep__12(u_ddr2_infrastructure_n_20),
        .rstdiv0_sync_r1_reg_rep__13(u_ddr2_infrastructure_n_21),
        .rstdiv0_sync_r1_reg_rep__13_0(u_ddr2_infrastructure_n_30),
        .rstdiv0_sync_r1_reg_rep__2({u_ddr2_infrastructure_n_10,u_ddr2_infrastructure_n_11}),
        .rstdiv0_sync_r1_reg_rep__4(u_ddr2_infrastructure_n_12),
        .rstdiv0_sync_r1_reg_rep__5(u_ddr2_infrastructure_n_13),
        .rstdiv0_sync_r1_reg_rep__6(u_ddr2_infrastructure_n_14),
        .rstdiv0_sync_r1_reg_rep__7(u_ddr2_infrastructure_n_15),
        .rstdiv0_sync_r1_reg_rep__8(u_ddr2_infrastructure_n_16),
        .rstdiv0_sync_r1_reg_rep__9(u_ddr2_infrastructure_n_17),
        .\s_axi_arid[3] (\s_axi_arid[3] ),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bid(s_axi_bid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rid(s_axi_rid),
        .s_axi_rlast(s_axi_rlast),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wlast(s_axi_wlast),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid),
        .samp_edge_cnt0_en_r(\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/samp_edge_cnt0_en_r ),
        .sync_pulse(sync_pulse));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_arb_mux" *) 
module ddr_axi_mig_7series_v2_4_arb_mux
   (\cmd_pipe_plus.mc_cmd_reg[0] ,
    \cmd_pipe_plus.mc_cas_n_reg[1] ,
    DIA,
    col_rd_wr,
    D,
    rnk_config_valid_r,
    \cmd_pipe_plus.mc_we_n_reg[1] ,
    \cmd_pipe_plus.mc_we_n_reg[0] ,
    \cmd_pipe_plus.mc_aux_out0_reg[1] ,
    \cmd_pipe_plus.mc_ras_n_reg[0] ,
    Q,
    override_demand_ns,
    \rcd_timer_gt_2.rcd_timer_r_reg[0] ,
    \grant_r_reg[3] ,
    read_this_rank,
    int_read_this_rank,
    granted_col_r_reg,
    mc_data_offset_ns,
    mc_odt_ns,
    E,
    mc_cmd_ns,
    \rtw_timer.rtw_cnt_r_reg[2] ,
    ras_timer_zero_r_reg,
    p_0_out,
    col_data_buf_addr,
    \rtw_timer.rtw_cnt_r_reg[2]_0 ,
    \rnk_config_strobe_r_reg[0] ,
    mc_ras_n_ns,
    mc_cas_n_ns,
    \rcd_timer_gt_2.rcd_timer_r_reg[0]_0 ,
    \cmd_pipe_plus.mc_address_reg[25] ,
    \cmd_pipe_plus.mc_bank_reg[5] ,
    \grant_r_reg[1] ,
    \rcd_timer_gt_2.rcd_timer_r_reg[0]_1 ,
    granted_row_r_reg,
    \rcd_timer_gt_2.rcd_timer_r_reg[0]_2 ,
    granted_row_r_reg_0,
    \grant_r_reg[2] ,
    \rcd_timer_gt_2.rcd_timer_r_reg[0]_3 ,
    \grant_r_reg[2]_0 ,
    act_this_rank,
    \inhbt_act_faw.faw_cnt_r_reg[0] ,
    \wtr_timer.wtr_cnt_r_reg[1] ,
    \wtr_timer.wtr_cnt_r_reg[0] ,
    \wtr_timer.wtr_cnt_r_reg[0]_0 ,
    demand_priority_r_reg,
    \starve_limit_cntr_r_reg[0] ,
    ras_timer_zero_r_reg_0,
    ras_timer_zero_r_reg_1,
    ras_timer_zero_r_reg_2,
    demand_priority_r_reg_0,
    demand_priority_r_reg_1,
    demand_priority_r_reg_2,
    mc_cs_n_ns,
    \cmd_pipe_plus.mc_data_offset_reg[0] ,
    granted_row_ns,
    CLK,
    insert_maint_r,
    \cmd_pipe_plus.mc_aux_out0_reg[1]_0 ,
    SS,
    \maintenance_request.maint_srx_r_lcl_reg ,
    demand_priority_r_reg_3,
    p_17_in,
    col_wait_r_reg,
    rstdiv0_sync_r1_reg_rep__11,
    rd_wr_r_lcl_reg,
    rd_this_rank_r,
    read_this_rank_r1,
    rd_wr_r_lcl_reg_0,
    rstdiv0_sync_r1_reg_rep__12,
    \order_q_r_reg[1] ,
    rd_wr_r,
    rstdiv0_sync_r1_reg_rep__10,
    override_demand_r_reg,
    \order_q_r_reg[1]_0 ,
    \order_q_r_reg[0] ,
    override_demand_r_reg_0,
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1] ,
    DIC,
    req_periodic_rd_r,
    req_data_buf_addr_r,
    demand_priority_r_reg_4,
    \order_q_r_reg[0]_0 ,
    p_17_in_0,
    demand_priority_r_reg_5,
    demand_priority_r_reg_6,
    row_cmd_wr,
    maint_srx_r,
    req_row_r,
    act_wait_r_lcl_reg,
    \req_row_r_lcl_reg[12] ,
    req_bank_r,
    auto_pre_r_lcl_reg,
    auto_pre_r_lcl_reg_0,
    auto_pre_r_lcl_reg_1,
    auto_pre_r_lcl_reg_2,
    auto_pre_r_lcl_reg_3,
    inhbt_act_faw_r,
    ofs_rdy_r,
    col_wait_r,
    ofs_rdy_r_1,
    ofs_rdy_r_2,
    col_wait_r_3,
    col_wait_r_4,
    ofs_rdy_r_5,
    \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ,
    act_this_rank_r,
    wr_this_rank_r,
    demand_priority_r,
    \grant_r_reg[3]_0 ,
    demanded_prior_r_reg,
    override_demand_r,
    req_bank_rdy_r,
    \req_col_r_reg[9] ,
    \req_col_r_reg[9]_0 ,
    \req_col_r_reg[9]_1 ,
    \req_col_r_reg[9]_2 ,
    auto_pre_r,
    auto_pre_r_6,
    auto_pre_r_7,
    auto_pre_r_8,
    req_bank_rdy_r_9,
    req_bank_rdy_r_10,
    req_bank_rdy_r_11,
    rstdiv0_sync_r1_reg_rep__10_0,
    \rtw_timer.rtw_cnt_r_reg[2]_1 );
  output \cmd_pipe_plus.mc_cmd_reg[0] ;
  output \cmd_pipe_plus.mc_cas_n_reg[1] ;
  output [1:0]DIA;
  output col_rd_wr;
  output [0:0]D;
  output rnk_config_valid_r;
  output [1:0]\cmd_pipe_plus.mc_we_n_reg[1] ;
  output \cmd_pipe_plus.mc_we_n_reg[0] ;
  output \cmd_pipe_plus.mc_aux_out0_reg[1] ;
  output \cmd_pipe_plus.mc_ras_n_reg[0] ;
  output [3:0]Q;
  output override_demand_ns;
  output [3:0]\rcd_timer_gt_2.rcd_timer_r_reg[0] ;
  output \grant_r_reg[3] ;
  output read_this_rank;
  output int_read_this_rank;
  output granted_col_r_reg;
  output [0:0]mc_data_offset_ns;
  output [0:0]mc_odt_ns;
  output [0:0]E;
  output [0:0]mc_cmd_ns;
  output \rtw_timer.rtw_cnt_r_reg[2] ;
  output ras_timer_zero_r_reg;
  output [0:0]p_0_out;
  output [2:0]col_data_buf_addr;
  output \rtw_timer.rtw_cnt_r_reg[2]_0 ;
  output \rnk_config_strobe_r_reg[0] ;
  output [0:0]mc_ras_n_ns;
  output [1:0]mc_cas_n_ns;
  output \rcd_timer_gt_2.rcd_timer_r_reg[0]_0 ;
  output [20:0]\cmd_pipe_plus.mc_address_reg[25] ;
  output [5:0]\cmd_pipe_plus.mc_bank_reg[5] ;
  output \grant_r_reg[1] ;
  output \rcd_timer_gt_2.rcd_timer_r_reg[0]_1 ;
  output granted_row_r_reg;
  output \rcd_timer_gt_2.rcd_timer_r_reg[0]_2 ;
  output granted_row_r_reg_0;
  output \grant_r_reg[2] ;
  output \rcd_timer_gt_2.rcd_timer_r_reg[0]_3 ;
  output \grant_r_reg[2]_0 ;
  output act_this_rank;
  output \inhbt_act_faw.faw_cnt_r_reg[0] ;
  output \wtr_timer.wtr_cnt_r_reg[1] ;
  output \wtr_timer.wtr_cnt_r_reg[0] ;
  output \wtr_timer.wtr_cnt_r_reg[0]_0 ;
  output demand_priority_r_reg;
  output \starve_limit_cntr_r_reg[0] ;
  output ras_timer_zero_r_reg_0;
  output ras_timer_zero_r_reg_1;
  output ras_timer_zero_r_reg_2;
  output demand_priority_r_reg_0;
  output demand_priority_r_reg_1;
  output demand_priority_r_reg_2;
  output [0:0]mc_cs_n_ns;
  output \cmd_pipe_plus.mc_data_offset_reg[0] ;
  input granted_row_ns;
  input CLK;
  input insert_maint_r;
  input \cmd_pipe_plus.mc_aux_out0_reg[1]_0 ;
  input [0:0]SS;
  input [0:0]\maintenance_request.maint_srx_r_lcl_reg ;
  input demand_priority_r_reg_3;
  input p_17_in;
  input col_wait_r_reg;
  input rstdiv0_sync_r1_reg_rep__11;
  input rd_wr_r_lcl_reg;
  input [3:0]rd_this_rank_r;
  input read_this_rank_r1;
  input rd_wr_r_lcl_reg_0;
  input rstdiv0_sync_r1_reg_rep__12;
  input \order_q_r_reg[1] ;
  input [3:0]rd_wr_r;
  input rstdiv0_sync_r1_reg_rep__10;
  input override_demand_r_reg;
  input \order_q_r_reg[1]_0 ;
  input \order_q_r_reg[0] ;
  input override_demand_r_reg_0;
  input [0:0]\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1] ;
  input [0:0]DIC;
  input [3:0]req_periodic_rd_r;
  input [15:0]req_data_buf_addr_r;
  input demand_priority_r_reg_4;
  input \order_q_r_reg[0]_0 ;
  input p_17_in_0;
  input demand_priority_r_reg_5;
  input demand_priority_r_reg_6;
  input [3:0]row_cmd_wr;
  input maint_srx_r;
  input [45:0]req_row_r;
  input act_wait_r_lcl_reg;
  input [3:0]\req_row_r_lcl_reg[12] ;
  input [11:0]req_bank_r;
  input auto_pre_r_lcl_reg;
  input auto_pre_r_lcl_reg_0;
  input auto_pre_r_lcl_reg_1;
  input auto_pre_r_lcl_reg_2;
  input auto_pre_r_lcl_reg_3;
  input inhbt_act_faw_r;
  input ofs_rdy_r;
  input col_wait_r;
  input ofs_rdy_r_1;
  input ofs_rdy_r_2;
  input col_wait_r_3;
  input col_wait_r_4;
  input ofs_rdy_r_5;
  input [3:0]\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ;
  input [3:0]act_this_rank_r;
  input [3:0]wr_this_rank_r;
  input demand_priority_r;
  input \grant_r_reg[3]_0 ;
  input demanded_prior_r_reg;
  input override_demand_r;
  input req_bank_rdy_r;
  input [6:0]\req_col_r_reg[9] ;
  input [6:0]\req_col_r_reg[9]_0 ;
  input [6:0]\req_col_r_reg[9]_1 ;
  input [6:0]\req_col_r_reg[9]_2 ;
  input auto_pre_r;
  input auto_pre_r_6;
  input auto_pre_r_7;
  input auto_pre_r_8;
  input req_bank_rdy_r_9;
  input req_bank_rdy_r_10;
  input req_bank_rdy_r_11;
  input rstdiv0_sync_r1_reg_rep__10_0;
  input [1:0]\rtw_timer.rtw_cnt_r_reg[2]_1 ;

  wire CLK;
  wire [0:0]D;
  wire [1:0]DIA;
  wire [0:0]DIC;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SS;
  wire act_this_rank;
  wire [3:0]act_this_rank_r;
  wire act_wait_r_lcl_reg;
  wire auto_pre_r;
  wire auto_pre_r_6;
  wire auto_pre_r_7;
  wire auto_pre_r_8;
  wire auto_pre_r_lcl_reg;
  wire auto_pre_r_lcl_reg_0;
  wire auto_pre_r_lcl_reg_1;
  wire auto_pre_r_lcl_reg_2;
  wire auto_pre_r_lcl_reg_3;
  wire [20:0]\cmd_pipe_plus.mc_address_reg[25] ;
  wire \cmd_pipe_plus.mc_aux_out0_reg[1] ;
  wire \cmd_pipe_plus.mc_aux_out0_reg[1]_0 ;
  wire [5:0]\cmd_pipe_plus.mc_bank_reg[5] ;
  wire \cmd_pipe_plus.mc_cas_n_reg[1] ;
  wire \cmd_pipe_plus.mc_cmd_reg[0] ;
  wire \cmd_pipe_plus.mc_data_offset_reg[0] ;
  wire \cmd_pipe_plus.mc_ras_n_reg[0] ;
  wire \cmd_pipe_plus.mc_we_n_reg[0] ;
  wire [1:0]\cmd_pipe_plus.mc_we_n_reg[1] ;
  wire [2:0]col_data_buf_addr;
  wire col_periodic_rd_r;
  wire col_rd_wr;
  wire col_rd_wr_r;
  wire col_size;
  wire col_size_r;
  wire col_wait_r;
  wire col_wait_r_3;
  wire col_wait_r_4;
  wire col_wait_r_reg;
  wire [3:0]\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ;
  wire demand_priority_r;
  wire demand_priority_r_reg;
  wire demand_priority_r_reg_0;
  wire demand_priority_r_reg_1;
  wire demand_priority_r_reg_2;
  wire demand_priority_r_reg_3;
  wire demand_priority_r_reg_4;
  wire demand_priority_r_reg_5;
  wire demand_priority_r_reg_6;
  wire demanded_prior_r_reg;
  wire \grant_r_reg[1] ;
  wire \grant_r_reg[2] ;
  wire \grant_r_reg[2]_0 ;
  wire \grant_r_reg[3] ;
  wire \grant_r_reg[3]_0 ;
  wire granted_col_r_reg;
  wire granted_row_ns;
  wire granted_row_r_reg;
  wire granted_row_r_reg_0;
  wire \inhbt_act_faw.faw_cnt_r_reg[0] ;
  wire inhbt_act_faw_r;
  wire insert_maint_r;
  wire int_read_this_rank;
  wire maint_srx_r;
  wire [0:0]\maintenance_request.maint_srx_r_lcl_reg ;
  wire mc_aux_out_r_1;
  wire mc_aux_out_r_2;
  wire [1:0]mc_cas_n_ns;
  wire [0:0]mc_cmd_ns;
  wire [0:0]mc_cs_n_ns;
  wire [0:0]mc_data_offset_ns;
  wire [0:0]mc_odt_ns;
  wire [0:0]mc_ras_n_ns;
  wire ofs_rdy_r;
  wire ofs_rdy_r_1;
  wire ofs_rdy_r_2;
  wire ofs_rdy_r_5;
  wire \order_q_r_reg[0] ;
  wire \order_q_r_reg[0]_0 ;
  wire \order_q_r_reg[1] ;
  wire \order_q_r_reg[1]_0 ;
  wire override_demand_ns;
  wire override_demand_r;
  wire override_demand_r_reg;
  wire override_demand_r_reg_0;
  wire [0:0]p_0_out;
  wire p_17_in;
  wire p_17_in_0;
  wire [0:0]\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1] ;
  wire ras_timer_zero_r_reg;
  wire ras_timer_zero_r_reg_0;
  wire ras_timer_zero_r_reg_1;
  wire ras_timer_zero_r_reg_2;
  wire [3:0]\rcd_timer_gt_2.rcd_timer_r_reg[0] ;
  wire \rcd_timer_gt_2.rcd_timer_r_reg[0]_0 ;
  wire \rcd_timer_gt_2.rcd_timer_r_reg[0]_1 ;
  wire \rcd_timer_gt_2.rcd_timer_r_reg[0]_2 ;
  wire \rcd_timer_gt_2.rcd_timer_r_reg[0]_3 ;
  wire [3:0]rd_this_rank_r;
  wire [3:0]rd_wr_r;
  wire rd_wr_r_lcl_reg;
  wire rd_wr_r_lcl_reg_0;
  wire read_this_rank;
  wire read_this_rank_r1;
  wire [11:0]req_bank_r;
  wire req_bank_rdy_r;
  wire req_bank_rdy_r_10;
  wire req_bank_rdy_r_11;
  wire req_bank_rdy_r_9;
  wire [6:0]\req_col_r_reg[9] ;
  wire [6:0]\req_col_r_reg[9]_0 ;
  wire [6:0]\req_col_r_reg[9]_1 ;
  wire [6:0]\req_col_r_reg[9]_2 ;
  wire [15:0]req_data_buf_addr_r;
  wire [3:0]req_periodic_rd_r;
  wire [45:0]req_row_r;
  wire [3:0]\req_row_r_lcl_reg[12] ;
  wire \rnk_config_strobe_r_reg[0] ;
  wire rnk_config_valid_r;
  wire [3:0]row_cmd_wr;
  wire rstdiv0_sync_r1_reg_rep__10;
  wire rstdiv0_sync_r1_reg_rep__10_0;
  wire rstdiv0_sync_r1_reg_rep__11;
  wire rstdiv0_sync_r1_reg_rep__12;
  wire \rtw_timer.rtw_cnt_r_reg[2] ;
  wire \rtw_timer.rtw_cnt_r_reg[2]_0 ;
  wire [1:0]\rtw_timer.rtw_cnt_r_reg[2]_1 ;
  wire \starve_limit_cntr_r_reg[0] ;
  wire [3:0]wr_this_rank_r;
  wire \wtr_timer.wtr_cnt_r_reg[0] ;
  wire \wtr_timer.wtr_cnt_r_reg[0]_0 ;
  wire \wtr_timer.wtr_cnt_r_reg[1] ;

  ddr_axi_mig_7series_v2_4_arb_row_col arb_row_col0
       (.CLK(CLK),
        .DIA(DIA),
        .DIC(DIC),
        .E(E),
        .Q(Q),
        .SS(SS),
        .act_this_rank(act_this_rank),
        .act_this_rank_r(act_this_rank_r),
        .act_wait_r_lcl_reg(act_wait_r_lcl_reg),
        .auto_pre_r(auto_pre_r),
        .auto_pre_r_6(auto_pre_r_6),
        .auto_pre_r_7(auto_pre_r_7),
        .auto_pre_r_8(auto_pre_r_8),
        .auto_pre_r_lcl_reg(auto_pre_r_lcl_reg),
        .auto_pre_r_lcl_reg_0(auto_pre_r_lcl_reg_0),
        .auto_pre_r_lcl_reg_1(auto_pre_r_lcl_reg_1),
        .auto_pre_r_lcl_reg_2(auto_pre_r_lcl_reg_2),
        .auto_pre_r_lcl_reg_3(auto_pre_r_lcl_reg_3),
        .\cmd_pipe_plus.mc_address_reg[25] (\cmd_pipe_plus.mc_address_reg[25] ),
        .\cmd_pipe_plus.mc_aux_out0_reg[1] (\cmd_pipe_plus.mc_aux_out0_reg[1] ),
        .\cmd_pipe_plus.mc_aux_out0_reg[1]_0 (\cmd_pipe_plus.mc_aux_out0_reg[1]_0 ),
        .\cmd_pipe_plus.mc_bank_reg[5] (\cmd_pipe_plus.mc_bank_reg[5] ),
        .\cmd_pipe_plus.mc_cas_n_reg[1] (\cmd_pipe_plus.mc_cas_n_reg[1] ),
        .\cmd_pipe_plus.mc_cmd_reg[0] (\cmd_pipe_plus.mc_cmd_reg[0] ),
        .\cmd_pipe_plus.mc_data_offset_reg[0] (\cmd_pipe_plus.mc_data_offset_reg[0] ),
        .\cmd_pipe_plus.mc_ras_n_reg[0] (\cmd_pipe_plus.mc_ras_n_reg[0] ),
        .\cmd_pipe_plus.mc_we_n_reg[0] (\cmd_pipe_plus.mc_we_n_reg[0] ),
        .\cmd_pipe_plus.mc_we_n_reg[1] (\cmd_pipe_plus.mc_we_n_reg[1] ),
        .col_data_buf_addr(col_data_buf_addr),
        .col_periodic_rd_r(col_periodic_rd_r),
        .col_rd_wr(col_rd_wr),
        .col_rd_wr_r(col_rd_wr_r),
        .col_size(col_size),
        .col_size_r(col_size_r),
        .col_wait_r(col_wait_r),
        .col_wait_r_3(col_wait_r_3),
        .col_wait_r_4(col_wait_r_4),
        .col_wait_r_reg(col_wait_r_reg),
        .\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] (\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ),
        .demand_priority_r(demand_priority_r),
        .demand_priority_r_reg(demand_priority_r_reg),
        .demand_priority_r_reg_0(demand_priority_r_reg_0),
        .demand_priority_r_reg_1(demand_priority_r_reg_1),
        .demand_priority_r_reg_2(demand_priority_r_reg_2),
        .demand_priority_r_reg_3(demand_priority_r_reg_3),
        .demand_priority_r_reg_4(demand_priority_r_reg_4),
        .demand_priority_r_reg_5(demand_priority_r_reg_5),
        .demand_priority_r_reg_6(demand_priority_r_reg_6),
        .demanded_prior_r_reg(demanded_prior_r_reg),
        .\grant_r_reg[1] (\grant_r_reg[1] ),
        .\grant_r_reg[2] (\grant_r_reg[2] ),
        .\grant_r_reg[2]_0 (\grant_r_reg[2]_0 ),
        .\grant_r_reg[3] (\grant_r_reg[3] ),
        .\grant_r_reg[3]_0 (\grant_r_reg[3]_0 ),
        .granted_col_r_reg_0(granted_col_r_reg),
        .granted_row_ns(granted_row_ns),
        .granted_row_r_reg_0(granted_row_r_reg),
        .granted_row_r_reg_1(granted_row_r_reg_0),
        .\inhbt_act_faw.faw_cnt_r_reg[0] (\inhbt_act_faw.faw_cnt_r_reg[0] ),
        .inhbt_act_faw_r(inhbt_act_faw_r),
        .insert_maint_r(insert_maint_r),
        .int_read_this_rank(int_read_this_rank),
        .maint_srx_r(maint_srx_r),
        .mc_aux_out_r_1(mc_aux_out_r_1),
        .mc_aux_out_r_2(mc_aux_out_r_2),
        .mc_cas_n_ns(mc_cas_n_ns),
        .mc_cmd_ns(mc_cmd_ns),
        .mc_cs_n_ns(mc_cs_n_ns),
        .mc_data_offset_ns(mc_data_offset_ns),
        .mc_odt_ns(mc_odt_ns),
        .mc_ras_n_ns(mc_ras_n_ns),
        .ofs_rdy_r(ofs_rdy_r),
        .ofs_rdy_r_1(ofs_rdy_r_1),
        .ofs_rdy_r_2(ofs_rdy_r_2),
        .ofs_rdy_r_5(ofs_rdy_r_5),
        .\order_q_r_reg[0] (\order_q_r_reg[0] ),
        .\order_q_r_reg[0]_0 (\order_q_r_reg[0]_0 ),
        .\order_q_r_reg[1] (\order_q_r_reg[1] ),
        .\order_q_r_reg[1]_0 (\order_q_r_reg[1]_0 ),
        .override_demand_r(override_demand_r),
        .override_demand_r_reg(override_demand_ns),
        .override_demand_r_reg_0(override_demand_r_reg),
        .override_demand_r_reg_1(override_demand_r_reg_0),
        .p_0_out(p_0_out),
        .p_17_in(p_17_in),
        .p_17_in_0(p_17_in_0),
        .\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1] (\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1] ),
        .ras_timer_zero_r_reg(ras_timer_zero_r_reg),
        .ras_timer_zero_r_reg_0(ras_timer_zero_r_reg_0),
        .ras_timer_zero_r_reg_1(ras_timer_zero_r_reg_1),
        .ras_timer_zero_r_reg_2(ras_timer_zero_r_reg_2),
        .\rcd_timer_gt_2.rcd_timer_r_reg[0] (\rcd_timer_gt_2.rcd_timer_r_reg[0] ),
        .\rcd_timer_gt_2.rcd_timer_r_reg[0]_0 (\rcd_timer_gt_2.rcd_timer_r_reg[0]_0 ),
        .\rcd_timer_gt_2.rcd_timer_r_reg[0]_1 (\rcd_timer_gt_2.rcd_timer_r_reg[0]_1 ),
        .\rcd_timer_gt_2.rcd_timer_r_reg[0]_2 (\rcd_timer_gt_2.rcd_timer_r_reg[0]_2 ),
        .\rcd_timer_gt_2.rcd_timer_r_reg[0]_3 (\rcd_timer_gt_2.rcd_timer_r_reg[0]_3 ),
        .rd_this_rank_r(rd_this_rank_r),
        .rd_wr_r(rd_wr_r),
        .rd_wr_r_lcl_reg(rd_wr_r_lcl_reg),
        .rd_wr_r_lcl_reg_0(rd_wr_r_lcl_reg_0),
        .read_this_rank(read_this_rank),
        .read_this_rank_r1(read_this_rank_r1),
        .req_bank_r(req_bank_r),
        .req_bank_rdy_r(req_bank_rdy_r),
        .req_bank_rdy_r_10(req_bank_rdy_r_10),
        .req_bank_rdy_r_11(req_bank_rdy_r_11),
        .req_bank_rdy_r_9(req_bank_rdy_r_9),
        .\req_col_r_reg[9] (\req_col_r_reg[9] ),
        .\req_col_r_reg[9]_0 (\req_col_r_reg[9]_0 ),
        .\req_col_r_reg[9]_1 (\req_col_r_reg[9]_1 ),
        .\req_col_r_reg[9]_2 (\req_col_r_reg[9]_2 ),
        .req_data_buf_addr_r(req_data_buf_addr_r),
        .req_periodic_rd_r(req_periodic_rd_r),
        .req_row_r(req_row_r),
        .\req_row_r_lcl_reg[12] (\req_row_r_lcl_reg[12] ),
        .\rnk_config_strobe_r_reg[0]_0 (\rnk_config_strobe_r_reg[0] ),
        .rnk_config_valid_r_lcl_reg_0(rnk_config_valid_r),
        .row_cmd_wr(row_cmd_wr),
        .rstdiv0_sync_r1_reg_rep__10(rstdiv0_sync_r1_reg_rep__10),
        .rstdiv0_sync_r1_reg_rep__10_0(rstdiv0_sync_r1_reg_rep__10_0),
        .rstdiv0_sync_r1_reg_rep__11(rstdiv0_sync_r1_reg_rep__11),
        .rstdiv0_sync_r1_reg_rep__12(rstdiv0_sync_r1_reg_rep__12),
        .\rtw_timer.rtw_cnt_r_reg[2] (\rtw_timer.rtw_cnt_r_reg[2] ),
        .\rtw_timer.rtw_cnt_r_reg[2]_0 (\rtw_timer.rtw_cnt_r_reg[2]_0 ),
        .\rtw_timer.rtw_cnt_r_reg[2]_1 (\rtw_timer.rtw_cnt_r_reg[2]_1 ),
        .\starve_limit_cntr_r_reg[0] (\starve_limit_cntr_r_reg[0] ),
        .wr_this_rank_r(wr_this_rank_r),
        .\wtr_timer.wtr_cnt_r_reg[0] (\wtr_timer.wtr_cnt_r_reg[0] ),
        .\wtr_timer.wtr_cnt_r_reg[0]_0 (\wtr_timer.wtr_cnt_r_reg[0]_0 ),
        .\wtr_timer.wtr_cnt_r_reg[1] (\wtr_timer.wtr_cnt_r_reg[1] ));
  ddr_axi_mig_7series_v2_4_arb_select arb_select0
       (.CLK(CLK),
        .D(D),
        .DIA(DIA[1]),
        .SS(SS),
        .\cmd_pipe_plus.mc_aux_out0_reg[1] (\cmd_pipe_plus.mc_aux_out0_reg[1]_0 ),
        .col_periodic_rd_r(col_periodic_rd_r),
        .col_rd_wr(col_rd_wr),
        .col_rd_wr_r(col_rd_wr_r),
        .col_size(col_size),
        .col_size_r(col_size_r),
        .\maintenance_request.maint_srx_r_lcl_reg (\maintenance_request.maint_srx_r_lcl_reg ),
        .mc_aux_out_r_1(mc_aux_out_r_1),
        .mc_aux_out_r_2(mc_aux_out_r_2));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_arb_row_col" *) 
module ddr_axi_mig_7series_v2_4_arb_row_col
   (\cmd_pipe_plus.mc_cmd_reg[0] ,
    \cmd_pipe_plus.mc_cas_n_reg[1] ,
    rnk_config_valid_r_lcl_reg_0,
    \cmd_pipe_plus.mc_we_n_reg[1] ,
    \cmd_pipe_plus.mc_we_n_reg[0] ,
    \cmd_pipe_plus.mc_aux_out0_reg[1] ,
    \cmd_pipe_plus.mc_ras_n_reg[0] ,
    Q,
    override_demand_r_reg,
    \rcd_timer_gt_2.rcd_timer_r_reg[0] ,
    \grant_r_reg[3] ,
    read_this_rank,
    int_read_this_rank,
    granted_col_r_reg_0,
    mc_data_offset_ns,
    mc_odt_ns,
    E,
    mc_cmd_ns,
    col_rd_wr,
    \rtw_timer.rtw_cnt_r_reg[2] ,
    ras_timer_zero_r_reg,
    p_0_out,
    col_size,
    DIA,
    col_data_buf_addr,
    \rtw_timer.rtw_cnt_r_reg[2]_0 ,
    \rnk_config_strobe_r_reg[0]_0 ,
    mc_ras_n_ns,
    mc_cas_n_ns,
    \rcd_timer_gt_2.rcd_timer_r_reg[0]_0 ,
    \cmd_pipe_plus.mc_address_reg[25] ,
    \cmd_pipe_plus.mc_bank_reg[5] ,
    \grant_r_reg[1] ,
    \rcd_timer_gt_2.rcd_timer_r_reg[0]_1 ,
    granted_row_r_reg_0,
    \rcd_timer_gt_2.rcd_timer_r_reg[0]_2 ,
    granted_row_r_reg_1,
    \grant_r_reg[2] ,
    \rcd_timer_gt_2.rcd_timer_r_reg[0]_3 ,
    \grant_r_reg[2]_0 ,
    act_this_rank,
    \inhbt_act_faw.faw_cnt_r_reg[0] ,
    \wtr_timer.wtr_cnt_r_reg[1] ,
    \wtr_timer.wtr_cnt_r_reg[0] ,
    \wtr_timer.wtr_cnt_r_reg[0]_0 ,
    demand_priority_r_reg,
    \starve_limit_cntr_r_reg[0] ,
    ras_timer_zero_r_reg_0,
    ras_timer_zero_r_reg_1,
    ras_timer_zero_r_reg_2,
    demand_priority_r_reg_0,
    demand_priority_r_reg_1,
    demand_priority_r_reg_2,
    mc_cs_n_ns,
    \cmd_pipe_plus.mc_data_offset_reg[0] ,
    granted_row_ns,
    CLK,
    insert_maint_r,
    SS,
    demand_priority_r_reg_3,
    p_17_in,
    col_wait_r_reg,
    rstdiv0_sync_r1_reg_rep__11,
    rd_wr_r_lcl_reg,
    rd_this_rank_r,
    read_this_rank_r1,
    rd_wr_r_lcl_reg_0,
    rstdiv0_sync_r1_reg_rep__12,
    \order_q_r_reg[1] ,
    rd_wr_r,
    rstdiv0_sync_r1_reg_rep__10,
    override_demand_r_reg_0,
    \order_q_r_reg[1]_0 ,
    \order_q_r_reg[0] ,
    override_demand_r_reg_1,
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1] ,
    mc_aux_out_r_1,
    \cmd_pipe_plus.mc_aux_out0_reg[1]_0 ,
    mc_aux_out_r_2,
    DIC,
    col_rd_wr_r,
    col_size_r,
    req_periodic_rd_r,
    col_periodic_rd_r,
    req_data_buf_addr_r,
    demand_priority_r_reg_4,
    \order_q_r_reg[0]_0 ,
    p_17_in_0,
    demand_priority_r_reg_5,
    demand_priority_r_reg_6,
    row_cmd_wr,
    maint_srx_r,
    req_row_r,
    act_wait_r_lcl_reg,
    \req_row_r_lcl_reg[12] ,
    req_bank_r,
    auto_pre_r_lcl_reg,
    auto_pre_r_lcl_reg_0,
    auto_pre_r_lcl_reg_1,
    auto_pre_r_lcl_reg_2,
    auto_pre_r_lcl_reg_3,
    inhbt_act_faw_r,
    ofs_rdy_r,
    col_wait_r,
    ofs_rdy_r_1,
    ofs_rdy_r_2,
    col_wait_r_3,
    col_wait_r_4,
    ofs_rdy_r_5,
    \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ,
    act_this_rank_r,
    wr_this_rank_r,
    demand_priority_r,
    \grant_r_reg[3]_0 ,
    demanded_prior_r_reg,
    override_demand_r,
    req_bank_rdy_r,
    \req_col_r_reg[9] ,
    \req_col_r_reg[9]_0 ,
    \req_col_r_reg[9]_1 ,
    \req_col_r_reg[9]_2 ,
    auto_pre_r,
    auto_pre_r_6,
    auto_pre_r_7,
    auto_pre_r_8,
    req_bank_rdy_r_9,
    req_bank_rdy_r_10,
    req_bank_rdy_r_11,
    rstdiv0_sync_r1_reg_rep__10_0,
    \rtw_timer.rtw_cnt_r_reg[2]_1 );
  output \cmd_pipe_plus.mc_cmd_reg[0] ;
  output \cmd_pipe_plus.mc_cas_n_reg[1] ;
  output rnk_config_valid_r_lcl_reg_0;
  output [1:0]\cmd_pipe_plus.mc_we_n_reg[1] ;
  output \cmd_pipe_plus.mc_we_n_reg[0] ;
  output \cmd_pipe_plus.mc_aux_out0_reg[1] ;
  output \cmd_pipe_plus.mc_ras_n_reg[0] ;
  output [3:0]Q;
  output override_demand_r_reg;
  output [3:0]\rcd_timer_gt_2.rcd_timer_r_reg[0] ;
  output \grant_r_reg[3] ;
  output read_this_rank;
  output int_read_this_rank;
  output granted_col_r_reg_0;
  output [0:0]mc_data_offset_ns;
  output [0:0]mc_odt_ns;
  output [0:0]E;
  output [0:0]mc_cmd_ns;
  output col_rd_wr;
  output \rtw_timer.rtw_cnt_r_reg[2] ;
  output ras_timer_zero_r_reg;
  output [0:0]p_0_out;
  output col_size;
  output [1:0]DIA;
  output [2:0]col_data_buf_addr;
  output \rtw_timer.rtw_cnt_r_reg[2]_0 ;
  output \rnk_config_strobe_r_reg[0]_0 ;
  output [0:0]mc_ras_n_ns;
  output [1:0]mc_cas_n_ns;
  output \rcd_timer_gt_2.rcd_timer_r_reg[0]_0 ;
  output [20:0]\cmd_pipe_plus.mc_address_reg[25] ;
  output [5:0]\cmd_pipe_plus.mc_bank_reg[5] ;
  output \grant_r_reg[1] ;
  output \rcd_timer_gt_2.rcd_timer_r_reg[0]_1 ;
  output granted_row_r_reg_0;
  output \rcd_timer_gt_2.rcd_timer_r_reg[0]_2 ;
  output granted_row_r_reg_1;
  output \grant_r_reg[2] ;
  output \rcd_timer_gt_2.rcd_timer_r_reg[0]_3 ;
  output \grant_r_reg[2]_0 ;
  output act_this_rank;
  output \inhbt_act_faw.faw_cnt_r_reg[0] ;
  output \wtr_timer.wtr_cnt_r_reg[1] ;
  output \wtr_timer.wtr_cnt_r_reg[0] ;
  output \wtr_timer.wtr_cnt_r_reg[0]_0 ;
  output demand_priority_r_reg;
  output \starve_limit_cntr_r_reg[0] ;
  output ras_timer_zero_r_reg_0;
  output ras_timer_zero_r_reg_1;
  output ras_timer_zero_r_reg_2;
  output demand_priority_r_reg_0;
  output demand_priority_r_reg_1;
  output demand_priority_r_reg_2;
  output [0:0]mc_cs_n_ns;
  output \cmd_pipe_plus.mc_data_offset_reg[0] ;
  input granted_row_ns;
  input CLK;
  input insert_maint_r;
  input [0:0]SS;
  input demand_priority_r_reg_3;
  input p_17_in;
  input col_wait_r_reg;
  input rstdiv0_sync_r1_reg_rep__11;
  input rd_wr_r_lcl_reg;
  input [3:0]rd_this_rank_r;
  input read_this_rank_r1;
  input rd_wr_r_lcl_reg_0;
  input rstdiv0_sync_r1_reg_rep__12;
  input \order_q_r_reg[1] ;
  input [3:0]rd_wr_r;
  input rstdiv0_sync_r1_reg_rep__10;
  input override_demand_r_reg_0;
  input \order_q_r_reg[1]_0 ;
  input \order_q_r_reg[0] ;
  input override_demand_r_reg_1;
  input [0:0]\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1] ;
  input mc_aux_out_r_1;
  input \cmd_pipe_plus.mc_aux_out0_reg[1]_0 ;
  input mc_aux_out_r_2;
  input [0:0]DIC;
  input col_rd_wr_r;
  input col_size_r;
  input [3:0]req_periodic_rd_r;
  input col_periodic_rd_r;
  input [15:0]req_data_buf_addr_r;
  input demand_priority_r_reg_4;
  input \order_q_r_reg[0]_0 ;
  input p_17_in_0;
  input demand_priority_r_reg_5;
  input demand_priority_r_reg_6;
  input [3:0]row_cmd_wr;
  input maint_srx_r;
  input [45:0]req_row_r;
  input act_wait_r_lcl_reg;
  input [3:0]\req_row_r_lcl_reg[12] ;
  input [11:0]req_bank_r;
  input auto_pre_r_lcl_reg;
  input auto_pre_r_lcl_reg_0;
  input auto_pre_r_lcl_reg_1;
  input auto_pre_r_lcl_reg_2;
  input auto_pre_r_lcl_reg_3;
  input inhbt_act_faw_r;
  input ofs_rdy_r;
  input col_wait_r;
  input ofs_rdy_r_1;
  input ofs_rdy_r_2;
  input col_wait_r_3;
  input col_wait_r_4;
  input ofs_rdy_r_5;
  input [3:0]\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ;
  input [3:0]act_this_rank_r;
  input [3:0]wr_this_rank_r;
  input demand_priority_r;
  input \grant_r_reg[3]_0 ;
  input demanded_prior_r_reg;
  input override_demand_r;
  input req_bank_rdy_r;
  input [6:0]\req_col_r_reg[9] ;
  input [6:0]\req_col_r_reg[9]_0 ;
  input [6:0]\req_col_r_reg[9]_1 ;
  input [6:0]\req_col_r_reg[9]_2 ;
  input auto_pre_r;
  input auto_pre_r_6;
  input auto_pre_r_7;
  input auto_pre_r_8;
  input req_bank_rdy_r_9;
  input req_bank_rdy_r_10;
  input req_bank_rdy_r_11;
  input rstdiv0_sync_r1_reg_rep__10_0;
  input [1:0]\rtw_timer.rtw_cnt_r_reg[2]_1 ;

  wire CLK;
  wire [1:0]DIA;
  wire [0:0]DIC;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SS;
  wire act_this_rank;
  wire [3:0]act_this_rank_r;
  wire act_wait_r_lcl_reg;
  wire auto_pre_r;
  wire auto_pre_r_6;
  wire auto_pre_r_7;
  wire auto_pre_r_8;
  wire auto_pre_r_lcl_reg;
  wire auto_pre_r_lcl_reg_0;
  wire auto_pre_r_lcl_reg_1;
  wire auto_pre_r_lcl_reg_2;
  wire auto_pre_r_lcl_reg_3;
  wire [20:0]\cmd_pipe_plus.mc_address_reg[25] ;
  wire \cmd_pipe_plus.mc_aux_out0_reg[1] ;
  wire \cmd_pipe_plus.mc_aux_out0_reg[1]_0 ;
  wire [5:0]\cmd_pipe_plus.mc_bank_reg[5] ;
  wire \cmd_pipe_plus.mc_cas_n_reg[1] ;
  wire \cmd_pipe_plus.mc_cmd_reg[0] ;
  wire \cmd_pipe_plus.mc_data_offset_reg[0] ;
  wire \cmd_pipe_plus.mc_ras_n_reg[0] ;
  wire \cmd_pipe_plus.mc_we_n[1]_i_4_n_0 ;
  wire \cmd_pipe_plus.mc_we_n_reg[0] ;
  wire [1:0]\cmd_pipe_plus.mc_we_n_reg[1] ;
  wire [2:0]col_data_buf_addr;
  wire col_periodic_rd_r;
  wire col_rd_wr;
  wire col_rd_wr_r;
  wire col_size;
  wire col_size_r;
  wire col_wait_r;
  wire col_wait_r_3;
  wire col_wait_r_4;
  wire col_wait_r_reg;
  wire [3:0]\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ;
  wire demand_priority_r;
  wire demand_priority_r_reg;
  wire demand_priority_r_reg_0;
  wire demand_priority_r_reg_1;
  wire demand_priority_r_reg_2;
  wire demand_priority_r_reg_3;
  wire demand_priority_r_reg_4;
  wire demand_priority_r_reg_5;
  wire demand_priority_r_reg_6;
  wire demanded_prior_r_reg;
  wire \grant_r_reg[1] ;
  wire \grant_r_reg[2] ;
  wire \grant_r_reg[2]_0 ;
  wire \grant_r_reg[3] ;
  wire \grant_r_reg[3]_0 ;
  wire granted_col_ns;
  wire granted_col_r_reg_0;
  wire granted_row_ns;
  wire granted_row_r_reg_0;
  wire granted_row_r_reg_1;
  wire \inhbt_act_faw.faw_cnt_r_reg[0] ;
  wire inhbt_act_faw_r;
  wire insert_maint_r;
  wire int_read_this_rank;
  wire maint_srx_r;
  wire mc_aux_out_r_1;
  wire mc_aux_out_r_2;
  wire [1:0]mc_cas_n_ns;
  wire [0:0]mc_cmd_ns;
  wire [0:0]mc_cs_n_ns;
  wire [0:0]mc_data_offset_ns;
  wire [0:0]mc_odt_ns;
  wire [0:0]mc_ras_n_ns;
  wire ofs_rdy_r;
  wire ofs_rdy_r_1;
  wire ofs_rdy_r_2;
  wire ofs_rdy_r_5;
  wire \order_q_r_reg[0] ;
  wire \order_q_r_reg[0]_0 ;
  wire \order_q_r_reg[1] ;
  wire \order_q_r_reg[1]_0 ;
  wire override_demand_r;
  wire override_demand_r_reg;
  wire override_demand_r_reg_0;
  wire override_demand_r_reg_1;
  wire [0:0]p_0_out;
  wire p_17_in;
  wire p_17_in_0;
  wire [0:0]\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1] ;
  wire ras_timer_zero_r_reg;
  wire ras_timer_zero_r_reg_0;
  wire ras_timer_zero_r_reg_1;
  wire ras_timer_zero_r_reg_2;
  wire [3:0]\rcd_timer_gt_2.rcd_timer_r_reg[0] ;
  wire \rcd_timer_gt_2.rcd_timer_r_reg[0]_0 ;
  wire \rcd_timer_gt_2.rcd_timer_r_reg[0]_1 ;
  wire \rcd_timer_gt_2.rcd_timer_r_reg[0]_2 ;
  wire \rcd_timer_gt_2.rcd_timer_r_reg[0]_3 ;
  wire [3:0]rd_this_rank_r;
  wire [3:0]rd_wr_r;
  wire rd_wr_r_lcl_reg;
  wire rd_wr_r_lcl_reg_0;
  wire read_this_rank;
  wire read_this_rank_r1;
  wire [11:0]req_bank_r;
  wire req_bank_rdy_r;
  wire req_bank_rdy_r_10;
  wire req_bank_rdy_r_11;
  wire req_bank_rdy_r_9;
  wire [6:0]\req_col_r_reg[9] ;
  wire [6:0]\req_col_r_reg[9]_0 ;
  wire [6:0]\req_col_r_reg[9]_1 ;
  wire [6:0]\req_col_r_reg[9]_2 ;
  wire [15:0]req_data_buf_addr_r;
  wire [3:0]req_periodic_rd_r;
  wire [45:0]req_row_r;
  wire [3:0]\req_row_r_lcl_reg[12] ;
  wire rnk_config_strobe;
  wire [5:1]rnk_config_strobe_0;
  wire rnk_config_strobe_ns;
  wire \rnk_config_strobe_r[0]_i_6_n_0 ;
  wire \rnk_config_strobe_r_reg[0]_0 ;
  wire rnk_config_valid_r_lcl_i_1_n_0;
  wire rnk_config_valid_r_lcl_i_4_n_0;
  wire rnk_config_valid_r_lcl_reg_0;
  wire [3:0]row_cmd_wr;
  wire rstdiv0_sync_r1_reg_rep__10;
  wire rstdiv0_sync_r1_reg_rep__10_0;
  wire rstdiv0_sync_r1_reg_rep__11;
  wire rstdiv0_sync_r1_reg_rep__12;
  wire \rtw_timer.rtw_cnt_r_reg[2] ;
  wire \rtw_timer.rtw_cnt_r_reg[2]_0 ;
  wire [1:0]\rtw_timer.rtw_cnt_r_reg[2]_1 ;
  wire sent_row;
  wire \starve_limit_cntr_r_reg[0] ;
  wire [3:0]wr_this_rank_r;
  wire \wtr_timer.wtr_cnt_r_reg[0] ;
  wire \wtr_timer.wtr_cnt_r_reg[0]_0 ;
  wire \wtr_timer.wtr_cnt_r_reg[1] ;

  LUT1 #(
    .INIT(2'h1)) 
    \cmd_pipe_plus.mc_cas_n[0]_i_1 
       (.I0(\cmd_pipe_plus.mc_cmd_reg[0] ),
        .O(mc_cas_n_ns[0]));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \cmd_pipe_plus.mc_cs_n[1]_i_1 
       (.I0(\cmd_pipe_plus.mc_cas_n_reg[1] ),
        .I1(sent_row),
        .O(mc_cs_n_ns));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \cmd_pipe_plus.mc_we_n[1]_i_4 
       (.I0(\cmd_pipe_plus.mc_cas_n_reg[1] ),
        .I1(sent_row),
        .O(\cmd_pipe_plus.mc_we_n[1]_i_4_n_0 ));
  ddr_axi_mig_7series_v2_4_round_robin_arb__parameterized3 col_arb0
       (.CLK(CLK),
        .DIA(DIA),
        .DIC(DIC),
        .E(E),
        .Q(Q),
        .auto_pre_r(auto_pre_r),
        .auto_pre_r_6(auto_pre_r_6),
        .auto_pre_r_7(auto_pre_r_7),
        .auto_pre_r_8(auto_pre_r_8),
        .\cmd_pipe_plus.mc_address_reg[10] (\cmd_pipe_plus.mc_address_reg[25] [7:0]),
        .\cmd_pipe_plus.mc_aux_out0_reg[1] (\cmd_pipe_plus.mc_aux_out0_reg[1] ),
        .\cmd_pipe_plus.mc_aux_out0_reg[1]_0 (\cmd_pipe_plus.mc_aux_out0_reg[1]_0 ),
        .\cmd_pipe_plus.mc_bank_reg[2] (\cmd_pipe_plus.mc_bank_reg[5] [2:0]),
        .\cmd_pipe_plus.mc_data_offset_reg[0] (\cmd_pipe_plus.mc_data_offset_reg[0] ),
        .\cmd_pipe_plus.mc_ras_n_reg[0] (\cmd_pipe_plus.mc_ras_n_reg[0] ),
        .\cmd_pipe_plus.mc_we_n_reg[0] (\cmd_pipe_plus.mc_we_n_reg[1] [0]),
        .\cmd_pipe_plus.mc_we_n_reg[0]_0 (\cmd_pipe_plus.mc_we_n_reg[0] ),
        .col_data_buf_addr(col_data_buf_addr),
        .col_periodic_rd_r(col_periodic_rd_r),
        .col_rd_wr(col_rd_wr),
        .col_rd_wr_r(col_rd_wr_r),
        .col_size(col_size),
        .col_size_r(col_size_r),
        .col_wait_r(col_wait_r),
        .col_wait_r_3(col_wait_r_3),
        .col_wait_r_4(col_wait_r_4),
        .\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] (\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ),
        .demand_priority_r(demand_priority_r),
        .demand_priority_r_reg(demand_priority_r_reg),
        .demand_priority_r_reg_0(demand_priority_r_reg_0),
        .demand_priority_r_reg_1(demand_priority_r_reg_1),
        .demand_priority_r_reg_2(demand_priority_r_reg_2),
        .demanded_prior_r_reg(demanded_prior_r_reg),
        .\grant_r_reg[2]_0 (\grant_r_reg[2]_0 ),
        .\grant_r_reg[3]_0 (\grant_r_reg[3] ),
        .\grant_r_reg[3]_1 (\grant_r_reg[3]_0 ),
        .granted_col_ns(granted_col_ns),
        .granted_col_r_reg(granted_col_r_reg_0),
        .granted_col_r_reg_0(\cmd_pipe_plus.mc_cmd_reg[0] ),
        .int_read_this_rank(int_read_this_rank),
        .mc_aux_out_r_1(mc_aux_out_r_1),
        .mc_aux_out_r_2(mc_aux_out_r_2),
        .mc_cmd_ns(mc_cmd_ns),
        .mc_data_offset_ns(mc_data_offset_ns),
        .mc_odt_ns(mc_odt_ns),
        .ofs_rdy_r(ofs_rdy_r),
        .ofs_rdy_r_1(ofs_rdy_r_1),
        .ofs_rdy_r_2(ofs_rdy_r_2),
        .ofs_rdy_r_5(ofs_rdy_r_5),
        .\order_q_r_reg[0] (\order_q_r_reg[0] ),
        .\order_q_r_reg[1] (\order_q_r_reg[1] ),
        .\order_q_r_reg[1]_0 (\order_q_r_reg[1]_0 ),
        .override_demand_r(override_demand_r),
        .override_demand_r_reg(override_demand_r_reg),
        .override_demand_r_reg_0(override_demand_r_reg_0),
        .override_demand_r_reg_1(override_demand_r_reg_1),
        .p_0_out(p_0_out),
        .\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1] (\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1] ),
        .ras_timer_zero_r_reg(ras_timer_zero_r_reg),
        .ras_timer_zero_r_reg_0(ras_timer_zero_r_reg_0),
        .ras_timer_zero_r_reg_1(ras_timer_zero_r_reg_1),
        .ras_timer_zero_r_reg_2(ras_timer_zero_r_reg_2),
        .rd_this_rank_r(rd_this_rank_r),
        .rd_wr_r(rd_wr_r),
        .rd_wr_r_lcl_reg(rd_wr_r_lcl_reg),
        .rd_wr_r_lcl_reg_0(rd_wr_r_lcl_reg_0),
        .read_this_rank(read_this_rank),
        .read_this_rank_r1(read_this_rank_r1),
        .req_bank_r(req_bank_r),
        .req_bank_rdy_r(req_bank_rdy_r),
        .req_bank_rdy_r_10(req_bank_rdy_r_10),
        .req_bank_rdy_r_11(req_bank_rdy_r_11),
        .req_bank_rdy_r_9(req_bank_rdy_r_9),
        .\req_col_r_reg[9] (\req_col_r_reg[9] ),
        .\req_col_r_reg[9]_0 (\req_col_r_reg[9]_0 ),
        .\req_col_r_reg[9]_1 (\req_col_r_reg[9]_1 ),
        .\req_col_r_reg[9]_2 (\req_col_r_reg[9]_2 ),
        .req_data_buf_addr_r(req_data_buf_addr_r),
        .req_periodic_rd_r(req_periodic_rd_r),
        .rnk_config_strobe(rnk_config_strobe),
        .rnk_config_strobe_0(rnk_config_strobe_0),
        .rnk_config_valid_r_lcl_reg(rnk_config_valid_r_lcl_reg_0),
        .rstdiv0_sync_r1_reg_rep__10(rstdiv0_sync_r1_reg_rep__10),
        .rstdiv0_sync_r1_reg_rep__10_0(rstdiv0_sync_r1_reg_rep__10_0),
        .rstdiv0_sync_r1_reg_rep__11(rstdiv0_sync_r1_reg_rep__11),
        .rstdiv0_sync_r1_reg_rep__12(rstdiv0_sync_r1_reg_rep__12),
        .\rtw_timer.rtw_cnt_r_reg[2] (\rtw_timer.rtw_cnt_r_reg[2] ),
        .\rtw_timer.rtw_cnt_r_reg[2]_0 (\rtw_timer.rtw_cnt_r_reg[2]_0 ),
        .\rtw_timer.rtw_cnt_r_reg[2]_1 (\rtw_timer.rtw_cnt_r_reg[2]_1 ),
        .\starve_limit_cntr_r_reg[0] (\starve_limit_cntr_r_reg[0] ),
        .wr_this_rank_r(wr_this_rank_r),
        .\wtr_timer.wtr_cnt_r_reg[0] (\wtr_timer.wtr_cnt_r_reg[0] ),
        .\wtr_timer.wtr_cnt_r_reg[0]_0 (\wtr_timer.wtr_cnt_r_reg[0]_0 ),
        .\wtr_timer.wtr_cnt_r_reg[1] (\wtr_timer.wtr_cnt_r_reg[1] ));
  FDRE \genblk3[1].rnk_config_strobe_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(rnk_config_strobe),
        .Q(rnk_config_strobe_0[1]),
        .R(1'b0));
  FDRE \genblk3[2].rnk_config_strobe_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(rnk_config_strobe_0[1]),
        .Q(rnk_config_strobe_0[2]),
        .R(1'b0));
  FDRE \genblk3[3].rnk_config_strobe_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(rnk_config_strobe_0[2]),
        .Q(rnk_config_strobe_0[3]),
        .R(1'b0));
  FDRE \genblk3[4].rnk_config_strobe_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(rnk_config_strobe_0[3]),
        .Q(rnk_config_strobe_0[4]),
        .R(1'b0));
  FDRE \genblk3[5].rnk_config_strobe_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(rnk_config_strobe_0[4]),
        .Q(rnk_config_strobe_0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    granted_col_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(granted_col_ns),
        .Q(\cmd_pipe_plus.mc_cmd_reg[0] ),
        .R(1'b0));
  FDRE granted_row_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(granted_row_ns),
        .Q(sent_row),
        .R(1'b0));
  FDRE insert_maint_r1_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(insert_maint_r),
        .Q(\cmd_pipe_plus.mc_cas_n_reg[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCC080808FFFFFFFF)) 
    \rnk_config_strobe_r[0]_i_1 
       (.I0(demand_priority_r_reg_4),
        .I1(\rnk_config_strobe_r_reg[0]_0 ),
        .I2(\order_q_r_reg[0]_0 ),
        .I3(p_17_in_0),
        .I4(demand_priority_r_reg_5),
        .I5(\rnk_config_strobe_r[0]_i_6_n_0 ),
        .O(rnk_config_strobe_ns));
  LUT2 #(
    .INIT(4'h1)) 
    \rnk_config_strobe_r[0]_i_3 
       (.I0(rnk_config_valid_r_lcl_reg_0),
        .I1(override_demand_r_reg),
        .O(\rnk_config_strobe_r_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFF7FFF7FFF0FFF7)) 
    \rnk_config_strobe_r[0]_i_6 
       (.I0(demand_priority_r_reg_3),
        .I1(p_17_in),
        .I2(override_demand_r_reg),
        .I3(rnk_config_valid_r_lcl_reg_0),
        .I4(demand_priority_r_reg_6),
        .I5(\order_q_r_reg[0] ),
        .O(\rnk_config_strobe_r[0]_i_6_n_0 ));
  FDRE \rnk_config_strobe_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(rnk_config_strobe_ns),
        .Q(rnk_config_strobe),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFDCCCFFFFFFFF)) 
    rnk_config_valid_r_lcl_i_1
       (.I0(override_demand_r_reg),
        .I1(rnk_config_valid_r_lcl_reg_0),
        .I2(demand_priority_r_reg_3),
        .I3(p_17_in),
        .I4(col_wait_r_reg),
        .I5(rnk_config_valid_r_lcl_i_4_n_0),
        .O(rnk_config_valid_r_lcl_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF70FFFFFF77)) 
    rnk_config_valid_r_lcl_i_4
       (.I0(demand_priority_r_reg_5),
        .I1(p_17_in_0),
        .I2(\order_q_r_reg[0]_0 ),
        .I3(override_demand_r_reg),
        .I4(rnk_config_valid_r_lcl_reg_0),
        .I5(demand_priority_r_reg_4),
        .O(rnk_config_valid_r_lcl_i_4_n_0));
  FDRE rnk_config_valid_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rnk_config_valid_r_lcl_i_1_n_0),
        .Q(rnk_config_valid_r_lcl_reg_0),
        .R(SS));
  ddr_axi_mig_7series_v2_4_round_robin_arb__parameterized1 row_arb0
       (.CLK(CLK),
        .Q(\rcd_timer_gt_2.rcd_timer_r_reg[0] ),
        .act_this_rank(act_this_rank),
        .act_this_rank_r(act_this_rank_r),
        .act_wait_r_lcl_reg(act_wait_r_lcl_reg),
        .auto_pre_r_lcl_reg(auto_pre_r_lcl_reg),
        .auto_pre_r_lcl_reg_0(auto_pre_r_lcl_reg_0),
        .auto_pre_r_lcl_reg_1(auto_pre_r_lcl_reg_1),
        .auto_pre_r_lcl_reg_2(auto_pre_r_lcl_reg_2),
        .auto_pre_r_lcl_reg_3(auto_pre_r_lcl_reg_3),
        .\cmd_pipe_plus.mc_address_reg[25] (\cmd_pipe_plus.mc_address_reg[25] [20:8]),
        .\cmd_pipe_plus.mc_bank_reg[5] (\cmd_pipe_plus.mc_bank_reg[5] [5:3]),
        .\cmd_pipe_plus.mc_we_n_reg[1] (\cmd_pipe_plus.mc_we_n_reg[1] [1]),
        .\grant_r_reg[1]_0 (\grant_r_reg[1] ),
        .\grant_r_reg[2]_0 (\grant_r_reg[2] ),
        .granted_row_r_reg(granted_row_r_reg_0),
        .granted_row_r_reg_0(granted_row_r_reg_1),
        .\inhbt_act_faw.faw_cnt_r_reg[0] (\inhbt_act_faw.faw_cnt_r_reg[0] ),
        .inhbt_act_faw_r(inhbt_act_faw_r),
        .insert_maint_r1_lcl_reg(\cmd_pipe_plus.mc_cas_n_reg[1] ),
        .insert_maint_r1_lcl_reg_0(\cmd_pipe_plus.mc_we_n[1]_i_4_n_0 ),
        .maint_srx_r(maint_srx_r),
        .mc_cas_n_ns(mc_cas_n_ns[1]),
        .mc_ras_n_ns(mc_ras_n_ns),
        .\rcd_timer_gt_2.rcd_timer_r_reg[0] (\rcd_timer_gt_2.rcd_timer_r_reg[0]_0 ),
        .\rcd_timer_gt_2.rcd_timer_r_reg[0]_0 (\rcd_timer_gt_2.rcd_timer_r_reg[0]_1 ),
        .\rcd_timer_gt_2.rcd_timer_r_reg[0]_1 (\rcd_timer_gt_2.rcd_timer_r_reg[0]_2 ),
        .\rcd_timer_gt_2.rcd_timer_r_reg[0]_2 (\rcd_timer_gt_2.rcd_timer_r_reg[0]_3 ),
        .req_bank_r(req_bank_r),
        .req_row_r(req_row_r),
        .\req_row_r_lcl_reg[12] (\req_row_r_lcl_reg[12] ),
        .row_cmd_wr(row_cmd_wr),
        .rstdiv0_sync_r1_reg_rep__11(rstdiv0_sync_r1_reg_rep__11),
        .sent_row(sent_row));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_arb_select" *) 
module ddr_axi_mig_7series_v2_4_arb_select
   (col_periodic_rd_r,
    col_rd_wr_r,
    col_size_r,
    mc_aux_out_r_1,
    mc_aux_out_r_2,
    D,
    DIA,
    CLK,
    col_rd_wr,
    col_size,
    \cmd_pipe_plus.mc_aux_out0_reg[1] ,
    SS,
    \maintenance_request.maint_srx_r_lcl_reg );
  output col_periodic_rd_r;
  output col_rd_wr_r;
  output col_size_r;
  output mc_aux_out_r_1;
  output mc_aux_out_r_2;
  output [0:0]D;
  input [0:0]DIA;
  input CLK;
  input col_rd_wr;
  input col_size;
  input \cmd_pipe_plus.mc_aux_out0_reg[1] ;
  input [0:0]SS;
  input [0:0]\maintenance_request.maint_srx_r_lcl_reg ;

  wire CLK;
  wire [0:0]D;
  wire [0:0]DIA;
  wire [0:0]SS;
  wire \cmd_pipe_plus.mc_aux_out0_reg[1] ;
  wire col_periodic_rd_r;
  wire col_rd_wr;
  wire col_rd_wr_r;
  wire col_size;
  wire col_size_r;
  wire [0:0]\maintenance_request.maint_srx_r_lcl_reg ;
  wire mc_aux_out_r_1;
  wire mc_aux_out_r_2;

  FDSE cke_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(\maintenance_request.maint_srx_r_lcl_reg ),
        .Q(D),
        .S(SS));
  FDRE \col_mux.col_periodic_rd_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(DIA),
        .Q(col_periodic_rd_r),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \col_mux.col_rd_wr_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(col_rd_wr),
        .Q(col_rd_wr_r),
        .R(1'b0));
  FDRE \col_mux.col_size_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(col_size),
        .Q(col_size_r),
        .R(1'b0));
  FDRE \mc_aux_out_r_1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cmd_pipe_plus.mc_aux_out0_reg[1] ),
        .Q(mc_aux_out_r_1),
        .R(1'b0));
  FDRE \mc_aux_out_r_2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_aux_out_r_1),
        .Q(mc_aux_out_r_2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_axi_mc" *) 
module ddr_axi_mig_7series_v2_4_axi_mc
   (s_axi_rlast,
    s_axi_bvalid,
    s_axi_awready,
    s_axi_arready,
    \RD_PRI_REG.rd_cmd_hold_reg ,
    \app_addr_r1_reg[3] ,
    app_wdf_wren_r1_reg,
    Q,
    rhandshake,
    app_en_r1_reg,
    E,
    D,
    wready_reg,
    s_axi_wready,
    s_axi_rvalid,
    s_axi_rresp,
    wr_buf_in_data,
    s_axi_rdata,
    s_axi_rid,
    \wdf_mask_reg[7] ,
    \wdf_data_reg[63] ,
    s_axi_bid,
    CLK,
    s_axi_wvalid,
    s_axi_wlast,
    s_axi_wstrb,
    s_axi_wdata,
    init_calib_complete_r,
    s_axi_awvalid,
    s_axi_arvalid,
    app_wdf_wren_r1,
    app_wdf_rdy,
    aresetn,
    app_en_r1,
    app_rdy,
    S,
    s_axi_bready,
    s_axi_rready,
    app_wdf_mask_r1,
    app_wdf_data_r1,
    \s_axi_awid[3] ,
    \s_axi_arid[3] ,
    sel,
    in,
    \read_fifo.fifo_out_data_r_reg[5] );
  output s_axi_rlast;
  output s_axi_bvalid;
  output s_axi_awready;
  output s_axi_arready;
  output \RD_PRI_REG.rd_cmd_hold_reg ;
  output \app_addr_r1_reg[3] ;
  output app_wdf_wren_r1_reg;
  output [0:0]Q;
  output rhandshake;
  output app_en_r1_reg;
  output [0:0]E;
  output [22:0]D;
  output wready_reg;
  output s_axi_wready;
  output s_axi_rvalid;
  output [0:0]s_axi_rresp;
  output [71:0]wr_buf_in_data;
  output [31:0]s_axi_rdata;
  output [3:0]s_axi_rid;
  output [7:0]\wdf_mask_reg[7] ;
  output [63:0]\wdf_data_reg[63] ;
  output [3:0]s_axi_bid;
  input CLK;
  input s_axi_wvalid;
  input s_axi_wlast;
  input [3:0]s_axi_wstrb;
  input [31:0]s_axi_wdata;
  input init_calib_complete_r;
  input s_axi_awvalid;
  input s_axi_arvalid;
  input app_wdf_wren_r1;
  input app_wdf_rdy;
  input aresetn;
  input app_en_r1;
  input app_rdy;
  input [0:0]S;
  input s_axi_bready;
  input s_axi_rready;
  input [7:0]app_wdf_mask_r1;
  input [63:0]app_wdf_data_r1;
  input [52:0]\s_axi_awid[3] ;
  input [52:0]\s_axi_arid[3] ;
  input sel;
  input [63:0]in;
  input [0:0]\read_fifo.fifo_out_data_r_reg[5] ;

  wire ARESET;
  wire CLK;
  wire [22:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire \RD_PRI_REG.rd_cmd_hold_reg ;
  wire [0:0]S;
  wire \USE_READ.read_addr_inst/M_AXI_AREADY_I ;
  wire \USE_UPSIZER.upsizer_d2_n_100 ;
  wire \USE_UPSIZER.upsizer_d2_n_101 ;
  wire \USE_UPSIZER.upsizer_d2_n_102 ;
  wire \USE_UPSIZER.upsizer_d2_n_103 ;
  wire \USE_UPSIZER.upsizer_d2_n_104 ;
  wire \USE_UPSIZER.upsizer_d2_n_105 ;
  wire \USE_UPSIZER.upsizer_d2_n_106 ;
  wire \USE_UPSIZER.upsizer_d2_n_107 ;
  wire \USE_UPSIZER.upsizer_d2_n_108 ;
  wire \USE_UPSIZER.upsizer_d2_n_109 ;
  wire \USE_UPSIZER.upsizer_d2_n_110 ;
  wire \USE_UPSIZER.upsizer_d2_n_111 ;
  wire \USE_UPSIZER.upsizer_d2_n_112 ;
  wire \USE_UPSIZER.upsizer_d2_n_113 ;
  wire \USE_UPSIZER.upsizer_d2_n_114 ;
  wire \USE_UPSIZER.upsizer_d2_n_118 ;
  wire \USE_UPSIZER.upsizer_d2_n_119 ;
  wire \USE_UPSIZER.upsizer_d2_n_120 ;
  wire \USE_UPSIZER.upsizer_d2_n_121 ;
  wire \USE_UPSIZER.upsizer_d2_n_122 ;
  wire \USE_UPSIZER.upsizer_d2_n_123 ;
  wire \USE_UPSIZER.upsizer_d2_n_133 ;
  wire \USE_UPSIZER.upsizer_d2_n_134 ;
  wire \USE_UPSIZER.upsizer_d2_n_135 ;
  wire \USE_UPSIZER.upsizer_d2_n_136 ;
  wire \USE_UPSIZER.upsizer_d2_n_137 ;
  wire \USE_UPSIZER.upsizer_d2_n_138 ;
  wire \USE_UPSIZER.upsizer_d2_n_147 ;
  wire \USE_UPSIZER.upsizer_d2_n_148 ;
  wire \USE_UPSIZER.upsizer_d2_n_149 ;
  wire \USE_UPSIZER.upsizer_d2_n_150 ;
  wire \USE_UPSIZER.upsizer_d2_n_151 ;
  wire \USE_UPSIZER.upsizer_d2_n_152 ;
  wire \USE_UPSIZER.upsizer_d2_n_189 ;
  wire \USE_UPSIZER.upsizer_d2_n_192 ;
  wire \USE_UPSIZER.upsizer_d2_n_229 ;
  wire \USE_UPSIZER.upsizer_d2_n_230 ;
  wire \USE_UPSIZER.upsizer_d2_n_231 ;
  wire \USE_UPSIZER.upsizer_d2_n_73 ;
  wire \USE_UPSIZER.upsizer_d2_n_81 ;
  wire \USE_UPSIZER.upsizer_d2_n_82 ;
  wire \USE_UPSIZER.upsizer_d2_n_83 ;
  wire \USE_UPSIZER.upsizer_d2_n_84 ;
  wire \USE_UPSIZER.upsizer_d2_n_85 ;
  wire \USE_UPSIZER.upsizer_d2_n_86 ;
  wire \USE_UPSIZER.upsizer_d2_n_87 ;
  wire \USE_UPSIZER.upsizer_d2_n_88 ;
  wire \USE_UPSIZER.upsizer_d2_n_89 ;
  wire \USE_UPSIZER.upsizer_d2_n_90 ;
  wire \USE_UPSIZER.upsizer_d2_n_91 ;
  wire \USE_UPSIZER.upsizer_d2_n_92 ;
  wire \USE_UPSIZER.upsizer_d2_n_93 ;
  wire \USE_UPSIZER.upsizer_d2_n_94 ;
  wire \USE_UPSIZER.upsizer_d2_n_95 ;
  wire \USE_UPSIZER.upsizer_d2_n_96 ;
  wire \USE_UPSIZER.upsizer_d2_n_97 ;
  wire \USE_UPSIZER.upsizer_d2_n_98 ;
  wire \USE_UPSIZER.upsizer_d2_n_99 ;
  wire \USE_WRITE.write_addr_inst/M_AXI_AREADY_I ;
  wire \USE_WRITE.write_data_inst/M_AXI_WREADY_I ;
  wire \app_addr_r1_reg[3] ;
  wire app_en_r1;
  wire app_en_r1_reg;
  wire app_rdy;
  wire [63:0]app_wdf_data_r1;
  wire [7:0]app_wdf_mask_r1;
  wire app_wdf_rdy;
  wire app_wdf_wren_r1;
  wire app_wdf_wren_r1_reg;
  wire [31:0]araddr_d3;
  wire [1:1]arburst_d3;
  wire areset_d1_reg_rep__0_n_0;
  wire areset_d1_reg_rep__1_n_0;
  wire areset_d1_reg_rep__2_n_0;
  wire areset_d1_reg_rep__3_n_0;
  wire areset_d1_reg_rep_n_0;
  wire aresetn;
  wire [3:0]arid_d3;
  wire [7:0]arlen_d3;
  wire [3:0]arqos_d3;
  wire arready_d2;
  wire arvalid_d3;
  wire arvalid_int;
  wire [31:0]awaddr_d3;
  wire [1:1]awburst_d3;
  wire [3:0]awid_d3;
  wire [7:0]awlen_d3;
  wire [3:0]awqos_d3;
  wire awready_d2;
  wire awvalid_d3;
  wire awvalid_int;
  wire [4:4]axaddr;
  wire [31:0]axaddr_incr;
  wire [6:5]axaddr_int;
  wire axi_mc_ar_channel_0_n_11;
  wire axi_mc_ar_channel_0_n_16;
  wire axi_mc_ar_channel_0_n_17;
  wire axi_mc_ar_channel_0_n_18;
  wire axi_mc_ar_channel_0_n_19;
  wire axi_mc_ar_channel_0_n_20;
  wire axi_mc_ar_channel_0_n_21;
  wire axi_mc_ar_channel_0_n_22;
  wire axi_mc_ar_channel_0_n_23;
  wire axi_mc_ar_channel_0_n_24;
  wire axi_mc_ar_channel_0_n_25;
  wire axi_mc_ar_channel_0_n_27;
  wire axi_mc_ar_channel_0_n_63;
  wire axi_mc_ar_channel_0_n_64;
  wire axi_mc_ar_channel_0_n_65;
  wire axi_mc_ar_channel_0_n_66;
  wire axi_mc_ar_channel_0_n_67;
  wire axi_mc_ar_channel_0_n_68;
  wire axi_mc_ar_channel_0_n_69;
  wire axi_mc_ar_channel_0_n_7;
  wire axi_mc_ar_channel_0_n_70;
  wire axi_mc_ar_channel_0_n_71;
  wire axi_mc_ar_channel_0_n_72;
  wire axi_mc_ar_channel_0_n_73;
  wire axi_mc_ar_channel_0_n_74;
  wire axi_mc_ar_channel_0_n_75;
  wire axi_mc_ar_channel_0_n_76;
  wire axi_mc_ar_channel_0_n_77;
  wire axi_mc_ar_channel_0_n_78;
  wire axi_mc_ar_channel_0_n_79;
  wire axi_mc_ar_channel_0_n_80;
  wire axi_mc_ar_channel_0_n_81;
  wire axi_mc_ar_channel_0_n_82;
  wire axi_mc_ar_channel_0_n_83;
  wire axi_mc_ar_channel_0_n_84;
  wire axi_mc_ar_channel_0_n_86;
  wire axi_mc_aw_channel_0_n_10;
  wire axi_mc_aw_channel_0_n_11;
  wire axi_mc_aw_channel_0_n_17;
  wire axi_mc_aw_channel_0_n_18;
  wire axi_mc_aw_channel_0_n_19;
  wire axi_mc_aw_channel_0_n_20;
  wire axi_mc_aw_channel_0_n_21;
  wire axi_mc_aw_channel_0_n_22;
  wire axi_mc_aw_channel_0_n_23;
  wire axi_mc_aw_channel_0_n_24;
  wire axi_mc_aw_channel_0_n_25;
  wire axi_mc_aw_channel_0_n_26;
  wire axi_mc_aw_channel_0_n_27;
  wire axi_mc_aw_channel_0_n_29;
  wire axi_mc_aw_channel_0_n_30;
  wire axi_mc_aw_channel_0_n_31;
  wire axi_mc_aw_channel_0_n_32;
  wire axi_mc_aw_channel_0_n_33;
  wire axi_mc_aw_channel_0_n_34;
  wire axi_mc_aw_channel_0_n_35;
  wire axi_mc_aw_channel_0_n_36;
  wire axi_mc_aw_channel_0_n_37;
  wire axi_mc_aw_channel_0_n_38;
  wire axi_mc_aw_channel_0_n_39;
  wire axi_mc_aw_channel_0_n_40;
  wire axi_mc_aw_channel_0_n_41;
  wire axi_mc_aw_channel_0_n_42;
  wire axi_mc_aw_channel_0_n_43;
  wire axi_mc_aw_channel_0_n_44;
  wire axi_mc_aw_channel_0_n_45;
  wire axi_mc_aw_channel_0_n_46;
  wire axi_mc_aw_channel_0_n_47;
  wire axi_mc_aw_channel_0_n_48;
  wire axi_mc_aw_channel_0_n_49;
  wire axi_mc_aw_channel_0_n_5;
  wire axi_mc_aw_channel_0_n_50;
  wire axi_mc_aw_channel_0_n_6;
  wire axi_mc_b_channel_0_n_2;
  wire axi_mc_cmd_arbiter_0_n_0;
  wire \axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr1 ;
  wire \axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/int_next_pending ;
  wire \axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/int_next_pending_0 ;
  wire \axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/int_next_pending_r ;
  wire [3:1]\axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/int_addr ;
  wire [2:0]axi_mc_incr_cmd_byte_addr;
  wire axi_mc_r_channel_0_n_10;
  wire axi_mc_r_channel_0_n_3;
  wire axi_mc_r_channel_0_n_4;
  wire axi_mc_r_channel_0_n_9;
  wire axi_mc_w_channel_0_n_150;
  wire axi_mc_w_channel_0_n_2;
  wire axi_mc_w_channel_0_n_3;
  wire [7:1]axlen;
  wire [7:1]axlen_1;
  wire [3:1]axlen_int;
  wire [2:2]axlen_int_2;
  wire [4:4]axlen_int__0;
  wire [3:0]b_awid;
  wire b_push;
  wire [3:3]\bid_fifo_0/cnt_read_reg__0 ;
  wire [63:0]in;
  wire init_calib_complete_r;
  wire mc_init_complete_r;
  wire next;
  wire p_1_in;
  wire p_1_in0_in;
  wire [3:0]r_arid;
  wire r_ignore_begin;
  wire r_ignore_end;
  wire r_push;
  wire r_rlast;
  wire rd_last_r;
  wire [63:0]rdata_d2;
  wire [0:0]\read_fifo.fifo_out_data_r_reg[5] ;
  wire rhandshake;
  wire [3:0]rid_d2;
  wire rlast_d2;
  wire rready_d3;
  wire [1:1]rresp_d2;
  wire [52:0]\s_axi_arid[3] ;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [52:0]\s_axi_awid[3] ;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire [3:0]s_axi_bid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire [3:0]s_axi_rid;
  wire s_axi_rlast;
  wire s_axi_rready;
  wire [0:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wlast;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire sel;
  wire w_ignore_end;
  wire [63:0]wdata_d3;
  wire [63:0]\wdf_data_reg[63] ;
  wire [7:0]\wdf_mask_reg[7] ;
  wire [71:0]wr_buf_in_data;
  wire wr_wait_limit11_out;
  wire wready_d2;
  wire wready_reg;
  wire [7:0]wstrb_d3;
  wire wvalid_d3;

  ddr_axi_mig_7series_v2_4_ddr_axi_upsizer \USE_UPSIZER.upsizer_d2 
       (.ARESET(ARESET),
        .CLK(CLK),
        .D({\USE_UPSIZER.upsizer_d2_n_118 ,\USE_UPSIZER.upsizer_d2_n_119 ,\USE_UPSIZER.upsizer_d2_n_120 ,\USE_UPSIZER.upsizer_d2_n_121 ,\USE_UPSIZER.upsizer_d2_n_122 ,\USE_UPSIZER.upsizer_d2_n_123 }),
        .E(\USE_WRITE.write_addr_inst/M_AXI_AREADY_I ),
        .M_AXI_WREADY_I(\USE_WRITE.write_data_inst/M_AXI_WREADY_I ),
        .Q({axi_mc_aw_channel_0_n_19,axi_mc_aw_channel_0_n_20,axi_mc_aw_channel_0_n_21,axi_mc_aw_channel_0_n_22,axi_mc_aw_channel_0_n_23,axi_mc_aw_channel_0_n_24,axi_mc_aw_channel_0_n_25,axi_mc_aw_channel_0_n_26}),
        .\RD_PRI_REG.rd_cmd_hold_reg (\RD_PRI_REG.rd_cmd_hold_reg ),
        .SS(areset_d1_reg_rep__0_n_0),
        .\USE_REGISTER.M_AXI_AADDR_q_reg[6] (axaddr_int),
        .\USE_REGISTER.M_AXI_ALEN_q_reg[4] ({axlen_int__0,axlen_int_2}),
        .app_rdy_r_reg(axi_mc_r_channel_0_n_3),
        .app_rdy_r_reg_0(\app_addr_r1_reg[3] ),
        .arburst_d3(arburst_d3),
        .areset_d1_reg_rep(areset_d1_reg_rep_n_0),
        .areset_d1_reg_rep__1(areset_d1_reg_rep__1_n_0),
        .areset_d1_reg_rep__3(areset_d1_reg_rep__3_n_0),
        .aresetn(aresetn),
        .arready_d2(arready_d2),
        .arvalid_d3(arvalid_d3),
        .awburst_d3(awburst_d3),
        .awready_d2(awready_d2),
        .awvalid_d3(awvalid_d3),
        .axaddr_incr1(\axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr1 ),
        .\axaddr_incr_reg[31] (axaddr_incr),
        .\axaddr_reg[31] (araddr_d3),
        .\axaddr_reg[31]_0 (awaddr_d3),
        .\axaddr_reg[4] (axaddr),
        .\axburst_reg[1] (axi_mc_aw_channel_0_n_5),
        .\axid_reg[3] (awid_d3),
        .\axid_reg[3]_0 (arid_d3),
        .\axlen_cnt_reg[0] (\USE_UPSIZER.upsizer_d2_n_133 ),
        .\axlen_cnt_reg[0]_0 (axi_mc_aw_channel_0_n_17),
        .\axlen_cnt_reg[1] (axi_mc_aw_channel_0_n_18),
        .\axlen_cnt_reg[1]_0 (axi_mc_ar_channel_0_n_25),
        .\axlen_cnt_reg[3] ({\USE_UPSIZER.upsizer_d2_n_148 ,\USE_UPSIZER.upsizer_d2_n_149 }),
        .\axlen_cnt_reg[3]_0 (\USE_UPSIZER.upsizer_d2_n_229 ),
        .\axlen_cnt_reg[3]_1 (\USE_UPSIZER.upsizer_d2_n_230 ),
        .\axlen_cnt_reg[3]_2 (\USE_UPSIZER.upsizer_d2_n_231 ),
        .\axlen_cnt_reg[3]_3 ({axi_mc_ar_channel_0_n_21,axi_mc_ar_channel_0_n_22}),
        .\axlen_cnt_reg[6] (awlen_d3),
        .\axlen_cnt_reg[6]_0 (arlen_d3),
        .\axlen_cnt_reg[7] ({\USE_UPSIZER.upsizer_d2_n_134 ,\USE_UPSIZER.upsizer_d2_n_135 ,\USE_UPSIZER.upsizer_d2_n_136 ,\USE_UPSIZER.upsizer_d2_n_137 ,\USE_UPSIZER.upsizer_d2_n_138 }),
        .\axlen_cnt_reg[7]_0 (\USE_UPSIZER.upsizer_d2_n_147 ),
        .\axlen_cnt_reg[7]_1 ({axi_mc_ar_channel_0_n_16,axi_mc_ar_channel_0_n_17,axi_mc_ar_channel_0_n_18,axi_mc_ar_channel_0_n_19,axi_mc_ar_channel_0_n_20}),
        .axlen_int(axlen_int),
        .\axlen_reg[0] (axi_mc_aw_channel_0_n_50),
        .\axlen_reg[4] (axi_mc_ar_channel_0_n_24),
        .\axlen_reg[5] (axi_mc_ar_channel_0_n_86),
        .\axlen_reg[7] ({axlen_1[7:5],axlen_1[1]}),
        .\axlen_reg[7]_0 ({axlen[7:5],axlen[1]}),
        .\axqos_reg[3] (awqos_d3),
        .\axqos_reg[3]_0 (arqos_d3),
        .axready_reg(\USE_UPSIZER.upsizer_d2_n_189 ),
        .axready_reg_0(\USE_READ.read_addr_inst/M_AXI_AREADY_I ),
        .\cnt_read_reg[5] ({rdata_d2,rresp_d2,rlast_d2}),
        .\cnt_read_reg[6] (axi_mc_r_channel_0_n_4),
        .in0({\USE_UPSIZER.upsizer_d2_n_86 ,\USE_UPSIZER.upsizer_d2_n_87 ,\USE_UPSIZER.upsizer_d2_n_88 ,\USE_UPSIZER.upsizer_d2_n_89 ,\USE_UPSIZER.upsizer_d2_n_90 ,\USE_UPSIZER.upsizer_d2_n_91 ,\USE_UPSIZER.upsizer_d2_n_92 ,\USE_UPSIZER.upsizer_d2_n_93 ,\USE_UPSIZER.upsizer_d2_n_94 ,\USE_UPSIZER.upsizer_d2_n_95 ,\USE_UPSIZER.upsizer_d2_n_96 ,\USE_UPSIZER.upsizer_d2_n_97 ,\USE_UPSIZER.upsizer_d2_n_98 ,\USE_UPSIZER.upsizer_d2_n_99 ,\USE_UPSIZER.upsizer_d2_n_100 ,\USE_UPSIZER.upsizer_d2_n_101 ,\USE_UPSIZER.upsizer_d2_n_102 ,\USE_UPSIZER.upsizer_d2_n_103 ,\USE_UPSIZER.upsizer_d2_n_104 ,\USE_UPSIZER.upsizer_d2_n_105 ,\USE_UPSIZER.upsizer_d2_n_106 ,\USE_UPSIZER.upsizer_d2_n_107 ,\USE_UPSIZER.upsizer_d2_n_108 ,\USE_UPSIZER.upsizer_d2_n_109 ,\USE_UPSIZER.upsizer_d2_n_110 ,\USE_UPSIZER.upsizer_d2_n_111 ,\USE_UPSIZER.upsizer_d2_n_112 ,\USE_UPSIZER.upsizer_d2_n_113 ,\USE_UPSIZER.upsizer_d2_n_114 ,axi_mc_incr_cmd_byte_addr}),
        .\int_addr_reg[2] (\USE_UPSIZER.upsizer_d2_n_83 ),
        .\int_addr_reg[3] (\USE_UPSIZER.upsizer_d2_n_82 ),
        .\int_addr_reg[3]_0 ({\USE_UPSIZER.upsizer_d2_n_150 ,\USE_UPSIZER.upsizer_d2_n_151 ,\USE_UPSIZER.upsizer_d2_n_152 }),
        .\int_addr_reg[3]_1 (\axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/int_addr ),
        .int_next_pending(\axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/int_next_pending_0 ),
        .int_next_pending_0(\axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/int_next_pending ),
        .int_next_pending_r(\axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/int_next_pending_r ),
        .mc_init_complete_r(mc_init_complete_r),
        .r_rlast_reg(\USE_UPSIZER.upsizer_d2_n_192 ),
        .rd_last_r(rd_last_r),
        .reset_reg(\USE_UPSIZER.upsizer_d2_n_73 ),
        .rready_d3(rready_d3),
        .\s_axi_arid[3] (\s_axi_arid[3] ),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .\s_axi_awid[3] (\s_axi_awid[3] ),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rid(s_axi_rid),
        .s_axi_rlast(s_axi_rlast),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wlast(s_axi_wlast),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid),
        .sel_first_r_reg(\USE_UPSIZER.upsizer_d2_n_81 ),
        .sel_first_r_reg_0(\USE_UPSIZER.upsizer_d2_n_84 ),
        .sel_first_r_reg_1(\USE_UPSIZER.upsizer_d2_n_85 ),
        .\trans_buf_out_r_reg[6] ({rid_d2,axi_mc_r_channel_0_n_9,axi_mc_r_channel_0_n_10}),
        .wdata_d3(wdata_d3),
        .wready_d2(wready_d2),
        .wready_reg(axi_mc_w_channel_0_n_150),
        .wstrb_d3(wstrb_d3),
        .wvalid_d3(wvalid_d3));
  (* ORIG_CELL_NAME = "areset_d1_reg" *) 
  FDRE areset_d1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(\USE_UPSIZER.upsizer_d2_n_73 ),
        .Q(ARESET),
        .R(1'b0));
  (* ORIG_CELL_NAME = "areset_d1_reg" *) 
  FDRE areset_d1_reg_rep
       (.C(CLK),
        .CE(1'b1),
        .D(\USE_UPSIZER.upsizer_d2_n_73 ),
        .Q(areset_d1_reg_rep_n_0),
        .R(1'b0));
  (* ORIG_CELL_NAME = "areset_d1_reg" *) 
  FDRE areset_d1_reg_rep__0
       (.C(CLK),
        .CE(1'b1),
        .D(\USE_UPSIZER.upsizer_d2_n_73 ),
        .Q(areset_d1_reg_rep__0_n_0),
        .R(1'b0));
  (* ORIG_CELL_NAME = "areset_d1_reg" *) 
  FDRE areset_d1_reg_rep__1
       (.C(CLK),
        .CE(1'b1),
        .D(\USE_UPSIZER.upsizer_d2_n_73 ),
        .Q(areset_d1_reg_rep__1_n_0),
        .R(1'b0));
  (* ORIG_CELL_NAME = "areset_d1_reg" *) 
  FDRE areset_d1_reg_rep__2
       (.C(CLK),
        .CE(1'b1),
        .D(\USE_UPSIZER.upsizer_d2_n_73 ),
        .Q(areset_d1_reg_rep__2_n_0),
        .R(1'b0));
  (* ORIG_CELL_NAME = "areset_d1_reg" *) 
  FDRE areset_d1_reg_rep__3
       (.C(CLK),
        .CE(1'b1),
        .D(\USE_UPSIZER.upsizer_d2_n_73 ),
        .Q(areset_d1_reg_rep__3_n_0),
        .R(1'b0));
  ddr_axi_mig_7series_v2_4_axi_mc_ar_channel axi_mc_ar_channel_0
       (.CLK(CLK),
        .D(axaddr_int),
        .Q(axaddr),
        .\RD_PRI_REG.rd_cmd_hold_reg (\RD_PRI_REG.rd_cmd_hold_reg ),
        .\RD_PRI_REG.wr_cmd_hold_reg (axi_mc_ar_channel_0_n_23),
        .SR(axi_mc_ar_channel_0_n_11),
        .SS(axi_mc_cmd_arbiter_0_n_0),
        .\USE_REGISTER.M_AXI_AADDR_q_reg[31] (araddr_d3),
        .\USE_REGISTER.M_AXI_AADDR_q_reg[6] ({\USE_UPSIZER.upsizer_d2_n_150 ,\USE_UPSIZER.upsizer_d2_n_151 ,\USE_UPSIZER.upsizer_d2_n_152 }),
        .\USE_REGISTER.M_AXI_ABURST_q_reg[1] (\USE_UPSIZER.upsizer_d2_n_147 ),
        .\USE_REGISTER.M_AXI_AID_q_reg[3] (arid_d3),
        .\USE_REGISTER.M_AXI_ALEN_q_reg[1] (\USE_UPSIZER.upsizer_d2_n_230 ),
        .\USE_REGISTER.M_AXI_ALEN_q_reg[7] (arlen_d3),
        .\USE_REGISTER.M_AXI_AQOS_q_reg[0] (\USE_READ.read_addr_inst/M_AXI_AREADY_I ),
        .\USE_REGISTER.M_AXI_AQOS_q_reg[3] (arqos_d3),
        .\USE_REGISTER.M_AXI_AVALID_q_reg (\USE_UPSIZER.upsizer_d2_n_85 ),
        .\USE_REGISTER.M_AXI_AVALID_q_reg_0 (\USE_UPSIZER.upsizer_d2_n_84 ),
        .\USE_REGISTER.M_AXI_AVALID_q_reg_1 (\USE_UPSIZER.upsizer_d2_n_83 ),
        .\app_addr_r1_reg[10] (axi_mc_ar_channel_0_n_69),
        .\app_addr_r1_reg[11] (axi_mc_ar_channel_0_n_70),
        .\app_addr_r1_reg[12] (axi_mc_ar_channel_0_n_71),
        .\app_addr_r1_reg[13] (axi_mc_ar_channel_0_n_72),
        .\app_addr_r1_reg[14] (axi_mc_ar_channel_0_n_73),
        .\app_addr_r1_reg[15] (axi_mc_ar_channel_0_n_74),
        .\app_addr_r1_reg[16] (axi_mc_ar_channel_0_n_75),
        .\app_addr_r1_reg[17] (axi_mc_ar_channel_0_n_76),
        .\app_addr_r1_reg[18] (axi_mc_ar_channel_0_n_77),
        .\app_addr_r1_reg[19] (axi_mc_ar_channel_0_n_78),
        .\app_addr_r1_reg[20] (axi_mc_ar_channel_0_n_79),
        .\app_addr_r1_reg[21] (axi_mc_ar_channel_0_n_80),
        .\app_addr_r1_reg[22] (axi_mc_ar_channel_0_n_81),
        .\app_addr_r1_reg[23] (axi_mc_ar_channel_0_n_82),
        .\app_addr_r1_reg[24] (axi_mc_ar_channel_0_n_83),
        .\app_addr_r1_reg[25] (axi_mc_ar_channel_0_n_84),
        .\app_addr_r1_reg[3] (axi_mc_ar_channel_0_n_64),
        .\app_addr_r1_reg[4] (axi_mc_ar_channel_0_n_63),
        .\app_addr_r1_reg[5] (axi_mc_ar_channel_0_n_27),
        .\app_addr_r1_reg[5]_0 (\axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/int_addr ),
        .\app_addr_r1_reg[6] (axi_mc_ar_channel_0_n_65),
        .\app_addr_r1_reg[7] (axi_mc_ar_channel_0_n_66),
        .\app_addr_r1_reg[8] (axi_mc_ar_channel_0_n_67),
        .\app_addr_r1_reg[9] (axi_mc_ar_channel_0_n_68),
        .app_rdy(app_rdy),
        .app_rdy_r_reg(axi_mc_r_channel_0_n_3),
        .arburst_d3(arburst_d3),
        .areset_d1_reg_rep__1(areset_d1_reg_rep__1_n_0),
        .areset_d1_reg_rep__2(areset_d1_reg_rep__2_n_0),
        .arready_d2(arready_d2),
        .arvalid_d3(arvalid_d3),
        .arvalid_int(arvalid_int),
        .\axaddr_incr_reg[31] (axaddr_incr),
        .\axlen_cnt_reg[0] (\USE_UPSIZER.upsizer_d2_n_231 ),
        .\axlen_cnt_reg[3] ({axi_mc_ar_channel_0_n_21,axi_mc_ar_channel_0_n_22}),
        .\axlen_cnt_reg[3]_0 (axi_mc_ar_channel_0_n_25),
        .\axlen_cnt_reg[3]_1 ({\USE_UPSIZER.upsizer_d2_n_148 ,\USE_UPSIZER.upsizer_d2_n_149 }),
        .\axlen_cnt_reg[5] (axi_mc_ar_channel_0_n_86),
        .\axlen_cnt_reg[7] ({axi_mc_ar_channel_0_n_16,axi_mc_ar_channel_0_n_17,axi_mc_ar_channel_0_n_18,axi_mc_ar_channel_0_n_19,axi_mc_ar_channel_0_n_20}),
        .\axlen_cnt_reg[7]_0 (\USE_UPSIZER.upsizer_d2_n_192 ),
        .\axlen_cnt_reg[7]_1 ({\USE_UPSIZER.upsizer_d2_n_134 ,\USE_UPSIZER.upsizer_d2_n_135 ,\USE_UPSIZER.upsizer_d2_n_136 ,\USE_UPSIZER.upsizer_d2_n_137 ,\USE_UPSIZER.upsizer_d2_n_138 }),
        .\axlen_reg[3]_0 (axlen_int),
        .\axlen_reg[7]_0 ({axlen[7:5],axlen[1]}),
        .in({r_arid,r_rlast}),
        .in0({\USE_UPSIZER.upsizer_d2_n_86 ,\USE_UPSIZER.upsizer_d2_n_87 ,\USE_UPSIZER.upsizer_d2_n_88 ,\USE_UPSIZER.upsizer_d2_n_89 ,\USE_UPSIZER.upsizer_d2_n_90 ,\USE_UPSIZER.upsizer_d2_n_91 ,\USE_UPSIZER.upsizer_d2_n_92 ,\USE_UPSIZER.upsizer_d2_n_93 ,\USE_UPSIZER.upsizer_d2_n_94 ,\USE_UPSIZER.upsizer_d2_n_95 ,\USE_UPSIZER.upsizer_d2_n_96 ,\USE_UPSIZER.upsizer_d2_n_97 ,\USE_UPSIZER.upsizer_d2_n_98 ,\USE_UPSIZER.upsizer_d2_n_99 ,\USE_UPSIZER.upsizer_d2_n_100 ,\USE_UPSIZER.upsizer_d2_n_101 ,\USE_UPSIZER.upsizer_d2_n_102 ,\USE_UPSIZER.upsizer_d2_n_103 ,\USE_UPSIZER.upsizer_d2_n_104 ,\USE_UPSIZER.upsizer_d2_n_105 ,\USE_UPSIZER.upsizer_d2_n_106 ,\USE_UPSIZER.upsizer_d2_n_107 ,\USE_UPSIZER.upsizer_d2_n_108 ,\USE_UPSIZER.upsizer_d2_n_109 ,\USE_UPSIZER.upsizer_d2_n_110 ,\USE_UPSIZER.upsizer_d2_n_111 ,\USE_UPSIZER.upsizer_d2_n_112 ,\USE_UPSIZER.upsizer_d2_n_113 ,\USE_UPSIZER.upsizer_d2_n_114 ,axi_mc_incr_cmd_byte_addr}),
        .int_next_pending(\axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/int_next_pending ),
        .next(next),
        .r_ignore_begin(r_ignore_begin),
        .r_ignore_end(r_ignore_end),
        .r_push(r_push),
        .r_rlast_reg_0(axi_mc_ar_channel_0_n_7),
        .r_rlast_reg_1(axi_mc_ar_channel_0_n_24));
  ddr_axi_mig_7series_v2_4_axi_mc_aw_channel axi_mc_aw_channel_0
       (.CLK(CLK),
        .D(D[2:0]),
        .E(\USE_WRITE.write_addr_inst/M_AXI_AREADY_I ),
        .Q(p_1_in0_in),
        .\RD_PRI_REG.rd_cmd_hold_reg (axi_mc_aw_channel_0_n_6),
        .\RD_PRI_REG.rd_cmd_hold_reg_0 (\RD_PRI_REG.rd_cmd_hold_reg ),
        .\RD_PRI_REG.wr_cmd_hold_reg (wr_wait_limit11_out),
        .\RD_PRI_REG.wr_starve_cnt_reg[1] (axi_mc_aw_channel_0_n_27),
        .SR(axi_mc_aw_channel_0_n_10),
        .SS(areset_d1_reg_rep__0_n_0),
        .\USE_REGISTER.M_AXI_AADDR_q_reg[31] (awaddr_d3),
        .\USE_REGISTER.M_AXI_ABURST_q_reg[1] (\USE_UPSIZER.upsizer_d2_n_81 ),
        .\USE_REGISTER.M_AXI_ABURST_q_reg[1]_0 (\USE_UPSIZER.upsizer_d2_n_133 ),
        .\USE_REGISTER.M_AXI_AID_q_reg[3] (awid_d3),
        .\USE_REGISTER.M_AXI_ALEN_q_reg[7] (awlen_d3),
        .\USE_REGISTER.M_AXI_AQOS_q_reg[3] (awqos_d3),
        .\USE_REGISTER.M_AXI_AVALID_q_reg (\USE_UPSIZER.upsizer_d2_n_82 ),
        .\app_addr_r1_reg[10] (axi_mc_aw_channel_0_n_45),
        .\app_addr_r1_reg[11] (axi_mc_aw_channel_0_n_44),
        .\app_addr_r1_reg[12] (axi_mc_aw_channel_0_n_43),
        .\app_addr_r1_reg[13] (axi_mc_aw_channel_0_n_42),
        .\app_addr_r1_reg[14] (axi_mc_aw_channel_0_n_41),
        .\app_addr_r1_reg[15] (axi_mc_aw_channel_0_n_40),
        .\app_addr_r1_reg[16] (axi_mc_aw_channel_0_n_39),
        .\app_addr_r1_reg[17] (axi_mc_aw_channel_0_n_38),
        .\app_addr_r1_reg[18] (axi_mc_aw_channel_0_n_37),
        .\app_addr_r1_reg[19] (axi_mc_aw_channel_0_n_36),
        .\app_addr_r1_reg[20] (axi_mc_aw_channel_0_n_35),
        .\app_addr_r1_reg[21] (axi_mc_aw_channel_0_n_34),
        .\app_addr_r1_reg[22] (axi_mc_aw_channel_0_n_33),
        .\app_addr_r1_reg[23] (axi_mc_aw_channel_0_n_32),
        .\app_addr_r1_reg[24] (axi_mc_aw_channel_0_n_31),
        .\app_addr_r1_reg[25] (axi_mc_aw_channel_0_n_30),
        .\app_addr_r1_reg[6] (axi_mc_aw_channel_0_n_49),
        .\app_addr_r1_reg[7] (axi_mc_aw_channel_0_n_48),
        .\app_addr_r1_reg[8] (axi_mc_aw_channel_0_n_47),
        .\app_addr_r1_reg[9] (axi_mc_aw_channel_0_n_46),
        .app_rdy(app_rdy),
        .app_rdy_r_reg(\app_addr_r1_reg[3] ),
        .app_wdf_rdy(app_wdf_rdy),
        .areset_d1_reg_rep__2(areset_d1_reg_rep__2_n_0),
        .awburst_d3(awburst_d3),
        .awready_d2(awready_d2),
        .awvalid_d3(awvalid_d3),
        .awvalid_int(awvalid_int),
        .axaddr_incr1(\axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr1 ),
        .\axlen_cnt_reg[0] (\USE_UPSIZER.upsizer_d2_n_229 ),
        .\axlen_cnt_reg[1] (axi_mc_aw_channel_0_n_17),
        .\axlen_cnt_reg[2] (axi_mc_aw_channel_0_n_18),
        .\axlen_cnt_reg[7] ({axi_mc_aw_channel_0_n_19,axi_mc_aw_channel_0_n_20,axi_mc_aw_channel_0_n_21,axi_mc_aw_channel_0_n_22,axi_mc_aw_channel_0_n_23,axi_mc_aw_channel_0_n_24,axi_mc_aw_channel_0_n_25,axi_mc_aw_channel_0_n_26}),
        .\axlen_cnt_reg[7]_0 ({\USE_UPSIZER.upsizer_d2_n_118 ,\USE_UPSIZER.upsizer_d2_n_119 ,\USE_UPSIZER.upsizer_d2_n_120 ,\USE_UPSIZER.upsizer_d2_n_121 ,\USE_UPSIZER.upsizer_d2_n_122 ,\USE_UPSIZER.upsizer_d2_n_123 }),
        .\axlen_reg[4]_0 ({axlen_int__0,axlen_int_2}),
        .\axlen_reg[7]_0 ({axlen_1[7:5],axlen_1[1]}),
        .axready_reg(axi_mc_aw_channel_0_n_11),
        .axready_reg_0(axi_mc_aw_channel_0_n_50),
        .b_push(b_push),
        .\gen_bc2.state_reg (axi_mc_w_channel_0_n_3),
        .in(b_awid),
        .\int_addr_reg[1] (axi_mc_ar_channel_0_n_64),
        .\int_addr_reg[2] (axi_mc_ar_channel_0_n_63),
        .\int_addr_reg[3] (axi_mc_aw_channel_0_n_5),
        .\int_addr_reg[3]_0 (axi_mc_ar_channel_0_n_27),
        .int_next_pending(\axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/int_next_pending_0 ),
        .int_next_pending_r(\axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/int_next_pending_r ),
        .int_next_pending_r_reg(\USE_UPSIZER.upsizer_d2_n_189 ),
        .w_ignore_end(w_ignore_end),
        .wready_reg(axi_mc_aw_channel_0_n_29));
  ddr_axi_mig_7series_v2_4_axi_mc_b_channel axi_mc_b_channel_0
       (.CLK(CLK),
        .Q(\bid_fifo_0/cnt_read_reg__0 ),
        .\RD_PRI_REG.wr_starve_cnt_reg[1] (axi_mc_b_channel_0_n_2),
        .SS(areset_d1_reg_rep__2_n_0),
        .areset_d1_reg_rep__1(areset_d1_reg_rep__1_n_0),
        .b_push(b_push),
        .in(b_awid),
        .int_next_pending_r_reg(axi_mc_aw_channel_0_n_11),
        .s_axi_bid(s_axi_bid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid(s_axi_bvalid));
  ddr_axi_mig_7series_v2_4_axi_mc_cmd_arbiter axi_mc_cmd_arbiter_0
       (.CLK(CLK),
        .D(D[22:3]),
        .E(E),
        .Q(p_1_in0_in),
        .\RD_PRI_REG.rd_cmd_hold_reg_0 (\RD_PRI_REG.rd_cmd_hold_reg ),
        .\RD_PRI_REG.rd_starve_cnt_reg[8]_0 (axi_mc_aw_channel_0_n_6),
        .\RD_PRI_REG.wr_cmd_hold_reg_0 (p_1_in),
        .SR(wr_wait_limit11_out),
        .SS(axi_mc_cmd_arbiter_0_n_0),
        .\USE_REGISTER.M_AXI_AADDR_q_reg[10] (axi_mc_aw_channel_0_n_46),
        .\USE_REGISTER.M_AXI_AADDR_q_reg[11] (axi_mc_aw_channel_0_n_45),
        .\USE_REGISTER.M_AXI_AADDR_q_reg[12] (axi_mc_aw_channel_0_n_44),
        .\USE_REGISTER.M_AXI_AADDR_q_reg[13] (axi_mc_aw_channel_0_n_43),
        .\USE_REGISTER.M_AXI_AADDR_q_reg[14] (axi_mc_aw_channel_0_n_42),
        .\USE_REGISTER.M_AXI_AADDR_q_reg[15] (axi_mc_aw_channel_0_n_41),
        .\USE_REGISTER.M_AXI_AADDR_q_reg[16] (axi_mc_aw_channel_0_n_40),
        .\USE_REGISTER.M_AXI_AADDR_q_reg[17] (axi_mc_aw_channel_0_n_39),
        .\USE_REGISTER.M_AXI_AADDR_q_reg[18] (axi_mc_aw_channel_0_n_38),
        .\USE_REGISTER.M_AXI_AADDR_q_reg[19] (axi_mc_aw_channel_0_n_37),
        .\USE_REGISTER.M_AXI_AADDR_q_reg[20] (axi_mc_aw_channel_0_n_36),
        .\USE_REGISTER.M_AXI_AADDR_q_reg[21] (axi_mc_aw_channel_0_n_35),
        .\USE_REGISTER.M_AXI_AADDR_q_reg[22] (axi_mc_aw_channel_0_n_34),
        .\USE_REGISTER.M_AXI_AADDR_q_reg[23] (axi_mc_aw_channel_0_n_33),
        .\USE_REGISTER.M_AXI_AADDR_q_reg[24] (axi_mc_aw_channel_0_n_32),
        .\USE_REGISTER.M_AXI_AADDR_q_reg[25] (axi_mc_aw_channel_0_n_31),
        .\USE_REGISTER.M_AXI_AADDR_q_reg[26] (axi_mc_aw_channel_0_n_30),
        .\USE_REGISTER.M_AXI_AADDR_q_reg[7] (axi_mc_aw_channel_0_n_49),
        .\USE_REGISTER.M_AXI_AADDR_q_reg[8] (axi_mc_aw_channel_0_n_48),
        .\USE_REGISTER.M_AXI_AADDR_q_reg[9] (axi_mc_aw_channel_0_n_47),
        .\app_addr_r1_reg[3] (\app_addr_r1_reg[3] ),
        .app_en_r1(app_en_r1),
        .app_en_r1_reg(app_en_r1_reg),
        .app_rdy(app_rdy),
        .app_rdy_r_reg(axi_mc_r_channel_0_n_3),
        .app_rdy_r_reg_0(axi_mc_w_channel_0_n_2),
        .app_rdy_r_reg_1(axi_mc_ar_channel_0_n_11),
        .areset_d1_reg_rep__1(areset_d1_reg_rep__1_n_0),
        .arvalid_int(arvalid_int),
        .awvalid_int(awvalid_int),
        .\axaddr_incr_reg[10] (axi_mc_ar_channel_0_n_68),
        .\axaddr_incr_reg[11] (axi_mc_ar_channel_0_n_69),
        .\axaddr_incr_reg[12] (axi_mc_ar_channel_0_n_70),
        .\axaddr_incr_reg[13] (axi_mc_ar_channel_0_n_71),
        .\axaddr_incr_reg[14] (axi_mc_ar_channel_0_n_72),
        .\axaddr_incr_reg[15] (axi_mc_ar_channel_0_n_73),
        .\axaddr_incr_reg[16] (axi_mc_ar_channel_0_n_74),
        .\axaddr_incr_reg[17] (axi_mc_ar_channel_0_n_75),
        .\axaddr_incr_reg[18] (axi_mc_ar_channel_0_n_76),
        .\axaddr_incr_reg[19] (axi_mc_ar_channel_0_n_77),
        .\axaddr_incr_reg[20] (axi_mc_ar_channel_0_n_78),
        .\axaddr_incr_reg[21] (axi_mc_ar_channel_0_n_79),
        .\axaddr_incr_reg[22] (axi_mc_ar_channel_0_n_80),
        .\axaddr_incr_reg[23] (axi_mc_ar_channel_0_n_81),
        .\axaddr_incr_reg[24] (axi_mc_ar_channel_0_n_82),
        .\axaddr_incr_reg[25] (axi_mc_ar_channel_0_n_83),
        .\axaddr_incr_reg[26] (axi_mc_ar_channel_0_n_84),
        .\axaddr_incr_reg[7] (axi_mc_ar_channel_0_n_65),
        .\axaddr_incr_reg[8] (axi_mc_ar_channel_0_n_66),
        .\axaddr_incr_reg[9] (axi_mc_ar_channel_0_n_67),
        .\axqos_reg[2] (axi_mc_ar_channel_0_n_23),
        .axvalid_reg(axi_mc_aw_channel_0_n_10),
        .\gen_bc2.state_reg (axi_mc_w_channel_0_n_3),
        .int_next_pending_r_reg(axi_mc_ar_channel_0_n_7),
        .int_next_pending_r_reg_0(axi_mc_aw_channel_0_n_11),
        .next(next));
  ddr_axi_mig_7series_v2_4_axi_mc_r_channel axi_mc_r_channel_0
       (.CLK(CLK),
        .Q(Q),
        .S(S),
        .SS(areset_d1_reg_rep__2_n_0),
        .app_rdy(app_rdy),
        .areset_d1_reg_rep__1(areset_d1_reg_rep__1_n_0),
        .arvalid_int(arvalid_int),
        .\axid_reg[3] ({r_arid,r_rlast}),
        .in(in),
        .r_ignore_begin(r_ignore_begin),
        .r_ignore_end(r_ignore_end),
        .r_push(r_push),
        .r_push_reg(axi_mc_r_channel_0_n_3),
        .rd_last_r(rd_last_r),
        .rd_last_r_reg_0(rhandshake),
        .\read_fifo.fifo_out_data_r_reg[5] (\read_fifo.fifo_out_data_r_reg[5] ),
        .rready_d3(rready_d3),
        .sel(sel),
        .\state_reg[0]_rep (axi_mc_r_channel_0_n_4),
        .\storage_data2_reg[66] ({rdata_d2,rresp_d2,rlast_d2}),
        .\storage_data2_reg[70] ({rid_d2,axi_mc_r_channel_0_n_9,axi_mc_r_channel_0_n_10}));
  ddr_axi_mig_7series_v2_4_axi_mc_w_channel axi_mc_w_channel_0
       (.CLK(CLK),
        .M_AXI_WREADY_I(\USE_WRITE.write_data_inst/M_AXI_WREADY_I ),
        .Q(\bid_fifo_0/cnt_read_reg__0 ),
        .\RD_PRI_REG.wr_starve_cnt_reg[1] (axi_mc_w_channel_0_n_2),
        .\RD_PRI_REG.wr_starve_cnt_reg[1]_0 (axi_mc_w_channel_0_n_3),
        .\RD_PRI_REG.wr_starve_cnt_reg[8] (p_1_in),
        .\USE_FPGA_LENGTH.BIT_LANE[7].FDRE_length_inst (axi_mc_w_channel_0_n_150),
        .app_rdy(app_rdy),
        .app_rdy_r_reg(\app_addr_r1_reg[3] ),
        .app_wdf_data_r1(app_wdf_data_r1),
        .app_wdf_mask_r1(app_wdf_mask_r1),
        .app_wdf_rdy(app_wdf_rdy),
        .app_wdf_wren_r1(app_wdf_wren_r1),
        .app_wdf_wren_r1_reg(app_wdf_wren_r1_reg),
        .areset_d1_reg_rep__1(areset_d1_reg_rep__1_n_0),
        .awvalid_int(awvalid_int),
        .\cnt_read_reg[0] (axi_mc_b_channel_0_n_2),
        .\occupied_counter.app_wdf_rdy_r_reg (axi_mc_aw_channel_0_n_27),
        .sel_first_r_reg(axi_mc_aw_channel_0_n_29),
        .w_ignore_end(w_ignore_end),
        .wdata_d3(wdata_d3),
        .\wdf_data_reg[63]_0 (\wdf_data_reg[63] ),
        .\wdf_mask_reg[7]_0 (\wdf_mask_reg[7] ),
        .wr_buf_in_data(wr_buf_in_data),
        .wready_d2(wready_d2),
        .wready_reg_0(wready_reg),
        .wstrb_d3(wstrb_d3),
        .wvalid_d3(wvalid_d3));
  FDRE mc_init_complete_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_r),
        .Q(mc_init_complete_r),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_axi_mc_ar_channel" *) 
module ddr_axi_mig_7series_v2_4_axi_mc_ar_channel
   (arready_d2,
    r_push,
    in,
    r_rlast_reg_0,
    arvalid_int,
    D,
    SR,
    Q,
    \axlen_reg[3]_0 ,
    \axlen_cnt_reg[7] ,
    \axlen_cnt_reg[3] ,
    \RD_PRI_REG.wr_cmd_hold_reg ,
    r_rlast_reg_1,
    \axlen_cnt_reg[3]_0 ,
    r_ignore_begin,
    \app_addr_r1_reg[5] ,
    \app_addr_r1_reg[5]_0 ,
    \axaddr_incr_reg[31] ,
    \app_addr_r1_reg[4] ,
    \app_addr_r1_reg[3] ,
    \app_addr_r1_reg[6] ,
    \app_addr_r1_reg[7] ,
    \app_addr_r1_reg[8] ,
    \app_addr_r1_reg[9] ,
    \app_addr_r1_reg[10] ,
    \app_addr_r1_reg[11] ,
    \app_addr_r1_reg[12] ,
    \app_addr_r1_reg[13] ,
    \app_addr_r1_reg[14] ,
    \app_addr_r1_reg[15] ,
    \app_addr_r1_reg[16] ,
    \app_addr_r1_reg[17] ,
    \app_addr_r1_reg[18] ,
    \app_addr_r1_reg[19] ,
    \app_addr_r1_reg[20] ,
    \app_addr_r1_reg[21] ,
    \app_addr_r1_reg[22] ,
    \app_addr_r1_reg[23] ,
    \app_addr_r1_reg[24] ,
    \app_addr_r1_reg[25] ,
    r_ignore_end,
    \axlen_cnt_reg[5] ,
    \axlen_reg[7]_0 ,
    \USE_REGISTER.M_AXI_AQOS_q_reg[0] ,
    in0,
    areset_d1_reg_rep__1,
    CLK,
    next,
    areset_d1_reg_rep__2,
    \USE_REGISTER.M_AXI_AVALID_q_reg ,
    \USE_REGISTER.M_AXI_AVALID_q_reg_0 ,
    \RD_PRI_REG.rd_cmd_hold_reg ,
    app_rdy_r_reg,
    arvalid_d3,
    arburst_d3,
    int_next_pending,
    SS,
    app_rdy,
    \USE_REGISTER.M_AXI_AADDR_q_reg[31] ,
    \USE_REGISTER.M_AXI_ABURST_q_reg[1] ,
    \USE_REGISTER.M_AXI_AVALID_q_reg_1 ,
    \USE_REGISTER.M_AXI_AQOS_q_reg[3] ,
    \axlen_cnt_reg[7]_0 ,
    \USE_REGISTER.M_AXI_ALEN_q_reg[1] ,
    \USE_REGISTER.M_AXI_ALEN_q_reg[7] ,
    \axlen_cnt_reg[0] ,
    \axlen_cnt_reg[7]_1 ,
    \USE_REGISTER.M_AXI_AADDR_q_reg[6] ,
    \axlen_cnt_reg[3]_1 ,
    \USE_REGISTER.M_AXI_AID_q_reg[3] );
  output arready_d2;
  output r_push;
  output [4:0]in;
  output r_rlast_reg_0;
  output arvalid_int;
  output [1:0]D;
  output [0:0]SR;
  output [0:0]Q;
  output [2:0]\axlen_reg[3]_0 ;
  output [4:0]\axlen_cnt_reg[7] ;
  output [1:0]\axlen_cnt_reg[3] ;
  output \RD_PRI_REG.wr_cmd_hold_reg ;
  output r_rlast_reg_1;
  output \axlen_cnt_reg[3]_0 ;
  output r_ignore_begin;
  output \app_addr_r1_reg[5] ;
  output [2:0]\app_addr_r1_reg[5]_0 ;
  output [31:0]\axaddr_incr_reg[31] ;
  output \app_addr_r1_reg[4] ;
  output \app_addr_r1_reg[3] ;
  output \app_addr_r1_reg[6] ;
  output \app_addr_r1_reg[7] ;
  output \app_addr_r1_reg[8] ;
  output \app_addr_r1_reg[9] ;
  output \app_addr_r1_reg[10] ;
  output \app_addr_r1_reg[11] ;
  output \app_addr_r1_reg[12] ;
  output \app_addr_r1_reg[13] ;
  output \app_addr_r1_reg[14] ;
  output \app_addr_r1_reg[15] ;
  output \app_addr_r1_reg[16] ;
  output \app_addr_r1_reg[17] ;
  output \app_addr_r1_reg[18] ;
  output \app_addr_r1_reg[19] ;
  output \app_addr_r1_reg[20] ;
  output \app_addr_r1_reg[21] ;
  output \app_addr_r1_reg[22] ;
  output \app_addr_r1_reg[23] ;
  output \app_addr_r1_reg[24] ;
  output \app_addr_r1_reg[25] ;
  output r_ignore_end;
  output \axlen_cnt_reg[5] ;
  output [3:0]\axlen_reg[7]_0 ;
  output [0:0]\USE_REGISTER.M_AXI_AQOS_q_reg[0] ;
  input [31:0]in0;
  input areset_d1_reg_rep__1;
  input CLK;
  input next;
  input areset_d1_reg_rep__2;
  input \USE_REGISTER.M_AXI_AVALID_q_reg ;
  input \USE_REGISTER.M_AXI_AVALID_q_reg_0 ;
  input \RD_PRI_REG.rd_cmd_hold_reg ;
  input app_rdy_r_reg;
  input arvalid_d3;
  input [0:0]arburst_d3;
  input int_next_pending;
  input [0:0]SS;
  input app_rdy;
  input [31:0]\USE_REGISTER.M_AXI_AADDR_q_reg[31] ;
  input \USE_REGISTER.M_AXI_ABURST_q_reg[1] ;
  input \USE_REGISTER.M_AXI_AVALID_q_reg_1 ;
  input [3:0]\USE_REGISTER.M_AXI_AQOS_q_reg[3] ;
  input \axlen_cnt_reg[7]_0 ;
  input \USE_REGISTER.M_AXI_ALEN_q_reg[1] ;
  input [7:0]\USE_REGISTER.M_AXI_ALEN_q_reg[7] ;
  input \axlen_cnt_reg[0] ;
  input [4:0]\axlen_cnt_reg[7]_1 ;
  input [2:0]\USE_REGISTER.M_AXI_AADDR_q_reg[6] ;
  input [1:0]\axlen_cnt_reg[3]_1 ;
  input [3:0]\USE_REGISTER.M_AXI_AID_q_reg[3] ;

  wire CLK;
  wire [1:0]D;
  wire [0:0]Q;
  wire \RD_PRI_REG.rd_cmd_hold_reg ;
  wire \RD_PRI_REG.wr_cmd_hold_reg ;
  wire [0:0]SR;
  wire [0:0]SS;
  wire [31:0]\USE_REGISTER.M_AXI_AADDR_q_reg[31] ;
  wire [2:0]\USE_REGISTER.M_AXI_AADDR_q_reg[6] ;
  wire \USE_REGISTER.M_AXI_ABURST_q_reg[1] ;
  wire [3:0]\USE_REGISTER.M_AXI_AID_q_reg[3] ;
  wire \USE_REGISTER.M_AXI_ALEN_q_reg[1] ;
  wire [7:0]\USE_REGISTER.M_AXI_ALEN_q_reg[7] ;
  wire [0:0]\USE_REGISTER.M_AXI_AQOS_q_reg[0] ;
  wire [3:0]\USE_REGISTER.M_AXI_AQOS_q_reg[3] ;
  wire \USE_REGISTER.M_AXI_AVALID_q_reg ;
  wire \USE_REGISTER.M_AXI_AVALID_q_reg_0 ;
  wire \USE_REGISTER.M_AXI_AVALID_q_reg_1 ;
  wire \app_addr_r1_reg[10] ;
  wire \app_addr_r1_reg[11] ;
  wire \app_addr_r1_reg[12] ;
  wire \app_addr_r1_reg[13] ;
  wire \app_addr_r1_reg[14] ;
  wire \app_addr_r1_reg[15] ;
  wire \app_addr_r1_reg[16] ;
  wire \app_addr_r1_reg[17] ;
  wire \app_addr_r1_reg[18] ;
  wire \app_addr_r1_reg[19] ;
  wire \app_addr_r1_reg[20] ;
  wire \app_addr_r1_reg[21] ;
  wire \app_addr_r1_reg[22] ;
  wire \app_addr_r1_reg[23] ;
  wire \app_addr_r1_reg[24] ;
  wire \app_addr_r1_reg[25] ;
  wire \app_addr_r1_reg[3] ;
  wire \app_addr_r1_reg[4] ;
  wire \app_addr_r1_reg[5] ;
  wire [2:0]\app_addr_r1_reg[5]_0 ;
  wire \app_addr_r1_reg[6] ;
  wire \app_addr_r1_reg[7] ;
  wire \app_addr_r1_reg[8] ;
  wire \app_addr_r1_reg[9] ;
  wire app_rdy;
  wire app_rdy_r_reg;
  wire ar_cmd_fsm_0_n_1;
  wire ar_cmd_fsm_0_n_2;
  wire ar_cmd_fsm_0_n_3;
  wire ar_cmd_fsm_0_n_39;
  wire ar_cmd_fsm_0_n_4;
  wire ar_cmd_fsm_0_n_40;
  wire ar_cmd_fsm_0_n_5;
  wire ar_cmd_fsm_0_n_51;
  wire ar_cmd_fsm_0_n_52;
  wire ar_cmd_fsm_0_n_53;
  wire ar_cmd_fsm_0_n_54;
  wire [0:0]arburst_d3;
  wire areset_d1_reg_rep__1;
  wire areset_d1_reg_rep__2;
  wire arready_d2;
  wire arvalid_d3;
  wire arvalid_int;
  wire [31:0]axaddr;
  wire [31:0]\axaddr_incr_reg[31] ;
  wire [4:3]axaddr_int;
  wire [31:0]axaddr_int__0;
  wire [1:1]axburst;
  wire axi_mc_cmd_translator_0_n_83;
  wire axi_mc_cmd_translator_0_n_84;
  wire \axi_mc_incr_cmd_0/int_next_pending_r ;
  wire [31:0]\axi_mc_incr_cmd_0/p_0_in ;
  wire \axi_mc_wrap_cmd_0/int_next_pending_r ;
  wire [4:0]axlen;
  wire \axlen_cnt_reg[0] ;
  wire [1:0]\axlen_cnt_reg[3] ;
  wire \axlen_cnt_reg[3]_0 ;
  wire [1:0]\axlen_cnt_reg[3]_1 ;
  wire \axlen_cnt_reg[5] ;
  wire [4:0]\axlen_cnt_reg[7] ;
  wire \axlen_cnt_reg[7]_0 ;
  wire [4:0]\axlen_cnt_reg[7]_1 ;
  wire [0:0]axlen_int;
  wire [7:4]axlen_int__0;
  wire [2:0]\axlen_reg[3]_0 ;
  wire [3:0]\axlen_reg[7]_0 ;
  wire [3:0]axqos;
  wire axvalid;
  wire [4:0]in;
  wire [31:0]in0;
  wire int_next_pending;
  wire next;
  wire [31:0]p_0_in;
  wire r_ignore_begin;
  wire r_ignore_end;
  wire r_push;
  wire r_rlast_reg_0;
  wire r_rlast_reg_1;

  ddr_axi_mig_7series_v2_4_axi_mc_cmd_fsm ar_cmd_fsm_0
       (.CLK(CLK),
        .D(p_0_in),
        .E(arready_d2),
        .Q({axaddr[31:5],Q,axaddr[3:0]}),
        .\RD_PRI_REG.rd_cmd_hold_reg (\RD_PRI_REG.rd_cmd_hold_reg ),
        .\RD_PRI_REG.wr_cmd_hold_reg (\RD_PRI_REG.wr_cmd_hold_reg ),
        .SR(SR),
        .SS(SS),
        .\USE_REGISTER.M_AXI_AADDR_q_reg[31] (\USE_REGISTER.M_AXI_AADDR_q_reg[31] ),
        .\USE_REGISTER.M_AXI_ABURST_q_reg[1] (\USE_REGISTER.M_AXI_ABURST_q_reg[1] ),
        .\USE_REGISTER.M_AXI_ALEN_q_reg[7] (\USE_REGISTER.M_AXI_ALEN_q_reg[7] ),
        .\USE_REGISTER.M_AXI_AQOS_q_reg[0] (\USE_REGISTER.M_AXI_AQOS_q_reg[0] ),
        .\USE_REGISTER.M_AXI_AQOS_q_reg[3] (\USE_REGISTER.M_AXI_AQOS_q_reg[3] ),
        .\USE_REGISTER.M_AXI_AVALID_q_reg (\USE_REGISTER.M_AXI_AVALID_q_reg ),
        .\app_addr_r1_reg[10] (\app_addr_r1_reg[10] ),
        .\app_addr_r1_reg[11] (\app_addr_r1_reg[11] ),
        .\app_addr_r1_reg[12] (\app_addr_r1_reg[12] ),
        .\app_addr_r1_reg[13] (\app_addr_r1_reg[13] ),
        .\app_addr_r1_reg[14] (\app_addr_r1_reg[14] ),
        .\app_addr_r1_reg[15] (\app_addr_r1_reg[15] ),
        .\app_addr_r1_reg[16] (\app_addr_r1_reg[16] ),
        .\app_addr_r1_reg[17] (\app_addr_r1_reg[17] ),
        .\app_addr_r1_reg[18] (\app_addr_r1_reg[18] ),
        .\app_addr_r1_reg[19] (\app_addr_r1_reg[19] ),
        .\app_addr_r1_reg[20] (\app_addr_r1_reg[20] ),
        .\app_addr_r1_reg[21] (\app_addr_r1_reg[21] ),
        .\app_addr_r1_reg[22] (\app_addr_r1_reg[22] ),
        .\app_addr_r1_reg[23] (\app_addr_r1_reg[23] ),
        .\app_addr_r1_reg[24] (\app_addr_r1_reg[24] ),
        .\app_addr_r1_reg[25] (\app_addr_r1_reg[25] ),
        .\app_addr_r1_reg[6] (\app_addr_r1_reg[6] ),
        .\app_addr_r1_reg[7] (\app_addr_r1_reg[7] ),
        .\app_addr_r1_reg[8] (\app_addr_r1_reg[8] ),
        .\app_addr_r1_reg[9] (\app_addr_r1_reg[9] ),
        .app_rdy(app_rdy),
        .app_rdy_r_reg(app_rdy_r_reg),
        .arburst_d3(arburst_d3),
        .areset_d1_reg_rep__1(areset_d1_reg_rep__1),
        .arvalid_d3(arvalid_d3),
        .arvalid_int(arvalid_int),
        .\axaddr_incr_reg[26] (\axaddr_incr_reg[31] [26:7]),
        .axaddr_int(axaddr_int),
        .\axaddr_reg[31] ({axaddr_int__0[31:7],D,axaddr_int__0[2:0]}),
        .axburst(axburst),
        .\axburst_reg[1] (ar_cmd_fsm_0_n_4),
        .\axlen_cnt_reg[2] ({ar_cmd_fsm_0_n_39,ar_cmd_fsm_0_n_40}),
        .\axlen_cnt_reg[2]_0 ({axi_mc_cmd_translator_0_n_83,axi_mc_cmd_translator_0_n_84,\axlen_cnt_reg[7] [0]}),
        .\axlen_cnt_reg[7] (ar_cmd_fsm_0_n_2),
        .\axlen_reg[7] ({axlen_int__0,\axlen_reg[3]_0 ,axlen_int}),
        .\axlen_reg[7]_0 ({\axlen_reg[7]_0 [3:1],axlen[4:2],\axlen_reg[7]_0 [0],axlen[0]}),
        .\axqos_reg[3] ({ar_cmd_fsm_0_n_51,ar_cmd_fsm_0_n_52,ar_cmd_fsm_0_n_53,ar_cmd_fsm_0_n_54}),
        .\axqos_reg[3]_0 (axqos),
        .axvalid(axvalid),
        .\int_addr_reg[3] (ar_cmd_fsm_0_n_1),
        .int_next_pending(int_next_pending),
        .int_next_pending_r(\axi_mc_incr_cmd_0/int_next_pending_r ),
        .int_next_pending_r_0(\axi_mc_wrap_cmd_0/int_next_pending_r ),
        .int_next_pending_r_reg(ar_cmd_fsm_0_n_3),
        .int_next_pending_r_reg_0(ar_cmd_fsm_0_n_5),
        .int_next_pending_r_reg_1(r_rlast_reg_0),
        .out(\axi_mc_incr_cmd_0/p_0_in ),
        .r_ignore_end(r_ignore_end));
  FDRE \axaddr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(axaddr_int__0[0]),
        .Q(axaddr[0]),
        .R(1'b0));
  FDRE \axaddr_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(axaddr_int__0[10]),
        .Q(axaddr[10]),
        .R(1'b0));
  FDRE \axaddr_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(axaddr_int__0[11]),
        .Q(axaddr[11]),
        .R(1'b0));
  FDRE \axaddr_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(axaddr_int__0[12]),
        .Q(axaddr[12]),
        .R(1'b0));
  FDRE \axaddr_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(axaddr_int__0[13]),
        .Q(axaddr[13]),
        .R(1'b0));
  FDRE \axaddr_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(axaddr_int__0[14]),
        .Q(axaddr[14]),
        .R(1'b0));
  FDRE \axaddr_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(axaddr_int__0[15]),
        .Q(axaddr[15]),
        .R(1'b0));
  FDRE \axaddr_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(axaddr_int__0[16]),
        .Q(axaddr[16]),
        .R(1'b0));
  FDRE \axaddr_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(axaddr_int__0[17]),
        .Q(axaddr[17]),
        .R(1'b0));
  FDRE \axaddr_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(axaddr_int__0[18]),
        .Q(axaddr[18]),
        .R(1'b0));
  FDRE \axaddr_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(axaddr_int__0[19]),
        .Q(axaddr[19]),
        .R(1'b0));
  FDRE \axaddr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(axaddr_int__0[1]),
        .Q(axaddr[1]),
        .R(1'b0));
  FDRE \axaddr_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(axaddr_int__0[20]),
        .Q(axaddr[20]),
        .R(1'b0));
  FDRE \axaddr_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(axaddr_int__0[21]),
        .Q(axaddr[21]),
        .R(1'b0));
  FDRE \axaddr_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(axaddr_int__0[22]),
        .Q(axaddr[22]),
        .R(1'b0));
  FDRE \axaddr_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(axaddr_int__0[23]),
        .Q(axaddr[23]),
        .R(1'b0));
  FDRE \axaddr_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(axaddr_int__0[24]),
        .Q(axaddr[24]),
        .R(1'b0));
  FDRE \axaddr_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(axaddr_int__0[25]),
        .Q(axaddr[25]),
        .R(1'b0));
  FDRE \axaddr_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(axaddr_int__0[26]),
        .Q(axaddr[26]),
        .R(1'b0));
  FDRE \axaddr_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(axaddr_int__0[27]),
        .Q(axaddr[27]),
        .R(1'b0));
  FDRE \axaddr_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(axaddr_int__0[28]),
        .Q(axaddr[28]),
        .R(1'b0));
  FDRE \axaddr_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(axaddr_int__0[29]),
        .Q(axaddr[29]),
        .R(1'b0));
  FDRE \axaddr_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(axaddr_int__0[2]),
        .Q(axaddr[2]),
        .R(1'b0));
  FDRE \axaddr_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(axaddr_int__0[30]),
        .Q(axaddr[30]),
        .R(1'b0));
  FDRE \axaddr_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(axaddr_int__0[31]),
        .Q(axaddr[31]),
        .R(1'b0));
  FDRE \axaddr_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(axaddr_int[3]),
        .Q(axaddr[3]),
        .R(1'b0));
  FDRE \axaddr_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(axaddr_int[4]),
        .Q(Q),
        .R(1'b0));
  FDRE \axaddr_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(axaddr[5]),
        .R(1'b0));
  FDRE \axaddr_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(axaddr[6]),
        .R(1'b0));
  FDRE \axaddr_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(axaddr_int__0[7]),
        .Q(axaddr[7]),
        .R(1'b0));
  FDRE \axaddr_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(axaddr_int__0[8]),
        .Q(axaddr[8]),
        .R(1'b0));
  FDRE \axaddr_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(axaddr_int__0[9]),
        .Q(axaddr[9]),
        .R(1'b0));
  FDRE \axburst_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(ar_cmd_fsm_0_n_4),
        .Q(axburst),
        .R(1'b0));
  ddr_axi_mig_7series_v2_4_axi_mc_cmd_translator__parameterized0 axi_mc_cmd_translator_0
       (.CLK(CLK),
        .D({axlen_int__0[4],\axlen_reg[3]_0 }),
        .E(ar_cmd_fsm_0_n_2),
        .Q({\axlen_reg[7]_0 [1],axlen[4]}),
        .\RD_PRI_REG.rd_cmd_hold_reg (\RD_PRI_REG.rd_cmd_hold_reg ),
        .\USE_REGISTER.M_AXI_AADDR_q_reg[31] (p_0_in),
        .\USE_REGISTER.M_AXI_AADDR_q_reg[6] (D),
        .\USE_REGISTER.M_AXI_AADDR_q_reg[6]_0 (\USE_REGISTER.M_AXI_AADDR_q_reg[6] ),
        .\USE_REGISTER.M_AXI_ABURST_q_reg[1] (ar_cmd_fsm_0_n_4),
        .\USE_REGISTER.M_AXI_ABURST_q_reg[1]_0 (\USE_REGISTER.M_AXI_ABURST_q_reg[1] ),
        .\USE_REGISTER.M_AXI_ALEN_q_reg[1] (\USE_REGISTER.M_AXI_ALEN_q_reg[1] ),
        .\USE_REGISTER.M_AXI_ALEN_q_reg[5] (\USE_REGISTER.M_AXI_ALEN_q_reg[7] [5:4]),
        .\USE_REGISTER.M_AXI_AVALID_q_reg (\USE_REGISTER.M_AXI_AVALID_q_reg ),
        .\USE_REGISTER.M_AXI_AVALID_q_reg_0 (\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .\USE_REGISTER.M_AXI_AVALID_q_reg_1 (\USE_REGISTER.M_AXI_AVALID_q_reg_1 ),
        .\app_addr_r1_reg[3] (\app_addr_r1_reg[3] ),
        .\app_addr_r1_reg[4] (\app_addr_r1_reg[4] ),
        .\app_addr_r1_reg[5] (\app_addr_r1_reg[5] ),
        .\app_addr_r1_reg[5]_0 (\app_addr_r1_reg[5]_0 ),
        .app_rdy_r_reg(app_rdy_r_reg),
        .arburst_d3(arburst_d3),
        .areset_d1_reg_rep__1(areset_d1_reg_rep__1),
        .areset_d1_reg_rep__2(areset_d1_reg_rep__2),
        .arvalid_d3(arvalid_d3),
        .\axaddr_incr_reg[31] (\axaddr_incr_reg[31] ),
        .axaddr_int(axaddr_int),
        .\axburst_reg[1] (ar_cmd_fsm_0_n_1),
        .\axlen_cnt_reg[0] (\axlen_cnt_reg[0] ),
        .\axlen_cnt_reg[3] (\axlen_cnt_reg[3] ),
        .\axlen_cnt_reg[3]_0 (\axlen_cnt_reg[3]_0 ),
        .\axlen_cnt_reg[3]_1 (\axlen_cnt_reg[3]_1 ),
        .\axlen_cnt_reg[5] (\axlen_cnt_reg[5] ),
        .\axlen_cnt_reg[7] ({\axlen_cnt_reg[7] [4:1],axi_mc_cmd_translator_0_n_83,axi_mc_cmd_translator_0_n_84,\axlen_cnt_reg[7] [0]}),
        .\axlen_cnt_reg[7]_0 (\axlen_cnt_reg[7]_0 ),
        .\axlen_cnt_reg[7]_1 ({\axlen_cnt_reg[7]_1 [4:1],ar_cmd_fsm_0_n_39,ar_cmd_fsm_0_n_40,\axlen_cnt_reg[7]_1 [0]}),
        .\axlen_reg[0] (ar_cmd_fsm_0_n_5),
        .axready_reg(arready_d2),
        .in0(in0),
        .int_next_pending_r(\axi_mc_incr_cmd_0/int_next_pending_r ),
        .int_next_pending_r_0(\axi_mc_wrap_cmd_0/int_next_pending_r ),
        .int_next_pending_r_reg(ar_cmd_fsm_0_n_3),
        .out(\axi_mc_incr_cmd_0/p_0_in ),
        .r_ignore_begin(r_ignore_begin),
        .r_rlast_reg(r_rlast_reg_0),
        .r_rlast_reg_0(r_rlast_reg_1));
  FDRE \axid_reg[0] 
       (.C(CLK),
        .CE(arready_d2),
        .D(\USE_REGISTER.M_AXI_AID_q_reg[3] [0]),
        .Q(in[1]),
        .R(1'b0));
  FDRE \axid_reg[1] 
       (.C(CLK),
        .CE(arready_d2),
        .D(\USE_REGISTER.M_AXI_AID_q_reg[3] [1]),
        .Q(in[2]),
        .R(1'b0));
  FDRE \axid_reg[2] 
       (.C(CLK),
        .CE(arready_d2),
        .D(\USE_REGISTER.M_AXI_AID_q_reg[3] [2]),
        .Q(in[3]),
        .R(1'b0));
  FDRE \axid_reg[3] 
       (.C(CLK),
        .CE(arready_d2),
        .D(\USE_REGISTER.M_AXI_AID_q_reg[3] [3]),
        .Q(in[4]),
        .R(1'b0));
  FDRE \axlen_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(axlen_int),
        .Q(axlen[0]),
        .R(1'b0));
  FDRE \axlen_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\axlen_reg[3]_0 [0]),
        .Q(\axlen_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \axlen_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\axlen_reg[3]_0 [1]),
        .Q(axlen[2]),
        .R(1'b0));
  FDRE \axlen_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\axlen_reg[3]_0 [2]),
        .Q(axlen[3]),
        .R(1'b0));
  FDRE \axlen_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(axlen_int__0[4]),
        .Q(axlen[4]),
        .R(1'b0));
  FDRE \axlen_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(axlen_int__0[5]),
        .Q(\axlen_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \axlen_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(axlen_int__0[6]),
        .Q(\axlen_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \axlen_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(axlen_int__0[7]),
        .Q(\axlen_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \axqos_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(ar_cmd_fsm_0_n_54),
        .Q(axqos[0]),
        .R(1'b0));
  FDRE \axqos_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(ar_cmd_fsm_0_n_53),
        .Q(axqos[1]),
        .R(1'b0));
  FDRE \axqos_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(ar_cmd_fsm_0_n_52),
        .Q(axqos[2]),
        .R(1'b0));
  FDRE \axqos_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(ar_cmd_fsm_0_n_51),
        .Q(axqos[3]),
        .R(1'b0));
  FDRE axvalid_reg
       (.C(CLK),
        .CE(1'b1),
        .D(arvalid_int),
        .Q(axvalid),
        .R(areset_d1_reg_rep__1));
  FDRE r_push_reg
       (.C(CLK),
        .CE(1'b1),
        .D(next),
        .Q(r_push),
        .R(1'b0));
  FDRE r_rlast_reg
       (.C(CLK),
        .CE(1'b1),
        .D(r_rlast_reg_0),
        .Q(in[0]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_axi_mc_aw_channel" *) 
module ddr_axi_mig_7series_v2_4_axi_mc_aw_channel
   (awready_d2,
    awvalid_int,
    int_next_pending_r,
    \axlen_reg[4]_0 ,
    \int_addr_reg[3] ,
    \RD_PRI_REG.rd_cmd_hold_reg ,
    D,
    SR,
    axready_reg,
    b_push,
    \axlen_reg[7]_0 ,
    \axlen_cnt_reg[1] ,
    \axlen_cnt_reg[2] ,
    \axlen_cnt_reg[7] ,
    \RD_PRI_REG.wr_starve_cnt_reg[1] ,
    w_ignore_end,
    wready_reg,
    \app_addr_r1_reg[25] ,
    \app_addr_r1_reg[24] ,
    \app_addr_r1_reg[23] ,
    \app_addr_r1_reg[22] ,
    \app_addr_r1_reg[21] ,
    \app_addr_r1_reg[20] ,
    \app_addr_r1_reg[19] ,
    \app_addr_r1_reg[18] ,
    \app_addr_r1_reg[17] ,
    \app_addr_r1_reg[16] ,
    \app_addr_r1_reg[15] ,
    \app_addr_r1_reg[14] ,
    \app_addr_r1_reg[13] ,
    \app_addr_r1_reg[12] ,
    \app_addr_r1_reg[11] ,
    \app_addr_r1_reg[10] ,
    \app_addr_r1_reg[9] ,
    \app_addr_r1_reg[8] ,
    \app_addr_r1_reg[7] ,
    \app_addr_r1_reg[6] ,
    axready_reg_0,
    in,
    E,
    SS,
    CLK,
    areset_d1_reg_rep__2,
    axaddr_incr1,
    \USE_REGISTER.M_AXI_ABURST_q_reg[1] ,
    int_next_pending,
    \USE_REGISTER.M_AXI_AADDR_q_reg[31] ,
    awburst_d3,
    awvalid_d3,
    app_rdy_r_reg,
    Q,
    \RD_PRI_REG.rd_cmd_hold_reg_0 ,
    \int_addr_reg[1] ,
    \int_addr_reg[2] ,
    \int_addr_reg[3]_0 ,
    \RD_PRI_REG.wr_cmd_hold_reg ,
    \gen_bc2.state_reg ,
    app_rdy,
    int_next_pending_r_reg,
    \USE_REGISTER.M_AXI_AVALID_q_reg ,
    \USE_REGISTER.M_AXI_ALEN_q_reg[7] ,
    \USE_REGISTER.M_AXI_ABURST_q_reg[1]_0 ,
    app_wdf_rdy,
    \axlen_cnt_reg[0] ,
    \USE_REGISTER.M_AXI_AQOS_q_reg[3] ,
    \USE_REGISTER.M_AXI_AID_q_reg[3] ,
    \axlen_cnt_reg[7]_0 );
  output awready_d2;
  output awvalid_int;
  output int_next_pending_r;
  output [1:0]\axlen_reg[4]_0 ;
  output \int_addr_reg[3] ;
  output \RD_PRI_REG.rd_cmd_hold_reg ;
  output [2:0]D;
  output [0:0]SR;
  output axready_reg;
  output b_push;
  output [3:0]\axlen_reg[7]_0 ;
  output [0:0]\axlen_cnt_reg[1] ;
  output \axlen_cnt_reg[2] ;
  output [7:0]\axlen_cnt_reg[7] ;
  output \RD_PRI_REG.wr_starve_cnt_reg[1] ;
  output w_ignore_end;
  output wready_reg;
  output \app_addr_r1_reg[25] ;
  output \app_addr_r1_reg[24] ;
  output \app_addr_r1_reg[23] ;
  output \app_addr_r1_reg[22] ;
  output \app_addr_r1_reg[21] ;
  output \app_addr_r1_reg[20] ;
  output \app_addr_r1_reg[19] ;
  output \app_addr_r1_reg[18] ;
  output \app_addr_r1_reg[17] ;
  output \app_addr_r1_reg[16] ;
  output \app_addr_r1_reg[15] ;
  output \app_addr_r1_reg[14] ;
  output \app_addr_r1_reg[13] ;
  output \app_addr_r1_reg[12] ;
  output \app_addr_r1_reg[11] ;
  output \app_addr_r1_reg[10] ;
  output \app_addr_r1_reg[9] ;
  output \app_addr_r1_reg[8] ;
  output \app_addr_r1_reg[7] ;
  output \app_addr_r1_reg[6] ;
  output axready_reg_0;
  output [3:0]in;
  output [0:0]E;
  input [0:0]SS;
  input CLK;
  input areset_d1_reg_rep__2;
  input axaddr_incr1;
  input \USE_REGISTER.M_AXI_ABURST_q_reg[1] ;
  input int_next_pending;
  input [31:0]\USE_REGISTER.M_AXI_AADDR_q_reg[31] ;
  input [0:0]awburst_d3;
  input awvalid_d3;
  input app_rdy_r_reg;
  input [0:0]Q;
  input \RD_PRI_REG.rd_cmd_hold_reg_0 ;
  input \int_addr_reg[1] ;
  input \int_addr_reg[2] ;
  input \int_addr_reg[3]_0 ;
  input [0:0]\RD_PRI_REG.wr_cmd_hold_reg ;
  input \gen_bc2.state_reg ;
  input app_rdy;
  input int_next_pending_r_reg;
  input \USE_REGISTER.M_AXI_AVALID_q_reg ;
  input [7:0]\USE_REGISTER.M_AXI_ALEN_q_reg[7] ;
  input \USE_REGISTER.M_AXI_ABURST_q_reg[1]_0 ;
  input app_wdf_rdy;
  input \axlen_cnt_reg[0] ;
  input [3:0]\USE_REGISTER.M_AXI_AQOS_q_reg[3] ;
  input [3:0]\USE_REGISTER.M_AXI_AID_q_reg[3] ;
  input [5:0]\axlen_cnt_reg[7]_0 ;

  wire CLK;
  wire [2:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire \RD_PRI_REG.rd_cmd_hold_reg ;
  wire \RD_PRI_REG.rd_cmd_hold_reg_0 ;
  wire [0:0]\RD_PRI_REG.wr_cmd_hold_reg ;
  wire \RD_PRI_REG.wr_starve_cnt_reg[1] ;
  wire [0:0]SR;
  wire [0:0]SS;
  wire [31:0]\USE_REGISTER.M_AXI_AADDR_q_reg[31] ;
  wire \USE_REGISTER.M_AXI_ABURST_q_reg[1] ;
  wire \USE_REGISTER.M_AXI_ABURST_q_reg[1]_0 ;
  wire [3:0]\USE_REGISTER.M_AXI_AID_q_reg[3] ;
  wire [7:0]\USE_REGISTER.M_AXI_ALEN_q_reg[7] ;
  wire [3:0]\USE_REGISTER.M_AXI_AQOS_q_reg[3] ;
  wire \USE_REGISTER.M_AXI_AVALID_q_reg ;
  wire \app_addr_r1_reg[10] ;
  wire \app_addr_r1_reg[11] ;
  wire \app_addr_r1_reg[12] ;
  wire \app_addr_r1_reg[13] ;
  wire \app_addr_r1_reg[14] ;
  wire \app_addr_r1_reg[15] ;
  wire \app_addr_r1_reg[16] ;
  wire \app_addr_r1_reg[17] ;
  wire \app_addr_r1_reg[18] ;
  wire \app_addr_r1_reg[19] ;
  wire \app_addr_r1_reg[20] ;
  wire \app_addr_r1_reg[21] ;
  wire \app_addr_r1_reg[22] ;
  wire \app_addr_r1_reg[23] ;
  wire \app_addr_r1_reg[24] ;
  wire \app_addr_r1_reg[25] ;
  wire \app_addr_r1_reg[6] ;
  wire \app_addr_r1_reg[7] ;
  wire \app_addr_r1_reg[8] ;
  wire \app_addr_r1_reg[9] ;
  wire app_rdy;
  wire app_rdy_r_reg;
  wire app_wdf_rdy;
  wire areset_d1_reg_rep__2;
  wire aw_cmd_fsm_0_n_1;
  wire aw_cmd_fsm_0_n_14;
  wire aw_cmd_fsm_0_n_18;
  wire aw_cmd_fsm_0_n_19;
  wire aw_cmd_fsm_0_n_20;
  wire aw_cmd_fsm_0_n_21;
  wire aw_cmd_fsm_0_n_22;
  wire aw_cmd_fsm_0_n_23;
  wire aw_cmd_fsm_0_n_24;
  wire aw_cmd_fsm_0_n_25;
  wire aw_cmd_fsm_0_n_26;
  wire aw_cmd_fsm_0_n_64;
  wire aw_cmd_fsm_0_n_86;
  wire aw_cmd_fsm_0_n_87;
  wire aw_cmd_fsm_0_n_88;
  wire aw_cmd_fsm_0_n_89;
  wire [0:0]awburst_d3;
  wire awready_d2;
  wire awvalid_d3;
  wire awvalid_int;
  wire [31:0]axaddr;
  wire [26:7]axaddr_incr;
  wire axaddr_incr1;
  wire [6:3]axaddr_int;
  wire [31:0]axaddr_int__0;
  wire [1:1]axburst;
  wire axi_mc_cmd_translator_0_n_61;
  wire axi_mc_cmd_translator_0_n_62;
  wire axi_mc_cmd_translator_0_n_63;
  wire axi_mc_cmd_translator_0_n_65;
  wire axi_mc_cmd_translator_0_n_67;
  wire \axi_mc_incr_cmd_0/axlen_cnt ;
  wire [31:0]\axi_mc_incr_cmd_0/p_0_in ;
  wire \axi_mc_wrap_cmd_0/int_next_pending_r ;
  wire [5:4]axi_mc_wrap_cmd_byte_addr;
  wire [3:0]axid;
  wire [4:0]axlen;
  wire \axlen_cnt_reg[0] ;
  wire [0:0]\axlen_cnt_reg[1] ;
  wire \axlen_cnt_reg[2] ;
  wire [7:0]\axlen_cnt_reg[7] ;
  wire [5:0]\axlen_cnt_reg[7]_0 ;
  wire [3:0]axlen_int;
  wire [7:5]axlen_int__0;
  wire [1:0]\axlen_reg[4]_0 ;
  wire [3:0]\axlen_reg[7]_0 ;
  wire [3:0]axqos;
  wire axready_reg;
  wire axready_reg_0;
  wire axvalid;
  wire b_push;
  wire \gen_bc2.state_reg ;
  wire [3:0]in;
  wire \int_addr_reg[1] ;
  wire \int_addr_reg[2] ;
  wire \int_addr_reg[3] ;
  wire \int_addr_reg[3]_0 ;
  wire int_next_pending;
  wire int_next_pending_r;
  wire int_next_pending_r_reg;
  wire [31:0]p_0_in;
  wire w_ignore_end;
  wire wready_reg;

  ddr_axi_mig_7series_v2_4_axi_mc_wr_cmd_fsm aw_cmd_fsm_0
       (.CLK(CLK),
        .D({axlen_int__0,\axlen_reg[4]_0 [1],axlen_int[3],\axlen_reg[4]_0 [0],axlen_int[1:0]}),
        .E(aw_cmd_fsm_0_n_14),
        .Q(Q),
        .\RD_PRI_REG.rd_cmd_hold_reg (\RD_PRI_REG.rd_cmd_hold_reg ),
        .\RD_PRI_REG.wr_cmd_hold_reg (\RD_PRI_REG.wr_cmd_hold_reg ),
        .\RD_PRI_REG.wr_starve_cnt_reg[1] (\RD_PRI_REG.wr_starve_cnt_reg[1] ),
        .SR(SR),
        .SS(SS),
        .\USE_REGISTER.M_AXI_AADDR_q_reg[31] (\USE_REGISTER.M_AXI_AADDR_q_reg[31] ),
        .\USE_REGISTER.M_AXI_ABURST_q_reg[1] (\USE_REGISTER.M_AXI_ABURST_q_reg[1]_0 ),
        .\USE_REGISTER.M_AXI_AID_q_reg[3] (\USE_REGISTER.M_AXI_AID_q_reg[3] ),
        .\USE_REGISTER.M_AXI_ALEN_q_reg[7] (\USE_REGISTER.M_AXI_ALEN_q_reg[7] ),
        .\USE_REGISTER.M_AXI_AQOS_q_reg[0] (E),
        .\USE_REGISTER.M_AXI_AQOS_q_reg[3] (\USE_REGISTER.M_AXI_AQOS_q_reg[3] ),
        .\USE_REGISTER.M_AXI_AVALID_q_reg (\USE_REGISTER.M_AXI_AVALID_q_reg ),
        .\app_addr_r1_reg[10] (\app_addr_r1_reg[10] ),
        .\app_addr_r1_reg[11] (\app_addr_r1_reg[11] ),
        .\app_addr_r1_reg[12] (\app_addr_r1_reg[12] ),
        .\app_addr_r1_reg[13] (\app_addr_r1_reg[13] ),
        .\app_addr_r1_reg[14] (\app_addr_r1_reg[14] ),
        .\app_addr_r1_reg[15] (\app_addr_r1_reg[15] ),
        .\app_addr_r1_reg[16] (\app_addr_r1_reg[16] ),
        .\app_addr_r1_reg[17] (\app_addr_r1_reg[17] ),
        .\app_addr_r1_reg[18] (\app_addr_r1_reg[18] ),
        .\app_addr_r1_reg[19] (\app_addr_r1_reg[19] ),
        .\app_addr_r1_reg[20] (\app_addr_r1_reg[20] ),
        .\app_addr_r1_reg[21] (\app_addr_r1_reg[21] ),
        .\app_addr_r1_reg[22] (\app_addr_r1_reg[22] ),
        .\app_addr_r1_reg[23] (\app_addr_r1_reg[23] ),
        .\app_addr_r1_reg[24] (\app_addr_r1_reg[24] ),
        .\app_addr_r1_reg[25] (\app_addr_r1_reg[25] ),
        .\app_addr_r1_reg[6] (\app_addr_r1_reg[6] ),
        .\app_addr_r1_reg[7] (\app_addr_r1_reg[7] ),
        .\app_addr_r1_reg[8] (\app_addr_r1_reg[8] ),
        .\app_addr_r1_reg[9] (\app_addr_r1_reg[9] ),
        .app_rdy(app_rdy),
        .app_rdy_r_reg(app_rdy_r_reg),
        .app_wdf_rdy(app_wdf_rdy),
        .awburst_d3(awburst_d3),
        .awvalid_d3(awvalid_d3),
        .awvalid_int(awvalid_int),
        .axaddr_incr1(axaddr_incr1),
        .\axaddr_incr_reg[26] (axaddr_incr),
        .\axaddr_incr_reg[31] (p_0_in),
        .axaddr_int(axaddr_int),
        .\axaddr_reg[31] ({axaddr_int__0[31:7],axaddr_int__0[2:0]}),
        .\axaddr_reg[31]_0 (axaddr),
        .axburst(axburst),
        .\axburst_reg[1] (aw_cmd_fsm_0_n_64),
        .axid(axid),
        .\axid_reg[3] (awready_d2),
        .\axlen_cnt_reg[1] (axi_mc_cmd_translator_0_n_65),
        .\axlen_cnt_reg[2] ({aw_cmd_fsm_0_n_25,aw_cmd_fsm_0_n_26}),
        .\axlen_cnt_reg[2]_0 (\axlen_cnt_reg[2] ),
        .\axlen_cnt_reg[2]_1 (\axlen_cnt_reg[7] [2:0]),
        .\axlen_cnt_reg[3] ({aw_cmd_fsm_0_n_18,aw_cmd_fsm_0_n_19,aw_cmd_fsm_0_n_20,aw_cmd_fsm_0_n_21}),
        .\axlen_cnt_reg[3]_0 ({axi_mc_cmd_translator_0_n_61,axi_mc_cmd_translator_0_n_62,axi_mc_cmd_translator_0_n_63,\axlen_cnt_reg[1] }),
        .\axlen_reg[7] ({\axlen_reg[7]_0 [3:1],axlen[4:2],\axlen_reg[7]_0 [0],axlen[0]}),
        .\axqos_reg[3] ({aw_cmd_fsm_0_n_86,aw_cmd_fsm_0_n_87,aw_cmd_fsm_0_n_88,aw_cmd_fsm_0_n_89}),
        .\axqos_reg[3]_0 (axqos),
        .axready_reg_0(axready_reg_0),
        .axvalid(axvalid),
        .\gen_bc2.state_reg (\gen_bc2.state_reg ),
        .in(in),
        .\int_addr_reg[2] (axi_mc_wrap_cmd_byte_addr),
        .\int_addr_reg[3] (\int_addr_reg[3] ),
        .\int_addr_reg[3]_0 ({aw_cmd_fsm_0_n_22,aw_cmd_fsm_0_n_23,aw_cmd_fsm_0_n_24}),
        .\int_addr_reg[3]_1 (axi_mc_cmd_translator_0_n_67),
        .int_next_pending(int_next_pending),
        .int_next_pending_r(int_next_pending_r),
        .int_next_pending_r_0(\axi_mc_wrap_cmd_0/int_next_pending_r ),
        .int_next_pending_r_reg(aw_cmd_fsm_0_n_1),
        .int_next_pending_r_reg_0(axready_reg),
        .out(\axi_mc_incr_cmd_0/p_0_in ),
        .sel_first_r_reg(\axi_mc_incr_cmd_0/axlen_cnt ),
        .w_ignore_end(w_ignore_end));
  FDRE \axaddr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(axaddr_int__0[0]),
        .Q(axaddr[0]),
        .R(1'b0));
  FDRE \axaddr_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(axaddr_int__0[10]),
        .Q(axaddr[10]),
        .R(1'b0));
  FDRE \axaddr_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(axaddr_int__0[11]),
        .Q(axaddr[11]),
        .R(1'b0));
  FDRE \axaddr_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(axaddr_int__0[12]),
        .Q(axaddr[12]),
        .R(1'b0));
  FDRE \axaddr_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(axaddr_int__0[13]),
        .Q(axaddr[13]),
        .R(1'b0));
  FDRE \axaddr_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(axaddr_int__0[14]),
        .Q(axaddr[14]),
        .R(1'b0));
  FDRE \axaddr_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(axaddr_int__0[15]),
        .Q(axaddr[15]),
        .R(1'b0));
  FDRE \axaddr_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(axaddr_int__0[16]),
        .Q(axaddr[16]),
        .R(1'b0));
  FDRE \axaddr_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(axaddr_int__0[17]),
        .Q(axaddr[17]),
        .R(1'b0));
  FDRE \axaddr_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(axaddr_int__0[18]),
        .Q(axaddr[18]),
        .R(1'b0));
  FDRE \axaddr_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(axaddr_int__0[19]),
        .Q(axaddr[19]),
        .R(1'b0));
  FDRE \axaddr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(axaddr_int__0[1]),
        .Q(axaddr[1]),
        .R(1'b0));
  FDRE \axaddr_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(axaddr_int__0[20]),
        .Q(axaddr[20]),
        .R(1'b0));
  FDRE \axaddr_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(axaddr_int__0[21]),
        .Q(axaddr[21]),
        .R(1'b0));
  FDRE \axaddr_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(axaddr_int__0[22]),
        .Q(axaddr[22]),
        .R(1'b0));
  FDRE \axaddr_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(axaddr_int__0[23]),
        .Q(axaddr[23]),
        .R(1'b0));
  FDRE \axaddr_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(axaddr_int__0[24]),
        .Q(axaddr[24]),
        .R(1'b0));
  FDRE \axaddr_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(axaddr_int__0[25]),
        .Q(axaddr[25]),
        .R(1'b0));
  FDRE \axaddr_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(axaddr_int__0[26]),
        .Q(axaddr[26]),
        .R(1'b0));
  FDRE \axaddr_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(axaddr_int__0[27]),
        .Q(axaddr[27]),
        .R(1'b0));
  FDRE \axaddr_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(axaddr_int__0[28]),
        .Q(axaddr[28]),
        .R(1'b0));
  FDRE \axaddr_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(axaddr_int__0[29]),
        .Q(axaddr[29]),
        .R(1'b0));
  FDRE \axaddr_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(axaddr_int__0[2]),
        .Q(axaddr[2]),
        .R(1'b0));
  FDRE \axaddr_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(axaddr_int__0[30]),
        .Q(axaddr[30]),
        .R(1'b0));
  FDRE \axaddr_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(axaddr_int__0[31]),
        .Q(axaddr[31]),
        .R(1'b0));
  FDRE \axaddr_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(axaddr_int[3]),
        .Q(axaddr[3]),
        .R(1'b0));
  FDRE \axaddr_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(axaddr_int[4]),
        .Q(axaddr[4]),
        .R(1'b0));
  FDRE \axaddr_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(axaddr_int[5]),
        .Q(axaddr[5]),
        .R(1'b0));
  FDRE \axaddr_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(axaddr_int[6]),
        .Q(axaddr[6]),
        .R(1'b0));
  FDRE \axaddr_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(axaddr_int__0[7]),
        .Q(axaddr[7]),
        .R(1'b0));
  FDRE \axaddr_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(axaddr_int__0[8]),
        .Q(axaddr[8]),
        .R(1'b0));
  FDRE \axaddr_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(axaddr_int__0[9]),
        .Q(axaddr[9]),
        .R(1'b0));
  FDRE \axburst_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(aw_cmd_fsm_0_n_64),
        .Q(axburst),
        .R(1'b0));
  ddr_axi_mig_7series_v2_4_axi_mc_cmd_translator axi_mc_cmd_translator_0
       (.CLK(CLK),
        .D(D),
        .E(\axi_mc_incr_cmd_0/axlen_cnt ),
        .Q(axaddr_incr),
        .\RD_PRI_REG.rd_cmd_hold_reg (\RD_PRI_REG.rd_cmd_hold_reg_0 ),
        .SS(SS),
        .\USE_REGISTER.M_AXI_AADDR_q_reg[31] (p_0_in),
        .\USE_REGISTER.M_AXI_AADDR_q_reg[3] (\USE_REGISTER.M_AXI_AADDR_q_reg[31] [3]),
        .\USE_REGISTER.M_AXI_AADDR_q_reg[3]_0 (axaddr_int[3]),
        .\USE_REGISTER.M_AXI_AADDR_q_reg[6] ({aw_cmd_fsm_0_n_22,aw_cmd_fsm_0_n_23,aw_cmd_fsm_0_n_24}),
        .\USE_REGISTER.M_AXI_ABURST_q_reg[1] (aw_cmd_fsm_0_n_14),
        .\USE_REGISTER.M_AXI_ABURST_q_reg[1]_0 (\USE_REGISTER.M_AXI_ABURST_q_reg[1] ),
        .\USE_REGISTER.M_AXI_ABURST_q_reg[1]_1 (aw_cmd_fsm_0_n_64),
        .\USE_REGISTER.M_AXI_ABURST_q_reg[1]_2 (\USE_REGISTER.M_AXI_ABURST_q_reg[1]_0 ),
        .\USE_REGISTER.M_AXI_ALEN_q_reg[3] ({axlen_int[3],\axlen_reg[4]_0 [0]}),
        .\USE_REGISTER.M_AXI_ALEN_q_reg[3]_0 (\USE_REGISTER.M_AXI_ALEN_q_reg[7] [3]),
        .\USE_REGISTER.M_AXI_AVALID_q_reg (\USE_REGISTER.M_AXI_AVALID_q_reg ),
        .\app_addr_r1_reg[4] (axi_mc_wrap_cmd_byte_addr),
        .app_rdy_r_reg(app_rdy_r_reg),
        .areset_d1_reg_rep__2(areset_d1_reg_rep__2),
        .awburst_d3(awburst_d3),
        .awvalid_d3(awvalid_d3),
        .axaddr_incr1(axaddr_incr1),
        .\axaddr_reg[3] (axaddr[3]),
        .\axburst_reg[1] (\int_addr_reg[3] ),
        .\axlen_cnt_reg[0] (\axlen_cnt_reg[0] ),
        .\axlen_cnt_reg[3] ({axi_mc_cmd_translator_0_n_61,axi_mc_cmd_translator_0_n_62,axi_mc_cmd_translator_0_n_63,\axlen_cnt_reg[1] }),
        .\axlen_cnt_reg[3]_0 (axi_mc_cmd_translator_0_n_65),
        .\axlen_cnt_reg[3]_1 ({aw_cmd_fsm_0_n_18,aw_cmd_fsm_0_n_19,aw_cmd_fsm_0_n_20,aw_cmd_fsm_0_n_21}),
        .\axlen_cnt_reg[7] (\axlen_cnt_reg[7] ),
        .\axlen_cnt_reg[7]_0 ({\axlen_cnt_reg[7]_0 [5:1],aw_cmd_fsm_0_n_25,aw_cmd_fsm_0_n_26,\axlen_cnt_reg[7]_0 [0]}),
        .\axlen_reg[3] (axlen[3]),
        .axready_reg(axready_reg),
        .axready_reg_0(awready_d2),
        .b_push(b_push),
        .\int_addr_reg[1] (\int_addr_reg[1] ),
        .\int_addr_reg[2] (\int_addr_reg[2] ),
        .\int_addr_reg[3] (axi_mc_cmd_translator_0_n_67),
        .\int_addr_reg[3]_0 (\int_addr_reg[3]_0 ),
        .int_next_pending_r(int_next_pending_r),
        .int_next_pending_r_0(\axi_mc_wrap_cmd_0/int_next_pending_r ),
        .int_next_pending_r_reg(aw_cmd_fsm_0_n_1),
        .int_next_pending_r_reg_0(int_next_pending_r_reg),
        .out(\axi_mc_incr_cmd_0/p_0_in ),
        .wready_reg(wready_reg));
  FDRE \axid_reg[0] 
       (.C(CLK),
        .CE(awready_d2),
        .D(\USE_REGISTER.M_AXI_AID_q_reg[3] [0]),
        .Q(axid[0]),
        .R(1'b0));
  FDRE \axid_reg[1] 
       (.C(CLK),
        .CE(awready_d2),
        .D(\USE_REGISTER.M_AXI_AID_q_reg[3] [1]),
        .Q(axid[1]),
        .R(1'b0));
  FDRE \axid_reg[2] 
       (.C(CLK),
        .CE(awready_d2),
        .D(\USE_REGISTER.M_AXI_AID_q_reg[3] [2]),
        .Q(axid[2]),
        .R(1'b0));
  FDRE \axid_reg[3] 
       (.C(CLK),
        .CE(awready_d2),
        .D(\USE_REGISTER.M_AXI_AID_q_reg[3] [3]),
        .Q(axid[3]),
        .R(1'b0));
  FDRE \axlen_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(axlen_int[0]),
        .Q(axlen[0]),
        .R(1'b0));
  FDRE \axlen_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(axlen_int[1]),
        .Q(\axlen_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \axlen_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\axlen_reg[4]_0 [0]),
        .Q(axlen[2]),
        .R(1'b0));
  FDRE \axlen_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(axlen_int[3]),
        .Q(axlen[3]),
        .R(1'b0));
  FDRE \axlen_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\axlen_reg[4]_0 [1]),
        .Q(axlen[4]),
        .R(1'b0));
  FDRE \axlen_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(axlen_int__0[5]),
        .Q(\axlen_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \axlen_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(axlen_int__0[6]),
        .Q(\axlen_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \axlen_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(axlen_int__0[7]),
        .Q(\axlen_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \axqos_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(aw_cmd_fsm_0_n_89),
        .Q(axqos[0]),
        .R(1'b0));
  FDRE \axqos_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(aw_cmd_fsm_0_n_88),
        .Q(axqos[1]),
        .R(1'b0));
  FDRE \axqos_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(aw_cmd_fsm_0_n_87),
        .Q(axqos[2]),
        .R(1'b0));
  FDRE \axqos_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(aw_cmd_fsm_0_n_86),
        .Q(axqos[3]),
        .R(1'b0));
  FDRE axvalid_reg
       (.C(CLK),
        .CE(1'b1),
        .D(awvalid_int),
        .Q(axvalid),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_axi_mc_b_channel" *) 
module ddr_axi_mig_7series_v2_4_axi_mc_b_channel
   (s_axi_bvalid,
    Q,
    \RD_PRI_REG.wr_starve_cnt_reg[1] ,
    s_axi_bid,
    areset_d1_reg_rep__1,
    CLK,
    int_next_pending_r_reg,
    s_axi_bready,
    b_push,
    in,
    SS);
  output s_axi_bvalid;
  output [0:0]Q;
  output \RD_PRI_REG.wr_starve_cnt_reg[1] ;
  output [3:0]s_axi_bid;
  input areset_d1_reg_rep__1;
  input CLK;
  input int_next_pending_r_reg;
  input s_axi_bready;
  input b_push;
  input [3:0]in;
  input [0:0]SS;

  wire CLK;
  wire [0:0]Q;
  wire \RD_PRI_REG.wr_starve_cnt_reg[1] ;
  wire [0:0]SS;
  wire areset_d1_reg_rep__1;
  wire b_push;
  wire bhandshake;
  wire bid_fifo_0_n_0;
  wire [3:0]bid_i;
  wire [3:0]in;
  wire int_next_pending_r_reg;
  wire [3:0]s_axi_bid;
  wire s_axi_bready;
  wire s_axi_bvalid;

  ddr_axi_mig_7series_v2_4_axi_mc_fifo bid_fifo_0
       (.CLK(CLK),
        .Q(Q),
        .\RD_PRI_REG.wr_starve_cnt_reg[1] (\RD_PRI_REG.wr_starve_cnt_reg[1] ),
        .SS(SS),
        .b_push(b_push),
        .bvalid_i_reg(bid_fifo_0_n_0),
        .in(in),
        .int_next_pending_r_reg(int_next_pending_r_reg),
        .out(bid_i),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid(s_axi_bvalid));
  LUT2 #(
    .INIT(4'hB)) 
    \bid_t[3]_i_1 
       (.I0(s_axi_bready),
        .I1(s_axi_bvalid),
        .O(bhandshake));
  FDRE \bid_t_reg[0] 
       (.C(CLK),
        .CE(bhandshake),
        .D(bid_i[0]),
        .Q(s_axi_bid[0]),
        .R(SS));
  FDRE \bid_t_reg[1] 
       (.C(CLK),
        .CE(bhandshake),
        .D(bid_i[1]),
        .Q(s_axi_bid[1]),
        .R(SS));
  FDRE \bid_t_reg[2] 
       (.C(CLK),
        .CE(bhandshake),
        .D(bid_i[2]),
        .Q(s_axi_bid[2]),
        .R(SS));
  FDRE \bid_t_reg[3] 
       (.C(CLK),
        .CE(bhandshake),
        .D(bid_i[3]),
        .Q(s_axi_bid[3]),
        .R(SS));
  FDRE bvalid_i_reg
       (.C(CLK),
        .CE(bhandshake),
        .D(bid_fifo_0_n_0),
        .Q(s_axi_bvalid),
        .R(areset_d1_reg_rep__1));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_axi_mc_cmd_arbiter" *) 
module ddr_axi_mig_7series_v2_4_axi_mc_cmd_arbiter
   (SS,
    \RD_PRI_REG.rd_cmd_hold_reg_0 ,
    Q,
    app_en_r1_reg,
    \app_addr_r1_reg[3] ,
    E,
    D,
    \RD_PRI_REG.wr_cmd_hold_reg_0 ,
    SR,
    next,
    areset_d1_reg_rep__1,
    CLK,
    app_rdy_r_reg,
    app_en_r1,
    app_rdy,
    \RD_PRI_REG.rd_starve_cnt_reg[8]_0 ,
    int_next_pending_r_reg,
    \axaddr_incr_reg[7] ,
    \USE_REGISTER.M_AXI_AADDR_q_reg[7] ,
    \axaddr_incr_reg[8] ,
    \USE_REGISTER.M_AXI_AADDR_q_reg[8] ,
    \axaddr_incr_reg[9] ,
    \USE_REGISTER.M_AXI_AADDR_q_reg[9] ,
    \axaddr_incr_reg[10] ,
    \USE_REGISTER.M_AXI_AADDR_q_reg[10] ,
    \axaddr_incr_reg[11] ,
    \USE_REGISTER.M_AXI_AADDR_q_reg[11] ,
    \axaddr_incr_reg[12] ,
    \USE_REGISTER.M_AXI_AADDR_q_reg[12] ,
    \axaddr_incr_reg[13] ,
    \USE_REGISTER.M_AXI_AADDR_q_reg[13] ,
    \axaddr_incr_reg[14] ,
    \USE_REGISTER.M_AXI_AADDR_q_reg[14] ,
    \axaddr_incr_reg[15] ,
    \USE_REGISTER.M_AXI_AADDR_q_reg[15] ,
    \axaddr_incr_reg[16] ,
    \USE_REGISTER.M_AXI_AADDR_q_reg[16] ,
    \axaddr_incr_reg[17] ,
    \USE_REGISTER.M_AXI_AADDR_q_reg[17] ,
    \axaddr_incr_reg[18] ,
    \USE_REGISTER.M_AXI_AADDR_q_reg[18] ,
    \axaddr_incr_reg[19] ,
    \USE_REGISTER.M_AXI_AADDR_q_reg[19] ,
    \axaddr_incr_reg[20] ,
    \USE_REGISTER.M_AXI_AADDR_q_reg[20] ,
    \axaddr_incr_reg[21] ,
    \USE_REGISTER.M_AXI_AADDR_q_reg[21] ,
    \axaddr_incr_reg[22] ,
    \USE_REGISTER.M_AXI_AADDR_q_reg[22] ,
    \axaddr_incr_reg[23] ,
    \USE_REGISTER.M_AXI_AADDR_q_reg[23] ,
    \axaddr_incr_reg[24] ,
    \USE_REGISTER.M_AXI_AADDR_q_reg[24] ,
    \axaddr_incr_reg[25] ,
    \USE_REGISTER.M_AXI_AADDR_q_reg[25] ,
    \axaddr_incr_reg[26] ,
    \USE_REGISTER.M_AXI_AADDR_q_reg[26] ,
    \axqos_reg[2] ,
    int_next_pending_r_reg_0,
    \gen_bc2.state_reg ,
    arvalid_int,
    awvalid_int,
    app_rdy_r_reg_0,
    axvalid_reg,
    app_rdy_r_reg_1);
  output [0:0]SS;
  output \RD_PRI_REG.rd_cmd_hold_reg_0 ;
  output [0:0]Q;
  output app_en_r1_reg;
  output \app_addr_r1_reg[3] ;
  output [0:0]E;
  output [19:0]D;
  output [0:0]\RD_PRI_REG.wr_cmd_hold_reg_0 ;
  output [0:0]SR;
  output next;
  input areset_d1_reg_rep__1;
  input CLK;
  input app_rdy_r_reg;
  input app_en_r1;
  input app_rdy;
  input \RD_PRI_REG.rd_starve_cnt_reg[8]_0 ;
  input int_next_pending_r_reg;
  input \axaddr_incr_reg[7] ;
  input \USE_REGISTER.M_AXI_AADDR_q_reg[7] ;
  input \axaddr_incr_reg[8] ;
  input \USE_REGISTER.M_AXI_AADDR_q_reg[8] ;
  input \axaddr_incr_reg[9] ;
  input \USE_REGISTER.M_AXI_AADDR_q_reg[9] ;
  input \axaddr_incr_reg[10] ;
  input \USE_REGISTER.M_AXI_AADDR_q_reg[10] ;
  input \axaddr_incr_reg[11] ;
  input \USE_REGISTER.M_AXI_AADDR_q_reg[11] ;
  input \axaddr_incr_reg[12] ;
  input \USE_REGISTER.M_AXI_AADDR_q_reg[12] ;
  input \axaddr_incr_reg[13] ;
  input \USE_REGISTER.M_AXI_AADDR_q_reg[13] ;
  input \axaddr_incr_reg[14] ;
  input \USE_REGISTER.M_AXI_AADDR_q_reg[14] ;
  input \axaddr_incr_reg[15] ;
  input \USE_REGISTER.M_AXI_AADDR_q_reg[15] ;
  input \axaddr_incr_reg[16] ;
  input \USE_REGISTER.M_AXI_AADDR_q_reg[16] ;
  input \axaddr_incr_reg[17] ;
  input \USE_REGISTER.M_AXI_AADDR_q_reg[17] ;
  input \axaddr_incr_reg[18] ;
  input \USE_REGISTER.M_AXI_AADDR_q_reg[18] ;
  input \axaddr_incr_reg[19] ;
  input \USE_REGISTER.M_AXI_AADDR_q_reg[19] ;
  input \axaddr_incr_reg[20] ;
  input \USE_REGISTER.M_AXI_AADDR_q_reg[20] ;
  input \axaddr_incr_reg[21] ;
  input \USE_REGISTER.M_AXI_AADDR_q_reg[21] ;
  input \axaddr_incr_reg[22] ;
  input \USE_REGISTER.M_AXI_AADDR_q_reg[22] ;
  input \axaddr_incr_reg[23] ;
  input \USE_REGISTER.M_AXI_AADDR_q_reg[23] ;
  input \axaddr_incr_reg[24] ;
  input \USE_REGISTER.M_AXI_AADDR_q_reg[24] ;
  input \axaddr_incr_reg[25] ;
  input \USE_REGISTER.M_AXI_AADDR_q_reg[25] ;
  input \axaddr_incr_reg[26] ;
  input \USE_REGISTER.M_AXI_AADDR_q_reg[26] ;
  input \axqos_reg[2] ;
  input int_next_pending_r_reg_0;
  input \gen_bc2.state_reg ;
  input arvalid_int;
  input awvalid_int;
  input [0:0]app_rdy_r_reg_0;
  input [0:0]axvalid_reg;
  input [0:0]app_rdy_r_reg_1;

  wire CLK;
  wire [19:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire \RD_PRI_REG.rd_cmd_hold_reg_0 ;
  wire \RD_PRI_REG.rd_starve_cnt[8]_i_2_n_0 ;
  wire \RD_PRI_REG.rd_starve_cnt[8]_i_4_n_0 ;
  wire \RD_PRI_REG.rd_starve_cnt_reg[8]_0 ;
  wire \RD_PRI_REG.rd_starve_cnt_reg_n_0_[1] ;
  wire \RD_PRI_REG.rd_starve_cnt_reg_n_0_[2] ;
  wire \RD_PRI_REG.rd_starve_cnt_reg_n_0_[3] ;
  wire \RD_PRI_REG.rd_starve_cnt_reg_n_0_[4] ;
  wire \RD_PRI_REG.rd_starve_cnt_reg_n_0_[5] ;
  wire \RD_PRI_REG.rd_starve_cnt_reg_n_0_[6] ;
  wire \RD_PRI_REG.rd_starve_cnt_reg_n_0_[7] ;
  wire [4:4]\RD_PRI_REG.rd_wait_limit_reg__0 ;
  wire \RD_PRI_REG.rd_wait_limit_reg_n_0_[1] ;
  wire \RD_PRI_REG.rd_wait_limit_reg_n_0_[2] ;
  wire \RD_PRI_REG.rd_wait_limit_reg_n_0_[3] ;
  wire [0:0]\RD_PRI_REG.wr_cmd_hold_reg_0 ;
  wire \RD_PRI_REG.wr_starve_cnt[8]_i_5_n_0 ;
  wire \RD_PRI_REG.wr_starve_cnt_reg_n_0_[1] ;
  wire \RD_PRI_REG.wr_starve_cnt_reg_n_0_[2] ;
  wire \RD_PRI_REG.wr_starve_cnt_reg_n_0_[3] ;
  wire \RD_PRI_REG.wr_starve_cnt_reg_n_0_[4] ;
  wire \RD_PRI_REG.wr_starve_cnt_reg_n_0_[5] ;
  wire \RD_PRI_REG.wr_starve_cnt_reg_n_0_[6] ;
  wire \RD_PRI_REG.wr_starve_cnt_reg_n_0_[7] ;
  wire [4:4]\RD_PRI_REG.wr_wait_limit_reg__0 ;
  wire \RD_PRI_REG.wr_wait_limit_reg_n_0_[1] ;
  wire \RD_PRI_REG.wr_wait_limit_reg_n_0_[2] ;
  wire \RD_PRI_REG.wr_wait_limit_reg_n_0_[3] ;
  wire [0:0]SR;
  wire [0:0]SS;
  wire \USE_REGISTER.M_AXI_AADDR_q_reg[10] ;
  wire \USE_REGISTER.M_AXI_AADDR_q_reg[11] ;
  wire \USE_REGISTER.M_AXI_AADDR_q_reg[12] ;
  wire \USE_REGISTER.M_AXI_AADDR_q_reg[13] ;
  wire \USE_REGISTER.M_AXI_AADDR_q_reg[14] ;
  wire \USE_REGISTER.M_AXI_AADDR_q_reg[15] ;
  wire \USE_REGISTER.M_AXI_AADDR_q_reg[16] ;
  wire \USE_REGISTER.M_AXI_AADDR_q_reg[17] ;
  wire \USE_REGISTER.M_AXI_AADDR_q_reg[18] ;
  wire \USE_REGISTER.M_AXI_AADDR_q_reg[19] ;
  wire \USE_REGISTER.M_AXI_AADDR_q_reg[20] ;
  wire \USE_REGISTER.M_AXI_AADDR_q_reg[21] ;
  wire \USE_REGISTER.M_AXI_AADDR_q_reg[22] ;
  wire \USE_REGISTER.M_AXI_AADDR_q_reg[23] ;
  wire \USE_REGISTER.M_AXI_AADDR_q_reg[24] ;
  wire \USE_REGISTER.M_AXI_AADDR_q_reg[25] ;
  wire \USE_REGISTER.M_AXI_AADDR_q_reg[26] ;
  wire \USE_REGISTER.M_AXI_AADDR_q_reg[7] ;
  wire \USE_REGISTER.M_AXI_AADDR_q_reg[8] ;
  wire \USE_REGISTER.M_AXI_AADDR_q_reg[9] ;
  wire \app_addr_r1_reg[3] ;
  wire app_en_r1;
  wire app_en_r1_reg;
  wire app_rdy;
  wire app_rdy_r_reg;
  wire [0:0]app_rdy_r_reg_0;
  wire [0:0]app_rdy_r_reg_1;
  wire areset_d1_reg_rep__1;
  wire arvalid_int;
  wire awvalid_int;
  wire \axaddr_incr_reg[10] ;
  wire \axaddr_incr_reg[11] ;
  wire \axaddr_incr_reg[12] ;
  wire \axaddr_incr_reg[13] ;
  wire \axaddr_incr_reg[14] ;
  wire \axaddr_incr_reg[15] ;
  wire \axaddr_incr_reg[16] ;
  wire \axaddr_incr_reg[17] ;
  wire \axaddr_incr_reg[18] ;
  wire \axaddr_incr_reg[19] ;
  wire \axaddr_incr_reg[20] ;
  wire \axaddr_incr_reg[21] ;
  wire \axaddr_incr_reg[22] ;
  wire \axaddr_incr_reg[23] ;
  wire \axaddr_incr_reg[24] ;
  wire \axaddr_incr_reg[25] ;
  wire \axaddr_incr_reg[26] ;
  wire \axaddr_incr_reg[7] ;
  wire \axaddr_incr_reg[8] ;
  wire \axaddr_incr_reg[9] ;
  wire \axqos_reg[2] ;
  wire [0:0]axvalid_reg;
  wire \gen_bc2.state_reg ;
  wire int_next_pending_r_reg;
  wire int_next_pending_r_reg_0;
  wire next;
  wire [8:1]p_0_in;
  wire [4:1]p_0_in__0;
  wire [8:1]p_0_in__1;
  wire [4:1]p_0_in__2;
  wire rd_cmd_hold;
  wire rd_cmd_hold0;
  wire rnw;
  wire rnw_i;
  wire wr_cmd_hold;
  wire wr_cmd_hold0;

  LUT6 #(
    .INIT(64'h00000000FEFF5455)) 
    \RD_PRI_REG.rd_cmd_hold_i_1 
       (.I0(\RD_PRI_REG.rd_cmd_hold_reg_0 ),
        .I1(app_rdy_r_reg),
        .I2(\RD_PRI_REG.rd_starve_cnt_reg[8]_0 ),
        .I3(int_next_pending_r_reg),
        .I4(rd_cmd_hold),
        .I5(\RD_PRI_REG.rd_wait_limit_reg__0 ),
        .O(rd_cmd_hold0));
  FDRE \RD_PRI_REG.rd_cmd_hold_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_cmd_hold0),
        .Q(rd_cmd_hold),
        .R(areset_d1_reg_rep__1));
  (* SOFT_HLUTNM = "soft_lutpair700" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \RD_PRI_REG.rd_starve_cnt[1]_i_1 
       (.I0(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[1] ),
        .O(p_0_in__1[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \RD_PRI_REG.rd_starve_cnt[2]_i_1 
       (.I0(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[1] ),
        .I1(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[2] ),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair700" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \RD_PRI_REG.rd_starve_cnt[3]_i_1 
       (.I0(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[3] ),
        .I1(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[2] ),
        .I2(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[1] ),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair692" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \RD_PRI_REG.rd_starve_cnt[4]_i_1 
       (.I0(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[4] ),
        .I1(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[1] ),
        .I2(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[2] ),
        .I3(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[3] ),
        .O(p_0_in__1[4]));
  (* SOFT_HLUTNM = "soft_lutpair692" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \RD_PRI_REG.rd_starve_cnt[5]_i_1 
       (.I0(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[5] ),
        .I1(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[3] ),
        .I2(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[2] ),
        .I3(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[1] ),
        .I4(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[4] ),
        .O(p_0_in__1[5]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \RD_PRI_REG.rd_starve_cnt[6]_i_1 
       (.I0(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[6] ),
        .I1(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[4] ),
        .I2(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[1] ),
        .I3(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[2] ),
        .I4(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[3] ),
        .I5(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[5] ),
        .O(p_0_in__1[6]));
  (* SOFT_HLUTNM = "soft_lutpair699" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \RD_PRI_REG.rd_starve_cnt[7]_i_1 
       (.I0(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[7] ),
        .I1(\RD_PRI_REG.rd_starve_cnt[8]_i_4_n_0 ),
        .O(p_0_in__1[7]));
  LUT2 #(
    .INIT(4'hB)) 
    \RD_PRI_REG.rd_starve_cnt[8]_i_1 
       (.I0(\RD_PRI_REG.rd_cmd_hold_reg_0 ),
        .I1(rd_cmd_hold),
        .O(SS));
  LUT2 #(
    .INIT(4'h1)) 
    \RD_PRI_REG.rd_starve_cnt[8]_i_2 
       (.I0(Q),
        .I1(app_rdy_r_reg),
        .O(\RD_PRI_REG.rd_starve_cnt[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair699" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \RD_PRI_REG.rd_starve_cnt[8]_i_3 
       (.I0(Q),
        .I1(\RD_PRI_REG.rd_starve_cnt[8]_i_4_n_0 ),
        .I2(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[7] ),
        .O(p_0_in__1[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \RD_PRI_REG.rd_starve_cnt[8]_i_4 
       (.I0(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[6] ),
        .I1(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[4] ),
        .I2(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[1] ),
        .I3(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[2] ),
        .I4(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[3] ),
        .I5(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[5] ),
        .O(\RD_PRI_REG.rd_starve_cnt[8]_i_4_n_0 ));
  FDRE \RD_PRI_REG.rd_starve_cnt_reg[1] 
       (.C(CLK),
        .CE(\RD_PRI_REG.rd_starve_cnt[8]_i_2_n_0 ),
        .D(p_0_in__1[1]),
        .Q(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[1] ),
        .R(SS));
  FDSE \RD_PRI_REG.rd_starve_cnt_reg[2] 
       (.C(CLK),
        .CE(\RD_PRI_REG.rd_starve_cnt[8]_i_2_n_0 ),
        .D(p_0_in__1[2]),
        .Q(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[2] ),
        .S(SS));
  FDRE \RD_PRI_REG.rd_starve_cnt_reg[3] 
       (.C(CLK),
        .CE(\RD_PRI_REG.rd_starve_cnt[8]_i_2_n_0 ),
        .D(p_0_in__1[3]),
        .Q(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[3] ),
        .R(SS));
  FDRE \RD_PRI_REG.rd_starve_cnt_reg[4] 
       (.C(CLK),
        .CE(\RD_PRI_REG.rd_starve_cnt[8]_i_2_n_0 ),
        .D(p_0_in__1[4]),
        .Q(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[4] ),
        .R(SS));
  FDRE \RD_PRI_REG.rd_starve_cnt_reg[5] 
       (.C(CLK),
        .CE(\RD_PRI_REG.rd_starve_cnt[8]_i_2_n_0 ),
        .D(p_0_in__1[5]),
        .Q(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[5] ),
        .R(SS));
  FDRE \RD_PRI_REG.rd_starve_cnt_reg[6] 
       (.C(CLK),
        .CE(\RD_PRI_REG.rd_starve_cnt[8]_i_2_n_0 ),
        .D(p_0_in__1[6]),
        .Q(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[6] ),
        .R(SS));
  FDRE \RD_PRI_REG.rd_starve_cnt_reg[7] 
       (.C(CLK),
        .CE(\RD_PRI_REG.rd_starve_cnt[8]_i_2_n_0 ),
        .D(p_0_in__1[7]),
        .Q(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[7] ),
        .R(SS));
  FDRE \RD_PRI_REG.rd_starve_cnt_reg[8] 
       (.C(CLK),
        .CE(\RD_PRI_REG.rd_starve_cnt[8]_i_2_n_0 ),
        .D(p_0_in__1[8]),
        .Q(Q),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair703" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \RD_PRI_REG.rd_wait_limit[1]_i_1 
       (.I0(\RD_PRI_REG.rd_wait_limit_reg_n_0_[1] ),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair703" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \RD_PRI_REG.rd_wait_limit[2]_i_1 
       (.I0(\RD_PRI_REG.rd_wait_limit_reg_n_0_[1] ),
        .I1(\RD_PRI_REG.rd_wait_limit_reg_n_0_[2] ),
        .O(p_0_in__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair695" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \RD_PRI_REG.rd_wait_limit[3]_i_1 
       (.I0(\RD_PRI_REG.rd_wait_limit_reg_n_0_[3] ),
        .I1(\RD_PRI_REG.rd_wait_limit_reg_n_0_[2] ),
        .I2(\RD_PRI_REG.rd_wait_limit_reg_n_0_[1] ),
        .O(p_0_in__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair695" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \RD_PRI_REG.rd_wait_limit[4]_i_2 
       (.I0(\RD_PRI_REG.rd_wait_limit_reg__0 ),
        .I1(\RD_PRI_REG.rd_wait_limit_reg_n_0_[1] ),
        .I2(\RD_PRI_REG.rd_wait_limit_reg_n_0_[2] ),
        .I3(\RD_PRI_REG.rd_wait_limit_reg_n_0_[3] ),
        .O(p_0_in__2[4]));
  FDRE \RD_PRI_REG.rd_wait_limit_reg[1] 
       (.C(CLK),
        .CE(app_rdy),
        .D(p_0_in__2[1]),
        .Q(\RD_PRI_REG.rd_wait_limit_reg_n_0_[1] ),
        .R(app_rdy_r_reg_1));
  FDRE \RD_PRI_REG.rd_wait_limit_reg[2] 
       (.C(CLK),
        .CE(app_rdy),
        .D(p_0_in__2[2]),
        .Q(\RD_PRI_REG.rd_wait_limit_reg_n_0_[2] ),
        .R(app_rdy_r_reg_1));
  FDRE \RD_PRI_REG.rd_wait_limit_reg[3] 
       (.C(CLK),
        .CE(app_rdy),
        .D(p_0_in__2[3]),
        .Q(\RD_PRI_REG.rd_wait_limit_reg_n_0_[3] ),
        .R(app_rdy_r_reg_1));
  FDRE \RD_PRI_REG.rd_wait_limit_reg[4] 
       (.C(CLK),
        .CE(app_rdy),
        .D(p_0_in__2[4]),
        .Q(\RD_PRI_REG.rd_wait_limit_reg__0 ),
        .R(app_rdy_r_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair702" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \RD_PRI_REG.rnw_i_i_1 
       (.I0(\RD_PRI_REG.rd_cmd_hold_reg_0 ),
        .O(rnw));
  FDSE \RD_PRI_REG.rnw_i_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(rnw),
        .Q(rnw_i),
        .S(areset_d1_reg_rep__1));
  LUT6 #(
    .INIT(64'h00000000F1F1F100)) 
    \RD_PRI_REG.wr_cmd_hold_i_1 
       (.I0(\RD_PRI_REG.wr_cmd_hold_reg_0 ),
        .I1(\axqos_reg[2] ),
        .I2(int_next_pending_r_reg_0),
        .I3(wr_cmd_hold),
        .I4(\RD_PRI_REG.rd_cmd_hold_reg_0 ),
        .I5(\RD_PRI_REG.wr_wait_limit_reg__0 ),
        .O(wr_cmd_hold0));
  FDRE \RD_PRI_REG.wr_cmd_hold_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_cmd_hold0),
        .Q(wr_cmd_hold),
        .R(areset_d1_reg_rep__1));
  (* SOFT_HLUTNM = "soft_lutpair698" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \RD_PRI_REG.wr_starve_cnt[1]_i_1 
       (.I0(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[1] ),
        .O(p_0_in[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \RD_PRI_REG.wr_starve_cnt[2]_i_1 
       (.I0(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[1] ),
        .I1(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[2] ),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair698" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \RD_PRI_REG.wr_starve_cnt[3]_i_1 
       (.I0(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[3] ),
        .I1(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[2] ),
        .I2(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[1] ),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair694" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \RD_PRI_REG.wr_starve_cnt[4]_i_1 
       (.I0(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[4] ),
        .I1(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[1] ),
        .I2(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[2] ),
        .I3(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[3] ),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair694" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \RD_PRI_REG.wr_starve_cnt[5]_i_1 
       (.I0(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[5] ),
        .I1(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[3] ),
        .I2(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[2] ),
        .I3(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[1] ),
        .I4(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[4] ),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \RD_PRI_REG.wr_starve_cnt[6]_i_1 
       (.I0(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[6] ),
        .I1(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[4] ),
        .I2(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[1] ),
        .I3(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[2] ),
        .I4(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[3] ),
        .I5(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[5] ),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair697" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \RD_PRI_REG.wr_starve_cnt[7]_i_1 
       (.I0(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[7] ),
        .I1(\RD_PRI_REG.wr_starve_cnt[8]_i_5_n_0 ),
        .O(p_0_in[7]));
  LUT2 #(
    .INIT(4'h7)) 
    \RD_PRI_REG.wr_starve_cnt[8]_i_1 
       (.I0(wr_cmd_hold),
        .I1(\RD_PRI_REG.rd_cmd_hold_reg_0 ),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair697" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \RD_PRI_REG.wr_starve_cnt[8]_i_3 
       (.I0(\RD_PRI_REG.wr_cmd_hold_reg_0 ),
        .I1(\RD_PRI_REG.wr_starve_cnt[8]_i_5_n_0 ),
        .I2(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[7] ),
        .O(p_0_in[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \RD_PRI_REG.wr_starve_cnt[8]_i_5 
       (.I0(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[6] ),
        .I1(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[4] ),
        .I2(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[1] ),
        .I3(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[2] ),
        .I4(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[3] ),
        .I5(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[5] ),
        .O(\RD_PRI_REG.wr_starve_cnt[8]_i_5_n_0 ));
  FDRE \RD_PRI_REG.wr_starve_cnt_reg[1] 
       (.C(CLK),
        .CE(app_rdy_r_reg_0),
        .D(p_0_in[1]),
        .Q(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[1] ),
        .R(SR));
  FDSE \RD_PRI_REG.wr_starve_cnt_reg[2] 
       (.C(CLK),
        .CE(app_rdy_r_reg_0),
        .D(p_0_in[2]),
        .Q(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[2] ),
        .S(SR));
  FDRE \RD_PRI_REG.wr_starve_cnt_reg[3] 
       (.C(CLK),
        .CE(app_rdy_r_reg_0),
        .D(p_0_in[3]),
        .Q(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[3] ),
        .R(SR));
  FDRE \RD_PRI_REG.wr_starve_cnt_reg[4] 
       (.C(CLK),
        .CE(app_rdy_r_reg_0),
        .D(p_0_in[4]),
        .Q(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[4] ),
        .R(SR));
  FDRE \RD_PRI_REG.wr_starve_cnt_reg[5] 
       (.C(CLK),
        .CE(app_rdy_r_reg_0),
        .D(p_0_in[5]),
        .Q(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[5] ),
        .R(SR));
  FDRE \RD_PRI_REG.wr_starve_cnt_reg[6] 
       (.C(CLK),
        .CE(app_rdy_r_reg_0),
        .D(p_0_in[6]),
        .Q(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[6] ),
        .R(SR));
  FDRE \RD_PRI_REG.wr_starve_cnt_reg[7] 
       (.C(CLK),
        .CE(app_rdy_r_reg_0),
        .D(p_0_in[7]),
        .Q(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[7] ),
        .R(SR));
  FDRE \RD_PRI_REG.wr_starve_cnt_reg[8] 
       (.C(CLK),
        .CE(app_rdy_r_reg_0),
        .D(p_0_in[8]),
        .Q(\RD_PRI_REG.wr_cmd_hold_reg_0 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair701" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \RD_PRI_REG.wr_wait_limit[1]_i_1 
       (.I0(\RD_PRI_REG.wr_wait_limit_reg_n_0_[1] ),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair701" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \RD_PRI_REG.wr_wait_limit[2]_i_1 
       (.I0(\RD_PRI_REG.wr_wait_limit_reg_n_0_[1] ),
        .I1(\RD_PRI_REG.wr_wait_limit_reg_n_0_[2] ),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair696" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \RD_PRI_REG.wr_wait_limit[3]_i_1 
       (.I0(\RD_PRI_REG.wr_wait_limit_reg_n_0_[3] ),
        .I1(\RD_PRI_REG.wr_wait_limit_reg_n_0_[2] ),
        .I2(\RD_PRI_REG.wr_wait_limit_reg_n_0_[1] ),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair696" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \RD_PRI_REG.wr_wait_limit[4]_i_2 
       (.I0(\RD_PRI_REG.wr_wait_limit_reg__0 ),
        .I1(\RD_PRI_REG.wr_wait_limit_reg_n_0_[1] ),
        .I2(\RD_PRI_REG.wr_wait_limit_reg_n_0_[2] ),
        .I3(\RD_PRI_REG.wr_wait_limit_reg_n_0_[3] ),
        .O(p_0_in__0[4]));
  FDRE \RD_PRI_REG.wr_wait_limit_reg[1] 
       (.C(CLK),
        .CE(app_rdy),
        .D(p_0_in__0[1]),
        .Q(\RD_PRI_REG.wr_wait_limit_reg_n_0_[1] ),
        .R(axvalid_reg));
  FDRE \RD_PRI_REG.wr_wait_limit_reg[2] 
       (.C(CLK),
        .CE(app_rdy),
        .D(p_0_in__0[2]),
        .Q(\RD_PRI_REG.wr_wait_limit_reg_n_0_[2] ),
        .R(axvalid_reg));
  FDRE \RD_PRI_REG.wr_wait_limit_reg[3] 
       (.C(CLK),
        .CE(app_rdy),
        .D(p_0_in__0[3]),
        .Q(\RD_PRI_REG.wr_wait_limit_reg_n_0_[3] ),
        .R(axvalid_reg));
  FDRE \RD_PRI_REG.wr_wait_limit_reg[4] 
       (.C(CLK),
        .CE(app_rdy),
        .D(p_0_in__0[4]),
        .Q(\RD_PRI_REG.wr_wait_limit_reg__0 ),
        .R(axvalid_reg));
  (* SOFT_HLUTNM = "soft_lutpair693" *) 
  LUT3 #(
    .INIT(8'hF1)) 
    \app_addr_r1[25]_i_1 
       (.I0(\RD_PRI_REG.rd_cmd_hold_reg_0 ),
        .I1(app_rdy_r_reg),
        .I2(\app_addr_r1_reg[3] ),
        .O(E));
  MUXF7 \app_addr_r1_reg[10]_i_1 
       (.I0(\axaddr_incr_reg[11] ),
        .I1(\USE_REGISTER.M_AXI_AADDR_q_reg[11] ),
        .O(D[4]),
        .S(\RD_PRI_REG.rd_cmd_hold_reg_0 ));
  MUXF7 \app_addr_r1_reg[11]_i_1 
       (.I0(\axaddr_incr_reg[12] ),
        .I1(\USE_REGISTER.M_AXI_AADDR_q_reg[12] ),
        .O(D[5]),
        .S(\RD_PRI_REG.rd_cmd_hold_reg_0 ));
  MUXF7 \app_addr_r1_reg[12]_i_1 
       (.I0(\axaddr_incr_reg[13] ),
        .I1(\USE_REGISTER.M_AXI_AADDR_q_reg[13] ),
        .O(D[6]),
        .S(\RD_PRI_REG.rd_cmd_hold_reg_0 ));
  MUXF7 \app_addr_r1_reg[13]_i_1 
       (.I0(\axaddr_incr_reg[14] ),
        .I1(\USE_REGISTER.M_AXI_AADDR_q_reg[14] ),
        .O(D[7]),
        .S(\RD_PRI_REG.rd_cmd_hold_reg_0 ));
  MUXF7 \app_addr_r1_reg[14]_i_1 
       (.I0(\axaddr_incr_reg[15] ),
        .I1(\USE_REGISTER.M_AXI_AADDR_q_reg[15] ),
        .O(D[8]),
        .S(\RD_PRI_REG.rd_cmd_hold_reg_0 ));
  MUXF7 \app_addr_r1_reg[15]_i_1 
       (.I0(\axaddr_incr_reg[16] ),
        .I1(\USE_REGISTER.M_AXI_AADDR_q_reg[16] ),
        .O(D[9]),
        .S(\RD_PRI_REG.rd_cmd_hold_reg_0 ));
  MUXF7 \app_addr_r1_reg[16]_i_1 
       (.I0(\axaddr_incr_reg[17] ),
        .I1(\USE_REGISTER.M_AXI_AADDR_q_reg[17] ),
        .O(D[10]),
        .S(\RD_PRI_REG.rd_cmd_hold_reg_0 ));
  MUXF7 \app_addr_r1_reg[17]_i_1 
       (.I0(\axaddr_incr_reg[18] ),
        .I1(\USE_REGISTER.M_AXI_AADDR_q_reg[18] ),
        .O(D[11]),
        .S(\RD_PRI_REG.rd_cmd_hold_reg_0 ));
  MUXF7 \app_addr_r1_reg[18]_i_1 
       (.I0(\axaddr_incr_reg[19] ),
        .I1(\USE_REGISTER.M_AXI_AADDR_q_reg[19] ),
        .O(D[12]),
        .S(\RD_PRI_REG.rd_cmd_hold_reg_0 ));
  MUXF7 \app_addr_r1_reg[19]_i_1 
       (.I0(\axaddr_incr_reg[20] ),
        .I1(\USE_REGISTER.M_AXI_AADDR_q_reg[20] ),
        .O(D[13]),
        .S(\RD_PRI_REG.rd_cmd_hold_reg_0 ));
  MUXF7 \app_addr_r1_reg[20]_i_1 
       (.I0(\axaddr_incr_reg[21] ),
        .I1(\USE_REGISTER.M_AXI_AADDR_q_reg[21] ),
        .O(D[14]),
        .S(\RD_PRI_REG.rd_cmd_hold_reg_0 ));
  MUXF7 \app_addr_r1_reg[21]_i_1 
       (.I0(\axaddr_incr_reg[22] ),
        .I1(\USE_REGISTER.M_AXI_AADDR_q_reg[22] ),
        .O(D[15]),
        .S(\RD_PRI_REG.rd_cmd_hold_reg_0 ));
  MUXF7 \app_addr_r1_reg[22]_i_1 
       (.I0(\axaddr_incr_reg[23] ),
        .I1(\USE_REGISTER.M_AXI_AADDR_q_reg[23] ),
        .O(D[16]),
        .S(\RD_PRI_REG.rd_cmd_hold_reg_0 ));
  MUXF7 \app_addr_r1_reg[23]_i_1 
       (.I0(\axaddr_incr_reg[24] ),
        .I1(\USE_REGISTER.M_AXI_AADDR_q_reg[24] ),
        .O(D[17]),
        .S(\RD_PRI_REG.rd_cmd_hold_reg_0 ));
  MUXF7 \app_addr_r1_reg[24]_i_1 
       (.I0(\axaddr_incr_reg[25] ),
        .I1(\USE_REGISTER.M_AXI_AADDR_q_reg[25] ),
        .O(D[18]),
        .S(\RD_PRI_REG.rd_cmd_hold_reg_0 ));
  MUXF7 \app_addr_r1_reg[25]_i_2 
       (.I0(\axaddr_incr_reg[26] ),
        .I1(\USE_REGISTER.M_AXI_AADDR_q_reg[26] ),
        .O(D[19]),
        .S(\RD_PRI_REG.rd_cmd_hold_reg_0 ));
  MUXF7 \app_addr_r1_reg[6]_i_1 
       (.I0(\axaddr_incr_reg[7] ),
        .I1(\USE_REGISTER.M_AXI_AADDR_q_reg[7] ),
        .O(D[0]),
        .S(\RD_PRI_REG.rd_cmd_hold_reg_0 ));
  MUXF7 \app_addr_r1_reg[7]_i_1 
       (.I0(\axaddr_incr_reg[8] ),
        .I1(\USE_REGISTER.M_AXI_AADDR_q_reg[8] ),
        .O(D[1]),
        .S(\RD_PRI_REG.rd_cmd_hold_reg_0 ));
  MUXF7 \app_addr_r1_reg[8]_i_1 
       (.I0(\axaddr_incr_reg[9] ),
        .I1(\USE_REGISTER.M_AXI_AADDR_q_reg[9] ),
        .O(D[2]),
        .S(\RD_PRI_REG.rd_cmd_hold_reg_0 ));
  MUXF7 \app_addr_r1_reg[9]_i_1 
       (.I0(\axaddr_incr_reg[10] ),
        .I1(\USE_REGISTER.M_AXI_AADDR_q_reg[10] ),
        .O(D[3]),
        .S(\RD_PRI_REG.rd_cmd_hold_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair693" *) 
  LUT5 #(
    .INIT(32'hF1F1FFF1)) 
    app_en_r1_i_1
       (.I0(\RD_PRI_REG.rd_cmd_hold_reg_0 ),
        .I1(app_rdy_r_reg),
        .I2(\app_addr_r1_reg[3] ),
        .I3(app_en_r1),
        .I4(app_rdy),
        .O(app_en_r1_reg));
  LUT5 #(
    .INIT(32'h7070F333)) 
    axready_i_2__0
       (.I0(rd_cmd_hold),
        .I1(arvalid_int),
        .I2(awvalid_int),
        .I3(wr_cmd_hold),
        .I4(rnw_i),
        .O(\RD_PRI_REG.rd_cmd_hold_reg_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \gen_bc2.state_i_2 
       (.I0(\RD_PRI_REG.rd_cmd_hold_reg_0 ),
        .I1(app_rdy),
        .I2(\gen_bc2.state_reg ),
        .O(\app_addr_r1_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair702" *) 
  LUT2 #(
    .INIT(4'h1)) 
    r_push_i_1
       (.I0(\RD_PRI_REG.rd_cmd_hold_reg_0 ),
        .I1(app_rdy_r_reg),
        .O(next));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_axi_mc_cmd_fsm" *) 
module ddr_axi_mig_7series_v2_4_axi_mc_cmd_fsm
   (E,
    \int_addr_reg[3] ,
    \axlen_cnt_reg[7] ,
    int_next_pending_r_reg,
    \axburst_reg[1] ,
    int_next_pending_r_reg_0,
    SR,
    D,
    \axlen_cnt_reg[2] ,
    \axlen_reg[7] ,
    \RD_PRI_REG.wr_cmd_hold_reg ,
    arvalid_int,
    \axqos_reg[3] ,
    \app_addr_r1_reg[6] ,
    \app_addr_r1_reg[7] ,
    \app_addr_r1_reg[8] ,
    \app_addr_r1_reg[9] ,
    \app_addr_r1_reg[10] ,
    \app_addr_r1_reg[11] ,
    \app_addr_r1_reg[12] ,
    \app_addr_r1_reg[13] ,
    \app_addr_r1_reg[14] ,
    \app_addr_r1_reg[15] ,
    \app_addr_r1_reg[16] ,
    \app_addr_r1_reg[17] ,
    \app_addr_r1_reg[18] ,
    \app_addr_r1_reg[19] ,
    \app_addr_r1_reg[20] ,
    \app_addr_r1_reg[21] ,
    \app_addr_r1_reg[22] ,
    \app_addr_r1_reg[23] ,
    \app_addr_r1_reg[24] ,
    \app_addr_r1_reg[25] ,
    r_ignore_end,
    axaddr_int,
    \axaddr_reg[31] ,
    \USE_REGISTER.M_AXI_AQOS_q_reg[0] ,
    areset_d1_reg_rep__1,
    CLK,
    \RD_PRI_REG.rd_cmd_hold_reg ,
    app_rdy_r_reg,
    axvalid,
    arvalid_d3,
    int_next_pending_r_reg_1,
    axburst,
    arburst_d3,
    int_next_pending,
    int_next_pending_r,
    SS,
    app_rdy,
    \USE_REGISTER.M_AXI_AADDR_q_reg[31] ,
    Q,
    \USE_REGISTER.M_AXI_AVALID_q_reg ,
    out,
    \axlen_cnt_reg[2]_0 ,
    \USE_REGISTER.M_AXI_ABURST_q_reg[1] ,
    \axqos_reg[3]_0 ,
    \USE_REGISTER.M_AXI_AQOS_q_reg[3] ,
    \axaddr_incr_reg[26] ,
    int_next_pending_r_0,
    \USE_REGISTER.M_AXI_ALEN_q_reg[7] ,
    \axlen_reg[7]_0 );
  output [0:0]E;
  output [0:0]\int_addr_reg[3] ;
  output [0:0]\axlen_cnt_reg[7] ;
  output int_next_pending_r_reg;
  output \axburst_reg[1] ;
  output int_next_pending_r_reg_0;
  output [0:0]SR;
  output [31:0]D;
  output [1:0]\axlen_cnt_reg[2] ;
  output [7:0]\axlen_reg[7] ;
  output \RD_PRI_REG.wr_cmd_hold_reg ;
  output arvalid_int;
  output [3:0]\axqos_reg[3] ;
  output \app_addr_r1_reg[6] ;
  output \app_addr_r1_reg[7] ;
  output \app_addr_r1_reg[8] ;
  output \app_addr_r1_reg[9] ;
  output \app_addr_r1_reg[10] ;
  output \app_addr_r1_reg[11] ;
  output \app_addr_r1_reg[12] ;
  output \app_addr_r1_reg[13] ;
  output \app_addr_r1_reg[14] ;
  output \app_addr_r1_reg[15] ;
  output \app_addr_r1_reg[16] ;
  output \app_addr_r1_reg[17] ;
  output \app_addr_r1_reg[18] ;
  output \app_addr_r1_reg[19] ;
  output \app_addr_r1_reg[20] ;
  output \app_addr_r1_reg[21] ;
  output \app_addr_r1_reg[22] ;
  output \app_addr_r1_reg[23] ;
  output \app_addr_r1_reg[24] ;
  output \app_addr_r1_reg[25] ;
  output r_ignore_end;
  output [1:0]axaddr_int;
  output [29:0]\axaddr_reg[31] ;
  output [0:0]\USE_REGISTER.M_AXI_AQOS_q_reg[0] ;
  input areset_d1_reg_rep__1;
  input CLK;
  input \RD_PRI_REG.rd_cmd_hold_reg ;
  input app_rdy_r_reg;
  input axvalid;
  input arvalid_d3;
  input int_next_pending_r_reg_1;
  input [0:0]axburst;
  input [0:0]arburst_d3;
  input int_next_pending;
  input int_next_pending_r;
  input [0:0]SS;
  input app_rdy;
  input [31:0]\USE_REGISTER.M_AXI_AADDR_q_reg[31] ;
  input [31:0]Q;
  input \USE_REGISTER.M_AXI_AVALID_q_reg ;
  input [31:0]out;
  input [2:0]\axlen_cnt_reg[2]_0 ;
  input \USE_REGISTER.M_AXI_ABURST_q_reg[1] ;
  input [3:0]\axqos_reg[3]_0 ;
  input [3:0]\USE_REGISTER.M_AXI_AQOS_q_reg[3] ;
  input [19:0]\axaddr_incr_reg[26] ;
  input int_next_pending_r_0;
  input [7:0]\USE_REGISTER.M_AXI_ALEN_q_reg[7] ;
  input [7:0]\axlen_reg[7]_0 ;

  wire CLK;
  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire \RD_PRI_REG.rd_cmd_hold_reg ;
  wire \RD_PRI_REG.wr_cmd_hold_i_3_n_0 ;
  wire \RD_PRI_REG.wr_cmd_hold_reg ;
  wire [0:0]SR;
  wire [0:0]SS;
  wire [31:0]\USE_REGISTER.M_AXI_AADDR_q_reg[31] ;
  wire \USE_REGISTER.M_AXI_ABURST_q_reg[1] ;
  wire [7:0]\USE_REGISTER.M_AXI_ALEN_q_reg[7] ;
  wire [0:0]\USE_REGISTER.M_AXI_AQOS_q_reg[0] ;
  wire [3:0]\USE_REGISTER.M_AXI_AQOS_q_reg[3] ;
  wire \USE_REGISTER.M_AXI_AVALID_q_reg ;
  wire \app_addr_r1_reg[10] ;
  wire \app_addr_r1_reg[11] ;
  wire \app_addr_r1_reg[12] ;
  wire \app_addr_r1_reg[13] ;
  wire \app_addr_r1_reg[14] ;
  wire \app_addr_r1_reg[15] ;
  wire \app_addr_r1_reg[16] ;
  wire \app_addr_r1_reg[17] ;
  wire \app_addr_r1_reg[18] ;
  wire \app_addr_r1_reg[19] ;
  wire \app_addr_r1_reg[20] ;
  wire \app_addr_r1_reg[21] ;
  wire \app_addr_r1_reg[22] ;
  wire \app_addr_r1_reg[23] ;
  wire \app_addr_r1_reg[24] ;
  wire \app_addr_r1_reg[25] ;
  wire \app_addr_r1_reg[6] ;
  wire \app_addr_r1_reg[7] ;
  wire \app_addr_r1_reg[8] ;
  wire \app_addr_r1_reg[9] ;
  wire app_rdy;
  wire app_rdy_r_reg;
  wire [0:0]arburst_d3;
  wire areset_d1_reg_rep__1;
  wire arvalid_d3;
  wire arvalid_int;
  wire [19:0]\axaddr_incr_reg[26] ;
  wire [1:0]axaddr_int;
  wire [29:0]\axaddr_reg[31] ;
  wire [0:0]axburst;
  wire \axburst_reg[1] ;
  wire \axlen_cnt[2]_i_2__1_n_0 ;
  wire [1:0]\axlen_cnt_reg[2] ;
  wire [2:0]\axlen_cnt_reg[2]_0 ;
  wire [0:0]\axlen_cnt_reg[7] ;
  wire [7:0]\axlen_reg[7] ;
  wire [7:0]\axlen_reg[7]_0 ;
  wire [3:0]\axqos_reg[3] ;
  wire [3:0]\axqos_reg[3]_0 ;
  wire axready_i_1__0_n_0;
  wire axvalid;
  wire [0:0]\int_addr_reg[3] ;
  wire int_next_pending;
  wire int_next_pending_r;
  wire int_next_pending_r_0;
  wire int_next_pending_r_reg;
  wire int_next_pending_r_reg_0;
  wire int_next_pending_r_reg_1;
  wire [31:0]out;
  wire r_ignore_end;

  LUT6 #(
    .INIT(64'hBBBBBBFBFBFBBBFB)) 
    \RD_PRI_REG.rd_wait_limit[4]_i_1 
       (.I0(SS),
        .I1(app_rdy_r_reg),
        .I2(app_rdy),
        .I3(axvalid),
        .I4(E),
        .I5(arvalid_d3),
        .O(SR));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA888A8)) 
    \RD_PRI_REG.wr_cmd_hold_i_2 
       (.I0(arvalid_int),
        .I1(\RD_PRI_REG.wr_cmd_hold_i_3_n_0 ),
        .I2(\axqos_reg[3]_0 [2]),
        .I3(E),
        .I4(\USE_REGISTER.M_AXI_AQOS_q_reg[3] [2]),
        .I5(\axqos_reg[3] [1]),
        .O(\RD_PRI_REG.wr_cmd_hold_reg ));
  (* SOFT_HLUTNM = "soft_lutpair638" *) 
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \RD_PRI_REG.wr_cmd_hold_i_3 
       (.I0(\axqos_reg[3]_0 [3]),
        .I1(\USE_REGISTER.M_AXI_AQOS_q_reg[3] [3]),
        .I2(\axqos_reg[3]_0 [0]),
        .I3(E),
        .I4(\USE_REGISTER.M_AXI_AQOS_q_reg[3] [0]),
        .O(\RD_PRI_REG.wr_cmd_hold_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair644" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \USE_REGISTER.M_AXI_AID_q[3]_i_1__0 
       (.I0(E),
        .I1(arvalid_d3),
        .O(\USE_REGISTER.M_AXI_AQOS_q_reg[0] ));
  LUT6 #(
    .INIT(64'hEF40EFEFEF404040)) 
    \app_addr_r1[10]_i_2 
       (.I0(\axburst_reg[1] ),
        .I1(\axaddr_incr_reg[26] [4]),
        .I2(\USE_REGISTER.M_AXI_ABURST_q_reg[1] ),
        .I3(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [11]),
        .I4(E),
        .I5(Q[11]),
        .O(\app_addr_r1_reg[10] ));
  LUT6 #(
    .INIT(64'hEF40EFEFEF404040)) 
    \app_addr_r1[11]_i_2 
       (.I0(\axburst_reg[1] ),
        .I1(\axaddr_incr_reg[26] [5]),
        .I2(\USE_REGISTER.M_AXI_ABURST_q_reg[1] ),
        .I3(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [12]),
        .I4(E),
        .I5(Q[12]),
        .O(\app_addr_r1_reg[11] ));
  LUT6 #(
    .INIT(64'hEF40EFEFEF404040)) 
    \app_addr_r1[12]_i_2 
       (.I0(\axburst_reg[1] ),
        .I1(\axaddr_incr_reg[26] [6]),
        .I2(\USE_REGISTER.M_AXI_ABURST_q_reg[1] ),
        .I3(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [13]),
        .I4(E),
        .I5(Q[13]),
        .O(\app_addr_r1_reg[12] ));
  LUT6 #(
    .INIT(64'hEF40EFEFEF404040)) 
    \app_addr_r1[13]_i_2 
       (.I0(\axburst_reg[1] ),
        .I1(\axaddr_incr_reg[26] [7]),
        .I2(\USE_REGISTER.M_AXI_ABURST_q_reg[1] ),
        .I3(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [14]),
        .I4(E),
        .I5(Q[14]),
        .O(\app_addr_r1_reg[13] ));
  LUT6 #(
    .INIT(64'hEF40EFEFEF404040)) 
    \app_addr_r1[14]_i_2 
       (.I0(\axburst_reg[1] ),
        .I1(\axaddr_incr_reg[26] [8]),
        .I2(\USE_REGISTER.M_AXI_ABURST_q_reg[1] ),
        .I3(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [15]),
        .I4(E),
        .I5(Q[15]),
        .O(\app_addr_r1_reg[14] ));
  LUT6 #(
    .INIT(64'hEF40EFEFEF404040)) 
    \app_addr_r1[15]_i_2 
       (.I0(\axburst_reg[1] ),
        .I1(\axaddr_incr_reg[26] [9]),
        .I2(\USE_REGISTER.M_AXI_ABURST_q_reg[1] ),
        .I3(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [16]),
        .I4(E),
        .I5(Q[16]),
        .O(\app_addr_r1_reg[15] ));
  LUT6 #(
    .INIT(64'hEF40EFEFEF404040)) 
    \app_addr_r1[16]_i_2 
       (.I0(\axburst_reg[1] ),
        .I1(\axaddr_incr_reg[26] [10]),
        .I2(\USE_REGISTER.M_AXI_ABURST_q_reg[1] ),
        .I3(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [17]),
        .I4(E),
        .I5(Q[17]),
        .O(\app_addr_r1_reg[16] ));
  LUT6 #(
    .INIT(64'hEF40EFEFEF404040)) 
    \app_addr_r1[17]_i_2 
       (.I0(\axburst_reg[1] ),
        .I1(\axaddr_incr_reg[26] [11]),
        .I2(\USE_REGISTER.M_AXI_ABURST_q_reg[1] ),
        .I3(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [18]),
        .I4(E),
        .I5(Q[18]),
        .O(\app_addr_r1_reg[17] ));
  LUT6 #(
    .INIT(64'hEF40EFEFEF404040)) 
    \app_addr_r1[18]_i_2 
       (.I0(\axburst_reg[1] ),
        .I1(\axaddr_incr_reg[26] [12]),
        .I2(\USE_REGISTER.M_AXI_ABURST_q_reg[1] ),
        .I3(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [19]),
        .I4(E),
        .I5(Q[19]),
        .O(\app_addr_r1_reg[18] ));
  LUT6 #(
    .INIT(64'hEF40EFEFEF404040)) 
    \app_addr_r1[19]_i_2 
       (.I0(\axburst_reg[1] ),
        .I1(\axaddr_incr_reg[26] [13]),
        .I2(\USE_REGISTER.M_AXI_ABURST_q_reg[1] ),
        .I3(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [20]),
        .I4(E),
        .I5(Q[20]),
        .O(\app_addr_r1_reg[19] ));
  LUT6 #(
    .INIT(64'hEF40EFEFEF404040)) 
    \app_addr_r1[20]_i_2 
       (.I0(\axburst_reg[1] ),
        .I1(\axaddr_incr_reg[26] [14]),
        .I2(\USE_REGISTER.M_AXI_ABURST_q_reg[1] ),
        .I3(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [21]),
        .I4(E),
        .I5(Q[21]),
        .O(\app_addr_r1_reg[20] ));
  LUT6 #(
    .INIT(64'hEF40EFEFEF404040)) 
    \app_addr_r1[21]_i_2 
       (.I0(\axburst_reg[1] ),
        .I1(\axaddr_incr_reg[26] [15]),
        .I2(\USE_REGISTER.M_AXI_ABURST_q_reg[1] ),
        .I3(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [22]),
        .I4(E),
        .I5(Q[22]),
        .O(\app_addr_r1_reg[21] ));
  LUT6 #(
    .INIT(64'hEF40EFEFEF404040)) 
    \app_addr_r1[22]_i_2 
       (.I0(\axburst_reg[1] ),
        .I1(\axaddr_incr_reg[26] [16]),
        .I2(\USE_REGISTER.M_AXI_ABURST_q_reg[1] ),
        .I3(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [23]),
        .I4(E),
        .I5(Q[23]),
        .O(\app_addr_r1_reg[22] ));
  LUT6 #(
    .INIT(64'hEF40EFEFEF404040)) 
    \app_addr_r1[23]_i_2 
       (.I0(\axburst_reg[1] ),
        .I1(\axaddr_incr_reg[26] [17]),
        .I2(\USE_REGISTER.M_AXI_ABURST_q_reg[1] ),
        .I3(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [24]),
        .I4(E),
        .I5(Q[24]),
        .O(\app_addr_r1_reg[23] ));
  LUT6 #(
    .INIT(64'hEF40EFEFEF404040)) 
    \app_addr_r1[24]_i_2 
       (.I0(\axburst_reg[1] ),
        .I1(\axaddr_incr_reg[26] [18]),
        .I2(\USE_REGISTER.M_AXI_ABURST_q_reg[1] ),
        .I3(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [25]),
        .I4(E),
        .I5(Q[25]),
        .O(\app_addr_r1_reg[24] ));
  LUT6 #(
    .INIT(64'hEF40EFEFEF404040)) 
    \app_addr_r1[25]_i_3 
       (.I0(\axburst_reg[1] ),
        .I1(\axaddr_incr_reg[26] [19]),
        .I2(\USE_REGISTER.M_AXI_ABURST_q_reg[1] ),
        .I3(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [26]),
        .I4(E),
        .I5(Q[26]),
        .O(\app_addr_r1_reg[25] ));
  LUT6 #(
    .INIT(64'hEF40EFEFEF404040)) 
    \app_addr_r1[6]_i_2 
       (.I0(\axburst_reg[1] ),
        .I1(\axaddr_incr_reg[26] [0]),
        .I2(\USE_REGISTER.M_AXI_ABURST_q_reg[1] ),
        .I3(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [7]),
        .I4(E),
        .I5(Q[7]),
        .O(\app_addr_r1_reg[6] ));
  LUT6 #(
    .INIT(64'hEF40EFEFEF404040)) 
    \app_addr_r1[7]_i_2 
       (.I0(\axburst_reg[1] ),
        .I1(\axaddr_incr_reg[26] [1]),
        .I2(\USE_REGISTER.M_AXI_ABURST_q_reg[1] ),
        .I3(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [8]),
        .I4(E),
        .I5(Q[8]),
        .O(\app_addr_r1_reg[7] ));
  LUT6 #(
    .INIT(64'hEF40EFEFEF404040)) 
    \app_addr_r1[8]_i_2 
       (.I0(\axburst_reg[1] ),
        .I1(\axaddr_incr_reg[26] [2]),
        .I2(\USE_REGISTER.M_AXI_ABURST_q_reg[1] ),
        .I3(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [9]),
        .I4(E),
        .I5(Q[9]),
        .O(\app_addr_r1_reg[8] ));
  LUT6 #(
    .INIT(64'hEF40EFEFEF404040)) 
    \app_addr_r1[9]_i_2 
       (.I0(\axburst_reg[1] ),
        .I1(\axaddr_incr_reg[26] [3]),
        .I2(\USE_REGISTER.M_AXI_ABURST_q_reg[1] ),
        .I3(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [10]),
        .I4(E),
        .I5(Q[10]),
        .O(\app_addr_r1_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair636" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[0]_i_1 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [0]),
        .I1(E),
        .I2(Q[0]),
        .O(\axaddr_reg[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair612" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[10]_i_1 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [10]),
        .I1(E),
        .I2(Q[10]),
        .O(\axaddr_reg[31] [8]));
  (* SOFT_HLUTNM = "soft_lutpair613" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[11]_i_1 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [11]),
        .I1(E),
        .I2(Q[11]),
        .O(\axaddr_reg[31] [9]));
  (* SOFT_HLUTNM = "soft_lutpair614" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[12]_i_1 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [12]),
        .I1(E),
        .I2(Q[12]),
        .O(\axaddr_reg[31] [10]));
  (* SOFT_HLUTNM = "soft_lutpair615" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[13]_i_1 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [13]),
        .I1(E),
        .I2(Q[13]),
        .O(\axaddr_reg[31] [11]));
  (* SOFT_HLUTNM = "soft_lutpair616" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[14]_i_1 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [14]),
        .I1(E),
        .I2(Q[14]),
        .O(\axaddr_reg[31] [12]));
  (* SOFT_HLUTNM = "soft_lutpair617" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[15]_i_1 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [15]),
        .I1(E),
        .I2(Q[15]),
        .O(\axaddr_reg[31] [13]));
  (* SOFT_HLUTNM = "soft_lutpair620" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[16]_i_1 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [16]),
        .I1(E),
        .I2(Q[16]),
        .O(\axaddr_reg[31] [14]));
  (* SOFT_HLUTNM = "soft_lutpair634" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[17]_i_1 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [17]),
        .I1(E),
        .I2(Q[17]),
        .O(\axaddr_reg[31] [15]));
  (* SOFT_HLUTNM = "soft_lutpair635" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[18]_i_1 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [18]),
        .I1(E),
        .I2(Q[18]),
        .O(\axaddr_reg[31] [16]));
  (* SOFT_HLUTNM = "soft_lutpair621" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[19]_i_1 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [19]),
        .I1(E),
        .I2(Q[19]),
        .O(\axaddr_reg[31] [17]));
  (* SOFT_HLUTNM = "soft_lutpair619" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[1]_i_1 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [1]),
        .I1(E),
        .I2(Q[1]),
        .O(\axaddr_reg[31] [1]));
  (* SOFT_HLUTNM = "soft_lutpair622" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[20]_i_1 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [20]),
        .I1(E),
        .I2(Q[20]),
        .O(\axaddr_reg[31] [18]));
  (* SOFT_HLUTNM = "soft_lutpair623" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[21]_i_1 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [21]),
        .I1(E),
        .I2(Q[21]),
        .O(\axaddr_reg[31] [19]));
  (* SOFT_HLUTNM = "soft_lutpair624" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[22]_i_1 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [22]),
        .I1(E),
        .I2(Q[22]),
        .O(\axaddr_reg[31] [20]));
  (* SOFT_HLUTNM = "soft_lutpair625" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[23]_i_1 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [23]),
        .I1(E),
        .I2(Q[23]),
        .O(\axaddr_reg[31] [21]));
  (* SOFT_HLUTNM = "soft_lutpair626" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[24]_i_1 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [24]),
        .I1(E),
        .I2(Q[24]),
        .O(\axaddr_reg[31] [22]));
  (* SOFT_HLUTNM = "soft_lutpair627" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[25]_i_1 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [25]),
        .I1(E),
        .I2(Q[25]),
        .O(\axaddr_reg[31] [23]));
  (* SOFT_HLUTNM = "soft_lutpair628" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[26]_i_1 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [26]),
        .I1(E),
        .I2(Q[26]),
        .O(\axaddr_reg[31] [24]));
  (* SOFT_HLUTNM = "soft_lutpair629" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[27]_i_1 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [27]),
        .I1(E),
        .I2(Q[27]),
        .O(\axaddr_reg[31] [25]));
  (* SOFT_HLUTNM = "soft_lutpair630" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[28]_i_1 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [28]),
        .I1(E),
        .I2(Q[28]),
        .O(\axaddr_reg[31] [26]));
  (* SOFT_HLUTNM = "soft_lutpair631" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[29]_i_1 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [29]),
        .I1(E),
        .I2(Q[29]),
        .O(\axaddr_reg[31] [27]));
  (* SOFT_HLUTNM = "soft_lutpair618" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[2]_i_1 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [2]),
        .I1(E),
        .I2(Q[2]),
        .O(\axaddr_reg[31] [2]));
  (* SOFT_HLUTNM = "soft_lutpair632" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[30]_i_1 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [30]),
        .I1(E),
        .I2(Q[30]),
        .O(\axaddr_reg[31] [28]));
  (* SOFT_HLUTNM = "soft_lutpair633" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[31]_i_1 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [31]),
        .I1(E),
        .I2(Q[31]),
        .O(\axaddr_reg[31] [29]));
  (* SOFT_HLUTNM = "soft_lutpair605" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[3]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [3]),
        .I1(E),
        .I2(Q[3]),
        .O(axaddr_int[0]));
  (* SOFT_HLUTNM = "soft_lutpair606" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[4]_i_1 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [4]),
        .I1(E),
        .I2(Q[4]),
        .O(axaddr_int[1]));
  (* SOFT_HLUTNM = "soft_lutpair607" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[5]_i_1 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [5]),
        .I1(E),
        .I2(Q[5]),
        .O(\axaddr_reg[31] [3]));
  (* SOFT_HLUTNM = "soft_lutpair608" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[6]_i_1 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [6]),
        .I1(E),
        .I2(Q[6]),
        .O(\axaddr_reg[31] [4]));
  (* SOFT_HLUTNM = "soft_lutpair609" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[7]_i_1 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [7]),
        .I1(E),
        .I2(Q[7]),
        .O(\axaddr_reg[31] [5]));
  (* SOFT_HLUTNM = "soft_lutpair610" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[8]_i_1 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [8]),
        .I1(E),
        .I2(Q[8]),
        .O(\axaddr_reg[31] [6]));
  (* SOFT_HLUTNM = "soft_lutpair611" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[9]_i_1 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [9]),
        .I1(E),
        .I2(Q[9]),
        .O(\axaddr_reg[31] [7]));
  (* SOFT_HLUTNM = "soft_lutpair636" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[0]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [0]),
        .I1(E),
        .I2(Q[0]),
        .I3(\USE_REGISTER.M_AXI_AVALID_q_reg ),
        .I4(out[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair612" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[10]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [10]),
        .I1(E),
        .I2(Q[10]),
        .I3(\USE_REGISTER.M_AXI_AVALID_q_reg ),
        .I4(out[10]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair613" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[11]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [11]),
        .I1(E),
        .I2(Q[11]),
        .I3(\USE_REGISTER.M_AXI_AVALID_q_reg ),
        .I4(out[11]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair614" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[12]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [12]),
        .I1(E),
        .I2(Q[12]),
        .I3(\USE_REGISTER.M_AXI_AVALID_q_reg ),
        .I4(out[12]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair615" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[13]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [13]),
        .I1(E),
        .I2(Q[13]),
        .I3(\USE_REGISTER.M_AXI_AVALID_q_reg ),
        .I4(out[13]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair616" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[14]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [14]),
        .I1(E),
        .I2(Q[14]),
        .I3(\USE_REGISTER.M_AXI_AVALID_q_reg ),
        .I4(out[14]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair617" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[15]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [15]),
        .I1(E),
        .I2(Q[15]),
        .I3(\USE_REGISTER.M_AXI_AVALID_q_reg ),
        .I4(out[15]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair620" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[16]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [16]),
        .I1(E),
        .I2(Q[16]),
        .I3(\USE_REGISTER.M_AXI_AVALID_q_reg ),
        .I4(out[16]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair634" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[17]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [17]),
        .I1(E),
        .I2(Q[17]),
        .I3(\USE_REGISTER.M_AXI_AVALID_q_reg ),
        .I4(out[17]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair635" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[18]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [18]),
        .I1(E),
        .I2(Q[18]),
        .I3(\USE_REGISTER.M_AXI_AVALID_q_reg ),
        .I4(out[18]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair621" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[19]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [19]),
        .I1(E),
        .I2(Q[19]),
        .I3(\USE_REGISTER.M_AXI_AVALID_q_reg ),
        .I4(out[19]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair619" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[1]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [1]),
        .I1(E),
        .I2(Q[1]),
        .I3(\USE_REGISTER.M_AXI_AVALID_q_reg ),
        .I4(out[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair622" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[20]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [20]),
        .I1(E),
        .I2(Q[20]),
        .I3(\USE_REGISTER.M_AXI_AVALID_q_reg ),
        .I4(out[20]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair623" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[21]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [21]),
        .I1(E),
        .I2(Q[21]),
        .I3(\USE_REGISTER.M_AXI_AVALID_q_reg ),
        .I4(out[21]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair624" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[22]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [22]),
        .I1(E),
        .I2(Q[22]),
        .I3(\USE_REGISTER.M_AXI_AVALID_q_reg ),
        .I4(out[22]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair625" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[23]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [23]),
        .I1(E),
        .I2(Q[23]),
        .I3(\USE_REGISTER.M_AXI_AVALID_q_reg ),
        .I4(out[23]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair626" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[24]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [24]),
        .I1(E),
        .I2(Q[24]),
        .I3(\USE_REGISTER.M_AXI_AVALID_q_reg ),
        .I4(out[24]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair627" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[25]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [25]),
        .I1(E),
        .I2(Q[25]),
        .I3(\USE_REGISTER.M_AXI_AVALID_q_reg ),
        .I4(out[25]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair628" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[26]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [26]),
        .I1(E),
        .I2(Q[26]),
        .I3(\USE_REGISTER.M_AXI_AVALID_q_reg ),
        .I4(out[26]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair629" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[27]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [27]),
        .I1(E),
        .I2(Q[27]),
        .I3(\USE_REGISTER.M_AXI_AVALID_q_reg ),
        .I4(out[27]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair630" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[28]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [28]),
        .I1(E),
        .I2(Q[28]),
        .I3(\USE_REGISTER.M_AXI_AVALID_q_reg ),
        .I4(out[28]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair631" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[29]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [29]),
        .I1(E),
        .I2(Q[29]),
        .I3(\USE_REGISTER.M_AXI_AVALID_q_reg ),
        .I4(out[29]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair618" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[2]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [2]),
        .I1(E),
        .I2(Q[2]),
        .I3(\USE_REGISTER.M_AXI_AVALID_q_reg ),
        .I4(out[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair632" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[30]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [30]),
        .I1(E),
        .I2(Q[30]),
        .I3(\USE_REGISTER.M_AXI_AVALID_q_reg ),
        .I4(out[30]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair633" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[31]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [31]),
        .I1(E),
        .I2(Q[31]),
        .I3(\USE_REGISTER.M_AXI_AVALID_q_reg ),
        .I4(out[31]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair605" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[3]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [3]),
        .I1(E),
        .I2(Q[3]),
        .I3(\USE_REGISTER.M_AXI_AVALID_q_reg ),
        .I4(out[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair606" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[4]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [4]),
        .I1(E),
        .I2(Q[4]),
        .I3(\USE_REGISTER.M_AXI_AVALID_q_reg ),
        .I4(out[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair607" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[5]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [5]),
        .I1(E),
        .I2(Q[5]),
        .I3(\USE_REGISTER.M_AXI_AVALID_q_reg ),
        .I4(out[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair608" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[6]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [6]),
        .I1(E),
        .I2(Q[6]),
        .I3(\USE_REGISTER.M_AXI_AVALID_q_reg ),
        .I4(out[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair609" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[7]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [7]),
        .I1(E),
        .I2(Q[7]),
        .I3(\USE_REGISTER.M_AXI_AVALID_q_reg ),
        .I4(out[7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair610" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[8]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [8]),
        .I1(E),
        .I2(Q[8]),
        .I3(\USE_REGISTER.M_AXI_AVALID_q_reg ),
        .I4(out[8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair611" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[9]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [9]),
        .I1(E),
        .I2(Q[9]),
        .I3(\USE_REGISTER.M_AXI_AVALID_q_reg ),
        .I4(out[9]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair639" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axburst[1]_i_1__0 
       (.I0(arburst_d3),
        .I1(E),
        .I2(axburst),
        .O(\axburst_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair637" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axlen[0]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_ALEN_q_reg[7] [0]),
        .I1(E),
        .I2(\axlen_reg[7]_0 [0]),
        .O(\axlen_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair642" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axlen[1]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_ALEN_q_reg[7] [1]),
        .I1(E),
        .I2(\axlen_reg[7]_0 [1]),
        .O(\axlen_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair642" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axlen[2]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_ALEN_q_reg[7] [2]),
        .I1(E),
        .I2(\axlen_reg[7]_0 [2]),
        .O(\axlen_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair641" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axlen[3]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_ALEN_q_reg[7] [3]),
        .I1(E),
        .I2(\axlen_reg[7]_0 [3]),
        .O(\axlen_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair640" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axlen[4]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_ALEN_q_reg[7] [4]),
        .I1(E),
        .I2(\axlen_reg[7]_0 [4]),
        .O(\axlen_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair641" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axlen[5]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_ALEN_q_reg[7] [5]),
        .I1(E),
        .I2(\axlen_reg[7]_0 [5]),
        .O(\axlen_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair640" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axlen[6]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_ALEN_q_reg[7] [6]),
        .I1(E),
        .I2(\axlen_reg[7]_0 [6]),
        .O(\axlen_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair639" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axlen[7]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_ALEN_q_reg[7] [7]),
        .I1(E),
        .I2(\axlen_reg[7]_0 [7]),
        .O(\axlen_reg[7] [7]));
  LUT6 #(
    .INIT(64'hD8D8CC998D8DCC99)) 
    \axlen_cnt[1]_i_1__1 
       (.I0(\USE_REGISTER.M_AXI_AVALID_q_reg ),
        .I1(\axlen_reg[7] [2]),
        .I2(\axlen_cnt_reg[2]_0 [1]),
        .I3(\axlen_reg[7] [1]),
        .I4(\USE_REGISTER.M_AXI_ABURST_q_reg[1] ),
        .I5(\axlen_cnt_reg[2]_0 [0]),
        .O(\axlen_cnt_reg[2] [0]));
  LUT5 #(
    .INIT(32'hB1B4E4B4)) 
    \axlen_cnt[2]_i_1__1 
       (.I0(\USE_REGISTER.M_AXI_AVALID_q_reg ),
        .I1(\axlen_cnt[2]_i_2__1_n_0 ),
        .I2(\axlen_reg[7] [3]),
        .I3(\USE_REGISTER.M_AXI_ABURST_q_reg[1] ),
        .I4(\axlen_cnt_reg[2]_0 [2]),
        .O(\axlen_cnt_reg[2] [1]));
  LUT5 #(
    .INIT(32'h00053305)) 
    \axlen_cnt[2]_i_2__1 
       (.I0(\axlen_reg[7] [2]),
        .I1(\axlen_cnt_reg[2]_0 [1]),
        .I2(\axlen_reg[7] [1]),
        .I3(\USE_REGISTER.M_AXI_ABURST_q_reg[1] ),
        .I4(\axlen_cnt_reg[2]_0 [0]),
        .O(\axlen_cnt[2]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h00010001FF011101)) 
    \axlen_cnt[7]_i_1__0 
       (.I0(\RD_PRI_REG.rd_cmd_hold_reg ),
        .I1(app_rdy_r_reg),
        .I2(axburst),
        .I3(E),
        .I4(arvalid_d3),
        .I5(arburst_d3),
        .O(\axlen_cnt_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair644" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axqos[0]_i_1 
       (.I0(\USE_REGISTER.M_AXI_AQOS_q_reg[3] [0]),
        .I1(E),
        .I2(\axqos_reg[3]_0 [0]),
        .O(\axqos_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair643" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axqos[1]_i_1 
       (.I0(\USE_REGISTER.M_AXI_AQOS_q_reg[3] [1]),
        .I1(E),
        .I2(\axqos_reg[3]_0 [1]),
        .O(\axqos_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair643" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axqos[2]_i_1 
       (.I0(\USE_REGISTER.M_AXI_AQOS_q_reg[3] [2]),
        .I1(E),
        .I2(\axqos_reg[3]_0 [2]),
        .O(\axqos_reg[3] [2]));
  (* SOFT_HLUTNM = "soft_lutpair638" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axqos[3]_i_1 
       (.I0(\USE_REGISTER.M_AXI_AQOS_q_reg[3] [3]),
        .I1(E),
        .I2(\axqos_reg[3]_0 [3]),
        .O(\axqos_reg[3] [3]));
  LUT6 #(
    .INIT(64'h111FFF1F000FFF0F)) 
    axready_i_1__0
       (.I0(\RD_PRI_REG.rd_cmd_hold_reg ),
        .I1(app_rdy_r_reg),
        .I2(axvalid),
        .I3(E),
        .I4(arvalid_d3),
        .I5(int_next_pending_r_reg_1),
        .O(axready_i_1__0_n_0));
  FDRE axready_reg
       (.C(CLK),
        .CE(1'b1),
        .D(axready_i_1__0_n_0),
        .Q(E),
        .R(areset_d1_reg_rep__1));
  LUT3 #(
    .INIT(8'hB8)) 
    axvalid_i_1
       (.I0(arvalid_d3),
        .I1(E),
        .I2(axvalid),
        .O(arvalid_int));
  LUT6 #(
    .INIT(64'hFF00101011001010)) 
    \int_addr[3]_i_1__0 
       (.I0(\RD_PRI_REG.rd_cmd_hold_reg ),
        .I1(app_rdy_r_reg),
        .I2(axburst),
        .I3(arburst_d3),
        .I4(E),
        .I5(arvalid_d3),
        .O(\int_addr_reg[3] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF00100000)) 
    int_next_pending_r_i_1__2
       (.I0(\RD_PRI_REG.rd_cmd_hold_reg ),
        .I1(app_rdy_r_reg),
        .I2(int_next_pending),
        .I3(\axburst_reg[1] ),
        .I4(int_next_pending_r_reg_0),
        .I5(int_next_pending_r),
        .O(int_next_pending_r_reg));
  LUT6 #(
    .INIT(64'h4747000044440033)) 
    r_ignore_end_r_i_1
       (.I0(int_next_pending_r_0),
        .I1(\axburst_reg[1] ),
        .I2(int_next_pending_r),
        .I3(int_next_pending),
        .I4(axaddr_int[0]),
        .I5(\axlen_reg[7] [0]),
        .O(r_ignore_end));
  (* SOFT_HLUTNM = "soft_lutpair637" *) 
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    r_rlast_i_3
       (.I0(\axlen_reg[7]_0 [0]),
        .I1(\USE_REGISTER.M_AXI_ALEN_q_reg[7] [0]),
        .I2(Q[3]),
        .I3(E),
        .I4(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [3]),
        .O(int_next_pending_r_reg_0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_axi_mc_cmd_translator" *) 
module ddr_axi_mig_7series_v2_4_axi_mc_cmd_translator
   (Q,
    out,
    int_next_pending_r,
    int_next_pending_r_0,
    D,
    \app_addr_r1_reg[4] ,
    b_push,
    axready_reg,
    \axlen_cnt_reg[3] ,
    \axlen_cnt_reg[3]_0 ,
    wready_reg,
    \int_addr_reg[3] ,
    \axlen_cnt_reg[7] ,
    areset_d1_reg_rep__2,
    E,
    axaddr_incr1,
    CLK,
    \USE_REGISTER.M_AXI_ABURST_q_reg[1] ,
    \USE_REGISTER.M_AXI_ABURST_q_reg[1]_0 ,
    SS,
    int_next_pending_r_reg,
    \axaddr_reg[3] ,
    axready_reg_0,
    \USE_REGISTER.M_AXI_AADDR_q_reg[3] ,
    \axburst_reg[1] ,
    \USE_REGISTER.M_AXI_ABURST_q_reg[1]_1 ,
    \RD_PRI_REG.rd_cmd_hold_reg ,
    \int_addr_reg[1] ,
    \int_addr_reg[2] ,
    \int_addr_reg[3]_0 ,
    \USE_REGISTER.M_AXI_AADDR_q_reg[3]_0 ,
    int_next_pending_r_reg_0,
    app_rdy_r_reg,
    awvalid_d3,
    awburst_d3,
    \USE_REGISTER.M_AXI_ALEN_q_reg[3] ,
    \axlen_cnt_reg[0] ,
    \USE_REGISTER.M_AXI_AVALID_q_reg ,
    \USE_REGISTER.M_AXI_ABURST_q_reg[1]_2 ,
    \USE_REGISTER.M_AXI_ALEN_q_reg[3]_0 ,
    \axlen_reg[3] ,
    \axlen_cnt_reg[7]_0 ,
    \USE_REGISTER.M_AXI_AADDR_q_reg[31] ,
    \USE_REGISTER.M_AXI_AADDR_q_reg[6] ,
    \axlen_cnt_reg[3]_1 );
  output [19:0]Q;
  output [31:0]out;
  output int_next_pending_r;
  output int_next_pending_r_0;
  output [2:0]D;
  output [1:0]\app_addr_r1_reg[4] ;
  output b_push;
  output axready_reg;
  output [3:0]\axlen_cnt_reg[3] ;
  output \axlen_cnt_reg[3]_0 ;
  output wready_reg;
  output \int_addr_reg[3] ;
  output [7:0]\axlen_cnt_reg[7] ;
  input areset_d1_reg_rep__2;
  input [0:0]E;
  input axaddr_incr1;
  input CLK;
  input [0:0]\USE_REGISTER.M_AXI_ABURST_q_reg[1] ;
  input \USE_REGISTER.M_AXI_ABURST_q_reg[1]_0 ;
  input [0:0]SS;
  input int_next_pending_r_reg;
  input [0:0]\axaddr_reg[3] ;
  input axready_reg_0;
  input [0:0]\USE_REGISTER.M_AXI_AADDR_q_reg[3] ;
  input \axburst_reg[1] ;
  input \USE_REGISTER.M_AXI_ABURST_q_reg[1]_1 ;
  input \RD_PRI_REG.rd_cmd_hold_reg ;
  input \int_addr_reg[1] ;
  input \int_addr_reg[2] ;
  input \int_addr_reg[3]_0 ;
  input [0:0]\USE_REGISTER.M_AXI_AADDR_q_reg[3]_0 ;
  input int_next_pending_r_reg_0;
  input app_rdy_r_reg;
  input awvalid_d3;
  input [0:0]awburst_d3;
  input [1:0]\USE_REGISTER.M_AXI_ALEN_q_reg[3] ;
  input \axlen_cnt_reg[0] ;
  input \USE_REGISTER.M_AXI_AVALID_q_reg ;
  input \USE_REGISTER.M_AXI_ABURST_q_reg[1]_2 ;
  input [0:0]\USE_REGISTER.M_AXI_ALEN_q_reg[3]_0 ;
  input [0:0]\axlen_reg[3] ;
  input [7:0]\axlen_cnt_reg[7]_0 ;
  input [31:0]\USE_REGISTER.M_AXI_AADDR_q_reg[31] ;
  input [2:0]\USE_REGISTER.M_AXI_AADDR_q_reg[6] ;
  input [3:0]\axlen_cnt_reg[3]_1 ;

  wire CLK;
  wire [2:0]D;
  wire [0:0]E;
  wire [19:0]Q;
  wire \RD_PRI_REG.rd_cmd_hold_reg ;
  wire [0:0]SS;
  wire [31:0]\USE_REGISTER.M_AXI_AADDR_q_reg[31] ;
  wire [0:0]\USE_REGISTER.M_AXI_AADDR_q_reg[3] ;
  wire [0:0]\USE_REGISTER.M_AXI_AADDR_q_reg[3]_0 ;
  wire [2:0]\USE_REGISTER.M_AXI_AADDR_q_reg[6] ;
  wire [0:0]\USE_REGISTER.M_AXI_ABURST_q_reg[1] ;
  wire \USE_REGISTER.M_AXI_ABURST_q_reg[1]_0 ;
  wire \USE_REGISTER.M_AXI_ABURST_q_reg[1]_1 ;
  wire \USE_REGISTER.M_AXI_ABURST_q_reg[1]_2 ;
  wire [1:0]\USE_REGISTER.M_AXI_ALEN_q_reg[3] ;
  wire [0:0]\USE_REGISTER.M_AXI_ALEN_q_reg[3]_0 ;
  wire \USE_REGISTER.M_AXI_AVALID_q_reg ;
  wire [1:0]\app_addr_r1_reg[4] ;
  wire app_rdy_r_reg;
  wire areset_d1_reg_rep__2;
  wire [0:0]awburst_d3;
  wire awvalid_d3;
  wire [6:4]axaddr_incr;
  wire axaddr_incr1;
  wire [0:0]\axaddr_reg[3] ;
  wire \axburst_reg[1] ;
  wire \axlen_cnt_reg[0] ;
  wire [3:0]\axlen_cnt_reg[3] ;
  wire \axlen_cnt_reg[3]_0 ;
  wire [3:0]\axlen_cnt_reg[3]_1 ;
  wire [7:0]\axlen_cnt_reg[7] ;
  wire [7:0]\axlen_cnt_reg[7]_0 ;
  wire [0:0]\axlen_reg[3] ;
  wire axready_reg;
  wire axready_reg_0;
  wire b_push;
  wire \int_addr_reg[1] ;
  wire \int_addr_reg[2] ;
  wire \int_addr_reg[3] ;
  wire \int_addr_reg[3]_0 ;
  wire int_next_pending_r;
  wire int_next_pending_r_0;
  wire int_next_pending_r_reg;
  wire int_next_pending_r_reg_0;
  wire [31:0]out;
  wire sel_first_r;
  wire wready_reg;

  ddr_axi_mig_7series_v2_4_axi_mc_incr_cmd axi_mc_incr_cmd_0
       (.CLK(CLK),
        .E(E),
        .Q({Q,axaddr_incr}),
        .SS(SS),
        .\USE_REGISTER.M_AXI_AADDR_q_reg[31] (\USE_REGISTER.M_AXI_AADDR_q_reg[31] ),
        .areset_d1_reg_rep__2(areset_d1_reg_rep__2),
        .axaddr_incr1(axaddr_incr1),
        .\axlen_cnt_reg[7]_0 (\axlen_cnt_reg[7] ),
        .\axlen_cnt_reg[7]_1 (\axlen_cnt_reg[7]_0 ),
        .int_next_pending_r(int_next_pending_r),
        .int_next_pending_r_reg_0(int_next_pending_r_reg),
        .out(out),
        .sel_first_r(sel_first_r));
  ddr_axi_mig_7series_v2_4_axi_mc_wrap_cmd axi_mc_wrap_cmd_0
       (.CLK(CLK),
        .D(D),
        .Q(axaddr_incr),
        .\RD_PRI_REG.rd_cmd_hold_reg (\RD_PRI_REG.rd_cmd_hold_reg ),
        .SS(SS),
        .\USE_REGISTER.M_AXI_AADDR_q_reg[3] (\USE_REGISTER.M_AXI_AADDR_q_reg[3] ),
        .\USE_REGISTER.M_AXI_AADDR_q_reg[3]_0 (\USE_REGISTER.M_AXI_AADDR_q_reg[3]_0 ),
        .\USE_REGISTER.M_AXI_AADDR_q_reg[6] (\USE_REGISTER.M_AXI_AADDR_q_reg[6] ),
        .\USE_REGISTER.M_AXI_ABURST_q_reg[1] (\USE_REGISTER.M_AXI_ABURST_q_reg[1] ),
        .\USE_REGISTER.M_AXI_ABURST_q_reg[1]_0 (\USE_REGISTER.M_AXI_ABURST_q_reg[1]_0 ),
        .\USE_REGISTER.M_AXI_ABURST_q_reg[1]_1 (\USE_REGISTER.M_AXI_ABURST_q_reg[1]_1 ),
        .\USE_REGISTER.M_AXI_ABURST_q_reg[1]_2 (\USE_REGISTER.M_AXI_ABURST_q_reg[1]_2 ),
        .\USE_REGISTER.M_AXI_ALEN_q_reg[3] (\USE_REGISTER.M_AXI_ALEN_q_reg[3] ),
        .\USE_REGISTER.M_AXI_ALEN_q_reg[3]_0 (\USE_REGISTER.M_AXI_ALEN_q_reg[3]_0 ),
        .\USE_REGISTER.M_AXI_AVALID_q_reg (\USE_REGISTER.M_AXI_AVALID_q_reg ),
        .\app_addr_r1_reg[4] (\app_addr_r1_reg[4] ),
        .app_rdy_r_reg(app_rdy_r_reg),
        .areset_d1_reg_rep__2(areset_d1_reg_rep__2),
        .awburst_d3(awburst_d3),
        .awvalid_d3(awvalid_d3),
        .\axaddr_reg[3] (\axaddr_reg[3] ),
        .\axburst_reg[1] (\axburst_reg[1] ),
        .\axlen_cnt_reg[0]_0 (\axlen_cnt_reg[0] ),
        .\axlen_cnt_reg[3]_0 (\axlen_cnt_reg[3] ),
        .\axlen_cnt_reg[3]_1 (\axlen_cnt_reg[3]_0 ),
        .\axlen_cnt_reg[3]_2 (\axlen_cnt_reg[3]_1 ),
        .\axlen_reg[3] (\axlen_reg[3] ),
        .axready_reg(axready_reg),
        .axready_reg_0(axready_reg_0),
        .b_push(b_push),
        .\int_addr_reg[1]_0 (\int_addr_reg[1] ),
        .\int_addr_reg[2]_0 (\int_addr_reg[2] ),
        .\int_addr_reg[3]_0 (\int_addr_reg[3] ),
        .\int_addr_reg[3]_1 (\int_addr_reg[3]_0 ),
        .int_next_pending_r_0(int_next_pending_r_0),
        .int_next_pending_r_reg_0(int_next_pending_r_reg_0),
        .sel_first_r(sel_first_r),
        .wready_reg(wready_reg));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_axi_mc_cmd_translator" *) 
module ddr_axi_mig_7series_v2_4_axi_mc_cmd_translator__parameterized0
   (out,
    int_next_pending_r,
    int_next_pending_r_0,
    \axlen_cnt_reg[3] ,
    r_rlast_reg,
    r_rlast_reg_0,
    \axlen_cnt_reg[3]_0 ,
    r_ignore_begin,
    \app_addr_r1_reg[5] ,
    \app_addr_r1_reg[5]_0 ,
    \axaddr_incr_reg[31] ,
    \app_addr_r1_reg[4] ,
    \app_addr_r1_reg[3] ,
    \axlen_cnt_reg[5] ,
    \axlen_cnt_reg[7] ,
    in0,
    areset_d1_reg_rep__2,
    E,
    \USE_REGISTER.M_AXI_AVALID_q_reg ,
    CLK,
    \axburst_reg[1] ,
    \USE_REGISTER.M_AXI_AVALID_q_reg_0 ,
    areset_d1_reg_rep__1,
    int_next_pending_r_reg,
    \RD_PRI_REG.rd_cmd_hold_reg ,
    app_rdy_r_reg,
    axaddr_int,
    \USE_REGISTER.M_AXI_ABURST_q_reg[1] ,
    D,
    \USE_REGISTER.M_AXI_ABURST_q_reg[1]_0 ,
    \USE_REGISTER.M_AXI_AVALID_q_reg_1 ,
    \axlen_cnt_reg[7]_0 ,
    \axlen_reg[0] ,
    arvalid_d3,
    axready_reg,
    arburst_d3,
    \USE_REGISTER.M_AXI_ALEN_q_reg[1] ,
    \USE_REGISTER.M_AXI_AADDR_q_reg[6] ,
    Q,
    \USE_REGISTER.M_AXI_ALEN_q_reg[5] ,
    \axlen_cnt_reg[0] ,
    \axlen_cnt_reg[7]_1 ,
    \USE_REGISTER.M_AXI_AADDR_q_reg[31] ,
    \USE_REGISTER.M_AXI_AADDR_q_reg[6]_0 ,
    \axlen_cnt_reg[3]_1 );
  output [31:0]out;
  output int_next_pending_r;
  output int_next_pending_r_0;
  output [1:0]\axlen_cnt_reg[3] ;
  output r_rlast_reg;
  output r_rlast_reg_0;
  output \axlen_cnt_reg[3]_0 ;
  output r_ignore_begin;
  output \app_addr_r1_reg[5] ;
  output [2:0]\app_addr_r1_reg[5]_0 ;
  output [31:0]\axaddr_incr_reg[31] ;
  output \app_addr_r1_reg[4] ;
  output \app_addr_r1_reg[3] ;
  output \axlen_cnt_reg[5] ;
  output [6:0]\axlen_cnt_reg[7] ;
  input [31:0]in0;
  input areset_d1_reg_rep__2;
  input [0:0]E;
  input \USE_REGISTER.M_AXI_AVALID_q_reg ;
  input CLK;
  input [0:0]\axburst_reg[1] ;
  input \USE_REGISTER.M_AXI_AVALID_q_reg_0 ;
  input areset_d1_reg_rep__1;
  input int_next_pending_r_reg;
  input \RD_PRI_REG.rd_cmd_hold_reg ;
  input app_rdy_r_reg;
  input [1:0]axaddr_int;
  input \USE_REGISTER.M_AXI_ABURST_q_reg[1] ;
  input [3:0]D;
  input \USE_REGISTER.M_AXI_ABURST_q_reg[1]_0 ;
  input \USE_REGISTER.M_AXI_AVALID_q_reg_1 ;
  input \axlen_cnt_reg[7]_0 ;
  input \axlen_reg[0] ;
  input arvalid_d3;
  input [0:0]axready_reg;
  input [0:0]arburst_d3;
  input \USE_REGISTER.M_AXI_ALEN_q_reg[1] ;
  input [1:0]\USE_REGISTER.M_AXI_AADDR_q_reg[6] ;
  input [1:0]Q;
  input [1:0]\USE_REGISTER.M_AXI_ALEN_q_reg[5] ;
  input \axlen_cnt_reg[0] ;
  input [6:0]\axlen_cnt_reg[7]_1 ;
  input [31:0]\USE_REGISTER.M_AXI_AADDR_q_reg[31] ;
  input [2:0]\USE_REGISTER.M_AXI_AADDR_q_reg[6]_0 ;
  input [1:0]\axlen_cnt_reg[3]_1 ;

  wire CLK;
  wire [3:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire \RD_PRI_REG.rd_cmd_hold_reg ;
  wire [31:0]\USE_REGISTER.M_AXI_AADDR_q_reg[31] ;
  wire [1:0]\USE_REGISTER.M_AXI_AADDR_q_reg[6] ;
  wire [2:0]\USE_REGISTER.M_AXI_AADDR_q_reg[6]_0 ;
  wire \USE_REGISTER.M_AXI_ABURST_q_reg[1] ;
  wire \USE_REGISTER.M_AXI_ABURST_q_reg[1]_0 ;
  wire \USE_REGISTER.M_AXI_ALEN_q_reg[1] ;
  wire [1:0]\USE_REGISTER.M_AXI_ALEN_q_reg[5] ;
  wire \USE_REGISTER.M_AXI_AVALID_q_reg ;
  wire \USE_REGISTER.M_AXI_AVALID_q_reg_0 ;
  wire \USE_REGISTER.M_AXI_AVALID_q_reg_1 ;
  wire \app_addr_r1_reg[3] ;
  wire \app_addr_r1_reg[4] ;
  wire \app_addr_r1_reg[5] ;
  wire [2:0]\app_addr_r1_reg[5]_0 ;
  wire app_rdy_r_reg;
  wire [0:0]arburst_d3;
  wire areset_d1_reg_rep__1;
  wire areset_d1_reg_rep__2;
  wire arvalid_d3;
  wire [31:0]\axaddr_incr_reg[31] ;
  wire [1:0]axaddr_int;
  wire [0:0]\axburst_reg[1] ;
  wire axi_mc_wrap_cmd_0_n_4;
  wire \axlen_cnt_reg[0] ;
  wire [1:0]\axlen_cnt_reg[3] ;
  wire \axlen_cnt_reg[3]_0 ;
  wire [1:0]\axlen_cnt_reg[3]_1 ;
  wire \axlen_cnt_reg[5] ;
  wire [6:0]\axlen_cnt_reg[7] ;
  wire \axlen_cnt_reg[7]_0 ;
  wire [6:0]\axlen_cnt_reg[7]_1 ;
  wire \axlen_reg[0] ;
  wire [0:0]axready_reg;
  wire [31:0]in0;
  wire int_next_pending_r;
  wire int_next_pending_r_0;
  wire int_next_pending_r_reg;
  wire [31:0]out;
  wire r_ignore_begin;
  wire r_rlast_reg;
  wire r_rlast_reg_0;
  wire sel_first_r;

  ddr_axi_mig_7series_v2_4_axi_mc_incr_cmd__parameterized0 axi_mc_incr_cmd_0
       (.CLK(CLK),
        .D(D[3:1]),
        .E(E),
        .Q(Q),
        .\USE_REGISTER.M_AXI_AADDR_q_reg[31] (\USE_REGISTER.M_AXI_AADDR_q_reg[31] ),
        .\USE_REGISTER.M_AXI_ABURST_q_reg[1] (\USE_REGISTER.M_AXI_ABURST_q_reg[1]_0 ),
        .\USE_REGISTER.M_AXI_ABURST_q_reg[1]_0 (\USE_REGISTER.M_AXI_ABURST_q_reg[1] ),
        .\USE_REGISTER.M_AXI_ALEN_q_reg[5] (\USE_REGISTER.M_AXI_ALEN_q_reg[5] ),
        .\USE_REGISTER.M_AXI_AVALID_q_reg (\USE_REGISTER.M_AXI_AVALID_q_reg ),
        .\USE_REGISTER.M_AXI_AVALID_q_reg_0 (\USE_REGISTER.M_AXI_AVALID_q_reg_1 ),
        .areset_d1_reg_rep__1(areset_d1_reg_rep__1),
        .areset_d1_reg_rep__2(areset_d1_reg_rep__2),
        .\axaddr_incr_reg[31]_0 (\axaddr_incr_reg[31] ),
        .axaddr_int(axaddr_int[0]),
        .\axlen_cnt_reg[0]_0 (\axlen_cnt_reg[0] ),
        .\axlen_cnt_reg[5]_0 (\axlen_cnt_reg[5] ),
        .\axlen_cnt_reg[7]_0 (\axlen_cnt_reg[7] ),
        .\axlen_cnt_reg[7]_1 (\axlen_cnt_reg[7]_0 ),
        .\axlen_cnt_reg[7]_2 (\axlen_cnt_reg[7]_1 ),
        .\axlen_reg[0] (\axlen_reg[0] ),
        .axready_reg(axready_reg),
        .in0(in0),
        .int_next_pending_r(int_next_pending_r),
        .int_next_pending_r_reg_0(int_next_pending_r_reg),
        .int_next_pending_r_reg_1(axi_mc_wrap_cmd_0_n_4),
        .out(out),
        .r_ignore_begin(r_ignore_begin),
        .r_rlast_reg(r_rlast_reg),
        .r_rlast_reg_0(r_rlast_reg_0),
        .sel_first_r(sel_first_r));
  ddr_axi_mig_7series_v2_4_axi_mc_wrap_cmd__parameterized0 axi_mc_wrap_cmd_0
       (.CLK(CLK),
        .D(D[2:0]),
        .\RD_PRI_REG.rd_cmd_hold_reg (\RD_PRI_REG.rd_cmd_hold_reg ),
        .\USE_REGISTER.M_AXI_AADDR_q_reg[6] (\USE_REGISTER.M_AXI_AADDR_q_reg[6] ),
        .\USE_REGISTER.M_AXI_AADDR_q_reg[6]_0 (\USE_REGISTER.M_AXI_AADDR_q_reg[6]_0 ),
        .\USE_REGISTER.M_AXI_ABURST_q_reg[1] (\USE_REGISTER.M_AXI_ABURST_q_reg[1] ),
        .\USE_REGISTER.M_AXI_ABURST_q_reg[1]_0 (\USE_REGISTER.M_AXI_ABURST_q_reg[1]_0 ),
        .\USE_REGISTER.M_AXI_ALEN_q_reg[1] (\USE_REGISTER.M_AXI_ALEN_q_reg[1] ),
        .\USE_REGISTER.M_AXI_AVALID_q_reg (\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .\USE_REGISTER.M_AXI_AVALID_q_reg_0 (\USE_REGISTER.M_AXI_AVALID_q_reg_1 ),
        .\app_addr_r1_reg[3] (\app_addr_r1_reg[3] ),
        .\app_addr_r1_reg[4] (\app_addr_r1_reg[4] ),
        .\app_addr_r1_reg[5] (\app_addr_r1_reg[5] ),
        .\app_addr_r1_reg[5]_0 (\app_addr_r1_reg[5]_0 ),
        .app_rdy_r_reg(app_rdy_r_reg),
        .arburst_d3(arburst_d3),
        .areset_d1_reg_rep__1(areset_d1_reg_rep__1),
        .areset_d1_reg_rep__2(areset_d1_reg_rep__2),
        .arvalid_d3(arvalid_d3),
        .\axaddr_incr_reg[6] (\axaddr_incr_reg[31] [6:4]),
        .axaddr_int(axaddr_int),
        .\axburst_reg[1] (\axburst_reg[1] ),
        .\axlen_cnt_reg[3]_0 (\axlen_cnt_reg[3] ),
        .\axlen_cnt_reg[3]_1 (\axlen_cnt_reg[3]_0 ),
        .\axlen_cnt_reg[3]_2 (\axlen_cnt_reg[3]_1 ),
        .axready_reg(axready_reg),
        .int_next_pending_r_0(int_next_pending_r_0),
        .r_rlast_reg(axi_mc_wrap_cmd_0_n_4),
        .sel_first_r(sel_first_r));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_axi_mc_fifo" *) 
module ddr_axi_mig_7series_v2_4_axi_mc_fifo
   (bvalid_i_reg,
    Q,
    \RD_PRI_REG.wr_starve_cnt_reg[1] ,
    out,
    int_next_pending_r_reg,
    s_axi_bready,
    s_axi_bvalid,
    b_push,
    in,
    CLK,
    SS);
  output bvalid_i_reg;
  output [0:0]Q;
  output \RD_PRI_REG.wr_starve_cnt_reg[1] ;
  output [3:0]out;
  input int_next_pending_r_reg;
  input s_axi_bready;
  input s_axi_bvalid;
  input b_push;
  input [3:0]in;
  input CLK;
  input [0:0]SS;

  wire CLK;
  wire [0:0]Q;
  wire \RD_PRI_REG.wr_starve_cnt_reg[1] ;
  wire [0:0]SS;
  wire b_push;
  wire bvalid_i_reg;
  wire \cnt_read[0]_i_1__1_n_0 ;
  wire \cnt_read[1]_i_1_n_0 ;
  wire \cnt_read[2]_i_1_n_0 ;
  wire \cnt_read[3]_i_1__0_n_0 ;
  wire \cnt_read[3]_i_2_n_0 ;
  wire \cnt_read[3]_i_3_n_0 ;
  wire [2:0]cnt_read_reg__0;
  wire [3:0]in;
  wire int_next_pending_r_reg;
  wire [3:0]out;
  wire s_axi_bready;
  wire s_axi_bvalid;

  (* SOFT_HLUTNM = "soft_lutpair691" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \RD_PRI_REG.wr_starve_cnt[8]_i_7 
       (.I0(cnt_read_reg__0[0]),
        .I1(cnt_read_reg__0[1]),
        .I2(cnt_read_reg__0[2]),
        .O(\RD_PRI_REG.wr_starve_cnt_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair691" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    bvalid_i_i_1
       (.I0(cnt_read_reg__0[2]),
        .I1(cnt_read_reg__0[1]),
        .I2(cnt_read_reg__0[0]),
        .I3(Q),
        .O(bvalid_i_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \cnt_read[0]_i_1__1 
       (.I0(cnt_read_reg__0[0]),
        .O(\cnt_read[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair690" *) 
  LUT4 #(
    .INIT(16'hD22D)) 
    \cnt_read[1]_i_1 
       (.I0(\cnt_read[3]_i_3_n_0 ),
        .I1(int_next_pending_r_reg),
        .I2(cnt_read_reg__0[0]),
        .I3(cnt_read_reg__0[1]),
        .O(\cnt_read[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair690" *) 
  LUT5 #(
    .INIT(32'hBFF4400B)) 
    \cnt_read[2]_i_1 
       (.I0(int_next_pending_r_reg),
        .I1(\cnt_read[3]_i_3_n_0 ),
        .I2(cnt_read_reg__0[1]),
        .I3(cnt_read_reg__0[0]),
        .I4(cnt_read_reg__0[2]),
        .O(\cnt_read[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cnt_read[3]_i_1__0 
       (.I0(\cnt_read[3]_i_3_n_0 ),
        .I1(int_next_pending_r_reg),
        .O(\cnt_read[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF7F0080EEFE1101)) 
    \cnt_read[3]_i_2 
       (.I0(cnt_read_reg__0[0]),
        .I1(cnt_read_reg__0[1]),
        .I2(\cnt_read[3]_i_3_n_0 ),
        .I3(int_next_pending_r_reg),
        .I4(Q),
        .I5(cnt_read_reg__0[2]),
        .O(\cnt_read[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF444444444444444)) 
    \cnt_read[3]_i_3 
       (.I0(s_axi_bready),
        .I1(s_axi_bvalid),
        .I2(Q),
        .I3(cnt_read_reg__0[0]),
        .I4(cnt_read_reg__0[1]),
        .I5(cnt_read_reg__0[2]),
        .O(\cnt_read[3]_i_3_n_0 ));
  FDSE \cnt_read_reg[0] 
       (.C(CLK),
        .CE(\cnt_read[3]_i_1__0_n_0 ),
        .D(\cnt_read[0]_i_1__1_n_0 ),
        .Q(cnt_read_reg__0[0]),
        .S(SS));
  FDSE \cnt_read_reg[1] 
       (.C(CLK),
        .CE(\cnt_read[3]_i_1__0_n_0 ),
        .D(\cnt_read[1]_i_1_n_0 ),
        .Q(cnt_read_reg__0[1]),
        .S(SS));
  FDSE \cnt_read_reg[2] 
       (.C(CLK),
        .CE(\cnt_read[3]_i_1__0_n_0 ),
        .D(\cnt_read[2]_i_1_n_0 ),
        .Q(cnt_read_reg__0[2]),
        .S(SS));
  FDSE \cnt_read_reg[3] 
       (.C(CLK),
        .CE(\cnt_read[3]_i_1__0_n_0 ),
        .D(\cnt_read[3]_i_2_n_0 ),
        .Q(Q),
        .S(SS));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/memory_reg[7] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[7][0]_srl8 
       (.A0(cnt_read_reg__0[0]),
        .A1(cnt_read_reg__0[1]),
        .A2(cnt_read_reg__0[2]),
        .A3(1'b0),
        .CE(b_push),
        .CLK(CLK),
        .D(in[0]),
        .Q(out[0]));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/memory_reg[7] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[7][1]_srl8 
       (.A0(cnt_read_reg__0[0]),
        .A1(cnt_read_reg__0[1]),
        .A2(cnt_read_reg__0[2]),
        .A3(1'b0),
        .CE(b_push),
        .CLK(CLK),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/memory_reg[7] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[7][2]_srl8 
       (.A0(cnt_read_reg__0[0]),
        .A1(cnt_read_reg__0[1]),
        .A2(cnt_read_reg__0[2]),
        .A3(1'b0),
        .CE(b_push),
        .CLK(CLK),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/memory_reg[7] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[7][3]_srl8 
       (.A0(cnt_read_reg__0[0]),
        .A1(cnt_read_reg__0[1]),
        .A2(cnt_read_reg__0[2]),
        .A3(1'b0),
        .CE(b_push),
        .CLK(CLK),
        .D(in[3]),
        .Q(out[3]));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_axi_mc_fifo" *) 
module ddr_axi_mig_7series_v2_4_axi_mc_fifo__parameterized0
   (r_push_reg,
    Q,
    rd_last_r_reg,
    rd_last_r_reg_0,
    E,
    \FSM_sequential_state_reg[0] ,
    \FSM_sequential_state_reg[1] ,
    \state_reg[0]_rep ,
    \storage_data2_reg[66] ,
    rd_last_r_reg_1,
    tr_rden0,
    out,
    in0,
    S,
    \trans_buf_out_r_reg[1] ,
    rready_d3,
    sel,
    in,
    CLK,
    SS,
    \read_fifo.fifo_out_data_r_reg[5] );
  output r_push_reg;
  output [0:0]Q;
  output rd_last_r_reg;
  output rd_last_r_reg_0;
  output [0:0]E;
  output \FSM_sequential_state_reg[0] ;
  output \FSM_sequential_state_reg[1] ;
  output \state_reg[0]_rep ;
  output [64:0]\storage_data2_reg[66] ;
  input rd_last_r_reg_1;
  input tr_rden0;
  input [1:0]out;
  input [1:0]in0;
  input [0:0]S;
  input [1:0]\trans_buf_out_r_reg[1] ;
  input rready_d3;
  input sel;
  input [63:0]in;
  input CLK;
  input [0:0]SS;
  input [0:0]\read_fifo.fifo_out_data_r_reg[5] ;

  wire CLK;
  wire [0:0]E;
  wire \FSM_sequential_state[1]_i_4_n_0 ;
  wire \FSM_sequential_state_reg[0] ;
  wire \FSM_sequential_state_reg[1] ;
  wire [0:0]Q;
  wire [0:0]S;
  wire [0:0]SS;
  wire \cnt_read[0]_i_1_n_0 ;
  wire \cnt_read[4]_i_2_n_0 ;
  wire \cnt_read[4]_i_3_n_0 ;
  wire \cnt_read[4]_i_4_n_0 ;
  wire \cnt_read[4]_i_5_n_0 ;
  wire \cnt_read[6]_i_3_n_0 ;
  wire \cnt_read[6]_i_4_n_0 ;
  wire \cnt_read_reg[4]_i_1_n_0 ;
  wire \cnt_read_reg[4]_i_1_n_1 ;
  wire \cnt_read_reg[4]_i_1_n_2 ;
  wire \cnt_read_reg[4]_i_1_n_3 ;
  wire \cnt_read_reg[4]_i_1_n_4 ;
  wire \cnt_read_reg[4]_i_1_n_5 ;
  wire \cnt_read_reg[4]_i_1_n_6 ;
  wire \cnt_read_reg[4]_i_1_n_7 ;
  wire \cnt_read_reg[6]_i_2_n_3 ;
  wire \cnt_read_reg[6]_i_2_n_6 ;
  wire \cnt_read_reg[6]_i_2_n_7 ;
  wire [6:6]cnt_read_reg__0;
  wire [5:0]cnt_read_reg__1;
  wire [63:0]in;
  wire [1:0]in0;
  wire \memory_reg[63][0]_srl32__0_n_0 ;
  wire \memory_reg[63][0]_srl32_n_0 ;
  wire \memory_reg[63][0]_srl32_n_1 ;
  wire \memory_reg[63][10]_srl32__0_n_0 ;
  wire \memory_reg[63][10]_srl32_n_0 ;
  wire \memory_reg[63][10]_srl32_n_1 ;
  wire \memory_reg[63][11]_srl32__0_n_0 ;
  wire \memory_reg[63][11]_srl32_n_0 ;
  wire \memory_reg[63][11]_srl32_n_1 ;
  wire \memory_reg[63][12]_srl32__0_n_0 ;
  wire \memory_reg[63][12]_srl32_n_0 ;
  wire \memory_reg[63][12]_srl32_n_1 ;
  wire \memory_reg[63][13]_srl32__0_n_0 ;
  wire \memory_reg[63][13]_srl32_n_0 ;
  wire \memory_reg[63][13]_srl32_n_1 ;
  wire \memory_reg[63][14]_srl32__0_n_0 ;
  wire \memory_reg[63][14]_srl32_n_0 ;
  wire \memory_reg[63][14]_srl32_n_1 ;
  wire \memory_reg[63][15]_srl32__0_n_0 ;
  wire \memory_reg[63][15]_srl32_n_0 ;
  wire \memory_reg[63][15]_srl32_n_1 ;
  wire \memory_reg[63][16]_srl32__0_n_0 ;
  wire \memory_reg[63][16]_srl32_n_0 ;
  wire \memory_reg[63][16]_srl32_n_1 ;
  wire \memory_reg[63][17]_srl32__0_n_0 ;
  wire \memory_reg[63][17]_srl32_n_0 ;
  wire \memory_reg[63][17]_srl32_n_1 ;
  wire \memory_reg[63][18]_srl32__0_n_0 ;
  wire \memory_reg[63][18]_srl32_n_0 ;
  wire \memory_reg[63][18]_srl32_n_1 ;
  wire \memory_reg[63][19]_srl32__0_n_0 ;
  wire \memory_reg[63][19]_srl32_n_0 ;
  wire \memory_reg[63][19]_srl32_n_1 ;
  wire \memory_reg[63][1]_srl32__0_n_0 ;
  wire \memory_reg[63][1]_srl32_n_0 ;
  wire \memory_reg[63][1]_srl32_n_1 ;
  wire \memory_reg[63][20]_srl32__0_n_0 ;
  wire \memory_reg[63][20]_srl32_n_0 ;
  wire \memory_reg[63][20]_srl32_n_1 ;
  wire \memory_reg[63][21]_srl32__0_n_0 ;
  wire \memory_reg[63][21]_srl32_n_0 ;
  wire \memory_reg[63][21]_srl32_n_1 ;
  wire \memory_reg[63][22]_srl32__0_n_0 ;
  wire \memory_reg[63][22]_srl32_n_0 ;
  wire \memory_reg[63][22]_srl32_n_1 ;
  wire \memory_reg[63][23]_srl32__0_n_0 ;
  wire \memory_reg[63][23]_srl32_n_0 ;
  wire \memory_reg[63][23]_srl32_n_1 ;
  wire \memory_reg[63][24]_srl32__0_n_0 ;
  wire \memory_reg[63][24]_srl32_n_0 ;
  wire \memory_reg[63][24]_srl32_n_1 ;
  wire \memory_reg[63][25]_srl32__0_n_0 ;
  wire \memory_reg[63][25]_srl32_n_0 ;
  wire \memory_reg[63][25]_srl32_n_1 ;
  wire \memory_reg[63][26]_srl32__0_n_0 ;
  wire \memory_reg[63][26]_srl32_n_0 ;
  wire \memory_reg[63][26]_srl32_n_1 ;
  wire \memory_reg[63][27]_srl32__0_n_0 ;
  wire \memory_reg[63][27]_srl32_n_0 ;
  wire \memory_reg[63][27]_srl32_n_1 ;
  wire \memory_reg[63][28]_srl32__0_n_0 ;
  wire \memory_reg[63][28]_srl32_n_0 ;
  wire \memory_reg[63][28]_srl32_n_1 ;
  wire \memory_reg[63][29]_srl32__0_n_0 ;
  wire \memory_reg[63][29]_srl32_n_0 ;
  wire \memory_reg[63][29]_srl32_n_1 ;
  wire \memory_reg[63][2]_srl32__0_n_0 ;
  wire \memory_reg[63][2]_srl32_n_0 ;
  wire \memory_reg[63][2]_srl32_n_1 ;
  wire \memory_reg[63][30]_srl32__0_n_0 ;
  wire \memory_reg[63][30]_srl32_n_0 ;
  wire \memory_reg[63][30]_srl32_n_1 ;
  wire \memory_reg[63][31]_srl32__0_n_0 ;
  wire \memory_reg[63][31]_srl32_n_0 ;
  wire \memory_reg[63][31]_srl32_n_1 ;
  wire \memory_reg[63][32]_srl32__0_n_0 ;
  wire \memory_reg[63][32]_srl32_n_0 ;
  wire \memory_reg[63][32]_srl32_n_1 ;
  wire \memory_reg[63][33]_srl32__0_n_0 ;
  wire \memory_reg[63][33]_srl32_n_0 ;
  wire \memory_reg[63][33]_srl32_n_1 ;
  wire \memory_reg[63][34]_srl32__0_n_0 ;
  wire \memory_reg[63][34]_srl32_n_0 ;
  wire \memory_reg[63][34]_srl32_n_1 ;
  wire \memory_reg[63][35]_srl32__0_n_0 ;
  wire \memory_reg[63][35]_srl32_n_0 ;
  wire \memory_reg[63][35]_srl32_n_1 ;
  wire \memory_reg[63][36]_srl32__0_n_0 ;
  wire \memory_reg[63][36]_srl32_n_0 ;
  wire \memory_reg[63][36]_srl32_n_1 ;
  wire \memory_reg[63][37]_srl32__0_n_0 ;
  wire \memory_reg[63][37]_srl32_n_0 ;
  wire \memory_reg[63][37]_srl32_n_1 ;
  wire \memory_reg[63][38]_srl32__0_n_0 ;
  wire \memory_reg[63][38]_srl32_n_0 ;
  wire \memory_reg[63][38]_srl32_n_1 ;
  wire \memory_reg[63][39]_srl32__0_n_0 ;
  wire \memory_reg[63][39]_srl32_n_0 ;
  wire \memory_reg[63][39]_srl32_n_1 ;
  wire \memory_reg[63][3]_srl32__0_n_0 ;
  wire \memory_reg[63][3]_srl32_n_0 ;
  wire \memory_reg[63][3]_srl32_n_1 ;
  wire \memory_reg[63][40]_srl32__0_n_0 ;
  wire \memory_reg[63][40]_srl32_n_0 ;
  wire \memory_reg[63][40]_srl32_n_1 ;
  wire \memory_reg[63][41]_srl32__0_n_0 ;
  wire \memory_reg[63][41]_srl32_n_0 ;
  wire \memory_reg[63][41]_srl32_n_1 ;
  wire \memory_reg[63][42]_srl32__0_n_0 ;
  wire \memory_reg[63][42]_srl32_n_0 ;
  wire \memory_reg[63][42]_srl32_n_1 ;
  wire \memory_reg[63][43]_srl32__0_n_0 ;
  wire \memory_reg[63][43]_srl32_n_0 ;
  wire \memory_reg[63][43]_srl32_n_1 ;
  wire \memory_reg[63][44]_srl32__0_n_0 ;
  wire \memory_reg[63][44]_srl32_n_0 ;
  wire \memory_reg[63][44]_srl32_n_1 ;
  wire \memory_reg[63][45]_srl32__0_n_0 ;
  wire \memory_reg[63][45]_srl32_n_0 ;
  wire \memory_reg[63][45]_srl32_n_1 ;
  wire \memory_reg[63][46]_srl32__0_n_0 ;
  wire \memory_reg[63][46]_srl32_n_0 ;
  wire \memory_reg[63][46]_srl32_n_1 ;
  wire \memory_reg[63][47]_srl32__0_n_0 ;
  wire \memory_reg[63][47]_srl32_n_0 ;
  wire \memory_reg[63][47]_srl32_n_1 ;
  wire \memory_reg[63][48]_srl32__0_n_0 ;
  wire \memory_reg[63][48]_srl32_n_0 ;
  wire \memory_reg[63][48]_srl32_n_1 ;
  wire \memory_reg[63][49]_srl32__0_n_0 ;
  wire \memory_reg[63][49]_srl32_n_0 ;
  wire \memory_reg[63][49]_srl32_n_1 ;
  wire \memory_reg[63][4]_srl32__0_n_0 ;
  wire \memory_reg[63][4]_srl32_n_0 ;
  wire \memory_reg[63][4]_srl32_n_1 ;
  wire \memory_reg[63][50]_srl32__0_n_0 ;
  wire \memory_reg[63][50]_srl32_n_0 ;
  wire \memory_reg[63][50]_srl32_n_1 ;
  wire \memory_reg[63][51]_srl32__0_n_0 ;
  wire \memory_reg[63][51]_srl32_n_0 ;
  wire \memory_reg[63][51]_srl32_n_1 ;
  wire \memory_reg[63][52]_srl32__0_n_0 ;
  wire \memory_reg[63][52]_srl32_n_0 ;
  wire \memory_reg[63][52]_srl32_n_1 ;
  wire \memory_reg[63][53]_srl32__0_n_0 ;
  wire \memory_reg[63][53]_srl32_n_0 ;
  wire \memory_reg[63][53]_srl32_n_1 ;
  wire \memory_reg[63][54]_srl32__0_n_0 ;
  wire \memory_reg[63][54]_srl32_n_0 ;
  wire \memory_reg[63][54]_srl32_n_1 ;
  wire \memory_reg[63][55]_srl32__0_n_0 ;
  wire \memory_reg[63][55]_srl32_n_0 ;
  wire \memory_reg[63][55]_srl32_n_1 ;
  wire \memory_reg[63][56]_srl32__0_n_0 ;
  wire \memory_reg[63][56]_srl32_n_0 ;
  wire \memory_reg[63][56]_srl32_n_1 ;
  wire \memory_reg[63][57]_srl32__0_n_0 ;
  wire \memory_reg[63][57]_srl32_n_0 ;
  wire \memory_reg[63][57]_srl32_n_1 ;
  wire \memory_reg[63][58]_srl32__0_n_0 ;
  wire \memory_reg[63][58]_srl32_n_0 ;
  wire \memory_reg[63][58]_srl32_n_1 ;
  wire \memory_reg[63][59]_srl32__0_n_0 ;
  wire \memory_reg[63][59]_srl32_n_0 ;
  wire \memory_reg[63][59]_srl32_n_1 ;
  wire \memory_reg[63][5]_srl32__0_n_0 ;
  wire \memory_reg[63][5]_srl32_n_0 ;
  wire \memory_reg[63][5]_srl32_n_1 ;
  wire \memory_reg[63][60]_srl32__0_n_0 ;
  wire \memory_reg[63][60]_srl32_n_0 ;
  wire \memory_reg[63][60]_srl32_n_1 ;
  wire \memory_reg[63][61]_srl32__0_n_0 ;
  wire \memory_reg[63][61]_srl32_n_0 ;
  wire \memory_reg[63][61]_srl32_n_1 ;
  wire \memory_reg[63][62]_srl32__0_n_0 ;
  wire \memory_reg[63][62]_srl32_n_0 ;
  wire \memory_reg[63][62]_srl32_n_1 ;
  wire \memory_reg[63][63]_srl32__0_n_0 ;
  wire \memory_reg[63][63]_srl32_n_0 ;
  wire \memory_reg[63][63]_srl32_n_1 ;
  wire \memory_reg[63][64]_srl32__0_n_0 ;
  wire \memory_reg[63][64]_srl32_n_0 ;
  wire \memory_reg[63][64]_srl32_n_1 ;
  wire \memory_reg[63][6]_srl32__0_n_0 ;
  wire \memory_reg[63][6]_srl32_n_0 ;
  wire \memory_reg[63][6]_srl32_n_1 ;
  wire \memory_reg[63][7]_srl32__0_n_0 ;
  wire \memory_reg[63][7]_srl32_n_0 ;
  wire \memory_reg[63][7]_srl32_n_1 ;
  wire \memory_reg[63][8]_srl32__0_n_0 ;
  wire \memory_reg[63][8]_srl32_n_0 ;
  wire \memory_reg[63][8]_srl32_n_1 ;
  wire \memory_reg[63][9]_srl32__0_n_0 ;
  wire \memory_reg[63][9]_srl32_n_0 ;
  wire \memory_reg[63][9]_srl32_n_1 ;
  wire [1:0]out;
  wire r_push_reg;
  wire rd_last_r_reg;
  wire rd_last_r_reg_0;
  wire rd_last_r_reg_1;
  wire [0:0]\read_fifo.fifo_out_data_r_reg[5] ;
  wire rready_d3;
  wire sel;
  wire \state_reg[0]_rep ;
  wire \storage_data2[70]_i_3_n_0 ;
  wire [64:0]\storage_data2_reg[66] ;
  wire tr_rden0;
  wire [1:0]\trans_buf_out_r_reg[1] ;
  wire [3:1]\NLW_cnt_read_reg[6]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_cnt_read_reg[6]_i_2_O_UNCONNECTED ;
  wire \NLW_memory_reg[63][0]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][10]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][11]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][12]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][13]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][14]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][15]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][16]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][17]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][18]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][19]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][1]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][20]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][21]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][22]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][23]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][24]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][25]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][26]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][27]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][28]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][29]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][2]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][30]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][31]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][32]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][33]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][34]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][35]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][36]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][37]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][38]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][39]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][3]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][40]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][41]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][42]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][43]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][44]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][45]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][46]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][47]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][48]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][49]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][4]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][50]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][51]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][52]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][53]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][54]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][55]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][56]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][57]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][58]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][59]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][5]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][60]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][61]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][62]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][63]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][64]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][6]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][7]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][8]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[63][9]_srl32__0_Q31_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFF8FFF7F080F0800)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(rd_last_r_reg_1),
        .I1(rd_last_r_reg_0),
        .I2(out[0]),
        .I3(out[1]),
        .I4(tr_rden0),
        .I5(in0[0]),
        .O(\FSM_sequential_state_reg[0] ));
  LUT6 #(
    .INIT(64'hF7F0F77F00700000)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(rd_last_r_reg_1),
        .I1(rd_last_r_reg_0),
        .I2(out[0]),
        .I3(out[1]),
        .I4(tr_rden0),
        .I5(in0[1]),
        .O(\FSM_sequential_state_reg[1] ));
  LUT5 #(
    .INIT(32'h0000FFB8)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(\trans_buf_out_r_reg[1] [0]),
        .I1(rd_last_r_reg_1),
        .I2(\trans_buf_out_r_reg[1] [1]),
        .I3(rready_d3),
        .I4(\FSM_sequential_state[1]_i_4_n_0 ),
        .O(rd_last_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair705" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_sequential_state[1]_i_4 
       (.I0(\storage_data2[70]_i_3_n_0 ),
        .I1(cnt_read_reg__1[0]),
        .I2(cnt_read_reg__0),
        .O(\FSM_sequential_state[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    axready_i_4__0
       (.I0(cnt_read_reg__0),
        .I1(cnt_read_reg__1[5]),
        .I2(cnt_read_reg__1[4]),
        .I3(cnt_read_reg__1[3]),
        .I4(Q),
        .I5(cnt_read_reg__1[2]),
        .O(r_push_reg));
  (* SOFT_HLUTNM = "soft_lutpair705" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \cnt_read[0]_i_1 
       (.I0(cnt_read_reg__1[0]),
        .O(\cnt_read[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cnt_read[4]_i_2 
       (.I0(Q),
        .O(\cnt_read[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_read[4]_i_3 
       (.I0(cnt_read_reg__1[3]),
        .I1(cnt_read_reg__1[4]),
        .O(\cnt_read[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_read[4]_i_4 
       (.I0(cnt_read_reg__1[2]),
        .I1(cnt_read_reg__1[3]),
        .O(\cnt_read[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_read[4]_i_5 
       (.I0(Q),
        .I1(cnt_read_reg__1[2]),
        .O(\cnt_read[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_read[6]_i_3 
       (.I0(cnt_read_reg__1[5]),
        .I1(cnt_read_reg__0),
        .O(\cnt_read[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_read[6]_i_4 
       (.I0(cnt_read_reg__1[4]),
        .I1(cnt_read_reg__1[5]),
        .O(\cnt_read[6]_i_4_n_0 ));
  FDSE \cnt_read_reg[0] 
       (.C(CLK),
        .CE(\read_fifo.fifo_out_data_r_reg[5] ),
        .D(\cnt_read[0]_i_1_n_0 ),
        .Q(cnt_read_reg__1[0]),
        .S(SS));
  FDSE \cnt_read_reg[1] 
       (.C(CLK),
        .CE(\read_fifo.fifo_out_data_r_reg[5] ),
        .D(\cnt_read_reg[4]_i_1_n_7 ),
        .Q(Q),
        .S(SS));
  FDSE \cnt_read_reg[2] 
       (.C(CLK),
        .CE(\read_fifo.fifo_out_data_r_reg[5] ),
        .D(\cnt_read_reg[4]_i_1_n_6 ),
        .Q(cnt_read_reg__1[2]),
        .S(SS));
  FDSE \cnt_read_reg[3] 
       (.C(CLK),
        .CE(\read_fifo.fifo_out_data_r_reg[5] ),
        .D(\cnt_read_reg[4]_i_1_n_5 ),
        .Q(cnt_read_reg__1[3]),
        .S(SS));
  FDSE \cnt_read_reg[4] 
       (.C(CLK),
        .CE(\read_fifo.fifo_out_data_r_reg[5] ),
        .D(\cnt_read_reg[4]_i_1_n_4 ),
        .Q(cnt_read_reg__1[4]),
        .S(SS));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \cnt_read_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\cnt_read_reg[4]_i_1_n_0 ,\cnt_read_reg[4]_i_1_n_1 ,\cnt_read_reg[4]_i_1_n_2 ,\cnt_read_reg[4]_i_1_n_3 }),
        .CYINIT(cnt_read_reg__1[0]),
        .DI({cnt_read_reg__1[3:2],Q,\cnt_read[4]_i_2_n_0 }),
        .O({\cnt_read_reg[4]_i_1_n_4 ,\cnt_read_reg[4]_i_1_n_5 ,\cnt_read_reg[4]_i_1_n_6 ,\cnt_read_reg[4]_i_1_n_7 }),
        .S({\cnt_read[4]_i_3_n_0 ,\cnt_read[4]_i_4_n_0 ,\cnt_read[4]_i_5_n_0 ,S}));
  FDSE \cnt_read_reg[5] 
       (.C(CLK),
        .CE(\read_fifo.fifo_out_data_r_reg[5] ),
        .D(\cnt_read_reg[6]_i_2_n_7 ),
        .Q(cnt_read_reg__1[5]),
        .S(SS));
  FDSE \cnt_read_reg[6] 
       (.C(CLK),
        .CE(\read_fifo.fifo_out_data_r_reg[5] ),
        .D(\cnt_read_reg[6]_i_2_n_6 ),
        .Q(cnt_read_reg__0),
        .S(SS));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \cnt_read_reg[6]_i_2 
       (.CI(\cnt_read_reg[4]_i_1_n_0 ),
        .CO({\NLW_cnt_read_reg[6]_i_2_CO_UNCONNECTED [3:1],\cnt_read_reg[6]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,cnt_read_reg__1[4]}),
        .O({\NLW_cnt_read_reg[6]_i_2_O_UNCONNECTED [3:2],\cnt_read_reg[6]_i_2_n_6 ,\cnt_read_reg[6]_i_2_n_7 }),
        .S({1'b0,1'b0,\cnt_read[6]_i_3_n_0 ,\cnt_read[6]_i_4_n_0 }));
  MUXF7 \memory_reg[63][0]_mux 
       (.I0(\memory_reg[63][0]_srl32_n_0 ),
        .I1(\memory_reg[63][0]_srl32__0_n_0 ),
        .O(\storage_data2_reg[66] [1]),
        .S(cnt_read_reg__1[5]));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][0]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][0]_srl32 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(in[0]),
        .Q(\memory_reg[63][0]_srl32_n_0 ),
        .Q31(\memory_reg[63][0]_srl32_n_1 ));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][0]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][0]_srl32__0 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(\memory_reg[63][0]_srl32_n_1 ),
        .Q(\memory_reg[63][0]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][0]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][10]_mux 
       (.I0(\memory_reg[63][10]_srl32_n_0 ),
        .I1(\memory_reg[63][10]_srl32__0_n_0 ),
        .O(\storage_data2_reg[66] [11]),
        .S(cnt_read_reg__1[5]));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][10]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][10]_srl32 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(in[10]),
        .Q(\memory_reg[63][10]_srl32_n_0 ),
        .Q31(\memory_reg[63][10]_srl32_n_1 ));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][10]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][10]_srl32__0 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(\memory_reg[63][10]_srl32_n_1 ),
        .Q(\memory_reg[63][10]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][10]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][11]_mux 
       (.I0(\memory_reg[63][11]_srl32_n_0 ),
        .I1(\memory_reg[63][11]_srl32__0_n_0 ),
        .O(\storage_data2_reg[66] [12]),
        .S(cnt_read_reg__1[5]));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][11]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][11]_srl32 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(in[11]),
        .Q(\memory_reg[63][11]_srl32_n_0 ),
        .Q31(\memory_reg[63][11]_srl32_n_1 ));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][11]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][11]_srl32__0 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(\memory_reg[63][11]_srl32_n_1 ),
        .Q(\memory_reg[63][11]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][11]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][12]_mux 
       (.I0(\memory_reg[63][12]_srl32_n_0 ),
        .I1(\memory_reg[63][12]_srl32__0_n_0 ),
        .O(\storage_data2_reg[66] [13]),
        .S(cnt_read_reg__1[5]));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][12]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][12]_srl32 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(in[12]),
        .Q(\memory_reg[63][12]_srl32_n_0 ),
        .Q31(\memory_reg[63][12]_srl32_n_1 ));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][12]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][12]_srl32__0 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(\memory_reg[63][12]_srl32_n_1 ),
        .Q(\memory_reg[63][12]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][12]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][13]_mux 
       (.I0(\memory_reg[63][13]_srl32_n_0 ),
        .I1(\memory_reg[63][13]_srl32__0_n_0 ),
        .O(\storage_data2_reg[66] [14]),
        .S(cnt_read_reg__1[5]));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][13]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][13]_srl32 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(in[13]),
        .Q(\memory_reg[63][13]_srl32_n_0 ),
        .Q31(\memory_reg[63][13]_srl32_n_1 ));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][13]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][13]_srl32__0 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(\memory_reg[63][13]_srl32_n_1 ),
        .Q(\memory_reg[63][13]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][13]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][14]_mux 
       (.I0(\memory_reg[63][14]_srl32_n_0 ),
        .I1(\memory_reg[63][14]_srl32__0_n_0 ),
        .O(\storage_data2_reg[66] [15]),
        .S(cnt_read_reg__1[5]));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][14]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][14]_srl32 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(in[14]),
        .Q(\memory_reg[63][14]_srl32_n_0 ),
        .Q31(\memory_reg[63][14]_srl32_n_1 ));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][14]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][14]_srl32__0 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(\memory_reg[63][14]_srl32_n_1 ),
        .Q(\memory_reg[63][14]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][14]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][15]_mux 
       (.I0(\memory_reg[63][15]_srl32_n_0 ),
        .I1(\memory_reg[63][15]_srl32__0_n_0 ),
        .O(\storage_data2_reg[66] [16]),
        .S(cnt_read_reg__1[5]));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][15]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][15]_srl32 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(in[15]),
        .Q(\memory_reg[63][15]_srl32_n_0 ),
        .Q31(\memory_reg[63][15]_srl32_n_1 ));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][15]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][15]_srl32__0 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(\memory_reg[63][15]_srl32_n_1 ),
        .Q(\memory_reg[63][15]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][15]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][16]_mux 
       (.I0(\memory_reg[63][16]_srl32_n_0 ),
        .I1(\memory_reg[63][16]_srl32__0_n_0 ),
        .O(\storage_data2_reg[66] [17]),
        .S(cnt_read_reg__1[5]));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][16]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][16]_srl32 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(in[16]),
        .Q(\memory_reg[63][16]_srl32_n_0 ),
        .Q31(\memory_reg[63][16]_srl32_n_1 ));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][16]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][16]_srl32__0 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(\memory_reg[63][16]_srl32_n_1 ),
        .Q(\memory_reg[63][16]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][16]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][17]_mux 
       (.I0(\memory_reg[63][17]_srl32_n_0 ),
        .I1(\memory_reg[63][17]_srl32__0_n_0 ),
        .O(\storage_data2_reg[66] [18]),
        .S(cnt_read_reg__1[5]));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][17]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][17]_srl32 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(in[17]),
        .Q(\memory_reg[63][17]_srl32_n_0 ),
        .Q31(\memory_reg[63][17]_srl32_n_1 ));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][17]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][17]_srl32__0 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(\memory_reg[63][17]_srl32_n_1 ),
        .Q(\memory_reg[63][17]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][17]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][18]_mux 
       (.I0(\memory_reg[63][18]_srl32_n_0 ),
        .I1(\memory_reg[63][18]_srl32__0_n_0 ),
        .O(\storage_data2_reg[66] [19]),
        .S(cnt_read_reg__1[5]));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][18]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][18]_srl32 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(in[18]),
        .Q(\memory_reg[63][18]_srl32_n_0 ),
        .Q31(\memory_reg[63][18]_srl32_n_1 ));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][18]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][18]_srl32__0 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(\memory_reg[63][18]_srl32_n_1 ),
        .Q(\memory_reg[63][18]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][18]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][19]_mux 
       (.I0(\memory_reg[63][19]_srl32_n_0 ),
        .I1(\memory_reg[63][19]_srl32__0_n_0 ),
        .O(\storage_data2_reg[66] [20]),
        .S(cnt_read_reg__1[5]));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][19]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][19]_srl32 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(in[19]),
        .Q(\memory_reg[63][19]_srl32_n_0 ),
        .Q31(\memory_reg[63][19]_srl32_n_1 ));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][19]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][19]_srl32__0 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(\memory_reg[63][19]_srl32_n_1 ),
        .Q(\memory_reg[63][19]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][19]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][1]_mux 
       (.I0(\memory_reg[63][1]_srl32_n_0 ),
        .I1(\memory_reg[63][1]_srl32__0_n_0 ),
        .O(\storage_data2_reg[66] [2]),
        .S(cnt_read_reg__1[5]));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][1]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][1]_srl32 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(in[1]),
        .Q(\memory_reg[63][1]_srl32_n_0 ),
        .Q31(\memory_reg[63][1]_srl32_n_1 ));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][1]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][1]_srl32__0 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(\memory_reg[63][1]_srl32_n_1 ),
        .Q(\memory_reg[63][1]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][1]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][20]_mux 
       (.I0(\memory_reg[63][20]_srl32_n_0 ),
        .I1(\memory_reg[63][20]_srl32__0_n_0 ),
        .O(\storage_data2_reg[66] [21]),
        .S(cnt_read_reg__1[5]));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][20]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][20]_srl32 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(in[20]),
        .Q(\memory_reg[63][20]_srl32_n_0 ),
        .Q31(\memory_reg[63][20]_srl32_n_1 ));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][20]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][20]_srl32__0 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(\memory_reg[63][20]_srl32_n_1 ),
        .Q(\memory_reg[63][20]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][20]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][21]_mux 
       (.I0(\memory_reg[63][21]_srl32_n_0 ),
        .I1(\memory_reg[63][21]_srl32__0_n_0 ),
        .O(\storage_data2_reg[66] [22]),
        .S(cnt_read_reg__1[5]));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][21]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][21]_srl32 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(in[21]),
        .Q(\memory_reg[63][21]_srl32_n_0 ),
        .Q31(\memory_reg[63][21]_srl32_n_1 ));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][21]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][21]_srl32__0 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(\memory_reg[63][21]_srl32_n_1 ),
        .Q(\memory_reg[63][21]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][21]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][22]_mux 
       (.I0(\memory_reg[63][22]_srl32_n_0 ),
        .I1(\memory_reg[63][22]_srl32__0_n_0 ),
        .O(\storage_data2_reg[66] [23]),
        .S(cnt_read_reg__1[5]));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][22]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][22]_srl32 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(in[22]),
        .Q(\memory_reg[63][22]_srl32_n_0 ),
        .Q31(\memory_reg[63][22]_srl32_n_1 ));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][22]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][22]_srl32__0 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(\memory_reg[63][22]_srl32_n_1 ),
        .Q(\memory_reg[63][22]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][22]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][23]_mux 
       (.I0(\memory_reg[63][23]_srl32_n_0 ),
        .I1(\memory_reg[63][23]_srl32__0_n_0 ),
        .O(\storage_data2_reg[66] [24]),
        .S(cnt_read_reg__1[5]));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][23]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][23]_srl32 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(in[23]),
        .Q(\memory_reg[63][23]_srl32_n_0 ),
        .Q31(\memory_reg[63][23]_srl32_n_1 ));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][23]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][23]_srl32__0 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(\memory_reg[63][23]_srl32_n_1 ),
        .Q(\memory_reg[63][23]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][23]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][24]_mux 
       (.I0(\memory_reg[63][24]_srl32_n_0 ),
        .I1(\memory_reg[63][24]_srl32__0_n_0 ),
        .O(\storage_data2_reg[66] [25]),
        .S(cnt_read_reg__1[5]));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][24]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][24]_srl32 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(in[24]),
        .Q(\memory_reg[63][24]_srl32_n_0 ),
        .Q31(\memory_reg[63][24]_srl32_n_1 ));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][24]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][24]_srl32__0 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(\memory_reg[63][24]_srl32_n_1 ),
        .Q(\memory_reg[63][24]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][24]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][25]_mux 
       (.I0(\memory_reg[63][25]_srl32_n_0 ),
        .I1(\memory_reg[63][25]_srl32__0_n_0 ),
        .O(\storage_data2_reg[66] [26]),
        .S(cnt_read_reg__1[5]));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][25]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][25]_srl32 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(in[25]),
        .Q(\memory_reg[63][25]_srl32_n_0 ),
        .Q31(\memory_reg[63][25]_srl32_n_1 ));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][25]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][25]_srl32__0 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(\memory_reg[63][25]_srl32_n_1 ),
        .Q(\memory_reg[63][25]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][25]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][26]_mux 
       (.I0(\memory_reg[63][26]_srl32_n_0 ),
        .I1(\memory_reg[63][26]_srl32__0_n_0 ),
        .O(\storage_data2_reg[66] [27]),
        .S(cnt_read_reg__1[5]));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][26]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][26]_srl32 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(in[26]),
        .Q(\memory_reg[63][26]_srl32_n_0 ),
        .Q31(\memory_reg[63][26]_srl32_n_1 ));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][26]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][26]_srl32__0 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(\memory_reg[63][26]_srl32_n_1 ),
        .Q(\memory_reg[63][26]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][26]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][27]_mux 
       (.I0(\memory_reg[63][27]_srl32_n_0 ),
        .I1(\memory_reg[63][27]_srl32__0_n_0 ),
        .O(\storage_data2_reg[66] [28]),
        .S(cnt_read_reg__1[5]));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][27]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][27]_srl32 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(in[27]),
        .Q(\memory_reg[63][27]_srl32_n_0 ),
        .Q31(\memory_reg[63][27]_srl32_n_1 ));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][27]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][27]_srl32__0 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(\memory_reg[63][27]_srl32_n_1 ),
        .Q(\memory_reg[63][27]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][27]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][28]_mux 
       (.I0(\memory_reg[63][28]_srl32_n_0 ),
        .I1(\memory_reg[63][28]_srl32__0_n_0 ),
        .O(\storage_data2_reg[66] [29]),
        .S(cnt_read_reg__1[5]));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][28]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][28]_srl32 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(in[28]),
        .Q(\memory_reg[63][28]_srl32_n_0 ),
        .Q31(\memory_reg[63][28]_srl32_n_1 ));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][28]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][28]_srl32__0 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(\memory_reg[63][28]_srl32_n_1 ),
        .Q(\memory_reg[63][28]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][28]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][29]_mux 
       (.I0(\memory_reg[63][29]_srl32_n_0 ),
        .I1(\memory_reg[63][29]_srl32__0_n_0 ),
        .O(\storage_data2_reg[66] [30]),
        .S(cnt_read_reg__1[5]));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][29]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][29]_srl32 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(in[29]),
        .Q(\memory_reg[63][29]_srl32_n_0 ),
        .Q31(\memory_reg[63][29]_srl32_n_1 ));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][29]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][29]_srl32__0 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(\memory_reg[63][29]_srl32_n_1 ),
        .Q(\memory_reg[63][29]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][29]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][2]_mux 
       (.I0(\memory_reg[63][2]_srl32_n_0 ),
        .I1(\memory_reg[63][2]_srl32__0_n_0 ),
        .O(\storage_data2_reg[66] [3]),
        .S(cnt_read_reg__1[5]));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][2]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][2]_srl32 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(in[2]),
        .Q(\memory_reg[63][2]_srl32_n_0 ),
        .Q31(\memory_reg[63][2]_srl32_n_1 ));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][2]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][2]_srl32__0 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(\memory_reg[63][2]_srl32_n_1 ),
        .Q(\memory_reg[63][2]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][2]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][30]_mux 
       (.I0(\memory_reg[63][30]_srl32_n_0 ),
        .I1(\memory_reg[63][30]_srl32__0_n_0 ),
        .O(\storage_data2_reg[66] [31]),
        .S(cnt_read_reg__1[5]));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][30]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][30]_srl32 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(in[30]),
        .Q(\memory_reg[63][30]_srl32_n_0 ),
        .Q31(\memory_reg[63][30]_srl32_n_1 ));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][30]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][30]_srl32__0 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(\memory_reg[63][30]_srl32_n_1 ),
        .Q(\memory_reg[63][30]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][30]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][31]_mux 
       (.I0(\memory_reg[63][31]_srl32_n_0 ),
        .I1(\memory_reg[63][31]_srl32__0_n_0 ),
        .O(\storage_data2_reg[66] [32]),
        .S(cnt_read_reg__1[5]));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][31]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][31]_srl32 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(in[31]),
        .Q(\memory_reg[63][31]_srl32_n_0 ),
        .Q31(\memory_reg[63][31]_srl32_n_1 ));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][31]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][31]_srl32__0 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(\memory_reg[63][31]_srl32_n_1 ),
        .Q(\memory_reg[63][31]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][31]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][32]_mux 
       (.I0(\memory_reg[63][32]_srl32_n_0 ),
        .I1(\memory_reg[63][32]_srl32__0_n_0 ),
        .O(\storage_data2_reg[66] [33]),
        .S(cnt_read_reg__1[5]));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][32]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][32]_srl32 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(in[32]),
        .Q(\memory_reg[63][32]_srl32_n_0 ),
        .Q31(\memory_reg[63][32]_srl32_n_1 ));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][32]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][32]_srl32__0 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(\memory_reg[63][32]_srl32_n_1 ),
        .Q(\memory_reg[63][32]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][32]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][33]_mux 
       (.I0(\memory_reg[63][33]_srl32_n_0 ),
        .I1(\memory_reg[63][33]_srl32__0_n_0 ),
        .O(\storage_data2_reg[66] [34]),
        .S(cnt_read_reg__1[5]));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][33]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][33]_srl32 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(in[33]),
        .Q(\memory_reg[63][33]_srl32_n_0 ),
        .Q31(\memory_reg[63][33]_srl32_n_1 ));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][33]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][33]_srl32__0 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(\memory_reg[63][33]_srl32_n_1 ),
        .Q(\memory_reg[63][33]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][33]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][34]_mux 
       (.I0(\memory_reg[63][34]_srl32_n_0 ),
        .I1(\memory_reg[63][34]_srl32__0_n_0 ),
        .O(\storage_data2_reg[66] [35]),
        .S(cnt_read_reg__1[5]));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][34]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][34]_srl32 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(in[34]),
        .Q(\memory_reg[63][34]_srl32_n_0 ),
        .Q31(\memory_reg[63][34]_srl32_n_1 ));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][34]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][34]_srl32__0 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(\memory_reg[63][34]_srl32_n_1 ),
        .Q(\memory_reg[63][34]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][34]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][35]_mux 
       (.I0(\memory_reg[63][35]_srl32_n_0 ),
        .I1(\memory_reg[63][35]_srl32__0_n_0 ),
        .O(\storage_data2_reg[66] [36]),
        .S(cnt_read_reg__1[5]));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][35]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][35]_srl32 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(in[35]),
        .Q(\memory_reg[63][35]_srl32_n_0 ),
        .Q31(\memory_reg[63][35]_srl32_n_1 ));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][35]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][35]_srl32__0 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(\memory_reg[63][35]_srl32_n_1 ),
        .Q(\memory_reg[63][35]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][35]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][36]_mux 
       (.I0(\memory_reg[63][36]_srl32_n_0 ),
        .I1(\memory_reg[63][36]_srl32__0_n_0 ),
        .O(\storage_data2_reg[66] [37]),
        .S(cnt_read_reg__1[5]));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][36]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][36]_srl32 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(in[36]),
        .Q(\memory_reg[63][36]_srl32_n_0 ),
        .Q31(\memory_reg[63][36]_srl32_n_1 ));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][36]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][36]_srl32__0 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(\memory_reg[63][36]_srl32_n_1 ),
        .Q(\memory_reg[63][36]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][36]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][37]_mux 
       (.I0(\memory_reg[63][37]_srl32_n_0 ),
        .I1(\memory_reg[63][37]_srl32__0_n_0 ),
        .O(\storage_data2_reg[66] [38]),
        .S(cnt_read_reg__1[5]));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][37]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][37]_srl32 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(in[37]),
        .Q(\memory_reg[63][37]_srl32_n_0 ),
        .Q31(\memory_reg[63][37]_srl32_n_1 ));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][37]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][37]_srl32__0 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(\memory_reg[63][37]_srl32_n_1 ),
        .Q(\memory_reg[63][37]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][37]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][38]_mux 
       (.I0(\memory_reg[63][38]_srl32_n_0 ),
        .I1(\memory_reg[63][38]_srl32__0_n_0 ),
        .O(\storage_data2_reg[66] [39]),
        .S(cnt_read_reg__1[5]));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][38]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][38]_srl32 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(in[38]),
        .Q(\memory_reg[63][38]_srl32_n_0 ),
        .Q31(\memory_reg[63][38]_srl32_n_1 ));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][38]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][38]_srl32__0 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(\memory_reg[63][38]_srl32_n_1 ),
        .Q(\memory_reg[63][38]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][38]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][39]_mux 
       (.I0(\memory_reg[63][39]_srl32_n_0 ),
        .I1(\memory_reg[63][39]_srl32__0_n_0 ),
        .O(\storage_data2_reg[66] [40]),
        .S(cnt_read_reg__1[5]));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][39]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][39]_srl32 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(in[39]),
        .Q(\memory_reg[63][39]_srl32_n_0 ),
        .Q31(\memory_reg[63][39]_srl32_n_1 ));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][39]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][39]_srl32__0 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(\memory_reg[63][39]_srl32_n_1 ),
        .Q(\memory_reg[63][39]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][39]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][3]_mux 
       (.I0(\memory_reg[63][3]_srl32_n_0 ),
        .I1(\memory_reg[63][3]_srl32__0_n_0 ),
        .O(\storage_data2_reg[66] [4]),
        .S(cnt_read_reg__1[5]));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][3]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][3]_srl32 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(in[3]),
        .Q(\memory_reg[63][3]_srl32_n_0 ),
        .Q31(\memory_reg[63][3]_srl32_n_1 ));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][3]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][3]_srl32__0 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(\memory_reg[63][3]_srl32_n_1 ),
        .Q(\memory_reg[63][3]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][3]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][40]_mux 
       (.I0(\memory_reg[63][40]_srl32_n_0 ),
        .I1(\memory_reg[63][40]_srl32__0_n_0 ),
        .O(\storage_data2_reg[66] [41]),
        .S(cnt_read_reg__1[5]));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][40]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][40]_srl32 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(in[40]),
        .Q(\memory_reg[63][40]_srl32_n_0 ),
        .Q31(\memory_reg[63][40]_srl32_n_1 ));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][40]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][40]_srl32__0 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(\memory_reg[63][40]_srl32_n_1 ),
        .Q(\memory_reg[63][40]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][40]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][41]_mux 
       (.I0(\memory_reg[63][41]_srl32_n_0 ),
        .I1(\memory_reg[63][41]_srl32__0_n_0 ),
        .O(\storage_data2_reg[66] [42]),
        .S(cnt_read_reg__1[5]));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][41]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][41]_srl32 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(in[41]),
        .Q(\memory_reg[63][41]_srl32_n_0 ),
        .Q31(\memory_reg[63][41]_srl32_n_1 ));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][41]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][41]_srl32__0 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(\memory_reg[63][41]_srl32_n_1 ),
        .Q(\memory_reg[63][41]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][41]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][42]_mux 
       (.I0(\memory_reg[63][42]_srl32_n_0 ),
        .I1(\memory_reg[63][42]_srl32__0_n_0 ),
        .O(\storage_data2_reg[66] [43]),
        .S(cnt_read_reg__1[5]));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][42]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][42]_srl32 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(in[42]),
        .Q(\memory_reg[63][42]_srl32_n_0 ),
        .Q31(\memory_reg[63][42]_srl32_n_1 ));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][42]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][42]_srl32__0 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(\memory_reg[63][42]_srl32_n_1 ),
        .Q(\memory_reg[63][42]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][42]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][43]_mux 
       (.I0(\memory_reg[63][43]_srl32_n_0 ),
        .I1(\memory_reg[63][43]_srl32__0_n_0 ),
        .O(\storage_data2_reg[66] [44]),
        .S(cnt_read_reg__1[5]));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][43]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][43]_srl32 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(in[43]),
        .Q(\memory_reg[63][43]_srl32_n_0 ),
        .Q31(\memory_reg[63][43]_srl32_n_1 ));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][43]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][43]_srl32__0 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(\memory_reg[63][43]_srl32_n_1 ),
        .Q(\memory_reg[63][43]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][43]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][44]_mux 
       (.I0(\memory_reg[63][44]_srl32_n_0 ),
        .I1(\memory_reg[63][44]_srl32__0_n_0 ),
        .O(\storage_data2_reg[66] [45]),
        .S(cnt_read_reg__1[5]));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][44]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][44]_srl32 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(in[44]),
        .Q(\memory_reg[63][44]_srl32_n_0 ),
        .Q31(\memory_reg[63][44]_srl32_n_1 ));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][44]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][44]_srl32__0 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(\memory_reg[63][44]_srl32_n_1 ),
        .Q(\memory_reg[63][44]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][44]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][45]_mux 
       (.I0(\memory_reg[63][45]_srl32_n_0 ),
        .I1(\memory_reg[63][45]_srl32__0_n_0 ),
        .O(\storage_data2_reg[66] [46]),
        .S(cnt_read_reg__1[5]));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][45]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][45]_srl32 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(in[45]),
        .Q(\memory_reg[63][45]_srl32_n_0 ),
        .Q31(\memory_reg[63][45]_srl32_n_1 ));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][45]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][45]_srl32__0 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(\memory_reg[63][45]_srl32_n_1 ),
        .Q(\memory_reg[63][45]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][45]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][46]_mux 
       (.I0(\memory_reg[63][46]_srl32_n_0 ),
        .I1(\memory_reg[63][46]_srl32__0_n_0 ),
        .O(\storage_data2_reg[66] [47]),
        .S(cnt_read_reg__1[5]));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][46]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][46]_srl32 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(in[46]),
        .Q(\memory_reg[63][46]_srl32_n_0 ),
        .Q31(\memory_reg[63][46]_srl32_n_1 ));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][46]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][46]_srl32__0 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(\memory_reg[63][46]_srl32_n_1 ),
        .Q(\memory_reg[63][46]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][46]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][47]_mux 
       (.I0(\memory_reg[63][47]_srl32_n_0 ),
        .I1(\memory_reg[63][47]_srl32__0_n_0 ),
        .O(\storage_data2_reg[66] [48]),
        .S(cnt_read_reg__1[5]));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][47]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][47]_srl32 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(in[47]),
        .Q(\memory_reg[63][47]_srl32_n_0 ),
        .Q31(\memory_reg[63][47]_srl32_n_1 ));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][47]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][47]_srl32__0 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(\memory_reg[63][47]_srl32_n_1 ),
        .Q(\memory_reg[63][47]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][47]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][48]_mux 
       (.I0(\memory_reg[63][48]_srl32_n_0 ),
        .I1(\memory_reg[63][48]_srl32__0_n_0 ),
        .O(\storage_data2_reg[66] [49]),
        .S(cnt_read_reg__1[5]));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][48]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][48]_srl32 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(in[48]),
        .Q(\memory_reg[63][48]_srl32_n_0 ),
        .Q31(\memory_reg[63][48]_srl32_n_1 ));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][48]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][48]_srl32__0 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(\memory_reg[63][48]_srl32_n_1 ),
        .Q(\memory_reg[63][48]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][48]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][49]_mux 
       (.I0(\memory_reg[63][49]_srl32_n_0 ),
        .I1(\memory_reg[63][49]_srl32__0_n_0 ),
        .O(\storage_data2_reg[66] [50]),
        .S(cnt_read_reg__1[5]));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][49]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][49]_srl32 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(in[49]),
        .Q(\memory_reg[63][49]_srl32_n_0 ),
        .Q31(\memory_reg[63][49]_srl32_n_1 ));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][49]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][49]_srl32__0 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(\memory_reg[63][49]_srl32_n_1 ),
        .Q(\memory_reg[63][49]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][49]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][4]_mux 
       (.I0(\memory_reg[63][4]_srl32_n_0 ),
        .I1(\memory_reg[63][4]_srl32__0_n_0 ),
        .O(\storage_data2_reg[66] [5]),
        .S(cnt_read_reg__1[5]));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][4]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][4]_srl32 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(in[4]),
        .Q(\memory_reg[63][4]_srl32_n_0 ),
        .Q31(\memory_reg[63][4]_srl32_n_1 ));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][4]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][4]_srl32__0 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(\memory_reg[63][4]_srl32_n_1 ),
        .Q(\memory_reg[63][4]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][4]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][50]_mux 
       (.I0(\memory_reg[63][50]_srl32_n_0 ),
        .I1(\memory_reg[63][50]_srl32__0_n_0 ),
        .O(\storage_data2_reg[66] [51]),
        .S(cnt_read_reg__1[5]));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][50]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][50]_srl32 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(in[50]),
        .Q(\memory_reg[63][50]_srl32_n_0 ),
        .Q31(\memory_reg[63][50]_srl32_n_1 ));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][50]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][50]_srl32__0 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(\memory_reg[63][50]_srl32_n_1 ),
        .Q(\memory_reg[63][50]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][50]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][51]_mux 
       (.I0(\memory_reg[63][51]_srl32_n_0 ),
        .I1(\memory_reg[63][51]_srl32__0_n_0 ),
        .O(\storage_data2_reg[66] [52]),
        .S(cnt_read_reg__1[5]));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][51]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][51]_srl32 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(in[51]),
        .Q(\memory_reg[63][51]_srl32_n_0 ),
        .Q31(\memory_reg[63][51]_srl32_n_1 ));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][51]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][51]_srl32__0 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(\memory_reg[63][51]_srl32_n_1 ),
        .Q(\memory_reg[63][51]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][51]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][52]_mux 
       (.I0(\memory_reg[63][52]_srl32_n_0 ),
        .I1(\memory_reg[63][52]_srl32__0_n_0 ),
        .O(\storage_data2_reg[66] [53]),
        .S(cnt_read_reg__1[5]));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][52]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][52]_srl32 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(in[52]),
        .Q(\memory_reg[63][52]_srl32_n_0 ),
        .Q31(\memory_reg[63][52]_srl32_n_1 ));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][52]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][52]_srl32__0 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(\memory_reg[63][52]_srl32_n_1 ),
        .Q(\memory_reg[63][52]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][52]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][53]_mux 
       (.I0(\memory_reg[63][53]_srl32_n_0 ),
        .I1(\memory_reg[63][53]_srl32__0_n_0 ),
        .O(\storage_data2_reg[66] [54]),
        .S(cnt_read_reg__1[5]));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][53]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][53]_srl32 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(in[53]),
        .Q(\memory_reg[63][53]_srl32_n_0 ),
        .Q31(\memory_reg[63][53]_srl32_n_1 ));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][53]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][53]_srl32__0 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(\memory_reg[63][53]_srl32_n_1 ),
        .Q(\memory_reg[63][53]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][53]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][54]_mux 
       (.I0(\memory_reg[63][54]_srl32_n_0 ),
        .I1(\memory_reg[63][54]_srl32__0_n_0 ),
        .O(\storage_data2_reg[66] [55]),
        .S(cnt_read_reg__1[5]));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][54]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][54]_srl32 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(in[54]),
        .Q(\memory_reg[63][54]_srl32_n_0 ),
        .Q31(\memory_reg[63][54]_srl32_n_1 ));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][54]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][54]_srl32__0 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(\memory_reg[63][54]_srl32_n_1 ),
        .Q(\memory_reg[63][54]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][54]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][55]_mux 
       (.I0(\memory_reg[63][55]_srl32_n_0 ),
        .I1(\memory_reg[63][55]_srl32__0_n_0 ),
        .O(\storage_data2_reg[66] [56]),
        .S(cnt_read_reg__1[5]));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][55]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][55]_srl32 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(in[55]),
        .Q(\memory_reg[63][55]_srl32_n_0 ),
        .Q31(\memory_reg[63][55]_srl32_n_1 ));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][55]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][55]_srl32__0 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(\memory_reg[63][55]_srl32_n_1 ),
        .Q(\memory_reg[63][55]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][55]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][56]_mux 
       (.I0(\memory_reg[63][56]_srl32_n_0 ),
        .I1(\memory_reg[63][56]_srl32__0_n_0 ),
        .O(\storage_data2_reg[66] [57]),
        .S(cnt_read_reg__1[5]));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][56]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][56]_srl32 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(in[56]),
        .Q(\memory_reg[63][56]_srl32_n_0 ),
        .Q31(\memory_reg[63][56]_srl32_n_1 ));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][56]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][56]_srl32__0 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(\memory_reg[63][56]_srl32_n_1 ),
        .Q(\memory_reg[63][56]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][56]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][57]_mux 
       (.I0(\memory_reg[63][57]_srl32_n_0 ),
        .I1(\memory_reg[63][57]_srl32__0_n_0 ),
        .O(\storage_data2_reg[66] [58]),
        .S(cnt_read_reg__1[5]));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][57]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][57]_srl32 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(in[57]),
        .Q(\memory_reg[63][57]_srl32_n_0 ),
        .Q31(\memory_reg[63][57]_srl32_n_1 ));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][57]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][57]_srl32__0 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(\memory_reg[63][57]_srl32_n_1 ),
        .Q(\memory_reg[63][57]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][57]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][58]_mux 
       (.I0(\memory_reg[63][58]_srl32_n_0 ),
        .I1(\memory_reg[63][58]_srl32__0_n_0 ),
        .O(\storage_data2_reg[66] [59]),
        .S(cnt_read_reg__1[5]));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][58]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][58]_srl32 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(in[58]),
        .Q(\memory_reg[63][58]_srl32_n_0 ),
        .Q31(\memory_reg[63][58]_srl32_n_1 ));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][58]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][58]_srl32__0 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(\memory_reg[63][58]_srl32_n_1 ),
        .Q(\memory_reg[63][58]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][58]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][59]_mux 
       (.I0(\memory_reg[63][59]_srl32_n_0 ),
        .I1(\memory_reg[63][59]_srl32__0_n_0 ),
        .O(\storage_data2_reg[66] [60]),
        .S(cnt_read_reg__1[5]));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][59]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][59]_srl32 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(in[59]),
        .Q(\memory_reg[63][59]_srl32_n_0 ),
        .Q31(\memory_reg[63][59]_srl32_n_1 ));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][59]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][59]_srl32__0 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(\memory_reg[63][59]_srl32_n_1 ),
        .Q(\memory_reg[63][59]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][59]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][5]_mux 
       (.I0(\memory_reg[63][5]_srl32_n_0 ),
        .I1(\memory_reg[63][5]_srl32__0_n_0 ),
        .O(\storage_data2_reg[66] [6]),
        .S(cnt_read_reg__1[5]));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][5]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][5]_srl32 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(in[5]),
        .Q(\memory_reg[63][5]_srl32_n_0 ),
        .Q31(\memory_reg[63][5]_srl32_n_1 ));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][5]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][5]_srl32__0 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(\memory_reg[63][5]_srl32_n_1 ),
        .Q(\memory_reg[63][5]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][5]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][60]_mux 
       (.I0(\memory_reg[63][60]_srl32_n_0 ),
        .I1(\memory_reg[63][60]_srl32__0_n_0 ),
        .O(\storage_data2_reg[66] [61]),
        .S(cnt_read_reg__1[5]));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][60]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][60]_srl32 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(in[60]),
        .Q(\memory_reg[63][60]_srl32_n_0 ),
        .Q31(\memory_reg[63][60]_srl32_n_1 ));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][60]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][60]_srl32__0 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(\memory_reg[63][60]_srl32_n_1 ),
        .Q(\memory_reg[63][60]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][60]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][61]_mux 
       (.I0(\memory_reg[63][61]_srl32_n_0 ),
        .I1(\memory_reg[63][61]_srl32__0_n_0 ),
        .O(\storage_data2_reg[66] [62]),
        .S(cnt_read_reg__1[5]));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][61]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][61]_srl32 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(in[61]),
        .Q(\memory_reg[63][61]_srl32_n_0 ),
        .Q31(\memory_reg[63][61]_srl32_n_1 ));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][61]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][61]_srl32__0 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(\memory_reg[63][61]_srl32_n_1 ),
        .Q(\memory_reg[63][61]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][61]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][62]_mux 
       (.I0(\memory_reg[63][62]_srl32_n_0 ),
        .I1(\memory_reg[63][62]_srl32__0_n_0 ),
        .O(\storage_data2_reg[66] [63]),
        .S(cnt_read_reg__1[5]));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][62]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][62]_srl32 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(in[62]),
        .Q(\memory_reg[63][62]_srl32_n_0 ),
        .Q31(\memory_reg[63][62]_srl32_n_1 ));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][62]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][62]_srl32__0 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(\memory_reg[63][62]_srl32_n_1 ),
        .Q(\memory_reg[63][62]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][62]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][63]_mux 
       (.I0(\memory_reg[63][63]_srl32_n_0 ),
        .I1(\memory_reg[63][63]_srl32__0_n_0 ),
        .O(\storage_data2_reg[66] [64]),
        .S(cnt_read_reg__1[5]));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][63]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][63]_srl32 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(in[63]),
        .Q(\memory_reg[63][63]_srl32_n_0 ),
        .Q31(\memory_reg[63][63]_srl32_n_1 ));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][63]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][63]_srl32__0 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(\memory_reg[63][63]_srl32_n_1 ),
        .Q(\memory_reg[63][63]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][63]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][64]_mux 
       (.I0(\memory_reg[63][64]_srl32_n_0 ),
        .I1(\memory_reg[63][64]_srl32__0_n_0 ),
        .O(\storage_data2_reg[66] [0]),
        .S(cnt_read_reg__1[5]));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][64]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][64]_srl32 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(1'b0),
        .Q(\memory_reg[63][64]_srl32_n_0 ),
        .Q31(\memory_reg[63][64]_srl32_n_1 ));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][64]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][64]_srl32__0 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(\memory_reg[63][64]_srl32_n_1 ),
        .Q(\memory_reg[63][64]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][64]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][6]_mux 
       (.I0(\memory_reg[63][6]_srl32_n_0 ),
        .I1(\memory_reg[63][6]_srl32__0_n_0 ),
        .O(\storage_data2_reg[66] [7]),
        .S(cnt_read_reg__1[5]));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][6]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][6]_srl32 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(in[6]),
        .Q(\memory_reg[63][6]_srl32_n_0 ),
        .Q31(\memory_reg[63][6]_srl32_n_1 ));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][6]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][6]_srl32__0 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(\memory_reg[63][6]_srl32_n_1 ),
        .Q(\memory_reg[63][6]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][6]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][7]_mux 
       (.I0(\memory_reg[63][7]_srl32_n_0 ),
        .I1(\memory_reg[63][7]_srl32__0_n_0 ),
        .O(\storage_data2_reg[66] [8]),
        .S(cnt_read_reg__1[5]));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][7]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][7]_srl32 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(in[7]),
        .Q(\memory_reg[63][7]_srl32_n_0 ),
        .Q31(\memory_reg[63][7]_srl32_n_1 ));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][7]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][7]_srl32__0 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(\memory_reg[63][7]_srl32_n_1 ),
        .Q(\memory_reg[63][7]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][7]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][8]_mux 
       (.I0(\memory_reg[63][8]_srl32_n_0 ),
        .I1(\memory_reg[63][8]_srl32__0_n_0 ),
        .O(\storage_data2_reg[66] [9]),
        .S(cnt_read_reg__1[5]));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][8]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][8]_srl32 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(in[8]),
        .Q(\memory_reg[63][8]_srl32_n_0 ),
        .Q31(\memory_reg[63][8]_srl32_n_1 ));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][8]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][8]_srl32__0 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(\memory_reg[63][8]_srl32_n_1 ),
        .Q(\memory_reg[63][8]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][8]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \memory_reg[63][9]_mux 
       (.I0(\memory_reg[63][9]_srl32_n_0 ),
        .I1(\memory_reg[63][9]_srl32__0_n_0 ),
        .O(\storage_data2_reg[66] [10]),
        .S(cnt_read_reg__1[5]));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][9]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][9]_srl32 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(in[9]),
        .Q(\memory_reg[63][9]_srl32_n_0 ),
        .Q31(\memory_reg[63][9]_srl32_n_1 ));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[63][9]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[63][9]_srl32__0 
       (.A({cnt_read_reg__1[4:2],Q,cnt_read_reg__1[0]}),
        .CE(sel),
        .CLK(CLK),
        .D(\memory_reg[63][9]_srl32_n_1 ),
        .Q(\memory_reg[63][9]_srl32__0_n_0 ),
        .Q31(\NLW_memory_reg[63][9]_srl32__0_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair704" *) 
  LUT2 #(
    .INIT(4'h6)) 
    rd_last_r_i_1
       (.I0(rd_last_r_reg_0),
        .I1(rd_last_r_reg_1),
        .O(rd_last_r_reg));
  LUT6 #(
    .INIT(64'hFFFFFF080808FF08)) 
    \storage_data2[70]_i_2 
       (.I0(cnt_read_reg__0),
        .I1(cnt_read_reg__1[0]),
        .I2(\storage_data2[70]_i_3_n_0 ),
        .I3(\trans_buf_out_r_reg[1] [1]),
        .I4(rd_last_r_reg_1),
        .I5(\trans_buf_out_r_reg[1] [0]),
        .O(\state_reg[0]_rep ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \storage_data2[70]_i_3 
       (.I0(cnt_read_reg__1[2]),
        .I1(Q),
        .I2(cnt_read_reg__1[3]),
        .I3(cnt_read_reg__1[4]),
        .I4(cnt_read_reg__1[5]),
        .O(\storage_data2[70]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair704" *) 
  LUT5 #(
    .INIT(32'h008088F0)) 
    \trans_buf_out_r[6]_i_1 
       (.I0(rd_last_r_reg_1),
        .I1(rd_last_r_reg_0),
        .I2(tr_rden0),
        .I3(out[1]),
        .I4(out[0]),
        .O(E));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_axi_mc_fifo" *) 
module ddr_axi_mig_7series_v2_4_axi_mc_fifo__parameterized1
   (E,
    tr_rden0,
    r_push_reg,
    D,
    \trans_buf_out_r1_reg[6] ,
    out,
    r_push,
    \cnt_read_reg[6] ,
    app_rdy,
    arvalid_int,
    Q,
    in,
    CLK,
    SS);
  output [0:0]E;
  output tr_rden0;
  output r_push_reg;
  output [6:0]D;
  output [6:0]\trans_buf_out_r1_reg[6] ;
  input [1:0]out;
  input r_push;
  input \cnt_read_reg[6] ;
  input app_rdy;
  input arvalid_int;
  input [6:0]Q;
  input [6:0]in;
  input CLK;
  input [0:0]SS;

  wire CLK;
  wire [6:0]D;
  wire [0:0]E;
  wire [6:0]Q;
  wire [0:0]SS;
  wire app_rdy;
  wire arvalid_int;
  wire axready_i_5__0_n_0;
  wire \cnt_read[0]_i_1__0_n_0 ;
  wire \cnt_read[1]_i_1__0_n_0 ;
  wire \cnt_read[2]_i_1__0_n_0 ;
  wire \cnt_read[3]_i_1_n_0 ;
  wire \cnt_read[4]_i_1_n_0 ;
  wire \cnt_read[5]_i_1_n_0 ;
  wire \cnt_read[5]_i_2_n_0 ;
  wire \cnt_read[5]_i_3_n_0 ;
  wire \cnt_read_reg[6] ;
  wire [4:0]cnt_read_reg__0;
  wire [5:5]cnt_read_reg__0__0;
  wire [6:0]in;
  wire [1:0]out;
  wire r_push;
  wire r_push_reg;
  wire tr_rden0;
  wire [6:0]\trans_buf_out_r1_reg[6] ;
  wire \NLW_memory_reg[29][0]_srl30_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[29][1]_srl30_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[29][2]_srl30_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[29][3]_srl30_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[29][4]_srl30_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[29][5]_srl30_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[29][6]_srl30_Q31_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \FSM_sequential_state[1]_i_3 
       (.I0(cnt_read_reg__0[4]),
        .I1(cnt_read_reg__0[2]),
        .I2(cnt_read_reg__0[3]),
        .I3(cnt_read_reg__0[1]),
        .I4(cnt_read_reg__0__0),
        .I5(cnt_read_reg__0[0]),
        .O(tr_rden0));
  LUT6 #(
    .INIT(64'hBFBFBFBFBFBFBFFF)) 
    axready_i_3
       (.I0(\cnt_read_reg[6] ),
        .I1(app_rdy),
        .I2(arvalid_int),
        .I3(cnt_read_reg__0__0),
        .I4(cnt_read_reg__0[1]),
        .I5(axready_i_5__0_n_0),
        .O(r_push_reg));
  (* SOFT_HLUTNM = "soft_lutpair708" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    axready_i_5__0
       (.I0(cnt_read_reg__0[3]),
        .I1(cnt_read_reg__0[2]),
        .I2(cnt_read_reg__0[4]),
        .O(axready_i_5__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \cnt_read[0]_i_1__0 
       (.I0(cnt_read_reg__0[0]),
        .O(\cnt_read[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair706" *) 
  LUT5 #(
    .INIT(32'h6A669599)) 
    \cnt_read[1]_i_1__0 
       (.I0(cnt_read_reg__0[0]),
        .I1(r_push),
        .I2(out[1]),
        .I3(tr_rden0),
        .I4(cnt_read_reg__0[1]),
        .O(\cnt_read[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h75FF8A00FF8A0075)) 
    \cnt_read[2]_i_1__0 
       (.I0(r_push),
        .I1(out[1]),
        .I2(tr_rden0),
        .I3(cnt_read_reg__0[0]),
        .I4(cnt_read_reg__0[2]),
        .I5(cnt_read_reg__0[1]),
        .O(\cnt_read[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair708" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \cnt_read[3]_i_1 
       (.I0(\cnt_read[5]_i_3_n_0 ),
        .I1(cnt_read_reg__0[2]),
        .I2(cnt_read_reg__0[3]),
        .O(\cnt_read[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair707" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \cnt_read[4]_i_1 
       (.I0(cnt_read_reg__0[4]),
        .I1(cnt_read_reg__0[3]),
        .I2(cnt_read_reg__0[2]),
        .I3(\cnt_read[5]_i_3_n_0 ),
        .O(\cnt_read[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \cnt_read[5]_i_1 
       (.I0(r_push),
        .I1(out[1]),
        .I2(tr_rden0),
        .O(\cnt_read[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair707" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \cnt_read[5]_i_2 
       (.I0(cnt_read_reg__0__0),
        .I1(cnt_read_reg__0[4]),
        .I2(cnt_read_reg__0[2]),
        .I3(cnt_read_reg__0[3]),
        .I4(\cnt_read[5]_i_3_n_0 ),
        .O(\cnt_read[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8A000000FFFFFF8A)) 
    \cnt_read[5]_i_3 
       (.I0(r_push),
        .I1(out[1]),
        .I2(tr_rden0),
        .I3(cnt_read_reg__0[1]),
        .I4(cnt_read_reg__0[0]),
        .I5(cnt_read_reg__0[2]),
        .O(\cnt_read[5]_i_3_n_0 ));
  FDSE \cnt_read_reg[0] 
       (.C(CLK),
        .CE(\cnt_read[5]_i_1_n_0 ),
        .D(\cnt_read[0]_i_1__0_n_0 ),
        .Q(cnt_read_reg__0[0]),
        .S(SS));
  FDSE \cnt_read_reg[1] 
       (.C(CLK),
        .CE(\cnt_read[5]_i_1_n_0 ),
        .D(\cnt_read[1]_i_1__0_n_0 ),
        .Q(cnt_read_reg__0[1]),
        .S(SS));
  FDSE \cnt_read_reg[2] 
       (.C(CLK),
        .CE(\cnt_read[5]_i_1_n_0 ),
        .D(\cnt_read[2]_i_1__0_n_0 ),
        .Q(cnt_read_reg__0[2]),
        .S(SS));
  FDSE \cnt_read_reg[3] 
       (.C(CLK),
        .CE(\cnt_read[5]_i_1_n_0 ),
        .D(\cnt_read[3]_i_1_n_0 ),
        .Q(cnt_read_reg__0[3]),
        .S(SS));
  FDSE \cnt_read_reg[4] 
       (.C(CLK),
        .CE(\cnt_read[5]_i_1_n_0 ),
        .D(\cnt_read[4]_i_1_n_0 ),
        .Q(cnt_read_reg__0[4]),
        .S(SS));
  FDSE \cnt_read_reg[5] 
       (.C(CLK),
        .CE(\cnt_read[5]_i_1_n_0 ),
        .D(\cnt_read[5]_i_2_n_0 ),
        .Q(cnt_read_reg__0__0),
        .S(SS));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/memory_reg[29] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/memory_reg[29][0]_srl30 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[29][0]_srl30 
       (.A(cnt_read_reg__0),
        .CE(r_push),
        .CLK(CLK),
        .D(in[0]),
        .Q(\trans_buf_out_r1_reg[6] [0]),
        .Q31(\NLW_memory_reg[29][0]_srl30_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/memory_reg[29] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/memory_reg[29][1]_srl30 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[29][1]_srl30 
       (.A(cnt_read_reg__0),
        .CE(r_push),
        .CLK(CLK),
        .D(in[1]),
        .Q(\trans_buf_out_r1_reg[6] [1]),
        .Q31(\NLW_memory_reg[29][1]_srl30_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/memory_reg[29] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/memory_reg[29][2]_srl30 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[29][2]_srl30 
       (.A(cnt_read_reg__0),
        .CE(r_push),
        .CLK(CLK),
        .D(in[2]),
        .Q(\trans_buf_out_r1_reg[6] [2]),
        .Q31(\NLW_memory_reg[29][2]_srl30_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/memory_reg[29] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/memory_reg[29][3]_srl30 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[29][3]_srl30 
       (.A(cnt_read_reg__0),
        .CE(r_push),
        .CLK(CLK),
        .D(in[3]),
        .Q(\trans_buf_out_r1_reg[6] [3]),
        .Q31(\NLW_memory_reg[29][3]_srl30_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/memory_reg[29] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/memory_reg[29][4]_srl30 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[29][4]_srl30 
       (.A(cnt_read_reg__0),
        .CE(r_push),
        .CLK(CLK),
        .D(in[4]),
        .Q(\trans_buf_out_r1_reg[6] [4]),
        .Q31(\NLW_memory_reg[29][4]_srl30_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/memory_reg[29] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/memory_reg[29][5]_srl30 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[29][5]_srl30 
       (.A(cnt_read_reg__0),
        .CE(r_push),
        .CLK(CLK),
        .D(in[5]),
        .Q(\trans_buf_out_r1_reg[6] [5]),
        .Q31(\NLW_memory_reg[29][5]_srl30_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/memory_reg[29] " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/memory_reg[29][6]_srl30 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[29][6]_srl30 
       (.A(cnt_read_reg__0),
        .CE(r_push),
        .CLK(CLK),
        .D(in[6]),
        .Q(\trans_buf_out_r1_reg[6] [6]),
        .Q31(\NLW_memory_reg[29][6]_srl30_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair706" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \trans_buf_out_r1[6]_i_1 
       (.I0(tr_rden0),
        .I1(out[1]),
        .O(E));
  LUT4 #(
    .INIT(16'hFB08)) 
    \trans_buf_out_r[0]_i_1 
       (.I0(Q[0]),
        .I1(out[1]),
        .I2(out[0]),
        .I3(\trans_buf_out_r1_reg[6] [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \trans_buf_out_r[1]_i_1 
       (.I0(Q[1]),
        .I1(out[1]),
        .I2(out[0]),
        .I3(\trans_buf_out_r1_reg[6] [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \trans_buf_out_r[2]_i_1 
       (.I0(Q[2]),
        .I1(out[1]),
        .I2(out[0]),
        .I3(\trans_buf_out_r1_reg[6] [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \trans_buf_out_r[3]_i_1 
       (.I0(Q[3]),
        .I1(out[1]),
        .I2(out[0]),
        .I3(\trans_buf_out_r1_reg[6] [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \trans_buf_out_r[4]_i_1 
       (.I0(Q[4]),
        .I1(out[1]),
        .I2(out[0]),
        .I3(\trans_buf_out_r1_reg[6] [4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \trans_buf_out_r[5]_i_1 
       (.I0(Q[5]),
        .I1(out[1]),
        .I2(out[0]),
        .I3(\trans_buf_out_r1_reg[6] [5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \trans_buf_out_r[6]_i_2 
       (.I0(Q[6]),
        .I1(out[1]),
        .I2(out[0]),
        .I3(\trans_buf_out_r1_reg[6] [6]),
        .O(D[6]));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_axi_mc_incr_cmd" *) 
module ddr_axi_mig_7series_v2_4_axi_mc_incr_cmd
   (Q,
    out,
    sel_first_r,
    int_next_pending_r,
    \axlen_cnt_reg[7]_0 ,
    areset_d1_reg_rep__2,
    E,
    axaddr_incr1,
    CLK,
    SS,
    int_next_pending_r_reg_0,
    \axlen_cnt_reg[7]_1 ,
    \USE_REGISTER.M_AXI_AADDR_q_reg[31] );
  output [22:0]Q;
  output [31:0]out;
  output sel_first_r;
  output int_next_pending_r;
  output [7:0]\axlen_cnt_reg[7]_0 ;
  input areset_d1_reg_rep__2;
  input [0:0]E;
  input axaddr_incr1;
  input CLK;
  input [0:0]SS;
  input int_next_pending_r_reg_0;
  input [7:0]\axlen_cnt_reg[7]_1 ;
  input [31:0]\USE_REGISTER.M_AXI_AADDR_q_reg[31] ;

  wire CLK;
  wire [0:0]E;
  wire [22:0]Q;
  wire [0:0]SS;
  wire [31:0]\USE_REGISTER.M_AXI_AADDR_q_reg[31] ;
  wire areset_d1_reg_rep__2;
  wire [31:3]axaddr_incr;
  wire axaddr_incr1;
  (* RTL_KEEP = "true" *) wire [31:0]axaddr_incr_p;
  wire axaddr_incr_p_inferred_i_10__0_n_0;
  wire axaddr_incr_p_inferred_i_11__0_n_0;
  wire axaddr_incr_p_inferred_i_12__0_n_0;
  wire axaddr_incr_p_inferred_i_13__0_n_0;
  wire axaddr_incr_p_inferred_i_14__0_n_0;
  wire axaddr_incr_p_inferred_i_15__0_n_0;
  wire axaddr_incr_p_inferred_i_16__0_n_0;
  wire axaddr_incr_p_inferred_i_17__0_n_0;
  wire axaddr_incr_p_inferred_i_18__0_n_0;
  wire axaddr_incr_p_inferred_i_19__0_n_0;
  wire axaddr_incr_p_inferred_i_20__0_n_0;
  wire axaddr_incr_p_inferred_i_21__0_n_0;
  wire axaddr_incr_p_inferred_i_22__0_n_0;
  wire axaddr_incr_p_inferred_i_23__0_n_0;
  wire axaddr_incr_p_inferred_i_24__0_n_0;
  wire axaddr_incr_p_inferred_i_25__0_n_0;
  wire axaddr_incr_p_inferred_i_26__0_n_0;
  wire axaddr_incr_p_inferred_i_27__0_n_0;
  wire axaddr_incr_p_inferred_i_28__0_n_0;
  wire axaddr_incr_p_inferred_i_29__0_n_0;
  wire axaddr_incr_p_inferred_i_2_n_0;
  wire axaddr_incr_p_inferred_i_2_n_1;
  wire axaddr_incr_p_inferred_i_2_n_2;
  wire axaddr_incr_p_inferred_i_2_n_3;
  wire axaddr_incr_p_inferred_i_30__0_n_0;
  wire axaddr_incr_p_inferred_i_31__0_n_0;
  wire axaddr_incr_p_inferred_i_32__0_n_0;
  wire axaddr_incr_p_inferred_i_33__0_n_0;
  wire axaddr_incr_p_inferred_i_34__0_n_0;
  wire axaddr_incr_p_inferred_i_35__0_n_0;
  wire axaddr_incr_p_inferred_i_36_n_0;
  wire axaddr_incr_p_inferred_i_37__0_n_0;
  wire axaddr_incr_p_inferred_i_3_n_0;
  wire axaddr_incr_p_inferred_i_3_n_1;
  wire axaddr_incr_p_inferred_i_3_n_2;
  wire axaddr_incr_p_inferred_i_3_n_3;
  wire axaddr_incr_p_inferred_i_4_n_0;
  wire axaddr_incr_p_inferred_i_4_n_1;
  wire axaddr_incr_p_inferred_i_4_n_2;
  wire axaddr_incr_p_inferred_i_4_n_3;
  wire axaddr_incr_p_inferred_i_5_n_0;
  wire axaddr_incr_p_inferred_i_5_n_1;
  wire axaddr_incr_p_inferred_i_5_n_2;
  wire axaddr_incr_p_inferred_i_5_n_3;
  wire axaddr_incr_p_inferred_i_6_n_0;
  wire axaddr_incr_p_inferred_i_6_n_1;
  wire axaddr_incr_p_inferred_i_6_n_2;
  wire axaddr_incr_p_inferred_i_6_n_3;
  wire axaddr_incr_p_inferred_i_7_n_0;
  wire axaddr_incr_p_inferred_i_7_n_1;
  wire axaddr_incr_p_inferred_i_7_n_2;
  wire axaddr_incr_p_inferred_i_7_n_3;
  wire axaddr_incr_p_inferred_i_8_n_0;
  wire axaddr_incr_p_inferred_i_8_n_1;
  wire axaddr_incr_p_inferred_i_8_n_2;
  wire axaddr_incr_p_inferred_i_8_n_3;
  wire axaddr_incr_p_inferred_i_9__0_n_0;
  wire [7:0]\axlen_cnt_reg[7]_0 ;
  wire [7:0]\axlen_cnt_reg[7]_1 ;
  wire int_next_pending_r;
  wire int_next_pending_r_reg_0;
  wire sel_first_r;
  wire [3:0]NLW_axaddr_incr_p_inferred_i_1_CO_UNCONNECTED;
  wire [3:1]NLW_axaddr_incr_p_inferred_i_1_O_UNCONNECTED;

  assign out[31:0] = axaddr_incr_p;
  CARRY4 axaddr_incr_p_inferred_i_1
       (.CI(axaddr_incr_p_inferred_i_2_n_0),
        .CO(NLW_axaddr_incr_p_inferred_i_1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_axaddr_incr_p_inferred_i_1_O_UNCONNECTED[3:1],axaddr_incr_p[31]}),
        .S({1'b0,1'b0,1'b0,axaddr_incr_p_inferred_i_9__0_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    axaddr_incr_p_inferred_i_10__0
       (.I0(axaddr_incr[30]),
        .O(axaddr_incr_p_inferred_i_10__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    axaddr_incr_p_inferred_i_11__0
       (.I0(axaddr_incr[29]),
        .O(axaddr_incr_p_inferred_i_11__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    axaddr_incr_p_inferred_i_12__0
       (.I0(axaddr_incr[28]),
        .O(axaddr_incr_p_inferred_i_12__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    axaddr_incr_p_inferred_i_13__0
       (.I0(axaddr_incr[27]),
        .O(axaddr_incr_p_inferred_i_13__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    axaddr_incr_p_inferred_i_14__0
       (.I0(Q[22]),
        .O(axaddr_incr_p_inferred_i_14__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    axaddr_incr_p_inferred_i_15__0
       (.I0(Q[21]),
        .O(axaddr_incr_p_inferred_i_15__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    axaddr_incr_p_inferred_i_16__0
       (.I0(Q[20]),
        .O(axaddr_incr_p_inferred_i_16__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    axaddr_incr_p_inferred_i_17__0
       (.I0(Q[19]),
        .O(axaddr_incr_p_inferred_i_17__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    axaddr_incr_p_inferred_i_18__0
       (.I0(Q[18]),
        .O(axaddr_incr_p_inferred_i_18__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    axaddr_incr_p_inferred_i_19__0
       (.I0(Q[17]),
        .O(axaddr_incr_p_inferred_i_19__0_n_0));
  CARRY4 axaddr_incr_p_inferred_i_2
       (.CI(axaddr_incr_p_inferred_i_3_n_0),
        .CO({axaddr_incr_p_inferred_i_2_n_0,axaddr_incr_p_inferred_i_2_n_1,axaddr_incr_p_inferred_i_2_n_2,axaddr_incr_p_inferred_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(axaddr_incr_p[30:27]),
        .S({axaddr_incr_p_inferred_i_10__0_n_0,axaddr_incr_p_inferred_i_11__0_n_0,axaddr_incr_p_inferred_i_12__0_n_0,axaddr_incr_p_inferred_i_13__0_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    axaddr_incr_p_inferred_i_20__0
       (.I0(Q[16]),
        .O(axaddr_incr_p_inferred_i_20__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    axaddr_incr_p_inferred_i_21__0
       (.I0(Q[15]),
        .O(axaddr_incr_p_inferred_i_21__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    axaddr_incr_p_inferred_i_22__0
       (.I0(Q[14]),
        .O(axaddr_incr_p_inferred_i_22__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    axaddr_incr_p_inferred_i_23__0
       (.I0(Q[13]),
        .O(axaddr_incr_p_inferred_i_23__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    axaddr_incr_p_inferred_i_24__0
       (.I0(Q[12]),
        .O(axaddr_incr_p_inferred_i_24__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    axaddr_incr_p_inferred_i_25__0
       (.I0(Q[11]),
        .O(axaddr_incr_p_inferred_i_25__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    axaddr_incr_p_inferred_i_26__0
       (.I0(Q[10]),
        .O(axaddr_incr_p_inferred_i_26__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    axaddr_incr_p_inferred_i_27__0
       (.I0(Q[9]),
        .O(axaddr_incr_p_inferred_i_27__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    axaddr_incr_p_inferred_i_28__0
       (.I0(Q[8]),
        .O(axaddr_incr_p_inferred_i_28__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    axaddr_incr_p_inferred_i_29__0
       (.I0(Q[7]),
        .O(axaddr_incr_p_inferred_i_29__0_n_0));
  CARRY4 axaddr_incr_p_inferred_i_3
       (.CI(axaddr_incr_p_inferred_i_4_n_0),
        .CO({axaddr_incr_p_inferred_i_3_n_0,axaddr_incr_p_inferred_i_3_n_1,axaddr_incr_p_inferred_i_3_n_2,axaddr_incr_p_inferred_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(axaddr_incr_p[26:23]),
        .S({axaddr_incr_p_inferred_i_14__0_n_0,axaddr_incr_p_inferred_i_15__0_n_0,axaddr_incr_p_inferred_i_16__0_n_0,axaddr_incr_p_inferred_i_17__0_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    axaddr_incr_p_inferred_i_30__0
       (.I0(Q[6]),
        .O(axaddr_incr_p_inferred_i_30__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    axaddr_incr_p_inferred_i_31__0
       (.I0(Q[5]),
        .O(axaddr_incr_p_inferred_i_31__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    axaddr_incr_p_inferred_i_32__0
       (.I0(Q[4]),
        .O(axaddr_incr_p_inferred_i_32__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    axaddr_incr_p_inferred_i_33__0
       (.I0(Q[3]),
        .O(axaddr_incr_p_inferred_i_33__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    axaddr_incr_p_inferred_i_34__0
       (.I0(Q[2]),
        .O(axaddr_incr_p_inferred_i_34__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    axaddr_incr_p_inferred_i_35__0
       (.I0(Q[1]),
        .O(axaddr_incr_p_inferred_i_35__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    axaddr_incr_p_inferred_i_36
       (.I0(Q[0]),
        .O(axaddr_incr_p_inferred_i_36_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    axaddr_incr_p_inferred_i_37__0
       (.I0(axaddr_incr[3]),
        .O(axaddr_incr_p_inferred_i_37__0_n_0));
  CARRY4 axaddr_incr_p_inferred_i_4
       (.CI(axaddr_incr_p_inferred_i_5_n_0),
        .CO({axaddr_incr_p_inferred_i_4_n_0,axaddr_incr_p_inferred_i_4_n_1,axaddr_incr_p_inferred_i_4_n_2,axaddr_incr_p_inferred_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(axaddr_incr_p[22:19]),
        .S({axaddr_incr_p_inferred_i_18__0_n_0,axaddr_incr_p_inferred_i_19__0_n_0,axaddr_incr_p_inferred_i_20__0_n_0,axaddr_incr_p_inferred_i_21__0_n_0}));
  CARRY4 axaddr_incr_p_inferred_i_5
       (.CI(axaddr_incr_p_inferred_i_6_n_0),
        .CO({axaddr_incr_p_inferred_i_5_n_0,axaddr_incr_p_inferred_i_5_n_1,axaddr_incr_p_inferred_i_5_n_2,axaddr_incr_p_inferred_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(axaddr_incr_p[18:15]),
        .S({axaddr_incr_p_inferred_i_22__0_n_0,axaddr_incr_p_inferred_i_23__0_n_0,axaddr_incr_p_inferred_i_24__0_n_0,axaddr_incr_p_inferred_i_25__0_n_0}));
  CARRY4 axaddr_incr_p_inferred_i_6
       (.CI(axaddr_incr_p_inferred_i_7_n_0),
        .CO({axaddr_incr_p_inferred_i_6_n_0,axaddr_incr_p_inferred_i_6_n_1,axaddr_incr_p_inferred_i_6_n_2,axaddr_incr_p_inferred_i_6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(axaddr_incr_p[14:11]),
        .S({axaddr_incr_p_inferred_i_26__0_n_0,axaddr_incr_p_inferred_i_27__0_n_0,axaddr_incr_p_inferred_i_28__0_n_0,axaddr_incr_p_inferred_i_29__0_n_0}));
  CARRY4 axaddr_incr_p_inferred_i_7
       (.CI(axaddr_incr_p_inferred_i_8_n_0),
        .CO({axaddr_incr_p_inferred_i_7_n_0,axaddr_incr_p_inferred_i_7_n_1,axaddr_incr_p_inferred_i_7_n_2,axaddr_incr_p_inferred_i_7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(axaddr_incr_p[10:7]),
        .S({axaddr_incr_p_inferred_i_30__0_n_0,axaddr_incr_p_inferred_i_31__0_n_0,axaddr_incr_p_inferred_i_32__0_n_0,axaddr_incr_p_inferred_i_33__0_n_0}));
  CARRY4 axaddr_incr_p_inferred_i_8
       (.CI(1'b0),
        .CO({axaddr_incr_p_inferred_i_8_n_0,axaddr_incr_p_inferred_i_8_n_1,axaddr_incr_p_inferred_i_8_n_2,axaddr_incr_p_inferred_i_8_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[0],1'b0}),
        .O(axaddr_incr_p[6:3]),
        .S({axaddr_incr_p_inferred_i_34__0_n_0,axaddr_incr_p_inferred_i_35__0_n_0,axaddr_incr_p_inferred_i_36_n_0,axaddr_incr_p_inferred_i_37__0_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    axaddr_incr_p_inferred_i_9__0
       (.I0(axaddr_incr[31]),
        .O(axaddr_incr_p_inferred_i_9__0_n_0));
  FDRE \axaddr_incr_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [0]),
        .Q(axaddr_incr_p[0]),
        .R(areset_d1_reg_rep__2));
  FDRE \axaddr_incr_reg[10] 
       (.C(CLK),
        .CE(E),
        .D(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [10]),
        .Q(Q[6]),
        .R(areset_d1_reg_rep__2));
  FDRE \axaddr_incr_reg[11] 
       (.C(CLK),
        .CE(E),
        .D(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [11]),
        .Q(Q[7]),
        .R(areset_d1_reg_rep__2));
  FDRE \axaddr_incr_reg[12] 
       (.C(CLK),
        .CE(E),
        .D(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [12]),
        .Q(Q[8]),
        .R(areset_d1_reg_rep__2));
  FDRE \axaddr_incr_reg[13] 
       (.C(CLK),
        .CE(E),
        .D(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [13]),
        .Q(Q[9]),
        .R(areset_d1_reg_rep__2));
  FDRE \axaddr_incr_reg[14] 
       (.C(CLK),
        .CE(E),
        .D(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [14]),
        .Q(Q[10]),
        .R(areset_d1_reg_rep__2));
  FDRE \axaddr_incr_reg[15] 
       (.C(CLK),
        .CE(E),
        .D(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [15]),
        .Q(Q[11]),
        .R(areset_d1_reg_rep__2));
  FDRE \axaddr_incr_reg[16] 
       (.C(CLK),
        .CE(E),
        .D(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [16]),
        .Q(Q[12]),
        .R(areset_d1_reg_rep__2));
  FDRE \axaddr_incr_reg[17] 
       (.C(CLK),
        .CE(E),
        .D(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [17]),
        .Q(Q[13]),
        .R(areset_d1_reg_rep__2));
  FDRE \axaddr_incr_reg[18] 
       (.C(CLK),
        .CE(E),
        .D(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [18]),
        .Q(Q[14]),
        .R(areset_d1_reg_rep__2));
  FDRE \axaddr_incr_reg[19] 
       (.C(CLK),
        .CE(E),
        .D(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [19]),
        .Q(Q[15]),
        .R(areset_d1_reg_rep__2));
  FDRE \axaddr_incr_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [1]),
        .Q(axaddr_incr_p[1]),
        .R(areset_d1_reg_rep__2));
  FDRE \axaddr_incr_reg[20] 
       (.C(CLK),
        .CE(E),
        .D(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [20]),
        .Q(Q[16]),
        .R(areset_d1_reg_rep__2));
  FDRE \axaddr_incr_reg[21] 
       (.C(CLK),
        .CE(E),
        .D(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [21]),
        .Q(Q[17]),
        .R(areset_d1_reg_rep__2));
  FDRE \axaddr_incr_reg[22] 
       (.C(CLK),
        .CE(E),
        .D(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [22]),
        .Q(Q[18]),
        .R(areset_d1_reg_rep__2));
  FDRE \axaddr_incr_reg[23] 
       (.C(CLK),
        .CE(E),
        .D(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [23]),
        .Q(Q[19]),
        .R(areset_d1_reg_rep__2));
  FDRE \axaddr_incr_reg[24] 
       (.C(CLK),
        .CE(E),
        .D(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [24]),
        .Q(Q[20]),
        .R(areset_d1_reg_rep__2));
  FDRE \axaddr_incr_reg[25] 
       (.C(CLK),
        .CE(E),
        .D(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [25]),
        .Q(Q[21]),
        .R(areset_d1_reg_rep__2));
  FDRE \axaddr_incr_reg[26] 
       (.C(CLK),
        .CE(E),
        .D(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [26]),
        .Q(Q[22]),
        .R(areset_d1_reg_rep__2));
  FDRE \axaddr_incr_reg[27] 
       (.C(CLK),
        .CE(E),
        .D(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [27]),
        .Q(axaddr_incr[27]),
        .R(areset_d1_reg_rep__2));
  FDRE \axaddr_incr_reg[28] 
       (.C(CLK),
        .CE(E),
        .D(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [28]),
        .Q(axaddr_incr[28]),
        .R(areset_d1_reg_rep__2));
  FDRE \axaddr_incr_reg[29] 
       (.C(CLK),
        .CE(E),
        .D(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [29]),
        .Q(axaddr_incr[29]),
        .R(areset_d1_reg_rep__2));
  FDRE \axaddr_incr_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [2]),
        .Q(axaddr_incr_p[2]),
        .R(areset_d1_reg_rep__2));
  FDRE \axaddr_incr_reg[30] 
       (.C(CLK),
        .CE(E),
        .D(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [30]),
        .Q(axaddr_incr[30]),
        .R(areset_d1_reg_rep__2));
  FDRE \axaddr_incr_reg[31] 
       (.C(CLK),
        .CE(E),
        .D(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [31]),
        .Q(axaddr_incr[31]),
        .R(areset_d1_reg_rep__2));
  FDRE \axaddr_incr_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [3]),
        .Q(axaddr_incr[3]),
        .R(areset_d1_reg_rep__2));
  FDRE \axaddr_incr_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [4]),
        .Q(Q[0]),
        .R(areset_d1_reg_rep__2));
  FDRE \axaddr_incr_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [5]),
        .Q(Q[1]),
        .R(areset_d1_reg_rep__2));
  FDRE \axaddr_incr_reg[6] 
       (.C(CLK),
        .CE(E),
        .D(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [6]),
        .Q(Q[2]),
        .R(areset_d1_reg_rep__2));
  FDRE \axaddr_incr_reg[7] 
       (.C(CLK),
        .CE(E),
        .D(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [7]),
        .Q(Q[3]),
        .R(areset_d1_reg_rep__2));
  FDRE \axaddr_incr_reg[8] 
       (.C(CLK),
        .CE(E),
        .D(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [8]),
        .Q(Q[4]),
        .R(areset_d1_reg_rep__2));
  FDRE \axaddr_incr_reg[9] 
       (.C(CLK),
        .CE(E),
        .D(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [9]),
        .Q(Q[5]),
        .R(areset_d1_reg_rep__2));
  FDSE \axlen_cnt_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(\axlen_cnt_reg[7]_1 [0]),
        .Q(\axlen_cnt_reg[7]_0 [0]),
        .S(SS));
  FDSE \axlen_cnt_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(\axlen_cnt_reg[7]_1 [1]),
        .Q(\axlen_cnt_reg[7]_0 [1]),
        .S(SS));
  FDSE \axlen_cnt_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(\axlen_cnt_reg[7]_1 [2]),
        .Q(\axlen_cnt_reg[7]_0 [2]),
        .S(SS));
  FDSE \axlen_cnt_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(\axlen_cnt_reg[7]_1 [3]),
        .Q(\axlen_cnt_reg[7]_0 [3]),
        .S(SS));
  FDRE \axlen_cnt_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(\axlen_cnt_reg[7]_1 [4]),
        .Q(\axlen_cnt_reg[7]_0 [4]),
        .R(SS));
  FDRE \axlen_cnt_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(\axlen_cnt_reg[7]_1 [5]),
        .Q(\axlen_cnt_reg[7]_0 [5]),
        .R(SS));
  FDRE \axlen_cnt_reg[6] 
       (.C(CLK),
        .CE(E),
        .D(\axlen_cnt_reg[7]_1 [6]),
        .Q(\axlen_cnt_reg[7]_0 [6]),
        .R(SS));
  FDRE \axlen_cnt_reg[7] 
       (.C(CLK),
        .CE(E),
        .D(\axlen_cnt_reg[7]_1 [7]),
        .Q(\axlen_cnt_reg[7]_0 [7]),
        .R(SS));
  FDSE int_next_pending_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(int_next_pending_r_reg_0),
        .Q(int_next_pending_r),
        .S(SS));
  FDRE sel_first_r_reg
       (.C(CLK),
        .CE(E),
        .D(axaddr_incr1),
        .Q(sel_first_r),
        .R(areset_d1_reg_rep__2));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_axi_mc_incr_cmd" *) 
module ddr_axi_mig_7series_v2_4_axi_mc_incr_cmd__parameterized0
   (out,
    int_next_pending_r,
    r_rlast_reg,
    r_rlast_reg_0,
    r_ignore_begin,
    \axlen_cnt_reg[5]_0 ,
    \axlen_cnt_reg[7]_0 ,
    \axaddr_incr_reg[31]_0 ,
    in0,
    areset_d1_reg_rep__2,
    E,
    \USE_REGISTER.M_AXI_AVALID_q_reg ,
    CLK,
    areset_d1_reg_rep__1,
    int_next_pending_r_reg_0,
    D,
    \USE_REGISTER.M_AXI_ABURST_q_reg[1] ,
    \axlen_cnt_reg[7]_1 ,
    \axlen_reg[0] ,
    \USE_REGISTER.M_AXI_ABURST_q_reg[1]_0 ,
    int_next_pending_r_reg_1,
    \USE_REGISTER.M_AXI_AVALID_q_reg_0 ,
    sel_first_r,
    axaddr_int,
    Q,
    axready_reg,
    \USE_REGISTER.M_AXI_ALEN_q_reg[5] ,
    \axlen_cnt_reg[0]_0 ,
    \axlen_cnt_reg[7]_2 ,
    \USE_REGISTER.M_AXI_AADDR_q_reg[31] );
  output [31:0]out;
  output int_next_pending_r;
  output r_rlast_reg;
  output r_rlast_reg_0;
  output r_ignore_begin;
  output \axlen_cnt_reg[5]_0 ;
  output [6:0]\axlen_cnt_reg[7]_0 ;
  output [31:0]\axaddr_incr_reg[31]_0 ;
  input [31:0]in0;
  input areset_d1_reg_rep__2;
  input [0:0]E;
  input \USE_REGISTER.M_AXI_AVALID_q_reg ;
  input CLK;
  input areset_d1_reg_rep__1;
  input int_next_pending_r_reg_0;
  input [2:0]D;
  input \USE_REGISTER.M_AXI_ABURST_q_reg[1] ;
  input \axlen_cnt_reg[7]_1 ;
  input \axlen_reg[0] ;
  input \USE_REGISTER.M_AXI_ABURST_q_reg[1]_0 ;
  input int_next_pending_r_reg_1;
  input \USE_REGISTER.M_AXI_AVALID_q_reg_0 ;
  input sel_first_r;
  input [0:0]axaddr_int;
  input [1:0]Q;
  input [0:0]axready_reg;
  input [1:0]\USE_REGISTER.M_AXI_ALEN_q_reg[5] ;
  input \axlen_cnt_reg[0]_0 ;
  input [6:0]\axlen_cnt_reg[7]_2 ;
  input [31:0]\USE_REGISTER.M_AXI_AADDR_q_reg[31] ;

  wire CLK;
  wire [2:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [31:0]\USE_REGISTER.M_AXI_AADDR_q_reg[31] ;
  wire \USE_REGISTER.M_AXI_ABURST_q_reg[1] ;
  wire \USE_REGISTER.M_AXI_ABURST_q_reg[1]_0 ;
  wire [1:0]\USE_REGISTER.M_AXI_ALEN_q_reg[5] ;
  wire \USE_REGISTER.M_AXI_AVALID_q_reg ;
  wire \USE_REGISTER.M_AXI_AVALID_q_reg_0 ;
  wire areset_d1_reg_rep__1;
  wire areset_d1_reg_rep__2;
  (* RTL_KEEP = "true" *) wire [31:0]axaddr_incr_p;
  wire [31:0]\axaddr_incr_reg[31]_0 ;
  wire [0:0]axaddr_int;
  wire \axlen_cnt[3]_i_1__1_n_0 ;
  wire \axlen_cnt[3]_i_2__2_n_0 ;
  wire \axlen_cnt_reg[0]_0 ;
  wire \axlen_cnt_reg[5]_0 ;
  wire [6:0]\axlen_cnt_reg[7]_0 ;
  wire \axlen_cnt_reg[7]_1 ;
  wire [6:0]\axlen_cnt_reg[7]_2 ;
  wire \axlen_cnt_reg_n_0_[3] ;
  wire \axlen_reg[0] ;
  wire [0:0]axready_reg;
  wire int_next_pending_r;
  wire int_next_pending_r_reg_0;
  wire int_next_pending_r_reg_1;
  wire r_ignore_begin;
  wire r_rlast_reg;
  wire r_rlast_reg_0;
  wire sel_first_r;
  wire sel_first_r_0;

  assign axaddr_incr_p = in0[31:0];
  assign out[31:0] = axaddr_incr_p;
  FDRE \axaddr_incr_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [0]),
        .Q(\axaddr_incr_reg[31]_0 [0]),
        .R(areset_d1_reg_rep__2));
  FDRE \axaddr_incr_reg[10] 
       (.C(CLK),
        .CE(E),
        .D(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [10]),
        .Q(\axaddr_incr_reg[31]_0 [10]),
        .R(areset_d1_reg_rep__2));
  FDRE \axaddr_incr_reg[11] 
       (.C(CLK),
        .CE(E),
        .D(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [11]),
        .Q(\axaddr_incr_reg[31]_0 [11]),
        .R(areset_d1_reg_rep__2));
  FDRE \axaddr_incr_reg[12] 
       (.C(CLK),
        .CE(E),
        .D(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [12]),
        .Q(\axaddr_incr_reg[31]_0 [12]),
        .R(areset_d1_reg_rep__2));
  FDRE \axaddr_incr_reg[13] 
       (.C(CLK),
        .CE(E),
        .D(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [13]),
        .Q(\axaddr_incr_reg[31]_0 [13]),
        .R(areset_d1_reg_rep__2));
  FDRE \axaddr_incr_reg[14] 
       (.C(CLK),
        .CE(E),
        .D(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [14]),
        .Q(\axaddr_incr_reg[31]_0 [14]),
        .R(areset_d1_reg_rep__2));
  FDRE \axaddr_incr_reg[15] 
       (.C(CLK),
        .CE(E),
        .D(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [15]),
        .Q(\axaddr_incr_reg[31]_0 [15]),
        .R(areset_d1_reg_rep__2));
  FDRE \axaddr_incr_reg[16] 
       (.C(CLK),
        .CE(E),
        .D(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [16]),
        .Q(\axaddr_incr_reg[31]_0 [16]),
        .R(areset_d1_reg_rep__2));
  FDRE \axaddr_incr_reg[17] 
       (.C(CLK),
        .CE(E),
        .D(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [17]),
        .Q(\axaddr_incr_reg[31]_0 [17]),
        .R(areset_d1_reg_rep__2));
  FDRE \axaddr_incr_reg[18] 
       (.C(CLK),
        .CE(E),
        .D(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [18]),
        .Q(\axaddr_incr_reg[31]_0 [18]),
        .R(areset_d1_reg_rep__2));
  FDRE \axaddr_incr_reg[19] 
       (.C(CLK),
        .CE(E),
        .D(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [19]),
        .Q(\axaddr_incr_reg[31]_0 [19]),
        .R(areset_d1_reg_rep__2));
  FDRE \axaddr_incr_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [1]),
        .Q(\axaddr_incr_reg[31]_0 [1]),
        .R(areset_d1_reg_rep__2));
  FDRE \axaddr_incr_reg[20] 
       (.C(CLK),
        .CE(E),
        .D(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [20]),
        .Q(\axaddr_incr_reg[31]_0 [20]),
        .R(areset_d1_reg_rep__2));
  FDRE \axaddr_incr_reg[21] 
       (.C(CLK),
        .CE(E),
        .D(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [21]),
        .Q(\axaddr_incr_reg[31]_0 [21]),
        .R(areset_d1_reg_rep__2));
  FDRE \axaddr_incr_reg[22] 
       (.C(CLK),
        .CE(E),
        .D(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [22]),
        .Q(\axaddr_incr_reg[31]_0 [22]),
        .R(areset_d1_reg_rep__2));
  FDRE \axaddr_incr_reg[23] 
       (.C(CLK),
        .CE(E),
        .D(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [23]),
        .Q(\axaddr_incr_reg[31]_0 [23]),
        .R(areset_d1_reg_rep__2));
  FDRE \axaddr_incr_reg[24] 
       (.C(CLK),
        .CE(E),
        .D(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [24]),
        .Q(\axaddr_incr_reg[31]_0 [24]),
        .R(areset_d1_reg_rep__2));
  FDRE \axaddr_incr_reg[25] 
       (.C(CLK),
        .CE(E),
        .D(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [25]),
        .Q(\axaddr_incr_reg[31]_0 [25]),
        .R(areset_d1_reg_rep__2));
  FDRE \axaddr_incr_reg[26] 
       (.C(CLK),
        .CE(E),
        .D(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [26]),
        .Q(\axaddr_incr_reg[31]_0 [26]),
        .R(areset_d1_reg_rep__2));
  FDRE \axaddr_incr_reg[27] 
       (.C(CLK),
        .CE(E),
        .D(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [27]),
        .Q(\axaddr_incr_reg[31]_0 [27]),
        .R(areset_d1_reg_rep__2));
  FDRE \axaddr_incr_reg[28] 
       (.C(CLK),
        .CE(E),
        .D(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [28]),
        .Q(\axaddr_incr_reg[31]_0 [28]),
        .R(areset_d1_reg_rep__2));
  FDRE \axaddr_incr_reg[29] 
       (.C(CLK),
        .CE(E),
        .D(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [29]),
        .Q(\axaddr_incr_reg[31]_0 [29]),
        .R(areset_d1_reg_rep__2));
  FDRE \axaddr_incr_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [2]),
        .Q(\axaddr_incr_reg[31]_0 [2]),
        .R(areset_d1_reg_rep__2));
  FDRE \axaddr_incr_reg[30] 
       (.C(CLK),
        .CE(E),
        .D(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [30]),
        .Q(\axaddr_incr_reg[31]_0 [30]),
        .R(areset_d1_reg_rep__2));
  FDRE \axaddr_incr_reg[31] 
       (.C(CLK),
        .CE(E),
        .D(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [31]),
        .Q(\axaddr_incr_reg[31]_0 [31]),
        .R(areset_d1_reg_rep__2));
  FDRE \axaddr_incr_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [3]),
        .Q(\axaddr_incr_reg[31]_0 [3]),
        .R(areset_d1_reg_rep__2));
  FDRE \axaddr_incr_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [4]),
        .Q(\axaddr_incr_reg[31]_0 [4]),
        .R(areset_d1_reg_rep__2));
  FDRE \axaddr_incr_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [5]),
        .Q(\axaddr_incr_reg[31]_0 [5]),
        .R(areset_d1_reg_rep__2));
  FDRE \axaddr_incr_reg[6] 
       (.C(CLK),
        .CE(E),
        .D(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [6]),
        .Q(\axaddr_incr_reg[31]_0 [6]),
        .R(areset_d1_reg_rep__2));
  FDRE \axaddr_incr_reg[7] 
       (.C(CLK),
        .CE(E),
        .D(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [7]),
        .Q(\axaddr_incr_reg[31]_0 [7]),
        .R(areset_d1_reg_rep__2));
  FDRE \axaddr_incr_reg[8] 
       (.C(CLK),
        .CE(E),
        .D(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [8]),
        .Q(\axaddr_incr_reg[31]_0 [8]),
        .R(areset_d1_reg_rep__2));
  FDRE \axaddr_incr_reg[9] 
       (.C(CLK),
        .CE(E),
        .D(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [9]),
        .Q(\axaddr_incr_reg[31]_0 [9]),
        .R(areset_d1_reg_rep__2));
  LUT5 #(
    .INIT(32'h89D9DC8C)) 
    \axlen_cnt[3]_i_1__1 
       (.I0(\USE_REGISTER.M_AXI_AVALID_q_reg ),
        .I1(D[2]),
        .I2(\USE_REGISTER.M_AXI_ABURST_q_reg[1] ),
        .I3(\axlen_cnt_reg_n_0_[3] ),
        .I4(\axlen_cnt[3]_i_2__2_n_0 ),
        .O(\axlen_cnt[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000511110005)) 
    \axlen_cnt[3]_i_2__2 
       (.I0(\axlen_cnt_reg[0]_0 ),
        .I1(\axlen_cnt_reg[7]_0 [1]),
        .I2(D[0]),
        .I3(D[1]),
        .I4(\USE_REGISTER.M_AXI_ABURST_q_reg[1] ),
        .I5(\axlen_cnt_reg[7]_0 [2]),
        .O(\axlen_cnt[3]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h000002A2AAAA02A2)) 
    \axlen_cnt[4]_i_2 
       (.I0(\axlen_cnt[3]_i_2__2_n_0 ),
        .I1(Q[0]),
        .I2(axready_reg),
        .I3(\USE_REGISTER.M_AXI_ALEN_q_reg[5] [0]),
        .I4(\USE_REGISTER.M_AXI_ABURST_q_reg[1] ),
        .I5(\axlen_cnt_reg_n_0_[3] ),
        .O(r_rlast_reg_0));
  LUT6 #(
    .INIT(64'h000002A2AAAA02A2)) 
    \axlen_cnt[5]_i_3 
       (.I0(r_rlast_reg_0),
        .I1(Q[1]),
        .I2(axready_reg),
        .I3(\USE_REGISTER.M_AXI_ALEN_q_reg[5] [1]),
        .I4(\USE_REGISTER.M_AXI_ABURST_q_reg[1] ),
        .I5(\axlen_cnt_reg[7]_0 [3]),
        .O(\axlen_cnt_reg[5]_0 ));
  FDSE \axlen_cnt_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(\axlen_cnt_reg[7]_2 [0]),
        .Q(\axlen_cnt_reg[7]_0 [0]),
        .S(areset_d1_reg_rep__1));
  FDSE \axlen_cnt_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(\axlen_cnt_reg[7]_2 [1]),
        .Q(\axlen_cnt_reg[7]_0 [1]),
        .S(areset_d1_reg_rep__1));
  FDSE \axlen_cnt_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(\axlen_cnt_reg[7]_2 [2]),
        .Q(\axlen_cnt_reg[7]_0 [2]),
        .S(areset_d1_reg_rep__1));
  FDSE \axlen_cnt_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(\axlen_cnt[3]_i_1__1_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[3] ),
        .S(areset_d1_reg_rep__1));
  FDRE \axlen_cnt_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(\axlen_cnt_reg[7]_2 [3]),
        .Q(\axlen_cnt_reg[7]_0 [3]),
        .R(areset_d1_reg_rep__1));
  FDRE \axlen_cnt_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(\axlen_cnt_reg[7]_2 [4]),
        .Q(\axlen_cnt_reg[7]_0 [4]),
        .R(areset_d1_reg_rep__1));
  FDRE \axlen_cnt_reg[6] 
       (.C(CLK),
        .CE(E),
        .D(\axlen_cnt_reg[7]_2 [5]),
        .Q(\axlen_cnt_reg[7]_0 [5]),
        .R(areset_d1_reg_rep__1));
  FDRE \axlen_cnt_reg[7] 
       (.C(CLK),
        .CE(E),
        .D(\axlen_cnt_reg[7]_2 [6]),
        .Q(\axlen_cnt_reg[7]_0 [6]),
        .R(areset_d1_reg_rep__1));
  FDSE int_next_pending_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(int_next_pending_r_reg_0),
        .Q(int_next_pending_r),
        .S(areset_d1_reg_rep__1));
  LUT6 #(
    .INIT(64'hFF0FBBBB00000000)) 
    r_ignore_begin_r_i_1
       (.I0(sel_first_r_0),
        .I1(\USE_REGISTER.M_AXI_ABURST_q_reg[1] ),
        .I2(\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .I3(sel_first_r),
        .I4(\USE_REGISTER.M_AXI_ABURST_q_reg[1]_0 ),
        .I5(axaddr_int),
        .O(r_ignore_begin));
  LUT6 #(
    .INIT(64'h00000000FFFF0F44)) 
    r_rlast_i_1
       (.I0(\axlen_cnt_reg[7]_1 ),
        .I1(r_rlast_reg_0),
        .I2(int_next_pending_r),
        .I3(\axlen_reg[0] ),
        .I4(\USE_REGISTER.M_AXI_ABURST_q_reg[1]_0 ),
        .I5(int_next_pending_r_reg_1),
        .O(r_rlast_reg));
  FDRE sel_first_r_reg
       (.C(CLK),
        .CE(E),
        .D(\USE_REGISTER.M_AXI_AVALID_q_reg ),
        .Q(sel_first_r_0),
        .R(areset_d1_reg_rep__2));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_axi_mc_r_channel" *) 
module ddr_axi_mig_7series_v2_4_axi_mc_r_channel
   (rd_last_r,
    Q,
    rd_last_r_reg_0,
    r_push_reg,
    \state_reg[0]_rep ,
    \storage_data2_reg[70] ,
    \storage_data2_reg[66] ,
    r_ignore_end,
    CLK,
    r_ignore_begin,
    areset_d1_reg_rep__1,
    r_push,
    S,
    app_rdy,
    arvalid_int,
    rready_d3,
    sel,
    in,
    \axid_reg[3] ,
    SS,
    \read_fifo.fifo_out_data_r_reg[5] );
  output rd_last_r;
  output [0:0]Q;
  output rd_last_r_reg_0;
  output r_push_reg;
  output \state_reg[0]_rep ;
  output [5:0]\storage_data2_reg[70] ;
  output [65:0]\storage_data2_reg[66] ;
  input r_ignore_end;
  input CLK;
  input r_ignore_begin;
  input areset_d1_reg_rep__1;
  input r_push;
  input [0:0]S;
  input app_rdy;
  input arvalid_int;
  input rready_d3;
  input sel;
  input [63:0]in;
  input [4:0]\axid_reg[3] ;
  input [0:0]SS;
  input [0:0]\read_fifo.fifo_out_data_r_reg[5] ;

  wire CLK;
  wire [0:0]Q;
  wire [0:0]S;
  wire [0:0]SS;
  wire app_rdy;
  wire areset_d1_reg_rep__1;
  wire arvalid_int;
  wire [4:0]\axid_reg[3] ;
  wire ignore_begin;
  wire [63:0]in;
  wire load_stage1;
  wire r_ignore_begin;
  wire r_ignore_end;
  wire r_push;
  wire r_push_reg;
  wire rd_data_fifo_0_n_0;
  wire rd_data_fifo_0_n_2;
  wire rd_data_fifo_0_n_5;
  wire rd_data_fifo_0_n_6;
  wire rd_last_r;
  wire rd_last_r_reg_0;
  wire [0:0]\read_fifo.fifo_out_data_r_reg[5] ;
  wire rready_d3;
  wire sel;
  (* RTL_KEEP = "yes" *) wire [1:0]state;
  wire \state_reg[0]_rep ;
  wire [65:0]\storage_data2_reg[66] ;
  wire [5:0]\storage_data2_reg[70] ;
  wire tr_rden0;
  wire [6:0]trans_buf_out_r1;
  wire [1:0]trans_in;
  wire [6:0]trans_out;
  wire transaction_fifo_0_n_0;
  wire transaction_fifo_0_n_3;
  wire transaction_fifo_0_n_4;
  wire transaction_fifo_0_n_5;
  wire transaction_fifo_0_n_6;
  wire transaction_fifo_0_n_7;
  wire transaction_fifo_0_n_8;
  wire transaction_fifo_0_n_9;

  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data_fifo_0_n_5),
        .Q(state[0]),
        .R(areset_d1_reg_rep__1));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data_fifo_0_n_6),
        .Q(state[1]),
        .R(areset_d1_reg_rep__1));
  FDRE r_ignore_begin_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(r_ignore_begin),
        .Q(trans_in[1]),
        .R(1'b0));
  FDRE r_ignore_end_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(r_ignore_end),
        .Q(trans_in[0]),
        .R(1'b0));
  ddr_axi_mig_7series_v2_4_axi_mc_fifo__parameterized0 rd_data_fifo_0
       (.CLK(CLK),
        .E(load_stage1),
        .\FSM_sequential_state_reg[0] (rd_data_fifo_0_n_5),
        .\FSM_sequential_state_reg[1] (rd_data_fifo_0_n_6),
        .Q(Q),
        .S(S),
        .SS(SS),
        .in(in),
        .in0(state),
        .out(state),
        .r_push_reg(rd_data_fifo_0_n_0),
        .rd_last_r_reg(rd_data_fifo_0_n_2),
        .rd_last_r_reg_0(rd_last_r_reg_0),
        .rd_last_r_reg_1(rd_last_r),
        .\read_fifo.fifo_out_data_r_reg[5] (\read_fifo.fifo_out_data_r_reg[5] ),
        .rready_d3(rready_d3),
        .sel(sel),
        .\state_reg[0]_rep (\state_reg[0]_rep ),
        .\storage_data2_reg[66] (\storage_data2_reg[66] [65:1]),
        .tr_rden0(tr_rden0),
        .\trans_buf_out_r_reg[1] ({ignore_begin,\storage_data2_reg[70] [0]}));
  FDRE rd_last_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data_fifo_0_n_2),
        .Q(rd_last_r),
        .R(areset_d1_reg_rep__1));
  LUT3 #(
    .INIT(8'h28)) 
    \storage_data2[0]_i_1 
       (.I0(\storage_data2_reg[70] [1]),
        .I1(\storage_data2_reg[70] [0]),
        .I2(rd_last_r),
        .O(\storage_data2_reg[66] [0]));
  FDRE \trans_buf_out_r1_reg[0] 
       (.C(CLK),
        .CE(transaction_fifo_0_n_0),
        .D(trans_out[0]),
        .Q(trans_buf_out_r1[0]),
        .R(1'b0));
  FDRE \trans_buf_out_r1_reg[1] 
       (.C(CLK),
        .CE(transaction_fifo_0_n_0),
        .D(trans_out[1]),
        .Q(trans_buf_out_r1[1]),
        .R(1'b0));
  FDRE \trans_buf_out_r1_reg[2] 
       (.C(CLK),
        .CE(transaction_fifo_0_n_0),
        .D(trans_out[2]),
        .Q(trans_buf_out_r1[2]),
        .R(1'b0));
  FDRE \trans_buf_out_r1_reg[3] 
       (.C(CLK),
        .CE(transaction_fifo_0_n_0),
        .D(trans_out[3]),
        .Q(trans_buf_out_r1[3]),
        .R(1'b0));
  FDRE \trans_buf_out_r1_reg[4] 
       (.C(CLK),
        .CE(transaction_fifo_0_n_0),
        .D(trans_out[4]),
        .Q(trans_buf_out_r1[4]),
        .R(1'b0));
  FDRE \trans_buf_out_r1_reg[5] 
       (.C(CLK),
        .CE(transaction_fifo_0_n_0),
        .D(trans_out[5]),
        .Q(trans_buf_out_r1[5]),
        .R(1'b0));
  FDRE \trans_buf_out_r1_reg[6] 
       (.C(CLK),
        .CE(transaction_fifo_0_n_0),
        .D(trans_out[6]),
        .Q(trans_buf_out_r1[6]),
        .R(1'b0));
  FDRE \trans_buf_out_r_reg[0] 
       (.C(CLK),
        .CE(load_stage1),
        .D(transaction_fifo_0_n_9),
        .Q(\storage_data2_reg[70] [0]),
        .R(1'b0));
  FDRE \trans_buf_out_r_reg[1] 
       (.C(CLK),
        .CE(load_stage1),
        .D(transaction_fifo_0_n_8),
        .Q(ignore_begin),
        .R(1'b0));
  FDRE \trans_buf_out_r_reg[2] 
       (.C(CLK),
        .CE(load_stage1),
        .D(transaction_fifo_0_n_7),
        .Q(\storage_data2_reg[70] [1]),
        .R(1'b0));
  FDRE \trans_buf_out_r_reg[3] 
       (.C(CLK),
        .CE(load_stage1),
        .D(transaction_fifo_0_n_6),
        .Q(\storage_data2_reg[70] [2]),
        .R(1'b0));
  FDRE \trans_buf_out_r_reg[4] 
       (.C(CLK),
        .CE(load_stage1),
        .D(transaction_fifo_0_n_5),
        .Q(\storage_data2_reg[70] [3]),
        .R(1'b0));
  FDRE \trans_buf_out_r_reg[5] 
       (.C(CLK),
        .CE(load_stage1),
        .D(transaction_fifo_0_n_4),
        .Q(\storage_data2_reg[70] [4]),
        .R(1'b0));
  FDRE \trans_buf_out_r_reg[6] 
       (.C(CLK),
        .CE(load_stage1),
        .D(transaction_fifo_0_n_3),
        .Q(\storage_data2_reg[70] [5]),
        .R(1'b0));
  ddr_axi_mig_7series_v2_4_axi_mc_fifo__parameterized1 transaction_fifo_0
       (.CLK(CLK),
        .D({transaction_fifo_0_n_3,transaction_fifo_0_n_4,transaction_fifo_0_n_5,transaction_fifo_0_n_6,transaction_fifo_0_n_7,transaction_fifo_0_n_8,transaction_fifo_0_n_9}),
        .E(transaction_fifo_0_n_0),
        .Q(trans_buf_out_r1),
        .SS(SS),
        .app_rdy(app_rdy),
        .arvalid_int(arvalid_int),
        .\cnt_read_reg[6] (rd_data_fifo_0_n_0),
        .in({\axid_reg[3] ,trans_in}),
        .out(state),
        .r_push(r_push),
        .r_push_reg(r_push_reg),
        .tr_rden0(tr_rden0),
        .\trans_buf_out_r1_reg[6] (trans_out));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_axi_mc_w_channel" *) 
module ddr_axi_mig_7series_v2_4_axi_mc_w_channel
   (wready_d2,
    app_wdf_wren_r1_reg,
    \RD_PRI_REG.wr_starve_cnt_reg[1] ,
    \RD_PRI_REG.wr_starve_cnt_reg[1]_0 ,
    wready_reg_0,
    M_AXI_WREADY_I,
    wr_buf_in_data,
    \wdf_mask_reg[7]_0 ,
    \wdf_data_reg[63]_0 ,
    \USE_FPGA_LENGTH.BIT_LANE[7].FDRE_length_inst ,
    w_ignore_end,
    CLK,
    areset_d1_reg_rep__1,
    app_wdf_wren_r1,
    awvalid_int,
    app_wdf_rdy,
    app_rdy_r_reg,
    app_rdy,
    \RD_PRI_REG.wr_starve_cnt_reg[8] ,
    \occupied_counter.app_wdf_rdy_r_reg ,
    Q,
    \cnt_read_reg[0] ,
    wvalid_d3,
    wstrb_d3,
    app_wdf_mask_r1,
    sel_first_r_reg,
    wdata_d3,
    app_wdf_data_r1);
  output wready_d2;
  output app_wdf_wren_r1_reg;
  output [0:0]\RD_PRI_REG.wr_starve_cnt_reg[1] ;
  output \RD_PRI_REG.wr_starve_cnt_reg[1]_0 ;
  output wready_reg_0;
  output M_AXI_WREADY_I;
  output [71:0]wr_buf_in_data;
  output [7:0]\wdf_mask_reg[7]_0 ;
  output [63:0]\wdf_data_reg[63]_0 ;
  output \USE_FPGA_LENGTH.BIT_LANE[7].FDRE_length_inst ;
  input w_ignore_end;
  input CLK;
  input areset_d1_reg_rep__1;
  input app_wdf_wren_r1;
  input awvalid_int;
  input app_wdf_rdy;
  input app_rdy_r_reg;
  input app_rdy;
  input [0:0]\RD_PRI_REG.wr_starve_cnt_reg[8] ;
  input \occupied_counter.app_wdf_rdy_r_reg ;
  input [0:0]Q;
  input \cnt_read_reg[0] ;
  input wvalid_d3;
  input [7:0]wstrb_d3;
  input [7:0]app_wdf_mask_r1;
  input sel_first_r_reg;
  input [63:0]wdata_d3;
  input [63:0]app_wdf_data_r1;

  wire CLK;
  wire M_AXI_WREADY_I;
  wire [0:0]Q;
  wire [0:0]\RD_PRI_REG.wr_starve_cnt_reg[1] ;
  wire \RD_PRI_REG.wr_starve_cnt_reg[1]_0 ;
  wire [0:0]\RD_PRI_REG.wr_starve_cnt_reg[8] ;
  wire \USE_FPGA_LENGTH.BIT_LANE[7].FDRE_length_inst ;
  wire app_rdy;
  wire app_rdy_r_reg;
  wire [63:0]app_wdf_data_r1;
  wire [7:0]app_wdf_mask_r1;
  wire app_wdf_rdy;
  wire app_wdf_wren_r1;
  wire app_wdf_wren_r1_reg;
  wire areset_d1_reg_rep__1;
  wire awvalid_int;
  wire \cnt_read_reg[0] ;
  wire next_state;
  wire \occupied_counter.app_wdf_rdy_r_reg ;
  wire sel_first_r_reg;
  wire state;
  wire valid;
  wire w_ignore_end;
  wire w_ignore_end_r;
  wire [63:0]wdata_d3;
  wire [63:0]wdf_data;
  wire [63:0]\wdf_data_reg[63]_0 ;
  wire [7:0]wdf_mask;
  wire [7:0]\wdf_mask_reg[7]_0 ;
  wire [71:0]wr_buf_in_data;
  wire wready0;
  wire wready_d2;
  wire wready_reg_0;
  wire [7:0]wstrb_d3;
  wire wvalid_d3;
  wire wvalid_int;

  LUT3 #(
    .INIT(8'h04)) 
    \RD_PRI_REG.wr_starve_cnt[8]_i_2 
       (.I0(\RD_PRI_REG.wr_starve_cnt_reg[1]_0 ),
        .I1(app_rdy),
        .I2(\RD_PRI_REG.wr_starve_cnt_reg[8] ),
        .O(\RD_PRI_REG.wr_starve_cnt_reg[1] ));
  LUT6 #(
    .INIT(64'hDDDFDDDFDDDFFFFF)) 
    \RD_PRI_REG.wr_starve_cnt[8]_i_4 
       (.I0(state),
        .I1(\occupied_counter.app_wdf_rdy_r_reg ),
        .I2(w_ignore_end_r),
        .I3(wvalid_int),
        .I4(Q),
        .I5(\cnt_read_reg[0] ),
        .O(\RD_PRI_REG.wr_starve_cnt_reg[1]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \USE_FPGA.and_inst_i_1__2 
       (.I0(wready_d2),
        .I1(wvalid_d3),
        .O(M_AXI_WREADY_I));
  LUT2 #(
    .INIT(4'hB)) 
    \USE_FPGA.and_inst_i_1__34 
       (.I0(wready_d2),
        .I1(wvalid_d3),
        .O(\USE_FPGA_LENGTH.BIT_LANE[7].FDRE_length_inst ));
  LUT6 #(
    .INIT(64'hFFFFFFFF3000AAAA)) 
    app_wdf_wren_r1_i_1
       (.I0(app_wdf_wren_r1),
        .I1(state),
        .I2(wvalid_int),
        .I3(awvalid_int),
        .I4(app_wdf_rdy),
        .I5(app_rdy_r_reg),
        .O(app_wdf_wren_r1_reg));
  LUT5 #(
    .INIT(32'h00FF8080)) 
    \gen_bc2.state_i_1 
       (.I0(app_wdf_rdy),
        .I1(awvalid_int),
        .I2(wvalid_int),
        .I3(app_rdy_r_reg),
        .I4(state),
        .O(next_state));
  FDRE \gen_bc2.state_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(next_state),
        .Q(state),
        .R(areset_d1_reg_rep__1));
  FDRE \gen_bc2.w_ignore_end_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(w_ignore_end),
        .Q(w_ignore_end_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair709" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    valid_i_1
       (.I0(wvalid_d3),
        .I1(wready_d2),
        .I2(valid),
        .O(wvalid_int));
  FDRE valid_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wvalid_int),
        .Q(valid),
        .R(areset_d1_reg_rep__1));
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[0]_i_1 
       (.I0(wdata_d3[0]),
        .I1(wready_d2),
        .I2(wdf_data[0]),
        .O(\wdf_data_reg[63]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair740" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[10]_i_1 
       (.I0(wdata_d3[10]),
        .I1(wready_d2),
        .I2(wdf_data[10]),
        .O(\wdf_data_reg[63]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair739" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[11]_i_1 
       (.I0(wdata_d3[11]),
        .I1(wready_d2),
        .I2(wdf_data[11]),
        .O(\wdf_data_reg[63]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair739" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[12]_i_1 
       (.I0(wdata_d3[12]),
        .I1(wready_d2),
        .I2(wdf_data[12]),
        .O(\wdf_data_reg[63]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair738" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[13]_i_1 
       (.I0(wdata_d3[13]),
        .I1(wready_d2),
        .I2(wdf_data[13]),
        .O(\wdf_data_reg[63]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair738" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[14]_i_1 
       (.I0(wdata_d3[14]),
        .I1(wready_d2),
        .I2(wdf_data[14]),
        .O(\wdf_data_reg[63]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair737" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[15]_i_1 
       (.I0(wdata_d3[15]),
        .I1(wready_d2),
        .I2(wdf_data[15]),
        .O(\wdf_data_reg[63]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair737" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[16]_i_1 
       (.I0(wdata_d3[16]),
        .I1(wready_d2),
        .I2(wdf_data[16]),
        .O(\wdf_data_reg[63]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair736" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[17]_i_1 
       (.I0(wdata_d3[17]),
        .I1(wready_d2),
        .I2(wdf_data[17]),
        .O(\wdf_data_reg[63]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair736" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[18]_i_1 
       (.I0(wdata_d3[18]),
        .I1(wready_d2),
        .I2(wdf_data[18]),
        .O(\wdf_data_reg[63]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair735" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[19]_i_1 
       (.I0(wdata_d3[19]),
        .I1(wready_d2),
        .I2(wdf_data[19]),
        .O(\wdf_data_reg[63]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair744" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[1]_i_1 
       (.I0(wdata_d3[1]),
        .I1(wready_d2),
        .I2(wdf_data[1]),
        .O(\wdf_data_reg[63]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair735" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[20]_i_1 
       (.I0(wdata_d3[20]),
        .I1(wready_d2),
        .I2(wdf_data[20]),
        .O(\wdf_data_reg[63]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair734" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[21]_i_1 
       (.I0(wdata_d3[21]),
        .I1(wready_d2),
        .I2(wdf_data[21]),
        .O(\wdf_data_reg[63]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair734" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[22]_i_1 
       (.I0(wdata_d3[22]),
        .I1(wready_d2),
        .I2(wdf_data[22]),
        .O(\wdf_data_reg[63]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair733" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[23]_i_1 
       (.I0(wdata_d3[23]),
        .I1(wready_d2),
        .I2(wdf_data[23]),
        .O(\wdf_data_reg[63]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair733" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[24]_i_1 
       (.I0(wdata_d3[24]),
        .I1(wready_d2),
        .I2(wdf_data[24]),
        .O(\wdf_data_reg[63]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair732" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[25]_i_1 
       (.I0(wdata_d3[25]),
        .I1(wready_d2),
        .I2(wdf_data[25]),
        .O(\wdf_data_reg[63]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair732" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[26]_i_1 
       (.I0(wdata_d3[26]),
        .I1(wready_d2),
        .I2(wdf_data[26]),
        .O(\wdf_data_reg[63]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair731" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[27]_i_1 
       (.I0(wdata_d3[27]),
        .I1(wready_d2),
        .I2(wdf_data[27]),
        .O(\wdf_data_reg[63]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair731" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[28]_i_1 
       (.I0(wdata_d3[28]),
        .I1(wready_d2),
        .I2(wdf_data[28]),
        .O(\wdf_data_reg[63]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair730" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[29]_i_1 
       (.I0(wdata_d3[29]),
        .I1(wready_d2),
        .I2(wdf_data[29]),
        .O(\wdf_data_reg[63]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair744" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[2]_i_1 
       (.I0(wdata_d3[2]),
        .I1(wready_d2),
        .I2(wdf_data[2]),
        .O(\wdf_data_reg[63]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair730" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[30]_i_1 
       (.I0(wdata_d3[30]),
        .I1(wready_d2),
        .I2(wdf_data[30]),
        .O(\wdf_data_reg[63]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair729" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[31]_i_1 
       (.I0(wdata_d3[31]),
        .I1(wready_d2),
        .I2(wdf_data[31]),
        .O(\wdf_data_reg[63]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair729" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[32]_i_1 
       (.I0(wdata_d3[32]),
        .I1(wready_d2),
        .I2(wdf_data[32]),
        .O(\wdf_data_reg[63]_0 [32]));
  (* SOFT_HLUTNM = "soft_lutpair728" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[33]_i_1 
       (.I0(wdata_d3[33]),
        .I1(wready_d2),
        .I2(wdf_data[33]),
        .O(\wdf_data_reg[63]_0 [33]));
  (* SOFT_HLUTNM = "soft_lutpair728" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[34]_i_1 
       (.I0(wdata_d3[34]),
        .I1(wready_d2),
        .I2(wdf_data[34]),
        .O(\wdf_data_reg[63]_0 [34]));
  (* SOFT_HLUTNM = "soft_lutpair727" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[35]_i_1 
       (.I0(wdata_d3[35]),
        .I1(wready_d2),
        .I2(wdf_data[35]),
        .O(\wdf_data_reg[63]_0 [35]));
  (* SOFT_HLUTNM = "soft_lutpair727" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[36]_i_1 
       (.I0(wdata_d3[36]),
        .I1(wready_d2),
        .I2(wdf_data[36]),
        .O(\wdf_data_reg[63]_0 [36]));
  (* SOFT_HLUTNM = "soft_lutpair726" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[37]_i_1 
       (.I0(wdata_d3[37]),
        .I1(wready_d2),
        .I2(wdf_data[37]),
        .O(\wdf_data_reg[63]_0 [37]));
  (* SOFT_HLUTNM = "soft_lutpair726" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[38]_i_1 
       (.I0(wdata_d3[38]),
        .I1(wready_d2),
        .I2(wdf_data[38]),
        .O(\wdf_data_reg[63]_0 [38]));
  (* SOFT_HLUTNM = "soft_lutpair725" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[39]_i_1 
       (.I0(wdata_d3[39]),
        .I1(wready_d2),
        .I2(wdf_data[39]),
        .O(\wdf_data_reg[63]_0 [39]));
  (* SOFT_HLUTNM = "soft_lutpair743" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[3]_i_1 
       (.I0(wdata_d3[3]),
        .I1(wready_d2),
        .I2(wdf_data[3]),
        .O(\wdf_data_reg[63]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair725" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[40]_i_1 
       (.I0(wdata_d3[40]),
        .I1(wready_d2),
        .I2(wdf_data[40]),
        .O(\wdf_data_reg[63]_0 [40]));
  (* SOFT_HLUTNM = "soft_lutpair724" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[41]_i_1 
       (.I0(wdata_d3[41]),
        .I1(wready_d2),
        .I2(wdf_data[41]),
        .O(\wdf_data_reg[63]_0 [41]));
  (* SOFT_HLUTNM = "soft_lutpair724" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[42]_i_1 
       (.I0(wdata_d3[42]),
        .I1(wready_d2),
        .I2(wdf_data[42]),
        .O(\wdf_data_reg[63]_0 [42]));
  (* SOFT_HLUTNM = "soft_lutpair723" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[43]_i_1 
       (.I0(wdata_d3[43]),
        .I1(wready_d2),
        .I2(wdf_data[43]),
        .O(\wdf_data_reg[63]_0 [43]));
  (* SOFT_HLUTNM = "soft_lutpair723" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[44]_i_1 
       (.I0(wdata_d3[44]),
        .I1(wready_d2),
        .I2(wdf_data[44]),
        .O(\wdf_data_reg[63]_0 [44]));
  (* SOFT_HLUTNM = "soft_lutpair722" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[45]_i_1 
       (.I0(wdata_d3[45]),
        .I1(wready_d2),
        .I2(wdf_data[45]),
        .O(\wdf_data_reg[63]_0 [45]));
  (* SOFT_HLUTNM = "soft_lutpair722" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[46]_i_1 
       (.I0(wdata_d3[46]),
        .I1(wready_d2),
        .I2(wdf_data[46]),
        .O(\wdf_data_reg[63]_0 [46]));
  (* SOFT_HLUTNM = "soft_lutpair721" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[47]_i_1 
       (.I0(wdata_d3[47]),
        .I1(wready_d2),
        .I2(wdf_data[47]),
        .O(\wdf_data_reg[63]_0 [47]));
  (* SOFT_HLUTNM = "soft_lutpair721" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[48]_i_1 
       (.I0(wdata_d3[48]),
        .I1(wready_d2),
        .I2(wdf_data[48]),
        .O(\wdf_data_reg[63]_0 [48]));
  (* SOFT_HLUTNM = "soft_lutpair720" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[49]_i_1 
       (.I0(wdata_d3[49]),
        .I1(wready_d2),
        .I2(wdf_data[49]),
        .O(\wdf_data_reg[63]_0 [49]));
  (* SOFT_HLUTNM = "soft_lutpair743" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[4]_i_1 
       (.I0(wdata_d3[4]),
        .I1(wready_d2),
        .I2(wdf_data[4]),
        .O(\wdf_data_reg[63]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair720" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[50]_i_1 
       (.I0(wdata_d3[50]),
        .I1(wready_d2),
        .I2(wdf_data[50]),
        .O(\wdf_data_reg[63]_0 [50]));
  (* SOFT_HLUTNM = "soft_lutpair719" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[51]_i_1 
       (.I0(wdata_d3[51]),
        .I1(wready_d2),
        .I2(wdf_data[51]),
        .O(\wdf_data_reg[63]_0 [51]));
  (* SOFT_HLUTNM = "soft_lutpair719" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[52]_i_1 
       (.I0(wdata_d3[52]),
        .I1(wready_d2),
        .I2(wdf_data[52]),
        .O(\wdf_data_reg[63]_0 [52]));
  (* SOFT_HLUTNM = "soft_lutpair718" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[53]_i_1 
       (.I0(wdata_d3[53]),
        .I1(wready_d2),
        .I2(wdf_data[53]),
        .O(\wdf_data_reg[63]_0 [53]));
  (* SOFT_HLUTNM = "soft_lutpair718" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[54]_i_1 
       (.I0(wdata_d3[54]),
        .I1(wready_d2),
        .I2(wdf_data[54]),
        .O(\wdf_data_reg[63]_0 [54]));
  (* SOFT_HLUTNM = "soft_lutpair717" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[55]_i_1 
       (.I0(wdata_d3[55]),
        .I1(wready_d2),
        .I2(wdf_data[55]),
        .O(\wdf_data_reg[63]_0 [55]));
  (* SOFT_HLUTNM = "soft_lutpair717" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[56]_i_1 
       (.I0(wdata_d3[56]),
        .I1(wready_d2),
        .I2(wdf_data[56]),
        .O(\wdf_data_reg[63]_0 [56]));
  (* SOFT_HLUTNM = "soft_lutpair716" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[57]_i_1 
       (.I0(wdata_d3[57]),
        .I1(wready_d2),
        .I2(wdf_data[57]),
        .O(\wdf_data_reg[63]_0 [57]));
  (* SOFT_HLUTNM = "soft_lutpair716" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[58]_i_1 
       (.I0(wdata_d3[58]),
        .I1(wready_d2),
        .I2(wdf_data[58]),
        .O(\wdf_data_reg[63]_0 [58]));
  (* SOFT_HLUTNM = "soft_lutpair715" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[59]_i_1 
       (.I0(wdata_d3[59]),
        .I1(wready_d2),
        .I2(wdf_data[59]),
        .O(\wdf_data_reg[63]_0 [59]));
  (* SOFT_HLUTNM = "soft_lutpair742" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[5]_i_1 
       (.I0(wdata_d3[5]),
        .I1(wready_d2),
        .I2(wdf_data[5]),
        .O(\wdf_data_reg[63]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair715" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[60]_i_1 
       (.I0(wdata_d3[60]),
        .I1(wready_d2),
        .I2(wdf_data[60]),
        .O(\wdf_data_reg[63]_0 [60]));
  (* SOFT_HLUTNM = "soft_lutpair714" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[61]_i_1 
       (.I0(wdata_d3[61]),
        .I1(wready_d2),
        .I2(wdf_data[61]),
        .O(\wdf_data_reg[63]_0 [61]));
  (* SOFT_HLUTNM = "soft_lutpair714" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[62]_i_1 
       (.I0(wdata_d3[62]),
        .I1(wready_d2),
        .I2(wdf_data[62]),
        .O(\wdf_data_reg[63]_0 [62]));
  (* SOFT_HLUTNM = "soft_lutpair713" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[63]_i_1 
       (.I0(wdata_d3[63]),
        .I1(wready_d2),
        .I2(wdf_data[63]),
        .O(\wdf_data_reg[63]_0 [63]));
  (* SOFT_HLUTNM = "soft_lutpair742" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[6]_i_1 
       (.I0(wdata_d3[6]),
        .I1(wready_d2),
        .I2(wdf_data[6]),
        .O(\wdf_data_reg[63]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair741" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[7]_i_1 
       (.I0(wdata_d3[7]),
        .I1(wready_d2),
        .I2(wdf_data[7]),
        .O(\wdf_data_reg[63]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair741" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[8]_i_1 
       (.I0(wdata_d3[8]),
        .I1(wready_d2),
        .I2(wdf_data[8]),
        .O(\wdf_data_reg[63]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair740" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[9]_i_1 
       (.I0(wdata_d3[9]),
        .I1(wready_d2),
        .I2(wdf_data[9]),
        .O(\wdf_data_reg[63]_0 [9]));
  FDRE \wdf_data_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wdf_data_reg[63]_0 [0]),
        .Q(wdf_data[0]),
        .R(1'b0));
  FDRE \wdf_data_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wdf_data_reg[63]_0 [10]),
        .Q(wdf_data[10]),
        .R(1'b0));
  FDRE \wdf_data_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wdf_data_reg[63]_0 [11]),
        .Q(wdf_data[11]),
        .R(1'b0));
  FDRE \wdf_data_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wdf_data_reg[63]_0 [12]),
        .Q(wdf_data[12]),
        .R(1'b0));
  FDRE \wdf_data_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wdf_data_reg[63]_0 [13]),
        .Q(wdf_data[13]),
        .R(1'b0));
  FDRE \wdf_data_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wdf_data_reg[63]_0 [14]),
        .Q(wdf_data[14]),
        .R(1'b0));
  FDRE \wdf_data_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wdf_data_reg[63]_0 [15]),
        .Q(wdf_data[15]),
        .R(1'b0));
  FDRE \wdf_data_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wdf_data_reg[63]_0 [16]),
        .Q(wdf_data[16]),
        .R(1'b0));
  FDRE \wdf_data_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wdf_data_reg[63]_0 [17]),
        .Q(wdf_data[17]),
        .R(1'b0));
  FDRE \wdf_data_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wdf_data_reg[63]_0 [18]),
        .Q(wdf_data[18]),
        .R(1'b0));
  FDRE \wdf_data_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wdf_data_reg[63]_0 [19]),
        .Q(wdf_data[19]),
        .R(1'b0));
  FDRE \wdf_data_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wdf_data_reg[63]_0 [1]),
        .Q(wdf_data[1]),
        .R(1'b0));
  FDRE \wdf_data_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wdf_data_reg[63]_0 [20]),
        .Q(wdf_data[20]),
        .R(1'b0));
  FDRE \wdf_data_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wdf_data_reg[63]_0 [21]),
        .Q(wdf_data[21]),
        .R(1'b0));
  FDRE \wdf_data_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wdf_data_reg[63]_0 [22]),
        .Q(wdf_data[22]),
        .R(1'b0));
  FDRE \wdf_data_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wdf_data_reg[63]_0 [23]),
        .Q(wdf_data[23]),
        .R(1'b0));
  FDRE \wdf_data_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wdf_data_reg[63]_0 [24]),
        .Q(wdf_data[24]),
        .R(1'b0));
  FDRE \wdf_data_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wdf_data_reg[63]_0 [25]),
        .Q(wdf_data[25]),
        .R(1'b0));
  FDRE \wdf_data_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wdf_data_reg[63]_0 [26]),
        .Q(wdf_data[26]),
        .R(1'b0));
  FDRE \wdf_data_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wdf_data_reg[63]_0 [27]),
        .Q(wdf_data[27]),
        .R(1'b0));
  FDRE \wdf_data_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wdf_data_reg[63]_0 [28]),
        .Q(wdf_data[28]),
        .R(1'b0));
  FDRE \wdf_data_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wdf_data_reg[63]_0 [29]),
        .Q(wdf_data[29]),
        .R(1'b0));
  FDRE \wdf_data_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wdf_data_reg[63]_0 [2]),
        .Q(wdf_data[2]),
        .R(1'b0));
  FDRE \wdf_data_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wdf_data_reg[63]_0 [30]),
        .Q(wdf_data[30]),
        .R(1'b0));
  FDRE \wdf_data_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wdf_data_reg[63]_0 [31]),
        .Q(wdf_data[31]),
        .R(1'b0));
  FDRE \wdf_data_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wdf_data_reg[63]_0 [32]),
        .Q(wdf_data[32]),
        .R(1'b0));
  FDRE \wdf_data_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wdf_data_reg[63]_0 [33]),
        .Q(wdf_data[33]),
        .R(1'b0));
  FDRE \wdf_data_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wdf_data_reg[63]_0 [34]),
        .Q(wdf_data[34]),
        .R(1'b0));
  FDRE \wdf_data_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wdf_data_reg[63]_0 [35]),
        .Q(wdf_data[35]),
        .R(1'b0));
  FDRE \wdf_data_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wdf_data_reg[63]_0 [36]),
        .Q(wdf_data[36]),
        .R(1'b0));
  FDRE \wdf_data_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wdf_data_reg[63]_0 [37]),
        .Q(wdf_data[37]),
        .R(1'b0));
  FDRE \wdf_data_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wdf_data_reg[63]_0 [38]),
        .Q(wdf_data[38]),
        .R(1'b0));
  FDRE \wdf_data_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wdf_data_reg[63]_0 [39]),
        .Q(wdf_data[39]),
        .R(1'b0));
  FDRE \wdf_data_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wdf_data_reg[63]_0 [3]),
        .Q(wdf_data[3]),
        .R(1'b0));
  FDRE \wdf_data_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wdf_data_reg[63]_0 [40]),
        .Q(wdf_data[40]),
        .R(1'b0));
  FDRE \wdf_data_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wdf_data_reg[63]_0 [41]),
        .Q(wdf_data[41]),
        .R(1'b0));
  FDRE \wdf_data_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wdf_data_reg[63]_0 [42]),
        .Q(wdf_data[42]),
        .R(1'b0));
  FDRE \wdf_data_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wdf_data_reg[63]_0 [43]),
        .Q(wdf_data[43]),
        .R(1'b0));
  FDRE \wdf_data_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wdf_data_reg[63]_0 [44]),
        .Q(wdf_data[44]),
        .R(1'b0));
  FDRE \wdf_data_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wdf_data_reg[63]_0 [45]),
        .Q(wdf_data[45]),
        .R(1'b0));
  FDRE \wdf_data_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wdf_data_reg[63]_0 [46]),
        .Q(wdf_data[46]),
        .R(1'b0));
  FDRE \wdf_data_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wdf_data_reg[63]_0 [47]),
        .Q(wdf_data[47]),
        .R(1'b0));
  FDRE \wdf_data_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wdf_data_reg[63]_0 [48]),
        .Q(wdf_data[48]),
        .R(1'b0));
  FDRE \wdf_data_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wdf_data_reg[63]_0 [49]),
        .Q(wdf_data[49]),
        .R(1'b0));
  FDRE \wdf_data_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wdf_data_reg[63]_0 [4]),
        .Q(wdf_data[4]),
        .R(1'b0));
  FDRE \wdf_data_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wdf_data_reg[63]_0 [50]),
        .Q(wdf_data[50]),
        .R(1'b0));
  FDRE \wdf_data_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wdf_data_reg[63]_0 [51]),
        .Q(wdf_data[51]),
        .R(1'b0));
  FDRE \wdf_data_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wdf_data_reg[63]_0 [52]),
        .Q(wdf_data[52]),
        .R(1'b0));
  FDRE \wdf_data_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wdf_data_reg[63]_0 [53]),
        .Q(wdf_data[53]),
        .R(1'b0));
  FDRE \wdf_data_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wdf_data_reg[63]_0 [54]),
        .Q(wdf_data[54]),
        .R(1'b0));
  FDRE \wdf_data_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wdf_data_reg[63]_0 [55]),
        .Q(wdf_data[55]),
        .R(1'b0));
  FDRE \wdf_data_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wdf_data_reg[63]_0 [56]),
        .Q(wdf_data[56]),
        .R(1'b0));
  FDRE \wdf_data_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wdf_data_reg[63]_0 [57]),
        .Q(wdf_data[57]),
        .R(1'b0));
  FDRE \wdf_data_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wdf_data_reg[63]_0 [58]),
        .Q(wdf_data[58]),
        .R(1'b0));
  FDRE \wdf_data_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wdf_data_reg[63]_0 [59]),
        .Q(wdf_data[59]),
        .R(1'b0));
  FDRE \wdf_data_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wdf_data_reg[63]_0 [5]),
        .Q(wdf_data[5]),
        .R(1'b0));
  FDRE \wdf_data_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wdf_data_reg[63]_0 [60]),
        .Q(wdf_data[60]),
        .R(1'b0));
  FDRE \wdf_data_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wdf_data_reg[63]_0 [61]),
        .Q(wdf_data[61]),
        .R(1'b0));
  FDRE \wdf_data_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wdf_data_reg[63]_0 [62]),
        .Q(wdf_data[62]),
        .R(1'b0));
  FDRE \wdf_data_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wdf_data_reg[63]_0 [63]),
        .Q(wdf_data[63]),
        .R(1'b0));
  FDRE \wdf_data_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wdf_data_reg[63]_0 [6]),
        .Q(wdf_data[6]),
        .R(1'b0));
  FDRE \wdf_data_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wdf_data_reg[63]_0 [7]),
        .Q(wdf_data[7]),
        .R(1'b0));
  FDRE \wdf_data_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wdf_data_reg[63]_0 [8]),
        .Q(wdf_data[8]),
        .R(1'b0));
  FDRE \wdf_data_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wdf_data_reg[63]_0 [9]),
        .Q(wdf_data[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair713" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    \wdf_mask[0]_i_1 
       (.I0(wdf_mask[0]),
        .I1(wstrb_d3[0]),
        .I2(wready_d2),
        .O(\wdf_mask_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair712" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    \wdf_mask[1]_i_1 
       (.I0(wdf_mask[1]),
        .I1(wstrb_d3[1]),
        .I2(wready_d2),
        .O(\wdf_mask_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair712" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    \wdf_mask[2]_i_1 
       (.I0(wdf_mask[2]),
        .I1(wstrb_d3[2]),
        .I2(wready_d2),
        .O(\wdf_mask_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair711" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    \wdf_mask[3]_i_1 
       (.I0(wdf_mask[3]),
        .I1(wstrb_d3[3]),
        .I2(wready_d2),
        .O(\wdf_mask_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair711" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    \wdf_mask[4]_i_1 
       (.I0(wdf_mask[4]),
        .I1(wstrb_d3[4]),
        .I2(wready_d2),
        .O(\wdf_mask_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair710" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    \wdf_mask[5]_i_1 
       (.I0(wdf_mask[5]),
        .I1(wstrb_d3[5]),
        .I2(wready_d2),
        .O(\wdf_mask_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair710" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    \wdf_mask[6]_i_1 
       (.I0(wdf_mask[6]),
        .I1(wstrb_d3[6]),
        .I2(wready_d2),
        .O(\wdf_mask_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair709" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    \wdf_mask[7]_i_1 
       (.I0(wdf_mask[7]),
        .I1(wstrb_d3[7]),
        .I2(wready_d2),
        .O(\wdf_mask_reg[7]_0 [7]));
  FDRE \wdf_mask_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wdf_mask_reg[7]_0 [0]),
        .Q(wdf_mask[0]),
        .R(1'b0));
  FDRE \wdf_mask_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wdf_mask_reg[7]_0 [1]),
        .Q(wdf_mask[1]),
        .R(1'b0));
  FDRE \wdf_mask_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wdf_mask_reg[7]_0 [2]),
        .Q(wdf_mask[2]),
        .R(1'b0));
  FDRE \wdf_mask_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wdf_mask_reg[7]_0 [3]),
        .Q(wdf_mask[3]),
        .R(1'b0));
  FDRE \wdf_mask_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wdf_mask_reg[7]_0 [4]),
        .Q(wdf_mask[4]),
        .R(1'b0));
  FDRE \wdf_mask_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wdf_mask_reg[7]_0 [5]),
        .Q(wdf_mask[5]),
        .R(1'b0));
  FDRE \wdf_mask_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wdf_mask_reg[7]_0 [6]),
        .Q(wdf_mask[6]),
        .R(1'b0));
  FDRE \wdf_mask_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wdf_mask_reg[7]_0 [7]),
        .Q(wdf_mask[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4444FFFF5444FFFF)) 
    wready_i_1
       (.I0(wready_reg_0),
        .I1(app_rdy_r_reg),
        .I2(app_wdf_rdy),
        .I3(awvalid_int),
        .I4(wvalid_int),
        .I5(state),
        .O(wready0));
  FDRE wready_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wready0),
        .Q(wready_d2),
        .R(areset_d1_reg_rep__1));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \write_buffer.wr_buffer_ram[0].RAM32M0_i_2 
       (.I0(wdata_d3[5]),
        .I1(wready_d2),
        .I2(wdf_data[5]),
        .I3(app_wdf_rdy),
        .I4(app_wdf_data_r1[5]),
        .O(wr_buf_in_data[5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \write_buffer.wr_buffer_ram[0].RAM32M0_i_3 
       (.I0(wdata_d3[4]),
        .I1(wready_d2),
        .I2(wdf_data[4]),
        .I3(app_wdf_rdy),
        .I4(app_wdf_data_r1[4]),
        .O(wr_buf_in_data[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \write_buffer.wr_buffer_ram[0].RAM32M0_i_4 
       (.I0(wdata_d3[3]),
        .I1(wready_d2),
        .I2(wdf_data[3]),
        .I3(app_wdf_rdy),
        .I4(app_wdf_data_r1[3]),
        .O(wr_buf_in_data[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \write_buffer.wr_buffer_ram[0].RAM32M0_i_5 
       (.I0(wdata_d3[2]),
        .I1(wready_d2),
        .I2(wdf_data[2]),
        .I3(app_wdf_rdy),
        .I4(app_wdf_data_r1[2]),
        .O(wr_buf_in_data[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \write_buffer.wr_buffer_ram[0].RAM32M0_i_6 
       (.I0(wdata_d3[1]),
        .I1(wready_d2),
        .I2(wdf_data[1]),
        .I3(app_wdf_rdy),
        .I4(app_wdf_data_r1[1]),
        .O(wr_buf_in_data[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \write_buffer.wr_buffer_ram[0].RAM32M0_i_7 
       (.I0(wdata_d3[0]),
        .I1(wready_d2),
        .I2(wdf_data[0]),
        .I3(app_wdf_rdy),
        .I4(app_wdf_data_r1[0]),
        .O(wr_buf_in_data[0]));
  LUT6 #(
    .INIT(64'hBFAEFFFFBFAE0000)) 
    \write_buffer.wr_buffer_ram[10].RAM32M0_i_1 
       (.I0(wready_reg_0),
        .I1(wready_d2),
        .I2(wstrb_d3[1]),
        .I3(wdf_mask[1]),
        .I4(app_wdf_rdy),
        .I5(app_wdf_mask_r1[1]),
        .O(wr_buf_in_data[65]));
  LUT6 #(
    .INIT(64'hBFAEFFFFBFAE0000)) 
    \write_buffer.wr_buffer_ram[10].RAM32M0_i_2 
       (.I0(wready_reg_0),
        .I1(wready_d2),
        .I2(wstrb_d3[0]),
        .I3(wdf_mask[0]),
        .I4(app_wdf_rdy),
        .I5(app_wdf_mask_r1[0]),
        .O(wr_buf_in_data[64]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \write_buffer.wr_buffer_ram[10].RAM32M0_i_3 
       (.I0(wdata_d3[63]),
        .I1(wready_d2),
        .I2(wdf_data[63]),
        .I3(app_wdf_rdy),
        .I4(app_wdf_data_r1[63]),
        .O(wr_buf_in_data[63]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \write_buffer.wr_buffer_ram[10].RAM32M0_i_4 
       (.I0(wdata_d3[62]),
        .I1(wready_d2),
        .I2(wdf_data[62]),
        .I3(app_wdf_rdy),
        .I4(app_wdf_data_r1[62]),
        .O(wr_buf_in_data[62]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \write_buffer.wr_buffer_ram[10].RAM32M0_i_5 
       (.I0(wdata_d3[61]),
        .I1(wready_d2),
        .I2(wdf_data[61]),
        .I3(app_wdf_rdy),
        .I4(app_wdf_data_r1[61]),
        .O(wr_buf_in_data[61]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \write_buffer.wr_buffer_ram[10].RAM32M0_i_6 
       (.I0(wdata_d3[60]),
        .I1(wready_d2),
        .I2(wdf_data[60]),
        .I3(app_wdf_rdy),
        .I4(app_wdf_data_r1[60]),
        .O(wr_buf_in_data[60]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[10].RAM32M0_i_7 
       (.I0(w_ignore_end_r),
        .I1(state),
        .I2(sel_first_r_reg),
        .O(wready_reg_0));
  LUT6 #(
    .INIT(64'hBFAEFFFFBFAE0000)) 
    \write_buffer.wr_buffer_ram[11].RAM32M0_i_1 
       (.I0(wready_reg_0),
        .I1(wready_d2),
        .I2(wstrb_d3[7]),
        .I3(wdf_mask[7]),
        .I4(app_wdf_rdy),
        .I5(app_wdf_mask_r1[7]),
        .O(wr_buf_in_data[71]));
  LUT6 #(
    .INIT(64'hBFAEFFFFBFAE0000)) 
    \write_buffer.wr_buffer_ram[11].RAM32M0_i_2 
       (.I0(wready_reg_0),
        .I1(wready_d2),
        .I2(wstrb_d3[6]),
        .I3(wdf_mask[6]),
        .I4(app_wdf_rdy),
        .I5(app_wdf_mask_r1[6]),
        .O(wr_buf_in_data[70]));
  LUT6 #(
    .INIT(64'hBFAEFFFFBFAE0000)) 
    \write_buffer.wr_buffer_ram[11].RAM32M0_i_3 
       (.I0(wready_reg_0),
        .I1(wready_d2),
        .I2(wstrb_d3[5]),
        .I3(wdf_mask[5]),
        .I4(app_wdf_rdy),
        .I5(app_wdf_mask_r1[5]),
        .O(wr_buf_in_data[69]));
  LUT6 #(
    .INIT(64'hBFAEFFFFBFAE0000)) 
    \write_buffer.wr_buffer_ram[11].RAM32M0_i_4 
       (.I0(wready_reg_0),
        .I1(wready_d2),
        .I2(wstrb_d3[4]),
        .I3(wdf_mask[4]),
        .I4(app_wdf_rdy),
        .I5(app_wdf_mask_r1[4]),
        .O(wr_buf_in_data[68]));
  LUT6 #(
    .INIT(64'hBFAEFFFFBFAE0000)) 
    \write_buffer.wr_buffer_ram[11].RAM32M0_i_5 
       (.I0(wready_reg_0),
        .I1(wready_d2),
        .I2(wstrb_d3[3]),
        .I3(wdf_mask[3]),
        .I4(app_wdf_rdy),
        .I5(app_wdf_mask_r1[3]),
        .O(wr_buf_in_data[67]));
  LUT6 #(
    .INIT(64'hBFAEFFFFBFAE0000)) 
    \write_buffer.wr_buffer_ram[11].RAM32M0_i_6 
       (.I0(wready_reg_0),
        .I1(wready_d2),
        .I2(wstrb_d3[2]),
        .I3(wdf_mask[2]),
        .I4(app_wdf_rdy),
        .I5(app_wdf_mask_r1[2]),
        .O(wr_buf_in_data[66]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \write_buffer.wr_buffer_ram[1].RAM32M0_i_1 
       (.I0(wdata_d3[11]),
        .I1(wready_d2),
        .I2(wdf_data[11]),
        .I3(app_wdf_rdy),
        .I4(app_wdf_data_r1[11]),
        .O(wr_buf_in_data[11]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \write_buffer.wr_buffer_ram[1].RAM32M0_i_2 
       (.I0(wdata_d3[10]),
        .I1(wready_d2),
        .I2(wdf_data[10]),
        .I3(app_wdf_rdy),
        .I4(app_wdf_data_r1[10]),
        .O(wr_buf_in_data[10]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \write_buffer.wr_buffer_ram[1].RAM32M0_i_3 
       (.I0(wdata_d3[9]),
        .I1(wready_d2),
        .I2(wdf_data[9]),
        .I3(app_wdf_rdy),
        .I4(app_wdf_data_r1[9]),
        .O(wr_buf_in_data[9]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \write_buffer.wr_buffer_ram[1].RAM32M0_i_4 
       (.I0(wdata_d3[8]),
        .I1(wready_d2),
        .I2(wdf_data[8]),
        .I3(app_wdf_rdy),
        .I4(app_wdf_data_r1[8]),
        .O(wr_buf_in_data[8]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \write_buffer.wr_buffer_ram[1].RAM32M0_i_5 
       (.I0(wdata_d3[7]),
        .I1(wready_d2),
        .I2(wdf_data[7]),
        .I3(app_wdf_rdy),
        .I4(app_wdf_data_r1[7]),
        .O(wr_buf_in_data[7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \write_buffer.wr_buffer_ram[1].RAM32M0_i_6 
       (.I0(wdata_d3[6]),
        .I1(wready_d2),
        .I2(wdf_data[6]),
        .I3(app_wdf_rdy),
        .I4(app_wdf_data_r1[6]),
        .O(wr_buf_in_data[6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \write_buffer.wr_buffer_ram[2].RAM32M0_i_1 
       (.I0(wdata_d3[17]),
        .I1(wready_d2),
        .I2(wdf_data[17]),
        .I3(app_wdf_rdy),
        .I4(app_wdf_data_r1[17]),
        .O(wr_buf_in_data[17]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \write_buffer.wr_buffer_ram[2].RAM32M0_i_2 
       (.I0(wdata_d3[16]),
        .I1(wready_d2),
        .I2(wdf_data[16]),
        .I3(app_wdf_rdy),
        .I4(app_wdf_data_r1[16]),
        .O(wr_buf_in_data[16]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \write_buffer.wr_buffer_ram[2].RAM32M0_i_3 
       (.I0(wdata_d3[15]),
        .I1(wready_d2),
        .I2(wdf_data[15]),
        .I3(app_wdf_rdy),
        .I4(app_wdf_data_r1[15]),
        .O(wr_buf_in_data[15]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \write_buffer.wr_buffer_ram[2].RAM32M0_i_4 
       (.I0(wdata_d3[14]),
        .I1(wready_d2),
        .I2(wdf_data[14]),
        .I3(app_wdf_rdy),
        .I4(app_wdf_data_r1[14]),
        .O(wr_buf_in_data[14]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \write_buffer.wr_buffer_ram[2].RAM32M0_i_5 
       (.I0(wdata_d3[13]),
        .I1(wready_d2),
        .I2(wdf_data[13]),
        .I3(app_wdf_rdy),
        .I4(app_wdf_data_r1[13]),
        .O(wr_buf_in_data[13]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \write_buffer.wr_buffer_ram[2].RAM32M0_i_6 
       (.I0(wdata_d3[12]),
        .I1(wready_d2),
        .I2(wdf_data[12]),
        .I3(app_wdf_rdy),
        .I4(app_wdf_data_r1[12]),
        .O(wr_buf_in_data[12]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \write_buffer.wr_buffer_ram[3].RAM32M0_i_1 
       (.I0(wdata_d3[23]),
        .I1(wready_d2),
        .I2(wdf_data[23]),
        .I3(app_wdf_rdy),
        .I4(app_wdf_data_r1[23]),
        .O(wr_buf_in_data[23]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \write_buffer.wr_buffer_ram[3].RAM32M0_i_2 
       (.I0(wdata_d3[22]),
        .I1(wready_d2),
        .I2(wdf_data[22]),
        .I3(app_wdf_rdy),
        .I4(app_wdf_data_r1[22]),
        .O(wr_buf_in_data[22]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \write_buffer.wr_buffer_ram[3].RAM32M0_i_3 
       (.I0(wdata_d3[21]),
        .I1(wready_d2),
        .I2(wdf_data[21]),
        .I3(app_wdf_rdy),
        .I4(app_wdf_data_r1[21]),
        .O(wr_buf_in_data[21]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \write_buffer.wr_buffer_ram[3].RAM32M0_i_4 
       (.I0(wdata_d3[20]),
        .I1(wready_d2),
        .I2(wdf_data[20]),
        .I3(app_wdf_rdy),
        .I4(app_wdf_data_r1[20]),
        .O(wr_buf_in_data[20]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \write_buffer.wr_buffer_ram[3].RAM32M0_i_5 
       (.I0(wdata_d3[19]),
        .I1(wready_d2),
        .I2(wdf_data[19]),
        .I3(app_wdf_rdy),
        .I4(app_wdf_data_r1[19]),
        .O(wr_buf_in_data[19]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \write_buffer.wr_buffer_ram[3].RAM32M0_i_6 
       (.I0(wdata_d3[18]),
        .I1(wready_d2),
        .I2(wdf_data[18]),
        .I3(app_wdf_rdy),
        .I4(app_wdf_data_r1[18]),
        .O(wr_buf_in_data[18]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \write_buffer.wr_buffer_ram[4].RAM32M0_i_1 
       (.I0(wdata_d3[29]),
        .I1(wready_d2),
        .I2(wdf_data[29]),
        .I3(app_wdf_rdy),
        .I4(app_wdf_data_r1[29]),
        .O(wr_buf_in_data[29]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \write_buffer.wr_buffer_ram[4].RAM32M0_i_2 
       (.I0(wdata_d3[28]),
        .I1(wready_d2),
        .I2(wdf_data[28]),
        .I3(app_wdf_rdy),
        .I4(app_wdf_data_r1[28]),
        .O(wr_buf_in_data[28]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \write_buffer.wr_buffer_ram[4].RAM32M0_i_3 
       (.I0(wdata_d3[27]),
        .I1(wready_d2),
        .I2(wdf_data[27]),
        .I3(app_wdf_rdy),
        .I4(app_wdf_data_r1[27]),
        .O(wr_buf_in_data[27]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \write_buffer.wr_buffer_ram[4].RAM32M0_i_4 
       (.I0(wdata_d3[26]),
        .I1(wready_d2),
        .I2(wdf_data[26]),
        .I3(app_wdf_rdy),
        .I4(app_wdf_data_r1[26]),
        .O(wr_buf_in_data[26]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \write_buffer.wr_buffer_ram[4].RAM32M0_i_5 
       (.I0(wdata_d3[25]),
        .I1(wready_d2),
        .I2(wdf_data[25]),
        .I3(app_wdf_rdy),
        .I4(app_wdf_data_r1[25]),
        .O(wr_buf_in_data[25]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \write_buffer.wr_buffer_ram[4].RAM32M0_i_6 
       (.I0(wdata_d3[24]),
        .I1(wready_d2),
        .I2(wdf_data[24]),
        .I3(app_wdf_rdy),
        .I4(app_wdf_data_r1[24]),
        .O(wr_buf_in_data[24]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \write_buffer.wr_buffer_ram[5].RAM32M0_i_1 
       (.I0(wdata_d3[35]),
        .I1(wready_d2),
        .I2(wdf_data[35]),
        .I3(app_wdf_rdy),
        .I4(app_wdf_data_r1[35]),
        .O(wr_buf_in_data[35]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \write_buffer.wr_buffer_ram[5].RAM32M0_i_2 
       (.I0(wdata_d3[34]),
        .I1(wready_d2),
        .I2(wdf_data[34]),
        .I3(app_wdf_rdy),
        .I4(app_wdf_data_r1[34]),
        .O(wr_buf_in_data[34]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \write_buffer.wr_buffer_ram[5].RAM32M0_i_3 
       (.I0(wdata_d3[33]),
        .I1(wready_d2),
        .I2(wdf_data[33]),
        .I3(app_wdf_rdy),
        .I4(app_wdf_data_r1[33]),
        .O(wr_buf_in_data[33]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \write_buffer.wr_buffer_ram[5].RAM32M0_i_4 
       (.I0(wdata_d3[32]),
        .I1(wready_d2),
        .I2(wdf_data[32]),
        .I3(app_wdf_rdy),
        .I4(app_wdf_data_r1[32]),
        .O(wr_buf_in_data[32]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \write_buffer.wr_buffer_ram[5].RAM32M0_i_5 
       (.I0(wdata_d3[31]),
        .I1(wready_d2),
        .I2(wdf_data[31]),
        .I3(app_wdf_rdy),
        .I4(app_wdf_data_r1[31]),
        .O(wr_buf_in_data[31]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \write_buffer.wr_buffer_ram[5].RAM32M0_i_6 
       (.I0(wdata_d3[30]),
        .I1(wready_d2),
        .I2(wdf_data[30]),
        .I3(app_wdf_rdy),
        .I4(app_wdf_data_r1[30]),
        .O(wr_buf_in_data[30]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \write_buffer.wr_buffer_ram[6].RAM32M0_i_1 
       (.I0(wdata_d3[41]),
        .I1(wready_d2),
        .I2(wdf_data[41]),
        .I3(app_wdf_rdy),
        .I4(app_wdf_data_r1[41]),
        .O(wr_buf_in_data[41]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \write_buffer.wr_buffer_ram[6].RAM32M0_i_2 
       (.I0(wdata_d3[40]),
        .I1(wready_d2),
        .I2(wdf_data[40]),
        .I3(app_wdf_rdy),
        .I4(app_wdf_data_r1[40]),
        .O(wr_buf_in_data[40]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \write_buffer.wr_buffer_ram[6].RAM32M0_i_3 
       (.I0(wdata_d3[39]),
        .I1(wready_d2),
        .I2(wdf_data[39]),
        .I3(app_wdf_rdy),
        .I4(app_wdf_data_r1[39]),
        .O(wr_buf_in_data[39]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \write_buffer.wr_buffer_ram[6].RAM32M0_i_4 
       (.I0(wdata_d3[38]),
        .I1(wready_d2),
        .I2(wdf_data[38]),
        .I3(app_wdf_rdy),
        .I4(app_wdf_data_r1[38]),
        .O(wr_buf_in_data[38]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \write_buffer.wr_buffer_ram[6].RAM32M0_i_5 
       (.I0(wdata_d3[37]),
        .I1(wready_d2),
        .I2(wdf_data[37]),
        .I3(app_wdf_rdy),
        .I4(app_wdf_data_r1[37]),
        .O(wr_buf_in_data[37]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \write_buffer.wr_buffer_ram[6].RAM32M0_i_6 
       (.I0(wdata_d3[36]),
        .I1(wready_d2),
        .I2(wdf_data[36]),
        .I3(app_wdf_rdy),
        .I4(app_wdf_data_r1[36]),
        .O(wr_buf_in_data[36]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \write_buffer.wr_buffer_ram[7].RAM32M0_i_1 
       (.I0(wdata_d3[47]),
        .I1(wready_d2),
        .I2(wdf_data[47]),
        .I3(app_wdf_rdy),
        .I4(app_wdf_data_r1[47]),
        .O(wr_buf_in_data[47]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \write_buffer.wr_buffer_ram[7].RAM32M0_i_2 
       (.I0(wdata_d3[46]),
        .I1(wready_d2),
        .I2(wdf_data[46]),
        .I3(app_wdf_rdy),
        .I4(app_wdf_data_r1[46]),
        .O(wr_buf_in_data[46]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \write_buffer.wr_buffer_ram[7].RAM32M0_i_3 
       (.I0(wdata_d3[45]),
        .I1(wready_d2),
        .I2(wdf_data[45]),
        .I3(app_wdf_rdy),
        .I4(app_wdf_data_r1[45]),
        .O(wr_buf_in_data[45]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \write_buffer.wr_buffer_ram[7].RAM32M0_i_4 
       (.I0(wdata_d3[44]),
        .I1(wready_d2),
        .I2(wdf_data[44]),
        .I3(app_wdf_rdy),
        .I4(app_wdf_data_r1[44]),
        .O(wr_buf_in_data[44]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \write_buffer.wr_buffer_ram[7].RAM32M0_i_5 
       (.I0(wdata_d3[43]),
        .I1(wready_d2),
        .I2(wdf_data[43]),
        .I3(app_wdf_rdy),
        .I4(app_wdf_data_r1[43]),
        .O(wr_buf_in_data[43]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \write_buffer.wr_buffer_ram[7].RAM32M0_i_6 
       (.I0(wdata_d3[42]),
        .I1(wready_d2),
        .I2(wdf_data[42]),
        .I3(app_wdf_rdy),
        .I4(app_wdf_data_r1[42]),
        .O(wr_buf_in_data[42]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \write_buffer.wr_buffer_ram[8].RAM32M0_i_1 
       (.I0(wdata_d3[53]),
        .I1(wready_d2),
        .I2(wdf_data[53]),
        .I3(app_wdf_rdy),
        .I4(app_wdf_data_r1[53]),
        .O(wr_buf_in_data[53]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \write_buffer.wr_buffer_ram[8].RAM32M0_i_2 
       (.I0(wdata_d3[52]),
        .I1(wready_d2),
        .I2(wdf_data[52]),
        .I3(app_wdf_rdy),
        .I4(app_wdf_data_r1[52]),
        .O(wr_buf_in_data[52]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \write_buffer.wr_buffer_ram[8].RAM32M0_i_3 
       (.I0(wdata_d3[51]),
        .I1(wready_d2),
        .I2(wdf_data[51]),
        .I3(app_wdf_rdy),
        .I4(app_wdf_data_r1[51]),
        .O(wr_buf_in_data[51]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \write_buffer.wr_buffer_ram[8].RAM32M0_i_4 
       (.I0(wdata_d3[50]),
        .I1(wready_d2),
        .I2(wdf_data[50]),
        .I3(app_wdf_rdy),
        .I4(app_wdf_data_r1[50]),
        .O(wr_buf_in_data[50]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \write_buffer.wr_buffer_ram[8].RAM32M0_i_5 
       (.I0(wdata_d3[49]),
        .I1(wready_d2),
        .I2(wdf_data[49]),
        .I3(app_wdf_rdy),
        .I4(app_wdf_data_r1[49]),
        .O(wr_buf_in_data[49]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \write_buffer.wr_buffer_ram[8].RAM32M0_i_6 
       (.I0(wdata_d3[48]),
        .I1(wready_d2),
        .I2(wdf_data[48]),
        .I3(app_wdf_rdy),
        .I4(app_wdf_data_r1[48]),
        .O(wr_buf_in_data[48]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \write_buffer.wr_buffer_ram[9].RAM32M0_i_1 
       (.I0(wdata_d3[59]),
        .I1(wready_d2),
        .I2(wdf_data[59]),
        .I3(app_wdf_rdy),
        .I4(app_wdf_data_r1[59]),
        .O(wr_buf_in_data[59]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \write_buffer.wr_buffer_ram[9].RAM32M0_i_2 
       (.I0(wdata_d3[58]),
        .I1(wready_d2),
        .I2(wdf_data[58]),
        .I3(app_wdf_rdy),
        .I4(app_wdf_data_r1[58]),
        .O(wr_buf_in_data[58]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \write_buffer.wr_buffer_ram[9].RAM32M0_i_3 
       (.I0(wdata_d3[57]),
        .I1(wready_d2),
        .I2(wdf_data[57]),
        .I3(app_wdf_rdy),
        .I4(app_wdf_data_r1[57]),
        .O(wr_buf_in_data[57]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \write_buffer.wr_buffer_ram[9].RAM32M0_i_4 
       (.I0(wdata_d3[56]),
        .I1(wready_d2),
        .I2(wdf_data[56]),
        .I3(app_wdf_rdy),
        .I4(app_wdf_data_r1[56]),
        .O(wr_buf_in_data[56]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \write_buffer.wr_buffer_ram[9].RAM32M0_i_5 
       (.I0(wdata_d3[55]),
        .I1(wready_d2),
        .I2(wdf_data[55]),
        .I3(app_wdf_rdy),
        .I4(app_wdf_data_r1[55]),
        .O(wr_buf_in_data[55]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \write_buffer.wr_buffer_ram[9].RAM32M0_i_6 
       (.I0(wdata_d3[54]),
        .I1(wready_d2),
        .I2(wdf_data[54]),
        .I3(app_wdf_rdy),
        .I4(app_wdf_data_r1[54]),
        .O(wr_buf_in_data[54]));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_axi_mc_wr_cmd_fsm" *) 
module ddr_axi_mig_7series_v2_4_axi_mc_wr_cmd_fsm
   (\axid_reg[3] ,
    int_next_pending_r_reg,
    axaddr_int,
    D,
    E,
    \int_addr_reg[3] ,
    \RD_PRI_REG.rd_cmd_hold_reg ,
    SR,
    \axlen_cnt_reg[3] ,
    \int_addr_reg[3]_0 ,
    \axlen_cnt_reg[2] ,
    \axlen_cnt_reg[2]_0 ,
    \axaddr_incr_reg[31] ,
    sel_first_r_reg,
    \RD_PRI_REG.wr_starve_cnt_reg[1] ,
    awvalid_int,
    w_ignore_end,
    \axburst_reg[1] ,
    \app_addr_r1_reg[25] ,
    \app_addr_r1_reg[24] ,
    \app_addr_r1_reg[23] ,
    \app_addr_r1_reg[22] ,
    \app_addr_r1_reg[21] ,
    \app_addr_r1_reg[20] ,
    \app_addr_r1_reg[19] ,
    \app_addr_r1_reg[18] ,
    \app_addr_r1_reg[17] ,
    \app_addr_r1_reg[16] ,
    \app_addr_r1_reg[15] ,
    \app_addr_r1_reg[14] ,
    \app_addr_r1_reg[13] ,
    \app_addr_r1_reg[12] ,
    \app_addr_r1_reg[11] ,
    \app_addr_r1_reg[10] ,
    \app_addr_r1_reg[9] ,
    \app_addr_r1_reg[8] ,
    \app_addr_r1_reg[7] ,
    \app_addr_r1_reg[6] ,
    axready_reg_0,
    \axqos_reg[3] ,
    in,
    \USE_REGISTER.M_AXI_AQOS_q_reg[0] ,
    \axaddr_reg[31] ,
    SS,
    CLK,
    int_next_pending,
    int_next_pending_r,
    awburst_d3,
    awvalid_d3,
    axburst,
    app_rdy_r_reg,
    Q,
    axvalid,
    \RD_PRI_REG.wr_cmd_hold_reg ,
    \gen_bc2.state_reg ,
    app_rdy,
    int_next_pending_r_reg_0,
    \USE_REGISTER.M_AXI_AVALID_q_reg ,
    \axlen_reg[7] ,
    \USE_REGISTER.M_AXI_ALEN_q_reg[7] ,
    \axlen_cnt_reg[3]_0 ,
    \axlen_cnt_reg[1] ,
    \int_addr_reg[2] ,
    \USE_REGISTER.M_AXI_AADDR_q_reg[31] ,
    \axaddr_reg[31]_0 ,
    \int_addr_reg[3]_1 ,
    axaddr_incr1,
    \USE_REGISTER.M_AXI_ABURST_q_reg[1] ,
    \axlen_cnt_reg[2]_1 ,
    out,
    app_wdf_rdy,
    int_next_pending_r_0,
    \axaddr_incr_reg[26] ,
    \axqos_reg[3]_0 ,
    \USE_REGISTER.M_AXI_AQOS_q_reg[3] ,
    \USE_REGISTER.M_AXI_AID_q_reg[3] ,
    axid);
  output \axid_reg[3] ;
  output int_next_pending_r_reg;
  output [3:0]axaddr_int;
  output [7:0]D;
  output [0:0]E;
  output \int_addr_reg[3] ;
  output \RD_PRI_REG.rd_cmd_hold_reg ;
  output [0:0]SR;
  output [3:0]\axlen_cnt_reg[3] ;
  output [2:0]\int_addr_reg[3]_0 ;
  output [1:0]\axlen_cnt_reg[2] ;
  output \axlen_cnt_reg[2]_0 ;
  output [31:0]\axaddr_incr_reg[31] ;
  output [0:0]sel_first_r_reg;
  output \RD_PRI_REG.wr_starve_cnt_reg[1] ;
  output awvalid_int;
  output w_ignore_end;
  output \axburst_reg[1] ;
  output \app_addr_r1_reg[25] ;
  output \app_addr_r1_reg[24] ;
  output \app_addr_r1_reg[23] ;
  output \app_addr_r1_reg[22] ;
  output \app_addr_r1_reg[21] ;
  output \app_addr_r1_reg[20] ;
  output \app_addr_r1_reg[19] ;
  output \app_addr_r1_reg[18] ;
  output \app_addr_r1_reg[17] ;
  output \app_addr_r1_reg[16] ;
  output \app_addr_r1_reg[15] ;
  output \app_addr_r1_reg[14] ;
  output \app_addr_r1_reg[13] ;
  output \app_addr_r1_reg[12] ;
  output \app_addr_r1_reg[11] ;
  output \app_addr_r1_reg[10] ;
  output \app_addr_r1_reg[9] ;
  output \app_addr_r1_reg[8] ;
  output \app_addr_r1_reg[7] ;
  output \app_addr_r1_reg[6] ;
  output axready_reg_0;
  output [3:0]\axqos_reg[3] ;
  output [3:0]in;
  output [0:0]\USE_REGISTER.M_AXI_AQOS_q_reg[0] ;
  output [27:0]\axaddr_reg[31] ;
  input [0:0]SS;
  input CLK;
  input int_next_pending;
  input int_next_pending_r;
  input [0:0]awburst_d3;
  input awvalid_d3;
  input [0:0]axburst;
  input app_rdy_r_reg;
  input [0:0]Q;
  input axvalid;
  input [0:0]\RD_PRI_REG.wr_cmd_hold_reg ;
  input \gen_bc2.state_reg ;
  input app_rdy;
  input int_next_pending_r_reg_0;
  input \USE_REGISTER.M_AXI_AVALID_q_reg ;
  input [7:0]\axlen_reg[7] ;
  input [7:0]\USE_REGISTER.M_AXI_ALEN_q_reg[7] ;
  input [3:0]\axlen_cnt_reg[3]_0 ;
  input \axlen_cnt_reg[1] ;
  input [1:0]\int_addr_reg[2] ;
  input [31:0]\USE_REGISTER.M_AXI_AADDR_q_reg[31] ;
  input [31:0]\axaddr_reg[31]_0 ;
  input \int_addr_reg[3]_1 ;
  input axaddr_incr1;
  input \USE_REGISTER.M_AXI_ABURST_q_reg[1] ;
  input [2:0]\axlen_cnt_reg[2]_1 ;
  input [31:0]out;
  input app_wdf_rdy;
  input int_next_pending_r_0;
  input [19:0]\axaddr_incr_reg[26] ;
  input [3:0]\axqos_reg[3]_0 ;
  input [3:0]\USE_REGISTER.M_AXI_AQOS_q_reg[3] ;
  input [3:0]\USE_REGISTER.M_AXI_AID_q_reg[3] ;
  input [3:0]axid;

  wire CLK;
  wire [7:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire \RD_PRI_REG.rd_cmd_hold_i_3_n_0 ;
  wire \RD_PRI_REG.rd_cmd_hold_i_4_n_0 ;
  wire \RD_PRI_REG.rd_cmd_hold_reg ;
  wire [0:0]\RD_PRI_REG.wr_cmd_hold_reg ;
  wire \RD_PRI_REG.wr_starve_cnt_reg[1] ;
  wire [0:0]SR;
  wire [0:0]SS;
  wire [31:0]\USE_REGISTER.M_AXI_AADDR_q_reg[31] ;
  wire \USE_REGISTER.M_AXI_ABURST_q_reg[1] ;
  wire [3:0]\USE_REGISTER.M_AXI_AID_q_reg[3] ;
  wire [7:0]\USE_REGISTER.M_AXI_ALEN_q_reg[7] ;
  wire [0:0]\USE_REGISTER.M_AXI_AQOS_q_reg[0] ;
  wire [3:0]\USE_REGISTER.M_AXI_AQOS_q_reg[3] ;
  wire \USE_REGISTER.M_AXI_AVALID_q_reg ;
  wire \app_addr_r1_reg[10] ;
  wire \app_addr_r1_reg[11] ;
  wire \app_addr_r1_reg[12] ;
  wire \app_addr_r1_reg[13] ;
  wire \app_addr_r1_reg[14] ;
  wire \app_addr_r1_reg[15] ;
  wire \app_addr_r1_reg[16] ;
  wire \app_addr_r1_reg[17] ;
  wire \app_addr_r1_reg[18] ;
  wire \app_addr_r1_reg[19] ;
  wire \app_addr_r1_reg[20] ;
  wire \app_addr_r1_reg[21] ;
  wire \app_addr_r1_reg[22] ;
  wire \app_addr_r1_reg[23] ;
  wire \app_addr_r1_reg[24] ;
  wire \app_addr_r1_reg[25] ;
  wire \app_addr_r1_reg[6] ;
  wire \app_addr_r1_reg[7] ;
  wire \app_addr_r1_reg[8] ;
  wire \app_addr_r1_reg[9] ;
  wire app_rdy;
  wire app_rdy_r_reg;
  wire app_wdf_rdy;
  wire [0:0]awburst_d3;
  wire awvalid_d3;
  wire awvalid_int;
  wire axaddr_incr1;
  wire [19:0]\axaddr_incr_reg[26] ;
  wire [31:0]\axaddr_incr_reg[31] ;
  wire [3:0]axaddr_int;
  wire [27:0]\axaddr_reg[31] ;
  wire [31:0]\axaddr_reg[31]_0 ;
  wire [0:0]axburst;
  wire \axburst_reg[1] ;
  wire [3:0]axid;
  wire \axid_reg[3] ;
  wire \axlen_cnt[2]_i_2_n_0 ;
  wire \axlen_cnt[7]_i_3_n_0 ;
  wire \axlen_cnt_reg[1] ;
  wire [1:0]\axlen_cnt_reg[2] ;
  wire \axlen_cnt_reg[2]_0 ;
  wire [2:0]\axlen_cnt_reg[2]_1 ;
  wire [3:0]\axlen_cnt_reg[3] ;
  wire [3:0]\axlen_cnt_reg[3]_0 ;
  wire [7:0]\axlen_reg[7] ;
  wire [3:0]\axqos_reg[3] ;
  wire [3:0]\axqos_reg[3]_0 ;
  wire axready_i_1_n_0;
  wire axready_reg_0;
  wire axvalid;
  wire \gen_bc2.state_reg ;
  wire [3:0]in;
  wire [1:0]\int_addr_reg[2] ;
  wire \int_addr_reg[3] ;
  wire [2:0]\int_addr_reg[3]_0 ;
  wire \int_addr_reg[3]_1 ;
  wire int_next_pending;
  wire int_next_pending_r;
  wire int_next_pending_r_0;
  wire int_next_pending_r_reg;
  wire int_next_pending_r_reg_0;
  wire [31:0]out;
  wire [0:0]sel_first_r_reg;
  wire w_ignore_end;

  LUT6 #(
    .INIT(64'h0455040404555555)) 
    \RD_PRI_REG.rd_cmd_hold_i_2 
       (.I0(Q),
        .I1(\RD_PRI_REG.rd_cmd_hold_i_3_n_0 ),
        .I2(\RD_PRI_REG.rd_cmd_hold_i_4_n_0 ),
        .I3(awvalid_d3),
        .I4(\axid_reg[3] ),
        .I5(axvalid),
        .O(\RD_PRI_REG.rd_cmd_hold_reg ));
  (* SOFT_HLUTNM = "soft_lutpair672" *) 
  LUT5 #(
    .INIT(32'h00053305)) 
    \RD_PRI_REG.rd_cmd_hold_i_3 
       (.I0(\axqos_reg[3]_0 [2]),
        .I1(\USE_REGISTER.M_AXI_AQOS_q_reg[3] [2]),
        .I2(\axqos_reg[3]_0 [1]),
        .I3(\axid_reg[3] ),
        .I4(\USE_REGISTER.M_AXI_AQOS_q_reg[3] [1]),
        .O(\RD_PRI_REG.rd_cmd_hold_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair678" *) 
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \RD_PRI_REG.rd_cmd_hold_i_4 
       (.I0(\axqos_reg[3]_0 [3]),
        .I1(\USE_REGISTER.M_AXI_AQOS_q_reg[3] [3]),
        .I2(\axqos_reg[3]_0 [0]),
        .I3(\axid_reg[3] ),
        .I4(\USE_REGISTER.M_AXI_AQOS_q_reg[3] [0]),
        .O(\RD_PRI_REG.rd_cmd_hold_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair680" *) 
  LUT4 #(
    .INIT(16'h57F7)) 
    \RD_PRI_REG.wr_starve_cnt[8]_i_6 
       (.I0(app_wdf_rdy),
        .I1(axvalid),
        .I2(\axid_reg[3] ),
        .I3(awvalid_d3),
        .O(\RD_PRI_REG.wr_starve_cnt_reg[1] ));
  LUT6 #(
    .INIT(64'hABFBFFFFAAAAAAAA)) 
    \RD_PRI_REG.wr_wait_limit[4]_i_1 
       (.I0(\RD_PRI_REG.wr_cmd_hold_reg ),
        .I1(axvalid),
        .I2(\axid_reg[3] ),
        .I3(awvalid_d3),
        .I4(\gen_bc2.state_reg ),
        .I5(app_rdy),
        .O(SR));
  LUT2 #(
    .INIT(4'hB)) 
    \USE_REGISTER.M_AXI_AID_q[3]_i_1 
       (.I0(\axid_reg[3] ),
        .I1(awvalid_d3),
        .O(\USE_REGISTER.M_AXI_AQOS_q_reg[0] ));
  LUT6 #(
    .INIT(64'hAFCCAFFFA0CCA000)) 
    \app_addr_r1[10]_i_3 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [11]),
        .I1(\axaddr_reg[31]_0 [11]),
        .I2(awburst_d3),
        .I3(\axid_reg[3] ),
        .I4(axburst),
        .I5(\axaddr_incr_reg[26] [4]),
        .O(\app_addr_r1_reg[10] ));
  LUT6 #(
    .INIT(64'hAFCCAFFFA0CCA000)) 
    \app_addr_r1[11]_i_3 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [12]),
        .I1(\axaddr_reg[31]_0 [12]),
        .I2(awburst_d3),
        .I3(\axid_reg[3] ),
        .I4(axburst),
        .I5(\axaddr_incr_reg[26] [5]),
        .O(\app_addr_r1_reg[11] ));
  LUT6 #(
    .INIT(64'hAFCCAFFFA0CCA000)) 
    \app_addr_r1[12]_i_3 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [13]),
        .I1(\axaddr_reg[31]_0 [13]),
        .I2(awburst_d3),
        .I3(\axid_reg[3] ),
        .I4(axburst),
        .I5(\axaddr_incr_reg[26] [6]),
        .O(\app_addr_r1_reg[12] ));
  LUT6 #(
    .INIT(64'hAFCCAFFFA0CCA000)) 
    \app_addr_r1[13]_i_3 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [14]),
        .I1(\axaddr_reg[31]_0 [14]),
        .I2(awburst_d3),
        .I3(\axid_reg[3] ),
        .I4(axburst),
        .I5(\axaddr_incr_reg[26] [7]),
        .O(\app_addr_r1_reg[13] ));
  LUT6 #(
    .INIT(64'hAFCCAFFFA0CCA000)) 
    \app_addr_r1[14]_i_3 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [15]),
        .I1(\axaddr_reg[31]_0 [15]),
        .I2(awburst_d3),
        .I3(\axid_reg[3] ),
        .I4(axburst),
        .I5(\axaddr_incr_reg[26] [8]),
        .O(\app_addr_r1_reg[14] ));
  LUT6 #(
    .INIT(64'hAFCCAFFFA0CCA000)) 
    \app_addr_r1[15]_i_3 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [16]),
        .I1(\axaddr_reg[31]_0 [16]),
        .I2(awburst_d3),
        .I3(\axid_reg[3] ),
        .I4(axburst),
        .I5(\axaddr_incr_reg[26] [9]),
        .O(\app_addr_r1_reg[15] ));
  LUT6 #(
    .INIT(64'hAFCCAFFFA0CCA000)) 
    \app_addr_r1[16]_i_3 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [17]),
        .I1(\axaddr_reg[31]_0 [17]),
        .I2(awburst_d3),
        .I3(\axid_reg[3] ),
        .I4(axburst),
        .I5(\axaddr_incr_reg[26] [10]),
        .O(\app_addr_r1_reg[16] ));
  LUT6 #(
    .INIT(64'hAFCCAFFFA0CCA000)) 
    \app_addr_r1[17]_i_3 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [18]),
        .I1(\axaddr_reg[31]_0 [18]),
        .I2(awburst_d3),
        .I3(\axid_reg[3] ),
        .I4(axburst),
        .I5(\axaddr_incr_reg[26] [11]),
        .O(\app_addr_r1_reg[17] ));
  LUT6 #(
    .INIT(64'hAFCCAFFFA0CCA000)) 
    \app_addr_r1[18]_i_3 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [19]),
        .I1(\axaddr_reg[31]_0 [19]),
        .I2(awburst_d3),
        .I3(\axid_reg[3] ),
        .I4(axburst),
        .I5(\axaddr_incr_reg[26] [12]),
        .O(\app_addr_r1_reg[18] ));
  LUT6 #(
    .INIT(64'hAFCCAFFFA0CCA000)) 
    \app_addr_r1[19]_i_3 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [20]),
        .I1(\axaddr_reg[31]_0 [20]),
        .I2(awburst_d3),
        .I3(\axid_reg[3] ),
        .I4(axburst),
        .I5(\axaddr_incr_reg[26] [13]),
        .O(\app_addr_r1_reg[19] ));
  LUT6 #(
    .INIT(64'hAFCCAFFFA0CCA000)) 
    \app_addr_r1[20]_i_3 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [21]),
        .I1(\axaddr_reg[31]_0 [21]),
        .I2(awburst_d3),
        .I3(\axid_reg[3] ),
        .I4(axburst),
        .I5(\axaddr_incr_reg[26] [14]),
        .O(\app_addr_r1_reg[20] ));
  LUT6 #(
    .INIT(64'hAFCCAFFFA0CCA000)) 
    \app_addr_r1[21]_i_3 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [22]),
        .I1(\axaddr_reg[31]_0 [22]),
        .I2(awburst_d3),
        .I3(\axid_reg[3] ),
        .I4(axburst),
        .I5(\axaddr_incr_reg[26] [15]),
        .O(\app_addr_r1_reg[21] ));
  LUT6 #(
    .INIT(64'hAFCCAFFFA0CCA000)) 
    \app_addr_r1[22]_i_3 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [23]),
        .I1(\axaddr_reg[31]_0 [23]),
        .I2(awburst_d3),
        .I3(\axid_reg[3] ),
        .I4(axburst),
        .I5(\axaddr_incr_reg[26] [16]),
        .O(\app_addr_r1_reg[22] ));
  LUT6 #(
    .INIT(64'hAFCCAFFFA0CCA000)) 
    \app_addr_r1[23]_i_3 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [24]),
        .I1(\axaddr_reg[31]_0 [24]),
        .I2(awburst_d3),
        .I3(\axid_reg[3] ),
        .I4(axburst),
        .I5(\axaddr_incr_reg[26] [17]),
        .O(\app_addr_r1_reg[23] ));
  LUT6 #(
    .INIT(64'hAFCCAFFFA0CCA000)) 
    \app_addr_r1[24]_i_3 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [25]),
        .I1(\axaddr_reg[31]_0 [25]),
        .I2(awburst_d3),
        .I3(\axid_reg[3] ),
        .I4(axburst),
        .I5(\axaddr_incr_reg[26] [18]),
        .O(\app_addr_r1_reg[24] ));
  LUT6 #(
    .INIT(64'hAFCCAFFFA0CCA000)) 
    \app_addr_r1[25]_i_4 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [26]),
        .I1(\axaddr_reg[31]_0 [26]),
        .I2(awburst_d3),
        .I3(\axid_reg[3] ),
        .I4(axburst),
        .I5(\axaddr_incr_reg[26] [19]),
        .O(\app_addr_r1_reg[25] ));
  LUT6 #(
    .INIT(64'hAFCCAFFFA0CCA000)) 
    \app_addr_r1[6]_i_3 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [7]),
        .I1(\axaddr_reg[31]_0 [7]),
        .I2(awburst_d3),
        .I3(\axid_reg[3] ),
        .I4(axburst),
        .I5(\axaddr_incr_reg[26] [0]),
        .O(\app_addr_r1_reg[6] ));
  LUT6 #(
    .INIT(64'hAFCCAFFFA0CCA000)) 
    \app_addr_r1[7]_i_3 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [8]),
        .I1(\axaddr_reg[31]_0 [8]),
        .I2(awburst_d3),
        .I3(\axid_reg[3] ),
        .I4(axburst),
        .I5(\axaddr_incr_reg[26] [1]),
        .O(\app_addr_r1_reg[7] ));
  LUT6 #(
    .INIT(64'hAFCCAFFFA0CCA000)) 
    \app_addr_r1[8]_i_3 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [9]),
        .I1(\axaddr_reg[31]_0 [9]),
        .I2(awburst_d3),
        .I3(\axid_reg[3] ),
        .I4(axburst),
        .I5(\axaddr_incr_reg[26] [2]),
        .O(\app_addr_r1_reg[8] ));
  LUT6 #(
    .INIT(64'hAFCCAFFFA0CCA000)) 
    \app_addr_r1[9]_i_3 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [10]),
        .I1(\axaddr_reg[31]_0 [10]),
        .I2(awburst_d3),
        .I3(\axid_reg[3] ),
        .I4(axburst),
        .I5(\axaddr_incr_reg[26] [3]),
        .O(\app_addr_r1_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair677" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[0]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [0]),
        .I1(\axid_reg[3] ),
        .I2(\axaddr_reg[31]_0 [0]),
        .O(\axaddr_reg[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair667" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[10]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [10]),
        .I1(\axid_reg[3] ),
        .I2(\axaddr_reg[31]_0 [10]),
        .O(\axaddr_reg[31] [6]));
  (* SOFT_HLUTNM = "soft_lutpair666" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[11]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [11]),
        .I1(\axid_reg[3] ),
        .I2(\axaddr_reg[31]_0 [11]),
        .O(\axaddr_reg[31] [7]));
  (* SOFT_HLUTNM = "soft_lutpair665" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[12]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [12]),
        .I1(\axid_reg[3] ),
        .I2(\axaddr_reg[31]_0 [12]),
        .O(\axaddr_reg[31] [8]));
  (* SOFT_HLUTNM = "soft_lutpair664" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[13]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [13]),
        .I1(\axid_reg[3] ),
        .I2(\axaddr_reg[31]_0 [13]),
        .O(\axaddr_reg[31] [9]));
  (* SOFT_HLUTNM = "soft_lutpair663" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[14]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [14]),
        .I1(\axid_reg[3] ),
        .I2(\axaddr_reg[31]_0 [14]),
        .O(\axaddr_reg[31] [10]));
  (* SOFT_HLUTNM = "soft_lutpair662" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[15]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [15]),
        .I1(\axid_reg[3] ),
        .I2(\axaddr_reg[31]_0 [15]),
        .O(\axaddr_reg[31] [11]));
  (* SOFT_HLUTNM = "soft_lutpair661" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[16]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [16]),
        .I1(\axid_reg[3] ),
        .I2(\axaddr_reg[31]_0 [16]),
        .O(\axaddr_reg[31] [12]));
  (* SOFT_HLUTNM = "soft_lutpair660" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[17]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [17]),
        .I1(\axid_reg[3] ),
        .I2(\axaddr_reg[31]_0 [17]),
        .O(\axaddr_reg[31] [13]));
  (* SOFT_HLUTNM = "soft_lutpair659" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[18]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [18]),
        .I1(\axid_reg[3] ),
        .I2(\axaddr_reg[31]_0 [18]),
        .O(\axaddr_reg[31] [14]));
  (* SOFT_HLUTNM = "soft_lutpair658" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[19]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [19]),
        .I1(\axid_reg[3] ),
        .I2(\axaddr_reg[31]_0 [19]),
        .O(\axaddr_reg[31] [15]));
  (* SOFT_HLUTNM = "soft_lutpair676" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[1]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [1]),
        .I1(\axid_reg[3] ),
        .I2(\axaddr_reg[31]_0 [1]),
        .O(\axaddr_reg[31] [1]));
  (* SOFT_HLUTNM = "soft_lutpair657" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[20]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [20]),
        .I1(\axid_reg[3] ),
        .I2(\axaddr_reg[31]_0 [20]),
        .O(\axaddr_reg[31] [16]));
  (* SOFT_HLUTNM = "soft_lutpair656" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[21]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [21]),
        .I1(\axid_reg[3] ),
        .I2(\axaddr_reg[31]_0 [21]),
        .O(\axaddr_reg[31] [17]));
  (* SOFT_HLUTNM = "soft_lutpair655" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[22]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [22]),
        .I1(\axid_reg[3] ),
        .I2(\axaddr_reg[31]_0 [22]),
        .O(\axaddr_reg[31] [18]));
  (* SOFT_HLUTNM = "soft_lutpair654" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[23]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [23]),
        .I1(\axid_reg[3] ),
        .I2(\axaddr_reg[31]_0 [23]),
        .O(\axaddr_reg[31] [19]));
  (* SOFT_HLUTNM = "soft_lutpair653" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[24]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [24]),
        .I1(\axid_reg[3] ),
        .I2(\axaddr_reg[31]_0 [24]),
        .O(\axaddr_reg[31] [20]));
  (* SOFT_HLUTNM = "soft_lutpair652" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[25]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [25]),
        .I1(\axid_reg[3] ),
        .I2(\axaddr_reg[31]_0 [25]),
        .O(\axaddr_reg[31] [21]));
  (* SOFT_HLUTNM = "soft_lutpair651" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[26]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [26]),
        .I1(\axid_reg[3] ),
        .I2(\axaddr_reg[31]_0 [26]),
        .O(\axaddr_reg[31] [22]));
  (* SOFT_HLUTNM = "soft_lutpair650" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[27]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [27]),
        .I1(\axid_reg[3] ),
        .I2(\axaddr_reg[31]_0 [27]),
        .O(\axaddr_reg[31] [23]));
  (* SOFT_HLUTNM = "soft_lutpair649" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[28]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [28]),
        .I1(\axid_reg[3] ),
        .I2(\axaddr_reg[31]_0 [28]),
        .O(\axaddr_reg[31] [24]));
  (* SOFT_HLUTNM = "soft_lutpair648" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[29]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [29]),
        .I1(\axid_reg[3] ),
        .I2(\axaddr_reg[31]_0 [29]),
        .O(\axaddr_reg[31] [25]));
  (* SOFT_HLUTNM = "soft_lutpair675" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[2]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [2]),
        .I1(\axid_reg[3] ),
        .I2(\axaddr_reg[31]_0 [2]),
        .O(\axaddr_reg[31] [2]));
  (* SOFT_HLUTNM = "soft_lutpair647" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[30]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [30]),
        .I1(\axid_reg[3] ),
        .I2(\axaddr_reg[31]_0 [30]),
        .O(\axaddr_reg[31] [26]));
  (* SOFT_HLUTNM = "soft_lutpair646" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[31]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [31]),
        .I1(\axid_reg[3] ),
        .I2(\axaddr_reg[31]_0 [31]),
        .O(\axaddr_reg[31] [27]));
  (* SOFT_HLUTNM = "soft_lutpair674" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[3]_i_1 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [3]),
        .I1(\axid_reg[3] ),
        .I2(\axaddr_reg[31]_0 [3]),
        .O(axaddr_int[0]));
  (* SOFT_HLUTNM = "soft_lutpair673" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[4]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [4]),
        .I1(\axid_reg[3] ),
        .I2(\axaddr_reg[31]_0 [4]),
        .O(axaddr_int[1]));
  (* SOFT_HLUTNM = "soft_lutpair671" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[5]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [5]),
        .I1(\axid_reg[3] ),
        .I2(\axaddr_reg[31]_0 [5]),
        .O(axaddr_int[2]));
  (* SOFT_HLUTNM = "soft_lutpair645" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[6]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [6]),
        .I1(\axid_reg[3] ),
        .I2(\axaddr_reg[31]_0 [6]),
        .O(axaddr_int[3]));
  (* SOFT_HLUTNM = "soft_lutpair670" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[7]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [7]),
        .I1(\axid_reg[3] ),
        .I2(\axaddr_reg[31]_0 [7]),
        .O(\axaddr_reg[31] [3]));
  (* SOFT_HLUTNM = "soft_lutpair669" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[8]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [8]),
        .I1(\axid_reg[3] ),
        .I2(\axaddr_reg[31]_0 [8]),
        .O(\axaddr_reg[31] [4]));
  (* SOFT_HLUTNM = "soft_lutpair668" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[9]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [9]),
        .I1(\axid_reg[3] ),
        .I2(\axaddr_reg[31]_0 [9]),
        .O(\axaddr_reg[31] [5]));
  (* SOFT_HLUTNM = "soft_lutpair677" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[0]_i_1 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [0]),
        .I1(\axid_reg[3] ),
        .I2(\axaddr_reg[31]_0 [0]),
        .I3(axaddr_incr1),
        .I4(out[0]),
        .O(\axaddr_incr_reg[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair667" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[10]_i_1 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [10]),
        .I1(\axid_reg[3] ),
        .I2(\axaddr_reg[31]_0 [10]),
        .I3(axaddr_incr1),
        .I4(out[10]),
        .O(\axaddr_incr_reg[31] [10]));
  (* SOFT_HLUTNM = "soft_lutpair666" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[11]_i_1 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [11]),
        .I1(\axid_reg[3] ),
        .I2(\axaddr_reg[31]_0 [11]),
        .I3(axaddr_incr1),
        .I4(out[11]),
        .O(\axaddr_incr_reg[31] [11]));
  (* SOFT_HLUTNM = "soft_lutpair665" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[12]_i_1 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [12]),
        .I1(\axid_reg[3] ),
        .I2(\axaddr_reg[31]_0 [12]),
        .I3(axaddr_incr1),
        .I4(out[12]),
        .O(\axaddr_incr_reg[31] [12]));
  (* SOFT_HLUTNM = "soft_lutpair664" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[13]_i_1 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [13]),
        .I1(\axid_reg[3] ),
        .I2(\axaddr_reg[31]_0 [13]),
        .I3(axaddr_incr1),
        .I4(out[13]),
        .O(\axaddr_incr_reg[31] [13]));
  (* SOFT_HLUTNM = "soft_lutpair663" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[14]_i_1 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [14]),
        .I1(\axid_reg[3] ),
        .I2(\axaddr_reg[31]_0 [14]),
        .I3(axaddr_incr1),
        .I4(out[14]),
        .O(\axaddr_incr_reg[31] [14]));
  (* SOFT_HLUTNM = "soft_lutpair662" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[15]_i_1 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [15]),
        .I1(\axid_reg[3] ),
        .I2(\axaddr_reg[31]_0 [15]),
        .I3(axaddr_incr1),
        .I4(out[15]),
        .O(\axaddr_incr_reg[31] [15]));
  (* SOFT_HLUTNM = "soft_lutpair661" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[16]_i_1 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [16]),
        .I1(\axid_reg[3] ),
        .I2(\axaddr_reg[31]_0 [16]),
        .I3(axaddr_incr1),
        .I4(out[16]),
        .O(\axaddr_incr_reg[31] [16]));
  (* SOFT_HLUTNM = "soft_lutpair660" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[17]_i_1 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [17]),
        .I1(\axid_reg[3] ),
        .I2(\axaddr_reg[31]_0 [17]),
        .I3(axaddr_incr1),
        .I4(out[17]),
        .O(\axaddr_incr_reg[31] [17]));
  (* SOFT_HLUTNM = "soft_lutpair659" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[18]_i_1 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [18]),
        .I1(\axid_reg[3] ),
        .I2(\axaddr_reg[31]_0 [18]),
        .I3(axaddr_incr1),
        .I4(out[18]),
        .O(\axaddr_incr_reg[31] [18]));
  (* SOFT_HLUTNM = "soft_lutpair658" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[19]_i_1 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [19]),
        .I1(\axid_reg[3] ),
        .I2(\axaddr_reg[31]_0 [19]),
        .I3(axaddr_incr1),
        .I4(out[19]),
        .O(\axaddr_incr_reg[31] [19]));
  (* SOFT_HLUTNM = "soft_lutpair676" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[1]_i_1 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [1]),
        .I1(\axid_reg[3] ),
        .I2(\axaddr_reg[31]_0 [1]),
        .I3(axaddr_incr1),
        .I4(out[1]),
        .O(\axaddr_incr_reg[31] [1]));
  (* SOFT_HLUTNM = "soft_lutpair657" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[20]_i_1 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [20]),
        .I1(\axid_reg[3] ),
        .I2(\axaddr_reg[31]_0 [20]),
        .I3(axaddr_incr1),
        .I4(out[20]),
        .O(\axaddr_incr_reg[31] [20]));
  (* SOFT_HLUTNM = "soft_lutpair656" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[21]_i_1 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [21]),
        .I1(\axid_reg[3] ),
        .I2(\axaddr_reg[31]_0 [21]),
        .I3(axaddr_incr1),
        .I4(out[21]),
        .O(\axaddr_incr_reg[31] [21]));
  (* SOFT_HLUTNM = "soft_lutpair655" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[22]_i_1 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [22]),
        .I1(\axid_reg[3] ),
        .I2(\axaddr_reg[31]_0 [22]),
        .I3(axaddr_incr1),
        .I4(out[22]),
        .O(\axaddr_incr_reg[31] [22]));
  (* SOFT_HLUTNM = "soft_lutpair654" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[23]_i_1 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [23]),
        .I1(\axid_reg[3] ),
        .I2(\axaddr_reg[31]_0 [23]),
        .I3(axaddr_incr1),
        .I4(out[23]),
        .O(\axaddr_incr_reg[31] [23]));
  (* SOFT_HLUTNM = "soft_lutpair653" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[24]_i_1 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [24]),
        .I1(\axid_reg[3] ),
        .I2(\axaddr_reg[31]_0 [24]),
        .I3(axaddr_incr1),
        .I4(out[24]),
        .O(\axaddr_incr_reg[31] [24]));
  (* SOFT_HLUTNM = "soft_lutpair652" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[25]_i_1 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [25]),
        .I1(\axid_reg[3] ),
        .I2(\axaddr_reg[31]_0 [25]),
        .I3(axaddr_incr1),
        .I4(out[25]),
        .O(\axaddr_incr_reg[31] [25]));
  (* SOFT_HLUTNM = "soft_lutpair651" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[26]_i_1 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [26]),
        .I1(\axid_reg[3] ),
        .I2(\axaddr_reg[31]_0 [26]),
        .I3(axaddr_incr1),
        .I4(out[26]),
        .O(\axaddr_incr_reg[31] [26]));
  (* SOFT_HLUTNM = "soft_lutpair650" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[27]_i_1 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [27]),
        .I1(\axid_reg[3] ),
        .I2(\axaddr_reg[31]_0 [27]),
        .I3(axaddr_incr1),
        .I4(out[27]),
        .O(\axaddr_incr_reg[31] [27]));
  (* SOFT_HLUTNM = "soft_lutpair649" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[28]_i_1 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [28]),
        .I1(\axid_reg[3] ),
        .I2(\axaddr_reg[31]_0 [28]),
        .I3(axaddr_incr1),
        .I4(out[28]),
        .O(\axaddr_incr_reg[31] [28]));
  (* SOFT_HLUTNM = "soft_lutpair648" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[29]_i_1 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [29]),
        .I1(\axid_reg[3] ),
        .I2(\axaddr_reg[31]_0 [29]),
        .I3(axaddr_incr1),
        .I4(out[29]),
        .O(\axaddr_incr_reg[31] [29]));
  (* SOFT_HLUTNM = "soft_lutpair675" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[2]_i_1 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [2]),
        .I1(\axid_reg[3] ),
        .I2(\axaddr_reg[31]_0 [2]),
        .I3(axaddr_incr1),
        .I4(out[2]),
        .O(\axaddr_incr_reg[31] [2]));
  (* SOFT_HLUTNM = "soft_lutpair647" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[30]_i_1 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [30]),
        .I1(\axid_reg[3] ),
        .I2(\axaddr_reg[31]_0 [30]),
        .I3(axaddr_incr1),
        .I4(out[30]),
        .O(\axaddr_incr_reg[31] [30]));
  (* SOFT_HLUTNM = "soft_lutpair646" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[31]_i_1 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [31]),
        .I1(\axid_reg[3] ),
        .I2(\axaddr_reg[31]_0 [31]),
        .I3(axaddr_incr1),
        .I4(out[31]),
        .O(\axaddr_incr_reg[31] [31]));
  (* SOFT_HLUTNM = "soft_lutpair674" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[3]_i_1 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [3]),
        .I1(\axid_reg[3] ),
        .I2(\axaddr_reg[31]_0 [3]),
        .I3(axaddr_incr1),
        .I4(out[3]),
        .O(\axaddr_incr_reg[31] [3]));
  (* SOFT_HLUTNM = "soft_lutpair673" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[4]_i_1 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [4]),
        .I1(\axid_reg[3] ),
        .I2(\axaddr_reg[31]_0 [4]),
        .I3(axaddr_incr1),
        .I4(out[4]),
        .O(\axaddr_incr_reg[31] [4]));
  (* SOFT_HLUTNM = "soft_lutpair671" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[5]_i_1 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [5]),
        .I1(\axid_reg[3] ),
        .I2(\axaddr_reg[31]_0 [5]),
        .I3(axaddr_incr1),
        .I4(out[5]),
        .O(\axaddr_incr_reg[31] [5]));
  (* SOFT_HLUTNM = "soft_lutpair645" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[6]_i_1 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [6]),
        .I1(\axid_reg[3] ),
        .I2(\axaddr_reg[31]_0 [6]),
        .I3(axaddr_incr1),
        .I4(out[6]),
        .O(\axaddr_incr_reg[31] [6]));
  (* SOFT_HLUTNM = "soft_lutpair670" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[7]_i_1 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [7]),
        .I1(\axid_reg[3] ),
        .I2(\axaddr_reg[31]_0 [7]),
        .I3(axaddr_incr1),
        .I4(out[7]),
        .O(\axaddr_incr_reg[31] [7]));
  (* SOFT_HLUTNM = "soft_lutpair669" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[8]_i_1 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [8]),
        .I1(\axid_reg[3] ),
        .I2(\axaddr_reg[31]_0 [8]),
        .I3(axaddr_incr1),
        .I4(out[8]),
        .O(\axaddr_incr_reg[31] [8]));
  (* SOFT_HLUTNM = "soft_lutpair668" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[9]_i_1 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [9]),
        .I1(\axid_reg[3] ),
        .I2(\axaddr_reg[31]_0 [9]),
        .I3(axaddr_incr1),
        .I4(out[9]),
        .O(\axaddr_incr_reg[31] [9]));
  (* SOFT_HLUTNM = "soft_lutpair683" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axburst[1]_i_1 
       (.I0(awburst_d3),
        .I1(\axid_reg[3] ),
        .I2(axburst),
        .O(\axburst_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair679" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axlen[0]_i_1 
       (.I0(\USE_REGISTER.M_AXI_ALEN_q_reg[7] [0]),
        .I1(\axid_reg[3] ),
        .I2(\axlen_reg[7] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair686" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axlen[1]_i_1 
       (.I0(\USE_REGISTER.M_AXI_ALEN_q_reg[7] [1]),
        .I1(\axid_reg[3] ),
        .I2(\axlen_reg[7] [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair686" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axlen[2]_i_1 
       (.I0(\USE_REGISTER.M_AXI_ALEN_q_reg[7] [2]),
        .I1(\axid_reg[3] ),
        .I2(\axlen_reg[7] [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair685" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axlen[3]_i_1 
       (.I0(\USE_REGISTER.M_AXI_ALEN_q_reg[7] [3]),
        .I1(\axid_reg[3] ),
        .I2(\axlen_reg[7] [3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair685" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axlen[4]_i_1 
       (.I0(\USE_REGISTER.M_AXI_ALEN_q_reg[7] [4]),
        .I1(\axid_reg[3] ),
        .I2(\axlen_reg[7] [4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair684" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axlen[5]_i_1 
       (.I0(\USE_REGISTER.M_AXI_ALEN_q_reg[7] [5]),
        .I1(\axid_reg[3] ),
        .I2(\axlen_reg[7] [5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair683" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axlen[6]_i_1 
       (.I0(\USE_REGISTER.M_AXI_ALEN_q_reg[7] [6]),
        .I1(\axid_reg[3] ),
        .I2(\axlen_reg[7] [6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair684" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axlen[7]_i_1 
       (.I0(\USE_REGISTER.M_AXI_ALEN_q_reg[7] [7]),
        .I1(\axid_reg[3] ),
        .I2(\axlen_reg[7] [7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h11144414BBBEEEBE)) 
    \axlen_cnt[0]_i_1 
       (.I0(\USE_REGISTER.M_AXI_AVALID_q_reg ),
        .I1(\int_addr_reg[3] ),
        .I2(\axlen_reg[7] [1]),
        .I3(\axid_reg[3] ),
        .I4(\USE_REGISTER.M_AXI_ALEN_q_reg[7] [1]),
        .I5(\axlen_cnt_reg[3]_0 [0]),
        .O(\axlen_cnt_reg[3] [0]));
  LUT6 #(
    .INIT(64'hFB51AE0451FB04AE)) 
    \axlen_cnt[1]_i_1 
       (.I0(\USE_REGISTER.M_AXI_AVALID_q_reg ),
        .I1(\int_addr_reg[3] ),
        .I2(D[1]),
        .I3(\axlen_cnt_reg[3]_0 [0]),
        .I4(D[2]),
        .I5(\axlen_cnt_reg[3]_0 [1]),
        .O(\axlen_cnt_reg[3] [1]));
  LUT6 #(
    .INIT(64'hD8D8CC998D8DCC99)) 
    \axlen_cnt[1]_i_1__0 
       (.I0(axaddr_incr1),
        .I1(D[2]),
        .I2(\axlen_cnt_reg[2]_1 [1]),
        .I3(D[1]),
        .I4(\USE_REGISTER.M_AXI_ABURST_q_reg[1] ),
        .I5(\axlen_cnt_reg[2]_1 [0]),
        .O(\axlen_cnt_reg[2] [0]));
  LUT5 #(
    .INIT(32'hF5A01B4E)) 
    \axlen_cnt[2]_i_1 
       (.I0(\USE_REGISTER.M_AXI_AVALID_q_reg ),
        .I1(\int_addr_reg[3] ),
        .I2(\axlen_cnt_reg[3]_0 [2]),
        .I3(D[3]),
        .I4(\axlen_cnt[2]_i_2_n_0 ),
        .O(\axlen_cnt_reg[3] [2]));
  LUT5 #(
    .INIT(32'hB1B4E4B4)) 
    \axlen_cnt[2]_i_1__0 
       (.I0(axaddr_incr1),
        .I1(\axlen_cnt_reg[2]_0 ),
        .I2(D[3]),
        .I3(\USE_REGISTER.M_AXI_ABURST_q_reg[1] ),
        .I4(\axlen_cnt_reg[2]_1 [2]),
        .O(\axlen_cnt_reg[2] [1]));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \axlen_cnt[2]_i_2 
       (.I0(D[1]),
        .I1(\axlen_cnt_reg[3]_0 [0]),
        .I2(D[2]),
        .I3(\USE_REGISTER.M_AXI_AVALID_q_reg ),
        .I4(\axlen_cnt_reg[3]_0 [1]),
        .O(\axlen_cnt[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h22C3C3C3C3C3C3C3)) 
    \axlen_cnt[3]_i_1 
       (.I0(\int_addr_reg[3] ),
        .I1(\axlen_cnt_reg[1] ),
        .I2(\axlen_cnt_reg[3]_0 [3]),
        .I3(awburst_d3),
        .I4(\axid_reg[3] ),
        .I5(awvalid_d3),
        .O(\axlen_cnt_reg[3] [3]));
  LUT5 #(
    .INIT(32'h00053305)) 
    \axlen_cnt[3]_i_4 
       (.I0(D[2]),
        .I1(\axlen_cnt_reg[2]_1 [1]),
        .I2(D[1]),
        .I3(\USE_REGISTER.M_AXI_ABURST_q_reg[1] ),
        .I4(\axlen_cnt_reg[2]_1 [0]),
        .O(\axlen_cnt_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair681" *) 
  LUT4 #(
    .INIT(16'hAAEA)) 
    \axlen_cnt[7]_i_1 
       (.I0(\axlen_cnt[7]_i_3_n_0 ),
        .I1(\axid_reg[3] ),
        .I2(awvalid_d3),
        .I3(awburst_d3),
        .O(sel_first_r_reg));
  (* SOFT_HLUTNM = "soft_lutpair682" *) 
  LUT4 #(
    .INIT(16'h02A2)) 
    \axlen_cnt[7]_i_3 
       (.I0(app_rdy_r_reg),
        .I1(axburst),
        .I2(\axid_reg[3] ),
        .I3(awburst_d3),
        .O(\axlen_cnt[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair687" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axqos[0]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_AQOS_q_reg[3] [0]),
        .I1(\axid_reg[3] ),
        .I2(\axqos_reg[3]_0 [0]),
        .O(\axqos_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair687" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axqos[1]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_AQOS_q_reg[3] [1]),
        .I1(\axid_reg[3] ),
        .I2(\axqos_reg[3]_0 [1]),
        .O(\axqos_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair672" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axqos[2]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_AQOS_q_reg[3] [2]),
        .I1(\axid_reg[3] ),
        .I2(\axqos_reg[3]_0 [2]),
        .O(\axqos_reg[3] [2]));
  (* SOFT_HLUTNM = "soft_lutpair678" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axqos[3]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_AQOS_q_reg[3] [3]),
        .I1(\axid_reg[3] ),
        .I2(\axqos_reg[3]_0 [3]),
        .O(\axqos_reg[3] [3]));
  (* SOFT_HLUTNM = "soft_lutpair680" *) 
  LUT4 #(
    .INIT(16'h1DFF)) 
    axready_i_1
       (.I0(axvalid),
        .I1(\axid_reg[3] ),
        .I2(awvalid_d3),
        .I3(int_next_pending_r_reg_0),
        .O(axready_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair679" *) 
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    axready_i_4
       (.I0(\axlen_reg[7] [0]),
        .I1(\USE_REGISTER.M_AXI_ALEN_q_reg[7] [0]),
        .I2(\axaddr_reg[31]_0 [3]),
        .I3(\axid_reg[3] ),
        .I4(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [3]),
        .O(axready_reg_0));
  FDRE axready_reg
       (.C(CLK),
        .CE(1'b1),
        .D(axready_i_1_n_0),
        .Q(\axid_reg[3] ),
        .R(SS));
  LUT3 #(
    .INIT(8'hB8)) 
    axvalid_i_1__0
       (.I0(awvalid_d3),
        .I1(\axid_reg[3] ),
        .I2(axvalid),
        .O(awvalid_int));
  LUT6 #(
    .INIT(64'h4477000044440303)) 
    \gen_bc2.w_ignore_end_r_i_1 
       (.I0(int_next_pending_r_0),
        .I1(\axburst_reg[1] ),
        .I2(int_next_pending),
        .I3(int_next_pending_r),
        .I4(axaddr_int[0]),
        .I5(D[0]),
        .O(w_ignore_end));
  LUT5 #(
    .INIT(32'h02FEFE02)) 
    \int_addr[1]_i_1 
       (.I0(axaddr_int[1]),
        .I1(\USE_REGISTER.M_AXI_AVALID_q_reg ),
        .I2(\int_addr_reg[3] ),
        .I3(\int_addr_reg[2] [0]),
        .I4(D[1]),
        .O(\int_addr_reg[3]_0 [0]));
  LUT6 #(
    .INIT(64'h02FEFE02FE02FE02)) 
    \int_addr[2]_i_1 
       (.I0(axaddr_int[2]),
        .I1(\USE_REGISTER.M_AXI_AVALID_q_reg ),
        .I2(\int_addr_reg[3] ),
        .I3(\int_addr_reg[2] [1]),
        .I4(D[2]),
        .I5(\int_addr_reg[2] [0]),
        .O(\int_addr_reg[3]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair681" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \int_addr[3]_i_1 
       (.I0(\int_addr_reg[3] ),
        .I1(awburst_d3),
        .I2(\axid_reg[3] ),
        .I3(awvalid_d3),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \int_addr[3]_i_2 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[31] [6]),
        .I1(\axid_reg[3] ),
        .I2(\axaddr_reg[31]_0 [6]),
        .I3(\USE_REGISTER.M_AXI_AVALID_q_reg ),
        .I4(\int_addr_reg[3] ),
        .I5(\int_addr_reg[3]_1 ),
        .O(\int_addr_reg[3]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair682" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \int_addr[3]_i_3__0 
       (.I0(axburst),
        .I1(\axid_reg[3] ),
        .I2(awburst_d3),
        .I3(app_rdy_r_reg),
        .O(\int_addr_reg[3] ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    int_next_pending_r_i_1
       (.I0(int_next_pending),
        .I1(\axlen_cnt[7]_i_3_n_0 ),
        .I2(axaddr_int[0]),
        .I3(D[0]),
        .I4(int_next_pending_r),
        .O(int_next_pending_r_reg));
  (* SOFT_HLUTNM = "soft_lutpair689" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[7][0]_srl8_i_2 
       (.I0(\USE_REGISTER.M_AXI_AID_q_reg[3] [0]),
        .I1(\axid_reg[3] ),
        .I2(axid[0]),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair689" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[7][1]_srl8_i_1 
       (.I0(\USE_REGISTER.M_AXI_AID_q_reg[3] [1]),
        .I1(\axid_reg[3] ),
        .I2(axid[1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair688" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[7][2]_srl8_i_1 
       (.I0(\USE_REGISTER.M_AXI_AID_q_reg[3] [2]),
        .I1(\axid_reg[3] ),
        .I2(axid[2]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair688" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[7][3]_srl8_i_1 
       (.I0(\USE_REGISTER.M_AXI_AID_q_reg[3] [3]),
        .I1(\axid_reg[3] ),
        .I2(axid[3]),
        .O(in[3]));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_axi_mc_wrap_cmd" *) 
module ddr_axi_mig_7series_v2_4_axi_mc_wrap_cmd
   (int_next_pending_r_0,
    D,
    \app_addr_r1_reg[4] ,
    b_push,
    axready_reg,
    \axlen_cnt_reg[3]_0 ,
    \axlen_cnt_reg[3]_1 ,
    wready_reg,
    \int_addr_reg[3]_0 ,
    areset_d1_reg_rep__2,
    \USE_REGISTER.M_AXI_ABURST_q_reg[1] ,
    \USE_REGISTER.M_AXI_ABURST_q_reg[1]_0 ,
    CLK,
    SS,
    \axaddr_reg[3] ,
    axready_reg_0,
    \USE_REGISTER.M_AXI_AADDR_q_reg[3] ,
    \axburst_reg[1] ,
    \USE_REGISTER.M_AXI_ABURST_q_reg[1]_1 ,
    Q,
    \RD_PRI_REG.rd_cmd_hold_reg ,
    \int_addr_reg[1]_0 ,
    \int_addr_reg[2]_0 ,
    \int_addr_reg[3]_1 ,
    \USE_REGISTER.M_AXI_AADDR_q_reg[3]_0 ,
    int_next_pending_r_reg_0,
    app_rdy_r_reg,
    awvalid_d3,
    awburst_d3,
    \USE_REGISTER.M_AXI_ALEN_q_reg[3] ,
    \axlen_cnt_reg[0]_0 ,
    \USE_REGISTER.M_AXI_AVALID_q_reg ,
    sel_first_r,
    \USE_REGISTER.M_AXI_ABURST_q_reg[1]_2 ,
    \USE_REGISTER.M_AXI_ALEN_q_reg[3]_0 ,
    \axlen_reg[3] ,
    \USE_REGISTER.M_AXI_AADDR_q_reg[6] ,
    \axlen_cnt_reg[3]_2 );
  output int_next_pending_r_0;
  output [2:0]D;
  output [1:0]\app_addr_r1_reg[4] ;
  output b_push;
  output axready_reg;
  output [3:0]\axlen_cnt_reg[3]_0 ;
  output \axlen_cnt_reg[3]_1 ;
  output wready_reg;
  output \int_addr_reg[3]_0 ;
  input areset_d1_reg_rep__2;
  input [0:0]\USE_REGISTER.M_AXI_ABURST_q_reg[1] ;
  input \USE_REGISTER.M_AXI_ABURST_q_reg[1]_0 ;
  input CLK;
  input [0:0]SS;
  input [0:0]\axaddr_reg[3] ;
  input axready_reg_0;
  input [0:0]\USE_REGISTER.M_AXI_AADDR_q_reg[3] ;
  input \axburst_reg[1] ;
  input \USE_REGISTER.M_AXI_ABURST_q_reg[1]_1 ;
  input [2:0]Q;
  input \RD_PRI_REG.rd_cmd_hold_reg ;
  input \int_addr_reg[1]_0 ;
  input \int_addr_reg[2]_0 ;
  input \int_addr_reg[3]_1 ;
  input [0:0]\USE_REGISTER.M_AXI_AADDR_q_reg[3]_0 ;
  input int_next_pending_r_reg_0;
  input app_rdy_r_reg;
  input awvalid_d3;
  input [0:0]awburst_d3;
  input [1:0]\USE_REGISTER.M_AXI_ALEN_q_reg[3] ;
  input \axlen_cnt_reg[0]_0 ;
  input \USE_REGISTER.M_AXI_AVALID_q_reg ;
  input sel_first_r;
  input \USE_REGISTER.M_AXI_ABURST_q_reg[1]_2 ;
  input [0:0]\USE_REGISTER.M_AXI_ALEN_q_reg[3]_0 ;
  input [0:0]\axlen_reg[3] ;
  input [2:0]\USE_REGISTER.M_AXI_AADDR_q_reg[6] ;
  input [3:0]\axlen_cnt_reg[3]_2 ;

  wire CLK;
  wire [2:0]D;
  wire [2:0]Q;
  wire \RD_PRI_REG.rd_cmd_hold_reg ;
  wire [0:0]SS;
  wire [0:0]\USE_REGISTER.M_AXI_AADDR_q_reg[3] ;
  wire [0:0]\USE_REGISTER.M_AXI_AADDR_q_reg[3]_0 ;
  wire [2:0]\USE_REGISTER.M_AXI_AADDR_q_reg[6] ;
  wire [0:0]\USE_REGISTER.M_AXI_ABURST_q_reg[1] ;
  wire \USE_REGISTER.M_AXI_ABURST_q_reg[1]_0 ;
  wire \USE_REGISTER.M_AXI_ABURST_q_reg[1]_1 ;
  wire \USE_REGISTER.M_AXI_ABURST_q_reg[1]_2 ;
  wire [1:0]\USE_REGISTER.M_AXI_ALEN_q_reg[3] ;
  wire [0:0]\USE_REGISTER.M_AXI_ALEN_q_reg[3]_0 ;
  wire \USE_REGISTER.M_AXI_AVALID_q_reg ;
  wire [1:0]\app_addr_r1_reg[4] ;
  wire app_rdy_r_reg;
  wire areset_d1_reg_rep__2;
  wire [0:0]awburst_d3;
  wire awvalid_d3;
  wire [0:0]\axaddr_reg[3] ;
  wire \axburst_reg[1] ;
  wire [6:6]axi_mc_wrap_cmd_byte_addr;
  wire \axlen_cnt_reg[0]_0 ;
  wire [3:0]\axlen_cnt_reg[3]_0 ;
  wire \axlen_cnt_reg[3]_1 ;
  wire [3:0]\axlen_cnt_reg[3]_2 ;
  wire [0:0]\axlen_reg[3] ;
  wire axready_reg;
  wire axready_reg_0;
  wire b_push;
  wire \int_addr_reg[1]_0 ;
  wire \int_addr_reg[2]_0 ;
  wire \int_addr_reg[3]_0 ;
  wire \int_addr_reg[3]_1 ;
  wire int_next_pending;
  wire int_next_pending_r_0;
  wire int_next_pending_r_i_1__0_n_0;
  wire int_next_pending_r_reg_0;
  wire sel_first_r;
  wire sel_first_r_0;
  wire wready_reg;

  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_addr_r1[3]_i_1 
       (.I0(\app_addr_r1_reg[4] [0]),
        .I1(\USE_REGISTER.M_AXI_ABURST_q_reg[1]_1 ),
        .I2(Q[0]),
        .I3(\RD_PRI_REG.rd_cmd_hold_reg ),
        .I4(\int_addr_reg[1]_0 ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_addr_r1[4]_i_1 
       (.I0(\app_addr_r1_reg[4] [1]),
        .I1(\USE_REGISTER.M_AXI_ABURST_q_reg[1]_1 ),
        .I2(Q[1]),
        .I3(\RD_PRI_REG.rd_cmd_hold_reg ),
        .I4(\int_addr_reg[2]_0 ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_addr_r1[5]_i_1 
       (.I0(axi_mc_wrap_cmd_byte_addr),
        .I1(\USE_REGISTER.M_AXI_ABURST_q_reg[1]_1 ),
        .I2(Q[2]),
        .I3(\RD_PRI_REG.rd_cmd_hold_reg ),
        .I4(\int_addr_reg[3]_1 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFCFAFAFFFC)) 
    \axlen_cnt[3]_i_2 
       (.I0(\axlen_cnt_reg[3]_0 [1]),
        .I1(\USE_REGISTER.M_AXI_ALEN_q_reg[3] [0]),
        .I2(\axlen_cnt_reg[0]_0 ),
        .I3(\USE_REGISTER.M_AXI_ALEN_q_reg[3] [1]),
        .I4(\USE_REGISTER.M_AXI_AVALID_q_reg ),
        .I5(\axlen_cnt_reg[3]_0 [2]),
        .O(\axlen_cnt_reg[3]_1 ));
  FDSE \axlen_cnt_reg[0] 
       (.C(CLK),
        .CE(\USE_REGISTER.M_AXI_ABURST_q_reg[1] ),
        .D(\axlen_cnt_reg[3]_2 [0]),
        .Q(\axlen_cnt_reg[3]_0 [0]),
        .S(SS));
  FDSE \axlen_cnt_reg[1] 
       (.C(CLK),
        .CE(\USE_REGISTER.M_AXI_ABURST_q_reg[1] ),
        .D(\axlen_cnt_reg[3]_2 [1]),
        .Q(\axlen_cnt_reg[3]_0 [1]),
        .S(SS));
  FDSE \axlen_cnt_reg[2] 
       (.C(CLK),
        .CE(\USE_REGISTER.M_AXI_ABURST_q_reg[1] ),
        .D(\axlen_cnt_reg[3]_2 [2]),
        .Q(\axlen_cnt_reg[3]_0 [2]),
        .S(SS));
  FDSE \axlen_cnt_reg[3] 
       (.C(CLK),
        .CE(\USE_REGISTER.M_AXI_ABURST_q_reg[1] ),
        .D(\axlen_cnt_reg[3]_2 [3]),
        .Q(\axlen_cnt_reg[3]_0 [3]),
        .S(SS));
  LUT6 #(
    .INIT(64'hB8B8FFFFFF00FFFF)) 
    axready_i_2
       (.I0(int_next_pending_r_0),
        .I1(\USE_REGISTER.M_AXI_AADDR_q_reg[3]_0 ),
        .I2(int_next_pending),
        .I3(int_next_pending_r_reg_0),
        .I4(app_rdy_r_reg),
        .I5(\USE_REGISTER.M_AXI_ABURST_q_reg[1]_1 ),
        .O(axready_reg));
  LUT6 #(
    .INIT(64'h6AAA6A6A6AAAAAAA)) 
    \int_addr[3]_i_5 
       (.I0(axi_mc_wrap_cmd_byte_addr),
        .I1(\app_addr_r1_reg[4] [1]),
        .I2(\app_addr_r1_reg[4] [0]),
        .I3(\USE_REGISTER.M_AXI_ALEN_q_reg[3]_0 ),
        .I4(axready_reg_0),
        .I5(\axlen_reg[3] ),
        .O(\int_addr_reg[3]_0 ));
  FDRE \int_addr_reg[1] 
       (.C(CLK),
        .CE(\USE_REGISTER.M_AXI_ABURST_q_reg[1] ),
        .D(\USE_REGISTER.M_AXI_AADDR_q_reg[6] [0]),
        .Q(\app_addr_r1_reg[4] [0]),
        .R(SS));
  FDRE \int_addr_reg[2] 
       (.C(CLK),
        .CE(\USE_REGISTER.M_AXI_ABURST_q_reg[1] ),
        .D(\USE_REGISTER.M_AXI_AADDR_q_reg[6] [1]),
        .Q(\app_addr_r1_reg[4] [1]),
        .R(SS));
  FDRE \int_addr_reg[3] 
       (.C(CLK),
        .CE(\USE_REGISTER.M_AXI_ABURST_q_reg[1] ),
        .D(\USE_REGISTER.M_AXI_AADDR_q_reg[6] [2]),
        .Q(axi_mc_wrap_cmd_byte_addr),
        .R(SS));
  LUT6 #(
    .INIT(64'hABFBFFFFA8080000)) 
    int_next_pending_r_i_1__0
       (.I0(int_next_pending),
        .I1(\axaddr_reg[3] ),
        .I2(axready_reg_0),
        .I3(\USE_REGISTER.M_AXI_AADDR_q_reg[3] ),
        .I4(\axburst_reg[1] ),
        .I5(int_next_pending_r_0),
        .O(int_next_pending_r_i_1__0_n_0));
  LUT5 #(
    .INIT(32'hFFFF7F00)) 
    int_next_pending_r_i_2
       (.I0(awvalid_d3),
        .I1(axready_reg_0),
        .I2(awburst_d3),
        .I3(\axlen_cnt_reg[3]_0 [3]),
        .I4(\axlen_cnt_reg[3]_1 ),
        .O(int_next_pending));
  FDSE int_next_pending_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(int_next_pending_r_i_1__0_n_0),
        .Q(int_next_pending_r_0),
        .S(SS));
  LUT1 #(
    .INIT(2'h1)) 
    \memory_reg[7][0]_srl8_i_1 
       (.I0(axready_reg),
        .O(b_push));
  FDRE sel_first_r_reg
       (.C(CLK),
        .CE(\USE_REGISTER.M_AXI_ABURST_q_reg[1] ),
        .D(\USE_REGISTER.M_AXI_ABURST_q_reg[1]_0 ),
        .Q(sel_first_r_0),
        .R(areset_d1_reg_rep__2));
  LUT6 #(
    .INIT(64'hBF00B000BF00BF00)) 
    \write_buffer.wr_buffer_ram[10].RAM32M0_i_8 
       (.I0(sel_first_r_0),
        .I1(\USE_REGISTER.M_AXI_AVALID_q_reg ),
        .I2(\USE_REGISTER.M_AXI_ABURST_q_reg[1]_1 ),
        .I3(\USE_REGISTER.M_AXI_AADDR_q_reg[3]_0 ),
        .I4(sel_first_r),
        .I5(\USE_REGISTER.M_AXI_ABURST_q_reg[1]_2 ),
        .O(wready_reg));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_axi_mc_wrap_cmd" *) 
module ddr_axi_mig_7series_v2_4_axi_mc_wrap_cmd__parameterized0
   (sel_first_r,
    int_next_pending_r_0,
    \axlen_cnt_reg[3]_0 ,
    r_rlast_reg,
    \axlen_cnt_reg[3]_1 ,
    \app_addr_r1_reg[5] ,
    \app_addr_r1_reg[5]_0 ,
    \app_addr_r1_reg[4] ,
    \app_addr_r1_reg[3] ,
    areset_d1_reg_rep__2,
    \axburst_reg[1] ,
    \USE_REGISTER.M_AXI_AVALID_q_reg ,
    CLK,
    areset_d1_reg_rep__1,
    \RD_PRI_REG.rd_cmd_hold_reg ,
    app_rdy_r_reg,
    axaddr_int,
    \USE_REGISTER.M_AXI_ABURST_q_reg[1] ,
    D,
    \USE_REGISTER.M_AXI_AVALID_q_reg_0 ,
    arvalid_d3,
    axready_reg,
    arburst_d3,
    \USE_REGISTER.M_AXI_ALEN_q_reg[1] ,
    \axaddr_incr_reg[6] ,
    \USE_REGISTER.M_AXI_ABURST_q_reg[1]_0 ,
    \USE_REGISTER.M_AXI_AADDR_q_reg[6] ,
    \USE_REGISTER.M_AXI_AADDR_q_reg[6]_0 ,
    \axlen_cnt_reg[3]_2 );
  output sel_first_r;
  output int_next_pending_r_0;
  output [1:0]\axlen_cnt_reg[3]_0 ;
  output r_rlast_reg;
  output \axlen_cnt_reg[3]_1 ;
  output \app_addr_r1_reg[5] ;
  output [2:0]\app_addr_r1_reg[5]_0 ;
  output \app_addr_r1_reg[4] ;
  output \app_addr_r1_reg[3] ;
  input areset_d1_reg_rep__2;
  input [0:0]\axburst_reg[1] ;
  input \USE_REGISTER.M_AXI_AVALID_q_reg ;
  input CLK;
  input areset_d1_reg_rep__1;
  input \RD_PRI_REG.rd_cmd_hold_reg ;
  input app_rdy_r_reg;
  input [1:0]axaddr_int;
  input \USE_REGISTER.M_AXI_ABURST_q_reg[1] ;
  input [2:0]D;
  input \USE_REGISTER.M_AXI_AVALID_q_reg_0 ;
  input arvalid_d3;
  input [0:0]axready_reg;
  input [0:0]arburst_d3;
  input \USE_REGISTER.M_AXI_ALEN_q_reg[1] ;
  input [2:0]\axaddr_incr_reg[6] ;
  input \USE_REGISTER.M_AXI_ABURST_q_reg[1]_0 ;
  input [1:0]\USE_REGISTER.M_AXI_AADDR_q_reg[6] ;
  input [2:0]\USE_REGISTER.M_AXI_AADDR_q_reg[6]_0 ;
  input [1:0]\axlen_cnt_reg[3]_2 ;

  wire CLK;
  wire [2:0]D;
  wire \RD_PRI_REG.rd_cmd_hold_reg ;
  wire [1:0]\USE_REGISTER.M_AXI_AADDR_q_reg[6] ;
  wire [2:0]\USE_REGISTER.M_AXI_AADDR_q_reg[6]_0 ;
  wire \USE_REGISTER.M_AXI_ABURST_q_reg[1] ;
  wire \USE_REGISTER.M_AXI_ABURST_q_reg[1]_0 ;
  wire \USE_REGISTER.M_AXI_ALEN_q_reg[1] ;
  wire \USE_REGISTER.M_AXI_AVALID_q_reg ;
  wire \USE_REGISTER.M_AXI_AVALID_q_reg_0 ;
  wire \app_addr_r1_reg[3] ;
  wire \app_addr_r1_reg[4] ;
  wire \app_addr_r1_reg[5] ;
  wire [2:0]\app_addr_r1_reg[5]_0 ;
  wire app_rdy_r_reg;
  wire [0:0]arburst_d3;
  wire areset_d1_reg_rep__1;
  wire areset_d1_reg_rep__2;
  wire arvalid_d3;
  wire [2:0]\axaddr_incr_reg[6] ;
  wire [1:0]axaddr_int;
  wire [0:0]\axburst_reg[1] ;
  wire \axlen_cnt[1]_i_1__2_n_0 ;
  wire \axlen_cnt[2]_i_1__2_n_0 ;
  wire \axlen_cnt[2]_i_2__0_n_0 ;
  wire [1:0]\axlen_cnt_reg[3]_0 ;
  wire \axlen_cnt_reg[3]_1 ;
  wire [1:0]\axlen_cnt_reg[3]_2 ;
  wire \axlen_cnt_reg_n_0_[1] ;
  wire \axlen_cnt_reg_n_0_[2] ;
  wire [0:0]axready_reg;
  wire int_next_pending;
  wire int_next_pending_r_0;
  wire int_next_pending_r_i_1__1_n_0;
  wire r_rlast_reg;
  wire sel_first_r;

  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \app_addr_r1[3]_i_2 
       (.I0(\app_addr_r1_reg[5]_0 [0]),
        .I1(\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .I2(\USE_REGISTER.M_AXI_ABURST_q_reg[1] ),
        .I3(\axaddr_incr_reg[6] [0]),
        .I4(\USE_REGISTER.M_AXI_ABURST_q_reg[1]_0 ),
        .I5(axaddr_int[1]),
        .O(\app_addr_r1_reg[3] ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \app_addr_r1[4]_i_2 
       (.I0(\app_addr_r1_reg[5]_0 [1]),
        .I1(\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .I2(\USE_REGISTER.M_AXI_ABURST_q_reg[1] ),
        .I3(\axaddr_incr_reg[6] [1]),
        .I4(\USE_REGISTER.M_AXI_ABURST_q_reg[1]_0 ),
        .I5(\USE_REGISTER.M_AXI_AADDR_q_reg[6] [0]),
        .O(\app_addr_r1_reg[4] ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \app_addr_r1[5]_i_2 
       (.I0(\app_addr_r1_reg[5]_0 [2]),
        .I1(\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .I2(\USE_REGISTER.M_AXI_ABURST_q_reg[1] ),
        .I3(\axaddr_incr_reg[6] [2]),
        .I4(\USE_REGISTER.M_AXI_ABURST_q_reg[1]_0 ),
        .I5(\USE_REGISTER.M_AXI_AADDR_q_reg[6] [1]),
        .O(\app_addr_r1_reg[5] ));
  LUT6 #(
    .INIT(64'hEE44FA05BB11FA05)) 
    \axlen_cnt[1]_i_1__2 
       (.I0(\USE_REGISTER.M_AXI_AVALID_q_reg ),
        .I1(\axlen_cnt_reg[3]_0 [0]),
        .I2(D[0]),
        .I3(D[1]),
        .I4(\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .I5(\axlen_cnt_reg_n_0_[1] ),
        .O(\axlen_cnt[1]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hEF40BA15)) 
    \axlen_cnt[2]_i_1__2 
       (.I0(\USE_REGISTER.M_AXI_AVALID_q_reg ),
        .I1(\axlen_cnt_reg_n_0_[2] ),
        .I2(\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .I3(D[2]),
        .I4(\axlen_cnt[2]_i_2__0_n_0 ),
        .O(\axlen_cnt[2]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFCAAFC)) 
    \axlen_cnt[2]_i_2__0 
       (.I0(\axlen_cnt_reg[3]_0 [0]),
        .I1(D[0]),
        .I2(D[1]),
        .I3(\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .I4(\axlen_cnt_reg_n_0_[1] ),
        .O(\axlen_cnt[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFCFAFAFFFC)) 
    \axlen_cnt[3]_i_2__1 
       (.I0(\axlen_cnt_reg_n_0_[1] ),
        .I1(D[1]),
        .I2(\USE_REGISTER.M_AXI_ALEN_q_reg[1] ),
        .I3(D[2]),
        .I4(\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .I5(\axlen_cnt_reg_n_0_[2] ),
        .O(\axlen_cnt_reg[3]_1 ));
  FDSE \axlen_cnt_reg[0] 
       (.C(CLK),
        .CE(\axburst_reg[1] ),
        .D(\axlen_cnt_reg[3]_2 [0]),
        .Q(\axlen_cnt_reg[3]_0 [0]),
        .S(areset_d1_reg_rep__1));
  FDSE \axlen_cnt_reg[1] 
       (.C(CLK),
        .CE(\axburst_reg[1] ),
        .D(\axlen_cnt[1]_i_1__2_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[1] ),
        .S(areset_d1_reg_rep__1));
  FDSE \axlen_cnt_reg[2] 
       (.C(CLK),
        .CE(\axburst_reg[1] ),
        .D(\axlen_cnt[2]_i_1__2_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[2] ),
        .S(areset_d1_reg_rep__1));
  FDSE \axlen_cnt_reg[3] 
       (.C(CLK),
        .CE(\axburst_reg[1] ),
        .D(\axlen_cnt_reg[3]_2 [1]),
        .Q(\axlen_cnt_reg[3]_0 [1]),
        .S(areset_d1_reg_rep__1));
  FDRE \int_addr_reg[1] 
       (.C(CLK),
        .CE(\axburst_reg[1] ),
        .D(\USE_REGISTER.M_AXI_AADDR_q_reg[6]_0 [0]),
        .Q(\app_addr_r1_reg[5]_0 [0]),
        .R(areset_d1_reg_rep__1));
  FDRE \int_addr_reg[2] 
       (.C(CLK),
        .CE(\axburst_reg[1] ),
        .D(\USE_REGISTER.M_AXI_AADDR_q_reg[6]_0 [1]),
        .Q(\app_addr_r1_reg[5]_0 [1]),
        .R(areset_d1_reg_rep__1));
  FDRE \int_addr_reg[3] 
       (.C(CLK),
        .CE(\axburst_reg[1] ),
        .D(\USE_REGISTER.M_AXI_AADDR_q_reg[6]_0 [2]),
        .Q(\app_addr_r1_reg[5]_0 [2]),
        .R(areset_d1_reg_rep__1));
  LUT6 #(
    .INIT(64'hFEFFFFFF10000000)) 
    int_next_pending_r_i_1__1
       (.I0(\RD_PRI_REG.rd_cmd_hold_reg ),
        .I1(app_rdy_r_reg),
        .I2(int_next_pending),
        .I3(axaddr_int[0]),
        .I4(\USE_REGISTER.M_AXI_ABURST_q_reg[1] ),
        .I5(int_next_pending_r_0),
        .O(int_next_pending_r_i_1__1_n_0));
  LUT5 #(
    .INIT(32'hFFFF7F00)) 
    int_next_pending_r_i_2__0
       (.I0(arvalid_d3),
        .I1(axready_reg),
        .I2(arburst_d3),
        .I3(\axlen_cnt_reg[3]_0 [1]),
        .I4(\axlen_cnt_reg[3]_1 ),
        .O(int_next_pending));
  FDSE int_next_pending_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(int_next_pending_r_i_1__1_n_0),
        .Q(int_next_pending_r_0),
        .S(areset_d1_reg_rep__1));
  LUT6 #(
    .INIT(64'h88888888CCCCC000)) 
    r_rlast_i_4
       (.I0(int_next_pending_r_0),
        .I1(\USE_REGISTER.M_AXI_ABURST_q_reg[1] ),
        .I2(\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .I3(\axlen_cnt_reg[3]_0 [1]),
        .I4(\axlen_cnt_reg[3]_1 ),
        .I5(axaddr_int[0]),
        .O(r_rlast_reg));
  FDRE sel_first_r_reg
       (.C(CLK),
        .CE(\axburst_reg[1] ),
        .D(\USE_REGISTER.M_AXI_AVALID_q_reg ),
        .Q(sel_first_r),
        .R(areset_d1_reg_rep__2));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_bank_cntrl" *) 
module ddr_axi_mig_7series_v2_4_bank_cntrl
   (idle_r,
    req_periodic_rd_r,
    rd_wr_r,
    req_wr_r,
    rb_hit_busy_r,
    bm_end_r1,
    row_cmd_wr,
    col_wait_r,
    act_this_rank_r,
    req_bank_rdy_r,
    demand_priority_r,
    demanded_prior_r,
    ofs_rdy_r,
    wr_this_rank_r,
    rd_this_rank_r,
    head_r,
    auto_pre_r,
    ordered_r,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4] ,
    head_r_lcl_reg,
    \rnk_config_strobe_r_reg[0] ,
    \q_entry_r_reg[0] ,
    head_r_lcl_reg_0,
    D,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_2 ,
    \ras_timer_r_reg[0] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3] ,
    \ras_timer_r_reg[1] ,
    \ras_timer_r_reg[2] ,
    q_entry_ns,
    \maint_controller.maint_hit_busies_r_reg[0] ,
    \q_entry_r_reg[1] ,
    granted_col_r_reg,
    req_bank_rdy_r_reg,
    \q_entry_r_reg[1]_0 ,
    \q_entry_r_reg[1]_1 ,
    \q_entry_r_reg[0]_0 ,
    \ras_timer_r_reg[0]_0 ,
    \grant_r_reg[2] ,
    \cmd_pipe_plus.mc_address_reg[25] ,
    rnk_config_valid_r_lcl_reg,
    \grant_r_reg[2]_0 ,
    \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ,
    req_bank_r,
    \cmd_pipe_plus.mc_address_reg[9] ,
    CLK,
    periodic_rd_insert,
    hi_priority,
    SS,
    ofs_rdy_r0,
    \grant_r_reg[0] ,
    rstdiv0_sync_r1_reg_rep__11,
    Q,
    rstdiv0_sync_r1_reg_rep__12,
    accept_r_reg,
    pre_bm_end_r_reg,
    periodic_rd_ack_r_lcl_reg,
    use_addr,
    accept_internal_r,
    rb_hit_busy_r_reg,
    rstdiv0_sync_r1_reg_rep__11_0,
    \grant_r_reg[2]_1 ,
    idle_r_lcl_reg,
    \maint_controller.maint_wip_r_lcl_reg ,
    \req_bank_r_lcl_reg[1] ,
    idle_r_lcl_reg_0,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_3 ,
    rstdiv0_sync_r1_reg_rep__10,
    idle_r_lcl_reg_1,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_4 ,
    idle_r_lcl_reg_2,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_5 ,
    \app_addr_r1_reg[22] ,
    \ras_timer_r_reg[0]_1 ,
    \ras_timer_r_reg[0]_2 ,
    \ras_timer_r_reg[2]_0 ,
    \ras_timer_r_reg[0]_3 ,
    \ras_timer_r_reg[0]_4 ,
    rd_wr_r_lcl_reg,
    \ras_timer_r_reg[0]_5 ,
    \ras_timer_r_reg[2]_1 ,
    \ras_timer_r_reg[0]_6 ,
    p_91_out,
    periodic_rd_ack_r_lcl_reg_0,
    \q_entry_r_reg[1]_2 ,
    idle_r_lcl_reg_3,
    rb_hit_busy_r_reg_0,
    \maint_controller.maint_hit_busies_r_reg[0]_0 ,
    \maint_controller.maint_wip_r_lcl_reg_0 ,
    maint_req_r,
    periodic_rd_ack_r_lcl_reg_1,
    \app_cmd_r2_reg[1] ,
    \app_cmd_r1_reg[0] ,
    periodic_rd_cntr_r,
    periodic_rd_r,
    pre_bm_end_r_reg_0,
    \q_entry_r_reg[1]_3 ,
    p_13_out,
    \grant_r_reg[0]_0 ,
    rstdiv0_sync_r1_reg_rep__11_1,
    pre_passing_open_bank_r_reg,
    pre_passing_open_bank_r_reg_0,
    pre_passing_open_bank_r_reg_1,
    \grant_r_reg[3] ,
    \grant_r_reg[2]_2 ,
    \grant_r_reg[1] ,
    app_hi_pri_r2,
    was_wr,
    \grant_r_reg[0]_1 ,
    \grant_r_reg[2]_3 ,
    insert_maint_r,
    \app_addr_r1_reg[22]_0 ,
    demanded_prior_r_reg,
    demand_priority_r_0,
    demanded_prior_r_1,
    req_bank_rdy_r_reg_0,
    granted_col_r_reg_0,
    reset_reg,
    \app_addr_r1_reg[25] ,
    \app_addr_r1_reg[9] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ,
    idle_r_lcl_reg_4,
    idle_r_lcl_reg_5,
    ordered_r_lcl_reg,
    ordered_r_lcl_reg_0);
  output [0:0]idle_r;
  output [0:0]req_periodic_rd_r;
  output [0:0]rd_wr_r;
  output [0:0]req_wr_r;
  output [0:0]rb_hit_busy_r;
  output bm_end_r1;
  output [0:0]row_cmd_wr;
  output col_wait_r;
  output [0:0]act_this_rank_r;
  output req_bank_rdy_r;
  output demand_priority_r;
  output demanded_prior_r;
  output ofs_rdy_r;
  output [0:0]wr_this_rank_r;
  output [0:0]rd_this_rank_r;
  output [0:0]head_r;
  output auto_pre_r;
  output [0:0]ordered_r;
  output \rb_hit_busies.rb_hit_busies_r_lcl_reg[4] ;
  output head_r_lcl_reg;
  output \rnk_config_strobe_r_reg[0] ;
  output \q_entry_r_reg[0] ;
  output head_r_lcl_reg_0;
  output [0:0]D;
  output \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ;
  output [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 ;
  output [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_2 ;
  output \ras_timer_r_reg[0] ;
  output [2:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[3] ;
  output \ras_timer_r_reg[1] ;
  output \ras_timer_r_reg[2] ;
  output [0:0]q_entry_ns;
  output [0:0]\maint_controller.maint_hit_busies_r_reg[0] ;
  output \q_entry_r_reg[1] ;
  output granted_col_r_reg;
  output req_bank_rdy_r_reg;
  output \q_entry_r_reg[1]_0 ;
  output \q_entry_r_reg[1]_1 ;
  output \q_entry_r_reg[0]_0 ;
  output \ras_timer_r_reg[0]_0 ;
  output \grant_r_reg[2] ;
  output [12:0]\cmd_pipe_plus.mc_address_reg[25] ;
  output rnk_config_valid_r_lcl_reg;
  output \grant_r_reg[2]_0 ;
  output [3:0]\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ;
  output [2:0]req_bank_r;
  output [6:0]\cmd_pipe_plus.mc_address_reg[9] ;
  input CLK;
  input periodic_rd_insert;
  input hi_priority;
  input [0:0]SS;
  input ofs_rdy_r0;
  input \grant_r_reg[0] ;
  input rstdiv0_sync_r1_reg_rep__11;
  input [1:0]Q;
  input rstdiv0_sync_r1_reg_rep__12;
  input accept_r_reg;
  input pre_bm_end_r_reg;
  input periodic_rd_ack_r_lcl_reg;
  input use_addr;
  input accept_internal_r;
  input [2:0]rb_hit_busy_r_reg;
  input rstdiv0_sync_r1_reg_rep__11_0;
  input \grant_r_reg[2]_1 ;
  input [2:0]idle_r_lcl_reg;
  input \maint_controller.maint_wip_r_lcl_reg ;
  input \req_bank_r_lcl_reg[1] ;
  input idle_r_lcl_reg_0;
  input [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_3 ;
  input rstdiv0_sync_r1_reg_rep__10;
  input idle_r_lcl_reg_1;
  input [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_4 ;
  input idle_r_lcl_reg_2;
  input [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_5 ;
  input [0:0]\app_addr_r1_reg[22] ;
  input \ras_timer_r_reg[0]_1 ;
  input \ras_timer_r_reg[0]_2 ;
  input \ras_timer_r_reg[2]_0 ;
  input \ras_timer_r_reg[0]_3 ;
  input \ras_timer_r_reg[0]_4 ;
  input rd_wr_r_lcl_reg;
  input \ras_timer_r_reg[0]_5 ;
  input \ras_timer_r_reg[2]_1 ;
  input \ras_timer_r_reg[0]_6 ;
  input p_91_out;
  input periodic_rd_ack_r_lcl_reg_0;
  input \q_entry_r_reg[1]_2 ;
  input idle_r_lcl_reg_3;
  input rb_hit_busy_r_reg_0;
  input [0:0]\maint_controller.maint_hit_busies_r_reg[0]_0 ;
  input \maint_controller.maint_wip_r_lcl_reg_0 ;
  input maint_req_r;
  input periodic_rd_ack_r_lcl_reg_1;
  input [0:0]\app_cmd_r2_reg[1] ;
  input \app_cmd_r1_reg[0] ;
  input periodic_rd_cntr_r;
  input periodic_rd_r;
  input pre_bm_end_r_reg_0;
  input \q_entry_r_reg[1]_3 ;
  input p_13_out;
  input [0:0]\grant_r_reg[0]_0 ;
  input rstdiv0_sync_r1_reg_rep__11_1;
  input pre_passing_open_bank_r_reg;
  input pre_passing_open_bank_r_reg_0;
  input pre_passing_open_bank_r_reg_1;
  input \grant_r_reg[3] ;
  input \grant_r_reg[2]_2 ;
  input \grant_r_reg[1] ;
  input app_hi_pri_r2;
  input was_wr;
  input \grant_r_reg[0]_1 ;
  input \grant_r_reg[2]_3 ;
  input insert_maint_r;
  input [12:0]\app_addr_r1_reg[22]_0 ;
  input demanded_prior_r_reg;
  input demand_priority_r_0;
  input demanded_prior_r_1;
  input req_bank_rdy_r_reg_0;
  input granted_col_r_reg_0;
  input [3:0]reset_reg;
  input [2:0]\app_addr_r1_reg[25] ;
  input [6:0]\app_addr_r1_reg[9] ;
  input [2:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ;
  input idle_r_lcl_reg_4;
  input idle_r_lcl_reg_5;
  input ordered_r_lcl_reg;
  input ordered_r_lcl_reg_0;

  wire CLK;
  wire [0:0]D;
  wire [1:0]Q;
  wire [0:0]SS;
  wire accept_internal_r;
  wire accept_r_reg;
  wire [0:0]act_this_rank_r;
  wire act_wait_ns;
  wire [0:0]\app_addr_r1_reg[22] ;
  wire [12:0]\app_addr_r1_reg[22]_0 ;
  wire [2:0]\app_addr_r1_reg[25] ;
  wire [6:0]\app_addr_r1_reg[9] ;
  wire \app_cmd_r1_reg[0] ;
  wire [0:0]\app_cmd_r2_reg[1] ;
  wire app_hi_pri_r2;
  wire auto_pre_r;
  wire bank_compare0_n_5;
  wire bank_compare0_n_6;
  wire bank_compare0_n_7;
  wire bank_queue0_n_10;
  wire bank_queue0_n_22;
  wire bank_queue0_n_32;
  wire bank_state0_n_17;
  wire bank_state0_n_18;
  wire bm_end_r1;
  wire [12:0]\cmd_pipe_plus.mc_address_reg[25] ;
  wire [6:0]\cmd_pipe_plus.mc_address_reg[9] ;
  wire col_wait_r;
  wire [3:0]\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ;
  wire demand_priority_r;
  wire demand_priority_r_0;
  wire demanded_prior_r;
  wire demanded_prior_r_1;
  wire demanded_prior_r_reg;
  wire \grant_r_reg[0] ;
  wire [0:0]\grant_r_reg[0]_0 ;
  wire \grant_r_reg[0]_1 ;
  wire \grant_r_reg[1] ;
  wire \grant_r_reg[2] ;
  wire \grant_r_reg[2]_0 ;
  wire \grant_r_reg[2]_1 ;
  wire \grant_r_reg[2]_2 ;
  wire \grant_r_reg[2]_3 ;
  wire \grant_r_reg[3] ;
  wire granted_col_r_reg;
  wire granted_col_r_reg_0;
  wire [0:0]head_r;
  wire head_r_lcl_reg;
  wire head_r_lcl_reg_0;
  wire hi_priority;
  wire [0:0]idle_ns;
  wire [0:0]idle_r;
  wire [2:0]idle_r_lcl_reg;
  wire idle_r_lcl_reg_0;
  wire idle_r_lcl_reg_1;
  wire idle_r_lcl_reg_2;
  wire idle_r_lcl_reg_3;
  wire idle_r_lcl_reg_4;
  wire idle_r_lcl_reg_5;
  wire insert_maint_r;
  wire [0:0]\maint_controller.maint_hit_busies_r_reg[0] ;
  wire [0:0]\maint_controller.maint_hit_busies_r_reg[0]_0 ;
  wire \maint_controller.maint_wip_r_lcl_reg ;
  wire \maint_controller.maint_wip_r_lcl_reg_0 ;
  wire maint_req_r;
  wire ofs_rdy_r;
  wire ofs_rdy_r0;
  wire [0:0]ordered_r;
  wire ordered_r_lcl_reg;
  wire ordered_r_lcl_reg_0;
  wire p_130_out;
  wire p_13_out;
  wire p_145_out;
  wire p_17_in;
  wire p_91_out;
  wire pass_open_bank_r;
  wire periodic_rd_ack_r_lcl_reg;
  wire periodic_rd_ack_r_lcl_reg_0;
  wire periodic_rd_ack_r_lcl_reg_1;
  wire periodic_rd_cntr_r;
  wire periodic_rd_insert;
  wire periodic_rd_r;
  wire pre_bm_end_ns;
  wire pre_bm_end_r;
  wire pre_bm_end_r_reg;
  wire pre_bm_end_r_reg_0;
  wire pre_passing_open_bank_ns;
  wire pre_passing_open_bank_r_reg;
  wire pre_passing_open_bank_r_reg_0;
  wire pre_passing_open_bank_r_reg_1;
  wire pre_wait_r;
  wire [0:0]q_entry_ns;
  wire \q_entry_r_reg[0] ;
  wire \q_entry_r_reg[0]_0 ;
  wire \q_entry_r_reg[1] ;
  wire \q_entry_r_reg[1]_0 ;
  wire \q_entry_r_reg[1]_1 ;
  wire \q_entry_r_reg[1]_2 ;
  wire \q_entry_r_reg[1]_3 ;
  wire q_has_rd;
  wire [2:0]ras_timer_passed_ns;
  wire \ras_timer_r_reg[0] ;
  wire \ras_timer_r_reg[0]_0 ;
  wire \ras_timer_r_reg[0]_1 ;
  wire \ras_timer_r_reg[0]_2 ;
  wire \ras_timer_r_reg[0]_3 ;
  wire \ras_timer_r_reg[0]_4 ;
  wire \ras_timer_r_reg[0]_5 ;
  wire \ras_timer_r_reg[0]_6 ;
  wire \ras_timer_r_reg[1] ;
  wire \ras_timer_r_reg[2] ;
  wire \ras_timer_r_reg[2]_0 ;
  wire \ras_timer_r_reg[2]_1 ;
  wire ras_timer_zero_r;
  wire [2:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[3] ;
  wire [2:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[4] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ;
  wire [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 ;
  wire [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_2 ;
  wire [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_3 ;
  wire [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_4 ;
  wire [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_5 ;
  wire [0:0]rb_hit_busy_r;
  wire [2:0]rb_hit_busy_r_reg;
  wire rb_hit_busy_r_reg_0;
  wire [0:0]rd_this_rank_r;
  wire [0:0]rd_wr_r;
  wire rd_wr_r_lcl_reg;
  wire [2:0]req_bank_r;
  wire \req_bank_r_lcl_reg[1] ;
  wire req_bank_rdy_r;
  wire req_bank_rdy_r_reg;
  wire req_bank_rdy_r_reg_0;
  wire [0:0]req_periodic_rd_r;
  wire req_priority_r;
  wire [0:0]req_wr_r;
  wire [3:0]reset_reg;
  wire \rnk_config_strobe_r_reg[0] ;
  wire rnk_config_valid_r_lcl_reg;
  wire [0:0]row_cmd_wr;
  wire rstdiv0_sync_r1_reg_rep__10;
  wire rstdiv0_sync_r1_reg_rep__11;
  wire rstdiv0_sync_r1_reg_rep__11_0;
  wire rstdiv0_sync_r1_reg_rep__11_1;
  wire rstdiv0_sync_r1_reg_rep__12;
  wire rtp_timer_ns0;
  wire start_wtp_timer0;
  wire tail_r;
  wire use_addr;
  wire wait_for_maint_r;
  wire was_wr;
  wire [0:0]wr_this_rank_r;

  ddr_axi_mig_7series_v2_4_bank_compare_67 bank_compare0
       (.CLK(CLK),
        .E(idle_ns),
        .Q(Q[0]),
        .accept_r_reg(accept_r_reg),
        .\app_addr_r1_reg[22] (\app_addr_r1_reg[22] ),
        .\app_addr_r1_reg[22]_0 (\app_addr_r1_reg[22]_0 ),
        .\app_addr_r1_reg[25] (\app_addr_r1_reg[25] ),
        .\app_addr_r1_reg[9] (\app_addr_r1_reg[9] ),
        .\app_cmd_r1_reg[0] (\app_cmd_r1_reg[0] ),
        .\app_cmd_r2_reg[1] (\app_cmd_r2_reg[1] ),
        .auto_pre_r_lcl_reg(bank_compare0_n_5),
        .auto_pre_r_lcl_reg_0(bank_compare0_n_6),
        .auto_pre_r_lcl_reg_1(auto_pre_r),
        .bm_end_r1_reg(req_wr_r),
        .\cmd_pipe_plus.mc_address_reg[25] (\cmd_pipe_plus.mc_address_reg[25] ),
        .\cmd_pipe_plus.mc_address_reg[9] (\cmd_pipe_plus.mc_address_reg[9] ),
        .\compute_tail.tail_r_lcl_reg (bank_state0_n_17),
        .\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] (\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ),
        .head_r_lcl_reg(head_r_lcl_reg_0),
        .hi_priority(hi_priority),
        .idle_r_lcl_reg(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ),
        .idle_r_lcl_reg_0(idle_r),
        .\maint_controller.maint_wip_r_lcl_reg (\maint_controller.maint_wip_r_lcl_reg ),
        .\maint_controller.maint_wip_r_lcl_reg_0 (\maint_controller.maint_wip_r_lcl_reg_0 ),
        .maint_req_r(maint_req_r),
        .p_130_out(p_130_out),
        .p_145_out(p_145_out),
        .pass_open_bank_r(pass_open_bank_r),
        .pass_open_bank_r_lcl_reg(bank_compare0_n_7),
        .periodic_rd_ack_r_lcl_reg(periodic_rd_ack_r_lcl_reg_1),
        .periodic_rd_ack_r_lcl_reg_0(periodic_rd_ack_r_lcl_reg),
        .periodic_rd_cntr_r(periodic_rd_cntr_r),
        .periodic_rd_insert(periodic_rd_insert),
        .periodic_rd_r(periodic_rd_r),
        .pre_bm_end_r(pre_bm_end_r),
        .pre_wait_r(pre_wait_r),
        .q_has_priority_r_reg(rb_hit_busy_r),
        .rb_hit_busy_r_reg_0(rb_hit_busy_r_reg),
        .\rd_this_rank_r_reg[0] (rd_wr_r),
        .req_bank_r(req_bank_r),
        .req_bank_rdy_r_reg(req_bank_rdy_r_reg),
        .req_periodic_rd_r(req_periodic_rd_r),
        .req_priority_r(req_priority_r),
        .reset_reg(reset_reg),
        .rstdiv0_sync_r1_reg_rep__11(rstdiv0_sync_r1_reg_rep__11_0),
        .start_wtp_timer0(start_wtp_timer0),
        .tail_r(tail_r),
        .wait_for_maint_r(wait_for_maint_r));
  ddr_axi_mig_7series_v2_4_bank_queue bank_queue0
       (.CLK(CLK),
        .D(D),
        .E(idle_ns),
        .Q(Q[0]),
        .SS(SS),
        .accept_internal_r(accept_internal_r),
        .accept_r_reg(accept_r_reg),
        .act_wait_ns(act_wait_ns),
        .act_wait_r_lcl_reg(row_cmd_wr),
        .app_hi_pri_r2(app_hi_pri_r2),
        .auto_pre_r_lcl_reg_0(bank_compare0_n_5),
        .col_wait_r_reg(col_wait_r),
        .\compute_tail.tail_r_lcl_reg_0 (bank_compare0_n_7),
        .demand_priority_r_reg(bank_queue0_n_32),
        .\grant_r_reg[0] (\grant_r_reg[0]_0 ),
        .\grant_r_reg[0]_0 (req_bank_rdy_r_reg),
        .\grant_r_reg[1] (\grant_r_reg[1] ),
        .\grant_r_reg[2] (\grant_r_reg[2] ),
        .\grant_r_reg[2]_0 (\grant_r_reg[2]_1 ),
        .\grant_r_reg[2]_1 (\grant_r_reg[2]_2 ),
        .\grant_r_reg[2]_2 (\grant_r_reg[2]_3 ),
        .\grant_r_reg[3] (\grant_r_reg[3] ),
        .granted_col_r_reg(granted_col_r_reg),
        .head_r_lcl_reg_0(head_r_lcl_reg),
        .idle_r_lcl_reg_0(idle_r_lcl_reg),
        .idle_r_lcl_reg_1(idle_r_lcl_reg_0),
        .idle_r_lcl_reg_2(idle_r_lcl_reg_1),
        .idle_r_lcl_reg_3(idle_r_lcl_reg_2),
        .idle_r_lcl_reg_4(idle_r_lcl_reg_3),
        .idle_r_lcl_reg_5(idle_r_lcl_reg_4),
        .idle_r_lcl_reg_6(idle_r_lcl_reg_5),
        .insert_maint_r(insert_maint_r),
        .\maint_controller.maint_hit_busies_r_reg[0] (\maint_controller.maint_hit_busies_r_reg[0] ),
        .\maint_controller.maint_hit_busies_r_reg[0]_0 (\maint_controller.maint_hit_busies_r_reg[0]_0 ),
        .\maint_controller.maint_wip_r_lcl_reg (\maint_controller.maint_wip_r_lcl_reg_0 ),
        .maint_req_r(maint_req_r),
        .ordered_r(ordered_r),
        .ordered_r_lcl_reg_0(ordered_r_lcl_reg),
        .ordered_r_lcl_reg_1(ordered_r_lcl_reg_0),
        .p_13_out(p_13_out),
        .p_145_out(p_145_out),
        .p_17_in(p_17_in),
        .p_91_out(p_91_out),
        .pass_open_bank_r(pass_open_bank_r),
        .periodic_rd_ack_r_lcl_reg(periodic_rd_ack_r_lcl_reg),
        .periodic_rd_ack_r_lcl_reg_0(periodic_rd_ack_r_lcl_reg_0),
        .pre_bm_end_ns(pre_bm_end_ns),
        .pre_bm_end_r(pre_bm_end_r),
        .pre_bm_end_r_reg_0(auto_pre_r),
        .pre_bm_end_r_reg_1(pre_bm_end_r_reg),
        .pre_bm_end_r_reg_2(pre_bm_end_r_reg_0),
        .pre_passing_open_bank_ns(pre_passing_open_bank_ns),
        .pre_passing_open_bank_r_reg_0(pre_passing_open_bank_r_reg),
        .pre_passing_open_bank_r_reg_1(pre_passing_open_bank_r_reg_0),
        .pre_passing_open_bank_r_reg_2(pre_passing_open_bank_r_reg_1),
        .q_entry_ns(q_entry_ns),
        .\q_entry_r_reg[0]_0 (\q_entry_r_reg[0] ),
        .\q_entry_r_reg[0]_1 (\q_entry_r_reg[0]_0 ),
        .\q_entry_r_reg[1]_0 (\q_entry_r_reg[1] ),
        .\q_entry_r_reg[1]_1 (\q_entry_r_reg[1]_0 ),
        .\q_entry_r_reg[1]_2 (\q_entry_r_reg[1]_1 ),
        .\q_entry_r_reg[1]_3 (\q_entry_r_reg[1]_2 ),
        .\q_entry_r_reg[1]_4 (\q_entry_r_reg[1]_3 ),
        .q_has_rd(q_has_rd),
        .\ras_timer_r_reg[0] (bank_queue0_n_22),
        .\ras_timer_r_reg[0]_0 (\ras_timer_r_reg[0]_0 ),
        .\ras_timer_r_reg[0]_1 (\ras_timer_r_reg[0]_1 ),
        .\ras_timer_r_reg[0]_2 (\ras_timer_r_reg[0]_2 ),
        .\ras_timer_r_reg[0]_3 (\ras_timer_r_reg[0]_3 ),
        .\ras_timer_r_reg[0]_4 (\ras_timer_r_reg[0]_4 ),
        .\ras_timer_r_reg[0]_5 (\ras_timer_r_reg[2] ),
        .\ras_timer_r_reg[0]_6 (\ras_timer_r_reg[0]_5 ),
        .\ras_timer_r_reg[0]_7 (\ras_timer_r_reg[0]_6 ),
        .\ras_timer_r_reg[2] (ras_timer_passed_ns),
        .\ras_timer_r_reg[2]_0 (\ras_timer_r_reg[0] ),
        .\ras_timer_r_reg[2]_1 (\ras_timer_r_reg[2]_0 ),
        .\ras_timer_r_reg[2]_2 (\ras_timer_r_reg[2]_1 ),
        .ras_timer_zero_r(ras_timer_zero_r),
        .ras_timer_zero_r_reg(bank_state0_n_18),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[3] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[4] (\rb_hit_busies.rb_hit_busies_r_lcl_reg[4] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_2 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_2 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_3 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_3 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_4 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_4 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_5 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_5 ),
        .rb_hit_busy_r_reg(rb_hit_busy_r_reg),
        .rb_hit_busy_r_reg_0(rb_hit_busy_r),
        .rb_hit_busy_r_reg_1(rb_hit_busy_r_reg_0),
        .rb_hit_busy_r_reg_2(head_r_lcl_reg_0),
        .rd_wr_r_lcl_reg(rd_wr_r),
        .rd_wr_r_lcl_reg_0(\ras_timer_r_reg[1] ),
        .rd_wr_r_lcl_reg_1(rd_wr_r_lcl_reg),
        .rd_wr_r_lcl_reg_2(bank_compare0_n_6),
        .\req_bank_r_lcl_reg[1] (\req_bank_r_lcl_reg[1] ),
        .\req_data_buf_addr_r_reg[0] (idle_r),
        .req_priority_r(req_priority_r),
        .req_wr_r_lcl_reg(req_wr_r),
        .\rnk_config_strobe_r_reg[0] (\rnk_config_strobe_r_reg[0] ),
        .rstdiv0_sync_r1_reg_rep__10(rstdiv0_sync_r1_reg_rep__10),
        .rstdiv0_sync_r1_reg_rep__11(rstdiv0_sync_r1_reg_rep__11),
        .rstdiv0_sync_r1_reg_rep__11_0(rstdiv0_sync_r1_reg_rep__11_1),
        .rstdiv0_sync_r1_reg_rep__11_1(rstdiv0_sync_r1_reg_rep__11_0),
        .rstdiv0_sync_r1_reg_rep__12(rstdiv0_sync_r1_reg_rep__12),
        .rtp_timer_ns0(rtp_timer_ns0),
        .\rtp_timer_r_reg[0] (bank_queue0_n_10),
        .tail_r(tail_r),
        .use_addr(use_addr),
        .wait_for_maint_r(wait_for_maint_r),
        .wait_for_maint_r_lcl_reg_0(head_r),
        .was_wr(was_wr));
  ddr_axi_mig_7series_v2_4_bank_state bank_state0
       (.CLK(CLK),
        .D(ras_timer_passed_ns),
        .Q(Q),
        .SS(SS),
        .accept_r_reg(accept_r_reg),
        .act_this_rank_r(act_this_rank_r),
        .\act_this_rank_r_reg[0]_0 (row_cmd_wr),
        .act_wait_ns(act_wait_ns),
        .auto_pre_r_lcl_reg(bank_state0_n_17),
        .auto_pre_r_lcl_reg_0(auto_pre_r),
        .bm_end_r1(bm_end_r1),
        .col_wait_r_reg_0(col_wait_r),
        .\compute_tail.tail_r_lcl_reg (bank_compare0_n_7),
        .demand_priority_r_0(demand_priority_r_0),
        .demanded_prior_r_1(demanded_prior_r_1),
        .demanded_prior_r_reg_0(demand_priority_r),
        .demanded_prior_r_reg_1(demanded_prior_r),
        .demanded_prior_r_reg_2(demanded_prior_r_reg),
        .\grant_r_reg[0] (\grant_r_reg[0] ),
        .\grant_r_reg[0]_0 (bank_queue0_n_10),
        .\grant_r_reg[0]_1 (\grant_r_reg[0]_0 ),
        .\grant_r_reg[0]_2 (\grant_r_reg[0]_1 ),
        .\grant_r_reg[2] (bank_state0_n_18),
        .\grant_r_reg[2]_0 (\grant_r_reg[2]_0 ),
        .granted_col_r_reg(granted_col_r_reg_0),
        .idle_r_lcl_reg(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ),
        .ofs_rdy_r(ofs_rdy_r),
        .ofs_rdy_r0(ofs_rdy_r0),
        .\order_q_r_reg[0] (bank_queue0_n_32),
        .p_130_out(p_130_out),
        .p_17_in(p_17_in),
        .pass_open_bank_r(pass_open_bank_r),
        .pre_bm_end_ns(pre_bm_end_ns),
        .pre_passing_open_bank_ns(pre_passing_open_bank_ns),
        .pre_wait_r(pre_wait_r),
        .\q_entry_r_reg[0] (bank_queue0_n_22),
        .q_has_rd(q_has_rd),
        .\ras_timer_r_reg[0]_0 (\ras_timer_r_reg[0] ),
        .\ras_timer_r_reg[1]_0 (\ras_timer_r_reg[1] ),
        .\ras_timer_r_reg[2]_0 (\ras_timer_r_reg[2] ),
        .ras_timer_zero_r(ras_timer_zero_r),
        .rd_this_rank_r(rd_this_rank_r),
        .rd_wr_r_lcl_reg(rd_wr_r),
        .req_bank_rdy_r(req_bank_rdy_r),
        .req_bank_rdy_r_reg_0(req_bank_rdy_r_reg_0),
        .req_wr_r(req_wr_r),
        .rnk_config_valid_r_lcl_reg(rnk_config_valid_r_lcl_reg),
        .rstdiv0_sync_r1_reg_rep__11(rstdiv0_sync_r1_reg_rep__11_0),
        .rstdiv0_sync_r1_reg_rep__11_0(rstdiv0_sync_r1_reg_rep__11_1),
        .rtp_timer_ns0(rtp_timer_ns0),
        .start_wtp_timer0(start_wtp_timer0),
        .tail_r(tail_r),
        .wr_this_rank_r(wr_this_rank_r));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_bank_cntrl" *) 
module ddr_axi_mig_7series_v2_4_bank_cntrl__parameterized0
   (\req_data_buf_addr_r_reg[0] ,
    req_periodic_rd_r,
    rd_wr_r,
    q_has_priority_r_reg,
    bm_end_r1_0,
    p_91_out,
    row_cmd_wr,
    col_wait_r,
    act_this_rank_r,
    req_bank_rdy_r,
    p_17_in,
    demand_priority_r,
    demanded_prior_r,
    ofs_rdy_r,
    wr_this_rank_r,
    rd_this_rank_r,
    head_r,
    auto_pre_r,
    ordered_r,
    \compute_tail.tail_r_lcl_reg ,
    head_r_lcl_reg,
    D,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[1] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_0 ,
    \ras_timer_r_reg[0] ,
    \ras_timer_r_reg[1] ,
    \ras_timer_r_reg[2] ,
    \q_entry_r_reg[1] ,
    \maint_controller.maint_hit_busies_r_reg[1] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4] ,
    \compute_tail.tail_r_lcl_reg_0 ,
    granted_col_r_reg,
    req_bank_rdy_r_reg,
    \q_entry_r_reg[0] ,
    \q_entry_r_reg[1]_0 ,
    head_r_lcl_reg_0,
    \grant_r_reg[3] ,
    \ras_timer_r_reg[0]_0 ,
    granted_row_r_reg,
    \grant_r_reg[1] ,
    \cmd_pipe_plus.mc_address_reg[25] ,
    rnk_config_valid_r_lcl_reg,
    \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ,
    req_bank_r,
    \cmd_pipe_plus.mc_address_reg[9] ,
    CLK,
    periodic_rd_insert,
    req_wr_r_lcl_reg,
    hi_priority,
    SS,
    ofs_rdy_r0,
    \grant_r_reg[1]_0 ,
    rstdiv0_sync_r1_reg_rep__11,
    Q,
    rstdiv0_sync_r1_reg_rep__12,
    pre_bm_end_r_reg,
    rb_hit_busy_r_reg,
    idle_r_lcl_reg,
    pre_bm_end_r_reg_0,
    periodic_rd_ack_r_lcl_reg,
    use_addr,
    accept_internal_r,
    p_13_out,
    pre_bm_end_r_reg_1,
    \maint_controller.maint_wip_r_lcl_reg ,
    rstdiv0_sync_r1_reg_rep__11_0,
    \req_bank_r_lcl_reg[1] ,
    idle_r_lcl_reg_0,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ,
    rstdiv0_sync_r1_reg_rep__10,
    idle_r_lcl_reg_1,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ,
    idle_r_lcl_reg_2,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_1 ,
    \app_addr_r1_reg[22] ,
    \grant_r_reg[1]_1 ,
    rstdiv0_sync_r1_reg_rep__11_1,
    rb_hit_busy_r_reg_0,
    rb_hit_busy_r_reg_1,
    periodic_rd_ack_r_lcl_reg_0,
    idle_r_lcl_reg_3,
    \maint_controller.maint_hit_busies_r_reg[1]_0 ,
    \maint_controller.maint_wip_r_lcl_reg_0 ,
    maint_req_r,
    periodic_rd_ack_r_lcl_reg_1,
    \app_cmd_r2_reg[1] ,
    \app_cmd_r1_reg[0] ,
    periodic_rd_cntr_r,
    periodic_rd_r,
    \grant_r_reg[1]_2 ,
    pre_passing_open_bank_r_reg,
    pre_passing_open_bank_r_reg_0,
    pre_passing_open_bank_r_reg_1,
    \grant_r_reg[2] ,
    \grant_r_reg[3]_0 ,
    \grant_r_reg[2]_0 ,
    \grant_r_reg[0] ,
    idle_r,
    rd_wr_r_lcl_reg,
    was_wr,
    app_hi_pri_r2,
    \ras_timer_r_reg[2]_0 ,
    \ras_timer_r_reg[0]_1 ,
    \ras_timer_r_reg[2]_1 ,
    \ras_timer_r_reg[0]_2 ,
    \ras_timer_r_reg[0]_3 ,
    \ras_timer_r_reg[0]_4 ,
    auto_pre_r_lcl_reg,
    \grant_r_reg[0]_0 ,
    insert_maint_r,
    \app_addr_r1_reg[22]_0 ,
    demand_priority_r_0,
    demanded_prior_r_1,
    demanded_prior_r_reg,
    rd_wr_r_lcl_reg_0,
    \ras_timer_r_reg[0]_5 ,
    rd_wr_r_lcl_reg_1,
    req_bank_rdy_r_reg_0,
    granted_col_r_reg_0,
    reset_reg,
    \app_addr_r1_reg[25] ,
    \app_addr_r1_reg[9] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ,
    q_entry_ns,
    idle_r_lcl_reg_4,
    ordered_r_lcl_reg,
    ordered_r_lcl_reg_0);
  output [0:0]\req_data_buf_addr_r_reg[0] ;
  output [0:0]req_periodic_rd_r;
  output [0:0]rd_wr_r;
  output [0:0]q_has_priority_r_reg;
  output bm_end_r1_0;
  output p_91_out;
  output [0:0]row_cmd_wr;
  output col_wait_r;
  output [0:0]act_this_rank_r;
  output req_bank_rdy_r;
  output p_17_in;
  output demand_priority_r;
  output demanded_prior_r;
  output ofs_rdy_r;
  output [0:0]wr_this_rank_r;
  output [0:0]rd_this_rank_r;
  output [0:0]head_r;
  output auto_pre_r;
  output [0:0]ordered_r;
  output \compute_tail.tail_r_lcl_reg ;
  output head_r_lcl_reg;
  output [0:0]D;
  output \rb_hit_busies.rb_hit_busies_r_lcl_reg[1] ;
  output [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ;
  output [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_0 ;
  output \ras_timer_r_reg[0] ;
  output \ras_timer_r_reg[1] ;
  output \ras_timer_r_reg[2] ;
  output \q_entry_r_reg[1] ;
  output [0:0]\maint_controller.maint_hit_busies_r_reg[1] ;
  output [2:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[4] ;
  output \compute_tail.tail_r_lcl_reg_0 ;
  output granted_col_r_reg;
  output req_bank_rdy_r_reg;
  output \q_entry_r_reg[0] ;
  output \q_entry_r_reg[1]_0 ;
  output head_r_lcl_reg_0;
  output \grant_r_reg[3] ;
  output \ras_timer_r_reg[0]_0 ;
  output granted_row_r_reg;
  output \grant_r_reg[1] ;
  output [12:0]\cmd_pipe_plus.mc_address_reg[25] ;
  output rnk_config_valid_r_lcl_reg;
  output [3:0]\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ;
  output [2:0]req_bank_r;
  output [6:0]\cmd_pipe_plus.mc_address_reg[9] ;
  input CLK;
  input periodic_rd_insert;
  input [0:0]req_wr_r_lcl_reg;
  input hi_priority;
  input [0:0]SS;
  input ofs_rdy_r0;
  input \grant_r_reg[1]_0 ;
  input rstdiv0_sync_r1_reg_rep__11;
  input [2:0]Q;
  input rstdiv0_sync_r1_reg_rep__12;
  input pre_bm_end_r_reg;
  input rb_hit_busy_r_reg;
  input idle_r_lcl_reg;
  input pre_bm_end_r_reg_0;
  input periodic_rd_ack_r_lcl_reg;
  input use_addr;
  input accept_internal_r;
  input p_13_out;
  input pre_bm_end_r_reg_1;
  input \maint_controller.maint_wip_r_lcl_reg ;
  input rstdiv0_sync_r1_reg_rep__11_0;
  input \req_bank_r_lcl_reg[1] ;
  input idle_r_lcl_reg_0;
  input [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ;
  input rstdiv0_sync_r1_reg_rep__10;
  input idle_r_lcl_reg_1;
  input [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ;
  input idle_r_lcl_reg_2;
  input [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_1 ;
  input [0:0]\app_addr_r1_reg[22] ;
  input \grant_r_reg[1]_1 ;
  input rstdiv0_sync_r1_reg_rep__11_1;
  input rb_hit_busy_r_reg_0;
  input rb_hit_busy_r_reg_1;
  input periodic_rd_ack_r_lcl_reg_0;
  input idle_r_lcl_reg_3;
  input [0:0]\maint_controller.maint_hit_busies_r_reg[1]_0 ;
  input \maint_controller.maint_wip_r_lcl_reg_0 ;
  input maint_req_r;
  input periodic_rd_ack_r_lcl_reg_1;
  input [0:0]\app_cmd_r2_reg[1] ;
  input \app_cmd_r1_reg[0] ;
  input periodic_rd_cntr_r;
  input periodic_rd_r;
  input [0:0]\grant_r_reg[1]_2 ;
  input pre_passing_open_bank_r_reg;
  input pre_passing_open_bank_r_reg_0;
  input pre_passing_open_bank_r_reg_1;
  input \grant_r_reg[2] ;
  input \grant_r_reg[3]_0 ;
  input \grant_r_reg[2]_0 ;
  input \grant_r_reg[0] ;
  input [2:0]idle_r;
  input [0:0]rd_wr_r_lcl_reg;
  input was_wr;
  input app_hi_pri_r2;
  input \ras_timer_r_reg[2]_0 ;
  input \ras_timer_r_reg[0]_1 ;
  input \ras_timer_r_reg[2]_1 ;
  input \ras_timer_r_reg[0]_2 ;
  input \ras_timer_r_reg[0]_3 ;
  input \ras_timer_r_reg[0]_4 ;
  input auto_pre_r_lcl_reg;
  input \grant_r_reg[0]_0 ;
  input insert_maint_r;
  input [12:0]\app_addr_r1_reg[22]_0 ;
  input demand_priority_r_0;
  input demanded_prior_r_1;
  input demanded_prior_r_reg;
  input rd_wr_r_lcl_reg_0;
  input \ras_timer_r_reg[0]_5 ;
  input rd_wr_r_lcl_reg_1;
  input req_bank_rdy_r_reg_0;
  input granted_col_r_reg_0;
  input [3:0]reset_reg;
  input [2:0]\app_addr_r1_reg[25] ;
  input [6:0]\app_addr_r1_reg[9] ;
  input [2:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ;
  input [0:0]q_entry_ns;
  input idle_r_lcl_reg_4;
  input ordered_r_lcl_reg;
  input ordered_r_lcl_reg_0;

  wire CLK;
  wire [0:0]D;
  wire [2:0]Q;
  wire [0:0]SS;
  wire accept_internal_r;
  wire [0:0]act_this_rank_r;
  wire act_wait_ns;
  wire [0:0]\app_addr_r1_reg[22] ;
  wire [12:0]\app_addr_r1_reg[22]_0 ;
  wire [2:0]\app_addr_r1_reg[25] ;
  wire [6:0]\app_addr_r1_reg[9] ;
  wire \app_cmd_r1_reg[0] ;
  wire [0:0]\app_cmd_r2_reg[1] ;
  wire app_hi_pri_r2;
  wire auto_pre_r;
  wire auto_pre_r_lcl_reg;
  wire bank_compare0_n_5;
  wire bank_compare0_n_6;
  wire bank_compare0_n_7;
  wire bank_queue0_n_10;
  wire bank_queue0_n_21;
  wire bank_queue0_n_30;
  wire bank_state0_n_18;
  wire bank_state0_n_19;
  wire bm_end_r1_0;
  wire [12:0]\cmd_pipe_plus.mc_address_reg[25] ;
  wire [6:0]\cmd_pipe_plus.mc_address_reg[9] ;
  wire col_wait_r;
  wire \compute_tail.tail_r_lcl_reg ;
  wire \compute_tail.tail_r_lcl_reg_0 ;
  wire [3:0]\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ;
  wire demand_priority_r;
  wire demand_priority_r_0;
  wire demanded_prior_r;
  wire demanded_prior_r_1;
  wire demanded_prior_r_reg;
  wire \grant_r_reg[0] ;
  wire \grant_r_reg[0]_0 ;
  wire \grant_r_reg[1] ;
  wire \grant_r_reg[1]_0 ;
  wire \grant_r_reg[1]_1 ;
  wire [0:0]\grant_r_reg[1]_2 ;
  wire \grant_r_reg[2] ;
  wire \grant_r_reg[2]_0 ;
  wire \grant_r_reg[3] ;
  wire \grant_r_reg[3]_0 ;
  wire granted_col_r_reg;
  wire granted_col_r_reg_0;
  wire granted_row_r_reg;
  wire [0:0]head_r;
  wire head_r_lcl_reg;
  wire head_r_lcl_reg_0;
  wire hi_priority;
  wire [1:1]idle_ns;
  wire [2:0]idle_r;
  wire idle_r_lcl_reg;
  wire idle_r_lcl_reg_0;
  wire idle_r_lcl_reg_1;
  wire idle_r_lcl_reg_2;
  wire idle_r_lcl_reg_3;
  wire idle_r_lcl_reg_4;
  wire insert_maint_r;
  wire [0:0]\maint_controller.maint_hit_busies_r_reg[1] ;
  wire [0:0]\maint_controller.maint_hit_busies_r_reg[1]_0 ;
  wire \maint_controller.maint_wip_r_lcl_reg ;
  wire \maint_controller.maint_wip_r_lcl_reg_0 ;
  wire maint_req_r;
  wire ofs_rdy_r;
  wire ofs_rdy_r0;
  wire [0:0]ordered_r;
  wire ordered_r_lcl_reg;
  wire ordered_r_lcl_reg_0;
  wire p_106_out;
  wire p_13_out;
  wire p_17_in;
  wire p_91_out;
  wire pass_open_bank_r;
  wire periodic_rd_ack_r_lcl_reg;
  wire periodic_rd_ack_r_lcl_reg_0;
  wire periodic_rd_ack_r_lcl_reg_1;
  wire periodic_rd_cntr_r;
  wire periodic_rd_insert;
  wire periodic_rd_r;
  wire pre_bm_end_ns;
  wire pre_bm_end_r;
  wire pre_bm_end_r_reg;
  wire pre_bm_end_r_reg_0;
  wire pre_bm_end_r_reg_1;
  wire pre_passing_open_bank_ns;
  wire pre_passing_open_bank_r_reg;
  wire pre_passing_open_bank_r_reg_0;
  wire pre_passing_open_bank_r_reg_1;
  wire pre_wait_r;
  wire [0:0]q_entry_ns;
  wire \q_entry_r_reg[0] ;
  wire \q_entry_r_reg[1] ;
  wire \q_entry_r_reg[1]_0 ;
  wire [0:0]q_has_priority_r_reg;
  wire q_has_rd;
  wire [2:0]ras_timer_passed_ns;
  wire \ras_timer_r_reg[0] ;
  wire \ras_timer_r_reg[0]_0 ;
  wire \ras_timer_r_reg[0]_1 ;
  wire \ras_timer_r_reg[0]_2 ;
  wire \ras_timer_r_reg[0]_3 ;
  wire \ras_timer_r_reg[0]_4 ;
  wire \ras_timer_r_reg[0]_5 ;
  wire \ras_timer_r_reg[1] ;
  wire \ras_timer_r_reg[2] ;
  wire \ras_timer_r_reg[2]_0 ;
  wire \ras_timer_r_reg[2]_1 ;
  wire ras_timer_zero_r;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[1] ;
  wire [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_0 ;
  wire [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_1 ;
  wire [2:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[4] ;
  wire [2:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ;
  wire [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ;
  wire [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ;
  wire [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ;
  wire rb_hit_busy_r_reg;
  wire rb_hit_busy_r_reg_0;
  wire rb_hit_busy_r_reg_1;
  wire [0:0]rd_this_rank_r;
  wire [0:0]rd_wr_r;
  wire [0:0]rd_wr_r_lcl_reg;
  wire rd_wr_r_lcl_reg_0;
  wire rd_wr_r_lcl_reg_1;
  wire [2:0]req_bank_r;
  wire \req_bank_r_lcl_reg[1] ;
  wire req_bank_rdy_r;
  wire req_bank_rdy_r_reg;
  wire req_bank_rdy_r_reg_0;
  wire [0:0]\req_data_buf_addr_r_reg[0] ;
  wire [0:0]req_periodic_rd_r;
  wire req_priority_r;
  wire [1:1]req_wr_r;
  wire [0:0]req_wr_r_lcl_reg;
  wire [3:0]reset_reg;
  wire rnk_config_valid_r_lcl_reg;
  wire [0:0]row_cmd_wr;
  wire rstdiv0_sync_r1_reg_rep__10;
  wire rstdiv0_sync_r1_reg_rep__11;
  wire rstdiv0_sync_r1_reg_rep__11_0;
  wire rstdiv0_sync_r1_reg_rep__11_1;
  wire rstdiv0_sync_r1_reg_rep__12;
  wire rtp_timer_ns0;
  wire start_wtp_timer0;
  wire tail_r;
  wire use_addr;
  wire wait_for_maint_r;
  wire was_wr;
  wire [0:0]wr_this_rank_r;

  ddr_axi_mig_7series_v2_4_bank_compare_66 bank_compare0
       (.CLK(CLK),
        .E(idle_ns),
        .Q(Q[1:0]),
        .\app_addr_r1_reg[22] (\app_addr_r1_reg[22] ),
        .\app_addr_r1_reg[22]_0 (\app_addr_r1_reg[22]_0 ),
        .\app_addr_r1_reg[25] (\app_addr_r1_reg[25] ),
        .\app_addr_r1_reg[9] (\app_addr_r1_reg[9] ),
        .\app_cmd_r1_reg[0] (\app_cmd_r1_reg[0] ),
        .\app_cmd_r2_reg[1] (\app_cmd_r2_reg[1] ),
        .auto_pre_r_lcl_reg(bank_compare0_n_5),
        .auto_pre_r_lcl_reg_0(bank_compare0_n_6),
        .auto_pre_r_lcl_reg_1(auto_pre_r),
        .\cmd_pipe_plus.mc_address_reg[25] (\cmd_pipe_plus.mc_address_reg[25] ),
        .\cmd_pipe_plus.mc_address_reg[9] (\cmd_pipe_plus.mc_address_reg[9] ),
        .\compute_tail.tail_r_lcl_reg (bank_state0_n_18),
        .\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] (\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ),
        .\grant_r_reg[3] (\grant_r_reg[3] ),
        .head_r_lcl_reg(head_r_lcl_reg_0),
        .hi_priority(hi_priority),
        .idle_r_lcl_reg(\rb_hit_busies.rb_hit_busies_r_lcl_reg[1] ),
        .idle_r_lcl_reg_0(\req_data_buf_addr_r_reg[0] ),
        .\maint_controller.maint_wip_r_lcl_reg (\maint_controller.maint_wip_r_lcl_reg ),
        .\maint_controller.maint_wip_r_lcl_reg_0 (\maint_controller.maint_wip_r_lcl_reg_0 ),
        .maint_req_r(maint_req_r),
        .p_106_out(p_106_out),
        .pass_open_bank_r(pass_open_bank_r),
        .pass_open_bank_r_lcl_reg(bank_compare0_n_7),
        .periodic_rd_ack_r_lcl_reg(periodic_rd_ack_r_lcl_reg_1),
        .periodic_rd_ack_r_lcl_reg_0(periodic_rd_ack_r_lcl_reg),
        .periodic_rd_cntr_r(periodic_rd_cntr_r),
        .periodic_rd_insert(periodic_rd_insert),
        .periodic_rd_r(periodic_rd_r),
        .pre_bm_end_r(pre_bm_end_r),
        .pre_bm_end_r_reg(pre_bm_end_r_reg_0),
        .pre_wait_r(pre_wait_r),
        .q_has_priority_r_reg(q_has_priority_r_reg),
        .rb_hit_busy_r_reg_0(rb_hit_busy_r_reg),
        .\rd_this_rank_r_reg[0] (rd_wr_r),
        .rd_wr_r_lcl_reg_0(rd_wr_r_lcl_reg),
        .req_bank_r(req_bank_r),
        .req_bank_rdy_r_reg(req_bank_rdy_r_reg),
        .req_periodic_rd_r(req_periodic_rd_r),
        .req_priority_r(req_priority_r),
        .req_wr_r(req_wr_r),
        .req_wr_r_lcl_reg_0(req_wr_r_lcl_reg),
        .reset_reg(reset_reg),
        .rstdiv0_sync_r1_reg_rep__11(rstdiv0_sync_r1_reg_rep__11_0),
        .start_wtp_timer0(start_wtp_timer0),
        .tail_r(tail_r),
        .wait_for_maint_r(wait_for_maint_r));
  ddr_axi_mig_7series_v2_4_bank_queue__parameterized0 bank_queue0
       (.CLK(CLK),
        .D(D),
        .E(idle_ns),
        .Q(Q[1]),
        .SS(SS),
        .accept_internal_r(accept_internal_r),
        .act_wait_ns(act_wait_ns),
        .act_wait_r_lcl_reg(row_cmd_wr),
        .app_hi_pri_r2(app_hi_pri_r2),
        .auto_pre_r_lcl_reg_0(bank_compare0_n_5),
        .auto_pre_r_lcl_reg_1(auto_pre_r_lcl_reg),
        .bm_end_r1_reg(p_91_out),
        .col_wait_r_reg(col_wait_r),
        .\compute_tail.tail_r_lcl_reg_0 (\compute_tail.tail_r_lcl_reg ),
        .\compute_tail.tail_r_lcl_reg_1 (\compute_tail.tail_r_lcl_reg_0 ),
        .\compute_tail.tail_r_lcl_reg_2 (bank_compare0_n_7),
        .demand_priority_r_reg(bank_queue0_n_30),
        .\grant_r_reg[0] (\grant_r_reg[0] ),
        .\grant_r_reg[0]_0 (\grant_r_reg[0]_0 ),
        .\grant_r_reg[1] (\grant_r_reg[1] ),
        .\grant_r_reg[1]_0 (\grant_r_reg[1]_2 ),
        .\grant_r_reg[1]_1 (req_bank_rdy_r_reg),
        .\grant_r_reg[2] (\grant_r_reg[2] ),
        .\grant_r_reg[2]_0 (\grant_r_reg[2]_0 ),
        .\grant_r_reg[3] (\grant_r_reg[3]_0 ),
        .granted_col_r_reg(granted_col_r_reg),
        .granted_row_r_reg(granted_row_r_reg),
        .head_r_lcl_reg_0(head_r_lcl_reg),
        .idle_r(idle_r),
        .idle_r_lcl_reg_0(idle_r_lcl_reg),
        .idle_r_lcl_reg_1(idle_r_lcl_reg_0),
        .idle_r_lcl_reg_2(idle_r_lcl_reg_1),
        .idle_r_lcl_reg_3(idle_r_lcl_reg_2),
        .idle_r_lcl_reg_4(idle_r_lcl_reg_3),
        .idle_r_lcl_reg_5(idle_r_lcl_reg_4),
        .insert_maint_r(insert_maint_r),
        .\maint_controller.maint_hit_busies_r_reg[1] (\maint_controller.maint_hit_busies_r_reg[1] ),
        .\maint_controller.maint_hit_busies_r_reg[1]_0 (\maint_controller.maint_hit_busies_r_reg[1]_0 ),
        .\maint_controller.maint_wip_r_lcl_reg (\maint_controller.maint_wip_r_lcl_reg_0 ),
        .maint_req_r(maint_req_r),
        .ordered_r(ordered_r),
        .ordered_r_lcl_reg_0(ordered_r_lcl_reg),
        .ordered_r_lcl_reg_1(ordered_r_lcl_reg_0),
        .p_106_out(p_106_out),
        .p_13_out(p_13_out),
        .p_17_in(p_17_in),
        .pass_open_bank_r(pass_open_bank_r),
        .periodic_rd_ack_r_lcl_reg(periodic_rd_ack_r_lcl_reg),
        .periodic_rd_ack_r_lcl_reg_0(periodic_rd_ack_r_lcl_reg_0),
        .pre_bm_end_ns(pre_bm_end_ns),
        .pre_bm_end_r(pre_bm_end_r),
        .pre_bm_end_r_reg_0(auto_pre_r),
        .pre_bm_end_r_reg_1(pre_bm_end_r_reg),
        .pre_bm_end_r_reg_2(pre_bm_end_r_reg_0),
        .pre_bm_end_r_reg_3(pre_bm_end_r_reg_1),
        .pre_passing_open_bank_ns(pre_passing_open_bank_ns),
        .pre_passing_open_bank_r_reg_0(pre_passing_open_bank_r_reg),
        .pre_passing_open_bank_r_reg_1(pre_passing_open_bank_r_reg_0),
        .pre_passing_open_bank_r_reg_2(pre_passing_open_bank_r_reg_1),
        .q_entry_ns(q_entry_ns),
        .\q_entry_r_reg[0]_0 (\q_entry_r_reg[0] ),
        .\q_entry_r_reg[1]_0 (\q_entry_r_reg[1] ),
        .\q_entry_r_reg[1]_1 (\q_entry_r_reg[1]_0 ),
        .q_has_rd(q_has_rd),
        .\ras_timer_r_reg[0] (bank_queue0_n_21),
        .\ras_timer_r_reg[0]_0 (\ras_timer_r_reg[0]_0 ),
        .\ras_timer_r_reg[0]_1 (\ras_timer_r_reg[0] ),
        .\ras_timer_r_reg[0]_2 (\ras_timer_r_reg[1] ),
        .\ras_timer_r_reg[0]_3 (\ras_timer_r_reg[0]_1 ),
        .\ras_timer_r_reg[0]_4 (\ras_timer_r_reg[0]_2 ),
        .\ras_timer_r_reg[0]_5 (\ras_timer_r_reg[0]_3 ),
        .\ras_timer_r_reg[0]_6 (\ras_timer_r_reg[0]_4 ),
        .\ras_timer_r_reg[0]_7 (\ras_timer_r_reg[0]_5 ),
        .\ras_timer_r_reg[2] (ras_timer_passed_ns),
        .\ras_timer_r_reg[2]_0 (\ras_timer_r_reg[2] ),
        .\ras_timer_r_reg[2]_1 (\ras_timer_r_reg[2]_0 ),
        .\ras_timer_r_reg[2]_2 (\ras_timer_r_reg[2]_1 ),
        .ras_timer_zero_r(ras_timer_zero_r),
        .ras_timer_zero_r_reg(bank_state0_n_19),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[1] (\rb_hit_busies.rb_hit_busies_r_lcl_reg[1] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_1 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[4] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[5] (\rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ),
        .rb_hit_busy_r_reg(rb_hit_busy_r_reg),
        .rb_hit_busy_r_reg_0(rb_hit_busy_r_reg_0),
        .rb_hit_busy_r_reg_1(rb_hit_busy_r_reg_1),
        .rb_hit_busy_r_reg_2(q_has_priority_r_reg),
        .rd_wr_r_lcl_reg(rd_wr_r),
        .rd_wr_r_lcl_reg_0(rd_wr_r_lcl_reg_0),
        .rd_wr_r_lcl_reg_1(rd_wr_r_lcl_reg_1),
        .\req_bank_r_lcl_reg[1] (\req_bank_r_lcl_reg[1] ),
        .\req_data_buf_addr_r_reg[0] (\req_data_buf_addr_r_reg[0] ),
        .req_priority_r(req_priority_r),
        .req_wr_r(req_wr_r),
        .rstdiv0_sync_r1_reg_rep__10(rstdiv0_sync_r1_reg_rep__10),
        .rstdiv0_sync_r1_reg_rep__11(rstdiv0_sync_r1_reg_rep__11),
        .rstdiv0_sync_r1_reg_rep__11_0(bank_compare0_n_6),
        .rstdiv0_sync_r1_reg_rep__11_1(rstdiv0_sync_r1_reg_rep__11_1),
        .rstdiv0_sync_r1_reg_rep__11_2(rstdiv0_sync_r1_reg_rep__11_0),
        .rstdiv0_sync_r1_reg_rep__12(rstdiv0_sync_r1_reg_rep__12),
        .rtp_timer_ns0(rtp_timer_ns0),
        .\rtp_timer_r_reg[0] (bank_queue0_n_10),
        .tail_r(tail_r),
        .use_addr(use_addr),
        .wait_for_maint_r(wait_for_maint_r),
        .wait_for_maint_r_lcl_reg_0(head_r),
        .was_wr(was_wr));
  ddr_axi_mig_7series_v2_4_bank_state__parameterized0 bank_state0
       (.CLK(CLK),
        .D(ras_timer_passed_ns),
        .Q(Q[2:1]),
        .SS(SS),
        .act_this_rank_r(act_this_rank_r),
        .\act_this_rank_r_reg[0]_0 (row_cmd_wr),
        .act_wait_ns(act_wait_ns),
        .auto_pre_r_lcl_reg(bank_state0_n_18),
        .auto_pre_r_lcl_reg_0(auto_pre_r),
        .bm_end_r1_0(bm_end_r1_0),
        .col_wait_r_reg_0(col_wait_r),
        .\compute_tail.tail_r_lcl_reg (bank_compare0_n_7),
        .demand_priority_r_0(demand_priority_r_0),
        .demanded_prior_r(demanded_prior_r),
        .demanded_prior_r_1(demanded_prior_r_1),
        .demanded_prior_r_reg_0(demand_priority_r),
        .demanded_prior_r_reg_1(demanded_prior_r_reg),
        .\grant_r_reg[1] (bank_state0_n_19),
        .\grant_r_reg[1]_0 (\grant_r_reg[1]_0 ),
        .\grant_r_reg[1]_1 (bank_queue0_n_10),
        .\grant_r_reg[1]_2 (\grant_r_reg[1]_1 ),
        .\grant_r_reg[1]_3 (\grant_r_reg[1]_2 ),
        .granted_col_r_reg(granted_col_r_reg_0),
        .idle_r_lcl_reg(\rb_hit_busies.rb_hit_busies_r_lcl_reg[1] ),
        .ofs_rdy_r(ofs_rdy_r),
        .ofs_rdy_r0(ofs_rdy_r0),
        .\order_q_r_reg[0] (bank_queue0_n_30),
        .p_17_in(p_17_in),
        .p_91_out(p_91_out),
        .pass_open_bank_r(pass_open_bank_r),
        .pre_bm_end_ns(pre_bm_end_ns),
        .pre_passing_open_bank_ns(pre_passing_open_bank_ns),
        .pre_wait_r(pre_wait_r),
        .\q_entry_r_reg[0] (bank_queue0_n_21),
        .q_has_rd(q_has_rd),
        .\ras_timer_r_reg[0]_0 (\ras_timer_r_reg[0] ),
        .\ras_timer_r_reg[1]_0 (\ras_timer_r_reg[1] ),
        .\ras_timer_r_reg[2]_0 (\ras_timer_r_reg[2] ),
        .ras_timer_zero_r(ras_timer_zero_r),
        .rb_hit_busy_r_reg(rb_hit_busy_r_reg),
        .rd_this_rank_r(rd_this_rank_r),
        .rd_wr_r_lcl_reg(rd_wr_r),
        .req_bank_rdy_r(req_bank_rdy_r),
        .req_bank_rdy_r_reg_0(req_bank_rdy_r_reg_0),
        .req_wr_r(req_wr_r),
        .rnk_config_valid_r_lcl_reg(rnk_config_valid_r_lcl_reg),
        .rstdiv0_sync_r1_reg_rep__11(rstdiv0_sync_r1_reg_rep__11_1),
        .rstdiv0_sync_r1_reg_rep__11_0(rstdiv0_sync_r1_reg_rep__11_0),
        .rstdiv0_sync_r1_reg_rep__12(rstdiv0_sync_r1_reg_rep__12),
        .rtp_timer_ns0(rtp_timer_ns0),
        .start_wtp_timer0(start_wtp_timer0),
        .tail_r(tail_r),
        .wr_this_rank_r(wr_this_rank_r));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_bank_cntrl" *) 
module ddr_axi_mig_7series_v2_4_bank_cntrl__parameterized1
   (idle_r,
    req_periodic_rd_r,
    rd_wr_r,
    q_has_priority_r_reg,
    bm_end_r1_1,
    row_cmd_wr,
    col_wait_r,
    act_this_rank_r,
    req_bank_rdy_r,
    p_17_in,
    demand_priority_r,
    demanded_prior_r,
    override_demand_r,
    ofs_rdy_r,
    wr_this_rank_r,
    rd_this_rank_r,
    head_r,
    auto_pre_r,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[2] ,
    \grant_r_reg[1] ,
    \grant_r_reg[2] ,
    granted_col_r_reg,
    \grant_r_reg[3] ,
    demanded_prior_r_reg,
    D,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_2 ,
    \ras_timer_r_reg[0] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ,
    \ras_timer_r_reg[1] ,
    \ras_timer_r_reg[2] ,
    maint_rdy,
    \maint_controller.maint_hit_busies_r_reg[2] ,
    p_7_in,
    \q_entry_r_reg[1] ,
    \compute_tail.tail_r_lcl_reg ,
    \order_q_r_reg[0] ,
    req_bank_rdy_r_reg,
    \order_q_r_reg[1] ,
    \grant_r_reg[2]_0 ,
    \ras_timer_r_reg[0]_0 ,
    granted_row_ns,
    granted_row_r_reg,
    \cmd_pipe_plus.mc_address_reg[25] ,
    \rnk_config_strobe_r_reg[0] ,
    ofs_rdy_r0,
    ofs_rdy_r0_0,
    ofs_rdy_r0_1,
    \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ,
    req_bank_r,
    \cmd_pipe_plus.mc_address_reg[9] ,
    CLK,
    periodic_rd_insert,
    hi_priority,
    override_demand_ns,
    SS,
    phy_mc_cmd_full,
    phy_mc_ctl_full,
    \grant_r_reg[2]_1 ,
    rstdiv0_sync_r1_reg_rep__11,
    ordered_r_lcl_reg,
    Q,
    rstdiv0_sync_r1_reg_rep__12,
    accept_r_reg,
    pre_bm_end_r_reg,
    rd_wr_r_lcl_reg,
    idle_r_lcl_reg,
    rd_wr_r_lcl_reg_0,
    periodic_rd_ack_r_lcl_reg,
    use_addr,
    accept_internal_r,
    \maint_controller.maint_wip_r_lcl_reg ,
    demanded_prior_r_reg_0,
    demand_priority_r_2,
    demanded_prior_r_3,
    demand_priority_r_4,
    demand_priority_r_5,
    \req_bank_r_lcl_reg[1] ,
    idle_r_lcl_reg_0,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6] ,
    rstdiv0_sync_r1_reg_rep__10,
    idle_r_lcl_reg_1,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_3 ,
    idle_r_lcl_reg_2,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_4 ,
    \app_addr_r1_reg[22] ,
    rstdiv0_sync_r1_reg_rep__10_0,
    ofs_rdy_r_reg,
    rstdiv0_sync_r1_reg_rep__10_1,
    \ras_timer_r_reg[0]_1 ,
    \ras_timer_r_reg[2]_0 ,
    \ras_timer_r_reg[0]_2 ,
    \ras_timer_r_reg[0]_3 ,
    \ras_timer_r_reg[0]_4 ,
    rd_wr_r_lcl_reg_1,
    \ras_timer_r_reg[2]_1 ,
    \ras_timer_r_reg[0]_5 ,
    \ras_timer_r_reg[0]_6 ,
    \maint_controller.maint_wip_r_lcl_reg_0 ,
    maint_req_r,
    rstdiv0_sync_r1_reg_rep__12_0,
    init_calib_complete_reg_rep,
    periodic_rd_ack_r_lcl_reg_0,
    rb_hit_busy_r_reg,
    rb_hit_busy_r_reg_0,
    idle_r_lcl_reg_3,
    \maint_controller.maint_hit_busies_r_reg[2]_0 ,
    periodic_rd_ack_r_lcl_reg_1,
    \app_cmd_r2_reg[1] ,
    \app_cmd_r1_reg[0] ,
    periodic_rd_cntr_r,
    periodic_rd_r,
    pre_bm_end_r_reg_0,
    p_13_out,
    p_91_out,
    \grant_r_reg[2]_2 ,
    rstdiv0_sync_r1_reg_rep__11_0,
    pre_passing_open_bank_r_reg,
    pre_passing_open_bank_r_reg_0,
    pre_passing_open_bank_r_reg_1,
    \grant_r_reg[3]_0 ,
    \grant_r_reg[0] ,
    \grant_r_reg[1]_0 ,
    rstdiv0_sync_r1_reg_rep__11_1,
    app_hi_pri_r2,
    was_wr,
    auto_pre_r_lcl_reg,
    auto_pre_r_lcl_reg_0,
    insert_maint_r,
    act_wait_r_lcl_reg,
    \grant_r_reg[2]_3 ,
    \app_addr_r1_reg[22]_0 ,
    demanded_prior_r_6,
    \grant_r_reg[0]_0 ,
    rnk_config_valid_r,
    granted_col_r_reg_0,
    rd_wr_r_lcl_reg_2,
    phy_mc_data_full,
    req_bank_rdy_r_reg_0,
    reset_reg,
    \app_addr_r1_reg[25] ,
    \app_addr_r1_reg[9] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ,
    idle_r_lcl_reg_4,
    idle_r_lcl_reg_5,
    idle_r_lcl_reg_6);
  output [0:0]idle_r;
  output [0:0]req_periodic_rd_r;
  output [0:0]rd_wr_r;
  output [0:0]q_has_priority_r_reg;
  output bm_end_r1_1;
  output [0:0]row_cmd_wr;
  output col_wait_r;
  output [0:0]act_this_rank_r;
  output req_bank_rdy_r;
  output p_17_in;
  output demand_priority_r;
  output demanded_prior_r;
  output override_demand_r;
  output ofs_rdy_r;
  output [0:0]wr_this_rank_r;
  output [0:0]rd_this_rank_r;
  output [0:0]head_r;
  output auto_pre_r;
  output \rb_hit_busies.rb_hit_busies_r_lcl_reg[2] ;
  output \grant_r_reg[1] ;
  output \grant_r_reg[2] ;
  output granted_col_r_reg;
  output \grant_r_reg[3] ;
  output demanded_prior_r_reg;
  output [0:0]D;
  output \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ;
  output [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_1 ;
  output [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_2 ;
  output \ras_timer_r_reg[0] ;
  output [2:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ;
  output \ras_timer_r_reg[1] ;
  output \ras_timer_r_reg[2] ;
  output maint_rdy;
  output [0:0]\maint_controller.maint_hit_busies_r_reg[2] ;
  output p_7_in;
  output \q_entry_r_reg[1] ;
  output \compute_tail.tail_r_lcl_reg ;
  output \order_q_r_reg[0] ;
  output req_bank_rdy_r_reg;
  output \order_q_r_reg[1] ;
  output \grant_r_reg[2]_0 ;
  output \ras_timer_r_reg[0]_0 ;
  output granted_row_ns;
  output granted_row_r_reg;
  output [12:0]\cmd_pipe_plus.mc_address_reg[25] ;
  output \rnk_config_strobe_r_reg[0] ;
  output ofs_rdy_r0;
  output ofs_rdy_r0_0;
  output ofs_rdy_r0_1;
  output [3:0]\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ;
  output [2:0]req_bank_r;
  output [6:0]\cmd_pipe_plus.mc_address_reg[9] ;
  input CLK;
  input periodic_rd_insert;
  input hi_priority;
  input override_demand_ns;
  input [0:0]SS;
  input phy_mc_cmd_full;
  input phy_mc_ctl_full;
  input \grant_r_reg[2]_1 ;
  input rstdiv0_sync_r1_reg_rep__11;
  input [2:0]ordered_r_lcl_reg;
  input [2:0]Q;
  input rstdiv0_sync_r1_reg_rep__12;
  input accept_r_reg;
  input pre_bm_end_r_reg;
  input rd_wr_r_lcl_reg;
  input idle_r_lcl_reg;
  input rd_wr_r_lcl_reg_0;
  input periodic_rd_ack_r_lcl_reg;
  input use_addr;
  input accept_internal_r;
  input \maint_controller.maint_wip_r_lcl_reg ;
  input demanded_prior_r_reg_0;
  input demand_priority_r_2;
  input demanded_prior_r_3;
  input demand_priority_r_4;
  input demand_priority_r_5;
  input \req_bank_r_lcl_reg[1] ;
  input idle_r_lcl_reg_0;
  input [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[6] ;
  input rstdiv0_sync_r1_reg_rep__10;
  input idle_r_lcl_reg_1;
  input [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_3 ;
  input idle_r_lcl_reg_2;
  input [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_4 ;
  input [0:0]\app_addr_r1_reg[22] ;
  input rstdiv0_sync_r1_reg_rep__10_0;
  input ofs_rdy_r_reg;
  input rstdiv0_sync_r1_reg_rep__10_1;
  input \ras_timer_r_reg[0]_1 ;
  input \ras_timer_r_reg[2]_0 ;
  input \ras_timer_r_reg[0]_2 ;
  input \ras_timer_r_reg[0]_3 ;
  input \ras_timer_r_reg[0]_4 ;
  input rd_wr_r_lcl_reg_1;
  input \ras_timer_r_reg[2]_1 ;
  input \ras_timer_r_reg[0]_5 ;
  input \ras_timer_r_reg[0]_6 ;
  input \maint_controller.maint_wip_r_lcl_reg_0 ;
  input maint_req_r;
  input [2:0]rstdiv0_sync_r1_reg_rep__12_0;
  input init_calib_complete_reg_rep;
  input periodic_rd_ack_r_lcl_reg_0;
  input rb_hit_busy_r_reg;
  input rb_hit_busy_r_reg_0;
  input idle_r_lcl_reg_3;
  input [0:0]\maint_controller.maint_hit_busies_r_reg[2]_0 ;
  input periodic_rd_ack_r_lcl_reg_1;
  input [0:0]\app_cmd_r2_reg[1] ;
  input \app_cmd_r1_reg[0] ;
  input periodic_rd_cntr_r;
  input periodic_rd_r;
  input pre_bm_end_r_reg_0;
  input p_13_out;
  input p_91_out;
  input [0:0]\grant_r_reg[2]_2 ;
  input rstdiv0_sync_r1_reg_rep__11_0;
  input pre_passing_open_bank_r_reg;
  input pre_passing_open_bank_r_reg_0;
  input pre_passing_open_bank_r_reg_1;
  input \grant_r_reg[3]_0 ;
  input \grant_r_reg[0] ;
  input \grant_r_reg[1]_0 ;
  input rstdiv0_sync_r1_reg_rep__11_1;
  input app_hi_pri_r2;
  input was_wr;
  input auto_pre_r_lcl_reg;
  input auto_pre_r_lcl_reg_0;
  input insert_maint_r;
  input act_wait_r_lcl_reg;
  input \grant_r_reg[2]_3 ;
  input [12:0]\app_addr_r1_reg[22]_0 ;
  input demanded_prior_r_6;
  input \grant_r_reg[0]_0 ;
  input rnk_config_valid_r;
  input granted_col_r_reg_0;
  input [2:0]rd_wr_r_lcl_reg_2;
  input phy_mc_data_full;
  input req_bank_rdy_r_reg_0;
  input [3:0]reset_reg;
  input [2:0]\app_addr_r1_reg[25] ;
  input [6:0]\app_addr_r1_reg[9] ;
  input [2:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ;
  input idle_r_lcl_reg_4;
  input idle_r_lcl_reg_5;
  input idle_r_lcl_reg_6;

  wire CLK;
  wire [0:0]D;
  wire [2:0]Q;
  wire [0:0]SS;
  wire accept_internal_r;
  wire accept_r_reg;
  wire [0:0]act_this_rank_r;
  wire act_wait_ns;
  wire act_wait_r_lcl_reg;
  wire [0:0]\app_addr_r1_reg[22] ;
  wire [12:0]\app_addr_r1_reg[22]_0 ;
  wire [2:0]\app_addr_r1_reg[25] ;
  wire [6:0]\app_addr_r1_reg[9] ;
  wire \app_cmd_r1_reg[0] ;
  wire [0:0]\app_cmd_r2_reg[1] ;
  wire app_hi_pri_r2;
  wire auto_pre_r;
  wire auto_pre_r_lcl_reg;
  wire auto_pre_r_lcl_reg_0;
  wire bank_compare0_n_9;
  wire bank_queue0_n_10;
  wire bank_queue0_n_21;
  wire bank_queue0_n_3;
  wire bank_queue0_n_33;
  wire bank_state0_n_19;
  wire bank_state0_n_23;
  wire bm_end_r1_1;
  wire [12:0]\cmd_pipe_plus.mc_address_reg[25] ;
  wire [6:0]\cmd_pipe_plus.mc_address_reg[9] ;
  wire col_wait_r;
  wire \compute_tail.tail_r_lcl_reg ;
  wire [3:0]\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ;
  wire demand_priority_r;
  wire demand_priority_r_2;
  wire demand_priority_r_4;
  wire demand_priority_r_5;
  wire demanded_prior_r;
  wire demanded_prior_r_3;
  wire demanded_prior_r_6;
  wire demanded_prior_r_reg;
  wire demanded_prior_r_reg_0;
  wire \grant_r_reg[0] ;
  wire \grant_r_reg[0]_0 ;
  wire \grant_r_reg[1] ;
  wire \grant_r_reg[1]_0 ;
  wire \grant_r_reg[2] ;
  wire \grant_r_reg[2]_0 ;
  wire \grant_r_reg[2]_1 ;
  wire [0:0]\grant_r_reg[2]_2 ;
  wire \grant_r_reg[2]_3 ;
  wire \grant_r_reg[3] ;
  wire \grant_r_reg[3]_0 ;
  wire granted_col_r_reg;
  wire granted_col_r_reg_0;
  wire granted_row_ns;
  wire granted_row_r_reg;
  wire [0:0]head_r;
  wire hi_priority;
  wire [2:2]idle_ns;
  wire [0:0]idle_r;
  wire idle_r_lcl_reg;
  wire idle_r_lcl_reg_0;
  wire idle_r_lcl_reg_1;
  wire idle_r_lcl_reg_2;
  wire idle_r_lcl_reg_3;
  wire idle_r_lcl_reg_4;
  wire idle_r_lcl_reg_5;
  wire idle_r_lcl_reg_6;
  wire init_calib_complete_reg_rep;
  wire insert_maint_r;
  wire [0:0]\maint_controller.maint_hit_busies_r_reg[2] ;
  wire [0:0]\maint_controller.maint_hit_busies_r_reg[2]_0 ;
  wire \maint_controller.maint_wip_r_lcl_reg ;
  wire \maint_controller.maint_wip_r_lcl_reg_0 ;
  wire maint_rdy;
  wire maint_req_r;
  wire ofs_rdy_r;
  wire ofs_rdy_r0;
  wire ofs_rdy_r0_0;
  wire ofs_rdy_r0_1;
  wire ofs_rdy_r_reg;
  wire \order_q_r_reg[0] ;
  wire \order_q_r_reg[1] ;
  wire [2:2]ordered_r;
  wire [2:0]ordered_r_lcl_reg;
  wire override_demand_ns;
  wire override_demand_r;
  wire p_13_out;
  wire p_17_in;
  wire p_52_out;
  wire p_67_out;
  wire p_7_in;
  wire p_91_out;
  wire pass_open_bank_r;
  wire periodic_rd_ack_r_lcl_reg;
  wire periodic_rd_ack_r_lcl_reg_0;
  wire periodic_rd_ack_r_lcl_reg_1;
  wire periodic_rd_cntr_r;
  wire periodic_rd_insert;
  wire periodic_rd_r;
  wire phy_mc_cmd_full;
  wire phy_mc_ctl_full;
  wire phy_mc_data_full;
  wire pre_bm_end_ns;
  wire pre_bm_end_r_reg;
  wire pre_bm_end_r_reg_0;
  wire pre_passing_open_bank_ns;
  wire pre_passing_open_bank_r_reg;
  wire pre_passing_open_bank_r_reg_0;
  wire pre_passing_open_bank_r_reg_1;
  wire pre_wait_r;
  wire \q_entry_r_reg[1] ;
  wire [0:0]q_has_priority_r_reg;
  wire q_has_rd;
  wire [2:0]ras_timer_passed_ns;
  wire \ras_timer_r_reg[0] ;
  wire \ras_timer_r_reg[0]_0 ;
  wire \ras_timer_r_reg[0]_1 ;
  wire \ras_timer_r_reg[0]_2 ;
  wire \ras_timer_r_reg[0]_3 ;
  wire \ras_timer_r_reg[0]_4 ;
  wire \ras_timer_r_reg[0]_5 ;
  wire \ras_timer_r_reg[0]_6 ;
  wire \ras_timer_r_reg[1] ;
  wire \ras_timer_r_reg[2] ;
  wire \ras_timer_r_reg[2]_0 ;
  wire \ras_timer_r_reg[2]_1 ;
  wire ras_timer_zero_r;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[2] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ;
  wire [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_1 ;
  wire [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_2 ;
  wire [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_3 ;
  wire [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_4 ;
  wire [2:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ;
  wire [2:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ;
  wire [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[6] ;
  wire rb_hit_busy_r_reg;
  wire rb_hit_busy_r_reg_0;
  wire [0:0]rd_this_rank_r;
  wire [0:0]rd_wr_r;
  wire rd_wr_r_lcl_reg;
  wire rd_wr_r_lcl_reg_0;
  wire rd_wr_r_lcl_reg_1;
  wire [2:0]rd_wr_r_lcl_reg_2;
  wire [2:0]req_bank_r;
  wire \req_bank_r_lcl_reg[1] ;
  wire req_bank_rdy_r;
  wire req_bank_rdy_r_reg;
  wire req_bank_rdy_r_reg_0;
  wire [0:0]req_periodic_rd_r;
  wire req_priority_r;
  wire [2:2]req_wr_r;
  wire [3:0]reset_reg;
  wire \rnk_config_strobe_r_reg[0] ;
  wire rnk_config_valid_r;
  wire [0:0]row_cmd_wr;
  wire row_hit_r;
  wire rstdiv0_sync_r1_reg_rep__10;
  wire rstdiv0_sync_r1_reg_rep__10_0;
  wire rstdiv0_sync_r1_reg_rep__10_1;
  wire rstdiv0_sync_r1_reg_rep__11;
  wire rstdiv0_sync_r1_reg_rep__11_0;
  wire rstdiv0_sync_r1_reg_rep__11_1;
  wire rstdiv0_sync_r1_reg_rep__12;
  wire [2:0]rstdiv0_sync_r1_reg_rep__12_0;
  wire rtp_timer_ns0;
  wire start_wtp_timer0;
  wire tail_r;
  wire use_addr;
  wire wait_for_maint_r;
  wire was_wr;
  wire [0:0]wr_this_rank_r;

  ddr_axi_mig_7series_v2_4_bank_compare_65 bank_compare0
       (.CLK(CLK),
        .E(idle_ns),
        .Q(Q[2]),
        .\app_addr_r1_reg[22] (\app_addr_r1_reg[22] ),
        .\app_addr_r1_reg[22]_0 (\app_addr_r1_reg[22]_0 ),
        .\app_addr_r1_reg[25] (\app_addr_r1_reg[25] ),
        .\app_addr_r1_reg[9] (\app_addr_r1_reg[9] ),
        .\app_cmd_r1_reg[0] (\app_cmd_r1_reg[0] ),
        .\app_cmd_r2_reg[1] (\app_cmd_r2_reg[1] ),
        .\cmd_pipe_plus.mc_address_reg[25] (\cmd_pipe_plus.mc_address_reg[25] ),
        .\cmd_pipe_plus.mc_address_reg[9] (\cmd_pipe_plus.mc_address_reg[9] ),
        .\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] (\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ),
        .\grant_r_reg[0] (\grant_r_reg[0] ),
        .\grant_r_reg[1] (\grant_r_reg[1]_0 ),
        .\grant_r_reg[2] (\grant_r_reg[2]_0 ),
        .\grant_r_reg[3] (\grant_r_reg[3]_0 ),
        .hi_priority(hi_priority),
        .idle_r_lcl_reg(\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ),
        .idle_r_lcl_reg_0(idle_r),
        .\maint_controller.maint_wip_r_lcl_reg (\maint_controller.maint_wip_r_lcl_reg_0 ),
        .maint_req_r(maint_req_r),
        .\order_q_r_reg[1] (\order_q_r_reg[1] ),
        .ordered_r(ordered_r),
        .ordered_r_lcl_reg(ordered_r_lcl_reg),
        .p_67_out(p_67_out),
        .pass_open_bank_r_lcl_reg(bank_compare0_n_9),
        .periodic_rd_ack_r_lcl_reg(periodic_rd_ack_r_lcl_reg_1),
        .periodic_rd_ack_r_lcl_reg_0(periodic_rd_ack_r_lcl_reg),
        .periodic_rd_cntr_r(periodic_rd_cntr_r),
        .periodic_rd_insert(periodic_rd_insert),
        .periodic_rd_r(periodic_rd_r),
        .q_has_priority_r_reg(q_has_priority_r_reg),
        .\rd_this_rank_r_reg[0] (rd_wr_r),
        .req_bank_r(req_bank_r),
        .req_bank_rdy_r_reg(req_bank_rdy_r_reg),
        .req_periodic_rd_r(req_periodic_rd_r),
        .req_priority_r(req_priority_r),
        .req_wr_r(req_wr_r),
        .reset_reg(reset_reg),
        .row_hit_r(row_hit_r),
        .start_wtp_timer0(start_wtp_timer0),
        .wait_for_maint_r(wait_for_maint_r));
  ddr_axi_mig_7series_v2_4_bank_queue__parameterized1 bank_queue0
       (.CLK(CLK),
        .D(D),
        .E(idle_ns),
        .Q(Q[2]),
        .SS(SS),
        .accept_internal_r(accept_internal_r),
        .accept_r_reg(accept_r_reg),
        .act_wait_ns(act_wait_ns),
        .act_wait_r_lcl_reg(row_cmd_wr),
        .act_wait_r_lcl_reg_0(act_wait_r_lcl_reg),
        .app_hi_pri_r2(app_hi_pri_r2),
        .auto_pre_r_lcl_reg_0(auto_pre_r),
        .auto_pre_r_lcl_reg_1(auto_pre_r_lcl_reg),
        .auto_pre_r_lcl_reg_2(auto_pre_r_lcl_reg_0),
        .col_wait_r_reg(col_wait_r),
        .\compute_tail.tail_r_lcl_reg_0 (\compute_tail.tail_r_lcl_reg ),
        .\compute_tail.tail_r_lcl_reg_1 (bank_state0_n_19),
        .demand_priority_r_reg(bank_queue0_n_33),
        .demand_priority_r_reg_0(bank_state0_n_23),
        .\grant_r_reg[0] (\grant_r_reg[0] ),
        .\grant_r_reg[1] (\grant_r_reg[1] ),
        .\grant_r_reg[1]_0 (\grant_r_reg[1]_0 ),
        .\grant_r_reg[2] (\grant_r_reg[2] ),
        .\grant_r_reg[2]_0 (\grant_r_reg[2]_2 ),
        .\grant_r_reg[2]_1 (req_bank_rdy_r_reg),
        .\grant_r_reg[2]_2 (\grant_r_reg[2]_0 ),
        .\grant_r_reg[3] (\grant_r_reg[3]_0 ),
        .granted_row_ns(granted_row_ns),
        .granted_row_r_reg(granted_row_r_reg),
        .idle_r_lcl_reg_0(idle_r_lcl_reg),
        .idle_r_lcl_reg_1(idle_r_lcl_reg_0),
        .idle_r_lcl_reg_2(idle_r_lcl_reg_1),
        .idle_r_lcl_reg_3(idle_r_lcl_reg_2),
        .idle_r_lcl_reg_4(idle_r_lcl_reg_3),
        .idle_r_lcl_reg_5(idle_r_lcl_reg_4),
        .idle_r_lcl_reg_6(idle_r_lcl_reg_5),
        .idle_r_lcl_reg_7(idle_r_lcl_reg_6),
        .init_calib_complete_reg_rep(init_calib_complete_reg_rep),
        .insert_maint_r(insert_maint_r),
        .\maint_controller.maint_hit_busies_r_reg[2] (\maint_controller.maint_hit_busies_r_reg[2] ),
        .\maint_controller.maint_hit_busies_r_reg[2]_0 (\maint_controller.maint_hit_busies_r_reg[2]_0 ),
        .\maint_controller.maint_wip_r_lcl_reg (\maint_controller.maint_wip_r_lcl_reg ),
        .\maint_controller.maint_wip_r_lcl_reg_0 (\maint_controller.maint_wip_r_lcl_reg_0 ),
        .maint_rdy(maint_rdy),
        .maint_req_r(maint_req_r),
        .ofs_rdy_r_reg(ofs_rdy_r_reg),
        .\order_q_r_reg[0]_0 (\order_q_r_reg[0] ),
        .ordered_r(ordered_r),
        .ordered_r_lcl_reg_0(ordered_r_lcl_reg),
        .ordered_r_lcl_reg_1(\order_q_r_reg[1] ),
        .p_13_out(p_13_out),
        .p_17_in(p_17_in),
        .p_52_out(p_52_out),
        .p_67_out(p_67_out),
        .p_7_in(p_7_in),
        .p_91_out(p_91_out),
        .pass_open_bank_r(pass_open_bank_r),
        .pass_open_bank_r_lcl_reg_0(bank_queue0_n_3),
        .periodic_rd_ack_r_lcl_reg(periodic_rd_ack_r_lcl_reg),
        .periodic_rd_ack_r_lcl_reg_0(periodic_rd_ack_r_lcl_reg_0),
        .pre_bm_end_ns(pre_bm_end_ns),
        .pre_bm_end_r_reg_0(pre_bm_end_r_reg),
        .pre_bm_end_r_reg_1(pre_bm_end_r_reg_0),
        .pre_passing_open_bank_ns(pre_passing_open_bank_ns),
        .pre_passing_open_bank_r_reg_0(pre_passing_open_bank_r_reg),
        .pre_passing_open_bank_r_reg_1(pre_passing_open_bank_r_reg_0),
        .pre_passing_open_bank_r_reg_2(pre_passing_open_bank_r_reg_1),
        .pre_wait_r(pre_wait_r),
        .\q_entry_r_reg[1]_0 (\q_entry_r_reg[1] ),
        .q_has_rd(q_has_rd),
        .\ras_timer_r_reg[0] (bank_queue0_n_21),
        .\ras_timer_r_reg[0]_0 (\ras_timer_r_reg[0]_0 ),
        .\ras_timer_r_reg[0]_1 (\ras_timer_r_reg[0]_1 ),
        .\ras_timer_r_reg[0]_2 (\ras_timer_r_reg[0]_2 ),
        .\ras_timer_r_reg[0]_3 (\ras_timer_r_reg[0]_3 ),
        .\ras_timer_r_reg[0]_4 (\ras_timer_r_reg[0]_4 ),
        .\ras_timer_r_reg[0]_5 (\ras_timer_r_reg[2] ),
        .\ras_timer_r_reg[0]_6 (\ras_timer_r_reg[0]_5 ),
        .\ras_timer_r_reg[0]_7 (\ras_timer_r_reg[0]_6 ),
        .\ras_timer_r_reg[2] (ras_timer_passed_ns),
        .\ras_timer_r_reg[2]_0 (\ras_timer_r_reg[0] ),
        .\ras_timer_r_reg[2]_1 (\ras_timer_r_reg[2]_0 ),
        .\ras_timer_r_reg[2]_2 (\ras_timer_r_reg[2]_1 ),
        .ras_timer_zero_r(ras_timer_zero_r),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[2] (\rb_hit_busies.rb_hit_busies_r_lcl_reg[2] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_1 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_2 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_2 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_3 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_3 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_4 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_4 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[6] (\rb_hit_busies.rb_hit_busies_r_lcl_reg[6] ),
        .rb_hit_busy_r_reg(rb_hit_busy_r_reg),
        .rb_hit_busy_r_reg_0(rb_hit_busy_r_reg_0),
        .rb_hit_busy_r_reg_1(q_has_priority_r_reg),
        .rd_wr_r_lcl_reg(rd_wr_r_lcl_reg),
        .rd_wr_r_lcl_reg_0(rd_wr_r),
        .rd_wr_r_lcl_reg_1(rd_wr_r_lcl_reg_0),
        .rd_wr_r_lcl_reg_2(\ras_timer_r_reg[1] ),
        .rd_wr_r_lcl_reg_3(rd_wr_r_lcl_reg_1),
        .\req_bank_r_lcl_reg[1] (\req_bank_r_lcl_reg[1] ),
        .\req_data_buf_addr_r_reg[0] (idle_r),
        .req_priority_r(req_priority_r),
        .req_wr_r(req_wr_r),
        .row_hit_r(row_hit_r),
        .row_hit_r_reg(bank_compare0_n_9),
        .rstdiv0_sync_r1_reg_rep__10(rstdiv0_sync_r1_reg_rep__10),
        .rstdiv0_sync_r1_reg_rep__10_0(rstdiv0_sync_r1_reg_rep__10_0),
        .rstdiv0_sync_r1_reg_rep__10_1(rstdiv0_sync_r1_reg_rep__10_1),
        .rstdiv0_sync_r1_reg_rep__11(rstdiv0_sync_r1_reg_rep__11),
        .rstdiv0_sync_r1_reg_rep__11_0(rstdiv0_sync_r1_reg_rep__11_0),
        .rstdiv0_sync_r1_reg_rep__11_1(rstdiv0_sync_r1_reg_rep__11_1),
        .rstdiv0_sync_r1_reg_rep__12(rstdiv0_sync_r1_reg_rep__12),
        .rstdiv0_sync_r1_reg_rep__12_0(rstdiv0_sync_r1_reg_rep__12_0),
        .rtp_timer_ns0(rtp_timer_ns0),
        .\rtp_timer_r_reg[0] (bank_queue0_n_10),
        .tail_r(tail_r),
        .use_addr(use_addr),
        .wait_for_maint_r(wait_for_maint_r),
        .wait_for_maint_r_lcl_reg_0(head_r),
        .was_wr(was_wr));
  ddr_axi_mig_7series_v2_4_bank_state__parameterized1 bank_state0
       (.CLK(CLK),
        .D(ras_timer_passed_ns),
        .Q(Q),
        .SS(SS),
        .accept_r_reg(accept_r_reg),
        .act_this_rank_r(act_this_rank_r),
        .\act_this_rank_r_reg[0]_0 (row_cmd_wr),
        .act_wait_ns(act_wait_ns),
        .auto_pre_r(auto_pre_r),
        .auto_pre_r_lcl_reg(bank_state0_n_19),
        .bm_end_r1_1(bm_end_r1_1),
        .col_wait_r_reg_0(col_wait_r),
        .demand_priority_r_2(demand_priority_r_2),
        .demand_priority_r_4(demand_priority_r_4),
        .demand_priority_r_5(demand_priority_r_5),
        .demanded_prior_r_3(demanded_prior_r_3),
        .demanded_prior_r_6(demanded_prior_r_6),
        .demanded_prior_r_reg_0(demand_priority_r),
        .demanded_prior_r_reg_1(demanded_prior_r),
        .demanded_prior_r_reg_2(demanded_prior_r_reg),
        .demanded_prior_r_reg_3(demanded_prior_r_reg_0),
        .\grant_r_reg[0] (\grant_r_reg[0]_0 ),
        .\grant_r_reg[2] (bank_state0_n_23),
        .\grant_r_reg[2]_0 (\grant_r_reg[2]_1 ),
        .\grant_r_reg[2]_1 (bank_queue0_n_10),
        .\grant_r_reg[2]_2 (\grant_r_reg[2]_2 ),
        .\grant_r_reg[2]_3 (\grant_r_reg[2]_3 ),
        .\grant_r_reg[3] (override_demand_r),
        .\grant_r_reg[3]_0 (\grant_r_reg[3] ),
        .granted_col_r_reg(granted_col_r_reg),
        .granted_col_r_reg_0(granted_col_r_reg_0),
        .idle_r_lcl_reg(\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ),
        .ofs_rdy_r(ofs_rdy_r),
        .ofs_rdy_r0(ofs_rdy_r0),
        .ofs_rdy_r0_0(ofs_rdy_r0_0),
        .ofs_rdy_r0_1(ofs_rdy_r0_1),
        .\order_q_r_reg[0] (bank_queue0_n_33),
        .override_demand_ns(override_demand_ns),
        .p_17_in(p_17_in),
        .p_52_out(p_52_out),
        .pass_open_bank_r(pass_open_bank_r),
        .pass_open_bank_r_lcl_reg(bank_queue0_n_3),
        .phy_mc_cmd_full(phy_mc_cmd_full),
        .phy_mc_ctl_full(phy_mc_ctl_full),
        .phy_mc_data_full(phy_mc_data_full),
        .pre_bm_end_ns(pre_bm_end_ns),
        .pre_passing_open_bank_ns(pre_passing_open_bank_ns),
        .pre_wait_r(pre_wait_r),
        .\q_entry_r_reg[0] (bank_queue0_n_21),
        .q_has_rd(q_has_rd),
        .\ras_timer_r_reg[0]_0 (\ras_timer_r_reg[0] ),
        .\ras_timer_r_reg[1]_0 (\ras_timer_r_reg[1] ),
        .\ras_timer_r_reg[2]_0 (\ras_timer_r_reg[2] ),
        .ras_timer_zero_r(ras_timer_zero_r),
        .rd_this_rank_r(rd_this_rank_r),
        .rd_wr_r_lcl_reg(rd_wr_r),
        .rd_wr_r_lcl_reg_0(rd_wr_r_lcl_reg_2),
        .req_bank_rdy_r(req_bank_rdy_r),
        .req_bank_rdy_r_reg_0(req_bank_rdy_r_reg_0),
        .req_wr_r(req_wr_r),
        .\rnk_config_strobe_r_reg[0] (\rnk_config_strobe_r_reg[0] ),
        .rnk_config_valid_r(rnk_config_valid_r),
        .rstdiv0_sync_r1_reg_rep__11(rstdiv0_sync_r1_reg_rep__11_1),
        .rstdiv0_sync_r1_reg_rep__11_0(rstdiv0_sync_r1_reg_rep__11_0),
        .rstdiv0_sync_r1_reg_rep__12(rstdiv0_sync_r1_reg_rep__12),
        .rtp_timer_ns0(rtp_timer_ns0),
        .start_wtp_timer0(start_wtp_timer0),
        .tail_r(tail_r),
        .wr_this_rank_r(wr_this_rank_r));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_bank_cntrl" *) 
module ddr_axi_mig_7series_v2_4_bank_cntrl__parameterized2
   (idle_r,
    req_periodic_rd_r,
    \rd_this_rank_r_reg[0] ,
    q_has_priority_r_reg,
    bm_end_r1_2,
    p_13_out,
    row_cmd_wr,
    act_this_rank_r,
    req_bank_rdy_r,
    demand_priority_r,
    demanded_prior_r,
    ofs_rdy_r,
    wr_this_rank_r,
    rd_this_rank_r,
    head_r,
    auto_pre_r,
    ordered_r_lcl_reg,
    \grant_r_reg[3] ,
    req_bank_rdy_r_reg,
    \q_entry_r_reg[1] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_2 ,
    \ras_timer_r_reg[0] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6] ,
    \ras_timer_r_reg[1] ,
    \ras_timer_r_reg[2] ,
    head_r_lcl_reg,
    D,
    \ras_timer_r_reg[0]_0 ,
    rnk_config_valid_r_lcl_reg,
    granted_row_r_reg,
    \cmd_pipe_plus.mc_address_reg[23] ,
    \cmd_pipe_plus.mc_address_reg[25] ,
    demanded_prior_r_reg,
    \rnk_config_strobe_r_reg[0] ,
    granted_col_r_reg,
    \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ,
    req_bank_r,
    \cmd_pipe_plus.mc_address_reg[9] ,
    CLK,
    periodic_rd_insert,
    hi_priority,
    SS,
    ofs_rdy_r0,
    \grant_r_reg[3]_0 ,
    rstdiv0_sync_r1_reg_rep__11,
    Q,
    rstdiv0_sync_r1_reg_rep__12,
    pre_bm_end_r_reg,
    accept_r_reg,
    idle_r_lcl_reg,
    periodic_rd_ack_r_lcl_reg,
    use_addr,
    accept_internal_r,
    \maint_controller.maint_wip_r_lcl_reg ,
    rd_wr_r_lcl_reg,
    \grant_r_reg[2] ,
    rstdiv0_sync_r1_reg_rep__11_0,
    idle_r_lcl_reg_0,
    \req_bank_r_lcl_reg[1] ,
    idle_r_lcl_reg_1,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_3 ,
    rstdiv0_sync_r1_reg_rep__10,
    idle_r_lcl_reg_2,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_4 ,
    idle_r_lcl_reg_3,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_5 ,
    \app_addr_r1_reg[22] ,
    \ras_timer_r_reg[2]_0 ,
    \ras_timer_r_reg[0]_1 ,
    \ras_timer_r_reg[2]_1 ,
    rd_wr_r_lcl_reg_0,
    \ras_timer_r_reg[0]_2 ,
    rd_wr_r_lcl_reg_1,
    \ras_timer_r_reg[0]_3 ,
    \ras_timer_r_reg[0]_4 ,
    \ras_timer_r_reg[2]_2 ,
    idle_r_lcl_reg_4,
    rb_hit_busy_r_reg,
    periodic_rd_ack_r_lcl_reg_0,
    idle_r_lcl_reg_5,
    \maint_controller.maint_hit_busies_r_reg[3] ,
    \maint_controller.maint_wip_r_lcl_reg_0 ,
    maint_req_r,
    periodic_rd_ack_r_lcl_reg_1,
    \app_cmd_r2_reg[1] ,
    \app_cmd_r1_reg[0] ,
    periodic_rd_cntr_r,
    periodic_rd_r,
    \grant_r_reg[3]_1 ,
    rstdiv0_sync_r1_reg_rep__11_1,
    was_wr,
    app_hi_pri_r2,
    \grant_r_reg[2]_0 ,
    demand_priority_r_reg,
    rnk_config_valid_r_lcl_reg_0,
    pre_passing_open_bank_r_reg,
    pre_passing_open_bank_r_reg_0,
    pre_passing_open_bank_r_reg_1,
    rb_hit_busy_r,
    pre_bm_end_r_reg_0,
    p_91_out,
    pre_bm_end_r_reg_1,
    act_wait_r_lcl_reg,
    insert_maint_r,
    \grant_r_reg[2]_1 ,
    \grant_r_reg[3]_2 ,
    \req_row_r_lcl_reg[10] ,
    act_wait_r_lcl_reg_0,
    \app_addr_r1_reg[22]_0 ,
    demanded_prior_r_0,
    demand_priority_r_1,
    demanded_prior_r_reg_0,
    req_bank_rdy_r_reg_0,
    reset_reg,
    \app_addr_r1_reg[25] ,
    \app_addr_r1_reg[9] ,
    \grant_r_reg[3]_3 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ,
    idle_r_lcl_reg_6,
    pre_bm_end_r_reg_2,
    ordered_r_lcl_reg_0,
    ordered_r_lcl_reg_1);
  output [0:0]idle_r;
  output [0:0]req_periodic_rd_r;
  output [0:0]\rd_this_rank_r_reg[0] ;
  output [0:0]q_has_priority_r_reg;
  output bm_end_r1_2;
  output p_13_out;
  output [0:0]row_cmd_wr;
  output [0:0]act_this_rank_r;
  output req_bank_rdy_r;
  output demand_priority_r;
  output demanded_prior_r;
  output ofs_rdy_r;
  output [0:0]wr_this_rank_r;
  output [0:0]rd_this_rank_r;
  output [0:0]head_r;
  output auto_pre_r;
  output [0:0]ordered_r_lcl_reg;
  output \grant_r_reg[3] ;
  output req_bank_rdy_r_reg;
  output \q_entry_r_reg[1] ;
  output [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[3] ;
  output \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ;
  output [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 ;
  output [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_2 ;
  output \ras_timer_r_reg[0] ;
  output [2:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[6] ;
  output \ras_timer_r_reg[1] ;
  output \ras_timer_r_reg[2] ;
  output head_r_lcl_reg;
  output [0:0]D;
  output \ras_timer_r_reg[0]_0 ;
  output rnk_config_valid_r_lcl_reg;
  output granted_row_r_reg;
  output \cmd_pipe_plus.mc_address_reg[23] ;
  output [11:0]\cmd_pipe_plus.mc_address_reg[25] ;
  output demanded_prior_r_reg;
  output \rnk_config_strobe_r_reg[0] ;
  output granted_col_r_reg;
  output [3:0]\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ;
  output [2:0]req_bank_r;
  output [6:0]\cmd_pipe_plus.mc_address_reg[9] ;
  input CLK;
  input periodic_rd_insert;
  input hi_priority;
  input [0:0]SS;
  input ofs_rdy_r0;
  input \grant_r_reg[3]_0 ;
  input rstdiv0_sync_r1_reg_rep__11;
  input [1:0]Q;
  input rstdiv0_sync_r1_reg_rep__12;
  input pre_bm_end_r_reg;
  input accept_r_reg;
  input idle_r_lcl_reg;
  input periodic_rd_ack_r_lcl_reg;
  input use_addr;
  input accept_internal_r;
  input \maint_controller.maint_wip_r_lcl_reg ;
  input rd_wr_r_lcl_reg;
  input \grant_r_reg[2] ;
  input rstdiv0_sync_r1_reg_rep__11_0;
  input [2:0]idle_r_lcl_reg_0;
  input \req_bank_r_lcl_reg[1] ;
  input idle_r_lcl_reg_1;
  input [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_3 ;
  input rstdiv0_sync_r1_reg_rep__10;
  input idle_r_lcl_reg_2;
  input [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_4 ;
  input idle_r_lcl_reg_3;
  input [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_5 ;
  input [0:0]\app_addr_r1_reg[22] ;
  input \ras_timer_r_reg[2]_0 ;
  input \ras_timer_r_reg[0]_1 ;
  input \ras_timer_r_reg[2]_1 ;
  input rd_wr_r_lcl_reg_0;
  input \ras_timer_r_reg[0]_2 ;
  input rd_wr_r_lcl_reg_1;
  input \ras_timer_r_reg[0]_3 ;
  input \ras_timer_r_reg[0]_4 ;
  input \ras_timer_r_reg[2]_2 ;
  input idle_r_lcl_reg_4;
  input rb_hit_busy_r_reg;
  input periodic_rd_ack_r_lcl_reg_0;
  input idle_r_lcl_reg_5;
  input [0:0]\maint_controller.maint_hit_busies_r_reg[3] ;
  input \maint_controller.maint_wip_r_lcl_reg_0 ;
  input maint_req_r;
  input periodic_rd_ack_r_lcl_reg_1;
  input [0:0]\app_cmd_r2_reg[1] ;
  input \app_cmd_r1_reg[0] ;
  input periodic_rd_cntr_r;
  input periodic_rd_r;
  input [1:0]\grant_r_reg[3]_1 ;
  input rstdiv0_sync_r1_reg_rep__11_1;
  input was_wr;
  input app_hi_pri_r2;
  input \grant_r_reg[2]_0 ;
  input demand_priority_r_reg;
  input rnk_config_valid_r_lcl_reg_0;
  input pre_passing_open_bank_r_reg;
  input pre_passing_open_bank_r_reg_0;
  input pre_passing_open_bank_r_reg_1;
  input [2:0]rb_hit_busy_r;
  input pre_bm_end_r_reg_0;
  input p_91_out;
  input pre_bm_end_r_reg_1;
  input act_wait_r_lcl_reg;
  input insert_maint_r;
  input \grant_r_reg[2]_1 ;
  input \grant_r_reg[3]_2 ;
  input [0:0]\req_row_r_lcl_reg[10] ;
  input [0:0]act_wait_r_lcl_reg_0;
  input [12:0]\app_addr_r1_reg[22]_0 ;
  input demanded_prior_r_0;
  input demand_priority_r_1;
  input demanded_prior_r_reg_0;
  input req_bank_rdy_r_reg_0;
  input [3:0]reset_reg;
  input [2:0]\app_addr_r1_reg[25] ;
  input [6:0]\app_addr_r1_reg[9] ;
  input \grant_r_reg[3]_3 ;
  input [2:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ;
  input idle_r_lcl_reg_6;
  input pre_bm_end_r_reg_2;
  input ordered_r_lcl_reg_0;
  input ordered_r_lcl_reg_1;

  wire CLK;
  wire [0:0]D;
  wire [1:0]Q;
  wire [0:0]SS;
  wire accept_internal_r;
  wire accept_r_reg;
  wire [0:0]act_this_rank_r;
  wire act_wait_ns;
  wire act_wait_r_lcl_reg;
  wire [0:0]act_wait_r_lcl_reg_0;
  wire [0:0]\app_addr_r1_reg[22] ;
  wire [12:0]\app_addr_r1_reg[22]_0 ;
  wire [2:0]\app_addr_r1_reg[25] ;
  wire [6:0]\app_addr_r1_reg[9] ;
  wire \app_cmd_r1_reg[0] ;
  wire [0:0]\app_cmd_r2_reg[1] ;
  wire app_hi_pri_r2;
  wire auto_pre_r;
  wire bank_compare0_n_5;
  wire bank_compare0_n_6;
  wire bank_compare0_n_7;
  wire bank_queue0_n_10;
  wire bank_queue0_n_21;
  wire bank_queue0_n_31;
  wire bank_state0_n_15;
  wire bank_state0_n_19;
  wire bm_end_r1_2;
  wire \cmd_pipe_plus.mc_address_reg[23] ;
  wire [11:0]\cmd_pipe_plus.mc_address_reg[25] ;
  wire [6:0]\cmd_pipe_plus.mc_address_reg[9] ;
  wire col_wait_r;
  wire [3:0]\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ;
  wire demand_priority_r;
  wire demand_priority_r_1;
  wire demand_priority_r_reg;
  wire demanded_prior_r;
  wire demanded_prior_r_0;
  wire demanded_prior_r_reg;
  wire demanded_prior_r_reg_0;
  wire \grant_r_reg[2] ;
  wire \grant_r_reg[2]_0 ;
  wire \grant_r_reg[2]_1 ;
  wire \grant_r_reg[3] ;
  wire \grant_r_reg[3]_0 ;
  wire [1:0]\grant_r_reg[3]_1 ;
  wire \grant_r_reg[3]_2 ;
  wire \grant_r_reg[3]_3 ;
  wire granted_col_r_reg;
  wire granted_row_r_reg;
  wire [0:0]head_r;
  wire head_r_lcl_reg;
  wire hi_priority;
  wire [3:3]idle_ns;
  wire [0:0]idle_r;
  wire idle_r_lcl_reg;
  wire [2:0]idle_r_lcl_reg_0;
  wire idle_r_lcl_reg_1;
  wire idle_r_lcl_reg_2;
  wire idle_r_lcl_reg_3;
  wire idle_r_lcl_reg_4;
  wire idle_r_lcl_reg_5;
  wire idle_r_lcl_reg_6;
  wire insert_maint_r;
  wire [0:0]\maint_controller.maint_hit_busies_r_reg[3] ;
  wire \maint_controller.maint_wip_r_lcl_reg ;
  wire \maint_controller.maint_wip_r_lcl_reg_0 ;
  wire maint_req_r;
  wire ofs_rdy_r;
  wire ofs_rdy_r0;
  wire [0:0]ordered_r_lcl_reg;
  wire ordered_r_lcl_reg_0;
  wire ordered_r_lcl_reg_1;
  wire p_13_out;
  wire p_17_in;
  wire p_28_out;
  wire p_91_out;
  wire pass_open_bank_r;
  wire periodic_rd_ack_r_lcl_reg;
  wire periodic_rd_ack_r_lcl_reg_0;
  wire periodic_rd_ack_r_lcl_reg_1;
  wire periodic_rd_cntr_r;
  wire periodic_rd_insert;
  wire periodic_rd_r;
  wire pre_bm_end_ns;
  wire pre_bm_end_r;
  wire pre_bm_end_r_reg;
  wire pre_bm_end_r_reg_0;
  wire pre_bm_end_r_reg_1;
  wire pre_bm_end_r_reg_2;
  wire pre_passing_open_bank_ns;
  wire pre_passing_open_bank_r_reg;
  wire pre_passing_open_bank_r_reg_0;
  wire pre_passing_open_bank_r_reg_1;
  wire pre_wait_r;
  wire \q_entry_r_reg[1] ;
  wire [0:0]q_has_priority_r_reg;
  wire q_has_rd;
  wire [2:0]ras_timer_passed_ns;
  wire \ras_timer_r_reg[0] ;
  wire \ras_timer_r_reg[0]_0 ;
  wire \ras_timer_r_reg[0]_1 ;
  wire \ras_timer_r_reg[0]_2 ;
  wire \ras_timer_r_reg[0]_3 ;
  wire \ras_timer_r_reg[0]_4 ;
  wire \ras_timer_r_reg[1] ;
  wire \ras_timer_r_reg[2] ;
  wire \ras_timer_r_reg[2]_0 ;
  wire \ras_timer_r_reg[2]_1 ;
  wire \ras_timer_r_reg[2]_2 ;
  wire ras_timer_zero_r;
  wire [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[3] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ;
  wire [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 ;
  wire [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_2 ;
  wire [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_3 ;
  wire [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_4 ;
  wire [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_5 ;
  wire [2:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[6] ;
  wire [2:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ;
  wire [2:0]rb_hit_busy_r;
  wire rb_hit_busy_r_reg;
  wire [0:0]rd_this_rank_r;
  wire [0:0]\rd_this_rank_r_reg[0] ;
  wire rd_wr_r_lcl_reg;
  wire rd_wr_r_lcl_reg_0;
  wire rd_wr_r_lcl_reg_1;
  wire [2:0]req_bank_r;
  wire \req_bank_r_lcl_reg[1] ;
  wire req_bank_rdy_r;
  wire req_bank_rdy_r_reg;
  wire req_bank_rdy_r_reg_0;
  wire [0:0]req_periodic_rd_r;
  wire req_priority_r;
  wire [49:49]req_row_r;
  wire [0:0]\req_row_r_lcl_reg[10] ;
  wire [3:3]req_wr_r;
  wire [3:0]reset_reg;
  wire \rnk_config_strobe_r_reg[0] ;
  wire rnk_config_valid_r_lcl_reg;
  wire rnk_config_valid_r_lcl_reg_0;
  wire [0:0]row_cmd_wr;
  wire rstdiv0_sync_r1_reg_rep__10;
  wire rstdiv0_sync_r1_reg_rep__11;
  wire rstdiv0_sync_r1_reg_rep__11_0;
  wire rstdiv0_sync_r1_reg_rep__11_1;
  wire rstdiv0_sync_r1_reg_rep__12;
  wire rtp_timer_ns0;
  wire start_wtp_timer0;
  wire tail_r;
  wire use_addr;
  wire wait_for_maint_r;
  wire was_wr;
  wire [0:0]wr_this_rank_r;

  ddr_axi_mig_7series_v2_4_bank_compare bank_compare0
       (.CLK(CLK),
        .E(idle_ns),
        .Q(Q[1]),
        .accept_r_reg(accept_r_reg),
        .\app_addr_r1_reg[22] (\app_addr_r1_reg[22] ),
        .\app_addr_r1_reg[22]_0 (\app_addr_r1_reg[22]_0 ),
        .\app_addr_r1_reg[25] (\app_addr_r1_reg[25] ),
        .\app_addr_r1_reg[9] (\app_addr_r1_reg[9] ),
        .\app_cmd_r1_reg[0] (\app_cmd_r1_reg[0] ),
        .\app_cmd_r2_reg[1] (\app_cmd_r2_reg[1] ),
        .auto_pre_r_lcl_reg(bank_compare0_n_5),
        .auto_pre_r_lcl_reg_0(bank_compare0_n_6),
        .auto_pre_r_lcl_reg_1(auto_pre_r),
        .\cmd_pipe_plus.mc_address_reg[25] ({\cmd_pipe_plus.mc_address_reg[25] [11:10],req_row_r,\cmd_pipe_plus.mc_address_reg[25] [9:0]}),
        .\cmd_pipe_plus.mc_address_reg[9] (\cmd_pipe_plus.mc_address_reg[9] ),
        .\compute_tail.tail_r_lcl_reg (bank_state0_n_15),
        .\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] (\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ),
        .head_r_lcl_reg(head_r_lcl_reg),
        .hi_priority(hi_priority),
        .idle_r_lcl_reg(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ),
        .idle_r_lcl_reg_0(idle_r),
        .\maint_controller.maint_wip_r_lcl_reg (\maint_controller.maint_wip_r_lcl_reg ),
        .\maint_controller.maint_wip_r_lcl_reg_0 (\maint_controller.maint_wip_r_lcl_reg_0 ),
        .maint_req_r(maint_req_r),
        .p_28_out(p_28_out),
        .pass_open_bank_r(pass_open_bank_r),
        .pass_open_bank_r_lcl_reg(bank_compare0_n_7),
        .periodic_rd_ack_r_lcl_reg(periodic_rd_ack_r_lcl_reg_1),
        .periodic_rd_ack_r_lcl_reg_0(periodic_rd_ack_r_lcl_reg),
        .periodic_rd_cntr_r(periodic_rd_cntr_r),
        .periodic_rd_insert(periodic_rd_insert),
        .periodic_rd_r(periodic_rd_r),
        .pre_bm_end_r(pre_bm_end_r),
        .pre_wait_r(pre_wait_r),
        .q_has_priority_r_reg(q_has_priority_r_reg),
        .rb_hit_busy_r(rb_hit_busy_r),
        .\rd_this_rank_r_reg[0] (\rd_this_rank_r_reg[0] ),
        .req_bank_r(req_bank_r),
        .req_bank_rdy_r_reg(req_bank_rdy_r_reg),
        .req_periodic_rd_r(req_periodic_rd_r),
        .req_priority_r(req_priority_r),
        .req_wr_r(req_wr_r),
        .reset_reg(reset_reg),
        .rstdiv0_sync_r1_reg_rep__12(rstdiv0_sync_r1_reg_rep__12),
        .start_wtp_timer0(start_wtp_timer0),
        .tail_r(tail_r),
        .wait_for_maint_r(wait_for_maint_r));
  ddr_axi_mig_7series_v2_4_bank_queue__parameterized2 bank_queue0
       (.CLK(CLK),
        .D(ras_timer_passed_ns),
        .E(idle_ns),
        .Q(Q[1]),
        .SS(SS),
        .accept_internal_r(accept_internal_r),
        .accept_r_reg(accept_r_reg),
        .act_wait_ns(act_wait_ns),
        .act_wait_r_lcl_reg(row_cmd_wr),
        .act_wait_r_lcl_reg_0(act_wait_r_lcl_reg),
        .app_hi_pri_r2(app_hi_pri_r2),
        .auto_pre_r_lcl_reg_0(bank_compare0_n_5),
        .bm_end_r1_reg(p_13_out),
        .col_wait_r(col_wait_r),
        .\compute_tail.tail_r_lcl_reg_0 (bank_compare0_n_7),
        .demand_priority_r_reg(bank_queue0_n_31),
        .demand_priority_r_reg_0(demand_priority_r_reg),
        .\grant_r_reg[2] (\grant_r_reg[2] ),
        .\grant_r_reg[2]_0 (\grant_r_reg[2]_0 ),
        .\grant_r_reg[2]_1 (\grant_r_reg[2]_1 ),
        .\grant_r_reg[3] (\grant_r_reg[3] ),
        .\grant_r_reg[3]_0 (req_bank_rdy_r_reg),
        .\grant_r_reg[3]_1 (\grant_r_reg[3]_1 [1]),
        .granted_row_r_reg(granted_row_r_reg),
        .idle_r_lcl_reg_0(idle_r_lcl_reg),
        .idle_r_lcl_reg_1(idle_r_lcl_reg_0),
        .idle_r_lcl_reg_2(idle_r_lcl_reg_1),
        .idle_r_lcl_reg_3(idle_r_lcl_reg_2),
        .idle_r_lcl_reg_4(idle_r_lcl_reg_3),
        .idle_r_lcl_reg_5(idle_r_lcl_reg_4),
        .idle_r_lcl_reg_6(idle_r_lcl_reg_5),
        .idle_r_lcl_reg_7(idle_r_lcl_reg_6),
        .insert_maint_r(insert_maint_r),
        .\maint_controller.maint_hit_busies_r_reg[3] (D),
        .\maint_controller.maint_hit_busies_r_reg[3]_0 (\maint_controller.maint_hit_busies_r_reg[3] ),
        .\maint_controller.maint_wip_r_lcl_reg (\maint_controller.maint_wip_r_lcl_reg_0 ),
        .maint_req_r(maint_req_r),
        .ordered_r_lcl_reg_0(ordered_r_lcl_reg),
        .ordered_r_lcl_reg_1(ordered_r_lcl_reg_0),
        .ordered_r_lcl_reg_2(ordered_r_lcl_reg_1),
        .p_17_in(p_17_in),
        .p_28_out(p_28_out),
        .p_91_out(p_91_out),
        .pass_open_bank_r(pass_open_bank_r),
        .periodic_rd_ack_r_lcl_reg(periodic_rd_ack_r_lcl_reg),
        .periodic_rd_ack_r_lcl_reg_0(periodic_rd_ack_r_lcl_reg_0),
        .pre_bm_end_ns(pre_bm_end_ns),
        .pre_bm_end_r(pre_bm_end_r),
        .pre_bm_end_r_reg_0(auto_pre_r),
        .pre_bm_end_r_reg_1(pre_bm_end_r_reg),
        .pre_bm_end_r_reg_2(pre_bm_end_r_reg_0),
        .pre_bm_end_r_reg_3(pre_bm_end_r_reg_1),
        .pre_bm_end_r_reg_4(pre_bm_end_r_reg_2),
        .pre_passing_open_bank_ns(pre_passing_open_bank_ns),
        .pre_passing_open_bank_r_reg_0(pre_passing_open_bank_r_reg),
        .pre_passing_open_bank_r_reg_1(pre_passing_open_bank_r_reg_0),
        .pre_passing_open_bank_r_reg_2(pre_passing_open_bank_r_reg_1),
        .\q_entry_r_reg[1]_0 (\q_entry_r_reg[1] ),
        .q_has_rd(q_has_rd),
        .\ras_timer_r_reg[0] (bank_queue0_n_21),
        .\ras_timer_r_reg[0]_0 (\ras_timer_r_reg[0]_0 ),
        .\ras_timer_r_reg[0]_1 (\ras_timer_r_reg[0] ),
        .\ras_timer_r_reg[0]_2 (\ras_timer_r_reg[0]_1 ),
        .\ras_timer_r_reg[0]_3 (\ras_timer_r_reg[1] ),
        .\ras_timer_r_reg[0]_4 (\ras_timer_r_reg[0]_2 ),
        .\ras_timer_r_reg[0]_5 (\ras_timer_r_reg[2] ),
        .\ras_timer_r_reg[0]_6 (\ras_timer_r_reg[0]_3 ),
        .\ras_timer_r_reg[0]_7 (\ras_timer_r_reg[0]_4 ),
        .\ras_timer_r_reg[2] (\ras_timer_r_reg[2]_0 ),
        .\ras_timer_r_reg[2]_0 (\ras_timer_r_reg[2]_1 ),
        .\ras_timer_r_reg[2]_1 (\ras_timer_r_reg[2]_2 ),
        .ras_timer_zero_r(ras_timer_zero_r),
        .ras_timer_zero_r_reg(bank_state0_n_19),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[3] (\rb_hit_busies.rb_hit_busies_r_lcl_reg[3] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_2 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_2 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_3 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_3 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_4 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_4 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_5 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_5 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[6] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ),
        .rb_hit_busy_r(rb_hit_busy_r),
        .rb_hit_busy_r_reg(rb_hit_busy_r_reg),
        .rb_hit_busy_r_reg_0(head_r_lcl_reg),
        .rb_hit_busy_r_reg_1(q_has_priority_r_reg),
        .rd_wr_r_lcl_reg(\rd_this_rank_r_reg[0] ),
        .rd_wr_r_lcl_reg_0(rd_wr_r_lcl_reg),
        .rd_wr_r_lcl_reg_1(rd_wr_r_lcl_reg_0),
        .rd_wr_r_lcl_reg_2(rd_wr_r_lcl_reg_1),
        .\req_bank_r_lcl_reg[1] (\req_bank_r_lcl_reg[1] ),
        .\req_data_buf_addr_r_reg[0] (idle_r),
        .req_priority_r(req_priority_r),
        .req_wr_r(req_wr_r),
        .rnk_config_valid_r_lcl_reg(rnk_config_valid_r_lcl_reg),
        .rnk_config_valid_r_lcl_reg_0(rnk_config_valid_r_lcl_reg_0),
        .rstdiv0_sync_r1_reg_rep__10(rstdiv0_sync_r1_reg_rep__10),
        .rstdiv0_sync_r1_reg_rep__11(rstdiv0_sync_r1_reg_rep__11),
        .rstdiv0_sync_r1_reg_rep__11_0(rstdiv0_sync_r1_reg_rep__11_1),
        .rstdiv0_sync_r1_reg_rep__12(rstdiv0_sync_r1_reg_rep__12),
        .rstdiv0_sync_r1_reg_rep__12_0(bank_compare0_n_6),
        .rtp_timer_ns0(rtp_timer_ns0),
        .\rtp_timer_r_reg[0] (bank_queue0_n_10),
        .tail_r(tail_r),
        .use_addr(use_addr),
        .wait_for_maint_r(wait_for_maint_r),
        .wait_for_maint_r_lcl_reg_0(head_r),
        .was_wr(was_wr));
  ddr_axi_mig_7series_v2_4_bank_state__parameterized2 bank_state0
       (.CLK(CLK),
        .D(ras_timer_passed_ns),
        .Q(Q),
        .SS(SS),
        .accept_r_reg(accept_r_reg),
        .act_this_rank_r(act_this_rank_r),
        .\act_this_rank_r_reg[0]_0 (row_cmd_wr),
        .act_wait_ns(act_wait_ns),
        .act_wait_r_lcl_reg_0(act_wait_r_lcl_reg_0),
        .auto_pre_r_lcl_reg(bank_state0_n_15),
        .auto_pre_r_lcl_reg_0(auto_pre_r),
        .bm_end_r1_2(bm_end_r1_2),
        .\cmd_pipe_plus.mc_address_reg[23] (\cmd_pipe_plus.mc_address_reg[23] ),
        .col_wait_r(col_wait_r),
        .\compute_tail.tail_r_lcl_reg (bank_compare0_n_7),
        .demand_priority_r_1(demand_priority_r_1),
        .demanded_prior_r_0(demanded_prior_r_0),
        .demanded_prior_r_reg_0(demand_priority_r),
        .demanded_prior_r_reg_1(demanded_prior_r),
        .demanded_prior_r_reg_2(demanded_prior_r_reg),
        .demanded_prior_r_reg_3(demanded_prior_r_reg_0),
        .\grant_r_reg[3] (\grant_r_reg[3]_0 ),
        .\grant_r_reg[3]_0 (bank_queue0_n_10),
        .\grant_r_reg[3]_1 (\grant_r_reg[3]_1 ),
        .\grant_r_reg[3]_2 (\grant_r_reg[3]_2 ),
        .\grant_r_reg[3]_3 (\grant_r_reg[3]_3 ),
        .granted_col_r_reg(granted_col_r_reg),
        .granted_row_r_reg(bank_state0_n_19),
        .idle_r_lcl_reg(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ),
        .ofs_rdy_r(ofs_rdy_r),
        .ofs_rdy_r0(ofs_rdy_r0),
        .\order_q_r_reg[0] (bank_queue0_n_31),
        .p_13_out(p_13_out),
        .p_17_in(p_17_in),
        .pass_open_bank_r(pass_open_bank_r),
        .pre_bm_end_ns(pre_bm_end_ns),
        .pre_passing_open_bank_ns(pre_passing_open_bank_ns),
        .pre_wait_r(pre_wait_r),
        .\q_entry_r_reg[0] (bank_queue0_n_21),
        .q_has_rd(q_has_rd),
        .\ras_timer_r_reg[0]_0 (\ras_timer_r_reg[0] ),
        .\ras_timer_r_reg[1]_0 (\ras_timer_r_reg[1] ),
        .\ras_timer_r_reg[2]_0 (\ras_timer_r_reg[2] ),
        .ras_timer_zero_r(ras_timer_zero_r),
        .rd_this_rank_r(rd_this_rank_r),
        .rd_wr_r_lcl_reg(\rd_this_rank_r_reg[0] ),
        .req_bank_rdy_r_reg_0(req_bank_rdy_r_reg_0),
        .\req_row_r_lcl_reg[10] (req_row_r),
        .\req_row_r_lcl_reg[10]_0 (\req_row_r_lcl_reg[10] ),
        .req_wr_r(req_wr_r),
        .\rnk_config_strobe_r_reg[0] (\rnk_config_strobe_r_reg[0] ),
        .rstdiv0_sync_r1_reg_rep__11(rstdiv0_sync_r1_reg_rep__11_0),
        .rstdiv0_sync_r1_reg_rep__11_0(rstdiv0_sync_r1_reg_rep__11_1),
        .rstdiv0_sync_r1_reg_rep__12(rstdiv0_sync_r1_reg_rep__12),
        .rtp_timer_ns0(rtp_timer_ns0),
        .start_wtp_timer0(start_wtp_timer0),
        .\starve_limit_cntr_r_reg[0]_0 (req_bank_rdy_r),
        .tail_r(tail_r),
        .wr_this_rank_r(wr_this_rank_r));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_bank_common" *) 
module ddr_axi_mig_7series_v2_4_bank_common
   (accept_internal_r,
    was_wr_reg_0,
    accept_ns,
    was_wr,
    insert_maint_r,
    \maint_controller.maint_hit_busies_r_reg[3]_0 ,
    periodic_rd_cntr_r,
    head_r_lcl_reg,
    head_r_lcl_reg_0,
    head_r_lcl_reg_1,
    head_r_lcl_reg_2,
    q_has_rd_r_reg,
    q_has_rd_r_reg_0,
    q_has_rd_r_reg_1,
    rd_wr_r_lcl_reg,
    periodic_rd_insert,
    \q_entry_r_reg[0] ,
    q_has_priority_r_reg,
    q_has_rd_r_reg_2,
    auto_pre_r_lcl_reg,
    Q,
    p_7_in,
    CLK,
    maint_srx_r,
    maint_rdy,
    rstdiv0_sync_r1_reg_rep__11,
    SS,
    idle_r,
    head_r,
    use_addr,
    periodic_rd_r,
    rb_hit_busy_r,
    rstdiv0_sync_r1_reg_rep__11_0,
    \app_cmd_r1_reg[0] ,
    maint_req_r,
    maint_sre_r,
    D,
    \maintenance_request.maint_srx_r_lcl_reg ,
    rstdiv0_sync_r1_reg_rep__12,
    \maintenance_request.maint_srx_r_lcl_reg_0 );
  output accept_internal_r;
  output was_wr_reg_0;
  output accept_ns;
  output was_wr;
  output insert_maint_r;
  output \maint_controller.maint_hit_busies_r_reg[3]_0 ;
  output periodic_rd_cntr_r;
  output head_r_lcl_reg;
  output head_r_lcl_reg_0;
  output head_r_lcl_reg_1;
  output head_r_lcl_reg_2;
  output q_has_rd_r_reg;
  output q_has_rd_r_reg_0;
  output q_has_rd_r_reg_1;
  output rd_wr_r_lcl_reg;
  output periodic_rd_insert;
  output \q_entry_r_reg[0] ;
  output q_has_priority_r_reg;
  output q_has_rd_r_reg_2;
  output auto_pre_r_lcl_reg;
  output [3:0]Q;
  input p_7_in;
  input CLK;
  input maint_srx_r;
  input maint_rdy;
  input rstdiv0_sync_r1_reg_rep__11;
  input [0:0]SS;
  input [3:0]idle_r;
  input [3:0]head_r;
  input use_addr;
  input periodic_rd_r;
  input [3:0]rb_hit_busy_r;
  input rstdiv0_sync_r1_reg_rep__11_0;
  input \app_cmd_r1_reg[0] ;
  input maint_req_r;
  input maint_sre_r;
  input [3:0]D;
  input \maintenance_request.maint_srx_r_lcl_reg ;
  input rstdiv0_sync_r1_reg_rep__12;
  input \maintenance_request.maint_srx_r_lcl_reg_0 ;

  wire CLK;
  wire [3:0]D;
  wire [3:0]Q;
  wire [0:0]SS;
  wire accept_internal_r;
  wire accept_ns;
  wire accept_r_reg_n_0;
  wire \app_cmd_r1_reg[0] ;
  wire auto_pre_r_lcl_reg;
  wire [3:0]head_r;
  wire head_r_lcl_reg;
  wire head_r_lcl_reg_0;
  wire head_r_lcl_reg_1;
  wire head_r_lcl_reg_2;
  wire [3:0]idle_r;
  wire insert_maint_ns;
  wire insert_maint_r;
  wire \maint_controller.maint_hit_busies_r_reg[3]_0 ;
  wire \maint_controller.maint_wip_r_lcl_i_2_n_0 ;
  wire \maint_controller.maint_wip_r_lcl_i_3_n_0 ;
  wire maint_rdy;
  wire maint_rdy_r1;
  wire maint_req_r;
  wire maint_sre_r;
  wire maint_srx_r;
  wire maint_srx_r1;
  wire \maintenance_request.maint_srx_r_lcl_reg ;
  wire \maintenance_request.maint_srx_r_lcl_reg_0 ;
  wire p_7_in;
  wire periodic_rd_ack_ns;
  wire periodic_rd_cntr_r;
  wire periodic_rd_cntr_r_i_1_n_0;
  wire periodic_rd_insert;
  wire periodic_rd_r;
  wire \q_entry_r_reg[0] ;
  wire q_has_priority_r_reg;
  wire q_has_rd_r_reg;
  wire q_has_rd_r_reg_0;
  wire q_has_rd_r_reg_1;
  wire q_has_rd_r_reg_2;
  wire [3:0]rb_hit_busy_r;
  wire rd_wr_r_lcl_reg;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[0]_i_1_n_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[1]_i_1_n_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[2]_i_1_n_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[2]_i_2_n_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[3]_i_1_n_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[4]_i_1_n_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[4]_i_2_n_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_1_n_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_2_n_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_3_n_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_1_n_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_2_n_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_3_n_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_4_n_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1_n_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_3_n_0 ;
  wire [8:0]rfc_zq_xsdll_timer_r;
  wire rstdiv0_sync_r1_reg_rep__11;
  wire rstdiv0_sync_r1_reg_rep__11_0;
  wire rstdiv0_sync_r1_reg_rep__12;
  wire use_addr;
  wire was_wr;
  wire was_wr0;
  wire was_wr_reg_0;

  FDRE accept_internal_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(p_7_in),
        .Q(accept_internal_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT4 #(
    .INIT(16'h80AA)) 
    accept_r_i_1
       (.I0(p_7_in),
        .I1(was_wr_reg_0),
        .I2(periodic_rd_cntr_r),
        .I3(periodic_rd_r),
        .O(accept_ns));
  FDRE accept_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(accept_ns),
        .Q(accept_r_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4F44)) 
    \generate_maint_cmds.insert_maint_r_lcl_i_1 
       (.I0(maint_rdy_r1),
        .I1(maint_rdy),
        .I2(maint_srx_r1),
        .I3(maint_srx_r),
        .O(insert_maint_ns));
  FDRE \generate_maint_cmds.insert_maint_r_lcl_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(insert_maint_ns),
        .Q(insert_maint_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2A2A2A2A2A000000)) 
    head_r_lcl_i_4__1
       (.I0(idle_r[1]),
        .I1(accept_internal_r),
        .I2(head_r[1]),
        .I3(use_addr),
        .I4(accept_r_reg_n_0),
        .I5(was_wr_reg_0),
        .O(head_r_lcl_reg));
  LUT6 #(
    .INIT(64'h2A2A2A2A2A000000)) 
    head_r_lcl_i_4__2
       (.I0(idle_r[3]),
        .I1(accept_internal_r),
        .I2(head_r[3]),
        .I3(use_addr),
        .I4(accept_r_reg_n_0),
        .I5(was_wr_reg_0),
        .O(head_r_lcl_reg_2));
  LUT6 #(
    .INIT(64'h2A2A2A2A2A000000)) 
    head_r_lcl_i_5
       (.I0(idle_r[0]),
        .I1(accept_internal_r),
        .I2(head_r[0]),
        .I3(use_addr),
        .I4(accept_r_reg_n_0),
        .I5(was_wr_reg_0),
        .O(head_r_lcl_reg_0));
  LUT6 #(
    .INIT(64'h2A2A2A2A2A000000)) 
    head_r_lcl_i_5__0
       (.I0(idle_r[2]),
        .I1(accept_internal_r),
        .I2(head_r[2]),
        .I3(use_addr),
        .I4(accept_r_reg_n_0),
        .I5(was_wr_reg_0),
        .O(head_r_lcl_reg_1));
  FDRE \maint_controller.maint_hit_busies_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \maint_controller.maint_hit_busies_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \maint_controller.maint_hit_busies_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \maint_controller.maint_hit_busies_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \maint_controller.maint_rdy_r1_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(maint_rdy),
        .Q(maint_rdy_r1),
        .R(1'b0));
  FDRE \maint_controller.maint_srx_r1_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(maint_srx_r),
        .Q(maint_srx_r1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFF7FFFFFFFF)) 
    \maint_controller.maint_wip_r_lcl_i_2 
       (.I0(rfc_zq_xsdll_timer_r[1]),
        .I1(rfc_zq_xsdll_timer_r[0]),
        .I2(rfc_zq_xsdll_timer_r[8]),
        .I3(rfc_zq_xsdll_timer_r[7]),
        .I4(rfc_zq_xsdll_timer_r[6]),
        .I5(\maint_controller.maint_wip_r_lcl_i_3_n_0 ),
        .O(\maint_controller.maint_wip_r_lcl_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \maint_controller.maint_wip_r_lcl_i_3 
       (.I0(rfc_zq_xsdll_timer_r[4]),
        .I1(rfc_zq_xsdll_timer_r[3]),
        .I2(rfc_zq_xsdll_timer_r[5]),
        .I3(rfc_zq_xsdll_timer_r[2]),
        .O(\maint_controller.maint_wip_r_lcl_i_3_n_0 ));
  FDRE \maint_controller.maint_wip_r_lcl_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\maint_controller.maint_wip_r_lcl_i_2_n_0 ),
        .Q(\maint_controller.maint_hit_busies_r_reg[3]_0 ),
        .R(rstdiv0_sync_r1_reg_rep__11));
  LUT2 #(
    .INIT(4'h1)) 
    \maintenance_request.upd_last_master_r_i_2 
       (.I0(\maint_controller.maint_hit_busies_r_reg[3]_0 ),
        .I1(maint_req_r),
        .O(auto_pre_r_lcl_reg));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT4 #(
    .INIT(16'hF800)) 
    pass_open_bank_r_lcl_i_3__2
       (.I0(use_addr),
        .I1(accept_r_reg_n_0),
        .I2(was_wr_reg_0),
        .I3(rb_hit_busy_r[2]),
        .O(q_has_rd_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT4 #(
    .INIT(16'hAA80)) 
    pass_open_bank_r_lcl_i_4
       (.I0(rb_hit_busy_r[1]),
        .I1(use_addr),
        .I2(accept_r_reg_n_0),
        .I3(was_wr_reg_0),
        .O(q_has_rd_r_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT4 #(
    .INIT(16'hF800)) 
    pass_open_bank_r_lcl_i_4__1
       (.I0(use_addr),
        .I1(accept_r_reg_n_0),
        .I2(was_wr_reg_0),
        .I3(rb_hit_busy_r[3]),
        .O(q_has_rd_r_reg));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT4 #(
    .INIT(16'hF800)) 
    pass_open_bank_r_lcl_i_4__2
       (.I0(use_addr),
        .I1(accept_r_reg_n_0),
        .I2(was_wr_reg_0),
        .I3(rb_hit_busy_r[0]),
        .O(q_has_rd_r_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT4 #(
    .INIT(16'h2A00)) 
    periodic_rd_ack_r_lcl_i_1
       (.I0(p_7_in),
        .I1(was_wr_reg_0),
        .I2(periodic_rd_cntr_r),
        .I3(periodic_rd_r),
        .O(periodic_rd_ack_ns));
  FDRE periodic_rd_ack_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(periodic_rd_ack_ns),
        .Q(was_wr_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT3 #(
    .INIT(8'h78)) 
    periodic_rd_cntr_r_i_1
       (.I0(periodic_rd_r),
        .I1(was_wr_reg_0),
        .I2(periodic_rd_cntr_r),
        .O(periodic_rd_cntr_r_i_1_n_0));
  FDRE periodic_rd_cntr_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(periodic_rd_cntr_r_i_1_n_0),
        .Q(periodic_rd_cntr_r),
        .R(SS));
  LUT5 #(
    .INIT(32'h96696996)) 
    \q_entry_r[0]_i_4 
       (.I0(q_has_priority_r_reg),
        .I1(idle_r[3]),
        .I2(idle_r[2]),
        .I3(idle_r[1]),
        .I4(idle_r[0]),
        .O(\q_entry_r_reg[0] ));
  LUT3 #(
    .INIT(8'hEA)) 
    \q_entry_r[1]_i_3__2 
       (.I0(was_wr_reg_0),
        .I1(accept_r_reg_n_0),
        .I2(use_addr),
        .O(q_has_priority_r_reg));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT4 #(
    .INIT(16'hBFAA)) 
    rd_wr_r_lcl_i_2
       (.I0(\app_cmd_r1_reg[0] ),
        .I1(was_wr_reg_0),
        .I2(periodic_rd_cntr_r),
        .I3(periodic_rd_r),
        .O(rd_wr_r_lcl_reg));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    req_periodic_rd_r_lcl_i_1
       (.I0(periodic_rd_r),
        .I1(periodic_rd_cntr_r),
        .I2(was_wr_reg_0),
        .O(periodic_rd_insert));
  LUT1 #(
    .INIT(2'h1)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[0]_i_1 
       (.I0(rfc_zq_xsdll_timer_r[0]),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[1]_i_1 
       (.I0(rfc_zq_xsdll_timer_r[1]),
        .I1(rfc_zq_xsdll_timer_r[0]),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAAAF606AAAA)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[2]_i_1 
       (.I0(rfc_zq_xsdll_timer_r[2]),
        .I1(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[2]_i_2_n_0 ),
        .I2(insert_maint_r),
        .I3(\maintenance_request.maint_srx_r_lcl_reg ),
        .I4(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_2_n_0 ),
        .I5(rstdiv0_sync_r1_reg_rep__12),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[2]_i_2 
       (.I0(rfc_zq_xsdll_timer_r[1]),
        .I1(rfc_zq_xsdll_timer_r[0]),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[3]_i_1 
       (.I0(rfc_zq_xsdll_timer_r[3]),
        .I1(rfc_zq_xsdll_timer_r[2]),
        .I2(rfc_zq_xsdll_timer_r[1]),
        .I3(rfc_zq_xsdll_timer_r[0]),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT4 #(
    .INIT(16'h0ACA)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[4]_i_1 
       (.I0(rfc_zq_xsdll_timer_r[4]),
        .I1(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[4]_i_2_n_0 ),
        .I2(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_2_n_0 ),
        .I3(rstdiv0_sync_r1_reg_rep__12),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1F10101F1F101F10)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[4]_i_2 
       (.I0(maint_srx_r),
        .I1(maint_sre_r),
        .I2(insert_maint_r),
        .I3(rfc_zq_xsdll_timer_r[4]),
        .I4(rfc_zq_xsdll_timer_r[3]),
        .I5(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_2_n_0 ),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0007FFFF00080000)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_1 
       (.I0(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_2_n_0 ),
        .I1(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_3_n_0 ),
        .I2(insert_maint_r),
        .I3(rstdiv0_sync_r1_reg_rep__12),
        .I4(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_2_n_0 ),
        .I5(rfc_zq_xsdll_timer_r[5]),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_2 
       (.I0(rfc_zq_xsdll_timer_r[0]),
        .I1(rfc_zq_xsdll_timer_r[1]),
        .I2(rfc_zq_xsdll_timer_r[2]),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_3 
       (.I0(rfc_zq_xsdll_timer_r[3]),
        .I1(rfc_zq_xsdll_timer_r[4]),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_1 
       (.I0(rfc_zq_xsdll_timer_r[6]),
        .I1(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_4_n_0 ),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1 
       (.I0(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_2_n_0 ),
        .I1(insert_maint_r),
        .I2(rstdiv0_sync_r1_reg_rep__11_0),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_2 
       (.I0(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_4_n_0 ),
        .I1(rfc_zq_xsdll_timer_r[8]),
        .I2(rfc_zq_xsdll_timer_r[7]),
        .I3(rfc_zq_xsdll_timer_r[6]),
        .I4(rstdiv0_sync_r1_reg_rep__11_0),
        .I5(insert_maint_r),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT3 #(
    .INIT(8'hA6)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_3 
       (.I0(rfc_zq_xsdll_timer_r[7]),
        .I1(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_4_n_0 ),
        .I2(rfc_zq_xsdll_timer_r[6]),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_4 
       (.I0(rfc_zq_xsdll_timer_r[0]),
        .I1(rfc_zq_xsdll_timer_r[1]),
        .I2(rfc_zq_xsdll_timer_r[2]),
        .I3(rfc_zq_xsdll_timer_r[5]),
        .I4(rfc_zq_xsdll_timer_r[3]),
        .I5(rfc_zq_xsdll_timer_r[4]),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAAA0000F030)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1 
       (.I0(\maintenance_request.maint_srx_r_lcl_reg_0 ),
        .I1(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_4_n_0 ),
        .I2(rfc_zq_xsdll_timer_r[8]),
        .I3(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_3_n_0 ),
        .I4(rstdiv0_sync_r1_reg_rep__12),
        .I5(insert_maint_r),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_3 
       (.I0(rfc_zq_xsdll_timer_r[6]),
        .I1(rfc_zq_xsdll_timer_r[7]),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_3_n_0 ));
  FDRE \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] 
       (.C(CLK),
        .CE(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_2_n_0 ),
        .D(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[0]_i_1_n_0 ),
        .Q(rfc_zq_xsdll_timer_r[0]),
        .R(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0 ));
  FDRE \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[1] 
       (.C(CLK),
        .CE(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_2_n_0 ),
        .D(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[1]_i_1_n_0 ),
        .Q(rfc_zq_xsdll_timer_r[1]),
        .R(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0 ));
  FDRE \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[2]_i_1_n_0 ),
        .Q(rfc_zq_xsdll_timer_r[2]),
        .R(1'b0));
  FDRE \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3] 
       (.C(CLK),
        .CE(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_2_n_0 ),
        .D(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[3]_i_1_n_0 ),
        .Q(rfc_zq_xsdll_timer_r[3]),
        .R(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0 ));
  FDRE \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[4]_i_1_n_0 ),
        .Q(rfc_zq_xsdll_timer_r[4]),
        .R(1'b0));
  FDRE \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_1_n_0 ),
        .Q(rfc_zq_xsdll_timer_r[5]),
        .R(1'b0));
  FDRE \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[6] 
       (.C(CLK),
        .CE(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_2_n_0 ),
        .D(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_1_n_0 ),
        .Q(rfc_zq_xsdll_timer_r[6]),
        .R(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0 ));
  FDRE \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[7] 
       (.C(CLK),
        .CE(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_2_n_0 ),
        .D(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_3_n_0 ),
        .Q(rfc_zq_xsdll_timer_r[7]),
        .R(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0 ));
  FDRE \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1_n_0 ),
        .Q(rfc_zq_xsdll_timer_r[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    was_wr_i_1
       (.I0(\app_cmd_r1_reg[0] ),
        .I1(was_wr_reg_0),
        .I2(periodic_rd_r),
        .O(was_wr0));
  FDRE was_wr_reg
       (.C(CLK),
        .CE(1'b1),
        .D(was_wr0),
        .Q(was_wr),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_bank_compare" *) 
module ddr_axi_mig_7series_v2_4_bank_compare
   (req_periodic_rd_r,
    \rd_this_rank_r_reg[0] ,
    req_wr_r,
    req_priority_r,
    q_has_priority_r_reg,
    auto_pre_r_lcl_reg,
    auto_pre_r_lcl_reg_0,
    pass_open_bank_r_lcl_reg,
    req_bank_rdy_r_reg,
    start_wtp_timer0,
    \cmd_pipe_plus.mc_address_reg[25] ,
    head_r_lcl_reg,
    \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ,
    req_bank_r,
    \cmd_pipe_plus.mc_address_reg[9] ,
    E,
    periodic_rd_insert,
    CLK,
    hi_priority,
    p_28_out,
    auto_pre_r_lcl_reg_1,
    \compute_tail.tail_r_lcl_reg ,
    wait_for_maint_r,
    \maint_controller.maint_wip_r_lcl_reg ,
    tail_r,
    accept_r_reg,
    pre_wait_r,
    pass_open_bank_r,
    rstdiv0_sync_r1_reg_rep__12,
    Q,
    pre_bm_end_r,
    \app_addr_r1_reg[22] ,
    idle_r_lcl_reg,
    periodic_rd_ack_r_lcl_reg,
    \app_cmd_r2_reg[1] ,
    \app_cmd_r1_reg[0] ,
    periodic_rd_ack_r_lcl_reg_0,
    periodic_rd_cntr_r,
    periodic_rd_r,
    \maint_controller.maint_wip_r_lcl_reg_0 ,
    maint_req_r,
    \app_addr_r1_reg[22]_0 ,
    rb_hit_busy_r,
    idle_r_lcl_reg_0,
    reset_reg,
    \app_addr_r1_reg[25] ,
    \app_addr_r1_reg[9] );
  output [0:0]req_periodic_rd_r;
  output \rd_this_rank_r_reg[0] ;
  output [0:0]req_wr_r;
  output req_priority_r;
  output q_has_priority_r_reg;
  output auto_pre_r_lcl_reg;
  output auto_pre_r_lcl_reg_0;
  output pass_open_bank_r_lcl_reg;
  output req_bank_rdy_r_reg;
  output start_wtp_timer0;
  output [12:0]\cmd_pipe_plus.mc_address_reg[25] ;
  output head_r_lcl_reg;
  output [3:0]\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ;
  output [2:0]req_bank_r;
  output [6:0]\cmd_pipe_plus.mc_address_reg[9] ;
  input [0:0]E;
  input periodic_rd_insert;
  input CLK;
  input hi_priority;
  input p_28_out;
  input auto_pre_r_lcl_reg_1;
  input \compute_tail.tail_r_lcl_reg ;
  input wait_for_maint_r;
  input \maint_controller.maint_wip_r_lcl_reg ;
  input tail_r;
  input accept_r_reg;
  input pre_wait_r;
  input pass_open_bank_r;
  input rstdiv0_sync_r1_reg_rep__12;
  input [0:0]Q;
  input pre_bm_end_r;
  input [0:0]\app_addr_r1_reg[22] ;
  input idle_r_lcl_reg;
  input periodic_rd_ack_r_lcl_reg;
  input [0:0]\app_cmd_r2_reg[1] ;
  input \app_cmd_r1_reg[0] ;
  input periodic_rd_ack_r_lcl_reg_0;
  input periodic_rd_cntr_r;
  input periodic_rd_r;
  input \maint_controller.maint_wip_r_lcl_reg_0 ;
  input maint_req_r;
  input [12:0]\app_addr_r1_reg[22]_0 ;
  input [2:0]rb_hit_busy_r;
  input [0:0]idle_r_lcl_reg_0;
  input [3:0]reset_reg;
  input [2:0]\app_addr_r1_reg[25] ;
  input [6:0]\app_addr_r1_reg[9] ;

  wire CLK;
  wire [0:0]E;
  wire [0:0]Q;
  wire accept_r_reg;
  wire [0:0]\app_addr_r1_reg[22] ;
  wire [12:0]\app_addr_r1_reg[22]_0 ;
  wire [2:0]\app_addr_r1_reg[25] ;
  wire [6:0]\app_addr_r1_reg[9] ;
  wire \app_cmd_r1_reg[0] ;
  wire [0:0]\app_cmd_r2_reg[1] ;
  wire auto_pre_r_lcl_reg;
  wire auto_pre_r_lcl_reg_0;
  wire auto_pre_r_lcl_reg_1;
  wire [12:0]\cmd_pipe_plus.mc_address_reg[25] ;
  wire [6:0]\cmd_pipe_plus.mc_address_reg[9] ;
  wire \compute_tail.tail_r_lcl_reg ;
  wire [3:0]\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ;
  wire head_r_lcl_reg;
  wire hi_priority;
  wire idle_r_lcl_reg;
  wire [0:0]idle_r_lcl_reg_0;
  wire \maint_controller.maint_wip_r_lcl_reg ;
  wire \maint_controller.maint_wip_r_lcl_reg_0 ;
  wire maint_req_r;
  wire p_28_out;
  wire pass_open_bank_r;
  wire pass_open_bank_r_lcl_i_3__1_n_0;
  wire pass_open_bank_r_lcl_reg;
  wire periodic_rd_ack_r_lcl_reg;
  wire periodic_rd_ack_r_lcl_reg_0;
  wire periodic_rd_cntr_r;
  wire periodic_rd_insert;
  wire periodic_rd_r;
  wire pre_bm_end_r;
  wire pre_wait_r;
  wire q_has_priority_r_reg;
  wire [2:0]rb_hit_busy_r;
  wire \rd_this_rank_r_reg[0] ;
  wire rd_wr_ns;
  wire [2:0]req_bank_r;
  wire req_bank_rdy_r_reg;
  wire [1:0]req_cmd_r;
  wire \req_cmd_r[0]_i_1__2_n_0 ;
  wire \req_cmd_r[1]_i_1__2_n_0 ;
  wire [0:0]req_periodic_rd_r;
  wire req_priority_r;
  wire [0:0]req_wr_r;
  wire req_wr_r_lcl0;
  wire [3:0]reset_reg;
  wire row_hit_ns;
  wire row_hit_r;
  wire row_hit_r_i_4__2_n_0;
  wire row_hit_r_i_5__2_n_0;
  wire row_hit_r_i_6__2_n_0;
  wire row_hit_r_i_7__2_n_0;
  wire row_hit_r_reg_i_2__2_n_0;
  wire row_hit_r_reg_i_2__2_n_1;
  wire row_hit_r_reg_i_2__2_n_2;
  wire row_hit_r_reg_i_2__2_n_3;
  wire rstdiv0_sync_r1_reg_rep__12;
  wire start_wtp_timer0;
  wire tail_r;
  wire wait_for_maint_r;
  wire [3:1]NLW_row_hit_r_reg_i_1__2_CO_UNCONNECTED;
  wire [3:0]NLW_row_hit_r_reg_i_1__2_O_UNCONNECTED;
  wire [3:0]NLW_row_hit_r_reg_i_2__2_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h888888A8A8A8A8A8)) 
    auto_pre_r_lcl_i_1
       (.I0(auto_pre_r_lcl_reg_0),
        .I1(auto_pre_r_lcl_reg_1),
        .I2(\compute_tail.tail_r_lcl_reg ),
        .I3(wait_for_maint_r),
        .I4(\maint_controller.maint_wip_r_lcl_reg ),
        .I5(row_hit_r),
        .O(auto_pre_r_lcl_reg));
  LUT4 #(
    .INIT(16'h7EE8)) 
    head_r_lcl_i_6
       (.I0(q_has_priority_r_reg),
        .I1(rb_hit_busy_r[2]),
        .I2(rb_hit_busy_r[1]),
        .I3(rb_hit_busy_r[0]),
        .O(head_r_lcl_reg));
  LUT6 #(
    .INIT(64'hAAAAAAAA00008000)) 
    pass_open_bank_r_lcl_i_1
       (.I0(auto_pre_r_lcl_reg_0),
        .I1(pass_open_bank_r_lcl_i_3__1_n_0),
        .I2(tail_r),
        .I3(accept_r_reg),
        .I4(pre_wait_r),
        .I5(pass_open_bank_r),
        .O(pass_open_bank_r_lcl_reg));
  LUT6 #(
    .INIT(64'h0000000040555555)) 
    pass_open_bank_r_lcl_i_2__1
       (.I0(rstdiv0_sync_r1_reg_rep__12),
        .I1(\rd_this_rank_r_reg[0] ),
        .I2(req_wr_r),
        .I3(Q),
        .I4(pass_open_bank_r),
        .I5(pre_bm_end_r),
        .O(auto_pre_r_lcl_reg_0));
  LUT4 #(
    .INIT(16'hAA02)) 
    pass_open_bank_r_lcl_i_3__1
       (.I0(row_hit_r),
        .I1(\maint_controller.maint_wip_r_lcl_reg_0 ),
        .I2(maint_req_r),
        .I3(wait_for_maint_r),
        .O(pass_open_bank_r_lcl_i_3__1_n_0));
  FDRE rb_hit_busy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(p_28_out),
        .Q(q_has_priority_r_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    rd_wr_r_lcl_i_1__2
       (.I0(\rd_this_rank_r_reg[0] ),
        .I1(Q),
        .I2(idle_r_lcl_reg),
        .I3(periodic_rd_ack_r_lcl_reg),
        .O(rd_wr_ns));
  FDRE rd_wr_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rd_wr_ns),
        .Q(\rd_this_rank_r_reg[0] ),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[25] [0]),
        .Q(req_bank_r[0]),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[25] [1]),
        .Q(req_bank_r[1]),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[25] [2]),
        .Q(req_bank_r[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    req_bank_rdy_r_i_3
       (.I0(Q),
        .I1(req_wr_r),
        .I2(\rd_this_rank_r_reg[0] ),
        .O(req_bank_rdy_r_reg));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8B8B8B8)) 
    \req_cmd_r[0]_i_1__2 
       (.I0(req_cmd_r[0]),
        .I1(idle_r_lcl_reg),
        .I2(\app_cmd_r1_reg[0] ),
        .I3(periodic_rd_ack_r_lcl_reg_0),
        .I4(periodic_rd_cntr_r),
        .I5(periodic_rd_r),
        .O(\req_cmd_r[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hB8888888B8B8B8B8)) 
    \req_cmd_r[1]_i_1__2 
       (.I0(req_cmd_r[1]),
        .I1(idle_r_lcl_reg),
        .I2(\app_cmd_r2_reg[1] ),
        .I3(periodic_rd_ack_r_lcl_reg_0),
        .I4(periodic_rd_cntr_r),
        .I5(periodic_rd_r),
        .O(\req_cmd_r[1]_i_1__2_n_0 ));
  FDRE \req_cmd_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\req_cmd_r[0]_i_1__2_n_0 ),
        .Q(req_cmd_r[0]),
        .R(1'b0));
  FDRE \req_cmd_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\req_cmd_r[1]_i_1__2_n_0 ),
        .Q(req_cmd_r[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[9] [0]),
        .Q(\cmd_pipe_plus.mc_address_reg[9] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[9] [1]),
        .Q(\cmd_pipe_plus.mc_address_reg[9] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[9] [2]),
        .Q(\cmd_pipe_plus.mc_address_reg[9] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[6] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[9] [3]),
        .Q(\cmd_pipe_plus.mc_address_reg[9] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[7] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[9] [4]),
        .Q(\cmd_pipe_plus.mc_address_reg[9] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[8] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[9] [5]),
        .Q(\cmd_pipe_plus.mc_address_reg[9] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[9] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[9] [6]),
        .Q(\cmd_pipe_plus.mc_address_reg[9] [6]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[0] 
       (.C(CLK),
        .CE(idle_r_lcl_reg_0),
        .D(reset_reg[0]),
        .Q(\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] [0]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[1] 
       (.C(CLK),
        .CE(idle_r_lcl_reg_0),
        .D(reset_reg[1]),
        .Q(\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] [1]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[2] 
       (.C(CLK),
        .CE(idle_r_lcl_reg_0),
        .D(reset_reg[2]),
        .Q(\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] [2]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[3] 
       (.C(CLK),
        .CE(idle_r_lcl_reg_0),
        .D(reset_reg[3]),
        .Q(\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] [3]),
        .R(1'b0));
  FDRE req_periodic_rd_r_lcl_reg
       (.C(CLK),
        .CE(E),
        .D(periodic_rd_insert),
        .Q(req_periodic_rd_r),
        .R(1'b0));
  FDRE req_priority_r_reg
       (.C(CLK),
        .CE(E),
        .D(hi_priority),
        .Q(req_priority_r),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[22]_0 [0]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [0]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[10] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[22]_0 [10]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [10]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[11] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[22]_0 [11]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [11]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[12] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[22]_0 [12]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [12]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[22]_0 [1]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [1]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[22]_0 [2]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [2]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[22]_0 [3]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [3]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[22]_0 [4]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [4]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[22]_0 [5]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [5]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[6] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[22]_0 [6]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [6]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[7] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[22]_0 [7]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [7]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[8] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[22]_0 [8]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [8]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[9] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[22]_0 [9]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCCCC0A0FFFFF0A0F)) 
    req_wr_r_lcl_i_1__2
       (.I0(\app_cmd_r2_reg[1] ),
        .I1(req_cmd_r[1]),
        .I2(periodic_rd_insert),
        .I3(\app_cmd_r1_reg[0] ),
        .I4(idle_r_lcl_reg),
        .I5(req_cmd_r[0]),
        .O(req_wr_r_lcl0));
  FDRE req_wr_r_lcl_reg
       (.C(CLK),
        .CE(E),
        .D(req_wr_r_lcl0),
        .Q(req_wr_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_r_i_4__2
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [11]),
        .I1(\app_addr_r1_reg[22]_0 [11]),
        .I2(\app_addr_r1_reg[22]_0 [10]),
        .I3(\cmd_pipe_plus.mc_address_reg[25] [10]),
        .I4(\app_addr_r1_reg[22]_0 [9]),
        .I5(\cmd_pipe_plus.mc_address_reg[25] [9]),
        .O(row_hit_r_i_4__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_r_i_5__2
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [8]),
        .I1(\app_addr_r1_reg[22]_0 [8]),
        .I2(\app_addr_r1_reg[22]_0 [7]),
        .I3(\cmd_pipe_plus.mc_address_reg[25] [7]),
        .I4(\app_addr_r1_reg[22]_0 [6]),
        .I5(\cmd_pipe_plus.mc_address_reg[25] [6]),
        .O(row_hit_r_i_5__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_r_i_6__2
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [5]),
        .I1(\app_addr_r1_reg[22]_0 [5]),
        .I2(\app_addr_r1_reg[22]_0 [4]),
        .I3(\cmd_pipe_plus.mc_address_reg[25] [4]),
        .I4(\app_addr_r1_reg[22]_0 [3]),
        .I5(\cmd_pipe_plus.mc_address_reg[25] [3]),
        .O(row_hit_r_i_6__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_r_i_7__2
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [2]),
        .I1(\app_addr_r1_reg[22]_0 [2]),
        .I2(\app_addr_r1_reg[22]_0 [0]),
        .I3(\cmd_pipe_plus.mc_address_reg[25] [0]),
        .I4(\app_addr_r1_reg[22]_0 [1]),
        .I5(\cmd_pipe_plus.mc_address_reg[25] [1]),
        .O(row_hit_r_i_7__2_n_0));
  FDRE row_hit_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(row_hit_ns),
        .Q(row_hit_r),
        .R(1'b0));
  CARRY4 row_hit_r_reg_i_1__2
       (.CI(row_hit_r_reg_i_2__2_n_0),
        .CO({NLW_row_hit_r_reg_i_1__2_CO_UNCONNECTED[3:1],row_hit_ns}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_row_hit_r_reg_i_1__2_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,\app_addr_r1_reg[22] }));
  CARRY4 row_hit_r_reg_i_2__2
       (.CI(1'b0),
        .CO({row_hit_r_reg_i_2__2_n_0,row_hit_r_reg_i_2__2_n_1,row_hit_r_reg_i_2__2_n_2,row_hit_r_reg_i_2__2_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_row_hit_r_reg_i_2__2_O_UNCONNECTED[3:0]),
        .S({row_hit_r_i_4__2_n_0,row_hit_r_i_5__2_n_0,row_hit_r_i_6__2_n_0,row_hit_r_i_7__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    \wr_this_rank_r[0]_i_1__2 
       (.I0(\rd_this_rank_r_reg[0] ),
        .O(start_wtp_timer0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_bank_compare" *) 
module ddr_axi_mig_7series_v2_4_bank_compare_65
   (req_periodic_rd_r,
    \rd_this_rank_r_reg[0] ,
    req_wr_r,
    req_priority_r,
    q_has_priority_r_reg,
    row_hit_r,
    \order_q_r_reg[1] ,
    req_bank_rdy_r_reg,
    \grant_r_reg[2] ,
    pass_open_bank_r_lcl_reg,
    start_wtp_timer0,
    \cmd_pipe_plus.mc_address_reg[25] ,
    \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ,
    req_bank_r,
    \cmd_pipe_plus.mc_address_reg[9] ,
    E,
    periodic_rd_insert,
    CLK,
    hi_priority,
    p_67_out,
    \app_addr_r1_reg[22] ,
    Q,
    idle_r_lcl_reg,
    periodic_rd_ack_r_lcl_reg,
    \app_cmd_r2_reg[1] ,
    \app_cmd_r1_reg[0] ,
    periodic_rd_ack_r_lcl_reg_0,
    periodic_rd_cntr_r,
    periodic_rd_r,
    ordered_r_lcl_reg,
    ordered_r,
    \grant_r_reg[3] ,
    \grant_r_reg[0] ,
    \grant_r_reg[1] ,
    \maint_controller.maint_wip_r_lcl_reg ,
    maint_req_r,
    wait_for_maint_r,
    \app_addr_r1_reg[22]_0 ,
    idle_r_lcl_reg_0,
    reset_reg,
    \app_addr_r1_reg[25] ,
    \app_addr_r1_reg[9] );
  output [0:0]req_periodic_rd_r;
  output \rd_this_rank_r_reg[0] ;
  output [0:0]req_wr_r;
  output req_priority_r;
  output [0:0]q_has_priority_r_reg;
  output row_hit_r;
  output \order_q_r_reg[1] ;
  output req_bank_rdy_r_reg;
  output \grant_r_reg[2] ;
  output pass_open_bank_r_lcl_reg;
  output start_wtp_timer0;
  output [12:0]\cmd_pipe_plus.mc_address_reg[25] ;
  output [3:0]\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ;
  output [2:0]req_bank_r;
  output [6:0]\cmd_pipe_plus.mc_address_reg[9] ;
  input [0:0]E;
  input periodic_rd_insert;
  input CLK;
  input hi_priority;
  input p_67_out;
  input [0:0]\app_addr_r1_reg[22] ;
  input [0:0]Q;
  input idle_r_lcl_reg;
  input periodic_rd_ack_r_lcl_reg;
  input [0:0]\app_cmd_r2_reg[1] ;
  input \app_cmd_r1_reg[0] ;
  input periodic_rd_ack_r_lcl_reg_0;
  input periodic_rd_cntr_r;
  input periodic_rd_r;
  input [2:0]ordered_r_lcl_reg;
  input [0:0]ordered_r;
  input \grant_r_reg[3] ;
  input \grant_r_reg[0] ;
  input \grant_r_reg[1] ;
  input \maint_controller.maint_wip_r_lcl_reg ;
  input maint_req_r;
  input wait_for_maint_r;
  input [12:0]\app_addr_r1_reg[22]_0 ;
  input [0:0]idle_r_lcl_reg_0;
  input [3:0]reset_reg;
  input [2:0]\app_addr_r1_reg[25] ;
  input [6:0]\app_addr_r1_reg[9] ;

  wire CLK;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]\app_addr_r1_reg[22] ;
  wire [12:0]\app_addr_r1_reg[22]_0 ;
  wire [2:0]\app_addr_r1_reg[25] ;
  wire [6:0]\app_addr_r1_reg[9] ;
  wire \app_cmd_r1_reg[0] ;
  wire [0:0]\app_cmd_r2_reg[1] ;
  wire [12:0]\cmd_pipe_plus.mc_address_reg[25] ;
  wire [6:0]\cmd_pipe_plus.mc_address_reg[9] ;
  wire [3:0]\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ;
  wire \grant_r_reg[0] ;
  wire \grant_r_reg[1] ;
  wire \grant_r_reg[2] ;
  wire \grant_r_reg[3] ;
  wire hi_priority;
  wire idle_r_lcl_reg;
  wire [0:0]idle_r_lcl_reg_0;
  wire \maint_controller.maint_wip_r_lcl_reg ;
  wire maint_req_r;
  wire \order_q_r_reg[1] ;
  wire [0:0]ordered_r;
  wire [2:0]ordered_r_lcl_reg;
  wire p_67_out;
  wire pass_open_bank_r_lcl_reg;
  wire periodic_rd_ack_r_lcl_reg;
  wire periodic_rd_ack_r_lcl_reg_0;
  wire periodic_rd_cntr_r;
  wire periodic_rd_insert;
  wire periodic_rd_r;
  wire [0:0]q_has_priority_r_reg;
  wire \rd_this_rank_r_reg[0] ;
  wire rd_wr_ns;
  wire [2:0]req_bank_r;
  wire req_bank_rdy_r_reg;
  wire [1:0]req_cmd_r;
  wire \req_cmd_r[0]_i_1__1_n_0 ;
  wire \req_cmd_r[1]_i_1__1_n_0 ;
  wire [0:0]req_periodic_rd_r;
  wire req_priority_r;
  wire [0:0]req_wr_r;
  wire req_wr_r_lcl0;
  wire [3:0]reset_reg;
  wire row_hit_ns;
  wire row_hit_r;
  wire row_hit_r_i_4__1_n_0;
  wire row_hit_r_i_5__1_n_0;
  wire row_hit_r_i_6__1_n_0;
  wire row_hit_r_i_7__1_n_0;
  wire row_hit_r_reg_i_2__1_n_0;
  wire row_hit_r_reg_i_2__1_n_1;
  wire row_hit_r_reg_i_2__1_n_2;
  wire row_hit_r_reg_i_2__1_n_3;
  wire start_wtp_timer0;
  wire wait_for_maint_r;
  wire [3:1]NLW_row_hit_r_reg_i_1__1_CO_UNCONNECTED;
  wire [3:0]NLW_row_hit_r_reg_i_1__1_O_UNCONNECTED;
  wire [3:0]NLW_row_hit_r_reg_i_2__1_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \grant_r[3]_i_17 
       (.I0(Q),
        .I1(req_wr_r),
        .I2(\rd_this_rank_r_reg[0] ),
        .O(\grant_r_reg[2] ));
  LUT5 #(
    .INIT(32'hBDD4D442)) 
    \order_q_r[1]_i_2__2 
       (.I0(req_bank_rdy_r_reg),
        .I1(ordered_r_lcl_reg[0]),
        .I2(ordered_r),
        .I3(ordered_r_lcl_reg[1]),
        .I4(ordered_r_lcl_reg[2]),
        .O(\order_q_r_reg[1] ));
  LUT4 #(
    .INIT(16'hAA02)) 
    pass_open_bank_r_lcl_i_4__0
       (.I0(row_hit_r),
        .I1(\maint_controller.maint_wip_r_lcl_reg ),
        .I2(maint_req_r),
        .I3(wait_for_maint_r),
        .O(pass_open_bank_r_lcl_reg));
  FDRE rb_hit_busy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(p_67_out),
        .Q(q_has_priority_r_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    rd_wr_r_lcl_i_1__1
       (.I0(\rd_this_rank_r_reg[0] ),
        .I1(Q),
        .I2(idle_r_lcl_reg),
        .I3(periodic_rd_ack_r_lcl_reg),
        .O(rd_wr_ns));
  FDRE rd_wr_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rd_wr_ns),
        .Q(\rd_this_rank_r_reg[0] ),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[25] [0]),
        .Q(req_bank_r[0]),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[25] [1]),
        .Q(req_bank_r[1]),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[25] [2]),
        .Q(req_bank_r[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFAEEE)) 
    req_bank_rdy_r_i_2
       (.I0(\grant_r_reg[3] ),
        .I1(Q),
        .I2(req_wr_r),
        .I3(\rd_this_rank_r_reg[0] ),
        .I4(\grant_r_reg[0] ),
        .I5(\grant_r_reg[1] ),
        .O(req_bank_rdy_r_reg));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8B8B8B8)) 
    \req_cmd_r[0]_i_1__1 
       (.I0(req_cmd_r[0]),
        .I1(idle_r_lcl_reg),
        .I2(\app_cmd_r1_reg[0] ),
        .I3(periodic_rd_ack_r_lcl_reg_0),
        .I4(periodic_rd_cntr_r),
        .I5(periodic_rd_r),
        .O(\req_cmd_r[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hB8888888B8B8B8B8)) 
    \req_cmd_r[1]_i_1__1 
       (.I0(req_cmd_r[1]),
        .I1(idle_r_lcl_reg),
        .I2(\app_cmd_r2_reg[1] ),
        .I3(periodic_rd_ack_r_lcl_reg_0),
        .I4(periodic_rd_cntr_r),
        .I5(periodic_rd_r),
        .O(\req_cmd_r[1]_i_1__1_n_0 ));
  FDRE \req_cmd_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\req_cmd_r[0]_i_1__1_n_0 ),
        .Q(req_cmd_r[0]),
        .R(1'b0));
  FDRE \req_cmd_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\req_cmd_r[1]_i_1__1_n_0 ),
        .Q(req_cmd_r[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[9] [0]),
        .Q(\cmd_pipe_plus.mc_address_reg[9] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[9] [1]),
        .Q(\cmd_pipe_plus.mc_address_reg[9] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[9] [2]),
        .Q(\cmd_pipe_plus.mc_address_reg[9] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[6] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[9] [3]),
        .Q(\cmd_pipe_plus.mc_address_reg[9] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[7] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[9] [4]),
        .Q(\cmd_pipe_plus.mc_address_reg[9] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[8] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[9] [5]),
        .Q(\cmd_pipe_plus.mc_address_reg[9] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[9] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[9] [6]),
        .Q(\cmd_pipe_plus.mc_address_reg[9] [6]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[0] 
       (.C(CLK),
        .CE(idle_r_lcl_reg_0),
        .D(reset_reg[0]),
        .Q(\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] [0]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[1] 
       (.C(CLK),
        .CE(idle_r_lcl_reg_0),
        .D(reset_reg[1]),
        .Q(\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] [1]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[2] 
       (.C(CLK),
        .CE(idle_r_lcl_reg_0),
        .D(reset_reg[2]),
        .Q(\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] [2]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[3] 
       (.C(CLK),
        .CE(idle_r_lcl_reg_0),
        .D(reset_reg[3]),
        .Q(\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] [3]),
        .R(1'b0));
  FDRE req_periodic_rd_r_lcl_reg
       (.C(CLK),
        .CE(E),
        .D(periodic_rd_insert),
        .Q(req_periodic_rd_r),
        .R(1'b0));
  FDRE req_priority_r_reg
       (.C(CLK),
        .CE(E),
        .D(hi_priority),
        .Q(req_priority_r),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[22]_0 [0]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [0]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[10] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[22]_0 [10]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [10]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[11] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[22]_0 [11]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [11]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[12] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[22]_0 [12]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [12]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[22]_0 [1]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [1]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[22]_0 [2]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [2]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[22]_0 [3]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [3]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[22]_0 [4]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [4]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[22]_0 [5]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [5]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[6] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[22]_0 [6]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [6]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[7] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[22]_0 [7]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [7]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[8] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[22]_0 [8]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [8]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[9] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[22]_0 [9]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCCCC0A0FFFFF0A0F)) 
    req_wr_r_lcl_i_1__1
       (.I0(\app_cmd_r2_reg[1] ),
        .I1(req_cmd_r[1]),
        .I2(periodic_rd_insert),
        .I3(\app_cmd_r1_reg[0] ),
        .I4(idle_r_lcl_reg),
        .I5(req_cmd_r[0]),
        .O(req_wr_r_lcl0));
  FDRE req_wr_r_lcl_reg
       (.C(CLK),
        .CE(E),
        .D(req_wr_r_lcl0),
        .Q(req_wr_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_r_i_4__1
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [11]),
        .I1(\app_addr_r1_reg[22]_0 [11]),
        .I2(\app_addr_r1_reg[22]_0 [9]),
        .I3(\cmd_pipe_plus.mc_address_reg[25] [9]),
        .I4(\app_addr_r1_reg[22]_0 [10]),
        .I5(\cmd_pipe_plus.mc_address_reg[25] [10]),
        .O(row_hit_r_i_4__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_r_i_5__1
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [8]),
        .I1(\app_addr_r1_reg[22]_0 [8]),
        .I2(\app_addr_r1_reg[22]_0 [7]),
        .I3(\cmd_pipe_plus.mc_address_reg[25] [7]),
        .I4(\app_addr_r1_reg[22]_0 [6]),
        .I5(\cmd_pipe_plus.mc_address_reg[25] [6]),
        .O(row_hit_r_i_5__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_r_i_6__1
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [5]),
        .I1(\app_addr_r1_reg[22]_0 [5]),
        .I2(\app_addr_r1_reg[22]_0 [4]),
        .I3(\cmd_pipe_plus.mc_address_reg[25] [4]),
        .I4(\app_addr_r1_reg[22]_0 [3]),
        .I5(\cmd_pipe_plus.mc_address_reg[25] [3]),
        .O(row_hit_r_i_6__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_r_i_7__1
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [2]),
        .I1(\app_addr_r1_reg[22]_0 [2]),
        .I2(\app_addr_r1_reg[22]_0 [0]),
        .I3(\cmd_pipe_plus.mc_address_reg[25] [0]),
        .I4(\app_addr_r1_reg[22]_0 [1]),
        .I5(\cmd_pipe_plus.mc_address_reg[25] [1]),
        .O(row_hit_r_i_7__1_n_0));
  FDRE row_hit_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(row_hit_ns),
        .Q(row_hit_r),
        .R(1'b0));
  CARRY4 row_hit_r_reg_i_1__1
       (.CI(row_hit_r_reg_i_2__1_n_0),
        .CO({NLW_row_hit_r_reg_i_1__1_CO_UNCONNECTED[3:1],row_hit_ns}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_row_hit_r_reg_i_1__1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,\app_addr_r1_reg[22] }));
  CARRY4 row_hit_r_reg_i_2__1
       (.CI(1'b0),
        .CO({row_hit_r_reg_i_2__1_n_0,row_hit_r_reg_i_2__1_n_1,row_hit_r_reg_i_2__1_n_2,row_hit_r_reg_i_2__1_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_row_hit_r_reg_i_2__1_O_UNCONNECTED[3:0]),
        .S({row_hit_r_i_4__1_n_0,row_hit_r_i_5__1_n_0,row_hit_r_i_6__1_n_0,row_hit_r_i_7__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    \wr_this_rank_r[0]_i_1__1 
       (.I0(\rd_this_rank_r_reg[0] ),
        .O(start_wtp_timer0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_bank_compare" *) 
module ddr_axi_mig_7series_v2_4_bank_compare_66
   (req_periodic_rd_r,
    \rd_this_rank_r_reg[0] ,
    req_wr_r,
    req_priority_r,
    q_has_priority_r_reg,
    auto_pre_r_lcl_reg,
    auto_pre_r_lcl_reg_0,
    pass_open_bank_r_lcl_reg,
    head_r_lcl_reg,
    \grant_r_reg[3] ,
    req_bank_rdy_r_reg,
    start_wtp_timer0,
    \cmd_pipe_plus.mc_address_reg[25] ,
    \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ,
    req_bank_r,
    \cmd_pipe_plus.mc_address_reg[9] ,
    E,
    periodic_rd_insert,
    CLK,
    hi_priority,
    p_106_out,
    auto_pre_r_lcl_reg_1,
    \compute_tail.tail_r_lcl_reg ,
    wait_for_maint_r,
    \maint_controller.maint_wip_r_lcl_reg ,
    tail_r,
    rb_hit_busy_r_reg_0,
    pre_wait_r,
    pass_open_bank_r,
    rstdiv0_sync_r1_reg_rep__11,
    Q,
    pre_bm_end_r,
    \app_addr_r1_reg[22] ,
    idle_r_lcl_reg,
    periodic_rd_ack_r_lcl_reg,
    \app_cmd_r2_reg[1] ,
    \app_cmd_r1_reg[0] ,
    periodic_rd_ack_r_lcl_reg_0,
    periodic_rd_cntr_r,
    periodic_rd_r,
    pre_bm_end_r_reg,
    rd_wr_r_lcl_reg_0,
    req_wr_r_lcl_reg_0,
    \maint_controller.maint_wip_r_lcl_reg_0 ,
    maint_req_r,
    \app_addr_r1_reg[22]_0 ,
    idle_r_lcl_reg_0,
    reset_reg,
    \app_addr_r1_reg[25] ,
    \app_addr_r1_reg[9] );
  output [0:0]req_periodic_rd_r;
  output \rd_this_rank_r_reg[0] ;
  output [0:0]req_wr_r;
  output req_priority_r;
  output [0:0]q_has_priority_r_reg;
  output auto_pre_r_lcl_reg;
  output auto_pre_r_lcl_reg_0;
  output pass_open_bank_r_lcl_reg;
  output head_r_lcl_reg;
  output \grant_r_reg[3] ;
  output req_bank_rdy_r_reg;
  output start_wtp_timer0;
  output [12:0]\cmd_pipe_plus.mc_address_reg[25] ;
  output [3:0]\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ;
  output [2:0]req_bank_r;
  output [6:0]\cmd_pipe_plus.mc_address_reg[9] ;
  input [0:0]E;
  input periodic_rd_insert;
  input CLK;
  input hi_priority;
  input p_106_out;
  input auto_pre_r_lcl_reg_1;
  input \compute_tail.tail_r_lcl_reg ;
  input wait_for_maint_r;
  input \maint_controller.maint_wip_r_lcl_reg ;
  input tail_r;
  input rb_hit_busy_r_reg_0;
  input pre_wait_r;
  input pass_open_bank_r;
  input rstdiv0_sync_r1_reg_rep__11;
  input [1:0]Q;
  input pre_bm_end_r;
  input [0:0]\app_addr_r1_reg[22] ;
  input idle_r_lcl_reg;
  input periodic_rd_ack_r_lcl_reg;
  input [0:0]\app_cmd_r2_reg[1] ;
  input \app_cmd_r1_reg[0] ;
  input periodic_rd_ack_r_lcl_reg_0;
  input periodic_rd_cntr_r;
  input periodic_rd_r;
  input pre_bm_end_r_reg;
  input [0:0]rd_wr_r_lcl_reg_0;
  input [0:0]req_wr_r_lcl_reg_0;
  input \maint_controller.maint_wip_r_lcl_reg_0 ;
  input maint_req_r;
  input [12:0]\app_addr_r1_reg[22]_0 ;
  input [0:0]idle_r_lcl_reg_0;
  input [3:0]reset_reg;
  input [2:0]\app_addr_r1_reg[25] ;
  input [6:0]\app_addr_r1_reg[9] ;

  wire CLK;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]\app_addr_r1_reg[22] ;
  wire [12:0]\app_addr_r1_reg[22]_0 ;
  wire [2:0]\app_addr_r1_reg[25] ;
  wire [6:0]\app_addr_r1_reg[9] ;
  wire \app_cmd_r1_reg[0] ;
  wire [0:0]\app_cmd_r2_reg[1] ;
  wire auto_pre_r_lcl_reg;
  wire auto_pre_r_lcl_reg_0;
  wire auto_pre_r_lcl_reg_1;
  wire [12:0]\cmd_pipe_plus.mc_address_reg[25] ;
  wire [6:0]\cmd_pipe_plus.mc_address_reg[9] ;
  wire \compute_tail.tail_r_lcl_reg ;
  wire [3:0]\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ;
  wire \grant_r_reg[3] ;
  wire head_r_lcl_reg;
  wire hi_priority;
  wire idle_r_lcl_reg;
  wire [0:0]idle_r_lcl_reg_0;
  wire \maint_controller.maint_wip_r_lcl_reg ;
  wire \maint_controller.maint_wip_r_lcl_reg_0 ;
  wire maint_req_r;
  wire p_106_out;
  wire pass_open_bank_r;
  wire pass_open_bank_r_lcl_i_3__0_n_0;
  wire pass_open_bank_r_lcl_reg;
  wire periodic_rd_ack_r_lcl_reg;
  wire periodic_rd_ack_r_lcl_reg_0;
  wire periodic_rd_cntr_r;
  wire periodic_rd_insert;
  wire periodic_rd_r;
  wire pre_bm_end_r;
  wire pre_bm_end_r_reg;
  wire pre_wait_r;
  wire [0:0]q_has_priority_r_reg;
  wire rb_hit_busy_r_reg_0;
  wire \rd_this_rank_r_reg[0] ;
  wire rd_wr_ns;
  wire [0:0]rd_wr_r_lcl_reg_0;
  wire [2:0]req_bank_r;
  wire req_bank_rdy_r_reg;
  wire [1:0]req_cmd_r;
  wire \req_cmd_r[0]_i_1_n_0 ;
  wire \req_cmd_r[1]_i_1_n_0 ;
  wire [0:0]req_periodic_rd_r;
  wire req_priority_r;
  wire [0:0]req_wr_r;
  wire req_wr_r_lcl0;
  wire [0:0]req_wr_r_lcl_reg_0;
  wire [3:0]reset_reg;
  wire row_hit_ns;
  wire row_hit_r;
  wire row_hit_r_i_4__0_n_0;
  wire row_hit_r_i_5__0_n_0;
  wire row_hit_r_i_6__0_n_0;
  wire row_hit_r_i_7__0_n_0;
  wire row_hit_r_reg_i_2__0_n_0;
  wire row_hit_r_reg_i_2__0_n_1;
  wire row_hit_r_reg_i_2__0_n_2;
  wire row_hit_r_reg_i_2__0_n_3;
  wire rstdiv0_sync_r1_reg_rep__11;
  wire start_wtp_timer0;
  wire tail_r;
  wire wait_for_maint_r;
  wire [3:1]NLW_row_hit_r_reg_i_1__0_CO_UNCONNECTED;
  wire [3:0]NLW_row_hit_r_reg_i_1__0_O_UNCONNECTED;
  wire [3:0]NLW_row_hit_r_reg_i_2__0_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h888888A8A8A8A8A8)) 
    auto_pre_r_lcl_i_1__2
       (.I0(auto_pre_r_lcl_reg_0),
        .I1(auto_pre_r_lcl_reg_1),
        .I2(\compute_tail.tail_r_lcl_reg ),
        .I3(wait_for_maint_r),
        .I4(\maint_controller.maint_wip_r_lcl_reg ),
        .I5(row_hit_r),
        .O(auto_pre_r_lcl_reg));
  LUT6 #(
    .INIT(64'h70FFFFFF70707070)) 
    \grant_r[3]_i_16 
       (.I0(\rd_this_rank_r_reg[0] ),
        .I1(req_wr_r),
        .I2(Q[1]),
        .I3(rd_wr_r_lcl_reg_0),
        .I4(req_wr_r_lcl_reg_0),
        .I5(Q[0]),
        .O(\grant_r_reg[3] ));
  LUT6 #(
    .INIT(64'h0000000080AAAAAA)) 
    head_r_lcl_i_3
       (.I0(pre_bm_end_r_reg),
        .I1(\rd_this_rank_r_reg[0] ),
        .I2(req_wr_r),
        .I3(Q[1]),
        .I4(pass_open_bank_r),
        .I5(pre_bm_end_r),
        .O(head_r_lcl_reg));
  LUT6 #(
    .INIT(64'hAAAAAAAA00008000)) 
    pass_open_bank_r_lcl_i_1__2
       (.I0(auto_pre_r_lcl_reg_0),
        .I1(pass_open_bank_r_lcl_i_3__0_n_0),
        .I2(tail_r),
        .I3(rb_hit_busy_r_reg_0),
        .I4(pre_wait_r),
        .I5(pass_open_bank_r),
        .O(pass_open_bank_r_lcl_reg));
  LUT6 #(
    .INIT(64'h0000000040555555)) 
    pass_open_bank_r_lcl_i_2__2
       (.I0(rstdiv0_sync_r1_reg_rep__11),
        .I1(\rd_this_rank_r_reg[0] ),
        .I2(req_wr_r),
        .I3(Q[1]),
        .I4(pass_open_bank_r),
        .I5(pre_bm_end_r),
        .O(auto_pre_r_lcl_reg_0));
  LUT4 #(
    .INIT(16'hAA02)) 
    pass_open_bank_r_lcl_i_3__0
       (.I0(row_hit_r),
        .I1(\maint_controller.maint_wip_r_lcl_reg_0 ),
        .I2(maint_req_r),
        .I3(wait_for_maint_r),
        .O(pass_open_bank_r_lcl_i_3__0_n_0));
  FDRE rb_hit_busy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(p_106_out),
        .Q(q_has_priority_r_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    rd_wr_r_lcl_i_1
       (.I0(\rd_this_rank_r_reg[0] ),
        .I1(Q[1]),
        .I2(idle_r_lcl_reg),
        .I3(periodic_rd_ack_r_lcl_reg),
        .O(rd_wr_ns));
  FDRE rd_wr_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rd_wr_ns),
        .Q(\rd_this_rank_r_reg[0] ),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[25] [0]),
        .Q(req_bank_r[0]),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[25] [1]),
        .Q(req_bank_r[1]),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[25] [2]),
        .Q(req_bank_r[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    req_bank_rdy_r_i_5
       (.I0(Q[1]),
        .I1(req_wr_r),
        .I2(\rd_this_rank_r_reg[0] ),
        .O(req_bank_rdy_r_reg));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8B8B8B8)) 
    \req_cmd_r[0]_i_1 
       (.I0(req_cmd_r[0]),
        .I1(idle_r_lcl_reg),
        .I2(\app_cmd_r1_reg[0] ),
        .I3(periodic_rd_ack_r_lcl_reg_0),
        .I4(periodic_rd_cntr_r),
        .I5(periodic_rd_r),
        .O(\req_cmd_r[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8888888B8B8B8B8)) 
    \req_cmd_r[1]_i_1 
       (.I0(req_cmd_r[1]),
        .I1(idle_r_lcl_reg),
        .I2(\app_cmd_r2_reg[1] ),
        .I3(periodic_rd_ack_r_lcl_reg_0),
        .I4(periodic_rd_cntr_r),
        .I5(periodic_rd_r),
        .O(\req_cmd_r[1]_i_1_n_0 ));
  FDRE \req_cmd_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\req_cmd_r[0]_i_1_n_0 ),
        .Q(req_cmd_r[0]),
        .R(1'b0));
  FDRE \req_cmd_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\req_cmd_r[1]_i_1_n_0 ),
        .Q(req_cmd_r[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[9] [0]),
        .Q(\cmd_pipe_plus.mc_address_reg[9] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[9] [1]),
        .Q(\cmd_pipe_plus.mc_address_reg[9] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[9] [2]),
        .Q(\cmd_pipe_plus.mc_address_reg[9] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[6] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[9] [3]),
        .Q(\cmd_pipe_plus.mc_address_reg[9] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[7] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[9] [4]),
        .Q(\cmd_pipe_plus.mc_address_reg[9] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[8] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[9] [5]),
        .Q(\cmd_pipe_plus.mc_address_reg[9] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[9] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[9] [6]),
        .Q(\cmd_pipe_plus.mc_address_reg[9] [6]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[0] 
       (.C(CLK),
        .CE(idle_r_lcl_reg_0),
        .D(reset_reg[0]),
        .Q(\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] [0]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[1] 
       (.C(CLK),
        .CE(idle_r_lcl_reg_0),
        .D(reset_reg[1]),
        .Q(\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] [1]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[2] 
       (.C(CLK),
        .CE(idle_r_lcl_reg_0),
        .D(reset_reg[2]),
        .Q(\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] [2]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[3] 
       (.C(CLK),
        .CE(idle_r_lcl_reg_0),
        .D(reset_reg[3]),
        .Q(\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] [3]),
        .R(1'b0));
  FDRE req_periodic_rd_r_lcl_reg
       (.C(CLK),
        .CE(E),
        .D(periodic_rd_insert),
        .Q(req_periodic_rd_r),
        .R(1'b0));
  FDRE req_priority_r_reg
       (.C(CLK),
        .CE(E),
        .D(hi_priority),
        .Q(req_priority_r),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[22]_0 [0]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [0]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[10] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[22]_0 [10]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [10]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[11] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[22]_0 [11]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [11]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[12] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[22]_0 [12]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [12]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[22]_0 [1]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [1]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[22]_0 [2]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [2]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[22]_0 [3]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [3]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[22]_0 [4]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [4]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[22]_0 [5]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [5]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[6] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[22]_0 [6]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [6]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[7] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[22]_0 [7]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [7]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[8] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[22]_0 [8]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [8]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[9] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[22]_0 [9]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCCCC0A0FFFFF0A0F)) 
    req_wr_r_lcl_i_1
       (.I0(\app_cmd_r2_reg[1] ),
        .I1(req_cmd_r[1]),
        .I2(periodic_rd_insert),
        .I3(\app_cmd_r1_reg[0] ),
        .I4(idle_r_lcl_reg),
        .I5(req_cmd_r[0]),
        .O(req_wr_r_lcl0));
  FDRE req_wr_r_lcl_reg
       (.C(CLK),
        .CE(E),
        .D(req_wr_r_lcl0),
        .Q(req_wr_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_r_i_4__0
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [11]),
        .I1(\app_addr_r1_reg[22]_0 [11]),
        .I2(\app_addr_r1_reg[22]_0 [10]),
        .I3(\cmd_pipe_plus.mc_address_reg[25] [10]),
        .I4(\app_addr_r1_reg[22]_0 [9]),
        .I5(\cmd_pipe_plus.mc_address_reg[25] [9]),
        .O(row_hit_r_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_r_i_5__0
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [8]),
        .I1(\app_addr_r1_reg[22]_0 [8]),
        .I2(\app_addr_r1_reg[22]_0 [7]),
        .I3(\cmd_pipe_plus.mc_address_reg[25] [7]),
        .I4(\app_addr_r1_reg[22]_0 [6]),
        .I5(\cmd_pipe_plus.mc_address_reg[25] [6]),
        .O(row_hit_r_i_5__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_r_i_6__0
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [5]),
        .I1(\app_addr_r1_reg[22]_0 [5]),
        .I2(\app_addr_r1_reg[22]_0 [3]),
        .I3(\cmd_pipe_plus.mc_address_reg[25] [3]),
        .I4(\app_addr_r1_reg[22]_0 [4]),
        .I5(\cmd_pipe_plus.mc_address_reg[25] [4]),
        .O(row_hit_r_i_6__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_r_i_7__0
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [2]),
        .I1(\app_addr_r1_reg[22]_0 [2]),
        .I2(\app_addr_r1_reg[22]_0 [0]),
        .I3(\cmd_pipe_plus.mc_address_reg[25] [0]),
        .I4(\app_addr_r1_reg[22]_0 [1]),
        .I5(\cmd_pipe_plus.mc_address_reg[25] [1]),
        .O(row_hit_r_i_7__0_n_0));
  FDRE row_hit_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(row_hit_ns),
        .Q(row_hit_r),
        .R(1'b0));
  CARRY4 row_hit_r_reg_i_1__0
       (.CI(row_hit_r_reg_i_2__0_n_0),
        .CO({NLW_row_hit_r_reg_i_1__0_CO_UNCONNECTED[3:1],row_hit_ns}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_row_hit_r_reg_i_1__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,\app_addr_r1_reg[22] }));
  CARRY4 row_hit_r_reg_i_2__0
       (.CI(1'b0),
        .CO({row_hit_r_reg_i_2__0_n_0,row_hit_r_reg_i_2__0_n_1,row_hit_r_reg_i_2__0_n_2,row_hit_r_reg_i_2__0_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_row_hit_r_reg_i_2__0_O_UNCONNECTED[3:0]),
        .S({row_hit_r_i_4__0_n_0,row_hit_r_i_5__0_n_0,row_hit_r_i_6__0_n_0,row_hit_r_i_7__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    \wr_this_rank_r[0]_i_1__0 
       (.I0(\rd_this_rank_r_reg[0] ),
        .O(start_wtp_timer0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_bank_compare" *) 
module ddr_axi_mig_7series_v2_4_bank_compare_67
   (req_periodic_rd_r,
    \rd_this_rank_r_reg[0] ,
    bm_end_r1_reg,
    req_priority_r,
    q_has_priority_r_reg,
    auto_pre_r_lcl_reg,
    auto_pre_r_lcl_reg_0,
    pass_open_bank_r_lcl_reg,
    head_r_lcl_reg,
    p_130_out,
    req_bank_rdy_r_reg,
    start_wtp_timer0,
    \cmd_pipe_plus.mc_address_reg[25] ,
    \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ,
    req_bank_r,
    \cmd_pipe_plus.mc_address_reg[9] ,
    E,
    periodic_rd_insert,
    CLK,
    hi_priority,
    p_145_out,
    auto_pre_r_lcl_reg_1,
    \compute_tail.tail_r_lcl_reg ,
    wait_for_maint_r,
    \maint_controller.maint_wip_r_lcl_reg ,
    tail_r,
    accept_r_reg,
    pre_wait_r,
    pass_open_bank_r,
    rb_hit_busy_r_reg_0,
    \app_addr_r1_reg[22] ,
    Q,
    idle_r_lcl_reg,
    periodic_rd_ack_r_lcl_reg,
    \app_cmd_r2_reg[1] ,
    \app_cmd_r1_reg[0] ,
    periodic_rd_ack_r_lcl_reg_0,
    periodic_rd_cntr_r,
    periodic_rd_r,
    pre_bm_end_r,
    rstdiv0_sync_r1_reg_rep__11,
    \maint_controller.maint_wip_r_lcl_reg_0 ,
    maint_req_r,
    \app_addr_r1_reg[22]_0 ,
    idle_r_lcl_reg_0,
    reset_reg,
    \app_addr_r1_reg[25] ,
    \app_addr_r1_reg[9] );
  output [0:0]req_periodic_rd_r;
  output \rd_this_rank_r_reg[0] ;
  output bm_end_r1_reg;
  output req_priority_r;
  output q_has_priority_r_reg;
  output auto_pre_r_lcl_reg;
  output auto_pre_r_lcl_reg_0;
  output pass_open_bank_r_lcl_reg;
  output head_r_lcl_reg;
  output p_130_out;
  output req_bank_rdy_r_reg;
  output start_wtp_timer0;
  output [12:0]\cmd_pipe_plus.mc_address_reg[25] ;
  output [3:0]\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ;
  output [2:0]req_bank_r;
  output [6:0]\cmd_pipe_plus.mc_address_reg[9] ;
  input [0:0]E;
  input periodic_rd_insert;
  input CLK;
  input hi_priority;
  input p_145_out;
  input auto_pre_r_lcl_reg_1;
  input \compute_tail.tail_r_lcl_reg ;
  input wait_for_maint_r;
  input \maint_controller.maint_wip_r_lcl_reg ;
  input tail_r;
  input accept_r_reg;
  input pre_wait_r;
  input pass_open_bank_r;
  input [2:0]rb_hit_busy_r_reg_0;
  input [0:0]\app_addr_r1_reg[22] ;
  input [0:0]Q;
  input idle_r_lcl_reg;
  input periodic_rd_ack_r_lcl_reg;
  input [0:0]\app_cmd_r2_reg[1] ;
  input \app_cmd_r1_reg[0] ;
  input periodic_rd_ack_r_lcl_reg_0;
  input periodic_rd_cntr_r;
  input periodic_rd_r;
  input pre_bm_end_r;
  input rstdiv0_sync_r1_reg_rep__11;
  input \maint_controller.maint_wip_r_lcl_reg_0 ;
  input maint_req_r;
  input [12:0]\app_addr_r1_reg[22]_0 ;
  input [0:0]idle_r_lcl_reg_0;
  input [3:0]reset_reg;
  input [2:0]\app_addr_r1_reg[25] ;
  input [6:0]\app_addr_r1_reg[9] ;

  wire CLK;
  wire [0:0]E;
  wire [0:0]Q;
  wire accept_r_reg;
  wire [0:0]\app_addr_r1_reg[22] ;
  wire [12:0]\app_addr_r1_reg[22]_0 ;
  wire [2:0]\app_addr_r1_reg[25] ;
  wire [6:0]\app_addr_r1_reg[9] ;
  wire \app_cmd_r1_reg[0] ;
  wire [0:0]\app_cmd_r2_reg[1] ;
  wire auto_pre_r_lcl_reg;
  wire auto_pre_r_lcl_reg_0;
  wire auto_pre_r_lcl_reg_1;
  wire bm_end_r1_reg;
  wire [12:0]\cmd_pipe_plus.mc_address_reg[25] ;
  wire [6:0]\cmd_pipe_plus.mc_address_reg[9] ;
  wire \compute_tail.tail_r_lcl_reg ;
  wire [3:0]\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ;
  wire head_r_lcl_reg;
  wire hi_priority;
  wire idle_r_lcl_reg;
  wire [0:0]idle_r_lcl_reg_0;
  wire \maint_controller.maint_wip_r_lcl_reg ;
  wire \maint_controller.maint_wip_r_lcl_reg_0 ;
  wire maint_req_r;
  wire p_130_out;
  wire p_145_out;
  wire pass_open_bank_r;
  wire pass_open_bank_r_lcl_i_3_n_0;
  wire pass_open_bank_r_lcl_reg;
  wire periodic_rd_ack_r_lcl_reg;
  wire periodic_rd_ack_r_lcl_reg_0;
  wire periodic_rd_cntr_r;
  wire periodic_rd_insert;
  wire periodic_rd_r;
  wire pre_bm_end_r;
  wire pre_wait_r;
  wire q_has_priority_r_reg;
  wire [2:0]rb_hit_busy_r_reg_0;
  wire \rd_this_rank_r_reg[0] ;
  wire rd_wr_ns;
  wire [2:0]req_bank_r;
  wire req_bank_rdy_r_reg;
  wire [1:0]req_cmd_r;
  wire \req_cmd_r[0]_i_1__0_n_0 ;
  wire \req_cmd_r[1]_i_1__0_n_0 ;
  wire [0:0]req_periodic_rd_r;
  wire req_priority_r;
  wire req_wr_r_lcl0;
  wire [3:0]reset_reg;
  wire row_hit_ns;
  wire row_hit_r;
  wire row_hit_r_i_4_n_0;
  wire row_hit_r_i_5_n_0;
  wire row_hit_r_i_6_n_0;
  wire row_hit_r_i_7_n_0;
  wire row_hit_r_reg_i_2_n_0;
  wire row_hit_r_reg_i_2_n_1;
  wire row_hit_r_reg_i_2_n_2;
  wire row_hit_r_reg_i_2_n_3;
  wire rstdiv0_sync_r1_reg_rep__11;
  wire start_wtp_timer0;
  wire tail_r;
  wire wait_for_maint_r;
  wire [3:1]NLW_row_hit_r_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_row_hit_r_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_row_hit_r_reg_i_2_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h888888A8A8A8A8A8)) 
    auto_pre_r_lcl_i_1__1
       (.I0(auto_pre_r_lcl_reg_0),
        .I1(auto_pre_r_lcl_reg_1),
        .I2(\compute_tail.tail_r_lcl_reg ),
        .I3(wait_for_maint_r),
        .I4(\maint_controller.maint_wip_r_lcl_reg ),
        .I5(row_hit_r),
        .O(auto_pre_r_lcl_reg));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT5 #(
    .INIT(32'hFFFF7000)) 
    bm_end_r1_i_1__1
       (.I0(\rd_this_rank_r_reg[0] ),
        .I1(bm_end_r1_reg),
        .I2(Q),
        .I3(pass_open_bank_r),
        .I4(pre_bm_end_r),
        .O(p_130_out));
  LUT6 #(
    .INIT(64'hAAAAAAAA00008000)) 
    pass_open_bank_r_lcl_i_1__1
       (.I0(auto_pre_r_lcl_reg_0),
        .I1(pass_open_bank_r_lcl_i_3_n_0),
        .I2(tail_r),
        .I3(accept_r_reg),
        .I4(pre_wait_r),
        .I5(pass_open_bank_r),
        .O(pass_open_bank_r_lcl_reg));
  LUT6 #(
    .INIT(64'h0000000000008FFF)) 
    pass_open_bank_r_lcl_i_2__0
       (.I0(\rd_this_rank_r_reg[0] ),
        .I1(bm_end_r1_reg),
        .I2(Q),
        .I3(pass_open_bank_r),
        .I4(pre_bm_end_r),
        .I5(rstdiv0_sync_r1_reg_rep__11),
        .O(auto_pre_r_lcl_reg_0));
  LUT4 #(
    .INIT(16'hAA02)) 
    pass_open_bank_r_lcl_i_3
       (.I0(row_hit_r),
        .I1(\maint_controller.maint_wip_r_lcl_reg_0 ),
        .I2(maint_req_r),
        .I3(wait_for_maint_r),
        .O(pass_open_bank_r_lcl_i_3_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    \q_entry_r[0]_i_4__0 
       (.I0(q_has_priority_r_reg),
        .I1(rb_hit_busy_r_reg_0[0]),
        .I2(rb_hit_busy_r_reg_0[1]),
        .I3(rb_hit_busy_r_reg_0[2]),
        .O(head_r_lcl_reg));
  FDRE rb_hit_busy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(p_145_out),
        .Q(q_has_priority_r_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    rd_wr_r_lcl_i_1__0
       (.I0(\rd_this_rank_r_reg[0] ),
        .I1(Q),
        .I2(idle_r_lcl_reg),
        .I3(periodic_rd_ack_r_lcl_reg),
        .O(rd_wr_ns));
  FDRE rd_wr_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rd_wr_ns),
        .Q(\rd_this_rank_r_reg[0] ),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[25] [0]),
        .Q(req_bank_r[0]),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[25] [1]),
        .Q(req_bank_r[1]),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[25] [2]),
        .Q(req_bank_r[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    req_bank_rdy_r_i_4
       (.I0(Q),
        .I1(bm_end_r1_reg),
        .I2(\rd_this_rank_r_reg[0] ),
        .O(req_bank_rdy_r_reg));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8B8B8B8)) 
    \req_cmd_r[0]_i_1__0 
       (.I0(req_cmd_r[0]),
        .I1(idle_r_lcl_reg),
        .I2(\app_cmd_r1_reg[0] ),
        .I3(periodic_rd_ack_r_lcl_reg_0),
        .I4(periodic_rd_cntr_r),
        .I5(periodic_rd_r),
        .O(\req_cmd_r[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hB8888888B8B8B8B8)) 
    \req_cmd_r[1]_i_1__0 
       (.I0(req_cmd_r[1]),
        .I1(idle_r_lcl_reg),
        .I2(\app_cmd_r2_reg[1] ),
        .I3(periodic_rd_ack_r_lcl_reg_0),
        .I4(periodic_rd_cntr_r),
        .I5(periodic_rd_r),
        .O(\req_cmd_r[1]_i_1__0_n_0 ));
  FDRE \req_cmd_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\req_cmd_r[0]_i_1__0_n_0 ),
        .Q(req_cmd_r[0]),
        .R(1'b0));
  FDRE \req_cmd_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\req_cmd_r[1]_i_1__0_n_0 ),
        .Q(req_cmd_r[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[9] [0]),
        .Q(\cmd_pipe_plus.mc_address_reg[9] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[9] [1]),
        .Q(\cmd_pipe_plus.mc_address_reg[9] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[9] [2]),
        .Q(\cmd_pipe_plus.mc_address_reg[9] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[6] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[9] [3]),
        .Q(\cmd_pipe_plus.mc_address_reg[9] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[7] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[9] [4]),
        .Q(\cmd_pipe_plus.mc_address_reg[9] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[8] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[9] [5]),
        .Q(\cmd_pipe_plus.mc_address_reg[9] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[9] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[9] [6]),
        .Q(\cmd_pipe_plus.mc_address_reg[9] [6]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[0] 
       (.C(CLK),
        .CE(idle_r_lcl_reg_0),
        .D(reset_reg[0]),
        .Q(\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] [0]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[1] 
       (.C(CLK),
        .CE(idle_r_lcl_reg_0),
        .D(reset_reg[1]),
        .Q(\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] [1]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[2] 
       (.C(CLK),
        .CE(idle_r_lcl_reg_0),
        .D(reset_reg[2]),
        .Q(\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] [2]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[3] 
       (.C(CLK),
        .CE(idle_r_lcl_reg_0),
        .D(reset_reg[3]),
        .Q(\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] [3]),
        .R(1'b0));
  FDRE req_periodic_rd_r_lcl_reg
       (.C(CLK),
        .CE(E),
        .D(periodic_rd_insert),
        .Q(req_periodic_rd_r),
        .R(1'b0));
  FDRE req_priority_r_reg
       (.C(CLK),
        .CE(E),
        .D(hi_priority),
        .Q(req_priority_r),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[22]_0 [0]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [0]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[10] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[22]_0 [10]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [10]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[11] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[22]_0 [11]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [11]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[12] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[22]_0 [12]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [12]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[22]_0 [1]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [1]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[22]_0 [2]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [2]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[22]_0 [3]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [3]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[22]_0 [4]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [4]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[22]_0 [5]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [5]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[6] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[22]_0 [6]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [6]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[7] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[22]_0 [7]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [7]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[8] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[22]_0 [8]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [8]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[9] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg[22]_0 [9]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCCCC0A0FFFFF0A0F)) 
    req_wr_r_lcl_i_1__0
       (.I0(\app_cmd_r2_reg[1] ),
        .I1(req_cmd_r[1]),
        .I2(periodic_rd_insert),
        .I3(\app_cmd_r1_reg[0] ),
        .I4(idle_r_lcl_reg),
        .I5(req_cmd_r[0]),
        .O(req_wr_r_lcl0));
  FDRE req_wr_r_lcl_reg
       (.C(CLK),
        .CE(E),
        .D(req_wr_r_lcl0),
        .Q(bm_end_r1_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_r_i_4
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [11]),
        .I1(\app_addr_r1_reg[22]_0 [11]),
        .I2(\app_addr_r1_reg[22]_0 [10]),
        .I3(\cmd_pipe_plus.mc_address_reg[25] [10]),
        .I4(\app_addr_r1_reg[22]_0 [9]),
        .I5(\cmd_pipe_plus.mc_address_reg[25] [9]),
        .O(row_hit_r_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_r_i_5
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [8]),
        .I1(\app_addr_r1_reg[22]_0 [8]),
        .I2(\app_addr_r1_reg[22]_0 [7]),
        .I3(\cmd_pipe_plus.mc_address_reg[25] [7]),
        .I4(\app_addr_r1_reg[22]_0 [6]),
        .I5(\cmd_pipe_plus.mc_address_reg[25] [6]),
        .O(row_hit_r_i_5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_r_i_6
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [5]),
        .I1(\app_addr_r1_reg[22]_0 [5]),
        .I2(\app_addr_r1_reg[22]_0 [3]),
        .I3(\cmd_pipe_plus.mc_address_reg[25] [3]),
        .I4(\app_addr_r1_reg[22]_0 [4]),
        .I5(\cmd_pipe_plus.mc_address_reg[25] [4]),
        .O(row_hit_r_i_6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_r_i_7
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [2]),
        .I1(\app_addr_r1_reg[22]_0 [2]),
        .I2(\app_addr_r1_reg[22]_0 [0]),
        .I3(\cmd_pipe_plus.mc_address_reg[25] [0]),
        .I4(\app_addr_r1_reg[22]_0 [1]),
        .I5(\cmd_pipe_plus.mc_address_reg[25] [1]),
        .O(row_hit_r_i_7_n_0));
  FDRE row_hit_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(row_hit_ns),
        .Q(row_hit_r),
        .R(1'b0));
  CARRY4 row_hit_r_reg_i_1
       (.CI(row_hit_r_reg_i_2_n_0),
        .CO({NLW_row_hit_r_reg_i_1_CO_UNCONNECTED[3:1],row_hit_ns}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_row_hit_r_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,\app_addr_r1_reg[22] }));
  CARRY4 row_hit_r_reg_i_2
       (.CI(1'b0),
        .CO({row_hit_r_reg_i_2_n_0,row_hit_r_reg_i_2_n_1,row_hit_r_reg_i_2_n_2,row_hit_r_reg_i_2_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_row_hit_r_reg_i_2_O_UNCONNECTED[3:0]),
        .S({row_hit_r_i_4_n_0,row_hit_r_i_5_n_0,row_hit_r_i_6_n_0,row_hit_r_i_7_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wr_this_rank_r[0]_i_1 
       (.I0(\rd_this_rank_r_reg[0] ),
        .O(start_wtp_timer0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_bank_mach" *) 
module ddr_axi_mig_7series_v2_4_bank_mach
   (periodic_rd_ack_r,
    accept_ns,
    sent_col,
    insert_maint_r1,
    DIA,
    col_rd_wr,
    D,
    bm_end_r1,
    bm_end_r1_0,
    bm_end_r1_1,
    bm_end_r1_2,
    maint_wip_r,
    \cmd_pipe_plus.mc_we_n_reg[1] ,
    \cmd_pipe_plus.mc_we_n_reg[0] ,
    \cmd_pipe_plus.mc_aux_out0_reg[1] ,
    \cmd_pipe_plus.mc_ras_n_reg[0] ,
    auto_pre_r_lcl_reg,
    read_this_rank,
    int_read_this_rank,
    mc_data_offset_ns,
    mc_odt_ns,
    E,
    mc_cmd_ns,
    \rtw_timer.rtw_cnt_r_reg[2] ,
    p_0_out,
    col_data_buf_addr,
    \rtw_timer.rtw_cnt_r_reg[2]_0 ,
    mc_ras_n_ns,
    mc_cas_n_ns,
    \cmd_pipe_plus.mc_address_reg[25] ,
    \cmd_pipe_plus.mc_address_reg[25]_0 ,
    \cmd_pipe_plus.mc_bank_reg[5] ,
    req_bank_r,
    act_this_rank,
    \inhbt_act_faw.faw_cnt_r_reg[0] ,
    \wtr_timer.wtr_cnt_r_reg[1] ,
    \wtr_timer.wtr_cnt_r_reg[0] ,
    \wtr_timer.wtr_cnt_r_reg[0]_0 ,
    mc_cs_n_ns,
    \cmd_pipe_plus.mc_data_offset_reg[0] ,
    CLK,
    maint_srx_r,
    \cmd_pipe_plus.mc_aux_out0_reg[1]_0 ,
    SS,
    \maintenance_request.maint_srx_r_lcl_reg ,
    hi_priority,
    phy_mc_cmd_full,
    phy_mc_ctl_full,
    rstdiv0_sync_r1_reg_rep__11,
    rstdiv0_sync_r1_reg_rep__12,
    use_addr,
    rstdiv0_sync_r1_reg_rep__11_0,
    periodic_rd_r,
    \req_bank_r_lcl_reg[1] ,
    rstdiv0_sync_r1_reg_rep__10,
    \req_bank_r_lcl_reg[1]_0 ,
    \req_bank_r_lcl_reg[1]_1 ,
    \req_bank_r_lcl_reg[1]_2 ,
    \app_addr_r1_reg[22] ,
    \app_addr_r1_reg[22]_0 ,
    \app_addr_r1_reg[22]_1 ,
    \app_addr_r1_reg[22]_2 ,
    read_this_rank_r1,
    rstdiv0_sync_r1_reg_rep__10_0,
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1] ,
    DIC,
    rstdiv0_sync_r1_reg_rep__11_1,
    maint_req_r,
    \app_cmd_r2_reg[1] ,
    \app_cmd_r1_reg[0] ,
    init_calib_complete_reg_rep,
    rstdiv0_sync_r1_reg_rep__11_2,
    app_hi_pri_r2,
    rstdiv0_sync_r1_reg_rep__11_3,
    rstdiv0_sync_r1_reg_rep__11_4,
    inhbt_act_faw_r,
    \app_addr_r1_reg[22]_3 ,
    \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ,
    maint_sre_r,
    phy_mc_data_full,
    Q,
    \maintenance_request.maint_srx_r_lcl_reg_0 ,
    \maintenance_request.maint_srx_r_lcl_reg_1 ,
    reset_reg,
    \app_addr_r1_reg[25] ,
    \app_addr_r1_reg[9] );
  output periodic_rd_ack_r;
  output accept_ns;
  output sent_col;
  output insert_maint_r1;
  output [1:0]DIA;
  output col_rd_wr;
  output [0:0]D;
  output bm_end_r1;
  output bm_end_r1_0;
  output bm_end_r1_1;
  output bm_end_r1_2;
  output maint_wip_r;
  output [1:0]\cmd_pipe_plus.mc_we_n_reg[1] ;
  output \cmd_pipe_plus.mc_we_n_reg[0] ;
  output \cmd_pipe_plus.mc_aux_out0_reg[1] ;
  output \cmd_pipe_plus.mc_ras_n_reg[0] ;
  output auto_pre_r_lcl_reg;
  output read_this_rank;
  output int_read_this_rank;
  output [0:0]mc_data_offset_ns;
  output [0:0]mc_odt_ns;
  output [0:0]E;
  output [0:0]mc_cmd_ns;
  output \rtw_timer.rtw_cnt_r_reg[2] ;
  output [0:0]p_0_out;
  output [2:0]col_data_buf_addr;
  output \rtw_timer.rtw_cnt_r_reg[2]_0 ;
  output [0:0]mc_ras_n_ns;
  output [1:0]mc_cas_n_ns;
  output [20:0]\cmd_pipe_plus.mc_address_reg[25] ;
  output [3:0]\cmd_pipe_plus.mc_address_reg[25]_0 ;
  output [5:0]\cmd_pipe_plus.mc_bank_reg[5] ;
  output [11:0]req_bank_r;
  output act_this_rank;
  output \inhbt_act_faw.faw_cnt_r_reg[0] ;
  output \wtr_timer.wtr_cnt_r_reg[1] ;
  output \wtr_timer.wtr_cnt_r_reg[0] ;
  output \wtr_timer.wtr_cnt_r_reg[0]_0 ;
  output [0:0]mc_cs_n_ns;
  output \cmd_pipe_plus.mc_data_offset_reg[0] ;
  input CLK;
  input maint_srx_r;
  input \cmd_pipe_plus.mc_aux_out0_reg[1]_0 ;
  input [0:0]SS;
  input [0:0]\maintenance_request.maint_srx_r_lcl_reg ;
  input hi_priority;
  input phy_mc_cmd_full;
  input phy_mc_ctl_full;
  input rstdiv0_sync_r1_reg_rep__11;
  input rstdiv0_sync_r1_reg_rep__12;
  input use_addr;
  input rstdiv0_sync_r1_reg_rep__11_0;
  input periodic_rd_r;
  input \req_bank_r_lcl_reg[1] ;
  input rstdiv0_sync_r1_reg_rep__10;
  input \req_bank_r_lcl_reg[1]_0 ;
  input \req_bank_r_lcl_reg[1]_1 ;
  input \req_bank_r_lcl_reg[1]_2 ;
  input [0:0]\app_addr_r1_reg[22] ;
  input [0:0]\app_addr_r1_reg[22]_0 ;
  input [0:0]\app_addr_r1_reg[22]_1 ;
  input [0:0]\app_addr_r1_reg[22]_2 ;
  input read_this_rank_r1;
  input rstdiv0_sync_r1_reg_rep__10_0;
  input [0:0]\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1] ;
  input [0:0]DIC;
  input rstdiv0_sync_r1_reg_rep__11_1;
  input maint_req_r;
  input [0:0]\app_cmd_r2_reg[1] ;
  input \app_cmd_r1_reg[0] ;
  input init_calib_complete_reg_rep;
  input rstdiv0_sync_r1_reg_rep__11_2;
  input app_hi_pri_r2;
  input rstdiv0_sync_r1_reg_rep__11_3;
  input rstdiv0_sync_r1_reg_rep__11_4;
  input inhbt_act_faw_r;
  input [12:0]\app_addr_r1_reg[22]_3 ;
  input [3:0]\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ;
  input maint_sre_r;
  input phy_mc_data_full;
  input [1:0]Q;
  input \maintenance_request.maint_srx_r_lcl_reg_0 ;
  input \maintenance_request.maint_srx_r_lcl_reg_1 ;
  input [3:0]reset_reg;
  input [2:0]\app_addr_r1_reg[25] ;
  input [6:0]\app_addr_r1_reg[9] ;

  wire CLK;
  wire [0:0]D;
  wire [1:0]DIA;
  wire [0:0]DIC;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SS;
  wire accept_internal_r;
  wire accept_ns;
  wire act_this_rank;
  wire [3:0]act_this_rank_r;
  wire [0:0]\app_addr_r1_reg[22] ;
  wire [0:0]\app_addr_r1_reg[22]_0 ;
  wire [0:0]\app_addr_r1_reg[22]_1 ;
  wire [0:0]\app_addr_r1_reg[22]_2 ;
  wire [12:0]\app_addr_r1_reg[22]_3 ;
  wire [2:0]\app_addr_r1_reg[25] ;
  wire [6:0]\app_addr_r1_reg[9] ;
  wire \app_cmd_r1_reg[0] ;
  wire [0:0]\app_cmd_r2_reg[1] ;
  wire app_hi_pri_r2;
  wire arb_mux0_n_21;
  wire arb_mux0_n_24;
  wire arb_mux0_n_30;
  wire arb_mux0_n_36;
  wire arb_mux0_n_40;
  wire arb_mux0_n_68;
  wire arb_mux0_n_69;
  wire arb_mux0_n_70;
  wire arb_mux0_n_71;
  wire arb_mux0_n_72;
  wire arb_mux0_n_73;
  wire arb_mux0_n_74;
  wire arb_mux0_n_75;
  wire arb_mux0_n_81;
  wire arb_mux0_n_82;
  wire arb_mux0_n_83;
  wire arb_mux0_n_84;
  wire arb_mux0_n_85;
  wire arb_mux0_n_86;
  wire arb_mux0_n_87;
  wire arb_mux0_n_88;
  wire auto_pre_r;
  wire auto_pre_r_12;
  wire auto_pre_r_2;
  wire auto_pre_r_21;
  wire auto_pre_r_lcl_reg;
  wire \bank_cntrl[0].bank0_n_18 ;
  wire \bank_cntrl[0].bank0_n_19 ;
  wire \bank_cntrl[0].bank0_n_20 ;
  wire \bank_cntrl[0].bank0_n_21 ;
  wire \bank_cntrl[0].bank0_n_22 ;
  wire \bank_cntrl[0].bank0_n_23 ;
  wire \bank_cntrl[0].bank0_n_24 ;
  wire \bank_cntrl[0].bank0_n_25 ;
  wire \bank_cntrl[0].bank0_n_26 ;
  wire \bank_cntrl[0].bank0_n_27 ;
  wire \bank_cntrl[0].bank0_n_31 ;
  wire \bank_cntrl[0].bank0_n_32 ;
  wire \bank_cntrl[0].bank0_n_35 ;
  wire \bank_cntrl[0].bank0_n_36 ;
  wire \bank_cntrl[0].bank0_n_37 ;
  wire \bank_cntrl[0].bank0_n_38 ;
  wire \bank_cntrl[0].bank0_n_39 ;
  wire \bank_cntrl[0].bank0_n_40 ;
  wire \bank_cntrl[0].bank0_n_41 ;
  wire \bank_cntrl[0].bank0_n_42 ;
  wire \bank_cntrl[0].bank0_n_56 ;
  wire \bank_cntrl[0].bank0_n_57 ;
  wire \bank_cntrl[1].bank0_n_19 ;
  wire \bank_cntrl[1].bank0_n_20 ;
  wire \bank_cntrl[1].bank0_n_21 ;
  wire \bank_cntrl[1].bank0_n_22 ;
  wire \bank_cntrl[1].bank0_n_23 ;
  wire \bank_cntrl[1].bank0_n_24 ;
  wire \bank_cntrl[1].bank0_n_25 ;
  wire \bank_cntrl[1].bank0_n_26 ;
  wire \bank_cntrl[1].bank0_n_27 ;
  wire \bank_cntrl[1].bank0_n_28 ;
  wire \bank_cntrl[1].bank0_n_33 ;
  wire \bank_cntrl[1].bank0_n_34 ;
  wire \bank_cntrl[1].bank0_n_35 ;
  wire \bank_cntrl[1].bank0_n_36 ;
  wire \bank_cntrl[1].bank0_n_37 ;
  wire \bank_cntrl[1].bank0_n_38 ;
  wire \bank_cntrl[1].bank0_n_39 ;
  wire \bank_cntrl[1].bank0_n_40 ;
  wire \bank_cntrl[1].bank0_n_41 ;
  wire \bank_cntrl[1].bank0_n_42 ;
  wire \bank_cntrl[1].bank0_n_56 ;
  wire \bank_cntrl[2].bank0_n_18 ;
  wire \bank_cntrl[2].bank0_n_19 ;
  wire \bank_cntrl[2].bank0_n_20 ;
  wire \bank_cntrl[2].bank0_n_21 ;
  wire \bank_cntrl[2].bank0_n_22 ;
  wire \bank_cntrl[2].bank0_n_23 ;
  wire \bank_cntrl[2].bank0_n_24 ;
  wire \bank_cntrl[2].bank0_n_25 ;
  wire \bank_cntrl[2].bank0_n_26 ;
  wire \bank_cntrl[2].bank0_n_27 ;
  wire \bank_cntrl[2].bank0_n_28 ;
  wire \bank_cntrl[2].bank0_n_32 ;
  wire \bank_cntrl[2].bank0_n_33 ;
  wire \bank_cntrl[2].bank0_n_37 ;
  wire \bank_cntrl[2].bank0_n_38 ;
  wire \bank_cntrl[2].bank0_n_39 ;
  wire \bank_cntrl[2].bank0_n_40 ;
  wire \bank_cntrl[2].bank0_n_41 ;
  wire \bank_cntrl[2].bank0_n_42 ;
  wire \bank_cntrl[2].bank0_n_43 ;
  wire \bank_cntrl[2].bank0_n_45 ;
  wire \bank_cntrl[2].bank0_n_59 ;
  wire \bank_cntrl[3].bank0_n_17 ;
  wire \bank_cntrl[3].bank0_n_18 ;
  wire \bank_cntrl[3].bank0_n_19 ;
  wire \bank_cntrl[3].bank0_n_20 ;
  wire \bank_cntrl[3].bank0_n_21 ;
  wire \bank_cntrl[3].bank0_n_22 ;
  wire \bank_cntrl[3].bank0_n_23 ;
  wire \bank_cntrl[3].bank0_n_24 ;
  wire \bank_cntrl[3].bank0_n_28 ;
  wire \bank_cntrl[3].bank0_n_29 ;
  wire \bank_cntrl[3].bank0_n_30 ;
  wire \bank_cntrl[3].bank0_n_32 ;
  wire \bank_cntrl[3].bank0_n_33 ;
  wire \bank_cntrl[3].bank0_n_34 ;
  wire \bank_cntrl[3].bank0_n_35 ;
  wire \bank_cntrl[3].bank0_n_48 ;
  wire \bank_cntrl[3].bank0_n_49 ;
  wire \bank_cntrl[3].bank0_n_50 ;
  wire bank_common0_n_10;
  wire bank_common0_n_11;
  wire bank_common0_n_12;
  wire bank_common0_n_13;
  wire bank_common0_n_14;
  wire bank_common0_n_16;
  wire bank_common0_n_17;
  wire bank_common0_n_18;
  wire bank_common0_n_7;
  wire bank_common0_n_8;
  wire bank_common0_n_9;
  wire [9:3]\bank_compare0/req_col_r ;
  wire [9:3]\bank_compare0/req_col_r_0 ;
  wire [9:3]\bank_compare0/req_col_r_19 ;
  wire [9:3]\bank_compare0/req_col_r_8 ;
  wire [1:1]\bank_queue0/q_entry_ns ;
  wire \bank_state0/col_wait_r ;
  wire \bank_state0/col_wait_r_18 ;
  wire \bank_state0/col_wait_r_7 ;
  wire \bank_state0/demand_priority_r ;
  wire \bank_state0/demand_priority_r_15 ;
  wire \bank_state0/demand_priority_r_24 ;
  wire \bank_state0/demand_priority_r_5 ;
  wire \bank_state0/demanded_prior_r ;
  wire \bank_state0/demanded_prior_r_14 ;
  wire \bank_state0/demanded_prior_r_23 ;
  wire \bank_state0/demanded_prior_r_4 ;
  wire \bank_state0/ofs_rdy_r ;
  wire \bank_state0/ofs_rdy_r0 ;
  wire \bank_state0/ofs_rdy_r0_10 ;
  wire \bank_state0/ofs_rdy_r0_9 ;
  wire \bank_state0/ofs_rdy_r_13 ;
  wire \bank_state0/ofs_rdy_r_22 ;
  wire \bank_state0/ofs_rdy_r_3 ;
  wire \bank_state0/override_demand_ns ;
  wire \bank_state0/override_demand_r ;
  wire \bank_state0/p_17_in ;
  wire \bank_state0/p_17_in_16 ;
  wire \bank_state0/req_bank_rdy_r ;
  wire \bank_state0/req_bank_rdy_r_17 ;
  wire \bank_state0/req_bank_rdy_r_25 ;
  wire \bank_state0/req_bank_rdy_r_6 ;
  wire bm_end_r1;
  wire bm_end_r1_0;
  wire bm_end_r1_1;
  wire bm_end_r1_2;
  wire [20:0]\cmd_pipe_plus.mc_address_reg[25] ;
  wire [3:0]\cmd_pipe_plus.mc_address_reg[25]_0 ;
  wire \cmd_pipe_plus.mc_aux_out0_reg[1] ;
  wire \cmd_pipe_plus.mc_aux_out0_reg[1]_0 ;
  wire [5:0]\cmd_pipe_plus.mc_bank_reg[5] ;
  wire \cmd_pipe_plus.mc_data_offset_reg[0] ;
  wire \cmd_pipe_plus.mc_ras_n_reg[0] ;
  wire \cmd_pipe_plus.mc_we_n_reg[0] ;
  wire [1:0]\cmd_pipe_plus.mc_we_n_reg[1] ;
  wire [2:0]col_data_buf_addr;
  wire col_rd_wr;
  wire [3:0]\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ;
  wire granted_row_ns;
  wire [3:0]head_r;
  wire hi_priority;
  wire [3:0]idle_r;
  wire \inhbt_act_faw.faw_cnt_r_reg[0] ;
  wire inhbt_act_faw_r;
  wire init_calib_complete_reg_rep;
  wire insert_maint_r;
  wire insert_maint_r1;
  wire int_read_this_rank;
  wire [3:0]maint_hit_busies_ns;
  wire [3:0]maint_hit_busies_r;
  wire maint_rdy;
  wire maint_req_r;
  wire maint_sre_r;
  wire maint_srx_r;
  wire maint_wip_r;
  wire [0:0]\maintenance_request.maint_srx_r_lcl_reg ;
  wire \maintenance_request.maint_srx_r_lcl_reg_0 ;
  wire \maintenance_request.maint_srx_r_lcl_reg_1 ;
  wire [1:0]mc_cas_n_ns;
  wire [0:0]mc_cmd_ns;
  wire [0:0]mc_cs_n_ns;
  wire [0:0]mc_data_offset_ns;
  wire [0:0]mc_odt_ns;
  wire [0:0]mc_ras_n_ns;
  wire [3:0]ordered_r;
  wire [0:0]p_0_out;
  wire p_13_out;
  wire p_7_in;
  wire p_91_out;
  wire periodic_rd_ack_r;
  wire periodic_rd_cntr_r;
  wire periodic_rd_insert;
  wire periodic_rd_r;
  wire phy_mc_cmd_full;
  wire phy_mc_ctl_full;
  wire phy_mc_data_full;
  wire [0:0]\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1] ;
  wire [3:1]rb_hit_busies_r;
  wire [4:2]rb_hit_busies_r_1;
  wire [5:3]rb_hit_busies_r_11;
  wire [6:4]rb_hit_busies_r_20;
  wire [3:0]rb_hit_busy_r;
  wire [3:0]rd_this_rank_r;
  wire [3:0]rd_wr_r;
  wire read_this_rank;
  wire read_this_rank_r1;
  wire [11:0]req_bank_r;
  wire \req_bank_r_lcl_reg[1] ;
  wire \req_bank_r_lcl_reg[1]_0 ;
  wire \req_bank_r_lcl_reg[1]_1 ;
  wire \req_bank_r_lcl_reg[1]_2 ;
  wire [15:0]req_data_buf_addr_r;
  wire [3:0]req_periodic_rd_r;
  wire [50:0]req_row_r;
  wire [0:0]req_wr_r;
  wire [3:0]reset_reg;
  wire rnk_config_valid_r;
  wire [3:0]row_cmd_wr;
  wire rstdiv0_sync_r1_reg_rep__10;
  wire rstdiv0_sync_r1_reg_rep__10_0;
  wire rstdiv0_sync_r1_reg_rep__11;
  wire rstdiv0_sync_r1_reg_rep__11_0;
  wire rstdiv0_sync_r1_reg_rep__11_1;
  wire rstdiv0_sync_r1_reg_rep__11_2;
  wire rstdiv0_sync_r1_reg_rep__11_3;
  wire rstdiv0_sync_r1_reg_rep__11_4;
  wire rstdiv0_sync_r1_reg_rep__12;
  wire \rtw_timer.rtw_cnt_r_reg[2] ;
  wire \rtw_timer.rtw_cnt_r_reg[2]_0 ;
  wire [3:0]sending_col;
  wire [3:0]sending_row;
  wire sent_col;
  wire use_addr;
  wire was_wr;
  wire [3:0]wr_this_rank_r;
  wire \wtr_timer.wtr_cnt_r_reg[0] ;
  wire \wtr_timer.wtr_cnt_r_reg[0]_0 ;
  wire \wtr_timer.wtr_cnt_r_reg[1] ;

  ddr_axi_mig_7series_v2_4_arb_mux arb_mux0
       (.CLK(CLK),
        .D(D),
        .DIA(DIA),
        .DIC(DIC),
        .E(E),
        .Q(sending_col),
        .SS(SS),
        .act_this_rank(act_this_rank),
        .act_this_rank_r(act_this_rank_r),
        .act_wait_r_lcl_reg(\bank_cntrl[3].bank0_n_35 ),
        .auto_pre_r(auto_pre_r_21),
        .auto_pre_r_6(auto_pre_r),
        .auto_pre_r_7(auto_pre_r_2),
        .auto_pre_r_8(auto_pre_r_12),
        .auto_pre_r_lcl_reg(\bank_cntrl[1].bank0_n_42 ),
        .auto_pre_r_lcl_reg_0(\bank_cntrl[3].bank0_n_34 ),
        .auto_pre_r_lcl_reg_1(\bank_cntrl[2].bank0_n_45 ),
        .auto_pre_r_lcl_reg_2(\bank_cntrl[0].bank0_n_42 ),
        .auto_pre_r_lcl_reg_3(\bank_cntrl[1].bank0_n_41 ),
        .\cmd_pipe_plus.mc_address_reg[25] (\cmd_pipe_plus.mc_address_reg[25] ),
        .\cmd_pipe_plus.mc_aux_out0_reg[1] (\cmd_pipe_plus.mc_aux_out0_reg[1] ),
        .\cmd_pipe_plus.mc_aux_out0_reg[1]_0 (\cmd_pipe_plus.mc_aux_out0_reg[1]_0 ),
        .\cmd_pipe_plus.mc_bank_reg[5] (\cmd_pipe_plus.mc_bank_reg[5] ),
        .\cmd_pipe_plus.mc_cas_n_reg[1] (insert_maint_r1),
        .\cmd_pipe_plus.mc_cmd_reg[0] (sent_col),
        .\cmd_pipe_plus.mc_data_offset_reg[0] (\cmd_pipe_plus.mc_data_offset_reg[0] ),
        .\cmd_pipe_plus.mc_ras_n_reg[0] (\cmd_pipe_plus.mc_ras_n_reg[0] ),
        .\cmd_pipe_plus.mc_we_n_reg[0] (\cmd_pipe_plus.mc_we_n_reg[0] ),
        .\cmd_pipe_plus.mc_we_n_reg[1] (\cmd_pipe_plus.mc_we_n_reg[1] ),
        .col_data_buf_addr(col_data_buf_addr),
        .col_rd_wr(col_rd_wr),
        .col_wait_r(\bank_state0/col_wait_r_18 ),
        .col_wait_r_3(\bank_state0/col_wait_r_7 ),
        .col_wait_r_4(\bank_state0/col_wait_r ),
        .col_wait_r_reg(\bank_cntrl[3].bank0_n_33 ),
        .\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] (\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ),
        .demand_priority_r(\bank_state0/demand_priority_r_5 ),
        .demand_priority_r_reg(arb_mux0_n_81),
        .demand_priority_r_reg_0(arb_mux0_n_86),
        .demand_priority_r_reg_1(arb_mux0_n_87),
        .demand_priority_r_reg_2(arb_mux0_n_88),
        .demand_priority_r_reg_3(\bank_cntrl[0].bank0_n_56 ),
        .demand_priority_r_reg_4(\bank_cntrl[2].bank0_n_59 ),
        .demand_priority_r_reg_5(\bank_cntrl[3].bank0_n_49 ),
        .demand_priority_r_reg_6(\bank_cntrl[1].bank0_n_56 ),
        .demanded_prior_r_reg(\bank_cntrl[2].bank0_n_23 ),
        .\grant_r_reg[1] (arb_mux0_n_68),
        .\grant_r_reg[2] (arb_mux0_n_73),
        .\grant_r_reg[2]_0 (arb_mux0_n_75),
        .\grant_r_reg[3] (arb_mux0_n_21),
        .\grant_r_reg[3]_0 (\bank_cntrl[3].bank0_n_50 ),
        .granted_col_r_reg(arb_mux0_n_24),
        .granted_row_ns(granted_row_ns),
        .granted_row_r_reg(arb_mux0_n_70),
        .granted_row_r_reg_0(arb_mux0_n_72),
        .\inhbt_act_faw.faw_cnt_r_reg[0] (\inhbt_act_faw.faw_cnt_r_reg[0] ),
        .inhbt_act_faw_r(inhbt_act_faw_r),
        .insert_maint_r(insert_maint_r),
        .int_read_this_rank(int_read_this_rank),
        .maint_srx_r(maint_srx_r),
        .\maintenance_request.maint_srx_r_lcl_reg (\maintenance_request.maint_srx_r_lcl_reg ),
        .mc_cas_n_ns(mc_cas_n_ns),
        .mc_cmd_ns(mc_cmd_ns),
        .mc_cs_n_ns(mc_cs_n_ns),
        .mc_data_offset_ns(mc_data_offset_ns),
        .mc_odt_ns(mc_odt_ns),
        .mc_ras_n_ns(mc_ras_n_ns),
        .ofs_rdy_r(\bank_state0/ofs_rdy_r_13 ),
        .ofs_rdy_r_1(\bank_state0/ofs_rdy_r_22 ),
        .ofs_rdy_r_2(\bank_state0/ofs_rdy_r_3 ),
        .ofs_rdy_r_5(\bank_state0/ofs_rdy_r ),
        .\order_q_r_reg[0] (\bank_cntrl[3].bank0_n_17 ),
        .\order_q_r_reg[0]_0 (\bank_cntrl[0].bank0_n_20 ),
        .\order_q_r_reg[1] (\bank_cntrl[1].bank0_n_34 ),
        .\order_q_r_reg[1]_0 (\bank_cntrl[0].bank0_n_36 ),
        .override_demand_ns(\bank_state0/override_demand_ns ),
        .override_demand_r(\bank_state0/override_demand_r ),
        .override_demand_r_reg(\bank_cntrl[2].bank0_n_21 ),
        .override_demand_r_reg_0(\bank_cntrl[2].bank0_n_22 ),
        .p_0_out(p_0_out),
        .p_17_in(\bank_state0/p_17_in_16 ),
        .p_17_in_0(\bank_state0/p_17_in ),
        .\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1] (\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1] ),
        .ras_timer_zero_r_reg(arb_mux0_n_30),
        .ras_timer_zero_r_reg_0(arb_mux0_n_83),
        .ras_timer_zero_r_reg_1(arb_mux0_n_84),
        .ras_timer_zero_r_reg_2(arb_mux0_n_85),
        .\rcd_timer_gt_2.rcd_timer_r_reg[0] (sending_row),
        .\rcd_timer_gt_2.rcd_timer_r_reg[0]_0 (arb_mux0_n_40),
        .\rcd_timer_gt_2.rcd_timer_r_reg[0]_1 (arb_mux0_n_69),
        .\rcd_timer_gt_2.rcd_timer_r_reg[0]_2 (arb_mux0_n_71),
        .\rcd_timer_gt_2.rcd_timer_r_reg[0]_3 (arb_mux0_n_74),
        .rd_this_rank_r(rd_this_rank_r),
        .rd_wr_r(rd_wr_r),
        .rd_wr_r_lcl_reg(\bank_cntrl[2].bank0_n_20 ),
        .rd_wr_r_lcl_reg_0(\bank_cntrl[2].bank0_n_19 ),
        .read_this_rank(read_this_rank),
        .read_this_rank_r1(read_this_rank_r1),
        .req_bank_r(req_bank_r),
        .req_bank_rdy_r(\bank_state0/req_bank_rdy_r_25 ),
        .req_bank_rdy_r_10(\bank_state0/req_bank_rdy_r_6 ),
        .req_bank_rdy_r_11(\bank_state0/req_bank_rdy_r_17 ),
        .req_bank_rdy_r_9(\bank_state0/req_bank_rdy_r ),
        .\req_col_r_reg[9] (\bank_compare0/req_col_r_19 ),
        .\req_col_r_reg[9]_0 (\bank_compare0/req_col_r ),
        .\req_col_r_reg[9]_1 (\bank_compare0/req_col_r_0 ),
        .\req_col_r_reg[9]_2 (\bank_compare0/req_col_r_8 ),
        .req_data_buf_addr_r(req_data_buf_addr_r),
        .req_periodic_rd_r(req_periodic_rd_r),
        .req_row_r({req_row_r[50],req_row_r[48:39],req_row_r[37],req_row_r[35:26],req_row_r[24:13],req_row_r[11:0]}),
        .\req_row_r_lcl_reg[12] (\cmd_pipe_plus.mc_address_reg[25]_0 ),
        .\rnk_config_strobe_r_reg[0] (arb_mux0_n_36),
        .rnk_config_valid_r(rnk_config_valid_r),
        .row_cmd_wr(row_cmd_wr),
        .rstdiv0_sync_r1_reg_rep__10(rstdiv0_sync_r1_reg_rep__10_0),
        .rstdiv0_sync_r1_reg_rep__10_0(rstdiv0_sync_r1_reg_rep__10),
        .rstdiv0_sync_r1_reg_rep__11(rstdiv0_sync_r1_reg_rep__11_0),
        .rstdiv0_sync_r1_reg_rep__12(rstdiv0_sync_r1_reg_rep__12),
        .\rtw_timer.rtw_cnt_r_reg[2] (\rtw_timer.rtw_cnt_r_reg[2] ),
        .\rtw_timer.rtw_cnt_r_reg[2]_0 (\rtw_timer.rtw_cnt_r_reg[2]_0 ),
        .\rtw_timer.rtw_cnt_r_reg[2]_1 (Q),
        .\starve_limit_cntr_r_reg[0] (arb_mux0_n_82),
        .wr_this_rank_r(wr_this_rank_r),
        .\wtr_timer.wtr_cnt_r_reg[0] (\wtr_timer.wtr_cnt_r_reg[0] ),
        .\wtr_timer.wtr_cnt_r_reg[0]_0 (\wtr_timer.wtr_cnt_r_reg[0]_0 ),
        .\wtr_timer.wtr_cnt_r_reg[1] (\wtr_timer.wtr_cnt_r_reg[1] ));
  ddr_axi_mig_7series_v2_4_bank_cntrl \bank_cntrl[0].bank0 
       (.CLK(CLK),
        .D(\bank_cntrl[0].bank0_n_23 ),
        .Q({sending_col[2],sending_col[0]}),
        .SS(SS),
        .accept_internal_r(accept_internal_r),
        .accept_r_reg(bank_common0_n_13),
        .act_this_rank_r(act_this_rank_r[0]),
        .\app_addr_r1_reg[22] (\app_addr_r1_reg[22] ),
        .\app_addr_r1_reg[22]_0 (\app_addr_r1_reg[22]_3 ),
        .\app_addr_r1_reg[25] (\app_addr_r1_reg[25] ),
        .\app_addr_r1_reg[9] (\app_addr_r1_reg[9] ),
        .\app_cmd_r1_reg[0] (\app_cmd_r1_reg[0] ),
        .\app_cmd_r2_reg[1] (\app_cmd_r2_reg[1] ),
        .app_hi_pri_r2(app_hi_pri_r2),
        .auto_pre_r(auto_pre_r),
        .bm_end_r1(bm_end_r1),
        .\cmd_pipe_plus.mc_address_reg[25] ({\cmd_pipe_plus.mc_address_reg[25]_0 [0],req_row_r[11:0]}),
        .\cmd_pipe_plus.mc_address_reg[9] (\bank_compare0/req_col_r ),
        .col_wait_r(\bank_state0/col_wait_r ),
        .\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] (req_data_buf_addr_r[3:0]),
        .demand_priority_r(\bank_state0/demand_priority_r ),
        .demand_priority_r_0(\bank_state0/demand_priority_r_15 ),
        .demanded_prior_r(\bank_state0/demanded_prior_r ),
        .demanded_prior_r_1(\bank_state0/demanded_prior_r_14 ),
        .demanded_prior_r_reg(\bank_cntrl[3].bank0_n_48 ),
        .\grant_r_reg[0] (arb_mux0_n_71),
        .\grant_r_reg[0]_0 (sending_row[0]),
        .\grant_r_reg[0]_1 (arb_mux0_n_85),
        .\grant_r_reg[1] (\bank_cntrl[1].bank0_n_35 ),
        .\grant_r_reg[2] (\bank_cntrl[0].bank0_n_42 ),
        .\grant_r_reg[2]_0 (\bank_cntrl[0].bank0_n_57 ),
        .\grant_r_reg[2]_1 (\bank_cntrl[2].bank0_n_40 ),
        .\grant_r_reg[2]_2 (\bank_cntrl[2].bank0_n_42 ),
        .\grant_r_reg[2]_3 (arb_mux0_n_73),
        .\grant_r_reg[3] (\bank_cntrl[3].bank0_n_18 ),
        .granted_col_r_reg(\bank_cntrl[0].bank0_n_36 ),
        .granted_col_r_reg_0(sent_col),
        .head_r(head_r[0]),
        .head_r_lcl_reg(\bank_cntrl[0].bank0_n_19 ),
        .head_r_lcl_reg_0(\bank_cntrl[0].bank0_n_22 ),
        .hi_priority(hi_priority),
        .idle_r(idle_r[0]),
        .idle_r_lcl_reg(idle_r[3:1]),
        .idle_r_lcl_reg_0(\bank_cntrl[3].bank0_n_21 ),
        .idle_r_lcl_reg_1(\bank_cntrl[2].bank0_n_25 ),
        .idle_r_lcl_reg_2(\bank_cntrl[1].bank0_n_22 ),
        .idle_r_lcl_reg_3(bank_common0_n_8),
        .idle_r_lcl_reg_4(\bank_cntrl[3].bank0_n_19 ),
        .idle_r_lcl_reg_5(bank_common0_n_16),
        .insert_maint_r(insert_maint_r),
        .\maint_controller.maint_hit_busies_r_reg[0] (maint_hit_busies_ns[0]),
        .\maint_controller.maint_hit_busies_r_reg[0]_0 (maint_hit_busies_r[0]),
        .\maint_controller.maint_wip_r_lcl_reg (auto_pre_r_lcl_reg),
        .\maint_controller.maint_wip_r_lcl_reg_0 (maint_wip_r),
        .maint_req_r(maint_req_r),
        .ofs_rdy_r(\bank_state0/ofs_rdy_r ),
        .ofs_rdy_r0(\bank_state0/ofs_rdy_r0_10 ),
        .ordered_r(ordered_r[0]),
        .ordered_r_lcl_reg(\bank_cntrl[2].bank0_n_41 ),
        .ordered_r_lcl_reg_0(\bank_cntrl[2].bank0_n_39 ),
        .p_13_out(p_13_out),
        .p_91_out(p_91_out),
        .periodic_rd_ack_r_lcl_reg(periodic_rd_ack_r),
        .periodic_rd_ack_r_lcl_reg_0(bank_common0_n_17),
        .periodic_rd_ack_r_lcl_reg_1(bank_common0_n_14),
        .periodic_rd_cntr_r(periodic_rd_cntr_r),
        .periodic_rd_insert(periodic_rd_insert),
        .periodic_rd_r(periodic_rd_r),
        .pre_bm_end_r_reg(\bank_cntrl[1].bank0_n_33 ),
        .pre_bm_end_r_reg_0(\bank_cntrl[2].bank0_n_18 ),
        .pre_passing_open_bank_r_reg(\bank_cntrl[3].bank0_n_32 ),
        .pre_passing_open_bank_r_reg_0(\bank_cntrl[1].bank0_n_40 ),
        .pre_passing_open_bank_r_reg_1(\bank_cntrl[2].bank0_n_43 ),
        .q_entry_ns(\bank_queue0/q_entry_ns ),
        .\q_entry_r_reg[0] (\bank_cntrl[0].bank0_n_21 ),
        .\q_entry_r_reg[0]_0 (\bank_cntrl[0].bank0_n_40 ),
        .\q_entry_r_reg[1] (\bank_cntrl[0].bank0_n_35 ),
        .\q_entry_r_reg[1]_0 (\bank_cntrl[0].bank0_n_38 ),
        .\q_entry_r_reg[1]_1 (\bank_cntrl[0].bank0_n_39 ),
        .\q_entry_r_reg[1]_2 (\bank_cntrl[1].bank0_n_28 ),
        .\q_entry_r_reg[1]_3 (\bank_cntrl[2].bank0_n_37 ),
        .\ras_timer_r_reg[0] (\bank_cntrl[0].bank0_n_27 ),
        .\ras_timer_r_reg[0]_0 (\bank_cntrl[0].bank0_n_41 ),
        .\ras_timer_r_reg[0]_1 (\bank_cntrl[3].bank0_n_24 ),
        .\ras_timer_r_reg[0]_2 (\bank_cntrl[1].bank0_n_25 ),
        .\ras_timer_r_reg[0]_3 (\bank_cntrl[3].bank0_n_28 ),
        .\ras_timer_r_reg[0]_4 (\bank_cntrl[1].bank0_n_26 ),
        .\ras_timer_r_reg[0]_5 (\bank_cntrl[3].bank0_n_29 ),
        .\ras_timer_r_reg[0]_6 (\bank_cntrl[2].bank0_n_33 ),
        .\ras_timer_r_reg[1] (\bank_cntrl[0].bank0_n_31 ),
        .\ras_timer_r_reg[2] (\bank_cntrl[0].bank0_n_32 ),
        .\ras_timer_r_reg[2]_0 (\bank_cntrl[2].bank0_n_28 ),
        .\ras_timer_r_reg[2]_1 (\bank_cntrl[1].bank0_n_27 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[3] (rb_hit_busies_r),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ({\bank_cntrl[3].bank0_n_22 ,\bank_cntrl[2].bank0_n_26 ,\bank_cntrl[1].bank0_n_24 }),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[4] (\bank_cntrl[0].bank0_n_18 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 (\bank_cntrl[0].bank0_n_24 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 (\bank_cntrl[0].bank0_n_25 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_2 (\bank_cntrl[0].bank0_n_26 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_3 (rb_hit_busies_r_20[4]),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_4 (rb_hit_busies_r_11[4]),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_5 (rb_hit_busies_r_1[4]),
        .rb_hit_busy_r(rb_hit_busy_r[0]),
        .rb_hit_busy_r_reg(rb_hit_busy_r[3:1]),
        .rb_hit_busy_r_reg_0(\bank_cntrl[3].bank0_n_30 ),
        .rd_this_rank_r(rd_this_rank_r[0]),
        .rd_wr_r(rd_wr_r[0]),
        .rd_wr_r_lcl_reg(\bank_cntrl[2].bank0_n_32 ),
        .req_bank_r(req_bank_r[2:0]),
        .\req_bank_r_lcl_reg[1] (\req_bank_r_lcl_reg[1]_0 ),
        .req_bank_rdy_r(\bank_state0/req_bank_rdy_r ),
        .req_bank_rdy_r_reg(\bank_cntrl[0].bank0_n_37 ),
        .req_bank_rdy_r_reg_0(arb_mux0_n_86),
        .req_periodic_rd_r(req_periodic_rd_r[0]),
        .req_wr_r(req_wr_r),
        .reset_reg(reset_reg),
        .\rnk_config_strobe_r_reg[0] (\bank_cntrl[0].bank0_n_20 ),
        .rnk_config_valid_r_lcl_reg(\bank_cntrl[0].bank0_n_56 ),
        .row_cmd_wr(row_cmd_wr[0]),
        .rstdiv0_sync_r1_reg_rep__10(rstdiv0_sync_r1_reg_rep__10),
        .rstdiv0_sync_r1_reg_rep__11(rstdiv0_sync_r1_reg_rep__11),
        .rstdiv0_sync_r1_reg_rep__11_0(rstdiv0_sync_r1_reg_rep__11_0),
        .rstdiv0_sync_r1_reg_rep__11_1(rstdiv0_sync_r1_reg_rep__11_4),
        .rstdiv0_sync_r1_reg_rep__12(rstdiv0_sync_r1_reg_rep__12),
        .use_addr(use_addr),
        .was_wr(was_wr),
        .wr_this_rank_r(wr_this_rank_r[0]));
  ddr_axi_mig_7series_v2_4_bank_cntrl__parameterized0 \bank_cntrl[1].bank0 
       (.CLK(CLK),
        .D(\bank_cntrl[1].bank0_n_21 ),
        .Q({sending_col[3],sending_col[1:0]}),
        .SS(SS),
        .accept_internal_r(accept_internal_r),
        .act_this_rank_r(act_this_rank_r[1]),
        .\app_addr_r1_reg[22] (\app_addr_r1_reg[22]_0 ),
        .\app_addr_r1_reg[22]_0 (\app_addr_r1_reg[22]_3 ),
        .\app_addr_r1_reg[25] (\app_addr_r1_reg[25] ),
        .\app_addr_r1_reg[9] (\app_addr_r1_reg[9] ),
        .\app_cmd_r1_reg[0] (\app_cmd_r1_reg[0] ),
        .\app_cmd_r2_reg[1] (\app_cmd_r2_reg[1] ),
        .app_hi_pri_r2(app_hi_pri_r2),
        .auto_pre_r(auto_pre_r_2),
        .auto_pre_r_lcl_reg(\bank_cntrl[0].bank0_n_42 ),
        .bm_end_r1_0(bm_end_r1_0),
        .\cmd_pipe_plus.mc_address_reg[25] ({\cmd_pipe_plus.mc_address_reg[25]_0 [1],req_row_r[24:13]}),
        .\cmd_pipe_plus.mc_address_reg[9] (\bank_compare0/req_col_r_0 ),
        .col_wait_r(\bank_state0/col_wait_r_7 ),
        .\compute_tail.tail_r_lcl_reg (\bank_cntrl[1].bank0_n_19 ),
        .\compute_tail.tail_r_lcl_reg_0 (\bank_cntrl[1].bank0_n_33 ),
        .\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] (req_data_buf_addr_r[7:4]),
        .demand_priority_r(\bank_state0/demand_priority_r_5 ),
        .demand_priority_r_0(\bank_state0/demand_priority_r_24 ),
        .demanded_prior_r(\bank_state0/demanded_prior_r_4 ),
        .demanded_prior_r_1(\bank_state0/demanded_prior_r_23 ),
        .demanded_prior_r_reg(\bank_cntrl[2].bank0_n_23 ),
        .\grant_r_reg[0] (\bank_cntrl[0].bank0_n_37 ),
        .\grant_r_reg[0]_0 (arb_mux0_n_68),
        .\grant_r_reg[1] (\bank_cntrl[1].bank0_n_42 ),
        .\grant_r_reg[1]_0 (arb_mux0_n_40),
        .\grant_r_reg[1]_1 (arb_mux0_n_30),
        .\grant_r_reg[1]_2 (sending_row[1]),
        .\grant_r_reg[2] (\bank_cntrl[2].bank0_n_40 ),
        .\grant_r_reg[2]_0 (\bank_cntrl[2].bank0_n_42 ),
        .\grant_r_reg[3] (\bank_cntrl[1].bank0_n_39 ),
        .\grant_r_reg[3]_0 (\bank_cntrl[3].bank0_n_18 ),
        .granted_col_r_reg(\bank_cntrl[1].bank0_n_34 ),
        .granted_col_r_reg_0(sent_col),
        .granted_row_r_reg(\bank_cntrl[1].bank0_n_41 ),
        .head_r(head_r[1]),
        .head_r_lcl_reg(\bank_cntrl[1].bank0_n_20 ),
        .head_r_lcl_reg_0(\bank_cntrl[1].bank0_n_38 ),
        .hi_priority(hi_priority),
        .idle_r({idle_r[3:2],idle_r[0]}),
        .idle_r_lcl_reg(\bank_cntrl[0].bank0_n_19 ),
        .idle_r_lcl_reg_0(\bank_cntrl[3].bank0_n_21 ),
        .idle_r_lcl_reg_1(\bank_cntrl[2].bank0_n_25 ),
        .idle_r_lcl_reg_2(\bank_cntrl[0].bank0_n_24 ),
        .idle_r_lcl_reg_3(bank_common0_n_7),
        .idle_r_lcl_reg_4(\bank_cntrl[0].bank0_n_21 ),
        .insert_maint_r(insert_maint_r),
        .\maint_controller.maint_hit_busies_r_reg[1] (maint_hit_busies_ns[1]),
        .\maint_controller.maint_hit_busies_r_reg[1]_0 (maint_hit_busies_r[1]),
        .\maint_controller.maint_wip_r_lcl_reg (auto_pre_r_lcl_reg),
        .\maint_controller.maint_wip_r_lcl_reg_0 (maint_wip_r),
        .maint_req_r(maint_req_r),
        .ofs_rdy_r(\bank_state0/ofs_rdy_r_3 ),
        .ofs_rdy_r0(\bank_state0/ofs_rdy_r0 ),
        .ordered_r(ordered_r[1]),
        .ordered_r_lcl_reg(\bank_cntrl[2].bank0_n_41 ),
        .ordered_r_lcl_reg_0(\bank_cntrl[2].bank0_n_39 ),
        .p_13_out(p_13_out),
        .p_17_in(\bank_state0/p_17_in ),
        .p_91_out(p_91_out),
        .periodic_rd_ack_r_lcl_reg(periodic_rd_ack_r),
        .periodic_rd_ack_r_lcl_reg_0(bank_common0_n_17),
        .periodic_rd_ack_r_lcl_reg_1(bank_common0_n_14),
        .periodic_rd_cntr_r(periodic_rd_cntr_r),
        .periodic_rd_insert(periodic_rd_insert),
        .periodic_rd_r(periodic_rd_r),
        .pre_bm_end_r_reg(\bank_cntrl[2].bank0_n_38 ),
        .pre_bm_end_r_reg_0(\bank_cntrl[0].bank0_n_18 ),
        .pre_bm_end_r_reg_1(\bank_cntrl[2].bank0_n_18 ),
        .pre_passing_open_bank_r_reg(\bank_cntrl[3].bank0_n_32 ),
        .pre_passing_open_bank_r_reg_0(\bank_cntrl[0].bank0_n_41 ),
        .pre_passing_open_bank_r_reg_1(\bank_cntrl[2].bank0_n_43 ),
        .q_entry_ns(\bank_queue0/q_entry_ns ),
        .\q_entry_r_reg[0] (\bank_cntrl[1].bank0_n_36 ),
        .\q_entry_r_reg[1] (\bank_cntrl[1].bank0_n_28 ),
        .\q_entry_r_reg[1]_0 (\bank_cntrl[1].bank0_n_37 ),
        .q_has_priority_r_reg(rb_hit_busy_r[1]),
        .\ras_timer_r_reg[0] (\bank_cntrl[1].bank0_n_25 ),
        .\ras_timer_r_reg[0]_0 (\bank_cntrl[1].bank0_n_40 ),
        .\ras_timer_r_reg[0]_1 (\bank_cntrl[3].bank0_n_24 ),
        .\ras_timer_r_reg[0]_2 (\bank_cntrl[0].bank0_n_32 ),
        .\ras_timer_r_reg[0]_3 (\bank_cntrl[3].bank0_n_29 ),
        .\ras_timer_r_reg[0]_4 (\bank_cntrl[2].bank0_n_33 ),
        .\ras_timer_r_reg[0]_5 (\bank_cntrl[3].bank0_n_28 ),
        .\ras_timer_r_reg[1] (\bank_cntrl[1].bank0_n_26 ),
        .\ras_timer_r_reg[2] (\bank_cntrl[1].bank0_n_27 ),
        .\ras_timer_r_reg[2]_0 (\bank_cntrl[0].bank0_n_27 ),
        .\ras_timer_r_reg[2]_1 (\bank_cntrl[2].bank0_n_28 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[1] (\bank_cntrl[1].bank0_n_22 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_0 (\bank_cntrl[1].bank0_n_24 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_1 (rb_hit_busies_r[1]),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[4] (rb_hit_busies_r_1),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ({\bank_cntrl[0].bank0_n_26 ,\bank_cntrl[3].bank0_n_23 ,\bank_cntrl[2].bank0_n_27 }),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[5] (\bank_cntrl[1].bank0_n_23 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 (rb_hit_busies_r_20[5]),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 (rb_hit_busies_r_11[5]),
        .rb_hit_busy_r_reg(bank_common0_n_18),
        .rb_hit_busy_r_reg_0(\bank_cntrl[3].bank0_n_30 ),
        .rb_hit_busy_r_reg_1(\bank_cntrl[0].bank0_n_22 ),
        .rd_this_rank_r(rd_this_rank_r[1]),
        .rd_wr_r(rd_wr_r[1]),
        .rd_wr_r_lcl_reg(rd_wr_r[0]),
        .rd_wr_r_lcl_reg_0(\bank_cntrl[0].bank0_n_31 ),
        .rd_wr_r_lcl_reg_1(\bank_cntrl[2].bank0_n_32 ),
        .req_bank_r(req_bank_r[5:3]),
        .\req_bank_r_lcl_reg[1] (\req_bank_r_lcl_reg[1] ),
        .req_bank_rdy_r(\bank_state0/req_bank_rdy_r_6 ),
        .req_bank_rdy_r_reg(\bank_cntrl[1].bank0_n_35 ),
        .req_bank_rdy_r_reg_0(arb_mux0_n_87),
        .\req_data_buf_addr_r_reg[0] (idle_r[1]),
        .req_periodic_rd_r(req_periodic_rd_r[1]),
        .req_wr_r_lcl_reg(req_wr_r),
        .reset_reg(reset_reg),
        .rnk_config_valid_r_lcl_reg(\bank_cntrl[1].bank0_n_56 ),
        .row_cmd_wr(row_cmd_wr[1]),
        .rstdiv0_sync_r1_reg_rep__10(rstdiv0_sync_r1_reg_rep__10),
        .rstdiv0_sync_r1_reg_rep__11(rstdiv0_sync_r1_reg_rep__11),
        .rstdiv0_sync_r1_reg_rep__11_0(rstdiv0_sync_r1_reg_rep__11_0),
        .rstdiv0_sync_r1_reg_rep__11_1(rstdiv0_sync_r1_reg_rep__11_1),
        .rstdiv0_sync_r1_reg_rep__12(rstdiv0_sync_r1_reg_rep__12),
        .use_addr(use_addr),
        .was_wr(was_wr),
        .wr_this_rank_r(wr_this_rank_r[1]));
  ddr_axi_mig_7series_v2_4_bank_cntrl__parameterized1 \bank_cntrl[2].bank0 
       (.CLK(CLK),
        .D(\bank_cntrl[2].bank0_n_24 ),
        .Q(sending_col[2:0]),
        .SS(SS),
        .accept_internal_r(accept_internal_r),
        .accept_r_reg(bank_common0_n_12),
        .act_this_rank_r(act_this_rank_r[2]),
        .act_wait_r_lcl_reg(arb_mux0_n_70),
        .\app_addr_r1_reg[22] (\app_addr_r1_reg[22]_1 ),
        .\app_addr_r1_reg[22]_0 (\app_addr_r1_reg[22]_3 ),
        .\app_addr_r1_reg[25] (\app_addr_r1_reg[25] ),
        .\app_addr_r1_reg[9] (\app_addr_r1_reg[9] ),
        .\app_cmd_r1_reg[0] (\app_cmd_r1_reg[0] ),
        .\app_cmd_r2_reg[1] (\app_cmd_r2_reg[1] ),
        .app_hi_pri_r2(app_hi_pri_r2),
        .auto_pre_r(auto_pre_r_12),
        .auto_pre_r_lcl_reg(\bank_cntrl[1].bank0_n_41 ),
        .auto_pre_r_lcl_reg_0(\bank_cntrl[3].bank0_n_34 ),
        .bm_end_r1_1(bm_end_r1_1),
        .\cmd_pipe_plus.mc_address_reg[25] ({\cmd_pipe_plus.mc_address_reg[25]_0 [2],req_row_r[37:26]}),
        .\cmd_pipe_plus.mc_address_reg[9] (\bank_compare0/req_col_r_8 ),
        .col_wait_r(\bank_state0/col_wait_r_18 ),
        .\compute_tail.tail_r_lcl_reg (\bank_cntrl[2].bank0_n_38 ),
        .\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] (req_data_buf_addr_r[11:8]),
        .demand_priority_r(\bank_state0/demand_priority_r_15 ),
        .demand_priority_r_2(\bank_state0/demand_priority_r ),
        .demand_priority_r_4(\bank_state0/demand_priority_r_5 ),
        .demand_priority_r_5(\bank_state0/demand_priority_r_24 ),
        .demanded_prior_r(\bank_state0/demanded_prior_r_14 ),
        .demanded_prior_r_3(\bank_state0/demanded_prior_r_4 ),
        .demanded_prior_r_6(\bank_state0/demanded_prior_r ),
        .demanded_prior_r_reg(\bank_cntrl[2].bank0_n_23 ),
        .demanded_prior_r_reg_0(\bank_cntrl[3].bank0_n_48 ),
        .\grant_r_reg[0] (\bank_cntrl[0].bank0_n_37 ),
        .\grant_r_reg[0]_0 (\bank_cntrl[0].bank0_n_57 ),
        .\grant_r_reg[1] (\bank_cntrl[2].bank0_n_19 ),
        .\grant_r_reg[1]_0 (\bank_cntrl[1].bank0_n_35 ),
        .\grant_r_reg[2] (\bank_cntrl[2].bank0_n_20 ),
        .\grant_r_reg[2]_0 (\bank_cntrl[2].bank0_n_42 ),
        .\grant_r_reg[2]_1 (arb_mux0_n_74),
        .\grant_r_reg[2]_2 (sending_row[2]),
        .\grant_r_reg[2]_3 (arb_mux0_n_83),
        .\grant_r_reg[3] (\bank_cntrl[2].bank0_n_22 ),
        .\grant_r_reg[3]_0 (\bank_cntrl[3].bank0_n_18 ),
        .granted_col_r_reg(\bank_cntrl[2].bank0_n_21 ),
        .granted_col_r_reg_0(sent_col),
        .granted_row_ns(granted_row_ns),
        .granted_row_r_reg(\bank_cntrl[2].bank0_n_45 ),
        .head_r(head_r[2]),
        .hi_priority(hi_priority),
        .idle_r(idle_r[2]),
        .idle_r_lcl_reg(\bank_cntrl[0].bank0_n_19 ),
        .idle_r_lcl_reg_0(\bank_cntrl[3].bank0_n_21 ),
        .idle_r_lcl_reg_1(\bank_cntrl[0].bank0_n_24 ),
        .idle_r_lcl_reg_2(\bank_cntrl[1].bank0_n_22 ),
        .idle_r_lcl_reg_3(bank_common0_n_9),
        .idle_r_lcl_reg_4(\bank_cntrl[1].bank0_n_37 ),
        .idle_r_lcl_reg_5(\bank_cntrl[0].bank0_n_35 ),
        .idle_r_lcl_reg_6(\bank_cntrl[1].bank0_n_36 ),
        .init_calib_complete_reg_rep(init_calib_complete_reg_rep),
        .insert_maint_r(insert_maint_r),
        .\maint_controller.maint_hit_busies_r_reg[2] (maint_hit_busies_ns[2]),
        .\maint_controller.maint_hit_busies_r_reg[2]_0 (maint_hit_busies_r[2]),
        .\maint_controller.maint_wip_r_lcl_reg (auto_pre_r_lcl_reg),
        .\maint_controller.maint_wip_r_lcl_reg_0 (maint_wip_r),
        .maint_rdy(maint_rdy),
        .maint_req_r(maint_req_r),
        .ofs_rdy_r(\bank_state0/ofs_rdy_r_13 ),
        .ofs_rdy_r0(\bank_state0/ofs_rdy_r0_10 ),
        .ofs_rdy_r0_0(\bank_state0/ofs_rdy_r0_9 ),
        .ofs_rdy_r0_1(\bank_state0/ofs_rdy_r0 ),
        .ofs_rdy_r_reg(arb_mux0_n_75),
        .\order_q_r_reg[0] (\bank_cntrl[2].bank0_n_39 ),
        .\order_q_r_reg[1] (\bank_cntrl[2].bank0_n_41 ),
        .ordered_r_lcl_reg({ordered_r[3],ordered_r[1:0]}),
        .override_demand_ns(\bank_state0/override_demand_ns ),
        .override_demand_r(\bank_state0/override_demand_r ),
        .p_13_out(p_13_out),
        .p_17_in(\bank_state0/p_17_in_16 ),
        .p_7_in(p_7_in),
        .p_91_out(p_91_out),
        .periodic_rd_ack_r_lcl_reg(periodic_rd_ack_r),
        .periodic_rd_ack_r_lcl_reg_0(bank_common0_n_17),
        .periodic_rd_ack_r_lcl_reg_1(bank_common0_n_14),
        .periodic_rd_cntr_r(periodic_rd_cntr_r),
        .periodic_rd_insert(periodic_rd_insert),
        .periodic_rd_r(periodic_rd_r),
        .phy_mc_cmd_full(phy_mc_cmd_full),
        .phy_mc_ctl_full(phy_mc_ctl_full),
        .phy_mc_data_full(phy_mc_data_full),
        .pre_bm_end_r_reg(\bank_cntrl[1].bank0_n_19 ),
        .pre_bm_end_r_reg_0(\bank_cntrl[0].bank0_n_18 ),
        .pre_passing_open_bank_r_reg(\bank_cntrl[1].bank0_n_40 ),
        .pre_passing_open_bank_r_reg_0(\bank_cntrl[0].bank0_n_41 ),
        .pre_passing_open_bank_r_reg_1(\bank_cntrl[3].bank0_n_32 ),
        .\q_entry_r_reg[1] (\bank_cntrl[2].bank0_n_37 ),
        .q_has_priority_r_reg(rb_hit_busy_r[2]),
        .\ras_timer_r_reg[0] (\bank_cntrl[2].bank0_n_28 ),
        .\ras_timer_r_reg[0]_0 (\bank_cntrl[2].bank0_n_43 ),
        .\ras_timer_r_reg[0]_1 (\bank_cntrl[1].bank0_n_25 ),
        .\ras_timer_r_reg[0]_2 (\bank_cntrl[3].bank0_n_24 ),
        .\ras_timer_r_reg[0]_3 (\bank_cntrl[1].bank0_n_26 ),
        .\ras_timer_r_reg[0]_4 (\bank_cntrl[3].bank0_n_28 ),
        .\ras_timer_r_reg[0]_5 (\bank_cntrl[3].bank0_n_29 ),
        .\ras_timer_r_reg[0]_6 (\bank_cntrl[0].bank0_n_32 ),
        .\ras_timer_r_reg[1] (\bank_cntrl[2].bank0_n_32 ),
        .\ras_timer_r_reg[2] (\bank_cntrl[2].bank0_n_33 ),
        .\ras_timer_r_reg[2]_0 (\bank_cntrl[0].bank0_n_27 ),
        .\ras_timer_r_reg[2]_1 (\bank_cntrl[1].bank0_n_27 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[2] (\bank_cntrl[2].bank0_n_18 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 (\bank_cntrl[2].bank0_n_25 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_1 (\bank_cntrl[2].bank0_n_26 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_2 (\bank_cntrl[2].bank0_n_27 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_3 (rb_hit_busies_r[2]),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_4 (rb_hit_busies_r_1[2]),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[5] (rb_hit_busies_r_11),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ({\bank_cntrl[1].bank0_n_23 ,\bank_cntrl[0].bank0_n_25 ,\bank_cntrl[3].bank0_n_20 }),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[6] (rb_hit_busies_r_20[6]),
        .rb_hit_busy_r_reg(\bank_cntrl[3].bank0_n_30 ),
        .rb_hit_busy_r_reg_0(\bank_cntrl[0].bank0_n_22 ),
        .rd_this_rank_r(rd_this_rank_r[2]),
        .rd_wr_r(rd_wr_r[2]),
        .rd_wr_r_lcl_reg(\bank_cntrl[1].bank0_n_38 ),
        .rd_wr_r_lcl_reg_0(arb_mux0_n_21),
        .rd_wr_r_lcl_reg_1(\bank_cntrl[0].bank0_n_31 ),
        .rd_wr_r_lcl_reg_2({rd_wr_r[3],rd_wr_r[1:0]}),
        .req_bank_r(req_bank_r[8:6]),
        .\req_bank_r_lcl_reg[1] (\req_bank_r_lcl_reg[1]_1 ),
        .req_bank_rdy_r(\bank_state0/req_bank_rdy_r_17 ),
        .req_bank_rdy_r_reg(\bank_cntrl[2].bank0_n_40 ),
        .req_bank_rdy_r_reg_0(arb_mux0_n_88),
        .req_periodic_rd_r(req_periodic_rd_r[2]),
        .reset_reg(reset_reg),
        .\rnk_config_strobe_r_reg[0] (\bank_cntrl[2].bank0_n_59 ),
        .rnk_config_valid_r(rnk_config_valid_r),
        .row_cmd_wr(row_cmd_wr[2]),
        .rstdiv0_sync_r1_reg_rep__10(rstdiv0_sync_r1_reg_rep__10),
        .rstdiv0_sync_r1_reg_rep__10_0(arb_mux0_n_24),
        .rstdiv0_sync_r1_reg_rep__10_1(rstdiv0_sync_r1_reg_rep__10_0),
        .rstdiv0_sync_r1_reg_rep__11(rstdiv0_sync_r1_reg_rep__11),
        .rstdiv0_sync_r1_reg_rep__11_0(rstdiv0_sync_r1_reg_rep__11_3),
        .rstdiv0_sync_r1_reg_rep__11_1(rstdiv0_sync_r1_reg_rep__11_0),
        .rstdiv0_sync_r1_reg_rep__12(rstdiv0_sync_r1_reg_rep__12),
        .rstdiv0_sync_r1_reg_rep__12_0({maint_hit_busies_ns[3],maint_hit_busies_ns[1:0]}),
        .use_addr(use_addr),
        .was_wr(was_wr),
        .wr_this_rank_r(wr_this_rank_r[2]));
  ddr_axi_mig_7series_v2_4_bank_cntrl__parameterized2 \bank_cntrl[3].bank0 
       (.CLK(CLK),
        .D(maint_hit_busies_ns[3]),
        .Q({sending_col[3],sending_col[1]}),
        .SS(SS),
        .accept_internal_r(accept_internal_r),
        .accept_r_reg(bank_common0_n_11),
        .act_this_rank_r(act_this_rank_r[3]),
        .act_wait_r_lcl_reg(arb_mux0_n_72),
        .act_wait_r_lcl_reg_0(row_cmd_wr[2]),
        .\app_addr_r1_reg[22] (\app_addr_r1_reg[22]_2 ),
        .\app_addr_r1_reg[22]_0 (\app_addr_r1_reg[22]_3 ),
        .\app_addr_r1_reg[25] (\app_addr_r1_reg[25] ),
        .\app_addr_r1_reg[9] (\app_addr_r1_reg[9] ),
        .\app_cmd_r1_reg[0] (\app_cmd_r1_reg[0] ),
        .\app_cmd_r2_reg[1] (\app_cmd_r2_reg[1] ),
        .app_hi_pri_r2(app_hi_pri_r2),
        .auto_pre_r(auto_pre_r_21),
        .bm_end_r1_2(bm_end_r1_2),
        .\cmd_pipe_plus.mc_address_reg[23] (\bank_cntrl[3].bank0_n_35 ),
        .\cmd_pipe_plus.mc_address_reg[25] ({\cmd_pipe_plus.mc_address_reg[25]_0 [3],req_row_r[50],req_row_r[48:39]}),
        .\cmd_pipe_plus.mc_address_reg[9] (\bank_compare0/req_col_r_19 ),
        .\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] (req_data_buf_addr_r[15:12]),
        .demand_priority_r(\bank_state0/demand_priority_r_24 ),
        .demand_priority_r_1(\bank_state0/demand_priority_r_5 ),
        .demand_priority_r_reg(\bank_cntrl[1].bank0_n_56 ),
        .demanded_prior_r(\bank_state0/demanded_prior_r_23 ),
        .demanded_prior_r_0(\bank_state0/demanded_prior_r_4 ),
        .demanded_prior_r_reg(\bank_cntrl[3].bank0_n_48 ),
        .demanded_prior_r_reg_0(\bank_cntrl[2].bank0_n_23 ),
        .\grant_r_reg[2] (\bank_cntrl[2].bank0_n_42 ),
        .\grant_r_reg[2]_0 (\bank_cntrl[2].bank0_n_40 ),
        .\grant_r_reg[2]_1 (arb_mux0_n_74),
        .\grant_r_reg[3] (\bank_cntrl[3].bank0_n_17 ),
        .\grant_r_reg[3]_0 (arb_mux0_n_69),
        .\grant_r_reg[3]_1 (sending_row[3:2]),
        .\grant_r_reg[3]_2 (arb_mux0_n_84),
        .\grant_r_reg[3]_3 (arb_mux0_n_82),
        .granted_col_r_reg(\bank_cntrl[3].bank0_n_50 ),
        .granted_row_r_reg(\bank_cntrl[3].bank0_n_34 ),
        .head_r(head_r[3]),
        .head_r_lcl_reg(\bank_cntrl[3].bank0_n_30 ),
        .hi_priority(hi_priority),
        .idle_r(idle_r[3]),
        .idle_r_lcl_reg(\bank_cntrl[0].bank0_n_19 ),
        .idle_r_lcl_reg_0(idle_r[2:0]),
        .idle_r_lcl_reg_1(\bank_cntrl[2].bank0_n_25 ),
        .idle_r_lcl_reg_2(\bank_cntrl[0].bank0_n_24 ),
        .idle_r_lcl_reg_3(\bank_cntrl[1].bank0_n_22 ),
        .idle_r_lcl_reg_4(\bank_cntrl[0].bank0_n_38 ),
        .idle_r_lcl_reg_5(bank_common0_n_10),
        .idle_r_lcl_reg_6(\bank_cntrl[0].bank0_n_39 ),
        .insert_maint_r(insert_maint_r),
        .\maint_controller.maint_hit_busies_r_reg[3] (maint_hit_busies_r[3]),
        .\maint_controller.maint_wip_r_lcl_reg (auto_pre_r_lcl_reg),
        .\maint_controller.maint_wip_r_lcl_reg_0 (maint_wip_r),
        .maint_req_r(maint_req_r),
        .ofs_rdy_r(\bank_state0/ofs_rdy_r_22 ),
        .ofs_rdy_r0(\bank_state0/ofs_rdy_r0_9 ),
        .ordered_r_lcl_reg(ordered_r[3]),
        .ordered_r_lcl_reg_0(\bank_cntrl[2].bank0_n_41 ),
        .ordered_r_lcl_reg_1(\bank_cntrl[2].bank0_n_39 ),
        .p_13_out(p_13_out),
        .p_91_out(p_91_out),
        .periodic_rd_ack_r_lcl_reg(periodic_rd_ack_r),
        .periodic_rd_ack_r_lcl_reg_0(bank_common0_n_17),
        .periodic_rd_ack_r_lcl_reg_1(bank_common0_n_14),
        .periodic_rd_cntr_r(periodic_rd_cntr_r),
        .periodic_rd_insert(periodic_rd_insert),
        .periodic_rd_r(periodic_rd_r),
        .pre_bm_end_r_reg(\bank_cntrl[1].bank0_n_20 ),
        .pre_bm_end_r_reg_0(\bank_cntrl[2].bank0_n_18 ),
        .pre_bm_end_r_reg_1(\bank_cntrl[0].bank0_n_18 ),
        .pre_bm_end_r_reg_2(\bank_cntrl[0].bank0_n_40 ),
        .pre_passing_open_bank_r_reg(\bank_cntrl[1].bank0_n_40 ),
        .pre_passing_open_bank_r_reg_0(\bank_cntrl[0].bank0_n_41 ),
        .pre_passing_open_bank_r_reg_1(\bank_cntrl[2].bank0_n_43 ),
        .\q_entry_r_reg[1] (\bank_cntrl[3].bank0_n_19 ),
        .q_has_priority_r_reg(rb_hit_busy_r[3]),
        .\ras_timer_r_reg[0] (\bank_cntrl[3].bank0_n_24 ),
        .\ras_timer_r_reg[0]_0 (\bank_cntrl[3].bank0_n_32 ),
        .\ras_timer_r_reg[0]_1 (\bank_cntrl[1].bank0_n_25 ),
        .\ras_timer_r_reg[0]_2 (\bank_cntrl[1].bank0_n_26 ),
        .\ras_timer_r_reg[0]_3 (\bank_cntrl[2].bank0_n_33 ),
        .\ras_timer_r_reg[0]_4 (\bank_cntrl[0].bank0_n_32 ),
        .\ras_timer_r_reg[1] (\bank_cntrl[3].bank0_n_28 ),
        .\ras_timer_r_reg[2] (\bank_cntrl[3].bank0_n_29 ),
        .\ras_timer_r_reg[2]_0 (\bank_cntrl[2].bank0_n_28 ),
        .\ras_timer_r_reg[2]_1 (\bank_cntrl[0].bank0_n_27 ),
        .\ras_timer_r_reg[2]_2 (\bank_cntrl[1].bank0_n_27 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[3] (\bank_cntrl[3].bank0_n_20 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 (\bank_cntrl[3].bank0_n_21 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 (\bank_cntrl[3].bank0_n_22 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_2 (\bank_cntrl[3].bank0_n_23 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_3 (rb_hit_busies_r_11[3]),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_4 (rb_hit_busies_r[3]),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_5 (rb_hit_busies_r_1[3]),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[6] (rb_hit_busies_r_20),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ({\bank_cntrl[2].bank0_n_24 ,\bank_cntrl[1].bank0_n_21 ,\bank_cntrl[0].bank0_n_23 }),
        .rb_hit_busy_r(rb_hit_busy_r[2:0]),
        .rb_hit_busy_r_reg(\bank_cntrl[0].bank0_n_22 ),
        .rd_this_rank_r(rd_this_rank_r[3]),
        .\rd_this_rank_r_reg[0] (rd_wr_r[3]),
        .rd_wr_r_lcl_reg(\bank_cntrl[1].bank0_n_39 ),
        .rd_wr_r_lcl_reg_0(\bank_cntrl[2].bank0_n_32 ),
        .rd_wr_r_lcl_reg_1(\bank_cntrl[0].bank0_n_31 ),
        .req_bank_r(req_bank_r[11:9]),
        .\req_bank_r_lcl_reg[1] (\req_bank_r_lcl_reg[1]_2 ),
        .req_bank_rdy_r(\bank_state0/req_bank_rdy_r_25 ),
        .req_bank_rdy_r_reg(\bank_cntrl[3].bank0_n_18 ),
        .req_bank_rdy_r_reg_0(arb_mux0_n_81),
        .req_periodic_rd_r(req_periodic_rd_r[3]),
        .\req_row_r_lcl_reg[10] (req_row_r[36]),
        .reset_reg(reset_reg),
        .\rnk_config_strobe_r_reg[0] (\bank_cntrl[3].bank0_n_49 ),
        .rnk_config_valid_r_lcl_reg(\bank_cntrl[3].bank0_n_33 ),
        .rnk_config_valid_r_lcl_reg_0(arb_mux0_n_36),
        .row_cmd_wr(row_cmd_wr[3]),
        .rstdiv0_sync_r1_reg_rep__10(rstdiv0_sync_r1_reg_rep__10),
        .rstdiv0_sync_r1_reg_rep__11(rstdiv0_sync_r1_reg_rep__11),
        .rstdiv0_sync_r1_reg_rep__11_0(rstdiv0_sync_r1_reg_rep__11_0),
        .rstdiv0_sync_r1_reg_rep__11_1(rstdiv0_sync_r1_reg_rep__11_2),
        .rstdiv0_sync_r1_reg_rep__12(rstdiv0_sync_r1_reg_rep__12),
        .use_addr(use_addr),
        .was_wr(was_wr),
        .wr_this_rank_r(wr_this_rank_r[3]));
  ddr_axi_mig_7series_v2_4_bank_common bank_common0
       (.CLK(CLK),
        .D(maint_hit_busies_ns),
        .Q(maint_hit_busies_r),
        .SS(SS),
        .accept_internal_r(accept_internal_r),
        .accept_ns(accept_ns),
        .\app_cmd_r1_reg[0] (\app_cmd_r1_reg[0] ),
        .auto_pre_r_lcl_reg(auto_pre_r_lcl_reg),
        .head_r(head_r),
        .head_r_lcl_reg(bank_common0_n_7),
        .head_r_lcl_reg_0(bank_common0_n_8),
        .head_r_lcl_reg_1(bank_common0_n_9),
        .head_r_lcl_reg_2(bank_common0_n_10),
        .idle_r(idle_r),
        .insert_maint_r(insert_maint_r),
        .\maint_controller.maint_hit_busies_r_reg[3]_0 (maint_wip_r),
        .maint_rdy(maint_rdy),
        .maint_req_r(maint_req_r),
        .maint_sre_r(maint_sre_r),
        .maint_srx_r(maint_srx_r),
        .\maintenance_request.maint_srx_r_lcl_reg (\maintenance_request.maint_srx_r_lcl_reg_0 ),
        .\maintenance_request.maint_srx_r_lcl_reg_0 (\maintenance_request.maint_srx_r_lcl_reg_1 ),
        .p_7_in(p_7_in),
        .periodic_rd_cntr_r(periodic_rd_cntr_r),
        .periodic_rd_insert(periodic_rd_insert),
        .periodic_rd_r(periodic_rd_r),
        .\q_entry_r_reg[0] (bank_common0_n_16),
        .q_has_priority_r_reg(bank_common0_n_17),
        .q_has_rd_r_reg(bank_common0_n_11),
        .q_has_rd_r_reg_0(bank_common0_n_12),
        .q_has_rd_r_reg_1(bank_common0_n_13),
        .q_has_rd_r_reg_2(bank_common0_n_18),
        .rb_hit_busy_r(rb_hit_busy_r),
        .rd_wr_r_lcl_reg(bank_common0_n_14),
        .rstdiv0_sync_r1_reg_rep__11(rstdiv0_sync_r1_reg_rep__11),
        .rstdiv0_sync_r1_reg_rep__11_0(rstdiv0_sync_r1_reg_rep__11_0),
        .rstdiv0_sync_r1_reg_rep__12(rstdiv0_sync_r1_reg_rep__12),
        .use_addr(use_addr),
        .was_wr(was_wr),
        .was_wr_reg_0(periodic_rd_ack_r));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_bank_queue" *) 
module ddr_axi_mig_7series_v2_4_bank_queue
   (\req_data_buf_addr_r_reg[0] ,
    E,
    pass_open_bank_r,
    pre_bm_end_r,
    q_has_rd,
    wait_for_maint_r,
    tail_r,
    wait_for_maint_r_lcl_reg_0,
    pre_bm_end_r_reg_0,
    ordered_r,
    \rtp_timer_r_reg[0] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4] ,
    head_r_lcl_reg_0,
    \rnk_config_strobe_r_reg[0] ,
    \q_entry_r_reg[0]_0 ,
    D,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_2 ,
    \ras_timer_r_reg[2] ,
    \ras_timer_r_reg[0] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ,
    q_entry_ns,
    p_145_out,
    \maint_controller.maint_hit_busies_r_reg[0] ,
    \q_entry_r_reg[1]_0 ,
    act_wait_ns,
    p_17_in,
    demand_priority_r_reg,
    granted_col_r_reg,
    \q_entry_r_reg[1]_1 ,
    \q_entry_r_reg[1]_2 ,
    \q_entry_r_reg[0]_1 ,
    \ras_timer_r_reg[0]_0 ,
    \grant_r_reg[2] ,
    CLK,
    \compute_tail.tail_r_lcl_reg_0 ,
    pre_bm_end_ns,
    pre_passing_open_bank_ns,
    rstdiv0_sync_r1_reg_rep__11,
    SS,
    auto_pre_r_lcl_reg_0,
    Q,
    rstdiv0_sync_r1_reg_rep__12,
    rtp_timer_ns0,
    accept_r_reg,
    pre_bm_end_r_reg_1,
    req_wr_r_lcl_reg,
    rd_wr_r_lcl_reg,
    periodic_rd_ack_r_lcl_reg,
    use_addr,
    accept_internal_r,
    rb_hit_busy_r_reg,
    rb_hit_busy_r_reg_0,
    \grant_r_reg[2]_0 ,
    col_wait_r_reg,
    idle_r_lcl_reg_0,
    \req_bank_r_lcl_reg[1] ,
    idle_r_lcl_reg_1,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_3 ,
    rstdiv0_sync_r1_reg_rep__10,
    idle_r_lcl_reg_2,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_4 ,
    idle_r_lcl_reg_3,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_5 ,
    \ras_timer_r_reg[2]_0 ,
    \ras_timer_r_reg[0]_1 ,
    \ras_timer_r_reg[0]_2 ,
    \ras_timer_r_reg[2]_1 ,
    rd_wr_r_lcl_reg_0,
    \ras_timer_r_reg[0]_3 ,
    \ras_timer_r_reg[0]_4 ,
    rd_wr_r_lcl_reg_1,
    \ras_timer_r_reg[0]_5 ,
    \ras_timer_r_reg[0]_6 ,
    \ras_timer_r_reg[2]_2 ,
    \ras_timer_r_reg[0]_7 ,
    p_91_out,
    periodic_rd_ack_r_lcl_reg_0,
    \q_entry_r_reg[1]_3 ,
    idle_r_lcl_reg_4,
    rb_hit_busy_r_reg_1,
    rb_hit_busy_r_reg_2,
    \maint_controller.maint_hit_busies_r_reg[0]_0 ,
    \maint_controller.maint_wip_r_lcl_reg ,
    maint_req_r,
    rd_wr_r_lcl_reg_2,
    pre_bm_end_r_reg_2,
    \q_entry_r_reg[1]_4 ,
    p_13_out,
    \grant_r_reg[0] ,
    act_wait_r_lcl_reg,
    rstdiv0_sync_r1_reg_rep__11_0,
    pre_passing_open_bank_r_reg_0,
    pre_passing_open_bank_r_reg_1,
    pre_passing_open_bank_r_reg_2,
    req_priority_r,
    \grant_r_reg[3] ,
    \grant_r_reg[2]_1 ,
    \grant_r_reg[0]_0 ,
    \grant_r_reg[1] ,
    rstdiv0_sync_r1_reg_rep__11_1,
    app_hi_pri_r2,
    was_wr,
    \grant_r_reg[2]_2 ,
    ras_timer_zero_r_reg,
    insert_maint_r,
    ras_timer_zero_r,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 ,
    idle_r_lcl_reg_5,
    idle_r_lcl_reg_6,
    ordered_r_lcl_reg_0,
    ordered_r_lcl_reg_1);
  output [0:0]\req_data_buf_addr_r_reg[0] ;
  output [0:0]E;
  output pass_open_bank_r;
  output pre_bm_end_r;
  output q_has_rd;
  output wait_for_maint_r;
  output tail_r;
  output wait_for_maint_r_lcl_reg_0;
  output pre_bm_end_r_reg_0;
  output [0:0]ordered_r;
  output \rtp_timer_r_reg[0] ;
  output \rb_hit_busies.rb_hit_busies_r_lcl_reg[4] ;
  output head_r_lcl_reg_0;
  output \rnk_config_strobe_r_reg[0] ;
  output \q_entry_r_reg[0]_0 ;
  output [0:0]D;
  output \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ;
  output [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 ;
  output [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_2 ;
  output [2:0]\ras_timer_r_reg[2] ;
  output \ras_timer_r_reg[0] ;
  output [2:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ;
  output [0:0]q_entry_ns;
  output p_145_out;
  output [0:0]\maint_controller.maint_hit_busies_r_reg[0] ;
  output \q_entry_r_reg[1]_0 ;
  output act_wait_ns;
  output p_17_in;
  output demand_priority_r_reg;
  output granted_col_r_reg;
  output \q_entry_r_reg[1]_1 ;
  output \q_entry_r_reg[1]_2 ;
  output \q_entry_r_reg[0]_1 ;
  output \ras_timer_r_reg[0]_0 ;
  output \grant_r_reg[2] ;
  input CLK;
  input \compute_tail.tail_r_lcl_reg_0 ;
  input pre_bm_end_ns;
  input pre_passing_open_bank_ns;
  input rstdiv0_sync_r1_reg_rep__11;
  input [0:0]SS;
  input auto_pre_r_lcl_reg_0;
  input [0:0]Q;
  input rstdiv0_sync_r1_reg_rep__12;
  input rtp_timer_ns0;
  input accept_r_reg;
  input pre_bm_end_r_reg_1;
  input req_wr_r_lcl_reg;
  input rd_wr_r_lcl_reg;
  input periodic_rd_ack_r_lcl_reg;
  input use_addr;
  input accept_internal_r;
  input [2:0]rb_hit_busy_r_reg;
  input rb_hit_busy_r_reg_0;
  input \grant_r_reg[2]_0 ;
  input col_wait_r_reg;
  input [2:0]idle_r_lcl_reg_0;
  input \req_bank_r_lcl_reg[1] ;
  input idle_r_lcl_reg_1;
  input [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_3 ;
  input rstdiv0_sync_r1_reg_rep__10;
  input idle_r_lcl_reg_2;
  input [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_4 ;
  input idle_r_lcl_reg_3;
  input [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_5 ;
  input \ras_timer_r_reg[2]_0 ;
  input \ras_timer_r_reg[0]_1 ;
  input \ras_timer_r_reg[0]_2 ;
  input \ras_timer_r_reg[2]_1 ;
  input rd_wr_r_lcl_reg_0;
  input \ras_timer_r_reg[0]_3 ;
  input \ras_timer_r_reg[0]_4 ;
  input rd_wr_r_lcl_reg_1;
  input \ras_timer_r_reg[0]_5 ;
  input \ras_timer_r_reg[0]_6 ;
  input \ras_timer_r_reg[2]_2 ;
  input \ras_timer_r_reg[0]_7 ;
  input p_91_out;
  input periodic_rd_ack_r_lcl_reg_0;
  input \q_entry_r_reg[1]_3 ;
  input idle_r_lcl_reg_4;
  input rb_hit_busy_r_reg_1;
  input rb_hit_busy_r_reg_2;
  input [0:0]\maint_controller.maint_hit_busies_r_reg[0]_0 ;
  input \maint_controller.maint_wip_r_lcl_reg ;
  input maint_req_r;
  input rd_wr_r_lcl_reg_2;
  input pre_bm_end_r_reg_2;
  input \q_entry_r_reg[1]_4 ;
  input p_13_out;
  input [0:0]\grant_r_reg[0] ;
  input act_wait_r_lcl_reg;
  input rstdiv0_sync_r1_reg_rep__11_0;
  input pre_passing_open_bank_r_reg_0;
  input pre_passing_open_bank_r_reg_1;
  input pre_passing_open_bank_r_reg_2;
  input req_priority_r;
  input \grant_r_reg[3] ;
  input \grant_r_reg[2]_1 ;
  input \grant_r_reg[0]_0 ;
  input \grant_r_reg[1] ;
  input rstdiv0_sync_r1_reg_rep__11_1;
  input app_hi_pri_r2;
  input was_wr;
  input \grant_r_reg[2]_2 ;
  input ras_timer_zero_r_reg;
  input insert_maint_r;
  input ras_timer_zero_r;
  input [2:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 ;
  input idle_r_lcl_reg_5;
  input idle_r_lcl_reg_6;
  input ordered_r_lcl_reg_0;
  input ordered_r_lcl_reg_1;

  wire CLK;
  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SS;
  wire accept_internal_r;
  wire accept_r_reg;
  wire act_wait_ns;
  wire act_wait_r_lcl_i_4__1_n_0;
  wire act_wait_r_lcl_reg;
  wire app_hi_pri_r2;
  wire auto_pre_r_lcl_reg_0;
  wire col_wait_r_reg;
  wire \compute_tail.tail_r_lcl_i_1_n_0 ;
  wire \compute_tail.tail_r_lcl_reg_0 ;
  wire demand_priority_r_reg;
  wire \grant_r[2]_i_6_n_0 ;
  wire [0:0]\grant_r_reg[0] ;
  wire \grant_r_reg[0]_0 ;
  wire \grant_r_reg[1] ;
  wire \grant_r_reg[2] ;
  wire \grant_r_reg[2]_0 ;
  wire \grant_r_reg[2]_1 ;
  wire \grant_r_reg[2]_2 ;
  wire \grant_r_reg[3] ;
  wire granted_col_r_reg;
  wire head_r_lcl_i_1_n_0;
  wire head_r_lcl_i_2__0_n_0;
  wire head_r_lcl_i_4_n_0;
  wire head_r_lcl_reg_0;
  wire [2:0]idle_r_lcl_reg_0;
  wire idle_r_lcl_reg_1;
  wire idle_r_lcl_reg_2;
  wire idle_r_lcl_reg_3;
  wire idle_r_lcl_reg_4;
  wire idle_r_lcl_reg_5;
  wire idle_r_lcl_reg_6;
  wire insert_maint_r;
  wire [0:0]\maint_controller.maint_hit_busies_r_reg[0] ;
  wire [0:0]\maint_controller.maint_hit_busies_r_reg[0]_0 ;
  wire \maint_controller.maint_wip_r_lcl_reg ;
  wire maint_req_r;
  wire [1:0]order_q_r;
  wire \order_q_r[0]_i_1_n_0 ;
  wire \order_q_r[1]_i_1_n_0 ;
  wire [0:0]ordered_r;
  wire ordered_r_lcl_i_1_n_0;
  wire ordered_r_lcl_reg_0;
  wire ordered_r_lcl_reg_1;
  wire p_13_out;
  wire p_145_out;
  wire p_17_in;
  wire p_91_out;
  wire pass_open_bank_r;
  wire periodic_rd_ack_r_lcl_reg;
  wire periodic_rd_ack_r_lcl_reg_0;
  wire pre_bm_end_ns;
  wire pre_bm_end_r;
  wire pre_bm_end_r_reg_0;
  wire pre_bm_end_r_reg_1;
  wire pre_bm_end_r_reg_2;
  wire pre_passing_open_bank_ns;
  wire pre_passing_open_bank_r;
  wire pre_passing_open_bank_r_reg_0;
  wire pre_passing_open_bank_r_reg_1;
  wire pre_passing_open_bank_r_reg_2;
  wire [0:0]q_entry_ns;
  wire [1:0]q_entry_r;
  wire \q_entry_r[0]_i_1_n_0 ;
  wire \q_entry_r[0]_i_2__1_n_0 ;
  wire \q_entry_r[1]_i_1_n_0 ;
  wire \q_entry_r[1]_i_2__0_n_0 ;
  wire \q_entry_r[1]_i_5__2_n_0 ;
  wire \q_entry_r[1]_i_5_n_0 ;
  wire \q_entry_r[1]_i_6__2_n_0 ;
  wire \q_entry_r[1]_i_7_n_0 ;
  wire \q_entry_r[1]_i_8_n_0 ;
  wire \q_entry_r_reg[0]_0 ;
  wire \q_entry_r_reg[0]_1 ;
  wire \q_entry_r_reg[1]_0 ;
  wire \q_entry_r_reg[1]_1 ;
  wire \q_entry_r_reg[1]_2 ;
  wire \q_entry_r_reg[1]_3 ;
  wire \q_entry_r_reg[1]_4 ;
  wire q_has_priority;
  wire q_has_priority_ns;
  wire q_has_rd;
  wire q_has_rd_ns;
  wire \ras_timer_r[0]_i_3__1_n_0 ;
  wire \ras_timer_r[1]_i_3__1_n_0 ;
  wire \ras_timer_r[2]_i_3__1_n_0 ;
  wire \ras_timer_r_reg[0] ;
  wire \ras_timer_r_reg[0]_0 ;
  wire \ras_timer_r_reg[0]_1 ;
  wire \ras_timer_r_reg[0]_2 ;
  wire \ras_timer_r_reg[0]_3 ;
  wire \ras_timer_r_reg[0]_4 ;
  wire \ras_timer_r_reg[0]_5 ;
  wire \ras_timer_r_reg[0]_6 ;
  wire \ras_timer_r_reg[0]_7 ;
  wire [2:0]\ras_timer_r_reg[2] ;
  wire \ras_timer_r_reg[2]_0 ;
  wire \ras_timer_r_reg[2]_1 ;
  wire \ras_timer_r_reg[2]_2 ;
  wire ras_timer_zero_r;
  wire ras_timer_zero_r_reg;
  wire [2:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ;
  wire [2:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[4] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ;
  wire [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 ;
  wire [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_2 ;
  wire [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_3 ;
  wire [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_4 ;
  wire [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_5 ;
  wire [2:0]rb_hit_busy_r_reg;
  wire rb_hit_busy_r_reg_0;
  wire rb_hit_busy_r_reg_1;
  wire rb_hit_busy_r_reg_2;
  wire rd_wr_r_lcl_reg;
  wire rd_wr_r_lcl_reg_0;
  wire rd_wr_r_lcl_reg_1;
  wire rd_wr_r_lcl_reg_2;
  wire \req_bank_r_lcl_reg[1] ;
  wire [0:0]\req_data_buf_addr_r_reg[0] ;
  wire req_priority_r;
  wire req_wr_r_lcl_reg;
  wire \rnk_config_strobe_r_reg[0] ;
  wire rstdiv0_sync_r1_reg_rep__10;
  wire rstdiv0_sync_r1_reg_rep__11;
  wire rstdiv0_sync_r1_reg_rep__11_0;
  wire rstdiv0_sync_r1_reg_rep__11_1;
  wire rstdiv0_sync_r1_reg_rep__12;
  wire rtp_timer_ns0;
  wire \rtp_timer_r_reg[0] ;
  wire set_order_q;
  wire tail_r;
  wire use_addr;
  wire wait_for_maint_r;
  wire wait_for_maint_r_lcl_i_1__0_n_0;
  wire wait_for_maint_r_lcl_reg_0;
  wire was_wr;

  LUT6 #(
    .INIT(64'hAAA2222222222222)) 
    accept_internal_r_i_5
       (.I0(rd_wr_r_lcl_reg_2),
        .I1(\req_data_buf_addr_r_reg[0] ),
        .I2(periodic_rd_ack_r_lcl_reg),
        .I3(use_addr),
        .I4(accept_internal_r),
        .I5(wait_for_maint_r_lcl_reg_0),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4040FF40)) 
    act_wait_r_lcl_i_1__2
       (.I0(\grant_r_reg[0] ),
        .I1(act_wait_r_lcl_reg),
        .I2(\ras_timer_r_reg[0] ),
        .I3(pass_open_bank_r),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4] ),
        .I5(rstdiv0_sync_r1_reg_rep__11_0),
        .O(act_wait_ns));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    act_wait_r_lcl_i_2__1
       (.I0(act_wait_r_lcl_i_4__1_n_0),
        .I1(q_entry_r[0]),
        .I2(q_entry_r[1]),
        .I3(\req_data_buf_addr_r_reg[0] ),
        .O(\ras_timer_r_reg[0] ));
  LUT6 #(
    .INIT(64'hBB0BBB0B0000BB0B)) 
    act_wait_r_lcl_i_4__1
       (.I0(pre_passing_open_bank_r_reg_0),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 [2]),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 [0]),
        .I3(pre_passing_open_bank_r_reg_1),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 [1]),
        .I5(pre_passing_open_bank_r_reg_2),
        .O(act_wait_r_lcl_i_4__1_n_0));
  LUT5 #(
    .INIT(32'h55151515)) 
    act_wait_r_lcl_i_5__0
       (.I0(pre_passing_open_bank_r),
        .I1(pass_open_bank_r),
        .I2(Q),
        .I3(req_wr_r_lcl_reg),
        .I4(rd_wr_r_lcl_reg),
        .O(\ras_timer_r_reg[0]_0 ));
  FDRE auto_pre_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(auto_pre_r_lcl_reg_0),
        .Q(pre_bm_end_r_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDFDFCCCFDDDDCCCC)) 
    \compute_tail.tail_r_lcl_i_1 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4] ),
        .I1(set_order_q),
        .I2(accept_r_reg),
        .I3(\req_data_buf_addr_r_reg[0] ),
        .I4(pre_bm_end_r_reg_1),
        .I5(tail_r),
        .O(\compute_tail.tail_r_lcl_i_1_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \compute_tail.tail_r_lcl_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\compute_tail.tail_r_lcl_i_1_n_0 ),
        .Q(tail_r),
        .R(SS));
  LUT5 #(
    .INIT(32'hF2F2F2FF)) 
    demand_priority_r_i_2__2
       (.I0(order_q_r[0]),
        .I1(\grant_r_reg[2]_0 ),
        .I2(order_q_r[1]),
        .I3(req_priority_r),
        .I4(q_has_priority),
        .O(demand_priority_r_reg));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAAA)) 
    \grant_r[1]_i_8 
       (.I0(order_q_r[1]),
        .I1(\grant_r_reg[3] ),
        .I2(\grant_r_reg[2]_1 ),
        .I3(\grant_r_reg[0]_0 ),
        .I4(\grant_r_reg[1] ),
        .I5(order_q_r[0]),
        .O(granted_col_r_reg));
  LUT6 #(
    .INIT(64'h000000000000222F)) 
    \grant_r[2]_i_3 
       (.I0(\grant_r[2]_i_6_n_0 ),
        .I1(\grant_r_reg[2]_2 ),
        .I2(pre_bm_end_r_reg_0),
        .I3(ras_timer_zero_r_reg),
        .I4(insert_maint_r),
        .I5(\grant_r_reg[0] ),
        .O(\grant_r_reg[2] ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \grant_r[2]_i_6 
       (.I0(\req_data_buf_addr_r_reg[0] ),
        .I1(act_wait_r_lcl_reg),
        .I2(wait_for_maint_r_lcl_reg_0),
        .I3(wait_for_maint_r),
        .I4(ras_timer_zero_r),
        .O(\grant_r[2]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    head_r_lcl_i_1
       (.I0(head_r_lcl_i_2__0_n_0),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4] ),
        .I2(head_r_lcl_reg_0),
        .I3(\q_entry_r[1]_i_5_n_0 ),
        .I4(wait_for_maint_r_lcl_reg_0),
        .O(head_r_lcl_i_1_n_0));
  LUT6 #(
    .INIT(64'h888A8B8A888AB8BA)) 
    head_r_lcl_i_2__0
       (.I0(head_r_lcl_i_4_n_0),
        .I1(idle_r_lcl_reg_4),
        .I2(\q_entry_r[1]_i_8_n_0 ),
        .I3(\req_data_buf_addr_r_reg[0] ),
        .I4(rb_hit_busy_r_reg_1),
        .I5(rb_hit_busy_r_reg_2),
        .O(head_r_lcl_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT5 #(
    .INIT(32'h01168001)) 
    head_r_lcl_i_3__0
       (.I0(\req_data_buf_addr_r_reg[0] ),
        .I1(idle_r_lcl_reg_0[0]),
        .I2(idle_r_lcl_reg_0[1]),
        .I3(idle_r_lcl_reg_0[2]),
        .I4(periodic_rd_ack_r_lcl_reg_0),
        .O(head_r_lcl_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT2 #(
    .INIT(4'h2)) 
    head_r_lcl_i_4
       (.I0(q_entry_r[0]),
        .I1(q_entry_r[1]),
        .O(head_r_lcl_i_4_n_0));
  FDSE head_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(head_r_lcl_i_1_n_0),
        .Q(wait_for_maint_r_lcl_reg_0),
        .S(SS));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT1 #(
    .INIT(2'h1)) 
    idle_r_lcl_i_1__0
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ),
        .O(E));
  FDRE idle_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(E),
        .Q(\req_data_buf_addr_r_reg[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4040404440404040)) 
    \maint_controller.maint_hit_busies_r[0]_i_1 
       (.I0(rstdiv0_sync_r1_reg_rep__12),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4] ),
        .I2(\maint_controller.maint_hit_busies_r_reg[0]_0 ),
        .I3(\maint_controller.maint_wip_r_lcl_reg ),
        .I4(maint_req_r),
        .I5(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ),
        .O(\maint_controller.maint_hit_busies_r_reg[0] ));
  LUT5 #(
    .INIT(32'h55151515)) 
    \maint_controller.maint_hit_busies_r[0]_i_2 
       (.I0(pre_bm_end_r),
        .I1(pass_open_bank_r),
        .I2(Q),
        .I3(req_wr_r_lcl_reg),
        .I4(rd_wr_r_lcl_reg),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4] ));
  LUT6 #(
    .INIT(64'h31553000315530CC)) 
    \order_q_r[0]_i_1 
       (.I0(ordered_r_lcl_reg_1),
        .I1(order_q_r[0]),
        .I2(order_q_r[1]),
        .I3(\grant_r_reg[2]_0 ),
        .I4(set_order_q),
        .I5(rstdiv0_sync_r1_reg_rep__12),
        .O(\order_q_r[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hC2AAC000C2AAC0F0)) 
    \order_q_r[1]_i_1 
       (.I0(ordered_r_lcl_reg_0),
        .I1(order_q_r[0]),
        .I2(order_q_r[1]),
        .I3(\grant_r_reg[2]_0 ),
        .I4(set_order_q),
        .I5(rstdiv0_sync_r1_reg_rep__12),
        .O(\order_q_r[1]_i_1_n_0 ));
  FDRE \order_q_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\order_q_r[0]_i_1_n_0 ),
        .Q(order_q_r[0]),
        .R(1'b0));
  FDRE \order_q_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\order_q_r[1]_i_1_n_0 ),
        .Q(order_q_r[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000EE0E0E0E)) 
    ordered_r_lcl_i_1
       (.I0(ordered_r),
        .I1(set_order_q),
        .I2(Q),
        .I3(req_wr_r_lcl_reg),
        .I4(rd_wr_r_lcl_reg),
        .I5(rstdiv0_sync_r1_reg_rep__12),
        .O(ordered_r_lcl_i_1_n_0));
  FDRE ordered_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ordered_r_lcl_i_1_n_0),
        .Q(ordered_r),
        .R(1'b0));
  FDRE pass_open_bank_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(\compute_tail.tail_r_lcl_reg_0 ),
        .Q(pass_open_bank_r),
        .R(1'b0));
  FDRE pre_bm_end_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pre_bm_end_ns),
        .Q(pre_bm_end_r),
        .R(1'b0));
  FDRE pre_passing_open_bank_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pre_passing_open_bank_ns),
        .Q(pre_passing_open_bank_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8F80FFFFBFB00000)) 
    \q_entry_r[0]_i_1 
       (.I0(\q_entry_r[0]_i_2__1_n_0 ),
        .I1(set_order_q),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4] ),
        .I3(idle_r_lcl_reg_6),
        .I4(\q_entry_r[1]_i_5_n_0 ),
        .I5(q_entry_r[0]),
        .O(\q_entry_r[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \q_entry_r[0]_i_2 
       (.I0(pre_bm_end_r_reg_2),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4] ),
        .I2(\q_entry_r[1]_i_5__2_n_0 ),
        .I3(p_91_out),
        .O(\q_entry_r_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    \q_entry_r[0]_i_2__1 
       (.I0(\q_entry_r[1]_i_8_n_0 ),
        .I1(rb_hit_busy_r_reg[2]),
        .I2(rb_hit_busy_r_reg[1]),
        .I3(rb_hit_busy_r_reg[0]),
        .I4(rb_hit_busy_r_reg_0),
        .O(\q_entry_r[0]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    \q_entry_r[0]_i_2__2 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4] ),
        .I1(idle_r_lcl_reg_0[2]),
        .I2(idle_r_lcl_reg_0[1]),
        .I3(idle_r_lcl_reg_0[0]),
        .I4(\req_data_buf_addr_r_reg[0] ),
        .O(\q_entry_r_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h80808000)) 
    \q_entry_r[0]_i_3__0 
       (.I0(\req_data_buf_addr_r_reg[0] ),
        .I1(wait_for_maint_r_lcl_reg_0),
        .I2(accept_internal_r),
        .I3(use_addr),
        .I4(periodic_rd_ack_r_lcl_reg),
        .O(set_order_q));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \q_entry_r[1]_i_1 
       (.I0(\q_entry_r[1]_i_2__0_n_0 ),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4] ),
        .I2(periodic_rd_ack_r_lcl_reg_0),
        .I3(idle_r_lcl_reg_5),
        .I4(\q_entry_r[1]_i_5_n_0 ),
        .I5(q_entry_r[1]),
        .O(\q_entry_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFA5072D8D872FA50)) 
    \q_entry_r[1]_i_2 
       (.I0(p_91_out),
        .I1(periodic_rd_ack_r_lcl_reg_0),
        .I2(\q_entry_r_reg[1]_3 ),
        .I3(\q_entry_r[1]_i_6__2_n_0 ),
        .I4(\q_entry_r[1]_i_5__2_n_0 ),
        .I5(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4] ),
        .O(q_entry_ns));
  LUT6 #(
    .INIT(64'h3A0A0A3AFACACAFA)) 
    \q_entry_r[1]_i_2__0 
       (.I0(\q_entry_r[1]_i_6__2_n_0 ),
        .I1(set_order_q),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4] ),
        .I3(q_entry_r[0]),
        .I4(q_entry_r[1]),
        .I5(\q_entry_r[1]_i_7_n_0 ),
        .O(\q_entry_r[1]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT5 #(
    .INIT(32'hA6659AA6)) 
    \q_entry_r[1]_i_2__1 
       (.I0(\q_entry_r[1]_i_6__2_n_0 ),
        .I1(\q_entry_r[1]_i_5__2_n_0 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4] ),
        .I3(pre_bm_end_r_reg_2),
        .I4(p_91_out),
        .O(\q_entry_r_reg[1]_2 ));
  LUT6 #(
    .INIT(64'h00006A56FFFF6A56)) 
    \q_entry_r[1]_i_3__0 
       (.I0(\q_entry_r[1]_i_6__2_n_0 ),
        .I1(p_91_out),
        .I2(\q_entry_r[1]_i_5__2_n_0 ),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4] ),
        .I4(pre_bm_end_r_reg_2),
        .I5(\q_entry_r_reg[1]_4 ),
        .O(\q_entry_r_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hFFFFC5FF)) 
    \q_entry_r[1]_i_5 
       (.I0(\q_entry_r[1]_i_8_n_0 ),
        .I1(periodic_rd_ack_r_lcl_reg_0),
        .I2(\req_data_buf_addr_r_reg[0] ),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4] ),
        .I4(set_order_q),
        .O(\q_entry_r[1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT5 #(
    .INIT(32'h4D24B2DB)) 
    \q_entry_r[1]_i_5__1 
       (.I0(\q_entry_r[1]_i_5__2_n_0 ),
        .I1(pre_bm_end_r_reg_2),
        .I2(p_91_out),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4] ),
        .I4(\q_entry_r[1]_i_6__2_n_0 ),
        .O(\q_entry_r_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \q_entry_r[1]_i_5__2 
       (.I0(\req_data_buf_addr_r_reg[0] ),
        .I1(idle_r_lcl_reg_0[0]),
        .I2(idle_r_lcl_reg_0[1]),
        .I3(idle_r_lcl_reg_0[2]),
        .O(\q_entry_r[1]_i_5__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT4 #(
    .INIT(16'h7EE8)) 
    \q_entry_r[1]_i_6__2 
       (.I0(\req_data_buf_addr_r_reg[0] ),
        .I1(idle_r_lcl_reg_0[2]),
        .I2(idle_r_lcl_reg_0[1]),
        .I3(idle_r_lcl_reg_0[0]),
        .O(\q_entry_r[1]_i_6__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT5 #(
    .INIT(32'h8117177E)) 
    \q_entry_r[1]_i_7 
       (.I0(\q_entry_r[1]_i_8_n_0 ),
        .I1(rb_hit_busy_r_reg_0),
        .I2(rb_hit_busy_r_reg[0]),
        .I3(rb_hit_busy_r_reg[1]),
        .I4(rb_hit_busy_r_reg[2]),
        .O(\q_entry_r[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000770777077707)) 
    \q_entry_r[1]_i_8 
       (.I0(p_91_out),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 [0]),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 [1]),
        .I3(pre_bm_end_r_reg_2),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 [2]),
        .I5(p_13_out),
        .O(\q_entry_r[1]_i_8_n_0 ));
  FDRE \q_entry_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\q_entry_r[0]_i_1_n_0 ),
        .Q(q_entry_r[0]),
        .R(SS));
  FDRE \q_entry_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\q_entry_r[1]_i_1_n_0 ),
        .Q(q_entry_r[1]),
        .R(SS));
  LUT6 #(
    .INIT(64'h4440404040404040)) 
    q_has_priority_r_i_1__1
       (.I0(rstdiv0_sync_r1_reg_rep__11_1),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4] ),
        .I2(q_has_priority),
        .I3(app_hi_pri_r2),
        .I4(rb_hit_busy_r_reg_0),
        .I5(periodic_rd_ack_r_lcl_reg_0),
        .O(q_has_priority_ns));
  FDRE q_has_priority_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(q_has_priority_ns),
        .Q(q_has_priority),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h88A8AAAA88A888A8)) 
    q_has_rd_r_i_1__1
       (.I0(rd_wr_r_lcl_reg_2),
        .I1(q_has_rd),
        .I2(maint_req_r),
        .I3(\req_data_buf_addr_r_reg[0] ),
        .I4(was_wr),
        .I5(accept_r_reg),
        .O(q_has_rd_ns));
  FDRE q_has_rd_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(q_has_rd_ns),
        .Q(q_has_rd),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ras_timer_r[0]_i_1__2 
       (.I0(\ras_timer_r_reg[2]_0 ),
        .I1(\ras_timer_r_reg[0] ),
        .I2(\ras_timer_r[0]_i_3__1_n_0 ),
        .O(\ras_timer_r_reg[2] [0]));
  LUT6 #(
    .INIT(64'hBBBBB8888888B888)) 
    \ras_timer_r[0]_i_3__1 
       (.I0(\ras_timer_r_reg[0]_1 ),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 [2]),
        .I2(\ras_timer_r_reg[0]_2 ),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 [0]),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 [1]),
        .I5(\ras_timer_r_reg[2]_1 ),
        .O(\ras_timer_r[0]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ras_timer_r[1]_i_1__2 
       (.I0(rd_wr_r_lcl_reg_0),
        .I1(\ras_timer_r_reg[0] ),
        .I2(\ras_timer_r[1]_i_3__1_n_0 ),
        .O(\ras_timer_r_reg[2] [1]));
  LUT6 #(
    .INIT(64'hBBBBB8888888B888)) 
    \ras_timer_r[1]_i_3__1 
       (.I0(\ras_timer_r_reg[0]_3 ),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 [2]),
        .I2(\ras_timer_r_reg[0]_4 ),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 [0]),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 [1]),
        .I5(rd_wr_r_lcl_reg_1),
        .O(\ras_timer_r[1]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \ras_timer_r[2]_i_1__2 
       (.I0(\ras_timer_r_reg[0]_5 ),
        .I1(\ras_timer_r_reg[0] ),
        .I2(\ras_timer_r[2]_i_3__1_n_0 ),
        .O(\ras_timer_r_reg[2] [2]));
  LUT6 #(
    .INIT(64'hBBBBB8888888B888)) 
    \ras_timer_r[2]_i_3__1 
       (.I0(\ras_timer_r_reg[0]_6 ),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 [2]),
        .I2(\ras_timer_r_reg[2]_2 ),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 [0]),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 [1]),
        .I5(\ras_timer_r_reg[0]_7 ),
        .O(\ras_timer_r[2]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000F20200000000)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ),
        .I1(\req_bank_r_lcl_reg[1] ),
        .I2(idle_r_lcl_reg_1),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_3 ),
        .I4(rstdiv0_sync_r1_reg_rep__10),
        .I5(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4] ),
        .O(D));
  LUT6 #(
    .INIT(64'h0000F20200000000)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1__0 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ),
        .I1(\req_bank_r_lcl_reg[1] ),
        .I2(idle_r_lcl_reg_2),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_4 ),
        .I4(rstdiv0_sync_r1_reg_rep__10),
        .I5(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4] ),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 ));
  LUT6 #(
    .INIT(64'h0000F20200000000)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1__1 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ),
        .I1(\req_bank_r_lcl_reg[1] ),
        .I2(idle_r_lcl_reg_3),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_5 ),
        .I4(rstdiv0_sync_r1_reg_rep__10),
        .I5(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4] ),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 [0]),
        .Q(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 [1]),
        .Q(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 [2]),
        .Q(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 [2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT2 #(
    .INIT(4'h2)) 
    rb_hit_busy_r_i_1__0
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ),
        .I1(\req_bank_r_lcl_reg[1] ),
        .O(p_145_out));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT4 #(
    .INIT(16'h2022)) 
    req_bank_rdy_r_i_1__2
       (.I0(col_wait_r_reg),
        .I1(order_q_r[1]),
        .I2(\grant_r_reg[2]_0 ),
        .I3(order_q_r[0]),
        .O(p_17_in));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT4 #(
    .INIT(16'hF2FF)) 
    \rnk_config_strobe_r[0]_i_4 
       (.I0(order_q_r[0]),
        .I1(\grant_r_reg[2]_0 ),
        .I2(order_q_r[1]),
        .I3(col_wait_r_reg),
        .O(\rnk_config_strobe_r_reg[0] ));
  LUT4 #(
    .INIT(16'h0002)) 
    \rtp_timer_r[0]_i_1 
       (.I0(Q),
        .I1(rstdiv0_sync_r1_reg_rep__12),
        .I2(pass_open_bank_r),
        .I3(rtp_timer_ns0),
        .O(\rtp_timer_r_reg[0] ));
  LUT6 #(
    .INIT(64'hFEAAAAAAAAAAAAAA)) 
    wait_for_maint_r_lcl_i_1__0
       (.I0(wait_for_maint_r),
        .I1(periodic_rd_ack_r_lcl_reg),
        .I2(use_addr),
        .I3(accept_internal_r),
        .I4(wait_for_maint_r_lcl_reg_0),
        .I5(\req_data_buf_addr_r_reg[0] ),
        .O(wait_for_maint_r_lcl_i_1__0_n_0));
  FDRE wait_for_maint_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wait_for_maint_r_lcl_i_1__0_n_0),
        .Q(wait_for_maint_r),
        .R(rstdiv0_sync_r1_reg_rep__11));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_bank_queue" *) 
module ddr_axi_mig_7series_v2_4_bank_queue__parameterized0
   (\req_data_buf_addr_r_reg[0] ,
    E,
    pass_open_bank_r,
    pre_bm_end_r,
    q_has_rd,
    wait_for_maint_r,
    tail_r,
    wait_for_maint_r_lcl_reg_0,
    pre_bm_end_r_reg_0,
    ordered_r,
    \rtp_timer_r_reg[0] ,
    bm_end_r1_reg,
    \compute_tail.tail_r_lcl_reg_0 ,
    head_r_lcl_reg_0,
    D,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[1] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_0 ,
    \ras_timer_r_reg[2] ,
    \ras_timer_r_reg[0] ,
    \q_entry_r_reg[1]_0 ,
    p_106_out,
    \maint_controller.maint_hit_busies_r_reg[1] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ,
    \compute_tail.tail_r_lcl_reg_1 ,
    act_wait_ns,
    demand_priority_r_reg,
    p_17_in,
    granted_col_r_reg,
    \q_entry_r_reg[0]_0 ,
    \q_entry_r_reg[1]_1 ,
    \ras_timer_r_reg[0]_0 ,
    granted_row_r_reg,
    \grant_r_reg[1] ,
    CLK,
    \compute_tail.tail_r_lcl_reg_2 ,
    pre_bm_end_ns,
    pre_passing_open_bank_ns,
    rstdiv0_sync_r1_reg_rep__11,
    SS,
    auto_pre_r_lcl_reg_0,
    Q,
    rstdiv0_sync_r1_reg_rep__12,
    rtp_timer_ns0,
    pre_bm_end_r_reg_1,
    rb_hit_busy_r_reg,
    idle_r_lcl_reg_0,
    pre_bm_end_r_reg_2,
    req_wr_r,
    rd_wr_r_lcl_reg,
    periodic_rd_ack_r_lcl_reg,
    use_addr,
    accept_internal_r,
    p_13_out,
    pre_bm_end_r_reg_3,
    \req_bank_r_lcl_reg[1] ,
    idle_r_lcl_reg_1,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ,
    rstdiv0_sync_r1_reg_rep__10,
    idle_r_lcl_reg_2,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ,
    idle_r_lcl_reg_3,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_1 ,
    \ras_timer_r_reg[0]_1 ,
    \ras_timer_r_reg[0]_2 ,
    \ras_timer_r_reg[2]_0 ,
    rb_hit_busy_r_reg_0,
    rb_hit_busy_r_reg_1,
    periodic_rd_ack_r_lcl_reg_0,
    idle_r_lcl_reg_4,
    \maint_controller.maint_hit_busies_r_reg[1]_0 ,
    \maint_controller.maint_wip_r_lcl_reg ,
    maint_req_r,
    rstdiv0_sync_r1_reg_rep__11_0,
    \grant_r_reg[1]_0 ,
    act_wait_r_lcl_reg,
    rstdiv0_sync_r1_reg_rep__11_1,
    pre_passing_open_bank_r_reg_0,
    pre_passing_open_bank_r_reg_1,
    pre_passing_open_bank_r_reg_2,
    \grant_r_reg[2] ,
    req_priority_r,
    col_wait_r_reg,
    \grant_r_reg[3] ,
    \grant_r_reg[2]_0 ,
    \grant_r_reg[0] ,
    \grant_r_reg[1]_1 ,
    idle_r,
    was_wr,
    rstdiv0_sync_r1_reg_rep__11_2,
    app_hi_pri_r2,
    rb_hit_busy_r_reg_2,
    \ras_timer_r_reg[2]_1 ,
    \ras_timer_r_reg[0]_3 ,
    \ras_timer_r_reg[2]_2 ,
    \ras_timer_r_reg[0]_4 ,
    \ras_timer_r_reg[0]_5 ,
    \ras_timer_r_reg[0]_6 ,
    auto_pre_r_lcl_reg_1,
    \grant_r_reg[0]_0 ,
    ras_timer_zero_r_reg,
    insert_maint_r,
    ras_timer_zero_r,
    rd_wr_r_lcl_reg_0,
    \ras_timer_r_reg[0]_7 ,
    rd_wr_r_lcl_reg_1,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 ,
    q_entry_ns,
    idle_r_lcl_reg_5,
    ordered_r_lcl_reg_0,
    ordered_r_lcl_reg_1);
  output [0:0]\req_data_buf_addr_r_reg[0] ;
  output [0:0]E;
  output pass_open_bank_r;
  output pre_bm_end_r;
  output q_has_rd;
  output wait_for_maint_r;
  output tail_r;
  output wait_for_maint_r_lcl_reg_0;
  output pre_bm_end_r_reg_0;
  output [0:0]ordered_r;
  output \rtp_timer_r_reg[0] ;
  output bm_end_r1_reg;
  output \compute_tail.tail_r_lcl_reg_0 ;
  output head_r_lcl_reg_0;
  output [0:0]D;
  output \rb_hit_busies.rb_hit_busies_r_lcl_reg[1] ;
  output [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ;
  output [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_0 ;
  output [2:0]\ras_timer_r_reg[2] ;
  output \ras_timer_r_reg[0] ;
  output \q_entry_r_reg[1]_0 ;
  output p_106_out;
  output [0:0]\maint_controller.maint_hit_busies_r_reg[1] ;
  output [2:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ;
  output \compute_tail.tail_r_lcl_reg_1 ;
  output act_wait_ns;
  output demand_priority_r_reg;
  output p_17_in;
  output granted_col_r_reg;
  output \q_entry_r_reg[0]_0 ;
  output \q_entry_r_reg[1]_1 ;
  output \ras_timer_r_reg[0]_0 ;
  output granted_row_r_reg;
  output \grant_r_reg[1] ;
  input CLK;
  input \compute_tail.tail_r_lcl_reg_2 ;
  input pre_bm_end_ns;
  input pre_passing_open_bank_ns;
  input rstdiv0_sync_r1_reg_rep__11;
  input [0:0]SS;
  input auto_pre_r_lcl_reg_0;
  input [0:0]Q;
  input rstdiv0_sync_r1_reg_rep__12;
  input rtp_timer_ns0;
  input pre_bm_end_r_reg_1;
  input rb_hit_busy_r_reg;
  input idle_r_lcl_reg_0;
  input pre_bm_end_r_reg_2;
  input [0:0]req_wr_r;
  input rd_wr_r_lcl_reg;
  input periodic_rd_ack_r_lcl_reg;
  input use_addr;
  input accept_internal_r;
  input p_13_out;
  input pre_bm_end_r_reg_3;
  input \req_bank_r_lcl_reg[1] ;
  input idle_r_lcl_reg_1;
  input [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ;
  input rstdiv0_sync_r1_reg_rep__10;
  input idle_r_lcl_reg_2;
  input [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ;
  input idle_r_lcl_reg_3;
  input [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_1 ;
  input \ras_timer_r_reg[0]_1 ;
  input \ras_timer_r_reg[0]_2 ;
  input \ras_timer_r_reg[2]_0 ;
  input rb_hit_busy_r_reg_0;
  input rb_hit_busy_r_reg_1;
  input periodic_rd_ack_r_lcl_reg_0;
  input idle_r_lcl_reg_4;
  input [0:0]\maint_controller.maint_hit_busies_r_reg[1]_0 ;
  input \maint_controller.maint_wip_r_lcl_reg ;
  input maint_req_r;
  input rstdiv0_sync_r1_reg_rep__11_0;
  input [0:0]\grant_r_reg[1]_0 ;
  input act_wait_r_lcl_reg;
  input rstdiv0_sync_r1_reg_rep__11_1;
  input pre_passing_open_bank_r_reg_0;
  input pre_passing_open_bank_r_reg_1;
  input pre_passing_open_bank_r_reg_2;
  input \grant_r_reg[2] ;
  input req_priority_r;
  input col_wait_r_reg;
  input \grant_r_reg[3] ;
  input \grant_r_reg[2]_0 ;
  input \grant_r_reg[0] ;
  input \grant_r_reg[1]_1 ;
  input [2:0]idle_r;
  input was_wr;
  input rstdiv0_sync_r1_reg_rep__11_2;
  input app_hi_pri_r2;
  input [0:0]rb_hit_busy_r_reg_2;
  input \ras_timer_r_reg[2]_1 ;
  input \ras_timer_r_reg[0]_3 ;
  input \ras_timer_r_reg[2]_2 ;
  input \ras_timer_r_reg[0]_4 ;
  input \ras_timer_r_reg[0]_5 ;
  input \ras_timer_r_reg[0]_6 ;
  input auto_pre_r_lcl_reg_1;
  input \grant_r_reg[0]_0 ;
  input ras_timer_zero_r_reg;
  input insert_maint_r;
  input ras_timer_zero_r;
  input rd_wr_r_lcl_reg_0;
  input \ras_timer_r_reg[0]_7 ;
  input rd_wr_r_lcl_reg_1;
  input [2:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 ;
  input [0:0]q_entry_ns;
  input idle_r_lcl_reg_5;
  input ordered_r_lcl_reg_0;
  input ordered_r_lcl_reg_1;

  wire CLK;
  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SS;
  wire accept_internal_r;
  wire act_wait_ns;
  wire act_wait_r_lcl_i_4_n_0;
  wire act_wait_r_lcl_reg;
  wire app_hi_pri_r2;
  wire auto_pre_r_lcl_reg_0;
  wire auto_pre_r_lcl_reg_1;
  wire bm_end_r1_reg;
  wire col_wait_r_reg;
  wire \compute_tail.tail_r_lcl_i_1__0_n_0 ;
  wire \compute_tail.tail_r_lcl_reg_0 ;
  wire \compute_tail.tail_r_lcl_reg_1 ;
  wire \compute_tail.tail_r_lcl_reg_2 ;
  wire demand_priority_r_reg;
  wire \grant_r[2]_i_9_n_0 ;
  wire \grant_r_reg[0] ;
  wire \grant_r_reg[0]_0 ;
  wire \grant_r_reg[1] ;
  wire [0:0]\grant_r_reg[1]_0 ;
  wire \grant_r_reg[1]_1 ;
  wire \grant_r_reg[2] ;
  wire \grant_r_reg[2]_0 ;
  wire \grant_r_reg[3] ;
  wire granted_col_r_reg;
  wire granted_row_r_reg;
  wire head_r_lcl_i_1__0_n_0;
  wire head_r_lcl_i_2_n_0;
  wire head_r_lcl_i_3__1_n_0;
  wire head_r_lcl_reg_0;
  wire [2:0]idle_r;
  wire idle_r_lcl_reg_0;
  wire idle_r_lcl_reg_1;
  wire idle_r_lcl_reg_2;
  wire idle_r_lcl_reg_3;
  wire idle_r_lcl_reg_4;
  wire idle_r_lcl_reg_5;
  wire insert_maint_r;
  wire [0:0]\maint_controller.maint_hit_busies_r_reg[1] ;
  wire [0:0]\maint_controller.maint_hit_busies_r_reg[1]_0 ;
  wire \maint_controller.maint_wip_r_lcl_reg ;
  wire maint_req_r;
  wire [1:0]order_q_r;
  wire \order_q_r[0]_i_1__0_n_0 ;
  wire \order_q_r[1]_i_1__0_n_0 ;
  wire [0:0]ordered_r;
  wire ordered_r_lcl_i_1__0_n_0;
  wire ordered_r_lcl_reg_0;
  wire ordered_r_lcl_reg_1;
  wire p_106_out;
  wire p_13_out;
  wire p_17_in;
  wire pass_open_bank_r;
  wire periodic_rd_ack_r_lcl_reg;
  wire periodic_rd_ack_r_lcl_reg_0;
  wire pre_bm_end_ns;
  wire pre_bm_end_r;
  wire pre_bm_end_r_reg_0;
  wire pre_bm_end_r_reg_1;
  wire pre_bm_end_r_reg_2;
  wire pre_bm_end_r_reg_3;
  wire pre_passing_open_bank_ns;
  wire pre_passing_open_bank_r;
  wire pre_passing_open_bank_r_reg_0;
  wire pre_passing_open_bank_r_reg_1;
  wire pre_passing_open_bank_r_reg_2;
  wire [0:0]q_entry_ns;
  wire [1:0]q_entry_r;
  wire \q_entry_r[0]_i_1__0_n_0 ;
  wire \q_entry_r[0]_i_3_n_0 ;
  wire \q_entry_r[1]_i_1__0_n_0 ;
  wire \q_entry_r[1]_i_3_n_0 ;
  wire \q_entry_r[1]_i_6_n_0 ;
  wire \q_entry_r_reg[0]_0 ;
  wire \q_entry_r_reg[1]_0 ;
  wire \q_entry_r_reg[1]_1 ;
  wire q_has_priority;
  wire q_has_priority_ns;
  wire q_has_rd;
  wire q_has_rd_ns;
  wire \ras_timer_r[0]_i_3__2_n_0 ;
  wire \ras_timer_r[1]_i_3__2_n_0 ;
  wire \ras_timer_r[2]_i_3__2_n_0 ;
  wire \ras_timer_r_reg[0] ;
  wire \ras_timer_r_reg[0]_0 ;
  wire \ras_timer_r_reg[0]_1 ;
  wire \ras_timer_r_reg[0]_2 ;
  wire \ras_timer_r_reg[0]_3 ;
  wire \ras_timer_r_reg[0]_4 ;
  wire \ras_timer_r_reg[0]_5 ;
  wire \ras_timer_r_reg[0]_6 ;
  wire \ras_timer_r_reg[0]_7 ;
  wire [2:0]\ras_timer_r_reg[2] ;
  wire \ras_timer_r_reg[2]_0 ;
  wire \ras_timer_r_reg[2]_1 ;
  wire \ras_timer_r_reg[2]_2 ;
  wire ras_timer_zero_r;
  wire ras_timer_zero_r_reg;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[1] ;
  wire [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_0 ;
  wire [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_1 ;
  wire [2:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ;
  wire [2:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 ;
  wire [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ;
  wire [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ;
  wire [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ;
  wire rb_hit_busy_r_reg;
  wire rb_hit_busy_r_reg_0;
  wire rb_hit_busy_r_reg_1;
  wire [0:0]rb_hit_busy_r_reg_2;
  wire rd_wr_r_lcl_reg;
  wire rd_wr_r_lcl_reg_0;
  wire rd_wr_r_lcl_reg_1;
  wire \req_bank_r_lcl_reg[1] ;
  wire [0:0]\req_data_buf_addr_r_reg[0] ;
  wire req_priority_r;
  wire [0:0]req_wr_r;
  wire rstdiv0_sync_r1_reg_rep__10;
  wire rstdiv0_sync_r1_reg_rep__11;
  wire rstdiv0_sync_r1_reg_rep__11_0;
  wire rstdiv0_sync_r1_reg_rep__11_1;
  wire rstdiv0_sync_r1_reg_rep__11_2;
  wire rstdiv0_sync_r1_reg_rep__12;
  wire rtp_timer_ns0;
  wire \rtp_timer_r_reg[0] ;
  wire set_order_q;
  wire tail_r;
  wire use_addr;
  wire wait_for_maint_r;
  wire wait_for_maint_r_lcl_i_1_n_0;
  wire wait_for_maint_r_lcl_reg_0;
  wire was_wr;

  LUT6 #(
    .INIT(64'hAAA2222222222222)) 
    accept_internal_r_i_4
       (.I0(rstdiv0_sync_r1_reg_rep__11_0),
        .I1(\req_data_buf_addr_r_reg[0] ),
        .I2(periodic_rd_ack_r_lcl_reg),
        .I3(use_addr),
        .I4(accept_internal_r),
        .I5(wait_for_maint_r_lcl_reg_0),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF404040)) 
    act_wait_r_lcl_i_1__0
       (.I0(\grant_r_reg[1]_0 ),
        .I1(act_wait_r_lcl_reg),
        .I2(\ras_timer_r_reg[0] ),
        .I3(pass_open_bank_r),
        .I4(bm_end_r1_reg),
        .I5(rstdiv0_sync_r1_reg_rep__11_1),
        .O(act_wait_ns));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    act_wait_r_lcl_i_2
       (.I0(act_wait_r_lcl_i_4_n_0),
        .I1(q_entry_r[0]),
        .I2(q_entry_r[1]),
        .I3(\req_data_buf_addr_r_reg[0] ),
        .O(\ras_timer_r_reg[0] ));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    act_wait_r_lcl_i_4
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 [1]),
        .I1(pre_passing_open_bank_r_reg_0),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 [2]),
        .I3(pre_passing_open_bank_r_reg_1),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 [0]),
        .I5(pre_passing_open_bank_r_reg_2),
        .O(act_wait_r_lcl_i_4_n_0));
  LUT5 #(
    .INIT(32'h55151515)) 
    act_wait_r_lcl_i_6
       (.I0(pre_passing_open_bank_r),
        .I1(pass_open_bank_r),
        .I2(Q),
        .I3(req_wr_r),
        .I4(rd_wr_r_lcl_reg),
        .O(\ras_timer_r_reg[0]_0 ));
  FDRE auto_pre_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(auto_pre_r_lcl_reg_0),
        .Q(pre_bm_end_r_reg_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAEAEAEA)) 
    bm_end_r1_i_1__2
       (.I0(pre_bm_end_r),
        .I1(pass_open_bank_r),
        .I2(Q),
        .I3(req_wr_r),
        .I4(rd_wr_r_lcl_reg),
        .O(bm_end_r1_reg));
  LUT6 #(
    .INIT(64'hEECCFFCFEECCEECC)) 
    \compute_tail.tail_r_lcl_i_1__0 
       (.I0(bm_end_r1_reg),
        .I1(set_order_q),
        .I2(\req_data_buf_addr_r_reg[0] ),
        .I3(pre_bm_end_r_reg_1),
        .I4(rb_hit_busy_r_reg),
        .I5(tail_r),
        .O(\compute_tail.tail_r_lcl_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \compute_tail.tail_r_lcl_i_2__0 
       (.I0(bm_end_r1_reg),
        .I1(pre_bm_end_r_reg_3),
        .I2(p_13_out),
        .O(\compute_tail.tail_r_lcl_reg_1 ));
  LUT3 #(
    .INIT(8'h04)) 
    \compute_tail.tail_r_lcl_i_2__1 
       (.I0(bm_end_r1_reg),
        .I1(pre_bm_end_r_reg_2),
        .I2(p_13_out),
        .O(\compute_tail.tail_r_lcl_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \compute_tail.tail_r_lcl_i_2__2 
       (.I0(bm_end_r1_reg),
        .I1(pre_bm_end_r_reg_3),
        .I2(pre_bm_end_r_reg_2),
        .O(head_r_lcl_reg_0));
  FDRE #(
    .INIT(1'b1)) 
    \compute_tail.tail_r_lcl_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\compute_tail.tail_r_lcl_i_1__0_n_0 ),
        .Q(tail_r),
        .R(SS));
  LUT5 #(
    .INIT(32'hF2F2F2FF)) 
    demand_priority_r_i_2__1
       (.I0(order_q_r[0]),
        .I1(\grant_r_reg[2] ),
        .I2(order_q_r[1]),
        .I3(req_priority_r),
        .I4(q_has_priority),
        .O(demand_priority_r_reg));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAAA)) 
    \grant_r[1]_i_10 
       (.I0(order_q_r[1]),
        .I1(\grant_r_reg[3] ),
        .I2(\grant_r_reg[2]_0 ),
        .I3(\grant_r_reg[0] ),
        .I4(\grant_r_reg[1]_1 ),
        .I5(order_q_r[0]),
        .O(granted_col_r_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFDDD0)) 
    \grant_r[2]_i_4 
       (.I0(\grant_r[2]_i_9_n_0 ),
        .I1(\grant_r_reg[0]_0 ),
        .I2(pre_bm_end_r_reg_0),
        .I3(ras_timer_zero_r_reg),
        .I4(insert_maint_r),
        .I5(\grant_r_reg[1]_0 ),
        .O(\grant_r_reg[1] ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \grant_r[2]_i_9 
       (.I0(\req_data_buf_addr_r_reg[0] ),
        .I1(act_wait_r_lcl_reg),
        .I2(wait_for_maint_r_lcl_reg_0),
        .I3(wait_for_maint_r),
        .I4(ras_timer_zero_r),
        .O(\grant_r[2]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \grant_r[3]_i_2__0 
       (.I0(\grant_r_reg[1] ),
        .I1(auto_pre_r_lcl_reg_1),
        .O(granted_row_r_reg));
  LUT6 #(
    .INIT(64'h8F80FFFF8F800000)) 
    head_r_lcl_i_1__0
       (.I0(idle_r_lcl_reg_0),
        .I1(pre_bm_end_r_reg_2),
        .I2(bm_end_r1_reg),
        .I3(head_r_lcl_i_2_n_0),
        .I4(\q_entry_r[1]_i_3_n_0 ),
        .I5(wait_for_maint_r_lcl_reg_0),
        .O(head_r_lcl_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hAA02AA32AA02AACE)) 
    head_r_lcl_i_2
       (.I0(head_r_lcl_i_3__1_n_0),
        .I1(\q_entry_r[1]_i_6_n_0 ),
        .I2(\req_data_buf_addr_r_reg[0] ),
        .I3(idle_r_lcl_reg_4),
        .I4(rb_hit_busy_r_reg_0),
        .I5(rb_hit_busy_r_reg_1),
        .O(head_r_lcl_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT2 #(
    .INIT(4'h2)) 
    head_r_lcl_i_3__1
       (.I0(q_entry_r[0]),
        .I1(q_entry_r[1]),
        .O(head_r_lcl_i_3__1_n_0));
  FDRE head_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(head_r_lcl_i_1__0_n_0),
        .Q(wait_for_maint_r_lcl_reg_0),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT1 #(
    .INIT(2'h1)) 
    idle_r_lcl_i_1
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[1] ),
        .O(E));
  FDRE idle_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(E),
        .Q(\req_data_buf_addr_r_reg[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h1010101110101010)) 
    \maint_controller.maint_hit_busies_r[1]_i_1 
       (.I0(bm_end_r1_reg),
        .I1(rstdiv0_sync_r1_reg_rep__12),
        .I2(\maint_controller.maint_hit_busies_r_reg[1]_0 ),
        .I3(\maint_controller.maint_wip_r_lcl_reg ),
        .I4(maint_req_r),
        .I5(\rb_hit_busies.rb_hit_busies_r_lcl_reg[1] ),
        .O(\maint_controller.maint_hit_busies_r_reg[1] ));
  LUT6 #(
    .INIT(64'h31553000315530CC)) 
    \order_q_r[0]_i_1__0 
       (.I0(ordered_r_lcl_reg_1),
        .I1(order_q_r[0]),
        .I2(order_q_r[1]),
        .I3(\grant_r_reg[2] ),
        .I4(set_order_q),
        .I5(rstdiv0_sync_r1_reg_rep__12),
        .O(\order_q_r[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hC2AAC000C2AAC0F0)) 
    \order_q_r[1]_i_1__0 
       (.I0(ordered_r_lcl_reg_0),
        .I1(order_q_r[0]),
        .I2(order_q_r[1]),
        .I3(\grant_r_reg[2] ),
        .I4(set_order_q),
        .I5(rstdiv0_sync_r1_reg_rep__12),
        .O(\order_q_r[1]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h80808000)) 
    \order_q_r[1]_i_2 
       (.I0(\req_data_buf_addr_r_reg[0] ),
        .I1(wait_for_maint_r_lcl_reg_0),
        .I2(accept_internal_r),
        .I3(use_addr),
        .I4(periodic_rd_ack_r_lcl_reg),
        .O(set_order_q));
  FDRE \order_q_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\order_q_r[0]_i_1__0_n_0 ),
        .Q(order_q_r[0]),
        .R(1'b0));
  FDRE \order_q_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\order_q_r[1]_i_1__0_n_0 ),
        .Q(order_q_r[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000EE0E0E0E)) 
    ordered_r_lcl_i_1__0
       (.I0(ordered_r),
        .I1(set_order_q),
        .I2(Q),
        .I3(req_wr_r),
        .I4(rd_wr_r_lcl_reg),
        .I5(rstdiv0_sync_r1_reg_rep__12),
        .O(ordered_r_lcl_i_1__0_n_0));
  FDRE ordered_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ordered_r_lcl_i_1__0_n_0),
        .Q(ordered_r),
        .R(1'b0));
  FDRE pass_open_bank_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(\compute_tail.tail_r_lcl_reg_2 ),
        .Q(pass_open_bank_r),
        .R(1'b0));
  FDRE pre_bm_end_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pre_bm_end_ns),
        .Q(pre_bm_end_r),
        .R(1'b0));
  FDRE pre_passing_open_bank_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pre_passing_open_bank_ns),
        .Q(pre_passing_open_bank_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h74B8FFFF74B80000)) 
    \q_entry_r[0]_i_1__0 
       (.I0(idle_r_lcl_reg_5),
        .I1(bm_end_r1_reg),
        .I2(\q_entry_r[0]_i_3_n_0 ),
        .I3(periodic_rd_ack_r_lcl_reg_0),
        .I4(\q_entry_r[1]_i_3_n_0 ),
        .I5(q_entry_r[0]),
        .O(\q_entry_r[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \q_entry_r[0]_i_2__0 
       (.I0(bm_end_r1_reg),
        .I1(idle_r[0]),
        .I2(\req_data_buf_addr_r_reg[0] ),
        .I3(idle_r[1]),
        .I4(idle_r[2]),
        .I5(pre_bm_end_r_reg_2),
        .O(\q_entry_r_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h909F)) 
    \q_entry_r[0]_i_3 
       (.I0(rb_hit_busy_r_reg_1),
        .I1(\q_entry_r[1]_i_6_n_0 ),
        .I2(set_order_q),
        .I3(q_entry_r[0]),
        .O(\q_entry_r[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \q_entry_r[1]_i_1__0 
       (.I0(q_entry_ns),
        .I1(\q_entry_r[1]_i_3_n_0 ),
        .I2(q_entry_r[1]),
        .O(\q_entry_r[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h4DDBDBB2DBB2B224)) 
    \q_entry_r[1]_i_2__2 
       (.I0(bm_end_r1_reg),
        .I1(pre_bm_end_r_reg_2),
        .I2(idle_r[2]),
        .I3(idle_r[1]),
        .I4(\req_data_buf_addr_r_reg[0] ),
        .I5(idle_r[0]),
        .O(\q_entry_r_reg[1]_1 ));
  LUT5 #(
    .INIT(32'hFFFFFFC5)) 
    \q_entry_r[1]_i_3 
       (.I0(\q_entry_r[1]_i_6_n_0 ),
        .I1(periodic_rd_ack_r_lcl_reg_0),
        .I2(\req_data_buf_addr_r_reg[0] ),
        .I3(bm_end_r1_reg),
        .I4(set_order_q),
        .O(\q_entry_r[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA9FFA900A900A9FF)) 
    \q_entry_r[1]_i_4 
       (.I0(rb_hit_busy_r_reg_0),
        .I1(\q_entry_r[1]_i_6_n_0 ),
        .I2(rb_hit_busy_r_reg_1),
        .I3(set_order_q),
        .I4(q_entry_r[1]),
        .I5(q_entry_r[0]),
        .O(\q_entry_r_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h0DDD0DDD00000DDD)) 
    \q_entry_r[1]_i_6 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 [0]),
        .I1(pre_bm_end_r_reg_3),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 [1]),
        .I3(p_13_out),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 [2]),
        .I5(pre_bm_end_r_reg_2),
        .O(\q_entry_r[1]_i_6_n_0 ));
  FDSE \q_entry_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\q_entry_r[0]_i_1__0_n_0 ),
        .Q(q_entry_r[0]),
        .S(SS));
  FDRE \q_entry_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\q_entry_r[1]_i_1__0_n_0 ),
        .Q(q_entry_r[1]),
        .R(SS));
  LUT6 #(
    .INIT(64'h1110101010101010)) 
    q_has_priority_r_i_1__2
       (.I0(bm_end_r1_reg),
        .I1(rstdiv0_sync_r1_reg_rep__11_2),
        .I2(q_has_priority),
        .I3(app_hi_pri_r2),
        .I4(periodic_rd_ack_r_lcl_reg_0),
        .I5(rb_hit_busy_r_reg_2),
        .O(q_has_priority_ns));
  FDRE q_has_priority_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(q_has_priority_ns),
        .Q(q_has_priority),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h88A8AAAA88A888A8)) 
    q_has_rd_r_i_1__2
       (.I0(rstdiv0_sync_r1_reg_rep__11_0),
        .I1(q_has_rd),
        .I2(maint_req_r),
        .I3(\req_data_buf_addr_r_reg[0] ),
        .I4(was_wr),
        .I5(rb_hit_busy_r_reg),
        .O(q_has_rd_ns));
  FDRE q_has_rd_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(q_has_rd_ns),
        .Q(q_has_rd),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ras_timer_r[0]_i_1__1 
       (.I0(\ras_timer_r_reg[0]_1 ),
        .I1(\ras_timer_r_reg[0] ),
        .I2(\ras_timer_r[0]_i_3__2_n_0 ),
        .O(\ras_timer_r_reg[2] [0]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \ras_timer_r[0]_i_3__2 
       (.I0(\ras_timer_r_reg[2]_1 ),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 [2]),
        .I2(\ras_timer_r_reg[0]_3 ),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 [1]),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 [0]),
        .I5(\ras_timer_r_reg[2]_2 ),
        .O(\ras_timer_r[0]_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ras_timer_r[1]_i_1__1 
       (.I0(\ras_timer_r_reg[0]_2 ),
        .I1(\ras_timer_r_reg[0] ),
        .I2(\ras_timer_r[1]_i_3__2_n_0 ),
        .O(\ras_timer_r_reg[2] [1]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \ras_timer_r[1]_i_3__2 
       (.I0(rd_wr_r_lcl_reg_0),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 [2]),
        .I2(\ras_timer_r_reg[0]_7 ),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 [1]),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 [0]),
        .I5(rd_wr_r_lcl_reg_1),
        .O(\ras_timer_r[1]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \ras_timer_r[2]_i_1__1 
       (.I0(\ras_timer_r_reg[2]_0 ),
        .I1(\ras_timer_r_reg[0] ),
        .I2(\ras_timer_r[2]_i_3__2_n_0 ),
        .O(\ras_timer_r_reg[2] [2]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \ras_timer_r[2]_i_3__2 
       (.I0(\ras_timer_r_reg[0]_4 ),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 [2]),
        .I2(\ras_timer_r_reg[0]_5 ),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 [1]),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 [0]),
        .I5(\ras_timer_r_reg[0]_6 ),
        .O(\ras_timer_r[2]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000F202)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[1]_i_1 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[1] ),
        .I1(\req_bank_r_lcl_reg[1] ),
        .I2(idle_r_lcl_reg_3),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_1 ),
        .I4(bm_end_r1_reg),
        .I5(rstdiv0_sync_r1_reg_rep__10),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h000000000000F202)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[1] ),
        .I1(\req_bank_r_lcl_reg[1] ),
        .I2(idle_r_lcl_reg_1),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ),
        .I4(bm_end_r1_reg),
        .I5(rstdiv0_sync_r1_reg_rep__10),
        .O(D));
  LUT6 #(
    .INIT(64'h000000000000F202)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1__0 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[1] ),
        .I1(\req_bank_r_lcl_reg[1] ),
        .I2(idle_r_lcl_reg_2),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ),
        .I4(bm_end_r1_reg),
        .I5(rstdiv0_sync_r1_reg_rep__10),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 [0]),
        .Q(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 [1]),
        .Q(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 [2]),
        .Q(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 [2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT2 #(
    .INIT(4'h2)) 
    rb_hit_busy_r_i_1
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[1] ),
        .I1(\req_bank_r_lcl_reg[1] ),
        .O(p_106_out));
  LUT4 #(
    .INIT(16'h00A2)) 
    req_bank_rdy_r_i_1__1
       (.I0(col_wait_r_reg),
        .I1(order_q_r[0]),
        .I2(\grant_r_reg[2] ),
        .I3(order_q_r[1]),
        .O(p_17_in));
  LUT4 #(
    .INIT(16'h0002)) 
    \rtp_timer_r[0]_i_1__0 
       (.I0(Q),
        .I1(rstdiv0_sync_r1_reg_rep__12),
        .I2(pass_open_bank_r),
        .I3(rtp_timer_ns0),
        .O(\rtp_timer_r_reg[0] ));
  LUT6 #(
    .INIT(64'hFEAAAAAAAAAAAAAA)) 
    wait_for_maint_r_lcl_i_1
       (.I0(wait_for_maint_r),
        .I1(periodic_rd_ack_r_lcl_reg),
        .I2(use_addr),
        .I3(accept_internal_r),
        .I4(wait_for_maint_r_lcl_reg_0),
        .I5(\req_data_buf_addr_r_reg[0] ),
        .O(wait_for_maint_r_lcl_i_1_n_0));
  FDRE wait_for_maint_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wait_for_maint_r_lcl_i_1_n_0),
        .Q(wait_for_maint_r),
        .R(rstdiv0_sync_r1_reg_rep__11));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_bank_queue" *) 
module ddr_axi_mig_7series_v2_4_bank_queue__parameterized1
   (\req_data_buf_addr_r_reg[0] ,
    E,
    pass_open_bank_r,
    pass_open_bank_r_lcl_reg_0,
    q_has_rd,
    wait_for_maint_r,
    tail_r,
    wait_for_maint_r_lcl_reg_0,
    auto_pre_r_lcl_reg_0,
    ordered_r,
    \rtp_timer_r_reg[0] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[2] ,
    \grant_r_reg[1] ,
    \grant_r_reg[2] ,
    D,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_2 ,
    \ras_timer_r_reg[2] ,
    \ras_timer_r_reg[0] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ,
    maint_rdy,
    \maint_controller.maint_hit_busies_r_reg[2] ,
    p_7_in,
    \q_entry_r_reg[1]_0 ,
    p_67_out,
    \compute_tail.tail_r_lcl_reg_0 ,
    act_wait_ns,
    \order_q_r_reg[0]_0 ,
    demand_priority_r_reg,
    p_17_in,
    \ras_timer_r_reg[0]_0 ,
    p_52_out,
    granted_row_ns,
    granted_row_r_reg,
    CLK,
    pre_bm_end_ns,
    pre_passing_open_bank_ns,
    rstdiv0_sync_r1_reg_rep__11,
    SS,
    Q,
    rstdiv0_sync_r1_reg_rep__12,
    rtp_timer_ns0,
    accept_r_reg,
    pre_bm_end_r_reg_0,
    rd_wr_r_lcl_reg,
    idle_r_lcl_reg_0,
    req_wr_r,
    rd_wr_r_lcl_reg_0,
    rd_wr_r_lcl_reg_1,
    periodic_rd_ack_r_lcl_reg,
    use_addr,
    accept_internal_r,
    \compute_tail.tail_r_lcl_reg_1 ,
    \maint_controller.maint_wip_r_lcl_reg ,
    row_hit_r,
    pre_wait_r,
    row_hit_r_reg,
    \req_bank_r_lcl_reg[1] ,
    idle_r_lcl_reg_1,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6] ,
    rstdiv0_sync_r1_reg_rep__10,
    idle_r_lcl_reg_2,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_3 ,
    idle_r_lcl_reg_3,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_4 ,
    rstdiv0_sync_r1_reg_rep__10_0,
    ofs_rdy_r_reg,
    demand_priority_r_reg_0,
    rstdiv0_sync_r1_reg_rep__10_1,
    \ras_timer_r_reg[2]_0 ,
    \ras_timer_r_reg[0]_1 ,
    \ras_timer_r_reg[2]_1 ,
    \ras_timer_r_reg[0]_2 ,
    rd_wr_r_lcl_reg_2,
    \ras_timer_r_reg[0]_3 ,
    \ras_timer_r_reg[0]_4 ,
    rd_wr_r_lcl_reg_3,
    \ras_timer_r_reg[0]_5 ,
    \ras_timer_r_reg[2]_2 ,
    \ras_timer_r_reg[0]_6 ,
    \ras_timer_r_reg[0]_7 ,
    \maint_controller.maint_wip_r_lcl_reg_0 ,
    maint_req_r,
    rstdiv0_sync_r1_reg_rep__12_0,
    init_calib_complete_reg_rep,
    periodic_rd_ack_r_lcl_reg_0,
    rb_hit_busy_r_reg,
    rb_hit_busy_r_reg_0,
    idle_r_lcl_reg_4,
    \maint_controller.maint_hit_busies_r_reg[2]_0 ,
    pre_bm_end_r_reg_1,
    p_13_out,
    p_91_out,
    \grant_r_reg[2]_0 ,
    act_wait_r_lcl_reg,
    rstdiv0_sync_r1_reg_rep__11_0,
    pre_passing_open_bank_r_reg_0,
    pre_passing_open_bank_r_reg_1,
    pre_passing_open_bank_r_reg_2,
    ordered_r_lcl_reg_0,
    \grant_r_reg[2]_1 ,
    req_priority_r,
    col_wait_r_reg,
    \grant_r_reg[3] ,
    \grant_r_reg[2]_2 ,
    \grant_r_reg[0] ,
    \grant_r_reg[1]_0 ,
    rstdiv0_sync_r1_reg_rep__11_1,
    app_hi_pri_r2,
    rb_hit_busy_r_reg_1,
    was_wr,
    auto_pre_r_lcl_reg_1,
    auto_pre_r_lcl_reg_2,
    ras_timer_zero_r,
    insert_maint_r,
    act_wait_r_lcl_reg_0,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ,
    idle_r_lcl_reg_5,
    idle_r_lcl_reg_6,
    idle_r_lcl_reg_7,
    ordered_r_lcl_reg_1);
  output [0:0]\req_data_buf_addr_r_reg[0] ;
  output [0:0]E;
  output pass_open_bank_r;
  output pass_open_bank_r_lcl_reg_0;
  output q_has_rd;
  output wait_for_maint_r;
  output tail_r;
  output wait_for_maint_r_lcl_reg_0;
  output auto_pre_r_lcl_reg_0;
  output [0:0]ordered_r;
  output \rtp_timer_r_reg[0] ;
  output \rb_hit_busies.rb_hit_busies_r_lcl_reg[2] ;
  output \grant_r_reg[1] ;
  output \grant_r_reg[2] ;
  output [0:0]D;
  output \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ;
  output [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_1 ;
  output [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_2 ;
  output [2:0]\ras_timer_r_reg[2] ;
  output \ras_timer_r_reg[0] ;
  output [2:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ;
  output maint_rdy;
  output [0:0]\maint_controller.maint_hit_busies_r_reg[2] ;
  output p_7_in;
  output \q_entry_r_reg[1]_0 ;
  output p_67_out;
  output \compute_tail.tail_r_lcl_reg_0 ;
  output act_wait_ns;
  output \order_q_r_reg[0]_0 ;
  output demand_priority_r_reg;
  output p_17_in;
  output \ras_timer_r_reg[0]_0 ;
  output p_52_out;
  output granted_row_ns;
  output granted_row_r_reg;
  input CLK;
  input pre_bm_end_ns;
  input pre_passing_open_bank_ns;
  input rstdiv0_sync_r1_reg_rep__11;
  input [0:0]SS;
  input [0:0]Q;
  input rstdiv0_sync_r1_reg_rep__12;
  input rtp_timer_ns0;
  input accept_r_reg;
  input pre_bm_end_r_reg_0;
  input rd_wr_r_lcl_reg;
  input idle_r_lcl_reg_0;
  input [0:0]req_wr_r;
  input rd_wr_r_lcl_reg_0;
  input rd_wr_r_lcl_reg_1;
  input periodic_rd_ack_r_lcl_reg;
  input use_addr;
  input accept_internal_r;
  input \compute_tail.tail_r_lcl_reg_1 ;
  input \maint_controller.maint_wip_r_lcl_reg ;
  input row_hit_r;
  input pre_wait_r;
  input row_hit_r_reg;
  input \req_bank_r_lcl_reg[1] ;
  input idle_r_lcl_reg_1;
  input [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[6] ;
  input rstdiv0_sync_r1_reg_rep__10;
  input idle_r_lcl_reg_2;
  input [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_3 ;
  input idle_r_lcl_reg_3;
  input [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_4 ;
  input rstdiv0_sync_r1_reg_rep__10_0;
  input ofs_rdy_r_reg;
  input demand_priority_r_reg_0;
  input rstdiv0_sync_r1_reg_rep__10_1;
  input \ras_timer_r_reg[2]_0 ;
  input \ras_timer_r_reg[0]_1 ;
  input \ras_timer_r_reg[2]_1 ;
  input \ras_timer_r_reg[0]_2 ;
  input rd_wr_r_lcl_reg_2;
  input \ras_timer_r_reg[0]_3 ;
  input \ras_timer_r_reg[0]_4 ;
  input rd_wr_r_lcl_reg_3;
  input \ras_timer_r_reg[0]_5 ;
  input \ras_timer_r_reg[2]_2 ;
  input \ras_timer_r_reg[0]_6 ;
  input \ras_timer_r_reg[0]_7 ;
  input \maint_controller.maint_wip_r_lcl_reg_0 ;
  input maint_req_r;
  input [2:0]rstdiv0_sync_r1_reg_rep__12_0;
  input init_calib_complete_reg_rep;
  input periodic_rd_ack_r_lcl_reg_0;
  input rb_hit_busy_r_reg;
  input rb_hit_busy_r_reg_0;
  input idle_r_lcl_reg_4;
  input [0:0]\maint_controller.maint_hit_busies_r_reg[2]_0 ;
  input pre_bm_end_r_reg_1;
  input p_13_out;
  input p_91_out;
  input [0:0]\grant_r_reg[2]_0 ;
  input act_wait_r_lcl_reg;
  input rstdiv0_sync_r1_reg_rep__11_0;
  input pre_passing_open_bank_r_reg_0;
  input pre_passing_open_bank_r_reg_1;
  input pre_passing_open_bank_r_reg_2;
  input [2:0]ordered_r_lcl_reg_0;
  input \grant_r_reg[2]_1 ;
  input req_priority_r;
  input col_wait_r_reg;
  input \grant_r_reg[3] ;
  input \grant_r_reg[2]_2 ;
  input \grant_r_reg[0] ;
  input \grant_r_reg[1]_0 ;
  input rstdiv0_sync_r1_reg_rep__11_1;
  input app_hi_pri_r2;
  input [0:0]rb_hit_busy_r_reg_1;
  input was_wr;
  input auto_pre_r_lcl_reg_1;
  input auto_pre_r_lcl_reg_2;
  input ras_timer_zero_r;
  input insert_maint_r;
  input act_wait_r_lcl_reg_0;
  input [2:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ;
  input idle_r_lcl_reg_5;
  input idle_r_lcl_reg_6;
  input idle_r_lcl_reg_7;
  input ordered_r_lcl_reg_1;

  wire CLK;
  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SS;
  wire accept_internal_r;
  wire accept_r_reg;
  wire act_wait_ns;
  wire act_wait_r_lcl_i_4__0_n_0;
  wire act_wait_r_lcl_reg;
  wire act_wait_r_lcl_reg_0;
  wire app_hi_pri_r2;
  wire auto_pre_r_lcl_i_1__0_n_0;
  wire auto_pre_r_lcl_reg_0;
  wire auto_pre_r_lcl_reg_1;
  wire auto_pre_r_lcl_reg_2;
  wire col_wait_r_reg;
  wire \compute_tail.tail_r_lcl_i_1__1_n_0 ;
  wire \compute_tail.tail_r_lcl_reg_0 ;
  wire \compute_tail.tail_r_lcl_reg_1 ;
  wire demand_priority_r_reg;
  wire demand_priority_r_reg_0;
  wire \grant_r[3]_i_14_n_0 ;
  wire \grant_r[3]_i_8_n_0 ;
  wire \grant_r_reg[0] ;
  wire \grant_r_reg[1] ;
  wire \grant_r_reg[1]_0 ;
  wire \grant_r_reg[2] ;
  wire [0:0]\grant_r_reg[2]_0 ;
  wire \grant_r_reg[2]_1 ;
  wire \grant_r_reg[2]_2 ;
  wire \grant_r_reg[3] ;
  wire granted_row_ns;
  wire granted_row_r_reg;
  wire head_r_lcl_i_1__1_n_0;
  wire head_r_lcl_i_2__1_n_0;
  wire head_r_lcl_i_4__0_n_0;
  wire idle_r_lcl_reg_0;
  wire idle_r_lcl_reg_1;
  wire idle_r_lcl_reg_2;
  wire idle_r_lcl_reg_3;
  wire idle_r_lcl_reg_4;
  wire idle_r_lcl_reg_5;
  wire idle_r_lcl_reg_6;
  wire idle_r_lcl_reg_7;
  wire init_calib_complete_reg_rep;
  wire insert_maint_r;
  wire [0:0]\maint_controller.maint_hit_busies_r_reg[2] ;
  wire [0:0]\maint_controller.maint_hit_busies_r_reg[2]_0 ;
  wire \maint_controller.maint_wip_r_lcl_reg ;
  wire \maint_controller.maint_wip_r_lcl_reg_0 ;
  wire maint_rdy;
  wire maint_req_r;
  wire ofs_rdy_r_reg;
  wire [1:0]order_q_r;
  wire \order_q_r[0]_i_1__1_n_0 ;
  wire \order_q_r[1]_i_1__1_n_0 ;
  wire \order_q_r_reg[0]_0 ;
  wire [0:0]ordered_r;
  wire ordered_r_lcl_i_1__1_n_0;
  wire [2:0]ordered_r_lcl_reg_0;
  wire ordered_r_lcl_reg_1;
  wire p_13_out;
  wire p_17_in;
  wire p_52_out;
  wire p_67_out;
  wire p_7_in;
  wire p_91_out;
  wire pass_open_bank_r;
  wire pass_open_bank_r_lcl_i_2_n_0;
  wire pass_open_bank_r_lcl_reg_0;
  wire periodic_rd_ack_r_lcl_reg;
  wire periodic_rd_ack_r_lcl_reg_0;
  wire pre_bm_end_ns;
  wire pre_bm_end_r;
  wire pre_bm_end_r_reg_0;
  wire pre_bm_end_r_reg_1;
  wire pre_passing_open_bank_ns;
  wire pre_passing_open_bank_r;
  wire pre_passing_open_bank_r_reg_0;
  wire pre_passing_open_bank_r_reg_1;
  wire pre_passing_open_bank_r_reg_2;
  wire pre_wait_r;
  wire [1:0]q_entry_r;
  wire \q_entry_r[0]_i_1__1_n_0 ;
  wire \q_entry_r[0]_i_3__1_n_0 ;
  wire \q_entry_r[1]_i_1__1_n_0 ;
  wire \q_entry_r[1]_i_4__0_n_0 ;
  wire \q_entry_r[1]_i_6__0_n_0 ;
  wire \q_entry_r_reg[1]_0 ;
  wire q_has_priority;
  wire q_has_priority_ns;
  wire q_has_rd;
  wire q_has_rd_ns;
  wire \ras_timer_r[0]_i_3__0_n_0 ;
  wire \ras_timer_r[1]_i_3__0_n_0 ;
  wire \ras_timer_r[2]_i_3__0_n_0 ;
  wire \ras_timer_r_reg[0] ;
  wire \ras_timer_r_reg[0]_0 ;
  wire \ras_timer_r_reg[0]_1 ;
  wire \ras_timer_r_reg[0]_2 ;
  wire \ras_timer_r_reg[0]_3 ;
  wire \ras_timer_r_reg[0]_4 ;
  wire \ras_timer_r_reg[0]_5 ;
  wire \ras_timer_r_reg[0]_6 ;
  wire \ras_timer_r_reg[0]_7 ;
  wire [2:0]\ras_timer_r_reg[2] ;
  wire \ras_timer_r_reg[2]_0 ;
  wire \ras_timer_r_reg[2]_1 ;
  wire \ras_timer_r_reg[2]_2 ;
  wire ras_timer_zero_r;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[2] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ;
  wire [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_1 ;
  wire [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_2 ;
  wire [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_3 ;
  wire [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_4 ;
  wire [2:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ;
  wire [2:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ;
  wire [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[6] ;
  wire rb_hit_busy_r_reg;
  wire rb_hit_busy_r_reg_0;
  wire [0:0]rb_hit_busy_r_reg_1;
  wire rd_wr_r_lcl_reg;
  wire rd_wr_r_lcl_reg_0;
  wire rd_wr_r_lcl_reg_1;
  wire rd_wr_r_lcl_reg_2;
  wire rd_wr_r_lcl_reg_3;
  wire \req_bank_r_lcl_reg[1] ;
  wire [0:0]\req_data_buf_addr_r_reg[0] ;
  wire req_priority_r;
  wire [0:0]req_wr_r;
  wire row_hit_r;
  wire row_hit_r_reg;
  wire rstdiv0_sync_r1_reg_rep__10;
  wire rstdiv0_sync_r1_reg_rep__10_0;
  wire rstdiv0_sync_r1_reg_rep__10_1;
  wire rstdiv0_sync_r1_reg_rep__11;
  wire rstdiv0_sync_r1_reg_rep__11_0;
  wire rstdiv0_sync_r1_reg_rep__11_1;
  wire rstdiv0_sync_r1_reg_rep__12;
  wire [2:0]rstdiv0_sync_r1_reg_rep__12_0;
  wire rtp_timer_ns0;
  wire \rtp_timer_r_reg[0] ;
  wire set_order_q;
  wire tail_r;
  wire use_addr;
  wire wait_for_maint_r;
  wire wait_for_maint_r_lcl_i_1__1_n_0;
  wire wait_for_maint_r_lcl_reg_0;
  wire was_wr;

  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    accept_internal_r_i_1
       (.I0(init_calib_complete_reg_rep),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ),
        .I2(idle_r_lcl_reg_1),
        .I3(idle_r_lcl_reg_3),
        .I4(idle_r_lcl_reg_2),
        .O(p_7_in));
  LUT6 #(
    .INIT(64'hAAA2222222222222)) 
    accept_internal_r_i_2
       (.I0(pass_open_bank_r_lcl_i_2_n_0),
        .I1(\req_data_buf_addr_r_reg[0] ),
        .I2(periodic_rd_ack_r_lcl_reg),
        .I3(use_addr),
        .I4(accept_internal_r),
        .I5(wait_for_maint_r_lcl_reg_0),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4040FF40)) 
    act_wait_r_lcl_i_1__1
       (.I0(\grant_r_reg[2]_0 ),
        .I1(act_wait_r_lcl_reg),
        .I2(\ras_timer_r_reg[0] ),
        .I3(pass_open_bank_r),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[2] ),
        .I5(rstdiv0_sync_r1_reg_rep__11_0),
        .O(act_wait_ns));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    act_wait_r_lcl_i_2__0
       (.I0(act_wait_r_lcl_i_4__0_n_0),
        .I1(q_entry_r[0]),
        .I2(q_entry_r[1]),
        .I3(\req_data_buf_addr_r_reg[0] ),
        .O(\ras_timer_r_reg[0] ));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    act_wait_r_lcl_i_4__0
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 [2]),
        .I1(pre_passing_open_bank_r_reg_0),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 [1]),
        .I3(pre_passing_open_bank_r_reg_1),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 [0]),
        .I5(pre_passing_open_bank_r_reg_2),
        .O(act_wait_r_lcl_i_4__0_n_0));
  LUT5 #(
    .INIT(32'h51115555)) 
    act_wait_r_lcl_i_7
       (.I0(pre_passing_open_bank_r),
        .I1(Q),
        .I2(req_wr_r),
        .I3(rd_wr_r_lcl_reg_0),
        .I4(pass_open_bank_r),
        .O(\ras_timer_r_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h888888A8A8A8A8A8)) 
    auto_pre_r_lcl_i_1__0
       (.I0(pass_open_bank_r_lcl_i_2_n_0),
        .I1(auto_pre_r_lcl_reg_0),
        .I2(\compute_tail.tail_r_lcl_reg_1 ),
        .I3(wait_for_maint_r),
        .I4(\maint_controller.maint_wip_r_lcl_reg ),
        .I5(row_hit_r),
        .O(auto_pre_r_lcl_i_1__0_n_0));
  FDRE auto_pre_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(auto_pre_r_lcl_i_1__0_n_0),
        .Q(auto_pre_r_lcl_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT5 #(
    .INIT(32'hFFFF2A00)) 
    bm_end_r1_i_1__0
       (.I0(pass_open_bank_r),
        .I1(rd_wr_r_lcl_reg_0),
        .I2(req_wr_r),
        .I3(Q),
        .I4(pre_bm_end_r),
        .O(p_52_out));
  LUT6 #(
    .INIT(64'hDFDFCCCFDDDDCCCC)) 
    \compute_tail.tail_r_lcl_i_1__1 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[2] ),
        .I1(set_order_q),
        .I2(accept_r_reg),
        .I3(\req_data_buf_addr_r_reg[0] ),
        .I4(pre_bm_end_r_reg_0),
        .I5(tail_r),
        .O(\compute_tail.tail_r_lcl_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \compute_tail.tail_r_lcl_i_2 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[2] ),
        .I1(pre_bm_end_r_reg_1),
        .I2(p_13_out),
        .O(\compute_tail.tail_r_lcl_reg_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \compute_tail.tail_r_lcl_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\compute_tail.tail_r_lcl_i_1__1_n_0 ),
        .Q(tail_r),
        .R(SS));
  LUT5 #(
    .INIT(32'hF2F2F2FF)) 
    demand_priority_r_i_2__0
       (.I0(order_q_r[0]),
        .I1(\grant_r_reg[2]_1 ),
        .I2(order_q_r[1]),
        .I3(req_priority_r),
        .I4(q_has_priority),
        .O(demand_priority_r_reg));
  LUT2 #(
    .INIT(4'h1)) 
    \grant_r[1]_i_3 
       (.I0(\grant_r_reg[2] ),
        .I1(rd_wr_r_lcl_reg_1),
        .O(\grant_r_reg[1] ));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAAA)) 
    \grant_r[3]_i_14 
       (.I0(order_q_r[1]),
        .I1(\grant_r_reg[3] ),
        .I2(\grant_r_reg[2]_2 ),
        .I3(\grant_r_reg[0] ),
        .I4(\grant_r_reg[1]_0 ),
        .I5(order_q_r[0]),
        .O(\grant_r[3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000BAAA)) 
    \grant_r[3]_i_4__0 
       (.I0(\grant_r[3]_i_8_n_0 ),
        .I1(auto_pre_r_lcl_reg_0),
        .I2(pre_wait_r),
        .I3(ras_timer_zero_r),
        .I4(insert_maint_r),
        .I5(\grant_r_reg[2]_0 ),
        .O(granted_row_r_reg));
  LUT6 #(
    .INIT(64'h0003000200000002)) 
    \grant_r[3]_i_6 
       (.I0(rstdiv0_sync_r1_reg_rep__10_0),
        .I1(ofs_rdy_r_reg),
        .I2(\grant_r[3]_i_14_n_0 ),
        .I3(demand_priority_r_reg_0),
        .I4(rd_wr_r_lcl_reg_0),
        .I5(rstdiv0_sync_r1_reg_rep__10_1),
        .O(\grant_r_reg[2] ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \grant_r[3]_i_8 
       (.I0(ras_timer_zero_r),
        .I1(wait_for_maint_r),
        .I2(wait_for_maint_r_lcl_reg_0),
        .I3(act_wait_r_lcl_reg),
        .I4(\req_data_buf_addr_r_reg[0] ),
        .I5(act_wait_r_lcl_reg_0),
        .O(\grant_r[3]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hBF)) 
    granted_row_r_i_1
       (.I0(granted_row_r_reg),
        .I1(auto_pre_r_lcl_reg_1),
        .I2(auto_pre_r_lcl_reg_2),
        .O(granted_row_ns));
  LUT6 #(
    .INIT(64'hB888FFFFB8880000)) 
    head_r_lcl_i_1__1
       (.I0(head_r_lcl_i_2__1_n_0),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[2] ),
        .I2(rd_wr_r_lcl_reg),
        .I3(idle_r_lcl_reg_0),
        .I4(\q_entry_r[1]_i_4__0_n_0 ),
        .I5(wait_for_maint_r_lcl_reg_0),
        .O(head_r_lcl_i_1__1_n_0));
  LUT6 #(
    .INIT(64'hAA02AA32AA02AACE)) 
    head_r_lcl_i_2__1
       (.I0(head_r_lcl_i_4__0_n_0),
        .I1(\q_entry_r[1]_i_6__0_n_0 ),
        .I2(\req_data_buf_addr_r_reg[0] ),
        .I3(idle_r_lcl_reg_4),
        .I4(rb_hit_busy_r_reg),
        .I5(rb_hit_busy_r_reg_0),
        .O(head_r_lcl_i_2__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT2 #(
    .INIT(4'h2)) 
    head_r_lcl_i_4__0
       (.I0(q_entry_r[0]),
        .I1(q_entry_r[1]),
        .O(head_r_lcl_i_4__0_n_0));
  FDRE head_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(head_r_lcl_i_1__1_n_0),
        .Q(wait_for_maint_r_lcl_reg_0),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT1 #(
    .INIT(2'h1)) 
    idle_r_lcl_i_1__1
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ),
        .O(E));
  FDRE idle_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(E),
        .Q(\req_data_buf_addr_r_reg[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4040404440404040)) 
    \maint_controller.maint_hit_busies_r[2]_i_1 
       (.I0(rstdiv0_sync_r1_reg_rep__12),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[2] ),
        .I2(\maint_controller.maint_hit_busies_r_reg[2]_0 ),
        .I3(\maint_controller.maint_wip_r_lcl_reg_0 ),
        .I4(maint_req_r),
        .I5(\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ),
        .O(\maint_controller.maint_hit_busies_r_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT5 #(
    .INIT(32'h51115555)) 
    \maint_controller.maint_hit_busies_r[2]_i_2 
       (.I0(pre_bm_end_r),
        .I1(Q),
        .I2(req_wr_r),
        .I3(rd_wr_r_lcl_reg_0),
        .I4(pass_open_bank_r),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl_reg[2] ));
  LUT6 #(
    .INIT(64'h0000000000000054)) 
    \maint_controller.maint_rdy_r1_i_1 
       (.I0(\maint_controller.maint_hit_busies_r_reg[2] ),
        .I1(\maint_controller.maint_wip_r_lcl_reg_0 ),
        .I2(maint_req_r),
        .I3(rstdiv0_sync_r1_reg_rep__12_0[2]),
        .I4(rstdiv0_sync_r1_reg_rep__12_0[1]),
        .I5(rstdiv0_sync_r1_reg_rep__12_0[0]),
        .O(maint_rdy));
  LUT6 #(
    .INIT(64'h31553000315530CC)) 
    \order_q_r[0]_i_1__1 
       (.I0(\order_q_r_reg[0]_0 ),
        .I1(order_q_r[0]),
        .I2(order_q_r[1]),
        .I3(\grant_r_reg[2]_1 ),
        .I4(set_order_q),
        .I5(rstdiv0_sync_r1_reg_rep__12),
        .O(\order_q_r[0]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \order_q_r[0]_i_2 
       (.I0(ordered_r_lcl_reg_0[0]),
        .I1(ordered_r),
        .I2(ordered_r_lcl_reg_0[1]),
        .I3(ordered_r_lcl_reg_0[2]),
        .I4(\grant_r_reg[2]_1 ),
        .O(\order_q_r_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hC2AAC000C2AAC0F0)) 
    \order_q_r[1]_i_1__1 
       (.I0(ordered_r_lcl_reg_1),
        .I1(order_q_r[0]),
        .I2(order_q_r[1]),
        .I3(\grant_r_reg[2]_1 ),
        .I4(set_order_q),
        .I5(rstdiv0_sync_r1_reg_rep__12),
        .O(\order_q_r[1]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h80808000)) 
    \order_q_r[1]_i_2__0 
       (.I0(\req_data_buf_addr_r_reg[0] ),
        .I1(wait_for_maint_r_lcl_reg_0),
        .I2(accept_internal_r),
        .I3(use_addr),
        .I4(periodic_rd_ack_r_lcl_reg),
        .O(set_order_q));
  FDRE \order_q_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\order_q_r[0]_i_1__1_n_0 ),
        .Q(order_q_r[0]),
        .R(1'b0));
  FDRE \order_q_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\order_q_r[1]_i_1__1_n_0 ),
        .Q(order_q_r[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000EE0E0E0E)) 
    ordered_r_lcl_i_1__1
       (.I0(ordered_r),
        .I1(set_order_q),
        .I2(Q),
        .I3(req_wr_r),
        .I4(rd_wr_r_lcl_reg_0),
        .I5(rstdiv0_sync_r1_reg_rep__12),
        .O(ordered_r_lcl_i_1__1_n_0));
  FDRE ordered_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ordered_r_lcl_i_1__1_n_0),
        .Q(ordered_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8888A88888888888)) 
    pass_open_bank_r_lcl_i_1__0
       (.I0(pass_open_bank_r_lcl_i_2_n_0),
        .I1(pass_open_bank_r),
        .I2(tail_r),
        .I3(accept_r_reg),
        .I4(pre_wait_r),
        .I5(row_hit_r_reg),
        .O(pass_open_bank_r_lcl_reg_0));
  LUT6 #(
    .INIT(64'h000000000000D5FF)) 
    pass_open_bank_r_lcl_i_2
       (.I0(pass_open_bank_r),
        .I1(rd_wr_r_lcl_reg_0),
        .I2(req_wr_r),
        .I3(Q),
        .I4(pre_bm_end_r),
        .I5(rstdiv0_sync_r1_reg_rep__11_1),
        .O(pass_open_bank_r_lcl_i_2_n_0));
  FDRE pass_open_bank_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pass_open_bank_r_lcl_reg_0),
        .Q(pass_open_bank_r),
        .R(1'b0));
  FDRE pre_bm_end_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pre_bm_end_ns),
        .Q(pre_bm_end_r),
        .R(1'b0));
  FDRE pre_passing_open_bank_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pre_passing_open_bank_ns),
        .Q(pre_passing_open_bank_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hB1E0FFFFB1E00000)) 
    \q_entry_r[0]_i_1__1 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[2] ),
        .I1(idle_r_lcl_reg_7),
        .I2(\q_entry_r[0]_i_3__1_n_0 ),
        .I3(periodic_rd_ack_r_lcl_reg_0),
        .I4(\q_entry_r[1]_i_4__0_n_0 ),
        .I5(q_entry_r[0]),
        .O(\q_entry_r[0]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hF55F7777)) 
    \q_entry_r[0]_i_3__1 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[2] ),
        .I1(q_entry_r[0]),
        .I2(rb_hit_busy_r_reg_0),
        .I3(\q_entry_r[1]_i_6__0_n_0 ),
        .I4(set_order_q),
        .O(\q_entry_r[0]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    \q_entry_r[1]_i_1__1 
       (.I0(idle_r_lcl_reg_5),
        .I1(periodic_rd_ack_r_lcl_reg_0),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[2] ),
        .I3(idle_r_lcl_reg_6),
        .I4(\q_entry_r[1]_i_4__0_n_0 ),
        .I5(q_entry_r[1]),
        .O(\q_entry_r[1]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFC5FFFF)) 
    \q_entry_r[1]_i_4__0 
       (.I0(\q_entry_r[1]_i_6__0_n_0 ),
        .I1(periodic_rd_ack_r_lcl_reg_0),
        .I2(\req_data_buf_addr_r_reg[0] ),
        .I3(set_order_q),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[2] ),
        .O(\q_entry_r[1]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h560056FF56FF5600)) 
    \q_entry_r[1]_i_5__0 
       (.I0(rb_hit_busy_r_reg),
        .I1(\q_entry_r[1]_i_6__0_n_0 ),
        .I2(rb_hit_busy_r_reg_0),
        .I3(set_order_q),
        .I4(q_entry_r[1]),
        .I5(q_entry_r[0]),
        .O(\q_entry_r_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h0777077700000777)) 
    \q_entry_r[1]_i_6__0 
       (.I0(p_13_out),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 [0]),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 [2]),
        .I3(p_91_out),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 [1]),
        .I5(pre_bm_end_r_reg_1),
        .O(\q_entry_r[1]_i_6__0_n_0 ));
  FDRE \q_entry_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\q_entry_r[0]_i_1__1_n_0 ),
        .Q(q_entry_r[0]),
        .R(SS));
  FDSE \q_entry_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\q_entry_r[1]_i_1__1_n_0 ),
        .Q(q_entry_r[1]),
        .S(SS));
  LUT6 #(
    .INIT(64'h4440404040404040)) 
    q_has_priority_r_i_1__0
       (.I0(rstdiv0_sync_r1_reg_rep__11_1),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[2] ),
        .I2(q_has_priority),
        .I3(app_hi_pri_r2),
        .I4(rb_hit_busy_r_reg_1),
        .I5(periodic_rd_ack_r_lcl_reg_0),
        .O(q_has_priority_ns));
  FDRE q_has_priority_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(q_has_priority_ns),
        .Q(q_has_priority),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h88A8AAAA88A888A8)) 
    q_has_rd_r_i_1__0
       (.I0(pass_open_bank_r_lcl_i_2_n_0),
        .I1(q_has_rd),
        .I2(maint_req_r),
        .I3(\req_data_buf_addr_r_reg[0] ),
        .I4(was_wr),
        .I5(accept_r_reg),
        .O(q_has_rd_ns));
  FDRE q_has_rd_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(q_has_rd_ns),
        .Q(q_has_rd),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ras_timer_r[0]_i_1__0 
       (.I0(\ras_timer_r_reg[2]_0 ),
        .I1(\ras_timer_r_reg[0] ),
        .I2(\ras_timer_r[0]_i_3__0_n_0 ),
        .O(\ras_timer_r_reg[2] [0]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \ras_timer_r[0]_i_3__0 
       (.I0(\ras_timer_r_reg[0]_1 ),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 [2]),
        .I2(\ras_timer_r_reg[2]_1 ),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 [1]),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 [0]),
        .I5(\ras_timer_r_reg[0]_2 ),
        .O(\ras_timer_r[0]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ras_timer_r[1]_i_1__0 
       (.I0(rd_wr_r_lcl_reg_2),
        .I1(\ras_timer_r_reg[0] ),
        .I2(\ras_timer_r[1]_i_3__0_n_0 ),
        .O(\ras_timer_r_reg[2] [1]));
  LUT6 #(
    .INIT(64'hBBBBB8888888B888)) 
    \ras_timer_r[1]_i_3__0 
       (.I0(\ras_timer_r_reg[0]_3 ),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 [2]),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 [0]),
        .I3(\ras_timer_r_reg[0]_4 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 [1]),
        .I5(rd_wr_r_lcl_reg_3),
        .O(\ras_timer_r[1]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \ras_timer_r[2]_i_1__0 
       (.I0(\ras_timer_r_reg[0]_5 ),
        .I1(\ras_timer_r_reg[0] ),
        .I2(\ras_timer_r[2]_i_3__0_n_0 ),
        .O(\ras_timer_r_reg[2] [2]));
  LUT6 #(
    .INIT(64'hBBBBB8888888B888)) 
    \ras_timer_r[2]_i_3__0 
       (.I0(\ras_timer_r_reg[2]_2 ),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 [2]),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 [0]),
        .I3(\ras_timer_r_reg[0]_6 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 [1]),
        .I5(\ras_timer_r_reg[0]_7 ),
        .O(\ras_timer_r[2]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000F20200000000)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[2]_i_1 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ),
        .I1(\req_bank_r_lcl_reg[1] ),
        .I2(idle_r_lcl_reg_2),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_3 ),
        .I4(rstdiv0_sync_r1_reg_rep__10),
        .I5(\rb_hit_busies.rb_hit_busies_r_lcl_reg[2] ),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_1 ));
  LUT6 #(
    .INIT(64'h0000F20200000000)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[2]_i_1__0 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ),
        .I1(\req_bank_r_lcl_reg[1] ),
        .I2(idle_r_lcl_reg_3),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_4 ),
        .I4(rstdiv0_sync_r1_reg_rep__10),
        .I5(\rb_hit_busies.rb_hit_busies_r_lcl_reg[2] ),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_2 ));
  LUT6 #(
    .INIT(64'h0000F20200000000)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[6]_i_1 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ),
        .I1(\req_bank_r_lcl_reg[1] ),
        .I2(idle_r_lcl_reg_1),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[6] ),
        .I4(rstdiv0_sync_r1_reg_rep__10),
        .I5(\rb_hit_busies.rb_hit_busies_r_lcl_reg[2] ),
        .O(D));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 [0]),
        .Q(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 [1]),
        .Q(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 [2]),
        .Q(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 [2]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    rb_hit_busy_r_i_1__1
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ),
        .I1(\req_bank_r_lcl_reg[1] ),
        .O(p_67_out));
  LUT4 #(
    .INIT(16'h00A2)) 
    req_bank_rdy_r_i_1__0
       (.I0(col_wait_r_reg),
        .I1(order_q_r[0]),
        .I2(\grant_r_reg[2]_1 ),
        .I3(order_q_r[1]),
        .O(p_17_in));
  LUT4 #(
    .INIT(16'h0002)) 
    \rtp_timer_r[0]_i_1__1 
       (.I0(Q),
        .I1(rstdiv0_sync_r1_reg_rep__12),
        .I2(pass_open_bank_r),
        .I3(rtp_timer_ns0),
        .O(\rtp_timer_r_reg[0] ));
  LUT6 #(
    .INIT(64'hFEAAAAAAAAAAAAAA)) 
    wait_for_maint_r_lcl_i_1__1
       (.I0(wait_for_maint_r),
        .I1(periodic_rd_ack_r_lcl_reg),
        .I2(use_addr),
        .I3(accept_internal_r),
        .I4(wait_for_maint_r_lcl_reg_0),
        .I5(\req_data_buf_addr_r_reg[0] ),
        .O(wait_for_maint_r_lcl_i_1__1_n_0));
  FDRE wait_for_maint_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wait_for_maint_r_lcl_i_1__1_n_0),
        .Q(wait_for_maint_r),
        .R(rstdiv0_sync_r1_reg_rep__11));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_bank_queue" *) 
module ddr_axi_mig_7series_v2_4_bank_queue__parameterized2
   (\req_data_buf_addr_r_reg[0] ,
    E,
    pass_open_bank_r,
    pre_bm_end_r,
    q_has_rd,
    wait_for_maint_r,
    tail_r,
    wait_for_maint_r_lcl_reg_0,
    pre_bm_end_r_reg_0,
    ordered_r_lcl_reg_0,
    \rtp_timer_r_reg[0] ,
    bm_end_r1_reg,
    \grant_r_reg[3] ,
    \q_entry_r_reg[1]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_2 ,
    D,
    \ras_timer_r_reg[0] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ,
    p_28_out,
    \maint_controller.maint_hit_busies_r_reg[3] ,
    act_wait_ns,
    \ras_timer_r_reg[0]_0 ,
    p_17_in,
    rnk_config_valid_r_lcl_reg,
    demand_priority_r_reg,
    granted_row_r_reg,
    CLK,
    \compute_tail.tail_r_lcl_reg_0 ,
    pre_bm_end_ns,
    pre_passing_open_bank_ns,
    rstdiv0_sync_r1_reg_rep__11,
    SS,
    auto_pre_r_lcl_reg_0,
    Q,
    rstdiv0_sync_r1_reg_rep__12,
    rtp_timer_ns0,
    pre_bm_end_r_reg_1,
    accept_r_reg,
    idle_r_lcl_reg_0,
    req_wr_r,
    rd_wr_r_lcl_reg,
    periodic_rd_ack_r_lcl_reg,
    use_addr,
    accept_internal_r,
    rd_wr_r_lcl_reg_0,
    \grant_r_reg[2] ,
    \grant_r_reg[3]_0 ,
    col_wait_r,
    idle_r_lcl_reg_1,
    \req_bank_r_lcl_reg[1] ,
    idle_r_lcl_reg_2,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_3 ,
    rstdiv0_sync_r1_reg_rep__10,
    idle_r_lcl_reg_3,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_4 ,
    idle_r_lcl_reg_4,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_5 ,
    \ras_timer_r_reg[0]_1 ,
    \ras_timer_r_reg[2] ,
    \ras_timer_r_reg[0]_2 ,
    \ras_timer_r_reg[2]_0 ,
    \ras_timer_r_reg[0]_3 ,
    rd_wr_r_lcl_reg_1,
    \ras_timer_r_reg[0]_4 ,
    rd_wr_r_lcl_reg_2,
    \ras_timer_r_reg[0]_5 ,
    \ras_timer_r_reg[0]_6 ,
    \ras_timer_r_reg[0]_7 ,
    \ras_timer_r_reg[2]_1 ,
    idle_r_lcl_reg_5,
    rb_hit_busy_r_reg,
    periodic_rd_ack_r_lcl_reg_0,
    idle_r_lcl_reg_6,
    rb_hit_busy_r_reg_0,
    \maint_controller.maint_hit_busies_r_reg[3]_0 ,
    \maint_controller.maint_wip_r_lcl_reg ,
    maint_req_r,
    rstdiv0_sync_r1_reg_rep__12_0,
    \grant_r_reg[3]_1 ,
    act_wait_r_lcl_reg,
    rstdiv0_sync_r1_reg_rep__11_0,
    was_wr,
    app_hi_pri_r2,
    rb_hit_busy_r_reg_1,
    \grant_r_reg[2]_0 ,
    demand_priority_r_reg_0,
    rnk_config_valid_r_lcl_reg_0,
    req_priority_r,
    pre_passing_open_bank_r_reg_0,
    pre_passing_open_bank_r_reg_1,
    pre_passing_open_bank_r_reg_2,
    rb_hit_busy_r,
    pre_bm_end_r_reg_2,
    p_91_out,
    pre_bm_end_r_reg_3,
    act_wait_r_lcl_reg_0,
    ras_timer_zero_r_reg,
    insert_maint_r,
    \grant_r_reg[2]_1 ,
    ras_timer_zero_r,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_1 ,
    idle_r_lcl_reg_7,
    pre_bm_end_r_reg_4,
    ordered_r_lcl_reg_1,
    ordered_r_lcl_reg_2);
  output [0:0]\req_data_buf_addr_r_reg[0] ;
  output [0:0]E;
  output pass_open_bank_r;
  output pre_bm_end_r;
  output q_has_rd;
  output wait_for_maint_r;
  output tail_r;
  output wait_for_maint_r_lcl_reg_0;
  output pre_bm_end_r_reg_0;
  output [0:0]ordered_r_lcl_reg_0;
  output \rtp_timer_r_reg[0] ;
  output bm_end_r1_reg;
  output \grant_r_reg[3] ;
  output \q_entry_r_reg[1]_0 ;
  output [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[3] ;
  output \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ;
  output [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 ;
  output [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_2 ;
  output [2:0]D;
  output \ras_timer_r_reg[0] ;
  output [2:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ;
  output p_28_out;
  output [0:0]\maint_controller.maint_hit_busies_r_reg[3] ;
  output act_wait_ns;
  output \ras_timer_r_reg[0]_0 ;
  output p_17_in;
  output rnk_config_valid_r_lcl_reg;
  output demand_priority_r_reg;
  output granted_row_r_reg;
  input CLK;
  input \compute_tail.tail_r_lcl_reg_0 ;
  input pre_bm_end_ns;
  input pre_passing_open_bank_ns;
  input rstdiv0_sync_r1_reg_rep__11;
  input [0:0]SS;
  input auto_pre_r_lcl_reg_0;
  input [0:0]Q;
  input rstdiv0_sync_r1_reg_rep__12;
  input rtp_timer_ns0;
  input pre_bm_end_r_reg_1;
  input accept_r_reg;
  input idle_r_lcl_reg_0;
  input [0:0]req_wr_r;
  input rd_wr_r_lcl_reg;
  input periodic_rd_ack_r_lcl_reg;
  input use_addr;
  input accept_internal_r;
  input rd_wr_r_lcl_reg_0;
  input \grant_r_reg[2] ;
  input \grant_r_reg[3]_0 ;
  input col_wait_r;
  input [2:0]idle_r_lcl_reg_1;
  input \req_bank_r_lcl_reg[1] ;
  input idle_r_lcl_reg_2;
  input [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_3 ;
  input rstdiv0_sync_r1_reg_rep__10;
  input idle_r_lcl_reg_3;
  input [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_4 ;
  input idle_r_lcl_reg_4;
  input [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_5 ;
  input \ras_timer_r_reg[0]_1 ;
  input \ras_timer_r_reg[2] ;
  input \ras_timer_r_reg[0]_2 ;
  input \ras_timer_r_reg[2]_0 ;
  input \ras_timer_r_reg[0]_3 ;
  input rd_wr_r_lcl_reg_1;
  input \ras_timer_r_reg[0]_4 ;
  input rd_wr_r_lcl_reg_2;
  input \ras_timer_r_reg[0]_5 ;
  input \ras_timer_r_reg[0]_6 ;
  input \ras_timer_r_reg[0]_7 ;
  input \ras_timer_r_reg[2]_1 ;
  input idle_r_lcl_reg_5;
  input rb_hit_busy_r_reg;
  input periodic_rd_ack_r_lcl_reg_0;
  input idle_r_lcl_reg_6;
  input rb_hit_busy_r_reg_0;
  input [0:0]\maint_controller.maint_hit_busies_r_reg[3]_0 ;
  input \maint_controller.maint_wip_r_lcl_reg ;
  input maint_req_r;
  input rstdiv0_sync_r1_reg_rep__12_0;
  input [0:0]\grant_r_reg[3]_1 ;
  input act_wait_r_lcl_reg;
  input rstdiv0_sync_r1_reg_rep__11_0;
  input was_wr;
  input app_hi_pri_r2;
  input [0:0]rb_hit_busy_r_reg_1;
  input \grant_r_reg[2]_0 ;
  input demand_priority_r_reg_0;
  input rnk_config_valid_r_lcl_reg_0;
  input req_priority_r;
  input pre_passing_open_bank_r_reg_0;
  input pre_passing_open_bank_r_reg_1;
  input pre_passing_open_bank_r_reg_2;
  input [2:0]rb_hit_busy_r;
  input pre_bm_end_r_reg_2;
  input p_91_out;
  input pre_bm_end_r_reg_3;
  input act_wait_r_lcl_reg_0;
  input ras_timer_zero_r_reg;
  input insert_maint_r;
  input \grant_r_reg[2]_1 ;
  input ras_timer_zero_r;
  input [2:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_1 ;
  input idle_r_lcl_reg_7;
  input pre_bm_end_r_reg_4;
  input ordered_r_lcl_reg_1;
  input ordered_r_lcl_reg_2;

  wire CLK;
  wire [2:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SS;
  wire accept_internal_r;
  wire accept_r_reg;
  wire act_wait_ns;
  wire act_wait_r_lcl_i_4__2_n_0;
  wire act_wait_r_lcl_reg;
  wire act_wait_r_lcl_reg_0;
  wire app_hi_pri_r2;
  wire auto_pre_r_lcl_reg_0;
  wire bm_end_r1_reg;
  wire col_wait_r;
  wire \compute_tail.tail_r_lcl_i_1__2_n_0 ;
  wire \compute_tail.tail_r_lcl_reg_0 ;
  wire demand_priority_r_reg;
  wire demand_priority_r_reg_0;
  wire \grant_r[3]_i_9_n_0 ;
  wire \grant_r_reg[2] ;
  wire \grant_r_reg[2]_0 ;
  wire \grant_r_reg[2]_1 ;
  wire \grant_r_reg[3] ;
  wire \grant_r_reg[3]_0 ;
  wire [0:0]\grant_r_reg[3]_1 ;
  wire granted_row_r_reg;
  wire head_r_lcl_i_1__2_n_0;
  wire head_r_lcl_i_2__2_n_0;
  wire head_r_lcl_i_3__2_n_0;
  wire idle_r_lcl_reg_0;
  wire [2:0]idle_r_lcl_reg_1;
  wire idle_r_lcl_reg_2;
  wire idle_r_lcl_reg_3;
  wire idle_r_lcl_reg_4;
  wire idle_r_lcl_reg_5;
  wire idle_r_lcl_reg_6;
  wire idle_r_lcl_reg_7;
  wire insert_maint_r;
  wire [0:0]\maint_controller.maint_hit_busies_r_reg[3] ;
  wire [0:0]\maint_controller.maint_hit_busies_r_reg[3]_0 ;
  wire \maint_controller.maint_wip_r_lcl_reg ;
  wire maint_req_r;
  wire [1:0]order_q_r;
  wire \order_q_r[0]_i_1__2_n_0 ;
  wire \order_q_r[1]_i_1__2_n_0 ;
  wire ordered_r_lcl_i_1__2_n_0;
  wire [0:0]ordered_r_lcl_reg_0;
  wire ordered_r_lcl_reg_1;
  wire ordered_r_lcl_reg_2;
  wire p_17_in;
  wire p_28_out;
  wire p_91_out;
  wire pass_open_bank_r;
  wire periodic_rd_ack_r_lcl_reg;
  wire periodic_rd_ack_r_lcl_reg_0;
  wire pre_bm_end_ns;
  wire pre_bm_end_r;
  wire pre_bm_end_r_reg_0;
  wire pre_bm_end_r_reg_1;
  wire pre_bm_end_r_reg_2;
  wire pre_bm_end_r_reg_3;
  wire pre_bm_end_r_reg_4;
  wire pre_passing_open_bank_ns;
  wire pre_passing_open_bank_r;
  wire pre_passing_open_bank_r_reg_0;
  wire pre_passing_open_bank_r_reg_1;
  wire pre_passing_open_bank_r_reg_2;
  wire [1:0]q_entry_r;
  wire \q_entry_r[0]_i_1__2_n_0 ;
  wire \q_entry_r[0]_i_3__2_n_0 ;
  wire \q_entry_r[1]_i_1__2_n_0 ;
  wire \q_entry_r[1]_i_3__1_n_0 ;
  wire \q_entry_r[1]_i_4__1_n_0 ;
  wire \q_entry_r[1]_i_6__1_n_0 ;
  wire \q_entry_r[1]_i_7__0_n_0 ;
  wire \q_entry_r_reg[1]_0 ;
  wire q_has_priority;
  wire q_has_priority_ns;
  wire q_has_rd;
  wire q_has_rd_ns;
  wire \ras_timer_r[0]_i_3_n_0 ;
  wire \ras_timer_r[1]_i_3_n_0 ;
  wire \ras_timer_r[2]_i_3_n_0 ;
  wire \ras_timer_r_reg[0] ;
  wire \ras_timer_r_reg[0]_0 ;
  wire \ras_timer_r_reg[0]_1 ;
  wire \ras_timer_r_reg[0]_2 ;
  wire \ras_timer_r_reg[0]_3 ;
  wire \ras_timer_r_reg[0]_4 ;
  wire \ras_timer_r_reg[0]_5 ;
  wire \ras_timer_r_reg[0]_6 ;
  wire \ras_timer_r_reg[0]_7 ;
  wire \ras_timer_r_reg[2] ;
  wire \ras_timer_r_reg[2]_0 ;
  wire \ras_timer_r_reg[2]_1 ;
  wire ras_timer_zero_r;
  wire ras_timer_zero_r_reg;
  wire [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[3] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ;
  wire [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 ;
  wire [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_2 ;
  wire [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_3 ;
  wire [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_4 ;
  wire [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_5 ;
  wire [2:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ;
  wire [2:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_1 ;
  wire [2:0]rb_hit_busy_r;
  wire rb_hit_busy_r_reg;
  wire rb_hit_busy_r_reg_0;
  wire [0:0]rb_hit_busy_r_reg_1;
  wire rd_wr_r_lcl_reg;
  wire rd_wr_r_lcl_reg_0;
  wire rd_wr_r_lcl_reg_1;
  wire rd_wr_r_lcl_reg_2;
  wire \req_bank_r_lcl_reg[1] ;
  wire [0:0]\req_data_buf_addr_r_reg[0] ;
  wire req_priority_r;
  wire [0:0]req_wr_r;
  wire rnk_config_valid_r_lcl_reg;
  wire rnk_config_valid_r_lcl_reg_0;
  wire rstdiv0_sync_r1_reg_rep__10;
  wire rstdiv0_sync_r1_reg_rep__11;
  wire rstdiv0_sync_r1_reg_rep__11_0;
  wire rstdiv0_sync_r1_reg_rep__12;
  wire rstdiv0_sync_r1_reg_rep__12_0;
  wire rtp_timer_ns0;
  wire \rtp_timer_r_reg[0] ;
  wire set_order_q;
  wire tail_r;
  wire use_addr;
  wire wait_for_maint_r;
  wire wait_for_maint_r_lcl_i_1__2_n_0;
  wire wait_for_maint_r_lcl_reg_0;
  wire was_wr;

  LUT6 #(
    .INIT(64'hAAA2222222222222)) 
    accept_internal_r_i_3
       (.I0(rstdiv0_sync_r1_reg_rep__12_0),
        .I1(\req_data_buf_addr_r_reg[0] ),
        .I2(periodic_rd_ack_r_lcl_reg),
        .I3(use_addr),
        .I4(accept_internal_r),
        .I5(wait_for_maint_r_lcl_reg_0),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF404040)) 
    act_wait_r_lcl_i_1
       (.I0(\grant_r_reg[3]_1 ),
        .I1(act_wait_r_lcl_reg),
        .I2(\ras_timer_r_reg[0] ),
        .I3(pass_open_bank_r),
        .I4(bm_end_r1_reg),
        .I5(rstdiv0_sync_r1_reg_rep__11_0),
        .O(act_wait_ns));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    act_wait_r_lcl_i_2__2
       (.I0(act_wait_r_lcl_i_4__2_n_0),
        .I1(q_entry_r[0]),
        .I2(q_entry_r[1]),
        .I3(\req_data_buf_addr_r_reg[0] ),
        .O(\ras_timer_r_reg[0] ));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    act_wait_r_lcl_i_4__2
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 [1]),
        .I1(pre_passing_open_bank_r_reg_0),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 [0]),
        .I3(pre_passing_open_bank_r_reg_1),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 [2]),
        .I5(pre_passing_open_bank_r_reg_2),
        .O(act_wait_r_lcl_i_4__2_n_0));
  LUT5 #(
    .INIT(32'h55151515)) 
    act_wait_r_lcl_i_5
       (.I0(pre_passing_open_bank_r),
        .I1(pass_open_bank_r),
        .I2(Q),
        .I3(req_wr_r),
        .I4(rd_wr_r_lcl_reg),
        .O(\ras_timer_r_reg[0]_0 ));
  FDRE auto_pre_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(auto_pre_r_lcl_reg_0),
        .Q(pre_bm_end_r_reg_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAEAEAEA)) 
    bm_end_r1_i_1
       (.I0(pre_bm_end_r),
        .I1(pass_open_bank_r),
        .I2(Q),
        .I3(req_wr_r),
        .I4(rd_wr_r_lcl_reg),
        .O(bm_end_r1_reg));
  LUT6 #(
    .INIT(64'hEECCFFCFEECCEECC)) 
    \compute_tail.tail_r_lcl_i_1__2 
       (.I0(bm_end_r1_reg),
        .I1(set_order_q),
        .I2(\req_data_buf_addr_r_reg[0] ),
        .I3(pre_bm_end_r_reg_1),
        .I4(accept_r_reg),
        .I5(tail_r),
        .O(\compute_tail.tail_r_lcl_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \compute_tail.tail_r_lcl_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\compute_tail.tail_r_lcl_i_1__2_n_0 ),
        .Q(tail_r),
        .R(SS));
  LUT5 #(
    .INIT(32'hF2F2F2FF)) 
    demand_priority_r_i_2
       (.I0(order_q_r[0]),
        .I1(\grant_r_reg[2]_0 ),
        .I2(order_q_r[1]),
        .I3(req_priority_r),
        .I4(q_has_priority),
        .O(demand_priority_r_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFDDD0)) 
    \grant_r[3]_i_6__0 
       (.I0(\grant_r[3]_i_9_n_0 ),
        .I1(act_wait_r_lcl_reg_0),
        .I2(pre_bm_end_r_reg_0),
        .I3(ras_timer_zero_r_reg),
        .I4(insert_maint_r),
        .I5(\grant_r_reg[3]_1 ),
        .O(granted_row_r_reg));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \grant_r[3]_i_9 
       (.I0(\grant_r_reg[2]_1 ),
        .I1(ras_timer_zero_r),
        .I2(wait_for_maint_r),
        .I3(wait_for_maint_r_lcl_reg_0),
        .I4(\req_data_buf_addr_r_reg[0] ),
        .I5(act_wait_r_lcl_reg),
        .O(\grant_r[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0002FFFFFFFF)) 
    \grant_r[3]_i_9__0 
       (.I0(order_q_r[0]),
        .I1(rd_wr_r_lcl_reg_0),
        .I2(\grant_r_reg[2] ),
        .I3(\grant_r_reg[3]_0 ),
        .I4(order_q_r[1]),
        .I5(col_wait_r),
        .O(\grant_r_reg[3] ));
  LUT6 #(
    .INIT(64'h8F80FFFF8F800000)) 
    head_r_lcl_i_1__2
       (.I0(pre_bm_end_r_reg_1),
        .I1(idle_r_lcl_reg_0),
        .I2(bm_end_r1_reg),
        .I3(head_r_lcl_i_2__2_n_0),
        .I4(\q_entry_r[1]_i_4__1_n_0 ),
        .I5(wait_for_maint_r_lcl_reg_0),
        .O(head_r_lcl_i_1__2_n_0));
  LUT6 #(
    .INIT(64'hAA02AA02AA32AACE)) 
    head_r_lcl_i_2__2
       (.I0(head_r_lcl_i_3__2_n_0),
        .I1(\q_entry_r[1]_i_7__0_n_0 ),
        .I2(\req_data_buf_addr_r_reg[0] ),
        .I3(idle_r_lcl_reg_6),
        .I4(rb_hit_busy_r_reg),
        .I5(rb_hit_busy_r_reg_0),
        .O(head_r_lcl_i_2__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT2 #(
    .INIT(4'h2)) 
    head_r_lcl_i_3__2
       (.I0(q_entry_r[0]),
        .I1(q_entry_r[1]),
        .O(head_r_lcl_i_3__2_n_0));
  FDRE head_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(head_r_lcl_i_1__2_n_0),
        .Q(wait_for_maint_r_lcl_reg_0),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT1 #(
    .INIT(2'h1)) 
    idle_r_lcl_i_1__2
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ),
        .O(E));
  FDRE idle_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(E),
        .Q(\req_data_buf_addr_r_reg[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h1010101110101010)) 
    \maint_controller.maint_hit_busies_r[3]_i_1 
       (.I0(bm_end_r1_reg),
        .I1(rstdiv0_sync_r1_reg_rep__12),
        .I2(\maint_controller.maint_hit_busies_r_reg[3]_0 ),
        .I3(\maint_controller.maint_wip_r_lcl_reg ),
        .I4(maint_req_r),
        .I5(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ),
        .O(\maint_controller.maint_hit_busies_r_reg[3] ));
  LUT6 #(
    .INIT(64'h31553000315530CC)) 
    \order_q_r[0]_i_1__2 
       (.I0(ordered_r_lcl_reg_2),
        .I1(order_q_r[0]),
        .I2(order_q_r[1]),
        .I3(\grant_r_reg[2]_0 ),
        .I4(set_order_q),
        .I5(rstdiv0_sync_r1_reg_rep__12),
        .O(\order_q_r[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hC2AAC000C2AAC0F0)) 
    \order_q_r[1]_i_1__2 
       (.I0(ordered_r_lcl_reg_1),
        .I1(order_q_r[0]),
        .I2(order_q_r[1]),
        .I3(\grant_r_reg[2]_0 ),
        .I4(set_order_q),
        .I5(rstdiv0_sync_r1_reg_rep__12),
        .O(\order_q_r[1]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h80808000)) 
    \order_q_r[1]_i_2__1 
       (.I0(\req_data_buf_addr_r_reg[0] ),
        .I1(wait_for_maint_r_lcl_reg_0),
        .I2(accept_internal_r),
        .I3(use_addr),
        .I4(periodic_rd_ack_r_lcl_reg),
        .O(set_order_q));
  FDRE \order_q_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\order_q_r[0]_i_1__2_n_0 ),
        .Q(order_q_r[0]),
        .R(1'b0));
  FDRE \order_q_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\order_q_r[1]_i_1__2_n_0 ),
        .Q(order_q_r[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000EE0E0E0E)) 
    ordered_r_lcl_i_1__2
       (.I0(ordered_r_lcl_reg_0),
        .I1(set_order_q),
        .I2(Q),
        .I3(req_wr_r),
        .I4(rd_wr_r_lcl_reg),
        .I5(rstdiv0_sync_r1_reg_rep__12),
        .O(ordered_r_lcl_i_1__2_n_0));
  FDRE ordered_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ordered_r_lcl_i_1__2_n_0),
        .Q(ordered_r_lcl_reg_0),
        .R(1'b0));
  FDRE pass_open_bank_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(\compute_tail.tail_r_lcl_reg_0 ),
        .Q(pass_open_bank_r),
        .R(1'b0));
  FDRE pre_bm_end_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pre_bm_end_ns),
        .Q(pre_bm_end_r),
        .R(1'b0));
  FDRE pre_passing_open_bank_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pre_passing_open_bank_ns),
        .Q(pre_passing_open_bank_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h82D7FFFF82D70000)) 
    \q_entry_r[0]_i_1__2 
       (.I0(bm_end_r1_reg),
        .I1(pre_bm_end_r_reg_4),
        .I2(periodic_rd_ack_r_lcl_reg_0),
        .I3(\q_entry_r[0]_i_3__2_n_0 ),
        .I4(\q_entry_r[1]_i_4__1_n_0 ),
        .I5(q_entry_r[0]),
        .O(\q_entry_r[0]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \q_entry_r[0]_i_3__2 
       (.I0(rb_hit_busy_r_reg),
        .I1(\q_entry_r[1]_i_7__0_n_0 ),
        .I2(set_order_q),
        .I3(q_entry_r[0]),
        .O(\q_entry_r[0]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \q_entry_r[1]_i_1__2 
       (.I0(idle_r_lcl_reg_7),
        .I1(bm_end_r1_reg),
        .I2(periodic_rd_ack_r_lcl_reg_0),
        .I3(\q_entry_r[1]_i_3__1_n_0 ),
        .I4(\q_entry_r[1]_i_4__1_n_0 ),
        .I5(q_entry_r[1]),
        .O(\q_entry_r[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B8BB)) 
    \q_entry_r[1]_i_3__1 
       (.I0(idle_r_lcl_reg_5),
        .I1(bm_end_r1_reg),
        .I2(\q_entry_r[1]_i_6__1_n_0 ),
        .I3(set_order_q),
        .I4(q_entry_r[1]),
        .I5(q_entry_r[0]),
        .O(\q_entry_r[1]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFCFDFD)) 
    \q_entry_r[1]_i_4__1 
       (.I0(\q_entry_r[1]_i_7__0_n_0 ),
        .I1(bm_end_r1_reg),
        .I2(set_order_q),
        .I3(periodic_rd_ack_r_lcl_reg_0),
        .I4(\req_data_buf_addr_r_reg[0] ),
        .O(\q_entry_r[1]_i_4__1_n_0 ));
  LUT4 #(
    .INIT(16'hE881)) 
    \q_entry_r[1]_i_4__2 
       (.I0(\req_data_buf_addr_r_reg[0] ),
        .I1(idle_r_lcl_reg_1[2]),
        .I2(idle_r_lcl_reg_1[1]),
        .I3(idle_r_lcl_reg_1[0]),
        .O(\q_entry_r_reg[1]_0 ));
  LUT5 #(
    .INIT(32'h7EE8E881)) 
    \q_entry_r[1]_i_6__1 
       (.I0(\q_entry_r[1]_i_7__0_n_0 ),
        .I1(rb_hit_busy_r[0]),
        .I2(rb_hit_busy_r[1]),
        .I3(rb_hit_busy_r[2]),
        .I4(rb_hit_busy_r_reg_1),
        .O(\q_entry_r[1]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h0DDD0DDD00000DDD)) 
    \q_entry_r[1]_i_7__0 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 [2]),
        .I1(pre_bm_end_r_reg_2),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 [1]),
        .I3(p_91_out),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 [0]),
        .I5(pre_bm_end_r_reg_3),
        .O(\q_entry_r[1]_i_7__0_n_0 ));
  FDSE \q_entry_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\q_entry_r[0]_i_1__2_n_0 ),
        .Q(q_entry_r[0]),
        .S(SS));
  FDSE \q_entry_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\q_entry_r[1]_i_1__2_n_0 ),
        .Q(q_entry_r[1]),
        .S(SS));
  LUT6 #(
    .INIT(64'h1110101010101010)) 
    q_has_priority_r_i_1
       (.I0(bm_end_r1_reg),
        .I1(rstdiv0_sync_r1_reg_rep__12),
        .I2(q_has_priority),
        .I3(app_hi_pri_r2),
        .I4(rb_hit_busy_r_reg_1),
        .I5(periodic_rd_ack_r_lcl_reg_0),
        .O(q_has_priority_ns));
  FDRE q_has_priority_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(q_has_priority_ns),
        .Q(q_has_priority),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h88A8AAAA88A888A8)) 
    q_has_rd_r_i_1
       (.I0(rstdiv0_sync_r1_reg_rep__12_0),
        .I1(q_has_rd),
        .I2(maint_req_r),
        .I3(\req_data_buf_addr_r_reg[0] ),
        .I4(was_wr),
        .I5(accept_r_reg),
        .O(q_has_rd_ns));
  FDRE q_has_rd_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(q_has_rd_ns),
        .Q(q_has_rd),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ras_timer_r[0]_i_1 
       (.I0(\ras_timer_r_reg[0]_1 ),
        .I1(\ras_timer_r_reg[0] ),
        .I2(\ras_timer_r[0]_i_3_n_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \ras_timer_r[0]_i_3 
       (.I0(\ras_timer_r_reg[2] ),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 [2]),
        .I2(\ras_timer_r_reg[0]_2 ),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 [1]),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 [0]),
        .I5(\ras_timer_r_reg[2]_0 ),
        .O(\ras_timer_r[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ras_timer_r[1]_i_1 
       (.I0(\ras_timer_r_reg[0]_3 ),
        .I1(\ras_timer_r_reg[0] ),
        .I2(\ras_timer_r[1]_i_3_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \ras_timer_r[1]_i_3 
       (.I0(rd_wr_r_lcl_reg_1),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 [2]),
        .I2(\ras_timer_r_reg[0]_4 ),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 [1]),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 [0]),
        .I5(rd_wr_r_lcl_reg_2),
        .O(\ras_timer_r[1]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \ras_timer_r[2]_i_1 
       (.I0(\ras_timer_r_reg[0]_5 ),
        .I1(\ras_timer_r_reg[0] ),
        .I2(\ras_timer_r[2]_i_3_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hBBBB8888B888B888)) 
    \ras_timer_r[2]_i_3 
       (.I0(\ras_timer_r_reg[0]_6 ),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 [2]),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 [0]),
        .I3(\ras_timer_r_reg[0]_7 ),
        .I4(\ras_timer_r_reg[2]_1 ),
        .I5(\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 [1]),
        .O(\ras_timer_r[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000F202)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ),
        .I1(\req_bank_r_lcl_reg[1] ),
        .I2(idle_r_lcl_reg_2),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_3 ),
        .I4(bm_end_r1_reg),
        .I5(rstdiv0_sync_r1_reg_rep__10),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3] ));
  LUT6 #(
    .INIT(64'h000000000000F202)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1__0 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ),
        .I1(\req_bank_r_lcl_reg[1] ),
        .I2(idle_r_lcl_reg_3),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_4 ),
        .I4(bm_end_r1_reg),
        .I5(rstdiv0_sync_r1_reg_rep__10),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 ));
  LUT6 #(
    .INIT(64'h000000000000F202)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1__1 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ),
        .I1(\req_bank_r_lcl_reg[1] ),
        .I2(idle_r_lcl_reg_4),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_5 ),
        .I4(bm_end_r1_reg),
        .I5(rstdiv0_sync_r1_reg_rep__10),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_1 [0]),
        .Q(\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_1 [1]),
        .Q(\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_1 [2]),
        .Q(\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 [2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT2 #(
    .INIT(4'h2)) 
    rb_hit_busy_r_i_1__2
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ),
        .I1(\req_bank_r_lcl_reg[1] ),
        .O(p_28_out));
  LUT4 #(
    .INIT(16'h2022)) 
    req_bank_rdy_r_i_1
       (.I0(col_wait_r),
        .I1(order_q_r[1]),
        .I2(\grant_r_reg[2]_0 ),
        .I3(order_q_r[0]),
        .O(p_17_in));
  LUT6 #(
    .INIT(64'h2022000000000000)) 
    rnk_config_valid_r_lcl_i_3
       (.I0(col_wait_r),
        .I1(order_q_r[1]),
        .I2(\grant_r_reg[2]_0 ),
        .I3(order_q_r[0]),
        .I4(demand_priority_r_reg_0),
        .I5(rnk_config_valid_r_lcl_reg_0),
        .O(rnk_config_valid_r_lcl_reg));
  LUT4 #(
    .INIT(16'h0002)) 
    \rtp_timer_r[0]_i_1__2 
       (.I0(Q),
        .I1(rstdiv0_sync_r1_reg_rep__12),
        .I2(pass_open_bank_r),
        .I3(rtp_timer_ns0),
        .O(\rtp_timer_r_reg[0] ));
  LUT6 #(
    .INIT(64'hFEAAAAAAAAAAAAAA)) 
    wait_for_maint_r_lcl_i_1__2
       (.I0(wait_for_maint_r),
        .I1(periodic_rd_ack_r_lcl_reg),
        .I2(use_addr),
        .I3(accept_internal_r),
        .I4(wait_for_maint_r_lcl_reg_0),
        .I5(\req_data_buf_addr_r_reg[0] ),
        .O(wait_for_maint_r_lcl_i_1__2_n_0));
  FDRE wait_for_maint_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wait_for_maint_r_lcl_i_1__2_n_0),
        .Q(wait_for_maint_r),
        .R(rstdiv0_sync_r1_reg_rep__11));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_bank_state" *) 
module ddr_axi_mig_7series_v2_4_bank_state
   (bm_end_r1,
    \act_this_rank_r_reg[0]_0 ,
    ras_timer_zero_r,
    pre_wait_r,
    col_wait_r_reg_0,
    act_this_rank_r,
    req_bank_rdy_r,
    demanded_prior_r_reg_0,
    demanded_prior_r_reg_1,
    ofs_rdy_r,
    wr_this_rank_r,
    rd_this_rank_r,
    rtp_timer_ns0,
    pre_bm_end_ns,
    pre_passing_open_bank_ns,
    \ras_timer_r_reg[0]_0 ,
    \ras_timer_r_reg[2]_0 ,
    auto_pre_r_lcl_reg,
    \grant_r_reg[2] ,
    rnk_config_valid_r_lcl_reg,
    \grant_r_reg[2]_0 ,
    \ras_timer_r_reg[1]_0 ,
    p_130_out,
    CLK,
    act_wait_ns,
    p_17_in,
    SS,
    ofs_rdy_r0,
    start_wtp_timer0,
    rd_wr_r_lcl_reg,
    \grant_r_reg[0] ,
    \grant_r_reg[0]_0 ,
    rstdiv0_sync_r1_reg_rep__11,
    Q,
    \q_entry_r_reg[0] ,
    idle_r_lcl_reg,
    \order_q_r_reg[0] ,
    \compute_tail.tail_r_lcl_reg ,
    pass_open_bank_r,
    \grant_r_reg[0]_1 ,
    auto_pre_r_lcl_reg_0,
    \grant_r_reg[0]_2 ,
    rstdiv0_sync_r1_reg_rep__11_0,
    accept_r_reg,
    tail_r,
    demanded_prior_r_reg_2,
    demand_priority_r_0,
    demanded_prior_r_1,
    q_has_rd,
    req_wr_r,
    req_bank_rdy_r_reg_0,
    granted_col_r_reg,
    D);
  output bm_end_r1;
  output \act_this_rank_r_reg[0]_0 ;
  output ras_timer_zero_r;
  output pre_wait_r;
  output col_wait_r_reg_0;
  output [0:0]act_this_rank_r;
  output req_bank_rdy_r;
  output demanded_prior_r_reg_0;
  output demanded_prior_r_reg_1;
  output ofs_rdy_r;
  output [0:0]wr_this_rank_r;
  output [0:0]rd_this_rank_r;
  output rtp_timer_ns0;
  output pre_bm_end_ns;
  output pre_passing_open_bank_ns;
  output \ras_timer_r_reg[0]_0 ;
  output \ras_timer_r_reg[2]_0 ;
  output auto_pre_r_lcl_reg;
  output \grant_r_reg[2] ;
  output rnk_config_valid_r_lcl_reg;
  output \grant_r_reg[2]_0 ;
  output \ras_timer_r_reg[1]_0 ;
  input p_130_out;
  input CLK;
  input act_wait_ns;
  input p_17_in;
  input [0:0]SS;
  input ofs_rdy_r0;
  input start_wtp_timer0;
  input rd_wr_r_lcl_reg;
  input \grant_r_reg[0] ;
  input \grant_r_reg[0]_0 ;
  input rstdiv0_sync_r1_reg_rep__11;
  input [1:0]Q;
  input \q_entry_r_reg[0] ;
  input idle_r_lcl_reg;
  input \order_q_r_reg[0] ;
  input \compute_tail.tail_r_lcl_reg ;
  input pass_open_bank_r;
  input [0:0]\grant_r_reg[0]_1 ;
  input auto_pre_r_lcl_reg_0;
  input \grant_r_reg[0]_2 ;
  input rstdiv0_sync_r1_reg_rep__11_0;
  input accept_r_reg;
  input tail_r;
  input demanded_prior_r_reg_2;
  input demand_priority_r_0;
  input demanded_prior_r_1;
  input q_has_rd;
  input [0:0]req_wr_r;
  input req_bank_rdy_r_reg_0;
  input granted_col_r_reg;
  input [2:0]D;

  wire CLK;
  wire [2:0]D;
  wire [1:0]Q;
  wire [0:0]SS;
  wire accept_r_reg;
  wire [0:0]act_this_rank_r;
  wire \act_this_rank_r_reg[0]_0 ;
  wire act_wait_ns;
  wire auto_pre_r_lcl_reg;
  wire auto_pre_r_lcl_reg_0;
  wire bm_end_r1;
  wire col_wait_r_i_1__1_n_0;
  wire col_wait_r_reg_0;
  wire \compute_tail.tail_r_lcl_reg ;
  wire demand_priority_ns;
  wire demand_priority_r_0;
  wire demand_priority_r_i_3__0_n_0;
  wire demanded_prior_ns;
  wire demanded_prior_r_1;
  wire demanded_prior_r_reg_0;
  wire demanded_prior_r_reg_1;
  wire demanded_prior_r_reg_2;
  wire \grant_r_reg[0] ;
  wire \grant_r_reg[0]_0 ;
  wire [0:0]\grant_r_reg[0]_1 ;
  wire \grant_r_reg[0]_2 ;
  wire \grant_r_reg[2] ;
  wire \grant_r_reg[2]_0 ;
  wire granted_col_r_reg;
  wire idle_r_lcl_reg;
  wire ofs_rdy_r;
  wire ofs_rdy_r0;
  wire \order_q_r_reg[0] ;
  wire p_130_out;
  wire p_17_in;
  wire pass_open_bank_r;
  wire pre_bm_end_ns;
  wire pre_passing_open_bank_ns;
  wire pre_wait_ns;
  wire pre_wait_r;
  wire pre_wait_r_i_2_n_0;
  wire \q_entry_r_reg[0] ;
  wire q_has_rd;
  wire [2:0]ras_timer_r;
  wire \ras_timer_r_reg[0]_0 ;
  wire \ras_timer_r_reg[1]_0 ;
  wire \ras_timer_r_reg[2]_0 ;
  wire ras_timer_zero_ns;
  wire ras_timer_zero_r;
  wire rcd_active_r;
  wire [0:0]rd_this_rank_r;
  wire rd_wr_r_lcl_reg;
  wire req_bank_rdy_r;
  wire req_bank_rdy_r_reg_0;
  wire [0:0]req_wr_r;
  wire rnk_config_valid_r_lcl_reg;
  wire rstdiv0_sync_r1_reg_rep__11;
  wire rstdiv0_sync_r1_reg_rep__11_0;
  wire rtp_timer_ns0;
  wire start_wtp_timer0;
  wire [2:0]starve_limit_cntr_r;
  wire starve_limit_cntr_r0;
  wire \starve_limit_cntr_r[0]_i_1_n_0 ;
  wire \starve_limit_cntr_r[1]_i_1_n_0 ;
  wire \starve_limit_cntr_r[2]_i_1_n_0 ;
  wire tail_r;
  wire [0:0]wr_this_rank_r;

  FDRE \act_this_rank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\act_this_rank_r_reg[0]_0 ),
        .Q(act_this_rank_r),
        .R(1'b0));
  FDRE act_wait_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(act_wait_ns),
        .Q(\act_this_rank_r_reg[0]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8888888880808880)) 
    auto_pre_r_lcl_i_2__1
       (.I0(accept_r_reg),
        .I1(tail_r),
        .I2(rcd_active_r),
        .I3(col_wait_r_reg_0),
        .I4(Q[0]),
        .I5(\act_this_rank_r_reg[0]_0 ),
        .O(auto_pre_r_lcl_reg));
  FDRE bm_end_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(p_130_out),
        .Q(bm_end_r1),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h44545555)) 
    col_wait_r_i_1__1
       (.I0(rstdiv0_sync_r1_reg_rep__11),
        .I1(rcd_active_r),
        .I2(col_wait_r_reg_0),
        .I3(Q[0]),
        .I4(\q_entry_r_reg[0] ),
        .O(col_wait_r_i_1__1_n_0));
  FDRE col_wait_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(col_wait_r_i_1__1_n_0),
        .Q(col_wait_r_reg_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h88888808)) 
    demand_priority_r_i_1__0
       (.I0(col_wait_r_i_1__1_n_0),
        .I1(idle_r_lcl_reg),
        .I2(\order_q_r_reg[0] ),
        .I3(demand_priority_r_i_3__0_n_0),
        .I4(demanded_prior_r_reg_0),
        .O(demand_priority_ns));
  LUT6 #(
    .INIT(64'h8000808000000000)) 
    demand_priority_r_i_3__0
       (.I0(starve_limit_cntr_r[1]),
        .I1(starve_limit_cntr_r[0]),
        .I2(starve_limit_cntr_r[2]),
        .I3(q_has_rd),
        .I4(req_wr_r),
        .I5(req_bank_rdy_r_reg_0),
        .O(demand_priority_r_i_3__0_n_0));
  FDRE demand_priority_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(demand_priority_ns),
        .Q(demanded_prior_r_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hD0D0D0D0D0DDD0D0)) 
    demanded_prior_r_i_1__0
       (.I0(demanded_prior_r_reg_0),
        .I1(demanded_prior_r_reg_1),
        .I2(demanded_prior_r_reg_2),
        .I3(Q[1]),
        .I4(demand_priority_r_0),
        .I5(demanded_prior_r_1),
        .O(demanded_prior_ns));
  FDRE demanded_prior_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(demanded_prior_ns),
        .Q(demanded_prior_r_reg_1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \grant_r[2]_i_8 
       (.I0(ras_timer_zero_r),
        .I1(pre_wait_r),
        .O(\grant_r_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \grant_r[3]_i_18 
       (.I0(Q[0]),
        .I1(demanded_prior_r_reg_0),
        .I2(demanded_prior_r_reg_1),
        .O(\grant_r_reg[2]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    ofs_rdy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ofs_rdy_r0),
        .Q(ofs_rdy_r),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT5 #(
    .INIT(32'hFEAAAAAA)) 
    pre_bm_end_r_i_1__1
       (.I0(pre_passing_open_bank_ns),
        .I1(\grant_r_reg[0]_1 ),
        .I2(auto_pre_r_lcl_reg_0),
        .I3(ras_timer_zero_r),
        .I4(pre_wait_r),
        .O(pre_bm_end_ns));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT5 #(
    .INIT(32'hA8AAA8A8)) 
    pre_passing_open_bank_r_i_1__1
       (.I0(\compute_tail.tail_r_lcl_reg ),
        .I1(Q[0]),
        .I2(rtp_timer_ns0),
        .I3(ras_timer_zero_r),
        .I4(pre_wait_r),
        .O(pre_passing_open_bank_ns));
  LUT6 #(
    .INIT(64'h0010111100100010)) 
    pre_wait_r_i_1__1
       (.I0(\compute_tail.tail_r_lcl_reg ),
        .I1(rstdiv0_sync_r1_reg_rep__11),
        .I2(pre_wait_r),
        .I3(pre_wait_r_i_2_n_0),
        .I4(pass_open_bank_r),
        .I5(rtp_timer_ns0),
        .O(pre_wait_ns));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    pre_wait_r_i_2
       (.I0(pre_wait_r),
        .I1(ras_timer_zero_r),
        .I2(auto_pre_r_lcl_reg_0),
        .I3(\grant_r_reg[0]_1 ),
        .O(pre_wait_r_i_2_n_0));
  FDRE pre_wait_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pre_wait_ns),
        .Q(pre_wait_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000007F7F3332)) 
    \ras_timer_r[0]_i_2__0 
       (.I0(ras_timer_r[2]),
        .I1(ras_timer_r[0]),
        .I2(ras_timer_r[1]),
        .I3(\grant_r_reg[0] ),
        .I4(\grant_r_reg[0]_2 ),
        .I5(rstdiv0_sync_r1_reg_rep__11_0),
        .O(\ras_timer_r_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0F00000B0B000000)) 
    \ras_timer_r[1]_i_2__0 
       (.I0(rd_wr_r_lcl_reg),
        .I1(Q[0]),
        .I2(rstdiv0_sync_r1_reg_rep__11_0),
        .I3(ras_timer_r[0]),
        .I4(ras_timer_r[1]),
        .I5(ras_timer_r[2]),
        .O(\ras_timer_r_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h5554444555544444)) 
    \ras_timer_r[2]_i_2__0 
       (.I0(rstdiv0_sync_r1_reg_rep__11_0),
        .I1(\grant_r_reg[0]_2 ),
        .I2(ras_timer_r[0]),
        .I3(ras_timer_r[1]),
        .I4(ras_timer_r[2]),
        .I5(\grant_r_reg[0] ),
        .O(\ras_timer_r_reg[2]_0 ));
  FDRE \ras_timer_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(ras_timer_r[0]),
        .R(1'b0));
  FDRE \ras_timer_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(ras_timer_r[1]),
        .R(1'b0));
  FDRE \ras_timer_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(ras_timer_r[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000405)) 
    ras_timer_zero_r_i_1__0
       (.I0(ras_timer_r[2]),
        .I1(ras_timer_r[0]),
        .I2(ras_timer_r[1]),
        .I3(\grant_r_reg[0] ),
        .I4(\grant_r_reg[0]_2 ),
        .I5(rstdiv0_sync_r1_reg_rep__11_0),
        .O(ras_timer_zero_ns));
  FDRE ras_timer_zero_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ras_timer_zero_ns),
        .Q(ras_timer_zero_r),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rcd_timer_gt_2.rcd_timer_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\grant_r_reg[0] ),
        .Q(rcd_active_r),
        .R(SS));
  FDRE \rd_this_rank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_wr_r_lcl_reg),
        .Q(rd_this_rank_r),
        .R(1'b0));
  FDRE req_bank_rdy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(p_17_in),
        .Q(req_bank_rdy_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT5 #(
    .INIT(32'hBBBBBABB)) 
    rnk_config_valid_r_lcl_i_2
       (.I0(demand_priority_r_0),
        .I1(demanded_prior_r_reg_2),
        .I2(Q[0]),
        .I3(demanded_prior_r_reg_0),
        .I4(demanded_prior_r_reg_1),
        .O(rnk_config_valid_r_lcl_reg));
  FDRE \rtp_timer_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\grant_r_reg[0]_0 ),
        .Q(rtp_timer_ns0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h60)) 
    \starve_limit_cntr_r[0]_i_1 
       (.I0(starve_limit_cntr_r[0]),
        .I1(starve_limit_cntr_r0),
        .I2(col_wait_r_reg_0),
        .O(\starve_limit_cntr_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \starve_limit_cntr_r[1]_i_1 
       (.I0(starve_limit_cntr_r[1]),
        .I1(starve_limit_cntr_r0),
        .I2(starve_limit_cntr_r[0]),
        .I3(col_wait_r_reg_0),
        .O(\starve_limit_cntr_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT5 #(
    .INIT(32'h6AAA0000)) 
    \starve_limit_cntr_r[2]_i_1 
       (.I0(starve_limit_cntr_r[2]),
        .I1(starve_limit_cntr_r0),
        .I2(starve_limit_cntr_r[1]),
        .I3(starve_limit_cntr_r[0]),
        .I4(col_wait_r_reg_0),
        .O(\starve_limit_cntr_r[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0040404040404040)) 
    \starve_limit_cntr_r[2]_i_2__0 
       (.I0(Q[0]),
        .I1(granted_col_r_reg),
        .I2(req_bank_rdy_r),
        .I3(starve_limit_cntr_r[1]),
        .I4(starve_limit_cntr_r[0]),
        .I5(starve_limit_cntr_r[2]),
        .O(starve_limit_cntr_r0));
  FDRE \starve_limit_cntr_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\starve_limit_cntr_r[0]_i_1_n_0 ),
        .Q(starve_limit_cntr_r[0]),
        .R(1'b0));
  FDRE \starve_limit_cntr_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\starve_limit_cntr_r[1]_i_1_n_0 ),
        .Q(starve_limit_cntr_r[1]),
        .R(1'b0));
  FDRE \starve_limit_cntr_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\starve_limit_cntr_r[2]_i_1_n_0 ),
        .Q(starve_limit_cntr_r[2]),
        .R(1'b0));
  FDRE \wr_this_rank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(start_wtp_timer0),
        .Q(wr_this_rank_r),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_bank_state" *) 
module ddr_axi_mig_7series_v2_4_bank_state__parameterized0
   (bm_end_r1_0,
    \act_this_rank_r_reg[0]_0 ,
    ras_timer_zero_r,
    pre_wait_r,
    col_wait_r_reg_0,
    act_this_rank_r,
    req_bank_rdy_r,
    demanded_prior_r_reg_0,
    demanded_prior_r,
    ofs_rdy_r,
    wr_this_rank_r,
    rd_this_rank_r,
    rtp_timer_ns0,
    \ras_timer_r_reg[0]_0 ,
    \ras_timer_r_reg[1]_0 ,
    \ras_timer_r_reg[2]_0 ,
    pre_bm_end_ns,
    pre_passing_open_bank_ns,
    auto_pre_r_lcl_reg,
    \grant_r_reg[1] ,
    rnk_config_valid_r_lcl_reg,
    p_91_out,
    CLK,
    act_wait_ns,
    p_17_in,
    SS,
    ofs_rdy_r0,
    start_wtp_timer0,
    rd_wr_r_lcl_reg,
    \grant_r_reg[1]_0 ,
    \grant_r_reg[1]_1 ,
    rstdiv0_sync_r1_reg_rep__12,
    Q,
    \q_entry_r_reg[0] ,
    \grant_r_reg[1]_2 ,
    rstdiv0_sync_r1_reg_rep__11,
    idle_r_lcl_reg,
    \order_q_r_reg[0] ,
    \compute_tail.tail_r_lcl_reg ,
    rstdiv0_sync_r1_reg_rep__11_0,
    pass_open_bank_r,
    \grant_r_reg[1]_3 ,
    auto_pre_r_lcl_reg_0,
    rb_hit_busy_r_reg,
    tail_r,
    demand_priority_r_0,
    demanded_prior_r_1,
    demanded_prior_r_reg_1,
    q_has_rd,
    req_wr_r,
    req_bank_rdy_r_reg_0,
    granted_col_r_reg,
    D);
  output bm_end_r1_0;
  output \act_this_rank_r_reg[0]_0 ;
  output ras_timer_zero_r;
  output pre_wait_r;
  output col_wait_r_reg_0;
  output [0:0]act_this_rank_r;
  output req_bank_rdy_r;
  output demanded_prior_r_reg_0;
  output demanded_prior_r;
  output ofs_rdy_r;
  output [0:0]wr_this_rank_r;
  output [0:0]rd_this_rank_r;
  output rtp_timer_ns0;
  output \ras_timer_r_reg[0]_0 ;
  output \ras_timer_r_reg[1]_0 ;
  output \ras_timer_r_reg[2]_0 ;
  output pre_bm_end_ns;
  output pre_passing_open_bank_ns;
  output auto_pre_r_lcl_reg;
  output \grant_r_reg[1] ;
  output rnk_config_valid_r_lcl_reg;
  input p_91_out;
  input CLK;
  input act_wait_ns;
  input p_17_in;
  input [0:0]SS;
  input ofs_rdy_r0;
  input start_wtp_timer0;
  input rd_wr_r_lcl_reg;
  input \grant_r_reg[1]_0 ;
  input \grant_r_reg[1]_1 ;
  input rstdiv0_sync_r1_reg_rep__12;
  input [1:0]Q;
  input \q_entry_r_reg[0] ;
  input \grant_r_reg[1]_2 ;
  input rstdiv0_sync_r1_reg_rep__11;
  input idle_r_lcl_reg;
  input \order_q_r_reg[0] ;
  input \compute_tail.tail_r_lcl_reg ;
  input rstdiv0_sync_r1_reg_rep__11_0;
  input pass_open_bank_r;
  input [0:0]\grant_r_reg[1]_3 ;
  input auto_pre_r_lcl_reg_0;
  input rb_hit_busy_r_reg;
  input tail_r;
  input demand_priority_r_0;
  input demanded_prior_r_1;
  input demanded_prior_r_reg_1;
  input q_has_rd;
  input [0:0]req_wr_r;
  input req_bank_rdy_r_reg_0;
  input granted_col_r_reg;
  input [2:0]D;

  wire CLK;
  wire [2:0]D;
  wire [1:0]Q;
  wire [0:0]SS;
  wire [0:0]act_this_rank_r;
  wire \act_this_rank_r_reg[0]_0 ;
  wire act_wait_ns;
  wire auto_pre_r_lcl_reg;
  wire auto_pre_r_lcl_reg_0;
  wire bm_end_r1_0;
  wire col_wait_r_i_1_n_0;
  wire col_wait_r_reg_0;
  wire \compute_tail.tail_r_lcl_reg ;
  wire demand_priority_ns;
  wire demand_priority_r_0;
  wire demand_priority_r_i_3__1_n_0;
  wire demanded_prior_ns;
  wire demanded_prior_r;
  wire demanded_prior_r_1;
  wire demanded_prior_r_reg_0;
  wire demanded_prior_r_reg_1;
  wire \grant_r_reg[1] ;
  wire \grant_r_reg[1]_0 ;
  wire \grant_r_reg[1]_1 ;
  wire \grant_r_reg[1]_2 ;
  wire [0:0]\grant_r_reg[1]_3 ;
  wire granted_col_r_reg;
  wire idle_r_lcl_reg;
  wire ofs_rdy_r;
  wire ofs_rdy_r0;
  wire \order_q_r_reg[0] ;
  wire p_17_in;
  wire p_91_out;
  wire pass_open_bank_r;
  wire pre_bm_end_ns;
  wire pre_passing_open_bank_ns;
  wire pre_wait_ns;
  wire pre_wait_r;
  wire pre_wait_r_i_2__0_n_0;
  wire \q_entry_r_reg[0] ;
  wire q_has_rd;
  wire [2:0]ras_timer_r;
  wire \ras_timer_r_reg[0]_0 ;
  wire \ras_timer_r_reg[1]_0 ;
  wire \ras_timer_r_reg[2]_0 ;
  wire ras_timer_zero_ns;
  wire ras_timer_zero_r;
  wire rb_hit_busy_r_reg;
  wire rcd_active_r;
  wire [0:0]rd_this_rank_r;
  wire rd_wr_r_lcl_reg;
  wire req_bank_rdy_r;
  wire req_bank_rdy_r_reg_0;
  wire [0:0]req_wr_r;
  wire rnk_config_valid_r_lcl_reg;
  wire rstdiv0_sync_r1_reg_rep__11;
  wire rstdiv0_sync_r1_reg_rep__11_0;
  wire rstdiv0_sync_r1_reg_rep__12;
  wire rtp_timer_ns0;
  wire start_wtp_timer0;
  wire [2:0]starve_limit_cntr_r;
  wire starve_limit_cntr_r0;
  wire \starve_limit_cntr_r[0]_i_1__0_n_0 ;
  wire \starve_limit_cntr_r[1]_i_1__0_n_0 ;
  wire \starve_limit_cntr_r[2]_i_1__0_n_0 ;
  wire tail_r;
  wire [0:0]wr_this_rank_r;

  FDRE \act_this_rank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\act_this_rank_r_reg[0]_0 ),
        .Q(act_this_rank_r),
        .R(1'b0));
  FDRE act_wait_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(act_wait_ns),
        .Q(\act_this_rank_r_reg[0]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8888888880808880)) 
    auto_pre_r_lcl_i_2__2
       (.I0(rb_hit_busy_r_reg),
        .I1(tail_r),
        .I2(rcd_active_r),
        .I3(col_wait_r_reg_0),
        .I4(Q[0]),
        .I5(\act_this_rank_r_reg[0]_0 ),
        .O(auto_pre_r_lcl_reg));
  FDRE bm_end_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(p_91_out),
        .Q(bm_end_r1_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h44545555)) 
    col_wait_r_i_1
       (.I0(rstdiv0_sync_r1_reg_rep__12),
        .I1(rcd_active_r),
        .I2(col_wait_r_reg_0),
        .I3(Q[0]),
        .I4(\q_entry_r_reg[0] ),
        .O(col_wait_r_i_1_n_0));
  FDRE col_wait_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(col_wait_r_i_1_n_0),
        .Q(col_wait_r_reg_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h88888808)) 
    demand_priority_r_i_1
       (.I0(col_wait_r_i_1_n_0),
        .I1(idle_r_lcl_reg),
        .I2(\order_q_r_reg[0] ),
        .I3(demand_priority_r_i_3__1_n_0),
        .I4(demanded_prior_r_reg_0),
        .O(demand_priority_ns));
  LUT6 #(
    .INIT(64'h8000808000000000)) 
    demand_priority_r_i_3__1
       (.I0(starve_limit_cntr_r[1]),
        .I1(starve_limit_cntr_r[0]),
        .I2(starve_limit_cntr_r[2]),
        .I3(q_has_rd),
        .I4(req_wr_r),
        .I5(req_bank_rdy_r_reg_0),
        .O(demand_priority_r_i_3__1_n_0));
  FDRE demand_priority_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(demand_priority_ns),
        .Q(demanded_prior_r_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000D00DDDDDDDD)) 
    demanded_prior_r_i_1
       (.I0(demanded_prior_r_reg_0),
        .I1(demanded_prior_r),
        .I2(Q[1]),
        .I3(demand_priority_r_0),
        .I4(demanded_prior_r_1),
        .I5(demanded_prior_r_reg_1),
        .O(demanded_prior_ns));
  FDRE demanded_prior_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(demanded_prior_ns),
        .Q(demanded_prior_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \grant_r[2]_i_11 
       (.I0(ras_timer_zero_r),
        .I1(pre_wait_r),
        .O(\grant_r_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    ofs_rdy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ofs_rdy_r0),
        .Q(ofs_rdy_r),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT5 #(
    .INIT(32'hFEAAAAAA)) 
    pre_bm_end_r_i_1__2
       (.I0(pre_passing_open_bank_ns),
        .I1(\grant_r_reg[1]_3 ),
        .I2(auto_pre_r_lcl_reg_0),
        .I3(ras_timer_zero_r),
        .I4(pre_wait_r),
        .O(pre_bm_end_ns));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT5 #(
    .INIT(32'hA8AAA8A8)) 
    pre_passing_open_bank_r_i_1__2
       (.I0(\compute_tail.tail_r_lcl_reg ),
        .I1(Q[0]),
        .I2(rtp_timer_ns0),
        .I3(ras_timer_zero_r),
        .I4(pre_wait_r),
        .O(pre_passing_open_bank_ns));
  LUT6 #(
    .INIT(64'h0010111100100010)) 
    pre_wait_r_i_1__2
       (.I0(\compute_tail.tail_r_lcl_reg ),
        .I1(rstdiv0_sync_r1_reg_rep__11_0),
        .I2(pre_wait_r),
        .I3(pre_wait_r_i_2__0_n_0),
        .I4(pass_open_bank_r),
        .I5(rtp_timer_ns0),
        .O(pre_wait_ns));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    pre_wait_r_i_2__0
       (.I0(pre_wait_r),
        .I1(ras_timer_zero_r),
        .I2(auto_pre_r_lcl_reg_0),
        .I3(\grant_r_reg[1]_3 ),
        .O(pre_wait_r_i_2__0_n_0));
  FDRE pre_wait_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pre_wait_ns),
        .Q(pre_wait_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000007F7F5554)) 
    \ras_timer_r[0]_i_2 
       (.I0(ras_timer_r[0]),
        .I1(ras_timer_r[1]),
        .I2(ras_timer_r[2]),
        .I3(\grant_r_reg[1]_0 ),
        .I4(\grant_r_reg[1]_2 ),
        .I5(rstdiv0_sync_r1_reg_rep__11),
        .O(\ras_timer_r_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000098988098)) 
    \ras_timer_r[1]_i_2 
       (.I0(ras_timer_r[0]),
        .I1(ras_timer_r[1]),
        .I2(ras_timer_r[2]),
        .I3(Q[0]),
        .I4(rd_wr_r_lcl_reg),
        .I5(rstdiv0_sync_r1_reg_rep__11),
        .O(\ras_timer_r_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h5454544554545444)) 
    \ras_timer_r[2]_i_2 
       (.I0(rstdiv0_sync_r1_reg_rep__11),
        .I1(\grant_r_reg[1]_2 ),
        .I2(ras_timer_r[2]),
        .I3(ras_timer_r[0]),
        .I4(ras_timer_r[1]),
        .I5(\grant_r_reg[1]_0 ),
        .O(\ras_timer_r_reg[2]_0 ));
  FDRE \ras_timer_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(ras_timer_r[0]),
        .R(1'b0));
  FDRE \ras_timer_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(ras_timer_r[1]),
        .R(1'b0));
  FDRE \ras_timer_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(ras_timer_r[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000031)) 
    ras_timer_zero_r_i_1
       (.I0(\grant_r_reg[1]_0 ),
        .I1(ras_timer_r[1]),
        .I2(ras_timer_r[0]),
        .I3(ras_timer_r[2]),
        .I4(\grant_r_reg[1]_2 ),
        .I5(rstdiv0_sync_r1_reg_rep__11),
        .O(ras_timer_zero_ns));
  FDRE ras_timer_zero_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ras_timer_zero_ns),
        .Q(ras_timer_zero_r),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rcd_timer_gt_2.rcd_timer_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\grant_r_reg[1]_0 ),
        .Q(rcd_active_r),
        .R(SS));
  FDRE \rd_this_rank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_wr_r_lcl_reg),
        .Q(rd_this_rank_r),
        .R(1'b0));
  FDRE req_bank_rdy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(p_17_in),
        .Q(req_bank_rdy_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFEFAAAA)) 
    \rnk_config_strobe_r[0]_i_7 
       (.I0(demand_priority_r_0),
        .I1(Q[0]),
        .I2(demanded_prior_r_reg_0),
        .I3(demanded_prior_r),
        .I4(demanded_prior_r_reg_1),
        .O(rnk_config_valid_r_lcl_reg));
  FDRE \rtp_timer_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\grant_r_reg[1]_1 ),
        .Q(rtp_timer_ns0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h60)) 
    \starve_limit_cntr_r[0]_i_1__0 
       (.I0(starve_limit_cntr_r[0]),
        .I1(starve_limit_cntr_r0),
        .I2(col_wait_r_reg_0),
        .O(\starve_limit_cntr_r[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \starve_limit_cntr_r[1]_i_1__0 
       (.I0(starve_limit_cntr_r[1]),
        .I1(starve_limit_cntr_r0),
        .I2(starve_limit_cntr_r[0]),
        .I3(col_wait_r_reg_0),
        .O(\starve_limit_cntr_r[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT5 #(
    .INIT(32'h6AAA0000)) 
    \starve_limit_cntr_r[2]_i_1__0 
       (.I0(starve_limit_cntr_r[2]),
        .I1(starve_limit_cntr_r0),
        .I2(starve_limit_cntr_r[1]),
        .I3(starve_limit_cntr_r[0]),
        .I4(col_wait_r_reg_0),
        .O(\starve_limit_cntr_r[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0040404040404040)) 
    \starve_limit_cntr_r[2]_i_2__1 
       (.I0(Q[0]),
        .I1(granted_col_r_reg),
        .I2(req_bank_rdy_r),
        .I3(starve_limit_cntr_r[1]),
        .I4(starve_limit_cntr_r[0]),
        .I5(starve_limit_cntr_r[2]),
        .O(starve_limit_cntr_r0));
  FDRE \starve_limit_cntr_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\starve_limit_cntr_r[0]_i_1__0_n_0 ),
        .Q(starve_limit_cntr_r[0]),
        .R(1'b0));
  FDRE \starve_limit_cntr_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\starve_limit_cntr_r[1]_i_1__0_n_0 ),
        .Q(starve_limit_cntr_r[1]),
        .R(1'b0));
  FDRE \starve_limit_cntr_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\starve_limit_cntr_r[2]_i_1__0_n_0 ),
        .Q(starve_limit_cntr_r[2]),
        .R(1'b0));
  FDRE \wr_this_rank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(start_wtp_timer0),
        .Q(wr_this_rank_r),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_bank_state" *) 
module ddr_axi_mig_7series_v2_4_bank_state__parameterized1
   (bm_end_r1_1,
    \act_this_rank_r_reg[0]_0 ,
    ras_timer_zero_r,
    pre_wait_r,
    col_wait_r_reg_0,
    act_this_rank_r,
    req_bank_rdy_r,
    demanded_prior_r_reg_0,
    demanded_prior_r_reg_1,
    \grant_r_reg[3] ,
    ofs_rdy_r,
    wr_this_rank_r,
    rd_this_rank_r,
    rtp_timer_ns0,
    granted_col_r_reg,
    \grant_r_reg[3]_0 ,
    demanded_prior_r_reg_2,
    pre_bm_end_ns,
    pre_passing_open_bank_ns,
    auto_pre_r_lcl_reg,
    \ras_timer_r_reg[0]_0 ,
    \ras_timer_r_reg[2]_0 ,
    \rnk_config_strobe_r_reg[0] ,
    \grant_r_reg[2] ,
    \ras_timer_r_reg[1]_0 ,
    ofs_rdy_r0,
    ofs_rdy_r0_0,
    ofs_rdy_r0_1,
    p_52_out,
    CLK,
    act_wait_ns,
    p_17_in,
    override_demand_ns,
    SS,
    start_wtp_timer0,
    rd_wr_r_lcl_reg,
    phy_mc_cmd_full,
    phy_mc_ctl_full,
    \grant_r_reg[2]_0 ,
    \grant_r_reg[2]_1 ,
    rstdiv0_sync_r1_reg_rep__12,
    Q,
    \q_entry_r_reg[0] ,
    demanded_prior_r_reg_3,
    demand_priority_r_2,
    demanded_prior_r_3,
    demand_priority_r_4,
    demand_priority_r_5,
    idle_r_lcl_reg,
    \order_q_r_reg[0] ,
    pass_open_bank_r_lcl_reg,
    rstdiv0_sync_r1_reg_rep__11,
    pass_open_bank_r,
    \grant_r_reg[2]_2 ,
    auto_pre_r,
    accept_r_reg,
    tail_r,
    \grant_r_reg[2]_3 ,
    rstdiv0_sync_r1_reg_rep__11_0,
    demanded_prior_r_6,
    \grant_r_reg[0] ,
    rnk_config_valid_r,
    granted_col_r_reg_0,
    rd_wr_r_lcl_reg_0,
    phy_mc_data_full,
    q_has_rd,
    req_wr_r,
    req_bank_rdy_r_reg_0,
    D);
  output bm_end_r1_1;
  output \act_this_rank_r_reg[0]_0 ;
  output ras_timer_zero_r;
  output pre_wait_r;
  output col_wait_r_reg_0;
  output [0:0]act_this_rank_r;
  output req_bank_rdy_r;
  output demanded_prior_r_reg_0;
  output demanded_prior_r_reg_1;
  output \grant_r_reg[3] ;
  output ofs_rdy_r;
  output [0:0]wr_this_rank_r;
  output [0:0]rd_this_rank_r;
  output rtp_timer_ns0;
  output granted_col_r_reg;
  output \grant_r_reg[3]_0 ;
  output demanded_prior_r_reg_2;
  output pre_bm_end_ns;
  output pre_passing_open_bank_ns;
  output auto_pre_r_lcl_reg;
  output \ras_timer_r_reg[0]_0 ;
  output \ras_timer_r_reg[2]_0 ;
  output \rnk_config_strobe_r_reg[0] ;
  output \grant_r_reg[2] ;
  output \ras_timer_r_reg[1]_0 ;
  output ofs_rdy_r0;
  output ofs_rdy_r0_0;
  output ofs_rdy_r0_1;
  input p_52_out;
  input CLK;
  input act_wait_ns;
  input p_17_in;
  input override_demand_ns;
  input [0:0]SS;
  input start_wtp_timer0;
  input rd_wr_r_lcl_reg;
  input phy_mc_cmd_full;
  input phy_mc_ctl_full;
  input \grant_r_reg[2]_0 ;
  input \grant_r_reg[2]_1 ;
  input rstdiv0_sync_r1_reg_rep__12;
  input [2:0]Q;
  input \q_entry_r_reg[0] ;
  input demanded_prior_r_reg_3;
  input demand_priority_r_2;
  input demanded_prior_r_3;
  input demand_priority_r_4;
  input demand_priority_r_5;
  input idle_r_lcl_reg;
  input \order_q_r_reg[0] ;
  input pass_open_bank_r_lcl_reg;
  input rstdiv0_sync_r1_reg_rep__11;
  input pass_open_bank_r;
  input [0:0]\grant_r_reg[2]_2 ;
  input auto_pre_r;
  input accept_r_reg;
  input tail_r;
  input \grant_r_reg[2]_3 ;
  input rstdiv0_sync_r1_reg_rep__11_0;
  input demanded_prior_r_6;
  input \grant_r_reg[0] ;
  input rnk_config_valid_r;
  input granted_col_r_reg_0;
  input [2:0]rd_wr_r_lcl_reg_0;
  input phy_mc_data_full;
  input q_has_rd;
  input [0:0]req_wr_r;
  input req_bank_rdy_r_reg_0;
  input [2:0]D;

  wire CLK;
  wire [2:0]D;
  wire [2:0]Q;
  wire [0:0]SS;
  wire accept_r_reg;
  wire [0:0]act_this_rank_r;
  wire \act_this_rank_r_reg[0]_0 ;
  wire act_wait_ns;
  wire auto_pre_r;
  wire auto_pre_r_lcl_reg;
  wire bm_end_r1_1;
  wire col_wait_r_i_1__0_n_0;
  wire col_wait_r_reg_0;
  wire demand_priority_ns;
  wire demand_priority_r_2;
  wire demand_priority_r_4;
  wire demand_priority_r_5;
  wire demand_priority_r_i_3__2_n_0;
  wire demanded_prior_ns;
  wire demanded_prior_r_3;
  wire demanded_prior_r_6;
  wire demanded_prior_r_reg_0;
  wire demanded_prior_r_reg_1;
  wire demanded_prior_r_reg_2;
  wire demanded_prior_r_reg_3;
  wire \grant_r_reg[0] ;
  wire \grant_r_reg[2] ;
  wire \grant_r_reg[2]_0 ;
  wire \grant_r_reg[2]_1 ;
  wire [0:0]\grant_r_reg[2]_2 ;
  wire \grant_r_reg[2]_3 ;
  wire \grant_r_reg[3] ;
  wire \grant_r_reg[3]_0 ;
  wire granted_col_r_reg;
  wire granted_col_r_reg_0;
  wire idle_r_lcl_reg;
  wire ofs_rdy_r;
  wire ofs_rdy_r0;
  wire ofs_rdy_r0_0;
  wire ofs_rdy_r0_1;
  wire ofs_rdy_r0_2;
  wire \order_q_r_reg[0] ;
  wire override_demand_ns;
  wire p_17_in;
  wire p_52_out;
  wire pass_open_bank_r;
  wire pass_open_bank_r_lcl_reg;
  wire phy_mc_cmd_full;
  wire phy_mc_cmd_full_r;
  wire phy_mc_ctl_full;
  wire phy_mc_ctl_full_r;
  wire phy_mc_data_full;
  wire pre_bm_end_ns;
  wire pre_passing_open_bank_ns;
  wire pre_wait_ns;
  wire pre_wait_r;
  wire pre_wait_r_i_2__1_n_0;
  wire \q_entry_r_reg[0] ;
  wire q_has_rd;
  wire [2:0]ras_timer_r;
  wire \ras_timer_r_reg[0]_0 ;
  wire \ras_timer_r_reg[1]_0 ;
  wire \ras_timer_r_reg[2]_0 ;
  wire ras_timer_zero_ns;
  wire ras_timer_zero_r;
  wire rcd_active_r;
  wire [0:0]rd_this_rank_r;
  wire rd_wr_r_lcl_reg;
  wire [2:0]rd_wr_r_lcl_reg_0;
  wire req_bank_rdy_r;
  wire req_bank_rdy_r_reg_0;
  wire [0:0]req_wr_r;
  wire \rnk_config_strobe_r_reg[0] ;
  wire rnk_config_valid_r;
  wire rstdiv0_sync_r1_reg_rep__11;
  wire rstdiv0_sync_r1_reg_rep__11_0;
  wire rstdiv0_sync_r1_reg_rep__12;
  wire rtp_timer_ns0;
  wire start_wtp_timer0;
  wire [2:0]starve_limit_cntr_r;
  wire starve_limit_cntr_r0;
  wire \starve_limit_cntr_r[0]_i_1__1_n_0 ;
  wire \starve_limit_cntr_r[1]_i_1__1_n_0 ;
  wire \starve_limit_cntr_r[2]_i_1__1_n_0 ;
  wire tail_r;
  wire [0:0]wr_this_rank_r;

  FDRE \act_this_rank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\act_this_rank_r_reg[0]_0 ),
        .Q(act_this_rank_r),
        .R(1'b0));
  FDRE act_wait_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(act_wait_ns),
        .Q(\act_this_rank_r_reg[0]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8888888880808880)) 
    auto_pre_r_lcl_i_2__0
       (.I0(accept_r_reg),
        .I1(tail_r),
        .I2(rcd_active_r),
        .I3(col_wait_r_reg_0),
        .I4(Q[2]),
        .I5(\act_this_rank_r_reg[0]_0 ),
        .O(auto_pre_r_lcl_reg));
  FDRE bm_end_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(p_52_out),
        .Q(bm_end_r1_1),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h44545555)) 
    col_wait_r_i_1__0
       (.I0(rstdiv0_sync_r1_reg_rep__12),
        .I1(rcd_active_r),
        .I2(col_wait_r_reg_0),
        .I3(Q[2]),
        .I4(\q_entry_r_reg[0] ),
        .O(col_wait_r_i_1__0_n_0));
  FDRE col_wait_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(col_wait_r_i_1__0_n_0),
        .Q(col_wait_r_reg_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h88888808)) 
    demand_priority_r_i_1__1
       (.I0(col_wait_r_i_1__0_n_0),
        .I1(idle_r_lcl_reg),
        .I2(\order_q_r_reg[0] ),
        .I3(demand_priority_r_i_3__2_n_0),
        .I4(demanded_prior_r_reg_0),
        .O(demand_priority_ns));
  LUT6 #(
    .INIT(64'h8000808000000000)) 
    demand_priority_r_i_3__2
       (.I0(starve_limit_cntr_r[1]),
        .I1(starve_limit_cntr_r[0]),
        .I2(starve_limit_cntr_r[2]),
        .I3(q_has_rd),
        .I4(req_wr_r),
        .I5(req_bank_rdy_r_reg_0),
        .O(demand_priority_r_i_3__2_n_0));
  FDRE demand_priority_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(demand_priority_ns),
        .Q(demanded_prior_r_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hD0D0D0D0D0DDD0D0)) 
    demanded_prior_r_i_1__1
       (.I0(demanded_prior_r_reg_0),
        .I1(demanded_prior_r_reg_1),
        .I2(demanded_prior_r_reg_3),
        .I3(Q[0]),
        .I4(demand_priority_r_2),
        .I5(demanded_prior_r_6),
        .O(demanded_prior_ns));
  LUT6 #(
    .INIT(64'hFBFBFBFBFB00FBFB)) 
    demanded_prior_r_i_2__0
       (.I0(demanded_prior_r_reg_1),
        .I1(demanded_prior_r_reg_0),
        .I2(Q[2]),
        .I3(demanded_prior_r_6),
        .I4(demand_priority_r_2),
        .I5(Q[0]),
        .O(demanded_prior_r_reg_2));
  FDRE demanded_prior_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(demanded_prior_ns),
        .Q(demanded_prior_r_reg_1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000055550010)) 
    \grant_r[1]_i_7 
       (.I0(\grant_r_reg[3] ),
        .I1(demanded_prior_r_reg_1),
        .I2(demanded_prior_r_reg_0),
        .I3(Q[2]),
        .I4(demanded_prior_r_reg_3),
        .I5(demand_priority_r_2),
        .O(granted_col_r_reg));
  LUT6 #(
    .INIT(64'h0000000011111511)) 
    \grant_r[3]_i_11__0 
       (.I0(\grant_r_reg[3] ),
        .I1(demanded_prior_r_reg_2),
        .I2(demanded_prior_r_3),
        .I3(demand_priority_r_4),
        .I4(Q[1]),
        .I5(demand_priority_r_5),
        .O(\grant_r_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0054FFFF)) 
    \grant_r[3]_i_15 
       (.I0(demanded_prior_r_reg_0),
        .I1(demanded_prior_r_reg_3),
        .I2(\grant_r_reg[0] ),
        .I3(\grant_r_reg[3] ),
        .I4(rnk_config_valid_r),
        .I5(granted_col_r_reg_0),
        .O(\grant_r_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT4 #(
    .INIT(16'h1011)) 
    ofs_rdy_r_i_1
       (.I0(phy_mc_cmd_full_r),
        .I1(phy_mc_ctl_full_r),
        .I2(rd_wr_r_lcl_reg_0[0]),
        .I3(phy_mc_data_full),
        .O(ofs_rdy_r0));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT4 #(
    .INIT(16'h1011)) 
    ofs_rdy_r_i_1__0
       (.I0(phy_mc_cmd_full_r),
        .I1(phy_mc_ctl_full_r),
        .I2(rd_wr_r_lcl_reg_0[2]),
        .I3(phy_mc_data_full),
        .O(ofs_rdy_r0_0));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT4 #(
    .INIT(16'h1011)) 
    ofs_rdy_r_i_1__1
       (.I0(phy_mc_cmd_full_r),
        .I1(phy_mc_ctl_full_r),
        .I2(rd_wr_r_lcl_reg),
        .I3(phy_mc_data_full),
        .O(ofs_rdy_r0_2));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT4 #(
    .INIT(16'h1011)) 
    ofs_rdy_r_i_1__2
       (.I0(phy_mc_cmd_full_r),
        .I1(phy_mc_ctl_full_r),
        .I2(rd_wr_r_lcl_reg_0[1]),
        .I3(phy_mc_data_full),
        .O(ofs_rdy_r0_1));
  FDRE #(
    .INIT(1'b0)) 
    ofs_rdy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ofs_rdy_r0_2),
        .Q(ofs_rdy_r),
        .R(SS));
  FDRE override_demand_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(override_demand_ns),
        .Q(\grant_r_reg[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    phy_mc_cmd_full_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(phy_mc_cmd_full),
        .Q(phy_mc_cmd_full_r),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    phy_mc_ctl_full_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(phy_mc_ctl_full),
        .Q(phy_mc_ctl_full_r),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT5 #(
    .INIT(32'hFEAAAAAA)) 
    pre_bm_end_r_i_1__0
       (.I0(pre_passing_open_bank_ns),
        .I1(\grant_r_reg[2]_2 ),
        .I2(auto_pre_r),
        .I3(ras_timer_zero_r),
        .I4(pre_wait_r),
        .O(pre_bm_end_ns));
  LUT5 #(
    .INIT(32'hA8AAA8A8)) 
    pre_passing_open_bank_r_i_1__0
       (.I0(pass_open_bank_r_lcl_reg),
        .I1(Q[2]),
        .I2(rtp_timer_ns0),
        .I3(ras_timer_zero_r),
        .I4(pre_wait_r),
        .O(pre_passing_open_bank_ns));
  LUT6 #(
    .INIT(64'h0010111100100010)) 
    pre_wait_r_i_1__0
       (.I0(pass_open_bank_r_lcl_reg),
        .I1(rstdiv0_sync_r1_reg_rep__11),
        .I2(pre_wait_r),
        .I3(pre_wait_r_i_2__1_n_0),
        .I4(pass_open_bank_r),
        .I5(rtp_timer_ns0),
        .O(pre_wait_ns));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    pre_wait_r_i_2__1
       (.I0(pre_wait_r),
        .I1(ras_timer_zero_r),
        .I2(auto_pre_r),
        .I3(\grant_r_reg[2]_2 ),
        .O(pre_wait_r_i_2__1_n_0));
  FDRE pre_wait_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pre_wait_ns),
        .Q(pre_wait_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000007F7F3332)) 
    \ras_timer_r[0]_i_2__1 
       (.I0(ras_timer_r[2]),
        .I1(ras_timer_r[0]),
        .I2(ras_timer_r[1]),
        .I3(\grant_r_reg[2]_0 ),
        .I4(\grant_r_reg[2]_3 ),
        .I5(rstdiv0_sync_r1_reg_rep__11_0),
        .O(\ras_timer_r_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0F00000B0B000000)) 
    \ras_timer_r[1]_i_2__1 
       (.I0(rd_wr_r_lcl_reg),
        .I1(Q[2]),
        .I2(rstdiv0_sync_r1_reg_rep__11_0),
        .I3(ras_timer_r[0]),
        .I4(ras_timer_r[1]),
        .I5(ras_timer_r[2]),
        .O(\ras_timer_r_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h5554444555544444)) 
    \ras_timer_r[2]_i_2__1 
       (.I0(rstdiv0_sync_r1_reg_rep__11_0),
        .I1(\grant_r_reg[2]_3 ),
        .I2(ras_timer_r[0]),
        .I3(ras_timer_r[1]),
        .I4(ras_timer_r[2]),
        .I5(\grant_r_reg[2]_0 ),
        .O(\ras_timer_r_reg[2]_0 ));
  FDRE \ras_timer_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(ras_timer_r[0]),
        .R(1'b0));
  FDRE \ras_timer_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(ras_timer_r[1]),
        .R(1'b0));
  FDRE \ras_timer_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(ras_timer_r[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000405)) 
    ras_timer_zero_r_i_1__1
       (.I0(ras_timer_r[2]),
        .I1(ras_timer_r[0]),
        .I2(ras_timer_r[1]),
        .I3(\grant_r_reg[2]_0 ),
        .I4(\grant_r_reg[2]_3 ),
        .I5(rstdiv0_sync_r1_reg_rep__11_0),
        .O(ras_timer_zero_ns));
  FDRE ras_timer_zero_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ras_timer_zero_ns),
        .Q(ras_timer_zero_r),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rcd_timer_gt_2.rcd_timer_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\grant_r_reg[2]_0 ),
        .Q(rcd_active_r),
        .R(SS));
  FDRE \rd_this_rank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_wr_r_lcl_reg),
        .Q(rd_this_rank_r),
        .R(1'b0));
  FDRE req_bank_rdy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(p_17_in),
        .Q(req_bank_rdy_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBBBBABB)) 
    \rnk_config_strobe_r[0]_i_2 
       (.I0(demand_priority_r_2),
        .I1(demanded_prior_r_reg_3),
        .I2(Q[2]),
        .I3(demanded_prior_r_reg_0),
        .I4(demanded_prior_r_reg_1),
        .O(\rnk_config_strobe_r_reg[0] ));
  FDRE \rtp_timer_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\grant_r_reg[2]_1 ),
        .Q(rtp_timer_ns0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h60)) 
    \starve_limit_cntr_r[0]_i_1__1 
       (.I0(starve_limit_cntr_r[0]),
        .I1(starve_limit_cntr_r0),
        .I2(col_wait_r_reg_0),
        .O(\starve_limit_cntr_r[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \starve_limit_cntr_r[1]_i_1__1 
       (.I0(starve_limit_cntr_r[1]),
        .I1(starve_limit_cntr_r0),
        .I2(starve_limit_cntr_r[0]),
        .I3(col_wait_r_reg_0),
        .O(\starve_limit_cntr_r[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT5 #(
    .INIT(32'h6AAA0000)) 
    \starve_limit_cntr_r[2]_i_1__1 
       (.I0(starve_limit_cntr_r[2]),
        .I1(starve_limit_cntr_r0),
        .I2(starve_limit_cntr_r[1]),
        .I3(starve_limit_cntr_r[0]),
        .I4(col_wait_r_reg_0),
        .O(\starve_limit_cntr_r[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0040404040404040)) 
    \starve_limit_cntr_r[2]_i_2__2 
       (.I0(Q[2]),
        .I1(granted_col_r_reg_0),
        .I2(req_bank_rdy_r),
        .I3(starve_limit_cntr_r[1]),
        .I4(starve_limit_cntr_r[0]),
        .I5(starve_limit_cntr_r[2]),
        .O(starve_limit_cntr_r0));
  FDRE \starve_limit_cntr_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\starve_limit_cntr_r[0]_i_1__1_n_0 ),
        .Q(starve_limit_cntr_r[0]),
        .R(1'b0));
  FDRE \starve_limit_cntr_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\starve_limit_cntr_r[1]_i_1__1_n_0 ),
        .Q(starve_limit_cntr_r[1]),
        .R(1'b0));
  FDRE \starve_limit_cntr_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\starve_limit_cntr_r[2]_i_1__1_n_0 ),
        .Q(starve_limit_cntr_r[2]),
        .R(1'b0));
  FDRE \wr_this_rank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(start_wtp_timer0),
        .Q(wr_this_rank_r),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_bank_state" *) 
module ddr_axi_mig_7series_v2_4_bank_state__parameterized2
   (bm_end_r1_2,
    \act_this_rank_r_reg[0]_0 ,
    ras_timer_zero_r,
    pre_wait_r,
    col_wait_r,
    act_this_rank_r,
    \starve_limit_cntr_r_reg[0]_0 ,
    demanded_prior_r_reg_0,
    demanded_prior_r_reg_1,
    ofs_rdy_r,
    wr_this_rank_r,
    rd_this_rank_r,
    rtp_timer_ns0,
    pre_bm_end_ns,
    pre_passing_open_bank_ns,
    auto_pre_r_lcl_reg,
    \ras_timer_r_reg[0]_0 ,
    \ras_timer_r_reg[2]_0 ,
    \cmd_pipe_plus.mc_address_reg[23] ,
    granted_row_r_reg,
    demanded_prior_r_reg_2,
    \rnk_config_strobe_r_reg[0] ,
    granted_col_r_reg,
    \ras_timer_r_reg[1]_0 ,
    p_13_out,
    CLK,
    act_wait_ns,
    p_17_in,
    SS,
    ofs_rdy_r0,
    start_wtp_timer0,
    rd_wr_r_lcl_reg,
    \grant_r_reg[3] ,
    \grant_r_reg[3]_0 ,
    rstdiv0_sync_r1_reg_rep__11,
    Q,
    \q_entry_r_reg[0] ,
    idle_r_lcl_reg,
    \order_q_r_reg[0] ,
    \compute_tail.tail_r_lcl_reg ,
    rstdiv0_sync_r1_reg_rep__12,
    pass_open_bank_r,
    \grant_r_reg[3]_1 ,
    auto_pre_r_lcl_reg_0,
    accept_r_reg,
    tail_r,
    \grant_r_reg[3]_2 ,
    rstdiv0_sync_r1_reg_rep__11_0,
    \req_row_r_lcl_reg[10] ,
    act_wait_r_lcl_reg_0,
    \req_row_r_lcl_reg[10]_0 ,
    demanded_prior_r_0,
    demand_priority_r_1,
    demanded_prior_r_reg_3,
    q_has_rd,
    req_wr_r,
    req_bank_rdy_r_reg_0,
    D,
    \grant_r_reg[3]_3 );
  output bm_end_r1_2;
  output \act_this_rank_r_reg[0]_0 ;
  output ras_timer_zero_r;
  output pre_wait_r;
  output col_wait_r;
  output [0:0]act_this_rank_r;
  output \starve_limit_cntr_r_reg[0]_0 ;
  output demanded_prior_r_reg_0;
  output demanded_prior_r_reg_1;
  output ofs_rdy_r;
  output [0:0]wr_this_rank_r;
  output [0:0]rd_this_rank_r;
  output rtp_timer_ns0;
  output pre_bm_end_ns;
  output pre_passing_open_bank_ns;
  output auto_pre_r_lcl_reg;
  output \ras_timer_r_reg[0]_0 ;
  output \ras_timer_r_reg[2]_0 ;
  output \cmd_pipe_plus.mc_address_reg[23] ;
  output granted_row_r_reg;
  output demanded_prior_r_reg_2;
  output \rnk_config_strobe_r_reg[0] ;
  output granted_col_r_reg;
  output \ras_timer_r_reg[1]_0 ;
  input p_13_out;
  input CLK;
  input act_wait_ns;
  input p_17_in;
  input [0:0]SS;
  input ofs_rdy_r0;
  input start_wtp_timer0;
  input rd_wr_r_lcl_reg;
  input \grant_r_reg[3] ;
  input \grant_r_reg[3]_0 ;
  input rstdiv0_sync_r1_reg_rep__11;
  input [1:0]Q;
  input \q_entry_r_reg[0] ;
  input idle_r_lcl_reg;
  input \order_q_r_reg[0] ;
  input \compute_tail.tail_r_lcl_reg ;
  input rstdiv0_sync_r1_reg_rep__12;
  input pass_open_bank_r;
  input [1:0]\grant_r_reg[3]_1 ;
  input auto_pre_r_lcl_reg_0;
  input accept_r_reg;
  input tail_r;
  input \grant_r_reg[3]_2 ;
  input rstdiv0_sync_r1_reg_rep__11_0;
  input [0:0]\req_row_r_lcl_reg[10] ;
  input [0:0]act_wait_r_lcl_reg_0;
  input [0:0]\req_row_r_lcl_reg[10]_0 ;
  input demanded_prior_r_0;
  input demand_priority_r_1;
  input demanded_prior_r_reg_3;
  input q_has_rd;
  input [0:0]req_wr_r;
  input req_bank_rdy_r_reg_0;
  input [2:0]D;
  input \grant_r_reg[3]_3 ;

  wire CLK;
  wire [2:0]D;
  wire [1:0]Q;
  wire [0:0]SS;
  wire accept_r_reg;
  wire [0:0]act_this_rank_r;
  wire \act_this_rank_r_reg[0]_0 ;
  wire act_wait_ns;
  wire [0:0]act_wait_r_lcl_reg_0;
  wire auto_pre_r_lcl_reg;
  wire auto_pre_r_lcl_reg_0;
  wire bm_end_r1_2;
  wire \cmd_pipe_plus.mc_address_reg[23] ;
  wire col_wait_r;
  wire col_wait_r_i_1__2_n_0;
  wire \compute_tail.tail_r_lcl_reg ;
  wire demand_priority_ns;
  wire demand_priority_r_1;
  wire demand_priority_r_i_3_n_0;
  wire demanded_prior_ns;
  wire demanded_prior_r_0;
  wire demanded_prior_r_reg_0;
  wire demanded_prior_r_reg_1;
  wire demanded_prior_r_reg_2;
  wire demanded_prior_r_reg_3;
  wire \grant_r_reg[3] ;
  wire \grant_r_reg[3]_0 ;
  wire [1:0]\grant_r_reg[3]_1 ;
  wire \grant_r_reg[3]_2 ;
  wire \grant_r_reg[3]_3 ;
  wire granted_col_r_reg;
  wire granted_row_r_reg;
  wire idle_r_lcl_reg;
  wire ofs_rdy_r;
  wire ofs_rdy_r0;
  wire \order_q_r_reg[0] ;
  wire p_13_out;
  wire p_17_in;
  wire pass_open_bank_r;
  wire pre_bm_end_ns;
  wire pre_passing_open_bank_ns;
  wire pre_wait_ns;
  wire pre_wait_r;
  wire pre_wait_r_i_2__2_n_0;
  wire \q_entry_r_reg[0] ;
  wire q_has_rd;
  wire [2:0]ras_timer_r;
  wire \ras_timer_r_reg[0]_0 ;
  wire \ras_timer_r_reg[1]_0 ;
  wire \ras_timer_r_reg[2]_0 ;
  wire ras_timer_zero_ns;
  wire ras_timer_zero_r;
  wire rcd_active_r;
  wire [0:0]rd_this_rank_r;
  wire rd_wr_r_lcl_reg;
  wire req_bank_rdy_r_reg_0;
  wire [0:0]\req_row_r_lcl_reg[10] ;
  wire [0:0]\req_row_r_lcl_reg[10]_0 ;
  wire [0:0]req_wr_r;
  wire \rnk_config_strobe_r_reg[0] ;
  wire rstdiv0_sync_r1_reg_rep__11;
  wire rstdiv0_sync_r1_reg_rep__11_0;
  wire rstdiv0_sync_r1_reg_rep__12;
  wire rtp_timer_ns0;
  wire start_wtp_timer0;
  wire [2:0]starve_limit_cntr_r;
  wire \starve_limit_cntr_r[0]_i_1__2_n_0 ;
  wire \starve_limit_cntr_r[1]_i_1__2_n_0 ;
  wire \starve_limit_cntr_r[2]_i_1__2_n_0 ;
  wire \starve_limit_cntr_r_reg[0]_0 ;
  wire tail_r;
  wire [0:0]wr_this_rank_r;

  FDRE \act_this_rank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\act_this_rank_r_reg[0]_0 ),
        .Q(act_this_rank_r),
        .R(1'b0));
  FDRE act_wait_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(act_wait_ns),
        .Q(\act_this_rank_r_reg[0]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8888888880888080)) 
    auto_pre_r_lcl_i_2
       (.I0(accept_r_reg),
        .I1(tail_r),
        .I2(rcd_active_r),
        .I3(Q[1]),
        .I4(col_wait_r),
        .I5(\act_this_rank_r_reg[0]_0 ),
        .O(auto_pre_r_lcl_reg));
  FDRE bm_end_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(p_13_out),
        .Q(bm_end_r1_2),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h77770FFF7777FFFF)) 
    \cmd_pipe_plus.mc_address[23]_i_3 
       (.I0(\act_this_rank_r_reg[0]_0 ),
        .I1(\req_row_r_lcl_reg[10] ),
        .I2(act_wait_r_lcl_reg_0),
        .I3(\grant_r_reg[3]_1 [0]),
        .I4(\grant_r_reg[3]_1 [1]),
        .I5(\req_row_r_lcl_reg[10]_0 ),
        .O(\cmd_pipe_plus.mc_address_reg[23] ));
  LUT5 #(
    .INIT(32'h45445555)) 
    col_wait_r_i_1__2
       (.I0(rstdiv0_sync_r1_reg_rep__11),
        .I1(rcd_active_r),
        .I2(Q[1]),
        .I3(col_wait_r),
        .I4(\q_entry_r_reg[0] ),
        .O(col_wait_r_i_1__2_n_0));
  FDRE col_wait_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(col_wait_r_i_1__2_n_0),
        .Q(col_wait_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h88888808)) 
    demand_priority_r_i_1__2
       (.I0(col_wait_r_i_1__2_n_0),
        .I1(idle_r_lcl_reg),
        .I2(\order_q_r_reg[0] ),
        .I3(demand_priority_r_i_3_n_0),
        .I4(demanded_prior_r_reg_0),
        .O(demand_priority_ns));
  LUT6 #(
    .INIT(64'h8000808000000000)) 
    demand_priority_r_i_3
       (.I0(starve_limit_cntr_r[1]),
        .I1(starve_limit_cntr_r[0]),
        .I2(starve_limit_cntr_r[2]),
        .I3(q_has_rd),
        .I4(req_wr_r),
        .I5(req_bank_rdy_r_reg_0),
        .O(demand_priority_r_i_3_n_0));
  FDRE demand_priority_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(demand_priority_ns),
        .Q(demanded_prior_r_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000D00DDDDDDDD)) 
    demanded_prior_r_i_1__2
       (.I0(demanded_prior_r_reg_0),
        .I1(demanded_prior_r_reg_1),
        .I2(Q[0]),
        .I3(demand_priority_r_1),
        .I4(demanded_prior_r_0),
        .I5(demanded_prior_r_reg_3),
        .O(demanded_prior_ns));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    demanded_prior_r_i_2
       (.I0(demanded_prior_r_reg_1),
        .I1(demanded_prior_r_reg_0),
        .I2(Q[1]),
        .I3(demanded_prior_r_0),
        .I4(demand_priority_r_1),
        .I5(Q[0]),
        .O(demanded_prior_r_reg_2));
  FDRE demanded_prior_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(demanded_prior_ns),
        .Q(demanded_prior_r_reg_1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \grant_r[1]_i_12 
       (.I0(Q[1]),
        .I1(demanded_prior_r_reg_0),
        .I2(demanded_prior_r_reg_1),
        .O(granted_col_r_reg));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \grant_r[3]_i_11 
       (.I0(ras_timer_zero_r),
        .I1(pre_wait_r),
        .O(granted_row_r_reg));
  FDRE #(
    .INIT(1'b0)) 
    ofs_rdy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ofs_rdy_r0),
        .Q(ofs_rdy_r),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT5 #(
    .INIT(32'hFEAAAAAA)) 
    pre_bm_end_r_i_1
       (.I0(pre_passing_open_bank_ns),
        .I1(\grant_r_reg[3]_1 [1]),
        .I2(auto_pre_r_lcl_reg_0),
        .I3(ras_timer_zero_r),
        .I4(pre_wait_r),
        .O(pre_bm_end_ns));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT5 #(
    .INIT(32'hA8AAA8A8)) 
    pre_passing_open_bank_r_i_1
       (.I0(\compute_tail.tail_r_lcl_reg ),
        .I1(Q[1]),
        .I2(rtp_timer_ns0),
        .I3(ras_timer_zero_r),
        .I4(pre_wait_r),
        .O(pre_passing_open_bank_ns));
  LUT6 #(
    .INIT(64'h0010111100100010)) 
    pre_wait_r_i_1
       (.I0(\compute_tail.tail_r_lcl_reg ),
        .I1(rstdiv0_sync_r1_reg_rep__12),
        .I2(pre_wait_r),
        .I3(pre_wait_r_i_2__2_n_0),
        .I4(pass_open_bank_r),
        .I5(rtp_timer_ns0),
        .O(pre_wait_ns));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    pre_wait_r_i_2__2
       (.I0(pre_wait_r),
        .I1(ras_timer_zero_r),
        .I2(auto_pre_r_lcl_reg_0),
        .I3(\grant_r_reg[3]_1 [1]),
        .O(pre_wait_r_i_2__2_n_0));
  FDRE pre_wait_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pre_wait_ns),
        .Q(pre_wait_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000000FCFCFCE)) 
    \ras_timer_r[0]_i_2__2 
       (.I0(\grant_r_reg[3] ),
        .I1(\grant_r_reg[3]_2 ),
        .I2(ras_timer_r[0]),
        .I3(ras_timer_r[1]),
        .I4(ras_timer_r[2]),
        .I5(rstdiv0_sync_r1_reg_rep__11_0),
        .O(\ras_timer_r_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000098988098)) 
    \ras_timer_r[1]_i_2__2 
       (.I0(ras_timer_r[0]),
        .I1(ras_timer_r[1]),
        .I2(ras_timer_r[2]),
        .I3(Q[1]),
        .I4(rd_wr_r_lcl_reg),
        .I5(rstdiv0_sync_r1_reg_rep__11_0),
        .O(\ras_timer_r_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h5554444555544444)) 
    \ras_timer_r[2]_i_2__2 
       (.I0(rstdiv0_sync_r1_reg_rep__11_0),
        .I1(\grant_r_reg[3]_2 ),
        .I2(ras_timer_r[0]),
        .I3(ras_timer_r[1]),
        .I4(ras_timer_r[2]),
        .I5(\grant_r_reg[3] ),
        .O(\ras_timer_r_reg[2]_0 ));
  FDRE \ras_timer_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(ras_timer_r[0]),
        .R(1'b0));
  FDRE \ras_timer_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(ras_timer_r[1]),
        .R(1'b0));
  FDRE \ras_timer_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(ras_timer_r[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000031)) 
    ras_timer_zero_r_i_1__2
       (.I0(\grant_r_reg[3] ),
        .I1(\grant_r_reg[3]_2 ),
        .I2(ras_timer_r[0]),
        .I3(ras_timer_r[1]),
        .I4(ras_timer_r[2]),
        .I5(rstdiv0_sync_r1_reg_rep__11_0),
        .O(ras_timer_zero_ns));
  FDRE ras_timer_zero_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ras_timer_zero_ns),
        .Q(ras_timer_zero_r),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rcd_timer_gt_2.rcd_timer_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\grant_r_reg[3] ),
        .Q(rcd_active_r),
        .R(SS));
  FDRE \rd_this_rank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_wr_r_lcl_reg),
        .Q(rd_this_rank_r),
        .R(1'b0));
  FDRE req_bank_rdy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(p_17_in),
        .Q(\starve_limit_cntr_r_reg[0]_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT5 #(
    .INIT(32'hFFEFAAAA)) 
    \rnk_config_strobe_r[0]_i_5 
       (.I0(demand_priority_r_1),
        .I1(Q[1]),
        .I2(demanded_prior_r_reg_0),
        .I3(demanded_prior_r_reg_1),
        .I4(demanded_prior_r_reg_3),
        .O(\rnk_config_strobe_r_reg[0] ));
  FDRE \rtp_timer_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\grant_r_reg[3]_0 ),
        .Q(rtp_timer_ns0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCCCCB3CC00000000)) 
    \starve_limit_cntr_r[0]_i_1__2 
       (.I0(starve_limit_cntr_r[2]),
        .I1(starve_limit_cntr_r[0]),
        .I2(starve_limit_cntr_r[1]),
        .I3(\starve_limit_cntr_r_reg[0]_0 ),
        .I4(\grant_r_reg[3]_3 ),
        .I5(col_wait_r),
        .O(\starve_limit_cntr_r[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0BCF000000000)) 
    \starve_limit_cntr_r[1]_i_1__2 
       (.I0(starve_limit_cntr_r[2]),
        .I1(starve_limit_cntr_r[0]),
        .I2(starve_limit_cntr_r[1]),
        .I3(\starve_limit_cntr_r_reg[0]_0 ),
        .I4(\grant_r_reg[3]_3 ),
        .I5(col_wait_r),
        .O(\starve_limit_cntr_r[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAEAAA00000000)) 
    \starve_limit_cntr_r[2]_i_1__2 
       (.I0(starve_limit_cntr_r[2]),
        .I1(starve_limit_cntr_r[0]),
        .I2(starve_limit_cntr_r[1]),
        .I3(\starve_limit_cntr_r_reg[0]_0 ),
        .I4(\grant_r_reg[3]_3 ),
        .I5(col_wait_r),
        .O(\starve_limit_cntr_r[2]_i_1__2_n_0 ));
  FDRE \starve_limit_cntr_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\starve_limit_cntr_r[0]_i_1__2_n_0 ),
        .Q(starve_limit_cntr_r[0]),
        .R(1'b0));
  FDRE \starve_limit_cntr_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\starve_limit_cntr_r[1]_i_1__2_n_0 ),
        .Q(starve_limit_cntr_r[1]),
        .R(1'b0));
  FDRE \starve_limit_cntr_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\starve_limit_cntr_r[2]_i_1__2_n_0 ),
        .Q(starve_limit_cntr_r[2]),
        .R(1'b0));
  FDRE \wr_this_rank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(start_wtp_timer0),
        .Q(wr_this_rank_r),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_clk_ibuf" *) 
module ddr_axi_mig_7series_v2_4_clk_ibuf
   (mmcm_clk,
    sys_clk_i);
  output mmcm_clk;
  input sys_clk_i;

  (* RTL_KEEP = "true" *) (* syn_keep = "1" *) wire sys_clk_ibufg;

  assign mmcm_clk = sys_clk_ibufg;
  assign sys_clk_ibufg = sys_clk_i;
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_col_mach" *) 
module ddr_axi_mig_7series_v2_4_col_mach
   (DIC,
    \cmd_pipe_plus.mc_wrdata_en_reg ,
    fifo_out_data_r,
    D,
    mc_wrdata_en_ns,
    wr_data_en_ns,
    \read_fifo.tail_r_reg[0]_0 ,
    \write_data_control.wb_wr_data_addr_r_reg[2] ,
    mc_ref_zq_wip_ns,
    \read_fifo.fifo_out_data_r_reg[5]_0 ,
    \read_data_indx.rd_data_indx_r_reg[0] ,
    CLK,
    DIA,
    col_data_buf_addr,
    ADDRA,
    p_0_out,
    col_rd_wr,
    mc_cmd,
    rstdiv0_sync_r1_reg_rep__11,
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ,
    rstdiv0_sync_r1_reg_rep__10,
    wr_data_en,
    ram_init_done_r,
    maint_ref_zq_wip,
    rstdiv0_sync_r1_reg_rep,
    SS,
    E);
  output [0:0]DIC;
  output \cmd_pipe_plus.mc_wrdata_en_reg ;
  output [0:0]fifo_out_data_r;
  output [3:0]D;
  output mc_wrdata_en_ns;
  output wr_data_en_ns;
  output \read_fifo.tail_r_reg[0]_0 ;
  output \write_data_control.wb_wr_data_addr_r_reg[2] ;
  output mc_ref_zq_wip_ns;
  output \read_fifo.fifo_out_data_r_reg[5]_0 ;
  output [0:0]\read_data_indx.rd_data_indx_r_reg[0] ;
  input CLK;
  input [1:0]DIA;
  input [2:0]col_data_buf_addr;
  input [1:0]ADDRA;
  input [0:0]p_0_out;
  input col_rd_wr;
  input [0:0]mc_cmd;
  input rstdiv0_sync_r1_reg_rep__11;
  input \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ;
  input rstdiv0_sync_r1_reg_rep__10;
  input wr_data_en;
  input ram_init_done_r;
  input maint_ref_zq_wip;
  input rstdiv0_sync_r1_reg_rep;
  input [0:0]SS;
  input [0:0]E;

  wire [1:0]ADDRA;
  wire CLK;
  wire [3:0]D;
  wire [1:0]DIA;
  wire [0:0]DIC;
  wire [0:0]E;
  wire [0:0]SS;
  wire \cmd_pipe_plus.mc_wrdata_en_reg ;
  wire [2:0]col_data_buf_addr;
  wire col_rd_wr;
  wire col_rd_wr_r1;
  wire col_rd_wr_r2;
  wire \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ;
  wire [5:0]fifo_out_data_ns;
  wire [0:0]fifo_out_data_r;
  wire [4:0]head_r;
  wire maint_ref_zq_wip;
  wire [0:0]mc_cmd;
  wire mc_ref_zq_wip_ns;
  wire mc_ref_zq_wip_r_i_2_n_0;
  wire mc_wrdata_en_ns;
  wire [4:0]p_0_in;
  wire [0:0]p_0_out;
  wire ram_init_done_r;
  wire [0:0]\read_data_indx.rd_data_indx_r_reg[0] ;
  wire \read_fifo.fifo_out_data_r_reg[5]_0 ;
  wire \read_fifo.fifo_ram[0].RAM32M0_i_7_n_0 ;
  wire \read_fifo.fifo_ram[0].RAM32M0_i_8_n_0 ;
  wire \read_fifo.tail_r[0]_i_1_n_0 ;
  wire \read_fifo.tail_r[1]_i_1_n_0 ;
  wire \read_fifo.tail_r[2]_i_1_n_0 ;
  wire \read_fifo.tail_r[3]_i_1_n_0 ;
  wire \read_fifo.tail_r[4]_i_1_n_0 ;
  wire \read_fifo.tail_r_reg[0]_0 ;
  wire rstdiv0_sync_r1_reg_rep;
  wire rstdiv0_sync_r1_reg_rep__10;
  wire rstdiv0_sync_r1_reg_rep__11;
  wire sent_col_r2;
  wire [3:3]tail_ns;
  wire [4:1]tail_r;
  wire wr_data_en;
  wire wr_data_en_ns;
  wire wr_data_offset_ns;
  wire \write_data_control.wb_wr_data_addr_r_reg[2] ;
  wire [1:0]\NLW_read_fifo.fifo_ram[0].RAM32M0_DOD_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \cmd_pipe_plus.mc_wrdata_en_i_1 
       (.I0(col_rd_wr_r2),
        .I1(\cmd_pipe_plus.mc_wrdata_en_reg ),
        .I2(sent_col_r2),
        .O(mc_wrdata_en_ns));
  LUT3 #(
    .INIT(8'h54)) 
    \cmd_pipe_plus.wr_data_en_i_1 
       (.I0(col_rd_wr_r1),
        .I1(wr_data_offset_ns),
        .I2(mc_cmd),
        .O(wr_data_en_ns));
  FDRE #(
    .INIT(1'b0)) 
    \data_valid_2_1.offset_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_out),
        .Q(DIC),
        .R(1'b0));
  FDRE \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(col_data_buf_addr[0]),
        .Q(D[0]),
        .R(1'b0));
  FDRE \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(col_data_buf_addr[1]),
        .Q(D[1]),
        .R(1'b0));
  FDRE \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(col_data_buf_addr[2]),
        .Q(D[2]),
        .R(1'b0));
  FDRE \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(DIA[0]),
        .Q(D[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2002000000002002)) 
    mc_ref_zq_wip_r_i_1
       (.I0(maint_ref_zq_wip),
        .I1(mc_ref_zq_wip_r_i_2_n_0),
        .I2(head_r[4]),
        .I3(tail_r[4]),
        .I4(tail_r[3]),
        .I5(head_r[3]),
        .O(mc_ref_zq_wip_ns));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    mc_ref_zq_wip_r_i_2
       (.I0(head_r[0]),
        .I1(\read_fifo.tail_r_reg[0]_0 ),
        .I2(tail_r[1]),
        .I3(head_r[1]),
        .I4(tail_r[2]),
        .I5(head_r[2]),
        .O(mc_ref_zq_wip_r_i_2_n_0));
  FDRE \offset_pipe_0.col_rd_wr_r1_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(col_rd_wr),
        .Q(col_rd_wr_r1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \offset_pipe_0.offset_r1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(DIC),
        .Q(wr_data_offset_ns),
        .R(1'b0));
  FDRE \offset_pipe_1.col_rd_wr_r2_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(col_rd_wr_r1),
        .Q(col_rd_wr_r2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \offset_pipe_1.offset_r2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_data_offset_ns),
        .Q(\cmd_pipe_plus.mc_wrdata_en_reg ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h4F)) 
    \pointer_ram.rams[0].RAM32M0_i_1 
       (.I0(\cmd_pipe_plus.mc_wrdata_en_reg ),
        .I1(wr_data_en),
        .I2(ram_init_done_r),
        .O(\write_data_control.wb_wr_data_addr_r_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \read_data_indx.rd_data_upd_indx_r_i_1 
       (.I0(wr_data_en),
        .I1(\cmd_pipe_plus.mc_wrdata_en_reg ),
        .O(\read_data_indx.rd_data_indx_r_reg[0] ));
  FDRE \read_fifo.fifo_out_data_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(fifo_out_data_ns[5]),
        .Q(fifo_out_data_r),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \read_fifo.fifo_ram[0].RAM32M0 
       (.ADDRA({ADDRA[1],tail_ns,\read_fifo.fifo_ram[0].RAM32M0_i_7_n_0 ,\read_fifo.fifo_ram[0].RAM32M0_i_8_n_0 ,ADDRA[0]}),
        .ADDRB({ADDRA[1],tail_ns,\read_fifo.fifo_ram[0].RAM32M0_i_7_n_0 ,\read_fifo.fifo_ram[0].RAM32M0_i_8_n_0 ,ADDRA[0]}),
        .ADDRC({ADDRA[1],tail_ns,\read_fifo.fifo_ram[0].RAM32M0_i_7_n_0 ,\read_fifo.fifo_ram[0].RAM32M0_i_8_n_0 ,ADDRA[0]}),
        .ADDRD(head_r),
        .DIA(DIA),
        .DIB(col_data_buf_addr[2:1]),
        .DIC({col_data_buf_addr[0],DIC}),
        .DID({1'b0,1'b0}),
        .DOA(fifo_out_data_ns[5:4]),
        .DOB(fifo_out_data_ns[3:2]),
        .DOC(fifo_out_data_ns[1:0]),
        .DOD(\NLW_read_fifo.fifo_ram[0].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(1'b1));
  LUT6 #(
    .INIT(64'h9555555555555555)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_14 
       (.I0(tail_r[4]),
        .I1(tail_r[1]),
        .I2(\read_fifo.tail_r_reg[0]_0 ),
        .I3(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ),
        .I4(tail_r[2]),
        .I5(tail_r[3]),
        .O(\read_fifo.fifo_out_data_r_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_6 
       (.I0(tail_r[1]),
        .I1(\read_fifo.tail_r_reg[0]_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ),
        .I3(tail_r[2]),
        .I4(tail_r[3]),
        .I5(rstdiv0_sync_r1_reg_rep__10),
        .O(tail_ns));
  LUT5 #(
    .INIT(32'h15554000)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_7 
       (.I0(rstdiv0_sync_r1_reg_rep__11),
        .I1(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ),
        .I2(\read_fifo.tail_r_reg[0]_0 ),
        .I3(tail_r[1]),
        .I4(tail_r[2]),
        .O(\read_fifo.fifo_ram[0].RAM32M0_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h1540)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_8 
       (.I0(rstdiv0_sync_r1_reg_rep__10),
        .I1(\read_fifo.tail_r_reg[0]_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ),
        .I3(tail_r[1]),
        .O(\read_fifo.fifo_ram[0].RAM32M0_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \read_fifo.head_r[0]_i_1 
       (.I0(head_r[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \read_fifo.head_r[1]_i_1 
       (.I0(head_r[1]),
        .I1(head_r[0]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \read_fifo.head_r[2]_i_1 
       (.I0(head_r[2]),
        .I1(head_r[0]),
        .I2(head_r[1]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \read_fifo.head_r[3]_i_1 
       (.I0(head_r[3]),
        .I1(head_r[1]),
        .I2(head_r[0]),
        .I3(head_r[2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \read_fifo.head_r[4]_i_2 
       (.I0(head_r[4]),
        .I1(head_r[2]),
        .I2(head_r[0]),
        .I3(head_r[1]),
        .I4(head_r[3]),
        .O(p_0_in[4]));
  FDRE \read_fifo.head_r_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(p_0_in[0]),
        .Q(head_r[0]),
        .R(SS));
  FDRE \read_fifo.head_r_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(p_0_in[1]),
        .Q(head_r[1]),
        .R(SS));
  FDRE \read_fifo.head_r_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(p_0_in[2]),
        .Q(head_r[2]),
        .R(SS));
  FDRE \read_fifo.head_r_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(p_0_in[3]),
        .Q(head_r[3]),
        .R(SS));
  FDRE \read_fifo.head_r_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(p_0_in[4]),
        .Q(head_r[4]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \read_fifo.tail_r[0]_i_1 
       (.I0(\read_fifo.tail_r_reg[0]_0 ),
        .I1(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ),
        .O(\read_fifo.tail_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \read_fifo.tail_r[1]_i_1 
       (.I0(\read_fifo.tail_r_reg[0]_0 ),
        .I1(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ),
        .I2(tail_r[1]),
        .O(\read_fifo.tail_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \read_fifo.tail_r[2]_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ),
        .I1(\read_fifo.tail_r_reg[0]_0 ),
        .I2(tail_r[1]),
        .I3(tail_r[2]),
        .O(\read_fifo.tail_r[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \read_fifo.tail_r[3]_i_1 
       (.I0(tail_r[3]),
        .I1(tail_r[2]),
        .I2(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ),
        .I3(\read_fifo.tail_r_reg[0]_0 ),
        .I4(tail_r[1]),
        .O(\read_fifo.tail_r[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \read_fifo.tail_r[4]_i_1 
       (.I0(tail_r[3]),
        .I1(tail_r[2]),
        .I2(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ),
        .I3(\read_fifo.tail_r_reg[0]_0 ),
        .I4(tail_r[1]),
        .I5(tail_r[4]),
        .O(\read_fifo.tail_r[4]_i_1_n_0 ));
  FDRE \read_fifo.tail_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\read_fifo.tail_r[0]_i_1_n_0 ),
        .Q(\read_fifo.tail_r_reg[0]_0 ),
        .R(rstdiv0_sync_r1_reg_rep));
  FDRE \read_fifo.tail_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\read_fifo.tail_r[1]_i_1_n_0 ),
        .Q(tail_r[1]),
        .R(rstdiv0_sync_r1_reg_rep));
  FDRE \read_fifo.tail_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\read_fifo.tail_r[2]_i_1_n_0 ),
        .Q(tail_r[2]),
        .R(rstdiv0_sync_r1_reg_rep));
  FDRE \read_fifo.tail_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\read_fifo.tail_r[3]_i_1_n_0 ),
        .Q(tail_r[3]),
        .R(rstdiv0_sync_r1_reg_rep));
  FDRE \read_fifo.tail_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\read_fifo.tail_r[4]_i_1_n_0 ),
        .Q(tail_r[4]),
        .R(rstdiv0_sync_r1_reg_rep));
  FDRE sent_col_r2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(mc_cmd),
        .Q(sent_col_r2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_a_upsizer" *) 
module ddr_axi_mig_7series_v2_4_ddr_a_upsizer
   (wr_cmd_valid,
    wr_cmd_length,
    wr_cmd_step,
    wr_cmd_next_word,
    wr_cmd_modified,
    wr_cmd_fix,
    \USE_REGISTER.M_AXI_AVALID_q_reg_0 ,
    sel_first_r_reg,
    sel_first_r_reg_0,
    wrap_buffer_available_reg,
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst ,
    \int_addr_reg[3] ,
    D,
    sel_first_r_reg_1,
    \axlen_cnt_reg[6] ,
    \axlen_cnt_reg[0] ,
    s_ready_i_reg,
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.FDRE_wstrb_inst ,
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.FDRE_wstrb_inst ,
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.FDRE_wstrb_inst ,
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ,
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.FDRE_wstrb_inst ,
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.FDRE_wstrb_inst ,
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.FDRE_wstrb_inst ,
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ,
    s_axi_wready,
    wdata_qualifier_7,
    wdata_qualifier_6,
    wdata_qualifier_5,
    wdata_qualifier_4,
    wdata_qualifier_3,
    wdata_qualifier_2,
    wdata_qualifier_1,
    wdata_qualifier_0,
    pop_si_data,
    wstrb_qualifier_7,
    wstrb_qualifier_6,
    wstrb_qualifier_5,
    wstrb_qualifier_4,
    wstrb_qualifier_3,
    wstrb_qualifier_2,
    wstrb_qualifier_1,
    wstrb_qualifier_0,
    sel_word_complete_next_wrap_qual,
    sel_0,
    sel_1,
    S_n,
    sel_last_word,
    axready_reg,
    int_next_pending,
    sel_word_complete_next_wrap,
    \USE_RTL_CURR_WORD.pre_next_word_q_reg[2] ,
    \USE_RTL_CURR_WORD.current_word_q_reg[2] ,
    \axlen_cnt_reg[3] ,
    \USE_REGISTER.M_AXI_WVALID_q_reg ,
    \axid_reg[3] ,
    \axaddr_reg[31] ,
    \axqos_reg[3] ,
    sel_access_need_extra_word,
    areset_d1_reg_rep,
    CLK,
    \storage_data1_reg[19] ,
    \storage_data1_reg[19]_0 ,
    \storage_data1_reg[19]_1 ,
    \storage_data1_reg[19]_2 ,
    p_1_in24_in,
    last_word_mask_2,
    p_0_out,
    \storage_data1_reg[30] ,
    cmd_packed_wrap_i,
    cmd_complete_wrap_i,
    cmd_modified_i,
    upsized_length1,
    SS,
    \storage_data1_reg[30]_0 ,
    p_3_in,
    I_n,
    \storage_data1_reg[31] ,
    p_0_in0_in,
    I_n_0,
    \storage_data1_reg[32] ,
    I_n_1,
    last_word_for_mask_sel_0,
    last_word_for_mask_sel_1,
    last_word_for_mask_sel_2,
    \storage_data1_reg[18] ,
    adjusted_length_sel_0,
    adjusted_length_sel_1,
    adjusted_length_sel_2,
    adjusted_length_sel_3,
    adjusted_length_sel_4,
    adjusted_length_sel_5,
    adjusted_length_sel_6,
    adjusted_length_sel_7,
    ARESET,
    \storage_data1_reg[18]_0 ,
    awready_d2,
    \axburst_reg[1] ,
    sr_AWVALID,
    wrap_buffer_available,
    first_word,
    Q,
    \axlen_cnt_reg[7] ,
    \axlen_reg[7] ,
    \USE_REGISTER.M_AXI_ALEN_q_reg[4]_0 ,
    \axlen_cnt_reg[1] ,
    word_complete_next_wrap_last,
    word_complete_rest_last,
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst ,
    areset_d1_reg_rep__3,
    s_axi_wstrb,
    s_axi_wvalid,
    wready_d2,
    \USE_REGISTER.M_AXI_WVALID_q_reg_0 ,
    int_next_pending_r,
    \axlen_reg[0] ,
    pre_next_word_i,
    next_word_i,
    app_rdy_r_reg,
    \axlen_cnt_reg[0]_0 ,
    E,
    \storage_data1_reg[65] ,
    \storage_data1_reg[35] );
  output wr_cmd_valid;
  output [7:0]wr_cmd_length;
  output [2:0]wr_cmd_step;
  output [2:0]wr_cmd_next_word;
  output wr_cmd_modified;
  output wr_cmd_fix;
  output \USE_REGISTER.M_AXI_AVALID_q_reg_0 ;
  output sel_first_r_reg;
  output sel_first_r_reg_0;
  output wrap_buffer_available_reg;
  output \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst ;
  output \int_addr_reg[3] ;
  output [5:0]D;
  output sel_first_r_reg_1;
  output [7:0]\axlen_cnt_reg[6] ;
  output \axlen_cnt_reg[0] ;
  output s_ready_i_reg;
  output \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.FDRE_wstrb_inst ;
  output \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.FDRE_wstrb_inst ;
  output \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.FDRE_wstrb_inst ;
  output \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ;
  output \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.FDRE_wstrb_inst ;
  output \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.FDRE_wstrb_inst ;
  output \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.FDRE_wstrb_inst ;
  output \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ;
  output s_axi_wready;
  output wdata_qualifier_7;
  output wdata_qualifier_6;
  output wdata_qualifier_5;
  output wdata_qualifier_4;
  output wdata_qualifier_3;
  output wdata_qualifier_2;
  output wdata_qualifier_1;
  output wdata_qualifier_0;
  output pop_si_data;
  output wstrb_qualifier_7;
  output wstrb_qualifier_6;
  output wstrb_qualifier_5;
  output wstrb_qualifier_4;
  output wstrb_qualifier_3;
  output wstrb_qualifier_2;
  output wstrb_qualifier_1;
  output wstrb_qualifier_0;
  output sel_word_complete_next_wrap_qual;
  output sel_0;
  output sel_1;
  output S_n;
  output sel_last_word;
  output axready_reg;
  output int_next_pending;
  output sel_word_complete_next_wrap;
  output [2:0]\USE_RTL_CURR_WORD.pre_next_word_q_reg[2] ;
  output [2:0]\USE_RTL_CURR_WORD.current_word_q_reg[2] ;
  output \axlen_cnt_reg[3] ;
  output \USE_REGISTER.M_AXI_WVALID_q_reg ;
  output [3:0]\axid_reg[3] ;
  output [31:0]\axaddr_reg[31] ;
  output [3:0]\axqos_reg[3] ;
  input sel_access_need_extra_word;
  input areset_d1_reg_rep;
  input CLK;
  input \storage_data1_reg[19] ;
  input \storage_data1_reg[19]_0 ;
  input \storage_data1_reg[19]_1 ;
  input \storage_data1_reg[19]_2 ;
  input p_1_in24_in;
  input last_word_mask_2;
  input [5:0]p_0_out;
  input \storage_data1_reg[30] ;
  input cmd_packed_wrap_i;
  input cmd_complete_wrap_i;
  input cmd_modified_i;
  input upsized_length1;
  input [0:0]SS;
  input \storage_data1_reg[30]_0 ;
  input p_3_in;
  input I_n;
  input \storage_data1_reg[31] ;
  input p_0_in0_in;
  input I_n_0;
  input \storage_data1_reg[32] ;
  input I_n_1;
  input last_word_for_mask_sel_0;
  input last_word_for_mask_sel_1;
  input last_word_for_mask_sel_2;
  input \storage_data1_reg[18] ;
  input adjusted_length_sel_0;
  input adjusted_length_sel_1;
  input adjusted_length_sel_2;
  input adjusted_length_sel_3;
  input adjusted_length_sel_4;
  input adjusted_length_sel_5;
  input adjusted_length_sel_6;
  input adjusted_length_sel_7;
  input ARESET;
  input \storage_data1_reg[18]_0 ;
  input awready_d2;
  input \axburst_reg[1] ;
  input sr_AWVALID;
  input wrap_buffer_available;
  input first_word;
  input [2:0]Q;
  input [7:0]\axlen_cnt_reg[7] ;
  input [3:0]\axlen_reg[7] ;
  input [1:0]\USE_REGISTER.M_AXI_ALEN_q_reg[4]_0 ;
  input \axlen_cnt_reg[1] ;
  input word_complete_next_wrap_last;
  input word_complete_rest_last;
  input \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst ;
  input areset_d1_reg_rep__3;
  input [3:0]s_axi_wstrb;
  input s_axi_wvalid;
  input wready_d2;
  input \USE_REGISTER.M_AXI_WVALID_q_reg_0 ;
  input int_next_pending_r;
  input \axlen_reg[0] ;
  input [2:0]pre_next_word_i;
  input [2:0]next_word_i;
  input app_rdy_r_reg;
  input [0:0]\axlen_cnt_reg[0]_0 ;
  input [0:0]E;
  input [33:0]\storage_data1_reg[65] ;
  input [5:0]\storage_data1_reg[35] ;

  wire ARESET;
  wire CLK;
  wire [5:0]D;
  wire [0:0]E;
  wire I_n;
  wire I_n_0;
  wire I_n_1;
  wire [2:0]Q;
  wire [0:0]SS;
  wire S_n;
  wire \USE_BURSTS.cmd_queue_n_17 ;
  wire \USE_BURSTS.cmd_queue_n_18 ;
  wire \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst ;
  wire \USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].last_mask_inst_n_0 ;
  wire \USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].last_mask_inst_n_0 ;
  wire \USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].last_mask_inst_n_0 ;
  wire [1:0]\USE_REGISTER.M_AXI_ALEN_q_reg[4]_0 ;
  wire \USE_REGISTER.M_AXI_AVALID_q_reg_0 ;
  wire \USE_REGISTER.M_AXI_WVALID_q_reg ;
  wire \USE_REGISTER.M_AXI_WVALID_q_reg_0 ;
  wire [2:0]\USE_RTL_CURR_WORD.current_word_q_reg[2] ;
  wire [2:0]\USE_RTL_CURR_WORD.pre_next_word_q_reg[2] ;
  wire \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.FDRE_wstrb_inst ;
  wire \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst ;
  wire \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.FDRE_wstrb_inst ;
  wire \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.FDRE_wstrb_inst ;
  wire \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ;
  wire \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.FDRE_wstrb_inst ;
  wire \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.FDRE_wstrb_inst ;
  wire \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.FDRE_wstrb_inst ;
  wire \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ;
  wire adjusted_length_local_carry_1;
  wire adjusted_length_local_carry_2;
  wire adjusted_length_local_carry_3;
  wire adjusted_length_local_carry_4;
  wire adjusted_length_local_carry_5;
  wire adjusted_length_local_carry_6;
  wire adjusted_length_sel_0;
  wire adjusted_length_sel_1;
  wire adjusted_length_sel_2;
  wire adjusted_length_sel_3;
  wire adjusted_length_sel_4;
  wire adjusted_length_sel_5;
  wire adjusted_length_sel_6;
  wire adjusted_length_sel_7;
  wire app_rdy_r_reg;
  wire areset_d1_reg_rep;
  wire areset_d1_reg_rep__3;
  wire awready_d2;
  wire [31:0]\axaddr_reg[31] ;
  wire \axburst_reg[1] ;
  wire [3:0]\axid_reg[3] ;
  wire \axlen_cnt[3]_i_3__0_n_0 ;
  wire \axlen_cnt[4]_i_2__0_n_0 ;
  wire \axlen_cnt[4]_i_3_n_0 ;
  wire \axlen_cnt[4]_i_4_n_0 ;
  wire \axlen_cnt[4]_i_5_n_0 ;
  wire \axlen_cnt[5]_i_2_n_0 ;
  wire \axlen_cnt[5]_i_3__0_n_0 ;
  wire \axlen_cnt[7]_i_4_n_0 ;
  wire \axlen_cnt[7]_i_5__0_n_0 ;
  wire \axlen_cnt[7]_i_6_n_0 ;
  wire \axlen_cnt_reg[0] ;
  wire [0:0]\axlen_cnt_reg[0]_0 ;
  wire \axlen_cnt_reg[1] ;
  wire \axlen_cnt_reg[3] ;
  wire [7:0]\axlen_cnt_reg[6] ;
  wire [7:0]\axlen_cnt_reg[7] ;
  wire \axlen_reg[0] ;
  wire [3:0]\axlen_reg[7] ;
  wire [3:0]\axqos_reg[3] ;
  wire axready_i_5_n_0;
  wire axready_reg;
  wire cmd_complete_wrap_i;
  wire cmd_modified_i;
  wire cmd_packed_wrap_i;
  wire cmd_push_block;
  wire first_word;
  wire \int_addr_reg[3] ;
  wire int_next_pending;
  wire int_next_pending_r;
  wire last_word_for_mask_0;
  wire last_word_for_mask_1;
  wire last_word_for_mask_2;
  wire last_word_for_mask_local_carry_1;
  wire last_word_for_mask_local_carry_2;
  wire last_word_for_mask_sel_0;
  wire last_word_for_mask_sel_1;
  wire last_word_for_mask_sel_2;
  wire last_word_local_carry_3;
  wire last_word_mask_2;
  wire [2:0]next_word_i;
  wire p_0_in0_in;
  wire [5:0]p_0_out;
  wire p_1_in;
  wire p_1_in24_in;
  wire p_2_out;
  wire p_3_in;
  wire p_3_out;
  wire p_4_out;
  wire p_5_out;
  wire p_6_out;
  wire p_7_out;
  wire p_8_out;
  wire p_9_out;
  wire pop_si_data;
  wire [2:0]pre_next_word_i;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire s_ready_i_reg;
  wire sel_0;
  wire sel_1;
  wire sel_access_need_extra_word;
  wire sel_first_r_reg;
  wire sel_first_r_reg_0;
  wire sel_first_r_reg_1;
  wire sel_last_word;
  wire sel_word_complete_next_wrap;
  wire sel_word_complete_next_wrap_qual;
  wire sr_AWVALID;
  wire \storage_data1_reg[18] ;
  wire \storage_data1_reg[18]_0 ;
  wire \storage_data1_reg[19] ;
  wire \storage_data1_reg[19]_0 ;
  wire \storage_data1_reg[19]_1 ;
  wire \storage_data1_reg[19]_2 ;
  wire \storage_data1_reg[30] ;
  wire \storage_data1_reg[30]_0 ;
  wire \storage_data1_reg[31] ;
  wire \storage_data1_reg[32] ;
  wire [5:0]\storage_data1_reg[35] ;
  wire [33:0]\storage_data1_reg[65] ;
  wire upsized_length1;
  wire wdata_qualifier_0;
  wire wdata_qualifier_1;
  wire wdata_qualifier_2;
  wire wdata_qualifier_3;
  wire wdata_qualifier_4;
  wire wdata_qualifier_5;
  wire wdata_qualifier_6;
  wire wdata_qualifier_7;
  wire word_complete_next_wrap_last;
  wire word_complete_rest_last;
  wire wr_cmd_fix;
  wire [7:0]wr_cmd_length;
  wire wr_cmd_modified;
  wire [2:0]wr_cmd_next_word;
  wire [2:0]wr_cmd_step;
  wire wr_cmd_valid;
  wire wrap_buffer_available;
  wire wrap_buffer_available_reg;
  wire wready_d2;
  wire wstrb_qualifier_0;
  wire wstrb_qualifier_1;
  wire wstrb_qualifier_2;
  wire wstrb_qualifier_3;
  wire wstrb_qualifier_4;
  wire wstrb_qualifier_5;
  wire wstrb_qualifier_6;
  wire wstrb_qualifier_7;
  wire [3:2]\NLW_USE_FPGA_ADJUSTED_LEN.LUT_ADJUST[4].and_inst_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_USE_FPGA_ADJUSTED_LEN.LUT_ADJUST[4].and_inst_CARRY4_DI_UNCONNECTED ;
  wire [2:0]\NLW_USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].and_inst1_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].and_inst1_CARRY4_O_UNCONNECTED ;
  wire [2:0]\NLW_USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].and_inst1_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].and_inst1_CARRY4_O_UNCONNECTED ;
  wire [3:0]\NLW_USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].xorcy_inst_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].xorcy_inst_CARRY4_DI_UNCONNECTED ;
  wire [3:1]\NLW_USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].xorcy_inst_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].xorcy_inst_CARRY4_S_UNCONNECTED ;

  ddr_axi_mig_7series_v2_4_ddr_command_fifo \USE_BURSTS.cmd_queue 
       (.ARESET(ARESET),
        .CLK(CLK),
        .D({p_2_out,p_3_out,p_4_out,p_5_out,p_6_out,p_7_out,p_8_out,p_9_out}),
        .Q(Q),
        .SS(SS),
        .S_n(S_n),
        .\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[28].FDRE_inst_0 (wr_cmd_modified),
        .\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[29].FDRE_inst_0 (wr_cmd_fix),
        .\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_0 (\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst ),
        .\USE_FPGA_VALID_WRITE.FDRE_I1_0 (wr_cmd_valid),
        .\USE_REGISTER.M_AXI_AVALID_q_reg (\USE_BURSTS.cmd_queue_n_17 ),
        .\USE_REGISTER.M_AXI_AVALID_q_reg_0 (\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .\USE_REGISTER.M_AXI_WVALID_q_reg (\USE_REGISTER.M_AXI_WVALID_q_reg ),
        .\USE_REGISTER.M_AXI_WVALID_q_reg_0 (\USE_REGISTER.M_AXI_WVALID_q_reg_0 ),
        .\USE_RTL_CURR_WORD.current_word_q_reg[2] (pop_si_data),
        .\USE_RTL_CURR_WORD.current_word_q_reg[2]_0 (\USE_RTL_CURR_WORD.current_word_q_reg[2] ),
        .\USE_RTL_CURR_WORD.pre_next_word_q_reg[2] (\USE_RTL_CURR_WORD.pre_next_word_q_reg[2] ),
        .\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.FDRE_wstrb_inst (\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst (\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst ),
        .\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.FDRE_wstrb_inst (\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.FDRE_wstrb_inst (\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst (\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.FDRE_wstrb_inst (\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.FDRE_wstrb_inst (\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.FDRE_wstrb_inst (\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst (\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .areset_d1_reg_rep(areset_d1_reg_rep),
        .areset_d1_reg_rep__3(areset_d1_reg_rep__3),
        .awready_d2(awready_d2),
        .cmd_complete_wrap_i(cmd_complete_wrap_i),
        .cmd_modified_i(cmd_modified_i),
        .cmd_packed_wrap_i(cmd_packed_wrap_i),
        .cmd_push_block(cmd_push_block),
        .cmd_push_block_reg(\USE_BURSTS.cmd_queue_n_18 ),
        .first_word(first_word),
        .last_word_mask_2(last_word_mask_2),
        .next_word_i(next_word_i),
        .p_0_out(p_0_out),
        .p_1_in24_in(p_1_in24_in),
        .pre_next_word_i(pre_next_word_i),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid),
        .s_ready_i_reg(s_ready_i_reg),
        .sel_0(sel_0),
        .sel_1(sel_1),
        .sel_last_word(sel_last_word),
        .sel_word_complete_next_wrap(sel_word_complete_next_wrap),
        .sel_word_complete_next_wrap_qual(sel_word_complete_next_wrap_qual),
        .sr_AWVALID(sr_AWVALID),
        .\storage_data1_reg[19] (\storage_data1_reg[19] ),
        .\storage_data1_reg[19]_0 (\storage_data1_reg[19]_0 ),
        .\storage_data1_reg[19]_1 (\storage_data1_reg[19]_1 ),
        .\storage_data1_reg[19]_2 (\storage_data1_reg[19]_2 ),
        .\storage_data1_reg[21] (\USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].last_mask_inst_n_0 ),
        .\storage_data1_reg[22] (\USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].last_mask_inst_n_0 ),
        .\storage_data1_reg[30] (\storage_data1_reg[30] ),
        .\storage_data1_reg[32] (\USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].last_mask_inst_n_0 ),
        .upsized_length1(upsized_length1),
        .wdata_qualifier_0(wdata_qualifier_0),
        .wdata_qualifier_1(wdata_qualifier_1),
        .wdata_qualifier_2(wdata_qualifier_2),
        .wdata_qualifier_3(wdata_qualifier_3),
        .wdata_qualifier_4(wdata_qualifier_4),
        .wdata_qualifier_5(wdata_qualifier_5),
        .wdata_qualifier_6(wdata_qualifier_6),
        .wdata_qualifier_7(wdata_qualifier_7),
        .word_complete_next_wrap_last(word_complete_next_wrap_last),
        .word_complete_rest_last(word_complete_rest_last),
        .wr_cmd_length(wr_cmd_length),
        .wr_cmd_next_word(wr_cmd_next_word),
        .wr_cmd_step(wr_cmd_step),
        .wrap_buffer_available(wrap_buffer_available),
        .wrap_buffer_available_reg(wrap_buffer_available_reg),
        .wready_d2(wready_d2),
        .wstrb_qualifier_0(wstrb_qualifier_0),
        .wstrb_qualifier_1(wstrb_qualifier_1),
        .wstrb_qualifier_2(wstrb_qualifier_2),
        .wstrb_qualifier_3(wstrb_qualifier_3),
        .wstrb_qualifier_4(wstrb_qualifier_4),
        .wstrb_qualifier_5(wstrb_qualifier_5),
        .wstrb_qualifier_6(wstrb_qualifier_6),
        .wstrb_qualifier_7(wstrb_qualifier_7));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \USE_FPGA_ADJUSTED_LEN.LUT_ADJUST[0].and_inst_CARRY4 
       (.CI(p_1_in),
        .CO({adjusted_length_local_carry_4,adjusted_length_local_carry_3,adjusted_length_local_carry_2,adjusted_length_local_carry_1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({p_6_out,p_7_out,p_8_out,p_9_out}),
        .S({adjusted_length_sel_3,adjusted_length_sel_2,adjusted_length_sel_1,adjusted_length_sel_0}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \USE_FPGA_ADJUSTED_LEN.LUT_ADJUST[4].and_inst_CARRY4 
       (.CI(adjusted_length_local_carry_4),
        .CO({\NLW_USE_FPGA_ADJUSTED_LEN.LUT_ADJUST[4].and_inst_CARRY4_CO_UNCONNECTED [3:2],adjusted_length_local_carry_6,adjusted_length_local_carry_5}),
        .CYINIT(1'b0),
        .DI({\NLW_USE_FPGA_ADJUSTED_LEN.LUT_ADJUST[4].and_inst_CARRY4_DI_UNCONNECTED [3],1'b0,1'b0,1'b0}),
        .O({p_2_out,p_3_out,p_4_out,p_5_out}),
        .S({adjusted_length_sel_7,adjusted_length_sel_6,adjusted_length_sel_5,adjusted_length_sel_4}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].and_inst1_CARRY4 
       (.CI(1'b0),
        .CO({last_word_for_mask_local_carry_1,\NLW_USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].and_inst1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_3_in}),
        .O({\NLW_USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].and_inst1_CARRY4_O_UNCONNECTED [3:1],last_word_for_mask_0}),
        .S({1'b1,1'b1,1'b1,\storage_data1_reg[30]_0 }));
  ddr_axi_mig_7series_v2_4_ddr_carry_latch_and_22 \USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].last_mask_inst 
       (.I_n(I_n),
        .\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[17].FDRE_inst (\USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].last_mask_inst_n_0 ),
        .last_word_for_mask_0(last_word_for_mask_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].and_inst1_CARRY4 
       (.CI(last_word_for_mask_local_carry_1),
        .CO({last_word_for_mask_local_carry_2,\NLW_USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].and_inst1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_0_in0_in}),
        .O({\NLW_USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].and_inst1_CARRY4_O_UNCONNECTED [3:1],last_word_for_mask_1}),
        .S({1'b1,1'b1,1'b1,\storage_data1_reg[31] }));
  ddr_axi_mig_7series_v2_4_ddr_carry_latch_and_23 \USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].last_mask_inst 
       (.I_n_0(I_n_0),
        .\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[18].FDRE_inst (\USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].last_mask_inst_n_0 ),
        .last_word_for_mask_1(last_word_for_mask_1));
  ddr_axi_mig_7series_v2_4_ddr_carry_latch_and_24 \USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].last_mask_inst 
       (.I_n_1(I_n_1),
        .\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst (\USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].last_mask_inst_n_0 ),
        .last_word_for_mask_2(last_word_for_mask_2));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].xorcy_inst_CARRY4 
       (.CI(last_word_for_mask_local_carry_2),
        .CO(\NLW_USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].xorcy_inst_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI(\NLW_USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].xorcy_inst_CARRY4_DI_UNCONNECTED [3:0]),
        .O({\NLW_USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].xorcy_inst_CARRY4_O_UNCONNECTED [3:1],last_word_for_mask_2}),
        .S({\NLW_USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].xorcy_inst_CARRY4_S_UNCONNECTED [3:1],\storage_data1_reg[32] }));
  ddr_axi_mig_7series_v2_4_ddr_carry_and_25 \USE_FPGA_ADJUSTED_LEN.access_need_extra_word_inst 
       (.last_word_local_carry_3(last_word_local_carry_3),
        .lopt(1'b0),
        .lopt_1(p_3_in),
        .lopt_2(last_word_for_mask_sel_0),
        .lopt_3(p_0_in0_in),
        .lopt_4(last_word_for_mask_sel_1),
        .lopt_5(\storage_data1_reg[18] ),
        .lopt_6(last_word_for_mask_sel_2),
        .p_1_in(p_1_in),
        .sel_access_need_extra_word(sel_access_need_extra_word));
  FDRE \USE_REGISTER.M_AXI_AADDR_q_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(\storage_data1_reg[35] [0]),
        .Q(\axaddr_reg[31] [0]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AADDR_q_reg[10] 
       (.C(CLK),
        .CE(E),
        .D(\storage_data1_reg[65] [8]),
        .Q(\axaddr_reg[31] [10]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AADDR_q_reg[11] 
       (.C(CLK),
        .CE(E),
        .D(\storage_data1_reg[65] [9]),
        .Q(\axaddr_reg[31] [11]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AADDR_q_reg[12] 
       (.C(CLK),
        .CE(E),
        .D(\storage_data1_reg[65] [10]),
        .Q(\axaddr_reg[31] [12]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AADDR_q_reg[13] 
       (.C(CLK),
        .CE(E),
        .D(\storage_data1_reg[65] [11]),
        .Q(\axaddr_reg[31] [13]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AADDR_q_reg[14] 
       (.C(CLK),
        .CE(E),
        .D(\storage_data1_reg[65] [12]),
        .Q(\axaddr_reg[31] [14]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AADDR_q_reg[15] 
       (.C(CLK),
        .CE(E),
        .D(\storage_data1_reg[65] [13]),
        .Q(\axaddr_reg[31] [15]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AADDR_q_reg[16] 
       (.C(CLK),
        .CE(E),
        .D(\storage_data1_reg[65] [14]),
        .Q(\axaddr_reg[31] [16]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AADDR_q_reg[17] 
       (.C(CLK),
        .CE(E),
        .D(\storage_data1_reg[65] [15]),
        .Q(\axaddr_reg[31] [17]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AADDR_q_reg[18] 
       (.C(CLK),
        .CE(E),
        .D(\storage_data1_reg[65] [16]),
        .Q(\axaddr_reg[31] [18]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AADDR_q_reg[19] 
       (.C(CLK),
        .CE(E),
        .D(\storage_data1_reg[65] [17]),
        .Q(\axaddr_reg[31] [19]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AADDR_q_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(\storage_data1_reg[35] [1]),
        .Q(\axaddr_reg[31] [1]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AADDR_q_reg[20] 
       (.C(CLK),
        .CE(E),
        .D(\storage_data1_reg[65] [18]),
        .Q(\axaddr_reg[31] [20]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AADDR_q_reg[21] 
       (.C(CLK),
        .CE(E),
        .D(\storage_data1_reg[65] [19]),
        .Q(\axaddr_reg[31] [21]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AADDR_q_reg[22] 
       (.C(CLK),
        .CE(E),
        .D(\storage_data1_reg[65] [20]),
        .Q(\axaddr_reg[31] [22]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AADDR_q_reg[23] 
       (.C(CLK),
        .CE(E),
        .D(\storage_data1_reg[65] [21]),
        .Q(\axaddr_reg[31] [23]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AADDR_q_reg[24] 
       (.C(CLK),
        .CE(E),
        .D(\storage_data1_reg[65] [22]),
        .Q(\axaddr_reg[31] [24]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AADDR_q_reg[25] 
       (.C(CLK),
        .CE(E),
        .D(\storage_data1_reg[65] [23]),
        .Q(\axaddr_reg[31] [25]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AADDR_q_reg[26] 
       (.C(CLK),
        .CE(E),
        .D(\storage_data1_reg[65] [24]),
        .Q(\axaddr_reg[31] [26]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AADDR_q_reg[27] 
       (.C(CLK),
        .CE(E),
        .D(\storage_data1_reg[65] [25]),
        .Q(\axaddr_reg[31] [27]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AADDR_q_reg[28] 
       (.C(CLK),
        .CE(E),
        .D(\storage_data1_reg[65] [26]),
        .Q(\axaddr_reg[31] [28]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AADDR_q_reg[29] 
       (.C(CLK),
        .CE(E),
        .D(\storage_data1_reg[65] [27]),
        .Q(\axaddr_reg[31] [29]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AADDR_q_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(\storage_data1_reg[35] [2]),
        .Q(\axaddr_reg[31] [2]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AADDR_q_reg[30] 
       (.C(CLK),
        .CE(E),
        .D(\storage_data1_reg[65] [28]),
        .Q(\axaddr_reg[31] [30]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AADDR_q_reg[31] 
       (.C(CLK),
        .CE(E),
        .D(\storage_data1_reg[65] [29]),
        .Q(\axaddr_reg[31] [31]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AADDR_q_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(\storage_data1_reg[35] [3]),
        .Q(\axaddr_reg[31] [3]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AADDR_q_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(\storage_data1_reg[35] [4]),
        .Q(\axaddr_reg[31] [4]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AADDR_q_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(\storage_data1_reg[35] [5]),
        .Q(\axaddr_reg[31] [5]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AADDR_q_reg[6] 
       (.C(CLK),
        .CE(E),
        .D(\storage_data1_reg[65] [4]),
        .Q(\axaddr_reg[31] [6]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AADDR_q_reg[7] 
       (.C(CLK),
        .CE(E),
        .D(\storage_data1_reg[65] [5]),
        .Q(\axaddr_reg[31] [7]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AADDR_q_reg[8] 
       (.C(CLK),
        .CE(E),
        .D(\storage_data1_reg[65] [6]),
        .Q(\axaddr_reg[31] [8]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AADDR_q_reg[9] 
       (.C(CLK),
        .CE(E),
        .D(\storage_data1_reg[65] [7]),
        .Q(\axaddr_reg[31] [9]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_ABURST_q_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\storage_data1_reg[18]_0 ),
        .Q(sel_first_r_reg),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AID_q_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(\storage_data1_reg[65] [30]),
        .Q(\axid_reg[3] [0]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AID_q_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(\storage_data1_reg[65] [31]),
        .Q(\axid_reg[3] [1]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AID_q_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(\storage_data1_reg[65] [32]),
        .Q(\axid_reg[3] [2]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AID_q_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(\storage_data1_reg[65] [33]),
        .Q(\axid_reg[3] [3]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_ALEN_q_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(p_9_out),
        .Q(\axlen_cnt_reg[6] [0]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_ALEN_q_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(p_8_out),
        .Q(\axlen_cnt_reg[6] [1]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_ALEN_q_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(p_7_out),
        .Q(\axlen_cnt_reg[6] [2]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_ALEN_q_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(p_6_out),
        .Q(\axlen_cnt_reg[6] [3]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_ALEN_q_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(p_5_out),
        .Q(\axlen_cnt_reg[6] [4]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_ALEN_q_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(p_4_out),
        .Q(\axlen_cnt_reg[6] [5]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_ALEN_q_reg[6] 
       (.C(CLK),
        .CE(E),
        .D(p_3_out),
        .Q(\axlen_cnt_reg[6] [6]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_ALEN_q_reg[7] 
       (.C(CLK),
        .CE(E),
        .D(p_2_out),
        .Q(\axlen_cnt_reg[6] [7]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AQOS_q_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(\storage_data1_reg[65] [0]),
        .Q(\axqos_reg[3] [0]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AQOS_q_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(\storage_data1_reg[65] [1]),
        .Q(\axqos_reg[3] [1]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AQOS_q_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(\storage_data1_reg[65] [2]),
        .Q(\axqos_reg[3] [2]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AQOS_q_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(\storage_data1_reg[65] [3]),
        .Q(\axqos_reg[3] [3]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AVALID_q_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\USE_BURSTS.cmd_queue_n_17 ),
        .Q(\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .R(SS));
  LUT6 #(
    .INIT(64'hA808A959FD5DA959)) 
    \axlen_cnt[0]_i_1__0 
       (.I0(sel_first_r_reg_1),
        .I1(\axlen_reg[7] [0]),
        .I2(awready_d2),
        .I3(\axlen_cnt_reg[6] [1]),
        .I4(\axlen_cnt_reg[0] ),
        .I5(\axlen_cnt_reg[7] [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hDC8C89D9DC8CDC8C)) 
    \axlen_cnt[3]_i_1__0 
       (.I0(sel_first_r_reg_1),
        .I1(\USE_REGISTER.M_AXI_ALEN_q_reg[4]_0 [1]),
        .I2(\axlen_cnt_reg[0] ),
        .I3(\axlen_cnt_reg[7] [3]),
        .I4(\axlen_cnt[3]_i_3__0_n_0 ),
        .I5(\axlen_cnt_reg[1] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \axlen_cnt[3]_i_2__0 
       (.I0(sel_first_r_reg),
        .I1(\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .I2(awready_d2),
        .O(\axlen_cnt_reg[0] ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \axlen_cnt[3]_i_3 
       (.I0(\axlen_cnt_reg[0]_0 ),
        .I1(\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .I2(awready_d2),
        .I3(sel_first_r_reg),
        .I4(\axlen_cnt_reg[6] [1]),
        .O(\axlen_cnt_reg[3] ));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \axlen_cnt[3]_i_3__0 
       (.I0(\axlen_cnt_reg[7] [2]),
        .I1(sel_first_r_reg),
        .I2(\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .I3(awready_d2),
        .I4(\axlen_cnt_reg[6] [3]),
        .O(\axlen_cnt[3]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB800B800B8FF)) 
    \axlen_cnt[4]_i_1 
       (.I0(\axlen_cnt_reg[6] [5]),
        .I1(awready_d2),
        .I2(\axlen_reg[7] [1]),
        .I3(sel_first_r_reg_1),
        .I4(\axlen_cnt[4]_i_2__0_n_0 ),
        .I5(\axlen_cnt[4]_i_3_n_0 ),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \axlen_cnt[4]_i_2__0 
       (.I0(\axlen_cnt_reg[7] [4]),
        .I1(sel_first_r_reg),
        .I2(\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .I3(awready_d2),
        .I4(\axlen_cnt_reg[6] [5]),
        .O(\axlen_cnt[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFEFEFE)) 
    \axlen_cnt[4]_i_3 
       (.I0(\axlen_cnt[3]_i_3__0_n_0 ),
        .I1(\axlen_cnt[4]_i_4_n_0 ),
        .I2(\axlen_cnt[4]_i_5_n_0 ),
        .I3(\axlen_cnt_reg[7] [1]),
        .I4(\axlen_cnt_reg[0] ),
        .I5(\USE_REGISTER.M_AXI_ALEN_q_reg[4]_0 [0]),
        .O(\axlen_cnt[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \axlen_cnt[4]_i_4 
       (.I0(\axlen_cnt_reg[7] [3]),
        .I1(sel_first_r_reg),
        .I2(\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .I3(awready_d2),
        .I4(\axlen_cnt_reg[6] [4]),
        .O(\axlen_cnt[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \axlen_cnt[4]_i_5 
       (.I0(\axlen_cnt_reg[7] [0]),
        .I1(sel_first_r_reg),
        .I2(\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .I3(awready_d2),
        .I4(\axlen_cnt_reg[6] [1]),
        .O(\axlen_cnt[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hB800B8FFB8FFB800)) 
    \axlen_cnt[5]_i_1 
       (.I0(\axlen_cnt_reg[6] [6]),
        .I1(awready_d2),
        .I2(\axlen_reg[7] [2]),
        .I3(sel_first_r_reg_1),
        .I4(\axlen_cnt[5]_i_2_n_0 ),
        .I5(\axlen_cnt[5]_i_3__0_n_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h0000015155550151)) 
    \axlen_cnt[5]_i_2 
       (.I0(\axlen_cnt[4]_i_3_n_0 ),
        .I1(\axlen_reg[7] [1]),
        .I2(awready_d2),
        .I3(\axlen_cnt_reg[6] [5]),
        .I4(\axlen_cnt_reg[0] ),
        .I5(\axlen_cnt_reg[7] [4]),
        .O(\axlen_cnt[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \axlen_cnt[5]_i_3__0 
       (.I0(\axlen_cnt_reg[7] [5]),
        .I1(sel_first_r_reg),
        .I2(\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .I3(awready_d2),
        .I4(\axlen_cnt_reg[6] [6]),
        .O(\axlen_cnt[5]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hB800B8FFB8FFB800)) 
    \axlen_cnt[6]_i_1 
       (.I0(\axlen_cnt_reg[6] [7]),
        .I1(awready_d2),
        .I2(\axlen_reg[7] [3]),
        .I3(sel_first_r_reg_1),
        .I4(\axlen_cnt[7]_i_5__0_n_0 ),
        .I5(\axlen_cnt[7]_i_4_n_0 ),
        .O(D[4]));
  LUT5 #(
    .INIT(32'h000022D2)) 
    \axlen_cnt[7]_i_2 
       (.I0(\axlen_cnt[7]_i_4_n_0 ),
        .I1(\axlen_cnt[7]_i_5__0_n_0 ),
        .I2(\axlen_cnt_reg[7] [7]),
        .I3(\axlen_cnt[7]_i_6_n_0 ),
        .I4(sel_first_r_reg_1),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h000002A2AAAA02A2)) 
    \axlen_cnt[7]_i_4 
       (.I0(\axlen_cnt[5]_i_2_n_0 ),
        .I1(\axlen_reg[7] [2]),
        .I2(awready_d2),
        .I3(\axlen_cnt_reg[6] [6]),
        .I4(\axlen_cnt_reg[0] ),
        .I5(\axlen_cnt_reg[7] [5]),
        .O(\axlen_cnt[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \axlen_cnt[7]_i_5__0 
       (.I0(\axlen_cnt_reg[7] [6]),
        .I1(sel_first_r_reg),
        .I2(\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .I3(awready_d2),
        .I4(\axlen_cnt_reg[6] [7]),
        .O(\axlen_cnt[7]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \axlen_cnt[7]_i_6 
       (.I0(sel_first_r_reg),
        .I1(\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .I2(awready_d2),
        .O(\axlen_cnt[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBB8)) 
    axready_i_3__0
       (.I0(int_next_pending_r),
        .I1(\axlen_reg[0] ),
        .I2(\axlen_cnt[4]_i_3_n_0 ),
        .I3(axready_i_5_n_0),
        .I4(\axlen_cnt[4]_i_2__0_n_0 ),
        .I5(\axlen_cnt[5]_i_3__0_n_0 ),
        .O(axready_reg));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT5 #(
    .INIT(32'hEFFFAAAA)) 
    axready_i_5
       (.I0(\axlen_cnt[7]_i_5__0_n_0 ),
        .I1(sel_first_r_reg),
        .I2(\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .I3(awready_d2),
        .I4(\axlen_cnt_reg[7] [7]),
        .O(axready_i_5_n_0));
  FDRE cmd_push_block_reg
       (.C(CLK),
        .CE(1'b1),
        .D(\USE_BURSTS.cmd_queue_n_18 ),
        .Q(cmd_push_block),
        .R(ARESET));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEE)) 
    \gen_bc2.w_ignore_end_r_i_2 
       (.I0(\axlen_cnt[4]_i_3_n_0 ),
        .I1(\axlen_cnt[7]_i_5__0_n_0 ),
        .I2(\axlen_cnt[7]_i_6_n_0 ),
        .I3(\axlen_cnt_reg[7] [7]),
        .I4(\axlen_cnt[4]_i_2__0_n_0 ),
        .I5(\axlen_cnt[5]_i_3__0_n_0 ),
        .O(int_next_pending));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \int_addr[3]_i_4__0 
       (.I0(\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .I1(awready_d2),
        .I2(sel_first_r_reg),
        .O(\int_addr_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    sel_first_r_i_1
       (.I0(\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .I1(sel_first_r_reg),
        .I2(awready_d2),
        .I3(app_rdy_r_reg),
        .O(sel_first_r_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sel_first_r_i_1__0
       (.I0(sel_first_r_reg),
        .I1(awready_d2),
        .I2(\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .I3(\axburst_reg[1] ),
        .O(sel_first_r_reg_0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_a_upsizer" *) 
module ddr_axi_mig_7series_v2_4_ddr_a_upsizer__parameterized0
   (rd_cmd_valid,
    rd_cmd_length,
    rd_cmd_step,
    rd_cmd_next_word,
    rd_cmd_fix,
    \USE_REGISTER.M_AXI_AVALID_q_reg_0 ,
    sel_first_r_reg,
    \int_addr_reg[2] ,
    first_word_reg,
    sel_first_r_reg_0,
    sel_first_r_reg_1,
    in0,
    \axlen_cnt_reg[7] ,
    \axlen_cnt_reg[6] ,
    \axlen_cnt_reg[7]_0 ,
    \axlen_cnt_reg[3] ,
    \int_addr_reg[3] ,
    \axaddr_reg[31] ,
    s_ready_i_reg,
    s_axi_rvalid,
    E,
    \rid_wrap_buffer_reg[3] ,
    M_AXI_RVALID_I,
    sel_m_axi_rready,
    sel_word_complete_next_wrap0,
    int_next_pending_0,
    r_rlast_reg,
    sel_0,
    sel_1,
    \s_axi_rdata[31] ,
    D,
    sel_word_complete_next_wrap,
    \pre_next_word_1_reg[2] ,
    \axlen_cnt_reg[3]_0 ,
    \axlen_cnt_reg[3]_1 ,
    \storage_data1_reg[0] ,
    \USE_FPGA_LENGTH.FDRE_inst ,
    \axid_reg[3] ,
    \axqos_reg[3] ,
    sel_access_need_extra_word,
    areset_d1_reg_rep,
    CLK,
    SS,
    \storage_data1_reg[20] ,
    \storage_data1_reg[19] ,
    \storage_data1_reg[20]_0 ,
    \storage_data1_reg[20]_1 ,
    p_1_in24_in,
    last_word_mask_2,
    \storage_data1_reg[32] ,
    \storage_data1_reg[30] ,
    p_0_out,
    \storage_data1_reg[32]_0 ,
    cmd_packed_wrap_i,
    cmd_complete_wrap_i,
    upsized_length1,
    \storage_data1_reg[30]_0 ,
    p_3_in,
    I_n,
    \storage_data1_reg[31] ,
    p_0_in0_in,
    I_n_0,
    \storage_data1_reg[32]_1 ,
    I_n_1,
    last_word_for_mask_sel_0,
    last_word_for_mask_sel_1,
    last_word_for_mask_sel_2,
    \storage_data1_reg[18] ,
    adjusted_length_sel_0,
    adjusted_length_sel_1,
    adjusted_length_sel_2,
    adjusted_length_sel_3,
    adjusted_length_sel_4,
    adjusted_length_sel_5,
    adjusted_length_sel_6,
    adjusted_length_sel_7,
    ARESET,
    \storage_data1_reg[18]_0 ,
    sr_ARVALID,
    arready_d2,
    first_word,
    Q,
    \RD_PRI_REG.rd_cmd_hold_reg ,
    app_rdy_r_reg,
    \axlen_reg[7] ,
    \axlen_cnt_reg[7]_1 ,
    \axlen_reg[4] ,
    \axlen_reg[5] ,
    \axlen_cnt_reg[3]_2 ,
    \axlen_cnt_reg[1] ,
    \axaddr_reg[4] ,
    axlen_int,
    \USE_REGISTER.M_AXI_AADDR_q_reg[6]_0 ,
    \int_addr_reg[3]_0 ,
    rd_cmd_ready,
    areset_d1_reg_rep__3,
    state,
    use_wrap_buffer,
    s_axi_rready,
    first_mi_word,
    next_word_i,
    pre_next_word_i,
    \axaddr_incr_reg[31] ,
    \state_reg[0]_rep ,
    axready_reg,
    \storage_data1_reg[65] ,
    \storage_data1_reg[32]_2 );
  output rd_cmd_valid;
  output [7:0]rd_cmd_length;
  output [2:0]rd_cmd_step;
  output [2:0]rd_cmd_next_word;
  output rd_cmd_fix;
  output \USE_REGISTER.M_AXI_AVALID_q_reg_0 ;
  output sel_first_r_reg;
  output \int_addr_reg[2] ;
  output first_word_reg;
  output sel_first_r_reg_0;
  output sel_first_r_reg_1;
  output [31:0]in0;
  output [4:0]\axlen_cnt_reg[7] ;
  output [7:0]\axlen_cnt_reg[6] ;
  output \axlen_cnt_reg[7]_0 ;
  output [1:0]\axlen_cnt_reg[3] ;
  output [2:0]\int_addr_reg[3] ;
  output [31:0]\axaddr_reg[31] ;
  output s_ready_i_reg;
  output s_axi_rvalid;
  output [0:0]E;
  output [0:0]\rid_wrap_buffer_reg[3] ;
  output M_AXI_RVALID_I;
  output sel_m_axi_rready;
  output sel_word_complete_next_wrap0;
  output int_next_pending_0;
  output r_rlast_reg;
  output sel_0;
  output sel_1;
  output \s_axi_rdata[31] ;
  output [2:0]D;
  output sel_word_complete_next_wrap;
  output [2:0]\pre_next_word_1_reg[2] ;
  output \axlen_cnt_reg[3]_0 ;
  output \axlen_cnt_reg[3]_1 ;
  output \storage_data1_reg[0] ;
  output \USE_FPGA_LENGTH.FDRE_inst ;
  output [3:0]\axid_reg[3] ;
  output [3:0]\axqos_reg[3] ;
  input sel_access_need_extra_word;
  input areset_d1_reg_rep;
  input CLK;
  input [0:0]SS;
  input \storage_data1_reg[20] ;
  input \storage_data1_reg[19] ;
  input \storage_data1_reg[20]_0 ;
  input \storage_data1_reg[20]_1 ;
  input p_1_in24_in;
  input last_word_mask_2;
  input \storage_data1_reg[32] ;
  input \storage_data1_reg[30] ;
  input [3:0]p_0_out;
  input \storage_data1_reg[32]_0 ;
  input cmd_packed_wrap_i;
  input cmd_complete_wrap_i;
  input upsized_length1;
  input \storage_data1_reg[30]_0 ;
  input p_3_in;
  input I_n;
  input \storage_data1_reg[31] ;
  input p_0_in0_in;
  input I_n_0;
  input \storage_data1_reg[32]_1 ;
  input I_n_1;
  input last_word_for_mask_sel_0;
  input last_word_for_mask_sel_1;
  input last_word_for_mask_sel_2;
  input \storage_data1_reg[18] ;
  input adjusted_length_sel_0;
  input adjusted_length_sel_1;
  input adjusted_length_sel_2;
  input adjusted_length_sel_3;
  input adjusted_length_sel_4;
  input adjusted_length_sel_5;
  input adjusted_length_sel_6;
  input adjusted_length_sel_7;
  input ARESET;
  input \storage_data1_reg[18]_0 ;
  input sr_ARVALID;
  input arready_d2;
  input first_word;
  input [2:0]Q;
  input \RD_PRI_REG.rd_cmd_hold_reg ;
  input app_rdy_r_reg;
  input [3:0]\axlen_reg[7] ;
  input [4:0]\axlen_cnt_reg[7]_1 ;
  input \axlen_reg[4] ;
  input \axlen_reg[5] ;
  input [1:0]\axlen_cnt_reg[3]_2 ;
  input \axlen_cnt_reg[1] ;
  input [0:0]\axaddr_reg[4] ;
  input [2:0]axlen_int;
  input [1:0]\USE_REGISTER.M_AXI_AADDR_q_reg[6]_0 ;
  input [2:0]\int_addr_reg[3]_0 ;
  input rd_cmd_ready;
  input areset_d1_reg_rep__3;
  input [0:0]state;
  input use_wrap_buffer;
  input s_axi_rready;
  input first_mi_word;
  input [2:0]next_word_i;
  input [2:0]pre_next_word_i;
  input [31:0]\axaddr_incr_reg[31] ;
  input \state_reg[0]_rep ;
  input [0:0]axready_reg;
  input [36:0]\storage_data1_reg[65] ;
  input [2:0]\storage_data1_reg[32]_2 ;

  wire ARESET;
  wire CLK;
  wire [2:0]D;
  wire [0:0]E;
  wire I_n;
  wire I_n_0;
  wire I_n_1;
  wire M_AXI_RVALID_I;
  wire [2:0]Q;
  wire \RD_PRI_REG.rd_cmd_hold_reg ;
  wire [0:0]SS;
  wire \USE_BURSTS.cmd_queue_n_16 ;
  wire \USE_BURSTS.cmd_queue_n_17 ;
  wire \USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].last_mask_inst_n_0 ;
  wire \USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].last_mask_inst_n_0 ;
  wire \USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].last_mask_inst_n_0 ;
  wire \USE_FPGA_LENGTH.FDRE_inst ;
  wire [1:0]\USE_REGISTER.M_AXI_AADDR_q_reg[6]_0 ;
  wire \USE_REGISTER.M_AXI_AVALID_q_reg_0 ;
  wire adjusted_length_local_carry_1;
  wire adjusted_length_local_carry_2;
  wire adjusted_length_local_carry_3;
  wire adjusted_length_local_carry_4;
  wire adjusted_length_local_carry_5;
  wire adjusted_length_local_carry_6;
  wire adjusted_length_sel_0;
  wire adjusted_length_sel_1;
  wire adjusted_length_sel_2;
  wire adjusted_length_sel_3;
  wire adjusted_length_sel_4;
  wire adjusted_length_sel_5;
  wire adjusted_length_sel_6;
  wire adjusted_length_sel_7;
  wire app_rdy_r_reg;
  wire areset_d1_reg_rep;
  wire areset_d1_reg_rep__3;
  wire arready_d2;
  wire axaddr_incr_p_inferred_i_2__0_n_0;
  wire axaddr_incr_p_inferred_i_2__0_n_1;
  wire axaddr_incr_p_inferred_i_2__0_n_2;
  wire axaddr_incr_p_inferred_i_2__0_n_3;
  wire axaddr_incr_p_inferred_i_3__0_n_0;
  wire axaddr_incr_p_inferred_i_3__0_n_1;
  wire axaddr_incr_p_inferred_i_3__0_n_2;
  wire axaddr_incr_p_inferred_i_3__0_n_3;
  wire axaddr_incr_p_inferred_i_40_n_0;
  wire axaddr_incr_p_inferred_i_4__0_n_0;
  wire axaddr_incr_p_inferred_i_4__0_n_1;
  wire axaddr_incr_p_inferred_i_4__0_n_2;
  wire axaddr_incr_p_inferred_i_4__0_n_3;
  wire axaddr_incr_p_inferred_i_5__0_n_0;
  wire axaddr_incr_p_inferred_i_5__0_n_1;
  wire axaddr_incr_p_inferred_i_5__0_n_2;
  wire axaddr_incr_p_inferred_i_5__0_n_3;
  wire axaddr_incr_p_inferred_i_6__0_n_0;
  wire axaddr_incr_p_inferred_i_6__0_n_1;
  wire axaddr_incr_p_inferred_i_6__0_n_2;
  wire axaddr_incr_p_inferred_i_6__0_n_3;
  wire axaddr_incr_p_inferred_i_7__0_n_0;
  wire axaddr_incr_p_inferred_i_7__0_n_1;
  wire axaddr_incr_p_inferred_i_7__0_n_2;
  wire axaddr_incr_p_inferred_i_7__0_n_3;
  wire axaddr_incr_p_inferred_i_8__0_n_0;
  wire axaddr_incr_p_inferred_i_8__0_n_1;
  wire axaddr_incr_p_inferred_i_8__0_n_2;
  wire axaddr_incr_p_inferred_i_8__0_n_3;
  wire [31:0]\axaddr_incr_reg[31] ;
  wire [31:0]\axaddr_reg[31] ;
  wire [0:0]\axaddr_reg[4] ;
  wire [31:3]\axi_mc_ar_channel_0/axi_mc_incr_cmd_byte_addr__0 ;
  wire [3:0]\axid_reg[3] ;
  wire \axlen_cnt[4]_i_3__0_n_0 ;
  wire \axlen_cnt[5]_i_2__0_n_0 ;
  wire \axlen_cnt[7]_i_3__0_n_0 ;
  wire \axlen_cnt[7]_i_4__0_n_0 ;
  wire \axlen_cnt_reg[1] ;
  wire [1:0]\axlen_cnt_reg[3] ;
  wire \axlen_cnt_reg[3]_0 ;
  wire \axlen_cnt_reg[3]_1 ;
  wire [1:0]\axlen_cnt_reg[3]_2 ;
  wire [7:0]\axlen_cnt_reg[6] ;
  wire [4:0]\axlen_cnt_reg[7] ;
  wire \axlen_cnt_reg[7]_0 ;
  wire [4:0]\axlen_cnt_reg[7]_1 ;
  wire [2:0]axlen_int;
  wire \axlen_reg[4] ;
  wire \axlen_reg[5] ;
  wire [3:0]\axlen_reg[7] ;
  wire [3:0]\axqos_reg[3] ;
  wire [0:0]axready_reg;
  wire cmd_complete_wrap_i;
  wire cmd_packed_wrap_i;
  wire cmd_push_block;
  wire first_mi_word;
  wire first_word;
  wire first_word_reg;
  wire [31:0]in0;
  wire \int_addr[3]_i_3_n_0 ;
  wire \int_addr[3]_i_4_n_0 ;
  wire \int_addr[3]_i_5__0_n_0 ;
  wire \int_addr_reg[2] ;
  wire [2:0]\int_addr_reg[3] ;
  wire [2:0]\int_addr_reg[3]_0 ;
  wire int_next_pending_0;
  wire last_word_for_mask_0;
  wire last_word_for_mask_1;
  wire last_word_for_mask_2;
  wire last_word_for_mask_local_carry_1;
  wire last_word_for_mask_local_carry_2;
  wire last_word_for_mask_sel_0;
  wire last_word_for_mask_sel_1;
  wire last_word_for_mask_sel_2;
  wire last_word_local_carry_3;
  wire last_word_mask_2;
  wire [2:0]next_word_i;
  wire p_0_in0_in;
  wire [3:0]p_0_out;
  wire p_1_in;
  wire p_1_in24_in;
  wire p_2_out;
  wire p_3_in;
  wire p_3_out;
  wire p_4_out;
  wire p_5_out;
  wire p_6_out;
  wire p_7_out;
  wire p_8_out;
  wire p_9_out;
  wire [2:0]\pre_next_word_1_reg[2] ;
  wire [2:0]pre_next_word_i;
  wire r_rlast_reg;
  wire rd_cmd_fix;
  wire [7:0]rd_cmd_length;
  wire [2:0]rd_cmd_next_word;
  wire rd_cmd_ready;
  wire [2:0]rd_cmd_step;
  wire rd_cmd_valid;
  wire [0:0]\rid_wrap_buffer_reg[3] ;
  wire \s_axi_rdata[31] ;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire s_ready_i_reg;
  wire sel_0;
  wire sel_1;
  wire sel_access_need_extra_word;
  wire sel_first_r_reg;
  wire sel_first_r_reg_0;
  wire sel_first_r_reg_1;
  wire sel_m_axi_rready;
  wire sel_word_complete_next_wrap;
  wire sel_word_complete_next_wrap0;
  wire sr_ARVALID;
  wire [0:0]state;
  wire \state_reg[0]_rep ;
  wire \storage_data1_reg[0] ;
  wire \storage_data1_reg[18] ;
  wire \storage_data1_reg[18]_0 ;
  wire \storage_data1_reg[19] ;
  wire \storage_data1_reg[20] ;
  wire \storage_data1_reg[20]_0 ;
  wire \storage_data1_reg[20]_1 ;
  wire \storage_data1_reg[30] ;
  wire \storage_data1_reg[30]_0 ;
  wire \storage_data1_reg[31] ;
  wire \storage_data1_reg[32] ;
  wire \storage_data1_reg[32]_0 ;
  wire \storage_data1_reg[32]_1 ;
  wire [2:0]\storage_data1_reg[32]_2 ;
  wire [36:0]\storage_data1_reg[65] ;
  wire upsized_length1;
  wire use_wrap_buffer;
  wire [3:2]\NLW_USE_FPGA_ADJUSTED_LEN.LUT_ADJUST[4].and_inst_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_USE_FPGA_ADJUSTED_LEN.LUT_ADJUST[4].and_inst_CARRY4_DI_UNCONNECTED ;
  wire [2:0]\NLW_USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].and_inst1_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].and_inst1_CARRY4_O_UNCONNECTED ;
  wire [2:0]\NLW_USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].and_inst1_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].and_inst1_CARRY4_O_UNCONNECTED ;
  wire [3:0]\NLW_USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].xorcy_inst_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].xorcy_inst_CARRY4_DI_UNCONNECTED ;
  wire [3:1]\NLW_USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].xorcy_inst_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].xorcy_inst_CARRY4_S_UNCONNECTED ;
  wire [3:0]NLW_axaddr_incr_p_inferred_i_1__0_CO_UNCONNECTED;
  wire [3:1]NLW_axaddr_incr_p_inferred_i_1__0_O_UNCONNECTED;

  ddr_axi_mig_7series_v2_4_ddr_command_fifo_53 \USE_BURSTS.cmd_queue 
       (.CLK(CLK),
        .D({p_2_out,p_3_out,p_4_out,p_5_out,p_6_out,p_7_out,p_8_out,p_9_out}),
        .E(E),
        .M_AXI_RVALID_I(M_AXI_RVALID_I),
        .Q(Q),
        .SS(SS),
        .\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[29].FDRE_inst_0 (rd_cmd_fix),
        .\USE_FPGA_LENGTH.FDRE_inst (\USE_FPGA_LENGTH.FDRE_inst ),
        .\USE_FPGA_VALID_WRITE.FDRE_I1_0 (rd_cmd_valid),
        .\USE_REGISTER.M_AXI_AVALID_q_reg (\USE_BURSTS.cmd_queue_n_16 ),
        .\USE_REGISTER.M_AXI_AVALID_q_reg_0 (\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .areset_d1_reg_rep(areset_d1_reg_rep),
        .areset_d1_reg_rep__3(areset_d1_reg_rep__3),
        .arready_d2(arready_d2),
        .cmd_complete_wrap_i(cmd_complete_wrap_i),
        .cmd_packed_wrap_i(cmd_packed_wrap_i),
        .cmd_push_block(cmd_push_block),
        .cmd_push_block_reg(\USE_BURSTS.cmd_queue_n_17 ),
        .\current_word_1_reg[2] (D),
        .first_mi_word(first_mi_word),
        .first_word(first_word),
        .first_word_reg(first_word_reg),
        .last_word_mask_2(last_word_mask_2),
        .next_word_i(next_word_i),
        .p_0_out(p_0_out),
        .p_1_in24_in(p_1_in24_in),
        .\pre_next_word_1_reg[2] (\pre_next_word_1_reg[2] ),
        .pre_next_word_i(pre_next_word_i),
        .rd_cmd_length(rd_cmd_length),
        .rd_cmd_next_word(rd_cmd_next_word),
        .rd_cmd_ready(rd_cmd_ready),
        .rd_cmd_step(rd_cmd_step),
        .\rid_wrap_buffer_reg[3] (\rid_wrap_buffer_reg[3] ),
        .\s_axi_rdata[31] (\s_axi_rdata[31] ),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid),
        .s_ready_i_reg(s_ready_i_reg),
        .sel_0(sel_0),
        .sel_1(sel_1),
        .sel_m_axi_rready(sel_m_axi_rready),
        .sel_word_complete_next_wrap(sel_word_complete_next_wrap),
        .sel_word_complete_next_wrap0(sel_word_complete_next_wrap0),
        .sr_ARVALID(sr_ARVALID),
        .state(state),
        .\state_reg[0]_rep (\state_reg[0]_rep ),
        .\storage_data1_reg[0] (\storage_data1_reg[0] ),
        .\storage_data1_reg[19] (\storage_data1_reg[19] ),
        .\storage_data1_reg[20] (\storage_data1_reg[20] ),
        .\storage_data1_reg[20]_0 (\storage_data1_reg[20]_0 ),
        .\storage_data1_reg[20]_1 (\storage_data1_reg[20]_1 ),
        .\storage_data1_reg[22] (\USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].last_mask_inst_n_0 ),
        .\storage_data1_reg[23] (\USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].last_mask_inst_n_0 ),
        .\storage_data1_reg[30] (\storage_data1_reg[30] ),
        .\storage_data1_reg[32] (\storage_data1_reg[32] ),
        .\storage_data1_reg[32]_0 (\USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].last_mask_inst_n_0 ),
        .\storage_data1_reg[32]_1 (\storage_data1_reg[32]_0 ),
        .upsized_length1(upsized_length1),
        .use_wrap_buffer(use_wrap_buffer));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \USE_FPGA_ADJUSTED_LEN.LUT_ADJUST[0].and_inst_CARRY4 
       (.CI(p_1_in),
        .CO({adjusted_length_local_carry_4,adjusted_length_local_carry_3,adjusted_length_local_carry_2,adjusted_length_local_carry_1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({p_6_out,p_7_out,p_8_out,p_9_out}),
        .S({adjusted_length_sel_3,adjusted_length_sel_2,adjusted_length_sel_1,adjusted_length_sel_0}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \USE_FPGA_ADJUSTED_LEN.LUT_ADJUST[4].and_inst_CARRY4 
       (.CI(adjusted_length_local_carry_4),
        .CO({\NLW_USE_FPGA_ADJUSTED_LEN.LUT_ADJUST[4].and_inst_CARRY4_CO_UNCONNECTED [3:2],adjusted_length_local_carry_6,adjusted_length_local_carry_5}),
        .CYINIT(1'b0),
        .DI({\NLW_USE_FPGA_ADJUSTED_LEN.LUT_ADJUST[4].and_inst_CARRY4_DI_UNCONNECTED [3],1'b0,1'b0,1'b0}),
        .O({p_2_out,p_3_out,p_4_out,p_5_out}),
        .S({adjusted_length_sel_7,adjusted_length_sel_6,adjusted_length_sel_5,adjusted_length_sel_4}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].and_inst1_CARRY4 
       (.CI(1'b0),
        .CO({last_word_for_mask_local_carry_1,\NLW_USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].and_inst1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_3_in}),
        .O({\NLW_USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].and_inst1_CARRY4_O_UNCONNECTED [3:1],last_word_for_mask_0}),
        .S({1'b1,1'b1,1'b1,\storage_data1_reg[30]_0 }));
  ddr_axi_mig_7series_v2_4_ddr_carry_latch_and_54 \USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].last_mask_inst 
       (.I_n(I_n),
        .\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[17].FDRE_inst (\USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].last_mask_inst_n_0 ),
        .last_word_for_mask_0(last_word_for_mask_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].and_inst1_CARRY4 
       (.CI(last_word_for_mask_local_carry_1),
        .CO({last_word_for_mask_local_carry_2,\NLW_USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].and_inst1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_0_in0_in}),
        .O({\NLW_USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].and_inst1_CARRY4_O_UNCONNECTED [3:1],last_word_for_mask_1}),
        .S({1'b1,1'b1,1'b1,\storage_data1_reg[31] }));
  ddr_axi_mig_7series_v2_4_ddr_carry_latch_and_55 \USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].last_mask_inst 
       (.I_n_0(I_n_0),
        .\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[18].FDRE_inst (\USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].last_mask_inst_n_0 ),
        .last_word_for_mask_1(last_word_for_mask_1));
  ddr_axi_mig_7series_v2_4_ddr_carry_latch_and_56 \USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].last_mask_inst 
       (.I_n_1(I_n_1),
        .\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst (\USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].last_mask_inst_n_0 ),
        .last_word_for_mask_2(last_word_for_mask_2));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].xorcy_inst_CARRY4 
       (.CI(last_word_for_mask_local_carry_2),
        .CO(\NLW_USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].xorcy_inst_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI(\NLW_USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].xorcy_inst_CARRY4_DI_UNCONNECTED [3:0]),
        .O({\NLW_USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].xorcy_inst_CARRY4_O_UNCONNECTED [3:1],last_word_for_mask_2}),
        .S({\NLW_USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].xorcy_inst_CARRY4_S_UNCONNECTED [3:1],\storage_data1_reg[32]_1 }));
  ddr_axi_mig_7series_v2_4_ddr_carry_and_57 \USE_FPGA_ADJUSTED_LEN.access_need_extra_word_inst 
       (.last_word_local_carry_3(last_word_local_carry_3),
        .lopt(1'b0),
        .lopt_1(p_3_in),
        .lopt_2(last_word_for_mask_sel_0),
        .lopt_3(p_0_in0_in),
        .lopt_4(last_word_for_mask_sel_1),
        .lopt_5(\storage_data1_reg[18] ),
        .lopt_6(last_word_for_mask_sel_2),
        .p_1_in(p_1_in),
        .sel_access_need_extra_word(sel_access_need_extra_word));
  FDRE \USE_REGISTER.M_AXI_AADDR_q_reg[0] 
       (.C(CLK),
        .CE(axready_reg),
        .D(\storage_data1_reg[32]_2 [0]),
        .Q(\axaddr_reg[31] [0]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AADDR_q_reg[10] 
       (.C(CLK),
        .CE(axready_reg),
        .D(\storage_data1_reg[65] [11]),
        .Q(\axaddr_reg[31] [10]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AADDR_q_reg[11] 
       (.C(CLK),
        .CE(axready_reg),
        .D(\storage_data1_reg[65] [12]),
        .Q(\axaddr_reg[31] [11]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AADDR_q_reg[12] 
       (.C(CLK),
        .CE(axready_reg),
        .D(\storage_data1_reg[65] [13]),
        .Q(\axaddr_reg[31] [12]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AADDR_q_reg[13] 
       (.C(CLK),
        .CE(axready_reg),
        .D(\storage_data1_reg[65] [14]),
        .Q(\axaddr_reg[31] [13]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AADDR_q_reg[14] 
       (.C(CLK),
        .CE(axready_reg),
        .D(\storage_data1_reg[65] [15]),
        .Q(\axaddr_reg[31] [14]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AADDR_q_reg[15] 
       (.C(CLK),
        .CE(axready_reg),
        .D(\storage_data1_reg[65] [16]),
        .Q(\axaddr_reg[31] [15]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AADDR_q_reg[16] 
       (.C(CLK),
        .CE(axready_reg),
        .D(\storage_data1_reg[65] [17]),
        .Q(\axaddr_reg[31] [16]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AADDR_q_reg[17] 
       (.C(CLK),
        .CE(axready_reg),
        .D(\storage_data1_reg[65] [18]),
        .Q(\axaddr_reg[31] [17]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AADDR_q_reg[18] 
       (.C(CLK),
        .CE(axready_reg),
        .D(\storage_data1_reg[65] [19]),
        .Q(\axaddr_reg[31] [18]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AADDR_q_reg[19] 
       (.C(CLK),
        .CE(axready_reg),
        .D(\storage_data1_reg[65] [20]),
        .Q(\axaddr_reg[31] [19]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AADDR_q_reg[1] 
       (.C(CLK),
        .CE(axready_reg),
        .D(\storage_data1_reg[32]_2 [1]),
        .Q(\axaddr_reg[31] [1]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AADDR_q_reg[20] 
       (.C(CLK),
        .CE(axready_reg),
        .D(\storage_data1_reg[65] [21]),
        .Q(\axaddr_reg[31] [20]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AADDR_q_reg[21] 
       (.C(CLK),
        .CE(axready_reg),
        .D(\storage_data1_reg[65] [22]),
        .Q(\axaddr_reg[31] [21]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AADDR_q_reg[22] 
       (.C(CLK),
        .CE(axready_reg),
        .D(\storage_data1_reg[65] [23]),
        .Q(\axaddr_reg[31] [22]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AADDR_q_reg[23] 
       (.C(CLK),
        .CE(axready_reg),
        .D(\storage_data1_reg[65] [24]),
        .Q(\axaddr_reg[31] [23]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AADDR_q_reg[24] 
       (.C(CLK),
        .CE(axready_reg),
        .D(\storage_data1_reg[65] [25]),
        .Q(\axaddr_reg[31] [24]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AADDR_q_reg[25] 
       (.C(CLK),
        .CE(axready_reg),
        .D(\storage_data1_reg[65] [26]),
        .Q(\axaddr_reg[31] [25]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AADDR_q_reg[26] 
       (.C(CLK),
        .CE(axready_reg),
        .D(\storage_data1_reg[65] [27]),
        .Q(\axaddr_reg[31] [26]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AADDR_q_reg[27] 
       (.C(CLK),
        .CE(axready_reg),
        .D(\storage_data1_reg[65] [28]),
        .Q(\axaddr_reg[31] [27]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AADDR_q_reg[28] 
       (.C(CLK),
        .CE(axready_reg),
        .D(\storage_data1_reg[65] [29]),
        .Q(\axaddr_reg[31] [28]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AADDR_q_reg[29] 
       (.C(CLK),
        .CE(axready_reg),
        .D(\storage_data1_reg[65] [30]),
        .Q(\axaddr_reg[31] [29]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AADDR_q_reg[2] 
       (.C(CLK),
        .CE(axready_reg),
        .D(\storage_data1_reg[32]_2 [2]),
        .Q(\axaddr_reg[31] [2]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AADDR_q_reg[30] 
       (.C(CLK),
        .CE(axready_reg),
        .D(\storage_data1_reg[65] [31]),
        .Q(\axaddr_reg[31] [30]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AADDR_q_reg[31] 
       (.C(CLK),
        .CE(axready_reg),
        .D(\storage_data1_reg[65] [32]),
        .Q(\axaddr_reg[31] [31]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AADDR_q_reg[3] 
       (.C(CLK),
        .CE(axready_reg),
        .D(\storage_data1_reg[65] [4]),
        .Q(\axaddr_reg[31] [3]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AADDR_q_reg[4] 
       (.C(CLK),
        .CE(axready_reg),
        .D(\storage_data1_reg[65] [5]),
        .Q(\axaddr_reg[31] [4]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AADDR_q_reg[5] 
       (.C(CLK),
        .CE(axready_reg),
        .D(\storage_data1_reg[65] [6]),
        .Q(\axaddr_reg[31] [5]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AADDR_q_reg[6] 
       (.C(CLK),
        .CE(axready_reg),
        .D(\storage_data1_reg[65] [7]),
        .Q(\axaddr_reg[31] [6]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AADDR_q_reg[7] 
       (.C(CLK),
        .CE(axready_reg),
        .D(\storage_data1_reg[65] [8]),
        .Q(\axaddr_reg[31] [7]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AADDR_q_reg[8] 
       (.C(CLK),
        .CE(axready_reg),
        .D(\storage_data1_reg[65] [9]),
        .Q(\axaddr_reg[31] [8]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AADDR_q_reg[9] 
       (.C(CLK),
        .CE(axready_reg),
        .D(\storage_data1_reg[65] [10]),
        .Q(\axaddr_reg[31] [9]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_ABURST_q_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\storage_data1_reg[18]_0 ),
        .Q(sel_first_r_reg),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AID_q_reg[0] 
       (.C(CLK),
        .CE(axready_reg),
        .D(\storage_data1_reg[65] [33]),
        .Q(\axid_reg[3] [0]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AID_q_reg[1] 
       (.C(CLK),
        .CE(axready_reg),
        .D(\storage_data1_reg[65] [34]),
        .Q(\axid_reg[3] [1]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AID_q_reg[2] 
       (.C(CLK),
        .CE(axready_reg),
        .D(\storage_data1_reg[65] [35]),
        .Q(\axid_reg[3] [2]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AID_q_reg[3] 
       (.C(CLK),
        .CE(axready_reg),
        .D(\storage_data1_reg[65] [36]),
        .Q(\axid_reg[3] [3]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_ALEN_q_reg[0] 
       (.C(CLK),
        .CE(axready_reg),
        .D(p_9_out),
        .Q(\axlen_cnt_reg[6] [0]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_ALEN_q_reg[1] 
       (.C(CLK),
        .CE(axready_reg),
        .D(p_8_out),
        .Q(\axlen_cnt_reg[6] [1]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_ALEN_q_reg[2] 
       (.C(CLK),
        .CE(axready_reg),
        .D(p_7_out),
        .Q(\axlen_cnt_reg[6] [2]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_ALEN_q_reg[3] 
       (.C(CLK),
        .CE(axready_reg),
        .D(p_6_out),
        .Q(\axlen_cnt_reg[6] [3]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_ALEN_q_reg[4] 
       (.C(CLK),
        .CE(axready_reg),
        .D(p_5_out),
        .Q(\axlen_cnt_reg[6] [4]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_ALEN_q_reg[5] 
       (.C(CLK),
        .CE(axready_reg),
        .D(p_4_out),
        .Q(\axlen_cnt_reg[6] [5]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_ALEN_q_reg[6] 
       (.C(CLK),
        .CE(axready_reg),
        .D(p_3_out),
        .Q(\axlen_cnt_reg[6] [6]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_ALEN_q_reg[7] 
       (.C(CLK),
        .CE(axready_reg),
        .D(p_2_out),
        .Q(\axlen_cnt_reg[6] [7]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AQOS_q_reg[0] 
       (.C(CLK),
        .CE(axready_reg),
        .D(\storage_data1_reg[65] [0]),
        .Q(\axqos_reg[3] [0]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AQOS_q_reg[1] 
       (.C(CLK),
        .CE(axready_reg),
        .D(\storage_data1_reg[65] [1]),
        .Q(\axqos_reg[3] [1]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AQOS_q_reg[2] 
       (.C(CLK),
        .CE(axready_reg),
        .D(\storage_data1_reg[65] [2]),
        .Q(\axqos_reg[3] [2]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AQOS_q_reg[3] 
       (.C(CLK),
        .CE(axready_reg),
        .D(\storage_data1_reg[65] [3]),
        .Q(\axqos_reg[3] [3]),
        .R(1'b0));
  FDRE \USE_REGISTER.M_AXI_AVALID_q_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\USE_BURSTS.cmd_queue_n_16 ),
        .Q(\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .R(ARESET));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    axaddr_incr_p_inferred_i_10
       (.I0(\axaddr_incr_reg[31] [1]),
        .I1(sel_first_r_reg),
        .I2(\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .I3(arready_d2),
        .I4(\axaddr_reg[31] [1]),
        .O(in0[1]));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    axaddr_incr_p_inferred_i_11
       (.I0(\axaddr_incr_reg[31] [0]),
        .I1(sel_first_r_reg),
        .I2(\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .I3(arready_d2),
        .I4(\axaddr_reg[31] [0]),
        .O(in0[0]));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    axaddr_incr_p_inferred_i_12
       (.I0(\axaddr_incr_reg[31] [31]),
        .I1(sel_first_r_reg),
        .I2(\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .I3(arready_d2),
        .I4(\axaddr_reg[31] [31]),
        .O(\axi_mc_ar_channel_0/axi_mc_incr_cmd_byte_addr__0 [31]));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    axaddr_incr_p_inferred_i_13
       (.I0(\axaddr_incr_reg[31] [30]),
        .I1(sel_first_r_reg),
        .I2(\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .I3(arready_d2),
        .I4(\axaddr_reg[31] [30]),
        .O(\axi_mc_ar_channel_0/axi_mc_incr_cmd_byte_addr__0 [30]));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    axaddr_incr_p_inferred_i_14
       (.I0(\axaddr_incr_reg[31] [29]),
        .I1(sel_first_r_reg),
        .I2(\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .I3(arready_d2),
        .I4(\axaddr_reg[31] [29]),
        .O(\axi_mc_ar_channel_0/axi_mc_incr_cmd_byte_addr__0 [29]));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    axaddr_incr_p_inferred_i_15
       (.I0(\axaddr_incr_reg[31] [28]),
        .I1(sel_first_r_reg),
        .I2(\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .I3(arready_d2),
        .I4(\axaddr_reg[31] [28]),
        .O(\axi_mc_ar_channel_0/axi_mc_incr_cmd_byte_addr__0 [28]));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    axaddr_incr_p_inferred_i_16
       (.I0(\axaddr_incr_reg[31] [27]),
        .I1(sel_first_r_reg),
        .I2(\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .I3(arready_d2),
        .I4(\axaddr_reg[31] [27]),
        .O(\axi_mc_ar_channel_0/axi_mc_incr_cmd_byte_addr__0 [27]));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    axaddr_incr_p_inferred_i_17
       (.I0(\axaddr_incr_reg[31] [26]),
        .I1(sel_first_r_reg),
        .I2(\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .I3(arready_d2),
        .I4(\axaddr_reg[31] [26]),
        .O(\axi_mc_ar_channel_0/axi_mc_incr_cmd_byte_addr__0 [26]));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    axaddr_incr_p_inferred_i_18
       (.I0(\axaddr_incr_reg[31] [25]),
        .I1(sel_first_r_reg),
        .I2(\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .I3(arready_d2),
        .I4(\axaddr_reg[31] [25]),
        .O(\axi_mc_ar_channel_0/axi_mc_incr_cmd_byte_addr__0 [25]));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    axaddr_incr_p_inferred_i_19
       (.I0(\axaddr_incr_reg[31] [24]),
        .I1(sel_first_r_reg),
        .I2(\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .I3(arready_d2),
        .I4(\axaddr_reg[31] [24]),
        .O(\axi_mc_ar_channel_0/axi_mc_incr_cmd_byte_addr__0 [24]));
  CARRY4 axaddr_incr_p_inferred_i_1__0
       (.CI(axaddr_incr_p_inferred_i_2__0_n_0),
        .CO(NLW_axaddr_incr_p_inferred_i_1__0_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_axaddr_incr_p_inferred_i_1__0_O_UNCONNECTED[3:1],in0[31]}),
        .S({1'b0,1'b0,1'b0,\axi_mc_ar_channel_0/axi_mc_incr_cmd_byte_addr__0 [31]}));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    axaddr_incr_p_inferred_i_20
       (.I0(\axaddr_incr_reg[31] [23]),
        .I1(sel_first_r_reg),
        .I2(\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .I3(arready_d2),
        .I4(\axaddr_reg[31] [23]),
        .O(\axi_mc_ar_channel_0/axi_mc_incr_cmd_byte_addr__0 [23]));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    axaddr_incr_p_inferred_i_21
       (.I0(\axaddr_incr_reg[31] [22]),
        .I1(sel_first_r_reg),
        .I2(\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .I3(arready_d2),
        .I4(\axaddr_reg[31] [22]),
        .O(\axi_mc_ar_channel_0/axi_mc_incr_cmd_byte_addr__0 [22]));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    axaddr_incr_p_inferred_i_22
       (.I0(\axaddr_incr_reg[31] [21]),
        .I1(sel_first_r_reg),
        .I2(\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .I3(arready_d2),
        .I4(\axaddr_reg[31] [21]),
        .O(\axi_mc_ar_channel_0/axi_mc_incr_cmd_byte_addr__0 [21]));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    axaddr_incr_p_inferred_i_23
       (.I0(\axaddr_incr_reg[31] [20]),
        .I1(sel_first_r_reg),
        .I2(\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .I3(arready_d2),
        .I4(\axaddr_reg[31] [20]),
        .O(\axi_mc_ar_channel_0/axi_mc_incr_cmd_byte_addr__0 [20]));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    axaddr_incr_p_inferred_i_24
       (.I0(\axaddr_incr_reg[31] [19]),
        .I1(sel_first_r_reg),
        .I2(\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .I3(arready_d2),
        .I4(\axaddr_reg[31] [19]),
        .O(\axi_mc_ar_channel_0/axi_mc_incr_cmd_byte_addr__0 [19]));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    axaddr_incr_p_inferred_i_25
       (.I0(\axaddr_incr_reg[31] [18]),
        .I1(sel_first_r_reg),
        .I2(\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .I3(arready_d2),
        .I4(\axaddr_reg[31] [18]),
        .O(\axi_mc_ar_channel_0/axi_mc_incr_cmd_byte_addr__0 [18]));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    axaddr_incr_p_inferred_i_26
       (.I0(\axaddr_incr_reg[31] [17]),
        .I1(sel_first_r_reg),
        .I2(\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .I3(arready_d2),
        .I4(\axaddr_reg[31] [17]),
        .O(\axi_mc_ar_channel_0/axi_mc_incr_cmd_byte_addr__0 [17]));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    axaddr_incr_p_inferred_i_27
       (.I0(\axaddr_incr_reg[31] [16]),
        .I1(sel_first_r_reg),
        .I2(\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .I3(arready_d2),
        .I4(\axaddr_reg[31] [16]),
        .O(\axi_mc_ar_channel_0/axi_mc_incr_cmd_byte_addr__0 [16]));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    axaddr_incr_p_inferred_i_28
       (.I0(\axaddr_incr_reg[31] [15]),
        .I1(sel_first_r_reg),
        .I2(\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .I3(arready_d2),
        .I4(\axaddr_reg[31] [15]),
        .O(\axi_mc_ar_channel_0/axi_mc_incr_cmd_byte_addr__0 [15]));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    axaddr_incr_p_inferred_i_29
       (.I0(\axaddr_incr_reg[31] [14]),
        .I1(sel_first_r_reg),
        .I2(\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .I3(arready_d2),
        .I4(\axaddr_reg[31] [14]),
        .O(\axi_mc_ar_channel_0/axi_mc_incr_cmd_byte_addr__0 [14]));
  CARRY4 axaddr_incr_p_inferred_i_2__0
       (.CI(axaddr_incr_p_inferred_i_3__0_n_0),
        .CO({axaddr_incr_p_inferred_i_2__0_n_0,axaddr_incr_p_inferred_i_2__0_n_1,axaddr_incr_p_inferred_i_2__0_n_2,axaddr_incr_p_inferred_i_2__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in0[30:27]),
        .S(\axi_mc_ar_channel_0/axi_mc_incr_cmd_byte_addr__0 [30:27]));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    axaddr_incr_p_inferred_i_30
       (.I0(\axaddr_incr_reg[31] [13]),
        .I1(sel_first_r_reg),
        .I2(\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .I3(arready_d2),
        .I4(\axaddr_reg[31] [13]),
        .O(\axi_mc_ar_channel_0/axi_mc_incr_cmd_byte_addr__0 [13]));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    axaddr_incr_p_inferred_i_31
       (.I0(\axaddr_incr_reg[31] [12]),
        .I1(sel_first_r_reg),
        .I2(\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .I3(arready_d2),
        .I4(\axaddr_reg[31] [12]),
        .O(\axi_mc_ar_channel_0/axi_mc_incr_cmd_byte_addr__0 [12]));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    axaddr_incr_p_inferred_i_32
       (.I0(\axaddr_incr_reg[31] [11]),
        .I1(sel_first_r_reg),
        .I2(\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .I3(arready_d2),
        .I4(\axaddr_reg[31] [11]),
        .O(\axi_mc_ar_channel_0/axi_mc_incr_cmd_byte_addr__0 [11]));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    axaddr_incr_p_inferred_i_33
       (.I0(\axaddr_incr_reg[31] [10]),
        .I1(sel_first_r_reg),
        .I2(\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .I3(arready_d2),
        .I4(\axaddr_reg[31] [10]),
        .O(\axi_mc_ar_channel_0/axi_mc_incr_cmd_byte_addr__0 [10]));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    axaddr_incr_p_inferred_i_34
       (.I0(\axaddr_incr_reg[31] [9]),
        .I1(sel_first_r_reg),
        .I2(\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .I3(arready_d2),
        .I4(\axaddr_reg[31] [9]),
        .O(\axi_mc_ar_channel_0/axi_mc_incr_cmd_byte_addr__0 [9]));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    axaddr_incr_p_inferred_i_35
       (.I0(\axaddr_incr_reg[31] [8]),
        .I1(sel_first_r_reg),
        .I2(\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .I3(arready_d2),
        .I4(\axaddr_reg[31] [8]),
        .O(\axi_mc_ar_channel_0/axi_mc_incr_cmd_byte_addr__0 [8]));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    axaddr_incr_p_inferred_i_36__0
       (.I0(\axaddr_incr_reg[31] [7]),
        .I1(sel_first_r_reg),
        .I2(\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .I3(arready_d2),
        .I4(\axaddr_reg[31] [7]),
        .O(\axi_mc_ar_channel_0/axi_mc_incr_cmd_byte_addr__0 [7]));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    axaddr_incr_p_inferred_i_37
       (.I0(\axaddr_incr_reg[31] [4]),
        .I1(sel_first_r_reg),
        .I2(\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .I3(arready_d2),
        .I4(\axaddr_reg[31] [4]),
        .O(\axi_mc_ar_channel_0/axi_mc_incr_cmd_byte_addr__0 [4]));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    axaddr_incr_p_inferred_i_38
       (.I0(\axaddr_incr_reg[31] [6]),
        .I1(sel_first_r_reg),
        .I2(\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .I3(arready_d2),
        .I4(\axaddr_reg[31] [6]),
        .O(\axi_mc_ar_channel_0/axi_mc_incr_cmd_byte_addr__0 [6]));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    axaddr_incr_p_inferred_i_39
       (.I0(\axaddr_incr_reg[31] [5]),
        .I1(sel_first_r_reg),
        .I2(\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .I3(arready_d2),
        .I4(\axaddr_reg[31] [5]),
        .O(\axi_mc_ar_channel_0/axi_mc_incr_cmd_byte_addr__0 [5]));
  CARRY4 axaddr_incr_p_inferred_i_3__0
       (.CI(axaddr_incr_p_inferred_i_4__0_n_0),
        .CO({axaddr_incr_p_inferred_i_3__0_n_0,axaddr_incr_p_inferred_i_3__0_n_1,axaddr_incr_p_inferred_i_3__0_n_2,axaddr_incr_p_inferred_i_3__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in0[26:23]),
        .S(\axi_mc_ar_channel_0/axi_mc_incr_cmd_byte_addr__0 [26:23]));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    axaddr_incr_p_inferred_i_40
       (.I0(\axaddr_reg[31] [4]),
        .I1(arready_d2),
        .I2(\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .I3(sel_first_r_reg),
        .I4(\axaddr_incr_reg[31] [4]),
        .O(axaddr_incr_p_inferred_i_40_n_0));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    axaddr_incr_p_inferred_i_41
       (.I0(\axaddr_incr_reg[31] [3]),
        .I1(sel_first_r_reg),
        .I2(\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .I3(arready_d2),
        .I4(\axaddr_reg[31] [3]),
        .O(\axi_mc_ar_channel_0/axi_mc_incr_cmd_byte_addr__0 [3]));
  CARRY4 axaddr_incr_p_inferred_i_4__0
       (.CI(axaddr_incr_p_inferred_i_5__0_n_0),
        .CO({axaddr_incr_p_inferred_i_4__0_n_0,axaddr_incr_p_inferred_i_4__0_n_1,axaddr_incr_p_inferred_i_4__0_n_2,axaddr_incr_p_inferred_i_4__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in0[22:19]),
        .S(\axi_mc_ar_channel_0/axi_mc_incr_cmd_byte_addr__0 [22:19]));
  CARRY4 axaddr_incr_p_inferred_i_5__0
       (.CI(axaddr_incr_p_inferred_i_6__0_n_0),
        .CO({axaddr_incr_p_inferred_i_5__0_n_0,axaddr_incr_p_inferred_i_5__0_n_1,axaddr_incr_p_inferred_i_5__0_n_2,axaddr_incr_p_inferred_i_5__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in0[18:15]),
        .S(\axi_mc_ar_channel_0/axi_mc_incr_cmd_byte_addr__0 [18:15]));
  CARRY4 axaddr_incr_p_inferred_i_6__0
       (.CI(axaddr_incr_p_inferred_i_7__0_n_0),
        .CO({axaddr_incr_p_inferred_i_6__0_n_0,axaddr_incr_p_inferred_i_6__0_n_1,axaddr_incr_p_inferred_i_6__0_n_2,axaddr_incr_p_inferred_i_6__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in0[14:11]),
        .S(\axi_mc_ar_channel_0/axi_mc_incr_cmd_byte_addr__0 [14:11]));
  CARRY4 axaddr_incr_p_inferred_i_7__0
       (.CI(axaddr_incr_p_inferred_i_8__0_n_0),
        .CO({axaddr_incr_p_inferred_i_7__0_n_0,axaddr_incr_p_inferred_i_7__0_n_1,axaddr_incr_p_inferred_i_7__0_n_2,axaddr_incr_p_inferred_i_7__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in0[10:7]),
        .S(\axi_mc_ar_channel_0/axi_mc_incr_cmd_byte_addr__0 [10:7]));
  CARRY4 axaddr_incr_p_inferred_i_8__0
       (.CI(1'b0),
        .CO({axaddr_incr_p_inferred_i_8__0_n_0,axaddr_incr_p_inferred_i_8__0_n_1,axaddr_incr_p_inferred_i_8__0_n_2,axaddr_incr_p_inferred_i_8__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\axi_mc_ar_channel_0/axi_mc_incr_cmd_byte_addr__0 [4],1'b0}),
        .O(in0[6:3]),
        .S({\axi_mc_ar_channel_0/axi_mc_incr_cmd_byte_addr__0 [6:5],axaddr_incr_p_inferred_i_40_n_0,\axi_mc_ar_channel_0/axi_mc_incr_cmd_byte_addr__0 [3]}));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    axaddr_incr_p_inferred_i_9
       (.I0(\axaddr_incr_reg[31] [2]),
        .I1(sel_first_r_reg),
        .I2(\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .I3(arready_d2),
        .I4(\axaddr_reg[31] [2]),
        .O(in0[2]));
  LUT6 #(
    .INIT(64'hA808A959FD5DA959)) 
    \axlen_cnt[0]_i_1__1 
       (.I0(sel_first_r_reg_1),
        .I1(\axlen_reg[7] [0]),
        .I2(arready_d2),
        .I3(\axlen_cnt_reg[6] [1]),
        .I4(\axlen_cnt_reg[7]_0 ),
        .I5(\axlen_cnt_reg[7]_1 [0]),
        .O(\axlen_cnt_reg[7] [0]));
  LUT6 #(
    .INIT(64'hAEAEAE151515AE15)) 
    \axlen_cnt[0]_i_1__2 
       (.I0(sel_first_r_reg_0),
        .I1(\int_addr_reg[2] ),
        .I2(\axlen_cnt_reg[3]_2 [0]),
        .I3(\axlen_reg[7] [0]),
        .I4(arready_d2),
        .I5(\axlen_cnt_reg[6] [1]),
        .O(\axlen_cnt_reg[3] [0]));
  LUT6 #(
    .INIT(64'h1141414141414141)) 
    \axlen_cnt[3]_i_1__2 
       (.I0(sel_first_r_reg_0),
        .I1(\axlen_cnt_reg[1] ),
        .I2(\axlen_cnt_reg[3]_2 [1]),
        .I3(sel_first_r_reg),
        .I4(arready_d2),
        .I5(\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .O(\axlen_cnt_reg[3] [1]));
  LUT5 #(
    .INIT(32'hACCCCCCC)) 
    \axlen_cnt[3]_i_3__1 
       (.I0(\axlen_cnt_reg[6] [1]),
        .I1(\axlen_cnt_reg[3]_2 [0]),
        .I2(\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .I3(arready_d2),
        .I4(sel_first_r_reg),
        .O(\axlen_cnt_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \axlen_cnt[3]_i_3__2 
       (.I0(\axlen_cnt_reg[7]_1 [0]),
        .I1(sel_first_r_reg),
        .I2(\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .I3(arready_d2),
        .I4(\axlen_cnt_reg[6] [1]),
        .O(\axlen_cnt_reg[3]_1 ));
  LUT6 #(
    .INIT(64'hB800B8FFB8FFB800)) 
    \axlen_cnt[4]_i_1__0 
       (.I0(\axlen_cnt_reg[6] [5]),
        .I1(arready_d2),
        .I2(\axlen_reg[7] [1]),
        .I3(sel_first_r_reg_1),
        .I4(\axlen_reg[4] ),
        .I5(\axlen_cnt[4]_i_3__0_n_0 ),
        .O(\axlen_cnt_reg[7] [1]));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \axlen_cnt[4]_i_3__0 
       (.I0(\axlen_cnt_reg[7]_1 [1]),
        .I1(sel_first_r_reg),
        .I2(\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .I3(arready_d2),
        .I4(\axlen_cnt_reg[6] [5]),
        .O(\axlen_cnt[4]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hB800B8FFB8FFB800)) 
    \axlen_cnt[5]_i_1__0 
       (.I0(\axlen_cnt_reg[6] [6]),
        .I1(arready_d2),
        .I2(\axlen_reg[7] [2]),
        .I3(sel_first_r_reg_1),
        .I4(\axlen_cnt[5]_i_2__0_n_0 ),
        .I5(\axlen_reg[5] ),
        .O(\axlen_cnt_reg[7] [2]));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \axlen_cnt[5]_i_2__0 
       (.I0(\axlen_cnt_reg[7]_1 [2]),
        .I1(sel_first_r_reg),
        .I2(\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .I3(arready_d2),
        .I4(\axlen_cnt_reg[6] [6]),
        .O(\axlen_cnt[5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hB800B8FFB8FFB800)) 
    \axlen_cnt[6]_i_1__0 
       (.I0(\axlen_cnt_reg[6] [7]),
        .I1(arready_d2),
        .I2(\axlen_reg[7] [3]),
        .I3(sel_first_r_reg_1),
        .I4(\axlen_cnt[7]_i_4__0_n_0 ),
        .I5(\axlen_cnt[7]_i_3__0_n_0 ),
        .O(\axlen_cnt_reg[7] [3]));
  LUT5 #(
    .INIT(32'h0000D222)) 
    \axlen_cnt[7]_i_2__0 
       (.I0(\axlen_cnt[7]_i_3__0_n_0 ),
        .I1(\axlen_cnt[7]_i_4__0_n_0 ),
        .I2(\axlen_cnt_reg[7]_1 [4]),
        .I3(\axlen_cnt_reg[7]_0 ),
        .I4(sel_first_r_reg_1),
        .O(\axlen_cnt_reg[7] [4]));
  LUT3 #(
    .INIT(8'h04)) 
    \axlen_cnt[7]_i_3__0 
       (.I0(\axlen_cnt[4]_i_3__0_n_0 ),
        .I1(\axlen_reg[4] ),
        .I2(\axlen_cnt[5]_i_2__0_n_0 ),
        .O(\axlen_cnt[7]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \axlen_cnt[7]_i_4__0 
       (.I0(\axlen_cnt_reg[7]_1 [3]),
        .I1(sel_first_r_reg),
        .I2(\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .I3(arready_d2),
        .I4(\axlen_cnt_reg[6] [7]),
        .O(\axlen_cnt[7]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \axlen_cnt[7]_i_5 
       (.I0(sel_first_r_reg),
        .I1(\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .I2(arready_d2),
        .O(\axlen_cnt_reg[7]_0 ));
  FDRE cmd_push_block_reg
       (.C(CLK),
        .CE(1'b1),
        .D(\USE_BURSTS.cmd_queue_n_17 ),
        .Q(cmd_push_block),
        .R(SS));
  LUT6 #(
    .INIT(64'hB800B8FFB8FFB800)) 
    \int_addr[1]_i_1__0 
       (.I0(\axaddr_reg[31] [4]),
        .I1(arready_d2),
        .I2(\axaddr_reg[4] ),
        .I3(sel_first_r_reg_0),
        .I4(axlen_int[0]),
        .I5(\int_addr[3]_i_4_n_0 ),
        .O(\int_addr_reg[3] [0]));
  LUT6 #(
    .INIT(64'h89D9DC8CDC8CDC8C)) 
    \int_addr[2]_i_1__0 
       (.I0(sel_first_r_reg_0),
        .I1(\USE_REGISTER.M_AXI_AADDR_q_reg[6]_0 [0]),
        .I2(\int_addr_reg[2] ),
        .I3(\int_addr_reg[3]_0 [1]),
        .I4(\int_addr[3]_i_4_n_0 ),
        .I5(axlen_int[1]),
        .O(\int_addr_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \int_addr[2]_i_2 
       (.I0(\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .I1(arready_d2),
        .I2(sel_first_r_reg),
        .O(\int_addr_reg[2] ));
  LUT6 #(
    .INIT(64'h8BBBBBBBB8888888)) 
    \int_addr[3]_i_2__0 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[6]_0 [1]),
        .I1(sel_first_r_reg_0),
        .I2(axlen_int[2]),
        .I3(\int_addr[3]_i_3_n_0 ),
        .I4(\int_addr[3]_i_4_n_0 ),
        .I5(\int_addr[3]_i_5__0_n_0 ),
        .O(\int_addr_reg[3] [2]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \int_addr[3]_i_3 
       (.I0(\int_addr_reg[3]_0 [1]),
        .I1(\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .I2(arready_d2),
        .I3(sel_first_r_reg),
        .I4(\axaddr_reg[31] [5]),
        .O(\int_addr[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \int_addr[3]_i_4 
       (.I0(\int_addr_reg[3]_0 [0]),
        .I1(\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .I2(arready_d2),
        .I3(sel_first_r_reg),
        .I4(\axaddr_reg[31] [4]),
        .O(\int_addr[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \int_addr[3]_i_5__0 
       (.I0(\int_addr_reg[3]_0 [2]),
        .I1(\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .I2(arready_d2),
        .I3(sel_first_r_reg),
        .I4(\axaddr_reg[31] [6]),
        .O(\int_addr[3]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF8FFFFFFFF)) 
    r_ignore_end_r_i_2
       (.I0(\axlen_cnt_reg[7]_0 ),
        .I1(\axlen_cnt_reg[7]_1 [4]),
        .I2(\axlen_cnt[7]_i_4__0_n_0 ),
        .I3(\axlen_cnt[5]_i_2__0_n_0 ),
        .I4(\axlen_cnt[4]_i_3__0_n_0 ),
        .I5(\axlen_reg[4] ),
        .O(int_next_pending_0));
  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    r_rlast_i_2
       (.I0(\axlen_cnt[4]_i_3__0_n_0 ),
        .I1(\axlen_cnt[5]_i_2__0_n_0 ),
        .I2(\axlen_cnt[7]_i_4__0_n_0 ),
        .I3(\axlen_cnt_reg[7]_1 [4]),
        .I4(\axlen_cnt_reg[7]_0 ),
        .O(r_rlast_reg));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT5 #(
    .INIT(32'hE0000000)) 
    sel_first_r_i_1__1
       (.I0(\RD_PRI_REG.rd_cmd_hold_reg ),
        .I1(app_rdy_r_reg),
        .I2(\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .I3(sel_first_r_reg),
        .I4(arready_d2),
        .O(sel_first_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT5 #(
    .INIT(32'h00E00000)) 
    sel_first_r_i_1__2
       (.I0(\RD_PRI_REG.rd_cmd_hold_reg ),
        .I1(app_rdy_r_reg),
        .I2(\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .I3(sel_first_r_reg),
        .I4(arready_d2),
        .O(sel_first_r_reg_1));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_axi_register_slice" *) 
module ddr_axi_mig_7series_v2_4_ddr_axi_register_slice
   (reset_reg_0,
    sr_AWVALID,
    sr_ARVALID,
    s_axi_awready,
    s_axi_arready,
    \USE_REGISTER.M_AXI_ABURST_q_reg[1] ,
    cmd_complete_wrap_i,
    \USE_REGISTER.M_AXI_ABURST_q_reg[1]_0 ,
    cmd_complete_wrap_i_0,
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[20].FDRE_inst ,
    \USE_REGISTER.M_AXI_AADDR_q_reg[0] ,
    \USE_REGISTER.M_AXI_ALEN_q_reg[5] ,
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[20].FDRE_inst_0 ,
    p_0_out,
    last_word_mask_2,
    \USE_REGISTER.M_AXI_AADDR_q_reg[5] ,
    cmd_packed_wrap_i,
    \USE_REGISTER.M_AXI_AADDR_q_reg[0]_0 ,
    last_word_mask_2_1,
    p_0_out_2,
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[16].FDRE_inst ,
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[22].FDRE_inst ,
    \USE_REGISTER.M_AXI_ALEN_q_reg[5]_0 ,
    \USE_REGISTER.M_AXI_AADDR_q_reg[2] ,
    I_n,
    last_word_for_mask_sel_2,
    \USE_REGISTER.M_AXI_ALEN_q_reg[0] ,
    I_n_3,
    last_word_for_mask_sel_0,
    upsized_length1,
    p_3_in,
    adjusted_length_sel_1,
    I_n_4,
    p_1_in24_in,
    last_word_for_mask_sel_1,
    p_0_in0_in,
    adjusted_length_sel_2,
    adjusted_length_sel_5,
    \USE_REGISTER.M_AXI_ALEN_q_reg[5]_1 ,
    adjusted_length_sel_0,
    adjusted_length_sel_6,
    cmd_modified_i,
    adjusted_length_sel_3,
    adjusted_length_sel_4,
    adjusted_length_sel_7,
    \USE_REGISTER.M_AXI_AADDR_q_reg[0]_1 ,
    p_1_in24_in_5,
    cmd_packed_wrap_i_6,
    I_n_7,
    I_n_8,
    I_n_9,
    adjusted_length_sel_6_10,
    upsized_length1_11,
    adjusted_length_sel_5_12,
    \USE_REGISTER.M_AXI_ALEN_q_reg[5]_2 ,
    last_word_for_mask_sel_2_13,
    \USE_REGISTER.M_AXI_ALEN_q_reg[0]_0 ,
    last_word_for_mask_sel_0_14,
    p_3_in_15,
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[8].FDRE_inst ,
    last_word_for_mask_sel_1_16,
    p_0_in0_in_17,
    adjusted_length_sel_0_18,
    adjusted_length_sel_1_19,
    adjusted_length_sel_2_20,
    adjusted_length_sel_3_21,
    adjusted_length_sel_4_22,
    adjusted_length_sel_7_23,
    sel_access_need_extra_word,
    sel_access_need_extra_word_24,
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[17].FDRE_inst ,
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[18].FDRE_inst ,
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst ,
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[17].FDRE_inst_0 ,
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[18].FDRE_inst_0 ,
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst_0 ,
    Q,
    \USE_REGISTER.M_AXI_AID_q_reg[3] ,
    CLK,
    s_axi_awvalid,
    \USE_FPGA_VALID_WRITE.FDRE_I1 ,
    awburst_d3,
    awvalid_d3,
    awready_d2,
    s_axi_arvalid,
    \USE_FPGA_VALID_WRITE.FDRE_I1_0 ,
    arburst_d3,
    arvalid_d3,
    arready_d2,
    aresetn,
    mc_init_complete_r,
    \s_axi_awid[3] ,
    \s_axi_arid[3] );
  output reset_reg_0;
  output sr_AWVALID;
  output sr_ARVALID;
  output s_axi_awready;
  output s_axi_arready;
  output \USE_REGISTER.M_AXI_ABURST_q_reg[1] ;
  output cmd_complete_wrap_i;
  output \USE_REGISTER.M_AXI_ABURST_q_reg[1]_0 ;
  output cmd_complete_wrap_i_0;
  output \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[20].FDRE_inst ;
  output \USE_REGISTER.M_AXI_AADDR_q_reg[0] ;
  output \USE_REGISTER.M_AXI_ALEN_q_reg[5] ;
  output \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[20].FDRE_inst_0 ;
  output [5:0]p_0_out;
  output last_word_mask_2;
  output [5:0]\USE_REGISTER.M_AXI_AADDR_q_reg[5] ;
  output cmd_packed_wrap_i;
  output \USE_REGISTER.M_AXI_AADDR_q_reg[0]_0 ;
  output last_word_mask_2_1;
  output [3:0]p_0_out_2;
  output \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[16].FDRE_inst ;
  output \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[22].FDRE_inst ;
  output \USE_REGISTER.M_AXI_ALEN_q_reg[5]_0 ;
  output [2:0]\USE_REGISTER.M_AXI_AADDR_q_reg[2] ;
  output I_n;
  output last_word_for_mask_sel_2;
  output \USE_REGISTER.M_AXI_ALEN_q_reg[0] ;
  output I_n_3;
  output last_word_for_mask_sel_0;
  output upsized_length1;
  output p_3_in;
  output adjusted_length_sel_1;
  output I_n_4;
  output p_1_in24_in;
  output last_word_for_mask_sel_1;
  output p_0_in0_in;
  output adjusted_length_sel_2;
  output adjusted_length_sel_5;
  output \USE_REGISTER.M_AXI_ALEN_q_reg[5]_1 ;
  output adjusted_length_sel_0;
  output adjusted_length_sel_6;
  output cmd_modified_i;
  output adjusted_length_sel_3;
  output adjusted_length_sel_4;
  output adjusted_length_sel_7;
  output \USE_REGISTER.M_AXI_AADDR_q_reg[0]_1 ;
  output p_1_in24_in_5;
  output cmd_packed_wrap_i_6;
  output I_n_7;
  output I_n_8;
  output I_n_9;
  output adjusted_length_sel_6_10;
  output upsized_length1_11;
  output adjusted_length_sel_5_12;
  output \USE_REGISTER.M_AXI_ALEN_q_reg[5]_2 ;
  output last_word_for_mask_sel_2_13;
  output \USE_REGISTER.M_AXI_ALEN_q_reg[0]_0 ;
  output last_word_for_mask_sel_0_14;
  output p_3_in_15;
  output \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[8].FDRE_inst ;
  output last_word_for_mask_sel_1_16;
  output p_0_in0_in_17;
  output adjusted_length_sel_0_18;
  output adjusted_length_sel_1_19;
  output adjusted_length_sel_2_20;
  output adjusted_length_sel_3_21;
  output adjusted_length_sel_4_22;
  output adjusted_length_sel_7_23;
  output sel_access_need_extra_word;
  output sel_access_need_extra_word_24;
  output \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[17].FDRE_inst ;
  output \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[18].FDRE_inst ;
  output \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst ;
  output \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[17].FDRE_inst_0 ;
  output \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[18].FDRE_inst_0 ;
  output \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst_0 ;
  output [33:0]Q;
  output [36:0]\USE_REGISTER.M_AXI_AID_q_reg[3] ;
  input CLK;
  input s_axi_awvalid;
  input \USE_FPGA_VALID_WRITE.FDRE_I1 ;
  input [0:0]awburst_d3;
  input awvalid_d3;
  input awready_d2;
  input s_axi_arvalid;
  input \USE_FPGA_VALID_WRITE.FDRE_I1_0 ;
  input [0:0]arburst_d3;
  input arvalid_d3;
  input arready_d2;
  input aresetn;
  input mc_init_complete_r;
  input [52:0]\s_axi_awid[3] ;
  input [52:0]\s_axi_arid[3] ;

  wire CLK;
  wire I_n;
  wire I_n_3;
  wire I_n_4;
  wire I_n_7;
  wire I_n_8;
  wire I_n_9;
  wire [33:0]Q;
  wire \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[16].FDRE_inst ;
  wire \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[17].FDRE_inst ;
  wire \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[17].FDRE_inst_0 ;
  wire \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[18].FDRE_inst ;
  wire \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[18].FDRE_inst_0 ;
  wire \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst ;
  wire \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst_0 ;
  wire \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[20].FDRE_inst ;
  wire \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[20].FDRE_inst_0 ;
  wire \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[22].FDRE_inst ;
  wire \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[8].FDRE_inst ;
  wire \USE_FPGA_VALID_WRITE.FDRE_I1 ;
  wire \USE_FPGA_VALID_WRITE.FDRE_I1_0 ;
  wire \USE_REGISTER.M_AXI_AADDR_q_reg[0] ;
  wire \USE_REGISTER.M_AXI_AADDR_q_reg[0]_0 ;
  wire \USE_REGISTER.M_AXI_AADDR_q_reg[0]_1 ;
  wire [2:0]\USE_REGISTER.M_AXI_AADDR_q_reg[2] ;
  wire [5:0]\USE_REGISTER.M_AXI_AADDR_q_reg[5] ;
  wire \USE_REGISTER.M_AXI_ABURST_q_reg[1] ;
  wire \USE_REGISTER.M_AXI_ABURST_q_reg[1]_0 ;
  wire [36:0]\USE_REGISTER.M_AXI_AID_q_reg[3] ;
  wire \USE_REGISTER.M_AXI_ALEN_q_reg[0] ;
  wire \USE_REGISTER.M_AXI_ALEN_q_reg[0]_0 ;
  wire \USE_REGISTER.M_AXI_ALEN_q_reg[5] ;
  wire \USE_REGISTER.M_AXI_ALEN_q_reg[5]_0 ;
  wire \USE_REGISTER.M_AXI_ALEN_q_reg[5]_1 ;
  wire \USE_REGISTER.M_AXI_ALEN_q_reg[5]_2 ;
  wire adjusted_length_sel_0;
  wire adjusted_length_sel_0_18;
  wire adjusted_length_sel_1;
  wire adjusted_length_sel_1_19;
  wire adjusted_length_sel_2;
  wire adjusted_length_sel_2_20;
  wire adjusted_length_sel_3;
  wire adjusted_length_sel_3_21;
  wire adjusted_length_sel_4;
  wire adjusted_length_sel_4_22;
  wire adjusted_length_sel_5;
  wire adjusted_length_sel_5_12;
  wire adjusted_length_sel_6;
  wire adjusted_length_sel_6_10;
  wire adjusted_length_sel_7;
  wire adjusted_length_sel_7_23;
  wire [0:0]arburst_d3;
  wire aresetn;
  wire arready_d2;
  wire arvalid_d3;
  wire aw_pipe_n_2;
  wire aw_pipe_n_5;
  wire [0:0]awburst_d3;
  wire awready_d2;
  wire awvalid_d3;
  wire cmd_complete_wrap_i;
  wire cmd_complete_wrap_i_0;
  wire cmd_modified_i;
  wire cmd_packed_wrap_i;
  wire cmd_packed_wrap_i_6;
  wire last_word_for_mask_sel_0;
  wire last_word_for_mask_sel_0_14;
  wire last_word_for_mask_sel_1;
  wire last_word_for_mask_sel_1_16;
  wire last_word_for_mask_sel_2;
  wire last_word_for_mask_sel_2_13;
  wire last_word_mask_2;
  wire last_word_mask_2_1;
  wire mc_init_complete_r;
  wire p_0_in0_in;
  wire p_0_in0_in_17;
  wire [5:0]p_0_out;
  wire [3:0]p_0_out_2;
  wire p_1_in24_in;
  wire p_1_in24_in_5;
  wire p_3_in;
  wire p_3_in_15;
  wire reset;
  wire reset_reg_0;
  wire [52:0]\s_axi_arid[3] ;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [52:0]\s_axi_awid[3] ;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire sel_access_need_extra_word;
  wire sel_access_need_extra_word_24;
  wire sr_ARVALID;
  wire sr_AWVALID;
  wire upsized_length1;
  wire upsized_length1_11;

  ddr_axi_mig_7series_v2_4_ddr_axic_register_slice ar_pipe
       (.CLK(CLK),
        .I_n_7(I_n_7),
        .I_n_8(I_n_8),
        .I_n_9(I_n_9),
        .\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[16].FDRE_inst (\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[16].FDRE_inst ),
        .\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[17].FDRE_inst (\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[17].FDRE_inst_0 ),
        .\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[18].FDRE_inst (\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[18].FDRE_inst_0 ),
        .\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst (\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst_0 ),
        .\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[20].FDRE_inst (\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[20].FDRE_inst_0 ),
        .\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[22].FDRE_inst (\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[22].FDRE_inst ),
        .\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[8].FDRE_inst (\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[8].FDRE_inst ),
        .\USE_FPGA_VALID_WRITE.FDRE_I1 (\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .\USE_REGISTER.M_AXI_AADDR_q_reg[0] (\USE_REGISTER.M_AXI_AADDR_q_reg[0]_1 ),
        .\USE_REGISTER.M_AXI_AADDR_q_reg[2] (cmd_complete_wrap_i_0),
        .\USE_REGISTER.M_AXI_AADDR_q_reg[2]_0 (\USE_REGISTER.M_AXI_AADDR_q_reg[2] ),
        .\USE_REGISTER.M_AXI_ABURST_q_reg[1] (\USE_REGISTER.M_AXI_ABURST_q_reg[1]_0 ),
        .\USE_REGISTER.M_AXI_AID_q_reg[3] (\USE_REGISTER.M_AXI_AID_q_reg[3] ),
        .\USE_REGISTER.M_AXI_ALEN_q_reg[0] (\USE_REGISTER.M_AXI_ALEN_q_reg[0]_0 ),
        .\USE_REGISTER.M_AXI_ALEN_q_reg[5] (\USE_REGISTER.M_AXI_ALEN_q_reg[5]_0 ),
        .\USE_REGISTER.M_AXI_ALEN_q_reg[5]_0 (upsized_length1_11),
        .\USE_REGISTER.M_AXI_ALEN_q_reg[5]_1 (\USE_REGISTER.M_AXI_ALEN_q_reg[5]_2 ),
        .adjusted_length_sel_0_18(adjusted_length_sel_0_18),
        .adjusted_length_sel_1_19(adjusted_length_sel_1_19),
        .adjusted_length_sel_2_20(adjusted_length_sel_2_20),
        .adjusted_length_sel_3_21(adjusted_length_sel_3_21),
        .adjusted_length_sel_4_22(adjusted_length_sel_4_22),
        .adjusted_length_sel_5_12(adjusted_length_sel_5_12),
        .adjusted_length_sel_6_10(adjusted_length_sel_6_10),
        .adjusted_length_sel_7_23(adjusted_length_sel_7_23),
        .arburst_d3(arburst_d3),
        .\areset_d_reg[0] (aw_pipe_n_2),
        .arready_d2(arready_d2),
        .arvalid_d3(arvalid_d3),
        .cmd_packed_wrap_i_6(cmd_packed_wrap_i_6),
        .last_word_for_mask_sel_0_14(last_word_for_mask_sel_0_14),
        .last_word_for_mask_sel_1_16(last_word_for_mask_sel_1_16),
        .last_word_for_mask_sel_2_13(last_word_for_mask_sel_2_13),
        .last_word_mask_2_1(last_word_mask_2_1),
        .p_0_in0_in_17(p_0_in0_in_17),
        .p_0_out_2(p_0_out_2),
        .p_1_in24_in_5(p_1_in24_in_5),
        .p_3_in_15(p_3_in_15),
        .reset(reset),
        .\s_axi_arid[3] (\s_axi_arid[3] ),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_ready_i_reg_0(aw_pipe_n_5),
        .sel_access_need_extra_word_24(sel_access_need_extra_word_24),
        .sr_ARVALID(sr_ARVALID));
  ddr_axi_mig_7series_v2_4_ddr_axic_register_slice_0 aw_pipe
       (.CLK(CLK),
        .I_n(I_n),
        .I_n_3(I_n_3),
        .I_n_4(I_n_4),
        .Q(Q),
        .\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[17].FDRE_inst (\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[17].FDRE_inst ),
        .\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[18].FDRE_inst (\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[18].FDRE_inst ),
        .\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst (\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst ),
        .\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[20].FDRE_inst (\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[20].FDRE_inst ),
        .\USE_FPGA_VALID_WRITE.FDRE_I1 (\USE_FPGA_VALID_WRITE.FDRE_I1 ),
        .\USE_FPGA_VALID_WRITE.FDRE_I1_0 (\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .\USE_REGISTER.M_AXI_AADDR_q_reg[0] (cmd_complete_wrap_i),
        .\USE_REGISTER.M_AXI_AADDR_q_reg[0]_0 (\USE_REGISTER.M_AXI_AADDR_q_reg[0] ),
        .\USE_REGISTER.M_AXI_AADDR_q_reg[0]_1 (cmd_packed_wrap_i),
        .\USE_REGISTER.M_AXI_AADDR_q_reg[0]_2 (\USE_REGISTER.M_AXI_AADDR_q_reg[0]_0 ),
        .\USE_REGISTER.M_AXI_AADDR_q_reg[3] (upsized_length1),
        .\USE_REGISTER.M_AXI_AADDR_q_reg[5] (\USE_REGISTER.M_AXI_AADDR_q_reg[5] ),
        .\USE_REGISTER.M_AXI_ABURST_q_reg[1] (\USE_REGISTER.M_AXI_ABURST_q_reg[1] ),
        .\USE_REGISTER.M_AXI_ALEN_q_reg[0] (\USE_REGISTER.M_AXI_ALEN_q_reg[0] ),
        .\USE_REGISTER.M_AXI_ALEN_q_reg[5] (\USE_REGISTER.M_AXI_ALEN_q_reg[5] ),
        .\USE_REGISTER.M_AXI_ALEN_q_reg[5]_0 (\USE_REGISTER.M_AXI_ALEN_q_reg[5]_1 ),
        .adjusted_length_sel_0(adjusted_length_sel_0),
        .adjusted_length_sel_1(adjusted_length_sel_1),
        .adjusted_length_sel_2(adjusted_length_sel_2),
        .adjusted_length_sel_3(adjusted_length_sel_3),
        .adjusted_length_sel_4(adjusted_length_sel_4),
        .adjusted_length_sel_5(adjusted_length_sel_5),
        .adjusted_length_sel_6(adjusted_length_sel_6),
        .adjusted_length_sel_7(adjusted_length_sel_7),
        .awburst_d3(awburst_d3),
        .awready_d2(awready_d2),
        .awvalid_d3(awvalid_d3),
        .cmd_modified_i(cmd_modified_i),
        .last_word_for_mask_sel_0(last_word_for_mask_sel_0),
        .last_word_for_mask_sel_1(last_word_for_mask_sel_1),
        .last_word_for_mask_sel_2(last_word_for_mask_sel_2),
        .last_word_mask_2(last_word_mask_2),
        .m_valid_i_reg_0(aw_pipe_n_2),
        .p_0_in0_in(p_0_in0_in),
        .p_0_out(p_0_out),
        .p_1_in24_in(p_1_in24_in),
        .p_3_in(p_3_in),
        .reset(reset),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .\s_axi_awid[3] (\s_axi_awid[3] ),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_ready_i_reg_0(aw_pipe_n_5),
        .sel_access_need_extra_word(sel_access_need_extra_word),
        .sr_AWVALID(sr_AWVALID));
  LUT2 #(
    .INIT(4'h7)) 
    reset_i_1
       (.I0(aresetn),
        .I1(mc_init_complete_r),
        .O(reset_reg_0));
  (* IOB = "FALSE" *) 
  (* equivalent_register_removal = "no" *) 
  (* shift_extract = "no" *) 
  FDRE reset_reg
       (.C(CLK),
        .CE(1'b1),
        .D(reset_reg_0),
        .Q(reset),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_axi_register_slice" *) 
module ddr_axi_mig_7series_v2_4_ddr_axi_register_slice__parameterized0
   (state,
    rready_d3,
    I_n,
    \storage_data1_reg[70] ,
    Q,
    mc_init_complete_r_reg,
    CLK,
    \cnt_read_reg[6] ,
    word_complete_rest_ready,
    word_complete_next_wrap_ready,
    use_wrap_buffer,
    s_axi_rready,
    rd_cmd_valid,
    \trans_buf_out_r_reg[6] ,
    rd_last_r,
    \cnt_read_reg[5] ,
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst ,
    \state_reg[1] );
  output [1:0]state;
  output rready_d3;
  output I_n;
  output \storage_data1_reg[70] ;
  output [69:0]Q;
  input mc_init_complete_r_reg;
  input CLK;
  input \cnt_read_reg[6] ;
  input word_complete_rest_ready;
  input word_complete_next_wrap_ready;
  input use_wrap_buffer;
  input s_axi_rready;
  input rd_cmd_valid;
  input [5:0]\trans_buf_out_r_reg[6] ;
  input rd_last_r;
  input [65:0]\cnt_read_reg[5] ;
  input \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst ;
  input \state_reg[1] ;

  wire CLK;
  wire I_n;
  wire [69:0]Q;
  wire \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst ;
  wire [65:0]\cnt_read_reg[5] ;
  wire \cnt_read_reg[6] ;
  wire mc_init_complete_r_reg;
  wire rd_cmd_valid;
  wire rd_last_r;
  wire reset_reg_n_0;
  wire rready_d3;
  wire s_axi_rready;
  wire [1:0]state;
  wire \state_reg[1] ;
  wire \storage_data1_reg[70] ;
  wire [5:0]\trans_buf_out_r_reg[6] ;
  wire use_wrap_buffer;
  wire word_complete_next_wrap_ready;
  wire word_complete_rest_ready;

  ddr_axi_mig_7series_v2_4_ddr_axic_register_slice__parameterized7 r_pipe
       (.CLK(CLK),
        .I_n(I_n),
        .Q(Q),
        .\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst (\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst ),
        .\cnt_read_reg[5] (\cnt_read_reg[5] ),
        .\cnt_read_reg[6] (\cnt_read_reg[6] ),
        .rd_cmd_valid(rd_cmd_valid),
        .rd_last_r(rd_last_r),
        .reset_reg(reset_reg_n_0),
        .rready_d3(rready_d3),
        .s_axi_rready(s_axi_rready),
        .\state_reg[0]_rep_0 (state[1]),
        .\state_reg[0]_rep_1 (state[0]),
        .\state_reg[1]_0 (\state_reg[1] ),
        .\storage_data1_reg[70]_0 (\storage_data1_reg[70] ),
        .\trans_buf_out_r_reg[6] (\trans_buf_out_r_reg[6] ),
        .use_wrap_buffer(use_wrap_buffer),
        .word_complete_next_wrap_ready(word_complete_next_wrap_ready),
        .word_complete_rest_ready(word_complete_rest_ready));
  (* IOB = "FALSE" *) 
  (* equivalent_register_removal = "no" *) 
  (* shift_extract = "no" *) 
  FDRE reset_reg
       (.C(CLK),
        .CE(1'b1),
        .D(mc_init_complete_r_reg),
        .Q(reset_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_axi_upsizer" *) 
module ddr_axi_mig_7series_v2_4_ddr_axi_upsizer
   (wstrb_d3,
    wdata_d3,
    s_axi_rlast,
    reset_reg,
    awvalid_d3,
    awburst_d3,
    wvalid_d3,
    arvalid_d3,
    arburst_d3,
    s_axi_awready,
    s_axi_arready,
    sel_first_r_reg,
    \int_addr_reg[3] ,
    \int_addr_reg[2] ,
    sel_first_r_reg_0,
    sel_first_r_reg_1,
    in0,
    D,
    axaddr_incr1,
    \axlen_cnt_reg[6] ,
    \axlen_cnt_reg[0] ,
    \axlen_cnt_reg[7] ,
    \axlen_cnt_reg[6]_0 ,
    \axlen_cnt_reg[7]_0 ,
    \axlen_cnt_reg[3] ,
    \int_addr_reg[3]_0 ,
    \axaddr_reg[31] ,
    rready_d3,
    s_axi_wready,
    s_axi_rvalid,
    s_axi_rresp,
    axready_reg,
    int_next_pending,
    int_next_pending_0,
    r_rlast_reg,
    s_axi_rdata,
    s_axi_rid,
    \axlen_cnt_reg[3]_0 ,
    \axlen_cnt_reg[3]_1 ,
    \axlen_cnt_reg[3]_2 ,
    \axid_reg[3] ,
    \axaddr_reg[31]_0 ,
    \axqos_reg[3] ,
    \axid_reg[3]_0 ,
    \axqos_reg[3]_0 ,
    areset_d1_reg_rep,
    CLK,
    SS,
    s_axi_wvalid,
    wready_reg,
    s_axi_wlast,
    M_AXI_WREADY_I,
    ARESET,
    s_axi_wstrb,
    s_axi_wdata,
    wready_d2,
    s_axi_awvalid,
    awready_d2,
    s_axi_arvalid,
    arready_d2,
    \axburst_reg[1] ,
    aresetn,
    mc_init_complete_r,
    \RD_PRI_REG.rd_cmd_hold_reg ,
    app_rdy_r_reg,
    Q,
    \axlen_reg[7] ,
    \USE_REGISTER.M_AXI_ALEN_q_reg[4] ,
    \axlen_cnt_reg[1] ,
    \axlen_reg[7]_0 ,
    \axlen_cnt_reg[7]_1 ,
    \axlen_reg[4] ,
    \axlen_reg[5] ,
    \axlen_cnt_reg[3]_3 ,
    \axlen_cnt_reg[1]_0 ,
    \axaddr_reg[4] ,
    axlen_int,
    \USE_REGISTER.M_AXI_AADDR_q_reg[6] ,
    \int_addr_reg[3]_1 ,
    \cnt_read_reg[6] ,
    areset_d1_reg_rep__3,
    s_axi_rready,
    int_next_pending_r,
    \axlen_reg[0] ,
    \trans_buf_out_r_reg[6] ,
    rd_last_r,
    \cnt_read_reg[5] ,
    app_rdy_r_reg_0,
    \axlen_cnt_reg[0]_0 ,
    \axaddr_incr_reg[31] ,
    \s_axi_awid[3] ,
    E,
    \s_axi_arid[3] ,
    axready_reg_0,
    areset_d1_reg_rep__1);
  output [7:0]wstrb_d3;
  output [63:0]wdata_d3;
  output s_axi_rlast;
  output reset_reg;
  output awvalid_d3;
  output [0:0]awburst_d3;
  output wvalid_d3;
  output arvalid_d3;
  output [0:0]arburst_d3;
  output s_axi_awready;
  output s_axi_arready;
  output sel_first_r_reg;
  output \int_addr_reg[3] ;
  output \int_addr_reg[2] ;
  output sel_first_r_reg_0;
  output sel_first_r_reg_1;
  output [31:0]in0;
  output [5:0]D;
  output axaddr_incr1;
  output [7:0]\axlen_cnt_reg[6] ;
  output \axlen_cnt_reg[0] ;
  output [4:0]\axlen_cnt_reg[7] ;
  output [7:0]\axlen_cnt_reg[6]_0 ;
  output \axlen_cnt_reg[7]_0 ;
  output [1:0]\axlen_cnt_reg[3] ;
  output [2:0]\int_addr_reg[3]_0 ;
  output [31:0]\axaddr_reg[31] ;
  output rready_d3;
  output s_axi_wready;
  output s_axi_rvalid;
  output [0:0]s_axi_rresp;
  output axready_reg;
  output int_next_pending;
  output int_next_pending_0;
  output r_rlast_reg;
  output [31:0]s_axi_rdata;
  output [3:0]s_axi_rid;
  output \axlen_cnt_reg[3]_0 ;
  output \axlen_cnt_reg[3]_1 ;
  output \axlen_cnt_reg[3]_2 ;
  output [3:0]\axid_reg[3] ;
  output [31:0]\axaddr_reg[31]_0 ;
  output [3:0]\axqos_reg[3] ;
  output [3:0]\axid_reg[3]_0 ;
  output [3:0]\axqos_reg[3]_0 ;
  input areset_d1_reg_rep;
  input CLK;
  input [0:0]SS;
  input s_axi_wvalid;
  input wready_reg;
  input s_axi_wlast;
  input M_AXI_WREADY_I;
  input ARESET;
  input [3:0]s_axi_wstrb;
  input [31:0]s_axi_wdata;
  input wready_d2;
  input s_axi_awvalid;
  input awready_d2;
  input s_axi_arvalid;
  input arready_d2;
  input \axburst_reg[1] ;
  input aresetn;
  input mc_init_complete_r;
  input \RD_PRI_REG.rd_cmd_hold_reg ;
  input app_rdy_r_reg;
  input [7:0]Q;
  input [3:0]\axlen_reg[7] ;
  input [1:0]\USE_REGISTER.M_AXI_ALEN_q_reg[4] ;
  input \axlen_cnt_reg[1] ;
  input [3:0]\axlen_reg[7]_0 ;
  input [4:0]\axlen_cnt_reg[7]_1 ;
  input \axlen_reg[4] ;
  input \axlen_reg[5] ;
  input [1:0]\axlen_cnt_reg[3]_3 ;
  input \axlen_cnt_reg[1]_0 ;
  input [0:0]\axaddr_reg[4] ;
  input [2:0]axlen_int;
  input [1:0]\USE_REGISTER.M_AXI_AADDR_q_reg[6] ;
  input [2:0]\int_addr_reg[3]_1 ;
  input \cnt_read_reg[6] ;
  input areset_d1_reg_rep__3;
  input s_axi_rready;
  input int_next_pending_r;
  input \axlen_reg[0] ;
  input [5:0]\trans_buf_out_r_reg[6] ;
  input rd_last_r;
  input [65:0]\cnt_read_reg[5] ;
  input app_rdy_r_reg_0;
  input [0:0]\axlen_cnt_reg[0]_0 ;
  input [31:0]\axaddr_incr_reg[31] ;
  input [52:0]\s_axi_awid[3] ;
  input [0:0]E;
  input [52:0]\s_axi_arid[3] ;
  input [0:0]axready_reg_0;
  input areset_d1_reg_rep__1;

  wire ARESET;
  wire CLK;
  wire [5:0]D;
  wire [0:0]E;
  wire [5:0]M_AXI_AADDR_I;
  wire [63:0]M_AXI_RDATA;
  wire M_AXI_RVALID_I;
  wire M_AXI_WREADY_I;
  wire [7:0]Q;
  wire \RD_PRI_REG.rd_cmd_hold_reg ;
  wire [0:0]SS;
  wire [3:0]S_AXI_AID;
  wire \USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].last_mask_inst/I_n ;
  wire \USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].last_mask_inst/I_n_24 ;
  wire \USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].last_mask_inst/I_n ;
  wire \USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].last_mask_inst/I_n_19 ;
  wire \USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].last_mask_inst/I_n ;
  wire \USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].last_mask_inst/I_n_26 ;
  wire \USE_FPGA_CTRL.cmd_ready_inst/I_n ;
  wire \USE_FPGA_LAST_WORD.last_beat_curr_word_inst/sel_0 ;
  wire \USE_FPGA_LAST_WORD.last_beat_curr_word_inst/sel_0_4 ;
  wire \USE_FPGA_LAST_WORD.last_beat_curr_word_inst/sel_1 ;
  wire \USE_FPGA_LAST_WORD.last_beat_curr_word_inst/sel_1_3 ;
  wire \USE_FPGA_WORD_COMPLETED.pop_si_data_inst/S_n ;
  wire \USE_READ.read_addr_inst_n_105 ;
  wire \USE_READ.read_addr_inst_n_116 ;
  wire \USE_READ.read_addr_inst_n_126 ;
  wire \USE_READ.read_addr_inst_n_127 ;
  wire \USE_READ.read_addr_inst_n_19 ;
  wire \USE_READ.read_data_inst_n_50 ;
  wire \USE_READ.read_data_inst_n_51 ;
  wire [1:0]\USE_REGISTER.M_AXI_AADDR_q_reg[6] ;
  wire [1:0]\USE_REGISTER.M_AXI_ALEN_q_reg[4] ;
  wire \USE_WRITE.write_addr_inst_n_20 ;
  wire \USE_WRITE.write_addr_inst_n_21 ;
  wire \USE_WRITE.write_addr_inst_n_39 ;
  wire \USE_WRITE.write_addr_inst_n_40 ;
  wire \USE_WRITE.write_addr_inst_n_41 ;
  wire \USE_WRITE.write_addr_inst_n_42 ;
  wire \USE_WRITE.write_addr_inst_n_43 ;
  wire \USE_WRITE.write_addr_inst_n_44 ;
  wire \USE_WRITE.write_addr_inst_n_45 ;
  wire \USE_WRITE.write_addr_inst_n_46 ;
  wire \USE_WRITE.write_addr_inst_n_47 ;
  wire \USE_WRITE.write_addr_inst_n_81 ;
  wire \USE_WRITE.write_data_inst_n_83 ;
  wire adjusted_length_sel_0;
  wire adjusted_length_sel_0_13;
  wire adjusted_length_sel_1;
  wire adjusted_length_sel_1_20;
  wire adjusted_length_sel_2;
  wire adjusted_length_sel_2_15;
  wire adjusted_length_sel_3;
  wire adjusted_length_sel_3_11;
  wire adjusted_length_sel_4;
  wire adjusted_length_sel_4_10;
  wire adjusted_length_sel_5;
  wire adjusted_length_sel_5_14;
  wire adjusted_length_sel_6;
  wire adjusted_length_sel_6_12;
  wire adjusted_length_sel_7;
  wire adjusted_length_sel_7_9;
  wire app_rdy_r_reg;
  wire app_rdy_r_reg_0;
  wire [0:0]arburst_d3;
  wire areset_d1_reg_rep;
  wire areset_d1_reg_rep__1;
  wire areset_d1_reg_rep__3;
  wire aresetn;
  wire arready_d2;
  wire arvalid_d3;
  wire [0:0]awburst_d3;
  wire awready_d2;
  wire awvalid_d3;
  wire axaddr_incr1;
  wire [31:0]\axaddr_incr_reg[31] ;
  wire [31:0]\axaddr_reg[31] ;
  wire [31:0]\axaddr_reg[31]_0 ;
  wire [0:0]\axaddr_reg[4] ;
  wire \axburst_reg[1] ;
  wire [3:0]\axid_reg[3] ;
  wire [3:0]\axid_reg[3]_0 ;
  wire \axlen_cnt_reg[0] ;
  wire [0:0]\axlen_cnt_reg[0]_0 ;
  wire \axlen_cnt_reg[1] ;
  wire \axlen_cnt_reg[1]_0 ;
  wire [1:0]\axlen_cnt_reg[3] ;
  wire \axlen_cnt_reg[3]_0 ;
  wire \axlen_cnt_reg[3]_1 ;
  wire \axlen_cnt_reg[3]_2 ;
  wire [1:0]\axlen_cnt_reg[3]_3 ;
  wire [7:0]\axlen_cnt_reg[6] ;
  wire [7:0]\axlen_cnt_reg[6]_0 ;
  wire [4:0]\axlen_cnt_reg[7] ;
  wire \axlen_cnt_reg[7]_0 ;
  wire [4:0]\axlen_cnt_reg[7]_1 ;
  wire [2:0]axlen_int;
  wire \axlen_reg[0] ;
  wire \axlen_reg[4] ;
  wire \axlen_reg[5] ;
  wire [3:0]\axlen_reg[7] ;
  wire [3:0]\axlen_reg[7]_0 ;
  wire [3:0]\axqos_reg[3] ;
  wire [3:0]\axqos_reg[3]_0 ;
  wire axready_reg;
  wire [0:0]axready_reg_0;
  wire cmd_complete_wrap_i;
  wire cmd_complete_wrap_i_30;
  wire cmd_modified_i;
  wire cmd_packed_wrap_i;
  wire cmd_packed_wrap_i_27;
  wire [65:0]\cnt_read_reg[5] ;
  wire \cnt_read_reg[6] ;
  wire [2:0]current_word_1;
  wire [2:0]current_word_q;
  wire first_mi_word;
  wire first_word;
  wire first_word_6;
  wire [31:0]in0;
  wire \int_addr_reg[2] ;
  wire \int_addr_reg[3] ;
  wire [2:0]\int_addr_reg[3]_0 ;
  wire [2:0]\int_addr_reg[3]_1 ;
  wire int_next_pending;
  wire int_next_pending_0;
  wire int_next_pending_r;
  wire last_word_for_mask_sel_0;
  wire last_word_for_mask_sel_0_23;
  wire last_word_for_mask_sel_1;
  wire last_word_for_mask_sel_1_17;
  wire last_word_for_mask_sel_2;
  wire last_word_for_mask_sel_2_25;
  wire last_word_mask_2;
  wire last_word_mask_2_28;
  wire mc_init_complete_r;
  wire mi_register_slice_inst_n_4;
  wire [3:0]mr_RID;
  wire mr_RLAST;
  wire [1:1]mr_RRESP;
  wire [2:0]next_word;
  wire [2:0]next_word_0;
  wire [2:0]next_word_i;
  wire [2:0]next_word_i_7;
  wire p_0_in0_in;
  wire p_0_in0_in_16;
  wire [25:21]p_0_out;
  wire [25:16]p_0_out_29;
  wire p_1_in24_in;
  wire p_1_in24_in_18;
  wire p_3_in;
  wire p_3_in_21;
  wire p_4_in;
  wire p_6_in;
  wire pop_si_data;
  wire [2:0]pre_next_word;
  wire [2:0]pre_next_word_1;
  wire [2:0]pre_next_word_i;
  wire [2:0]pre_next_word_i_5;
  wire [1:0]\r_pipe/state ;
  wire r_rlast_reg;
  wire rd_cmd_fix;
  wire [7:0]rd_cmd_length;
  wire [2:0]rd_cmd_next_word;
  wire rd_cmd_ready;
  wire [2:0]rd_cmd_step;
  wire rd_cmd_valid;
  wire rd_last_r;
  wire reset_reg;
  wire rready_d3;
  wire [52:0]\s_axi_arid[3] ;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [52:0]\s_axi_awid[3] ;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire [31:0]s_axi_rdata;
  wire [3:0]s_axi_rid;
  wire s_axi_rlast;
  wire s_axi_rready;
  wire [0:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wlast;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire sel_access_need_extra_word;
  wire sel_access_need_extra_word_8;
  wire sel_first_r_reg;
  wire sel_first_r_reg_0;
  wire sel_first_r_reg_1;
  wire sel_last_word;
  wire sel_m_axi_rready;
  wire sel_word_complete_next_wrap;
  wire sel_word_complete_next_wrap0;
  wire sel_word_complete_next_wrap_2;
  wire sel_word_complete_next_wrap_qual;
  wire si_register_slice_inst_n_10;
  wire si_register_slice_inst_n_100;
  wire si_register_slice_inst_n_101;
  wire si_register_slice_inst_n_102;
  wire si_register_slice_inst_n_103;
  wire si_register_slice_inst_n_104;
  wire si_register_slice_inst_n_105;
  wire si_register_slice_inst_n_106;
  wire si_register_slice_inst_n_107;
  wire si_register_slice_inst_n_108;
  wire si_register_slice_inst_n_109;
  wire si_register_slice_inst_n_11;
  wire si_register_slice_inst_n_110;
  wire si_register_slice_inst_n_111;
  wire si_register_slice_inst_n_112;
  wire si_register_slice_inst_n_113;
  wire si_register_slice_inst_n_114;
  wire si_register_slice_inst_n_115;
  wire si_register_slice_inst_n_116;
  wire si_register_slice_inst_n_117;
  wire si_register_slice_inst_n_118;
  wire si_register_slice_inst_n_119;
  wire si_register_slice_inst_n_12;
  wire si_register_slice_inst_n_120;
  wire si_register_slice_inst_n_121;
  wire si_register_slice_inst_n_122;
  wire si_register_slice_inst_n_123;
  wire si_register_slice_inst_n_124;
  wire si_register_slice_inst_n_125;
  wire si_register_slice_inst_n_126;
  wire si_register_slice_inst_n_127;
  wire si_register_slice_inst_n_128;
  wire si_register_slice_inst_n_129;
  wire si_register_slice_inst_n_130;
  wire si_register_slice_inst_n_131;
  wire si_register_slice_inst_n_132;
  wire si_register_slice_inst_n_133;
  wire si_register_slice_inst_n_134;
  wire si_register_slice_inst_n_135;
  wire si_register_slice_inst_n_136;
  wire si_register_slice_inst_n_137;
  wire si_register_slice_inst_n_138;
  wire si_register_slice_inst_n_139;
  wire si_register_slice_inst_n_140;
  wire si_register_slice_inst_n_141;
  wire si_register_slice_inst_n_142;
  wire si_register_slice_inst_n_143;
  wire si_register_slice_inst_n_144;
  wire si_register_slice_inst_n_145;
  wire si_register_slice_inst_n_146;
  wire si_register_slice_inst_n_147;
  wire si_register_slice_inst_n_148;
  wire si_register_slice_inst_n_149;
  wire si_register_slice_inst_n_150;
  wire si_register_slice_inst_n_151;
  wire si_register_slice_inst_n_152;
  wire si_register_slice_inst_n_153;
  wire si_register_slice_inst_n_154;
  wire si_register_slice_inst_n_155;
  wire si_register_slice_inst_n_156;
  wire si_register_slice_inst_n_157;
  wire si_register_slice_inst_n_158;
  wire si_register_slice_inst_n_159;
  wire si_register_slice_inst_n_160;
  wire si_register_slice_inst_n_161;
  wire si_register_slice_inst_n_27;
  wire si_register_slice_inst_n_33;
  wire si_register_slice_inst_n_34;
  wire si_register_slice_inst_n_35;
  wire si_register_slice_inst_n_36;
  wire si_register_slice_inst_n_37;
  wire si_register_slice_inst_n_38;
  wire si_register_slice_inst_n_41;
  wire si_register_slice_inst_n_5;
  wire si_register_slice_inst_n_53;
  wire si_register_slice_inst_n_60;
  wire si_register_slice_inst_n_69;
  wire si_register_slice_inst_n_7;
  wire si_register_slice_inst_n_71;
  wire si_register_slice_inst_n_74;
  wire si_register_slice_inst_n_85;
  wire si_register_slice_inst_n_86;
  wire si_register_slice_inst_n_87;
  wire si_register_slice_inst_n_88;
  wire si_register_slice_inst_n_89;
  wire si_register_slice_inst_n_9;
  wire si_register_slice_inst_n_90;
  wire si_register_slice_inst_n_95;
  wire si_register_slice_inst_n_96;
  wire si_register_slice_inst_n_97;
  wire si_register_slice_inst_n_98;
  wire si_register_slice_inst_n_99;
  wire sr_ARVALID;
  wire sr_AWVALID;
  wire [5:0]\trans_buf_out_r_reg[6] ;
  wire upsized_length1;
  wire upsized_length1_22;
  wire use_wrap_buffer;
  wire [63:0]wdata_d3;
  wire wdata_qualifier_0;
  wire wdata_qualifier_1;
  wire wdata_qualifier_2;
  wire wdata_qualifier_3;
  wire wdata_qualifier_4;
  wire wdata_qualifier_5;
  wire wdata_qualifier_6;
  wire wdata_qualifier_7;
  wire word_complete_next_wrap_last;
  wire word_complete_next_wrap_ready;
  wire word_complete_rest_last;
  wire word_complete_rest_ready;
  wire wr_cmd_fix;
  wire [7:0]wr_cmd_length;
  wire wr_cmd_modified;
  wire [2:0]wr_cmd_next_word;
  wire [2:0]wr_cmd_step;
  wire wr_cmd_valid;
  wire wrap_buffer_available;
  wire wready_d2;
  wire wready_reg;
  wire [7:0]wstrb_d3;
  wire wstrb_qualifier_0;
  wire wstrb_qualifier_1;
  wire wstrb_qualifier_2;
  wire wstrb_qualifier_3;
  wire wstrb_qualifier_4;
  wire wstrb_qualifier_5;
  wire wstrb_qualifier_6;
  wire wstrb_qualifier_7;
  wire wvalid_d3;

  ddr_axi_mig_7series_v2_4_ddr_a_upsizer__parameterized0 \USE_READ.read_addr_inst 
       (.ARESET(ARESET),
        .CLK(CLK),
        .D(next_word),
        .E(p_6_in),
        .I_n(\USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].last_mask_inst/I_n ),
        .I_n_0(\USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].last_mask_inst/I_n ),
        .I_n_1(\USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].last_mask_inst/I_n ),
        .M_AXI_RVALID_I(M_AXI_RVALID_I),
        .Q(current_word_1),
        .\RD_PRI_REG.rd_cmd_hold_reg (\RD_PRI_REG.rd_cmd_hold_reg ),
        .SS(SS),
        .\USE_FPGA_LENGTH.FDRE_inst (\USE_READ.read_addr_inst_n_127 ),
        .\USE_REGISTER.M_AXI_AADDR_q_reg[6]_0 (\USE_REGISTER.M_AXI_AADDR_q_reg[6] ),
        .\USE_REGISTER.M_AXI_AVALID_q_reg_0 (arvalid_d3),
        .adjusted_length_sel_0(adjusted_length_sel_0),
        .adjusted_length_sel_1(adjusted_length_sel_1),
        .adjusted_length_sel_2(adjusted_length_sel_2),
        .adjusted_length_sel_3(adjusted_length_sel_3),
        .adjusted_length_sel_4(adjusted_length_sel_4),
        .adjusted_length_sel_5(adjusted_length_sel_5),
        .adjusted_length_sel_6(adjusted_length_sel_6),
        .adjusted_length_sel_7(adjusted_length_sel_7),
        .app_rdy_r_reg(app_rdy_r_reg),
        .areset_d1_reg_rep(areset_d1_reg_rep),
        .areset_d1_reg_rep__3(areset_d1_reg_rep__3),
        .arready_d2(arready_d2),
        .\axaddr_incr_reg[31] (\axaddr_incr_reg[31] ),
        .\axaddr_reg[31] (\axaddr_reg[31] ),
        .\axaddr_reg[4] (\axaddr_reg[4] ),
        .\axid_reg[3] (\axid_reg[3]_0 ),
        .\axlen_cnt_reg[1] (\axlen_cnt_reg[1]_0 ),
        .\axlen_cnt_reg[3] (\axlen_cnt_reg[3] ),
        .\axlen_cnt_reg[3]_0 (\axlen_cnt_reg[3]_1 ),
        .\axlen_cnt_reg[3]_1 (\axlen_cnt_reg[3]_2 ),
        .\axlen_cnt_reg[3]_2 (\axlen_cnt_reg[3]_3 ),
        .\axlen_cnt_reg[6] (\axlen_cnt_reg[6]_0 ),
        .\axlen_cnt_reg[7] (\axlen_cnt_reg[7] ),
        .\axlen_cnt_reg[7]_0 (\axlen_cnt_reg[7]_0 ),
        .\axlen_cnt_reg[7]_1 (\axlen_cnt_reg[7]_1 ),
        .axlen_int(axlen_int),
        .\axlen_reg[4] (\axlen_reg[4] ),
        .\axlen_reg[5] (\axlen_reg[5] ),
        .\axlen_reg[7] (\axlen_reg[7]_0 ),
        .\axqos_reg[3] (\axqos_reg[3]_0 ),
        .axready_reg(axready_reg_0),
        .cmd_complete_wrap_i(cmd_complete_wrap_i),
        .cmd_packed_wrap_i(cmd_packed_wrap_i),
        .first_mi_word(first_mi_word),
        .first_word(first_word),
        .first_word_reg(\USE_READ.read_addr_inst_n_19 ),
        .in0(in0),
        .\int_addr_reg[2] (\int_addr_reg[2] ),
        .\int_addr_reg[3] (\int_addr_reg[3]_0 ),
        .\int_addr_reg[3]_0 (\int_addr_reg[3]_1 ),
        .int_next_pending_0(int_next_pending_0),
        .last_word_for_mask_sel_0(last_word_for_mask_sel_0),
        .last_word_for_mask_sel_1(last_word_for_mask_sel_1),
        .last_word_for_mask_sel_2(last_word_for_mask_sel_2),
        .last_word_mask_2(last_word_mask_2),
        .next_word_i(next_word_i),
        .p_0_in0_in(p_0_in0_in),
        .p_0_out({p_0_out[25:23],p_0_out[21]}),
        .p_1_in24_in(p_1_in24_in),
        .p_3_in(p_3_in),
        .\pre_next_word_1_reg[2] (pre_next_word),
        .pre_next_word_i(pre_next_word_i),
        .r_rlast_reg(r_rlast_reg),
        .rd_cmd_fix(rd_cmd_fix),
        .rd_cmd_length(rd_cmd_length),
        .rd_cmd_next_word(rd_cmd_next_word),
        .rd_cmd_ready(rd_cmd_ready),
        .rd_cmd_step(rd_cmd_step),
        .rd_cmd_valid(rd_cmd_valid),
        .\rid_wrap_buffer_reg[3] (p_4_in),
        .\s_axi_rdata[31] (\USE_READ.read_addr_inst_n_116 ),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid),
        .s_ready_i_reg(\USE_READ.read_addr_inst_n_105 ),
        .sel_0(\USE_FPGA_LAST_WORD.last_beat_curr_word_inst/sel_0 ),
        .sel_1(\USE_FPGA_LAST_WORD.last_beat_curr_word_inst/sel_1 ),
        .sel_access_need_extra_word(sel_access_need_extra_word),
        .sel_first_r_reg(arburst_d3),
        .sel_first_r_reg_0(sel_first_r_reg_0),
        .sel_first_r_reg_1(sel_first_r_reg_1),
        .sel_m_axi_rready(sel_m_axi_rready),
        .sel_word_complete_next_wrap(sel_word_complete_next_wrap),
        .sel_word_complete_next_wrap0(sel_word_complete_next_wrap0),
        .sr_ARVALID(sr_ARVALID),
        .state(\r_pipe/state [0]),
        .\state_reg[0]_rep (mi_register_slice_inst_n_4),
        .\storage_data1_reg[0] (\USE_READ.read_addr_inst_n_126 ),
        .\storage_data1_reg[18] (si_register_slice_inst_n_71),
        .\storage_data1_reg[18]_0 (si_register_slice_inst_n_7),
        .\storage_data1_reg[19] (si_register_slice_inst_n_69),
        .\storage_data1_reg[20] (si_register_slice_inst_n_74),
        .\storage_data1_reg[20]_0 (si_register_slice_inst_n_35),
        .\storage_data1_reg[20]_1 (si_register_slice_inst_n_60),
        .\storage_data1_reg[30] (si_register_slice_inst_n_12),
        .\storage_data1_reg[30]_0 (si_register_slice_inst_n_88),
        .\storage_data1_reg[31] (si_register_slice_inst_n_89),
        .\storage_data1_reg[32] (si_register_slice_inst_n_33),
        .\storage_data1_reg[32]_0 (si_register_slice_inst_n_34),
        .\storage_data1_reg[32]_1 (si_register_slice_inst_n_90),
        .\storage_data1_reg[32]_2 ({si_register_slice_inst_n_36,si_register_slice_inst_n_37,si_register_slice_inst_n_38}),
        .\storage_data1_reg[65] ({si_register_slice_inst_n_125,si_register_slice_inst_n_126,si_register_slice_inst_n_127,si_register_slice_inst_n_128,si_register_slice_inst_n_129,si_register_slice_inst_n_130,si_register_slice_inst_n_131,si_register_slice_inst_n_132,si_register_slice_inst_n_133,si_register_slice_inst_n_134,si_register_slice_inst_n_135,si_register_slice_inst_n_136,si_register_slice_inst_n_137,si_register_slice_inst_n_138,si_register_slice_inst_n_139,si_register_slice_inst_n_140,si_register_slice_inst_n_141,si_register_slice_inst_n_142,si_register_slice_inst_n_143,si_register_slice_inst_n_144,si_register_slice_inst_n_145,si_register_slice_inst_n_146,si_register_slice_inst_n_147,si_register_slice_inst_n_148,si_register_slice_inst_n_149,si_register_slice_inst_n_150,si_register_slice_inst_n_151,si_register_slice_inst_n_152,si_register_slice_inst_n_153,si_register_slice_inst_n_154,si_register_slice_inst_n_155,si_register_slice_inst_n_156,si_register_slice_inst_n_157,si_register_slice_inst_n_158,si_register_slice_inst_n_159,si_register_slice_inst_n_160,si_register_slice_inst_n_161}),
        .upsized_length1(upsized_length1),
        .use_wrap_buffer(use_wrap_buffer));
  ddr_axi_mig_7series_v2_4_ddr_r_upsizer \USE_READ.read_data_inst 
       (.ARESET(ARESET),
        .CLK(CLK),
        .D(next_word),
        .E(p_6_in),
        .I_n(\USE_FPGA_CTRL.cmd_ready_inst/I_n ),
        .M_AXI_RVALID_I(M_AXI_RVALID_I),
        .Q({mr_RID,M_AXI_RDATA,mr_RRESP,mr_RLAST}),
        .SS(SS),
        .\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[13].FDRE_inst (pre_next_word),
        .\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[16].FDRE_inst (\USE_READ.read_addr_inst_n_116 ),
        .\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst (\USE_READ.read_addr_inst_n_19 ),
        .\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst (\USE_READ.read_addr_inst_n_126 ),
        .\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_0 (\USE_READ.read_addr_inst_n_127 ),
        .areset_d1_reg_rep__1(areset_d1_reg_rep__1),
        .first_mi_word(first_mi_word),
        .first_word(first_word),
        .first_word_reg_0(current_word_1),
        .next_word_i(next_word_i),
        .pre_next_word_i(pre_next_word_i),
        .rd_cmd_fix(rd_cmd_fix),
        .rd_cmd_length(rd_cmd_length),
        .rd_cmd_next_word(rd_cmd_next_word),
        .rd_cmd_ready(rd_cmd_ready),
        .rd_cmd_step(rd_cmd_step),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rid(s_axi_rid),
        .s_axi_rlast(s_axi_rlast),
        .s_axi_rresp(s_axi_rresp),
        .s_ready_i_reg(\USE_READ.read_data_inst_n_50 ),
        .sel_0(\USE_FPGA_LAST_WORD.last_beat_curr_word_inst/sel_0 ),
        .sel_1(\USE_FPGA_LAST_WORD.last_beat_curr_word_inst/sel_1 ),
        .sel_m_axi_rready(sel_m_axi_rready),
        .sel_word_complete_next_wrap(sel_word_complete_next_wrap),
        .sel_word_complete_next_wrap0(sel_word_complete_next_wrap0),
        .state(\r_pipe/state [1]),
        .\state_reg[0] (p_4_in),
        .\state_reg[0]_rep (\USE_READ.read_data_inst_n_51 ),
        .use_wrap_buffer(use_wrap_buffer),
        .word_complete_next_wrap_ready(word_complete_next_wrap_ready),
        .word_complete_rest_ready(word_complete_rest_ready));
  ddr_axi_mig_7series_v2_4_ddr_a_upsizer \USE_WRITE.write_addr_inst 
       (.ARESET(ARESET),
        .CLK(CLK),
        .D(D),
        .E(E),
        .I_n(\USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].last_mask_inst/I_n_24 ),
        .I_n_0(\USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].last_mask_inst/I_n_19 ),
        .I_n_1(\USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].last_mask_inst/I_n_26 ),
        .Q(current_word_q),
        .SS(SS),
        .S_n(\USE_FPGA_WORD_COMPLETED.pop_si_data_inst/S_n ),
        .\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst (\USE_WRITE.write_data_inst_n_83 ),
        .\USE_REGISTER.M_AXI_ALEN_q_reg[4]_0 (\USE_REGISTER.M_AXI_ALEN_q_reg[4] ),
        .\USE_REGISTER.M_AXI_AVALID_q_reg_0 (awvalid_d3),
        .\USE_REGISTER.M_AXI_WVALID_q_reg (\USE_WRITE.write_addr_inst_n_81 ),
        .\USE_REGISTER.M_AXI_WVALID_q_reg_0 (wvalid_d3),
        .\USE_RTL_CURR_WORD.current_word_q_reg[2] (next_word_0),
        .\USE_RTL_CURR_WORD.pre_next_word_q_reg[2] (pre_next_word_1),
        .\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.FDRE_wstrb_inst (\USE_WRITE.write_addr_inst_n_40 ),
        .\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst (\USE_WRITE.write_addr_inst_n_21 ),
        .\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.FDRE_wstrb_inst (\USE_WRITE.write_addr_inst_n_41 ),
        .\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.FDRE_wstrb_inst (\USE_WRITE.write_addr_inst_n_42 ),
        .\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst (\USE_WRITE.write_addr_inst_n_43 ),
        .\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.FDRE_wstrb_inst (\USE_WRITE.write_addr_inst_n_44 ),
        .\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.FDRE_wstrb_inst (\USE_WRITE.write_addr_inst_n_45 ),
        .\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.FDRE_wstrb_inst (\USE_WRITE.write_addr_inst_n_46 ),
        .\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst (\USE_WRITE.write_addr_inst_n_47 ),
        .adjusted_length_sel_0(adjusted_length_sel_0_13),
        .adjusted_length_sel_1(adjusted_length_sel_1_20),
        .adjusted_length_sel_2(adjusted_length_sel_2_15),
        .adjusted_length_sel_3(adjusted_length_sel_3_11),
        .adjusted_length_sel_4(adjusted_length_sel_4_10),
        .adjusted_length_sel_5(adjusted_length_sel_5_14),
        .adjusted_length_sel_6(adjusted_length_sel_6_12),
        .adjusted_length_sel_7(adjusted_length_sel_7_9),
        .app_rdy_r_reg(app_rdy_r_reg_0),
        .areset_d1_reg_rep(areset_d1_reg_rep),
        .areset_d1_reg_rep__3(areset_d1_reg_rep__3),
        .awready_d2(awready_d2),
        .\axaddr_reg[31] (\axaddr_reg[31]_0 ),
        .\axburst_reg[1] (\axburst_reg[1] ),
        .\axid_reg[3] (\axid_reg[3] ),
        .\axlen_cnt_reg[0] (\axlen_cnt_reg[0] ),
        .\axlen_cnt_reg[0]_0 (\axlen_cnt_reg[0]_0 ),
        .\axlen_cnt_reg[1] (\axlen_cnt_reg[1] ),
        .\axlen_cnt_reg[3] (\axlen_cnt_reg[3]_0 ),
        .\axlen_cnt_reg[6] (\axlen_cnt_reg[6] ),
        .\axlen_cnt_reg[7] (Q),
        .\axlen_reg[0] (\axlen_reg[0] ),
        .\axlen_reg[7] (\axlen_reg[7] ),
        .\axqos_reg[3] (\axqos_reg[3] ),
        .axready_reg(axready_reg),
        .cmd_complete_wrap_i(cmd_complete_wrap_i_30),
        .cmd_modified_i(cmd_modified_i),
        .cmd_packed_wrap_i(cmd_packed_wrap_i_27),
        .first_word(first_word_6),
        .\int_addr_reg[3] (\int_addr_reg[3] ),
        .int_next_pending(int_next_pending),
        .int_next_pending_r(int_next_pending_r),
        .last_word_for_mask_sel_0(last_word_for_mask_sel_0_23),
        .last_word_for_mask_sel_1(last_word_for_mask_sel_1_17),
        .last_word_for_mask_sel_2(last_word_for_mask_sel_2_25),
        .last_word_mask_2(last_word_mask_2_28),
        .next_word_i(next_word_i_7),
        .p_0_in0_in(p_0_in0_in_16),
        .p_0_out({p_0_out_29[25:21],p_0_out_29[16]}),
        .p_1_in24_in(p_1_in24_in_18),
        .p_3_in(p_3_in_21),
        .pop_si_data(pop_si_data),
        .pre_next_word_i(pre_next_word_i_5),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid),
        .s_ready_i_reg(\USE_WRITE.write_addr_inst_n_39 ),
        .sel_0(\USE_FPGA_LAST_WORD.last_beat_curr_word_inst/sel_0_4 ),
        .sel_1(\USE_FPGA_LAST_WORD.last_beat_curr_word_inst/sel_1_3 ),
        .sel_access_need_extra_word(sel_access_need_extra_word_8),
        .sel_first_r_reg(awburst_d3),
        .sel_first_r_reg_0(sel_first_r_reg),
        .sel_first_r_reg_1(axaddr_incr1),
        .sel_last_word(sel_last_word),
        .sel_word_complete_next_wrap(sel_word_complete_next_wrap_2),
        .sel_word_complete_next_wrap_qual(sel_word_complete_next_wrap_qual),
        .sr_AWVALID(sr_AWVALID),
        .\storage_data1_reg[18] (si_register_slice_inst_n_41),
        .\storage_data1_reg[18]_0 (si_register_slice_inst_n_5),
        .\storage_data1_reg[19] (si_register_slice_inst_n_10),
        .\storage_data1_reg[19]_0 (si_register_slice_inst_n_53),
        .\storage_data1_reg[19]_1 (si_register_slice_inst_n_11),
        .\storage_data1_reg[19]_2 (si_register_slice_inst_n_27),
        .\storage_data1_reg[30] (si_register_slice_inst_n_9),
        .\storage_data1_reg[30]_0 (si_register_slice_inst_n_85),
        .\storage_data1_reg[31] (si_register_slice_inst_n_86),
        .\storage_data1_reg[32] (si_register_slice_inst_n_87),
        .\storage_data1_reg[35] (M_AXI_AADDR_I),
        .\storage_data1_reg[65] ({S_AXI_AID,si_register_slice_inst_n_95,si_register_slice_inst_n_96,si_register_slice_inst_n_97,si_register_slice_inst_n_98,si_register_slice_inst_n_99,si_register_slice_inst_n_100,si_register_slice_inst_n_101,si_register_slice_inst_n_102,si_register_slice_inst_n_103,si_register_slice_inst_n_104,si_register_slice_inst_n_105,si_register_slice_inst_n_106,si_register_slice_inst_n_107,si_register_slice_inst_n_108,si_register_slice_inst_n_109,si_register_slice_inst_n_110,si_register_slice_inst_n_111,si_register_slice_inst_n_112,si_register_slice_inst_n_113,si_register_slice_inst_n_114,si_register_slice_inst_n_115,si_register_slice_inst_n_116,si_register_slice_inst_n_117,si_register_slice_inst_n_118,si_register_slice_inst_n_119,si_register_slice_inst_n_120,si_register_slice_inst_n_121,si_register_slice_inst_n_122,si_register_slice_inst_n_123,si_register_slice_inst_n_124}),
        .upsized_length1(upsized_length1_22),
        .wdata_qualifier_0(wdata_qualifier_0),
        .wdata_qualifier_1(wdata_qualifier_1),
        .wdata_qualifier_2(wdata_qualifier_2),
        .wdata_qualifier_3(wdata_qualifier_3),
        .wdata_qualifier_4(wdata_qualifier_4),
        .wdata_qualifier_5(wdata_qualifier_5),
        .wdata_qualifier_6(wdata_qualifier_6),
        .wdata_qualifier_7(wdata_qualifier_7),
        .word_complete_next_wrap_last(word_complete_next_wrap_last),
        .word_complete_rest_last(word_complete_rest_last),
        .wr_cmd_fix(wr_cmd_fix),
        .wr_cmd_length(wr_cmd_length),
        .wr_cmd_modified(wr_cmd_modified),
        .wr_cmd_next_word(wr_cmd_next_word),
        .wr_cmd_step(wr_cmd_step),
        .wr_cmd_valid(wr_cmd_valid),
        .wrap_buffer_available(wrap_buffer_available),
        .wrap_buffer_available_reg(\USE_WRITE.write_addr_inst_n_20 ),
        .wready_d2(wready_d2),
        .wstrb_qualifier_0(wstrb_qualifier_0),
        .wstrb_qualifier_1(wstrb_qualifier_1),
        .wstrb_qualifier_2(wstrb_qualifier_2),
        .wstrb_qualifier_3(wstrb_qualifier_3),
        .wstrb_qualifier_4(wstrb_qualifier_4),
        .wstrb_qualifier_5(wstrb_qualifier_5),
        .wstrb_qualifier_6(wstrb_qualifier_6),
        .wstrb_qualifier_7(wstrb_qualifier_7));
  ddr_axi_mig_7series_v2_4_ddr_w_upsizer \USE_WRITE.write_data_inst 
       (.ARESET(ARESET),
        .CLK(CLK),
        .D(next_word_0),
        .M_AXI_WREADY_I(M_AXI_WREADY_I),
        .Q(current_word_q),
        .SS(SS),
        .S_n(\USE_FPGA_WORD_COMPLETED.pop_si_data_inst/S_n ),
        .\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[13].FDRE_inst (pre_next_word_1),
        .\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst (\USE_WRITE.write_addr_inst_n_21 ),
        .\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst (\USE_WRITE.write_addr_inst_n_81 ),
        .\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_0 (\USE_WRITE.write_addr_inst_n_40 ),
        .\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_1 (\USE_WRITE.write_addr_inst_n_41 ),
        .\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_2 (\USE_WRITE.write_addr_inst_n_42 ),
        .\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_3 (\USE_WRITE.write_addr_inst_n_43 ),
        .\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_4 (\USE_WRITE.write_addr_inst_n_44 ),
        .\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_5 (\USE_WRITE.write_addr_inst_n_45 ),
        .\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_6 (\USE_WRITE.write_addr_inst_n_46 ),
        .\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_7 (\USE_WRITE.write_addr_inst_n_47 ),
        .\USE_REGISTER.M_AXI_WVALID_q_reg_0 (wvalid_d3),
        .areset_d1_reg_rep(areset_d1_reg_rep),
        .data_Exists_I_reg(\USE_WRITE.write_data_inst_n_83 ),
        .first_word(first_word_6),
        .next_word_i(next_word_i_7),
        .pop_si_data(pop_si_data),
        .pre_next_word_i(pre_next_word_i_5),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wlast(s_axi_wlast),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid),
        .sel_0(\USE_FPGA_LAST_WORD.last_beat_curr_word_inst/sel_0_4 ),
        .sel_1(\USE_FPGA_LAST_WORD.last_beat_curr_word_inst/sel_1_3 ),
        .sel_last_word(sel_last_word),
        .sel_word_complete_next_wrap(sel_word_complete_next_wrap_2),
        .sel_word_complete_next_wrap_qual(sel_word_complete_next_wrap_qual),
        .wdata_d3(wdata_d3),
        .wdata_qualifier_0(wdata_qualifier_0),
        .wdata_qualifier_1(wdata_qualifier_1),
        .wdata_qualifier_2(wdata_qualifier_2),
        .wdata_qualifier_3(wdata_qualifier_3),
        .wdata_qualifier_4(wdata_qualifier_4),
        .wdata_qualifier_5(wdata_qualifier_5),
        .wdata_qualifier_6(wdata_qualifier_6),
        .wdata_qualifier_7(wdata_qualifier_7),
        .word_complete_next_wrap_last(word_complete_next_wrap_last),
        .word_complete_rest_last(word_complete_rest_last),
        .wr_cmd_fix(wr_cmd_fix),
        .wr_cmd_length(wr_cmd_length),
        .wr_cmd_modified(wr_cmd_modified),
        .wr_cmd_next_word(wr_cmd_next_word),
        .wr_cmd_step(wr_cmd_step),
        .wr_cmd_valid(wr_cmd_valid),
        .wrap_buffer_available(wrap_buffer_available),
        .wrap_buffer_available_reg_0(\USE_WRITE.write_addr_inst_n_20 ),
        .wready_d2(wready_d2),
        .wready_reg(wready_reg),
        .wstrb_d3(wstrb_d3),
        .wstrb_qualifier_0(wstrb_qualifier_0),
        .wstrb_qualifier_1(wstrb_qualifier_1),
        .wstrb_qualifier_2(wstrb_qualifier_2),
        .wstrb_qualifier_3(wstrb_qualifier_3),
        .wstrb_qualifier_4(wstrb_qualifier_4),
        .wstrb_qualifier_5(wstrb_qualifier_5),
        .wstrb_qualifier_6(wstrb_qualifier_6),
        .wstrb_qualifier_7(wstrb_qualifier_7));
  ddr_axi_mig_7series_v2_4_ddr_axi_register_slice__parameterized0 mi_register_slice_inst
       (.CLK(CLK),
        .I_n(\USE_FPGA_CTRL.cmd_ready_inst/I_n ),
        .Q({mr_RID,M_AXI_RDATA,mr_RRESP,mr_RLAST}),
        .\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst (\USE_READ.read_data_inst_n_51 ),
        .\cnt_read_reg[5] (\cnt_read_reg[5] ),
        .\cnt_read_reg[6] (\cnt_read_reg[6] ),
        .mc_init_complete_r_reg(reset_reg),
        .rd_cmd_valid(rd_cmd_valid),
        .rd_last_r(rd_last_r),
        .rready_d3(rready_d3),
        .s_axi_rready(s_axi_rready),
        .state(\r_pipe/state ),
        .\state_reg[1] (\USE_READ.read_data_inst_n_50 ),
        .\storage_data1_reg[70] (mi_register_slice_inst_n_4),
        .\trans_buf_out_r_reg[6] (\trans_buf_out_r_reg[6] ),
        .use_wrap_buffer(use_wrap_buffer),
        .word_complete_next_wrap_ready(word_complete_next_wrap_ready),
        .word_complete_rest_ready(word_complete_rest_ready));
  ddr_axi_mig_7series_v2_4_ddr_axi_register_slice si_register_slice_inst
       (.CLK(CLK),
        .I_n(\USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].last_mask_inst/I_n_26 ),
        .I_n_3(\USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].last_mask_inst/I_n_24 ),
        .I_n_4(\USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].last_mask_inst/I_n_19 ),
        .I_n_7(\USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].last_mask_inst/I_n ),
        .I_n_8(\USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].last_mask_inst/I_n ),
        .I_n_9(\USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].last_mask_inst/I_n ),
        .Q({S_AXI_AID,si_register_slice_inst_n_95,si_register_slice_inst_n_96,si_register_slice_inst_n_97,si_register_slice_inst_n_98,si_register_slice_inst_n_99,si_register_slice_inst_n_100,si_register_slice_inst_n_101,si_register_slice_inst_n_102,si_register_slice_inst_n_103,si_register_slice_inst_n_104,si_register_slice_inst_n_105,si_register_slice_inst_n_106,si_register_slice_inst_n_107,si_register_slice_inst_n_108,si_register_slice_inst_n_109,si_register_slice_inst_n_110,si_register_slice_inst_n_111,si_register_slice_inst_n_112,si_register_slice_inst_n_113,si_register_slice_inst_n_114,si_register_slice_inst_n_115,si_register_slice_inst_n_116,si_register_slice_inst_n_117,si_register_slice_inst_n_118,si_register_slice_inst_n_119,si_register_slice_inst_n_120,si_register_slice_inst_n_121,si_register_slice_inst_n_122,si_register_slice_inst_n_123,si_register_slice_inst_n_124}),
        .\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[16].FDRE_inst (si_register_slice_inst_n_33),
        .\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[17].FDRE_inst (si_register_slice_inst_n_85),
        .\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[17].FDRE_inst_0 (si_register_slice_inst_n_88),
        .\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[18].FDRE_inst (si_register_slice_inst_n_86),
        .\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[18].FDRE_inst_0 (si_register_slice_inst_n_89),
        .\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst (si_register_slice_inst_n_87),
        .\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst_0 (si_register_slice_inst_n_90),
        .\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[20].FDRE_inst (si_register_slice_inst_n_9),
        .\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[20].FDRE_inst_0 (si_register_slice_inst_n_12),
        .\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[22].FDRE_inst (si_register_slice_inst_n_34),
        .\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[8].FDRE_inst (si_register_slice_inst_n_74),
        .\USE_FPGA_VALID_WRITE.FDRE_I1 (\USE_WRITE.write_addr_inst_n_39 ),
        .\USE_FPGA_VALID_WRITE.FDRE_I1_0 (\USE_READ.read_addr_inst_n_105 ),
        .\USE_REGISTER.M_AXI_AADDR_q_reg[0] (si_register_slice_inst_n_10),
        .\USE_REGISTER.M_AXI_AADDR_q_reg[0]_0 (si_register_slice_inst_n_27),
        .\USE_REGISTER.M_AXI_AADDR_q_reg[0]_1 (si_register_slice_inst_n_60),
        .\USE_REGISTER.M_AXI_AADDR_q_reg[2] ({si_register_slice_inst_n_36,si_register_slice_inst_n_37,si_register_slice_inst_n_38}),
        .\USE_REGISTER.M_AXI_AADDR_q_reg[5] (M_AXI_AADDR_I),
        .\USE_REGISTER.M_AXI_ABURST_q_reg[1] (si_register_slice_inst_n_5),
        .\USE_REGISTER.M_AXI_ABURST_q_reg[1]_0 (si_register_slice_inst_n_7),
        .\USE_REGISTER.M_AXI_AID_q_reg[3] ({si_register_slice_inst_n_125,si_register_slice_inst_n_126,si_register_slice_inst_n_127,si_register_slice_inst_n_128,si_register_slice_inst_n_129,si_register_slice_inst_n_130,si_register_slice_inst_n_131,si_register_slice_inst_n_132,si_register_slice_inst_n_133,si_register_slice_inst_n_134,si_register_slice_inst_n_135,si_register_slice_inst_n_136,si_register_slice_inst_n_137,si_register_slice_inst_n_138,si_register_slice_inst_n_139,si_register_slice_inst_n_140,si_register_slice_inst_n_141,si_register_slice_inst_n_142,si_register_slice_inst_n_143,si_register_slice_inst_n_144,si_register_slice_inst_n_145,si_register_slice_inst_n_146,si_register_slice_inst_n_147,si_register_slice_inst_n_148,si_register_slice_inst_n_149,si_register_slice_inst_n_150,si_register_slice_inst_n_151,si_register_slice_inst_n_152,si_register_slice_inst_n_153,si_register_slice_inst_n_154,si_register_slice_inst_n_155,si_register_slice_inst_n_156,si_register_slice_inst_n_157,si_register_slice_inst_n_158,si_register_slice_inst_n_159,si_register_slice_inst_n_160,si_register_slice_inst_n_161}),
        .\USE_REGISTER.M_AXI_ALEN_q_reg[0] (si_register_slice_inst_n_41),
        .\USE_REGISTER.M_AXI_ALEN_q_reg[0]_0 (si_register_slice_inst_n_71),
        .\USE_REGISTER.M_AXI_ALEN_q_reg[5] (si_register_slice_inst_n_11),
        .\USE_REGISTER.M_AXI_ALEN_q_reg[5]_0 (si_register_slice_inst_n_35),
        .\USE_REGISTER.M_AXI_ALEN_q_reg[5]_1 (si_register_slice_inst_n_53),
        .\USE_REGISTER.M_AXI_ALEN_q_reg[5]_2 (si_register_slice_inst_n_69),
        .adjusted_length_sel_0(adjusted_length_sel_0_13),
        .adjusted_length_sel_0_18(adjusted_length_sel_0),
        .adjusted_length_sel_1(adjusted_length_sel_1_20),
        .adjusted_length_sel_1_19(adjusted_length_sel_1),
        .adjusted_length_sel_2(adjusted_length_sel_2_15),
        .adjusted_length_sel_2_20(adjusted_length_sel_2),
        .adjusted_length_sel_3(adjusted_length_sel_3_11),
        .adjusted_length_sel_3_21(adjusted_length_sel_3),
        .adjusted_length_sel_4(adjusted_length_sel_4_10),
        .adjusted_length_sel_4_22(adjusted_length_sel_4),
        .adjusted_length_sel_5(adjusted_length_sel_5_14),
        .adjusted_length_sel_5_12(adjusted_length_sel_5),
        .adjusted_length_sel_6(adjusted_length_sel_6_12),
        .adjusted_length_sel_6_10(adjusted_length_sel_6),
        .adjusted_length_sel_7(adjusted_length_sel_7_9),
        .adjusted_length_sel_7_23(adjusted_length_sel_7),
        .arburst_d3(arburst_d3),
        .aresetn(aresetn),
        .arready_d2(arready_d2),
        .arvalid_d3(arvalid_d3),
        .awburst_d3(awburst_d3),
        .awready_d2(awready_d2),
        .awvalid_d3(awvalid_d3),
        .cmd_complete_wrap_i(cmd_complete_wrap_i_30),
        .cmd_complete_wrap_i_0(cmd_complete_wrap_i),
        .cmd_modified_i(cmd_modified_i),
        .cmd_packed_wrap_i(cmd_packed_wrap_i_27),
        .cmd_packed_wrap_i_6(cmd_packed_wrap_i),
        .last_word_for_mask_sel_0(last_word_for_mask_sel_0_23),
        .last_word_for_mask_sel_0_14(last_word_for_mask_sel_0),
        .last_word_for_mask_sel_1(last_word_for_mask_sel_1_17),
        .last_word_for_mask_sel_1_16(last_word_for_mask_sel_1),
        .last_word_for_mask_sel_2(last_word_for_mask_sel_2_25),
        .last_word_for_mask_sel_2_13(last_word_for_mask_sel_2),
        .last_word_mask_2(last_word_mask_2_28),
        .last_word_mask_2_1(last_word_mask_2),
        .mc_init_complete_r(mc_init_complete_r),
        .p_0_in0_in(p_0_in0_in_16),
        .p_0_in0_in_17(p_0_in0_in),
        .p_0_out({p_0_out_29[25:21],p_0_out_29[16]}),
        .p_0_out_2({p_0_out[25:23],p_0_out[21]}),
        .p_1_in24_in(p_1_in24_in_18),
        .p_1_in24_in_5(p_1_in24_in),
        .p_3_in(p_3_in_21),
        .p_3_in_15(p_3_in),
        .reset_reg_0(reset_reg),
        .\s_axi_arid[3] (\s_axi_arid[3] ),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .\s_axi_awid[3] (\s_axi_awid[3] ),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .sel_access_need_extra_word(sel_access_need_extra_word_8),
        .sel_access_need_extra_word_24(sel_access_need_extra_word),
        .sr_ARVALID(sr_ARVALID),
        .sr_AWVALID(sr_AWVALID),
        .upsized_length1(upsized_length1_22),
        .upsized_length1_11(upsized_length1));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_axic_register_slice" *) 
module ddr_axi_mig_7series_v2_4_ddr_axic_register_slice
   (sr_ARVALID,
    s_axi_arready,
    \USE_REGISTER.M_AXI_ABURST_q_reg[1] ,
    \USE_REGISTER.M_AXI_AADDR_q_reg[2] ,
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[20].FDRE_inst ,
    last_word_mask_2_1,
    p_0_out_2,
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[16].FDRE_inst ,
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[22].FDRE_inst ,
    \USE_REGISTER.M_AXI_ALEN_q_reg[5] ,
    \USE_REGISTER.M_AXI_AADDR_q_reg[2]_0 ,
    \USE_REGISTER.M_AXI_AADDR_q_reg[0] ,
    p_1_in24_in_5,
    cmd_packed_wrap_i_6,
    I_n_7,
    I_n_8,
    I_n_9,
    adjusted_length_sel_6_10,
    \USE_REGISTER.M_AXI_ALEN_q_reg[5]_0 ,
    adjusted_length_sel_5_12,
    \USE_REGISTER.M_AXI_ALEN_q_reg[5]_1 ,
    last_word_for_mask_sel_2_13,
    \USE_REGISTER.M_AXI_ALEN_q_reg[0] ,
    last_word_for_mask_sel_0_14,
    p_3_in_15,
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[8].FDRE_inst ,
    last_word_for_mask_sel_1_16,
    p_0_in0_in_17,
    adjusted_length_sel_0_18,
    adjusted_length_sel_1_19,
    adjusted_length_sel_2_20,
    adjusted_length_sel_3_21,
    adjusted_length_sel_4_22,
    adjusted_length_sel_7_23,
    sel_access_need_extra_word_24,
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[17].FDRE_inst ,
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[18].FDRE_inst ,
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst ,
    \USE_REGISTER.M_AXI_AID_q_reg[3] ,
    CLK,
    s_ready_i_reg_0,
    s_axi_arvalid,
    \areset_d_reg[0] ,
    \USE_FPGA_VALID_WRITE.FDRE_I1 ,
    reset,
    arburst_d3,
    arvalid_d3,
    arready_d2,
    \s_axi_arid[3] );
  output sr_ARVALID;
  output s_axi_arready;
  output \USE_REGISTER.M_AXI_ABURST_q_reg[1] ;
  output \USE_REGISTER.M_AXI_AADDR_q_reg[2] ;
  output \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[20].FDRE_inst ;
  output last_word_mask_2_1;
  output [3:0]p_0_out_2;
  output \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[16].FDRE_inst ;
  output \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[22].FDRE_inst ;
  output \USE_REGISTER.M_AXI_ALEN_q_reg[5] ;
  output [2:0]\USE_REGISTER.M_AXI_AADDR_q_reg[2]_0 ;
  output \USE_REGISTER.M_AXI_AADDR_q_reg[0] ;
  output p_1_in24_in_5;
  output cmd_packed_wrap_i_6;
  output I_n_7;
  output I_n_8;
  output I_n_9;
  output adjusted_length_sel_6_10;
  output \USE_REGISTER.M_AXI_ALEN_q_reg[5]_0 ;
  output adjusted_length_sel_5_12;
  output \USE_REGISTER.M_AXI_ALEN_q_reg[5]_1 ;
  output last_word_for_mask_sel_2_13;
  output \USE_REGISTER.M_AXI_ALEN_q_reg[0] ;
  output last_word_for_mask_sel_0_14;
  output p_3_in_15;
  output \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[8].FDRE_inst ;
  output last_word_for_mask_sel_1_16;
  output p_0_in0_in_17;
  output adjusted_length_sel_0_18;
  output adjusted_length_sel_1_19;
  output adjusted_length_sel_2_20;
  output adjusted_length_sel_3_21;
  output adjusted_length_sel_4_22;
  output adjusted_length_sel_7_23;
  output sel_access_need_extra_word_24;
  output \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[17].FDRE_inst ;
  output \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[18].FDRE_inst ;
  output \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst ;
  output [36:0]\USE_REGISTER.M_AXI_AID_q_reg[3] ;
  input CLK;
  input s_ready_i_reg_0;
  input s_axi_arvalid;
  input \areset_d_reg[0] ;
  input \USE_FPGA_VALID_WRITE.FDRE_I1 ;
  input reset;
  input [0:0]arburst_d3;
  input arvalid_d3;
  input arready_d2;
  input [52:0]\s_axi_arid[3] ;

  wire CLK;
  wire I_n_7;
  wire I_n_8;
  wire I_n_9;
  wire \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[16].FDRE_inst ;
  wire \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[17].FDRE_inst ;
  wire \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[18].FDRE_inst ;
  wire \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst ;
  wire \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[20].FDRE_inst ;
  wire \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[22].FDRE_inst ;
  wire \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[8].FDRE_inst ;
  wire \USE_FPGA_ADJUSTED_LEN.LUT_ADJUST[0].and_inst_i_2__0_n_0 ;
  wire \USE_FPGA_ADJUSTED_LEN.LUT_ADJUST[1].and_inst_i_2__0_n_0 ;
  wire \USE_FPGA_ADJUSTED_LEN.LUT_ADJUST[2].and_inst_i_2__0_n_0 ;
  wire \USE_FPGA_ADJUSTED_LEN.LUT_ADJUST[3].and_inst_i_2__0_n_0 ;
  wire \USE_FPGA_ADJUSTED_LEN.LUT_ADJUST[4].and_inst_i_2__0_n_0 ;
  wire \USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].and_inst1_i_3__0_n_0 ;
  wire \USE_FPGA_FIFO.DATA_GEN[13].USE_32.SRLC32E_inst_i_2__0_n_0 ;
  wire \USE_FPGA_FIFO.DATA_GEN[22].USE_32.SRLC32E_inst_i_2__0_n_0 ;
  wire \USE_FPGA_FIFO.DATA_GEN[26].USE_32.SRLC32E_inst_i_2__0_n_0 ;
  wire \USE_FPGA_FIFO.DATA_GEN[26].USE_32.SRLC32E_inst_i_3__0_n_0 ;
  wire \USE_FPGA_VALID_WRITE.FDRE_I1 ;
  wire \USE_REGISTER.M_AXI_AADDR_q[2]_i_2_n_0 ;
  wire \USE_REGISTER.M_AXI_AADDR_q_reg[0] ;
  wire \USE_REGISTER.M_AXI_AADDR_q_reg[2] ;
  wire [2:0]\USE_REGISTER.M_AXI_AADDR_q_reg[2]_0 ;
  wire \USE_REGISTER.M_AXI_ABURST_q_reg[1] ;
  wire [36:0]\USE_REGISTER.M_AXI_AID_q_reg[3] ;
  wire \USE_REGISTER.M_AXI_ALEN_q_reg[0] ;
  wire \USE_REGISTER.M_AXI_ALEN_q_reg[5] ;
  wire \USE_REGISTER.M_AXI_ALEN_q_reg[5]_0 ;
  wire \USE_REGISTER.M_AXI_ALEN_q_reg[5]_1 ;
  wire adjusted_length_sel_0_18;
  wire adjusted_length_sel_1_19;
  wire adjusted_length_sel_2_20;
  wire adjusted_length_sel_3_21;
  wire adjusted_length_sel_4_22;
  wire adjusted_length_sel_5_12;
  wire adjusted_length_sel_6_10;
  wire adjusted_length_sel_7_23;
  wire [0:0]arburst_d3;
  wire \areset_d_reg[0] ;
  wire arready_d2;
  wire arvalid_d3;
  wire cmd_packed_wrap_i_6;
  wire last_word_for_mask_sel_0_14;
  wire last_word_for_mask_sel_1_16;
  wire last_word_for_mask_sel_2_13;
  wire last_word_mask_2_1;
  wire m_valid_i_i_1__0_n_0;
  wire p_0_in0_in_17;
  wire [3:0]p_0_out_2;
  wire p_1_in24_in_5;
  wire p_3_in_15;
  wire reset;
  wire [52:0]\s_axi_arid[3] ;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire s_ready_i_reg_0;
  wire sel_access_need_extra_word_24;
  wire [2:0]sr_ARADDR;
  wire [1:0]sr_ARBURST;
  wire [7:0]sr_ARLEN;
  wire [2:0]sr_ARSIZE;
  wire sr_ARVALID;
  wire \storage_data1[65]_i_1__0_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF2)) 
    \USE_FPGA.and2b1l_inst_i_1__3 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[2] ),
        .I1(sr_ARLEN[0]),
        .I2(sr_ARSIZE[0]),
        .I3(sr_ARSIZE[2]),
        .I4(sr_ARSIZE[1]),
        .O(I_n_7));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF02A2)) 
    \USE_FPGA.and2b1l_inst_i_1__4 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[2] ),
        .I1(sr_ARLEN[1]),
        .I2(sr_ARSIZE[0]),
        .I3(sr_ARLEN[0]),
        .I4(sr_ARSIZE[1]),
        .I5(sr_ARSIZE[2]),
        .O(I_n_8));
  LUT2 #(
    .INIT(4'h2)) 
    \USE_FPGA.and2b1l_inst_i_1__5 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[2] ),
        .I1(\USE_FPGA_FIFO.DATA_GEN[13].USE_32.SRLC32E_inst_i_2__0_n_0 ),
        .O(I_n_9));
  LUT2 #(
    .INIT(4'h2)) 
    \USE_FPGA.and_inst_i_1__23 
       (.I0(sr_ARBURST[0]),
        .I1(sr_ARBURST[1]),
        .O(sel_access_need_extra_word_24));
  LUT4 #(
    .INIT(16'hFE02)) 
    \USE_FPGA_ADJUSTED_LEN.LUT_ADJUST[0].and_inst_i_1__0 
       (.I0(sr_ARLEN[0]),
        .I1(sr_ARBURST[0]),
        .I2(sr_ARBURST[1]),
        .I3(\USE_FPGA_ADJUSTED_LEN.LUT_ADJUST[0].and_inst_i_2__0_n_0 ),
        .O(adjusted_length_sel_0_18));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \USE_FPGA_ADJUSTED_LEN.LUT_ADJUST[0].and_inst_i_2__0 
       (.I0(sr_ARLEN[3]),
        .I1(sr_ARSIZE[1]),
        .I2(sr_ARLEN[1]),
        .I3(sr_ARSIZE[0]),
        .I4(sr_ARLEN[2]),
        .I5(sr_ARSIZE[2]),
        .O(\USE_FPGA_ADJUSTED_LEN.LUT_ADJUST[0].and_inst_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \USE_FPGA_ADJUSTED_LEN.LUT_ADJUST[1].and_inst_i_1__0 
       (.I0(sr_ARLEN[1]),
        .I1(sr_ARBURST[0]),
        .I2(sr_ARBURST[1]),
        .I3(\USE_FPGA_ADJUSTED_LEN.LUT_ADJUST[1].and_inst_i_2__0_n_0 ),
        .O(adjusted_length_sel_1_19));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \USE_FPGA_ADJUSTED_LEN.LUT_ADJUST[1].and_inst_i_2__0 
       (.I0(sr_ARLEN[4]),
        .I1(sr_ARSIZE[1]),
        .I2(sr_ARLEN[2]),
        .I3(sr_ARSIZE[0]),
        .I4(sr_ARLEN[3]),
        .I5(sr_ARSIZE[2]),
        .O(\USE_FPGA_ADJUSTED_LEN.LUT_ADJUST[1].and_inst_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \USE_FPGA_ADJUSTED_LEN.LUT_ADJUST[2].and_inst_i_1__0 
       (.I0(sr_ARLEN[2]),
        .I1(sr_ARBURST[0]),
        .I2(sr_ARBURST[1]),
        .I3(\USE_FPGA_ADJUSTED_LEN.LUT_ADJUST[2].and_inst_i_2__0_n_0 ),
        .O(adjusted_length_sel_2_20));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \USE_FPGA_ADJUSTED_LEN.LUT_ADJUST[2].and_inst_i_2__0 
       (.I0(sr_ARLEN[5]),
        .I1(sr_ARSIZE[1]),
        .I2(sr_ARLEN[3]),
        .I3(sr_ARSIZE[0]),
        .I4(sr_ARLEN[4]),
        .I5(sr_ARSIZE[2]),
        .O(\USE_FPGA_ADJUSTED_LEN.LUT_ADJUST[2].and_inst_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \USE_FPGA_ADJUSTED_LEN.LUT_ADJUST[3].and_inst_i_1__0 
       (.I0(sr_ARLEN[3]),
        .I1(sr_ARBURST[0]),
        .I2(sr_ARBURST[1]),
        .I3(\USE_FPGA_ADJUSTED_LEN.LUT_ADJUST[3].and_inst_i_2__0_n_0 ),
        .O(adjusted_length_sel_3_21));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \USE_FPGA_ADJUSTED_LEN.LUT_ADJUST[3].and_inst_i_2__0 
       (.I0(sr_ARLEN[6]),
        .I1(sr_ARSIZE[1]),
        .I2(sr_ARLEN[4]),
        .I3(sr_ARSIZE[0]),
        .I4(sr_ARLEN[5]),
        .I5(sr_ARSIZE[2]),
        .O(\USE_FPGA_ADJUSTED_LEN.LUT_ADJUST[3].and_inst_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \USE_FPGA_ADJUSTED_LEN.LUT_ADJUST[4].and_inst_i_1__0 
       (.I0(sr_ARLEN[4]),
        .I1(sr_ARBURST[0]),
        .I2(sr_ARBURST[1]),
        .I3(\USE_FPGA_ADJUSTED_LEN.LUT_ADJUST[4].and_inst_i_2__0_n_0 ),
        .O(adjusted_length_sel_4_22));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \USE_FPGA_ADJUSTED_LEN.LUT_ADJUST[4].and_inst_i_2__0 
       (.I0(sr_ARLEN[7]),
        .I1(sr_ARSIZE[1]),
        .I2(sr_ARLEN[5]),
        .I3(sr_ARSIZE[0]),
        .I4(sr_ARLEN[6]),
        .I5(sr_ARSIZE[2]),
        .O(\USE_FPGA_ADJUSTED_LEN.LUT_ADJUST[4].and_inst_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \USE_FPGA_ADJUSTED_LEN.LUT_ADJUST[5].and_inst_i_1__0 
       (.I0(sr_ARLEN[5]),
        .I1(\USE_REGISTER.M_AXI_ALEN_q_reg[5]_0 ),
        .I2(\USE_REGISTER.M_AXI_ALEN_q_reg[5] ),
        .I3(sr_ARLEN[6]),
        .I4(\USE_REGISTER.M_AXI_ALEN_q_reg[5]_1 ),
        .I5(sr_ARLEN[7]),
        .O(adjusted_length_sel_5_12));
  LUT6 #(
    .INIT(64'h888888888888B888)) 
    \USE_FPGA_ADJUSTED_LEN.LUT_ADJUST[6].and_inst_i_1__0 
       (.I0(sr_ARLEN[6]),
        .I1(\USE_REGISTER.M_AXI_ALEN_q_reg[5]_0 ),
        .I2(sr_ARSIZE[1]),
        .I3(sr_ARLEN[7]),
        .I4(sr_ARSIZE[2]),
        .I5(sr_ARSIZE[0]),
        .O(adjusted_length_sel_6_10));
  LUT3 #(
    .INIT(8'h02)) 
    \USE_FPGA_ADJUSTED_LEN.LUT_ADJUST[7].xorcy_inst_i_1__0 
       (.I0(sr_ARLEN[7]),
        .I1(sr_ARBURST[1]),
        .I2(sr_ARBURST[0]),
        .O(adjusted_length_sel_7_23));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAA9A)) 
    \USE_FPGA_ADJUSTED_LEN.LUT_LAST[0].and_inst_i_1__0 
       (.I0(sr_ARADDR[0]),
        .I1(\USE_REGISTER.M_AXI_ALEN_q_reg[5]_0 ),
        .I2(sr_ARLEN[0]),
        .I3(sr_ARSIZE[0]),
        .I4(sr_ARSIZE[2]),
        .I5(sr_ARSIZE[1]),
        .O(last_word_for_mask_sel_0_14));
  LUT6 #(
    .INIT(64'hAAAAAAAA999AAA9A)) 
    \USE_FPGA_ADJUSTED_LEN.LUT_LAST[1].and_inst_i_1__0 
       (.I0(sr_ARADDR[1]),
        .I1(\USE_REGISTER.M_AXI_ALEN_q_reg[5]_0 ),
        .I2(sr_ARLEN[1]),
        .I3(sr_ARSIZE[0]),
        .I4(sr_ARLEN[0]),
        .I5(\USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].and_inst1_i_3__0_n_0 ),
        .O(last_word_for_mask_sel_1_16));
  LUT4 #(
    .INIT(16'h56AA)) 
    \USE_FPGA_ADJUSTED_LEN.LUT_LAST[2].and_inst_i_1__0 
       (.I0(sr_ARADDR[2]),
        .I1(sr_ARBURST[0]),
        .I2(sr_ARBURST[1]),
        .I3(\USE_FPGA_FIFO.DATA_GEN[13].USE_32.SRLC32E_inst_i_2__0_n_0 ),
        .O(last_word_for_mask_sel_2_13));
  LUT3 #(
    .INIT(8'hA8)) 
    \USE_FPGA_ADJUSTED_LEN.LUT_LAST[2].and_inst_i_2__0 
       (.I0(\USE_FPGA_FIFO.DATA_GEN[13].USE_32.SRLC32E_inst_i_2__0_n_0 ),
        .I1(sr_ARBURST[1]),
        .I2(sr_ARBURST[0]),
        .O(\USE_REGISTER.M_AXI_ALEN_q_reg[0] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAA9A)) 
    \USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].and_inst1_i_1__0 
       (.I0(sr_ARADDR[0]),
        .I1(\USE_REGISTER.M_AXI_ALEN_q_reg[5]_0 ),
        .I2(sr_ARLEN[0]),
        .I3(sr_ARSIZE[0]),
        .I4(sr_ARSIZE[2]),
        .I5(sr_ARSIZE[1]),
        .O(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[17].FDRE_inst ));
  LUT6 #(
    .INIT(64'h0100010001000000)) 
    \USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].and_inst1_i_2__0 
       (.I0(sr_ARSIZE[1]),
        .I1(sr_ARSIZE[2]),
        .I2(sr_ARSIZE[0]),
        .I3(sr_ARLEN[0]),
        .I4(sr_ARBURST[1]),
        .I5(sr_ARBURST[0]),
        .O(p_3_in_15));
  LUT6 #(
    .INIT(64'hAAAAAAAA999AAA9A)) 
    \USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].and_inst1_i_1__0 
       (.I0(sr_ARADDR[1]),
        .I1(\USE_REGISTER.M_AXI_ALEN_q_reg[5]_0 ),
        .I2(sr_ARLEN[1]),
        .I3(sr_ARSIZE[0]),
        .I4(sr_ARLEN[0]),
        .I5(\USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].and_inst1_i_3__0_n_0 ),
        .O(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[18].FDRE_inst ));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].and_inst1_i_2__0 
       (.I0(sr_ARSIZE[2]),
        .I1(sr_ARSIZE[1]),
        .I2(sr_ARLEN[0]),
        .I3(sr_ARSIZE[0]),
        .I4(sr_ARLEN[1]),
        .I5(\USE_REGISTER.M_AXI_ALEN_q_reg[5]_0 ),
        .O(p_0_in0_in_17));
  LUT2 #(
    .INIT(4'hE)) 
    \USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].and_inst1_i_3__0 
       (.I0(sr_ARSIZE[2]),
        .I1(sr_ARSIZE[1]),
        .O(\USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].and_inst1_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h56AA)) 
    \USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].xorcy_inst_i_1__0 
       (.I0(sr_ARADDR[2]),
        .I1(sr_ARBURST[0]),
        .I2(sr_ARBURST[1]),
        .I3(\USE_FPGA_FIFO.DATA_GEN[13].USE_32.SRLC32E_inst_i_2__0_n_0 ),
        .O(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst ));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \USE_FPGA_FIFO.DATA_GEN[10].USE_32.SRLC32E_inst_i_1 
       (.I0(sr_ARSIZE[1]),
        .I1(sr_ARSIZE[2]),
        .I2(sr_ARSIZE[0]),
        .O(\USE_REGISTER.M_AXI_ALEN_q_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT5 #(
    .INIT(32'h0100FFFF)) 
    \USE_FPGA_FIFO.DATA_GEN[11].USE_32.SRLC32E_inst_i_1__0 
       (.I0(sr_ARSIZE[1]),
        .I1(sr_ARSIZE[2]),
        .I2(sr_ARSIZE[0]),
        .I3(sr_ARLEN[0]),
        .I4(\USE_REGISTER.M_AXI_AADDR_q_reg[2] ),
        .O(\USE_REGISTER.M_AXI_AADDR_q_reg[0] ));
  LUT6 #(
    .INIT(64'h10111000FFFFFFFF)) 
    \USE_FPGA_FIFO.DATA_GEN[12].USE_32.SRLC32E_inst_i_1__0 
       (.I0(sr_ARSIZE[2]),
        .I1(sr_ARSIZE[1]),
        .I2(sr_ARLEN[0]),
        .I3(sr_ARSIZE[0]),
        .I4(sr_ARLEN[1]),
        .I5(\USE_REGISTER.M_AXI_AADDR_q_reg[2] ),
        .O(p_1_in24_in_5));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT2 #(
    .INIT(4'hD)) 
    \USE_FPGA_FIFO.DATA_GEN[13].USE_32.SRLC32E_inst_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[2] ),
        .I1(\USE_FPGA_FIFO.DATA_GEN[13].USE_32.SRLC32E_inst_i_2__0_n_0 ),
        .O(last_word_mask_2_1));
  LUT6 #(
    .INIT(64'h000C0A0F000C0A00)) 
    \USE_FPGA_FIFO.DATA_GEN[13].USE_32.SRLC32E_inst_i_2__0 
       (.I0(sr_ARLEN[0]),
        .I1(sr_ARLEN[1]),
        .I2(sr_ARSIZE[2]),
        .I3(sr_ARSIZE[1]),
        .I4(sr_ARSIZE[0]),
        .I5(sr_ARLEN[2]),
        .O(\USE_FPGA_FIFO.DATA_GEN[13].USE_32.SRLC32E_inst_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \USE_FPGA_FIFO.DATA_GEN[16].USE_32.SRLC32E_inst_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[2] ),
        .I1(\USE_FPGA_FIFO.DATA_GEN[13].USE_32.SRLC32E_inst_i_2__0_n_0 ),
        .I2(sr_ARADDR[2]),
        .O(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[16].FDRE_inst ));
  LUT6 #(
    .INIT(64'h0001000000010001)) 
    \USE_FPGA_FIFO.DATA_GEN[20].USE_32.SRLC32E_inst_i_1__0 
       (.I0(sr_ARADDR[0]),
        .I1(sr_ARSIZE[1]),
        .I2(sr_ARSIZE[2]),
        .I3(sr_ARSIZE[0]),
        .I4(sr_ARLEN[0]),
        .I5(\USE_REGISTER.M_AXI_AADDR_q_reg[2] ),
        .O(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[20].FDRE_inst ));
  LUT6 #(
    .INIT(64'h5550555100050004)) 
    \USE_FPGA_FIFO.DATA_GEN[21].USE_32.SRLC32E_inst_i_1__0 
       (.I0(I_n_8),
        .I1(sr_ARADDR[0]),
        .I2(sr_ARSIZE[1]),
        .I3(sr_ARSIZE[2]),
        .I4(sr_ARSIZE[0]),
        .I5(sr_ARADDR[1]),
        .O(p_0_out_2[0]));
  LUT6 #(
    .INIT(64'h0DD0D00D0DD00DD0)) 
    \USE_FPGA_FIFO.DATA_GEN[22].USE_32.SRLC32E_inst_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[2] ),
        .I1(\USE_FPGA_FIFO.DATA_GEN[13].USE_32.SRLC32E_inst_i_2__0_n_0 ),
        .I2(sr_ARADDR[2]),
        .I3(\USE_REGISTER.M_AXI_ALEN_q_reg[5] ),
        .I4(\USE_FPGA_FIFO.DATA_GEN[22].USE_32.SRLC32E_inst_i_2__0_n_0 ),
        .I5(sr_ARADDR[1]),
        .O(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[22].FDRE_inst ));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT4 #(
    .INIT(16'hFCFD)) 
    \USE_FPGA_FIFO.DATA_GEN[22].USE_32.SRLC32E_inst_i_2__0 
       (.I0(sr_ARADDR[0]),
        .I1(sr_ARSIZE[1]),
        .I2(sr_ARSIZE[2]),
        .I3(sr_ARSIZE[0]),
        .O(\USE_FPGA_FIFO.DATA_GEN[22].USE_32.SRLC32E_inst_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000D0)) 
    \USE_FPGA_FIFO.DATA_GEN[23].USE_32.SRLC32E_inst_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[2] ),
        .I1(sr_ARLEN[0]),
        .I2(sr_ARADDR[0]),
        .I3(sr_ARSIZE[1]),
        .I4(sr_ARSIZE[2]),
        .I5(sr_ARSIZE[0]),
        .O(p_0_out_2[1]));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \USE_FPGA_FIFO.DATA_GEN[24].USE_32.SRLC32E_inst_i_1__0 
       (.I0(sr_ARADDR[1]),
        .I1(I_n_8),
        .O(p_0_out_2[2]));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \USE_FPGA_FIFO.DATA_GEN[25].USE_32.SRLC32E_inst_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[2] ),
        .I1(\USE_FPGA_FIFO.DATA_GEN[13].USE_32.SRLC32E_inst_i_2__0_n_0 ),
        .I2(sr_ARADDR[2]),
        .O(p_0_out_2[3]));
  LUT6 #(
    .INIT(64'h0000555400000000)) 
    \USE_FPGA_FIFO.DATA_GEN[26].USE_32.SRLC32E_inst_i_1__0 
       (.I0(\USE_FPGA_FIFO.DATA_GEN[26].USE_32.SRLC32E_inst_i_2__0_n_0 ),
        .I1(sr_ARADDR[0]),
        .I2(sr_ARADDR[2]),
        .I3(sr_ARADDR[1]),
        .I4(sr_ARBURST[0]),
        .I5(sr_ARBURST[1]),
        .O(cmd_packed_wrap_i_6));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \USE_FPGA_FIFO.DATA_GEN[26].USE_32.SRLC32E_inst_i_2__0 
       (.I0(sr_ARLEN[5]),
        .I1(sr_ARLEN[3]),
        .I2(\USE_FPGA_FIFO.DATA_GEN[26].USE_32.SRLC32E_inst_i_3__0_n_0 ),
        .I3(sr_ARLEN[4]),
        .I4(sr_ARLEN[6]),
        .I5(sr_ARLEN[7]),
        .O(\USE_FPGA_FIFO.DATA_GEN[26].USE_32.SRLC32E_inst_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFAEEEAFFFAC8C8)) 
    \USE_FPGA_FIFO.DATA_GEN[26].USE_32.SRLC32E_inst_i_3__0 
       (.I0(sr_ARLEN[2]),
        .I1(sr_ARSIZE[1]),
        .I2(sr_ARLEN[1]),
        .I3(sr_ARLEN[0]),
        .I4(sr_ARSIZE[2]),
        .I5(sr_ARSIZE[0]),
        .O(\USE_FPGA_FIFO.DATA_GEN[26].USE_32.SRLC32E_inst_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \USE_FPGA_FIFO.DATA_GEN[27].USE_32.SRLC32E_inst_i_1__0 
       (.I0(\USE_FPGA_FIFO.DATA_GEN[26].USE_32.SRLC32E_inst_i_2__0_n_0 ),
        .I1(sr_ARBURST[1]),
        .I2(sr_ARBURST[0]),
        .O(\USE_REGISTER.M_AXI_AADDR_q_reg[2] ));
  LUT2 #(
    .INIT(4'h1)) 
    \USE_FPGA_FIFO.DATA_GEN[29].USE_32.SRLC32E_inst_i_1__0 
       (.I0(sr_ARBURST[0]),
        .I1(sr_ARBURST[1]),
        .O(\USE_REGISTER.M_AXI_ALEN_q_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \USE_FPGA_FIFO.DATA_GEN[8].USE_32.SRLC32E_inst_i_1 
       (.I0(sr_ARSIZE[1]),
        .I1(sr_ARSIZE[2]),
        .I2(sr_ARSIZE[0]),
        .O(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[8].FDRE_inst ));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \USE_FPGA_FIFO.DATA_GEN[9].USE_32.SRLC32E_inst_i_1__0 
       (.I0(sr_ARSIZE[0]),
        .I1(sr_ARSIZE[1]),
        .I2(sr_ARSIZE[2]),
        .O(\USE_REGISTER.M_AXI_ALEN_q_reg[5]_1 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \USE_REGISTER.M_AXI_AADDR_q[0]_i_1 
       (.I0(sr_ARADDR[0]),
        .I1(\USE_REGISTER.M_AXI_AADDR_q[2]_i_2_n_0 ),
        .I2(\USE_REGISTER.M_AXI_AADDR_q_reg[0] ),
        .O(\USE_REGISTER.M_AXI_AADDR_q_reg[2]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \USE_REGISTER.M_AXI_AADDR_q[1]_i_1 
       (.I0(sr_ARADDR[1]),
        .I1(\USE_REGISTER.M_AXI_AADDR_q[2]_i_2_n_0 ),
        .I2(p_1_in24_in_5),
        .O(\USE_REGISTER.M_AXI_AADDR_q_reg[2]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT4 #(
    .INIT(16'hF200)) 
    \USE_REGISTER.M_AXI_AADDR_q[2]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[2] ),
        .I1(\USE_FPGA_FIFO.DATA_GEN[13].USE_32.SRLC32E_inst_i_2__0_n_0 ),
        .I2(\USE_REGISTER.M_AXI_AADDR_q[2]_i_2_n_0 ),
        .I3(sr_ARADDR[2]),
        .O(\USE_REGISTER.M_AXI_AADDR_q_reg[2]_0 [2]));
  LUT6 #(
    .INIT(64'hDDDDDDDDDDDDDDDF)) 
    \USE_REGISTER.M_AXI_AADDR_q[2]_i_2 
       (.I0(sr_ARBURST[1]),
        .I1(sr_ARBURST[0]),
        .I2(sr_ARADDR[1]),
        .I3(sr_ARADDR[2]),
        .I4(sr_ARADDR[0]),
        .I5(\USE_FPGA_FIFO.DATA_GEN[26].USE_32.SRLC32E_inst_i_2__0_n_0 ),
        .O(\USE_REGISTER.M_AXI_AADDR_q[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00C0AACA)) 
    \USE_REGISTER.M_AXI_ABURST_q[1]_i_1__0 
       (.I0(sr_ARBURST[1]),
        .I1(arburst_d3),
        .I2(arvalid_d3),
        .I3(arready_d2),
        .I4(\USE_REGISTER.M_AXI_AADDR_q_reg[2] ),
        .O(\USE_REGISTER.M_AXI_ABURST_q_reg[1] ));
  LUT6 #(
    .INIT(64'h00000000EAAA00AA)) 
    m_valid_i_i_1__0
       (.I0(sr_ARVALID),
        .I1(s_axi_arvalid),
        .I2(s_axi_arready),
        .I3(\areset_d_reg[0] ),
        .I4(\USE_FPGA_VALID_WRITE.FDRE_I1 ),
        .I5(reset),
        .O(m_valid_i_i_1__0_n_0));
  FDRE m_valid_i_reg
       (.C(CLK),
        .CE(1'b1),
        .D(m_valid_i_i_1__0_n_0),
        .Q(sr_ARVALID),
        .R(1'b0));
  FDRE s_ready_i_reg
       (.C(CLK),
        .CE(1'b1),
        .D(s_ready_i_reg_0),
        .Q(s_axi_arready),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \storage_data1[65]_i_1__0 
       (.I0(sr_ARVALID),
        .O(\storage_data1[65]_i_1__0_n_0 ));
  FDRE \storage_data1_reg[0] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1__0_n_0 ),
        .D(\s_axi_arid[3] [0]),
        .Q(\USE_REGISTER.M_AXI_AID_q_reg[3] [0]),
        .R(1'b0));
  FDRE \storage_data1_reg[17] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1__0_n_0 ),
        .D(\s_axi_arid[3] [4]),
        .Q(sr_ARBURST[0]),
        .R(1'b0));
  FDRE \storage_data1_reg[18] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1__0_n_0 ),
        .D(\s_axi_arid[3] [5]),
        .Q(sr_ARBURST[1]),
        .R(1'b0));
  FDRE \storage_data1_reg[19] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1__0_n_0 ),
        .D(\s_axi_arid[3] [6]),
        .Q(sr_ARSIZE[0]),
        .R(1'b0));
  FDRE \storage_data1_reg[1] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1__0_n_0 ),
        .D(\s_axi_arid[3] [1]),
        .Q(\USE_REGISTER.M_AXI_AID_q_reg[3] [1]),
        .R(1'b0));
  FDRE \storage_data1_reg[20] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1__0_n_0 ),
        .D(\s_axi_arid[3] [7]),
        .Q(sr_ARSIZE[1]),
        .R(1'b0));
  FDRE \storage_data1_reg[21] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1__0_n_0 ),
        .D(\s_axi_arid[3] [8]),
        .Q(sr_ARSIZE[2]),
        .R(1'b0));
  FDRE \storage_data1_reg[22] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1__0_n_0 ),
        .D(\s_axi_arid[3] [9]),
        .Q(sr_ARLEN[0]),
        .R(1'b0));
  FDRE \storage_data1_reg[23] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1__0_n_0 ),
        .D(\s_axi_arid[3] [10]),
        .Q(sr_ARLEN[1]),
        .R(1'b0));
  FDRE \storage_data1_reg[24] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1__0_n_0 ),
        .D(\s_axi_arid[3] [11]),
        .Q(sr_ARLEN[2]),
        .R(1'b0));
  FDRE \storage_data1_reg[25] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1__0_n_0 ),
        .D(\s_axi_arid[3] [12]),
        .Q(sr_ARLEN[3]),
        .R(1'b0));
  FDRE \storage_data1_reg[26] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1__0_n_0 ),
        .D(\s_axi_arid[3] [13]),
        .Q(sr_ARLEN[4]),
        .R(1'b0));
  FDRE \storage_data1_reg[27] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1__0_n_0 ),
        .D(\s_axi_arid[3] [14]),
        .Q(sr_ARLEN[5]),
        .R(1'b0));
  FDRE \storage_data1_reg[28] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1__0_n_0 ),
        .D(\s_axi_arid[3] [15]),
        .Q(sr_ARLEN[6]),
        .R(1'b0));
  FDRE \storage_data1_reg[29] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1__0_n_0 ),
        .D(\s_axi_arid[3] [16]),
        .Q(sr_ARLEN[7]),
        .R(1'b0));
  FDRE \storage_data1_reg[2] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1__0_n_0 ),
        .D(\s_axi_arid[3] [2]),
        .Q(\USE_REGISTER.M_AXI_AID_q_reg[3] [2]),
        .R(1'b0));
  FDRE \storage_data1_reg[30] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1__0_n_0 ),
        .D(\s_axi_arid[3] [17]),
        .Q(sr_ARADDR[0]),
        .R(1'b0));
  FDRE \storage_data1_reg[31] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1__0_n_0 ),
        .D(\s_axi_arid[3] [18]),
        .Q(sr_ARADDR[1]),
        .R(1'b0));
  FDRE \storage_data1_reg[32] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1__0_n_0 ),
        .D(\s_axi_arid[3] [19]),
        .Q(sr_ARADDR[2]),
        .R(1'b0));
  FDRE \storage_data1_reg[33] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1__0_n_0 ),
        .D(\s_axi_arid[3] [20]),
        .Q(\USE_REGISTER.M_AXI_AID_q_reg[3] [4]),
        .R(1'b0));
  FDRE \storage_data1_reg[34] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1__0_n_0 ),
        .D(\s_axi_arid[3] [21]),
        .Q(\USE_REGISTER.M_AXI_AID_q_reg[3] [5]),
        .R(1'b0));
  FDRE \storage_data1_reg[35] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1__0_n_0 ),
        .D(\s_axi_arid[3] [22]),
        .Q(\USE_REGISTER.M_AXI_AID_q_reg[3] [6]),
        .R(1'b0));
  FDRE \storage_data1_reg[36] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1__0_n_0 ),
        .D(\s_axi_arid[3] [23]),
        .Q(\USE_REGISTER.M_AXI_AID_q_reg[3] [7]),
        .R(1'b0));
  FDRE \storage_data1_reg[37] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1__0_n_0 ),
        .D(\s_axi_arid[3] [24]),
        .Q(\USE_REGISTER.M_AXI_AID_q_reg[3] [8]),
        .R(1'b0));
  FDRE \storage_data1_reg[38] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1__0_n_0 ),
        .D(\s_axi_arid[3] [25]),
        .Q(\USE_REGISTER.M_AXI_AID_q_reg[3] [9]),
        .R(1'b0));
  FDRE \storage_data1_reg[39] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1__0_n_0 ),
        .D(\s_axi_arid[3] [26]),
        .Q(\USE_REGISTER.M_AXI_AID_q_reg[3] [10]),
        .R(1'b0));
  FDRE \storage_data1_reg[3] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1__0_n_0 ),
        .D(\s_axi_arid[3] [3]),
        .Q(\USE_REGISTER.M_AXI_AID_q_reg[3] [3]),
        .R(1'b0));
  FDRE \storage_data1_reg[40] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1__0_n_0 ),
        .D(\s_axi_arid[3] [27]),
        .Q(\USE_REGISTER.M_AXI_AID_q_reg[3] [11]),
        .R(1'b0));
  FDRE \storage_data1_reg[41] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1__0_n_0 ),
        .D(\s_axi_arid[3] [28]),
        .Q(\USE_REGISTER.M_AXI_AID_q_reg[3] [12]),
        .R(1'b0));
  FDRE \storage_data1_reg[42] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1__0_n_0 ),
        .D(\s_axi_arid[3] [29]),
        .Q(\USE_REGISTER.M_AXI_AID_q_reg[3] [13]),
        .R(1'b0));
  FDRE \storage_data1_reg[43] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1__0_n_0 ),
        .D(\s_axi_arid[3] [30]),
        .Q(\USE_REGISTER.M_AXI_AID_q_reg[3] [14]),
        .R(1'b0));
  FDRE \storage_data1_reg[44] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1__0_n_0 ),
        .D(\s_axi_arid[3] [31]),
        .Q(\USE_REGISTER.M_AXI_AID_q_reg[3] [15]),
        .R(1'b0));
  FDRE \storage_data1_reg[45] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1__0_n_0 ),
        .D(\s_axi_arid[3] [32]),
        .Q(\USE_REGISTER.M_AXI_AID_q_reg[3] [16]),
        .R(1'b0));
  FDRE \storage_data1_reg[46] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1__0_n_0 ),
        .D(\s_axi_arid[3] [33]),
        .Q(\USE_REGISTER.M_AXI_AID_q_reg[3] [17]),
        .R(1'b0));
  FDRE \storage_data1_reg[47] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1__0_n_0 ),
        .D(\s_axi_arid[3] [34]),
        .Q(\USE_REGISTER.M_AXI_AID_q_reg[3] [18]),
        .R(1'b0));
  FDRE \storage_data1_reg[48] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1__0_n_0 ),
        .D(\s_axi_arid[3] [35]),
        .Q(\USE_REGISTER.M_AXI_AID_q_reg[3] [19]),
        .R(1'b0));
  FDRE \storage_data1_reg[49] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1__0_n_0 ),
        .D(\s_axi_arid[3] [36]),
        .Q(\USE_REGISTER.M_AXI_AID_q_reg[3] [20]),
        .R(1'b0));
  FDRE \storage_data1_reg[50] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1__0_n_0 ),
        .D(\s_axi_arid[3] [37]),
        .Q(\USE_REGISTER.M_AXI_AID_q_reg[3] [21]),
        .R(1'b0));
  FDRE \storage_data1_reg[51] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1__0_n_0 ),
        .D(\s_axi_arid[3] [38]),
        .Q(\USE_REGISTER.M_AXI_AID_q_reg[3] [22]),
        .R(1'b0));
  FDRE \storage_data1_reg[52] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1__0_n_0 ),
        .D(\s_axi_arid[3] [39]),
        .Q(\USE_REGISTER.M_AXI_AID_q_reg[3] [23]),
        .R(1'b0));
  FDRE \storage_data1_reg[53] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1__0_n_0 ),
        .D(\s_axi_arid[3] [40]),
        .Q(\USE_REGISTER.M_AXI_AID_q_reg[3] [24]),
        .R(1'b0));
  FDRE \storage_data1_reg[54] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1__0_n_0 ),
        .D(\s_axi_arid[3] [41]),
        .Q(\USE_REGISTER.M_AXI_AID_q_reg[3] [25]),
        .R(1'b0));
  FDRE \storage_data1_reg[55] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1__0_n_0 ),
        .D(\s_axi_arid[3] [42]),
        .Q(\USE_REGISTER.M_AXI_AID_q_reg[3] [26]),
        .R(1'b0));
  FDRE \storage_data1_reg[56] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1__0_n_0 ),
        .D(\s_axi_arid[3] [43]),
        .Q(\USE_REGISTER.M_AXI_AID_q_reg[3] [27]),
        .R(1'b0));
  FDRE \storage_data1_reg[57] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1__0_n_0 ),
        .D(\s_axi_arid[3] [44]),
        .Q(\USE_REGISTER.M_AXI_AID_q_reg[3] [28]),
        .R(1'b0));
  FDRE \storage_data1_reg[58] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1__0_n_0 ),
        .D(\s_axi_arid[3] [45]),
        .Q(\USE_REGISTER.M_AXI_AID_q_reg[3] [29]),
        .R(1'b0));
  FDRE \storage_data1_reg[59] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1__0_n_0 ),
        .D(\s_axi_arid[3] [46]),
        .Q(\USE_REGISTER.M_AXI_AID_q_reg[3] [30]),
        .R(1'b0));
  FDRE \storage_data1_reg[60] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1__0_n_0 ),
        .D(\s_axi_arid[3] [47]),
        .Q(\USE_REGISTER.M_AXI_AID_q_reg[3] [31]),
        .R(1'b0));
  FDRE \storage_data1_reg[61] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1__0_n_0 ),
        .D(\s_axi_arid[3] [48]),
        .Q(\USE_REGISTER.M_AXI_AID_q_reg[3] [32]),
        .R(1'b0));
  FDRE \storage_data1_reg[62] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1__0_n_0 ),
        .D(\s_axi_arid[3] [49]),
        .Q(\USE_REGISTER.M_AXI_AID_q_reg[3] [33]),
        .R(1'b0));
  FDRE \storage_data1_reg[63] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1__0_n_0 ),
        .D(\s_axi_arid[3] [50]),
        .Q(\USE_REGISTER.M_AXI_AID_q_reg[3] [34]),
        .R(1'b0));
  FDRE \storage_data1_reg[64] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1__0_n_0 ),
        .D(\s_axi_arid[3] [51]),
        .Q(\USE_REGISTER.M_AXI_AID_q_reg[3] [35]),
        .R(1'b0));
  FDRE \storage_data1_reg[65] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1__0_n_0 ),
        .D(\s_axi_arid[3] [52]),
        .Q(\USE_REGISTER.M_AXI_AID_q_reg[3] [36]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_axic_register_slice" *) 
module ddr_axi_mig_7series_v2_4_ddr_axic_register_slice_0
   (sr_AWVALID,
    s_axi_awready,
    m_valid_i_reg_0,
    \USE_REGISTER.M_AXI_ABURST_q_reg[1] ,
    \USE_REGISTER.M_AXI_AADDR_q_reg[0] ,
    s_ready_i_reg_0,
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[20].FDRE_inst ,
    \USE_REGISTER.M_AXI_AADDR_q_reg[0]_0 ,
    \USE_REGISTER.M_AXI_ALEN_q_reg[5] ,
    p_0_out,
    last_word_mask_2,
    \USE_REGISTER.M_AXI_AADDR_q_reg[5] ,
    \USE_REGISTER.M_AXI_AADDR_q_reg[0]_1 ,
    \USE_REGISTER.M_AXI_AADDR_q_reg[0]_2 ,
    I_n,
    last_word_for_mask_sel_2,
    \USE_REGISTER.M_AXI_ALEN_q_reg[0] ,
    I_n_3,
    last_word_for_mask_sel_0,
    \USE_REGISTER.M_AXI_AADDR_q_reg[3] ,
    p_3_in,
    adjusted_length_sel_1,
    I_n_4,
    p_1_in24_in,
    last_word_for_mask_sel_1,
    p_0_in0_in,
    adjusted_length_sel_2,
    adjusted_length_sel_5,
    \USE_REGISTER.M_AXI_ALEN_q_reg[5]_0 ,
    adjusted_length_sel_0,
    adjusted_length_sel_6,
    cmd_modified_i,
    adjusted_length_sel_3,
    adjusted_length_sel_4,
    adjusted_length_sel_7,
    sel_access_need_extra_word,
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[17].FDRE_inst ,
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[18].FDRE_inst ,
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst ,
    Q,
    reset,
    CLK,
    s_axi_awvalid,
    \USE_FPGA_VALID_WRITE.FDRE_I1 ,
    awburst_d3,
    awvalid_d3,
    awready_d2,
    \USE_FPGA_VALID_WRITE.FDRE_I1_0 ,
    s_axi_arready,
    s_axi_arvalid,
    \s_axi_awid[3] );
  output sr_AWVALID;
  output s_axi_awready;
  output m_valid_i_reg_0;
  output \USE_REGISTER.M_AXI_ABURST_q_reg[1] ;
  output \USE_REGISTER.M_AXI_AADDR_q_reg[0] ;
  output s_ready_i_reg_0;
  output \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[20].FDRE_inst ;
  output \USE_REGISTER.M_AXI_AADDR_q_reg[0]_0 ;
  output \USE_REGISTER.M_AXI_ALEN_q_reg[5] ;
  output [5:0]p_0_out;
  output last_word_mask_2;
  output [5:0]\USE_REGISTER.M_AXI_AADDR_q_reg[5] ;
  output \USE_REGISTER.M_AXI_AADDR_q_reg[0]_1 ;
  output \USE_REGISTER.M_AXI_AADDR_q_reg[0]_2 ;
  output I_n;
  output last_word_for_mask_sel_2;
  output \USE_REGISTER.M_AXI_ALEN_q_reg[0] ;
  output I_n_3;
  output last_word_for_mask_sel_0;
  output \USE_REGISTER.M_AXI_AADDR_q_reg[3] ;
  output p_3_in;
  output adjusted_length_sel_1;
  output I_n_4;
  output p_1_in24_in;
  output last_word_for_mask_sel_1;
  output p_0_in0_in;
  output adjusted_length_sel_2;
  output adjusted_length_sel_5;
  output \USE_REGISTER.M_AXI_ALEN_q_reg[5]_0 ;
  output adjusted_length_sel_0;
  output adjusted_length_sel_6;
  output cmd_modified_i;
  output adjusted_length_sel_3;
  output adjusted_length_sel_4;
  output adjusted_length_sel_7;
  output sel_access_need_extra_word;
  output \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[17].FDRE_inst ;
  output \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[18].FDRE_inst ;
  output \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst ;
  output [33:0]Q;
  input reset;
  input CLK;
  input s_axi_awvalid;
  input \USE_FPGA_VALID_WRITE.FDRE_I1 ;
  input [0:0]awburst_d3;
  input awvalid_d3;
  input awready_d2;
  input \USE_FPGA_VALID_WRITE.FDRE_I1_0 ;
  input s_axi_arready;
  input s_axi_arvalid;
  input [52:0]\s_axi_awid[3] ;

  wire CLK;
  wire I_n;
  wire I_n_3;
  wire I_n_4;
  wire [33:0]Q;
  wire [5:3]S_AXI_AADDR;
  wire \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[17].FDRE_inst ;
  wire \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[18].FDRE_inst ;
  wire \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst ;
  wire \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[20].FDRE_inst ;
  wire \USE_FPGA_ADJUSTED_LEN.LUT_ADJUST[0].and_inst_i_2_n_0 ;
  wire \USE_FPGA_ADJUSTED_LEN.LUT_ADJUST[0].and_inst_i_3_n_0 ;
  wire \USE_FPGA_ADJUSTED_LEN.LUT_ADJUST[1].and_inst_i_2_n_0 ;
  wire \USE_FPGA_ADJUSTED_LEN.LUT_ADJUST[2].and_inst_i_2_n_0 ;
  wire \USE_FPGA_ADJUSTED_LEN.LUT_ADJUST[3].and_inst_i_2_n_0 ;
  wire \USE_FPGA_ADJUSTED_LEN.LUT_ADJUST[4].and_inst_i_2_n_0 ;
  wire \USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].and_inst1_i_3_n_0 ;
  wire \USE_FPGA_FIFO.DATA_GEN[13].USE_32.SRLC32E_inst_i_2_n_0 ;
  wire \USE_FPGA_FIFO.DATA_GEN[21].USE_32.SRLC32E_inst_i_2_n_0 ;
  wire \USE_FPGA_FIFO.DATA_GEN[22].USE_32.SRLC32E_inst_i_2_n_0 ;
  wire \USE_FPGA_FIFO.DATA_GEN[26].USE_32.SRLC32E_inst_i_2_n_0 ;
  wire \USE_FPGA_FIFO.DATA_GEN[26].USE_32.SRLC32E_inst_i_3_n_0 ;
  wire \USE_FPGA_FIFO.DATA_GEN[27].USE_32.SRLC32E_inst_i_2_n_0 ;
  wire \USE_FPGA_FIFO.DATA_GEN[27].USE_32.SRLC32E_inst_i_3_n_0 ;
  wire \USE_FPGA_VALID_WRITE.FDRE_I1 ;
  wire \USE_FPGA_VALID_WRITE.FDRE_I1_0 ;
  wire \USE_REGISTER.M_AXI_AADDR_q[1]_i_2_n_0 ;
  wire \USE_REGISTER.M_AXI_AADDR_q[3]_i_2_n_0 ;
  wire \USE_REGISTER.M_AXI_AADDR_q[4]_i_2_n_0 ;
  wire \USE_REGISTER.M_AXI_AADDR_q[5]_i_2_n_0 ;
  wire \USE_REGISTER.M_AXI_AADDR_q[5]_i_3_n_0 ;
  wire \USE_REGISTER.M_AXI_AADDR_q_reg[0] ;
  wire \USE_REGISTER.M_AXI_AADDR_q_reg[0]_0 ;
  wire \USE_REGISTER.M_AXI_AADDR_q_reg[0]_1 ;
  wire \USE_REGISTER.M_AXI_AADDR_q_reg[0]_2 ;
  wire \USE_REGISTER.M_AXI_AADDR_q_reg[3] ;
  wire [5:0]\USE_REGISTER.M_AXI_AADDR_q_reg[5] ;
  wire \USE_REGISTER.M_AXI_ABURST_q_reg[1] ;
  wire \USE_REGISTER.M_AXI_ALEN_q_reg[0] ;
  wire \USE_REGISTER.M_AXI_ALEN_q_reg[5] ;
  wire \USE_REGISTER.M_AXI_ALEN_q_reg[5]_0 ;
  wire adjusted_length_sel_0;
  wire adjusted_length_sel_1;
  wire adjusted_length_sel_2;
  wire adjusted_length_sel_3;
  wire adjusted_length_sel_4;
  wire adjusted_length_sel_5;
  wire adjusted_length_sel_6;
  wire adjusted_length_sel_7;
  wire [1:0]areset_d;
  wire [0:0]awburst_d3;
  wire awready_d2;
  wire awvalid_d3;
  wire cmd_modified_i;
  wire last_word_for_mask_sel_0;
  wire last_word_for_mask_sel_1;
  wire last_word_for_mask_sel_2;
  wire last_word_mask_2;
  wire m_valid_i_i_1_n_0;
  wire m_valid_i_reg_0;
  wire p_0_in0_in;
  wire [5:0]p_0_out;
  wire p_1_in24_in;
  wire p_3_in;
  wire reset;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [52:0]\s_axi_awid[3] ;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_ready_i_i_1_n_0;
  wire s_ready_i_reg_0;
  wire sel_access_need_extra_word;
  wire [2:0]sr_AWADDR;
  wire [1:0]sr_AWBURST;
  wire [7:0]sr_AWLEN;
  wire [2:0]sr_AWSIZE;
  wire sr_AWVALID;
  wire \storage_data1[65]_i_1_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair601" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \USE_FPGA.and2b1l_inst_i_1 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[0] ),
        .I1(\USE_FPGA_FIFO.DATA_GEN[13].USE_32.SRLC32E_inst_i_2_n_0 ),
        .O(I_n));
  (* SOFT_HLUTNM = "soft_lutpair595" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF2)) 
    \USE_FPGA.and2b1l_inst_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[0] ),
        .I1(sr_AWLEN[0]),
        .I2(sr_AWSIZE[2]),
        .I3(sr_AWSIZE[1]),
        .I4(sr_AWSIZE[0]),
        .O(I_n_3));
  LUT6 #(
    .INIT(64'hFCFEFCFCFCFEFEFE)) 
    \USE_FPGA.and2b1l_inst_i_1__1 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[0] ),
        .I1(sr_AWSIZE[2]),
        .I2(sr_AWSIZE[1]),
        .I3(sr_AWLEN[0]),
        .I4(sr_AWSIZE[0]),
        .I5(sr_AWLEN[1]),
        .O(I_n_4));
  LUT2 #(
    .INIT(4'h2)) 
    \USE_FPGA.and_inst_i_1__17 
       (.I0(sr_AWBURST[0]),
        .I1(sr_AWBURST[1]),
        .O(sel_access_need_extra_word));
  LUT6 #(
    .INIT(64'hFFFF0000AABAAABA)) 
    \USE_FPGA_ADJUSTED_LEN.LUT_ADJUST[0].and_inst_i_1 
       (.I0(\USE_FPGA_ADJUSTED_LEN.LUT_ADJUST[0].and_inst_i_2_n_0 ),
        .I1(sr_AWSIZE[0]),
        .I2(sr_AWLEN[1]),
        .I3(\USE_FPGA_ADJUSTED_LEN.LUT_ADJUST[0].and_inst_i_3_n_0 ),
        .I4(sr_AWLEN[0]),
        .I5(\USE_REGISTER.M_AXI_AADDR_q_reg[3] ),
        .O(adjusted_length_sel_0));
  (* SOFT_HLUTNM = "soft_lutpair598" *) 
  LUT5 #(
    .INIT(32'h000000E2)) 
    \USE_FPGA_ADJUSTED_LEN.LUT_ADJUST[0].and_inst_i_2 
       (.I0(sr_AWLEN[3]),
        .I1(sr_AWSIZE[0]),
        .I2(sr_AWLEN[2]),
        .I3(sr_AWSIZE[1]),
        .I4(sr_AWSIZE[2]),
        .O(\USE_FPGA_ADJUSTED_LEN.LUT_ADJUST[0].and_inst_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair604" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \USE_FPGA_ADJUSTED_LEN.LUT_ADJUST[0].and_inst_i_3 
       (.I0(sr_AWSIZE[2]),
        .I1(sr_AWSIZE[1]),
        .O(\USE_FPGA_ADJUSTED_LEN.LUT_ADJUST[0].and_inst_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h02FE)) 
    \USE_FPGA_ADJUSTED_LEN.LUT_ADJUST[1].and_inst_i_1 
       (.I0(sr_AWLEN[1]),
        .I1(sr_AWBURST[0]),
        .I2(sr_AWBURST[1]),
        .I3(\USE_FPGA_ADJUSTED_LEN.LUT_ADJUST[1].and_inst_i_2_n_0 ),
        .O(adjusted_length_sel_1));
  LUT6 #(
    .INIT(64'hFFF3F5F0FFF3F5FF)) 
    \USE_FPGA_ADJUSTED_LEN.LUT_ADJUST[1].and_inst_i_2 
       (.I0(sr_AWLEN[2]),
        .I1(sr_AWLEN[3]),
        .I2(sr_AWSIZE[2]),
        .I3(sr_AWSIZE[1]),
        .I4(sr_AWSIZE[0]),
        .I5(sr_AWLEN[4]),
        .O(\USE_FPGA_ADJUSTED_LEN.LUT_ADJUST[1].and_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8F8F8F8F8F8FFF00)) 
    \USE_FPGA_ADJUSTED_LEN.LUT_ADJUST[2].and_inst_i_1 
       (.I0(\USE_REGISTER.M_AXI_ALEN_q_reg[5] ),
        .I1(sr_AWLEN[3]),
        .I2(\USE_FPGA_ADJUSTED_LEN.LUT_ADJUST[2].and_inst_i_2_n_0 ),
        .I3(sr_AWLEN[2]),
        .I4(sr_AWBURST[0]),
        .I5(sr_AWBURST[1]),
        .O(adjusted_length_sel_2));
  (* SOFT_HLUTNM = "soft_lutpair597" *) 
  LUT5 #(
    .INIT(32'hFFF1FFFD)) 
    \USE_FPGA_ADJUSTED_LEN.LUT_ADJUST[2].and_inst_i_2 
       (.I0(sr_AWLEN[5]),
        .I1(sr_AWSIZE[0]),
        .I2(sr_AWSIZE[1]),
        .I3(sr_AWSIZE[2]),
        .I4(sr_AWLEN[4]),
        .O(\USE_FPGA_ADJUSTED_LEN.LUT_ADJUST[2].and_inst_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \USE_FPGA_ADJUSTED_LEN.LUT_ADJUST[3].and_inst_i_1 
       (.I0(sr_AWLEN[3]),
        .I1(sr_AWBURST[0]),
        .I2(sr_AWBURST[1]),
        .I3(\USE_FPGA_ADJUSTED_LEN.LUT_ADJUST[3].and_inst_i_2_n_0 ),
        .O(adjusted_length_sel_3));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \USE_FPGA_ADJUSTED_LEN.LUT_ADJUST[3].and_inst_i_2 
       (.I0(sr_AWLEN[6]),
        .I1(sr_AWSIZE[1]),
        .I2(sr_AWLEN[4]),
        .I3(sr_AWSIZE[0]),
        .I4(sr_AWLEN[5]),
        .I5(sr_AWSIZE[2]),
        .O(\USE_FPGA_ADJUSTED_LEN.LUT_ADJUST[3].and_inst_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \USE_FPGA_ADJUSTED_LEN.LUT_ADJUST[4].and_inst_i_1 
       (.I0(sr_AWLEN[4]),
        .I1(sr_AWBURST[0]),
        .I2(sr_AWBURST[1]),
        .I3(\USE_FPGA_ADJUSTED_LEN.LUT_ADJUST[4].and_inst_i_2_n_0 ),
        .O(adjusted_length_sel_4));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \USE_FPGA_ADJUSTED_LEN.LUT_ADJUST[4].and_inst_i_2 
       (.I0(sr_AWLEN[7]),
        .I1(sr_AWSIZE[1]),
        .I2(sr_AWLEN[5]),
        .I3(sr_AWSIZE[0]),
        .I4(sr_AWLEN[6]),
        .I5(sr_AWSIZE[2]),
        .O(\USE_FPGA_ADJUSTED_LEN.LUT_ADJUST[4].and_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \USE_FPGA_ADJUSTED_LEN.LUT_ADJUST[5].and_inst_i_1 
       (.I0(sr_AWLEN[5]),
        .I1(\USE_REGISTER.M_AXI_AADDR_q_reg[3] ),
        .I2(\USE_REGISTER.M_AXI_ALEN_q_reg[5] ),
        .I3(sr_AWLEN[6]),
        .I4(\USE_REGISTER.M_AXI_ALEN_q_reg[5]_0 ),
        .I5(sr_AWLEN[7]),
        .O(adjusted_length_sel_5));
  LUT6 #(
    .INIT(64'h888B888888888888)) 
    \USE_FPGA_ADJUSTED_LEN.LUT_ADJUST[6].and_inst_i_1 
       (.I0(sr_AWLEN[6]),
        .I1(\USE_REGISTER.M_AXI_AADDR_q_reg[3] ),
        .I2(sr_AWSIZE[2]),
        .I3(sr_AWSIZE[0]),
        .I4(sr_AWSIZE[1]),
        .I5(sr_AWLEN[7]),
        .O(adjusted_length_sel_6));
  LUT3 #(
    .INIT(8'h02)) 
    \USE_FPGA_ADJUSTED_LEN.LUT_ADJUST[7].xorcy_inst_i_1 
       (.I0(sr_AWLEN[7]),
        .I1(sr_AWBURST[1]),
        .I2(sr_AWBURST[0]),
        .O(adjusted_length_sel_7));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAA9A)) 
    \USE_FPGA_ADJUSTED_LEN.LUT_LAST[0].and_inst_i_1 
       (.I0(sr_AWADDR[0]),
        .I1(\USE_REGISTER.M_AXI_AADDR_q_reg[3] ),
        .I2(sr_AWLEN[0]),
        .I3(sr_AWSIZE[2]),
        .I4(sr_AWSIZE[1]),
        .I5(sr_AWSIZE[0]),
        .O(last_word_for_mask_sel_0));
  LUT6 #(
    .INIT(64'hAAAAAAAA999AAA9A)) 
    \USE_FPGA_ADJUSTED_LEN.LUT_LAST[1].and_inst_i_1 
       (.I0(sr_AWADDR[1]),
        .I1(\USE_REGISTER.M_AXI_AADDR_q_reg[3] ),
        .I2(sr_AWLEN[1]),
        .I3(sr_AWSIZE[0]),
        .I4(sr_AWLEN[0]),
        .I5(\USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].and_inst1_i_3_n_0 ),
        .O(last_word_for_mask_sel_1));
  LUT4 #(
    .INIT(16'h56AA)) 
    \USE_FPGA_ADJUSTED_LEN.LUT_LAST[2].and_inst_i_1 
       (.I0(sr_AWADDR[2]),
        .I1(sr_AWBURST[0]),
        .I2(sr_AWBURST[1]),
        .I3(\USE_FPGA_FIFO.DATA_GEN[13].USE_32.SRLC32E_inst_i_2_n_0 ),
        .O(last_word_for_mask_sel_2));
  LUT3 #(
    .INIT(8'hA8)) 
    \USE_FPGA_ADJUSTED_LEN.LUT_LAST[2].and_inst_i_2 
       (.I0(\USE_FPGA_FIFO.DATA_GEN[13].USE_32.SRLC32E_inst_i_2_n_0 ),
        .I1(sr_AWBURST[1]),
        .I2(sr_AWBURST[0]),
        .O(\USE_REGISTER.M_AXI_ALEN_q_reg[0] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAA9A)) 
    \USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].and_inst1_i_1 
       (.I0(sr_AWADDR[0]),
        .I1(\USE_REGISTER.M_AXI_AADDR_q_reg[3] ),
        .I2(sr_AWLEN[0]),
        .I3(sr_AWSIZE[2]),
        .I4(sr_AWSIZE[1]),
        .I5(sr_AWSIZE[0]),
        .O(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[17].FDRE_inst ));
  LUT6 #(
    .INIT(64'h0100010001000000)) 
    \USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].and_inst1_i_2 
       (.I0(sr_AWSIZE[0]),
        .I1(sr_AWSIZE[1]),
        .I2(sr_AWSIZE[2]),
        .I3(sr_AWLEN[0]),
        .I4(sr_AWBURST[1]),
        .I5(sr_AWBURST[0]),
        .O(p_3_in));
  LUT6 #(
    .INIT(64'hAAAAAAAA999AAA9A)) 
    \USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].and_inst1_i_1 
       (.I0(sr_AWADDR[1]),
        .I1(\USE_REGISTER.M_AXI_AADDR_q_reg[3] ),
        .I2(sr_AWLEN[1]),
        .I3(sr_AWSIZE[0]),
        .I4(sr_AWLEN[0]),
        .I5(\USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].and_inst1_i_3_n_0 ),
        .O(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[18].FDRE_inst ));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].and_inst1_i_2 
       (.I0(sr_AWSIZE[2]),
        .I1(sr_AWSIZE[1]),
        .I2(sr_AWLEN[0]),
        .I3(sr_AWSIZE[0]),
        .I4(sr_AWLEN[1]),
        .I5(\USE_REGISTER.M_AXI_AADDR_q_reg[3] ),
        .O(p_0_in0_in));
  (* SOFT_HLUTNM = "soft_lutpair604" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].and_inst1_i_3 
       (.I0(sr_AWSIZE[2]),
        .I1(sr_AWSIZE[1]),
        .O(\USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].and_inst1_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h56AA)) 
    \USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].xorcy_inst_i_1 
       (.I0(sr_AWADDR[2]),
        .I1(sr_AWBURST[0]),
        .I2(sr_AWBURST[1]),
        .I3(\USE_FPGA_FIFO.DATA_GEN[13].USE_32.SRLC32E_inst_i_2_n_0 ),
        .O(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst ));
  (* SOFT_HLUTNM = "soft_lutpair598" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \USE_FPGA_FIFO.DATA_GEN[10].USE_32.SRLC32E_inst_i_1__0 
       (.I0(sr_AWSIZE[0]),
        .I1(sr_AWSIZE[1]),
        .I2(sr_AWSIZE[2]),
        .O(\USE_REGISTER.M_AXI_ALEN_q_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair595" *) 
  LUT5 #(
    .INIT(32'h0100FFFF)) 
    \USE_FPGA_FIFO.DATA_GEN[11].USE_32.SRLC32E_inst_i_1 
       (.I0(sr_AWSIZE[0]),
        .I1(sr_AWSIZE[1]),
        .I2(sr_AWSIZE[2]),
        .I3(sr_AWLEN[0]),
        .I4(\USE_REGISTER.M_AXI_AADDR_q_reg[0] ),
        .O(\USE_REGISTER.M_AXI_AADDR_q_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h000000E2FFFFFFFF)) 
    \USE_FPGA_FIFO.DATA_GEN[12].USE_32.SRLC32E_inst_i_1 
       (.I0(sr_AWLEN[1]),
        .I1(sr_AWSIZE[0]),
        .I2(sr_AWLEN[0]),
        .I3(sr_AWSIZE[1]),
        .I4(sr_AWSIZE[2]),
        .I5(\USE_REGISTER.M_AXI_AADDR_q_reg[0] ),
        .O(p_1_in24_in));
  (* SOFT_HLUTNM = "soft_lutpair599" *) 
  LUT2 #(
    .INIT(4'hD)) 
    \USE_FPGA_FIFO.DATA_GEN[13].USE_32.SRLC32E_inst_i_1 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[0] ),
        .I1(\USE_FPGA_FIFO.DATA_GEN[13].USE_32.SRLC32E_inst_i_2_n_0 ),
        .O(last_word_mask_2));
  LUT6 #(
    .INIT(64'h000F0C0A00000C0A)) 
    \USE_FPGA_FIFO.DATA_GEN[13].USE_32.SRLC32E_inst_i_2 
       (.I0(sr_AWLEN[2]),
        .I1(sr_AWLEN[0]),
        .I2(sr_AWSIZE[2]),
        .I3(sr_AWSIZE[1]),
        .I4(sr_AWSIZE[0]),
        .I5(sr_AWLEN[1]),
        .O(\USE_FPGA_FIFO.DATA_GEN[13].USE_32.SRLC32E_inst_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair602" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \USE_FPGA_FIFO.DATA_GEN[16].USE_32.SRLC32E_inst_i_1 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[0] ),
        .I1(\USE_FPGA_FIFO.DATA_GEN[13].USE_32.SRLC32E_inst_i_2_n_0 ),
        .I2(sr_AWADDR[2]),
        .O(p_0_out[0]));
  LUT6 #(
    .INIT(64'h0001000000010001)) 
    \USE_FPGA_FIFO.DATA_GEN[20].USE_32.SRLC32E_inst_i_1 
       (.I0(sr_AWADDR[0]),
        .I1(sr_AWSIZE[0]),
        .I2(sr_AWSIZE[1]),
        .I3(sr_AWSIZE[2]),
        .I4(sr_AWLEN[0]),
        .I5(\USE_REGISTER.M_AXI_AADDR_q_reg[0] ),
        .O(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[20].FDRE_inst ));
  LUT6 #(
    .INIT(64'hAAA0AAA2000A0008)) 
    \USE_FPGA_FIFO.DATA_GEN[21].USE_32.SRLC32E_inst_i_1 
       (.I0(\USE_FPGA_FIFO.DATA_GEN[21].USE_32.SRLC32E_inst_i_2_n_0 ),
        .I1(sr_AWADDR[0]),
        .I2(sr_AWSIZE[2]),
        .I3(sr_AWSIZE[1]),
        .I4(sr_AWSIZE[0]),
        .I5(sr_AWADDR[1]),
        .O(p_0_out[1]));
  LUT6 #(
    .INIT(64'h000000E2000000FF)) 
    \USE_FPGA_FIFO.DATA_GEN[21].USE_32.SRLC32E_inst_i_2 
       (.I0(sr_AWLEN[1]),
        .I1(sr_AWSIZE[0]),
        .I2(sr_AWLEN[0]),
        .I3(sr_AWSIZE[1]),
        .I4(sr_AWSIZE[2]),
        .I5(\USE_REGISTER.M_AXI_AADDR_q_reg[0] ),
        .O(\USE_FPGA_FIFO.DATA_GEN[21].USE_32.SRLC32E_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0DD00DD0D00D0DD0)) 
    \USE_FPGA_FIFO.DATA_GEN[22].USE_32.SRLC32E_inst_i_1 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[0] ),
        .I1(\USE_FPGA_FIFO.DATA_GEN[13].USE_32.SRLC32E_inst_i_2_n_0 ),
        .I2(sr_AWADDR[2]),
        .I3(\USE_REGISTER.M_AXI_ALEN_q_reg[5] ),
        .I4(sr_AWADDR[1]),
        .I5(\USE_FPGA_FIFO.DATA_GEN[22].USE_32.SRLC32E_inst_i_2_n_0 ),
        .O(p_0_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair600" *) 
  LUT4 #(
    .INIT(16'hFCFD)) 
    \USE_FPGA_FIFO.DATA_GEN[22].USE_32.SRLC32E_inst_i_2 
       (.I0(sr_AWADDR[0]),
        .I1(sr_AWSIZE[2]),
        .I2(sr_AWSIZE[1]),
        .I3(sr_AWSIZE[0]),
        .O(\USE_FPGA_FIFO.DATA_GEN[22].USE_32.SRLC32E_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000020002)) 
    \USE_FPGA_FIFO.DATA_GEN[23].USE_32.SRLC32E_inst_i_1 
       (.I0(sr_AWADDR[0]),
        .I1(sr_AWSIZE[0]),
        .I2(sr_AWSIZE[1]),
        .I3(sr_AWSIZE[2]),
        .I4(sr_AWLEN[0]),
        .I5(\USE_REGISTER.M_AXI_AADDR_q_reg[0] ),
        .O(p_0_out[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \USE_FPGA_FIFO.DATA_GEN[24].USE_32.SRLC32E_inst_i_1 
       (.I0(sr_AWADDR[1]),
        .I1(\USE_FPGA_FIFO.DATA_GEN[21].USE_32.SRLC32E_inst_i_2_n_0 ),
        .O(p_0_out[4]));
  LUT3 #(
    .INIT(8'hD0)) 
    \USE_FPGA_FIFO.DATA_GEN[25].USE_32.SRLC32E_inst_i_1 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[0] ),
        .I1(\USE_FPGA_FIFO.DATA_GEN[13].USE_32.SRLC32E_inst_i_2_n_0 ),
        .I2(sr_AWADDR[2]),
        .O(p_0_out[5]));
  LUT6 #(
    .INIT(64'h0000AAA800000000)) 
    \USE_FPGA_FIFO.DATA_GEN[26].USE_32.SRLC32E_inst_i_1 
       (.I0(\USE_FPGA_FIFO.DATA_GEN[26].USE_32.SRLC32E_inst_i_2_n_0 ),
        .I1(sr_AWADDR[0]),
        .I2(sr_AWADDR[2]),
        .I3(sr_AWADDR[1]),
        .I4(sr_AWBURST[0]),
        .I5(sr_AWBURST[1]),
        .O(\USE_REGISTER.M_AXI_AADDR_q_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \USE_FPGA_FIFO.DATA_GEN[26].USE_32.SRLC32E_inst_i_2 
       (.I0(sr_AWLEN[7]),
        .I1(sr_AWLEN[5]),
        .I2(sr_AWLEN[3]),
        .I3(\USE_FPGA_FIFO.DATA_GEN[26].USE_32.SRLC32E_inst_i_3_n_0 ),
        .I4(sr_AWLEN[4]),
        .I5(sr_AWLEN[6]),
        .O(\USE_FPGA_FIFO.DATA_GEN[26].USE_32.SRLC32E_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFCCFAFAF800)) 
    \USE_FPGA_FIFO.DATA_GEN[26].USE_32.SRLC32E_inst_i_3 
       (.I0(sr_AWLEN[0]),
        .I1(sr_AWSIZE[0]),
        .I2(sr_AWLEN[1]),
        .I3(sr_AWSIZE[1]),
        .I4(sr_AWSIZE[2]),
        .I5(sr_AWLEN[2]),
        .O(\USE_FPGA_FIFO.DATA_GEN[26].USE_32.SRLC32E_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000510000000000)) 
    \USE_FPGA_FIFO.DATA_GEN[27].USE_32.SRLC32E_inst_i_1 
       (.I0(\USE_FPGA_FIFO.DATA_GEN[27].USE_32.SRLC32E_inst_i_2_n_0 ),
        .I1(sr_AWLEN[2]),
        .I2(\USE_REGISTER.M_AXI_AADDR_q_reg[0]_0 ),
        .I3(\USE_FPGA_FIFO.DATA_GEN[27].USE_32.SRLC32E_inst_i_3_n_0 ),
        .I4(sr_AWBURST[0]),
        .I5(sr_AWBURST[1]),
        .O(\USE_REGISTER.M_AXI_AADDR_q_reg[0] ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \USE_FPGA_FIFO.DATA_GEN[27].USE_32.SRLC32E_inst_i_2 
       (.I0(sr_AWLEN[5]),
        .I1(sr_AWLEN[3]),
        .I2(sr_AWLEN[4]),
        .I3(sr_AWLEN[6]),
        .I4(sr_AWLEN[7]),
        .O(\USE_FPGA_FIFO.DATA_GEN[27].USE_32.SRLC32E_inst_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair596" *) 
  LUT5 #(
    .INIT(32'h050507FF)) 
    \USE_FPGA_FIFO.DATA_GEN[27].USE_32.SRLC32E_inst_i_3 
       (.I0(sr_AWLEN[0]),
        .I1(sr_AWSIZE[0]),
        .I2(sr_AWLEN[1]),
        .I3(sr_AWSIZE[1]),
        .I4(sr_AWSIZE[2]),
        .O(\USE_FPGA_FIFO.DATA_GEN[27].USE_32.SRLC32E_inst_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair603" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \USE_FPGA_FIFO.DATA_GEN[28].USE_32.SRLC32E_inst_i_1 
       (.I0(sr_AWBURST[1]),
        .I1(sr_AWBURST[0]),
        .O(cmd_modified_i));
  LUT2 #(
    .INIT(4'h1)) 
    \USE_FPGA_FIFO.DATA_GEN[29].USE_32.SRLC32E_inst_i_1 
       (.I0(sr_AWBURST[0]),
        .I1(sr_AWBURST[1]),
        .O(\USE_REGISTER.M_AXI_AADDR_q_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair597" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \USE_FPGA_FIFO.DATA_GEN[8].USE_32.SRLC32E_inst_i_1__0 
       (.I0(sr_AWSIZE[0]),
        .I1(sr_AWSIZE[1]),
        .I2(sr_AWSIZE[2]),
        .O(\USE_REGISTER.M_AXI_AADDR_q_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair600" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \USE_FPGA_FIFO.DATA_GEN[9].USE_32.SRLC32E_inst_i_1 
       (.I0(sr_AWSIZE[0]),
        .I1(sr_AWSIZE[1]),
        .I2(sr_AWSIZE[2]),
        .O(\USE_REGISTER.M_AXI_ALEN_q_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair601" *) 
  LUT4 #(
    .INIT(16'h10F0)) 
    \USE_REGISTER.M_AXI_AADDR_q[0]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[0] ),
        .I1(\USE_REGISTER.M_AXI_AADDR_q_reg[0]_1 ),
        .I2(sr_AWADDR[0]),
        .I3(\USE_REGISTER.M_AXI_AADDR_q_reg[0]_2 ),
        .O(\USE_REGISTER.M_AXI_AADDR_q_reg[5] [0]));
  (* SOFT_HLUTNM = "soft_lutpair599" *) 
  LUT4 #(
    .INIT(16'hF010)) 
    \USE_REGISTER.M_AXI_AADDR_q[1]_i_1__0 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[0] ),
        .I1(\USE_REGISTER.M_AXI_AADDR_q_reg[0]_1 ),
        .I2(sr_AWADDR[1]),
        .I3(\USE_REGISTER.M_AXI_AADDR_q[1]_i_2_n_0 ),
        .O(\USE_REGISTER.M_AXI_AADDR_q_reg[5] [1]));
  LUT6 #(
    .INIT(64'hA8AAA8A8A8AAAAAA)) 
    \USE_REGISTER.M_AXI_AADDR_q[1]_i_2 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[0] ),
        .I1(sr_AWSIZE[2]),
        .I2(sr_AWSIZE[1]),
        .I3(sr_AWLEN[0]),
        .I4(sr_AWSIZE[0]),
        .I5(sr_AWLEN[1]),
        .O(\USE_REGISTER.M_AXI_AADDR_q[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair602" *) 
  LUT4 #(
    .INIT(16'h1B00)) 
    \USE_REGISTER.M_AXI_AADDR_q[2]_i_1 
       (.I0(\USE_REGISTER.M_AXI_AADDR_q_reg[0] ),
        .I1(\USE_REGISTER.M_AXI_AADDR_q_reg[0]_1 ),
        .I2(\USE_FPGA_FIFO.DATA_GEN[13].USE_32.SRLC32E_inst_i_2_n_0 ),
        .I3(sr_AWADDR[2]),
        .O(\USE_REGISTER.M_AXI_AADDR_q_reg[5] [2]));
  LUT6 #(
    .INIT(64'h9A999A9AAAAAAAAA)) 
    \USE_REGISTER.M_AXI_AADDR_q[3]_i_1 
       (.I0(S_AXI_AADDR[3]),
        .I1(\USE_REGISTER.M_AXI_AADDR_q_reg[3] ),
        .I2(\USE_FPGA_ADJUSTED_LEN.LUT_ADJUST[0].and_inst_i_2_n_0 ),
        .I3(\USE_FPGA_ADJUSTED_LEN.LUT_ADJUST[0].and_inst_i_3_n_0 ),
        .I4(\USE_REGISTER.M_AXI_AADDR_q[3]_i_2_n_0 ),
        .I5(\USE_REGISTER.M_AXI_AADDR_q_reg[0]_1 ),
        .O(\USE_REGISTER.M_AXI_AADDR_q_reg[5] [3]));
  (* SOFT_HLUTNM = "soft_lutpair596" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_REGISTER.M_AXI_AADDR_q[3]_i_2 
       (.I0(sr_AWLEN[0]),
        .I1(sr_AWSIZE[0]),
        .I2(sr_AWLEN[1]),
        .O(\USE_REGISTER.M_AXI_AADDR_q[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA666AAAAAAAAA)) 
    \USE_REGISTER.M_AXI_AADDR_q[4]_i_1 
       (.I0(S_AXI_AADDR[4]),
        .I1(S_AXI_AADDR[3]),
        .I2(sr_AWBURST[0]),
        .I3(sr_AWBURST[1]),
        .I4(\USE_REGISTER.M_AXI_AADDR_q[4]_i_2_n_0 ),
        .I5(\USE_REGISTER.M_AXI_AADDR_q_reg[0]_1 ),
        .O(\USE_REGISTER.M_AXI_AADDR_q_reg[5] [4]));
  LUT6 #(
    .INIT(64'hAA2A88AAAA2AAAAA)) 
    \USE_REGISTER.M_AXI_AADDR_q[4]_i_2 
       (.I0(\USE_FPGA_ADJUSTED_LEN.LUT_ADJUST[1].and_inst_i_2_n_0 ),
        .I1(sr_AWSIZE[0]),
        .I2(sr_AWLEN[1]),
        .I3(sr_AWSIZE[2]),
        .I4(sr_AWSIZE[1]),
        .I5(sr_AWLEN[0]),
        .O(\USE_REGISTER.M_AXI_AADDR_q[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA65AAAAAAAAAA)) 
    \USE_REGISTER.M_AXI_AADDR_q[5]_i_1 
       (.I0(S_AXI_AADDR[5]),
        .I1(\USE_REGISTER.M_AXI_AADDR_q[5]_i_2_n_0 ),
        .I2(\USE_FPGA_ADJUSTED_LEN.LUT_ADJUST[2].and_inst_i_2_n_0 ),
        .I3(S_AXI_AADDR[4]),
        .I4(\USE_REGISTER.M_AXI_AADDR_q[5]_i_3_n_0 ),
        .I5(\USE_REGISTER.M_AXI_AADDR_q_reg[0]_1 ),
        .O(\USE_REGISTER.M_AXI_AADDR_q_reg[5] [5]));
  LUT6 #(
    .INIT(64'h00B8FF0000B80000)) 
    \USE_REGISTER.M_AXI_AADDR_q[5]_i_2 
       (.I0(sr_AWLEN[2]),
        .I1(sr_AWSIZE[0]),
        .I2(sr_AWLEN[3]),
        .I3(sr_AWSIZE[2]),
        .I4(sr_AWSIZE[1]),
        .I5(\USE_REGISTER.M_AXI_AADDR_q[3]_i_2_n_0 ),
        .O(\USE_REGISTER.M_AXI_AADDR_q[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair603" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \USE_REGISTER.M_AXI_AADDR_q[5]_i_3 
       (.I0(sr_AWBURST[1]),
        .I1(sr_AWBURST[0]),
        .I2(S_AXI_AADDR[3]),
        .O(\USE_REGISTER.M_AXI_AADDR_q[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00C0AACA)) 
    \USE_REGISTER.M_AXI_ABURST_q[1]_i_1 
       (.I0(sr_AWBURST[1]),
        .I1(awburst_d3),
        .I2(awvalid_d3),
        .I3(awready_d2),
        .I4(\USE_REGISTER.M_AXI_AADDR_q_reg[0] ),
        .O(\USE_REGISTER.M_AXI_ABURST_q_reg[1] ));
  FDRE \areset_d_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(reset),
        .Q(areset_d[0]),
        .R(1'b0));
  FDRE \areset_d_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(areset_d[0]),
        .Q(areset_d[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000EAAA00AA)) 
    m_valid_i_i_1
       (.I0(sr_AWVALID),
        .I1(s_axi_awvalid),
        .I2(s_axi_awready),
        .I3(m_valid_i_reg_0),
        .I4(\USE_FPGA_VALID_WRITE.FDRE_I1 ),
        .I5(reset),
        .O(m_valid_i_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    m_valid_i_i_2
       (.I0(areset_d[0]),
        .I1(areset_d[1]),
        .O(m_valid_i_reg_0));
  FDRE m_valid_i_reg
       (.C(CLK),
        .CE(1'b1),
        .D(m_valid_i_i_1_n_0),
        .Q(sr_AWVALID),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000CCCCFF5D)) 
    s_ready_i_i_1
       (.I0(\USE_FPGA_VALID_WRITE.FDRE_I1 ),
        .I1(s_axi_awready),
        .I2(s_axi_awvalid),
        .I3(areset_d[1]),
        .I4(areset_d[0]),
        .I5(reset),
        .O(s_ready_i_i_1_n_0));
  LUT6 #(
    .INIT(64'h00000000CCCCFF5D)) 
    s_ready_i_i_1__0
       (.I0(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I1(s_axi_arready),
        .I2(s_axi_arvalid),
        .I3(areset_d[1]),
        .I4(areset_d[0]),
        .I5(reset),
        .O(s_ready_i_reg_0));
  FDRE s_ready_i_reg
       (.C(CLK),
        .CE(1'b1),
        .D(s_ready_i_i_1_n_0),
        .Q(s_axi_awready),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \storage_data1[65]_i_1 
       (.I0(sr_AWVALID),
        .O(\storage_data1[65]_i_1_n_0 ));
  FDRE \storage_data1_reg[0] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1_n_0 ),
        .D(\s_axi_awid[3] [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \storage_data1_reg[17] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1_n_0 ),
        .D(\s_axi_awid[3] [4]),
        .Q(sr_AWBURST[0]),
        .R(1'b0));
  FDRE \storage_data1_reg[18] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1_n_0 ),
        .D(\s_axi_awid[3] [5]),
        .Q(sr_AWBURST[1]),
        .R(1'b0));
  FDRE \storage_data1_reg[19] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1_n_0 ),
        .D(\s_axi_awid[3] [6]),
        .Q(sr_AWSIZE[0]),
        .R(1'b0));
  FDRE \storage_data1_reg[1] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1_n_0 ),
        .D(\s_axi_awid[3] [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \storage_data1_reg[20] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1_n_0 ),
        .D(\s_axi_awid[3] [7]),
        .Q(sr_AWSIZE[1]),
        .R(1'b0));
  FDRE \storage_data1_reg[21] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1_n_0 ),
        .D(\s_axi_awid[3] [8]),
        .Q(sr_AWSIZE[2]),
        .R(1'b0));
  FDRE \storage_data1_reg[22] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1_n_0 ),
        .D(\s_axi_awid[3] [9]),
        .Q(sr_AWLEN[0]),
        .R(1'b0));
  FDRE \storage_data1_reg[23] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1_n_0 ),
        .D(\s_axi_awid[3] [10]),
        .Q(sr_AWLEN[1]),
        .R(1'b0));
  FDRE \storage_data1_reg[24] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1_n_0 ),
        .D(\s_axi_awid[3] [11]),
        .Q(sr_AWLEN[2]),
        .R(1'b0));
  FDRE \storage_data1_reg[25] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1_n_0 ),
        .D(\s_axi_awid[3] [12]),
        .Q(sr_AWLEN[3]),
        .R(1'b0));
  FDRE \storage_data1_reg[26] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1_n_0 ),
        .D(\s_axi_awid[3] [13]),
        .Q(sr_AWLEN[4]),
        .R(1'b0));
  FDRE \storage_data1_reg[27] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1_n_0 ),
        .D(\s_axi_awid[3] [14]),
        .Q(sr_AWLEN[5]),
        .R(1'b0));
  FDRE \storage_data1_reg[28] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1_n_0 ),
        .D(\s_axi_awid[3] [15]),
        .Q(sr_AWLEN[6]),
        .R(1'b0));
  FDRE \storage_data1_reg[29] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1_n_0 ),
        .D(\s_axi_awid[3] [16]),
        .Q(sr_AWLEN[7]),
        .R(1'b0));
  FDRE \storage_data1_reg[2] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1_n_0 ),
        .D(\s_axi_awid[3] [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \storage_data1_reg[30] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1_n_0 ),
        .D(\s_axi_awid[3] [17]),
        .Q(sr_AWADDR[0]),
        .R(1'b0));
  FDRE \storage_data1_reg[31] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1_n_0 ),
        .D(\s_axi_awid[3] [18]),
        .Q(sr_AWADDR[1]),
        .R(1'b0));
  FDRE \storage_data1_reg[32] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1_n_0 ),
        .D(\s_axi_awid[3] [19]),
        .Q(sr_AWADDR[2]),
        .R(1'b0));
  FDRE \storage_data1_reg[33] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1_n_0 ),
        .D(\s_axi_awid[3] [20]),
        .Q(S_AXI_AADDR[3]),
        .R(1'b0));
  FDRE \storage_data1_reg[34] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1_n_0 ),
        .D(\s_axi_awid[3] [21]),
        .Q(S_AXI_AADDR[4]),
        .R(1'b0));
  FDRE \storage_data1_reg[35] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1_n_0 ),
        .D(\s_axi_awid[3] [22]),
        .Q(S_AXI_AADDR[5]),
        .R(1'b0));
  FDRE \storage_data1_reg[36] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1_n_0 ),
        .D(\s_axi_awid[3] [23]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \storage_data1_reg[37] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1_n_0 ),
        .D(\s_axi_awid[3] [24]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \storage_data1_reg[38] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1_n_0 ),
        .D(\s_axi_awid[3] [25]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \storage_data1_reg[39] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1_n_0 ),
        .D(\s_axi_awid[3] [26]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \storage_data1_reg[3] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1_n_0 ),
        .D(\s_axi_awid[3] [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \storage_data1_reg[40] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1_n_0 ),
        .D(\s_axi_awid[3] [27]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \storage_data1_reg[41] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1_n_0 ),
        .D(\s_axi_awid[3] [28]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \storage_data1_reg[42] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1_n_0 ),
        .D(\s_axi_awid[3] [29]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \storage_data1_reg[43] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1_n_0 ),
        .D(\s_axi_awid[3] [30]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \storage_data1_reg[44] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1_n_0 ),
        .D(\s_axi_awid[3] [31]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \storage_data1_reg[45] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1_n_0 ),
        .D(\s_axi_awid[3] [32]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \storage_data1_reg[46] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1_n_0 ),
        .D(\s_axi_awid[3] [33]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \storage_data1_reg[47] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1_n_0 ),
        .D(\s_axi_awid[3] [34]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \storage_data1_reg[48] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1_n_0 ),
        .D(\s_axi_awid[3] [35]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \storage_data1_reg[49] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1_n_0 ),
        .D(\s_axi_awid[3] [36]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \storage_data1_reg[50] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1_n_0 ),
        .D(\s_axi_awid[3] [37]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \storage_data1_reg[51] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1_n_0 ),
        .D(\s_axi_awid[3] [38]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \storage_data1_reg[52] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1_n_0 ),
        .D(\s_axi_awid[3] [39]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \storage_data1_reg[53] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1_n_0 ),
        .D(\s_axi_awid[3] [40]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \storage_data1_reg[54] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1_n_0 ),
        .D(\s_axi_awid[3] [41]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \storage_data1_reg[55] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1_n_0 ),
        .D(\s_axi_awid[3] [42]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \storage_data1_reg[56] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1_n_0 ),
        .D(\s_axi_awid[3] [43]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \storage_data1_reg[57] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1_n_0 ),
        .D(\s_axi_awid[3] [44]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \storage_data1_reg[58] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1_n_0 ),
        .D(\s_axi_awid[3] [45]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \storage_data1_reg[59] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1_n_0 ),
        .D(\s_axi_awid[3] [46]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \storage_data1_reg[60] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1_n_0 ),
        .D(\s_axi_awid[3] [47]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \storage_data1_reg[61] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1_n_0 ),
        .D(\s_axi_awid[3] [48]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \storage_data1_reg[62] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1_n_0 ),
        .D(\s_axi_awid[3] [49]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \storage_data1_reg[63] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1_n_0 ),
        .D(\s_axi_awid[3] [50]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \storage_data1_reg[64] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1_n_0 ),
        .D(\s_axi_awid[3] [51]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \storage_data1_reg[65] 
       (.C(CLK),
        .CE(\storage_data1[65]_i_1_n_0 ),
        .D(\s_axi_awid[3] [52]),
        .Q(Q[33]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_axic_register_slice" *) 
module ddr_axi_mig_7series_v2_4_ddr_axic_register_slice__parameterized7
   (\state_reg[0]_rep_0 ,
    \state_reg[0]_rep_1 ,
    rready_d3,
    I_n,
    \storage_data1_reg[70]_0 ,
    Q,
    \cnt_read_reg[6] ,
    word_complete_rest_ready,
    word_complete_next_wrap_ready,
    use_wrap_buffer,
    s_axi_rready,
    rd_cmd_valid,
    \trans_buf_out_r_reg[6] ,
    rd_last_r,
    \cnt_read_reg[5] ,
    CLK,
    reset_reg,
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst ,
    \state_reg[1]_0 );
  output \state_reg[0]_rep_0 ;
  output \state_reg[0]_rep_1 ;
  output rready_d3;
  output I_n;
  output \storage_data1_reg[70]_0 ;
  output [69:0]Q;
  input \cnt_read_reg[6] ;
  input word_complete_rest_ready;
  input word_complete_next_wrap_ready;
  input use_wrap_buffer;
  input s_axi_rready;
  input rd_cmd_valid;
  input [5:0]\trans_buf_out_r_reg[6] ;
  input rd_last_r;
  input [65:0]\cnt_read_reg[5] ;
  input CLK;
  input reset_reg;
  input \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst ;
  input \state_reg[1]_0 ;

  wire CLK;
  wire I_n;
  wire [69:0]Q;
  wire \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst ;
  wire [1:0]areset_d;
  wire [65:0]\cnt_read_reg[5] ;
  wire \cnt_read_reg[6] ;
  wire load_s1;
  wire load_s2;
  wire rd_cmd_valid;
  wire rd_last_r;
  wire reset_reg;
  wire rready_d3;
  wire s_axi_rready;
  wire s_ready_i_i_1_n_0;
  wire s_ready_i_i_2_n_0;
  wire \state[0]_i_1_n_0 ;
  wire \state[0]_i_3_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire \state[1]_i_2_n_0 ;
  wire \state_reg[0]_rep_0 ;
  wire \state_reg[0]_rep_1 ;
  wire \state_reg[1]_0 ;
  wire \state_reg[1]_rep_n_0 ;
  wire \storage_data1[0]_i_1_n_0 ;
  wire \storage_data1[10]_i_1_n_0 ;
  wire \storage_data1[11]_i_1_n_0 ;
  wire \storage_data1[12]_i_1_n_0 ;
  wire \storage_data1[13]_i_1_n_0 ;
  wire \storage_data1[14]_i_1_n_0 ;
  wire \storage_data1[15]_i_1_n_0 ;
  wire \storage_data1[16]_i_1_n_0 ;
  wire \storage_data1[17]_i_1_n_0 ;
  wire \storage_data1[18]_i_1_n_0 ;
  wire \storage_data1[19]_i_1_n_0 ;
  wire \storage_data1[20]_i_1_n_0 ;
  wire \storage_data1[21]_i_1_n_0 ;
  wire \storage_data1[22]_i_1_n_0 ;
  wire \storage_data1[23]_i_1_n_0 ;
  wire \storage_data1[24]_i_1_n_0 ;
  wire \storage_data1[25]_i_1_n_0 ;
  wire \storage_data1[26]_i_1_n_0 ;
  wire \storage_data1[27]_i_1_n_0 ;
  wire \storage_data1[28]_i_1_n_0 ;
  wire \storage_data1[29]_i_1_n_0 ;
  wire \storage_data1[2]_i_1_n_0 ;
  wire \storage_data1[30]_i_1_n_0 ;
  wire \storage_data1[31]_i_1_n_0 ;
  wire \storage_data1[32]_i_1_n_0 ;
  wire \storage_data1[33]_i_1_n_0 ;
  wire \storage_data1[34]_i_1_n_0 ;
  wire \storage_data1[35]_i_1_n_0 ;
  wire \storage_data1[36]_i_1_n_0 ;
  wire \storage_data1[37]_i_1_n_0 ;
  wire \storage_data1[38]_i_1_n_0 ;
  wire \storage_data1[39]_i_1_n_0 ;
  wire \storage_data1[3]_i_1_n_0 ;
  wire \storage_data1[40]_i_1_n_0 ;
  wire \storage_data1[41]_i_1_n_0 ;
  wire \storage_data1[42]_i_1_n_0 ;
  wire \storage_data1[43]_i_1_n_0 ;
  wire \storage_data1[44]_i_1_n_0 ;
  wire \storage_data1[45]_i_1_n_0 ;
  wire \storage_data1[46]_i_1_n_0 ;
  wire \storage_data1[47]_i_1_n_0 ;
  wire \storage_data1[48]_i_1_n_0 ;
  wire \storage_data1[49]_i_1_n_0 ;
  wire \storage_data1[4]_i_1_n_0 ;
  wire \storage_data1[50]_i_1_n_0 ;
  wire \storage_data1[51]_i_1_n_0 ;
  wire \storage_data1[52]_i_1_n_0 ;
  wire \storage_data1[53]_i_1_n_0 ;
  wire \storage_data1[54]_i_1_n_0 ;
  wire \storage_data1[55]_i_1_n_0 ;
  wire \storage_data1[56]_i_1_n_0 ;
  wire \storage_data1[57]_i_1_n_0 ;
  wire \storage_data1[58]_i_1_n_0 ;
  wire \storage_data1[59]_i_1_n_0 ;
  wire \storage_data1[5]_i_1_n_0 ;
  wire \storage_data1[60]_i_1_n_0 ;
  wire \storage_data1[61]_i_1_n_0 ;
  wire \storage_data1[62]_i_1_n_0 ;
  wire \storage_data1[63]_i_1_n_0 ;
  wire \storage_data1[64]_i_1_n_0 ;
  wire \storage_data1[65]_i_1__1_n_0 ;
  wire \storage_data1[66]_i_1_n_0 ;
  wire \storage_data1[67]_i_1_n_0 ;
  wire \storage_data1[68]_i_1_n_0 ;
  wire \storage_data1[69]_i_1_n_0 ;
  wire \storage_data1[6]_i_1_n_0 ;
  wire \storage_data1[70]_i_2_n_0 ;
  wire \storage_data1[7]_i_1_n_0 ;
  wire \storage_data1[8]_i_1_n_0 ;
  wire \storage_data1[9]_i_1_n_0 ;
  wire \storage_data1_reg[70]_0 ;
  wire [70:0]storage_data2;
  wire [5:0]\trans_buf_out_r_reg[6] ;
  wire use_wrap_buffer;
  wire word_complete_next_wrap_ready;
  wire word_complete_rest_ready;

  LUT4 #(
    .INIT(16'h1FFF)) 
    \USE_FPGA.and2b1l_inst_i_1__6 
       (.I0(\state_reg[0]_rep_1 ),
        .I1(use_wrap_buffer),
        .I2(s_axi_rready),
        .I3(rd_cmd_valid),
        .O(I_n));
  FDRE \areset_d_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(reset_reg),
        .Q(areset_d[0]),
        .R(1'b0));
  FDRE \areset_d_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(areset_d[0]),
        .Q(areset_d[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000EEEE22E2)) 
    s_ready_i_i_1
       (.I0(rready_d3),
        .I1(s_ready_i_i_2_n_0),
        .I2(areset_d[1]),
        .I3(areset_d[0]),
        .I4(\state_reg[1]_0 ),
        .I5(reset_reg),
        .O(s_ready_i_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000FFFF00000484)) 
    s_ready_i_i_2
       (.I0(\state_reg[0]_rep_0 ),
        .I1(\state_reg[0]_rep_1 ),
        .I2(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst ),
        .I3(\cnt_read_reg[6] ),
        .I4(areset_d[0]),
        .I5(areset_d[1]),
        .O(s_ready_i_i_2_n_0));
  FDRE s_ready_i_reg
       (.C(CLK),
        .CE(1'b1),
        .D(s_ready_i_i_1_n_0),
        .Q(rready_d3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000B0FCF0F0)) 
    \state[0]_i_1 
       (.I0(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst ),
        .I1(\state_reg[0]_rep_0 ),
        .I2(\state_reg[0]_rep_1 ),
        .I3(\cnt_read_reg[6] ),
        .I4(\state[0]_i_3_n_0 ),
        .I5(reset_reg),
        .O(\state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \state[0]_i_3 
       (.I0(areset_d[0]),
        .I1(areset_d[1]),
        .O(\state[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0FEF0EE)) 
    \state[1]_i_1 
       (.I0(word_complete_rest_ready),
        .I1(word_complete_next_wrap_ready),
        .I2(\state_reg[0]_rep_0 ),
        .I3(\state[1]_i_2_n_0 ),
        .I4(\cnt_read_reg[6] ),
        .I5(reset_reg),
        .O(\state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \state[1]_i_2 
       (.I0(\state_reg[0]_rep_1 ),
        .I1(areset_d[1]),
        .I2(areset_d[0]),
        .O(\state[1]_i_2_n_0 ));
  (* ORIG_CELL_NAME = "state_reg[0]" *) 
  FDRE \state_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(\state_reg[0]_rep_1 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "state_reg[0]" *) 
  FDRE \state_reg[0]_rep 
       (.C(CLK),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(\storage_data1_reg[70]_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "state_reg[1]" *) 
  FDRE \state_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(\state_reg[0]_rep_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "state_reg[1]" *) 
  FDRE \state_reg[1]_rep 
       (.C(CLK),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(\state_reg[1]_rep_n_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0808FB08FB080808)) 
    \storage_data1[0]_i_1 
       (.I0(storage_data2[0]),
        .I1(\state_reg[0]_rep_1 ),
        .I2(\state_reg[0]_rep_0 ),
        .I3(\trans_buf_out_r_reg[6] [1]),
        .I4(\trans_buf_out_r_reg[6] [0]),
        .I5(rd_last_r),
        .O(\storage_data1[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \storage_data1[10]_i_1 
       (.I0(storage_data2[10]),
        .I1(\state_reg[0]_rep_1 ),
        .I2(\state_reg[0]_rep_0 ),
        .I3(\cnt_read_reg[5] [9]),
        .O(\storage_data1[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \storage_data1[11]_i_1 
       (.I0(storage_data2[11]),
        .I1(\state_reg[0]_rep_1 ),
        .I2(\state_reg[0]_rep_0 ),
        .I3(\cnt_read_reg[5] [10]),
        .O(\storage_data1[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \storage_data1[12]_i_1 
       (.I0(storage_data2[12]),
        .I1(\state_reg[0]_rep_1 ),
        .I2(\state_reg[0]_rep_0 ),
        .I3(\cnt_read_reg[5] [11]),
        .O(\storage_data1[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \storage_data1[13]_i_1 
       (.I0(storage_data2[13]),
        .I1(\state_reg[0]_rep_1 ),
        .I2(\state_reg[0]_rep_0 ),
        .I3(\cnt_read_reg[5] [12]),
        .O(\storage_data1[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \storage_data1[14]_i_1 
       (.I0(storage_data2[14]),
        .I1(\state_reg[0]_rep_1 ),
        .I2(\state_reg[0]_rep_0 ),
        .I3(\cnt_read_reg[5] [13]),
        .O(\storage_data1[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \storage_data1[15]_i_1 
       (.I0(storage_data2[15]),
        .I1(\state_reg[0]_rep_1 ),
        .I2(\state_reg[0]_rep_0 ),
        .I3(\cnt_read_reg[5] [14]),
        .O(\storage_data1[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \storage_data1[16]_i_1 
       (.I0(storage_data2[16]),
        .I1(\state_reg[0]_rep_1 ),
        .I2(\state_reg[0]_rep_0 ),
        .I3(\cnt_read_reg[5] [15]),
        .O(\storage_data1[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \storage_data1[17]_i_1 
       (.I0(storage_data2[17]),
        .I1(\state_reg[0]_rep_1 ),
        .I2(\state_reg[0]_rep_0 ),
        .I3(\cnt_read_reg[5] [16]),
        .O(\storage_data1[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \storage_data1[18]_i_1 
       (.I0(storage_data2[18]),
        .I1(\state_reg[0]_rep_1 ),
        .I2(\state_reg[0]_rep_0 ),
        .I3(\cnt_read_reg[5] [17]),
        .O(\storage_data1[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \storage_data1[19]_i_1 
       (.I0(storage_data2[19]),
        .I1(\state_reg[0]_rep_1 ),
        .I2(\state_reg[0]_rep_0 ),
        .I3(\cnt_read_reg[5] [18]),
        .O(\storage_data1[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \storage_data1[20]_i_1 
       (.I0(storage_data2[20]),
        .I1(\state_reg[0]_rep_1 ),
        .I2(\state_reg[0]_rep_0 ),
        .I3(\cnt_read_reg[5] [19]),
        .O(\storage_data1[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \storage_data1[21]_i_1 
       (.I0(storage_data2[21]),
        .I1(\state_reg[0]_rep_1 ),
        .I2(\state_reg[0]_rep_0 ),
        .I3(\cnt_read_reg[5] [20]),
        .O(\storage_data1[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \storage_data1[22]_i_1 
       (.I0(storage_data2[22]),
        .I1(\state_reg[0]_rep_1 ),
        .I2(\state_reg[0]_rep_0 ),
        .I3(\cnt_read_reg[5] [21]),
        .O(\storage_data1[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \storage_data1[23]_i_1 
       (.I0(storage_data2[23]),
        .I1(\state_reg[0]_rep_1 ),
        .I2(\state_reg[0]_rep_0 ),
        .I3(\cnt_read_reg[5] [22]),
        .O(\storage_data1[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \storage_data1[24]_i_1 
       (.I0(storage_data2[24]),
        .I1(\state_reg[0]_rep_1 ),
        .I2(\state_reg[0]_rep_0 ),
        .I3(\cnt_read_reg[5] [23]),
        .O(\storage_data1[24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \storage_data1[25]_i_1 
       (.I0(storage_data2[25]),
        .I1(\state_reg[0]_rep_1 ),
        .I2(\state_reg[0]_rep_0 ),
        .I3(\cnt_read_reg[5] [24]),
        .O(\storage_data1[25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \storage_data1[26]_i_1 
       (.I0(storage_data2[26]),
        .I1(\state_reg[0]_rep_1 ),
        .I2(\state_reg[0]_rep_0 ),
        .I3(\cnt_read_reg[5] [25]),
        .O(\storage_data1[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \storage_data1[27]_i_1 
       (.I0(storage_data2[27]),
        .I1(\state_reg[0]_rep_1 ),
        .I2(\state_reg[0]_rep_0 ),
        .I3(\cnt_read_reg[5] [26]),
        .O(\storage_data1[27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \storage_data1[28]_i_1 
       (.I0(storage_data2[28]),
        .I1(\state_reg[0]_rep_1 ),
        .I2(\state_reg[0]_rep_0 ),
        .I3(\cnt_read_reg[5] [27]),
        .O(\storage_data1[28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \storage_data1[29]_i_1 
       (.I0(storage_data2[29]),
        .I1(\state_reg[0]_rep_1 ),
        .I2(\state_reg[0]_rep_0 ),
        .I3(\cnt_read_reg[5] [28]),
        .O(\storage_data1[29]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \storage_data1[2]_i_1 
       (.I0(storage_data2[2]),
        .I1(\state_reg[0]_rep_1 ),
        .I2(\state_reg[0]_rep_0 ),
        .I3(\cnt_read_reg[5] [1]),
        .O(\storage_data1[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \storage_data1[30]_i_1 
       (.I0(storage_data2[30]),
        .I1(\state_reg[0]_rep_1 ),
        .I2(\state_reg[0]_rep_0 ),
        .I3(\cnt_read_reg[5] [29]),
        .O(\storage_data1[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \storage_data1[31]_i_1 
       (.I0(storage_data2[31]),
        .I1(\state_reg[0]_rep_1 ),
        .I2(\state_reg[0]_rep_0 ),
        .I3(\cnt_read_reg[5] [30]),
        .O(\storage_data1[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \storage_data1[32]_i_1 
       (.I0(storage_data2[32]),
        .I1(\storage_data1_reg[70]_0 ),
        .I2(\state_reg[0]_rep_0 ),
        .I3(\cnt_read_reg[5] [31]),
        .O(\storage_data1[32]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \storage_data1[33]_i_1 
       (.I0(storage_data2[33]),
        .I1(\storage_data1_reg[70]_0 ),
        .I2(\state_reg[0]_rep_0 ),
        .I3(\cnt_read_reg[5] [32]),
        .O(\storage_data1[33]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \storage_data1[34]_i_1 
       (.I0(storage_data2[34]),
        .I1(\storage_data1_reg[70]_0 ),
        .I2(\state_reg[1]_rep_n_0 ),
        .I3(\cnt_read_reg[5] [33]),
        .O(\storage_data1[34]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \storage_data1[35]_i_1 
       (.I0(storage_data2[35]),
        .I1(\storage_data1_reg[70]_0 ),
        .I2(\state_reg[1]_rep_n_0 ),
        .I3(\cnt_read_reg[5] [34]),
        .O(\storage_data1[35]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \storage_data1[36]_i_1 
       (.I0(storage_data2[36]),
        .I1(\storage_data1_reg[70]_0 ),
        .I2(\state_reg[1]_rep_n_0 ),
        .I3(\cnt_read_reg[5] [35]),
        .O(\storage_data1[36]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \storage_data1[37]_i_1 
       (.I0(storage_data2[37]),
        .I1(\storage_data1_reg[70]_0 ),
        .I2(\state_reg[1]_rep_n_0 ),
        .I3(\cnt_read_reg[5] [36]),
        .O(\storage_data1[37]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \storage_data1[38]_i_1 
       (.I0(storage_data2[38]),
        .I1(\storage_data1_reg[70]_0 ),
        .I2(\state_reg[1]_rep_n_0 ),
        .I3(\cnt_read_reg[5] [37]),
        .O(\storage_data1[38]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \storage_data1[39]_i_1 
       (.I0(storage_data2[39]),
        .I1(\storage_data1_reg[70]_0 ),
        .I2(\state_reg[1]_rep_n_0 ),
        .I3(\cnt_read_reg[5] [38]),
        .O(\storage_data1[39]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \storage_data1[3]_i_1 
       (.I0(storage_data2[3]),
        .I1(\state_reg[0]_rep_1 ),
        .I2(\state_reg[0]_rep_0 ),
        .I3(\cnt_read_reg[5] [2]),
        .O(\storage_data1[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \storage_data1[40]_i_1 
       (.I0(storage_data2[40]),
        .I1(\storage_data1_reg[70]_0 ),
        .I2(\state_reg[1]_rep_n_0 ),
        .I3(\cnt_read_reg[5] [39]),
        .O(\storage_data1[40]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \storage_data1[41]_i_1 
       (.I0(storage_data2[41]),
        .I1(\storage_data1_reg[70]_0 ),
        .I2(\state_reg[1]_rep_n_0 ),
        .I3(\cnt_read_reg[5] [40]),
        .O(\storage_data1[41]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \storage_data1[42]_i_1 
       (.I0(storage_data2[42]),
        .I1(\storage_data1_reg[70]_0 ),
        .I2(\state_reg[1]_rep_n_0 ),
        .I3(\cnt_read_reg[5] [41]),
        .O(\storage_data1[42]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \storage_data1[43]_i_1 
       (.I0(storage_data2[43]),
        .I1(\storage_data1_reg[70]_0 ),
        .I2(\state_reg[1]_rep_n_0 ),
        .I3(\cnt_read_reg[5] [42]),
        .O(\storage_data1[43]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \storage_data1[44]_i_1 
       (.I0(storage_data2[44]),
        .I1(\storage_data1_reg[70]_0 ),
        .I2(\state_reg[1]_rep_n_0 ),
        .I3(\cnt_read_reg[5] [43]),
        .O(\storage_data1[44]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \storage_data1[45]_i_1 
       (.I0(storage_data2[45]),
        .I1(\storage_data1_reg[70]_0 ),
        .I2(\state_reg[1]_rep_n_0 ),
        .I3(\cnt_read_reg[5] [44]),
        .O(\storage_data1[45]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \storage_data1[46]_i_1 
       (.I0(storage_data2[46]),
        .I1(\storage_data1_reg[70]_0 ),
        .I2(\state_reg[1]_rep_n_0 ),
        .I3(\cnt_read_reg[5] [45]),
        .O(\storage_data1[46]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \storage_data1[47]_i_1 
       (.I0(storage_data2[47]),
        .I1(\storage_data1_reg[70]_0 ),
        .I2(\state_reg[1]_rep_n_0 ),
        .I3(\cnt_read_reg[5] [46]),
        .O(\storage_data1[47]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \storage_data1[48]_i_1 
       (.I0(storage_data2[48]),
        .I1(\storage_data1_reg[70]_0 ),
        .I2(\state_reg[1]_rep_n_0 ),
        .I3(\cnt_read_reg[5] [47]),
        .O(\storage_data1[48]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \storage_data1[49]_i_1 
       (.I0(storage_data2[49]),
        .I1(\storage_data1_reg[70]_0 ),
        .I2(\state_reg[1]_rep_n_0 ),
        .I3(\cnt_read_reg[5] [48]),
        .O(\storage_data1[49]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \storage_data1[4]_i_1 
       (.I0(storage_data2[4]),
        .I1(\state_reg[0]_rep_1 ),
        .I2(\state_reg[0]_rep_0 ),
        .I3(\cnt_read_reg[5] [3]),
        .O(\storage_data1[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \storage_data1[50]_i_1 
       (.I0(storage_data2[50]),
        .I1(\storage_data1_reg[70]_0 ),
        .I2(\state_reg[1]_rep_n_0 ),
        .I3(\cnt_read_reg[5] [49]),
        .O(\storage_data1[50]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \storage_data1[51]_i_1 
       (.I0(storage_data2[51]),
        .I1(\storage_data1_reg[70]_0 ),
        .I2(\state_reg[1]_rep_n_0 ),
        .I3(\cnt_read_reg[5] [50]),
        .O(\storage_data1[51]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \storage_data1[52]_i_1 
       (.I0(storage_data2[52]),
        .I1(\storage_data1_reg[70]_0 ),
        .I2(\state_reg[1]_rep_n_0 ),
        .I3(\cnt_read_reg[5] [51]),
        .O(\storage_data1[52]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \storage_data1[53]_i_1 
       (.I0(storage_data2[53]),
        .I1(\storage_data1_reg[70]_0 ),
        .I2(\state_reg[1]_rep_n_0 ),
        .I3(\cnt_read_reg[5] [52]),
        .O(\storage_data1[53]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \storage_data1[54]_i_1 
       (.I0(storage_data2[54]),
        .I1(\storage_data1_reg[70]_0 ),
        .I2(\state_reg[1]_rep_n_0 ),
        .I3(\cnt_read_reg[5] [53]),
        .O(\storage_data1[54]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \storage_data1[55]_i_1 
       (.I0(storage_data2[55]),
        .I1(\storage_data1_reg[70]_0 ),
        .I2(\state_reg[1]_rep_n_0 ),
        .I3(\cnt_read_reg[5] [54]),
        .O(\storage_data1[55]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \storage_data1[56]_i_1 
       (.I0(storage_data2[56]),
        .I1(\storage_data1_reg[70]_0 ),
        .I2(\state_reg[1]_rep_n_0 ),
        .I3(\cnt_read_reg[5] [55]),
        .O(\storage_data1[56]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \storage_data1[57]_i_1 
       (.I0(storage_data2[57]),
        .I1(\storage_data1_reg[70]_0 ),
        .I2(\state_reg[1]_rep_n_0 ),
        .I3(\cnt_read_reg[5] [56]),
        .O(\storage_data1[57]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \storage_data1[58]_i_1 
       (.I0(storage_data2[58]),
        .I1(\storage_data1_reg[70]_0 ),
        .I2(\state_reg[1]_rep_n_0 ),
        .I3(\cnt_read_reg[5] [57]),
        .O(\storage_data1[58]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \storage_data1[59]_i_1 
       (.I0(storage_data2[59]),
        .I1(\storage_data1_reg[70]_0 ),
        .I2(\state_reg[1]_rep_n_0 ),
        .I3(\cnt_read_reg[5] [58]),
        .O(\storage_data1[59]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \storage_data1[5]_i_1 
       (.I0(storage_data2[5]),
        .I1(\state_reg[0]_rep_1 ),
        .I2(\state_reg[0]_rep_0 ),
        .I3(\cnt_read_reg[5] [4]),
        .O(\storage_data1[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \storage_data1[60]_i_1 
       (.I0(storage_data2[60]),
        .I1(\storage_data1_reg[70]_0 ),
        .I2(\state_reg[1]_rep_n_0 ),
        .I3(\cnt_read_reg[5] [59]),
        .O(\storage_data1[60]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \storage_data1[61]_i_1 
       (.I0(storage_data2[61]),
        .I1(\storage_data1_reg[70]_0 ),
        .I2(\state_reg[1]_rep_n_0 ),
        .I3(\cnt_read_reg[5] [60]),
        .O(\storage_data1[61]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \storage_data1[62]_i_1 
       (.I0(storage_data2[62]),
        .I1(\storage_data1_reg[70]_0 ),
        .I2(\state_reg[1]_rep_n_0 ),
        .I3(\cnt_read_reg[5] [61]),
        .O(\storage_data1[62]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \storage_data1[63]_i_1 
       (.I0(storage_data2[63]),
        .I1(\storage_data1_reg[70]_0 ),
        .I2(\state_reg[1]_rep_n_0 ),
        .I3(\cnt_read_reg[5] [62]),
        .O(\storage_data1[63]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \storage_data1[64]_i_1 
       (.I0(storage_data2[64]),
        .I1(\storage_data1_reg[70]_0 ),
        .I2(\state_reg[1]_rep_n_0 ),
        .I3(\cnt_read_reg[5] [63]),
        .O(\storage_data1[64]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \storage_data1[65]_i_1__1 
       (.I0(storage_data2[65]),
        .I1(\storage_data1_reg[70]_0 ),
        .I2(\state_reg[1]_rep_n_0 ),
        .I3(\cnt_read_reg[5] [64]),
        .O(\storage_data1[65]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \storage_data1[66]_i_1 
       (.I0(storage_data2[66]),
        .I1(\storage_data1_reg[70]_0 ),
        .I2(\state_reg[1]_rep_n_0 ),
        .I3(\cnt_read_reg[5] [65]),
        .O(\storage_data1[66]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \storage_data1[67]_i_1 
       (.I0(storage_data2[67]),
        .I1(\storage_data1_reg[70]_0 ),
        .I2(\state_reg[1]_rep_n_0 ),
        .I3(\trans_buf_out_r_reg[6] [2]),
        .O(\storage_data1[67]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \storage_data1[68]_i_1 
       (.I0(storage_data2[68]),
        .I1(\storage_data1_reg[70]_0 ),
        .I2(\state_reg[1]_rep_n_0 ),
        .I3(\trans_buf_out_r_reg[6] [3]),
        .O(\storage_data1[68]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \storage_data1[69]_i_1 
       (.I0(storage_data2[69]),
        .I1(\storage_data1_reg[70]_0 ),
        .I2(\state_reg[1]_rep_n_0 ),
        .I3(\trans_buf_out_r_reg[6] [4]),
        .O(\storage_data1[69]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \storage_data1[6]_i_1 
       (.I0(storage_data2[6]),
        .I1(\state_reg[0]_rep_1 ),
        .I2(\state_reg[0]_rep_0 ),
        .I3(\cnt_read_reg[5] [5]),
        .O(\storage_data1[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h77702222)) 
    \storage_data1[70]_i_1 
       (.I0(\state_reg[0]_rep_0 ),
        .I1(\cnt_read_reg[6] ),
        .I2(word_complete_rest_ready),
        .I3(word_complete_next_wrap_ready),
        .I4(\state_reg[0]_rep_1 ),
        .O(load_s1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \storage_data1[70]_i_2 
       (.I0(storage_data2[70]),
        .I1(\storage_data1_reg[70]_0 ),
        .I2(\state_reg[1]_rep_n_0 ),
        .I3(\trans_buf_out_r_reg[6] [5]),
        .O(\storage_data1[70]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \storage_data1[7]_i_1 
       (.I0(storage_data2[7]),
        .I1(\state_reg[0]_rep_1 ),
        .I2(\state_reg[0]_rep_0 ),
        .I3(\cnt_read_reg[5] [6]),
        .O(\storage_data1[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \storage_data1[8]_i_1 
       (.I0(storage_data2[8]),
        .I1(\state_reg[0]_rep_1 ),
        .I2(\state_reg[0]_rep_0 ),
        .I3(\cnt_read_reg[5] [7]),
        .O(\storage_data1[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \storage_data1[9]_i_1 
       (.I0(storage_data2[9]),
        .I1(\state_reg[0]_rep_1 ),
        .I2(\state_reg[0]_rep_0 ),
        .I3(\cnt_read_reg[5] [8]),
        .O(\storage_data1[9]_i_1_n_0 ));
  FDRE \storage_data1_reg[0] 
       (.C(CLK),
        .CE(load_s1),
        .D(\storage_data1[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \storage_data1_reg[10] 
       (.C(CLK),
        .CE(load_s1),
        .D(\storage_data1[10]_i_1_n_0 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \storage_data1_reg[11] 
       (.C(CLK),
        .CE(load_s1),
        .D(\storage_data1[11]_i_1_n_0 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \storage_data1_reg[12] 
       (.C(CLK),
        .CE(load_s1),
        .D(\storage_data1[12]_i_1_n_0 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \storage_data1_reg[13] 
       (.C(CLK),
        .CE(load_s1),
        .D(\storage_data1[13]_i_1_n_0 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \storage_data1_reg[14] 
       (.C(CLK),
        .CE(load_s1),
        .D(\storage_data1[14]_i_1_n_0 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \storage_data1_reg[15] 
       (.C(CLK),
        .CE(load_s1),
        .D(\storage_data1[15]_i_1_n_0 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \storage_data1_reg[16] 
       (.C(CLK),
        .CE(load_s1),
        .D(\storage_data1[16]_i_1_n_0 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \storage_data1_reg[17] 
       (.C(CLK),
        .CE(load_s1),
        .D(\storage_data1[17]_i_1_n_0 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \storage_data1_reg[18] 
       (.C(CLK),
        .CE(load_s1),
        .D(\storage_data1[18]_i_1_n_0 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \storage_data1_reg[19] 
       (.C(CLK),
        .CE(load_s1),
        .D(\storage_data1[19]_i_1_n_0 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \storage_data1_reg[20] 
       (.C(CLK),
        .CE(load_s1),
        .D(\storage_data1[20]_i_1_n_0 ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \storage_data1_reg[21] 
       (.C(CLK),
        .CE(load_s1),
        .D(\storage_data1[21]_i_1_n_0 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \storage_data1_reg[22] 
       (.C(CLK),
        .CE(load_s1),
        .D(\storage_data1[22]_i_1_n_0 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \storage_data1_reg[23] 
       (.C(CLK),
        .CE(load_s1),
        .D(\storage_data1[23]_i_1_n_0 ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \storage_data1_reg[24] 
       (.C(CLK),
        .CE(load_s1),
        .D(\storage_data1[24]_i_1_n_0 ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \storage_data1_reg[25] 
       (.C(CLK),
        .CE(load_s1),
        .D(\storage_data1[25]_i_1_n_0 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \storage_data1_reg[26] 
       (.C(CLK),
        .CE(load_s1),
        .D(\storage_data1[26]_i_1_n_0 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \storage_data1_reg[27] 
       (.C(CLK),
        .CE(load_s1),
        .D(\storage_data1[27]_i_1_n_0 ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \storage_data1_reg[28] 
       (.C(CLK),
        .CE(load_s1),
        .D(\storage_data1[28]_i_1_n_0 ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \storage_data1_reg[29] 
       (.C(CLK),
        .CE(load_s1),
        .D(\storage_data1[29]_i_1_n_0 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \storage_data1_reg[2] 
       (.C(CLK),
        .CE(load_s1),
        .D(\storage_data1[2]_i_1_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \storage_data1_reg[30] 
       (.C(CLK),
        .CE(load_s1),
        .D(\storage_data1[30]_i_1_n_0 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \storage_data1_reg[31] 
       (.C(CLK),
        .CE(load_s1),
        .D(\storage_data1[31]_i_1_n_0 ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \storage_data1_reg[32] 
       (.C(CLK),
        .CE(load_s1),
        .D(\storage_data1[32]_i_1_n_0 ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \storage_data1_reg[33] 
       (.C(CLK),
        .CE(load_s1),
        .D(\storage_data1[33]_i_1_n_0 ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \storage_data1_reg[34] 
       (.C(CLK),
        .CE(load_s1),
        .D(\storage_data1[34]_i_1_n_0 ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \storage_data1_reg[35] 
       (.C(CLK),
        .CE(load_s1),
        .D(\storage_data1[35]_i_1_n_0 ),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \storage_data1_reg[36] 
       (.C(CLK),
        .CE(load_s1),
        .D(\storage_data1[36]_i_1_n_0 ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \storage_data1_reg[37] 
       (.C(CLK),
        .CE(load_s1),
        .D(\storage_data1[37]_i_1_n_0 ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \storage_data1_reg[38] 
       (.C(CLK),
        .CE(load_s1),
        .D(\storage_data1[38]_i_1_n_0 ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \storage_data1_reg[39] 
       (.C(CLK),
        .CE(load_s1),
        .D(\storage_data1[39]_i_1_n_0 ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \storage_data1_reg[3] 
       (.C(CLK),
        .CE(load_s1),
        .D(\storage_data1[3]_i_1_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \storage_data1_reg[40] 
       (.C(CLK),
        .CE(load_s1),
        .D(\storage_data1[40]_i_1_n_0 ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \storage_data1_reg[41] 
       (.C(CLK),
        .CE(load_s1),
        .D(\storage_data1[41]_i_1_n_0 ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \storage_data1_reg[42] 
       (.C(CLK),
        .CE(load_s1),
        .D(\storage_data1[42]_i_1_n_0 ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \storage_data1_reg[43] 
       (.C(CLK),
        .CE(load_s1),
        .D(\storage_data1[43]_i_1_n_0 ),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \storage_data1_reg[44] 
       (.C(CLK),
        .CE(load_s1),
        .D(\storage_data1[44]_i_1_n_0 ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \storage_data1_reg[45] 
       (.C(CLK),
        .CE(load_s1),
        .D(\storage_data1[45]_i_1_n_0 ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \storage_data1_reg[46] 
       (.C(CLK),
        .CE(load_s1),
        .D(\storage_data1[46]_i_1_n_0 ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \storage_data1_reg[47] 
       (.C(CLK),
        .CE(load_s1),
        .D(\storage_data1[47]_i_1_n_0 ),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \storage_data1_reg[48] 
       (.C(CLK),
        .CE(load_s1),
        .D(\storage_data1[48]_i_1_n_0 ),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \storage_data1_reg[49] 
       (.C(CLK),
        .CE(load_s1),
        .D(\storage_data1[49]_i_1_n_0 ),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \storage_data1_reg[4] 
       (.C(CLK),
        .CE(load_s1),
        .D(\storage_data1[4]_i_1_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \storage_data1_reg[50] 
       (.C(CLK),
        .CE(load_s1),
        .D(\storage_data1[50]_i_1_n_0 ),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \storage_data1_reg[51] 
       (.C(CLK),
        .CE(load_s1),
        .D(\storage_data1[51]_i_1_n_0 ),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \storage_data1_reg[52] 
       (.C(CLK),
        .CE(load_s1),
        .D(\storage_data1[52]_i_1_n_0 ),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \storage_data1_reg[53] 
       (.C(CLK),
        .CE(load_s1),
        .D(\storage_data1[53]_i_1_n_0 ),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \storage_data1_reg[54] 
       (.C(CLK),
        .CE(load_s1),
        .D(\storage_data1[54]_i_1_n_0 ),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \storage_data1_reg[55] 
       (.C(CLK),
        .CE(load_s1),
        .D(\storage_data1[55]_i_1_n_0 ),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \storage_data1_reg[56] 
       (.C(CLK),
        .CE(load_s1),
        .D(\storage_data1[56]_i_1_n_0 ),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \storage_data1_reg[57] 
       (.C(CLK),
        .CE(load_s1),
        .D(\storage_data1[57]_i_1_n_0 ),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \storage_data1_reg[58] 
       (.C(CLK),
        .CE(load_s1),
        .D(\storage_data1[58]_i_1_n_0 ),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \storage_data1_reg[59] 
       (.C(CLK),
        .CE(load_s1),
        .D(\storage_data1[59]_i_1_n_0 ),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \storage_data1_reg[5] 
       (.C(CLK),
        .CE(load_s1),
        .D(\storage_data1[5]_i_1_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \storage_data1_reg[60] 
       (.C(CLK),
        .CE(load_s1),
        .D(\storage_data1[60]_i_1_n_0 ),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \storage_data1_reg[61] 
       (.C(CLK),
        .CE(load_s1),
        .D(\storage_data1[61]_i_1_n_0 ),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \storage_data1_reg[62] 
       (.C(CLK),
        .CE(load_s1),
        .D(\storage_data1[62]_i_1_n_0 ),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \storage_data1_reg[63] 
       (.C(CLK),
        .CE(load_s1),
        .D(\storage_data1[63]_i_1_n_0 ),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \storage_data1_reg[64] 
       (.C(CLK),
        .CE(load_s1),
        .D(\storage_data1[64]_i_1_n_0 ),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \storage_data1_reg[65] 
       (.C(CLK),
        .CE(load_s1),
        .D(\storage_data1[65]_i_1__1_n_0 ),
        .Q(Q[64]),
        .R(1'b0));
  FDRE \storage_data1_reg[66] 
       (.C(CLK),
        .CE(load_s1),
        .D(\storage_data1[66]_i_1_n_0 ),
        .Q(Q[65]),
        .R(1'b0));
  FDRE \storage_data1_reg[67] 
       (.C(CLK),
        .CE(load_s1),
        .D(\storage_data1[67]_i_1_n_0 ),
        .Q(Q[66]),
        .R(1'b0));
  FDRE \storage_data1_reg[68] 
       (.C(CLK),
        .CE(load_s1),
        .D(\storage_data1[68]_i_1_n_0 ),
        .Q(Q[67]),
        .R(1'b0));
  FDRE \storage_data1_reg[69] 
       (.C(CLK),
        .CE(load_s1),
        .D(\storage_data1[69]_i_1_n_0 ),
        .Q(Q[68]),
        .R(1'b0));
  FDRE \storage_data1_reg[6] 
       (.C(CLK),
        .CE(load_s1),
        .D(\storage_data1[6]_i_1_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \storage_data1_reg[70] 
       (.C(CLK),
        .CE(load_s1),
        .D(\storage_data1[70]_i_2_n_0 ),
        .Q(Q[69]),
        .R(1'b0));
  FDRE \storage_data1_reg[7] 
       (.C(CLK),
        .CE(load_s1),
        .D(\storage_data1[7]_i_1_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \storage_data1_reg[8] 
       (.C(CLK),
        .CE(load_s1),
        .D(\storage_data1[8]_i_1_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \storage_data1_reg[9] 
       (.C(CLK),
        .CE(load_s1),
        .D(\storage_data1[9]_i_1_n_0 ),
        .Q(Q[8]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \storage_data2[70]_i_1 
       (.I0(rready_d3),
        .I1(\cnt_read_reg[6] ),
        .O(load_s2));
  FDRE \storage_data2_reg[0] 
       (.C(CLK),
        .CE(load_s2),
        .D(\cnt_read_reg[5] [0]),
        .Q(storage_data2[0]),
        .R(1'b0));
  FDRE \storage_data2_reg[10] 
       (.C(CLK),
        .CE(load_s2),
        .D(\cnt_read_reg[5] [9]),
        .Q(storage_data2[10]),
        .R(1'b0));
  FDRE \storage_data2_reg[11] 
       (.C(CLK),
        .CE(load_s2),
        .D(\cnt_read_reg[5] [10]),
        .Q(storage_data2[11]),
        .R(1'b0));
  FDRE \storage_data2_reg[12] 
       (.C(CLK),
        .CE(load_s2),
        .D(\cnt_read_reg[5] [11]),
        .Q(storage_data2[12]),
        .R(1'b0));
  FDRE \storage_data2_reg[13] 
       (.C(CLK),
        .CE(load_s2),
        .D(\cnt_read_reg[5] [12]),
        .Q(storage_data2[13]),
        .R(1'b0));
  FDRE \storage_data2_reg[14] 
       (.C(CLK),
        .CE(load_s2),
        .D(\cnt_read_reg[5] [13]),
        .Q(storage_data2[14]),
        .R(1'b0));
  FDRE \storage_data2_reg[15] 
       (.C(CLK),
        .CE(load_s2),
        .D(\cnt_read_reg[5] [14]),
        .Q(storage_data2[15]),
        .R(1'b0));
  FDRE \storage_data2_reg[16] 
       (.C(CLK),
        .CE(load_s2),
        .D(\cnt_read_reg[5] [15]),
        .Q(storage_data2[16]),
        .R(1'b0));
  FDRE \storage_data2_reg[17] 
       (.C(CLK),
        .CE(load_s2),
        .D(\cnt_read_reg[5] [16]),
        .Q(storage_data2[17]),
        .R(1'b0));
  FDRE \storage_data2_reg[18] 
       (.C(CLK),
        .CE(load_s2),
        .D(\cnt_read_reg[5] [17]),
        .Q(storage_data2[18]),
        .R(1'b0));
  FDRE \storage_data2_reg[19] 
       (.C(CLK),
        .CE(load_s2),
        .D(\cnt_read_reg[5] [18]),
        .Q(storage_data2[19]),
        .R(1'b0));
  FDRE \storage_data2_reg[20] 
       (.C(CLK),
        .CE(load_s2),
        .D(\cnt_read_reg[5] [19]),
        .Q(storage_data2[20]),
        .R(1'b0));
  FDRE \storage_data2_reg[21] 
       (.C(CLK),
        .CE(load_s2),
        .D(\cnt_read_reg[5] [20]),
        .Q(storage_data2[21]),
        .R(1'b0));
  FDRE \storage_data2_reg[22] 
       (.C(CLK),
        .CE(load_s2),
        .D(\cnt_read_reg[5] [21]),
        .Q(storage_data2[22]),
        .R(1'b0));
  FDRE \storage_data2_reg[23] 
       (.C(CLK),
        .CE(load_s2),
        .D(\cnt_read_reg[5] [22]),
        .Q(storage_data2[23]),
        .R(1'b0));
  FDRE \storage_data2_reg[24] 
       (.C(CLK),
        .CE(load_s2),
        .D(\cnt_read_reg[5] [23]),
        .Q(storage_data2[24]),
        .R(1'b0));
  FDRE \storage_data2_reg[25] 
       (.C(CLK),
        .CE(load_s2),
        .D(\cnt_read_reg[5] [24]),
        .Q(storage_data2[25]),
        .R(1'b0));
  FDRE \storage_data2_reg[26] 
       (.C(CLK),
        .CE(load_s2),
        .D(\cnt_read_reg[5] [25]),
        .Q(storage_data2[26]),
        .R(1'b0));
  FDRE \storage_data2_reg[27] 
       (.C(CLK),
        .CE(load_s2),
        .D(\cnt_read_reg[5] [26]),
        .Q(storage_data2[27]),
        .R(1'b0));
  FDRE \storage_data2_reg[28] 
       (.C(CLK),
        .CE(load_s2),
        .D(\cnt_read_reg[5] [27]),
        .Q(storage_data2[28]),
        .R(1'b0));
  FDRE \storage_data2_reg[29] 
       (.C(CLK),
        .CE(load_s2),
        .D(\cnt_read_reg[5] [28]),
        .Q(storage_data2[29]),
        .R(1'b0));
  FDRE \storage_data2_reg[2] 
       (.C(CLK),
        .CE(load_s2),
        .D(\cnt_read_reg[5] [1]),
        .Q(storage_data2[2]),
        .R(1'b0));
  FDRE \storage_data2_reg[30] 
       (.C(CLK),
        .CE(load_s2),
        .D(\cnt_read_reg[5] [29]),
        .Q(storage_data2[30]),
        .R(1'b0));
  FDRE \storage_data2_reg[31] 
       (.C(CLK),
        .CE(load_s2),
        .D(\cnt_read_reg[5] [30]),
        .Q(storage_data2[31]),
        .R(1'b0));
  FDRE \storage_data2_reg[32] 
       (.C(CLK),
        .CE(load_s2),
        .D(\cnt_read_reg[5] [31]),
        .Q(storage_data2[32]),
        .R(1'b0));
  FDRE \storage_data2_reg[33] 
       (.C(CLK),
        .CE(load_s2),
        .D(\cnt_read_reg[5] [32]),
        .Q(storage_data2[33]),
        .R(1'b0));
  FDRE \storage_data2_reg[34] 
       (.C(CLK),
        .CE(load_s2),
        .D(\cnt_read_reg[5] [33]),
        .Q(storage_data2[34]),
        .R(1'b0));
  FDRE \storage_data2_reg[35] 
       (.C(CLK),
        .CE(load_s2),
        .D(\cnt_read_reg[5] [34]),
        .Q(storage_data2[35]),
        .R(1'b0));
  FDRE \storage_data2_reg[36] 
       (.C(CLK),
        .CE(load_s2),
        .D(\cnt_read_reg[5] [35]),
        .Q(storage_data2[36]),
        .R(1'b0));
  FDRE \storage_data2_reg[37] 
       (.C(CLK),
        .CE(load_s2),
        .D(\cnt_read_reg[5] [36]),
        .Q(storage_data2[37]),
        .R(1'b0));
  FDRE \storage_data2_reg[38] 
       (.C(CLK),
        .CE(load_s2),
        .D(\cnt_read_reg[5] [37]),
        .Q(storage_data2[38]),
        .R(1'b0));
  FDRE \storage_data2_reg[39] 
       (.C(CLK),
        .CE(load_s2),
        .D(\cnt_read_reg[5] [38]),
        .Q(storage_data2[39]),
        .R(1'b0));
  FDRE \storage_data2_reg[3] 
       (.C(CLK),
        .CE(load_s2),
        .D(\cnt_read_reg[5] [2]),
        .Q(storage_data2[3]),
        .R(1'b0));
  FDRE \storage_data2_reg[40] 
       (.C(CLK),
        .CE(load_s2),
        .D(\cnt_read_reg[5] [39]),
        .Q(storage_data2[40]),
        .R(1'b0));
  FDRE \storage_data2_reg[41] 
       (.C(CLK),
        .CE(load_s2),
        .D(\cnt_read_reg[5] [40]),
        .Q(storage_data2[41]),
        .R(1'b0));
  FDRE \storage_data2_reg[42] 
       (.C(CLK),
        .CE(load_s2),
        .D(\cnt_read_reg[5] [41]),
        .Q(storage_data2[42]),
        .R(1'b0));
  FDRE \storage_data2_reg[43] 
       (.C(CLK),
        .CE(load_s2),
        .D(\cnt_read_reg[5] [42]),
        .Q(storage_data2[43]),
        .R(1'b0));
  FDRE \storage_data2_reg[44] 
       (.C(CLK),
        .CE(load_s2),
        .D(\cnt_read_reg[5] [43]),
        .Q(storage_data2[44]),
        .R(1'b0));
  FDRE \storage_data2_reg[45] 
       (.C(CLK),
        .CE(load_s2),
        .D(\cnt_read_reg[5] [44]),
        .Q(storage_data2[45]),
        .R(1'b0));
  FDRE \storage_data2_reg[46] 
       (.C(CLK),
        .CE(load_s2),
        .D(\cnt_read_reg[5] [45]),
        .Q(storage_data2[46]),
        .R(1'b0));
  FDRE \storage_data2_reg[47] 
       (.C(CLK),
        .CE(load_s2),
        .D(\cnt_read_reg[5] [46]),
        .Q(storage_data2[47]),
        .R(1'b0));
  FDRE \storage_data2_reg[48] 
       (.C(CLK),
        .CE(load_s2),
        .D(\cnt_read_reg[5] [47]),
        .Q(storage_data2[48]),
        .R(1'b0));
  FDRE \storage_data2_reg[49] 
       (.C(CLK),
        .CE(load_s2),
        .D(\cnt_read_reg[5] [48]),
        .Q(storage_data2[49]),
        .R(1'b0));
  FDRE \storage_data2_reg[4] 
       (.C(CLK),
        .CE(load_s2),
        .D(\cnt_read_reg[5] [3]),
        .Q(storage_data2[4]),
        .R(1'b0));
  FDRE \storage_data2_reg[50] 
       (.C(CLK),
        .CE(load_s2),
        .D(\cnt_read_reg[5] [49]),
        .Q(storage_data2[50]),
        .R(1'b0));
  FDRE \storage_data2_reg[51] 
       (.C(CLK),
        .CE(load_s2),
        .D(\cnt_read_reg[5] [50]),
        .Q(storage_data2[51]),
        .R(1'b0));
  FDRE \storage_data2_reg[52] 
       (.C(CLK),
        .CE(load_s2),
        .D(\cnt_read_reg[5] [51]),
        .Q(storage_data2[52]),
        .R(1'b0));
  FDRE \storage_data2_reg[53] 
       (.C(CLK),
        .CE(load_s2),
        .D(\cnt_read_reg[5] [52]),
        .Q(storage_data2[53]),
        .R(1'b0));
  FDRE \storage_data2_reg[54] 
       (.C(CLK),
        .CE(load_s2),
        .D(\cnt_read_reg[5] [53]),
        .Q(storage_data2[54]),
        .R(1'b0));
  FDRE \storage_data2_reg[55] 
       (.C(CLK),
        .CE(load_s2),
        .D(\cnt_read_reg[5] [54]),
        .Q(storage_data2[55]),
        .R(1'b0));
  FDRE \storage_data2_reg[56] 
       (.C(CLK),
        .CE(load_s2),
        .D(\cnt_read_reg[5] [55]),
        .Q(storage_data2[56]),
        .R(1'b0));
  FDRE \storage_data2_reg[57] 
       (.C(CLK),
        .CE(load_s2),
        .D(\cnt_read_reg[5] [56]),
        .Q(storage_data2[57]),
        .R(1'b0));
  FDRE \storage_data2_reg[58] 
       (.C(CLK),
        .CE(load_s2),
        .D(\cnt_read_reg[5] [57]),
        .Q(storage_data2[58]),
        .R(1'b0));
  FDRE \storage_data2_reg[59] 
       (.C(CLK),
        .CE(load_s2),
        .D(\cnt_read_reg[5] [58]),
        .Q(storage_data2[59]),
        .R(1'b0));
  FDRE \storage_data2_reg[5] 
       (.C(CLK),
        .CE(load_s2),
        .D(\cnt_read_reg[5] [4]),
        .Q(storage_data2[5]),
        .R(1'b0));
  FDRE \storage_data2_reg[60] 
       (.C(CLK),
        .CE(load_s2),
        .D(\cnt_read_reg[5] [59]),
        .Q(storage_data2[60]),
        .R(1'b0));
  FDRE \storage_data2_reg[61] 
       (.C(CLK),
        .CE(load_s2),
        .D(\cnt_read_reg[5] [60]),
        .Q(storage_data2[61]),
        .R(1'b0));
  FDRE \storage_data2_reg[62] 
       (.C(CLK),
        .CE(load_s2),
        .D(\cnt_read_reg[5] [61]),
        .Q(storage_data2[62]),
        .R(1'b0));
  FDRE \storage_data2_reg[63] 
       (.C(CLK),
        .CE(load_s2),
        .D(\cnt_read_reg[5] [62]),
        .Q(storage_data2[63]),
        .R(1'b0));
  FDRE \storage_data2_reg[64] 
       (.C(CLK),
        .CE(load_s2),
        .D(\cnt_read_reg[5] [63]),
        .Q(storage_data2[64]),
        .R(1'b0));
  FDRE \storage_data2_reg[65] 
       (.C(CLK),
        .CE(load_s2),
        .D(\cnt_read_reg[5] [64]),
        .Q(storage_data2[65]),
        .R(1'b0));
  FDRE \storage_data2_reg[66] 
       (.C(CLK),
        .CE(load_s2),
        .D(\cnt_read_reg[5] [65]),
        .Q(storage_data2[66]),
        .R(1'b0));
  FDRE \storage_data2_reg[67] 
       (.C(CLK),
        .CE(load_s2),
        .D(\trans_buf_out_r_reg[6] [2]),
        .Q(storage_data2[67]),
        .R(1'b0));
  FDRE \storage_data2_reg[68] 
       (.C(CLK),
        .CE(load_s2),
        .D(\trans_buf_out_r_reg[6] [3]),
        .Q(storage_data2[68]),
        .R(1'b0));
  FDRE \storage_data2_reg[69] 
       (.C(CLK),
        .CE(load_s2),
        .D(\trans_buf_out_r_reg[6] [4]),
        .Q(storage_data2[69]),
        .R(1'b0));
  FDRE \storage_data2_reg[6] 
       (.C(CLK),
        .CE(load_s2),
        .D(\cnt_read_reg[5] [5]),
        .Q(storage_data2[6]),
        .R(1'b0));
  FDRE \storage_data2_reg[70] 
       (.C(CLK),
        .CE(load_s2),
        .D(\trans_buf_out_r_reg[6] [5]),
        .Q(storage_data2[70]),
        .R(1'b0));
  FDRE \storage_data2_reg[7] 
       (.C(CLK),
        .CE(load_s2),
        .D(\cnt_read_reg[5] [6]),
        .Q(storage_data2[7]),
        .R(1'b0));
  FDRE \storage_data2_reg[8] 
       (.C(CLK),
        .CE(load_s2),
        .D(\cnt_read_reg[5] [7]),
        .Q(storage_data2[8]),
        .R(1'b0));
  FDRE \storage_data2_reg[9] 
       (.C(CLK),
        .CE(load_s2),
        .D(\cnt_read_reg[5] [8]),
        .Q(storage_data2[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_byte_group_io" *) 
module ddr_axi_mig_7series_v2_4_ddr_byte_group_io
   (mem_dqs_out,
    mem_dqs_ts,
    D1,
    D3,
    D4,
    D5,
    D6,
    D7,
    D8,
    D9,
    out_dq_2,
    mem_dq_ts,
    out_dm_0,
    out_dq_0,
    out_dq_6,
    out_dq_3,
    out_dq_1,
    out_dq_4,
    out_dq_7,
    out_dq_5,
    idelay_ld_rst,
    oserdes_clk,
    oserdes_clkdiv,
    po_oserdes_rst,
    DTSBUS,
    oserdes_clk_delayed,
    DQSBUS,
    CTSBUS,
    CLK,
    A_idelay_ce17_out,
    mem_dq_in,
    idelay_inc,
    LD0,
    A_rst_primitives_reg,
    A_rst_primitives_reg_0,
    CLKB0,
    iserdes_clkdiv,
    of_dqbus);
  output [0:0]mem_dqs_out;
  output [0:0]mem_dqs_ts;
  output [3:0]D1;
  output [3:0]D3;
  output [3:0]D4;
  output [3:0]D5;
  output [3:0]D6;
  output [3:0]D7;
  output [3:0]D8;
  output [3:0]D9;
  output out_dq_2;
  output [8:0]mem_dq_ts;
  output out_dm_0;
  output out_dq_0;
  output out_dq_6;
  output out_dq_3;
  output out_dq_1;
  output out_dq_4;
  output out_dq_7;
  output out_dq_5;
  output idelay_ld_rst;
  input oserdes_clk;
  input oserdes_clkdiv;
  input po_oserdes_rst;
  input [1:0]DTSBUS;
  input oserdes_clk_delayed;
  input [1:0]DQSBUS;
  input [0:0]CTSBUS;
  input CLK;
  input A_idelay_ce17_out;
  input [7:0]mem_dq_in;
  input idelay_inc;
  input LD0;
  input A_rst_primitives_reg;
  input A_rst_primitives_reg_0;
  input CLKB0;
  input iserdes_clkdiv;
  input [35:0]of_dqbus;

  wire A_idelay_ce17_out;
  wire A_rst_primitives_reg;
  wire A_rst_primitives_reg_0;
  wire CLK;
  wire CLKB0;
  wire [0:0]CTSBUS;
  wire [3:0]D1;
  wire [3:0]D3;
  wire [3:0]D4;
  wire [3:0]D5;
  wire [3:0]D6;
  wire [3:0]D7;
  wire [3:0]D8;
  wire [3:0]D9;
  wire [1:0]DQSBUS;
  wire [1:0]DTSBUS;
  wire LD0;
  wire data_in_dly_1;
  wire data_in_dly_3;
  wire data_in_dly_4;
  wire data_in_dly_5;
  wire data_in_dly_6;
  wire data_in_dly_7;
  wire data_in_dly_8;
  wire data_in_dly_9;
  wire idelay_inc;
  wire idelay_ld_rst;
  wire idelay_ld_rst_i_1_n_0;
  wire iserdes_clkdiv;
  wire [7:0]mem_dq_in;
  wire [8:0]mem_dq_ts;
  wire [0:0]mem_dqs_out;
  wire [0:0]mem_dqs_ts;
  wire [35:0]of_dqbus;
  wire oserdes_clk;
  wire oserdes_clk_delayed;
  wire oserdes_clkdiv;
  wire out_dm_0;
  wire out_dq_0;
  wire out_dq_1;
  wire out_dq_2;
  wire out_dq_3;
  wire out_dq_4;
  wire out_dq_5;
  wire out_dq_6;
  wire out_dq_7;
  wire po_oserdes_rst;
  wire rst_r3_reg_srl3_n_0;
  wire rst_r4;
  wire tbyte_out;
  wire \NLW_dqs_gen.oddr_dqs_S_UNCONNECTED ;
  wire \NLW_dqs_gen.oddr_dqsts_R_UNCONNECTED ;
  wire [4:0]\NLW_input_[1].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[3].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[4].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[5].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[6].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[7].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[8].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[9].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[9].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[9].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[9].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[9].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[9].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[9].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[9].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[9].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[9].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[9].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_OFB_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_OQ_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_SHIFTIN1_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_SHIFTIN2_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_TFB_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_TQ_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  ODDR #(
    .DDR_CLK_EDGE("SAME_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    \dqs_gen.oddr_dqs 
       (.C(oserdes_clk_delayed),
        .CE(1'b1),
        .D1(DQSBUS[0]),
        .D2(DQSBUS[1]),
        .Q(mem_dqs_out),
        .R(1'b0),
        .S(\NLW_dqs_gen.oddr_dqs_S_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "TRUE" *) 
  ODDR #(
    .DDR_CLK_EDGE("SAME_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    \dqs_gen.oddr_dqsts 
       (.C(oserdes_clk_delayed),
        .CE(1'b1),
        .D1(CTSBUS),
        .D2(CTSBUS),
        .Q(mem_dqs_ts),
        .R(\NLW_dqs_gen.oddr_dqsts_R_UNCONNECTED ),
        .S(1'b0));
  LUT3 #(
    .INIT(8'hF4)) 
    idelay_ld_rst_i_1
       (.I0(rst_r4),
        .I1(idelay_ld_rst),
        .I2(A_rst_primitives_reg),
        .O(idelay_ld_rst_i_1_n_0));
  FDRE idelay_ld_rst_reg
       (.C(CLK),
        .CE(1'b1),
        .D(idelay_ld_rst_i_1_n_0),
        .Q(idelay_ld_rst),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "DDR_AXI_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \input_[1].iserdes_dq_.idelay_dq.idelaye2 
       (.C(CLK),
        .CE(A_idelay_ce17_out),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[1].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_1),
        .IDATAIN(mem_dq_in[0]),
        .INC(idelay_inc),
        .LD(LD0),
        .LDPIPEEN(1'b0),
        .REGRST(A_rst_primitives_reg));
  (* BOX_TYPE = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \input_[1].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(A_rst_primitives_reg_0),
        .CLKB(CLKB0),
        .CLKDIV(\NLW_input_[1].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(mem_dq_in[0]),
        .DDLY(data_in_dly_1),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[1].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[1].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[1].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D1[3]),
        .Q2(D1[2]),
        .Q3(D1[1]),
        .Q4(D1[0]),
        .Q5(\NLW_input_[1].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[1].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[1].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[1].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[1].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[1].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "DDR_AXI_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \input_[3].iserdes_dq_.idelay_dq.idelaye2 
       (.C(CLK),
        .CE(A_idelay_ce17_out),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[3].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_3),
        .IDATAIN(mem_dq_in[1]),
        .INC(idelay_inc),
        .LD(LD0),
        .LDPIPEEN(1'b0),
        .REGRST(A_rst_primitives_reg));
  (* BOX_TYPE = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \input_[3].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(A_rst_primitives_reg_0),
        .CLKB(CLKB0),
        .CLKDIV(\NLW_input_[3].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(mem_dq_in[1]),
        .DDLY(data_in_dly_3),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[3].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[3].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[3].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D3[3]),
        .Q2(D3[2]),
        .Q3(D3[1]),
        .Q4(D3[0]),
        .Q5(\NLW_input_[3].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[3].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[3].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[3].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[3].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[3].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "DDR_AXI_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \input_[4].iserdes_dq_.idelay_dq.idelaye2 
       (.C(CLK),
        .CE(A_idelay_ce17_out),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[4].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_4),
        .IDATAIN(mem_dq_in[2]),
        .INC(idelay_inc),
        .LD(LD0),
        .LDPIPEEN(1'b0),
        .REGRST(A_rst_primitives_reg));
  (* BOX_TYPE = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \input_[4].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(A_rst_primitives_reg_0),
        .CLKB(CLKB0),
        .CLKDIV(\NLW_input_[4].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(mem_dq_in[2]),
        .DDLY(data_in_dly_4),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[4].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[4].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[4].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D4[3]),
        .Q2(D4[2]),
        .Q3(D4[1]),
        .Q4(D4[0]),
        .Q5(\NLW_input_[4].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[4].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[4].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[4].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "DDR_AXI_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \input_[5].iserdes_dq_.idelay_dq.idelaye2 
       (.C(CLK),
        .CE(A_idelay_ce17_out),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[5].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_5),
        .IDATAIN(mem_dq_in[3]),
        .INC(idelay_inc),
        .LD(LD0),
        .LDPIPEEN(1'b0),
        .REGRST(A_rst_primitives_reg));
  (* BOX_TYPE = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \input_[5].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(A_rst_primitives_reg_0),
        .CLKB(CLKB0),
        .CLKDIV(\NLW_input_[5].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(mem_dq_in[3]),
        .DDLY(data_in_dly_5),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[5].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[5].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[5].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D5[3]),
        .Q2(D5[2]),
        .Q3(D5[1]),
        .Q4(D5[0]),
        .Q5(\NLW_input_[5].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[5].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[5].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[5].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "DDR_AXI_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \input_[6].iserdes_dq_.idelay_dq.idelaye2 
       (.C(CLK),
        .CE(A_idelay_ce17_out),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[6].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_6),
        .IDATAIN(mem_dq_in[4]),
        .INC(idelay_inc),
        .LD(LD0),
        .LDPIPEEN(1'b0),
        .REGRST(A_rst_primitives_reg));
  (* BOX_TYPE = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \input_[6].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(A_rst_primitives_reg_0),
        .CLKB(CLKB0),
        .CLKDIV(\NLW_input_[6].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(mem_dq_in[4]),
        .DDLY(data_in_dly_6),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[6].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[6].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[6].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D6[3]),
        .Q2(D6[2]),
        .Q3(D6[1]),
        .Q4(D6[0]),
        .Q5(\NLW_input_[6].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[6].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[6].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[6].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "DDR_AXI_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \input_[7].iserdes_dq_.idelay_dq.idelaye2 
       (.C(CLK),
        .CE(A_idelay_ce17_out),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[7].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_7),
        .IDATAIN(mem_dq_in[5]),
        .INC(idelay_inc),
        .LD(LD0),
        .LDPIPEEN(1'b0),
        .REGRST(A_rst_primitives_reg));
  (* BOX_TYPE = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \input_[7].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(A_rst_primitives_reg_0),
        .CLKB(CLKB0),
        .CLKDIV(\NLW_input_[7].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(mem_dq_in[5]),
        .DDLY(data_in_dly_7),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[7].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[7].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[7].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D7[3]),
        .Q2(D7[2]),
        .Q3(D7[1]),
        .Q4(D7[0]),
        .Q5(\NLW_input_[7].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[7].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[7].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[7].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "DDR_AXI_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \input_[8].iserdes_dq_.idelay_dq.idelaye2 
       (.C(CLK),
        .CE(A_idelay_ce17_out),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[8].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_8),
        .IDATAIN(mem_dq_in[6]),
        .INC(idelay_inc),
        .LD(LD0),
        .LDPIPEEN(1'b0),
        .REGRST(A_rst_primitives_reg));
  (* BOX_TYPE = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \input_[8].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(A_rst_primitives_reg_0),
        .CLKB(CLKB0),
        .CLKDIV(\NLW_input_[8].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(mem_dq_in[6]),
        .DDLY(data_in_dly_8),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[8].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[8].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[8].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D8[3]),
        .Q2(D8[2]),
        .Q3(D8[1]),
        .Q4(D8[0]),
        .Q5(\NLW_input_[8].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[8].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[8].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[8].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[8].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[8].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "DDR_AXI_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \input_[9].iserdes_dq_.idelay_dq.idelaye2 
       (.C(CLK),
        .CE(A_idelay_ce17_out),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[9].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_9),
        .IDATAIN(mem_dq_in[7]),
        .INC(idelay_inc),
        .LD(LD0),
        .LDPIPEEN(1'b0),
        .REGRST(A_rst_primitives_reg));
  (* BOX_TYPE = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \input_[9].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(A_rst_primitives_reg_0),
        .CLKB(CLKB0),
        .CLKDIV(\NLW_input_[9].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(mem_dq_in[7]),
        .DDLY(data_in_dly_9),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[9].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[9].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[9].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D9[3]),
        .Q2(D9[2]),
        .Q3(D9[1]),
        .Q4(D9[0]),
        .Q5(\NLW_input_[9].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[9].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[9].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[9].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[9].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[9].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[1].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[0]),
        .D2(of_dqbus[1]),
        .D3(of_dqbus[2]),
        .D4(of_dqbus[3]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(out_dq_2),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[2].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[4]),
        .D2(of_dqbus[5]),
        .D3(of_dqbus[6]),
        .D4(of_dqbus[7]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(out_dm_0),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[3].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[8]),
        .D2(of_dqbus[9]),
        .D3(of_dqbus[10]),
        .D4(of_dqbus[11]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(out_dq_0),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[4].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[12]),
        .D2(of_dqbus[13]),
        .D3(of_dqbus[14]),
        .D4(of_dqbus[15]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(out_dq_6),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[5].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[16]),
        .D2(of_dqbus[17]),
        .D3(of_dqbus[18]),
        .D4(of_dqbus[19]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(out_dq_3),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[6].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[20]),
        .D2(of_dqbus[21]),
        .D3(of_dqbus[22]),
        .D4(of_dqbus[23]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(out_dq_1),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[5]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[7].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[24]),
        .D2(of_dqbus[25]),
        .D3(of_dqbus[26]),
        .D4(of_dqbus[27]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(out_dq_4),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[6]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[8].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[28]),
        .D2(of_dqbus[29]),
        .D3(of_dqbus[30]),
        .D4(of_dqbus[31]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(out_dq_7),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[7]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[9].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[32]),
        .D2(of_dqbus[33]),
        .D3(of_dqbus[34]),
        .D4(of_dqbus[35]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(out_dq_5),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[8]));
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/rst_r3_reg_srl3 " *) 
  SRL16E rst_r3_reg_srl3
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(A_rst_primitives_reg),
        .Q(rst_r3_reg_srl3_n_0));
  FDRE rst_r4_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rst_r3_reg_srl3_n_0),
        .Q(rst_r4),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("TRUE"),
    .TRISTATE_WIDTH(4)) 
    \slave_ts.oserdes_slave_ts 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(1'b0),
        .D2(1'b0),
        .D3(1'b0),
        .D4(1'b0),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_slave_ts.oserdes_slave_ts_OFB_UNCONNECTED ),
        .OQ(\NLW_slave_ts.oserdes_slave_ts_OQ_UNCONNECTED ),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_slave_ts.oserdes_slave_ts_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_slave_ts.oserdes_slave_ts_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_slave_ts.oserdes_slave_ts_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_slave_ts.oserdes_slave_ts_SHIFTOUT2_UNCONNECTED ),
        .T1(DTSBUS[0]),
        .T2(DTSBUS[0]),
        .T3(DTSBUS[1]),
        .T4(DTSBUS[1]),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(tbyte_out),
        .TCE(1'b1),
        .TFB(\NLW_slave_ts.oserdes_slave_ts_TFB_UNCONNECTED ),
        .TQ(\NLW_slave_ts.oserdes_slave_ts_TQ_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_byte_group_io" *) 
module ddr_axi_mig_7series_v2_4_ddr_byte_group_io__parameterized0
   (mem_dq_out,
    oserdes_clk,
    oserdes_clkdiv,
    oserdes_dq,
    po_oserdes_rst);
  output [11:0]mem_dq_out;
  input oserdes_clk;
  input oserdes_clkdiv;
  input [47:0]oserdes_dq;
  input po_oserdes_rst;

  wire [11:0]mem_dq_out;
  wire oserdes_clk;
  wire oserdes_clkdiv;
  wire [47:0]oserdes_dq;
  wire po_oserdes_rst;
  wire \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[0].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[0]),
        .D2(oserdes_dq[1]),
        .D3(oserdes_dq[2]),
        .D4(oserdes_dq[3]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[0]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[10].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[40]),
        .D2(oserdes_dq[41]),
        .D3(oserdes_dq[42]),
        .D4(oserdes_dq[43]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[10]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[11].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[44]),
        .D2(oserdes_dq[45]),
        .D3(oserdes_dq[46]),
        .D4(oserdes_dq[47]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[11]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[1].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[4]),
        .D2(oserdes_dq[5]),
        .D3(oserdes_dq[6]),
        .D4(oserdes_dq[7]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[1]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[2].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[8]),
        .D2(oserdes_dq[9]),
        .D3(oserdes_dq[10]),
        .D4(oserdes_dq[11]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[2]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[3].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[12]),
        .D2(oserdes_dq[13]),
        .D3(oserdes_dq[14]),
        .D4(oserdes_dq[15]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[3]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[4].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[16]),
        .D2(oserdes_dq[17]),
        .D3(oserdes_dq[18]),
        .D4(oserdes_dq[19]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[4]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[5].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[20]),
        .D2(oserdes_dq[21]),
        .D3(oserdes_dq[22]),
        .D4(oserdes_dq[23]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[5]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[6].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[24]),
        .D2(oserdes_dq[25]),
        .D3(oserdes_dq[26]),
        .D4(oserdes_dq[27]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[6]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[7].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[28]),
        .D2(oserdes_dq[29]),
        .D3(oserdes_dq[30]),
        .D4(oserdes_dq[31]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[7]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[8].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[32]),
        .D2(oserdes_dq[33]),
        .D3(oserdes_dq[34]),
        .D4(oserdes_dq[35]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[8]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[9].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[36]),
        .D2(oserdes_dq[37]),
        .D3(oserdes_dq[38]),
        .D4(oserdes_dq[39]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[9]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_byte_group_io" *) 
module ddr_axi_mig_7series_v2_4_ddr_byte_group_io__parameterized1
   (mem_dqs_out,
    mem_dqs_ts,
    D0,
    D1,
    D2,
    D4,
    D5,
    D6,
    D7,
    D8,
    out_dq_13,
    mem_dq_ts,
    out_dq_8,
    out_dq_15,
    out_dq_12,
    out_dq_10,
    out_dq_9,
    out_dq_11,
    out_dq_14,
    out_dm_1,
    oserdes_clk,
    oserdes_clkdiv,
    po_oserdes_rst,
    DTSBUS,
    oserdes_clk_delayed,
    DQSBUS,
    CTSBUS,
    CLK,
    C_idelay_ce7_out,
    mem_dq_in,
    idelay_inc,
    LD0_0,
    A_rst_primitives_reg,
    A_rst_primitives_reg_0,
    CLKB0_1,
    iserdes_clkdiv,
    of_dqbus);
  output [0:0]mem_dqs_out;
  output [0:0]mem_dqs_ts;
  output [3:0]D0;
  output [3:0]D1;
  output [3:0]D2;
  output [3:0]D4;
  output [3:0]D5;
  output [3:0]D6;
  output [3:0]D7;
  output [3:0]D8;
  output out_dq_13;
  output [8:0]mem_dq_ts;
  output out_dq_8;
  output out_dq_15;
  output out_dq_12;
  output out_dq_10;
  output out_dq_9;
  output out_dq_11;
  output out_dq_14;
  output out_dm_1;
  input oserdes_clk;
  input oserdes_clkdiv;
  input po_oserdes_rst;
  input [1:0]DTSBUS;
  input oserdes_clk_delayed;
  input [1:0]DQSBUS;
  input [0:0]CTSBUS;
  input CLK;
  input C_idelay_ce7_out;
  input [7:0]mem_dq_in;
  input idelay_inc;
  input LD0_0;
  input A_rst_primitives_reg;
  input A_rst_primitives_reg_0;
  input CLKB0_1;
  input iserdes_clkdiv;
  input [35:0]of_dqbus;

  wire A_rst_primitives_reg;
  wire A_rst_primitives_reg_0;
  wire CLK;
  wire CLKB0_1;
  wire [0:0]CTSBUS;
  wire C_idelay_ce7_out;
  wire [3:0]D0;
  wire [3:0]D1;
  wire [3:0]D2;
  wire [3:0]D4;
  wire [3:0]D5;
  wire [3:0]D6;
  wire [3:0]D7;
  wire [3:0]D8;
  wire [1:0]DQSBUS;
  wire [1:0]DTSBUS;
  wire LD0_0;
  wire data_in_dly_0;
  wire data_in_dly_1;
  wire data_in_dly_2;
  wire data_in_dly_4;
  wire data_in_dly_5;
  wire data_in_dly_6;
  wire data_in_dly_7;
  wire data_in_dly_8;
  wire idelay_inc;
  wire iserdes_clkdiv;
  wire [7:0]mem_dq_in;
  wire [8:0]mem_dq_ts;
  wire [0:0]mem_dqs_out;
  wire [0:0]mem_dqs_ts;
  wire [35:0]of_dqbus;
  wire oserdes_clk;
  wire oserdes_clk_delayed;
  wire oserdes_clkdiv;
  wire out_dm_1;
  wire out_dq_10;
  wire out_dq_11;
  wire out_dq_12;
  wire out_dq_13;
  wire out_dq_14;
  wire out_dq_15;
  wire out_dq_8;
  wire out_dq_9;
  wire po_oserdes_rst;
  wire tbyte_out;
  wire \NLW_dqs_gen.oddr_dqs_S_UNCONNECTED ;
  wire \NLW_dqs_gen.oddr_dqsts_R_UNCONNECTED ;
  wire [4:0]\NLW_input_[0].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[0].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[0].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[0].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[0].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[0].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[0].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[0].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[0].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[0].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[0].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[1].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[2].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[4].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[5].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[6].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[7].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[8].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_OFB_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_OQ_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_SHIFTIN1_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_SHIFTIN2_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_TFB_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_TQ_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  ODDR #(
    .DDR_CLK_EDGE("SAME_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    \dqs_gen.oddr_dqs 
       (.C(oserdes_clk_delayed),
        .CE(1'b1),
        .D1(DQSBUS[0]),
        .D2(DQSBUS[1]),
        .Q(mem_dqs_out),
        .R(1'b0),
        .S(\NLW_dqs_gen.oddr_dqs_S_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "TRUE" *) 
  ODDR #(
    .DDR_CLK_EDGE("SAME_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    \dqs_gen.oddr_dqsts 
       (.C(oserdes_clk_delayed),
        .CE(1'b1),
        .D1(CTSBUS),
        .D2(CTSBUS),
        .Q(mem_dqs_ts),
        .R(\NLW_dqs_gen.oddr_dqsts_R_UNCONNECTED ),
        .S(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "DDR_AXI_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \input_[0].iserdes_dq_.idelay_dq.idelaye2 
       (.C(CLK),
        .CE(C_idelay_ce7_out),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[0].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_0),
        .IDATAIN(mem_dq_in[0]),
        .INC(idelay_inc),
        .LD(LD0_0),
        .LDPIPEEN(1'b0),
        .REGRST(A_rst_primitives_reg));
  (* BOX_TYPE = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \input_[0].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(A_rst_primitives_reg_0),
        .CLKB(CLKB0_1),
        .CLKDIV(\NLW_input_[0].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(mem_dq_in[0]),
        .DDLY(data_in_dly_0),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[0].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[0].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[0].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D0[3]),
        .Q2(D0[2]),
        .Q3(D0[1]),
        .Q4(D0[0]),
        .Q5(\NLW_input_[0].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[0].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[0].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[0].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[0].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[0].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "DDR_AXI_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \input_[1].iserdes_dq_.idelay_dq.idelaye2 
       (.C(CLK),
        .CE(C_idelay_ce7_out),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[1].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_1),
        .IDATAIN(mem_dq_in[1]),
        .INC(idelay_inc),
        .LD(LD0_0),
        .LDPIPEEN(1'b0),
        .REGRST(A_rst_primitives_reg));
  (* BOX_TYPE = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \input_[1].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(A_rst_primitives_reg_0),
        .CLKB(CLKB0_1),
        .CLKDIV(\NLW_input_[1].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(mem_dq_in[1]),
        .DDLY(data_in_dly_1),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[1].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[1].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[1].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D1[3]),
        .Q2(D1[2]),
        .Q3(D1[1]),
        .Q4(D1[0]),
        .Q5(\NLW_input_[1].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[1].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[1].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[1].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[1].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[1].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "DDR_AXI_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \input_[2].iserdes_dq_.idelay_dq.idelaye2 
       (.C(CLK),
        .CE(C_idelay_ce7_out),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[2].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_2),
        .IDATAIN(mem_dq_in[2]),
        .INC(idelay_inc),
        .LD(LD0_0),
        .LDPIPEEN(1'b0),
        .REGRST(A_rst_primitives_reg));
  (* BOX_TYPE = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \input_[2].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(A_rst_primitives_reg_0),
        .CLKB(CLKB0_1),
        .CLKDIV(\NLW_input_[2].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(mem_dq_in[2]),
        .DDLY(data_in_dly_2),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[2].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[2].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[2].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D2[3]),
        .Q2(D2[2]),
        .Q3(D2[1]),
        .Q4(D2[0]),
        .Q5(\NLW_input_[2].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[2].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[2].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[2].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[2].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[2].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "DDR_AXI_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \input_[4].iserdes_dq_.idelay_dq.idelaye2 
       (.C(CLK),
        .CE(C_idelay_ce7_out),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[4].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_4),
        .IDATAIN(mem_dq_in[3]),
        .INC(idelay_inc),
        .LD(LD0_0),
        .LDPIPEEN(1'b0),
        .REGRST(A_rst_primitives_reg));
  (* BOX_TYPE = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \input_[4].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(A_rst_primitives_reg_0),
        .CLKB(CLKB0_1),
        .CLKDIV(\NLW_input_[4].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(mem_dq_in[3]),
        .DDLY(data_in_dly_4),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[4].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[4].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[4].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D4[3]),
        .Q2(D4[2]),
        .Q3(D4[1]),
        .Q4(D4[0]),
        .Q5(\NLW_input_[4].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[4].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[4].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[4].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "DDR_AXI_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \input_[5].iserdes_dq_.idelay_dq.idelaye2 
       (.C(CLK),
        .CE(C_idelay_ce7_out),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[5].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_5),
        .IDATAIN(mem_dq_in[4]),
        .INC(idelay_inc),
        .LD(LD0_0),
        .LDPIPEEN(1'b0),
        .REGRST(A_rst_primitives_reg));
  (* BOX_TYPE = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \input_[5].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(A_rst_primitives_reg_0),
        .CLKB(CLKB0_1),
        .CLKDIV(\NLW_input_[5].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(mem_dq_in[4]),
        .DDLY(data_in_dly_5),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[5].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[5].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[5].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D5[3]),
        .Q2(D5[2]),
        .Q3(D5[1]),
        .Q4(D5[0]),
        .Q5(\NLW_input_[5].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[5].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[5].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[5].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "DDR_AXI_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \input_[6].iserdes_dq_.idelay_dq.idelaye2 
       (.C(CLK),
        .CE(C_idelay_ce7_out),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[6].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_6),
        .IDATAIN(mem_dq_in[5]),
        .INC(idelay_inc),
        .LD(LD0_0),
        .LDPIPEEN(1'b0),
        .REGRST(A_rst_primitives_reg));
  (* BOX_TYPE = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \input_[6].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(A_rst_primitives_reg_0),
        .CLKB(CLKB0_1),
        .CLKDIV(\NLW_input_[6].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(mem_dq_in[5]),
        .DDLY(data_in_dly_6),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[6].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[6].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[6].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D6[3]),
        .Q2(D6[2]),
        .Q3(D6[1]),
        .Q4(D6[0]),
        .Q5(\NLW_input_[6].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[6].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[6].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[6].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "DDR_AXI_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \input_[7].iserdes_dq_.idelay_dq.idelaye2 
       (.C(CLK),
        .CE(C_idelay_ce7_out),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[7].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_7),
        .IDATAIN(mem_dq_in[6]),
        .INC(idelay_inc),
        .LD(LD0_0),
        .LDPIPEEN(1'b0),
        .REGRST(A_rst_primitives_reg));
  (* BOX_TYPE = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \input_[7].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(A_rst_primitives_reg_0),
        .CLKB(CLKB0_1),
        .CLKDIV(\NLW_input_[7].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(mem_dq_in[6]),
        .DDLY(data_in_dly_7),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[7].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[7].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[7].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D7[3]),
        .Q2(D7[2]),
        .Q3(D7[1]),
        .Q4(D7[0]),
        .Q5(\NLW_input_[7].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[7].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[7].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[7].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "DDR_AXI_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \input_[8].iserdes_dq_.idelay_dq.idelaye2 
       (.C(CLK),
        .CE(C_idelay_ce7_out),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[8].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_8),
        .IDATAIN(mem_dq_in[7]),
        .INC(idelay_inc),
        .LD(LD0_0),
        .LDPIPEEN(1'b0),
        .REGRST(A_rst_primitives_reg));
  (* BOX_TYPE = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \input_[8].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(A_rst_primitives_reg_0),
        .CLKB(CLKB0_1),
        .CLKDIV(\NLW_input_[8].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(mem_dq_in[7]),
        .DDLY(data_in_dly_8),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[8].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[8].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[8].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D8[3]),
        .Q2(D8[2]),
        .Q3(D8[1]),
        .Q4(D8[0]),
        .Q5(\NLW_input_[8].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[8].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[8].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[8].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[8].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[8].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[0].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[0]),
        .D2(of_dqbus[1]),
        .D3(of_dqbus[2]),
        .D4(of_dqbus[3]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(out_dq_13),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[1].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[4]),
        .D2(of_dqbus[5]),
        .D3(of_dqbus[6]),
        .D4(of_dqbus[7]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(out_dq_8),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[2].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[8]),
        .D2(of_dqbus[9]),
        .D3(of_dqbus[10]),
        .D4(of_dqbus[11]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(out_dq_15),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[4].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[12]),
        .D2(of_dqbus[13]),
        .D3(of_dqbus[14]),
        .D4(of_dqbus[15]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(out_dq_12),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[5].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[16]),
        .D2(of_dqbus[17]),
        .D3(of_dqbus[18]),
        .D4(of_dqbus[19]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(out_dq_10),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[6].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[20]),
        .D2(of_dqbus[21]),
        .D3(of_dqbus[22]),
        .D4(of_dqbus[23]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(out_dq_9),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[5]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[7].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[24]),
        .D2(of_dqbus[25]),
        .D3(of_dqbus[26]),
        .D4(of_dqbus[27]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(out_dq_11),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[6]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[8].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[28]),
        .D2(of_dqbus[29]),
        .D3(of_dqbus[30]),
        .D4(of_dqbus[31]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(out_dq_14),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[7]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[9].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[32]),
        .D2(of_dqbus[33]),
        .D3(of_dqbus[34]),
        .D4(of_dqbus[35]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(out_dm_1),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[8]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("TRUE"),
    .TRISTATE_WIDTH(4)) 
    \slave_ts.oserdes_slave_ts 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(1'b0),
        .D2(1'b0),
        .D3(1'b0),
        .D4(1'b0),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_slave_ts.oserdes_slave_ts_OFB_UNCONNECTED ),
        .OQ(\NLW_slave_ts.oserdes_slave_ts_OQ_UNCONNECTED ),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_slave_ts.oserdes_slave_ts_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_slave_ts.oserdes_slave_ts_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_slave_ts.oserdes_slave_ts_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_slave_ts.oserdes_slave_ts_SHIFTOUT2_UNCONNECTED ),
        .T1(DTSBUS[0]),
        .T2(DTSBUS[0]),
        .T3(DTSBUS[1]),
        .T4(DTSBUS[1]),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(tbyte_out),
        .TCE(1'b1),
        .TFB(\NLW_slave_ts.oserdes_slave_ts_TFB_UNCONNECTED ),
        .TQ(\NLW_slave_ts.oserdes_slave_ts_TQ_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_byte_group_io" *) 
module ddr_axi_mig_7series_v2_4_ddr_byte_group_io__parameterized2
   (ddr2_we_n,
    oserdes_clk,
    oserdes_clkdiv,
    oserdes_dq,
    po_oserdes_rst);
  output [9:0]ddr2_we_n;
  input oserdes_clk;
  input oserdes_clkdiv;
  input [39:0]oserdes_dq;
  input po_oserdes_rst;

  wire [9:0]ddr2_we_n;
  wire oserdes_clk;
  wire oserdes_clkdiv;
  wire [39:0]oserdes_dq;
  wire po_oserdes_rst;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[10].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[32]),
        .D2(oserdes_dq[33]),
        .D3(oserdes_dq[34]),
        .D4(oserdes_dq[35]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(ddr2_we_n[8]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[11].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[36]),
        .D2(oserdes_dq[37]),
        .D3(oserdes_dq[38]),
        .D4(oserdes_dq[39]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(ddr2_we_n[9]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[2].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[0]),
        .D2(oserdes_dq[1]),
        .D3(oserdes_dq[2]),
        .D4(oserdes_dq[3]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(ddr2_we_n[0]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[3].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[4]),
        .D2(oserdes_dq[5]),
        .D3(oserdes_dq[6]),
        .D4(oserdes_dq[7]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(ddr2_we_n[1]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[4].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[8]),
        .D2(oserdes_dq[9]),
        .D3(oserdes_dq[10]),
        .D4(oserdes_dq[11]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(ddr2_we_n[2]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[5].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[12]),
        .D2(oserdes_dq[13]),
        .D3(oserdes_dq[14]),
        .D4(oserdes_dq[15]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(ddr2_we_n[3]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[6].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[16]),
        .D2(oserdes_dq[17]),
        .D3(oserdes_dq[18]),
        .D4(oserdes_dq[19]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(ddr2_we_n[4]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[7].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[20]),
        .D2(oserdes_dq[21]),
        .D3(oserdes_dq[22]),
        .D4(oserdes_dq[23]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(ddr2_we_n[5]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[8].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[24]),
        .D2(oserdes_dq[25]),
        .D3(oserdes_dq[26]),
        .D4(oserdes_dq[27]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(ddr2_we_n[6]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[9].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[28]),
        .D2(oserdes_dq[29]),
        .D3(oserdes_dq[30]),
        .D4(oserdes_dq[31]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(ddr2_we_n[7]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_byte_lane" *) 
module ddr_axi_mig_7series_v2_4_ddr_byte_lane
   (pi_dqs_found_lanes,
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ,
    COUNTERREADVAL,
    mem_dqs_out,
    mem_dqs_ts,
    out_dq_2,
    mem_dq_ts,
    out_dm_0,
    out_dq_0,
    out_dq_6,
    out_dq_3,
    out_dq_1,
    out_dq_4,
    out_dq_7,
    out_dq_5,
    if_empty_r,
    idelay_ld_rst,
    \rd_ptr_reg[0] ,
    \my_empty_reg[1] ,
    pi_phase_locked_all_r1_reg,
    in,
    phy_mc_data_full,
    \my_empty_reg[7] ,
    INBURSTPENDING,
    A_pi_counter_load_en146_out,
    \calib_sel_reg[1] ,
    A_pi_fine_enable142_out,
    A_pi_fine_inc144_out,
    freq_refclk,
    mem_refclk,
    mem_dqs_in,
    A_rst_primitives_reg,
    A_pi_rst_dqs_find140_out,
    sync_pulse,
    CLK,
    PCENABLECALIB,
    INRANKA,
    COUNTERLOADVAL,
    OUTBURSTPENDING,
    A_po_coarse_enable128_out,
    A_po_fine_enable126_out,
    A_po_fine_inc130_out,
    \write_buffer.wr_buf_out_data_reg[50] ,
    \write_buffer.wr_buf_out_data_reg[48] ,
    \write_buffer.wr_buf_out_data_reg[54] ,
    \write_buffer.wr_buf_out_data_reg[51] ,
    \write_buffer.wr_buf_out_data_reg[49] ,
    \write_buffer.wr_buf_out_data_reg[52] ,
    \write_buffer.wr_buf_out_data_reg[55] ,
    \write_buffer.wr_buf_out_data_reg[53] ,
    A_idelay_ce17_out,
    mem_dq_in,
    idelay_inc,
    LD0,
    CLKB0,
    ififo_rst_reg0,
    ofifo_rst_reg0,
    mux_wrdata_en,
    my_empty,
    if_empty_r_0,
    init_calib_complete_reg_rep__5,
    Q,
    A_rst_primitives_reg_0,
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_1 ,
    \entry_cnt_reg[4] ,
    phy_dout);
  output [0:0]pi_dqs_found_lanes;
  output \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ;
  output [5:0]COUNTERREADVAL;
  output [0:0]mem_dqs_out;
  output [0:0]mem_dqs_ts;
  output out_dq_2;
  output [8:0]mem_dq_ts;
  output out_dm_0;
  output out_dq_0;
  output out_dq_6;
  output out_dq_3;
  output out_dq_1;
  output out_dq_4;
  output out_dq_7;
  output out_dq_5;
  output [0:0]if_empty_r;
  output idelay_ld_rst;
  output [1:0]\rd_ptr_reg[0] ;
  output \my_empty_reg[1] ;
  output pi_phase_locked_all_r1_reg;
  output [31:0]in;
  output phy_mc_data_full;
  output [31:0]\my_empty_reg[7] ;
  input [0:0]INBURSTPENDING;
  input A_pi_counter_load_en146_out;
  input \calib_sel_reg[1] ;
  input A_pi_fine_enable142_out;
  input A_pi_fine_inc144_out;
  input freq_refclk;
  input mem_refclk;
  input [0:0]mem_dqs_in;
  input A_rst_primitives_reg;
  input A_pi_rst_dqs_find140_out;
  input sync_pulse;
  input CLK;
  input [1:0]PCENABLECALIB;
  input [1:0]INRANKA;
  input [5:0]COUNTERLOADVAL;
  input [0:0]OUTBURSTPENDING;
  input A_po_coarse_enable128_out;
  input A_po_fine_enable126_out;
  input A_po_fine_inc130_out;
  input [3:0]\write_buffer.wr_buf_out_data_reg[50] ;
  input [3:0]\write_buffer.wr_buf_out_data_reg[48] ;
  input [3:0]\write_buffer.wr_buf_out_data_reg[54] ;
  input [3:0]\write_buffer.wr_buf_out_data_reg[51] ;
  input [3:0]\write_buffer.wr_buf_out_data_reg[49] ;
  input [3:0]\write_buffer.wr_buf_out_data_reg[52] ;
  input [3:0]\write_buffer.wr_buf_out_data_reg[55] ;
  input [3:0]\write_buffer.wr_buf_out_data_reg[53] ;
  input A_idelay_ce17_out;
  input [7:0]mem_dq_in;
  input idelay_inc;
  input LD0;
  input CLKB0;
  input ififo_rst_reg0;
  input ofifo_rst_reg0;
  input mux_wrdata_en;
  input [0:0]my_empty;
  input [0:0]if_empty_r_0;
  input init_calib_complete_reg_rep__5;
  input [3:0]Q;
  input A_rst_primitives_reg_0;
  input \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_1 ;
  input [2:0]\entry_cnt_reg[4] ;
  input [35:0]phy_dout;

  wire A_idelay_ce17_out;
  wire A_if_a_empty;
  wire A_of_a_full;
  wire A_of_full;
  wire A_pi_counter_load_en146_out;
  wire A_pi_dqs_out_of_range;
  wire A_pi_fine_enable142_out;
  wire A_pi_fine_inc144_out;
  wire A_pi_fine_overflow;
  wire A_pi_rst_dqs_find140_out;
  wire A_po_coarse_enable128_out;
  wire A_po_coarse_overflow;
  wire [8:0]A_po_counter_read_val;
  wire A_po_fine_enable126_out;
  wire A_po_fine_inc130_out;
  wire A_po_fine_overflow;
  wire A_rst_primitives_reg;
  wire A_rst_primitives_reg_0;
  wire CLK;
  wire CLKB0;
  wire [5:0]COUNTERLOADVAL;
  wire [5:0]COUNTERREADVAL;
  wire [0:0]INBURSTPENDING;
  wire [1:0]INRANKA;
  wire LD0;
  wire [0:0]OUTBURSTPENDING;
  wire [1:0]PCENABLECALIB;
  wire [3:0]Q;
  wire \calib_sel_reg[1] ;
  wire \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_1 ;
  wire [2:0]\entry_cnt_reg[4] ;
  wire freq_refclk;
  wire idelay_inc;
  wire idelay_ld_rst;
  wire [3:0]if_d1;
  wire [3:0]if_d3;
  wire [3:0]if_d4;
  wire [3:0]if_d5;
  wire [3:0]if_d6;
  wire [3:0]if_d7;
  wire [3:0]if_d8;
  wire [3:0]if_d9;
  wire if_empty_;
  wire [0:0]if_empty_r;
  wire [0:0]if_empty_r_0;
  wire ififo_rst;
  wire ififo_rst_reg0;
  wire ififo_wr_enable;
  wire [31:0]in;
  wire \in_fifo_gen.in_fifo_n_1 ;
  wire \in_fifo_gen.in_fifo_n_3 ;
  wire init_calib_complete_reg_rep__5;
  wire iserdes_clkdiv;
  wire [7:0]mem_dq_in;
  wire [8:0]mem_dq_ts;
  wire [0:0]mem_dqs_in;
  wire [0:0]mem_dqs_out;
  wire [0:0]mem_dqs_ts;
  wire mem_refclk;
  wire mux_wrdata_en;
  wire [0:0]my_empty;
  wire \my_empty_reg[1] ;
  wire [31:0]\my_empty_reg[7] ;
  wire [7:0]of_d0;
  wire [7:4]of_d1;
  wire [7:0]of_d2;
  wire [7:4]of_d3;
  wire [7:4]of_d4;
  wire [7:4]of_d5;
  wire [7:4]of_d6;
  wire [7:4]of_d7;
  wire [7:4]of_d8;
  wire [5:4]of_d9;
  wire [39:0]of_dqbus;
  wire of_wren_pre;
  wire ofifo_rst;
  wire ofifo_rst_reg0;
  wire oserdes_clk;
  wire oserdes_clk_delayed;
  wire oserdes_clkdiv;
  wire [1:0]oserdes_dq_ts;
  wire [1:0]oserdes_dqs;
  wire [1:0]oserdes_dqs_ts;
  wire out_dm_0;
  wire out_dq_0;
  wire out_dq_1;
  wire out_dq_2;
  wire out_dq_3;
  wire out_dq_4;
  wire out_dq_5;
  wire out_dq_6;
  wire out_dq_7;
  wire out_fifo_n_0;
  wire out_fifo_n_2;
  wire \phaser_in_gen.phaser_in_n_5 ;
  wire \phaser_in_gen.phaser_in_n_6 ;
  wire \phaser_in_gen.phaser_in_n_7 ;
  wire [35:0]phy_dout;
  wire phy_mc_data_full;
  wire [0:0]pi_dqs_found_lanes;
  wire pi_phase_locked_all_r1_reg;
  wire po_oserdes_rst;
  wire po_rd_enable;
  wire [79:0]rd_data;
  wire [77:6]rd_data_r;
  wire [1:0]\rd_ptr_reg[0] ;
  wire sync_pulse;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[48] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[49] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[50] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[51] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[52] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[53] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[54] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[55] ;
  wire [7:4]\NLW_in_fifo_gen.in_fifo_D5_UNCONNECTED ;
  wire [7:4]\NLW_in_fifo_gen.in_fifo_D6_UNCONNECTED ;
  wire [7:4]NLW_out_fifo_Q5_UNCONNECTED;
  wire [7:4]NLW_out_fifo_Q6_UNCONNECTED;
  wire NLW_phaser_out_PHASEREFCLK_UNCONNECTED;

  ddr_axi_mig_7series_v2_4_ddr_byte_group_io ddr_byte_group_io
       (.A_idelay_ce17_out(A_idelay_ce17_out),
        .A_rst_primitives_reg(A_rst_primitives_reg),
        .A_rst_primitives_reg_0(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ),
        .CLK(CLK),
        .CLKB0(CLKB0),
        .CTSBUS(oserdes_dqs_ts[0]),
        .D1(if_d1),
        .D3(if_d3),
        .D4(if_d4),
        .D5(if_d5),
        .D6(if_d6),
        .D7(if_d7),
        .D8(if_d8),
        .D9(if_d9),
        .DQSBUS(oserdes_dqs),
        .DTSBUS(oserdes_dq_ts),
        .LD0(LD0),
        .idelay_inc(idelay_inc),
        .idelay_ld_rst(idelay_ld_rst),
        .iserdes_clkdiv(iserdes_clkdiv),
        .mem_dq_in(mem_dq_in),
        .mem_dq_ts(mem_dq_ts),
        .mem_dqs_out(mem_dqs_out),
        .mem_dqs_ts(mem_dqs_ts),
        .of_dqbus(of_dqbus[39:4]),
        .oserdes_clk(oserdes_clk),
        .oserdes_clk_delayed(oserdes_clk_delayed),
        .oserdes_clkdiv(oserdes_clkdiv),
        .out_dm_0(out_dm_0),
        .out_dq_0(out_dq_0),
        .out_dq_1(out_dq_1),
        .out_dq_2(out_dq_2),
        .out_dq_3(out_dq_3),
        .out_dq_4(out_dq_4),
        .out_dq_5(out_dq_5),
        .out_dq_6(out_dq_6),
        .out_dq_7(out_dq_7),
        .po_oserdes_rst(po_oserdes_rst));
  FDRE \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_empty_),
        .Q(if_empty_r),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[10]),
        .Q(rd_data_r[10]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[11]),
        .Q(rd_data_r[11]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[24]),
        .Q(rd_data_r[24]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[25]),
        .Q(rd_data_r[25]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[26]),
        .Q(rd_data_r[26]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[27]),
        .Q(rd_data_r[27]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[28]),
        .Q(rd_data_r[28]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[29]),
        .Q(rd_data_r[29]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[30]),
        .Q(rd_data_r[30]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[31]),
        .Q(rd_data_r[31]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[32]),
        .Q(rd_data_r[32]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[33]),
        .Q(rd_data_r[33]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[34]),
        .Q(rd_data_r[34]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[35]),
        .Q(rd_data_r[35]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[36]),
        .Q(rd_data_r[36]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[37]),
        .Q(rd_data_r[37]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[38]),
        .Q(rd_data_r[38]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[39]),
        .Q(rd_data_r[39]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[40]),
        .Q(rd_data_r[40]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[41]),
        .Q(rd_data_r[41]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[42]),
        .Q(rd_data_r[42]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[43]),
        .Q(rd_data_r[43]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[44]),
        .Q(rd_data_r[44]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[45]),
        .Q(rd_data_r[45]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[46]),
        .Q(rd_data_r[46]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[47]),
        .Q(rd_data_r[47]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[48]),
        .Q(rd_data_r[48]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[49]),
        .Q(rd_data_r[49]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[50]),
        .Q(rd_data_r[50]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[51]),
        .Q(rd_data_r[51]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[52]),
        .Q(rd_data_r[52]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[53]),
        .Q(rd_data_r[53]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[54]),
        .Q(rd_data_r[54]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[55]),
        .Q(rd_data_r[55]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[56]),
        .Q(rd_data_r[56]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[57]),
        .Q(rd_data_r[57]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[58]),
        .Q(rd_data_r[58]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[59]),
        .Q(rd_data_r[59]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[60]),
        .Q(rd_data_r[60]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[61]),
        .Q(rd_data_r[61]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[62]),
        .Q(rd_data_r[62]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[63]),
        .Q(rd_data_r[63]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[64] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[64]),
        .Q(rd_data_r[64]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[65] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[65]),
        .Q(rd_data_r[65]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[66] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[66]),
        .Q(rd_data_r[66]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[67]),
        .Q(rd_data_r[67]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[68] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[68]),
        .Q(rd_data_r[68]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[69] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[69]),
        .Q(rd_data_r[69]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[6]),
        .Q(rd_data_r[6]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[70] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[70]),
        .Q(rd_data_r[70]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[71]),
        .Q(rd_data_r[71]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[72] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[72]),
        .Q(rd_data_r[72]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[73]),
        .Q(rd_data_r[73]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[74] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[74]),
        .Q(rd_data_r[74]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[75] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[75]),
        .Q(rd_data_r[75]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[76] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[76]),
        .Q(rd_data_r[76]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[77]),
        .Q(rd_data_r[77]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[7]),
        .Q(rd_data_r[7]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[8]),
        .Q(rd_data_r[8]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[9]),
        .Q(rd_data_r[9]),
        .R(1'b0));
  ddr_axi_mig_7series_v2_4_ddr_if_post_fifo_68 \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo 
       (.CLK(CLK),
        .Q({rd_data_r[77:24],rd_data_r[11:6]}),
        .SR(ififo_rst),
        .\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] (if_empty_r),
        .\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 (\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_1 ),
        .if_empty_r_0(if_empty_r_0),
        .in(in),
        .my_empty(my_empty),
        .\rd_ptr_reg[0]_0 (\rd_ptr_reg[0] ));
  FDRE #(
    .INIT(1'b1)) 
    ififo_rst_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ififo_rst_reg0),
        .Q(ififo_rst),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  IN_FIFO #(
    .ALMOST_EMPTY_VALUE(1),
    .ALMOST_FULL_VALUE(1),
    .ARRAY_MODE("ARRAY_MODE_4_X_4"),
    .SYNCHRONOUS_MODE("FALSE")) 
    \in_fifo_gen.in_fifo 
       (.ALMOSTEMPTY(A_if_a_empty),
        .ALMOSTFULL(\in_fifo_gen.in_fifo_n_1 ),
        .D0({1'b0,1'b0,1'b0,1'b0}),
        .D1(if_d1),
        .D2({1'b0,1'b0,1'b0,1'b0}),
        .D3(if_d3),
        .D4(if_d4),
        .D5({\NLW_in_fifo_gen.in_fifo_D5_UNCONNECTED [7:4],if_d5}),
        .D6({\NLW_in_fifo_gen.in_fifo_D6_UNCONNECTED [7:4],if_d6}),
        .D7(if_d7),
        .D8(if_d8),
        .D9(if_d9),
        .EMPTY(if_empty_),
        .FULL(\in_fifo_gen.in_fifo_n_3 ),
        .Q0(rd_data[7:0]),
        .Q1(rd_data[15:8]),
        .Q2(rd_data[23:16]),
        .Q3(rd_data[31:24]),
        .Q4(rd_data[39:32]),
        .Q5(rd_data[47:40]),
        .Q6(rd_data[55:48]),
        .Q7(rd_data[63:56]),
        .Q8(rd_data[71:64]),
        .Q9(rd_data[79:72]),
        .RDCLK(CLK),
        .RDEN(1'b1),
        .RESET(ififo_rst),
        .WRCLK(iserdes_clkdiv),
        .WREN(ififo_wr_enable));
  ddr_axi_mig_7series_v2_4_ddr_of_pre_fifo__parameterized2 \of_pre_fifo_gen.u_ddr_of_pre_fifo 
       (.A_of_full(A_of_full),
        .CLK(CLK),
        .D0(of_d0[7:2]),
        .D1(of_d1),
        .D2(of_d2),
        .D3(of_d3),
        .D4(of_d4),
        .D5(of_d5),
        .D6(of_d6),
        .D7(of_d7),
        .D8(of_d8),
        .D9({of_d0[1:0],of_d9}),
        .Q(Q),
        .\entry_cnt_reg[4]_0 (\entry_cnt_reg[4] ),
        .init_calib_complete_reg_rep__5(init_calib_complete_reg_rep__5),
        .mux_wrdata_en(mux_wrdata_en),
        .\my_empty_reg[1]_0 (\my_empty_reg[1] ),
        .\my_empty_reg[7]_0 (\my_empty_reg[7] ),
        .of_wren_pre(of_wren_pre),
        .ofifo_rst(ofifo_rst),
        .phy_dout(phy_dout),
        .phy_mc_data_full(phy_mc_data_full));
  FDRE #(
    .INIT(1'b1)) 
    ofifo_rst_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ofifo_rst_reg0),
        .Q(ofifo_rst),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  OUT_FIFO #(
    .ALMOST_EMPTY_VALUE(1),
    .ALMOST_FULL_VALUE(1),
    .ARRAY_MODE("ARRAY_MODE_4_X_4"),
    .OUTPUT_DISABLE("FALSE"),
    .SYNCHRONOUS_MODE("FALSE")) 
    out_fifo
       (.ALMOSTEMPTY(out_fifo_n_0),
        .ALMOSTFULL(A_of_a_full),
        .D0(of_d0),
        .D1({of_d1,\write_buffer.wr_buf_out_data_reg[50] }),
        .D2(of_d2),
        .D3({of_d3,\write_buffer.wr_buf_out_data_reg[48] }),
        .D4({of_d4,\write_buffer.wr_buf_out_data_reg[54] }),
        .D5({of_d5,\write_buffer.wr_buf_out_data_reg[51] }),
        .D6({of_d6,\write_buffer.wr_buf_out_data_reg[49] }),
        .D7({of_d7,\write_buffer.wr_buf_out_data_reg[52] }),
        .D8({of_d8,\write_buffer.wr_buf_out_data_reg[55] }),
        .D9({of_d0[1:0],of_d9,\write_buffer.wr_buf_out_data_reg[53] }),
        .EMPTY(out_fifo_n_2),
        .FULL(A_of_full),
        .Q0(of_dqbus[3:0]),
        .Q1(of_dqbus[7:4]),
        .Q2(of_dqbus[11:8]),
        .Q3(of_dqbus[15:12]),
        .Q4(of_dqbus[19:16]),
        .Q5({NLW_out_fifo_Q5_UNCONNECTED[7:4],of_dqbus[23:20]}),
        .Q6({NLW_out_fifo_Q6_UNCONNECTED[7:4],of_dqbus[27:24]}),
        .Q7(of_dqbus[31:28]),
        .Q8(of_dqbus[35:32]),
        .Q9(of_dqbus[39:36]),
        .RDCLK(oserdes_clkdiv),
        .RDEN(po_rd_enable),
        .RESET(ofifo_rst),
        .WRCLK(CLK),
        .WREN(of_wren_pre));
  (* BOX_TYPE = "PRIMITIVE" *) 
  PHASER_IN_PHY #(
    .BURST_MODE("TRUE"),
    .CLKOUT_DIV(2),
    .DQS_AUTO_RECAL(1'b1),
    .DQS_BIAS_MODE("FALSE"),
    .DQS_FIND_PATTERN(3'b000),
    .FINE_DELAY(33),
    .FREQ_REF_DIV("DIV2"),
    .IS_RST_INVERTED(1'b0),
    .MEMREFCLK_PERIOD(3.333000),
    .OUTPUT_CLK_SRC("DELAYED_REF"),
    .PHASEREFCLK_PERIOD(3.333000),
    .REFCLK_PERIOD(1.666500),
    .SEL_CLK_OFFSET(6),
    .SYNC_IN_DIV_RST("TRUE"),
    .WR_CYCLES("FALSE")) 
    \phaser_in_gen.phaser_in 
       (.BURSTPENDINGPHY(INBURSTPENDING),
        .COUNTERLOADEN(A_pi_counter_load_en146_out),
        .COUNTERLOADVAL(COUNTERLOADVAL),
        .COUNTERREADEN(\calib_sel_reg[1] ),
        .COUNTERREADVAL(COUNTERREADVAL),
        .DQSFOUND(pi_dqs_found_lanes),
        .DQSOUTOFRANGE(A_pi_dqs_out_of_range),
        .ENCALIBPHY(PCENABLECALIB),
        .FINEENABLE(A_pi_fine_enable142_out),
        .FINEINC(A_pi_fine_inc144_out),
        .FINEOVERFLOW(A_pi_fine_overflow),
        .FREQREFCLK(freq_refclk),
        .ICLK(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ),
        .ICLKDIV(iserdes_clkdiv),
        .ISERDESRST(\phaser_in_gen.phaser_in_n_5 ),
        .MEMREFCLK(mem_refclk),
        .PHASELOCKED(\phaser_in_gen.phaser_in_n_6 ),
        .PHASEREFCLK(mem_dqs_in),
        .RANKSELPHY(INRANKA),
        .RCLK(\phaser_in_gen.phaser_in_n_7 ),
        .RST(A_rst_primitives_reg),
        .RSTDQSFIND(A_pi_rst_dqs_find140_out),
        .SYNCIN(sync_pulse),
        .SYSCLK(CLK),
        .WRENABLE(ififo_wr_enable));
  (* BOX_TYPE = "PRIMITIVE" *) 
  PHASER_OUT_PHY #(
    .CLKOUT_DIV(2),
    .COARSE_BYPASS("FALSE"),
    .COARSE_DELAY(0),
    .DATA_CTL_N("TRUE"),
    .DATA_RD_CYCLES("FALSE"),
    .FINE_DELAY(60),
    .IS_RST_INVERTED(1'b0),
    .MEMREFCLK_PERIOD(3.333000),
    .OCLKDELAY_INV("FALSE"),
    .OCLK_DELAY(8),
    .OUTPUT_CLK_SRC("DELAYED_REF"),
    .PHASEREFCLK_PERIOD(1.000000),
    .PO(3'b111),
    .REFCLK_PERIOD(1.666500),
    .SYNC_IN_DIV_RST("TRUE")) 
    phaser_out
       (.BURSTPENDINGPHY(OUTBURSTPENDING),
        .COARSEENABLE(A_po_coarse_enable128_out),
        .COARSEINC(\calib_sel_reg[1] ),
        .COARSEOVERFLOW(A_po_coarse_overflow),
        .COUNTERLOADEN(1'b0),
        .COUNTERLOADVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .COUNTERREADEN(\calib_sel_reg[1] ),
        .COUNTERREADVAL(A_po_counter_read_val),
        .CTSBUS(oserdes_dqs_ts),
        .DQSBUS(oserdes_dqs),
        .DTSBUS(oserdes_dq_ts),
        .ENCALIBPHY(PCENABLECALIB),
        .FINEENABLE(A_po_fine_enable126_out),
        .FINEINC(A_po_fine_inc130_out),
        .FINEOVERFLOW(A_po_fine_overflow),
        .FREQREFCLK(freq_refclk),
        .MEMREFCLK(mem_refclk),
        .OCLK(oserdes_clk),
        .OCLKDELAYED(oserdes_clk_delayed),
        .OCLKDIV(oserdes_clkdiv),
        .OSERDESRST(po_oserdes_rst),
        .PHASEREFCLK(NLW_phaser_out_PHASEREFCLK_UNCONNECTED),
        .RDENABLE(po_rd_enable),
        .RST(A_rst_primitives_reg),
        .SELFINEOCLKDELAY(1'b0),
        .SYNCIN(sync_pulse),
        .SYSCLK(CLK));
  LUT2 #(
    .INIT(4'h8)) 
    pi_phase_locked_all_inferred_i_1
       (.I0(\phaser_in_gen.phaser_in_n_6 ),
        .I1(A_rst_primitives_reg_0),
        .O(pi_phase_locked_all_r1_reg));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_byte_lane" *) 
module ddr_axi_mig_7series_v2_4_ddr_byte_lane__parameterized0
   (SR,
    \my_empty_reg[1] ,
    mem_dq_out,
    mem_out,
    phy_mc_cmd_full,
    OUTBURSTPENDING,
    D_po_coarse_enable90_out,
    D_po_coarse_inc96_out,
    D_po_fine_enable87_out,
    D_po_fine_inc93_out,
    freq_refclk,
    mem_refclk,
    A_rst_primitives_reg,
    sync_pulse,
    CLK,
    PCENABLECALIB,
    D0,
    D1,
    D2,
    \cmd_pipe_plus.mc_ras_n_reg[0] ,
    D5,
    D6,
    D7,
    \cmd_pipe_plus.mc_address_reg[18] ,
    D9,
    mux_cmd_wren,
    init_calib_complete_reg_rep__2,
    \cmd_pipe_plus.mc_bank_reg[5] ,
    mc_ras_n,
    init_calib_complete_reg_rep__5,
    phy_dout,
    D_of_full);
  output [0:0]SR;
  output \my_empty_reg[1] ;
  output [11:0]mem_dq_out;
  output [41:0]mem_out;
  output phy_mc_cmd_full;
  input [0:0]OUTBURSTPENDING;
  input D_po_coarse_enable90_out;
  input D_po_coarse_inc96_out;
  input D_po_fine_enable87_out;
  input D_po_fine_inc93_out;
  input freq_refclk;
  input mem_refclk;
  input A_rst_primitives_reg;
  input sync_pulse;
  input CLK;
  input [1:0]PCENABLECALIB;
  input [3:0]D0;
  input [3:0]D1;
  input [3:0]D2;
  input [1:0]\cmd_pipe_plus.mc_ras_n_reg[0] ;
  input [7:0]D5;
  input [7:0]D6;
  input [3:0]D7;
  input [3:0]\cmd_pipe_plus.mc_address_reg[18] ;
  input [3:0]D9;
  input mux_cmd_wren;
  input init_calib_complete_reg_rep__2;
  input [1:0]\cmd_pipe_plus.mc_bank_reg[5] ;
  input [0:0]mc_ras_n;
  input init_calib_complete_reg_rep__5;
  input [23:0]phy_dout;
  input D_of_full;

  wire A_rst_primitives_reg;
  wire B_of_a_full;
  wire B_of_full;
  wire B_po_coarse_overflow;
  wire [8:0]B_po_counter_read_val;
  wire B_po_fine_overflow;
  wire CLK;
  wire [3:0]D0;
  wire [3:0]D1;
  wire [3:0]D2;
  wire [7:0]D5;
  wire [7:0]D6;
  wire [3:0]D7;
  wire [3:0]D9;
  wire D_of_full;
  wire D_po_coarse_enable90_out;
  wire D_po_coarse_inc96_out;
  wire D_po_fine_enable87_out;
  wire D_po_fine_inc93_out;
  wire [0:0]OUTBURSTPENDING;
  wire [1:0]PCENABLECALIB;
  wire [0:0]SR;
  wire [3:0]\cmd_pipe_plus.mc_address_reg[18] ;
  wire [1:0]\cmd_pipe_plus.mc_bank_reg[5] ;
  wire [1:0]\cmd_pipe_plus.mc_ras_n_reg[0] ;
  wire freq_refclk;
  wire init_calib_complete_reg_rep__2;
  wire init_calib_complete_reg_rep__5;
  wire [0:0]mc_ras_n;
  wire [11:0]mem_dq_out;
  wire [41:0]mem_out;
  wire mem_refclk;
  wire mux_cmd_wren;
  wire \my_empty_reg[1] ;
  wire [3:0]of_d3;
  wire [3:2]of_d4;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_0 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_10 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_11 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_12 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_13 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_14 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_15 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_16 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_17 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_2 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_22 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_23 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_24 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_25 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_28 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_29 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_3 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_30 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_31 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_32 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_33 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_34 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_35 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_36 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_37 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_38 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_39 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_4 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_5 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_6 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_7 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_8 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_9 ;
  wire [3:0]of_q0;
  wire [3:0]of_q1;
  wire [3:0]of_q2;
  wire [3:0]of_q3;
  wire [3:0]of_q4;
  wire [7:0]of_q5;
  wire [7:0]of_q6;
  wire [3:0]of_q7;
  wire [3:0]of_q8;
  wire [3:0]of_q9;
  wire oserdes_clk;
  wire oserdes_clk_delayed;
  wire oserdes_clkdiv;
  wire [1:0]oserdes_dq_ts;
  wire [1:0]oserdes_dqs;
  wire [1:0]oserdes_dqs_ts;
  wire out_fifo_n_0;
  wire out_fifo_n_2;
  wire [23:0]phy_dout;
  wire phy_mc_cmd_full;
  wire po_oserdes_rst;
  wire po_rd_enable;
  wire sync_pulse;
  wire NLW_phaser_out_PHASEREFCLK_UNCONNECTED;

  ddr_axi_mig_7series_v2_4_ddr_byte_group_io__parameterized0 ddr_byte_group_io
       (.mem_dq_out(mem_dq_out),
        .oserdes_clk(oserdes_clk),
        .oserdes_clkdiv(oserdes_clkdiv),
        .oserdes_dq({of_q6[7:4],of_q5[7:4],of_q9,of_q8,of_q7,of_q6[3:0],of_q5[3:0],of_q4,of_q3,of_q2,of_q1,of_q0}),
        .po_oserdes_rst(po_oserdes_rst));
  ddr_axi_mig_7series_v2_4_ddr_of_pre_fifo__parameterized3 \of_pre_fifo_gen.u_ddr_of_pre_fifo 
       (.B_of_full(B_of_full),
        .CLK(CLK),
        .D0({\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_2 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_3 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_4 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_5 }),
        .D1({\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_6 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_7 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_8 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_9 }),
        .D2({\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_10 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_11 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_12 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_13 }),
        .D3({\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_14 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_15 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_16 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_17 ,of_d3}),
        .D4({\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_22 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_23 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_24 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_25 ,of_d4}),
        .D7({\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_28 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_29 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_30 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_31 }),
        .D8({\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_32 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_33 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_34 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_35 }),
        .D9({\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_36 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_37 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_38 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_39 }),
        .SR(SR),
        .\cmd_pipe_plus.mc_bank_reg[5] (\cmd_pipe_plus.mc_bank_reg[5] ),
        .init_calib_complete_reg_rep__2(init_calib_complete_reg_rep__2),
        .init_calib_complete_reg_rep__5(init_calib_complete_reg_rep__5),
        .mc_ras_n(mc_ras_n),
        .mem_out(mem_out),
        .mux_cmd_wren(mux_cmd_wren),
        .\my_empty_reg[1]_0 (\my_empty_reg[1] ),
        .\my_empty_reg[6]_0 (\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_0 ),
        .phy_dout(phy_dout));
  FDRE #(
    .INIT(1'b1)) 
    ofifo_rst_reg
       (.C(CLK),
        .CE(1'b1),
        .D(A_rst_primitives_reg),
        .Q(SR),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  OUT_FIFO #(
    .ALMOST_EMPTY_VALUE(1),
    .ALMOST_FULL_VALUE(1),
    .ARRAY_MODE("ARRAY_MODE_4_X_4"),
    .OUTPUT_DISABLE("FALSE"),
    .SYNCHRONOUS_MODE("FALSE")) 
    out_fifo
       (.ALMOSTEMPTY(out_fifo_n_0),
        .ALMOSTFULL(B_of_a_full),
        .D0({\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_2 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_3 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_4 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_5 ,D0}),
        .D1({\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_6 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_7 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_8 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_9 ,D1}),
        .D2({\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_10 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_11 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_12 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_13 ,D2}),
        .D3({\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_14 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_15 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_16 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_17 ,of_d3}),
        .D4({\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_22 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_23 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_24 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_25 ,of_d4,\cmd_pipe_plus.mc_ras_n_reg[0] }),
        .D5(D5),
        .D6(D6),
        .D7({\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_28 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_29 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_30 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_31 ,D7}),
        .D8({\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_32 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_33 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_34 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_35 ,\cmd_pipe_plus.mc_address_reg[18] }),
        .D9({\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_36 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_37 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_38 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_39 ,D9}),
        .EMPTY(out_fifo_n_2),
        .FULL(B_of_full),
        .Q0(of_q0),
        .Q1(of_q1),
        .Q2(of_q2),
        .Q3(of_q3),
        .Q4(of_q4),
        .Q5(of_q5),
        .Q6(of_q6),
        .Q7(of_q7),
        .Q8(of_q8),
        .Q9(of_q9),
        .RDCLK(oserdes_clkdiv),
        .RDEN(po_rd_enable),
        .RESET(SR),
        .WRCLK(CLK),
        .WREN(\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  PHASER_OUT_PHY #(
    .CLKOUT_DIV(2),
    .COARSE_BYPASS("FALSE"),
    .COARSE_DELAY(0),
    .DATA_CTL_N("FALSE"),
    .DATA_RD_CYCLES("FALSE"),
    .FINE_DELAY(60),
    .IS_RST_INVERTED(1'b0),
    .MEMREFCLK_PERIOD(3.333000),
    .OCLKDELAY_INV("FALSE"),
    .OCLK_DELAY(8),
    .OUTPUT_CLK_SRC("DELAYED_REF"),
    .PHASEREFCLK_PERIOD(1.000000),
    .PO(3'b111),
    .REFCLK_PERIOD(1.666500),
    .SYNC_IN_DIV_RST("TRUE")) 
    phaser_out
       (.BURSTPENDINGPHY(OUTBURSTPENDING),
        .COARSEENABLE(D_po_coarse_enable90_out),
        .COARSEINC(D_po_coarse_inc96_out),
        .COARSEOVERFLOW(B_po_coarse_overflow),
        .COUNTERLOADEN(1'b0),
        .COUNTERLOADVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .COUNTERREADEN(D_po_coarse_inc96_out),
        .COUNTERREADVAL(B_po_counter_read_val),
        .CTSBUS(oserdes_dqs_ts),
        .DQSBUS(oserdes_dqs),
        .DTSBUS(oserdes_dq_ts),
        .ENCALIBPHY(PCENABLECALIB),
        .FINEENABLE(D_po_fine_enable87_out),
        .FINEINC(D_po_fine_inc93_out),
        .FINEOVERFLOW(B_po_fine_overflow),
        .FREQREFCLK(freq_refclk),
        .MEMREFCLK(mem_refclk),
        .OCLK(oserdes_clk),
        .OCLKDELAYED(oserdes_clk_delayed),
        .OCLKDIV(oserdes_clkdiv),
        .OSERDESRST(po_oserdes_rst),
        .PHASEREFCLK(NLW_phaser_out_PHASEREFCLK_UNCONNECTED),
        .RDENABLE(po_rd_enable),
        .RST(A_rst_primitives_reg),
        .SELFINEOCLKDELAY(1'b0),
        .SYNCIN(sync_pulse),
        .SYSCLK(CLK));
  LUT2 #(
    .INIT(4'hE)) 
    phy_mc_cmd_full_r_i_1
       (.I0(B_of_full),
        .I1(D_of_full),
        .O(phy_mc_cmd_full));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_byte_lane" *) 
module ddr_axi_mig_7series_v2_4_ddr_byte_lane__parameterized1
   (pi_dqs_found_lanes,
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ,
    pi_phase_locked_all_r1_reg,
    mem_dqs_out,
    mem_dqs_ts,
    out_dq_13,
    mem_dq_ts,
    out_dq_8,
    out_dq_15,
    out_dq_12,
    out_dq_10,
    out_dq_9,
    out_dq_11,
    out_dq_14,
    out_dm_1,
    if_empty_r,
    \rd_ptr_reg[0] ,
    E,
    \cnt_read_reg[0] ,
    S,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6] ,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg[6] ,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg[6] ,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg[6] ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3] ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3] ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1] ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1] ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1] ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1] ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg[2] ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg[2] ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg[2] ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg[2] ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg[4] ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg[4] ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg[4] ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg[4] ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg[7] ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7] ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7] ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0] ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0] ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0] ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg[0] ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg[5] ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5] ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5] ,
    phy_rddata_en,
    \my_empty_reg[1] ,
    sel,
    ADDRC,
    \gen_mux_rd[0].mux_rd_rise0_r_reg[0] ,
    \gen_mux_rd[7].mux_rd_fall1_r_reg[7] ,
    \gen_mux_rd[1].mux_rd_rise0_r_reg[1] ,
    \gen_mux_rd[2].mux_rd_rise0_r_reg[2] ,
    \gen_mux_rd[3].mux_rd_rise0_r_reg[3] ,
    \gen_mux_rd[4].mux_rd_rise0_r_reg[4] ,
    \gen_mux_rd[5].mux_rd_rise0_r_reg[5] ,
    \gen_mux_rd[6].mux_rd_rise0_r_reg[6] ,
    \gen_mux_rd[7].mux_rd_rise0_r_reg[7] ,
    \gen_mux_rd[0].mux_rd_rise1_r_reg[0] ,
    \gen_mux_rd[1].mux_rd_rise1_r_reg[1] ,
    \gen_mux_rd[2].mux_rd_rise1_r_reg[2] ,
    \gen_mux_rd[3].mux_rd_rise1_r_reg[3] ,
    \gen_mux_rd[4].mux_rd_rise1_r_reg[4] ,
    \gen_mux_rd[5].mux_rd_rise1_r_reg[5] ,
    \gen_mux_rd[6].mux_rd_rise1_r_reg[6] ,
    \gen_mux_rd[7].mux_rd_rise1_r_reg[7] ,
    \gen_mux_rd[0].mux_rd_fall1_r_reg[0] ,
    \gen_mux_rd[1].mux_rd_fall1_r_reg[1] ,
    \gen_mux_rd[2].mux_rd_fall1_r_reg[2] ,
    \gen_mux_rd[3].mux_rd_fall1_r_reg[3] ,
    \gen_mux_rd[4].mux_rd_fall1_r_reg[4] ,
    \gen_mux_rd[5].mux_rd_fall1_r_reg[5] ,
    \gen_mux_rd[6].mux_rd_fall1_r_reg[6] ,
    \gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0 ,
    \gen_mux_rd[0].mux_rd_fall0_r_reg[0] ,
    \gen_mux_rd[1].mux_rd_fall0_r_reg[1] ,
    \gen_mux_rd[2].mux_rd_fall0_r_reg[2] ,
    \gen_mux_rd[3].mux_rd_fall0_r_reg[3] ,
    \gen_mux_rd[4].mux_rd_fall0_r_reg[4] ,
    \gen_mux_rd[5].mux_rd_fall0_r_reg[5] ,
    \gen_mux_rd[6].mux_rd_fall0_r_reg[6] ,
    \gen_mux_rd[7].mux_rd_fall0_r_reg[7] ,
    \my_full_reg[0] ,
    if_empty_v,
    \entry_cnt_reg[4] ,
    \my_empty_reg[7] ,
    D,
    INBURSTPENDING,
    C_pi_counter_load_en81_out,
    \calib_sel_reg[1] ,
    C_pi_fine_enable77_out,
    C_pi_fine_inc79_out,
    freq_refclk,
    mem_refclk,
    mem_dqs_in,
    A_rst_primitives_reg,
    C_pi_rst_dqs_find75_out,
    sync_pulse,
    CLK,
    PCENABLECALIB,
    INRANKC,
    \calib_zero_inputs_reg[0] ,
    OUTBURSTPENDING,
    C_po_coarse_enable63_out,
    C_po_fine_enable61_out,
    C_po_fine_inc65_out,
    \write_buffer.wr_buf_out_data_reg[61] ,
    \write_buffer.wr_buf_out_data_reg[56] ,
    \write_buffer.wr_buf_out_data_reg[63] ,
    \write_buffer.wr_buf_out_data_reg[60] ,
    \write_buffer.wr_buf_out_data_reg[58] ,
    \write_buffer.wr_buf_out_data_reg[57] ,
    \write_buffer.wr_buf_out_data_reg[59] ,
    \write_buffer.wr_buf_out_data_reg[62] ,
    C_idelay_ce7_out,
    mem_dq_in,
    idelay_inc,
    LD0_0,
    CLKB0_1,
    ififo_rst_reg0_1,
    ofifo_rst_reg0_2,
    mux_wrdata_en,
    \my_empty_reg[4] ,
    if_empty_r_0,
    fifo_out_data_r,
    rhandshake,
    \cnt_read_reg[1] ,
    po_stg2_wrcal_cnt,
    in,
    init_complete_r1_timing_reg,
    init_calib_complete_reg_rep__5,
    Q,
    tail_r,
    rstdiv0_sync_r1_reg_rep__10,
    \rd_mux_sel_r_reg[0] ,
    phy_dout,
    calib_sel,
    COUNTERREADVAL);
  output [0:0]pi_dqs_found_lanes;
  output \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ;
  output pi_phase_locked_all_r1_reg;
  output [0:0]mem_dqs_out;
  output [0:0]mem_dqs_ts;
  output out_dq_13;
  output [8:0]mem_dq_ts;
  output out_dq_8;
  output out_dq_15;
  output out_dq_12;
  output out_dq_10;
  output out_dq_9;
  output out_dq_11;
  output out_dq_14;
  output out_dm_1;
  output [0:0]if_empty_r;
  output [0:0]\rd_ptr_reg[0] ;
  output [0:0]E;
  output \cnt_read_reg[0] ;
  output [0:0]S;
  output \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6] ;
  output \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg[6] ;
  output \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg[6] ;
  output \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg[6] ;
  output \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3] ;
  output \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ;
  output \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3] ;
  output \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ;
  output \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1] ;
  output \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1] ;
  output \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1] ;
  output \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1] ;
  output \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg[2] ;
  output \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg[2] ;
  output \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg[2] ;
  output \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg[2] ;
  output \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg[4] ;
  output \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg[4] ;
  output \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg[4] ;
  output \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg[4] ;
  output \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] ;
  output \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg[7] ;
  output \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7] ;
  output \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7] ;
  output \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0] ;
  output \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0] ;
  output \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0] ;
  output \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg[0] ;
  output \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] ;
  output \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg[5] ;
  output \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5] ;
  output \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5] ;
  output phy_rddata_en;
  output \my_empty_reg[1] ;
  output sel;
  output [0:0]ADDRC;
  output \gen_mux_rd[0].mux_rd_rise0_r_reg[0] ;
  output [31:0]\gen_mux_rd[7].mux_rd_fall1_r_reg[7] ;
  output \gen_mux_rd[1].mux_rd_rise0_r_reg[1] ;
  output \gen_mux_rd[2].mux_rd_rise0_r_reg[2] ;
  output \gen_mux_rd[3].mux_rd_rise0_r_reg[3] ;
  output \gen_mux_rd[4].mux_rd_rise0_r_reg[4] ;
  output \gen_mux_rd[5].mux_rd_rise0_r_reg[5] ;
  output \gen_mux_rd[6].mux_rd_rise0_r_reg[6] ;
  output \gen_mux_rd[7].mux_rd_rise0_r_reg[7] ;
  output \gen_mux_rd[0].mux_rd_rise1_r_reg[0] ;
  output \gen_mux_rd[1].mux_rd_rise1_r_reg[1] ;
  output \gen_mux_rd[2].mux_rd_rise1_r_reg[2] ;
  output \gen_mux_rd[3].mux_rd_rise1_r_reg[3] ;
  output \gen_mux_rd[4].mux_rd_rise1_r_reg[4] ;
  output \gen_mux_rd[5].mux_rd_rise1_r_reg[5] ;
  output \gen_mux_rd[6].mux_rd_rise1_r_reg[6] ;
  output \gen_mux_rd[7].mux_rd_rise1_r_reg[7] ;
  output \gen_mux_rd[0].mux_rd_fall1_r_reg[0] ;
  output \gen_mux_rd[1].mux_rd_fall1_r_reg[1] ;
  output \gen_mux_rd[2].mux_rd_fall1_r_reg[2] ;
  output \gen_mux_rd[3].mux_rd_fall1_r_reg[3] ;
  output \gen_mux_rd[4].mux_rd_fall1_r_reg[4] ;
  output \gen_mux_rd[5].mux_rd_fall1_r_reg[5] ;
  output \gen_mux_rd[6].mux_rd_fall1_r_reg[6] ;
  output \gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0 ;
  output \gen_mux_rd[0].mux_rd_fall0_r_reg[0] ;
  output \gen_mux_rd[1].mux_rd_fall0_r_reg[1] ;
  output \gen_mux_rd[2].mux_rd_fall0_r_reg[2] ;
  output \gen_mux_rd[3].mux_rd_fall0_r_reg[3] ;
  output \gen_mux_rd[4].mux_rd_fall0_r_reg[4] ;
  output \gen_mux_rd[5].mux_rd_fall0_r_reg[5] ;
  output \gen_mux_rd[6].mux_rd_fall0_r_reg[6] ;
  output \gen_mux_rd[7].mux_rd_fall0_r_reg[7] ;
  output \my_full_reg[0] ;
  output if_empty_v;
  output [2:0]\entry_cnt_reg[4] ;
  output [31:0]\my_empty_reg[7] ;
  output [5:0]D;
  input [0:0]INBURSTPENDING;
  input C_pi_counter_load_en81_out;
  input \calib_sel_reg[1] ;
  input C_pi_fine_enable77_out;
  input C_pi_fine_inc79_out;
  input freq_refclk;
  input mem_refclk;
  input [0:0]mem_dqs_in;
  input A_rst_primitives_reg;
  input C_pi_rst_dqs_find75_out;
  input sync_pulse;
  input CLK;
  input [1:0]PCENABLECALIB;
  input [1:0]INRANKC;
  input [5:0]\calib_zero_inputs_reg[0] ;
  input [0:0]OUTBURSTPENDING;
  input C_po_coarse_enable63_out;
  input C_po_fine_enable61_out;
  input C_po_fine_inc65_out;
  input [3:0]\write_buffer.wr_buf_out_data_reg[61] ;
  input [3:0]\write_buffer.wr_buf_out_data_reg[56] ;
  input [3:0]\write_buffer.wr_buf_out_data_reg[63] ;
  input [3:0]\write_buffer.wr_buf_out_data_reg[60] ;
  input [3:0]\write_buffer.wr_buf_out_data_reg[58] ;
  input [3:0]\write_buffer.wr_buf_out_data_reg[57] ;
  input [3:0]\write_buffer.wr_buf_out_data_reg[59] ;
  input [3:0]\write_buffer.wr_buf_out_data_reg[62] ;
  input C_idelay_ce7_out;
  input [7:0]mem_dq_in;
  input idelay_inc;
  input LD0_0;
  input CLKB0_1;
  input ififo_rst_reg0_1;
  input ofifo_rst_reg0_2;
  input mux_wrdata_en;
  input [1:0]\my_empty_reg[4] ;
  input [0:0]if_empty_r_0;
  input [0:0]fifo_out_data_r;
  input rhandshake;
  input [0:0]\cnt_read_reg[1] ;
  input [0:0]po_stg2_wrcal_cnt;
  input [31:0]in;
  input init_complete_r1_timing_reg;
  input init_calib_complete_reg_rep__5;
  input [3:0]Q;
  input [0:0]tail_r;
  input rstdiv0_sync_r1_reg_rep__10;
  input \rd_mux_sel_r_reg[0] ;
  input [35:0]phy_dout;
  input [0:0]calib_sel;
  input [5:0]COUNTERREADVAL;

  wire [0:0]ADDRC;
  wire A_rst_primitives_reg;
  wire CLK;
  wire CLKB0_1;
  wire [5:0]COUNTERREADVAL;
  wire C_idelay_ce7_out;
  wire C_if_a_empty;
  wire C_of_a_full;
  wire C_of_full;
  wire C_pi_counter_load_en81_out;
  wire [5:0]C_pi_counter_read_val;
  wire C_pi_dqs_out_of_range;
  wire C_pi_fine_enable77_out;
  wire C_pi_fine_inc79_out;
  wire C_pi_fine_overflow;
  wire C_pi_rst_dqs_find75_out;
  wire C_po_coarse_enable63_out;
  wire C_po_coarse_overflow;
  wire [8:0]C_po_counter_read_val;
  wire C_po_fine_enable61_out;
  wire C_po_fine_inc65_out;
  wire C_po_fine_overflow;
  wire [5:0]D;
  wire [0:0]E;
  wire [0:0]INBURSTPENDING;
  wire [1:0]INRANKC;
  wire LD0_0;
  wire [0:0]OUTBURSTPENDING;
  wire [1:0]PCENABLECALIB;
  wire [3:0]Q;
  wire [0:0]S;
  wire [0:0]calib_sel;
  wire \calib_sel_reg[1] ;
  wire [5:0]\calib_zero_inputs_reg[0] ;
  wire \cnt_read_reg[0] ;
  wire [0:0]\cnt_read_reg[1] ;
  wire \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ;
  wire [2:0]\entry_cnt_reg[4] ;
  wire [0:0]fifo_out_data_r;
  wire freq_refclk;
  wire \gen_mux_rd[0].mux_rd_fall0_r_reg[0] ;
  wire \gen_mux_rd[0].mux_rd_fall1_r_reg[0] ;
  wire \gen_mux_rd[0].mux_rd_rise0_r_reg[0] ;
  wire \gen_mux_rd[0].mux_rd_rise1_r_reg[0] ;
  wire \gen_mux_rd[1].mux_rd_fall0_r_reg[1] ;
  wire \gen_mux_rd[1].mux_rd_fall1_r_reg[1] ;
  wire \gen_mux_rd[1].mux_rd_rise0_r_reg[1] ;
  wire \gen_mux_rd[1].mux_rd_rise1_r_reg[1] ;
  wire \gen_mux_rd[2].mux_rd_fall0_r_reg[2] ;
  wire \gen_mux_rd[2].mux_rd_fall1_r_reg[2] ;
  wire \gen_mux_rd[2].mux_rd_rise0_r_reg[2] ;
  wire \gen_mux_rd[2].mux_rd_rise1_r_reg[2] ;
  wire \gen_mux_rd[3].mux_rd_fall0_r_reg[3] ;
  wire \gen_mux_rd[3].mux_rd_fall1_r_reg[3] ;
  wire \gen_mux_rd[3].mux_rd_rise0_r_reg[3] ;
  wire \gen_mux_rd[3].mux_rd_rise1_r_reg[3] ;
  wire \gen_mux_rd[4].mux_rd_fall0_r_reg[4] ;
  wire \gen_mux_rd[4].mux_rd_fall1_r_reg[4] ;
  wire \gen_mux_rd[4].mux_rd_rise0_r_reg[4] ;
  wire \gen_mux_rd[4].mux_rd_rise1_r_reg[4] ;
  wire \gen_mux_rd[5].mux_rd_fall0_r_reg[5] ;
  wire \gen_mux_rd[5].mux_rd_fall1_r_reg[5] ;
  wire \gen_mux_rd[5].mux_rd_rise0_r_reg[5] ;
  wire \gen_mux_rd[5].mux_rd_rise1_r_reg[5] ;
  wire \gen_mux_rd[6].mux_rd_fall0_r_reg[6] ;
  wire \gen_mux_rd[6].mux_rd_fall1_r_reg[6] ;
  wire \gen_mux_rd[6].mux_rd_rise0_r_reg[6] ;
  wire \gen_mux_rd[6].mux_rd_rise1_r_reg[6] ;
  wire \gen_mux_rd[7].mux_rd_fall0_r_reg[7] ;
  wire [31:0]\gen_mux_rd[7].mux_rd_fall1_r_reg[7] ;
  wire \gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0 ;
  wire \gen_mux_rd[7].mux_rd_rise0_r_reg[7] ;
  wire \gen_mux_rd[7].mux_rd_rise1_r_reg[7] ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0] ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0] ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg[0] ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0] ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1] ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1] ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1] ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1] ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg[2] ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg[2] ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg[2] ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg[2] ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3] ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3] ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg[4] ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg[4] ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg[4] ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg[4] ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5] ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5] ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg[5] ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg[6] ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6] ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg[6] ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg[6] ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7] ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7] ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg[7] ;
  wire idelay_inc;
  wire [3:0]if_d0;
  wire [3:0]if_d1;
  wire [3:0]if_d2;
  wire [3:0]if_d4;
  wire [3:0]if_d5;
  wire [3:0]if_d6;
  wire [3:0]if_d7;
  wire [3:0]if_d8;
  wire if_empty_;
  wire [0:0]if_empty_r;
  wire [0:0]if_empty_r_0;
  wire if_empty_v;
  wire ififo_rst;
  wire ififo_rst_reg0_1;
  wire ififo_wr_enable;
  wire [31:0]in;
  wire \in_fifo_gen.in_fifo_n_1 ;
  wire \in_fifo_gen.in_fifo_n_3 ;
  wire init_calib_complete_reg_rep__5;
  wire init_complete_r1_timing_reg;
  wire iserdes_clkdiv;
  wire [7:0]mem_dq_in;
  wire [8:0]mem_dq_ts;
  wire [0:0]mem_dqs_in;
  wire [0:0]mem_dqs_out;
  wire [0:0]mem_dqs_ts;
  wire mem_refclk;
  wire mux_wrdata_en;
  wire \my_empty_reg[1] ;
  wire [1:0]\my_empty_reg[4] ;
  wire [31:0]\my_empty_reg[7] ;
  wire \my_full_reg[0] ;
  wire [7:4]of_d0;
  wire [7:4]of_d1;
  wire [7:4]of_d2;
  wire [7:0]of_d3;
  wire [7:4]of_d4;
  wire [7:4]of_d5;
  wire [7:4]of_d6;
  wire [7:4]of_d7;
  wire [7:4]of_d8;
  wire [5:0]of_d9;
  wire [39:0]of_dqbus;
  wire of_wren_pre;
  wire ofifo_rst;
  wire ofifo_rst_reg0_2;
  wire oserdes_clk;
  wire oserdes_clk_delayed;
  wire oserdes_clkdiv;
  wire [1:0]oserdes_dq_ts;
  wire [1:0]oserdes_dqs;
  wire [1:0]oserdes_dqs_ts;
  wire out_dm_1;
  wire out_dq_10;
  wire out_dq_11;
  wire out_dq_12;
  wire out_dq_13;
  wire out_dq_14;
  wire out_dq_15;
  wire out_dq_8;
  wire out_dq_9;
  wire out_fifo_n_0;
  wire out_fifo_n_2;
  wire \phaser_in_gen.phaser_in_n_5 ;
  wire \phaser_in_gen.phaser_in_n_7 ;
  wire [35:0]phy_dout;
  wire phy_rddata_en;
  wire [0:0]pi_dqs_found_lanes;
  wire pi_phase_locked_all_r1_reg;
  wire po_oserdes_rst;
  wire po_rd_enable;
  wire [0:0]po_stg2_wrcal_cnt;
  wire [79:0]rd_data;
  wire [71:0]rd_data_r;
  wire \rd_mux_sel_r_reg[0] ;
  wire [0:0]\rd_ptr_reg[0] ;
  wire rhandshake;
  wire rstdiv0_sync_r1_reg_rep__10;
  wire sel;
  wire sync_pulse;
  wire [0:0]tail_r;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[56] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[57] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[58] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[59] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[60] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[61] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[62] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[63] ;
  wire [7:4]\NLW_in_fifo_gen.in_fifo_D5_UNCONNECTED ;
  wire [7:4]\NLW_in_fifo_gen.in_fifo_D6_UNCONNECTED ;
  wire [7:4]NLW_out_fifo_Q5_UNCONNECTED;
  wire [7:4]NLW_out_fifo_Q6_UNCONNECTED;
  wire NLW_phaser_out_PHASEREFCLK_UNCONNECTED;

  ddr_axi_mig_7series_v2_4_ddr_byte_group_io__parameterized1 ddr_byte_group_io
       (.A_rst_primitives_reg(A_rst_primitives_reg),
        .A_rst_primitives_reg_0(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ),
        .CLK(CLK),
        .CLKB0_1(CLKB0_1),
        .CTSBUS(oserdes_dqs_ts[0]),
        .C_idelay_ce7_out(C_idelay_ce7_out),
        .D0(if_d0),
        .D1(if_d1),
        .D2(if_d2),
        .D4(if_d4),
        .D5(if_d5),
        .D6(if_d6),
        .D7(if_d7),
        .D8(if_d8),
        .DQSBUS(oserdes_dqs),
        .DTSBUS(oserdes_dq_ts),
        .LD0_0(LD0_0),
        .idelay_inc(idelay_inc),
        .iserdes_clkdiv(iserdes_clkdiv),
        .mem_dq_in(mem_dq_in),
        .mem_dq_ts(mem_dq_ts),
        .mem_dqs_out(mem_dqs_out),
        .mem_dqs_ts(mem_dqs_ts),
        .of_dqbus({of_dqbus[39:16],of_dqbus[11:0]}),
        .oserdes_clk(oserdes_clk),
        .oserdes_clk_delayed(oserdes_clk_delayed),
        .oserdes_clkdiv(oserdes_clkdiv),
        .out_dm_1(out_dm_1),
        .out_dq_10(out_dq_10),
        .out_dq_11(out_dq_11),
        .out_dq_12(out_dq_12),
        .out_dq_13(out_dq_13),
        .out_dq_14(out_dq_14),
        .out_dq_15(out_dq_15),
        .out_dq_8(out_dq_8),
        .out_dq_9(out_dq_9),
        .po_oserdes_rst(po_oserdes_rst));
  FDRE \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_empty_),
        .Q(if_empty_r),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[0]),
        .Q(rd_data_r[0]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[10]),
        .Q(rd_data_r[10]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[11]),
        .Q(rd_data_r[11]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[12]),
        .Q(rd_data_r[12]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[13]),
        .Q(rd_data_r[13]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[14]),
        .Q(rd_data_r[14]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[15]),
        .Q(rd_data_r[15]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[16]),
        .Q(rd_data_r[16]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[17]),
        .Q(rd_data_r[17]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[18]),
        .Q(rd_data_r[18]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[19]),
        .Q(rd_data_r[19]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[1]),
        .Q(rd_data_r[1]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[20]),
        .Q(rd_data_r[20]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[21]),
        .Q(rd_data_r[21]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[22]),
        .Q(rd_data_r[22]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[23]),
        .Q(rd_data_r[23]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[2]),
        .Q(rd_data_r[2]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[30]),
        .Q(rd_data_r[30]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[31]),
        .Q(rd_data_r[31]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[32]),
        .Q(rd_data_r[32]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[33]),
        .Q(rd_data_r[33]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[34]),
        .Q(rd_data_r[34]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[35]),
        .Q(rd_data_r[35]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[36]),
        .Q(rd_data_r[36]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[37]),
        .Q(rd_data_r[37]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[38]),
        .Q(rd_data_r[38]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[39]),
        .Q(rd_data_r[39]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[3]),
        .Q(rd_data_r[3]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[40]),
        .Q(rd_data_r[40]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[41]),
        .Q(rd_data_r[41]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[42]),
        .Q(rd_data_r[42]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[43]),
        .Q(rd_data_r[43]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[44]),
        .Q(rd_data_r[44]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[45]),
        .Q(rd_data_r[45]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[46]),
        .Q(rd_data_r[46]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[47]),
        .Q(rd_data_r[47]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[48]),
        .Q(rd_data_r[48]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[49]),
        .Q(rd_data_r[49]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[4]),
        .Q(rd_data_r[4]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[50]),
        .Q(rd_data_r[50]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[51]),
        .Q(rd_data_r[51]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[52]),
        .Q(rd_data_r[52]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[53]),
        .Q(rd_data_r[53]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[54]),
        .Q(rd_data_r[54]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[55]),
        .Q(rd_data_r[55]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[56]),
        .Q(rd_data_r[56]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[57]),
        .Q(rd_data_r[57]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[58]),
        .Q(rd_data_r[58]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[59]),
        .Q(rd_data_r[59]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[5]),
        .Q(rd_data_r[5]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[60]),
        .Q(rd_data_r[60]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[61]),
        .Q(rd_data_r[61]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[62]),
        .Q(rd_data_r[62]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[63]),
        .Q(rd_data_r[63]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[64] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[64]),
        .Q(rd_data_r[64]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[65] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[65]),
        .Q(rd_data_r[65]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[66] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[66]),
        .Q(rd_data_r[66]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[67]),
        .Q(rd_data_r[67]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[68] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[68]),
        .Q(rd_data_r[68]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[69] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[69]),
        .Q(rd_data_r[69]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[6]),
        .Q(rd_data_r[6]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[70] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[70]),
        .Q(rd_data_r[70]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[71]),
        .Q(rd_data_r[71]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[7]),
        .Q(rd_data_r[7]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[8]),
        .Q(rd_data_r[8]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[9]),
        .Q(rd_data_r[9]),
        .R(1'b0));
  ddr_axi_mig_7series_v2_4_ddr_if_post_fifo \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo 
       (.ADDRC(ADDRC),
        .CLK(CLK),
        .E(E),
        .Q({rd_data_r[71:30],rd_data_r[23:0]}),
        .S(S),
        .SR(ififo_rst),
        .\cnt_read_reg[0] (\cnt_read_reg[0] ),
        .\cnt_read_reg[1] (\cnt_read_reg[1] ),
        .\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] (if_empty_r),
        .fifo_out_data_r(fifo_out_data_r),
        .\gen_mux_rd[0].mux_rd_fall0_r_reg[0] (\gen_mux_rd[0].mux_rd_fall0_r_reg[0] ),
        .\gen_mux_rd[0].mux_rd_fall1_r_reg[0] (\gen_mux_rd[0].mux_rd_fall1_r_reg[0] ),
        .\gen_mux_rd[0].mux_rd_rise0_r_reg[0] (\gen_mux_rd[0].mux_rd_rise0_r_reg[0] ),
        .\gen_mux_rd[0].mux_rd_rise1_r_reg[0] (\gen_mux_rd[0].mux_rd_rise1_r_reg[0] ),
        .\gen_mux_rd[1].mux_rd_fall0_r_reg[1] (\gen_mux_rd[1].mux_rd_fall0_r_reg[1] ),
        .\gen_mux_rd[1].mux_rd_fall1_r_reg[1] (\gen_mux_rd[1].mux_rd_fall1_r_reg[1] ),
        .\gen_mux_rd[1].mux_rd_rise0_r_reg[1] (\gen_mux_rd[1].mux_rd_rise0_r_reg[1] ),
        .\gen_mux_rd[1].mux_rd_rise1_r_reg[1] (\gen_mux_rd[1].mux_rd_rise1_r_reg[1] ),
        .\gen_mux_rd[2].mux_rd_fall0_r_reg[2] (\gen_mux_rd[2].mux_rd_fall0_r_reg[2] ),
        .\gen_mux_rd[2].mux_rd_fall1_r_reg[2] (\gen_mux_rd[2].mux_rd_fall1_r_reg[2] ),
        .\gen_mux_rd[2].mux_rd_rise0_r_reg[2] (\gen_mux_rd[2].mux_rd_rise0_r_reg[2] ),
        .\gen_mux_rd[2].mux_rd_rise1_r_reg[2] (\gen_mux_rd[2].mux_rd_rise1_r_reg[2] ),
        .\gen_mux_rd[3].mux_rd_fall0_r_reg[3] (\gen_mux_rd[3].mux_rd_fall0_r_reg[3] ),
        .\gen_mux_rd[3].mux_rd_fall1_r_reg[3] (\gen_mux_rd[3].mux_rd_fall1_r_reg[3] ),
        .\gen_mux_rd[3].mux_rd_rise0_r_reg[3] (\gen_mux_rd[3].mux_rd_rise0_r_reg[3] ),
        .\gen_mux_rd[3].mux_rd_rise1_r_reg[3] (\gen_mux_rd[3].mux_rd_rise1_r_reg[3] ),
        .\gen_mux_rd[4].mux_rd_fall0_r_reg[4] (\gen_mux_rd[4].mux_rd_fall0_r_reg[4] ),
        .\gen_mux_rd[4].mux_rd_fall1_r_reg[4] (\gen_mux_rd[4].mux_rd_fall1_r_reg[4] ),
        .\gen_mux_rd[4].mux_rd_rise0_r_reg[4] (\gen_mux_rd[4].mux_rd_rise0_r_reg[4] ),
        .\gen_mux_rd[4].mux_rd_rise1_r_reg[4] (\gen_mux_rd[4].mux_rd_rise1_r_reg[4] ),
        .\gen_mux_rd[5].mux_rd_fall0_r_reg[5] (\gen_mux_rd[5].mux_rd_fall0_r_reg[5] ),
        .\gen_mux_rd[5].mux_rd_fall1_r_reg[5] (\gen_mux_rd[5].mux_rd_fall1_r_reg[5] ),
        .\gen_mux_rd[5].mux_rd_rise0_r_reg[5] (\gen_mux_rd[5].mux_rd_rise0_r_reg[5] ),
        .\gen_mux_rd[5].mux_rd_rise1_r_reg[5] (\gen_mux_rd[5].mux_rd_rise1_r_reg[5] ),
        .\gen_mux_rd[6].mux_rd_fall0_r_reg[6] (\gen_mux_rd[6].mux_rd_fall0_r_reg[6] ),
        .\gen_mux_rd[6].mux_rd_fall1_r_reg[6] (\gen_mux_rd[6].mux_rd_fall1_r_reg[6] ),
        .\gen_mux_rd[6].mux_rd_rise0_r_reg[6] (\gen_mux_rd[6].mux_rd_rise0_r_reg[6] ),
        .\gen_mux_rd[6].mux_rd_rise1_r_reg[6] (\gen_mux_rd[6].mux_rd_rise1_r_reg[6] ),
        .\gen_mux_rd[7].mux_rd_fall0_r_reg[7] (\gen_mux_rd[7].mux_rd_fall0_r_reg[7] ),
        .\gen_mux_rd[7].mux_rd_fall1_r_reg[7] (\gen_mux_rd[7].mux_rd_fall1_r_reg[7] ),
        .\gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0 (\gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0 ),
        .\gen_mux_rd[7].mux_rd_rise0_r_reg[7] (\gen_mux_rd[7].mux_rd_rise0_r_reg[7] ),
        .\gen_mux_rd[7].mux_rd_rise1_r_reg[7] (\gen_mux_rd[7].mux_rd_rise1_r_reg[7] ),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0] (\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0] ),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0] (\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0] ),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg[0] (\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg[0] ),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0] (\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0] ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1] (\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1] ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1] (\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1] ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1] (\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1] ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1] (\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1] ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg[2] (\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg[2] ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg[2] (\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg[2] ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg[2] (\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg[2] ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg[2] (\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg[2] ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3] (\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3] ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3] (\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3] ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] (\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] (\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg[4] (\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg[4] ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg[4] (\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg[4] ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg[4] (\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg[4] ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg[4] (\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg[4] ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5] (\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5] ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] (\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5] (\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5] ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg[5] (\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg[5] ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg[6] (\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg[6] ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6] (\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6] ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg[6] (\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg[6] ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg[6] (\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg[6] ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7] (\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7] ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] (\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7] (\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7] ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg[7] (\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg[7] ),
        .if_empty_r_0(if_empty_r_0),
        .if_empty_v(if_empty_v),
        .in(in),
        .init_complete_r1_timing_reg(init_complete_r1_timing_reg),
        .\my_empty_reg[4]_0 (\my_empty_reg[4] ),
        .\my_full_reg[0]_0 (\my_full_reg[0] ),
        .phy_rddata_en(phy_rddata_en),
        .po_stg2_wrcal_cnt(po_stg2_wrcal_cnt),
        .\rd_mux_sel_r_reg[0] (\rd_mux_sel_r_reg[0] ),
        .\rd_ptr_reg[0]_0 (\rd_ptr_reg[0] ),
        .rhandshake(rhandshake),
        .rstdiv0_sync_r1_reg_rep__10(rstdiv0_sync_r1_reg_rep__10),
        .sel(sel),
        .tail_r(tail_r));
  FDRE #(
    .INIT(1'b1)) 
    ififo_rst_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ififo_rst_reg0_1),
        .Q(ififo_rst),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  IN_FIFO #(
    .ALMOST_EMPTY_VALUE(1),
    .ALMOST_FULL_VALUE(1),
    .ARRAY_MODE("ARRAY_MODE_4_X_4"),
    .SYNCHRONOUS_MODE("FALSE")) 
    \in_fifo_gen.in_fifo 
       (.ALMOSTEMPTY(C_if_a_empty),
        .ALMOSTFULL(\in_fifo_gen.in_fifo_n_1 ),
        .D0(if_d0),
        .D1(if_d1),
        .D2(if_d2),
        .D3({1'b0,1'b0,1'b0,1'b0}),
        .D4(if_d4),
        .D5({\NLW_in_fifo_gen.in_fifo_D5_UNCONNECTED [7:4],if_d5}),
        .D6({\NLW_in_fifo_gen.in_fifo_D6_UNCONNECTED [7:4],if_d6}),
        .D7(if_d7),
        .D8(if_d8),
        .D9({1'b0,1'b0,1'b0,1'b0}),
        .EMPTY(if_empty_),
        .FULL(\in_fifo_gen.in_fifo_n_3 ),
        .Q0(rd_data[7:0]),
        .Q1(rd_data[15:8]),
        .Q2(rd_data[23:16]),
        .Q3(rd_data[31:24]),
        .Q4(rd_data[39:32]),
        .Q5(rd_data[47:40]),
        .Q6(rd_data[55:48]),
        .Q7(rd_data[63:56]),
        .Q8(rd_data[71:64]),
        .Q9(rd_data[79:72]),
        .RDCLK(CLK),
        .RDEN(1'b1),
        .RESET(ififo_rst),
        .WRCLK(iserdes_clkdiv),
        .WREN(ififo_wr_enable));
  ddr_axi_mig_7series_v2_4_ddr_of_pre_fifo__parameterized4 \of_pre_fifo_gen.u_ddr_of_pre_fifo 
       (.CLK(CLK),
        .C_of_full(C_of_full),
        .D0(of_d0),
        .D1(of_d1),
        .D2(of_d2),
        .D3(of_d3[7:2]),
        .D4(of_d4),
        .D5(of_d5),
        .D6(of_d6),
        .D7(of_d7),
        .D8(of_d8),
        .D9({of_d3[1:0],of_d9}),
        .Q(Q),
        .\entry_cnt_reg[4]_0 (\entry_cnt_reg[4] ),
        .init_calib_complete_reg_rep__5(init_calib_complete_reg_rep__5),
        .mux_wrdata_en(mux_wrdata_en),
        .\my_empty_reg[1]_0 (\my_empty_reg[1] ),
        .\my_empty_reg[7]_0 (\my_empty_reg[7] ),
        .of_wren_pre(of_wren_pre),
        .ofifo_rst(ofifo_rst),
        .phy_dout(phy_dout));
  FDRE #(
    .INIT(1'b1)) 
    ofifo_rst_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ofifo_rst_reg0_2),
        .Q(ofifo_rst),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  OUT_FIFO #(
    .ALMOST_EMPTY_VALUE(1),
    .ALMOST_FULL_VALUE(1),
    .ARRAY_MODE("ARRAY_MODE_4_X_4"),
    .OUTPUT_DISABLE("FALSE"),
    .SYNCHRONOUS_MODE("FALSE")) 
    out_fifo
       (.ALMOSTEMPTY(out_fifo_n_0),
        .ALMOSTFULL(C_of_a_full),
        .D0({of_d0,\write_buffer.wr_buf_out_data_reg[61] }),
        .D1({of_d1,\write_buffer.wr_buf_out_data_reg[56] }),
        .D2({of_d2,\write_buffer.wr_buf_out_data_reg[63] }),
        .D3(of_d3),
        .D4({of_d4,\write_buffer.wr_buf_out_data_reg[60] }),
        .D5({of_d5,\write_buffer.wr_buf_out_data_reg[58] }),
        .D6({of_d6,\write_buffer.wr_buf_out_data_reg[57] }),
        .D7({of_d7,\write_buffer.wr_buf_out_data_reg[59] }),
        .D8({of_d8,\write_buffer.wr_buf_out_data_reg[62] }),
        .D9({of_d3[1:0],of_d9}),
        .EMPTY(out_fifo_n_2),
        .FULL(C_of_full),
        .Q0(of_dqbus[3:0]),
        .Q1(of_dqbus[7:4]),
        .Q2(of_dqbus[11:8]),
        .Q3(of_dqbus[15:12]),
        .Q4(of_dqbus[19:16]),
        .Q5({NLW_out_fifo_Q5_UNCONNECTED[7:4],of_dqbus[23:20]}),
        .Q6({NLW_out_fifo_Q6_UNCONNECTED[7:4],of_dqbus[27:24]}),
        .Q7(of_dqbus[31:28]),
        .Q8(of_dqbus[35:32]),
        .Q9(of_dqbus[39:36]),
        .RDCLK(oserdes_clkdiv),
        .RDEN(po_rd_enable),
        .RESET(ofifo_rst),
        .WRCLK(CLK),
        .WREN(of_wren_pre));
  (* BOX_TYPE = "PRIMITIVE" *) 
  PHASER_IN_PHY #(
    .BURST_MODE("TRUE"),
    .CLKOUT_DIV(2),
    .DQS_AUTO_RECAL(1'b1),
    .DQS_BIAS_MODE("FALSE"),
    .DQS_FIND_PATTERN(3'b000),
    .FINE_DELAY(33),
    .FREQ_REF_DIV("DIV2"),
    .IS_RST_INVERTED(1'b0),
    .MEMREFCLK_PERIOD(3.333000),
    .OUTPUT_CLK_SRC("DELAYED_REF"),
    .PHASEREFCLK_PERIOD(3.333000),
    .REFCLK_PERIOD(1.666500),
    .SEL_CLK_OFFSET(6),
    .SYNC_IN_DIV_RST("TRUE"),
    .WR_CYCLES("FALSE")) 
    \phaser_in_gen.phaser_in 
       (.BURSTPENDINGPHY(INBURSTPENDING),
        .COUNTERLOADEN(C_pi_counter_load_en81_out),
        .COUNTERLOADVAL(\calib_zero_inputs_reg[0] ),
        .COUNTERREADEN(\calib_sel_reg[1] ),
        .COUNTERREADVAL(C_pi_counter_read_val),
        .DQSFOUND(pi_dqs_found_lanes),
        .DQSOUTOFRANGE(C_pi_dqs_out_of_range),
        .ENCALIBPHY(PCENABLECALIB),
        .FINEENABLE(C_pi_fine_enable77_out),
        .FINEINC(C_pi_fine_inc79_out),
        .FINEOVERFLOW(C_pi_fine_overflow),
        .FREQREFCLK(freq_refclk),
        .ICLK(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ),
        .ICLKDIV(iserdes_clkdiv),
        .ISERDESRST(\phaser_in_gen.phaser_in_n_5 ),
        .MEMREFCLK(mem_refclk),
        .PHASELOCKED(pi_phase_locked_all_r1_reg),
        .PHASEREFCLK(mem_dqs_in),
        .RANKSELPHY(INRANKC),
        .RCLK(\phaser_in_gen.phaser_in_n_7 ),
        .RST(A_rst_primitives_reg),
        .RSTDQSFIND(C_pi_rst_dqs_find75_out),
        .SYNCIN(sync_pulse),
        .SYSCLK(CLK),
        .WRENABLE(ififo_wr_enable));
  (* BOX_TYPE = "PRIMITIVE" *) 
  PHASER_OUT_PHY #(
    .CLKOUT_DIV(2),
    .COARSE_BYPASS("FALSE"),
    .COARSE_DELAY(0),
    .DATA_CTL_N("TRUE"),
    .DATA_RD_CYCLES("FALSE"),
    .FINE_DELAY(60),
    .IS_RST_INVERTED(1'b0),
    .MEMREFCLK_PERIOD(3.333000),
    .OCLKDELAY_INV("FALSE"),
    .OCLK_DELAY(8),
    .OUTPUT_CLK_SRC("DELAYED_REF"),
    .PHASEREFCLK_PERIOD(1.000000),
    .PO(3'b111),
    .REFCLK_PERIOD(1.666500),
    .SYNC_IN_DIV_RST("TRUE")) 
    phaser_out
       (.BURSTPENDINGPHY(OUTBURSTPENDING),
        .COARSEENABLE(C_po_coarse_enable63_out),
        .COARSEINC(\calib_sel_reg[1] ),
        .COARSEOVERFLOW(C_po_coarse_overflow),
        .COUNTERLOADEN(1'b0),
        .COUNTERLOADVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .COUNTERREADEN(\calib_sel_reg[1] ),
        .COUNTERREADVAL(C_po_counter_read_val),
        .CTSBUS(oserdes_dqs_ts),
        .DQSBUS(oserdes_dqs),
        .DTSBUS(oserdes_dq_ts),
        .ENCALIBPHY(PCENABLECALIB),
        .FINEENABLE(C_po_fine_enable61_out),
        .FINEINC(C_po_fine_inc65_out),
        .FINEOVERFLOW(C_po_fine_overflow),
        .FREQREFCLK(freq_refclk),
        .MEMREFCLK(mem_refclk),
        .OCLK(oserdes_clk),
        .OCLKDELAYED(oserdes_clk_delayed),
        .OCLKDIV(oserdes_clkdiv),
        .OSERDESRST(po_oserdes_rst),
        .PHASEREFCLK(NLW_phaser_out_PHASEREFCLK_UNCONNECTED),
        .RDENABLE(po_rd_enable),
        .RST(A_rst_primitives_reg),
        .SELFINEOCLKDELAY(1'b0),
        .SYNCIN(sync_pulse),
        .SYSCLK(CLK));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pi_counter_read_val[0]_i_1 
       (.I0(C_pi_counter_read_val[0]),
        .I1(calib_sel),
        .I2(COUNTERREADVAL[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pi_counter_read_val[1]_i_1 
       (.I0(C_pi_counter_read_val[1]),
        .I1(calib_sel),
        .I2(COUNTERREADVAL[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pi_counter_read_val[2]_i_1 
       (.I0(C_pi_counter_read_val[2]),
        .I1(calib_sel),
        .I2(COUNTERREADVAL[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pi_counter_read_val[3]_i_1 
       (.I0(C_pi_counter_read_val[3]),
        .I1(calib_sel),
        .I2(COUNTERREADVAL[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pi_counter_read_val[4]_i_1 
       (.I0(C_pi_counter_read_val[4]),
        .I1(calib_sel),
        .I2(COUNTERREADVAL[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pi_counter_read_val[5]_i_1 
       (.I0(C_pi_counter_read_val[5]),
        .I1(calib_sel),
        .I2(COUNTERREADVAL[5]),
        .O(D[5]));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_byte_lane" *) 
module ddr_axi_mig_7series_v2_4_ddr_byte_lane__parameterized2
   (\my_empty_reg[1] ,
    ddr_ck_out,
    D_of_full,
    ddr2_we_n,
    \my_empty_reg[7] ,
    mc_cs_n,
    init_calib_complete_reg_rep__5,
    \cmd_pipe_plus.mc_we_n_reg[1] ,
    mc_cas_n,
    SR,
    CLK,
    OUTBURSTPENDING,
    D_po_coarse_enable90_out,
    D_po_coarse_inc96_out,
    D_po_fine_enable87_out,
    D_po_fine_inc93_out,
    freq_refclk,
    mem_refclk,
    A_rst_primitives_reg,
    sync_pulse,
    PCENABLECALIB,
    \cmd_pipe_plus.mc_address_reg[21] ,
    D3,
    D4,
    \cmd_pipe_plus.mc_address_reg[20] ,
    \cmd_pipe_plus.mc_we_n_reg[0] ,
    \cmd_pipe_plus.mc_cas_n_reg[0] ,
    D8,
    \cmd_pipe_plus.mc_cas_n_reg[0]_0 ,
    mux_cmd_wren,
    phy_dout);
  output \my_empty_reg[1] ;
  output [1:0]ddr_ck_out;
  output D_of_full;
  output [9:0]ddr2_we_n;
  output [33:0]\my_empty_reg[7] ;
  input [0:0]mc_cs_n;
  input init_calib_complete_reg_rep__5;
  input [0:0]\cmd_pipe_plus.mc_we_n_reg[1] ;
  input [0:0]mc_cas_n;
  input [0:0]SR;
  input CLK;
  input [0:0]OUTBURSTPENDING;
  input D_po_coarse_enable90_out;
  input D_po_coarse_inc96_out;
  input D_po_fine_enable87_out;
  input D_po_fine_inc93_out;
  input freq_refclk;
  input mem_refclk;
  input A_rst_primitives_reg;
  input sync_pulse;
  input [1:0]PCENABLECALIB;
  input [3:0]\cmd_pipe_plus.mc_address_reg[21] ;
  input [3:0]D3;
  input [3:0]D4;
  input [7:0]\cmd_pipe_plus.mc_address_reg[20] ;
  input [5:0]\cmd_pipe_plus.mc_we_n_reg[0] ;
  input [1:0]\cmd_pipe_plus.mc_cas_n_reg[0] ;
  input [3:0]D8;
  input [1:0]\cmd_pipe_plus.mc_cas_n_reg[0]_0 ;
  input mux_cmd_wren;
  input [18:0]phy_dout;

  wire A_rst_primitives_reg;
  wire CLK;
  wire [3:0]D3;
  wire [3:0]D4;
  wire [3:0]D8;
  wire D_of_full;
  wire D_po_coarse_enable90_out;
  wire D_po_coarse_inc96_out;
  wire D_po_fine_enable87_out;
  wire D_po_fine_inc93_out;
  wire [0:0]OUTBURSTPENDING;
  wire [1:0]PCENABLECALIB;
  wire [0:0]SR;
  wire [7:0]\cmd_pipe_plus.mc_address_reg[20] ;
  wire [3:0]\cmd_pipe_plus.mc_address_reg[21] ;
  wire [1:0]\cmd_pipe_plus.mc_cas_n_reg[0] ;
  wire [1:0]\cmd_pipe_plus.mc_cas_n_reg[0]_0 ;
  wire [5:0]\cmd_pipe_plus.mc_we_n_reg[0] ;
  wire [0:0]\cmd_pipe_plus.mc_we_n_reg[1] ;
  wire [9:0]ddr2_we_n;
  wire [1:0]ddr_ck_out;
  wire [0:0]ddr_ck_out_q;
  wire freq_refclk;
  wire init_calib_complete_reg_rep__5;
  wire [0:0]mc_cas_n;
  wire [0:0]mc_cs_n;
  wire mem_refclk;
  wire mux_cmd_wren;
  wire \my_empty_reg[1] ;
  wire [33:0]\my_empty_reg[7] ;
  wire [7:6]of_d6;
  wire [3:2]of_d7;
  wire [3:2]of_d9;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_0 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_1 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_10 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_11 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_12 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_15 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_16 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_17 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_18 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_19 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_2 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_20 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_21 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_22 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_23 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_24 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_25 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_26 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_27 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_28 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_29 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_3 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_30 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_31 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_32 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_33 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_34 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_35 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_36 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_37 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_38 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_39 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_9 ;
  wire [3:0]of_q0;
  wire [3:0]of_q1;
  wire [3:0]of_q2;
  wire [3:0]of_q3;
  wire [3:0]of_q4;
  wire [7:0]of_q5;
  wire [7:0]of_q6;
  wire [3:0]of_q7;
  wire [3:0]of_q8;
  wire [3:0]of_q9;
  wire oserdes_clk;
  wire oserdes_clk_delayed;
  wire oserdes_clkdiv;
  wire [1:0]oserdes_dq_ts;
  wire [1:0]oserdes_dqs;
  wire [1:0]oserdes_dqs_ts;
  wire out_fifo_n_0;
  wire out_fifo_n_1;
  wire out_fifo_n_2;
  wire phaser_out_n_0;
  wire phaser_out_n_1;
  wire phaser_out_n_13;
  wire phaser_out_n_14;
  wire phaser_out_n_15;
  wire phaser_out_n_16;
  wire phaser_out_n_17;
  wire phaser_out_n_18;
  wire phaser_out_n_19;
  wire phaser_out_n_20;
  wire phaser_out_n_21;
  wire [18:0]phy_dout;
  wire po_oserdes_rst;
  wire po_rd_enable;
  wire sync_pulse;
  wire \NLW_ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_S_UNCONNECTED ;
  wire NLW_phaser_out_PHASEREFCLK_UNCONNECTED;

  ddr_axi_mig_7series_v2_4_ddr_byte_group_io__parameterized2 ddr_byte_group_io
       (.ddr2_we_n(ddr2_we_n),
        .oserdes_clk(oserdes_clk),
        .oserdes_clkdiv(oserdes_clkdiv),
        .oserdes_dq({of_q6[7:4],of_q5[7:4],of_q9,of_q8,of_q7,of_q6[3:0],of_q5[3:0],of_q4,of_q3,of_q2}),
        .po_oserdes_rst(po_oserdes_rst));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  ODDR #(
    .DDR_CLK_EDGE("SAME_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    \ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck 
       (.C(oserdes_clk),
        .CE(1'b1),
        .D1(1'b0),
        .D2(1'b1),
        .Q(ddr_ck_out_q),
        .R(1'b0),
        .S(\NLW_ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_S_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* XILINX_LEGACY_PRIM = "OBUFDS" *) 
  OBUFDS #(
    .IOSTANDARD("DEFAULT")) 
    \ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf 
       (.I(ddr_ck_out_q),
        .O(ddr_ck_out[0]),
        .OB(ddr_ck_out[1]));
  ddr_axi_mig_7series_v2_4_ddr_of_pre_fifo__parameterized5 \of_pre_fifo_gen.u_ddr_of_pre_fifo 
       (.CLK(CLK),
        .D1({\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_16 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_17 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_18 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_19 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_20 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_21 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_22 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_23 }),
        .D2({\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_24 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_25 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_26 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_27 }),
        .D3({\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_28 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_29 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_30 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_31 }),
        .D4({\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_32 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_33 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_34 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_35 }),
        .D6(of_d6),
        .D7({\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_0 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_1 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_2 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_3 ,of_d7}),
        .D8({\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_36 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_37 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_38 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_39 }),
        .D9({\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_9 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_10 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_11 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_12 ,of_d9}),
        .SR(SR),
        .\cmd_pipe_plus.mc_we_n_reg[1] (\cmd_pipe_plus.mc_we_n_reg[1] ),
        .init_calib_complete_reg_rep__5(init_calib_complete_reg_rep__5),
        .mc_cas_n(mc_cas_n),
        .mc_cs_n(mc_cs_n),
        .mux_cmd_wren(mux_cmd_wren),
        .\my_empty_reg[1]_0 (\my_empty_reg[1] ),
        .\my_empty_reg[7]_0 (\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_15 ),
        .\my_empty_reg[7]_1 (\my_empty_reg[7] ),
        .ofifo_rst_reg(D_of_full),
        .phy_dout(phy_dout));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  OUT_FIFO #(
    .ALMOST_EMPTY_VALUE(1),
    .ALMOST_FULL_VALUE(1),
    .ARRAY_MODE("ARRAY_MODE_4_X_4"),
    .OUTPUT_DISABLE("FALSE"),
    .SYNCHRONOUS_MODE("FALSE")) 
    out_fifo
       (.ALMOSTEMPTY(out_fifo_n_0),
        .ALMOSTFULL(out_fifo_n_1),
        .D0({\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_9 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_10 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_20 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_21 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_22 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_23 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_9 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_10 }),
        .D1({\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_16 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_17 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_18 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_19 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_20 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_21 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_22 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_23 }),
        .D2({\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_24 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_25 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_26 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_27 ,\cmd_pipe_plus.mc_address_reg[21] }),
        .D3({\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_28 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_29 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_30 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_31 ,D3}),
        .D4({\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_32 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_33 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_34 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_35 ,D4}),
        .D5(\cmd_pipe_plus.mc_address_reg[20] ),
        .D6({of_d6,\cmd_pipe_plus.mc_we_n_reg[0] }),
        .D7({\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_0 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_1 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_2 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_3 ,of_d7,\cmd_pipe_plus.mc_cas_n_reg[0] }),
        .D8({\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_36 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_37 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_38 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_39 ,D8}),
        .D9({\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_9 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_10 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_11 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_12 ,of_d9,\cmd_pipe_plus.mc_cas_n_reg[0]_0 }),
        .EMPTY(out_fifo_n_2),
        .FULL(D_of_full),
        .Q0(of_q0),
        .Q1(of_q1),
        .Q2(of_q2),
        .Q3(of_q3),
        .Q4(of_q4),
        .Q5(of_q5),
        .Q6(of_q6),
        .Q7(of_q7),
        .Q8(of_q8),
        .Q9(of_q9),
        .RDCLK(oserdes_clkdiv),
        .RDEN(po_rd_enable),
        .RESET(SR),
        .WRCLK(CLK),
        .WREN(\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_15 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  PHASER_OUT_PHY #(
    .CLKOUT_DIV(2),
    .COARSE_BYPASS("FALSE"),
    .COARSE_DELAY(0),
    .DATA_CTL_N("FALSE"),
    .DATA_RD_CYCLES("FALSE"),
    .FINE_DELAY(60),
    .IS_RST_INVERTED(1'b0),
    .MEMREFCLK_PERIOD(3.333000),
    .OCLKDELAY_INV("FALSE"),
    .OCLK_DELAY(8),
    .OUTPUT_CLK_SRC("DELAYED_REF"),
    .PHASEREFCLK_PERIOD(1.000000),
    .PO(3'b111),
    .REFCLK_PERIOD(1.666500),
    .SYNC_IN_DIV_RST("TRUE")) 
    phaser_out
       (.BURSTPENDINGPHY(OUTBURSTPENDING),
        .COARSEENABLE(D_po_coarse_enable90_out),
        .COARSEINC(D_po_coarse_inc96_out),
        .COARSEOVERFLOW(phaser_out_n_0),
        .COUNTERLOADEN(1'b0),
        .COUNTERLOADVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .COUNTERREADEN(D_po_coarse_inc96_out),
        .COUNTERREADVAL({phaser_out_n_13,phaser_out_n_14,phaser_out_n_15,phaser_out_n_16,phaser_out_n_17,phaser_out_n_18,phaser_out_n_19,phaser_out_n_20,phaser_out_n_21}),
        .CTSBUS(oserdes_dqs_ts),
        .DQSBUS(oserdes_dqs),
        .DTSBUS(oserdes_dq_ts),
        .ENCALIBPHY(PCENABLECALIB),
        .FINEENABLE(D_po_fine_enable87_out),
        .FINEINC(D_po_fine_inc93_out),
        .FINEOVERFLOW(phaser_out_n_1),
        .FREQREFCLK(freq_refclk),
        .MEMREFCLK(mem_refclk),
        .OCLK(oserdes_clk),
        .OCLKDELAYED(oserdes_clk_delayed),
        .OCLKDIV(oserdes_clkdiv),
        .OSERDESRST(po_oserdes_rst),
        .PHASEREFCLK(NLW_phaser_out_PHASEREFCLK_UNCONNECTED),
        .RDENABLE(po_rd_enable),
        .RST(A_rst_primitives_reg),
        .SELFINEOCLKDELAY(1'b0),
        .SYNCIN(sync_pulse),
        .SYSCLK(CLK));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_calib_top" *) 
module ddr_axi_mig_7series_v2_4_ddr_calib_top
   (\cnt_read_reg[0] ,
    \one_rank.stg1_wr_done_reg ,
    \rdlvl_dqs_tap_cnt_r_reg[0][1][0] ,
    idelay_tap_limit_r_reg,
    samp_edge_cnt0_en_r,
    pi_en_stg2_f_timing_reg,
    init_calib_complete,
    idelay_inc,
    calib_sel,
    app_zq_r_reg,
    \wr_ptr_timing_reg[0] ,
    init_calib_complete_r_reg,
    \pi_dqs_found_lanes_r1_reg[2] ,
    D_po_coarse_inc96_out,
    \pi_dqs_found_lanes_r1_reg[0] ,
    COUNTERLOADVAL,
    phy_dout,
    \my_empty_reg[7] ,
    C_pi_fine_enable77_out,
    A_pi_fine_enable142_out,
    C_pi_fine_inc79_out,
    A_pi_fine_inc144_out,
    C_po_fine_enable61_out,
    D_po_fine_enable87_out,
    A_po_fine_enable126_out,
    D6,
    D8,
    D5,
    D7,
    D1,
    D2,
    \my_empty_reg[7]_0 ,
    \my_empty_reg[6] ,
    D4,
    \my_empty_reg[7]_1 ,
    \my_empty_reg[7]_2 ,
    D9,
    D3,
    D0,
    \my_empty_reg[7]_3 ,
    \my_empty_reg[7]_4 ,
    \my_empty_reg[7]_5 ,
    \my_empty_reg[7]_6 ,
    \my_empty_reg[7]_7 ,
    \my_empty_reg[7]_8 ,
    \my_empty_reg[7]_9 ,
    \my_empty_reg[7]_10 ,
    \my_empty_reg[7]_11 ,
    \my_empty_reg[7]_12 ,
    \my_empty_reg[7]_13 ,
    \my_empty_reg[7]_14 ,
    \my_empty_reg[7]_15 ,
    \my_empty_reg[7]_16 ,
    \my_empty_reg[7]_17 ,
    \my_empty_reg[7]_18 ,
    \my_empty_reg[7]_19 ,
    \my_empty_reg[7]_20 ,
    \my_empty_reg[6]_0 ,
    app_zq_ns,
    \en_cnt_div2.enable_wrlvl_cnt_reg[4] ,
    po_stg2_wrcal_cnt,
    LD0,
    ififo_rst_reg0,
    ofifo_rst_reg0,
    LD0_0,
    ififo_rst_reg0_1,
    ofifo_rst_reg0_2,
    C_idelay_ce7_out,
    C_po_fine_inc65_out,
    C_po_coarse_enable63_out,
    C_pi_rst_dqs_find75_out,
    C_pi_counter_load_en81_out,
    D_po_coarse_enable90_out,
    D_po_fine_inc93_out,
    A_idelay_ce17_out,
    A_po_coarse_enable128_out,
    A_po_fine_inc130_out,
    A_pi_rst_dqs_find140_out,
    A_pi_counter_load_en146_out,
    PHYCTLWD,
    phy_read_calib,
    \pi_dqs_found_lanes_r1_reg[2]_0 ,
    \cmd_pipe_plus.mc_data_offset_reg[5] ,
    \my_empty_reg[6]_1 ,
    \my_empty_reg[7]_21 ,
    mux_wrdata_en,
    mux_cmd_wren,
    phy_mc_go,
    CLK,
    A_rst_primitives_reg,
    rstdiv0_sync_r1_reg_rep__4,
    rstdiv0_sync_r1_reg_rep__2,
    if_empty_v,
    SR,
    \rd_mux_sel_r_reg[0] ,
    \rd_mux_sel_r_reg[0]_0 ,
    \rd_mux_sel_r_reg[0]_1 ,
    \rd_mux_sel_r_reg[0]_2 ,
    \rd_mux_sel_r_reg[0]_3 ,
    \rd_mux_sel_r_reg[0]_4 ,
    \rd_mux_sel_r_reg[0]_5 ,
    \rd_mux_sel_r_reg[0]_6 ,
    \rd_mux_sel_r_reg[0]_7 ,
    \rd_mux_sel_r_reg[0]_8 ,
    \rd_mux_sel_r_reg[0]_9 ,
    \rd_mux_sel_r_reg[0]_10 ,
    \rd_mux_sel_r_reg[0]_11 ,
    \rd_mux_sel_r_reg[0]_12 ,
    \rd_mux_sel_r_reg[0]_13 ,
    \rd_mux_sel_r_reg[0]_14 ,
    \rd_mux_sel_r_reg[0]_15 ,
    \rd_mux_sel_r_reg[0]_16 ,
    \rd_mux_sel_r_reg[0]_17 ,
    \rd_mux_sel_r_reg[0]_18 ,
    \rd_mux_sel_r_reg[0]_19 ,
    \rd_mux_sel_r_reg[0]_20 ,
    \rd_mux_sel_r_reg[0]_21 ,
    \rd_mux_sel_r_reg[0]_22 ,
    \rd_mux_sel_r_reg[0]_23 ,
    \rd_mux_sel_r_reg[0]_24 ,
    \rd_mux_sel_r_reg[0]_25 ,
    \rd_mux_sel_r_reg[0]_26 ,
    \rd_mux_sel_r_reg[0]_27 ,
    \rd_mux_sel_r_reg[0]_28 ,
    \rd_mux_sel_r_reg[0]_29 ,
    \rd_mux_sel_r_reg[0]_30 ,
    \pi_counter_read_val_reg[3] ,
    rstdiv0_sync_r1_reg_rep__10,
    rstdiv0_sync_r1_reg_rep__0,
    rstdiv0_sync_r1_reg_rep__5,
    tempmon_sample_en,
    rstdiv0_sync_r1_reg_rep__7,
    rstdiv0_sync_r1_reg_rep__8,
    SS,
    rstdiv0_sync_r1_reg_rep__13,
    Q,
    \cmd_pipe_plus.mc_bank_reg[5] ,
    mem_out,
    \my_empty_reg[1] ,
    \cmd_pipe_plus.mc_cke_reg[1] ,
    \rd_ptr_reg[3] ,
    \my_empty_reg[1]_0 ,
    mc_cas_n,
    \cmd_pipe_plus.mc_address_reg[25] ,
    mc_ras_n,
    \my_empty_reg[1]_1 ,
    \rd_ptr_reg[3]_0 ,
    \my_empty_reg[1]_2 ,
    \rd_ptr_reg[3]_1 ,
    mc_odt,
    \cmd_pipe_plus.mc_we_n_reg[0] ,
    app_zq_req,
    complex_row0_rd_done1,
    rstdiv0_sync_r1_reg_rep__12,
    \pi_counter_read_val_reg[5] ,
    idelay_ld_rst,
    A_rst_primitives,
    rstdiv0_sync_r1_reg_rep__13_0,
    rstdiv0_sync_r1_reg_rep__9,
    rstdiv0_sync_r1_reg_rep__6,
    rstdiv0_sync_r1_reg_rep,
    rstdiv0_sync_r1_reg_rep__10_0,
    clear,
    rstdiv0_sync_r1_reg_rep__10_1,
    \device_temp_r_reg[11] ,
    pi_dqs_found_lanes,
    phy_rddata_en,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[66] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[64] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[65] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17] ,
    mc_cmd,
    \cmd_pipe_plus.mc_data_offset_reg[0] ,
    \cmd_pipe_plus.mc_data_offset_reg[1] ,
    \cmd_pipe_plus.mc_data_offset_reg[2] ,
    \cmd_pipe_plus.mc_data_offset_reg[3] ,
    \cmd_pipe_plus.mc_data_offset_reg[4] ,
    \cmd_pipe_plus.mc_data_offset_reg[5]_0 ,
    mc_wrdata_en);
  output \cnt_read_reg[0] ;
  output \one_rank.stg1_wr_done_reg ;
  output \rdlvl_dqs_tap_cnt_r_reg[0][1][0] ;
  output idelay_tap_limit_r_reg;
  output samp_edge_cnt0_en_r;
  output pi_en_stg2_f_timing_reg;
  output init_calib_complete;
  output idelay_inc;
  output [0:0]calib_sel;
  output app_zq_r_reg;
  output \wr_ptr_timing_reg[0] ;
  output init_calib_complete_r_reg;
  output \pi_dqs_found_lanes_r1_reg[2] ;
  output D_po_coarse_inc96_out;
  output \pi_dqs_found_lanes_r1_reg[0] ;
  output [5:0]COUNTERLOADVAL;
  output [35:0]phy_dout;
  output [35:0]\my_empty_reg[7] ;
  output C_pi_fine_enable77_out;
  output A_pi_fine_enable142_out;
  output C_pi_fine_inc79_out;
  output A_pi_fine_inc144_out;
  output C_po_fine_enable61_out;
  output D_po_fine_enable87_out;
  output A_po_fine_enable126_out;
  output [7:0]D6;
  output [3:0]D8;
  output [7:0]D5;
  output [3:0]D7;
  output [3:0]D1;
  output [3:0]D2;
  output [5:0]\my_empty_reg[7]_0 ;
  output [3:0]\my_empty_reg[6] ;
  output [3:0]D4;
  output [7:0]\my_empty_reg[7]_1 ;
  output [3:0]\my_empty_reg[7]_2 ;
  output [3:0]D9;
  output [3:0]D3;
  output [3:0]D0;
  output [3:0]\my_empty_reg[7]_3 ;
  output [3:0]\my_empty_reg[7]_4 ;
  output [3:0]\my_empty_reg[7]_5 ;
  output [3:0]\my_empty_reg[7]_6 ;
  output [3:0]\my_empty_reg[7]_7 ;
  output [3:0]\my_empty_reg[7]_8 ;
  output [3:0]\my_empty_reg[7]_9 ;
  output [3:0]\my_empty_reg[7]_10 ;
  output [3:0]\my_empty_reg[7]_11 ;
  output [3:0]\my_empty_reg[7]_12 ;
  output [3:0]\my_empty_reg[7]_13 ;
  output [3:0]\my_empty_reg[7]_14 ;
  output [3:0]\my_empty_reg[7]_15 ;
  output [3:0]\my_empty_reg[7]_16 ;
  output [3:0]\my_empty_reg[7]_17 ;
  output [3:0]\my_empty_reg[7]_18 ;
  output [1:0]\my_empty_reg[7]_19 ;
  output [1:0]\my_empty_reg[7]_20 ;
  output [1:0]\my_empty_reg[6]_0 ;
  output app_zq_ns;
  output \en_cnt_div2.enable_wrlvl_cnt_reg[4] ;
  output [0:0]po_stg2_wrcal_cnt;
  output LD0;
  output ififo_rst_reg0;
  output ofifo_rst_reg0;
  output LD0_0;
  output ififo_rst_reg0_1;
  output ofifo_rst_reg0_2;
  output C_idelay_ce7_out;
  output C_po_fine_inc65_out;
  output C_po_coarse_enable63_out;
  output C_pi_rst_dqs_find75_out;
  output C_pi_counter_load_en81_out;
  output D_po_coarse_enable90_out;
  output D_po_fine_inc93_out;
  output A_idelay_ce17_out;
  output A_po_coarse_enable128_out;
  output A_po_fine_inc130_out;
  output A_pi_rst_dqs_find140_out;
  output A_pi_counter_load_en146_out;
  output [10:0]PHYCTLWD;
  output phy_read_calib;
  output [5:0]\pi_dqs_found_lanes_r1_reg[2]_0 ;
  output [5:0]\cmd_pipe_plus.mc_data_offset_reg[5] ;
  output [22:0]\my_empty_reg[6]_1 ;
  output [15:0]\my_empty_reg[7]_21 ;
  output mux_wrdata_en;
  output mux_cmd_wren;
  input phy_mc_go;
  input CLK;
  input A_rst_primitives_reg;
  input [0:0]rstdiv0_sync_r1_reg_rep__4;
  input [1:0]rstdiv0_sync_r1_reg_rep__2;
  input if_empty_v;
  input [0:0]SR;
  input \rd_mux_sel_r_reg[0] ;
  input \rd_mux_sel_r_reg[0]_0 ;
  input \rd_mux_sel_r_reg[0]_1 ;
  input \rd_mux_sel_r_reg[0]_2 ;
  input \rd_mux_sel_r_reg[0]_3 ;
  input \rd_mux_sel_r_reg[0]_4 ;
  input \rd_mux_sel_r_reg[0]_5 ;
  input \rd_mux_sel_r_reg[0]_6 ;
  input \rd_mux_sel_r_reg[0]_7 ;
  input \rd_mux_sel_r_reg[0]_8 ;
  input \rd_mux_sel_r_reg[0]_9 ;
  input \rd_mux_sel_r_reg[0]_10 ;
  input \rd_mux_sel_r_reg[0]_11 ;
  input \rd_mux_sel_r_reg[0]_12 ;
  input \rd_mux_sel_r_reg[0]_13 ;
  input \rd_mux_sel_r_reg[0]_14 ;
  input \rd_mux_sel_r_reg[0]_15 ;
  input \rd_mux_sel_r_reg[0]_16 ;
  input \rd_mux_sel_r_reg[0]_17 ;
  input \rd_mux_sel_r_reg[0]_18 ;
  input \rd_mux_sel_r_reg[0]_19 ;
  input \rd_mux_sel_r_reg[0]_20 ;
  input \rd_mux_sel_r_reg[0]_21 ;
  input \rd_mux_sel_r_reg[0]_22 ;
  input \rd_mux_sel_r_reg[0]_23 ;
  input \rd_mux_sel_r_reg[0]_24 ;
  input \rd_mux_sel_r_reg[0]_25 ;
  input \rd_mux_sel_r_reg[0]_26 ;
  input \rd_mux_sel_r_reg[0]_27 ;
  input \rd_mux_sel_r_reg[0]_28 ;
  input \rd_mux_sel_r_reg[0]_29 ;
  input \rd_mux_sel_r_reg[0]_30 ;
  input \pi_counter_read_val_reg[3] ;
  input rstdiv0_sync_r1_reg_rep__10;
  input rstdiv0_sync_r1_reg_rep__0;
  input [0:0]rstdiv0_sync_r1_reg_rep__5;
  input tempmon_sample_en;
  input [0:0]rstdiv0_sync_r1_reg_rep__7;
  input [0:0]rstdiv0_sync_r1_reg_rep__8;
  input [0:0]SS;
  input rstdiv0_sync_r1_reg_rep__13;
  input [71:0]Q;
  input [5:0]\cmd_pipe_plus.mc_bank_reg[5] ;
  input [41:0]mem_out;
  input \my_empty_reg[1] ;
  input [1:0]\cmd_pipe_plus.mc_cke_reg[1] ;
  input [33:0]\rd_ptr_reg[3] ;
  input \my_empty_reg[1]_0 ;
  input [0:0]mc_cas_n;
  input [20:0]\cmd_pipe_plus.mc_address_reg[25] ;
  input [0:0]mc_ras_n;
  input \my_empty_reg[1]_1 ;
  input [31:0]\rd_ptr_reg[3]_0 ;
  input \my_empty_reg[1]_2 ;
  input [31:0]\rd_ptr_reg[3]_1 ;
  input [0:0]mc_odt;
  input [0:0]\cmd_pipe_plus.mc_we_n_reg[0] ;
  input app_zq_req;
  input complex_row0_rd_done1;
  input rstdiv0_sync_r1_reg_rep__12;
  input [5:0]\pi_counter_read_val_reg[5] ;
  input idelay_ld_rst;
  input A_rst_primitives;
  input rstdiv0_sync_r1_reg_rep__13_0;
  input [0:0]rstdiv0_sync_r1_reg_rep__9;
  input [0:0]rstdiv0_sync_r1_reg_rep__6;
  input rstdiv0_sync_r1_reg_rep;
  input [0:0]rstdiv0_sync_r1_reg_rep__10_0;
  input clear;
  input [0:0]rstdiv0_sync_r1_reg_rep__10_1;
  input [11:0]\device_temp_r_reg[11] ;
  input [1:0]pi_dqs_found_lanes;
  input phy_rddata_en;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[66] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[64] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[65] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17] ;
  input [1:0]mc_cmd;
  input \cmd_pipe_plus.mc_data_offset_reg[0] ;
  input [0:0]\cmd_pipe_plus.mc_data_offset_reg[1] ;
  input \cmd_pipe_plus.mc_data_offset_reg[2] ;
  input \cmd_pipe_plus.mc_data_offset_reg[3] ;
  input \cmd_pipe_plus.mc_data_offset_reg[4] ;
  input \cmd_pipe_plus.mc_data_offset_reg[5]_0 ;
  input mc_wrdata_en;

  wire A_idelay_ce17_out;
  wire A_pi_counter_load_en146_out;
  wire A_pi_fine_enable142_out;
  wire A_pi_fine_inc144_out;
  wire A_pi_rst_dqs_find140_out;
  wire A_po_coarse_enable128_out;
  wire A_po_fine_enable126_out;
  wire A_po_fine_inc130_out;
  wire A_rst_primitives;
  wire A_rst_primitives_reg;
  wire CLK;
  wire [5:0]COUNTERLOADVAL;
  wire C_idelay_ce7_out;
  wire C_pi_counter_load_en81_out;
  wire C_pi_fine_enable77_out;
  wire C_pi_fine_inc79_out;
  wire C_pi_rst_dqs_find75_out;
  wire C_po_coarse_enable63_out;
  wire C_po_fine_enable61_out;
  wire C_po_fine_inc65_out;
  wire [3:0]D0;
  wire [3:0]D1;
  wire [3:0]D2;
  wire [3:0]D3;
  wire [3:0]D4;
  wire [7:0]D5;
  wire [7:0]D6;
  wire [3:0]D7;
  wire [3:0]D8;
  wire [3:0]D9;
  wire D_po_coarse_enable90_out;
  wire D_po_coarse_inc96_out;
  wire D_po_fine_enable87_out;
  wire D_po_fine_inc93_out;
  wire \FSM_onehot_cal1_state_r[2]_i_2_n_0 ;
  wire LD0;
  wire LD0_0;
  wire [10:0]PHYCTLWD;
  wire [71:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire app_zq_ns;
  wire app_zq_r_reg;
  wire app_zq_req;
  wire cal1_dlyinc_cpt_r_i_1_n_0;
  wire cal1_dq_idel_inc;
  wire cal1_state_r1344_out;
  wire cal1_wait_cnt_en_r;
  wire [4:0]cal1_wait_cnt_r_reg__0;
  wire cal1_wait_r;
  wire cal1_wait_r_i_1_n_0;
  wire calib_complete;
  wire calib_in_common;
  wire [0:0]calib_sel;
  wire calib_sel0;
  wire calib_zero_ctrl;
  wire calib_zero_inputs;
  wire ck_addr_cmd_delay_done;
  wire clear;
  wire [20:0]\cmd_pipe_plus.mc_address_reg[25] ;
  wire [5:0]\cmd_pipe_plus.mc_bank_reg[5] ;
  wire [1:0]\cmd_pipe_plus.mc_cke_reg[1] ;
  wire \cmd_pipe_plus.mc_data_offset_reg[0] ;
  wire [0:0]\cmd_pipe_plus.mc_data_offset_reg[1] ;
  wire \cmd_pipe_plus.mc_data_offset_reg[2] ;
  wire \cmd_pipe_plus.mc_data_offset_reg[3] ;
  wire \cmd_pipe_plus.mc_data_offset_reg[4] ;
  wire [5:0]\cmd_pipe_plus.mc_data_offset_reg[5] ;
  wire \cmd_pipe_plus.mc_data_offset_reg[5]_0 ;
  wire [0:0]\cmd_pipe_plus.mc_we_n_reg[0] ;
  wire cmd_po_en_stg2_f;
  wire \cnt_idel_dec_cpt_r[2]_i_13_n_0 ;
  wire \cnt_idel_dec_cpt_r[2]_i_14_n_0 ;
  wire \cnt_idel_dec_cpt_r[2]_i_15_n_0 ;
  wire \cnt_idel_dec_cpt_r[2]_i_16_n_0 ;
  wire \cnt_idel_dec_cpt_r[2]_i_6_n_0 ;
  wire \cnt_idel_dec_cpt_r[2]_i_7_n_0 ;
  wire \cnt_idel_dec_cpt_r[2]_i_8_n_0 ;
  wire \cnt_idel_dec_cpt_r[2]_i_9_n_0 ;
  wire \cnt_idel_dec_cpt_r[4]_i_7_n_0 ;
  wire \cnt_idel_dec_cpt_r[4]_i_8_n_0 ;
  wire \cnt_idel_dec_cpt_r[5]_i_11_n_0 ;
  wire \cnt_idel_dec_cpt_r[5]_i_12_n_0 ;
  wire \cnt_read_reg[0] ;
  wire [0:0]cnt_shift_r_reg;
  wire complex_row0_rd_done1;
  wire ddr_phy_tempmon_0_n_1;
  wire ddr_phy_tempmon_0_n_2;
  wire ddr_phy_tempmon_0_n_4;
  wire ddr_phy_tempmon_0_n_6;
  wire detect_edge_done_r;
  wire detect_pi_found_dqs;
  wire [11:0]\device_temp_r_reg[11] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[64] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[65] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[66] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9] ;
  wire dqs_found_prech_req;
  wire dqs_po_dec_done;
  wire \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_11 ;
  wire \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_14 ;
  wire \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_15 ;
  wire \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_16 ;
  wire \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_17 ;
  wire \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_27 ;
  wire \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_4 ;
  wire \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_5 ;
  wire \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_7 ;
  wire \en_cnt_div2.enable_wrlvl_cnt_reg[4] ;
  wire fine_adj_state_r140_out;
  wire \first_edge_taps_r[5]_i_1_n_0 ;
  wire found_first_edge_r_i_1_n_0;
  wire found_second_edge_r_i_1_n_0;
  wire found_stable_eye_last_r;
  wire found_stable_eye_last_r_i_1_n_0;
  wire \gen_byte_sel_div2.byte_sel_cnt_reg_n_0_[0] ;
  wire \gen_byte_sel_div2.byte_sel_cnt_reg_n_0_[1] ;
  wire \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall0_r[0]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall1_r[0]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_fall1_r[0]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall1_r[1]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_rise1_r[1]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_rise0_r[1]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall0_r[2]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall1_r[2]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_fall0_r[2]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise0_r[3]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise1_r[3]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_rise1_r[3]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall0_r[4]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall1_r[4]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_fall1_r[4]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall1_r[5]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise1_r[5]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_rise0_r[5]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall0_r[6]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall1_r[6]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_fall0_r[6]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise0_r[7]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise1_r[7]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_rise1_r[7]_i_1_n_0 ;
  wire \gen_pat_match_div2.idel_pat_data_match_i_1_n_0 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]__0 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]__0 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]__0 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]__0 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]__0 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]__0 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]__0 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]__0 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]__0 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]__0 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0 ;
  wire \gen_track_left_edge[0].pb_detect_edge_done_r[0]_i_1_n_0 ;
  wire \gen_track_left_edge[0].pb_found_edge_r[0]_i_1_n_0 ;
  wire \gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_1_n_0 ;
  wire \gen_track_left_edge[1].pb_detect_edge_done_r[1]_i_1_n_0 ;
  wire \gen_track_left_edge[1].pb_found_edge_r[1]_i_1_n_0 ;
  wire \gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_1_n_0 ;
  wire \gen_track_left_edge[2].pb_detect_edge_done_r[2]_i_1_n_0 ;
  wire \gen_track_left_edge[2].pb_found_edge_r[2]_i_1_n_0 ;
  wire \gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_1_n_0 ;
  wire \gen_track_left_edge[3].pb_detect_edge_done_r[3]_i_1_n_0 ;
  wire \gen_track_left_edge[3].pb_found_edge_r[3]_i_1_n_0 ;
  wire \gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_1_n_0 ;
  wire \gen_track_left_edge[4].pb_detect_edge_done_r[4]_i_1_n_0 ;
  wire \gen_track_left_edge[4].pb_found_edge_r[4]_i_1_n_0 ;
  wire \gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_1_n_0 ;
  wire \gen_track_left_edge[5].pb_detect_edge_done_r[5]_i_1_n_0 ;
  wire \gen_track_left_edge[5].pb_found_edge_r[5]_i_1_n_0 ;
  wire \gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_1_n_0 ;
  wire \gen_track_left_edge[6].pb_detect_edge_done_r[6]_i_1_n_0 ;
  wire \gen_track_left_edge[6].pb_found_edge_r[6]_i_1_n_0 ;
  wire \gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_1_n_0 ;
  wire \gen_track_left_edge[7].pb_detect_edge_done_r[7]_i_2_n_0 ;
  wire \gen_track_left_edge[7].pb_found_edge_r[7]_i_1_n_0 ;
  wire \gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_1_n_0 ;
  wire idel_adj_inc_i_1_n_0;
  wire idel_pat0_data_match_r0;
  wire idel_pat0_match_fall0_and_r;
  wire idel_pat0_match_fall1_and_r;
  wire idel_pat0_match_rise0_and_r;
  wire idel_pat0_match_rise1_and_r;
  wire idel_pat1_data_match_r0;
  wire idel_pat1_match_fall0_and_r;
  wire idel_pat1_match_fall1_and_r;
  wire idel_pat1_match_rise0_and_r;
  wire idel_pat1_match_rise1_and_r;
  wire idel_pat_detect_valid_r_i_1_n_0;
  wire idelay_ce;
  wire idelay_ce_int;
  wire idelay_ce_r1;
  wire idelay_inc;
  wire idelay_inc_int;
  wire idelay_inc_r1;
  wire idelay_ld_rst;
  wire \idelay_tap_cnt_r[0][0][1]_i_2_n_0 ;
  wire \idelay_tap_cnt_r[0][0][2]_i_2_n_0 ;
  wire \idelay_tap_cnt_r[0][0][4]_i_2_n_0 ;
  wire [4:0]idelay_tap_cnt_slice_r;
  wire idelay_tap_limit_r_reg;
  wire if_empty_v;
  wire ififo_rst_reg0;
  wire ififo_rst_reg0_1;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) (* syn_maxfan = "10" *) wire init_calib_complete;
  wire init_calib_complete_r_reg;
  wire init_calib_complete_reg_rep__0_n_0;
  wire init_calib_complete_reg_rep__1_n_0;
  wire init_calib_complete_reg_rep__3_n_0;
  wire init_calib_complete_reg_rep__4_n_0;
  wire init_dqsfound_done_r2;
  wire \mb_wrlvl_off.u_phy_wrlvl_off_delay_n_2 ;
  wire [0:0]mc_cas_n;
  wire [1:0]mc_cmd;
  wire [0:0]mc_odt;
  wire [0:0]mc_ras_n;
  wire mc_wrdata_en;
  wire [41:0]mem_out;
  wire mpr_dec_cpt_r_i_1_n_0;
  wire mpr_rdlvl_start_r;
  wire mux_cmd_wren;
  wire mux_wrdata_en;
  wire \my_empty_reg[1] ;
  wire \my_empty_reg[1]_0 ;
  wire \my_empty_reg[1]_1 ;
  wire \my_empty_reg[1]_2 ;
  wire [3:0]\my_empty_reg[6] ;
  wire [1:0]\my_empty_reg[6]_0 ;
  wire [22:0]\my_empty_reg[6]_1 ;
  wire [35:0]\my_empty_reg[7] ;
  wire [5:0]\my_empty_reg[7]_0 ;
  wire [7:0]\my_empty_reg[7]_1 ;
  wire [3:0]\my_empty_reg[7]_10 ;
  wire [3:0]\my_empty_reg[7]_11 ;
  wire [3:0]\my_empty_reg[7]_12 ;
  wire [3:0]\my_empty_reg[7]_13 ;
  wire [3:0]\my_empty_reg[7]_14 ;
  wire [3:0]\my_empty_reg[7]_15 ;
  wire [3:0]\my_empty_reg[7]_16 ;
  wire [3:0]\my_empty_reg[7]_17 ;
  wire [3:0]\my_empty_reg[7]_18 ;
  wire [1:0]\my_empty_reg[7]_19 ;
  wire [3:0]\my_empty_reg[7]_2 ;
  wire [1:0]\my_empty_reg[7]_20 ;
  wire [15:0]\my_empty_reg[7]_21 ;
  wire [3:0]\my_empty_reg[7]_3 ;
  wire [3:0]\my_empty_reg[7]_4 ;
  wire [3:0]\my_empty_reg[7]_5 ;
  wire [3:0]\my_empty_reg[7]_6 ;
  wire [3:0]\my_empty_reg[7]_7 ;
  wire [3:0]\my_empty_reg[7]_8 ;
  wire [3:0]\my_empty_reg[7]_9 ;
  wire ofifo_rst_reg0;
  wire ofifo_rst_reg0_2;
  wire \one_rank.stg1_wr_done_reg ;
  wire p_0_in102_in;
  wire p_0_in10_in;
  wire p_0_in134_in;
  wire p_0_in13_in;
  wire p_0_in146_in;
  wire p_0_in159_in;
  wire p_0_in16_in;
  wire p_0_in172_in;
  wire p_0_in185_in;
  wire p_0_in198_in;
  wire p_0_in1_in;
  wire p_0_in211_in;
  wire p_0_in224_in;
  wire p_0_in237_in;
  wire p_0_in250_in;
  wire p_0_in263_in;
  wire p_0_in276_in;
  wire p_0_in289_in;
  wire p_0_in302_in;
  wire p_0_in352_in;
  wire p_0_in361_in;
  wire p_0_in4_in;
  wire p_0_in7_in;
  wire p_0_in87_in;
  wire p_0_in90_in;
  wire p_0_in93_in;
  wire p_0_in96_in;
  wire p_0_in99_in;
  wire p_137_out;
  wire p_150_out;
  wire p_163_out;
  wire p_176_out;
  wire p_189_out;
  wire p_1_in136_in;
  wire p_1_in149_in;
  wire p_1_in162_in;
  wire p_1_in175_in;
  wire p_1_in188_in;
  wire p_1_in201_in;
  wire p_1_in214_in;
  wire p_1_in227_in;
  wire p_1_in23_in;
  wire p_1_in240_in;
  wire p_1_in253_in;
  wire p_1_in266_in;
  wire p_1_in279_in;
  wire p_1_in292_in;
  wire p_1_in305_in;
  wire p_202_out;
  wire p_215_out;
  wire p_228_out;
  wire p_241_out;
  wire p_254_out;
  wire p_267_out;
  wire p_280_out;
  wire p_293_out;
  wire p_2_in147_in;
  wire p_2_in160_in;
  wire p_2_in173_in;
  wire p_2_in186_in;
  wire p_2_in199_in;
  wire p_2_in212_in;
  wire p_2_in225_in;
  wire p_2_in238_in;
  wire p_2_in251_in;
  wire p_2_in264_in;
  wire p_2_in277_in;
  wire p_2_in290_in;
  wire p_2_in303_in;
  wire [47:47]p_2_out;
  wire p_306_out;
  wire p_319_out;
  wire p_332_out;
  wire p_3_in135_in;
  wire p_3_in148_in;
  wire p_3_in161_in;
  wire p_3_in174_in;
  wire p_3_in187_in;
  wire p_3_in200_in;
  wire p_3_in213_in;
  wire p_3_in226_in;
  wire p_3_in239_in;
  wire p_3_in252_in;
  wire p_3_in265_in;
  wire p_3_in278_in;
  wire p_3_in291_in;
  wire p_3_in304_in;
  wire p_40_in;
  wire [7:0]pb_detect_edge_done_r;
  wire [7:0]pb_found_stable_eye_r;
  wire [35:0]phy_dout;
  wire phy_if_reset;
  wire phy_if_reset0;
  wire phy_mc_go;
  wire phy_rddata_en;
  wire phy_read_calib;
  wire pi_calib_done;
  wire pi_cnt_dec_i_1_n_0;
  wire \pi_counter_read_val_reg[3] ;
  wire [5:0]\pi_counter_read_val_reg[5] ;
  wire pi_dqs_found_done_r1;
  wire [1:0]pi_dqs_found_lanes;
  wire \pi_dqs_found_lanes_r1_reg[0] ;
  wire \pi_dqs_found_lanes_r1_reg[2] ;
  wire [5:0]\pi_dqs_found_lanes_r1_reg[2]_0 ;
  wire pi_dqs_found_rank_done;
  wire pi_en_stg2_f_timing_reg;
  wire pi_fine_dly_dec_done;
  wire pi_stg2_load_timing_i_1_n_0;
  wire [1:0]pi_stg2_rdlvl_cnt;
  wire po_ck_addr_cmd_delay_done;
  wire [0:0]po_stg2_wrcal_cnt;
  wire prbs_rdlvl_done_pulse0;
  wire prech_done;
  wire [1:1]\rd_byte_data_offset_reg[0]_1 ;
  wire rd_data_offset_cal_done;
  wire [1:1]rd_data_offset_ranks_0;
  wire \rd_mux_sel_r_reg[0] ;
  wire \rd_mux_sel_r_reg[0]_0 ;
  wire \rd_mux_sel_r_reg[0]_1 ;
  wire \rd_mux_sel_r_reg[0]_10 ;
  wire \rd_mux_sel_r_reg[0]_11 ;
  wire \rd_mux_sel_r_reg[0]_12 ;
  wire \rd_mux_sel_r_reg[0]_13 ;
  wire \rd_mux_sel_r_reg[0]_14 ;
  wire \rd_mux_sel_r_reg[0]_15 ;
  wire \rd_mux_sel_r_reg[0]_16 ;
  wire \rd_mux_sel_r_reg[0]_17 ;
  wire \rd_mux_sel_r_reg[0]_18 ;
  wire \rd_mux_sel_r_reg[0]_19 ;
  wire \rd_mux_sel_r_reg[0]_2 ;
  wire \rd_mux_sel_r_reg[0]_20 ;
  wire \rd_mux_sel_r_reg[0]_21 ;
  wire \rd_mux_sel_r_reg[0]_22 ;
  wire \rd_mux_sel_r_reg[0]_23 ;
  wire \rd_mux_sel_r_reg[0]_24 ;
  wire \rd_mux_sel_r_reg[0]_25 ;
  wire \rd_mux_sel_r_reg[0]_26 ;
  wire \rd_mux_sel_r_reg[0]_27 ;
  wire \rd_mux_sel_r_reg[0]_28 ;
  wire \rd_mux_sel_r_reg[0]_29 ;
  wire \rd_mux_sel_r_reg[0]_3 ;
  wire \rd_mux_sel_r_reg[0]_30 ;
  wire \rd_mux_sel_r_reg[0]_4 ;
  wire \rd_mux_sel_r_reg[0]_5 ;
  wire \rd_mux_sel_r_reg[0]_6 ;
  wire \rd_mux_sel_r_reg[0]_7 ;
  wire \rd_mux_sel_r_reg[0]_8 ;
  wire \rd_mux_sel_r_reg[0]_9 ;
  wire [33:0]\rd_ptr_reg[3] ;
  wire [31:0]\rd_ptr_reg[3]_0 ;
  wire [31:0]\rd_ptr_reg[3]_1 ;
  wire \rdlvl_dqs_tap_cnt_r_reg[0][1][0] ;
  wire rdlvl_last_byte_done;
  wire rdlvl_last_byte_done_i_1_n_0;
  wire rdlvl_pi_incdec;
  wire rdlvl_pi_incdec_i_1_n_0;
  wire rdlvl_prech_req;
  wire rdlvl_rank_done_r_i_1_n_0;
  wire rdlvl_stg1_done_i_1_n_0;
  wire rdlvl_stg1_done_r1;
  wire rdlvl_stg1_rank_done;
  wire reset_if;
  wire reset_if_r8_reg_srl8_n_0;
  wire reset_if_r9;
  wire rstdiv0_sync_r1_reg_rep;
  wire rstdiv0_sync_r1_reg_rep__0;
  wire rstdiv0_sync_r1_reg_rep__10;
  wire [0:0]rstdiv0_sync_r1_reg_rep__10_0;
  wire [0:0]rstdiv0_sync_r1_reg_rep__10_1;
  wire rstdiv0_sync_r1_reg_rep__12;
  wire rstdiv0_sync_r1_reg_rep__13;
  wire rstdiv0_sync_r1_reg_rep__13_0;
  wire [1:0]rstdiv0_sync_r1_reg_rep__2;
  wire [0:0]rstdiv0_sync_r1_reg_rep__4;
  wire [0:0]rstdiv0_sync_r1_reg_rep__5;
  wire [0:0]rstdiv0_sync_r1_reg_rep__6;
  wire [0:0]rstdiv0_sync_r1_reg_rep__7;
  wire [0:0]rstdiv0_sync_r1_reg_rep__8;
  wire [0:0]rstdiv0_sync_r1_reg_rep__9;
  wire samp_edge_cnt0_en_r;
  wire \samp_edge_cnt0_r[0]_i_3_n_0 ;
  wire \samp_edge_cnt0_r[0]_i_4_n_0 ;
  wire \samp_edge_cnt0_r[0]_i_5_n_0 ;
  wire \samp_edge_cnt0_r[4]_i_2_n_0 ;
  wire \samp_edge_cnt0_r[4]_i_3_n_0 ;
  wire \samp_edge_cnt0_r[4]_i_4_n_0 ;
  wire \samp_edge_cnt0_r[4]_i_5_n_0 ;
  wire \samp_edge_cnt0_r[8]_i_2_n_0 ;
  wire \samp_edge_cnt0_r[8]_i_3_n_0 ;
  wire \samp_edge_cnt0_r[8]_i_4_n_0 ;
  wire \samp_edge_cnt0_r[8]_i_5_n_0 ;
  wire [11:1]samp_edge_cnt0_r_reg;
  wire \samp_edge_cnt1_r[0]_i_2_n_0 ;
  wire \samp_edge_cnt1_r[0]_i_3_n_0 ;
  wire \samp_edge_cnt1_r[0]_i_4_n_0 ;
  wire \samp_edge_cnt1_r[4]_i_2_n_0 ;
  wire \samp_edge_cnt1_r[4]_i_3_n_0 ;
  wire \samp_edge_cnt1_r[4]_i_4_n_0 ;
  wire \samp_edge_cnt1_r[4]_i_5_n_0 ;
  wire \samp_edge_cnt1_r[8]_i_2_n_0 ;
  wire \samp_edge_cnt1_r[8]_i_3_n_0 ;
  wire \samp_edge_cnt1_r[8]_i_4_n_0 ;
  wire \samp_edge_cnt1_r[8]_i_5_n_0 ;
  wire [11:1]samp_edge_cnt1_r_reg;
  wire \second_edge_taps_r[5]_i_1_n_0 ;
  wire sr_valid_r2;
  wire sr_valid_r_i_1_n_0;
  wire store_sr_r_i_1_n_0;
  wire store_sr_req_pulsed_r;
  wire tap_limit_cpt_r;
  wire tempmon_pi_f_en_r;
  wire tempmon_pi_f_en_r0;
  wire tempmon_pi_f_inc;
  wire tempmon_pi_f_inc_r;
  wire tempmon_sample_en;
  wire u_ddr_phy_init_n_11;
  wire u_ddr_phy_init_n_12;
  wire u_ddr_phy_init_n_195;
  wire u_ddr_phy_init_n_196;
  wire u_ddr_phy_init_n_197;
  wire u_ddr_phy_init_n_2;
  wire u_ddr_phy_init_n_9;
  wire u_ddr_phy_rdlvl_n_0;
  wire u_ddr_phy_rdlvl_n_1;
  wire u_ddr_phy_rdlvl_n_100;
  wire u_ddr_phy_rdlvl_n_108;
  wire u_ddr_phy_rdlvl_n_115;
  wire u_ddr_phy_rdlvl_n_116;
  wire u_ddr_phy_rdlvl_n_124;
  wire u_ddr_phy_rdlvl_n_132;
  wire u_ddr_phy_rdlvl_n_141;
  wire u_ddr_phy_rdlvl_n_142;
  wire u_ddr_phy_rdlvl_n_143;
  wire u_ddr_phy_rdlvl_n_149;
  wire u_ddr_phy_rdlvl_n_15;
  wire u_ddr_phy_rdlvl_n_156;
  wire u_ddr_phy_rdlvl_n_157;
  wire u_ddr_phy_rdlvl_n_163;
  wire u_ddr_phy_rdlvl_n_164;
  wire u_ddr_phy_rdlvl_n_165;
  wire u_ddr_phy_rdlvl_n_166;
  wire u_ddr_phy_rdlvl_n_167;
  wire u_ddr_phy_rdlvl_n_168;
  wire u_ddr_phy_rdlvl_n_170;
  wire u_ddr_phy_rdlvl_n_171;
  wire u_ddr_phy_rdlvl_n_172;
  wire u_ddr_phy_rdlvl_n_173;
  wire u_ddr_phy_rdlvl_n_174;
  wire u_ddr_phy_rdlvl_n_175;
  wire u_ddr_phy_rdlvl_n_176;
  wire u_ddr_phy_rdlvl_n_177;
  wire u_ddr_phy_rdlvl_n_178;
  wire u_ddr_phy_rdlvl_n_179;
  wire u_ddr_phy_rdlvl_n_180;
  wire u_ddr_phy_rdlvl_n_181;
  wire u_ddr_phy_rdlvl_n_182;
  wire u_ddr_phy_rdlvl_n_184;
  wire u_ddr_phy_rdlvl_n_185;
  wire u_ddr_phy_rdlvl_n_187;
  wire u_ddr_phy_rdlvl_n_188;
  wire u_ddr_phy_rdlvl_n_190;
  wire u_ddr_phy_rdlvl_n_191;
  wire u_ddr_phy_rdlvl_n_193;
  wire u_ddr_phy_rdlvl_n_194;
  wire u_ddr_phy_rdlvl_n_196;
  wire u_ddr_phy_rdlvl_n_197;
  wire u_ddr_phy_rdlvl_n_199;
  wire u_ddr_phy_rdlvl_n_2;
  wire u_ddr_phy_rdlvl_n_200;
  wire u_ddr_phy_rdlvl_n_201;
  wire u_ddr_phy_rdlvl_n_202;
  wire u_ddr_phy_rdlvl_n_203;
  wire u_ddr_phy_rdlvl_n_204;
  wire u_ddr_phy_rdlvl_n_205;
  wire u_ddr_phy_rdlvl_n_206;
  wire u_ddr_phy_rdlvl_n_207;
  wire u_ddr_phy_rdlvl_n_208;
  wire u_ddr_phy_rdlvl_n_209;
  wire u_ddr_phy_rdlvl_n_210;
  wire u_ddr_phy_rdlvl_n_211;
  wire u_ddr_phy_rdlvl_n_213;
  wire u_ddr_phy_rdlvl_n_22;
  wire u_ddr_phy_rdlvl_n_24;
  wire u_ddr_phy_rdlvl_n_241;
  wire u_ddr_phy_rdlvl_n_247;
  wire u_ddr_phy_rdlvl_n_25;
  wire u_ddr_phy_rdlvl_n_250;
  wire u_ddr_phy_rdlvl_n_252;
  wire u_ddr_phy_rdlvl_n_253;
  wire u_ddr_phy_rdlvl_n_254;
  wire u_ddr_phy_rdlvl_n_255;
  wire u_ddr_phy_rdlvl_n_256;
  wire u_ddr_phy_rdlvl_n_257;
  wire u_ddr_phy_rdlvl_n_258;
  wire u_ddr_phy_rdlvl_n_259;
  wire u_ddr_phy_rdlvl_n_26;
  wire u_ddr_phy_rdlvl_n_260;
  wire u_ddr_phy_rdlvl_n_261;
  wire u_ddr_phy_rdlvl_n_262;
  wire u_ddr_phy_rdlvl_n_263;
  wire u_ddr_phy_rdlvl_n_27;
  wire u_ddr_phy_rdlvl_n_308;
  wire u_ddr_phy_rdlvl_n_309;
  wire u_ddr_phy_rdlvl_n_31;
  wire u_ddr_phy_rdlvl_n_310;
  wire u_ddr_phy_rdlvl_n_33;
  wire u_ddr_phy_rdlvl_n_34;
  wire u_ddr_phy_rdlvl_n_4;
  wire u_ddr_phy_rdlvl_n_5;
  wire u_ddr_phy_rdlvl_n_56;
  wire u_ddr_phy_rdlvl_n_6;
  wire u_ddr_phy_rdlvl_n_65;
  wire u_ddr_phy_rdlvl_n_66;
  wire u_ddr_phy_rdlvl_n_67;
  wire u_ddr_phy_rdlvl_n_68;
  wire u_ddr_phy_rdlvl_n_69;
  wire u_ddr_phy_rdlvl_n_70;
  wire u_ddr_phy_rdlvl_n_71;
  wire u_ddr_phy_rdlvl_n_72;
  wire u_ddr_phy_rdlvl_n_73;
  wire u_ddr_phy_rdlvl_n_74;
  wire u_ddr_phy_rdlvl_n_76;
  wire u_ddr_phy_rdlvl_n_8;
  wire u_ddr_phy_rdlvl_n_84;
  wire u_ddr_phy_rdlvl_n_9;
  wire u_ddr_phy_rdlvl_n_92;
  wire u_ddr_phy_wrcal_n_0;
  wire u_ddr_phy_wrcal_n_2;
  wire u_ddr_phy_wrcal_n_6;
  wire u_ddr_phy_wrcal_n_7;
  wire u_ddr_phy_wrcal_n_8;
  wire \wr_ptr_timing_reg[0] ;
  wire wrcal_prech_req;
  wire wrcal_rd_wait;
  wire wrlvl_byte_redo;
  wire wrlvl_final_if_rst;

  LUT3 #(
    .INIT(8'h8A)) 
    \FSM_onehot_cal1_state_r[2]_i_2 
       (.I0(u_ddr_phy_rdlvl_n_34),
        .I1(mpr_rdlvl_start_r),
        .I2(u_ddr_phy_init_n_197),
        .O(\FSM_onehot_cal1_state_r[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    app_zq_r_i_1
       (.I0(app_zq_r_reg),
        .I1(app_zq_req),
        .O(app_zq_ns));
  LUT2 #(
    .INIT(4'h2)) 
    cal1_dlyinc_cpt_r_i_1
       (.I0(u_ddr_phy_rdlvl_n_26),
        .I1(tap_limit_cpt_r),
        .O(cal1_dlyinc_cpt_r_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFFFFFF)) 
    cal1_wait_r_i_1
       (.I0(cal1_wait_cnt_r_reg__0[3]),
        .I1(cal1_wait_cnt_r_reg__0[4]),
        .I2(cal1_wait_cnt_r_reg__0[2]),
        .I3(cal1_wait_cnt_r_reg__0[1]),
        .I4(cal1_wait_cnt_r_reg__0[0]),
        .I5(cal1_wait_cnt_en_r),
        .O(cal1_wait_r_i_1_n_0));
  FDRE \calib_sel_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(ddr_phy_tempmon_0_n_1),
        .Q(calib_sel),
        .R(1'b0));
  FDRE \calib_zero_ctrl_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\mb_wrlvl_off.u_phy_wrlvl_off_delay_n_2 ),
        .Q(calib_zero_ctrl),
        .R(1'b0));
  FDSE \calib_zero_inputs_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(ddr_phy_tempmon_0_n_6),
        .Q(calib_zero_inputs),
        .S(SS));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_idel_dec_cpt_r[2]_i_13 
       (.I0(u_ddr_phy_rdlvl_n_173),
        .I1(u_ddr_phy_rdlvl_n_254),
        .O(\cnt_idel_dec_cpt_r[2]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_idel_dec_cpt_r[2]_i_14 
       (.I0(u_ddr_phy_rdlvl_n_174),
        .I1(u_ddr_phy_rdlvl_n_255),
        .O(\cnt_idel_dec_cpt_r[2]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_idel_dec_cpt_r[2]_i_15 
       (.I0(u_ddr_phy_rdlvl_n_175),
        .I1(u_ddr_phy_rdlvl_n_256),
        .O(\cnt_idel_dec_cpt_r[2]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_idel_dec_cpt_r[2]_i_16 
       (.I0(u_ddr_phy_rdlvl_n_176),
        .I1(u_ddr_phy_rdlvl_n_257),
        .O(\cnt_idel_dec_cpt_r[2]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_idel_dec_cpt_r[2]_i_6 
       (.I0(u_ddr_phy_rdlvl_n_260),
        .I1(u_ddr_phy_rdlvl_n_254),
        .O(\cnt_idel_dec_cpt_r[2]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_idel_dec_cpt_r[2]_i_7 
       (.I0(u_ddr_phy_rdlvl_n_261),
        .I1(u_ddr_phy_rdlvl_n_255),
        .O(\cnt_idel_dec_cpt_r[2]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_idel_dec_cpt_r[2]_i_8 
       (.I0(u_ddr_phy_rdlvl_n_262),
        .I1(u_ddr_phy_rdlvl_n_256),
        .O(\cnt_idel_dec_cpt_r[2]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_idel_dec_cpt_r[2]_i_9 
       (.I0(u_ddr_phy_rdlvl_n_263),
        .I1(u_ddr_phy_rdlvl_n_257),
        .O(\cnt_idel_dec_cpt_r[2]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_idel_dec_cpt_r[4]_i_7 
       (.I0(u_ddr_phy_rdlvl_n_171),
        .I1(u_ddr_phy_rdlvl_n_252),
        .O(\cnt_idel_dec_cpt_r[4]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_idel_dec_cpt_r[4]_i_8 
       (.I0(u_ddr_phy_rdlvl_n_172),
        .I1(u_ddr_phy_rdlvl_n_253),
        .O(\cnt_idel_dec_cpt_r[4]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_idel_dec_cpt_r[5]_i_11 
       (.I0(u_ddr_phy_rdlvl_n_258),
        .I1(u_ddr_phy_rdlvl_n_252),
        .O(\cnt_idel_dec_cpt_r[5]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_idel_dec_cpt_r[5]_i_12 
       (.I0(u_ddr_phy_rdlvl_n_259),
        .I1(u_ddr_phy_rdlvl_n_253),
        .O(\cnt_idel_dec_cpt_r[5]_i_12_n_0 ));
  ddr_axi_mig_7series_v2_4_ddr_phy_tempmon ddr_phy_tempmon_0
       (.CLK(CLK),
        .calib_complete(calib_complete),
        .calib_in_common(calib_in_common),
        .calib_sel0(calib_sel0),
        .\calib_sel_reg[1] (ddr_phy_tempmon_0_n_1),
        .\calib_zero_inputs_reg[0] (ddr_phy_tempmon_0_n_6),
        .\device_temp_r_reg[11] (\device_temp_r_reg[11] ),
        .\gen_byte_sel_div2.byte_sel_cnt_reg[0] (ddr_phy_tempmon_0_n_4),
        .\gen_byte_sel_div2.byte_sel_cnt_reg[0]_0 (\gen_byte_sel_div2.byte_sel_cnt_reg_n_0_[0] ),
        .\gen_byte_sel_div2.byte_sel_cnt_reg[1] (\gen_byte_sel_div2.byte_sel_cnt_reg_n_0_[1] ),
        .\gen_byte_sel_div2.calib_in_common_reg (ddr_phy_tempmon_0_n_2),
        .p_2_out(p_2_out),
        .pi_calib_done_r1_reg(\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_27 ),
        .pi_fine_dly_dec_done(pi_fine_dly_dec_done),
        .po_ck_addr_cmd_delay_done(po_ck_addr_cmd_delay_done),
        .rstdiv0_sync_r1_reg_rep__12(rstdiv0_sync_r1_reg_rep__12),
        .rstdiv0_sync_r1_reg_rep__4(rstdiv0_sync_r1_reg_rep__4),
        .rstdiv0_sync_r1_reg_rep__5(rstdiv0_sync_r1_reg_rep__5),
        .rstdiv0_sync_r1_reg_rep__6(rstdiv0_sync_r1_reg_rep__6),
        .rstdiv0_sync_r1_reg_rep__7(rstdiv0_sync_r1_reg_rep__7),
        .rstdiv0_sync_r1_reg_rep__8(rstdiv0_sync_r1_reg_rep__8),
        .rstdiv0_sync_r1_reg_rep__9(rstdiv0_sync_r1_reg_rep__9),
        .tempmon_pi_f_en_r0(tempmon_pi_f_en_r0),
        .tempmon_pi_f_inc(tempmon_pi_f_inc),
        .tempmon_sample_en(tempmon_sample_en),
        .wrcal_done_reg(u_ddr_phy_wrcal_n_7));
  ddr_axi_mig_7series_v2_4_ddr_phy_dqs_found_cal_hr \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr 
       (.A_pi_rst_dqs_find140_out(A_pi_rst_dqs_find140_out),
        .A_po_fine_enable126_out(A_po_fine_enable126_out),
        .A_po_fine_inc130_out(A_po_fine_inc130_out),
        .A_rst_primitives(A_rst_primitives),
        .CLK(CLK),
        .C_pi_rst_dqs_find75_out(C_pi_rst_dqs_find75_out),
        .C_po_fine_enable61_out(C_po_fine_enable61_out),
        .C_po_fine_inc65_out(C_po_fine_inc65_out),
        .D_po_fine_enable87_out(D_po_fine_enable87_out),
        .D_po_fine_inc93_out(D_po_fine_inc93_out),
        .Q(rd_data_offset_ranks_0),
        .SS(SS),
        .\calib_data_offset_0_reg[0] (\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_17 ),
        .\calib_data_offset_0_reg[2] (\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_16 ),
        .\calib_data_offset_0_reg[3] (\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_15 ),
        .\calib_data_offset_0_reg[4] (\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_14 ),
        .\calib_data_offset_0_reg[5] (\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_11 ),
        .calib_in_common(calib_in_common),
        .\calib_sel_reg[1] (calib_sel),
        .calib_zero_ctrl(calib_zero_ctrl),
        .calib_zero_inputs(calib_zero_inputs),
        .\cmd_pipe_plus.mc_data_offset_reg[5] (\cmd_pipe_plus.mc_data_offset_reg[5] ),
        .detect_pi_found_dqs(detect_pi_found_dqs),
        .dqs_found_prech_req(dqs_found_prech_req),
        .dqs_po_dec_done(dqs_po_dec_done),
        .fine_adj_state_r140_out(fine_adj_state_r140_out),
        .fine_adjust_done_r_reg_0(\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_5 ),
        .\gen_byte_sel_div2.byte_sel_cnt_reg[0] (\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_27 ),
        .ififo_rst_reg0(ififo_rst_reg0),
        .ififo_rst_reg0_1(ififo_rst_reg0_1),
        .init_dqsfound_done_r2(init_dqsfound_done_r2),
        .\init_state_r_reg[1] (\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_7 ),
        .ofifo_rst_reg0(ofifo_rst_reg0),
        .ofifo_rst_reg0_2(ofifo_rst_reg0_2),
        .p_1_in23_in(p_1_in23_in),
        .phy_if_reset(phy_if_reset),
        .pi_calib_done(pi_calib_done),
        .pi_dqs_found_done_r1(pi_dqs_found_done_r1),
        .pi_dqs_found_done_r1_reg(\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_4 ),
        .pi_dqs_found_lanes(pi_dqs_found_lanes),
        .pi_dqs_found_rank_done(pi_dqs_found_rank_done),
        .pi_dqs_found_start_reg(u_ddr_phy_init_n_196),
        .pi_fine_dly_dec_done(pi_fine_dly_dec_done),
        .po_ck_addr_cmd_delay_done(po_ck_addr_cmd_delay_done),
        .po_en_s2_f(cmd_po_en_stg2_f),
        .prech_done(prech_done),
        .prech_req_posedge_r_reg(u_ddr_phy_init_n_2),
        .\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][1]_0 (\rd_byte_data_offset_reg[0]_1 ),
        .rd_data_offset_cal_done(rd_data_offset_cal_done),
        .rstdiv0_sync_r1_reg_rep__13(rstdiv0_sync_r1_reg_rep__13),
        .rstdiv0_sync_r1_reg_rep__2(rstdiv0_sync_r1_reg_rep__2),
        .rstdiv0_sync_r1_reg_rep__9(rstdiv0_sync_r1_reg_rep__9));
  LUT2 #(
    .INIT(4'h4)) 
    \first_edge_taps_r[5]_i_1 
       (.I0(store_sr_req_pulsed_r),
        .I1(u_ddr_phy_rdlvl_n_25),
        .O(\first_edge_taps_r[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888FFFF88880080)) 
    found_first_edge_r_i_1
       (.I0(store_sr_req_pulsed_r),
        .I1(u_ddr_phy_rdlvl_n_5),
        .I2(detect_edge_done_r),
        .I3(tap_limit_cpt_r),
        .I4(u_ddr_phy_rdlvl_n_25),
        .I5(u_ddr_phy_rdlvl_n_73),
        .O(found_first_edge_r_i_1_n_0));
  LUT6 #(
    .INIT(64'h8080FFFF80808000)) 
    found_second_edge_r_i_1
       (.I0(store_sr_req_pulsed_r),
        .I1(u_ddr_phy_rdlvl_n_73),
        .I2(found_stable_eye_last_r),
        .I3(u_ddr_phy_rdlvl_n_211),
        .I4(u_ddr_phy_rdlvl_n_25),
        .I5(u_ddr_phy_rdlvl_n_149),
        .O(found_second_edge_r_i_1_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    found_stable_eye_last_r_i_1
       (.I0(u_ddr_phy_rdlvl_n_2),
        .I1(detect_edge_done_r),
        .I2(found_stable_eye_last_r),
        .O(found_stable_eye_last_r_i_1_n_0));
  FDRE \gen_byte_sel_div2.byte_sel_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(u_ddr_phy_wrcal_n_6),
        .Q(\gen_byte_sel_div2.byte_sel_cnt_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \gen_byte_sel_div2.byte_sel_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(u_ddr_phy_wrcal_n_8),
        .Q(\gen_byte_sel_div2.byte_sel_cnt_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \gen_byte_sel_div2.calib_in_common_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(ddr_phy_tempmon_0_n_2),
        .Q(calib_in_common),
        .R(rstdiv0_sync_r1_reg_rep__2[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall0_r[0]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]__0 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall0_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall1_r[0]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall1_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_fall1_r[0]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_fall1_r[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall1_r[1]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall1_r[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_rise1_r[1]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]__0 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_rise1_r[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_rise0_r[1]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]__0 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_rise0_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall0_r[2]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall0_r[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall1_r[2]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]__0 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall1_r[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_fall0_r[2]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_fall0_r[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise0_r[3]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]__0 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise0_r[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise1_r[3]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise1_r[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_rise1_r[3]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_rise1_r[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall0_r[4]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]__0 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall0_r[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall1_r[4]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall1_r[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_fall1_r[4]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_fall1_r[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall1_r[5]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall1_r[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise1_r[5]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]__0 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise1_r[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_rise0_r[5]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]__0 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_rise0_r[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall0_r[6]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall0_r[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall1_r[6]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]__0 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall1_r[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_fall0_r[6]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_fall0_r[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise0_r[7]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]__0 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise0_r[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise1_r[7]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise1_r[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_rise1_r[7]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_rise1_r[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_pat_match_div2.idel_pat0_data_match_r_i_1 
       (.I0(idel_pat0_match_rise1_and_r),
        .I1(idel_pat0_match_rise0_and_r),
        .I2(idel_pat0_match_fall1_and_r),
        .I3(idel_pat0_match_fall0_and_r),
        .O(idel_pat0_data_match_r0));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_pat_match_div2.idel_pat1_data_match_r_i_1 
       (.I0(idel_pat1_match_fall1_and_r),
        .I1(idel_pat1_match_fall0_and_r),
        .I2(idel_pat1_match_rise1_and_r),
        .I3(idel_pat1_match_rise0_and_r),
        .O(idel_pat1_data_match_r0));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \gen_pat_match_div2.idel_pat_data_match_i_1 
       (.I0(u_ddr_phy_rdlvl_n_8),
        .I1(u_ddr_phy_rdlvl_n_9),
        .I2(sr_valid_r2),
        .I3(u_ddr_phy_rdlvl_n_74),
        .O(\gen_pat_match_div2.idel_pat_data_match_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div2.gen_sr_match[0].old_sr_match_cyc2_r[0]_inv_i_1 
       (.I0(u_ddr_phy_rdlvl_n_108),
        .I1(u_ddr_phy_rdlvl_n_116),
        .I2(u_ddr_phy_rdlvl_n_132),
        .I3(u_ddr_phy_rdlvl_n_124),
        .O(p_319_out));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_cyc2_r[0]_inv_i_1 
       (.I0(u_ddr_phy_rdlvl_n_76),
        .I1(u_ddr_phy_rdlvl_n_84),
        .I2(u_ddr_phy_rdlvl_n_100),
        .I3(u_ddr_phy_rdlvl_n_92),
        .O(p_332_out));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div2.gen_sr_match[1].old_sr_match_cyc2_r[1]_inv_i_1 
       (.I0(p_2_in290_in),
        .I1(p_1_in292_in),
        .I2(p_0_in289_in),
        .I3(p_3_in291_in),
        .O(p_293_out));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_cyc2_r[1]_inv_i_1 
       (.I0(p_1_in305_in),
        .I1(p_2_in303_in),
        .I2(p_0_in302_in),
        .I3(p_3_in304_in),
        .O(p_306_out));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div2.gen_sr_match[2].old_sr_match_cyc2_r[2]_inv_i_1 
       (.I0(p_0_in263_in),
        .I1(p_3_in265_in),
        .I2(p_2_in264_in),
        .I3(p_1_in266_in),
        .O(p_267_out));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_cyc2_r[2]_inv_i_1 
       (.I0(p_0_in276_in),
        .I1(p_2_in277_in),
        .I2(p_3_in278_in),
        .I3(p_1_in279_in),
        .O(p_280_out));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div2.gen_sr_match[3].old_sr_match_cyc2_r[3]_inv_i_1 
       (.I0(p_0_in237_in),
        .I1(p_2_in238_in),
        .I2(p_3_in239_in),
        .I3(p_1_in240_in),
        .O(p_241_out));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_cyc2_r[3]_inv_i_1 
       (.I0(p_0_in250_in),
        .I1(p_3_in252_in),
        .I2(p_2_in251_in),
        .I3(p_1_in253_in),
        .O(p_254_out));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div2.gen_sr_match[4].old_sr_match_cyc2_r[4]_inv_i_1 
       (.I0(p_0_in211_in),
        .I1(p_3_in213_in),
        .I2(p_2_in212_in),
        .I3(p_1_in214_in),
        .O(p_215_out));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_cyc2_r[4]_inv_i_1 
       (.I0(p_0_in224_in),
        .I1(p_2_in225_in),
        .I2(p_3_in226_in),
        .I3(p_1_in227_in),
        .O(p_228_out));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div2.gen_sr_match[5].old_sr_match_cyc2_r[5]_inv_i_1 
       (.I0(p_2_in186_in),
        .I1(p_3_in187_in),
        .I2(p_0_in185_in),
        .I3(p_1_in188_in),
        .O(p_189_out));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_cyc2_r[5]_inv_i_1 
       (.I0(p_0_in198_in),
        .I1(p_2_in199_in),
        .I2(p_3_in200_in),
        .I3(p_1_in201_in),
        .O(p_202_out));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div2.gen_sr_match[6].old_sr_match_cyc2_r[6]_inv_i_1 
       (.I0(p_2_in160_in),
        .I1(p_3_in161_in),
        .I2(p_0_in159_in),
        .I3(p_1_in162_in),
        .O(p_163_out));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_cyc2_r[6]_inv_i_1 
       (.I0(p_2_in173_in),
        .I1(p_3_in174_in),
        .I2(p_0_in172_in),
        .I3(p_1_in175_in),
        .O(p_176_out));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div2.gen_sr_match[7].old_sr_match_cyc2_r[7]_inv_i_1 
       (.I0(u_ddr_phy_rdlvl_n_115),
        .I1(p_3_in135_in),
        .I2(p_0_in134_in),
        .I3(p_1_in136_in),
        .O(p_137_out));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_cyc2_r[7]_inv_i_1 
       (.I0(p_2_in147_in),
        .I1(p_3_in148_in),
        .I2(p_0_in146_in),
        .I3(p_1_in149_in),
        .O(p_150_out));
  LUT4 #(
    .INIT(16'h00FE)) 
    \gen_track_left_edge[0].pb_detect_edge_done_r[0]_i_1 
       (.I0(pb_detect_edge_done_r[0]),
        .I1(u_ddr_phy_rdlvl_n_15),
        .I2(u_ddr_phy_rdlvl_n_177),
        .I3(u_ddr_phy_rdlvl_n_178),
        .O(\gen_track_left_edge[0].pb_detect_edge_done_r[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F0F0F0FB)) 
    \gen_track_left_edge[0].pb_found_edge_r[0]_i_1 
       (.I0(u_ddr_phy_rdlvl_n_201),
        .I1(u_ddr_phy_rdlvl_n_177),
        .I2(u_ddr_phy_rdlvl_n_65),
        .I3(u_ddr_phy_rdlvl_n_203),
        .I4(pb_detect_edge_done_r[0]),
        .I5(u_ddr_phy_rdlvl_n_178),
        .O(\gen_track_left_edge[0].pb_found_edge_r[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0030FFFF00200000)) 
    \gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_1 
       (.I0(u_ddr_phy_rdlvl_n_200),
        .I1(u_ddr_phy_rdlvl_n_201),
        .I2(u_ddr_phy_rdlvl_n_177),
        .I3(u_ddr_phy_rdlvl_n_65),
        .I4(u_ddr_phy_rdlvl_n_202),
        .I5(pb_found_stable_eye_r[0]),
        .O(\gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00FE)) 
    \gen_track_left_edge[1].pb_detect_edge_done_r[1]_i_1 
       (.I0(pb_detect_edge_done_r[1]),
        .I1(u_ddr_phy_rdlvl_n_177),
        .I2(p_0_in102_in),
        .I3(u_ddr_phy_rdlvl_n_178),
        .O(\gen_track_left_edge[1].pb_detect_edge_done_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F0F0F0FB)) 
    \gen_track_left_edge[1].pb_found_edge_r[1]_i_1 
       (.I0(p_0_in16_in),
        .I1(u_ddr_phy_rdlvl_n_177),
        .I2(u_ddr_phy_rdlvl_n_66),
        .I3(u_ddr_phy_rdlvl_n_204),
        .I4(pb_detect_edge_done_r[1]),
        .I5(u_ddr_phy_rdlvl_n_178),
        .O(\gen_track_left_edge[1].pb_found_edge_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0030FFFF00200000)) 
    \gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_1 
       (.I0(u_ddr_phy_rdlvl_n_197),
        .I1(p_0_in16_in),
        .I2(u_ddr_phy_rdlvl_n_177),
        .I3(u_ddr_phy_rdlvl_n_66),
        .I4(u_ddr_phy_rdlvl_n_199),
        .I5(pb_found_stable_eye_r[1]),
        .O(\gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00FE)) 
    \gen_track_left_edge[2].pb_detect_edge_done_r[2]_i_1 
       (.I0(pb_detect_edge_done_r[2]),
        .I1(u_ddr_phy_rdlvl_n_177),
        .I2(p_0_in99_in),
        .I3(u_ddr_phy_rdlvl_n_178),
        .O(\gen_track_left_edge[2].pb_detect_edge_done_r[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F0F0F0FB)) 
    \gen_track_left_edge[2].pb_found_edge_r[2]_i_1 
       (.I0(p_0_in13_in),
        .I1(u_ddr_phy_rdlvl_n_177),
        .I2(u_ddr_phy_rdlvl_n_67),
        .I3(u_ddr_phy_rdlvl_n_205),
        .I4(pb_detect_edge_done_r[2]),
        .I5(u_ddr_phy_rdlvl_n_178),
        .O(\gen_track_left_edge[2].pb_found_edge_r[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0030FFFF00200000)) 
    \gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_1 
       (.I0(u_ddr_phy_rdlvl_n_194),
        .I1(p_0_in13_in),
        .I2(u_ddr_phy_rdlvl_n_177),
        .I3(u_ddr_phy_rdlvl_n_67),
        .I4(u_ddr_phy_rdlvl_n_196),
        .I5(pb_found_stable_eye_r[2]),
        .O(\gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00FE)) 
    \gen_track_left_edge[3].pb_detect_edge_done_r[3]_i_1 
       (.I0(pb_detect_edge_done_r[3]),
        .I1(u_ddr_phy_rdlvl_n_177),
        .I2(p_0_in96_in),
        .I3(u_ddr_phy_rdlvl_n_178),
        .O(\gen_track_left_edge[3].pb_detect_edge_done_r[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F0F0F0FB)) 
    \gen_track_left_edge[3].pb_found_edge_r[3]_i_1 
       (.I0(p_0_in10_in),
        .I1(u_ddr_phy_rdlvl_n_177),
        .I2(u_ddr_phy_rdlvl_n_68),
        .I3(u_ddr_phy_rdlvl_n_206),
        .I4(pb_detect_edge_done_r[3]),
        .I5(u_ddr_phy_rdlvl_n_178),
        .O(\gen_track_left_edge[3].pb_found_edge_r[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0030FFFF00200000)) 
    \gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_1 
       (.I0(u_ddr_phy_rdlvl_n_191),
        .I1(p_0_in10_in),
        .I2(u_ddr_phy_rdlvl_n_177),
        .I3(u_ddr_phy_rdlvl_n_68),
        .I4(u_ddr_phy_rdlvl_n_193),
        .I5(pb_found_stable_eye_r[3]),
        .O(\gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00FE)) 
    \gen_track_left_edge[4].pb_detect_edge_done_r[4]_i_1 
       (.I0(pb_detect_edge_done_r[4]),
        .I1(u_ddr_phy_rdlvl_n_177),
        .I2(p_0_in93_in),
        .I3(u_ddr_phy_rdlvl_n_178),
        .O(\gen_track_left_edge[4].pb_detect_edge_done_r[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F0F0F0FB)) 
    \gen_track_left_edge[4].pb_found_edge_r[4]_i_1 
       (.I0(p_0_in7_in),
        .I1(u_ddr_phy_rdlvl_n_177),
        .I2(u_ddr_phy_rdlvl_n_69),
        .I3(u_ddr_phy_rdlvl_n_207),
        .I4(pb_detect_edge_done_r[4]),
        .I5(u_ddr_phy_rdlvl_n_178),
        .O(\gen_track_left_edge[4].pb_found_edge_r[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0030FFFF00200000)) 
    \gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_1 
       (.I0(u_ddr_phy_rdlvl_n_188),
        .I1(p_0_in7_in),
        .I2(u_ddr_phy_rdlvl_n_177),
        .I3(u_ddr_phy_rdlvl_n_69),
        .I4(u_ddr_phy_rdlvl_n_190),
        .I5(pb_found_stable_eye_r[4]),
        .O(\gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00FE)) 
    \gen_track_left_edge[5].pb_detect_edge_done_r[5]_i_1 
       (.I0(pb_detect_edge_done_r[5]),
        .I1(u_ddr_phy_rdlvl_n_177),
        .I2(p_0_in90_in),
        .I3(u_ddr_phy_rdlvl_n_178),
        .O(\gen_track_left_edge[5].pb_detect_edge_done_r[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F0F0F0FB)) 
    \gen_track_left_edge[5].pb_found_edge_r[5]_i_1 
       (.I0(p_0_in4_in),
        .I1(u_ddr_phy_rdlvl_n_177),
        .I2(u_ddr_phy_rdlvl_n_70),
        .I3(u_ddr_phy_rdlvl_n_208),
        .I4(pb_detect_edge_done_r[5]),
        .I5(u_ddr_phy_rdlvl_n_178),
        .O(\gen_track_left_edge[5].pb_found_edge_r[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0030FFFF00200000)) 
    \gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_1 
       (.I0(u_ddr_phy_rdlvl_n_185),
        .I1(p_0_in4_in),
        .I2(u_ddr_phy_rdlvl_n_177),
        .I3(u_ddr_phy_rdlvl_n_70),
        .I4(u_ddr_phy_rdlvl_n_187),
        .I5(pb_found_stable_eye_r[5]),
        .O(\gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00FE)) 
    \gen_track_left_edge[6].pb_detect_edge_done_r[6]_i_1 
       (.I0(pb_detect_edge_done_r[6]),
        .I1(u_ddr_phy_rdlvl_n_177),
        .I2(p_0_in87_in),
        .I3(u_ddr_phy_rdlvl_n_178),
        .O(\gen_track_left_edge[6].pb_detect_edge_done_r[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F0F0F0FB)) 
    \gen_track_left_edge[6].pb_found_edge_r[6]_i_1 
       (.I0(p_0_in1_in),
        .I1(u_ddr_phy_rdlvl_n_177),
        .I2(u_ddr_phy_rdlvl_n_71),
        .I3(u_ddr_phy_rdlvl_n_209),
        .I4(pb_detect_edge_done_r[6]),
        .I5(u_ddr_phy_rdlvl_n_178),
        .O(\gen_track_left_edge[6].pb_found_edge_r[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0030FFFF00200000)) 
    \gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_1 
       (.I0(u_ddr_phy_rdlvl_n_182),
        .I1(p_0_in1_in),
        .I2(u_ddr_phy_rdlvl_n_177),
        .I3(u_ddr_phy_rdlvl_n_71),
        .I4(u_ddr_phy_rdlvl_n_184),
        .I5(pb_found_stable_eye_r[6]),
        .O(\gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00FE)) 
    \gen_track_left_edge[7].pb_detect_edge_done_r[7]_i_2 
       (.I0(pb_detect_edge_done_r[7]),
        .I1(u_ddr_phy_rdlvl_n_177),
        .I2(u_ddr_phy_rdlvl_n_22),
        .I3(u_ddr_phy_rdlvl_n_178),
        .O(\gen_track_left_edge[7].pb_detect_edge_done_r[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F0F0F0FB)) 
    \gen_track_left_edge[7].pb_found_edge_r[7]_i_1 
       (.I0(u_ddr_phy_rdlvl_n_180),
        .I1(u_ddr_phy_rdlvl_n_177),
        .I2(u_ddr_phy_rdlvl_n_72),
        .I3(u_ddr_phy_rdlvl_n_210),
        .I4(pb_detect_edge_done_r[7]),
        .I5(u_ddr_phy_rdlvl_n_178),
        .O(\gen_track_left_edge[7].pb_found_edge_r[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0030FFFF00200000)) 
    \gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_1 
       (.I0(u_ddr_phy_rdlvl_n_179),
        .I1(u_ddr_phy_rdlvl_n_180),
        .I2(u_ddr_phy_rdlvl_n_177),
        .I3(u_ddr_phy_rdlvl_n_72),
        .I4(u_ddr_phy_rdlvl_n_181),
        .I5(pb_found_stable_eye_r[7]),
        .O(\gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF007F7F80000000)) 
    idel_adj_inc_i_1
       (.I0(p_40_in),
        .I1(u_ddr_phy_rdlvl_n_74),
        .I2(detect_edge_done_r),
        .I3(cal1_wait_r),
        .I4(u_ddr_phy_rdlvl_n_27),
        .I5(u_ddr_phy_rdlvl_n_143),
        .O(idel_adj_inc_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT4 #(
    .INIT(16'hFF10)) 
    idel_pat_detect_valid_r_i_1
       (.I0(cal1_dq_idel_inc),
        .I1(store_sr_req_pulsed_r),
        .I2(u_ddr_phy_rdlvl_n_141),
        .I3(p_0_in361_in),
        .O(idel_pat_detect_valid_r_i_1_n_0));
  FDRE idelay_ce_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(idelay_ce_int),
        .Q(idelay_ce_r1),
        .R(rstdiv0_sync_r1_reg_rep__2[0]));
  FDRE idelay_ce_r2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(idelay_ce_r1),
        .Q(idelay_ce),
        .R(rstdiv0_sync_r1_reg_rep__2[0]));
  FDRE idelay_inc_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(idelay_inc_int),
        .Q(idelay_inc_r1),
        .R(rstdiv0_sync_r1_reg_rep__2[0]));
  FDRE idelay_inc_r2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(idelay_inc_r1),
        .Q(idelay_inc),
        .R(rstdiv0_sync_r1_reg_rep__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT4 #(
    .INIT(16'h2882)) 
    \idelay_tap_cnt_r[0][0][1]_i_2 
       (.I0(idelay_ce_int),
        .I1(idelay_tap_cnt_slice_r[1]),
        .I2(idelay_inc_int),
        .I3(idelay_tap_cnt_slice_r[0]),
        .O(\idelay_tap_cnt_r[0][0][1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT5 #(
    .INIT(32'h28A0A082)) 
    \idelay_tap_cnt_r[0][0][2]_i_2 
       (.I0(idelay_ce_int),
        .I1(idelay_tap_cnt_slice_r[1]),
        .I2(idelay_tap_cnt_slice_r[2]),
        .I3(idelay_tap_cnt_slice_r[0]),
        .I4(idelay_inc_int),
        .O(\idelay_tap_cnt_r[0][0][2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h2AA88002)) 
    \idelay_tap_cnt_r[0][0][4]_i_2 
       (.I0(idelay_ce_int),
        .I1(u_ddr_phy_rdlvl_n_241),
        .I2(idelay_tap_cnt_slice_r[2]),
        .I3(idelay_tap_cnt_slice_r[3]),
        .I4(idelay_tap_cnt_slice_r[4]),
        .O(\idelay_tap_cnt_r[0][0][4]_i_2_n_0 ));
  (* ORIG_CELL_NAME = "init_calib_complete_reg" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) 
  FDRE init_calib_complete_reg
       (.C(CLK),
        .CE(1'b1),
        .D(calib_complete),
        .Q(init_calib_complete),
        .R(1'b0));
  (* ORIG_CELL_NAME = "init_calib_complete_reg" *) 
  FDRE init_calib_complete_reg_rep
       (.C(CLK),
        .CE(1'b1),
        .D(calib_complete),
        .Q(app_zq_r_reg),
        .R(1'b0));
  (* ORIG_CELL_NAME = "init_calib_complete_reg" *) 
  FDRE init_calib_complete_reg_rep__0
       (.C(CLK),
        .CE(1'b1),
        .D(calib_complete),
        .Q(init_calib_complete_reg_rep__0_n_0),
        .R(1'b0));
  (* ORIG_CELL_NAME = "init_calib_complete_reg" *) 
  FDRE init_calib_complete_reg_rep__1
       (.C(CLK),
        .CE(1'b1),
        .D(calib_complete),
        .Q(init_calib_complete_reg_rep__1_n_0),
        .R(1'b0));
  (* ORIG_CELL_NAME = "init_calib_complete_reg" *) 
  FDRE init_calib_complete_reg_rep__2
       (.C(CLK),
        .CE(1'b1),
        .D(calib_complete),
        .Q(\wr_ptr_timing_reg[0] ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "init_calib_complete_reg" *) 
  FDRE init_calib_complete_reg_rep__3
       (.C(CLK),
        .CE(1'b1),
        .D(calib_complete),
        .Q(init_calib_complete_reg_rep__3_n_0),
        .R(1'b0));
  (* ORIG_CELL_NAME = "init_calib_complete_reg" *) 
  FDRE init_calib_complete_reg_rep__4
       (.C(CLK),
        .CE(1'b1),
        .D(calib_complete),
        .Q(init_calib_complete_reg_rep__4_n_0),
        .R(1'b0));
  (* ORIG_CELL_NAME = "init_calib_complete_reg" *) 
  FDRE init_calib_complete_reg_rep__5
       (.C(CLK),
        .CE(1'b1),
        .D(calib_complete),
        .Q(init_calib_complete_r_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    \input_[0].iserdes_dq_.idelay_dq.idelaye2_i_1 
       (.I0(calib_zero_inputs),
        .I1(idelay_ce),
        .I2(calib_sel),
        .I3(calib_in_common),
        .O(C_idelay_ce7_out));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT4 #(
    .INIT(16'h4404)) 
    \input_[1].iserdes_dq_.idelay_dq.idelaye2_i_1 
       (.I0(calib_zero_inputs),
        .I1(idelay_ce),
        .I2(calib_sel),
        .I3(calib_in_common),
        .O(A_idelay_ce17_out));
  ddr_axi_mig_7series_v2_4_ddr_phy_wrlvl_off_delay \mb_wrlvl_off.u_phy_wrlvl_off_delay 
       (.A_po_coarse_enable128_out(A_po_coarse_enable128_out),
        .CLK(CLK),
        .C_po_coarse_enable63_out(C_po_coarse_enable63_out),
        .D_po_coarse_enable90_out(D_po_coarse_enable90_out),
        .calib_in_common(calib_in_common),
        .calib_sel0(calib_sel0),
        .\calib_sel_reg[1] (calib_sel),
        .calib_zero_ctrl(calib_zero_ctrl),
        .\calib_zero_ctrl_reg[0] (\mb_wrlvl_off.u_phy_wrlvl_off_delay_n_2 ),
        .calib_zero_inputs(calib_zero_inputs),
        .dqs_po_dec_done(dqs_po_dec_done),
        .fine_adjust_done_r_reg(\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_5 ),
        .phy_mc_go(phy_mc_go),
        .pi_fine_dly_dec_done(pi_fine_dly_dec_done),
        .po_ck_addr_cmd_delay_done(po_ck_addr_cmd_delay_done),
        .po_en_s2_f(cmd_po_en_stg2_f),
        .rd_data_offset_cal_done(rd_data_offset_cal_done),
        .rstdiv0_sync_r1_reg_rep__13(rstdiv0_sync_r1_reg_rep__13),
        .rstdiv0_sync_r1_reg_rep__3(rstdiv0_sync_r1_reg_rep__2[0]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_12_17_i_1__2
       (.I0(app_zq_r_reg),
        .I1(Q[66]),
        .O(phy_dout[5]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_12_17_i_2__0
       (.I0(app_zq_r_reg),
        .I1(Q[64]),
        .O(phy_dout[4]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_18_23_i_1__2
       (.I0(app_zq_r_reg),
        .I1(Q[70]),
        .O(phy_dout[7]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_18_23_i_2__0
       (.I0(app_zq_r_reg),
        .I1(Q[68]),
        .O(phy_dout[6]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_24_29_i_1
       (.I0(\wr_ptr_timing_reg[0] ),
        .I1(\cmd_pipe_plus.mc_bank_reg[5] [2]),
        .O(\my_empty_reg[6]_1 [6]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_24_29_i_2
       (.I0(\wr_ptr_timing_reg[0] ),
        .I1(\cmd_pipe_plus.mc_bank_reg[5] [5]),
        .O(\my_empty_reg[6]_1 [7]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_72_77_i_1__2
       (.I0(app_zq_r_reg),
        .I1(Q[67]),
        .O(\my_empty_reg[7] [33]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_72_77_i_2__2
       (.I0(app_zq_r_reg),
        .I1(Q[65]),
        .O(\my_empty_reg[7] [32]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_72_77_i_3__0
       (.I0(app_zq_r_reg),
        .I1(Q[71]),
        .O(\my_empty_reg[7] [35]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_72_77_i_4__0
       (.I0(app_zq_r_reg),
        .I1(Q[69]),
        .O(\my_empty_reg[7] [34]));
  LUT4 #(
    .INIT(16'h8F88)) 
    mpr_dec_cpt_r_i_1
       (.I0(u_ddr_phy_rdlvl_n_33),
        .I1(\pi_counter_read_val_reg[3] ),
        .I2(u_ddr_phy_rdlvl_n_31),
        .I3(u_ddr_phy_rdlvl_n_142),
        .O(mpr_dec_cpt_r_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \phaser_in_gen.phaser_in_i_2 
       (.I0(calib_sel),
        .I1(calib_in_common),
        .I2(calib_zero_inputs),
        .O(\pi_dqs_found_lanes_r1_reg[2] ));
  LUT3 #(
    .INIT(8'h0D)) 
    \phaser_in_gen.phaser_in_i_2__0 
       (.I0(calib_sel),
        .I1(calib_in_common),
        .I2(calib_zero_inputs),
        .O(\pi_dqs_found_lanes_r1_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'h04)) 
    phaser_out_i_2
       (.I0(calib_zero_ctrl),
        .I1(calib_in_common),
        .I2(calib_zero_inputs),
        .O(D_po_coarse_inc96_out));
  FDRE phy_if_reset_reg
       (.C(CLK),
        .CE(1'b1),
        .D(phy_if_reset0),
        .Q(phy_if_reset),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    pi_cnt_dec_i_1
       (.I0(u_ddr_phy_rdlvl_n_247),
        .I1(u_ddr_phy_rdlvl_n_213),
        .I2(rstdiv0_sync_r1_reg_rep__10),
        .O(pi_cnt_dec_i_1_n_0));
  LUT4 #(
    .INIT(16'h0008)) 
    pi_stg2_load_timing_i_1
       (.I0(u_ddr_phy_rdlvl_n_166),
        .I1(p_0_in352_in),
        .I2(u_ddr_phy_rdlvl_n_168),
        .I3(u_ddr_phy_rdlvl_n_167),
        .O(pi_stg2_load_timing_i_1_n_0));
  LUT6 #(
    .INIT(64'hFF15FF15FF00EA00)) 
    rdlvl_last_byte_done_i_1
       (.I0(u_ddr_phy_rdlvl_n_308),
        .I1(cal1_state_r1344_out),
        .I2(p_0_in352_in),
        .I3(u_ddr_phy_rdlvl_n_25),
        .I4(u_ddr_phy_rdlvl_n_4),
        .I5(rdlvl_last_byte_done),
        .O(rdlvl_last_byte_done_i_1_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAA8)) 
    rdlvl_pi_incdec_i_1
       (.I0(u_ddr_phy_rdlvl_n_310),
        .I1(u_ddr_phy_rdlvl_n_309),
        .I2(p_0_in361_in),
        .I3(p_40_in),
        .I4(u_ddr_phy_rdlvl_n_308),
        .I5(rdlvl_pi_incdec),
        .O(rdlvl_pi_incdec_i_1_n_0));
  LUT6 #(
    .INIT(64'hF1F11111F0E00000)) 
    rdlvl_rank_done_r_i_1
       (.I0(p_0_in352_in),
        .I1(u_ddr_phy_rdlvl_n_308),
        .I2(u_ddr_phy_rdlvl_n_25),
        .I3(prech_done),
        .I4(u_ddr_phy_rdlvl_n_4),
        .I5(rdlvl_stg1_rank_done),
        .O(rdlvl_rank_done_r_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    rdlvl_stg1_done_i_1
       (.I0(u_ddr_phy_rdlvl_n_24),
        .I1(p_2_out),
        .O(rdlvl_stg1_done_i_1_n_0));
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/reset_if_r8_reg_srl8 " *) 
  SRL16E reset_if_r8_reg_srl8
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(reset_if),
        .Q(reset_if_r8_reg_srl8_n_0));
  FDRE reset_if_r9_reg
       (.C(CLK),
        .CE(1'b1),
        .D(reset_if_r8_reg_srl8_n_0),
        .Q(reset_if_r9),
        .R(1'b0));
  FDRE reset_if_reg
       (.C(CLK),
        .CE(1'b1),
        .D(u_ddr_phy_rdlvl_n_250),
        .Q(reset_if),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    \samp_edge_cnt0_r[0]_i_3 
       (.I0(samp_edge_cnt0_r_reg[3]),
        .O(\samp_edge_cnt0_r[0]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \samp_edge_cnt0_r[0]_i_4 
       (.I0(samp_edge_cnt0_r_reg[2]),
        .O(\samp_edge_cnt0_r[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \samp_edge_cnt0_r[0]_i_5 
       (.I0(samp_edge_cnt0_r_reg[1]),
        .O(\samp_edge_cnt0_r[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \samp_edge_cnt0_r[4]_i_2 
       (.I0(samp_edge_cnt0_r_reg[7]),
        .O(\samp_edge_cnt0_r[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \samp_edge_cnt0_r[4]_i_3 
       (.I0(samp_edge_cnt0_r_reg[6]),
        .O(\samp_edge_cnt0_r[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \samp_edge_cnt0_r[4]_i_4 
       (.I0(samp_edge_cnt0_r_reg[5]),
        .O(\samp_edge_cnt0_r[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \samp_edge_cnt0_r[4]_i_5 
       (.I0(samp_edge_cnt0_r_reg[4]),
        .O(\samp_edge_cnt0_r[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \samp_edge_cnt0_r[8]_i_2 
       (.I0(samp_edge_cnt0_r_reg[11]),
        .O(\samp_edge_cnt0_r[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \samp_edge_cnt0_r[8]_i_3 
       (.I0(samp_edge_cnt0_r_reg[10]),
        .O(\samp_edge_cnt0_r[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \samp_edge_cnt0_r[8]_i_4 
       (.I0(samp_edge_cnt0_r_reg[9]),
        .O(\samp_edge_cnt0_r[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \samp_edge_cnt0_r[8]_i_5 
       (.I0(samp_edge_cnt0_r_reg[8]),
        .O(\samp_edge_cnt0_r[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \samp_edge_cnt1_r[0]_i_2 
       (.I0(samp_edge_cnt1_r_reg[3]),
        .O(\samp_edge_cnt1_r[0]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \samp_edge_cnt1_r[0]_i_3 
       (.I0(samp_edge_cnt1_r_reg[2]),
        .O(\samp_edge_cnt1_r[0]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \samp_edge_cnt1_r[0]_i_4 
       (.I0(samp_edge_cnt1_r_reg[1]),
        .O(\samp_edge_cnt1_r[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \samp_edge_cnt1_r[4]_i_2 
       (.I0(samp_edge_cnt1_r_reg[7]),
        .O(\samp_edge_cnt1_r[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \samp_edge_cnt1_r[4]_i_3 
       (.I0(samp_edge_cnt1_r_reg[6]),
        .O(\samp_edge_cnt1_r[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \samp_edge_cnt1_r[4]_i_4 
       (.I0(samp_edge_cnt1_r_reg[5]),
        .O(\samp_edge_cnt1_r[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \samp_edge_cnt1_r[4]_i_5 
       (.I0(samp_edge_cnt1_r_reg[4]),
        .O(\samp_edge_cnt1_r[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \samp_edge_cnt1_r[8]_i_2 
       (.I0(samp_edge_cnt1_r_reg[11]),
        .O(\samp_edge_cnt1_r[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \samp_edge_cnt1_r[8]_i_3 
       (.I0(samp_edge_cnt1_r_reg[10]),
        .O(\samp_edge_cnt1_r[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \samp_edge_cnt1_r[8]_i_4 
       (.I0(samp_edge_cnt1_r_reg[9]),
        .O(\samp_edge_cnt1_r[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \samp_edge_cnt1_r[8]_i_5 
       (.I0(samp_edge_cnt1_r_reg[8]),
        .O(\samp_edge_cnt1_r[8]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \second_edge_taps_r[5]_i_1 
       (.I0(store_sr_req_pulsed_r),
        .I1(u_ddr_phy_rdlvl_n_25),
        .O(\second_edge_taps_r[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    sr_valid_r_i_1
       (.I0(u_ddr_phy_rdlvl_n_0),
        .I1(cnt_shift_r_reg),
        .I2(u_ddr_phy_init_n_9),
        .I3(rstdiv0_sync_r1_reg_rep__10),
        .O(sr_valid_r_i_1_n_0));
  LUT3 #(
    .INIT(8'hBA)) 
    store_sr_r_i_1
       (.I0(u_ddr_phy_rdlvl_n_1),
        .I1(u_ddr_phy_rdlvl_n_6),
        .I2(u_ddr_phy_rdlvl_n_56),
        .O(store_sr_r_i_1_n_0));
  FDRE tempmon_pi_f_en_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(tempmon_pi_f_en_r0),
        .Q(tempmon_pi_f_en_r),
        .R(rstdiv0_sync_r1_reg_rep__2[0]));
  FDRE tempmon_pi_f_inc_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(tempmon_pi_f_inc),
        .Q(tempmon_pi_f_inc_r),
        .R(rstdiv0_sync_r1_reg_rep__2[0]));
  ddr_axi_mig_7series_v2_4_ddr_phy_init u_ddr_phy_init
       (.A_rst_primitives_reg(A_rst_primitives_reg),
        .CLK(CLK),
        .D0(D0),
        .D1(D1),
        .D2(D2),
        .D3(D3),
        .D4(D4),
        .D5(D5),
        .D6(D6),
        .D7(D7),
        .D8(D8),
        .D9(D9),
        .PHYCTLWD(PHYCTLWD),
        .Q(Q[63:0]),
        .calib_complete(calib_complete),
        .ck_addr_cmd_delay_done(ck_addr_cmd_delay_done),
        .\cmd_pipe_plus.mc_address_reg[25] (\cmd_pipe_plus.mc_address_reg[25] ),
        .\cmd_pipe_plus.mc_bank_reg[4] ({\cmd_pipe_plus.mc_bank_reg[5] [4:3],\cmd_pipe_plus.mc_bank_reg[5] [1:0]}),
        .\cmd_pipe_plus.mc_cke_reg[1] (\cmd_pipe_plus.mc_cke_reg[1] ),
        .\cmd_pipe_plus.mc_data_offset_reg[0] (\cmd_pipe_plus.mc_data_offset_reg[0] ),
        .\cmd_pipe_plus.mc_data_offset_reg[1] (\cmd_pipe_plus.mc_data_offset_reg[1] ),
        .\cmd_pipe_plus.mc_data_offset_reg[2] (\cmd_pipe_plus.mc_data_offset_reg[2] ),
        .\cmd_pipe_plus.mc_data_offset_reg[3] (\cmd_pipe_plus.mc_data_offset_reg[3] ),
        .\cmd_pipe_plus.mc_data_offset_reg[4] (\cmd_pipe_plus.mc_data_offset_reg[4] ),
        .\cmd_pipe_plus.mc_data_offset_reg[5] (\cmd_pipe_plus.mc_data_offset_reg[5]_0 ),
        .\cmd_pipe_plus.mc_we_n_reg[0] (\cmd_pipe_plus.mc_we_n_reg[0] ),
        .\cnt_read_reg[0] (\cnt_read_reg[0] ),
        .complex_row0_rd_done1(complex_row0_rd_done1),
        .detect_pi_found_dqs(detect_pi_found_dqs),
        .dqs_found_done_r_reg(\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_4 ),
        .dqs_found_done_r_reg_0(\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_7 ),
        .dqs_found_prech_req(dqs_found_prech_req),
        .dqs_found_start_r_reg(u_ddr_phy_init_n_196),
        .\en_cnt_div2.enable_wrlvl_cnt_reg[4]_0 (\en_cnt_div2.enable_wrlvl_cnt_reg[4] ),
        .fine_adj_state_r140_out(fine_adj_state_r140_out),
        .init_calib_complete_reg_rep(app_zq_r_reg),
        .init_calib_complete_reg_rep__0(init_calib_complete_reg_rep__0_n_0),
        .init_calib_complete_reg_rep__1(init_calib_complete_reg_rep__1_n_0),
        .init_calib_complete_reg_rep__2(\wr_ptr_timing_reg[0] ),
        .init_calib_complete_reg_rep__3(init_calib_complete_reg_rep__3_n_0),
        .init_calib_complete_reg_rep__4(init_calib_complete_reg_rep__4_n_0),
        .init_calib_complete_reg_rep__5(init_calib_complete_r_reg),
        .init_dqsfound_done_r2(init_dqsfound_done_r2),
        .mc_cas_n(mc_cas_n),
        .mc_cmd(mc_cmd),
        .mc_odt(mc_odt),
        .mc_ras_n(mc_ras_n),
        .mc_wrdata_en(mc_wrdata_en),
        .mem_out(mem_out),
        .mpr_rdlvl_start_r_reg(u_ddr_phy_init_n_197),
        .mux_cmd_wren(mux_cmd_wren),
        .mux_wrdata_en(mux_wrdata_en),
        .\my_empty_reg[1] (\my_empty_reg[1] ),
        .\my_empty_reg[1]_0 (\my_empty_reg[1]_0 ),
        .\my_empty_reg[1]_1 (\my_empty_reg[1]_1 ),
        .\my_empty_reg[1]_2 (\my_empty_reg[1]_2 ),
        .\my_empty_reg[6] (\my_empty_reg[6] ),
        .\my_empty_reg[6]_0 (\my_empty_reg[6]_0 ),
        .\my_empty_reg[6]_1 ({\my_empty_reg[6]_1 [22:8],\my_empty_reg[6]_1 [5:0]}),
        .\my_empty_reg[7] (\my_empty_reg[7]_0 ),
        .\my_empty_reg[7]_0 (\my_empty_reg[7]_1 ),
        .\my_empty_reg[7]_1 (\my_empty_reg[7]_2 ),
        .\my_empty_reg[7]_10 (\my_empty_reg[7]_11 ),
        .\my_empty_reg[7]_11 (\my_empty_reg[7]_12 ),
        .\my_empty_reg[7]_12 (\my_empty_reg[7]_13 ),
        .\my_empty_reg[7]_13 (\my_empty_reg[7]_14 ),
        .\my_empty_reg[7]_14 (\my_empty_reg[7]_15 ),
        .\my_empty_reg[7]_15 (\my_empty_reg[7]_16 ),
        .\my_empty_reg[7]_16 (\my_empty_reg[7]_17 ),
        .\my_empty_reg[7]_17 (\my_empty_reg[7]_18 ),
        .\my_empty_reg[7]_18 (\my_empty_reg[7]_19 ),
        .\my_empty_reg[7]_19 (\my_empty_reg[7]_20 ),
        .\my_empty_reg[7]_2 (\my_empty_reg[7]_3 ),
        .\my_empty_reg[7]_20 (\my_empty_reg[7]_21 ),
        .\my_empty_reg[7]_21 (\my_empty_reg[7] [31:0]),
        .\my_empty_reg[7]_3 (\my_empty_reg[7]_4 ),
        .\my_empty_reg[7]_4 (\my_empty_reg[7]_5 ),
        .\my_empty_reg[7]_5 (\my_empty_reg[7]_6 ),
        .\my_empty_reg[7]_6 (\my_empty_reg[7]_7 ),
        .\my_empty_reg[7]_7 (\my_empty_reg[7]_8 ),
        .\my_empty_reg[7]_8 (\my_empty_reg[7]_9 ),
        .\my_empty_reg[7]_9 (\my_empty_reg[7]_10 ),
        .\one_rank.stg1_wr_done_reg_0 (\one_rank.stg1_wr_done_reg ),
        .\one_rank.stg1_wr_done_reg_1 (u_ddr_phy_init_n_11),
        .\one_rank.stg1_wr_done_reg_2 (u_ddr_phy_init_n_12),
        .p_1_in23_in(p_1_in23_in),
        .phy_dout({phy_dout[35:8],phy_dout[3:0]}),
        .phy_mc_go(phy_mc_go),
        .phy_read_calib(phy_read_calib),
        .pi_calib_done(pi_calib_done),
        .pi_dqs_found_done_r1(pi_dqs_found_done_r1),
        .pi_dqs_found_done_r1_reg_0(\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_11 ),
        .pi_dqs_found_done_r1_reg_1(\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_14 ),
        .pi_dqs_found_done_r1_reg_2(\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_15 ),
        .pi_dqs_found_done_r1_reg_3(\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_16 ),
        .pi_dqs_found_done_r1_reg_4(\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_17 ),
        .pi_dqs_found_rank_done(pi_dqs_found_rank_done),
        .prbs_rdlvl_done_pulse0(prbs_rdlvl_done_pulse0),
        .prech_done(prech_done),
        .prech_pending_r_reg_0(u_ddr_phy_init_n_2),
        .\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][1] (rd_data_offset_ranks_0),
        .\rd_byte_data_offset_reg[0][1] (\rd_byte_data_offset_reg[0]_1 ),
        .\rd_ptr_reg[3] (\rd_ptr_reg[3] ),
        .\rd_ptr_reg[3]_0 (\rd_ptr_reg[3]_0 ),
        .\rd_ptr_reg[3]_1 (\rd_ptr_reg[3]_1 ),
        .rdlvl_last_byte_done(rdlvl_last_byte_done),
        .rdlvl_last_byte_done_reg(u_ddr_phy_rdlvl_n_163),
        .rdlvl_pi_incdec(rdlvl_pi_incdec),
        .rdlvl_prech_req(rdlvl_prech_req),
        .rdlvl_stg1_done_r1(rdlvl_stg1_done_r1),
        .rdlvl_stg1_done_reg(p_2_out),
        .rdlvl_stg1_done_reg_0(u_ddr_phy_rdlvl_n_164),
        .rdlvl_stg1_done_reg_1(u_ddr_phy_rdlvl_n_157),
        .rdlvl_stg1_done_reg_2(u_ddr_phy_rdlvl_n_165),
        .rdlvl_stg1_rank_done(rdlvl_stg1_rank_done),
        .rdlvl_stg1_start_r_reg(u_ddr_phy_init_n_9),
        .rstdiv0_sync_r1_reg_rep__10(rstdiv0_sync_r1_reg_rep__10),
        .rstdiv0_sync_r1_reg_rep__12(rstdiv0_sync_r1_reg_rep__12),
        .rstdiv0_sync_r1_reg_rep__13(rstdiv0_sync_r1_reg_rep__13),
        .rstdiv0_sync_r1_reg_rep__13_0(u_ddr_phy_rdlvl_n_156),
        .rstdiv0_sync_r1_reg_rep__13_1(rstdiv0_sync_r1_reg_rep__13_0),
        .rstdiv0_sync_r1_reg_rep__3(rstdiv0_sync_r1_reg_rep__2[0]),
        .rstdiv0_sync_r1_reg_rep__4(rstdiv0_sync_r1_reg_rep__4),
        .rstdiv0_sync_r1_reg_rep__6(rstdiv0_sync_r1_reg_rep__6),
        .rstdiv0_sync_r1_reg_rep__7(rstdiv0_sync_r1_reg_rep__7),
        .rstdiv0_sync_r1_reg_rep__9(rstdiv0_sync_r1_reg_rep__9),
        .wrcal_done_reg(u_ddr_phy_wrcal_n_7),
        .wrcal_prech_req(wrcal_prech_req),
        .wrcal_rd_wait(wrcal_rd_wait),
        .wrcal_start_reg_0(u_ddr_phy_init_n_195),
        .wrlvl_byte_redo(wrlvl_byte_redo),
        .wrlvl_final_if_rst(wrlvl_final_if_rst));
  ddr_axi_mig_7series_v2_4_ddr_phy_rdlvl u_ddr_phy_rdlvl
       (.A_pi_counter_load_en146_out(A_pi_counter_load_en146_out),
        .A_pi_fine_enable142_out(A_pi_fine_enable142_out),
        .A_pi_fine_inc144_out(A_pi_fine_inc144_out),
        .CLK(CLK),
        .COUNTERLOADVAL(COUNTERLOADVAL),
        .C_pi_counter_load_en81_out(C_pi_counter_load_en81_out),
        .C_pi_fine_enable77_out(C_pi_fine_enable77_out),
        .C_pi_fine_inc79_out(C_pi_fine_inc79_out),
        .E(u_ddr_phy_rdlvl_n_0),
        .\FSM_onehot_cal1_state_r_reg[0]_0 (\FSM_onehot_cal1_state_r[2]_i_2_n_0 ),
        .\FSM_onehot_cal1_state_r_reg[17]_0 (idel_adj_inc_i_1_n_0),
        .\FSM_onehot_cal1_state_r_reg[18]_0 (u_ddr_phy_rdlvl_n_141),
        .\FSM_onehot_cal1_state_r_reg[19]_0 (u_ddr_phy_rdlvl_n_143),
        .\FSM_onehot_cal1_state_r_reg[19]_1 (found_first_edge_r_i_1_n_0),
        .\FSM_onehot_cal1_state_r_reg[19]_2 (found_second_edge_r_i_1_n_0),
        .\FSM_onehot_cal1_state_r_reg[19]_3 (\first_edge_taps_r[5]_i_1_n_0 ),
        .\FSM_onehot_cal1_state_r_reg[19]_4 (\second_edge_taps_r[5]_i_1_n_0 ),
        .\FSM_onehot_cal1_state_r_reg[20]_0 (idel_pat_detect_valid_r_i_1_n_0),
        .\FSM_onehot_cal1_state_r_reg[25]_0 (u_ddr_phy_rdlvl_n_5),
        .\FSM_onehot_cal1_state_r_reg[25]_1 (u_ddr_phy_rdlvl_n_73),
        .\FSM_onehot_cal1_state_r_reg[27]_0 (cal1_dlyinc_cpt_r_i_1_n_0),
        .\FSM_onehot_cal1_state_r_reg[2]_0 (mpr_dec_cpt_r_i_1_n_0),
        .\FSM_onehot_cal1_state_r_reg[33]_0 (rdlvl_stg1_done_i_1_n_0),
        .\FSM_onehot_cal1_state_r_reg[34]_0 (rdlvl_rank_done_r_i_1_n_0),
        .\FSM_onehot_cal1_state_r_reg[34]_1 (rdlvl_last_byte_done_i_1_n_0),
        .\FSM_onehot_cal1_state_r_reg[34]_2 (pi_stg2_load_timing_i_1_n_0),
        .\FSM_onehot_cal1_state_r_reg[3]_0 (rdlvl_pi_incdec_i_1_n_0),
        .\FSM_onehot_cal1_state_r_reg[5]_0 (u_ddr_phy_rdlvl_n_142),
        .Q({u_ddr_phy_rdlvl_n_171,u_ddr_phy_rdlvl_n_172,u_ddr_phy_rdlvl_n_173,u_ddr_phy_rdlvl_n_174,u_ddr_phy_rdlvl_n_175,u_ddr_phy_rdlvl_n_176}),
        .S({\samp_edge_cnt0_r[0]_i_3_n_0 ,\samp_edge_cnt0_r[0]_i_4_n_0 ,\samp_edge_cnt0_r[0]_i_5_n_0 }),
        .SR(SR),
        .cal1_dq_idel_ce_reg_0(\idelay_tap_cnt_r[0][0][1]_i_2_n_0 ),
        .cal1_dq_idel_ce_reg_1(\idelay_tap_cnt_r[0][0][2]_i_2_n_0 ),
        .cal1_dq_idel_ce_reg_2(\idelay_tap_cnt_r[0][0][4]_i_2_n_0 ),
        .cal1_state_r1344_out(cal1_state_r1344_out),
        .cal1_wait_cnt_en_r(cal1_wait_cnt_en_r),
        .\cal1_wait_cnt_r_reg[3]_0 (cal1_wait_r_i_1_n_0),
        .\cal1_wait_cnt_r_reg[4]_0 (cal1_wait_cnt_r_reg__0),
        .cal1_wait_r(cal1_wait_r),
        .calib_in_common(calib_in_common),
        .\calib_sel_reg[1] (calib_sel),
        .calib_zero_inputs(calib_zero_inputs),
        .ck_addr_cmd_delay_done(ck_addr_cmd_delay_done),
        .clear(clear),
        .\cnt_idel_dec_cpt_r_reg[2]_0 (u_ddr_phy_rdlvl_n_254),
        .\cnt_idel_dec_cpt_r_reg[2]_1 (u_ddr_phy_rdlvl_n_255),
        .\cnt_idel_dec_cpt_r_reg[2]_2 (u_ddr_phy_rdlvl_n_256),
        .\cnt_idel_dec_cpt_r_reg[2]_3 (u_ddr_phy_rdlvl_n_257),
        .\cnt_idel_dec_cpt_r_reg[5]_0 (u_ddr_phy_rdlvl_n_252),
        .\cnt_idel_dec_cpt_r_reg[5]_1 (u_ddr_phy_rdlvl_n_253),
        .cnt_shift_r_reg(cnt_shift_r_reg),
        .detect_edge_done_r(detect_edge_done_r),
        .dqs_found_done_r_reg(\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_4 ),
        .dqs_po_dec_done(dqs_po_dec_done),
        .fine_dly_dec_done_r1_reg_0(u_ddr_phy_rdlvl_n_213),
        .found_second_edge_r_reg_0(u_ddr_phy_rdlvl_n_149),
        .found_stable_eye_last_r(found_stable_eye_last_r),
        .found_stable_eye_last_r_reg_0(u_ddr_phy_rdlvl_n_2),
        .found_stable_eye_r_reg_0(found_stable_eye_last_r_i_1_n_0),
        .\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0][1]_0 (\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]__0 ),
        .\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0][1]_0 (\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0 ),
        .\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 (u_ddr_phy_rdlvl_n_6),
        .\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1][1]_0 (\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0 ),
        .\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1][1]_0 (\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]__0 ),
        .\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1][1]_0 (\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]__0 ),
        .\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2][1]_0 (\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0 ),
        .\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2][1]_0 (\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]__0 ),
        .\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3][1]_0 (\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]__0 ),
        .\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3][1]_0 (\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0 ),
        .\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4][1]_0 (\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]__0 ),
        .\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4][1]_0 (\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0 ),
        .\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5][1]_0 (\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0 ),
        .\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5][1]_0 (\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]__0 ),
        .\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5][1]_0 (\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]__0 ),
        .\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6][1]_0 (\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0 ),
        .\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6][1]_0 (\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]__0 ),
        .\gen_old_sr_div2.gen_old_sr[7].old_sr_fall0_r_reg[7][0]_0 (u_ddr_phy_rdlvl_n_56),
        .\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7][1]_0 (\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]__0 ),
        .\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7][1]_0 (\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0 ),
        .\gen_pat_match_div2.idel_pat0_data_match_r_reg_0 (\gen_pat_match_div2.idel_pat_data_match_i_1_n_0 ),
        .\gen_pat_match_div2.idel_pat_data_match_reg_0 (u_ddr_phy_rdlvl_n_8),
        .\gen_pat_match_div2.idel_pat_data_match_reg_1 (u_ddr_phy_rdlvl_n_9),
        .\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0][1]_0 (\gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall0_r[0]_i_1_n_0 ),
        .\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0][0]_0 (\gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall1_r[0]_i_1_n_0 ),
        .\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0][1]_0 (\gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_fall1_r[0]_i_1_n_0 ),
        .\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1][0]_0 (\gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall1_r[1]_i_1_n_0 ),
        .\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1][0]_0 (\gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_rise0_r[1]_i_1_n_0 ),
        .\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1][1]_0 (\gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_rise1_r[1]_i_1_n_0 ),
        .\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2][0]_0 (\gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_fall0_r[2]_i_1_n_0 ),
        .\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2][1]_0 (\gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall0_r[2]_i_1_n_0 ),
        .\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2][1]_0 (\gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall1_r[2]_i_1_n_0 ),
        .\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3][0]_0 (\gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise0_r[3]_i_1_n_0 ),
        .\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3][0]_0 (\gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_rise1_r[3]_i_1_n_0 ),
        .\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3][1]_0 (\gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise1_r[3]_i_1_n_0 ),
        .\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4][1]_0 (\gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall0_r[4]_i_1_n_0 ),
        .\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4][0]_0 (\gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall1_r[4]_i_1_n_0 ),
        .\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4][1]_0 (\gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_fall1_r[4]_i_1_n_0 ),
        .\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5][0]_0 (\gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall1_r[5]_i_1_n_0 ),
        .\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5][0]_0 (\gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_rise0_r[5]_i_1_n_0 ),
        .\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5][1]_0 (\gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise1_r[5]_i_1_n_0 ),
        .\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6][0]_0 (\gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_fall0_r[6]_i_1_n_0 ),
        .\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6][1]_0 (\gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall0_r[6]_i_1_n_0 ),
        .\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6][1]_0 (\gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall1_r[6]_i_1_n_0 ),
        .\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7][0]_0 (\gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise0_r[7]_i_1_n_0 ),
        .\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7][0]_0 (\gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_rise1_r[7]_i_1_n_0 ),
        .\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7][1]_0 (\gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise1_r[7]_i_1_n_0 ),
        .\gen_sr_match_div2.gen_sr_match[0].old_sr_match_cyc2_r_reg[0]_inv_0 (u_ddr_phy_rdlvl_n_108),
        .\gen_sr_match_div2.gen_sr_match[0].old_sr_match_cyc2_r_reg[0]_inv_1 (u_ddr_phy_rdlvl_n_116),
        .\gen_sr_match_div2.gen_sr_match[0].old_sr_match_cyc2_r_reg[0]_inv_2 (u_ddr_phy_rdlvl_n_124),
        .\gen_sr_match_div2.gen_sr_match[0].old_sr_match_cyc2_r_reg[0]_inv_3 (u_ddr_phy_rdlvl_n_132),
        .\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0]_inv_0 (u_ddr_phy_rdlvl_n_76),
        .\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0]_inv_1 (u_ddr_phy_rdlvl_n_84),
        .\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0]_inv_2 (u_ddr_phy_rdlvl_n_92),
        .\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0]_inv_3 (u_ddr_phy_rdlvl_n_100),
        .\gen_sr_match_div2.gen_sr_match[7].old_sr_match_cyc2_r_reg[7]_inv_0 (u_ddr_phy_rdlvl_n_115),
        .\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][0]_0 (u_ddr_phy_rdlvl_n_200),
        .\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][4]_0 (u_ddr_phy_rdlvl_n_65),
        .\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][4]_1 (u_ddr_phy_rdlvl_n_202),
        .\gen_track_left_edge[0].pb_detect_edge_done_r_reg[0]_0 (\gen_track_left_edge[0].pb_detect_edge_done_r[0]_i_1_n_0 ),
        .\gen_track_left_edge[0].pb_found_edge_r_reg[0]_0 (u_ddr_phy_rdlvl_n_203),
        .\gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0]_0 (u_ddr_phy_rdlvl_n_15),
        .\gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0]_1 (u_ddr_phy_rdlvl_n_178),
        .\gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0]_2 (u_ddr_phy_rdlvl_n_201),
        .\gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0]_3 (\gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_1_n_0 ),
        .\gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0]_4 (\gen_track_left_edge[0].pb_found_edge_r[0]_i_1_n_0 ),
        .\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][4]_0 (u_ddr_phy_rdlvl_n_66),
        .\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][4]_1 (u_ddr_phy_rdlvl_n_197),
        .\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][4]_2 (u_ddr_phy_rdlvl_n_199),
        .\gen_track_left_edge[1].pb_detect_edge_done_r_reg[1]_0 (\gen_track_left_edge[1].pb_detect_edge_done_r[1]_i_1_n_0 ),
        .\gen_track_left_edge[1].pb_found_edge_r_reg[1]_0 (u_ddr_phy_rdlvl_n_204),
        .\gen_track_left_edge[1].pb_last_tap_jitter_r_reg[1]_0 (\gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_1_n_0 ),
        .\gen_track_left_edge[1].pb_last_tap_jitter_r_reg[1]_1 (\gen_track_left_edge[1].pb_found_edge_r[1]_i_1_n_0 ),
        .\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][4]_0 (u_ddr_phy_rdlvl_n_67),
        .\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][4]_1 (u_ddr_phy_rdlvl_n_194),
        .\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][4]_2 (u_ddr_phy_rdlvl_n_196),
        .\gen_track_left_edge[2].pb_detect_edge_done_r_reg[2]_0 (\gen_track_left_edge[2].pb_detect_edge_done_r[2]_i_1_n_0 ),
        .\gen_track_left_edge[2].pb_found_edge_r_reg[2]_0 (u_ddr_phy_rdlvl_n_205),
        .\gen_track_left_edge[2].pb_last_tap_jitter_r_reg[2]_0 (\gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_1_n_0 ),
        .\gen_track_left_edge[2].pb_last_tap_jitter_r_reg[2]_1 (\gen_track_left_edge[2].pb_found_edge_r[2]_i_1_n_0 ),
        .\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][4]_0 (u_ddr_phy_rdlvl_n_68),
        .\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][4]_1 (u_ddr_phy_rdlvl_n_191),
        .\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][4]_2 (u_ddr_phy_rdlvl_n_193),
        .\gen_track_left_edge[3].pb_detect_edge_done_r_reg[3]_0 (\gen_track_left_edge[3].pb_detect_edge_done_r[3]_i_1_n_0 ),
        .\gen_track_left_edge[3].pb_found_edge_r_reg[3]_0 (u_ddr_phy_rdlvl_n_206),
        .\gen_track_left_edge[3].pb_last_tap_jitter_r_reg[3]_0 (\gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_1_n_0 ),
        .\gen_track_left_edge[3].pb_last_tap_jitter_r_reg[3]_1 (\gen_track_left_edge[3].pb_found_edge_r[3]_i_1_n_0 ),
        .\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][4]_0 (u_ddr_phy_rdlvl_n_69),
        .\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][4]_1 (u_ddr_phy_rdlvl_n_188),
        .\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][4]_2 (u_ddr_phy_rdlvl_n_190),
        .\gen_track_left_edge[4].pb_detect_edge_done_r_reg[4]_0 (\gen_track_left_edge[4].pb_detect_edge_done_r[4]_i_1_n_0 ),
        .\gen_track_left_edge[4].pb_found_edge_r_reg[4]_0 (u_ddr_phy_rdlvl_n_207),
        .\gen_track_left_edge[4].pb_last_tap_jitter_r_reg[4]_0 (\gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_1_n_0 ),
        .\gen_track_left_edge[4].pb_last_tap_jitter_r_reg[4]_1 (\gen_track_left_edge[4].pb_found_edge_r[4]_i_1_n_0 ),
        .\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][4]_0 (u_ddr_phy_rdlvl_n_70),
        .\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][4]_1 (u_ddr_phy_rdlvl_n_185),
        .\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][4]_2 (u_ddr_phy_rdlvl_n_187),
        .\gen_track_left_edge[5].pb_detect_edge_done_r_reg[5]_0 (\gen_track_left_edge[5].pb_detect_edge_done_r[5]_i_1_n_0 ),
        .\gen_track_left_edge[5].pb_found_edge_r_reg[5]_0 (u_ddr_phy_rdlvl_n_208),
        .\gen_track_left_edge[5].pb_last_tap_jitter_r_reg[5]_0 (\gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_1_n_0 ),
        .\gen_track_left_edge[5].pb_last_tap_jitter_r_reg[5]_1 (\gen_track_left_edge[5].pb_found_edge_r[5]_i_1_n_0 ),
        .\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][4]_0 (u_ddr_phy_rdlvl_n_71),
        .\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][4]_1 (u_ddr_phy_rdlvl_n_182),
        .\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][4]_2 (u_ddr_phy_rdlvl_n_184),
        .\gen_track_left_edge[6].pb_detect_edge_done_r_reg[6]_0 (\gen_track_left_edge[6].pb_detect_edge_done_r[6]_i_1_n_0 ),
        .\gen_track_left_edge[6].pb_found_edge_r_reg[6]_0 (u_ddr_phy_rdlvl_n_209),
        .\gen_track_left_edge[6].pb_last_tap_jitter_r_reg[6]_0 (\gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_1_n_0 ),
        .\gen_track_left_edge[6].pb_last_tap_jitter_r_reg[6]_1 (\gen_track_left_edge[6].pb_found_edge_r[6]_i_1_n_0 ),
        .\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][4]_0 (u_ddr_phy_rdlvl_n_72),
        .\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][4]_1 (u_ddr_phy_rdlvl_n_179),
        .\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][4]_2 (u_ddr_phy_rdlvl_n_181),
        .\gen_track_left_edge[7].pb_detect_edge_done_r_reg[7]_0 (\gen_track_left_edge[7].pb_detect_edge_done_r[7]_i_2_n_0 ),
        .\gen_track_left_edge[7].pb_found_edge_r_reg[7]_0 (u_ddr_phy_rdlvl_n_210),
        .\gen_track_left_edge[7].pb_last_tap_jitter_r_reg[7]_0 (u_ddr_phy_rdlvl_n_22),
        .\gen_track_left_edge[7].pb_last_tap_jitter_r_reg[7]_1 (u_ddr_phy_rdlvl_n_180),
        .\gen_track_left_edge[7].pb_last_tap_jitter_r_reg[7]_2 (\gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_1_n_0 ),
        .\gen_track_left_edge[7].pb_last_tap_jitter_r_reg[7]_3 (\gen_track_left_edge[7].pb_found_edge_r[7]_i_1_n_0 ),
        .idel_adj_inc_reg_0(u_ddr_phy_rdlvl_n_74),
        .idel_pat0_data_match_r0(idel_pat0_data_match_r0),
        .idel_pat0_match_fall0_and_r(idel_pat0_match_fall0_and_r),
        .idel_pat0_match_fall1_and_r(idel_pat0_match_fall1_and_r),
        .idel_pat0_match_rise0_and_r(idel_pat0_match_rise0_and_r),
        .idel_pat0_match_rise1_and_r(idel_pat0_match_rise1_and_r),
        .idel_pat1_data_match_r0(idel_pat1_data_match_r0),
        .idel_pat1_match_fall0_and_r(idel_pat1_match_fall0_and_r),
        .idel_pat1_match_fall1_and_r(idel_pat1_match_fall1_and_r),
        .idel_pat1_match_rise0_and_r(idel_pat1_match_rise0_and_r),
        .idel_pat1_match_rise1_and_r(idel_pat1_match_rise1_and_r),
        .idelay_ce_int(idelay_ce_int),
        .idelay_inc_int(idelay_inc_int),
        .idelay_ld_reg(u_ddr_phy_wrcal_n_2),
        .\idelay_tap_cnt_r_reg[0][0][3]_0 (u_ddr_phy_rdlvl_n_241),
        .\idelay_tap_cnt_r_reg[0][0][4]_0 (idelay_tap_cnt_slice_r),
        .\idelay_tap_cnt_r_reg[0][1][1]_0 (u_ddr_phy_rdlvl_n_170),
        .idelay_tap_limit_r_reg_0(idelay_tap_limit_r_reg),
        .if_empty_v(if_empty_v),
        .\init_state_r_reg[1] (u_ddr_phy_rdlvl_n_163),
        .\init_state_r_reg[2] (u_ddr_phy_rdlvl_n_157),
        .\init_state_r_reg[3] (u_ddr_phy_rdlvl_n_164),
        .\init_state_r_reg[4] (u_ddr_phy_init_n_11),
        .mpr_rdlvl_start_r(mpr_rdlvl_start_r),
        .mpr_rdlvl_start_reg(u_ddr_phy_init_n_197),
        .mux_rd_valid_r_reg_0(sr_valid_r_i_1_n_0),
        .\one_rank.stg1_wr_done_reg (u_ddr_phy_init_n_12),
        .out({p_0_in352_in,u_ddr_phy_rdlvl_n_24,u_ddr_phy_rdlvl_n_25,u_ddr_phy_rdlvl_n_26,u_ddr_phy_rdlvl_n_27,cal1_dq_idel_inc,store_sr_req_pulsed_r,p_40_in,u_ddr_phy_rdlvl_n_31,p_0_in361_in,u_ddr_phy_rdlvl_n_33,u_ddr_phy_rdlvl_n_34}),
        .p_0_in102_in(p_0_in102_in),
        .p_0_in10_in(p_0_in10_in),
        .p_0_in134_in(p_0_in134_in),
        .p_0_in13_in(p_0_in13_in),
        .p_0_in146_in(p_0_in146_in),
        .p_0_in159_in(p_0_in159_in),
        .p_0_in16_in(p_0_in16_in),
        .p_0_in172_in(p_0_in172_in),
        .p_0_in185_in(p_0_in185_in),
        .p_0_in198_in(p_0_in198_in),
        .p_0_in1_in(p_0_in1_in),
        .p_0_in211_in(p_0_in211_in),
        .p_0_in224_in(p_0_in224_in),
        .p_0_in237_in(p_0_in237_in),
        .p_0_in250_in(p_0_in250_in),
        .p_0_in263_in(p_0_in263_in),
        .p_0_in276_in(p_0_in276_in),
        .p_0_in289_in(p_0_in289_in),
        .p_0_in302_in(p_0_in302_in),
        .p_0_in4_in(p_0_in4_in),
        .p_0_in7_in(p_0_in7_in),
        .p_0_in87_in(p_0_in87_in),
        .p_0_in90_in(p_0_in90_in),
        .p_0_in93_in(p_0_in93_in),
        .p_0_in96_in(p_0_in96_in),
        .p_0_in99_in(p_0_in99_in),
        .p_137_out(p_137_out),
        .p_150_out(p_150_out),
        .p_163_out(p_163_out),
        .p_176_out(p_176_out),
        .p_189_out(p_189_out),
        .p_1_in136_in(p_1_in136_in),
        .p_1_in149_in(p_1_in149_in),
        .p_1_in162_in(p_1_in162_in),
        .p_1_in175_in(p_1_in175_in),
        .p_1_in188_in(p_1_in188_in),
        .p_1_in201_in(p_1_in201_in),
        .p_1_in214_in(p_1_in214_in),
        .p_1_in227_in(p_1_in227_in),
        .p_1_in240_in(p_1_in240_in),
        .p_1_in253_in(p_1_in253_in),
        .p_1_in266_in(p_1_in266_in),
        .p_1_in279_in(p_1_in279_in),
        .p_1_in292_in(p_1_in292_in),
        .p_1_in305_in(p_1_in305_in),
        .p_202_out(p_202_out),
        .p_215_out(p_215_out),
        .p_228_out(p_228_out),
        .p_241_out(p_241_out),
        .p_254_out(p_254_out),
        .p_267_out(p_267_out),
        .p_280_out(p_280_out),
        .p_293_out(p_293_out),
        .p_2_in147_in(p_2_in147_in),
        .p_2_in160_in(p_2_in160_in),
        .p_2_in173_in(p_2_in173_in),
        .p_2_in186_in(p_2_in186_in),
        .p_2_in199_in(p_2_in199_in),
        .p_2_in212_in(p_2_in212_in),
        .p_2_in225_in(p_2_in225_in),
        .p_2_in238_in(p_2_in238_in),
        .p_2_in251_in(p_2_in251_in),
        .p_2_in264_in(p_2_in264_in),
        .p_2_in277_in(p_2_in277_in),
        .p_2_in290_in(p_2_in290_in),
        .p_2_in303_in(p_2_in303_in),
        .p_306_out(p_306_out),
        .p_319_out(p_319_out),
        .p_332_out(p_332_out),
        .p_3_in135_in(p_3_in135_in),
        .p_3_in148_in(p_3_in148_in),
        .p_3_in161_in(p_3_in161_in),
        .p_3_in174_in(p_3_in174_in),
        .p_3_in187_in(p_3_in187_in),
        .p_3_in200_in(p_3_in200_in),
        .p_3_in213_in(p_3_in213_in),
        .p_3_in226_in(p_3_in226_in),
        .p_3_in239_in(p_3_in239_in),
        .p_3_in252_in(p_3_in252_in),
        .p_3_in265_in(p_3_in265_in),
        .p_3_in278_in(p_3_in278_in),
        .p_3_in291_in(p_3_in291_in),
        .p_3_in304_in(p_3_in304_in),
        .pb_detect_edge_done_r(pb_detect_edge_done_r),
        .pb_found_stable_eye_r(pb_found_stable_eye_r),
        .pi_calib_done(pi_calib_done),
        .pi_cnt_dec_reg_0(u_ddr_phy_rdlvl_n_247),
        .\pi_counter_read_val_reg[3] (\pi_counter_read_val_reg[3] ),
        .\pi_counter_read_val_reg[5] (\pi_counter_read_val_reg[5] ),
        .\pi_dqs_found_lanes_r1_reg[2] (\pi_dqs_found_lanes_r1_reg[2]_0 ),
        .pi_en_stg2_f_timing_reg_0(pi_en_stg2_f_timing_reg),
        .pi_fine_dly_dec_done(pi_fine_dly_dec_done),
        .pi_stg2_rdlvl_cnt(pi_stg2_rdlvl_cnt),
        .po_ck_addr_cmd_delay_done(po_ck_addr_cmd_delay_done),
        .po_stg2_wrcal_cnt(po_stg2_wrcal_cnt),
        .prbs_rdlvl_done_pulse0(prbs_rdlvl_done_pulse0),
        .prech_done(prech_done),
        .\rd_mux_sel_r_reg[0]_0 (u_ddr_phy_rdlvl_n_4),
        .\rd_mux_sel_r_reg[0]_1 (\rd_mux_sel_r_reg[0] ),
        .\rd_mux_sel_r_reg[0]_10 (\rd_mux_sel_r_reg[0]_8 ),
        .\rd_mux_sel_r_reg[0]_11 (\rd_mux_sel_r_reg[0]_9 ),
        .\rd_mux_sel_r_reg[0]_12 (\rd_mux_sel_r_reg[0]_10 ),
        .\rd_mux_sel_r_reg[0]_13 (\rd_mux_sel_r_reg[0]_11 ),
        .\rd_mux_sel_r_reg[0]_14 (\rd_mux_sel_r_reg[0]_12 ),
        .\rd_mux_sel_r_reg[0]_15 (\rd_mux_sel_r_reg[0]_13 ),
        .\rd_mux_sel_r_reg[0]_16 (\rd_mux_sel_r_reg[0]_14 ),
        .\rd_mux_sel_r_reg[0]_17 (\rd_mux_sel_r_reg[0]_15 ),
        .\rd_mux_sel_r_reg[0]_18 (\rd_mux_sel_r_reg[0]_16 ),
        .\rd_mux_sel_r_reg[0]_19 (\rd_mux_sel_r_reg[0]_17 ),
        .\rd_mux_sel_r_reg[0]_2 (\rd_mux_sel_r_reg[0]_0 ),
        .\rd_mux_sel_r_reg[0]_20 (\rd_mux_sel_r_reg[0]_18 ),
        .\rd_mux_sel_r_reg[0]_21 (\rd_mux_sel_r_reg[0]_19 ),
        .\rd_mux_sel_r_reg[0]_22 (\rd_mux_sel_r_reg[0]_20 ),
        .\rd_mux_sel_r_reg[0]_23 (\rd_mux_sel_r_reg[0]_21 ),
        .\rd_mux_sel_r_reg[0]_24 (\rd_mux_sel_r_reg[0]_22 ),
        .\rd_mux_sel_r_reg[0]_25 (\rd_mux_sel_r_reg[0]_23 ),
        .\rd_mux_sel_r_reg[0]_26 (\rd_mux_sel_r_reg[0]_24 ),
        .\rd_mux_sel_r_reg[0]_27 (\rd_mux_sel_r_reg[0]_25 ),
        .\rd_mux_sel_r_reg[0]_28 (\rd_mux_sel_r_reg[0]_26 ),
        .\rd_mux_sel_r_reg[0]_29 (\rd_mux_sel_r_reg[0]_27 ),
        .\rd_mux_sel_r_reg[0]_3 (\rd_mux_sel_r_reg[0]_1 ),
        .\rd_mux_sel_r_reg[0]_30 (\rd_mux_sel_r_reg[0]_28 ),
        .\rd_mux_sel_r_reg[0]_31 (\rd_mux_sel_r_reg[0]_29 ),
        .\rd_mux_sel_r_reg[0]_32 (\rd_mux_sel_r_reg[0]_30 ),
        .\rd_mux_sel_r_reg[0]_4 (\rd_mux_sel_r_reg[0]_2 ),
        .\rd_mux_sel_r_reg[0]_5 (\rd_mux_sel_r_reg[0]_3 ),
        .\rd_mux_sel_r_reg[0]_6 (\rd_mux_sel_r_reg[0]_4 ),
        .\rd_mux_sel_r_reg[0]_7 (\rd_mux_sel_r_reg[0]_5 ),
        .\rd_mux_sel_r_reg[0]_8 (\rd_mux_sel_r_reg[0]_6 ),
        .\rd_mux_sel_r_reg[0]_9 (\rd_mux_sel_r_reg[0]_7 ),
        .\rdlvl_dqs_tap_cnt_r_reg[0][1][0]_0 (\rdlvl_dqs_tap_cnt_r_reg[0][1][0] ),
        .rdlvl_last_byte_done(rdlvl_last_byte_done),
        .rdlvl_pi_incdec(rdlvl_pi_incdec),
        .rdlvl_pi_incdec_reg_0(u_ddr_phy_rdlvl_n_308),
        .rdlvl_pi_incdec_reg_1(u_ddr_phy_rdlvl_n_309),
        .rdlvl_pi_incdec_reg_2(u_ddr_phy_rdlvl_n_310),
        .rdlvl_prech_req(rdlvl_prech_req),
        .rdlvl_stg1_done_r1(rdlvl_stg1_done_r1),
        .rdlvl_stg1_rank_done(rdlvl_stg1_rank_done),
        .rdlvl_stg1_start_reg(u_ddr_phy_init_n_9),
        .\regl_dqs_cnt_r_reg[1]_0 (u_ddr_phy_rdlvl_n_168),
        .\regl_dqs_cnt_reg[1]_0 (u_ddr_phy_rdlvl_n_166),
        .\regl_dqs_cnt_reg[1]_1 (u_ddr_phy_rdlvl_n_167),
        .reset_if(reset_if),
        .reset_if_r9(reset_if_r9),
        .reset_if_reg(u_ddr_phy_rdlvl_n_250),
        .rstdiv0_sync_r1_reg_rep(rstdiv0_sync_r1_reg_rep),
        .rstdiv0_sync_r1_reg_rep__0(rstdiv0_sync_r1_reg_rep__0),
        .rstdiv0_sync_r1_reg_rep__10(pi_cnt_dec_i_1_n_0),
        .rstdiv0_sync_r1_reg_rep__10_0(rstdiv0_sync_r1_reg_rep__10),
        .rstdiv0_sync_r1_reg_rep__10_1(u_ddr_phy_wrcal_n_0),
        .rstdiv0_sync_r1_reg_rep__10_2(rstdiv0_sync_r1_reg_rep__10_0),
        .rstdiv0_sync_r1_reg_rep__10_3(rstdiv0_sync_r1_reg_rep__10_1),
        .rstdiv0_sync_r1_reg_rep__12(rstdiv0_sync_r1_reg_rep__12),
        .rstdiv0_sync_r1_reg_rep__13(rstdiv0_sync_r1_reg_rep__13),
        .samp_cnt_done_r_reg_0(u_ddr_phy_rdlvl_n_177),
        .samp_cnt_done_r_reg_1(samp_edge_cnt1_r_reg),
        .samp_edge_cnt0_en_r(samp_edge_cnt0_en_r),
        .\samp_edge_cnt0_r_reg[11]_0 ({\samp_edge_cnt0_r[8]_i_2_n_0 ,\samp_edge_cnt0_r[8]_i_3_n_0 ,\samp_edge_cnt0_r[8]_i_4_n_0 ,\samp_edge_cnt0_r[8]_i_5_n_0 }),
        .\samp_edge_cnt0_r_reg[7]_0 ({\samp_edge_cnt0_r[4]_i_2_n_0 ,\samp_edge_cnt0_r[4]_i_3_n_0 ,\samp_edge_cnt0_r[4]_i_4_n_0 ,\samp_edge_cnt0_r[4]_i_5_n_0 }),
        .samp_edge_cnt1_en_r_reg_0(samp_edge_cnt0_r_reg),
        .\samp_edge_cnt1_r_reg[11]_0 ({\samp_edge_cnt1_r[8]_i_2_n_0 ,\samp_edge_cnt1_r[8]_i_3_n_0 ,\samp_edge_cnt1_r[8]_i_4_n_0 ,\samp_edge_cnt1_r[8]_i_5_n_0 }),
        .\samp_edge_cnt1_r_reg[3]_0 ({\samp_edge_cnt1_r[0]_i_2_n_0 ,\samp_edge_cnt1_r[0]_i_3_n_0 ,\samp_edge_cnt1_r[0]_i_4_n_0 }),
        .\samp_edge_cnt1_r_reg[7]_0 ({\samp_edge_cnt1_r[4]_i_2_n_0 ,\samp_edge_cnt1_r[4]_i_3_n_0 ,\samp_edge_cnt1_r[4]_i_4_n_0 ,\samp_edge_cnt1_r[4]_i_5_n_0 }),
        .second_edge_taps_r({u_ddr_phy_rdlvl_n_258,u_ddr_phy_rdlvl_n_259,u_ddr_phy_rdlvl_n_260,u_ddr_phy_rdlvl_n_261,u_ddr_phy_rdlvl_n_262,u_ddr_phy_rdlvl_n_263}),
        .\second_edge_taps_r_reg[0]_0 (u_ddr_phy_rdlvl_n_211),
        .\second_edge_taps_r_reg[3]_0 ({\cnt_idel_dec_cpt_r[2]_i_6_n_0 ,\cnt_idel_dec_cpt_r[2]_i_7_n_0 ,\cnt_idel_dec_cpt_r[2]_i_8_n_0 ,\cnt_idel_dec_cpt_r[2]_i_9_n_0 }),
        .\second_edge_taps_r_reg[5]_0 ({\cnt_idel_dec_cpt_r[5]_i_11_n_0 ,\cnt_idel_dec_cpt_r[5]_i_12_n_0 }),
        .sr_valid_r2(sr_valid_r2),
        .\stg1_wr_rd_cnt_reg[4] (u_ddr_phy_rdlvl_n_156),
        .store_sr_r_reg_0(u_ddr_phy_rdlvl_n_1),
        .store_sr_req_r_reg_0(store_sr_r_i_1_n_0),
        .\tap_cnt_cpt_r_reg[3]_0 ({\cnt_idel_dec_cpt_r[2]_i_13_n_0 ,\cnt_idel_dec_cpt_r[2]_i_14_n_0 ,\cnt_idel_dec_cpt_r[2]_i_15_n_0 ,\cnt_idel_dec_cpt_r[2]_i_16_n_0 }),
        .\tap_cnt_cpt_r_reg[5]_0 ({\cnt_idel_dec_cpt_r[4]_i_7_n_0 ,\cnt_idel_dec_cpt_r[4]_i_8_n_0 }),
        .tap_limit_cpt_r(tap_limit_cpt_r),
        .tempmon_pi_f_en_r(tempmon_pi_f_en_r),
        .tempmon_pi_f_inc_r(tempmon_pi_f_inc_r),
        .wrcal_done_reg(u_ddr_phy_wrcal_n_7),
        .\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[47] (p_2_out),
        .\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[63] (u_ddr_phy_rdlvl_n_165));
  ddr_axi_mig_7series_v2_4_ddr_phy_wrcal u_ddr_phy_wrcal
       (.CLK(CLK),
        .LD0(LD0),
        .LD0_0(LD0_0),
        .Q(po_stg2_wrcal_cnt),
        .SS(SS),
        .calib_in_common(calib_in_common),
        .\calib_sel_reg[1] (calib_sel),
        .calib_zero_inputs(calib_zero_inputs),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[64] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[64] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[65] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[65] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[66] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[66] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9] ),
        .\gen_byte_sel_div2.byte_sel_cnt_reg[0] (u_ddr_phy_wrcal_n_6),
        .\gen_byte_sel_div2.byte_sel_cnt_reg[0]_0 (\gen_byte_sel_div2.byte_sel_cnt_reg_n_0_[0] ),
        .\gen_byte_sel_div2.byte_sel_cnt_reg[1] (u_ddr_phy_wrcal_n_8),
        .\gen_byte_sel_div2.byte_sel_cnt_reg[1]_0 (\gen_byte_sel_div2.byte_sel_cnt_reg_n_0_[1] ),
        .idelay_ce_int(idelay_ce_int),
        .idelay_ld_rst(idelay_ld_rst),
        .\idelay_tap_cnt_r_reg[0][0][0] (u_ddr_phy_wrcal_n_2),
        .\idelay_tap_cnt_r_reg[0][1][1] (u_ddr_phy_wrcal_n_0),
        .phy_if_reset0(phy_if_reset0),
        .phy_rddata_en(phy_rddata_en),
        .pi_calib_done_r1_reg(\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_27 ),
        .pi_f_dec_reg(ddr_phy_tempmon_0_n_4),
        .pi_stg2_rdlvl_cnt(pi_stg2_rdlvl_cnt),
        .prech_done(prech_done),
        .rdlvl_stg1_done_reg(p_2_out),
        .reset_if(reset_if),
        .\rnk_cnt_r_reg[1] (u_ddr_phy_rdlvl_n_170),
        .rstdiv0_sync_r1_reg_rep__10(rstdiv0_sync_r1_reg_rep__10),
        .rstdiv0_sync_r1_reg_rep__12(rstdiv0_sync_r1_reg_rep__12),
        .rstdiv0_sync_r1_reg_rep__2(rstdiv0_sync_r1_reg_rep__2[1]),
        .wrcal_done_reg_0(u_ddr_phy_wrcal_n_7),
        .wrcal_prech_req(wrcal_prech_req),
        .wrcal_rd_wait(wrcal_rd_wait),
        .wrcal_start_reg(u_ddr_phy_init_n_195),
        .wrlvl_byte_redo(wrlvl_byte_redo),
        .wrlvl_final_if_rst(wrlvl_final_if_rst));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_carry_and" *) 
module ddr_axi_mig_7series_v2_4_ddr_carry_and
   (last_word,
    wr_cmd_modified,
    last_beat_curr_word,
    lopt,
    lopt_1);
  output last_word;
  input wr_cmd_modified;
  input last_beat_curr_word;
  input lopt;
  output lopt_1;

  wire \<const0> ;
  wire last_beat_curr_word;
  wire last_word;
  wire wr_cmd_modified;

  assign last_word = lopt;
  assign lopt_1 = \<const0> ;
  GND GND
       (.G(\<const0> ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_carry_and" *) 
module ddr_axi_mig_7series_v2_4_ddr_carry_and_1
   (last_word_carry,
    last_word,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6);
  output last_word_carry;
  input last_word;
  input lopt;
  input lopt_1;
  input lopt_2;
  input lopt_3;
  output lopt_4;
  input lopt_5;
  input lopt_6;

  wire last_word;
  wire last_word_carry;
  wire \^lopt_1 ;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire \^lopt_4 ;
  wire \^lopt_5 ;
  wire \^lopt_6 ;
  wire lopt_7;
  wire [2:1]\NLW_USE_FPGA.and_inst_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_USE_FPGA.and_inst_CARRY4_O_UNCONNECTED ;

  assign \^lopt_1  = lopt;
  assign \^lopt_2  = lopt_1;
  assign \^lopt_3  = lopt_2;
  assign \^lopt_4  = lopt_3;
  assign \^lopt_6  = lopt_5;
  assign lopt_4 = \^lopt_5 ;
  assign lopt_7 = lopt_6;
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \USE_FPGA.and_inst_CARRY4 
       (.CI(last_word),
        .CO({\^lopt_5 ,\NLW_USE_FPGA.and_inst_CARRY4_CO_UNCONNECTED [2:1],last_word_carry}),
        .CYINIT(1'b0),
        .DI({\^lopt_6 ,\^lopt_3 ,\^lopt_1 ,1'b0}),
        .O(\NLW_USE_FPGA.and_inst_CARRY4_O_UNCONNECTED [3:0]),
        .S({lopt_7,\^lopt_4 ,\^lopt_2 ,1'b1}));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_carry_and" *) 
module ddr_axi_mig_7series_v2_4_ddr_carry_and_10
   (word_complete_rest_pop,
    M_AXI_WREADY_I,
    word_complete_rest_valid,
    lopt,
    lopt_1);
  output word_complete_rest_pop;
  input M_AXI_WREADY_I;
  input word_complete_rest_valid;
  input lopt;
  output lopt_1;

  wire \<const0> ;
  wire M_AXI_WREADY_I;
  wire word_complete_rest_pop;
  wire word_complete_rest_valid;

  assign lopt_1 = \<const0> ;
  assign word_complete_rest_pop = lopt;
  GND GND
       (.G(\<const0> ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_carry_and" *) 
module ddr_axi_mig_7series_v2_4_ddr_carry_and_11
   (word_complete_rest_valid,
    s_axi_wvalid,
    word_complete_rest_qual,
    lopt,
    lopt_1);
  output word_complete_rest_valid;
  input s_axi_wvalid;
  input word_complete_rest_qual;
  input lopt;
  output lopt_1;

  wire \<const0> ;
  wire s_axi_wvalid;
  wire word_complete_rest_qual;
  wire word_complete_rest_valid;

  assign lopt_1 = \<const0> ;
  assign word_complete_rest_valid = lopt;
  GND GND
       (.G(\<const0> ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_carry_and" *) 
module ddr_axi_mig_7series_v2_4_ddr_carry_and_12
   (word_complete_rest_qual,
    sel_word_complete_next_wrap_qual,
    word_complete_rest,
    lopt);
  output word_complete_rest_qual;
  input sel_word_complete_next_wrap_qual;
  input word_complete_rest;
  output lopt;

  wire \<const0> ;
  wire sel_word_complete_next_wrap_qual;
  wire word_complete_rest;
  wire word_complete_rest_qual;

  assign lopt = \<const0> ;
  GND GND
       (.G(\<const0> ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_carry_and" *) 
module ddr_axi_mig_7series_v2_4_ddr_carry_and_13
   (carry_local_1,
    Q,
    wr_cmd_fix,
    \USE_RTL_CURR_WORD.first_word_q_reg ,
    wr_cmd_next_word,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7);
  output carry_local_1;
  input [0:0]Q;
  input wr_cmd_fix;
  input \USE_RTL_CURR_WORD.first_word_q_reg ;
  input [0:0]wr_cmd_next_word;
  input lopt;
  input lopt_1;
  output lopt_2;
  input lopt_3;
  input lopt_4;
  output lopt_5;
  input lopt_6;
  input lopt_7;

  wire [0:0]Q;
  wire \USE_RTL_CURR_WORD.first_word_q_reg ;
  wire carry_local_1;
  wire \^lopt_1 ;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire \^lopt_4 ;
  wire \^lopt_5 ;
  wire \^lopt_6 ;
  wire \^lopt_7 ;
  wire lopt_8;
  wire sel_0;
  wire wr_cmd_fix;
  wire [0:0]wr_cmd_next_word;
  wire [1:0]\NLW_USE_FPGA.and_inst_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_USE_FPGA.and_inst_CARRY4_O_UNCONNECTED ;

  assign \^lopt_1  = lopt;
  assign \^lopt_2  = lopt_1;
  assign \^lopt_4  = lopt_3;
  assign \^lopt_5  = lopt_4;
  assign \^lopt_7  = lopt_6;
  assign lopt_2 = \^lopt_3 ;
  assign lopt_5 = \^lopt_6 ;
  assign lopt_8 = lopt_7;
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \USE_FPGA.and_inst_CARRY4 
       (.CI(1'b0),
        .CO({\^lopt_6 ,\^lopt_3 ,\NLW_USE_FPGA.and_inst_CARRY4_CO_UNCONNECTED [1:0]}),
        .CYINIT(1'b1),
        .DI({\^lopt_7 ,\^lopt_4 ,\^lopt_1 ,1'b0}),
        .O(\NLW_USE_FPGA.and_inst_CARRY4_O_UNCONNECTED [3:0]),
        .S({lopt_8,\^lopt_5 ,\^lopt_2 ,sel_0}));
  LUT4 #(
    .INIT(16'h01FD)) 
    \USE_FPGA.and_inst_i_1__5 
       (.I0(Q),
        .I1(wr_cmd_fix),
        .I2(\USE_RTL_CURR_WORD.first_word_q_reg ),
        .I3(wr_cmd_next_word),
        .O(sel_0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_carry_and" *) 
module ddr_axi_mig_7series_v2_4_ddr_carry_and_14
   (next_word_wrap,
    carry_local_1,
    Q,
    wr_cmd_fix,
    \USE_RTL_CURR_WORD.first_word_q_reg ,
    wr_cmd_next_word,
    lopt,
    lopt_1);
  output next_word_wrap;
  input carry_local_1;
  input [1:0]Q;
  input wr_cmd_fix;
  input \USE_RTL_CURR_WORD.first_word_q_reg ;
  input [1:0]wr_cmd_next_word;
  output lopt;
  output lopt_1;

  wire \<const0> ;
  wire [1:0]Q;
  wire \USE_RTL_CURR_WORD.first_word_q_reg ;
  wire carry_local_1;
  wire next_word_wrap;
  wire sel_1;
  wire wr_cmd_fix;
  wire [1:0]wr_cmd_next_word;

  assign lopt = \<const0> ;
  assign lopt_1 = sel_1;
  GND GND
       (.G(\<const0> ));
  LUT6 #(
    .INIT(64'h000100010001FFF1)) 
    \USE_FPGA.and_inst_i_1__6 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(wr_cmd_fix),
        .I3(\USE_RTL_CURR_WORD.first_word_q_reg ),
        .I4(wr_cmd_next_word[0]),
        .I5(wr_cmd_next_word[1]),
        .O(sel_1));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_carry_and" *) 
module ddr_axi_mig_7series_v2_4_ddr_carry_and_15
   (carry_local_1,
    wr_cmd_length,
    first_mi_word,
    length_counter_1_0,
    length_counter_1_1,
    lopt,
    lopt_1,
    lopt_2);
  output carry_local_1;
  input [1:0]wr_cmd_length;
  input first_mi_word;
  input length_counter_1_0;
  input length_counter_1_1;
  output lopt;
  output lopt_1;
  output lopt_2;

  wire \<const0> ;
  wire \<const1> ;
  wire carry_local_1;
  wire first_mi_word;
  wire length_counter_1_0;
  wire length_counter_1_1;
  wire sel_0;
  wire [1:0]wr_cmd_length;

  assign lopt = \<const1> ;
  assign lopt_1 = \<const0> ;
  assign lopt_2 = sel_0;
  GND GND
       (.G(\<const0> ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \USE_FPGA.and_inst_i_1__21 
       (.I0(wr_cmd_length[0]),
        .I1(wr_cmd_length[1]),
        .I2(first_mi_word),
        .I3(length_counter_1_0),
        .I4(length_counter_1_1),
        .O(sel_0));
  VCC VCC
       (.P(\<const1> ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_carry_and" *) 
module ddr_axi_mig_7series_v2_4_ddr_carry_and_16
   (carry_local_2,
    carry_local_1,
    wr_cmd_length,
    first_mi_word,
    length_counter_1_2,
    length_counter_1_3,
    lopt,
    lopt_1);
  output carry_local_2;
  input carry_local_1;
  input [1:0]wr_cmd_length;
  input first_mi_word;
  input length_counter_1_2;
  input length_counter_1_3;
  output lopt;
  output lopt_1;

  wire \<const0> ;
  wire carry_local_1;
  wire carry_local_2;
  wire first_mi_word;
  wire length_counter_1_2;
  wire length_counter_1_3;
  wire sel_1;
  wire [1:0]wr_cmd_length;

  assign lopt = \<const0> ;
  assign lopt_1 = sel_1;
  GND GND
       (.G(\<const0> ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \USE_FPGA.and_inst_i_1__20 
       (.I0(wr_cmd_length[0]),
        .I1(wr_cmd_length[1]),
        .I2(first_mi_word),
        .I3(length_counter_1_2),
        .I4(length_counter_1_3),
        .O(sel_1));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_carry_and" *) 
module ddr_axi_mig_7series_v2_4_ddr_carry_and_17
   (carry_local_3,
    carry_local_2,
    wr_cmd_length,
    first_mi_word,
    length_counter_1_4,
    length_counter_1_5,
    lopt,
    lopt_1);
  output carry_local_3;
  input carry_local_2;
  input [1:0]wr_cmd_length;
  input first_mi_word;
  input length_counter_1_4;
  input length_counter_1_5;
  output lopt;
  output lopt_1;

  wire \<const0> ;
  wire carry_local_2;
  wire carry_local_3;
  wire first_mi_word;
  wire length_counter_1_4;
  wire length_counter_1_5;
  wire sel_2;
  wire [1:0]wr_cmd_length;

  assign lopt = \<const0> ;
  assign lopt_1 = sel_2;
  GND GND
       (.G(\<const0> ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \USE_FPGA.and_inst_i_1__19 
       (.I0(wr_cmd_length[0]),
        .I1(wr_cmd_length[1]),
        .I2(first_mi_word),
        .I3(length_counter_1_4),
        .I4(length_counter_1_5),
        .O(sel_2));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_carry_and" *) 
module ddr_axi_mig_7series_v2_4_ddr_carry_and_18
   (last_beat,
    carry_local_3,
    wr_cmd_length,
    first_mi_word,
    length_counter_1_6,
    length_counter_1_7,
    lopt,
    lopt_1,
    lopt_2);
  output last_beat;
  input carry_local_3;
  input [1:0]wr_cmd_length;
  input first_mi_word;
  input length_counter_1_6;
  input length_counter_1_7;
  input lopt;
  output lopt_1;
  output lopt_2;

  wire \<const0> ;
  wire carry_local_3;
  wire first_mi_word;
  wire last_beat;
  wire length_counter_1_6;
  wire length_counter_1_7;
  wire sel_3;
  wire [1:0]wr_cmd_length;

  assign last_beat = lopt;
  assign lopt_1 = \<const0> ;
  assign lopt_2 = sel_3;
  GND GND
       (.G(\<const0> ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \USE_FPGA.and_inst_i_1__18 
       (.I0(wr_cmd_length[0]),
        .I1(wr_cmd_length[1]),
        .I2(first_mi_word),
        .I3(length_counter_1_6),
        .I4(length_counter_1_7),
        .O(sel_3));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_carry_and" *) 
module ddr_axi_mig_7series_v2_4_ddr_carry_and_19
   (carry_local_1,
    sel_0,
    last_beat,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7,
    lopt_8,
    lopt_9,
    lopt_10,
    lopt_11,
    lopt_12,
    lopt_13,
    lopt_14,
    lopt_15,
    lopt_16);
  output carry_local_1;
  input sel_0;
  input last_beat;
  input lopt;
  input lopt_1;
  input lopt_2;
  input lopt_3;
  input lopt_4;
  input lopt_5;
  input lopt_6;
  output lopt_7;
  input lopt_8;
  input lopt_9;
  input lopt_10;
  input lopt_11;
  input lopt_12;
  input lopt_13;
  output lopt_14;
  input lopt_15;
  input lopt_16;

  wire carry_local_1;
  wire last_beat;
  wire lopt;
  wire \^lopt_10 ;
  wire \^lopt_12 ;
  wire \^lopt_13 ;
  wire \^lopt_14 ;
  wire \^lopt_15 ;
  wire \^lopt_16 ;
  wire lopt_17;
  wire lopt_18;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire \^lopt_4 ;
  wire \^lopt_5 ;
  wire \^lopt_6 ;
  wire \^lopt_7 ;
  wire \^lopt_8 ;
  wire \^lopt_9 ;
  wire sel_0;
  wire [2:0]NLW_CARRY4_CO_UNCONNECTED;
  wire [3:0]NLW_CARRY4_O_UNCONNECTED;
  wire [2:0]\NLW_USE_FPGA.and_inst_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_USE_FPGA.and_inst_CARRY4_O_UNCONNECTED ;

  assign \^lopt_10  = lopt_9;
  assign \^lopt_12  = lopt_10;
  assign \^lopt_13  = lopt_11;
  assign \^lopt_14  = lopt_12;
  assign \^lopt_15  = lopt_13;
  assign \^lopt_2  = lopt_1;
  assign \^lopt_3  = lopt_2;
  assign \^lopt_4  = lopt_3;
  assign \^lopt_5  = lopt_4;
  assign \^lopt_6  = lopt_5;
  assign \^lopt_7  = lopt_6;
  assign \^lopt_9  = lopt_8;
  assign lopt_14 = \^lopt_16 ;
  assign lopt_17 = lopt_15;
  assign lopt_18 = lopt_16;
  assign lopt_7 = \^lopt_8 ;
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 CARRY4
       (.CI(last_beat),
        .CO({\^lopt_16 ,NLW_CARRY4_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({lopt_17,\^lopt_14 ,\^lopt_12 ,1'b0}),
        .O(NLW_CARRY4_O_UNCONNECTED[3:0]),
        .S({lopt_18,\^lopt_15 ,\^lopt_13 ,sel_0}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \USE_FPGA.and_inst_CARRY4 
       (.CI(1'b0),
        .CO({\^lopt_8 ,\NLW_USE_FPGA.and_inst_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(lopt),
        .DI({\^lopt_9 ,\^lopt_6 ,\^lopt_4 ,\^lopt_2 }),
        .O(\NLW_USE_FPGA.and_inst_CARRY4_O_UNCONNECTED [3:0]),
        .S({\^lopt_10 ,\^lopt_7 ,\^lopt_5 ,\^lopt_3 }));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_carry_and" *) 
module ddr_axi_mig_7series_v2_4_ddr_carry_and_2
   (last_word_extra_carry,
    last_word_carry,
    lopt,
    lopt_1);
  output last_word_extra_carry;
  input last_word_carry;
  output lopt;
  output lopt_1;

  wire \<const0> ;
  wire \<const1> ;
  wire last_word_carry;
  wire last_word_extra_carry;

  assign lopt = \<const0> ;
  assign lopt_1 = \<const1> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_carry_and" *) 
module ddr_axi_mig_7series_v2_4_ddr_carry_and_20
   (carry_local_2,
    sel_1,
    carry_local_1,
    lopt);
  output carry_local_2;
  input sel_1;
  input carry_local_1;
  output lopt;

  wire \<const0> ;
  wire carry_local_1;
  wire carry_local_2;
  wire sel_1;

  assign lopt = \<const0> ;
  GND GND
       (.G(\<const0> ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_carry_and" *) 
module ddr_axi_mig_7series_v2_4_ddr_carry_and_21
   (last_beat_curr_word,
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst ,
    carry_local_2,
    lopt);
  output last_beat_curr_word;
  input \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst ;
  input carry_local_2;
  output lopt;

  wire \<const0> ;
  wire \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst ;
  wire carry_local_2;
  wire last_beat_curr_word;

  assign lopt = \<const0> ;
  GND GND
       (.G(\<const0> ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_carry_and" *) 
module ddr_axi_mig_7series_v2_4_ddr_carry_and_25
   (p_1_in,
    sel_access_need_extra_word,
    last_word_local_carry_3,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6);
  output p_1_in;
  input sel_access_need_extra_word;
  input last_word_local_carry_3;
  input lopt;
  input lopt_1;
  input lopt_2;
  input lopt_3;
  input lopt_4;
  input lopt_5;
  input lopt_6;

  wire last_word_local_carry_3;
  wire lopt;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire \^lopt_4 ;
  wire \^lopt_5 ;
  wire \^lopt_6 ;
  wire lopt_7;
  wire p_1_in;
  wire sel_access_need_extra_word;
  wire [2:0]\NLW_USE_FPGA_ADJUSTED_LEN.LUT_LAST[0].and_inst_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_USE_FPGA_ADJUSTED_LEN.LUT_LAST[0].and_inst_CARRY4_O_UNCONNECTED ;

  assign \^lopt_2  = lopt_1;
  assign \^lopt_3  = lopt_2;
  assign \^lopt_4  = lopt_3;
  assign \^lopt_5  = lopt_4;
  assign \^lopt_6  = lopt_5;
  assign lopt_7 = lopt_6;
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \USE_FPGA_ADJUSTED_LEN.LUT_LAST[0].and_inst_CARRY4 
       (.CI(1'b0),
        .CO({p_1_in,\NLW_USE_FPGA_ADJUSTED_LEN.LUT_LAST[0].and_inst_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(lopt),
        .DI({1'b0,\^lopt_6 ,\^lopt_4 ,\^lopt_2 }),
        .O(\NLW_USE_FPGA_ADJUSTED_LEN.LUT_LAST[0].and_inst_CARRY4_O_UNCONNECTED [3:0]),
        .S({sel_access_need_extra_word,lopt_7,\^lopt_5 ,\^lopt_3 }));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_carry_and" *) 
module ddr_axi_mig_7series_v2_4_ddr_carry_and_26
   (s_valid_dummy1,
    buffer_Full,
    sr_AWVALID,
    cmd_push_block,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7);
  output s_valid_dummy1;
  input buffer_Full;
  input sr_AWVALID;
  input cmd_push_block;
  input lopt;
  input lopt_1;
  output lopt_2;
  input lopt_3;
  input lopt_4;
  output lopt_5;
  input lopt_6;
  input lopt_7;

  wire buffer_Full;
  wire cmd_push;
  wire cmd_push_block;
  wire \^lopt_1 ;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire \^lopt_4 ;
  wire \^lopt_5 ;
  wire \^lopt_6 ;
  wire \^lopt_7 ;
  wire lopt_8;
  wire s_valid_dummy1;
  wire sr_AWVALID;
  wire [1:0]\NLW_USE_FPGA.and_inst_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_USE_FPGA.and_inst_CARRY4_O_UNCONNECTED ;

  assign \^lopt_1  = lopt;
  assign \^lopt_2  = lopt_1;
  assign \^lopt_4  = lopt_3;
  assign \^lopt_5  = lopt_4;
  assign \^lopt_7  = lopt_6;
  assign lopt_2 = \^lopt_3 ;
  assign lopt_5 = \^lopt_6 ;
  assign lopt_8 = lopt_7;
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \USE_FPGA.and_inst_CARRY4 
       (.CI(1'b0),
        .CO({\^lopt_6 ,\^lopt_3 ,\NLW_USE_FPGA.and_inst_CARRY4_CO_UNCONNECTED [1:0]}),
        .CYINIT(cmd_push),
        .DI({\^lopt_7 ,\^lopt_4 ,\^lopt_1 ,1'b0}),
        .O(\NLW_USE_FPGA.and_inst_CARRY4_O_UNCONNECTED [3:0]),
        .S({lopt_8,\^lopt_5 ,\^lopt_2 ,1'b1}));
  LUT3 #(
    .INIT(8'h04)) 
    \USE_FPGA.and_inst_i_1 
       (.I0(buffer_Full),
        .I1(sr_AWVALID),
        .I2(cmd_push_block),
        .O(cmd_push));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_carry_and" *) 
module ddr_axi_mig_7series_v2_4_ddr_carry_and_27
   (s_valid_dummy2,
    s_valid_dummy1,
    lopt,
    lopt_1);
  output s_valid_dummy2;
  input s_valid_dummy1;
  output lopt;
  output lopt_1;

  wire \<const0> ;
  wire \<const1> ;
  wire s_valid_dummy1;
  wire s_valid_dummy2;

  assign lopt = \<const0> ;
  assign lopt_1 = \<const1> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_carry_and" *) 
module ddr_axi_mig_7series_v2_4_ddr_carry_and_28
   (valid_Write_dummy1,
    valid_Write,
    lopt,
    lopt_1,
    lopt_2);
  output valid_Write_dummy1;
  input valid_Write;
  input lopt;
  output lopt_1;
  output lopt_2;

  wire \<const0> ;
  wire \<const1> ;
  wire valid_Write;
  wire valid_Write_dummy1;

  assign lopt_1 = \<const0> ;
  assign lopt_2 = \<const1> ;
  assign valid_Write_dummy1 = lopt;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_carry_and" *) 
module ddr_axi_mig_7series_v2_4_ddr_carry_and_29
   (valid_Write_dummy2,
    valid_Write_dummy1,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7,
    lopt_8,
    lopt_9,
    lopt_10);
  output valid_Write_dummy2;
  input valid_Write_dummy1;
  output lopt;
  input lopt_1;
  input lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  input lopt_7;
  input lopt_8;
  output lopt_9;
  output lopt_10;

  wire \^lopt_1 ;
  wire \^lopt_10 ;
  wire lopt_11;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire \^lopt_4 ;
  wire \^lopt_5 ;
  wire \^lopt_6 ;
  wire \^lopt_7 ;
  wire \^lopt_8 ;
  wire \^lopt_9 ;
  wire valid_Write_dummy1;
  wire valid_Write_dummy2;
  wire [0:0]\NLW_USE_FPGA.and_inst_CARRY4_CO_UNCONNECTED ;
  wire [1:0]\NLW_USE_FPGA.and_inst_CARRY4_O_UNCONNECTED ;

  assign \^lopt_2  = lopt_1;
  assign \^lopt_3  = lopt_2;
  assign \^lopt_5  = lopt_4;
  assign \^lopt_6  = lopt_5;
  assign \^lopt_8  = lopt_7;
  assign \^lopt_9  = lopt_8;
  assign lopt = \^lopt_1 ;
  assign lopt_10 = lopt_11;
  assign lopt_3 = \^lopt_4 ;
  assign lopt_6 = \^lopt_7 ;
  assign lopt_9 = \^lopt_10 ;
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \USE_FPGA.and_inst_CARRY4 
       (.CI(valid_Write_dummy1),
        .CO({\^lopt_7 ,\^lopt_4 ,\^lopt_1 ,\NLW_USE_FPGA.and_inst_CARRY4_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({\^lopt_8 ,\^lopt_5 ,\^lopt_2 ,1'b0}),
        .O({lopt_11,\^lopt_10 ,\NLW_USE_FPGA.and_inst_CARRY4_O_UNCONNECTED [1:0]}),
        .S({\^lopt_9 ,\^lopt_6 ,\^lopt_3 ,1'b1}));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_carry_and" *) 
module ddr_axi_mig_7series_v2_4_ddr_carry_and_3
   (word_complete_last_word,
    sel_last_word,
    last_word_extra_carry,
    lopt);
  output word_complete_last_word;
  input sel_last_word;
  input last_word_extra_carry;
  output lopt;

  wire \<const0> ;
  wire last_word_extra_carry;
  wire sel_last_word;
  wire word_complete_last_word;

  assign lopt = \<const0> ;
  GND GND
       (.G(\<const0> ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_carry_and" *) 
module ddr_axi_mig_7series_v2_4_ddr_carry_and_30
   (p_0_in,
    valid_Write_dummy2,
    lopt,
    lopt_1,
    lopt_2);
  output p_0_in;
  input valid_Write_dummy2;
  input lopt;
  output lopt_1;
  output lopt_2;

  wire \<const0> ;
  wire \<const1> ;
  wire p_0_in;
  wire valid_Write_dummy2;

  assign lopt_1 = \<const0> ;
  assign lopt_2 = \<const1> ;
  assign p_0_in = lopt;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_carry_and" *) 
module ddr_axi_mig_7series_v2_4_ddr_carry_and_31
   (valid_Write,
    buffer_full_early,
    s_valid_dummy2,
    word_complete_rest_last,
    word_complete_next_wrap_last,
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst ,
    buffer_Full,
    addr,
    lopt,
    lopt_1,
    lopt_2);
  output valid_Write;
  output buffer_full_early;
  input s_valid_dummy2;
  input word_complete_rest_last;
  input word_complete_next_wrap_last;
  input \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst ;
  input buffer_Full;
  input [4:0]addr;
  input lopt;
  output lopt_1;
  output lopt_2;

  wire \<const0> ;
  wire \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst ;
  wire \USE_FPGA_VALID_WRITE.FDRE_I1_i_2_n_0 ;
  wire [4:0]addr;
  wire buffer_Full;
  wire buffer_full_early;
  wire s_ready;
  wire s_valid_dummy2;
  wire valid_Write;
  wire word_complete_next_wrap_last;
  wire word_complete_rest_last;

  assign lopt_1 = \<const0> ;
  assign lopt_2 = s_ready;
  assign valid_Write = lopt;
  GND GND
       (.G(\<const0> ));
  LUT1 #(
    .INIT(2'h1)) 
    \USE_FPGA.and_inst_i_1__0 
       (.I0(buffer_Full),
        .O(s_ready));
  LUT5 #(
    .INIT(32'h10101000)) 
    \USE_FPGA_VALID_WRITE.FDRE_I1_i_1 
       (.I0(word_complete_rest_last),
        .I1(word_complete_next_wrap_last),
        .I2(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst ),
        .I3(\USE_FPGA_VALID_WRITE.FDRE_I1_i_2_n_0 ),
        .I4(buffer_Full),
        .O(buffer_full_early));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \USE_FPGA_VALID_WRITE.FDRE_I1_i_2 
       (.I0(addr[2]),
        .I1(addr[4]),
        .I2(addr[0]),
        .I3(valid_Write),
        .I4(addr[1]),
        .I5(addr[3]),
        .O(\USE_FPGA_VALID_WRITE.FDRE_I1_i_2_n_0 ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_carry_and" *) 
module ddr_axi_mig_7series_v2_4_ddr_carry_and_33
   (last_beat_i,
    last_beat,
    wrap_buffer_available,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7,
    lopt_8,
    lopt_9,
    lopt_10,
    lopt_11,
    lopt_12,
    lopt_13,
    lopt_14,
    lopt_15,
    lopt_16);
  output last_beat_i;
  input last_beat;
  input wrap_buffer_available;
  input lopt;
  input lopt_1;
  input lopt_2;
  input lopt_3;
  input lopt_4;
  input lopt_5;
  input lopt_6;
  output lopt_7;
  input lopt_8;
  input lopt_9;
  input lopt_10;
  input lopt_11;
  input lopt_12;
  input lopt_13;
  output lopt_14;
  input lopt_15;
  input lopt_16;

  wire last_beat;
  wire last_beat_i;
  wire lopt;
  wire \^lopt_10 ;
  wire \^lopt_12 ;
  wire \^lopt_13 ;
  wire \^lopt_14 ;
  wire \^lopt_15 ;
  wire \^lopt_16 ;
  wire lopt_17;
  wire lopt_18;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire \^lopt_4 ;
  wire \^lopt_5 ;
  wire \^lopt_6 ;
  wire \^lopt_7 ;
  wire \^lopt_8 ;
  wire \^lopt_9 ;
  wire sel_last_beat;
  wire wrap_buffer_available;
  wire [2:0]NLW_CARRY4_CO_UNCONNECTED;
  wire [3:0]NLW_CARRY4_O_UNCONNECTED;
  wire [2:0]\NLW_USE_FPGA.and_inst_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_USE_FPGA.and_inst_CARRY4_O_UNCONNECTED ;

  assign \^lopt_10  = lopt_9;
  assign \^lopt_12  = lopt_10;
  assign \^lopt_13  = lopt_11;
  assign \^lopt_14  = lopt_12;
  assign \^lopt_15  = lopt_13;
  assign \^lopt_2  = lopt_1;
  assign \^lopt_3  = lopt_2;
  assign \^lopt_4  = lopt_3;
  assign \^lopt_5  = lopt_4;
  assign \^lopt_6  = lopt_5;
  assign \^lopt_7  = lopt_6;
  assign \^lopt_9  = lopt_8;
  assign lopt_14 = \^lopt_16 ;
  assign lopt_17 = lopt_15;
  assign lopt_18 = lopt_16;
  assign lopt_7 = \^lopt_8 ;
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 CARRY4
       (.CI(last_beat),
        .CO({\^lopt_16 ,NLW_CARRY4_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({lopt_17,\^lopt_14 ,\^lopt_12 ,1'b0}),
        .O(NLW_CARRY4_O_UNCONNECTED[3:0]),
        .S({lopt_18,\^lopt_15 ,\^lopt_13 ,sel_last_beat}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \USE_FPGA.and_inst_CARRY4 
       (.CI(1'b0),
        .CO({\^lopt_8 ,\NLW_USE_FPGA.and_inst_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(lopt),
        .DI({\^lopt_9 ,\^lopt_6 ,\^lopt_4 ,\^lopt_2 }),
        .O(\NLW_USE_FPGA.and_inst_CARRY4_O_UNCONNECTED [3:0]),
        .S({\^lopt_10 ,\^lopt_7 ,\^lopt_5 ,\^lopt_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \USE_FPGA.and_inst_i_1__11 
       (.I0(wrap_buffer_available),
        .O(sel_last_beat));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_carry_and" *) 
module ddr_axi_mig_7series_v2_4_ddr_carry_and_37
   (word_complete_last_word,
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst ,
    use_wrap_buffer_reg,
    rd_cmd_fix,
    lopt,
    lopt_1);
  output word_complete_last_word;
  input \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst ;
  input use_wrap_buffer_reg;
  input rd_cmd_fix;
  output lopt;
  output lopt_1;

  wire \<const0> ;
  wire \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst ;
  wire rd_cmd_fix;
  wire sel_word_complete_last_word;
  wire use_wrap_buffer_reg;
  wire word_complete_last_word;

  assign lopt = \<const0> ;
  assign lopt_1 = sel_word_complete_last_word;
  GND GND
       (.G(\<const0> ));
  LUT2 #(
    .INIT(4'h1)) 
    \USE_FPGA.and_inst_i_1__13 
       (.I0(use_wrap_buffer_reg),
        .I1(rd_cmd_fix),
        .O(sel_word_complete_last_word));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_carry_and" *) 
module ddr_axi_mig_7series_v2_4_ddr_carry_and_38
   (word_complete_next_wrap,
    use_wrap_buffer_reg,
    sel_word_complete_next_wrap,
    next_word_wrap,
    word_complete_rest,
    last_beat,
    E,
    wrap_buffer_available,
    lopt,
    lopt_1);
  output word_complete_next_wrap;
  output use_wrap_buffer_reg;
  input sel_word_complete_next_wrap;
  input next_word_wrap;
  input word_complete_rest;
  input last_beat;
  input [0:0]E;
  input wrap_buffer_available;
  input lopt;
  output lopt_1;

  wire \<const0> ;
  wire [0:0]E;
  wire last_beat;
  wire next_word_wrap;
  wire sel_word_complete_next_wrap;
  wire use_wrap_buffer_reg;
  wire word_complete_next_wrap;
  wire word_complete_rest;
  wire wrap_buffer_available;

  assign lopt_1 = \<const0> ;
  assign word_complete_next_wrap = lopt;
  GND GND
       (.G(\<const0> ));
  LUT5 #(
    .INIT(32'hE0000000)) 
    use_wrap_buffer_i_2
       (.I0(word_complete_next_wrap),
        .I1(word_complete_rest),
        .I2(last_beat),
        .I3(E),
        .I4(wrap_buffer_available),
        .O(use_wrap_buffer_reg));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_carry_and" *) 
module ddr_axi_mig_7series_v2_4_ddr_carry_and_39
   (word_complete_next_wrap_pop,
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst ,
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_0 );
  output word_complete_next_wrap_pop;
  input \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst ;
  input \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_0 ;

  wire \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst ;
  wire \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_0 ;
  wire word_complete_next_wrap_pop;
  wire [3:1]\NLW_USE_FPGA.and_inst_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_USE_FPGA.and_inst_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_USE_FPGA.and_inst_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_USE_FPGA.and_inst_CARRY4_S_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \USE_FPGA.and_inst_CARRY4 
       (.CI(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_0 ),
        .CO({\NLW_USE_FPGA.and_inst_CARRY4_CO_UNCONNECTED [3:1],word_complete_next_wrap_pop}),
        .CYINIT(1'b0),
        .DI({\NLW_USE_FPGA.and_inst_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_USE_FPGA.and_inst_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_USE_FPGA.and_inst_CARRY4_S_UNCONNECTED [3:1],\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst }));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_carry_and" *) 
module ddr_axi_mig_7series_v2_4_ddr_carry_and_4
   (word_complete_next_wrap,
    sel_word_complete_next_wrap,
    next_word_wrap,
    lopt,
    lopt_1);
  output word_complete_next_wrap;
  input sel_word_complete_next_wrap;
  input next_word_wrap;
  input lopt;
  output lopt_1;

  wire \<const0> ;
  wire next_word_wrap;
  wire sel_word_complete_next_wrap;
  wire word_complete_next_wrap;

  assign lopt_1 = \<const0> ;
  assign word_complete_next_wrap = lopt;
  GND GND
       (.G(\<const0> ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_carry_and" *) 
module ddr_axi_mig_7series_v2_4_ddr_carry_and_40
   (\storage_data1_reg[0] ,
    s_ready_i_reg,
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst ,
    word_complete_next_wrap,
    state,
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_0 ,
    lopt,
    lopt_1);
  output \storage_data1_reg[0] ;
  output s_ready_i_reg;
  input \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst ;
  input word_complete_next_wrap;
  input [0:0]state;
  input \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_0 ;
  input lopt;
  output lopt_1;

  wire \<const0> ;
  wire \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst ;
  wire \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_0 ;
  wire s_ready_i_reg;
  wire [0:0]state;
  wire \storage_data1_reg[0] ;
  wire word_complete_next_wrap;

  assign lopt_1 = \<const0> ;
  assign \storage_data1_reg[0]  = lopt;
  GND GND
       (.G(\<const0> ));
  LUT3 #(
    .INIT(8'h54)) 
    s_ready_i_i_3
       (.I0(state),
        .I1(\storage_data1_reg[0] ),
        .I2(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_0 ),
        .O(s_ready_i_reg));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_carry_and" *) 
module ddr_axi_mig_7series_v2_4_ddr_carry_and_42
   (word_complete_rest_pop,
    M_AXI_RVALID_I,
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst );
  output word_complete_rest_pop;
  input M_AXI_RVALID_I;
  input \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst ;

  wire M_AXI_RVALID_I;
  wire \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst ;
  wire word_complete_rest_pop;
  wire [3:1]\NLW_USE_FPGA.and_inst_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_USE_FPGA.and_inst_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_USE_FPGA.and_inst_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_USE_FPGA.and_inst_CARRY4_S_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \USE_FPGA.and_inst_CARRY4 
       (.CI(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst ),
        .CO({\NLW_USE_FPGA.and_inst_CARRY4_CO_UNCONNECTED [3:1],word_complete_rest_pop}),
        .CYINIT(1'b0),
        .DI({\NLW_USE_FPGA.and_inst_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_USE_FPGA.and_inst_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_USE_FPGA.and_inst_CARRY4_S_UNCONNECTED [3:1],M_AXI_RVALID_I}));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_carry_and" *) 
module ddr_axi_mig_7series_v2_4_ddr_carry_and_43
   (\storage_data1_reg[0] ,
    \state_reg[0]_rep ,
    sel_m_axi_rready,
    word_complete_rest,
    word_complete_next_wrap_ready,
    lopt,
    lopt_1);
  output \storage_data1_reg[0] ;
  output \state_reg[0]_rep ;
  input sel_m_axi_rready;
  input word_complete_rest;
  input word_complete_next_wrap_ready;
  input lopt;
  output lopt_1;

  wire \<const0> ;
  wire sel_m_axi_rready;
  wire \state_reg[0]_rep ;
  wire \storage_data1_reg[0] ;
  wire word_complete_next_wrap_ready;
  wire word_complete_rest;

  assign lopt_1 = \<const0> ;
  assign \storage_data1_reg[0]  = lopt;
  GND GND
       (.G(\<const0> ));
  LUT2 #(
    .INIT(4'h1)) 
    \state[0]_i_2 
       (.I0(\storage_data1_reg[0] ),
        .I1(word_complete_next_wrap_ready),
        .O(\state_reg[0]_rep ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_carry_and" *) 
module ddr_axi_mig_7series_v2_4_ddr_carry_and_44
   (carry_local_1,
    Q,
    rd_cmd_fix,
    first_word_reg,
    rd_cmd_next_word,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7);
  output carry_local_1;
  input [0:0]Q;
  input rd_cmd_fix;
  input first_word_reg;
  input [0:0]rd_cmd_next_word;
  input lopt;
  input lopt_1;
  output lopt_2;
  input lopt_3;
  input lopt_4;
  output lopt_5;
  input lopt_6;
  input lopt_7;

  wire [0:0]Q;
  wire carry_local_1;
  wire first_word_reg;
  wire \^lopt_1 ;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire \^lopt_4 ;
  wire \^lopt_5 ;
  wire \^lopt_6 ;
  wire \^lopt_7 ;
  wire lopt_8;
  wire rd_cmd_fix;
  wire [0:0]rd_cmd_next_word;
  wire sel_0;
  wire [1:0]\NLW_USE_FPGA.and_inst_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_USE_FPGA.and_inst_CARRY4_O_UNCONNECTED ;

  assign \^lopt_1  = lopt;
  assign \^lopt_2  = lopt_1;
  assign \^lopt_4  = lopt_3;
  assign \^lopt_5  = lopt_4;
  assign \^lopt_7  = lopt_6;
  assign lopt_2 = \^lopt_3 ;
  assign lopt_5 = \^lopt_6 ;
  assign lopt_8 = lopt_7;
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \USE_FPGA.and_inst_CARRY4 
       (.CI(1'b0),
        .CO({\^lopt_6 ,\^lopt_3 ,\NLW_USE_FPGA.and_inst_CARRY4_CO_UNCONNECTED [1:0]}),
        .CYINIT(1'b1),
        .DI({\^lopt_7 ,\^lopt_4 ,\^lopt_1 ,1'b0}),
        .O(\NLW_USE_FPGA.and_inst_CARRY4_O_UNCONNECTED [3:0]),
        .S({lopt_8,\^lopt_5 ,\^lopt_2 ,sel_0}));
  LUT4 #(
    .INIT(16'h01FD)) 
    \USE_FPGA.and_inst_i_1__26 
       (.I0(Q),
        .I1(rd_cmd_fix),
        .I2(first_word_reg),
        .I3(rd_cmd_next_word),
        .O(sel_0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_carry_and" *) 
module ddr_axi_mig_7series_v2_4_ddr_carry_and_45
   (next_word_wrap,
    carry_local_1,
    Q,
    rd_cmd_fix,
    first_word_reg,
    rd_cmd_next_word,
    lopt,
    lopt_1);
  output next_word_wrap;
  input carry_local_1;
  input [1:0]Q;
  input rd_cmd_fix;
  input first_word_reg;
  input [1:0]rd_cmd_next_word;
  output lopt;
  output lopt_1;

  wire \<const0> ;
  wire [1:0]Q;
  wire carry_local_1;
  wire first_word_reg;
  wire next_word_wrap;
  wire rd_cmd_fix;
  wire [1:0]rd_cmd_next_word;
  wire sel_1;

  assign lopt = \<const0> ;
  assign lopt_1 = sel_1;
  GND GND
       (.G(\<const0> ));
  LUT6 #(
    .INIT(64'h000100010001FFF1)) 
    \USE_FPGA.and_inst_i_1__27 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(rd_cmd_fix),
        .I3(first_word_reg),
        .I4(rd_cmd_next_word[0]),
        .I5(rd_cmd_next_word[1]),
        .O(sel_1));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_carry_and" *) 
module ddr_axi_mig_7series_v2_4_ddr_carry_and_46
   (carry_local_1,
    rd_cmd_length,
    \USE_FPGA_LENGTH.FDRE_inst ,
    p_7_out,
    p_6_out,
    lopt,
    lopt_1,
    lopt_2);
  output carry_local_1;
  input [1:0]rd_cmd_length;
  input \USE_FPGA_LENGTH.FDRE_inst ;
  input p_7_out;
  input p_6_out;
  output lopt;
  output lopt_1;
  output lopt_2;

  wire \<const0> ;
  wire \<const1> ;
  wire \USE_FPGA_LENGTH.FDRE_inst ;
  wire carry_local_1;
  wire p_6_out;
  wire p_7_out;
  wire [1:0]rd_cmd_length;
  wire sel_0;

  assign lopt = \<const1> ;
  assign lopt_1 = \<const0> ;
  assign lopt_2 = sel_0;
  GND GND
       (.G(\<const0> ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \USE_FPGA.and_inst_i_1__31 
       (.I0(rd_cmd_length[0]),
        .I1(rd_cmd_length[1]),
        .I2(\USE_FPGA_LENGTH.FDRE_inst ),
        .I3(p_7_out),
        .I4(p_6_out),
        .O(sel_0));
  VCC VCC
       (.P(\<const1> ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_carry_and" *) 
module ddr_axi_mig_7series_v2_4_ddr_carry_and_47
   (carry_local_2,
    carry_local_1,
    rd_cmd_length,
    \USE_FPGA_LENGTH.FDRE_inst ,
    p_5_out,
    p_4_out,
    lopt,
    lopt_1);
  output carry_local_2;
  input carry_local_1;
  input [1:0]rd_cmd_length;
  input \USE_FPGA_LENGTH.FDRE_inst ;
  input p_5_out;
  input p_4_out;
  output lopt;
  output lopt_1;

  wire \<const0> ;
  wire \USE_FPGA_LENGTH.FDRE_inst ;
  wire carry_local_1;
  wire carry_local_2;
  wire p_4_out;
  wire p_5_out;
  wire [1:0]rd_cmd_length;
  wire sel_1;

  assign lopt = \<const0> ;
  assign lopt_1 = sel_1;
  GND GND
       (.G(\<const0> ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \USE_FPGA.and_inst_i_1__30 
       (.I0(rd_cmd_length[0]),
        .I1(rd_cmd_length[1]),
        .I2(\USE_FPGA_LENGTH.FDRE_inst ),
        .I3(p_5_out),
        .I4(p_4_out),
        .O(sel_1));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_carry_and" *) 
module ddr_axi_mig_7series_v2_4_ddr_carry_and_48
   (carry_local_3,
    carry_local_2,
    rd_cmd_length,
    \USE_FPGA_LENGTH.FDRE_inst ,
    p_3_out,
    p_2_out,
    lopt,
    lopt_1);
  output carry_local_3;
  input carry_local_2;
  input [1:0]rd_cmd_length;
  input \USE_FPGA_LENGTH.FDRE_inst ;
  input p_3_out;
  input p_2_out;
  output lopt;
  output lopt_1;

  wire \<const0> ;
  wire \USE_FPGA_LENGTH.FDRE_inst ;
  wire carry_local_2;
  wire carry_local_3;
  wire p_2_out;
  wire p_3_out;
  wire [1:0]rd_cmd_length;
  wire sel_2;

  assign lopt = \<const0> ;
  assign lopt_1 = sel_2;
  GND GND
       (.G(\<const0> ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \USE_FPGA.and_inst_i_1__29 
       (.I0(rd_cmd_length[0]),
        .I1(rd_cmd_length[1]),
        .I2(\USE_FPGA_LENGTH.FDRE_inst ),
        .I3(p_3_out),
        .I4(p_2_out),
        .O(sel_2));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_carry_and" *) 
module ddr_axi_mig_7series_v2_4_ddr_carry_and_49
   (last_beat,
    wrap_buffer_available_reg,
    carry_local_3,
    word_complete_next_wrap,
    word_complete_rest,
    E,
    \state_reg[0] ,
    wrap_buffer_available,
    rd_cmd_length,
    \USE_FPGA_LENGTH.FDRE_inst ,
    p_1_out,
    p_0_out,
    lopt,
    lopt_1,
    lopt_2);
  output last_beat;
  output wrap_buffer_available_reg;
  input carry_local_3;
  input word_complete_next_wrap;
  input word_complete_rest;
  input [0:0]E;
  input [0:0]\state_reg[0] ;
  input wrap_buffer_available;
  input [1:0]rd_cmd_length;
  input \USE_FPGA_LENGTH.FDRE_inst ;
  input p_1_out;
  input p_0_out;
  input lopt;
  output lopt_1;
  output lopt_2;

  wire \<const0> ;
  wire [0:0]E;
  wire \USE_FPGA_LENGTH.FDRE_inst ;
  wire carry_local_3;
  wire last_beat;
  wire p_0_out;
  wire p_1_out;
  wire [1:0]rd_cmd_length;
  wire sel_3;
  wire [0:0]\state_reg[0] ;
  wire word_complete_next_wrap;
  wire word_complete_rest;
  wire wrap_buffer_available;
  wire wrap_buffer_available_reg;

  assign last_beat = lopt;
  assign lopt_1 = \<const0> ;
  assign lopt_2 = sel_3;
  GND GND
       (.G(\<const0> ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \USE_FPGA.and_inst_i_1__28 
       (.I0(rd_cmd_length[0]),
        .I1(rd_cmd_length[1]),
        .I2(\USE_FPGA_LENGTH.FDRE_inst ),
        .I3(p_1_out),
        .I4(p_0_out),
        .O(sel_3));
  LUT6 #(
    .INIT(64'hFFFF57FFFC000000)) 
    wrap_buffer_available_i_1__0
       (.I0(last_beat),
        .I1(word_complete_next_wrap),
        .I2(word_complete_rest),
        .I3(E),
        .I4(\state_reg[0] ),
        .I5(wrap_buffer_available),
        .O(wrap_buffer_available_reg));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_carry_and" *) 
module ddr_axi_mig_7series_v2_4_ddr_carry_and_5
   (\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ,
    wdata_wrap_buffer_cmb,
    wstrb_wrap_buffer_cmb,
    data_Exists_I_reg,
    s_axi_wlast,
    word_complete_next_wrap_pop,
    wready_reg,
    p_98_out,
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst ,
    s_axi_wdata,
    p_99_out,
    p_100_out,
    p_101_out,
    p_102_out,
    p_103_out,
    p_104_out,
    p_105_out,
    p_73_out,
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_0 ,
    p_74_out,
    p_75_out,
    p_76_out,
    p_77_out,
    p_78_out,
    p_79_out,
    p_80_out,
    p_48_out,
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_1 ,
    p_49_out,
    p_50_out,
    p_51_out,
    p_52_out,
    p_53_out,
    p_54_out,
    p_55_out,
    p_23_out,
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_2 ,
    p_24_out,
    p_25_out,
    p_26_out,
    p_27_out,
    p_28_out,
    p_29_out,
    p_30_out,
    wdata_wrap_buffer_32,
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_3 ,
    wdata_wrap_buffer_33,
    wdata_wrap_buffer_34,
    wdata_wrap_buffer_35,
    wdata_wrap_buffer_36,
    wdata_wrap_buffer_37,
    wdata_wrap_buffer_38,
    wdata_wrap_buffer_39,
    wdata_wrap_buffer_40,
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_4 ,
    wdata_wrap_buffer_41,
    wdata_wrap_buffer_42,
    wdata_wrap_buffer_43,
    wdata_wrap_buffer_44,
    wdata_wrap_buffer_45,
    wdata_wrap_buffer_46,
    p_81_out,
    wdata_wrap_buffer_48,
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_5 ,
    wdata_wrap_buffer_49,
    wdata_wrap_buffer_50,
    wdata_wrap_buffer_51,
    wdata_wrap_buffer_52,
    wdata_wrap_buffer_53,
    p_56_out,
    p_57_out,
    wdata_wrap_buffer_56,
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_6 ,
    wdata_wrap_buffer_57,
    wdata_wrap_buffer_58,
    wdata_wrap_buffer_59,
    wdata_wrap_buffer_60,
    p_31_out,
    p_32_out,
    wdata_wrap_buffer_63,
    wstrb_wrap_buffer_0,
    wstrb_wrap_buffer_1,
    wstrb_wrap_buffer_2,
    wstrb_wrap_buffer_3,
    wstrb_wrap_buffer_4,
    wstrb_wrap_buffer_5,
    wstrb_wrap_buffer_6,
    wstrb_wrap_buffer_7,
    wr_cmd_valid,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6);
  output \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ;
  output [63:0]wdata_wrap_buffer_cmb;
  output [7:0]wstrb_wrap_buffer_cmb;
  output data_Exists_I_reg;
  input s_axi_wlast;
  input word_complete_next_wrap_pop;
  input wready_reg;
  input p_98_out;
  input \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst ;
  input [31:0]s_axi_wdata;
  input p_99_out;
  input p_100_out;
  input p_101_out;
  input p_102_out;
  input p_103_out;
  input p_104_out;
  input p_105_out;
  input p_73_out;
  input \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_0 ;
  input p_74_out;
  input p_75_out;
  input p_76_out;
  input p_77_out;
  input p_78_out;
  input p_79_out;
  input p_80_out;
  input p_48_out;
  input \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_1 ;
  input p_49_out;
  input p_50_out;
  input p_51_out;
  input p_52_out;
  input p_53_out;
  input p_54_out;
  input p_55_out;
  input p_23_out;
  input \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_2 ;
  input p_24_out;
  input p_25_out;
  input p_26_out;
  input p_27_out;
  input p_28_out;
  input p_29_out;
  input p_30_out;
  input wdata_wrap_buffer_32;
  input \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_3 ;
  input wdata_wrap_buffer_33;
  input wdata_wrap_buffer_34;
  input wdata_wrap_buffer_35;
  input wdata_wrap_buffer_36;
  input wdata_wrap_buffer_37;
  input wdata_wrap_buffer_38;
  input wdata_wrap_buffer_39;
  input wdata_wrap_buffer_40;
  input \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_4 ;
  input wdata_wrap_buffer_41;
  input wdata_wrap_buffer_42;
  input wdata_wrap_buffer_43;
  input wdata_wrap_buffer_44;
  input wdata_wrap_buffer_45;
  input wdata_wrap_buffer_46;
  input p_81_out;
  input wdata_wrap_buffer_48;
  input \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_5 ;
  input wdata_wrap_buffer_49;
  input wdata_wrap_buffer_50;
  input wdata_wrap_buffer_51;
  input wdata_wrap_buffer_52;
  input wdata_wrap_buffer_53;
  input p_56_out;
  input p_57_out;
  input wdata_wrap_buffer_56;
  input \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_6 ;
  input wdata_wrap_buffer_57;
  input wdata_wrap_buffer_58;
  input wdata_wrap_buffer_59;
  input wdata_wrap_buffer_60;
  input p_31_out;
  input p_32_out;
  input wdata_wrap_buffer_63;
  input wstrb_wrap_buffer_0;
  input wstrb_wrap_buffer_1;
  input wstrb_wrap_buffer_2;
  input wstrb_wrap_buffer_3;
  input wstrb_wrap_buffer_4;
  input wstrb_wrap_buffer_5;
  input wstrb_wrap_buffer_6;
  input wstrb_wrap_buffer_7;
  input wr_cmd_valid;
  output lopt;
  input lopt_1;
  input lopt_2;
  input lopt_3;
  output lopt_4;
  input lopt_5;
  input lopt_6;

  wire \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst ;
  wire \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_0 ;
  wire \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_1 ;
  wire \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_2 ;
  wire \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_3 ;
  wire \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_4 ;
  wire \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_5 ;
  wire \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_6 ;
  wire \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ;
  wire data_Exists_I_reg;
  wire lopt;
  wire lopt_1;
  wire \^lopt_3 ;
  wire \^lopt_4 ;
  wire \^lopt_5 ;
  wire \^lopt_6 ;
  wire lopt_7;
  wire p_100_out;
  wire p_101_out;
  wire p_102_out;
  wire p_103_out;
  wire p_104_out;
  wire p_105_out;
  wire p_23_out;
  wire p_24_out;
  wire p_25_out;
  wire p_26_out;
  wire p_27_out;
  wire p_28_out;
  wire p_29_out;
  wire p_30_out;
  wire p_31_out;
  wire p_32_out;
  wire p_48_out;
  wire p_49_out;
  wire p_50_out;
  wire p_51_out;
  wire p_52_out;
  wire p_53_out;
  wire p_54_out;
  wire p_55_out;
  wire p_56_out;
  wire p_57_out;
  wire p_73_out;
  wire p_74_out;
  wire p_75_out;
  wire p_76_out;
  wire p_77_out;
  wire p_78_out;
  wire p_79_out;
  wire p_80_out;
  wire p_81_out;
  wire p_98_out;
  wire p_99_out;
  wire [31:0]s_axi_wdata;
  wire s_axi_wlast;
  wire wdata_wrap_buffer_32;
  wire wdata_wrap_buffer_33;
  wire wdata_wrap_buffer_34;
  wire wdata_wrap_buffer_35;
  wire wdata_wrap_buffer_36;
  wire wdata_wrap_buffer_37;
  wire wdata_wrap_buffer_38;
  wire wdata_wrap_buffer_39;
  wire wdata_wrap_buffer_40;
  wire wdata_wrap_buffer_41;
  wire wdata_wrap_buffer_42;
  wire wdata_wrap_buffer_43;
  wire wdata_wrap_buffer_44;
  wire wdata_wrap_buffer_45;
  wire wdata_wrap_buffer_46;
  wire wdata_wrap_buffer_48;
  wire wdata_wrap_buffer_49;
  wire wdata_wrap_buffer_50;
  wire wdata_wrap_buffer_51;
  wire wdata_wrap_buffer_52;
  wire wdata_wrap_buffer_53;
  wire wdata_wrap_buffer_56;
  wire wdata_wrap_buffer_57;
  wire wdata_wrap_buffer_58;
  wire wdata_wrap_buffer_59;
  wire wdata_wrap_buffer_60;
  wire wdata_wrap_buffer_63;
  wire [63:0]wdata_wrap_buffer_cmb;
  wire word_complete_next_wrap_pop;
  wire wr_cmd_valid;
  wire wready_reg;
  wire wstrb_wrap_buffer_0;
  wire wstrb_wrap_buffer_1;
  wire wstrb_wrap_buffer_2;
  wire wstrb_wrap_buffer_3;
  wire wstrb_wrap_buffer_4;
  wire wstrb_wrap_buffer_5;
  wire wstrb_wrap_buffer_6;
  wire wstrb_wrap_buffer_7;
  wire [7:0]wstrb_wrap_buffer_cmb;
  wire [3:3]\NLW_USE_FPGA.and_inst_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_USE_FPGA.and_inst_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_USE_FPGA.and_inst_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_USE_FPGA.and_inst_CARRY4_S_UNCONNECTED ;

  assign \^lopt_3  = lopt_2;
  assign \^lopt_4  = lopt_3;
  assign \^lopt_6  = lopt_5;
  assign lopt_4 = \^lopt_5 ;
  assign lopt_7 = lopt_6;
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \USE_FPGA.and_inst_CARRY4 
       (.CI(lopt_1),
        .CO({\NLW_USE_FPGA.and_inst_CARRY4_CO_UNCONNECTED [3],\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ,\^lopt_5 ,lopt}),
        .CYINIT(1'b0),
        .DI({\NLW_USE_FPGA.and_inst_CARRY4_DI_UNCONNECTED [3],1'b0,\^lopt_6 ,\^lopt_3 }),
        .O(\NLW_USE_FPGA.and_inst_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_USE_FPGA.and_inst_CARRY4_S_UNCONNECTED [3],s_axi_wlast,lopt_7,\^lopt_4 }));
  LUT5 #(
    .INIT(32'h11100010)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst_i_1 
       (.I0(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .I1(wready_reg),
        .I2(p_98_out),
        .I3(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst ),
        .I4(s_axi_wdata[0]),
        .O(wdata_wrap_buffer_cmb[0]));
  LUT5 #(
    .INIT(32'h11100010)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst_i_1 
       (.I0(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .I1(wready_reg),
        .I2(p_99_out),
        .I3(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst ),
        .I4(s_axi_wdata[1]),
        .O(wdata_wrap_buffer_cmb[1]));
  LUT5 #(
    .INIT(32'h11100010)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst_i_1 
       (.I0(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .I1(wready_reg),
        .I2(p_100_out),
        .I3(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst ),
        .I4(s_axi_wdata[2]),
        .O(wdata_wrap_buffer_cmb[2]));
  LUT5 #(
    .INIT(32'h11100010)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst_i_1 
       (.I0(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .I1(wready_reg),
        .I2(p_101_out),
        .I3(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst ),
        .I4(s_axi_wdata[3]),
        .O(wdata_wrap_buffer_cmb[3]));
  LUT5 #(
    .INIT(32'h11100010)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst_i_1 
       (.I0(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .I1(wready_reg),
        .I2(p_102_out),
        .I3(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst ),
        .I4(s_axi_wdata[4]),
        .O(wdata_wrap_buffer_cmb[4]));
  LUT5 #(
    .INIT(32'h11100010)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst_i_1 
       (.I0(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .I1(wready_reg),
        .I2(p_103_out),
        .I3(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst ),
        .I4(s_axi_wdata[5]),
        .O(wdata_wrap_buffer_cmb[5]));
  LUT5 #(
    .INIT(32'h11100010)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst_i_1 
       (.I0(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .I1(wready_reg),
        .I2(p_104_out),
        .I3(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst ),
        .I4(s_axi_wdata[6]),
        .O(wdata_wrap_buffer_cmb[6]));
  LUT5 #(
    .INIT(32'h11100010)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst_i_1 
       (.I0(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .I1(wready_reg),
        .I2(p_105_out),
        .I3(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst ),
        .I4(s_axi_wdata[7]),
        .O(wdata_wrap_buffer_cmb[7]));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT4 #(
    .INIT(16'h1110)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.FDRE_wstrb_inst_i_1 
       (.I0(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .I1(wready_reg),
        .I2(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst ),
        .I3(wstrb_wrap_buffer_0),
        .O(wstrb_wrap_buffer_cmb[0]));
  LUT5 #(
    .INIT(32'h11100010)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst_i_1 
       (.I0(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .I1(wready_reg),
        .I2(p_73_out),
        .I3(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_0 ),
        .I4(s_axi_wdata[8]),
        .O(wdata_wrap_buffer_cmb[8]));
  LUT5 #(
    .INIT(32'h11100010)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst_i_1 
       (.I0(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .I1(wready_reg),
        .I2(p_74_out),
        .I3(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_0 ),
        .I4(s_axi_wdata[9]),
        .O(wdata_wrap_buffer_cmb[9]));
  LUT5 #(
    .INIT(32'h11100010)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst_i_1 
       (.I0(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .I1(wready_reg),
        .I2(p_75_out),
        .I3(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_0 ),
        .I4(s_axi_wdata[10]),
        .O(wdata_wrap_buffer_cmb[10]));
  LUT5 #(
    .INIT(32'h11100010)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst_i_1 
       (.I0(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .I1(wready_reg),
        .I2(p_76_out),
        .I3(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_0 ),
        .I4(s_axi_wdata[11]),
        .O(wdata_wrap_buffer_cmb[11]));
  LUT5 #(
    .INIT(32'h11100010)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst_i_1 
       (.I0(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .I1(wready_reg),
        .I2(p_77_out),
        .I3(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_0 ),
        .I4(s_axi_wdata[12]),
        .O(wdata_wrap_buffer_cmb[12]));
  LUT5 #(
    .INIT(32'h11100010)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst_i_1 
       (.I0(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .I1(wready_reg),
        .I2(p_78_out),
        .I3(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_0 ),
        .I4(s_axi_wdata[13]),
        .O(wdata_wrap_buffer_cmb[13]));
  LUT5 #(
    .INIT(32'h11100010)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst_i_1 
       (.I0(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .I1(wready_reg),
        .I2(p_79_out),
        .I3(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_0 ),
        .I4(s_axi_wdata[14]),
        .O(wdata_wrap_buffer_cmb[14]));
  LUT5 #(
    .INIT(32'h11100010)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst_i_1 
       (.I0(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .I1(wready_reg),
        .I2(p_80_out),
        .I3(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_0 ),
        .I4(s_axi_wdata[15]),
        .O(wdata_wrap_buffer_cmb[15]));
  LUT4 #(
    .INIT(16'h1110)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.FDRE_wstrb_inst_i_1 
       (.I0(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .I1(wready_reg),
        .I2(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_0 ),
        .I3(wstrb_wrap_buffer_1),
        .O(wstrb_wrap_buffer_cmb[1]));
  LUT5 #(
    .INIT(32'h11100010)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst_i_1 
       (.I0(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .I1(wready_reg),
        .I2(p_48_out),
        .I3(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_1 ),
        .I4(s_axi_wdata[16]),
        .O(wdata_wrap_buffer_cmb[16]));
  LUT5 #(
    .INIT(32'h11100010)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst_i_1 
       (.I0(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .I1(wready_reg),
        .I2(p_49_out),
        .I3(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_1 ),
        .I4(s_axi_wdata[17]),
        .O(wdata_wrap_buffer_cmb[17]));
  LUT5 #(
    .INIT(32'h11100010)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst_i_1 
       (.I0(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .I1(wready_reg),
        .I2(p_50_out),
        .I3(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_1 ),
        .I4(s_axi_wdata[18]),
        .O(wdata_wrap_buffer_cmb[18]));
  LUT5 #(
    .INIT(32'h11100010)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst_i_1 
       (.I0(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .I1(wready_reg),
        .I2(p_51_out),
        .I3(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_1 ),
        .I4(s_axi_wdata[19]),
        .O(wdata_wrap_buffer_cmb[19]));
  LUT5 #(
    .INIT(32'h11100010)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst_i_1 
       (.I0(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .I1(wready_reg),
        .I2(p_52_out),
        .I3(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_1 ),
        .I4(s_axi_wdata[20]),
        .O(wdata_wrap_buffer_cmb[20]));
  LUT5 #(
    .INIT(32'h11100010)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst_i_1 
       (.I0(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .I1(wready_reg),
        .I2(p_53_out),
        .I3(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_1 ),
        .I4(s_axi_wdata[21]),
        .O(wdata_wrap_buffer_cmb[21]));
  LUT5 #(
    .INIT(32'h11100010)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst_i_1 
       (.I0(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .I1(wready_reg),
        .I2(p_54_out),
        .I3(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_1 ),
        .I4(s_axi_wdata[22]),
        .O(wdata_wrap_buffer_cmb[22]));
  LUT5 #(
    .INIT(32'h11100010)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst_i_1 
       (.I0(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .I1(wready_reg),
        .I2(p_55_out),
        .I3(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_1 ),
        .I4(s_axi_wdata[23]),
        .O(wdata_wrap_buffer_cmb[23]));
  LUT4 #(
    .INIT(16'h1110)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.FDRE_wstrb_inst_i_1 
       (.I0(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .I1(wready_reg),
        .I2(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_1 ),
        .I3(wstrb_wrap_buffer_2),
        .O(wstrb_wrap_buffer_cmb[2]));
  LUT5 #(
    .INIT(32'h11100010)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst_i_1 
       (.I0(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .I1(wready_reg),
        .I2(p_23_out),
        .I3(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_2 ),
        .I4(s_axi_wdata[24]),
        .O(wdata_wrap_buffer_cmb[24]));
  LUT5 #(
    .INIT(32'h11100010)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst_i_1 
       (.I0(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .I1(wready_reg),
        .I2(p_24_out),
        .I3(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_2 ),
        .I4(s_axi_wdata[25]),
        .O(wdata_wrap_buffer_cmb[25]));
  LUT5 #(
    .INIT(32'h11100010)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst_i_1 
       (.I0(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .I1(wready_reg),
        .I2(p_25_out),
        .I3(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_2 ),
        .I4(s_axi_wdata[26]),
        .O(wdata_wrap_buffer_cmb[26]));
  LUT5 #(
    .INIT(32'h11100010)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst_i_1 
       (.I0(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .I1(wready_reg),
        .I2(p_26_out),
        .I3(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_2 ),
        .I4(s_axi_wdata[27]),
        .O(wdata_wrap_buffer_cmb[27]));
  LUT5 #(
    .INIT(32'h11100010)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst_i_1 
       (.I0(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .I1(wready_reg),
        .I2(p_27_out),
        .I3(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_2 ),
        .I4(s_axi_wdata[28]),
        .O(wdata_wrap_buffer_cmb[28]));
  LUT5 #(
    .INIT(32'h11100010)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst_i_1 
       (.I0(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .I1(wready_reg),
        .I2(p_28_out),
        .I3(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_2 ),
        .I4(s_axi_wdata[29]),
        .O(wdata_wrap_buffer_cmb[29]));
  LUT5 #(
    .INIT(32'h11100010)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst_i_1 
       (.I0(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .I1(wready_reg),
        .I2(p_29_out),
        .I3(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_2 ),
        .I4(s_axi_wdata[30]),
        .O(wdata_wrap_buffer_cmb[30]));
  LUT5 #(
    .INIT(32'h11100010)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst_i_1 
       (.I0(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .I1(wready_reg),
        .I2(p_30_out),
        .I3(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_2 ),
        .I4(s_axi_wdata[31]),
        .O(wdata_wrap_buffer_cmb[31]));
  LUT4 #(
    .INIT(16'h1110)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst_i_1 
       (.I0(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .I1(wready_reg),
        .I2(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_2 ),
        .I3(wstrb_wrap_buffer_3),
        .O(wstrb_wrap_buffer_cmb[3]));
  LUT5 #(
    .INIT(32'h11100010)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst_i_1 
       (.I0(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .I1(wready_reg),
        .I2(wdata_wrap_buffer_32),
        .I3(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_3 ),
        .I4(s_axi_wdata[0]),
        .O(wdata_wrap_buffer_cmb[32]));
  LUT5 #(
    .INIT(32'h11100010)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst_i_1 
       (.I0(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .I1(wready_reg),
        .I2(wdata_wrap_buffer_33),
        .I3(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_3 ),
        .I4(s_axi_wdata[1]),
        .O(wdata_wrap_buffer_cmb[33]));
  LUT5 #(
    .INIT(32'h11100010)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst_i_1 
       (.I0(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .I1(wready_reg),
        .I2(wdata_wrap_buffer_34),
        .I3(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_3 ),
        .I4(s_axi_wdata[2]),
        .O(wdata_wrap_buffer_cmb[34]));
  LUT5 #(
    .INIT(32'h11100010)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst_i_1 
       (.I0(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .I1(wready_reg),
        .I2(wdata_wrap_buffer_35),
        .I3(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_3 ),
        .I4(s_axi_wdata[3]),
        .O(wdata_wrap_buffer_cmb[35]));
  LUT5 #(
    .INIT(32'h11100010)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst_i_1 
       (.I0(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .I1(wready_reg),
        .I2(wdata_wrap_buffer_36),
        .I3(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_3 ),
        .I4(s_axi_wdata[4]),
        .O(wdata_wrap_buffer_cmb[36]));
  LUT5 #(
    .INIT(32'h11100010)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst_i_1 
       (.I0(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .I1(wready_reg),
        .I2(wdata_wrap_buffer_37),
        .I3(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_3 ),
        .I4(s_axi_wdata[5]),
        .O(wdata_wrap_buffer_cmb[37]));
  LUT5 #(
    .INIT(32'h11100010)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst_i_1 
       (.I0(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .I1(wready_reg),
        .I2(wdata_wrap_buffer_38),
        .I3(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_3 ),
        .I4(s_axi_wdata[6]),
        .O(wdata_wrap_buffer_cmb[38]));
  LUT5 #(
    .INIT(32'h11100010)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst_i_1 
       (.I0(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .I1(wready_reg),
        .I2(wdata_wrap_buffer_39),
        .I3(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_3 ),
        .I4(s_axi_wdata[7]),
        .O(wdata_wrap_buffer_cmb[39]));
  LUT4 #(
    .INIT(16'h1110)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.FDRE_wstrb_inst_i_1 
       (.I0(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .I1(wready_reg),
        .I2(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_3 ),
        .I3(wstrb_wrap_buffer_4),
        .O(wstrb_wrap_buffer_cmb[4]));
  LUT5 #(
    .INIT(32'h11100010)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst_i_1 
       (.I0(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .I1(wready_reg),
        .I2(wdata_wrap_buffer_40),
        .I3(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_4 ),
        .I4(s_axi_wdata[8]),
        .O(wdata_wrap_buffer_cmb[40]));
  LUT5 #(
    .INIT(32'h11100010)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst_i_1 
       (.I0(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .I1(wready_reg),
        .I2(wdata_wrap_buffer_41),
        .I3(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_4 ),
        .I4(s_axi_wdata[9]),
        .O(wdata_wrap_buffer_cmb[41]));
  LUT5 #(
    .INIT(32'h11100010)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst_i_1 
       (.I0(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .I1(wready_reg),
        .I2(wdata_wrap_buffer_42),
        .I3(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_4 ),
        .I4(s_axi_wdata[10]),
        .O(wdata_wrap_buffer_cmb[42]));
  LUT5 #(
    .INIT(32'h11100010)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst_i_1 
       (.I0(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .I1(wready_reg),
        .I2(wdata_wrap_buffer_43),
        .I3(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_4 ),
        .I4(s_axi_wdata[11]),
        .O(wdata_wrap_buffer_cmb[43]));
  LUT5 #(
    .INIT(32'h11100010)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst_i_1 
       (.I0(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .I1(wready_reg),
        .I2(wdata_wrap_buffer_44),
        .I3(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_4 ),
        .I4(s_axi_wdata[12]),
        .O(wdata_wrap_buffer_cmb[44]));
  LUT5 #(
    .INIT(32'h11100010)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst_i_1 
       (.I0(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .I1(wready_reg),
        .I2(wdata_wrap_buffer_45),
        .I3(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_4 ),
        .I4(s_axi_wdata[13]),
        .O(wdata_wrap_buffer_cmb[45]));
  LUT5 #(
    .INIT(32'h11100010)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst_i_1 
       (.I0(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .I1(wready_reg),
        .I2(wdata_wrap_buffer_46),
        .I3(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_4 ),
        .I4(s_axi_wdata[14]),
        .O(wdata_wrap_buffer_cmb[46]));
  LUT5 #(
    .INIT(32'h11100010)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst_i_1 
       (.I0(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .I1(wready_reg),
        .I2(p_81_out),
        .I3(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_4 ),
        .I4(s_axi_wdata[15]),
        .O(wdata_wrap_buffer_cmb[47]));
  LUT4 #(
    .INIT(16'h1110)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.FDRE_wstrb_inst_i_1 
       (.I0(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .I1(wready_reg),
        .I2(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_4 ),
        .I3(wstrb_wrap_buffer_5),
        .O(wstrb_wrap_buffer_cmb[5]));
  LUT5 #(
    .INIT(32'h11100010)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst_i_1 
       (.I0(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .I1(wready_reg),
        .I2(wdata_wrap_buffer_48),
        .I3(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_5 ),
        .I4(s_axi_wdata[16]),
        .O(wdata_wrap_buffer_cmb[48]));
  LUT5 #(
    .INIT(32'h11100010)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst_i_1 
       (.I0(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .I1(wready_reg),
        .I2(wdata_wrap_buffer_49),
        .I3(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_5 ),
        .I4(s_axi_wdata[17]),
        .O(wdata_wrap_buffer_cmb[49]));
  LUT5 #(
    .INIT(32'h11100010)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst_i_1 
       (.I0(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .I1(wready_reg),
        .I2(wdata_wrap_buffer_50),
        .I3(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_5 ),
        .I4(s_axi_wdata[18]),
        .O(wdata_wrap_buffer_cmb[50]));
  LUT5 #(
    .INIT(32'h11100010)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst_i_1 
       (.I0(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .I1(wready_reg),
        .I2(wdata_wrap_buffer_51),
        .I3(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_5 ),
        .I4(s_axi_wdata[19]),
        .O(wdata_wrap_buffer_cmb[51]));
  LUT5 #(
    .INIT(32'h11100010)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst_i_1 
       (.I0(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .I1(wready_reg),
        .I2(wdata_wrap_buffer_52),
        .I3(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_5 ),
        .I4(s_axi_wdata[20]),
        .O(wdata_wrap_buffer_cmb[52]));
  LUT5 #(
    .INIT(32'h11100010)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst_i_1 
       (.I0(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .I1(wready_reg),
        .I2(wdata_wrap_buffer_53),
        .I3(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_5 ),
        .I4(s_axi_wdata[21]),
        .O(wdata_wrap_buffer_cmb[53]));
  LUT5 #(
    .INIT(32'h11100010)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst_i_1 
       (.I0(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .I1(wready_reg),
        .I2(p_56_out),
        .I3(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_5 ),
        .I4(s_axi_wdata[22]),
        .O(wdata_wrap_buffer_cmb[54]));
  LUT5 #(
    .INIT(32'h11100010)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst_i_1 
       (.I0(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .I1(wready_reg),
        .I2(p_57_out),
        .I3(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_5 ),
        .I4(s_axi_wdata[23]),
        .O(wdata_wrap_buffer_cmb[55]));
  LUT4 #(
    .INIT(16'h1110)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.FDRE_wstrb_inst_i_1 
       (.I0(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .I1(wready_reg),
        .I2(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_5 ),
        .I3(wstrb_wrap_buffer_6),
        .O(wstrb_wrap_buffer_cmb[6]));
  LUT5 #(
    .INIT(32'h11100010)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst_i_1 
       (.I0(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .I1(wready_reg),
        .I2(wdata_wrap_buffer_56),
        .I3(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_6 ),
        .I4(s_axi_wdata[24]),
        .O(wdata_wrap_buffer_cmb[56]));
  LUT5 #(
    .INIT(32'h11100010)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst_i_1 
       (.I0(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .I1(wready_reg),
        .I2(wdata_wrap_buffer_57),
        .I3(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_6 ),
        .I4(s_axi_wdata[25]),
        .O(wdata_wrap_buffer_cmb[57]));
  LUT5 #(
    .INIT(32'h11100010)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst_i_1 
       (.I0(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .I1(wready_reg),
        .I2(wdata_wrap_buffer_58),
        .I3(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_6 ),
        .I4(s_axi_wdata[26]),
        .O(wdata_wrap_buffer_cmb[58]));
  LUT5 #(
    .INIT(32'h11100010)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst_i_1 
       (.I0(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .I1(wready_reg),
        .I2(wdata_wrap_buffer_59),
        .I3(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_6 ),
        .I4(s_axi_wdata[27]),
        .O(wdata_wrap_buffer_cmb[59]));
  LUT5 #(
    .INIT(32'h11100010)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst_i_1 
       (.I0(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .I1(wready_reg),
        .I2(wdata_wrap_buffer_60),
        .I3(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_6 ),
        .I4(s_axi_wdata[28]),
        .O(wdata_wrap_buffer_cmb[60]));
  LUT5 #(
    .INIT(32'h11100010)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst_i_1 
       (.I0(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .I1(wready_reg),
        .I2(p_31_out),
        .I3(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_6 ),
        .I4(s_axi_wdata[29]),
        .O(wdata_wrap_buffer_cmb[61]));
  LUT5 #(
    .INIT(32'h11100010)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst_i_1 
       (.I0(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .I1(wready_reg),
        .I2(p_32_out),
        .I3(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_6 ),
        .I4(s_axi_wdata[30]),
        .O(wdata_wrap_buffer_cmb[62]));
  LUT5 #(
    .INIT(32'h11100010)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst_i_1 
       (.I0(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .I1(wready_reg),
        .I2(wdata_wrap_buffer_63),
        .I3(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_6 ),
        .I4(s_axi_wdata[31]),
        .O(wdata_wrap_buffer_cmb[63]));
  LUT4 #(
    .INIT(16'h1110)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst_i_1 
       (.I0(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .I1(wready_reg),
        .I2(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_6 ),
        .I3(wstrb_wrap_buffer_7),
        .O(wstrb_wrap_buffer_cmb[7]));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT3 #(
    .INIT(8'h02)) 
    data_Exists_I_i_2
       (.I0(wr_cmd_valid),
        .I1(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ),
        .I2(wready_reg),
        .O(data_Exists_I_reg));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_carry_and" *) 
module ddr_axi_mig_7series_v2_4_ddr_carry_and_50
   (carry_local_1,
    sel_0,
    last_beat_ii,
    lopt);
  output carry_local_1;
  input sel_0;
  input last_beat_ii;
  output lopt;

  wire \<const0> ;
  wire carry_local_1;
  wire last_beat_ii;
  wire sel_0;

  assign lopt = \<const0> ;
  GND GND
       (.G(\<const0> ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_carry_and" *) 
module ddr_axi_mig_7series_v2_4_ddr_carry_and_51
   (carry_local_2,
    sel_1,
    carry_local_1,
    lopt,
    lopt_1);
  output carry_local_2;
  input sel_1;
  input carry_local_1;
  input lopt;
  output lopt_1;

  wire \<const0> ;
  wire carry_local_1;
  wire carry_local_2;
  wire sel_1;

  assign carry_local_2 = lopt;
  assign lopt_1 = \<const0> ;
  GND GND
       (.G(\<const0> ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_carry_and" *) 
module ddr_axi_mig_7series_v2_4_ddr_carry_and_52
   (s_axi_rlast,
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst ,
    carry_local_2,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7);
  output s_axi_rlast;
  input \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst ;
  input carry_local_2;
  input lopt;
  input lopt_1;
  output lopt_2;
  input lopt_3;
  input lopt_4;
  output lopt_5;
  input lopt_6;
  input lopt_7;

  wire \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst ;
  wire carry_local_2;
  wire \^lopt_1 ;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire \^lopt_4 ;
  wire \^lopt_5 ;
  wire \^lopt_6 ;
  wire \^lopt_7 ;
  wire lopt_8;
  wire s_axi_rlast;
  wire [1:1]\NLW_USE_FPGA.and_inst_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_USE_FPGA.and_inst_CARRY4_O_UNCONNECTED ;

  assign \^lopt_1  = lopt;
  assign \^lopt_2  = lopt_1;
  assign \^lopt_4  = lopt_3;
  assign \^lopt_5  = lopt_4;
  assign \^lopt_7  = lopt_6;
  assign lopt_2 = \^lopt_3 ;
  assign lopt_5 = \^lopt_6 ;
  assign lopt_8 = lopt_7;
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \USE_FPGA.and_inst_CARRY4 
       (.CI(carry_local_2),
        .CO({\^lopt_6 ,\^lopt_3 ,\NLW_USE_FPGA.and_inst_CARRY4_CO_UNCONNECTED [1],s_axi_rlast}),
        .CYINIT(1'b0),
        .DI({\^lopt_7 ,\^lopt_4 ,\^lopt_1 ,1'b0}),
        .O(\NLW_USE_FPGA.and_inst_CARRY4_O_UNCONNECTED [3:0]),
        .S({lopt_8,\^lopt_5 ,\^lopt_2 ,\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst }));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_carry_and" *) 
module ddr_axi_mig_7series_v2_4_ddr_carry_and_57
   (p_1_in,
    sel_access_need_extra_word,
    last_word_local_carry_3,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6);
  output p_1_in;
  input sel_access_need_extra_word;
  input last_word_local_carry_3;
  input lopt;
  input lopt_1;
  input lopt_2;
  input lopt_3;
  input lopt_4;
  input lopt_5;
  input lopt_6;

  wire last_word_local_carry_3;
  wire lopt;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire \^lopt_4 ;
  wire \^lopt_5 ;
  wire \^lopt_6 ;
  wire lopt_7;
  wire p_1_in;
  wire sel_access_need_extra_word;
  wire [2:0]\NLW_USE_FPGA_ADJUSTED_LEN.LUT_LAST[0].and_inst_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_USE_FPGA_ADJUSTED_LEN.LUT_LAST[0].and_inst_CARRY4_O_UNCONNECTED ;

  assign \^lopt_2  = lopt_1;
  assign \^lopt_3  = lopt_2;
  assign \^lopt_4  = lopt_3;
  assign \^lopt_5  = lopt_4;
  assign \^lopt_6  = lopt_5;
  assign lopt_7 = lopt_6;
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \USE_FPGA_ADJUSTED_LEN.LUT_LAST[0].and_inst_CARRY4 
       (.CI(1'b0),
        .CO({p_1_in,\NLW_USE_FPGA_ADJUSTED_LEN.LUT_LAST[0].and_inst_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(lopt),
        .DI({1'b0,\^lopt_6 ,\^lopt_4 ,\^lopt_2 }),
        .O(\NLW_USE_FPGA_ADJUSTED_LEN.LUT_LAST[0].and_inst_CARRY4_O_UNCONNECTED [3:0]),
        .S({sel_access_need_extra_word,lopt_7,\^lopt_5 ,\^lopt_3 }));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_carry_and" *) 
module ddr_axi_mig_7series_v2_4_ddr_carry_and_59
   (s_valid_dummy1,
    buffer_Full,
    sr_ARVALID,
    cmd_push_block,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7);
  output s_valid_dummy1;
  input buffer_Full;
  input sr_ARVALID;
  input cmd_push_block;
  input lopt;
  input lopt_1;
  output lopt_2;
  input lopt_3;
  input lopt_4;
  output lopt_5;
  input lopt_6;
  input lopt_7;

  wire buffer_Full;
  wire cmd_push;
  wire cmd_push_block;
  wire \^lopt_1 ;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire \^lopt_4 ;
  wire \^lopt_5 ;
  wire \^lopt_6 ;
  wire \^lopt_7 ;
  wire lopt_8;
  wire s_valid_dummy1;
  wire sr_ARVALID;
  wire [1:0]\NLW_USE_FPGA.and_inst_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_USE_FPGA.and_inst_CARRY4_O_UNCONNECTED ;

  assign \^lopt_1  = lopt;
  assign \^lopt_2  = lopt_1;
  assign \^lopt_4  = lopt_3;
  assign \^lopt_5  = lopt_4;
  assign \^lopt_7  = lopt_6;
  assign lopt_2 = \^lopt_3 ;
  assign lopt_5 = \^lopt_6 ;
  assign lopt_8 = lopt_7;
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \USE_FPGA.and_inst_CARRY4 
       (.CI(1'b0),
        .CO({\^lopt_6 ,\^lopt_3 ,\NLW_USE_FPGA.and_inst_CARRY4_CO_UNCONNECTED [1:0]}),
        .CYINIT(cmd_push),
        .DI({\^lopt_7 ,\^lopt_4 ,\^lopt_1 ,1'b0}),
        .O(\NLW_USE_FPGA.and_inst_CARRY4_O_UNCONNECTED [3:0]),
        .S({lopt_8,\^lopt_5 ,\^lopt_2 ,1'b1}));
  LUT3 #(
    .INIT(8'h04)) 
    \USE_FPGA.and_inst_i_1__7 
       (.I0(buffer_Full),
        .I1(sr_ARVALID),
        .I2(cmd_push_block),
        .O(cmd_push));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_carry_and" *) 
module ddr_axi_mig_7series_v2_4_ddr_carry_and_6
   (word_complete_next_wrap_pop,
    wready_reg,
    word_complete_next_wrap_valid,
    lopt,
    lopt_1);
  output word_complete_next_wrap_pop;
  input wready_reg;
  input word_complete_next_wrap_valid;
  input lopt;
  output lopt_1;

  wire \<const0> ;
  wire word_complete_next_wrap_pop;
  wire word_complete_next_wrap_valid;
  wire wready_reg;

  assign lopt_1 = \<const0> ;
  assign word_complete_next_wrap_pop = lopt;
  GND GND
       (.G(\<const0> ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_carry_and" *) 
module ddr_axi_mig_7series_v2_4_ddr_carry_and_60
   (s_valid_dummy2,
    s_valid_dummy1,
    lopt,
    lopt_1);
  output s_valid_dummy2;
  input s_valid_dummy1;
  output lopt;
  output lopt_1;

  wire \<const0> ;
  wire \<const1> ;
  wire s_valid_dummy1;
  wire s_valid_dummy2;

  assign lopt = \<const0> ;
  assign lopt_1 = \<const1> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_carry_and" *) 
module ddr_axi_mig_7series_v2_4_ddr_carry_and_61
   (valid_Write_dummy1,
    valid_Write,
    lopt,
    lopt_1,
    lopt_2);
  output valid_Write_dummy1;
  input valid_Write;
  input lopt;
  output lopt_1;
  output lopt_2;

  wire \<const0> ;
  wire \<const1> ;
  wire valid_Write;
  wire valid_Write_dummy1;

  assign lopt_1 = \<const0> ;
  assign lopt_2 = \<const1> ;
  assign valid_Write_dummy1 = lopt;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_carry_and" *) 
module ddr_axi_mig_7series_v2_4_ddr_carry_and_62
   (valid_Write_dummy2,
    valid_Write_dummy1,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7,
    lopt_8,
    lopt_9,
    lopt_10);
  output valid_Write_dummy2;
  input valid_Write_dummy1;
  output lopt;
  input lopt_1;
  input lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  input lopt_7;
  input lopt_8;
  output lopt_9;
  output lopt_10;

  wire \^lopt_1 ;
  wire \^lopt_10 ;
  wire lopt_11;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire \^lopt_4 ;
  wire \^lopt_5 ;
  wire \^lopt_6 ;
  wire \^lopt_7 ;
  wire \^lopt_8 ;
  wire \^lopt_9 ;
  wire valid_Write_dummy1;
  wire valid_Write_dummy2;
  wire [0:0]\NLW_USE_FPGA.and_inst_CARRY4_CO_UNCONNECTED ;
  wire [1:0]\NLW_USE_FPGA.and_inst_CARRY4_O_UNCONNECTED ;

  assign \^lopt_2  = lopt_1;
  assign \^lopt_3  = lopt_2;
  assign \^lopt_5  = lopt_4;
  assign \^lopt_6  = lopt_5;
  assign \^lopt_8  = lopt_7;
  assign \^lopt_9  = lopt_8;
  assign lopt = \^lopt_1 ;
  assign lopt_10 = lopt_11;
  assign lopt_3 = \^lopt_4 ;
  assign lopt_6 = \^lopt_7 ;
  assign lopt_9 = \^lopt_10 ;
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \USE_FPGA.and_inst_CARRY4 
       (.CI(valid_Write_dummy1),
        .CO({\^lopt_7 ,\^lopt_4 ,\^lopt_1 ,\NLW_USE_FPGA.and_inst_CARRY4_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({\^lopt_8 ,\^lopt_5 ,\^lopt_2 ,1'b0}),
        .O({lopt_11,\^lopt_10 ,\NLW_USE_FPGA.and_inst_CARRY4_O_UNCONNECTED [1:0]}),
        .S({\^lopt_9 ,\^lopt_6 ,\^lopt_3 ,1'b1}));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_carry_and" *) 
module ddr_axi_mig_7series_v2_4_ddr_carry_and_63
   (p_0_in,
    valid_Write_dummy2,
    lopt,
    lopt_1,
    lopt_2);
  output p_0_in;
  input valid_Write_dummy2;
  input lopt;
  output lopt_1;
  output lopt_2;

  wire \<const0> ;
  wire \<const1> ;
  wire p_0_in;
  wire valid_Write_dummy2;

  assign lopt_1 = \<const0> ;
  assign lopt_2 = \<const1> ;
  assign p_0_in = lopt;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_carry_and" *) 
module ddr_axi_mig_7series_v2_4_ddr_carry_and_64
   (valid_Write,
    buffer_full_early,
    s_valid_dummy2,
    rd_cmd_ready,
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst ,
    buffer_Full,
    addr,
    lopt,
    lopt_1,
    lopt_2);
  output valid_Write;
  output buffer_full_early;
  input s_valid_dummy2;
  input rd_cmd_ready;
  input \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst ;
  input buffer_Full;
  input [4:0]addr;
  input lopt;
  output lopt_1;
  output lopt_2;

  wire \<const0> ;
  wire \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst ;
  wire \USE_FPGA_VALID_WRITE.FDRE_I1_i_2__0_n_0 ;
  wire [4:0]addr;
  wire buffer_Full;
  wire buffer_full_early;
  wire rd_cmd_ready;
  wire s_ready;
  wire s_valid_dummy2;
  wire valid_Write;

  assign lopt_1 = \<const0> ;
  assign lopt_2 = s_ready;
  assign valid_Write = lopt;
  GND GND
       (.G(\<const0> ));
  LUT1 #(
    .INIT(2'h1)) 
    \USE_FPGA.and_inst_i_1__8 
       (.I0(buffer_Full),
        .O(s_ready));
  LUT4 #(
    .INIT(16'h4440)) 
    \USE_FPGA_VALID_WRITE.FDRE_I1_i_1__0 
       (.I0(rd_cmd_ready),
        .I1(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst ),
        .I2(\USE_FPGA_VALID_WRITE.FDRE_I1_i_2__0_n_0 ),
        .I3(buffer_Full),
        .O(buffer_full_early));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \USE_FPGA_VALID_WRITE.FDRE_I1_i_2__0 
       (.I0(addr[2]),
        .I1(addr[4]),
        .I2(addr[0]),
        .I3(valid_Write),
        .I4(addr[1]),
        .I5(addr[3]),
        .O(\USE_FPGA_VALID_WRITE.FDRE_I1_i_2__0_n_0 ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_carry_and" *) 
module ddr_axi_mig_7series_v2_4_ddr_carry_and_7
   (word_complete_next_wrap_valid,
    \USE_REGISTER.M_AXI_WVALID_q_reg ,
    s_axi_wvalid,
    word_complete_next_wrap_qual,
    word_complete_rest_valid,
    wready_d2,
    \USE_REGISTER.M_AXI_WVALID_q_reg_0 ,
    lopt,
    lopt_1);
  output word_complete_next_wrap_valid;
  output \USE_REGISTER.M_AXI_WVALID_q_reg ;
  input s_axi_wvalid;
  input word_complete_next_wrap_qual;
  input word_complete_rest_valid;
  input wready_d2;
  input \USE_REGISTER.M_AXI_WVALID_q_reg_0 ;
  input lopt;
  output lopt_1;

  wire \<const0> ;
  wire \USE_REGISTER.M_AXI_WVALID_q_reg ;
  wire \USE_REGISTER.M_AXI_WVALID_q_reg_0 ;
  wire s_axi_wvalid;
  wire word_complete_next_wrap_qual;
  wire word_complete_next_wrap_valid;
  wire word_complete_rest_valid;
  wire wready_d2;

  assign lopt_1 = \<const0> ;
  assign word_complete_next_wrap_valid = lopt;
  GND GND
       (.G(\<const0> ));
  LUT4 #(
    .INIT(16'hEFEE)) 
    \USE_REGISTER.M_AXI_WVALID_q_i_1 
       (.I0(word_complete_next_wrap_valid),
        .I1(word_complete_rest_valid),
        .I2(wready_d2),
        .I3(\USE_REGISTER.M_AXI_WVALID_q_reg_0 ),
        .O(\USE_REGISTER.M_AXI_WVALID_q_reg ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_carry_and" *) 
module ddr_axi_mig_7series_v2_4_ddr_carry_and_8
   (word_complete_next_wrap_qual,
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst ,
    word_complete_next_wrap,
    lopt,
    lopt_1);
  output word_complete_next_wrap_qual;
  input \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst ;
  input word_complete_next_wrap;
  input lopt;
  output lopt_1;

  wire \<const0> ;
  wire \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst ;
  wire word_complete_next_wrap;
  wire word_complete_next_wrap_qual;

  assign lopt_1 = \<const0> ;
  assign word_complete_next_wrap_qual = lopt;
  GND GND
       (.G(\<const0> ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_carry_and" *) 
module ddr_axi_mig_7series_v2_4_ddr_carry_and_9
   (word_complete_rest_last,
    wrap_buffer_available_reg,
    s_axi_wlast,
    word_complete_rest_pop,
    word_complete_next_wrap_last,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7,
    lopt_8);
  output word_complete_rest_last;
  output wrap_buffer_available_reg;
  input s_axi_wlast;
  input word_complete_rest_pop;
  input word_complete_next_wrap_last;
  input lopt;
  input lopt_1;
  input lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  input lopt_7;
  input lopt_8;

  wire lopt;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire \^lopt_4 ;
  wire \^lopt_5 ;
  wire \^lopt_6 ;
  wire \^lopt_7 ;
  wire \^lopt_8 ;
  wire lopt_9;
  wire s_axi_wlast;
  wire word_complete_next_wrap_last;
  wire word_complete_rest_last;
  wire word_complete_rest_pop;
  wire wrap_buffer_available_reg;
  wire [0:0]\NLW_USE_FPGA.and_inst_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_USE_FPGA.and_inst_CARRY4_O_UNCONNECTED ;

  assign \^lopt_2  = lopt_1;
  assign \^lopt_3  = lopt_2;
  assign \^lopt_5  = lopt_4;
  assign \^lopt_6  = lopt_5;
  assign \^lopt_8  = lopt_7;
  assign lopt_3 = \^lopt_4 ;
  assign lopt_6 = \^lopt_7 ;
  assign lopt_9 = lopt_8;
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \USE_FPGA.and_inst_CARRY4 
       (.CI(lopt),
        .CO({word_complete_rest_last,\^lopt_7 ,\^lopt_4 ,\NLW_USE_FPGA.and_inst_CARRY4_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,\^lopt_8 ,\^lopt_5 ,\^lopt_2 }),
        .O(\NLW_USE_FPGA.and_inst_CARRY4_O_UNCONNECTED [3:0]),
        .S({s_axi_wlast,lopt_9,\^lopt_6 ,\^lopt_3 }));
  LUT2 #(
    .INIT(4'h1)) 
    wrap_buffer_available_i_3
       (.I0(word_complete_rest_last),
        .I1(word_complete_next_wrap_last),
        .O(wrap_buffer_available_reg));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_carry_latch_and" *) 
module ddr_axi_mig_7series_v2_4_ddr_carry_latch_and
   (wrap_qualifier_7,
    wrap_qualifier_6,
    wrap_qualifier_5,
    wrap_qualifier_4,
    wrap_qualifier_3,
    wrap_qualifier_2,
    wrap_qualifier_1,
    wrap_qualifier_0,
    last_word_carry,
    wstrb_wrap_buffer_7,
    pop_si_data,
    wstrb_wrap_buffer_6,
    wstrb_wrap_buffer_5,
    wstrb_wrap_buffer_4,
    wstrb_wrap_buffer_3,
    wstrb_wrap_buffer_2,
    wstrb_wrap_buffer_1,
    wstrb_wrap_buffer_0,
    wrap_buffer_available);
  output wrap_qualifier_7;
  output wrap_qualifier_6;
  output wrap_qualifier_5;
  output wrap_qualifier_4;
  output wrap_qualifier_3;
  output wrap_qualifier_2;
  output wrap_qualifier_1;
  output wrap_qualifier_0;
  input last_word_carry;
  input wstrb_wrap_buffer_7;
  input pop_si_data;
  input wstrb_wrap_buffer_6;
  input wstrb_wrap_buffer_5;
  input wstrb_wrap_buffer_4;
  input wstrb_wrap_buffer_3;
  input wstrb_wrap_buffer_2;
  input wstrb_wrap_buffer_1;
  input wstrb_wrap_buffer_0;
  input wrap_buffer_available;

  wire I_n;
  wire last_word_carry;
  wire p_128_in;
  wire pop_si_data;
  wire wrap_buffer_available;
  wire wrap_qualifier_0;
  wire wrap_qualifier_1;
  wire wrap_qualifier_2;
  wire wrap_qualifier_3;
  wire wrap_qualifier_4;
  wire wrap_qualifier_5;
  wire wrap_qualifier_6;
  wire wrap_qualifier_7;
  wire wstrb_wrap_buffer_0;
  wire wstrb_wrap_buffer_1;
  wire wstrb_wrap_buffer_2;
  wire wstrb_wrap_buffer_3;
  wire wstrb_wrap_buffer_4;
  wire wstrb_wrap_buffer_5;
  wire wstrb_wrap_buffer_6;
  wire wstrb_wrap_buffer_7;

  (* BOX_TYPE = "PRIMITIVE" *) 
  AND2B1L #(
    .IS_SRI_INVERTED(1'b0)) 
    \USE_FPGA.and2b1l_inst 
       (.DI(last_word_carry),
        .O(p_128_in),
        .SRI(I_n));
  LUT1 #(
    .INIT(2'h1)) 
    \USE_FPGA.and2b1l_inst_i_1__2 
       (.I0(wrap_buffer_available),
        .O(I_n));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.LUT6_strb_inst_i_1 
       (.I0(wstrb_wrap_buffer_0),
        .I1(pop_si_data),
        .I2(p_128_in),
        .O(wrap_qualifier_0));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.LUT6_strb_inst_i_1 
       (.I0(wstrb_wrap_buffer_1),
        .I1(pop_si_data),
        .I2(p_128_in),
        .O(wrap_qualifier_1));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.LUT6_strb_inst_i_1 
       (.I0(wstrb_wrap_buffer_2),
        .I1(pop_si_data),
        .I2(p_128_in),
        .O(wrap_qualifier_2));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.LUT6_strb_inst_i_1 
       (.I0(wstrb_wrap_buffer_3),
        .I1(pop_si_data),
        .I2(p_128_in),
        .O(wrap_qualifier_3));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.LUT6_strb_inst_i_1 
       (.I0(wstrb_wrap_buffer_4),
        .I1(pop_si_data),
        .I2(p_128_in),
        .O(wrap_qualifier_4));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.LUT6_strb_inst_i_1 
       (.I0(wstrb_wrap_buffer_5),
        .I1(pop_si_data),
        .I2(p_128_in),
        .O(wrap_qualifier_5));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.LUT6_strb_inst_i_1 
       (.I0(wstrb_wrap_buffer_6),
        .I1(pop_si_data),
        .I2(p_128_in),
        .O(wrap_qualifier_6));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.LUT6_strb_inst_i_1 
       (.I0(wstrb_wrap_buffer_7),
        .I1(pop_si_data),
        .I2(p_128_in),
        .O(wrap_qualifier_7));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_carry_latch_and" *) 
module ddr_axi_mig_7series_v2_4_ddr_carry_latch_and_22
   (\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[17].FDRE_inst ,
    last_word_for_mask_0,
    I_n);
  output \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[17].FDRE_inst ;
  input last_word_for_mask_0;
  input I_n;

  wire I_n;
  wire \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[17].FDRE_inst ;
  wire last_word_for_mask_0;

  (* BOX_TYPE = "PRIMITIVE" *) 
  AND2B1L #(
    .IS_SRI_INVERTED(1'b0)) 
    \USE_FPGA.and2b1l_inst 
       (.DI(last_word_for_mask_0),
        .O(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[17].FDRE_inst ),
        .SRI(I_n));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_carry_latch_and" *) 
module ddr_axi_mig_7series_v2_4_ddr_carry_latch_and_23
   (\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[18].FDRE_inst ,
    last_word_for_mask_1,
    I_n_0);
  output \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[18].FDRE_inst ;
  input last_word_for_mask_1;
  input I_n_0;

  wire I_n_0;
  wire \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[18].FDRE_inst ;
  wire last_word_for_mask_1;

  (* BOX_TYPE = "PRIMITIVE" *) 
  AND2B1L #(
    .IS_SRI_INVERTED(1'b0)) 
    \USE_FPGA.and2b1l_inst 
       (.DI(last_word_for_mask_1),
        .O(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[18].FDRE_inst ),
        .SRI(I_n_0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_carry_latch_and" *) 
module ddr_axi_mig_7series_v2_4_ddr_carry_latch_and_24
   (\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst ,
    last_word_for_mask_2,
    I_n_1);
  output \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst ;
  input last_word_for_mask_2;
  input I_n_1;

  wire I_n_1;
  wire \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst ;
  wire last_word_for_mask_2;

  (* BOX_TYPE = "PRIMITIVE" *) 
  AND2B1L #(
    .IS_SRI_INVERTED(1'b0)) 
    \USE_FPGA.and2b1l_inst 
       (.DI(last_word_for_mask_2),
        .O(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst ),
        .SRI(I_n_1));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_carry_latch_and" *) 
module ddr_axi_mig_7series_v2_4_ddr_carry_latch_and_32
   (rd_cmd_ready,
    use_wrap_buffer_reg,
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst ,
    I_n,
    wrap_buffer_available_reg,
    use_wrap_buffer_reg_0);
  output rd_cmd_ready;
  output use_wrap_buffer_reg;
  input \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst ;
  input I_n;
  input wrap_buffer_available_reg;
  input use_wrap_buffer_reg_0;

  wire I_n;
  wire \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst ;
  wire rd_cmd_ready;
  wire use_wrap_buffer_reg;
  wire use_wrap_buffer_reg_0;
  wire wrap_buffer_available_reg;

  (* BOX_TYPE = "PRIMITIVE" *) 
  AND2B1L #(
    .IS_SRI_INVERTED(1'b0)) 
    \USE_FPGA.and2b1l_inst 
       (.DI(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst ),
        .O(rd_cmd_ready),
        .SRI(I_n));
  LUT3 #(
    .INIT(8'hDC)) 
    use_wrap_buffer_i_1
       (.I0(rd_cmd_ready),
        .I1(wrap_buffer_available_reg),
        .I2(use_wrap_buffer_reg_0),
        .O(use_wrap_buffer_reg));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_carry_latch_and" *) 
module ddr_axi_mig_7series_v2_4_ddr_carry_latch_and_54
   (\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[17].FDRE_inst ,
    last_word_for_mask_0,
    I_n);
  output \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[17].FDRE_inst ;
  input last_word_for_mask_0;
  input I_n;

  wire I_n;
  wire \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[17].FDRE_inst ;
  wire last_word_for_mask_0;

  (* BOX_TYPE = "PRIMITIVE" *) 
  AND2B1L #(
    .IS_SRI_INVERTED(1'b0)) 
    \USE_FPGA.and2b1l_inst 
       (.DI(last_word_for_mask_0),
        .O(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[17].FDRE_inst ),
        .SRI(I_n));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_carry_latch_and" *) 
module ddr_axi_mig_7series_v2_4_ddr_carry_latch_and_55
   (\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[18].FDRE_inst ,
    last_word_for_mask_1,
    I_n_0);
  output \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[18].FDRE_inst ;
  input last_word_for_mask_1;
  input I_n_0;

  wire I_n_0;
  wire \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[18].FDRE_inst ;
  wire last_word_for_mask_1;

  (* BOX_TYPE = "PRIMITIVE" *) 
  AND2B1L #(
    .IS_SRI_INVERTED(1'b0)) 
    \USE_FPGA.and2b1l_inst 
       (.DI(last_word_for_mask_1),
        .O(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[18].FDRE_inst ),
        .SRI(I_n_0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_carry_latch_and" *) 
module ddr_axi_mig_7series_v2_4_ddr_carry_latch_and_56
   (\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst ,
    last_word_for_mask_2,
    I_n_1);
  output \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst ;
  input last_word_for_mask_2;
  input I_n_1;

  wire I_n_1;
  wire \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst ;
  wire last_word_for_mask_2;

  (* BOX_TYPE = "PRIMITIVE" *) 
  AND2B1L #(
    .IS_SRI_INVERTED(1'b0)) 
    \USE_FPGA.and2b1l_inst 
       (.DI(last_word_for_mask_2),
        .O(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst ),
        .SRI(I_n_1));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_carry_latch_or" *) 
module ddr_axi_mig_7series_v2_4_ddr_carry_latch_or
   (sel_new_write,
    hsum_A_4,
    hsum_A_3,
    hsum_A_2,
    hsum_A_1,
    hsum_A_0,
    valid_Write,
    data_Exists_I,
    word_complete_rest_last,
    word_complete_next_wrap_last,
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst ,
    addr);
  output sel_new_write;
  output hsum_A_4;
  output hsum_A_3;
  output hsum_A_2;
  output hsum_A_1;
  output hsum_A_0;
  input valid_Write;
  input data_Exists_I;
  input word_complete_rest_last;
  input word_complete_next_wrap_last;
  input \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst ;
  input [4:0]addr;

  wire \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst ;
  wire [4:0]addr;
  wire data_Exists_I;
  wire hsum_A_0;
  wire hsum_A_1;
  wire hsum_A_2;
  wire hsum_A_3;
  wire hsum_A_4;
  wire new_write;
  wire sel_new_write;
  wire valid_Write;
  wire word_complete_next_wrap_last;
  wire word_complete_rest_last;

  (* BOX_TYPE = "PRIMITIVE" *) 
  OR2L #(
    .IS_SRI_INVERTED(1'b0)) 
    \USE_FPGA.or2l_inst1 
       (.DI(valid_Write),
        .O(new_write),
        .SRI(sel_new_write));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \USE_FPGA.or2l_inst1_i_1 
       (.I0(addr[2]),
        .I1(addr[1]),
        .I2(addr[4]),
        .I3(addr[3]),
        .I4(addr[0]),
        .O(sel_new_write));
  LUT6 #(
    .INIT(64'h222A222288808888)) 
    \USE_FPGA_ADDR.ADDR_GEN[0].USE_MUXCY.MUXCY_inst_i_1 
       (.I0(new_write),
        .I1(data_Exists_I),
        .I2(word_complete_rest_last),
        .I3(word_complete_next_wrap_last),
        .I4(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst ),
        .I5(addr[0]),
        .O(hsum_A_0));
  LUT6 #(
    .INIT(64'h222A222288808888)) 
    \USE_FPGA_ADDR.ADDR_GEN[1].USE_MUXCY.MUXCY_inst_i_1 
       (.I0(new_write),
        .I1(data_Exists_I),
        .I2(word_complete_rest_last),
        .I3(word_complete_next_wrap_last),
        .I4(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst ),
        .I5(addr[1]),
        .O(hsum_A_1));
  LUT6 #(
    .INIT(64'h222A222288808888)) 
    \USE_FPGA_ADDR.ADDR_GEN[2].USE_MUXCY.MUXCY_inst_i_1 
       (.I0(new_write),
        .I1(data_Exists_I),
        .I2(word_complete_rest_last),
        .I3(word_complete_next_wrap_last),
        .I4(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst ),
        .I5(addr[2]),
        .O(hsum_A_2));
  LUT6 #(
    .INIT(64'h222A222288808888)) 
    \USE_FPGA_ADDR.ADDR_GEN[3].USE_MUXCY.MUXCY_inst_i_1 
       (.I0(new_write),
        .I1(data_Exists_I),
        .I2(word_complete_rest_last),
        .I3(word_complete_next_wrap_last),
        .I4(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst ),
        .I5(addr[3]),
        .O(hsum_A_3));
  LUT6 #(
    .INIT(64'h222A222288808888)) 
    \USE_FPGA_ADDR.ADDR_GEN[4].XORCY_inst_i_1 
       (.I0(new_write),
        .I1(data_Exists_I),
        .I2(word_complete_rest_last),
        .I3(word_complete_next_wrap_last),
        .I4(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst ),
        .I5(addr[4]),
        .O(hsum_A_4));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_carry_latch_or" *) 
module ddr_axi_mig_7series_v2_4_ddr_carry_latch_or_58
   (sel_new_write,
    hsum_A_4,
    hsum_A_3,
    hsum_A_2,
    hsum_A_1,
    hsum_A_0,
    valid_Write,
    data_Exists_I,
    rd_cmd_ready,
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst ,
    addr);
  output sel_new_write;
  output hsum_A_4;
  output hsum_A_3;
  output hsum_A_2;
  output hsum_A_1;
  output hsum_A_0;
  input valid_Write;
  input data_Exists_I;
  input rd_cmd_ready;
  input \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst ;
  input [4:0]addr;

  wire \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst ;
  wire [4:0]addr;
  wire data_Exists_I;
  wire hsum_A_0;
  wire hsum_A_1;
  wire hsum_A_2;
  wire hsum_A_3;
  wire hsum_A_4;
  wire new_write;
  wire rd_cmd_ready;
  wire sel_new_write;
  wire valid_Write;

  (* BOX_TYPE = "PRIMITIVE" *) 
  OR2L #(
    .IS_SRI_INVERTED(1'b0)) 
    \USE_FPGA.or2l_inst1 
       (.DI(valid_Write),
        .O(new_write),
        .SRI(sel_new_write));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \USE_FPGA.or2l_inst1_i_1__0 
       (.I0(addr[2]),
        .I1(addr[1]),
        .I2(addr[4]),
        .I3(addr[3]),
        .I4(addr[0]),
        .O(sel_new_write));
  LUT5 #(
    .INIT(32'h2A228088)) 
    \USE_FPGA_ADDR.ADDR_GEN[0].USE_MUXCY.MUXCY_inst_i_1__0 
       (.I0(new_write),
        .I1(data_Exists_I),
        .I2(rd_cmd_ready),
        .I3(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst ),
        .I4(addr[0]),
        .O(hsum_A_0));
  LUT5 #(
    .INIT(32'h2A228088)) 
    \USE_FPGA_ADDR.ADDR_GEN[1].USE_MUXCY.MUXCY_inst_i_1__0 
       (.I0(new_write),
        .I1(data_Exists_I),
        .I2(rd_cmd_ready),
        .I3(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst ),
        .I4(addr[1]),
        .O(hsum_A_1));
  LUT5 #(
    .INIT(32'h2A228088)) 
    \USE_FPGA_ADDR.ADDR_GEN[2].USE_MUXCY.MUXCY_inst_i_1__0 
       (.I0(new_write),
        .I1(data_Exists_I),
        .I2(rd_cmd_ready),
        .I3(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst ),
        .I4(addr[2]),
        .O(hsum_A_2));
  LUT5 #(
    .INIT(32'h2A228088)) 
    \USE_FPGA_ADDR.ADDR_GEN[3].USE_MUXCY.MUXCY_inst_i_1__0 
       (.I0(new_write),
        .I1(data_Exists_I),
        .I2(rd_cmd_ready),
        .I3(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst ),
        .I4(addr[3]),
        .O(hsum_A_3));
  LUT5 #(
    .INIT(32'h2A228088)) 
    \USE_FPGA_ADDR.ADDR_GEN[4].XORCY_inst_i_1__0 
       (.I0(new_write),
        .I1(data_Exists_I),
        .I2(rd_cmd_ready),
        .I3(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst ),
        .I4(addr[4]),
        .O(hsum_A_4));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_carry_or" *) 
module ddr_axi_mig_7series_v2_4_ddr_carry_or
   (word_complete_rest,
    wrap_buffer_available_reg,
    S_n,
    word_complete_last_word,
    s_axi_wvalid,
    wrap_buffer_available_reg_0,
    word_complete_next_wrap,
    wready_reg,
    wrap_buffer_available,
    lopt,
    lopt_1);
  output word_complete_rest;
  output wrap_buffer_available_reg;
  input S_n;
  input word_complete_last_word;
  input s_axi_wvalid;
  input wrap_buffer_available_reg_0;
  input word_complete_next_wrap;
  input wready_reg;
  input wrap_buffer_available;
  input lopt;
  output lopt_1;

  wire \<const1> ;
  wire S_n;
  wire s_axi_wvalid;
  wire word_complete_last_word;
  wire word_complete_next_wrap;
  wire word_complete_rest;
  wire wrap_buffer_available;
  wire wrap_buffer_available_reg;
  wire wrap_buffer_available_reg_0;
  wire wready_reg;

  assign lopt_1 = \<const1> ;
  assign word_complete_rest = lopt;
  VCC VCC
       (.P(\<const1> ));
  LUT6 #(
    .INIT(64'hFFFF888088808880)) 
    wrap_buffer_available_i_1
       (.I0(s_axi_wvalid),
        .I1(wrap_buffer_available_reg_0),
        .I2(word_complete_rest),
        .I3(word_complete_next_wrap),
        .I4(wready_reg),
        .I5(wrap_buffer_available),
        .O(wrap_buffer_available_reg));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_carry_or" *) 
module ddr_axi_mig_7series_v2_4_ddr_carry_or_34
   (last_beat_ii,
    last_beat_i,
    use_wrap_buffer_reg,
    lopt,
    lopt_1);
  output last_beat_ii;
  input last_beat_i;
  input use_wrap_buffer_reg;
  output lopt;
  output lopt_1;

  wire \<const1> ;
  wire last_beat_i;
  wire last_beat_ii;
  wire sel_word_complete_last_word0;
  wire use_wrap_buffer_reg;

  assign lopt = \<const1> ;
  assign lopt_1 = sel_word_complete_last_word0;
  LUT1 #(
    .INIT(2'h1)) 
    \USE_FPGA.and_inst_i_1__10 
       (.I0(use_wrap_buffer_reg),
        .O(sel_word_complete_last_word0));
  VCC VCC
       (.P(\<const1> ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_carry_or" *) 
module ddr_axi_mig_7series_v2_4_ddr_carry_or_41
   (word_complete_rest,
    sel_word_complete_next_wrap0,
    word_complete_last_word,
    lopt,
    lopt_1);
  output word_complete_rest;
  input sel_word_complete_next_wrap0;
  input word_complete_last_word;
  input lopt;
  output lopt_1;

  wire \<const1> ;
  wire sel_word_complete_next_wrap0;
  wire word_complete_last_word;
  wire word_complete_rest;

  assign lopt_1 = \<const1> ;
  assign word_complete_rest = lopt;
  VCC VCC
       (.P(\<const1> ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_command_fifo" *) 
module ddr_axi_mig_7series_v2_4_ddr_command_fifo
   (\USE_FPGA_VALID_WRITE.FDRE_I1_0 ,
    wr_cmd_length,
    wr_cmd_step,
    wr_cmd_next_word,
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[28].FDRE_inst_0 ,
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[29].FDRE_inst_0 ,
    \USE_REGISTER.M_AXI_AVALID_q_reg ,
    cmd_push_block_reg,
    wrap_buffer_available_reg,
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst ,
    s_ready_i_reg,
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.FDRE_wstrb_inst ,
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.FDRE_wstrb_inst ,
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.FDRE_wstrb_inst ,
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ,
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.FDRE_wstrb_inst ,
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.FDRE_wstrb_inst ,
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.FDRE_wstrb_inst ,
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ,
    s_axi_wready,
    wdata_qualifier_7,
    wdata_qualifier_6,
    wdata_qualifier_5,
    wdata_qualifier_4,
    wdata_qualifier_3,
    wdata_qualifier_2,
    wdata_qualifier_1,
    wdata_qualifier_0,
    \USE_RTL_CURR_WORD.current_word_q_reg[2] ,
    wstrb_qualifier_7,
    wstrb_qualifier_6,
    wstrb_qualifier_5,
    wstrb_qualifier_4,
    wstrb_qualifier_3,
    wstrb_qualifier_2,
    wstrb_qualifier_1,
    wstrb_qualifier_0,
    sel_word_complete_next_wrap_qual,
    sel_0,
    sel_1,
    S_n,
    sel_last_word,
    sel_word_complete_next_wrap,
    \USE_RTL_CURR_WORD.pre_next_word_q_reg[2] ,
    \USE_RTL_CURR_WORD.current_word_q_reg[2]_0 ,
    \USE_REGISTER.M_AXI_WVALID_q_reg ,
    areset_d1_reg_rep,
    CLK,
    D,
    \storage_data1_reg[19] ,
    \storage_data1_reg[19]_0 ,
    \storage_data1_reg[19]_1 ,
    \storage_data1_reg[19]_2 ,
    p_1_in24_in,
    last_word_mask_2,
    p_0_out,
    \storage_data1_reg[22] ,
    \storage_data1_reg[21] ,
    \storage_data1_reg[32] ,
    \storage_data1_reg[30] ,
    cmd_packed_wrap_i,
    cmd_complete_wrap_i,
    cmd_modified_i,
    upsized_length1,
    SS,
    ARESET,
    sr_AWVALID,
    cmd_push_block,
    awready_d2,
    \USE_REGISTER.M_AXI_AVALID_q_reg_0 ,
    wrap_buffer_available,
    first_word,
    Q,
    word_complete_next_wrap_last,
    word_complete_rest_last,
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_0 ,
    areset_d1_reg_rep__3,
    s_axi_wstrb,
    s_axi_wvalid,
    wready_d2,
    \USE_REGISTER.M_AXI_WVALID_q_reg_0 ,
    pre_next_word_i,
    next_word_i);
  output \USE_FPGA_VALID_WRITE.FDRE_I1_0 ;
  output [7:0]wr_cmd_length;
  output [2:0]wr_cmd_step;
  output [2:0]wr_cmd_next_word;
  output \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[28].FDRE_inst_0 ;
  output \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[29].FDRE_inst_0 ;
  output \USE_REGISTER.M_AXI_AVALID_q_reg ;
  output cmd_push_block_reg;
  output wrap_buffer_available_reg;
  output \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst ;
  output s_ready_i_reg;
  output \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.FDRE_wstrb_inst ;
  output \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.FDRE_wstrb_inst ;
  output \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.FDRE_wstrb_inst ;
  output \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ;
  output \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.FDRE_wstrb_inst ;
  output \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.FDRE_wstrb_inst ;
  output \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.FDRE_wstrb_inst ;
  output \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ;
  output s_axi_wready;
  output wdata_qualifier_7;
  output wdata_qualifier_6;
  output wdata_qualifier_5;
  output wdata_qualifier_4;
  output wdata_qualifier_3;
  output wdata_qualifier_2;
  output wdata_qualifier_1;
  output wdata_qualifier_0;
  output \USE_RTL_CURR_WORD.current_word_q_reg[2] ;
  output wstrb_qualifier_7;
  output wstrb_qualifier_6;
  output wstrb_qualifier_5;
  output wstrb_qualifier_4;
  output wstrb_qualifier_3;
  output wstrb_qualifier_2;
  output wstrb_qualifier_1;
  output wstrb_qualifier_0;
  output sel_word_complete_next_wrap_qual;
  output sel_0;
  output sel_1;
  output S_n;
  output sel_last_word;
  output sel_word_complete_next_wrap;
  output [2:0]\USE_RTL_CURR_WORD.pre_next_word_q_reg[2] ;
  output [2:0]\USE_RTL_CURR_WORD.current_word_q_reg[2]_0 ;
  output \USE_REGISTER.M_AXI_WVALID_q_reg ;
  input areset_d1_reg_rep;
  input CLK;
  input [7:0]D;
  input \storage_data1_reg[19] ;
  input \storage_data1_reg[19]_0 ;
  input \storage_data1_reg[19]_1 ;
  input \storage_data1_reg[19]_2 ;
  input p_1_in24_in;
  input last_word_mask_2;
  input [5:0]p_0_out;
  input \storage_data1_reg[22] ;
  input \storage_data1_reg[21] ;
  input \storage_data1_reg[32] ;
  input \storage_data1_reg[30] ;
  input cmd_packed_wrap_i;
  input cmd_complete_wrap_i;
  input cmd_modified_i;
  input upsized_length1;
  input [0:0]SS;
  input ARESET;
  input sr_AWVALID;
  input cmd_push_block;
  input awready_d2;
  input \USE_REGISTER.M_AXI_AVALID_q_reg_0 ;
  input wrap_buffer_available;
  input first_word;
  input [2:0]Q;
  input word_complete_next_wrap_last;
  input word_complete_rest_last;
  input \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_0 ;
  input areset_d1_reg_rep__3;
  input [3:0]s_axi_wstrb;
  input s_axi_wvalid;
  input wready_d2;
  input \USE_REGISTER.M_AXI_WVALID_q_reg_0 ;
  input [2:0]pre_next_word_i;
  input [2:0]next_word_i;

  wire ARESET;
  wire CLK;
  wire [7:0]D;
  wire [29:0]M_MESG_CMB;
  wire [29:0]M_MESG_I;
  wire M_VALID_CMB;
  wire [2:0]Q;
  wire [0:0]SS;
  wire S_n;
  wire \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[28].FDRE_inst_0 ;
  wire \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[29].FDRE_inst_0 ;
  wire \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_0 ;
  wire \USE_FPGA_VALID_WRITE.FDRE_I1_0 ;
  wire \USE_REGISTER.M_AXI_AVALID_q_reg ;
  wire \USE_REGISTER.M_AXI_AVALID_q_reg_0 ;
  wire \USE_REGISTER.M_AXI_WVALID_q_reg ;
  wire \USE_REGISTER.M_AXI_WVALID_q_reg_0 ;
  wire \USE_RTL_CURR_WORD.current_word_q_reg[2] ;
  wire [2:0]\USE_RTL_CURR_WORD.current_word_q_reg[2]_0 ;
  wire [2:0]\USE_RTL_CURR_WORD.pre_next_word_q_reg[2] ;
  wire \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.FDRE_wstrb_inst ;
  wire \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].LUT6_data_inst_i_2_n_0 ;
  wire \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].LUT6_data_inst_i_3_n_0 ;
  wire \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst ;
  wire \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.LUT6_strb_inst_i_4_n_0 ;
  wire \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.FDRE_wstrb_inst ;
  wire \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.FDRE_wstrb_inst ;
  wire \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ;
  wire \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.FDRE_wstrb_inst ;
  wire \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.FDRE_wstrb_inst ;
  wire \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.FDRE_wstrb_inst ;
  wire \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ;
  wire [4:0]addr;
  wire addr_cy_1;
  wire addr_cy_2;
  wire addr_cy_3;
  wire areset_d1_reg_rep;
  wire areset_d1_reg_rep__3;
  wire awready_d2;
  wire buffer_Full;
  wire buffer_full_early;
  wire cmd_complete_wrap_i;
  wire cmd_modified_i;
  wire cmd_packed_wrap_i;
  wire cmd_push_block;
  wire cmd_push_block_reg;
  wire data_Exists_I;
  wire first_word;
  wire hsum_A_0;
  wire hsum_A_1;
  wire hsum_A_2;
  wire hsum_A_3;
  wire hsum_A_4;
  wire last_word_mask_2;
  wire lopt;
  wire lopt_1;
  wire lopt_10;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire lopt_8;
  wire lopt_9;
  wire next_Data_Exists;
  wire [2:0]next_word_i;
  wire p_0_in;
  wire [5:0]p_0_out;
  wire p_1_in24_in;
  wire [2:0]pre_next_word_i;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire s_ready_i_reg;
  wire s_valid_dummy1;
  wire s_valid_dummy2;
  wire sel_0;
  wire sel_1;
  wire sel_last_word;
  wire sel_new_write;
  wire sel_word_complete_next_wrap;
  wire sel_word_complete_next_wrap_qual;
  wire sr_AWVALID;
  wire \storage_data1_reg[19] ;
  wire \storage_data1_reg[19]_0 ;
  wire \storage_data1_reg[19]_1 ;
  wire \storage_data1_reg[19]_2 ;
  wire \storage_data1_reg[21] ;
  wire \storage_data1_reg[22] ;
  wire \storage_data1_reg[30] ;
  wire \storage_data1_reg[32] ;
  wire sum_A_0;
  wire sum_A_1;
  wire sum_A_2;
  wire sum_A_3;
  wire sum_A_4;
  wire upsized_length1;
  wire valid_Write;
  wire valid_Write_dummy1;
  wire valid_Write_dummy2;
  wire wdata_qualifier_0;
  wire wdata_qualifier_1;
  wire wdata_qualifier_2;
  wire wdata_qualifier_3;
  wire wdata_qualifier_4;
  wire wdata_qualifier_5;
  wire wdata_qualifier_6;
  wire wdata_qualifier_7;
  wire word_complete_next_wrap_last;
  wire word_complete_rest_last;
  wire wr_cmd_complete_wrap;
  wire [2:0]wr_cmd_first_word;
  wire [2:0]wr_cmd_last_word;
  wire [7:0]wr_cmd_length;
  wire [2:0]wr_cmd_mask;
  wire [2:0]wr_cmd_next_word;
  wire [2:2]wr_cmd_offset;
  wire wr_cmd_packed_wrap;
  wire [2:0]wr_cmd_step;
  wire wrap_buffer_available;
  wire wrap_buffer_available_reg;
  wire wready_d2;
  wire wstrb_qualifier_0;
  wire wstrb_qualifier_1;
  wire wstrb_qualifier_2;
  wire wstrb_qualifier_3;
  wire wstrb_qualifier_4;
  wire wstrb_qualifier_5;
  wire wstrb_qualifier_6;
  wire wstrb_qualifier_7;
  wire [3:1]\NLW_USE_FPGA_ADDR.ADDR_GEN[2].USE_MUXCY.MUXCY_inst_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_USE_FPGA_ADDR.ADDR_GEN[2].USE_MUXCY.MUXCY_inst_CARRY4_DI_UNCONNECTED ;
  wire [3:3]\NLW_USE_FPGA_ADDR.ADDR_GEN[2].USE_MUXCY.MUXCY_inst_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_USE_FPGA_ADDR.ADDR_GEN[2].USE_MUXCY.MUXCY_inst_CARRY4_S_UNCONNECTED ;
  wire \NLW_USE_FPGA_FIFO.DATA_GEN[0].USE_32.SRLC32E_inst_Q31_UNCONNECTED ;
  wire \NLW_USE_FPGA_FIFO.DATA_GEN[10].USE_32.SRLC32E_inst_Q31_UNCONNECTED ;
  wire \NLW_USE_FPGA_FIFO.DATA_GEN[11].USE_32.SRLC32E_inst_Q31_UNCONNECTED ;
  wire \NLW_USE_FPGA_FIFO.DATA_GEN[12].USE_32.SRLC32E_inst_Q31_UNCONNECTED ;
  wire \NLW_USE_FPGA_FIFO.DATA_GEN[13].USE_32.SRLC32E_inst_Q31_UNCONNECTED ;
  wire \NLW_USE_FPGA_FIFO.DATA_GEN[16].USE_32.SRLC32E_inst_Q31_UNCONNECTED ;
  wire \NLW_USE_FPGA_FIFO.DATA_GEN[17].USE_32.SRLC32E_inst_Q31_UNCONNECTED ;
  wire \NLW_USE_FPGA_FIFO.DATA_GEN[18].USE_32.SRLC32E_inst_Q31_UNCONNECTED ;
  wire \NLW_USE_FPGA_FIFO.DATA_GEN[19].USE_32.SRLC32E_inst_Q31_UNCONNECTED ;
  wire \NLW_USE_FPGA_FIFO.DATA_GEN[1].USE_32.SRLC32E_inst_Q31_UNCONNECTED ;
  wire \NLW_USE_FPGA_FIFO.DATA_GEN[20].USE_32.SRLC32E_inst_Q31_UNCONNECTED ;
  wire \NLW_USE_FPGA_FIFO.DATA_GEN[21].USE_32.SRLC32E_inst_Q31_UNCONNECTED ;
  wire \NLW_USE_FPGA_FIFO.DATA_GEN[22].USE_32.SRLC32E_inst_Q31_UNCONNECTED ;
  wire \NLW_USE_FPGA_FIFO.DATA_GEN[23].USE_32.SRLC32E_inst_Q31_UNCONNECTED ;
  wire \NLW_USE_FPGA_FIFO.DATA_GEN[24].USE_32.SRLC32E_inst_Q31_UNCONNECTED ;
  wire \NLW_USE_FPGA_FIFO.DATA_GEN[25].USE_32.SRLC32E_inst_Q31_UNCONNECTED ;
  wire \NLW_USE_FPGA_FIFO.DATA_GEN[26].USE_32.SRLC32E_inst_Q31_UNCONNECTED ;
  wire \NLW_USE_FPGA_FIFO.DATA_GEN[27].USE_32.SRLC32E_inst_Q31_UNCONNECTED ;
  wire \NLW_USE_FPGA_FIFO.DATA_GEN[28].USE_32.SRLC32E_inst_Q31_UNCONNECTED ;
  wire \NLW_USE_FPGA_FIFO.DATA_GEN[29].USE_32.SRLC32E_inst_Q31_UNCONNECTED ;
  wire \NLW_USE_FPGA_FIFO.DATA_GEN[2].USE_32.SRLC32E_inst_Q31_UNCONNECTED ;
  wire \NLW_USE_FPGA_FIFO.DATA_GEN[3].USE_32.SRLC32E_inst_Q31_UNCONNECTED ;
  wire \NLW_USE_FPGA_FIFO.DATA_GEN[4].USE_32.SRLC32E_inst_Q31_UNCONNECTED ;
  wire \NLW_USE_FPGA_FIFO.DATA_GEN[5].USE_32.SRLC32E_inst_Q31_UNCONNECTED ;
  wire \NLW_USE_FPGA_FIFO.DATA_GEN[6].USE_32.SRLC32E_inst_Q31_UNCONNECTED ;
  wire \NLW_USE_FPGA_FIFO.DATA_GEN[7].USE_32.SRLC32E_inst_Q31_UNCONNECTED ;
  wire \NLW_USE_FPGA_FIFO.DATA_GEN[8].USE_32.SRLC32E_inst_Q31_UNCONNECTED ;
  wire \NLW_USE_FPGA_FIFO.DATA_GEN[9].USE_32.SRLC32E_inst_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[0].FDRE_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_MESG_CMB[0]),
        .Q(wr_cmd_length[0]),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[0].FDRE_inst_i_1 
       (.I0(wr_cmd_length[0]),
        .I1(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I2(word_complete_next_wrap_last),
        .I3(word_complete_rest_last),
        .I4(M_MESG_I[0]),
        .O(M_MESG_CMB[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[10].FDRE_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_MESG_CMB[10]),
        .Q(wr_cmd_step[2]),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[10].FDRE_inst_i_1 
       (.I0(wr_cmd_step[2]),
        .I1(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I2(word_complete_next_wrap_last),
        .I3(word_complete_rest_last),
        .I4(M_MESG_I[10]),
        .O(M_MESG_CMB[10]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[11].FDRE_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_MESG_CMB[11]),
        .Q(wr_cmd_mask[0]),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[11].FDRE_inst_i_1 
       (.I0(wr_cmd_mask[0]),
        .I1(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I2(word_complete_next_wrap_last),
        .I3(word_complete_rest_last),
        .I4(M_MESG_I[11]),
        .O(M_MESG_CMB[11]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[12].FDRE_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_MESG_CMB[12]),
        .Q(wr_cmd_mask[1]),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[12].FDRE_inst_i_1 
       (.I0(wr_cmd_mask[1]),
        .I1(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I2(word_complete_next_wrap_last),
        .I3(word_complete_rest_last),
        .I4(M_MESG_I[12]),
        .O(M_MESG_CMB[12]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[13].FDRE_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_MESG_CMB[13]),
        .Q(wr_cmd_mask[2]),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[13].FDRE_inst_i_1 
       (.I0(wr_cmd_mask[2]),
        .I1(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I2(word_complete_next_wrap_last),
        .I3(word_complete_rest_last),
        .I4(M_MESG_I[13]),
        .O(M_MESG_CMB[13]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[16].FDRE_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_MESG_CMB[16]),
        .Q(wr_cmd_offset),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[16].FDRE_inst_i_1 
       (.I0(wr_cmd_offset),
        .I1(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I2(word_complete_next_wrap_last),
        .I3(word_complete_rest_last),
        .I4(M_MESG_I[16]),
        .O(M_MESG_CMB[16]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[17].FDRE_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_MESG_CMB[17]),
        .Q(wr_cmd_last_word[0]),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[17].FDRE_inst_i_1 
       (.I0(wr_cmd_last_word[0]),
        .I1(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I2(word_complete_next_wrap_last),
        .I3(word_complete_rest_last),
        .I4(M_MESG_I[17]),
        .O(M_MESG_CMB[17]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[18].FDRE_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_MESG_CMB[18]),
        .Q(wr_cmd_last_word[1]),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[18].FDRE_inst_i_1 
       (.I0(wr_cmd_last_word[1]),
        .I1(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I2(word_complete_next_wrap_last),
        .I3(word_complete_rest_last),
        .I4(M_MESG_I[18]),
        .O(M_MESG_CMB[18]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_MESG_CMB[19]),
        .Q(wr_cmd_last_word[2]),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst_i_1 
       (.I0(wr_cmd_last_word[2]),
        .I1(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I2(word_complete_next_wrap_last),
        .I3(word_complete_rest_last),
        .I4(M_MESG_I[19]),
        .O(M_MESG_CMB[19]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[1].FDRE_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_MESG_CMB[1]),
        .Q(wr_cmd_length[1]),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[1].FDRE_inst_i_1 
       (.I0(wr_cmd_length[1]),
        .I1(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I2(word_complete_next_wrap_last),
        .I3(word_complete_rest_last),
        .I4(M_MESG_I[1]),
        .O(M_MESG_CMB[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[20].FDRE_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_MESG_CMB[20]),
        .Q(wr_cmd_next_word[0]),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[20].FDRE_inst_i_1 
       (.I0(wr_cmd_next_word[0]),
        .I1(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I2(word_complete_next_wrap_last),
        .I3(word_complete_rest_last),
        .I4(M_MESG_I[20]),
        .O(M_MESG_CMB[20]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[21].FDRE_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_MESG_CMB[21]),
        .Q(wr_cmd_next_word[1]),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[21].FDRE_inst_i_1 
       (.I0(wr_cmd_next_word[1]),
        .I1(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I2(word_complete_next_wrap_last),
        .I3(word_complete_rest_last),
        .I4(M_MESG_I[21]),
        .O(M_MESG_CMB[21]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[22].FDRE_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_MESG_CMB[22]),
        .Q(wr_cmd_next_word[2]),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[22].FDRE_inst_i_1 
       (.I0(wr_cmd_next_word[2]),
        .I1(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I2(word_complete_next_wrap_last),
        .I3(word_complete_rest_last),
        .I4(M_MESG_I[22]),
        .O(M_MESG_CMB[22]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[23].FDRE_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_MESG_CMB[23]),
        .Q(wr_cmd_first_word[0]),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[23].FDRE_inst_i_1 
       (.I0(wr_cmd_first_word[0]),
        .I1(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I2(word_complete_next_wrap_last),
        .I3(word_complete_rest_last),
        .I4(M_MESG_I[23]),
        .O(M_MESG_CMB[23]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[24].FDRE_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_MESG_CMB[24]),
        .Q(wr_cmd_first_word[1]),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[24].FDRE_inst_i_1 
       (.I0(wr_cmd_first_word[1]),
        .I1(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I2(word_complete_next_wrap_last),
        .I3(word_complete_rest_last),
        .I4(M_MESG_I[24]),
        .O(M_MESG_CMB[24]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[25].FDRE_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_MESG_CMB[25]),
        .Q(wr_cmd_first_word[2]),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[25].FDRE_inst_i_1 
       (.I0(wr_cmd_first_word[2]),
        .I1(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I2(word_complete_next_wrap_last),
        .I3(word_complete_rest_last),
        .I4(M_MESG_I[25]),
        .O(M_MESG_CMB[25]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[26].FDRE_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_MESG_CMB[26]),
        .Q(wr_cmd_packed_wrap),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[26].FDRE_inst_i_1 
       (.I0(wr_cmd_packed_wrap),
        .I1(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I2(word_complete_next_wrap_last),
        .I3(word_complete_rest_last),
        .I4(M_MESG_I[26]),
        .O(M_MESG_CMB[26]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[27].FDRE_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_MESG_CMB[27]),
        .Q(wr_cmd_complete_wrap),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[27].FDRE_inst_i_1 
       (.I0(wr_cmd_complete_wrap),
        .I1(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I2(word_complete_next_wrap_last),
        .I3(word_complete_rest_last),
        .I4(M_MESG_I[27]),
        .O(M_MESG_CMB[27]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[28].FDRE_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_MESG_CMB[28]),
        .Q(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[28].FDRE_inst_0 ),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[28].FDRE_inst_i_1 
       (.I0(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[28].FDRE_inst_0 ),
        .I1(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I2(word_complete_next_wrap_last),
        .I3(word_complete_rest_last),
        .I4(M_MESG_I[28]),
        .O(M_MESG_CMB[28]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[29].FDRE_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_MESG_CMB[29]),
        .Q(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[29].FDRE_inst_0 ),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[29].FDRE_inst_i_1 
       (.I0(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[29].FDRE_inst_0 ),
        .I1(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I2(word_complete_next_wrap_last),
        .I3(word_complete_rest_last),
        .I4(M_MESG_I[29]),
        .O(M_MESG_CMB[29]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[2].FDRE_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_MESG_CMB[2]),
        .Q(wr_cmd_length[2]),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[2].FDRE_inst_i_1 
       (.I0(wr_cmd_length[2]),
        .I1(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I2(word_complete_next_wrap_last),
        .I3(word_complete_rest_last),
        .I4(M_MESG_I[2]),
        .O(M_MESG_CMB[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[3].FDRE_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_MESG_CMB[3]),
        .Q(wr_cmd_length[3]),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[3].FDRE_inst_i_1 
       (.I0(wr_cmd_length[3]),
        .I1(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I2(word_complete_next_wrap_last),
        .I3(word_complete_rest_last),
        .I4(M_MESG_I[3]),
        .O(M_MESG_CMB[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[4].FDRE_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_MESG_CMB[4]),
        .Q(wr_cmd_length[4]),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[4].FDRE_inst_i_1 
       (.I0(wr_cmd_length[4]),
        .I1(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I2(word_complete_next_wrap_last),
        .I3(word_complete_rest_last),
        .I4(M_MESG_I[4]),
        .O(M_MESG_CMB[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[5].FDRE_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_MESG_CMB[5]),
        .Q(wr_cmd_length[5]),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[5].FDRE_inst_i_1 
       (.I0(wr_cmd_length[5]),
        .I1(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I2(word_complete_next_wrap_last),
        .I3(word_complete_rest_last),
        .I4(M_MESG_I[5]),
        .O(M_MESG_CMB[5]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[6].FDRE_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_MESG_CMB[6]),
        .Q(wr_cmd_length[6]),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[6].FDRE_inst_i_1 
       (.I0(wr_cmd_length[6]),
        .I1(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I2(word_complete_next_wrap_last),
        .I3(word_complete_rest_last),
        .I4(M_MESG_I[6]),
        .O(M_MESG_CMB[6]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[7].FDRE_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_MESG_CMB[7]),
        .Q(wr_cmd_length[7]),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[7].FDRE_inst_i_1 
       (.I0(wr_cmd_length[7]),
        .I1(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I2(word_complete_next_wrap_last),
        .I3(word_complete_rest_last),
        .I4(M_MESG_I[7]),
        .O(M_MESG_CMB[7]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[8].FDRE_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_MESG_CMB[8]),
        .Q(wr_cmd_step[0]),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[8].FDRE_inst_i_1 
       (.I0(wr_cmd_step[0]),
        .I1(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I2(word_complete_next_wrap_last),
        .I3(word_complete_rest_last),
        .I4(M_MESG_I[8]),
        .O(M_MESG_CMB[8]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[9].FDRE_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_MESG_CMB[9]),
        .Q(wr_cmd_step[1]),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[9].FDRE_inst_i_1 
       (.I0(wr_cmd_step[1]),
        .I1(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I2(word_complete_next_wrap_last),
        .I3(word_complete_rest_last),
        .I4(M_MESG_I[9]),
        .O(M_MESG_CMB[9]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_VALID_CMB),
        .Q(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .R(areset_d1_reg_rep));
  LUT4 #(
    .INIT(16'hABAA)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_i_1 
       (.I0(data_Exists_I),
        .I1(word_complete_rest_last),
        .I2(word_complete_next_wrap_last),
        .I3(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .O(M_VALID_CMB));
  LUT3 #(
    .INIT(8'hA2)) 
    \USE_FPGA.and_inst_i_1__1 
       (.I0(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I1(wr_cmd_packed_wrap),
        .I2(wrap_buffer_available),
        .O(sel_word_complete_next_wrap_qual));
  LUT2 #(
    .INIT(4'h2)) 
    \USE_FPGA.and_inst_i_1__15 
       (.I0(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[28].FDRE_inst_0 ),
        .I1(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[29].FDRE_inst_0 ),
        .O(S_n));
  LUT1 #(
    .INIT(2'h1)) 
    \USE_FPGA.and_inst_i_1__16 
       (.I0(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[29].FDRE_inst_0 ),
        .O(sel_last_word));
  LUT2 #(
    .INIT(4'h1)) 
    \USE_FPGA.and_inst_i_1__22 
       (.I0(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[29].FDRE_inst_0 ),
        .I1(wr_cmd_complete_wrap),
        .O(sel_word_complete_next_wrap));
  LUT5 #(
    .INIT(32'hAAA95655)) 
    \USE_FPGA.and_inst_i_1__3 
       (.I0(wr_cmd_last_word[0]),
        .I1(first_word),
        .I2(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[29].FDRE_inst_0 ),
        .I3(Q[0]),
        .I4(wr_cmd_first_word[0]),
        .O(sel_0));
  LUT3 #(
    .INIT(8'hA2)) 
    \USE_FPGA.and_inst_i_1__33 
       (.I0(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I1(wr_cmd_packed_wrap),
        .I2(wrap_buffer_available),
        .O(\USE_REGISTER.M_AXI_WVALID_q_reg ));
  LUT5 #(
    .INIT(32'h999A9995)) 
    \USE_FPGA.and_inst_i_1__37 
       (.I0(wr_cmd_last_word[2]),
        .I1(wr_cmd_first_word[2]),
        .I2(first_word),
        .I3(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[29].FDRE_inst_0 ),
        .I4(Q[2]),
        .O(\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst ));
  LUT5 #(
    .INIT(32'hAAA95655)) 
    \USE_FPGA.and_inst_i_1__4 
       (.I0(wr_cmd_last_word[1]),
        .I1(first_word),
        .I2(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[29].FDRE_inst_0 ),
        .I3(Q[1]),
        .I4(wr_cmd_first_word[1]),
        .O(sel_1));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FPGA_ADDR.ADDR_GEN[0].FDRE_inst 
       (.C(CLK),
        .CE(data_Exists_I),
        .D(sum_A_0),
        .Q(addr[0]),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FPGA_ADDR.ADDR_GEN[1].FDRE_inst 
       (.C(CLK),
        .CE(data_Exists_I),
        .D(sum_A_1),
        .Q(addr[1]),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FPGA_ADDR.ADDR_GEN[2].FDRE_inst 
       (.C(CLK),
        .CE(data_Exists_I),
        .D(sum_A_2),
        .Q(addr[2]),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \USE_FPGA_ADDR.ADDR_GEN[2].USE_MUXCY.MUXCY_inst_CARRY4 
       (.CI(addr_cy_2),
        .CO({\NLW_USE_FPGA_ADDR.ADDR_GEN[2].USE_MUXCY.MUXCY_inst_CARRY4_CO_UNCONNECTED [3:1],addr_cy_3}),
        .CYINIT(1'b0),
        .DI({\NLW_USE_FPGA_ADDR.ADDR_GEN[2].USE_MUXCY.MUXCY_inst_CARRY4_DI_UNCONNECTED [3:2],addr[3:2]}),
        .O({\NLW_USE_FPGA_ADDR.ADDR_GEN[2].USE_MUXCY.MUXCY_inst_CARRY4_O_UNCONNECTED [3],sum_A_4,sum_A_3,sum_A_2}),
        .S({\NLW_USE_FPGA_ADDR.ADDR_GEN[2].USE_MUXCY.MUXCY_inst_CARRY4_S_UNCONNECTED [3],hsum_A_4,hsum_A_3,hsum_A_2}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FPGA_ADDR.ADDR_GEN[3].FDRE_inst 
       (.C(CLK),
        .CE(data_Exists_I),
        .D(sum_A_3),
        .Q(addr[3]),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FPGA_ADDR.ADDR_GEN[4].FDRE_inst 
       (.C(CLK),
        .CE(data_Exists_I),
        .D(sum_A_4),
        .Q(addr[4]),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[0].USE_32.SRLC32E_inst " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \USE_FPGA_FIFO.DATA_GEN[0].USE_32.SRLC32E_inst 
       (.A(addr),
        .CE(valid_Write),
        .CLK(CLK),
        .D(D[0]),
        .Q(M_MESG_I[0]),
        .Q31(\NLW_USE_FPGA_FIFO.DATA_GEN[0].USE_32.SRLC32E_inst_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[10].USE_32.SRLC32E_inst " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \USE_FPGA_FIFO.DATA_GEN[10].USE_32.SRLC32E_inst 
       (.A(addr),
        .CE(valid_Write),
        .CLK(CLK),
        .D(\storage_data1_reg[19]_1 ),
        .Q(M_MESG_I[10]),
        .Q31(\NLW_USE_FPGA_FIFO.DATA_GEN[10].USE_32.SRLC32E_inst_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[11].USE_32.SRLC32E_inst " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \USE_FPGA_FIFO.DATA_GEN[11].USE_32.SRLC32E_inst 
       (.A(addr),
        .CE(valid_Write),
        .CLK(CLK),
        .D(\storage_data1_reg[19]_2 ),
        .Q(M_MESG_I[11]),
        .Q31(\NLW_USE_FPGA_FIFO.DATA_GEN[11].USE_32.SRLC32E_inst_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[12].USE_32.SRLC32E_inst " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \USE_FPGA_FIFO.DATA_GEN[12].USE_32.SRLC32E_inst 
       (.A(addr),
        .CE(valid_Write),
        .CLK(CLK),
        .D(p_1_in24_in),
        .Q(M_MESG_I[12]),
        .Q31(\NLW_USE_FPGA_FIFO.DATA_GEN[12].USE_32.SRLC32E_inst_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[13].USE_32.SRLC32E_inst " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \USE_FPGA_FIFO.DATA_GEN[13].USE_32.SRLC32E_inst 
       (.A(addr),
        .CE(valid_Write),
        .CLK(CLK),
        .D(last_word_mask_2),
        .Q(M_MESG_I[13]),
        .Q31(\NLW_USE_FPGA_FIFO.DATA_GEN[13].USE_32.SRLC32E_inst_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[16].USE_32.SRLC32E_inst " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \USE_FPGA_FIFO.DATA_GEN[16].USE_32.SRLC32E_inst 
       (.A(addr),
        .CE(valid_Write),
        .CLK(CLK),
        .D(p_0_out[0]),
        .Q(M_MESG_I[16]),
        .Q31(\NLW_USE_FPGA_FIFO.DATA_GEN[16].USE_32.SRLC32E_inst_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[17].USE_32.SRLC32E_inst " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \USE_FPGA_FIFO.DATA_GEN[17].USE_32.SRLC32E_inst 
       (.A(addr),
        .CE(valid_Write),
        .CLK(CLK),
        .D(\storage_data1_reg[22] ),
        .Q(M_MESG_I[17]),
        .Q31(\NLW_USE_FPGA_FIFO.DATA_GEN[17].USE_32.SRLC32E_inst_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[18].USE_32.SRLC32E_inst " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \USE_FPGA_FIFO.DATA_GEN[18].USE_32.SRLC32E_inst 
       (.A(addr),
        .CE(valid_Write),
        .CLK(CLK),
        .D(\storage_data1_reg[21] ),
        .Q(M_MESG_I[18]),
        .Q31(\NLW_USE_FPGA_FIFO.DATA_GEN[18].USE_32.SRLC32E_inst_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[19].USE_32.SRLC32E_inst " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \USE_FPGA_FIFO.DATA_GEN[19].USE_32.SRLC32E_inst 
       (.A(addr),
        .CE(valid_Write),
        .CLK(CLK),
        .D(\storage_data1_reg[32] ),
        .Q(M_MESG_I[19]),
        .Q31(\NLW_USE_FPGA_FIFO.DATA_GEN[19].USE_32.SRLC32E_inst_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[1].USE_32.SRLC32E_inst " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \USE_FPGA_FIFO.DATA_GEN[1].USE_32.SRLC32E_inst 
       (.A(addr),
        .CE(valid_Write),
        .CLK(CLK),
        .D(D[1]),
        .Q(M_MESG_I[1]),
        .Q31(\NLW_USE_FPGA_FIFO.DATA_GEN[1].USE_32.SRLC32E_inst_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[20].USE_32.SRLC32E_inst " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \USE_FPGA_FIFO.DATA_GEN[20].USE_32.SRLC32E_inst 
       (.A(addr),
        .CE(valid_Write),
        .CLK(CLK),
        .D(\storage_data1_reg[30] ),
        .Q(M_MESG_I[20]),
        .Q31(\NLW_USE_FPGA_FIFO.DATA_GEN[20].USE_32.SRLC32E_inst_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[21].USE_32.SRLC32E_inst " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \USE_FPGA_FIFO.DATA_GEN[21].USE_32.SRLC32E_inst 
       (.A(addr),
        .CE(valid_Write),
        .CLK(CLK),
        .D(p_0_out[1]),
        .Q(M_MESG_I[21]),
        .Q31(\NLW_USE_FPGA_FIFO.DATA_GEN[21].USE_32.SRLC32E_inst_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[22].USE_32.SRLC32E_inst " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \USE_FPGA_FIFO.DATA_GEN[22].USE_32.SRLC32E_inst 
       (.A(addr),
        .CE(valid_Write),
        .CLK(CLK),
        .D(p_0_out[2]),
        .Q(M_MESG_I[22]),
        .Q31(\NLW_USE_FPGA_FIFO.DATA_GEN[22].USE_32.SRLC32E_inst_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[23].USE_32.SRLC32E_inst " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \USE_FPGA_FIFO.DATA_GEN[23].USE_32.SRLC32E_inst 
       (.A(addr),
        .CE(valid_Write),
        .CLK(CLK),
        .D(p_0_out[3]),
        .Q(M_MESG_I[23]),
        .Q31(\NLW_USE_FPGA_FIFO.DATA_GEN[23].USE_32.SRLC32E_inst_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[24].USE_32.SRLC32E_inst " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \USE_FPGA_FIFO.DATA_GEN[24].USE_32.SRLC32E_inst 
       (.A(addr),
        .CE(valid_Write),
        .CLK(CLK),
        .D(p_0_out[4]),
        .Q(M_MESG_I[24]),
        .Q31(\NLW_USE_FPGA_FIFO.DATA_GEN[24].USE_32.SRLC32E_inst_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[25].USE_32.SRLC32E_inst " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \USE_FPGA_FIFO.DATA_GEN[25].USE_32.SRLC32E_inst 
       (.A(addr),
        .CE(valid_Write),
        .CLK(CLK),
        .D(p_0_out[5]),
        .Q(M_MESG_I[25]),
        .Q31(\NLW_USE_FPGA_FIFO.DATA_GEN[25].USE_32.SRLC32E_inst_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[26].USE_32.SRLC32E_inst " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \USE_FPGA_FIFO.DATA_GEN[26].USE_32.SRLC32E_inst 
       (.A(addr),
        .CE(valid_Write),
        .CLK(CLK),
        .D(cmd_packed_wrap_i),
        .Q(M_MESG_I[26]),
        .Q31(\NLW_USE_FPGA_FIFO.DATA_GEN[26].USE_32.SRLC32E_inst_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[27].USE_32.SRLC32E_inst " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \USE_FPGA_FIFO.DATA_GEN[27].USE_32.SRLC32E_inst 
       (.A(addr),
        .CE(valid_Write),
        .CLK(CLK),
        .D(cmd_complete_wrap_i),
        .Q(M_MESG_I[27]),
        .Q31(\NLW_USE_FPGA_FIFO.DATA_GEN[27].USE_32.SRLC32E_inst_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[28].USE_32.SRLC32E_inst " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \USE_FPGA_FIFO.DATA_GEN[28].USE_32.SRLC32E_inst 
       (.A(addr),
        .CE(valid_Write),
        .CLK(CLK),
        .D(cmd_modified_i),
        .Q(M_MESG_I[28]),
        .Q31(\NLW_USE_FPGA_FIFO.DATA_GEN[28].USE_32.SRLC32E_inst_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[29].USE_32.SRLC32E_inst " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \USE_FPGA_FIFO.DATA_GEN[29].USE_32.SRLC32E_inst 
       (.A(addr),
        .CE(valid_Write),
        .CLK(CLK),
        .D(upsized_length1),
        .Q(M_MESG_I[29]),
        .Q31(\NLW_USE_FPGA_FIFO.DATA_GEN[29].USE_32.SRLC32E_inst_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[2].USE_32.SRLC32E_inst " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \USE_FPGA_FIFO.DATA_GEN[2].USE_32.SRLC32E_inst 
       (.A(addr),
        .CE(valid_Write),
        .CLK(CLK),
        .D(D[2]),
        .Q(M_MESG_I[2]),
        .Q31(\NLW_USE_FPGA_FIFO.DATA_GEN[2].USE_32.SRLC32E_inst_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[3].USE_32.SRLC32E_inst " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \USE_FPGA_FIFO.DATA_GEN[3].USE_32.SRLC32E_inst 
       (.A(addr),
        .CE(valid_Write),
        .CLK(CLK),
        .D(D[3]),
        .Q(M_MESG_I[3]),
        .Q31(\NLW_USE_FPGA_FIFO.DATA_GEN[3].USE_32.SRLC32E_inst_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[4].USE_32.SRLC32E_inst " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \USE_FPGA_FIFO.DATA_GEN[4].USE_32.SRLC32E_inst 
       (.A(addr),
        .CE(valid_Write),
        .CLK(CLK),
        .D(D[4]),
        .Q(M_MESG_I[4]),
        .Q31(\NLW_USE_FPGA_FIFO.DATA_GEN[4].USE_32.SRLC32E_inst_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[5].USE_32.SRLC32E_inst " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \USE_FPGA_FIFO.DATA_GEN[5].USE_32.SRLC32E_inst 
       (.A(addr),
        .CE(valid_Write),
        .CLK(CLK),
        .D(D[5]),
        .Q(M_MESG_I[5]),
        .Q31(\NLW_USE_FPGA_FIFO.DATA_GEN[5].USE_32.SRLC32E_inst_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[6].USE_32.SRLC32E_inst " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \USE_FPGA_FIFO.DATA_GEN[6].USE_32.SRLC32E_inst 
       (.A(addr),
        .CE(valid_Write),
        .CLK(CLK),
        .D(D[6]),
        .Q(M_MESG_I[6]),
        .Q31(\NLW_USE_FPGA_FIFO.DATA_GEN[6].USE_32.SRLC32E_inst_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[7].USE_32.SRLC32E_inst " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \USE_FPGA_FIFO.DATA_GEN[7].USE_32.SRLC32E_inst 
       (.A(addr),
        .CE(valid_Write),
        .CLK(CLK),
        .D(D[7]),
        .Q(M_MESG_I[7]),
        .Q31(\NLW_USE_FPGA_FIFO.DATA_GEN[7].USE_32.SRLC32E_inst_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[8].USE_32.SRLC32E_inst " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \USE_FPGA_FIFO.DATA_GEN[8].USE_32.SRLC32E_inst 
       (.A(addr),
        .CE(valid_Write),
        .CLK(CLK),
        .D(\storage_data1_reg[19] ),
        .Q(M_MESG_I[8]),
        .Q31(\NLW_USE_FPGA_FIFO.DATA_GEN[8].USE_32.SRLC32E_inst_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[9].USE_32.SRLC32E_inst " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \USE_FPGA_FIFO.DATA_GEN[9].USE_32.SRLC32E_inst 
       (.A(addr),
        .CE(valid_Write),
        .CLK(CLK),
        .D(\storage_data1_reg[19]_0 ),
        .Q(M_MESG_I[9]),
        .Q31(\NLW_USE_FPGA_FIFO.DATA_GEN[9].USE_32.SRLC32E_inst_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FPGA_VALID_WRITE.FDRE_I1 
       (.C(CLK),
        .CE(data_Exists_I),
        .D(buffer_full_early),
        .Q(buffer_Full),
        .R(areset_d1_reg_rep));
  ddr_axi_mig_7series_v2_4_ddr_carry_latch_or \USE_FPGA_VALID_WRITE.new_write_inst 
       (.\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst (\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .addr(addr),
        .data_Exists_I(data_Exists_I),
        .hsum_A_0(hsum_A_0),
        .hsum_A_1(hsum_A_1),
        .hsum_A_2(hsum_A_2),
        .hsum_A_3(hsum_A_3),
        .hsum_A_4(hsum_A_4),
        .sel_new_write(sel_new_write),
        .valid_Write(valid_Write),
        .word_complete_next_wrap_last(word_complete_next_wrap_last),
        .word_complete_rest_last(word_complete_rest_last));
  ddr_axi_mig_7series_v2_4_ddr_carry_and_26 \USE_FPGA_VALID_WRITE.s_valid_dummy_inst1 
       (.buffer_Full(buffer_Full),
        .cmd_push_block(cmd_push_block),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .s_valid_dummy1(s_valid_dummy1),
        .sr_AWVALID(sr_AWVALID));
  ddr_axi_mig_7series_v2_4_ddr_carry_and_27 \USE_FPGA_VALID_WRITE.s_valid_dummy_inst2 
       (.lopt(lopt),
        .lopt_1(lopt_1),
        .s_valid_dummy1(s_valid_dummy1),
        .s_valid_dummy2(s_valid_dummy2));
  ddr_axi_mig_7series_v2_4_ddr_carry_and_28 \USE_FPGA_VALID_WRITE.valid_write_dummy_inst1 
       (.lopt(lopt_5),
        .lopt_1(lopt_6),
        .lopt_2(lopt_7),
        .valid_Write(valid_Write),
        .valid_Write_dummy1(valid_Write_dummy1));
  ddr_axi_mig_7series_v2_4_ddr_carry_and_29 \USE_FPGA_VALID_WRITE.valid_write_dummy_inst2 
       (.lopt(lopt_8),
        .lopt_1(lopt_9),
        .lopt_10(sum_A_1),
        .lopt_2(lopt_10),
        .lopt_3(addr_cy_1),
        .lopt_4(addr[0]),
        .lopt_5(hsum_A_0),
        .lopt_6(addr_cy_2),
        .lopt_7(addr[1]),
        .lopt_8(hsum_A_1),
        .lopt_9(sum_A_0),
        .valid_Write_dummy1(valid_Write_dummy1),
        .valid_Write_dummy2(valid_Write_dummy2));
  ddr_axi_mig_7series_v2_4_ddr_carry_and_30 \USE_FPGA_VALID_WRITE.valid_write_dummy_inst3 
       (.lopt(lopt_8),
        .lopt_1(lopt_9),
        .lopt_2(lopt_10),
        .p_0_in(p_0_in),
        .valid_Write_dummy2(valid_Write_dummy2));
  ddr_axi_mig_7series_v2_4_ddr_carry_and_31 \USE_FPGA_VALID_WRITE.valid_write_inst 
       (.\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst (\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .addr(addr),
        .buffer_Full(buffer_Full),
        .buffer_full_early(buffer_full_early),
        .lopt(lopt_2),
        .lopt_1(lopt_3),
        .lopt_2(lopt_4),
        .s_valid_dummy2(s_valid_dummy2),
        .valid_Write(valid_Write),
        .word_complete_next_wrap_last(word_complete_next_wrap_last),
        .word_complete_rest_last(word_complete_rest_last));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT5 #(
    .INIT(32'h8AFF8A8A)) 
    \USE_REGISTER.M_AXI_AVALID_q_i_1 
       (.I0(sr_AWVALID),
        .I1(cmd_push_block),
        .I2(buffer_Full),
        .I3(awready_d2),
        .I4(\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .O(\USE_REGISTER.M_AXI_AVALID_q_reg ));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \USE_RTL_CURR_WORD.current_word_q[0]_i_1 
       (.I0(wr_cmd_mask[0]),
        .I1(next_word_i[0]),
        .O(\USE_RTL_CURR_WORD.current_word_q_reg[2]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \USE_RTL_CURR_WORD.current_word_q[1]_i_1 
       (.I0(wr_cmd_mask[1]),
        .I1(next_word_i[1]),
        .O(\USE_RTL_CURR_WORD.current_word_q_reg[2]_0 [1]));
  LUT6 #(
    .INIT(64'h8088888880888088)) 
    \USE_RTL_CURR_WORD.current_word_q[2]_i_1 
       (.I0(s_axi_wvalid),
        .I1(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I2(wready_d2),
        .I3(\USE_REGISTER.M_AXI_WVALID_q_reg_0 ),
        .I4(wrap_buffer_available),
        .I5(wr_cmd_packed_wrap),
        .O(\USE_RTL_CURR_WORD.current_word_q_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \USE_RTL_CURR_WORD.current_word_q[2]_i_2 
       (.I0(wr_cmd_mask[2]),
        .I1(next_word_i[2]),
        .O(\USE_RTL_CURR_WORD.current_word_q_reg[2]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \USE_RTL_CURR_WORD.pre_next_word_q[0]_i_1 
       (.I0(wr_cmd_mask[0]),
        .I1(pre_next_word_i[0]),
        .O(\USE_RTL_CURR_WORD.pre_next_word_q_reg[2] [0]));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \USE_RTL_CURR_WORD.pre_next_word_q[1]_i_1 
       (.I0(wr_cmd_mask[1]),
        .I1(pre_next_word_i[1]),
        .O(\USE_RTL_CURR_WORD.pre_next_word_q_reg[2] [1]));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \USE_RTL_CURR_WORD.pre_next_word_q[2]_i_1 
       (.I0(wr_cmd_mask[2]),
        .I1(pre_next_word_i[2]),
        .O(\USE_RTL_CURR_WORD.pre_next_word_q_reg[2] [2]));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.FDRE_wstrb_inst_i_2 
       (.I0(s_axi_wstrb[0]),
        .I1(\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.LUT6_strb_inst_i_4_n_0 ),
        .I2(s_axi_wvalid),
        .I3(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I4(wr_cmd_packed_wrap),
        .I5(wrap_buffer_available),
        .O(\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.FDRE_wstrb_inst ));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT4 #(
    .INIT(16'hFF40)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].LUT6_data_inst_i_1 
       (.I0(\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].LUT6_data_inst_i_2_n_0 ),
        .I1(s_axi_wstrb[0]),
        .I2(\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.LUT6_strb_inst_i_4_n_0 ),
        .I3(\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].LUT6_data_inst_i_3_n_0 ),
        .O(wdata_qualifier_0));
  LUT6 #(
    .INIT(64'h22F2FFFFFFFFFFFF)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].LUT6_data_inst_i_2 
       (.I0(wr_cmd_packed_wrap),
        .I1(wrap_buffer_available),
        .I2(\USE_REGISTER.M_AXI_WVALID_q_reg_0 ),
        .I3(wready_d2),
        .I4(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I5(s_axi_wvalid),
        .O(\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].LUT6_data_inst_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00008808)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].LUT6_data_inst_i_3 
       (.I0(\USE_RTL_CURR_WORD.current_word_q_reg[2] ),
        .I1(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I2(wr_cmd_packed_wrap),
        .I3(wrap_buffer_available),
        .I4(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[28].FDRE_inst_0 ),
        .O(\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].LUT6_data_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000808080808080)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.LUT6_strb_inst_i_3 
       (.I0(\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.LUT6_strb_inst_i_4_n_0 ),
        .I1(s_axi_wstrb[0]),
        .I2(\USE_RTL_CURR_WORD.current_word_q_reg[2] ),
        .I3(wrap_buffer_available),
        .I4(wr_cmd_packed_wrap),
        .I5(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .O(wstrb_qualifier_0));
  LUT5 #(
    .INIT(32'h11101115)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.LUT6_strb_inst_i_4 
       (.I0(wr_cmd_offset),
        .I1(wr_cmd_first_word[2]),
        .I2(first_word),
        .I3(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[29].FDRE_inst_0 ),
        .I4(Q[2]),
        .O(\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.LUT6_strb_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.FDRE_wstrb_inst_i_2 
       (.I0(s_axi_wstrb[1]),
        .I1(\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.LUT6_strb_inst_i_4_n_0 ),
        .I2(s_axi_wvalid),
        .I3(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I4(wr_cmd_packed_wrap),
        .I5(wrap_buffer_available),
        .O(\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.FDRE_wstrb_inst ));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT4 #(
    .INIT(16'hBAAA)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].LUT6_data_inst_i_1 
       (.I0(\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].LUT6_data_inst_i_3_n_0 ),
        .I1(\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].LUT6_data_inst_i_2_n_0 ),
        .I2(s_axi_wstrb[1]),
        .I3(\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.LUT6_strb_inst_i_4_n_0 ),
        .O(wdata_qualifier_1));
  LUT6 #(
    .INIT(64'h8000808080808080)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.LUT6_strb_inst_i_2 
       (.I0(\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.LUT6_strb_inst_i_4_n_0 ),
        .I1(s_axi_wstrb[1]),
        .I2(\USE_RTL_CURR_WORD.current_word_q_reg[2] ),
        .I3(wrap_buffer_available),
        .I4(wr_cmd_packed_wrap),
        .I5(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .O(wstrb_qualifier_1));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.FDRE_wstrb_inst_i_2 
       (.I0(s_axi_wstrb[2]),
        .I1(\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.LUT6_strb_inst_i_4_n_0 ),
        .I2(s_axi_wvalid),
        .I3(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I4(wr_cmd_packed_wrap),
        .I5(wrap_buffer_available),
        .O(\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.FDRE_wstrb_inst ));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT4 #(
    .INIT(16'hBAAA)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].LUT6_data_inst_i_1 
       (.I0(\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].LUT6_data_inst_i_3_n_0 ),
        .I1(\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].LUT6_data_inst_i_2_n_0 ),
        .I2(s_axi_wstrb[2]),
        .I3(\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.LUT6_strb_inst_i_4_n_0 ),
        .O(wdata_qualifier_2));
  LUT6 #(
    .INIT(64'h8000808080808080)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.LUT6_strb_inst_i_2 
       (.I0(\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.LUT6_strb_inst_i_4_n_0 ),
        .I1(s_axi_wstrb[2]),
        .I2(\USE_RTL_CURR_WORD.current_word_q_reg[2] ),
        .I3(wrap_buffer_available),
        .I4(wr_cmd_packed_wrap),
        .I5(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .O(wstrb_qualifier_2));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst_i_2 
       (.I0(s_axi_wstrb[3]),
        .I1(\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.LUT6_strb_inst_i_4_n_0 ),
        .I2(s_axi_wvalid),
        .I3(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I4(wr_cmd_packed_wrap),
        .I5(wrap_buffer_available),
        .O(\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT4 #(
    .INIT(16'hBAAA)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].LUT6_data_inst_i_1 
       (.I0(\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].LUT6_data_inst_i_3_n_0 ),
        .I1(\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].LUT6_data_inst_i_2_n_0 ),
        .I2(s_axi_wstrb[3]),
        .I3(\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.LUT6_strb_inst_i_4_n_0 ),
        .O(wdata_qualifier_3));
  LUT6 #(
    .INIT(64'h8000808080808080)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.LUT6_strb_inst_i_2 
       (.I0(\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.LUT6_strb_inst_i_4_n_0 ),
        .I1(s_axi_wstrb[3]),
        .I2(\USE_RTL_CURR_WORD.current_word_q_reg[2] ),
        .I3(wrap_buffer_available),
        .I4(wr_cmd_packed_wrap),
        .I5(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .O(wstrb_qualifier_3));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.FDRE_wstrb_inst_i_2 
       (.I0(s_axi_wstrb[0]),
        .I1(\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.LUT6_strb_inst_i_4_n_0 ),
        .I2(s_axi_wvalid),
        .I3(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I4(wr_cmd_packed_wrap),
        .I5(wrap_buffer_available),
        .O(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.FDRE_wstrb_inst ));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT4 #(
    .INIT(16'hAABA)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].LUT6_data_inst_i_1 
       (.I0(\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].LUT6_data_inst_i_3_n_0 ),
        .I1(\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].LUT6_data_inst_i_2_n_0 ),
        .I2(s_axi_wstrb[0]),
        .I3(\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.LUT6_strb_inst_i_4_n_0 ),
        .O(wdata_qualifier_4));
  LUT6 #(
    .INIT(64'h4000404040404040)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.LUT6_strb_inst_i_2 
       (.I0(\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.LUT6_strb_inst_i_4_n_0 ),
        .I1(s_axi_wstrb[0]),
        .I2(\USE_RTL_CURR_WORD.current_word_q_reg[2] ),
        .I3(wrap_buffer_available),
        .I4(wr_cmd_packed_wrap),
        .I5(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .O(wstrb_qualifier_4));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.FDRE_wstrb_inst_i_2 
       (.I0(s_axi_wstrb[1]),
        .I1(\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.LUT6_strb_inst_i_4_n_0 ),
        .I2(s_axi_wvalid),
        .I3(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I4(wr_cmd_packed_wrap),
        .I5(wrap_buffer_available),
        .O(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.FDRE_wstrb_inst ));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT4 #(
    .INIT(16'hAABA)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].LUT6_data_inst_i_1 
       (.I0(\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].LUT6_data_inst_i_3_n_0 ),
        .I1(\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].LUT6_data_inst_i_2_n_0 ),
        .I2(s_axi_wstrb[1]),
        .I3(\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.LUT6_strb_inst_i_4_n_0 ),
        .O(wdata_qualifier_5));
  LUT6 #(
    .INIT(64'h4000404040404040)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.LUT6_strb_inst_i_2 
       (.I0(\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.LUT6_strb_inst_i_4_n_0 ),
        .I1(s_axi_wstrb[1]),
        .I2(\USE_RTL_CURR_WORD.current_word_q_reg[2] ),
        .I3(wrap_buffer_available),
        .I4(wr_cmd_packed_wrap),
        .I5(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .O(wstrb_qualifier_5));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.FDRE_wstrb_inst_i_2 
       (.I0(s_axi_wstrb[2]),
        .I1(\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.LUT6_strb_inst_i_4_n_0 ),
        .I2(s_axi_wvalid),
        .I3(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I4(wr_cmd_packed_wrap),
        .I5(wrap_buffer_available),
        .O(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.FDRE_wstrb_inst ));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT4 #(
    .INIT(16'hAABA)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].LUT6_data_inst_i_1 
       (.I0(\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].LUT6_data_inst_i_3_n_0 ),
        .I1(\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].LUT6_data_inst_i_2_n_0 ),
        .I2(s_axi_wstrb[2]),
        .I3(\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.LUT6_strb_inst_i_4_n_0 ),
        .O(wdata_qualifier_6));
  LUT6 #(
    .INIT(64'h4000404040404040)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.LUT6_strb_inst_i_2 
       (.I0(\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.LUT6_strb_inst_i_4_n_0 ),
        .I1(s_axi_wstrb[2]),
        .I2(\USE_RTL_CURR_WORD.current_word_q_reg[2] ),
        .I3(wrap_buffer_available),
        .I4(wr_cmd_packed_wrap),
        .I5(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .O(wstrb_qualifier_6));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst_i_2 
       (.I0(s_axi_wstrb[3]),
        .I1(\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.LUT6_strb_inst_i_4_n_0 ),
        .I2(s_axi_wvalid),
        .I3(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I4(wr_cmd_packed_wrap),
        .I5(wrap_buffer_available),
        .O(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst ));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT4 #(
    .INIT(16'hAABA)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].LUT6_data_inst_i_1 
       (.I0(\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].LUT6_data_inst_i_3_n_0 ),
        .I1(\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].LUT6_data_inst_i_2_n_0 ),
        .I2(s_axi_wstrb[3]),
        .I3(\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.LUT6_strb_inst_i_4_n_0 ),
        .O(wdata_qualifier_7));
  LUT6 #(
    .INIT(64'h4000404040404040)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.LUT6_strb_inst_i_2 
       (.I0(\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.LUT6_strb_inst_i_4_n_0 ),
        .I1(s_axi_wstrb[3]),
        .I2(\USE_RTL_CURR_WORD.current_word_q_reg[2] ),
        .I3(wrap_buffer_available),
        .I4(wr_cmd_packed_wrap),
        .I5(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .O(wstrb_qualifier_7));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT5 #(
    .INIT(32'h00D00000)) 
    cmd_push_block_i_1
       (.I0(buffer_Full),
        .I1(cmd_push_block),
        .I2(sr_AWVALID),
        .I3(awready_d2),
        .I4(\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .O(cmd_push_block_reg));
  LUT6 #(
    .INIT(64'hC8C8C8C8C8CFC8C8)) 
    data_Exists_I_i_1
       (.I0(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_0 ),
        .I1(data_Exists_I),
        .I2(sel_new_write),
        .I3(buffer_Full),
        .I4(sr_AWVALID),
        .I5(cmd_push_block),
        .O(next_Data_Exists));
  FDRE data_Exists_I_reg
       (.C(CLK),
        .CE(1'b1),
        .D(next_Data_Exists),
        .Q(data_Exists_I),
        .R(ARESET));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT5 #(
    .INIT(32'h8AAA8A8A)) 
    s_axi_wready_INST_0
       (.I0(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I1(wready_d2),
        .I2(\USE_REGISTER.M_AXI_WVALID_q_reg_0 ),
        .I3(wrap_buffer_available),
        .I4(wr_cmd_packed_wrap),
        .O(s_axi_wready));
  LUT6 #(
    .INIT(64'hFFFFFFFF2F2FFF2F)) 
    s_ready_i_i_2
       (.I0(buffer_Full),
        .I1(cmd_push_block),
        .I2(sr_AWVALID),
        .I3(\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .I4(awready_d2),
        .I5(areset_d1_reg_rep__3),
        .O(s_ready_i_reg));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT3 #(
    .INIT(8'h40)) 
    wrap_buffer_available_i_2
       (.I0(wrap_buffer_available),
        .I1(wr_cmd_packed_wrap),
        .I2(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .O(wrap_buffer_available_reg));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_command_fifo" *) 
module ddr_axi_mig_7series_v2_4_ddr_command_fifo_53
   (\USE_FPGA_VALID_WRITE.FDRE_I1_0 ,
    rd_cmd_length,
    rd_cmd_step,
    rd_cmd_next_word,
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[29].FDRE_inst_0 ,
    \USE_REGISTER.M_AXI_AVALID_q_reg ,
    cmd_push_block_reg,
    first_word_reg,
    s_ready_i_reg,
    s_axi_rvalid,
    E,
    \rid_wrap_buffer_reg[3] ,
    M_AXI_RVALID_I,
    sel_m_axi_rready,
    sel_word_complete_next_wrap0,
    sel_0,
    sel_1,
    \s_axi_rdata[31] ,
    \current_word_1_reg[2] ,
    sel_word_complete_next_wrap,
    \pre_next_word_1_reg[2] ,
    \storage_data1_reg[0] ,
    \USE_FPGA_LENGTH.FDRE_inst ,
    areset_d1_reg_rep,
    CLK,
    SS,
    D,
    \storage_data1_reg[20] ,
    \storage_data1_reg[19] ,
    \storage_data1_reg[20]_0 ,
    \storage_data1_reg[20]_1 ,
    p_1_in24_in,
    last_word_mask_2,
    \storage_data1_reg[32] ,
    \storage_data1_reg[22] ,
    \storage_data1_reg[23] ,
    \storage_data1_reg[32]_0 ,
    \storage_data1_reg[30] ,
    p_0_out,
    \storage_data1_reg[32]_1 ,
    cmd_packed_wrap_i,
    cmd_complete_wrap_i,
    upsized_length1,
    sr_ARVALID,
    cmd_push_block,
    arready_d2,
    \USE_REGISTER.M_AXI_AVALID_q_reg_0 ,
    first_word,
    Q,
    rd_cmd_ready,
    areset_d1_reg_rep__3,
    state,
    use_wrap_buffer,
    s_axi_rready,
    first_mi_word,
    next_word_i,
    pre_next_word_i,
    \state_reg[0]_rep );
  output \USE_FPGA_VALID_WRITE.FDRE_I1_0 ;
  output [7:0]rd_cmd_length;
  output [2:0]rd_cmd_step;
  output [2:0]rd_cmd_next_word;
  output \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[29].FDRE_inst_0 ;
  output \USE_REGISTER.M_AXI_AVALID_q_reg ;
  output cmd_push_block_reg;
  output first_word_reg;
  output s_ready_i_reg;
  output s_axi_rvalid;
  output [0:0]E;
  output [0:0]\rid_wrap_buffer_reg[3] ;
  output M_AXI_RVALID_I;
  output sel_m_axi_rready;
  output sel_word_complete_next_wrap0;
  output sel_0;
  output sel_1;
  output \s_axi_rdata[31] ;
  output [2:0]\current_word_1_reg[2] ;
  output sel_word_complete_next_wrap;
  output [2:0]\pre_next_word_1_reg[2] ;
  output \storage_data1_reg[0] ;
  output \USE_FPGA_LENGTH.FDRE_inst ;
  input areset_d1_reg_rep;
  input CLK;
  input [0:0]SS;
  input [7:0]D;
  input \storage_data1_reg[20] ;
  input \storage_data1_reg[19] ;
  input \storage_data1_reg[20]_0 ;
  input \storage_data1_reg[20]_1 ;
  input p_1_in24_in;
  input last_word_mask_2;
  input \storage_data1_reg[32] ;
  input \storage_data1_reg[22] ;
  input \storage_data1_reg[23] ;
  input \storage_data1_reg[32]_0 ;
  input \storage_data1_reg[30] ;
  input [3:0]p_0_out;
  input \storage_data1_reg[32]_1 ;
  input cmd_packed_wrap_i;
  input cmd_complete_wrap_i;
  input upsized_length1;
  input sr_ARVALID;
  input cmd_push_block;
  input arready_d2;
  input \USE_REGISTER.M_AXI_AVALID_q_reg_0 ;
  input first_word;
  input [2:0]Q;
  input rd_cmd_ready;
  input areset_d1_reg_rep__3;
  input [0:0]state;
  input use_wrap_buffer;
  input s_axi_rready;
  input first_mi_word;
  input [2:0]next_word_i;
  input [2:0]pre_next_word_i;
  input \state_reg[0]_rep ;

  wire CLK;
  wire [7:0]D;
  wire [0:0]E;
  wire M_AXI_RVALID_I;
  wire [29:0]M_MESG_CMB;
  wire [29:0]M_MESG_I;
  wire M_VALID_CMB;
  wire [2:0]Q;
  wire [0:0]SS;
  wire \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[29].FDRE_inst_0 ;
  wire \USE_FPGA_LENGTH.FDRE_inst ;
  wire \USE_FPGA_VALID_WRITE.FDRE_I1_0 ;
  wire \USE_REGISTER.M_AXI_AVALID_q_reg ;
  wire \USE_REGISTER.M_AXI_AVALID_q_reg_0 ;
  wire [4:0]addr;
  wire addr_cy_1;
  wire addr_cy_2;
  wire addr_cy_3;
  wire areset_d1_reg_rep;
  wire areset_d1_reg_rep__3;
  wire arready_d2;
  wire buffer_Full;
  wire buffer_full_early;
  wire cmd_complete_wrap_i;
  wire cmd_packed_wrap_i;
  wire cmd_push_block;
  wire cmd_push_block_reg;
  wire [2:0]\current_word_1_reg[2] ;
  wire data_Exists_I;
  wire data_Exists_I_i_2__0_n_0;
  wire first_mi_word;
  wire first_word;
  wire first_word_reg;
  wire hsum_A_0;
  wire hsum_A_1;
  wire hsum_A_2;
  wire hsum_A_3;
  wire hsum_A_4;
  wire last_word_mask_2;
  wire lopt;
  wire lopt_1;
  wire lopt_10;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire lopt_8;
  wire lopt_9;
  wire next_Data_Exists;
  wire [2:0]next_word_i;
  wire p_0_in;
  wire [3:0]p_0_out;
  wire p_1_in24_in;
  wire [2:0]\pre_next_word_1_reg[2] ;
  wire [2:0]pre_next_word_i;
  wire rd_cmd_complete_wrap;
  wire [2:0]rd_cmd_first_word;
  wire [2:0]rd_cmd_last_word;
  wire [7:0]rd_cmd_length;
  wire [2:0]rd_cmd_mask;
  wire [2:0]rd_cmd_next_word;
  wire [2:2]rd_cmd_offset;
  wire rd_cmd_packed_wrap;
  wire rd_cmd_ready;
  wire [2:0]rd_cmd_step;
  wire [0:0]\rid_wrap_buffer_reg[3] ;
  wire \s_axi_rdata[31] ;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire s_ready_i_reg;
  wire s_valid_dummy1;
  wire s_valid_dummy2;
  wire sel_0;
  wire sel_1;
  wire sel_m_axi_rready;
  wire sel_new_write;
  wire sel_word_complete_next_wrap;
  wire sel_word_complete_next_wrap0;
  wire sr_ARVALID;
  wire [0:0]state;
  wire \state_reg[0]_rep ;
  wire \storage_data1_reg[0] ;
  wire \storage_data1_reg[19] ;
  wire \storage_data1_reg[20] ;
  wire \storage_data1_reg[20]_0 ;
  wire \storage_data1_reg[20]_1 ;
  wire \storage_data1_reg[22] ;
  wire \storage_data1_reg[23] ;
  wire \storage_data1_reg[30] ;
  wire \storage_data1_reg[32] ;
  wire \storage_data1_reg[32]_0 ;
  wire \storage_data1_reg[32]_1 ;
  wire sum_A_0;
  wire sum_A_1;
  wire sum_A_2;
  wire sum_A_3;
  wire sum_A_4;
  wire upsized_length1;
  wire use_wrap_buffer;
  wire valid_Write;
  wire valid_Write_dummy1;
  wire valid_Write_dummy2;
  wire [3:1]\NLW_USE_FPGA_ADDR.ADDR_GEN[2].USE_MUXCY.MUXCY_inst_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_USE_FPGA_ADDR.ADDR_GEN[2].USE_MUXCY.MUXCY_inst_CARRY4_DI_UNCONNECTED ;
  wire [3:3]\NLW_USE_FPGA_ADDR.ADDR_GEN[2].USE_MUXCY.MUXCY_inst_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_USE_FPGA_ADDR.ADDR_GEN[2].USE_MUXCY.MUXCY_inst_CARRY4_S_UNCONNECTED ;
  wire \NLW_USE_FPGA_FIFO.DATA_GEN[0].USE_32.SRLC32E_inst_Q31_UNCONNECTED ;
  wire \NLW_USE_FPGA_FIFO.DATA_GEN[10].USE_32.SRLC32E_inst_Q31_UNCONNECTED ;
  wire \NLW_USE_FPGA_FIFO.DATA_GEN[11].USE_32.SRLC32E_inst_Q31_UNCONNECTED ;
  wire \NLW_USE_FPGA_FIFO.DATA_GEN[12].USE_32.SRLC32E_inst_Q31_UNCONNECTED ;
  wire \NLW_USE_FPGA_FIFO.DATA_GEN[13].USE_32.SRLC32E_inst_Q31_UNCONNECTED ;
  wire \NLW_USE_FPGA_FIFO.DATA_GEN[16].USE_32.SRLC32E_inst_Q31_UNCONNECTED ;
  wire \NLW_USE_FPGA_FIFO.DATA_GEN[17].USE_32.SRLC32E_inst_Q31_UNCONNECTED ;
  wire \NLW_USE_FPGA_FIFO.DATA_GEN[18].USE_32.SRLC32E_inst_Q31_UNCONNECTED ;
  wire \NLW_USE_FPGA_FIFO.DATA_GEN[19].USE_32.SRLC32E_inst_Q31_UNCONNECTED ;
  wire \NLW_USE_FPGA_FIFO.DATA_GEN[1].USE_32.SRLC32E_inst_Q31_UNCONNECTED ;
  wire \NLW_USE_FPGA_FIFO.DATA_GEN[20].USE_32.SRLC32E_inst_Q31_UNCONNECTED ;
  wire \NLW_USE_FPGA_FIFO.DATA_GEN[21].USE_32.SRLC32E_inst_Q31_UNCONNECTED ;
  wire \NLW_USE_FPGA_FIFO.DATA_GEN[22].USE_32.SRLC32E_inst_Q31_UNCONNECTED ;
  wire \NLW_USE_FPGA_FIFO.DATA_GEN[23].USE_32.SRLC32E_inst_Q31_UNCONNECTED ;
  wire \NLW_USE_FPGA_FIFO.DATA_GEN[24].USE_32.SRLC32E_inst_Q31_UNCONNECTED ;
  wire \NLW_USE_FPGA_FIFO.DATA_GEN[25].USE_32.SRLC32E_inst_Q31_UNCONNECTED ;
  wire \NLW_USE_FPGA_FIFO.DATA_GEN[26].USE_32.SRLC32E_inst_Q31_UNCONNECTED ;
  wire \NLW_USE_FPGA_FIFO.DATA_GEN[27].USE_32.SRLC32E_inst_Q31_UNCONNECTED ;
  wire \NLW_USE_FPGA_FIFO.DATA_GEN[29].USE_32.SRLC32E_inst_Q31_UNCONNECTED ;
  wire \NLW_USE_FPGA_FIFO.DATA_GEN[2].USE_32.SRLC32E_inst_Q31_UNCONNECTED ;
  wire \NLW_USE_FPGA_FIFO.DATA_GEN[3].USE_32.SRLC32E_inst_Q31_UNCONNECTED ;
  wire \NLW_USE_FPGA_FIFO.DATA_GEN[4].USE_32.SRLC32E_inst_Q31_UNCONNECTED ;
  wire \NLW_USE_FPGA_FIFO.DATA_GEN[5].USE_32.SRLC32E_inst_Q31_UNCONNECTED ;
  wire \NLW_USE_FPGA_FIFO.DATA_GEN[6].USE_32.SRLC32E_inst_Q31_UNCONNECTED ;
  wire \NLW_USE_FPGA_FIFO.DATA_GEN[7].USE_32.SRLC32E_inst_Q31_UNCONNECTED ;
  wire \NLW_USE_FPGA_FIFO.DATA_GEN[8].USE_32.SRLC32E_inst_Q31_UNCONNECTED ;
  wire \NLW_USE_FPGA_FIFO.DATA_GEN[9].USE_32.SRLC32E_inst_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[0].FDRE_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_MESG_CMB[0]),
        .Q(rd_cmd_length[0]),
        .R(SS));
  LUT4 #(
    .INIT(16'hFB08)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[0].FDRE_inst_i_1__0 
       (.I0(rd_cmd_length[0]),
        .I1(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I2(rd_cmd_ready),
        .I3(M_MESG_I[0]),
        .O(M_MESG_CMB[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[10].FDRE_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_MESG_CMB[10]),
        .Q(rd_cmd_step[2]),
        .R(SS));
  LUT4 #(
    .INIT(16'hFB08)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[10].FDRE_inst_i_1__0 
       (.I0(rd_cmd_step[2]),
        .I1(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I2(rd_cmd_ready),
        .I3(M_MESG_I[10]),
        .O(M_MESG_CMB[10]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[11].FDRE_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_MESG_CMB[11]),
        .Q(rd_cmd_mask[0]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[11].FDRE_inst_i_1__0 
       (.I0(rd_cmd_mask[0]),
        .I1(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I2(rd_cmd_ready),
        .I3(M_MESG_I[11]),
        .O(M_MESG_CMB[11]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[12].FDRE_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_MESG_CMB[12]),
        .Q(rd_cmd_mask[1]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[12].FDRE_inst_i_1__0 
       (.I0(rd_cmd_mask[1]),
        .I1(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I2(rd_cmd_ready),
        .I3(M_MESG_I[12]),
        .O(M_MESG_CMB[12]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[13].FDRE_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_MESG_CMB[13]),
        .Q(rd_cmd_mask[2]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[13].FDRE_inst_i_1__0 
       (.I0(rd_cmd_mask[2]),
        .I1(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I2(rd_cmd_ready),
        .I3(M_MESG_I[13]),
        .O(M_MESG_CMB[13]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[16].FDRE_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_MESG_CMB[16]),
        .Q(rd_cmd_offset),
        .R(SS));
  LUT4 #(
    .INIT(16'hFB08)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[16].FDRE_inst_i_1__0 
       (.I0(rd_cmd_offset),
        .I1(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I2(rd_cmd_ready),
        .I3(M_MESG_I[16]),
        .O(M_MESG_CMB[16]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[17].FDRE_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_MESG_CMB[17]),
        .Q(rd_cmd_last_word[0]),
        .R(SS));
  LUT4 #(
    .INIT(16'hFB08)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[17].FDRE_inst_i_1__0 
       (.I0(rd_cmd_last_word[0]),
        .I1(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I2(rd_cmd_ready),
        .I3(M_MESG_I[17]),
        .O(M_MESG_CMB[17]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[18].FDRE_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_MESG_CMB[18]),
        .Q(rd_cmd_last_word[1]),
        .R(SS));
  LUT4 #(
    .INIT(16'hFB08)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[18].FDRE_inst_i_1__0 
       (.I0(rd_cmd_last_word[1]),
        .I1(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I2(rd_cmd_ready),
        .I3(M_MESG_I[18]),
        .O(M_MESG_CMB[18]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_MESG_CMB[19]),
        .Q(rd_cmd_last_word[2]),
        .R(SS));
  LUT4 #(
    .INIT(16'hFB08)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst_i_1__0 
       (.I0(rd_cmd_last_word[2]),
        .I1(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I2(rd_cmd_ready),
        .I3(M_MESG_I[19]),
        .O(M_MESG_CMB[19]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[1].FDRE_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_MESG_CMB[1]),
        .Q(rd_cmd_length[1]),
        .R(SS));
  LUT4 #(
    .INIT(16'hFB08)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[1].FDRE_inst_i_1__0 
       (.I0(rd_cmd_length[1]),
        .I1(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I2(rd_cmd_ready),
        .I3(M_MESG_I[1]),
        .O(M_MESG_CMB[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[20].FDRE_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_MESG_CMB[20]),
        .Q(rd_cmd_next_word[0]),
        .R(SS));
  LUT4 #(
    .INIT(16'hFB08)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[20].FDRE_inst_i_1__0 
       (.I0(rd_cmd_next_word[0]),
        .I1(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I2(rd_cmd_ready),
        .I3(M_MESG_I[20]),
        .O(M_MESG_CMB[20]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[21].FDRE_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_MESG_CMB[21]),
        .Q(rd_cmd_next_word[1]),
        .R(SS));
  LUT4 #(
    .INIT(16'hFB08)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[21].FDRE_inst_i_1__0 
       (.I0(rd_cmd_next_word[1]),
        .I1(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I2(rd_cmd_ready),
        .I3(M_MESG_I[21]),
        .O(M_MESG_CMB[21]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[22].FDRE_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_MESG_CMB[22]),
        .Q(rd_cmd_next_word[2]),
        .R(SS));
  LUT4 #(
    .INIT(16'hFB08)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[22].FDRE_inst_i_1__0 
       (.I0(rd_cmd_next_word[2]),
        .I1(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I2(rd_cmd_ready),
        .I3(M_MESG_I[22]),
        .O(M_MESG_CMB[22]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[23].FDRE_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_MESG_CMB[23]),
        .Q(rd_cmd_first_word[0]),
        .R(SS));
  LUT4 #(
    .INIT(16'hFB08)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[23].FDRE_inst_i_1__0 
       (.I0(rd_cmd_first_word[0]),
        .I1(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I2(rd_cmd_ready),
        .I3(M_MESG_I[23]),
        .O(M_MESG_CMB[23]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[24].FDRE_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_MESG_CMB[24]),
        .Q(rd_cmd_first_word[1]),
        .R(SS));
  LUT4 #(
    .INIT(16'hFB08)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[24].FDRE_inst_i_1__0 
       (.I0(rd_cmd_first_word[1]),
        .I1(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I2(rd_cmd_ready),
        .I3(M_MESG_I[24]),
        .O(M_MESG_CMB[24]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[25].FDRE_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_MESG_CMB[25]),
        .Q(rd_cmd_first_word[2]),
        .R(SS));
  LUT4 #(
    .INIT(16'hFB08)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[25].FDRE_inst_i_1__0 
       (.I0(rd_cmd_first_word[2]),
        .I1(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I2(rd_cmd_ready),
        .I3(M_MESG_I[25]),
        .O(M_MESG_CMB[25]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[26].FDRE_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_MESG_CMB[26]),
        .Q(rd_cmd_packed_wrap),
        .R(SS));
  LUT4 #(
    .INIT(16'hFB08)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[26].FDRE_inst_i_1__0 
       (.I0(rd_cmd_packed_wrap),
        .I1(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I2(rd_cmd_ready),
        .I3(M_MESG_I[26]),
        .O(M_MESG_CMB[26]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[27].FDRE_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_MESG_CMB[27]),
        .Q(rd_cmd_complete_wrap),
        .R(SS));
  LUT4 #(
    .INIT(16'hFB08)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[27].FDRE_inst_i_1__0 
       (.I0(rd_cmd_complete_wrap),
        .I1(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I2(rd_cmd_ready),
        .I3(M_MESG_I[27]),
        .O(M_MESG_CMB[27]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[29].FDRE_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_MESG_CMB[29]),
        .Q(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[29].FDRE_inst_0 ),
        .R(SS));
  LUT4 #(
    .INIT(16'hFB08)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[29].FDRE_inst_i_1__0 
       (.I0(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[29].FDRE_inst_0 ),
        .I1(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I2(rd_cmd_ready),
        .I3(M_MESG_I[29]),
        .O(M_MESG_CMB[29]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[2].FDRE_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_MESG_CMB[2]),
        .Q(rd_cmd_length[2]),
        .R(SS));
  LUT4 #(
    .INIT(16'hFB08)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[2].FDRE_inst_i_1__0 
       (.I0(rd_cmd_length[2]),
        .I1(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I2(rd_cmd_ready),
        .I3(M_MESG_I[2]),
        .O(M_MESG_CMB[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[3].FDRE_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_MESG_CMB[3]),
        .Q(rd_cmd_length[3]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[3].FDRE_inst_i_1__0 
       (.I0(rd_cmd_length[3]),
        .I1(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I2(rd_cmd_ready),
        .I3(M_MESG_I[3]),
        .O(M_MESG_CMB[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[4].FDRE_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_MESG_CMB[4]),
        .Q(rd_cmd_length[4]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[4].FDRE_inst_i_1__0 
       (.I0(rd_cmd_length[4]),
        .I1(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I2(rd_cmd_ready),
        .I3(M_MESG_I[4]),
        .O(M_MESG_CMB[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[5].FDRE_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_MESG_CMB[5]),
        .Q(rd_cmd_length[5]),
        .R(SS));
  LUT4 #(
    .INIT(16'hFB08)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[5].FDRE_inst_i_1__0 
       (.I0(rd_cmd_length[5]),
        .I1(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I2(rd_cmd_ready),
        .I3(M_MESG_I[5]),
        .O(M_MESG_CMB[5]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[6].FDRE_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_MESG_CMB[6]),
        .Q(rd_cmd_length[6]),
        .R(SS));
  LUT4 #(
    .INIT(16'hFB08)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[6].FDRE_inst_i_1__0 
       (.I0(rd_cmd_length[6]),
        .I1(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I2(rd_cmd_ready),
        .I3(M_MESG_I[6]),
        .O(M_MESG_CMB[6]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[7].FDRE_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_MESG_CMB[7]),
        .Q(rd_cmd_length[7]),
        .R(SS));
  LUT4 #(
    .INIT(16'hFB08)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[7].FDRE_inst_i_1__0 
       (.I0(rd_cmd_length[7]),
        .I1(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I2(rd_cmd_ready),
        .I3(M_MESG_I[7]),
        .O(M_MESG_CMB[7]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[8].FDRE_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_MESG_CMB[8]),
        .Q(rd_cmd_step[0]),
        .R(SS));
  LUT4 #(
    .INIT(16'hFB08)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[8].FDRE_inst_i_1__0 
       (.I0(rd_cmd_step[0]),
        .I1(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I2(rd_cmd_ready),
        .I3(M_MESG_I[8]),
        .O(M_MESG_CMB[8]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[9].FDRE_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_MESG_CMB[9]),
        .Q(rd_cmd_step[1]),
        .R(SS));
  LUT4 #(
    .INIT(16'hFB08)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[9].FDRE_inst_i_1__0 
       (.I0(rd_cmd_step[1]),
        .I1(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I2(rd_cmd_ready),
        .I3(M_MESG_I[9]),
        .O(M_MESG_CMB[9]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_VALID_CMB),
        .Q(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_i_1__0 
       (.I0(data_Exists_I),
        .I1(rd_cmd_ready),
        .I2(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .O(M_VALID_CMB));
  LUT2 #(
    .INIT(4'h8)) 
    \USE_FPGA.and_inst_i_1__12 
       (.I0(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I1(s_axi_rready),
        .O(sel_m_axi_rready));
  LUT1 #(
    .INIT(2'h1)) 
    \USE_FPGA.and_inst_i_1__14 
       (.I0(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[29].FDRE_inst_0 ),
        .O(sel_word_complete_next_wrap0));
  LUT5 #(
    .INIT(32'hAAA95655)) 
    \USE_FPGA.and_inst_i_1__24 
       (.I0(rd_cmd_last_word[0]),
        .I1(first_word),
        .I2(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[29].FDRE_inst_0 ),
        .I3(Q[0]),
        .I4(rd_cmd_first_word[0]),
        .O(sel_0));
  LUT5 #(
    .INIT(32'hAAA95655)) 
    \USE_FPGA.and_inst_i_1__25 
       (.I0(rd_cmd_last_word[1]),
        .I1(first_word),
        .I2(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[29].FDRE_inst_0 ),
        .I3(Q[1]),
        .I4(rd_cmd_first_word[1]),
        .O(sel_1));
  LUT2 #(
    .INIT(4'h1)) 
    \USE_FPGA.and_inst_i_1__32 
       (.I0(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[29].FDRE_inst_0 ),
        .I1(rd_cmd_complete_wrap),
        .O(sel_word_complete_next_wrap));
  LUT2 #(
    .INIT(4'h8)) 
    \USE_FPGA.and_inst_i_1__35 
       (.I0(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I1(s_axi_rready),
        .O(\storage_data1_reg[0] ));
  LUT2 #(
    .INIT(4'h8)) 
    \USE_FPGA.and_inst_i_1__36 
       (.I0(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I1(\state_reg[0]_rep ),
        .O(\USE_FPGA_LENGTH.FDRE_inst ));
  LUT5 #(
    .INIT(32'h999A9995)) 
    \USE_FPGA.and_inst_i_1__38 
       (.I0(rd_cmd_last_word[2]),
        .I1(rd_cmd_first_word[2]),
        .I2(first_word),
        .I3(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[29].FDRE_inst_0 ),
        .I4(Q[2]),
        .O(first_word_reg));
  LUT2 #(
    .INIT(4'h8)) 
    \USE_FPGA.and_inst_i_1__9 
       (.I0(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I1(state),
        .O(M_AXI_RVALID_I));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FPGA_ADDR.ADDR_GEN[0].FDRE_inst 
       (.C(CLK),
        .CE(data_Exists_I),
        .D(sum_A_0),
        .Q(addr[0]),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FPGA_ADDR.ADDR_GEN[1].FDRE_inst 
       (.C(CLK),
        .CE(data_Exists_I),
        .D(sum_A_1),
        .Q(addr[1]),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FPGA_ADDR.ADDR_GEN[2].FDRE_inst 
       (.C(CLK),
        .CE(data_Exists_I),
        .D(sum_A_2),
        .Q(addr[2]),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \USE_FPGA_ADDR.ADDR_GEN[2].USE_MUXCY.MUXCY_inst_CARRY4 
       (.CI(addr_cy_2),
        .CO({\NLW_USE_FPGA_ADDR.ADDR_GEN[2].USE_MUXCY.MUXCY_inst_CARRY4_CO_UNCONNECTED [3:1],addr_cy_3}),
        .CYINIT(1'b0),
        .DI({\NLW_USE_FPGA_ADDR.ADDR_GEN[2].USE_MUXCY.MUXCY_inst_CARRY4_DI_UNCONNECTED [3:2],addr[3:2]}),
        .O({\NLW_USE_FPGA_ADDR.ADDR_GEN[2].USE_MUXCY.MUXCY_inst_CARRY4_O_UNCONNECTED [3],sum_A_4,sum_A_3,sum_A_2}),
        .S({\NLW_USE_FPGA_ADDR.ADDR_GEN[2].USE_MUXCY.MUXCY_inst_CARRY4_S_UNCONNECTED [3],hsum_A_4,hsum_A_3,hsum_A_2}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FPGA_ADDR.ADDR_GEN[3].FDRE_inst 
       (.C(CLK),
        .CE(data_Exists_I),
        .D(sum_A_3),
        .Q(addr[3]),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FPGA_ADDR.ADDR_GEN[4].FDRE_inst 
       (.C(CLK),
        .CE(data_Exists_I),
        .D(sum_A_4),
        .Q(addr[4]),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[0].USE_32.SRLC32E_inst " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \USE_FPGA_FIFO.DATA_GEN[0].USE_32.SRLC32E_inst 
       (.A(addr),
        .CE(valid_Write),
        .CLK(CLK),
        .D(D[0]),
        .Q(M_MESG_I[0]),
        .Q31(\NLW_USE_FPGA_FIFO.DATA_GEN[0].USE_32.SRLC32E_inst_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[10].USE_32.SRLC32E_inst " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \USE_FPGA_FIFO.DATA_GEN[10].USE_32.SRLC32E_inst 
       (.A(addr),
        .CE(valid_Write),
        .CLK(CLK),
        .D(\storage_data1_reg[20]_0 ),
        .Q(M_MESG_I[10]),
        .Q31(\NLW_USE_FPGA_FIFO.DATA_GEN[10].USE_32.SRLC32E_inst_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[11].USE_32.SRLC32E_inst " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \USE_FPGA_FIFO.DATA_GEN[11].USE_32.SRLC32E_inst 
       (.A(addr),
        .CE(valid_Write),
        .CLK(CLK),
        .D(\storage_data1_reg[20]_1 ),
        .Q(M_MESG_I[11]),
        .Q31(\NLW_USE_FPGA_FIFO.DATA_GEN[11].USE_32.SRLC32E_inst_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[12].USE_32.SRLC32E_inst " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \USE_FPGA_FIFO.DATA_GEN[12].USE_32.SRLC32E_inst 
       (.A(addr),
        .CE(valid_Write),
        .CLK(CLK),
        .D(p_1_in24_in),
        .Q(M_MESG_I[12]),
        .Q31(\NLW_USE_FPGA_FIFO.DATA_GEN[12].USE_32.SRLC32E_inst_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[13].USE_32.SRLC32E_inst " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \USE_FPGA_FIFO.DATA_GEN[13].USE_32.SRLC32E_inst 
       (.A(addr),
        .CE(valid_Write),
        .CLK(CLK),
        .D(last_word_mask_2),
        .Q(M_MESG_I[13]),
        .Q31(\NLW_USE_FPGA_FIFO.DATA_GEN[13].USE_32.SRLC32E_inst_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[16].USE_32.SRLC32E_inst " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \USE_FPGA_FIFO.DATA_GEN[16].USE_32.SRLC32E_inst 
       (.A(addr),
        .CE(valid_Write),
        .CLK(CLK),
        .D(\storage_data1_reg[32] ),
        .Q(M_MESG_I[16]),
        .Q31(\NLW_USE_FPGA_FIFO.DATA_GEN[16].USE_32.SRLC32E_inst_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[17].USE_32.SRLC32E_inst " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \USE_FPGA_FIFO.DATA_GEN[17].USE_32.SRLC32E_inst 
       (.A(addr),
        .CE(valid_Write),
        .CLK(CLK),
        .D(\storage_data1_reg[22] ),
        .Q(M_MESG_I[17]),
        .Q31(\NLW_USE_FPGA_FIFO.DATA_GEN[17].USE_32.SRLC32E_inst_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[18].USE_32.SRLC32E_inst " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \USE_FPGA_FIFO.DATA_GEN[18].USE_32.SRLC32E_inst 
       (.A(addr),
        .CE(valid_Write),
        .CLK(CLK),
        .D(\storage_data1_reg[23] ),
        .Q(M_MESG_I[18]),
        .Q31(\NLW_USE_FPGA_FIFO.DATA_GEN[18].USE_32.SRLC32E_inst_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[19].USE_32.SRLC32E_inst " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \USE_FPGA_FIFO.DATA_GEN[19].USE_32.SRLC32E_inst 
       (.A(addr),
        .CE(valid_Write),
        .CLK(CLK),
        .D(\storage_data1_reg[32]_0 ),
        .Q(M_MESG_I[19]),
        .Q31(\NLW_USE_FPGA_FIFO.DATA_GEN[19].USE_32.SRLC32E_inst_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[1].USE_32.SRLC32E_inst " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \USE_FPGA_FIFO.DATA_GEN[1].USE_32.SRLC32E_inst 
       (.A(addr),
        .CE(valid_Write),
        .CLK(CLK),
        .D(D[1]),
        .Q(M_MESG_I[1]),
        .Q31(\NLW_USE_FPGA_FIFO.DATA_GEN[1].USE_32.SRLC32E_inst_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[20].USE_32.SRLC32E_inst " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \USE_FPGA_FIFO.DATA_GEN[20].USE_32.SRLC32E_inst 
       (.A(addr),
        .CE(valid_Write),
        .CLK(CLK),
        .D(\storage_data1_reg[30] ),
        .Q(M_MESG_I[20]),
        .Q31(\NLW_USE_FPGA_FIFO.DATA_GEN[20].USE_32.SRLC32E_inst_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[21].USE_32.SRLC32E_inst " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \USE_FPGA_FIFO.DATA_GEN[21].USE_32.SRLC32E_inst 
       (.A(addr),
        .CE(valid_Write),
        .CLK(CLK),
        .D(p_0_out[0]),
        .Q(M_MESG_I[21]),
        .Q31(\NLW_USE_FPGA_FIFO.DATA_GEN[21].USE_32.SRLC32E_inst_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[22].USE_32.SRLC32E_inst " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \USE_FPGA_FIFO.DATA_GEN[22].USE_32.SRLC32E_inst 
       (.A(addr),
        .CE(valid_Write),
        .CLK(CLK),
        .D(\storage_data1_reg[32]_1 ),
        .Q(M_MESG_I[22]),
        .Q31(\NLW_USE_FPGA_FIFO.DATA_GEN[22].USE_32.SRLC32E_inst_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[23].USE_32.SRLC32E_inst " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \USE_FPGA_FIFO.DATA_GEN[23].USE_32.SRLC32E_inst 
       (.A(addr),
        .CE(valid_Write),
        .CLK(CLK),
        .D(p_0_out[1]),
        .Q(M_MESG_I[23]),
        .Q31(\NLW_USE_FPGA_FIFO.DATA_GEN[23].USE_32.SRLC32E_inst_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[24].USE_32.SRLC32E_inst " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \USE_FPGA_FIFO.DATA_GEN[24].USE_32.SRLC32E_inst 
       (.A(addr),
        .CE(valid_Write),
        .CLK(CLK),
        .D(p_0_out[2]),
        .Q(M_MESG_I[24]),
        .Q31(\NLW_USE_FPGA_FIFO.DATA_GEN[24].USE_32.SRLC32E_inst_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[25].USE_32.SRLC32E_inst " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \USE_FPGA_FIFO.DATA_GEN[25].USE_32.SRLC32E_inst 
       (.A(addr),
        .CE(valid_Write),
        .CLK(CLK),
        .D(p_0_out[3]),
        .Q(M_MESG_I[25]),
        .Q31(\NLW_USE_FPGA_FIFO.DATA_GEN[25].USE_32.SRLC32E_inst_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[26].USE_32.SRLC32E_inst " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \USE_FPGA_FIFO.DATA_GEN[26].USE_32.SRLC32E_inst 
       (.A(addr),
        .CE(valid_Write),
        .CLK(CLK),
        .D(cmd_packed_wrap_i),
        .Q(M_MESG_I[26]),
        .Q31(\NLW_USE_FPGA_FIFO.DATA_GEN[26].USE_32.SRLC32E_inst_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[27].USE_32.SRLC32E_inst " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \USE_FPGA_FIFO.DATA_GEN[27].USE_32.SRLC32E_inst 
       (.A(addr),
        .CE(valid_Write),
        .CLK(CLK),
        .D(cmd_complete_wrap_i),
        .Q(M_MESG_I[27]),
        .Q31(\NLW_USE_FPGA_FIFO.DATA_GEN[27].USE_32.SRLC32E_inst_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[29].USE_32.SRLC32E_inst " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \USE_FPGA_FIFO.DATA_GEN[29].USE_32.SRLC32E_inst 
       (.A(addr),
        .CE(valid_Write),
        .CLK(CLK),
        .D(upsized_length1),
        .Q(M_MESG_I[29]),
        .Q31(\NLW_USE_FPGA_FIFO.DATA_GEN[29].USE_32.SRLC32E_inst_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[2].USE_32.SRLC32E_inst " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \USE_FPGA_FIFO.DATA_GEN[2].USE_32.SRLC32E_inst 
       (.A(addr),
        .CE(valid_Write),
        .CLK(CLK),
        .D(D[2]),
        .Q(M_MESG_I[2]),
        .Q31(\NLW_USE_FPGA_FIFO.DATA_GEN[2].USE_32.SRLC32E_inst_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[3].USE_32.SRLC32E_inst " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \USE_FPGA_FIFO.DATA_GEN[3].USE_32.SRLC32E_inst 
       (.A(addr),
        .CE(valid_Write),
        .CLK(CLK),
        .D(D[3]),
        .Q(M_MESG_I[3]),
        .Q31(\NLW_USE_FPGA_FIFO.DATA_GEN[3].USE_32.SRLC32E_inst_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[4].USE_32.SRLC32E_inst " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \USE_FPGA_FIFO.DATA_GEN[4].USE_32.SRLC32E_inst 
       (.A(addr),
        .CE(valid_Write),
        .CLK(CLK),
        .D(D[4]),
        .Q(M_MESG_I[4]),
        .Q31(\NLW_USE_FPGA_FIFO.DATA_GEN[4].USE_32.SRLC32E_inst_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[5].USE_32.SRLC32E_inst " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \USE_FPGA_FIFO.DATA_GEN[5].USE_32.SRLC32E_inst 
       (.A(addr),
        .CE(valid_Write),
        .CLK(CLK),
        .D(D[5]),
        .Q(M_MESG_I[5]),
        .Q31(\NLW_USE_FPGA_FIFO.DATA_GEN[5].USE_32.SRLC32E_inst_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[6].USE_32.SRLC32E_inst " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \USE_FPGA_FIFO.DATA_GEN[6].USE_32.SRLC32E_inst 
       (.A(addr),
        .CE(valid_Write),
        .CLK(CLK),
        .D(D[6]),
        .Q(M_MESG_I[6]),
        .Q31(\NLW_USE_FPGA_FIFO.DATA_GEN[6].USE_32.SRLC32E_inst_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[7].USE_32.SRLC32E_inst " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \USE_FPGA_FIFO.DATA_GEN[7].USE_32.SRLC32E_inst 
       (.A(addr),
        .CE(valid_Write),
        .CLK(CLK),
        .D(D[7]),
        .Q(M_MESG_I[7]),
        .Q31(\NLW_USE_FPGA_FIFO.DATA_GEN[7].USE_32.SRLC32E_inst_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[8].USE_32.SRLC32E_inst " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \USE_FPGA_FIFO.DATA_GEN[8].USE_32.SRLC32E_inst 
       (.A(addr),
        .CE(valid_Write),
        .CLK(CLK),
        .D(\storage_data1_reg[20] ),
        .Q(M_MESG_I[8]),
        .Q31(\NLW_USE_FPGA_FIFO.DATA_GEN[8].USE_32.SRLC32E_inst_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[9].USE_32.SRLC32E_inst " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \USE_FPGA_FIFO.DATA_GEN[9].USE_32.SRLC32E_inst 
       (.A(addr),
        .CE(valid_Write),
        .CLK(CLK),
        .D(\storage_data1_reg[19] ),
        .Q(M_MESG_I[9]),
        .Q31(\NLW_USE_FPGA_FIFO.DATA_GEN[9].USE_32.SRLC32E_inst_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FPGA_VALID_WRITE.FDRE_I1 
       (.C(CLK),
        .CE(data_Exists_I),
        .D(buffer_full_early),
        .Q(buffer_Full),
        .R(areset_d1_reg_rep));
  ddr_axi_mig_7series_v2_4_ddr_carry_latch_or_58 \USE_FPGA_VALID_WRITE.new_write_inst 
       (.\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst (\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .addr(addr),
        .data_Exists_I(data_Exists_I),
        .hsum_A_0(hsum_A_0),
        .hsum_A_1(hsum_A_1),
        .hsum_A_2(hsum_A_2),
        .hsum_A_3(hsum_A_3),
        .hsum_A_4(hsum_A_4),
        .rd_cmd_ready(rd_cmd_ready),
        .sel_new_write(sel_new_write),
        .valid_Write(valid_Write));
  ddr_axi_mig_7series_v2_4_ddr_carry_and_59 \USE_FPGA_VALID_WRITE.s_valid_dummy_inst1 
       (.buffer_Full(buffer_Full),
        .cmd_push_block(cmd_push_block),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .s_valid_dummy1(s_valid_dummy1),
        .sr_ARVALID(sr_ARVALID));
  ddr_axi_mig_7series_v2_4_ddr_carry_and_60 \USE_FPGA_VALID_WRITE.s_valid_dummy_inst2 
       (.lopt(lopt),
        .lopt_1(lopt_1),
        .s_valid_dummy1(s_valid_dummy1),
        .s_valid_dummy2(s_valid_dummy2));
  ddr_axi_mig_7series_v2_4_ddr_carry_and_61 \USE_FPGA_VALID_WRITE.valid_write_dummy_inst1 
       (.lopt(lopt_5),
        .lopt_1(lopt_6),
        .lopt_2(lopt_7),
        .valid_Write(valid_Write),
        .valid_Write_dummy1(valid_Write_dummy1));
  ddr_axi_mig_7series_v2_4_ddr_carry_and_62 \USE_FPGA_VALID_WRITE.valid_write_dummy_inst2 
       (.lopt(lopt_8),
        .lopt_1(lopt_9),
        .lopt_10(sum_A_1),
        .lopt_2(lopt_10),
        .lopt_3(addr_cy_1),
        .lopt_4(addr[0]),
        .lopt_5(hsum_A_0),
        .lopt_6(addr_cy_2),
        .lopt_7(addr[1]),
        .lopt_8(hsum_A_1),
        .lopt_9(sum_A_0),
        .valid_Write_dummy1(valid_Write_dummy1),
        .valid_Write_dummy2(valid_Write_dummy2));
  ddr_axi_mig_7series_v2_4_ddr_carry_and_63 \USE_FPGA_VALID_WRITE.valid_write_dummy_inst3 
       (.lopt(lopt_8),
        .lopt_1(lopt_9),
        .lopt_2(lopt_10),
        .p_0_in(p_0_in),
        .valid_Write_dummy2(valid_Write_dummy2));
  ddr_axi_mig_7series_v2_4_ddr_carry_and_64 \USE_FPGA_VALID_WRITE.valid_write_inst 
       (.\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst (\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .addr(addr),
        .buffer_Full(buffer_Full),
        .buffer_full_early(buffer_full_early),
        .lopt(lopt_2),
        .lopt_1(lopt_3),
        .lopt_2(lopt_4),
        .rd_cmd_ready(rd_cmd_ready),
        .s_valid_dummy2(s_valid_dummy2),
        .valid_Write(valid_Write));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT5 #(
    .INIT(32'h8AFF8A8A)) 
    \USE_REGISTER.M_AXI_AVALID_q_i_1__0 
       (.I0(sr_ARVALID),
        .I1(cmd_push_block),
        .I2(buffer_Full),
        .I3(arready_d2),
        .I4(\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .O(\USE_REGISTER.M_AXI_AVALID_q_reg ));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT5 #(
    .INIT(32'h00D00000)) 
    cmd_push_block_i_1__0
       (.I0(buffer_Full),
        .I1(cmd_push_block),
        .I2(sr_ARVALID),
        .I3(arready_d2),
        .I4(\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .O(cmd_push_block_reg));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \current_word_1[0]_i_1 
       (.I0(rd_cmd_mask[0]),
        .I1(next_word_i[0]),
        .O(\current_word_1_reg[2] [0]));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \current_word_1[1]_i_1 
       (.I0(rd_cmd_mask[1]),
        .I1(next_word_i[1]),
        .O(\current_word_1_reg[2] [1]));
  LUT4 #(
    .INIT(16'hAA80)) 
    \current_word_1[2]_i_1 
       (.I0(s_axi_rready),
        .I1(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I2(state),
        .I3(use_wrap_buffer),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \current_word_1[2]_i_2 
       (.I0(rd_cmd_mask[2]),
        .I1(next_word_i[2]),
        .O(\current_word_1_reg[2] [2]));
  LUT6 #(
    .INIT(64'hC8C8C8C8C8CFC8C8)) 
    data_Exists_I_i_1__0
       (.I0(data_Exists_I_i_2__0_n_0),
        .I1(data_Exists_I),
        .I2(sel_new_write),
        .I3(buffer_Full),
        .I4(sr_ARVALID),
        .I5(cmd_push_block),
        .O(next_Data_Exists));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT2 #(
    .INIT(4'h2)) 
    data_Exists_I_i_2__0
       (.I0(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I1(rd_cmd_ready),
        .O(data_Exists_I_i_2__0_n_0));
  FDRE data_Exists_I_reg
       (.C(CLK),
        .CE(1'b1),
        .D(next_Data_Exists),
        .Q(data_Exists_I),
        .R(SS));
  LUT2 #(
    .INIT(4'h8)) 
    \pre_next_word_1[0]_i_1 
       (.I0(rd_cmd_mask[0]),
        .I1(pre_next_word_i[0]),
        .O(\pre_next_word_1_reg[2] [0]));
  LUT2 #(
    .INIT(4'h8)) 
    \pre_next_word_1[1]_i_1 
       (.I0(rd_cmd_mask[1]),
        .I1(pre_next_word_i[1]),
        .O(\pre_next_word_1_reg[2] [1]));
  LUT2 #(
    .INIT(4'h8)) 
    \pre_next_word_1[2]_i_1 
       (.I0(rd_cmd_mask[2]),
        .I1(pre_next_word_i[2]),
        .O(\pre_next_word_1_reg[2] [2]));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \rid_wrap_buffer[3]_i_1 
       (.I0(state),
        .I1(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I2(first_mi_word),
        .I3(use_wrap_buffer),
        .I4(rd_cmd_packed_wrap),
        .O(\rid_wrap_buffer_reg[3] ));
  LUT5 #(
    .INIT(32'h11101115)) 
    \s_axi_rdata[31]_INST_0_i_1 
       (.I0(rd_cmd_offset),
        .I1(rd_cmd_first_word[2]),
        .I2(first_word),
        .I3(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[29].FDRE_inst_0 ),
        .I4(Q[2]),
        .O(\s_axi_rdata[31] ));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    s_axi_rvalid_INST_0
       (.I0(\USE_FPGA_VALID_WRITE.FDRE_I1_0 ),
        .I1(state),
        .I2(use_wrap_buffer),
        .O(s_axi_rvalid));
  LUT6 #(
    .INIT(64'hFFFFFFFF2F2FFF2F)) 
    s_ready_i_i_2__0
       (.I0(buffer_Full),
        .I1(cmd_push_block),
        .I2(sr_ARVALID),
        .I3(\USE_REGISTER.M_AXI_AVALID_q_reg_0 ),
        .I4(arready_d2),
        .I5(areset_d1_reg_rep__3),
        .O(s_ready_i_reg));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_comparator_sel" *) 
module ddr_axi_mig_7series_v2_4_ddr_comparator_sel
   (last_beat_curr_word,
    sel_0,
    last_beat,
    sel_1,
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst ,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7,
    lopt_8,
    lopt_9,
    lopt_10,
    lopt_11,
    lopt_12);
  output last_beat_curr_word;
  input sel_0;
  input last_beat;
  input sel_1;
  input \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst ;
  input lopt;
  input lopt_1;
  input lopt_2;
  input lopt_3;
  input lopt_4;
  input lopt_5;
  input lopt_6;
  output lopt_7;
  input lopt_8;
  input lopt_9;
  output lopt_10;
  input lopt_11;
  input lopt_12;

  wire \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst ;
  wire carry_local_1;
  wire carry_local_2;
  wire last_beat;
  wire last_beat_curr_word;
  wire lopt;
  wire lopt_1;
  wire \^lopt_10 ;
  wire \^lopt_11 ;
  wire \^lopt_12 ;
  wire lopt_13;
  wire lopt_14;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire lopt_8;
  wire lopt_9;
  wire sel_0;
  wire sel_1;

  assign lopt_10 = \^lopt_12 ;
  assign lopt_13 = lopt_11;
  assign lopt_14 = lopt_12;
  ddr_axi_mig_7series_v2_4_ddr_carry_and_19 \LUT_LEVEL[0].compare_inst 
       (.carry_local_1(carry_local_1),
        .last_beat(last_beat),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_10(\^lopt_10 ),
        .lopt_11(sel_1),
        .lopt_12(\^lopt_11 ),
        .lopt_13(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst ),
        .lopt_14(\^lopt_12 ),
        .lopt_15(lopt_13),
        .lopt_16(lopt_14),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .lopt_8(lopt_8),
        .lopt_9(lopt_9),
        .sel_0(sel_0));
  ddr_axi_mig_7series_v2_4_ddr_carry_and_20 \LUT_LEVEL[1].compare_inst 
       (.carry_local_1(carry_local_1),
        .carry_local_2(carry_local_2),
        .lopt(\^lopt_10 ),
        .sel_1(sel_1));
  ddr_axi_mig_7series_v2_4_ddr_carry_and_21 \LUT_LEVEL[2].compare_inst 
       (.\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst (\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst ),
        .carry_local_2(carry_local_2),
        .last_beat_curr_word(last_beat_curr_word),
        .lopt(\^lopt_11 ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_comparator_sel" *) 
module ddr_axi_mig_7series_v2_4_ddr_comparator_sel_35
   (s_axi_rlast,
    sel_0,
    last_beat_ii,
    sel_1,
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst ,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7,
    lopt_8,
    lopt_9,
    lopt_10);
  output s_axi_rlast;
  input sel_0;
  input last_beat_ii;
  input sel_1;
  input \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst ;
  output lopt;
  input lopt_1;
  output lopt_2;
  input lopt_3;
  input lopt_4;
  output lopt_5;
  input lopt_6;
  input lopt_7;
  output lopt_8;
  input lopt_9;
  input lopt_10;

  wire \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst ;
  wire carry_local_1;
  wire carry_local_2;
  wire last_beat_ii;
  wire lopt;
  wire lopt_1;
  wire lopt_10;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire lopt_8;
  wire lopt_9;
  wire s_axi_rlast;
  wire sel_0;
  wire sel_1;

  ddr_axi_mig_7series_v2_4_ddr_carry_and_50 \LUT_LEVEL[0].compare_inst 
       (.carry_local_1(carry_local_1),
        .last_beat_ii(last_beat_ii),
        .lopt(lopt),
        .sel_0(sel_0));
  ddr_axi_mig_7series_v2_4_ddr_carry_and_51 \LUT_LEVEL[1].compare_inst 
       (.carry_local_1(carry_local_1),
        .carry_local_2(carry_local_2),
        .lopt(lopt_1),
        .lopt_1(lopt_2),
        .sel_1(sel_1));
  ddr_axi_mig_7series_v2_4_ddr_carry_and_52 \LUT_LEVEL[2].compare_inst 
       (.\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst (\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst ),
        .carry_local_2(carry_local_2),
        .lopt(lopt_3),
        .lopt_1(lopt_4),
        .lopt_2(lopt_5),
        .lopt_3(lopt_6),
        .lopt_4(lopt_7),
        .lopt_5(lopt_8),
        .lopt_6(lopt_9),
        .lopt_7(lopt_10),
        .s_axi_rlast(s_axi_rlast));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_comparator_sel_static" *) 
module ddr_axi_mig_7series_v2_4_ddr_comparator_sel_static
   (next_word_wrap,
    Q,
    wr_cmd_fix,
    \USE_RTL_CURR_WORD.first_word_q_reg ,
    wr_cmd_next_word,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5);
  output next_word_wrap;
  input [2:0]Q;
  input wr_cmd_fix;
  input \USE_RTL_CURR_WORD.first_word_q_reg ;
  input [2:0]wr_cmd_next_word;
  output lopt;
  input lopt_1;
  input lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;

  wire [2:0]Q;
  wire \USE_RTL_CURR_WORD.first_word_q_reg ;
  wire carry_local_1;
  wire \^lopt ;
  wire \^lopt_1 ;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire \^lopt_4 ;
  wire \^lopt_5 ;
  wire lopt_6;
  wire lopt_7;
  wire next_word_wrap;
  wire wr_cmd_fix;
  wire [2:0]wr_cmd_next_word;

  assign \^lopt_3  = lopt_1;
  assign \^lopt_4  = lopt_2;
  assign lopt = \^lopt_2 ;
  assign lopt_3 = \^lopt_5 ;
  assign lopt_6 = lopt_4;
  assign lopt_7 = lopt_5;
  ddr_axi_mig_7series_v2_4_ddr_carry_and_13 \LUT_LEVEL[0].compare_inst 
       (.Q(Q[0]),
        .\USE_RTL_CURR_WORD.first_word_q_reg (\USE_RTL_CURR_WORD.first_word_q_reg ),
        .carry_local_1(carry_local_1),
        .lopt(\^lopt ),
        .lopt_1(\^lopt_1 ),
        .lopt_2(\^lopt_2 ),
        .lopt_3(\^lopt_3 ),
        .lopt_4(\^lopt_4 ),
        .lopt_5(\^lopt_5 ),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .wr_cmd_fix(wr_cmd_fix),
        .wr_cmd_next_word(wr_cmd_next_word[0]));
  ddr_axi_mig_7series_v2_4_ddr_carry_and_14 \LUT_LEVEL[1].compare_inst 
       (.Q(Q[2:1]),
        .\USE_RTL_CURR_WORD.first_word_q_reg (\USE_RTL_CURR_WORD.first_word_q_reg ),
        .carry_local_1(carry_local_1),
        .lopt(\^lopt ),
        .lopt_1(\^lopt_1 ),
        .next_word_wrap(next_word_wrap),
        .wr_cmd_fix(wr_cmd_fix),
        .wr_cmd_next_word(wr_cmd_next_word[2:1]));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_comparator_sel_static" *) 
module ddr_axi_mig_7series_v2_4_ddr_comparator_sel_static_36
   (next_word_wrap,
    Q,
    rd_cmd_fix,
    first_word_reg,
    rd_cmd_next_word,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5);
  output next_word_wrap;
  input [2:0]Q;
  input rd_cmd_fix;
  input first_word_reg;
  input [2:0]rd_cmd_next_word;
  output lopt;
  input lopt_1;
  input lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;

  wire [2:0]Q;
  wire carry_local_1;
  wire first_word_reg;
  wire \^lopt ;
  wire \^lopt_1 ;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire \^lopt_4 ;
  wire \^lopt_5 ;
  wire lopt_6;
  wire lopt_7;
  wire next_word_wrap;
  wire rd_cmd_fix;
  wire [2:0]rd_cmd_next_word;

  assign \^lopt_3  = lopt_1;
  assign \^lopt_4  = lopt_2;
  assign lopt = \^lopt_2 ;
  assign lopt_3 = \^lopt_5 ;
  assign lopt_6 = lopt_4;
  assign lopt_7 = lopt_5;
  ddr_axi_mig_7series_v2_4_ddr_carry_and_44 \LUT_LEVEL[0].compare_inst 
       (.Q(Q[0]),
        .carry_local_1(carry_local_1),
        .first_word_reg(first_word_reg),
        .lopt(\^lopt ),
        .lopt_1(\^lopt_1 ),
        .lopt_2(\^lopt_2 ),
        .lopt_3(\^lopt_3 ),
        .lopt_4(\^lopt_4 ),
        .lopt_5(\^lopt_5 ),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .rd_cmd_fix(rd_cmd_fix),
        .rd_cmd_next_word(rd_cmd_next_word[0]));
  ddr_axi_mig_7series_v2_4_ddr_carry_and_45 \LUT_LEVEL[1].compare_inst 
       (.Q(Q[2:1]),
        .carry_local_1(carry_local_1),
        .first_word_reg(first_word_reg),
        .lopt(\^lopt ),
        .lopt_1(\^lopt_1 ),
        .next_word_wrap(next_word_wrap),
        .rd_cmd_fix(rd_cmd_fix),
        .rd_cmd_next_word(rd_cmd_next_word[2:1]));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_comparator_sel_static" *) 
module ddr_axi_mig_7series_v2_4_ddr_comparator_sel_static__parameterized0
   (last_beat,
    wr_cmd_length,
    first_mi_word,
    length_counter_1_6,
    length_counter_1_7,
    length_counter_1_4,
    length_counter_1_5,
    length_counter_1_2,
    length_counter_1_3,
    length_counter_1_0,
    length_counter_1_1,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7,
    lopt_8,
    lopt_9);
  output last_beat;
  input [7:0]wr_cmd_length;
  input first_mi_word;
  input length_counter_1_6;
  input length_counter_1_7;
  input length_counter_1_4;
  input length_counter_1_5;
  input length_counter_1_2;
  input length_counter_1_3;
  input length_counter_1_0;
  input length_counter_1_1;
  output lopt;
  output lopt_1;
  output lopt_2;
  output lopt_3;
  output lopt_4;
  output lopt_5;
  output lopt_6;
  input lopt_7;
  output lopt_8;
  output lopt_9;

  wire carry_local_1;
  wire carry_local_2;
  wire carry_local_3;
  wire first_mi_word;
  wire last_beat;
  wire length_counter_1_0;
  wire length_counter_1_1;
  wire length_counter_1_2;
  wire length_counter_1_3;
  wire length_counter_1_4;
  wire length_counter_1_5;
  wire length_counter_1_6;
  wire length_counter_1_7;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire lopt_8;
  wire lopt_9;
  wire [7:0]wr_cmd_length;

  ddr_axi_mig_7series_v2_4_ddr_carry_and_15 \LUT_LEVEL[0].compare_inst 
       (.carry_local_1(carry_local_1),
        .first_mi_word(first_mi_word),
        .length_counter_1_0(length_counter_1_0),
        .length_counter_1_1(length_counter_1_1),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .wr_cmd_length(wr_cmd_length[1:0]));
  ddr_axi_mig_7series_v2_4_ddr_carry_and_16 \LUT_LEVEL[1].compare_inst 
       (.carry_local_1(carry_local_1),
        .carry_local_2(carry_local_2),
        .first_mi_word(first_mi_word),
        .length_counter_1_2(length_counter_1_2),
        .length_counter_1_3(length_counter_1_3),
        .lopt(lopt_3),
        .lopt_1(lopt_4),
        .wr_cmd_length(wr_cmd_length[3:2]));
  ddr_axi_mig_7series_v2_4_ddr_carry_and_17 \LUT_LEVEL[2].compare_inst 
       (.carry_local_2(carry_local_2),
        .carry_local_3(carry_local_3),
        .first_mi_word(first_mi_word),
        .length_counter_1_4(length_counter_1_4),
        .length_counter_1_5(length_counter_1_5),
        .lopt(lopt_5),
        .lopt_1(lopt_6),
        .wr_cmd_length(wr_cmd_length[5:4]));
  ddr_axi_mig_7series_v2_4_ddr_carry_and_18 \LUT_LEVEL[3].compare_inst 
       (.carry_local_3(carry_local_3),
        .first_mi_word(first_mi_word),
        .last_beat(last_beat),
        .length_counter_1_6(length_counter_1_6),
        .length_counter_1_7(length_counter_1_7),
        .lopt(lopt_7),
        .lopt_1(lopt_8),
        .lopt_2(lopt_9),
        .wr_cmd_length(wr_cmd_length[7:6]));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_comparator_sel_static" *) 
module ddr_axi_mig_7series_v2_4_ddr_comparator_sel_static__parameterized1
   (last_beat,
    wrap_buffer_available_reg,
    word_complete_next_wrap,
    word_complete_rest,
    E,
    \state_reg[0] ,
    wrap_buffer_available,
    rd_cmd_length,
    \USE_FPGA_LENGTH.FDRE_inst ,
    p_1_out,
    p_0_out,
    p_3_out,
    p_2_out,
    p_5_out,
    p_4_out,
    p_7_out,
    p_6_out,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7,
    lopt_8,
    lopt_9);
  output last_beat;
  output wrap_buffer_available_reg;
  input word_complete_next_wrap;
  input word_complete_rest;
  input [0:0]E;
  input [0:0]\state_reg[0] ;
  input wrap_buffer_available;
  input [7:0]rd_cmd_length;
  input \USE_FPGA_LENGTH.FDRE_inst ;
  input p_1_out;
  input p_0_out;
  input p_3_out;
  input p_2_out;
  input p_5_out;
  input p_4_out;
  input p_7_out;
  input p_6_out;
  output lopt;
  output lopt_1;
  output lopt_2;
  output lopt_3;
  output lopt_4;
  output lopt_5;
  output lopt_6;
  input lopt_7;
  output lopt_8;
  output lopt_9;

  wire [0:0]E;
  wire \USE_FPGA_LENGTH.FDRE_inst ;
  wire carry_local_1;
  wire carry_local_2;
  wire carry_local_3;
  wire last_beat;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire lopt_8;
  wire lopt_9;
  wire p_0_out;
  wire p_1_out;
  wire p_2_out;
  wire p_3_out;
  wire p_4_out;
  wire p_5_out;
  wire p_6_out;
  wire p_7_out;
  wire [7:0]rd_cmd_length;
  wire [0:0]\state_reg[0] ;
  wire word_complete_next_wrap;
  wire word_complete_rest;
  wire wrap_buffer_available;
  wire wrap_buffer_available_reg;

  ddr_axi_mig_7series_v2_4_ddr_carry_and_46 \LUT_LEVEL[0].compare_inst 
       (.\USE_FPGA_LENGTH.FDRE_inst (\USE_FPGA_LENGTH.FDRE_inst ),
        .carry_local_1(carry_local_1),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .p_6_out(p_6_out),
        .p_7_out(p_7_out),
        .rd_cmd_length(rd_cmd_length[1:0]));
  ddr_axi_mig_7series_v2_4_ddr_carry_and_47 \LUT_LEVEL[1].compare_inst 
       (.\USE_FPGA_LENGTH.FDRE_inst (\USE_FPGA_LENGTH.FDRE_inst ),
        .carry_local_1(carry_local_1),
        .carry_local_2(carry_local_2),
        .lopt(lopt_3),
        .lopt_1(lopt_4),
        .p_4_out(p_4_out),
        .p_5_out(p_5_out),
        .rd_cmd_length(rd_cmd_length[3:2]));
  ddr_axi_mig_7series_v2_4_ddr_carry_and_48 \LUT_LEVEL[2].compare_inst 
       (.\USE_FPGA_LENGTH.FDRE_inst (\USE_FPGA_LENGTH.FDRE_inst ),
        .carry_local_2(carry_local_2),
        .carry_local_3(carry_local_3),
        .lopt(lopt_5),
        .lopt_1(lopt_6),
        .p_2_out(p_2_out),
        .p_3_out(p_3_out),
        .rd_cmd_length(rd_cmd_length[5:4]));
  ddr_axi_mig_7series_v2_4_ddr_carry_and_49 \LUT_LEVEL[3].compare_inst 
       (.E(E),
        .\USE_FPGA_LENGTH.FDRE_inst (\USE_FPGA_LENGTH.FDRE_inst ),
        .carry_local_3(carry_local_3),
        .last_beat(last_beat),
        .lopt(lopt_7),
        .lopt_1(lopt_8),
        .lopt_2(lopt_9),
        .p_0_out(p_0_out),
        .p_1_out(p_1_out),
        .rd_cmd_length(rd_cmd_length[7:6]),
        .\state_reg[0] (\state_reg[0] ),
        .word_complete_next_wrap(word_complete_next_wrap),
        .word_complete_rest(word_complete_rest),
        .wrap_buffer_available(wrap_buffer_available),
        .wrap_buffer_available_reg(wrap_buffer_available_reg));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_if_post_fifo" *) 
module ddr_axi_mig_7series_v2_4_ddr_if_post_fifo
   (\rd_ptr_reg[0]_0 ,
    E,
    \cnt_read_reg[0] ,
    S,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6] ,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg[6] ,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg[6] ,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg[6] ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3] ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3] ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1] ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1] ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1] ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1] ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg[2] ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg[2] ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg[2] ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg[2] ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg[4] ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg[4] ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg[4] ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg[4] ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg[7] ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7] ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7] ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0] ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0] ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0] ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg[0] ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg[5] ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5] ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5] ,
    phy_rddata_en,
    sel,
    ADDRC,
    \gen_mux_rd[0].mux_rd_rise0_r_reg[0] ,
    \gen_mux_rd[7].mux_rd_fall1_r_reg[7] ,
    \gen_mux_rd[1].mux_rd_rise0_r_reg[1] ,
    \gen_mux_rd[2].mux_rd_rise0_r_reg[2] ,
    \gen_mux_rd[3].mux_rd_rise0_r_reg[3] ,
    \gen_mux_rd[4].mux_rd_rise0_r_reg[4] ,
    \gen_mux_rd[5].mux_rd_rise0_r_reg[5] ,
    \gen_mux_rd[6].mux_rd_rise0_r_reg[6] ,
    \gen_mux_rd[7].mux_rd_rise0_r_reg[7] ,
    \gen_mux_rd[0].mux_rd_rise1_r_reg[0] ,
    \gen_mux_rd[1].mux_rd_rise1_r_reg[1] ,
    \gen_mux_rd[2].mux_rd_rise1_r_reg[2] ,
    \gen_mux_rd[3].mux_rd_rise1_r_reg[3] ,
    \gen_mux_rd[4].mux_rd_rise1_r_reg[4] ,
    \gen_mux_rd[5].mux_rd_rise1_r_reg[5] ,
    \gen_mux_rd[6].mux_rd_rise1_r_reg[6] ,
    \gen_mux_rd[7].mux_rd_rise1_r_reg[7] ,
    \gen_mux_rd[0].mux_rd_fall1_r_reg[0] ,
    \gen_mux_rd[1].mux_rd_fall1_r_reg[1] ,
    \gen_mux_rd[2].mux_rd_fall1_r_reg[2] ,
    \gen_mux_rd[3].mux_rd_fall1_r_reg[3] ,
    \gen_mux_rd[4].mux_rd_fall1_r_reg[4] ,
    \gen_mux_rd[5].mux_rd_fall1_r_reg[5] ,
    \gen_mux_rd[6].mux_rd_fall1_r_reg[6] ,
    \gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0 ,
    \gen_mux_rd[0].mux_rd_fall0_r_reg[0] ,
    \gen_mux_rd[1].mux_rd_fall0_r_reg[1] ,
    \gen_mux_rd[2].mux_rd_fall0_r_reg[2] ,
    \gen_mux_rd[3].mux_rd_fall0_r_reg[3] ,
    \gen_mux_rd[4].mux_rd_fall0_r_reg[4] ,
    \gen_mux_rd[5].mux_rd_fall0_r_reg[5] ,
    \gen_mux_rd[6].mux_rd_fall0_r_reg[6] ,
    \gen_mux_rd[7].mux_rd_fall0_r_reg[7] ,
    \my_full_reg[0]_0 ,
    if_empty_v,
    \my_empty_reg[4]_0 ,
    if_empty_r_0,
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ,
    fifo_out_data_r,
    rhandshake,
    \cnt_read_reg[1] ,
    Q,
    po_stg2_wrcal_cnt,
    in,
    init_complete_r1_timing_reg,
    tail_r,
    rstdiv0_sync_r1_reg_rep__10,
    \rd_mux_sel_r_reg[0] ,
    SR,
    CLK);
  output \rd_ptr_reg[0]_0 ;
  output [0:0]E;
  output \cnt_read_reg[0] ;
  output [0:0]S;
  output \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6] ;
  output \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg[6] ;
  output \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg[6] ;
  output \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg[6] ;
  output \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3] ;
  output \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ;
  output \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3] ;
  output \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ;
  output \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1] ;
  output \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1] ;
  output \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1] ;
  output \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1] ;
  output \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg[2] ;
  output \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg[2] ;
  output \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg[2] ;
  output \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg[2] ;
  output \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg[4] ;
  output \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg[4] ;
  output \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg[4] ;
  output \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg[4] ;
  output \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] ;
  output \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg[7] ;
  output \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7] ;
  output \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7] ;
  output \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0] ;
  output \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0] ;
  output \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0] ;
  output \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg[0] ;
  output \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] ;
  output \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg[5] ;
  output \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5] ;
  output \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5] ;
  output phy_rddata_en;
  output sel;
  output [0:0]ADDRC;
  output \gen_mux_rd[0].mux_rd_rise0_r_reg[0] ;
  output [31:0]\gen_mux_rd[7].mux_rd_fall1_r_reg[7] ;
  output \gen_mux_rd[1].mux_rd_rise0_r_reg[1] ;
  output \gen_mux_rd[2].mux_rd_rise0_r_reg[2] ;
  output \gen_mux_rd[3].mux_rd_rise0_r_reg[3] ;
  output \gen_mux_rd[4].mux_rd_rise0_r_reg[4] ;
  output \gen_mux_rd[5].mux_rd_rise0_r_reg[5] ;
  output \gen_mux_rd[6].mux_rd_rise0_r_reg[6] ;
  output \gen_mux_rd[7].mux_rd_rise0_r_reg[7] ;
  output \gen_mux_rd[0].mux_rd_rise1_r_reg[0] ;
  output \gen_mux_rd[1].mux_rd_rise1_r_reg[1] ;
  output \gen_mux_rd[2].mux_rd_rise1_r_reg[2] ;
  output \gen_mux_rd[3].mux_rd_rise1_r_reg[3] ;
  output \gen_mux_rd[4].mux_rd_rise1_r_reg[4] ;
  output \gen_mux_rd[5].mux_rd_rise1_r_reg[5] ;
  output \gen_mux_rd[6].mux_rd_rise1_r_reg[6] ;
  output \gen_mux_rd[7].mux_rd_rise1_r_reg[7] ;
  output \gen_mux_rd[0].mux_rd_fall1_r_reg[0] ;
  output \gen_mux_rd[1].mux_rd_fall1_r_reg[1] ;
  output \gen_mux_rd[2].mux_rd_fall1_r_reg[2] ;
  output \gen_mux_rd[3].mux_rd_fall1_r_reg[3] ;
  output \gen_mux_rd[4].mux_rd_fall1_r_reg[4] ;
  output \gen_mux_rd[5].mux_rd_fall1_r_reg[5] ;
  output \gen_mux_rd[6].mux_rd_fall1_r_reg[6] ;
  output \gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0 ;
  output \gen_mux_rd[0].mux_rd_fall0_r_reg[0] ;
  output \gen_mux_rd[1].mux_rd_fall0_r_reg[1] ;
  output \gen_mux_rd[2].mux_rd_fall0_r_reg[2] ;
  output \gen_mux_rd[3].mux_rd_fall0_r_reg[3] ;
  output \gen_mux_rd[4].mux_rd_fall0_r_reg[4] ;
  output \gen_mux_rd[5].mux_rd_fall0_r_reg[5] ;
  output \gen_mux_rd[6].mux_rd_fall0_r_reg[6] ;
  output \gen_mux_rd[7].mux_rd_fall0_r_reg[7] ;
  output \my_full_reg[0]_0 ;
  output if_empty_v;
  input [1:0]\my_empty_reg[4]_0 ;
  input [0:0]if_empty_r_0;
  input \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ;
  input [0:0]fifo_out_data_r;
  input rhandshake;
  input [0:0]\cnt_read_reg[1] ;
  input [65:0]Q;
  input [0:0]po_stg2_wrcal_cnt;
  input [31:0]in;
  input init_complete_r1_timing_reg;
  input [0:0]tail_r;
  input rstdiv0_sync_r1_reg_rep__10;
  input \rd_mux_sel_r_reg[0] ;
  input [0:0]SR;
  input CLK;

  wire [0:0]ADDRC;
  wire CLK;
  wire [0:0]E;
  wire [65:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire \cnt_read_reg[0] ;
  wire [0:0]\cnt_read_reg[1] ;
  wire \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ;
  wire [0:0]fifo_out_data_r;
  wire \gen_mux_rd[0].mux_rd_fall0_r_reg[0] ;
  wire \gen_mux_rd[0].mux_rd_fall1_r_reg[0] ;
  wire \gen_mux_rd[0].mux_rd_rise0_r_reg[0] ;
  wire \gen_mux_rd[0].mux_rd_rise1_r_reg[0] ;
  wire \gen_mux_rd[1].mux_rd_fall0_r_reg[1] ;
  wire \gen_mux_rd[1].mux_rd_fall1_r_reg[1] ;
  wire \gen_mux_rd[1].mux_rd_rise0_r_reg[1] ;
  wire \gen_mux_rd[1].mux_rd_rise1_r_reg[1] ;
  wire \gen_mux_rd[2].mux_rd_fall0_r_reg[2] ;
  wire \gen_mux_rd[2].mux_rd_fall1_r_reg[2] ;
  wire \gen_mux_rd[2].mux_rd_rise0_r_reg[2] ;
  wire \gen_mux_rd[2].mux_rd_rise1_r_reg[2] ;
  wire \gen_mux_rd[3].mux_rd_fall0_r_reg[3] ;
  wire \gen_mux_rd[3].mux_rd_fall1_r_reg[3] ;
  wire \gen_mux_rd[3].mux_rd_rise0_r_reg[3] ;
  wire \gen_mux_rd[3].mux_rd_rise1_r_reg[3] ;
  wire \gen_mux_rd[4].mux_rd_fall0_r_reg[4] ;
  wire \gen_mux_rd[4].mux_rd_fall1_r_reg[4] ;
  wire \gen_mux_rd[4].mux_rd_rise0_r_reg[4] ;
  wire \gen_mux_rd[4].mux_rd_rise1_r_reg[4] ;
  wire \gen_mux_rd[5].mux_rd_fall0_r_reg[5] ;
  wire \gen_mux_rd[5].mux_rd_fall1_r_reg[5] ;
  wire \gen_mux_rd[5].mux_rd_rise0_r_reg[5] ;
  wire \gen_mux_rd[5].mux_rd_rise1_r_reg[5] ;
  wire \gen_mux_rd[6].mux_rd_fall0_r_reg[6] ;
  wire \gen_mux_rd[6].mux_rd_fall1_r_reg[6] ;
  wire \gen_mux_rd[6].mux_rd_rise0_r_reg[6] ;
  wire \gen_mux_rd[6].mux_rd_rise1_r_reg[6] ;
  wire \gen_mux_rd[7].mux_rd_fall0_r_reg[7] ;
  wire [31:0]\gen_mux_rd[7].mux_rd_fall1_r_reg[7] ;
  wire \gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0 ;
  wire \gen_mux_rd[7].mux_rd_rise0_r_reg[7] ;
  wire \gen_mux_rd[7].mux_rd_rise1_r_reg[7] ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0] ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0] ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg[0] ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0] ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1] ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1] ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1] ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1] ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg[2] ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg[2] ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg[2] ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg[2] ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3] ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3] ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg[4] ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg[4] ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg[4] ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg[4] ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5] ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5] ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg[5] ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg[6] ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6] ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg[6] ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg[6] ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7] ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7] ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg[7] ;
  wire [0:0]if_empty_r_0;
  wire if_empty_v;
  wire [31:0]in;
  wire init_complete_r1_timing_reg;
  wire [67:0]mem_out;
  wire mem_reg_0_3_0_5_n_4;
  wire mem_reg_0_3_0_5_n_5;
  wire mem_reg_0_3_12_17_n_0;
  wire mem_reg_0_3_12_17_n_1;
  wire mem_reg_0_3_12_17_n_2;
  wire mem_reg_0_3_12_17_n_3;
  wire mem_reg_0_3_18_23_n_2;
  wire mem_reg_0_3_18_23_n_3;
  wire mem_reg_0_3_18_23_n_4;
  wire mem_reg_0_3_18_23_n_5;
  wire mem_reg_0_3_30_35_n_0;
  wire mem_reg_0_3_30_35_n_1;
  wire mem_reg_0_3_36_41_n_0;
  wire mem_reg_0_3_36_41_n_1;
  wire mem_reg_0_3_36_41_n_2;
  wire mem_reg_0_3_36_41_n_3;
  wire mem_reg_0_3_42_47_n_2;
  wire mem_reg_0_3_42_47_n_3;
  wire mem_reg_0_3_42_47_n_4;
  wire mem_reg_0_3_42_47_n_5;
  wire mem_reg_0_3_48_53_n_4;
  wire mem_reg_0_3_48_53_n_5;
  wire mem_reg_0_3_54_59_n_0;
  wire mem_reg_0_3_54_59_n_1;
  wire mem_reg_0_3_60_65_n_0;
  wire mem_reg_0_3_60_65_n_1;
  wire mem_reg_0_3_60_65_n_2;
  wire mem_reg_0_3_60_65_n_3;
  wire mem_reg_0_3_66_71_n_2;
  wire mem_reg_0_3_66_71_n_3;
  wire mem_reg_0_3_66_71_n_4;
  wire mem_reg_0_3_66_71_n_5;
  wire mem_reg_0_3_6_11_n_0;
  wire mem_reg_0_3_6_11_n_1;
  wire [4:0]my_empty;
  wire \my_empty[1]_i_1_n_0 ;
  wire \my_empty[1]_i_2__0_n_0 ;
  wire \my_empty[4]_i_1_n_0 ;
  wire \my_empty[4]_i_2__0_n_0 ;
  wire \my_empty[4]_rep_i_1_n_0 ;
  wire [1:0]\my_empty_reg[4]_0 ;
  wire \my_empty_reg[4]_rep_n_0 ;
  wire [1:0]my_full;
  wire \my_full[0]_i_1_n_0 ;
  wire \my_full[1]_i_1_n_0 ;
  wire \my_full[1]_i_2__0_n_0 ;
  wire \my_full_reg[0]_0 ;
  wire phy_rddata_en;
  wire [0:0]po_stg2_wrcal_cnt;
  wire \rd_mux_sel_r_reg[0] ;
  wire [1:0]rd_ptr;
  wire \rd_ptr[0]_i_1__0_n_0 ;
  wire \rd_ptr[1]_i_1__0_n_0 ;
  wire \rd_ptr_reg[0]_0 ;
  (* RTL_KEEP = "true" *) (* syn_maxfan = "10" *) wire [1:0]rd_ptr_timing;
  wire \rd_ptr_timing[0]_i_1__0_n_0 ;
  wire \rd_ptr_timing[1]_i_1__0_n_0 ;
  wire rhandshake;
  wire rstdiv0_sync_r1_reg_rep__10;
  wire sel;
  wire [0:0]tail_r;
  wire wr_en;
  wire [1:0]wr_ptr;
  wire \wr_ptr[0]_i_1__1_n_0 ;
  wire \wr_ptr[1]_i_1__1_n_0 ;
  wire \wr_ptr[1]_i_2_n_0 ;
  wire [1:0]NLW_mem_reg_0_3_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_3_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_3_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_3_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_3_36_41_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_3_42_47_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_3_48_53_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_3_54_59_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_3_60_65_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_3_66_71_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_3_6_11_DOD_UNCONNECTED;

  LUT4 #(
    .INIT(16'h0F2D)) 
    \cnt_read[4]_i_6 
       (.I0(\cnt_read_reg[0] ),
        .I1(fifo_out_data_r),
        .I2(\cnt_read_reg[1] ),
        .I3(rhandshake),
        .O(S));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \cnt_read[6]_i_1 
       (.I0(\cnt_read_reg[0] ),
        .I1(fifo_out_data_r),
        .I2(rhandshake),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_mux_rd[0].mux_rd_fall0_r[0]_i_1 
       (.I0(\gen_mux_rd[7].mux_rd_fall1_r_reg[7] [8]),
        .I1(\rd_mux_sel_r_reg[0] ),
        .I2(in[8]),
        .O(\gen_mux_rd[0].mux_rd_fall0_r_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_mux_rd[0].mux_rd_fall1_r[0]_i_1 
       (.I0(\gen_mux_rd[7].mux_rd_fall1_r_reg[7] [24]),
        .I1(\rd_mux_sel_r_reg[0] ),
        .I2(in[24]),
        .O(\gen_mux_rd[0].mux_rd_fall1_r_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_mux_rd[0].mux_rd_rise0_r[0]_i_1 
       (.I0(\gen_mux_rd[7].mux_rd_fall1_r_reg[7] [0]),
        .I1(\rd_mux_sel_r_reg[0] ),
        .I2(in[0]),
        .O(\gen_mux_rd[0].mux_rd_rise0_r_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_mux_rd[0].mux_rd_rise1_r[0]_i_1 
       (.I0(\gen_mux_rd[7].mux_rd_fall1_r_reg[7] [16]),
        .I1(\rd_mux_sel_r_reg[0] ),
        .I2(in[16]),
        .O(\gen_mux_rd[0].mux_rd_rise1_r_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_mux_rd[1].mux_rd_fall0_r[1]_i_1 
       (.I0(\gen_mux_rd[7].mux_rd_fall1_r_reg[7] [9]),
        .I1(\rd_mux_sel_r_reg[0] ),
        .I2(in[9]),
        .O(\gen_mux_rd[1].mux_rd_fall0_r_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_mux_rd[1].mux_rd_fall1_r[1]_i_1 
       (.I0(\gen_mux_rd[7].mux_rd_fall1_r_reg[7] [25]),
        .I1(\rd_mux_sel_r_reg[0] ),
        .I2(in[25]),
        .O(\gen_mux_rd[1].mux_rd_fall1_r_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_mux_rd[1].mux_rd_rise0_r[1]_i_1 
       (.I0(\gen_mux_rd[7].mux_rd_fall1_r_reg[7] [1]),
        .I1(\rd_mux_sel_r_reg[0] ),
        .I2(in[1]),
        .O(\gen_mux_rd[1].mux_rd_rise0_r_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_mux_rd[1].mux_rd_rise1_r[1]_i_1 
       (.I0(\gen_mux_rd[7].mux_rd_fall1_r_reg[7] [17]),
        .I1(\rd_mux_sel_r_reg[0] ),
        .I2(in[17]),
        .O(\gen_mux_rd[1].mux_rd_rise1_r_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_mux_rd[2].mux_rd_fall0_r[2]_i_1 
       (.I0(\gen_mux_rd[7].mux_rd_fall1_r_reg[7] [10]),
        .I1(\rd_mux_sel_r_reg[0] ),
        .I2(in[10]),
        .O(\gen_mux_rd[2].mux_rd_fall0_r_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_mux_rd[2].mux_rd_fall1_r[2]_i_1 
       (.I0(\gen_mux_rd[7].mux_rd_fall1_r_reg[7] [26]),
        .I1(\rd_mux_sel_r_reg[0] ),
        .I2(in[26]),
        .O(\gen_mux_rd[2].mux_rd_fall1_r_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_mux_rd[2].mux_rd_rise0_r[2]_i_1 
       (.I0(\gen_mux_rd[7].mux_rd_fall1_r_reg[7] [2]),
        .I1(\rd_mux_sel_r_reg[0] ),
        .I2(in[2]),
        .O(\gen_mux_rd[2].mux_rd_rise0_r_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_mux_rd[2].mux_rd_rise1_r[2]_i_1 
       (.I0(\gen_mux_rd[7].mux_rd_fall1_r_reg[7] [18]),
        .I1(\rd_mux_sel_r_reg[0] ),
        .I2(in[18]),
        .O(\gen_mux_rd[2].mux_rd_rise1_r_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_mux_rd[3].mux_rd_fall0_r[3]_i_1 
       (.I0(\gen_mux_rd[7].mux_rd_fall1_r_reg[7] [11]),
        .I1(\rd_mux_sel_r_reg[0] ),
        .I2(in[11]),
        .O(\gen_mux_rd[3].mux_rd_fall0_r_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_mux_rd[3].mux_rd_fall1_r[3]_i_1 
       (.I0(\gen_mux_rd[7].mux_rd_fall1_r_reg[7] [27]),
        .I1(\rd_mux_sel_r_reg[0] ),
        .I2(in[27]),
        .O(\gen_mux_rd[3].mux_rd_fall1_r_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_mux_rd[3].mux_rd_rise0_r[3]_i_1 
       (.I0(\gen_mux_rd[7].mux_rd_fall1_r_reg[7] [3]),
        .I1(\rd_mux_sel_r_reg[0] ),
        .I2(in[3]),
        .O(\gen_mux_rd[3].mux_rd_rise0_r_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_mux_rd[3].mux_rd_rise1_r[3]_i_1 
       (.I0(\gen_mux_rd[7].mux_rd_fall1_r_reg[7] [19]),
        .I1(\rd_mux_sel_r_reg[0] ),
        .I2(in[19]),
        .O(\gen_mux_rd[3].mux_rd_rise1_r_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_mux_rd[4].mux_rd_fall0_r[4]_i_1 
       (.I0(\gen_mux_rd[7].mux_rd_fall1_r_reg[7] [12]),
        .I1(\rd_mux_sel_r_reg[0] ),
        .I2(in[12]),
        .O(\gen_mux_rd[4].mux_rd_fall0_r_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_mux_rd[4].mux_rd_fall1_r[4]_i_1 
       (.I0(\gen_mux_rd[7].mux_rd_fall1_r_reg[7] [28]),
        .I1(\rd_mux_sel_r_reg[0] ),
        .I2(in[28]),
        .O(\gen_mux_rd[4].mux_rd_fall1_r_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_mux_rd[4].mux_rd_rise0_r[4]_i_1 
       (.I0(\gen_mux_rd[7].mux_rd_fall1_r_reg[7] [4]),
        .I1(\rd_mux_sel_r_reg[0] ),
        .I2(in[4]),
        .O(\gen_mux_rd[4].mux_rd_rise0_r_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_mux_rd[4].mux_rd_rise1_r[4]_i_1 
       (.I0(\gen_mux_rd[7].mux_rd_fall1_r_reg[7] [20]),
        .I1(\rd_mux_sel_r_reg[0] ),
        .I2(in[20]),
        .O(\gen_mux_rd[4].mux_rd_rise1_r_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_mux_rd[5].mux_rd_fall0_r[5]_i_1 
       (.I0(\gen_mux_rd[7].mux_rd_fall1_r_reg[7] [13]),
        .I1(\rd_mux_sel_r_reg[0] ),
        .I2(in[13]),
        .O(\gen_mux_rd[5].mux_rd_fall0_r_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_mux_rd[5].mux_rd_fall1_r[5]_i_1 
       (.I0(\gen_mux_rd[7].mux_rd_fall1_r_reg[7] [29]),
        .I1(\rd_mux_sel_r_reg[0] ),
        .I2(in[29]),
        .O(\gen_mux_rd[5].mux_rd_fall1_r_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_mux_rd[5].mux_rd_rise0_r[5]_i_1 
       (.I0(\gen_mux_rd[7].mux_rd_fall1_r_reg[7] [5]),
        .I1(\rd_mux_sel_r_reg[0] ),
        .I2(in[5]),
        .O(\gen_mux_rd[5].mux_rd_rise0_r_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_mux_rd[5].mux_rd_rise1_r[5]_i_1 
       (.I0(\gen_mux_rd[7].mux_rd_fall1_r_reg[7] [21]),
        .I1(\rd_mux_sel_r_reg[0] ),
        .I2(in[21]),
        .O(\gen_mux_rd[5].mux_rd_rise1_r_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_mux_rd[6].mux_rd_fall0_r[6]_i_1 
       (.I0(\gen_mux_rd[7].mux_rd_fall1_r_reg[7] [14]),
        .I1(\rd_mux_sel_r_reg[0] ),
        .I2(in[14]),
        .O(\gen_mux_rd[6].mux_rd_fall0_r_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_mux_rd[6].mux_rd_fall1_r[6]_i_1 
       (.I0(\gen_mux_rd[7].mux_rd_fall1_r_reg[7] [30]),
        .I1(\rd_mux_sel_r_reg[0] ),
        .I2(in[30]),
        .O(\gen_mux_rd[6].mux_rd_fall1_r_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_mux_rd[6].mux_rd_rise0_r[6]_i_1 
       (.I0(\gen_mux_rd[7].mux_rd_fall1_r_reg[7] [6]),
        .I1(\rd_mux_sel_r_reg[0] ),
        .I2(in[6]),
        .O(\gen_mux_rd[6].mux_rd_rise0_r_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_mux_rd[6].mux_rd_rise1_r[6]_i_1 
       (.I0(\gen_mux_rd[7].mux_rd_fall1_r_reg[7] [22]),
        .I1(\rd_mux_sel_r_reg[0] ),
        .I2(in[22]),
        .O(\gen_mux_rd[6].mux_rd_rise1_r_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_mux_rd[7].mux_rd_fall0_r[7]_i_1 
       (.I0(\gen_mux_rd[7].mux_rd_fall1_r_reg[7] [15]),
        .I1(\rd_mux_sel_r_reg[0] ),
        .I2(in[15]),
        .O(\gen_mux_rd[7].mux_rd_fall0_r_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_mux_rd[7].mux_rd_fall1_r[7]_i_1 
       (.I0(\gen_mux_rd[7].mux_rd_fall1_r_reg[7] [31]),
        .I1(\rd_mux_sel_r_reg[0] ),
        .I2(in[31]),
        .O(\gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_mux_rd[7].mux_rd_rise0_r[7]_i_1 
       (.I0(\gen_mux_rd[7].mux_rd_fall1_r_reg[7] [7]),
        .I1(\rd_mux_sel_r_reg[0] ),
        .I2(in[7]),
        .O(\gen_mux_rd[7].mux_rd_rise0_r_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_mux_rd[7].mux_rd_rise1_r[7]_i_1 
       (.I0(\gen_mux_rd[7].mux_rd_fall1_r_reg[7] [23]),
        .I1(\rd_mux_sel_r_reg[0] ),
        .I2(in[23]),
        .O(\gen_mux_rd[7].mux_rd_rise1_r_reg[7] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r[0]_i_1 
       (.I0(Q[9]),
        .I1(\my_empty_reg[4]_rep_n_0 ),
        .I2(mem_out[9]),
        .I3(po_stg2_wrcal_cnt),
        .I4(in[8]),
        .O(\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r[0]_i_1 
       (.I0(Q[11]),
        .I1(\my_empty_reg[4]_rep_n_0 ),
        .I2(mem_out[11]),
        .I3(po_stg2_wrcal_cnt),
        .I4(in[24]),
        .O(\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r[0]_i_1 
       (.I0(Q[8]),
        .I1(\my_empty_reg[4]_rep_n_0 ),
        .I2(mem_out[8]),
        .I3(po_stg2_wrcal_cnt),
        .I4(in[0]),
        .O(\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg[0] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r[0]_i_1 
       (.I0(Q[10]),
        .I1(\my_empty_reg[4]_rep_n_0 ),
        .I2(mem_out[10]),
        .I3(po_stg2_wrcal_cnt),
        .I4(in[16]),
        .O(\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r[1]_i_1 
       (.I0(Q[43]),
        .I1(\my_empty_reg[4]_rep_n_0 ),
        .I2(mem_out[49]),
        .I3(po_stg2_wrcal_cnt),
        .I4(in[9]),
        .O(\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r[1]_i_1 
       (.I0(Q[45]),
        .I1(\my_empty_reg[4]_rep_n_0 ),
        .I2(mem_out[51]),
        .I3(po_stg2_wrcal_cnt),
        .I4(in[25]),
        .O(\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r[1]_i_1 
       (.I0(Q[42]),
        .I1(\my_empty_reg[4]_rep_n_0 ),
        .I2(mem_out[48]),
        .I3(po_stg2_wrcal_cnt),
        .I4(in[1]),
        .O(\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r[1]_i_1 
       (.I0(Q[44]),
        .I1(\my_empty_reg[4]_rep_n_0 ),
        .I2(mem_out[50]),
        .I3(po_stg2_wrcal_cnt),
        .I4(in[17]),
        .O(\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r[2]_i_1 
       (.I0(Q[35]),
        .I1(\my_empty_reg[4]_rep_n_0 ),
        .I2(mem_out[41]),
        .I3(po_stg2_wrcal_cnt),
        .I4(in[10]),
        .O(\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg[2] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r[2]_i_1 
       (.I0(Q[37]),
        .I1(\my_empty_reg[4]_rep_n_0 ),
        .I2(mem_out[43]),
        .I3(po_stg2_wrcal_cnt),
        .I4(in[26]),
        .O(\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg[2] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r[2]_i_1 
       (.I0(Q[34]),
        .I1(\my_empty_reg[4]_rep_n_0 ),
        .I2(mem_out[40]),
        .I3(po_stg2_wrcal_cnt),
        .I4(in[2]),
        .O(\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg[2] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r[2]_i_1 
       (.I0(Q[36]),
        .I1(\my_empty_reg[4]_rep_n_0 ),
        .I2(mem_out[42]),
        .I3(po_stg2_wrcal_cnt),
        .I4(in[18]),
        .O(\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg[2] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r[3]_i_1 
       (.I0(Q[51]),
        .I1(\my_empty_reg[4]_rep_n_0 ),
        .I2(mem_out[57]),
        .I3(po_stg2_wrcal_cnt),
        .I4(in[11]),
        .O(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r[3]_i_1 
       (.I0(Q[53]),
        .I1(\my_empty_reg[4]_rep_n_0 ),
        .I2(mem_out[59]),
        .I3(po_stg2_wrcal_cnt),
        .I4(in[27]),
        .O(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r[3]_i_1 
       (.I0(Q[50]),
        .I1(\my_empty_reg[4]_rep_n_0 ),
        .I2(mem_out[56]),
        .I3(po_stg2_wrcal_cnt),
        .I4(in[3]),
        .O(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r[3]_i_1 
       (.I0(Q[52]),
        .I1(\my_empty_reg[4]_rep_n_0 ),
        .I2(mem_out[58]),
        .I3(po_stg2_wrcal_cnt),
        .I4(in[19]),
        .O(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r[4]_i_1 
       (.I0(Q[27]),
        .I1(\my_empty_reg[4]_rep_n_0 ),
        .I2(mem_out[33]),
        .I3(po_stg2_wrcal_cnt),
        .I4(in[12]),
        .O(\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg[4] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r[4]_i_1 
       (.I0(Q[29]),
        .I1(\my_empty_reg[4]_rep_n_0 ),
        .I2(mem_out[35]),
        .I3(po_stg2_wrcal_cnt),
        .I4(in[28]),
        .O(\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg[4] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r[4]_i_1 
       (.I0(Q[26]),
        .I1(\my_empty_reg[4]_rep_n_0 ),
        .I2(mem_out[32]),
        .I3(po_stg2_wrcal_cnt),
        .I4(in[4]),
        .O(\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg[4] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r[4]_i_1 
       (.I0(Q[28]),
        .I1(\my_empty_reg[4]_rep_n_0 ),
        .I2(mem_out[34]),
        .I3(po_stg2_wrcal_cnt),
        .I4(in[20]),
        .O(\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg[4] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r[5]_i_1 
       (.I0(Q[1]),
        .I1(\my_empty_reg[4]_rep_n_0 ),
        .I2(mem_out[1]),
        .I3(po_stg2_wrcal_cnt),
        .I4(in[13]),
        .O(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r[5]_i_1 
       (.I0(Q[3]),
        .I1(\my_empty_reg[4]_rep_n_0 ),
        .I2(mem_out[3]),
        .I3(po_stg2_wrcal_cnt),
        .I4(in[29]),
        .O(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r[5]_i_1 
       (.I0(Q[0]),
        .I1(\my_empty_reg[4]_rep_n_0 ),
        .I2(mem_out[0]),
        .I3(po_stg2_wrcal_cnt),
        .I4(in[5]),
        .O(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r[5]_i_1 
       (.I0(Q[2]),
        .I1(\my_empty_reg[4]_rep_n_0 ),
        .I2(mem_out[2]),
        .I3(po_stg2_wrcal_cnt),
        .I4(in[21]),
        .O(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r[6]_i_1 
       (.I0(Q[59]),
        .I1(\my_empty_reg[4]_rep_n_0 ),
        .I2(mem_out[65]),
        .I3(po_stg2_wrcal_cnt),
        .I4(in[14]),
        .O(\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r[6]_i_1 
       (.I0(Q[61]),
        .I1(my_empty[4]),
        .I2(mem_out[67]),
        .I3(po_stg2_wrcal_cnt),
        .I4(in[30]),
        .O(\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r[6]_i_1 
       (.I0(Q[58]),
        .I1(\my_empty_reg[4]_rep_n_0 ),
        .I2(mem_out[64]),
        .I3(po_stg2_wrcal_cnt),
        .I4(in[6]),
        .O(\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r[6]_i_1 
       (.I0(Q[60]),
        .I1(my_empty[4]),
        .I2(mem_out[66]),
        .I3(po_stg2_wrcal_cnt),
        .I4(in[22]),
        .O(\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg[6] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r[7]_i_1 
       (.I0(Q[17]),
        .I1(\my_empty_reg[4]_rep_n_0 ),
        .I2(mem_out[17]),
        .I3(po_stg2_wrcal_cnt),
        .I4(in[15]),
        .O(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r[7]_i_1 
       (.I0(Q[19]),
        .I1(\my_empty_reg[4]_rep_n_0 ),
        .I2(mem_out[19]),
        .I3(po_stg2_wrcal_cnt),
        .I4(in[31]),
        .O(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r[7]_i_1 
       (.I0(Q[16]),
        .I1(\my_empty_reg[4]_rep_n_0 ),
        .I2(mem_out[16]),
        .I3(po_stg2_wrcal_cnt),
        .I4(in[7]),
        .O(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r[7]_i_1 
       (.I0(Q[18]),
        .I1(\my_empty_reg[4]_rep_n_0 ),
        .I2(mem_out[18]),
        .I3(po_stg2_wrcal_cnt),
        .I4(in[23]),
        .O(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg[7] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_3_0_5
       (.ADDRA({1'b0,1'b0,1'b0,rd_ptr_timing}),
        .ADDRB({1'b0,1'b0,1'b0,rd_ptr_timing}),
        .ADDRC({1'b0,1'b0,1'b0,rd_ptr_timing}),
        .ADDRD({1'b0,1'b0,1'b0,wr_ptr}),
        .DIA(Q[1:0]),
        .DIB(Q[3:2]),
        .DIC(Q[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[1:0]),
        .DOB(mem_out[3:2]),
        .DOC({mem_reg_0_3_0_5_n_4,mem_reg_0_3_0_5_n_5}),
        .DOD(NLW_mem_reg_0_3_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  LUT5 #(
    .INIT(32'h001500D5)) 
    mem_reg_0_3_0_5_i_1
       (.I0(my_empty[2]),
        .I1(\my_empty_reg[4]_0 [1]),
        .I2(if_empty_r_0),
        .I3(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ),
        .I4(my_full[0]),
        .O(wr_en));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_0_3_0_5_i_2
       (.I0(\my_empty_reg[4]_rep_n_0 ),
        .O(my_empty[2]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_3_12_17
       (.ADDRA({1'b0,1'b0,1'b0,rd_ptr_timing}),
        .ADDRB({1'b0,1'b0,1'b0,rd_ptr_timing}),
        .ADDRC({1'b0,1'b0,1'b0,rd_ptr_timing}),
        .ADDRD({1'b0,1'b0,1'b0,wr_ptr}),
        .DIA(Q[13:12]),
        .DIB(Q[15:14]),
        .DIC(Q[17:16]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_3_12_17_n_0,mem_reg_0_3_12_17_n_1}),
        .DOB({mem_reg_0_3_12_17_n_2,mem_reg_0_3_12_17_n_3}),
        .DOC(mem_out[17:16]),
        .DOD(NLW_mem_reg_0_3_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_3_18_23
       (.ADDRA({1'b0,1'b0,1'b0,rd_ptr_timing}),
        .ADDRB({1'b0,1'b0,1'b0,rd_ptr_timing}),
        .ADDRC({1'b0,1'b0,1'b0,rd_ptr_timing}),
        .ADDRD({1'b0,1'b0,1'b0,wr_ptr}),
        .DIA(Q[19:18]),
        .DIB(Q[21:20]),
        .DIC(Q[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[19:18]),
        .DOB({mem_reg_0_3_18_23_n_2,mem_reg_0_3_18_23_n_3}),
        .DOC({mem_reg_0_3_18_23_n_4,mem_reg_0_3_18_23_n_5}),
        .DOD(NLW_mem_reg_0_3_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_3_30_35
       (.ADDRA({1'b0,1'b0,1'b0,rd_ptr_timing}),
        .ADDRB({1'b0,1'b0,1'b0,rd_ptr_timing}),
        .ADDRC({1'b0,1'b0,1'b0,rd_ptr_timing}),
        .ADDRD({1'b0,1'b0,1'b0,wr_ptr}),
        .DIA(Q[25:24]),
        .DIB(Q[27:26]),
        .DIC(Q[29:28]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_3_30_35_n_0,mem_reg_0_3_30_35_n_1}),
        .DOB(mem_out[33:32]),
        .DOC(mem_out[35:34]),
        .DOD(NLW_mem_reg_0_3_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_3_36_41
       (.ADDRA({1'b0,1'b0,1'b0,rd_ptr_timing}),
        .ADDRB({1'b0,1'b0,1'b0,rd_ptr_timing}),
        .ADDRC({1'b0,1'b0,1'b0,rd_ptr_timing}),
        .ADDRD({1'b0,1'b0,1'b0,wr_ptr}),
        .DIA(Q[31:30]),
        .DIB(Q[33:32]),
        .DIC(Q[35:34]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_3_36_41_n_0,mem_reg_0_3_36_41_n_1}),
        .DOB({mem_reg_0_3_36_41_n_2,mem_reg_0_3_36_41_n_3}),
        .DOC(mem_out[41:40]),
        .DOD(NLW_mem_reg_0_3_36_41_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_3_42_47
       (.ADDRA({1'b0,1'b0,1'b0,rd_ptr_timing}),
        .ADDRB({1'b0,1'b0,1'b0,rd_ptr_timing}),
        .ADDRC({1'b0,1'b0,1'b0,rd_ptr_timing}),
        .ADDRD({1'b0,1'b0,1'b0,wr_ptr}),
        .DIA(Q[37:36]),
        .DIB(Q[39:38]),
        .DIC(Q[41:40]),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[43:42]),
        .DOB({mem_reg_0_3_42_47_n_2,mem_reg_0_3_42_47_n_3}),
        .DOC({mem_reg_0_3_42_47_n_4,mem_reg_0_3_42_47_n_5}),
        .DOD(NLW_mem_reg_0_3_42_47_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_3_48_53
       (.ADDRA({1'b0,1'b0,1'b0,rd_ptr_timing}),
        .ADDRB({1'b0,1'b0,1'b0,rd_ptr_timing}),
        .ADDRC({1'b0,1'b0,1'b0,rd_ptr_timing}),
        .ADDRD({1'b0,1'b0,1'b0,wr_ptr}),
        .DIA(Q[43:42]),
        .DIB(Q[45:44]),
        .DIC(Q[47:46]),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[49:48]),
        .DOB(mem_out[51:50]),
        .DOC({mem_reg_0_3_48_53_n_4,mem_reg_0_3_48_53_n_5}),
        .DOD(NLW_mem_reg_0_3_48_53_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_3_54_59
       (.ADDRA({1'b0,1'b0,1'b0,rd_ptr_timing}),
        .ADDRB({1'b0,1'b0,1'b0,rd_ptr_timing}),
        .ADDRC({1'b0,1'b0,1'b0,rd_ptr_timing}),
        .ADDRD({1'b0,1'b0,1'b0,wr_ptr}),
        .DIA(Q[49:48]),
        .DIB(Q[51:50]),
        .DIC(Q[53:52]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_3_54_59_n_0,mem_reg_0_3_54_59_n_1}),
        .DOB(mem_out[57:56]),
        .DOC(mem_out[59:58]),
        .DOD(NLW_mem_reg_0_3_54_59_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_3_60_65
       (.ADDRA({1'b0,1'b0,1'b0,rd_ptr_timing}),
        .ADDRB({1'b0,1'b0,1'b0,rd_ptr_timing}),
        .ADDRC({1'b0,1'b0,1'b0,rd_ptr_timing}),
        .ADDRD({1'b0,1'b0,1'b0,wr_ptr}),
        .DIA(Q[55:54]),
        .DIB(Q[57:56]),
        .DIC(Q[59:58]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_3_60_65_n_0,mem_reg_0_3_60_65_n_1}),
        .DOB({mem_reg_0_3_60_65_n_2,mem_reg_0_3_60_65_n_3}),
        .DOC(mem_out[65:64]),
        .DOD(NLW_mem_reg_0_3_60_65_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_3_66_71
       (.ADDRA({1'b0,1'b0,1'b0,rd_ptr_timing}),
        .ADDRB({1'b0,1'b0,1'b0,rd_ptr_timing}),
        .ADDRC({1'b0,1'b0,1'b0,rd_ptr_timing}),
        .ADDRD({1'b0,1'b0,1'b0,wr_ptr}),
        .DIA(Q[61:60]),
        .DIB(Q[63:62]),
        .DIC(Q[65:64]),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[67:66]),
        .DOB({mem_reg_0_3_66_71_n_2,mem_reg_0_3_66_71_n_3}),
        .DOC({mem_reg_0_3_66_71_n_4,mem_reg_0_3_66_71_n_5}),
        .DOD(NLW_mem_reg_0_3_66_71_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_3_6_11
       (.ADDRA({1'b0,1'b0,1'b0,rd_ptr_timing}),
        .ADDRB({1'b0,1'b0,1'b0,rd_ptr_timing}),
        .ADDRC({1'b0,1'b0,1'b0,rd_ptr_timing}),
        .ADDRD({1'b0,1'b0,1'b0,wr_ptr}),
        .DIA(Q[7:6]),
        .DIB(Q[9:8]),
        .DIC(Q[11:10]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_3_6_11_n_0,mem_reg_0_3_6_11_n_1}),
        .DOB(mem_out[9:8]),
        .DOC(mem_out[11:10]),
        .DOD(NLW_mem_reg_0_3_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \memory_reg[63][0]_srl32_i_1 
       (.I0(\cnt_read_reg[0] ),
        .I1(fifo_out_data_r),
        .O(sel));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[63][10]_srl32_i_1 
       (.I0(Q[34]),
        .I1(my_empty[4]),
        .I2(mem_out[40]),
        .O(\gen_mux_rd[7].mux_rd_fall1_r_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[63][11]_srl32_i_1 
       (.I0(Q[50]),
        .I1(my_empty[4]),
        .I2(mem_out[56]),
        .O(\gen_mux_rd[7].mux_rd_fall1_r_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[63][12]_srl32_i_1 
       (.I0(Q[26]),
        .I1(my_empty[4]),
        .I2(mem_out[32]),
        .O(\gen_mux_rd[7].mux_rd_fall1_r_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[63][13]_srl32_i_1 
       (.I0(Q[0]),
        .I1(my_empty[4]),
        .I2(mem_out[0]),
        .O(\gen_mux_rd[7].mux_rd_fall1_r_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[63][14]_srl32_i_1 
       (.I0(Q[58]),
        .I1(my_empty[4]),
        .I2(mem_out[64]),
        .O(\gen_mux_rd[7].mux_rd_fall1_r_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[63][15]_srl32_i_1 
       (.I0(Q[16]),
        .I1(my_empty[4]),
        .I2(mem_out[16]),
        .O(\gen_mux_rd[7].mux_rd_fall1_r_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[63][24]_srl32_i_1 
       (.I0(Q[9]),
        .I1(my_empty[4]),
        .I2(mem_out[9]),
        .O(\gen_mux_rd[7].mux_rd_fall1_r_reg[7] [8]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[63][25]_srl32_i_1 
       (.I0(Q[43]),
        .I1(my_empty[4]),
        .I2(mem_out[49]),
        .O(\gen_mux_rd[7].mux_rd_fall1_r_reg[7] [9]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[63][26]_srl32_i_1 
       (.I0(Q[35]),
        .I1(my_empty[4]),
        .I2(mem_out[41]),
        .O(\gen_mux_rd[7].mux_rd_fall1_r_reg[7] [10]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[63][27]_srl32_i_1 
       (.I0(Q[51]),
        .I1(my_empty[4]),
        .I2(mem_out[57]),
        .O(\gen_mux_rd[7].mux_rd_fall1_r_reg[7] [11]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[63][28]_srl32_i_1 
       (.I0(Q[27]),
        .I1(my_empty[4]),
        .I2(mem_out[33]),
        .O(\gen_mux_rd[7].mux_rd_fall1_r_reg[7] [12]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[63][29]_srl32_i_1 
       (.I0(Q[1]),
        .I1(my_empty[4]),
        .I2(mem_out[1]),
        .O(\gen_mux_rd[7].mux_rd_fall1_r_reg[7] [13]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[63][30]_srl32_i_1 
       (.I0(Q[59]),
        .I1(my_empty[4]),
        .I2(mem_out[65]),
        .O(\gen_mux_rd[7].mux_rd_fall1_r_reg[7] [14]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[63][31]_srl32_i_1 
       (.I0(Q[17]),
        .I1(my_empty[4]),
        .I2(mem_out[17]),
        .O(\gen_mux_rd[7].mux_rd_fall1_r_reg[7] [15]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[63][40]_srl32_i_1 
       (.I0(Q[10]),
        .I1(my_empty[4]),
        .I2(mem_out[10]),
        .O(\gen_mux_rd[7].mux_rd_fall1_r_reg[7] [16]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[63][41]_srl32_i_1 
       (.I0(Q[44]),
        .I1(my_empty[4]),
        .I2(mem_out[50]),
        .O(\gen_mux_rd[7].mux_rd_fall1_r_reg[7] [17]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[63][42]_srl32_i_1 
       (.I0(Q[36]),
        .I1(my_empty[4]),
        .I2(mem_out[42]),
        .O(\gen_mux_rd[7].mux_rd_fall1_r_reg[7] [18]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[63][43]_srl32_i_1 
       (.I0(Q[52]),
        .I1(my_empty[4]),
        .I2(mem_out[58]),
        .O(\gen_mux_rd[7].mux_rd_fall1_r_reg[7] [19]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[63][44]_srl32_i_1 
       (.I0(Q[28]),
        .I1(my_empty[4]),
        .I2(mem_out[34]),
        .O(\gen_mux_rd[7].mux_rd_fall1_r_reg[7] [20]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[63][45]_srl32_i_1 
       (.I0(Q[2]),
        .I1(my_empty[4]),
        .I2(mem_out[2]),
        .O(\gen_mux_rd[7].mux_rd_fall1_r_reg[7] [21]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[63][46]_srl32_i_1 
       (.I0(Q[60]),
        .I1(my_empty[4]),
        .I2(mem_out[66]),
        .O(\gen_mux_rd[7].mux_rd_fall1_r_reg[7] [22]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[63][47]_srl32_i_1 
       (.I0(Q[18]),
        .I1(my_empty[4]),
        .I2(mem_out[18]),
        .O(\gen_mux_rd[7].mux_rd_fall1_r_reg[7] [23]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[63][56]_srl32_i_1 
       (.I0(Q[11]),
        .I1(my_empty[4]),
        .I2(mem_out[11]),
        .O(\gen_mux_rd[7].mux_rd_fall1_r_reg[7] [24]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[63][57]_srl32_i_1 
       (.I0(Q[45]),
        .I1(my_empty[4]),
        .I2(mem_out[51]),
        .O(\gen_mux_rd[7].mux_rd_fall1_r_reg[7] [25]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[63][58]_srl32_i_1 
       (.I0(Q[37]),
        .I1(my_empty[4]),
        .I2(mem_out[43]),
        .O(\gen_mux_rd[7].mux_rd_fall1_r_reg[7] [26]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[63][59]_srl32_i_1 
       (.I0(Q[53]),
        .I1(my_empty[4]),
        .I2(mem_out[59]),
        .O(\gen_mux_rd[7].mux_rd_fall1_r_reg[7] [27]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[63][60]_srl32_i_1 
       (.I0(Q[29]),
        .I1(my_empty[4]),
        .I2(mem_out[35]),
        .O(\gen_mux_rd[7].mux_rd_fall1_r_reg[7] [28]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[63][61]_srl32_i_1 
       (.I0(Q[3]),
        .I1(my_empty[4]),
        .I2(mem_out[3]),
        .O(\gen_mux_rd[7].mux_rd_fall1_r_reg[7] [29]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[63][62]_srl32_i_1 
       (.I0(Q[61]),
        .I1(my_empty[4]),
        .I2(mem_out[67]),
        .O(\gen_mux_rd[7].mux_rd_fall1_r_reg[7] [30]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[63][63]_srl32_i_1 
       (.I0(Q[19]),
        .I1(my_empty[4]),
        .I2(mem_out[19]),
        .O(\gen_mux_rd[7].mux_rd_fall1_r_reg[7] [31]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[63][8]_srl32_i_1 
       (.I0(Q[8]),
        .I1(my_empty[4]),
        .I2(mem_out[8]),
        .O(\gen_mux_rd[7].mux_rd_fall1_r_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[63][9]_srl32_i_1 
       (.I0(Q[42]),
        .I1(my_empty[4]),
        .I2(mem_out[48]),
        .O(\gen_mux_rd[7].mux_rd_fall1_r_reg[7] [1]));
  LUT4 #(
    .INIT(16'h0777)) 
    mux_rd_valid_r_i_1
       (.I0(my_empty[0]),
        .I1(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ),
        .I2(\my_empty_reg[4]_0 [0]),
        .I3(if_empty_r_0),
        .O(if_empty_v));
  LUT5 #(
    .INIT(32'hFFF30100)) 
    \my_empty[1]_i_1 
       (.I0(\my_empty[1]_i_2__0_n_0 ),
        .I1(\my_full_reg[0]_0 ),
        .I2(my_full[1]),
        .I3(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ),
        .I4(my_empty[1]),
        .O(\my_empty[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT4 #(
    .INIT(16'hE7BD)) 
    \my_empty[1]_i_2__0 
       (.I0(wr_ptr[0]),
        .I1(rd_ptr[1]),
        .I2(rd_ptr[0]),
        .I3(wr_ptr[1]),
        .O(\my_empty[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000880700)) 
    \my_empty[4]_i_1 
       (.I0(\my_empty_reg[4]_0 [1]),
        .I1(if_empty_r_0),
        .I2(\rd_ptr_reg[0]_0 ),
        .I3(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ),
        .I4(my_empty[1]),
        .I5(my_full[1]),
        .O(\my_empty[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT5 #(
    .INIT(32'h04011040)) 
    \my_empty[4]_i_2__0 
       (.I0(my_empty[1]),
        .I1(wr_ptr[1]),
        .I2(rd_ptr[0]),
        .I3(rd_ptr[1]),
        .I4(wr_ptr[0]),
        .O(\my_empty[4]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT5 #(
    .INIT(32'h04011040)) 
    \my_empty[4]_rep_i_1 
       (.I0(my_empty[1]),
        .I1(wr_ptr[1]),
        .I2(rd_ptr[0]),
        .I3(rd_ptr[1]),
        .I4(wr_ptr[0]),
        .O(\my_empty[4]_rep_i_1_n_0 ));
  FDSE \my_empty_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_empty[1]_i_1_n_0 ),
        .Q(my_empty[1]),
        .S(SR));
  (* ORIG_CELL_NAME = "my_empty_reg[4]" *) 
  FDSE \my_empty_reg[4] 
       (.C(CLK),
        .CE(\my_empty[4]_i_1_n_0 ),
        .D(\my_empty[4]_i_2__0_n_0 ),
        .Q(my_empty[4]),
        .S(SR));
  (* ORIG_CELL_NAME = "my_empty_reg[4]" *) 
  FDSE \my_empty_reg[4]_rep 
       (.C(CLK),
        .CE(\my_empty[4]_i_1_n_0 ),
        .D(\my_empty[4]_rep_i_1_n_0 ),
        .Q(\my_empty_reg[4]_rep_n_0 ),
        .S(SR));
  LUT6 #(
    .INIT(64'hAAA88AAAAAAB8AAA)) 
    \my_full[0]_i_1 
       (.I0(my_full[0]),
        .I1(my_empty[1]),
        .I2(my_full[1]),
        .I3(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ),
        .I4(\my_full_reg[0]_0 ),
        .I5(\my_full[1]_i_2__0_n_0 ),
        .O(\my_full[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFCF0100)) 
    \my_full[1]_i_1 
       (.I0(\my_full[1]_i_2__0_n_0 ),
        .I1(my_empty[1]),
        .I2(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ),
        .I3(\my_full_reg[0]_0 ),
        .I4(my_full[1]),
        .O(\my_full[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT4 #(
    .INIT(16'hE7BD)) 
    \my_full[1]_i_2__0 
       (.I0(rd_ptr[0]),
        .I1(wr_ptr[1]),
        .I2(wr_ptr[0]),
        .I3(rd_ptr[1]),
        .O(\my_full[1]_i_2__0_n_0 ));
  FDRE \my_full_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_full[0]_i_1_n_0 ),
        .Q(my_full[0]),
        .R(SR));
  FDRE \my_full_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_full[1]_i_1_n_0 ),
        .Q(my_full[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT4 #(
    .INIT(16'h0777)) 
    rd_active_r_i_1
       (.I0(my_empty[0]),
        .I1(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ),
        .I2(\my_empty_reg[4]_0 [0]),
        .I3(if_empty_r_0),
        .O(phy_rddata_en));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT1 #(
    .INIT(2'h2)) 
    rd_active_r_i_2
       (.I0(\my_empty_reg[4]_rep_n_0 ),
        .O(my_empty[0]));
  LUT6 #(
    .INIT(64'hFFEAEAEA00151515)) 
    \rd_ptr[0]_i_1__0 
       (.I0(my_empty[1]),
        .I1(\my_empty_reg[4]_0 [1]),
        .I2(if_empty_r_0),
        .I3(\rd_ptr_reg[0]_0 ),
        .I4(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ),
        .I5(rd_ptr[0]),
        .O(\rd_ptr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT1 #(
    .INIT(2'h2)) 
    \rd_ptr[0]_i_3 
       (.I0(\my_empty_reg[4]_rep_n_0 ),
        .O(\rd_ptr_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hFD02)) 
    \rd_ptr[1]_i_1__0 
       (.I0(rd_ptr[0]),
        .I1(my_empty[1]),
        .I2(\my_full_reg[0]_0 ),
        .I3(rd_ptr[1]),
        .O(\rd_ptr[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \rd_ptr[1]_i_2 
       (.I0(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ),
        .I1(\rd_ptr_reg[0]_0 ),
        .I2(if_empty_r_0),
        .I3(\my_empty_reg[4]_0 [1]),
        .O(\my_full_reg[0]_0 ));
  FDRE \rd_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_ptr[0]_i_1__0_n_0 ),
        .Q(rd_ptr[0]),
        .R(SR));
  FDRE \rd_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_ptr[1]_i_1__0_n_0 ),
        .Q(rd_ptr[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFD01)) 
    \rd_ptr_timing[0]_i_1__0 
       (.I0(rd_ptr[0]),
        .I1(my_empty[1]),
        .I2(\my_full_reg[0]_0 ),
        .I3(rd_ptr_timing[0]),
        .O(\rd_ptr_timing[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFF60006)) 
    \rd_ptr_timing[1]_i_1__0 
       (.I0(rd_ptr[1]),
        .I1(rd_ptr[0]),
        .I2(my_empty[1]),
        .I3(\my_full_reg[0]_0 ),
        .I4(rd_ptr_timing[1]),
        .O(\rd_ptr_timing[1]_i_1__0_n_0 ));
  (* KEEP = "yes" *) 
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_ptr_timing[0]_i_1__0_n_0 ),
        .Q(rd_ptr_timing[0]),
        .R(SR));
  (* KEEP = "yes" *) 
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_ptr_timing[1]_i_1__0_n_0 ),
        .Q(rd_ptr_timing[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT5 #(
    .INIT(32'h07770000)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_15 
       (.I0(my_empty[0]),
        .I1(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ),
        .I2(\my_empty_reg[4]_0 [0]),
        .I3(if_empty_r_0),
        .I4(init_complete_r1_timing_reg),
        .O(\cnt_read_reg[0] ));
  LUT3 #(
    .INIT(8'h06)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_9 
       (.I0(\cnt_read_reg[0] ),
        .I1(tail_r),
        .I2(rstdiv0_sync_r1_reg_rep__10),
        .O(ADDRC));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_ptr[0]_i_1__1 
       (.I0(\wr_ptr[1]_i_2_n_0 ),
        .I1(wr_ptr[0]),
        .O(\wr_ptr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wr_ptr[1]_i_1__1 
       (.I0(wr_ptr[0]),
        .I1(\wr_ptr[1]_i_2_n_0 ),
        .I2(wr_ptr[1]),
        .O(\wr_ptr[1]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h0000078F)) 
    \wr_ptr[1]_i_2 
       (.I0(if_empty_r_0),
        .I1(\my_empty_reg[4]_0 [1]),
        .I2(my_empty[1]),
        .I3(my_full[1]),
        .I4(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ),
        .O(\wr_ptr[1]_i_2_n_0 ));
  FDRE \wr_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wr_ptr[0]_i_1__1_n_0 ),
        .Q(wr_ptr[0]),
        .R(SR));
  FDRE \wr_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wr_ptr[1]_i_1__1_n_0 ),
        .Q(wr_ptr[1]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_if_post_fifo" *) 
module ddr_axi_mig_7series_v2_4_ddr_if_post_fifo_68
   (\rd_ptr_reg[0]_0 ,
    in,
    my_empty,
    if_empty_r_0,
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ,
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ,
    Q,
    SR,
    CLK);
  output [1:0]\rd_ptr_reg[0]_0 ;
  output [31:0]in;
  input [0:0]my_empty;
  input [0:0]if_empty_r_0;
  input \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ;
  input \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ;
  input [59:0]Q;
  input [0:0]SR;
  input CLK;

  wire CLK;
  wire [59:0]Q;
  wire [0:0]SR;
  wire \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ;
  wire \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ;
  wire [0:0]if_empty_r_0;
  wire [31:0]in;
  wire [75:8]mem_out;
  wire mem_reg_0_3_24_29_n_4;
  wire mem_reg_0_3_24_29_n_5;
  wire mem_reg_0_3_30_35_n_0;
  wire mem_reg_0_3_30_35_n_1;
  wire mem_reg_0_3_36_41_n_0;
  wire mem_reg_0_3_36_41_n_1;
  wire mem_reg_0_3_36_41_n_2;
  wire mem_reg_0_3_36_41_n_3;
  wire mem_reg_0_3_42_47_n_2;
  wire mem_reg_0_3_42_47_n_3;
  wire mem_reg_0_3_42_47_n_4;
  wire mem_reg_0_3_42_47_n_5;
  wire mem_reg_0_3_48_53_n_4;
  wire mem_reg_0_3_48_53_n_5;
  wire mem_reg_0_3_54_59_n_0;
  wire mem_reg_0_3_54_59_n_1;
  wire mem_reg_0_3_60_65_n_0;
  wire mem_reg_0_3_60_65_n_1;
  wire mem_reg_0_3_60_65_n_2;
  wire mem_reg_0_3_60_65_n_3;
  wire mem_reg_0_3_66_71_n_2;
  wire mem_reg_0_3_66_71_n_3;
  wire mem_reg_0_3_66_71_n_4;
  wire mem_reg_0_3_66_71_n_5;
  wire mem_reg_0_3_6_11_n_0;
  wire mem_reg_0_3_6_11_n_1;
  wire mem_reg_0_3_72_77_n_4;
  wire mem_reg_0_3_72_77_n_5;
  wire [0:0]my_empty;
  wire \my_empty[1]_i_1__0_n_0 ;
  wire \my_empty[1]_i_2_n_0 ;
  wire \my_empty[4]_i_1__0_n_0 ;
  wire \my_empty[4]_i_2_n_0 ;
  wire [4:1]my_empty_0;
  wire [1:0]my_full;
  wire \my_full[0]_i_1__0_n_0 ;
  wire \my_full[1]_i_1__0_n_0 ;
  wire \my_full[1]_i_2_n_0 ;
  wire [1:0]rd_ptr;
  wire \rd_ptr[0]_i_1_n_0 ;
  wire \rd_ptr[1]_i_1_n_0 ;
  wire [1:0]\rd_ptr_reg[0]_0 ;
  (* RTL_KEEP = "true" *) (* syn_maxfan = "10" *) wire [1:0]rd_ptr_timing;
  wire \rd_ptr_timing[0]_i_1__1_n_0 ;
  wire \rd_ptr_timing[1]_i_1__1_n_0 ;
  wire wr_en;
  wire [1:0]wr_ptr;
  wire \wr_ptr[0]_i_1__0_n_0 ;
  wire \wr_ptr[1]_i_1__0_n_0 ;
  wire \wr_ptr[1]_i_2__0_n_0 ;
  wire [1:0]NLW_mem_reg_0_3_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_3_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_3_36_41_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_3_42_47_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_3_48_53_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_3_54_59_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_3_60_65_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_3_66_71_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_3_6_11_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_3_72_77_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_3_24_29
       (.ADDRA({1'b0,1'b0,1'b0,rd_ptr_timing}),
        .ADDRB({1'b0,1'b0,1'b0,rd_ptr_timing}),
        .ADDRC({1'b0,1'b0,1'b0,rd_ptr_timing}),
        .ADDRD({1'b0,1'b0,1'b0,wr_ptr}),
        .DIA(Q[7:6]),
        .DIB(Q[9:8]),
        .DIC(Q[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[25:24]),
        .DOB(mem_out[27:26]),
        .DOC({mem_reg_0_3_24_29_n_4,mem_reg_0_3_24_29_n_5}),
        .DOD(NLW_mem_reg_0_3_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_3_30_35
       (.ADDRA({1'b0,1'b0,1'b0,rd_ptr_timing}),
        .ADDRB({1'b0,1'b0,1'b0,rd_ptr_timing}),
        .ADDRC({1'b0,1'b0,1'b0,rd_ptr_timing}),
        .ADDRD({1'b0,1'b0,1'b0,wr_ptr}),
        .DIA(Q[13:12]),
        .DIB(Q[15:14]),
        .DIC(Q[17:16]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_3_30_35_n_0,mem_reg_0_3_30_35_n_1}),
        .DOB(mem_out[33:32]),
        .DOC(mem_out[35:34]),
        .DOD(NLW_mem_reg_0_3_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_3_36_41
       (.ADDRA({1'b0,1'b0,1'b0,rd_ptr_timing}),
        .ADDRB({1'b0,1'b0,1'b0,rd_ptr_timing}),
        .ADDRC({1'b0,1'b0,1'b0,rd_ptr_timing}),
        .ADDRD({1'b0,1'b0,1'b0,wr_ptr}),
        .DIA(Q[19:18]),
        .DIB(Q[21:20]),
        .DIC(Q[23:22]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_3_36_41_n_0,mem_reg_0_3_36_41_n_1}),
        .DOB({mem_reg_0_3_36_41_n_2,mem_reg_0_3_36_41_n_3}),
        .DOC(mem_out[41:40]),
        .DOD(NLW_mem_reg_0_3_36_41_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_3_42_47
       (.ADDRA({1'b0,1'b0,1'b0,rd_ptr_timing}),
        .ADDRB({1'b0,1'b0,1'b0,rd_ptr_timing}),
        .ADDRC({1'b0,1'b0,1'b0,rd_ptr_timing}),
        .ADDRD({1'b0,1'b0,1'b0,wr_ptr}),
        .DIA(Q[25:24]),
        .DIB(Q[27:26]),
        .DIC(Q[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[43:42]),
        .DOB({mem_reg_0_3_42_47_n_2,mem_reg_0_3_42_47_n_3}),
        .DOC({mem_reg_0_3_42_47_n_4,mem_reg_0_3_42_47_n_5}),
        .DOD(NLW_mem_reg_0_3_42_47_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_3_48_53
       (.ADDRA({1'b0,1'b0,1'b0,rd_ptr_timing}),
        .ADDRB({1'b0,1'b0,1'b0,rd_ptr_timing}),
        .ADDRC({1'b0,1'b0,1'b0,rd_ptr_timing}),
        .ADDRD({1'b0,1'b0,1'b0,wr_ptr}),
        .DIA(Q[31:30]),
        .DIB(Q[33:32]),
        .DIC(Q[35:34]),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[49:48]),
        .DOB(mem_out[51:50]),
        .DOC({mem_reg_0_3_48_53_n_4,mem_reg_0_3_48_53_n_5}),
        .DOD(NLW_mem_reg_0_3_48_53_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_3_54_59
       (.ADDRA({1'b0,1'b0,1'b0,rd_ptr_timing}),
        .ADDRB({1'b0,1'b0,1'b0,rd_ptr_timing}),
        .ADDRC({1'b0,1'b0,1'b0,rd_ptr_timing}),
        .ADDRD({1'b0,1'b0,1'b0,wr_ptr}),
        .DIA(Q[37:36]),
        .DIB(Q[39:38]),
        .DIC(Q[41:40]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_3_54_59_n_0,mem_reg_0_3_54_59_n_1}),
        .DOB(mem_out[57:56]),
        .DOC(mem_out[59:58]),
        .DOD(NLW_mem_reg_0_3_54_59_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_3_60_65
       (.ADDRA({1'b0,1'b0,1'b0,rd_ptr_timing}),
        .ADDRB({1'b0,1'b0,1'b0,rd_ptr_timing}),
        .ADDRC({1'b0,1'b0,1'b0,rd_ptr_timing}),
        .ADDRD({1'b0,1'b0,1'b0,wr_ptr}),
        .DIA(Q[43:42]),
        .DIB(Q[45:44]),
        .DIC(Q[47:46]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_3_60_65_n_0,mem_reg_0_3_60_65_n_1}),
        .DOB({mem_reg_0_3_60_65_n_2,mem_reg_0_3_60_65_n_3}),
        .DOC(mem_out[65:64]),
        .DOD(NLW_mem_reg_0_3_60_65_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_3_66_71
       (.ADDRA({1'b0,1'b0,1'b0,rd_ptr_timing}),
        .ADDRB({1'b0,1'b0,1'b0,rd_ptr_timing}),
        .ADDRC({1'b0,1'b0,1'b0,rd_ptr_timing}),
        .ADDRD({1'b0,1'b0,1'b0,wr_ptr}),
        .DIA(Q[49:48]),
        .DIB(Q[51:50]),
        .DIC(Q[53:52]),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[67:66]),
        .DOB({mem_reg_0_3_66_71_n_2,mem_reg_0_3_66_71_n_3}),
        .DOC({mem_reg_0_3_66_71_n_4,mem_reg_0_3_66_71_n_5}),
        .DOD(NLW_mem_reg_0_3_66_71_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_3_6_11
       (.ADDRA({1'b0,1'b0,1'b0,rd_ptr_timing}),
        .ADDRB({1'b0,1'b0,1'b0,rd_ptr_timing}),
        .ADDRC({1'b0,1'b0,1'b0,rd_ptr_timing}),
        .ADDRD({1'b0,1'b0,1'b0,wr_ptr}),
        .DIA(Q[1:0]),
        .DIB(Q[3:2]),
        .DIC(Q[5:4]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_3_6_11_n_0,mem_reg_0_3_6_11_n_1}),
        .DOB(mem_out[9:8]),
        .DOC(mem_out[11:10]),
        .DOD(NLW_mem_reg_0_3_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  LUT5 #(
    .INIT(32'h01113111)) 
    mem_reg_0_3_6_11_i_1
       (.I0(my_empty_0[2]),
        .I1(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ),
        .I2(my_empty),
        .I3(if_empty_r_0),
        .I4(my_full[0]),
        .O(wr_en));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_0_3_6_11_i_2
       (.I0(my_empty_0[4]),
        .O(my_empty_0[2]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_3_72_77
       (.ADDRA({1'b0,1'b0,1'b0,rd_ptr_timing}),
        .ADDRB({1'b0,1'b0,1'b0,rd_ptr_timing}),
        .ADDRC({1'b0,1'b0,1'b0,rd_ptr_timing}),
        .ADDRD({1'b0,1'b0,1'b0,wr_ptr}),
        .DIA(Q[55:54]),
        .DIB(Q[57:56]),
        .DIC(Q[59:58]),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[73:72]),
        .DOB(mem_out[75:74]),
        .DOC({mem_reg_0_3_72_77_n_4,mem_reg_0_3_72_77_n_5}),
        .DOD(NLW_mem_reg_0_3_72_77_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[63][0]_srl32_i_2 
       (.I0(Q[6]),
        .I1(my_empty_0[4]),
        .I2(mem_out[24]),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[63][16]_srl32_i_1 
       (.I0(Q[7]),
        .I1(my_empty_0[4]),
        .I2(mem_out[25]),
        .O(in[8]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[63][17]_srl32_i_1 
       (.I0(Q[31]),
        .I1(my_empty_0[4]),
        .I2(mem_out[49]),
        .O(in[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[63][18]_srl32_i_1 
       (.I0(Q[3]),
        .I1(my_empty_0[4]),
        .I2(mem_out[9]),
        .O(in[10]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[63][19]_srl32_i_1 
       (.I0(Q[23]),
        .I1(my_empty_0[4]),
        .I2(mem_out[41]),
        .O(in[11]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[63][1]_srl32_i_1 
       (.I0(Q[30]),
        .I1(my_empty_0[4]),
        .I2(mem_out[48]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[63][20]_srl32_i_1 
       (.I0(Q[39]),
        .I1(my_empty_0[4]),
        .I2(mem_out[57]),
        .O(in[12]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[63][21]_srl32_i_1 
       (.I0(Q[55]),
        .I1(my_empty_0[4]),
        .I2(mem_out[73]),
        .O(in[13]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[63][22]_srl32_i_1 
       (.I0(Q[15]),
        .I1(my_empty_0[4]),
        .I2(mem_out[33]),
        .O(in[14]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[63][23]_srl32_i_1 
       (.I0(Q[47]),
        .I1(my_empty_0[4]),
        .I2(mem_out[65]),
        .O(in[15]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[63][2]_srl32_i_1 
       (.I0(Q[2]),
        .I1(my_empty_0[4]),
        .I2(mem_out[8]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[63][32]_srl32_i_1 
       (.I0(Q[8]),
        .I1(my_empty_0[4]),
        .I2(mem_out[26]),
        .O(in[16]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[63][33]_srl32_i_1 
       (.I0(Q[32]),
        .I1(my_empty_0[4]),
        .I2(mem_out[50]),
        .O(in[17]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[63][34]_srl32_i_1 
       (.I0(Q[4]),
        .I1(my_empty_0[4]),
        .I2(mem_out[10]),
        .O(in[18]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[63][35]_srl32_i_1 
       (.I0(Q[24]),
        .I1(my_empty_0[4]),
        .I2(mem_out[42]),
        .O(in[19]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[63][36]_srl32_i_1 
       (.I0(Q[40]),
        .I1(my_empty_0[4]),
        .I2(mem_out[58]),
        .O(in[20]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[63][37]_srl32_i_1 
       (.I0(Q[56]),
        .I1(my_empty_0[4]),
        .I2(mem_out[74]),
        .O(in[21]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[63][38]_srl32_i_1 
       (.I0(Q[16]),
        .I1(my_empty_0[4]),
        .I2(mem_out[34]),
        .O(in[22]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[63][39]_srl32_i_1 
       (.I0(Q[48]),
        .I1(my_empty_0[4]),
        .I2(mem_out[66]),
        .O(in[23]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[63][3]_srl32_i_1 
       (.I0(Q[22]),
        .I1(my_empty_0[4]),
        .I2(mem_out[40]),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[63][48]_srl32_i_1 
       (.I0(Q[9]),
        .I1(my_empty_0[4]),
        .I2(mem_out[27]),
        .O(in[24]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[63][49]_srl32_i_1 
       (.I0(Q[33]),
        .I1(my_empty_0[4]),
        .I2(mem_out[51]),
        .O(in[25]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[63][4]_srl32_i_1 
       (.I0(Q[38]),
        .I1(my_empty_0[4]),
        .I2(mem_out[56]),
        .O(in[4]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[63][50]_srl32_i_1 
       (.I0(Q[5]),
        .I1(my_empty_0[4]),
        .I2(mem_out[11]),
        .O(in[26]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[63][51]_srl32_i_1 
       (.I0(Q[25]),
        .I1(my_empty_0[4]),
        .I2(mem_out[43]),
        .O(in[27]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[63][52]_srl32_i_1 
       (.I0(Q[41]),
        .I1(my_empty_0[4]),
        .I2(mem_out[59]),
        .O(in[28]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[63][53]_srl32_i_1 
       (.I0(Q[57]),
        .I1(my_empty_0[4]),
        .I2(mem_out[75]),
        .O(in[29]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[63][54]_srl32_i_1 
       (.I0(Q[17]),
        .I1(my_empty_0[4]),
        .I2(mem_out[35]),
        .O(in[30]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[63][55]_srl32_i_1 
       (.I0(Q[49]),
        .I1(my_empty_0[4]),
        .I2(mem_out[67]),
        .O(in[31]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[63][5]_srl32_i_1 
       (.I0(Q[54]),
        .I1(my_empty_0[4]),
        .I2(mem_out[72]),
        .O(in[5]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[63][6]_srl32_i_1 
       (.I0(Q[14]),
        .I1(my_empty_0[4]),
        .I2(mem_out[32]),
        .O(in[6]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[63][7]_srl32_i_1 
       (.I0(Q[46]),
        .I1(my_empty_0[4]),
        .I2(mem_out[64]),
        .O(in[7]));
  LUT5 #(
    .INIT(32'hFFF30100)) 
    \my_empty[1]_i_1__0 
       (.I0(\my_empty[1]_i_2_n_0 ),
        .I1(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ),
        .I2(my_full[1]),
        .I3(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ),
        .I4(my_empty_0[1]),
        .O(\my_empty[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'hE7BD)) 
    \my_empty[1]_i_2 
       (.I0(wr_ptr[0]),
        .I1(rd_ptr[1]),
        .I2(rd_ptr[0]),
        .I3(wr_ptr[1]),
        .O(\my_empty[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000C01500)) 
    \my_empty[4]_i_1__0 
       (.I0(\rd_ptr_reg[0]_0 [1]),
        .I1(my_empty),
        .I2(if_empty_r_0),
        .I3(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ),
        .I4(my_empty_0[1]),
        .I5(my_full[1]),
        .O(\my_empty[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT5 #(
    .INIT(32'h04011040)) 
    \my_empty[4]_i_2 
       (.I0(my_empty_0[1]),
        .I1(wr_ptr[1]),
        .I2(rd_ptr[0]),
        .I3(rd_ptr[1]),
        .I4(wr_ptr[0]),
        .O(\my_empty[4]_i_2_n_0 ));
  FDSE \my_empty_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_empty[1]_i_1__0_n_0 ),
        .Q(my_empty_0[1]),
        .S(SR));
  FDSE \my_empty_reg[4] 
       (.C(CLK),
        .CE(\my_empty[4]_i_1__0_n_0 ),
        .D(\my_empty[4]_i_2_n_0 ),
        .Q(my_empty_0[4]),
        .S(SR));
  LUT6 #(
    .INIT(64'hAAA88AAAAAAB8AAA)) 
    \my_full[0]_i_1__0 
       (.I0(my_full[0]),
        .I1(my_empty_0[1]),
        .I2(my_full[1]),
        .I3(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ),
        .I4(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ),
        .I5(\my_full[1]_i_2_n_0 ),
        .O(\my_full[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFCF0100)) 
    \my_full[1]_i_1__0 
       (.I0(\my_full[1]_i_2_n_0 ),
        .I1(my_empty_0[1]),
        .I2(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ),
        .I3(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ),
        .I4(my_full[1]),
        .O(\my_full[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'hE7BD)) 
    \my_full[1]_i_2 
       (.I0(rd_ptr[0]),
        .I1(wr_ptr[1]),
        .I2(wr_ptr[0]),
        .I3(rd_ptr[1]),
        .O(\my_full[1]_i_2_n_0 ));
  FDRE \my_full_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_full[0]_i_1__0_n_0 ),
        .Q(my_full[0]),
        .R(SR));
  FDRE \my_full_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_full[1]_i_1__0_n_0 ),
        .Q(my_full[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT1 #(
    .INIT(2'h2)) 
    rd_active_r_i_3
       (.I0(my_empty_0[4]),
        .O(\rd_ptr_reg[0]_0 [0]));
  LUT6 #(
    .INIT(64'hFFEAEAEA00151515)) 
    \rd_ptr[0]_i_1 
       (.I0(my_empty_0[1]),
        .I1(\rd_ptr_reg[0]_0 [1]),
        .I2(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ),
        .I3(my_empty),
        .I4(if_empty_r_0),
        .I5(rd_ptr[0]),
        .O(\rd_ptr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT1 #(
    .INIT(2'h2)) 
    \rd_ptr[0]_i_2 
       (.I0(my_empty_0[4]),
        .O(\rd_ptr_reg[0]_0 [1]));
  LUT4 #(
    .INIT(16'hFD02)) 
    \rd_ptr[1]_i_1 
       (.I0(rd_ptr[0]),
        .I1(my_empty_0[1]),
        .I2(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ),
        .I3(rd_ptr[1]),
        .O(\rd_ptr[1]_i_1_n_0 ));
  FDRE \rd_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_ptr[0]_i_1_n_0 ),
        .Q(rd_ptr[0]),
        .R(SR));
  FDRE \rd_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_ptr[1]_i_1_n_0 ),
        .Q(rd_ptr[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFD01)) 
    \rd_ptr_timing[0]_i_1__1 
       (.I0(rd_ptr[0]),
        .I1(my_empty_0[1]),
        .I2(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ),
        .I3(rd_ptr_timing[0]),
        .O(\rd_ptr_timing[0]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF60006)) 
    \rd_ptr_timing[1]_i_1__1 
       (.I0(rd_ptr[1]),
        .I1(rd_ptr[0]),
        .I2(my_empty_0[1]),
        .I3(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ),
        .I4(rd_ptr_timing[1]),
        .O(\rd_ptr_timing[1]_i_1__1_n_0 ));
  (* KEEP = "yes" *) 
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_ptr_timing[0]_i_1__1_n_0 ),
        .Q(rd_ptr_timing[0]),
        .R(SR));
  (* KEEP = "yes" *) 
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_ptr_timing[1]_i_1__1_n_0 ),
        .Q(rd_ptr_timing[1]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \wr_ptr[0]_i_1__0 
       (.I0(\wr_ptr[1]_i_2__0_n_0 ),
        .I1(wr_ptr[0]),
        .O(\wr_ptr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wr_ptr[1]_i_1__0 
       (.I0(wr_ptr[0]),
        .I1(\wr_ptr[1]_i_2__0_n_0 ),
        .I2(wr_ptr[1]),
        .O(\wr_ptr[1]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000078F)) 
    \wr_ptr[1]_i_2__0 
       (.I0(if_empty_r_0),
        .I1(my_empty),
        .I2(my_empty_0[1]),
        .I3(my_full[1]),
        .I4(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ),
        .O(\wr_ptr[1]_i_2__0_n_0 ));
  FDRE \wr_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wr_ptr[0]_i_1__0_n_0 ),
        .Q(wr_ptr[0]),
        .R(SR));
  FDRE \wr_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wr_ptr[1]_i_1__0_n_0 ),
        .Q(wr_ptr[1]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_mc_phy" *) 
module ddr_axi_mig_7series_v2_4_ddr_mc_phy
   (pi_dqs_found_lanes,
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ,
    ofifo_rst_reg,
    mem_dqs_out,
    mem_dqs_ts,
    out_dq_2,
    mem_dq_ts,
    out_dm_0,
    out_dq_0,
    out_dq_6,
    out_dq_3,
    out_dq_1,
    out_dq_4,
    out_dq_7,
    out_dq_5,
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ,
    out_dq_13,
    out_dq_8,
    out_dq_15,
    out_dq_12,
    out_dq_10,
    out_dq_9,
    out_dq_11,
    out_dq_14,
    out_dm_1,
    phy_mc_ctl_full,
    ref_dll_lock,
    idelay_ld_rst,
    phy_mc_go,
    \my_empty_reg[1] ,
    E,
    \cnt_read_reg[0] ,
    S,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6] ,
    in,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg[6] ,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg[6] ,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg[6] ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3] ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3] ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1] ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1] ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1] ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1] ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg[2] ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg[2] ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg[2] ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg[2] ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg[4] ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg[4] ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg[4] ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg[4] ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg[7] ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7] ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7] ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0] ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0] ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0] ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg[0] ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg[5] ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5] ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5] ,
    phy_rddata_en,
    \my_empty_reg[1]_0 ,
    \my_empty_reg[1]_1 ,
    \my_empty_reg[1]_2 ,
    sel,
    ADDRC,
    store_sr_req_r_reg,
    \cnt_idel_dec_cpt_r_reg[5] ,
    \gen_mux_rd[0].mux_rd_rise0_r_reg[0] ,
    \gen_mux_rd[1].mux_rd_rise0_r_reg[1] ,
    \gen_mux_rd[2].mux_rd_rise0_r_reg[2] ,
    \gen_mux_rd[3].mux_rd_rise0_r_reg[3] ,
    \gen_mux_rd[4].mux_rd_rise0_r_reg[4] ,
    \gen_mux_rd[5].mux_rd_rise0_r_reg[5] ,
    \gen_mux_rd[6].mux_rd_rise0_r_reg[6] ,
    \gen_mux_rd[7].mux_rd_rise0_r_reg[7] ,
    \gen_mux_rd[0].mux_rd_rise1_r_reg[0] ,
    \gen_mux_rd[1].mux_rd_rise1_r_reg[1] ,
    \gen_mux_rd[2].mux_rd_rise1_r_reg[2] ,
    \gen_mux_rd[3].mux_rd_rise1_r_reg[3] ,
    \gen_mux_rd[4].mux_rd_rise1_r_reg[4] ,
    \gen_mux_rd[5].mux_rd_rise1_r_reg[5] ,
    \gen_mux_rd[6].mux_rd_rise1_r_reg[6] ,
    \gen_mux_rd[7].mux_rd_rise1_r_reg[7] ,
    \gen_mux_rd[0].mux_rd_fall1_r_reg[0] ,
    \gen_mux_rd[1].mux_rd_fall1_r_reg[1] ,
    \gen_mux_rd[2].mux_rd_fall1_r_reg[2] ,
    \gen_mux_rd[3].mux_rd_fall1_r_reg[3] ,
    \gen_mux_rd[4].mux_rd_fall1_r_reg[4] ,
    \gen_mux_rd[5].mux_rd_fall1_r_reg[5] ,
    \gen_mux_rd[6].mux_rd_fall1_r_reg[6] ,
    \gen_mux_rd[7].mux_rd_fall1_r_reg[7] ,
    \gen_mux_rd[0].mux_rd_fall0_r_reg[0] ,
    \gen_mux_rd[1].mux_rd_fall0_r_reg[1] ,
    \gen_mux_rd[2].mux_rd_fall0_r_reg[2] ,
    \gen_mux_rd[3].mux_rd_fall0_r_reg[3] ,
    \gen_mux_rd[4].mux_rd_fall0_r_reg[4] ,
    \gen_mux_rd[5].mux_rd_fall0_r_reg[5] ,
    \gen_mux_rd[6].mux_rd_fall0_r_reg[6] ,
    \gen_mux_rd[7].mux_rd_fall0_r_reg[7] ,
    pi_phase_locked_all_r1_reg,
    \my_empty_reg[7] ,
    mem_dq_out,
    mem_out,
    \my_empty_reg[7]_0 ,
    if_empty_v,
    phy_mc_cmd_full,
    ddr_ck_out,
    ddr2_we_n,
    \my_empty_reg[7]_1 ,
    phy_mc_data_full,
    A_pi_counter_load_en146_out,
    \calib_sel_reg[1] ,
    A_pi_fine_enable142_out,
    A_pi_fine_inc144_out,
    freq_refclk,
    mem_refclk,
    mem_dqs_in,
    A_pi_rst_dqs_find140_out,
    sync_pulse,
    CLK,
    COUNTERLOADVAL,
    A_po_coarse_enable128_out,
    A_po_fine_enable126_out,
    A_po_fine_inc130_out,
    \write_buffer.wr_buf_out_data_reg[50] ,
    \write_buffer.wr_buf_out_data_reg[48] ,
    \write_buffer.wr_buf_out_data_reg[54] ,
    \write_buffer.wr_buf_out_data_reg[51] ,
    \write_buffer.wr_buf_out_data_reg[49] ,
    \write_buffer.wr_buf_out_data_reg[52] ,
    \write_buffer.wr_buf_out_data_reg[55] ,
    \write_buffer.wr_buf_out_data_reg[53] ,
    A_idelay_ce17_out,
    mem_dq_in,
    idelay_inc,
    LD0,
    CLKB0,
    ififo_rst_reg0,
    ofifo_rst_reg0,
    D_po_coarse_enable90_out,
    D_po_coarse_inc96_out,
    D_po_fine_enable87_out,
    D_po_fine_inc93_out,
    D0,
    D1,
    D2,
    \cmd_pipe_plus.mc_ras_n_reg[0] ,
    D5,
    D6,
    D7,
    \cmd_pipe_plus.mc_address_reg[18] ,
    D9,
    C_pi_counter_load_en81_out,
    \calib_sel_reg[1]_0 ,
    C_pi_fine_enable77_out,
    C_pi_fine_inc79_out,
    C_pi_rst_dqs_find75_out,
    \calib_zero_inputs_reg[0] ,
    C_po_coarse_enable63_out,
    C_po_fine_enable61_out,
    C_po_fine_inc65_out,
    \write_buffer.wr_buf_out_data_reg[61] ,
    \write_buffer.wr_buf_out_data_reg[56] ,
    \write_buffer.wr_buf_out_data_reg[63] ,
    \write_buffer.wr_buf_out_data_reg[60] ,
    \write_buffer.wr_buf_out_data_reg[58] ,
    \write_buffer.wr_buf_out_data_reg[57] ,
    \write_buffer.wr_buf_out_data_reg[59] ,
    \write_buffer.wr_buf_out_data_reg[62] ,
    C_idelay_ce7_out,
    LD0_0,
    CLKB0_1,
    ififo_rst_reg0_1,
    ofifo_rst_reg0_2,
    mux_cmd_wren,
    pll_locked,
    phy_read_calib,
    SR,
    PHYCTLWD,
    RST0,
    rstdiv0_sync_r1_reg_rep,
    rstdiv0_sync_r1_reg_rep__0,
    mux_wrdata_en,
    fifo_out_data_r,
    rhandshake,
    \cnt_read_reg[1] ,
    po_stg2_wrcal_cnt,
    init_complete_r1_timing_reg,
    init_calib_complete_reg_rep__2,
    \cmd_pipe_plus.mc_bank_reg[5] ,
    mc_ras_n,
    init_calib_complete_reg_rep__5,
    mc_cs_n,
    \cmd_pipe_plus.mc_we_n_reg[1] ,
    mc_cas_n,
    Q,
    tail_r,
    rstdiv0_sync_r1_reg_rep__10,
    \rd_mux_sel_r_reg[0] ,
    mux_wrdata,
    mux_wrdata_mask,
    mux_address,
    phy_dout,
    calib_sel,
    \cmd_pipe_plus.mc_address_reg[21] ,
    D3,
    D4,
    \cmd_pipe_plus.mc_address_reg[20] ,
    \cmd_pipe_plus.mc_we_n_reg[0] ,
    \cmd_pipe_plus.mc_cas_n_reg[0] ,
    D8,
    \cmd_pipe_plus.mc_cas_n_reg[0]_0 ,
    \cmd_pipe_plus.mc_cas_n_reg[1] );
  output [1:0]pi_dqs_found_lanes;
  output \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ;
  output ofifo_rst_reg;
  output [1:0]mem_dqs_out;
  output [1:0]mem_dqs_ts;
  output out_dq_2;
  output [17:0]mem_dq_ts;
  output out_dm_0;
  output out_dq_0;
  output out_dq_6;
  output out_dq_3;
  output out_dq_1;
  output out_dq_4;
  output out_dq_7;
  output out_dq_5;
  output \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ;
  output out_dq_13;
  output out_dq_8;
  output out_dq_15;
  output out_dq_12;
  output out_dq_10;
  output out_dq_9;
  output out_dq_11;
  output out_dq_14;
  output out_dm_1;
  output phy_mc_ctl_full;
  output ref_dll_lock;
  output idelay_ld_rst;
  output phy_mc_go;
  output \my_empty_reg[1] ;
  output [0:0]E;
  output \cnt_read_reg[0] ;
  output [0:0]S;
  output \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6] ;
  output [63:0]in;
  output \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg[6] ;
  output \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg[6] ;
  output \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg[6] ;
  output \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3] ;
  output \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ;
  output \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3] ;
  output \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ;
  output \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1] ;
  output \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1] ;
  output \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1] ;
  output \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1] ;
  output \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg[2] ;
  output \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg[2] ;
  output \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg[2] ;
  output \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg[2] ;
  output \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg[4] ;
  output \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg[4] ;
  output \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg[4] ;
  output \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg[4] ;
  output \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] ;
  output \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg[7] ;
  output \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7] ;
  output \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7] ;
  output \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0] ;
  output \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0] ;
  output \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0] ;
  output \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg[0] ;
  output \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] ;
  output \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg[5] ;
  output \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5] ;
  output \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5] ;
  output phy_rddata_en;
  output \my_empty_reg[1]_0 ;
  output \my_empty_reg[1]_1 ;
  output \my_empty_reg[1]_2 ;
  output sel;
  output [0:0]ADDRC;
  output store_sr_req_r_reg;
  output [5:0]\cnt_idel_dec_cpt_r_reg[5] ;
  output \gen_mux_rd[0].mux_rd_rise0_r_reg[0] ;
  output \gen_mux_rd[1].mux_rd_rise0_r_reg[1] ;
  output \gen_mux_rd[2].mux_rd_rise0_r_reg[2] ;
  output \gen_mux_rd[3].mux_rd_rise0_r_reg[3] ;
  output \gen_mux_rd[4].mux_rd_rise0_r_reg[4] ;
  output \gen_mux_rd[5].mux_rd_rise0_r_reg[5] ;
  output \gen_mux_rd[6].mux_rd_rise0_r_reg[6] ;
  output \gen_mux_rd[7].mux_rd_rise0_r_reg[7] ;
  output \gen_mux_rd[0].mux_rd_rise1_r_reg[0] ;
  output \gen_mux_rd[1].mux_rd_rise1_r_reg[1] ;
  output \gen_mux_rd[2].mux_rd_rise1_r_reg[2] ;
  output \gen_mux_rd[3].mux_rd_rise1_r_reg[3] ;
  output \gen_mux_rd[4].mux_rd_rise1_r_reg[4] ;
  output \gen_mux_rd[5].mux_rd_rise1_r_reg[5] ;
  output \gen_mux_rd[6].mux_rd_rise1_r_reg[6] ;
  output \gen_mux_rd[7].mux_rd_rise1_r_reg[7] ;
  output \gen_mux_rd[0].mux_rd_fall1_r_reg[0] ;
  output \gen_mux_rd[1].mux_rd_fall1_r_reg[1] ;
  output \gen_mux_rd[2].mux_rd_fall1_r_reg[2] ;
  output \gen_mux_rd[3].mux_rd_fall1_r_reg[3] ;
  output \gen_mux_rd[4].mux_rd_fall1_r_reg[4] ;
  output \gen_mux_rd[5].mux_rd_fall1_r_reg[5] ;
  output \gen_mux_rd[6].mux_rd_fall1_r_reg[6] ;
  output \gen_mux_rd[7].mux_rd_fall1_r_reg[7] ;
  output \gen_mux_rd[0].mux_rd_fall0_r_reg[0] ;
  output \gen_mux_rd[1].mux_rd_fall0_r_reg[1] ;
  output \gen_mux_rd[2].mux_rd_fall0_r_reg[2] ;
  output \gen_mux_rd[3].mux_rd_fall0_r_reg[3] ;
  output \gen_mux_rd[4].mux_rd_fall0_r_reg[4] ;
  output \gen_mux_rd[5].mux_rd_fall0_r_reg[5] ;
  output \gen_mux_rd[6].mux_rd_fall0_r_reg[6] ;
  output \gen_mux_rd[7].mux_rd_fall0_r_reg[7] ;
  output pi_phase_locked_all_r1_reg;
  output [31:0]\my_empty_reg[7] ;
  output [11:0]mem_dq_out;
  output [41:0]mem_out;
  output [31:0]\my_empty_reg[7]_0 ;
  output if_empty_v;
  output phy_mc_cmd_full;
  output [1:0]ddr_ck_out;
  output [9:0]ddr2_we_n;
  output [33:0]\my_empty_reg[7]_1 ;
  output phy_mc_data_full;
  input A_pi_counter_load_en146_out;
  input \calib_sel_reg[1] ;
  input A_pi_fine_enable142_out;
  input A_pi_fine_inc144_out;
  input freq_refclk;
  input mem_refclk;
  input [1:0]mem_dqs_in;
  input A_pi_rst_dqs_find140_out;
  input sync_pulse;
  input CLK;
  input [5:0]COUNTERLOADVAL;
  input A_po_coarse_enable128_out;
  input A_po_fine_enable126_out;
  input A_po_fine_inc130_out;
  input [3:0]\write_buffer.wr_buf_out_data_reg[50] ;
  input [3:0]\write_buffer.wr_buf_out_data_reg[48] ;
  input [3:0]\write_buffer.wr_buf_out_data_reg[54] ;
  input [3:0]\write_buffer.wr_buf_out_data_reg[51] ;
  input [3:0]\write_buffer.wr_buf_out_data_reg[49] ;
  input [3:0]\write_buffer.wr_buf_out_data_reg[52] ;
  input [3:0]\write_buffer.wr_buf_out_data_reg[55] ;
  input [3:0]\write_buffer.wr_buf_out_data_reg[53] ;
  input A_idelay_ce17_out;
  input [15:0]mem_dq_in;
  input idelay_inc;
  input LD0;
  input CLKB0;
  input ififo_rst_reg0;
  input ofifo_rst_reg0;
  input D_po_coarse_enable90_out;
  input D_po_coarse_inc96_out;
  input D_po_fine_enable87_out;
  input D_po_fine_inc93_out;
  input [3:0]D0;
  input [3:0]D1;
  input [3:0]D2;
  input [1:0]\cmd_pipe_plus.mc_ras_n_reg[0] ;
  input [7:0]D5;
  input [7:0]D6;
  input [3:0]D7;
  input [3:0]\cmd_pipe_plus.mc_address_reg[18] ;
  input [3:0]D9;
  input C_pi_counter_load_en81_out;
  input \calib_sel_reg[1]_0 ;
  input C_pi_fine_enable77_out;
  input C_pi_fine_inc79_out;
  input C_pi_rst_dqs_find75_out;
  input [5:0]\calib_zero_inputs_reg[0] ;
  input C_po_coarse_enable63_out;
  input C_po_fine_enable61_out;
  input C_po_fine_inc65_out;
  input [3:0]\write_buffer.wr_buf_out_data_reg[61] ;
  input [3:0]\write_buffer.wr_buf_out_data_reg[56] ;
  input [3:0]\write_buffer.wr_buf_out_data_reg[63] ;
  input [3:0]\write_buffer.wr_buf_out_data_reg[60] ;
  input [3:0]\write_buffer.wr_buf_out_data_reg[58] ;
  input [3:0]\write_buffer.wr_buf_out_data_reg[57] ;
  input [3:0]\write_buffer.wr_buf_out_data_reg[59] ;
  input [3:0]\write_buffer.wr_buf_out_data_reg[62] ;
  input C_idelay_ce7_out;
  input LD0_0;
  input CLKB0_1;
  input ififo_rst_reg0_1;
  input ofifo_rst_reg0_2;
  input mux_cmd_wren;
  input pll_locked;
  input phy_read_calib;
  input [0:0]SR;
  input [10:0]PHYCTLWD;
  input RST0;
  input rstdiv0_sync_r1_reg_rep;
  input rstdiv0_sync_r1_reg_rep__0;
  input mux_wrdata_en;
  input [0:0]fifo_out_data_r;
  input rhandshake;
  input [0:0]\cnt_read_reg[1] ;
  input [0:0]po_stg2_wrcal_cnt;
  input init_complete_r1_timing_reg;
  input init_calib_complete_reg_rep__2;
  input [1:0]\cmd_pipe_plus.mc_bank_reg[5] ;
  input [0:0]mc_ras_n;
  input init_calib_complete_reg_rep__5;
  input [0:0]mc_cs_n;
  input [0:0]\cmd_pipe_plus.mc_we_n_reg[1] ;
  input [0:0]mc_cas_n;
  input [7:0]Q;
  input [0:0]tail_r;
  input rstdiv0_sync_r1_reg_rep__10;
  input \rd_mux_sel_r_reg[0] ;
  input [63:0]mux_wrdata;
  input [7:0]mux_wrdata_mask;
  input [25:0]mux_address;
  input [7:0]phy_dout;
  input [0:0]calib_sel;
  input [3:0]\cmd_pipe_plus.mc_address_reg[21] ;
  input [3:0]D3;
  input [3:0]D4;
  input [7:0]\cmd_pipe_plus.mc_address_reg[20] ;
  input [5:0]\cmd_pipe_plus.mc_we_n_reg[0] ;
  input [1:0]\cmd_pipe_plus.mc_cas_n_reg[0] ;
  input [3:0]D8;
  input [1:0]\cmd_pipe_plus.mc_cas_n_reg[0]_0 ;
  input [8:0]\cmd_pipe_plus.mc_cas_n_reg[1] ;

  wire [0:0]ADDRC;
  wire A_idelay_ce17_out;
  wire A_pi_counter_load_en146_out;
  wire A_pi_fine_enable142_out;
  wire A_pi_fine_inc144_out;
  wire A_pi_rst_dqs_find140_out;
  wire A_po_coarse_enable128_out;
  wire A_po_fine_enable126_out;
  wire A_po_fine_inc130_out;
  wire CLK;
  wire CLKB0;
  wire CLKB0_1;
  wire [5:0]COUNTERLOADVAL;
  wire C_idelay_ce7_out;
  wire C_pi_counter_load_en81_out;
  wire C_pi_fine_enable77_out;
  wire C_pi_fine_inc79_out;
  wire C_pi_rst_dqs_find75_out;
  wire C_po_coarse_enable63_out;
  wire C_po_fine_enable61_out;
  wire C_po_fine_inc65_out;
  wire [3:0]D0;
  wire [3:0]D1;
  wire [3:0]D2;
  wire [3:0]D3;
  wire [3:0]D4;
  wire [7:0]D5;
  wire [7:0]D6;
  wire [3:0]D7;
  wire [3:0]D8;
  wire [3:0]D9;
  wire D_po_coarse_enable90_out;
  wire D_po_coarse_inc96_out;
  wire D_po_fine_enable87_out;
  wire D_po_fine_inc93_out;
  wire [0:0]E;
  wire LD0;
  wire LD0_0;
  wire [10:0]PHYCTLWD;
  wire [7:0]Q;
  wire RST0;
  wire [0:0]S;
  wire [0:0]SR;
  wire [0:0]calib_sel;
  wire \calib_sel_reg[1] ;
  wire \calib_sel_reg[1]_0 ;
  wire [5:0]\calib_zero_inputs_reg[0] ;
  wire [3:0]\cmd_pipe_plus.mc_address_reg[18] ;
  wire [7:0]\cmd_pipe_plus.mc_address_reg[20] ;
  wire [3:0]\cmd_pipe_plus.mc_address_reg[21] ;
  wire [1:0]\cmd_pipe_plus.mc_bank_reg[5] ;
  wire [1:0]\cmd_pipe_plus.mc_cas_n_reg[0] ;
  wire [1:0]\cmd_pipe_plus.mc_cas_n_reg[0]_0 ;
  wire [8:0]\cmd_pipe_plus.mc_cas_n_reg[1] ;
  wire [1:0]\cmd_pipe_plus.mc_ras_n_reg[0] ;
  wire [5:0]\cmd_pipe_plus.mc_we_n_reg[0] ;
  wire [0:0]\cmd_pipe_plus.mc_we_n_reg[1] ;
  wire [5:0]\cnt_idel_dec_cpt_r_reg[5] ;
  wire \cnt_read_reg[0] ;
  wire [0:0]\cnt_read_reg[1] ;
  wire [9:0]ddr2_we_n;
  wire [1:0]ddr_ck_out;
  wire \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ;
  wire \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ;
  wire [0:0]fifo_out_data_r;
  wire freq_refclk;
  wire \gen_mux_rd[0].mux_rd_fall0_r_reg[0] ;
  wire \gen_mux_rd[0].mux_rd_fall1_r_reg[0] ;
  wire \gen_mux_rd[0].mux_rd_rise0_r_reg[0] ;
  wire \gen_mux_rd[0].mux_rd_rise1_r_reg[0] ;
  wire \gen_mux_rd[1].mux_rd_fall0_r_reg[1] ;
  wire \gen_mux_rd[1].mux_rd_fall1_r_reg[1] ;
  wire \gen_mux_rd[1].mux_rd_rise0_r_reg[1] ;
  wire \gen_mux_rd[1].mux_rd_rise1_r_reg[1] ;
  wire \gen_mux_rd[2].mux_rd_fall0_r_reg[2] ;
  wire \gen_mux_rd[2].mux_rd_fall1_r_reg[2] ;
  wire \gen_mux_rd[2].mux_rd_rise0_r_reg[2] ;
  wire \gen_mux_rd[2].mux_rd_rise1_r_reg[2] ;
  wire \gen_mux_rd[3].mux_rd_fall0_r_reg[3] ;
  wire \gen_mux_rd[3].mux_rd_fall1_r_reg[3] ;
  wire \gen_mux_rd[3].mux_rd_rise0_r_reg[3] ;
  wire \gen_mux_rd[3].mux_rd_rise1_r_reg[3] ;
  wire \gen_mux_rd[4].mux_rd_fall0_r_reg[4] ;
  wire \gen_mux_rd[4].mux_rd_fall1_r_reg[4] ;
  wire \gen_mux_rd[4].mux_rd_rise0_r_reg[4] ;
  wire \gen_mux_rd[4].mux_rd_rise1_r_reg[4] ;
  wire \gen_mux_rd[5].mux_rd_fall0_r_reg[5] ;
  wire \gen_mux_rd[5].mux_rd_fall1_r_reg[5] ;
  wire \gen_mux_rd[5].mux_rd_rise0_r_reg[5] ;
  wire \gen_mux_rd[5].mux_rd_rise1_r_reg[5] ;
  wire \gen_mux_rd[6].mux_rd_fall0_r_reg[6] ;
  wire \gen_mux_rd[6].mux_rd_fall1_r_reg[6] ;
  wire \gen_mux_rd[6].mux_rd_rise0_r_reg[6] ;
  wire \gen_mux_rd[6].mux_rd_rise1_r_reg[6] ;
  wire \gen_mux_rd[7].mux_rd_fall0_r_reg[7] ;
  wire \gen_mux_rd[7].mux_rd_fall1_r_reg[7] ;
  wire \gen_mux_rd[7].mux_rd_rise0_r_reg[7] ;
  wire \gen_mux_rd[7].mux_rd_rise1_r_reg[7] ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0] ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0] ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg[0] ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0] ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1] ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1] ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1] ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1] ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg[2] ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg[2] ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg[2] ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg[2] ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3] ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3] ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg[4] ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg[4] ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg[4] ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg[4] ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5] ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5] ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg[5] ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg[6] ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6] ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg[6] ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg[6] ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7] ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7] ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg[7] ;
  wire idelay_inc;
  wire idelay_ld_rst;
  wire if_empty_v;
  wire ififo_rst_reg0;
  wire ififo_rst_reg0_1;
  wire [63:0]in;
  wire init_calib_complete_reg_rep__2;
  wire init_calib_complete_reg_rep__5;
  wire init_complete_r1_timing_reg;
  wire \mcGo_r_reg[13]_srl14___u_ddr_axi_mig_u_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_12_n_0 ;
  wire \mcGo_r_reg[14]_u_ddr_axi_mig_u_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_13_n_0 ;
  wire mcGo_r_reg_gate_n_0;
  wire mcGo_r_reg_r_0_n_0;
  wire mcGo_r_reg_r_10_n_0;
  wire mcGo_r_reg_r_11_n_0;
  wire mcGo_r_reg_r_12_n_0;
  wire mcGo_r_reg_r_13_n_0;
  wire mcGo_r_reg_r_1_n_0;
  wire mcGo_r_reg_r_2_n_0;
  wire mcGo_r_reg_r_3_n_0;
  wire mcGo_r_reg_r_4_n_0;
  wire mcGo_r_reg_r_5_n_0;
  wire mcGo_r_reg_r_6_n_0;
  wire mcGo_r_reg_r_7_n_0;
  wire mcGo_r_reg_r_8_n_0;
  wire mcGo_r_reg_r_9_n_0;
  wire mcGo_r_reg_r_n_0;
  wire [0:0]mcGo_w;
  wire [0:0]mc_cas_n;
  wire [0:0]mc_cs_n;
  wire [0:0]mc_ras_n;
  wire [15:0]mem_dq_in;
  wire [11:0]mem_dq_out;
  wire [17:0]mem_dq_ts;
  wire [1:0]mem_dqs_in;
  wire [1:0]mem_dqs_out;
  wire [1:0]mem_dqs_ts;
  wire [41:0]mem_out;
  wire mem_refclk;
  wire [25:0]mux_address;
  wire mux_cmd_wren;
  wire [63:0]mux_wrdata;
  wire mux_wrdata_en;
  wire [7:0]mux_wrdata_mask;
  wire \my_empty_reg[1] ;
  wire \my_empty_reg[1]_0 ;
  wire \my_empty_reg[1]_1 ;
  wire \my_empty_reg[1]_2 ;
  wire [31:0]\my_empty_reg[7] ;
  wire [31:0]\my_empty_reg[7]_0 ;
  wire [33:0]\my_empty_reg[7]_1 ;
  wire ofifo_rst_reg;
  wire ofifo_rst_reg0;
  wire ofifo_rst_reg0_2;
  wire out_dm_0;
  wire out_dm_1;
  wire out_dq_0;
  wire out_dq_1;
  wire out_dq_10;
  wire out_dq_11;
  wire out_dq_12;
  wire out_dq_13;
  wire out_dq_14;
  wire out_dq_15;
  wire out_dq_2;
  wire out_dq_3;
  wire out_dq_4;
  wire out_dq_5;
  wire out_dq_6;
  wire out_dq_7;
  wire out_dq_8;
  wire out_dq_9;
  wire [7:0]phy_dout;
  wire phy_mc_cmd_full;
  wire phy_mc_ctl_full;
  wire phy_mc_data_full;
  wire phy_mc_go;
  wire phy_rddata_en;
  wire phy_read_calib;
  wire [1:0]pi_dqs_found_lanes;
  wire pi_phase_locked_all_r1_reg;
  wire pll_locked;
  wire [0:0]po_stg2_wrcal_cnt;
  wire \rd_mux_sel_r_reg[0] ;
  wire ref_dll_lock;
  wire rhandshake;
  wire rstdiv0_sync_r1_reg_rep;
  wire rstdiv0_sync_r1_reg_rep__0;
  wire rstdiv0_sync_r1_reg_rep__10;
  wire sel;
  wire store_sr_req_r_reg;
  wire sync_pulse;
  wire [0:0]tail_r;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[48] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[49] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[50] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[51] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[52] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[53] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[54] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[55] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[56] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[57] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[58] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[59] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[60] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[61] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[62] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[63] ;

  ddr_axi_mig_7series_v2_4_ddr_phy_4lanes \ddr_phy_4lanes_0.u_ddr_phy_4lanes 
       (.ADDRC(ADDRC),
        .A_idelay_ce17_out(A_idelay_ce17_out),
        .A_pi_counter_load_en146_out(A_pi_counter_load_en146_out),
        .A_pi_fine_enable142_out(A_pi_fine_enable142_out),
        .A_pi_fine_inc144_out(A_pi_fine_inc144_out),
        .A_pi_rst_dqs_find140_out(A_pi_rst_dqs_find140_out),
        .A_po_coarse_enable128_out(A_po_coarse_enable128_out),
        .A_po_fine_enable126_out(A_po_fine_enable126_out),
        .A_po_fine_inc130_out(A_po_fine_inc130_out),
        .CLK(CLK),
        .CLKB0(CLKB0),
        .CLKB0_1(CLKB0_1),
        .COUNTERLOADVAL(COUNTERLOADVAL),
        .C_idelay_ce7_out(C_idelay_ce7_out),
        .C_pi_counter_load_en81_out(C_pi_counter_load_en81_out),
        .C_pi_fine_enable77_out(C_pi_fine_enable77_out),
        .C_pi_fine_inc79_out(C_pi_fine_inc79_out),
        .C_pi_rst_dqs_find75_out(C_pi_rst_dqs_find75_out),
        .C_po_coarse_enable63_out(C_po_coarse_enable63_out),
        .C_po_fine_enable61_out(C_po_fine_enable61_out),
        .C_po_fine_inc65_out(C_po_fine_inc65_out),
        .D0(D0),
        .D1(D1),
        .D2(D2),
        .D3(D3),
        .D4(D4),
        .D5(D5),
        .D6(D6),
        .D7(D7),
        .D8(D8),
        .D9(D9),
        .D_po_coarse_enable90_out(D_po_coarse_enable90_out),
        .D_po_coarse_inc96_out(D_po_coarse_inc96_out),
        .D_po_fine_enable87_out(D_po_fine_enable87_out),
        .D_po_fine_inc93_out(D_po_fine_inc93_out),
        .E(E),
        .LD0(LD0),
        .LD0_0(LD0_0),
        .PHYCTLWD(PHYCTLWD),
        .Q(Q),
        .RST0(RST0),
        .S(S),
        .SR(SR),
        .calib_sel(calib_sel),
        .\calib_sel_reg[1] (\calib_sel_reg[1] ),
        .\calib_sel_reg[1]_0 (\calib_sel_reg[1]_0 ),
        .\calib_zero_inputs_reg[0] (\calib_zero_inputs_reg[0] ),
        .\cmd_pipe_plus.mc_address_reg[18] (\cmd_pipe_plus.mc_address_reg[18] ),
        .\cmd_pipe_plus.mc_address_reg[20] (\cmd_pipe_plus.mc_address_reg[20] ),
        .\cmd_pipe_plus.mc_address_reg[21] (\cmd_pipe_plus.mc_address_reg[21] ),
        .\cmd_pipe_plus.mc_bank_reg[5] (\cmd_pipe_plus.mc_bank_reg[5] ),
        .\cmd_pipe_plus.mc_cas_n_reg[0] (\cmd_pipe_plus.mc_cas_n_reg[0] ),
        .\cmd_pipe_plus.mc_cas_n_reg[0]_0 (\cmd_pipe_plus.mc_cas_n_reg[0]_0 ),
        .\cmd_pipe_plus.mc_cas_n_reg[1] (\cmd_pipe_plus.mc_cas_n_reg[1] ),
        .\cmd_pipe_plus.mc_ras_n_reg[0] (\cmd_pipe_plus.mc_ras_n_reg[0] ),
        .\cmd_pipe_plus.mc_we_n_reg[0] (\cmd_pipe_plus.mc_we_n_reg[0] ),
        .\cmd_pipe_plus.mc_we_n_reg[1] (\cmd_pipe_plus.mc_we_n_reg[1] ),
        .\cnt_idel_dec_cpt_r_reg[5] (\cnt_idel_dec_cpt_r_reg[5] ),
        .\cnt_read_reg[0] (\cnt_read_reg[0] ),
        .\cnt_read_reg[1] (\cnt_read_reg[1] ),
        .ddr2_we_n(ddr2_we_n),
        .ddr_ck_out(ddr_ck_out),
        .\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] (\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ),
        .\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 (\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ),
        .fifo_out_data_r(fifo_out_data_r),
        .freq_refclk(freq_refclk),
        .\gen_mux_rd[0].mux_rd_fall0_r_reg[0] (\gen_mux_rd[0].mux_rd_fall0_r_reg[0] ),
        .\gen_mux_rd[0].mux_rd_fall1_r_reg[0] (\gen_mux_rd[0].mux_rd_fall1_r_reg[0] ),
        .\gen_mux_rd[0].mux_rd_rise0_r_reg[0] (\gen_mux_rd[0].mux_rd_rise0_r_reg[0] ),
        .\gen_mux_rd[0].mux_rd_rise1_r_reg[0] (\gen_mux_rd[0].mux_rd_rise1_r_reg[0] ),
        .\gen_mux_rd[1].mux_rd_fall0_r_reg[1] (\gen_mux_rd[1].mux_rd_fall0_r_reg[1] ),
        .\gen_mux_rd[1].mux_rd_fall1_r_reg[1] (\gen_mux_rd[1].mux_rd_fall1_r_reg[1] ),
        .\gen_mux_rd[1].mux_rd_rise0_r_reg[1] (\gen_mux_rd[1].mux_rd_rise0_r_reg[1] ),
        .\gen_mux_rd[1].mux_rd_rise1_r_reg[1] (\gen_mux_rd[1].mux_rd_rise1_r_reg[1] ),
        .\gen_mux_rd[2].mux_rd_fall0_r_reg[2] (\gen_mux_rd[2].mux_rd_fall0_r_reg[2] ),
        .\gen_mux_rd[2].mux_rd_fall1_r_reg[2] (\gen_mux_rd[2].mux_rd_fall1_r_reg[2] ),
        .\gen_mux_rd[2].mux_rd_rise0_r_reg[2] (\gen_mux_rd[2].mux_rd_rise0_r_reg[2] ),
        .\gen_mux_rd[2].mux_rd_rise1_r_reg[2] (\gen_mux_rd[2].mux_rd_rise1_r_reg[2] ),
        .\gen_mux_rd[3].mux_rd_fall0_r_reg[3] (\gen_mux_rd[3].mux_rd_fall0_r_reg[3] ),
        .\gen_mux_rd[3].mux_rd_fall1_r_reg[3] (\gen_mux_rd[3].mux_rd_fall1_r_reg[3] ),
        .\gen_mux_rd[3].mux_rd_rise0_r_reg[3] (\gen_mux_rd[3].mux_rd_rise0_r_reg[3] ),
        .\gen_mux_rd[3].mux_rd_rise1_r_reg[3] (\gen_mux_rd[3].mux_rd_rise1_r_reg[3] ),
        .\gen_mux_rd[4].mux_rd_fall0_r_reg[4] (\gen_mux_rd[4].mux_rd_fall0_r_reg[4] ),
        .\gen_mux_rd[4].mux_rd_fall1_r_reg[4] (\gen_mux_rd[4].mux_rd_fall1_r_reg[4] ),
        .\gen_mux_rd[4].mux_rd_rise0_r_reg[4] (\gen_mux_rd[4].mux_rd_rise0_r_reg[4] ),
        .\gen_mux_rd[4].mux_rd_rise1_r_reg[4] (\gen_mux_rd[4].mux_rd_rise1_r_reg[4] ),
        .\gen_mux_rd[5].mux_rd_fall0_r_reg[5] (\gen_mux_rd[5].mux_rd_fall0_r_reg[5] ),
        .\gen_mux_rd[5].mux_rd_fall1_r_reg[5] (\gen_mux_rd[5].mux_rd_fall1_r_reg[5] ),
        .\gen_mux_rd[5].mux_rd_rise0_r_reg[5] (\gen_mux_rd[5].mux_rd_rise0_r_reg[5] ),
        .\gen_mux_rd[5].mux_rd_rise1_r_reg[5] (\gen_mux_rd[5].mux_rd_rise1_r_reg[5] ),
        .\gen_mux_rd[6].mux_rd_fall0_r_reg[6] (\gen_mux_rd[6].mux_rd_fall0_r_reg[6] ),
        .\gen_mux_rd[6].mux_rd_fall1_r_reg[6] (\gen_mux_rd[6].mux_rd_fall1_r_reg[6] ),
        .\gen_mux_rd[6].mux_rd_rise0_r_reg[6] (\gen_mux_rd[6].mux_rd_rise0_r_reg[6] ),
        .\gen_mux_rd[6].mux_rd_rise1_r_reg[6] (\gen_mux_rd[6].mux_rd_rise1_r_reg[6] ),
        .\gen_mux_rd[7].mux_rd_fall0_r_reg[7] (\gen_mux_rd[7].mux_rd_fall0_r_reg[7] ),
        .\gen_mux_rd[7].mux_rd_fall1_r_reg[7] (\gen_mux_rd[7].mux_rd_fall1_r_reg[7] ),
        .\gen_mux_rd[7].mux_rd_rise0_r_reg[7] (\gen_mux_rd[7].mux_rd_rise0_r_reg[7] ),
        .\gen_mux_rd[7].mux_rd_rise1_r_reg[7] (\gen_mux_rd[7].mux_rd_rise1_r_reg[7] ),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0] (\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0] ),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0] (\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0] ),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg[0] (\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg[0] ),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0] (\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0] ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1] (\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1] ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1] (\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1] ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1] (\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1] ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1] (\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1] ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg[2] (\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg[2] ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg[2] (\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg[2] ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg[2] (\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg[2] ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg[2] (\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg[2] ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3] (\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3] ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3] (\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3] ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] (\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] (\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg[4] (\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg[4] ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg[4] (\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg[4] ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg[4] (\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg[4] ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg[4] (\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg[4] ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5] (\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5] ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] (\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5] (\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5] ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg[5] (\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg[5] ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg[6] (\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg[6] ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6] (\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6] ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg[6] (\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg[6] ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg[6] (\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg[6] ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7] (\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7] ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] (\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7] (\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7] ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg[7] (\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg[7] ),
        .idelay_inc(idelay_inc),
        .idelay_ld_rst(idelay_ld_rst),
        .if_empty_v(if_empty_v),
        .ififo_rst_reg0(ififo_rst_reg0),
        .ififo_rst_reg0_1(ififo_rst_reg0_1),
        .in(in),
        .init_calib_complete_reg_rep__2(init_calib_complete_reg_rep__2),
        .init_calib_complete_reg_rep__5(init_calib_complete_reg_rep__5),
        .init_complete_r1_timing_reg(init_complete_r1_timing_reg),
        .mcGo_w(mcGo_w),
        .mc_cas_n(mc_cas_n),
        .mc_cs_n(mc_cs_n),
        .mc_ras_n(mc_ras_n),
        .mem_dq_in(mem_dq_in),
        .mem_dq_out(mem_dq_out),
        .mem_dq_ts(mem_dq_ts),
        .mem_dqs_in(mem_dqs_in),
        .mem_dqs_out(mem_dqs_out),
        .mem_dqs_ts(mem_dqs_ts),
        .mem_out(mem_out),
        .mem_refclk(mem_refclk),
        .mux_address(mux_address),
        .mux_cmd_wren(mux_cmd_wren),
        .mux_wrdata(mux_wrdata),
        .mux_wrdata_en(mux_wrdata_en),
        .mux_wrdata_mask(mux_wrdata_mask),
        .\my_empty_reg[1] (\my_empty_reg[1] ),
        .\my_empty_reg[1]_0 (\my_empty_reg[1]_0 ),
        .\my_empty_reg[1]_1 (\my_empty_reg[1]_1 ),
        .\my_empty_reg[1]_2 (\my_empty_reg[1]_2 ),
        .\my_empty_reg[7] (\my_empty_reg[7] ),
        .\my_empty_reg[7]_0 (\my_empty_reg[7]_0 ),
        .\my_empty_reg[7]_1 (\my_empty_reg[7]_1 ),
        .ofifo_rst_reg(ofifo_rst_reg),
        .ofifo_rst_reg0(ofifo_rst_reg0),
        .ofifo_rst_reg0_2(ofifo_rst_reg0_2),
        .out_dm_0(out_dm_0),
        .out_dm_1(out_dm_1),
        .out_dq_0(out_dq_0),
        .out_dq_1(out_dq_1),
        .out_dq_10(out_dq_10),
        .out_dq_11(out_dq_11),
        .out_dq_12(out_dq_12),
        .out_dq_13(out_dq_13),
        .out_dq_14(out_dq_14),
        .out_dq_15(out_dq_15),
        .out_dq_2(out_dq_2),
        .out_dq_3(out_dq_3),
        .out_dq_4(out_dq_4),
        .out_dq_5(out_dq_5),
        .out_dq_6(out_dq_6),
        .out_dq_7(out_dq_7),
        .out_dq_8(out_dq_8),
        .out_dq_9(out_dq_9),
        .phy_dout(phy_dout),
        .phy_mc_cmd_full(phy_mc_cmd_full),
        .phy_mc_ctl_full(phy_mc_ctl_full),
        .phy_mc_data_full(phy_mc_data_full),
        .phy_rddata_en(phy_rddata_en),
        .phy_read_calib(phy_read_calib),
        .pi_dqs_found_lanes(pi_dqs_found_lanes),
        .pi_phase_locked_all_r1_reg(pi_phase_locked_all_r1_reg),
        .pll_locked(pll_locked),
        .po_stg2_wrcal_cnt(po_stg2_wrcal_cnt),
        .\rd_mux_sel_r_reg[0] (\rd_mux_sel_r_reg[0] ),
        .ref_dll_lock(ref_dll_lock),
        .rhandshake(rhandshake),
        .rstdiv0_sync_r1_reg_rep(rstdiv0_sync_r1_reg_rep),
        .rstdiv0_sync_r1_reg_rep__10(rstdiv0_sync_r1_reg_rep__10),
        .sel(sel),
        .store_sr_req_r_reg(store_sr_req_r_reg),
        .sync_pulse(sync_pulse),
        .tail_r(tail_r),
        .\write_buffer.wr_buf_out_data_reg[48] (\write_buffer.wr_buf_out_data_reg[48] ),
        .\write_buffer.wr_buf_out_data_reg[49] (\write_buffer.wr_buf_out_data_reg[49] ),
        .\write_buffer.wr_buf_out_data_reg[50] (\write_buffer.wr_buf_out_data_reg[50] ),
        .\write_buffer.wr_buf_out_data_reg[51] (\write_buffer.wr_buf_out_data_reg[51] ),
        .\write_buffer.wr_buf_out_data_reg[52] (\write_buffer.wr_buf_out_data_reg[52] ),
        .\write_buffer.wr_buf_out_data_reg[53] (\write_buffer.wr_buf_out_data_reg[53] ),
        .\write_buffer.wr_buf_out_data_reg[54] (\write_buffer.wr_buf_out_data_reg[54] ),
        .\write_buffer.wr_buf_out_data_reg[55] (\write_buffer.wr_buf_out_data_reg[55] ),
        .\write_buffer.wr_buf_out_data_reg[56] (\write_buffer.wr_buf_out_data_reg[56] ),
        .\write_buffer.wr_buf_out_data_reg[57] (\write_buffer.wr_buf_out_data_reg[57] ),
        .\write_buffer.wr_buf_out_data_reg[58] (\write_buffer.wr_buf_out_data_reg[58] ),
        .\write_buffer.wr_buf_out_data_reg[59] (\write_buffer.wr_buf_out_data_reg[59] ),
        .\write_buffer.wr_buf_out_data_reg[60] (\write_buffer.wr_buf_out_data_reg[60] ),
        .\write_buffer.wr_buf_out_data_reg[61] (\write_buffer.wr_buf_out_data_reg[61] ),
        .\write_buffer.wr_buf_out_data_reg[62] (\write_buffer.wr_buf_out_data_reg[62] ),
        .\write_buffer.wr_buf_out_data_reg[63] (\write_buffer.wr_buf_out_data_reg[63] ));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/mcGo_r_reg " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/mcGo_r_reg[13]_srl14___u_ddr_axi_mig_u_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_12 " *) 
  SRL16E \mcGo_r_reg[13]_srl14___u_ddr_axi_mig_u_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(CLK),
        .D(mcGo_w),
        .Q(\mcGo_r_reg[13]_srl14___u_ddr_axi_mig_u_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_12_n_0 ));
  FDRE \mcGo_r_reg[14]_u_ddr_axi_mig_u_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_13 
       (.C(CLK),
        .CE(1'b1),
        .D(\mcGo_r_reg[13]_srl14___u_ddr_axi_mig_u_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_12_n_0 ),
        .Q(\mcGo_r_reg[14]_u_ddr_axi_mig_u_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_13_n_0 ),
        .R(1'b0));
  FDRE \mcGo_r_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(mcGo_r_reg_gate_n_0),
        .Q(phy_mc_go),
        .R(rstdiv0_sync_r1_reg_rep__0));
  LUT2 #(
    .INIT(4'h8)) 
    mcGo_r_reg_gate
       (.I0(\mcGo_r_reg[14]_u_ddr_axi_mig_u_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_13_n_0 ),
        .I1(mcGo_r_reg_r_13_n_0),
        .O(mcGo_r_reg_gate_n_0));
  FDRE mcGo_r_reg_r
       (.C(CLK),
        .CE(1'b1),
        .D(1'b1),
        .Q(mcGo_r_reg_r_n_0),
        .R(rstdiv0_sync_r1_reg_rep));
  FDRE mcGo_r_reg_r_0
       (.C(CLK),
        .CE(1'b1),
        .D(mcGo_r_reg_r_n_0),
        .Q(mcGo_r_reg_r_0_n_0),
        .R(rstdiv0_sync_r1_reg_rep));
  FDRE mcGo_r_reg_r_1
       (.C(CLK),
        .CE(1'b1),
        .D(mcGo_r_reg_r_0_n_0),
        .Q(mcGo_r_reg_r_1_n_0),
        .R(rstdiv0_sync_r1_reg_rep));
  FDRE mcGo_r_reg_r_10
       (.C(CLK),
        .CE(1'b1),
        .D(mcGo_r_reg_r_9_n_0),
        .Q(mcGo_r_reg_r_10_n_0),
        .R(rstdiv0_sync_r1_reg_rep__0));
  FDRE mcGo_r_reg_r_11
       (.C(CLK),
        .CE(1'b1),
        .D(mcGo_r_reg_r_10_n_0),
        .Q(mcGo_r_reg_r_11_n_0),
        .R(rstdiv0_sync_r1_reg_rep__0));
  FDRE mcGo_r_reg_r_12
       (.C(CLK),
        .CE(1'b1),
        .D(mcGo_r_reg_r_11_n_0),
        .Q(mcGo_r_reg_r_12_n_0),
        .R(rstdiv0_sync_r1_reg_rep__0));
  FDRE mcGo_r_reg_r_13
       (.C(CLK),
        .CE(1'b1),
        .D(mcGo_r_reg_r_12_n_0),
        .Q(mcGo_r_reg_r_13_n_0),
        .R(rstdiv0_sync_r1_reg_rep__0));
  FDRE mcGo_r_reg_r_2
       (.C(CLK),
        .CE(1'b1),
        .D(mcGo_r_reg_r_1_n_0),
        .Q(mcGo_r_reg_r_2_n_0),
        .R(rstdiv0_sync_r1_reg_rep));
  FDRE mcGo_r_reg_r_3
       (.C(CLK),
        .CE(1'b1),
        .D(mcGo_r_reg_r_2_n_0),
        .Q(mcGo_r_reg_r_3_n_0),
        .R(rstdiv0_sync_r1_reg_rep__0));
  FDRE mcGo_r_reg_r_4
       (.C(CLK),
        .CE(1'b1),
        .D(mcGo_r_reg_r_3_n_0),
        .Q(mcGo_r_reg_r_4_n_0),
        .R(rstdiv0_sync_r1_reg_rep__0));
  FDRE mcGo_r_reg_r_5
       (.C(CLK),
        .CE(1'b1),
        .D(mcGo_r_reg_r_4_n_0),
        .Q(mcGo_r_reg_r_5_n_0),
        .R(rstdiv0_sync_r1_reg_rep__0));
  FDRE mcGo_r_reg_r_6
       (.C(CLK),
        .CE(1'b1),
        .D(mcGo_r_reg_r_5_n_0),
        .Q(mcGo_r_reg_r_6_n_0),
        .R(rstdiv0_sync_r1_reg_rep__0));
  FDRE mcGo_r_reg_r_7
       (.C(CLK),
        .CE(1'b1),
        .D(mcGo_r_reg_r_6_n_0),
        .Q(mcGo_r_reg_r_7_n_0),
        .R(rstdiv0_sync_r1_reg_rep__0));
  FDRE mcGo_r_reg_r_8
       (.C(CLK),
        .CE(1'b1),
        .D(mcGo_r_reg_r_7_n_0),
        .Q(mcGo_r_reg_r_8_n_0),
        .R(rstdiv0_sync_r1_reg_rep__0));
  FDRE mcGo_r_reg_r_9
       (.C(CLK),
        .CE(1'b1),
        .D(mcGo_r_reg_r_8_n_0),
        .Q(mcGo_r_reg_r_9_n_0),
        .R(rstdiv0_sync_r1_reg_rep__0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_mc_phy_wrapper" *) 
module ddr_axi_mig_7series_v2_4_ddr_mc_phy_wrapper
   (ddr2_cas_n,
    ddr2_ras_n,
    ddr2_we_n,
    pi_dqs_found_lanes,
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ,
    A_rst_primitives,
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ,
    phy_mc_ctl_full,
    ref_dll_lock,
    idelay_ld_rst,
    ddr2_addr,
    ddr2_ba,
    ddr2_cs_n,
    ddr2_odt,
    ddr2_cke,
    ddr2_dm,
    phy_mc_go,
    \my_empty_reg[1] ,
    mem_out,
    E,
    \cnt_read_reg[0] ,
    S,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6] ,
    in,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg[6] ,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg[6] ,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg[6] ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3] ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3] ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1] ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1] ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1] ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1] ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg[2] ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg[2] ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg[2] ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg[2] ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg[4] ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg[4] ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg[4] ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg[4] ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg[7] ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7] ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7] ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0] ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0] ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0] ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg[0] ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg[5] ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5] ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5] ,
    phy_rddata_en,
    \my_empty_reg[7] ,
    \my_empty_reg[1]_0 ,
    \my_empty_reg[1]_1 ,
    \my_empty_reg[1]_2 ,
    sel,
    ADDRC,
    store_sr_req_r_reg,
    \cnt_idel_dec_cpt_r_reg[5] ,
    \gen_mux_rd[0].mux_rd_rise0_r_reg[0] ,
    \gen_mux_rd[1].mux_rd_rise0_r_reg[1] ,
    \gen_mux_rd[2].mux_rd_rise0_r_reg[2] ,
    \gen_mux_rd[3].mux_rd_rise0_r_reg[3] ,
    \gen_mux_rd[4].mux_rd_rise0_r_reg[4] ,
    \gen_mux_rd[5].mux_rd_rise0_r_reg[5] ,
    \gen_mux_rd[6].mux_rd_rise0_r_reg[6] ,
    \gen_mux_rd[7].mux_rd_rise0_r_reg[7] ,
    \gen_mux_rd[0].mux_rd_rise1_r_reg[0] ,
    \gen_mux_rd[1].mux_rd_rise1_r_reg[1] ,
    \gen_mux_rd[2].mux_rd_rise1_r_reg[2] ,
    \gen_mux_rd[3].mux_rd_rise1_r_reg[3] ,
    \gen_mux_rd[4].mux_rd_rise1_r_reg[4] ,
    \gen_mux_rd[5].mux_rd_rise1_r_reg[5] ,
    \gen_mux_rd[6].mux_rd_rise1_r_reg[6] ,
    \gen_mux_rd[7].mux_rd_rise1_r_reg[7] ,
    \gen_mux_rd[0].mux_rd_fall1_r_reg[0] ,
    \gen_mux_rd[1].mux_rd_fall1_r_reg[1] ,
    \gen_mux_rd[2].mux_rd_fall1_r_reg[2] ,
    \gen_mux_rd[3].mux_rd_fall1_r_reg[3] ,
    \gen_mux_rd[4].mux_rd_fall1_r_reg[4] ,
    \gen_mux_rd[5].mux_rd_fall1_r_reg[5] ,
    \gen_mux_rd[6].mux_rd_fall1_r_reg[6] ,
    \gen_mux_rd[7].mux_rd_fall1_r_reg[7] ,
    \gen_mux_rd[0].mux_rd_fall0_r_reg[0] ,
    \gen_mux_rd[1].mux_rd_fall0_r_reg[1] ,
    \gen_mux_rd[2].mux_rd_fall0_r_reg[2] ,
    \gen_mux_rd[3].mux_rd_fall0_r_reg[3] ,
    \gen_mux_rd[4].mux_rd_fall0_r_reg[4] ,
    \gen_mux_rd[5].mux_rd_fall0_r_reg[5] ,
    \gen_mux_rd[6].mux_rd_fall0_r_reg[6] ,
    \gen_mux_rd[7].mux_rd_fall0_r_reg[7] ,
    pi_phase_locked_all_r1_reg,
    \my_empty_reg[7]_0 ,
    \my_empty_reg[7]_1 ,
    if_empty_v,
    phy_mc_cmd_full,
    ddr_ck_out,
    phy_mc_data_full,
    ddr2_dq,
    ddr2_dqs_p,
    ddr2_dqs_n,
    A_pi_counter_load_en146_out,
    \calib_sel_reg[1] ,
    A_pi_fine_enable142_out,
    A_pi_fine_inc144_out,
    freq_refclk,
    mem_refclk,
    A_pi_rst_dqs_find140_out,
    sync_pulse,
    CLK,
    COUNTERLOADVAL,
    A_po_coarse_enable128_out,
    A_po_fine_enable126_out,
    A_po_fine_inc130_out,
    \write_buffer.wr_buf_out_data_reg[50] ,
    \write_buffer.wr_buf_out_data_reg[48] ,
    \write_buffer.wr_buf_out_data_reg[54] ,
    \write_buffer.wr_buf_out_data_reg[51] ,
    \write_buffer.wr_buf_out_data_reg[49] ,
    \write_buffer.wr_buf_out_data_reg[52] ,
    \write_buffer.wr_buf_out_data_reg[55] ,
    \write_buffer.wr_buf_out_data_reg[53] ,
    A_idelay_ce17_out,
    idelay_inc,
    LD0,
    CLKB0,
    ififo_rst_reg0,
    ofifo_rst_reg0,
    D_po_coarse_enable90_out,
    D_po_coarse_inc96_out,
    D_po_fine_enable87_out,
    D_po_fine_inc93_out,
    D0,
    D1,
    D2,
    \cmd_pipe_plus.mc_ras_n_reg[0] ,
    D5,
    D6,
    D7,
    \cmd_pipe_plus.mc_address_reg[18] ,
    D9,
    C_pi_counter_load_en81_out,
    \calib_sel_reg[1]_0 ,
    C_pi_fine_enable77_out,
    C_pi_fine_inc79_out,
    C_pi_rst_dqs_find75_out,
    \calib_zero_inputs_reg[0] ,
    C_po_coarse_enable63_out,
    C_po_fine_enable61_out,
    C_po_fine_inc65_out,
    \write_buffer.wr_buf_out_data_reg[61] ,
    \write_buffer.wr_buf_out_data_reg[56] ,
    \write_buffer.wr_buf_out_data_reg[63] ,
    \write_buffer.wr_buf_out_data_reg[60] ,
    \write_buffer.wr_buf_out_data_reg[58] ,
    \write_buffer.wr_buf_out_data_reg[57] ,
    \write_buffer.wr_buf_out_data_reg[59] ,
    \write_buffer.wr_buf_out_data_reg[62] ,
    C_idelay_ce7_out,
    LD0_0,
    CLKB0_1,
    ififo_rst_reg0_1,
    ofifo_rst_reg0_2,
    mux_cmd_wren,
    pll_locked,
    phy_read_calib,
    SR,
    PHYCTLWD,
    RST0,
    rstdiv0_sync_r1_reg_rep,
    rstdiv0_sync_r1_reg_rep__0,
    mux_wrdata_en,
    fifo_out_data_r,
    rhandshake,
    \cnt_read_reg[1] ,
    po_stg2_wrcal_cnt,
    init_complete_r1_timing_reg,
    init_calib_complete_reg_rep__2,
    \cmd_pipe_plus.mc_bank_reg[5] ,
    mc_ras_n,
    init_calib_complete_reg_rep__5,
    \cmd_pipe_plus.mc_cas_n_reg[0] ,
    mc_cs_n,
    \cmd_pipe_plus.mc_we_n_reg[0] ,
    \cmd_pipe_plus.mc_we_n_reg[1] ,
    \cmd_pipe_plus.mc_cas_n_reg[0]_0 ,
    mc_cas_n,
    Q,
    tail_r,
    rstdiv0_sync_r1_reg_rep__10,
    \rd_mux_sel_r_reg[0] ,
    mux_wrdata,
    mux_wrdata_mask,
    mux_address,
    phy_dout,
    calib_sel,
    \cmd_pipe_plus.mc_address_reg[21] ,
    D3,
    D4,
    \cmd_pipe_plus.mc_address_reg[20] ,
    D8,
    \cmd_pipe_plus.mc_cas_n_reg[1] );
  output ddr2_cas_n;
  output ddr2_ras_n;
  output ddr2_we_n;
  output [1:0]pi_dqs_found_lanes;
  output \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ;
  output A_rst_primitives;
  output \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ;
  output phy_mc_ctl_full;
  output ref_dll_lock;
  output idelay_ld_rst;
  output [12:0]ddr2_addr;
  output [2:0]ddr2_ba;
  output [0:0]ddr2_cs_n;
  output [0:0]ddr2_odt;
  output [0:0]ddr2_cke;
  output [1:0]ddr2_dm;
  output phy_mc_go;
  output \my_empty_reg[1] ;
  output [41:0]mem_out;
  output [0:0]E;
  output \cnt_read_reg[0] ;
  output [0:0]S;
  output \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6] ;
  output [63:0]in;
  output \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg[6] ;
  output \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg[6] ;
  output \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg[6] ;
  output \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3] ;
  output \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ;
  output \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3] ;
  output \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ;
  output \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1] ;
  output \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1] ;
  output \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1] ;
  output \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1] ;
  output \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg[2] ;
  output \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg[2] ;
  output \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg[2] ;
  output \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg[2] ;
  output \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg[4] ;
  output \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg[4] ;
  output \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg[4] ;
  output \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg[4] ;
  output \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] ;
  output \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg[7] ;
  output \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7] ;
  output \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7] ;
  output \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0] ;
  output \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0] ;
  output \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0] ;
  output \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg[0] ;
  output \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] ;
  output \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg[5] ;
  output \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5] ;
  output \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5] ;
  output phy_rddata_en;
  output [33:0]\my_empty_reg[7] ;
  output \my_empty_reg[1]_0 ;
  output \my_empty_reg[1]_1 ;
  output \my_empty_reg[1]_2 ;
  output sel;
  output [0:0]ADDRC;
  output store_sr_req_r_reg;
  output [5:0]\cnt_idel_dec_cpt_r_reg[5] ;
  output \gen_mux_rd[0].mux_rd_rise0_r_reg[0] ;
  output \gen_mux_rd[1].mux_rd_rise0_r_reg[1] ;
  output \gen_mux_rd[2].mux_rd_rise0_r_reg[2] ;
  output \gen_mux_rd[3].mux_rd_rise0_r_reg[3] ;
  output \gen_mux_rd[4].mux_rd_rise0_r_reg[4] ;
  output \gen_mux_rd[5].mux_rd_rise0_r_reg[5] ;
  output \gen_mux_rd[6].mux_rd_rise0_r_reg[6] ;
  output \gen_mux_rd[7].mux_rd_rise0_r_reg[7] ;
  output \gen_mux_rd[0].mux_rd_rise1_r_reg[0] ;
  output \gen_mux_rd[1].mux_rd_rise1_r_reg[1] ;
  output \gen_mux_rd[2].mux_rd_rise1_r_reg[2] ;
  output \gen_mux_rd[3].mux_rd_rise1_r_reg[3] ;
  output \gen_mux_rd[4].mux_rd_rise1_r_reg[4] ;
  output \gen_mux_rd[5].mux_rd_rise1_r_reg[5] ;
  output \gen_mux_rd[6].mux_rd_rise1_r_reg[6] ;
  output \gen_mux_rd[7].mux_rd_rise1_r_reg[7] ;
  output \gen_mux_rd[0].mux_rd_fall1_r_reg[0] ;
  output \gen_mux_rd[1].mux_rd_fall1_r_reg[1] ;
  output \gen_mux_rd[2].mux_rd_fall1_r_reg[2] ;
  output \gen_mux_rd[3].mux_rd_fall1_r_reg[3] ;
  output \gen_mux_rd[4].mux_rd_fall1_r_reg[4] ;
  output \gen_mux_rd[5].mux_rd_fall1_r_reg[5] ;
  output \gen_mux_rd[6].mux_rd_fall1_r_reg[6] ;
  output \gen_mux_rd[7].mux_rd_fall1_r_reg[7] ;
  output \gen_mux_rd[0].mux_rd_fall0_r_reg[0] ;
  output \gen_mux_rd[1].mux_rd_fall0_r_reg[1] ;
  output \gen_mux_rd[2].mux_rd_fall0_r_reg[2] ;
  output \gen_mux_rd[3].mux_rd_fall0_r_reg[3] ;
  output \gen_mux_rd[4].mux_rd_fall0_r_reg[4] ;
  output \gen_mux_rd[5].mux_rd_fall0_r_reg[5] ;
  output \gen_mux_rd[6].mux_rd_fall0_r_reg[6] ;
  output \gen_mux_rd[7].mux_rd_fall0_r_reg[7] ;
  output pi_phase_locked_all_r1_reg;
  output [31:0]\my_empty_reg[7]_0 ;
  output [31:0]\my_empty_reg[7]_1 ;
  output if_empty_v;
  output phy_mc_cmd_full;
  output [1:0]ddr_ck_out;
  output phy_mc_data_full;
  inout [15:0]ddr2_dq;
  inout [1:0]ddr2_dqs_p;
  inout [1:0]ddr2_dqs_n;
  input A_pi_counter_load_en146_out;
  input \calib_sel_reg[1] ;
  input A_pi_fine_enable142_out;
  input A_pi_fine_inc144_out;
  input freq_refclk;
  input mem_refclk;
  input A_pi_rst_dqs_find140_out;
  input sync_pulse;
  input CLK;
  input [5:0]COUNTERLOADVAL;
  input A_po_coarse_enable128_out;
  input A_po_fine_enable126_out;
  input A_po_fine_inc130_out;
  input [3:0]\write_buffer.wr_buf_out_data_reg[50] ;
  input [3:0]\write_buffer.wr_buf_out_data_reg[48] ;
  input [3:0]\write_buffer.wr_buf_out_data_reg[54] ;
  input [3:0]\write_buffer.wr_buf_out_data_reg[51] ;
  input [3:0]\write_buffer.wr_buf_out_data_reg[49] ;
  input [3:0]\write_buffer.wr_buf_out_data_reg[52] ;
  input [3:0]\write_buffer.wr_buf_out_data_reg[55] ;
  input [3:0]\write_buffer.wr_buf_out_data_reg[53] ;
  input A_idelay_ce17_out;
  input idelay_inc;
  input LD0;
  input CLKB0;
  input ififo_rst_reg0;
  input ofifo_rst_reg0;
  input D_po_coarse_enable90_out;
  input D_po_coarse_inc96_out;
  input D_po_fine_enable87_out;
  input D_po_fine_inc93_out;
  input [3:0]D0;
  input [3:0]D1;
  input [3:0]D2;
  input [1:0]\cmd_pipe_plus.mc_ras_n_reg[0] ;
  input [7:0]D5;
  input [7:0]D6;
  input [3:0]D7;
  input [3:0]\cmd_pipe_plus.mc_address_reg[18] ;
  input [3:0]D9;
  input C_pi_counter_load_en81_out;
  input \calib_sel_reg[1]_0 ;
  input C_pi_fine_enable77_out;
  input C_pi_fine_inc79_out;
  input C_pi_rst_dqs_find75_out;
  input [5:0]\calib_zero_inputs_reg[0] ;
  input C_po_coarse_enable63_out;
  input C_po_fine_enable61_out;
  input C_po_fine_inc65_out;
  input [3:0]\write_buffer.wr_buf_out_data_reg[61] ;
  input [3:0]\write_buffer.wr_buf_out_data_reg[56] ;
  input [3:0]\write_buffer.wr_buf_out_data_reg[63] ;
  input [3:0]\write_buffer.wr_buf_out_data_reg[60] ;
  input [3:0]\write_buffer.wr_buf_out_data_reg[58] ;
  input [3:0]\write_buffer.wr_buf_out_data_reg[57] ;
  input [3:0]\write_buffer.wr_buf_out_data_reg[59] ;
  input [3:0]\write_buffer.wr_buf_out_data_reg[62] ;
  input C_idelay_ce7_out;
  input LD0_0;
  input CLKB0_1;
  input ififo_rst_reg0_1;
  input ofifo_rst_reg0_2;
  input mux_cmd_wren;
  input pll_locked;
  input phy_read_calib;
  input [0:0]SR;
  input [10:0]PHYCTLWD;
  input RST0;
  input rstdiv0_sync_r1_reg_rep;
  input rstdiv0_sync_r1_reg_rep__0;
  input mux_wrdata_en;
  input [0:0]fifo_out_data_r;
  input rhandshake;
  input [0:0]\cnt_read_reg[1] ;
  input [0:0]po_stg2_wrcal_cnt;
  input init_complete_r1_timing_reg;
  input init_calib_complete_reg_rep__2;
  input [1:0]\cmd_pipe_plus.mc_bank_reg[5] ;
  input [0:0]mc_ras_n;
  input init_calib_complete_reg_rep__5;
  input [1:0]\cmd_pipe_plus.mc_cas_n_reg[0] ;
  input [0:0]mc_cs_n;
  input [5:0]\cmd_pipe_plus.mc_we_n_reg[0] ;
  input [0:0]\cmd_pipe_plus.mc_we_n_reg[1] ;
  input [1:0]\cmd_pipe_plus.mc_cas_n_reg[0]_0 ;
  input [0:0]mc_cas_n;
  input [7:0]Q;
  input [0:0]tail_r;
  input rstdiv0_sync_r1_reg_rep__10;
  input \rd_mux_sel_r_reg[0] ;
  input [63:0]mux_wrdata;
  input [7:0]mux_wrdata_mask;
  input [25:0]mux_address;
  input [7:0]phy_dout;
  input [0:0]calib_sel;
  input [3:0]\cmd_pipe_plus.mc_address_reg[21] ;
  input [3:0]D3;
  input [3:0]D4;
  input [7:0]\cmd_pipe_plus.mc_address_reg[20] ;
  input [3:0]D8;
  input [8:0]\cmd_pipe_plus.mc_cas_n_reg[1] ;

  wire [0:0]ADDRC;
  wire A_idelay_ce17_out;
  wire A_pi_counter_load_en146_out;
  wire A_pi_fine_enable142_out;
  wire A_pi_fine_inc144_out;
  wire A_pi_rst_dqs_find140_out;
  wire A_po_coarse_enable128_out;
  wire A_po_fine_enable126_out;
  wire A_po_fine_inc130_out;
  wire A_rst_primitives;
  wire CLK;
  wire CLKB0;
  wire CLKB0_1;
  wire [5:0]COUNTERLOADVAL;
  wire C_idelay_ce7_out;
  wire C_pi_counter_load_en81_out;
  wire C_pi_fine_enable77_out;
  wire C_pi_fine_inc79_out;
  wire C_pi_rst_dqs_find75_out;
  wire C_po_coarse_enable63_out;
  wire C_po_fine_enable61_out;
  wire C_po_fine_inc65_out;
  wire [3:0]D0;
  wire [3:0]D1;
  wire [3:0]D2;
  wire [3:0]D3;
  wire [3:0]D4;
  wire [7:0]D5;
  wire [7:0]D6;
  wire [3:0]D7;
  wire [3:0]D8;
  wire [3:0]D9;
  wire D_po_coarse_enable90_out;
  wire D_po_coarse_inc96_out;
  wire D_po_fine_enable87_out;
  wire D_po_fine_inc93_out;
  wire [0:0]E;
  wire LD0;
  wire LD0_0;
  wire [10:0]PHYCTLWD;
  wire [7:0]Q;
  wire RST0;
  wire [0:0]S;
  wire [0:0]SR;
  wire [0:0]calib_sel;
  wire \calib_sel_reg[1] ;
  wire \calib_sel_reg[1]_0 ;
  wire [5:0]\calib_zero_inputs_reg[0] ;
  wire [3:0]\cmd_pipe_plus.mc_address_reg[18] ;
  wire [7:0]\cmd_pipe_plus.mc_address_reg[20] ;
  wire [3:0]\cmd_pipe_plus.mc_address_reg[21] ;
  wire [1:0]\cmd_pipe_plus.mc_bank_reg[5] ;
  wire [1:0]\cmd_pipe_plus.mc_cas_n_reg[0] ;
  wire [1:0]\cmd_pipe_plus.mc_cas_n_reg[0]_0 ;
  wire [8:0]\cmd_pipe_plus.mc_cas_n_reg[1] ;
  wire [1:0]\cmd_pipe_plus.mc_ras_n_reg[0] ;
  wire [5:0]\cmd_pipe_plus.mc_we_n_reg[0] ;
  wire [0:0]\cmd_pipe_plus.mc_we_n_reg[1] ;
  wire [5:0]\cnt_idel_dec_cpt_r_reg[5] ;
  wire \cnt_read_reg[0] ;
  wire [0:0]\cnt_read_reg[1] ;
  wire [12:0]ddr2_addr;
  wire [2:0]ddr2_ba;
  wire ddr2_cas_n;
  wire [0:0]ddr2_cke;
  wire [0:0]ddr2_cs_n;
  wire [1:0]ddr2_dm;
  wire [15:0]ddr2_dq;
  wire [1:0]ddr2_dqs_n;
  wire [1:0]ddr2_dqs_p;
  wire [0:0]ddr2_odt;
  wire ddr2_ras_n;
  wire ddr2_we_n;
  wire [1:0]ddr_ck_out;
  wire \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ;
  wire \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ;
  wire [0:0]fifo_out_data_r;
  wire freq_refclk;
  wire \gen_mux_rd[0].mux_rd_fall0_r_reg[0] ;
  wire \gen_mux_rd[0].mux_rd_fall1_r_reg[0] ;
  wire \gen_mux_rd[0].mux_rd_rise0_r_reg[0] ;
  wire \gen_mux_rd[0].mux_rd_rise1_r_reg[0] ;
  wire \gen_mux_rd[1].mux_rd_fall0_r_reg[1] ;
  wire \gen_mux_rd[1].mux_rd_fall1_r_reg[1] ;
  wire \gen_mux_rd[1].mux_rd_rise0_r_reg[1] ;
  wire \gen_mux_rd[1].mux_rd_rise1_r_reg[1] ;
  wire \gen_mux_rd[2].mux_rd_fall0_r_reg[2] ;
  wire \gen_mux_rd[2].mux_rd_fall1_r_reg[2] ;
  wire \gen_mux_rd[2].mux_rd_rise0_r_reg[2] ;
  wire \gen_mux_rd[2].mux_rd_rise1_r_reg[2] ;
  wire \gen_mux_rd[3].mux_rd_fall0_r_reg[3] ;
  wire \gen_mux_rd[3].mux_rd_fall1_r_reg[3] ;
  wire \gen_mux_rd[3].mux_rd_rise0_r_reg[3] ;
  wire \gen_mux_rd[3].mux_rd_rise1_r_reg[3] ;
  wire \gen_mux_rd[4].mux_rd_fall0_r_reg[4] ;
  wire \gen_mux_rd[4].mux_rd_fall1_r_reg[4] ;
  wire \gen_mux_rd[4].mux_rd_rise0_r_reg[4] ;
  wire \gen_mux_rd[4].mux_rd_rise1_r_reg[4] ;
  wire \gen_mux_rd[5].mux_rd_fall0_r_reg[5] ;
  wire \gen_mux_rd[5].mux_rd_fall1_r_reg[5] ;
  wire \gen_mux_rd[5].mux_rd_rise0_r_reg[5] ;
  wire \gen_mux_rd[5].mux_rd_rise1_r_reg[5] ;
  wire \gen_mux_rd[6].mux_rd_fall0_r_reg[6] ;
  wire \gen_mux_rd[6].mux_rd_fall1_r_reg[6] ;
  wire \gen_mux_rd[6].mux_rd_rise0_r_reg[6] ;
  wire \gen_mux_rd[6].mux_rd_rise1_r_reg[6] ;
  wire \gen_mux_rd[7].mux_rd_fall0_r_reg[7] ;
  wire \gen_mux_rd[7].mux_rd_fall1_r_reg[7] ;
  wire \gen_mux_rd[7].mux_rd_rise0_r_reg[7] ;
  wire \gen_mux_rd[7].mux_rd_rise1_r_reg[7] ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0] ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0] ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg[0] ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0] ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1] ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1] ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1] ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1] ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg[2] ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg[2] ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg[2] ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg[2] ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3] ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3] ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg[4] ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg[4] ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg[4] ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg[4] ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5] ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5] ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg[5] ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg[6] ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6] ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg[6] ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg[6] ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7] ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7] ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg[7] ;
  wire idelay_inc;
  wire idelay_ld_rst;
  wire if_empty_v;
  wire ififo_rst_reg0;
  wire ififo_rst_reg0_1;
  wire [63:0]in;
  wire init_calib_complete_reg_rep__2;
  wire init_calib_complete_reg_rep__5;
  wire init_complete_r1_timing_reg;
  wire [0:0]mc_cas_n;
  wire [0:0]mc_cs_n;
  wire [0:0]mc_ras_n;
  wire [28:1]mem_dq_in;
  wire [33:1]mem_dq_ts;
  wire [2:0]mem_dqs_in;
  wire [2:0]mem_dqs_out;
  wire [2:0]mem_dqs_ts;
  wire [41:0]mem_out;
  wire mem_refclk;
  wire [25:0]mux_address;
  wire mux_cmd_wren;
  wire [63:0]mux_wrdata;
  wire mux_wrdata_en;
  wire [7:0]mux_wrdata_mask;
  wire \my_empty_reg[1] ;
  wire \my_empty_reg[1]_0 ;
  wire \my_empty_reg[1]_1 ;
  wire \my_empty_reg[1]_2 ;
  wire [33:0]\my_empty_reg[7] ;
  wire [31:0]\my_empty_reg[7]_0 ;
  wire [31:0]\my_empty_reg[7]_1 ;
  wire ofifo_rst_reg0;
  wire ofifo_rst_reg0_2;
  wire out_addr_0;
  wire out_addr_1;
  wire out_addr_10;
  wire out_addr_11;
  wire out_addr_12;
  wire out_addr_2;
  wire out_addr_3;
  wire out_addr_4;
  wire out_addr_5;
  wire out_addr_6;
  wire out_addr_7;
  wire out_addr_8;
  wire out_addr_9;
  wire out_ba_0;
  wire out_ba_1;
  wire out_ba_2;
  wire out_cas_n;
  wire out_cke;
  wire out_cs_n;
  wire out_dm_0;
  wire out_dm_1;
  wire out_dq_0;
  wire out_dq_1;
  wire out_dq_10;
  wire out_dq_11;
  wire out_dq_12;
  wire out_dq_13;
  wire out_dq_14;
  wire out_dq_15;
  wire out_dq_2;
  wire out_dq_3;
  wire out_dq_4;
  wire out_dq_5;
  wire out_dq_6;
  wire out_dq_7;
  wire out_dq_8;
  wire out_dq_9;
  wire out_odt;
  wire out_ras_n;
  wire out_we_n;
  wire [7:0]phy_dout;
  wire phy_mc_cmd_full;
  wire phy_mc_ctl_full;
  wire phy_mc_data_full;
  wire phy_mc_go;
  wire phy_rddata_en;
  wire phy_read_calib;
  wire [1:0]pi_dqs_found_lanes;
  wire pi_phase_locked_all_r1_reg;
  wire pll_locked;
  wire [0:0]po_stg2_wrcal_cnt;
  wire \rd_mux_sel_r_reg[0] ;
  wire ref_dll_lock;
  wire rhandshake;
  wire rstdiv0_sync_r1_reg_rep;
  wire rstdiv0_sync_r1_reg_rep__0;
  wire rstdiv0_sync_r1_reg_rep__10;
  wire sel;
  wire store_sr_req_r_reg;
  wire sync_pulse;
  wire [0:0]tail_r;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[48] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[49] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[50] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[51] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[52] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[53] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[54] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[55] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[56] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[57] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[58] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[59] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[60] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[61] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[62] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[63] ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \cke_odt_thru_outfifo.gen_cke_obuf[0].u_cs_n_obuf 
       (.I(out_cke),
        .O(ddr2_cke));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \cke_odt_thru_outfifo.gen_odt_obuf.gen_odt_obuf[0].u_cs_n_obuf 
       (.I(out_odt),
        .O(ddr2_odt));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_addr_obuf[0].u_addr_obuf 
       (.I(out_addr_0),
        .O(ddr2_addr[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_addr_obuf[10].u_addr_obuf 
       (.I(out_addr_10),
        .O(ddr2_addr[10]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_addr_obuf[11].u_addr_obuf 
       (.I(out_addr_11),
        .O(ddr2_addr[11]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_addr_obuf[12].u_addr_obuf 
       (.I(out_addr_12),
        .O(ddr2_addr[12]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_addr_obuf[1].u_addr_obuf 
       (.I(out_addr_1),
        .O(ddr2_addr[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_addr_obuf[2].u_addr_obuf 
       (.I(out_addr_2),
        .O(ddr2_addr[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_addr_obuf[3].u_addr_obuf 
       (.I(out_addr_3),
        .O(ddr2_addr[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_addr_obuf[4].u_addr_obuf 
       (.I(out_addr_4),
        .O(ddr2_addr[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_addr_obuf[5].u_addr_obuf 
       (.I(out_addr_5),
        .O(ddr2_addr[5]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_addr_obuf[6].u_addr_obuf 
       (.I(out_addr_6),
        .O(ddr2_addr[6]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_addr_obuf[7].u_addr_obuf 
       (.I(out_addr_7),
        .O(ddr2_addr[7]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_addr_obuf[8].u_addr_obuf 
       (.I(out_addr_8),
        .O(ddr2_addr[8]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_addr_obuf[9].u_addr_obuf 
       (.I(out_addr_9),
        .O(ddr2_addr[9]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_bank_obuf[0].u_bank_obuf 
       (.I(out_ba_0),
        .O(ddr2_ba[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_bank_obuf[1].u_bank_obuf 
       (.I(out_ba_1),
        .O(ddr2_ba[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_bank_obuf[2].u_bank_obuf 
       (.I(out_ba_2),
        .O(ddr2_ba[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_cs_n_obuf.gen_cs_obuf[0].u_cs_n_obuf 
       (.I(out_cs_n),
        .O(ddr2_cs_n));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUFT #(
    .IOSTANDARD("DEFAULT")) 
    \gen_dm_obuf.loop_dm[0].u_dm_obuf 
       (.I(out_dm_0),
        .O(ddr2_dm[0]),
        .T(mem_dq_ts[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUFT #(
    .IOSTANDARD("DEFAULT")) 
    \gen_dm_obuf.loop_dm[1].u_dm_obuf 
       (.I(out_dm_1),
        .O(ddr2_dm[1]),
        .T(mem_dq_ts[33]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_dq_iobuf_default.gen_dq_iobuf[0].u_iobuf_dq 
       (.I(out_dq_0),
        .IO(ddr2_dq[0]),
        .O(mem_dq_in[3]),
        .T(mem_dq_ts[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_dq_iobuf_default.gen_dq_iobuf[10].u_iobuf_dq 
       (.I(out_dq_10),
        .IO(ddr2_dq[10]),
        .O(mem_dq_in[25]),
        .T(mem_dq_ts[29]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_dq_iobuf_default.gen_dq_iobuf[11].u_iobuf_dq 
       (.I(out_dq_11),
        .IO(ddr2_dq[11]),
        .O(mem_dq_in[27]),
        .T(mem_dq_ts[31]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_dq_iobuf_default.gen_dq_iobuf[12].u_iobuf_dq 
       (.I(out_dq_12),
        .IO(ddr2_dq[12]),
        .O(mem_dq_in[24]),
        .T(mem_dq_ts[28]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_dq_iobuf_default.gen_dq_iobuf[13].u_iobuf_dq 
       (.I(out_dq_13),
        .IO(ddr2_dq[13]),
        .O(mem_dq_in[20]),
        .T(mem_dq_ts[24]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_dq_iobuf_default.gen_dq_iobuf[14].u_iobuf_dq 
       (.I(out_dq_14),
        .IO(ddr2_dq[14]),
        .O(mem_dq_in[28]),
        .T(mem_dq_ts[32]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_dq_iobuf_default.gen_dq_iobuf[15].u_iobuf_dq 
       (.I(out_dq_15),
        .IO(ddr2_dq[15]),
        .O(mem_dq_in[22]),
        .T(mem_dq_ts[26]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_dq_iobuf_default.gen_dq_iobuf[1].u_iobuf_dq 
       (.I(out_dq_1),
        .IO(ddr2_dq[1]),
        .O(mem_dq_in[6]),
        .T(mem_dq_ts[6]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_dq_iobuf_default.gen_dq_iobuf[2].u_iobuf_dq 
       (.I(out_dq_2),
        .IO(ddr2_dq[2]),
        .O(mem_dq_in[1]),
        .T(mem_dq_ts[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_dq_iobuf_default.gen_dq_iobuf[3].u_iobuf_dq 
       (.I(out_dq_3),
        .IO(ddr2_dq[3]),
        .O(mem_dq_in[5]),
        .T(mem_dq_ts[5]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_dq_iobuf_default.gen_dq_iobuf[4].u_iobuf_dq 
       (.I(out_dq_4),
        .IO(ddr2_dq[4]),
        .O(mem_dq_in[7]),
        .T(mem_dq_ts[7]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_dq_iobuf_default.gen_dq_iobuf[5].u_iobuf_dq 
       (.I(out_dq_5),
        .IO(ddr2_dq[5]),
        .O(mem_dq_in[9]),
        .T(mem_dq_ts[9]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_dq_iobuf_default.gen_dq_iobuf[6].u_iobuf_dq 
       (.I(out_dq_6),
        .IO(ddr2_dq[6]),
        .O(mem_dq_in[4]),
        .T(mem_dq_ts[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_dq_iobuf_default.gen_dq_iobuf[7].u_iobuf_dq 
       (.I(out_dq_7),
        .IO(ddr2_dq[7]),
        .O(mem_dq_in[8]),
        .T(mem_dq_ts[8]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_dq_iobuf_default.gen_dq_iobuf[8].u_iobuf_dq 
       (.I(out_dq_8),
        .IO(ddr2_dq[8]),
        .O(mem_dq_in[21]),
        .T(mem_dq_ts[25]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_dq_iobuf_default.gen_dq_iobuf[9].u_iobuf_dq 
       (.I(out_dq_9),
        .IO(ddr2_dq[9]),
        .O(mem_dq_in[26]),
        .T(mem_dq_ts[30]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUFDS_INTERMDISABLE #(
    .DQS_BIAS("TRUE"),
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
    \gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs 
       (.I(mem_dqs_out[0]),
        .IBUFDISABLE(1'b0),
        .INTERMDISABLE(1'b0),
        .IO(ddr2_dqs_p[0]),
        .IOB(ddr2_dqs_n[0]),
        .O(mem_dqs_in[0]),
        .T(mem_dqs_ts[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUFDS_INTERMDISABLE #(
    .DQS_BIAS("TRUE"),
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
    \gen_dqs_iobuf_HR.gen_dqs_iobuf[1].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs 
       (.I(mem_dqs_out[2]),
        .IBUFDISABLE(1'b0),
        .INTERMDISABLE(1'b0),
        .IO(ddr2_dqs_p[1]),
        .IOB(ddr2_dqs_n[1]),
        .O(mem_dqs_in[2]),
        .T(mem_dqs_ts[2]));
  ddr_axi_mig_7series_v2_4_ddr_of_pre_fifo \genblk24.phy_ctl_pre_fifo_0 
       (.CLK(CLK),
        .rstdiv0_sync_r1_reg_rep(rstdiv0_sync_r1_reg_rep));
  ddr_axi_mig_7series_v2_4_ddr_of_pre_fifo__parameterized0 \genblk24.phy_ctl_pre_fifo_1 
       (.CLK(CLK),
        .rstdiv0_sync_r1_reg_rep(rstdiv0_sync_r1_reg_rep));
  ddr_axi_mig_7series_v2_4_ddr_of_pre_fifo__parameterized1 \genblk24.phy_ctl_pre_fifo_2 
       (.CLK(CLK),
        .rstdiv0_sync_r1_reg_rep(rstdiv0_sync_r1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    u_cas_n_obuf
       (.I(out_cas_n),
        .O(ddr2_cas_n));
  ddr_axi_mig_7series_v2_4_ddr_mc_phy u_ddr_mc_phy
       (.ADDRC(ADDRC),
        .A_idelay_ce17_out(A_idelay_ce17_out),
        .A_pi_counter_load_en146_out(A_pi_counter_load_en146_out),
        .A_pi_fine_enable142_out(A_pi_fine_enable142_out),
        .A_pi_fine_inc144_out(A_pi_fine_inc144_out),
        .A_pi_rst_dqs_find140_out(A_pi_rst_dqs_find140_out),
        .A_po_coarse_enable128_out(A_po_coarse_enable128_out),
        .A_po_fine_enable126_out(A_po_fine_enable126_out),
        .A_po_fine_inc130_out(A_po_fine_inc130_out),
        .CLK(CLK),
        .CLKB0(CLKB0),
        .CLKB0_1(CLKB0_1),
        .COUNTERLOADVAL(COUNTERLOADVAL),
        .C_idelay_ce7_out(C_idelay_ce7_out),
        .C_pi_counter_load_en81_out(C_pi_counter_load_en81_out),
        .C_pi_fine_enable77_out(C_pi_fine_enable77_out),
        .C_pi_fine_inc79_out(C_pi_fine_inc79_out),
        .C_pi_rst_dqs_find75_out(C_pi_rst_dqs_find75_out),
        .C_po_coarse_enable63_out(C_po_coarse_enable63_out),
        .C_po_fine_enable61_out(C_po_fine_enable61_out),
        .C_po_fine_inc65_out(C_po_fine_inc65_out),
        .D0(D0),
        .D1(D1),
        .D2(D2),
        .D3(D3),
        .D4(D4),
        .D5(D5),
        .D6(D6),
        .D7(D7),
        .D8(D8),
        .D9(D9),
        .D_po_coarse_enable90_out(D_po_coarse_enable90_out),
        .D_po_coarse_inc96_out(D_po_coarse_inc96_out),
        .D_po_fine_enable87_out(D_po_fine_enable87_out),
        .D_po_fine_inc93_out(D_po_fine_inc93_out),
        .E(E),
        .LD0(LD0),
        .LD0_0(LD0_0),
        .PHYCTLWD(PHYCTLWD),
        .Q(Q),
        .RST0(RST0),
        .S(S),
        .SR(SR),
        .calib_sel(calib_sel),
        .\calib_sel_reg[1] (\calib_sel_reg[1] ),
        .\calib_sel_reg[1]_0 (\calib_sel_reg[1]_0 ),
        .\calib_zero_inputs_reg[0] (\calib_zero_inputs_reg[0] ),
        .\cmd_pipe_plus.mc_address_reg[18] (\cmd_pipe_plus.mc_address_reg[18] ),
        .\cmd_pipe_plus.mc_address_reg[20] (\cmd_pipe_plus.mc_address_reg[20] ),
        .\cmd_pipe_plus.mc_address_reg[21] (\cmd_pipe_plus.mc_address_reg[21] ),
        .\cmd_pipe_plus.mc_bank_reg[5] (\cmd_pipe_plus.mc_bank_reg[5] ),
        .\cmd_pipe_plus.mc_cas_n_reg[0] (\cmd_pipe_plus.mc_cas_n_reg[0] ),
        .\cmd_pipe_plus.mc_cas_n_reg[0]_0 (\cmd_pipe_plus.mc_cas_n_reg[0]_0 ),
        .\cmd_pipe_plus.mc_cas_n_reg[1] (\cmd_pipe_plus.mc_cas_n_reg[1] ),
        .\cmd_pipe_plus.mc_ras_n_reg[0] (\cmd_pipe_plus.mc_ras_n_reg[0] ),
        .\cmd_pipe_plus.mc_we_n_reg[0] (\cmd_pipe_plus.mc_we_n_reg[0] ),
        .\cmd_pipe_plus.mc_we_n_reg[1] (\cmd_pipe_plus.mc_we_n_reg[1] ),
        .\cnt_idel_dec_cpt_r_reg[5] (\cnt_idel_dec_cpt_r_reg[5] ),
        .\cnt_read_reg[0] (\cnt_read_reg[0] ),
        .\cnt_read_reg[1] (\cnt_read_reg[1] ),
        .ddr2_we_n({out_we_n,out_addr_7,out_cas_n,out_cke,out_cs_n,out_addr_4,out_odt,out_addr_6,out_addr_11,out_addr_8}),
        .ddr_ck_out(ddr_ck_out),
        .\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] (\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ),
        .\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 (\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ),
        .fifo_out_data_r(fifo_out_data_r),
        .freq_refclk(freq_refclk),
        .\gen_mux_rd[0].mux_rd_fall0_r_reg[0] (\gen_mux_rd[0].mux_rd_fall0_r_reg[0] ),
        .\gen_mux_rd[0].mux_rd_fall1_r_reg[0] (\gen_mux_rd[0].mux_rd_fall1_r_reg[0] ),
        .\gen_mux_rd[0].mux_rd_rise0_r_reg[0] (\gen_mux_rd[0].mux_rd_rise0_r_reg[0] ),
        .\gen_mux_rd[0].mux_rd_rise1_r_reg[0] (\gen_mux_rd[0].mux_rd_rise1_r_reg[0] ),
        .\gen_mux_rd[1].mux_rd_fall0_r_reg[1] (\gen_mux_rd[1].mux_rd_fall0_r_reg[1] ),
        .\gen_mux_rd[1].mux_rd_fall1_r_reg[1] (\gen_mux_rd[1].mux_rd_fall1_r_reg[1] ),
        .\gen_mux_rd[1].mux_rd_rise0_r_reg[1] (\gen_mux_rd[1].mux_rd_rise0_r_reg[1] ),
        .\gen_mux_rd[1].mux_rd_rise1_r_reg[1] (\gen_mux_rd[1].mux_rd_rise1_r_reg[1] ),
        .\gen_mux_rd[2].mux_rd_fall0_r_reg[2] (\gen_mux_rd[2].mux_rd_fall0_r_reg[2] ),
        .\gen_mux_rd[2].mux_rd_fall1_r_reg[2] (\gen_mux_rd[2].mux_rd_fall1_r_reg[2] ),
        .\gen_mux_rd[2].mux_rd_rise0_r_reg[2] (\gen_mux_rd[2].mux_rd_rise0_r_reg[2] ),
        .\gen_mux_rd[2].mux_rd_rise1_r_reg[2] (\gen_mux_rd[2].mux_rd_rise1_r_reg[2] ),
        .\gen_mux_rd[3].mux_rd_fall0_r_reg[3] (\gen_mux_rd[3].mux_rd_fall0_r_reg[3] ),
        .\gen_mux_rd[3].mux_rd_fall1_r_reg[3] (\gen_mux_rd[3].mux_rd_fall1_r_reg[3] ),
        .\gen_mux_rd[3].mux_rd_rise0_r_reg[3] (\gen_mux_rd[3].mux_rd_rise0_r_reg[3] ),
        .\gen_mux_rd[3].mux_rd_rise1_r_reg[3] (\gen_mux_rd[3].mux_rd_rise1_r_reg[3] ),
        .\gen_mux_rd[4].mux_rd_fall0_r_reg[4] (\gen_mux_rd[4].mux_rd_fall0_r_reg[4] ),
        .\gen_mux_rd[4].mux_rd_fall1_r_reg[4] (\gen_mux_rd[4].mux_rd_fall1_r_reg[4] ),
        .\gen_mux_rd[4].mux_rd_rise0_r_reg[4] (\gen_mux_rd[4].mux_rd_rise0_r_reg[4] ),
        .\gen_mux_rd[4].mux_rd_rise1_r_reg[4] (\gen_mux_rd[4].mux_rd_rise1_r_reg[4] ),
        .\gen_mux_rd[5].mux_rd_fall0_r_reg[5] (\gen_mux_rd[5].mux_rd_fall0_r_reg[5] ),
        .\gen_mux_rd[5].mux_rd_fall1_r_reg[5] (\gen_mux_rd[5].mux_rd_fall1_r_reg[5] ),
        .\gen_mux_rd[5].mux_rd_rise0_r_reg[5] (\gen_mux_rd[5].mux_rd_rise0_r_reg[5] ),
        .\gen_mux_rd[5].mux_rd_rise1_r_reg[5] (\gen_mux_rd[5].mux_rd_rise1_r_reg[5] ),
        .\gen_mux_rd[6].mux_rd_fall0_r_reg[6] (\gen_mux_rd[6].mux_rd_fall0_r_reg[6] ),
        .\gen_mux_rd[6].mux_rd_fall1_r_reg[6] (\gen_mux_rd[6].mux_rd_fall1_r_reg[6] ),
        .\gen_mux_rd[6].mux_rd_rise0_r_reg[6] (\gen_mux_rd[6].mux_rd_rise0_r_reg[6] ),
        .\gen_mux_rd[6].mux_rd_rise1_r_reg[6] (\gen_mux_rd[6].mux_rd_rise1_r_reg[6] ),
        .\gen_mux_rd[7].mux_rd_fall0_r_reg[7] (\gen_mux_rd[7].mux_rd_fall0_r_reg[7] ),
        .\gen_mux_rd[7].mux_rd_fall1_r_reg[7] (\gen_mux_rd[7].mux_rd_fall1_r_reg[7] ),
        .\gen_mux_rd[7].mux_rd_rise0_r_reg[7] (\gen_mux_rd[7].mux_rd_rise0_r_reg[7] ),
        .\gen_mux_rd[7].mux_rd_rise1_r_reg[7] (\gen_mux_rd[7].mux_rd_rise1_r_reg[7] ),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0] (\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0] ),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0] (\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0] ),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg[0] (\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg[0] ),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0] (\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0] ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1] (\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1] ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1] (\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1] ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1] (\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1] ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1] (\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1] ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg[2] (\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg[2] ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg[2] (\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg[2] ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg[2] (\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg[2] ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg[2] (\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg[2] ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3] (\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3] ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3] (\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3] ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] (\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] (\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg[4] (\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg[4] ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg[4] (\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg[4] ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg[4] (\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg[4] ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg[4] (\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg[4] ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5] (\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5] ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] (\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5] (\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5] ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg[5] (\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg[5] ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg[6] (\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg[6] ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6] (\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6] ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg[6] (\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg[6] ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg[6] (\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg[6] ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7] (\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7] ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] (\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7] (\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7] ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg[7] (\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg[7] ),
        .idelay_inc(idelay_inc),
        .idelay_ld_rst(idelay_ld_rst),
        .if_empty_v(if_empty_v),
        .ififo_rst_reg0(ififo_rst_reg0),
        .ififo_rst_reg0_1(ififo_rst_reg0_1),
        .in(in),
        .init_calib_complete_reg_rep__2(init_calib_complete_reg_rep__2),
        .init_calib_complete_reg_rep__5(init_calib_complete_reg_rep__5),
        .init_complete_r1_timing_reg(init_complete_r1_timing_reg),
        .mc_cas_n(mc_cas_n),
        .mc_cs_n(mc_cs_n),
        .mc_ras_n(mc_ras_n),
        .mem_dq_in({mem_dq_in[28:24],mem_dq_in[22:20],mem_dq_in[9:3],mem_dq_in[1]}),
        .mem_dq_out({out_ba_0,out_addr_10,out_addr_9,out_addr_5,out_addr_1,out_ba_1,out_addr_0,out_ras_n,out_ba_2,out_addr_3,out_addr_2,out_addr_12}),
        .mem_dq_ts({mem_dq_ts[33:28],mem_dq_ts[26:24],mem_dq_ts[9:1]}),
        .mem_dqs_in({mem_dqs_in[2],mem_dqs_in[0]}),
        .mem_dqs_out({mem_dqs_out[2],mem_dqs_out[0]}),
        .mem_dqs_ts({mem_dqs_ts[2],mem_dqs_ts[0]}),
        .mem_out(mem_out),
        .mem_refclk(mem_refclk),
        .mux_address(mux_address),
        .mux_cmd_wren(mux_cmd_wren),
        .mux_wrdata(mux_wrdata),
        .mux_wrdata_en(mux_wrdata_en),
        .mux_wrdata_mask(mux_wrdata_mask),
        .\my_empty_reg[1] (\my_empty_reg[1] ),
        .\my_empty_reg[1]_0 (\my_empty_reg[1]_0 ),
        .\my_empty_reg[1]_1 (\my_empty_reg[1]_1 ),
        .\my_empty_reg[1]_2 (\my_empty_reg[1]_2 ),
        .\my_empty_reg[7] (\my_empty_reg[7]_0 ),
        .\my_empty_reg[7]_0 (\my_empty_reg[7]_1 ),
        .\my_empty_reg[7]_1 (\my_empty_reg[7] ),
        .ofifo_rst_reg(A_rst_primitives),
        .ofifo_rst_reg0(ofifo_rst_reg0),
        .ofifo_rst_reg0_2(ofifo_rst_reg0_2),
        .out_dm_0(out_dm_0),
        .out_dm_1(out_dm_1),
        .out_dq_0(out_dq_0),
        .out_dq_1(out_dq_1),
        .out_dq_10(out_dq_10),
        .out_dq_11(out_dq_11),
        .out_dq_12(out_dq_12),
        .out_dq_13(out_dq_13),
        .out_dq_14(out_dq_14),
        .out_dq_15(out_dq_15),
        .out_dq_2(out_dq_2),
        .out_dq_3(out_dq_3),
        .out_dq_4(out_dq_4),
        .out_dq_5(out_dq_5),
        .out_dq_6(out_dq_6),
        .out_dq_7(out_dq_7),
        .out_dq_8(out_dq_8),
        .out_dq_9(out_dq_9),
        .phy_dout(phy_dout),
        .phy_mc_cmd_full(phy_mc_cmd_full),
        .phy_mc_ctl_full(phy_mc_ctl_full),
        .phy_mc_data_full(phy_mc_data_full),
        .phy_mc_go(phy_mc_go),
        .phy_rddata_en(phy_rddata_en),
        .phy_read_calib(phy_read_calib),
        .pi_dqs_found_lanes(pi_dqs_found_lanes),
        .pi_phase_locked_all_r1_reg(pi_phase_locked_all_r1_reg),
        .pll_locked(pll_locked),
        .po_stg2_wrcal_cnt(po_stg2_wrcal_cnt),
        .\rd_mux_sel_r_reg[0] (\rd_mux_sel_r_reg[0] ),
        .ref_dll_lock(ref_dll_lock),
        .rhandshake(rhandshake),
        .rstdiv0_sync_r1_reg_rep(rstdiv0_sync_r1_reg_rep),
        .rstdiv0_sync_r1_reg_rep__0(rstdiv0_sync_r1_reg_rep__0),
        .rstdiv0_sync_r1_reg_rep__10(rstdiv0_sync_r1_reg_rep__10),
        .sel(sel),
        .store_sr_req_r_reg(store_sr_req_r_reg),
        .sync_pulse(sync_pulse),
        .tail_r(tail_r),
        .\write_buffer.wr_buf_out_data_reg[48] (\write_buffer.wr_buf_out_data_reg[48] ),
        .\write_buffer.wr_buf_out_data_reg[49] (\write_buffer.wr_buf_out_data_reg[49] ),
        .\write_buffer.wr_buf_out_data_reg[50] (\write_buffer.wr_buf_out_data_reg[50] ),
        .\write_buffer.wr_buf_out_data_reg[51] (\write_buffer.wr_buf_out_data_reg[51] ),
        .\write_buffer.wr_buf_out_data_reg[52] (\write_buffer.wr_buf_out_data_reg[52] ),
        .\write_buffer.wr_buf_out_data_reg[53] (\write_buffer.wr_buf_out_data_reg[53] ),
        .\write_buffer.wr_buf_out_data_reg[54] (\write_buffer.wr_buf_out_data_reg[54] ),
        .\write_buffer.wr_buf_out_data_reg[55] (\write_buffer.wr_buf_out_data_reg[55] ),
        .\write_buffer.wr_buf_out_data_reg[56] (\write_buffer.wr_buf_out_data_reg[56] ),
        .\write_buffer.wr_buf_out_data_reg[57] (\write_buffer.wr_buf_out_data_reg[57] ),
        .\write_buffer.wr_buf_out_data_reg[58] (\write_buffer.wr_buf_out_data_reg[58] ),
        .\write_buffer.wr_buf_out_data_reg[59] (\write_buffer.wr_buf_out_data_reg[59] ),
        .\write_buffer.wr_buf_out_data_reg[60] (\write_buffer.wr_buf_out_data_reg[60] ),
        .\write_buffer.wr_buf_out_data_reg[61] (\write_buffer.wr_buf_out_data_reg[61] ),
        .\write_buffer.wr_buf_out_data_reg[62] (\write_buffer.wr_buf_out_data_reg[62] ),
        .\write_buffer.wr_buf_out_data_reg[63] (\write_buffer.wr_buf_out_data_reg[63] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    u_ras_n_obuf
       (.I(out_ras_n),
        .O(ddr2_ras_n));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    u_we_n_obuf
       (.I(out_we_n),
        .O(ddr2_we_n));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_of_pre_fifo" *) 
module ddr_axi_mig_7series_v2_4_ddr_of_pre_fifo
   (rstdiv0_sync_r1_reg_rep,
    CLK);
  input rstdiv0_sync_r1_reg_rep;
  input CLK;

  wire CLK;
  (* MAX_FANOUT = "50" *) (* RTL_KEEP = "true" *) (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) wire [2:0]rd_ptr_timing;
  wire rstdiv0_sync_r1_reg_rep;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) wire wr_en;
  (* MAX_FANOUT = "50" *) (* RTL_KEEP = "true" *) (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) wire [2:0]wr_ptr_timing;

  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(wr_en));
  (* KEEP = "yes" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(1'b0),
        .D(1'b1),
        .Q(rd_ptr_timing[0]),
        .R(rstdiv0_sync_r1_reg_rep));
  (* KEEP = "yes" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(1'b0),
        .D(1'b0),
        .Q(rd_ptr_timing[1]),
        .R(rstdiv0_sync_r1_reg_rep));
  (* KEEP = "yes" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_timing_reg[2] 
       (.C(CLK),
        .CE(1'b0),
        .D(1'b0),
        .Q(rd_ptr_timing[2]),
        .R(rstdiv0_sync_r1_reg_rep));
  (* KEEP = "yes" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(1'b0),
        .D(1'b1),
        .Q(wr_ptr_timing[0]),
        .R(rstdiv0_sync_r1_reg_rep));
  (* KEEP = "yes" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(1'b0),
        .D(1'b0),
        .Q(wr_ptr_timing[1]),
        .R(rstdiv0_sync_r1_reg_rep));
  (* KEEP = "yes" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_timing_reg[2] 
       (.C(CLK),
        .CE(1'b0),
        .D(1'b0),
        .Q(wr_ptr_timing[2]),
        .R(rstdiv0_sync_r1_reg_rep));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_of_pre_fifo" *) 
module ddr_axi_mig_7series_v2_4_ddr_of_pre_fifo__parameterized0
   (rstdiv0_sync_r1_reg_rep,
    CLK);
  input rstdiv0_sync_r1_reg_rep;
  input CLK;

  wire CLK;
  (* MAX_FANOUT = "50" *) (* RTL_KEEP = "true" *) (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) wire [2:0]rd_ptr_timing;
  wire rstdiv0_sync_r1_reg_rep;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) wire wr_en;
  (* MAX_FANOUT = "50" *) (* RTL_KEEP = "true" *) (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) wire [2:0]wr_ptr_timing;

  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(wr_en));
  (* KEEP = "yes" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(1'b0),
        .D(1'b1),
        .Q(rd_ptr_timing[0]),
        .R(rstdiv0_sync_r1_reg_rep));
  (* KEEP = "yes" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(1'b0),
        .D(1'b0),
        .Q(rd_ptr_timing[1]),
        .R(rstdiv0_sync_r1_reg_rep));
  (* KEEP = "yes" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_timing_reg[2] 
       (.C(CLK),
        .CE(1'b0),
        .D(1'b0),
        .Q(rd_ptr_timing[2]),
        .R(rstdiv0_sync_r1_reg_rep));
  (* KEEP = "yes" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(1'b0),
        .D(1'b1),
        .Q(wr_ptr_timing[0]),
        .R(rstdiv0_sync_r1_reg_rep));
  (* KEEP = "yes" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(1'b0),
        .D(1'b0),
        .Q(wr_ptr_timing[1]),
        .R(rstdiv0_sync_r1_reg_rep));
  (* KEEP = "yes" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_timing_reg[2] 
       (.C(CLK),
        .CE(1'b0),
        .D(1'b0),
        .Q(wr_ptr_timing[2]),
        .R(rstdiv0_sync_r1_reg_rep));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_of_pre_fifo" *) 
module ddr_axi_mig_7series_v2_4_ddr_of_pre_fifo__parameterized1
   (rstdiv0_sync_r1_reg_rep,
    CLK);
  input rstdiv0_sync_r1_reg_rep;
  input CLK;

  wire CLK;
  (* MAX_FANOUT = "50" *) (* RTL_KEEP = "true" *) (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) wire [2:0]rd_ptr_timing;
  wire rstdiv0_sync_r1_reg_rep;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) wire wr_en;
  (* MAX_FANOUT = "50" *) (* RTL_KEEP = "true" *) (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) wire [2:0]wr_ptr_timing;

  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(wr_en));
  (* KEEP = "yes" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(1'b0),
        .D(1'b1),
        .Q(rd_ptr_timing[0]),
        .R(rstdiv0_sync_r1_reg_rep));
  (* KEEP = "yes" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(1'b0),
        .D(1'b0),
        .Q(rd_ptr_timing[1]),
        .R(rstdiv0_sync_r1_reg_rep));
  (* KEEP = "yes" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_timing_reg[2] 
       (.C(CLK),
        .CE(1'b0),
        .D(1'b0),
        .Q(rd_ptr_timing[2]),
        .R(rstdiv0_sync_r1_reg_rep));
  (* KEEP = "yes" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(1'b0),
        .D(1'b1),
        .Q(wr_ptr_timing[0]),
        .R(rstdiv0_sync_r1_reg_rep));
  (* KEEP = "yes" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(1'b0),
        .D(1'b0),
        .Q(wr_ptr_timing[1]),
        .R(rstdiv0_sync_r1_reg_rep));
  (* KEEP = "yes" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_timing_reg[2] 
       (.C(CLK),
        .CE(1'b0),
        .D(1'b0),
        .Q(wr_ptr_timing[2]),
        .R(rstdiv0_sync_r1_reg_rep));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_of_pre_fifo" *) 
module ddr_axi_mig_7series_v2_4_ddr_of_pre_fifo__parameterized2
   (D2,
    \my_empty_reg[1]_0 ,
    phy_mc_data_full,
    of_wren_pre,
    D9,
    D8,
    D7,
    D6,
    D5,
    D4,
    D3,
    D1,
    D0,
    \my_empty_reg[7]_0 ,
    ofifo_rst,
    CLK,
    mux_wrdata_en,
    A_of_full,
    init_calib_complete_reg_rep__5,
    Q,
    \entry_cnt_reg[4]_0 ,
    phy_dout);
  output [7:0]D2;
  output \my_empty_reg[1]_0 ;
  output phy_mc_data_full;
  output of_wren_pre;
  output [3:0]D9;
  output [3:0]D8;
  output [3:0]D7;
  output [3:0]D6;
  output [3:0]D5;
  output [3:0]D4;
  output [3:0]D3;
  output [3:0]D1;
  output [5:0]D0;
  output [31:0]\my_empty_reg[7]_0 ;
  input ofifo_rst;
  input CLK;
  input mux_wrdata_en;
  input A_of_full;
  input init_calib_complete_reg_rep__5;
  input [3:0]Q;
  input [2:0]\entry_cnt_reg[4]_0 ;
  input [35:0]phy_dout;

  wire A_of_full;
  wire CLK;
  wire [5:0]D0;
  wire [3:0]D1;
  wire [7:0]D2;
  wire [3:0]D3;
  wire [3:0]D4;
  wire [3:0]D5;
  wire [3:0]D6;
  wire [3:0]D7;
  wire [3:0]D8;
  wire [3:0]D9;
  wire [3:0]Q;
  wire \entry_cnt[0]_i_1_n_0 ;
  wire \entry_cnt[1]_i_1__0_n_0 ;
  wire \entry_cnt[2]_i_1_n_0 ;
  wire \entry_cnt[3]_i_1__0_n_0 ;
  wire \entry_cnt[4]_i_1_n_0 ;
  wire \entry_cnt[4]_i_2_n_0 ;
  wire \entry_cnt[4]_i_3_n_0 ;
  wire [2:0]\entry_cnt_reg[4]_0 ;
  wire [4:2]entry_cnt_reg__0;
  wire \entry_cnt_reg_n_0_[0] ;
  wire \entry_cnt_reg_n_0_[1] ;
  wire init_calib_complete_reg_rep__5;
  wire mem_reg_0_15_0_5_n_0;
  wire mem_reg_0_15_0_5_n_1;
  wire mem_reg_0_15_0_5_n_2;
  wire mem_reg_0_15_0_5_n_3;
  wire mem_reg_0_15_0_5_n_4;
  wire mem_reg_0_15_0_5_n_5;
  wire mem_reg_0_15_12_17_n_0;
  wire mem_reg_0_15_12_17_n_1;
  wire mem_reg_0_15_12_17_n_2;
  wire mem_reg_0_15_12_17_n_3;
  wire mem_reg_0_15_12_17_n_4;
  wire mem_reg_0_15_12_17_n_5;
  wire mem_reg_0_15_18_23_n_0;
  wire mem_reg_0_15_18_23_n_1;
  wire mem_reg_0_15_18_23_n_2;
  wire mem_reg_0_15_18_23_n_3;
  wire mem_reg_0_15_18_23_n_4;
  wire mem_reg_0_15_18_23_n_5;
  wire mem_reg_0_15_24_29_n_4;
  wire mem_reg_0_15_24_29_n_5;
  wire mem_reg_0_15_30_35_n_0;
  wire mem_reg_0_15_30_35_n_1;
  wire mem_reg_0_15_36_41_n_0;
  wire mem_reg_0_15_36_41_n_1;
  wire mem_reg_0_15_36_41_n_2;
  wire mem_reg_0_15_36_41_n_3;
  wire mem_reg_0_15_42_47_n_2;
  wire mem_reg_0_15_42_47_n_3;
  wire mem_reg_0_15_42_47_n_4;
  wire mem_reg_0_15_42_47_n_5;
  wire mem_reg_0_15_48_53_n_4;
  wire mem_reg_0_15_48_53_n_5;
  wire mem_reg_0_15_54_59_n_0;
  wire mem_reg_0_15_54_59_n_1;
  wire mem_reg_0_15_60_65_n_0;
  wire mem_reg_0_15_60_65_n_1;
  wire mem_reg_0_15_60_65_n_2;
  wire mem_reg_0_15_60_65_n_3;
  wire mem_reg_0_15_66_71_n_2;
  wire mem_reg_0_15_66_71_n_3;
  wire mem_reg_0_15_66_71_n_4;
  wire mem_reg_0_15_66_71_n_5;
  wire mem_reg_0_15_6_11_n_0;
  wire mem_reg_0_15_6_11_n_1;
  wire mem_reg_0_15_72_77_n_4;
  wire mem_reg_0_15_72_77_n_5;
  wire mux_wrdata_en;
  wire \my_empty[1]_i_1__0_n_0 ;
  wire \my_empty[7]_i_1__0_n_0 ;
  wire \my_empty[7]_i_2__0_n_0 ;
  wire \my_empty[7]_i_3__0_n_0 ;
  wire \my_empty[7]_i_4__0_n_0 ;
  wire \my_empty_reg[1]_0 ;
  wire [31:0]\my_empty_reg[7]_0 ;
  wire \my_empty_reg_n_0_[7] ;
  wire \my_full[4]_i_1__0_n_0 ;
  wire \my_full[4]_i_2__0_n_0 ;
  wire \my_full[4]_i_3__0_n_0 ;
  wire \my_full[4]_i_4__0_n_0 ;
  wire \my_full_reg_n_0_[4] ;
  wire [3:0]nxt_rd_ptr;
  wire [3:0]nxt_wr_ptr;
  wire of_wren_pre;
  wire ofifo_rst;
  wire [35:0]phy_dout;
  wire phy_mc_data_full;
  wire rd_ptr0;
  wire \rd_ptr_reg_n_0_[0] ;
  wire \rd_ptr_reg_n_0_[1] ;
  wire \rd_ptr_reg_n_0_[2] ;
  wire \rd_ptr_reg_n_0_[3] ;
  wire [3:0]rd_ptr_timing;
  wire wr_en;
  wire [3:0]wr_ptr;
  wire wr_ptr0;
  wire [3:0]wr_ptr_timing;
  wire [1:0]NLW_mem_reg_0_15_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_36_41_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_42_47_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_48_53_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_54_59_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_60_65_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_66_71_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_6_11_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_72_77_DOD_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \entry_cnt[0]_i_1 
       (.I0(\entry_cnt_reg_n_0_[0] ),
        .O(\entry_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT5 #(
    .INIT(32'hAA6A5595)) 
    \entry_cnt[1]_i_1__0 
       (.I0(\entry_cnt_reg_n_0_[0] ),
        .I1(mux_wrdata_en),
        .I2(A_of_full),
        .I3(\my_full_reg_n_0_[4] ),
        .I4(\entry_cnt_reg_n_0_[1] ),
        .O(\entry_cnt[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF7FAAEA00805515)) 
    \entry_cnt[2]_i_1 
       (.I0(\entry_cnt_reg_n_0_[0] ),
        .I1(mux_wrdata_en),
        .I2(A_of_full),
        .I3(\my_full_reg_n_0_[4] ),
        .I4(\entry_cnt_reg_n_0_[1] ),
        .I5(entry_cnt_reg__0[2]),
        .O(\entry_cnt[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \entry_cnt[3]_i_1__0 
       (.I0(entry_cnt_reg__0[3]),
        .I1(\entry_cnt[4]_i_3_n_0 ),
        .I2(\entry_cnt_reg_n_0_[0] ),
        .I3(\entry_cnt_reg_n_0_[1] ),
        .I4(entry_cnt_reg__0[2]),
        .O(\entry_cnt[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h3005)) 
    \entry_cnt[4]_i_1 
       (.I0(\my_empty_reg_n_0_[7] ),
        .I1(\my_full_reg_n_0_[4] ),
        .I2(A_of_full),
        .I3(mux_wrdata_en),
        .O(\entry_cnt[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \entry_cnt[4]_i_2 
       (.I0(entry_cnt_reg__0[2]),
        .I1(\entry_cnt_reg_n_0_[1] ),
        .I2(\entry_cnt_reg_n_0_[0] ),
        .I3(\entry_cnt[4]_i_3_n_0 ),
        .I4(entry_cnt_reg__0[4]),
        .I5(entry_cnt_reg__0[3]),
        .O(\entry_cnt[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \entry_cnt[4]_i_3 
       (.I0(mux_wrdata_en),
        .I1(A_of_full),
        .I2(\my_full_reg_n_0_[4] ),
        .O(\entry_cnt[4]_i_3_n_0 ));
  FDRE \entry_cnt_reg[0] 
       (.C(CLK),
        .CE(\entry_cnt[4]_i_1_n_0 ),
        .D(\entry_cnt[0]_i_1_n_0 ),
        .Q(\entry_cnt_reg_n_0_[0] ),
        .R(ofifo_rst));
  FDRE \entry_cnt_reg[1] 
       (.C(CLK),
        .CE(\entry_cnt[4]_i_1_n_0 ),
        .D(\entry_cnt[1]_i_1__0_n_0 ),
        .Q(\entry_cnt_reg_n_0_[1] ),
        .R(ofifo_rst));
  FDRE \entry_cnt_reg[2] 
       (.C(CLK),
        .CE(\entry_cnt[4]_i_1_n_0 ),
        .D(\entry_cnt[2]_i_1_n_0 ),
        .Q(entry_cnt_reg__0[2]),
        .R(ofifo_rst));
  FDRE \entry_cnt_reg[3] 
       (.C(CLK),
        .CE(\entry_cnt[4]_i_1_n_0 ),
        .D(\entry_cnt[3]_i_1__0_n_0 ),
        .Q(entry_cnt_reg__0[3]),
        .R(ofifo_rst));
  FDRE \entry_cnt_reg[4] 
       (.C(CLK),
        .CE(\entry_cnt[4]_i_1_n_0 ),
        .D(\entry_cnt[4]_i_2_n_0 ),
        .Q(entry_cnt_reg__0[4]),
        .R(ofifo_rst));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_15_0_5
       (.ADDRA({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRB({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRC({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_15_0_5_n_0,mem_reg_0_15_0_5_n_1}),
        .DOB({mem_reg_0_15_0_5_n_2,mem_reg_0_15_0_5_n_3}),
        .DOC({mem_reg_0_15_0_5_n_4,mem_reg_0_15_0_5_n_5}),
        .DOD(NLW_mem_reg_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  LUT4 #(
    .INIT(16'h4700)) 
    mem_reg_0_15_0_5_i_1
       (.I0(\my_full_reg_n_0_[4] ),
        .I1(A_of_full),
        .I2(\my_empty_reg[1]_0 ),
        .I3(mux_wrdata_en),
        .O(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_15_12_17
       (.ADDRA({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRB({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRC({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC(phy_dout[5:4]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_15_12_17_n_0,mem_reg_0_15_12_17_n_1}),
        .DOB({mem_reg_0_15_12_17_n_2,mem_reg_0_15_12_17_n_3}),
        .DOC({mem_reg_0_15_12_17_n_4,mem_reg_0_15_12_17_n_5}),
        .DOD(NLW_mem_reg_0_15_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_15_18_23
       (.ADDRA({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRB({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRC({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRD({1'b0,wr_ptr}),
        .DIA(phy_dout[7:6]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_15_18_23_n_0,mem_reg_0_15_18_23_n_1}),
        .DOB({mem_reg_0_15_18_23_n_2,mem_reg_0_15_18_23_n_3}),
        .DOC({mem_reg_0_15_18_23_n_4,mem_reg_0_15_18_23_n_5}),
        .DOD(NLW_mem_reg_0_15_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_15_24_29
       (.ADDRA({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRB({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRC({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRD({1'b0,wr_ptr}),
        .DIA(phy_dout[9:8]),
        .DIB(phy_dout[11:10]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\my_empty_reg[7]_0 [5:4]),
        .DOB(\my_empty_reg[7]_0 [7:6]),
        .DOC({mem_reg_0_15_24_29_n_4,mem_reg_0_15_24_29_n_5}),
        .DOD(NLW_mem_reg_0_15_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_15_30_35
       (.ADDRA({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRB({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRC({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB(phy_dout[13:12]),
        .DIC(phy_dout[15:14]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_15_30_35_n_0,mem_reg_0_15_30_35_n_1}),
        .DOB(\my_empty_reg[7]_0 [9:8]),
        .DOC(\my_empty_reg[7]_0 [11:10]),
        .DOD(NLW_mem_reg_0_15_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_15_36_41
       (.ADDRA({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRB({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRC({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC(phy_dout[17:16]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_15_36_41_n_0,mem_reg_0_15_36_41_n_1}),
        .DOB({mem_reg_0_15_36_41_n_2,mem_reg_0_15_36_41_n_3}),
        .DOC(\my_empty_reg[7]_0 [13:12]),
        .DOD(NLW_mem_reg_0_15_36_41_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_15_42_47
       (.ADDRA({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRB({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRC({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRD({1'b0,wr_ptr}),
        .DIA(phy_dout[19:18]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\my_empty_reg[7]_0 [15:14]),
        .DOB({mem_reg_0_15_42_47_n_2,mem_reg_0_15_42_47_n_3}),
        .DOC({mem_reg_0_15_42_47_n_4,mem_reg_0_15_42_47_n_5}),
        .DOD(NLW_mem_reg_0_15_42_47_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_15_48_53
       (.ADDRA({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRB({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRC({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRD({1'b0,wr_ptr}),
        .DIA(phy_dout[21:20]),
        .DIB(phy_dout[23:22]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\my_empty_reg[7]_0 [17:16]),
        .DOB(\my_empty_reg[7]_0 [19:18]),
        .DOC({mem_reg_0_15_48_53_n_4,mem_reg_0_15_48_53_n_5}),
        .DOD(NLW_mem_reg_0_15_48_53_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_15_54_59
       (.ADDRA({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRB({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRC({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB(phy_dout[25:24]),
        .DIC(phy_dout[27:26]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_15_54_59_n_0,mem_reg_0_15_54_59_n_1}),
        .DOB(\my_empty_reg[7]_0 [21:20]),
        .DOC(\my_empty_reg[7]_0 [23:22]),
        .DOD(NLW_mem_reg_0_15_54_59_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_15_60_65
       (.ADDRA({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRB({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRC({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC(phy_dout[29:28]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_15_60_65_n_0,mem_reg_0_15_60_65_n_1}),
        .DOB({mem_reg_0_15_60_65_n_2,mem_reg_0_15_60_65_n_3}),
        .DOC(\my_empty_reg[7]_0 [25:24]),
        .DOD(NLW_mem_reg_0_15_60_65_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_15_66_71
       (.ADDRA({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRB({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRC({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRD({1'b0,wr_ptr}),
        .DIA(phy_dout[31:30]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\my_empty_reg[7]_0 [27:26]),
        .DOB({mem_reg_0_15_66_71_n_2,mem_reg_0_15_66_71_n_3}),
        .DOC({mem_reg_0_15_66_71_n_4,mem_reg_0_15_66_71_n_5}),
        .DOD(NLW_mem_reg_0_15_66_71_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_15_6_11
       (.ADDRA({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRB({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRC({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB(phy_dout[1:0]),
        .DIC(phy_dout[3:2]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_15_6_11_n_0,mem_reg_0_15_6_11_n_1}),
        .DOB(\my_empty_reg[7]_0 [1:0]),
        .DOC(\my_empty_reg[7]_0 [3:2]),
        .DOD(NLW_mem_reg_0_15_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_15_72_77
       (.ADDRA({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRB({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRC({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRD({1'b0,wr_ptr}),
        .DIA(phy_dout[33:32]),
        .DIB(phy_dout[35:34]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\my_empty_reg[7]_0 [29:28]),
        .DOB(\my_empty_reg[7]_0 [31:30]),
        .DOC({mem_reg_0_15_72_77_n_4,mem_reg_0_15_72_77_n_5}),
        .DOD(NLW_mem_reg_0_15_72_77_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  LUT6 #(
    .INIT(64'hFFFFFFFF8AAB8AAA)) 
    \my_empty[1]_i_1__0 
       (.I0(\my_empty_reg[1]_0 ),
        .I1(\my_full_reg_n_0_[4] ),
        .I2(A_of_full),
        .I3(mux_wrdata_en),
        .I4(\my_empty[7]_i_2__0_n_0 ),
        .I5(ofifo_rst),
        .O(\my_empty[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8AAB8AAA)) 
    \my_empty[7]_i_1__0 
       (.I0(\my_empty_reg_n_0_[7] ),
        .I1(\my_full_reg_n_0_[4] ),
        .I2(A_of_full),
        .I3(mux_wrdata_en),
        .I4(\my_empty[7]_i_2__0_n_0 ),
        .I5(ofifo_rst),
        .O(\my_empty[7]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h0300A03A)) 
    \my_empty[7]_i_2__0 
       (.I0(\my_empty[7]_i_3__0_n_0 ),
        .I1(\my_empty[7]_i_4__0_n_0 ),
        .I2(wr_ptr_timing[2]),
        .I3(\rd_ptr_reg_n_0_[2] ),
        .I4(wr_ptr_timing[3]),
        .O(\my_empty[7]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT5 #(
    .INIT(32'h82410482)) 
    \my_empty[7]_i_3__0 
       (.I0(wr_ptr_timing[0]),
        .I1(wr_ptr_timing[1]),
        .I2(\rd_ptr_reg_n_0_[1] ),
        .I3(\rd_ptr_reg_n_0_[0] ),
        .I4(\rd_ptr_reg_n_0_[3] ),
        .O(\my_empty[7]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    \my_empty[7]_i_4__0 
       (.I0(\rd_ptr_reg_n_0_[1] ),
        .I1(\rd_ptr_reg_n_0_[0] ),
        .I2(\rd_ptr_reg_n_0_[3] ),
        .I3(wr_ptr_timing[0]),
        .I4(wr_ptr_timing[1]),
        .O(\my_empty[7]_i_4__0_n_0 ));
  FDRE \my_empty_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_empty[1]_i_1__0_n_0 ),
        .Q(\my_empty_reg[1]_0 ),
        .R(1'b0));
  FDRE \my_empty_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_empty[7]_i_1__0_n_0 ),
        .Q(\my_empty_reg_n_0_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000CCECCCC0)) 
    \my_full[4]_i_1__0 
       (.I0(\my_full[4]_i_2__0_n_0 ),
        .I1(\my_full_reg_n_0_[4] ),
        .I2(mux_wrdata_en),
        .I3(\my_empty_reg_n_0_[7] ),
        .I4(A_of_full),
        .I5(ofifo_rst),
        .O(\my_full[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h0300A03A)) 
    \my_full[4]_i_2__0 
       (.I0(\my_full[4]_i_3__0_n_0 ),
        .I1(\my_full[4]_i_4__0_n_0 ),
        .I2(rd_ptr_timing[2]),
        .I3(wr_ptr[2]),
        .I4(rd_ptr_timing[3]),
        .O(\my_full[4]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT5 #(
    .INIT(32'h82410482)) 
    \my_full[4]_i_3__0 
       (.I0(rd_ptr_timing[0]),
        .I1(rd_ptr_timing[1]),
        .I2(wr_ptr[1]),
        .I3(wr_ptr[0]),
        .I4(wr_ptr[3]),
        .O(\my_full[4]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    \my_full[4]_i_4__0 
       (.I0(wr_ptr[1]),
        .I1(wr_ptr[0]),
        .I2(wr_ptr[3]),
        .I3(rd_ptr_timing[0]),
        .I4(rd_ptr_timing[1]),
        .O(\my_full[4]_i_4__0_n_0 ));
  FDRE \my_full_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_full[4]_i_1__0_n_0 ),
        .Q(\my_full_reg_n_0_[4] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ofs_rdy_r_i_2
       (.I0(entry_cnt_reg__0[4]),
        .I1(entry_cnt_reg__0[3]),
        .I2(entry_cnt_reg__0[2]),
        .I3(\entry_cnt_reg[4]_0 [0]),
        .I4(\entry_cnt_reg[4]_0 [1]),
        .I5(\entry_cnt_reg[4]_0 [2]),
        .O(phy_mc_data_full));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_10__0
       (.I0(mem_reg_0_15_12_17_n_2),
        .I1(\my_empty_reg[1]_0 ),
        .O(D1[3]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_11__0
       (.I0(mem_reg_0_15_12_17_n_3),
        .I1(\my_empty_reg[1]_0 ),
        .O(D1[2]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_12__0
       (.I0(mem_reg_0_15_12_17_n_0),
        .I1(\my_empty_reg[1]_0 ),
        .O(D1[1]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_13__0
       (.I0(mem_reg_0_15_12_17_n_1),
        .I1(\my_empty_reg[1]_0 ),
        .O(D1[0]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_18
       (.I0(mem_reg_0_15_18_23_n_4),
        .I1(\my_empty_reg[1]_0 ),
        .O(D2[7]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_19
       (.I0(mem_reg_0_15_18_23_n_5),
        .I1(\my_empty_reg[1]_0 ),
        .O(D2[6]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    out_fifo_i_1__0
       (.I0(\my_empty_reg[1]_0 ),
        .I1(mux_wrdata_en),
        .I2(A_of_full),
        .O(of_wren_pre));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_20__0
       (.I0(mem_reg_0_15_18_23_n_2),
        .I1(\my_empty_reg[1]_0 ),
        .O(D2[5]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_21__0
       (.I0(mem_reg_0_15_18_23_n_3),
        .I1(\my_empty_reg[1]_0 ),
        .O(D2[4]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    out_fifo_i_22__2
       (.I0(init_calib_complete_reg_rep__5),
        .I1(Q[3]),
        .I2(\my_empty_reg[1]_0 ),
        .I3(mem_reg_0_15_18_23_n_0),
        .O(D2[3]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    out_fifo_i_23__2
       (.I0(init_calib_complete_reg_rep__5),
        .I1(Q[2]),
        .I2(\my_empty_reg[1]_0 ),
        .I3(mem_reg_0_15_18_23_n_1),
        .O(D2[2]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    out_fifo_i_24__2
       (.I0(init_calib_complete_reg_rep__5),
        .I1(Q[1]),
        .I2(\my_empty_reg[1]_0 ),
        .I3(mem_reg_0_15_12_17_n_4),
        .O(D2[1]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    out_fifo_i_25__2
       (.I0(init_calib_complete_reg_rep__5),
        .I1(Q[0]),
        .I2(\my_empty_reg[1]_0 ),
        .I3(mem_reg_0_15_12_17_n_5),
        .O(D2[0]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_26
       (.I0(mem_reg_0_15_30_35_n_0),
        .I1(\my_empty_reg[1]_0 ),
        .O(D3[3]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_27
       (.I0(mem_reg_0_15_30_35_n_1),
        .I1(\my_empty_reg[1]_0 ),
        .O(D3[2]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_28__0
       (.I0(mem_reg_0_15_24_29_n_4),
        .I1(\my_empty_reg[1]_0 ),
        .O(D3[1]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_29__0
       (.I0(mem_reg_0_15_24_29_n_5),
        .I1(\my_empty_reg[1]_0 ),
        .O(D3[0]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_2__0
       (.I0(mem_reg_0_15_6_11_n_0),
        .I1(\my_empty_reg[1]_0 ),
        .O(D0[5]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_34
       (.I0(mem_reg_0_15_36_41_n_2),
        .I1(\my_empty_reg[1]_0 ),
        .O(D4[3]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_35
       (.I0(mem_reg_0_15_36_41_n_3),
        .I1(\my_empty_reg[1]_0 ),
        .O(D4[2]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_36
       (.I0(mem_reg_0_15_36_41_n_0),
        .I1(\my_empty_reg[1]_0 ),
        .O(D4[1]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_37
       (.I0(mem_reg_0_15_36_41_n_1),
        .I1(\my_empty_reg[1]_0 ),
        .O(D4[0]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_3__0
       (.I0(mem_reg_0_15_6_11_n_1),
        .I1(\my_empty_reg[1]_0 ),
        .O(D0[4]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_42
       (.I0(mem_reg_0_15_42_47_n_4),
        .I1(\my_empty_reg[1]_0 ),
        .O(D5[3]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_43
       (.I0(mem_reg_0_15_42_47_n_5),
        .I1(\my_empty_reg[1]_0 ),
        .O(D5[2]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_44
       (.I0(mem_reg_0_15_42_47_n_2),
        .I1(\my_empty_reg[1]_0 ),
        .O(D5[1]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_45
       (.I0(mem_reg_0_15_42_47_n_3),
        .I1(\my_empty_reg[1]_0 ),
        .O(D5[0]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_4__0
       (.I0(mem_reg_0_15_0_5_n_4),
        .I1(\my_empty_reg[1]_0 ),
        .O(D0[3]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_50
       (.I0(mem_reg_0_15_54_59_n_0),
        .I1(\my_empty_reg[1]_0 ),
        .O(D6[3]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_51
       (.I0(mem_reg_0_15_54_59_n_1),
        .I1(\my_empty_reg[1]_0 ),
        .O(D6[2]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_52__0
       (.I0(mem_reg_0_15_48_53_n_4),
        .I1(\my_empty_reg[1]_0 ),
        .O(D6[1]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_53__0
       (.I0(mem_reg_0_15_48_53_n_5),
        .I1(\my_empty_reg[1]_0 ),
        .O(D6[0]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_58
       (.I0(mem_reg_0_15_60_65_n_2),
        .I1(\my_empty_reg[1]_0 ),
        .O(D7[3]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_59
       (.I0(mem_reg_0_15_60_65_n_3),
        .I1(\my_empty_reg[1]_0 ),
        .O(D7[2]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_5__0
       (.I0(mem_reg_0_15_0_5_n_5),
        .I1(\my_empty_reg[1]_0 ),
        .O(D0[2]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_60__0
       (.I0(mem_reg_0_15_60_65_n_0),
        .I1(\my_empty_reg[1]_0 ),
        .O(D7[1]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_61__0
       (.I0(mem_reg_0_15_60_65_n_1),
        .I1(\my_empty_reg[1]_0 ),
        .O(D7[0]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_66
       (.I0(mem_reg_0_15_66_71_n_4),
        .I1(\my_empty_reg[1]_0 ),
        .O(D8[3]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_67
       (.I0(mem_reg_0_15_66_71_n_5),
        .I1(\my_empty_reg[1]_0 ),
        .O(D8[2]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_68__0
       (.I0(mem_reg_0_15_66_71_n_2),
        .I1(\my_empty_reg[1]_0 ),
        .O(D8[1]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_69__0
       (.I0(mem_reg_0_15_66_71_n_3),
        .I1(\my_empty_reg[1]_0 ),
        .O(D8[0]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_6__0
       (.I0(mem_reg_0_15_0_5_n_2),
        .I1(\my_empty_reg[1]_0 ),
        .O(D0[1]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_74
       (.I0(mem_reg_0_15_72_77_n_4),
        .I1(\my_empty_reg[1]_0 ),
        .O(D9[1]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_75
       (.I0(mem_reg_0_15_72_77_n_5),
        .I1(\my_empty_reg[1]_0 ),
        .O(D9[0]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_7__0
       (.I0(mem_reg_0_15_0_5_n_3),
        .I1(\my_empty_reg[1]_0 ),
        .O(D0[0]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_8__0
       (.I0(mem_reg_0_15_0_5_n_0),
        .I1(\my_empty_reg[1]_0 ),
        .O(D9[3]));
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_9__0
       (.I0(mem_reg_0_15_0_5_n_1),
        .I1(\my_empty_reg[1]_0 ),
        .O(D9[2]));
  FDRE \rd_ptr_reg[0] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[0]),
        .Q(\rd_ptr_reg_n_0_[0] ),
        .R(ofifo_rst));
  FDRE \rd_ptr_reg[1] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[1]),
        .Q(\rd_ptr_reg_n_0_[1] ),
        .R(ofifo_rst));
  FDRE \rd_ptr_reg[2] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[2]),
        .Q(\rd_ptr_reg_n_0_[2] ),
        .R(ofifo_rst));
  FDRE \rd_ptr_reg[3] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[3]),
        .Q(\rd_ptr_reg_n_0_[3] ),
        .R(ofifo_rst));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \rd_ptr_timing[0]_i_1__2 
       (.I0(\rd_ptr_reg_n_0_[3] ),
        .I1(\rd_ptr_reg_n_0_[0] ),
        .O(nxt_rd_ptr[0]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \rd_ptr_timing[1]_i_1__2 
       (.I0(\rd_ptr_reg_n_0_[1] ),
        .I1(\rd_ptr_reg_n_0_[3] ),
        .I2(\rd_ptr_reg_n_0_[0] ),
        .O(nxt_rd_ptr[1]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT4 #(
    .INIT(16'hAA6A)) 
    \rd_ptr_timing[2]_i_1__0 
       (.I0(\rd_ptr_reg_n_0_[2] ),
        .I1(\rd_ptr_reg_n_0_[1] ),
        .I2(\rd_ptr_reg_n_0_[0] ),
        .I3(\rd_ptr_reg_n_0_[3] ),
        .O(nxt_rd_ptr[2]));
  LUT2 #(
    .INIT(4'h1)) 
    \rd_ptr_timing[3]_i_1__0 
       (.I0(\my_empty_reg_n_0_[7] ),
        .I1(A_of_full),
        .O(rd_ptr0));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \rd_ptr_timing[3]_i_2__0 
       (.I0(\rd_ptr_reg_n_0_[2] ),
        .I1(\rd_ptr_reg_n_0_[1] ),
        .I2(\rd_ptr_reg_n_0_[0] ),
        .I3(\rd_ptr_reg_n_0_[3] ),
        .O(nxt_rd_ptr[3]));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[0]),
        .Q(rd_ptr_timing[0]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[1]),
        .Q(rd_ptr_timing[1]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[2] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[2]),
        .Q(rd_ptr_timing[2]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[3] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[3]),
        .Q(rd_ptr_timing[3]),
        .R(ofifo_rst));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \wr_ptr[0]_i_1__2 
       (.I0(wr_ptr[3]),
        .I1(wr_ptr[0]),
        .O(nxt_wr_ptr[0]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \wr_ptr[1]_i_1__2 
       (.I0(wr_ptr[1]),
        .I1(wr_ptr[3]),
        .I2(wr_ptr[0]),
        .O(nxt_wr_ptr[1]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT4 #(
    .INIT(16'hAA6A)) 
    \wr_ptr[2]_i_1__0 
       (.I0(wr_ptr[2]),
        .I1(wr_ptr[1]),
        .I2(wr_ptr[0]),
        .I3(wr_ptr[3]),
        .O(nxt_wr_ptr[2]));
  LUT4 #(
    .INIT(16'h02A2)) 
    \wr_ptr[3]_i_1__0 
       (.I0(mux_wrdata_en),
        .I1(\my_empty_reg_n_0_[7] ),
        .I2(A_of_full),
        .I3(\my_full_reg_n_0_[4] ),
        .O(wr_ptr0));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \wr_ptr[3]_i_2__0 
       (.I0(wr_ptr[2]),
        .I1(wr_ptr[1]),
        .I2(wr_ptr[0]),
        .I3(wr_ptr[3]),
        .O(nxt_wr_ptr[3]));
  FDRE \wr_ptr_reg[0] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[0]),
        .Q(wr_ptr[0]),
        .R(ofifo_rst));
  FDRE \wr_ptr_reg[1] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[1]),
        .Q(wr_ptr[1]),
        .R(ofifo_rst));
  FDRE \wr_ptr_reg[2] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[2]),
        .Q(wr_ptr[2]),
        .R(ofifo_rst));
  FDRE \wr_ptr_reg[3] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[3]),
        .Q(wr_ptr[3]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[0]),
        .Q(wr_ptr_timing[0]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[1]),
        .Q(wr_ptr_timing[1]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[2] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[2]),
        .Q(wr_ptr_timing[2]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[3] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[3]),
        .Q(wr_ptr_timing[3]),
        .R(ofifo_rst));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_of_pre_fifo" *) 
module ddr_axi_mig_7series_v2_4_ddr_of_pre_fifo__parameterized3
   (\my_empty_reg[6]_0 ,
    \my_empty_reg[1]_0 ,
    D0,
    D1,
    D2,
    D3,
    D4,
    D7,
    D8,
    D9,
    mem_out,
    SR,
    CLK,
    mux_cmd_wren,
    B_of_full,
    init_calib_complete_reg_rep__2,
    \cmd_pipe_plus.mc_bank_reg[5] ,
    mc_ras_n,
    init_calib_complete_reg_rep__5,
    phy_dout);
  output \my_empty_reg[6]_0 ;
  output \my_empty_reg[1]_0 ;
  output [3:0]D0;
  output [3:0]D1;
  output [3:0]D2;
  output [7:0]D3;
  output [5:0]D4;
  output [3:0]D7;
  output [3:0]D8;
  output [3:0]D9;
  output [41:0]mem_out;
  input [0:0]SR;
  input CLK;
  input mux_cmd_wren;
  input B_of_full;
  input init_calib_complete_reg_rep__2;
  input [1:0]\cmd_pipe_plus.mc_bank_reg[5] ;
  input [0:0]mc_ras_n;
  input init_calib_complete_reg_rep__5;
  input [23:0]phy_dout;

  wire B_of_full;
  wire CLK;
  wire [3:0]D0;
  wire [3:0]D1;
  wire [3:0]D2;
  wire [7:0]D3;
  wire [5:0]D4;
  wire [3:0]D7;
  wire [3:0]D8;
  wire [3:0]D9;
  wire [0:0]SR;
  wire [1:0]\cmd_pipe_plus.mc_bank_reg[5] ;
  wire init_calib_complete_reg_rep__2;
  wire init_calib_complete_reg_rep__5;
  wire [0:0]mc_ras_n;
  wire [41:0]mem_out;
  wire [79:4]mem_out_0;
  wire mux_cmd_wren;
  wire my_empty0;
  wire \my_empty[1]_i_1__1_n_0 ;
  wire \my_empty[6]_i_1_n_0 ;
  wire \my_empty[6]_i_3_n_0 ;
  wire \my_empty[6]_i_4_n_0 ;
  wire \my_empty_reg[1]_0 ;
  wire \my_empty_reg[6]_0 ;
  wire \my_empty_reg_n_0_[6] ;
  wire my_full0;
  wire \my_full[3]_i_1_n_0 ;
  wire \my_full[3]_i_3_n_0 ;
  wire \my_full[3]_i_4_n_0 ;
  wire \my_full_reg_n_0_[3] ;
  wire [3:0]nxt_rd_ptr;
  wire [3:0]nxt_wr_ptr;
  wire [23:0]phy_dout;
  wire [3:0]rd_ptr;
  wire [3:0]rd_ptr_timing;
  wire \rd_ptr_timing[3]_i_1__2_n_0 ;
  wire wr_en;
  wire [3:0]wr_ptr;
  wire wr_ptr0;
  wire [3:0]wr_ptr_timing;
  wire [1:0]NLW_mem_reg_0_15_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_36_41_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_42_47_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_48_53_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_54_59_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_60_65_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_66_71_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_6_11_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_72_77_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_78_79_DOB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_78_79_DOC_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_78_79_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_15_0_5
       (.ADDRA({1'b0,rd_ptr}),
        .ADDRB({1'b0,rd_ptr}),
        .ADDRC({1'b0,rd_ptr}),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({phy_dout[0],phy_dout[0]}),
        .DIB({phy_dout[1],phy_dout[1]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[1:0]),
        .DOB(mem_out[3:2]),
        .DOC(mem_out_0[5:4]),
        .DOD(NLW_mem_reg_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  LUT4 #(
    .INIT(16'h082A)) 
    mem_reg_0_15_0_5_i_1__1
       (.I0(mux_cmd_wren),
        .I1(B_of_full),
        .I2(\my_full_reg_n_0_[3] ),
        .I3(\my_empty_reg[1]_0 ),
        .O(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_15_12_17
       (.ADDRA({1'b0,rd_ptr}),
        .ADDRB({1'b0,rd_ptr}),
        .ADDRC({1'b0,rd_ptr}),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({phy_dout[4],phy_dout[4]}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out_0[13:12]),
        .DOB(mem_out_0[15:14]),
        .DOC(mem_out[9:8]),
        .DOD(NLW_mem_reg_0_15_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_15_18_23
       (.ADDRA({1'b0,rd_ptr}),
        .ADDRB({1'b0,rd_ptr}),
        .ADDRC({1'b0,rd_ptr}),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({phy_dout[5],phy_dout[5]}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[11:10]),
        .DOB(mem_out_0[21:20]),
        .DOC(mem_out_0[23:22]),
        .DOD(NLW_mem_reg_0_15_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_15_24_29
       (.ADDRA({1'b0,rd_ptr}),
        .ADDRB({1'b0,rd_ptr}),
        .ADDRC({1'b0,rd_ptr}),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({phy_dout[6],phy_dout[6]}),
        .DIB({phy_dout[7],phy_dout[7]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out_0[25:24]),
        .DOB(mem_out_0[27:26]),
        .DOC(mem_out_0[29:28]),
        .DOD(NLW_mem_reg_0_15_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_15_30_35
       (.ADDRA({1'b0,rd_ptr}),
        .ADDRB({1'b0,rd_ptr}),
        .ADDRC({1'b0,rd_ptr}),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB({phy_dout[8],phy_dout[8]}),
        .DIC({phy_dout[9],phy_dout[9]}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out_0[31:30]),
        .DOB(mem_out[13:12]),
        .DOC(mem_out_0[35:34]),
        .DOD(NLW_mem_reg_0_15_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_15_36_41
       (.ADDRA({1'b0,rd_ptr}),
        .ADDRB({1'b0,rd_ptr}),
        .ADDRC({1'b0,rd_ptr}),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({phy_dout[10],phy_dout[10]}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out_0[37:36]),
        .DOB(mem_out_0[39:38]),
        .DOC(mem_out[15:14]),
        .DOD(NLW_mem_reg_0_15_36_41_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_15_42_47
       (.ADDRA({1'b0,rd_ptr}),
        .ADDRB({1'b0,rd_ptr}),
        .ADDRC({1'b0,rd_ptr}),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({phy_dout[11],phy_dout[11]}),
        .DIB({phy_dout[12],phy_dout[12]}),
        .DIC({phy_dout[13],phy_dout[13]}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[17:16]),
        .DOB(mem_out[19:18]),
        .DOC(mem_out[21:20]),
        .DOD(NLW_mem_reg_0_15_42_47_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_15_48_53
       (.ADDRA({1'b0,rd_ptr}),
        .ADDRB({1'b0,rd_ptr}),
        .ADDRC({1'b0,rd_ptr}),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({phy_dout[14],phy_dout[14]}),
        .DIB({phy_dout[15],phy_dout[15]}),
        .DIC({phy_dout[16],phy_dout[16]}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[23:22]),
        .DOB(mem_out[25:24]),
        .DOC(mem_out[27:26]),
        .DOD(NLW_mem_reg_0_15_48_53_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_15_54_59
       (.ADDRA({1'b0,rd_ptr}),
        .ADDRB({1'b0,rd_ptr}),
        .ADDRC({1'b0,rd_ptr}),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({phy_dout[17],phy_dout[17]}),
        .DIB({phy_dout[18],phy_dout[18]}),
        .DIC({phy_dout[19],phy_dout[19]}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[29:28]),
        .DOB(mem_out[31:30]),
        .DOC(mem_out[33:32]),
        .DOD(NLW_mem_reg_0_15_54_59_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_15_60_65
       (.ADDRA({1'b0,rd_ptr}),
        .ADDRB({1'b0,rd_ptr}),
        .ADDRC({1'b0,rd_ptr}),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({phy_dout[20],phy_dout[20]}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out_0[61:60]),
        .DOB(mem_out_0[63:62]),
        .DOC(mem_out[35:34]),
        .DOD(NLW_mem_reg_0_15_60_65_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_15_66_71
       (.ADDRA({1'b0,rd_ptr}),
        .ADDRB({1'b0,rd_ptr}),
        .ADDRC({1'b0,rd_ptr}),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({phy_dout[21],phy_dout[21]}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[37:36]),
        .DOB(mem_out_0[69:68]),
        .DOC(mem_out_0[71:70]),
        .DOD(NLW_mem_reg_0_15_66_71_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_15_6_11
       (.ADDRA({1'b0,rd_ptr}),
        .ADDRB({1'b0,rd_ptr}),
        .ADDRC({1'b0,rd_ptr}),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB({phy_dout[2],phy_dout[2]}),
        .DIC({phy_dout[3],phy_dout[3]}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out_0[7:6]),
        .DOB(mem_out[5:4]),
        .DOC(mem_out[7:6]),
        .DOD(NLW_mem_reg_0_15_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_15_72_77
       (.ADDRA({1'b0,rd_ptr}),
        .ADDRB({1'b0,rd_ptr}),
        .ADDRC({1'b0,rd_ptr}),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({phy_dout[22],phy_dout[22]}),
        .DIB({phy_dout[23],phy_dout[23]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[39:38]),
        .DOB(mem_out[41:40]),
        .DOC(mem_out_0[77:76]),
        .DOD(NLW_mem_reg_0_15_72_77_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_15_78_79
       (.ADDRA({1'b0,rd_ptr}),
        .ADDRB({1'b0,rd_ptr}),
        .ADDRC({1'b0,rd_ptr}),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out_0[79:78]),
        .DOB(NLW_mem_reg_0_15_78_79_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_mem_reg_0_15_78_79_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_mem_reg_0_15_78_79_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  LUT6 #(
    .INIT(64'hFFFFFFFFF071F070)) 
    \my_empty[1]_i_1__1 
       (.I0(mux_cmd_wren),
        .I1(B_of_full),
        .I2(\my_empty_reg[1]_0 ),
        .I3(\my_full_reg_n_0_[3] ),
        .I4(my_empty0),
        .I5(SR),
        .O(\my_empty[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF071F070)) 
    \my_empty[6]_i_1 
       (.I0(mux_cmd_wren),
        .I1(B_of_full),
        .I2(\my_empty_reg_n_0_[6] ),
        .I3(\my_full_reg_n_0_[3] ),
        .I4(my_empty0),
        .I5(SR),
        .O(\my_empty[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0300A03A)) 
    \my_empty[6]_i_2 
       (.I0(\my_empty[6]_i_3_n_0 ),
        .I1(\my_empty[6]_i_4_n_0 ),
        .I2(wr_ptr_timing[2]),
        .I3(rd_ptr[2]),
        .I4(wr_ptr_timing[3]),
        .O(my_empty0));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT5 #(
    .INIT(32'h82410482)) 
    \my_empty[6]_i_3 
       (.I0(wr_ptr_timing[0]),
        .I1(wr_ptr_timing[1]),
        .I2(rd_ptr[1]),
        .I3(rd_ptr[0]),
        .I4(rd_ptr[3]),
        .O(\my_empty[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    \my_empty[6]_i_4 
       (.I0(rd_ptr[1]),
        .I1(rd_ptr[0]),
        .I2(rd_ptr[3]),
        .I3(wr_ptr_timing[0]),
        .I4(wr_ptr_timing[1]),
        .O(\my_empty[6]_i_4_n_0 ));
  FDRE \my_empty_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_empty[1]_i_1__1_n_0 ),
        .Q(\my_empty_reg[1]_0 ),
        .R(1'b0));
  FDRE \my_empty_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_empty[6]_i_1_n_0 ),
        .Q(\my_empty_reg_n_0_[6] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FF00FC80)) 
    \my_full[3]_i_1 
       (.I0(my_full0),
        .I1(mux_cmd_wren),
        .I2(B_of_full),
        .I3(\my_full_reg_n_0_[3] ),
        .I4(\my_empty_reg_n_0_[6] ),
        .I5(SR),
        .O(\my_full[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0300A03A)) 
    \my_full[3]_i_2 
       (.I0(\my_full[3]_i_3_n_0 ),
        .I1(\my_full[3]_i_4_n_0 ),
        .I2(rd_ptr_timing[2]),
        .I3(wr_ptr[2]),
        .I4(rd_ptr_timing[3]),
        .O(my_full0));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT5 #(
    .INIT(32'h82410482)) 
    \my_full[3]_i_3 
       (.I0(rd_ptr_timing[0]),
        .I1(rd_ptr_timing[1]),
        .I2(wr_ptr[1]),
        .I3(wr_ptr[0]),
        .I4(wr_ptr[3]),
        .O(\my_full[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    \my_full[3]_i_4 
       (.I0(wr_ptr[1]),
        .I1(wr_ptr[0]),
        .I2(wr_ptr[3]),
        .I3(rd_ptr_timing[0]),
        .I4(rd_ptr_timing[1]),
        .O(\my_full[3]_i_4_n_0 ));
  FDRE \my_full_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_full[3]_i_1_n_0 ),
        .Q(\my_full_reg_n_0_[3] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_10__2
       (.I0(mem_out_0[15]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D1[3]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_11__2
       (.I0(mem_out_0[14]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D1[2]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_12__2
       (.I0(mem_out_0[13]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D1[1]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_13__2
       (.I0(mem_out_0[12]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D1[0]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_18__1
       (.I0(mem_out_0[23]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D2[3]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_19__1
       (.I0(mem_out_0[22]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D2[2]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    out_fifo_i_1__2
       (.I0(\my_empty_reg[1]_0 ),
        .I1(mux_cmd_wren),
        .I2(B_of_full),
        .O(\my_empty_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_20__2
       (.I0(mem_out_0[21]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D2[1]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_21__2
       (.I0(mem_out_0[20]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D2[0]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_26__1
       (.I0(mem_out_0[31]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D3[7]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_27__1
       (.I0(mem_out_0[30]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D3[6]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_28__2
       (.I0(mem_out_0[29]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D3[5]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_29__2
       (.I0(mem_out_0[28]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D3[4]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_2__2
       (.I0(mem_out_0[7]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D0[3]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT4 #(
    .INIT(16'h88F0)) 
    out_fifo_i_30__1
       (.I0(init_calib_complete_reg_rep__2),
        .I1(\cmd_pipe_plus.mc_bank_reg[5] [1]),
        .I2(mem_out_0[27]),
        .I3(\my_empty_reg[1]_0 ),
        .O(D3[3]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT4 #(
    .INIT(16'h88F0)) 
    out_fifo_i_31__1
       (.I0(init_calib_complete_reg_rep__2),
        .I1(\cmd_pipe_plus.mc_bank_reg[5] [1]),
        .I2(mem_out_0[26]),
        .I3(\my_empty_reg[1]_0 ),
        .O(D3[2]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT4 #(
    .INIT(16'h88F0)) 
    out_fifo_i_32__0
       (.I0(init_calib_complete_reg_rep__2),
        .I1(\cmd_pipe_plus.mc_bank_reg[5] [0]),
        .I2(mem_out_0[25]),
        .I3(\my_empty_reg[1]_0 ),
        .O(D3[1]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT4 #(
    .INIT(16'h88F0)) 
    out_fifo_i_33__0
       (.I0(init_calib_complete_reg_rep__2),
        .I1(\cmd_pipe_plus.mc_bank_reg[5] [0]),
        .I2(mem_out_0[24]),
        .I3(\my_empty_reg[1]_0 ),
        .O(D3[0]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_34__1
       (.I0(mem_out_0[39]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D4[5]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_35__1
       (.I0(mem_out_0[38]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D4[4]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_36__1
       (.I0(mem_out_0[37]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D4[3]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_37__1
       (.I0(mem_out_0[36]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D4[2]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT4 #(
    .INIT(16'hBBF0)) 
    out_fifo_i_38__2
       (.I0(mc_ras_n),
        .I1(init_calib_complete_reg_rep__5),
        .I2(mem_out_0[35]),
        .I3(\my_empty_reg[1]_0 ),
        .O(D4[1]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT4 #(
    .INIT(16'hBBF0)) 
    out_fifo_i_39__2
       (.I0(mc_ras_n),
        .I1(init_calib_complete_reg_rep__5),
        .I2(mem_out_0[34]),
        .I3(\my_empty_reg[1]_0 ),
        .O(D4[0]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_3__2
       (.I0(mem_out_0[6]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D0[2]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_4__2
       (.I0(mem_out_0[5]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D0[1]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_58__1
       (.I0(mem_out_0[63]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D7[3]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_59__1
       (.I0(mem_out_0[62]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D7[2]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_5__2
       (.I0(mem_out_0[4]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D0[0]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_60__2
       (.I0(mem_out_0[61]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D7[1]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_61__2
       (.I0(mem_out_0[60]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D7[0]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_66__1
       (.I0(mem_out_0[71]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D8[3]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_67__1
       (.I0(mem_out_0[70]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D8[2]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_68__2
       (.I0(mem_out_0[69]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D8[1]));
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_69__2
       (.I0(mem_out_0[68]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D8[0]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_74__1
       (.I0(mem_out_0[79]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D9[3]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_75__1
       (.I0(mem_out_0[78]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D9[2]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_76
       (.I0(mem_out_0[77]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D9[1]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_77
       (.I0(mem_out_0[76]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D9[0]));
  FDRE \rd_ptr_reg[0] 
       (.C(CLK),
        .CE(\rd_ptr_timing[3]_i_1__2_n_0 ),
        .D(nxt_rd_ptr[0]),
        .Q(rd_ptr[0]),
        .R(SR));
  FDRE \rd_ptr_reg[1] 
       (.C(CLK),
        .CE(\rd_ptr_timing[3]_i_1__2_n_0 ),
        .D(nxt_rd_ptr[1]),
        .Q(rd_ptr[1]),
        .R(SR));
  FDRE \rd_ptr_reg[2] 
       (.C(CLK),
        .CE(\rd_ptr_timing[3]_i_1__2_n_0 ),
        .D(nxt_rd_ptr[2]),
        .Q(rd_ptr[2]),
        .R(SR));
  FDRE \rd_ptr_reg[3] 
       (.C(CLK),
        .CE(\rd_ptr_timing[3]_i_1__2_n_0 ),
        .D(nxt_rd_ptr[3]),
        .Q(rd_ptr[3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \rd_ptr_timing[0]_i_1__3 
       (.I0(rd_ptr[3]),
        .I1(rd_ptr[0]),
        .O(nxt_rd_ptr[0]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \rd_ptr_timing[1]_i_1__3 
       (.I0(rd_ptr[1]),
        .I1(rd_ptr[3]),
        .I2(rd_ptr[0]),
        .O(nxt_rd_ptr[1]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT4 #(
    .INIT(16'hAA6A)) 
    \rd_ptr_timing[2]_i_1__1 
       (.I0(rd_ptr[2]),
        .I1(rd_ptr[1]),
        .I2(rd_ptr[0]),
        .I3(rd_ptr[3]),
        .O(nxt_rd_ptr[2]));
  LUT2 #(
    .INIT(4'h1)) 
    \rd_ptr_timing[3]_i_1__2 
       (.I0(\my_empty_reg_n_0_[6] ),
        .I1(B_of_full),
        .O(\rd_ptr_timing[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \rd_ptr_timing[3]_i_2__1 
       (.I0(rd_ptr[2]),
        .I1(rd_ptr[1]),
        .I2(rd_ptr[0]),
        .I3(rd_ptr[3]),
        .O(nxt_rd_ptr[3]));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(\rd_ptr_timing[3]_i_1__2_n_0 ),
        .D(nxt_rd_ptr[0]),
        .Q(rd_ptr_timing[0]),
        .R(SR));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(\rd_ptr_timing[3]_i_1__2_n_0 ),
        .D(nxt_rd_ptr[1]),
        .Q(rd_ptr_timing[1]),
        .R(SR));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[2] 
       (.C(CLK),
        .CE(\rd_ptr_timing[3]_i_1__2_n_0 ),
        .D(nxt_rd_ptr[2]),
        .Q(rd_ptr_timing[2]),
        .R(SR));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[3] 
       (.C(CLK),
        .CE(\rd_ptr_timing[3]_i_1__2_n_0 ),
        .D(nxt_rd_ptr[3]),
        .Q(rd_ptr_timing[3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \wr_ptr[0]_i_1__3 
       (.I0(wr_ptr[3]),
        .I1(wr_ptr[0]),
        .O(nxt_wr_ptr[0]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \wr_ptr[1]_i_1__3 
       (.I0(wr_ptr[1]),
        .I1(wr_ptr[3]),
        .I2(wr_ptr[0]),
        .O(nxt_wr_ptr[1]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT4 #(
    .INIT(16'hAA6A)) 
    \wr_ptr[2]_i_1__1 
       (.I0(wr_ptr[2]),
        .I1(wr_ptr[1]),
        .I2(wr_ptr[0]),
        .I3(wr_ptr[3]),
        .O(nxt_wr_ptr[2]));
  LUT4 #(
    .INIT(16'h082A)) 
    \wr_ptr[3]_i_1__2 
       (.I0(mux_cmd_wren),
        .I1(B_of_full),
        .I2(\my_full_reg_n_0_[3] ),
        .I3(\my_empty_reg_n_0_[6] ),
        .O(wr_ptr0));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \wr_ptr[3]_i_2__1 
       (.I0(wr_ptr[2]),
        .I1(wr_ptr[1]),
        .I2(wr_ptr[0]),
        .I3(wr_ptr[3]),
        .O(nxt_wr_ptr[3]));
  FDRE \wr_ptr_reg[0] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[0]),
        .Q(wr_ptr[0]),
        .R(SR));
  FDRE \wr_ptr_reg[1] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[1]),
        .Q(wr_ptr[1]),
        .R(SR));
  FDRE \wr_ptr_reg[2] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[2]),
        .Q(wr_ptr[2]),
        .R(SR));
  FDRE \wr_ptr_reg[3] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[3]),
        .Q(wr_ptr[3]),
        .R(SR));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[0]),
        .Q(wr_ptr_timing[0]),
        .R(SR));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[1]),
        .Q(wr_ptr_timing[1]),
        .R(SR));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[2] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[2]),
        .Q(wr_ptr_timing[2]),
        .R(SR));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[3] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[3]),
        .Q(wr_ptr_timing[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_of_pre_fifo" *) 
module ddr_axi_mig_7series_v2_4_ddr_of_pre_fifo__parameterized4
   (D9,
    \my_empty_reg[1]_0 ,
    \entry_cnt_reg[4]_0 ,
    of_wren_pre,
    D8,
    D7,
    D6,
    D5,
    D4,
    D3,
    D2,
    D1,
    D0,
    \my_empty_reg[7]_0 ,
    ofifo_rst,
    CLK,
    mux_wrdata_en,
    C_of_full,
    init_calib_complete_reg_rep__5,
    Q,
    phy_dout);
  output [7:0]D9;
  output \my_empty_reg[1]_0 ;
  output [2:0]\entry_cnt_reg[4]_0 ;
  output of_wren_pre;
  output [3:0]D8;
  output [3:0]D7;
  output [3:0]D6;
  output [3:0]D5;
  output [3:0]D4;
  output [5:0]D3;
  output [3:0]D2;
  output [3:0]D1;
  output [3:0]D0;
  output [31:0]\my_empty_reg[7]_0 ;
  input ofifo_rst;
  input CLK;
  input mux_wrdata_en;
  input C_of_full;
  input init_calib_complete_reg_rep__5;
  input [3:0]Q;
  input [35:0]phy_dout;

  wire CLK;
  wire C_of_full;
  wire [3:0]D0;
  wire [3:0]D1;
  wire [3:0]D2;
  wire [5:0]D3;
  wire [3:0]D4;
  wire [3:0]D5;
  wire [3:0]D6;
  wire [3:0]D7;
  wire [3:0]D8;
  wire [7:0]D9;
  wire [3:0]Q;
  wire \entry_cnt[0]_i_1__0_n_0 ;
  wire \entry_cnt[1]_i_1_n_0 ;
  wire \entry_cnt[2]_i_1__0_n_0 ;
  wire \entry_cnt[3]_i_1_n_0 ;
  wire \entry_cnt[4]_i_1__0_n_0 ;
  wire \entry_cnt[4]_i_2__0_n_0 ;
  wire \entry_cnt[4]_i_3__0_n_0 ;
  wire [2:0]\entry_cnt_reg[4]_0 ;
  wire \entry_cnt_reg_n_0_[0] ;
  wire \entry_cnt_reg_n_0_[1] ;
  wire init_calib_complete_reg_rep__5;
  wire mem_reg_0_15_0_5_n_4;
  wire mem_reg_0_15_0_5_n_5;
  wire mem_reg_0_15_12_17_n_0;
  wire mem_reg_0_15_12_17_n_1;
  wire mem_reg_0_15_12_17_n_2;
  wire mem_reg_0_15_12_17_n_3;
  wire mem_reg_0_15_18_23_n_2;
  wire mem_reg_0_15_18_23_n_3;
  wire mem_reg_0_15_18_23_n_4;
  wire mem_reg_0_15_18_23_n_5;
  wire mem_reg_0_15_24_29_n_0;
  wire mem_reg_0_15_24_29_n_1;
  wire mem_reg_0_15_24_29_n_2;
  wire mem_reg_0_15_24_29_n_3;
  wire mem_reg_0_15_24_29_n_4;
  wire mem_reg_0_15_24_29_n_5;
  wire mem_reg_0_15_30_35_n_0;
  wire mem_reg_0_15_30_35_n_1;
  wire mem_reg_0_15_36_41_n_0;
  wire mem_reg_0_15_36_41_n_1;
  wire mem_reg_0_15_36_41_n_2;
  wire mem_reg_0_15_36_41_n_3;
  wire mem_reg_0_15_42_47_n_2;
  wire mem_reg_0_15_42_47_n_3;
  wire mem_reg_0_15_42_47_n_4;
  wire mem_reg_0_15_42_47_n_5;
  wire mem_reg_0_15_48_53_n_4;
  wire mem_reg_0_15_48_53_n_5;
  wire mem_reg_0_15_54_59_n_0;
  wire mem_reg_0_15_54_59_n_1;
  wire mem_reg_0_15_60_65_n_0;
  wire mem_reg_0_15_60_65_n_1;
  wire mem_reg_0_15_60_65_n_2;
  wire mem_reg_0_15_60_65_n_3;
  wire mem_reg_0_15_66_71_n_2;
  wire mem_reg_0_15_66_71_n_3;
  wire mem_reg_0_15_66_71_n_4;
  wire mem_reg_0_15_66_71_n_5;
  wire mem_reg_0_15_6_11_n_0;
  wire mem_reg_0_15_6_11_n_1;
  wire mem_reg_0_15_72_77_n_0;
  wire mem_reg_0_15_72_77_n_1;
  wire mem_reg_0_15_72_77_n_2;
  wire mem_reg_0_15_72_77_n_3;
  wire mem_reg_0_15_72_77_n_4;
  wire mem_reg_0_15_72_77_n_5;
  wire mux_wrdata_en;
  wire \my_empty[1]_i_1__2_n_0 ;
  wire \my_empty[7]_i_1__1_n_0 ;
  wire \my_empty[7]_i_2__1_n_0 ;
  wire \my_empty[7]_i_3__1_n_0 ;
  wire \my_empty[7]_i_4__1_n_0 ;
  wire \my_empty_reg[1]_0 ;
  wire [31:0]\my_empty_reg[7]_0 ;
  wire \my_empty_reg_n_0_[7] ;
  wire \my_full[4]_i_1__1_n_0 ;
  wire \my_full[4]_i_2__1_n_0 ;
  wire \my_full[4]_i_3__1_n_0 ;
  wire \my_full[4]_i_4__1_n_0 ;
  wire \my_full_reg_n_0_[4] ;
  wire [3:0]nxt_rd_ptr;
  wire [3:0]nxt_wr_ptr;
  wire of_wren_pre;
  wire ofifo_rst;
  wire [35:0]phy_dout;
  wire rd_ptr0;
  wire \rd_ptr_reg_n_0_[0] ;
  wire \rd_ptr_reg_n_0_[1] ;
  wire \rd_ptr_reg_n_0_[2] ;
  wire \rd_ptr_reg_n_0_[3] ;
  wire [3:0]rd_ptr_timing;
  wire wr_en;
  wire [3:0]wr_ptr;
  wire wr_ptr0;
  wire [3:0]wr_ptr_timing;
  wire [1:0]NLW_mem_reg_0_15_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_36_41_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_42_47_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_48_53_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_54_59_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_60_65_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_66_71_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_6_11_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_72_77_DOD_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \entry_cnt[0]_i_1__0 
       (.I0(\entry_cnt_reg_n_0_[0] ),
        .O(\entry_cnt[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT5 #(
    .INIT(32'hAA6A5595)) 
    \entry_cnt[1]_i_1 
       (.I0(\entry_cnt_reg_n_0_[0] ),
        .I1(C_of_full),
        .I2(mux_wrdata_en),
        .I3(\my_full_reg_n_0_[4] ),
        .I4(\entry_cnt_reg_n_0_[1] ),
        .O(\entry_cnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF7F0080AAEA5515)) 
    \entry_cnt[2]_i_1__0 
       (.I0(\entry_cnt_reg_n_0_[0] ),
        .I1(C_of_full),
        .I2(mux_wrdata_en),
        .I3(\my_full_reg_n_0_[4] ),
        .I4(\entry_cnt_reg[4]_0 [0]),
        .I5(\entry_cnt_reg_n_0_[1] ),
        .O(\entry_cnt[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \entry_cnt[3]_i_1 
       (.I0(\entry_cnt_reg[4]_0 [1]),
        .I1(\entry_cnt_reg[4]_0 [0]),
        .I2(\entry_cnt_reg_n_0_[1] ),
        .I3(\entry_cnt[4]_i_3__0_n_0 ),
        .I4(\entry_cnt_reg_n_0_[0] ),
        .O(\entry_cnt[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h3005)) 
    \entry_cnt[4]_i_1__0 
       (.I0(\my_empty_reg_n_0_[7] ),
        .I1(\my_full_reg_n_0_[4] ),
        .I2(mux_wrdata_en),
        .I3(C_of_full),
        .O(\entry_cnt[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \entry_cnt[4]_i_2__0 
       (.I0(\entry_cnt_reg[4]_0 [2]),
        .I1(\entry_cnt_reg[4]_0 [1]),
        .I2(\entry_cnt_reg[4]_0 [0]),
        .I3(\entry_cnt_reg_n_0_[0] ),
        .I4(\entry_cnt[4]_i_3__0_n_0 ),
        .I5(\entry_cnt_reg_n_0_[1] ),
        .O(\entry_cnt[4]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \entry_cnt[4]_i_3__0 
       (.I0(C_of_full),
        .I1(mux_wrdata_en),
        .I2(\my_full_reg_n_0_[4] ),
        .O(\entry_cnt[4]_i_3__0_n_0 ));
  FDRE \entry_cnt_reg[0] 
       (.C(CLK),
        .CE(\entry_cnt[4]_i_1__0_n_0 ),
        .D(\entry_cnt[0]_i_1__0_n_0 ),
        .Q(\entry_cnt_reg_n_0_[0] ),
        .R(ofifo_rst));
  FDRE \entry_cnt_reg[1] 
       (.C(CLK),
        .CE(\entry_cnt[4]_i_1__0_n_0 ),
        .D(\entry_cnt[1]_i_1_n_0 ),
        .Q(\entry_cnt_reg_n_0_[1] ),
        .R(ofifo_rst));
  FDRE \entry_cnt_reg[2] 
       (.C(CLK),
        .CE(\entry_cnt[4]_i_1__0_n_0 ),
        .D(\entry_cnt[2]_i_1__0_n_0 ),
        .Q(\entry_cnt_reg[4]_0 [0]),
        .R(ofifo_rst));
  FDRE \entry_cnt_reg[3] 
       (.C(CLK),
        .CE(\entry_cnt[4]_i_1__0_n_0 ),
        .D(\entry_cnt[3]_i_1_n_0 ),
        .Q(\entry_cnt_reg[4]_0 [1]),
        .R(ofifo_rst));
  FDRE \entry_cnt_reg[4] 
       (.C(CLK),
        .CE(\entry_cnt[4]_i_1__0_n_0 ),
        .D(\entry_cnt[4]_i_2__0_n_0 ),
        .Q(\entry_cnt_reg[4]_0 [2]),
        .R(ofifo_rst));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_15_0_5
       (.ADDRA({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRB({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRC({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRD({1'b0,wr_ptr}),
        .DIA(phy_dout[1:0]),
        .DIB(phy_dout[3:2]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\my_empty_reg[7]_0 [1:0]),
        .DOB(\my_empty_reg[7]_0 [3:2]),
        .DOC({mem_reg_0_15_0_5_n_4,mem_reg_0_15_0_5_n_5}),
        .DOD(NLW_mem_reg_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  LUT4 #(
    .INIT(16'h5030)) 
    mem_reg_0_15_0_5_i_1__0
       (.I0(\my_full_reg_n_0_[4] ),
        .I1(\my_empty_reg[1]_0 ),
        .I2(mux_wrdata_en),
        .I3(C_of_full),
        .O(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_15_12_17
       (.ADDRA({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRB({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRC({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC(phy_dout[9:8]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_15_12_17_n_0,mem_reg_0_15_12_17_n_1}),
        .DOB({mem_reg_0_15_12_17_n_2,mem_reg_0_15_12_17_n_3}),
        .DOC(\my_empty_reg[7]_0 [9:8]),
        .DOD(NLW_mem_reg_0_15_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_15_18_23
       (.ADDRA({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRB({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRC({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRD({1'b0,wr_ptr}),
        .DIA(phy_dout[11:10]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\my_empty_reg[7]_0 [11:10]),
        .DOB({mem_reg_0_15_18_23_n_2,mem_reg_0_15_18_23_n_3}),
        .DOC({mem_reg_0_15_18_23_n_4,mem_reg_0_15_18_23_n_5}),
        .DOD(NLW_mem_reg_0_15_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_15_24_29
       (.ADDRA({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRB({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRC({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_15_24_29_n_0,mem_reg_0_15_24_29_n_1}),
        .DOB({mem_reg_0_15_24_29_n_2,mem_reg_0_15_24_29_n_3}),
        .DOC({mem_reg_0_15_24_29_n_4,mem_reg_0_15_24_29_n_5}),
        .DOD(NLW_mem_reg_0_15_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_15_30_35
       (.ADDRA({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRB({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRC({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB(phy_dout[13:12]),
        .DIC(phy_dout[15:14]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_15_30_35_n_0,mem_reg_0_15_30_35_n_1}),
        .DOB(\my_empty_reg[7]_0 [13:12]),
        .DOC(\my_empty_reg[7]_0 [15:14]),
        .DOD(NLW_mem_reg_0_15_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_15_36_41
       (.ADDRA({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRB({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRC({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC(phy_dout[17:16]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_15_36_41_n_0,mem_reg_0_15_36_41_n_1}),
        .DOB({mem_reg_0_15_36_41_n_2,mem_reg_0_15_36_41_n_3}),
        .DOC(\my_empty_reg[7]_0 [17:16]),
        .DOD(NLW_mem_reg_0_15_36_41_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_15_42_47
       (.ADDRA({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRB({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRC({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRD({1'b0,wr_ptr}),
        .DIA(phy_dout[19:18]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\my_empty_reg[7]_0 [19:18]),
        .DOB({mem_reg_0_15_42_47_n_2,mem_reg_0_15_42_47_n_3}),
        .DOC({mem_reg_0_15_42_47_n_4,mem_reg_0_15_42_47_n_5}),
        .DOD(NLW_mem_reg_0_15_42_47_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_15_48_53
       (.ADDRA({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRB({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRC({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRD({1'b0,wr_ptr}),
        .DIA(phy_dout[21:20]),
        .DIB(phy_dout[23:22]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\my_empty_reg[7]_0 [21:20]),
        .DOB(\my_empty_reg[7]_0 [23:22]),
        .DOC({mem_reg_0_15_48_53_n_4,mem_reg_0_15_48_53_n_5}),
        .DOD(NLW_mem_reg_0_15_48_53_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_15_54_59
       (.ADDRA({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRB({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRC({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB(phy_dout[25:24]),
        .DIC(phy_dout[27:26]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_15_54_59_n_0,mem_reg_0_15_54_59_n_1}),
        .DOB(\my_empty_reg[7]_0 [25:24]),
        .DOC(\my_empty_reg[7]_0 [27:26]),
        .DOD(NLW_mem_reg_0_15_54_59_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_15_60_65
       (.ADDRA({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRB({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRC({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC(phy_dout[29:28]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_15_60_65_n_0,mem_reg_0_15_60_65_n_1}),
        .DOB({mem_reg_0_15_60_65_n_2,mem_reg_0_15_60_65_n_3}),
        .DOC(\my_empty_reg[7]_0 [29:28]),
        .DOD(NLW_mem_reg_0_15_60_65_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_15_66_71
       (.ADDRA({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRB({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRC({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRD({1'b0,wr_ptr}),
        .DIA(phy_dout[31:30]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\my_empty_reg[7]_0 [31:30]),
        .DOB({mem_reg_0_15_66_71_n_2,mem_reg_0_15_66_71_n_3}),
        .DOC({mem_reg_0_15_66_71_n_4,mem_reg_0_15_66_71_n_5}),
        .DOD(NLW_mem_reg_0_15_66_71_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_15_6_11
       (.ADDRA({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRB({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRC({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB(phy_dout[5:4]),
        .DIC(phy_dout[7:6]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_15_6_11_n_0,mem_reg_0_15_6_11_n_1}),
        .DOB(\my_empty_reg[7]_0 [5:4]),
        .DOC(\my_empty_reg[7]_0 [7:6]),
        .DOD(NLW_mem_reg_0_15_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_15_72_77
       (.ADDRA({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRB({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRC({1'b0,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .ADDRD({1'b0,wr_ptr}),
        .DIA(phy_dout[33:32]),
        .DIB(phy_dout[35:34]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_15_72_77_n_0,mem_reg_0_15_72_77_n_1}),
        .DOB({mem_reg_0_15_72_77_n_2,mem_reg_0_15_72_77_n_3}),
        .DOC({mem_reg_0_15_72_77_n_4,mem_reg_0_15_72_77_n_5}),
        .DOD(NLW_mem_reg_0_15_72_77_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  LUT6 #(
    .INIT(64'hFFFFFFFF8AAB8AAA)) 
    \my_empty[1]_i_1__2 
       (.I0(\my_empty_reg[1]_0 ),
        .I1(\my_full_reg_n_0_[4] ),
        .I2(mux_wrdata_en),
        .I3(C_of_full),
        .I4(\my_empty[7]_i_2__1_n_0 ),
        .I5(ofifo_rst),
        .O(\my_empty[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8AAB8AAA)) 
    \my_empty[7]_i_1__1 
       (.I0(\my_empty_reg_n_0_[7] ),
        .I1(\my_full_reg_n_0_[4] ),
        .I2(mux_wrdata_en),
        .I3(C_of_full),
        .I4(\my_empty[7]_i_2__1_n_0 ),
        .I5(ofifo_rst),
        .O(\my_empty[7]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h0300A03A)) 
    \my_empty[7]_i_2__1 
       (.I0(\my_empty[7]_i_3__1_n_0 ),
        .I1(\my_empty[7]_i_4__1_n_0 ),
        .I2(wr_ptr_timing[2]),
        .I3(\rd_ptr_reg_n_0_[2] ),
        .I4(wr_ptr_timing[3]),
        .O(\my_empty[7]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT5 #(
    .INIT(32'h82410482)) 
    \my_empty[7]_i_3__1 
       (.I0(wr_ptr_timing[0]),
        .I1(wr_ptr_timing[1]),
        .I2(\rd_ptr_reg_n_0_[1] ),
        .I3(\rd_ptr_reg_n_0_[0] ),
        .I4(\rd_ptr_reg_n_0_[3] ),
        .O(\my_empty[7]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    \my_empty[7]_i_4__1 
       (.I0(\rd_ptr_reg_n_0_[1] ),
        .I1(\rd_ptr_reg_n_0_[0] ),
        .I2(\rd_ptr_reg_n_0_[3] ),
        .I3(wr_ptr_timing[0]),
        .I4(wr_ptr_timing[1]),
        .O(\my_empty[7]_i_4__1_n_0 ));
  FDRE \my_empty_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_empty[1]_i_1__2_n_0 ),
        .Q(\my_empty_reg[1]_0 ),
        .R(1'b0));
  FDRE \my_empty_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_empty[7]_i_1__1_n_0 ),
        .Q(\my_empty_reg_n_0_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000CCECCCC0)) 
    \my_full[4]_i_1__1 
       (.I0(\my_full[4]_i_2__1_n_0 ),
        .I1(\my_full_reg_n_0_[4] ),
        .I2(mux_wrdata_en),
        .I3(\my_empty_reg_n_0_[7] ),
        .I4(C_of_full),
        .I5(ofifo_rst),
        .O(\my_full[4]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h0300A03A)) 
    \my_full[4]_i_2__1 
       (.I0(\my_full[4]_i_3__1_n_0 ),
        .I1(\my_full[4]_i_4__1_n_0 ),
        .I2(rd_ptr_timing[2]),
        .I3(wr_ptr[2]),
        .I4(rd_ptr_timing[3]),
        .O(\my_full[4]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT5 #(
    .INIT(32'h82410482)) 
    \my_full[4]_i_3__1 
       (.I0(rd_ptr_timing[0]),
        .I1(rd_ptr_timing[1]),
        .I2(wr_ptr[1]),
        .I3(wr_ptr[0]),
        .I4(wr_ptr[3]),
        .O(\my_full[4]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    \my_full[4]_i_4__1 
       (.I0(wr_ptr[1]),
        .I1(wr_ptr[0]),
        .I2(wr_ptr[3]),
        .I3(rd_ptr_timing[0]),
        .I4(rd_ptr_timing[1]),
        .O(\my_full[4]_i_4__1_n_0 ));
  FDRE \my_full_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_full[4]_i_1__1_n_0 ),
        .Q(\my_full_reg_n_0_[4] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_10__1
       (.I0(mem_reg_0_15_12_17_n_2),
        .I1(\my_empty_reg[1]_0 ),
        .O(D1[3]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_11__1
       (.I0(mem_reg_0_15_12_17_n_3),
        .I1(\my_empty_reg[1]_0 ),
        .O(D1[2]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_12__1
       (.I0(mem_reg_0_15_12_17_n_0),
        .I1(\my_empty_reg[1]_0 ),
        .O(D1[1]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_13__1
       (.I0(mem_reg_0_15_12_17_n_1),
        .I1(\my_empty_reg[1]_0 ),
        .O(D1[0]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_18__0
       (.I0(mem_reg_0_15_18_23_n_4),
        .I1(\my_empty_reg[1]_0 ),
        .O(D2[3]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_19__0
       (.I0(mem_reg_0_15_18_23_n_5),
        .I1(\my_empty_reg[1]_0 ),
        .O(D2[2]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'h31)) 
    out_fifo_i_1__1
       (.I0(\my_empty_reg[1]_0 ),
        .I1(C_of_full),
        .I2(mux_wrdata_en),
        .O(of_wren_pre));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_20__1
       (.I0(mem_reg_0_15_18_23_n_2),
        .I1(\my_empty_reg[1]_0 ),
        .O(D2[1]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_21__1
       (.I0(mem_reg_0_15_18_23_n_3),
        .I1(\my_empty_reg[1]_0 ),
        .O(D2[0]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_26__0
       (.I0(mem_reg_0_15_30_35_n_0),
        .I1(\my_empty_reg[1]_0 ),
        .O(D3[5]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_27__0
       (.I0(mem_reg_0_15_30_35_n_1),
        .I1(\my_empty_reg[1]_0 ),
        .O(D3[4]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_28__1
       (.I0(mem_reg_0_15_24_29_n_4),
        .I1(\my_empty_reg[1]_0 ),
        .O(D3[3]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_29__1
       (.I0(mem_reg_0_15_24_29_n_5),
        .I1(\my_empty_reg[1]_0 ),
        .O(D3[2]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_2__1
       (.I0(mem_reg_0_15_6_11_n_0),
        .I1(\my_empty_reg[1]_0 ),
        .O(D0[3]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_30__0
       (.I0(mem_reg_0_15_24_29_n_2),
        .I1(\my_empty_reg[1]_0 ),
        .O(D3[1]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_31__0
       (.I0(mem_reg_0_15_24_29_n_3),
        .I1(\my_empty_reg[1]_0 ),
        .O(D3[0]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_32
       (.I0(mem_reg_0_15_24_29_n_0),
        .I1(\my_empty_reg[1]_0 ),
        .O(D9[7]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_33
       (.I0(mem_reg_0_15_24_29_n_1),
        .I1(\my_empty_reg[1]_0 ),
        .O(D9[6]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_34__0
       (.I0(mem_reg_0_15_36_41_n_2),
        .I1(\my_empty_reg[1]_0 ),
        .O(D4[3]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_35__0
       (.I0(mem_reg_0_15_36_41_n_3),
        .I1(\my_empty_reg[1]_0 ),
        .O(D4[2]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_36__0
       (.I0(mem_reg_0_15_36_41_n_0),
        .I1(\my_empty_reg[1]_0 ),
        .O(D4[1]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_37__0
       (.I0(mem_reg_0_15_36_41_n_1),
        .I1(\my_empty_reg[1]_0 ),
        .O(D4[0]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_3__1
       (.I0(mem_reg_0_15_6_11_n_1),
        .I1(\my_empty_reg[1]_0 ),
        .O(D0[2]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_42__0
       (.I0(mem_reg_0_15_42_47_n_4),
        .I1(\my_empty_reg[1]_0 ),
        .O(D5[3]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_43__0
       (.I0(mem_reg_0_15_42_47_n_5),
        .I1(\my_empty_reg[1]_0 ),
        .O(D5[2]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_44__0
       (.I0(mem_reg_0_15_42_47_n_2),
        .I1(\my_empty_reg[1]_0 ),
        .O(D5[1]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_45__0
       (.I0(mem_reg_0_15_42_47_n_3),
        .I1(\my_empty_reg[1]_0 ),
        .O(D5[0]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_4__1
       (.I0(mem_reg_0_15_0_5_n_4),
        .I1(\my_empty_reg[1]_0 ),
        .O(D0[1]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_50__0
       (.I0(mem_reg_0_15_54_59_n_0),
        .I1(\my_empty_reg[1]_0 ),
        .O(D6[3]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_51__0
       (.I0(mem_reg_0_15_54_59_n_1),
        .I1(\my_empty_reg[1]_0 ),
        .O(D6[2]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_52__1
       (.I0(mem_reg_0_15_48_53_n_4),
        .I1(\my_empty_reg[1]_0 ),
        .O(D6[1]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_53__1
       (.I0(mem_reg_0_15_48_53_n_5),
        .I1(\my_empty_reg[1]_0 ),
        .O(D6[0]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_58__0
       (.I0(mem_reg_0_15_60_65_n_2),
        .I1(\my_empty_reg[1]_0 ),
        .O(D7[3]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_59__0
       (.I0(mem_reg_0_15_60_65_n_3),
        .I1(\my_empty_reg[1]_0 ),
        .O(D7[2]));
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_5__1
       (.I0(mem_reg_0_15_0_5_n_5),
        .I1(\my_empty_reg[1]_0 ),
        .O(D0[0]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_60__1
       (.I0(mem_reg_0_15_60_65_n_0),
        .I1(\my_empty_reg[1]_0 ),
        .O(D7[1]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_61__1
       (.I0(mem_reg_0_15_60_65_n_1),
        .I1(\my_empty_reg[1]_0 ),
        .O(D7[0]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_66__0
       (.I0(mem_reg_0_15_66_71_n_4),
        .I1(\my_empty_reg[1]_0 ),
        .O(D8[3]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_67__0
       (.I0(mem_reg_0_15_66_71_n_5),
        .I1(\my_empty_reg[1]_0 ),
        .O(D8[2]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_68__1
       (.I0(mem_reg_0_15_66_71_n_2),
        .I1(\my_empty_reg[1]_0 ),
        .O(D8[1]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_69__1
       (.I0(mem_reg_0_15_66_71_n_3),
        .I1(\my_empty_reg[1]_0 ),
        .O(D8[0]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_74__0
       (.I0(mem_reg_0_15_72_77_n_4),
        .I1(\my_empty_reg[1]_0 ),
        .O(D9[5]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_75__0
       (.I0(mem_reg_0_15_72_77_n_5),
        .I1(\my_empty_reg[1]_0 ),
        .O(D9[4]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    out_fifo_i_76__1
       (.I0(init_calib_complete_reg_rep__5),
        .I1(Q[3]),
        .I2(\my_empty_reg[1]_0 ),
        .I3(mem_reg_0_15_72_77_n_2),
        .O(D9[3]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    out_fifo_i_77__1
       (.I0(init_calib_complete_reg_rep__5),
        .I1(Q[2]),
        .I2(\my_empty_reg[1]_0 ),
        .I3(mem_reg_0_15_72_77_n_3),
        .O(D9[2]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    out_fifo_i_78__1
       (.I0(init_calib_complete_reg_rep__5),
        .I1(Q[1]),
        .I2(\my_empty_reg[1]_0 ),
        .I3(mem_reg_0_15_72_77_n_0),
        .O(D9[1]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    out_fifo_i_79__1
       (.I0(init_calib_complete_reg_rep__5),
        .I1(Q[0]),
        .I2(\my_empty_reg[1]_0 ),
        .I3(mem_reg_0_15_72_77_n_1),
        .O(D9[0]));
  FDRE \rd_ptr_reg[0] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[0]),
        .Q(\rd_ptr_reg_n_0_[0] ),
        .R(ofifo_rst));
  FDRE \rd_ptr_reg[1] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[1]),
        .Q(\rd_ptr_reg_n_0_[1] ),
        .R(ofifo_rst));
  FDRE \rd_ptr_reg[2] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[2]),
        .Q(\rd_ptr_reg_n_0_[2] ),
        .R(ofifo_rst));
  FDRE \rd_ptr_reg[3] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[3]),
        .Q(\rd_ptr_reg_n_0_[3] ),
        .R(ofifo_rst));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \rd_ptr_timing[0]_i_1__4 
       (.I0(\rd_ptr_reg_n_0_[3] ),
        .I1(\rd_ptr_reg_n_0_[0] ),
        .O(nxt_rd_ptr[0]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \rd_ptr_timing[1]_i_1__4 
       (.I0(\rd_ptr_reg_n_0_[1] ),
        .I1(\rd_ptr_reg_n_0_[3] ),
        .I2(\rd_ptr_reg_n_0_[0] ),
        .O(nxt_rd_ptr[1]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT4 #(
    .INIT(16'hAA6A)) 
    \rd_ptr_timing[2]_i_1__2 
       (.I0(\rd_ptr_reg_n_0_[2] ),
        .I1(\rd_ptr_reg_n_0_[1] ),
        .I2(\rd_ptr_reg_n_0_[0] ),
        .I3(\rd_ptr_reg_n_0_[3] ),
        .O(nxt_rd_ptr[2]));
  LUT2 #(
    .INIT(4'h1)) 
    \rd_ptr_timing[3]_i_1__1 
       (.I0(\my_empty_reg_n_0_[7] ),
        .I1(C_of_full),
        .O(rd_ptr0));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \rd_ptr_timing[3]_i_2__2 
       (.I0(\rd_ptr_reg_n_0_[2] ),
        .I1(\rd_ptr_reg_n_0_[1] ),
        .I2(\rd_ptr_reg_n_0_[0] ),
        .I3(\rd_ptr_reg_n_0_[3] ),
        .O(nxt_rd_ptr[3]));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[0]),
        .Q(rd_ptr_timing[0]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[1]),
        .Q(rd_ptr_timing[1]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[2] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[2]),
        .Q(rd_ptr_timing[2]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[3] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[3]),
        .Q(rd_ptr_timing[3]),
        .R(ofifo_rst));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \wr_ptr[0]_i_1__4 
       (.I0(wr_ptr[3]),
        .I1(wr_ptr[0]),
        .O(nxt_wr_ptr[0]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \wr_ptr[1]_i_1__4 
       (.I0(wr_ptr[1]),
        .I1(wr_ptr[3]),
        .I2(wr_ptr[0]),
        .O(nxt_wr_ptr[1]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT4 #(
    .INIT(16'hAA6A)) 
    \wr_ptr[2]_i_1__2 
       (.I0(wr_ptr[2]),
        .I1(wr_ptr[1]),
        .I2(wr_ptr[0]),
        .I3(wr_ptr[3]),
        .O(nxt_wr_ptr[2]));
  LUT4 #(
    .INIT(16'h5030)) 
    \wr_ptr[3]_i_1__1 
       (.I0(\my_full_reg_n_0_[4] ),
        .I1(\my_empty_reg_n_0_[7] ),
        .I2(mux_wrdata_en),
        .I3(C_of_full),
        .O(wr_ptr0));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \wr_ptr[3]_i_2__2 
       (.I0(wr_ptr[2]),
        .I1(wr_ptr[1]),
        .I2(wr_ptr[0]),
        .I3(wr_ptr[3]),
        .O(nxt_wr_ptr[3]));
  FDRE \wr_ptr_reg[0] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[0]),
        .Q(wr_ptr[0]),
        .R(ofifo_rst));
  FDRE \wr_ptr_reg[1] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[1]),
        .Q(wr_ptr[1]),
        .R(ofifo_rst));
  FDRE \wr_ptr_reg[2] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[2]),
        .Q(wr_ptr[2]),
        .R(ofifo_rst));
  FDRE \wr_ptr_reg[3] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[3]),
        .Q(wr_ptr[3]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[0]),
        .Q(wr_ptr_timing[0]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[1]),
        .Q(wr_ptr_timing[1]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[2] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[2]),
        .Q(wr_ptr_timing[2]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[3] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[3]),
        .Q(wr_ptr_timing[3]),
        .R(ofifo_rst));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_of_pre_fifo" *) 
module ddr_axi_mig_7series_v2_4_ddr_of_pre_fifo__parameterized5
   (D7,
    \my_empty_reg[1]_0 ,
    D6,
    D9,
    \my_empty_reg[7]_0 ,
    D1,
    D2,
    D3,
    D4,
    D8,
    \my_empty_reg[7]_1 ,
    SR,
    CLK,
    mc_cs_n,
    init_calib_complete_reg_rep__5,
    \cmd_pipe_plus.mc_we_n_reg[1] ,
    mc_cas_n,
    mux_cmd_wren,
    ofifo_rst_reg,
    phy_dout);
  output [5:0]D7;
  output \my_empty_reg[1]_0 ;
  output [1:0]D6;
  output [5:0]D9;
  output \my_empty_reg[7]_0 ;
  output [7:0]D1;
  output [3:0]D2;
  output [3:0]D3;
  output [3:0]D4;
  output [3:0]D8;
  output [33:0]\my_empty_reg[7]_1 ;
  input [0:0]SR;
  input CLK;
  input [0:0]mc_cs_n;
  input init_calib_complete_reg_rep__5;
  input [0:0]\cmd_pipe_plus.mc_we_n_reg[1] ;
  input [0:0]mc_cas_n;
  input mux_cmd_wren;
  input ofifo_rst_reg;
  input [18:0]phy_dout;

  wire CLK;
  wire [7:0]D1;
  wire [3:0]D2;
  wire [3:0]D3;
  wire [3:0]D4;
  wire [1:0]D6;
  wire [5:0]D7;
  wire [3:0]D8;
  wire [5:0]D9;
  wire [0:0]SR;
  wire [0:0]\cmd_pipe_plus.mc_we_n_reg[1] ;
  wire init_calib_complete_reg_rep__5;
  wire [0:0]mc_cas_n;
  wire [0:0]mc_cs_n;
  wire [77:2]mem_out;
  wire mux_cmd_wren;
  wire my_empty0;
  wire \my_empty[1]_i_1_n_0 ;
  wire \my_empty[7]_i_1_n_0 ;
  wire \my_empty[7]_i_3_n_0 ;
  wire \my_empty[7]_i_4_n_0 ;
  wire \my_empty_reg[1]_0 ;
  wire \my_empty_reg[7]_0 ;
  wire [33:0]\my_empty_reg[7]_1 ;
  wire \my_empty_reg_n_0_[7] ;
  wire my_full0;
  wire \my_full[4]_i_1_n_0 ;
  wire \my_full[4]_i_3_n_0 ;
  wire \my_full[4]_i_4_n_0 ;
  wire \my_full_reg_n_0_[4] ;
  wire [3:0]nxt_rd_ptr;
  wire [3:0]nxt_wr_ptr;
  wire ofifo_rst_reg;
  wire [18:0]phy_dout;
  wire [3:0]rd_ptr;
  wire [3:0]rd_ptr_timing;
  wire \rd_ptr_timing[3]_i_1_n_0 ;
  wire wr_en;
  wire [3:0]wr_ptr;
  wire wr_ptr0;
  wire [3:0]wr_ptr_timing;
  wire [1:0]NLW_mem_reg_0_15_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_36_41_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_42_47_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_48_53_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_54_59_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_60_65_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_66_71_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_6_11_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_72_77_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_15_12_17
       (.ADDRA({1'b0,rd_ptr}),
        .ADDRB({1'b0,rd_ptr}),
        .ADDRC({1'b0,rd_ptr}),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({phy_dout[0],phy_dout[0]}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[13:12]),
        .DOB(mem_out[15:14]),
        .DOC(\my_empty_reg[7]_1 [1:0]),
        .DOD(NLW_mem_reg_0_15_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_15_18_23
       (.ADDRA({1'b0,rd_ptr}),
        .ADDRB({1'b0,rd_ptr}),
        .ADDRC({1'b0,rd_ptr}),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({phy_dout[1],phy_dout[1]}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\my_empty_reg[7]_1 [3:2]),
        .DOB(mem_out[21:20]),
        .DOC(mem_out[23:22]),
        .DOD(NLW_mem_reg_0_15_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_15_24_29
       (.ADDRA({1'b0,rd_ptr}),
        .ADDRB({1'b0,rd_ptr}),
        .ADDRC({1'b0,rd_ptr}),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({phy_dout[2],phy_dout[2]}),
        .DIB({phy_dout[3],phy_dout[3]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\my_empty_reg[7]_1 [5:4]),
        .DOB(\my_empty_reg[7]_1 [7:6]),
        .DOC(mem_out[29:28]),
        .DOD(NLW_mem_reg_0_15_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_15_30_35
       (.ADDRA({1'b0,rd_ptr}),
        .ADDRB({1'b0,rd_ptr}),
        .ADDRC({1'b0,rd_ptr}),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB({phy_dout[4],phy_dout[4]}),
        .DIC({phy_dout[5],phy_dout[5]}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[31:30]),
        .DOB(\my_empty_reg[7]_1 [9:8]),
        .DOC(\my_empty_reg[7]_1 [11:10]),
        .DOD(NLW_mem_reg_0_15_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_15_36_41
       (.ADDRA({1'b0,rd_ptr}),
        .ADDRB({1'b0,rd_ptr}),
        .ADDRC({1'b0,rd_ptr}),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({phy_dout[6],phy_dout[6]}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[37:36]),
        .DOB(mem_out[39:38]),
        .DOC(\my_empty_reg[7]_1 [13:12]),
        .DOD(NLW_mem_reg_0_15_36_41_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_15_42_47
       (.ADDRA({1'b0,rd_ptr}),
        .ADDRB({1'b0,rd_ptr}),
        .ADDRC({1'b0,rd_ptr}),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({phy_dout[6],phy_dout[6]}),
        .DIB({phy_dout[7],phy_dout[7]}),
        .DIC({phy_dout[8],phy_dout[8]}),
        .DID({1'b0,1'b0}),
        .DOA(\my_empty_reg[7]_1 [15:14]),
        .DOB(\my_empty_reg[7]_1 [17:16]),
        .DOC(\my_empty_reg[7]_1 [19:18]),
        .DOD(NLW_mem_reg_0_15_42_47_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_15_48_53
       (.ADDRA({1'b0,rd_ptr}),
        .ADDRB({1'b0,rd_ptr}),
        .ADDRC({1'b0,rd_ptr}),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({phy_dout[9],phy_dout[9]}),
        .DIB({phy_dout[10],phy_dout[10]}),
        .DIC({phy_dout[11],phy_dout[11]}),
        .DID({1'b0,1'b0}),
        .DOA(\my_empty_reg[7]_1 [21:20]),
        .DOB(\my_empty_reg[7]_1 [23:22]),
        .DOC(\my_empty_reg[7]_1 [25:24]),
        .DOD(NLW_mem_reg_0_15_48_53_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_15_54_59
       (.ADDRA({1'b0,rd_ptr}),
        .ADDRB({1'b0,rd_ptr}),
        .ADDRC({1'b0,rd_ptr}),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({phy_dout[12],phy_dout[12]}),
        .DIB({phy_dout[13],phy_dout[13]}),
        .DIC({phy_dout[14],phy_dout[14]}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[55:54]),
        .DOB(\my_empty_reg[7]_1 [27:26]),
        .DOC(mem_out[59:58]),
        .DOD(NLW_mem_reg_0_15_54_59_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_15_60_65
       (.ADDRA({1'b0,rd_ptr}),
        .ADDRB({1'b0,rd_ptr}),
        .ADDRC({1'b0,rd_ptr}),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({phy_dout[15],phy_dout[15]}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[61:60]),
        .DOB(mem_out[63:62]),
        .DOC(\my_empty_reg[7]_1 [29:28]),
        .DOD(NLW_mem_reg_0_15_60_65_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_15_66_71
       (.ADDRA({1'b0,rd_ptr}),
        .ADDRB({1'b0,rd_ptr}),
        .ADDRC({1'b0,rd_ptr}),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({phy_dout[16],phy_dout[16]}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\my_empty_reg[7]_1 [31:30]),
        .DOB(mem_out[69:68]),
        .DOC(mem_out[71:70]),
        .DOD(NLW_mem_reg_0_15_66_71_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_15_6_11
       (.ADDRA({1'b0,rd_ptr}),
        .ADDRB({1'b0,rd_ptr}),
        .ADDRC({1'b0,rd_ptr}),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[7:6]),
        .DOB(mem_out[3:2]),
        .DOC(mem_out[5:4]),
        .DOD(NLW_mem_reg_0_15_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  LUT4 #(
    .INIT(16'h082A)) 
    mem_reg_0_15_6_11_i_1
       (.I0(mux_cmd_wren),
        .I1(ofifo_rst_reg),
        .I2(\my_full_reg_n_0_[4] ),
        .I3(\my_empty_reg[1]_0 ),
        .O(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_15_72_77
       (.ADDRA({1'b0,rd_ptr}),
        .ADDRB({1'b0,rd_ptr}),
        .ADDRC({1'b0,rd_ptr}),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({phy_dout[17],phy_dout[17]}),
        .DIB({phy_dout[18],phy_dout[18]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\my_empty_reg[7]_1 [33:32]),
        .DOB(mem_out[75:74]),
        .DOC(mem_out[77:76]),
        .DOD(NLW_mem_reg_0_15_72_77_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  LUT6 #(
    .INIT(64'hFFFFFFFFF071F070)) 
    \my_empty[1]_i_1 
       (.I0(mux_cmd_wren),
        .I1(ofifo_rst_reg),
        .I2(\my_empty_reg[1]_0 ),
        .I3(\my_full_reg_n_0_[4] ),
        .I4(my_empty0),
        .I5(SR),
        .O(\my_empty[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF071F070)) 
    \my_empty[7]_i_1 
       (.I0(mux_cmd_wren),
        .I1(ofifo_rst_reg),
        .I2(\my_empty_reg_n_0_[7] ),
        .I3(\my_full_reg_n_0_[4] ),
        .I4(my_empty0),
        .I5(SR),
        .O(\my_empty[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0300A03A)) 
    \my_empty[7]_i_2 
       (.I0(\my_empty[7]_i_3_n_0 ),
        .I1(\my_empty[7]_i_4_n_0 ),
        .I2(wr_ptr_timing[2]),
        .I3(rd_ptr[2]),
        .I4(wr_ptr_timing[3]),
        .O(my_empty0));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT5 #(
    .INIT(32'h82410482)) 
    \my_empty[7]_i_3 
       (.I0(wr_ptr_timing[0]),
        .I1(wr_ptr_timing[1]),
        .I2(rd_ptr[1]),
        .I3(rd_ptr[0]),
        .I4(rd_ptr[3]),
        .O(\my_empty[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    \my_empty[7]_i_4 
       (.I0(rd_ptr[1]),
        .I1(rd_ptr[0]),
        .I2(rd_ptr[3]),
        .I3(wr_ptr_timing[0]),
        .I4(wr_ptr_timing[1]),
        .O(\my_empty[7]_i_4_n_0 ));
  FDRE \my_empty_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_empty[1]_i_1_n_0 ),
        .Q(\my_empty_reg[1]_0 ),
        .R(1'b0));
  FDRE \my_empty_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_empty[7]_i_1_n_0 ),
        .Q(\my_empty_reg_n_0_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FF00FC80)) 
    \my_full[4]_i_1 
       (.I0(my_full0),
        .I1(mux_cmd_wren),
        .I2(ofifo_rst_reg),
        .I3(\my_full_reg_n_0_[4] ),
        .I4(\my_empty_reg_n_0_[7] ),
        .I5(SR),
        .O(\my_full[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0300A03A)) 
    \my_full[4]_i_2 
       (.I0(\my_full[4]_i_3_n_0 ),
        .I1(\my_full[4]_i_4_n_0 ),
        .I2(rd_ptr_timing[2]),
        .I3(wr_ptr[2]),
        .I4(rd_ptr_timing[3]),
        .O(my_full0));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT5 #(
    .INIT(32'h82410482)) 
    \my_full[4]_i_3 
       (.I0(rd_ptr_timing[0]),
        .I1(rd_ptr_timing[1]),
        .I2(wr_ptr[1]),
        .I3(wr_ptr[0]),
        .I4(wr_ptr[3]),
        .O(\my_full[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    \my_full[4]_i_4 
       (.I0(wr_ptr[1]),
        .I1(wr_ptr[0]),
        .I2(wr_ptr[3]),
        .I3(rd_ptr_timing[0]),
        .I4(rd_ptr_timing[1]),
        .O(\my_full[4]_i_4_n_0 ));
  FDRE \my_full_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_full[4]_i_1_n_0 ),
        .Q(\my_full_reg_n_0_[4] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    out_fifo_i_1
       (.I0(\my_empty_reg[1]_0 ),
        .I1(mux_cmd_wren),
        .I2(ofifo_rst_reg),
        .O(\my_empty_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_10
       (.I0(mem_out[13]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D1[5]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_11
       (.I0(mem_out[12]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D1[4]));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_12
       (.I0(mem_out[23]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D2[3]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_13
       (.I0(mem_out[22]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D2[2]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_14
       (.I0(mem_out[21]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D2[1]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_15
       (.I0(mem_out[20]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D2[0]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_2
       (.I0(mem_out[7]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D9[5]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_20
       (.I0(mem_out[31]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D3[3]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_21
       (.I0(mem_out[30]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D3[2]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_22
       (.I0(mem_out[29]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D3[1]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_23
       (.I0(mem_out[28]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D3[0]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_28
       (.I0(mem_out[39]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D4[3]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_29
       (.I0(mem_out[38]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D4[2]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_3
       (.I0(mem_out[6]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D9[4]));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_30
       (.I0(mem_out[37]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D4[1]));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_31
       (.I0(mem_out[36]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D4[0]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_4
       (.I0(mem_out[5]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D1[3]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT4 #(
    .INIT(16'hBBF0)) 
    out_fifo_i_44__2
       (.I0(\cmd_pipe_plus.mc_we_n_reg[1] ),
        .I1(init_calib_complete_reg_rep__5),
        .I2(mem_out[55]),
        .I3(\my_empty_reg[1]_0 ),
        .O(D6[1]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT4 #(
    .INIT(16'hBBF0)) 
    out_fifo_i_45__2
       (.I0(\cmd_pipe_plus.mc_we_n_reg[1] ),
        .I1(init_calib_complete_reg_rep__5),
        .I2(mem_out[54]),
        .I3(\my_empty_reg[1]_0 ),
        .O(D6[0]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_5
       (.I0(mem_out[4]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D1[2]));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_52
       (.I0(mem_out[63]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D7[5]));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_53
       (.I0(mem_out[62]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D7[4]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_54
       (.I0(mem_out[61]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D7[3]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_55
       (.I0(mem_out[60]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D7[2]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT4 #(
    .INIT(16'hBBF0)) 
    out_fifo_i_56__2
       (.I0(mc_cs_n),
        .I1(init_calib_complete_reg_rep__5),
        .I2(mem_out[59]),
        .I3(\my_empty_reg[1]_0 ),
        .O(D7[1]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT4 #(
    .INIT(16'hBBF0)) 
    out_fifo_i_57__2
       (.I0(mc_cs_n),
        .I1(init_calib_complete_reg_rep__5),
        .I2(mem_out[58]),
        .I3(\my_empty_reg[1]_0 ),
        .O(D7[0]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_6
       (.I0(mem_out[3]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D1[1]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_60
       (.I0(mem_out[71]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D8[3]));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_61
       (.I0(mem_out[70]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D8[2]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_62
       (.I0(mem_out[69]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D8[1]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_63
       (.I0(mem_out[68]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D8[0]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_68
       (.I0(mem_out[77]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D9[3]));
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_69
       (.I0(mem_out[76]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D9[2]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_7
       (.I0(mem_out[2]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D1[0]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT4 #(
    .INIT(16'hBBF0)) 
    out_fifo_i_70__2
       (.I0(mc_cas_n),
        .I1(init_calib_complete_reg_rep__5),
        .I2(mem_out[75]),
        .I3(\my_empty_reg[1]_0 ),
        .O(D9[1]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT4 #(
    .INIT(16'hBBF0)) 
    out_fifo_i_71__2
       (.I0(mc_cas_n),
        .I1(init_calib_complete_reg_rep__5),
        .I2(mem_out[74]),
        .I3(\my_empty_reg[1]_0 ),
        .O(D9[0]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_8
       (.I0(mem_out[15]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D1[7]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_9
       (.I0(mem_out[14]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D1[6]));
  FDRE \rd_ptr_reg[0] 
       (.C(CLK),
        .CE(\rd_ptr_timing[3]_i_1_n_0 ),
        .D(nxt_rd_ptr[0]),
        .Q(rd_ptr[0]),
        .R(SR));
  FDRE \rd_ptr_reg[1] 
       (.C(CLK),
        .CE(\rd_ptr_timing[3]_i_1_n_0 ),
        .D(nxt_rd_ptr[1]),
        .Q(rd_ptr[1]),
        .R(SR));
  FDRE \rd_ptr_reg[2] 
       (.C(CLK),
        .CE(\rd_ptr_timing[3]_i_1_n_0 ),
        .D(nxt_rd_ptr[2]),
        .Q(rd_ptr[2]),
        .R(SR));
  FDRE \rd_ptr_reg[3] 
       (.C(CLK),
        .CE(\rd_ptr_timing[3]_i_1_n_0 ),
        .D(nxt_rd_ptr[3]),
        .Q(rd_ptr[3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \rd_ptr_timing[0]_i_1 
       (.I0(rd_ptr[3]),
        .I1(rd_ptr[0]),
        .O(nxt_rd_ptr[0]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \rd_ptr_timing[1]_i_1 
       (.I0(rd_ptr[1]),
        .I1(rd_ptr[3]),
        .I2(rd_ptr[0]),
        .O(nxt_rd_ptr[1]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT4 #(
    .INIT(16'hAA6A)) 
    \rd_ptr_timing[2]_i_1 
       (.I0(rd_ptr[2]),
        .I1(rd_ptr[1]),
        .I2(rd_ptr[0]),
        .I3(rd_ptr[3]),
        .O(nxt_rd_ptr[2]));
  LUT2 #(
    .INIT(4'h1)) 
    \rd_ptr_timing[3]_i_1 
       (.I0(\my_empty_reg_n_0_[7] ),
        .I1(ofifo_rst_reg),
        .O(\rd_ptr_timing[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \rd_ptr_timing[3]_i_2 
       (.I0(rd_ptr[2]),
        .I1(rd_ptr[1]),
        .I2(rd_ptr[0]),
        .I3(rd_ptr[3]),
        .O(nxt_rd_ptr[3]));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(\rd_ptr_timing[3]_i_1_n_0 ),
        .D(nxt_rd_ptr[0]),
        .Q(rd_ptr_timing[0]),
        .R(SR));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(\rd_ptr_timing[3]_i_1_n_0 ),
        .D(nxt_rd_ptr[1]),
        .Q(rd_ptr_timing[1]),
        .R(SR));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[2] 
       (.C(CLK),
        .CE(\rd_ptr_timing[3]_i_1_n_0 ),
        .D(nxt_rd_ptr[2]),
        .Q(rd_ptr_timing[2]),
        .R(SR));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[3] 
       (.C(CLK),
        .CE(\rd_ptr_timing[3]_i_1_n_0 ),
        .D(nxt_rd_ptr[3]),
        .Q(rd_ptr_timing[3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \wr_ptr[0]_i_1 
       (.I0(wr_ptr[3]),
        .I1(wr_ptr[0]),
        .O(nxt_wr_ptr[0]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \wr_ptr[1]_i_1 
       (.I0(wr_ptr[1]),
        .I1(wr_ptr[3]),
        .I2(wr_ptr[0]),
        .O(nxt_wr_ptr[1]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT4 #(
    .INIT(16'hAA6A)) 
    \wr_ptr[2]_i_1 
       (.I0(wr_ptr[2]),
        .I1(wr_ptr[1]),
        .I2(wr_ptr[0]),
        .I3(wr_ptr[3]),
        .O(nxt_wr_ptr[2]));
  LUT4 #(
    .INIT(16'h082A)) 
    \wr_ptr[3]_i_1 
       (.I0(mux_cmd_wren),
        .I1(ofifo_rst_reg),
        .I2(\my_full_reg_n_0_[4] ),
        .I3(\my_empty_reg_n_0_[7] ),
        .O(wr_ptr0));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \wr_ptr[3]_i_2 
       (.I0(wr_ptr[2]),
        .I1(wr_ptr[1]),
        .I2(wr_ptr[0]),
        .I3(wr_ptr[3]),
        .O(nxt_wr_ptr[3]));
  FDRE \wr_ptr_reg[0] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[0]),
        .Q(wr_ptr[0]),
        .R(SR));
  FDRE \wr_ptr_reg[1] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[1]),
        .Q(wr_ptr[1]),
        .R(SR));
  FDRE \wr_ptr_reg[2] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[2]),
        .Q(wr_ptr[2]),
        .R(SR));
  FDRE \wr_ptr_reg[3] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[3]),
        .Q(wr_ptr[3]),
        .R(SR));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[0]),
        .Q(wr_ptr_timing[0]),
        .R(SR));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[1]),
        .Q(wr_ptr_timing[1]),
        .R(SR));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[2] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[2]),
        .Q(wr_ptr_timing[2]),
        .R(SR));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[3] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[3]),
        .Q(wr_ptr_timing[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_phy_4lanes" *) 
module ddr_axi_mig_7series_v2_4_ddr_phy_4lanes
   (pi_dqs_found_lanes,
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ,
    ofifo_rst_reg,
    mem_dqs_out,
    mem_dqs_ts,
    out_dq_2,
    mem_dq_ts,
    out_dm_0,
    out_dq_0,
    out_dq_6,
    out_dq_3,
    out_dq_1,
    out_dq_4,
    out_dq_7,
    out_dq_5,
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ,
    out_dq_13,
    out_dq_8,
    out_dq_15,
    out_dq_12,
    out_dq_10,
    out_dq_9,
    out_dq_11,
    out_dq_14,
    out_dm_1,
    phy_mc_ctl_full,
    ref_dll_lock,
    mcGo_w,
    idelay_ld_rst,
    \my_empty_reg[1] ,
    E,
    \cnt_read_reg[0] ,
    S,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6] ,
    in,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg[6] ,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg[6] ,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg[6] ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3] ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3] ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1] ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1] ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1] ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1] ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg[2] ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg[2] ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg[2] ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg[2] ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg[4] ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg[4] ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg[4] ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg[4] ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg[7] ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7] ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7] ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0] ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0] ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0] ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg[0] ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg[5] ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5] ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5] ,
    phy_rddata_en,
    \my_empty_reg[1]_0 ,
    \my_empty_reg[1]_1 ,
    \my_empty_reg[1]_2 ,
    sel,
    ADDRC,
    store_sr_req_r_reg,
    \cnt_idel_dec_cpt_r_reg[5] ,
    \gen_mux_rd[0].mux_rd_rise0_r_reg[0] ,
    \gen_mux_rd[1].mux_rd_rise0_r_reg[1] ,
    \gen_mux_rd[2].mux_rd_rise0_r_reg[2] ,
    \gen_mux_rd[3].mux_rd_rise0_r_reg[3] ,
    \gen_mux_rd[4].mux_rd_rise0_r_reg[4] ,
    \gen_mux_rd[5].mux_rd_rise0_r_reg[5] ,
    \gen_mux_rd[6].mux_rd_rise0_r_reg[6] ,
    \gen_mux_rd[7].mux_rd_rise0_r_reg[7] ,
    \gen_mux_rd[0].mux_rd_rise1_r_reg[0] ,
    \gen_mux_rd[1].mux_rd_rise1_r_reg[1] ,
    \gen_mux_rd[2].mux_rd_rise1_r_reg[2] ,
    \gen_mux_rd[3].mux_rd_rise1_r_reg[3] ,
    \gen_mux_rd[4].mux_rd_rise1_r_reg[4] ,
    \gen_mux_rd[5].mux_rd_rise1_r_reg[5] ,
    \gen_mux_rd[6].mux_rd_rise1_r_reg[6] ,
    \gen_mux_rd[7].mux_rd_rise1_r_reg[7] ,
    \gen_mux_rd[0].mux_rd_fall1_r_reg[0] ,
    \gen_mux_rd[1].mux_rd_fall1_r_reg[1] ,
    \gen_mux_rd[2].mux_rd_fall1_r_reg[2] ,
    \gen_mux_rd[3].mux_rd_fall1_r_reg[3] ,
    \gen_mux_rd[4].mux_rd_fall1_r_reg[4] ,
    \gen_mux_rd[5].mux_rd_fall1_r_reg[5] ,
    \gen_mux_rd[6].mux_rd_fall1_r_reg[6] ,
    \gen_mux_rd[7].mux_rd_fall1_r_reg[7] ,
    \gen_mux_rd[0].mux_rd_fall0_r_reg[0] ,
    \gen_mux_rd[1].mux_rd_fall0_r_reg[1] ,
    \gen_mux_rd[2].mux_rd_fall0_r_reg[2] ,
    \gen_mux_rd[3].mux_rd_fall0_r_reg[3] ,
    \gen_mux_rd[4].mux_rd_fall0_r_reg[4] ,
    \gen_mux_rd[5].mux_rd_fall0_r_reg[5] ,
    \gen_mux_rd[6].mux_rd_fall0_r_reg[6] ,
    \gen_mux_rd[7].mux_rd_fall0_r_reg[7] ,
    pi_phase_locked_all_r1_reg,
    \my_empty_reg[7] ,
    mem_dq_out,
    mem_out,
    \my_empty_reg[7]_0 ,
    if_empty_v,
    phy_mc_cmd_full,
    ddr_ck_out,
    ddr2_we_n,
    \my_empty_reg[7]_1 ,
    phy_mc_data_full,
    A_pi_counter_load_en146_out,
    \calib_sel_reg[1] ,
    A_pi_fine_enable142_out,
    A_pi_fine_inc144_out,
    freq_refclk,
    mem_refclk,
    mem_dqs_in,
    A_pi_rst_dqs_find140_out,
    sync_pulse,
    CLK,
    COUNTERLOADVAL,
    A_po_coarse_enable128_out,
    A_po_fine_enable126_out,
    A_po_fine_inc130_out,
    \write_buffer.wr_buf_out_data_reg[50] ,
    \write_buffer.wr_buf_out_data_reg[48] ,
    \write_buffer.wr_buf_out_data_reg[54] ,
    \write_buffer.wr_buf_out_data_reg[51] ,
    \write_buffer.wr_buf_out_data_reg[49] ,
    \write_buffer.wr_buf_out_data_reg[52] ,
    \write_buffer.wr_buf_out_data_reg[55] ,
    \write_buffer.wr_buf_out_data_reg[53] ,
    A_idelay_ce17_out,
    mem_dq_in,
    idelay_inc,
    LD0,
    CLKB0,
    ififo_rst_reg0,
    ofifo_rst_reg0,
    D_po_coarse_enable90_out,
    D_po_coarse_inc96_out,
    D_po_fine_enable87_out,
    D_po_fine_inc93_out,
    D0,
    D1,
    D2,
    \cmd_pipe_plus.mc_ras_n_reg[0] ,
    D5,
    D6,
    D7,
    \cmd_pipe_plus.mc_address_reg[18] ,
    D9,
    C_pi_counter_load_en81_out,
    \calib_sel_reg[1]_0 ,
    C_pi_fine_enable77_out,
    C_pi_fine_inc79_out,
    C_pi_rst_dqs_find75_out,
    \calib_zero_inputs_reg[0] ,
    C_po_coarse_enable63_out,
    C_po_fine_enable61_out,
    C_po_fine_inc65_out,
    \write_buffer.wr_buf_out_data_reg[61] ,
    \write_buffer.wr_buf_out_data_reg[56] ,
    \write_buffer.wr_buf_out_data_reg[63] ,
    \write_buffer.wr_buf_out_data_reg[60] ,
    \write_buffer.wr_buf_out_data_reg[58] ,
    \write_buffer.wr_buf_out_data_reg[57] ,
    \write_buffer.wr_buf_out_data_reg[59] ,
    \write_buffer.wr_buf_out_data_reg[62] ,
    C_idelay_ce7_out,
    LD0_0,
    CLKB0_1,
    ififo_rst_reg0_1,
    ofifo_rst_reg0_2,
    mux_cmd_wren,
    pll_locked,
    phy_read_calib,
    SR,
    PHYCTLWD,
    RST0,
    rstdiv0_sync_r1_reg_rep,
    mux_wrdata_en,
    fifo_out_data_r,
    rhandshake,
    \cnt_read_reg[1] ,
    po_stg2_wrcal_cnt,
    init_complete_r1_timing_reg,
    init_calib_complete_reg_rep__2,
    \cmd_pipe_plus.mc_bank_reg[5] ,
    mc_ras_n,
    init_calib_complete_reg_rep__5,
    mc_cs_n,
    \cmd_pipe_plus.mc_we_n_reg[1] ,
    mc_cas_n,
    Q,
    tail_r,
    rstdiv0_sync_r1_reg_rep__10,
    \rd_mux_sel_r_reg[0] ,
    mux_wrdata,
    mux_wrdata_mask,
    mux_address,
    phy_dout,
    calib_sel,
    \cmd_pipe_plus.mc_address_reg[21] ,
    D3,
    D4,
    \cmd_pipe_plus.mc_address_reg[20] ,
    \cmd_pipe_plus.mc_we_n_reg[0] ,
    \cmd_pipe_plus.mc_cas_n_reg[0] ,
    D8,
    \cmd_pipe_plus.mc_cas_n_reg[0]_0 ,
    \cmd_pipe_plus.mc_cas_n_reg[1] );
  output [1:0]pi_dqs_found_lanes;
  output \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ;
  output ofifo_rst_reg;
  output [1:0]mem_dqs_out;
  output [1:0]mem_dqs_ts;
  output out_dq_2;
  output [17:0]mem_dq_ts;
  output out_dm_0;
  output out_dq_0;
  output out_dq_6;
  output out_dq_3;
  output out_dq_1;
  output out_dq_4;
  output out_dq_7;
  output out_dq_5;
  output \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ;
  output out_dq_13;
  output out_dq_8;
  output out_dq_15;
  output out_dq_12;
  output out_dq_10;
  output out_dq_9;
  output out_dq_11;
  output out_dq_14;
  output out_dm_1;
  output phy_mc_ctl_full;
  output ref_dll_lock;
  output [0:0]mcGo_w;
  output idelay_ld_rst;
  output \my_empty_reg[1] ;
  output [0:0]E;
  output \cnt_read_reg[0] ;
  output [0:0]S;
  output \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6] ;
  output [63:0]in;
  output \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg[6] ;
  output \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg[6] ;
  output \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg[6] ;
  output \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3] ;
  output \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ;
  output \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3] ;
  output \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ;
  output \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1] ;
  output \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1] ;
  output \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1] ;
  output \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1] ;
  output \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg[2] ;
  output \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg[2] ;
  output \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg[2] ;
  output \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg[2] ;
  output \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg[4] ;
  output \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg[4] ;
  output \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg[4] ;
  output \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg[4] ;
  output \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] ;
  output \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg[7] ;
  output \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7] ;
  output \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7] ;
  output \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0] ;
  output \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0] ;
  output \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0] ;
  output \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg[0] ;
  output \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] ;
  output \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg[5] ;
  output \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5] ;
  output \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5] ;
  output phy_rddata_en;
  output \my_empty_reg[1]_0 ;
  output \my_empty_reg[1]_1 ;
  output \my_empty_reg[1]_2 ;
  output sel;
  output [0:0]ADDRC;
  output store_sr_req_r_reg;
  output [5:0]\cnt_idel_dec_cpt_r_reg[5] ;
  output \gen_mux_rd[0].mux_rd_rise0_r_reg[0] ;
  output \gen_mux_rd[1].mux_rd_rise0_r_reg[1] ;
  output \gen_mux_rd[2].mux_rd_rise0_r_reg[2] ;
  output \gen_mux_rd[3].mux_rd_rise0_r_reg[3] ;
  output \gen_mux_rd[4].mux_rd_rise0_r_reg[4] ;
  output \gen_mux_rd[5].mux_rd_rise0_r_reg[5] ;
  output \gen_mux_rd[6].mux_rd_rise0_r_reg[6] ;
  output \gen_mux_rd[7].mux_rd_rise0_r_reg[7] ;
  output \gen_mux_rd[0].mux_rd_rise1_r_reg[0] ;
  output \gen_mux_rd[1].mux_rd_rise1_r_reg[1] ;
  output \gen_mux_rd[2].mux_rd_rise1_r_reg[2] ;
  output \gen_mux_rd[3].mux_rd_rise1_r_reg[3] ;
  output \gen_mux_rd[4].mux_rd_rise1_r_reg[4] ;
  output \gen_mux_rd[5].mux_rd_rise1_r_reg[5] ;
  output \gen_mux_rd[6].mux_rd_rise1_r_reg[6] ;
  output \gen_mux_rd[7].mux_rd_rise1_r_reg[7] ;
  output \gen_mux_rd[0].mux_rd_fall1_r_reg[0] ;
  output \gen_mux_rd[1].mux_rd_fall1_r_reg[1] ;
  output \gen_mux_rd[2].mux_rd_fall1_r_reg[2] ;
  output \gen_mux_rd[3].mux_rd_fall1_r_reg[3] ;
  output \gen_mux_rd[4].mux_rd_fall1_r_reg[4] ;
  output \gen_mux_rd[5].mux_rd_fall1_r_reg[5] ;
  output \gen_mux_rd[6].mux_rd_fall1_r_reg[6] ;
  output \gen_mux_rd[7].mux_rd_fall1_r_reg[7] ;
  output \gen_mux_rd[0].mux_rd_fall0_r_reg[0] ;
  output \gen_mux_rd[1].mux_rd_fall0_r_reg[1] ;
  output \gen_mux_rd[2].mux_rd_fall0_r_reg[2] ;
  output \gen_mux_rd[3].mux_rd_fall0_r_reg[3] ;
  output \gen_mux_rd[4].mux_rd_fall0_r_reg[4] ;
  output \gen_mux_rd[5].mux_rd_fall0_r_reg[5] ;
  output \gen_mux_rd[6].mux_rd_fall0_r_reg[6] ;
  output \gen_mux_rd[7].mux_rd_fall0_r_reg[7] ;
  output pi_phase_locked_all_r1_reg;
  output [31:0]\my_empty_reg[7] ;
  output [11:0]mem_dq_out;
  output [41:0]mem_out;
  output [31:0]\my_empty_reg[7]_0 ;
  output if_empty_v;
  output phy_mc_cmd_full;
  output [1:0]ddr_ck_out;
  output [9:0]ddr2_we_n;
  output [33:0]\my_empty_reg[7]_1 ;
  output phy_mc_data_full;
  input A_pi_counter_load_en146_out;
  input \calib_sel_reg[1] ;
  input A_pi_fine_enable142_out;
  input A_pi_fine_inc144_out;
  input freq_refclk;
  input mem_refclk;
  input [1:0]mem_dqs_in;
  input A_pi_rst_dqs_find140_out;
  input sync_pulse;
  input CLK;
  input [5:0]COUNTERLOADVAL;
  input A_po_coarse_enable128_out;
  input A_po_fine_enable126_out;
  input A_po_fine_inc130_out;
  input [3:0]\write_buffer.wr_buf_out_data_reg[50] ;
  input [3:0]\write_buffer.wr_buf_out_data_reg[48] ;
  input [3:0]\write_buffer.wr_buf_out_data_reg[54] ;
  input [3:0]\write_buffer.wr_buf_out_data_reg[51] ;
  input [3:0]\write_buffer.wr_buf_out_data_reg[49] ;
  input [3:0]\write_buffer.wr_buf_out_data_reg[52] ;
  input [3:0]\write_buffer.wr_buf_out_data_reg[55] ;
  input [3:0]\write_buffer.wr_buf_out_data_reg[53] ;
  input A_idelay_ce17_out;
  input [15:0]mem_dq_in;
  input idelay_inc;
  input LD0;
  input CLKB0;
  input ififo_rst_reg0;
  input ofifo_rst_reg0;
  input D_po_coarse_enable90_out;
  input D_po_coarse_inc96_out;
  input D_po_fine_enable87_out;
  input D_po_fine_inc93_out;
  input [3:0]D0;
  input [3:0]D1;
  input [3:0]D2;
  input [1:0]\cmd_pipe_plus.mc_ras_n_reg[0] ;
  input [7:0]D5;
  input [7:0]D6;
  input [3:0]D7;
  input [3:0]\cmd_pipe_plus.mc_address_reg[18] ;
  input [3:0]D9;
  input C_pi_counter_load_en81_out;
  input \calib_sel_reg[1]_0 ;
  input C_pi_fine_enable77_out;
  input C_pi_fine_inc79_out;
  input C_pi_rst_dqs_find75_out;
  input [5:0]\calib_zero_inputs_reg[0] ;
  input C_po_coarse_enable63_out;
  input C_po_fine_enable61_out;
  input C_po_fine_inc65_out;
  input [3:0]\write_buffer.wr_buf_out_data_reg[61] ;
  input [3:0]\write_buffer.wr_buf_out_data_reg[56] ;
  input [3:0]\write_buffer.wr_buf_out_data_reg[63] ;
  input [3:0]\write_buffer.wr_buf_out_data_reg[60] ;
  input [3:0]\write_buffer.wr_buf_out_data_reg[58] ;
  input [3:0]\write_buffer.wr_buf_out_data_reg[57] ;
  input [3:0]\write_buffer.wr_buf_out_data_reg[59] ;
  input [3:0]\write_buffer.wr_buf_out_data_reg[62] ;
  input C_idelay_ce7_out;
  input LD0_0;
  input CLKB0_1;
  input ififo_rst_reg0_1;
  input ofifo_rst_reg0_2;
  input mux_cmd_wren;
  input pll_locked;
  input phy_read_calib;
  input [0:0]SR;
  input [10:0]PHYCTLWD;
  input RST0;
  input rstdiv0_sync_r1_reg_rep;
  input mux_wrdata_en;
  input [0:0]fifo_out_data_r;
  input rhandshake;
  input [0:0]\cnt_read_reg[1] ;
  input [0:0]po_stg2_wrcal_cnt;
  input init_complete_r1_timing_reg;
  input init_calib_complete_reg_rep__2;
  input [1:0]\cmd_pipe_plus.mc_bank_reg[5] ;
  input [0:0]mc_ras_n;
  input init_calib_complete_reg_rep__5;
  input [0:0]mc_cs_n;
  input [0:0]\cmd_pipe_plus.mc_we_n_reg[1] ;
  input [0:0]mc_cas_n;
  input [7:0]Q;
  input [0:0]tail_r;
  input rstdiv0_sync_r1_reg_rep__10;
  input \rd_mux_sel_r_reg[0] ;
  input [63:0]mux_wrdata;
  input [7:0]mux_wrdata_mask;
  input [25:0]mux_address;
  input [7:0]phy_dout;
  input [0:0]calib_sel;
  input [3:0]\cmd_pipe_plus.mc_address_reg[21] ;
  input [3:0]D3;
  input [3:0]D4;
  input [7:0]\cmd_pipe_plus.mc_address_reg[20] ;
  input [5:0]\cmd_pipe_plus.mc_we_n_reg[0] ;
  input [1:0]\cmd_pipe_plus.mc_cas_n_reg[0] ;
  input [3:0]D8;
  input [1:0]\cmd_pipe_plus.mc_cas_n_reg[0]_0 ;
  input [8:0]\cmd_pipe_plus.mc_cas_n_reg[1] ;

  wire [0:0]ADDRC;
  wire A_idelay_ce17_out;
  wire A_pi_counter_load_en146_out;
  wire [5:0]A_pi_counter_read_val;
  wire A_pi_fine_enable142_out;
  wire A_pi_fine_inc144_out;
  wire A_pi_rst_dqs_find140_out;
  wire A_po_coarse_enable128_out;
  wire A_po_fine_enable126_out;
  wire A_po_fine_inc130_out;
  wire CLK;
  wire CLKB0;
  wire CLKB0_1;
  wire [5:0]COUNTERLOADVAL;
  wire C_idelay_ce7_out;
  wire C_pi_counter_load_en81_out;
  wire C_pi_fine_enable77_out;
  wire C_pi_fine_inc79_out;
  wire C_pi_rst_dqs_find75_out;
  wire C_po_coarse_enable63_out;
  wire C_po_fine_enable61_out;
  wire C_po_fine_inc65_out;
  wire [3:0]D0;
  wire [3:0]D1;
  wire [3:0]D2;
  wire [3:0]D3;
  wire [3:0]D4;
  wire [7:0]D5;
  wire [7:0]D6;
  wire [3:0]D7;
  wire [3:0]D8;
  wire [3:0]D9;
  wire D_of_full;
  wire D_po_coarse_enable90_out;
  wire D_po_coarse_inc96_out;
  wire D_po_fine_enable87_out;
  wire D_po_fine_inc93_out;
  wire [0:0]E;
  wire LD0;
  wire LD0_0;
  wire [10:0]PHYCTLWD;
  wire [7:0]Q;
  wire RST0;
  wire [0:0]S;
  wire [0:0]SR;
  wire [0:0]calib_sel;
  wire \calib_sel_reg[1] ;
  wire \calib_sel_reg[1]_0 ;
  wire [5:0]\calib_zero_inputs_reg[0] ;
  wire [3:0]\cmd_pipe_plus.mc_address_reg[18] ;
  wire [7:0]\cmd_pipe_plus.mc_address_reg[20] ;
  wire [3:0]\cmd_pipe_plus.mc_address_reg[21] ;
  wire [1:0]\cmd_pipe_plus.mc_bank_reg[5] ;
  wire [1:0]\cmd_pipe_plus.mc_cas_n_reg[0] ;
  wire [1:0]\cmd_pipe_plus.mc_cas_n_reg[0]_0 ;
  wire [8:0]\cmd_pipe_plus.mc_cas_n_reg[1] ;
  wire [1:0]\cmd_pipe_plus.mc_ras_n_reg[0] ;
  wire [5:0]\cmd_pipe_plus.mc_we_n_reg[0] ;
  wire [0:0]\cmd_pipe_plus.mc_we_n_reg[1] ;
  wire [5:0]\cnt_idel_dec_cpt_r_reg[5] ;
  wire \cnt_read_reg[0] ;
  wire [0:0]\cnt_read_reg[1] ;
  wire [9:0]ddr2_we_n;
  wire \ddr_byte_lane_C.ddr_byte_lane_C_n_128 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C_n_165 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C_n_166 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C_n_167 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C_n_168 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C_n_169 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C_n_170 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C_n_2 ;
  wire [1:0]ddr_ck_out;
  wire \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ;
  wire \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ;
  wire [3:0]\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty ;
  wire [3:3]\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_0 ;
  wire [0:0]fifo_out_data_r;
  wire freq_refclk;
  wire \gen_mux_rd[0].mux_rd_fall0_r_reg[0] ;
  wire \gen_mux_rd[0].mux_rd_fall1_r_reg[0] ;
  wire \gen_mux_rd[0].mux_rd_rise0_r_reg[0] ;
  wire \gen_mux_rd[0].mux_rd_rise1_r_reg[0] ;
  wire \gen_mux_rd[1].mux_rd_fall0_r_reg[1] ;
  wire \gen_mux_rd[1].mux_rd_fall1_r_reg[1] ;
  wire \gen_mux_rd[1].mux_rd_rise0_r_reg[1] ;
  wire \gen_mux_rd[1].mux_rd_rise1_r_reg[1] ;
  wire \gen_mux_rd[2].mux_rd_fall0_r_reg[2] ;
  wire \gen_mux_rd[2].mux_rd_fall1_r_reg[2] ;
  wire \gen_mux_rd[2].mux_rd_rise0_r_reg[2] ;
  wire \gen_mux_rd[2].mux_rd_rise1_r_reg[2] ;
  wire \gen_mux_rd[3].mux_rd_fall0_r_reg[3] ;
  wire \gen_mux_rd[3].mux_rd_fall1_r_reg[3] ;
  wire \gen_mux_rd[3].mux_rd_rise0_r_reg[3] ;
  wire \gen_mux_rd[3].mux_rd_rise1_r_reg[3] ;
  wire \gen_mux_rd[4].mux_rd_fall0_r_reg[4] ;
  wire \gen_mux_rd[4].mux_rd_fall1_r_reg[4] ;
  wire \gen_mux_rd[4].mux_rd_rise0_r_reg[4] ;
  wire \gen_mux_rd[4].mux_rd_rise1_r_reg[4] ;
  wire \gen_mux_rd[5].mux_rd_fall0_r_reg[5] ;
  wire \gen_mux_rd[5].mux_rd_fall1_r_reg[5] ;
  wire \gen_mux_rd[5].mux_rd_rise0_r_reg[5] ;
  wire \gen_mux_rd[5].mux_rd_rise1_r_reg[5] ;
  wire \gen_mux_rd[6].mux_rd_fall0_r_reg[6] ;
  wire \gen_mux_rd[6].mux_rd_fall1_r_reg[6] ;
  wire \gen_mux_rd[6].mux_rd_rise0_r_reg[6] ;
  wire \gen_mux_rd[6].mux_rd_rise1_r_reg[6] ;
  wire \gen_mux_rd[7].mux_rd_fall0_r_reg[7] ;
  wire \gen_mux_rd[7].mux_rd_fall1_r_reg[7] ;
  wire \gen_mux_rd[7].mux_rd_rise0_r_reg[7] ;
  wire \gen_mux_rd[7].mux_rd_rise1_r_reg[7] ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0] ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0] ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg[0] ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0] ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1] ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1] ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1] ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1] ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg[2] ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg[2] ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg[2] ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg[2] ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3] ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3] ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg[4] ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg[4] ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg[4] ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg[4] ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5] ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5] ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg[5] ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg[6] ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6] ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg[6] ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg[6] ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7] ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7] ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg[7] ;
  wire idelay_inc;
  wire idelay_ld_rst;
  wire [3:3]if_empty_r;
  wire [3:3]if_empty_r_1;
  wire if_empty_v;
  wire ififo_rst_reg0;
  wire ififo_rst_reg0_1;
  wire [63:0]in;
  wire init_calib_complete_reg_rep__2;
  wire init_calib_complete_reg_rep__5;
  wire init_complete_r1_timing_reg;
  wire [0:0]mcGo_w;
  wire [0:0]mc_cas_n;
  wire [0:0]mc_cs_n;
  wire [0:0]mc_ras_n;
  wire [15:0]mem_dq_in;
  wire [11:0]mem_dq_out;
  wire [17:0]mem_dq_ts;
  wire [1:0]mem_dqs_in;
  wire [1:0]mem_dqs_out;
  wire [1:0]mem_dqs_ts;
  wire [41:0]mem_out;
  wire mem_refclk;
  wire [25:0]mux_address;
  wire mux_cmd_wren;
  wire [63:0]mux_wrdata;
  wire mux_wrdata_en;
  wire [7:0]mux_wrdata_mask;
  wire \my_empty_reg[1] ;
  wire \my_empty_reg[1]_0 ;
  wire \my_empty_reg[1]_1 ;
  wire \my_empty_reg[1]_2 ;
  wire [31:0]\my_empty_reg[7] ;
  wire [31:0]\my_empty_reg[7]_0 ;
  wire [33:0]\my_empty_reg[7]_1 ;
  wire [4:2]\of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt_reg ;
  wire ofifo_rst;
  wire ofifo_rst_reg;
  wire ofifo_rst_reg0;
  wire ofifo_rst_reg0_2;
  wire out_dm_0;
  wire out_dm_1;
  wire out_dq_0;
  wire out_dq_1;
  wire out_dq_10;
  wire out_dq_11;
  wire out_dq_12;
  wire out_dq_13;
  wire out_dq_14;
  wire out_dq_15;
  wire out_dq_2;
  wire out_dq_3;
  wire out_dq_4;
  wire out_dq_5;
  wire out_dq_6;
  wire out_dq_7;
  wire out_dq_8;
  wire out_dq_9;
  wire p_0_in;
  wire [3:3]phaser_ctl_bus;
  wire phy_control_i_n_0;
  wire phy_control_i_n_1;
  wire phy_control_i_n_10;
  wire phy_control_i_n_11;
  wire phy_control_i_n_14;
  wire phy_control_i_n_15;
  wire phy_control_i_n_16;
  wire phy_control_i_n_17;
  wire phy_control_i_n_18;
  wire phy_control_i_n_19;
  wire phy_control_i_n_20;
  wire phy_control_i_n_21;
  wire phy_control_i_n_23;
  wire phy_control_i_n_24;
  wire phy_control_i_n_25;
  wire phy_control_i_n_3;
  wire phy_control_i_n_4;
  wire phy_control_i_n_5;
  wire phy_control_i_n_6;
  wire phy_control_i_n_7;
  wire phy_control_i_n_8;
  wire phy_control_i_n_9;
  wire [7:0]phy_dout;
  wire [1:0]phy_encalib;
  wire phy_mc_cmd_full;
  wire phy_mc_ctl_full;
  wire phy_mc_data_full;
  wire phy_rddata_en;
  wire phy_read_calib;
  wire [1:0]pi_dqs_found_lanes;
  wire pi_phase_locked_all_r1_reg;
  wire pll_locked;
  wire [0:0]po_stg2_wrcal_cnt;
  wire rclk_delay_11;
  wire \rclk_delay_reg[10]_srl11_i_1_n_0 ;
  wire \rclk_delay_reg[10]_srl11_n_0 ;
  wire \rd_mux_sel_r_reg[0] ;
  wire ref_dll_lock;
  wire rhandshake;
  wire rst_out_i_1_n_0;
  wire rst_out_reg_n_0;
  wire rst_primitives;
  wire rstdiv0_sync_r1_reg_rep;
  wire rstdiv0_sync_r1_reg_rep__10;
  wire sel;
  wire store_sr_req_r_reg;
  wire sync_pulse;
  wire [0:0]tail_r;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[48] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[49] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[50] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[51] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[52] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[53] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[54] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[55] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[56] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[57] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[58] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[59] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[60] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[61] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[62] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[63] ;

  FDRE #(
    .INIT(1'b0)) 
    A_rst_primitives_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rst_primitives),
        .Q(ofifo_rst_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cnt_idel_dec_cpt_r[5]_i_3 
       (.I0(\cnt_idel_dec_cpt_r_reg[5] [3]),
        .I1(\cnt_idel_dec_cpt_r_reg[5] [4]),
        .I2(\cnt_idel_dec_cpt_r_reg[5] [1]),
        .I3(\cnt_idel_dec_cpt_r_reg[5] [5]),
        .I4(\cnt_idel_dec_cpt_r_reg[5] [2]),
        .I5(\cnt_idel_dec_cpt_r_reg[5] [0]),
        .O(store_sr_req_r_reg));
  ddr_axi_mig_7series_v2_4_ddr_byte_lane \ddr_byte_lane_A.ddr_byte_lane_A 
       (.A_idelay_ce17_out(A_idelay_ce17_out),
        .A_pi_counter_load_en146_out(A_pi_counter_load_en146_out),
        .A_pi_fine_enable142_out(A_pi_fine_enable142_out),
        .A_pi_fine_inc144_out(A_pi_fine_inc144_out),
        .A_pi_rst_dqs_find140_out(A_pi_rst_dqs_find140_out),
        .A_po_coarse_enable128_out(A_po_coarse_enable128_out),
        .A_po_fine_enable126_out(A_po_fine_enable126_out),
        .A_po_fine_inc130_out(A_po_fine_inc130_out),
        .A_rst_primitives_reg(ofifo_rst_reg),
        .A_rst_primitives_reg_0(\ddr_byte_lane_C.ddr_byte_lane_C_n_2 ),
        .CLK(CLK),
        .CLKB0(CLKB0),
        .COUNTERLOADVAL(COUNTERLOADVAL),
        .COUNTERREADVAL(A_pi_counter_read_val),
        .INBURSTPENDING(phy_control_i_n_21),
        .INRANKA({phy_control_i_n_4,phy_control_i_n_5}),
        .LD0(LD0),
        .OUTBURSTPENDING(phy_control_i_n_25),
        .PCENABLECALIB(phy_encalib),
        .Q({Q[6],Q[4],Q[2],Q[0]}),
        .\calib_sel_reg[1] (\calib_sel_reg[1] ),
        .\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 (\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ),
        .\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_1 (\ddr_byte_lane_C.ddr_byte_lane_C_n_128 ),
        .\entry_cnt_reg[4] (\of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt_reg ),
        .freq_refclk(freq_refclk),
        .idelay_inc(idelay_inc),
        .idelay_ld_rst(idelay_ld_rst),
        .if_empty_r(if_empty_r),
        .if_empty_r_0(if_empty_r_1),
        .ififo_rst_reg0(ififo_rst_reg0),
        .in({in[55:48],in[39:32],in[23:16],in[7:0]}),
        .init_calib_complete_reg_rep__5(init_calib_complete_reg_rep__5),
        .mem_dq_in(mem_dq_in[7:0]),
        .mem_dq_ts(mem_dq_ts[8:0]),
        .mem_dqs_in(mem_dqs_in[0]),
        .mem_dqs_out(mem_dqs_out[0]),
        .mem_dqs_ts(mem_dqs_ts[0]),
        .mem_refclk(mem_refclk),
        .mux_wrdata_en(mux_wrdata_en),
        .my_empty(\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_0 ),
        .\my_empty_reg[1] (\my_empty_reg[1]_1 ),
        .\my_empty_reg[7] (\my_empty_reg[7] ),
        .ofifo_rst_reg0(ofifo_rst_reg0),
        .out_dm_0(out_dm_0),
        .out_dq_0(out_dq_0),
        .out_dq_1(out_dq_1),
        .out_dq_2(out_dq_2),
        .out_dq_3(out_dq_3),
        .out_dq_4(out_dq_4),
        .out_dq_5(out_dq_5),
        .out_dq_6(out_dq_6),
        .out_dq_7(out_dq_7),
        .phy_dout({mux_wrdata[53],mux_wrdata[37],mux_wrdata[21],mux_wrdata[5],mux_wrdata[55],mux_wrdata[39],mux_wrdata[23],mux_wrdata[7],mux_wrdata[52],mux_wrdata[36],mux_wrdata[20],mux_wrdata[4],mux_wrdata[49],mux_wrdata[33],mux_wrdata[17],mux_wrdata[1],mux_wrdata[51],mux_wrdata[35],mux_wrdata[19],mux_wrdata[3],mux_wrdata[54],mux_wrdata[38],mux_wrdata[22],mux_wrdata[6],mux_wrdata[48],mux_wrdata[32],mux_wrdata[16],mux_wrdata[0],mux_wrdata_mask[6],mux_wrdata_mask[4],mux_wrdata_mask[2],mux_wrdata_mask[0],mux_wrdata[50],mux_wrdata[34],mux_wrdata[18],mux_wrdata[2]}),
        .phy_mc_data_full(phy_mc_data_full),
        .pi_dqs_found_lanes(pi_dqs_found_lanes[0]),
        .pi_phase_locked_all_r1_reg(pi_phase_locked_all_r1_reg),
        .\rd_ptr_reg[0] ({\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [3],\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [0]}),
        .sync_pulse(sync_pulse),
        .\write_buffer.wr_buf_out_data_reg[48] (\write_buffer.wr_buf_out_data_reg[48] ),
        .\write_buffer.wr_buf_out_data_reg[49] (\write_buffer.wr_buf_out_data_reg[49] ),
        .\write_buffer.wr_buf_out_data_reg[50] (\write_buffer.wr_buf_out_data_reg[50] ),
        .\write_buffer.wr_buf_out_data_reg[51] (\write_buffer.wr_buf_out_data_reg[51] ),
        .\write_buffer.wr_buf_out_data_reg[52] (\write_buffer.wr_buf_out_data_reg[52] ),
        .\write_buffer.wr_buf_out_data_reg[53] (\write_buffer.wr_buf_out_data_reg[53] ),
        .\write_buffer.wr_buf_out_data_reg[54] (\write_buffer.wr_buf_out_data_reg[54] ),
        .\write_buffer.wr_buf_out_data_reg[55] (\write_buffer.wr_buf_out_data_reg[55] ));
  ddr_axi_mig_7series_v2_4_ddr_byte_lane__parameterized0 \ddr_byte_lane_B.ddr_byte_lane_B 
       (.A_rst_primitives_reg(ofifo_rst_reg),
        .CLK(CLK),
        .D0(D0),
        .D1(D1),
        .D2(D2),
        .D5(D5),
        .D6(D6),
        .D7(D7),
        .D9(D9),
        .D_of_full(D_of_full),
        .D_po_coarse_enable90_out(D_po_coarse_enable90_out),
        .D_po_coarse_inc96_out(D_po_coarse_inc96_out),
        .D_po_fine_enable87_out(D_po_fine_enable87_out),
        .D_po_fine_inc93_out(D_po_fine_inc93_out),
        .OUTBURSTPENDING(phy_control_i_n_24),
        .PCENABLECALIB(phy_encalib),
        .SR(ofifo_rst),
        .\cmd_pipe_plus.mc_address_reg[18] (\cmd_pipe_plus.mc_address_reg[18] ),
        .\cmd_pipe_plus.mc_bank_reg[5] (\cmd_pipe_plus.mc_bank_reg[5] ),
        .\cmd_pipe_plus.mc_ras_n_reg[0] (\cmd_pipe_plus.mc_ras_n_reg[0] ),
        .freq_refclk(freq_refclk),
        .init_calib_complete_reg_rep__2(init_calib_complete_reg_rep__2),
        .init_calib_complete_reg_rep__5(init_calib_complete_reg_rep__5),
        .mc_ras_n(mc_ras_n),
        .mem_dq_out(mem_dq_out),
        .mem_out(mem_out),
        .mem_refclk(mem_refclk),
        .mux_cmd_wren(mux_cmd_wren),
        .\my_empty_reg[1] (\my_empty_reg[1] ),
        .phy_dout({mux_address[22],mux_address[9],mux_address[18],mux_address[5],mux_address[14],mux_address[1],phy_dout[7:4],mux_address[23],mux_address[10],mux_address[13],mux_address[0],phy_dout[3:0],mux_address[16],mux_address[3],mux_address[15],mux_address[2],mux_address[25],mux_address[12]}),
        .phy_mc_cmd_full(phy_mc_cmd_full),
        .sync_pulse(sync_pulse));
  ddr_axi_mig_7series_v2_4_ddr_byte_lane__parameterized1 \ddr_byte_lane_C.ddr_byte_lane_C 
       (.ADDRC(ADDRC),
        .A_rst_primitives_reg(ofifo_rst_reg),
        .CLK(CLK),
        .CLKB0_1(CLKB0_1),
        .COUNTERREADVAL(A_pi_counter_read_val),
        .C_idelay_ce7_out(C_idelay_ce7_out),
        .C_pi_counter_load_en81_out(C_pi_counter_load_en81_out),
        .C_pi_fine_enable77_out(C_pi_fine_enable77_out),
        .C_pi_fine_inc79_out(C_pi_fine_inc79_out),
        .C_pi_rst_dqs_find75_out(C_pi_rst_dqs_find75_out),
        .C_po_coarse_enable63_out(C_po_coarse_enable63_out),
        .C_po_fine_enable61_out(C_po_fine_enable61_out),
        .C_po_fine_inc65_out(C_po_fine_inc65_out),
        .D({\ddr_byte_lane_C.ddr_byte_lane_C_n_165 ,\ddr_byte_lane_C.ddr_byte_lane_C_n_166 ,\ddr_byte_lane_C.ddr_byte_lane_C_n_167 ,\ddr_byte_lane_C.ddr_byte_lane_C_n_168 ,\ddr_byte_lane_C.ddr_byte_lane_C_n_169 ,\ddr_byte_lane_C.ddr_byte_lane_C_n_170 }),
        .E(E),
        .INBURSTPENDING(phy_control_i_n_19),
        .INRANKC({phy_control_i_n_8,phy_control_i_n_9}),
        .LD0_0(LD0_0),
        .OUTBURSTPENDING(phy_control_i_n_23),
        .PCENABLECALIB(phy_encalib),
        .Q({Q[7],Q[5],Q[3],Q[1]}),
        .S(S),
        .calib_sel(calib_sel),
        .\calib_sel_reg[1] (\calib_sel_reg[1]_0 ),
        .\calib_zero_inputs_reg[0] (\calib_zero_inputs_reg[0] ),
        .\cnt_read_reg[0] (\cnt_read_reg[0] ),
        .\cnt_read_reg[1] (\cnt_read_reg[1] ),
        .\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 (\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ),
        .\entry_cnt_reg[4] (\of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt_reg ),
        .fifo_out_data_r(fifo_out_data_r),
        .freq_refclk(freq_refclk),
        .\gen_mux_rd[0].mux_rd_fall0_r_reg[0] (\gen_mux_rd[0].mux_rd_fall0_r_reg[0] ),
        .\gen_mux_rd[0].mux_rd_fall1_r_reg[0] (\gen_mux_rd[0].mux_rd_fall1_r_reg[0] ),
        .\gen_mux_rd[0].mux_rd_rise0_r_reg[0] (\gen_mux_rd[0].mux_rd_rise0_r_reg[0] ),
        .\gen_mux_rd[0].mux_rd_rise1_r_reg[0] (\gen_mux_rd[0].mux_rd_rise1_r_reg[0] ),
        .\gen_mux_rd[1].mux_rd_fall0_r_reg[1] (\gen_mux_rd[1].mux_rd_fall0_r_reg[1] ),
        .\gen_mux_rd[1].mux_rd_fall1_r_reg[1] (\gen_mux_rd[1].mux_rd_fall1_r_reg[1] ),
        .\gen_mux_rd[1].mux_rd_rise0_r_reg[1] (\gen_mux_rd[1].mux_rd_rise0_r_reg[1] ),
        .\gen_mux_rd[1].mux_rd_rise1_r_reg[1] (\gen_mux_rd[1].mux_rd_rise1_r_reg[1] ),
        .\gen_mux_rd[2].mux_rd_fall0_r_reg[2] (\gen_mux_rd[2].mux_rd_fall0_r_reg[2] ),
        .\gen_mux_rd[2].mux_rd_fall1_r_reg[2] (\gen_mux_rd[2].mux_rd_fall1_r_reg[2] ),
        .\gen_mux_rd[2].mux_rd_rise0_r_reg[2] (\gen_mux_rd[2].mux_rd_rise0_r_reg[2] ),
        .\gen_mux_rd[2].mux_rd_rise1_r_reg[2] (\gen_mux_rd[2].mux_rd_rise1_r_reg[2] ),
        .\gen_mux_rd[3].mux_rd_fall0_r_reg[3] (\gen_mux_rd[3].mux_rd_fall0_r_reg[3] ),
        .\gen_mux_rd[3].mux_rd_fall1_r_reg[3] (\gen_mux_rd[3].mux_rd_fall1_r_reg[3] ),
        .\gen_mux_rd[3].mux_rd_rise0_r_reg[3] (\gen_mux_rd[3].mux_rd_rise0_r_reg[3] ),
        .\gen_mux_rd[3].mux_rd_rise1_r_reg[3] (\gen_mux_rd[3].mux_rd_rise1_r_reg[3] ),
        .\gen_mux_rd[4].mux_rd_fall0_r_reg[4] (\gen_mux_rd[4].mux_rd_fall0_r_reg[4] ),
        .\gen_mux_rd[4].mux_rd_fall1_r_reg[4] (\gen_mux_rd[4].mux_rd_fall1_r_reg[4] ),
        .\gen_mux_rd[4].mux_rd_rise0_r_reg[4] (\gen_mux_rd[4].mux_rd_rise0_r_reg[4] ),
        .\gen_mux_rd[4].mux_rd_rise1_r_reg[4] (\gen_mux_rd[4].mux_rd_rise1_r_reg[4] ),
        .\gen_mux_rd[5].mux_rd_fall0_r_reg[5] (\gen_mux_rd[5].mux_rd_fall0_r_reg[5] ),
        .\gen_mux_rd[5].mux_rd_fall1_r_reg[5] (\gen_mux_rd[5].mux_rd_fall1_r_reg[5] ),
        .\gen_mux_rd[5].mux_rd_rise0_r_reg[5] (\gen_mux_rd[5].mux_rd_rise0_r_reg[5] ),
        .\gen_mux_rd[5].mux_rd_rise1_r_reg[5] (\gen_mux_rd[5].mux_rd_rise1_r_reg[5] ),
        .\gen_mux_rd[6].mux_rd_fall0_r_reg[6] (\gen_mux_rd[6].mux_rd_fall0_r_reg[6] ),
        .\gen_mux_rd[6].mux_rd_fall1_r_reg[6] (\gen_mux_rd[6].mux_rd_fall1_r_reg[6] ),
        .\gen_mux_rd[6].mux_rd_rise0_r_reg[6] (\gen_mux_rd[6].mux_rd_rise0_r_reg[6] ),
        .\gen_mux_rd[6].mux_rd_rise1_r_reg[6] (\gen_mux_rd[6].mux_rd_rise1_r_reg[6] ),
        .\gen_mux_rd[7].mux_rd_fall0_r_reg[7] (\gen_mux_rd[7].mux_rd_fall0_r_reg[7] ),
        .\gen_mux_rd[7].mux_rd_fall1_r_reg[7] ({in[63:56],in[47:40],in[31:24],in[15:8]}),
        .\gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0 (\gen_mux_rd[7].mux_rd_fall1_r_reg[7] ),
        .\gen_mux_rd[7].mux_rd_rise0_r_reg[7] (\gen_mux_rd[7].mux_rd_rise0_r_reg[7] ),
        .\gen_mux_rd[7].mux_rd_rise1_r_reg[7] (\gen_mux_rd[7].mux_rd_rise1_r_reg[7] ),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0] (\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0] ),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0] (\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0] ),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg[0] (\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg[0] ),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0] (\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0] ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1] (\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1] ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1] (\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1] ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1] (\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1] ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1] (\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1] ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg[2] (\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg[2] ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg[2] (\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg[2] ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg[2] (\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg[2] ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg[2] (\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg[2] ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3] (\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3] ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3] (\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3] ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] (\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] (\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg[4] (\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg[4] ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg[4] (\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg[4] ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg[4] (\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg[4] ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg[4] (\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg[4] ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5] (\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5] ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] (\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5] (\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5] ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg[5] (\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg[5] ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg[6] (\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg[6] ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6] (\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6] ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg[6] (\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg[6] ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg[6] (\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg[6] ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7] (\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7] ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] (\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7] (\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7] ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg[7] (\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg[7] ),
        .idelay_inc(idelay_inc),
        .if_empty_r(if_empty_r_1),
        .if_empty_r_0(if_empty_r),
        .if_empty_v(if_empty_v),
        .ififo_rst_reg0_1(ififo_rst_reg0_1),
        .in({in[55:48],in[39:32],in[23:16],in[7:0]}),
        .init_calib_complete_reg_rep__5(init_calib_complete_reg_rep__5),
        .init_complete_r1_timing_reg(init_complete_r1_timing_reg),
        .mem_dq_in(mem_dq_in[15:8]),
        .mem_dq_ts(mem_dq_ts[17:9]),
        .mem_dqs_in(mem_dqs_in[1]),
        .mem_dqs_out(mem_dqs_out[1]),
        .mem_dqs_ts(mem_dqs_ts[1]),
        .mem_refclk(mem_refclk),
        .mux_wrdata_en(mux_wrdata_en),
        .\my_empty_reg[1] (\my_empty_reg[1]_2 ),
        .\my_empty_reg[4] ({\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [3],\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [0]}),
        .\my_empty_reg[7] (\my_empty_reg[7]_0 ),
        .\my_full_reg[0] (\ddr_byte_lane_C.ddr_byte_lane_C_n_128 ),
        .ofifo_rst_reg0_2(ofifo_rst_reg0_2),
        .out_dm_1(out_dm_1),
        .out_dq_10(out_dq_10),
        .out_dq_11(out_dq_11),
        .out_dq_12(out_dq_12),
        .out_dq_13(out_dq_13),
        .out_dq_14(out_dq_14),
        .out_dq_15(out_dq_15),
        .out_dq_8(out_dq_8),
        .out_dq_9(out_dq_9),
        .phy_dout({mux_wrdata_mask[7],mux_wrdata_mask[5],mux_wrdata_mask[3],mux_wrdata_mask[1],mux_wrdata[62],mux_wrdata[46],mux_wrdata[30],mux_wrdata[14],mux_wrdata[59],mux_wrdata[43],mux_wrdata[27],mux_wrdata[11],mux_wrdata[57],mux_wrdata[41],mux_wrdata[25],mux_wrdata[9],mux_wrdata[58],mux_wrdata[42],mux_wrdata[26],mux_wrdata[10],mux_wrdata[60],mux_wrdata[44],mux_wrdata[28],mux_wrdata[12],mux_wrdata[63],mux_wrdata[47],mux_wrdata[31],mux_wrdata[15],mux_wrdata[56],mux_wrdata[40],mux_wrdata[24],mux_wrdata[8],mux_wrdata[61],mux_wrdata[45],mux_wrdata[29],mux_wrdata[13]}),
        .phy_rddata_en(phy_rddata_en),
        .pi_dqs_found_lanes(pi_dqs_found_lanes[1]),
        .pi_phase_locked_all_r1_reg(\ddr_byte_lane_C.ddr_byte_lane_C_n_2 ),
        .po_stg2_wrcal_cnt(po_stg2_wrcal_cnt),
        .\rd_mux_sel_r_reg[0] (\rd_mux_sel_r_reg[0] ),
        .\rd_ptr_reg[0] (\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_0 ),
        .rhandshake(rhandshake),
        .rstdiv0_sync_r1_reg_rep__10(rstdiv0_sync_r1_reg_rep__10),
        .sel(sel),
        .sync_pulse(sync_pulse),
        .tail_r(tail_r),
        .\write_buffer.wr_buf_out_data_reg[56] (\write_buffer.wr_buf_out_data_reg[56] ),
        .\write_buffer.wr_buf_out_data_reg[57] (\write_buffer.wr_buf_out_data_reg[57] ),
        .\write_buffer.wr_buf_out_data_reg[58] (\write_buffer.wr_buf_out_data_reg[58] ),
        .\write_buffer.wr_buf_out_data_reg[59] (\write_buffer.wr_buf_out_data_reg[59] ),
        .\write_buffer.wr_buf_out_data_reg[60] (\write_buffer.wr_buf_out_data_reg[60] ),
        .\write_buffer.wr_buf_out_data_reg[61] (\write_buffer.wr_buf_out_data_reg[61] ),
        .\write_buffer.wr_buf_out_data_reg[62] (\write_buffer.wr_buf_out_data_reg[62] ),
        .\write_buffer.wr_buf_out_data_reg[63] (\write_buffer.wr_buf_out_data_reg[63] ));
  ddr_axi_mig_7series_v2_4_ddr_byte_lane__parameterized2 \ddr_byte_lane_D.ddr_byte_lane_D 
       (.A_rst_primitives_reg(ofifo_rst_reg),
        .CLK(CLK),
        .D3(D3),
        .D4(D4),
        .D8(D8),
        .D_of_full(D_of_full),
        .D_po_coarse_enable90_out(D_po_coarse_enable90_out),
        .D_po_coarse_inc96_out(D_po_coarse_inc96_out),
        .D_po_fine_enable87_out(D_po_fine_enable87_out),
        .D_po_fine_inc93_out(D_po_fine_inc93_out),
        .OUTBURSTPENDING(phaser_ctl_bus),
        .PCENABLECALIB(phy_encalib),
        .SR(ofifo_rst),
        .\cmd_pipe_plus.mc_address_reg[20] (\cmd_pipe_plus.mc_address_reg[20] ),
        .\cmd_pipe_plus.mc_address_reg[21] (\cmd_pipe_plus.mc_address_reg[21] ),
        .\cmd_pipe_plus.mc_cas_n_reg[0] (\cmd_pipe_plus.mc_cas_n_reg[0] ),
        .\cmd_pipe_plus.mc_cas_n_reg[0]_0 (\cmd_pipe_plus.mc_cas_n_reg[0]_0 ),
        .\cmd_pipe_plus.mc_we_n_reg[0] (\cmd_pipe_plus.mc_we_n_reg[0] ),
        .\cmd_pipe_plus.mc_we_n_reg[1] (\cmd_pipe_plus.mc_we_n_reg[1] ),
        .ddr2_we_n(ddr2_we_n),
        .ddr_ck_out(ddr_ck_out),
        .freq_refclk(freq_refclk),
        .init_calib_complete_reg_rep__5(init_calib_complete_reg_rep__5),
        .mc_cas_n(mc_cas_n),
        .mc_cs_n(mc_cs_n),
        .mem_refclk(mem_refclk),
        .mux_cmd_wren(mux_cmd_wren),
        .\my_empty_reg[1] (\my_empty_reg[1]_0 ),
        .\my_empty_reg[7] (\my_empty_reg[7]_1 ),
        .phy_dout({\cmd_pipe_plus.mc_cas_n_reg[1] [8:1],mux_address[17],mux_address[4],mux_address[20],mux_address[7],\cmd_pipe_plus.mc_cas_n_reg[1] [0],mux_address[19],mux_address[6],mux_address[24],mux_address[11],mux_address[21],mux_address[8]}),
        .sync_pulse(sync_pulse));
  FDRE #(
    .INIT(1'b0)) 
    mcGo_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rst_out_reg_n_0),
        .Q(mcGo_w),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  PHASER_REF #(
    .IS_PWRDWN_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0)) 
    phaser_ref_i
       (.CLKIN(freq_refclk),
        .LOCKED(ref_dll_lock),
        .PWRDWN(1'b0),
        .RST(RST0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  PHY_CONTROL #(
    .AO_TOGGLE(1),
    .AO_WRLVL_EN(4'b0000),
    .BURST_MODE("TRUE"),
    .CLK_RATIO(2),
    .CMD_OFFSET(5),
    .CO_DURATION(1),
    .DATA_CTL_A_N("TRUE"),
    .DATA_CTL_B_N("FALSE"),
    .DATA_CTL_C_N("TRUE"),
    .DATA_CTL_D_N("FALSE"),
    .DISABLE_SEQ_MATCH("TRUE"),
    .DI_DURATION(1),
    .DO_DURATION(1),
    .EVENTS_DELAY(18),
    .FOUR_WINDOW_CLOCKS(63),
    .MULTI_REGION("FALSE"),
    .PHY_COUNT_ENABLE("FALSE"),
    .RD_CMD_OFFSET_0(10),
    .RD_CMD_OFFSET_1(10),
    .RD_CMD_OFFSET_2(10),
    .RD_CMD_OFFSET_3(10),
    .RD_DURATION_0(6),
    .RD_DURATION_1(6),
    .RD_DURATION_2(6),
    .RD_DURATION_3(6),
    .SYNC_MODE("FALSE"),
    .WR_CMD_OFFSET_0(4),
    .WR_CMD_OFFSET_1(4),
    .WR_CMD_OFFSET_2(4),
    .WR_CMD_OFFSET_3(4),
    .WR_DURATION_0(7),
    .WR_DURATION_1(7),
    .WR_DURATION_2(7),
    .WR_DURATION_3(7)) 
    phy_control_i
       (.AUXOUTPUT({phy_control_i_n_14,phy_control_i_n_15,phy_control_i_n_16,phy_control_i_n_17}),
        .INBURSTPENDING({phy_control_i_n_18,phy_control_i_n_19,phy_control_i_n_20,phy_control_i_n_21}),
        .INRANKA({phy_control_i_n_4,phy_control_i_n_5}),
        .INRANKB({phy_control_i_n_6,phy_control_i_n_7}),
        .INRANKC({phy_control_i_n_8,phy_control_i_n_9}),
        .INRANKD({phy_control_i_n_10,phy_control_i_n_11}),
        .MEMREFCLK(mem_refclk),
        .OUTBURSTPENDING({phaser_ctl_bus,phy_control_i_n_23,phy_control_i_n_24,phy_control_i_n_25}),
        .PCENABLECALIB(phy_encalib),
        .PHYCLK(CLK),
        .PHYCTLALMOSTFULL(phy_control_i_n_0),
        .PHYCTLEMPTY(phy_control_i_n_1),
        .PHYCTLFULL(phy_mc_ctl_full),
        .PHYCTLMSTREMPTY(phy_control_i_n_1),
        .PHYCTLREADY(phy_control_i_n_3),
        .PHYCTLWD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PHYCTLWD[10:3],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PHYCTLWD[2:0]}),
        .PHYCTLWRENABLE(mux_cmd_wren),
        .PLLLOCK(pll_locked),
        .READCALIBENABLE(phy_read_calib),
        .REFDLLLOCK(ref_dll_lock),
        .RESET(SR),
        .SYNCIN(sync_pulse),
        .WRITECALIBENABLE(1'b0));
  FDRE \pi_counter_read_val_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\ddr_byte_lane_C.ddr_byte_lane_C_n_170 ),
        .Q(\cnt_idel_dec_cpt_r_reg[5] [0]),
        .R(1'b0));
  FDRE \pi_counter_read_val_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\ddr_byte_lane_C.ddr_byte_lane_C_n_169 ),
        .Q(\cnt_idel_dec_cpt_r_reg[5] [1]),
        .R(1'b0));
  FDRE \pi_counter_read_val_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\ddr_byte_lane_C.ddr_byte_lane_C_n_168 ),
        .Q(\cnt_idel_dec_cpt_r_reg[5] [2]),
        .R(1'b0));
  FDRE \pi_counter_read_val_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\ddr_byte_lane_C.ddr_byte_lane_C_n_167 ),
        .Q(\cnt_idel_dec_cpt_r_reg[5] [3]),
        .R(1'b0));
  FDRE \pi_counter_read_val_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\ddr_byte_lane_C.ddr_byte_lane_C_n_166 ),
        .Q(\cnt_idel_dec_cpt_r_reg[5] [4]),
        .R(1'b0));
  FDRE \pi_counter_read_val_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\ddr_byte_lane_C.ddr_byte_lane_C_n_165 ),
        .Q(\cnt_idel_dec_cpt_r_reg[5] [5]),
        .R(1'b0));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rclk_delay_reg " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rclk_delay_reg[10]_srl11 " *) 
  SRL16E \rclk_delay_reg[10]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(CLK),
        .D(\rclk_delay_reg[10]_srl11_i_1_n_0 ),
        .Q(\rclk_delay_reg[10]_srl11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rclk_delay_reg[10]_srl11_i_1 
       (.I0(rst_primitives),
        .O(\rclk_delay_reg[10]_srl11_i_1_n_0 ));
  FDRE \rclk_delay_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rclk_delay_reg[10]_srl11_n_0 ),
        .Q(rclk_delay_11),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    rst_out_i_1
       (.I0(rclk_delay_11),
        .I1(rst_out_reg_n_0),
        .O(rst_out_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    rst_out_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(rstdiv0_sync_r1_reg_rep),
        .D(rst_out_i_1_n_0),
        .Q(rst_out_reg_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rst_primitives_i_1
       (.I0(phy_control_i_n_3),
        .O(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    rst_primitives_reg
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in),
        .Q(rst_primitives),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_phy_dqs_found_cal_hr" *) 
module ddr_axi_mig_7series_v2_4_ddr_phy_dqs_found_cal_hr
   (init_dqsfound_done_r2,
    rd_data_offset_cal_done,
    p_1_in23_in,
    pi_dqs_found_rank_done,
    pi_dqs_found_done_r1_reg,
    fine_adjust_done_r_reg_0,
    dqs_found_prech_req,
    \init_state_r_reg[1] ,
    C_po_fine_enable61_out,
    D_po_fine_enable87_out,
    A_po_fine_enable126_out,
    \calib_data_offset_0_reg[5] ,
    Q,
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][1]_0 ,
    \calib_data_offset_0_reg[4] ,
    \calib_data_offset_0_reg[3] ,
    \calib_data_offset_0_reg[2] ,
    \calib_data_offset_0_reg[0] ,
    ififo_rst_reg0,
    ofifo_rst_reg0,
    ififo_rst_reg0_1,
    ofifo_rst_reg0_2,
    C_po_fine_inc65_out,
    C_pi_rst_dqs_find75_out,
    D_po_fine_inc93_out,
    A_po_fine_inc130_out,
    A_pi_rst_dqs_find140_out,
    \gen_byte_sel_div2.byte_sel_cnt_reg[0] ,
    \cmd_pipe_plus.mc_data_offset_reg[5] ,
    CLK,
    pi_dqs_found_lanes,
    pi_dqs_found_start_reg,
    rstdiv0_sync_r1_reg_rep__2,
    SS,
    detect_pi_found_dqs,
    fine_adj_state_r140_out,
    prech_req_posedge_r_reg,
    po_en_s2_f,
    calib_zero_inputs,
    \calib_sel_reg[1] ,
    calib_in_common,
    calib_zero_ctrl,
    pi_dqs_found_done_r1,
    phy_if_reset,
    A_rst_primitives,
    pi_calib_done,
    po_ck_addr_cmd_delay_done,
    pi_fine_dly_dec_done,
    dqs_po_dec_done,
    rstdiv0_sync_r1_reg_rep__13,
    rstdiv0_sync_r1_reg_rep__9,
    prech_done);
  output init_dqsfound_done_r2;
  output rd_data_offset_cal_done;
  output p_1_in23_in;
  output pi_dqs_found_rank_done;
  output pi_dqs_found_done_r1_reg;
  output fine_adjust_done_r_reg_0;
  output dqs_found_prech_req;
  output \init_state_r_reg[1] ;
  output C_po_fine_enable61_out;
  output D_po_fine_enable87_out;
  output A_po_fine_enable126_out;
  output \calib_data_offset_0_reg[5] ;
  output [0:0]Q;
  output [0:0]\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][1]_0 ;
  output \calib_data_offset_0_reg[4] ;
  output \calib_data_offset_0_reg[3] ;
  output \calib_data_offset_0_reg[2] ;
  output \calib_data_offset_0_reg[0] ;
  output ififo_rst_reg0;
  output ofifo_rst_reg0;
  output ififo_rst_reg0_1;
  output ofifo_rst_reg0_2;
  output C_po_fine_inc65_out;
  output C_pi_rst_dqs_find75_out;
  output D_po_fine_inc93_out;
  output A_po_fine_inc130_out;
  output A_pi_rst_dqs_find140_out;
  output \gen_byte_sel_div2.byte_sel_cnt_reg[0] ;
  output [5:0]\cmd_pipe_plus.mc_data_offset_reg[5] ;
  input CLK;
  input [1:0]pi_dqs_found_lanes;
  input pi_dqs_found_start_reg;
  input [1:0]rstdiv0_sync_r1_reg_rep__2;
  input [0:0]SS;
  input detect_pi_found_dqs;
  input fine_adj_state_r140_out;
  input prech_req_posedge_r_reg;
  input po_en_s2_f;
  input calib_zero_inputs;
  input \calib_sel_reg[1] ;
  input calib_in_common;
  input calib_zero_ctrl;
  input pi_dqs_found_done_r1;
  input phy_if_reset;
  input A_rst_primitives;
  input pi_calib_done;
  input po_ck_addr_cmd_delay_done;
  input pi_fine_dly_dec_done;
  input dqs_po_dec_done;
  input rstdiv0_sync_r1_reg_rep__13;
  input [0:0]rstdiv0_sync_r1_reg_rep__9;
  input prech_done;

  wire A_pi_rst_dqs_find140_out;
  wire A_po_fine_enable126_out;
  wire A_po_fine_inc130_out;
  wire A_rst_primitives;
  wire CLK;
  wire C_pi_rst_dqs_find75_out;
  wire C_po_fine_enable61_out;
  wire C_po_fine_inc65_out;
  wire D_po_fine_enable87_out;
  wire D_po_fine_inc93_out;
  wire \FSM_sequential_fine_adj_state_r[0]_i_1_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[0]_i_2_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[1]_i_2_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[1]_i_3_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[1]_i_5_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[2]_i_1_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[2]_i_2_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[2]_i_3_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[2]_i_5_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[2]_i_8_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[3]_i_10_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[3]_i_2_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[3]_i_3_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[3]_i_4_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[3]_i_5_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[3]_i_6_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[3]_i_9_n_0 ;
  wire \FSM_sequential_fine_adj_state_r_reg[1]_i_1_n_0 ;
  wire \FSM_sequential_fine_adj_state_r_reg[1]_i_4_n_0 ;
  wire \FSM_sequential_fine_adj_state_r_reg[3]_i_1_n_0 ;
  wire [0:0]Q;
  wire [0:0]SS;
  wire \calib_data_offset_0_reg[0] ;
  wire \calib_data_offset_0_reg[2] ;
  wire \calib_data_offset_0_reg[3] ;
  wire \calib_data_offset_0_reg[4] ;
  wire \calib_data_offset_0_reg[5] ;
  wire calib_in_common;
  wire \calib_sel_reg[1] ;
  wire calib_zero_ctrl;
  wire calib_zero_inputs;
  wire ck_po_stg2_f_en;
  wire ck_po_stg2_f_en_i_1_n_0;
  wire ck_po_stg2_f_indec_i_1_n_0;
  wire [5:0]\cmd_pipe_plus.mc_data_offset_reg[5] ;
  wire [5:0]dec_cnt;
  wire \dec_cnt[0]_i_2_n_0 ;
  wire \dec_cnt[0]_i_4_n_0 ;
  wire \dec_cnt[0]_i_5_n_0 ;
  wire \dec_cnt[0]_i_6_n_0 ;
  wire \dec_cnt[0]_i_7_n_0 ;
  wire \dec_cnt[1]_i_2_n_0 ;
  wire \dec_cnt[1]_i_3_n_0 ;
  wire \dec_cnt[1]_i_4_n_0 ;
  wire \dec_cnt[2]_i_2_n_0 ;
  wire \dec_cnt[2]_i_3_n_0 ;
  wire \dec_cnt[2]_i_4_n_0 ;
  wire \dec_cnt[3]_i_2_n_0 ;
  wire \dec_cnt[3]_i_3_n_0 ;
  wire \dec_cnt[3]_i_4_n_0 ;
  wire \dec_cnt[4]_i_2_n_0 ;
  wire \dec_cnt[4]_i_3_n_0 ;
  wire \dec_cnt[4]_i_5_n_0 ;
  wire \dec_cnt[4]_i_6_n_0 ;
  wire \dec_cnt[4]_i_7_n_0 ;
  wire \dec_cnt[5]_i_1_n_0 ;
  wire \dec_cnt[5]_i_3_n_0 ;
  wire \dec_cnt[5]_i_4_n_0 ;
  wire \dec_cnt[5]_i_5_n_0 ;
  wire \dec_cnt[5]_i_6_n_0 ;
  wire \dec_cnt[5]_i_7_n_0 ;
  wire \dec_cnt[5]_i_8_n_0 ;
  wire \dec_cnt[5]_i_9_n_0 ;
  wire \dec_cnt_reg[0]_i_3_n_0 ;
  wire \dec_cnt_reg[0]_i_3_n_1 ;
  wire \dec_cnt_reg[0]_i_3_n_2 ;
  wire \dec_cnt_reg[0]_i_3_n_3 ;
  wire \dec_cnt_reg[0]_i_3_n_4 ;
  wire \dec_cnt_reg[0]_i_3_n_5 ;
  wire \dec_cnt_reg[0]_i_3_n_6 ;
  wire \dec_cnt_reg[4]_i_4_n_3 ;
  wire \dec_cnt_reg[4]_i_4_n_6 ;
  wire \dec_cnt_reg[4]_i_4_n_7 ;
  wire \dec_cnt_reg_n_0_[0] ;
  wire \dec_cnt_reg_n_0_[1] ;
  wire \dec_cnt_reg_n_0_[2] ;
  wire \dec_cnt_reg_n_0_[3] ;
  wire \dec_cnt_reg_n_0_[4] ;
  wire \dec_cnt_reg_n_0_[5] ;
  wire detect_pi_found_dqs;
  wire detect_rd_cnt0;
  wire [3:2]detect_rd_cnt0__0;
  wire \detect_rd_cnt[0]_i_1_n_0 ;
  wire \detect_rd_cnt[1]_i_1_n_0 ;
  wire \detect_rd_cnt[3]_i_1_n_0 ;
  wire [3:0]detect_rd_cnt_reg__0;
  wire dqs_found_done_r0;
  wire dqs_found_done_r_i_2_n_0;
  wire dqs_found_done_r_i_3_n_0;
  wire dqs_found_prech_req;
  wire dqs_found_prech_req_i_1_n_0;
  wire dqs_found_prech_req_i_2_n_0;
  wire dqs_found_prech_req_i_3_n_0;
  wire dqs_found_prech_req_i_4_n_0;
  wire dqs_found_start_r;
  wire dqs_po_dec_done;
  wire final_dec_done_i_1_n_0;
  wire final_dec_done_reg_n_0;
  (* RTL_KEEP = "yes" *) wire [3:0]fine_adj_state_r;
  wire fine_adj_state_r1;
  wire fine_adj_state_r130_out;
  wire fine_adj_state_r137_out;
  wire fine_adj_state_r140_out;
  wire fine_adj_state_r149_out;
  wire fine_adj_state_r14_out;
  wire fine_adj_state_r15_out;
  wire fine_adj_state_r17_out;
  wire fine_adj_state_r3;
  wire fine_adjust_done_r_i_1_n_0;
  wire fine_adjust_done_r_reg_0;
  wire fine_adjust_i_1_n_0;
  wire fine_adjust_reg_n_0;
  wire first_fail_detect;
  wire first_fail_detect_i_1_n_0;
  wire first_fail_detect_reg_n_0;
  wire \first_fail_taps[0]_i_1_n_0 ;
  wire \first_fail_taps[1]_i_1_n_0 ;
  wire \first_fail_taps[2]_i_1_n_0 ;
  wire \first_fail_taps[3]_i_1_n_0 ;
  wire \first_fail_taps[4]_i_1_n_0 ;
  wire \first_fail_taps[5]_i_2_n_0 ;
  wire \first_fail_taps[5]_i_4_n_0 ;
  wire \first_fail_taps[5]_i_5_n_0 ;
  wire \first_fail_taps[5]_i_6_n_0 ;
  wire \first_fail_taps[5]_i_7_n_0 ;
  wire \first_fail_taps[5]_i_8_n_0 ;
  wire \first_fail_taps_reg_n_0_[0] ;
  wire \first_fail_taps_reg_n_0_[1] ;
  wire \first_fail_taps_reg_n_0_[2] ;
  wire \first_fail_taps_reg_n_0_[3] ;
  wire \first_fail_taps_reg_n_0_[4] ;
  wire \first_fail_taps_reg_n_0_[5] ;
  wire \gen_byte_sel_div2.byte_sel_cnt[1]_i_6_n_0 ;
  wire \gen_byte_sel_div2.byte_sel_cnt_reg[0] ;
  wire ififo_rst_reg0;
  wire ififo_rst_reg0_1;
  wire inc_cnt;
  wire \inc_cnt_reg_n_0_[0] ;
  wire \inc_cnt_reg_n_0_[1] ;
  wire \inc_cnt_reg_n_0_[2] ;
  wire \inc_cnt_reg_n_0_[3] ;
  wire \inc_cnt_reg_n_0_[4] ;
  wire \inc_cnt_reg_n_0_[5] ;
  wire init_dec_cnt;
  wire [5:0]init_dec_cnt0;
  wire \init_dec_cnt[1]_i_1_n_0 ;
  wire [5:0]init_dec_cnt_reg__0;
  wire init_dec_done_i_1_n_0;
  wire init_dec_done_i_2_n_0;
  wire init_dec_done_reg_n_0;
  wire init_dqsfound_done_r1;
  wire init_dqsfound_done_r1_reg_n_0;
  wire init_dqsfound_done_r2;
  wire init_dqsfound_done_r4_reg_srl2_n_0;
  wire init_dqsfound_done_r5;
  wire init_dqsfound_done_r_i_1_n_0;
  wire \init_state_r_reg[1] ;
  wire n_0_0;
  wire n_0_1;
  wire ofifo_rst_reg0;
  wire ofifo_rst_reg0_2;
  wire [5:0]p_0_in;
  wire p_0_in22_out;
  wire [5:0]p_0_in__0;
  wire [1:1]p_0_in__1;
  wire p_1_in23_in;
  wire phy_if_reset;
  wire pi_calib_done;
  wire \pi_dqs_found_all_bank[0]_i_1_n_0 ;
  wire pi_dqs_found_all_bank_r;
  wire pi_dqs_found_any_bank;
  wire \pi_dqs_found_any_bank[0]_i_1_n_0 ;
  wire pi_dqs_found_any_bank_r;
  wire pi_dqs_found_done_r1;
  wire pi_dqs_found_done_r1_reg;
  wire [1:0]pi_dqs_found_lanes;
  (* ASYNC_REG = "true" *) wire [3:0]pi_dqs_found_lanes_r1;
  (* ASYNC_REG = "true" *) wire [3:0]pi_dqs_found_lanes_r2;
  (* ASYNC_REG = "true" *) wire [3:0]pi_dqs_found_lanes_r3;
  wire pi_dqs_found_rank_done;
  wire pi_dqs_found_start_reg;
  wire pi_fine_dly_dec_done;
  wire \pi_rst_stg1_cal[0]_i_1_n_0 ;
  wire pi_rst_stg1_cal_r10;
  wire \pi_rst_stg1_cal_r1_reg_n_0_[0] ;
  wire \pi_rst_stg1_cal_r[0]_i_1_n_0 ;
  wire \pi_rst_stg1_cal_r[0]_i_2_n_0 ;
  wire \pi_rst_stg1_cal_r[0]_i_3_n_0 ;
  wire po_ck_addr_cmd_delay_done;
  wire po_en_s2_f;
  wire [2:2]po_stg2_fincdec;
  wire prech_done;
  wire prech_req_posedge_r_reg;
  wire rank_done_r1;
  wire rank_done_r_i_1_n_0;
  wire \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_1_n_0 ;
  wire [0:0]\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][1]_0 ;
  wire rd_byte_data_offset;
  wire \rd_byte_data_offset[0][5]_i_1_n_0 ;
  wire \rd_byte_data_offset[0][5]_i_4_n_0 ;
  wire [5:0]\rd_byte_data_offset_reg[0]_1 ;
  wire rd_data_offset_cal_done;
  wire [5:0]rd_data_offset_ranks_0;
  wire \rnk_cnt_r[0]_i_1_n_0 ;
  wire \rnk_cnt_r[1]_i_1_n_0 ;
  wire \rnk_cnt_r_reg_n_0_[0] ;
  wire \rnk_cnt_r_reg_n_0_[1] ;
  wire rst_dqs_find;
  wire rst_dqs_find_i_1_n_0;
  wire rst_dqs_find_i_3_n_0;
  wire rst_dqs_find_i_4_n_0;
  wire rst_dqs_find_i_5_n_0;
  wire rst_dqs_find_i_6_n_0;
  wire rst_dqs_find_i_7_n_0;
  wire rst_dqs_find_r1;
  wire rst_dqs_find_r2;
  wire rst_dqs_find_reg_n_0;
  wire rst_stg1_cal;
  wire rstdiv0_sync_r1_reg_rep__13;
  wire [1:0]rstdiv0_sync_r1_reg_rep__2;
  wire [0:0]rstdiv0_sync_r1_reg_rep__9;
  wire stable_pass_cnt;
  wire \stable_pass_cnt[0]_i_1_n_0 ;
  wire \stable_pass_cnt[2]_i_1_n_0 ;
  wire \stable_pass_cnt[3]_i_1_n_0 ;
  wire \stable_pass_cnt[4]_i_1_n_0 ;
  wire \stable_pass_cnt[5]_i_2_n_0 ;
  wire \stable_pass_cnt[5]_i_3_n_0 ;
  wire [5:1]stable_pass_cnt_reg__0;
  wire \stable_pass_cnt_reg_n_0_[0] ;
  wire [0:0]\NLW_dec_cnt_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_dec_cnt_reg[4]_i_4_CO_UNCONNECTED ;
  wire [3:2]\NLW_dec_cnt_reg[4]_i_4_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hEF4AEA4AEF45EF45)) 
    \FSM_sequential_fine_adj_state_r[0]_i_1 
       (.I0(fine_adj_state_r[1]),
        .I1(\FSM_sequential_fine_adj_state_r[0]_i_2_n_0 ),
        .I2(fine_adj_state_r[0]),
        .I3(fine_adj_state_r[2]),
        .I4(fine_adj_state_r1),
        .I5(fine_adj_state_r[3]),
        .O(\FSM_sequential_fine_adj_state_r[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCCCC7477)) 
    \FSM_sequential_fine_adj_state_r[0]_i_2 
       (.I0(fine_adj_state_r149_out),
        .I1(fine_adj_state_r[3]),
        .I2(\FSM_sequential_fine_adj_state_r[3]_i_6_n_0 ),
        .I3(final_dec_done_reg_n_0),
        .I4(fine_adj_state_r[2]),
        .O(\FSM_sequential_fine_adj_state_r[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_fine_adj_state_r[0]_i_3 
       (.I0(\dec_cnt[5]_i_5_n_0 ),
        .I1(\FSM_sequential_fine_adj_state_r[3]_i_6_n_0 ),
        .O(fine_adj_state_r1));
  LUT6 #(
    .INIT(64'hCBCBCBFBC0C0CCCC)) 
    \FSM_sequential_fine_adj_state_r[1]_i_2 
       (.I0(fine_adj_state_r149_out),
        .I1(fine_adj_state_r[0]),
        .I2(fine_adj_state_r[2]),
        .I3(\dec_cnt[5]_i_5_n_0 ),
        .I4(\FSM_sequential_fine_adj_state_r[3]_i_6_n_0 ),
        .I5(fine_adj_state_r[3]),
        .O(\FSM_sequential_fine_adj_state_r[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00007362)) 
    \FSM_sequential_fine_adj_state_r[1]_i_3 
       (.I0(fine_adj_state_r[2]),
        .I1(fine_adj_state_r[3]),
        .I2(\FSM_sequential_fine_adj_state_r_reg[1]_i_4_n_0 ),
        .I3(p_1_in23_in),
        .I4(fine_adj_state_r[0]),
        .O(\FSM_sequential_fine_adj_state_r[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8009000200040008)) 
    \FSM_sequential_fine_adj_state_r[1]_i_5 
       (.I0(\inc_cnt_reg_n_0_[2] ),
        .I1(\inc_cnt_reg_n_0_[3] ),
        .I2(\inc_cnt_reg_n_0_[0] ),
        .I3(\inc_cnt_reg_n_0_[1] ),
        .I4(\inc_cnt_reg_n_0_[4] ),
        .I5(\inc_cnt_reg_n_0_[5] ),
        .O(\FSM_sequential_fine_adj_state_r[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0033CCBB33FFFC00)) 
    \FSM_sequential_fine_adj_state_r[2]_i_1 
       (.I0(\FSM_sequential_fine_adj_state_r[2]_i_2_n_0 ),
        .I1(fine_adj_state_r[1]),
        .I2(\FSM_sequential_fine_adj_state_r[3]_i_6_n_0 ),
        .I3(fine_adj_state_r[0]),
        .I4(fine_adj_state_r[2]),
        .I5(fine_adj_state_r[3]),
        .O(\FSM_sequential_fine_adj_state_r[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE0FF40FFA0FF0000)) 
    \FSM_sequential_fine_adj_state_r[2]_i_2 
       (.I0(\FSM_sequential_fine_adj_state_r[2]_i_3_n_0 ),
        .I1(fine_adj_state_r130_out),
        .I2(\FSM_sequential_fine_adj_state_r[2]_i_5_n_0 ),
        .I3(fine_adj_state_r140_out),
        .I4(fine_adj_state_r17_out),
        .I5(fine_adj_state_r15_out),
        .O(\FSM_sequential_fine_adj_state_r[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h11111151FFFFFFFF)) 
    \FSM_sequential_fine_adj_state_r[2]_i_3 
       (.I0(\first_fail_taps[5]_i_8_n_0 ),
        .I1(\inc_cnt_reg_n_0_[5] ),
        .I2(\FSM_sequential_fine_adj_state_r[2]_i_8_n_0 ),
        .I3(\inc_cnt_reg_n_0_[3] ),
        .I4(\inc_cnt_reg_n_0_[4] ),
        .I5(first_fail_detect_reg_n_0),
        .O(\FSM_sequential_fine_adj_state_r[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000EF00)) 
    \FSM_sequential_fine_adj_state_r[2]_i_4 
       (.I0(\inc_cnt_reg_n_0_[4] ),
        .I1(\inc_cnt_reg_n_0_[3] ),
        .I2(\FSM_sequential_fine_adj_state_r[2]_i_8_n_0 ),
        .I3(\inc_cnt_reg_n_0_[5] ),
        .I4(\first_fail_taps[5]_i_8_n_0 ),
        .I5(\first_fail_taps[5]_i_6_n_0 ),
        .O(fine_adj_state_r130_out));
  LUT3 #(
    .INIT(8'h0E)) 
    \FSM_sequential_fine_adj_state_r[2]_i_5 
       (.I0(fine_adj_state_r3),
        .I1(first_fail_detect_reg_n_0),
        .I2(fine_adj_state_r137_out),
        .O(\FSM_sequential_fine_adj_state_r[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000010200000000)) 
    \FSM_sequential_fine_adj_state_r[2]_i_6 
       (.I0(\inc_cnt_reg_n_0_[4] ),
        .I1(\inc_cnt_reg_n_0_[0] ),
        .I2(\inc_cnt_reg_n_0_[1] ),
        .I3(\inc_cnt_reg_n_0_[2] ),
        .I4(\inc_cnt_reg_n_0_[5] ),
        .I5(\inc_cnt_reg_n_0_[3] ),
        .O(fine_adj_state_r17_out));
  LUT6 #(
    .INIT(64'h0200000000020200)) 
    \FSM_sequential_fine_adj_state_r[2]_i_7 
       (.I0(\inc_cnt_reg_n_0_[5] ),
        .I1(\inc_cnt_reg_n_0_[0] ),
        .I2(\inc_cnt_reg_n_0_[1] ),
        .I3(\inc_cnt_reg_n_0_[2] ),
        .I4(\inc_cnt_reg_n_0_[4] ),
        .I5(\inc_cnt_reg_n_0_[3] ),
        .O(fine_adj_state_r15_out));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \FSM_sequential_fine_adj_state_r[2]_i_8 
       (.I0(\inc_cnt_reg_n_0_[2] ),
        .I1(\inc_cnt_reg_n_0_[1] ),
        .I2(\inc_cnt_reg_n_0_[0] ),
        .O(\FSM_sequential_fine_adj_state_r[2]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_fine_adj_state_r[3]_i_10 
       (.I0(first_fail_detect_reg_n_0),
        .I1(fine_adj_state_r3),
        .O(\FSM_sequential_fine_adj_state_r[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h33BBFF88CC003000)) 
    \FSM_sequential_fine_adj_state_r[3]_i_2 
       (.I0(\FSM_sequential_fine_adj_state_r[3]_i_5_n_0 ),
        .I1(fine_adj_state_r[1]),
        .I2(\FSM_sequential_fine_adj_state_r[3]_i_6_n_0 ),
        .I3(fine_adj_state_r[0]),
        .I4(fine_adj_state_r[2]),
        .I5(fine_adj_state_r[3]),
        .O(\FSM_sequential_fine_adj_state_r[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF4FFFFFFF40)) 
    \FSM_sequential_fine_adj_state_r[3]_i_3 
       (.I0(pi_dqs_found_any_bank),
        .I1(rst_dqs_find_r2),
        .I2(fine_adj_state_r[0]),
        .I3(fine_adj_state_r[3]),
        .I4(fine_adj_state_r[2]),
        .I5(init_dqsfound_done_r5),
        .O(\FSM_sequential_fine_adj_state_r[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBBFFBBFFFFFCCCFC)) 
    \FSM_sequential_fine_adj_state_r[3]_i_4 
       (.I0(prech_done),
        .I1(fine_adj_state_r[0]),
        .I2(p_1_in23_in),
        .I3(fine_adj_state_r[3]),
        .I4(detect_pi_found_dqs),
        .I5(fine_adj_state_r[2]),
        .O(\FSM_sequential_fine_adj_state_r[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000DFDDD0DD)) 
    \FSM_sequential_fine_adj_state_r[3]_i_5 
       (.I0(fine_adj_state_r3),
        .I1(fine_adj_state_r14_out),
        .I2(p_1_in23_in),
        .I3(detect_pi_found_dqs),
        .I4(\FSM_sequential_fine_adj_state_r[3]_i_9_n_0 ),
        .I5(fine_adj_state_r[2]),
        .O(\FSM_sequential_fine_adj_state_r[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_sequential_fine_adj_state_r[3]_i_6 
       (.I0(init_dec_cnt_reg__0[5]),
        .I1(init_dec_cnt_reg__0[3]),
        .I2(init_dec_cnt_reg__0[0]),
        .I3(init_dec_cnt_reg__0[1]),
        .I4(init_dec_cnt_reg__0[2]),
        .I5(init_dec_cnt_reg__0[4]),
        .O(\FSM_sequential_fine_adj_state_r[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \FSM_sequential_fine_adj_state_r[3]_i_7 
       (.I0(\inc_cnt_reg_n_0_[5] ),
        .I1(\inc_cnt_reg_n_0_[4] ),
        .I2(\inc_cnt_reg_n_0_[1] ),
        .I3(\inc_cnt_reg_n_0_[0] ),
        .I4(\inc_cnt_reg_n_0_[3] ),
        .I5(\inc_cnt_reg_n_0_[2] ),
        .O(fine_adj_state_r3));
  LUT6 #(
    .INIT(64'h0000009400000028)) 
    \FSM_sequential_fine_adj_state_r[3]_i_8 
       (.I0(\inc_cnt_reg_n_0_[3] ),
        .I1(\inc_cnt_reg_n_0_[4] ),
        .I2(\inc_cnt_reg_n_0_[2] ),
        .I3(\inc_cnt_reg_n_0_[1] ),
        .I4(\inc_cnt_reg_n_0_[0] ),
        .I5(\inc_cnt_reg_n_0_[5] ),
        .O(fine_adj_state_r14_out));
  LUT6 #(
    .INIT(64'hFFFFFFBBFFFFFF8B)) 
    \FSM_sequential_fine_adj_state_r[3]_i_9 
       (.I0(fine_adj_state_r17_out),
        .I1(\FSM_sequential_fine_adj_state_r[2]_i_3_n_0 ),
        .I2(fine_adj_state_r130_out),
        .I3(\FSM_sequential_fine_adj_state_r[3]_i_10_n_0 ),
        .I4(fine_adj_state_r137_out),
        .I5(fine_adj_state_r15_out),
        .O(\FSM_sequential_fine_adj_state_r[3]_i_9_n_0 ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_fine_adj_state_r_reg[0] 
       (.C(CLK),
        .CE(\FSM_sequential_fine_adj_state_r_reg[3]_i_1_n_0 ),
        .D(\FSM_sequential_fine_adj_state_r[0]_i_1_n_0 ),
        .Q(fine_adj_state_r[0]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_fine_adj_state_r_reg[1] 
       (.C(CLK),
        .CE(\FSM_sequential_fine_adj_state_r_reg[3]_i_1_n_0 ),
        .D(\FSM_sequential_fine_adj_state_r_reg[1]_i_1_n_0 ),
        .Q(fine_adj_state_r[1]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  MUXF7 \FSM_sequential_fine_adj_state_r_reg[1]_i_1 
       (.I0(\FSM_sequential_fine_adj_state_r[1]_i_2_n_0 ),
        .I1(\FSM_sequential_fine_adj_state_r[1]_i_3_n_0 ),
        .O(\FSM_sequential_fine_adj_state_r_reg[1]_i_1_n_0 ),
        .S(fine_adj_state_r[1]));
  MUXF7 \FSM_sequential_fine_adj_state_r_reg[1]_i_4 
       (.I0(\FSM_sequential_fine_adj_state_r[1]_i_5_n_0 ),
        .I1(\FSM_sequential_fine_adj_state_r[3]_i_9_n_0 ),
        .O(\FSM_sequential_fine_adj_state_r_reg[1]_i_4_n_0 ),
        .S(fine_adj_state_r140_out));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_fine_adj_state_r_reg[2] 
       (.C(CLK),
        .CE(\FSM_sequential_fine_adj_state_r_reg[3]_i_1_n_0 ),
        .D(\FSM_sequential_fine_adj_state_r[2]_i_1_n_0 ),
        .Q(fine_adj_state_r[2]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_fine_adj_state_r_reg[3] 
       (.C(CLK),
        .CE(\FSM_sequential_fine_adj_state_r_reg[3]_i_1_n_0 ),
        .D(\FSM_sequential_fine_adj_state_r[3]_i_2_n_0 ),
        .Q(fine_adj_state_r[3]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  MUXF7 \FSM_sequential_fine_adj_state_r_reg[3]_i_1 
       (.I0(\FSM_sequential_fine_adj_state_r[3]_i_3_n_0 ),
        .I1(\FSM_sequential_fine_adj_state_r[3]_i_4_n_0 ),
        .O(\FSM_sequential_fine_adj_state_r_reg[3]_i_1_n_0 ),
        .S(fine_adj_state_r[1]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \calib_data_offset_0[0]_i_1 
       (.I0(pi_dqs_found_done_r1),
        .I1(rd_data_offset_ranks_0[0]),
        .I2(init_dqsfound_done_r2),
        .I3(\rd_byte_data_offset_reg[0]_1 [0]),
        .O(\calib_data_offset_0_reg[0] ));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \calib_data_offset_0[2]_i_1 
       (.I0(pi_dqs_found_done_r1),
        .I1(rd_data_offset_ranks_0[2]),
        .I2(init_dqsfound_done_r2),
        .I3(\rd_byte_data_offset_reg[0]_1 [2]),
        .O(\calib_data_offset_0_reg[2] ));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \calib_data_offset_0[3]_i_1 
       (.I0(pi_dqs_found_done_r1),
        .I1(rd_data_offset_ranks_0[3]),
        .I2(init_dqsfound_done_r2),
        .I3(\rd_byte_data_offset_reg[0]_1 [3]),
        .O(\calib_data_offset_0_reg[3] ));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \calib_data_offset_0[4]_i_1 
       (.I0(pi_dqs_found_done_r1),
        .I1(rd_data_offset_ranks_0[4]),
        .I2(init_dqsfound_done_r2),
        .I3(\rd_byte_data_offset_reg[0]_1 [4]),
        .O(\calib_data_offset_0_reg[4] ));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \calib_data_offset_0[5]_i_2 
       (.I0(pi_dqs_found_done_r1),
        .I1(rd_data_offset_ranks_0[5]),
        .I2(init_dqsfound_done_r2),
        .I3(\rd_byte_data_offset_reg[0]_1 [5]),
        .O(\calib_data_offset_0_reg[5] ));
  LUT5 #(
    .INIT(32'hDFBF0820)) 
    ck_po_stg2_f_en_i_1
       (.I0(fine_adj_state_r[1]),
        .I1(fine_adj_state_r[3]),
        .I2(fine_adj_state_r[2]),
        .I3(fine_adj_state_r[0]),
        .I4(ck_po_stg2_f_en),
        .O(ck_po_stg2_f_en_i_1_n_0));
  FDRE ck_po_stg2_f_en_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ck_po_stg2_f_en_i_1_n_0),
        .Q(ck_po_stg2_f_en),
        .R(rstdiv0_sync_r1_reg_rep__2[1]));
  LUT5 #(
    .INIT(32'hD7BF0020)) 
    ck_po_stg2_f_indec_i_1
       (.I0(fine_adj_state_r[1]),
        .I1(fine_adj_state_r[3]),
        .I2(fine_adj_state_r[2]),
        .I3(fine_adj_state_r[0]),
        .I4(po_stg2_fincdec),
        .O(ck_po_stg2_f_indec_i_1_n_0));
  FDRE ck_po_stg2_f_indec_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ck_po_stg2_f_indec_i_1_n_0),
        .Q(po_stg2_fincdec),
        .R(rstdiv0_sync_r1_reg_rep__2[0]));
  LUT6 #(
    .INIT(64'h7444744474777444)) 
    \dec_cnt[0]_i_1 
       (.I0(\dec_cnt_reg_n_0_[0] ),
        .I1(fine_adj_state_r[0]),
        .I2(\dec_cnt[0]_i_2_n_0 ),
        .I3(fine_adj_state_r140_out),
        .I4(\dec_cnt_reg[0]_i_3_n_6 ),
        .I5(\dec_cnt[4]_i_5_n_0 ),
        .O(dec_cnt[0]));
  LUT6 #(
    .INIT(64'h7444744474447477)) 
    \dec_cnt[0]_i_2 
       (.I0(\inc_cnt_reg_n_0_[1] ),
        .I1(fine_adj_state_r137_out),
        .I2(\dec_cnt_reg[0]_i_3_n_6 ),
        .I3(fine_adj_state_r3),
        .I4(\first_fail_taps_reg_n_0_[1] ),
        .I5(\first_fail_taps[5]_i_5_n_0 ),
        .O(\dec_cnt[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dec_cnt[0]_i_4 
       (.I0(\inc_cnt_reg_n_0_[3] ),
        .I1(\first_fail_taps_reg_n_0_[3] ),
        .O(\dec_cnt[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dec_cnt[0]_i_5 
       (.I0(\inc_cnt_reg_n_0_[2] ),
        .I1(\first_fail_taps_reg_n_0_[2] ),
        .O(\dec_cnt[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dec_cnt[0]_i_6 
       (.I0(\inc_cnt_reg_n_0_[1] ),
        .I1(\first_fail_taps_reg_n_0_[1] ),
        .O(\dec_cnt[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dec_cnt[0]_i_7 
       (.I0(\inc_cnt_reg_n_0_[0] ),
        .I1(\first_fail_taps_reg_n_0_[0] ),
        .O(\dec_cnt[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9F90)) 
    \dec_cnt[1]_i_1 
       (.I0(\dec_cnt_reg_n_0_[0] ),
        .I1(\dec_cnt_reg_n_0_[1] ),
        .I2(fine_adj_state_r[0]),
        .I3(\dec_cnt[1]_i_2_n_0 ),
        .O(dec_cnt[1]));
  LUT5 #(
    .INIT(32'h0808FB08)) 
    \dec_cnt[1]_i_2 
       (.I0(\dec_cnt[1]_i_3_n_0 ),
        .I1(detect_pi_found_dqs),
        .I2(p_1_in23_in),
        .I3(\dec_cnt_reg[0]_i_3_n_5 ),
        .I4(\dec_cnt[4]_i_5_n_0 ),
        .O(\dec_cnt[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6F606F6F6F606060)) 
    \dec_cnt[1]_i_3 
       (.I0(\inc_cnt_reg_n_0_[1] ),
        .I1(\inc_cnt_reg_n_0_[2] ),
        .I2(fine_adj_state_r137_out),
        .I3(\dec_cnt_reg[0]_i_3_n_5 ),
        .I4(fine_adj_state_r3),
        .I5(\dec_cnt[1]_i_4_n_0 ),
        .O(\dec_cnt[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5555555540000000)) 
    \dec_cnt[1]_i_4 
       (.I0(\first_fail_taps_reg_n_0_[2] ),
        .I1(stable_pass_cnt_reg__0[3]),
        .I2(stable_pass_cnt_reg__0[1]),
        .I3(stable_pass_cnt_reg__0[4]),
        .I4(stable_pass_cnt_reg__0[2]),
        .I5(stable_pass_cnt_reg__0[5]),
        .O(\dec_cnt[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hE1FFE100)) 
    \dec_cnt[2]_i_1 
       (.I0(\dec_cnt_reg_n_0_[0] ),
        .I1(\dec_cnt_reg_n_0_[1] ),
        .I2(\dec_cnt_reg_n_0_[2] ),
        .I3(fine_adj_state_r[0]),
        .I4(\dec_cnt[2]_i_2_n_0 ),
        .O(dec_cnt[2]));
  LUT5 #(
    .INIT(32'h0808FB08)) 
    \dec_cnt[2]_i_2 
       (.I0(\dec_cnt[2]_i_3_n_0 ),
        .I1(detect_pi_found_dqs),
        .I2(p_1_in23_in),
        .I3(\dec_cnt_reg[0]_i_3_n_4 ),
        .I4(\dec_cnt[4]_i_5_n_0 ),
        .O(\dec_cnt[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h78FF7800)) 
    \dec_cnt[2]_i_3 
       (.I0(\inc_cnt_reg_n_0_[1] ),
        .I1(\inc_cnt_reg_n_0_[2] ),
        .I2(\inc_cnt_reg_n_0_[3] ),
        .I3(fine_adj_state_r137_out),
        .I4(\dec_cnt[2]_i_4_n_0 ),
        .O(\dec_cnt[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h888B)) 
    \dec_cnt[2]_i_4 
       (.I0(\dec_cnt_reg[0]_i_3_n_4 ),
        .I1(fine_adj_state_r3),
        .I2(\first_fail_taps_reg_n_0_[3] ),
        .I3(\first_fail_taps[5]_i_5_n_0 ),
        .O(\dec_cnt[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFE01FFFFFE010000)) 
    \dec_cnt[3]_i_1 
       (.I0(\dec_cnt_reg_n_0_[2] ),
        .I1(\dec_cnt_reg_n_0_[1] ),
        .I2(\dec_cnt_reg_n_0_[0] ),
        .I3(\dec_cnt_reg_n_0_[3] ),
        .I4(fine_adj_state_r[0]),
        .I5(\dec_cnt[3]_i_2_n_0 ),
        .O(dec_cnt[3]));
  LUT5 #(
    .INIT(32'h0808FB08)) 
    \dec_cnt[3]_i_2 
       (.I0(\dec_cnt[3]_i_3_n_0 ),
        .I1(detect_pi_found_dqs),
        .I2(p_1_in23_in),
        .I3(\dec_cnt_reg[4]_i_4_n_7 ),
        .I4(\dec_cnt[4]_i_5_n_0 ),
        .O(\dec_cnt[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAFFFF6AAA0000)) 
    \dec_cnt[3]_i_3 
       (.I0(\inc_cnt_reg_n_0_[4] ),
        .I1(\inc_cnt_reg_n_0_[1] ),
        .I2(\inc_cnt_reg_n_0_[2] ),
        .I3(\inc_cnt_reg_n_0_[3] ),
        .I4(fine_adj_state_r137_out),
        .I5(\dec_cnt[3]_i_4_n_0 ),
        .O(\dec_cnt[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h888B)) 
    \dec_cnt[3]_i_4 
       (.I0(\dec_cnt_reg[4]_i_4_n_7 ),
        .I1(fine_adj_state_r3),
        .I2(\first_fail_taps_reg_n_0_[4] ),
        .I3(\first_fail_taps[5]_i_5_n_0 ),
        .O(\dec_cnt[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    \dec_cnt[4]_i_1 
       (.I0(\dec_cnt[4]_i_2_n_0 ),
        .I1(fine_adj_state_r[0]),
        .I2(\dec_cnt[4]_i_3_n_0 ),
        .I3(fine_adj_state_r140_out),
        .I4(\dec_cnt_reg[4]_i_4_n_6 ),
        .I5(\dec_cnt[4]_i_5_n_0 ),
        .O(dec_cnt[4]));
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \dec_cnt[4]_i_2 
       (.I0(\dec_cnt_reg_n_0_[3] ),
        .I1(\dec_cnt_reg_n_0_[0] ),
        .I2(\dec_cnt_reg_n_0_[1] ),
        .I3(\dec_cnt_reg_n_0_[2] ),
        .I4(\dec_cnt_reg_n_0_[4] ),
        .O(\dec_cnt[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B888B8BB)) 
    \dec_cnt[4]_i_3 
       (.I0(\dec_cnt[5]_i_9_n_0 ),
        .I1(fine_adj_state_r137_out),
        .I2(\dec_cnt_reg[4]_i_4_n_6 ),
        .I3(fine_adj_state_r3),
        .I4(\first_fail_taps_reg_n_0_[5] ),
        .I5(\first_fail_taps[5]_i_5_n_0 ),
        .O(\dec_cnt[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE0000FFFFFFFF)) 
    \dec_cnt[4]_i_5 
       (.I0(\first_fail_taps_reg_n_0_[2] ),
        .I1(\first_fail_taps_reg_n_0_[1] ),
        .I2(\first_fail_taps_reg_n_0_[4] ),
        .I3(\first_fail_taps_reg_n_0_[3] ),
        .I4(\first_fail_taps_reg_n_0_[5] ),
        .I5(first_fail_detect_reg_n_0),
        .O(\dec_cnt[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dec_cnt[4]_i_6 
       (.I0(\inc_cnt_reg_n_0_[5] ),
        .I1(\first_fail_taps_reg_n_0_[5] ),
        .O(\dec_cnt[4]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dec_cnt[4]_i_7 
       (.I0(\inc_cnt_reg_n_0_[4] ),
        .I1(\first_fail_taps_reg_n_0_[4] ),
        .O(\dec_cnt[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0808C80800000000)) 
    \dec_cnt[5]_i_1 
       (.I0(\dec_cnt[5]_i_3_n_0 ),
        .I1(\dec_cnt[5]_i_4_n_0 ),
        .I2(fine_adj_state_r[0]),
        .I3(\dec_cnt[5]_i_5_n_0 ),
        .I4(\FSM_sequential_fine_adj_state_r[3]_i_6_n_0 ),
        .I5(fine_adj_state_r[1]),
        .O(\dec_cnt[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDD00DD00DF00FFFF)) 
    \dec_cnt[5]_i_3 
       (.I0(\first_fail_taps[5]_i_4_n_0 ),
        .I1(fine_adj_state_r137_out),
        .I2(first_fail_detect_reg_n_0),
        .I3(fine_adj_state_r140_out),
        .I4(\dec_cnt[5]_i_8_n_0 ),
        .I5(fine_adj_state_r3),
        .O(\dec_cnt[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dec_cnt[5]_i_4 
       (.I0(fine_adj_state_r[3]),
        .I1(fine_adj_state_r[2]),
        .O(\dec_cnt[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \dec_cnt[5]_i_5 
       (.I0(\dec_cnt_reg_n_0_[5] ),
        .I1(\dec_cnt_reg_n_0_[3] ),
        .I2(\dec_cnt_reg_n_0_[0] ),
        .I3(\dec_cnt_reg_n_0_[1] ),
        .I4(\dec_cnt_reg_n_0_[2] ),
        .I5(\dec_cnt_reg_n_0_[4] ),
        .O(\dec_cnt[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h11F1FFFF11F10000)) 
    \dec_cnt[5]_i_6 
       (.I0(\first_fail_taps[5]_i_8_n_0 ),
        .I1(fine_adj_state_r3),
        .I2(fine_adj_state_r137_out),
        .I3(\dec_cnt[5]_i_9_n_0 ),
        .I4(fine_adj_state_r140_out),
        .I5(\dec_cnt[4]_i_5_n_0 ),
        .O(\dec_cnt[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \dec_cnt[5]_i_7 
       (.I0(\dec_cnt_reg_n_0_[4] ),
        .I1(\dec_cnt_reg_n_0_[2] ),
        .I2(\dec_cnt_reg_n_0_[1] ),
        .I3(\dec_cnt_reg_n_0_[0] ),
        .I4(\dec_cnt_reg_n_0_[3] ),
        .I5(\dec_cnt_reg_n_0_[5] ),
        .O(\dec_cnt[5]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hBF)) 
    \dec_cnt[5]_i_8 
       (.I0(fine_adj_state_r14_out),
        .I1(detect_pi_found_dqs),
        .I2(p_1_in23_in),
        .O(\dec_cnt[5]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \dec_cnt[5]_i_9 
       (.I0(\inc_cnt_reg_n_0_[5] ),
        .I1(\inc_cnt_reg_n_0_[4] ),
        .I2(\inc_cnt_reg_n_0_[3] ),
        .I3(\inc_cnt_reg_n_0_[2] ),
        .I4(\inc_cnt_reg_n_0_[1] ),
        .O(\dec_cnt[5]_i_9_n_0 ));
  FDRE \dec_cnt_reg[0] 
       (.C(CLK),
        .CE(\dec_cnt[5]_i_1_n_0 ),
        .D(dec_cnt[0]),
        .Q(\dec_cnt_reg_n_0_[0] ),
        .R(rstdiv0_sync_r1_reg_rep__2[0]));
  CARRY4 \dec_cnt_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\dec_cnt_reg[0]_i_3_n_0 ,\dec_cnt_reg[0]_i_3_n_1 ,\dec_cnt_reg[0]_i_3_n_2 ,\dec_cnt_reg[0]_i_3_n_3 }),
        .CYINIT(1'b1),
        .DI({\inc_cnt_reg_n_0_[3] ,\inc_cnt_reg_n_0_[2] ,\inc_cnt_reg_n_0_[1] ,\inc_cnt_reg_n_0_[0] }),
        .O({\dec_cnt_reg[0]_i_3_n_4 ,\dec_cnt_reg[0]_i_3_n_5 ,\dec_cnt_reg[0]_i_3_n_6 ,\NLW_dec_cnt_reg[0]_i_3_O_UNCONNECTED [0]}),
        .S({\dec_cnt[0]_i_4_n_0 ,\dec_cnt[0]_i_5_n_0 ,\dec_cnt[0]_i_6_n_0 ,\dec_cnt[0]_i_7_n_0 }));
  FDRE \dec_cnt_reg[1] 
       (.C(CLK),
        .CE(\dec_cnt[5]_i_1_n_0 ),
        .D(dec_cnt[1]),
        .Q(\dec_cnt_reg_n_0_[1] ),
        .R(rstdiv0_sync_r1_reg_rep__2[0]));
  FDRE \dec_cnt_reg[2] 
       (.C(CLK),
        .CE(\dec_cnt[5]_i_1_n_0 ),
        .D(dec_cnt[2]),
        .Q(\dec_cnt_reg_n_0_[2] ),
        .R(rstdiv0_sync_r1_reg_rep__2[0]));
  FDRE \dec_cnt_reg[3] 
       (.C(CLK),
        .CE(\dec_cnt[5]_i_1_n_0 ),
        .D(dec_cnt[3]),
        .Q(\dec_cnt_reg_n_0_[3] ),
        .R(rstdiv0_sync_r1_reg_rep__2[0]));
  FDRE \dec_cnt_reg[4] 
       (.C(CLK),
        .CE(\dec_cnt[5]_i_1_n_0 ),
        .D(dec_cnt[4]),
        .Q(\dec_cnt_reg_n_0_[4] ),
        .R(rstdiv0_sync_r1_reg_rep__2[0]));
  CARRY4 \dec_cnt_reg[4]_i_4 
       (.CI(\dec_cnt_reg[0]_i_3_n_0 ),
        .CO({\NLW_dec_cnt_reg[4]_i_4_CO_UNCONNECTED [3:1],\dec_cnt_reg[4]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\inc_cnt_reg_n_0_[4] }),
        .O({\NLW_dec_cnt_reg[4]_i_4_O_UNCONNECTED [3:2],\dec_cnt_reg[4]_i_4_n_6 ,\dec_cnt_reg[4]_i_4_n_7 }),
        .S({1'b0,1'b0,\dec_cnt[4]_i_6_n_0 ,\dec_cnt[4]_i_7_n_0 }));
  FDRE \dec_cnt_reg[5] 
       (.C(CLK),
        .CE(\dec_cnt[5]_i_1_n_0 ),
        .D(dec_cnt[5]),
        .Q(\dec_cnt_reg_n_0_[5] ),
        .R(rstdiv0_sync_r1_reg_rep__2[0]));
  MUXF7 \dec_cnt_reg[5]_i_2 
       (.I0(\dec_cnt[5]_i_6_n_0 ),
        .I1(\dec_cnt[5]_i_7_n_0 ),
        .O(dec_cnt[5]),
        .S(fine_adj_state_r[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \detect_rd_cnt[0]_i_1 
       (.I0(detect_rd_cnt_reg__0[0]),
        .O(\detect_rd_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \detect_rd_cnt[1]_i_1 
       (.I0(detect_rd_cnt_reg__0[1]),
        .I1(detect_rd_cnt_reg__0[0]),
        .O(\detect_rd_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \detect_rd_cnt[2]_i_1 
       (.I0(detect_rd_cnt_reg__0[2]),
        .I1(detect_rd_cnt_reg__0[0]),
        .I2(detect_rd_cnt_reg__0[1]),
        .O(detect_rd_cnt0__0[2]));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \detect_rd_cnt[3]_i_1 
       (.I0(rstdiv0_sync_r1_reg_rep__13),
        .I1(detect_rd_cnt_reg__0[2]),
        .I2(detect_rd_cnt_reg__0[3]),
        .I3(detect_rd_cnt_reg__0[1]),
        .I4(detect_rd_cnt_reg__0[0]),
        .O(\detect_rd_cnt[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \detect_rd_cnt[3]_i_2 
       (.I0(detect_pi_found_dqs),
        .I1(detect_rd_cnt_reg__0[2]),
        .I2(detect_rd_cnt_reg__0[3]),
        .I3(detect_rd_cnt_reg__0[1]),
        .I4(detect_rd_cnt_reg__0[0]),
        .O(detect_rd_cnt0));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \detect_rd_cnt[3]_i_3 
       (.I0(detect_rd_cnt_reg__0[3]),
        .I1(detect_rd_cnt_reg__0[2]),
        .I2(detect_rd_cnt_reg__0[1]),
        .I3(detect_rd_cnt_reg__0[0]),
        .O(detect_rd_cnt0__0[3]));
  FDSE \detect_rd_cnt_reg[0] 
       (.C(CLK),
        .CE(detect_rd_cnt0),
        .D(\detect_rd_cnt[0]_i_1_n_0 ),
        .Q(detect_rd_cnt_reg__0[0]),
        .S(\detect_rd_cnt[3]_i_1_n_0 ));
  FDSE \detect_rd_cnt_reg[1] 
       (.C(CLK),
        .CE(detect_rd_cnt0),
        .D(\detect_rd_cnt[1]_i_1_n_0 ),
        .Q(detect_rd_cnt_reg__0[1]),
        .S(\detect_rd_cnt[3]_i_1_n_0 ));
  FDSE \detect_rd_cnt_reg[2] 
       (.C(CLK),
        .CE(detect_rd_cnt0),
        .D(detect_rd_cnt0__0[2]),
        .Q(detect_rd_cnt_reg__0[2]),
        .S(\detect_rd_cnt[3]_i_1_n_0 ));
  FDRE \detect_rd_cnt_reg[3] 
       (.C(CLK),
        .CE(detect_rd_cnt0),
        .D(detect_rd_cnt0__0[3]),
        .Q(detect_rd_cnt_reg__0[3]),
        .R(\detect_rd_cnt[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    dqs_found_done_r_i_1
       (.I0(dqs_found_done_r_i_2_n_0),
        .I1(p_1_in23_in),
        .I2(fine_adj_state_r[1]),
        .I3(dqs_found_done_r_i_3_n_0),
        .I4(fine_adj_state_r[0]),
        .I5(init_dqsfound_done_r1_reg_n_0),
        .O(dqs_found_done_r0));
  LUT2 #(
    .INIT(4'h1)) 
    dqs_found_done_r_i_2
       (.I0(\rnk_cnt_r_reg_n_0_[1] ),
        .I1(\rnk_cnt_r_reg_n_0_[0] ),
        .O(dqs_found_done_r_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    dqs_found_done_r_i_3
       (.I0(fine_adj_state_r[2]),
        .I1(fine_adj_state_r[3]),
        .O(dqs_found_done_r_i_3_n_0));
  FDRE dqs_found_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(dqs_found_done_r0),
        .Q(pi_dqs_found_done_r1_reg),
        .R(rstdiv0_sync_r1_reg_rep__2[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    dqs_found_prech_req_i_1
       (.I0(dqs_found_prech_req_i_2_n_0),
        .I1(dqs_found_prech_req_i_3_n_0),
        .I2(dqs_found_prech_req),
        .O(dqs_found_prech_req_i_1_n_0));
  LUT6 #(
    .INIT(64'h00000000ECEEEAEE)) 
    dqs_found_prech_req_i_2
       (.I0(fine_adj_state_r15_out),
        .I1(fine_adj_state_r17_out),
        .I2(p_1_in23_in),
        .I3(detect_pi_found_dqs),
        .I4(\FSM_sequential_fine_adj_state_r[2]_i_3_n_0 ),
        .I5(fine_adj_state_r[2]),
        .O(dqs_found_prech_req_i_2_n_0));
  LUT6 #(
    .INIT(64'hC008000800000000)) 
    dqs_found_prech_req_i_3
       (.I0(dqs_found_prech_req_i_4_n_0),
        .I1(fine_adj_state_r[3]),
        .I2(fine_adj_state_r[2]),
        .I3(fine_adj_state_r[0]),
        .I4(prech_done),
        .I5(fine_adj_state_r[1]),
        .O(dqs_found_prech_req_i_3_n_0));
  LUT6 #(
    .INIT(64'hFE00F400FA000000)) 
    dqs_found_prech_req_i_4
       (.I0(\FSM_sequential_fine_adj_state_r[2]_i_3_n_0 ),
        .I1(fine_adj_state_r130_out),
        .I2(p_1_in23_in),
        .I3(detect_pi_found_dqs),
        .I4(fine_adj_state_r17_out),
        .I5(fine_adj_state_r15_out),
        .O(dqs_found_prech_req_i_4_n_0));
  FDRE dqs_found_prech_req_reg
       (.C(CLK),
        .CE(1'b1),
        .D(dqs_found_prech_req_i_1_n_0),
        .Q(dqs_found_prech_req),
        .R(rstdiv0_sync_r1_reg_rep__2[1]));
  FDRE dqs_found_start_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pi_dqs_found_start_reg),
        .Q(dqs_found_start_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000200)) 
    final_dec_done_i_1
       (.I0(init_dec_done_reg_n_0),
        .I1(fine_adj_state_r1),
        .I2(fine_adj_state_r[0]),
        .I3(init_dec_done_i_2_n_0),
        .I4(fine_adj_state_r[1]),
        .I5(final_dec_done_reg_n_0),
        .O(final_dec_done_i_1_n_0));
  FDRE final_dec_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(final_dec_done_i_1_n_0),
        .Q(final_dec_done_reg_n_0),
        .R(rstdiv0_sync_r1_reg_rep__2[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF01000000)) 
    fine_adjust_done_r_i_1
       (.I0(fine_adj_state_r[0]),
        .I1(fine_adj_state_r[3]),
        .I2(fine_adj_state_r[2]),
        .I3(p_1_in23_in),
        .I4(fine_adj_state_r[1]),
        .I5(fine_adjust_done_r_reg_0),
        .O(fine_adjust_done_r_i_1_n_0));
  FDRE fine_adjust_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(fine_adjust_done_r_i_1_n_0),
        .Q(fine_adjust_done_r_reg_0),
        .R(rstdiv0_sync_r1_reg_rep__2[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000100)) 
    fine_adjust_i_1
       (.I0(fine_adj_state_r[0]),
        .I1(fine_adj_state_r[3]),
        .I2(fine_adj_state_r[2]),
        .I3(init_dqsfound_done_r5),
        .I4(fine_adj_state_r[1]),
        .I5(fine_adjust_reg_n_0),
        .O(fine_adjust_i_1_n_0));
  FDRE fine_adjust_reg
       (.C(CLK),
        .CE(1'b1),
        .D(fine_adjust_i_1_n_0),
        .Q(fine_adjust_reg_n_0),
        .R(rstdiv0_sync_r1_reg_rep__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    first_fail_detect_i_1
       (.I0(\first_fail_taps[5]_i_4_n_0 ),
        .I1(fine_adj_state_r137_out),
        .I2(\first_fail_taps[5]_i_5_n_0 ),
        .O(first_fail_detect_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h000E)) 
    first_fail_detect_i_2
       (.I0(\first_fail_taps[5]_i_6_n_0 ),
        .I1(\inc_cnt_reg_n_0_[5] ),
        .I2(\first_fail_taps[5]_i_5_n_0 ),
        .I3(first_fail_detect_reg_n_0),
        .O(fine_adj_state_r137_out));
  FDRE first_fail_detect_reg
       (.C(CLK),
        .CE(first_fail_detect),
        .D(first_fail_detect_i_1_n_0),
        .Q(first_fail_detect_reg_n_0),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \first_fail_taps[0]_i_1 
       (.I0(\inc_cnt_reg_n_0_[0] ),
        .I1(\first_fail_taps[5]_i_4_n_0 ),
        .I2(\first_fail_taps[5]_i_5_n_0 ),
        .O(\first_fail_taps[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \first_fail_taps[1]_i_1 
       (.I0(\inc_cnt_reg_n_0_[1] ),
        .I1(\first_fail_taps[5]_i_4_n_0 ),
        .I2(\first_fail_taps[5]_i_5_n_0 ),
        .O(\first_fail_taps[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \first_fail_taps[2]_i_1 
       (.I0(\inc_cnt_reg_n_0_[2] ),
        .I1(\first_fail_taps[5]_i_4_n_0 ),
        .I2(\first_fail_taps[5]_i_5_n_0 ),
        .O(\first_fail_taps[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \first_fail_taps[3]_i_1 
       (.I0(\inc_cnt_reg_n_0_[3] ),
        .I1(\first_fail_taps[5]_i_4_n_0 ),
        .I2(\first_fail_taps[5]_i_5_n_0 ),
        .O(\first_fail_taps[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \first_fail_taps[4]_i_1 
       (.I0(\inc_cnt_reg_n_0_[4] ),
        .I1(\first_fail_taps[5]_i_4_n_0 ),
        .I2(\first_fail_taps[5]_i_5_n_0 ),
        .O(\first_fail_taps[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \first_fail_taps[5]_i_1 
       (.I0(fine_adj_state_r[1]),
        .I1(fine_adj_state_r[2]),
        .I2(fine_adj_state_r[3]),
        .I3(fine_adj_state_r[0]),
        .I4(fine_adj_state_r140_out),
        .I5(first_fail_detect_i_1_n_0),
        .O(first_fail_detect));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \first_fail_taps[5]_i_2 
       (.I0(\inc_cnt_reg_n_0_[5] ),
        .I1(\first_fail_taps[5]_i_4_n_0 ),
        .I2(\first_fail_taps[5]_i_5_n_0 ),
        .O(\first_fail_taps[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h33F7)) 
    \first_fail_taps[5]_i_4 
       (.I0(\first_fail_taps[5]_i_6_n_0 ),
        .I1(first_fail_detect_reg_n_0),
        .I2(\first_fail_taps[5]_i_7_n_0 ),
        .I3(\first_fail_taps[5]_i_8_n_0 ),
        .O(\first_fail_taps[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h15555555)) 
    \first_fail_taps[5]_i_5 
       (.I0(stable_pass_cnt_reg__0[5]),
        .I1(stable_pass_cnt_reg__0[2]),
        .I2(stable_pass_cnt_reg__0[4]),
        .I3(stable_pass_cnt_reg__0[1]),
        .I4(stable_pass_cnt_reg__0[3]),
        .O(\first_fail_taps[5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \first_fail_taps[5]_i_6 
       (.I0(\inc_cnt_reg_n_0_[2] ),
        .I1(\inc_cnt_reg_n_0_[3] ),
        .I2(\inc_cnt_reg_n_0_[0] ),
        .I3(\inc_cnt_reg_n_0_[1] ),
        .I4(\inc_cnt_reg_n_0_[4] ),
        .O(\first_fail_taps[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555557)) 
    \first_fail_taps[5]_i_7 
       (.I0(\inc_cnt_reg_n_0_[5] ),
        .I1(\inc_cnt_reg_n_0_[2] ),
        .I2(\inc_cnt_reg_n_0_[1] ),
        .I3(\inc_cnt_reg_n_0_[0] ),
        .I4(\inc_cnt_reg_n_0_[3] ),
        .I5(\inc_cnt_reg_n_0_[4] ),
        .O(\first_fail_taps[5]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \first_fail_taps[5]_i_8 
       (.I0(stable_pass_cnt_reg__0[5]),
        .I1(stable_pass_cnt_reg__0[2]),
        .I2(stable_pass_cnt_reg__0[4]),
        .I3(stable_pass_cnt_reg__0[1]),
        .I4(stable_pass_cnt_reg__0[3]),
        .O(\first_fail_taps[5]_i_8_n_0 ));
  FDRE \first_fail_taps_reg[0] 
       (.C(CLK),
        .CE(first_fail_detect),
        .D(\first_fail_taps[0]_i_1_n_0 ),
        .Q(\first_fail_taps_reg_n_0_[0] ),
        .R(rstdiv0_sync_r1_reg_rep__2[1]));
  FDRE \first_fail_taps_reg[1] 
       (.C(CLK),
        .CE(first_fail_detect),
        .D(\first_fail_taps[1]_i_1_n_0 ),
        .Q(\first_fail_taps_reg_n_0_[1] ),
        .R(rstdiv0_sync_r1_reg_rep__2[1]));
  FDRE \first_fail_taps_reg[2] 
       (.C(CLK),
        .CE(first_fail_detect),
        .D(\first_fail_taps[2]_i_1_n_0 ),
        .Q(\first_fail_taps_reg_n_0_[2] ),
        .R(rstdiv0_sync_r1_reg_rep__2[1]));
  FDRE \first_fail_taps_reg[3] 
       (.C(CLK),
        .CE(first_fail_detect),
        .D(\first_fail_taps[3]_i_1_n_0 ),
        .Q(\first_fail_taps_reg_n_0_[3] ),
        .R(rstdiv0_sync_r1_reg_rep__2[1]));
  FDRE \first_fail_taps_reg[4] 
       (.C(CLK),
        .CE(first_fail_detect),
        .D(\first_fail_taps[4]_i_1_n_0 ),
        .Q(\first_fail_taps_reg_n_0_[4] ),
        .R(rstdiv0_sync_r1_reg_rep__2[1]));
  FDRE \first_fail_taps_reg[5] 
       (.C(CLK),
        .CE(first_fail_detect),
        .D(\first_fail_taps[5]_i_2_n_0 ),
        .Q(\first_fail_taps_reg_n_0_[5] ),
        .R(rstdiv0_sync_r1_reg_rep__2[1]));
  LUT2 #(
    .INIT(4'hB)) 
    \gen_byte_sel_div2.byte_sel_cnt[1]_i_3 
       (.I0(\gen_byte_sel_div2.byte_sel_cnt[1]_i_6_n_0 ),
        .I1(pi_calib_done),
        .O(\gen_byte_sel_div2.byte_sel_cnt_reg[0] ));
  LUT6 #(
    .INIT(64'h77F7FFFFFFFFFFFF)) 
    \gen_byte_sel_div2.byte_sel_cnt[1]_i_6 
       (.I0(po_ck_addr_cmd_delay_done),
        .I1(pi_dqs_found_done_r1_reg),
        .I2(rd_data_offset_cal_done),
        .I3(fine_adjust_done_r_reg_0),
        .I4(pi_fine_dly_dec_done),
        .I5(dqs_po_dec_done),
        .O(\gen_byte_sel_div2.byte_sel_cnt[1]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b1),
        .O(n_0_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b1),
        .O(n_0_1));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hFFFF00B0)) 
    ififo_rst_i_1
       (.I0(calib_in_common),
        .I1(\calib_sel_reg[1] ),
        .I2(rst_stg1_cal),
        .I3(calib_zero_inputs),
        .I4(phy_if_reset),
        .O(ififo_rst_reg0));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hFFFF00E0)) 
    ififo_rst_i_1__0
       (.I0(calib_in_common),
        .I1(\calib_sel_reg[1] ),
        .I2(rst_stg1_cal),
        .I3(calib_zero_inputs),
        .I4(phy_if_reset),
        .O(ififo_rst_reg0_1));
  LUT1 #(
    .INIT(2'h1)) 
    \inc_cnt[0]_i_1 
       (.I0(\inc_cnt_reg_n_0_[0] ),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \inc_cnt[1]_i_1 
       (.I0(\inc_cnt_reg_n_0_[0] ),
        .I1(\inc_cnt_reg_n_0_[1] ),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \inc_cnt[2]_i_1 
       (.I0(\inc_cnt_reg_n_0_[2] ),
        .I1(\inc_cnt_reg_n_0_[1] ),
        .I2(\inc_cnt_reg_n_0_[0] ),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \inc_cnt[3]_i_1 
       (.I0(\inc_cnt_reg_n_0_[3] ),
        .I1(\inc_cnt_reg_n_0_[1] ),
        .I2(\inc_cnt_reg_n_0_[2] ),
        .I3(\inc_cnt_reg_n_0_[0] ),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \inc_cnt[4]_i_1 
       (.I0(\inc_cnt_reg_n_0_[4] ),
        .I1(\inc_cnt_reg_n_0_[2] ),
        .I2(\inc_cnt_reg_n_0_[3] ),
        .I3(\inc_cnt_reg_n_0_[0] ),
        .I4(\inc_cnt_reg_n_0_[1] ),
        .O(p_0_in__0[4]));
  LUT4 #(
    .INIT(16'h0400)) 
    \inc_cnt[5]_i_1 
       (.I0(fine_adj_state_r[0]),
        .I1(fine_adj_state_r[2]),
        .I2(fine_adj_state_r[3]),
        .I3(fine_adj_state_r[1]),
        .O(inc_cnt));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \inc_cnt[5]_i_2 
       (.I0(\inc_cnt_reg_n_0_[5] ),
        .I1(\inc_cnt_reg_n_0_[4] ),
        .I2(\inc_cnt_reg_n_0_[1] ),
        .I3(\inc_cnt_reg_n_0_[0] ),
        .I4(\inc_cnt_reg_n_0_[3] ),
        .I5(\inc_cnt_reg_n_0_[2] ),
        .O(p_0_in__0[5]));
  FDRE \inc_cnt_reg[0] 
       (.C(CLK),
        .CE(inc_cnt),
        .D(p_0_in__0[0]),
        .Q(\inc_cnt_reg_n_0_[0] ),
        .R(rstdiv0_sync_r1_reg_rep__2[1]));
  FDRE \inc_cnt_reg[1] 
       (.C(CLK),
        .CE(inc_cnt),
        .D(p_0_in__0[1]),
        .Q(\inc_cnt_reg_n_0_[1] ),
        .R(rstdiv0_sync_r1_reg_rep__2[1]));
  FDRE \inc_cnt_reg[2] 
       (.C(CLK),
        .CE(inc_cnt),
        .D(p_0_in__0[2]),
        .Q(\inc_cnt_reg_n_0_[2] ),
        .R(rstdiv0_sync_r1_reg_rep__2[1]));
  FDRE \inc_cnt_reg[3] 
       (.C(CLK),
        .CE(inc_cnt),
        .D(p_0_in__0[3]),
        .Q(\inc_cnt_reg_n_0_[3] ),
        .R(rstdiv0_sync_r1_reg_rep__2[1]));
  FDRE \inc_cnt_reg[4] 
       (.C(CLK),
        .CE(inc_cnt),
        .D(p_0_in__0[4]),
        .Q(\inc_cnt_reg_n_0_[4] ),
        .R(rstdiv0_sync_r1_reg_rep__2[1]));
  FDRE \inc_cnt_reg[5] 
       (.C(CLK),
        .CE(inc_cnt),
        .D(p_0_in__0[5]),
        .Q(\inc_cnt_reg_n_0_[5] ),
        .R(rstdiv0_sync_r1_reg_rep__2[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \init_dec_cnt[0]_i_1 
       (.I0(init_dec_cnt_reg__0[0]),
        .O(init_dec_cnt0[0]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \init_dec_cnt[1]_i_1 
       (.I0(init_dec_cnt_reg__0[0]),
        .I1(init_dec_cnt_reg__0[1]),
        .O(\init_dec_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \init_dec_cnt[2]_i_1 
       (.I0(init_dec_cnt_reg__0[0]),
        .I1(init_dec_cnt_reg__0[1]),
        .I2(init_dec_cnt_reg__0[2]),
        .O(init_dec_cnt0[2]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \init_dec_cnt[3]_i_1 
       (.I0(init_dec_cnt_reg__0[2]),
        .I1(init_dec_cnt_reg__0[1]),
        .I2(init_dec_cnt_reg__0[0]),
        .I3(init_dec_cnt_reg__0[3]),
        .O(init_dec_cnt0[3]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \init_dec_cnt[4]_i_1 
       (.I0(init_dec_cnt_reg__0[3]),
        .I1(init_dec_cnt_reg__0[0]),
        .I2(init_dec_cnt_reg__0[1]),
        .I3(init_dec_cnt_reg__0[2]),
        .I4(init_dec_cnt_reg__0[4]),
        .O(init_dec_cnt0[4]));
  LUT5 #(
    .INIT(32'h20000000)) 
    \init_dec_cnt[5]_i_1 
       (.I0(fine_adj_state_r[0]),
        .I1(fine_adj_state_r[2]),
        .I2(\FSM_sequential_fine_adj_state_r[3]_i_6_n_0 ),
        .I3(fine_adj_state_r[3]),
        .I4(fine_adj_state_r[1]),
        .O(init_dec_cnt));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \init_dec_cnt[5]_i_2 
       (.I0(init_dec_cnt_reg__0[4]),
        .I1(init_dec_cnt_reg__0[2]),
        .I2(init_dec_cnt_reg__0[1]),
        .I3(init_dec_cnt_reg__0[0]),
        .I4(init_dec_cnt_reg__0[3]),
        .I5(init_dec_cnt_reg__0[5]),
        .O(init_dec_cnt0[5]));
  FDSE \init_dec_cnt_reg[0] 
       (.C(CLK),
        .CE(init_dec_cnt),
        .D(init_dec_cnt0[0]),
        .Q(init_dec_cnt_reg__0[0]),
        .S(SS));
  FDSE \init_dec_cnt_reg[1] 
       (.C(CLK),
        .CE(init_dec_cnt),
        .D(\init_dec_cnt[1]_i_1_n_0 ),
        .Q(init_dec_cnt_reg__0[1]),
        .S(SS));
  FDSE \init_dec_cnt_reg[2] 
       (.C(CLK),
        .CE(init_dec_cnt),
        .D(init_dec_cnt0[2]),
        .Q(init_dec_cnt_reg__0[2]),
        .S(SS));
  FDSE \init_dec_cnt_reg[3] 
       (.C(CLK),
        .CE(init_dec_cnt),
        .D(init_dec_cnt0[3]),
        .Q(init_dec_cnt_reg__0[3]),
        .S(SS));
  FDSE \init_dec_cnt_reg[4] 
       (.C(CLK),
        .CE(init_dec_cnt),
        .D(init_dec_cnt0[4]),
        .Q(init_dec_cnt_reg__0[4]),
        .S(SS));
  FDRE \init_dec_cnt_reg[5] 
       (.C(CLK),
        .CE(init_dec_cnt),
        .D(init_dec_cnt0[5]),
        .Q(init_dec_cnt_reg__0[5]),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFF0000FFFF0004)) 
    init_dec_done_i_1
       (.I0(fine_adj_state_r[1]),
        .I1(init_dec_done_i_2_n_0),
        .I2(fine_adj_state_r[0]),
        .I3(\dec_cnt[5]_i_5_n_0 ),
        .I4(init_dec_done_reg_n_0),
        .I5(\FSM_sequential_fine_adj_state_r[3]_i_6_n_0 ),
        .O(init_dec_done_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    init_dec_done_i_2
       (.I0(fine_adj_state_r[2]),
        .I1(fine_adj_state_r[3]),
        .O(init_dec_done_i_2_n_0));
  FDRE init_dec_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(init_dec_done_i_1_n_0),
        .Q(init_dec_done_reg_n_0),
        .R(rstdiv0_sync_r1_reg_rep__2[1]));
  FDRE init_dqsfound_done_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data_offset_cal_done),
        .Q(init_dqsfound_done_r1_reg_n_0),
        .R(1'b0));
  FDRE init_dqsfound_done_r2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(init_dqsfound_done_r1_reg_n_0),
        .Q(init_dqsfound_done_r2),
        .R(1'b0));
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dqsfound_done_r4_reg_srl2 " *) 
  SRL16E init_dqsfound_done_r4_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(init_dqsfound_done_r2),
        .Q(init_dqsfound_done_r4_reg_srl2_n_0));
  FDRE init_dqsfound_done_r5_reg
       (.C(CLK),
        .CE(1'b1),
        .D(init_dqsfound_done_r4_reg_srl2_n_0),
        .Q(init_dqsfound_done_r5),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000000000222E)) 
    init_dqsfound_done_r_i_1
       (.I0(rd_data_offset_cal_done),
        .I1(p_1_in23_in),
        .I2(\rnk_cnt_r_reg_n_0_[0] ),
        .I3(\rnk_cnt_r_reg_n_0_[1] ),
        .I4(init_dqsfound_done_r1),
        .I5(rstdiv0_sync_r1_reg_rep__13),
        .O(init_dqsfound_done_r_i_1_n_0));
  FDRE init_dqsfound_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(init_dqsfound_done_r_i_1_n_0),
        .Q(rd_data_offset_cal_done),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h01)) 
    \init_state_r[1]_i_16 
       (.I0(pi_dqs_found_done_r1_reg),
        .I1(pi_dqs_found_rank_done),
        .I2(prech_req_posedge_r_reg),
        .O(\init_state_r_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'hFFFF00B0)) 
    ofifo_rst_i_1
       (.I0(calib_in_common),
        .I1(\calib_sel_reg[1] ),
        .I2(rst_stg1_cal),
        .I3(calib_zero_inputs),
        .I4(A_rst_primitives),
        .O(ofifo_rst_reg0));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'hFFFF00E0)) 
    ofifo_rst_i_1__0
       (.I0(calib_in_common),
        .I1(\calib_sel_reg[1] ),
        .I2(rst_stg1_cal),
        .I3(calib_zero_inputs),
        .I4(A_rst_primitives),
        .O(ofifo_rst_reg0_2));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    \phaser_in_gen.phaser_in_i_5 
       (.I0(calib_zero_inputs),
        .I1(rst_stg1_cal),
        .I2(\calib_sel_reg[1] ),
        .I3(calib_in_common),
        .O(C_pi_rst_dqs_find75_out));
  LUT4 #(
    .INIT(16'h4404)) 
    \phaser_in_gen.phaser_in_i_5__0 
       (.I0(calib_zero_inputs),
        .I1(rst_stg1_cal),
        .I2(\calib_sel_reg[1] ),
        .I3(calib_in_common),
        .O(A_pi_rst_dqs_find140_out));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h0E0E0E00)) 
    phaser_out_i_2__0
       (.I0(ck_po_stg2_f_en),
        .I1(po_en_s2_f),
        .I2(calib_zero_inputs),
        .I3(\calib_sel_reg[1] ),
        .I4(calib_in_common),
        .O(C_po_fine_enable61_out));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h0E0E000E)) 
    phaser_out_i_2__1
       (.I0(ck_po_stg2_f_en),
        .I1(po_en_s2_f),
        .I2(calib_zero_inputs),
        .I3(\calib_sel_reg[1] ),
        .I4(calib_in_common),
        .O(A_po_fine_enable126_out));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    phaser_out_i_3
       (.I0(calib_zero_inputs),
        .I1(po_stg2_fincdec),
        .I2(\calib_sel_reg[1] ),
        .I3(calib_in_common),
        .O(C_po_fine_inc65_out));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h4404)) 
    phaser_out_i_3__0
       (.I0(calib_zero_inputs),
        .I1(po_stg2_fincdec),
        .I2(\calib_sel_reg[1] ),
        .I3(calib_in_common),
        .O(A_po_fine_inc130_out));
  LUT5 #(
    .INIT(32'h000E0000)) 
    phaser_out_i_3__1
       (.I0(ck_po_stg2_f_en),
        .I1(po_en_s2_f),
        .I2(calib_zero_inputs),
        .I3(calib_zero_ctrl),
        .I4(calib_in_common),
        .O(D_po_fine_enable87_out));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    phaser_out_i_4
       (.I0(calib_zero_inputs),
        .I1(po_stg2_fincdec),
        .I2(calib_zero_ctrl),
        .I3(calib_in_common),
        .O(D_po_fine_inc93_out));
  LUT4 #(
    .INIT(16'h8F80)) 
    \pi_dqs_found_all_bank[0]_i_1 
       (.I0(pi_dqs_found_lanes_r3[2]),
        .I1(pi_dqs_found_lanes_r3[0]),
        .I2(pi_dqs_found_start_reg),
        .I3(p_1_in23_in),
        .O(\pi_dqs_found_all_bank[0]_i_1_n_0 ));
  FDRE \pi_dqs_found_all_bank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_1_in23_in),
        .Q(pi_dqs_found_all_bank_r),
        .R(1'b0));
  FDRE \pi_dqs_found_all_bank_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pi_dqs_found_all_bank[0]_i_1_n_0 ),
        .Q(p_1_in23_in),
        .R(rstdiv0_sync_r1_reg_rep__2[1]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \pi_dqs_found_any_bank[0]_i_1 
       (.I0(pi_dqs_found_lanes_r3[2]),
        .I1(pi_dqs_found_lanes_r3[0]),
        .I2(pi_dqs_found_start_reg),
        .I3(pi_dqs_found_any_bank),
        .O(\pi_dqs_found_any_bank[0]_i_1_n_0 ));
  FDRE \pi_dqs_found_any_bank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_dqs_found_any_bank),
        .Q(pi_dqs_found_any_bank_r),
        .R(1'b0));
  FDRE \pi_dqs_found_any_bank_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pi_dqs_found_any_bank[0]_i_1_n_0 ),
        .Q(pi_dqs_found_any_bank),
        .R(rstdiv0_sync_r1_reg_rep__2[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \pi_dqs_found_lanes_r1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_dqs_found_lanes[0]),
        .Q(pi_dqs_found_lanes_r1[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \pi_dqs_found_lanes_r1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_1),
        .Q(pi_dqs_found_lanes_r1[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \pi_dqs_found_lanes_r1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_dqs_found_lanes[1]),
        .Q(pi_dqs_found_lanes_r1[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \pi_dqs_found_lanes_r1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_0),
        .Q(pi_dqs_found_lanes_r1[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \pi_dqs_found_lanes_r2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_dqs_found_lanes_r1[0]),
        .Q(pi_dqs_found_lanes_r2[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \pi_dqs_found_lanes_r2_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_dqs_found_lanes_r1[1]),
        .Q(pi_dqs_found_lanes_r2[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \pi_dqs_found_lanes_r2_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_dqs_found_lanes_r1[2]),
        .Q(pi_dqs_found_lanes_r2[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \pi_dqs_found_lanes_r2_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_dqs_found_lanes_r1[3]),
        .Q(pi_dqs_found_lanes_r2[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \pi_dqs_found_lanes_r3_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_dqs_found_lanes_r2[0]),
        .Q(pi_dqs_found_lanes_r3[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \pi_dqs_found_lanes_r3_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_dqs_found_lanes_r2[1]),
        .Q(pi_dqs_found_lanes_r3[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \pi_dqs_found_lanes_r3_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_dqs_found_lanes_r2[2]),
        .Q(pi_dqs_found_lanes_r3[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \pi_dqs_found_lanes_r3_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_dqs_found_lanes_r2[3]),
        .Q(pi_dqs_found_lanes_r3[3]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \pi_rst_stg1_cal[0]_i_1 
       (.I0(init_dqsfound_done_r1),
        .I1(rst_dqs_find_reg_n_0),
        .O(\pi_rst_stg1_cal[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1111111010101010)) 
    \pi_rst_stg1_cal_r1[0]_i_1 
       (.I0(fine_adjust_reg_n_0),
        .I1(rstdiv0_sync_r1_reg_rep__13),
        .I2(init_dqsfound_done_r1),
        .I3(pi_dqs_found_any_bank_r),
        .I4(p_1_in23_in),
        .I5(\pi_rst_stg1_cal_r1_reg_n_0_[0] ),
        .O(pi_rst_stg1_cal_r10));
  FDRE \pi_rst_stg1_cal_r1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_rst_stg1_cal_r10),
        .Q(\pi_rst_stg1_cal_r1_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000000000FE)) 
    \pi_rst_stg1_cal_r[0]_i_1 
       (.I0(init_dqsfound_done_r1),
        .I1(\pi_rst_stg1_cal_r[0]_i_2_n_0 ),
        .I2(\pi_rst_stg1_cal_r[0]_i_3_n_0 ),
        .I3(rstdiv0_sync_r1_reg_rep__13),
        .I4(fine_adjust_reg_n_0),
        .I5(\pi_rst_stg1_cal_r1_reg_n_0_[0] ),
        .O(\pi_rst_stg1_cal_r[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEAAAA)) 
    \pi_rst_stg1_cal_r[0]_i_2 
       (.I0(\rd_byte_data_offset_reg[0]_1 [5]),
        .I1(\rd_byte_data_offset_reg[0]_1 [3]),
        .I2(\rd_byte_data_offset_reg[0]_1 [2]),
        .I3(\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][1]_0 ),
        .I4(\rd_byte_data_offset_reg[0]_1 [4]),
        .O(\pi_rst_stg1_cal_r[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \pi_rst_stg1_cal_r[0]_i_3 
       (.I0(dqs_found_start_r),
        .I1(pi_dqs_found_start_reg),
        .I2(p_1_in23_in),
        .I3(pi_dqs_found_any_bank_r),
        .O(\pi_rst_stg1_cal_r[0]_i_3_n_0 ));
  FDRE \pi_rst_stg1_cal_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pi_rst_stg1_cal_r[0]_i_1_n_0 ),
        .Q(init_dqsfound_done_r1),
        .R(1'b0));
  FDRE \pi_rst_stg1_cal_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pi_rst_stg1_cal[0]_i_1_n_0 ),
        .Q(rst_stg1_cal),
        .R(rstdiv0_sync_r1_reg_rep__2[1]));
  FDRE rank_done_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pi_dqs_found_rank_done),
        .Q(rank_done_r1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000044444404)) 
    rank_done_r_i_1
       (.I0(pi_dqs_found_all_bank_r),
        .I1(p_1_in23_in),
        .I2(rd_data_offset_cal_done),
        .I3(\rnk_cnt_r_reg_n_0_[0] ),
        .I4(\rnk_cnt_r_reg_n_0_[1] ),
        .I5(rstdiv0_sync_r1_reg_rep__13),
        .O(rank_done_r_i_1_n_0));
  FDRE rank_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rank_done_r_i_1_n_0),
        .Q(pi_dqs_found_rank_done),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \rank_final_loop[0].bank_final_loop[0].final_data_offset[0][5]_i_1 
       (.I0(rd_data_offset_cal_done),
        .I1(init_dqsfound_done_r1_reg_n_0),
        .O(p_0_in22_out));
  LUT3 #(
    .INIT(8'h04)) 
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_1 
       (.I0(init_dqsfound_done_r1_reg_n_0),
        .I1(rd_data_offset_cal_done),
        .I2(rstdiv0_sync_r1_reg_rep__13),
        .O(\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_1_n_0 ));
  FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][0] 
       (.C(CLK),
        .CE(\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_1_n_0 ),
        .D(\rd_byte_data_offset_reg[0]_1 [0]),
        .Q(\cmd_pipe_plus.mc_data_offset_reg[5] [0]),
        .R(1'b0));
  FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1] 
       (.C(CLK),
        .CE(\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_1_n_0 ),
        .D(\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][1]_0 ),
        .Q(\cmd_pipe_plus.mc_data_offset_reg[5] [1]),
        .R(1'b0));
  FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][2] 
       (.C(CLK),
        .CE(\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_1_n_0 ),
        .D(\rd_byte_data_offset_reg[0]_1 [2]),
        .Q(\cmd_pipe_plus.mc_data_offset_reg[5] [2]),
        .R(1'b0));
  FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][3] 
       (.C(CLK),
        .CE(\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_1_n_0 ),
        .D(\rd_byte_data_offset_reg[0]_1 [3]),
        .Q(\cmd_pipe_plus.mc_data_offset_reg[5] [3]),
        .R(1'b0));
  FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][4] 
       (.C(CLK),
        .CE(\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_1_n_0 ),
        .D(\rd_byte_data_offset_reg[0]_1 [4]),
        .Q(\cmd_pipe_plus.mc_data_offset_reg[5] [4]),
        .R(1'b0));
  FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5] 
       (.C(CLK),
        .CE(\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_1_n_0 ),
        .D(\rd_byte_data_offset_reg[0]_1 [5]),
        .Q(\cmd_pipe_plus.mc_data_offset_reg[5] [5]),
        .R(1'b0));
  FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][0] 
       (.C(CLK),
        .CE(p_0_in22_out),
        .D(\rd_byte_data_offset_reg[0]_1 [0]),
        .Q(rd_data_offset_ranks_0[0]),
        .R(rstdiv0_sync_r1_reg_rep__2[0]));
  FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][1] 
       (.C(CLK),
        .CE(p_0_in22_out),
        .D(\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][1]_0 ),
        .Q(Q),
        .R(rstdiv0_sync_r1_reg_rep__2[0]));
  FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][2] 
       (.C(CLK),
        .CE(p_0_in22_out),
        .D(\rd_byte_data_offset_reg[0]_1 [2]),
        .Q(rd_data_offset_ranks_0[2]),
        .R(rstdiv0_sync_r1_reg_rep__2[0]));
  FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][3] 
       (.C(CLK),
        .CE(p_0_in22_out),
        .D(\rd_byte_data_offset_reg[0]_1 [3]),
        .Q(rd_data_offset_ranks_0[3]),
        .R(rstdiv0_sync_r1_reg_rep__2[0]));
  FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][4] 
       (.C(CLK),
        .CE(p_0_in22_out),
        .D(\rd_byte_data_offset_reg[0]_1 [4]),
        .Q(rd_data_offset_ranks_0[4]),
        .R(rstdiv0_sync_r1_reg_rep__2[0]));
  FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][5] 
       (.C(CLK),
        .CE(p_0_in22_out),
        .D(\rd_byte_data_offset_reg[0]_1 [5]),
        .Q(rd_data_offset_ranks_0[5]),
        .R(rstdiv0_sync_r1_reg_rep__2[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \rd_byte_data_offset[0][0]_i_1 
       (.I0(\rd_byte_data_offset_reg[0]_1 [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_byte_data_offset[0][1]_i_1 
       (.I0(\rd_byte_data_offset_reg[0]_1 [0]),
        .I1(\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][1]_0 ),
        .O(p_0_in[1]));
  LUT3 #(
    .INIT(8'h6A)) 
    \rd_byte_data_offset[0][2]_i_1 
       (.I0(\rd_byte_data_offset_reg[0]_1 [2]),
        .I1(\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][1]_0 ),
        .I2(\rd_byte_data_offset_reg[0]_1 [0]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \rd_byte_data_offset[0][3]_i_1 
       (.I0(\rd_byte_data_offset_reg[0]_1 [3]),
        .I1(\rd_byte_data_offset_reg[0]_1 [0]),
        .I2(\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][1]_0 ),
        .I3(\rd_byte_data_offset_reg[0]_1 [2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \rd_byte_data_offset[0][4]_i_1 
       (.I0(\rd_byte_data_offset_reg[0]_1 [4]),
        .I1(\rd_byte_data_offset_reg[0]_1 [2]),
        .I2(\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][1]_0 ),
        .I3(\rd_byte_data_offset_reg[0]_1 [0]),
        .I4(\rd_byte_data_offset_reg[0]_1 [3]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAFFAE)) 
    \rd_byte_data_offset[0][5]_i_1 
       (.I0(rstdiv0_sync_r1_reg_rep__13),
        .I1(rank_done_r1),
        .I2(rd_data_offset_cal_done),
        .I3(\pi_rst_stg1_cal_r[0]_i_2_n_0 ),
        .I4(\rnk_cnt_r_reg_n_0_[1] ),
        .I5(\rnk_cnt_r_reg_n_0_[0] ),
        .O(\rd_byte_data_offset[0][5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h45000000)) 
    \rd_byte_data_offset[0][5]_i_2 
       (.I0(\pi_rst_stg1_cal_r[0]_i_2_n_0 ),
        .I1(rd_data_offset_cal_done),
        .I2(rank_done_r1),
        .I3(\rd_byte_data_offset[0][5]_i_4_n_0 ),
        .I4(fine_adj_state_r149_out),
        .O(rd_byte_data_offset));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \rd_byte_data_offset[0][5]_i_3 
       (.I0(\rd_byte_data_offset_reg[0]_1 [5]),
        .I1(\rd_byte_data_offset_reg[0]_1 [3]),
        .I2(\rd_byte_data_offset_reg[0]_1 [0]),
        .I3(\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][1]_0 ),
        .I4(\rd_byte_data_offset_reg[0]_1 [2]),
        .I5(\rd_byte_data_offset_reg[0]_1 [4]),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \rd_byte_data_offset[0][5]_i_4 
       (.I0(\rnk_cnt_r_reg_n_0_[0] ),
        .I1(\rnk_cnt_r_reg_n_0_[1] ),
        .I2(p_1_in23_in),
        .I3(rd_data_offset_cal_done),
        .I4(fine_adjust_reg_n_0),
        .I5(dqs_found_start_r),
        .O(\rd_byte_data_offset[0][5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \rd_byte_data_offset[0][5]_i_5 
       (.I0(detect_pi_found_dqs),
        .I1(detect_rd_cnt_reg__0[1]),
        .I2(detect_rd_cnt_reg__0[0]),
        .I3(detect_rd_cnt_reg__0[2]),
        .I4(detect_rd_cnt_reg__0[3]),
        .O(fine_adj_state_r149_out));
  FDSE \rd_byte_data_offset_reg[0][0] 
       (.C(CLK),
        .CE(rd_byte_data_offset),
        .D(p_0_in[0]),
        .Q(\rd_byte_data_offset_reg[0]_1 [0]),
        .S(\rd_byte_data_offset[0][5]_i_1_n_0 ));
  FDSE \rd_byte_data_offset_reg[0][1] 
       (.C(CLK),
        .CE(rd_byte_data_offset),
        .D(p_0_in[1]),
        .Q(\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][1]_0 ),
        .S(\rd_byte_data_offset[0][5]_i_1_n_0 ));
  FDRE \rd_byte_data_offset_reg[0][2] 
       (.C(CLK),
        .CE(rd_byte_data_offset),
        .D(p_0_in[2]),
        .Q(\rd_byte_data_offset_reg[0]_1 [2]),
        .R(\rd_byte_data_offset[0][5]_i_1_n_0 ));
  FDRE \rd_byte_data_offset_reg[0][3] 
       (.C(CLK),
        .CE(rd_byte_data_offset),
        .D(p_0_in[3]),
        .Q(\rd_byte_data_offset_reg[0]_1 [3]),
        .R(\rd_byte_data_offset[0][5]_i_1_n_0 ));
  FDRE \rd_byte_data_offset_reg[0][4] 
       (.C(CLK),
        .CE(rd_byte_data_offset),
        .D(p_0_in[4]),
        .Q(\rd_byte_data_offset_reg[0]_1 [4]),
        .R(\rd_byte_data_offset[0][5]_i_1_n_0 ));
  FDRE \rd_byte_data_offset_reg[0][5] 
       (.C(CLK),
        .CE(rd_byte_data_offset),
        .D(p_0_in[5]),
        .Q(\rd_byte_data_offset_reg[0]_1 [5]),
        .R(\rd_byte_data_offset[0][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \rnk_cnt_r[0]_i_1 
       (.I0(pi_dqs_found_rank_done),
        .I1(rd_data_offset_cal_done),
        .I2(\rnk_cnt_r_reg_n_0_[0] ),
        .O(\rnk_cnt_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hF708)) 
    \rnk_cnt_r[1]_i_1 
       (.I0(\rnk_cnt_r_reg_n_0_[0] ),
        .I1(pi_dqs_found_rank_done),
        .I2(rd_data_offset_cal_done),
        .I3(\rnk_cnt_r_reg_n_0_[1] ),
        .O(\rnk_cnt_r[1]_i_1_n_0 ));
  FDRE \rnk_cnt_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rnk_cnt_r[0]_i_1_n_0 ),
        .Q(\rnk_cnt_r_reg_n_0_[0] ),
        .R(rstdiv0_sync_r1_reg_rep__2[1]));
  FDRE \rnk_cnt_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rnk_cnt_r[1]_i_1_n_0 ),
        .Q(\rnk_cnt_r_reg_n_0_[1] ),
        .R(rstdiv0_sync_r1_reg_rep__2[1]));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    rst_dqs_find_i_1
       (.I0(rst_dqs_find),
        .I1(rst_dqs_find_i_3_n_0),
        .I2(fine_adj_state_r[1]),
        .I3(rst_dqs_find_i_4_n_0),
        .I4(rst_dqs_find_reg_n_0),
        .O(rst_dqs_find_i_1_n_0));
  LUT5 #(
    .INIT(32'h8800FF30)) 
    rst_dqs_find_i_2
       (.I0(prech_done),
        .I1(fine_adj_state_r[1]),
        .I2(init_dqsfound_done_r5),
        .I3(rst_dqs_find_i_5_n_0),
        .I4(fine_adj_state_r[0]),
        .O(rst_dqs_find));
  LUT6 #(
    .INIT(64'hB3B3808003000300)) 
    rst_dqs_find_i_3
       (.I0(prech_done),
        .I1(fine_adj_state_r[0]),
        .I2(fine_adj_state_r[2]),
        .I3(p_1_in23_in),
        .I4(rst_dqs_find_i_6_n_0),
        .I5(fine_adj_state_r[3]),
        .O(rst_dqs_find_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000004F00000040)) 
    rst_dqs_find_i_4
       (.I0(pi_dqs_found_any_bank),
        .I1(rst_dqs_find_r2),
        .I2(fine_adj_state_r[0]),
        .I3(fine_adj_state_r[3]),
        .I4(fine_adj_state_r[2]),
        .I5(init_dqsfound_done_r5),
        .O(rst_dqs_find_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFAA8A0080)) 
    rst_dqs_find_i_5
       (.I0(fine_adj_state_r[3]),
        .I1(\first_fail_taps[5]_i_4_n_0 ),
        .I2(detect_pi_found_dqs),
        .I3(p_1_in23_in),
        .I4(fine_adj_state_r3),
        .I5(fine_adj_state_r[2]),
        .O(rst_dqs_find_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF2020E020)) 
    rst_dqs_find_i_6
       (.I0(rst_dqs_find_i_7_n_0),
        .I1(p_1_in23_in),
        .I2(detect_pi_found_dqs),
        .I3(fine_adj_state_r3),
        .I4(fine_adj_state_r14_out),
        .I5(fine_adj_state_r[2]),
        .O(rst_dqs_find_i_6_n_0));
  LUT6 #(
    .INIT(64'h000000BB0303033F)) 
    rst_dqs_find_i_7
       (.I0(\first_fail_taps[5]_i_7_n_0 ),
        .I1(\first_fail_taps[5]_i_6_n_0 ),
        .I2(\inc_cnt_reg_n_0_[5] ),
        .I3(stable_pass_cnt_reg__0[5]),
        .I4(\stable_pass_cnt[5]_i_3_n_0 ),
        .I5(first_fail_detect_reg_n_0),
        .O(rst_dqs_find_i_7_n_0));
  FDRE rst_dqs_find_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rst_dqs_find_reg_n_0),
        .Q(rst_dqs_find_r1),
        .R(1'b0));
  FDRE rst_dqs_find_r2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rst_dqs_find_r1),
        .Q(rst_dqs_find_r2),
        .R(1'b0));
  FDRE rst_dqs_find_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rst_dqs_find_i_1_n_0),
        .Q(rst_dqs_find_reg_n_0),
        .R(rstdiv0_sync_r1_reg_rep__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \stable_pass_cnt[0]_i_1 
       (.I0(\stable_pass_cnt_reg_n_0_[0] ),
        .I1(p_1_in23_in),
        .I2(detect_pi_found_dqs),
        .O(\stable_pass_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h6066)) 
    \stable_pass_cnt[1]_i_1 
       (.I0(stable_pass_cnt_reg__0[1]),
        .I1(\stable_pass_cnt_reg_n_0_[0] ),
        .I2(p_1_in23_in),
        .I3(detect_pi_found_dqs),
        .O(p_0_in__1));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h0BBBB000)) 
    \stable_pass_cnt[2]_i_1 
       (.I0(p_1_in23_in),
        .I1(detect_pi_found_dqs),
        .I2(\stable_pass_cnt_reg_n_0_[0] ),
        .I3(stable_pass_cnt_reg__0[1]),
        .I4(stable_pass_cnt_reg__0[2]),
        .O(\stable_pass_cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0BBBBBBBB0000000)) 
    \stable_pass_cnt[3]_i_1 
       (.I0(p_1_in23_in),
        .I1(detect_pi_found_dqs),
        .I2(stable_pass_cnt_reg__0[1]),
        .I3(\stable_pass_cnt_reg_n_0_[0] ),
        .I4(stable_pass_cnt_reg__0[2]),
        .I5(stable_pass_cnt_reg__0[3]),
        .O(\stable_pass_cnt[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1555555540000000)) 
    \stable_pass_cnt[4]_i_1 
       (.I0(fine_adj_state_r140_out),
        .I1(stable_pass_cnt_reg__0[2]),
        .I2(\stable_pass_cnt_reg_n_0_[0] ),
        .I3(stable_pass_cnt_reg__0[1]),
        .I4(stable_pass_cnt_reg__0[3]),
        .I5(stable_pass_cnt_reg__0[4]),
        .O(\stable_pass_cnt[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h10000000)) 
    \stable_pass_cnt[5]_i_1 
       (.I0(fine_adj_state_r[0]),
        .I1(fine_adj_state_r[2]),
        .I2(fine_adj_state_r[3]),
        .I3(detect_pi_found_dqs),
        .I4(fine_adj_state_r[1]),
        .O(stable_pass_cnt));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h0BBBB000)) 
    \stable_pass_cnt[5]_i_2 
       (.I0(p_1_in23_in),
        .I1(detect_pi_found_dqs),
        .I2(\stable_pass_cnt[5]_i_3_n_0 ),
        .I3(\stable_pass_cnt_reg_n_0_[0] ),
        .I4(stable_pass_cnt_reg__0[5]),
        .O(\stable_pass_cnt[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \stable_pass_cnt[5]_i_3 
       (.I0(stable_pass_cnt_reg__0[3]),
        .I1(stable_pass_cnt_reg__0[1]),
        .I2(stable_pass_cnt_reg__0[4]),
        .I3(stable_pass_cnt_reg__0[2]),
        .O(\stable_pass_cnt[5]_i_3_n_0 ));
  FDRE \stable_pass_cnt_reg[0] 
       (.C(CLK),
        .CE(stable_pass_cnt),
        .D(\stable_pass_cnt[0]_i_1_n_0 ),
        .Q(\stable_pass_cnt_reg_n_0_[0] ),
        .R(rstdiv0_sync_r1_reg_rep__2[1]));
  FDRE \stable_pass_cnt_reg[1] 
       (.C(CLK),
        .CE(stable_pass_cnt),
        .D(p_0_in__1),
        .Q(stable_pass_cnt_reg__0[1]),
        .R(rstdiv0_sync_r1_reg_rep__2[1]));
  FDRE \stable_pass_cnt_reg[2] 
       (.C(CLK),
        .CE(stable_pass_cnt),
        .D(\stable_pass_cnt[2]_i_1_n_0 ),
        .Q(stable_pass_cnt_reg__0[2]),
        .R(rstdiv0_sync_r1_reg_rep__2[1]));
  FDRE \stable_pass_cnt_reg[3] 
       (.C(CLK),
        .CE(stable_pass_cnt),
        .D(\stable_pass_cnt[3]_i_1_n_0 ),
        .Q(stable_pass_cnt_reg__0[3]),
        .R(rstdiv0_sync_r1_reg_rep__2[1]));
  FDRE \stable_pass_cnt_reg[4] 
       (.C(CLK),
        .CE(stable_pass_cnt),
        .D(\stable_pass_cnt[4]_i_1_n_0 ),
        .Q(stable_pass_cnt_reg__0[4]),
        .R(rstdiv0_sync_r1_reg_rep__2[1]));
  FDRE \stable_pass_cnt_reg[5] 
       (.C(CLK),
        .CE(stable_pass_cnt),
        .D(\stable_pass_cnt[5]_i_2_n_0 ),
        .Q(stable_pass_cnt_reg__0[5]),
        .R(rstdiv0_sync_r1_reg_rep__2[1]));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_phy_init" *) 
module ddr_axi_mig_7series_v2_4_ddr_phy_init
   (prech_done,
    \cnt_read_reg[0] ,
    prech_pending_r_reg_0,
    \one_rank.stg1_wr_done_reg_0 ,
    pi_calib_done,
    wrcal_rd_wait,
    detect_pi_found_dqs,
    calib_complete,
    pi_dqs_found_done_r1,
    rdlvl_stg1_start_r_reg,
    rdlvl_stg1_done_r1,
    \one_rank.stg1_wr_done_reg_1 ,
    \one_rank.stg1_wr_done_reg_2 ,
    D6,
    D8,
    D5,
    D7,
    D1,
    D2,
    \my_empty_reg[7] ,
    \my_empty_reg[6] ,
    D4,
    \my_empty_reg[7]_0 ,
    \my_empty_reg[7]_1 ,
    D9,
    D3,
    D0,
    \my_empty_reg[7]_2 ,
    \my_empty_reg[7]_3 ,
    \my_empty_reg[7]_4 ,
    \my_empty_reg[7]_5 ,
    \my_empty_reg[7]_6 ,
    \my_empty_reg[7]_7 ,
    \my_empty_reg[7]_8 ,
    \my_empty_reg[7]_9 ,
    \my_empty_reg[7]_10 ,
    \my_empty_reg[7]_11 ,
    \my_empty_reg[7]_12 ,
    \my_empty_reg[7]_13 ,
    \my_empty_reg[7]_14 ,
    \my_empty_reg[7]_15 ,
    \my_empty_reg[7]_16 ,
    \my_empty_reg[7]_17 ,
    \my_empty_reg[7]_18 ,
    \my_empty_reg[7]_19 ,
    \my_empty_reg[6]_0 ,
    \en_cnt_div2.enable_wrlvl_cnt_reg[4]_0 ,
    fine_adj_state_r140_out,
    \my_empty_reg[6]_1 ,
    mux_wrdata_en,
    mux_cmd_wren,
    \my_empty_reg[7]_20 ,
    wrlvl_final_if_rst,
    wrcal_start_reg_0,
    dqs_found_start_r_reg,
    mpr_rdlvl_start_r_reg,
    PHYCTLWD,
    phy_read_calib,
    phy_dout,
    \my_empty_reg[7]_21 ,
    CLK,
    A_rst_primitives_reg,
    rstdiv0_sync_r1_reg_rep__4,
    prbs_rdlvl_done_pulse0,
    rdlvl_stg1_done_reg,
    rdlvl_last_byte_done,
    rstdiv0_sync_r1_reg_rep__3,
    dqs_found_done_r_reg,
    rdlvl_stg1_done_reg_0,
    rdlvl_pi_incdec,
    wrcal_done_reg,
    wrlvl_byte_redo,
    rstdiv0_sync_r1_reg_rep__10,
    \cmd_pipe_plus.mc_bank_reg[4] ,
    init_calib_complete_reg_rep__2,
    mem_out,
    \my_empty_reg[1] ,
    \cmd_pipe_plus.mc_cke_reg[1] ,
    \rd_ptr_reg[3] ,
    \my_empty_reg[1]_0 ,
    mc_cas_n,
    \cmd_pipe_plus.mc_address_reg[25] ,
    init_calib_complete_reg_rep__3,
    mc_ras_n,
    Q,
    \my_empty_reg[1]_1 ,
    \rd_ptr_reg[3]_0 ,
    init_calib_complete_reg_rep__4,
    \my_empty_reg[1]_2 ,
    \rd_ptr_reg[3]_1 ,
    init_calib_complete_reg_rep__5,
    mc_odt,
    \cmd_pipe_plus.mc_we_n_reg[0] ,
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][1] ,
    init_dqsfound_done_r2,
    \rd_byte_data_offset_reg[0][1] ,
    ck_addr_cmd_delay_done,
    phy_mc_go,
    rstdiv0_sync_r1_reg_rep__13,
    complex_row0_rd_done1,
    rdlvl_stg1_done_reg_1,
    rdlvl_last_byte_done_reg,
    dqs_found_prech_req,
    rstdiv0_sync_r1_reg_rep__13_0,
    dqs_found_done_r_reg_0,
    rdlvl_stg1_rank_done,
    rdlvl_prech_req,
    wrcal_prech_req,
    pi_dqs_found_rank_done,
    rstdiv0_sync_r1_reg_rep__12,
    p_1_in23_in,
    mc_wrdata_en,
    init_calib_complete_reg_rep__1,
    rstdiv0_sync_r1_reg_rep__13_1,
    pi_dqs_found_done_r1_reg_0,
    pi_dqs_found_done_r1_reg_1,
    pi_dqs_found_done_r1_reg_2,
    pi_dqs_found_done_r1_reg_3,
    pi_dqs_found_done_r1_reg_4,
    rdlvl_stg1_done_reg_2,
    rstdiv0_sync_r1_reg_rep__9,
    rstdiv0_sync_r1_reg_rep__6,
    rstdiv0_sync_r1_reg_rep__7,
    mc_cmd,
    \cmd_pipe_plus.mc_data_offset_reg[0] ,
    \cmd_pipe_plus.mc_data_offset_reg[1] ,
    \cmd_pipe_plus.mc_data_offset_reg[2] ,
    \cmd_pipe_plus.mc_data_offset_reg[3] ,
    \cmd_pipe_plus.mc_data_offset_reg[4] ,
    \cmd_pipe_plus.mc_data_offset_reg[5] ,
    init_calib_complete_reg_rep__0,
    init_calib_complete_reg_rep);
  output prech_done;
  output \cnt_read_reg[0] ;
  output prech_pending_r_reg_0;
  output \one_rank.stg1_wr_done_reg_0 ;
  output pi_calib_done;
  output wrcal_rd_wait;
  output detect_pi_found_dqs;
  output calib_complete;
  output pi_dqs_found_done_r1;
  output rdlvl_stg1_start_r_reg;
  output rdlvl_stg1_done_r1;
  output \one_rank.stg1_wr_done_reg_1 ;
  output \one_rank.stg1_wr_done_reg_2 ;
  output [7:0]D6;
  output [3:0]D8;
  output [7:0]D5;
  output [3:0]D7;
  output [3:0]D1;
  output [3:0]D2;
  output [5:0]\my_empty_reg[7] ;
  output [3:0]\my_empty_reg[6] ;
  output [3:0]D4;
  output [7:0]\my_empty_reg[7]_0 ;
  output [3:0]\my_empty_reg[7]_1 ;
  output [3:0]D9;
  output [3:0]D3;
  output [3:0]D0;
  output [3:0]\my_empty_reg[7]_2 ;
  output [3:0]\my_empty_reg[7]_3 ;
  output [3:0]\my_empty_reg[7]_4 ;
  output [3:0]\my_empty_reg[7]_5 ;
  output [3:0]\my_empty_reg[7]_6 ;
  output [3:0]\my_empty_reg[7]_7 ;
  output [3:0]\my_empty_reg[7]_8 ;
  output [3:0]\my_empty_reg[7]_9 ;
  output [3:0]\my_empty_reg[7]_10 ;
  output [3:0]\my_empty_reg[7]_11 ;
  output [3:0]\my_empty_reg[7]_12 ;
  output [3:0]\my_empty_reg[7]_13 ;
  output [3:0]\my_empty_reg[7]_14 ;
  output [3:0]\my_empty_reg[7]_15 ;
  output [3:0]\my_empty_reg[7]_16 ;
  output [3:0]\my_empty_reg[7]_17 ;
  output [1:0]\my_empty_reg[7]_18 ;
  output [1:0]\my_empty_reg[7]_19 ;
  output [1:0]\my_empty_reg[6]_0 ;
  output \en_cnt_div2.enable_wrlvl_cnt_reg[4]_0 ;
  output fine_adj_state_r140_out;
  output [20:0]\my_empty_reg[6]_1 ;
  output mux_wrdata_en;
  output mux_cmd_wren;
  output [15:0]\my_empty_reg[7]_20 ;
  output wrlvl_final_if_rst;
  output wrcal_start_reg_0;
  output dqs_found_start_r_reg;
  output mpr_rdlvl_start_r_reg;
  output [10:0]PHYCTLWD;
  output phy_read_calib;
  output [31:0]phy_dout;
  output [31:0]\my_empty_reg[7]_21 ;
  input CLK;
  input A_rst_primitives_reg;
  input [0:0]rstdiv0_sync_r1_reg_rep__4;
  input prbs_rdlvl_done_pulse0;
  input [0:0]rdlvl_stg1_done_reg;
  input rdlvl_last_byte_done;
  input [0:0]rstdiv0_sync_r1_reg_rep__3;
  input dqs_found_done_r_reg;
  input rdlvl_stg1_done_reg_0;
  input rdlvl_pi_incdec;
  input wrcal_done_reg;
  input wrlvl_byte_redo;
  input rstdiv0_sync_r1_reg_rep__10;
  input [3:0]\cmd_pipe_plus.mc_bank_reg[4] ;
  input init_calib_complete_reg_rep__2;
  input [41:0]mem_out;
  input \my_empty_reg[1] ;
  input [1:0]\cmd_pipe_plus.mc_cke_reg[1] ;
  input [33:0]\rd_ptr_reg[3] ;
  input \my_empty_reg[1]_0 ;
  input [0:0]mc_cas_n;
  input [20:0]\cmd_pipe_plus.mc_address_reg[25] ;
  input init_calib_complete_reg_rep__3;
  input [0:0]mc_ras_n;
  input [63:0]Q;
  input \my_empty_reg[1]_1 ;
  input [31:0]\rd_ptr_reg[3]_0 ;
  input init_calib_complete_reg_rep__4;
  input \my_empty_reg[1]_2 ;
  input [31:0]\rd_ptr_reg[3]_1 ;
  input init_calib_complete_reg_rep__5;
  input [0:0]mc_odt;
  input [0:0]\cmd_pipe_plus.mc_we_n_reg[0] ;
  input [0:0]\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][1] ;
  input init_dqsfound_done_r2;
  input [0:0]\rd_byte_data_offset_reg[0][1] ;
  input ck_addr_cmd_delay_done;
  input phy_mc_go;
  input rstdiv0_sync_r1_reg_rep__13;
  input complex_row0_rd_done1;
  input rdlvl_stg1_done_reg_1;
  input rdlvl_last_byte_done_reg;
  input dqs_found_prech_req;
  input rstdiv0_sync_r1_reg_rep__13_0;
  input dqs_found_done_r_reg_0;
  input rdlvl_stg1_rank_done;
  input rdlvl_prech_req;
  input wrcal_prech_req;
  input pi_dqs_found_rank_done;
  input rstdiv0_sync_r1_reg_rep__12;
  input p_1_in23_in;
  input mc_wrdata_en;
  input init_calib_complete_reg_rep__1;
  input rstdiv0_sync_r1_reg_rep__13_1;
  input pi_dqs_found_done_r1_reg_0;
  input pi_dqs_found_done_r1_reg_1;
  input pi_dqs_found_done_r1_reg_2;
  input pi_dqs_found_done_r1_reg_3;
  input pi_dqs_found_done_r1_reg_4;
  input rdlvl_stg1_done_reg_2;
  input [0:0]rstdiv0_sync_r1_reg_rep__9;
  input [0:0]rstdiv0_sync_r1_reg_rep__6;
  input [0:0]rstdiv0_sync_r1_reg_rep__7;
  input [1:0]mc_cmd;
  input \cmd_pipe_plus.mc_data_offset_reg[0] ;
  input [0:0]\cmd_pipe_plus.mc_data_offset_reg[1] ;
  input \cmd_pipe_plus.mc_data_offset_reg[2] ;
  input \cmd_pipe_plus.mc_data_offset_reg[3] ;
  input \cmd_pipe_plus.mc_data_offset_reg[4] ;
  input \cmd_pipe_plus.mc_data_offset_reg[5] ;
  input init_calib_complete_reg_rep__0;
  input init_calib_complete_reg_rep;

  wire A_rst_primitives_reg;
  wire CLK;
  wire [3:0]D0;
  wire [3:0]D1;
  wire [3:0]D2;
  wire [3:0]D3;
  wire [3:0]D4;
  wire [7:0]D5;
  wire [7:0]D6;
  wire [3:0]D7;
  wire [3:0]D8;
  wire [3:0]D9;
  wire \DDR3_1rank.phy_int_cs_n[0]_i_1_n_0 ;
  wire \DDR3_1rank.phy_int_cs_n[0]_i_2_n_0 ;
  wire \DDR3_1rank.phy_int_cs_n[0]_i_3_n_0 ;
  wire \DDR3_1rank.phy_int_cs_n[0]_i_4_n_0 ;
  wire \DDR3_1rank.phy_int_cs_n[0]_i_5_n_0 ;
  wire \DDR3_1rank.phy_int_cs_n[0]_i_6_n_0 ;
  wire \DDR3_1rank.phy_int_cs_n[0]_i_7_n_0 ;
  wire [10:0]PHYCTLWD;
  wire [63:0]Q;
  wire \back_to_back_reads_2_1.num_reads[0]_i_1_n_0 ;
  wire \back_to_back_reads_2_1.num_reads[1]_i_1_n_0 ;
  wire \back_to_back_reads_2_1.num_reads[2]_i_1_n_0 ;
  wire \back_to_back_reads_2_1.num_reads[2]_i_2_n_0 ;
  wire \back_to_back_reads_2_1.num_reads_reg_n_0_[0] ;
  wire \back_to_back_reads_2_1.num_reads_reg_n_0_[1] ;
  wire \back_to_back_reads_2_1.num_reads_reg_n_0_[2] ;
  wire [1:0]bank_w;
  wire burst_addr_r_i_1_n_0;
  wire burst_addr_r_i_2_n_0;
  wire burst_addr_r_reg_n_0;
  wire [1:1]calib_cke;
  wire [2:0]calib_cmd;
  wire \calib_cmd[0]_i_1_n_0 ;
  wire \calib_cmd[1]_i_1_n_0 ;
  wire \calib_cmd[2]_i_1_n_0 ;
  wire \calib_cmd[2]_i_2_n_0 ;
  wire \calib_cmd[2]_i_3_n_0 ;
  wire \calib_cmd[2]_i_4_n_0 ;
  wire \calib_cmd[2]_i_5_n_0 ;
  wire \calib_cmd[2]_i_6_n_0 ;
  wire \calib_cmd[2]_i_7_n_0 ;
  wire calib_cmd_wren;
  wire calib_complete;
  wire [5:0]calib_data_offset_0;
  wire \calib_data_offset_0[1]_i_1_n_0 ;
  wire \calib_data_offset_0[5]_i_1_n_0 ;
  wire \calib_data_offset_1_reg_n_0_[1] ;
  wire [0:0]calib_odt;
  wire \calib_odt[0]_i_1_n_0 ;
  wire \calib_odt[0]_i_2_n_0 ;
  wire \calib_odt[0]_i_3_n_0 ;
  wire \calib_odt[0]_i_4_n_0 ;
  wire \calib_seq[0]_i_1_n_0 ;
  wire \calib_seq[1]_i_1_n_0 ;
  wire calib_wrdata_en;
  wire ck_addr_cmd_delay_done;
  wire clear;
  wire [20:0]\cmd_pipe_plus.mc_address_reg[25] ;
  wire [3:0]\cmd_pipe_plus.mc_bank_reg[4] ;
  wire [1:0]\cmd_pipe_plus.mc_cke_reg[1] ;
  wire \cmd_pipe_plus.mc_data_offset_reg[0] ;
  wire [0:0]\cmd_pipe_plus.mc_data_offset_reg[1] ;
  wire \cmd_pipe_plus.mc_data_offset_reg[2] ;
  wire \cmd_pipe_plus.mc_data_offset_reg[3] ;
  wire \cmd_pipe_plus.mc_data_offset_reg[4] ;
  wire \cmd_pipe_plus.mc_data_offset_reg[5] ;
  wire [0:0]\cmd_pipe_plus.mc_we_n_reg[0] ;
  wire cnt_cmd_done_m7_r;
  wire cnt_cmd_done_m7_r_i_1_n_0;
  wire cnt_cmd_done_m7_r_i_2_n_0;
  wire cnt_cmd_done_r;
  wire cnt_cmd_done_r_i_1_n_0;
  wire cnt_cmd_done_r_i_2_n_0;
  wire \cnt_cmd_r[0]_i_1_n_0 ;
  wire \cnt_cmd_r[1]_i_1_n_0 ;
  wire \cnt_cmd_r[2]_i_1_n_0 ;
  wire \cnt_cmd_r[3]_i_1_n_0 ;
  wire \cnt_cmd_r[4]_i_1_n_0 ;
  wire \cnt_cmd_r[5]_i_1_n_0 ;
  wire \cnt_cmd_r[6]_i_1_n_0 ;
  wire \cnt_cmd_r[6]_i_2_n_0 ;
  wire \cnt_cmd_r[6]_i_3_n_0 ;
  wire \cnt_cmd_r_reg_n_0_[0] ;
  wire \cnt_cmd_r_reg_n_0_[1] ;
  wire \cnt_cmd_r_reg_n_0_[2] ;
  wire \cnt_cmd_r_reg_n_0_[3] ;
  wire \cnt_cmd_r_reg_n_0_[4] ;
  wire \cnt_cmd_r_reg_n_0_[5] ;
  wire \cnt_cmd_r_reg_n_0_[6] ;
  wire cnt_dllk_zqinit_done_r;
  wire cnt_dllk_zqinit_done_r_i_1_n_0;
  wire \cnt_dllk_zqinit_r[7]_i_1_n_0 ;
  wire \cnt_dllk_zqinit_r[7]_i_3_n_0 ;
  wire [7:0]cnt_dllk_zqinit_r_reg__0;
  wire cnt_init_af_done_r;
  wire cnt_init_af_done_r_i_1_n_0;
  wire [1:0]cnt_init_af_r;
  wire \cnt_init_af_r[0]_i_1_n_0 ;
  wire \cnt_init_af_r[1]_i_1_n_0 ;
  wire cnt_init_mr_done_r;
  wire cnt_init_mr_done_r_i_1_n_0;
  wire [1:0]cnt_init_mr_r;
  wire cnt_init_mr_r1;
  wire \cnt_init_mr_r[0]_i_1_n_0 ;
  wire \cnt_init_mr_r[0]_i_2_n_0 ;
  wire \cnt_init_mr_r[1]_i_1_n_0 ;
  wire \cnt_init_mr_r[1]_i_2_n_0 ;
  wire cnt_init_pre_wait_done_r;
  wire cnt_init_pre_wait_done_r_i_1_n_0;
  wire cnt_init_pre_wait_done_r_i_2_n_0;
  wire \cnt_init_pre_wait_r[7]_i_3_n_0 ;
  wire [7:2]cnt_init_pre_wait_r_reg__0;
  wire \cnt_init_pre_wait_r_reg_n_0_[0] ;
  wire \cnt_init_pre_wait_r_reg_n_0_[1] ;
  wire [9:0]cnt_pwron_ce_r_reg__0;
  wire cnt_pwron_cke_done_r;
  wire cnt_pwron_cke_done_r_i_1_n_0;
  wire cnt_pwron_cke_done_r_i_2_n_0;
  wire \cnt_pwron_r[8]_i_2_n_0 ;
  wire [8:0]cnt_pwron_r_reg__0;
  wire complex_address0;
  wire \complex_address[9]_i_2_n_0 ;
  wire \complex_address[9]_i_3_n_0 ;
  wire \complex_address[9]_i_4_n_0 ;
  wire \complex_address_reg_n_0_[0] ;
  wire \complex_address_reg_n_0_[1] ;
  wire \complex_address_reg_n_0_[2] ;
  wire \complex_address_reg_n_0_[3] ;
  wire \complex_address_reg_n_0_[4] ;
  wire \complex_address_reg_n_0_[5] ;
  wire \complex_address_reg_n_0_[6] ;
  wire \complex_address_reg_n_0_[7] ;
  wire \complex_address_reg_n_0_[8] ;
  wire \complex_address_reg_n_0_[9] ;
  wire complex_byte_rd_done;
  wire complex_byte_rd_done_i_1_n_0;
  wire complex_byte_rd_done_i_2_n_0;
  wire \complex_num_reads[0]_i_1_n_0 ;
  wire \complex_num_reads[0]_i_2_n_0 ;
  wire \complex_num_reads[0]_i_3_n_0 ;
  wire \complex_num_reads[1]_i_1_n_0 ;
  wire \complex_num_reads[1]_i_2_n_0 ;
  wire \complex_num_reads[2]_i_1_n_0 ;
  wire \complex_num_reads[2]_i_2_n_0 ;
  wire \complex_num_reads[2]_i_3_n_0 ;
  wire \complex_num_reads[2]_i_4_n_0 ;
  wire \complex_num_reads[2]_i_5_n_0 ;
  wire \complex_num_reads[2]_i_6_n_0 ;
  wire \complex_num_reads[3]_i_10_n_0 ;
  wire \complex_num_reads[3]_i_1_n_0 ;
  wire \complex_num_reads[3]_i_2_n_0 ;
  wire \complex_num_reads[3]_i_3_n_0 ;
  wire \complex_num_reads[3]_i_4_n_0 ;
  wire \complex_num_reads[3]_i_5_n_0 ;
  wire \complex_num_reads[3]_i_6_n_0 ;
  wire \complex_num_reads[3]_i_7_n_0 ;
  wire \complex_num_reads[3]_i_8_n_0 ;
  wire \complex_num_reads[3]_i_9_n_0 ;
  wire \complex_num_reads_dec[3]_i_1_n_0 ;
  wire \complex_num_reads_dec[3]_i_3_n_0 ;
  wire [3:0]complex_num_reads_dec_reg__0;
  wire \complex_num_reads_reg_n_0_[0] ;
  wire \complex_num_reads_reg_n_0_[1] ;
  wire \complex_num_reads_reg_n_0_[2] ;
  wire \complex_num_reads_reg_n_0_[3] ;
  wire \complex_num_writes[0]_i_1_n_0 ;
  wire \complex_num_writes[0]_i_2_n_0 ;
  wire \complex_num_writes[1]_i_1_n_0 ;
  wire \complex_num_writes[1]_i_2_n_0 ;
  wire \complex_num_writes[1]_i_3_n_0 ;
  wire \complex_num_writes[1]_i_4_n_0 ;
  wire \complex_num_writes[1]_i_5_n_0 ;
  wire \complex_num_writes[1]_i_6_n_0 ;
  wire \complex_num_writes[1]_i_7_n_0 ;
  wire \complex_num_writes[2]_i_1_n_0 ;
  wire \complex_num_writes[2]_i_2_n_0 ;
  wire \complex_num_writes[2]_i_3_n_0 ;
  wire \complex_num_writes[2]_i_4_n_0 ;
  wire \complex_num_writes[2]_i_5_n_0 ;
  wire \complex_num_writes[2]_i_6_n_0 ;
  wire \complex_num_writes[2]_i_7_n_0 ;
  wire \complex_num_writes[2]_i_8_n_0 ;
  wire \complex_num_writes[3]_i_1_n_0 ;
  wire \complex_num_writes[3]_i_2_n_0 ;
  wire \complex_num_writes[4]_i_10_n_0 ;
  wire \complex_num_writes[4]_i_11_n_0 ;
  wire \complex_num_writes[4]_i_12_n_0 ;
  wire \complex_num_writes[4]_i_13_n_0 ;
  wire \complex_num_writes[4]_i_14_n_0 ;
  wire \complex_num_writes[4]_i_15_n_0 ;
  wire \complex_num_writes[4]_i_16_n_0 ;
  wire \complex_num_writes[4]_i_1_n_0 ;
  wire \complex_num_writes[4]_i_2_n_0 ;
  wire \complex_num_writes[4]_i_3_n_0 ;
  wire \complex_num_writes[4]_i_4_n_0 ;
  wire \complex_num_writes[4]_i_5_n_0 ;
  wire \complex_num_writes[4]_i_6_n_0 ;
  wire \complex_num_writes[4]_i_7_n_0 ;
  wire \complex_num_writes[4]_i_8_n_0 ;
  wire \complex_num_writes[4]_i_9_n_0 ;
  wire \complex_num_writes_dec[4]_i_2_n_0 ;
  wire \complex_num_writes_dec[4]_i_4_n_0 ;
  wire \complex_num_writes_dec[4]_i_5_n_0 ;
  wire [4:0]complex_num_writes_dec_reg__0;
  wire \complex_num_writes_reg_n_0_[0] ;
  wire \complex_num_writes_reg_n_0_[1] ;
  wire \complex_num_writes_reg_n_0_[2] ;
  wire \complex_num_writes_reg_n_0_[3] ;
  wire \complex_num_writes_reg_n_0_[4] ;
  wire complex_ocal_odt_ext;
  wire complex_ocal_odt_ext0;
  wire complex_ocal_odt_ext_i_1_n_0;
  wire complex_ocal_odt_ext_i_3_n_0;
  wire complex_ocal_reset_rd_addr0;
  wire complex_ocal_reset_rd_addr_i_2_n_0;
  wire complex_ocal_reset_rd_addr_reg_n_0;
  wire complex_oclkdelay_calib_done_r1;
  wire complex_oclkdelay_calib_start_int;
  wire complex_oclkdelay_calib_start_int_i_1_n_0;
  wire complex_oclkdelay_calib_start_r1;
  wire complex_odt_ext;
  wire complex_odt_ext_i_1_n_0;
  wire complex_row0_rd_done;
  wire complex_row0_rd_done1;
  wire complex_row0_rd_done_i_1_n_0;
  wire complex_row0_wr_done;
  wire complex_row0_wr_done0;
  wire [2:0]complex_row1_rd_cnt;
  wire \complex_row1_rd_cnt[0]_i_1_n_0 ;
  wire \complex_row1_rd_cnt[1]_i_1_n_0 ;
  wire \complex_row1_rd_cnt[2]_i_1_n_0 ;
  wire complex_row1_rd_done;
  wire complex_row1_rd_done_i_1_n_0;
  wire complex_row1_rd_done_i_2_n_0;
  wire complex_row1_rd_done_i_3_n_0;
  wire complex_row1_rd_done_r1;
  wire complex_row1_wr_done;
  wire complex_row1_wr_done0;
  wire complex_row_cnt;
  wire complex_row_cnt_ocal;
  wire complex_row_cnt_ocal0;
  wire \complex_row_cnt_ocal[7]_i_4_n_0 ;
  wire \complex_row_cnt_ocal[7]_i_5_n_0 ;
  wire \complex_row_cnt_ocal[7]_i_6_n_0 ;
  wire \complex_row_cnt_ocal[7]_i_7_n_0 ;
  wire \complex_row_cnt_ocal[7]_i_8_n_0 ;
  wire \complex_row_cnt_ocal[7]_i_9_n_0 ;
  wire [7:0]complex_row_cnt_ocal_reg__0;
  wire complex_sample_cnt_inc0;
  wire complex_sample_cnt_inc_i_2_n_0;
  wire complex_sample_cnt_inc_r1;
  wire complex_sample_cnt_inc_r2;
  wire complex_sample_cnt_inc_reg_n_0;
  wire \complex_wait_cnt[3]_i_1_n_0 ;
  wire \complex_wait_cnt[3]_i_2_n_0 ;
  wire \complex_wait_cnt[3]_i_3_n_0 ;
  wire \complex_wait_cnt[3]_i_4_n_0 ;
  wire [3:0]complex_wait_cnt_reg__0;
  wire ddr2_pre_flag_r;
  wire ddr2_pre_flag_r_i_1_n_0;
  wire ddr2_pre_flag_r_i_2_n_0;
  wire ddr2_pre_flag_r_reg_n_0;
  wire ddr2_refresh_flag_r;
  wire ddr2_refresh_flag_r_i_1_n_0;
  wire detect_pi_found_dqs;
  wire detect_pi_found_dqs0;
  wire dqs_found_done_r_reg;
  wire dqs_found_done_r_reg_0;
  wire dqs_found_prech_req;
  wire dqs_found_start_r_reg;
  wire \en_cnt_div2.enable_wrlvl_cnt[0]_i_1_n_0 ;
  wire \en_cnt_div2.enable_wrlvl_cnt[1]_i_1_n_0 ;
  wire \en_cnt_div2.enable_wrlvl_cnt[1]_i_2_n_0 ;
  wire \en_cnt_div2.enable_wrlvl_cnt[2]_i_1_n_0 ;
  wire \en_cnt_div2.enable_wrlvl_cnt[3]_i_1_n_0 ;
  wire \en_cnt_div2.enable_wrlvl_cnt[4]_i_1_n_0 ;
  wire \en_cnt_div2.enable_wrlvl_cnt[4]_i_3_n_0 ;
  wire \en_cnt_div2.enable_wrlvl_cnt_reg[4]_0 ;
  wire \en_cnt_div2.wrlvl_odt_i_1_n_0 ;
  wire [4:0]enable_wrlvl_cnt;
  wire \even_cwl.phy_cas_n[0]_i_1_n_0 ;
  wire \even_cwl.phy_ras_n[0]_i_1_n_0 ;
  wire \even_cwl.phy_ras_n[0]_i_2_n_0 ;
  wire \even_cwl.phy_we_n[0]_i_1_n_0 ;
  wire \even_cwl.phy_we_n[0]_i_2_n_0 ;
  wire fine_adj_state_r140_out;
  wire first_rdlvl_pat_r;
  wire first_rdlvl_pat_r_i_1_n_0;
  wire first_wrcal_pat_r;
  wire first_wrcal_pat_r_i_1_n_0;
  wire first_wrcal_pat_r_i_2_n_0;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_1_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_2_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_3_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_4_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_1_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_3_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[11]_i_1_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[11]_i_2_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[12]_i_1_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[12]_i_2_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_1_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_2_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_3_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_4_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_10_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_11_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_1_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_2_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_3_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_4_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_5_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_6_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_7_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_8_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_9_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_1_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_2_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_3_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_4_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_1_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_2_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_3_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_4_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_5_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_10_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_11_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_12_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_1_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_2_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_3_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_4_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_5_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_6_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_7_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_8_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_9_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_1_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_2_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_3_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_4_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_5_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_6_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_7_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_10_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_11_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_12_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_13_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_14_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_15_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_16_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_1_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_2_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_4_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_5_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_6_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_7_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_8_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_9_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_1_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_2_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_3_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_4_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_5_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_6_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_11_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_13_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_14_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_15_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_16_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_17_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_18_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_19_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_1_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_20_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_21_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_22_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_2_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_6_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_7_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_9_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0] ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[10] ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[11] ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[12] ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1] ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2] ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6] ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7] ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8] ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9] ;
  wire \gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_2_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_3_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_2_n_0 ;
  wire [1:1]\gen_rnk[0].mr2_r_reg[0]_2 ;
  wire init_calib_complete_reg_rep;
  wire init_calib_complete_reg_rep__0;
  wire init_calib_complete_reg_rep__1;
  wire init_calib_complete_reg_rep__2;
  wire init_calib_complete_reg_rep__3;
  wire init_calib_complete_reg_rep__4;
  wire init_calib_complete_reg_rep__5;
  wire init_complete_r1;
  (* RTL_KEEP = "true" *) wire init_complete_r1_timing;
  wire init_complete_r2;
  wire init_complete_r_i_1_n_0;
  wire init_complete_r_reg_n_0;
  (* RTL_KEEP = "true" *) wire init_complete_r_timing;
  wire init_complete_r_timing_i_1_n_0;
  wire init_dqsfound_done_r2;
  wire init_next_state041_out;
  wire [6:0]init_state_r1;
  wire \init_state_r[0]_i_10_n_0 ;
  wire \init_state_r[0]_i_11_n_0 ;
  wire \init_state_r[0]_i_12_n_0 ;
  wire \init_state_r[0]_i_13_n_0 ;
  wire \init_state_r[0]_i_14_n_0 ;
  wire \init_state_r[0]_i_15_n_0 ;
  wire \init_state_r[0]_i_16_n_0 ;
  wire \init_state_r[0]_i_17_n_0 ;
  wire \init_state_r[0]_i_18_n_0 ;
  wire \init_state_r[0]_i_1_n_0 ;
  wire \init_state_r[0]_i_2_n_0 ;
  wire \init_state_r[0]_i_3_n_0 ;
  wire \init_state_r[0]_i_4_n_0 ;
  wire \init_state_r[0]_i_5_n_0 ;
  wire \init_state_r[0]_i_6_n_0 ;
  wire \init_state_r[0]_i_7_n_0 ;
  wire \init_state_r[0]_i_8_n_0 ;
  wire \init_state_r[0]_i_9_n_0 ;
  wire \init_state_r[1]_i_10_n_0 ;
  wire \init_state_r[1]_i_12_n_0 ;
  wire \init_state_r[1]_i_13_n_0 ;
  wire \init_state_r[1]_i_14_n_0 ;
  wire \init_state_r[1]_i_15_n_0 ;
  wire \init_state_r[1]_i_1_n_0 ;
  wire \init_state_r[1]_i_2_n_0 ;
  wire \init_state_r[1]_i_3_n_0 ;
  wire \init_state_r[1]_i_4_n_0 ;
  wire \init_state_r[1]_i_5_n_0 ;
  wire \init_state_r[1]_i_6_n_0 ;
  wire \init_state_r[1]_i_7_n_0 ;
  wire \init_state_r[1]_i_8_n_0 ;
  wire \init_state_r[1]_i_9_n_0 ;
  wire \init_state_r[2]_i_10_n_0 ;
  wire \init_state_r[2]_i_11_n_0 ;
  wire \init_state_r[2]_i_12_n_0 ;
  wire \init_state_r[2]_i_13_n_0 ;
  wire \init_state_r[2]_i_14_n_0 ;
  wire \init_state_r[2]_i_16_n_0 ;
  wire \init_state_r[2]_i_17_n_0 ;
  wire \init_state_r[2]_i_18_n_0 ;
  wire \init_state_r[2]_i_1_n_0 ;
  wire \init_state_r[2]_i_2_n_0 ;
  wire \init_state_r[2]_i_3_n_0 ;
  wire \init_state_r[2]_i_4_n_0 ;
  wire \init_state_r[2]_i_5_n_0 ;
  wire \init_state_r[2]_i_6_n_0 ;
  wire \init_state_r[2]_i_7_n_0 ;
  wire \init_state_r[2]_i_8_n_0 ;
  wire \init_state_r[2]_i_9_n_0 ;
  wire \init_state_r[3]_i_10_n_0 ;
  wire \init_state_r[3]_i_11_n_0 ;
  wire \init_state_r[3]_i_12_n_0 ;
  wire \init_state_r[3]_i_13_n_0 ;
  wire \init_state_r[3]_i_14_n_0 ;
  wire \init_state_r[3]_i_15_n_0 ;
  wire \init_state_r[3]_i_16_n_0 ;
  wire \init_state_r[3]_i_1_n_0 ;
  wire \init_state_r[3]_i_2_n_0 ;
  wire \init_state_r[3]_i_3_n_0 ;
  wire \init_state_r[3]_i_4_n_0 ;
  wire \init_state_r[3]_i_5_n_0 ;
  wire \init_state_r[3]_i_6_n_0 ;
  wire \init_state_r[3]_i_7_n_0 ;
  wire \init_state_r[3]_i_9_n_0 ;
  wire \init_state_r[4]_i_10_n_0 ;
  wire \init_state_r[4]_i_11_n_0 ;
  wire \init_state_r[4]_i_12_n_0 ;
  wire \init_state_r[4]_i_13_n_0 ;
  wire \init_state_r[4]_i_14_n_0 ;
  wire \init_state_r[4]_i_15_n_0 ;
  wire \init_state_r[4]_i_16_n_0 ;
  wire \init_state_r[4]_i_1_n_0 ;
  wire \init_state_r[4]_i_2_n_0 ;
  wire \init_state_r[4]_i_3_n_0 ;
  wire \init_state_r[4]_i_4_n_0 ;
  wire \init_state_r[4]_i_5_n_0 ;
  wire \init_state_r[4]_i_6_n_0 ;
  wire \init_state_r[4]_i_7_n_0 ;
  wire \init_state_r[4]_i_8_n_0 ;
  wire \init_state_r[4]_i_9_n_0 ;
  wire \init_state_r[5]_i_10_n_0 ;
  wire \init_state_r[5]_i_11_n_0 ;
  wire \init_state_r[5]_i_12_n_0 ;
  wire \init_state_r[5]_i_1_n_0 ;
  wire \init_state_r[5]_i_2_n_0 ;
  wire \init_state_r[5]_i_3_n_0 ;
  wire \init_state_r[5]_i_4_n_0 ;
  wire \init_state_r[5]_i_5_n_0 ;
  wire \init_state_r[5]_i_6_n_0 ;
  wire \init_state_r[5]_i_7_n_0 ;
  wire \init_state_r[5]_i_8_n_0 ;
  wire \init_state_r[5]_i_9_n_0 ;
  wire \init_state_r[6]_i_10_n_0 ;
  wire \init_state_r[6]_i_11_n_0 ;
  wire \init_state_r[6]_i_12_n_0 ;
  wire \init_state_r[6]_i_13_n_0 ;
  wire \init_state_r[6]_i_14_n_0 ;
  wire \init_state_r[6]_i_15_n_0 ;
  wire \init_state_r[6]_i_16_n_0 ;
  wire \init_state_r[6]_i_17_n_0 ;
  wire \init_state_r[6]_i_18_n_0 ;
  wire \init_state_r[6]_i_19_n_0 ;
  wire \init_state_r[6]_i_1_n_0 ;
  wire \init_state_r[6]_i_20_n_0 ;
  wire \init_state_r[6]_i_21_n_0 ;
  wire \init_state_r[6]_i_22_n_0 ;
  wire \init_state_r[6]_i_23_n_0 ;
  wire \init_state_r[6]_i_24_n_0 ;
  wire \init_state_r[6]_i_25_n_0 ;
  wire \init_state_r[6]_i_26_n_0 ;
  wire \init_state_r[6]_i_27_n_0 ;
  wire \init_state_r[6]_i_28_n_0 ;
  wire \init_state_r[6]_i_29_n_0 ;
  wire \init_state_r[6]_i_2_n_0 ;
  wire \init_state_r[6]_i_30_n_0 ;
  wire \init_state_r[6]_i_31_n_0 ;
  wire \init_state_r[6]_i_32_n_0 ;
  wire \init_state_r[6]_i_33_n_0 ;
  wire \init_state_r[6]_i_34_n_0 ;
  wire \init_state_r[6]_i_35_n_0 ;
  wire \init_state_r[6]_i_36_n_0 ;
  wire \init_state_r[6]_i_37_n_0 ;
  wire \init_state_r[6]_i_38_n_0 ;
  wire \init_state_r[6]_i_3_n_0 ;
  wire \init_state_r[6]_i_40_n_0 ;
  wire \init_state_r[6]_i_4_n_0 ;
  wire \init_state_r[6]_i_5_n_0 ;
  wire \init_state_r[6]_i_6_n_0 ;
  wire \init_state_r[6]_i_7_n_0 ;
  wire \init_state_r[6]_i_8_n_0 ;
  wire \init_state_r[6]_i_9_n_0 ;
  wire \init_state_r_reg_n_0_[0] ;
  wire \init_state_r_reg_n_0_[1] ;
  wire \init_state_r_reg_n_0_[2] ;
  wire \init_state_r_reg_n_0_[3] ;
  wire \init_state_r_reg_n_0_[4] ;
  wire \init_state_r_reg_n_0_[5] ;
  wire \init_state_r_reg_n_0_[6] ;
  wire [0:0]mc_cas_n;
  wire [1:0]mc_cmd;
  wire [0:0]mc_odt;
  wire [0:0]mc_ras_n;
  wire mc_wrdata_en;
  wire mem_init_done_r;
  wire mem_init_done_r0;
  wire mem_init_done_r_i_1_n_0;
  wire [41:0]mem_out;
  wire mpr_rdlvl_start_i_1_n_0;
  wire mpr_rdlvl_start_i_2_n_0;
  wire mpr_rdlvl_start_r_reg;
  wire mux_cmd_wren;
  wire mux_wrdata_en;
  wire \my_empty_reg[1] ;
  wire \my_empty_reg[1]_0 ;
  wire \my_empty_reg[1]_1 ;
  wire \my_empty_reg[1]_2 ;
  wire [3:0]\my_empty_reg[6] ;
  wire [1:0]\my_empty_reg[6]_0 ;
  wire [20:0]\my_empty_reg[6]_1 ;
  wire [5:0]\my_empty_reg[7] ;
  wire [7:0]\my_empty_reg[7]_0 ;
  wire [3:0]\my_empty_reg[7]_1 ;
  wire [3:0]\my_empty_reg[7]_10 ;
  wire [3:0]\my_empty_reg[7]_11 ;
  wire [3:0]\my_empty_reg[7]_12 ;
  wire [3:0]\my_empty_reg[7]_13 ;
  wire [3:0]\my_empty_reg[7]_14 ;
  wire [3:0]\my_empty_reg[7]_15 ;
  wire [3:0]\my_empty_reg[7]_16 ;
  wire [3:0]\my_empty_reg[7]_17 ;
  wire [1:0]\my_empty_reg[7]_18 ;
  wire [1:0]\my_empty_reg[7]_19 ;
  wire [3:0]\my_empty_reg[7]_2 ;
  wire [15:0]\my_empty_reg[7]_20 ;
  wire [31:0]\my_empty_reg[7]_21 ;
  wire [3:0]\my_empty_reg[7]_3 ;
  wire [3:0]\my_empty_reg[7]_4 ;
  wire [3:0]\my_empty_reg[7]_5 ;
  wire [3:0]\my_empty_reg[7]_6 ;
  wire [3:0]\my_empty_reg[7]_7 ;
  wire [3:0]\my_empty_reg[7]_8 ;
  wire [3:0]\my_empty_reg[7]_9 ;
  wire new_burst_r;
  wire new_burst_r_i_1_n_0;
  wire new_burst_r_i_2_n_0;
  wire num_refresh0;
  wire \num_refresh[3]_i_1_n_0 ;
  wire \num_refresh[3]_i_4_n_0 ;
  wire \num_refresh[3]_i_5_n_0 ;
  wire [3:0]num_refresh_reg__0;
  wire \ocal_act_wait_cnt[3]_i_1_n_0 ;
  wire \ocal_act_wait_cnt[3]_i_3_n_0 ;
  wire [3:0]ocal_act_wait_cnt_reg__0;
  wire [3:2]oclk_wr_cnt0;
  wire \oclk_wr_cnt[0]_i_1_n_0 ;
  wire \oclk_wr_cnt[1]_i_1_n_0 ;
  wire \oclk_wr_cnt[3]_i_1_n_0 ;
  wire \oclk_wr_cnt[3]_i_2_n_0 ;
  wire \oclk_wr_cnt[3]_i_4_n_0 ;
  wire \oclk_wr_cnt[3]_i_5_n_0 ;
  wire [3:0]oclk_wr_cnt_reg__0;
  wire \one_rank.stg1_wr_done_i_1_n_0 ;
  wire \one_rank.stg1_wr_done_reg_0 ;
  wire \one_rank.stg1_wr_done_reg_1 ;
  wire \one_rank.stg1_wr_done_reg_2 ;
  wire [9:0]p_0_in__0;
  wire [8:0]p_0_in__1;
  wire [3:0]p_0_in__10;
  wire [7:0]p_0_in__2;
  wire [7:0]p_0_in__3;
  wire [7:0]p_0_in__4;
  wire [2:0]p_0_in__5;
  wire [4:0]p_0_in__6;
  wire [3:0]p_0_in__7;
  wire [3:0]p_0_in__8;
  wire [3:0]p_0_in__9;
  wire p_1_in23_in;
  wire [63:12]p_2_out;
  wire [0:0]p_3_out;
  wire [6:6]p_3_out__0;
  wire p_47_in;
  wire [4:3]phy_bank;
  wire [0:0]phy_cas_n;
  wire [0:0]phy_cs_n;
  wire [31:0]phy_dout;
  wire phy_mc_go;
  wire [0:0]phy_ras_n;
  wire phy_read_calib;
  wire [0:0]phy_we_n;
  wire phy_we_n2;
  wire [63:12]phy_wrdata;
  wire phy_wrdata_en;
  wire pi_calib_done;
  wire pi_calib_done_r;
  wire pi_calib_done_r_i_1_n_0;
  wire pi_calib_rank_done_r;
  wire pi_dqs_found_done_r1;
  wire pi_dqs_found_done_r1_reg_0;
  wire pi_dqs_found_done_r1_reg_1;
  wire pi_dqs_found_done_r1_reg_2;
  wire pi_dqs_found_done_r1_reg_3;
  wire pi_dqs_found_done_r1_reg_4;
  wire pi_dqs_found_rank_done;
  wire pi_dqs_found_start_i_1_n_0;
  (* ASYNC_REG = "true" *) wire pi_phase_locked_all_r1;
  (* ASYNC_REG = "true" *) wire pi_phase_locked_all_r2;
  (* ASYNC_REG = "true" *) wire pi_phase_locked_all_r3;
  (* ASYNC_REG = "true" *) wire pi_phase_locked_all_r4;
  wire prbs_rdlvl_done_pulse0;
  wire prech_done;
  wire \prech_done_dly_r_reg[15]_srl16_n_0 ;
  wire prech_done_pre;
  wire prech_pending_r;
  wire prech_pending_r_i_1_n_0;
  wire prech_pending_r_i_2_n_0;
  wire prech_pending_r_i_3_n_0;
  wire prech_pending_r_i_4_n_0;
  wire prech_pending_r_i_5_n_0;
  wire prech_pending_r_i_6_n_0;
  wire prech_pending_r_i_7_n_0;
  wire prech_pending_r_reg_0;
  wire prech_req;
  wire prech_req_posedge_r0;
  wire prech_req_posedge_r_i_2_n_0;
  wire prech_req_r;
  wire prech_req_r_i_2_n_0;
  wire pwron_ce_r;
  wire pwron_ce_r_i_1_n_0;
  wire pwron_ce_r_i_2_n_0;
  wire [0:0]\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][1] ;
  wire [0:0]\rd_byte_data_offset_reg[0][1] ;
  wire [33:0]\rd_ptr_reg[3] ;
  wire [31:0]\rd_ptr_reg[3]_0 ;
  wire [31:0]\rd_ptr_reg[3]_1 ;
  wire rdlvl_last_byte_done;
  wire rdlvl_last_byte_done_r;
  wire rdlvl_last_byte_done_reg;
  wire rdlvl_pi_incdec;
  wire rdlvl_prech_req;
  wire [14:14]rdlvl_start_dly0_r;
  wire \rdlvl_start_dly0_r_reg[13]_srl14_n_0 ;
  wire rdlvl_start_pre;
  wire rdlvl_start_pre_i_1_n_0;
  wire rdlvl_stg1_done_r1;
  wire [0:0]rdlvl_stg1_done_reg;
  wire rdlvl_stg1_done_reg_0;
  wire rdlvl_stg1_done_reg_1;
  wire rdlvl_stg1_done_reg_2;
  wire rdlvl_stg1_rank_done;
  wire rdlvl_stg1_start_i_1_n_0;
  wire rdlvl_stg1_start_r_reg;
  wire read_calib_i_1_n_0;
  wire read_calib_i_2_n_0;
  wire reg_ctrl_cnt_r;
  wire [3:0]reg_ctrl_cnt_r_reg__0;
  wire reset_rd_addr_r1;
  wire \row_cnt_victim_rotate.complex_row_cnt[0]_i_1_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[1]_i_1_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[2]_i_1_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[3]_i_1_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[4]_i_3_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[4]_i_4_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[4]_i_5_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[4]_i_6_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[4]_i_7_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[4]_i_8_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[4]_i_9_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[5]_i_1_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[5]_i_2_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[6]_i_1_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[7]_i_1_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[7]_i_2_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[7]_i_3_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0] ;
  wire \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[1] ;
  wire \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[2] ;
  wire \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[3] ;
  wire \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[4] ;
  wire \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[5] ;
  wire \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[6] ;
  wire \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[7] ;
  wire rstdiv0_sync_r1_reg_rep__10;
  wire rstdiv0_sync_r1_reg_rep__12;
  wire rstdiv0_sync_r1_reg_rep__13;
  wire rstdiv0_sync_r1_reg_rep__13_0;
  wire rstdiv0_sync_r1_reg_rep__13_1;
  wire [0:0]rstdiv0_sync_r1_reg_rep__3;
  wire [0:0]rstdiv0_sync_r1_reg_rep__4;
  wire [0:0]rstdiv0_sync_r1_reg_rep__6;
  wire [0:0]rstdiv0_sync_r1_reg_rep__7;
  wire [0:0]rstdiv0_sync_r1_reg_rep__9;
  wire \stg1_wr_rd_cnt[0]_i_1_n_0 ;
  wire \stg1_wr_rd_cnt[1]_i_1_n_0 ;
  wire \stg1_wr_rd_cnt[2]_i_1_n_0 ;
  wire \stg1_wr_rd_cnt[3]_i_1_n_0 ;
  wire \stg1_wr_rd_cnt[3]_i_2_n_0 ;
  wire \stg1_wr_rd_cnt[4]_i_1_n_0 ;
  wire \stg1_wr_rd_cnt[4]_i_3_n_0 ;
  wire \stg1_wr_rd_cnt[4]_i_4_n_0 ;
  wire \stg1_wr_rd_cnt[5]_i_1_n_0 ;
  wire \stg1_wr_rd_cnt[5]_i_2_n_0 ;
  wire \stg1_wr_rd_cnt[6]_i_1_n_0 ;
  wire \stg1_wr_rd_cnt[6]_i_2_n_0 ;
  wire \stg1_wr_rd_cnt[7]_i_1_n_0 ;
  wire \stg1_wr_rd_cnt[8]_i_1_n_0 ;
  wire \stg1_wr_rd_cnt[8]_i_2_n_0 ;
  wire \stg1_wr_rd_cnt[8]_i_3_n_0 ;
  wire \stg1_wr_rd_cnt[8]_i_4_n_0 ;
  wire \stg1_wr_rd_cnt[8]_i_5_n_0 ;
  wire \stg1_wr_rd_cnt[8]_i_6_n_0 ;
  wire \stg1_wr_rd_cnt_reg_n_0_[0] ;
  wire \stg1_wr_rd_cnt_reg_n_0_[1] ;
  wire \stg1_wr_rd_cnt_reg_n_0_[2] ;
  wire \stg1_wr_rd_cnt_reg_n_0_[3] ;
  wire \stg1_wr_rd_cnt_reg_n_0_[4] ;
  wire \stg1_wr_rd_cnt_reg_n_0_[5] ;
  wire \stg1_wr_rd_cnt_reg_n_0_[6] ;
  wire \stg1_wr_rd_cnt_reg_n_0_[7] ;
  wire \stg1_wr_rd_cnt_reg_n_0_[8] ;
  wire \wr_done_victim_rotate.complex_row0_wr_done_i_1_n_0 ;
  wire \wr_done_victim_rotate.complex_row1_wr_done_i_1_n_0 ;
  wire wr_victim_inc;
  wire wr_victim_inc0;
  wire wr_victim_inc_i_2_n_0;
  wire wrcal_done_reg;
  wire [1:0]wrcal_pat_cnt;
  wire wrcal_prech_req;
  wire wrcal_rd_wait;
  wire wrcal_rd_wait_i_1_n_0;
  wire wrcal_reads;
  wire wrcal_reads02_out;
  wire \wrcal_reads[0]_i_1_n_0 ;
  wire \wrcal_reads[1]_i_1_n_0 ;
  wire \wrcal_reads[2]_i_1_n_0 ;
  wire \wrcal_reads[3]_i_1_n_0 ;
  wire \wrcal_reads[4]_i_1_n_0 ;
  wire \wrcal_reads[5]_i_1_n_0 ;
  wire \wrcal_reads[5]_i_2_n_0 ;
  wire \wrcal_reads[6]_i_1_n_0 ;
  wire \wrcal_reads[7]_i_2_n_0 ;
  wire \wrcal_reads[7]_i_3_n_0 ;
  wire \wrcal_reads[7]_i_4_n_0 ;
  wire \wrcal_reads[7]_i_5_n_0 ;
  wire \wrcal_reads[7]_i_6_n_0 ;
  wire \wrcal_reads_reg_n_0_[0] ;
  wire \wrcal_reads_reg_n_0_[1] ;
  wire \wrcal_reads_reg_n_0_[2] ;
  wire \wrcal_reads_reg_n_0_[3] ;
  wire \wrcal_reads_reg_n_0_[4] ;
  wire \wrcal_reads_reg_n_0_[5] ;
  wire \wrcal_reads_reg_n_0_[6] ;
  wire \wrcal_reads_reg_n_0_[7] ;
  wire \wrcal_start_dly_r_reg[4]_srl5_n_0 ;
  wire wrcal_start_i_1_n_0;
  wire wrcal_start_reg_0;
  wire [3:2]wrcal_wr_cnt0;
  wire \wrcal_wr_cnt[0]_i_1_n_0 ;
  wire \wrcal_wr_cnt[1]_i_1_n_0 ;
  wire \wrcal_wr_cnt[3]_i_1_n_0 ;
  wire \wrcal_wr_cnt[3]_i_2_n_0 ;
  wire \wrcal_wr_cnt[3]_i_4_n_0 ;
  wire \wrcal_wr_cnt[3]_i_5_n_0 ;
  wire [3:0]wrcal_wr_cnt_reg__0;
  wire [1:0]wrdata_pat_cnt;
  wire \wrdq_div2_2to1_rdlvl_first.phy_wrdata[14]_i_1_n_0 ;
  wire \wrdqen_div2.wrcal_pat_cnt[0]_i_1_n_0 ;
  wire \wrdqen_div2.wrcal_pat_cnt[1]_i_1_n_0 ;
  wire \wrdqen_div2.wrdata_pat_cnt[0]_i_1_n_0 ;
  wire \wrdqen_div2.wrdata_pat_cnt[1]_i_1_n_0 ;
  wire wrlvl_byte_redo;
  wire wrlvl_final_if_rst;
  wire wrlvl_final_if_rst_i_1_n_0;
  wire wrlvl_final_if_rst_i_2_n_0;
  wire wrlvl_final_if_rst_i_3_n_0;
  wire wrlvl_final_if_rst_i_4_n_0;
  wire wrlvl_final_if_rst_i_5_n_0;
  wire wrlvl_odt;

  assign \cnt_read_reg[0]  = init_complete_r1_timing;
  LUT6 #(
    .INIT(64'h00000000000000AB)) 
    \DDR3_1rank.phy_int_cs_n[0]_i_1 
       (.I0(\calib_cmd[2]_i_1_n_0 ),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(\DDR3_1rank.phy_int_cs_n[0]_i_2_n_0 ),
        .I3(\DDR3_1rank.phy_int_cs_n[0]_i_3_n_0 ),
        .I4(\DDR3_1rank.phy_int_cs_n[0]_i_4_n_0 ),
        .I5(\DDR3_1rank.phy_int_cs_n[0]_i_5_n_0 ),
        .O(\DDR3_1rank.phy_int_cs_n[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \DDR3_1rank.phy_int_cs_n[0]_i_2 
       (.I0(\init_state_r_reg_n_0_[2] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\init_state_r_reg_n_0_[5] ),
        .I3(\init_state_r_reg_n_0_[6] ),
        .I4(\init_state_r_reg_n_0_[3] ),
        .I5(\init_state_r_reg_n_0_[4] ),
        .O(\DDR3_1rank.phy_int_cs_n[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \DDR3_1rank.phy_int_cs_n[0]_i_3 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[11]_i_2_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2_n_0 ),
        .O(\DDR3_1rank.phy_int_cs_n[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'hFFFF22A2)) 
    \DDR3_1rank.phy_int_cs_n[0]_i_4 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(mpr_rdlvl_start_i_2_n_0),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(read_calib_i_2_n_0),
        .I4(\cnt_init_mr_r[1]_i_2_n_0 ),
        .O(\DDR3_1rank.phy_int_cs_n[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEEEEFE)) 
    \DDR3_1rank.phy_int_cs_n[0]_i_5 
       (.I0(wrlvl_final_if_rst_i_4_n_0),
        .I1(\DDR3_1rank.phy_int_cs_n[0]_i_6_n_0 ),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(\DDR3_1rank.phy_int_cs_n[0]_i_7_n_0 ),
        .I5(\num_refresh[3]_i_4_n_0 ),
        .O(\DDR3_1rank.phy_int_cs_n[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \DDR3_1rank.phy_int_cs_n[0]_i_6 
       (.I0(\init_state_r_reg_n_0_[5] ),
        .I1(\init_state_r_reg_n_0_[6] ),
        .I2(\init_state_r_reg_n_0_[3] ),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(\init_state_r[2]_i_2_n_0 ),
        .I5(\init_state_r_reg_n_0_[4] ),
        .O(\DDR3_1rank.phy_int_cs_n[0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'hFFDFFFFF)) 
    \DDR3_1rank.phy_int_cs_n[0]_i_7 
       (.I0(\init_state_r_reg_n_0_[2] ),
        .I1(\init_state_r_reg_n_0_[3] ),
        .I2(\init_state_r_reg_n_0_[4] ),
        .I3(\init_state_r_reg_n_0_[6] ),
        .I4(\init_state_r_reg_n_0_[5] ),
        .O(\DDR3_1rank.phy_int_cs_n[0]_i_7_n_0 ));
  FDSE \DDR3_1rank.phy_int_cs_n_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\DDR3_1rank.phy_int_cs_n[0]_i_1_n_0 ),
        .Q(phy_cs_n),
        .S(rstdiv0_sync_r1_reg_rep__3));
  LUT6 #(
    .INIT(64'h000000000F0E0000)) 
    \back_to_back_reads_2_1.num_reads[0]_i_1 
       (.I0(\back_to_back_reads_2_1.num_reads[2]_i_2_n_0 ),
        .I1(\back_to_back_reads_2_1.num_reads_reg_n_0_[1] ),
        .I2(\back_to_back_reads_2_1.num_reads_reg_n_0_[0] ),
        .I3(\back_to_back_reads_2_1.num_reads_reg_n_0_[2] ),
        .I4(prech_req_posedge_r_i_2_n_0),
        .I5(rstdiv0_sync_r1_reg_rep__10),
        .O(\back_to_back_reads_2_1.num_reads[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000C3C20000)) 
    \back_to_back_reads_2_1.num_reads[1]_i_1 
       (.I0(\back_to_back_reads_2_1.num_reads[2]_i_2_n_0 ),
        .I1(\back_to_back_reads_2_1.num_reads_reg_n_0_[1] ),
        .I2(\back_to_back_reads_2_1.num_reads_reg_n_0_[0] ),
        .I3(\back_to_back_reads_2_1.num_reads_reg_n_0_[2] ),
        .I4(prech_req_posedge_r_i_2_n_0),
        .I5(rstdiv0_sync_r1_reg_rep__10),
        .O(\back_to_back_reads_2_1.num_reads[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FC020000)) 
    \back_to_back_reads_2_1.num_reads[2]_i_1 
       (.I0(\back_to_back_reads_2_1.num_reads[2]_i_2_n_0 ),
        .I1(\back_to_back_reads_2_1.num_reads_reg_n_0_[1] ),
        .I2(\back_to_back_reads_2_1.num_reads_reg_n_0_[0] ),
        .I3(\back_to_back_reads_2_1.num_reads_reg_n_0_[2] ),
        .I4(prech_req_posedge_r_i_2_n_0),
        .I5(rstdiv0_sync_r1_reg_rep__10),
        .O(\back_to_back_reads_2_1.num_reads[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \back_to_back_reads_2_1.num_reads[2]_i_2 
       (.I0(\init_state_r_reg_n_0_[4] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(\init_state_r_reg_n_0_[5] ),
        .I4(\init_state_r_reg_n_0_[6] ),
        .I5(\init_state_r[5]_i_10_n_0 ),
        .O(\back_to_back_reads_2_1.num_reads[2]_i_2_n_0 ));
  FDRE \back_to_back_reads_2_1.num_reads_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\back_to_back_reads_2_1.num_reads[0]_i_1_n_0 ),
        .Q(\back_to_back_reads_2_1.num_reads_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \back_to_back_reads_2_1.num_reads_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\back_to_back_reads_2_1.num_reads[1]_i_1_n_0 ),
        .Q(\back_to_back_reads_2_1.num_reads_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \back_to_back_reads_2_1.num_reads_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\back_to_back_reads_2_1.num_reads[2]_i_1_n_0 ),
        .Q(\back_to_back_reads_2_1.num_reads_reg_n_0_[2] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'h000000AB)) 
    burst_addr_r_i_1
       (.I0(burst_addr_r_i_2_n_0),
        .I1(burst_addr_r_reg_n_0),
        .I2(\calib_cmd[2]_i_1_n_0 ),
        .I3(wrcal_done_reg),
        .I4(rstdiv0_sync_r1_reg_rep__13),
        .O(burst_addr_r_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000010009090505)) 
    burst_addr_r_i_2
       (.I0(\init_state_r_reg_n_0_[3] ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[12]_i_2_n_0 ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(\init_state_r_reg_n_0_[4] ),
        .O(burst_addr_r_i_2_n_0));
  FDRE burst_addr_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(burst_addr_r_i_1_n_0),
        .Q(burst_addr_r_reg_n_0),
        .R(1'b0));
  FDRE \calib_cke_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(cnt_pwron_cke_done_r),
        .Q(calib_cke),
        .R(rstdiv0_sync_r1_reg_rep__3));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \calib_cmd[0]_i_1 
       (.I0(\calib_cmd[2]_i_1_n_0 ),
        .O(\calib_cmd[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBABABABB00000000)) 
    \calib_cmd[1]_i_1 
       (.I0(\calib_cmd[2]_i_4_n_0 ),
        .I1(rdlvl_pi_incdec),
        .I2(\calib_cmd[2]_i_3_n_0 ),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(mpr_rdlvl_start_i_2_n_0),
        .I5(new_burst_r),
        .O(\calib_cmd[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00F20000FFFFFFFF)) 
    \calib_cmd[2]_i_1 
       (.I0(\calib_cmd[2]_i_2_n_0 ),
        .I1(\calib_cmd[2]_i_3_n_0 ),
        .I2(rdlvl_pi_incdec),
        .I3(\calib_cmd[2]_i_4_n_0 ),
        .I4(\calib_cmd[2]_i_5_n_0 ),
        .I5(new_burst_r),
        .O(\calib_cmd[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEFFFFFFFFF)) 
    \calib_cmd[2]_i_2 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\init_state_r[4]_i_6_n_0 ),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(\init_state_r_reg_n_0_[4] ),
        .I4(\init_state_r_reg_n_0_[6] ),
        .I5(\init_state_r_reg_n_0_[5] ),
        .O(\calib_cmd[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \calib_cmd[2]_i_3 
       (.I0(\wrcal_reads[7]_i_5_n_0 ),
        .I1(\init_state_r_reg_n_0_[4] ),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(\init_state_r_reg_n_0_[3] ),
        .I4(\init_state_r_reg_n_0_[6] ),
        .I5(\init_state_r_reg_n_0_[5] ),
        .O(\calib_cmd[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDFDDDDDDFDDD)) 
    \calib_cmd[2]_i_4 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_9_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[12]_i_1_n_0 ),
        .I2(\init_state_r_reg_n_0_[4] ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(\calib_cmd[2]_i_6_n_0 ),
        .I5(\init_state_r_reg_n_0_[1] ),
        .O(\calib_cmd[2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00003302)) 
    \calib_cmd[2]_i_5 
       (.I0(\DDR3_1rank.phy_int_cs_n[0]_i_2_n_0 ),
        .I1(\calib_cmd[2]_i_7_n_0 ),
        .I2(\wrcal_wr_cnt[3]_i_5_n_0 ),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(\stg1_wr_rd_cnt[8]_i_5_n_0 ),
        .O(\calib_cmd[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \calib_cmd[2]_i_6 
       (.I0(\init_state_r_reg_n_0_[5] ),
        .I1(\init_state_r_reg_n_0_[6] ),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(\init_state_r_reg_n_0_[3] ),
        .O(\calib_cmd[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \calib_cmd[2]_i_7 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\init_state_r_reg_n_0_[4] ),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(\init_state_r_reg_n_0_[5] ),
        .I4(\init_state_r_reg_n_0_[6] ),
        .I5(\oclk_wr_cnt[3]_i_5_n_0 ),
        .O(\calib_cmd[2]_i_7_n_0 ));
  FDRE \calib_cmd_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\calib_cmd[0]_i_1_n_0 ),
        .Q(calib_cmd[0]),
        .R(1'b0));
  FDRE \calib_cmd_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\calib_cmd[1]_i_1_n_0 ),
        .Q(calib_cmd[1]),
        .R(1'b0));
  FDRE \calib_cmd_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\calib_cmd[2]_i_1_n_0 ),
        .Q(calib_cmd[2]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    calib_ctl_wren_i_1
       (.I0(cnt_pwron_cke_done_r),
        .I1(phy_mc_go),
        .O(p_47_in));
  FDRE calib_ctl_wren_reg
       (.C(CLK),
        .CE(1'b1),
        .D(p_47_in),
        .Q(calib_cmd_wren),
        .R(rstdiv0_sync_r1_reg_rep__4));
  LUT6 #(
    .INIT(64'hBBAABBABBBAABAAA)) 
    \calib_data_offset_0[1]_i_1 
       (.I0(phy_we_n2),
        .I1(\calib_data_offset_0[5]_i_1_n_0 ),
        .I2(pi_dqs_found_done_r1),
        .I3(\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][1] ),
        .I4(init_dqsfound_done_r2),
        .I5(\rd_byte_data_offset_reg[0][1] ),
        .O(\calib_data_offset_0[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555FF5DFFFFFFFF)) 
    \calib_data_offset_0[5]_i_1 
       (.I0(new_burst_r),
        .I1(\calib_cmd[2]_i_2_n_0 ),
        .I2(\calib_cmd[2]_i_3_n_0 ),
        .I3(rdlvl_pi_incdec),
        .I4(\calib_cmd[2]_i_4_n_0 ),
        .I5(pi_calib_done),
        .O(\calib_data_offset_0[5]_i_1_n_0 ));
  FDRE \calib_data_offset_0_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_dqs_found_done_r1_reg_4),
        .Q(calib_data_offset_0[0]),
        .R(\calib_data_offset_0[5]_i_1_n_0 ));
  FDRE \calib_data_offset_0_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\calib_data_offset_0[1]_i_1_n_0 ),
        .Q(calib_data_offset_0[1]),
        .R(1'b0));
  FDRE \calib_data_offset_0_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_dqs_found_done_r1_reg_3),
        .Q(calib_data_offset_0[2]),
        .R(\calib_data_offset_0[5]_i_1_n_0 ));
  FDRE \calib_data_offset_0_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_dqs_found_done_r1_reg_2),
        .Q(calib_data_offset_0[3]),
        .R(\calib_data_offset_0[5]_i_1_n_0 ));
  FDRE \calib_data_offset_0_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_dqs_found_done_r1_reg_1),
        .Q(calib_data_offset_0[4]),
        .R(\calib_data_offset_0[5]_i_1_n_0 ));
  FDRE \calib_data_offset_0_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_dqs_found_done_r1_reg_0),
        .Q(calib_data_offset_0[5]),
        .R(\calib_data_offset_0[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \calib_data_offset_1[1]_i_1 
       (.I0(new_burst_r),
        .I1(\calib_cmd[2]_i_5_n_0 ),
        .O(phy_we_n2));
  FDRE \calib_data_offset_1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(phy_we_n2),
        .Q(\calib_data_offset_1_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000AAAAA2AA)) 
    \calib_odt[0]_i_1 
       (.I0(\gen_rnk[0].mr2_r_reg[0]_2 ),
        .I1(\calib_cmd[2]_i_5_n_0 ),
        .I2(\calib_odt[0]_i_2_n_0 ),
        .I3(\complex_address[9]_i_2_n_0 ),
        .I4(\calib_odt[0]_i_3_n_0 ),
        .I5(rstdiv0_sync_r1_reg_rep__13),
        .O(\calib_odt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h888800000000000F)) 
    \calib_odt[0]_i_2 
       (.I0(wrlvl_odt),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_8_n_0 ),
        .I2(\calib_odt[0]_i_4_n_0 ),
        .I3(\init_state_r[5]_i_10_n_0 ),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(\init_state_r_reg_n_0_[1] ),
        .O(\calib_odt[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEFEFEFEFF)) 
    \calib_odt[0]_i_3 
       (.I0(\one_rank.stg1_wr_done_reg_1 ),
        .I1(complex_ocal_odt_ext),
        .I2(complex_odt_ext),
        .I3(\calib_cmd[2]_i_6_n_0 ),
        .I4(prech_req_r_i_2_n_0),
        .I5(\init_state_r_reg_n_0_[4] ),
        .O(\calib_odt[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \calib_odt[0]_i_4 
       (.I0(\init_state_r_reg_n_0_[5] ),
        .I1(\init_state_r_reg_n_0_[6] ),
        .I2(\init_state_r_reg_n_0_[4] ),
        .O(\calib_odt[0]_i_4_n_0 ));
  FDRE \calib_odt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\calib_odt[0]_i_1_n_0 ),
        .Q(calib_odt),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \calib_seq[0]_i_1 
       (.I0(cnt_pwron_cke_done_r),
        .I1(phy_mc_go),
        .I2(PHYCTLWD[9]),
        .O(\calib_seq[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \calib_seq[1]_i_1 
       (.I0(PHYCTLWD[9]),
        .I1(cnt_pwron_cke_done_r),
        .I2(phy_mc_go),
        .I3(PHYCTLWD[10]),
        .O(\calib_seq[1]_i_1_n_0 ));
  FDRE \calib_seq_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\calib_seq[0]_i_1_n_0 ),
        .Q(PHYCTLWD[9]),
        .R(rstdiv0_sync_r1_reg_rep__3));
  FDRE \calib_seq_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\calib_seq[1]_i_1_n_0 ),
        .Q(PHYCTLWD[10]),
        .R(rstdiv0_sync_r1_reg_rep__3));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'hE)) 
    calib_wrdata_en_i_1
       (.I0(phy_we_n2),
        .I1(\calib_data_offset_1_reg_n_0_[1] ),
        .O(phy_wrdata_en));
  FDRE calib_wrdata_en_reg
       (.C(CLK),
        .CE(1'b1),
        .D(phy_wrdata_en),
        .Q(calib_wrdata_en),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    cnt_cmd_done_m7_r_i_1
       (.I0(\cnt_cmd_r_reg_n_0_[6] ),
        .I1(\cnt_cmd_r_reg_n_0_[5] ),
        .I2(\cnt_cmd_r_reg_n_0_[4] ),
        .I3(\cnt_cmd_r_reg_n_0_[3] ),
        .I4(cnt_cmd_done_m7_r_i_2_n_0),
        .I5(\cnt_cmd_r_reg_n_0_[2] ),
        .O(cnt_cmd_done_m7_r_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'hE)) 
    cnt_cmd_done_m7_r_i_2
       (.I0(\cnt_cmd_r_reg_n_0_[0] ),
        .I1(\cnt_cmd_r_reg_n_0_[1] ),
        .O(cnt_cmd_done_m7_r_i_2_n_0));
  FDRE cnt_cmd_done_m7_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(cnt_cmd_done_m7_r_i_1_n_0),
        .Q(cnt_cmd_done_m7_r),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    cnt_cmd_done_r_i_1
       (.I0(cnt_cmd_done_r_i_2_n_0),
        .I1(\cnt_cmd_r_reg_n_0_[5] ),
        .I2(\cnt_cmd_r_reg_n_0_[6] ),
        .O(cnt_cmd_done_r_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    cnt_cmd_done_r_i_2
       (.I0(\cnt_cmd_r_reg_n_0_[2] ),
        .I1(\cnt_cmd_r_reg_n_0_[0] ),
        .I2(\cnt_cmd_r_reg_n_0_[1] ),
        .I3(\cnt_cmd_r_reg_n_0_[3] ),
        .I4(\cnt_cmd_r_reg_n_0_[4] ),
        .O(cnt_cmd_done_r_i_2_n_0));
  FDRE cnt_cmd_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(cnt_cmd_done_r_i_1_n_0),
        .Q(cnt_cmd_done_r),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \cnt_cmd_r[0]_i_1 
       (.I0(\cnt_cmd_r_reg_n_0_[0] ),
        .O(\cnt_cmd_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \cnt_cmd_r[1]_i_1 
       (.I0(\cnt_cmd_r_reg_n_0_[1] ),
        .I1(\cnt_cmd_r_reg_n_0_[0] ),
        .O(\cnt_cmd_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \cnt_cmd_r[2]_i_1 
       (.I0(\cnt_cmd_r_reg_n_0_[2] ),
        .I1(\cnt_cmd_r_reg_n_0_[1] ),
        .I2(\cnt_cmd_r_reg_n_0_[0] ),
        .O(\cnt_cmd_r[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \cnt_cmd_r[3]_i_1 
       (.I0(\cnt_cmd_r_reg_n_0_[3] ),
        .I1(\cnt_cmd_r_reg_n_0_[2] ),
        .I2(\cnt_cmd_r_reg_n_0_[0] ),
        .I3(\cnt_cmd_r_reg_n_0_[1] ),
        .O(\cnt_cmd_r[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \cnt_cmd_r[4]_i_1 
       (.I0(\cnt_cmd_r_reg_n_0_[4] ),
        .I1(\cnt_cmd_r_reg_n_0_[3] ),
        .I2(\cnt_cmd_r_reg_n_0_[1] ),
        .I3(\cnt_cmd_r_reg_n_0_[0] ),
        .I4(\cnt_cmd_r_reg_n_0_[2] ),
        .O(\cnt_cmd_r[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \cnt_cmd_r[5]_i_1 
       (.I0(\cnt_cmd_r_reg_n_0_[5] ),
        .I1(\cnt_cmd_r_reg_n_0_[4] ),
        .I2(\cnt_cmd_r_reg_n_0_[3] ),
        .I3(\cnt_cmd_r_reg_n_0_[1] ),
        .I4(\cnt_cmd_r_reg_n_0_[0] ),
        .I5(\cnt_cmd_r_reg_n_0_[2] ),
        .O(\cnt_cmd_r[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cnt_cmd_r[6]_i_1 
       (.I0(\init_state_r_reg_n_0_[6] ),
        .I1(\cnt_cmd_r[6]_i_3_n_0 ),
        .O(\cnt_cmd_r[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \cnt_cmd_r[6]_i_2 
       (.I0(\cnt_cmd_r_reg_n_0_[6] ),
        .I1(\cnt_cmd_r_reg_n_0_[5] ),
        .I2(cnt_cmd_done_r_i_2_n_0),
        .O(\cnt_cmd_r[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEFE6EEEADF91979F)) 
    \cnt_cmd_r[6]_i_3 
       (.I0(\init_state_r_reg_n_0_[0] ),
        .I1(\init_state_r_reg_n_0_[4] ),
        .I2(\init_state_r_reg_n_0_[3] ),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(\init_state_r_reg_n_0_[5] ),
        .O(\cnt_cmd_r[6]_i_3_n_0 ));
  FDRE \cnt_cmd_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cnt_cmd_r[0]_i_1_n_0 ),
        .Q(\cnt_cmd_r_reg_n_0_[0] ),
        .R(\cnt_cmd_r[6]_i_1_n_0 ));
  FDRE \cnt_cmd_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cnt_cmd_r[1]_i_1_n_0 ),
        .Q(\cnt_cmd_r_reg_n_0_[1] ),
        .R(\cnt_cmd_r[6]_i_1_n_0 ));
  FDRE \cnt_cmd_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cnt_cmd_r[2]_i_1_n_0 ),
        .Q(\cnt_cmd_r_reg_n_0_[2] ),
        .R(\cnt_cmd_r[6]_i_1_n_0 ));
  FDRE \cnt_cmd_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cnt_cmd_r[3]_i_1_n_0 ),
        .Q(\cnt_cmd_r_reg_n_0_[3] ),
        .R(\cnt_cmd_r[6]_i_1_n_0 ));
  FDRE \cnt_cmd_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cnt_cmd_r[4]_i_1_n_0 ),
        .Q(\cnt_cmd_r_reg_n_0_[4] ),
        .R(\cnt_cmd_r[6]_i_1_n_0 ));
  FDRE \cnt_cmd_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cnt_cmd_r[5]_i_1_n_0 ),
        .Q(\cnt_cmd_r_reg_n_0_[5] ),
        .R(\cnt_cmd_r[6]_i_1_n_0 ));
  FDRE \cnt_cmd_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cnt_cmd_r[6]_i_2_n_0 ),
        .Q(\cnt_cmd_r_reg_n_0_[6] ),
        .R(\cnt_cmd_r[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    cnt_dllk_zqinit_done_r_i_1
       (.I0(cnt_dllk_zqinit_done_r),
        .I1(cnt_dllk_zqinit_r_reg__0[6]),
        .I2(\cnt_dllk_zqinit_r[7]_i_3_n_0 ),
        .I3(cnt_dllk_zqinit_r_reg__0[7]),
        .O(cnt_dllk_zqinit_done_r_i_1_n_0));
  FDRE cnt_dllk_zqinit_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(cnt_dllk_zqinit_done_r_i_1_n_0),
        .Q(cnt_dllk_zqinit_done_r),
        .R(\cnt_dllk_zqinit_r[7]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cnt_dllk_zqinit_r[0]_i_1 
       (.I0(cnt_dllk_zqinit_r_reg__0[0]),
        .O(p_0_in__4[0]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \cnt_dllk_zqinit_r[1]_i_1 
       (.I0(cnt_dllk_zqinit_r_reg__0[1]),
        .I1(cnt_dllk_zqinit_r_reg__0[0]),
        .O(p_0_in__4[1]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \cnt_dllk_zqinit_r[2]_i_1 
       (.I0(cnt_dllk_zqinit_r_reg__0[2]),
        .I1(cnt_dllk_zqinit_r_reg__0[0]),
        .I2(cnt_dllk_zqinit_r_reg__0[1]),
        .O(p_0_in__4[2]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \cnt_dllk_zqinit_r[3]_i_1 
       (.I0(cnt_dllk_zqinit_r_reg__0[3]),
        .I1(cnt_dllk_zqinit_r_reg__0[1]),
        .I2(cnt_dllk_zqinit_r_reg__0[0]),
        .I3(cnt_dllk_zqinit_r_reg__0[2]),
        .O(p_0_in__4[3]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \cnt_dllk_zqinit_r[4]_i_1 
       (.I0(cnt_dllk_zqinit_r_reg__0[4]),
        .I1(cnt_dllk_zqinit_r_reg__0[2]),
        .I2(cnt_dllk_zqinit_r_reg__0[0]),
        .I3(cnt_dllk_zqinit_r_reg__0[1]),
        .I4(cnt_dllk_zqinit_r_reg__0[3]),
        .O(p_0_in__4[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \cnt_dllk_zqinit_r[5]_i_1 
       (.I0(cnt_dllk_zqinit_r_reg__0[5]),
        .I1(cnt_dllk_zqinit_r_reg__0[3]),
        .I2(cnt_dllk_zqinit_r_reg__0[1]),
        .I3(cnt_dllk_zqinit_r_reg__0[0]),
        .I4(cnt_dllk_zqinit_r_reg__0[2]),
        .I5(cnt_dllk_zqinit_r_reg__0[4]),
        .O(p_0_in__4[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \cnt_dllk_zqinit_r[6]_i_1 
       (.I0(cnt_dllk_zqinit_r_reg__0[6]),
        .I1(\cnt_dllk_zqinit_r[7]_i_3_n_0 ),
        .O(p_0_in__4[6]));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \cnt_dllk_zqinit_r[7]_i_1 
       (.I0(\init_state_r_reg_n_0_[5] ),
        .I1(\init_state_r_reg_n_0_[6] ),
        .I2(\init_state_r_reg_n_0_[4] ),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(\init_state_r_reg_n_0_[3] ),
        .I5(\wrcal_reads[7]_i_5_n_0 ),
        .O(\cnt_dllk_zqinit_r[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \cnt_dllk_zqinit_r[7]_i_2 
       (.I0(cnt_dllk_zqinit_r_reg__0[7]),
        .I1(\cnt_dllk_zqinit_r[7]_i_3_n_0 ),
        .I2(cnt_dllk_zqinit_r_reg__0[6]),
        .O(p_0_in__4[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \cnt_dllk_zqinit_r[7]_i_3 
       (.I0(cnt_dllk_zqinit_r_reg__0[5]),
        .I1(cnt_dllk_zqinit_r_reg__0[3]),
        .I2(cnt_dllk_zqinit_r_reg__0[1]),
        .I3(cnt_dllk_zqinit_r_reg__0[0]),
        .I4(cnt_dllk_zqinit_r_reg__0[2]),
        .I5(cnt_dllk_zqinit_r_reg__0[4]),
        .O(\cnt_dllk_zqinit_r[7]_i_3_n_0 ));
  FDRE \cnt_dllk_zqinit_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__4[0]),
        .Q(cnt_dllk_zqinit_r_reg__0[0]),
        .R(\cnt_dllk_zqinit_r[7]_i_1_n_0 ));
  FDRE \cnt_dllk_zqinit_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__4[1]),
        .Q(cnt_dllk_zqinit_r_reg__0[1]),
        .R(\cnt_dllk_zqinit_r[7]_i_1_n_0 ));
  FDRE \cnt_dllk_zqinit_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__4[2]),
        .Q(cnt_dllk_zqinit_r_reg__0[2]),
        .R(\cnt_dllk_zqinit_r[7]_i_1_n_0 ));
  FDRE \cnt_dllk_zqinit_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__4[3]),
        .Q(cnt_dllk_zqinit_r_reg__0[3]),
        .R(\cnt_dllk_zqinit_r[7]_i_1_n_0 ));
  FDRE \cnt_dllk_zqinit_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__4[4]),
        .Q(cnt_dllk_zqinit_r_reg__0[4]),
        .R(\cnt_dllk_zqinit_r[7]_i_1_n_0 ));
  FDRE \cnt_dllk_zqinit_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__4[5]),
        .Q(cnt_dllk_zqinit_r_reg__0[5]),
        .R(\cnt_dllk_zqinit_r[7]_i_1_n_0 ));
  FDRE \cnt_dllk_zqinit_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__4[6]),
        .Q(cnt_dllk_zqinit_r_reg__0[6]),
        .R(\cnt_dllk_zqinit_r[7]_i_1_n_0 ));
  FDRE \cnt_dllk_zqinit_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__4[7]),
        .Q(cnt_dllk_zqinit_r_reg__0[7]),
        .R(\cnt_dllk_zqinit_r[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h0000E222)) 
    cnt_init_af_done_r_i_1
       (.I0(cnt_init_af_done_r),
        .I1(cnt_init_mr_r1),
        .I2(cnt_init_af_r[1]),
        .I3(cnt_init_af_r[0]),
        .I4(ddr2_pre_flag_r),
        .O(cnt_init_af_done_r_i_1_n_0));
  FDRE cnt_init_af_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(cnt_init_af_done_r_i_1_n_0),
        .Q(cnt_init_af_done_r),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h06)) 
    \cnt_init_af_r[0]_i_1 
       (.I0(cnt_init_af_r[0]),
        .I1(cnt_init_mr_r1),
        .I2(ddr2_pre_flag_r),
        .O(\cnt_init_af_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \cnt_init_af_r[1]_i_1 
       (.I0(cnt_init_af_r[1]),
        .I1(cnt_init_mr_r1),
        .I2(cnt_init_af_r[0]),
        .I3(ddr2_pre_flag_r),
        .O(\cnt_init_af_r[1]_i_1_n_0 ));
  FDRE \cnt_init_af_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cnt_init_af_r[0]_i_1_n_0 ),
        .Q(cnt_init_af_r[0]),
        .R(1'b0));
  FDRE \cnt_init_af_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cnt_init_af_r[1]_i_1_n_0 ),
        .Q(cnt_init_af_r[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000000000E222)) 
    cnt_init_mr_done_r_i_1
       (.I0(cnt_init_mr_done_r),
        .I1(\cnt_init_mr_r[1]_i_2_n_0 ),
        .I2(cnt_init_mr_r[1]),
        .I3(cnt_init_mr_r[0]),
        .I4(cnt_init_mr_r1),
        .I5(ddr2_pre_flag_r),
        .O(cnt_init_mr_done_r_i_1_n_0));
  FDRE cnt_init_mr_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(cnt_init_mr_done_r_i_1_n_0),
        .Q(cnt_init_mr_done_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2222222222222120)) 
    \cnt_init_mr_r[0]_i_1 
       (.I0(cnt_init_mr_r[0]),
        .I1(cnt_init_mr_r1),
        .I2(\init_state_r_reg_n_0_[4] ),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(\cnt_init_mr_r[0]_i_2_n_0 ),
        .O(\cnt_init_mr_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cnt_init_mr_r[0]_i_2 
       (.I0(\init_state_r_reg_n_0_[2] ),
        .I1(\init_state_r_reg_n_0_[3] ),
        .I2(\init_state_r_reg_n_0_[6] ),
        .I3(\init_state_r_reg_n_0_[5] ),
        .O(\cnt_init_mr_r[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000006A)) 
    \cnt_init_mr_r[1]_i_1 
       (.I0(cnt_init_mr_r[1]),
        .I1(\cnt_init_mr_r[1]_i_2_n_0 ),
        .I2(cnt_init_mr_r[0]),
        .I3(cnt_init_mr_r1),
        .I4(ddr2_pre_flag_r),
        .O(\cnt_init_mr_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \cnt_init_mr_r[1]_i_2 
       (.I0(prech_req_r_i_2_n_0),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(\init_state_r_reg_n_0_[3] ),
        .I3(\init_state_r_reg_n_0_[6] ),
        .I4(\init_state_r_reg_n_0_[5] ),
        .I5(\init_state_r_reg_n_0_[4] ),
        .O(\cnt_init_mr_r[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cnt_init_mr_r[1]_i_3 
       (.I0(wrlvl_final_if_rst_i_4_n_0),
        .I1(mem_init_done_r),
        .O(cnt_init_mr_r1));
  FDRE \cnt_init_mr_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cnt_init_mr_r[0]_i_1_n_0 ),
        .Q(cnt_init_mr_r[0]),
        .R(1'b0));
  FDRE \cnt_init_mr_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cnt_init_mr_r[1]_i_1_n_0 ),
        .Q(cnt_init_mr_r[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFEFEFEFEFFFEFEFE)) 
    cnt_init_pre_wait_done_r_i_1
       (.I0(cnt_init_pre_wait_done_r),
        .I1(cnt_init_pre_wait_r_reg__0[6]),
        .I2(cnt_init_pre_wait_r_reg__0[7]),
        .I3(cnt_init_pre_wait_r_reg__0[4]),
        .I4(cnt_init_pre_wait_r_reg__0[5]),
        .I5(cnt_init_pre_wait_done_r_i_2_n_0),
        .O(cnt_init_pre_wait_done_r_i_1_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    cnt_init_pre_wait_done_r_i_2
       (.I0(cnt_init_pre_wait_r_reg__0[3]),
        .I1(cnt_init_pre_wait_r_reg__0[2]),
        .O(cnt_init_pre_wait_done_r_i_2_n_0));
  FDRE cnt_init_pre_wait_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(cnt_init_pre_wait_done_r_i_1_n_0),
        .Q(cnt_init_pre_wait_done_r),
        .R(clear));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \cnt_init_pre_wait_r[0]_i_1 
       (.I0(\cnt_init_pre_wait_r_reg_n_0_[0] ),
        .O(p_0_in__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \cnt_init_pre_wait_r[1]_i_1 
       (.I0(\cnt_init_pre_wait_r_reg_n_0_[1] ),
        .I1(\cnt_init_pre_wait_r_reg_n_0_[0] ),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \cnt_init_pre_wait_r[2]_i_1 
       (.I0(cnt_init_pre_wait_r_reg__0[2]),
        .I1(\cnt_init_pre_wait_r_reg_n_0_[0] ),
        .I2(\cnt_init_pre_wait_r_reg_n_0_[1] ),
        .O(p_0_in__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \cnt_init_pre_wait_r[3]_i_1 
       (.I0(cnt_init_pre_wait_r_reg__0[3]),
        .I1(\cnt_init_pre_wait_r_reg_n_0_[1] ),
        .I2(\cnt_init_pre_wait_r_reg_n_0_[0] ),
        .I3(cnt_init_pre_wait_r_reg__0[2]),
        .O(p_0_in__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \cnt_init_pre_wait_r[4]_i_1 
       (.I0(cnt_init_pre_wait_r_reg__0[4]),
        .I1(cnt_init_pre_wait_r_reg__0[3]),
        .I2(cnt_init_pre_wait_r_reg__0[2]),
        .I3(\cnt_init_pre_wait_r_reg_n_0_[1] ),
        .I4(\cnt_init_pre_wait_r_reg_n_0_[0] ),
        .O(p_0_in__2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \cnt_init_pre_wait_r[5]_i_1 
       (.I0(cnt_init_pre_wait_r_reg__0[5]),
        .I1(\cnt_init_pre_wait_r_reg_n_0_[0] ),
        .I2(\cnt_init_pre_wait_r_reg_n_0_[1] ),
        .I3(cnt_init_pre_wait_r_reg__0[2]),
        .I4(cnt_init_pre_wait_r_reg__0[3]),
        .I5(cnt_init_pre_wait_r_reg__0[4]),
        .O(p_0_in__2[5]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \cnt_init_pre_wait_r[6]_i_1 
       (.I0(cnt_init_pre_wait_r_reg__0[6]),
        .I1(\cnt_init_pre_wait_r[7]_i_3_n_0 ),
        .I2(cnt_init_pre_wait_r_reg__0[5]),
        .I3(cnt_init_pre_wait_r_reg__0[4]),
        .O(p_0_in__2[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \cnt_init_pre_wait_r[7]_i_1 
       (.I0(cnt_pwron_cke_done_r),
        .O(clear));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \cnt_init_pre_wait_r[7]_i_2 
       (.I0(cnt_init_pre_wait_r_reg__0[7]),
        .I1(cnt_init_pre_wait_r_reg__0[4]),
        .I2(cnt_init_pre_wait_r_reg__0[5]),
        .I3(\cnt_init_pre_wait_r[7]_i_3_n_0 ),
        .I4(cnt_init_pre_wait_r_reg__0[6]),
        .O(p_0_in__2[7]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \cnt_init_pre_wait_r[7]_i_3 
       (.I0(\cnt_init_pre_wait_r_reg_n_0_[0] ),
        .I1(\cnt_init_pre_wait_r_reg_n_0_[1] ),
        .I2(cnt_init_pre_wait_r_reg__0[2]),
        .I3(cnt_init_pre_wait_r_reg__0[3]),
        .O(\cnt_init_pre_wait_r[7]_i_3_n_0 ));
  FDRE \cnt_init_pre_wait_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__2[0]),
        .Q(\cnt_init_pre_wait_r_reg_n_0_[0] ),
        .R(clear));
  FDRE \cnt_init_pre_wait_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__2[1]),
        .Q(\cnt_init_pre_wait_r_reg_n_0_[1] ),
        .R(clear));
  FDRE \cnt_init_pre_wait_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__2[2]),
        .Q(cnt_init_pre_wait_r_reg__0[2]),
        .R(clear));
  FDRE \cnt_init_pre_wait_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__2[3]),
        .Q(cnt_init_pre_wait_r_reg__0[3]),
        .R(clear));
  FDRE \cnt_init_pre_wait_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__2[4]),
        .Q(cnt_init_pre_wait_r_reg__0[4]),
        .R(clear));
  FDRE \cnt_init_pre_wait_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__2[5]),
        .Q(cnt_init_pre_wait_r_reg__0[5]),
        .R(clear));
  FDRE \cnt_init_pre_wait_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__2[6]),
        .Q(cnt_init_pre_wait_r_reg__0[6]),
        .R(clear));
  FDRE \cnt_init_pre_wait_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__2[7]),
        .Q(cnt_init_pre_wait_r_reg__0[7]),
        .R(clear));
  LUT1 #(
    .INIT(2'h1)) 
    \cnt_pwron_ce_r[0]_i_1 
       (.I0(cnt_pwron_ce_r_reg__0[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \cnt_pwron_ce_r[1]_i_1 
       (.I0(cnt_pwron_ce_r_reg__0[1]),
        .I1(cnt_pwron_ce_r_reg__0[0]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \cnt_pwron_ce_r[2]_i_1 
       (.I0(cnt_pwron_ce_r_reg__0[2]),
        .I1(cnt_pwron_ce_r_reg__0[0]),
        .I2(cnt_pwron_ce_r_reg__0[1]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \cnt_pwron_ce_r[3]_i_1 
       (.I0(cnt_pwron_ce_r_reg__0[3]),
        .I1(cnt_pwron_ce_r_reg__0[1]),
        .I2(cnt_pwron_ce_r_reg__0[0]),
        .I3(cnt_pwron_ce_r_reg__0[2]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \cnt_pwron_ce_r[4]_i_1 
       (.I0(cnt_pwron_ce_r_reg__0[4]),
        .I1(cnt_pwron_ce_r_reg__0[2]),
        .I2(cnt_pwron_ce_r_reg__0[0]),
        .I3(cnt_pwron_ce_r_reg__0[1]),
        .I4(cnt_pwron_ce_r_reg__0[3]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \cnt_pwron_ce_r[5]_i_1 
       (.I0(cnt_pwron_ce_r_reg__0[5]),
        .I1(cnt_pwron_ce_r_reg__0[3]),
        .I2(cnt_pwron_ce_r_reg__0[1]),
        .I3(cnt_pwron_ce_r_reg__0[0]),
        .I4(cnt_pwron_ce_r_reg__0[2]),
        .I5(cnt_pwron_ce_r_reg__0[4]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \cnt_pwron_ce_r[6]_i_1 
       (.I0(cnt_pwron_ce_r_reg__0[6]),
        .I1(pwron_ce_r_i_2_n_0),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \cnt_pwron_ce_r[7]_i_1 
       (.I0(cnt_pwron_ce_r_reg__0[7]),
        .I1(pwron_ce_r_i_2_n_0),
        .I2(cnt_pwron_ce_r_reg__0[6]),
        .O(p_0_in__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \cnt_pwron_ce_r[8]_i_1 
       (.I0(cnt_pwron_ce_r_reg__0[8]),
        .I1(cnt_pwron_ce_r_reg__0[6]),
        .I2(pwron_ce_r_i_2_n_0),
        .I3(cnt_pwron_ce_r_reg__0[7]),
        .O(p_0_in__0[8]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \cnt_pwron_ce_r[9]_i_1 
       (.I0(cnt_pwron_ce_r_reg__0[9]),
        .I1(cnt_pwron_ce_r_reg__0[7]),
        .I2(pwron_ce_r_i_2_n_0),
        .I3(cnt_pwron_ce_r_reg__0[6]),
        .I4(cnt_pwron_ce_r_reg__0[8]),
        .O(p_0_in__0[9]));
  FDRE \cnt_pwron_ce_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(cnt_pwron_ce_r_reg__0[0]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  FDRE \cnt_pwron_ce_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(cnt_pwron_ce_r_reg__0[1]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  FDRE \cnt_pwron_ce_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(cnt_pwron_ce_r_reg__0[2]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  FDRE \cnt_pwron_ce_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(cnt_pwron_ce_r_reg__0[3]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  FDRE \cnt_pwron_ce_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[4]),
        .Q(cnt_pwron_ce_r_reg__0[4]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  FDRE \cnt_pwron_ce_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[5]),
        .Q(cnt_pwron_ce_r_reg__0[5]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  FDRE \cnt_pwron_ce_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[6]),
        .Q(cnt_pwron_ce_r_reg__0[6]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  FDRE \cnt_pwron_ce_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[7]),
        .Q(cnt_pwron_ce_r_reg__0[7]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  FDRE \cnt_pwron_ce_r_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[8]),
        .Q(cnt_pwron_ce_r_reg__0[8]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  FDRE \cnt_pwron_ce_r_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[9]),
        .Q(cnt_pwron_ce_r_reg__0[9]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  LUT6 #(
    .INIT(64'h00000000AABA0000)) 
    cnt_pwron_cke_done_r_i_1
       (.I0(cnt_pwron_cke_done_r),
        .I1(cnt_pwron_cke_done_r_i_2_n_0),
        .I2(\cnt_pwron_r[8]_i_2_n_0 ),
        .I3(cnt_pwron_r_reg__0[5]),
        .I4(phy_mc_go),
        .I5(rstdiv0_sync_r1_reg_rep__12),
        .O(cnt_pwron_cke_done_r_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    cnt_pwron_cke_done_r_i_2
       (.I0(cnt_pwron_r_reg__0[8]),
        .I1(cnt_pwron_r_reg__0[7]),
        .I2(cnt_pwron_r_reg__0[6]),
        .O(cnt_pwron_cke_done_r_i_2_n_0));
  FDRE cnt_pwron_cke_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(cnt_pwron_cke_done_r_i_1_n_0),
        .Q(cnt_pwron_cke_done_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \cnt_pwron_r[0]_i_1 
       (.I0(cnt_pwron_r_reg__0[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \cnt_pwron_r[1]_i_1 
       (.I0(cnt_pwron_r_reg__0[1]),
        .I1(cnt_pwron_r_reg__0[0]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \cnt_pwron_r[2]_i_1 
       (.I0(cnt_pwron_r_reg__0[2]),
        .I1(cnt_pwron_r_reg__0[0]),
        .I2(cnt_pwron_r_reg__0[1]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \cnt_pwron_r[3]_i_1 
       (.I0(cnt_pwron_r_reg__0[3]),
        .I1(cnt_pwron_r_reg__0[1]),
        .I2(cnt_pwron_r_reg__0[0]),
        .I3(cnt_pwron_r_reg__0[2]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \cnt_pwron_r[4]_i_1 
       (.I0(cnt_pwron_r_reg__0[4]),
        .I1(cnt_pwron_r_reg__0[2]),
        .I2(cnt_pwron_r_reg__0[0]),
        .I3(cnt_pwron_r_reg__0[1]),
        .I4(cnt_pwron_r_reg__0[3]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \cnt_pwron_r[5]_i_1 
       (.I0(cnt_pwron_r_reg__0[5]),
        .I1(cnt_pwron_r_reg__0[3]),
        .I2(cnt_pwron_r_reg__0[1]),
        .I3(cnt_pwron_r_reg__0[0]),
        .I4(cnt_pwron_r_reg__0[2]),
        .I5(cnt_pwron_r_reg__0[4]),
        .O(p_0_in__1[5]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \cnt_pwron_r[6]_i_1 
       (.I0(cnt_pwron_r_reg__0[6]),
        .I1(\cnt_pwron_r[8]_i_2_n_0 ),
        .I2(cnt_pwron_r_reg__0[5]),
        .O(p_0_in__1[6]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \cnt_pwron_r[7]_i_1 
       (.I0(cnt_pwron_r_reg__0[7]),
        .I1(cnt_pwron_r_reg__0[5]),
        .I2(\cnt_pwron_r[8]_i_2_n_0 ),
        .I3(cnt_pwron_r_reg__0[6]),
        .O(p_0_in__1[7]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \cnt_pwron_r[8]_i_1 
       (.I0(cnt_pwron_r_reg__0[8]),
        .I1(cnt_pwron_r_reg__0[6]),
        .I2(\cnt_pwron_r[8]_i_2_n_0 ),
        .I3(cnt_pwron_r_reg__0[5]),
        .I4(cnt_pwron_r_reg__0[7]),
        .O(p_0_in__1[8]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \cnt_pwron_r[8]_i_2 
       (.I0(cnt_pwron_r_reg__0[4]),
        .I1(cnt_pwron_r_reg__0[2]),
        .I2(cnt_pwron_r_reg__0[0]),
        .I3(cnt_pwron_r_reg__0[1]),
        .I4(cnt_pwron_r_reg__0[3]),
        .O(\cnt_pwron_r[8]_i_2_n_0 ));
  FDRE \cnt_pwron_r_reg[0] 
       (.C(CLK),
        .CE(pwron_ce_r),
        .D(p_0_in__1[0]),
        .Q(cnt_pwron_r_reg__0[0]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  FDRE \cnt_pwron_r_reg[1] 
       (.C(CLK),
        .CE(pwron_ce_r),
        .D(p_0_in__1[1]),
        .Q(cnt_pwron_r_reg__0[1]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  FDRE \cnt_pwron_r_reg[2] 
       (.C(CLK),
        .CE(pwron_ce_r),
        .D(p_0_in__1[2]),
        .Q(cnt_pwron_r_reg__0[2]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  FDRE \cnt_pwron_r_reg[3] 
       (.C(CLK),
        .CE(pwron_ce_r),
        .D(p_0_in__1[3]),
        .Q(cnt_pwron_r_reg__0[3]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  FDRE \cnt_pwron_r_reg[4] 
       (.C(CLK),
        .CE(pwron_ce_r),
        .D(p_0_in__1[4]),
        .Q(cnt_pwron_r_reg__0[4]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  FDRE \cnt_pwron_r_reg[5] 
       (.C(CLK),
        .CE(pwron_ce_r),
        .D(p_0_in__1[5]),
        .Q(cnt_pwron_r_reg__0[5]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  FDRE \cnt_pwron_r_reg[6] 
       (.C(CLK),
        .CE(pwron_ce_r),
        .D(p_0_in__1[6]),
        .Q(cnt_pwron_r_reg__0[6]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  FDRE \cnt_pwron_r_reg[7] 
       (.C(CLK),
        .CE(pwron_ce_r),
        .D(p_0_in__1[7]),
        .Q(cnt_pwron_r_reg__0[7]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  FDRE \cnt_pwron_r_reg[8] 
       (.C(CLK),
        .CE(pwron_ce_r),
        .D(p_0_in__1[8]),
        .Q(cnt_pwron_r_reg__0[8]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  LUT6 #(
    .INIT(64'h5151515151FD5151)) 
    \complex_address[9]_i_1 
       (.I0(\complex_address[9]_i_2_n_0 ),
        .I1(init_state_r1[2]),
        .I2(\complex_address[9]_i_3_n_0 ),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(\complex_address[9]_i_4_n_0 ),
        .O(complex_address0));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFFFFFFF)) 
    \complex_address[9]_i_2 
       (.I0(\oclk_wr_cnt[3]_i_5_n_0 ),
        .I1(\init_state_r_reg_n_0_[6] ),
        .I2(\init_state_r_reg_n_0_[5] ),
        .I3(\init_state_r_reg_n_0_[4] ),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(\init_state_r_reg_n_0_[1] ),
        .O(\complex_address[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    \complex_address[9]_i_3 
       (.I0(init_state_r1[0]),
        .I1(init_state_r1[3]),
        .I2(init_state_r1[5]),
        .I3(init_state_r1[4]),
        .I4(init_state_r1[6]),
        .I5(init_state_r1[1]),
        .O(\complex_address[9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    \complex_address[9]_i_4 
       (.I0(\init_state_r_reg_n_0_[4] ),
        .I1(\init_state_r_reg_n_0_[5] ),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(\init_state_r_reg_n_0_[3] ),
        .I4(\init_state_r_reg_n_0_[6] ),
        .O(\complex_address[9]_i_4_n_0 ));
  FDRE \complex_address_reg[0] 
       (.C(CLK),
        .CE(complex_address0),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0] ),
        .Q(\complex_address_reg_n_0_[0] ),
        .R(rstdiv0_sync_r1_reg_rep__3));
  FDRE \complex_address_reg[1] 
       (.C(CLK),
        .CE(complex_address0),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1] ),
        .Q(\complex_address_reg_n_0_[1] ),
        .R(rstdiv0_sync_r1_reg_rep__3));
  FDRE \complex_address_reg[2] 
       (.C(CLK),
        .CE(complex_address0),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2] ),
        .Q(\complex_address_reg_n_0_[2] ),
        .R(rstdiv0_sync_r1_reg_rep__3));
  FDRE \complex_address_reg[3] 
       (.C(CLK),
        .CE(complex_address0),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .Q(\complex_address_reg_n_0_[3] ),
        .R(rstdiv0_sync_r1_reg_rep__3));
  FDRE \complex_address_reg[4] 
       (.C(CLK),
        .CE(complex_address0),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .Q(\complex_address_reg_n_0_[4] ),
        .R(rstdiv0_sync_r1_reg_rep__3));
  FDRE \complex_address_reg[5] 
       (.C(CLK),
        .CE(complex_address0),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ),
        .Q(\complex_address_reg_n_0_[5] ),
        .R(rstdiv0_sync_r1_reg_rep__3));
  FDRE \complex_address_reg[6] 
       (.C(CLK),
        .CE(complex_address0),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6] ),
        .Q(\complex_address_reg_n_0_[6] ),
        .R(rstdiv0_sync_r1_reg_rep__3));
  FDRE \complex_address_reg[7] 
       (.C(CLK),
        .CE(complex_address0),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7] ),
        .Q(\complex_address_reg_n_0_[7] ),
        .R(rstdiv0_sync_r1_reg_rep__3));
  FDRE \complex_address_reg[8] 
       (.C(CLK),
        .CE(complex_address0),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8] ),
        .Q(\complex_address_reg_n_0_[8] ),
        .R(rstdiv0_sync_r1_reg_rep__3));
  FDRE \complex_address_reg[9] 
       (.C(CLK),
        .CE(complex_address0),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9] ),
        .Q(\complex_address_reg_n_0_[9] ),
        .R(rstdiv0_sync_r1_reg_rep__3));
  LUT5 #(
    .INIT(32'h0000000E)) 
    complex_byte_rd_done_i_1
       (.I0(complex_byte_rd_done),
        .I1(complex_byte_rd_done_i_2_n_0),
        .I2(\stg1_wr_rd_cnt[8]_i_5_n_0 ),
        .I3(rstdiv0_sync_r1_reg_rep__13),
        .I4(\one_rank.stg1_wr_done_reg_0 ),
        .O(complex_byte_rd_done_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    complex_byte_rd_done_i_2
       (.I0(complex_row1_rd_cnt[0]),
        .I1(complex_row1_rd_cnt[1]),
        .I2(complex_row1_rd_cnt[2]),
        .I3(complex_row1_rd_done),
        .I4(complex_row1_rd_done_r1),
        .I5(rdlvl_stg1_done_reg),
        .O(complex_byte_rd_done_i_2_n_0));
  FDRE complex_byte_rd_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(complex_byte_rd_done_i_1_n_0),
        .Q(complex_byte_rd_done),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF26EEFFEE)) 
    \complex_num_reads[0]_i_1 
       (.I0(\complex_num_reads_reg_n_0_[0] ),
        .I1(\complex_num_reads[3]_i_2_n_0 ),
        .I2(\complex_num_reads[0]_i_2_n_0 ),
        .I3(\complex_num_reads[3]_i_4_n_0 ),
        .I4(\complex_num_reads[3]_i_5_n_0 ),
        .I5(\complex_num_reads[3]_i_6_n_0 ),
        .O(\complex_num_reads[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \complex_num_reads[0]_i_2 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[6] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[8] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[4] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .I4(\complex_num_reads[0]_i_3_n_0 ),
        .O(\complex_num_reads[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'hFF7FFFFF)) 
    \complex_num_reads[0]_i_3 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[5] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[7] ),
        .I4(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .O(\complex_num_reads[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000E2F222F2)) 
    \complex_num_reads[1]_i_1 
       (.I0(\complex_num_reads_reg_n_0_[1] ),
        .I1(\complex_num_reads[3]_i_2_n_0 ),
        .I2(\complex_num_reads[3]_i_4_n_0 ),
        .I3(\complex_num_reads[3]_i_5_n_0 ),
        .I4(\complex_num_reads[1]_i_2_n_0 ),
        .I5(\complex_num_reads[3]_i_6_n_0 ),
        .O(\complex_num_reads[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \complex_num_reads[1]_i_2 
       (.I0(\complex_num_reads_reg_n_0_[0] ),
        .I1(\complex_num_reads_reg_n_0_[1] ),
        .I2(\complex_num_reads[0]_i_2_n_0 ),
        .O(\complex_num_reads[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEEE0222)) 
    \complex_num_reads[2]_i_1 
       (.I0(\complex_num_reads_reg_n_0_[2] ),
        .I1(\complex_num_reads[3]_i_2_n_0 ),
        .I2(\complex_num_reads[2]_i_2_n_0 ),
        .I3(\complex_num_reads[3]_i_4_n_0 ),
        .I4(\complex_num_reads[2]_i_3_n_0 ),
        .I5(\complex_num_reads[2]_i_4_n_0 ),
        .O(\complex_num_reads[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \complex_num_reads[2]_i_2 
       (.I0(\complex_num_reads[2]_i_5_n_0 ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[6] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .I4(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I5(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .O(\complex_num_reads[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1FF1F1F100000000)) 
    \complex_num_reads[2]_i_3 
       (.I0(\complex_num_writes[1]_i_5_n_0 ),
        .I1(\complex_num_writes[2]_i_3_n_0 ),
        .I2(\complex_num_reads_reg_n_0_[2] ),
        .I3(\complex_num_reads_reg_n_0_[0] ),
        .I4(\complex_num_reads_reg_n_0_[1] ),
        .I5(\complex_num_reads[3]_i_4_n_0 ),
        .O(\complex_num_reads[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF00FFA8FF00)) 
    \complex_num_reads[2]_i_4 
       (.I0(\complex_num_writes[1]_i_5_n_0 ),
        .I1(\complex_num_reads_reg_n_0_[3] ),
        .I2(\complex_num_reads[2]_i_6_n_0 ),
        .I3(rstdiv0_sync_r1_reg_rep__13),
        .I4(\complex_num_reads[3]_i_4_n_0 ),
        .I5(\complex_num_writes[2]_i_7_n_0 ),
        .O(\complex_num_reads[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \complex_num_reads[2]_i_5 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[4] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[5] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[7] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[8] ),
        .O(\complex_num_reads[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \complex_num_reads[2]_i_6 
       (.I0(\complex_num_reads_reg_n_0_[2] ),
        .I1(\complex_num_reads_reg_n_0_[1] ),
        .O(\complex_num_reads[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000000002E220022)) 
    \complex_num_reads[3]_i_1 
       (.I0(\complex_num_reads_reg_n_0_[3] ),
        .I1(\complex_num_reads[3]_i_2_n_0 ),
        .I2(\complex_num_reads[3]_i_3_n_0 ),
        .I3(\complex_num_reads[3]_i_4_n_0 ),
        .I4(\complex_num_reads[3]_i_5_n_0 ),
        .I5(\complex_num_reads[3]_i_6_n_0 ),
        .O(\complex_num_reads[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \complex_num_reads[3]_i_10 
       (.I0(\init_state_r[6]_i_31_n_0 ),
        .I1(\init_state_r_reg_n_0_[6] ),
        .I2(\init_state_r_reg_n_0_[3] ),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(\init_state_r_reg_n_0_[5] ),
        .I5(\init_state_r_reg_n_0_[4] ),
        .O(\complex_num_reads[3]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hEEE2EEEE)) 
    \complex_num_reads[3]_i_2 
       (.I0(\complex_num_reads[3]_i_7_n_0 ),
        .I1(\complex_num_reads[3]_i_4_n_0 ),
        .I2(\complex_num_writes[1]_i_5_n_0 ),
        .I3(\complex_num_reads[3]_i_8_n_0 ),
        .I4(\complex_num_reads[3]_i_9_n_0 ),
        .O(\complex_num_reads[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'h0000807F)) 
    \complex_num_reads[3]_i_3 
       (.I0(\complex_num_reads_reg_n_0_[2] ),
        .I1(\complex_num_reads_reg_n_0_[0] ),
        .I2(\complex_num_reads_reg_n_0_[1] ),
        .I3(\complex_num_reads_reg_n_0_[3] ),
        .I4(\complex_num_reads[0]_i_2_n_0 ),
        .O(\complex_num_reads[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \complex_num_reads[3]_i_4 
       (.I0(\complex_num_reads[3]_i_10_n_0 ),
        .I1(complex_wait_cnt_reg__0[3]),
        .I2(complex_wait_cnt_reg__0[2]),
        .I3(complex_wait_cnt_reg__0[1]),
        .I4(complex_wait_cnt_reg__0[0]),
        .I5(complex_row0_rd_done),
        .O(\complex_num_reads[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \complex_num_reads[3]_i_5 
       (.I0(\complex_num_writes[2]_i_7_n_0 ),
        .I1(\complex_num_reads[2]_i_2_n_0 ),
        .O(\complex_num_reads[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAAAAAAAAAAAAA)) 
    \complex_num_reads[3]_i_6 
       (.I0(rstdiv0_sync_r1_reg_rep__13),
        .I1(\complex_num_reads_reg_n_0_[2] ),
        .I2(\complex_num_reads_reg_n_0_[1] ),
        .I3(\complex_num_reads_reg_n_0_[3] ),
        .I4(\complex_num_writes[1]_i_5_n_0 ),
        .I5(\complex_num_reads[3]_i_4_n_0 ),
        .O(\complex_num_reads[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001200000)) 
    \complex_num_reads[3]_i_7 
       (.I0(\init_state_r_reg_n_0_[5] ),
        .I1(\init_state_r_reg_n_0_[6] ),
        .I2(\init_state_r_reg_n_0_[4] ),
        .I3(\init_state_r_reg_n_0_[3] ),
        .I4(\init_state_r_reg_n_0_[2] ),
        .I5(\init_state_r[2]_i_2_n_0 ),
        .O(\complex_num_reads[3]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h30333377)) 
    \complex_num_reads[3]_i_8 
       (.I0(\complex_num_writes[4]_i_14_n_0 ),
        .I1(\complex_num_writes[4]_i_15_n_0 ),
        .I2(\complex_num_reads[0]_i_2_n_0 ),
        .I3(\complex_num_reads_reg_n_0_[1] ),
        .I4(\complex_num_reads_reg_n_0_[2] ),
        .O(\complex_num_reads[3]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFEAAAAAA)) 
    \complex_num_reads[3]_i_9 
       (.I0(\complex_num_reads_reg_n_0_[3] ),
        .I1(\complex_num_reads_reg_n_0_[0] ),
        .I2(\complex_num_reads_reg_n_0_[1] ),
        .I3(\complex_num_reads_reg_n_0_[2] ),
        .I4(\complex_num_writes[4]_i_14_n_0 ),
        .O(\complex_num_reads[3]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h74)) 
    \complex_num_reads_dec[0]_i_1 
       (.I0(complex_num_reads_dec_reg__0[0]),
        .I1(\complex_num_reads_dec[3]_i_3_n_0 ),
        .I2(\complex_num_reads_reg_n_0_[0] ),
        .O(p_0_in__7[0]));
  LUT4 #(
    .INIT(16'h9F90)) 
    \complex_num_reads_dec[1]_i_1 
       (.I0(complex_num_reads_dec_reg__0[1]),
        .I1(complex_num_reads_dec_reg__0[0]),
        .I2(\complex_num_reads_dec[3]_i_3_n_0 ),
        .I3(\complex_num_reads_reg_n_0_[1] ),
        .O(p_0_in__7[1]));
  LUT5 #(
    .INIT(32'hA9FFA900)) 
    \complex_num_reads_dec[2]_i_1 
       (.I0(complex_num_reads_dec_reg__0[2]),
        .I1(complex_num_reads_dec_reg__0[0]),
        .I2(complex_num_reads_dec_reg__0[1]),
        .I3(\complex_num_reads_dec[3]_i_3_n_0 ),
        .I4(\complex_num_reads_reg_n_0_[2] ),
        .O(p_0_in__7[2]));
  LUT6 #(
    .INIT(64'h55555555FFFFFFFD)) 
    \complex_num_reads_dec[3]_i_1 
       (.I0(\complex_num_reads_dec[3]_i_3_n_0 ),
        .I1(complex_num_reads_dec_reg__0[0]),
        .I2(complex_num_reads_dec_reg__0[1]),
        .I3(complex_num_reads_dec_reg__0[2]),
        .I4(complex_num_reads_dec_reg__0[3]),
        .I5(\stg1_wr_rd_cnt[8]_i_4_n_0 ),
        .O(\complex_num_reads_dec[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAA9FFFFAAA90000)) 
    \complex_num_reads_dec[3]_i_2 
       (.I0(complex_num_reads_dec_reg__0[3]),
        .I1(complex_num_reads_dec_reg__0[2]),
        .I2(complex_num_reads_dec_reg__0[1]),
        .I3(complex_num_reads_dec_reg__0[0]),
        .I4(\complex_num_reads_dec[3]_i_3_n_0 ),
        .I5(\complex_num_reads_reg_n_0_[3] ),
        .O(p_0_in__7[3]));
  LUT6 #(
    .INIT(64'h5555555555455555)) 
    \complex_num_reads_dec[3]_i_3 
       (.I0(\complex_num_reads[3]_i_7_n_0 ),
        .I1(complex_row0_rd_done),
        .I2(\complex_wait_cnt[3]_i_4_n_0 ),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(\complex_address[9]_i_4_n_0 ),
        .O(\complex_num_reads_dec[3]_i_3_n_0 ));
  FDSE \complex_num_reads_dec_reg[0] 
       (.C(CLK),
        .CE(\complex_num_reads_dec[3]_i_1_n_0 ),
        .D(p_0_in__7[0]),
        .Q(complex_num_reads_dec_reg__0[0]),
        .S(rstdiv0_sync_r1_reg_rep__7));
  FDRE \complex_num_reads_dec_reg[1] 
       (.C(CLK),
        .CE(\complex_num_reads_dec[3]_i_1_n_0 ),
        .D(p_0_in__7[1]),
        .Q(complex_num_reads_dec_reg__0[1]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  FDRE \complex_num_reads_dec_reg[2] 
       (.C(CLK),
        .CE(\complex_num_reads_dec[3]_i_1_n_0 ),
        .D(p_0_in__7[2]),
        .Q(complex_num_reads_dec_reg__0[2]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  FDRE \complex_num_reads_dec_reg[3] 
       (.C(CLK),
        .CE(\complex_num_reads_dec[3]_i_1_n_0 ),
        .D(p_0_in__7[3]),
        .Q(complex_num_reads_dec_reg__0[3]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  FDRE \complex_num_reads_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\complex_num_reads[0]_i_1_n_0 ),
        .Q(\complex_num_reads_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \complex_num_reads_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\complex_num_reads[1]_i_1_n_0 ),
        .Q(\complex_num_reads_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \complex_num_reads_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\complex_num_reads[2]_i_1_n_0 ),
        .Q(\complex_num_reads_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \complex_num_reads_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\complex_num_reads[3]_i_1_n_0 ),
        .Q(\complex_num_reads_reg_n_0_[3] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFE0256)) 
    \complex_num_writes[0]_i_1 
       (.I0(\complex_num_writes_reg_n_0_[0] ),
        .I1(\complex_num_writes[4]_i_2_n_0 ),
        .I2(\complex_num_writes[4]_i_5_n_0 ),
        .I3(\complex_num_writes[0]_i_2_n_0 ),
        .I4(\complex_num_writes[4]_i_3_n_0 ),
        .I5(\complex_num_writes[4]_i_6_n_0 ),
        .O(\complex_num_writes[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \complex_num_writes[0]_i_2 
       (.I0(\complex_num_reads[0]_i_2_n_0 ),
        .I1(\complex_num_writes[2]_i_2_n_0 ),
        .O(\complex_num_writes[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFE0002)) 
    \complex_num_writes[1]_i_1 
       (.I0(\complex_num_writes_reg_n_0_[1] ),
        .I1(\complex_num_writes[4]_i_5_n_0 ),
        .I2(\complex_num_writes[4]_i_2_n_0 ),
        .I3(\complex_num_writes[1]_i_2_n_0 ),
        .I4(\complex_num_writes[1]_i_3_n_0 ),
        .I5(\complex_num_writes[1]_i_4_n_0 ),
        .O(\complex_num_writes[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \complex_num_writes[1]_i_2 
       (.I0(\complex_num_writes[2]_i_2_n_0 ),
        .I1(\complex_num_reads[3]_i_5_n_0 ),
        .O(\complex_num_writes[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAABABABABABAAABA)) 
    \complex_num_writes[1]_i_3 
       (.I0(\complex_num_writes[4]_i_11_n_0 ),
        .I1(\complex_num_reads[0]_i_2_n_0 ),
        .I2(\complex_num_writes[2]_i_2_n_0 ),
        .I3(\complex_num_reads[3]_i_5_n_0 ),
        .I4(\complex_num_writes_reg_n_0_[0] ),
        .I5(\complex_num_writes_reg_n_0_[1] ),
        .O(\complex_num_writes[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEAEAEAEAEAEAEAAA)) 
    \complex_num_writes[1]_i_4 
       (.I0(complex_row0_rd_done1),
        .I1(\complex_num_writes[2]_i_2_n_0 ),
        .I2(\complex_num_writes[1]_i_5_n_0 ),
        .I3(\complex_num_writes[1]_i_6_n_0 ),
        .I4(\complex_num_writes_reg_n_0_[4] ),
        .I5(\complex_num_writes_reg_n_0_[3] ),
        .O(\complex_num_writes[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'hFFFFFEEE)) 
    \complex_num_writes[1]_i_5 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[8] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[7] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[5] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[6] ),
        .I4(\complex_num_writes[1]_i_7_n_0 ),
        .O(\complex_num_writes[1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \complex_num_writes[1]_i_6 
       (.I0(\complex_num_writes_reg_n_0_[2] ),
        .I1(\complex_num_writes_reg_n_0_[1] ),
        .O(\complex_num_writes[1]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hF8000000)) 
    \complex_num_writes[1]_i_7 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[6] ),
        .I4(\stg1_wr_rd_cnt_reg_n_0_[4] ),
        .O(\complex_num_writes[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFAE00A2)) 
    \complex_num_writes[2]_i_1 
       (.I0(\complex_num_writes_reg_n_0_[2] ),
        .I1(\complex_num_writes[2]_i_2_n_0 ),
        .I2(\complex_num_writes[2]_i_3_n_0 ),
        .I3(\complex_num_writes[4]_i_2_n_0 ),
        .I4(\complex_num_writes[2]_i_4_n_0 ),
        .I5(\complex_num_writes[2]_i_5_n_0 ),
        .O(\complex_num_writes[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \complex_num_writes[2]_i_2 
       (.I0(\complex_address[9]_i_2_n_0 ),
        .I1(complex_wait_cnt_reg__0[3]),
        .I2(complex_wait_cnt_reg__0[2]),
        .I3(complex_wait_cnt_reg__0[1]),
        .I4(complex_wait_cnt_reg__0[0]),
        .I5(complex_row0_wr_done),
        .O(\complex_num_writes[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \complex_num_writes[2]_i_3 
       (.I0(\complex_num_reads[2]_i_2_n_0 ),
        .I1(\complex_num_reads[0]_i_2_n_0 ),
        .O(\complex_num_writes[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF28FF28FF28FFFF)) 
    \complex_num_writes[2]_i_4 
       (.I0(\complex_num_writes[2]_i_2_n_0 ),
        .I1(\complex_num_writes[2]_i_6_n_0 ),
        .I2(\complex_num_writes_reg_n_0_[2] ),
        .I3(\complex_num_writes[4]_i_11_n_0 ),
        .I4(\complex_num_writes[4]_i_8_n_0 ),
        .I5(\complex_num_writes[2]_i_3_n_0 ),
        .O(\complex_num_writes[2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEFCFC)) 
    \complex_num_writes[2]_i_5 
       (.I0(\complex_num_writes[4]_i_13_n_0 ),
        .I1(rstdiv0_sync_r1_reg_rep__13),
        .I2(\one_rank.stg1_wr_done_reg_0 ),
        .I3(\complex_num_writes[2]_i_7_n_0 ),
        .I4(\complex_num_writes[2]_i_2_n_0 ),
        .O(\complex_num_writes[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \complex_num_writes[2]_i_6 
       (.I0(\complex_num_writes_reg_n_0_[1] ),
        .I1(\complex_num_writes_reg_n_0_[0] ),
        .O(\complex_num_writes[2]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \complex_num_writes[2]_i_7 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[4] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[6] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[8] ),
        .I3(\complex_num_writes[2]_i_8_n_0 ),
        .O(\complex_num_writes[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
    \complex_num_writes[2]_i_8 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[7] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .I4(\stg1_wr_rd_cnt_reg_n_0_[5] ),
        .I5(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .O(\complex_num_writes[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000002FE0202)) 
    \complex_num_writes[3]_i_1 
       (.I0(\complex_num_writes_reg_n_0_[3] ),
        .I1(\complex_num_writes[4]_i_2_n_0 ),
        .I2(\complex_num_writes[4]_i_5_n_0 ),
        .I3(\complex_num_writes[4]_i_3_n_0 ),
        .I4(\complex_num_writes[3]_i_2_n_0 ),
        .I5(\complex_num_writes[4]_i_6_n_0 ),
        .O(\complex_num_writes[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEEEEEEE)) 
    \complex_num_writes[3]_i_2 
       (.I0(\complex_num_writes[4]_i_11_n_0 ),
        .I1(\complex_num_writes_reg_n_0_[3] ),
        .I2(\complex_num_writes_reg_n_0_[2] ),
        .I3(\complex_num_writes_reg_n_0_[1] ),
        .I4(\complex_num_writes_reg_n_0_[0] ),
        .I5(\complex_num_reads[0]_i_2_n_0 ),
        .O(\complex_num_writes[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000002E22)) 
    \complex_num_writes[4]_i_1 
       (.I0(\complex_num_writes_reg_n_0_[4] ),
        .I1(\complex_num_writes[4]_i_2_n_0 ),
        .I2(\complex_num_writes[4]_i_3_n_0 ),
        .I3(\complex_num_writes[4]_i_4_n_0 ),
        .I4(\complex_num_writes[4]_i_5_n_0 ),
        .I5(\complex_num_writes[4]_i_6_n_0 ),
        .O(\complex_num_writes[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFAEAEAAA)) 
    \complex_num_writes[4]_i_10 
       (.I0(\complex_num_writes_reg_n_0_[4] ),
        .I1(\complex_num_writes[4]_i_15_n_0 ),
        .I2(\complex_num_writes_reg_n_0_[3] ),
        .I3(\complex_num_writes_reg_n_0_[2] ),
        .I4(\complex_num_writes_reg_n_0_[1] ),
        .I5(\complex_num_writes[4]_i_14_n_0 ),
        .O(\complex_num_writes[4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \complex_num_writes[4]_i_11 
       (.I0(complex_row0_wr_done),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[12]_i_2_n_0 ),
        .I2(\init_state_r_reg_n_0_[4] ),
        .I3(\init_state_r_reg_n_0_[3] ),
        .I4(\init_state_r_reg_n_0_[2] ),
        .I5(\init_state_r[2]_i_2_n_0 ),
        .O(\complex_num_writes[4]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    \complex_num_writes[4]_i_12 
       (.I0(complex_wait_cnt_reg__0[3]),
        .I1(complex_wait_cnt_reg__0[2]),
        .I2(complex_wait_cnt_reg__0[1]),
        .I3(complex_wait_cnt_reg__0[0]),
        .O(\complex_num_writes[4]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'hAAAAAA80)) 
    \complex_num_writes[4]_i_13 
       (.I0(\complex_num_writes[1]_i_5_n_0 ),
        .I1(\complex_num_writes_reg_n_0_[2] ),
        .I2(\complex_num_writes_reg_n_0_[1] ),
        .I3(\complex_num_writes_reg_n_0_[4] ),
        .I4(\complex_num_writes_reg_n_0_[3] ),
        .O(\complex_num_writes[4]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hA800AAAA)) 
    \complex_num_writes[4]_i_14 
       (.I0(\complex_num_writes[4]_i_16_n_0 ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .I4(\complex_num_reads[2]_i_5_n_0 ),
        .O(\complex_num_writes[4]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFEFEFEFE)) 
    \complex_num_writes[4]_i_15 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[6] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[8] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[7] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[4] ),
        .I4(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .I5(\stg1_wr_rd_cnt_reg_n_0_[5] ),
        .O(\complex_num_writes[4]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \complex_num_writes[4]_i_16 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[7] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[8] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[6] ),
        .O(\complex_num_writes[4]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hEEE0EEEE)) 
    \complex_num_writes[4]_i_2 
       (.I0(\complex_num_writes[2]_i_2_n_0 ),
        .I1(\complex_num_writes[4]_i_7_n_0 ),
        .I2(\complex_num_writes[4]_i_8_n_0 ),
        .I3(\complex_num_writes[4]_i_9_n_0 ),
        .I4(\complex_num_writes[4]_i_10_n_0 ),
        .O(\complex_num_writes[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \complex_num_writes[4]_i_3 
       (.I0(\complex_num_writes[2]_i_2_n_0 ),
        .I1(\complex_num_writes[4]_i_11_n_0 ),
        .O(\complex_num_writes[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBFFFFFFFEAAAAAAA)) 
    \complex_num_writes[4]_i_4 
       (.I0(\complex_num_writes[4]_i_11_n_0 ),
        .I1(\complex_num_writes_reg_n_0_[2] ),
        .I2(\complex_num_writes_reg_n_0_[1] ),
        .I3(\complex_num_writes_reg_n_0_[0] ),
        .I4(\complex_num_writes_reg_n_0_[3] ),
        .I5(\complex_num_writes_reg_n_0_[4] ),
        .O(\complex_num_writes[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \complex_num_writes[4]_i_5 
       (.I0(\complex_num_reads[0]_i_2_n_0 ),
        .I1(\complex_address[9]_i_2_n_0 ),
        .I2(\complex_num_writes[4]_i_12_n_0 ),
        .I3(complex_row0_wr_done),
        .O(\complex_num_writes[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'hFEFFFCFC)) 
    \complex_num_writes[4]_i_6 
       (.I0(\complex_num_writes[4]_i_13_n_0 ),
        .I1(rstdiv0_sync_r1_reg_rep__13),
        .I2(\one_rank.stg1_wr_done_reg_0 ),
        .I3(\complex_num_reads[3]_i_5_n_0 ),
        .I4(\complex_num_writes[2]_i_2_n_0 ),
        .O(\complex_num_writes[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \complex_num_writes[4]_i_7 
       (.I0(\init_state_r[2]_i_2_n_0 ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(\init_state_r_reg_n_0_[3] ),
        .I3(\init_state_r_reg_n_0_[4] ),
        .I4(\init_state_r_reg_n_0_[6] ),
        .I5(\init_state_r_reg_n_0_[5] ),
        .O(\complex_num_writes[4]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \complex_num_writes[4]_i_8 
       (.I0(\complex_num_writes[1]_i_5_n_0 ),
        .I1(\complex_address[9]_i_2_n_0 ),
        .I2(\complex_num_writes[4]_i_12_n_0 ),
        .I3(complex_row0_wr_done),
        .O(\complex_num_writes[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000002AA)) 
    \complex_num_writes[4]_i_9 
       (.I0(\complex_num_writes[4]_i_14_n_0 ),
        .I1(\complex_num_writes_reg_n_0_[0] ),
        .I2(\complex_num_writes_reg_n_0_[1] ),
        .I3(\complex_num_writes_reg_n_0_[2] ),
        .I4(\complex_num_writes_reg_n_0_[4] ),
        .I5(\complex_num_writes_reg_n_0_[3] ),
        .O(\complex_num_writes[4]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h74)) 
    \complex_num_writes_dec[0]_i_1 
       (.I0(complex_num_writes_dec_reg__0[0]),
        .I1(\complex_num_writes_dec[4]_i_5_n_0 ),
        .I2(\complex_num_writes_reg_n_0_[0] ),
        .O(p_0_in__6[0]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h9F90)) 
    \complex_num_writes_dec[1]_i_1 
       (.I0(complex_num_writes_dec_reg__0[1]),
        .I1(complex_num_writes_dec_reg__0[0]),
        .I2(\complex_num_writes_dec[4]_i_5_n_0 ),
        .I3(\complex_num_writes_reg_n_0_[1] ),
        .O(p_0_in__6[1]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'hA9FFA900)) 
    \complex_num_writes_dec[2]_i_1 
       (.I0(complex_num_writes_dec_reg__0[2]),
        .I1(complex_num_writes_dec_reg__0[0]),
        .I2(complex_num_writes_dec_reg__0[1]),
        .I3(\complex_num_writes_dec[4]_i_5_n_0 ),
        .I4(\complex_num_writes_reg_n_0_[2] ),
        .O(p_0_in__6[2]));
  LUT6 #(
    .INIT(64'hAAA9FFFFAAA90000)) 
    \complex_num_writes_dec[3]_i_1 
       (.I0(complex_num_writes_dec_reg__0[3]),
        .I1(complex_num_writes_dec_reg__0[2]),
        .I2(complex_num_writes_dec_reg__0[1]),
        .I3(complex_num_writes_dec_reg__0[0]),
        .I4(\complex_num_writes_dec[4]_i_5_n_0 ),
        .I5(\complex_num_writes_reg_n_0_[3] ),
        .O(p_0_in__6[3]));
  LUT6 #(
    .INIT(64'hAAAAA8AAFFFFFFFF)) 
    \complex_num_writes_dec[4]_i_2 
       (.I0(\stg1_wr_rd_cnt[8]_i_5_n_0 ),
        .I1(complex_num_writes_dec_reg__0[3]),
        .I2(complex_num_writes_dec_reg__0[2]),
        .I3(\complex_num_writes_dec[4]_i_4_n_0 ),
        .I4(complex_num_writes_dec_reg__0[4]),
        .I5(\complex_num_writes_dec[4]_i_5_n_0 ),
        .O(\complex_num_writes_dec[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA9AAFFFFA9AA0000)) 
    \complex_num_writes_dec[4]_i_3 
       (.I0(complex_num_writes_dec_reg__0[4]),
        .I1(complex_num_writes_dec_reg__0[3]),
        .I2(complex_num_writes_dec_reg__0[2]),
        .I3(\complex_num_writes_dec[4]_i_4_n_0 ),
        .I4(\complex_num_writes_dec[4]_i_5_n_0 ),
        .I5(\complex_num_writes_reg_n_0_[4] ),
        .O(p_0_in__6[4]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \complex_num_writes_dec[4]_i_4 
       (.I0(complex_num_writes_dec_reg__0[1]),
        .I1(complex_num_writes_dec_reg__0[0]),
        .O(\complex_num_writes_dec[4]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h5545)) 
    \complex_num_writes_dec[4]_i_5 
       (.I0(\complex_num_reads[3]_i_7_n_0 ),
        .I1(complex_row0_rd_done),
        .I2(\complex_wait_cnt[3]_i_4_n_0 ),
        .I3(\complex_address[9]_i_2_n_0 ),
        .O(\complex_num_writes_dec[4]_i_5_n_0 ));
  FDSE \complex_num_writes_dec_reg[0] 
       (.C(CLK),
        .CE(\complex_num_writes_dec[4]_i_2_n_0 ),
        .D(p_0_in__6[0]),
        .Q(complex_num_writes_dec_reg__0[0]),
        .S(complex_row0_rd_done1));
  FDRE \complex_num_writes_dec_reg[1] 
       (.C(CLK),
        .CE(\complex_num_writes_dec[4]_i_2_n_0 ),
        .D(p_0_in__6[1]),
        .Q(complex_num_writes_dec_reg__0[1]),
        .R(complex_row0_rd_done1));
  FDRE \complex_num_writes_dec_reg[2] 
       (.C(CLK),
        .CE(\complex_num_writes_dec[4]_i_2_n_0 ),
        .D(p_0_in__6[2]),
        .Q(complex_num_writes_dec_reg__0[2]),
        .R(complex_row0_rd_done1));
  FDRE \complex_num_writes_dec_reg[3] 
       (.C(CLK),
        .CE(\complex_num_writes_dec[4]_i_2_n_0 ),
        .D(p_0_in__6[3]),
        .Q(complex_num_writes_dec_reg__0[3]),
        .R(complex_row0_rd_done1));
  FDRE \complex_num_writes_dec_reg[4] 
       (.C(CLK),
        .CE(\complex_num_writes_dec[4]_i_2_n_0 ),
        .D(p_0_in__6[4]),
        .Q(complex_num_writes_dec_reg__0[4]),
        .R(complex_row0_rd_done1));
  FDRE \complex_num_writes_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\complex_num_writes[0]_i_1_n_0 ),
        .Q(\complex_num_writes_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \complex_num_writes_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\complex_num_writes[1]_i_1_n_0 ),
        .Q(\complex_num_writes_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \complex_num_writes_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\complex_num_writes[2]_i_1_n_0 ),
        .Q(\complex_num_writes_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \complex_num_writes_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\complex_num_writes[3]_i_1_n_0 ),
        .Q(\complex_num_writes_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \complex_num_writes_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\complex_num_writes[4]_i_1_n_0 ),
        .Q(\complex_num_writes_reg_n_0_[4] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000EE0E)) 
    complex_ocal_odt_ext_i_1
       (.I0(complex_ocal_odt_ext),
        .I1(complex_ocal_odt_ext0),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(complex_ocal_odt_ext_i_3_n_0),
        .I4(rstdiv0_sync_r1_reg_rep__13),
        .O(complex_ocal_odt_ext_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    complex_ocal_odt_ext_i_2
       (.I0(\init_state_r_reg_n_0_[2] ),
        .I1(\init_state_r_reg_n_0_[5] ),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(\init_state_r_reg_n_0_[6] ),
        .I4(\init_state_r_reg_n_0_[3] ),
        .I5(\init_state_r_reg_n_0_[4] ),
        .O(complex_ocal_odt_ext0));
  LUT6 #(
    .INIT(64'hFEFFEFEFFFFFFFFF)) 
    complex_ocal_odt_ext_i_3
       (.I0(\init_state_r[5]_i_10_n_0 ),
        .I1(\init_state_r_reg_n_0_[6] ),
        .I2(\init_state_r_reg_n_0_[5] ),
        .I3(cnt_cmd_done_m7_r),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(\init_state_r_reg_n_0_[4] ),
        .O(complex_ocal_odt_ext_i_3_n_0));
  FDRE complex_ocal_odt_ext_reg
       (.C(CLK),
        .CE(1'b1),
        .D(complex_ocal_odt_ext_i_1_n_0),
        .Q(complex_ocal_odt_ext),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAEAAAAAAAAAA)) 
    complex_ocal_reset_rd_addr_i_1
       (.I0(prbs_rdlvl_done_pulse0),
        .I1(complex_wait_cnt_reg__0[0]),
        .I2(complex_wait_cnt_reg__0[1]),
        .I3(complex_wait_cnt_reg__0[3]),
        .I4(complex_wait_cnt_reg__0[2]),
        .I5(complex_ocal_reset_rd_addr_i_2_n_0),
        .O(complex_ocal_reset_rd_addr0));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    complex_ocal_reset_rd_addr_i_2
       (.I0(\init_state_r_reg_n_0_[5] ),
        .I1(\init_state_r_reg_n_0_[6] ),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(\init_state_r_reg_n_0_[3] ),
        .I4(\init_state_r_reg_n_0_[4] ),
        .I5(\wrcal_reads[7]_i_5_n_0 ),
        .O(complex_ocal_reset_rd_addr_i_2_n_0));
  FDRE complex_ocal_reset_rd_addr_reg
       (.C(CLK),
        .CE(1'b1),
        .D(complex_ocal_reset_rd_addr0),
        .Q(complex_ocal_reset_rd_addr_reg_n_0),
        .R(1'b0));
  FDRE complex_oclkdelay_calib_done_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rdlvl_stg1_done_reg),
        .Q(complex_oclkdelay_calib_done_r1),
        .R(rstdiv0_sync_r1_reg_rep__4));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'hFFFF0008)) 
    complex_oclkdelay_calib_start_int_i_1
       (.I0(rdlvl_stg1_done_r1),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(\complex_address[9]_i_4_n_0 ),
        .I4(complex_oclkdelay_calib_start_int),
        .O(complex_oclkdelay_calib_start_int_i_1_n_0));
  FDRE complex_oclkdelay_calib_start_int_reg
       (.C(CLK),
        .CE(1'b1),
        .D(complex_oclkdelay_calib_start_int_i_1_n_0),
        .Q(complex_oclkdelay_calib_start_int),
        .R(rstdiv0_sync_r1_reg_rep__4));
  FDRE complex_oclkdelay_calib_start_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(complex_oclkdelay_calib_start_int),
        .Q(complex_oclkdelay_calib_start_r1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000000000AAEA)) 
    complex_odt_ext_i_1
       (.I0(complex_odt_ext),
        .I1(rdlvl_stg1_done_r1),
        .I2(\stg1_wr_rd_cnt[8]_i_5_n_0 ),
        .I3(complex_sample_cnt_inc_i_2_n_0),
        .I4(complex_row1_rd_done_i_3_n_0),
        .I5(rstdiv0_sync_r1_reg_rep__13),
        .O(complex_odt_ext_i_1_n_0));
  FDRE complex_odt_ext_reg
       (.C(CLK),
        .CE(1'b1),
        .D(complex_odt_ext_i_1_n_0),
        .Q(complex_odt_ext),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000000000EAAA)) 
    complex_row0_rd_done_i_1
       (.I0(complex_row0_rd_done),
        .I1(complex_row1_wr_done0),
        .I2(complex_oclkdelay_calib_start_int),
        .I3(complex_row1_wr_done),
        .I4(complex_row0_rd_done1),
        .I5(complex_sample_cnt_inc_reg_n_0),
        .O(complex_row0_rd_done_i_1_n_0));
  FDRE complex_row0_rd_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(complex_row0_rd_done_i_1_n_0),
        .Q(complex_row0_rd_done),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000009A)) 
    \complex_row1_rd_cnt[0]_i_1 
       (.I0(complex_row1_rd_cnt[0]),
        .I1(complex_row1_rd_done_r1),
        .I2(complex_row1_rd_done),
        .I3(\one_rank.stg1_wr_done_reg_0 ),
        .I4(rstdiv0_sync_r1_reg_rep__13),
        .O(\complex_row1_rd_cnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000009AAA)) 
    \complex_row1_rd_cnt[1]_i_1 
       (.I0(complex_row1_rd_cnt[1]),
        .I1(complex_row1_rd_done_r1),
        .I2(complex_row1_rd_done),
        .I3(complex_row1_rd_cnt[0]),
        .I4(\one_rank.stg1_wr_done_reg_0 ),
        .I5(rstdiv0_sync_r1_reg_rep__13),
        .O(\complex_row1_rd_cnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000009AAAAAAA)) 
    \complex_row1_rd_cnt[2]_i_1 
       (.I0(complex_row1_rd_cnt[2]),
        .I1(complex_row1_rd_done_r1),
        .I2(complex_row1_rd_done),
        .I3(complex_row1_rd_cnt[0]),
        .I4(complex_row1_rd_cnt[1]),
        .I5(complex_row0_rd_done1),
        .O(\complex_row1_rd_cnt[2]_i_1_n_0 ));
  FDRE \complex_row1_rd_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\complex_row1_rd_cnt[0]_i_1_n_0 ),
        .Q(complex_row1_rd_cnt[0]),
        .R(1'b0));
  FDRE \complex_row1_rd_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\complex_row1_rd_cnt[1]_i_1_n_0 ),
        .Q(complex_row1_rd_cnt[1]),
        .R(1'b0));
  FDRE \complex_row1_rd_cnt_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\complex_row1_rd_cnt[2]_i_1_n_0 ),
        .Q(complex_row1_rd_cnt[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000000000AE)) 
    complex_row1_rd_done_i_1
       (.I0(complex_row1_rd_done),
        .I1(complex_row0_rd_done),
        .I2(complex_row1_rd_done_i_2_n_0),
        .I3(complex_row1_rd_done_i_3_n_0),
        .I4(rstdiv0_sync_r1_reg_rep__13),
        .I5(\one_rank.stg1_wr_done_reg_0 ),
        .O(complex_row1_rd_done_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    complex_row1_rd_done_i_2
       (.I0(wr_victim_inc_i_2_n_0),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .O(complex_row1_rd_done_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    complex_row1_rd_done_i_3
       (.I0(\init_state_r_reg_n_0_[3] ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(\init_state_r_reg_n_0_[4] ),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(\init_state_r_reg_n_0_[6] ),
        .O(complex_row1_rd_done_i_3_n_0));
  FDRE complex_row1_rd_done_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(complex_row1_rd_done),
        .Q(complex_row1_rd_done_r1),
        .R(1'b0));
  FDRE complex_row1_rd_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(complex_row1_rd_done_i_1_n_0),
        .Q(complex_row1_rd_done),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \complex_row_cnt_ocal[0]_i_1 
       (.I0(complex_row_cnt_ocal_reg__0[0]),
        .O(p_0_in__3[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \complex_row_cnt_ocal[1]_i_1 
       (.I0(complex_row_cnt_ocal_reg__0[1]),
        .I1(complex_row_cnt_ocal_reg__0[0]),
        .O(p_0_in__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \complex_row_cnt_ocal[2]_i_1 
       (.I0(complex_row_cnt_ocal_reg__0[2]),
        .I1(complex_row_cnt_ocal_reg__0[0]),
        .I2(complex_row_cnt_ocal_reg__0[1]),
        .O(p_0_in__3[2]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \complex_row_cnt_ocal[3]_i_1 
       (.I0(complex_row_cnt_ocal_reg__0[3]),
        .I1(complex_row_cnt_ocal_reg__0[1]),
        .I2(complex_row_cnt_ocal_reg__0[0]),
        .I3(complex_row_cnt_ocal_reg__0[2]),
        .O(p_0_in__3[3]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \complex_row_cnt_ocal[4]_i_1 
       (.I0(complex_row_cnt_ocal_reg__0[4]),
        .I1(complex_row_cnt_ocal_reg__0[2]),
        .I2(complex_row_cnt_ocal_reg__0[0]),
        .I3(complex_row_cnt_ocal_reg__0[1]),
        .I4(complex_row_cnt_ocal_reg__0[3]),
        .O(p_0_in__3[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \complex_row_cnt_ocal[5]_i_1 
       (.I0(complex_row_cnt_ocal_reg__0[5]),
        .I1(complex_row_cnt_ocal_reg__0[3]),
        .I2(complex_row_cnt_ocal_reg__0[1]),
        .I3(complex_row_cnt_ocal_reg__0[0]),
        .I4(complex_row_cnt_ocal_reg__0[2]),
        .I5(complex_row_cnt_ocal_reg__0[4]),
        .O(p_0_in__3[5]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \complex_row_cnt_ocal[6]_i_1 
       (.I0(complex_row_cnt_ocal_reg__0[6]),
        .I1(complex_row_cnt_ocal_reg__0[4]),
        .I2(\complex_row_cnt_ocal[7]_i_5_n_0 ),
        .I3(complex_row_cnt_ocal_reg__0[5]),
        .O(p_0_in__3[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF40FF)) 
    \complex_row_cnt_ocal[7]_i_1 
       (.I0(\complex_row_cnt_ocal[7]_i_4_n_0 ),
        .I1(wr_victim_inc),
        .I2(\complex_row_cnt_ocal[7]_i_5_n_0 ),
        .I3(rdlvl_stg1_done_r1),
        .I4(complex_byte_rd_done),
        .I5(complex_row0_rd_done1),
        .O(complex_row_cnt_ocal0));
  LUT5 #(
    .INIT(32'hA8AAA8A8)) 
    \complex_row_cnt_ocal[7]_i_2 
       (.I0(\complex_row_cnt_ocal[7]_i_6_n_0 ),
        .I1(complex_sample_cnt_inc_r2),
        .I2(wr_victim_inc),
        .I3(\complex_row_cnt_ocal[7]_i_7_n_0 ),
        .I4(\complex_row_cnt_ocal[7]_i_8_n_0 ),
        .O(complex_row_cnt_ocal));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \complex_row_cnt_ocal[7]_i_3 
       (.I0(complex_row_cnt_ocal_reg__0[7]),
        .I1(complex_row_cnt_ocal_reg__0[5]),
        .I2(\complex_row_cnt_ocal[7]_i_5_n_0 ),
        .I3(complex_row_cnt_ocal_reg__0[4]),
        .I4(complex_row_cnt_ocal_reg__0[6]),
        .O(p_0_in__3[7]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \complex_row_cnt_ocal[7]_i_4 
       (.I0(complex_row_cnt_ocal_reg__0[4]),
        .I1(complex_row_cnt_ocal_reg__0[7]),
        .I2(complex_row_cnt_ocal_reg__0[5]),
        .I3(complex_row_cnt_ocal_reg__0[6]),
        .O(\complex_row_cnt_ocal[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \complex_row_cnt_ocal[7]_i_5 
       (.I0(complex_row_cnt_ocal_reg__0[3]),
        .I1(complex_row_cnt_ocal_reg__0[1]),
        .I2(complex_row_cnt_ocal_reg__0[0]),
        .I3(complex_row_cnt_ocal_reg__0[2]),
        .O(\complex_row_cnt_ocal[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \complex_row_cnt_ocal[7]_i_6 
       (.I0(\complex_row_cnt_ocal[7]_i_5_n_0 ),
        .I1(rdlvl_stg1_done_reg),
        .I2(complex_row_cnt_ocal_reg__0[4]),
        .I3(complex_row_cnt_ocal_reg__0[7]),
        .I4(complex_row_cnt_ocal_reg__0[5]),
        .I5(complex_row_cnt_ocal_reg__0[6]),
        .O(\complex_row_cnt_ocal[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFDFFFFFFFFFFFFF)) 
    \complex_row_cnt_ocal[7]_i_7 
       (.I0(\init_state_r_reg_n_0_[5] ),
        .I1(\init_state_r_reg_n_0_[6] ),
        .I2(\init_state_r_reg_n_0_[4] ),
        .I3(\init_state_r_reg_n_0_[3] ),
        .I4(\init_state_r_reg_n_0_[2] ),
        .I5(\wrcal_reads[7]_i_5_n_0 ),
        .O(\complex_row_cnt_ocal[7]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    \complex_row_cnt_ocal[7]_i_8 
       (.I0(\complex_row_cnt_ocal[7]_i_9_n_0 ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I4(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .O(\complex_row_cnt_ocal[7]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \complex_row_cnt_ocal[7]_i_9 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[5] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[7] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[6] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[8] ),
        .I4(\stg1_wr_rd_cnt_reg_n_0_[4] ),
        .O(\complex_row_cnt_ocal[7]_i_9_n_0 ));
  FDRE \complex_row_cnt_ocal_reg[0] 
       (.C(CLK),
        .CE(complex_row_cnt_ocal),
        .D(p_0_in__3[0]),
        .Q(complex_row_cnt_ocal_reg__0[0]),
        .R(complex_row_cnt_ocal0));
  FDRE \complex_row_cnt_ocal_reg[1] 
       (.C(CLK),
        .CE(complex_row_cnt_ocal),
        .D(p_0_in__3[1]),
        .Q(complex_row_cnt_ocal_reg__0[1]),
        .R(complex_row_cnt_ocal0));
  FDRE \complex_row_cnt_ocal_reg[2] 
       (.C(CLK),
        .CE(complex_row_cnt_ocal),
        .D(p_0_in__3[2]),
        .Q(complex_row_cnt_ocal_reg__0[2]),
        .R(complex_row_cnt_ocal0));
  FDRE \complex_row_cnt_ocal_reg[3] 
       (.C(CLK),
        .CE(complex_row_cnt_ocal),
        .D(p_0_in__3[3]),
        .Q(complex_row_cnt_ocal_reg__0[3]),
        .R(complex_row_cnt_ocal0));
  FDRE \complex_row_cnt_ocal_reg[4] 
       (.C(CLK),
        .CE(complex_row_cnt_ocal),
        .D(p_0_in__3[4]),
        .Q(complex_row_cnt_ocal_reg__0[4]),
        .R(complex_row_cnt_ocal0));
  FDRE \complex_row_cnt_ocal_reg[5] 
       (.C(CLK),
        .CE(complex_row_cnt_ocal),
        .D(p_0_in__3[5]),
        .Q(complex_row_cnt_ocal_reg__0[5]),
        .R(complex_row_cnt_ocal0));
  FDRE \complex_row_cnt_ocal_reg[6] 
       (.C(CLK),
        .CE(complex_row_cnt_ocal),
        .D(p_0_in__3[6]),
        .Q(complex_row_cnt_ocal_reg__0[6]),
        .R(complex_row_cnt_ocal0));
  FDRE \complex_row_cnt_ocal_reg[7] 
       (.C(CLK),
        .CE(complex_row_cnt_ocal),
        .D(p_0_in__3[7]),
        .Q(complex_row_cnt_ocal_reg__0[7]),
        .R(complex_row_cnt_ocal0));
  LUT2 #(
    .INIT(4'h2)) 
    complex_sample_cnt_inc_i_1
       (.I0(complex_row1_rd_done),
        .I1(complex_sample_cnt_inc_i_2_n_0),
        .O(complex_sample_cnt_inc0));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    complex_sample_cnt_inc_i_2
       (.I0(wr_victim_inc_i_2_n_0),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .O(complex_sample_cnt_inc_i_2_n_0));
  FDRE complex_sample_cnt_inc_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(complex_sample_cnt_inc_reg_n_0),
        .Q(complex_sample_cnt_inc_r1),
        .R(1'b0));
  FDRE complex_sample_cnt_inc_r2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(complex_sample_cnt_inc_r1),
        .Q(complex_sample_cnt_inc_r2),
        .R(1'b0));
  FDRE complex_sample_cnt_inc_reg
       (.C(CLK),
        .CE(1'b1),
        .D(complex_sample_cnt_inc0),
        .Q(complex_sample_cnt_inc_reg_n_0),
        .R(rstdiv0_sync_r1_reg_rep__4));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \complex_wait_cnt[0]_i_1 
       (.I0(complex_wait_cnt_reg__0[0]),
        .O(p_0_in__5[0]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \complex_wait_cnt[1]_i_1 
       (.I0(complex_wait_cnt_reg__0[1]),
        .I1(complex_wait_cnt_reg__0[0]),
        .O(p_0_in__5[1]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \complex_wait_cnt[2]_i_1 
       (.I0(complex_wait_cnt_reg__0[2]),
        .I1(complex_wait_cnt_reg__0[1]),
        .I2(complex_wait_cnt_reg__0[0]),
        .O(p_0_in__5[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF5445)) 
    \complex_wait_cnt[3]_i_1 
       (.I0(\complex_wait_cnt[3]_i_3_n_0 ),
        .I1(\complex_address[9]_i_4_n_0 ),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(\complex_wait_cnt[3]_i_4_n_0 ),
        .I5(rstdiv0_sync_r1_reg_rep__13),
        .O(\complex_wait_cnt[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \complex_wait_cnt[3]_i_2 
       (.I0(complex_wait_cnt_reg__0[3]),
        .I1(complex_wait_cnt_reg__0[0]),
        .I2(complex_wait_cnt_reg__0[1]),
        .I3(complex_wait_cnt_reg__0[2]),
        .O(\complex_wait_cnt[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000030A00000)) 
    \complex_wait_cnt[3]_i_3 
       (.I0(\init_state_r_reg_n_0_[0] ),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(\init_state_r_reg_n_0_[4] ),
        .I3(\init_state_r_reg_n_0_[3] ),
        .I4(\init_state_r_reg_n_0_[2] ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[12]_i_2_n_0 ),
        .O(\complex_wait_cnt[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \complex_wait_cnt[3]_i_4 
       (.I0(complex_wait_cnt_reg__0[0]),
        .I1(complex_wait_cnt_reg__0[1]),
        .I2(complex_wait_cnt_reg__0[3]),
        .I3(complex_wait_cnt_reg__0[2]),
        .O(\complex_wait_cnt[3]_i_4_n_0 ));
  FDRE \complex_wait_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__5[0]),
        .Q(complex_wait_cnt_reg__0[0]),
        .R(\complex_wait_cnt[3]_i_1_n_0 ));
  FDRE \complex_wait_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__5[1]),
        .Q(complex_wait_cnt_reg__0[1]),
        .R(\complex_wait_cnt[3]_i_1_n_0 ));
  FDRE \complex_wait_cnt_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__5[2]),
        .Q(complex_wait_cnt_reg__0[2]),
        .R(\complex_wait_cnt[3]_i_1_n_0 ));
  FDRE \complex_wait_cnt_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\complex_wait_cnt[3]_i_2_n_0 ),
        .Q(complex_wait_cnt_reg__0[3]),
        .R(\complex_wait_cnt[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h22222222222F2220)) 
    ddr2_pre_flag_r_i_1
       (.I0(ddr2_pre_flag_r_reg_n_0),
        .I1(ddr2_pre_flag_r_i_2_n_0),
        .I2(\cnt_init_mr_r[0]_i_2_n_0 ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(\init_state_r_reg_n_0_[4] ),
        .O(ddr2_pre_flag_r_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    ddr2_pre_flag_r_i_2
       (.I0(\init_state_r[2]_i_2_n_0 ),
        .I1(ddr2_refresh_flag_r),
        .I2(cnt_init_mr_done_r),
        .I3(\init_state_r_reg_n_0_[4] ),
        .I4(\cnt_init_mr_r[0]_i_2_n_0 ),
        .I5(cnt_cmd_done_r),
        .O(ddr2_pre_flag_r_i_2_n_0));
  FDRE ddr2_pre_flag_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ddr2_pre_flag_r_i_1_n_0),
        .Q(ddr2_pre_flag_r_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000FF2A)) 
    ddr2_refresh_flag_r_i_1
       (.I0(ddr2_refresh_flag_r),
        .I1(mem_init_done_r0),
        .I2(cnt_cmd_done_r),
        .I3(cnt_init_mr_r1),
        .I4(ddr2_pre_flag_r),
        .O(ddr2_refresh_flag_r_i_1_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    ddr2_refresh_flag_r_i_2
       (.I0(\cnt_init_mr_r[0]_i_2_n_0 ),
        .I1(\init_state_r_reg_n_0_[4] ),
        .I2(cnt_init_mr_done_r),
        .I3(ddr2_refresh_flag_r),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(\init_state_r_reg_n_0_[0] ),
        .O(mem_init_done_r0));
  FDRE ddr2_refresh_flag_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ddr2_refresh_flag_r_i_1_n_0),
        .Q(ddr2_refresh_flag_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    detect_pi_found_dqs_i_1
       (.I0(\cnt_cmd_r_reg_n_0_[5] ),
        .I1(cnt_cmd_done_r_i_2_n_0),
        .I2(prech_req_r_i_2_n_0),
        .I3(\init_state_r_reg_n_0_[4] ),
        .I4(\cnt_init_mr_r[0]_i_2_n_0 ),
        .I5(\cnt_cmd_r_reg_n_0_[6] ),
        .O(detect_pi_found_dqs0));
  FDRE detect_pi_found_dqs_reg
       (.C(CLK),
        .CE(1'b1),
        .D(detect_pi_found_dqs0),
        .Q(detect_pi_found_dqs),
        .R(rstdiv0_sync_r1_reg_rep__4));
  LUT6 #(
    .INIT(64'hFFFFFFFF55555554)) 
    \en_cnt_div2.enable_wrlvl_cnt[0]_i_1 
       (.I0(enable_wrlvl_cnt[0]),
        .I1(enable_wrlvl_cnt[1]),
        .I2(enable_wrlvl_cnt[2]),
        .I3(enable_wrlvl_cnt[3]),
        .I4(enable_wrlvl_cnt[4]),
        .I5(\en_cnt_div2.enable_wrlvl_cnt_reg[4]_0 ),
        .O(\en_cnt_div2.enable_wrlvl_cnt[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h000000A6)) 
    \en_cnt_div2.enable_wrlvl_cnt[1]_i_1 
       (.I0(enable_wrlvl_cnt[1]),
        .I1(\en_cnt_div2.enable_wrlvl_cnt[1]_i_2_n_0 ),
        .I2(enable_wrlvl_cnt[0]),
        .I3(\en_cnt_div2.enable_wrlvl_cnt_reg[4]_0 ),
        .I4(rstdiv0_sync_r1_reg_rep__13),
        .O(\en_cnt_div2.enable_wrlvl_cnt[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \en_cnt_div2.enable_wrlvl_cnt[1]_i_2 
       (.I0(enable_wrlvl_cnt[4]),
        .I1(enable_wrlvl_cnt[3]),
        .I2(enable_wrlvl_cnt[2]),
        .I3(enable_wrlvl_cnt[1]),
        .I4(enable_wrlvl_cnt[0]),
        .O(\en_cnt_div2.enable_wrlvl_cnt[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFE1E1E1E0)) 
    \en_cnt_div2.enable_wrlvl_cnt[2]_i_1 
       (.I0(enable_wrlvl_cnt[0]),
        .I1(enable_wrlvl_cnt[1]),
        .I2(enable_wrlvl_cnt[2]),
        .I3(enable_wrlvl_cnt[3]),
        .I4(enable_wrlvl_cnt[4]),
        .I5(\en_cnt_div2.enable_wrlvl_cnt_reg[4]_0 ),
        .O(\en_cnt_div2.enable_wrlvl_cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FE01FE00)) 
    \en_cnt_div2.enable_wrlvl_cnt[3]_i_1 
       (.I0(enable_wrlvl_cnt[0]),
        .I1(enable_wrlvl_cnt[1]),
        .I2(enable_wrlvl_cnt[2]),
        .I3(enable_wrlvl_cnt[3]),
        .I4(enable_wrlvl_cnt[4]),
        .I5(rstdiv0_sync_r1_reg_rep__13_1),
        .O(\en_cnt_div2.enable_wrlvl_cnt[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    \en_cnt_div2.enable_wrlvl_cnt[4]_i_1 
       (.I0(enable_wrlvl_cnt[0]),
        .I1(enable_wrlvl_cnt[1]),
        .I2(enable_wrlvl_cnt[2]),
        .I3(enable_wrlvl_cnt[3]),
        .I4(enable_wrlvl_cnt[4]),
        .I5(\en_cnt_div2.enable_wrlvl_cnt_reg[4]_0 ),
        .O(\en_cnt_div2.enable_wrlvl_cnt[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001FFFF00010001)) 
    \en_cnt_div2.enable_wrlvl_cnt[4]_i_2 
       (.I0(prech_req_r_i_2_n_0),
        .I1(\wrcal_reads[7]_i_4_n_0 ),
        .I2(\init_state_r_reg_n_0_[4] ),
        .I3(\en_cnt_div2.enable_wrlvl_cnt[4]_i_3_n_0 ),
        .I4(\en_cnt_div2.enable_wrlvl_cnt[1]_i_2_n_0 ),
        .I5(wrlvl_odt),
        .O(\en_cnt_div2.enable_wrlvl_cnt_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \en_cnt_div2.enable_wrlvl_cnt[4]_i_3 
       (.I0(\init_state_r_reg_n_0_[5] ),
        .I1(\init_state_r_reg_n_0_[6] ),
        .O(\en_cnt_div2.enable_wrlvl_cnt[4]_i_3_n_0 ));
  FDRE \en_cnt_div2.enable_wrlvl_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\en_cnt_div2.enable_wrlvl_cnt[0]_i_1_n_0 ),
        .Q(enable_wrlvl_cnt[0]),
        .R(rstdiv0_sync_r1_reg_rep__3));
  FDRE \en_cnt_div2.enable_wrlvl_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\en_cnt_div2.enable_wrlvl_cnt[1]_i_1_n_0 ),
        .Q(enable_wrlvl_cnt[1]),
        .R(1'b0));
  FDRE \en_cnt_div2.enable_wrlvl_cnt_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\en_cnt_div2.enable_wrlvl_cnt[2]_i_1_n_0 ),
        .Q(enable_wrlvl_cnt[2]),
        .R(rstdiv0_sync_r1_reg_rep__3));
  FDRE \en_cnt_div2.enable_wrlvl_cnt_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\en_cnt_div2.enable_wrlvl_cnt[3]_i_1_n_0 ),
        .Q(enable_wrlvl_cnt[3]),
        .R(1'b0));
  FDRE \en_cnt_div2.enable_wrlvl_cnt_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\en_cnt_div2.enable_wrlvl_cnt[4]_i_1_n_0 ),
        .Q(enable_wrlvl_cnt[4]),
        .R(rstdiv0_sync_r1_reg_rep__3));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000004)) 
    \en_cnt_div2.wrlvl_odt_i_1 
       (.I0(enable_wrlvl_cnt[4]),
        .I1(enable_wrlvl_cnt[0]),
        .I2(enable_wrlvl_cnt[3]),
        .I3(enable_wrlvl_cnt[1]),
        .I4(enable_wrlvl_cnt[2]),
        .I5(wrlvl_odt),
        .O(\en_cnt_div2.wrlvl_odt_i_1_n_0 ));
  FDRE \en_cnt_div2.wrlvl_odt_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\en_cnt_div2.wrlvl_odt_i_1_n_0 ),
        .Q(wrlvl_odt),
        .R(rstdiv0_sync_r1_reg_rep__3));
  LUT5 #(
    .INIT(32'h00001000)) 
    \even_cwl.phy_cas_n[0]_i_1 
       (.I0(reg_ctrl_cnt_r),
        .I1(\DDR3_1rank.phy_int_cs_n[0]_i_4_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2_n_0 ),
        .I3(\calib_cmd[2]_i_1_n_0 ),
        .I4(wrlvl_final_if_rst_i_4_n_0),
        .O(\even_cwl.phy_cas_n[0]_i_1_n_0 ));
  FDRE \even_cwl.phy_cas_n_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\even_cwl.phy_cas_n[0]_i_1_n_0 ),
        .Q(phy_cas_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000010)) 
    \even_cwl.phy_ras_n[0]_i_1 
       (.I0(reg_ctrl_cnt_r),
        .I1(\DDR3_1rank.phy_int_cs_n[0]_i_4_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2_n_0 ),
        .I3(\even_cwl.phy_ras_n[0]_i_2_n_0 ),
        .I4(\DDR3_1rank.phy_int_cs_n[0]_i_5_n_0 ),
        .O(\even_cwl.phy_ras_n[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000500)) 
    \even_cwl.phy_ras_n[0]_i_2 
       (.I0(\init_state_r_reg_n_0_[6] ),
        .I1(\init_state_r_reg_n_0_[5] ),
        .I2(\wrcal_reads[7]_i_4_n_0 ),
        .I3(\init_state_r_reg_n_0_[4] ),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(\init_state_r_reg_n_0_[0] ),
        .O(\even_cwl.phy_ras_n[0]_i_2_n_0 ));
  FDRE \even_cwl.phy_ras_n_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\even_cwl.phy_ras_n[0]_i_1_n_0 ),
        .Q(phy_ras_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \even_cwl.phy_we_n[0]_i_1 
       (.I0(phy_we_n2),
        .I1(\even_cwl.phy_we_n[0]_i_2_n_0 ),
        .I2(\DDR3_1rank.phy_int_cs_n[0]_i_3_n_0 ),
        .O(\even_cwl.phy_we_n[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAABAAAA)) 
    \even_cwl.phy_we_n[0]_i_2 
       (.I0(\DDR3_1rank.phy_int_cs_n[0]_i_4_n_0 ),
        .I1(\init_state_r[4]_i_6_n_0 ),
        .I2(\init_state_r_reg_n_0_[6] ),
        .I3(\init_state_r_reg_n_0_[5] ),
        .I4(\init_state_r_reg_n_0_[4] ),
        .I5(\init_state_r[2]_i_2_n_0 ),
        .O(\even_cwl.phy_we_n[0]_i_2_n_0 ));
  FDRE \even_cwl.phy_we_n_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\even_cwl.phy_we_n[0]_i_1_n_0 ),
        .Q(phy_we_n),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \first_fail_taps[5]_i_3 
       (.I0(detect_pi_found_dqs),
        .I1(p_1_in23_in),
        .O(fine_adj_state_r140_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF5700)) 
    first_rdlvl_pat_r_i_1
       (.I0(\stg1_wr_rd_cnt[8]_i_5_n_0 ),
        .I1(phy_we_n2),
        .I2(\calib_data_offset_1_reg_n_0_[1] ),
        .I3(first_rdlvl_pat_r),
        .I4(rdlvl_stg1_rank_done),
        .I5(rstdiv0_sync_r1_reg_rep__13),
        .O(first_rdlvl_pat_r_i_1_n_0));
  FDRE first_rdlvl_pat_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(first_rdlvl_pat_r_i_1_n_0),
        .Q(first_rdlvl_pat_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF5700)) 
    first_wrcal_pat_r_i_1
       (.I0(wrlvl_final_if_rst_i_5_n_0),
        .I1(phy_we_n2),
        .I2(\calib_data_offset_1_reg_n_0_[1] ),
        .I3(first_wrcal_pat_r),
        .I4(first_wrcal_pat_r_i_2_n_0),
        .I5(rstdiv0_sync_r1_reg_rep__13),
        .O(first_wrcal_pat_r_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    first_wrcal_pat_r_i_2
       (.I0(\init_state_r_reg_n_0_[4] ),
        .I1(\wrcal_reads[7]_i_5_n_0 ),
        .I2(\init_state_r_reg_n_0_[3] ),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(\init_state_r_reg_n_0_[6] ),
        .I5(\init_state_r_reg_n_0_[5] ),
        .O(first_wrcal_pat_r_i_2_n_0));
  FDRE first_wrcal_pat_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(first_wrcal_pat_r_i_1_n_0),
        .Q(first_wrcal_pat_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBBBFBBBBAAAAAAAA)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_1 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[11]_i_1_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[0]_i_2_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_5_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[0]_i_3_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[0]_i_4_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_2 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_4_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0] ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_7_n_0 ),
        .I3(\complex_address_reg_n_0_[0] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00D020F0)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_3 
       (.I0(new_burst_r),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_9_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0] ),
        .I4(\complex_address_reg_n_0_[0] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h4540FFFF)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_4 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_16_n_0 ),
        .I1(complex_row_cnt_ocal_reg__0[0]),
        .I2(rdlvl_stg1_done_reg),
        .I3(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0] ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hBAAA)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_1 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[11]_i_2_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2_n_0 ),
        .I2(\gen_rnk[0].mr2_r_reg[0]_2 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[10]_i_3_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEBFB)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2 
       (.I0(\init_state_r_reg_n_0_[6] ),
        .I1(\init_state_r_reg_n_0_[3] ),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(\init_state_r[6]_i_26_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF7F66EFF)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_3 
       (.I0(\init_state_r_reg_n_0_[0] ),
        .I1(\init_state_r_reg_n_0_[5] ),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(\init_state_r_reg_n_0_[3] ),
        .I5(\init_state_r_reg_n_0_[4] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[10]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'h00002820)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[11]_i_1 
       (.I0(\cnt_init_mr_r[1]_i_2_n_0 ),
        .I1(cnt_init_mr_r[1]),
        .I2(ddr2_refresh_flag_r),
        .I3(cnt_init_mr_r[0]),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[11]_i_2_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000010000000901)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[11]_i_2 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\wrcal_reads[7]_i_4_n_0 ),
        .I3(\init_state_r_reg_n_0_[4] ),
        .I4(\init_state_r_reg_n_0_[6] ),
        .I5(\init_state_r_reg_n_0_[5] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000F000000110000)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[12]_i_1 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[12]_i_2_n_0 ),
        .I1(\wrcal_reads[7]_i_4_n_0 ),
        .I2(\cnt_init_mr_r[0]_i_2_n_0 ),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(\init_state_r_reg_n_0_[4] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[12]_i_2 
       (.I0(\init_state_r_reg_n_0_[6] ),
        .I1(\init_state_r_reg_n_0_[5] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBFBBBBAAAAAAAA)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_1 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[11]_i_1_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[1]_i_2_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_5_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[1]_i_3_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[1]_i_4_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_2 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_4_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1] ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_7_n_0 ),
        .I3(\complex_address_reg_n_0_[1] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00D020F0)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_3 
       (.I0(new_burst_r),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_9_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1] ),
        .I4(\complex_address_reg_n_0_[1] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h4540FFFF)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_4 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_16_n_0 ),
        .I1(complex_row_cnt_ocal_reg__0[1]),
        .I2(rdlvl_stg1_done_reg),
        .I3(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[1] ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h0000AAAE)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_1 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_2_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_3_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_4_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_5_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_5_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1044000000001000)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_10 
       (.I0(\init_state_r_reg_n_0_[4] ),
        .I1(\init_state_r_reg_n_0_[3] ),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(\init_state_r_reg_n_0_[5] ),
        .I5(\init_state_r_reg_n_0_[0] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0200020100010000)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_11 
       (.I0(\init_state_r_reg_n_0_[5] ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(\init_state_r_reg_n_0_[4] ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(\init_state_r_reg_n_0_[3] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h1F111F1F1F111111)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_2 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_6_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[10]_i_3_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_4_n_0 ),
        .I3(\complex_address_reg_n_0_[2] ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_7_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h4540FFFF)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_3 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_16_n_0 ),
        .I1(complex_row_cnt_ocal_reg__0[2]),
        .I2(rdlvl_stg1_done_reg),
        .I3(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[2] ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00D020F0)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_4 
       (.I0(new_burst_r),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_9_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2] ),
        .I4(\complex_address_reg_n_0_[2] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_5 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[11]_i_2_n_0 ),
        .I1(\init_state_r_reg_n_0_[6] ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_6_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFEFEEEE)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_6 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_8_n_0 ),
        .I1(\init_state_r_reg_n_0_[6] ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_9_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_10_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_11_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_7 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_15_n_0 ),
        .I1(new_burst_r),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000010101000000)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_8 
       (.I0(\init_state_r_reg_n_0_[5] ),
        .I1(\init_state_r_reg_n_0_[4] ),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(\init_state_r_reg_n_0_[2] ),
        .I5(\init_state_r_reg_n_0_[3] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_9 
       (.I0(cnt_init_mr_r[1]),
        .I1(ddr2_refresh_flag_r),
        .I2(cnt_init_mr_r[0]),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h000000A2AAAAAAAA)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_1 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_2_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_3_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_5_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_4_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_2 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[3] ),
        .I1(rdlvl_stg1_done_reg),
        .I2(complex_row_cnt_ocal_reg__0[3]),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[12]_i_1_n_0 ),
        .I4(burst_addr_r_reg_n_0),
        .I5(\wrcal_wr_cnt[3]_i_5_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA0802A0A)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_3 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_9_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8_n_0 ),
        .I2(new_burst_r),
        .I3(\complex_address_reg_n_0_[3] ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'hFBEBABEB)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_4 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_4_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .I2(new_burst_r),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_15_n_0 ),
        .I4(\complex_address_reg_n_0_[3] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBBBFBBBBAAAAAAAA)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_1 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[11]_i_1_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_2_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_5_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_3_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_4_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAEBFFEBAFAFAFAF)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_2 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_4_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_15_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_5_n_0 ),
        .I5(new_burst_r),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h828202A2222202A2)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_3 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_9_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .I2(new_burst_r),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_5_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h4540FFFF)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_4 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_16_n_0 ),
        .I1(complex_row_cnt_ocal_reg__0[4]),
        .I2(rdlvl_stg1_done_reg),
        .I3(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[4] ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_5 
       (.I0(\complex_address_reg_n_0_[4] ),
        .I1(\complex_address_reg_n_0_[3] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000200020002AAAA)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_1 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_5_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_2_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_3_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_4_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_5_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000400100)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_10 
       (.I0(\en_cnt_div2.enable_wrlvl_cnt[4]_i_3_n_0 ),
        .I1(\init_state_r_reg_n_0_[3] ),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(\init_state_r_reg_n_0_[4] ),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(\init_state_r_reg_n_0_[0] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'hF7FF)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_11 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[4] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[6] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[8] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_12 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h8A888AAA)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_2 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_16_n_0 ),
        .I2(complex_row_cnt_ocal_reg__0[5]),
        .I3(rdlvl_stg1_done_reg),
        .I4(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[5] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88800080AAA222A2)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_3 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_9_n_0 ),
        .I1(new_burst_r),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_6_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_7_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFABABFFAB)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_4 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_8_n_0 ),
        .I1(\row_cnt_victim_rotate.complex_row_cnt[4]_i_8_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_9_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_10_n_0 ),
        .I5(rdlvl_stg1_done_reg),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8888BBB0000FFFF)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_5 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_6_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_15_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ),
        .I5(new_burst_r),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h95)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_6 
       (.I0(\complex_address_reg_n_0_[5] ),
        .I1(\complex_address_reg_n_0_[3] ),
        .I2(\complex_address_reg_n_0_[4] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h95)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_7 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h11111111111F1111)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_8 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_11_n_0 ),
        .I1(\complex_num_reads[0]_i_3_n_0 ),
        .I2(wr_victim_inc_i_2_n_0),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_12_n_0 ),
        .I4(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .I5(rdlvl_stg1_done_reg),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFCFFFFAAAA)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_9 
       (.I0(\complex_address[9]_i_4_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[12]_i_2_n_0 ),
        .I2(\wrcal_reads[7]_i_4_n_0 ),
        .I3(\init_state_r_reg_n_0_[4] ),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(\init_state_r_reg_n_0_[1] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBFBBBBAAAAAAAA)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_1 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_2_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_3_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_5_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_4_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_5_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_2 
       (.I0(\cnt_init_mr_r[1]_i_2_n_0 ),
        .I1(cnt_init_mr_r[1]),
        .I2(ddr2_refresh_flag_r),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABABABEFEFEFABEF)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_3 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_4_n_0 ),
        .I1(new_burst_r),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6] ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_6_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_15_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_7_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h020202A2A2A202A2)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_4 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_9_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6] ),
        .I2(new_burst_r),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_7_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_6_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h4540FFFF)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_5 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_16_n_0 ),
        .I1(complex_row_cnt_ocal_reg__0[6]),
        .I2(rdlvl_stg1_done_reg),
        .I3(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[6] ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_6 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6] ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_7 
       (.I0(\complex_address_reg_n_0_[6] ),
        .I1(\complex_address_reg_n_0_[4] ),
        .I2(\complex_address_reg_n_0_[3] ),
        .I3(\complex_address_reg_n_0_[5] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEAAAEAAAA)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_1 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_2_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_4_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_5_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_6_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_7_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_10 
       (.I0(\complex_address_reg_n_0_[7] ),
        .I1(\complex_address_reg_n_0_[5] ),
        .I2(\complex_address_reg_n_0_[3] ),
        .I3(\complex_address_reg_n_0_[4] ),
        .I4(\complex_address_reg_n_0_[6] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_11 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7] ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_12 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_11_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10_n_0 ),
        .I2(\complex_row_cnt_ocal[7]_i_8_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_13 
       (.I0(oclk_wr_cnt_reg__0[1]),
        .I1(oclk_wr_cnt_reg__0[0]),
        .I2(oclk_wr_cnt_reg__0[2]),
        .I3(oclk_wr_cnt_reg__0[3]),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hECFCFCFCEC30FCFC)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_14 
       (.I0(\calib_cmd[2]_i_6_n_0 ),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(\DDR3_1rank.phy_int_cs_n[0]_i_2_n_0 ),
        .I3(\init_state_r_reg_n_0_[4] ),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(\stg1_wr_rd_cnt[4]_i_4_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h5455545554555555)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_15 
       (.I0(rdlvl_stg1_done_reg),
        .I1(\stg1_wr_rd_cnt[8]_i_5_n_0 ),
        .I2(\calib_cmd[2]_i_3_n_0 ),
        .I3(\stg1_wr_rd_cnt[8]_i_4_n_0 ),
        .I4(read_calib_i_2_n_0),
        .I5(prech_req_r_i_2_n_0),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000040)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_16 
       (.I0(\init_state_r_reg_n_0_[4] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\init_state_r_reg_n_0_[5] ),
        .I3(\init_state_r_reg_n_0_[6] ),
        .I4(\init_state_r[5]_i_10_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[12]_i_1_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h4F44444444444444)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_2 
       (.I0(prech_req_r_i_2_n_0),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_8_n_0 ),
        .I2(cnt_init_mr_r[0]),
        .I3(ddr2_refresh_flag_r),
        .I4(cnt_init_mr_r[1]),
        .I5(\cnt_init_mr_r[1]_i_2_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[10]_i_3_n_0 ),
        .I1(\init_state_r_reg_n_0_[6] ),
        .I2(\DDR3_1rank.phy_int_cs_n[0]_i_3_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h020202A2A2A202A2)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_4 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_9_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7] ),
        .I2(new_burst_r),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_10_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_11_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_5 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_12_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_13_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_14_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_15_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h4540FFFF)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_6 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_16_n_0 ),
        .I1(complex_row_cnt_ocal_reg__0[7]),
        .I2(rdlvl_stg1_done_reg),
        .I3(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[7] ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h5551115144400040)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_7 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_4_n_0 ),
        .I1(new_burst_r),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_11_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_15_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_10_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_8 
       (.I0(\init_state_r_reg_n_0_[3] ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(\init_state_r_reg_n_0_[4] ),
        .I3(\init_state_r_reg_n_0_[6] ),
        .I4(\init_state_r_reg_n_0_[5] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFBBBFBB)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_9 
       (.I0(\wrcal_wr_cnt[3]_i_5_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_14_n_0 ),
        .I2(\stg1_wr_rd_cnt[8]_i_4_n_0 ),
        .I3(rdlvl_stg1_done_reg),
        .I4(\stg1_wr_rd_cnt[8]_i_5_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFDDD0)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_1 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_2_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_3_n_0 ),
        .I2(new_burst_r),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8] ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_4_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBABFAAAA)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_2 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_5_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_6_n_0 ),
        .I4(new_burst_r),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h45405555)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_3 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_4_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_6_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_15_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_5_n_0 ),
        .I4(new_burst_r),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h0880)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_4 
       (.I0(\cnt_init_mr_r[1]_i_2_n_0 ),
        .I1(cnt_init_mr_r[1]),
        .I2(cnt_init_mr_r[0]),
        .I3(ddr2_refresh_flag_r),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_5 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8] ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6] ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_6 
       (.I0(\complex_address_reg_n_0_[8] ),
        .I1(\complex_address_reg_n_0_[6] ),
        .I2(\complex_address_reg_n_0_[4] ),
        .I3(\complex_address_reg_n_0_[3] ),
        .I4(\complex_address_reg_n_0_[5] ),
        .I5(\complex_address_reg_n_0_[7] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFABFFABFFABAAAA)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_1 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_2_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5_n_0 ),
        .I4(new_burst_r),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF0010)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10 
       (.I0(init_state_r1[6]),
        .I1(init_state_r1[4]),
        .I2(init_state_r1[1]),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_17_n_0 ),
        .I4(\one_rank.stg1_wr_done_reg_2 ),
        .I5(complex_row0_rd_done),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_11 
       (.I0(\complex_num_reads[0]_i_3_n_0 ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[8] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[6] ),
        .I4(\stg1_wr_rd_cnt_reg_n_0_[4] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBBFF3FFFBB)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12 
       (.I0(\complex_address[9]_i_4_n_0 ),
        .I1(rdlvl_stg1_done_reg),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_21_n_0 ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(\init_state_r_reg_n_0_[4] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'hAAAAAA8A)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_13 
       (.I0(\wrcal_wr_cnt[3]_i_5_n_0 ),
        .I1(wrcal_wr_cnt_reg__0[3]),
        .I2(wrcal_wr_cnt_reg__0[2]),
        .I3(wrcal_wr_cnt_reg__0[0]),
        .I4(wrcal_wr_cnt_reg__0[1]),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_14 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9] ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_6_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0101010001010101)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_15 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\complex_address[9]_i_4_n_0 ),
        .I3(init_state_r1[0]),
        .I4(init_state_r1[2]),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_22_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_16 
       (.I0(\complex_address_reg_n_0_[7] ),
        .I1(\complex_address_reg_n_0_[5] ),
        .I2(\complex_address_reg_n_0_[3] ),
        .I3(\complex_address_reg_n_0_[4] ),
        .I4(\complex_address_reg_n_0_[6] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_17 
       (.I0(init_state_r1[3]),
        .I1(init_state_r1[5]),
        .I2(init_state_r1[2]),
        .I3(init_state_r1[0]),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_18 
       (.I0(init_state_r1[1]),
        .I1(init_state_r1[4]),
        .I2(init_state_r1[6]),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF7FFFFFF)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_19 
       (.I0(\init_state_r_reg_n_0_[3] ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(\init_state_r_reg_n_0_[6] ),
        .I3(\init_state_r_reg_n_0_[5] ),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(\init_state_r_reg_n_0_[4] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_2 
       (.I0(\cnt_init_mr_r[1]_i_2_n_0 ),
        .I1(cnt_init_mr_r[1]),
        .I2(ddr2_refresh_flag_r),
        .I3(cnt_init_mr_r[0]),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_20 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\init_state_r_reg_n_0_[4] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_21 
       (.I0(\init_state_r_reg_n_0_[2] ),
        .I1(\init_state_r_reg_n_0_[3] ),
        .I2(\init_state_r_reg_n_0_[6] ),
        .I3(\init_state_r_reg_n_0_[5] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_22 
       (.I0(init_state_r1[1]),
        .I1(init_state_r1[6]),
        .I2(init_state_r1[4]),
        .I3(init_state_r1[5]),
        .I4(init_state_r1[3]),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h95950000FF000000)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9] ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_6_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8] ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_7_n_0 ),
        .I4(new_burst_r),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055555504)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_9_n_0 ),
        .I1(\complex_row_cnt_ocal[7]_i_8_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_11_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_13_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h03332233)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_14_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_4_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_7_n_0 ),
        .I3(new_burst_r),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_15_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_6 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7] ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h95)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_7 
       (.I0(\complex_address_reg_n_0_[9] ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_16_n_0 ),
        .I2(\complex_address_reg_n_0_[8] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF4F)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_17_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_18_n_0 ),
        .I2(rdlvl_stg1_done_reg),
        .I3(\en_cnt_div2.enable_wrlvl_cnt[4]_i_3_n_0 ),
        .I4(\oclk_wr_cnt[3]_i_5_n_0 ),
        .I5(wrlvl_final_if_rst_i_2_n_0),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h1105110555551105)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_9 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_13_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_19_n_0 ),
        .I2(\DDR3_1rank.phy_int_cs_n[0]_i_2_n_0 ),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_20_n_0 ),
        .I5(\calib_cmd[2]_i_6_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_9_n_0 ));
  FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address[0]_i_1_n_0 ),
        .Q(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address[10]_i_1_n_0 ),
        .Q(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address[11]_i_1_n_0 ),
        .Q(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address[12]_i_1_n_0 ),
        .Q(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address[1]_i_1_n_0 ),
        .Q(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_1_n_0 ),
        .Q(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_1_n_0 ),
        .Q(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_1_n_0 ),
        .Q(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_1_n_0 ),
        .Q(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_1_n_0 ),
        .Q(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_1_n_0 ),
        .Q(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_1_n_0 ),
        .Q(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_1_n_0 ),
        .Q(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_1 
       (.I0(\init_state_r_reg_n_0_[6] ),
        .I1(\init_state_r_reg_n_0_[4] ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[11]_i_2_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_2_n_0 ),
        .O(bank_w[0]));
  LUT6 #(
    .INIT(64'h9FFFFFFD9FFAFFFD)) 
    \gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_2 
       (.I0(\init_state_r_reg_n_0_[3] ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(\init_state_r_reg_n_0_[5] ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_3_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h0451)) 
    \gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_3 
       (.I0(\init_state_r_reg_n_0_[2] ),
        .I1(cnt_init_mr_r[0]),
        .I2(ddr2_refresh_flag_r),
        .I3(cnt_init_mr_r[1]),
        .O(\gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000100)) 
    \gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_1 
       (.I0(\init_state_r_reg_n_0_[6] ),
        .I1(\init_state_r_reg_n_0_[4] ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[11]_i_2_n_0 ),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_2_n_0 ),
        .O(bank_w[1]));
  LUT6 #(
    .INIT(64'hF00FFFFFFFFFFF0E)) 
    \gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_2 
       (.I0(cnt_init_mr_r[1]),
        .I1(ddr2_refresh_flag_r),
        .I2(\init_state_r_reg_n_0_[3] ),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(\init_state_r_reg_n_0_[5] ),
        .I5(\init_state_r_reg_n_0_[0] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_2_n_0 ));
  FDRE \gen_no_mirror.div_clk_loop[0].phy_bank_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(bank_w[0]),
        .Q(phy_bank[3]),
        .R(1'b0));
  FDRE \gen_no_mirror.div_clk_loop[0].phy_bank_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(bank_w[1]),
        .Q(phy_bank[4]),
        .R(1'b0));
  FDRE \gen_rnk[0].mr2_r_reg[0][1] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b1),
        .Q(\gen_rnk[0].mr2_r_reg[0]_2 ),
        .R(rstdiv0_sync_r1_reg_rep__4));
  FDRE init_calib_complete_reg
       (.C(CLK),
        .CE(1'b1),
        .D(init_complete_r2),
        .Q(calib_complete),
        .R(rstdiv0_sync_r1_reg_rep__4));
  FDRE init_complete_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(init_complete_r_reg_n_0),
        .Q(init_complete_r1),
        .R(rstdiv0_sync_r1_reg_rep__4));
  (* KEEP = "yes" *) 
  FDRE init_complete_r1_timing_reg
       (.C(CLK),
        .CE(1'b1),
        .D(init_complete_r_timing),
        .Q(init_complete_r1_timing),
        .R(rstdiv0_sync_r1_reg_rep__4));
  FDRE init_complete_r2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(init_complete_r1),
        .Q(init_complete_r2),
        .R(rstdiv0_sync_r1_reg_rep__3));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000004)) 
    init_complete_r_i_1
       (.I0(prech_req_r_i_2_n_0),
        .I1(\init_state_r_reg_n_0_[4] ),
        .I2(\wrcal_reads[7]_i_4_n_0 ),
        .I3(\init_state_r_reg_n_0_[5] ),
        .I4(\init_state_r_reg_n_0_[6] ),
        .I5(init_complete_r_reg_n_0),
        .O(init_complete_r_i_1_n_0));
  FDRE init_complete_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(init_complete_r_i_1_n_0),
        .Q(init_complete_r_reg_n_0),
        .R(rstdiv0_sync_r1_reg_rep__3));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000004)) 
    init_complete_r_timing_i_1
       (.I0(prech_req_r_i_2_n_0),
        .I1(\init_state_r_reg_n_0_[4] ),
        .I2(\wrcal_reads[7]_i_4_n_0 ),
        .I3(\init_state_r_reg_n_0_[5] ),
        .I4(\init_state_r_reg_n_0_[6] ),
        .I5(init_complete_r_timing),
        .O(init_complete_r_timing_i_1_n_0));
  (* KEEP = "yes" *) 
  FDRE init_complete_r_timing_reg
       (.C(CLK),
        .CE(1'b1),
        .D(init_complete_r_timing_i_1_n_0),
        .Q(init_complete_r_timing),
        .R(rstdiv0_sync_r1_reg_rep__3));
  FDRE \init_state_r1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\init_state_r_reg_n_0_[0] ),
        .Q(init_state_r1[0]),
        .R(rstdiv0_sync_r1_reg_rep__4));
  FDRE \init_state_r1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\init_state_r_reg_n_0_[1] ),
        .Q(init_state_r1[1]),
        .R(rstdiv0_sync_r1_reg_rep__4));
  FDRE \init_state_r1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\init_state_r_reg_n_0_[2] ),
        .Q(init_state_r1[2]),
        .R(rstdiv0_sync_r1_reg_rep__4));
  FDRE \init_state_r1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\init_state_r_reg_n_0_[3] ),
        .Q(init_state_r1[3]),
        .R(rstdiv0_sync_r1_reg_rep__4));
  FDRE \init_state_r1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\init_state_r_reg_n_0_[4] ),
        .Q(init_state_r1[4]),
        .R(rstdiv0_sync_r1_reg_rep__4));
  FDRE \init_state_r1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\init_state_r_reg_n_0_[5] ),
        .Q(init_state_r1[5]),
        .R(rstdiv0_sync_r1_reg_rep__4));
  FDRE \init_state_r1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\init_state_r_reg_n_0_[6] ),
        .Q(init_state_r1[6]),
        .R(rstdiv0_sync_r1_reg_rep__4));
  LUT6 #(
    .INIT(64'hF7F7F700F7F7F7F7)) 
    \init_state_r[0]_i_1 
       (.I0(\init_state_r_reg_n_0_[6] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\init_state_r[0]_i_2_n_0 ),
        .I3(\init_state_r[0]_i_3_n_0 ),
        .I4(\init_state_r[0]_i_4_n_0 ),
        .I5(\init_state_r[0]_i_5_n_0 ),
        .O(\init_state_r[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FB00)) 
    \init_state_r[0]_i_10 
       (.I0(cnt_cmd_done_r),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(\init_state_r[5]_i_10_n_0 ),
        .I3(\init_state_r_reg_n_0_[5] ),
        .I4(\init_state_r_reg_n_0_[4] ),
        .I5(\init_state_r_reg_n_0_[0] ),
        .O(\init_state_r[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF002A)) 
    \init_state_r[0]_i_11 
       (.I0(cnt_init_mr_done_r),
        .I1(ddr2_refresh_flag_r),
        .I2(mem_init_done_r),
        .I3(rdlvl_stg1_done_reg_0),
        .I4(\init_state_r[2]_i_2_n_0 ),
        .I5(\init_state_r[5]_i_10_n_0 ),
        .O(\init_state_r[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD757575)) 
    \init_state_r[0]_i_12 
       (.I0(\init_state_r_reg_n_0_[3] ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(\init_state_r[6]_i_31_n_0 ),
        .I3(\init_state_r[2]_i_14_n_0 ),
        .I4(\init_state_r[0]_i_15_n_0 ),
        .I5(\init_state_r[0]_i_16_n_0 ),
        .O(\init_state_r[0]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \init_state_r[0]_i_13 
       (.I0(reg_ctrl_cnt_r_reg__0[0]),
        .I1(reg_ctrl_cnt_r_reg__0[1]),
        .I2(reg_ctrl_cnt_r_reg__0[3]),
        .I3(reg_ctrl_cnt_r_reg__0[2]),
        .O(\init_state_r[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h45FF45FF45FFFFFF)) 
    \init_state_r[0]_i_14 
       (.I0(\init_state_r[0]_i_17_n_0 ),
        .I1(\one_rank.stg1_wr_done_reg_2 ),
        .I2(complex_row1_wr_done),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(rdlvl_stg1_done_r1),
        .I5(\init_state_r[0]_i_18_n_0 ),
        .O(\init_state_r[0]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h8CC0)) 
    \init_state_r[0]_i_15 
       (.I0(reset_rd_addr_r1),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(rdlvl_stg1_done_r1),
        .O(\init_state_r[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0500070005000500)) 
    \init_state_r[0]_i_16 
       (.I0(pi_calib_done),
        .I1(rdlvl_stg1_done_reg),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(rdlvl_last_byte_done),
        .I5(dqs_found_done_r_reg),
        .O(\init_state_r[0]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \init_state_r[0]_i_17 
       (.I0(prech_pending_r_reg_0),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\init_state_r_reg_n_0_[1] ),
        .O(\init_state_r[0]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \init_state_r[0]_i_18 
       (.I0(rdlvl_stg1_done_reg),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(\init_state_r_reg_n_0_[0] ),
        .O(\init_state_r[0]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \init_state_r[0]_i_2 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(prech_pending_r_reg_0),
        .O(\init_state_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4040404040404044)) 
    \init_state_r[0]_i_3 
       (.I0(\init_state_r_reg_n_0_[5] ),
        .I1(\init_state_r_reg_n_0_[4] ),
        .I2(\init_state_r[0]_i_6_n_0 ),
        .I3(\init_state_r[4]_i_6_n_0 ),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(\init_state_r[4]_i_7_n_0 ),
        .O(\init_state_r[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF5545)) 
    \init_state_r[0]_i_4 
       (.I0(\init_state_r[0]_i_7_n_0 ),
        .I1(\init_state_r[0]_i_8_n_0 ),
        .I2(\init_state_r_reg_n_0_[3] ),
        .I3(\init_state_r[0]_i_9_n_0 ),
        .I4(\init_state_r[0]_i_10_n_0 ),
        .I5(\init_state_r_reg_n_0_[6] ),
        .O(\init_state_r[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEFEFEFEEEEEEEEEE)) 
    \init_state_r[0]_i_5 
       (.I0(\init_state_r_reg_n_0_[4] ),
        .I1(\init_state_r_reg_n_0_[5] ),
        .I2(\init_state_r[0]_i_11_n_0 ),
        .I3(\wrcal_reads[7]_i_4_n_0 ),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(\init_state_r[0]_i_12_n_0 ),
        .O(\init_state_r[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00050000FC0F00FF)) 
    \init_state_r[0]_i_6 
       (.I0(rdlvl_stg1_done_reg_0),
        .I1(\init_state_r[0]_i_13_n_0 ),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(\init_state_r_reg_n_0_[3] ),
        .I4(\init_state_r_reg_n_0_[2] ),
        .I5(\init_state_r_reg_n_0_[0] ),
        .O(\init_state_r[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h7F7F7F7777777777)) 
    \init_state_r[0]_i_7 
       (.I0(\init_state_r_reg_n_0_[4] ),
        .I1(\init_state_r_reg_n_0_[5] ),
        .I2(\init_state_r_reg_n_0_[3] ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(\init_state_r_reg_n_0_[2] ),
        .I5(\init_state_r[0]_i_14_n_0 ),
        .O(\init_state_r[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000FFF000000CD)) 
    \init_state_r[0]_i_8 
       (.I0(\init_state_r[1]_i_10_n_0 ),
        .I1(prech_pending_r_reg_0),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(\init_state_r_reg_n_0_[2] ),
        .I5(prbs_rdlvl_done_pulse0),
        .O(\init_state_r[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000AE00FF000000)) 
    \init_state_r[0]_i_9 
       (.I0(prech_pending_r_reg_0),
        .I1(rdlvl_stg1_done_reg),
        .I2(complex_oclkdelay_calib_done_r1),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(\init_state_r_reg_n_0_[0] ),
        .O(\init_state_r[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hC8FFC8FFC8FFC800)) 
    \init_state_r[1]_i_1 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(prech_pending_r_reg_0),
        .I3(\init_state_r_reg_n_0_[6] ),
        .I4(\init_state_r[1]_i_2_n_0 ),
        .I5(\init_state_r[1]_i_3_n_0 ),
        .O(\init_state_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \init_state_r[1]_i_10 
       (.I0(complex_num_reads_dec_reg__0[0]),
        .I1(complex_num_reads_dec_reg__0[1]),
        .I2(complex_row0_rd_done),
        .I3(rdlvl_stg1_done_reg),
        .I4(complex_num_reads_dec_reg__0[3]),
        .I5(complex_num_reads_dec_reg__0[2]),
        .O(\init_state_r[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hEEAAEEBAFFFFFFFF)) 
    \init_state_r[1]_i_12 
       (.I0(\init_state_r[2]_i_18_n_0 ),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(ddr2_pre_flag_r_reg_n_0),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(\init_state_r_reg_n_0_[2] ),
        .I5(\init_state_r_reg_n_0_[3] ),
        .O(\init_state_r[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0030003323032303)) 
    \init_state_r[1]_i_13 
       (.I0(rdlvl_stg1_done_reg_0),
        .I1(\init_state_r_reg_n_0_[3] ),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(dqs_found_done_r_reg_0),
        .I5(\init_state_r_reg_n_0_[1] ),
        .O(\init_state_r[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFBBBBBBBBBFBBBB)) 
    \init_state_r[1]_i_14 
       (.I0(\init_state_r_reg_n_0_[4] ),
        .I1(\init_state_r_reg_n_0_[5] ),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(\init_state_r_reg_n_0_[3] ),
        .I5(\init_state_r_reg_n_0_[0] ),
        .O(\init_state_r[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAABFBEBFBF)) 
    \init_state_r[1]_i_15 
       (.I0(\init_state_r_reg_n_0_[3] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(wrcal_prech_req),
        .I4(cnt_cmd_done_r),
        .I5(\init_state_r_reg_n_0_[2] ),
        .O(\init_state_r[1]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \init_state_r[1]_i_2 
       (.I0(\init_state_r[1]_i_4_n_0 ),
        .I1(\init_state_r_reg_n_0_[4] ),
        .I2(\init_state_r_reg_n_0_[5] ),
        .I3(\init_state_r[5]_i_9_n_0 ),
        .I4(\init_state_r[1]_i_5_n_0 ),
        .O(\init_state_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF000000FD)) 
    \init_state_r[1]_i_3 
       (.I0(\init_state_r[1]_i_6_n_0 ),
        .I1(\init_state_r[1]_i_7_n_0 ),
        .I2(\init_state_r[1]_i_8_n_0 ),
        .I3(\init_state_r_reg_n_0_[5] ),
        .I4(\init_state_r_reg_n_0_[4] ),
        .I5(\init_state_r[1]_i_9_n_0 ),
        .O(\init_state_r[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF74FF)) 
    \init_state_r[1]_i_4 
       (.I0(complex_sample_cnt_inc_i_2_n_0),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\init_state_r[1]_i_10_n_0 ),
        .I3(\init_state_r_reg_n_0_[3] ),
        .I4(\init_state_r_reg_n_0_[2] ),
        .I5(\init_state_r[3]_i_12_n_0 ),
        .O(\init_state_r[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000005D0000FF)) 
    \init_state_r[1]_i_5 
       (.I0(\init_state_r_reg_n_0_[2] ),
        .I1(\one_rank.stg1_wr_done_reg_2 ),
        .I2(prech_pending_r_reg_0),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(\init_state_r_reg_n_0_[3] ),
        .O(\init_state_r[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0D0505FF)) 
    \init_state_r[1]_i_6 
       (.I0(\init_state_r[3]_i_10_n_0 ),
        .I1(rdlvl_stg1_done_reg_0),
        .I2(\init_state_r_reg_n_0_[3] ),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(\init_state_r_reg_n_0_[2] ),
        .O(\init_state_r[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h1100000003CC0000)) 
    \init_state_r[1]_i_7 
       (.I0(rdlvl_last_byte_done_reg),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(mem_init_done_r),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(\init_state_r_reg_n_0_[2] ),
        .I5(\init_state_r_reg_n_0_[3] ),
        .O(\init_state_r[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000AA8A00000000)) 
    \init_state_r[1]_i_8 
       (.I0(\init_state_r[2]_i_14_n_0 ),
        .I1(rdlvl_stg1_done_r1),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(reset_rd_addr_r1),
        .I4(\oclk_wr_cnt[3]_i_5_n_0 ),
        .I5(\init_state_r_reg_n_0_[1] ),
        .O(\init_state_r[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hD0FFD0FFD0FFD0D0)) 
    \init_state_r[1]_i_9 
       (.I0(\init_state_r[1]_i_12_n_0 ),
        .I1(\init_state_r[1]_i_13_n_0 ),
        .I2(\init_state_r[6]_i_4_n_0 ),
        .I3(\init_state_r[1]_i_14_n_0 ),
        .I4(\init_state_r[5]_i_6_n_0 ),
        .I5(\init_state_r[1]_i_15_n_0 ),
        .O(\init_state_r[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h7777777744444744)) 
    \init_state_r[2]_i_1 
       (.I0(\init_state_r[2]_i_2_n_0 ),
        .I1(\init_state_r_reg_n_0_[6] ),
        .I2(\init_state_r[2]_i_3_n_0 ),
        .I3(\init_state_r_reg_n_0_[5] ),
        .I4(\init_state_r[2]_i_4_n_0 ),
        .I5(\init_state_r[2]_i_5_n_0 ),
        .O(\init_state_r[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0DFF0D000D00)) 
    \init_state_r[2]_i_10 
       (.I0(\init_state_r[2]_i_16_n_0 ),
        .I1(cnt_init_mr_done_r),
        .I2(\init_state_r[5]_i_10_n_0 ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(mem_init_done_r),
        .I5(\init_state_r[2]_i_17_n_0 ),
        .O(\init_state_r[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h4050505015151515)) 
    \init_state_r[2]_i_11 
       (.I0(\init_state_r_reg_n_0_[3] ),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(dqs_found_done_r_reg),
        .I4(rdlvl_stg1_done_reg),
        .I5(\init_state_r_reg_n_0_[2] ),
        .O(\init_state_r[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h8FFFFF8FFF8F8F8F)) 
    \init_state_r[2]_i_12 
       (.I0(\init_state_r[2]_i_18_n_0 ),
        .I1(\init_state_r[4]_i_13_n_0 ),
        .I2(\init_state_r_reg_n_0_[3] ),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(\init_state_r_reg_n_0_[2] ),
        .O(\init_state_r[2]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \init_state_r[2]_i_13 
       (.I0(\one_rank.stg1_wr_done_reg_2 ),
        .I1(prech_pending_r_reg_0),
        .O(\init_state_r[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEFFFFF)) 
    \init_state_r[2]_i_14 
       (.I0(\init_state_r_reg_n_0_[0] ),
        .I1(\init_state_r[6]_i_29_n_0 ),
        .I2(complex_num_writes_dec_reg__0[0]),
        .I3(complex_num_writes_dec_reg__0[1]),
        .I4(rdlvl_stg1_done_reg),
        .I5(complex_row0_wr_done),
        .O(\init_state_r[2]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \init_state_r[2]_i_16 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(dqs_found_done_r_reg),
        .I2(rdlvl_stg1_done_reg),
        .O(\init_state_r[2]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    \init_state_r[2]_i_17 
       (.I0(\init_state_r_reg_n_0_[0] ),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(\init_state_r_reg_n_0_[3] ),
        .O(\init_state_r[2]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h4044)) 
    \init_state_r[2]_i_18 
       (.I0(\init_state_r_reg_n_0_[2] ),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(mem_init_done_r),
        .I3(cnt_init_af_done_r),
        .O(\init_state_r[2]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \init_state_r[2]_i_2 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .O(\init_state_r[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2230333022300030)) 
    \init_state_r[2]_i_3 
       (.I0(\init_state_r[2]_i_6_n_0 ),
        .I1(\init_state_r_reg_n_0_[4] ),
        .I2(\init_state_r[2]_i_2_n_0 ),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(\init_state_r_reg_n_0_[3] ),
        .I5(\init_state_r[2]_i_7_n_0 ),
        .O(\init_state_r[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEAAFEFA)) 
    \init_state_r[2]_i_4 
       (.I0(\oclk_wr_cnt[3]_i_5_n_0 ),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(\init_state_r[3]_i_14_n_0 ),
        .I4(complex_sample_cnt_inc_i_2_n_0),
        .I5(\init_state_r[2]_i_8_n_0 ),
        .O(\init_state_r[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000F00DD000000DD)) 
    \init_state_r[2]_i_5 
       (.I0(\init_state_r[2]_i_9_n_0 ),
        .I1(\init_state_r[2]_i_10_n_0 ),
        .I2(\init_state_r[2]_i_11_n_0 ),
        .I3(\init_state_r_reg_n_0_[5] ),
        .I4(\init_state_r_reg_n_0_[4] ),
        .I5(\init_state_r[2]_i_12_n_0 ),
        .O(\init_state_r[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'h9D)) 
    \init_state_r[2]_i_6 
       (.I0(\init_state_r_reg_n_0_[0] ),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(cnt_cmd_done_r),
        .O(\init_state_r[2]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'hFF55FF54)) 
    \init_state_r[2]_i_7 
       (.I0(\init_state_r_reg_n_0_[0] ),
        .I1(wrcal_done_reg),
        .I2(wrlvl_byte_redo),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(prech_pending_r_reg_0),
        .O(\init_state_r[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF323FFFFF)) 
    \init_state_r[2]_i_8 
       (.I0(\init_state_r[2]_i_13_n_0 ),
        .I1(\init_state_r[5]_i_12_n_0 ),
        .I2(\init_state_r[2]_i_2_n_0 ),
        .I3(\init_state_r[5]_i_10_n_0 ),
        .I4(\init_state_r_reg_n_0_[4] ),
        .I5(\init_state_r[5]_i_9_n_0 ),
        .O(\init_state_r[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFC080FF80)) 
    \init_state_r[2]_i_9 
       (.I0(rdlvl_stg1_done_r1),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(\init_state_r[2]_i_14_n_0 ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(rdlvl_stg1_done_reg_1),
        .I5(\oclk_wr_cnt[3]_i_5_n_0 ),
        .O(\init_state_r[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h2222222222022222)) 
    \init_state_r[3]_i_1 
       (.I0(\init_state_r[3]_i_2_n_0 ),
        .I1(\init_state_r[3]_i_3_n_0 ),
        .I2(\init_state_r[3]_i_4_n_0 ),
        .I3(\init_state_r[3]_i_5_n_0 ),
        .I4(\init_state_r_reg_n_0_[5] ),
        .I5(\init_state_r[3]_i_6_n_0 ),
        .O(\init_state_r[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \init_state_r[3]_i_10 
       (.I0(\init_state_r_reg_n_0_[0] ),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(ddr2_refresh_flag_r),
        .I3(cnt_init_mr_done_r),
        .O(\init_state_r[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h800AAAAAA0AAAAAA)) 
    \init_state_r[3]_i_11 
       (.I0(\init_state_r_reg_n_0_[3] ),
        .I1(reset_rd_addr_r1),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(\init_state_r[3]_i_16_n_0 ),
        .O(\init_state_r[3]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'hFFF4)) 
    \init_state_r[3]_i_12 
       (.I0(rdlvl_stg1_done_r1),
        .I1(rdlvl_stg1_done_reg),
        .I2(prech_pending_r_reg_0),
        .I3(\init_state_r_reg_n_0_[1] ),
        .O(\init_state_r[3]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \init_state_r[3]_i_13 
       (.I0(\init_state_r_reg_n_0_[3] ),
        .I1(\init_state_r_reg_n_0_[4] ),
        .O(\init_state_r[3]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'hFFF4)) 
    \init_state_r[3]_i_14 
       (.I0(complex_oclkdelay_calib_done_r1),
        .I1(rdlvl_stg1_done_reg),
        .I2(prech_pending_r_reg_0),
        .I3(\init_state_r_reg_n_0_[1] ),
        .O(\init_state_r[3]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'h00301111)) 
    \init_state_r[3]_i_15 
       (.I0(ddr2_pre_flag_r_reg_n_0),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(cnt_init_af_done_r),
        .I3(mem_init_done_r),
        .I4(\init_state_r_reg_n_0_[1] ),
        .O(\init_state_r[3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFBBFFFFFFFF)) 
    \init_state_r[3]_i_16 
       (.I0(rdlvl_stg1_done_reg),
        .I1(dqs_found_done_r_reg),
        .I2(rdlvl_last_byte_done),
        .I3(\one_rank.stg1_wr_done_reg_2 ),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(pi_calib_done),
        .O(\init_state_r[3]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h4544444445454444)) 
    \init_state_r[3]_i_2 
       (.I0(\init_state_r_reg_n_0_[6] ),
        .I1(\init_state_r[3]_i_7_n_0 ),
        .I2(\wrcal_reads[7]_i_4_n_0 ),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(rdlvl_stg1_done_reg_0),
        .O(\init_state_r[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000BBBA)) 
    \init_state_r[3]_i_3 
       (.I0(\init_state_r[3]_i_9_n_0 ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(rdlvl_stg1_done_reg_0),
        .I3(\init_state_r[3]_i_10_n_0 ),
        .I4(\init_state_r[3]_i_11_n_0 ),
        .I5(\init_state_r[6]_i_26_n_0 ),
        .O(\init_state_r[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF333F3BBF3BB33BB)) 
    \init_state_r[3]_i_4 
       (.I0(\init_state_r[3]_i_12_n_0 ),
        .I1(\init_state_r[3]_i_13_n_0 ),
        .I2(\init_state_r[3]_i_14_n_0 ),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(\init_state_r_reg_n_0_[0] ),
        .O(\init_state_r[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0400000044004000)) 
    \init_state_r[3]_i_5 
       (.I0(\wrcal_reads[7]_i_4_n_0 ),
        .I1(\init_state_r_reg_n_0_[4] ),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(rdlvl_stg1_done_r1),
        .I5(prech_pending_r_reg_0),
        .O(\init_state_r[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h1444440414044404)) 
    \init_state_r[3]_i_6 
       (.I0(\init_state_r_reg_n_0_[4] ),
        .I1(\init_state_r_reg_n_0_[3] ),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(cnt_cmd_done_r),
        .O(\init_state_r[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFBF3F3F3FBF3FFF3)) 
    \init_state_r[3]_i_7 
       (.I0(\init_state_r[4]_i_12_n_0 ),
        .I1(\init_state_r_reg_n_0_[4] ),
        .I2(\init_state_r_reg_n_0_[5] ),
        .I3(\init_state_r_reg_n_0_[3] ),
        .I4(\init_state_r_reg_n_0_[2] ),
        .I5(\init_state_r[3]_i_15_n_0 ),
        .O(\init_state_r[3]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'hFFFF10F0)) 
    \init_state_r[3]_i_9 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(mem_init_done_r),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(\init_state_r_reg_n_0_[3] ),
        .O(\init_state_r[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hC8FFC8FFC8FFC800)) 
    \init_state_r[4]_i_1 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(prech_pending_r_reg_0),
        .I3(\init_state_r_reg_n_0_[6] ),
        .I4(\init_state_r[4]_i_2_n_0 ),
        .I5(\init_state_r[4]_i_3_n_0 ),
        .O(\init_state_r[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF707070FFFFFFFF)) 
    \init_state_r[4]_i_10 
       (.I0(mem_init_done_r),
        .I1(ddr2_refresh_flag_r),
        .I2(cnt_init_mr_done_r),
        .I3(rdlvl_stg1_done_reg),
        .I4(dqs_found_done_r_reg),
        .I5(\init_state_r_reg_n_0_[1] ),
        .O(\init_state_r[4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hF377FF33FF773333)) 
    \init_state_r[4]_i_11 
       (.I0(rdlvl_stg1_done_reg_1),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(reset_rd_addr_r1),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(rdlvl_stg1_done_r1),
        .O(\init_state_r[4]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555455)) 
    \init_state_r[4]_i_12 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(reg_ctrl_cnt_r_reg__0[0]),
        .I2(reg_ctrl_cnt_r_reg__0[1]),
        .I3(reg_ctrl_cnt_r_reg__0[3]),
        .I4(reg_ctrl_cnt_r_reg__0[2]),
        .I5(\init_state_r_reg_n_0_[0] ),
        .O(\init_state_r[4]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h88888888888B8888)) 
    \init_state_r[4]_i_13 
       (.I0(mem_init_done_r),
        .I1(rdlvl_stg1_done_reg_0),
        .I2(num_refresh_reg__0[0]),
        .I3(num_refresh_reg__0[1]),
        .I4(num_refresh_reg__0[3]),
        .I5(num_refresh_reg__0[2]),
        .O(\init_state_r[4]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \init_state_r[4]_i_14 
       (.I0(prech_pending_r_reg_0),
        .I1(complex_oclkdelay_calib_done_r1),
        .I2(rdlvl_stg1_done_reg),
        .O(\init_state_r[4]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAABAAAA)) 
    \init_state_r[4]_i_15 
       (.I0(\init_state_r[4]_i_16_n_0 ),
        .I1(\one_rank.stg1_wr_done_reg_2 ),
        .I2(prech_pending_r_reg_0),
        .I3(\init_state_r_reg_n_0_[3] ),
        .I4(\init_state_r_reg_n_0_[2] ),
        .I5(\init_state_r[2]_i_2_n_0 ),
        .O(\init_state_r[4]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \init_state_r[4]_i_16 
       (.I0(\init_state_r_reg_n_0_[5] ),
        .I1(\init_state_r_reg_n_0_[4] ),
        .O(\init_state_r[4]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h1F1F1F111F1F1F1F)) 
    \init_state_r[4]_i_2 
       (.I0(\init_state_r[4]_i_4_n_0 ),
        .I1(\init_state_r[6]_i_26_n_0 ),
        .I2(\init_state_r[4]_i_5_n_0 ),
        .I3(\init_state_r[4]_i_6_n_0 ),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(\init_state_r[4]_i_7_n_0 ),
        .O(\init_state_r[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFABAAAA)) 
    \init_state_r[4]_i_3 
       (.I0(\init_state_r[4]_i_8_n_0 ),
        .I1(\init_state_r[5]_i_2_n_0 ),
        .I2(\init_state_r_reg_n_0_[3] ),
        .I3(\init_state_r[4]_i_9_n_0 ),
        .I4(\init_state_r_reg_n_0_[5] ),
        .I5(\init_state_r_reg_n_0_[4] ),
        .O(\init_state_r[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0333DDFFFFFFDDFF)) 
    \init_state_r[4]_i_4 
       (.I0(\init_state_r[4]_i_10_n_0 ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(\init_state_r_reg_n_0_[3] ),
        .I5(\init_state_r[4]_i_11_n_0 ),
        .O(\init_state_r[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0051FFFFFFFF)) 
    \init_state_r[4]_i_5 
       (.I0(\init_state_r[4]_i_12_n_0 ),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(\oclk_wr_cnt[3]_i_5_n_0 ),
        .I4(\init_state_r_reg_n_0_[5] ),
        .I5(\init_state_r_reg_n_0_[4] ),
        .O(\init_state_r[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \init_state_r[4]_i_6 
       (.I0(\init_state_r_reg_n_0_[2] ),
        .I1(\init_state_r_reg_n_0_[3] ),
        .O(\init_state_r[4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hF400F4FF)) 
    \init_state_r[4]_i_7 
       (.I0(mem_init_done_r),
        .I1(cnt_init_af_done_r),
        .I2(\init_state_r[4]_i_13_n_0 ),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(ddr2_pre_flag_r_reg_n_0),
        .O(\init_state_r[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF0BF0)) 
    \init_state_r[4]_i_8 
       (.I0(\init_state_r[4]_i_14_n_0 ),
        .I1(complex_sample_cnt_inc_i_2_n_0),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(\oclk_wr_cnt[3]_i_5_n_0 ),
        .I5(\init_state_r[4]_i_15_n_0 ),
        .O(\init_state_r[4]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'hC7000000)) 
    \init_state_r[4]_i_9 
       (.I0(cnt_cmd_done_r),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(\init_state_r_reg_n_0_[3] ),
        .O(\init_state_r[4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00FE0000)) 
    \init_state_r[5]_i_1 
       (.I0(\init_state_r[5]_i_2_n_0 ),
        .I1(\init_state_r_reg_n_0_[3] ),
        .I2(\init_state_r_reg_n_0_[4] ),
        .I3(\init_state_r[5]_i_3_n_0 ),
        .I4(\init_state_r[5]_i_4_n_0 ),
        .I5(\init_state_r[5]_i_5_n_0 ),
        .O(\init_state_r[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \init_state_r[5]_i_10 
       (.I0(\init_state_r_reg_n_0_[3] ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .O(\init_state_r[5]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'hFC304444)) 
    \init_state_r[5]_i_11 
       (.I0(pi_calib_done),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(rdlvl_stg1_done_r1),
        .I3(reset_rd_addr_r1),
        .I4(\init_state_r_reg_n_0_[1] ),
        .O(\init_state_r[5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDDDDDDFDDDDD)) 
    \init_state_r[5]_i_12 
       (.I0(\init_state_r_reg_n_0_[2] ),
        .I1(\init_state_r_reg_n_0_[3] ),
        .I2(rdlvl_stg1_done_reg),
        .I3(rdlvl_stg1_done_r1),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(\init_state_r_reg_n_0_[1] ),
        .O(\init_state_r[5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEFFFAA)) 
    \init_state_r[5]_i_2 
       (.I0(\init_state_r_reg_n_0_[0] ),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(wrcal_prech_req),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(cnt_cmd_done_r),
        .I5(\init_state_r[5]_i_6_n_0 ),
        .O(\init_state_r[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAABABAB)) 
    \init_state_r[5]_i_3 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[12]_i_2_n_0 ),
        .I1(\init_state_r_reg_n_0_[4] ),
        .I2(\oclk_wr_cnt[3]_i_5_n_0 ),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(cnt_cmd_done_r),
        .I5(\init_state_r_reg_n_0_[0] ),
        .O(\init_state_r[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFFFFFFFFFF)) 
    \init_state_r[5]_i_4 
       (.I0(\init_state_r[5]_i_7_n_0 ),
        .I1(\init_state_r[5]_i_8_n_0 ),
        .I2(\init_state_r[5]_i_9_n_0 ),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(\init_state_r[5]_i_10_n_0 ),
        .I5(\init_state_r_reg_n_0_[4] ),
        .O(\init_state_r[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0C0C0C0F0C0C0C2E)) 
    \init_state_r[5]_i_5 
       (.I0(\init_state_r[5]_i_11_n_0 ),
        .I1(\init_state_r_reg_n_0_[6] ),
        .I2(\init_state_r[2]_i_2_n_0 ),
        .I3(\init_state_r_reg_n_0_[5] ),
        .I4(\oclk_wr_cnt[3]_i_5_n_0 ),
        .I5(\init_state_r_reg_n_0_[4] ),
        .O(\init_state_r[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h4444444444444440)) 
    \init_state_r[5]_i_6 
       (.I0(\init_state_r_reg_n_0_[0] ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(wrcal_done_reg),
        .I3(wrlvl_byte_redo),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(prech_pending_r_reg_0),
        .O(\init_state_r[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004500)) 
    \init_state_r[5]_i_7 
       (.I0(prech_pending_r_reg_0),
        .I1(complex_oclkdelay_calib_done_r1),
        .I2(rdlvl_stg1_done_reg),
        .I3(\init_state_r[6]_i_31_n_0 ),
        .I4(\oclk_wr_cnt[3]_i_5_n_0 ),
        .I5(complex_sample_cnt_inc_i_2_n_0),
        .O(\init_state_r[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h1F111F1F1F111F11)) 
    \init_state_r[5]_i_8 
       (.I0(\init_state_r[3]_i_12_n_0 ),
        .I1(\init_state_r[4]_i_6_n_0 ),
        .I2(\init_state_r[5]_i_12_n_0 ),
        .I3(\init_state_r[2]_i_2_n_0 ),
        .I4(prech_pending_r_reg_0),
        .I5(\one_rank.stg1_wr_done_reg_2 ),
        .O(\init_state_r[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h2020202020002020)) 
    \init_state_r[5]_i_9 
       (.I0(\init_state_r_reg_n_0_[3] ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(rdlvl_stg1_done_r1),
        .I4(rdlvl_stg1_done_reg),
        .I5(\init_state_r_reg_n_0_[0] ),
        .O(\init_state_r[5]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF45454544)) 
    \init_state_r[6]_i_1 
       (.I0(\init_state_r[6]_i_3_n_0 ),
        .I1(\init_state_r[6]_i_4_n_0 ),
        .I2(\init_state_r[6]_i_5_n_0 ),
        .I3(\init_state_r[6]_i_6_n_0 ),
        .I4(\init_state_r[6]_i_7_n_0 ),
        .I5(\init_state_r[6]_i_8_n_0 ),
        .O(\init_state_r[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \init_state_r[6]_i_10 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\init_state_r_reg_n_0_[5] ),
        .I3(\init_state_r_reg_n_0_[4] ),
        .I4(\init_state_r_reg_n_0_[2] ),
        .I5(\init_state_r_reg_n_0_[3] ),
        .O(\init_state_r[6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFEF0F0FEFEF0F0F)) 
    \init_state_r[6]_i_11 
       (.I0(\init_state_r_reg_n_0_[0] ),
        .I1(cnt_cmd_done_r),
        .I2(\init_state_r[6]_i_4_n_0 ),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(\init_state_r_reg_n_0_[3] ),
        .I5(\init_state_r_reg_n_0_[1] ),
        .O(\init_state_r[6]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0202020202020222)) 
    \init_state_r[6]_i_12 
       (.I0(\init_state_r[6]_i_27_n_0 ),
        .I1(\init_state_r[6]_i_28_n_0 ),
        .I2(\wrcal_reads[7]_i_5_n_0 ),
        .I3(prech_pending_r_reg_0),
        .I4(prbs_rdlvl_done_pulse0),
        .I5(rdlvl_stg1_rank_done),
        .O(\init_state_r[6]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_state_r[6]_i_13 
       (.I0(\init_state_r_reg_n_0_[0] ),
        .I1(cnt_cmd_done_r),
        .O(\init_state_r[6]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \init_state_r[6]_i_14 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .O(\init_state_r[6]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \init_state_r[6]_i_15 
       (.I0(\init_state_r_reg_n_0_[5] ),
        .I1(\init_state_r_reg_n_0_[4] ),
        .I2(\init_state_r_reg_n_0_[3] ),
        .O(\init_state_r[6]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00007F00FFFFFFFF)) 
    \init_state_r[6]_i_16 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(reset_rd_addr_r1),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(cnt_cmd_done_r),
        .I5(\init_state_r_reg_n_0_[3] ),
        .O(\init_state_r[6]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \init_state_r[6]_i_17 
       (.I0(complex_row0_wr_done),
        .I1(rdlvl_stg1_done_reg),
        .I2(complex_num_writes_dec_reg__0[1]),
        .I3(complex_num_writes_dec_reg__0[0]),
        .I4(\init_state_r[6]_i_29_n_0 ),
        .O(\init_state_r[6]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0D010D0D)) 
    \init_state_r[6]_i_18 
       (.I0(\init_state_r[6]_i_30_n_0 ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(\init_state_r_reg_n_0_[3] ),
        .I3(cnt_dllk_zqinit_done_r),
        .I4(\init_state_r[6]_i_31_n_0 ),
        .I5(\init_state_r[6]_i_15_n_0 ),
        .O(\init_state_r[6]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEAAAAAAAAAAAA)) 
    \init_state_r[6]_i_19 
       (.I0(\init_state_r_reg_n_0_[4] ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(cnt_cmd_done_r),
        .I4(\init_state_r_reg_n_0_[3] ),
        .I5(\init_state_r[6]_i_32_n_0 ),
        .O(\init_state_r[6]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h1F1FFFFF1F1FFF00)) 
    \init_state_r[6]_i_2 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(prech_pending_r_reg_0),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(\init_state_r[6]_i_9_n_0 ),
        .I4(\init_state_r_reg_n_0_[6] ),
        .I5(\init_state_r[6]_i_10_n_0 ),
        .O(\init_state_r[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BBBBA0AA)) 
    \init_state_r[6]_i_20 
       (.I0(\init_state_r[6]_i_33_n_0 ),
        .I1(complex_sample_cnt_inc_i_2_n_0),
        .I2(rdlvl_stg1_done_reg),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(\oclk_wr_cnt[3]_i_5_n_0 ),
        .O(\init_state_r[6]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h00FF000000FFBEFF)) 
    \init_state_r[6]_i_21 
       (.I0(cnt_cmd_done_r),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(\init_state_r_reg_n_0_[4] ),
        .I4(\init_state_r_reg_n_0_[3] ),
        .I5(\init_state_r_reg_n_0_[2] ),
        .O(\init_state_r[6]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h1000101050405050)) 
    \init_state_r[6]_i_22 
       (.I0(\complex_wait_cnt[3]_i_4_n_0 ),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(rdlvl_stg1_done_r1),
        .I4(rdlvl_stg1_done_reg),
        .I5(prech_pending_r_reg_0),
        .O(\init_state_r[6]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF1010FF50)) 
    \init_state_r[6]_i_23 
       (.I0(\init_state_r[6]_i_34_n_0 ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(complex_sample_cnt_inc_i_2_n_0),
        .I3(\init_state_r[6]_i_35_n_0 ),
        .I4(\complex_wait_cnt[3]_i_4_n_0 ),
        .I5(\init_state_r[4]_i_6_n_0 ),
        .O(\init_state_r[6]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFEEEEFEEEEEEE)) 
    \init_state_r[6]_i_24 
       (.I0(\init_state_r[6]_i_36_n_0 ),
        .I1(\init_state_r[6]_i_37_n_0 ),
        .I2(burst_addr_r_reg_n_0),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(cnt_cmd_done_r),
        .O(\init_state_r[6]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDFDD0000)) 
    \init_state_r[6]_i_25 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(pi_phase_locked_all_r4),
        .I3(pi_phase_locked_all_r3),
        .I4(\init_state_r[2]_i_7_n_0 ),
        .I5(\init_state_r[6]_i_38_n_0 ),
        .O(\init_state_r[6]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \init_state_r[6]_i_26 
       (.I0(\init_state_r_reg_n_0_[5] ),
        .I1(\init_state_r_reg_n_0_[4] ),
        .O(\init_state_r[6]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h0000FF01FFFFFFFF)) 
    \init_state_r[6]_i_27 
       (.I0(dqs_found_done_r_reg),
        .I1(pi_dqs_found_rank_done),
        .I2(prech_pending_r_reg_0),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(cnt_cmd_done_r),
        .I5(\init_state_r_reg_n_0_[1] ),
        .O(\init_state_r[6]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAABAAAAAA)) 
    \init_state_r[6]_i_28 
       (.I0(\init_state_r_reg_n_0_[2] ),
        .I1(\back_to_back_reads_2_1.num_reads_reg_n_0_[2] ),
        .I2(\back_to_back_reads_2_1.num_reads_reg_n_0_[1] ),
        .I3(\back_to_back_reads_2_1.num_reads_reg_n_0_[0] ),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(\init_state_r_reg_n_0_[1] ),
        .O(\init_state_r[6]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \init_state_r[6]_i_29 
       (.I0(complex_num_writes_dec_reg__0[2]),
        .I1(complex_num_writes_dec_reg__0[3]),
        .I2(rdlvl_stg1_done_r1),
        .I3(complex_num_writes_dec_reg__0[4]),
        .O(\init_state_r[6]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBABABBBA)) 
    \init_state_r[6]_i_3 
       (.I0(\init_state_r_reg_n_0_[6] ),
        .I1(\init_state_r[6]_i_11_n_0 ),
        .I2(\init_state_r[6]_i_12_n_0 ),
        .I3(\init_state_r[6]_i_13_n_0 ),
        .I4(\init_state_r[6]_i_14_n_0 ),
        .I5(\init_state_r[6]_i_15_n_0 ),
        .O(\init_state_r[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000F0077FF0F0077)) 
    \init_state_r[6]_i_30 
       (.I0(ck_addr_cmd_delay_done),
        .I1(p_47_in),
        .I2(cnt_init_pre_wait_done_r),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(cnt_cmd_done_r),
        .O(\init_state_r[6]_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \init_state_r[6]_i_31 
       (.I0(\init_state_r_reg_n_0_[0] ),
        .I1(\init_state_r_reg_n_0_[1] ),
        .O(\init_state_r[6]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDDDDDDDDDFDD)) 
    \init_state_r[6]_i_32 
       (.I0(\init_state_r_reg_n_0_[2] ),
        .I1(\init_state_r[2]_i_2_n_0 ),
        .I2(oclk_wr_cnt_reg__0[1]),
        .I3(oclk_wr_cnt_reg__0[0]),
        .I4(oclk_wr_cnt_reg__0[2]),
        .I5(oclk_wr_cnt_reg__0[3]),
        .O(\init_state_r[6]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEEEFEEEEE)) 
    \init_state_r[6]_i_33 
       (.I0(\complex_wait_cnt[3]_i_4_n_0 ),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(complex_oclkdelay_calib_done_r1),
        .I4(rdlvl_stg1_done_reg),
        .I5(prech_pending_r_reg_0),
        .O(\init_state_r[6]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hEEFEEEFEEEFEFFFF)) 
    \init_state_r[6]_i_34 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(prech_pending_r_reg_0),
        .I2(rdlvl_stg1_done_reg),
        .I3(rdlvl_stg1_done_r1),
        .I4(\init_state_r[1]_i_10_n_0 ),
        .I5(\init_state_r_reg_n_0_[0] ),
        .O(\init_state_r[6]_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h2022)) 
    \init_state_r[6]_i_35 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(rdlvl_stg1_done_r1),
        .I3(rdlvl_stg1_done_reg),
        .O(\init_state_r[6]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \init_state_r[6]_i_36 
       (.I0(wrcal_wr_cnt_reg__0[2]),
        .I1(wrcal_wr_cnt_reg__0[1]),
        .I2(wrcal_wr_cnt_reg__0[3]),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(wrcal_wr_cnt_reg__0[0]),
        .O(\init_state_r[6]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h1111111111110010)) 
    \init_state_r[6]_i_37 
       (.I0(\init_state_r_reg_n_0_[0] ),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(cnt_cmd_done_r),
        .I3(wrcal_prech_req),
        .I4(wrcal_done_reg),
        .I5(prech_pending_r_reg_0),
        .O(\init_state_r[6]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \init_state_r[6]_i_38 
       (.I0(\wrcal_reads_reg_n_0_[2] ),
        .I1(\wrcal_reads_reg_n_0_[3] ),
        .I2(\wrcal_reads_reg_n_0_[4] ),
        .I3(\wrcal_reads_reg_n_0_[6] ),
        .I4(\init_state_r[6]_i_40_n_0 ),
        .O(\init_state_r[6]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_state_r[6]_i_4 
       (.I0(\init_state_r_reg_n_0_[4] ),
        .I1(\init_state_r_reg_n_0_[5] ),
        .O(\init_state_r[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFBFFFFFFFF)) 
    \init_state_r[6]_i_40 
       (.I0(\wrcal_reads_reg_n_0_[1] ),
        .I1(\wrcal_reads_reg_n_0_[0] ),
        .I2(\wrcal_reads_reg_n_0_[5] ),
        .I3(\wrcal_reads_reg_n_0_[7] ),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(\init_state_r_reg_n_0_[0] ),
        .O(\init_state_r[6]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAEAAAAA)) 
    \init_state_r[6]_i_5 
       (.I0(\init_state_r[6]_i_16_n_0 ),
        .I1(complex_sample_cnt_inc_i_2_n_0),
        .I2(\init_state_r[6]_i_17_n_0 ),
        .I3(prech_req_r_i_2_n_0),
        .I4(\init_state_r_reg_n_0_[2] ),
        .I5(\init_state_r[6]_i_18_n_0 ),
        .O(\init_state_r[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8AAAAAAAAAA)) 
    \init_state_r[6]_i_6 
       (.I0(\init_state_r[6]_i_19_n_0 ),
        .I1(\init_state_r[6]_i_20_n_0 ),
        .I2(\init_state_r[6]_i_21_n_0 ),
        .I3(\wrcal_reads[7]_i_4_n_0 ),
        .I4(\init_state_r[6]_i_22_n_0 ),
        .I5(\init_state_r[6]_i_23_n_0 ),
        .O(\init_state_r[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000000E200FFFFFF)) 
    \init_state_r[6]_i_7 
       (.I0(\init_state_r[6]_i_24_n_0 ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(\init_state_r[6]_i_25_n_0 ),
        .I3(\init_state_r_reg_n_0_[3] ),
        .I4(\init_state_r_reg_n_0_[4] ),
        .I5(\init_state_r_reg_n_0_[5] ),
        .O(\init_state_r[6]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'h08880808)) 
    \init_state_r[6]_i_8 
       (.I0(\ocal_act_wait_cnt[3]_i_3_n_0 ),
        .I1(\init_state_r_reg_n_0_[6] ),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(prech_pending_r_reg_0),
        .O(\init_state_r[6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \init_state_r[6]_i_9 
       (.I0(\oclk_wr_cnt[3]_i_5_n_0 ),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(\init_state_r[6]_i_26_n_0 ),
        .I3(rdlvl_stg1_done_r1),
        .I4(reset_rd_addr_r1),
        .I5(\init_state_r_reg_n_0_[0] ),
        .O(\init_state_r[6]_i_9_n_0 ));
  FDRE \init_state_r_reg[0] 
       (.C(CLK),
        .CE(\init_state_r[6]_i_1_n_0 ),
        .D(\init_state_r[0]_i_1_n_0 ),
        .Q(\init_state_r_reg_n_0_[0] ),
        .R(rstdiv0_sync_r1_reg_rep__4));
  FDRE \init_state_r_reg[1] 
       (.C(CLK),
        .CE(\init_state_r[6]_i_1_n_0 ),
        .D(\init_state_r[1]_i_1_n_0 ),
        .Q(\init_state_r_reg_n_0_[1] ),
        .R(rstdiv0_sync_r1_reg_rep__4));
  FDRE \init_state_r_reg[2] 
       (.C(CLK),
        .CE(\init_state_r[6]_i_1_n_0 ),
        .D(\init_state_r[2]_i_1_n_0 ),
        .Q(\init_state_r_reg_n_0_[2] ),
        .R(rstdiv0_sync_r1_reg_rep__4));
  FDRE \init_state_r_reg[3] 
       (.C(CLK),
        .CE(\init_state_r[6]_i_1_n_0 ),
        .D(\init_state_r[3]_i_1_n_0 ),
        .Q(\init_state_r_reg_n_0_[3] ),
        .R(rstdiv0_sync_r1_reg_rep__4));
  FDRE \init_state_r_reg[4] 
       (.C(CLK),
        .CE(\init_state_r[6]_i_1_n_0 ),
        .D(\init_state_r[4]_i_1_n_0 ),
        .Q(\init_state_r_reg_n_0_[4] ),
        .R(rstdiv0_sync_r1_reg_rep__4));
  FDRE \init_state_r_reg[5] 
       (.C(CLK),
        .CE(\init_state_r[6]_i_1_n_0 ),
        .D(\init_state_r[5]_i_1_n_0 ),
        .Q(\init_state_r_reg_n_0_[5] ),
        .R(rstdiv0_sync_r1_reg_rep__4));
  FDRE \init_state_r_reg[6] 
       (.C(CLK),
        .CE(\init_state_r[6]_i_1_n_0 ),
        .D(\init_state_r[6]_i_2_n_0 ),
        .Q(\init_state_r_reg_n_0_[6] ),
        .R(rstdiv0_sync_r1_reg_rep__4));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000040)) 
    mem_init_done_r_i_1
       (.I0(\init_state_r[2]_i_2_n_0 ),
        .I1(ddr2_refresh_flag_r),
        .I2(cnt_init_mr_done_r),
        .I3(\init_state_r_reg_n_0_[4] ),
        .I4(\cnt_init_mr_r[0]_i_2_n_0 ),
        .I5(mem_init_done_r),
        .O(mem_init_done_r_i_1_n_0));
  FDRE mem_init_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(mem_init_done_r_i_1_n_0),
        .Q(mem_init_done_r),
        .R(rstdiv0_sync_r1_reg_rep__4));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_0_5_i_2
       (.I0(mc_ras_n),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[12] ),
        .I2(init_calib_complete_reg_rep__1),
        .O(\my_empty_reg[6]_1 [0]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_0_5_i_2__0
       (.I0(Q[29]),
        .I1(phy_wrdata[29]),
        .I2(init_calib_complete_reg_rep__0),
        .O(\my_empty_reg[7]_21 [1]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_0_5_i_3
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [20]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[12] ),
        .I2(init_calib_complete_reg_rep__1),
        .O(\my_empty_reg[6]_1 [1]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_0_5_i_3__0
       (.I0(Q[13]),
        .I1(phy_wrdata[13]),
        .I2(init_calib_complete_reg_rep__0),
        .O(\my_empty_reg[7]_21 [0]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_0_5_i_4
       (.I0(Q[61]),
        .I1(phy_wrdata[61]),
        .I2(init_calib_complete_reg_rep),
        .O(\my_empty_reg[7]_21 [3]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_0_5_i_5
       (.I0(Q[45]),
        .I1(phy_wrdata[45]),
        .I2(init_calib_complete_reg_rep__0),
        .O(\my_empty_reg[7]_21 [2]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_12_17_i_1
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [0]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .I2(init_calib_complete_reg_rep__1),
        .O(\my_empty_reg[6]_1 [4]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_12_17_i_1__0
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [5]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8] ),
        .I2(init_calib_complete_reg_rep__1),
        .O(\my_empty_reg[7]_20 [0]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_12_17_i_1__1
       (.I0(Q[31]),
        .I1(phy_wrdata[31]),
        .I2(init_calib_complete_reg_rep__0),
        .O(\my_empty_reg[7]_21 [9]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_12_17_i_2
       (.I0(Q[15]),
        .I1(phy_wrdata[45]),
        .I2(init_calib_complete_reg_rep__0),
        .O(\my_empty_reg[7]_21 [8]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_18_23_i_1
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [11]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .I2(init_calib_complete_reg_rep__1),
        .O(\my_empty_reg[6]_1 [5]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_18_23_i_1__0
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [16]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8] ),
        .I2(init_calib_complete_reg_rep__1),
        .O(\my_empty_reg[7]_20 [1]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_18_23_i_1__1
       (.I0(Q[63]),
        .I1(phy_wrdata[63]),
        .I2(init_calib_complete_reg_rep),
        .O(\my_empty_reg[7]_21 [11]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_18_23_i_2
       (.I0(Q[47]),
        .I1(phy_wrdata[47]),
        .I2(init_calib_complete_reg_rep__0),
        .O(\my_empty_reg[7]_21 [10]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_24_29_i_1__0
       (.I0(mc_cas_n),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[11] ),
        .I2(init_calib_complete_reg_rep__1),
        .O(\my_empty_reg[7]_20 [2]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_24_29_i_1__1
       (.I0(Q[16]),
        .I1(phy_wrdata[28]),
        .I2(init_calib_complete_reg_rep__0),
        .O(phy_dout[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_24_29_i_2__0
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [19]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[11] ),
        .I2(init_calib_complete_reg_rep__1),
        .O(\my_empty_reg[7]_20 [3]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_24_29_i_2__1
       (.I0(Q[0]),
        .I1(phy_wrdata[12]),
        .I2(init_calib_complete_reg_rep__1),
        .O(phy_dout[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_24_29_i_3
       (.I0(Q[48]),
        .I1(phy_wrdata[60]),
        .I2(init_calib_complete_reg_rep__0),
        .O(phy_dout[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_24_29_i_4
       (.I0(Q[32]),
        .I1(phy_wrdata[40]),
        .I2(init_calib_complete_reg_rep__0),
        .O(phy_dout[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_30_35_i_1
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [3]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6] ),
        .I2(init_calib_complete_reg_rep__1),
        .O(\my_empty_reg[7]_20 [4]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_30_35_i_1__0
       (.I0(Q[22]),
        .I1(phy_wrdata[30]),
        .I2(init_calib_complete_reg_rep__0),
        .O(phy_dout[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_30_35_i_1__1
       (.I0(Q[28]),
        .I1(phy_wrdata[28]),
        .I2(init_calib_complete_reg_rep__0),
        .O(\my_empty_reg[7]_21 [13]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_15_30_35_i_1__2
       (.I0(mc_ras_n),
        .I1(init_calib_complete_reg_rep__2),
        .I2(phy_ras_n),
        .O(\my_empty_reg[6]_1 [6]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_30_35_i_2
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [14]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6] ),
        .I2(init_calib_complete_reg_rep__1),
        .O(\my_empty_reg[7]_20 [5]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_30_35_i_2__0
       (.I0(Q[6]),
        .I1(phy_wrdata[14]),
        .I2(init_calib_complete_reg_rep__0),
        .O(phy_dout[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_30_35_i_2__1
       (.I0(Q[12]),
        .I1(phy_wrdata[12]),
        .I2(init_calib_complete_reg_rep__0),
        .O(\my_empty_reg[7]_21 [12]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_30_35_i_3
       (.I0(Q[54]),
        .I1(phy_wrdata[62]),
        .I2(init_calib_complete_reg_rep),
        .O(phy_dout[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_30_35_i_3__0
       (.I0(Q[60]),
        .I1(phy_wrdata[60]),
        .I2(init_calib_complete_reg_rep),
        .O(\my_empty_reg[7]_21 [15]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_30_35_i_4
       (.I0(Q[38]),
        .I1(phy_wrdata[46]),
        .I2(init_calib_complete_reg_rep__0),
        .O(phy_dout[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_30_35_i_4__0
       (.I0(Q[44]),
        .I1(phy_wrdata[40]),
        .I2(init_calib_complete_reg_rep__0),
        .O(\my_empty_reg[7]_21 [14]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_36_41_i_1
       (.I0(mc_cas_n),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0] ),
        .I2(init_calib_complete_reg_rep__1),
        .O(\my_empty_reg[6]_1 [7]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_36_41_i_1__0
       (.I0(Q[19]),
        .I1(phy_wrdata[31]),
        .I2(init_calib_complete_reg_rep__0),
        .O(phy_dout[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_36_41_i_1__1
       (.I0(Q[26]),
        .I1(phy_wrdata[30]),
        .I2(init_calib_complete_reg_rep__0),
        .O(\my_empty_reg[7]_21 [17]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_15_36_41_i_1__2
       (.I0(mc_odt),
        .I1(init_calib_complete_reg_rep__2),
        .I2(calib_odt),
        .O(\my_empty_reg[7]_20 [6]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_36_41_i_2
       (.I0(Q[3]),
        .I1(phy_wrdata[45]),
        .I2(init_calib_complete_reg_rep__1),
        .O(phy_dout[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_36_41_i_2__0
       (.I0(Q[10]),
        .I1(phy_wrdata[14]),
        .I2(init_calib_complete_reg_rep__0),
        .O(\my_empty_reg[7]_21 [16]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_42_47_i_1
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [4]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7] ),
        .I2(init_calib_complete_reg_rep__1),
        .O(\my_empty_reg[7]_20 [7]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_42_47_i_1__0
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [8]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0] ),
        .I2(init_calib_complete_reg_rep__1),
        .O(\my_empty_reg[6]_1 [8]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_42_47_i_1__1
       (.I0(Q[51]),
        .I1(phy_wrdata[63]),
        .I2(init_calib_complete_reg_rep),
        .O(phy_dout[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_42_47_i_1__2
       (.I0(Q[58]),
        .I1(phy_wrdata[62]),
        .I2(init_calib_complete_reg_rep),
        .O(\my_empty_reg[7]_21 [19]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_42_47_i_2
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [7]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[10] ),
        .I2(init_calib_complete_reg_rep__1),
        .O(\my_empty_reg[6]_1 [9]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_42_47_i_2__0
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [15]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7] ),
        .I2(init_calib_complete_reg_rep__1),
        .O(\my_empty_reg[7]_20 [8]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_42_47_i_2__1
       (.I0(Q[35]),
        .I1(phy_wrdata[47]),
        .I2(init_calib_complete_reg_rep__0),
        .O(phy_dout[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_42_47_i_2__2
       (.I0(Q[42]),
        .I1(phy_wrdata[46]),
        .I2(init_calib_complete_reg_rep__0),
        .O(\my_empty_reg[7]_21 [18]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_42_47_i_3
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [18]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[10] ),
        .I2(init_calib_complete_reg_rep__1),
        .O(\my_empty_reg[6]_1 [10]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_15_48_53_i_1
       (.I0(\cmd_pipe_plus.mc_bank_reg[4] [1]),
        .I1(init_calib_complete_reg_rep__2),
        .I2(phy_bank[4]),
        .O(\my_empty_reg[6]_1 [11]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_48_53_i_1__0
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [1]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .I2(init_calib_complete_reg_rep__1),
        .O(\my_empty_reg[7]_20 [9]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_48_53_i_1__1
       (.I0(Q[17]),
        .I1(phy_wrdata[29]),
        .I2(init_calib_complete_reg_rep__0),
        .O(phy_dout[17]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_48_53_i_1__2
       (.I0(Q[25]),
        .I1(phy_wrdata[29]),
        .I2(init_calib_complete_reg_rep__0),
        .O(\my_empty_reg[7]_21 [21]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_15_48_53_i_2
       (.I0(\cmd_pipe_plus.mc_bank_reg[4] [3]),
        .I1(init_calib_complete_reg_rep__2),
        .I2(phy_bank[4]),
        .O(\my_empty_reg[6]_1 [12]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_48_53_i_2__0
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [12]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .I2(init_calib_complete_reg_rep__1),
        .O(\my_empty_reg[7]_20 [10]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_48_53_i_2__1
       (.I0(Q[1]),
        .I1(phy_wrdata[13]),
        .I2(init_calib_complete_reg_rep__1),
        .O(phy_dout[16]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_48_53_i_2__2
       (.I0(Q[9]),
        .I1(phy_wrdata[13]),
        .I2(init_calib_complete_reg_rep__0),
        .O(\my_empty_reg[7]_21 [20]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_15_48_53_i_3
       (.I0(\cmd_pipe_plus.mc_bank_reg[4] [0]),
        .I1(init_calib_complete_reg_rep__2),
        .I2(phy_bank[3]),
        .O(\my_empty_reg[6]_1 [13]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_48_53_i_3__0
       (.I0(Q[49]),
        .I1(phy_wrdata[61]),
        .I2(init_calib_complete_reg_rep__0),
        .O(phy_dout[19]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_48_53_i_3__1
       (.I0(Q[57]),
        .I1(phy_wrdata[61]),
        .I2(init_calib_complete_reg_rep),
        .O(\my_empty_reg[7]_21 [23]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_15_48_53_i_3__2
       (.I0(\cmd_pipe_plus.mc_we_n_reg[0] ),
        .I1(init_calib_complete_reg_rep__1),
        .I2(phy_we_n),
        .O(\my_empty_reg[7]_20 [11]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_48_53_i_4
       (.I0(Q[33]),
        .I1(phy_wrdata[45]),
        .I2(init_calib_complete_reg_rep__0),
        .O(phy_dout[18]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_48_53_i_4__0
       (.I0(Q[41]),
        .I1(phy_wrdata[45]),
        .I2(init_calib_complete_reg_rep__0),
        .O(\my_empty_reg[7]_21 [22]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_15_54_59_i_1
       (.I0(\cmd_pipe_plus.mc_bank_reg[4] [2]),
        .I1(init_calib_complete_reg_rep__2),
        .I2(phy_bank[3]),
        .O(\my_empty_reg[6]_1 [14]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_54_59_i_1__0
       (.I0(Q[20]),
        .I1(phy_wrdata[28]),
        .I2(init_calib_complete_reg_rep__0),
        .O(phy_dout[21]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_54_59_i_1__1
       (.I0(Q[27]),
        .I1(phy_wrdata[31]),
        .I2(init_calib_complete_reg_rep__0),
        .O(\my_empty_reg[7]_21 [25]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_54_59_i_2
       (.I0(mc_cas_n),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1] ),
        .I2(init_calib_complete_reg_rep__1),
        .O(\my_empty_reg[6]_1 [15]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_54_59_i_2__0
       (.I0(Q[4]),
        .I1(phy_wrdata[12]),
        .I2(init_calib_complete_reg_rep__1),
        .O(phy_dout[20]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_54_59_i_2__1
       (.I0(Q[11]),
        .I1(phy_wrdata[45]),
        .I2(init_calib_complete_reg_rep__0),
        .O(\my_empty_reg[7]_21 [24]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_15_54_59_i_2__2
       (.I0(mc_cas_n),
        .I1(init_calib_complete_reg_rep__2),
        .I2(phy_cs_n),
        .O(\my_empty_reg[7]_20 [12]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_54_59_i_3
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [9]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1] ),
        .I2(init_calib_complete_reg_rep__1),
        .O(\my_empty_reg[6]_1 [16]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_54_59_i_3__0
       (.I0(Q[52]),
        .I1(phy_wrdata[60]),
        .I2(init_calib_complete_reg_rep),
        .O(phy_dout[23]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_54_59_i_3__1
       (.I0(Q[59]),
        .I1(phy_wrdata[63]),
        .I2(init_calib_complete_reg_rep),
        .O(\my_empty_reg[7]_21 [27]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_54_59_i_4
       (.I0(Q[36]),
        .I1(phy_wrdata[40]),
        .I2(init_calib_complete_reg_rep__0),
        .O(phy_dout[22]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_54_59_i_4__0
       (.I0(Q[43]),
        .I1(phy_wrdata[47]),
        .I2(init_calib_complete_reg_rep__0),
        .O(\my_empty_reg[7]_21 [26]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_15_60_65_i_1
       (.I0(\cmd_pipe_plus.mc_cke_reg[1] [0]),
        .I1(init_calib_complete_reg_rep__1),
        .I2(calib_cke),
        .O(\my_empty_reg[7]_20 [13]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_60_65_i_1__0
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [2]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ),
        .I2(init_calib_complete_reg_rep__1),
        .O(\my_empty_reg[6]_1 [17]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_60_65_i_1__1
       (.I0(Q[23]),
        .I1(phy_wrdata[31]),
        .I2(init_calib_complete_reg_rep__0),
        .O(phy_dout[25]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_60_65_i_1__2
       (.I0(Q[30]),
        .I1(phy_wrdata[30]),
        .I2(init_calib_complete_reg_rep__0),
        .O(\my_empty_reg[7]_21 [29]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_60_65_i_2
       (.I0(Q[7]),
        .I1(phy_wrdata[45]),
        .I2(init_calib_complete_reg_rep__0),
        .O(phy_dout[24]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_60_65_i_2__0
       (.I0(Q[14]),
        .I1(phy_wrdata[14]),
        .I2(init_calib_complete_reg_rep__0),
        .O(\my_empty_reg[7]_21 [28]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_15_66_71_i_1
       (.I0(\cmd_pipe_plus.mc_cke_reg[1] [1]),
        .I1(init_calib_complete_reg_rep__1),
        .I2(calib_cke),
        .O(\my_empty_reg[7]_20 [14]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_66_71_i_1__0
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [13]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ),
        .I2(init_calib_complete_reg_rep__1),
        .O(\my_empty_reg[6]_1 [18]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_66_71_i_1__1
       (.I0(Q[55]),
        .I1(phy_wrdata[63]),
        .I2(init_calib_complete_reg_rep),
        .O(phy_dout[27]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_66_71_i_1__2
       (.I0(Q[62]),
        .I1(phy_wrdata[62]),
        .I2(init_calib_complete_reg_rep),
        .O(\my_empty_reg[7]_21 [31]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_66_71_i_2
       (.I0(Q[39]),
        .I1(phy_wrdata[47]),
        .I2(init_calib_complete_reg_rep__0),
        .O(phy_dout[26]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_66_71_i_2__0
       (.I0(Q[46]),
        .I1(phy_wrdata[46]),
        .I2(init_calib_complete_reg_rep__0),
        .O(\my_empty_reg[7]_21 [30]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_6_11_i_1__0
       (.I0(mc_cas_n),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2] ),
        .I2(init_calib_complete_reg_rep__1),
        .O(\my_empty_reg[6]_1 [2]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_6_11_i_1__1
       (.I0(Q[18]),
        .I1(phy_wrdata[30]),
        .I2(init_calib_complete_reg_rep__0),
        .O(phy_dout[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_6_11_i_1__2
       (.I0(Q[24]),
        .I1(phy_wrdata[28]),
        .I2(init_calib_complete_reg_rep__0),
        .O(\my_empty_reg[7]_21 [5]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_6_11_i_2
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [10]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2] ),
        .I2(init_calib_complete_reg_rep__1),
        .O(\my_empty_reg[6]_1 [3]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_6_11_i_2__0
       (.I0(Q[2]),
        .I1(phy_wrdata[14]),
        .I2(init_calib_complete_reg_rep__1),
        .O(phy_dout[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_6_11_i_2__1
       (.I0(Q[8]),
        .I1(phy_wrdata[12]),
        .I2(init_calib_complete_reg_rep__0),
        .O(\my_empty_reg[7]_21 [4]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_6_11_i_3
       (.I0(Q[50]),
        .I1(phy_wrdata[62]),
        .I2(init_calib_complete_reg_rep),
        .O(phy_dout[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_6_11_i_3__0
       (.I0(Q[56]),
        .I1(phy_wrdata[60]),
        .I2(init_calib_complete_reg_rep),
        .O(\my_empty_reg[7]_21 [7]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_6_11_i_4
       (.I0(Q[34]),
        .I1(phy_wrdata[46]),
        .I2(init_calib_complete_reg_rep__0),
        .O(phy_dout[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_6_11_i_4__0
       (.I0(Q[40]),
        .I1(phy_wrdata[40]),
        .I2(init_calib_complete_reg_rep__0),
        .O(\my_empty_reg[7]_21 [6]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_72_77_i_1
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [6]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9] ),
        .I2(init_calib_complete_reg_rep__1),
        .O(\my_empty_reg[6]_1 [19]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_72_77_i_1__0
       (.I0(Q[21]),
        .I1(phy_wrdata[29]),
        .I2(init_calib_complete_reg_rep__0),
        .O(phy_dout[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_15_72_77_i_1__1
       (.I0(mc_cas_n),
        .I1(init_calib_complete_reg_rep__2),
        .I2(phy_cas_n),
        .O(\my_empty_reg[7]_20 [15]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_72_77_i_2
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [17]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9] ),
        .I2(init_calib_complete_reg_rep__1),
        .O(\my_empty_reg[6]_1 [20]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_72_77_i_2__0
       (.I0(Q[5]),
        .I1(phy_wrdata[13]),
        .I2(init_calib_complete_reg_rep__1),
        .O(phy_dout[28]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_72_77_i_3
       (.I0(Q[53]),
        .I1(phy_wrdata[61]),
        .I2(init_calib_complete_reg_rep),
        .O(phy_dout[31]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_72_77_i_4
       (.I0(Q[37]),
        .I1(phy_wrdata[45]),
        .I2(init_calib_complete_reg_rep__0),
        .O(phy_dout[30]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'hFF10)) 
    mpr_rdlvl_start_i_1
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(mpr_rdlvl_start_i_2_n_0),
        .I2(dqs_found_done_r_reg),
        .I3(mpr_rdlvl_start_r_reg),
        .O(mpr_rdlvl_start_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFDFFFFFFFFFF)) 
    mpr_rdlvl_start_i_2
       (.I0(\init_state_r_reg_n_0_[5] ),
        .I1(\init_state_r_reg_n_0_[6] ),
        .I2(\init_state_r_reg_n_0_[4] ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(\init_state_r_reg_n_0_[2] ),
        .I5(\init_state_r_reg_n_0_[3] ),
        .O(mpr_rdlvl_start_i_2_n_0));
  FDRE mpr_rdlvl_start_reg
       (.C(CLK),
        .CE(1'b1),
        .D(mpr_rdlvl_start_i_1_n_0),
        .Q(mpr_rdlvl_start_r_reg),
        .R(rstdiv0_sync_r1_reg_rep__3));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    new_burst_r_i_1
       (.I0(\calib_cmd[2]_i_5_n_0 ),
        .I1(new_burst_r_i_2_n_0),
        .I2(new_burst_r),
        .O(new_burst_r_i_1_n_0));
  LUT5 #(
    .INIT(32'h0000FF0E)) 
    new_burst_r_i_2
       (.I0(mpr_rdlvl_start_i_2_n_0),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(\calib_cmd[2]_i_3_n_0 ),
        .I3(rdlvl_pi_incdec),
        .I4(\calib_cmd[2]_i_4_n_0 ),
        .O(new_burst_r_i_2_n_0));
  FDRE new_burst_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(new_burst_r_i_1_n_0),
        .Q(new_burst_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \num_refresh[0]_i_1 
       (.I0(num_refresh_reg__0[0]),
        .O(p_0_in__10[0]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \num_refresh[1]_i_1 
       (.I0(num_refresh_reg__0[1]),
        .I1(num_refresh_reg__0[0]),
        .O(p_0_in__10[1]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \num_refresh[2]_i_1 
       (.I0(num_refresh_reg__0[2]),
        .I1(num_refresh_reg__0[0]),
        .I2(num_refresh_reg__0[1]),
        .O(p_0_in__10[2]));
  LUT6 #(
    .INIT(64'hEEEFEEEEFFEFEEEE)) 
    \num_refresh[3]_i_1 
       (.I0(\num_refresh[3]_i_4_n_0 ),
        .I1(rstdiv0_sync_r1_reg_rep__13),
        .I2(\complex_address[9]_i_4_n_0 ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(read_calib_i_2_n_0),
        .O(\num_refresh[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \num_refresh[3]_i_2 
       (.I0(wrlvl_final_if_rst_i_4_n_0),
        .I1(dqs_found_done_r_reg),
        .I2(rdlvl_stg1_done_reg),
        .O(num_refresh0));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \num_refresh[3]_i_3 
       (.I0(num_refresh_reg__0[3]),
        .I1(num_refresh_reg__0[1]),
        .I2(num_refresh_reg__0[0]),
        .I3(num_refresh_reg__0[2]),
        .O(p_0_in__10[3]));
  LUT6 #(
    .INIT(64'h01C101C1C1C10DCD)) 
    \num_refresh[3]_i_4 
       (.I0(\num_refresh[3]_i_5_n_0 ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(\complex_address[9]_i_4_n_0 ),
        .I4(\init_state_r_reg_n_0_[4] ),
        .I5(\stg1_wr_rd_cnt[4]_i_4_n_0 ),
        .O(\num_refresh[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    \num_refresh[3]_i_5 
       (.I0(\init_state_r_reg_n_0_[6] ),
        .I1(\init_state_r_reg_n_0_[5] ),
        .I2(\init_state_r_reg_n_0_[3] ),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(\init_state_r_reg_n_0_[4] ),
        .O(\num_refresh[3]_i_5_n_0 ));
  FDRE \num_refresh_reg[0] 
       (.C(CLK),
        .CE(num_refresh0),
        .D(p_0_in__10[0]),
        .Q(num_refresh_reg__0[0]),
        .R(\num_refresh[3]_i_1_n_0 ));
  FDRE \num_refresh_reg[1] 
       (.C(CLK),
        .CE(num_refresh0),
        .D(p_0_in__10[1]),
        .Q(num_refresh_reg__0[1]),
        .R(\num_refresh[3]_i_1_n_0 ));
  FDRE \num_refresh_reg[2] 
       (.C(CLK),
        .CE(num_refresh0),
        .D(p_0_in__10[2]),
        .Q(num_refresh_reg__0[2]),
        .R(\num_refresh[3]_i_1_n_0 ));
  FDRE \num_refresh_reg[3] 
       (.C(CLK),
        .CE(num_refresh0),
        .D(p_0_in__10[3]),
        .Q(num_refresh_reg__0[3]),
        .R(\num_refresh[3]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ocal_act_wait_cnt[0]_i_1 
       (.I0(ocal_act_wait_cnt_reg__0[0]),
        .O(p_0_in__8[0]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \ocal_act_wait_cnt[1]_i_1 
       (.I0(ocal_act_wait_cnt_reg__0[1]),
        .I1(ocal_act_wait_cnt_reg__0[0]),
        .O(p_0_in__8[1]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \ocal_act_wait_cnt[2]_i_1 
       (.I0(ocal_act_wait_cnt_reg__0[2]),
        .I1(ocal_act_wait_cnt_reg__0[0]),
        .I2(ocal_act_wait_cnt_reg__0[1]),
        .O(p_0_in__8[2]));
  LUT3 #(
    .INIT(8'hFE)) 
    \ocal_act_wait_cnt[3]_i_1 
       (.I0(\ocal_act_wait_cnt[3]_i_3_n_0 ),
        .I1(\DDR3_1rank.phy_int_cs_n[0]_i_2_n_0 ),
        .I2(rstdiv0_sync_r1_reg_rep__13),
        .O(\ocal_act_wait_cnt[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \ocal_act_wait_cnt[3]_i_2 
       (.I0(ocal_act_wait_cnt_reg__0[3]),
        .I1(ocal_act_wait_cnt_reg__0[1]),
        .I2(ocal_act_wait_cnt_reg__0[0]),
        .I3(ocal_act_wait_cnt_reg__0[2]),
        .O(p_0_in__8[3]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'h8000FFFF)) 
    \ocal_act_wait_cnt[3]_i_3 
       (.I0(ocal_act_wait_cnt_reg__0[2]),
        .I1(ocal_act_wait_cnt_reg__0[0]),
        .I2(ocal_act_wait_cnt_reg__0[1]),
        .I3(ocal_act_wait_cnt_reg__0[3]),
        .I4(\init_state_r_reg_n_0_[1] ),
        .O(\ocal_act_wait_cnt[3]_i_3_n_0 ));
  FDRE \ocal_act_wait_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__8[0]),
        .Q(ocal_act_wait_cnt_reg__0[0]),
        .R(\ocal_act_wait_cnt[3]_i_1_n_0 ));
  FDRE \ocal_act_wait_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__8[1]),
        .Q(ocal_act_wait_cnt_reg__0[1]),
        .R(\ocal_act_wait_cnt[3]_i_1_n_0 ));
  FDRE \ocal_act_wait_cnt_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__8[2]),
        .Q(ocal_act_wait_cnt_reg__0[2]),
        .R(\ocal_act_wait_cnt[3]_i_1_n_0 ));
  FDRE \ocal_act_wait_cnt_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__8[3]),
        .Q(ocal_act_wait_cnt_reg__0[3]),
        .R(\ocal_act_wait_cnt[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \oclk_wr_cnt[0]_i_1 
       (.I0(oclk_wr_cnt_reg__0[0]),
        .O(\oclk_wr_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \oclk_wr_cnt[1]_i_1 
       (.I0(oclk_wr_cnt_reg__0[0]),
        .I1(oclk_wr_cnt_reg__0[1]),
        .O(\oclk_wr_cnt[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \oclk_wr_cnt[2]_i_1 
       (.I0(oclk_wr_cnt_reg__0[2]),
        .I1(oclk_wr_cnt_reg__0[1]),
        .I2(oclk_wr_cnt_reg__0[0]),
        .O(oclk_wr_cnt0[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAAAB)) 
    \oclk_wr_cnt[3]_i_1 
       (.I0(\oclk_wr_cnt[3]_i_4_n_0 ),
        .I1(oclk_wr_cnt_reg__0[1]),
        .I2(oclk_wr_cnt_reg__0[0]),
        .I3(oclk_wr_cnt_reg__0[3]),
        .I4(oclk_wr_cnt_reg__0[2]),
        .I5(rstdiv0_sync_r1_reg_rep__13),
        .O(\oclk_wr_cnt[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \oclk_wr_cnt[3]_i_2 
       (.I0(\oclk_wr_cnt[3]_i_5_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[12]_i_2_n_0 ),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(\init_state_r_reg_n_0_[4] ),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(new_burst_r),
        .O(\oclk_wr_cnt[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \oclk_wr_cnt[3]_i_3 
       (.I0(oclk_wr_cnt_reg__0[3]),
        .I1(oclk_wr_cnt_reg__0[2]),
        .I2(oclk_wr_cnt_reg__0[0]),
        .I3(oclk_wr_cnt_reg__0[1]),
        .O(oclk_wr_cnt0[3]));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \oclk_wr_cnt[3]_i_4 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\init_state_r[5]_i_10_n_0 ),
        .I3(\init_state_r_reg_n_0_[5] ),
        .I4(\init_state_r_reg_n_0_[6] ),
        .I5(\init_state_r_reg_n_0_[4] ),
        .O(\oclk_wr_cnt[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \oclk_wr_cnt[3]_i_5 
       (.I0(\init_state_r_reg_n_0_[3] ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .O(\oclk_wr_cnt[3]_i_5_n_0 ));
  FDRE \oclk_wr_cnt_reg[0] 
       (.C(CLK),
        .CE(\oclk_wr_cnt[3]_i_2_n_0 ),
        .D(\oclk_wr_cnt[0]_i_1_n_0 ),
        .Q(oclk_wr_cnt_reg__0[0]),
        .R(\oclk_wr_cnt[3]_i_1_n_0 ));
  FDRE \oclk_wr_cnt_reg[1] 
       (.C(CLK),
        .CE(\oclk_wr_cnt[3]_i_2_n_0 ),
        .D(\oclk_wr_cnt[1]_i_1_n_0 ),
        .Q(oclk_wr_cnt_reg__0[1]),
        .R(\oclk_wr_cnt[3]_i_1_n_0 ));
  FDSE \oclk_wr_cnt_reg[2] 
       (.C(CLK),
        .CE(\oclk_wr_cnt[3]_i_2_n_0 ),
        .D(oclk_wr_cnt0[2]),
        .Q(oclk_wr_cnt_reg__0[2]),
        .S(\oclk_wr_cnt[3]_i_1_n_0 ));
  FDRE \oclk_wr_cnt_reg[3] 
       (.C(CLK),
        .CE(\oclk_wr_cnt[3]_i_2_n_0 ),
        .D(oclk_wr_cnt0[3]),
        .Q(oclk_wr_cnt_reg__0[3]),
        .R(\oclk_wr_cnt[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000000E)) 
    \one_rank.stg1_wr_done_i_1 
       (.I0(\one_rank.stg1_wr_done_reg_2 ),
        .I1(\one_rank.stg1_wr_done_reg_1 ),
        .I2(complex_byte_rd_done),
        .I3(rdlvl_last_byte_done),
        .I4(\one_rank.stg1_wr_done_reg_0 ),
        .I5(ddr2_pre_flag_r),
        .O(\one_rank.stg1_wr_done_i_1_n_0 ));
  FDRE \one_rank.stg1_wr_done_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\one_rank.stg1_wr_done_i_1_n_0 ),
        .Q(\one_rank.stg1_wr_done_reg_2 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_14__0
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [10]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2] ),
        .I2(init_calib_complete_reg_rep__3),
        .I3(mem_out[7]),
        .I4(\my_empty_reg[1] ),
        .O(D1[3]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out_fifo_i_14__1
       (.I0(Q[50]),
        .I1(phy_wrdata[62]),
        .I2(init_calib_complete_reg_rep__4),
        .I3(\my_empty_reg[1]_1 ),
        .I4(\rd_ptr_reg[3]_0 [3]),
        .O(\my_empty_reg[7]_4 [3]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out_fifo_i_14__2
       (.I0(Q[56]),
        .I1(phy_wrdata[60]),
        .I2(init_calib_complete_reg_rep__5),
        .I3(\my_empty_reg[1]_2 ),
        .I4(\rd_ptr_reg[3]_1 [7]),
        .O(\my_empty_reg[7]_10 [3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_15__0
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [10]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2] ),
        .I2(init_calib_complete_reg_rep__3),
        .I3(mem_out[6]),
        .I4(\my_empty_reg[1] ),
        .O(D1[2]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out_fifo_i_15__1
       (.I0(Q[34]),
        .I1(phy_wrdata[46]),
        .I2(init_calib_complete_reg_rep__4),
        .I3(\my_empty_reg[1]_1 ),
        .I4(\rd_ptr_reg[3]_0 [2]),
        .O(\my_empty_reg[7]_4 [2]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out_fifo_i_15__2
       (.I0(Q[40]),
        .I1(phy_wrdata[40]),
        .I2(init_calib_complete_reg_rep__4),
        .I3(\my_empty_reg[1]_2 ),
        .I4(\rd_ptr_reg[3]_1 [6]),
        .O(\my_empty_reg[7]_10 [2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_16
       (.I0(mc_cas_n),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2] ),
        .I2(init_calib_complete_reg_rep__2),
        .I3(mem_out[5]),
        .I4(\my_empty_reg[1] ),
        .O(D1[1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_16__0
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [16]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8] ),
        .I2(init_calib_complete_reg_rep__3),
        .I3(\rd_ptr_reg[3] [3]),
        .I4(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_1 [3]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out_fifo_i_16__1
       (.I0(Q[18]),
        .I1(phy_wrdata[30]),
        .I2(init_calib_complete_reg_rep__4),
        .I3(\my_empty_reg[1]_1 ),
        .I4(\rd_ptr_reg[3]_0 [1]),
        .O(\my_empty_reg[7]_4 [1]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out_fifo_i_16__2
       (.I0(Q[24]),
        .I1(phy_wrdata[28]),
        .I2(init_calib_complete_reg_rep__4),
        .I3(\my_empty_reg[1]_2 ),
        .I4(\rd_ptr_reg[3]_1 [5]),
        .O(\my_empty_reg[7]_10 [1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_17
       (.I0(mc_cas_n),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2] ),
        .I2(init_calib_complete_reg_rep__2),
        .I3(mem_out[4]),
        .I4(\my_empty_reg[1] ),
        .O(D1[0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_17__0
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [16]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8] ),
        .I2(init_calib_complete_reg_rep__3),
        .I3(\rd_ptr_reg[3] [2]),
        .I4(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_1 [2]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out_fifo_i_17__1
       (.I0(Q[2]),
        .I1(phy_wrdata[14]),
        .I2(init_calib_complete_reg_rep__3),
        .I3(\my_empty_reg[1]_1 ),
        .I4(\rd_ptr_reg[3]_0 [0]),
        .O(\my_empty_reg[7]_4 [0]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out_fifo_i_17__2
       (.I0(Q[8]),
        .I1(phy_wrdata[12]),
        .I2(init_calib_complete_reg_rep__4),
        .I3(\my_empty_reg[1]_2 ),
        .I4(\rd_ptr_reg[3]_1 [4]),
        .O(\my_empty_reg[7]_10 [0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_18__2
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [5]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8] ),
        .I2(init_calib_complete_reg_rep__3),
        .I3(\rd_ptr_reg[3] [1]),
        .I4(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_1 [1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_19__2
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [5]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8] ),
        .I2(init_calib_complete_reg_rep__3),
        .I3(\rd_ptr_reg[3] [0]),
        .I4(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_1 [0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_22__0
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [11]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .I2(init_calib_complete_reg_rep__3),
        .I3(mem_out[11]),
        .I4(\my_empty_reg[1] ),
        .O(D2[3]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out_fifo_i_22__1
       (.I0(Q[63]),
        .I1(phy_wrdata[63]),
        .I2(init_calib_complete_reg_rep__5),
        .I3(\my_empty_reg[1]_2 ),
        .I4(\rd_ptr_reg[3]_1 [11]),
        .O(\my_empty_reg[7]_17 [3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_23__0
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [11]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .I2(init_calib_complete_reg_rep__3),
        .I3(mem_out[10]),
        .I4(\my_empty_reg[1] ),
        .O(D2[2]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out_fifo_i_23__1
       (.I0(Q[47]),
        .I1(phy_wrdata[47]),
        .I2(init_calib_complete_reg_rep__4),
        .I3(\my_empty_reg[1]_2 ),
        .I4(\rd_ptr_reg[3]_1 [10]),
        .O(\my_empty_reg[7]_17 [2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_24
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [0]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .I2(init_calib_complete_reg_rep__2),
        .I3(mem_out[9]),
        .I4(\my_empty_reg[1] ),
        .O(D2[1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_24__0
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [19]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[11] ),
        .I2(init_calib_complete_reg_rep__3),
        .I3(\rd_ptr_reg[3] [7]),
        .I4(\my_empty_reg[1]_0 ),
        .O(D3[3]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out_fifo_i_24__1
       (.I0(Q[31]),
        .I1(phy_wrdata[31]),
        .I2(init_calib_complete_reg_rep__4),
        .I3(\my_empty_reg[1]_2 ),
        .I4(\rd_ptr_reg[3]_1 [9]),
        .O(\my_empty_reg[7]_17 [1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_25
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [0]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .I2(init_calib_complete_reg_rep__2),
        .I3(mem_out[8]),
        .I4(\my_empty_reg[1] ),
        .O(D2[0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_25__0
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [19]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[11] ),
        .I2(init_calib_complete_reg_rep__3),
        .I3(\rd_ptr_reg[3] [6]),
        .I4(\my_empty_reg[1]_0 ),
        .O(D3[2]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out_fifo_i_25__1
       (.I0(Q[15]),
        .I1(phy_wrdata[45]),
        .I2(init_calib_complete_reg_rep__4),
        .I3(\my_empty_reg[1]_2 ),
        .I4(\rd_ptr_reg[3]_1 [8]),
        .O(\my_empty_reg[7]_17 [0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_26__2
       (.I0(mc_cas_n),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[11] ),
        .I2(init_calib_complete_reg_rep__3),
        .I3(\rd_ptr_reg[3] [5]),
        .I4(\my_empty_reg[1]_0 ),
        .O(D3[1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_27__2
       (.I0(mc_cas_n),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[11] ),
        .I2(init_calib_complete_reg_rep__3),
        .I3(\rd_ptr_reg[3] [4]),
        .I4(\my_empty_reg[1]_0 ),
        .O(D3[0]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out_fifo_i_30__2
       (.I0(Q[48]),
        .I1(phy_wrdata[60]),
        .I2(init_calib_complete_reg_rep__4),
        .I3(\my_empty_reg[1]_1 ),
        .I4(\rd_ptr_reg[3]_0 [7]),
        .O(\my_empty_reg[7]_2 [3]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out_fifo_i_31__2
       (.I0(Q[32]),
        .I1(phy_wrdata[40]),
        .I2(init_calib_complete_reg_rep__4),
        .I3(\my_empty_reg[1]_1 ),
        .I4(\rd_ptr_reg[3]_0 [6]),
        .O(\my_empty_reg[7]_2 [2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_32__1
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [14]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6] ),
        .I2(init_calib_complete_reg_rep__3),
        .I3(\rd_ptr_reg[3] [11]),
        .I4(\my_empty_reg[1]_0 ),
        .O(D4[3]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out_fifo_i_32__2
       (.I0(Q[16]),
        .I1(phy_wrdata[28]),
        .I2(init_calib_complete_reg_rep__4),
        .I3(\my_empty_reg[1]_1 ),
        .I4(\rd_ptr_reg[3]_0 [5]),
        .O(\my_empty_reg[7]_2 [1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_33__1
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [14]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6] ),
        .I2(init_calib_complete_reg_rep__3),
        .I3(\rd_ptr_reg[3] [10]),
        .I4(\my_empty_reg[1]_0 ),
        .O(D4[2]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out_fifo_i_33__2
       (.I0(Q[0]),
        .I1(phy_wrdata[12]),
        .I2(init_calib_complete_reg_rep__3),
        .I3(\my_empty_reg[1]_1 ),
        .I4(\rd_ptr_reg[3]_0 [4]),
        .O(\my_empty_reg[7]_2 [0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_34__2
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [3]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6] ),
        .I2(init_calib_complete_reg_rep__2),
        .I3(\rd_ptr_reg[3] [9]),
        .I4(\my_empty_reg[1]_0 ),
        .O(D4[1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_35__2
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [3]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6] ),
        .I2(init_calib_complete_reg_rep__2),
        .I3(\rd_ptr_reg[3] [8]),
        .I4(\my_empty_reg[1]_0 ),
        .O(D4[0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_36__2
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [15]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7] ),
        .I2(init_calib_complete_reg_rep__3),
        .I3(\rd_ptr_reg[3] [19]),
        .I4(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_0 [7]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_37__2
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [15]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7] ),
        .I2(init_calib_complete_reg_rep__3),
        .I3(\rd_ptr_reg[3] [18]),
        .I4(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_0 [6]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_38
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [4]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7] ),
        .I2(init_calib_complete_reg_rep__2),
        .I3(\rd_ptr_reg[3] [17]),
        .I4(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_0 [5]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out_fifo_i_38__0
       (.I0(Q[54]),
        .I1(phy_wrdata[62]),
        .I2(init_calib_complete_reg_rep__5),
        .I3(\my_empty_reg[1]_1 ),
        .I4(\rd_ptr_reg[3]_0 [11]),
        .O(\my_empty_reg[7]_8 [3]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out_fifo_i_38__1
       (.I0(Q[60]),
        .I1(phy_wrdata[60]),
        .I2(init_calib_complete_reg_rep__5),
        .I3(\my_empty_reg[1]_2 ),
        .I4(\rd_ptr_reg[3]_1 [15]),
        .O(\my_empty_reg[7]_14 [3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_39
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [4]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7] ),
        .I2(init_calib_complete_reg_rep__2),
        .I3(\rd_ptr_reg[3] [16]),
        .I4(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_0 [4]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out_fifo_i_39__0
       (.I0(Q[38]),
        .I1(phy_wrdata[46]),
        .I2(init_calib_complete_reg_rep__4),
        .I3(\my_empty_reg[1]_1 ),
        .I4(\rd_ptr_reg[3]_0 [10]),
        .O(\my_empty_reg[7]_8 [2]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out_fifo_i_39__1
       (.I0(Q[44]),
        .I1(phy_wrdata[40]),
        .I2(init_calib_complete_reg_rep__4),
        .I3(\my_empty_reg[1]_2 ),
        .I4(\rd_ptr_reg[3]_1 [14]),
        .O(\my_empty_reg[7]_14 [2]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out_fifo_i_40
       (.I0(Q[22]),
        .I1(phy_wrdata[30]),
        .I2(init_calib_complete_reg_rep__4),
        .I3(\my_empty_reg[1]_1 ),
        .I4(\rd_ptr_reg[3]_0 [9]),
        .O(\my_empty_reg[7]_8 [1]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out_fifo_i_40__0
       (.I0(Q[28]),
        .I1(phy_wrdata[28]),
        .I2(init_calib_complete_reg_rep__4),
        .I3(\my_empty_reg[1]_2 ),
        .I4(\rd_ptr_reg[3]_1 [13]),
        .O(\my_empty_reg[7]_14 [1]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    out_fifo_i_40__1
       (.I0(mc_ras_n),
        .I1(init_calib_complete_reg_rep__5),
        .I2(phy_ras_n),
        .I3(mem_out[13]),
        .I4(\my_empty_reg[1] ),
        .O(\my_empty_reg[6]_0 [1]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    out_fifo_i_40__2
       (.I0(mc_odt),
        .I1(init_calib_complete_reg_rep__5),
        .I2(calib_odt),
        .I3(\rd_ptr_reg[3] [15]),
        .I4(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_0 [3]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out_fifo_i_41
       (.I0(Q[6]),
        .I1(phy_wrdata[14]),
        .I2(init_calib_complete_reg_rep__3),
        .I3(\my_empty_reg[1]_1 ),
        .I4(\rd_ptr_reg[3]_0 [8]),
        .O(\my_empty_reg[7]_8 [0]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out_fifo_i_41__0
       (.I0(Q[12]),
        .I1(phy_wrdata[12]),
        .I2(init_calib_complete_reg_rep__4),
        .I3(\my_empty_reg[1]_2 ),
        .I4(\rd_ptr_reg[3]_1 [12]),
        .O(\my_empty_reg[7]_14 [0]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    out_fifo_i_41__1
       (.I0(mc_ras_n),
        .I1(init_calib_complete_reg_rep__5),
        .I2(phy_ras_n),
        .I3(mem_out[12]),
        .I4(\my_empty_reg[1] ),
        .O(\my_empty_reg[6]_0 [0]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    out_fifo_i_41__2
       (.I0(mc_odt),
        .I1(init_calib_complete_reg_rep__5),
        .I2(calib_odt),
        .I3(\rd_ptr_reg[3] [14]),
        .I4(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_0 [2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_42__1
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [18]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[10] ),
        .I2(init_calib_complete_reg_rep__3),
        .I3(mem_out[21]),
        .I4(\my_empty_reg[1] ),
        .O(D5[7]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    out_fifo_i_42__2
       (.I0(mc_odt),
        .I1(init_calib_complete_reg_rep__5),
        .I2(calib_odt),
        .I3(\rd_ptr_reg[3] [13]),
        .I4(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_0 [1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_43__1
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [18]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[10] ),
        .I2(init_calib_complete_reg_rep__3),
        .I3(mem_out[20]),
        .I4(\my_empty_reg[1] ),
        .O(D5[6]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    out_fifo_i_43__2
       (.I0(mc_odt),
        .I1(init_calib_complete_reg_rep__5),
        .I2(calib_odt),
        .I3(\rd_ptr_reg[3] [12]),
        .I4(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_0 [0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_44__1
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [7]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[10] ),
        .I2(init_calib_complete_reg_rep__3),
        .I3(mem_out[19]),
        .I4(\my_empty_reg[1] ),
        .O(D5[5]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_45__1
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [7]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[10] ),
        .I2(init_calib_complete_reg_rep__3),
        .I3(mem_out[18]),
        .I4(\my_empty_reg[1] ),
        .O(D5[4]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_46
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [8]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0] ),
        .I2(init_calib_complete_reg_rep__3),
        .I3(mem_out[17]),
        .I4(\my_empty_reg[1] ),
        .O(D5[3]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out_fifo_i_46__0
       (.I0(Q[51]),
        .I1(phy_wrdata[63]),
        .I2(init_calib_complete_reg_rep__4),
        .I3(\my_empty_reg[1]_1 ),
        .I4(\rd_ptr_reg[3]_0 [15]),
        .O(\my_empty_reg[7]_5 [3]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out_fifo_i_46__1
       (.I0(Q[58]),
        .I1(phy_wrdata[62]),
        .I2(init_calib_complete_reg_rep__5),
        .I3(\my_empty_reg[1]_2 ),
        .I4(\rd_ptr_reg[3]_1 [19]),
        .O(\my_empty_reg[7]_12 [3]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    out_fifo_i_46__2
       (.I0(\cmd_pipe_plus.mc_we_n_reg[0] ),
        .I1(init_calib_complete_reg_rep__5),
        .I2(phy_we_n),
        .I3(\rd_ptr_reg[3] [25]),
        .I4(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7] [5]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_47
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [8]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0] ),
        .I2(init_calib_complete_reg_rep__3),
        .I3(mem_out[16]),
        .I4(\my_empty_reg[1] ),
        .O(D5[2]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out_fifo_i_47__0
       (.I0(Q[35]),
        .I1(phy_wrdata[47]),
        .I2(init_calib_complete_reg_rep__4),
        .I3(\my_empty_reg[1]_1 ),
        .I4(\rd_ptr_reg[3]_0 [14]),
        .O(\my_empty_reg[7]_5 [2]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out_fifo_i_47__1
       (.I0(Q[42]),
        .I1(phy_wrdata[46]),
        .I2(init_calib_complete_reg_rep__4),
        .I3(\my_empty_reg[1]_2 ),
        .I4(\rd_ptr_reg[3]_1 [18]),
        .O(\my_empty_reg[7]_12 [2]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    out_fifo_i_47__2
       (.I0(\cmd_pipe_plus.mc_we_n_reg[0] ),
        .I1(init_calib_complete_reg_rep__5),
        .I2(phy_we_n),
        .I3(\rd_ptr_reg[3] [24]),
        .I4(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7] [4]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_48
       (.I0(mc_cas_n),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0] ),
        .I2(init_calib_complete_reg_rep__2),
        .I3(mem_out[15]),
        .I4(\my_empty_reg[1] ),
        .O(D5[1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_48__0
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [12]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .I2(init_calib_complete_reg_rep__3),
        .I3(\rd_ptr_reg[3] [23]),
        .I4(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7] [3]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out_fifo_i_48__1
       (.I0(Q[19]),
        .I1(phy_wrdata[31]),
        .I2(init_calib_complete_reg_rep__4),
        .I3(\my_empty_reg[1]_1 ),
        .I4(\rd_ptr_reg[3]_0 [13]),
        .O(\my_empty_reg[7]_5 [1]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out_fifo_i_48__2
       (.I0(Q[26]),
        .I1(phy_wrdata[30]),
        .I2(init_calib_complete_reg_rep__4),
        .I3(\my_empty_reg[1]_2 ),
        .I4(\rd_ptr_reg[3]_1 [17]),
        .O(\my_empty_reg[7]_12 [1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_49
       (.I0(mc_cas_n),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0] ),
        .I2(init_calib_complete_reg_rep__2),
        .I3(mem_out[14]),
        .I4(\my_empty_reg[1] ),
        .O(D5[0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_49__0
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [12]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .I2(init_calib_complete_reg_rep__3),
        .I3(\rd_ptr_reg[3] [22]),
        .I4(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7] [2]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out_fifo_i_49__1
       (.I0(Q[3]),
        .I1(phy_wrdata[45]),
        .I2(init_calib_complete_reg_rep__3),
        .I3(\my_empty_reg[1]_1 ),
        .I4(\rd_ptr_reg[3]_0 [12]),
        .O(\my_empty_reg[7]_5 [0]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out_fifo_i_49__2
       (.I0(Q[10]),
        .I1(phy_wrdata[14]),
        .I2(init_calib_complete_reg_rep__4),
        .I3(\my_empty_reg[1]_2 ),
        .I4(\rd_ptr_reg[3]_1 [16]),
        .O(\my_empty_reg[7]_12 [0]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    out_fifo_i_50__1
       (.I0(\cmd_pipe_plus.mc_bank_reg[4] [2]),
        .I1(init_calib_complete_reg_rep__2),
        .I2(phy_bank[3]),
        .I3(mem_out[29]),
        .I4(\my_empty_reg[1] ),
        .O(D6[7]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_50__2
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [1]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .I2(init_calib_complete_reg_rep__2),
        .I3(\rd_ptr_reg[3] [21]),
        .I4(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7] [1]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    out_fifo_i_51__1
       (.I0(\cmd_pipe_plus.mc_bank_reg[4] [2]),
        .I1(init_calib_complete_reg_rep__2),
        .I2(phy_bank[3]),
        .I3(mem_out[28]),
        .I4(\my_empty_reg[1] ),
        .O(D6[6]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_51__2
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [1]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .I2(init_calib_complete_reg_rep__2),
        .I3(\rd_ptr_reg[3] [20]),
        .I4(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7] [0]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    out_fifo_i_52__2
       (.I0(\cmd_pipe_plus.mc_bank_reg[4] [0]),
        .I1(init_calib_complete_reg_rep__2),
        .I2(phy_bank[3]),
        .I3(mem_out[27]),
        .I4(\my_empty_reg[1] ),
        .O(D6[5]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    out_fifo_i_53__2
       (.I0(\cmd_pipe_plus.mc_bank_reg[4] [0]),
        .I1(init_calib_complete_reg_rep__2),
        .I2(phy_bank[3]),
        .I3(mem_out[26]),
        .I4(\my_empty_reg[1] ),
        .O(D6[4]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    out_fifo_i_54__0
       (.I0(\cmd_pipe_plus.mc_bank_reg[4] [3]),
        .I1(init_calib_complete_reg_rep__2),
        .I2(phy_bank[4]),
        .I3(mem_out[25]),
        .I4(\my_empty_reg[1] ),
        .O(D6[3]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out_fifo_i_54__1
       (.I0(Q[49]),
        .I1(phy_wrdata[61]),
        .I2(init_calib_complete_reg_rep__4),
        .I3(\my_empty_reg[1]_1 ),
        .I4(\rd_ptr_reg[3]_0 [19]),
        .O(\my_empty_reg[7]_3 [3]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out_fifo_i_54__2
       (.I0(Q[57]),
        .I1(phy_wrdata[61]),
        .I2(init_calib_complete_reg_rep__5),
        .I3(\my_empty_reg[1]_2 ),
        .I4(\rd_ptr_reg[3]_1 [23]),
        .O(\my_empty_reg[7]_11 [3]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    out_fifo_i_55__0
       (.I0(\cmd_pipe_plus.mc_bank_reg[4] [3]),
        .I1(init_calib_complete_reg_rep__2),
        .I2(phy_bank[4]),
        .I3(mem_out[24]),
        .I4(\my_empty_reg[1] ),
        .O(D6[2]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out_fifo_i_55__1
       (.I0(Q[33]),
        .I1(phy_wrdata[45]),
        .I2(init_calib_complete_reg_rep__4),
        .I3(\my_empty_reg[1]_1 ),
        .I4(\rd_ptr_reg[3]_0 [18]),
        .O(\my_empty_reg[7]_3 [2]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out_fifo_i_55__2
       (.I0(Q[41]),
        .I1(phy_wrdata[45]),
        .I2(init_calib_complete_reg_rep__4),
        .I3(\my_empty_reg[1]_2 ),
        .I4(\rd_ptr_reg[3]_1 [22]),
        .O(\my_empty_reg[7]_11 [2]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    out_fifo_i_56
       (.I0(\cmd_pipe_plus.mc_bank_reg[4] [1]),
        .I1(init_calib_complete_reg_rep__2),
        .I2(phy_bank[4]),
        .I3(mem_out[23]),
        .I4(\my_empty_reg[1] ),
        .O(D6[1]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out_fifo_i_56__0
       (.I0(Q[17]),
        .I1(phy_wrdata[29]),
        .I2(init_calib_complete_reg_rep__4),
        .I3(\my_empty_reg[1]_1 ),
        .I4(\rd_ptr_reg[3]_0 [17]),
        .O(\my_empty_reg[7]_3 [1]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out_fifo_i_56__1
       (.I0(Q[25]),
        .I1(phy_wrdata[29]),
        .I2(init_calib_complete_reg_rep__4),
        .I3(\my_empty_reg[1]_2 ),
        .I4(\rd_ptr_reg[3]_1 [21]),
        .O(\my_empty_reg[7]_11 [1]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    out_fifo_i_57
       (.I0(\cmd_pipe_plus.mc_bank_reg[4] [1]),
        .I1(init_calib_complete_reg_rep__2),
        .I2(phy_bank[4]),
        .I3(mem_out[22]),
        .I4(\my_empty_reg[1] ),
        .O(D6[0]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out_fifo_i_57__0
       (.I0(Q[1]),
        .I1(phy_wrdata[13]),
        .I2(init_calib_complete_reg_rep__3),
        .I3(\my_empty_reg[1]_1 ),
        .I4(\rd_ptr_reg[3]_0 [16]),
        .O(\my_empty_reg[7]_3 [0]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out_fifo_i_57__1
       (.I0(Q[9]),
        .I1(phy_wrdata[13]),
        .I2(init_calib_complete_reg_rep__4),
        .I3(\my_empty_reg[1]_2 ),
        .I4(\rd_ptr_reg[3]_1 [20]),
        .O(\my_empty_reg[7]_11 [0]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    out_fifo_i_58__2
       (.I0(mc_cas_n),
        .I1(init_calib_complete_reg_rep__5),
        .I2(phy_cs_n),
        .I3(\rd_ptr_reg[3] [27]),
        .I4(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_19 [1]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    out_fifo_i_59__2
       (.I0(mc_cas_n),
        .I1(init_calib_complete_reg_rep__5),
        .I2(phy_cs_n),
        .I3(\rd_ptr_reg[3] [26]),
        .I4(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_19 [0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_62__0
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [9]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1] ),
        .I2(init_calib_complete_reg_rep__3),
        .I3(mem_out[33]),
        .I4(\my_empty_reg[1] ),
        .O(D7[3]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out_fifo_i_62__1
       (.I0(Q[52]),
        .I1(phy_wrdata[60]),
        .I2(init_calib_complete_reg_rep__5),
        .I3(\my_empty_reg[1]_1 ),
        .I4(\rd_ptr_reg[3]_0 [23]),
        .O(\my_empty_reg[7]_6 [3]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out_fifo_i_62__2
       (.I0(Q[59]),
        .I1(phy_wrdata[63]),
        .I2(init_calib_complete_reg_rep__5),
        .I3(\my_empty_reg[1]_2 ),
        .I4(\rd_ptr_reg[3]_1 [27]),
        .O(\my_empty_reg[7]_13 [3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_63__0
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [9]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1] ),
        .I2(init_calib_complete_reg_rep__3),
        .I3(mem_out[32]),
        .I4(\my_empty_reg[1] ),
        .O(D7[2]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out_fifo_i_63__1
       (.I0(Q[36]),
        .I1(phy_wrdata[40]),
        .I2(init_calib_complete_reg_rep__4),
        .I3(\my_empty_reg[1]_1 ),
        .I4(\rd_ptr_reg[3]_0 [22]),
        .O(\my_empty_reg[7]_6 [2]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out_fifo_i_63__2
       (.I0(Q[43]),
        .I1(phy_wrdata[47]),
        .I2(init_calib_complete_reg_rep__4),
        .I3(\my_empty_reg[1]_2 ),
        .I4(\rd_ptr_reg[3]_1 [26]),
        .O(\my_empty_reg[7]_13 [2]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    out_fifo_i_64
       (.I0(\cmd_pipe_plus.mc_cke_reg[1] [1]),
        .I1(init_calib_complete_reg_rep__2),
        .I2(calib_cke),
        .I3(\rd_ptr_reg[3] [31]),
        .I4(\my_empty_reg[1]_0 ),
        .O(D8[3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_64__0
       (.I0(mc_cas_n),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1] ),
        .I2(init_calib_complete_reg_rep__2),
        .I3(mem_out[31]),
        .I4(\my_empty_reg[1] ),
        .O(D7[1]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out_fifo_i_64__1
       (.I0(Q[20]),
        .I1(phy_wrdata[28]),
        .I2(init_calib_complete_reg_rep__4),
        .I3(\my_empty_reg[1]_1 ),
        .I4(\rd_ptr_reg[3]_0 [21]),
        .O(\my_empty_reg[7]_6 [1]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out_fifo_i_64__2
       (.I0(Q[27]),
        .I1(phy_wrdata[31]),
        .I2(init_calib_complete_reg_rep__4),
        .I3(\my_empty_reg[1]_2 ),
        .I4(\rd_ptr_reg[3]_1 [25]),
        .O(\my_empty_reg[7]_13 [1]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    out_fifo_i_65
       (.I0(\cmd_pipe_plus.mc_cke_reg[1] [1]),
        .I1(init_calib_complete_reg_rep__2),
        .I2(calib_cke),
        .I3(\rd_ptr_reg[3] [30]),
        .I4(\my_empty_reg[1]_0 ),
        .O(D8[2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_65__0
       (.I0(mc_cas_n),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1] ),
        .I2(init_calib_complete_reg_rep__2),
        .I3(mem_out[30]),
        .I4(\my_empty_reg[1] ),
        .O(D7[0]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out_fifo_i_65__1
       (.I0(Q[4]),
        .I1(phy_wrdata[12]),
        .I2(init_calib_complete_reg_rep__3),
        .I3(\my_empty_reg[1]_1 ),
        .I4(\rd_ptr_reg[3]_0 [20]),
        .O(\my_empty_reg[7]_6 [0]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out_fifo_i_65__2
       (.I0(Q[11]),
        .I1(phy_wrdata[45]),
        .I2(init_calib_complete_reg_rep__4),
        .I3(\my_empty_reg[1]_2 ),
        .I4(\rd_ptr_reg[3]_1 [24]),
        .O(\my_empty_reg[7]_13 [0]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    out_fifo_i_66__2
       (.I0(\cmd_pipe_plus.mc_cke_reg[1] [0]),
        .I1(init_calib_complete_reg_rep__2),
        .I2(calib_cke),
        .I3(\rd_ptr_reg[3] [29]),
        .I4(\my_empty_reg[1]_0 ),
        .O(D8[1]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    out_fifo_i_67__2
       (.I0(\cmd_pipe_plus.mc_cke_reg[1] [0]),
        .I1(init_calib_complete_reg_rep__2),
        .I2(calib_cke),
        .I3(\rd_ptr_reg[3] [28]),
        .I4(\my_empty_reg[1]_0 ),
        .O(D8[0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_6__1
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [20]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[12] ),
        .I2(init_calib_complete_reg_rep__3),
        .I3(mem_out[3]),
        .I4(\my_empty_reg[1] ),
        .O(D0[3]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out_fifo_i_6__2
       (.I0(Q[61]),
        .I1(phy_wrdata[61]),
        .I2(init_calib_complete_reg_rep__5),
        .I3(\my_empty_reg[1]_2 ),
        .I4(\rd_ptr_reg[3]_1 [3]),
        .O(\my_empty_reg[7]_15 [3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_70
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [13]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ),
        .I2(init_calib_complete_reg_rep__3),
        .I3(mem_out[37]),
        .I4(\my_empty_reg[1] ),
        .O(\my_empty_reg[6] [3]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out_fifo_i_70__0
       (.I0(Q[55]),
        .I1(phy_wrdata[63]),
        .I2(init_calib_complete_reg_rep__5),
        .I3(\my_empty_reg[1]_1 ),
        .I4(\rd_ptr_reg[3]_0 [27]),
        .O(\my_empty_reg[7]_9 [3]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out_fifo_i_70__1
       (.I0(Q[62]),
        .I1(phy_wrdata[62]),
        .I2(init_calib_complete_reg_rep__5),
        .I3(\my_empty_reg[1]_2 ),
        .I4(\rd_ptr_reg[3]_1 [31]),
        .O(\my_empty_reg[7]_16 [3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_71
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [13]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ),
        .I2(init_calib_complete_reg_rep__3),
        .I3(mem_out[36]),
        .I4(\my_empty_reg[1] ),
        .O(\my_empty_reg[6] [2]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out_fifo_i_71__0
       (.I0(Q[39]),
        .I1(phy_wrdata[47]),
        .I2(init_calib_complete_reg_rep__4),
        .I3(\my_empty_reg[1]_1 ),
        .I4(\rd_ptr_reg[3]_0 [26]),
        .O(\my_empty_reg[7]_9 [2]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out_fifo_i_71__1
       (.I0(Q[46]),
        .I1(phy_wrdata[46]),
        .I2(init_calib_complete_reg_rep__4),
        .I3(\my_empty_reg[1]_2 ),
        .I4(\rd_ptr_reg[3]_1 [30]),
        .O(\my_empty_reg[7]_16 [2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_72
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [2]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ),
        .I2(init_calib_complete_reg_rep__2),
        .I3(mem_out[35]),
        .I4(\my_empty_reg[1] ),
        .O(\my_empty_reg[6] [1]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out_fifo_i_72__0
       (.I0(Q[23]),
        .I1(phy_wrdata[31]),
        .I2(init_calib_complete_reg_rep__4),
        .I3(\my_empty_reg[1]_1 ),
        .I4(\rd_ptr_reg[3]_0 [25]),
        .O(\my_empty_reg[7]_9 [1]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out_fifo_i_72__1
       (.I0(Q[30]),
        .I1(phy_wrdata[30]),
        .I2(init_calib_complete_reg_rep__4),
        .I3(\my_empty_reg[1]_2 ),
        .I4(\rd_ptr_reg[3]_1 [29]),
        .O(\my_empty_reg[7]_16 [1]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    out_fifo_i_72__2
       (.I0(mc_cas_n),
        .I1(init_calib_complete_reg_rep__5),
        .I2(phy_cas_n),
        .I3(\rd_ptr_reg[3] [33]),
        .I4(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_18 [1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_73
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [2]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ),
        .I2(init_calib_complete_reg_rep__2),
        .I3(mem_out[34]),
        .I4(\my_empty_reg[1] ),
        .O(\my_empty_reg[6] [0]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out_fifo_i_73__0
       (.I0(Q[7]),
        .I1(phy_wrdata[45]),
        .I2(init_calib_complete_reg_rep__3),
        .I3(\my_empty_reg[1]_1 ),
        .I4(\rd_ptr_reg[3]_0 [24]),
        .O(\my_empty_reg[7]_9 [0]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out_fifo_i_73__1
       (.I0(Q[14]),
        .I1(phy_wrdata[14]),
        .I2(init_calib_complete_reg_rep__4),
        .I3(\my_empty_reg[1]_2 ),
        .I4(\rd_ptr_reg[3]_1 [28]),
        .O(\my_empty_reg[7]_16 [0]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    out_fifo_i_73__2
       (.I0(mc_cas_n),
        .I1(init_calib_complete_reg_rep__5),
        .I2(phy_cas_n),
        .I3(\rd_ptr_reg[3] [32]),
        .I4(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_18 [0]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out_fifo_i_76__0
       (.I0(Q[53]),
        .I1(phy_wrdata[61]),
        .I2(init_calib_complete_reg_rep__5),
        .I3(\my_empty_reg[1]_1 ),
        .I4(\rd_ptr_reg[3]_0 [31]),
        .O(\my_empty_reg[7]_7 [3]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out_fifo_i_77__0
       (.I0(Q[37]),
        .I1(phy_wrdata[45]),
        .I2(init_calib_complete_reg_rep__4),
        .I3(\my_empty_reg[1]_1 ),
        .I4(\rd_ptr_reg[3]_0 [30]),
        .O(\my_empty_reg[7]_7 [2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_78
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [17]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9] ),
        .I2(init_calib_complete_reg_rep__3),
        .I3(mem_out[41]),
        .I4(\my_empty_reg[1] ),
        .O(D9[3]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out_fifo_i_78__0
       (.I0(Q[21]),
        .I1(phy_wrdata[29]),
        .I2(init_calib_complete_reg_rep__4),
        .I3(\my_empty_reg[1]_1 ),
        .I4(\rd_ptr_reg[3]_0 [29]),
        .O(\my_empty_reg[7]_7 [1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_79
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [17]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9] ),
        .I2(init_calib_complete_reg_rep__3),
        .I3(mem_out[40]),
        .I4(\my_empty_reg[1] ),
        .O(D9[2]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out_fifo_i_79__0
       (.I0(Q[5]),
        .I1(phy_wrdata[13]),
        .I2(init_calib_complete_reg_rep__3),
        .I3(\my_empty_reg[1]_1 ),
        .I4(\rd_ptr_reg[3]_0 [28]),
        .O(\my_empty_reg[7]_7 [0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_7__1
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [20]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[12] ),
        .I2(init_calib_complete_reg_rep__3),
        .I3(mem_out[2]),
        .I4(\my_empty_reg[1] ),
        .O(D0[2]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out_fifo_i_7__2
       (.I0(Q[45]),
        .I1(phy_wrdata[45]),
        .I2(init_calib_complete_reg_rep__4),
        .I3(\my_empty_reg[1]_2 ),
        .I4(\rd_ptr_reg[3]_1 [2]),
        .O(\my_empty_reg[7]_15 [2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_80
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [6]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9] ),
        .I2(init_calib_complete_reg_rep__3),
        .I3(mem_out[39]),
        .I4(\my_empty_reg[1] ),
        .O(D9[1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_81
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [6]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9] ),
        .I2(init_calib_complete_reg_rep__3),
        .I3(mem_out[38]),
        .I4(\my_empty_reg[1] ),
        .O(D9[0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_8__1
       (.I0(mc_ras_n),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[12] ),
        .I2(init_calib_complete_reg_rep__3),
        .I3(mem_out[1]),
        .I4(\my_empty_reg[1] ),
        .O(D0[1]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out_fifo_i_8__2
       (.I0(Q[29]),
        .I1(phy_wrdata[29]),
        .I2(init_calib_complete_reg_rep__4),
        .I3(\my_empty_reg[1]_2 ),
        .I4(\rd_ptr_reg[3]_1 [1]),
        .O(\my_empty_reg[7]_15 [1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_9__1
       (.I0(mc_ras_n),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[12] ),
        .I2(init_calib_complete_reg_rep__3),
        .I3(mem_out[0]),
        .I4(\my_empty_reg[1] ),
        .O(D0[0]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out_fifo_i_9__2
       (.I0(Q[13]),
        .I1(phy_wrdata[13]),
        .I2(init_calib_complete_reg_rep__4),
        .I3(\my_empty_reg[1]_2 ),
        .I4(\rd_ptr_reg[3]_1 [0]),
        .O(\my_empty_reg[7]_15 [0]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'hE)) 
    phy_control_i_i_1
       (.I0(init_calib_complete_reg_rep__2),
        .I1(calib_cmd_wren),
        .O(mux_cmd_wren));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    phy_control_i_i_10
       (.I0(mc_cmd[1]),
        .I1(calib_cmd[1]),
        .I2(init_calib_complete_reg_rep__1),
        .O(PHYCTLWD[1]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    phy_control_i_i_11
       (.I0(mc_cmd[0]),
        .I1(calib_cmd[0]),
        .I2(init_calib_complete_reg_rep__1),
        .O(PHYCTLWD[0]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    phy_control_i_i_3
       (.I0(\cmd_pipe_plus.mc_data_offset_reg[5] ),
        .I1(calib_data_offset_0[5]),
        .I2(init_calib_complete_reg_rep__1),
        .O(PHYCTLWD[8]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    phy_control_i_i_4
       (.I0(\cmd_pipe_plus.mc_data_offset_reg[4] ),
        .I1(calib_data_offset_0[4]),
        .I2(init_calib_complete_reg_rep__1),
        .O(PHYCTLWD[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    phy_control_i_i_5
       (.I0(\cmd_pipe_plus.mc_data_offset_reg[3] ),
        .I1(calib_data_offset_0[3]),
        .I2(init_calib_complete_reg_rep__1),
        .O(PHYCTLWD[6]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    phy_control_i_i_6
       (.I0(\cmd_pipe_plus.mc_data_offset_reg[2] ),
        .I1(calib_data_offset_0[2]),
        .I2(init_calib_complete_reg_rep__1),
        .O(PHYCTLWD[5]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    phy_control_i_i_7
       (.I0(\cmd_pipe_plus.mc_data_offset_reg[1] ),
        .I1(calib_data_offset_0[1]),
        .I2(init_calib_complete_reg_rep__1),
        .O(PHYCTLWD[4]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    phy_control_i_i_8
       (.I0(\cmd_pipe_plus.mc_data_offset_reg[0] ),
        .I1(calib_data_offset_0[0]),
        .I2(init_calib_complete_reg_rep__1),
        .O(PHYCTLWD[3]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    phy_control_i_i_9
       (.I0(mc_cas_n),
        .I1(calib_cmd[2]),
        .I2(init_calib_complete_reg_rep__1),
        .O(PHYCTLWD[2]));
  FDRE pi_calib_done_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pi_calib_done_r),
        .Q(pi_calib_done),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    pi_calib_done_r_i_1
       (.I0(pi_calib_rank_done_r),
        .I1(pi_calib_done_r),
        .O(pi_calib_done_r_i_1_n_0));
  FDRE pi_calib_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pi_calib_done_r_i_1_n_0),
        .Q(pi_calib_done_r),
        .R(rstdiv0_sync_r1_reg_rep__4));
  LUT2 #(
    .INIT(4'h2)) 
    pi_calib_rank_done_r_i_1
       (.I0(pi_phase_locked_all_r3),
        .I1(pi_phase_locked_all_r4),
        .O(init_next_state041_out));
  FDRE pi_calib_rank_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(init_next_state041_out),
        .Q(pi_calib_rank_done_r),
        .R(rstdiv0_sync_r1_reg_rep__4));
  FDRE pi_dqs_found_done_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(dqs_found_done_r_reg),
        .Q(pi_dqs_found_done_r1),
        .R(rstdiv0_sync_r1_reg_rep__4));
  LUT5 #(
    .INIT(32'h000000AE)) 
    pi_dqs_found_start_i_1
       (.I0(dqs_found_start_r_reg),
        .I1(\back_to_back_reads_2_1.num_reads[2]_i_2_n_0 ),
        .I2(dqs_found_done_r_reg),
        .I3(wrlvl_byte_redo),
        .I4(rstdiv0_sync_r1_reg_rep__13),
        .O(pi_dqs_found_start_i_1_n_0));
  FDRE pi_dqs_found_start_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pi_dqs_found_start_i_1_n_0),
        .Q(dqs_found_start_r_reg),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE pi_phase_locked_all_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(A_rst_primitives_reg),
        .Q(pi_phase_locked_all_r1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE pi_phase_locked_all_r2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pi_phase_locked_all_r1),
        .Q(pi_phase_locked_all_r2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE pi_phase_locked_all_r3_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pi_phase_locked_all_r2),
        .Q(pi_phase_locked_all_r3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE pi_phase_locked_all_r4_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pi_phase_locked_all_r3),
        .Q(pi_phase_locked_all_r4),
        .R(1'b0));
  FDRE prbs_rdlvl_done_pulse_reg
       (.C(CLK),
        .CE(1'b1),
        .D(prbs_rdlvl_done_pulse0),
        .Q(\one_rank.stg1_wr_done_reg_0 ),
        .R(1'b0));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_done_dly_r_reg " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_done_dly_r_reg[15]_srl16 " *) 
  SRL16E \prech_done_dly_r_reg[15]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(CLK),
        .D(prech_done_pre),
        .Q(\prech_done_dly_r_reg[15]_srl16_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFBA0000)) 
    \prech_done_dly_r_reg[15]_srl16_i_1 
       (.I0(prech_pending_r_i_3_n_0),
        .I1(\complex_row_cnt_ocal[7]_i_7_n_0 ),
        .I2(rdlvl_stg1_done_r1),
        .I3(prech_pending_r_i_2_n_0),
        .I4(prech_pending_r),
        .I5(prech_pending_r_reg_0),
        .O(prech_done_pre));
  FDRE prech_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(\prech_done_dly_r_reg[15]_srl16_n_0 ),
        .Q(prech_done),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAEAEAAAE)) 
    prech_pending_r_i_1
       (.I0(prech_pending_r_reg_0),
        .I1(prech_pending_r),
        .I2(prech_pending_r_i_2_n_0),
        .I3(rdlvl_stg1_done_r1),
        .I4(\complex_row_cnt_ocal[7]_i_7_n_0 ),
        .I5(prech_pending_r_i_3_n_0),
        .O(prech_pending_r_i_1_n_0));
  LUT6 #(
    .INIT(64'h1000100010000000)) 
    prech_pending_r_i_2
       (.I0(\num_refresh[3]_i_5_n_0 ),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(cnt_cmd_done_r),
        .I4(rdlvl_last_byte_done_r),
        .I5(rdlvl_stg1_done_r1),
        .O(prech_pending_r_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFFF222)) 
    prech_pending_r_i_3
       (.I0(cnt_cmd_done_r),
        .I1(prech_pending_r_i_4_n_0),
        .I2(complex_oclkdelay_calib_start_r1),
        .I3(prech_pending_r_i_5_n_0),
        .I4(prech_pending_r_i_6_n_0),
        .O(prech_pending_r_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBFFFFE)) 
    prech_pending_r_i_4
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[12]_i_2_n_0 ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(\init_state_r_reg_n_0_[3] ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(\init_state_r_reg_n_0_[4] ),
        .O(prech_pending_r_i_4_n_0));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    prech_pending_r_i_5
       (.I0(prech_req_r_i_2_n_0),
        .I1(\init_state_r_reg_n_0_[6] ),
        .I2(\init_state_r_reg_n_0_[3] ),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(\init_state_r_reg_n_0_[5] ),
        .I5(\init_state_r_reg_n_0_[4] ),
        .O(prech_pending_r_i_5_n_0));
  LUT6 #(
    .INIT(64'hEFEFEEEEEFEEEEEE)) 
    prech_pending_r_i_6
       (.I0(prech_pending_r_i_7_n_0),
        .I1(\calib_cmd[2]_i_3_n_0 ),
        .I2(\num_refresh[3]_i_5_n_0 ),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(dqs_found_prech_req),
        .O(prech_pending_r_i_6_n_0));
  LUT6 #(
    .INIT(64'h0000000020000200)) 
    prech_pending_r_i_7
       (.I0(\init_state_r_reg_n_0_[5] ),
        .I1(\init_state_r_reg_n_0_[6] ),
        .I2(\init_state_r_reg_n_0_[3] ),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(\init_state_r_reg_n_0_[4] ),
        .I5(\init_state_r[2]_i_2_n_0 ),
        .O(prech_pending_r_i_7_n_0));
  FDRE prech_pending_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(prech_pending_r_i_1_n_0),
        .Q(prech_pending_r),
        .R(rstdiv0_sync_r1_reg_rep__4));
  LUT5 #(
    .INIT(32'h54545554)) 
    prech_req_posedge_r_i_1
       (.I0(prech_req_r),
        .I1(rdlvl_prech_req),
        .I2(wrcal_prech_req),
        .I3(dqs_found_prech_req),
        .I4(prech_req_posedge_r_i_2_n_0),
        .O(prech_req_posedge_r0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    prech_req_posedge_r_i_2
       (.I0(prech_req_r_i_2_n_0),
        .I1(\init_state_r_reg_n_0_[4] ),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(\init_state_r_reg_n_0_[3] ),
        .I4(\init_state_r_reg_n_0_[6] ),
        .I5(\init_state_r_reg_n_0_[5] ),
        .O(prech_req_posedge_r_i_2_n_0));
  FDRE prech_req_posedge_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(prech_req_posedge_r0),
        .Q(prech_pending_r_reg_0),
        .R(rstdiv0_sync_r1_reg_rep__4));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEFEEEEE)) 
    prech_req_r_i_1
       (.I0(rdlvl_prech_req),
        .I1(wrcal_prech_req),
        .I2(dqs_found_prech_req),
        .I3(\cnt_init_mr_r[0]_i_2_n_0 ),
        .I4(\init_state_r_reg_n_0_[4] ),
        .I5(prech_req_r_i_2_n_0),
        .O(prech_req));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'hB)) 
    prech_req_r_i_2
       (.I0(\init_state_r_reg_n_0_[0] ),
        .I1(\init_state_r_reg_n_0_[1] ),
        .O(prech_req_r_i_2_n_0));
  FDRE prech_req_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(prech_req),
        .Q(prech_req_r),
        .R(rstdiv0_sync_r1_reg_rep__4));
  LUT5 #(
    .INIT(32'h80000000)) 
    pwron_ce_r_i_1
       (.I0(cnt_pwron_ce_r_reg__0[9]),
        .I1(cnt_pwron_ce_r_reg__0[7]),
        .I2(pwron_ce_r_i_2_n_0),
        .I3(cnt_pwron_ce_r_reg__0[6]),
        .I4(cnt_pwron_ce_r_reg__0[8]),
        .O(pwron_ce_r_i_1_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    pwron_ce_r_i_2
       (.I0(cnt_pwron_ce_r_reg__0[5]),
        .I1(cnt_pwron_ce_r_reg__0[3]),
        .I2(cnt_pwron_ce_r_reg__0[1]),
        .I3(cnt_pwron_ce_r_reg__0[0]),
        .I4(cnt_pwron_ce_r_reg__0[2]),
        .I5(cnt_pwron_ce_r_reg__0[4]),
        .O(pwron_ce_r_i_2_n_0));
  FDRE pwron_ce_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pwron_ce_r_i_1_n_0),
        .Q(pwron_ce_r),
        .R(rstdiv0_sync_r1_reg_rep__4));
  FDRE rdlvl_last_byte_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rdlvl_last_byte_done),
        .Q(rdlvl_last_byte_done_r),
        .R(1'b0));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_start_dly0_r_reg " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_start_dly0_r_reg[13]_srl14 " *) 
  SRL16E \rdlvl_start_dly0_r_reg[13]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(CLK),
        .D(rdlvl_start_pre),
        .Q(\rdlvl_start_dly0_r_reg[13]_srl14_n_0 ));
  FDRE \rdlvl_start_dly0_r_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rdlvl_start_dly0_r_reg[13]_srl14_n_0 ),
        .Q(rdlvl_start_dly0_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00040000)) 
    rdlvl_start_pre_i_1
       (.I0(\cnt_init_mr_r[0]_i_2_n_0 ),
        .I1(\init_state_r_reg_n_0_[4] ),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(dqs_found_done_r_reg),
        .I5(rdlvl_start_pre),
        .O(rdlvl_start_pre_i_1_n_0));
  FDRE rdlvl_start_pre_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rdlvl_start_pre_i_1_n_0),
        .Q(rdlvl_start_pre),
        .R(rstdiv0_sync_r1_reg_rep__4));
  FDRE rdlvl_stg1_done_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rdlvl_stg1_done_reg),
        .Q(rdlvl_stg1_done_r1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEFFFFFFF20000000)) 
    rdlvl_stg1_start_i_1
       (.I0(rdlvl_start_dly0_r),
        .I1(\cnt_init_mr_r[0]_i_2_n_0 ),
        .I2(\init_state_r_reg_n_0_[4] ),
        .I3(\wrcal_reads[7]_i_5_n_0 ),
        .I4(dqs_found_done_r_reg),
        .I5(rdlvl_stg1_start_r_reg),
        .O(rdlvl_stg1_start_i_1_n_0));
  FDRE rdlvl_stg1_start_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rdlvl_stg1_start_i_1_n_0),
        .Q(rdlvl_stg1_start_r_reg),
        .R(rstdiv0_sync_r1_reg_rep__3));
  LUT6 #(
    .INIT(64'h000000000000AAAE)) 
    read_calib_i_1
       (.I0(phy_read_calib),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(read_calib_i_2_n_0),
        .I4(pi_calib_done),
        .I5(rstdiv0_sync_r1_reg_rep__13),
        .O(read_calib_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'hFFFFFDFF)) 
    read_calib_i_2
       (.I0(\init_state_r_reg_n_0_[5] ),
        .I1(\init_state_r_reg_n_0_[6] ),
        .I2(\init_state_r_reg_n_0_[3] ),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(\init_state_r_reg_n_0_[4] ),
        .O(read_calib_i_2_n_0));
  FDRE read_calib_reg
       (.C(CLK),
        .CE(1'b1),
        .D(read_calib_i_1_n_0),
        .Q(phy_read_calib),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_ctrl_cnt_r[0]_i_1 
       (.I0(reg_ctrl_cnt_r_reg__0[0]),
        .O(p_0_in__9[0]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reg_ctrl_cnt_r[1]_i_1 
       (.I0(reg_ctrl_cnt_r_reg__0[1]),
        .I1(reg_ctrl_cnt_r_reg__0[0]),
        .O(p_0_in__9[1]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \reg_ctrl_cnt_r[2]_i_1 
       (.I0(reg_ctrl_cnt_r_reg__0[2]),
        .I1(reg_ctrl_cnt_r_reg__0[0]),
        .I2(reg_ctrl_cnt_r_reg__0[1]),
        .O(p_0_in__9[2]));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \reg_ctrl_cnt_r[3]_i_1 
       (.I0(\init_state_r_reg_n_0_[4] ),
        .I1(\wrcal_reads[7]_i_5_n_0 ),
        .I2(\init_state_r_reg_n_0_[5] ),
        .I3(\init_state_r_reg_n_0_[6] ),
        .I4(\init_state_r_reg_n_0_[3] ),
        .I5(\init_state_r_reg_n_0_[2] ),
        .O(ddr2_pre_flag_r));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \reg_ctrl_cnt_r[3]_i_2 
       (.I0(\init_state_r[2]_i_2_n_0 ),
        .I1(\init_state_r_reg_n_0_[4] ),
        .I2(\init_state_r_reg_n_0_[5] ),
        .I3(\init_state_r_reg_n_0_[6] ),
        .I4(\init_state_r_reg_n_0_[2] ),
        .I5(\init_state_r_reg_n_0_[3] ),
        .O(reg_ctrl_cnt_r));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \reg_ctrl_cnt_r[3]_i_3 
       (.I0(reg_ctrl_cnt_r_reg__0[3]),
        .I1(reg_ctrl_cnt_r_reg__0[1]),
        .I2(reg_ctrl_cnt_r_reg__0[0]),
        .I3(reg_ctrl_cnt_r_reg__0[2]),
        .O(p_0_in__9[3]));
  FDRE \reg_ctrl_cnt_r_reg[0] 
       (.C(CLK),
        .CE(reg_ctrl_cnt_r),
        .D(p_0_in__9[0]),
        .Q(reg_ctrl_cnt_r_reg__0[0]),
        .R(ddr2_pre_flag_r));
  FDRE \reg_ctrl_cnt_r_reg[1] 
       (.C(CLK),
        .CE(reg_ctrl_cnt_r),
        .D(p_0_in__9[1]),
        .Q(reg_ctrl_cnt_r_reg__0[1]),
        .R(ddr2_pre_flag_r));
  FDRE \reg_ctrl_cnt_r_reg[2] 
       (.C(CLK),
        .CE(reg_ctrl_cnt_r),
        .D(p_0_in__9[2]),
        .Q(reg_ctrl_cnt_r_reg__0[2]),
        .R(ddr2_pre_flag_r));
  FDRE \reg_ctrl_cnt_r_reg[3] 
       (.C(CLK),
        .CE(reg_ctrl_cnt_r),
        .D(p_0_in__9[3]),
        .Q(reg_ctrl_cnt_r_reg__0[3]),
        .R(ddr2_pre_flag_r));
  FDRE reset_rd_addr_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(complex_ocal_reset_rd_addr_reg_n_0),
        .Q(reset_rd_addr_r1),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \row_cnt_victim_rotate.complex_row_cnt[0]_i_1 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0] ),
        .I1(\row_cnt_victim_rotate.complex_row_cnt[4]_i_7_n_0 ),
        .O(\row_cnt_victim_rotate.complex_row_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \row_cnt_victim_rotate.complex_row_cnt[1]_i_1 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0] ),
        .I1(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[1] ),
        .I2(\row_cnt_victim_rotate.complex_row_cnt[4]_i_7_n_0 ),
        .O(\row_cnt_victim_rotate.complex_row_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \row_cnt_victim_rotate.complex_row_cnt[2]_i_1 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[1] ),
        .I1(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0] ),
        .I2(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[2] ),
        .I3(\row_cnt_victim_rotate.complex_row_cnt[4]_i_7_n_0 ),
        .O(\row_cnt_victim_rotate.complex_row_cnt[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \row_cnt_victim_rotate.complex_row_cnt[3]_i_1 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[2] ),
        .I1(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0] ),
        .I2(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[1] ),
        .I3(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[3] ),
        .I4(\row_cnt_victim_rotate.complex_row_cnt[4]_i_7_n_0 ),
        .O(\row_cnt_victim_rotate.complex_row_cnt[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF2F0F2F0F2F0F2F2)) 
    \row_cnt_victim_rotate.complex_row_cnt[4]_i_1 
       (.I0(\one_rank.stg1_wr_done_reg_2 ),
        .I1(\row_cnt_victim_rotate.complex_row_cnt[4]_i_4_n_0 ),
        .I2(\row_cnt_victim_rotate.complex_row_cnt[4]_i_5_n_0 ),
        .I3(reset_rd_addr_r1),
        .I4(\row_cnt_victim_rotate.complex_row_cnt[4]_i_6_n_0 ),
        .I5(complex_sample_cnt_inc_r2),
        .O(\row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \row_cnt_victim_rotate.complex_row_cnt[4]_i_2 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt[4]_i_6_n_0 ),
        .I1(\one_rank.stg1_wr_done_reg_2 ),
        .I2(\row_cnt_victim_rotate.complex_row_cnt[4]_i_4_n_0 ),
        .O(complex_row_cnt));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \row_cnt_victim_rotate.complex_row_cnt[4]_i_3 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[3] ),
        .I1(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[1] ),
        .I2(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0] ),
        .I3(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[2] ),
        .I4(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[4] ),
        .I5(\row_cnt_victim_rotate.complex_row_cnt[4]_i_7_n_0 ),
        .O(\row_cnt_victim_rotate.complex_row_cnt[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h0000000E)) 
    \row_cnt_victim_rotate.complex_row_cnt[4]_i_4 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt[4]_i_8_n_0 ),
        .I1(\complex_row_cnt_ocal[7]_i_7_n_0 ),
        .I2(complex_sample_cnt_inc_r2),
        .I3(reset_rd_addr_r1),
        .I4(wr_victim_inc),
        .O(\row_cnt_victim_rotate.complex_row_cnt[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF40FFFF)) 
    \row_cnt_victim_rotate.complex_row_cnt[4]_i_5 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt[4]_i_9_n_0 ),
        .I1(wr_victim_inc),
        .I2(\row_cnt_victim_rotate.complex_row_cnt[5]_i_2_n_0 ),
        .I3(rstdiv0_sync_r1_reg_rep__13),
        .I4(rdlvl_stg1_done_r1),
        .I5(rdlvl_stg1_done_reg),
        .O(\row_cnt_victim_rotate.complex_row_cnt[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \row_cnt_victim_rotate.complex_row_cnt[4]_i_6 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[4] ),
        .I1(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[5] ),
        .I2(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[6] ),
        .I3(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[7] ),
        .I4(\row_cnt_victim_rotate.complex_row_cnt[5]_i_2_n_0 ),
        .O(\row_cnt_victim_rotate.complex_row_cnt[4]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \row_cnt_victim_rotate.complex_row_cnt[4]_i_7 
       (.I0(complex_sample_cnt_inc_r2),
        .I1(\one_rank.stg1_wr_done_reg_2 ),
        .I2(\row_cnt_victim_rotate.complex_row_cnt[4]_i_6_n_0 ),
        .O(\row_cnt_victim_rotate.complex_row_cnt[4]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \row_cnt_victim_rotate.complex_row_cnt[4]_i_8 
       (.I0(\complex_row_cnt_ocal[7]_i_9_n_0 ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .I4(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .O(\row_cnt_victim_rotate.complex_row_cnt[4]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \row_cnt_victim_rotate.complex_row_cnt[4]_i_9 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[7] ),
        .I1(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[6] ),
        .I2(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[5] ),
        .I3(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[4] ),
        .O(\row_cnt_victim_rotate.complex_row_cnt[4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000262A2A2A)) 
    \row_cnt_victim_rotate.complex_row_cnt[5]_i_1 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[5] ),
        .I1(complex_row_cnt),
        .I2(\row_cnt_victim_rotate.complex_row_cnt[4]_i_7_n_0 ),
        .I3(\row_cnt_victim_rotate.complex_row_cnt[5]_i_2_n_0 ),
        .I4(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[4] ),
        .I5(\row_cnt_victim_rotate.complex_row_cnt[7]_i_3_n_0 ),
        .O(\row_cnt_victim_rotate.complex_row_cnt[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \row_cnt_victim_rotate.complex_row_cnt[5]_i_2 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[3] ),
        .I1(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[1] ),
        .I2(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0] ),
        .I3(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[2] ),
        .O(\row_cnt_victim_rotate.complex_row_cnt[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000262A)) 
    \row_cnt_victim_rotate.complex_row_cnt[6]_i_1 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[6] ),
        .I1(complex_row_cnt),
        .I2(\row_cnt_victim_rotate.complex_row_cnt[4]_i_7_n_0 ),
        .I3(\row_cnt_victim_rotate.complex_row_cnt[7]_i_2_n_0 ),
        .I4(\row_cnt_victim_rotate.complex_row_cnt[7]_i_3_n_0 ),
        .O(\row_cnt_victim_rotate.complex_row_cnt[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000262A2A2A)) 
    \row_cnt_victim_rotate.complex_row_cnt[7]_i_1 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[7] ),
        .I1(complex_row_cnt),
        .I2(\row_cnt_victim_rotate.complex_row_cnt[4]_i_7_n_0 ),
        .I3(\row_cnt_victim_rotate.complex_row_cnt[7]_i_2_n_0 ),
        .I4(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[6] ),
        .I5(\row_cnt_victim_rotate.complex_row_cnt[7]_i_3_n_0 ),
        .O(\row_cnt_victim_rotate.complex_row_cnt[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \row_cnt_victim_rotate.complex_row_cnt[7]_i_2 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[5] ),
        .I1(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[3] ),
        .I2(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[1] ),
        .I3(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0] ),
        .I4(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[2] ),
        .I5(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[4] ),
        .O(\row_cnt_victim_rotate.complex_row_cnt[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000EF00)) 
    \row_cnt_victim_rotate.complex_row_cnt[7]_i_3 
       (.I0(reset_rd_addr_r1),
        .I1(complex_sample_cnt_inc_r2),
        .I2(\row_cnt_victim_rotate.complex_row_cnt[4]_i_6_n_0 ),
        .I3(\one_rank.stg1_wr_done_reg_2 ),
        .I4(\row_cnt_victim_rotate.complex_row_cnt[4]_i_4_n_0 ),
        .I5(\row_cnt_victim_rotate.complex_row_cnt[4]_i_5_n_0 ),
        .O(\row_cnt_victim_rotate.complex_row_cnt[7]_i_3_n_0 ));
  FDRE \row_cnt_victim_rotate.complex_row_cnt_reg[0] 
       (.C(CLK),
        .CE(complex_row_cnt),
        .D(\row_cnt_victim_rotate.complex_row_cnt[0]_i_1_n_0 ),
        .Q(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0] ),
        .R(\row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0 ));
  FDRE \row_cnt_victim_rotate.complex_row_cnt_reg[1] 
       (.C(CLK),
        .CE(complex_row_cnt),
        .D(\row_cnt_victim_rotate.complex_row_cnt[1]_i_1_n_0 ),
        .Q(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[1] ),
        .R(\row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0 ));
  FDRE \row_cnt_victim_rotate.complex_row_cnt_reg[2] 
       (.C(CLK),
        .CE(complex_row_cnt),
        .D(\row_cnt_victim_rotate.complex_row_cnt[2]_i_1_n_0 ),
        .Q(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[2] ),
        .R(\row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0 ));
  FDRE \row_cnt_victim_rotate.complex_row_cnt_reg[3] 
       (.C(CLK),
        .CE(complex_row_cnt),
        .D(\row_cnt_victim_rotate.complex_row_cnt[3]_i_1_n_0 ),
        .Q(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[3] ),
        .R(\row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0 ));
  FDRE \row_cnt_victim_rotate.complex_row_cnt_reg[4] 
       (.C(CLK),
        .CE(complex_row_cnt),
        .D(\row_cnt_victim_rotate.complex_row_cnt[4]_i_3_n_0 ),
        .Q(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[4] ),
        .R(\row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0 ));
  FDRE \row_cnt_victim_rotate.complex_row_cnt_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\row_cnt_victim_rotate.complex_row_cnt[5]_i_1_n_0 ),
        .Q(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \row_cnt_victim_rotate.complex_row_cnt_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\row_cnt_victim_rotate.complex_row_cnt[6]_i_1_n_0 ),
        .Q(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \row_cnt_victim_rotate.complex_row_cnt_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\row_cnt_victim_rotate.complex_row_cnt[7]_i_1_n_0 ),
        .Q(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \stg1_wr_rd_cnt[0]_i_1 
       (.I0(\stg1_wr_rd_cnt[6]_i_2_n_0 ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I2(\stg1_wr_rd_cnt[8]_i_3_n_0 ),
        .O(\stg1_wr_rd_cnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0D00000D0D0D0D0D)) 
    \stg1_wr_rd_cnt[1]_i_1 
       (.I0(\one_rank.stg1_wr_done_reg_1 ),
        .I1(rdlvl_stg1_done_reg),
        .I2(rstdiv0_sync_r1_reg_rep__13),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I4(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I5(\stg1_wr_rd_cnt[4]_i_3_n_0 ),
        .O(\stg1_wr_rd_cnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \stg1_wr_rd_cnt[1]_i_2 
       (.I0(\init_state_r[2]_i_2_n_0 ),
        .I1(\init_state_r_reg_n_0_[4] ),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(\init_state_r_reg_n_0_[3] ),
        .I4(\init_state_r_reg_n_0_[5] ),
        .I5(\init_state_r_reg_n_0_[6] ),
        .O(\one_rank.stg1_wr_done_reg_1 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'hFD57)) 
    \stg1_wr_rd_cnt[2]_i_1 
       (.I0(\stg1_wr_rd_cnt[8]_i_3_n_0 ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .O(\stg1_wr_rd_cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h008AAA8AAA8A008A)) 
    \stg1_wr_rd_cnt[3]_i_1 
       (.I0(rstdiv0_sync_r1_reg_rep__13_0),
        .I1(rdlvl_stg1_done_reg),
        .I2(\stg1_wr_rd_cnt[3]_i_2_n_0 ),
        .I3(\stg1_wr_rd_cnt[4]_i_3_n_0 ),
        .I4(\stg1_wr_rd_cnt[5]_i_2_n_0 ),
        .I5(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .O(\stg1_wr_rd_cnt[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00002F00)) 
    \stg1_wr_rd_cnt[3]_i_2 
       (.I0(complex_row0_rd_done),
        .I1(complex_row1_rd_done),
        .I2(complex_row1_wr_done),
        .I3(complex_row0_wr_done),
        .I4(wr_victim_inc),
        .O(\stg1_wr_rd_cnt[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8288AAAA)) 
    \stg1_wr_rd_cnt[4]_i_1 
       (.I0(rstdiv0_sync_r1_reg_rep__13_0),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[4] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .I3(\stg1_wr_rd_cnt[5]_i_2_n_0 ),
        .I4(\stg1_wr_rd_cnt[4]_i_3_n_0 ),
        .O(\stg1_wr_rd_cnt[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAA8A)) 
    \stg1_wr_rd_cnt[4]_i_3 
       (.I0(complex_sample_cnt_inc_i_2_n_0),
        .I1(\stg1_wr_rd_cnt[4]_i_4_n_0 ),
        .I2(\init_state_r_reg_n_0_[4] ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(rdlvl_last_byte_done),
        .O(\stg1_wr_rd_cnt[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \stg1_wr_rd_cnt[4]_i_4 
       (.I0(\init_state_r_reg_n_0_[5] ),
        .I1(\init_state_r_reg_n_0_[6] ),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(\init_state_r_reg_n_0_[3] ),
        .O(\stg1_wr_rd_cnt[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEBEAAAAAAAA)) 
    \stg1_wr_rd_cnt[5]_i_1 
       (.I0(\stg1_wr_rd_cnt[6]_i_2_n_0 ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[5] ),
        .I2(\stg1_wr_rd_cnt[5]_i_2_n_0 ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[4] ),
        .I4(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .I5(\stg1_wr_rd_cnt[8]_i_3_n_0 ),
        .O(\stg1_wr_rd_cnt[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \stg1_wr_rd_cnt[5]_i_2 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .O(\stg1_wr_rd_cnt[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'hFF60)) 
    \stg1_wr_rd_cnt[6]_i_1 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[6] ),
        .I1(\stg1_wr_rd_cnt[8]_i_6_n_0 ),
        .I2(\stg1_wr_rd_cnt[8]_i_3_n_0 ),
        .I3(\stg1_wr_rd_cnt[6]_i_2_n_0 ),
        .O(\stg1_wr_rd_cnt[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'h00001011)) 
    \stg1_wr_rd_cnt[6]_i_2 
       (.I0(\stg1_wr_rd_cnt[3]_i_2_n_0 ),
        .I1(rstdiv0_sync_r1_reg_rep__13),
        .I2(rdlvl_stg1_done_reg),
        .I3(\one_rank.stg1_wr_done_reg_1 ),
        .I4(\stg1_wr_rd_cnt[4]_i_3_n_0 ),
        .O(\stg1_wr_rd_cnt[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hA208)) 
    \stg1_wr_rd_cnt[7]_i_1 
       (.I0(\stg1_wr_rd_cnt[8]_i_3_n_0 ),
        .I1(\stg1_wr_rd_cnt[8]_i_6_n_0 ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[6] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[7] ),
        .O(\stg1_wr_rd_cnt[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF757575)) 
    \stg1_wr_rd_cnt[8]_i_1 
       (.I0(\stg1_wr_rd_cnt[8]_i_3_n_0 ),
        .I1(\stg1_wr_rd_cnt[8]_i_4_n_0 ),
        .I2(rdlvl_stg1_done_reg),
        .I3(new_burst_r),
        .I4(\stg1_wr_rd_cnt[8]_i_5_n_0 ),
        .O(\stg1_wr_rd_cnt[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'hA8AA0200)) 
    \stg1_wr_rd_cnt[8]_i_2 
       (.I0(\stg1_wr_rd_cnt[8]_i_3_n_0 ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[7] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[6] ),
        .I3(\stg1_wr_rd_cnt[8]_i_6_n_0 ),
        .I4(\stg1_wr_rd_cnt_reg_n_0_[8] ),
        .O(\stg1_wr_rd_cnt[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h0D00)) 
    \stg1_wr_rd_cnt[8]_i_3 
       (.I0(\one_rank.stg1_wr_done_reg_1 ),
        .I1(rdlvl_stg1_done_reg),
        .I2(rstdiv0_sync_r1_reg_rep__13),
        .I3(\stg1_wr_rd_cnt[4]_i_3_n_0 ),
        .O(\stg1_wr_rd_cnt[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFFFFFFFFFFFFF)) 
    \stg1_wr_rd_cnt[8]_i_4 
       (.I0(\init_state_r_reg_n_0_[6] ),
        .I1(\init_state_r_reg_n_0_[3] ),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(\init_state_r_reg_n_0_[5] ),
        .I4(\init_state_r_reg_n_0_[4] ),
        .I5(\wrcal_reads[7]_i_5_n_0 ),
        .O(\stg1_wr_rd_cnt[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \stg1_wr_rd_cnt[8]_i_5 
       (.I0(\init_state_r_reg_n_0_[5] ),
        .I1(\init_state_r_reg_n_0_[6] ),
        .I2(\init_state_r_reg_n_0_[3] ),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(prech_req_r_i_2_n_0),
        .I5(\init_state_r_reg_n_0_[4] ),
        .O(\stg1_wr_rd_cnt[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \stg1_wr_rd_cnt[8]_i_6 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[4] ),
        .I4(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .I5(\stg1_wr_rd_cnt_reg_n_0_[5] ),
        .O(\stg1_wr_rd_cnt[8]_i_6_n_0 ));
  FDRE \stg1_wr_rd_cnt_reg[0] 
       (.C(CLK),
        .CE(\stg1_wr_rd_cnt[8]_i_1_n_0 ),
        .D(\stg1_wr_rd_cnt[0]_i_1_n_0 ),
        .Q(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \stg1_wr_rd_cnt_reg[1] 
       (.C(CLK),
        .CE(\stg1_wr_rd_cnt[8]_i_1_n_0 ),
        .D(\stg1_wr_rd_cnt[1]_i_1_n_0 ),
        .Q(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \stg1_wr_rd_cnt_reg[2] 
       (.C(CLK),
        .CE(\stg1_wr_rd_cnt[8]_i_1_n_0 ),
        .D(\stg1_wr_rd_cnt[2]_i_1_n_0 ),
        .Q(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \stg1_wr_rd_cnt_reg[3] 
       (.C(CLK),
        .CE(\stg1_wr_rd_cnt[8]_i_1_n_0 ),
        .D(\stg1_wr_rd_cnt[3]_i_1_n_0 ),
        .Q(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \stg1_wr_rd_cnt_reg[4] 
       (.C(CLK),
        .CE(\stg1_wr_rd_cnt[8]_i_1_n_0 ),
        .D(\stg1_wr_rd_cnt[4]_i_1_n_0 ),
        .Q(\stg1_wr_rd_cnt_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \stg1_wr_rd_cnt_reg[5] 
       (.C(CLK),
        .CE(\stg1_wr_rd_cnt[8]_i_1_n_0 ),
        .D(\stg1_wr_rd_cnt[5]_i_1_n_0 ),
        .Q(\stg1_wr_rd_cnt_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \stg1_wr_rd_cnt_reg[6] 
       (.C(CLK),
        .CE(\stg1_wr_rd_cnt[8]_i_1_n_0 ),
        .D(\stg1_wr_rd_cnt[6]_i_1_n_0 ),
        .Q(\stg1_wr_rd_cnt_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \stg1_wr_rd_cnt_reg[7] 
       (.C(CLK),
        .CE(\stg1_wr_rd_cnt[8]_i_1_n_0 ),
        .D(\stg1_wr_rd_cnt[7]_i_1_n_0 ),
        .Q(\stg1_wr_rd_cnt_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \stg1_wr_rd_cnt_reg[8] 
       (.C(CLK),
        .CE(\stg1_wr_rd_cnt[8]_i_1_n_0 ),
        .D(\stg1_wr_rd_cnt[8]_i_2_n_0 ),
        .Q(\stg1_wr_rd_cnt_reg_n_0_[8] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00AE)) 
    \wr_done_victim_rotate.complex_row0_wr_done_i_1 
       (.I0(complex_row0_wr_done),
        .I1(rdlvl_stg1_done_r1),
        .I2(complex_row1_rd_done_i_2_n_0),
        .I3(complex_row0_wr_done0),
        .O(\wr_done_victim_rotate.complex_row0_wr_done_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEEFEEEEEEEEE)) 
    \wr_done_victim_rotate.complex_row0_wr_done_i_2 
       (.I0(complex_row0_rd_done1),
        .I1(complex_byte_rd_done),
        .I2(\row_cnt_victim_rotate.complex_row_cnt[4]_i_6_n_0 ),
        .I3(rdlvl_stg1_done_reg),
        .I4(\complex_row_cnt_ocal[7]_i_6_n_0 ),
        .I5(wr_victim_inc),
        .O(complex_row0_wr_done0));
  FDRE \wr_done_victim_rotate.complex_row0_wr_done_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\wr_done_victim_rotate.complex_row0_wr_done_i_1_n_0 ),
        .Q(complex_row0_wr_done),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h0E)) 
    \wr_done_victim_rotate.complex_row1_wr_done_i_1 
       (.I0(complex_row1_wr_done),
        .I1(complex_row1_wr_done0),
        .I2(complex_row0_wr_done0),
        .O(\wr_done_victim_rotate.complex_row1_wr_done_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \wr_done_victim_rotate.complex_row1_wr_done_i_2 
       (.I0(complex_row0_wr_done),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I4(wr_victim_inc_i_2_n_0),
        .O(complex_row1_wr_done0));
  FDRE \wr_done_victim_rotate.complex_row1_wr_done_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\wr_done_victim_rotate.complex_row1_wr_done_i_1_n_0 ),
        .Q(complex_row1_wr_done),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wr_ptr[3]_i_3 
       (.I0(mc_wrdata_en),
        .I1(init_calib_complete_reg_rep__2),
        .I2(calib_wrdata_en),
        .O(mux_wrdata_en));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    wr_victim_inc_i_1
       (.I0(wr_victim_inc_i_2_n_0),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .I4(complex_row0_wr_done),
        .I5(\one_rank.stg1_wr_done_reg_2 ),
        .O(wr_victim_inc0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    wr_victim_inc_i_2
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[5] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[7] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[6] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[8] ),
        .I4(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .I5(\stg1_wr_rd_cnt_reg_n_0_[4] ),
        .O(wr_victim_inc_i_2_n_0));
  FDRE wr_victim_inc_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wr_victim_inc0),
        .Q(wr_victim_inc),
        .R(rstdiv0_sync_r1_reg_rep__4));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    wrcal_rd_wait_i_1
       (.I0(\wrcal_reads[7]_i_5_n_0 ),
        .I1(\init_state_r_reg_n_0_[4] ),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(\init_state_r_reg_n_0_[3] ),
        .I4(\init_state_r_reg_n_0_[6] ),
        .I5(\init_state_r_reg_n_0_[5] ),
        .O(wrcal_rd_wait_i_1_n_0));
  FDRE wrcal_rd_wait_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wrcal_rd_wait_i_1_n_0),
        .Q(wrcal_rd_wait),
        .R(rstdiv0_sync_r1_reg_rep__3));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \wrcal_reads[0]_i_1 
       (.I0(wrcal_reads),
        .I1(\wrcal_reads_reg_n_0_[0] ),
        .O(\wrcal_reads[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hF9)) 
    \wrcal_reads[1]_i_1 
       (.I0(\wrcal_reads_reg_n_0_[0] ),
        .I1(\wrcal_reads_reg_n_0_[1] ),
        .I2(wrcal_reads),
        .O(\wrcal_reads[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'hFFE1)) 
    \wrcal_reads[2]_i_1 
       (.I0(\wrcal_reads_reg_n_0_[1] ),
        .I1(\wrcal_reads_reg_n_0_[0] ),
        .I2(\wrcal_reads_reg_n_0_[2] ),
        .I3(wrcal_reads),
        .O(\wrcal_reads[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'hFFFFFE01)) 
    \wrcal_reads[3]_i_1 
       (.I0(\wrcal_reads_reg_n_0_[0] ),
        .I1(\wrcal_reads_reg_n_0_[1] ),
        .I2(\wrcal_reads_reg_n_0_[2] ),
        .I3(\wrcal_reads_reg_n_0_[3] ),
        .I4(wrcal_reads),
        .O(\wrcal_reads[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0001)) 
    \wrcal_reads[4]_i_1 
       (.I0(\wrcal_reads_reg_n_0_[2] ),
        .I1(\wrcal_reads_reg_n_0_[1] ),
        .I2(\wrcal_reads_reg_n_0_[0] ),
        .I3(\wrcal_reads_reg_n_0_[3] ),
        .I4(\wrcal_reads_reg_n_0_[4] ),
        .I5(wrcal_reads),
        .O(\wrcal_reads[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hF6)) 
    \wrcal_reads[5]_i_1 
       (.I0(\wrcal_reads[5]_i_2_n_0 ),
        .I1(\wrcal_reads_reg_n_0_[5] ),
        .I2(wrcal_reads),
        .O(\wrcal_reads[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \wrcal_reads[5]_i_2 
       (.I0(\wrcal_reads_reg_n_0_[3] ),
        .I1(\wrcal_reads_reg_n_0_[0] ),
        .I2(\wrcal_reads_reg_n_0_[1] ),
        .I3(\wrcal_reads_reg_n_0_[2] ),
        .I4(\wrcal_reads_reg_n_0_[4] ),
        .O(\wrcal_reads[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \wrcal_reads[6]_i_1 
       (.I0(\wrcal_reads[7]_i_6_n_0 ),
        .I1(\wrcal_reads_reg_n_0_[6] ),
        .I2(wrcal_reads),
        .O(\wrcal_reads[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAEAAAAAAAA)) 
    \wrcal_reads[7]_i_1 
       (.I0(rstdiv0_sync_r1_reg_rep__13),
        .I1(\init_state_r_reg_n_0_[5] ),
        .I2(\init_state_r_reg_n_0_[6] ),
        .I3(\wrcal_reads[7]_i_4_n_0 ),
        .I4(\init_state_r_reg_n_0_[4] ),
        .I5(\wrcal_reads[7]_i_5_n_0 ),
        .O(wrcal_reads02_out));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \wrcal_reads[7]_i_2 
       (.I0(\wrcal_reads[7]_i_6_n_0 ),
        .I1(\wrcal_reads_reg_n_0_[6] ),
        .I2(\wrcal_reads_reg_n_0_[7] ),
        .I3(wrcal_reads),
        .O(\wrcal_reads[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'hFFD2)) 
    \wrcal_reads[7]_i_3 
       (.I0(\wrcal_reads[7]_i_6_n_0 ),
        .I1(\wrcal_reads_reg_n_0_[6] ),
        .I2(\wrcal_reads_reg_n_0_[7] ),
        .I3(wrcal_reads),
        .O(\wrcal_reads[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \wrcal_reads[7]_i_4 
       (.I0(\init_state_r_reg_n_0_[3] ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .O(\wrcal_reads[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \wrcal_reads[7]_i_5 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .O(\wrcal_reads[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \wrcal_reads[7]_i_6 
       (.I0(\wrcal_reads_reg_n_0_[4] ),
        .I1(\wrcal_reads_reg_n_0_[2] ),
        .I2(\wrcal_reads_reg_n_0_[1] ),
        .I3(\wrcal_reads_reg_n_0_[0] ),
        .I4(\wrcal_reads_reg_n_0_[3] ),
        .I5(\wrcal_reads_reg_n_0_[5] ),
        .O(\wrcal_reads[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \wrcal_reads[7]_i_7 
       (.I0(read_calib_i_2_n_0),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(\wrcal_reads[7]_i_6_n_0 ),
        .I4(\wrcal_reads_reg_n_0_[6] ),
        .I5(\wrcal_reads_reg_n_0_[7] ),
        .O(wrcal_reads));
  FDRE \wrcal_reads_reg[0] 
       (.C(CLK),
        .CE(\wrcal_reads[7]_i_2_n_0 ),
        .D(\wrcal_reads[0]_i_1_n_0 ),
        .Q(\wrcal_reads_reg_n_0_[0] ),
        .R(wrcal_reads02_out));
  FDRE \wrcal_reads_reg[1] 
       (.C(CLK),
        .CE(\wrcal_reads[7]_i_2_n_0 ),
        .D(\wrcal_reads[1]_i_1_n_0 ),
        .Q(\wrcal_reads_reg_n_0_[1] ),
        .R(wrcal_reads02_out));
  FDRE \wrcal_reads_reg[2] 
       (.C(CLK),
        .CE(\wrcal_reads[7]_i_2_n_0 ),
        .D(\wrcal_reads[2]_i_1_n_0 ),
        .Q(\wrcal_reads_reg_n_0_[2] ),
        .R(wrcal_reads02_out));
  FDRE \wrcal_reads_reg[3] 
       (.C(CLK),
        .CE(\wrcal_reads[7]_i_2_n_0 ),
        .D(\wrcal_reads[3]_i_1_n_0 ),
        .Q(\wrcal_reads_reg_n_0_[3] ),
        .R(wrcal_reads02_out));
  FDRE \wrcal_reads_reg[4] 
       (.C(CLK),
        .CE(\wrcal_reads[7]_i_2_n_0 ),
        .D(\wrcal_reads[4]_i_1_n_0 ),
        .Q(\wrcal_reads_reg_n_0_[4] ),
        .R(wrcal_reads02_out));
  FDRE \wrcal_reads_reg[5] 
       (.C(CLK),
        .CE(\wrcal_reads[7]_i_2_n_0 ),
        .D(\wrcal_reads[5]_i_1_n_0 ),
        .Q(\wrcal_reads_reg_n_0_[5] ),
        .R(wrcal_reads02_out));
  FDRE \wrcal_reads_reg[6] 
       (.C(CLK),
        .CE(\wrcal_reads[7]_i_2_n_0 ),
        .D(\wrcal_reads[6]_i_1_n_0 ),
        .Q(\wrcal_reads_reg_n_0_[6] ),
        .R(wrcal_reads02_out));
  FDRE \wrcal_reads_reg[7] 
       (.C(CLK),
        .CE(\wrcal_reads[7]_i_2_n_0 ),
        .D(\wrcal_reads[7]_i_3_n_0 ),
        .Q(\wrcal_reads_reg_n_0_[7] ),
        .R(wrcal_reads02_out));
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_start_dly_r_reg " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_start_dly_r_reg[4]_srl5 " *) 
  SRL16E \wrcal_start_dly_r_reg[4]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(p_3_out),
        .Q(\wrcal_start_dly_r_reg[4]_srl5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000120000)) 
    \wrcal_start_dly_r_reg[4]_srl5_i_1 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\init_state_r_reg_n_0_[3] ),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[12]_i_2_n_0 ),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(\init_state_r_reg_n_0_[4] ),
        .O(p_3_out));
  FDRE \wrcal_start_dly_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wrcal_start_dly_r_reg[4]_srl5_n_0 ),
        .Q(p_3_out__0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h000E)) 
    wrcal_start_i_1
       (.I0(wrcal_start_reg_0),
        .I1(p_3_out__0),
        .I2(wrlvl_byte_redo),
        .I3(rstdiv0_sync_r1_reg_rep__13),
        .O(wrcal_start_i_1_n_0));
  FDRE wrcal_start_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wrcal_start_i_1_n_0),
        .Q(wrcal_start_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wrcal_wr_cnt[0]_i_1 
       (.I0(wrcal_wr_cnt_reg__0[0]),
        .O(\wrcal_wr_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \wrcal_wr_cnt[1]_i_1 
       (.I0(wrcal_wr_cnt_reg__0[0]),
        .I1(wrcal_wr_cnt_reg__0[1]),
        .O(\wrcal_wr_cnt[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \wrcal_wr_cnt[2]_i_1 
       (.I0(wrcal_wr_cnt_reg__0[2]),
        .I1(wrcal_wr_cnt_reg__0[1]),
        .I2(wrcal_wr_cnt_reg__0[0]),
        .O(wrcal_wr_cnt0[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAAAB)) 
    \wrcal_wr_cnt[3]_i_1 
       (.I0(\wrcal_wr_cnt[3]_i_4_n_0 ),
        .I1(wrcal_wr_cnt_reg__0[2]),
        .I2(wrcal_wr_cnt_reg__0[1]),
        .I3(wrcal_wr_cnt_reg__0[3]),
        .I4(wrcal_wr_cnt_reg__0[0]),
        .I5(rstdiv0_sync_r1_reg_rep__13),
        .O(\wrcal_wr_cnt[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \wrcal_wr_cnt[3]_i_2 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\wrcal_wr_cnt[3]_i_5_n_0 ),
        .I2(new_burst_r),
        .O(\wrcal_wr_cnt[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hCCC9)) 
    \wrcal_wr_cnt[3]_i_3 
       (.I0(wrcal_wr_cnt_reg__0[0]),
        .I1(wrcal_wr_cnt_reg__0[3]),
        .I2(wrcal_wr_cnt_reg__0[1]),
        .I3(wrcal_wr_cnt_reg__0[2]),
        .O(wrcal_wr_cnt0[3]));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \wrcal_wr_cnt[3]_i_4 
       (.I0(\init_state_r_reg_n_0_[3] ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(\init_state_r_reg_n_0_[6] ),
        .I3(\init_state_r_reg_n_0_[5] ),
        .I4(prech_req_r_i_2_n_0),
        .I5(\init_state_r_reg_n_0_[4] ),
        .O(\wrcal_wr_cnt[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \wrcal_wr_cnt[3]_i_5 
       (.I0(\init_state_r_reg_n_0_[3] ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(\init_state_r_reg_n_0_[6] ),
        .I3(\init_state_r_reg_n_0_[5] ),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(\init_state_r_reg_n_0_[4] ),
        .O(\wrcal_wr_cnt[3]_i_5_n_0 ));
  FDRE \wrcal_wr_cnt_reg[0] 
       (.C(CLK),
        .CE(\wrcal_wr_cnt[3]_i_2_n_0 ),
        .D(\wrcal_wr_cnt[0]_i_1_n_0 ),
        .Q(wrcal_wr_cnt_reg__0[0]),
        .R(\wrcal_wr_cnt[3]_i_1_n_0 ));
  FDRE \wrcal_wr_cnt_reg[1] 
       (.C(CLK),
        .CE(\wrcal_wr_cnt[3]_i_2_n_0 ),
        .D(\wrcal_wr_cnt[1]_i_1_n_0 ),
        .Q(wrcal_wr_cnt_reg__0[1]),
        .R(\wrcal_wr_cnt[3]_i_1_n_0 ));
  FDSE \wrcal_wr_cnt_reg[2] 
       (.C(CLK),
        .CE(\wrcal_wr_cnt[3]_i_2_n_0 ),
        .D(wrcal_wr_cnt0[2]),
        .Q(wrcal_wr_cnt_reg__0[2]),
        .S(\wrcal_wr_cnt[3]_i_1_n_0 ));
  FDRE \wrcal_wr_cnt_reg[3] 
       (.C(CLK),
        .CE(\wrcal_wr_cnt[3]_i_2_n_0 ),
        .D(wrcal_wr_cnt0[3]),
        .Q(wrcal_wr_cnt_reg__0[3]),
        .R(\wrcal_wr_cnt[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h4C7F)) 
    \wrdq_div2_2to1_rdlvl_first.phy_wrdata[12]_i_1 
       (.I0(wrcal_pat_cnt[1]),
        .I1(rdlvl_stg1_done_reg),
        .I2(wrcal_pat_cnt[0]),
        .I3(wrdata_pat_cnt[0]),
        .O(p_2_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h0C2E)) 
    \wrdq_div2_2to1_rdlvl_first.phy_wrdata[13]_i_1 
       (.I0(wrdata_pat_cnt[1]),
        .I1(rdlvl_stg1_done_reg),
        .I2(wrcal_pat_cnt[0]),
        .I3(wrdata_pat_cnt[0]),
        .O(p_2_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'hACFC)) 
    \wrdq_div2_2to1_rdlvl_first.phy_wrdata[14]_i_1 
       (.I0(wrcal_pat_cnt[0]),
        .I1(wrdata_pat_cnt[0]),
        .I2(rdlvl_stg1_done_reg),
        .I3(wrcal_pat_cnt[1]),
        .O(\wrdq_div2_2to1_rdlvl_first.phy_wrdata[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'h2F)) 
    \wrdq_div2_2to1_rdlvl_first.phy_wrdata[28]_i_1 
       (.I0(wrcal_pat_cnt[1]),
        .I1(wrcal_pat_cnt[0]),
        .I2(rdlvl_stg1_done_reg),
        .O(p_2_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h888B)) 
    \wrdq_div2_2to1_rdlvl_first.phy_wrdata[29]_i_1 
       (.I0(wrcal_pat_cnt[0]),
        .I1(rdlvl_stg1_done_reg),
        .I2(wrdata_pat_cnt[1]),
        .I3(wrdata_pat_cnt[0]),
        .O(p_2_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \wrdq_div2_2to1_rdlvl_first.phy_wrdata[30]_i_1 
       (.I0(wrcal_pat_cnt[0]),
        .I1(wrcal_pat_cnt[1]),
        .I2(rdlvl_stg1_done_reg),
        .O(p_2_out[30]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \wrdq_div2_2to1_rdlvl_first.phy_wrdata[31]_i_1 
       (.I0(wrdata_pat_cnt[0]),
        .I1(wrcal_pat_cnt[0]),
        .I2(rdlvl_stg1_done_reg),
        .O(p_2_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hC5)) 
    \wrdq_div2_2to1_rdlvl_first.phy_wrdata[40]_i_1 
       (.I0(wrdata_pat_cnt[0]),
        .I1(wrcal_pat_cnt[0]),
        .I2(rdlvl_stg1_done_reg),
        .O(p_2_out[40]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \wrdq_div2_2to1_rdlvl_first.phy_wrdata[45]_i_1 
       (.I0(wrcal_pat_cnt[0]),
        .I1(rdlvl_stg1_done_reg),
        .O(p_2_out[45]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \wrdq_div2_2to1_rdlvl_first.phy_wrdata[46]_i_1 
       (.I0(wrcal_pat_cnt[1]),
        .I1(rdlvl_stg1_done_reg),
        .I2(wrdata_pat_cnt[0]),
        .O(p_2_out[46]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \wrdq_div2_2to1_rdlvl_first.phy_wrdata[60]_i_1 
       (.I0(wrcal_pat_cnt[0]),
        .I1(rdlvl_stg1_done_reg),
        .I2(wrcal_pat_cnt[1]),
        .O(p_2_out[60]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h4073)) 
    \wrdq_div2_2to1_rdlvl_first.phy_wrdata[61]_i_1 
       (.I0(wrcal_pat_cnt[1]),
        .I1(rdlvl_stg1_done_reg),
        .I2(wrcal_pat_cnt[0]),
        .I3(wrdata_pat_cnt[0]),
        .O(p_2_out[61]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \wrdq_div2_2to1_rdlvl_first.phy_wrdata[62]_i_1 
       (.I0(rdlvl_stg1_done_reg),
        .I1(wrcal_pat_cnt[1]),
        .I2(wrcal_pat_cnt[0]),
        .O(p_2_out[62]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'hC055)) 
    \wrdq_div2_2to1_rdlvl_first.phy_wrdata[63]_i_2 
       (.I0(wrdata_pat_cnt[0]),
        .I1(wrcal_pat_cnt[1]),
        .I2(wrcal_pat_cnt[0]),
        .I3(rdlvl_stg1_done_reg),
        .O(p_2_out[63]));
  FDRE \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[12] 
       (.C(CLK),
        .CE(rdlvl_stg1_done_reg_2),
        .D(p_2_out[12]),
        .Q(phy_wrdata[12]),
        .R(1'b0));
  FDRE \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[13] 
       (.C(CLK),
        .CE(rdlvl_stg1_done_reg_2),
        .D(p_2_out[13]),
        .Q(phy_wrdata[13]),
        .R(1'b0));
  FDRE \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[14] 
       (.C(CLK),
        .CE(rdlvl_stg1_done_reg_2),
        .D(\wrdq_div2_2to1_rdlvl_first.phy_wrdata[14]_i_1_n_0 ),
        .Q(phy_wrdata[14]),
        .R(1'b0));
  FDRE \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[28] 
       (.C(CLK),
        .CE(rdlvl_stg1_done_reg_2),
        .D(p_2_out[28]),
        .Q(phy_wrdata[28]),
        .R(1'b0));
  FDRE \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[29] 
       (.C(CLK),
        .CE(rdlvl_stg1_done_reg_2),
        .D(p_2_out[29]),
        .Q(phy_wrdata[29]),
        .R(1'b0));
  FDRE \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[30] 
       (.C(CLK),
        .CE(rdlvl_stg1_done_reg_2),
        .D(p_2_out[30]),
        .Q(phy_wrdata[30]),
        .R(1'b0));
  FDRE \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[31] 
       (.C(CLK),
        .CE(rdlvl_stg1_done_reg_2),
        .D(p_2_out[27]),
        .Q(phy_wrdata[31]),
        .R(1'b0));
  FDRE \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[40] 
       (.C(CLK),
        .CE(rdlvl_stg1_done_reg_2),
        .D(p_2_out[40]),
        .Q(phy_wrdata[40]),
        .R(1'b0));
  FDRE \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[45] 
       (.C(CLK),
        .CE(rdlvl_stg1_done_reg_2),
        .D(p_2_out[45]),
        .Q(phy_wrdata[45]),
        .R(1'b0));
  FDRE \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[46] 
       (.C(CLK),
        .CE(rdlvl_stg1_done_reg_2),
        .D(p_2_out[46]),
        .Q(phy_wrdata[46]),
        .R(1'b0));
  FDRE \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[47] 
       (.C(CLK),
        .CE(rdlvl_stg1_done_reg_2),
        .D(rdlvl_stg1_done_reg),
        .Q(phy_wrdata[47]),
        .R(1'b0));
  FDRE \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[60] 
       (.C(CLK),
        .CE(rdlvl_stg1_done_reg_2),
        .D(p_2_out[60]),
        .Q(phy_wrdata[60]),
        .R(1'b0));
  FDRE \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[61] 
       (.C(CLK),
        .CE(rdlvl_stg1_done_reg_2),
        .D(p_2_out[61]),
        .Q(phy_wrdata[61]),
        .R(1'b0));
  FDRE \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[62] 
       (.C(CLK),
        .CE(rdlvl_stg1_done_reg_2),
        .D(p_2_out[62]),
        .Q(phy_wrdata[62]),
        .R(1'b0));
  FDRE \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[63] 
       (.C(CLK),
        .CE(rdlvl_stg1_done_reg_2),
        .D(p_2_out[63]),
        .Q(phy_wrdata[63]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h5455)) 
    \wrdqen_div2.wrcal_pat_cnt[0]_i_1 
       (.I0(wrcal_pat_cnt[0]),
        .I1(\calib_data_offset_1_reg_n_0_[1] ),
        .I2(phy_we_n2),
        .I3(first_wrcal_pat_r),
        .O(\wrdqen_div2.wrcal_pat_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'hEEE0EEEE)) 
    \wrdqen_div2.wrcal_pat_cnt[1]_i_1 
       (.I0(wrcal_pat_cnt[0]),
        .I1(wrcal_pat_cnt[1]),
        .I2(\calib_data_offset_1_reg_n_0_[1] ),
        .I3(phy_we_n2),
        .I4(first_wrcal_pat_r),
        .O(\wrdqen_div2.wrcal_pat_cnt[1]_i_1_n_0 ));
  FDRE \wrdqen_div2.wrcal_pat_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wrdqen_div2.wrcal_pat_cnt[0]_i_1_n_0 ),
        .Q(wrcal_pat_cnt[0]),
        .R(1'b0));
  FDRE \wrdqen_div2.wrcal_pat_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wrdqen_div2.wrcal_pat_cnt[1]_i_1_n_0 ),
        .Q(wrcal_pat_cnt[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h5455)) 
    \wrdqen_div2.wrdata_pat_cnt[0]_i_1 
       (.I0(wrdata_pat_cnt[0]),
        .I1(\calib_data_offset_1_reg_n_0_[1] ),
        .I2(phy_we_n2),
        .I3(first_rdlvl_pat_r),
        .O(\wrdqen_div2.wrdata_pat_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'hEEE0EEEE)) 
    \wrdqen_div2.wrdata_pat_cnt[1]_i_1 
       (.I0(wrdata_pat_cnt[1]),
        .I1(wrdata_pat_cnt[0]),
        .I2(\calib_data_offset_1_reg_n_0_[1] ),
        .I3(phy_we_n2),
        .I4(first_rdlvl_pat_r),
        .O(\wrdqen_div2.wrdata_pat_cnt[1]_i_1_n_0 ));
  FDRE \wrdqen_div2.wrdata_pat_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wrdqen_div2.wrdata_pat_cnt[0]_i_1_n_0 ),
        .Q(wrdata_pat_cnt[0]),
        .R(1'b0));
  FDRE \wrdqen_div2.wrdata_pat_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wrdqen_div2.wrdata_pat_cnt[1]_i_1_n_0 ),
        .Q(wrdata_pat_cnt[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000000000AB)) 
    wrlvl_final_if_rst_i_1
       (.I0(wrlvl_final_if_rst),
        .I1(wrlvl_final_if_rst_i_2_n_0),
        .I2(wrlvl_final_if_rst_i_3_n_0),
        .I3(rstdiv0_sync_r1_reg_rep__13),
        .I4(wrlvl_final_if_rst_i_4_n_0),
        .I5(wrlvl_final_if_rst_i_5_n_0),
        .O(wrlvl_final_if_rst_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    wrlvl_final_if_rst_i_2
       (.I0(\init_state_r_reg_n_0_[4] ),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(\init_state_r_reg_n_0_[0] ),
        .O(wrlvl_final_if_rst_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    wrlvl_final_if_rst_i_3
       (.I0(\init_state_r_reg_n_0_[3] ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(\init_state_r_reg_n_0_[6] ),
        .I3(\init_state_r_reg_n_0_[5] ),
        .O(wrlvl_final_if_rst_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    wrlvl_final_if_rst_i_4
       (.I0(\init_state_r_reg_n_0_[4] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(\init_state_r_reg_n_0_[5] ),
        .I4(\init_state_r_reg_n_0_[6] ),
        .I5(\init_state_r[4]_i_6_n_0 ),
        .O(wrlvl_final_if_rst_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    wrlvl_final_if_rst_i_5
       (.I0(\init_state_r_reg_n_0_[4] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\init_state_r_reg_n_0_[5] ),
        .I3(\init_state_r_reg_n_0_[6] ),
        .I4(\init_state_r[5]_i_10_n_0 ),
        .I5(\init_state_r_reg_n_0_[1] ),
        .O(wrlvl_final_if_rst_i_5_n_0));
  FDRE wrlvl_final_if_rst_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wrlvl_final_if_rst_i_1_n_0),
        .Q(wrlvl_final_if_rst),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_phy_rdlvl" *) 
module ddr_axi_mig_7series_v2_4_ddr_phy_rdlvl
   (E,
    store_sr_r_reg_0,
    found_stable_eye_last_r_reg_0,
    \rdlvl_dqs_tap_cnt_r_reg[0][1][0]_0 ,
    \rd_mux_sel_r_reg[0]_0 ,
    \FSM_onehot_cal1_state_r_reg[25]_0 ,
    \gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ,
    sr_valid_r2,
    \gen_pat_match_div2.idel_pat_data_match_reg_0 ,
    \gen_pat_match_div2.idel_pat_data_match_reg_1 ,
    idelay_tap_limit_r_reg_0,
    mpr_rdlvl_start_r,
    cal1_wait_cnt_en_r,
    detect_edge_done_r,
    samp_edge_cnt0_en_r,
    \gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0]_0 ,
    p_0_in102_in,
    p_0_in99_in,
    p_0_in96_in,
    p_0_in93_in,
    p_0_in90_in,
    p_0_in87_in,
    \gen_track_left_edge[7].pb_last_tap_jitter_r_reg[7]_0 ,
    out,
    idelay_ce_int,
    idelay_inc_int,
    idel_pat1_match_fall1_and_r,
    idel_pat1_match_fall0_and_r,
    idel_pat1_match_rise0_and_r,
    idel_pat1_match_rise1_and_r,
    idel_pat0_match_rise1_and_r,
    idel_pat0_match_rise0_and_r,
    idel_pat0_match_fall0_and_r,
    idel_pat0_match_fall1_and_r,
    rdlvl_prech_req,
    pi_fine_dly_dec_done,
    cnt_shift_r_reg,
    pb_detect_edge_done_r,
    \gen_old_sr_div2.gen_old_sr[7].old_sr_fall0_r_reg[7][0]_0 ,
    pb_found_stable_eye_r,
    \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][4]_0 ,
    \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][4]_0 ,
    \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][4]_0 ,
    \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][4]_0 ,
    \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][4]_0 ,
    \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][4]_0 ,
    \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][4]_0 ,
    \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][4]_0 ,
    \FSM_onehot_cal1_state_r_reg[25]_1 ,
    idel_adj_inc_reg_0,
    cal1_wait_r,
    \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0]_inv_0 ,
    p_1_in305_in,
    p_1_in279_in,
    p_1_in253_in,
    p_1_in227_in,
    p_1_in201_in,
    p_1_in175_in,
    p_1_in149_in,
    \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0]_inv_1 ,
    p_2_in303_in,
    p_2_in277_in,
    p_2_in251_in,
    p_2_in225_in,
    p_2_in199_in,
    p_2_in173_in,
    p_2_in147_in,
    \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0]_inv_2 ,
    p_3_in304_in,
    p_3_in278_in,
    p_3_in252_in,
    p_3_in226_in,
    p_3_in200_in,
    p_3_in174_in,
    p_3_in148_in,
    \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0]_inv_3 ,
    p_0_in302_in,
    p_0_in276_in,
    p_0_in250_in,
    p_0_in224_in,
    p_0_in198_in,
    p_0_in172_in,
    p_0_in146_in,
    \gen_sr_match_div2.gen_sr_match[0].old_sr_match_cyc2_r_reg[0]_inv_0 ,
    p_2_in290_in,
    p_2_in264_in,
    p_2_in238_in,
    p_2_in212_in,
    p_2_in186_in,
    p_2_in160_in,
    \gen_sr_match_div2.gen_sr_match[7].old_sr_match_cyc2_r_reg[7]_inv_0 ,
    \gen_sr_match_div2.gen_sr_match[0].old_sr_match_cyc2_r_reg[0]_inv_1 ,
    p_3_in291_in,
    p_3_in265_in,
    p_3_in239_in,
    p_3_in213_in,
    p_3_in187_in,
    p_3_in161_in,
    p_3_in135_in,
    \gen_sr_match_div2.gen_sr_match[0].old_sr_match_cyc2_r_reg[0]_inv_2 ,
    p_1_in292_in,
    p_1_in266_in,
    p_1_in240_in,
    p_1_in214_in,
    p_1_in188_in,
    p_1_in162_in,
    p_1_in136_in,
    \gen_sr_match_div2.gen_sr_match[0].old_sr_match_cyc2_r_reg[0]_inv_3 ,
    p_0_in289_in,
    p_0_in263_in,
    p_0_in237_in,
    p_0_in211_in,
    p_0_in185_in,
    p_0_in159_in,
    p_0_in134_in,
    found_stable_eye_last_r,
    \FSM_onehot_cal1_state_r_reg[18]_0 ,
    \FSM_onehot_cal1_state_r_reg[5]_0 ,
    \FSM_onehot_cal1_state_r_reg[19]_0 ,
    pi_en_stg2_f_timing_reg_0,
    \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[47] ,
    rdlvl_stg1_rank_done,
    rdlvl_last_byte_done,
    rdlvl_pi_incdec,
    found_second_edge_r_reg_0,
    COUNTERLOADVAL,
    \stg1_wr_rd_cnt_reg[4] ,
    \init_state_r_reg[2] ,
    C_pi_fine_enable77_out,
    A_pi_fine_enable142_out,
    C_pi_fine_inc79_out,
    A_pi_fine_inc144_out,
    prbs_rdlvl_done_pulse0,
    \init_state_r_reg[1] ,
    \init_state_r_reg[3] ,
    \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[63] ,
    \regl_dqs_cnt_reg[1]_0 ,
    \regl_dqs_cnt_reg[1]_1 ,
    \regl_dqs_cnt_r_reg[1]_0 ,
    cal1_state_r1344_out,
    \idelay_tap_cnt_r_reg[0][1][1]_0 ,
    Q,
    samp_cnt_done_r_reg_0,
    \gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0]_1 ,
    \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][4]_1 ,
    \gen_track_left_edge[7].pb_last_tap_jitter_r_reg[7]_1 ,
    \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][4]_2 ,
    \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][4]_1 ,
    p_0_in1_in,
    \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][4]_2 ,
    \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][4]_1 ,
    p_0_in4_in,
    \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][4]_2 ,
    \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][4]_1 ,
    p_0_in7_in,
    \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][4]_2 ,
    \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][4]_1 ,
    p_0_in10_in,
    \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][4]_2 ,
    \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][4]_1 ,
    p_0_in13_in,
    \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][4]_2 ,
    \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][4]_1 ,
    p_0_in16_in,
    \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][4]_2 ,
    \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][0]_0 ,
    \gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0]_2 ,
    \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][4]_1 ,
    \gen_track_left_edge[0].pb_found_edge_r_reg[0]_0 ,
    \gen_track_left_edge[1].pb_found_edge_r_reg[1]_0 ,
    \gen_track_left_edge[2].pb_found_edge_r_reg[2]_0 ,
    \gen_track_left_edge[3].pb_found_edge_r_reg[3]_0 ,
    \gen_track_left_edge[4].pb_found_edge_r_reg[4]_0 ,
    \gen_track_left_edge[5].pb_found_edge_r_reg[5]_0 ,
    \gen_track_left_edge[6].pb_found_edge_r_reg[6]_0 ,
    \gen_track_left_edge[7].pb_found_edge_r_reg[7]_0 ,
    \second_edge_taps_r_reg[0]_0 ,
    tap_limit_cpt_r,
    fine_dly_dec_done_r1_reg_0,
    \cal1_wait_cnt_r_reg[4]_0 ,
    samp_cnt_done_r_reg_1,
    samp_edge_cnt1_en_r_reg_0,
    \idelay_tap_cnt_r_reg[0][0][3]_0 ,
    \idelay_tap_cnt_r_reg[0][0][4]_0 ,
    pi_cnt_dec_reg_0,
    C_pi_counter_load_en81_out,
    A_pi_counter_load_en146_out,
    reset_if_reg,
    ck_addr_cmd_delay_done,
    \cnt_idel_dec_cpt_r_reg[5]_0 ,
    \cnt_idel_dec_cpt_r_reg[5]_1 ,
    \cnt_idel_dec_cpt_r_reg[2]_0 ,
    \cnt_idel_dec_cpt_r_reg[2]_1 ,
    \cnt_idel_dec_cpt_r_reg[2]_2 ,
    \cnt_idel_dec_cpt_r_reg[2]_3 ,
    second_edge_taps_r,
    \gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1][1]_0 ,
    \gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3][1]_0 ,
    \gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5][1]_0 ,
    \gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7][1]_0 ,
    \gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1][1]_0 ,
    \gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3][1]_0 ,
    \gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5][1]_0 ,
    \gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7][1]_0 ,
    \gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0][1]_0 ,
    \gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1][1]_0 ,
    \gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2][1]_0 ,
    \gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4][1]_0 ,
    \gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5][1]_0 ,
    \gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6][1]_0 ,
    \gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0][1]_0 ,
    \gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2][1]_0 ,
    \gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4][1]_0 ,
    \gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6][1]_0 ,
    \pi_dqs_found_lanes_r1_reg[2] ,
    pi_stg2_rdlvl_cnt,
    rdlvl_pi_incdec_reg_0,
    rdlvl_pi_incdec_reg_1,
    rdlvl_pi_incdec_reg_2,
    if_empty_v,
    CLK,
    SR,
    \FSM_onehot_cal1_state_r_reg[27]_0 ,
    idel_pat0_data_match_r0,
    idel_pat1_data_match_r0,
    \rd_mux_sel_r_reg[0]_1 ,
    \rd_mux_sel_r_reg[0]_2 ,
    \rd_mux_sel_r_reg[0]_3 ,
    \rd_mux_sel_r_reg[0]_4 ,
    \rd_mux_sel_r_reg[0]_5 ,
    \rd_mux_sel_r_reg[0]_6 ,
    \rd_mux_sel_r_reg[0]_7 ,
    \rd_mux_sel_r_reg[0]_8 ,
    \rd_mux_sel_r_reg[0]_9 ,
    \rd_mux_sel_r_reg[0]_10 ,
    \rd_mux_sel_r_reg[0]_11 ,
    \rd_mux_sel_r_reg[0]_12 ,
    \rd_mux_sel_r_reg[0]_13 ,
    \rd_mux_sel_r_reg[0]_14 ,
    \rd_mux_sel_r_reg[0]_15 ,
    \rd_mux_sel_r_reg[0]_16 ,
    \rd_mux_sel_r_reg[0]_17 ,
    \rd_mux_sel_r_reg[0]_18 ,
    \rd_mux_sel_r_reg[0]_19 ,
    \rd_mux_sel_r_reg[0]_20 ,
    \rd_mux_sel_r_reg[0]_21 ,
    \rd_mux_sel_r_reg[0]_22 ,
    \rd_mux_sel_r_reg[0]_23 ,
    \rd_mux_sel_r_reg[0]_24 ,
    \rd_mux_sel_r_reg[0]_25 ,
    \rd_mux_sel_r_reg[0]_26 ,
    \rd_mux_sel_r_reg[0]_27 ,
    \rd_mux_sel_r_reg[0]_28 ,
    \rd_mux_sel_r_reg[0]_29 ,
    \rd_mux_sel_r_reg[0]_30 ,
    \rd_mux_sel_r_reg[0]_31 ,
    \rd_mux_sel_r_reg[0]_32 ,
    mpr_rdlvl_start_reg,
    rdlvl_stg1_start_reg,
    p_332_out,
    p_306_out,
    p_280_out,
    p_254_out,
    p_228_out,
    p_202_out,
    p_176_out,
    p_150_out,
    p_319_out,
    p_293_out,
    p_267_out,
    p_241_out,
    p_215_out,
    p_189_out,
    p_163_out,
    p_137_out,
    \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2][1]_0 ,
    \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6][1]_0 ,
    \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0][1]_0 ,
    \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4][1]_0 ,
    \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3][0]_0 ,
    \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7][0]_0 ,
    \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1][1]_0 ,
    \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5][1]_0 ,
    dqs_po_dec_done,
    \gen_track_left_edge[7].pb_detect_edge_done_r_reg[7]_0 ,
    \gen_track_left_edge[6].pb_detect_edge_done_r_reg[6]_0 ,
    \gen_track_left_edge[5].pb_detect_edge_done_r_reg[5]_0 ,
    \gen_track_left_edge[4].pb_detect_edge_done_r_reg[4]_0 ,
    \gen_track_left_edge[3].pb_detect_edge_done_r_reg[3]_0 ,
    \gen_track_left_edge[2].pb_detect_edge_done_r_reg[2]_0 ,
    \gen_track_left_edge[1].pb_detect_edge_done_r_reg[1]_0 ,
    \gen_track_left_edge[0].pb_detect_edge_done_r_reg[0]_0 ,
    store_sr_req_r_reg_0,
    mux_rd_valid_r_reg_0,
    \gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0]_3 ,
    \gen_track_left_edge[1].pb_last_tap_jitter_r_reg[1]_0 ,
    \gen_track_left_edge[2].pb_last_tap_jitter_r_reg[2]_0 ,
    \gen_track_left_edge[3].pb_last_tap_jitter_r_reg[3]_0 ,
    \gen_track_left_edge[4].pb_last_tap_jitter_r_reg[4]_0 ,
    \gen_track_left_edge[5].pb_last_tap_jitter_r_reg[5]_0 ,
    \gen_track_left_edge[6].pb_last_tap_jitter_r_reg[6]_0 ,
    \gen_track_left_edge[7].pb_last_tap_jitter_r_reg[7]_2 ,
    \gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0]_4 ,
    \gen_track_left_edge[1].pb_last_tap_jitter_r_reg[1]_1 ,
    \gen_track_left_edge[2].pb_last_tap_jitter_r_reg[2]_1 ,
    \gen_track_left_edge[3].pb_last_tap_jitter_r_reg[3]_1 ,
    \gen_track_left_edge[4].pb_last_tap_jitter_r_reg[4]_1 ,
    \gen_track_left_edge[5].pb_last_tap_jitter_r_reg[5]_1 ,
    \gen_track_left_edge[6].pb_last_tap_jitter_r_reg[6]_1 ,
    \gen_track_left_edge[7].pb_last_tap_jitter_r_reg[7]_3 ,
    \FSM_onehot_cal1_state_r_reg[19]_1 ,
    \gen_pat_match_div2.idel_pat0_data_match_r_reg_0 ,
    \cal1_wait_cnt_r_reg[3]_0 ,
    found_stable_eye_r_reg_0,
    \FSM_onehot_cal1_state_r_reg[20]_0 ,
    \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0][1]_0 ,
    \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4][1]_0 ,
    \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2][0]_0 ,
    \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6][0]_0 ,
    \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1][0]_0 ,
    \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5][0]_0 ,
    \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3][0]_0 ,
    \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7][0]_0 ,
    \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3][1]_0 ,
    \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7][1]_0 ,
    \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2][1]_0 ,
    \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6][1]_0 ,
    \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0][0]_0 ,
    \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1][0]_0 ,
    \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4][0]_0 ,
    \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5][0]_0 ,
    \FSM_onehot_cal1_state_r_reg[2]_0 ,
    \FSM_onehot_cal1_state_r_reg[17]_0 ,
    rstdiv0_sync_r1_reg_rep__10,
    \FSM_onehot_cal1_state_r_reg[33]_0 ,
    \FSM_onehot_cal1_state_r_reg[34]_0 ,
    \FSM_onehot_cal1_state_r_reg[34]_1 ,
    \FSM_onehot_cal1_state_r_reg[34]_2 ,
    \FSM_onehot_cal1_state_r_reg[3]_0 ,
    rstdiv0_sync_r1_reg_rep__0,
    \FSM_onehot_cal1_state_r_reg[19]_2 ,
    calib_zero_inputs,
    calib_in_common,
    \calib_sel_reg[1] ,
    rstdiv0_sync_r1_reg_rep__13,
    \init_state_r_reg[4] ,
    dqs_found_done_r_reg,
    \one_rank.stg1_wr_done_reg ,
    pi_calib_done,
    tempmon_pi_f_en_r,
    tempmon_pi_f_inc_r,
    rdlvl_stg1_done_r1,
    wrcal_done_reg,
    rstdiv0_sync_r1_reg_rep__10_0,
    idelay_ld_reg,
    po_stg2_wrcal_cnt,
    \pi_counter_read_val_reg[5] ,
    reset_if,
    rstdiv0_sync_r1_reg_rep__12,
    reset_if_r9,
    po_ck_addr_cmd_delay_done,
    rstdiv0_sync_r1_reg_rep,
    prech_done,
    \FSM_onehot_cal1_state_r_reg[19]_3 ,
    \FSM_onehot_cal1_state_r_reg[19]_4 ,
    cal1_dq_idel_ce_reg_0,
    cal1_dq_idel_ce_reg_1,
    cal1_dq_idel_ce_reg_2,
    rstdiv0_sync_r1_reg_rep__10_1,
    rstdiv0_sync_r1_reg_rep__10_2,
    clear,
    S,
    \samp_edge_cnt0_r_reg[7]_0 ,
    \samp_edge_cnt0_r_reg[11]_0 ,
    \samp_edge_cnt1_r_reg[3]_0 ,
    \samp_edge_cnt1_r_reg[7]_0 ,
    \samp_edge_cnt1_r_reg[11]_0 ,
    rstdiv0_sync_r1_reg_rep__10_3,
    \tap_cnt_cpt_r_reg[3]_0 ,
    \tap_cnt_cpt_r_reg[5]_0 ,
    \second_edge_taps_r_reg[3]_0 ,
    \second_edge_taps_r_reg[5]_0 ,
    \pi_counter_read_val_reg[3] ,
    \FSM_onehot_cal1_state_r_reg[0]_0 );
  output [0:0]E;
  output store_sr_r_reg_0;
  output found_stable_eye_last_r_reg_0;
  output \rdlvl_dqs_tap_cnt_r_reg[0][1][0]_0 ;
  output \rd_mux_sel_r_reg[0]_0 ;
  output \FSM_onehot_cal1_state_r_reg[25]_0 ;
  output \gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ;
  output sr_valid_r2;
  output \gen_pat_match_div2.idel_pat_data_match_reg_0 ;
  output \gen_pat_match_div2.idel_pat_data_match_reg_1 ;
  output idelay_tap_limit_r_reg_0;
  output mpr_rdlvl_start_r;
  output cal1_wait_cnt_en_r;
  output detect_edge_done_r;
  output samp_edge_cnt0_en_r;
  output \gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0]_0 ;
  output p_0_in102_in;
  output p_0_in99_in;
  output p_0_in96_in;
  output p_0_in93_in;
  output p_0_in90_in;
  output p_0_in87_in;
  output \gen_track_left_edge[7].pb_last_tap_jitter_r_reg[7]_0 ;
  output [11:0]out;
  output idelay_ce_int;
  output idelay_inc_int;
  output idel_pat1_match_fall1_and_r;
  output idel_pat1_match_fall0_and_r;
  output idel_pat1_match_rise0_and_r;
  output idel_pat1_match_rise1_and_r;
  output idel_pat0_match_rise1_and_r;
  output idel_pat0_match_rise0_and_r;
  output idel_pat0_match_fall0_and_r;
  output idel_pat0_match_fall1_and_r;
  output rdlvl_prech_req;
  output pi_fine_dly_dec_done;
  output [0:0]cnt_shift_r_reg;
  output [7:0]pb_detect_edge_done_r;
  output \gen_old_sr_div2.gen_old_sr[7].old_sr_fall0_r_reg[7][0]_0 ;
  output [7:0]pb_found_stable_eye_r;
  output \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][4]_0 ;
  output \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][4]_0 ;
  output \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][4]_0 ;
  output \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][4]_0 ;
  output \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][4]_0 ;
  output \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][4]_0 ;
  output \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][4]_0 ;
  output \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][4]_0 ;
  output \FSM_onehot_cal1_state_r_reg[25]_1 ;
  output idel_adj_inc_reg_0;
  output cal1_wait_r;
  output \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0]_inv_0 ;
  output p_1_in305_in;
  output p_1_in279_in;
  output p_1_in253_in;
  output p_1_in227_in;
  output p_1_in201_in;
  output p_1_in175_in;
  output p_1_in149_in;
  output \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0]_inv_1 ;
  output p_2_in303_in;
  output p_2_in277_in;
  output p_2_in251_in;
  output p_2_in225_in;
  output p_2_in199_in;
  output p_2_in173_in;
  output p_2_in147_in;
  output \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0]_inv_2 ;
  output p_3_in304_in;
  output p_3_in278_in;
  output p_3_in252_in;
  output p_3_in226_in;
  output p_3_in200_in;
  output p_3_in174_in;
  output p_3_in148_in;
  output \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0]_inv_3 ;
  output p_0_in302_in;
  output p_0_in276_in;
  output p_0_in250_in;
  output p_0_in224_in;
  output p_0_in198_in;
  output p_0_in172_in;
  output p_0_in146_in;
  output \gen_sr_match_div2.gen_sr_match[0].old_sr_match_cyc2_r_reg[0]_inv_0 ;
  output p_2_in290_in;
  output p_2_in264_in;
  output p_2_in238_in;
  output p_2_in212_in;
  output p_2_in186_in;
  output p_2_in160_in;
  output \gen_sr_match_div2.gen_sr_match[7].old_sr_match_cyc2_r_reg[7]_inv_0 ;
  output \gen_sr_match_div2.gen_sr_match[0].old_sr_match_cyc2_r_reg[0]_inv_1 ;
  output p_3_in291_in;
  output p_3_in265_in;
  output p_3_in239_in;
  output p_3_in213_in;
  output p_3_in187_in;
  output p_3_in161_in;
  output p_3_in135_in;
  output \gen_sr_match_div2.gen_sr_match[0].old_sr_match_cyc2_r_reg[0]_inv_2 ;
  output p_1_in292_in;
  output p_1_in266_in;
  output p_1_in240_in;
  output p_1_in214_in;
  output p_1_in188_in;
  output p_1_in162_in;
  output p_1_in136_in;
  output \gen_sr_match_div2.gen_sr_match[0].old_sr_match_cyc2_r_reg[0]_inv_3 ;
  output p_0_in289_in;
  output p_0_in263_in;
  output p_0_in237_in;
  output p_0_in211_in;
  output p_0_in185_in;
  output p_0_in159_in;
  output p_0_in134_in;
  output found_stable_eye_last_r;
  output \FSM_onehot_cal1_state_r_reg[18]_0 ;
  output \FSM_onehot_cal1_state_r_reg[5]_0 ;
  output \FSM_onehot_cal1_state_r_reg[19]_0 ;
  output pi_en_stg2_f_timing_reg_0;
  output [0:0]\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[47] ;
  output rdlvl_stg1_rank_done;
  output rdlvl_last_byte_done;
  output rdlvl_pi_incdec;
  output found_second_edge_r_reg_0;
  output [5:0]COUNTERLOADVAL;
  output \stg1_wr_rd_cnt_reg[4] ;
  output \init_state_r_reg[2] ;
  output C_pi_fine_enable77_out;
  output A_pi_fine_enable142_out;
  output C_pi_fine_inc79_out;
  output A_pi_fine_inc144_out;
  output prbs_rdlvl_done_pulse0;
  output \init_state_r_reg[1] ;
  output \init_state_r_reg[3] ;
  output \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[63] ;
  output \regl_dqs_cnt_reg[1]_0 ;
  output \regl_dqs_cnt_reg[1]_1 ;
  output \regl_dqs_cnt_r_reg[1]_0 ;
  output cal1_state_r1344_out;
  output \idelay_tap_cnt_r_reg[0][1][1]_0 ;
  output [5:0]Q;
  output samp_cnt_done_r_reg_0;
  output \gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0]_1 ;
  output \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][4]_1 ;
  output \gen_track_left_edge[7].pb_last_tap_jitter_r_reg[7]_1 ;
  output \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][4]_2 ;
  output \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][4]_1 ;
  output p_0_in1_in;
  output \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][4]_2 ;
  output \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][4]_1 ;
  output p_0_in4_in;
  output \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][4]_2 ;
  output \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][4]_1 ;
  output p_0_in7_in;
  output \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][4]_2 ;
  output \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][4]_1 ;
  output p_0_in10_in;
  output \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][4]_2 ;
  output \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][4]_1 ;
  output p_0_in13_in;
  output \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][4]_2 ;
  output \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][4]_1 ;
  output p_0_in16_in;
  output \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][4]_2 ;
  output \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][0]_0 ;
  output \gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0]_2 ;
  output \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][4]_1 ;
  output \gen_track_left_edge[0].pb_found_edge_r_reg[0]_0 ;
  output \gen_track_left_edge[1].pb_found_edge_r_reg[1]_0 ;
  output \gen_track_left_edge[2].pb_found_edge_r_reg[2]_0 ;
  output \gen_track_left_edge[3].pb_found_edge_r_reg[3]_0 ;
  output \gen_track_left_edge[4].pb_found_edge_r_reg[4]_0 ;
  output \gen_track_left_edge[5].pb_found_edge_r_reg[5]_0 ;
  output \gen_track_left_edge[6].pb_found_edge_r_reg[6]_0 ;
  output \gen_track_left_edge[7].pb_found_edge_r_reg[7]_0 ;
  output \second_edge_taps_r_reg[0]_0 ;
  output tap_limit_cpt_r;
  output fine_dly_dec_done_r1_reg_0;
  output [4:0]\cal1_wait_cnt_r_reg[4]_0 ;
  output [10:0]samp_cnt_done_r_reg_1;
  output [10:0]samp_edge_cnt1_en_r_reg_0;
  output \idelay_tap_cnt_r_reg[0][0][3]_0 ;
  output [4:0]\idelay_tap_cnt_r_reg[0][0][4]_0 ;
  output pi_cnt_dec_reg_0;
  output C_pi_counter_load_en81_out;
  output A_pi_counter_load_en146_out;
  output reset_if_reg;
  output ck_addr_cmd_delay_done;
  output \cnt_idel_dec_cpt_r_reg[5]_0 ;
  output \cnt_idel_dec_cpt_r_reg[5]_1 ;
  output \cnt_idel_dec_cpt_r_reg[2]_0 ;
  output \cnt_idel_dec_cpt_r_reg[2]_1 ;
  output \cnt_idel_dec_cpt_r_reg[2]_2 ;
  output \cnt_idel_dec_cpt_r_reg[2]_3 ;
  output [5:0]second_edge_taps_r;
  output [1:0]\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1][1]_0 ;
  output [1:0]\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3][1]_0 ;
  output [1:0]\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5][1]_0 ;
  output [1:0]\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7][1]_0 ;
  output [1:0]\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1][1]_0 ;
  output [1:0]\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3][1]_0 ;
  output [1:0]\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5][1]_0 ;
  output [1:0]\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7][1]_0 ;
  output [1:0]\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0][1]_0 ;
  output [1:0]\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1][1]_0 ;
  output [1:0]\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2][1]_0 ;
  output [1:0]\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4][1]_0 ;
  output [1:0]\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5][1]_0 ;
  output [1:0]\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6][1]_0 ;
  output [1:0]\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0][1]_0 ;
  output [1:0]\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2][1]_0 ;
  output [1:0]\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4][1]_0 ;
  output [1:0]\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6][1]_0 ;
  output [5:0]\pi_dqs_found_lanes_r1_reg[2] ;
  output [1:0]pi_stg2_rdlvl_cnt;
  output rdlvl_pi_incdec_reg_0;
  output rdlvl_pi_incdec_reg_1;
  output rdlvl_pi_incdec_reg_2;
  input if_empty_v;
  input CLK;
  input [0:0]SR;
  input \FSM_onehot_cal1_state_r_reg[27]_0 ;
  input idel_pat0_data_match_r0;
  input idel_pat1_data_match_r0;
  input \rd_mux_sel_r_reg[0]_1 ;
  input \rd_mux_sel_r_reg[0]_2 ;
  input \rd_mux_sel_r_reg[0]_3 ;
  input \rd_mux_sel_r_reg[0]_4 ;
  input \rd_mux_sel_r_reg[0]_5 ;
  input \rd_mux_sel_r_reg[0]_6 ;
  input \rd_mux_sel_r_reg[0]_7 ;
  input \rd_mux_sel_r_reg[0]_8 ;
  input \rd_mux_sel_r_reg[0]_9 ;
  input \rd_mux_sel_r_reg[0]_10 ;
  input \rd_mux_sel_r_reg[0]_11 ;
  input \rd_mux_sel_r_reg[0]_12 ;
  input \rd_mux_sel_r_reg[0]_13 ;
  input \rd_mux_sel_r_reg[0]_14 ;
  input \rd_mux_sel_r_reg[0]_15 ;
  input \rd_mux_sel_r_reg[0]_16 ;
  input \rd_mux_sel_r_reg[0]_17 ;
  input \rd_mux_sel_r_reg[0]_18 ;
  input \rd_mux_sel_r_reg[0]_19 ;
  input \rd_mux_sel_r_reg[0]_20 ;
  input \rd_mux_sel_r_reg[0]_21 ;
  input \rd_mux_sel_r_reg[0]_22 ;
  input \rd_mux_sel_r_reg[0]_23 ;
  input \rd_mux_sel_r_reg[0]_24 ;
  input \rd_mux_sel_r_reg[0]_25 ;
  input \rd_mux_sel_r_reg[0]_26 ;
  input \rd_mux_sel_r_reg[0]_27 ;
  input \rd_mux_sel_r_reg[0]_28 ;
  input \rd_mux_sel_r_reg[0]_29 ;
  input \rd_mux_sel_r_reg[0]_30 ;
  input \rd_mux_sel_r_reg[0]_31 ;
  input \rd_mux_sel_r_reg[0]_32 ;
  input mpr_rdlvl_start_reg;
  input rdlvl_stg1_start_reg;
  input p_332_out;
  input p_306_out;
  input p_280_out;
  input p_254_out;
  input p_228_out;
  input p_202_out;
  input p_176_out;
  input p_150_out;
  input p_319_out;
  input p_293_out;
  input p_267_out;
  input p_241_out;
  input p_215_out;
  input p_189_out;
  input p_163_out;
  input p_137_out;
  input \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2][1]_0 ;
  input \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6][1]_0 ;
  input \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0][1]_0 ;
  input \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4][1]_0 ;
  input \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3][0]_0 ;
  input \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7][0]_0 ;
  input \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1][1]_0 ;
  input \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5][1]_0 ;
  input dqs_po_dec_done;
  input \gen_track_left_edge[7].pb_detect_edge_done_r_reg[7]_0 ;
  input \gen_track_left_edge[6].pb_detect_edge_done_r_reg[6]_0 ;
  input \gen_track_left_edge[5].pb_detect_edge_done_r_reg[5]_0 ;
  input \gen_track_left_edge[4].pb_detect_edge_done_r_reg[4]_0 ;
  input \gen_track_left_edge[3].pb_detect_edge_done_r_reg[3]_0 ;
  input \gen_track_left_edge[2].pb_detect_edge_done_r_reg[2]_0 ;
  input \gen_track_left_edge[1].pb_detect_edge_done_r_reg[1]_0 ;
  input \gen_track_left_edge[0].pb_detect_edge_done_r_reg[0]_0 ;
  input store_sr_req_r_reg_0;
  input mux_rd_valid_r_reg_0;
  input \gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0]_3 ;
  input \gen_track_left_edge[1].pb_last_tap_jitter_r_reg[1]_0 ;
  input \gen_track_left_edge[2].pb_last_tap_jitter_r_reg[2]_0 ;
  input \gen_track_left_edge[3].pb_last_tap_jitter_r_reg[3]_0 ;
  input \gen_track_left_edge[4].pb_last_tap_jitter_r_reg[4]_0 ;
  input \gen_track_left_edge[5].pb_last_tap_jitter_r_reg[5]_0 ;
  input \gen_track_left_edge[6].pb_last_tap_jitter_r_reg[6]_0 ;
  input \gen_track_left_edge[7].pb_last_tap_jitter_r_reg[7]_2 ;
  input \gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0]_4 ;
  input \gen_track_left_edge[1].pb_last_tap_jitter_r_reg[1]_1 ;
  input \gen_track_left_edge[2].pb_last_tap_jitter_r_reg[2]_1 ;
  input \gen_track_left_edge[3].pb_last_tap_jitter_r_reg[3]_1 ;
  input \gen_track_left_edge[4].pb_last_tap_jitter_r_reg[4]_1 ;
  input \gen_track_left_edge[5].pb_last_tap_jitter_r_reg[5]_1 ;
  input \gen_track_left_edge[6].pb_last_tap_jitter_r_reg[6]_1 ;
  input \gen_track_left_edge[7].pb_last_tap_jitter_r_reg[7]_3 ;
  input \FSM_onehot_cal1_state_r_reg[19]_1 ;
  input \gen_pat_match_div2.idel_pat0_data_match_r_reg_0 ;
  input \cal1_wait_cnt_r_reg[3]_0 ;
  input found_stable_eye_r_reg_0;
  input \FSM_onehot_cal1_state_r_reg[20]_0 ;
  input \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0][1]_0 ;
  input \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4][1]_0 ;
  input \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2][0]_0 ;
  input \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6][0]_0 ;
  input \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1][0]_0 ;
  input \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5][0]_0 ;
  input \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3][0]_0 ;
  input \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7][0]_0 ;
  input \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3][1]_0 ;
  input \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7][1]_0 ;
  input \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2][1]_0 ;
  input \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6][1]_0 ;
  input \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0][0]_0 ;
  input \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1][0]_0 ;
  input \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4][0]_0 ;
  input \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5][0]_0 ;
  input \FSM_onehot_cal1_state_r_reg[2]_0 ;
  input \FSM_onehot_cal1_state_r_reg[17]_0 ;
  input rstdiv0_sync_r1_reg_rep__10;
  input \FSM_onehot_cal1_state_r_reg[33]_0 ;
  input \FSM_onehot_cal1_state_r_reg[34]_0 ;
  input \FSM_onehot_cal1_state_r_reg[34]_1 ;
  input \FSM_onehot_cal1_state_r_reg[34]_2 ;
  input \FSM_onehot_cal1_state_r_reg[3]_0 ;
  input rstdiv0_sync_r1_reg_rep__0;
  input \FSM_onehot_cal1_state_r_reg[19]_2 ;
  input calib_zero_inputs;
  input calib_in_common;
  input \calib_sel_reg[1] ;
  input rstdiv0_sync_r1_reg_rep__13;
  input \init_state_r_reg[4] ;
  input dqs_found_done_r_reg;
  input \one_rank.stg1_wr_done_reg ;
  input pi_calib_done;
  input tempmon_pi_f_en_r;
  input tempmon_pi_f_inc_r;
  input rdlvl_stg1_done_r1;
  input wrcal_done_reg;
  input rstdiv0_sync_r1_reg_rep__10_0;
  input idelay_ld_reg;
  input [0:0]po_stg2_wrcal_cnt;
  input [5:0]\pi_counter_read_val_reg[5] ;
  input reset_if;
  input rstdiv0_sync_r1_reg_rep__12;
  input reset_if_r9;
  input po_ck_addr_cmd_delay_done;
  input rstdiv0_sync_r1_reg_rep;
  input prech_done;
  input \FSM_onehot_cal1_state_r_reg[19]_3 ;
  input \FSM_onehot_cal1_state_r_reg[19]_4 ;
  input cal1_dq_idel_ce_reg_0;
  input cal1_dq_idel_ce_reg_1;
  input cal1_dq_idel_ce_reg_2;
  input rstdiv0_sync_r1_reg_rep__10_1;
  input [0:0]rstdiv0_sync_r1_reg_rep__10_2;
  input clear;
  input [2:0]S;
  input [3:0]\samp_edge_cnt0_r_reg[7]_0 ;
  input [3:0]\samp_edge_cnt0_r_reg[11]_0 ;
  input [2:0]\samp_edge_cnt1_r_reg[3]_0 ;
  input [3:0]\samp_edge_cnt1_r_reg[7]_0 ;
  input [3:0]\samp_edge_cnt1_r_reg[11]_0 ;
  input [0:0]rstdiv0_sync_r1_reg_rep__10_3;
  input [3:0]\tap_cnt_cpt_r_reg[3]_0 ;
  input [1:0]\tap_cnt_cpt_r_reg[5]_0 ;
  input [3:0]\second_edge_taps_r_reg[3]_0 ;
  input [1:0]\second_edge_taps_r_reg[5]_0 ;
  input \pi_counter_read_val_reg[3] ;
  input \FSM_onehot_cal1_state_r_reg[0]_0 ;

  wire A_pi_counter_load_en146_out;
  wire A_pi_fine_enable142_out;
  wire A_pi_fine_inc144_out;
  wire CLK;
  wire [5:0]COUNTERLOADVAL;
  wire C_pi_counter_load_en81_out;
  wire C_pi_fine_enable77_out;
  wire C_pi_fine_inc79_out;
  wire [0:0]E;
  wire \FSM_onehot_cal1_state_r[0]_i_1_n_0 ;
  wire \FSM_onehot_cal1_state_r[17]_i_1_n_0 ;
  wire \FSM_onehot_cal1_state_r[17]_i_2_n_0 ;
  wire \FSM_onehot_cal1_state_r[18]_i_1_n_0 ;
  wire \FSM_onehot_cal1_state_r[19]_i_1_n_0 ;
  wire \FSM_onehot_cal1_state_r[19]_i_2_n_0 ;
  wire \FSM_onehot_cal1_state_r[19]_i_3_n_0 ;
  wire \FSM_onehot_cal1_state_r[19]_i_4_n_0 ;
  wire \FSM_onehot_cal1_state_r[19]_i_5_n_0 ;
  wire \FSM_onehot_cal1_state_r[19]_i_6_n_0 ;
  wire \FSM_onehot_cal1_state_r[1]_i_1_n_0 ;
  wire \FSM_onehot_cal1_state_r[20]_i_1_n_0 ;
  wire \FSM_onehot_cal1_state_r[21]_i_1_n_0 ;
  wire \FSM_onehot_cal1_state_r[21]_i_2_n_0 ;
  wire \FSM_onehot_cal1_state_r[22]_i_1_n_0 ;
  wire \FSM_onehot_cal1_state_r[23]_i_1_n_0 ;
  wire \FSM_onehot_cal1_state_r[23]_i_2_n_0 ;
  wire \FSM_onehot_cal1_state_r[23]_i_3_n_0 ;
  wire \FSM_onehot_cal1_state_r[24]_i_1_n_0 ;
  wire \FSM_onehot_cal1_state_r[24]_i_2_n_0 ;
  wire \FSM_onehot_cal1_state_r[25]_i_1_n_0 ;
  wire \FSM_onehot_cal1_state_r[26]_i_1_n_0 ;
  wire \FSM_onehot_cal1_state_r[26]_i_2_n_0 ;
  wire \FSM_onehot_cal1_state_r[27]_i_1_n_0 ;
  wire \FSM_onehot_cal1_state_r[28]_i_1_n_0 ;
  wire \FSM_onehot_cal1_state_r[28]_i_2_n_0 ;
  wire \FSM_onehot_cal1_state_r[29]_i_1_n_0 ;
  wire \FSM_onehot_cal1_state_r[29]_i_2_n_0 ;
  wire \FSM_onehot_cal1_state_r[29]_i_3_n_0 ;
  wire \FSM_onehot_cal1_state_r[2]_i_1_n_0 ;
  wire \FSM_onehot_cal1_state_r[30]_i_1_n_0 ;
  wire \FSM_onehot_cal1_state_r[31]_i_1_n_0 ;
  wire \FSM_onehot_cal1_state_r[31]_i_2_n_0 ;
  wire \FSM_onehot_cal1_state_r[31]_i_3_n_0 ;
  wire \FSM_onehot_cal1_state_r[32]_i_1_n_0 ;
  wire \FSM_onehot_cal1_state_r[33]_i_1_n_0 ;
  wire \FSM_onehot_cal1_state_r[33]_i_3_n_0 ;
  wire \FSM_onehot_cal1_state_r[33]_i_4_n_0 ;
  wire \FSM_onehot_cal1_state_r[34]_i_10_n_0 ;
  wire \FSM_onehot_cal1_state_r[34]_i_11_n_0 ;
  wire \FSM_onehot_cal1_state_r[34]_i_12_n_0 ;
  wire \FSM_onehot_cal1_state_r[34]_i_1_n_0 ;
  wire \FSM_onehot_cal1_state_r[34]_i_2_n_0 ;
  wire \FSM_onehot_cal1_state_r[34]_i_3_n_0 ;
  wire \FSM_onehot_cal1_state_r[34]_i_4_n_0 ;
  wire \FSM_onehot_cal1_state_r[34]_i_5_n_0 ;
  wire \FSM_onehot_cal1_state_r[34]_i_6_n_0 ;
  wire \FSM_onehot_cal1_state_r[34]_i_7_n_0 ;
  wire \FSM_onehot_cal1_state_r[34]_i_8_n_0 ;
  wire \FSM_onehot_cal1_state_r[34]_i_9_n_0 ;
  wire \FSM_onehot_cal1_state_r[3]_i_1_n_0 ;
  wire \FSM_onehot_cal1_state_r[4]_i_1_n_0 ;
  wire \FSM_onehot_cal1_state_r[4]_i_2_n_0 ;
  wire \FSM_onehot_cal1_state_r[5]_i_1_n_0 ;
  wire \FSM_onehot_cal1_state_r[5]_i_2_n_0 ;
  wire \FSM_onehot_cal1_state_r[5]_i_3_n_0 ;
  wire \FSM_onehot_cal1_state_r_reg[0]_0 ;
  wire \FSM_onehot_cal1_state_r_reg[17]_0 ;
  wire \FSM_onehot_cal1_state_r_reg[18]_0 ;
  wire \FSM_onehot_cal1_state_r_reg[19]_0 ;
  wire \FSM_onehot_cal1_state_r_reg[19]_1 ;
  wire \FSM_onehot_cal1_state_r_reg[19]_2 ;
  wire \FSM_onehot_cal1_state_r_reg[19]_3 ;
  wire \FSM_onehot_cal1_state_r_reg[19]_4 ;
  wire \FSM_onehot_cal1_state_r_reg[20]_0 ;
  wire \FSM_onehot_cal1_state_r_reg[25]_0 ;
  wire \FSM_onehot_cal1_state_r_reg[25]_1 ;
  wire \FSM_onehot_cal1_state_r_reg[27]_0 ;
  wire \FSM_onehot_cal1_state_r_reg[2]_0 ;
  wire \FSM_onehot_cal1_state_r_reg[33]_0 ;
  wire \FSM_onehot_cal1_state_r_reg[34]_0 ;
  wire \FSM_onehot_cal1_state_r_reg[34]_1 ;
  wire \FSM_onehot_cal1_state_r_reg[34]_2 ;
  wire \FSM_onehot_cal1_state_r_reg[3]_0 ;
  wire \FSM_onehot_cal1_state_r_reg[5]_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_cal1_state_r_reg_n_0_[10] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_cal1_state_r_reg_n_0_[11] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_cal1_state_r_reg_n_0_[13] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_cal1_state_r_reg_n_0_[14] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_cal1_state_r_reg_n_0_[15] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_cal1_state_r_reg_n_0_[18] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_cal1_state_r_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_cal1_state_r_reg_n_0_[21] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_cal1_state_r_reg_n_0_[23] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_cal1_state_r_reg_n_0_[25] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_cal1_state_r_reg_n_0_[4] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_cal1_state_r_reg_n_0_[6] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_cal1_state_r_reg_n_0_[8] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_cal1_state_r_reg_n_0_[9] ;
  wire [5:0]Q;
  wire [2:0]S;
  wire [0:0]SR;
  wire \cal1_cnt_cpt_r[0]_i_1_n_0 ;
  wire cal1_dlyce_cpt_r;
  wire cal1_dlyce_cpt_r_reg_n_0;
  wire cal1_dlyinc_cpt_r_reg_n_0;
  wire cal1_dq_idel_ce;
  wire cal1_dq_idel_ce_reg_0;
  wire cal1_dq_idel_ce_reg_1;
  wire cal1_dq_idel_ce_reg_2;
  wire cal1_prech_req_r_reg_n_0;
  wire cal1_state_r1;
  wire cal1_state_r1344_out;
  wire \cal1_state_r1[0]_i_1_n_0 ;
  wire \cal1_state_r1[0]_i_2_n_0 ;
  wire \cal1_state_r1[1]_i_1_n_0 ;
  wire \cal1_state_r1[1]_i_2_n_0 ;
  wire \cal1_state_r1[1]_i_3_n_0 ;
  wire \cal1_state_r1[2]_i_1_n_0 ;
  wire \cal1_state_r1[2]_i_2_n_0 ;
  wire \cal1_state_r1[3]_i_1_n_0 ;
  wire \cal1_state_r1[3]_i_2_n_0 ;
  wire \cal1_state_r1[3]_i_3_n_0 ;
  wire \cal1_state_r1[4]_i_1_n_0 ;
  wire \cal1_state_r1[5]_i_1_n_0 ;
  wire \cal1_state_r1_reg_n_0_[0] ;
  wire \cal1_state_r1_reg_n_0_[1] ;
  wire \cal1_state_r1_reg_n_0_[2] ;
  wire \cal1_state_r1_reg_n_0_[3] ;
  wire \cal1_state_r1_reg_n_0_[4] ;
  wire \cal1_state_r1_reg_n_0_[5] ;
  wire cal1_state_r2;
  wire cal1_wait_cnt_en_r;
  wire cal1_wait_cnt_en_r0;
  wire cal1_wait_cnt_en_r_i_2_n_0;
  wire cal1_wait_cnt_en_r_i_3_n_0;
  wire cal1_wait_cnt_en_r_i_4_n_0;
  wire \cal1_wait_cnt_r[4]_i_1_n_0 ;
  wire \cal1_wait_cnt_r_reg[3]_0 ;
  wire [4:0]\cal1_wait_cnt_r_reg[4]_0 ;
  wire cal1_wait_r;
  wire calib_in_common;
  wire \calib_sel_reg[1] ;
  wire calib_zero_inputs;
  wire ck_addr_cmd_delay_done;
  wire clear;
  wire [5:0]cnt_idel_dec_cpt_r;
  wire [6:1]cnt_idel_dec_cpt_r2;
  wire \cnt_idel_dec_cpt_r[0]_i_2_n_0 ;
  wire \cnt_idel_dec_cpt_r[0]_i_3_n_0 ;
  wire \cnt_idel_dec_cpt_r[1]_i_2_n_0 ;
  wire \cnt_idel_dec_cpt_r[1]_i_3_n_0 ;
  wire \cnt_idel_dec_cpt_r[1]_i_4_n_0 ;
  wire \cnt_idel_dec_cpt_r[1]_i_5_n_0 ;
  wire \cnt_idel_dec_cpt_r[2]_i_10_n_0 ;
  wire \cnt_idel_dec_cpt_r[2]_i_11_n_0 ;
  wire \cnt_idel_dec_cpt_r[2]_i_2_n_0 ;
  wire \cnt_idel_dec_cpt_r[2]_i_3_n_0 ;
  wire \cnt_idel_dec_cpt_r[2]_i_5_n_0 ;
  wire \cnt_idel_dec_cpt_r[3]_i_2_n_0 ;
  wire \cnt_idel_dec_cpt_r[3]_i_3_n_0 ;
  wire \cnt_idel_dec_cpt_r[3]_i_4_n_0 ;
  wire \cnt_idel_dec_cpt_r[3]_i_5_n_0 ;
  wire \cnt_idel_dec_cpt_r[3]_i_6_n_0 ;
  wire \cnt_idel_dec_cpt_r[4]_i_2_n_0 ;
  wire \cnt_idel_dec_cpt_r[4]_i_3_n_0 ;
  wire \cnt_idel_dec_cpt_r[4]_i_4_n_0 ;
  wire \cnt_idel_dec_cpt_r[4]_i_5_n_0 ;
  wire \cnt_idel_dec_cpt_r[5]_i_10_n_0 ;
  wire \cnt_idel_dec_cpt_r[5]_i_1_n_0 ;
  wire \cnt_idel_dec_cpt_r[5]_i_4_n_0 ;
  wire \cnt_idel_dec_cpt_r[5]_i_5_n_0 ;
  wire \cnt_idel_dec_cpt_r[5]_i_6_n_0 ;
  wire \cnt_idel_dec_cpt_r[5]_i_7_n_0 ;
  wire \cnt_idel_dec_cpt_r[5]_i_9_n_0 ;
  wire \cnt_idel_dec_cpt_r_reg[2]_0 ;
  wire \cnt_idel_dec_cpt_r_reg[2]_1 ;
  wire \cnt_idel_dec_cpt_r_reg[2]_2 ;
  wire \cnt_idel_dec_cpt_r_reg[2]_3 ;
  wire \cnt_idel_dec_cpt_r_reg[2]_i_12_n_0 ;
  wire \cnt_idel_dec_cpt_r_reg[2]_i_12_n_1 ;
  wire \cnt_idel_dec_cpt_r_reg[2]_i_12_n_2 ;
  wire \cnt_idel_dec_cpt_r_reg[2]_i_12_n_3 ;
  wire \cnt_idel_dec_cpt_r_reg[2]_i_12_n_4 ;
  wire \cnt_idel_dec_cpt_r_reg[2]_i_12_n_5 ;
  wire \cnt_idel_dec_cpt_r_reg[2]_i_12_n_6 ;
  wire \cnt_idel_dec_cpt_r_reg[2]_i_4_n_0 ;
  wire \cnt_idel_dec_cpt_r_reg[2]_i_4_n_1 ;
  wire \cnt_idel_dec_cpt_r_reg[2]_i_4_n_2 ;
  wire \cnt_idel_dec_cpt_r_reg[2]_i_4_n_3 ;
  wire \cnt_idel_dec_cpt_r_reg[4]_i_6_n_3 ;
  wire \cnt_idel_dec_cpt_r_reg[4]_i_6_n_6 ;
  wire \cnt_idel_dec_cpt_r_reg[4]_i_6_n_7 ;
  wire \cnt_idel_dec_cpt_r_reg[5]_0 ;
  wire \cnt_idel_dec_cpt_r_reg[5]_1 ;
  wire \cnt_idel_dec_cpt_r_reg[5]_i_8_n_2 ;
  wire \cnt_idel_dec_cpt_r_reg[5]_i_8_n_3 ;
  wire \cnt_idel_dec_cpt_r_reg_n_0_[0] ;
  wire \cnt_idel_dec_cpt_r_reg_n_0_[1] ;
  wire \cnt_idel_dec_cpt_r_reg_n_0_[2] ;
  wire \cnt_idel_dec_cpt_r_reg_n_0_[3] ;
  wire \cnt_idel_dec_cpt_r_reg_n_0_[4] ;
  wire \cnt_idel_dec_cpt_r_reg_n_0_[5] ;
  wire \cnt_shift_r[0]_i_1_n_0 ;
  wire [0:0]cnt_shift_r_reg;
  wire detect_edge_done_r;
  wire detect_edge_done_r_i_1_n_0;
  wire detect_edge_done_r_i_2_n_0;
  wire done_cnt1;
  wire \done_cnt[0]_i_1_n_0 ;
  wire \done_cnt[1]_i_1_n_0 ;
  wire \done_cnt[2]_i_1_n_0 ;
  wire \done_cnt[3]_i_1_n_0 ;
  wire \done_cnt_reg_n_0_[0] ;
  wire \done_cnt_reg_n_0_[1] ;
  wire \done_cnt_reg_n_0_[2] ;
  wire \done_cnt_reg_n_0_[3] ;
  wire dqs_found_done_r_reg;
  wire dqs_po_dec_done;
  wire dqs_po_dec_done_r1;
  wire dqs_po_dec_done_r2;
  wire fine_dly_dec_done_r1;
  wire fine_dly_dec_done_r1_i_1_n_0;
  wire fine_dly_dec_done_r1_i_2_n_0;
  wire fine_dly_dec_done_r1_i_3_n_0;
  wire fine_dly_dec_done_r1_reg_0;
  wire fine_dly_dec_done_r2;
  wire \first_edge_taps_r[5]_i_2_n_0 ;
  wire found_edge_r_i_1_n_0;
  wire found_edge_r_i_2_n_0;
  wire found_second_edge_r_reg_0;
  wire found_stable_eye_last_r;
  wire found_stable_eye_last_r_reg_0;
  wire found_stable_eye_r_i_1_n_0;
  wire found_stable_eye_r_i_2_n_0;
  wire found_stable_eye_r_reg_0;
  wire \gen_mux_rd[0].mux_rd_fall0_r_reg_n_0_[0] ;
  wire \gen_mux_rd[0].mux_rd_fall1_r_reg_n_0_[0] ;
  wire \gen_mux_rd[0].mux_rd_rise0_r_reg_n_0_[0] ;
  wire \gen_mux_rd[0].mux_rd_rise1_r_reg_n_0_[0] ;
  wire \gen_mux_rd[1].mux_rd_fall0_r_reg_n_0_[1] ;
  wire \gen_mux_rd[1].mux_rd_fall1_r_reg_n_0_[1] ;
  wire \gen_mux_rd[1].mux_rd_rise0_r_reg_n_0_[1] ;
  wire \gen_mux_rd[1].mux_rd_rise1_r_reg_n_0_[1] ;
  wire \gen_mux_rd[2].mux_rd_fall0_r_reg_n_0_[2] ;
  wire \gen_mux_rd[2].mux_rd_fall1_r_reg_n_0_[2] ;
  wire \gen_mux_rd[2].mux_rd_rise0_r_reg_n_0_[2] ;
  wire \gen_mux_rd[2].mux_rd_rise1_r_reg_n_0_[2] ;
  wire \gen_mux_rd[3].mux_rd_fall0_r_reg_n_0_[3] ;
  wire \gen_mux_rd[3].mux_rd_fall1_r_reg_n_0_[3] ;
  wire \gen_mux_rd[3].mux_rd_rise0_r_reg_n_0_[3] ;
  wire \gen_mux_rd[3].mux_rd_rise1_r_reg_n_0_[3] ;
  wire \gen_mux_rd[4].mux_rd_fall0_r_reg_n_0_[4] ;
  wire \gen_mux_rd[4].mux_rd_fall1_r_reg_n_0_[4] ;
  wire \gen_mux_rd[4].mux_rd_rise0_r_reg_n_0_[4] ;
  wire \gen_mux_rd[4].mux_rd_rise1_r_reg_n_0_[4] ;
  wire \gen_mux_rd[5].mux_rd_fall0_r_reg_n_0_[5] ;
  wire \gen_mux_rd[5].mux_rd_fall1_r_reg_n_0_[5] ;
  wire \gen_mux_rd[5].mux_rd_rise0_r_reg_n_0_[5] ;
  wire \gen_mux_rd[5].mux_rd_rise1_r_reg_n_0_[5] ;
  wire \gen_mux_rd[6].mux_rd_fall0_r_reg_n_0_[6] ;
  wire \gen_mux_rd[6].mux_rd_fall1_r_reg_n_0_[6] ;
  wire \gen_mux_rd[6].mux_rd_rise0_r_reg_n_0_[6] ;
  wire \gen_mux_rd[6].mux_rd_rise1_r_reg_n_0_[6] ;
  wire \gen_mux_rd[7].mux_rd_fall0_r_reg_n_0_[7] ;
  wire \gen_mux_rd[7].mux_rd_fall1_r_reg_n_0_[7] ;
  wire \gen_mux_rd[7].mux_rd_rise0_r_reg_n_0_[7] ;
  wire \gen_mux_rd[7].mux_rd_rise1_r_reg_n_0_[7] ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[0].old_sr_fall0_r_reg[0]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[0].old_sr_fall1_r_reg[0]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[0].old_sr_rise0_r_reg[0]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[0].old_sr_rise1_r_reg[0]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0][1]_0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0][1]_0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0]__0 ;
  wire \gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise1_r_reg[0]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[1].old_sr_fall0_r_reg[1]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[1].old_sr_fall1_r_reg[1]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[1].old_sr_rise0_r_reg[1]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[1].old_sr_rise1_r_reg[1]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall0_r_reg[1]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1][1]_0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1][1]_0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1][1]_0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[2].old_sr_fall0_r_reg[2]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[2].old_sr_fall1_r_reg[2]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[2].old_sr_rise0_r_reg[2]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[2].old_sr_rise1_r_reg[2]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2][1]_0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2][1]_0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[2].prev_sr_rise0_r_reg[2]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[2].prev_sr_rise1_r_reg[2]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[3].old_sr_fall0_r_reg[3]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[3].old_sr_fall1_r_reg[3]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[3].old_sr_rise0_r_reg[3]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[3].old_sr_rise1_r_reg[3]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[3].prev_sr_fall0_r_reg[3]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[3].prev_sr_fall1_r_reg[3]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3][1]_0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3][1]_0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[4].old_sr_fall0_r_reg[4]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[4].old_sr_fall1_r_reg[4]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[4].old_sr_rise0_r_reg[4]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[4].old_sr_rise1_r_reg[4]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4][1]_0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4][1]_0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[4].prev_sr_rise0_r_reg[4]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[4].prev_sr_rise1_r_reg[4]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[5].old_sr_fall0_r_reg[5]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[5].old_sr_fall1_r_reg[5]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[5].old_sr_rise0_r_reg[5]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[5].old_sr_rise1_r_reg[5]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall0_r_reg[5]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5][1]_0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5][1]_0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5][1]_0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[6].old_sr_fall0_r_reg[6]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[6].old_sr_fall1_r_reg[6]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[6].old_sr_rise0_r_reg[6]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[6].old_sr_rise1_r_reg[6]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6][1]_0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6][1]_0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[6].prev_sr_rise0_r_reg[6]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[6].prev_sr_rise1_r_reg[6]__0 ;
  wire \gen_old_sr_div2.gen_old_sr[7].old_sr_fall0_r_reg[7][0]_0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[7].old_sr_fall0_r_reg[7]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[7].old_sr_fall1_r_reg[7]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[7].old_sr_rise0_r_reg[7]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[7].old_sr_rise1_r_reg[7]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[7].prev_sr_fall0_r_reg[7]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[7].prev_sr_fall1_r_reg[7]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7][1]_0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7][1]_0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7]__0 ;
  wire \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise0_r[0]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise1_r[0]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_fall1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise0_r[0]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise1_r[0]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall0_r[1]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_rise0_r[1]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall0_r[1]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall1_r[1]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_rise0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise0_r[2]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise1_r[2]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_fall0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise0_r[2]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise1_r[2]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall0_r[3]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall1_r[3]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall0_r[3]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall1_r[3]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_rise1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise0_r[4]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise1_r[4]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_fall1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise0_r[4]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise1_r[4]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall0_r[5]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise0_r[5]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall0_r[5]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall1_r[5]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_rise0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise0_r[6]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise1_r[6]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_fall0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise0_r[6]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise1_r[6]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall0_r[7]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall1_r[7]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall0_r[7]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall1_r[7]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_rise1_r_reg ;
  wire \gen_pat_match_div2.idel_pat0_data_match_r_reg_0 ;
  wire \gen_pat_match_div2.idel_pat0_match_fall0_and_r_i_1_n_0 ;
  wire \gen_pat_match_div2.idel_pat0_match_fall0_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.idel_pat0_match_fall1_and_r_i_1_n_0 ;
  wire \gen_pat_match_div2.idel_pat0_match_fall1_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.idel_pat0_match_rise0_and_r_i_1_n_0 ;
  wire \gen_pat_match_div2.idel_pat0_match_rise0_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.idel_pat0_match_rise1_and_r_i_1_n_0 ;
  wire \gen_pat_match_div2.idel_pat0_match_rise1_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.idel_pat1_match_fall0_and_r_i_1_n_0 ;
  wire \gen_pat_match_div2.idel_pat1_match_fall0_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.idel_pat1_match_fall1_and_r_i_1_n_0 ;
  wire \gen_pat_match_div2.idel_pat1_match_fall1_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.idel_pat1_match_rise0_and_r_i_1_n_0 ;
  wire \gen_pat_match_div2.idel_pat1_match_rise0_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.idel_pat1_match_rise1_and_r_i_1_n_0 ;
  wire \gen_pat_match_div2.idel_pat1_match_rise1_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.idel_pat_data_match_reg_0 ;
  wire \gen_pat_match_div2.idel_pat_data_match_reg_1 ;
  wire \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0][1]_0 ;
  wire \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0][0]_0 ;
  wire \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0][1]_0 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0 ;
  wire \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1][0]_0 ;
  wire \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1][0]_0 ;
  wire \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1][1]_0 ;
  wire \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2][0]_0 ;
  wire \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2][1]_0 ;
  wire \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2][1]_0 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0 ;
  wire \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3][0]_0 ;
  wire \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3][0]_0 ;
  wire \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3][1]_0 ;
  wire \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4][1]_0 ;
  wire \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4][0]_0 ;
  wire \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4][1]_0 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0 ;
  wire \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5][0]_0 ;
  wire \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5][0]_0 ;
  wire \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5][1]_0 ;
  wire \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6][0]_0 ;
  wire \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6][1]_0 ;
  wire \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6][1]_0 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0 ;
  wire \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7][0]_0 ;
  wire \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7][0]_0 ;
  wire \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7][1]_0 ;
  wire \gen_sr_match_div2.gen_sr_match[0].old_sr_diff_r_reg_n_0_[0] ;
  wire \gen_sr_match_div2.gen_sr_match[0].old_sr_match_cyc2_r_reg[0]_inv_0 ;
  wire \gen_sr_match_div2.gen_sr_match[0].old_sr_match_cyc2_r_reg[0]_inv_1 ;
  wire \gen_sr_match_div2.gen_sr_match[0].old_sr_match_cyc2_r_reg[0]_inv_2 ;
  wire \gen_sr_match_div2.gen_sr_match[0].old_sr_match_cyc2_r_reg[0]_inv_3 ;
  wire \gen_sr_match_div2.gen_sr_match[0].old_sr_match_cyc2_r_reg[0]_inv_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0]_inv_0 ;
  wire \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0]_inv_1 ;
  wire \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0]_inv_2 ;
  wire \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0]_inv_3 ;
  wire \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0]_inv_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[1].old_sr_match_cyc2_r_reg[1]_inv_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_cyc2_r_reg[1]_inv_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[2].old_sr_match_cyc2_r_reg[2]_inv_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_cyc2_r_reg[2]_inv_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[3].old_sr_match_cyc2_r_reg[3]_inv_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_cyc2_r_reg[3]_inv_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[4].old_sr_match_cyc2_r_reg[4]_inv_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_cyc2_r_reg[4]_inv_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[5].old_sr_match_cyc2_r_reg[5]_inv_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_cyc2_r_reg[5]_inv_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[6].old_sr_match_cyc2_r_reg[6]_inv_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_cyc2_r_reg[6]_inv_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[7].old_sr_diff_r_reg_n_0_[7] ;
  wire \gen_sr_match_div2.gen_sr_match[7].old_sr_match_cyc2_r_reg[7]_inv_0 ;
  wire \gen_sr_match_div2.gen_sr_match[7].old_sr_match_cyc2_r_reg[7]_inv_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_cyc2_r_reg[7]_inv_n_0 ;
  wire \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0 ;
  wire \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][0]_0 ;
  wire \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][4]_0 ;
  wire \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][4]_1 ;
  wire [4:0]\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 ;
  wire \gen_track_left_edge[0].pb_detect_edge_done_r_reg[0]_0 ;
  wire \gen_track_left_edge[0].pb_found_edge_r_reg[0]_0 ;
  wire \gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_1_n_0 ;
  wire \gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0]_0 ;
  wire \gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0]_1 ;
  wire \gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0]_2 ;
  wire \gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0]_3 ;
  wire \gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0]_4 ;
  wire \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0 ;
  wire \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0 ;
  wire \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][4]_0 ;
  wire \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][4]_1 ;
  wire \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][4]_2 ;
  wire [4:0]\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 ;
  wire \gen_track_left_edge[1].pb_detect_edge_done_r_reg[1]_0 ;
  wire \gen_track_left_edge[1].pb_found_edge_r_reg[1]_0 ;
  wire \gen_track_left_edge[1].pb_last_tap_jitter_r[1]_i_1_n_0 ;
  wire \gen_track_left_edge[1].pb_last_tap_jitter_r_reg[1]_0 ;
  wire \gen_track_left_edge[1].pb_last_tap_jitter_r_reg[1]_1 ;
  wire \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0 ;
  wire \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0 ;
  wire \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][4]_0 ;
  wire \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][4]_1 ;
  wire \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][4]_2 ;
  wire [4:0]\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 ;
  wire \gen_track_left_edge[2].pb_detect_edge_done_r_reg[2]_0 ;
  wire \gen_track_left_edge[2].pb_found_edge_r_reg[2]_0 ;
  wire \gen_track_left_edge[2].pb_last_tap_jitter_r[2]_i_1_n_0 ;
  wire \gen_track_left_edge[2].pb_last_tap_jitter_r_reg[2]_0 ;
  wire \gen_track_left_edge[2].pb_last_tap_jitter_r_reg[2]_1 ;
  wire \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0 ;
  wire \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0 ;
  wire \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][4]_0 ;
  wire \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][4]_1 ;
  wire \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][4]_2 ;
  wire [4:0]\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 ;
  wire \gen_track_left_edge[3].pb_detect_edge_done_r_reg[3]_0 ;
  wire \gen_track_left_edge[3].pb_found_edge_r_reg[3]_0 ;
  wire \gen_track_left_edge[3].pb_last_tap_jitter_r[3]_i_1_n_0 ;
  wire \gen_track_left_edge[3].pb_last_tap_jitter_r_reg[3]_0 ;
  wire \gen_track_left_edge[3].pb_last_tap_jitter_r_reg[3]_1 ;
  wire \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0 ;
  wire \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0 ;
  wire \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][4]_0 ;
  wire \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][4]_1 ;
  wire \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][4]_2 ;
  wire [4:0]\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 ;
  wire \gen_track_left_edge[4].pb_detect_edge_done_r_reg[4]_0 ;
  wire \gen_track_left_edge[4].pb_found_edge_r_reg[4]_0 ;
  wire \gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_1_n_0 ;
  wire \gen_track_left_edge[4].pb_last_tap_jitter_r_reg[4]_0 ;
  wire \gen_track_left_edge[4].pb_last_tap_jitter_r_reg[4]_1 ;
  wire \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0 ;
  wire \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0 ;
  wire \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][4]_0 ;
  wire \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][4]_1 ;
  wire \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][4]_2 ;
  wire [4:0]\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 ;
  wire \gen_track_left_edge[5].pb_detect_edge_done_r_reg[5]_0 ;
  wire \gen_track_left_edge[5].pb_found_edge_r_reg[5]_0 ;
  wire \gen_track_left_edge[5].pb_last_tap_jitter_r[5]_i_1_n_0 ;
  wire \gen_track_left_edge[5].pb_last_tap_jitter_r_reg[5]_0 ;
  wire \gen_track_left_edge[5].pb_last_tap_jitter_r_reg[5]_1 ;
  wire \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0 ;
  wire \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0 ;
  wire \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][4]_0 ;
  wire \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][4]_1 ;
  wire \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][4]_2 ;
  wire [4:0]\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 ;
  wire \gen_track_left_edge[6].pb_detect_edge_done_r_reg[6]_0 ;
  wire \gen_track_left_edge[6].pb_found_edge_r_reg[6]_0 ;
  wire \gen_track_left_edge[6].pb_last_tap_jitter_r[6]_i_1_n_0 ;
  wire \gen_track_left_edge[6].pb_last_tap_jitter_r_reg[6]_0 ;
  wire \gen_track_left_edge[6].pb_last_tap_jitter_r_reg[6]_1 ;
  wire \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0 ;
  wire \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0 ;
  wire \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][4]_0 ;
  wire \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][4]_1 ;
  wire \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][4]_2 ;
  wire [4:0]\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 ;
  wire \gen_track_left_edge[7].pb_detect_edge_done_r_reg[7]_0 ;
  wire \gen_track_left_edge[7].pb_found_edge_r_reg[7]_0 ;
  wire \gen_track_left_edge[7].pb_last_tap_jitter_r[7]_i_1_n_0 ;
  wire \gen_track_left_edge[7].pb_last_tap_jitter_r_reg[7]_0 ;
  wire \gen_track_left_edge[7].pb_last_tap_jitter_r_reg[7]_1 ;
  wire \gen_track_left_edge[7].pb_last_tap_jitter_r_reg[7]_2 ;
  wire \gen_track_left_edge[7].pb_last_tap_jitter_r_reg[7]_3 ;
  wire idel_adj_inc_reg_0;
  wire [4:0]idel_dec_cnt;
  wire \idel_dec_cnt[3]_i_2_n_0 ;
  wire \idel_dec_cnt[4]_i_1_n_0 ;
  wire \idel_dec_cnt[4]_i_3_n_0 ;
  wire \idel_dec_cnt[4]_i_4_n_0 ;
  wire \idel_dec_cnt[4]_i_5_n_0 ;
  wire \idel_dec_cnt[4]_i_6_n_0 ;
  wire \idel_dec_cnt[4]_i_7_n_0 ;
  wire \idel_dec_cnt_reg_n_0_[0] ;
  wire \idel_dec_cnt_reg_n_0_[1] ;
  wire \idel_dec_cnt_reg_n_0_[2] ;
  wire \idel_dec_cnt_reg_n_0_[3] ;
  wire \idel_dec_cnt_reg_n_0_[4] ;
  wire idel_mpr_pat_detect_r;
  wire idel_pat0_data_match_r0;
  wire idel_pat0_match_fall0_and_r;
  wire [7:0]idel_pat0_match_fall0_r;
  wire idel_pat0_match_fall1_and_r;
  wire [7:0]idel_pat0_match_fall1_r;
  wire idel_pat0_match_rise0_and_r;
  wire [7:0]idel_pat0_match_rise0_r;
  wire idel_pat0_match_rise1_and_r;
  wire [7:0]idel_pat0_match_rise1_r;
  wire idel_pat1_data_match_r0;
  wire idel_pat1_match_fall0_and_r;
  wire idel_pat1_match_fall1_and_r;
  wire idel_pat1_match_rise0_and_r;
  wire idel_pat1_match_rise1_and_r;
  wire idelay_ce_int;
  wire idelay_inc_int;
  wire idelay_ld_reg;
  wire [4:0]idelay_tap_cnt_r;
  wire \idelay_tap_cnt_r[0][0][0]_i_1_n_0 ;
  wire \idelay_tap_cnt_r[0][0][1]_i_1_n_0 ;
  wire \idelay_tap_cnt_r[0][0][2]_i_1_n_0 ;
  wire \idelay_tap_cnt_r[0][0][3]_i_1_n_0 ;
  wire \idelay_tap_cnt_r[0][0][3]_i_3_n_0 ;
  wire \idelay_tap_cnt_r[0][0][3]_i_4_n_0 ;
  wire \idelay_tap_cnt_r[0][0][3]_i_5_n_0 ;
  wire \idelay_tap_cnt_r[0][0][4]_i_1_n_0 ;
  wire \idelay_tap_cnt_r[0][1][0]_i_1_n_0 ;
  wire \idelay_tap_cnt_r[0][1][1]_i_1_n_0 ;
  wire \idelay_tap_cnt_r[0][1][2]_i_1_n_0 ;
  wire \idelay_tap_cnt_r[0][1][3]_i_1_n_0 ;
  wire \idelay_tap_cnt_r[0][1][4]_i_1_n_0 ;
  wire \idelay_tap_cnt_r_reg[0][0][3]_0 ;
  wire [4:0]\idelay_tap_cnt_r_reg[0][0][4]_0 ;
  wire \idelay_tap_cnt_r_reg[0][1][1]_0 ;
  wire \idelay_tap_cnt_r_reg_n_0_[0][0][0] ;
  wire \idelay_tap_cnt_r_reg_n_0_[0][0][1] ;
  wire \idelay_tap_cnt_r_reg_n_0_[0][0][2] ;
  wire \idelay_tap_cnt_r_reg_n_0_[0][0][3] ;
  wire \idelay_tap_cnt_r_reg_n_0_[0][0][4] ;
  wire \idelay_tap_cnt_r_reg_n_0_[0][1][0] ;
  wire \idelay_tap_cnt_r_reg_n_0_[0][1][1] ;
  wire \idelay_tap_cnt_r_reg_n_0_[0][1][2] ;
  wire \idelay_tap_cnt_r_reg_n_0_[0][1][3] ;
  wire \idelay_tap_cnt_r_reg_n_0_[0][1][4] ;
  wire idelay_tap_limit_r_i_1_n_0;
  wire idelay_tap_limit_r_i_2_n_0;
  wire idelay_tap_limit_r_i_3_n_0;
  wire idelay_tap_limit_r_reg_0;
  wire idelay_tap_limit_r_reg_n_0;
  wire if_empty_v;
  wire inhibit_edge_detect_r;
  wire \init_state_r_reg[1] ;
  wire \init_state_r_reg[2] ;
  wire \init_state_r_reg[3] ;
  wire \init_state_r_reg[4] ;
  wire \mpr_2to1.idel_mpr_pat_detect_r_i_1_n_0 ;
  wire \mpr_2to1.idel_mpr_pat_detect_r_i_2_n_0 ;
  wire \mpr_2to1.idel_mpr_pat_detect_r_i_3_n_0 ;
  wire \mpr_2to1.inhibit_edge_detect_r_i_1_n_0 ;
  wire \mpr_2to1.inhibit_edge_detect_r_i_2_n_0 ;
  wire \mpr_2to1.inhibit_edge_detect_r_i_3_n_0 ;
  wire \mpr_2to1.inhibit_edge_detect_r_i_4_n_0 ;
  wire \mpr_2to1.stable_idel_cnt[0]_i_1_n_0 ;
  wire \mpr_2to1.stable_idel_cnt[1]_i_1_n_0 ;
  wire \mpr_2to1.stable_idel_cnt[2]_i_1_n_0 ;
  wire \mpr_2to1.stable_idel_cnt[2]_i_4_n_0 ;
  wire \mpr_2to1.stable_idel_cnt[2]_i_5_n_0 ;
  wire \mpr_2to1.stable_idel_cnt_reg_n_0_[0] ;
  wire \mpr_2to1.stable_idel_cnt_reg_n_0_[1] ;
  wire \mpr_2to1.stable_idel_cnt_reg_n_0_[2] ;
  wire mpr_rd_fall0_prev_r;
  wire mpr_rd_fall1_prev_r;
  wire mpr_rd_rise0_prev_r;
  wire mpr_rd_rise0_prev_r0;
  wire mpr_rd_rise1_prev_r;
  wire mpr_rdlvl_start_r;
  wire mpr_rdlvl_start_reg;
  wire mux_rd_valid_r_reg_0;
  wire new_cnt_cpt_r;
  wire new_cnt_cpt_r_i_2_n_0;
  wire \one_rank.stg1_wr_done_reg ;
  (* RTL_KEEP = "yes" *) wire [11:0]out;
  wire [5:1]p_0_in;
  wire p_0_in102_in;
  wire p_0_in10_in;
  wire p_0_in134_in;
  wire p_0_in13_in;
  wire p_0_in146_in;
  wire p_0_in159_in;
  wire p_0_in16_in;
  wire p_0_in172_in;
  wire p_0_in185_in;
  wire p_0_in198_in;
  wire p_0_in1_in;
  wire p_0_in211_in;
  wire p_0_in224_in;
  wire p_0_in237_in;
  wire p_0_in250_in;
  wire p_0_in263_in;
  wire p_0_in276_in;
  wire p_0_in289_in;
  wire p_0_in302_in;
  wire p_0_in4_in;
  wire p_0_in7_in;
  wire p_0_in87_in;
  wire p_0_in90_in;
  wire p_0_in93_in;
  wire p_0_in96_in;
  wire p_0_in99_in;
  wire [4:0]p_0_in__0;
  wire [4:0]p_0_in__1;
  wire [4:0]p_0_in__2;
  wire [4:0]p_0_in__3;
  wire [4:0]p_0_in__4;
  wire [4:0]p_0_in__5;
  wire [4:0]p_0_in__6;
  wire [4:0]p_0_in__7;
  wire [4:0]p_0_in__8;
  (* RTL_KEEP = "yes" *) wire p_12_in;
  wire p_137_out;
  wire p_139_out;
  (* RTL_KEEP = "yes" *) wire p_13_in;
  wire p_141_out;
  wire p_143_out;
  wire p_145_out;
  (* RTL_KEEP = "yes" *) wire p_14_in;
  wire p_150_out;
  wire p_152_out;
  wire p_154_out;
  wire p_156_out;
  wire p_158_out;
  wire p_163_out;
  wire p_165_out;
  wire p_167_out;
  wire p_169_out;
  wire p_171_out;
  wire p_176_out;
  wire p_178_out;
  wire p_180_out;
  wire p_182_out;
  wire p_184_out;
  wire p_189_out;
  wire p_191_out;
  wire p_193_out;
  wire p_195_out;
  wire p_197_out;
  wire p_1_in11_in;
  wire p_1_in136_in;
  wire p_1_in149_in;
  wire p_1_in14_in;
  wire p_1_in162_in;
  wire p_1_in175_in;
  wire p_1_in17_in;
  wire p_1_in188_in;
  wire p_1_in201_in;
  wire p_1_in214_in;
  wire p_1_in227_in;
  wire p_1_in240_in;
  wire p_1_in253_in;
  (* RTL_KEEP = "yes" *) wire p_1_in25_in;
  wire p_1_in266_in;
  wire p_1_in279_in;
  wire p_1_in292_in;
  wire p_1_in2_in;
  wire p_1_in305_in;
  (* RTL_KEEP = "yes" *) wire p_1_in38_in;
  wire p_1_in5_in;
  wire p_1_in8_in;
  wire p_202_out;
  wire p_204_out;
  wire p_206_out;
  wire p_208_out;
  wire p_210_out;
  wire p_215_out;
  wire p_217_out;
  wire p_219_out;
  wire p_221_out;
  wire p_223_out;
  wire p_228_out;
  wire p_230_out;
  wire p_232_out;
  wire p_234_out;
  wire p_236_out;
  wire p_241_out;
  wire p_243_out;
  wire p_245_out;
  wire p_247_out;
  wire p_249_out;
  wire p_254_out;
  wire p_256_out;
  wire p_258_out;
  wire p_260_out;
  wire p_262_out;
  wire p_267_out;
  wire p_269_out;
  wire p_271_out;
  wire p_273_out;
  wire p_275_out;
  wire p_280_out;
  wire p_282_out;
  wire p_284_out;
  wire p_286_out;
  wire p_288_out;
  wire p_293_out;
  wire p_295_out;
  wire p_297_out;
  wire p_299_out;
  wire p_2_in147_in;
  wire p_2_in160_in;
  wire p_2_in173_in;
  wire p_2_in186_in;
  wire p_2_in199_in;
  wire p_2_in212_in;
  wire p_2_in225_in;
  wire p_2_in238_in;
  wire p_2_in251_in;
  wire p_2_in264_in;
  wire p_2_in277_in;
  wire p_2_in290_in;
  wire p_2_in303_in;
  wire p_301_out;
  wire p_306_out;
  wire p_308_out;
  wire p_310_out;
  wire p_312_out;
  wire p_314_out;
  wire p_319_out;
  wire p_321_out;
  wire p_323_out;
  wire p_325_out;
  wire p_327_out;
  wire p_332_out;
  wire p_334_out;
  wire p_336_out;
  wire p_338_out;
  wire p_342_out;
  wire p_3_in135_in;
  wire p_3_in148_in;
  wire p_3_in161_in;
  wire p_3_in174_in;
  wire p_3_in187_in;
  wire p_3_in200_in;
  wire p_3_in213_in;
  wire p_3_in226_in;
  wire p_3_in239_in;
  wire p_3_in252_in;
  wire p_3_in265_in;
  wire p_3_in278_in;
  wire p_3_in291_in;
  wire p_3_in304_in;
  (* RTL_KEEP = "yes" *) wire p_5_in;
  (* RTL_KEEP = "yes" *) wire p_7_in;
  (* RTL_KEEP = "yes" *) wire p_8_in;
  (* RTL_KEEP = "yes" *) wire p_9_in;
  wire pb_cnt_eye_size_r;
  wire pb_detect_edge;
  wire [7:0]pb_detect_edge_done_r;
  wire pb_detect_edge_setup;
  wire [7:0]pb_found_stable_eye_r;
  wire pi_calib_done;
  wire pi_cnt_dec_reg_0;
  wire \pi_counter_read_val_reg[3] ;
  wire [5:0]\pi_counter_read_val_reg[5] ;
  wire [5:0]\pi_dqs_found_lanes_r1_reg[2] ;
  wire pi_en_stg2_f_timing;
  wire pi_en_stg2_f_timing_i_1_n_0;
  wire pi_en_stg2_f_timing_reg_0;
  wire pi_fine_dly_dec_done;
  wire [5:0]pi_rdval_cnt;
  wire \pi_rdval_cnt[0]_i_1_n_0 ;
  wire \pi_rdval_cnt[1]_i_1_n_0 ;
  wire \pi_rdval_cnt[2]_i_1_n_0 ;
  wire \pi_rdval_cnt[3]_i_1_n_0 ;
  wire \pi_rdval_cnt[3]_i_2_n_0 ;
  wire \pi_rdval_cnt[3]_i_3_n_0 ;
  wire \pi_rdval_cnt[4]_i_1_n_0 ;
  wire \pi_rdval_cnt[4]_i_2_n_0 ;
  wire \pi_rdval_cnt[5]_i_1_n_0 ;
  wire \pi_rdval_cnt[5]_i_2_n_0 ;
  wire \pi_rdval_cnt[5]_i_4_n_0 ;
  wire pi_stg2_f_incdec_timing;
  wire pi_stg2_f_incdec_timing0;
  wire pi_stg2_load;
  wire pi_stg2_load_timing;
  wire [1:0]pi_stg2_rdlvl_cnt;
  wire [5:0]pi_stg2_reg_l;
  wire [5:0]pi_stg2_reg_l_timing;
  wire \pi_stg2_reg_l_timing[0]_i_1_n_0 ;
  wire \pi_stg2_reg_l_timing[1]_i_1_n_0 ;
  wire \pi_stg2_reg_l_timing[2]_i_1_n_0 ;
  wire \pi_stg2_reg_l_timing[3]_i_1_n_0 ;
  wire \pi_stg2_reg_l_timing[4]_i_1_n_0 ;
  wire \pi_stg2_reg_l_timing[5]_i_1_n_0 ;
  wire \pi_stg2_reg_l_timing[5]_i_2_n_0 ;
  wire po_ck_addr_cmd_delay_done;
  wire [0:0]po_stg2_wrcal_cnt;
  wire prbs_rdlvl_done_pulse0;
  wire prech_done;
  wire \rd_mux_sel_r_reg[0]_0 ;
  wire \rd_mux_sel_r_reg[0]_1 ;
  wire \rd_mux_sel_r_reg[0]_10 ;
  wire \rd_mux_sel_r_reg[0]_11 ;
  wire \rd_mux_sel_r_reg[0]_12 ;
  wire \rd_mux_sel_r_reg[0]_13 ;
  wire \rd_mux_sel_r_reg[0]_14 ;
  wire \rd_mux_sel_r_reg[0]_15 ;
  wire \rd_mux_sel_r_reg[0]_16 ;
  wire \rd_mux_sel_r_reg[0]_17 ;
  wire \rd_mux_sel_r_reg[0]_18 ;
  wire \rd_mux_sel_r_reg[0]_19 ;
  wire \rd_mux_sel_r_reg[0]_2 ;
  wire \rd_mux_sel_r_reg[0]_20 ;
  wire \rd_mux_sel_r_reg[0]_21 ;
  wire \rd_mux_sel_r_reg[0]_22 ;
  wire \rd_mux_sel_r_reg[0]_23 ;
  wire \rd_mux_sel_r_reg[0]_24 ;
  wire \rd_mux_sel_r_reg[0]_25 ;
  wire \rd_mux_sel_r_reg[0]_26 ;
  wire \rd_mux_sel_r_reg[0]_27 ;
  wire \rd_mux_sel_r_reg[0]_28 ;
  wire \rd_mux_sel_r_reg[0]_29 ;
  wire \rd_mux_sel_r_reg[0]_3 ;
  wire \rd_mux_sel_r_reg[0]_30 ;
  wire \rd_mux_sel_r_reg[0]_31 ;
  wire \rd_mux_sel_r_reg[0]_32 ;
  wire \rd_mux_sel_r_reg[0]_4 ;
  wire \rd_mux_sel_r_reg[0]_5 ;
  wire \rd_mux_sel_r_reg[0]_6 ;
  wire \rd_mux_sel_r_reg[0]_7 ;
  wire \rd_mux_sel_r_reg[0]_8 ;
  wire \rd_mux_sel_r_reg[0]_9 ;
  wire rdlvl_dqs_tap_cnt_r;
  wire \rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0 ;
  wire \rdlvl_dqs_tap_cnt_r[0][0][5]_i_2_n_0 ;
  wire \rdlvl_dqs_tap_cnt_r_reg[0][1][0]_0 ;
  wire \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][0] ;
  wire \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][1] ;
  wire \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][2] ;
  wire \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][3] ;
  wire \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][4] ;
  wire \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][5] ;
  wire \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][0] ;
  wire \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][1] ;
  wire \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][2] ;
  wire \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][3] ;
  wire \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][4] ;
  wire \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][5] ;
  wire rdlvl_last_byte_done;
  wire rdlvl_pi_incdec;
  wire rdlvl_pi_incdec_i_4_n_0;
  wire rdlvl_pi_incdec_reg_0;
  wire rdlvl_pi_incdec_reg_1;
  wire rdlvl_pi_incdec_reg_2;
  wire rdlvl_pi_stg2_f_en;
  wire rdlvl_pi_stg2_f_incdec;
  wire rdlvl_prech_req;
  wire rdlvl_stg1_done_r1;
  wire rdlvl_stg1_rank_done;
  wire rdlvl_stg1_start_r;
  wire rdlvl_stg1_start_reg;
  wire \regl_dqs_cnt[0]_i_1_n_0 ;
  wire \regl_dqs_cnt[1]_i_1_n_0 ;
  wire [1:0]regl_dqs_cnt_r;
  wire \regl_dqs_cnt_r_reg[1]_0 ;
  wire \regl_dqs_cnt_reg[1]_0 ;
  wire \regl_dqs_cnt_reg[1]_1 ;
  wire \regl_dqs_cnt_reg_n_0_[0] ;
  wire reset_if;
  wire reset_if_r9;
  wire reset_if_reg;
  wire [5:0]right_edge_taps_r;
  wire \right_edge_taps_r[5]_i_1_n_0 ;
  wire \right_edge_taps_r_reg_n_0_[0] ;
  wire \right_edge_taps_r_reg_n_0_[1] ;
  wire \right_edge_taps_r_reg_n_0_[2] ;
  wire \right_edge_taps_r_reg_n_0_[3] ;
  wire \right_edge_taps_r_reg_n_0_[4] ;
  wire \right_edge_taps_r_reg_n_0_[5] ;
  wire \rnk_cnt_r[0]_i_1__0_n_0 ;
  wire \rnk_cnt_r[1]_i_1__0_n_0 ;
  wire \rnk_cnt_r_reg_n_0_[0] ;
  wire \rnk_cnt_r_reg_n_0_[1] ;
  wire rstdiv0_sync_r1_reg_rep;
  wire rstdiv0_sync_r1_reg_rep__0;
  wire rstdiv0_sync_r1_reg_rep__10;
  wire rstdiv0_sync_r1_reg_rep__10_0;
  wire rstdiv0_sync_r1_reg_rep__10_1;
  wire [0:0]rstdiv0_sync_r1_reg_rep__10_2;
  wire [0:0]rstdiv0_sync_r1_reg_rep__10_3;
  wire rstdiv0_sync_r1_reg_rep__12;
  wire rstdiv0_sync_r1_reg_rep__13;
  wire samp_cnt_done_r_i_1_n_0;
  wire samp_cnt_done_r_i_2_n_0;
  wire samp_cnt_done_r_i_3_n_0;
  wire samp_cnt_done_r_i_4_n_0;
  wire samp_cnt_done_r_reg_0;
  wire [10:0]samp_cnt_done_r_reg_1;
  wire samp_edge_cnt0_en_r;
  wire \samp_edge_cnt0_r[0]_i_6_n_0 ;
  wire [0:0]samp_edge_cnt0_r_reg;
  wire \samp_edge_cnt0_r_reg[0]_i_2_n_0 ;
  wire \samp_edge_cnt0_r_reg[0]_i_2_n_1 ;
  wire \samp_edge_cnt0_r_reg[0]_i_2_n_2 ;
  wire \samp_edge_cnt0_r_reg[0]_i_2_n_3 ;
  wire \samp_edge_cnt0_r_reg[0]_i_2_n_4 ;
  wire \samp_edge_cnt0_r_reg[0]_i_2_n_5 ;
  wire \samp_edge_cnt0_r_reg[0]_i_2_n_6 ;
  wire \samp_edge_cnt0_r_reg[0]_i_2_n_7 ;
  wire [3:0]\samp_edge_cnt0_r_reg[11]_0 ;
  wire \samp_edge_cnt0_r_reg[4]_i_1_n_0 ;
  wire \samp_edge_cnt0_r_reg[4]_i_1_n_1 ;
  wire \samp_edge_cnt0_r_reg[4]_i_1_n_2 ;
  wire \samp_edge_cnt0_r_reg[4]_i_1_n_3 ;
  wire \samp_edge_cnt0_r_reg[4]_i_1_n_4 ;
  wire \samp_edge_cnt0_r_reg[4]_i_1_n_5 ;
  wire \samp_edge_cnt0_r_reg[4]_i_1_n_6 ;
  wire \samp_edge_cnt0_r_reg[4]_i_1_n_7 ;
  wire [3:0]\samp_edge_cnt0_r_reg[7]_0 ;
  wire \samp_edge_cnt0_r_reg[8]_i_1_n_1 ;
  wire \samp_edge_cnt0_r_reg[8]_i_1_n_2 ;
  wire \samp_edge_cnt0_r_reg[8]_i_1_n_3 ;
  wire \samp_edge_cnt0_r_reg[8]_i_1_n_4 ;
  wire \samp_edge_cnt0_r_reg[8]_i_1_n_5 ;
  wire \samp_edge_cnt0_r_reg[8]_i_1_n_6 ;
  wire \samp_edge_cnt0_r_reg[8]_i_1_n_7 ;
  wire samp_edge_cnt1_en_r;
  wire samp_edge_cnt1_en_r0;
  wire samp_edge_cnt1_en_r_i_2_n_0;
  wire samp_edge_cnt1_en_r_i_3_n_0;
  wire [10:0]samp_edge_cnt1_en_r_reg_0;
  wire \samp_edge_cnt1_r[0]_i_5_n_0 ;
  wire [0:0]samp_edge_cnt1_r_reg;
  wire \samp_edge_cnt1_r_reg[0]_i_1_n_0 ;
  wire \samp_edge_cnt1_r_reg[0]_i_1_n_1 ;
  wire \samp_edge_cnt1_r_reg[0]_i_1_n_2 ;
  wire \samp_edge_cnt1_r_reg[0]_i_1_n_3 ;
  wire \samp_edge_cnt1_r_reg[0]_i_1_n_4 ;
  wire \samp_edge_cnt1_r_reg[0]_i_1_n_5 ;
  wire \samp_edge_cnt1_r_reg[0]_i_1_n_6 ;
  wire \samp_edge_cnt1_r_reg[0]_i_1_n_7 ;
  wire [3:0]\samp_edge_cnt1_r_reg[11]_0 ;
  wire [2:0]\samp_edge_cnt1_r_reg[3]_0 ;
  wire \samp_edge_cnt1_r_reg[4]_i_1_n_0 ;
  wire \samp_edge_cnt1_r_reg[4]_i_1_n_1 ;
  wire \samp_edge_cnt1_r_reg[4]_i_1_n_2 ;
  wire \samp_edge_cnt1_r_reg[4]_i_1_n_3 ;
  wire \samp_edge_cnt1_r_reg[4]_i_1_n_4 ;
  wire \samp_edge_cnt1_r_reg[4]_i_1_n_5 ;
  wire \samp_edge_cnt1_r_reg[4]_i_1_n_6 ;
  wire \samp_edge_cnt1_r_reg[4]_i_1_n_7 ;
  wire [3:0]\samp_edge_cnt1_r_reg[7]_0 ;
  wire \samp_edge_cnt1_r_reg[8]_i_1_n_1 ;
  wire \samp_edge_cnt1_r_reg[8]_i_1_n_2 ;
  wire \samp_edge_cnt1_r_reg[8]_i_1_n_3 ;
  wire \samp_edge_cnt1_r_reg[8]_i_1_n_4 ;
  wire \samp_edge_cnt1_r_reg[8]_i_1_n_5 ;
  wire \samp_edge_cnt1_r_reg[8]_i_1_n_6 ;
  wire \samp_edge_cnt1_r_reg[8]_i_1_n_7 ;
  wire [5:0]second_edge_taps_r;
  wire \second_edge_taps_r[0]_i_1_n_0 ;
  wire \second_edge_taps_r[1]_i_1_n_0 ;
  wire \second_edge_taps_r[2]_i_1_n_0 ;
  wire \second_edge_taps_r[3]_i_1_n_0 ;
  wire \second_edge_taps_r[4]_i_1_n_0 ;
  wire \second_edge_taps_r[5]_i_2_n_0 ;
  wire \second_edge_taps_r[5]_i_3_n_0 ;
  wire \second_edge_taps_r_reg[0]_0 ;
  wire [3:0]\second_edge_taps_r_reg[3]_0 ;
  wire [1:0]\second_edge_taps_r_reg[5]_0 ;
  wire sr_valid_r1;
  wire sr_valid_r2;
  wire stable_idel_cnt;
  wire stable_idel_cnt0;
  wire \stg1_wr_rd_cnt_reg[4] ;
  wire store_sr_r0;
  wire store_sr_r_reg_0;
  wire store_sr_req_pulsed_r__0;
  wire store_sr_req_r;
  wire store_sr_req_r_reg_0;
  wire tap_cnt_cpt_r;
  wire \tap_cnt_cpt_r[5]_i_4_n_0 ;
  wire [3:0]\tap_cnt_cpt_r_reg[3]_0 ;
  wire [1:0]\tap_cnt_cpt_r_reg[5]_0 ;
  wire tap_limit_cpt_r;
  wire tap_limit_cpt_r_i_1_n_0;
  wire tap_limit_cpt_r_i_2_n_0;
  wire tap_limit_cpt_r_i_3_n_0;
  wire tempmon_pi_f_en_r;
  wire tempmon_pi_f_inc_r;
  wire wait_cnt_r0;
  wire [3:0]wait_cnt_r0__0;
  wire [3:0]wait_cnt_r_reg__0;
  wire wrcal_done_reg;
  wire [0:0]\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[47] ;
  wire \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[63] ;
  wire [0:0]\NLW_cnt_idel_dec_cpt_r_reg[2]_i_12_O_UNCONNECTED ;
  wire [0:0]\NLW_cnt_idel_dec_cpt_r_reg[2]_i_4_O_UNCONNECTED ;
  wire [3:1]\NLW_cnt_idel_dec_cpt_r_reg[4]_i_6_CO_UNCONNECTED ;
  wire [3:2]\NLW_cnt_idel_dec_cpt_r_reg[4]_i_6_O_UNCONNECTED ;
  wire [3:2]\NLW_cnt_idel_dec_cpt_r_reg[5]_i_8_CO_UNCONNECTED ;
  wire [3:3]\NLW_cnt_idel_dec_cpt_r_reg[5]_i_8_O_UNCONNECTED ;
  wire [3:3]\NLW_samp_edge_cnt0_r_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_samp_edge_cnt1_r_reg[8]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \FSM_onehot_cal1_state_r[0]_i_1 
       (.I0(\rnk_cnt_r_reg_n_0_[0] ),
        .I1(\rnk_cnt_r_reg_n_0_[1] ),
        .I2(\rd_mux_sel_r_reg[0]_0 ),
        .I3(out[9]),
        .I4(\FSM_onehot_cal1_state_r[33]_i_3_n_0 ),
        .I5(\FSM_onehot_cal1_state_r[33]_i_4_n_0 ),
        .O(\FSM_onehot_cal1_state_r[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000B0000000A)) 
    \FSM_onehot_cal1_state_r[17]_i_1 
       (.I0(out[3]),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[18] ),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[1] ),
        .I3(out[1]),
        .I4(out[0]),
        .I5(\FSM_onehot_cal1_state_r[17]_i_2_n_0 ),
        .O(\FSM_onehot_cal1_state_r[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \FSM_onehot_cal1_state_r[17]_i_2 
       (.I0(\FSM_onehot_cal1_state_r_reg[19]_0 ),
        .I1(out[7]),
        .I2(out[6]),
        .I3(out[4]),
        .I4(out[2]),
        .O(\FSM_onehot_cal1_state_r[17]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_onehot_cal1_state_r[18]_i_1 
       (.I0(\FSM_onehot_cal1_state_r_reg[18]_0 ),
        .I1(out[2]),
        .I2(\FSM_onehot_cal1_state_r[24]_i_2_n_0 ),
        .O(\FSM_onehot_cal1_state_r[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFEFEFEFEFEFE)) 
    \FSM_onehot_cal1_state_r[19]_i_1 
       (.I0(\FSM_onehot_cal1_state_r[19]_i_2_n_0 ),
        .I1(\FSM_onehot_cal1_state_r[19]_i_3_n_0 ),
        .I2(\FSM_onehot_cal1_state_r[19]_i_4_n_0 ),
        .I3(\FSM_onehot_cal1_state_r_reg[19]_0 ),
        .I4(\FSM_onehot_cal1_state_r[19]_i_5_n_0 ),
        .I5(\FSM_onehot_cal1_state_r[19]_i_6_n_0 ),
        .O(\FSM_onehot_cal1_state_r[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80808080F0000000)) 
    \FSM_onehot_cal1_state_r[19]_i_2 
       (.I0(\FSM_onehot_cal1_state_r_reg[18]_0 ),
        .I1(idel_mpr_pat_detect_r),
        .I2(\FSM_onehot_cal1_state_r[24]_i_2_n_0 ),
        .I3(out[4]),
        .I4(idel_adj_inc_reg_0),
        .I5(out[2]),
        .O(\FSM_onehot_cal1_state_r[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \FSM_onehot_cal1_state_r[19]_i_3 
       (.I0(p_14_in),
        .I1(p_8_in),
        .I2(out[8]),
        .I3(\FSM_onehot_cal1_state_r[29]_i_2_n_0 ),
        .O(\FSM_onehot_cal1_state_r[19]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \FSM_onehot_cal1_state_r[19]_i_4 
       (.I0(p_12_in),
        .I1(out[7]),
        .I2(\FSM_onehot_cal1_state_r_reg[5]_0 ),
        .I3(cal1_state_r1),
        .I4(\FSM_onehot_cal1_state_r[28]_i_2_n_0 ),
        .O(\FSM_onehot_cal1_state_r[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_onehot_cal1_state_r[19]_i_5 
       (.I0(out[7]),
        .I1(out[6]),
        .O(\FSM_onehot_cal1_state_r[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \FSM_onehot_cal1_state_r[19]_i_6 
       (.I0(\FSM_onehot_cal1_state_r[24]_i_2_n_0 ),
        .I1(out[4]),
        .I2(out[2]),
        .O(\FSM_onehot_cal1_state_r[19]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_onehot_cal1_state_r[1]_i_1 
       (.I0(mpr_rdlvl_start_r),
        .I1(mpr_rdlvl_start_reg),
        .I2(out[0]),
        .O(\FSM_onehot_cal1_state_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_onehot_cal1_state_r[20]_i_1 
       (.I0(idelay_tap_limit_r_reg_n_0),
        .I1(\FSM_onehot_cal1_state_r[24]_i_2_n_0 ),
        .I2(\FSM_onehot_cal1_state_r[21]_i_2_n_0 ),
        .O(\FSM_onehot_cal1_state_r[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \FSM_onehot_cal1_state_r[21]_i_1 
       (.I0(idelay_tap_limit_r_reg_n_0),
        .I1(\FSM_onehot_cal1_state_r[24]_i_2_n_0 ),
        .I2(\FSM_onehot_cal1_state_r[21]_i_2_n_0 ),
        .O(\FSM_onehot_cal1_state_r[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \FSM_onehot_cal1_state_r[21]_i_2 
       (.I0(\FSM_onehot_cal1_state_r_reg[18]_0 ),
        .I1(idel_mpr_pat_detect_r),
        .I2(out[2]),
        .I3(out[4]),
        .I4(idel_adj_inc_reg_0),
        .O(\FSM_onehot_cal1_state_r[21]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1000)) 
    \FSM_onehot_cal1_state_r[22]_i_1 
       (.I0(out[2]),
        .I1(out[4]),
        .I2(\FSM_onehot_cal1_state_r[24]_i_2_n_0 ),
        .I3(out[6]),
        .O(\FSM_onehot_cal1_state_r[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'hAAAAEAAA)) 
    \FSM_onehot_cal1_state_r[23]_i_1 
       (.I0(\FSM_onehot_cal1_state_r[23]_i_2_n_0 ),
        .I1(\FSM_onehot_cal1_state_r[31]_i_3_n_0 ),
        .I2(\FSM_onehot_cal1_state_r_reg[5]_0 ),
        .I3(\FSM_onehot_cal1_state_r[23]_i_3_n_0 ),
        .I4(\FSM_onehot_cal1_state_r[31]_i_2_n_0 ),
        .O(\FSM_onehot_cal1_state_r[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \FSM_onehot_cal1_state_r[23]_i_2 
       (.I0(cal1_state_r1),
        .I1(p_12_in),
        .I2(out[7]),
        .I3(\FSM_onehot_cal1_state_r[28]_i_2_n_0 ),
        .O(\FSM_onehot_cal1_state_r[23]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'hFFE2)) 
    \FSM_onehot_cal1_state_r[23]_i_3 
       (.I0(\idelay_tap_cnt_r_reg_n_0_[0][0][0] ),
        .I1(\rd_mux_sel_r_reg[0]_0 ),
        .I2(\idelay_tap_cnt_r_reg_n_0_[0][1][0] ),
        .I3(\mpr_2to1.inhibit_edge_detect_r_i_3_n_0 ),
        .O(\FSM_onehot_cal1_state_r[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_onehot_cal1_state_r[23]_i_4 
       (.I0(\idel_dec_cnt_reg_n_0_[2] ),
        .I1(\idel_dec_cnt_reg_n_0_[0] ),
        .I2(\idel_dec_cnt_reg_n_0_[1] ),
        .I3(\idel_dec_cnt_reg_n_0_[3] ),
        .I4(\idel_dec_cnt_reg_n_0_[4] ),
        .I5(fine_dly_dec_done_r1_reg_0),
        .O(cal1_state_r1));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \FSM_onehot_cal1_state_r[24]_i_1 
       (.I0(out[6]),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[23] ),
        .I2(out[7]),
        .I3(out[2]),
        .I4(out[4]),
        .I5(\FSM_onehot_cal1_state_r[24]_i_2_n_0 ),
        .O(\FSM_onehot_cal1_state_r[24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \FSM_onehot_cal1_state_r[24]_i_2 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[1] ),
        .I3(\FSM_onehot_cal1_state_r_reg_n_0_[18] ),
        .I4(out[3]),
        .O(\FSM_onehot_cal1_state_r[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA888888800000000)) 
    \FSM_onehot_cal1_state_r[25]_i_1 
       (.I0(out[5]),
        .I1(tap_limit_cpt_r),
        .I2(\FSM_onehot_cal1_state_r_reg[25]_0 ),
        .I3(found_stable_eye_last_r),
        .I4(\FSM_onehot_cal1_state_r_reg[25]_1 ),
        .I5(\FSM_onehot_cal1_state_r[26]_i_2_n_0 ),
        .O(\FSM_onehot_cal1_state_r[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1555000000000000)) 
    \FSM_onehot_cal1_state_r[26]_i_1 
       (.I0(tap_limit_cpt_r),
        .I1(\FSM_onehot_cal1_state_r_reg[25]_0 ),
        .I2(found_stable_eye_last_r),
        .I3(\FSM_onehot_cal1_state_r_reg[25]_1 ),
        .I4(out[5]),
        .I5(\FSM_onehot_cal1_state_r[26]_i_2_n_0 ),
        .O(\FSM_onehot_cal1_state_r[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \FSM_onehot_cal1_state_r[26]_i_2 
       (.I0(out[6]),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[23] ),
        .I2(\FSM_onehot_cal1_state_r[24]_i_2_n_0 ),
        .I3(\FSM_onehot_cal1_state_r[29]_i_3_n_0 ),
        .I4(p_12_in),
        .I5(out[7]),
        .O(\FSM_onehot_cal1_state_r[26]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00040000)) 
    \FSM_onehot_cal1_state_r[27]_i_1 
       (.I0(out[5]),
        .I1(\FSM_onehot_cal1_state_r[28]_i_2_n_0 ),
        .I2(p_12_in),
        .I3(out[7]),
        .I4(p_14_in),
        .O(\FSM_onehot_cal1_state_r[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \FSM_onehot_cal1_state_r[28]_i_1 
       (.I0(p_14_in),
        .I1(out[8]),
        .I2(out[5]),
        .I3(\FSM_onehot_cal1_state_r[28]_i_2_n_0 ),
        .I4(p_12_in),
        .I5(out[7]),
        .O(\FSM_onehot_cal1_state_r[28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \FSM_onehot_cal1_state_r[28]_i_2 
       (.I0(out[2]),
        .I1(out[4]),
        .I2(\FSM_onehot_cal1_state_r[24]_i_2_n_0 ),
        .I3(\FSM_onehot_cal1_state_r_reg_n_0_[23] ),
        .I4(out[6]),
        .O(\FSM_onehot_cal1_state_r[28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00040000)) 
    \FSM_onehot_cal1_state_r[29]_i_1 
       (.I0(out[8]),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[25] ),
        .I2(p_14_in),
        .I3(p_8_in),
        .I4(\FSM_onehot_cal1_state_r[29]_i_2_n_0 ),
        .O(\FSM_onehot_cal1_state_r[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \FSM_onehot_cal1_state_r[29]_i_2 
       (.I0(out[7]),
        .I1(p_12_in),
        .I2(\FSM_onehot_cal1_state_r[29]_i_3_n_0 ),
        .I3(\FSM_onehot_cal1_state_r[24]_i_2_n_0 ),
        .I4(cal1_dq_idel_ce),
        .I5(out[5]),
        .O(\FSM_onehot_cal1_state_r[29]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_cal1_state_r[29]_i_3 
       (.I0(out[2]),
        .I1(out[4]),
        .O(\FSM_onehot_cal1_state_r[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAEAAAA)) 
    \FSM_onehot_cal1_state_r[2]_i_1 
       (.I0(\FSM_onehot_cal1_state_r_reg[0]_0 ),
        .I1(\FSM_onehot_cal1_state_r[33]_i_4_n_0 ),
        .I2(p_9_in),
        .I3(\FSM_onehot_cal1_state_r_reg_n_0_[4] ),
        .I4(p_1_in25_in),
        .I5(out[9]),
        .O(\FSM_onehot_cal1_state_r[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_cal1_state_r[30]_i_1 
       (.I0(\FSM_onehot_cal1_state_r[31]_i_2_n_0 ),
        .I1(\FSM_onehot_cal1_state_r[31]_i_3_n_0 ),
        .O(\FSM_onehot_cal1_state_r[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \FSM_onehot_cal1_state_r[31]_i_1 
       (.I0(\FSM_onehot_cal1_state_r_reg[5]_0 ),
        .I1(\FSM_onehot_cal1_state_r[31]_i_2_n_0 ),
        .I2(\FSM_onehot_cal1_state_r[31]_i_3_n_0 ),
        .O(\FSM_onehot_cal1_state_r[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \FSM_onehot_cal1_state_r[31]_i_2 
       (.I0(\cnt_idel_dec_cpt_r_reg_n_0_[4] ),
        .I1(\cnt_idel_dec_cpt_r_reg_n_0_[5] ),
        .I2(\cnt_idel_dec_cpt_r_reg_n_0_[2] ),
        .I3(\cnt_idel_dec_cpt_r_reg_n_0_[3] ),
        .I4(\cnt_idel_dec_cpt_r_reg_n_0_[0] ),
        .I5(\cnt_idel_dec_cpt_r_reg_n_0_[1] ),
        .O(\FSM_onehot_cal1_state_r[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \FSM_onehot_cal1_state_r[31]_i_3 
       (.I0(p_13_in),
        .I1(p_14_in),
        .I2(p_8_in),
        .I3(\FSM_onehot_cal1_state_r[29]_i_2_n_0 ),
        .I4(\FSM_onehot_cal1_state_r[34]_i_10_n_0 ),
        .I5(\FSM_onehot_cal1_state_r_reg_n_0_[4] ),
        .O(\FSM_onehot_cal1_state_r[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \FSM_onehot_cal1_state_r[32]_i_1 
       (.I0(\rd_mux_sel_r_reg[0]_0 ),
        .I1(out[9]),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[4] ),
        .I3(p_9_in),
        .I4(\FSM_onehot_cal1_state_r[34]_i_7_n_0 ),
        .I5(p_13_in),
        .O(\FSM_onehot_cal1_state_r[32]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \FSM_onehot_cal1_state_r[33]_i_1 
       (.I0(out[11]),
        .I1(p_1_in25_in),
        .I2(cal1_state_r1344_out),
        .I3(out[9]),
        .I4(\FSM_onehot_cal1_state_r[33]_i_3_n_0 ),
        .I5(\FSM_onehot_cal1_state_r[33]_i_4_n_0 ),
        .O(\FSM_onehot_cal1_state_r[33]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \FSM_onehot_cal1_state_r[33]_i_2 
       (.I0(\regl_dqs_cnt_r_reg[1]_0 ),
        .I1(\regl_dqs_cnt_reg_n_0_[0] ),
        .I2(\done_cnt_reg_n_0_[2] ),
        .I3(\done_cnt_reg_n_0_[3] ),
        .I4(\done_cnt_reg_n_0_[0] ),
        .I5(\done_cnt_reg_n_0_[1] ),
        .O(cal1_state_r1344_out));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_cal1_state_r[33]_i_3 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[4] ),
        .I1(p_9_in),
        .O(\FSM_onehot_cal1_state_r[33]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \FSM_onehot_cal1_state_r[33]_i_4 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[25] ),
        .I1(out[8]),
        .I2(\FSM_onehot_cal1_state_r[29]_i_2_n_0 ),
        .I3(p_8_in),
        .I4(p_14_in),
        .I5(p_13_in),
        .O(\FSM_onehot_cal1_state_r[33]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_onehot_cal1_state_r[34]_i_1 
       (.I0(\FSM_onehot_cal1_state_r[34]_i_3_n_0 ),
        .I1(out[2]),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[4] ),
        .I3(\FSM_onehot_cal1_state_r[34]_i_4_n_0 ),
        .I4(\FSM_onehot_cal1_state_r[34]_i_5_n_0 ),
        .O(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_cal1_state_r[34]_i_10 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[25] ),
        .I1(out[8]),
        .O(\FSM_onehot_cal1_state_r[34]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F0F0F0F0F0E)) 
    \FSM_onehot_cal1_state_r[34]_i_11 
       (.I0(p_14_in),
        .I1(p_8_in),
        .I2(cal1_wait_r),
        .I3(p_12_in),
        .I4(out[7]),
        .I5(p_9_in),
        .O(\FSM_onehot_cal1_state_r[34]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_cal1_state_r[34]_i_12 
       (.I0(out[3]),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[18] ),
        .O(\FSM_onehot_cal1_state_r[34]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000003000000020)) 
    \FSM_onehot_cal1_state_r[34]_i_2 
       (.I0(\FSM_onehot_cal1_state_r[34]_i_6_n_0 ),
        .I1(p_13_in),
        .I2(\FSM_onehot_cal1_state_r[34]_i_7_n_0 ),
        .I3(p_9_in),
        .I4(\FSM_onehot_cal1_state_r_reg_n_0_[4] ),
        .I5(\FSM_onehot_cal1_state_r[34]_i_8_n_0 ),
        .O(\FSM_onehot_cal1_state_r[34]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFD0)) 
    \FSM_onehot_cal1_state_r[34]_i_3 
       (.I0(cal1_wait_r),
        .I1(\pi_counter_read_val_reg[3] ),
        .I2(out[1]),
        .I3(\FSM_onehot_cal1_state_r[34]_i_9_n_0 ),
        .I4(\FSM_onehot_cal1_state_r[34]_i_10_n_0 ),
        .I5(cal1_dq_idel_ce),
        .O(\FSM_onehot_cal1_state_r[34]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAFEAAFEAAFE)) 
    \FSM_onehot_cal1_state_r[34]_i_4 
       (.I0(\FSM_onehot_cal1_state_r[34]_i_11_n_0 ),
        .I1(p_1_in25_in),
        .I2(p_13_in),
        .I3(cal1_wait_r),
        .I4(prech_done),
        .I5(out[9]),
        .O(\FSM_onehot_cal1_state_r[34]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF22FFF2FF22)) 
    \FSM_onehot_cal1_state_r[34]_i_5 
       (.I0(\FSM_onehot_cal1_state_r[34]_i_12_n_0 ),
        .I1(cal1_wait_r),
        .I2(out[4]),
        .I3(out[11]),
        .I4(detect_edge_done_r),
        .I5(out[5]),
        .O(\FSM_onehot_cal1_state_r[34]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0100)) 
    \FSM_onehot_cal1_state_r[34]_i_6 
       (.I0(out[9]),
        .I1(cal1_state_r1344_out),
        .I2(p_1_in25_in),
        .I3(out[11]),
        .O(\FSM_onehot_cal1_state_r[34]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \FSM_onehot_cal1_state_r[34]_i_7 
       (.I0(p_14_in),
        .I1(p_8_in),
        .I2(\FSM_onehot_cal1_state_r[29]_i_2_n_0 ),
        .I3(out[8]),
        .I4(\FSM_onehot_cal1_state_r_reg_n_0_[25] ),
        .O(\FSM_onehot_cal1_state_r[34]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h1000)) 
    \FSM_onehot_cal1_state_r[34]_i_8 
       (.I0(\rnk_cnt_r_reg_n_0_[1] ),
        .I1(\rnk_cnt_r_reg_n_0_[0] ),
        .I2(\rd_mux_sel_r_reg[0]_0 ),
        .I3(out[9]),
        .O(\FSM_onehot_cal1_state_r[34]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h22F20000)) 
    \FSM_onehot_cal1_state_r[34]_i_9 
       (.I0(mpr_rdlvl_start_reg),
        .I1(mpr_rdlvl_start_r),
        .I2(rdlvl_stg1_start_reg),
        .I3(rdlvl_stg1_start_r),
        .I4(out[0]),
        .O(\FSM_onehot_cal1_state_r[34]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h22222322)) 
    \FSM_onehot_cal1_state_r[3]_i_1 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[1] ),
        .I1(out[0]),
        .I2(out[1]),
        .I3(\FSM_onehot_cal1_state_r_reg_n_0_[18] ),
        .I4(out[3]),
        .O(\FSM_onehot_cal1_state_r[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFBA00)) 
    \FSM_onehot_cal1_state_r[4]_i_1 
       (.I0(p_13_in),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[4] ),
        .I2(p_9_in),
        .I3(\FSM_onehot_cal1_state_r[34]_i_7_n_0 ),
        .I4(\FSM_onehot_cal1_state_r[4]_i_2_n_0 ),
        .O(\FSM_onehot_cal1_state_r[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h1000)) 
    \FSM_onehot_cal1_state_r[4]_i_2 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[1] ),
        .I1(out[0]),
        .I2(out[1]),
        .I3(\pi_counter_read_val_reg[3] ),
        .O(\FSM_onehot_cal1_state_r[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEFEEEEEEEEEE)) 
    \FSM_onehot_cal1_state_r[5]_i_1 
       (.I0(\FSM_onehot_cal1_state_r[5]_i_2_n_0 ),
        .I1(\FSM_onehot_cal1_state_r[5]_i_3_n_0 ),
        .I2(\FSM_onehot_cal1_state_r[31]_i_2_n_0 ),
        .I3(\FSM_onehot_cal1_state_r_reg[5]_0 ),
        .I4(\FSM_onehot_cal1_state_r[23]_i_3_n_0 ),
        .I5(\FSM_onehot_cal1_state_r[31]_i_3_n_0 ),
        .O(\FSM_onehot_cal1_state_r[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0100)) 
    \FSM_onehot_cal1_state_r[5]_i_2 
       (.I0(out[0]),
        .I1(\pi_counter_read_val_reg[3] ),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[1] ),
        .I3(out[1]),
        .O(\FSM_onehot_cal1_state_r[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \FSM_onehot_cal1_state_r[5]_i_3 
       (.I0(p_12_in),
        .I1(out[7]),
        .I2(\FSM_onehot_cal1_state_r_reg[5]_0 ),
        .I3(cal1_state_r1),
        .I4(\FSM_onehot_cal1_state_r[28]_i_2_n_0 ),
        .O(\FSM_onehot_cal1_state_r[5]_i_3_n_0 ));
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_cal1_state_r_reg[0] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[0]_i_1_n_0 ),
        .Q(out[0]),
        .S(rstdiv0_sync_r1_reg_rep));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[10] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(1'b0),
        .Q(\FSM_onehot_cal1_state_r_reg_n_0_[10] ),
        .R(rstdiv0_sync_r1_reg_rep__0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[11] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(1'b0),
        .Q(\FSM_onehot_cal1_state_r_reg_n_0_[11] ),
        .R(rstdiv0_sync_r1_reg_rep__0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[12] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(1'b0),
        .Q(p_5_in),
        .R(rstdiv0_sync_r1_reg_rep__0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[13] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(1'b0),
        .Q(\FSM_onehot_cal1_state_r_reg_n_0_[13] ),
        .R(rstdiv0_sync_r1_reg_rep__0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[14] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(1'b0),
        .Q(\FSM_onehot_cal1_state_r_reg_n_0_[14] ),
        .R(rstdiv0_sync_r1_reg_rep__0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[15] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(1'b0),
        .Q(\FSM_onehot_cal1_state_r_reg_n_0_[15] ),
        .R(rstdiv0_sync_r1_reg_rep__0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[16] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(1'b0),
        .Q(p_7_in),
        .R(rstdiv0_sync_r1_reg_rep__0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[17] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[17]_i_1_n_0 ),
        .Q(out[4]),
        .R(rstdiv0_sync_r1_reg_rep__0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[18] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[18]_i_1_n_0 ),
        .Q(\FSM_onehot_cal1_state_r_reg_n_0_[18] ),
        .R(rstdiv0_sync_r1_reg_rep__0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[19] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[19]_i_1_n_0 ),
        .Q(out[5]),
        .R(rstdiv0_sync_r1_reg_rep__0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[1] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[1]_i_1_n_0 ),
        .Q(\FSM_onehot_cal1_state_r_reg_n_0_[1] ),
        .R(rstdiv0_sync_r1_reg_rep__0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[20] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[20]_i_1_n_0 ),
        .Q(out[6]),
        .R(rstdiv0_sync_r1_reg_rep__0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[21] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[21]_i_1_n_0 ),
        .Q(\FSM_onehot_cal1_state_r_reg_n_0_[21] ),
        .R(rstdiv0_sync_r1_reg_rep__0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[22] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[22]_i_1_n_0 ),
        .Q(out[7]),
        .R(rstdiv0_sync_r1_reg_rep__0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[23] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[23]_i_1_n_0 ),
        .Q(\FSM_onehot_cal1_state_r_reg_n_0_[23] ),
        .R(rstdiv0_sync_r1_reg_rep__0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[24] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[24]_i_1_n_0 ),
        .Q(p_12_in),
        .R(rstdiv0_sync_r1_reg_rep__0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[25] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[25]_i_1_n_0 ),
        .Q(\FSM_onehot_cal1_state_r_reg_n_0_[25] ),
        .R(rstdiv0_sync_r1_reg_rep__0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[26] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[26]_i_1_n_0 ),
        .Q(p_14_in),
        .R(rstdiv0_sync_r1_reg_rep__0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[27] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[27]_i_1_n_0 ),
        .Q(out[8]),
        .R(rstdiv0_sync_r1_reg_rep__0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[28] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[28]_i_1_n_0 ),
        .Q(p_8_in),
        .R(rstdiv0_sync_r1_reg_rep__0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[29] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[29]_i_1_n_0 ),
        .Q(p_13_in),
        .R(rstdiv0_sync_r1_reg_rep__0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[2] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[2]_i_1_n_0 ),
        .Q(out[1]),
        .R(rstdiv0_sync_r1_reg_rep__0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[30] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[30]_i_1_n_0 ),
        .Q(p_9_in),
        .R(rstdiv0_sync_r1_reg_rep__0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[31] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[31]_i_1_n_0 ),
        .Q(out[9]),
        .R(rstdiv0_sync_r1_reg_rep__0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[32] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[32]_i_1_n_0 ),
        .Q(p_1_in25_in),
        .R(rstdiv0_sync_r1_reg_rep__0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[33] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[33]_i_1_n_0 ),
        .Q(out[10]),
        .R(rstdiv0_sync_r1_reg_rep__0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[34] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[34]_i_2_n_0 ),
        .Q(out[11]),
        .R(rstdiv0_sync_r1_reg_rep__0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[3] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[3]_i_1_n_0 ),
        .Q(out[2]),
        .R(rstdiv0_sync_r1_reg_rep__0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[4] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[4]_i_1_n_0 ),
        .Q(\FSM_onehot_cal1_state_r_reg_n_0_[4] ),
        .R(rstdiv0_sync_r1_reg_rep__0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[5] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[5]_i_1_n_0 ),
        .Q(out[3]),
        .R(rstdiv0_sync_r1_reg_rep__0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[6] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(1'b0),
        .Q(\FSM_onehot_cal1_state_r_reg_n_0_[6] ),
        .R(rstdiv0_sync_r1_reg_rep__0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[7] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(1'b0),
        .Q(p_1_in38_in),
        .R(rstdiv0_sync_r1_reg_rep__0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[8] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(1'b0),
        .Q(\FSM_onehot_cal1_state_r_reg_n_0_[8] ),
        .R(rstdiv0_sync_r1_reg_rep__0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[9] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(1'b0),
        .Q(\FSM_onehot_cal1_state_r_reg_n_0_[9] ),
        .R(rstdiv0_sync_r1_reg_rep__0));
  LUT6 #(
    .INIT(64'h0A0A0A0A787878F8)) 
    \cal1_cnt_cpt_r[0]_i_1 
       (.I0(out[9]),
        .I1(prech_done),
        .I2(\rd_mux_sel_r_reg[0]_0 ),
        .I3(\rnk_cnt_r_reg_n_0_[0] ),
        .I4(\rnk_cnt_r_reg_n_0_[1] ),
        .I5(out[11]),
        .O(\cal1_cnt_cpt_r[0]_i_1_n_0 ));
  FDRE \cal1_cnt_cpt_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cal1_cnt_cpt_r[0]_i_1_n_0 ),
        .Q(\rd_mux_sel_r_reg[0]_0 ),
        .R(SR));
  LUT3 #(
    .INIT(8'hF4)) 
    cal1_dlyce_cpt_r_i_1
       (.I0(tap_limit_cpt_r),
        .I1(out[8]),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[4] ),
        .O(cal1_dlyce_cpt_r));
  FDRE cal1_dlyce_cpt_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(cal1_dlyce_cpt_r),
        .Q(cal1_dlyce_cpt_r_reg_n_0),
        .R(SR));
  FDRE cal1_dlyinc_cpt_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_onehot_cal1_state_r_reg[27]_0 ),
        .Q(cal1_dlyinc_cpt_r_reg_n_0),
        .R(SR));
  LUT2 #(
    .INIT(4'hE)) 
    cal1_dq_idel_ce_i_1
       (.I0(out[6]),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[23] ),
        .O(cal1_dq_idel_ce));
  FDRE cal1_dq_idel_ce_reg
       (.C(CLK),
        .CE(1'b1),
        .D(cal1_dq_idel_ce),
        .Q(idelay_ce_int),
        .R(SR));
  FDRE cal1_dq_idel_inc_reg
       (.C(CLK),
        .CE(1'b1),
        .D(out[6]),
        .Q(idelay_inc_int),
        .R(SR));
  FDRE cal1_prech_req_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(out[9]),
        .Q(cal1_prech_req_r_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cal1_state_r1[0]_i_1 
       (.I0(p_14_in),
        .I1(p_9_in),
        .I2(out[7]),
        .I3(p_12_in),
        .I4(\cal1_state_r1[0]_i_2_n_0 ),
        .I5(\FSM_onehot_cal1_state_r_reg_n_0_[1] ),
        .O(\cal1_state_r1[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cal1_state_r1[0]_i_2 
       (.I0(\FSM_onehot_cal1_state_r[29]_i_3_n_0 ),
        .I1(out[1]),
        .I2(out[10]),
        .I3(out[11]),
        .I4(\FSM_onehot_cal1_state_r_reg_n_0_[25] ),
        .I5(out[8]),
        .O(\cal1_state_r1[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cal1_state_r1[1]_i_1 
       (.I0(\cal1_state_r1[1]_i_2_n_0 ),
        .I1(p_12_in),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[25] ),
        .I3(p_13_in),
        .I4(p_8_in),
        .I5(\cal1_state_r1[1]_i_3_n_0 ),
        .O(\cal1_state_r1[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cal1_state_r1[1]_i_2 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[23] ),
        .I1(out[3]),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[18] ),
        .I3(out[4]),
        .I4(out[2]),
        .O(\cal1_state_r1[1]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \cal1_state_r1[1]_i_3 
       (.I0(out[9]),
        .I1(out[11]),
        .I2(out[10]),
        .O(\cal1_state_r1[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cal1_state_r1[2]_i_1 
       (.I0(\cal1_state_r1[3]_i_3_n_0 ),
        .I1(\cal1_state_r1[2]_i_2_n_0 ),
        .I2(\FSM_onehot_cal1_state_r[33]_i_3_n_0 ),
        .I3(cal1_dq_idel_ce),
        .I4(out[9]),
        .I5(out[10]),
        .O(\cal1_state_r1[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cal1_state_r1[2]_i_2 
       (.I0(out[7]),
        .I1(p_12_in),
        .O(\cal1_state_r1[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cal1_state_r1[3]_i_1 
       (.I0(out[5]),
        .I1(out[8]),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[25] ),
        .I3(\cal1_state_r1[3]_i_2_n_0 ),
        .I4(\cal1_state_r1[3]_i_3_n_0 ),
        .O(\cal1_state_r1[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cal1_state_r1[3]_i_2 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[4] ),
        .I1(p_9_in),
        .I2(p_8_in),
        .I3(out[10]),
        .I4(out[11]),
        .I5(out[9]),
        .O(\cal1_state_r1[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cal1_state_r1[3]_i_3 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[21] ),
        .I1(out[2]),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[18] ),
        .I3(\FSM_onehot_cal1_state_r_reg_n_0_[1] ),
        .O(\cal1_state_r1[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cal1_state_r1[4]_i_1 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[1] ),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[18] ),
        .I2(out[2]),
        .I3(\FSM_onehot_cal1_state_r_reg_n_0_[21] ),
        .I4(out[11]),
        .O(\cal1_state_r1[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \cal1_state_r1[5]_i_1 
       (.I0(p_1_in25_in),
        .I1(p_13_in),
        .I2(p_14_in),
        .O(\cal1_state_r1[5]_i_1_n_0 ));
  FDRE \cal1_state_r1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cal1_state_r1[0]_i_1_n_0 ),
        .Q(\cal1_state_r1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \cal1_state_r1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cal1_state_r1[1]_i_1_n_0 ),
        .Q(\cal1_state_r1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \cal1_state_r1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cal1_state_r1[2]_i_1_n_0 ),
        .Q(\cal1_state_r1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \cal1_state_r1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cal1_state_r1[3]_i_1_n_0 ),
        .Q(\cal1_state_r1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \cal1_state_r1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cal1_state_r1[4]_i_1_n_0 ),
        .Q(\cal1_state_r1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \cal1_state_r1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cal1_state_r1[5]_i_1_n_0 ),
        .Q(\cal1_state_r1_reg_n_0_[5] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    cal1_wait_cnt_en_r_i_1
       (.I0(cal1_wait_cnt_en_r_i_2_n_0),
        .I1(cal1_wait_cnt_en_r_i_3_n_0),
        .I2(out[1]),
        .I3(\FSM_onehot_cal1_state_r_reg_n_0_[18] ),
        .I4(\FSM_onehot_cal1_state_r_reg_n_0_[1] ),
        .I5(cal1_wait_cnt_en_r_i_4_n_0),
        .O(cal1_wait_cnt_en_r0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    cal1_wait_cnt_en_r_i_2
       (.I0(p_13_in),
        .I1(p_7_in),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[6] ),
        .I3(out[3]),
        .I4(p_5_in),
        .O(cal1_wait_cnt_en_r_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    cal1_wait_cnt_en_r_i_3
       (.I0(p_1_in25_in),
        .I1(out[7]),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[15] ),
        .I3(p_14_in),
        .O(cal1_wait_cnt_en_r_i_3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    cal1_wait_cnt_en_r_i_4
       (.I0(p_8_in),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[11] ),
        .I2(p_9_in),
        .I3(p_12_in),
        .O(cal1_wait_cnt_en_r_i_4_n_0));
  FDRE cal1_wait_cnt_en_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(cal1_wait_cnt_en_r0),
        .Q(cal1_wait_cnt_en_r),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \cal1_wait_cnt_r[0]_i_1 
       (.I0(\cal1_wait_cnt_r_reg[4]_0 [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \cal1_wait_cnt_r[1]_i_1 
       (.I0(\cal1_wait_cnt_r_reg[4]_0 [0]),
        .I1(\cal1_wait_cnt_r_reg[4]_0 [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \cal1_wait_cnt_r[2]_i_1 
       (.I0(\cal1_wait_cnt_r_reg[4]_0 [2]),
        .I1(\cal1_wait_cnt_r_reg[4]_0 [1]),
        .I2(\cal1_wait_cnt_r_reg[4]_0 [0]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \cal1_wait_cnt_r[3]_i_1 
       (.I0(\cal1_wait_cnt_r_reg[4]_0 [3]),
        .I1(\cal1_wait_cnt_r_reg[4]_0 [0]),
        .I2(\cal1_wait_cnt_r_reg[4]_0 [1]),
        .I3(\cal1_wait_cnt_r_reg[4]_0 [2]),
        .O(p_0_in__0[3]));
  LUT6 #(
    .INIT(64'h00008000FFFFFFFF)) 
    \cal1_wait_cnt_r[4]_i_1 
       (.I0(\cal1_wait_cnt_r_reg[4]_0 [3]),
        .I1(\cal1_wait_cnt_r_reg[4]_0 [4]),
        .I2(\cal1_wait_cnt_r_reg[4]_0 [2]),
        .I3(\cal1_wait_cnt_r_reg[4]_0 [1]),
        .I4(\cal1_wait_cnt_r_reg[4]_0 [0]),
        .I5(cal1_wait_cnt_en_r),
        .O(\cal1_wait_cnt_r[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \cal1_wait_cnt_r[4]_i_2 
       (.I0(\cal1_wait_cnt_r_reg[4]_0 [4]),
        .I1(\cal1_wait_cnt_r_reg[4]_0 [2]),
        .I2(\cal1_wait_cnt_r_reg[4]_0 [1]),
        .I3(\cal1_wait_cnt_r_reg[4]_0 [0]),
        .I4(\cal1_wait_cnt_r_reg[4]_0 [3]),
        .O(p_0_in__0[4]));
  FDRE \cal1_wait_cnt_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(\cal1_wait_cnt_r_reg[4]_0 [0]),
        .R(\cal1_wait_cnt_r[4]_i_1_n_0 ));
  FDRE \cal1_wait_cnt_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(\cal1_wait_cnt_r_reg[4]_0 [1]),
        .R(\cal1_wait_cnt_r[4]_i_1_n_0 ));
  FDRE \cal1_wait_cnt_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(\cal1_wait_cnt_r_reg[4]_0 [2]),
        .R(\cal1_wait_cnt_r[4]_i_1_n_0 ));
  FDRE \cal1_wait_cnt_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(\cal1_wait_cnt_r_reg[4]_0 [3]),
        .R(\cal1_wait_cnt_r[4]_i_1_n_0 ));
  FDRE \cal1_wait_cnt_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[4]),
        .Q(\cal1_wait_cnt_r_reg[4]_0 [4]),
        .R(\cal1_wait_cnt_r[4]_i_1_n_0 ));
  FDRE cal1_wait_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(\cal1_wait_cnt_r_reg[3]_0 ),
        .Q(cal1_wait_r),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hEA)) 
    \cnt_idel_dec_cpt_r[0]_i_1 
       (.I0(\cnt_idel_dec_cpt_r[0]_i_2_n_0 ),
        .I1(out[1]),
        .I2(\pi_counter_read_val_reg[5] [0]),
        .O(cnt_idel_dec_cpt_r[0]));
  LUT6 #(
    .INIT(64'h44F4F4F444F44444)) 
    \cnt_idel_dec_cpt_r[0]_i_2 
       (.I0(\cnt_idel_dec_cpt_r_reg_n_0_[0] ),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[4] ),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[25] ),
        .I3(cnt_idel_dec_cpt_r2[1]),
        .I4(found_second_edge_r_reg_0),
        .I5(\cnt_idel_dec_cpt_r[0]_i_3_n_0 ),
        .O(\cnt_idel_dec_cpt_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h66FF66F0660F6600)) 
    \cnt_idel_dec_cpt_r[0]_i_3 
       (.I0(\right_edge_taps_r_reg_n_0_[1] ),
        .I1(Q[0]),
        .I2(\FSM_onehot_cal1_state_r_reg[25]_1 ),
        .I3(\cnt_idel_dec_cpt_r[5]_i_6_n_0 ),
        .I4(Q[1]),
        .I5(\cnt_idel_dec_cpt_r_reg[2]_i_12_n_6 ),
        .O(\cnt_idel_dec_cpt_r[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEBAAEBAAEBAA)) 
    \cnt_idel_dec_cpt_r[1]_i_1 
       (.I0(\cnt_idel_dec_cpt_r[1]_i_2_n_0 ),
        .I1(\cnt_idel_dec_cpt_r_reg_n_0_[1] ),
        .I2(\cnt_idel_dec_cpt_r_reg_n_0_[0] ),
        .I3(\FSM_onehot_cal1_state_r_reg_n_0_[4] ),
        .I4(out[1]),
        .I5(\pi_counter_read_val_reg[5] [1]),
        .O(cnt_idel_dec_cpt_r[1]));
  LUT5 #(
    .INIT(32'h6F600000)) 
    \cnt_idel_dec_cpt_r[1]_i_2 
       (.I0(cnt_idel_dec_cpt_r2[1]),
        .I1(cnt_idel_dec_cpt_r2[2]),
        .I2(found_second_edge_r_reg_0),
        .I3(\cnt_idel_dec_cpt_r[1]_i_3_n_0 ),
        .I4(\FSM_onehot_cal1_state_r_reg_n_0_[25] ),
        .O(\cnt_idel_dec_cpt_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h66FF66F0660F6600)) 
    \cnt_idel_dec_cpt_r[1]_i_3 
       (.I0(\cnt_idel_dec_cpt_r[1]_i_4_n_0 ),
        .I1(\cnt_idel_dec_cpt_r[1]_i_5_n_0 ),
        .I2(\FSM_onehot_cal1_state_r_reg[25]_1 ),
        .I3(\cnt_idel_dec_cpt_r[5]_i_6_n_0 ),
        .I4(Q[2]),
        .I5(\cnt_idel_dec_cpt_r_reg[2]_i_12_n_5 ),
        .O(\cnt_idel_dec_cpt_r[1]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cnt_idel_dec_cpt_r[1]_i_4 
       (.I0(Q[1]),
        .I1(\right_edge_taps_r_reg_n_0_[2] ),
        .O(\cnt_idel_dec_cpt_r[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt_idel_dec_cpt_r[1]_i_5 
       (.I0(\right_edge_taps_r_reg_n_0_[1] ),
        .I1(Q[0]),
        .O(\cnt_idel_dec_cpt_r[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBEAABEAABEAA)) 
    \cnt_idel_dec_cpt_r[2]_i_1 
       (.I0(\cnt_idel_dec_cpt_r[2]_i_2_n_0 ),
        .I1(\cnt_idel_dec_cpt_r[2]_i_3_n_0 ),
        .I2(\cnt_idel_dec_cpt_r_reg_n_0_[2] ),
        .I3(\FSM_onehot_cal1_state_r_reg_n_0_[4] ),
        .I4(out[1]),
        .I5(\pi_counter_read_val_reg[5] [2]),
        .O(cnt_idel_dec_cpt_r[2]));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_idel_dec_cpt_r[2]_i_10 
       (.I0(\right_edge_taps_r_reg_n_0_[3] ),
        .I1(Q[2]),
        .O(\cnt_idel_dec_cpt_r[2]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'hD4F5)) 
    \cnt_idel_dec_cpt_r[2]_i_11 
       (.I0(\right_edge_taps_r_reg_n_0_[2] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\right_edge_taps_r_reg_n_0_[1] ),
        .O(\cnt_idel_dec_cpt_r[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h7BBB488800000000)) 
    \cnt_idel_dec_cpt_r[2]_i_2 
       (.I0(cnt_idel_dec_cpt_r2[3]),
        .I1(found_second_edge_r_reg_0),
        .I2(cnt_idel_dec_cpt_r2[2]),
        .I3(cnt_idel_dec_cpt_r2[1]),
        .I4(\cnt_idel_dec_cpt_r[2]_i_5_n_0 ),
        .I5(\FSM_onehot_cal1_state_r_reg_n_0_[25] ),
        .O(\cnt_idel_dec_cpt_r[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \cnt_idel_dec_cpt_r[2]_i_3 
       (.I0(\cnt_idel_dec_cpt_r_reg_n_0_[1] ),
        .I1(\cnt_idel_dec_cpt_r_reg_n_0_[0] ),
        .O(\cnt_idel_dec_cpt_r[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h66FF66F0660F6600)) 
    \cnt_idel_dec_cpt_r[2]_i_5 
       (.I0(\cnt_idel_dec_cpt_r[2]_i_10_n_0 ),
        .I1(\cnt_idel_dec_cpt_r[2]_i_11_n_0 ),
        .I2(\FSM_onehot_cal1_state_r_reg[25]_1 ),
        .I3(\cnt_idel_dec_cpt_r[5]_i_6_n_0 ),
        .I4(Q[3]),
        .I5(\cnt_idel_dec_cpt_r_reg[2]_i_12_n_4 ),
        .O(\cnt_idel_dec_cpt_r[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBEAABEAABEAA)) 
    \cnt_idel_dec_cpt_r[3]_i_1 
       (.I0(\cnt_idel_dec_cpt_r[3]_i_2_n_0 ),
        .I1(\cnt_idel_dec_cpt_r[3]_i_3_n_0 ),
        .I2(\cnt_idel_dec_cpt_r_reg_n_0_[3] ),
        .I3(\FSM_onehot_cal1_state_r_reg_n_0_[4] ),
        .I4(out[1]),
        .I5(\pi_counter_read_val_reg[5] [3]),
        .O(cnt_idel_dec_cpt_r[3]));
  LUT5 #(
    .INIT(32'h7B480000)) 
    \cnt_idel_dec_cpt_r[3]_i_2 
       (.I0(cnt_idel_dec_cpt_r2[4]),
        .I1(found_second_edge_r_reg_0),
        .I2(\cnt_idel_dec_cpt_r[3]_i_4_n_0 ),
        .I3(\cnt_idel_dec_cpt_r[3]_i_5_n_0 ),
        .I4(\FSM_onehot_cal1_state_r_reg_n_0_[25] ),
        .O(\cnt_idel_dec_cpt_r[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \cnt_idel_dec_cpt_r[3]_i_3 
       (.I0(\cnt_idel_dec_cpt_r_reg_n_0_[0] ),
        .I1(\cnt_idel_dec_cpt_r_reg_n_0_[1] ),
        .I2(\cnt_idel_dec_cpt_r_reg_n_0_[2] ),
        .O(\cnt_idel_dec_cpt_r[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \cnt_idel_dec_cpt_r[3]_i_4 
       (.I0(cnt_idel_dec_cpt_r2[3]),
        .I1(cnt_idel_dec_cpt_r2[2]),
        .I2(cnt_idel_dec_cpt_r2[1]),
        .O(\cnt_idel_dec_cpt_r[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h66FF66F0660F6600)) 
    \cnt_idel_dec_cpt_r[3]_i_5 
       (.I0(\cnt_idel_dec_cpt_r[3]_i_6_n_0 ),
        .I1(\cnt_idel_dec_cpt_r[5]_i_10_n_0 ),
        .I2(\FSM_onehot_cal1_state_r_reg[25]_1 ),
        .I3(\cnt_idel_dec_cpt_r[5]_i_6_n_0 ),
        .I4(Q[4]),
        .I5(\cnt_idel_dec_cpt_r_reg[4]_i_6_n_7 ),
        .O(\cnt_idel_dec_cpt_r[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_idel_dec_cpt_r[3]_i_6 
       (.I0(\right_edge_taps_r_reg_n_0_[4] ),
        .I1(Q[3]),
        .O(\cnt_idel_dec_cpt_r[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBEAABEAABEAA)) 
    \cnt_idel_dec_cpt_r[4]_i_1 
       (.I0(\cnt_idel_dec_cpt_r[4]_i_2_n_0 ),
        .I1(\cnt_idel_dec_cpt_r[4]_i_3_n_0 ),
        .I2(\cnt_idel_dec_cpt_r_reg_n_0_[4] ),
        .I3(\FSM_onehot_cal1_state_r_reg_n_0_[4] ),
        .I4(out[1]),
        .I5(\pi_counter_read_val_reg[5] [4]),
        .O(cnt_idel_dec_cpt_r[4]));
  LUT6 #(
    .INIT(64'h7B7B7B4800000000)) 
    \cnt_idel_dec_cpt_r[4]_i_2 
       (.I0(cnt_idel_dec_cpt_r2[5]),
        .I1(found_second_edge_r_reg_0),
        .I2(\cnt_idel_dec_cpt_r[5]_i_9_n_0 ),
        .I3(\cnt_idel_dec_cpt_r[4]_i_4_n_0 ),
        .I4(\cnt_idel_dec_cpt_r[4]_i_5_n_0 ),
        .I5(\FSM_onehot_cal1_state_r_reg_n_0_[25] ),
        .O(\cnt_idel_dec_cpt_r[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \cnt_idel_dec_cpt_r[4]_i_3 
       (.I0(\cnt_idel_dec_cpt_r_reg_n_0_[2] ),
        .I1(\cnt_idel_dec_cpt_r_reg_n_0_[1] ),
        .I2(\cnt_idel_dec_cpt_r_reg_n_0_[0] ),
        .I3(\cnt_idel_dec_cpt_r_reg_n_0_[3] ),
        .O(\cnt_idel_dec_cpt_r[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2B00D400D4002B00)) 
    \cnt_idel_dec_cpt_r[4]_i_4 
       (.I0(\right_edge_taps_r_reg_n_0_[4] ),
        .I1(Q[3]),
        .I2(\cnt_idel_dec_cpt_r[5]_i_10_n_0 ),
        .I3(\cnt_idel_dec_cpt_r[5]_i_6_n_0 ),
        .I4(Q[4]),
        .I5(\right_edge_taps_r_reg_n_0_[5] ),
        .O(\cnt_idel_dec_cpt_r[4]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0A0C)) 
    \cnt_idel_dec_cpt_r[4]_i_5 
       (.I0(\cnt_idel_dec_cpt_r_reg[4]_i_6_n_6 ),
        .I1(Q[5]),
        .I2(\cnt_idel_dec_cpt_r[5]_i_6_n_0 ),
        .I3(\FSM_onehot_cal1_state_r_reg[25]_1 ),
        .O(\cnt_idel_dec_cpt_r[4]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \cnt_idel_dec_cpt_r[5]_i_1 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[25] ),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[4] ),
        .I2(out[1]),
        .I3(\pi_counter_read_val_reg[3] ),
        .O(\cnt_idel_dec_cpt_r[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDD444D44DDDDDD4D)) 
    \cnt_idel_dec_cpt_r[5]_i_10 
       (.I0(\right_edge_taps_r_reg_n_0_[3] ),
        .I1(Q[2]),
        .I2(\right_edge_taps_r_reg_n_0_[1] ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\right_edge_taps_r_reg_n_0_[2] ),
        .O(\cnt_idel_dec_cpt_r[5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \cnt_idel_dec_cpt_r[5]_i_2 
       (.I0(\cnt_idel_dec_cpt_r[5]_i_4_n_0 ),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[25] ),
        .I2(\cnt_idel_dec_cpt_r[5]_i_5_n_0 ),
        .I3(\FSM_onehot_cal1_state_r_reg_n_0_[4] ),
        .I4(out[1]),
        .I5(\pi_counter_read_val_reg[5] [5]),
        .O(cnt_idel_dec_cpt_r[5]));
  LUT6 #(
    .INIT(64'h0FFF8888F0008888)) 
    \cnt_idel_dec_cpt_r[5]_i_4 
       (.I0(\cnt_idel_dec_cpt_r[5]_i_6_n_0 ),
        .I1(\cnt_idel_dec_cpt_r[5]_i_7_n_0 ),
        .I2(cnt_idel_dec_cpt_r2[5]),
        .I3(\cnt_idel_dec_cpt_r[5]_i_9_n_0 ),
        .I4(found_second_edge_r_reg_0),
        .I5(cnt_idel_dec_cpt_r2[6]),
        .O(\cnt_idel_dec_cpt_r[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \cnt_idel_dec_cpt_r[5]_i_5 
       (.I0(\cnt_idel_dec_cpt_r_reg_n_0_[5] ),
        .I1(\cnt_idel_dec_cpt_r_reg_n_0_[4] ),
        .I2(\cnt_idel_dec_cpt_r_reg_n_0_[2] ),
        .I3(\cnt_idel_dec_cpt_r_reg_n_0_[1] ),
        .I4(\cnt_idel_dec_cpt_r_reg_n_0_[0] ),
        .I5(\cnt_idel_dec_cpt_r_reg_n_0_[3] ),
        .O(\cnt_idel_dec_cpt_r[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cnt_idel_dec_cpt_r[5]_i_6 
       (.I0(\right_edge_taps_r_reg_n_0_[0] ),
        .I1(\right_edge_taps_r_reg_n_0_[2] ),
        .I2(\right_edge_taps_r_reg_n_0_[3] ),
        .I3(\right_edge_taps_r_reg_n_0_[4] ),
        .I4(\right_edge_taps_r_reg_n_0_[1] ),
        .I5(\right_edge_taps_r_reg_n_0_[5] ),
        .O(\cnt_idel_dec_cpt_r[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hD400FFD42BFF002B)) 
    \cnt_idel_dec_cpt_r[5]_i_7 
       (.I0(\right_edge_taps_r_reg_n_0_[4] ),
        .I1(Q[3]),
        .I2(\cnt_idel_dec_cpt_r[5]_i_10_n_0 ),
        .I3(Q[4]),
        .I4(\right_edge_taps_r_reg_n_0_[5] ),
        .I5(Q[5]),
        .O(\cnt_idel_dec_cpt_r[5]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \cnt_idel_dec_cpt_r[5]_i_9 
       (.I0(cnt_idel_dec_cpt_r2[4]),
        .I1(cnt_idel_dec_cpt_r2[1]),
        .I2(cnt_idel_dec_cpt_r2[2]),
        .I3(cnt_idel_dec_cpt_r2[3]),
        .O(\cnt_idel_dec_cpt_r[5]_i_9_n_0 ));
  FDRE \cnt_idel_dec_cpt_r_reg[0] 
       (.C(CLK),
        .CE(\cnt_idel_dec_cpt_r[5]_i_1_n_0 ),
        .D(cnt_idel_dec_cpt_r[0]),
        .Q(\cnt_idel_dec_cpt_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \cnt_idel_dec_cpt_r_reg[1] 
       (.C(CLK),
        .CE(\cnt_idel_dec_cpt_r[5]_i_1_n_0 ),
        .D(cnt_idel_dec_cpt_r[1]),
        .Q(\cnt_idel_dec_cpt_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \cnt_idel_dec_cpt_r_reg[2] 
       (.C(CLK),
        .CE(\cnt_idel_dec_cpt_r[5]_i_1_n_0 ),
        .D(cnt_idel_dec_cpt_r[2]),
        .Q(\cnt_idel_dec_cpt_r_reg_n_0_[2] ),
        .R(1'b0));
  CARRY4 \cnt_idel_dec_cpt_r_reg[2]_i_12 
       (.CI(1'b0),
        .CO({\cnt_idel_dec_cpt_r_reg[2]_i_12_n_0 ,\cnt_idel_dec_cpt_r_reg[2]_i_12_n_1 ,\cnt_idel_dec_cpt_r_reg[2]_i_12_n_2 ,\cnt_idel_dec_cpt_r_reg[2]_i_12_n_3 }),
        .CYINIT(1'b1),
        .DI(Q[3:0]),
        .O({\cnt_idel_dec_cpt_r_reg[2]_i_12_n_4 ,\cnt_idel_dec_cpt_r_reg[2]_i_12_n_5 ,\cnt_idel_dec_cpt_r_reg[2]_i_12_n_6 ,\NLW_cnt_idel_dec_cpt_r_reg[2]_i_12_O_UNCONNECTED [0]}),
        .S(\tap_cnt_cpt_r_reg[3]_0 ));
  CARRY4 \cnt_idel_dec_cpt_r_reg[2]_i_4 
       (.CI(1'b0),
        .CO({\cnt_idel_dec_cpt_r_reg[2]_i_4_n_0 ,\cnt_idel_dec_cpt_r_reg[2]_i_4_n_1 ,\cnt_idel_dec_cpt_r_reg[2]_i_4_n_2 ,\cnt_idel_dec_cpt_r_reg[2]_i_4_n_3 }),
        .CYINIT(1'b1),
        .DI(second_edge_taps_r[3:0]),
        .O({cnt_idel_dec_cpt_r2[3:1],\NLW_cnt_idel_dec_cpt_r_reg[2]_i_4_O_UNCONNECTED [0]}),
        .S(\second_edge_taps_r_reg[3]_0 ));
  FDRE \cnt_idel_dec_cpt_r_reg[3] 
       (.C(CLK),
        .CE(\cnt_idel_dec_cpt_r[5]_i_1_n_0 ),
        .D(cnt_idel_dec_cpt_r[3]),
        .Q(\cnt_idel_dec_cpt_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \cnt_idel_dec_cpt_r_reg[4] 
       (.C(CLK),
        .CE(\cnt_idel_dec_cpt_r[5]_i_1_n_0 ),
        .D(cnt_idel_dec_cpt_r[4]),
        .Q(\cnt_idel_dec_cpt_r_reg_n_0_[4] ),
        .R(1'b0));
  CARRY4 \cnt_idel_dec_cpt_r_reg[4]_i_6 
       (.CI(\cnt_idel_dec_cpt_r_reg[2]_i_12_n_0 ),
        .CO({\NLW_cnt_idel_dec_cpt_r_reg[4]_i_6_CO_UNCONNECTED [3:1],\cnt_idel_dec_cpt_r_reg[4]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Q[4]}),
        .O({\NLW_cnt_idel_dec_cpt_r_reg[4]_i_6_O_UNCONNECTED [3:2],\cnt_idel_dec_cpt_r_reg[4]_i_6_n_6 ,\cnt_idel_dec_cpt_r_reg[4]_i_6_n_7 }),
        .S({1'b0,1'b0,\tap_cnt_cpt_r_reg[5]_0 }));
  FDRE \cnt_idel_dec_cpt_r_reg[5] 
       (.C(CLK),
        .CE(\cnt_idel_dec_cpt_r[5]_i_1_n_0 ),
        .D(cnt_idel_dec_cpt_r[5]),
        .Q(\cnt_idel_dec_cpt_r_reg_n_0_[5] ),
        .R(1'b0));
  CARRY4 \cnt_idel_dec_cpt_r_reg[5]_i_8 
       (.CI(\cnt_idel_dec_cpt_r_reg[2]_i_4_n_0 ),
        .CO({\NLW_cnt_idel_dec_cpt_r_reg[5]_i_8_CO_UNCONNECTED [3:2],\cnt_idel_dec_cpt_r_reg[5]_i_8_n_2 ,\cnt_idel_dec_cpt_r_reg[5]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,second_edge_taps_r[5:4]}),
        .O({\NLW_cnt_idel_dec_cpt_r_reg[5]_i_8_O_UNCONNECTED [3],cnt_idel_dec_cpt_r2[6:4]}),
        .S({1'b0,1'b1,\second_edge_taps_r_reg[5]_0 }));
  LUT4 #(
    .INIT(16'hFF6F)) 
    \cnt_shift_r[0]_i_1 
       (.I0(E),
        .I1(cnt_shift_r_reg),
        .I2(rdlvl_stg1_start_reg),
        .I3(rstdiv0_sync_r1_reg_rep__10_0),
        .O(\cnt_shift_r[0]_i_1_n_0 ));
  FDRE \cnt_shift_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cnt_shift_r[0]_i_1_n_0 ),
        .Q(cnt_shift_r_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    detect_edge_done_r_i_1
       (.I0(pb_detect_edge_done_r[4]),
        .I1(pb_detect_edge_done_r[5]),
        .I2(pb_detect_edge_done_r[6]),
        .I3(pb_detect_edge_done_r[7]),
        .I4(detect_edge_done_r_i_2_n_0),
        .O(detect_edge_done_r_i_1_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    detect_edge_done_r_i_2
       (.I0(pb_detect_edge_done_r[1]),
        .I1(pb_detect_edge_done_r[0]),
        .I2(pb_detect_edge_done_r[3]),
        .I3(pb_detect_edge_done_r[2]),
        .O(detect_edge_done_r_i_2_n_0));
  FDRE detect_edge_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(detect_edge_done_r_i_1_n_0),
        .Q(detect_edge_done_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000F0E)) 
    \done_cnt[0]_i_1 
       (.I0(\done_cnt_reg_n_0_[3] ),
        .I1(\done_cnt_reg_n_0_[2] ),
        .I2(\done_cnt_reg_n_0_[0] ),
        .I3(\done_cnt_reg_n_0_[1] ),
        .I4(done_cnt1),
        .I5(rstdiv0_sync_r1_reg_rep__10_0),
        .O(\done_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'hEBEBEBEA)) 
    \done_cnt[1]_i_1 
       (.I0(done_cnt1),
        .I1(\done_cnt_reg_n_0_[1] ),
        .I2(\done_cnt_reg_n_0_[0] ),
        .I3(\done_cnt_reg_n_0_[2] ),
        .I4(\done_cnt_reg_n_0_[3] ),
        .O(\done_cnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000CCC2)) 
    \done_cnt[2]_i_1 
       (.I0(\done_cnt_reg_n_0_[3] ),
        .I1(\done_cnt_reg_n_0_[2] ),
        .I2(\done_cnt_reg_n_0_[0] ),
        .I3(\done_cnt_reg_n_0_[1] ),
        .I4(done_cnt1),
        .I5(rstdiv0_sync_r1_reg_rep__10_0),
        .O(\done_cnt[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'hFFFEAAAA)) 
    \done_cnt[3]_i_1 
       (.I0(done_cnt1),
        .I1(\done_cnt_reg_n_0_[1] ),
        .I2(\done_cnt_reg_n_0_[0] ),
        .I3(\done_cnt_reg_n_0_[2] ),
        .I4(\done_cnt_reg_n_0_[3] ),
        .O(\done_cnt[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \done_cnt[3]_i_2 
       (.I0(out[10]),
        .I1(\regl_dqs_cnt_reg[1]_0 ),
        .I2(out[11]),
        .I3(\rdlvl_dqs_tap_cnt_r[0][0][5]_i_2_n_0 ),
        .O(done_cnt1));
  FDRE \done_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\done_cnt[0]_i_1_n_0 ),
        .Q(\done_cnt_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \done_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\done_cnt[1]_i_1_n_0 ),
        .Q(\done_cnt_reg_n_0_[1] ),
        .R(rstdiv0_sync_r1_reg_rep));
  FDRE \done_cnt_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\done_cnt[2]_i_1_n_0 ),
        .Q(\done_cnt_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \done_cnt_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\done_cnt[3]_i_1_n_0 ),
        .Q(\done_cnt_reg_n_0_[3] ),
        .R(rstdiv0_sync_r1_reg_rep));
  FDRE dqs_po_dec_done_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(dqs_po_dec_done),
        .Q(dqs_po_dec_done_r1),
        .R(1'b0));
  FDRE dqs_po_dec_done_r2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(dqs_po_dec_done_r1),
        .Q(dqs_po_dec_done_r2),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFF222)) 
    fine_dly_dec_done_r1_i_1
       (.I0(dqs_po_dec_done_r2),
        .I1(fine_dly_dec_done_r1_reg_0),
        .I2(fine_dly_dec_done_r1_i_2_n_0),
        .I3(fine_dly_dec_done_r1_i_3_n_0),
        .I4(fine_dly_dec_done_r1),
        .O(fine_dly_dec_done_r1_i_1_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    fine_dly_dec_done_r1_i_2
       (.I0(pi_rdval_cnt[5]),
        .I1(pi_rdval_cnt[4]),
        .I2(pi_rdval_cnt[3]),
        .I3(pi_rdval_cnt[2]),
        .O(fine_dly_dec_done_r1_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'h40)) 
    fine_dly_dec_done_r1_i_3
       (.I0(pi_rdval_cnt[1]),
        .I1(pi_rdval_cnt[0]),
        .I2(pi_en_stg2_f_timing_reg_0),
        .O(fine_dly_dec_done_r1_i_3_n_0));
  FDRE fine_dly_dec_done_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(fine_dly_dec_done_r1_i_1_n_0),
        .Q(fine_dly_dec_done_r1),
        .R(SR));
  FDRE fine_dly_dec_done_r2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(fine_dly_dec_done_r1),
        .Q(fine_dly_dec_done_r2),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF0888)) 
    \first_edge_taps_r[5]_i_2 
       (.I0(out[5]),
        .I1(\second_edge_taps_r_reg[0]_0 ),
        .I2(\FSM_onehot_cal1_state_r_reg[25]_1 ),
        .I3(found_stable_eye_last_r),
        .I4(out[9]),
        .O(\first_edge_taps_r[5]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \first_edge_taps_r[5]_i_3 
       (.I0(\FSM_onehot_cal1_state_r_reg[25]_0 ),
        .I1(detect_edge_done_r),
        .I2(tap_limit_cpt_r),
        .O(\second_edge_taps_r_reg[0]_0 ));
  FDRE \first_edge_taps_r_reg[0] 
       (.C(CLK),
        .CE(\first_edge_taps_r[5]_i_2_n_0 ),
        .D(Q[0]),
        .Q(\cnt_idel_dec_cpt_r_reg[2]_3 ),
        .R(\FSM_onehot_cal1_state_r_reg[19]_3 ));
  FDRE \first_edge_taps_r_reg[1] 
       (.C(CLK),
        .CE(\first_edge_taps_r[5]_i_2_n_0 ),
        .D(Q[1]),
        .Q(\cnt_idel_dec_cpt_r_reg[2]_2 ),
        .R(\FSM_onehot_cal1_state_r_reg[19]_3 ));
  FDRE \first_edge_taps_r_reg[2] 
       (.C(CLK),
        .CE(\first_edge_taps_r[5]_i_2_n_0 ),
        .D(Q[2]),
        .Q(\cnt_idel_dec_cpt_r_reg[2]_1 ),
        .R(\FSM_onehot_cal1_state_r_reg[19]_3 ));
  FDRE \first_edge_taps_r_reg[3] 
       (.C(CLK),
        .CE(\first_edge_taps_r[5]_i_2_n_0 ),
        .D(Q[3]),
        .Q(\cnt_idel_dec_cpt_r_reg[2]_0 ),
        .R(\FSM_onehot_cal1_state_r_reg[19]_3 ));
  FDRE \first_edge_taps_r_reg[4] 
       (.C(CLK),
        .CE(\first_edge_taps_r[5]_i_2_n_0 ),
        .D(Q[4]),
        .Q(\cnt_idel_dec_cpt_r_reg[5]_1 ),
        .R(\FSM_onehot_cal1_state_r_reg[19]_3 ));
  FDRE \first_edge_taps_r_reg[5] 
       (.C(CLK),
        .CE(\first_edge_taps_r[5]_i_2_n_0 ),
        .D(Q[5]),
        .Q(\cnt_idel_dec_cpt_r_reg[5]_0 ),
        .R(\FSM_onehot_cal1_state_r_reg[19]_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    found_edge_r_i_1
       (.I0(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][4]_0 ),
        .I1(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][4]_0 ),
        .I2(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][4]_0 ),
        .I3(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][4]_0 ),
        .I4(found_edge_r_i_2_n_0),
        .O(found_edge_r_i_1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    found_edge_r_i_2
       (.I0(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][4]_0 ),
        .I1(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][4]_0 ),
        .I2(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][4]_0 ),
        .I3(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][4]_0 ),
        .O(found_edge_r_i_2_n_0));
  FDRE found_edge_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(found_edge_r_i_1_n_0),
        .Q(\FSM_onehot_cal1_state_r_reg[25]_0 ),
        .R(1'b0));
  FDRE found_first_edge_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_onehot_cal1_state_r_reg[19]_1 ),
        .Q(\FSM_onehot_cal1_state_r_reg[25]_1 ),
        .R(SR));
  FDRE found_second_edge_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_onehot_cal1_state_r_reg[19]_2 ),
        .Q(found_second_edge_r_reg_0),
        .R(rstdiv0_sync_r1_reg_rep__0));
  FDRE found_stable_eye_last_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(found_stable_eye_r_reg_0),
        .Q(found_stable_eye_last_r),
        .R(pb_detect_edge_setup));
  LUT3 #(
    .INIT(8'h80)) 
    found_stable_eye_r_i_1
       (.I0(found_stable_eye_r_i_2_n_0),
        .I1(pb_found_stable_eye_r[4]),
        .I2(pb_found_stable_eye_r[5]),
        .O(found_stable_eye_r_i_1_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    found_stable_eye_r_i_2
       (.I0(pb_found_stable_eye_r[6]),
        .I1(pb_found_stable_eye_r[7]),
        .I2(pb_found_stable_eye_r[1]),
        .I3(pb_found_stable_eye_r[0]),
        .I4(pb_found_stable_eye_r[3]),
        .I5(pb_found_stable_eye_r[2]),
        .O(found_stable_eye_r_i_2_n_0));
  FDRE found_stable_eye_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(found_stable_eye_r_i_1_n_0),
        .Q(found_stable_eye_last_r_reg_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_byte_sel_div2.byte_sel_cnt[0]_i_3 
       (.I0(regl_dqs_cnt_r[0]),
        .I1(out[11]),
        .I2(\rd_mux_sel_r_reg[0]_0 ),
        .O(pi_stg2_rdlvl_cnt[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_byte_sel_div2.byte_sel_cnt[1]_i_4 
       (.I0(out[11]),
        .I1(regl_dqs_cnt_r[1]),
        .O(pi_stg2_rdlvl_cnt[1]));
  FDRE \gen_mux_rd[0].mux_rd_fall0_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_mux_sel_r_reg[0]_9 ),
        .Q(\gen_mux_rd[0].mux_rd_fall0_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \gen_mux_rd[0].mux_rd_fall1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_mux_sel_r_reg[0]_25 ),
        .Q(\gen_mux_rd[0].mux_rd_fall1_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \gen_mux_rd[0].mux_rd_rise0_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_mux_sel_r_reg[0]_1 ),
        .Q(\gen_mux_rd[0].mux_rd_rise0_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \gen_mux_rd[0].mux_rd_rise1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_mux_sel_r_reg[0]_17 ),
        .Q(\gen_mux_rd[0].mux_rd_rise1_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \gen_mux_rd[1].mux_rd_fall0_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_mux_sel_r_reg[0]_10 ),
        .Q(\gen_mux_rd[1].mux_rd_fall0_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \gen_mux_rd[1].mux_rd_fall1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_mux_sel_r_reg[0]_26 ),
        .Q(\gen_mux_rd[1].mux_rd_fall1_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \gen_mux_rd[1].mux_rd_rise0_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_mux_sel_r_reg[0]_2 ),
        .Q(\gen_mux_rd[1].mux_rd_rise0_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \gen_mux_rd[1].mux_rd_rise1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_mux_sel_r_reg[0]_18 ),
        .Q(\gen_mux_rd[1].mux_rd_rise1_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \gen_mux_rd[2].mux_rd_fall0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_mux_sel_r_reg[0]_11 ),
        .Q(\gen_mux_rd[2].mux_rd_fall0_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \gen_mux_rd[2].mux_rd_fall1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_mux_sel_r_reg[0]_27 ),
        .Q(\gen_mux_rd[2].mux_rd_fall1_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \gen_mux_rd[2].mux_rd_rise0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_mux_sel_r_reg[0]_3 ),
        .Q(\gen_mux_rd[2].mux_rd_rise0_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \gen_mux_rd[2].mux_rd_rise1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_mux_sel_r_reg[0]_19 ),
        .Q(\gen_mux_rd[2].mux_rd_rise1_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \gen_mux_rd[3].mux_rd_fall0_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_mux_sel_r_reg[0]_12 ),
        .Q(\gen_mux_rd[3].mux_rd_fall0_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \gen_mux_rd[3].mux_rd_fall1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_mux_sel_r_reg[0]_28 ),
        .Q(\gen_mux_rd[3].mux_rd_fall1_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \gen_mux_rd[3].mux_rd_rise0_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_mux_sel_r_reg[0]_4 ),
        .Q(\gen_mux_rd[3].mux_rd_rise0_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \gen_mux_rd[3].mux_rd_rise1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_mux_sel_r_reg[0]_20 ),
        .Q(\gen_mux_rd[3].mux_rd_rise1_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \gen_mux_rd[4].mux_rd_fall0_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_mux_sel_r_reg[0]_13 ),
        .Q(\gen_mux_rd[4].mux_rd_fall0_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \gen_mux_rd[4].mux_rd_fall1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_mux_sel_r_reg[0]_29 ),
        .Q(\gen_mux_rd[4].mux_rd_fall1_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \gen_mux_rd[4].mux_rd_rise0_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_mux_sel_r_reg[0]_5 ),
        .Q(\gen_mux_rd[4].mux_rd_rise0_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \gen_mux_rd[4].mux_rd_rise1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_mux_sel_r_reg[0]_21 ),
        .Q(\gen_mux_rd[4].mux_rd_rise1_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \gen_mux_rd[5].mux_rd_fall0_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_mux_sel_r_reg[0]_14 ),
        .Q(\gen_mux_rd[5].mux_rd_fall0_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \gen_mux_rd[5].mux_rd_fall1_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_mux_sel_r_reg[0]_30 ),
        .Q(\gen_mux_rd[5].mux_rd_fall1_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \gen_mux_rd[5].mux_rd_rise0_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_mux_sel_r_reg[0]_6 ),
        .Q(\gen_mux_rd[5].mux_rd_rise0_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \gen_mux_rd[5].mux_rd_rise1_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_mux_sel_r_reg[0]_22 ),
        .Q(\gen_mux_rd[5].mux_rd_rise1_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \gen_mux_rd[6].mux_rd_fall0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_mux_sel_r_reg[0]_15 ),
        .Q(\gen_mux_rd[6].mux_rd_fall0_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \gen_mux_rd[6].mux_rd_fall1_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_mux_sel_r_reg[0]_31 ),
        .Q(\gen_mux_rd[6].mux_rd_fall1_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \gen_mux_rd[6].mux_rd_rise0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_mux_sel_r_reg[0]_7 ),
        .Q(\gen_mux_rd[6].mux_rd_rise0_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \gen_mux_rd[6].mux_rd_rise1_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_mux_sel_r_reg[0]_23 ),
        .Q(\gen_mux_rd[6].mux_rd_rise1_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \gen_mux_rd[7].mux_rd_fall0_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_mux_sel_r_reg[0]_16 ),
        .Q(\gen_mux_rd[7].mux_rd_fall0_r_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \gen_mux_rd[7].mux_rd_fall1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_mux_sel_r_reg[0]_32 ),
        .Q(\gen_mux_rd[7].mux_rd_fall1_r_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \gen_mux_rd[7].mux_rd_rise0_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_mux_sel_r_reg[0]_8 ),
        .Q(\gen_mux_rd[7].mux_rd_rise0_r_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \gen_mux_rd[7].mux_rd_rise1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_mux_sel_r_reg[0]_24 ),
        .Q(\gen_mux_rd[7].mux_rd_rise1_r_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[0].old_sr_fall0_r_reg[0][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0][1]_0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].old_sr_fall0_r_reg[0]__0 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[0].old_sr_fall0_r_reg[0][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0][1]_0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].old_sr_fall0_r_reg[0]__0 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[0].old_sr_fall1_r_reg[0][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0][1]_0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].old_sr_fall1_r_reg[0]__0 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[0].old_sr_fall1_r_reg[0][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0][1]_0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].old_sr_fall1_r_reg[0]__0 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[0].old_sr_rise0_r_reg[0][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].old_sr_rise0_r_reg[0]__0 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[0].old_sr_rise0_r_reg[0][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].old_sr_rise0_r_reg[0]__0 [1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_old_sr_div2.gen_old_sr[0].old_sr_rise1_r[0][1]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[7].old_sr_fall0_r_reg[7][0]_0 ),
        .I1(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .O(store_sr_r0));
  FDRE \gen_old_sr_div2.gen_old_sr[0].old_sr_rise1_r_reg[0][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].old_sr_rise1_r_reg[0]__0 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[0].old_sr_rise1_r_reg[0][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].old_sr_rise1_r_reg[0]__0 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0][0] 
       (.C(CLK),
        .CE(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .D(\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0][1]_0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0]__0 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0][1] 
       (.C(CLK),
        .CE(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .D(\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0][1]_0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0]__0 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0][0] 
       (.C(CLK),
        .CE(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .D(\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0][1]_0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0]__0 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0][1] 
       (.C(CLK),
        .CE(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .D(\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0][1]_0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0]__0 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][0] 
       (.C(CLK),
        .CE(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0]__0 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1] 
       (.C(CLK),
        .CE(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0]__0 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[0].prev_sr_rise1_r_reg[0][0] 
       (.C(CLK),
        .CE(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise1_r_reg[0]__0 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[0].prev_sr_rise1_r_reg[0][1] 
       (.C(CLK),
        .CE(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise1_r_reg[0]__0 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[1].old_sr_fall0_r_reg[1][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].old_sr_fall0_r_reg[1]__0 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[1].old_sr_fall0_r_reg[1][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].old_sr_fall0_r_reg[1]__0 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[1].old_sr_fall1_r_reg[1][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1][1]_0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].old_sr_fall1_r_reg[1]__0 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[1].old_sr_fall1_r_reg[1][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1][1]_0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].old_sr_fall1_r_reg[1]__0 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[1].old_sr_rise0_r_reg[1][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1][1]_0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].old_sr_rise0_r_reg[1]__0 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[1].old_sr_rise0_r_reg[1][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1][1]_0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].old_sr_rise0_r_reg[1]__0 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[1].old_sr_rise1_r_reg[1][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1][1]_0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].old_sr_rise1_r_reg[1]__0 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[1].old_sr_rise1_r_reg[1][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1][1]_0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].old_sr_rise1_r_reg[1]__0 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[1].prev_sr_fall0_r_reg[1][0] 
       (.C(CLK),
        .CE(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall0_r_reg[1]__0 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[1].prev_sr_fall0_r_reg[1][1] 
       (.C(CLK),
        .CE(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall0_r_reg[1]__0 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1][0] 
       (.C(CLK),
        .CE(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .D(\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1][1]_0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1]__0 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1][1] 
       (.C(CLK),
        .CE(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .D(\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1][1]_0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1]__0 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1][0] 
       (.C(CLK),
        .CE(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .D(\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1][1]_0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1]__0 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1][1] 
       (.C(CLK),
        .CE(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .D(\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1][1]_0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1]__0 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1][0] 
       (.C(CLK),
        .CE(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .D(\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1][1]_0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1]__0 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1][1] 
       (.C(CLK),
        .CE(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .D(\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1][1]_0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1]__0 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[2].old_sr_fall0_r_reg[2][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2][1]_0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].old_sr_fall0_r_reg[2]__0 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[2].old_sr_fall0_r_reg[2][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2][1]_0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].old_sr_fall0_r_reg[2]__0 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[2].old_sr_fall1_r_reg[2][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2][1]_0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].old_sr_fall1_r_reg[2]__0 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[2].old_sr_fall1_r_reg[2][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2][1]_0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].old_sr_fall1_r_reg[2]__0 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[2].old_sr_rise0_r_reg[2][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].old_sr_rise0_r_reg[2]__0 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[2].old_sr_rise0_r_reg[2][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].old_sr_rise0_r_reg[2]__0 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[2].old_sr_rise1_r_reg[2][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].old_sr_rise1_r_reg[2]__0 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[2].old_sr_rise1_r_reg[2][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].old_sr_rise1_r_reg[2]__0 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2][0] 
       (.C(CLK),
        .CE(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .D(\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2][1]_0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2]__0 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2][1] 
       (.C(CLK),
        .CE(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .D(\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2][1]_0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2]__0 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2][0] 
       (.C(CLK),
        .CE(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .D(\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2][1]_0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2]__0 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2][1] 
       (.C(CLK),
        .CE(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .D(\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2][1]_0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2]__0 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[2].prev_sr_rise0_r_reg[2][0] 
       (.C(CLK),
        .CE(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].prev_sr_rise0_r_reg[2]__0 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[2].prev_sr_rise0_r_reg[2][1] 
       (.C(CLK),
        .CE(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].prev_sr_rise0_r_reg[2]__0 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[2].prev_sr_rise1_r_reg[2][0] 
       (.C(CLK),
        .CE(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].prev_sr_rise1_r_reg[2]__0 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[2].prev_sr_rise1_r_reg[2][1] 
       (.C(CLK),
        .CE(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].prev_sr_rise1_r_reg[2]__0 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[3].old_sr_fall0_r_reg[3][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].old_sr_fall0_r_reg[3]__0 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[3].old_sr_fall0_r_reg[3][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].old_sr_fall0_r_reg[3]__0 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[3].old_sr_fall1_r_reg[3][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].old_sr_fall1_r_reg[3]__0 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[3].old_sr_fall1_r_reg[3][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].old_sr_fall1_r_reg[3]__0 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[3].old_sr_rise0_r_reg[3][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3][1]_0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].old_sr_rise0_r_reg[3]__0 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[3].old_sr_rise0_r_reg[3][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3][1]_0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].old_sr_rise0_r_reg[3]__0 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[3].old_sr_rise1_r_reg[3][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3][1]_0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].old_sr_rise1_r_reg[3]__0 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[3].old_sr_rise1_r_reg[3][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3][1]_0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].old_sr_rise1_r_reg[3]__0 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[3].prev_sr_fall0_r_reg[3][0] 
       (.C(CLK),
        .CE(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].prev_sr_fall0_r_reg[3]__0 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[3].prev_sr_fall0_r_reg[3][1] 
       (.C(CLK),
        .CE(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].prev_sr_fall0_r_reg[3]__0 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[3].prev_sr_fall1_r_reg[3][0] 
       (.C(CLK),
        .CE(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].prev_sr_fall1_r_reg[3]__0 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[3].prev_sr_fall1_r_reg[3][1] 
       (.C(CLK),
        .CE(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].prev_sr_fall1_r_reg[3]__0 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3][0] 
       (.C(CLK),
        .CE(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .D(\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3][1]_0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3]__0 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3][1] 
       (.C(CLK),
        .CE(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .D(\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3][1]_0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3]__0 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3][0] 
       (.C(CLK),
        .CE(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .D(\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3][1]_0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3]__0 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3][1] 
       (.C(CLK),
        .CE(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .D(\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3][1]_0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3]__0 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[4].old_sr_fall0_r_reg[4][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4][1]_0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].old_sr_fall0_r_reg[4]__0 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[4].old_sr_fall0_r_reg[4][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4][1]_0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].old_sr_fall0_r_reg[4]__0 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[4].old_sr_fall1_r_reg[4][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4][1]_0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].old_sr_fall1_r_reg[4]__0 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[4].old_sr_fall1_r_reg[4][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4][1]_0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].old_sr_fall1_r_reg[4]__0 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[4].old_sr_rise0_r_reg[4][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].old_sr_rise0_r_reg[4]__0 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[4].old_sr_rise0_r_reg[4][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].old_sr_rise0_r_reg[4]__0 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[4].old_sr_rise1_r_reg[4][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].old_sr_rise1_r_reg[4]__0 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[4].old_sr_rise1_r_reg[4][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].old_sr_rise1_r_reg[4]__0 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4][0] 
       (.C(CLK),
        .CE(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .D(\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4][1]_0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4]__0 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4][1] 
       (.C(CLK),
        .CE(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .D(\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4][1]_0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4]__0 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4][0] 
       (.C(CLK),
        .CE(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .D(\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4][1]_0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4]__0 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4][1] 
       (.C(CLK),
        .CE(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .D(\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4][1]_0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4]__0 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[4].prev_sr_rise0_r_reg[4][0] 
       (.C(CLK),
        .CE(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].prev_sr_rise0_r_reg[4]__0 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[4].prev_sr_rise0_r_reg[4][1] 
       (.C(CLK),
        .CE(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].prev_sr_rise0_r_reg[4]__0 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[4].prev_sr_rise1_r_reg[4][0] 
       (.C(CLK),
        .CE(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].prev_sr_rise1_r_reg[4]__0 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[4].prev_sr_rise1_r_reg[4][1] 
       (.C(CLK),
        .CE(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].prev_sr_rise1_r_reg[4]__0 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[5].old_sr_fall0_r_reg[5][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].old_sr_fall0_r_reg[5]__0 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[5].old_sr_fall0_r_reg[5][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].old_sr_fall0_r_reg[5]__0 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[5].old_sr_fall1_r_reg[5][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5][1]_0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].old_sr_fall1_r_reg[5]__0 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[5].old_sr_fall1_r_reg[5][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5][1]_0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].old_sr_fall1_r_reg[5]__0 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[5].old_sr_rise0_r_reg[5][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5][1]_0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].old_sr_rise0_r_reg[5]__0 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[5].old_sr_rise0_r_reg[5][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5][1]_0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].old_sr_rise0_r_reg[5]__0 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[5].old_sr_rise1_r_reg[5][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5][1]_0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].old_sr_rise1_r_reg[5]__0 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[5].old_sr_rise1_r_reg[5][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5][1]_0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].old_sr_rise1_r_reg[5]__0 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[5].prev_sr_fall0_r_reg[5][0] 
       (.C(CLK),
        .CE(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall0_r_reg[5]__0 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[5].prev_sr_fall0_r_reg[5][1] 
       (.C(CLK),
        .CE(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall0_r_reg[5]__0 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5][0] 
       (.C(CLK),
        .CE(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .D(\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5][1]_0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5]__0 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5][1] 
       (.C(CLK),
        .CE(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .D(\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5][1]_0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5]__0 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5][0] 
       (.C(CLK),
        .CE(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .D(\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5][1]_0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5]__0 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5][1] 
       (.C(CLK),
        .CE(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .D(\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5][1]_0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5]__0 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5][0] 
       (.C(CLK),
        .CE(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .D(\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5][1]_0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5]__0 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5][1] 
       (.C(CLK),
        .CE(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .D(\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5][1]_0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5]__0 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[6].old_sr_fall0_r_reg[6][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6][1]_0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].old_sr_fall0_r_reg[6]__0 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[6].old_sr_fall0_r_reg[6][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6][1]_0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].old_sr_fall0_r_reg[6]__0 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[6].old_sr_fall1_r_reg[6][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6][1]_0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].old_sr_fall1_r_reg[6]__0 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[6].old_sr_fall1_r_reg[6][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6][1]_0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].old_sr_fall1_r_reg[6]__0 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[6].old_sr_rise0_r_reg[6][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].old_sr_rise0_r_reg[6]__0 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[6].old_sr_rise0_r_reg[6][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].old_sr_rise0_r_reg[6]__0 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[6].old_sr_rise1_r_reg[6][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].old_sr_rise1_r_reg[6]__0 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[6].old_sr_rise1_r_reg[6][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].old_sr_rise1_r_reg[6]__0 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6][0] 
       (.C(CLK),
        .CE(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .D(\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6][1]_0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6]__0 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6][1] 
       (.C(CLK),
        .CE(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .D(\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6][1]_0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6]__0 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6][0] 
       (.C(CLK),
        .CE(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .D(\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6][1]_0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6]__0 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6][1] 
       (.C(CLK),
        .CE(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .D(\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6][1]_0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6]__0 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[6].prev_sr_rise0_r_reg[6][0] 
       (.C(CLK),
        .CE(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].prev_sr_rise0_r_reg[6]__0 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[6].prev_sr_rise0_r_reg[6][1] 
       (.C(CLK),
        .CE(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].prev_sr_rise0_r_reg[6]__0 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[6].prev_sr_rise1_r_reg[6][0] 
       (.C(CLK),
        .CE(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].prev_sr_rise1_r_reg[6]__0 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[6].prev_sr_rise1_r_reg[6][1] 
       (.C(CLK),
        .CE(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].prev_sr_rise1_r_reg[6]__0 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[7].old_sr_fall0_r_reg[7][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].old_sr_fall0_r_reg[7]__0 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[7].old_sr_fall0_r_reg[7][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].old_sr_fall0_r_reg[7]__0 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[7].old_sr_fall1_r_reg[7][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].old_sr_fall1_r_reg[7]__0 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[7].old_sr_fall1_r_reg[7][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].old_sr_fall1_r_reg[7]__0 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[7].old_sr_rise0_r_reg[7][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7][1]_0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].old_sr_rise0_r_reg[7]__0 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[7].old_sr_rise0_r_reg[7][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7][1]_0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].old_sr_rise0_r_reg[7]__0 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[7].old_sr_rise1_r_reg[7][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7][1]_0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].old_sr_rise1_r_reg[7]__0 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[7].old_sr_rise1_r_reg[7][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7][1]_0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].old_sr_rise1_r_reg[7]__0 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[7].prev_sr_fall0_r_reg[7][0] 
       (.C(CLK),
        .CE(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].prev_sr_fall0_r_reg[7]__0 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[7].prev_sr_fall0_r_reg[7][1] 
       (.C(CLK),
        .CE(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].prev_sr_fall0_r_reg[7]__0 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[7].prev_sr_fall1_r_reg[7][0] 
       (.C(CLK),
        .CE(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].prev_sr_fall1_r_reg[7]__0 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[7].prev_sr_fall1_r_reg[7][1] 
       (.C(CLK),
        .CE(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].prev_sr_fall1_r_reg[7]__0 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7][0] 
       (.C(CLK),
        .CE(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .D(\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7][1]_0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7]__0 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7][1] 
       (.C(CLK),
        .CE(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .D(\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7][1]_0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7]__0 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7][0] 
       (.C(CLK),
        .CE(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .D(\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7][1]_0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7]__0 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7][1] 
       (.C(CLK),
        .CE(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .D(\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7][1]_0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7]__0 [1]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall0_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0][1]_0 ),
        .Q(idel_pat0_match_fall0_r[0]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0][0]_0 ),
        .Q(idel_pat0_match_fall1_r[0]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise0_r[0]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise0_r[0]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise0_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise0_r[0]_i_1_n_0 ),
        .Q(idel_pat0_match_rise0_r[0]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise1_r[0]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise1_r[0]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise1_r[0]_i_1_n_0 ),
        .Q(idel_pat0_match_rise1_r[0]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_fall1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0][1]_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_fall1_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise0_r[0]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise0_r[0]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise0_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise0_r[0]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise0_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise1_r[0]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise1_r[0]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise1_r[0]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise1_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall0_r[1]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall0_r[1]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall0_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall0_r[1]_i_1_n_0 ),
        .Q(idel_pat0_match_fall0_r[1]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1][0]_0 ),
        .Q(idel_pat0_match_fall1_r[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_rise0_r[1]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1][1]_0 [0]),
        .I1(\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1][1]_0 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_rise0_r[1]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_rise0_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_rise0_r[1]_i_1_n_0 ),
        .Q(idel_pat0_match_rise0_r[1]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_rise1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1][1]_0 ),
        .Q(idel_pat0_match_rise1_r[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall0_r[1]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall0_r[1]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall0_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall0_r[1]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall0_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall1_r[1]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1][1]_0 [0]),
        .I1(\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1][1]_0 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall1_r[1]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall1_r[1]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall1_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_rise0_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1][0]_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_rise0_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2][1]_0 ),
        .Q(idel_pat0_match_fall0_r[2]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2][1]_0 ),
        .Q(idel_pat0_match_fall1_r[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise0_r[2]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise0_r[2]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise0_r[2]_i_1_n_0 ),
        .Q(idel_pat0_match_rise0_r[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise1_r[2]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise1_r[2]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise1_r[2]_i_1_n_0 ),
        .Q(idel_pat0_match_rise1_r[2]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_fall0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2][0]_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_fall0_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise0_r[2]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise0_r[2]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise0_r[2]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise0_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise1_r[2]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise1_r[2]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise1_r[2]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise1_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall0_r[3]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall0_r[3]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall0_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall0_r[3]_i_1_n_0 ),
        .Q(idel_pat0_match_fall0_r[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall1_r[3]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall1_r[3]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall1_r[3]_i_1_n_0 ),
        .Q(idel_pat0_match_fall1_r[3]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise0_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3][0]_0 ),
        .Q(idel_pat0_match_rise0_r[3]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3][1]_0 ),
        .Q(idel_pat0_match_rise1_r[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall0_r[3]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall0_r[3]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall0_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall0_r[3]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall0_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall1_r[3]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall1_r[3]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall1_r[3]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall1_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_rise1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3][0]_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_rise1_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall0_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4][1]_0 ),
        .Q(idel_pat0_match_fall0_r[4]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4][0]_0 ),
        .Q(idel_pat0_match_fall1_r[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise0_r[4]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise0_r[4]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise0_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise0_r[4]_i_1_n_0 ),
        .Q(idel_pat0_match_rise0_r[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise1_r[4]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise1_r[4]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise1_r[4]_i_1_n_0 ),
        .Q(idel_pat0_match_rise1_r[4]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_fall1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4][1]_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_fall1_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise0_r[4]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise0_r[4]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise0_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise0_r[4]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise0_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise1_r[4]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise1_r[4]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise1_r[4]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise1_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall0_r[5]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall0_r[5]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall0_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall0_r[5]_i_1_n_0 ),
        .Q(idel_pat0_match_fall0_r[5]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall1_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5][0]_0 ),
        .Q(idel_pat0_match_fall1_r[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise0_r[5]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5][1]_0 [0]),
        .I1(\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5][1]_0 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise0_r[5]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise0_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise0_r[5]_i_1_n_0 ),
        .Q(idel_pat0_match_rise0_r[5]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise1_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5][1]_0 ),
        .Q(idel_pat0_match_rise1_r[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall0_r[5]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall0_r[5]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall0_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall0_r[5]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall0_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall1_r[5]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5][1]_0 [0]),
        .I1(\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5][1]_0 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall1_r[5]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall1_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall1_r[5]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall1_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_rise0_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5][0]_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_rise0_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6][1]_0 ),
        .Q(idel_pat0_match_fall0_r[6]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall1_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6][1]_0 ),
        .Q(idel_pat0_match_fall1_r[6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise0_r[6]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise0_r[6]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise0_r[6]_i_1_n_0 ),
        .Q(idel_pat0_match_rise0_r[6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise1_r[6]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise1_r[6]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise1_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise1_r[6]_i_1_n_0 ),
        .Q(idel_pat0_match_rise1_r[6]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_fall0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6][0]_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_fall0_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise0_r[6]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise0_r[6]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise0_r[6]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise0_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise1_r[6]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise1_r[6]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise1_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise1_r[6]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise1_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall0_r[7]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall0_r[7]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall0_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall0_r[7]_i_1_n_0 ),
        .Q(idel_pat0_match_fall0_r[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall1_r[7]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall1_r[7]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall1_r[7]_i_1_n_0 ),
        .Q(idel_pat0_match_fall1_r[7]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise0_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7][0]_0 ),
        .Q(idel_pat0_match_rise0_r[7]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7][1]_0 ),
        .Q(idel_pat0_match_rise1_r[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall0_r[7]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall0_r[7]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall0_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall0_r[7]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall0_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall1_r[7]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall1_r[7]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall1_r[7]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall1_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_rise1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7][0]_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_rise1_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div2.idel_pat0_data_match_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(idel_pat0_data_match_r0),
        .Q(\gen_pat_match_div2.idel_pat_data_match_reg_0 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_pat_match_div2.idel_pat0_match_fall0_and_r_i_1 
       (.I0(idel_pat0_match_fall0_r[7]),
        .I1(idel_pat0_match_fall0_r[6]),
        .I2(idel_pat0_match_fall0_r[4]),
        .I3(idel_pat0_match_fall0_r[5]),
        .I4(\gen_pat_match_div2.idel_pat0_match_fall0_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div2.idel_pat0_match_fall0_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_pat_match_div2.idel_pat0_match_fall0_and_r_i_2 
       (.I0(idel_pat0_match_fall0_r[1]),
        .I1(idel_pat0_match_fall0_r[0]),
        .I2(idel_pat0_match_fall0_r[3]),
        .I3(idel_pat0_match_fall0_r[2]),
        .O(\gen_pat_match_div2.idel_pat0_match_fall0_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.idel_pat0_match_fall0_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.idel_pat0_match_fall0_and_r_i_1_n_0 ),
        .Q(idel_pat0_match_fall0_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_pat_match_div2.idel_pat0_match_fall1_and_r_i_1 
       (.I0(idel_pat0_match_fall1_r[7]),
        .I1(idel_pat0_match_fall1_r[6]),
        .I2(idel_pat0_match_fall1_r[4]),
        .I3(idel_pat0_match_fall1_r[5]),
        .I4(\gen_pat_match_div2.idel_pat0_match_fall1_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div2.idel_pat0_match_fall1_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_pat_match_div2.idel_pat0_match_fall1_and_r_i_2 
       (.I0(idel_pat0_match_fall1_r[1]),
        .I1(idel_pat0_match_fall1_r[0]),
        .I2(idel_pat0_match_fall1_r[3]),
        .I3(idel_pat0_match_fall1_r[2]),
        .O(\gen_pat_match_div2.idel_pat0_match_fall1_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.idel_pat0_match_fall1_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.idel_pat0_match_fall1_and_r_i_1_n_0 ),
        .Q(idel_pat0_match_fall1_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_pat_match_div2.idel_pat0_match_rise0_and_r_i_1 
       (.I0(idel_pat0_match_rise0_r[7]),
        .I1(idel_pat0_match_rise0_r[6]),
        .I2(idel_pat0_match_rise0_r[4]),
        .I3(idel_pat0_match_rise0_r[5]),
        .I4(\gen_pat_match_div2.idel_pat0_match_rise0_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div2.idel_pat0_match_rise0_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_pat_match_div2.idel_pat0_match_rise0_and_r_i_2 
       (.I0(idel_pat0_match_rise0_r[1]),
        .I1(idel_pat0_match_rise0_r[0]),
        .I2(idel_pat0_match_rise0_r[3]),
        .I3(idel_pat0_match_rise0_r[2]),
        .O(\gen_pat_match_div2.idel_pat0_match_rise0_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.idel_pat0_match_rise0_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.idel_pat0_match_rise0_and_r_i_1_n_0 ),
        .Q(idel_pat0_match_rise0_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_pat_match_div2.idel_pat0_match_rise1_and_r_i_1 
       (.I0(idel_pat0_match_rise1_r[7]),
        .I1(idel_pat0_match_rise1_r[6]),
        .I2(idel_pat0_match_rise1_r[4]),
        .I3(idel_pat0_match_rise1_r[5]),
        .I4(\gen_pat_match_div2.idel_pat0_match_rise1_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div2.idel_pat0_match_rise1_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_pat_match_div2.idel_pat0_match_rise1_and_r_i_2 
       (.I0(idel_pat0_match_rise1_r[1]),
        .I1(idel_pat0_match_rise1_r[0]),
        .I2(idel_pat0_match_rise1_r[3]),
        .I3(idel_pat0_match_rise1_r[2]),
        .O(\gen_pat_match_div2.idel_pat0_match_rise1_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.idel_pat0_match_rise1_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.idel_pat0_match_rise1_and_r_i_1_n_0 ),
        .Q(idel_pat0_match_rise1_and_r),
        .R(1'b0));
  FDRE \gen_pat_match_div2.idel_pat1_data_match_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(idel_pat1_data_match_r0),
        .Q(\gen_pat_match_div2.idel_pat_data_match_reg_1 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_pat_match_div2.idel_pat1_match_fall0_and_r_i_1 
       (.I0(\gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall0_r_reg ),
        .I1(\gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_fall0_r_reg ),
        .I2(idel_pat0_match_fall0_r[4]),
        .I3(\gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall0_r_reg ),
        .I4(\gen_pat_match_div2.idel_pat1_match_fall0_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div2.idel_pat1_match_fall0_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_pat_match_div2.idel_pat1_match_fall0_and_r_i_2 
       (.I0(\gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall0_r_reg ),
        .I1(idel_pat0_match_fall0_r[0]),
        .I2(\gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall0_r_reg ),
        .I3(\gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_fall0_r_reg ),
        .O(\gen_pat_match_div2.idel_pat1_match_fall0_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.idel_pat1_match_fall0_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.idel_pat1_match_fall0_and_r_i_1_n_0 ),
        .Q(idel_pat1_match_fall0_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_pat_match_div2.idel_pat1_match_fall1_and_r_i_1 
       (.I0(\gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall1_r_reg ),
        .I1(idel_pat0_match_fall1_r[6]),
        .I2(\gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_fall1_r_reg ),
        .I3(\gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall1_r_reg ),
        .I4(\gen_pat_match_div2.idel_pat1_match_fall1_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div2.idel_pat1_match_fall1_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_pat_match_div2.idel_pat1_match_fall1_and_r_i_2 
       (.I0(\gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall1_r_reg ),
        .I1(\gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_fall1_r_reg ),
        .I2(\gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall1_r_reg ),
        .I3(idel_pat0_match_fall1_r[2]),
        .O(\gen_pat_match_div2.idel_pat1_match_fall1_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.idel_pat1_match_fall1_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.idel_pat1_match_fall1_and_r_i_1_n_0 ),
        .Q(idel_pat1_match_fall1_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_pat_match_div2.idel_pat1_match_rise0_and_r_i_1 
       (.I0(idel_pat0_match_rise0_r[7]),
        .I1(\gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise0_r_reg ),
        .I2(\gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise0_r_reg ),
        .I3(\gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_rise0_r_reg ),
        .I4(\gen_pat_match_div2.idel_pat1_match_rise0_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div2.idel_pat1_match_rise0_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_pat_match_div2.idel_pat1_match_rise0_and_r_i_2 
       (.I0(\gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_rise0_r_reg ),
        .I1(\gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise0_r_reg ),
        .I2(idel_pat0_match_rise0_r[3]),
        .I3(\gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise0_r_reg ),
        .O(\gen_pat_match_div2.idel_pat1_match_rise0_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.idel_pat1_match_rise0_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.idel_pat1_match_rise0_and_r_i_1_n_0 ),
        .Q(idel_pat1_match_rise0_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_pat_match_div2.idel_pat1_match_rise1_and_r_i_1 
       (.I0(\gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_rise1_r_reg ),
        .I1(\gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise1_r_reg ),
        .I2(\gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise1_r_reg ),
        .I3(idel_pat0_match_rise1_r[5]),
        .I4(\gen_pat_match_div2.idel_pat1_match_rise1_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div2.idel_pat1_match_rise1_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_pat_match_div2.idel_pat1_match_rise1_and_r_i_2 
       (.I0(idel_pat0_match_rise1_r[1]),
        .I1(\gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise1_r_reg ),
        .I2(\gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_rise1_r_reg ),
        .I3(\gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise1_r_reg ),
        .O(\gen_pat_match_div2.idel_pat1_match_rise1_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.idel_pat1_match_rise1_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.idel_pat1_match_rise1_and_r_i_1_n_0 ),
        .Q(idel_pat1_match_rise1_and_r),
        .R(1'b0));
  FDRE \gen_pat_match_div2.idel_pat_data_match_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.idel_pat0_data_match_r_reg_0 ),
        .Q(idel_adj_inc_reg_0),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0][0] 
       (.C(CLK),
        .CE(E),
        .D(\gen_mux_rd[0].mux_rd_fall0_r_reg_n_0_[0] ),
        .Q(\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0][1]_0 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0][1] 
       (.C(CLK),
        .CE(E),
        .D(\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0][1]_0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0][1]_0 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0][0] 
       (.C(CLK),
        .CE(E),
        .D(\gen_mux_rd[0].mux_rd_fall1_r_reg_n_0_[0] ),
        .Q(\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0][1]_0 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0][1] 
       (.C(CLK),
        .CE(E),
        .D(\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0][1]_0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0][1]_0 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0][0] 
       (.C(CLK),
        .CE(E),
        .D(\gen_mux_rd[0].mux_rd_rise0_r_reg_n_0_[0] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0][1] 
       (.C(CLK),
        .CE(E),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0][0] 
       (.C(CLK),
        .CE(E),
        .D(\gen_mux_rd[0].mux_rd_rise1_r_reg_n_0_[0] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0][1] 
       (.C(CLK),
        .CE(E),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1][0] 
       (.C(CLK),
        .CE(E),
        .D(\gen_mux_rd[1].mux_rd_fall0_r_reg_n_0_[1] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1][1] 
       (.C(CLK),
        .CE(E),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1][0] 
       (.C(CLK),
        .CE(E),
        .D(\gen_mux_rd[1].mux_rd_fall1_r_reg_n_0_[1] ),
        .Q(\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1][1]_0 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1][1] 
       (.C(CLK),
        .CE(E),
        .D(\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1][1]_0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1][1]_0 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1][0] 
       (.C(CLK),
        .CE(E),
        .D(\gen_mux_rd[1].mux_rd_rise0_r_reg_n_0_[1] ),
        .Q(\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1][1]_0 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1][1] 
       (.C(CLK),
        .CE(E),
        .D(\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1][1]_0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1][1]_0 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1][0] 
       (.C(CLK),
        .CE(E),
        .D(\gen_mux_rd[1].mux_rd_rise1_r_reg_n_0_[1] ),
        .Q(\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1][1]_0 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1][1] 
       (.C(CLK),
        .CE(E),
        .D(\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1][1]_0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1][1]_0 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2][0] 
       (.C(CLK),
        .CE(E),
        .D(\gen_mux_rd[2].mux_rd_fall0_r_reg_n_0_[2] ),
        .Q(\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2][1]_0 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2][1] 
       (.C(CLK),
        .CE(E),
        .D(\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2][1]_0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2][1]_0 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2][0] 
       (.C(CLK),
        .CE(E),
        .D(\gen_mux_rd[2].mux_rd_fall1_r_reg_n_0_[2] ),
        .Q(\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2][1]_0 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2][1] 
       (.C(CLK),
        .CE(E),
        .D(\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2][1]_0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2][1]_0 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2][0] 
       (.C(CLK),
        .CE(E),
        .D(\gen_mux_rd[2].mux_rd_rise0_r_reg_n_0_[2] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2][1] 
       (.C(CLK),
        .CE(E),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2][0] 
       (.C(CLK),
        .CE(E),
        .D(\gen_mux_rd[2].mux_rd_rise1_r_reg_n_0_[2] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2][1] 
       (.C(CLK),
        .CE(E),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3][0] 
       (.C(CLK),
        .CE(E),
        .D(\gen_mux_rd[3].mux_rd_fall0_r_reg_n_0_[3] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3][1] 
       (.C(CLK),
        .CE(E),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3][0] 
       (.C(CLK),
        .CE(E),
        .D(\gen_mux_rd[3].mux_rd_fall1_r_reg_n_0_[3] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3][1] 
       (.C(CLK),
        .CE(E),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3][0] 
       (.C(CLK),
        .CE(E),
        .D(\gen_mux_rd[3].mux_rd_rise0_r_reg_n_0_[3] ),
        .Q(\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3][1]_0 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3][1] 
       (.C(CLK),
        .CE(E),
        .D(\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3][1]_0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3][1]_0 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3][0] 
       (.C(CLK),
        .CE(E),
        .D(\gen_mux_rd[3].mux_rd_rise1_r_reg_n_0_[3] ),
        .Q(\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3][1]_0 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3][1] 
       (.C(CLK),
        .CE(E),
        .D(\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3][1]_0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3][1]_0 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4][0] 
       (.C(CLK),
        .CE(E),
        .D(\gen_mux_rd[4].mux_rd_fall0_r_reg_n_0_[4] ),
        .Q(\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4][1]_0 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4][1] 
       (.C(CLK),
        .CE(E),
        .D(\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4][1]_0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4][1]_0 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4][0] 
       (.C(CLK),
        .CE(E),
        .D(\gen_mux_rd[4].mux_rd_fall1_r_reg_n_0_[4] ),
        .Q(\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4][1]_0 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4][1] 
       (.C(CLK),
        .CE(E),
        .D(\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4][1]_0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4][1]_0 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4][0] 
       (.C(CLK),
        .CE(E),
        .D(\gen_mux_rd[4].mux_rd_rise0_r_reg_n_0_[4] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4][1] 
       (.C(CLK),
        .CE(E),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4][0] 
       (.C(CLK),
        .CE(E),
        .D(\gen_mux_rd[4].mux_rd_rise1_r_reg_n_0_[4] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4][1] 
       (.C(CLK),
        .CE(E),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5][0] 
       (.C(CLK),
        .CE(E),
        .D(\gen_mux_rd[5].mux_rd_fall0_r_reg_n_0_[5] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5][1] 
       (.C(CLK),
        .CE(E),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5][0] 
       (.C(CLK),
        .CE(E),
        .D(\gen_mux_rd[5].mux_rd_fall1_r_reg_n_0_[5] ),
        .Q(\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5][1]_0 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5][1] 
       (.C(CLK),
        .CE(E),
        .D(\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5][1]_0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5][1]_0 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5][0] 
       (.C(CLK),
        .CE(E),
        .D(\gen_mux_rd[5].mux_rd_rise0_r_reg_n_0_[5] ),
        .Q(\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5][1]_0 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5][1] 
       (.C(CLK),
        .CE(E),
        .D(\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5][1]_0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5][1]_0 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5][0] 
       (.C(CLK),
        .CE(E),
        .D(\gen_mux_rd[5].mux_rd_rise1_r_reg_n_0_[5] ),
        .Q(\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5][1]_0 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5][1] 
       (.C(CLK),
        .CE(E),
        .D(\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5][1]_0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5][1]_0 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6][0] 
       (.C(CLK),
        .CE(E),
        .D(\gen_mux_rd[6].mux_rd_fall0_r_reg_n_0_[6] ),
        .Q(\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6][1]_0 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6][1] 
       (.C(CLK),
        .CE(E),
        .D(\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6][1]_0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6][1]_0 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6][0] 
       (.C(CLK),
        .CE(E),
        .D(\gen_mux_rd[6].mux_rd_fall1_r_reg_n_0_[6] ),
        .Q(\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6][1]_0 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6][1] 
       (.C(CLK),
        .CE(E),
        .D(\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6][1]_0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6][1]_0 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6][0] 
       (.C(CLK),
        .CE(E),
        .D(\gen_mux_rd[6].mux_rd_rise0_r_reg_n_0_[6] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6][1] 
       (.C(CLK),
        .CE(E),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6][0] 
       (.C(CLK),
        .CE(E),
        .D(\gen_mux_rd[6].mux_rd_rise1_r_reg_n_0_[6] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6][1] 
       (.C(CLK),
        .CE(E),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7][0] 
       (.C(CLK),
        .CE(E),
        .D(\gen_mux_rd[7].mux_rd_fall0_r_reg_n_0_[7] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7][1] 
       (.C(CLK),
        .CE(E),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][0] 
       (.C(CLK),
        .CE(E),
        .D(\gen_mux_rd[7].mux_rd_fall1_r_reg_n_0_[7] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][1] 
       (.C(CLK),
        .CE(E),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7][0] 
       (.C(CLK),
        .CE(E),
        .D(\gen_mux_rd[7].mux_rd_rise0_r_reg_n_0_[7] ),
        .Q(\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7][1]_0 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7][1] 
       (.C(CLK),
        .CE(E),
        .D(\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7][1]_0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7][1]_0 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7][0] 
       (.C(CLK),
        .CE(E),
        .D(\gen_mux_rd[7].mux_rd_rise1_r_reg_n_0_[7] ),
        .Q(\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7][1]_0 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7][1] 
       (.C(CLK),
        .CE(E),
        .D(\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7][1]_0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7][1]_0 [1]),
        .R(1'b0));
  FDRE \gen_sr_match_div2.gen_sr_match[0].old_sr_diff_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[0].old_sr_match_cyc2_r_reg[0]_inv_n_0 ),
        .Q(\gen_sr_match_div2.gen_sr_match[0].old_sr_diff_r_reg_n_0_[0] ),
        .R(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div2.gen_sr_match[0].old_sr_match_cyc2_r_reg[0]_inv 
       (.C(CLK),
        .CE(1'b1),
        .D(p_319_out),
        .Q(\gen_sr_match_div2.gen_sr_match[0].old_sr_match_cyc2_r_reg[0]_inv_n_0 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall0_r[0]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[0].old_sr_fall0_r_reg[0]__0 [1]),
        .I1(\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0][1]_0 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[0].old_sr_fall0_r_reg[0]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0][1]_0 [0]),
        .I4(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .O(p_342_out));
  FDRE \gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall0_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_342_out),
        .Q(\gen_sr_match_div2.gen_sr_match[0].old_sr_match_cyc2_r_reg[0]_inv_3 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall1_r[0]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[0].old_sr_fall1_r_reg[0]__0 [1]),
        .I1(\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0][1]_0 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[0].old_sr_fall1_r_reg[0]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0][1]_0 [0]),
        .I4(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .O(p_338_out));
  FDRE \gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_338_out),
        .Q(\gen_sr_match_div2.gen_sr_match[0].old_sr_match_cyc2_r_reg[0]_inv_1 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise0_r[0]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[0].old_sr_rise0_r_reg[0]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[0].old_sr_rise0_r_reg[0]__0 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0 [0]),
        .I4(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .O(p_336_out));
  FDRE \gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise0_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_336_out),
        .Q(\gen_sr_match_div2.gen_sr_match[0].old_sr_match_cyc2_r_reg[0]_inv_2 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise1_r[0]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[0].old_sr_rise1_r_reg[0]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[0].old_sr_rise1_r_reg[0]__0 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0 [0]),
        .I4(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .O(p_334_out));
  FDRE \gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_334_out),
        .Q(\gen_sr_match_div2.gen_sr_match[0].old_sr_match_cyc2_r_reg[0]_inv_0 ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1 
       (.I0(sr_valid_r2),
        .O(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0]_inv_n_0 ),
        .Q(\gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0]_0 ),
        .R(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0]_inv 
       (.C(CLK),
        .CE(1'b1),
        .D(p_332_out),
        .Q(\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0]_inv_n_0 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall0_r[0]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0]__0 [1]),
        .I1(\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0][1]_0 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0][1]_0 [0]),
        .I4(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .O(p_327_out));
  FDRE \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall0_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_327_out),
        .Q(\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0]_inv_3 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall1_r[0]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0]__0 [1]),
        .I1(\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0][1]_0 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0][1]_0 [0]),
        .I4(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .O(p_325_out));
  FDRE \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_325_out),
        .Q(\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0]_inv_2 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise0_r[0]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0]__0 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0 [0]),
        .I4(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .O(p_323_out));
  FDRE \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise0_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_323_out),
        .Q(\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0]_inv_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise1_r[0]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise1_r_reg[0]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise1_r_reg[0]__0 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0 [0]),
        .I4(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .O(p_321_out));
  FDRE \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_321_out),
        .Q(\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0]_inv_1 ),
        .R(1'b0));
  FDRE \gen_sr_match_div2.gen_sr_match[1].old_sr_diff_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[1].old_sr_match_cyc2_r_reg[1]_inv_n_0 ),
        .Q(p_1_in17_in),
        .R(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div2.gen_sr_match[1].old_sr_match_cyc2_r_reg[1]_inv 
       (.C(CLK),
        .CE(1'b1),
        .D(p_293_out),
        .Q(\gen_sr_match_div2.gen_sr_match[1].old_sr_match_cyc2_r_reg[1]_inv_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[1].old_sr_match_fall0_r[1]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[1].old_sr_fall0_r_reg[1]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[1].old_sr_fall0_r_reg[1]__0 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0 [0]),
        .I4(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .O(p_314_out));
  FDRE \gen_sr_match_div2.gen_sr_match[1].old_sr_match_fall0_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_314_out),
        .Q(p_0_in289_in),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[1].old_sr_match_fall1_r[1]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[1].old_sr_fall1_r_reg[1]__0 [1]),
        .I1(\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1][1]_0 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[1].old_sr_fall1_r_reg[1]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1][1]_0 [0]),
        .I4(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .O(p_312_out));
  FDRE \gen_sr_match_div2.gen_sr_match[1].old_sr_match_fall1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_312_out),
        .Q(p_3_in291_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[1].old_sr_match_rise0_r[1]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[1].old_sr_rise0_r_reg[1]__0 [1]),
        .I1(\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1][1]_0 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[1].old_sr_rise0_r_reg[1]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1][1]_0 [0]),
        .I4(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .O(p_310_out));
  FDRE \gen_sr_match_div2.gen_sr_match[1].old_sr_match_rise0_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_310_out),
        .Q(p_1_in292_in),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[1].old_sr_match_rise1_r[1]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[1].old_sr_rise1_r_reg[1]__0 [1]),
        .I1(\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1][1]_0 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[1].old_sr_rise1_r_reg[1]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1][1]_0 [0]),
        .I4(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .O(p_308_out));
  FDRE \gen_sr_match_div2.gen_sr_match[1].old_sr_match_rise1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_308_out),
        .Q(p_2_in290_in),
        .R(1'b0));
  FDRE \gen_sr_match_div2.gen_sr_match[1].prev_sr_diff_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[1].prev_sr_match_cyc2_r_reg[1]_inv_n_0 ),
        .Q(p_0_in102_in),
        .R(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_cyc2_r_reg[1]_inv 
       (.C(CLK),
        .CE(1'b1),
        .D(p_306_out),
        .Q(\gen_sr_match_div2.gen_sr_match[1].prev_sr_match_cyc2_r_reg[1]_inv_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_fall0_r[1]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall0_r_reg[1]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall0_r_reg[1]__0 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0 [0]),
        .I4(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .O(p_301_out));
  FDRE \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_fall0_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_301_out),
        .Q(p_0_in302_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_fall1_r[1]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1]__0 [1]),
        .I1(\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1][1]_0 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1][1]_0 [0]),
        .I4(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .O(p_299_out));
  FDRE \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_fall1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_299_out),
        .Q(p_3_in304_in),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_rise0_r[1]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1]__0 [1]),
        .I1(\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1][1]_0 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1][1]_0 [0]),
        .I4(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .O(p_297_out));
  FDRE \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_rise0_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_297_out),
        .Q(p_1_in305_in),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_rise1_r[1]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1]__0 [1]),
        .I1(\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1][1]_0 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1][1]_0 [0]),
        .I4(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .O(p_295_out));
  FDRE \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_rise1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_295_out),
        .Q(p_2_in303_in),
        .R(1'b0));
  FDRE \gen_sr_match_div2.gen_sr_match[2].old_sr_diff_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[2].old_sr_match_cyc2_r_reg[2]_inv_n_0 ),
        .Q(p_1_in14_in),
        .R(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div2.gen_sr_match[2].old_sr_match_cyc2_r_reg[2]_inv 
       (.C(CLK),
        .CE(1'b1),
        .D(p_267_out),
        .Q(\gen_sr_match_div2.gen_sr_match[2].old_sr_match_cyc2_r_reg[2]_inv_n_0 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h82000082)) 
    \gen_sr_match_div2.gen_sr_match[2].old_sr_match_fall0_r[2]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .I1(\gen_old_sr_div2.gen_old_sr[2].old_sr_fall0_r_reg[2]__0 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2][1]_0 [1]),
        .I3(\gen_old_sr_div2.gen_old_sr[2].old_sr_fall0_r_reg[2]__0 [0]),
        .I4(\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2][1]_0 [0]),
        .O(p_288_out));
  FDRE \gen_sr_match_div2.gen_sr_match[2].old_sr_match_fall0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_288_out),
        .Q(p_0_in263_in),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h82000082)) 
    \gen_sr_match_div2.gen_sr_match[2].old_sr_match_fall1_r[2]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .I1(\gen_old_sr_div2.gen_old_sr[2].old_sr_fall1_r_reg[2]__0 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2][1]_0 [1]),
        .I3(\gen_old_sr_div2.gen_old_sr[2].old_sr_fall1_r_reg[2]__0 [0]),
        .I4(\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2][1]_0 [0]),
        .O(p_286_out));
  FDRE \gen_sr_match_div2.gen_sr_match[2].old_sr_match_fall1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_286_out),
        .Q(p_3_in265_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'h82000082)) 
    \gen_sr_match_div2.gen_sr_match[2].old_sr_match_rise0_r[2]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .I1(\gen_old_sr_div2.gen_old_sr[2].old_sr_rise0_r_reg[2]__0 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0 [1]),
        .I3(\gen_old_sr_div2.gen_old_sr[2].old_sr_rise0_r_reg[2]__0 [0]),
        .I4(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0 [0]),
        .O(p_284_out));
  FDRE \gen_sr_match_div2.gen_sr_match[2].old_sr_match_rise0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_284_out),
        .Q(p_1_in266_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'h82000082)) 
    \gen_sr_match_div2.gen_sr_match[2].old_sr_match_rise1_r[2]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .I1(\gen_old_sr_div2.gen_old_sr[2].old_sr_rise1_r_reg[2]__0 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0 [1]),
        .I3(\gen_old_sr_div2.gen_old_sr[2].old_sr_rise1_r_reg[2]__0 [0]),
        .I4(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0 [0]),
        .O(p_282_out));
  FDRE \gen_sr_match_div2.gen_sr_match[2].old_sr_match_rise1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_282_out),
        .Q(p_2_in264_in),
        .R(1'b0));
  FDRE \gen_sr_match_div2.gen_sr_match[2].prev_sr_diff_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[2].prev_sr_match_cyc2_r_reg[2]_inv_n_0 ),
        .Q(p_0_in99_in),
        .R(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_cyc2_r_reg[2]_inv 
       (.C(CLK),
        .CE(1'b1),
        .D(p_280_out),
        .Q(\gen_sr_match_div2.gen_sr_match[2].prev_sr_match_cyc2_r_reg[2]_inv_n_0 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h82000082)) 
    \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_fall0_r[2]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .I1(\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2]__0 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2][1]_0 [1]),
        .I3(\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2]__0 [0]),
        .I4(\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2][1]_0 [0]),
        .O(p_275_out));
  FDRE \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_fall0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_275_out),
        .Q(p_0_in276_in),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h82000082)) 
    \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_fall1_r[2]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .I1(\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2]__0 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2][1]_0 [1]),
        .I3(\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2]__0 [0]),
        .I4(\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2][1]_0 [0]),
        .O(p_273_out));
  FDRE \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_fall1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_273_out),
        .Q(p_3_in278_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'h82000082)) 
    \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_rise0_r[2]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .I1(\gen_old_sr_div2.gen_old_sr[2].prev_sr_rise0_r_reg[2]__0 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0 [1]),
        .I3(\gen_old_sr_div2.gen_old_sr[2].prev_sr_rise0_r_reg[2]__0 [0]),
        .I4(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0 [0]),
        .O(p_271_out));
  FDRE \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_rise0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_271_out),
        .Q(p_1_in279_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'h82000082)) 
    \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_rise1_r[2]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .I1(\gen_old_sr_div2.gen_old_sr[2].prev_sr_rise1_r_reg[2]__0 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0 [1]),
        .I3(\gen_old_sr_div2.gen_old_sr[2].prev_sr_rise1_r_reg[2]__0 [0]),
        .I4(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0 [0]),
        .O(p_269_out));
  FDRE \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_rise1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_269_out),
        .Q(p_2_in277_in),
        .R(1'b0));
  FDRE \gen_sr_match_div2.gen_sr_match[3].old_sr_diff_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[3].old_sr_match_cyc2_r_reg[3]_inv_n_0 ),
        .Q(p_1_in11_in),
        .R(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div2.gen_sr_match[3].old_sr_match_cyc2_r_reg[3]_inv 
       (.C(CLK),
        .CE(1'b1),
        .D(p_241_out),
        .Q(\gen_sr_match_div2.gen_sr_match[3].old_sr_match_cyc2_r_reg[3]_inv_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[3].old_sr_match_fall0_r[3]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[3].old_sr_fall0_r_reg[3]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[3].old_sr_fall0_r_reg[3]__0 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0 [0]),
        .I4(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .O(p_262_out));
  FDRE \gen_sr_match_div2.gen_sr_match[3].old_sr_match_fall0_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_262_out),
        .Q(p_0_in237_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'h82000082)) 
    \gen_sr_match_div2.gen_sr_match[3].old_sr_match_fall1_r[3]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .I1(\gen_old_sr_div2.gen_old_sr[3].old_sr_fall1_r_reg[3]__0 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0 [1]),
        .I3(\gen_old_sr_div2.gen_old_sr[3].old_sr_fall1_r_reg[3]__0 [0]),
        .I4(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0 [0]),
        .O(p_260_out));
  FDRE \gen_sr_match_div2.gen_sr_match[3].old_sr_match_fall1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_260_out),
        .Q(p_3_in239_in),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h82000082)) 
    \gen_sr_match_div2.gen_sr_match[3].old_sr_match_rise0_r[3]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .I1(\gen_old_sr_div2.gen_old_sr[3].old_sr_rise0_r_reg[3]__0 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3][1]_0 [1]),
        .I3(\gen_old_sr_div2.gen_old_sr[3].old_sr_rise0_r_reg[3]__0 [0]),
        .I4(\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3][1]_0 [0]),
        .O(p_258_out));
  FDRE \gen_sr_match_div2.gen_sr_match[3].old_sr_match_rise0_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_258_out),
        .Q(p_1_in240_in),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[3].old_sr_match_rise1_r[3]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[3].old_sr_rise1_r_reg[3]__0 [1]),
        .I1(\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3][1]_0 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[3].old_sr_rise1_r_reg[3]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3][1]_0 [0]),
        .I4(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .O(p_256_out));
  FDRE \gen_sr_match_div2.gen_sr_match[3].old_sr_match_rise1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_256_out),
        .Q(p_2_in238_in),
        .R(1'b0));
  FDRE \gen_sr_match_div2.gen_sr_match[3].prev_sr_diff_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[3].prev_sr_match_cyc2_r_reg[3]_inv_n_0 ),
        .Q(p_0_in96_in),
        .R(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_cyc2_r_reg[3]_inv 
       (.C(CLK),
        .CE(1'b1),
        .D(p_254_out),
        .Q(\gen_sr_match_div2.gen_sr_match[3].prev_sr_match_cyc2_r_reg[3]_inv_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'h82000082)) 
    \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_fall0_r[3]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .I1(\gen_old_sr_div2.gen_old_sr[3].prev_sr_fall0_r_reg[3]__0 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0 [1]),
        .I3(\gen_old_sr_div2.gen_old_sr[3].prev_sr_fall0_r_reg[3]__0 [0]),
        .I4(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0 [0]),
        .O(p_249_out));
  FDRE \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_fall0_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_249_out),
        .Q(p_0_in250_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'h82000082)) 
    \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_fall1_r[3]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .I1(\gen_old_sr_div2.gen_old_sr[3].prev_sr_fall1_r_reg[3]__0 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0 [1]),
        .I3(\gen_old_sr_div2.gen_old_sr[3].prev_sr_fall1_r_reg[3]__0 [0]),
        .I4(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0 [0]),
        .O(p_247_out));
  FDRE \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_fall1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_247_out),
        .Q(p_3_in252_in),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h82000082)) 
    \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_rise0_r[3]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .I1(\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3]__0 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3][1]_0 [1]),
        .I3(\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3]__0 [0]),
        .I4(\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3][1]_0 [0]),
        .O(p_245_out));
  FDRE \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_rise0_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_245_out),
        .Q(p_1_in253_in),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h82000082)) 
    \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_rise1_r[3]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .I1(\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3]__0 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3][1]_0 [1]),
        .I3(\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3]__0 [0]),
        .I4(\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3][1]_0 [0]),
        .O(p_243_out));
  FDRE \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_rise1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_243_out),
        .Q(p_2_in251_in),
        .R(1'b0));
  FDRE \gen_sr_match_div2.gen_sr_match[4].old_sr_diff_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[4].old_sr_match_cyc2_r_reg[4]_inv_n_0 ),
        .Q(p_1_in8_in),
        .R(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div2.gen_sr_match[4].old_sr_match_cyc2_r_reg[4]_inv 
       (.C(CLK),
        .CE(1'b1),
        .D(p_215_out),
        .Q(\gen_sr_match_div2.gen_sr_match[4].old_sr_match_cyc2_r_reg[4]_inv_n_0 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h82000082)) 
    \gen_sr_match_div2.gen_sr_match[4].old_sr_match_fall0_r[4]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .I1(\gen_old_sr_div2.gen_old_sr[4].old_sr_fall0_r_reg[4]__0 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4][1]_0 [1]),
        .I3(\gen_old_sr_div2.gen_old_sr[4].old_sr_fall0_r_reg[4]__0 [0]),
        .I4(\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4][1]_0 [0]),
        .O(p_236_out));
  FDRE \gen_sr_match_div2.gen_sr_match[4].old_sr_match_fall0_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_236_out),
        .Q(p_0_in211_in),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h82000082)) 
    \gen_sr_match_div2.gen_sr_match[4].old_sr_match_fall1_r[4]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .I1(\gen_old_sr_div2.gen_old_sr[4].old_sr_fall1_r_reg[4]__0 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4][1]_0 [1]),
        .I3(\gen_old_sr_div2.gen_old_sr[4].old_sr_fall1_r_reg[4]__0 [0]),
        .I4(\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4][1]_0 [0]),
        .O(p_234_out));
  FDRE \gen_sr_match_div2.gen_sr_match[4].old_sr_match_fall1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_234_out),
        .Q(p_3_in213_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'h82000082)) 
    \gen_sr_match_div2.gen_sr_match[4].old_sr_match_rise0_r[4]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .I1(\gen_old_sr_div2.gen_old_sr[4].old_sr_rise0_r_reg[4]__0 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0 [1]),
        .I3(\gen_old_sr_div2.gen_old_sr[4].old_sr_rise0_r_reg[4]__0 [0]),
        .I4(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0 [0]),
        .O(p_232_out));
  FDRE \gen_sr_match_div2.gen_sr_match[4].old_sr_match_rise0_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_232_out),
        .Q(p_1_in214_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[4].old_sr_match_rise1_r[4]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[4].old_sr_rise1_r_reg[4]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[4].old_sr_rise1_r_reg[4]__0 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0 [0]),
        .I4(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .O(p_230_out));
  FDRE \gen_sr_match_div2.gen_sr_match[4].old_sr_match_rise1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_230_out),
        .Q(p_2_in212_in),
        .R(1'b0));
  FDRE \gen_sr_match_div2.gen_sr_match[4].prev_sr_diff_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[4].prev_sr_match_cyc2_r_reg[4]_inv_n_0 ),
        .Q(p_0_in93_in),
        .R(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_cyc2_r_reg[4]_inv 
       (.C(CLK),
        .CE(1'b1),
        .D(p_228_out),
        .Q(\gen_sr_match_div2.gen_sr_match[4].prev_sr_match_cyc2_r_reg[4]_inv_n_0 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_fall0_r[4]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4]__0 [1]),
        .I1(\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4][1]_0 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4][1]_0 [0]),
        .I4(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .O(p_223_out));
  FDRE \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_fall0_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_223_out),
        .Q(p_0_in224_in),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_fall1_r[4]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4]__0 [1]),
        .I1(\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4][1]_0 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4][1]_0 [0]),
        .I4(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .O(p_221_out));
  FDRE \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_fall1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_221_out),
        .Q(p_3_in226_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_rise0_r[4]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[4].prev_sr_rise0_r_reg[4]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[4].prev_sr_rise0_r_reg[4]__0 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0 [0]),
        .I4(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .O(p_219_out));
  FDRE \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_rise0_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_219_out),
        .Q(p_1_in227_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_rise1_r[4]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[4].prev_sr_rise1_r_reg[4]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[4].prev_sr_rise1_r_reg[4]__0 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0 [0]),
        .I4(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .O(p_217_out));
  FDRE \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_rise1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_217_out),
        .Q(p_2_in225_in),
        .R(1'b0));
  FDRE \gen_sr_match_div2.gen_sr_match[5].old_sr_diff_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[5].old_sr_match_cyc2_r_reg[5]_inv_n_0 ),
        .Q(p_1_in5_in),
        .R(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div2.gen_sr_match[5].old_sr_match_cyc2_r_reg[5]_inv 
       (.C(CLK),
        .CE(1'b1),
        .D(p_189_out),
        .Q(\gen_sr_match_div2.gen_sr_match[5].old_sr_match_cyc2_r_reg[5]_inv_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[5].old_sr_match_fall0_r[5]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[5].old_sr_fall0_r_reg[5]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[5].old_sr_fall0_r_reg[5]__0 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0 [0]),
        .I4(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .O(p_210_out));
  FDRE \gen_sr_match_div2.gen_sr_match[5].old_sr_match_fall0_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_210_out),
        .Q(p_0_in185_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[5].old_sr_match_fall1_r[5]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[5].old_sr_fall1_r_reg[5]__0 [1]),
        .I1(\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5][1]_0 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[5].old_sr_fall1_r_reg[5]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5][1]_0 [0]),
        .I4(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .O(p_208_out));
  FDRE \gen_sr_match_div2.gen_sr_match[5].old_sr_match_fall1_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_208_out),
        .Q(p_3_in187_in),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[5].old_sr_match_rise0_r[5]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[5].old_sr_rise0_r_reg[5]__0 [1]),
        .I1(\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5][1]_0 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[5].old_sr_rise0_r_reg[5]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5][1]_0 [0]),
        .I4(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .O(p_206_out));
  FDRE \gen_sr_match_div2.gen_sr_match[5].old_sr_match_rise0_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_206_out),
        .Q(p_1_in188_in),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[5].old_sr_match_rise1_r[5]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[5].old_sr_rise1_r_reg[5]__0 [1]),
        .I1(\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5][1]_0 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[5].old_sr_rise1_r_reg[5]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5][1]_0 [0]),
        .I4(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .O(p_204_out));
  FDRE \gen_sr_match_div2.gen_sr_match[5].old_sr_match_rise1_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_204_out),
        .Q(p_2_in186_in),
        .R(1'b0));
  FDRE \gen_sr_match_div2.gen_sr_match[5].prev_sr_diff_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[5].prev_sr_match_cyc2_r_reg[5]_inv_n_0 ),
        .Q(p_0_in90_in),
        .R(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_cyc2_r_reg[5]_inv 
       (.C(CLK),
        .CE(1'b1),
        .D(p_202_out),
        .Q(\gen_sr_match_div2.gen_sr_match[5].prev_sr_match_cyc2_r_reg[5]_inv_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_fall0_r[5]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall0_r_reg[5]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall0_r_reg[5]__0 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0 [0]),
        .I4(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .O(p_197_out));
  FDRE \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_fall0_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_197_out),
        .Q(p_0_in198_in),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_fall1_r[5]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5]__0 [1]),
        .I1(\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5][1]_0 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5][1]_0 [0]),
        .I4(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .O(p_195_out));
  FDRE \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_fall1_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_195_out),
        .Q(p_3_in200_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_rise0_r[5]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5]__0 [1]),
        .I1(\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5][1]_0 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5][1]_0 [0]),
        .I4(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .O(p_193_out));
  FDRE \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_rise0_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_193_out),
        .Q(p_1_in201_in),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_rise1_r[5]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5]__0 [1]),
        .I1(\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5][1]_0 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5][1]_0 [0]),
        .I4(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .O(p_191_out));
  FDRE \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_rise1_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_191_out),
        .Q(p_2_in199_in),
        .R(1'b0));
  FDRE \gen_sr_match_div2.gen_sr_match[6].old_sr_diff_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[6].old_sr_match_cyc2_r_reg[6]_inv_n_0 ),
        .Q(p_1_in2_in),
        .R(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div2.gen_sr_match[6].old_sr_match_cyc2_r_reg[6]_inv 
       (.C(CLK),
        .CE(1'b1),
        .D(p_163_out),
        .Q(\gen_sr_match_div2.gen_sr_match[6].old_sr_match_cyc2_r_reg[6]_inv_n_0 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[6].old_sr_match_fall0_r[6]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[6].old_sr_fall0_r_reg[6]__0 [1]),
        .I1(\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6][1]_0 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[6].old_sr_fall0_r_reg[6]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6][1]_0 [0]),
        .I4(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .O(p_184_out));
  FDRE \gen_sr_match_div2.gen_sr_match[6].old_sr_match_fall0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_184_out),
        .Q(p_0_in159_in),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[6].old_sr_match_fall1_r[6]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[6].old_sr_fall1_r_reg[6]__0 [1]),
        .I1(\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6][1]_0 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[6].old_sr_fall1_r_reg[6]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6][1]_0 [0]),
        .I4(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .O(p_182_out));
  FDRE \gen_sr_match_div2.gen_sr_match[6].old_sr_match_fall1_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_182_out),
        .Q(p_3_in161_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[6].old_sr_match_rise0_r[6]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[6].old_sr_rise0_r_reg[6]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[6].old_sr_rise0_r_reg[6]__0 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0 [0]),
        .I4(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .O(p_180_out));
  FDRE \gen_sr_match_div2.gen_sr_match[6].old_sr_match_rise0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_180_out),
        .Q(p_1_in162_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[6].old_sr_match_rise1_r[6]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[6].old_sr_rise1_r_reg[6]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[6].old_sr_rise1_r_reg[6]__0 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0 [0]),
        .I4(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .O(p_178_out));
  FDRE \gen_sr_match_div2.gen_sr_match[6].old_sr_match_rise1_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_178_out),
        .Q(p_2_in160_in),
        .R(1'b0));
  FDRE \gen_sr_match_div2.gen_sr_match[6].prev_sr_diff_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[6].prev_sr_match_cyc2_r_reg[6]_inv_n_0 ),
        .Q(p_0_in87_in),
        .R(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_cyc2_r_reg[6]_inv 
       (.C(CLK),
        .CE(1'b1),
        .D(p_176_out),
        .Q(\gen_sr_match_div2.gen_sr_match[6].prev_sr_match_cyc2_r_reg[6]_inv_n_0 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_fall0_r[6]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6]__0 [1]),
        .I1(\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6][1]_0 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6][1]_0 [0]),
        .I4(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .O(p_171_out));
  FDRE \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_fall0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_171_out),
        .Q(p_0_in172_in),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_fall1_r[6]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6]__0 [1]),
        .I1(\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6][1]_0 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6][1]_0 [0]),
        .I4(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .O(p_169_out));
  FDRE \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_fall1_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_169_out),
        .Q(p_3_in174_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_rise0_r[6]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[6].prev_sr_rise0_r_reg[6]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[6].prev_sr_rise0_r_reg[6]__0 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0 [0]),
        .I4(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .O(p_167_out));
  FDRE \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_rise0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_167_out),
        .Q(p_1_in175_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_rise1_r[6]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[6].prev_sr_rise1_r_reg[6]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[6].prev_sr_rise1_r_reg[6]__0 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0 [0]),
        .I4(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .O(p_165_out));
  FDRE \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_rise1_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_165_out),
        .Q(p_2_in173_in),
        .R(1'b0));
  FDRE \gen_sr_match_div2.gen_sr_match[7].old_sr_diff_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[7].old_sr_match_cyc2_r_reg[7]_inv_n_0 ),
        .Q(\gen_sr_match_div2.gen_sr_match[7].old_sr_diff_r_reg_n_0_[7] ),
        .R(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div2.gen_sr_match[7].old_sr_match_cyc2_r_reg[7]_inv 
       (.C(CLK),
        .CE(1'b1),
        .D(p_137_out),
        .Q(\gen_sr_match_div2.gen_sr_match[7].old_sr_match_cyc2_r_reg[7]_inv_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[7].old_sr_match_fall0_r[7]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[7].old_sr_fall0_r_reg[7]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[7].old_sr_fall0_r_reg[7]__0 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0 [0]),
        .I4(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .O(p_158_out));
  FDRE \gen_sr_match_div2.gen_sr_match[7].old_sr_match_fall0_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_158_out),
        .Q(p_0_in134_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[7].old_sr_match_fall1_r[7]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[7].old_sr_fall1_r_reg[7]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[7].old_sr_fall1_r_reg[7]__0 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0 [0]),
        .I4(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .O(p_156_out));
  FDRE \gen_sr_match_div2.gen_sr_match[7].old_sr_match_fall1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_156_out),
        .Q(p_3_in135_in),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[7].old_sr_match_rise0_r[7]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[7].old_sr_rise0_r_reg[7]__0 [1]),
        .I1(\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7][1]_0 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[7].old_sr_rise0_r_reg[7]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7][1]_0 [0]),
        .I4(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .O(p_154_out));
  FDRE \gen_sr_match_div2.gen_sr_match[7].old_sr_match_rise0_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_154_out),
        .Q(p_1_in136_in),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[7].old_sr_match_rise1_r[7]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[7].old_sr_rise1_r_reg[7]__0 [1]),
        .I1(\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7][1]_0 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[7].old_sr_rise1_r_reg[7]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7][1]_0 [0]),
        .I4(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .O(p_152_out));
  FDRE \gen_sr_match_div2.gen_sr_match[7].old_sr_match_rise1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_152_out),
        .Q(\gen_sr_match_div2.gen_sr_match[7].old_sr_match_cyc2_r_reg[7]_inv_0 ),
        .R(1'b0));
  FDRE \gen_sr_match_div2.gen_sr_match[7].prev_sr_diff_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[7].prev_sr_match_cyc2_r_reg[7]_inv_n_0 ),
        .Q(\gen_track_left_edge[7].pb_last_tap_jitter_r_reg[7]_0 ),
        .R(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_cyc2_r_reg[7]_inv 
       (.C(CLK),
        .CE(1'b1),
        .D(p_150_out),
        .Q(\gen_sr_match_div2.gen_sr_match[7].prev_sr_match_cyc2_r_reg[7]_inv_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_fall0_r[7]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[7].prev_sr_fall0_r_reg[7]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[7].prev_sr_fall0_r_reg[7]__0 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0 [0]),
        .I4(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .O(p_145_out));
  FDRE \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_fall0_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_145_out),
        .Q(p_0_in146_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_fall1_r[7]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[7].prev_sr_fall1_r_reg[7]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[7].prev_sr_fall1_r_reg[7]__0 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0 [0]),
        .I4(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .O(p_143_out));
  FDRE \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_fall1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_143_out),
        .Q(p_3_in148_in),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h82000082)) 
    \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_rise0_r[7]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .I1(\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7]__0 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7][1]_0 [1]),
        .I3(\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7]__0 [0]),
        .I4(\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7][1]_0 [0]),
        .O(p_141_out));
  FDRE \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_rise0_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_141_out),
        .Q(p_1_in149_in),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_rise1_r[7]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7]__0 [1]),
        .I1(\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7][1]_0 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7][1]_0 [0]),
        .I4(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .O(p_139_out));
  FDRE \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_rise1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_139_out),
        .Q(p_2_in147_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_track_left_edge[0].pb_cnt_eye_size_r[0][0]_i_1 
       (.I0(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_track_left_edge[0].pb_cnt_eye_size_r[0][1]_i_1 
       (.I0(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [0]),
        .I1(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gen_track_left_edge[0].pb_cnt_eye_size_r[0][2]_i_1 
       (.I0(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [2]),
        .I1(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [1]),
        .I2(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [0]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gen_track_left_edge[0].pb_cnt_eye_size_r[0][3]_i_1 
       (.I0(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [3]),
        .I1(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [0]),
        .I2(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [1]),
        .I3(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [2]),
        .O(p_0_in__1[3]));
  LUT5 #(
    .INIT(32'hFFEFAAAA)) 
    \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1 
       (.I0(pb_detect_edge_setup),
        .I1(\gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0]_2 ),
        .I2(samp_cnt_done_r_reg_0),
        .I3(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][4]_0 ),
        .I4(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][4]_1 ),
        .O(\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_2 
       (.I0(samp_cnt_done_r_reg_0),
        .I1(\gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0]_1 ),
        .I2(pb_detect_edge_done_r[0]),
        .I3(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][0]_0 ),
        .O(pb_cnt_eye_size_r));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_3 
       (.I0(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [4]),
        .I1(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [2]),
        .I2(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [1]),
        .I3(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [0]),
        .I4(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [3]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h1111111111111110)) 
    \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_4 
       (.I0(pb_detect_edge_done_r[0]),
        .I1(\gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0]_1 ),
        .I2(\gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0]_0 ),
        .I3(samp_cnt_done_r_reg_0),
        .I4(\gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0]_2 ),
        .I5(\gen_sr_match_div2.gen_sr_match[0].old_sr_diff_r_reg_n_0_[0] ),
        .O(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][4]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_5 
       (.I0(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [2]),
        .I1(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [1]),
        .I2(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [0]),
        .I3(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [3]),
        .I4(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [4]),
        .O(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][0]_0 ));
  FDRE \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][0] 
       (.C(CLK),
        .CE(pb_cnt_eye_size_r),
        .D(p_0_in__1[0]),
        .Q(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [0]),
        .R(\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][1] 
       (.C(CLK),
        .CE(pb_cnt_eye_size_r),
        .D(p_0_in__1[1]),
        .Q(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [1]),
        .R(\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][2] 
       (.C(CLK),
        .CE(pb_cnt_eye_size_r),
        .D(p_0_in__1[2]),
        .Q(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [2]),
        .R(\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][3] 
       (.C(CLK),
        .CE(pb_cnt_eye_size_r),
        .D(p_0_in__1[3]),
        .Q(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [3]),
        .R(\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][4] 
       (.C(CLK),
        .CE(pb_cnt_eye_size_r),
        .D(p_0_in__1[4]),
        .Q(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [4]),
        .R(\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[0].pb_detect_edge_done_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[0].pb_detect_edge_done_r_reg[0]_0 ),
        .Q(pb_detect_edge_done_r[0]),
        .R(pb_detect_edge_setup));
  LUT4 #(
    .INIT(16'h0001)) 
    \gen_track_left_edge[0].pb_found_edge_r[0]_i_2 
       (.I0(\gen_sr_match_div2.gen_sr_match[0].old_sr_diff_r_reg_n_0_[0] ),
        .I1(\gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0]_2 ),
        .I2(samp_cnt_done_r_reg_0),
        .I3(\gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0]_0 ),
        .O(\gen_track_left_edge[0].pb_found_edge_r_reg[0]_0 ));
  FDRE \gen_track_left_edge[0].pb_found_edge_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0]_4 ),
        .Q(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][4]_0 ),
        .R(pb_detect_edge_setup));
  FDRE \gen_track_left_edge[0].pb_found_stable_eye_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0]_3 ),
        .Q(pb_found_stable_eye_r[0]),
        .R(pb_detect_edge_setup));
  LUT6 #(
    .INIT(64'h0A0A0A0A0A0A000E)) 
    \gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_1 
       (.I0(\gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0]_2 ),
        .I1(\gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0]_0 ),
        .I2(pb_detect_edge_setup),
        .I3(samp_cnt_done_r_reg_0),
        .I4(pb_detect_edge_done_r[0]),
        .I5(\gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0]_1 ),
        .O(\gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2 
       (.I0(out[5]),
        .I1(out[4]),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[13] ),
        .I3(p_1_in38_in),
        .O(\gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0]_1 ));
  FDRE \gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_1_n_0 ),
        .Q(\gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0]_2 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_track_left_edge[1].pb_cnt_eye_size_r[1][0]_i_1 
       (.I0(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [0]),
        .O(p_0_in__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_track_left_edge[1].pb_cnt_eye_size_r[1][1]_i_1 
       (.I0(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [0]),
        .I1(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [1]),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gen_track_left_edge[1].pb_cnt_eye_size_r[1][2]_i_1 
       (.I0(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [2]),
        .I1(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [1]),
        .I2(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [0]),
        .O(p_0_in__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gen_track_left_edge[1].pb_cnt_eye_size_r[1][3]_i_1 
       (.I0(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [3]),
        .I1(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [0]),
        .I2(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [1]),
        .I3(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [2]),
        .O(p_0_in__2[3]));
  LUT5 #(
    .INIT(32'hFFEFAAAA)) 
    \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1 
       (.I0(pb_detect_edge_setup),
        .I1(p_0_in16_in),
        .I2(samp_cnt_done_r_reg_0),
        .I3(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][4]_0 ),
        .I4(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][4]_2 ),
        .O(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2 
       (.I0(samp_cnt_done_r_reg_0),
        .I1(\gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0]_1 ),
        .I2(pb_detect_edge_done_r[1]),
        .I3(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][4]_1 ),
        .O(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_3 
       (.I0(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [4]),
        .I1(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [2]),
        .I2(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [1]),
        .I3(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [0]),
        .I4(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [3]),
        .O(p_0_in__2[4]));
  LUT6 #(
    .INIT(64'h1111111111111110)) 
    \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_4 
       (.I0(pb_detect_edge_done_r[1]),
        .I1(\gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0]_1 ),
        .I2(samp_cnt_done_r_reg_0),
        .I3(p_0_in102_in),
        .I4(p_0_in16_in),
        .I5(p_1_in17_in),
        .O(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][4]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_5 
       (.I0(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [2]),
        .I1(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [1]),
        .I2(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [0]),
        .I3(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [3]),
        .I4(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [4]),
        .O(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][4]_1 ));
  FDRE \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][0] 
       (.C(CLK),
        .CE(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0 ),
        .D(p_0_in__2[0]),
        .Q(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [0]),
        .R(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][1] 
       (.C(CLK),
        .CE(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0 ),
        .D(p_0_in__2[1]),
        .Q(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [1]),
        .R(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][2] 
       (.C(CLK),
        .CE(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0 ),
        .D(p_0_in__2[2]),
        .Q(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [2]),
        .R(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][3] 
       (.C(CLK),
        .CE(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0 ),
        .D(p_0_in__2[3]),
        .Q(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [3]),
        .R(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][4] 
       (.C(CLK),
        .CE(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0 ),
        .D(p_0_in__2[4]),
        .Q(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [4]),
        .R(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[1].pb_detect_edge_done_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[1].pb_detect_edge_done_r_reg[1]_0 ),
        .Q(pb_detect_edge_done_r[1]),
        .R(pb_detect_edge_setup));
  LUT4 #(
    .INIT(16'h0001)) 
    \gen_track_left_edge[1].pb_found_edge_r[1]_i_2 
       (.I0(p_1_in17_in),
        .I1(p_0_in16_in),
        .I2(p_0_in102_in),
        .I3(samp_cnt_done_r_reg_0),
        .O(\gen_track_left_edge[1].pb_found_edge_r_reg[1]_0 ));
  FDRE \gen_track_left_edge[1].pb_found_edge_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[1].pb_last_tap_jitter_r_reg[1]_1 ),
        .Q(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][4]_0 ),
        .R(pb_detect_edge_setup));
  FDRE \gen_track_left_edge[1].pb_found_stable_eye_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[1].pb_last_tap_jitter_r_reg[1]_0 ),
        .Q(pb_found_stable_eye_r[1]),
        .R(pb_detect_edge_setup));
  LUT6 #(
    .INIT(64'h0A0A0A0A0A0A000E)) 
    \gen_track_left_edge[1].pb_last_tap_jitter_r[1]_i_1 
       (.I0(p_0_in16_in),
        .I1(p_0_in102_in),
        .I2(pb_detect_edge_setup),
        .I3(samp_cnt_done_r_reg_0),
        .I4(pb_detect_edge_done_r[1]),
        .I5(\gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0]_1 ),
        .O(\gen_track_left_edge[1].pb_last_tap_jitter_r[1]_i_1_n_0 ));
  FDRE \gen_track_left_edge[1].pb_last_tap_jitter_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[1].pb_last_tap_jitter_r[1]_i_1_n_0 ),
        .Q(p_0_in16_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_track_left_edge[2].pb_cnt_eye_size_r[2][0]_i_1 
       (.I0(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [0]),
        .O(p_0_in__3[0]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_track_left_edge[2].pb_cnt_eye_size_r[2][1]_i_1 
       (.I0(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [0]),
        .I1(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [1]),
        .O(p_0_in__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gen_track_left_edge[2].pb_cnt_eye_size_r[2][2]_i_1 
       (.I0(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [2]),
        .I1(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [1]),
        .I2(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [0]),
        .O(p_0_in__3[2]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gen_track_left_edge[2].pb_cnt_eye_size_r[2][3]_i_1 
       (.I0(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [3]),
        .I1(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [0]),
        .I2(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [1]),
        .I3(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [2]),
        .O(p_0_in__3[3]));
  LUT5 #(
    .INIT(32'hFFEFAAAA)) 
    \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1 
       (.I0(pb_detect_edge_setup),
        .I1(p_0_in13_in),
        .I2(samp_cnt_done_r_reg_0),
        .I3(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][4]_0 ),
        .I4(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][4]_2 ),
        .O(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2 
       (.I0(samp_cnt_done_r_reg_0),
        .I1(\gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0]_1 ),
        .I2(pb_detect_edge_done_r[2]),
        .I3(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][4]_1 ),
        .O(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_3 
       (.I0(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [4]),
        .I1(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [2]),
        .I2(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [1]),
        .I3(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [0]),
        .I4(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [3]),
        .O(p_0_in__3[4]));
  LUT6 #(
    .INIT(64'h1111111111111110)) 
    \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_4 
       (.I0(pb_detect_edge_done_r[2]),
        .I1(\gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0]_1 ),
        .I2(samp_cnt_done_r_reg_0),
        .I3(p_0_in99_in),
        .I4(p_0_in13_in),
        .I5(p_1_in14_in),
        .O(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][4]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_5 
       (.I0(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [2]),
        .I1(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [1]),
        .I2(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [0]),
        .I3(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [3]),
        .I4(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [4]),
        .O(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][4]_1 ));
  FDRE \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][0] 
       (.C(CLK),
        .CE(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0 ),
        .D(p_0_in__3[0]),
        .Q(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [0]),
        .R(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][1] 
       (.C(CLK),
        .CE(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0 ),
        .D(p_0_in__3[1]),
        .Q(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [1]),
        .R(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][2] 
       (.C(CLK),
        .CE(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0 ),
        .D(p_0_in__3[2]),
        .Q(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [2]),
        .R(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][3] 
       (.C(CLK),
        .CE(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0 ),
        .D(p_0_in__3[3]),
        .Q(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [3]),
        .R(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][4] 
       (.C(CLK),
        .CE(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0 ),
        .D(p_0_in__3[4]),
        .Q(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [4]),
        .R(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[2].pb_detect_edge_done_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[2].pb_detect_edge_done_r_reg[2]_0 ),
        .Q(pb_detect_edge_done_r[2]),
        .R(pb_detect_edge_setup));
  LUT4 #(
    .INIT(16'h0001)) 
    \gen_track_left_edge[2].pb_found_edge_r[2]_i_2 
       (.I0(p_1_in14_in),
        .I1(p_0_in13_in),
        .I2(p_0_in99_in),
        .I3(samp_cnt_done_r_reg_0),
        .O(\gen_track_left_edge[2].pb_found_edge_r_reg[2]_0 ));
  FDRE \gen_track_left_edge[2].pb_found_edge_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[2].pb_last_tap_jitter_r_reg[2]_1 ),
        .Q(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][4]_0 ),
        .R(pb_detect_edge_setup));
  FDRE \gen_track_left_edge[2].pb_found_stable_eye_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[2].pb_last_tap_jitter_r_reg[2]_0 ),
        .Q(pb_found_stable_eye_r[2]),
        .R(pb_detect_edge_setup));
  LUT6 #(
    .INIT(64'h0A0A0A0A0A0A000E)) 
    \gen_track_left_edge[2].pb_last_tap_jitter_r[2]_i_1 
       (.I0(p_0_in13_in),
        .I1(p_0_in99_in),
        .I2(pb_detect_edge_setup),
        .I3(samp_cnt_done_r_reg_0),
        .I4(pb_detect_edge_done_r[2]),
        .I5(\gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0]_1 ),
        .O(\gen_track_left_edge[2].pb_last_tap_jitter_r[2]_i_1_n_0 ));
  FDRE \gen_track_left_edge[2].pb_last_tap_jitter_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[2].pb_last_tap_jitter_r[2]_i_1_n_0 ),
        .Q(p_0_in13_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_track_left_edge[3].pb_cnt_eye_size_r[3][0]_i_1 
       (.I0(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [0]),
        .O(p_0_in__4[0]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_track_left_edge[3].pb_cnt_eye_size_r[3][1]_i_1 
       (.I0(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [0]),
        .I1(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [1]),
        .O(p_0_in__4[1]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gen_track_left_edge[3].pb_cnt_eye_size_r[3][2]_i_1 
       (.I0(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [2]),
        .I1(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [1]),
        .I2(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [0]),
        .O(p_0_in__4[2]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gen_track_left_edge[3].pb_cnt_eye_size_r[3][3]_i_1 
       (.I0(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [3]),
        .I1(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [0]),
        .I2(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [1]),
        .I3(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [2]),
        .O(p_0_in__4[3]));
  LUT5 #(
    .INIT(32'hFFEFAAAA)) 
    \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1 
       (.I0(pb_detect_edge_setup),
        .I1(p_0_in10_in),
        .I2(samp_cnt_done_r_reg_0),
        .I3(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][4]_0 ),
        .I4(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][4]_2 ),
        .O(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2 
       (.I0(samp_cnt_done_r_reg_0),
        .I1(\gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0]_1 ),
        .I2(pb_detect_edge_done_r[3]),
        .I3(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][4]_1 ),
        .O(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_3 
       (.I0(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [4]),
        .I1(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [2]),
        .I2(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [1]),
        .I3(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [0]),
        .I4(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [3]),
        .O(p_0_in__4[4]));
  LUT6 #(
    .INIT(64'h1111111111111110)) 
    \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_4 
       (.I0(pb_detect_edge_done_r[3]),
        .I1(\gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0]_1 ),
        .I2(samp_cnt_done_r_reg_0),
        .I3(p_0_in96_in),
        .I4(p_0_in10_in),
        .I5(p_1_in11_in),
        .O(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][4]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_5 
       (.I0(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [2]),
        .I1(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [1]),
        .I2(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [0]),
        .I3(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [3]),
        .I4(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [4]),
        .O(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][4]_1 ));
  FDRE \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][0] 
       (.C(CLK),
        .CE(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0 ),
        .D(p_0_in__4[0]),
        .Q(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [0]),
        .R(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][1] 
       (.C(CLK),
        .CE(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0 ),
        .D(p_0_in__4[1]),
        .Q(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [1]),
        .R(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][2] 
       (.C(CLK),
        .CE(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0 ),
        .D(p_0_in__4[2]),
        .Q(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [2]),
        .R(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][3] 
       (.C(CLK),
        .CE(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0 ),
        .D(p_0_in__4[3]),
        .Q(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [3]),
        .R(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][4] 
       (.C(CLK),
        .CE(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0 ),
        .D(p_0_in__4[4]),
        .Q(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [4]),
        .R(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[3].pb_detect_edge_done_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[3].pb_detect_edge_done_r_reg[3]_0 ),
        .Q(pb_detect_edge_done_r[3]),
        .R(pb_detect_edge_setup));
  LUT4 #(
    .INIT(16'h0001)) 
    \gen_track_left_edge[3].pb_found_edge_r[3]_i_2 
       (.I0(p_1_in11_in),
        .I1(p_0_in10_in),
        .I2(p_0_in96_in),
        .I3(samp_cnt_done_r_reg_0),
        .O(\gen_track_left_edge[3].pb_found_edge_r_reg[3]_0 ));
  FDRE \gen_track_left_edge[3].pb_found_edge_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[3].pb_last_tap_jitter_r_reg[3]_1 ),
        .Q(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][4]_0 ),
        .R(pb_detect_edge_setup));
  FDRE \gen_track_left_edge[3].pb_found_stable_eye_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[3].pb_last_tap_jitter_r_reg[3]_0 ),
        .Q(pb_found_stable_eye_r[3]),
        .R(pb_detect_edge_setup));
  LUT6 #(
    .INIT(64'h0A0A0A0A0A0A000E)) 
    \gen_track_left_edge[3].pb_last_tap_jitter_r[3]_i_1 
       (.I0(p_0_in10_in),
        .I1(p_0_in96_in),
        .I2(pb_detect_edge_setup),
        .I3(samp_cnt_done_r_reg_0),
        .I4(pb_detect_edge_done_r[3]),
        .I5(\gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0]_1 ),
        .O(\gen_track_left_edge[3].pb_last_tap_jitter_r[3]_i_1_n_0 ));
  FDRE \gen_track_left_edge[3].pb_last_tap_jitter_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[3].pb_last_tap_jitter_r[3]_i_1_n_0 ),
        .Q(p_0_in10_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_track_left_edge[4].pb_cnt_eye_size_r[4][0]_i_1 
       (.I0(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [0]),
        .O(p_0_in__5[0]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_track_left_edge[4].pb_cnt_eye_size_r[4][1]_i_1 
       (.I0(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [0]),
        .I1(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [1]),
        .O(p_0_in__5[1]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gen_track_left_edge[4].pb_cnt_eye_size_r[4][2]_i_1 
       (.I0(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [2]),
        .I1(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [1]),
        .I2(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [0]),
        .O(p_0_in__5[2]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gen_track_left_edge[4].pb_cnt_eye_size_r[4][3]_i_1 
       (.I0(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [3]),
        .I1(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [0]),
        .I2(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [1]),
        .I3(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [2]),
        .O(p_0_in__5[3]));
  LUT5 #(
    .INIT(32'hFFEFAAAA)) 
    \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1 
       (.I0(pb_detect_edge_setup),
        .I1(p_0_in7_in),
        .I2(samp_cnt_done_r_reg_0),
        .I3(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][4]_0 ),
        .I4(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][4]_2 ),
        .O(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2 
       (.I0(samp_cnt_done_r_reg_0),
        .I1(\gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0]_1 ),
        .I2(pb_detect_edge_done_r[4]),
        .I3(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][4]_1 ),
        .O(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_3 
       (.I0(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [4]),
        .I1(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [2]),
        .I2(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [1]),
        .I3(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [0]),
        .I4(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [3]),
        .O(p_0_in__5[4]));
  LUT6 #(
    .INIT(64'h1111111111111110)) 
    \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_4 
       (.I0(pb_detect_edge_done_r[4]),
        .I1(\gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0]_1 ),
        .I2(samp_cnt_done_r_reg_0),
        .I3(p_0_in93_in),
        .I4(p_0_in7_in),
        .I5(p_1_in8_in),
        .O(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][4]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_5 
       (.I0(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [2]),
        .I1(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [1]),
        .I2(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [0]),
        .I3(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [3]),
        .I4(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [4]),
        .O(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][4]_1 ));
  FDRE \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][0] 
       (.C(CLK),
        .CE(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0 ),
        .D(p_0_in__5[0]),
        .Q(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [0]),
        .R(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][1] 
       (.C(CLK),
        .CE(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0 ),
        .D(p_0_in__5[1]),
        .Q(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [1]),
        .R(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][2] 
       (.C(CLK),
        .CE(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0 ),
        .D(p_0_in__5[2]),
        .Q(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [2]),
        .R(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][3] 
       (.C(CLK),
        .CE(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0 ),
        .D(p_0_in__5[3]),
        .Q(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [3]),
        .R(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][4] 
       (.C(CLK),
        .CE(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0 ),
        .D(p_0_in__5[4]),
        .Q(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [4]),
        .R(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[4].pb_detect_edge_done_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[4].pb_detect_edge_done_r_reg[4]_0 ),
        .Q(pb_detect_edge_done_r[4]),
        .R(pb_detect_edge_setup));
  LUT4 #(
    .INIT(16'h0001)) 
    \gen_track_left_edge[4].pb_found_edge_r[4]_i_2 
       (.I0(p_1_in8_in),
        .I1(p_0_in7_in),
        .I2(p_0_in93_in),
        .I3(samp_cnt_done_r_reg_0),
        .O(\gen_track_left_edge[4].pb_found_edge_r_reg[4]_0 ));
  FDRE \gen_track_left_edge[4].pb_found_edge_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[4].pb_last_tap_jitter_r_reg[4]_1 ),
        .Q(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][4]_0 ),
        .R(pb_detect_edge_setup));
  FDRE \gen_track_left_edge[4].pb_found_stable_eye_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[4].pb_last_tap_jitter_r_reg[4]_0 ),
        .Q(pb_found_stable_eye_r[4]),
        .R(pb_detect_edge_setup));
  LUT6 #(
    .INIT(64'h0A0A0A0A0A0A000E)) 
    \gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_1 
       (.I0(p_0_in7_in),
        .I1(p_0_in93_in),
        .I2(pb_detect_edge_setup),
        .I3(samp_cnt_done_r_reg_0),
        .I4(pb_detect_edge_done_r[4]),
        .I5(\gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0]_1 ),
        .O(\gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[4].pb_last_tap_jitter_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_1_n_0 ),
        .Q(p_0_in7_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_track_left_edge[5].pb_cnt_eye_size_r[5][0]_i_1 
       (.I0(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [0]),
        .O(p_0_in__6[0]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_track_left_edge[5].pb_cnt_eye_size_r[5][1]_i_1 
       (.I0(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [0]),
        .I1(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [1]),
        .O(p_0_in__6[1]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gen_track_left_edge[5].pb_cnt_eye_size_r[5][2]_i_1 
       (.I0(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [2]),
        .I1(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [1]),
        .I2(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [0]),
        .O(p_0_in__6[2]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gen_track_left_edge[5].pb_cnt_eye_size_r[5][3]_i_1 
       (.I0(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [3]),
        .I1(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [0]),
        .I2(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [1]),
        .I3(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [2]),
        .O(p_0_in__6[3]));
  LUT5 #(
    .INIT(32'hFFEFAAAA)) 
    \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1 
       (.I0(pb_detect_edge_setup),
        .I1(p_0_in4_in),
        .I2(samp_cnt_done_r_reg_0),
        .I3(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][4]_0 ),
        .I4(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][4]_2 ),
        .O(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2 
       (.I0(samp_cnt_done_r_reg_0),
        .I1(\gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0]_1 ),
        .I2(pb_detect_edge_done_r[5]),
        .I3(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][4]_1 ),
        .O(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_3 
       (.I0(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [4]),
        .I1(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [2]),
        .I2(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [1]),
        .I3(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [0]),
        .I4(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [3]),
        .O(p_0_in__6[4]));
  LUT6 #(
    .INIT(64'h1111111111111110)) 
    \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_4 
       (.I0(pb_detect_edge_done_r[5]),
        .I1(\gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0]_1 ),
        .I2(samp_cnt_done_r_reg_0),
        .I3(p_0_in90_in),
        .I4(p_0_in4_in),
        .I5(p_1_in5_in),
        .O(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][4]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_5 
       (.I0(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [2]),
        .I1(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [1]),
        .I2(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [0]),
        .I3(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [3]),
        .I4(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [4]),
        .O(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][4]_1 ));
  FDRE \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][0] 
       (.C(CLK),
        .CE(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0 ),
        .D(p_0_in__6[0]),
        .Q(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [0]),
        .R(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][1] 
       (.C(CLK),
        .CE(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0 ),
        .D(p_0_in__6[1]),
        .Q(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [1]),
        .R(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][2] 
       (.C(CLK),
        .CE(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0 ),
        .D(p_0_in__6[2]),
        .Q(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [2]),
        .R(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][3] 
       (.C(CLK),
        .CE(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0 ),
        .D(p_0_in__6[3]),
        .Q(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [3]),
        .R(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][4] 
       (.C(CLK),
        .CE(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0 ),
        .D(p_0_in__6[4]),
        .Q(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [4]),
        .R(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[5].pb_detect_edge_done_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[5].pb_detect_edge_done_r_reg[5]_0 ),
        .Q(pb_detect_edge_done_r[5]),
        .R(pb_detect_edge_setup));
  LUT4 #(
    .INIT(16'h0001)) 
    \gen_track_left_edge[5].pb_found_edge_r[5]_i_2 
       (.I0(p_1_in5_in),
        .I1(p_0_in4_in),
        .I2(p_0_in90_in),
        .I3(samp_cnt_done_r_reg_0),
        .O(\gen_track_left_edge[5].pb_found_edge_r_reg[5]_0 ));
  FDRE \gen_track_left_edge[5].pb_found_edge_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[5].pb_last_tap_jitter_r_reg[5]_1 ),
        .Q(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][4]_0 ),
        .R(pb_detect_edge_setup));
  FDRE \gen_track_left_edge[5].pb_found_stable_eye_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[5].pb_last_tap_jitter_r_reg[5]_0 ),
        .Q(pb_found_stable_eye_r[5]),
        .R(pb_detect_edge_setup));
  LUT6 #(
    .INIT(64'h0A0A0A0A0A0A000E)) 
    \gen_track_left_edge[5].pb_last_tap_jitter_r[5]_i_1 
       (.I0(p_0_in4_in),
        .I1(p_0_in90_in),
        .I2(pb_detect_edge_setup),
        .I3(samp_cnt_done_r_reg_0),
        .I4(pb_detect_edge_done_r[5]),
        .I5(\gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0]_1 ),
        .O(\gen_track_left_edge[5].pb_last_tap_jitter_r[5]_i_1_n_0 ));
  FDRE \gen_track_left_edge[5].pb_last_tap_jitter_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[5].pb_last_tap_jitter_r[5]_i_1_n_0 ),
        .Q(p_0_in4_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_track_left_edge[6].pb_cnt_eye_size_r[6][0]_i_1 
       (.I0(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [0]),
        .O(p_0_in__7[0]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_track_left_edge[6].pb_cnt_eye_size_r[6][1]_i_1 
       (.I0(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [0]),
        .I1(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [1]),
        .O(p_0_in__7[1]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gen_track_left_edge[6].pb_cnt_eye_size_r[6][2]_i_1 
       (.I0(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [2]),
        .I1(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [1]),
        .I2(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [0]),
        .O(p_0_in__7[2]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gen_track_left_edge[6].pb_cnt_eye_size_r[6][3]_i_1 
       (.I0(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [3]),
        .I1(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [0]),
        .I2(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [1]),
        .I3(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [2]),
        .O(p_0_in__7[3]));
  LUT5 #(
    .INIT(32'hFFEFAAAA)) 
    \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1 
       (.I0(pb_detect_edge_setup),
        .I1(p_0_in1_in),
        .I2(samp_cnt_done_r_reg_0),
        .I3(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][4]_0 ),
        .I4(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][4]_2 ),
        .O(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2 
       (.I0(samp_cnt_done_r_reg_0),
        .I1(\gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0]_1 ),
        .I2(pb_detect_edge_done_r[6]),
        .I3(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][4]_1 ),
        .O(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_3 
       (.I0(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [4]),
        .I1(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [2]),
        .I2(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [1]),
        .I3(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [0]),
        .I4(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [3]),
        .O(p_0_in__7[4]));
  LUT6 #(
    .INIT(64'h1111111111111110)) 
    \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_4 
       (.I0(pb_detect_edge_done_r[6]),
        .I1(\gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0]_1 ),
        .I2(samp_cnt_done_r_reg_0),
        .I3(p_0_in87_in),
        .I4(p_0_in1_in),
        .I5(p_1_in2_in),
        .O(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][4]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_5 
       (.I0(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [2]),
        .I1(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [1]),
        .I2(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [0]),
        .I3(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [3]),
        .I4(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [4]),
        .O(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][4]_1 ));
  FDRE \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][0] 
       (.C(CLK),
        .CE(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0 ),
        .D(p_0_in__7[0]),
        .Q(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [0]),
        .R(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][1] 
       (.C(CLK),
        .CE(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0 ),
        .D(p_0_in__7[1]),
        .Q(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [1]),
        .R(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][2] 
       (.C(CLK),
        .CE(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0 ),
        .D(p_0_in__7[2]),
        .Q(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [2]),
        .R(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][3] 
       (.C(CLK),
        .CE(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0 ),
        .D(p_0_in__7[3]),
        .Q(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [3]),
        .R(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][4] 
       (.C(CLK),
        .CE(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0 ),
        .D(p_0_in__7[4]),
        .Q(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [4]),
        .R(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[6].pb_detect_edge_done_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[6].pb_detect_edge_done_r_reg[6]_0 ),
        .Q(pb_detect_edge_done_r[6]),
        .R(pb_detect_edge_setup));
  LUT4 #(
    .INIT(16'h0001)) 
    \gen_track_left_edge[6].pb_found_edge_r[6]_i_2 
       (.I0(p_1_in2_in),
        .I1(p_0_in1_in),
        .I2(p_0_in87_in),
        .I3(samp_cnt_done_r_reg_0),
        .O(\gen_track_left_edge[6].pb_found_edge_r_reg[6]_0 ));
  FDRE \gen_track_left_edge[6].pb_found_edge_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[6].pb_last_tap_jitter_r_reg[6]_1 ),
        .Q(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][4]_0 ),
        .R(pb_detect_edge_setup));
  FDRE \gen_track_left_edge[6].pb_found_stable_eye_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[6].pb_last_tap_jitter_r_reg[6]_0 ),
        .Q(pb_found_stable_eye_r[6]),
        .R(pb_detect_edge_setup));
  LUT6 #(
    .INIT(64'h0A0A0A0A0A0A000E)) 
    \gen_track_left_edge[6].pb_last_tap_jitter_r[6]_i_1 
       (.I0(p_0_in1_in),
        .I1(p_0_in87_in),
        .I2(pb_detect_edge_setup),
        .I3(samp_cnt_done_r_reg_0),
        .I4(pb_detect_edge_done_r[6]),
        .I5(\gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0]_1 ),
        .O(\gen_track_left_edge[6].pb_last_tap_jitter_r[6]_i_1_n_0 ));
  FDRE \gen_track_left_edge[6].pb_last_tap_jitter_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[6].pb_last_tap_jitter_r[6]_i_1_n_0 ),
        .Q(p_0_in1_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_track_left_edge[7].pb_cnt_eye_size_r[7][0]_i_1 
       (.I0(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [0]),
        .O(p_0_in__8[0]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_track_left_edge[7].pb_cnt_eye_size_r[7][1]_i_1 
       (.I0(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [0]),
        .I1(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [1]),
        .O(p_0_in__8[1]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gen_track_left_edge[7].pb_cnt_eye_size_r[7][2]_i_1 
       (.I0(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [2]),
        .I1(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [1]),
        .I2(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [0]),
        .O(p_0_in__8[2]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gen_track_left_edge[7].pb_cnt_eye_size_r[7][3]_i_1 
       (.I0(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [3]),
        .I1(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [0]),
        .I2(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [1]),
        .I3(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [2]),
        .O(p_0_in__8[3]));
  LUT5 #(
    .INIT(32'hFFEFAAAA)) 
    \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1 
       (.I0(pb_detect_edge_setup),
        .I1(\gen_track_left_edge[7].pb_last_tap_jitter_r_reg[7]_1 ),
        .I2(samp_cnt_done_r_reg_0),
        .I3(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][4]_0 ),
        .I4(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][4]_2 ),
        .O(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2 
       (.I0(samp_cnt_done_r_reg_0),
        .I1(\gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0]_1 ),
        .I2(pb_detect_edge_done_r[7]),
        .I3(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][4]_1 ),
        .O(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_3 
       (.I0(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [4]),
        .I1(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [2]),
        .I2(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [1]),
        .I3(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [0]),
        .I4(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [3]),
        .O(p_0_in__8[4]));
  LUT6 #(
    .INIT(64'h1111111111111110)) 
    \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_4 
       (.I0(pb_detect_edge_done_r[7]),
        .I1(\gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0]_1 ),
        .I2(samp_cnt_done_r_reg_0),
        .I3(\gen_track_left_edge[7].pb_last_tap_jitter_r_reg[7]_0 ),
        .I4(\gen_track_left_edge[7].pb_last_tap_jitter_r_reg[7]_1 ),
        .I5(\gen_sr_match_div2.gen_sr_match[7].old_sr_diff_r_reg_n_0_[7] ),
        .O(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][4]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_5 
       (.I0(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [2]),
        .I1(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [1]),
        .I2(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [0]),
        .I3(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [3]),
        .I4(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [4]),
        .O(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][4]_1 ));
  FDRE \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][0] 
       (.C(CLK),
        .CE(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0 ),
        .D(p_0_in__8[0]),
        .Q(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [0]),
        .R(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][1] 
       (.C(CLK),
        .CE(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0 ),
        .D(p_0_in__8[1]),
        .Q(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [1]),
        .R(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][2] 
       (.C(CLK),
        .CE(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0 ),
        .D(p_0_in__8[2]),
        .Q(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [2]),
        .R(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][3] 
       (.C(CLK),
        .CE(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0 ),
        .D(p_0_in__8[3]),
        .Q(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [3]),
        .R(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][4] 
       (.C(CLK),
        .CE(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0 ),
        .D(p_0_in__8[4]),
        .Q(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [4]),
        .R(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \gen_track_left_edge[7].pb_detect_edge_done_r[7]_i_1 
       (.I0(p_5_in),
        .I1(out[3]),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[6] ),
        .O(pb_detect_edge_setup));
  FDRE \gen_track_left_edge[7].pb_detect_edge_done_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[7].pb_detect_edge_done_r_reg[7]_0 ),
        .Q(pb_detect_edge_done_r[7]),
        .R(pb_detect_edge_setup));
  LUT4 #(
    .INIT(16'h0001)) 
    \gen_track_left_edge[7].pb_found_edge_r[7]_i_2 
       (.I0(\gen_sr_match_div2.gen_sr_match[7].old_sr_diff_r_reg_n_0_[7] ),
        .I1(\gen_track_left_edge[7].pb_last_tap_jitter_r_reg[7]_1 ),
        .I2(\gen_track_left_edge[7].pb_last_tap_jitter_r_reg[7]_0 ),
        .I3(samp_cnt_done_r_reg_0),
        .O(\gen_track_left_edge[7].pb_found_edge_r_reg[7]_0 ));
  FDRE \gen_track_left_edge[7].pb_found_edge_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[7].pb_last_tap_jitter_r_reg[7]_3 ),
        .Q(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][4]_0 ),
        .R(pb_detect_edge_setup));
  FDRE \gen_track_left_edge[7].pb_found_stable_eye_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[7].pb_last_tap_jitter_r_reg[7]_2 ),
        .Q(pb_found_stable_eye_r[7]),
        .R(pb_detect_edge_setup));
  LUT6 #(
    .INIT(64'h0A0A0A0A0A0A000E)) 
    \gen_track_left_edge[7].pb_last_tap_jitter_r[7]_i_1 
       (.I0(\gen_track_left_edge[7].pb_last_tap_jitter_r_reg[7]_1 ),
        .I1(\gen_track_left_edge[7].pb_last_tap_jitter_r_reg[7]_0 ),
        .I2(pb_detect_edge_setup),
        .I3(samp_cnt_done_r_reg_0),
        .I4(pb_detect_edge_done_r[7]),
        .I5(\gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0]_1 ),
        .O(\gen_track_left_edge[7].pb_last_tap_jitter_r[7]_i_1_n_0 ));
  FDRE \gen_track_left_edge[7].pb_last_tap_jitter_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[7].pb_last_tap_jitter_r[7]_i_1_n_0 ),
        .Q(\gen_track_left_edge[7].pb_last_tap_jitter_r_reg[7]_1 ),
        .R(1'b0));
  FDRE idel_adj_inc_reg
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_onehot_cal1_state_r_reg[17]_0 ),
        .Q(\FSM_onehot_cal1_state_r_reg[19]_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'h8A80FFFF8A808A80)) 
    \idel_dec_cnt[0]_i_1 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[4] ),
        .I1(\idelay_tap_cnt_r_reg_n_0_[0][1][0] ),
        .I2(\rd_mux_sel_r_reg[0]_0 ),
        .I3(\idelay_tap_cnt_r_reg_n_0_[0][0][0] ),
        .I4(\idel_dec_cnt_reg_n_0_[0] ),
        .I5(\FSM_onehot_cal1_state_r_reg_n_0_[23] ),
        .O(idel_dec_cnt[0]));
  LUT5 #(
    .INIT(32'hF88888F8)) 
    \idel_dec_cnt[1]_i_1 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[4] ),
        .I1(idelay_tap_cnt_r[1]),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[23] ),
        .I3(\idel_dec_cnt_reg_n_0_[1] ),
        .I4(\idel_dec_cnt_reg_n_0_[0] ),
        .O(idel_dec_cnt[1]));
  LUT6 #(
    .INIT(64'hF888F888F88888F8)) 
    \idel_dec_cnt[2]_i_1 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[4] ),
        .I1(idelay_tap_cnt_r[2]),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[23] ),
        .I3(\idel_dec_cnt_reg_n_0_[2] ),
        .I4(\idel_dec_cnt_reg_n_0_[1] ),
        .I5(\idel_dec_cnt_reg_n_0_[0] ),
        .O(idel_dec_cnt[2]));
  LUT5 #(
    .INIT(32'h88F8F888)) 
    \idel_dec_cnt[3]_i_1 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[4] ),
        .I1(idelay_tap_cnt_r[3]),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[23] ),
        .I3(\idel_dec_cnt_reg_n_0_[3] ),
        .I4(\idel_dec_cnt[3]_i_2_n_0 ),
        .O(idel_dec_cnt[3]));
  LUT3 #(
    .INIT(8'h01)) 
    \idel_dec_cnt[3]_i_2 
       (.I0(\idel_dec_cnt_reg_n_0_[1] ),
        .I1(\idel_dec_cnt_reg_n_0_[0] ),
        .I2(\idel_dec_cnt_reg_n_0_[2] ),
        .O(\idel_dec_cnt[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFEAAA)) 
    \idel_dec_cnt[4]_i_1 
       (.I0(\idel_dec_cnt[4]_i_3_n_0 ),
        .I1(\FSM_onehot_cal1_state_r[23]_i_3_n_0 ),
        .I2(\idel_dec_cnt[4]_i_4_n_0 ),
        .I3(\FSM_onehot_cal1_state_r_reg_n_0_[4] ),
        .I4(\idel_dec_cnt[4]_i_5_n_0 ),
        .O(\idel_dec_cnt[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h88F8F888)) 
    \idel_dec_cnt[4]_i_2 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[4] ),
        .I1(idelay_tap_cnt_r[4]),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[23] ),
        .I3(\idel_dec_cnt[4]_i_6_n_0 ),
        .I4(\idel_dec_cnt_reg_n_0_[4] ),
        .O(idel_dec_cnt[4]));
  LUT3 #(
    .INIT(8'h80)) 
    \idel_dec_cnt[4]_i_3 
       (.I0(idel_mpr_pat_detect_r),
        .I1(\FSM_onehot_cal1_state_r_reg[18]_0 ),
        .I2(out[2]),
        .O(\idel_dec_cnt[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \idel_dec_cnt[4]_i_4 
       (.I0(\idel_dec_cnt[4]_i_7_n_0 ),
        .I1(\FSM_onehot_cal1_state_r_reg[5]_0 ),
        .I2(\cnt_idel_dec_cpt_r_reg_n_0_[0] ),
        .I3(\cnt_idel_dec_cpt_r_reg_n_0_[1] ),
        .O(\idel_dec_cnt[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \idel_dec_cnt[4]_i_5 
       (.I0(out[4]),
        .I1(idel_adj_inc_reg_0),
        .I2(detect_edge_done_r),
        .I3(\FSM_onehot_cal1_state_r_reg_n_0_[23] ),
        .I4(cal1_state_r2),
        .O(\idel_dec_cnt[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \idel_dec_cnt[4]_i_6 
       (.I0(\idel_dec_cnt_reg_n_0_[2] ),
        .I1(\idel_dec_cnt_reg_n_0_[0] ),
        .I2(\idel_dec_cnt_reg_n_0_[1] ),
        .I3(\idel_dec_cnt_reg_n_0_[3] ),
        .O(\idel_dec_cnt[4]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \idel_dec_cnt[4]_i_7 
       (.I0(\cnt_idel_dec_cpt_r_reg_n_0_[5] ),
        .I1(\cnt_idel_dec_cpt_r_reg_n_0_[4] ),
        .I2(\cnt_idel_dec_cpt_r_reg_n_0_[3] ),
        .I3(\cnt_idel_dec_cpt_r_reg_n_0_[2] ),
        .O(\idel_dec_cnt[4]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \idel_dec_cnt[4]_i_8 
       (.I0(\idel_dec_cnt_reg_n_0_[4] ),
        .I1(\idel_dec_cnt_reg_n_0_[3] ),
        .I2(\idel_dec_cnt_reg_n_0_[1] ),
        .I3(\idel_dec_cnt_reg_n_0_[0] ),
        .I4(\idel_dec_cnt_reg_n_0_[2] ),
        .O(cal1_state_r2));
  FDRE \idel_dec_cnt_reg[0] 
       (.C(CLK),
        .CE(\idel_dec_cnt[4]_i_1_n_0 ),
        .D(idel_dec_cnt[0]),
        .Q(\idel_dec_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE \idel_dec_cnt_reg[1] 
       (.C(CLK),
        .CE(\idel_dec_cnt[4]_i_1_n_0 ),
        .D(idel_dec_cnt[1]),
        .Q(\idel_dec_cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE \idel_dec_cnt_reg[2] 
       (.C(CLK),
        .CE(\idel_dec_cnt[4]_i_1_n_0 ),
        .D(idel_dec_cnt[2]),
        .Q(\idel_dec_cnt_reg_n_0_[2] ),
        .R(SR));
  FDRE \idel_dec_cnt_reg[3] 
       (.C(CLK),
        .CE(\idel_dec_cnt[4]_i_1_n_0 ),
        .D(idel_dec_cnt[3]),
        .Q(\idel_dec_cnt_reg_n_0_[3] ),
        .R(SR));
  FDRE \idel_dec_cnt_reg[4] 
       (.C(CLK),
        .CE(\idel_dec_cnt[4]_i_1_n_0 ),
        .D(idel_dec_cnt[4]),
        .Q(\idel_dec_cnt_reg_n_0_[4] ),
        .R(SR));
  FDRE idel_pat_detect_valid_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_onehot_cal1_state_r_reg[20]_0 ),
        .Q(\FSM_onehot_cal1_state_r_reg[18]_0 ),
        .R(SR));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \idelay_tap_cnt_r[0][0][0]_i_1 
       (.I0(rstdiv0_sync_r1_reg_rep__10_0),
        .I1(idelay_ce_int),
        .I2(\idelay_tap_cnt_r_reg[0][0][4]_0 [0]),
        .I3(\idelay_tap_cnt_r[0][0][3]_i_4_n_0 ),
        .I4(\idelay_tap_cnt_r_reg_n_0_[0][0][0] ),
        .O(\idelay_tap_cnt_r[0][0][0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0ACA)) 
    \idelay_tap_cnt_r[0][0][1]_i_1 
       (.I0(\idelay_tap_cnt_r_reg_n_0_[0][0][1] ),
        .I1(cal1_dq_idel_ce_reg_0),
        .I2(\idelay_tap_cnt_r[0][0][3]_i_4_n_0 ),
        .I3(rstdiv0_sync_r1_reg_rep__10_0),
        .O(\idelay_tap_cnt_r[0][0][1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0ACA)) 
    \idelay_tap_cnt_r[0][0][2]_i_1 
       (.I0(\idelay_tap_cnt_r_reg_n_0_[0][0][2] ),
        .I1(cal1_dq_idel_ce_reg_1),
        .I2(\idelay_tap_cnt_r[0][0][3]_i_4_n_0 ),
        .I3(rstdiv0_sync_r1_reg_rep__10_0),
        .O(\idelay_tap_cnt_r[0][0][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4884FFFF48840000)) 
    \idelay_tap_cnt_r[0][0][3]_i_1 
       (.I0(\idelay_tap_cnt_r_reg[0][0][3]_0 ),
        .I1(\idelay_tap_cnt_r[0][0][3]_i_3_n_0 ),
        .I2(\idelay_tap_cnt_r_reg[0][0][4]_0 [3]),
        .I3(\idelay_tap_cnt_r_reg[0][0][4]_0 [2]),
        .I4(\idelay_tap_cnt_r[0][0][3]_i_4_n_0 ),
        .I5(\idelay_tap_cnt_r_reg_n_0_[0][0][3] ),
        .O(\idelay_tap_cnt_r[0][0][3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hD554)) 
    \idelay_tap_cnt_r[0][0][3]_i_2 
       (.I0(\idelay_tap_cnt_r_reg[0][0][4]_0 [2]),
        .I1(\idelay_tap_cnt_r_reg[0][0][4]_0 [0]),
        .I2(idelay_inc_int),
        .I3(\idelay_tap_cnt_r_reg[0][0][4]_0 [1]),
        .O(\idelay_tap_cnt_r_reg[0][0][3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \idelay_tap_cnt_r[0][0][3]_i_3 
       (.I0(idelay_ce_int),
        .I1(rstdiv0_sync_r1_reg_rep__10_0),
        .O(\idelay_tap_cnt_r[0][0][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBAAABAAABAAAFFFF)) 
    \idelay_tap_cnt_r[0][0][3]_i_4 
       (.I0(rstdiv0_sync_r1_reg_rep__10_0),
        .I1(\rd_mux_sel_r_reg[0]_0 ),
        .I2(idelay_ce_int),
        .I3(\idelay_tap_cnt_r[0][0][3]_i_5_n_0 ),
        .I4(idelay_ld_reg),
        .I5(po_stg2_wrcal_cnt),
        .O(\idelay_tap_cnt_r[0][0][3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \idelay_tap_cnt_r[0][0][3]_i_5 
       (.I0(\rnk_cnt_r_reg_n_0_[0] ),
        .I1(\rnk_cnt_r_reg_n_0_[1] ),
        .O(\idelay_tap_cnt_r[0][0][3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0ACA)) 
    \idelay_tap_cnt_r[0][0][4]_i_1 
       (.I0(\idelay_tap_cnt_r_reg_n_0_[0][0][4] ),
        .I1(cal1_dq_idel_ce_reg_2),
        .I2(\idelay_tap_cnt_r[0][0][3]_i_4_n_0 ),
        .I3(rstdiv0_sync_r1_reg_rep__10_0),
        .O(\idelay_tap_cnt_r[0][0][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \idelay_tap_cnt_r[0][1][0]_i_1 
       (.I0(rstdiv0_sync_r1_reg_rep__10_0),
        .I1(idelay_ce_int),
        .I2(\idelay_tap_cnt_r_reg[0][0][4]_0 [0]),
        .I3(rstdiv0_sync_r1_reg_rep__10_1),
        .I4(\idelay_tap_cnt_r_reg_n_0_[0][1][0] ),
        .O(\idelay_tap_cnt_r[0][1][0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0ACA)) 
    \idelay_tap_cnt_r[0][1][1]_i_1 
       (.I0(\idelay_tap_cnt_r_reg_n_0_[0][1][1] ),
        .I1(cal1_dq_idel_ce_reg_0),
        .I2(rstdiv0_sync_r1_reg_rep__10_1),
        .I3(rstdiv0_sync_r1_reg_rep__10_0),
        .O(\idelay_tap_cnt_r[0][1][1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0ACA)) 
    \idelay_tap_cnt_r[0][1][2]_i_1 
       (.I0(\idelay_tap_cnt_r_reg_n_0_[0][1][2] ),
        .I1(cal1_dq_idel_ce_reg_1),
        .I2(rstdiv0_sync_r1_reg_rep__10_1),
        .I3(rstdiv0_sync_r1_reg_rep__10_0),
        .O(\idelay_tap_cnt_r[0][1][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4884FFFF48840000)) 
    \idelay_tap_cnt_r[0][1][3]_i_1 
       (.I0(\idelay_tap_cnt_r_reg[0][0][3]_0 ),
        .I1(\idelay_tap_cnt_r[0][0][3]_i_3_n_0 ),
        .I2(\idelay_tap_cnt_r_reg[0][0][4]_0 [3]),
        .I3(\idelay_tap_cnt_r_reg[0][0][4]_0 [2]),
        .I4(rstdiv0_sync_r1_reg_rep__10_1),
        .I5(\idelay_tap_cnt_r_reg_n_0_[0][1][3] ),
        .O(\idelay_tap_cnt_r[0][1][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \idelay_tap_cnt_r[0][1][3]_i_3 
       (.I0(\rnk_cnt_r_reg_n_0_[1] ),
        .I1(\rnk_cnt_r_reg_n_0_[0] ),
        .I2(\rd_mux_sel_r_reg[0]_0 ),
        .O(\idelay_tap_cnt_r_reg[0][1][1]_0 ));
  LUT4 #(
    .INIT(16'h0ACA)) 
    \idelay_tap_cnt_r[0][1][4]_i_1 
       (.I0(\idelay_tap_cnt_r_reg_n_0_[0][1][4] ),
        .I1(cal1_dq_idel_ce_reg_2),
        .I2(rstdiv0_sync_r1_reg_rep__10_1),
        .I3(rstdiv0_sync_r1_reg_rep__10_0),
        .O(\idelay_tap_cnt_r[0][1][4]_i_1_n_0 ));
  FDRE \idelay_tap_cnt_r_reg[0][0][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\idelay_tap_cnt_r[0][0][0]_i_1_n_0 ),
        .Q(\idelay_tap_cnt_r_reg_n_0_[0][0][0] ),
        .R(1'b0));
  FDRE \idelay_tap_cnt_r_reg[0][0][1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\idelay_tap_cnt_r[0][0][1]_i_1_n_0 ),
        .Q(\idelay_tap_cnt_r_reg_n_0_[0][0][1] ),
        .R(1'b0));
  FDRE \idelay_tap_cnt_r_reg[0][0][2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\idelay_tap_cnt_r[0][0][2]_i_1_n_0 ),
        .Q(\idelay_tap_cnt_r_reg_n_0_[0][0][2] ),
        .R(1'b0));
  FDRE \idelay_tap_cnt_r_reg[0][0][3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\idelay_tap_cnt_r[0][0][3]_i_1_n_0 ),
        .Q(\idelay_tap_cnt_r_reg_n_0_[0][0][3] ),
        .R(1'b0));
  FDRE \idelay_tap_cnt_r_reg[0][0][4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\idelay_tap_cnt_r[0][0][4]_i_1_n_0 ),
        .Q(\idelay_tap_cnt_r_reg_n_0_[0][0][4] ),
        .R(1'b0));
  FDRE \idelay_tap_cnt_r_reg[0][1][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\idelay_tap_cnt_r[0][1][0]_i_1_n_0 ),
        .Q(\idelay_tap_cnt_r_reg_n_0_[0][1][0] ),
        .R(1'b0));
  FDRE \idelay_tap_cnt_r_reg[0][1][1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\idelay_tap_cnt_r[0][1][1]_i_1_n_0 ),
        .Q(\idelay_tap_cnt_r_reg_n_0_[0][1][1] ),
        .R(1'b0));
  FDRE \idelay_tap_cnt_r_reg[0][1][2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\idelay_tap_cnt_r[0][1][2]_i_1_n_0 ),
        .Q(\idelay_tap_cnt_r_reg_n_0_[0][1][2] ),
        .R(1'b0));
  FDRE \idelay_tap_cnt_r_reg[0][1][3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\idelay_tap_cnt_r[0][1][3]_i_1_n_0 ),
        .Q(\idelay_tap_cnt_r_reg_n_0_[0][1][3] ),
        .R(1'b0));
  FDRE \idelay_tap_cnt_r_reg[0][1][4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\idelay_tap_cnt_r[0][1][4]_i_1_n_0 ),
        .Q(\idelay_tap_cnt_r_reg_n_0_[0][1][4] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \idelay_tap_cnt_slice_r[0]_i_1 
       (.I0(\idelay_tap_cnt_r_reg_n_0_[0][1][0] ),
        .I1(\rd_mux_sel_r_reg[0]_0 ),
        .I2(\idelay_tap_cnt_r_reg_n_0_[0][0][0] ),
        .O(idelay_tap_cnt_r[0]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \idelay_tap_cnt_slice_r[1]_i_1 
       (.I0(\idelay_tap_cnt_r_reg_n_0_[0][1][1] ),
        .I1(\rd_mux_sel_r_reg[0]_0 ),
        .I2(\idelay_tap_cnt_r_reg_n_0_[0][0][1] ),
        .O(idelay_tap_cnt_r[1]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \idelay_tap_cnt_slice_r[2]_i_1 
       (.I0(\idelay_tap_cnt_r_reg_n_0_[0][1][2] ),
        .I1(\rd_mux_sel_r_reg[0]_0 ),
        .I2(\idelay_tap_cnt_r_reg_n_0_[0][0][2] ),
        .O(idelay_tap_cnt_r[2]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \idelay_tap_cnt_slice_r[3]_i_1 
       (.I0(\idelay_tap_cnt_r_reg_n_0_[0][1][3] ),
        .I1(\rd_mux_sel_r_reg[0]_0 ),
        .I2(\idelay_tap_cnt_r_reg_n_0_[0][0][3] ),
        .O(idelay_tap_cnt_r[3]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \idelay_tap_cnt_slice_r[4]_i_1 
       (.I0(\idelay_tap_cnt_r_reg_n_0_[0][1][4] ),
        .I1(\rd_mux_sel_r_reg[0]_0 ),
        .I2(\idelay_tap_cnt_r_reg_n_0_[0][0][4] ),
        .O(idelay_tap_cnt_r[4]));
  FDRE \idelay_tap_cnt_slice_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(idelay_tap_cnt_r[0]),
        .Q(\idelay_tap_cnt_r_reg[0][0][4]_0 [0]),
        .R(SR));
  FDRE \idelay_tap_cnt_slice_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(idelay_tap_cnt_r[1]),
        .Q(\idelay_tap_cnt_r_reg[0][0][4]_0 [1]),
        .R(SR));
  FDRE \idelay_tap_cnt_slice_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(idelay_tap_cnt_r[2]),
        .Q(\idelay_tap_cnt_r_reg[0][0][4]_0 [2]),
        .R(SR));
  FDRE \idelay_tap_cnt_slice_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(idelay_tap_cnt_r[3]),
        .Q(\idelay_tap_cnt_r_reg[0][0][4]_0 [3]),
        .R(SR));
  FDRE \idelay_tap_cnt_slice_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(idelay_tap_cnt_r[4]),
        .Q(\idelay_tap_cnt_r_reg[0][0][4]_0 [4]),
        .R(SR));
  LUT5 #(
    .INIT(32'h000000FE)) 
    idelay_tap_limit_r_i_1
       (.I0(idelay_tap_limit_r_reg_n_0),
        .I1(idelay_tap_limit_r_i_2_n_0),
        .I2(idelay_tap_limit_r_i_3_n_0),
        .I3(idelay_tap_limit_r_reg_0),
        .I4(rstdiv0_sync_r1_reg_rep__10_0),
        .O(idelay_tap_limit_r_i_1_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    idelay_tap_limit_r_i_2
       (.I0(\idelay_tap_cnt_r_reg_n_0_[0][1][1] ),
        .I1(\idelay_tap_cnt_r_reg_n_0_[0][1][2] ),
        .I2(\rd_mux_sel_r_reg[0]_0 ),
        .I3(\idelay_tap_cnt_r_reg_n_0_[0][1][0] ),
        .I4(\idelay_tap_cnt_r_reg_n_0_[0][1][4] ),
        .I5(\idelay_tap_cnt_r_reg_n_0_[0][1][3] ),
        .O(idelay_tap_limit_r_i_2_n_0));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    idelay_tap_limit_r_i_3
       (.I0(\idelay_tap_cnt_r_reg_n_0_[0][0][1] ),
        .I1(\idelay_tap_cnt_r_reg_n_0_[0][0][2] ),
        .I2(\idelay_tap_cnt_r_reg_n_0_[0][0][0] ),
        .I3(\rd_mux_sel_r_reg[0]_0 ),
        .I4(\idelay_tap_cnt_r_reg_n_0_[0][0][4] ),
        .I5(\idelay_tap_cnt_r_reg_n_0_[0][0][3] ),
        .O(idelay_tap_limit_r_i_3_n_0));
  FDRE idelay_tap_limit_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(idelay_tap_limit_r_i_1_n_0),
        .Q(idelay_tap_limit_r_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'h00E0F0F0)) 
    \init_state_r[1]_i_11 
       (.I0(rdlvl_last_byte_done),
        .I1(\one_rank.stg1_wr_done_reg ),
        .I2(pi_calib_done),
        .I3(\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[47] ),
        .I4(dqs_found_done_r_reg),
        .O(\init_state_r_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'h4044FFFF)) 
    \init_state_r[2]_i_15 
       (.I0(\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[47] ),
        .I1(dqs_found_done_r_reg),
        .I2(rdlvl_last_byte_done),
        .I3(\one_rank.stg1_wr_done_reg ),
        .I4(pi_calib_done),
        .O(\init_state_r_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \init_state_r[3]_i_8 
       (.I0(\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[47] ),
        .I1(dqs_found_done_r_reg),
        .O(\init_state_r_reg[3] ));
  LUT2 #(
    .INIT(4'h8)) 
    \init_state_r[6]_i_39 
       (.I0(pi_fine_dly_dec_done),
        .I1(po_ck_addr_cmd_delay_done),
        .O(ck_addr_cmd_delay_done));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \mpr_2to1.idel_mpr_pat_detect_r_i_1 
       (.I0(\mpr_2to1.idel_mpr_pat_detect_r_i_2_n_0 ),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[1] ),
        .I2(rstdiv0_sync_r1_reg_rep__10_0),
        .I3(inhibit_edge_detect_r),
        .I4(\mpr_2to1.inhibit_edge_detect_r_i_4_n_0 ),
        .I5(\mpr_2to1.idel_mpr_pat_detect_r_i_3_n_0 ),
        .O(\mpr_2to1.idel_mpr_pat_detect_r_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000020)) 
    \mpr_2to1.idel_mpr_pat_detect_r_i_2 
       (.I0(\mpr_2to1.stable_idel_cnt[2]_i_4_n_0 ),
        .I1(\mpr_2to1.stable_idel_cnt_reg_n_0_[0] ),
        .I2(\mpr_2to1.stable_idel_cnt_reg_n_0_[1] ),
        .I3(\mpr_2to1.stable_idel_cnt_reg_n_0_[2] ),
        .I4(\mpr_2to1.inhibit_edge_detect_r_i_2_n_0 ),
        .I5(idel_mpr_pat_detect_r),
        .O(\mpr_2to1.idel_mpr_pat_detect_r_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1000)) 
    \mpr_2to1.idel_mpr_pat_detect_r_i_3 
       (.I0(\mpr_2to1.stable_idel_cnt_reg_n_0_[2] ),
        .I1(\mpr_2to1.stable_idel_cnt_reg_n_0_[1] ),
        .I2(out[2]),
        .I3(\FSM_onehot_cal1_state_r_reg[18]_0 ),
        .O(\mpr_2to1.idel_mpr_pat_detect_r_i_3_n_0 ));
  FDRE \mpr_2to1.idel_mpr_pat_detect_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\mpr_2to1.idel_mpr_pat_detect_r_i_1_n_0 ),
        .Q(idel_mpr_pat_detect_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBF00)) 
    \mpr_2to1.inhibit_edge_detect_r_i_1 
       (.I0(\mpr_2to1.inhibit_edge_detect_r_i_2_n_0 ),
        .I1(out[2]),
        .I2(\mpr_2to1.inhibit_edge_detect_r_i_3_n_0 ),
        .I3(inhibit_edge_detect_r),
        .I4(\mpr_2to1.inhibit_edge_detect_r_i_4_n_0 ),
        .I5(rstdiv0_sync_r1_reg_rep__10_0),
        .O(\mpr_2to1.inhibit_edge_detect_r_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \mpr_2to1.inhibit_edge_detect_r_i_2 
       (.I0(mpr_rd_fall1_prev_r),
        .I1(mpr_rd_rise1_prev_r),
        .I2(mpr_rd_fall0_prev_r),
        .I3(mpr_rd_rise0_prev_r),
        .O(\mpr_2to1.inhibit_edge_detect_r_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    \mpr_2to1.inhibit_edge_detect_r_i_3 
       (.I0(idelay_tap_cnt_r[1]),
        .I1(\idelay_tap_cnt_r_reg_n_0_[0][1][3] ),
        .I2(\rd_mux_sel_r_reg[0]_0 ),
        .I3(\idelay_tap_cnt_r_reg_n_0_[0][0][3] ),
        .I4(idelay_tap_cnt_r[2]),
        .I5(idelay_tap_cnt_r[4]),
        .O(\mpr_2to1.inhibit_edge_detect_r_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \mpr_2to1.inhibit_edge_detect_r_i_4 
       (.I0(mpr_rd_fall1_prev_r),
        .I1(mpr_rd_fall0_prev_r),
        .I2(mpr_rd_rise0_prev_r),
        .I3(mpr_rd_rise1_prev_r),
        .O(\mpr_2to1.inhibit_edge_detect_r_i_4_n_0 ));
  FDRE \mpr_2to1.inhibit_edge_detect_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\mpr_2to1.inhibit_edge_detect_r_i_1_n_0 ),
        .Q(inhibit_edge_detect_r),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h06)) 
    \mpr_2to1.stable_idel_cnt[0]_i_1 
       (.I0(\mpr_2to1.stable_idel_cnt_reg_n_0_[0] ),
        .I1(stable_idel_cnt),
        .I2(stable_idel_cnt0),
        .O(\mpr_2to1.stable_idel_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \mpr_2to1.stable_idel_cnt[1]_i_1 
       (.I0(\mpr_2to1.stable_idel_cnt_reg_n_0_[1] ),
        .I1(stable_idel_cnt),
        .I2(\mpr_2to1.stable_idel_cnt_reg_n_0_[0] ),
        .I3(stable_idel_cnt0),
        .O(\mpr_2to1.stable_idel_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \mpr_2to1.stable_idel_cnt[2]_i_1 
       (.I0(\mpr_2to1.stable_idel_cnt_reg_n_0_[2] ),
        .I1(stable_idel_cnt),
        .I2(\mpr_2to1.stable_idel_cnt_reg_n_0_[1] ),
        .I3(\mpr_2to1.stable_idel_cnt_reg_n_0_[0] ),
        .I4(stable_idel_cnt0),
        .O(\mpr_2to1.stable_idel_cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4440444444404040)) 
    \mpr_2to1.stable_idel_cnt[2]_i_2 
       (.I0(\mpr_2to1.stable_idel_cnt[2]_i_4_n_0 ),
        .I1(\mpr_2to1.idel_mpr_pat_detect_r_i_3_n_0 ),
        .I2(\mpr_2to1.inhibit_edge_detect_r_i_3_n_0 ),
        .I3(\idelay_tap_cnt_r_reg_n_0_[0][1][0] ),
        .I4(\rd_mux_sel_r_reg[0]_0 ),
        .I5(\idelay_tap_cnt_r_reg_n_0_[0][0][0] ),
        .O(stable_idel_cnt));
  LUT3 #(
    .INIT(8'hFE)) 
    \mpr_2to1.stable_idel_cnt[2]_i_3 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[1] ),
        .I1(rstdiv0_sync_r1_reg_rep__10_0),
        .I2(\mpr_2to1.stable_idel_cnt[2]_i_4_n_0 ),
        .O(stable_idel_cnt0));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    \mpr_2to1.stable_idel_cnt[2]_i_4 
       (.I0(mpr_rd_rise1_prev_r),
        .I1(\gen_mux_rd[0].mux_rd_rise1_r_reg_n_0_[0] ),
        .I2(mpr_rd_rise0_prev_r),
        .I3(\gen_mux_rd[0].mux_rd_rise0_r_reg_n_0_[0] ),
        .I4(\mpr_2to1.stable_idel_cnt[2]_i_5_n_0 ),
        .O(\mpr_2to1.stable_idel_cnt[2]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \mpr_2to1.stable_idel_cnt[2]_i_5 
       (.I0(\gen_mux_rd[0].mux_rd_fall1_r_reg_n_0_[0] ),
        .I1(mpr_rd_fall1_prev_r),
        .I2(\gen_mux_rd[0].mux_rd_fall0_r_reg_n_0_[0] ),
        .I3(mpr_rd_fall0_prev_r),
        .O(\mpr_2to1.stable_idel_cnt[2]_i_5_n_0 ));
  FDRE \mpr_2to1.stable_idel_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\mpr_2to1.stable_idel_cnt[0]_i_1_n_0 ),
        .Q(\mpr_2to1.stable_idel_cnt_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \mpr_2to1.stable_idel_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\mpr_2to1.stable_idel_cnt[1]_i_1_n_0 ),
        .Q(\mpr_2to1.stable_idel_cnt_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \mpr_2to1.stable_idel_cnt_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\mpr_2to1.stable_idel_cnt[2]_i_1_n_0 ),
        .Q(\mpr_2to1.stable_idel_cnt_reg_n_0_[2] ),
        .R(1'b0));
  FDRE mpr_dec_cpt_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_onehot_cal1_state_r_reg[2]_0 ),
        .Q(\FSM_onehot_cal1_state_r_reg[5]_0 ),
        .R(SR));
  LUT3 #(
    .INIT(8'hF8)) 
    mpr_rd_fall0_prev_r_i_1
       (.I0(\FSM_onehot_cal1_state_r_reg[18]_0 ),
        .I1(out[2]),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[1] ),
        .O(mpr_rd_rise0_prev_r0));
  FDRE mpr_rd_fall0_prev_r_reg
       (.C(CLK),
        .CE(mpr_rd_rise0_prev_r0),
        .D(\gen_mux_rd[0].mux_rd_fall0_r_reg_n_0_[0] ),
        .Q(mpr_rd_fall0_prev_r),
        .R(1'b0));
  FDRE mpr_rd_fall1_prev_r_reg
       (.C(CLK),
        .CE(mpr_rd_rise0_prev_r0),
        .D(\gen_mux_rd[0].mux_rd_fall1_r_reg_n_0_[0] ),
        .Q(mpr_rd_fall1_prev_r),
        .R(1'b0));
  FDRE mpr_rd_rise0_prev_r_reg
       (.C(CLK),
        .CE(mpr_rd_rise0_prev_r0),
        .D(\gen_mux_rd[0].mux_rd_rise0_r_reg_n_0_[0] ),
        .Q(mpr_rd_rise0_prev_r),
        .R(1'b0));
  FDRE mpr_rd_rise1_prev_r_reg
       (.C(CLK),
        .CE(mpr_rd_rise0_prev_r0),
        .D(\gen_mux_rd[0].mux_rd_rise1_r_reg_n_0_[0] ),
        .Q(mpr_rd_rise1_prev_r),
        .R(1'b0));
  FDRE mpr_rdlvl_start_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(mpr_rdlvl_start_reg),
        .Q(mpr_rdlvl_start_r),
        .R(1'b0));
  FDRE mux_rd_valid_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(if_empty_v),
        .Q(E),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF20002020)) 
    new_cnt_cpt_r_i_1
       (.I0(out[0]),
        .I1(rdlvl_stg1_start_r),
        .I2(rdlvl_stg1_start_reg),
        .I3(mpr_rdlvl_start_r),
        .I4(mpr_rdlvl_start_reg),
        .I5(new_cnt_cpt_r_i_2_n_0),
        .O(new_cnt_cpt_r));
  LUT5 #(
    .INIT(32'hEF000000)) 
    new_cnt_cpt_r_i_2
       (.I0(\rnk_cnt_r_reg_n_0_[1] ),
        .I1(\rnk_cnt_r_reg_n_0_[0] ),
        .I2(\rd_mux_sel_r_reg[0]_0 ),
        .I3(prech_done),
        .I4(out[9]),
        .O(new_cnt_cpt_r_i_2_n_0));
  FDRE new_cnt_cpt_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(new_cnt_cpt_r),
        .Q(idelay_tap_limit_r_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    \phaser_in_gen.phaser_in_i_1 
       (.I0(calib_zero_inputs),
        .I1(pi_stg2_load),
        .I2(\calib_sel_reg[1] ),
        .I3(calib_in_common),
        .O(C_pi_counter_load_en81_out));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    \phaser_in_gen.phaser_in_i_10 
       (.I0(calib_zero_inputs),
        .I1(pi_stg2_reg_l[1]),
        .I2(\calib_sel_reg[1] ),
        .I3(calib_in_common),
        .O(\pi_dqs_found_lanes_r1_reg[2] [1]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'h4044)) 
    \phaser_in_gen.phaser_in_i_10__0 
       (.I0(calib_zero_inputs),
        .I1(pi_stg2_reg_l[1]),
        .I2(calib_in_common),
        .I3(\calib_sel_reg[1] ),
        .O(COUNTERLOADVAL[1]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    \phaser_in_gen.phaser_in_i_11 
       (.I0(calib_zero_inputs),
        .I1(pi_stg2_reg_l[0]),
        .I2(\calib_sel_reg[1] ),
        .I3(calib_in_common),
        .O(\pi_dqs_found_lanes_r1_reg[2] [0]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'h4044)) 
    \phaser_in_gen.phaser_in_i_11__0 
       (.I0(calib_zero_inputs),
        .I1(pi_stg2_reg_l[0]),
        .I2(calib_in_common),
        .I3(\calib_sel_reg[1] ),
        .O(COUNTERLOADVAL[0]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'h4404)) 
    \phaser_in_gen.phaser_in_i_1__0 
       (.I0(calib_zero_inputs),
        .I1(pi_stg2_load),
        .I2(\calib_sel_reg[1] ),
        .I3(calib_in_common),
        .O(A_pi_counter_load_en146_out));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'h0E0E0E00)) 
    \phaser_in_gen.phaser_in_i_3 
       (.I0(tempmon_pi_f_en_r),
        .I1(rdlvl_pi_stg2_f_en),
        .I2(calib_zero_inputs),
        .I3(\calib_sel_reg[1] ),
        .I4(calib_in_common),
        .O(C_pi_fine_enable77_out));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'h0E0E000E)) 
    \phaser_in_gen.phaser_in_i_3__0 
       (.I0(tempmon_pi_f_en_r),
        .I1(rdlvl_pi_stg2_f_en),
        .I2(calib_zero_inputs),
        .I3(\calib_sel_reg[1] ),
        .I4(calib_in_common),
        .O(A_pi_fine_enable142_out));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'h0E0E0E00)) 
    \phaser_in_gen.phaser_in_i_4 
       (.I0(tempmon_pi_f_inc_r),
        .I1(rdlvl_pi_stg2_f_incdec),
        .I2(calib_zero_inputs),
        .I3(\calib_sel_reg[1] ),
        .I4(calib_in_common),
        .O(C_pi_fine_inc79_out));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'h0E0E000E)) 
    \phaser_in_gen.phaser_in_i_4__0 
       (.I0(tempmon_pi_f_inc_r),
        .I1(rdlvl_pi_stg2_f_incdec),
        .I2(calib_zero_inputs),
        .I3(\calib_sel_reg[1] ),
        .I4(calib_in_common),
        .O(A_pi_fine_inc144_out));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    \phaser_in_gen.phaser_in_i_6 
       (.I0(calib_zero_inputs),
        .I1(pi_stg2_reg_l[5]),
        .I2(\calib_sel_reg[1] ),
        .I3(calib_in_common),
        .O(\pi_dqs_found_lanes_r1_reg[2] [5]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'h4044)) 
    \phaser_in_gen.phaser_in_i_6__0 
       (.I0(calib_zero_inputs),
        .I1(pi_stg2_reg_l[5]),
        .I2(calib_in_common),
        .I3(\calib_sel_reg[1] ),
        .O(COUNTERLOADVAL[5]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    \phaser_in_gen.phaser_in_i_7 
       (.I0(calib_zero_inputs),
        .I1(pi_stg2_reg_l[4]),
        .I2(\calib_sel_reg[1] ),
        .I3(calib_in_common),
        .O(\pi_dqs_found_lanes_r1_reg[2] [4]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'h4044)) 
    \phaser_in_gen.phaser_in_i_7__0 
       (.I0(calib_zero_inputs),
        .I1(pi_stg2_reg_l[4]),
        .I2(calib_in_common),
        .I3(\calib_sel_reg[1] ),
        .O(COUNTERLOADVAL[4]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    \phaser_in_gen.phaser_in_i_8 
       (.I0(calib_zero_inputs),
        .I1(pi_stg2_reg_l[3]),
        .I2(\calib_sel_reg[1] ),
        .I3(calib_in_common),
        .O(\pi_dqs_found_lanes_r1_reg[2] [3]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'h4044)) 
    \phaser_in_gen.phaser_in_i_8__0 
       (.I0(calib_zero_inputs),
        .I1(pi_stg2_reg_l[3]),
        .I2(calib_in_common),
        .I3(\calib_sel_reg[1] ),
        .O(COUNTERLOADVAL[3]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    \phaser_in_gen.phaser_in_i_9 
       (.I0(calib_zero_inputs),
        .I1(pi_stg2_reg_l[2]),
        .I2(\calib_sel_reg[1] ),
        .I3(calib_in_common),
        .O(\pi_dqs_found_lanes_r1_reg[2] [2]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'h4044)) 
    \phaser_in_gen.phaser_in_i_9__0 
       (.I0(calib_zero_inputs),
        .I1(pi_stg2_reg_l[2]),
        .I2(calib_in_common),
        .I3(\calib_sel_reg[1] ),
        .O(COUNTERLOADVAL[2]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    pi_cnt_dec_i_2
       (.I0(dqs_po_dec_done_r2),
        .I1(wait_cnt_r_reg__0[0]),
        .I2(wait_cnt_r_reg__0[1]),
        .I3(wait_cnt_r_reg__0[3]),
        .I4(wait_cnt_r_reg__0[2]),
        .O(pi_cnt_dec_reg_0));
  FDRE pi_cnt_dec_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r1_reg_rep__10),
        .Q(pi_en_stg2_f_timing_reg_0),
        .R(1'b0));
  FDRE pi_en_stg2_f_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pi_en_stg2_f_timing),
        .Q(rdlvl_pi_stg2_f_en),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    pi_en_stg2_f_timing_i_1
       (.I0(cal1_dlyce_cpt_r_reg_n_0),
        .I1(pi_en_stg2_f_timing_reg_0),
        .O(pi_en_stg2_f_timing_i_1_n_0));
  FDRE pi_en_stg2_f_timing_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pi_en_stg2_f_timing_i_1_n_0),
        .Q(pi_en_stg2_f_timing),
        .R(rstdiv0_sync_r1_reg_rep));
  FDRE pi_fine_dly_dec_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(fine_dly_dec_done_r2),
        .Q(pi_fine_dly_dec_done),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0808FB08)) 
    \pi_rdval_cnt[0]_i_1 
       (.I0(\pi_counter_read_val_reg[5] [0]),
        .I1(dqs_po_dec_done_r1),
        .I2(dqs_po_dec_done_r2),
        .I3(fine_dly_dec_done_r1_reg_0),
        .I4(pi_rdval_cnt[0]),
        .O(\pi_rdval_cnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9A9AFF9A9A9A009A)) 
    \pi_rdval_cnt[1]_i_1 
       (.I0(pi_rdval_cnt[1]),
        .I1(pi_rdval_cnt[0]),
        .I2(fine_dly_dec_done_r1_reg_0),
        .I3(dqs_po_dec_done_r1),
        .I4(dqs_po_dec_done_r2),
        .I5(\pi_counter_read_val_reg[5] [1]),
        .O(\pi_rdval_cnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000E100E100)) 
    \pi_rdval_cnt[2]_i_1 
       (.I0(pi_rdval_cnt[1]),
        .I1(pi_rdval_cnt[0]),
        .I2(pi_rdval_cnt[2]),
        .I3(fine_dly_dec_done_r1_reg_0),
        .I4(\pi_counter_read_val_reg[5] [2]),
        .I5(\pi_rdval_cnt[3]_i_3_n_0 ),
        .O(\pi_rdval_cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF00000FE00FE0)) 
    \pi_rdval_cnt[3]_i_1 
       (.I0(pi_rdval_cnt[5]),
        .I1(pi_rdval_cnt[4]),
        .I2(\pi_rdval_cnt[3]_i_2_n_0 ),
        .I3(pi_rdval_cnt[3]),
        .I4(\pi_counter_read_val_reg[5] [3]),
        .I5(\pi_rdval_cnt[3]_i_3_n_0 ),
        .O(\pi_rdval_cnt[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \pi_rdval_cnt[3]_i_2 
       (.I0(pi_rdval_cnt[2]),
        .I1(pi_rdval_cnt[1]),
        .I2(pi_rdval_cnt[0]),
        .O(\pi_rdval_cnt[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \pi_rdval_cnt[3]_i_3 
       (.I0(dqs_po_dec_done_r1),
        .I1(dqs_po_dec_done_r2),
        .O(\pi_rdval_cnt[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2C2C2C2CFF002C2C)) 
    \pi_rdval_cnt[4]_i_1 
       (.I0(pi_rdval_cnt[5]),
        .I1(pi_rdval_cnt[4]),
        .I2(\pi_rdval_cnt[4]_i_2_n_0 ),
        .I3(\pi_counter_read_val_reg[5] [4]),
        .I4(dqs_po_dec_done_r1),
        .I5(dqs_po_dec_done_r2),
        .O(\pi_rdval_cnt[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pi_rdval_cnt[4]_i_2 
       (.I0(pi_rdval_cnt[0]),
        .I1(pi_rdval_cnt[1]),
        .I2(pi_rdval_cnt[2]),
        .I3(pi_rdval_cnt[3]),
        .O(\pi_rdval_cnt[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF5D)) 
    \pi_rdval_cnt[5]_i_1 
       (.I0(fine_dly_dec_done_r1_reg_0),
        .I1(dqs_po_dec_done_r1),
        .I2(dqs_po_dec_done_r2),
        .I3(pi_en_stg2_f_timing_reg_0),
        .O(\pi_rdval_cnt[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'h30AA3030)) 
    \pi_rdval_cnt[5]_i_2 
       (.I0(\pi_counter_read_val_reg[5] [5]),
        .I1(\pi_rdval_cnt[5]_i_4_n_0 ),
        .I2(pi_rdval_cnt[5]),
        .I3(dqs_po_dec_done_r2),
        .I4(dqs_po_dec_done_r1),
        .O(\pi_rdval_cnt[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \pi_rdval_cnt[5]_i_3 
       (.I0(pi_rdval_cnt[5]),
        .I1(pi_rdval_cnt[4]),
        .I2(pi_rdval_cnt[0]),
        .I3(pi_rdval_cnt[1]),
        .I4(pi_rdval_cnt[2]),
        .I5(pi_rdval_cnt[3]),
        .O(fine_dly_dec_done_r1_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \pi_rdval_cnt[5]_i_4 
       (.I0(pi_rdval_cnt[3]),
        .I1(pi_rdval_cnt[2]),
        .I2(pi_rdval_cnt[1]),
        .I3(pi_rdval_cnt[0]),
        .I4(pi_rdval_cnt[4]),
        .O(\pi_rdval_cnt[5]_i_4_n_0 ));
  FDRE \pi_rdval_cnt_reg[0] 
       (.C(CLK),
        .CE(\pi_rdval_cnt[5]_i_1_n_0 ),
        .D(\pi_rdval_cnt[0]_i_1_n_0 ),
        .Q(pi_rdval_cnt[0]),
        .R(rstdiv0_sync_r1_reg_rep));
  FDRE \pi_rdval_cnt_reg[1] 
       (.C(CLK),
        .CE(\pi_rdval_cnt[5]_i_1_n_0 ),
        .D(\pi_rdval_cnt[1]_i_1_n_0 ),
        .Q(pi_rdval_cnt[1]),
        .R(rstdiv0_sync_r1_reg_rep));
  FDRE \pi_rdval_cnt_reg[2] 
       (.C(CLK),
        .CE(\pi_rdval_cnt[5]_i_1_n_0 ),
        .D(\pi_rdval_cnt[2]_i_1_n_0 ),
        .Q(pi_rdval_cnt[2]),
        .R(rstdiv0_sync_r1_reg_rep));
  FDRE \pi_rdval_cnt_reg[3] 
       (.C(CLK),
        .CE(\pi_rdval_cnt[5]_i_1_n_0 ),
        .D(\pi_rdval_cnt[3]_i_1_n_0 ),
        .Q(pi_rdval_cnt[3]),
        .R(rstdiv0_sync_r1_reg_rep));
  FDRE \pi_rdval_cnt_reg[4] 
       (.C(CLK),
        .CE(\pi_rdval_cnt[5]_i_1_n_0 ),
        .D(\pi_rdval_cnt[4]_i_1_n_0 ),
        .Q(pi_rdval_cnt[4]),
        .R(rstdiv0_sync_r1_reg_rep));
  FDRE \pi_rdval_cnt_reg[5] 
       (.C(CLK),
        .CE(\pi_rdval_cnt[5]_i_1_n_0 ),
        .D(\pi_rdval_cnt[5]_i_2_n_0 ),
        .Q(pi_rdval_cnt[5]),
        .R(rstdiv0_sync_r1_reg_rep));
  FDRE pi_stg2_f_incdec_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pi_stg2_f_incdec_timing),
        .Q(rdlvl_pi_stg2_f_incdec),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0400)) 
    pi_stg2_f_incdec_timing_i_1
       (.I0(pi_en_stg2_f_timing_reg_0),
        .I1(cal1_dlyce_cpt_r_reg_n_0),
        .I2(rstdiv0_sync_r1_reg_rep__10_0),
        .I3(cal1_dlyinc_cpt_r_reg_n_0),
        .O(pi_stg2_f_incdec_timing0));
  FDRE pi_stg2_f_incdec_timing_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pi_stg2_f_incdec_timing0),
        .Q(pi_stg2_f_incdec_timing),
        .R(1'b0));
  FDRE pi_stg2_load_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pi_stg2_load_timing),
        .Q(pi_stg2_load),
        .R(1'b0));
  FDRE pi_stg2_load_timing_reg
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_onehot_cal1_state_r_reg[34]_2 ),
        .Q(pi_stg2_load_timing),
        .R(1'b0));
  FDRE \pi_stg2_reg_l_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_stg2_reg_l_timing[0]),
        .Q(pi_stg2_reg_l[0]),
        .R(1'b0));
  FDRE \pi_stg2_reg_l_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_stg2_reg_l_timing[1]),
        .Q(pi_stg2_reg_l[1]),
        .R(1'b0));
  FDRE \pi_stg2_reg_l_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_stg2_reg_l_timing[2]),
        .Q(pi_stg2_reg_l[2]),
        .R(1'b0));
  FDRE \pi_stg2_reg_l_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_stg2_reg_l_timing[3]),
        .Q(pi_stg2_reg_l[3]),
        .R(1'b0));
  FDRE \pi_stg2_reg_l_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_stg2_reg_l_timing[4]),
        .Q(pi_stg2_reg_l[4]),
        .R(1'b0));
  FDRE \pi_stg2_reg_l_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_stg2_reg_l_timing[5]),
        .Q(pi_stg2_reg_l[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pi_stg2_reg_l_timing[0]_i_1 
       (.I0(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][0] ),
        .I1(\regl_dqs_cnt_reg_n_0_[0] ),
        .I2(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][0] ),
        .O(\pi_stg2_reg_l_timing[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pi_stg2_reg_l_timing[1]_i_1 
       (.I0(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][1] ),
        .I1(\regl_dqs_cnt_reg_n_0_[0] ),
        .I2(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][1] ),
        .O(\pi_stg2_reg_l_timing[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pi_stg2_reg_l_timing[2]_i_1 
       (.I0(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][2] ),
        .I1(\regl_dqs_cnt_reg_n_0_[0] ),
        .I2(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][2] ),
        .O(\pi_stg2_reg_l_timing[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pi_stg2_reg_l_timing[3]_i_1 
       (.I0(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][3] ),
        .I1(\regl_dqs_cnt_reg_n_0_[0] ),
        .I2(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][3] ),
        .O(\pi_stg2_reg_l_timing[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pi_stg2_reg_l_timing[4]_i_1 
       (.I0(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][4] ),
        .I1(\regl_dqs_cnt_reg_n_0_[0] ),
        .I2(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][4] ),
        .O(\pi_stg2_reg_l_timing[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFBF)) 
    \pi_stg2_reg_l_timing[5]_i_1 
       (.I0(\regl_dqs_cnt_reg[1]_1 ),
        .I1(\regl_dqs_cnt_reg[1]_0 ),
        .I2(out[11]),
        .I3(\regl_dqs_cnt_r_reg[1]_0 ),
        .O(\pi_stg2_reg_l_timing[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pi_stg2_reg_l_timing[5]_i_2 
       (.I0(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][5] ),
        .I1(\regl_dqs_cnt_reg_n_0_[0] ),
        .I2(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][5] ),
        .O(\pi_stg2_reg_l_timing[5]_i_2_n_0 ));
  FDRE \pi_stg2_reg_l_timing_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pi_stg2_reg_l_timing[0]_i_1_n_0 ),
        .Q(pi_stg2_reg_l_timing[0]),
        .R(\pi_stg2_reg_l_timing[5]_i_1_n_0 ));
  FDRE \pi_stg2_reg_l_timing_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pi_stg2_reg_l_timing[1]_i_1_n_0 ),
        .Q(pi_stg2_reg_l_timing[1]),
        .R(\pi_stg2_reg_l_timing[5]_i_1_n_0 ));
  FDRE \pi_stg2_reg_l_timing_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pi_stg2_reg_l_timing[2]_i_1_n_0 ),
        .Q(pi_stg2_reg_l_timing[2]),
        .R(\pi_stg2_reg_l_timing[5]_i_1_n_0 ));
  FDRE \pi_stg2_reg_l_timing_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pi_stg2_reg_l_timing[3]_i_1_n_0 ),
        .Q(pi_stg2_reg_l_timing[3]),
        .R(\pi_stg2_reg_l_timing[5]_i_1_n_0 ));
  FDRE \pi_stg2_reg_l_timing_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pi_stg2_reg_l_timing[4]_i_1_n_0 ),
        .Q(pi_stg2_reg_l_timing[4]),
        .R(\pi_stg2_reg_l_timing[5]_i_1_n_0 ));
  FDRE \pi_stg2_reg_l_timing_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pi_stg2_reg_l_timing[5]_i_2_n_0 ),
        .Q(pi_stg2_reg_l_timing[5]),
        .R(\pi_stg2_reg_l_timing[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h2)) 
    prbs_rdlvl_done_pulse_i_1
       (.I0(\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[47] ),
        .I1(rdlvl_stg1_done_r1),
        .O(prbs_rdlvl_done_pulse0));
  FDRE \rd_mux_sel_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_mux_sel_r_reg[0]_0 ),
        .Q(\rdlvl_dqs_tap_cnt_r_reg[0][1][0]_0 ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0100)) 
    \rdlvl_dqs_tap_cnt_r[0][0][5]_i_1 
       (.I0(\rdlvl_dqs_tap_cnt_r_reg[0][1][0]_0 ),
        .I1(\rnk_cnt_r_reg_n_0_[0] ),
        .I2(\rnk_cnt_r_reg_n_0_[1] ),
        .I3(\rdlvl_dqs_tap_cnt_r[0][0][5]_i_2_n_0 ),
        .O(\rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \rdlvl_dqs_tap_cnt_r[0][0][5]_i_2 
       (.I0(\cal1_state_r1_reg_n_0_[1] ),
        .I1(\cal1_state_r1_reg_n_0_[2] ),
        .I2(\cal1_state_r1_reg_n_0_[3] ),
        .I3(\cal1_state_r1_reg_n_0_[0] ),
        .I4(\cal1_state_r1_reg_n_0_[4] ),
        .I5(\cal1_state_r1_reg_n_0_[5] ),
        .O(\rdlvl_dqs_tap_cnt_r[0][0][5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \rdlvl_dqs_tap_cnt_r[0][1][5]_i_1 
       (.I0(\rdlvl_dqs_tap_cnt_r_reg[0][1][0]_0 ),
        .I1(\rnk_cnt_r_reg_n_0_[0] ),
        .I2(\rnk_cnt_r_reg_n_0_[1] ),
        .I3(\rdlvl_dqs_tap_cnt_r[0][0][5]_i_2_n_0 ),
        .O(rdlvl_dqs_tap_cnt_r));
  FDRE \rdlvl_dqs_tap_cnt_r_reg[0][0][0] 
       (.C(CLK),
        .CE(\rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0 ),
        .D(Q[0]),
        .Q(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][0] ),
        .R(SR));
  FDRE \rdlvl_dqs_tap_cnt_r_reg[0][0][1] 
       (.C(CLK),
        .CE(\rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0 ),
        .D(Q[1]),
        .Q(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][1] ),
        .R(SR));
  FDRE \rdlvl_dqs_tap_cnt_r_reg[0][0][2] 
       (.C(CLK),
        .CE(\rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0 ),
        .D(Q[2]),
        .Q(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][2] ),
        .R(SR));
  FDRE \rdlvl_dqs_tap_cnt_r_reg[0][0][3] 
       (.C(CLK),
        .CE(\rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0 ),
        .D(Q[3]),
        .Q(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][3] ),
        .R(SR));
  FDRE \rdlvl_dqs_tap_cnt_r_reg[0][0][4] 
       (.C(CLK),
        .CE(\rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0 ),
        .D(Q[4]),
        .Q(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][4] ),
        .R(SR));
  FDRE \rdlvl_dqs_tap_cnt_r_reg[0][0][5] 
       (.C(CLK),
        .CE(\rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0 ),
        .D(Q[5]),
        .Q(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][5] ),
        .R(SR));
  FDRE \rdlvl_dqs_tap_cnt_r_reg[0][1][0] 
       (.C(CLK),
        .CE(rdlvl_dqs_tap_cnt_r),
        .D(Q[0]),
        .Q(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][0] ),
        .R(rstdiv0_sync_r1_reg_rep));
  FDRE \rdlvl_dqs_tap_cnt_r_reg[0][1][1] 
       (.C(CLK),
        .CE(rdlvl_dqs_tap_cnt_r),
        .D(Q[1]),
        .Q(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][1] ),
        .R(rstdiv0_sync_r1_reg_rep));
  FDRE \rdlvl_dqs_tap_cnt_r_reg[0][1][2] 
       (.C(CLK),
        .CE(rdlvl_dqs_tap_cnt_r),
        .D(Q[2]),
        .Q(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][2] ),
        .R(rstdiv0_sync_r1_reg_rep));
  FDRE \rdlvl_dqs_tap_cnt_r_reg[0][1][3] 
       (.C(CLK),
        .CE(rdlvl_dqs_tap_cnt_r),
        .D(Q[3]),
        .Q(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][3] ),
        .R(rstdiv0_sync_r1_reg_rep));
  FDRE \rdlvl_dqs_tap_cnt_r_reg[0][1][4] 
       (.C(CLK),
        .CE(rdlvl_dqs_tap_cnt_r),
        .D(Q[4]),
        .Q(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][4] ),
        .R(rstdiv0_sync_r1_reg_rep));
  FDRE \rdlvl_dqs_tap_cnt_r_reg[0][1][5] 
       (.C(CLK),
        .CE(rdlvl_dqs_tap_cnt_r),
        .D(Q[5]),
        .Q(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][5] ),
        .R(rstdiv0_sync_r1_reg_rep));
  FDRE rdlvl_last_byte_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_onehot_cal1_state_r_reg[34]_1 ),
        .Q(rdlvl_last_byte_done),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEEEFEFE)) 
    rdlvl_pi_incdec_i_2
       (.I0(p_14_in),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[25] ),
        .I2(out[0]),
        .I3(mpr_rdlvl_start_r),
        .I4(mpr_rdlvl_start_reg),
        .I5(rdlvl_pi_incdec_i_4_n_0),
        .O(rdlvl_pi_incdec_reg_2));
  LUT5 #(
    .INIT(32'hEFEFEFEE)) 
    rdlvl_pi_incdec_i_3
       (.I0(p_14_in),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[25] ),
        .I2(cal1_wait_r),
        .I3(p_8_in),
        .I4(p_1_in25_in),
        .O(rdlvl_pi_incdec_reg_1));
  LUT5 #(
    .INIT(32'hF8F8F8A8)) 
    rdlvl_pi_incdec_i_4
       (.I0(out[1]),
        .I1(\pi_counter_read_val_reg[3] ),
        .I2(cal1_wait_r),
        .I3(p_8_in),
        .I4(p_1_in25_in),
        .O(rdlvl_pi_incdec_i_4_n_0));
  FDRE rdlvl_pi_incdec_reg
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_onehot_cal1_state_r_reg[3]_0 ),
        .Q(rdlvl_pi_incdec),
        .R(SR));
  FDRE rdlvl_prech_req_reg
       (.C(CLK),
        .CE(1'b1),
        .D(cal1_prech_req_r_reg_n_0),
        .Q(rdlvl_prech_req),
        .R(SR));
  LUT2 #(
    .INIT(4'hE)) 
    rdlvl_rank_done_r_i_2
       (.I0(out[0]),
        .I1(out[1]),
        .O(rdlvl_pi_incdec_reg_0));
  FDRE rdlvl_rank_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_onehot_cal1_state_r_reg[34]_0 ),
        .Q(rdlvl_stg1_rank_done),
        .R(SR));
  FDRE rdlvl_stg1_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_onehot_cal1_state_r_reg[33]_0 ),
        .Q(\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[47] ),
        .R(SR));
  FDRE rdlvl_stg1_start_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rdlvl_stg1_start_reg),
        .Q(rdlvl_stg1_start_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00006AEA)) 
    \regl_dqs_cnt[0]_i_1 
       (.I0(\regl_dqs_cnt_reg_n_0_[0] ),
        .I1(out[11]),
        .I2(\regl_dqs_cnt_reg[1]_0 ),
        .I3(\regl_dqs_cnt_r_reg[1]_0 ),
        .I4(\regl_dqs_cnt_reg[1]_1 ),
        .O(\regl_dqs_cnt[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h15005500)) 
    \regl_dqs_cnt[1]_i_1 
       (.I0(\regl_dqs_cnt_reg[1]_1 ),
        .I1(\regl_dqs_cnt_reg[1]_0 ),
        .I2(\regl_dqs_cnt_reg_n_0_[0] ),
        .I3(\regl_dqs_cnt_r_reg[1]_0 ),
        .I4(out[11]),
        .O(\regl_dqs_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \regl_dqs_cnt[1]_i_2 
       (.I0(rstdiv0_sync_r1_reg_rep__10_0),
        .I1(\done_cnt_reg_n_0_[1] ),
        .I2(\done_cnt_reg_n_0_[0] ),
        .I3(\done_cnt_reg_n_0_[2] ),
        .I4(\done_cnt_reg_n_0_[3] ),
        .O(\regl_dqs_cnt_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \regl_dqs_cnt[1]_i_3 
       (.I0(\done_cnt_reg_n_0_[1] ),
        .I1(\done_cnt_reg_n_0_[0] ),
        .I2(\done_cnt_reg_n_0_[3] ),
        .I3(\done_cnt_reg_n_0_[2] ),
        .O(\regl_dqs_cnt_reg[1]_0 ));
  FDRE \regl_dqs_cnt_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\regl_dqs_cnt_reg_n_0_[0] ),
        .Q(regl_dqs_cnt_r[0]),
        .R(1'b0));
  FDRE \regl_dqs_cnt_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\regl_dqs_cnt_r_reg[1]_0 ),
        .Q(regl_dqs_cnt_r[1]),
        .R(1'b0));
  FDRE \regl_dqs_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\regl_dqs_cnt[0]_i_1_n_0 ),
        .Q(\regl_dqs_cnt_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \regl_dqs_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\regl_dqs_cnt[1]_i_1_n_0 ),
        .Q(\regl_dqs_cnt_r_reg[1]_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'h000000AE)) 
    reset_if_i_1
       (.I0(reset_if),
        .I1(\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[47] ),
        .I2(rdlvl_stg1_done_r1),
        .I3(rstdiv0_sync_r1_reg_rep__12),
        .I4(reset_if_r9),
        .O(reset_if_reg));
  LUT2 #(
    .INIT(4'h8)) 
    \right_edge_taps_r[0]_i_1 
       (.I0(out[5]),
        .I1(Q[0]),
        .O(right_edge_taps_r[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \right_edge_taps_r[1]_i_1 
       (.I0(out[5]),
        .I1(Q[1]),
        .O(right_edge_taps_r[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \right_edge_taps_r[2]_i_1 
       (.I0(out[5]),
        .I1(Q[2]),
        .O(right_edge_taps_r[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \right_edge_taps_r[3]_i_1 
       (.I0(out[5]),
        .I1(Q[3]),
        .O(right_edge_taps_r[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \right_edge_taps_r[4]_i_1 
       (.I0(out[5]),
        .I1(Q[4]),
        .O(right_edge_taps_r[4]));
  LUT5 #(
    .INIT(32'hFFFF2000)) 
    \right_edge_taps_r[5]_i_1 
       (.I0(out[5]),
        .I1(\FSM_onehot_cal1_state_r_reg[25]_1 ),
        .I2(found_stable_eye_last_r),
        .I3(\second_edge_taps_r_reg[0]_0 ),
        .I4(out[9]),
        .O(\right_edge_taps_r[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \right_edge_taps_r[5]_i_2 
       (.I0(out[5]),
        .I1(Q[5]),
        .O(right_edge_taps_r[5]));
  FDRE \right_edge_taps_r_reg[0] 
       (.C(CLK),
        .CE(\right_edge_taps_r[5]_i_1_n_0 ),
        .D(right_edge_taps_r[0]),
        .Q(\right_edge_taps_r_reg_n_0_[0] ),
        .R(SR));
  FDRE \right_edge_taps_r_reg[1] 
       (.C(CLK),
        .CE(\right_edge_taps_r[5]_i_1_n_0 ),
        .D(right_edge_taps_r[1]),
        .Q(\right_edge_taps_r_reg_n_0_[1] ),
        .R(SR));
  FDRE \right_edge_taps_r_reg[2] 
       (.C(CLK),
        .CE(\right_edge_taps_r[5]_i_1_n_0 ),
        .D(right_edge_taps_r[2]),
        .Q(\right_edge_taps_r_reg_n_0_[2] ),
        .R(SR));
  FDRE \right_edge_taps_r_reg[3] 
       (.C(CLK),
        .CE(\right_edge_taps_r[5]_i_1_n_0 ),
        .D(right_edge_taps_r[3]),
        .Q(\right_edge_taps_r_reg_n_0_[3] ),
        .R(SR));
  FDRE \right_edge_taps_r_reg[4] 
       (.C(CLK),
        .CE(\right_edge_taps_r[5]_i_1_n_0 ),
        .D(right_edge_taps_r[4]),
        .Q(\right_edge_taps_r_reg_n_0_[4] ),
        .R(SR));
  FDRE \right_edge_taps_r_reg[5] 
       (.C(CLK),
        .CE(\right_edge_taps_r[5]_i_1_n_0 ),
        .D(right_edge_taps_r[5]),
        .Q(\right_edge_taps_r_reg_n_0_[5] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000AAAA7F7F8000)) 
    \rnk_cnt_r[0]_i_1__0 
       (.I0(out[9]),
        .I1(\rd_mux_sel_r_reg[0]_0 ),
        .I2(prech_done),
        .I3(\rnk_cnt_r_reg_n_0_[1] ),
        .I4(\rnk_cnt_r_reg_n_0_[0] ),
        .I5(out[11]),
        .O(\rnk_cnt_r[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00AAAA007F80FF00)) 
    \rnk_cnt_r[1]_i_1__0 
       (.I0(out[9]),
        .I1(\rd_mux_sel_r_reg[0]_0 ),
        .I2(prech_done),
        .I3(\rnk_cnt_r_reg_n_0_[1] ),
        .I4(\rnk_cnt_r_reg_n_0_[0] ),
        .I5(out[11]),
        .O(\rnk_cnt_r[1]_i_1__0_n_0 ));
  FDRE \rnk_cnt_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rnk_cnt_r[0]_i_1__0_n_0 ),
        .Q(\rnk_cnt_r_reg_n_0_[0] ),
        .R(SR));
  FDRE \rnk_cnt_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rnk_cnt_r[1]_i_1__0_n_0 ),
        .Q(\rnk_cnt_r_reg_n_0_[1] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h00000000EAAA0000)) 
    samp_cnt_done_r_i_1
       (.I0(samp_cnt_done_r_reg_0),
        .I1(samp_cnt_done_r_i_2_n_0),
        .I2(samp_cnt_done_r_i_3_n_0),
        .I3(samp_cnt_done_r_i_4_n_0),
        .I4(samp_edge_cnt0_en_r),
        .I5(rstdiv0_sync_r1_reg_rep__10_0),
        .O(samp_cnt_done_r_i_1_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    samp_cnt_done_r_i_2
       (.I0(samp_cnt_done_r_reg_1[6]),
        .I1(samp_cnt_done_r_reg_1[5]),
        .I2(samp_cnt_done_r_reg_1[4]),
        .I3(samp_cnt_done_r_reg_1[3]),
        .O(samp_cnt_done_r_i_2_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    samp_cnt_done_r_i_3
       (.I0(samp_cnt_done_r_reg_1[10]),
        .I1(samp_cnt_done_r_reg_1[9]),
        .I2(samp_cnt_done_r_reg_1[8]),
        .I3(samp_cnt_done_r_reg_1[7]),
        .O(samp_cnt_done_r_i_3_n_0));
  LUT4 #(
    .INIT(16'h0004)) 
    samp_cnt_done_r_i_4
       (.I0(samp_cnt_done_r_reg_1[0]),
        .I1(samp_edge_cnt1_r_reg),
        .I2(samp_cnt_done_r_reg_1[2]),
        .I3(samp_cnt_done_r_reg_1[1]),
        .O(samp_cnt_done_r_i_4_n_0));
  FDRE samp_cnt_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(samp_cnt_done_r_i_1_n_0),
        .Q(samp_cnt_done_r_reg_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    samp_edge_cnt0_en_r_i_1
       (.I0(p_1_in38_in),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[13] ),
        .I2(out[4]),
        .I3(out[5]),
        .O(pb_detect_edge));
  FDRE samp_edge_cnt0_en_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pb_detect_edge),
        .Q(samp_edge_cnt0_en_r),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \samp_edge_cnt0_r[0]_i_6 
       (.I0(samp_edge_cnt0_r_reg),
        .O(\samp_edge_cnt0_r[0]_i_6_n_0 ));
  FDRE \samp_edge_cnt0_r_reg[0] 
       (.C(CLK),
        .CE(sr_valid_r2),
        .D(\samp_edge_cnt0_r_reg[0]_i_2_n_7 ),
        .Q(samp_edge_cnt0_r_reg),
        .R(clear));
  CARRY4 \samp_edge_cnt0_r_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\samp_edge_cnt0_r_reg[0]_i_2_n_0 ,\samp_edge_cnt0_r_reg[0]_i_2_n_1 ,\samp_edge_cnt0_r_reg[0]_i_2_n_2 ,\samp_edge_cnt0_r_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\samp_edge_cnt0_r_reg[0]_i_2_n_4 ,\samp_edge_cnt0_r_reg[0]_i_2_n_5 ,\samp_edge_cnt0_r_reg[0]_i_2_n_6 ,\samp_edge_cnt0_r_reg[0]_i_2_n_7 }),
        .S({S,\samp_edge_cnt0_r[0]_i_6_n_0 }));
  FDRE \samp_edge_cnt0_r_reg[10] 
       (.C(CLK),
        .CE(sr_valid_r2),
        .D(\samp_edge_cnt0_r_reg[8]_i_1_n_5 ),
        .Q(samp_edge_cnt1_en_r_reg_0[9]),
        .R(clear));
  FDRE \samp_edge_cnt0_r_reg[11] 
       (.C(CLK),
        .CE(sr_valid_r2),
        .D(\samp_edge_cnt0_r_reg[8]_i_1_n_4 ),
        .Q(samp_edge_cnt1_en_r_reg_0[10]),
        .R(clear));
  FDRE \samp_edge_cnt0_r_reg[1] 
       (.C(CLK),
        .CE(sr_valid_r2),
        .D(\samp_edge_cnt0_r_reg[0]_i_2_n_6 ),
        .Q(samp_edge_cnt1_en_r_reg_0[0]),
        .R(clear));
  FDRE \samp_edge_cnt0_r_reg[2] 
       (.C(CLK),
        .CE(sr_valid_r2),
        .D(\samp_edge_cnt0_r_reg[0]_i_2_n_5 ),
        .Q(samp_edge_cnt1_en_r_reg_0[1]),
        .R(clear));
  FDRE \samp_edge_cnt0_r_reg[3] 
       (.C(CLK),
        .CE(sr_valid_r2),
        .D(\samp_edge_cnt0_r_reg[0]_i_2_n_4 ),
        .Q(samp_edge_cnt1_en_r_reg_0[2]),
        .R(clear));
  FDRE \samp_edge_cnt0_r_reg[4] 
       (.C(CLK),
        .CE(sr_valid_r2),
        .D(\samp_edge_cnt0_r_reg[4]_i_1_n_7 ),
        .Q(samp_edge_cnt1_en_r_reg_0[3]),
        .R(clear));
  CARRY4 \samp_edge_cnt0_r_reg[4]_i_1 
       (.CI(\samp_edge_cnt0_r_reg[0]_i_2_n_0 ),
        .CO({\samp_edge_cnt0_r_reg[4]_i_1_n_0 ,\samp_edge_cnt0_r_reg[4]_i_1_n_1 ,\samp_edge_cnt0_r_reg[4]_i_1_n_2 ,\samp_edge_cnt0_r_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\samp_edge_cnt0_r_reg[4]_i_1_n_4 ,\samp_edge_cnt0_r_reg[4]_i_1_n_5 ,\samp_edge_cnt0_r_reg[4]_i_1_n_6 ,\samp_edge_cnt0_r_reg[4]_i_1_n_7 }),
        .S(\samp_edge_cnt0_r_reg[7]_0 ));
  FDRE \samp_edge_cnt0_r_reg[5] 
       (.C(CLK),
        .CE(sr_valid_r2),
        .D(\samp_edge_cnt0_r_reg[4]_i_1_n_6 ),
        .Q(samp_edge_cnt1_en_r_reg_0[4]),
        .R(clear));
  FDRE \samp_edge_cnt0_r_reg[6] 
       (.C(CLK),
        .CE(sr_valid_r2),
        .D(\samp_edge_cnt0_r_reg[4]_i_1_n_5 ),
        .Q(samp_edge_cnt1_en_r_reg_0[5]),
        .R(clear));
  FDRE \samp_edge_cnt0_r_reg[7] 
       (.C(CLK),
        .CE(sr_valid_r2),
        .D(\samp_edge_cnt0_r_reg[4]_i_1_n_4 ),
        .Q(samp_edge_cnt1_en_r_reg_0[6]),
        .R(clear));
  FDRE \samp_edge_cnt0_r_reg[8] 
       (.C(CLK),
        .CE(sr_valid_r2),
        .D(\samp_edge_cnt0_r_reg[8]_i_1_n_7 ),
        .Q(samp_edge_cnt1_en_r_reg_0[7]),
        .R(clear));
  CARRY4 \samp_edge_cnt0_r_reg[8]_i_1 
       (.CI(\samp_edge_cnt0_r_reg[4]_i_1_n_0 ),
        .CO({\NLW_samp_edge_cnt0_r_reg[8]_i_1_CO_UNCONNECTED [3],\samp_edge_cnt0_r_reg[8]_i_1_n_1 ,\samp_edge_cnt0_r_reg[8]_i_1_n_2 ,\samp_edge_cnt0_r_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\samp_edge_cnt0_r_reg[8]_i_1_n_4 ,\samp_edge_cnt0_r_reg[8]_i_1_n_5 ,\samp_edge_cnt0_r_reg[8]_i_1_n_6 ,\samp_edge_cnt0_r_reg[8]_i_1_n_7 }),
        .S(\samp_edge_cnt0_r_reg[11]_0 ));
  FDRE \samp_edge_cnt0_r_reg[9] 
       (.C(CLK),
        .CE(sr_valid_r2),
        .D(\samp_edge_cnt0_r_reg[8]_i_1_n_6 ),
        .Q(samp_edge_cnt1_en_r_reg_0[8]),
        .R(clear));
  LUT5 #(
    .INIT(32'h02000000)) 
    samp_edge_cnt1_en_r_i_1
       (.I0(samp_edge_cnt1_en_r_i_2_n_0),
        .I1(samp_edge_cnt1_en_r_reg_0[1]),
        .I2(samp_edge_cnt1_en_r_reg_0[0]),
        .I3(samp_edge_cnt0_r_reg),
        .I4(samp_edge_cnt1_en_r_i_3_n_0),
        .O(samp_edge_cnt1_en_r0));
  LUT4 #(
    .INIT(16'h0001)) 
    samp_edge_cnt1_en_r_i_2
       (.I0(samp_edge_cnt1_en_r_reg_0[5]),
        .I1(samp_edge_cnt1_en_r_reg_0[4]),
        .I2(samp_edge_cnt1_en_r_reg_0[3]),
        .I3(samp_edge_cnt1_en_r_reg_0[2]),
        .O(samp_edge_cnt1_en_r_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    samp_edge_cnt1_en_r_i_3
       (.I0(samp_edge_cnt1_en_r_reg_0[6]),
        .I1(samp_edge_cnt1_en_r_reg_0[7]),
        .I2(samp_edge_cnt1_en_r_reg_0[8]),
        .I3(samp_edge_cnt1_en_r_reg_0[9]),
        .I4(samp_edge_cnt1_en_r_reg_0[10]),
        .I5(sr_valid_r2),
        .O(samp_edge_cnt1_en_r_i_3_n_0));
  FDRE samp_edge_cnt1_en_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(samp_edge_cnt1_en_r0),
        .Q(samp_edge_cnt1_en_r),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \samp_edge_cnt1_r[0]_i_5 
       (.I0(samp_edge_cnt1_r_reg),
        .O(\samp_edge_cnt1_r[0]_i_5_n_0 ));
  FDRE \samp_edge_cnt1_r_reg[0] 
       (.C(CLK),
        .CE(samp_edge_cnt1_en_r),
        .D(\samp_edge_cnt1_r_reg[0]_i_1_n_7 ),
        .Q(samp_edge_cnt1_r_reg),
        .R(clear));
  CARRY4 \samp_edge_cnt1_r_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\samp_edge_cnt1_r_reg[0]_i_1_n_0 ,\samp_edge_cnt1_r_reg[0]_i_1_n_1 ,\samp_edge_cnt1_r_reg[0]_i_1_n_2 ,\samp_edge_cnt1_r_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\samp_edge_cnt1_r_reg[0]_i_1_n_4 ,\samp_edge_cnt1_r_reg[0]_i_1_n_5 ,\samp_edge_cnt1_r_reg[0]_i_1_n_6 ,\samp_edge_cnt1_r_reg[0]_i_1_n_7 }),
        .S({\samp_edge_cnt1_r_reg[3]_0 ,\samp_edge_cnt1_r[0]_i_5_n_0 }));
  FDRE \samp_edge_cnt1_r_reg[10] 
       (.C(CLK),
        .CE(samp_edge_cnt1_en_r),
        .D(\samp_edge_cnt1_r_reg[8]_i_1_n_5 ),
        .Q(samp_cnt_done_r_reg_1[9]),
        .R(clear));
  FDRE \samp_edge_cnt1_r_reg[11] 
       (.C(CLK),
        .CE(samp_edge_cnt1_en_r),
        .D(\samp_edge_cnt1_r_reg[8]_i_1_n_4 ),
        .Q(samp_cnt_done_r_reg_1[10]),
        .R(clear));
  FDRE \samp_edge_cnt1_r_reg[1] 
       (.C(CLK),
        .CE(samp_edge_cnt1_en_r),
        .D(\samp_edge_cnt1_r_reg[0]_i_1_n_6 ),
        .Q(samp_cnt_done_r_reg_1[0]),
        .R(clear));
  FDRE \samp_edge_cnt1_r_reg[2] 
       (.C(CLK),
        .CE(samp_edge_cnt1_en_r),
        .D(\samp_edge_cnt1_r_reg[0]_i_1_n_5 ),
        .Q(samp_cnt_done_r_reg_1[1]),
        .R(clear));
  FDRE \samp_edge_cnt1_r_reg[3] 
       (.C(CLK),
        .CE(samp_edge_cnt1_en_r),
        .D(\samp_edge_cnt1_r_reg[0]_i_1_n_4 ),
        .Q(samp_cnt_done_r_reg_1[2]),
        .R(clear));
  FDRE \samp_edge_cnt1_r_reg[4] 
       (.C(CLK),
        .CE(samp_edge_cnt1_en_r),
        .D(\samp_edge_cnt1_r_reg[4]_i_1_n_7 ),
        .Q(samp_cnt_done_r_reg_1[3]),
        .R(clear));
  CARRY4 \samp_edge_cnt1_r_reg[4]_i_1 
       (.CI(\samp_edge_cnt1_r_reg[0]_i_1_n_0 ),
        .CO({\samp_edge_cnt1_r_reg[4]_i_1_n_0 ,\samp_edge_cnt1_r_reg[4]_i_1_n_1 ,\samp_edge_cnt1_r_reg[4]_i_1_n_2 ,\samp_edge_cnt1_r_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\samp_edge_cnt1_r_reg[4]_i_1_n_4 ,\samp_edge_cnt1_r_reg[4]_i_1_n_5 ,\samp_edge_cnt1_r_reg[4]_i_1_n_6 ,\samp_edge_cnt1_r_reg[4]_i_1_n_7 }),
        .S(\samp_edge_cnt1_r_reg[7]_0 ));
  FDRE \samp_edge_cnt1_r_reg[5] 
       (.C(CLK),
        .CE(samp_edge_cnt1_en_r),
        .D(\samp_edge_cnt1_r_reg[4]_i_1_n_6 ),
        .Q(samp_cnt_done_r_reg_1[4]),
        .R(clear));
  FDRE \samp_edge_cnt1_r_reg[6] 
       (.C(CLK),
        .CE(samp_edge_cnt1_en_r),
        .D(\samp_edge_cnt1_r_reg[4]_i_1_n_5 ),
        .Q(samp_cnt_done_r_reg_1[5]),
        .R(clear));
  FDRE \samp_edge_cnt1_r_reg[7] 
       (.C(CLK),
        .CE(samp_edge_cnt1_en_r),
        .D(\samp_edge_cnt1_r_reg[4]_i_1_n_4 ),
        .Q(samp_cnt_done_r_reg_1[6]),
        .R(clear));
  FDRE \samp_edge_cnt1_r_reg[8] 
       (.C(CLK),
        .CE(samp_edge_cnt1_en_r),
        .D(\samp_edge_cnt1_r_reg[8]_i_1_n_7 ),
        .Q(samp_cnt_done_r_reg_1[7]),
        .R(clear));
  CARRY4 \samp_edge_cnt1_r_reg[8]_i_1 
       (.CI(\samp_edge_cnt1_r_reg[4]_i_1_n_0 ),
        .CO({\NLW_samp_edge_cnt1_r_reg[8]_i_1_CO_UNCONNECTED [3],\samp_edge_cnt1_r_reg[8]_i_1_n_1 ,\samp_edge_cnt1_r_reg[8]_i_1_n_2 ,\samp_edge_cnt1_r_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\samp_edge_cnt1_r_reg[8]_i_1_n_4 ,\samp_edge_cnt1_r_reg[8]_i_1_n_5 ,\samp_edge_cnt1_r_reg[8]_i_1_n_6 ,\samp_edge_cnt1_r_reg[8]_i_1_n_7 }),
        .S(\samp_edge_cnt1_r_reg[11]_0 ));
  FDRE \samp_edge_cnt1_r_reg[9] 
       (.C(CLK),
        .CE(samp_edge_cnt1_en_r),
        .D(\samp_edge_cnt1_r_reg[8]_i_1_n_6 ),
        .Q(samp_cnt_done_r_reg_1[8]),
        .R(clear));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \second_edge_taps_r[0]_i_1 
       (.I0(Q[0]),
        .O(\second_edge_taps_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \second_edge_taps_r[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\second_edge_taps_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \second_edge_taps_r[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\second_edge_taps_r[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \second_edge_taps_r[3]_i_1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\second_edge_taps_r[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \second_edge_taps_r[4]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\second_edge_taps_r[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8000)) 
    \second_edge_taps_r[5]_i_2 
       (.I0(out[5]),
        .I1(\FSM_onehot_cal1_state_r_reg[25]_1 ),
        .I2(found_stable_eye_last_r),
        .I3(\second_edge_taps_r_reg[0]_0 ),
        .I4(out[9]),
        .O(\second_edge_taps_r[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \second_edge_taps_r[5]_i_3 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\second_edge_taps_r[5]_i_3_n_0 ));
  FDRE \second_edge_taps_r_reg[0] 
       (.C(CLK),
        .CE(\second_edge_taps_r[5]_i_2_n_0 ),
        .D(\second_edge_taps_r[0]_i_1_n_0 ),
        .Q(second_edge_taps_r[0]),
        .R(\FSM_onehot_cal1_state_r_reg[19]_4 ));
  FDRE \second_edge_taps_r_reg[1] 
       (.C(CLK),
        .CE(\second_edge_taps_r[5]_i_2_n_0 ),
        .D(\second_edge_taps_r[1]_i_1_n_0 ),
        .Q(second_edge_taps_r[1]),
        .R(\FSM_onehot_cal1_state_r_reg[19]_4 ));
  FDRE \second_edge_taps_r_reg[2] 
       (.C(CLK),
        .CE(\second_edge_taps_r[5]_i_2_n_0 ),
        .D(\second_edge_taps_r[2]_i_1_n_0 ),
        .Q(second_edge_taps_r[2]),
        .R(\FSM_onehot_cal1_state_r_reg[19]_4 ));
  FDRE \second_edge_taps_r_reg[3] 
       (.C(CLK),
        .CE(\second_edge_taps_r[5]_i_2_n_0 ),
        .D(\second_edge_taps_r[3]_i_1_n_0 ),
        .Q(second_edge_taps_r[3]),
        .R(\FSM_onehot_cal1_state_r_reg[19]_4 ));
  FDRE \second_edge_taps_r_reg[4] 
       (.C(CLK),
        .CE(\second_edge_taps_r[5]_i_2_n_0 ),
        .D(\second_edge_taps_r[4]_i_1_n_0 ),
        .Q(second_edge_taps_r[4]),
        .R(\FSM_onehot_cal1_state_r_reg[19]_4 ));
  FDRE \second_edge_taps_r_reg[5] 
       (.C(CLK),
        .CE(\second_edge_taps_r[5]_i_2_n_0 ),
        .D(\second_edge_taps_r[5]_i_3_n_0 ),
        .Q(second_edge_taps_r[5]),
        .R(\FSM_onehot_cal1_state_r_reg[19]_4 ));
  FDRE sr_valid_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .Q(sr_valid_r1),
        .R(1'b0));
  FDRE sr_valid_r2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(sr_valid_r1),
        .Q(sr_valid_r2),
        .R(1'b0));
  FDRE sr_valid_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(mux_rd_valid_r_reg_0),
        .Q(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \stg1_wr_rd_cnt[4]_i_2 
       (.I0(rstdiv0_sync_r1_reg_rep__13),
        .I1(\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[47] ),
        .I2(\init_state_r_reg[4] ),
        .O(\stg1_wr_rd_cnt_reg[4] ));
  FDRE store_sr_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(store_sr_req_r_reg_0),
        .Q(\gen_old_sr_div2.gen_old_sr[7].old_sr_fall0_r_reg[7][0]_0 ),
        .R(SR));
  FDRE store_sr_req_pulsed_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(out[5]),
        .Q(store_sr_req_pulsed_r__0),
        .R(SR));
  LUT5 #(
    .INIT(32'h10FF1010)) 
    store_sr_req_r_i_1
       (.I0(\pi_counter_read_val_reg[3] ),
        .I1(cal1_wait_r),
        .I2(out[1]),
        .I3(store_sr_req_pulsed_r__0),
        .I4(out[5]),
        .O(store_sr_req_r));
  FDRE store_sr_req_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(store_sr_req_r),
        .Q(store_sr_r_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \tap_cnt_cpt_r[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(cal1_dlyinc_cpt_r_reg_n_0),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \tap_cnt_cpt_r[2]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(cal1_dlyinc_cpt_r_reg_n_0),
        .I3(Q[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \tap_cnt_cpt_r[3]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(cal1_dlyinc_cpt_r_reg_n_0),
        .I4(Q[3]),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \tap_cnt_cpt_r[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(cal1_dlyinc_cpt_r_reg_n_0),
        .I5(Q[4]),
        .O(p_0_in[4]));
  LUT4 #(
    .INIT(16'hAAA2)) 
    \tap_cnt_cpt_r[5]_i_2 
       (.I0(cal1_dlyce_cpt_r_reg_n_0),
        .I1(\tap_cnt_cpt_r[5]_i_4_n_0 ),
        .I2(cal1_dlyinc_cpt_r_reg_n_0),
        .I3(Q[5]),
        .O(tap_cnt_cpt_r));
  LUT4 #(
    .INIT(16'h3ACA)) 
    \tap_cnt_cpt_r[5]_i_3 
       (.I0(\second_edge_taps_r[5]_i_3_n_0 ),
        .I1(tap_limit_cpt_r_i_2_n_0),
        .I2(cal1_dlyinc_cpt_r_reg_n_0),
        .I3(Q[5]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \tap_cnt_cpt_r[5]_i_4 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\tap_cnt_cpt_r[5]_i_4_n_0 ));
  FDRE \tap_cnt_cpt_r_reg[0] 
       (.C(CLK),
        .CE(tap_cnt_cpt_r),
        .D(\second_edge_taps_r[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(rstdiv0_sync_r1_reg_rep__10_2));
  FDRE \tap_cnt_cpt_r_reg[1] 
       (.C(CLK),
        .CE(tap_cnt_cpt_r),
        .D(p_0_in[1]),
        .Q(Q[1]),
        .R(rstdiv0_sync_r1_reg_rep__10_2));
  FDRE \tap_cnt_cpt_r_reg[2] 
       (.C(CLK),
        .CE(tap_cnt_cpt_r),
        .D(p_0_in[2]),
        .Q(Q[2]),
        .R(rstdiv0_sync_r1_reg_rep__10_2));
  FDRE \tap_cnt_cpt_r_reg[3] 
       (.C(CLK),
        .CE(tap_cnt_cpt_r),
        .D(p_0_in[3]),
        .Q(Q[3]),
        .R(rstdiv0_sync_r1_reg_rep__10_2));
  FDRE \tap_cnt_cpt_r_reg[4] 
       (.C(CLK),
        .CE(tap_cnt_cpt_r),
        .D(p_0_in[4]),
        .Q(Q[4]),
        .R(rstdiv0_sync_r1_reg_rep__10_2));
  FDRE \tap_cnt_cpt_r_reg[5] 
       (.C(CLK),
        .CE(tap_cnt_cpt_r),
        .D(p_0_in[5]),
        .Q(Q[5]),
        .R(rstdiv0_sync_r1_reg_rep__10_2));
  LUT6 #(
    .INIT(64'h00000000000000EA)) 
    tap_limit_cpt_r_i_1
       (.I0(tap_limit_cpt_r),
        .I1(Q[5]),
        .I2(tap_limit_cpt_r_i_2_n_0),
        .I3(tap_limit_cpt_r_i_3_n_0),
        .I4(rstdiv0_sync_r1_reg_rep__10_0),
        .I5(idelay_tap_limit_r_reg_0),
        .O(tap_limit_cpt_r_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    tap_limit_cpt_r_i_2
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(tap_limit_cpt_r_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    tap_limit_cpt_r_i_3
       (.I0(\cal1_state_r1_reg_n_0_[1] ),
        .I1(\cal1_state_r1_reg_n_0_[2] ),
        .I2(\cal1_state_r1_reg_n_0_[3] ),
        .I3(\cal1_state_r1_reg_n_0_[0] ),
        .I4(\cal1_state_r1_reg_n_0_[4] ),
        .I5(\cal1_state_r1_reg_n_0_[5] ),
        .O(tap_limit_cpt_r_i_3_n_0));
  FDRE tap_limit_cpt_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(tap_limit_cpt_r_i_1_n_0),
        .Q(tap_limit_cpt_r),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_cnt_r[0]_i_1 
       (.I0(wait_cnt_r_reg__0[0]),
        .O(wait_cnt_r0__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \wait_cnt_r[1]_i_1 
       (.I0(wait_cnt_r_reg__0[1]),
        .I1(wait_cnt_r_reg__0[0]),
        .O(wait_cnt_r0__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \wait_cnt_r[2]_i_1 
       (.I0(wait_cnt_r_reg__0[2]),
        .I1(wait_cnt_r_reg__0[1]),
        .I2(wait_cnt_r_reg__0[0]),
        .O(wait_cnt_r0__0[2]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \wait_cnt_r[3]_i_2 
       (.I0(wait_cnt_r_reg__0[1]),
        .I1(wait_cnt_r_reg__0[0]),
        .I2(wait_cnt_r_reg__0[2]),
        .I3(wait_cnt_r_reg__0[3]),
        .I4(dqs_po_dec_done_r2),
        .O(wait_cnt_r0));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \wait_cnt_r[3]_i_3 
       (.I0(wait_cnt_r_reg__0[1]),
        .I1(wait_cnt_r_reg__0[0]),
        .I2(wait_cnt_r_reg__0[2]),
        .I3(wait_cnt_r_reg__0[3]),
        .O(wait_cnt_r0__0[3]));
  FDRE \wait_cnt_r_reg[0] 
       (.C(CLK),
        .CE(wait_cnt_r0),
        .D(wait_cnt_r0__0[0]),
        .Q(wait_cnt_r_reg__0[0]),
        .R(rstdiv0_sync_r1_reg_rep__10_3));
  FDRE \wait_cnt_r_reg[1] 
       (.C(CLK),
        .CE(wait_cnt_r0),
        .D(wait_cnt_r0__0[1]),
        .Q(wait_cnt_r_reg__0[1]),
        .R(rstdiv0_sync_r1_reg_rep__10_3));
  FDRE \wait_cnt_r_reg[2] 
       (.C(CLK),
        .CE(wait_cnt_r0),
        .D(wait_cnt_r0__0[2]),
        .Q(wait_cnt_r_reg__0[2]),
        .R(rstdiv0_sync_r1_reg_rep__10_3));
  FDSE \wait_cnt_r_reg[3] 
       (.C(CLK),
        .CE(wait_cnt_r0),
        .D(wait_cnt_r0__0[3]),
        .Q(wait_cnt_r_reg__0[3]),
        .S(rstdiv0_sync_r1_reg_rep__10_3));
  LUT2 #(
    .INIT(4'h7)) 
    \wrdq_div2_2to1_rdlvl_first.phy_wrdata[63]_i_1 
       (.I0(\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[47] ),
        .I1(wrcal_done_reg),
        .O(\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[63] ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_phy_tempmon" *) 
module ddr_axi_mig_7series_v2_4_ddr_phy_tempmon
   (tempmon_pi_f_inc,
    \calib_sel_reg[1] ,
    \gen_byte_sel_div2.calib_in_common_reg ,
    tempmon_pi_f_en_r0,
    \gen_byte_sel_div2.byte_sel_cnt_reg[0] ,
    calib_sel0,
    \calib_zero_inputs_reg[0] ,
    CLK,
    rstdiv0_sync_r1_reg_rep__5,
    tempmon_sample_en,
    rstdiv0_sync_r1_reg_rep__4,
    rstdiv0_sync_r1_reg_rep__7,
    rstdiv0_sync_r1_reg_rep__8,
    \gen_byte_sel_div2.byte_sel_cnt_reg[1] ,
    \gen_byte_sel_div2.byte_sel_cnt_reg[0]_0 ,
    rstdiv0_sync_r1_reg_rep__12,
    calib_complete,
    wrcal_done_reg,
    pi_calib_done_r1_reg,
    p_2_out,
    calib_in_common,
    pi_fine_dly_dec_done,
    po_ck_addr_cmd_delay_done,
    rstdiv0_sync_r1_reg_rep__6,
    \device_temp_r_reg[11] ,
    rstdiv0_sync_r1_reg_rep__9);
  output tempmon_pi_f_inc;
  output \calib_sel_reg[1] ;
  output \gen_byte_sel_div2.calib_in_common_reg ;
  output tempmon_pi_f_en_r0;
  output \gen_byte_sel_div2.byte_sel_cnt_reg[0] ;
  output calib_sel0;
  output \calib_zero_inputs_reg[0] ;
  input CLK;
  input [0:0]rstdiv0_sync_r1_reg_rep__5;
  input tempmon_sample_en;
  input [0:0]rstdiv0_sync_r1_reg_rep__4;
  input [0:0]rstdiv0_sync_r1_reg_rep__7;
  input [0:0]rstdiv0_sync_r1_reg_rep__8;
  input \gen_byte_sel_div2.byte_sel_cnt_reg[1] ;
  input \gen_byte_sel_div2.byte_sel_cnt_reg[0]_0 ;
  input rstdiv0_sync_r1_reg_rep__12;
  input calib_complete;
  input wrcal_done_reg;
  input pi_calib_done_r1_reg;
  input [0:0]p_2_out;
  input calib_in_common;
  input pi_fine_dly_dec_done;
  input po_ck_addr_cmd_delay_done;
  input [0:0]rstdiv0_sync_r1_reg_rep__6;
  input [11:0]\device_temp_r_reg[11] ;
  input [0:0]rstdiv0_sync_r1_reg_rep__9;

  wire CLK;
  wire calib_complete;
  wire calib_in_common;
  wire calib_sel0;
  wire \calib_sel_reg[1] ;
  wire \calib_zero_inputs_reg[0] ;
  wire [11:0]device_temp_101;
  wire [11:0]device_temp_init;
  wire \device_temp_init[11]_i_2_n_0 ;
  wire \device_temp_init[11]_i_3_n_0 ;
  wire [11:0]\device_temp_r_reg[11] ;
  wire [11:0]four_dec_min_limit;
  wire \four_dec_min_limit[11]_i_2_n_0 ;
  wire \four_dec_min_limit[11]_i_3_n_0 ;
  wire \four_dec_min_limit[5]_i_2_n_0 ;
  wire \four_dec_min_limit[5]_i_3_n_0 ;
  wire \four_dec_min_limit[5]_i_4_n_0 ;
  wire \four_dec_min_limit[5]_i_5_n_0 ;
  wire \four_dec_min_limit[9]_i_2_n_0 ;
  wire \four_dec_min_limit[9]_i_3_n_0 ;
  wire \four_dec_min_limit[9]_i_4_n_0 ;
  wire \four_dec_min_limit[9]_i_5_n_0 ;
  wire [11:2]four_dec_min_limit_nxt;
  wire \four_dec_min_limit_reg[11]_i_1_n_3 ;
  wire \four_dec_min_limit_reg[5]_i_1_n_0 ;
  wire \four_dec_min_limit_reg[5]_i_1_n_1 ;
  wire \four_dec_min_limit_reg[5]_i_1_n_2 ;
  wire \four_dec_min_limit_reg[5]_i_1_n_3 ;
  wire \four_dec_min_limit_reg[9]_i_1_n_0 ;
  wire \four_dec_min_limit_reg[9]_i_1_n_1 ;
  wire \four_dec_min_limit_reg[9]_i_1_n_2 ;
  wire \four_dec_min_limit_reg[9]_i_1_n_3 ;
  wire [11:1]four_inc_max_limit;
  wire \four_inc_max_limit[11]_i_2_n_0 ;
  wire \four_inc_max_limit[11]_i_3_n_0 ;
  wire \four_inc_max_limit[11]_i_4_n_0 ;
  wire \four_inc_max_limit[4]_i_2_n_0 ;
  wire \four_inc_max_limit[4]_i_3_n_0 ;
  wire \four_inc_max_limit[4]_i_4_n_0 ;
  wire \four_inc_max_limit[4]_i_5_n_0 ;
  wire \four_inc_max_limit[8]_i_2_n_0 ;
  wire \four_inc_max_limit[8]_i_3_n_0 ;
  wire \four_inc_max_limit[8]_i_4_n_0 ;
  wire \four_inc_max_limit[8]_i_5_n_0 ;
  wire [11:1]four_inc_max_limit_nxt;
  wire \four_inc_max_limit_reg[11]_i_1_n_2 ;
  wire \four_inc_max_limit_reg[11]_i_1_n_3 ;
  wire \four_inc_max_limit_reg[4]_i_1_n_0 ;
  wire \four_inc_max_limit_reg[4]_i_1_n_1 ;
  wire \four_inc_max_limit_reg[4]_i_1_n_2 ;
  wire \four_inc_max_limit_reg[4]_i_1_n_3 ;
  wire \four_inc_max_limit_reg[8]_i_1_n_0 ;
  wire \four_inc_max_limit_reg[8]_i_1_n_1 ;
  wire \four_inc_max_limit_reg[8]_i_1_n_2 ;
  wire \four_inc_max_limit_reg[8]_i_1_n_3 ;
  wire \gen_byte_sel_div2.byte_sel_cnt_reg[0] ;
  wire \gen_byte_sel_div2.byte_sel_cnt_reg[0]_0 ;
  wire \gen_byte_sel_div2.byte_sel_cnt_reg[1] ;
  wire \gen_byte_sel_div2.calib_in_common_reg ;
  wire [11:1]neutral_max_limit;
  wire \neutral_max_limit[11]_i_2_n_0 ;
  wire \neutral_max_limit[11]_i_3_n_0 ;
  wire \neutral_max_limit[11]_i_4_n_0 ;
  wire \neutral_max_limit[4]_i_2_n_0 ;
  wire \neutral_max_limit[4]_i_3_n_0 ;
  wire \neutral_max_limit[4]_i_4_n_0 ;
  wire \neutral_max_limit[4]_i_5_n_0 ;
  wire \neutral_max_limit[8]_i_2_n_0 ;
  wire \neutral_max_limit[8]_i_3_n_0 ;
  wire \neutral_max_limit[8]_i_4_n_0 ;
  wire \neutral_max_limit[8]_i_5_n_0 ;
  wire [11:1]neutral_max_limit_nxt;
  wire \neutral_max_limit_reg[11]_i_1_n_2 ;
  wire \neutral_max_limit_reg[11]_i_1_n_3 ;
  wire \neutral_max_limit_reg[4]_i_1_n_0 ;
  wire \neutral_max_limit_reg[4]_i_1_n_1 ;
  wire \neutral_max_limit_reg[4]_i_1_n_2 ;
  wire \neutral_max_limit_reg[4]_i_1_n_3 ;
  wire \neutral_max_limit_reg[8]_i_1_n_0 ;
  wire \neutral_max_limit_reg[8]_i_1_n_1 ;
  wire \neutral_max_limit_reg[8]_i_1_n_2 ;
  wire \neutral_max_limit_reg[8]_i_1_n_3 ;
  wire [11:1]neutral_min_limit;
  wire \neutral_min_limit[11]_i_2_n_0 ;
  wire \neutral_min_limit[11]_i_3_n_0 ;
  wire \neutral_min_limit[5]_i_2_n_0 ;
  wire \neutral_min_limit[5]_i_3_n_0 ;
  wire \neutral_min_limit[5]_i_4_n_0 ;
  wire \neutral_min_limit[5]_i_5_n_0 ;
  wire \neutral_min_limit[9]_i_2_n_0 ;
  wire \neutral_min_limit[9]_i_3_n_0 ;
  wire \neutral_min_limit[9]_i_4_n_0 ;
  wire \neutral_min_limit[9]_i_5_n_0 ;
  wire [11:2]neutral_min_limit_nxt;
  wire \neutral_min_limit_reg[11]_i_1_n_3 ;
  wire \neutral_min_limit_reg[5]_i_1_n_0 ;
  wire \neutral_min_limit_reg[5]_i_1_n_1 ;
  wire \neutral_min_limit_reg[5]_i_1_n_2 ;
  wire \neutral_min_limit_reg[5]_i_1_n_3 ;
  wire \neutral_min_limit_reg[9]_i_1_n_0 ;
  wire \neutral_min_limit_reg[9]_i_1_n_1 ;
  wire \neutral_min_limit_reg[9]_i_1_n_2 ;
  wire \neutral_min_limit_reg[9]_i_1_n_3 ;
  wire [11:1]one_dec_max_limit;
  wire \one_dec_max_limit[11]_i_2_n_0 ;
  wire \one_dec_max_limit[11]_i_3_n_0 ;
  wire \one_dec_max_limit[11]_i_4_n_0 ;
  wire \one_dec_max_limit[4]_i_2_n_0 ;
  wire \one_dec_max_limit[4]_i_3_n_0 ;
  wire \one_dec_max_limit[4]_i_4_n_0 ;
  wire \one_dec_max_limit[4]_i_5_n_0 ;
  wire \one_dec_max_limit[8]_i_2_n_0 ;
  wire \one_dec_max_limit[8]_i_3_n_0 ;
  wire \one_dec_max_limit[8]_i_4_n_0 ;
  wire \one_dec_max_limit[8]_i_5_n_0 ;
  wire [11:1]one_dec_max_limit_nxt;
  wire \one_dec_max_limit_reg[11]_i_1_n_2 ;
  wire \one_dec_max_limit_reg[11]_i_1_n_3 ;
  wire \one_dec_max_limit_reg[4]_i_1_n_0 ;
  wire \one_dec_max_limit_reg[4]_i_1_n_1 ;
  wire \one_dec_max_limit_reg[4]_i_1_n_2 ;
  wire \one_dec_max_limit_reg[4]_i_1_n_3 ;
  wire \one_dec_max_limit_reg[8]_i_1_n_0 ;
  wire \one_dec_max_limit_reg[8]_i_1_n_1 ;
  wire \one_dec_max_limit_reg[8]_i_1_n_2 ;
  wire \one_dec_max_limit_reg[8]_i_1_n_3 ;
  wire [11:1]one_dec_min_limit;
  wire \one_dec_min_limit[11]_i_2_n_0 ;
  wire \one_dec_min_limit[11]_i_3_n_0 ;
  wire \one_dec_min_limit[5]_i_2_n_0 ;
  wire \one_dec_min_limit[5]_i_3_n_0 ;
  wire \one_dec_min_limit[5]_i_4_n_0 ;
  wire \one_dec_min_limit[5]_i_5_n_0 ;
  wire \one_dec_min_limit[9]_i_2_n_0 ;
  wire \one_dec_min_limit[9]_i_3_n_0 ;
  wire \one_dec_min_limit[9]_i_4_n_0 ;
  wire \one_dec_min_limit[9]_i_5_n_0 ;
  wire [11:2]one_dec_min_limit_nxt;
  wire \one_dec_min_limit_reg[11]_i_1_n_3 ;
  wire \one_dec_min_limit_reg[5]_i_1_n_0 ;
  wire \one_dec_min_limit_reg[5]_i_1_n_1 ;
  wire \one_dec_min_limit_reg[5]_i_1_n_2 ;
  wire \one_dec_min_limit_reg[5]_i_1_n_3 ;
  wire \one_dec_min_limit_reg[9]_i_1_n_0 ;
  wire \one_dec_min_limit_reg[9]_i_1_n_1 ;
  wire \one_dec_min_limit_reg[9]_i_1_n_2 ;
  wire \one_dec_min_limit_reg[9]_i_1_n_3 ;
  wire [11:1]one_inc_max_limit;
  wire \one_inc_max_limit[11]_i_2_n_0 ;
  wire \one_inc_max_limit[11]_i_3_n_0 ;
  wire \one_inc_max_limit[11]_i_4_n_0 ;
  wire \one_inc_max_limit[4]_i_2_n_0 ;
  wire \one_inc_max_limit[4]_i_3_n_0 ;
  wire \one_inc_max_limit[4]_i_4_n_0 ;
  wire \one_inc_max_limit[4]_i_5_n_0 ;
  wire \one_inc_max_limit[8]_i_2_n_0 ;
  wire \one_inc_max_limit[8]_i_3_n_0 ;
  wire \one_inc_max_limit[8]_i_4_n_0 ;
  wire \one_inc_max_limit[8]_i_5_n_0 ;
  wire [11:1]one_inc_max_limit_nxt;
  wire \one_inc_max_limit_reg[11]_i_1_n_2 ;
  wire \one_inc_max_limit_reg[11]_i_1_n_3 ;
  wire \one_inc_max_limit_reg[4]_i_1_n_0 ;
  wire \one_inc_max_limit_reg[4]_i_1_n_1 ;
  wire \one_inc_max_limit_reg[4]_i_1_n_2 ;
  wire \one_inc_max_limit_reg[4]_i_1_n_3 ;
  wire \one_inc_max_limit_reg[8]_i_1_n_0 ;
  wire \one_inc_max_limit_reg[8]_i_1_n_1 ;
  wire \one_inc_max_limit_reg[8]_i_1_n_2 ;
  wire \one_inc_max_limit_reg[8]_i_1_n_3 ;
  wire [11:1]one_inc_min_limit;
  wire \one_inc_min_limit[11]_i_2_n_0 ;
  wire \one_inc_min_limit[11]_i_3_n_0 ;
  wire \one_inc_min_limit[5]_i_2_n_0 ;
  wire \one_inc_min_limit[5]_i_3_n_0 ;
  wire \one_inc_min_limit[5]_i_4_n_0 ;
  wire \one_inc_min_limit[5]_i_5_n_0 ;
  wire \one_inc_min_limit[9]_i_2_n_0 ;
  wire \one_inc_min_limit[9]_i_3_n_0 ;
  wire \one_inc_min_limit[9]_i_4_n_0 ;
  wire \one_inc_min_limit[9]_i_5_n_0 ;
  wire [11:2]one_inc_min_limit_nxt;
  wire \one_inc_min_limit_reg[11]_i_1_n_3 ;
  wire \one_inc_min_limit_reg[5]_i_1_n_0 ;
  wire \one_inc_min_limit_reg[5]_i_1_n_1 ;
  wire \one_inc_min_limit_reg[5]_i_1_n_2 ;
  wire \one_inc_min_limit_reg[5]_i_1_n_3 ;
  wire \one_inc_min_limit_reg[9]_i_1_n_0 ;
  wire \one_inc_min_limit_reg[9]_i_1_n_1 ;
  wire \one_inc_min_limit_reg[9]_i_1_n_2 ;
  wire \one_inc_min_limit_reg[9]_i_1_n_3 ;
  wire p_0_in;
  wire [0:0]p_2_out;
  wire pi_calib_done_r1_reg;
  wire pi_f_dec_nxt;
  wire pi_f_inc_i_2_n_0;
  wire pi_f_inc_i_3_n_0;
  wire pi_f_inc_i_4_n_0;
  wire pi_f_inc_i_5_n_0;
  wire pi_f_inc_i_6_n_0;
  wire pi_f_inc_i_7_n_0;
  wire pi_f_inc_nxt;
  wire pi_fine_dly_dec_done;
  wire po_ck_addr_cmd_delay_done;
  wire rstdiv0_sync_r1_reg_rep__12;
  wire [0:0]rstdiv0_sync_r1_reg_rep__4;
  wire [0:0]rstdiv0_sync_r1_reg_rep__5;
  wire [0:0]rstdiv0_sync_r1_reg_rep__6;
  wire [0:0]rstdiv0_sync_r1_reg_rep__7;
  wire [0:0]rstdiv0_sync_r1_reg_rep__8;
  wire [0:0]rstdiv0_sync_r1_reg_rep__9;
  wire temp_cmp_four_dec_min_101;
  wire temp_cmp_four_dec_min_102;
  wire temp_cmp_four_dec_min_102_i_10_n_0;
  wire temp_cmp_four_dec_min_102_i_11_n_0;
  wire temp_cmp_four_dec_min_102_i_12_n_0;
  wire temp_cmp_four_dec_min_102_i_13_n_0;
  wire temp_cmp_four_dec_min_102_i_14_n_0;
  wire temp_cmp_four_dec_min_102_i_3_n_0;
  wire temp_cmp_four_dec_min_102_i_4_n_0;
  wire temp_cmp_four_dec_min_102_i_5_n_0;
  wire temp_cmp_four_dec_min_102_i_6_n_0;
  wire temp_cmp_four_dec_min_102_i_7_n_0;
  wire temp_cmp_four_dec_min_102_i_8_n_0;
  wire temp_cmp_four_dec_min_102_i_9_n_0;
  wire temp_cmp_four_dec_min_102_reg_i_1_n_3;
  wire temp_cmp_four_dec_min_102_reg_i_2_n_0;
  wire temp_cmp_four_dec_min_102_reg_i_2_n_1;
  wire temp_cmp_four_dec_min_102_reg_i_2_n_2;
  wire temp_cmp_four_dec_min_102_reg_i_2_n_3;
  wire temp_cmp_four_inc_max_101;
  wire temp_cmp_four_inc_max_102;
  wire temp_cmp_four_inc_max_102_i_10_n_0;
  wire temp_cmp_four_inc_max_102_i_11_n_0;
  wire temp_cmp_four_inc_max_102_i_12_n_0;
  wire temp_cmp_four_inc_max_102_i_13_n_0;
  wire temp_cmp_four_inc_max_102_i_14_n_0;
  wire temp_cmp_four_inc_max_102_i_3_n_0;
  wire temp_cmp_four_inc_max_102_i_4_n_0;
  wire temp_cmp_four_inc_max_102_i_5_n_0;
  wire temp_cmp_four_inc_max_102_i_6_n_0;
  wire temp_cmp_four_inc_max_102_i_7_n_0;
  wire temp_cmp_four_inc_max_102_i_8_n_0;
  wire temp_cmp_four_inc_max_102_i_9_n_0;
  wire temp_cmp_four_inc_max_102_reg_i_1_n_3;
  wire temp_cmp_four_inc_max_102_reg_i_2_n_0;
  wire temp_cmp_four_inc_max_102_reg_i_2_n_1;
  wire temp_cmp_four_inc_max_102_reg_i_2_n_2;
  wire temp_cmp_four_inc_max_102_reg_i_2_n_3;
  wire temp_cmp_neutral_max_101;
  wire temp_cmp_neutral_max_102;
  wire temp_cmp_neutral_max_102_i_10_n_0;
  wire temp_cmp_neutral_max_102_i_11_n_0;
  wire temp_cmp_neutral_max_102_i_12_n_0;
  wire temp_cmp_neutral_max_102_i_13_n_0;
  wire temp_cmp_neutral_max_102_i_14_n_0;
  wire temp_cmp_neutral_max_102_i_3_n_0;
  wire temp_cmp_neutral_max_102_i_4_n_0;
  wire temp_cmp_neutral_max_102_i_5_n_0;
  wire temp_cmp_neutral_max_102_i_6_n_0;
  wire temp_cmp_neutral_max_102_i_7_n_0;
  wire temp_cmp_neutral_max_102_i_8_n_0;
  wire temp_cmp_neutral_max_102_i_9_n_0;
  wire temp_cmp_neutral_max_102_reg_i_1_n_3;
  wire temp_cmp_neutral_max_102_reg_i_2_n_0;
  wire temp_cmp_neutral_max_102_reg_i_2_n_1;
  wire temp_cmp_neutral_max_102_reg_i_2_n_2;
  wire temp_cmp_neutral_max_102_reg_i_2_n_3;
  wire temp_cmp_neutral_min_101;
  wire temp_cmp_neutral_min_102;
  wire temp_cmp_neutral_min_102_i_10_n_0;
  wire temp_cmp_neutral_min_102_i_11_n_0;
  wire temp_cmp_neutral_min_102_i_12_n_0;
  wire temp_cmp_neutral_min_102_i_13_n_0;
  wire temp_cmp_neutral_min_102_i_14_n_0;
  wire temp_cmp_neutral_min_102_i_3_n_0;
  wire temp_cmp_neutral_min_102_i_4_n_0;
  wire temp_cmp_neutral_min_102_i_5_n_0;
  wire temp_cmp_neutral_min_102_i_6_n_0;
  wire temp_cmp_neutral_min_102_i_7_n_0;
  wire temp_cmp_neutral_min_102_i_8_n_0;
  wire temp_cmp_neutral_min_102_i_9_n_0;
  wire temp_cmp_neutral_min_102_reg_i_1_n_3;
  wire temp_cmp_neutral_min_102_reg_i_2_n_0;
  wire temp_cmp_neutral_min_102_reg_i_2_n_1;
  wire temp_cmp_neutral_min_102_reg_i_2_n_2;
  wire temp_cmp_neutral_min_102_reg_i_2_n_3;
  wire temp_cmp_one_dec_max_101;
  wire temp_cmp_one_dec_max_102;
  wire temp_cmp_one_dec_max_102_i_10_n_0;
  wire temp_cmp_one_dec_max_102_i_11_n_0;
  wire temp_cmp_one_dec_max_102_i_12_n_0;
  wire temp_cmp_one_dec_max_102_i_13_n_0;
  wire temp_cmp_one_dec_max_102_i_14_n_0;
  wire temp_cmp_one_dec_max_102_i_3_n_0;
  wire temp_cmp_one_dec_max_102_i_4_n_0;
  wire temp_cmp_one_dec_max_102_i_5_n_0;
  wire temp_cmp_one_dec_max_102_i_6_n_0;
  wire temp_cmp_one_dec_max_102_i_7_n_0;
  wire temp_cmp_one_dec_max_102_i_8_n_0;
  wire temp_cmp_one_dec_max_102_i_9_n_0;
  wire temp_cmp_one_dec_max_102_reg_i_1_n_3;
  wire temp_cmp_one_dec_max_102_reg_i_2_n_0;
  wire temp_cmp_one_dec_max_102_reg_i_2_n_1;
  wire temp_cmp_one_dec_max_102_reg_i_2_n_2;
  wire temp_cmp_one_dec_max_102_reg_i_2_n_3;
  wire temp_cmp_one_dec_min_101;
  wire temp_cmp_one_dec_min_102;
  wire temp_cmp_one_dec_min_102_i_10_n_0;
  wire temp_cmp_one_dec_min_102_i_11_n_0;
  wire temp_cmp_one_dec_min_102_i_12_n_0;
  wire temp_cmp_one_dec_min_102_i_13_n_0;
  wire temp_cmp_one_dec_min_102_i_14_n_0;
  wire temp_cmp_one_dec_min_102_i_3_n_0;
  wire temp_cmp_one_dec_min_102_i_4_n_0;
  wire temp_cmp_one_dec_min_102_i_5_n_0;
  wire temp_cmp_one_dec_min_102_i_6_n_0;
  wire temp_cmp_one_dec_min_102_i_7_n_0;
  wire temp_cmp_one_dec_min_102_i_8_n_0;
  wire temp_cmp_one_dec_min_102_i_9_n_0;
  wire temp_cmp_one_dec_min_102_reg_i_1_n_3;
  wire temp_cmp_one_dec_min_102_reg_i_2_n_0;
  wire temp_cmp_one_dec_min_102_reg_i_2_n_1;
  wire temp_cmp_one_dec_min_102_reg_i_2_n_2;
  wire temp_cmp_one_dec_min_102_reg_i_2_n_3;
  wire temp_cmp_one_inc_max_101;
  wire temp_cmp_one_inc_max_102;
  wire temp_cmp_one_inc_max_102_i_10_n_0;
  wire temp_cmp_one_inc_max_102_i_11_n_0;
  wire temp_cmp_one_inc_max_102_i_12_n_0;
  wire temp_cmp_one_inc_max_102_i_13_n_0;
  wire temp_cmp_one_inc_max_102_i_14_n_0;
  wire temp_cmp_one_inc_max_102_i_3_n_0;
  wire temp_cmp_one_inc_max_102_i_4_n_0;
  wire temp_cmp_one_inc_max_102_i_5_n_0;
  wire temp_cmp_one_inc_max_102_i_6_n_0;
  wire temp_cmp_one_inc_max_102_i_7_n_0;
  wire temp_cmp_one_inc_max_102_i_8_n_0;
  wire temp_cmp_one_inc_max_102_i_9_n_0;
  wire temp_cmp_one_inc_max_102_reg_i_1_n_3;
  wire temp_cmp_one_inc_max_102_reg_i_2_n_0;
  wire temp_cmp_one_inc_max_102_reg_i_2_n_1;
  wire temp_cmp_one_inc_max_102_reg_i_2_n_2;
  wire temp_cmp_one_inc_max_102_reg_i_2_n_3;
  wire temp_cmp_one_inc_min_101;
  wire temp_cmp_one_inc_min_102;
  wire temp_cmp_one_inc_min_102_i_10_n_0;
  wire temp_cmp_one_inc_min_102_i_11_n_0;
  wire temp_cmp_one_inc_min_102_i_12_n_0;
  wire temp_cmp_one_inc_min_102_i_13_n_0;
  wire temp_cmp_one_inc_min_102_i_14_n_0;
  wire temp_cmp_one_inc_min_102_i_3_n_0;
  wire temp_cmp_one_inc_min_102_i_4_n_0;
  wire temp_cmp_one_inc_min_102_i_5_n_0;
  wire temp_cmp_one_inc_min_102_i_6_n_0;
  wire temp_cmp_one_inc_min_102_i_7_n_0;
  wire temp_cmp_one_inc_min_102_i_8_n_0;
  wire temp_cmp_one_inc_min_102_i_9_n_0;
  wire temp_cmp_one_inc_min_102_reg_i_1_n_3;
  wire temp_cmp_one_inc_min_102_reg_i_2_n_0;
  wire temp_cmp_one_inc_min_102_reg_i_2_n_1;
  wire temp_cmp_one_inc_min_102_reg_i_2_n_2;
  wire temp_cmp_one_inc_min_102_reg_i_2_n_3;
  wire temp_cmp_three_dec_max_101;
  wire temp_cmp_three_dec_max_102;
  wire temp_cmp_three_dec_max_102_i_10_n_0;
  wire temp_cmp_three_dec_max_102_i_11_n_0;
  wire temp_cmp_three_dec_max_102_i_12_n_0;
  wire temp_cmp_three_dec_max_102_i_13_n_0;
  wire temp_cmp_three_dec_max_102_i_14_n_0;
  wire temp_cmp_three_dec_max_102_i_3_n_0;
  wire temp_cmp_three_dec_max_102_i_4_n_0;
  wire temp_cmp_three_dec_max_102_i_5_n_0;
  wire temp_cmp_three_dec_max_102_i_6_n_0;
  wire temp_cmp_three_dec_max_102_i_7_n_0;
  wire temp_cmp_three_dec_max_102_i_8_n_0;
  wire temp_cmp_three_dec_max_102_i_9_n_0;
  wire temp_cmp_three_dec_max_102_reg_i_1_n_3;
  wire temp_cmp_three_dec_max_102_reg_i_2_n_0;
  wire temp_cmp_three_dec_max_102_reg_i_2_n_1;
  wire temp_cmp_three_dec_max_102_reg_i_2_n_2;
  wire temp_cmp_three_dec_max_102_reg_i_2_n_3;
  wire temp_cmp_three_dec_min_101;
  wire temp_cmp_three_dec_min_102;
  wire temp_cmp_three_dec_min_102_i_10_n_0;
  wire temp_cmp_three_dec_min_102_i_11_n_0;
  wire temp_cmp_three_dec_min_102_i_12_n_0;
  wire temp_cmp_three_dec_min_102_i_13_n_0;
  wire temp_cmp_three_dec_min_102_i_14_n_0;
  wire temp_cmp_three_dec_min_102_i_3_n_0;
  wire temp_cmp_three_dec_min_102_i_4_n_0;
  wire temp_cmp_three_dec_min_102_i_5_n_0;
  wire temp_cmp_three_dec_min_102_i_6_n_0;
  wire temp_cmp_three_dec_min_102_i_7_n_0;
  wire temp_cmp_three_dec_min_102_i_8_n_0;
  wire temp_cmp_three_dec_min_102_i_9_n_0;
  wire temp_cmp_three_dec_min_102_reg_i_1_n_3;
  wire temp_cmp_three_dec_min_102_reg_i_2_n_0;
  wire temp_cmp_three_dec_min_102_reg_i_2_n_1;
  wire temp_cmp_three_dec_min_102_reg_i_2_n_2;
  wire temp_cmp_three_dec_min_102_reg_i_2_n_3;
  wire temp_cmp_three_inc_max_101;
  wire temp_cmp_three_inc_max_102;
  wire temp_cmp_three_inc_max_102_i_10_n_0;
  wire temp_cmp_three_inc_max_102_i_11_n_0;
  wire temp_cmp_three_inc_max_102_i_12_n_0;
  wire temp_cmp_three_inc_max_102_i_13_n_0;
  wire temp_cmp_three_inc_max_102_i_14_n_0;
  wire temp_cmp_three_inc_max_102_i_3_n_0;
  wire temp_cmp_three_inc_max_102_i_4_n_0;
  wire temp_cmp_three_inc_max_102_i_5_n_0;
  wire temp_cmp_three_inc_max_102_i_6_n_0;
  wire temp_cmp_three_inc_max_102_i_7_n_0;
  wire temp_cmp_three_inc_max_102_i_8_n_0;
  wire temp_cmp_three_inc_max_102_i_9_n_0;
  wire temp_cmp_three_inc_max_102_reg_i_1_n_3;
  wire temp_cmp_three_inc_max_102_reg_i_2_n_0;
  wire temp_cmp_three_inc_max_102_reg_i_2_n_1;
  wire temp_cmp_three_inc_max_102_reg_i_2_n_2;
  wire temp_cmp_three_inc_max_102_reg_i_2_n_3;
  wire temp_cmp_three_inc_min_101;
  wire temp_cmp_three_inc_min_102;
  wire temp_cmp_three_inc_min_102_i_10_n_0;
  wire temp_cmp_three_inc_min_102_i_11_n_0;
  wire temp_cmp_three_inc_min_102_i_12_n_0;
  wire temp_cmp_three_inc_min_102_i_13_n_0;
  wire temp_cmp_three_inc_min_102_i_14_n_0;
  wire temp_cmp_three_inc_min_102_i_3_n_0;
  wire temp_cmp_three_inc_min_102_i_4_n_0;
  wire temp_cmp_three_inc_min_102_i_5_n_0;
  wire temp_cmp_three_inc_min_102_i_6_n_0;
  wire temp_cmp_three_inc_min_102_i_7_n_0;
  wire temp_cmp_three_inc_min_102_i_8_n_0;
  wire temp_cmp_three_inc_min_102_i_9_n_0;
  wire temp_cmp_three_inc_min_102_reg_i_1_n_3;
  wire temp_cmp_three_inc_min_102_reg_i_2_n_0;
  wire temp_cmp_three_inc_min_102_reg_i_2_n_1;
  wire temp_cmp_three_inc_min_102_reg_i_2_n_2;
  wire temp_cmp_three_inc_min_102_reg_i_2_n_3;
  wire temp_cmp_two_dec_max_101;
  wire temp_cmp_two_dec_max_102;
  wire temp_cmp_two_dec_max_102_i_10_n_0;
  wire temp_cmp_two_dec_max_102_i_11_n_0;
  wire temp_cmp_two_dec_max_102_i_12_n_0;
  wire temp_cmp_two_dec_max_102_i_13_n_0;
  wire temp_cmp_two_dec_max_102_i_14_n_0;
  wire temp_cmp_two_dec_max_102_i_3_n_0;
  wire temp_cmp_two_dec_max_102_i_4_n_0;
  wire temp_cmp_two_dec_max_102_i_5_n_0;
  wire temp_cmp_two_dec_max_102_i_6_n_0;
  wire temp_cmp_two_dec_max_102_i_7_n_0;
  wire temp_cmp_two_dec_max_102_i_8_n_0;
  wire temp_cmp_two_dec_max_102_i_9_n_0;
  wire temp_cmp_two_dec_max_102_reg_i_1_n_3;
  wire temp_cmp_two_dec_max_102_reg_i_2_n_0;
  wire temp_cmp_two_dec_max_102_reg_i_2_n_1;
  wire temp_cmp_two_dec_max_102_reg_i_2_n_2;
  wire temp_cmp_two_dec_max_102_reg_i_2_n_3;
  wire temp_cmp_two_dec_min_101;
  wire temp_cmp_two_dec_min_102;
  wire temp_cmp_two_dec_min_102_i_10_n_0;
  wire temp_cmp_two_dec_min_102_i_11_n_0;
  wire temp_cmp_two_dec_min_102_i_12_n_0;
  wire temp_cmp_two_dec_min_102_i_13_n_0;
  wire temp_cmp_two_dec_min_102_i_14_n_0;
  wire temp_cmp_two_dec_min_102_i_3_n_0;
  wire temp_cmp_two_dec_min_102_i_4_n_0;
  wire temp_cmp_two_dec_min_102_i_5_n_0;
  wire temp_cmp_two_dec_min_102_i_6_n_0;
  wire temp_cmp_two_dec_min_102_i_7_n_0;
  wire temp_cmp_two_dec_min_102_i_8_n_0;
  wire temp_cmp_two_dec_min_102_i_9_n_0;
  wire temp_cmp_two_dec_min_102_reg_i_1_n_3;
  wire temp_cmp_two_dec_min_102_reg_i_2_n_0;
  wire temp_cmp_two_dec_min_102_reg_i_2_n_1;
  wire temp_cmp_two_dec_min_102_reg_i_2_n_2;
  wire temp_cmp_two_dec_min_102_reg_i_2_n_3;
  wire temp_cmp_two_inc_max_101;
  wire temp_cmp_two_inc_max_102;
  wire temp_cmp_two_inc_max_102_i_10_n_0;
  wire temp_cmp_two_inc_max_102_i_11_n_0;
  wire temp_cmp_two_inc_max_102_i_12_n_0;
  wire temp_cmp_two_inc_max_102_i_13_n_0;
  wire temp_cmp_two_inc_max_102_i_14_n_0;
  wire temp_cmp_two_inc_max_102_i_3_n_0;
  wire temp_cmp_two_inc_max_102_i_4_n_0;
  wire temp_cmp_two_inc_max_102_i_5_n_0;
  wire temp_cmp_two_inc_max_102_i_6_n_0;
  wire temp_cmp_two_inc_max_102_i_7_n_0;
  wire temp_cmp_two_inc_max_102_i_8_n_0;
  wire temp_cmp_two_inc_max_102_i_9_n_0;
  wire temp_cmp_two_inc_max_102_reg_i_1_n_3;
  wire temp_cmp_two_inc_max_102_reg_i_2_n_0;
  wire temp_cmp_two_inc_max_102_reg_i_2_n_1;
  wire temp_cmp_two_inc_max_102_reg_i_2_n_2;
  wire temp_cmp_two_inc_max_102_reg_i_2_n_3;
  wire temp_cmp_two_inc_min_101;
  wire temp_cmp_two_inc_min_102;
  wire temp_cmp_two_inc_min_102_i_10_n_0;
  wire temp_cmp_two_inc_min_102_i_11_n_0;
  wire temp_cmp_two_inc_min_102_i_12_n_0;
  wire temp_cmp_two_inc_min_102_i_13_n_0;
  wire temp_cmp_two_inc_min_102_i_14_n_0;
  wire temp_cmp_two_inc_min_102_i_3_n_0;
  wire temp_cmp_two_inc_min_102_i_4_n_0;
  wire temp_cmp_two_inc_min_102_i_5_n_0;
  wire temp_cmp_two_inc_min_102_i_6_n_0;
  wire temp_cmp_two_inc_min_102_i_7_n_0;
  wire temp_cmp_two_inc_min_102_i_8_n_0;
  wire temp_cmp_two_inc_min_102_i_9_n_0;
  wire temp_cmp_two_inc_min_102_reg_i_1_n_3;
  wire temp_cmp_two_inc_min_102_reg_i_2_n_0;
  wire temp_cmp_two_inc_min_102_reg_i_2_n_1;
  wire temp_cmp_two_inc_min_102_reg_i_2_n_2;
  wire temp_cmp_two_inc_min_102_reg_i_2_n_3;
  wire tempmon_init_complete;
  wire tempmon_pi_f_dec;
  wire tempmon_pi_f_en_r0;
  wire tempmon_pi_f_inc;
  wire tempmon_sample_en;
  wire tempmon_sample_en_101;
  wire tempmon_sample_en_102;
  wire [10:0]tempmon_state;
  wire \tempmon_state[0]_i_1_n_0 ;
  wire \tempmon_state[10]_i_10_n_0 ;
  wire \tempmon_state[10]_i_11_n_0 ;
  wire \tempmon_state[10]_i_12_n_0 ;
  wire \tempmon_state[10]_i_13_n_0 ;
  wire \tempmon_state[10]_i_14_n_0 ;
  wire \tempmon_state[10]_i_15_n_0 ;
  wire \tempmon_state[10]_i_16_n_0 ;
  wire \tempmon_state[10]_i_17_n_0 ;
  wire \tempmon_state[10]_i_18_n_0 ;
  wire \tempmon_state[10]_i_2_n_0 ;
  wire \tempmon_state[10]_i_3_n_0 ;
  wire \tempmon_state[10]_i_4_n_0 ;
  wire \tempmon_state[10]_i_5_n_0 ;
  wire \tempmon_state[10]_i_6_n_0 ;
  wire \tempmon_state[10]_i_7_n_0 ;
  wire \tempmon_state[10]_i_8_n_0 ;
  wire \tempmon_state[10]_i_9_n_0 ;
  wire \tempmon_state[1]_i_1_n_0 ;
  wire \tempmon_state[2]_i_1_n_0 ;
  wire \tempmon_state[3]_i_1_n_0 ;
  wire \tempmon_state[4]_i_1_n_0 ;
  wire \tempmon_state[5]_i_1_n_0 ;
  wire \tempmon_state[6]_i_1_n_0 ;
  wire \tempmon_state[6]_i_2_n_0 ;
  wire \tempmon_state[7]_i_1_n_0 ;
  wire \tempmon_state[8]_i_1_n_0 ;
  wire \tempmon_state[9]_i_1_n_0 ;
  wire tempmon_state_init;
  wire tempmon_state_nxt;
  wire [11:0]three_dec_max_limit;
  wire \three_dec_max_limit[0]_i_1_n_0 ;
  wire \three_dec_max_limit[10]_i_1_n_0 ;
  wire \three_dec_max_limit[11]_i_1_n_0 ;
  wire \three_dec_max_limit[11]_i_3_n_0 ;
  wire \three_dec_max_limit[11]_i_4_n_0 ;
  wire \three_dec_max_limit[11]_i_5_n_0 ;
  wire \three_dec_max_limit[1]_i_1_n_0 ;
  wire \three_dec_max_limit[2]_i_1_n_0 ;
  wire \three_dec_max_limit[3]_i_1_n_0 ;
  wire \three_dec_max_limit[4]_i_1_n_0 ;
  wire \three_dec_max_limit[4]_i_3_n_0 ;
  wire \three_dec_max_limit[4]_i_4_n_0 ;
  wire \three_dec_max_limit[4]_i_5_n_0 ;
  wire \three_dec_max_limit[4]_i_6_n_0 ;
  wire \three_dec_max_limit[5]_i_1_n_0 ;
  wire \three_dec_max_limit[6]_i_1_n_0 ;
  wire \three_dec_max_limit[7]_i_1_n_0 ;
  wire \three_dec_max_limit[8]_i_1_n_0 ;
  wire \three_dec_max_limit[8]_i_3_n_0 ;
  wire \three_dec_max_limit[8]_i_4_n_0 ;
  wire \three_dec_max_limit[8]_i_5_n_0 ;
  wire \three_dec_max_limit[8]_i_6_n_0 ;
  wire \three_dec_max_limit[9]_i_1_n_0 ;
  wire \three_dec_max_limit_reg[11]_i_2_n_2 ;
  wire \three_dec_max_limit_reg[11]_i_2_n_3 ;
  wire \three_dec_max_limit_reg[11]_i_2_n_5 ;
  wire \three_dec_max_limit_reg[11]_i_2_n_6 ;
  wire \three_dec_max_limit_reg[11]_i_2_n_7 ;
  wire \three_dec_max_limit_reg[4]_i_2_n_0 ;
  wire \three_dec_max_limit_reg[4]_i_2_n_1 ;
  wire \three_dec_max_limit_reg[4]_i_2_n_2 ;
  wire \three_dec_max_limit_reg[4]_i_2_n_3 ;
  wire \three_dec_max_limit_reg[4]_i_2_n_4 ;
  wire \three_dec_max_limit_reg[4]_i_2_n_5 ;
  wire \three_dec_max_limit_reg[4]_i_2_n_6 ;
  wire \three_dec_max_limit_reg[4]_i_2_n_7 ;
  wire \three_dec_max_limit_reg[8]_i_2_n_0 ;
  wire \three_dec_max_limit_reg[8]_i_2_n_1 ;
  wire \three_dec_max_limit_reg[8]_i_2_n_2 ;
  wire \three_dec_max_limit_reg[8]_i_2_n_3 ;
  wire \three_dec_max_limit_reg[8]_i_2_n_4 ;
  wire \three_dec_max_limit_reg[8]_i_2_n_5 ;
  wire \three_dec_max_limit_reg[8]_i_2_n_6 ;
  wire \three_dec_max_limit_reg[8]_i_2_n_7 ;
  wire [11:0]three_dec_min_limit;
  wire \three_dec_min_limit[11]_i_2_n_0 ;
  wire \three_dec_min_limit[11]_i_3_n_0 ;
  wire \three_dec_min_limit[5]_i_2_n_0 ;
  wire \three_dec_min_limit[5]_i_3_n_0 ;
  wire \three_dec_min_limit[5]_i_4_n_0 ;
  wire \three_dec_min_limit[5]_i_5_n_0 ;
  wire \three_dec_min_limit[9]_i_2_n_0 ;
  wire \three_dec_min_limit[9]_i_3_n_0 ;
  wire \three_dec_min_limit[9]_i_4_n_0 ;
  wire \three_dec_min_limit[9]_i_5_n_0 ;
  wire [11:2]three_dec_min_limit_nxt;
  wire \three_dec_min_limit_reg[11]_i_1_n_3 ;
  wire \three_dec_min_limit_reg[5]_i_1_n_0 ;
  wire \three_dec_min_limit_reg[5]_i_1_n_1 ;
  wire \three_dec_min_limit_reg[5]_i_1_n_2 ;
  wire \three_dec_min_limit_reg[5]_i_1_n_3 ;
  wire \three_dec_min_limit_reg[9]_i_1_n_0 ;
  wire \three_dec_min_limit_reg[9]_i_1_n_1 ;
  wire \three_dec_min_limit_reg[9]_i_1_n_2 ;
  wire \three_dec_min_limit_reg[9]_i_1_n_3 ;
  wire [11:1]three_inc_max_limit;
  wire \three_inc_max_limit[11]_i_2_n_0 ;
  wire \three_inc_max_limit[11]_i_3_n_0 ;
  wire \three_inc_max_limit[11]_i_4_n_0 ;
  wire \three_inc_max_limit[4]_i_2_n_0 ;
  wire \three_inc_max_limit[4]_i_3_n_0 ;
  wire \three_inc_max_limit[4]_i_4_n_0 ;
  wire \three_inc_max_limit[4]_i_5_n_0 ;
  wire \three_inc_max_limit[8]_i_2_n_0 ;
  wire \three_inc_max_limit[8]_i_3_n_0 ;
  wire \three_inc_max_limit[8]_i_4_n_0 ;
  wire \three_inc_max_limit[8]_i_5_n_0 ;
  wire [11:1]three_inc_max_limit_nxt;
  wire \three_inc_max_limit_reg[11]_i_1_n_2 ;
  wire \three_inc_max_limit_reg[11]_i_1_n_3 ;
  wire \three_inc_max_limit_reg[4]_i_1_n_0 ;
  wire \three_inc_max_limit_reg[4]_i_1_n_1 ;
  wire \three_inc_max_limit_reg[4]_i_1_n_2 ;
  wire \three_inc_max_limit_reg[4]_i_1_n_3 ;
  wire \three_inc_max_limit_reg[8]_i_1_n_0 ;
  wire \three_inc_max_limit_reg[8]_i_1_n_1 ;
  wire \three_inc_max_limit_reg[8]_i_1_n_2 ;
  wire \three_inc_max_limit_reg[8]_i_1_n_3 ;
  wire [11:1]three_inc_min_limit;
  wire \three_inc_min_limit[11]_i_2_n_0 ;
  wire \three_inc_min_limit[11]_i_3_n_0 ;
  wire \three_inc_min_limit[5]_i_2_n_0 ;
  wire \three_inc_min_limit[5]_i_3_n_0 ;
  wire \three_inc_min_limit[5]_i_4_n_0 ;
  wire \three_inc_min_limit[5]_i_5_n_0 ;
  wire \three_inc_min_limit[9]_i_2_n_0 ;
  wire \three_inc_min_limit[9]_i_3_n_0 ;
  wire \three_inc_min_limit[9]_i_4_n_0 ;
  wire \three_inc_min_limit[9]_i_5_n_0 ;
  wire [11:2]three_inc_min_limit_nxt;
  wire \three_inc_min_limit_reg[11]_i_1_n_3 ;
  wire \three_inc_min_limit_reg[5]_i_1_n_0 ;
  wire \three_inc_min_limit_reg[5]_i_1_n_1 ;
  wire \three_inc_min_limit_reg[5]_i_1_n_2 ;
  wire \three_inc_min_limit_reg[5]_i_1_n_3 ;
  wire \three_inc_min_limit_reg[9]_i_1_n_0 ;
  wire \three_inc_min_limit_reg[9]_i_1_n_1 ;
  wire \three_inc_min_limit_reg[9]_i_1_n_2 ;
  wire \three_inc_min_limit_reg[9]_i_1_n_3 ;
  wire [11:0]two_dec_max_limit;
  wire \two_dec_max_limit[0]_i_1_n_0 ;
  wire \two_dec_max_limit[11]_i_2_n_0 ;
  wire \two_dec_max_limit[11]_i_3_n_0 ;
  wire \two_dec_max_limit[11]_i_4_n_0 ;
  wire \two_dec_max_limit[4]_i_2_n_0 ;
  wire \two_dec_max_limit[4]_i_3_n_0 ;
  wire \two_dec_max_limit[4]_i_4_n_0 ;
  wire \two_dec_max_limit[4]_i_5_n_0 ;
  wire \two_dec_max_limit[8]_i_2_n_0 ;
  wire \two_dec_max_limit[8]_i_3_n_0 ;
  wire \two_dec_max_limit[8]_i_4_n_0 ;
  wire \two_dec_max_limit[8]_i_5_n_0 ;
  wire [11:1]two_dec_max_limit_nxt;
  wire \two_dec_max_limit_reg[11]_i_1_n_2 ;
  wire \two_dec_max_limit_reg[11]_i_1_n_3 ;
  wire \two_dec_max_limit_reg[4]_i_1_n_0 ;
  wire \two_dec_max_limit_reg[4]_i_1_n_1 ;
  wire \two_dec_max_limit_reg[4]_i_1_n_2 ;
  wire \two_dec_max_limit_reg[4]_i_1_n_3 ;
  wire \two_dec_max_limit_reg[8]_i_1_n_0 ;
  wire \two_dec_max_limit_reg[8]_i_1_n_1 ;
  wire \two_dec_max_limit_reg[8]_i_1_n_2 ;
  wire \two_dec_max_limit_reg[8]_i_1_n_3 ;
  wire [11:1]two_dec_min_limit;
  wire \two_dec_min_limit[11]_i_2_n_0 ;
  wire \two_dec_min_limit[11]_i_3_n_0 ;
  wire \two_dec_min_limit[5]_i_2_n_0 ;
  wire \two_dec_min_limit[5]_i_3_n_0 ;
  wire \two_dec_min_limit[5]_i_4_n_0 ;
  wire \two_dec_min_limit[5]_i_5_n_0 ;
  wire \two_dec_min_limit[9]_i_2_n_0 ;
  wire \two_dec_min_limit[9]_i_3_n_0 ;
  wire \two_dec_min_limit[9]_i_4_n_0 ;
  wire \two_dec_min_limit[9]_i_5_n_0 ;
  wire [11:2]two_dec_min_limit_nxt;
  wire \two_dec_min_limit_reg[11]_i_1_n_3 ;
  wire \two_dec_min_limit_reg[5]_i_1_n_0 ;
  wire \two_dec_min_limit_reg[5]_i_1_n_1 ;
  wire \two_dec_min_limit_reg[5]_i_1_n_2 ;
  wire \two_dec_min_limit_reg[5]_i_1_n_3 ;
  wire \two_dec_min_limit_reg[9]_i_1_n_0 ;
  wire \two_dec_min_limit_reg[9]_i_1_n_1 ;
  wire \two_dec_min_limit_reg[9]_i_1_n_2 ;
  wire \two_dec_min_limit_reg[9]_i_1_n_3 ;
  wire [11:1]two_inc_max_limit;
  wire \two_inc_max_limit[11]_i_2_n_0 ;
  wire \two_inc_max_limit[11]_i_3_n_0 ;
  wire \two_inc_max_limit[11]_i_4_n_0 ;
  wire \two_inc_max_limit[4]_i_2_n_0 ;
  wire \two_inc_max_limit[4]_i_3_n_0 ;
  wire \two_inc_max_limit[4]_i_4_n_0 ;
  wire \two_inc_max_limit[4]_i_5_n_0 ;
  wire \two_inc_max_limit[8]_i_2_n_0 ;
  wire \two_inc_max_limit[8]_i_3_n_0 ;
  wire \two_inc_max_limit[8]_i_4_n_0 ;
  wire \two_inc_max_limit[8]_i_5_n_0 ;
  wire [11:1]two_inc_max_limit_nxt;
  wire \two_inc_max_limit_reg[11]_i_1_n_2 ;
  wire \two_inc_max_limit_reg[11]_i_1_n_3 ;
  wire \two_inc_max_limit_reg[4]_i_1_n_0 ;
  wire \two_inc_max_limit_reg[4]_i_1_n_1 ;
  wire \two_inc_max_limit_reg[4]_i_1_n_2 ;
  wire \two_inc_max_limit_reg[4]_i_1_n_3 ;
  wire \two_inc_max_limit_reg[8]_i_1_n_0 ;
  wire \two_inc_max_limit_reg[8]_i_1_n_1 ;
  wire \two_inc_max_limit_reg[8]_i_1_n_2 ;
  wire \two_inc_max_limit_reg[8]_i_1_n_3 ;
  wire [11:1]two_inc_min_limit;
  wire \two_inc_min_limit[11]_i_2_n_0 ;
  wire \two_inc_min_limit[11]_i_3_n_0 ;
  wire \two_inc_min_limit[5]_i_2_n_0 ;
  wire \two_inc_min_limit[5]_i_3_n_0 ;
  wire \two_inc_min_limit[5]_i_4_n_0 ;
  wire \two_inc_min_limit[5]_i_5_n_0 ;
  wire \two_inc_min_limit[9]_i_2_n_0 ;
  wire \two_inc_min_limit[9]_i_3_n_0 ;
  wire \two_inc_min_limit[9]_i_4_n_0 ;
  wire \two_inc_min_limit[9]_i_5_n_0 ;
  wire [11:2]two_inc_min_limit_nxt;
  wire \two_inc_min_limit_reg[11]_i_1_n_3 ;
  wire \two_inc_min_limit_reg[5]_i_1_n_0 ;
  wire \two_inc_min_limit_reg[5]_i_1_n_1 ;
  wire \two_inc_min_limit_reg[5]_i_1_n_2 ;
  wire \two_inc_min_limit_reg[5]_i_1_n_3 ;
  wire \two_inc_min_limit_reg[9]_i_1_n_0 ;
  wire \two_inc_min_limit_reg[9]_i_1_n_1 ;
  wire \two_inc_min_limit_reg[9]_i_1_n_2 ;
  wire \two_inc_min_limit_reg[9]_i_1_n_3 ;
  wire update_temp_101;
  wire update_temp_102;
  wire wrcal_done_reg;
  wire [3:1]\NLW_four_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_four_dec_min_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_four_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_four_inc_max_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_neutral_max_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_neutral_max_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_neutral_min_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_neutral_min_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_one_dec_max_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_one_dec_max_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_one_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_one_dec_min_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_one_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_one_inc_max_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_one_inc_min_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_one_inc_min_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:2]NLW_temp_cmp_four_dec_min_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_four_dec_min_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_four_dec_min_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_four_inc_max_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_four_inc_max_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_four_inc_max_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_neutral_max_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_neutral_max_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_neutral_max_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_neutral_min_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_neutral_min_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_neutral_min_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_one_dec_max_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_one_dec_max_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_one_dec_max_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_one_dec_min_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_one_dec_min_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_one_dec_min_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_one_inc_max_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_one_inc_max_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_one_inc_max_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_one_inc_min_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_one_inc_min_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_one_inc_min_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_three_dec_max_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_three_dec_max_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_three_dec_max_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_three_dec_min_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_three_dec_min_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_three_dec_min_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_three_inc_max_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_three_inc_max_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_three_inc_max_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_three_inc_min_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_three_inc_min_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_three_inc_min_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_two_dec_max_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_two_dec_max_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_two_dec_max_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_two_dec_min_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_two_dec_min_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_two_dec_min_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_two_inc_max_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_two_inc_max_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_two_inc_max_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_two_inc_min_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_two_inc_min_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_two_inc_min_102_reg_i_2_O_UNCONNECTED;
  wire [2:2]\NLW_three_dec_max_limit_reg[11]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_three_dec_max_limit_reg[11]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_three_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_three_dec_min_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_three_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_three_inc_max_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_three_inc_min_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_three_inc_min_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_two_dec_max_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_two_dec_max_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_two_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_two_dec_min_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_two_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_two_inc_max_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_two_inc_min_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_two_inc_min_limit_reg[11]_i_1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0404040404040004)) 
    \calib_sel[1]_i_1 
       (.I0(\gen_byte_sel_div2.byte_sel_cnt_reg[1] ),
        .I1(\gen_byte_sel_div2.byte_sel_cnt_reg[0]_0 ),
        .I2(rstdiv0_sync_r1_reg_rep__12),
        .I3(calib_complete),
        .I4(tempmon_pi_f_dec),
        .I5(tempmon_pi_f_inc),
        .O(\calib_sel_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hFF10)) 
    \calib_zero_ctrl[0]_i_2 
       (.I0(tempmon_pi_f_inc),
        .I1(tempmon_pi_f_dec),
        .I2(calib_complete),
        .I3(rstdiv0_sync_r1_reg_rep__12),
        .O(calib_sel0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \calib_zero_inputs[0]_i_1 
       (.I0(calib_complete),
        .I1(tempmon_pi_f_dec),
        .I2(tempmon_pi_f_inc),
        .O(\calib_zero_inputs_reg[0] ));
  FDRE \device_temp_101_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\device_temp_r_reg[11] [0]),
        .Q(device_temp_101[0]),
        .R(rstdiv0_sync_r1_reg_rep__7));
  FDRE \device_temp_101_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\device_temp_r_reg[11] [10]),
        .Q(device_temp_101[10]),
        .R(rstdiv0_sync_r1_reg_rep__7));
  FDRE \device_temp_101_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\device_temp_r_reg[11] [11]),
        .Q(device_temp_101[11]),
        .R(rstdiv0_sync_r1_reg_rep__7));
  FDRE \device_temp_101_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\device_temp_r_reg[11] [1]),
        .Q(device_temp_101[1]),
        .R(rstdiv0_sync_r1_reg_rep__7));
  FDRE \device_temp_101_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\device_temp_r_reg[11] [2]),
        .Q(device_temp_101[2]),
        .R(rstdiv0_sync_r1_reg_rep__7));
  FDRE \device_temp_101_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\device_temp_r_reg[11] [3]),
        .Q(device_temp_101[3]),
        .R(rstdiv0_sync_r1_reg_rep__7));
  FDRE \device_temp_101_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\device_temp_r_reg[11] [4]),
        .Q(device_temp_101[4]),
        .R(rstdiv0_sync_r1_reg_rep__7));
  FDRE \device_temp_101_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\device_temp_r_reg[11] [5]),
        .Q(device_temp_101[5]),
        .R(rstdiv0_sync_r1_reg_rep__7));
  FDRE \device_temp_101_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\device_temp_r_reg[11] [6]),
        .Q(device_temp_101[6]),
        .R(rstdiv0_sync_r1_reg_rep__7));
  FDRE \device_temp_101_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\device_temp_r_reg[11] [7]),
        .Q(device_temp_101[7]),
        .R(rstdiv0_sync_r1_reg_rep__7));
  FDRE \device_temp_101_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\device_temp_r_reg[11] [8]),
        .Q(device_temp_101[8]),
        .R(rstdiv0_sync_r1_reg_rep__7));
  FDRE \device_temp_101_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\device_temp_r_reg[11] [9]),
        .Q(device_temp_101[9]),
        .R(rstdiv0_sync_r1_reg_rep__7));
  LUT5 #(
    .INIT(32'h00000001)) 
    \device_temp_init[11]_i_1 
       (.I0(tempmon_state[7]),
        .I1(tempmon_state[0]),
        .I2(tempmon_state[2]),
        .I3(\device_temp_init[11]_i_2_n_0 ),
        .I4(\device_temp_init[11]_i_3_n_0 ),
        .O(tempmon_state_init));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \device_temp_init[11]_i_2 
       (.I0(tempmon_state[1]),
        .I1(tempmon_state[6]),
        .I2(tempmon_state[4]),
        .I3(tempmon_state[8]),
        .O(\device_temp_init[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \device_temp_init[11]_i_3 
       (.I0(tempmon_state[10]),
        .I1(tempmon_state[5]),
        .I2(tempmon_state[3]),
        .I3(tempmon_state[9]),
        .O(\device_temp_init[11]_i_3_n_0 ));
  FDRE \device_temp_init_reg[0] 
       (.C(CLK),
        .CE(tempmon_state_init),
        .D(device_temp_101[0]),
        .Q(device_temp_init[0]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  FDRE \device_temp_init_reg[10] 
       (.C(CLK),
        .CE(tempmon_state_init),
        .D(device_temp_101[10]),
        .Q(device_temp_init[10]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  FDRE \device_temp_init_reg[11] 
       (.C(CLK),
        .CE(tempmon_state_init),
        .D(device_temp_101[11]),
        .Q(device_temp_init[11]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  FDRE \device_temp_init_reg[1] 
       (.C(CLK),
        .CE(tempmon_state_init),
        .D(device_temp_101[1]),
        .Q(device_temp_init[1]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  FDRE \device_temp_init_reg[2] 
       (.C(CLK),
        .CE(tempmon_state_init),
        .D(device_temp_101[2]),
        .Q(device_temp_init[2]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  FDRE \device_temp_init_reg[3] 
       (.C(CLK),
        .CE(tempmon_state_init),
        .D(device_temp_101[3]),
        .Q(device_temp_init[3]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  FDRE \device_temp_init_reg[4] 
       (.C(CLK),
        .CE(tempmon_state_init),
        .D(device_temp_101[4]),
        .Q(device_temp_init[4]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  FDRE \device_temp_init_reg[5] 
       (.C(CLK),
        .CE(tempmon_state_init),
        .D(device_temp_101[5]),
        .Q(device_temp_init[5]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  FDRE \device_temp_init_reg[6] 
       (.C(CLK),
        .CE(tempmon_state_init),
        .D(device_temp_101[6]),
        .Q(device_temp_init[6]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  FDRE \device_temp_init_reg[7] 
       (.C(CLK),
        .CE(tempmon_state_init),
        .D(device_temp_101[7]),
        .Q(device_temp_init[7]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  FDRE \device_temp_init_reg[8] 
       (.C(CLK),
        .CE(tempmon_state_init),
        .D(device_temp_101[8]),
        .Q(device_temp_init[8]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  FDRE \device_temp_init_reg[9] 
       (.C(CLK),
        .CE(tempmon_state_init),
        .D(device_temp_101[9]),
        .Q(device_temp_init[9]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  LUT1 #(
    .INIT(2'h1)) 
    \four_dec_min_limit[11]_i_2 
       (.I0(three_dec_max_limit[11]),
        .O(\four_dec_min_limit[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_dec_min_limit[11]_i_3 
       (.I0(three_dec_max_limit[10]),
        .O(\four_dec_min_limit[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_dec_min_limit[5]_i_2 
       (.I0(three_dec_max_limit[5]),
        .O(\four_dec_min_limit[5]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_dec_min_limit[5]_i_3 
       (.I0(three_dec_max_limit[4]),
        .O(\four_dec_min_limit[5]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_dec_min_limit[5]_i_4 
       (.I0(three_dec_max_limit[3]),
        .O(\four_dec_min_limit[5]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \four_dec_min_limit[5]_i_5 
       (.I0(three_dec_max_limit[2]),
        .O(\four_dec_min_limit[5]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_dec_min_limit[9]_i_2 
       (.I0(three_dec_max_limit[9]),
        .O(\four_dec_min_limit[9]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_dec_min_limit[9]_i_3 
       (.I0(three_dec_max_limit[8]),
        .O(\four_dec_min_limit[9]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_dec_min_limit[9]_i_4 
       (.I0(three_dec_max_limit[7]),
        .O(\four_dec_min_limit[9]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_dec_min_limit[9]_i_5 
       (.I0(three_dec_max_limit[6]),
        .O(\four_dec_min_limit[9]_i_5_n_0 ));
  FDRE \four_dec_min_limit_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_dec_max_limit[0]),
        .Q(four_dec_min_limit[0]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  FDRE \four_dec_min_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_dec_min_limit_nxt[10]),
        .Q(four_dec_min_limit[10]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  FDRE \four_dec_min_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_dec_min_limit_nxt[11]),
        .Q(four_dec_min_limit[11]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  CARRY4 \four_dec_min_limit_reg[11]_i_1 
       (.CI(\four_dec_min_limit_reg[9]_i_1_n_0 ),
        .CO({\NLW_four_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED [3:1],\four_dec_min_limit_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,three_dec_max_limit[10]}),
        .O({\NLW_four_dec_min_limit_reg[11]_i_1_O_UNCONNECTED [3:2],four_dec_min_limit_nxt[11:10]}),
        .S({1'b0,1'b0,\four_dec_min_limit[11]_i_2_n_0 ,\four_dec_min_limit[11]_i_3_n_0 }));
  FDRE \four_dec_min_limit_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_dec_max_limit[1]),
        .Q(four_dec_min_limit[1]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  FDRE \four_dec_min_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_dec_min_limit_nxt[2]),
        .Q(four_dec_min_limit[2]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  FDRE \four_dec_min_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_dec_min_limit_nxt[3]),
        .Q(four_dec_min_limit[3]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  FDRE \four_dec_min_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_dec_min_limit_nxt[4]),
        .Q(four_dec_min_limit[4]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  FDRE \four_dec_min_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_dec_min_limit_nxt[5]),
        .Q(four_dec_min_limit[5]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  CARRY4 \four_dec_min_limit_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\four_dec_min_limit_reg[5]_i_1_n_0 ,\four_dec_min_limit_reg[5]_i_1_n_1 ,\four_dec_min_limit_reg[5]_i_1_n_2 ,\four_dec_min_limit_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({three_dec_max_limit[5:3],1'b0}),
        .O(four_dec_min_limit_nxt[5:2]),
        .S({\four_dec_min_limit[5]_i_2_n_0 ,\four_dec_min_limit[5]_i_3_n_0 ,\four_dec_min_limit[5]_i_4_n_0 ,\four_dec_min_limit[5]_i_5_n_0 }));
  FDRE \four_dec_min_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_dec_min_limit_nxt[6]),
        .Q(four_dec_min_limit[6]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  FDRE \four_dec_min_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_dec_min_limit_nxt[7]),
        .Q(four_dec_min_limit[7]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  FDRE \four_dec_min_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_dec_min_limit_nxt[8]),
        .Q(four_dec_min_limit[8]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  FDRE \four_dec_min_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_dec_min_limit_nxt[9]),
        .Q(four_dec_min_limit[9]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  CARRY4 \four_dec_min_limit_reg[9]_i_1 
       (.CI(\four_dec_min_limit_reg[5]_i_1_n_0 ),
        .CO({\four_dec_min_limit_reg[9]_i_1_n_0 ,\four_dec_min_limit_reg[9]_i_1_n_1 ,\four_dec_min_limit_reg[9]_i_1_n_2 ,\four_dec_min_limit_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(three_dec_max_limit[9:6]),
        .O(four_dec_min_limit_nxt[9:6]),
        .S({\four_dec_min_limit[9]_i_2_n_0 ,\four_dec_min_limit[9]_i_3_n_0 ,\four_dec_min_limit[9]_i_4_n_0 ,\four_dec_min_limit[9]_i_5_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \four_inc_max_limit[11]_i_2 
       (.I0(device_temp_init[11]),
        .O(\four_inc_max_limit[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_inc_max_limit[11]_i_3 
       (.I0(device_temp_init[10]),
        .O(\four_inc_max_limit[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \four_inc_max_limit[11]_i_4 
       (.I0(device_temp_init[9]),
        .O(\four_inc_max_limit[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_inc_max_limit[4]_i_2 
       (.I0(device_temp_init[4]),
        .O(\four_inc_max_limit[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_inc_max_limit[4]_i_3 
       (.I0(device_temp_init[3]),
        .O(\four_inc_max_limit[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_inc_max_limit[4]_i_4 
       (.I0(device_temp_init[2]),
        .O(\four_inc_max_limit[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_inc_max_limit[4]_i_5 
       (.I0(device_temp_init[1]),
        .O(\four_inc_max_limit[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \four_inc_max_limit[8]_i_2 
       (.I0(device_temp_init[8]),
        .O(\four_inc_max_limit[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_inc_max_limit[8]_i_3 
       (.I0(device_temp_init[7]),
        .O(\four_inc_max_limit[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \four_inc_max_limit[8]_i_4 
       (.I0(device_temp_init[6]),
        .O(\four_inc_max_limit[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_inc_max_limit[8]_i_5 
       (.I0(device_temp_init[5]),
        .O(\four_inc_max_limit[8]_i_5_n_0 ));
  FDRE \four_inc_max_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_inc_max_limit_nxt[10]),
        .Q(four_inc_max_limit[10]),
        .R(rstdiv0_sync_r1_reg_rep__7));
  FDRE \four_inc_max_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_inc_max_limit_nxt[11]),
        .Q(four_inc_max_limit[11]),
        .R(rstdiv0_sync_r1_reg_rep__7));
  CARRY4 \four_inc_max_limit_reg[11]_i_1 
       (.CI(\four_inc_max_limit_reg[8]_i_1_n_0 ),
        .CO({\NLW_four_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED [3:2],\four_inc_max_limit_reg[11]_i_1_n_2 ,\four_inc_max_limit_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,device_temp_init[10],1'b0}),
        .O({\NLW_four_inc_max_limit_reg[11]_i_1_O_UNCONNECTED [3],four_inc_max_limit_nxt[11:9]}),
        .S({1'b0,\four_inc_max_limit[11]_i_2_n_0 ,\four_inc_max_limit[11]_i_3_n_0 ,\four_inc_max_limit[11]_i_4_n_0 }));
  FDRE \four_inc_max_limit_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_inc_max_limit_nxt[1]),
        .Q(four_inc_max_limit[1]),
        .R(rstdiv0_sync_r1_reg_rep__7));
  FDRE \four_inc_max_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_inc_max_limit_nxt[2]),
        .Q(four_inc_max_limit[2]),
        .R(rstdiv0_sync_r1_reg_rep__7));
  FDRE \four_inc_max_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_inc_max_limit_nxt[3]),
        .Q(four_inc_max_limit[3]),
        .R(rstdiv0_sync_r1_reg_rep__7));
  FDRE \four_inc_max_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_inc_max_limit_nxt[4]),
        .Q(four_inc_max_limit[4]),
        .R(rstdiv0_sync_r1_reg_rep__7));
  CARRY4 \four_inc_max_limit_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\four_inc_max_limit_reg[4]_i_1_n_0 ,\four_inc_max_limit_reg[4]_i_1_n_1 ,\four_inc_max_limit_reg[4]_i_1_n_2 ,\four_inc_max_limit_reg[4]_i_1_n_3 }),
        .CYINIT(device_temp_init[0]),
        .DI(device_temp_init[4:1]),
        .O(four_inc_max_limit_nxt[4:1]),
        .S({\four_inc_max_limit[4]_i_2_n_0 ,\four_inc_max_limit[4]_i_3_n_0 ,\four_inc_max_limit[4]_i_4_n_0 ,\four_inc_max_limit[4]_i_5_n_0 }));
  FDRE \four_inc_max_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_inc_max_limit_nxt[5]),
        .Q(four_inc_max_limit[5]),
        .R(rstdiv0_sync_r1_reg_rep__7));
  FDRE \four_inc_max_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_inc_max_limit_nxt[6]),
        .Q(four_inc_max_limit[6]),
        .R(rstdiv0_sync_r1_reg_rep__7));
  FDRE \four_inc_max_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_inc_max_limit_nxt[7]),
        .Q(four_inc_max_limit[7]),
        .R(rstdiv0_sync_r1_reg_rep__7));
  FDRE \four_inc_max_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_inc_max_limit_nxt[8]),
        .Q(four_inc_max_limit[8]),
        .R(rstdiv0_sync_r1_reg_rep__7));
  CARRY4 \four_inc_max_limit_reg[8]_i_1 
       (.CI(\four_inc_max_limit_reg[4]_i_1_n_0 ),
        .CO({\four_inc_max_limit_reg[8]_i_1_n_0 ,\four_inc_max_limit_reg[8]_i_1_n_1 ,\four_inc_max_limit_reg[8]_i_1_n_2 ,\four_inc_max_limit_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,device_temp_init[7],1'b0,device_temp_init[5]}),
        .O(four_inc_max_limit_nxt[8:5]),
        .S({\four_inc_max_limit[8]_i_2_n_0 ,\four_inc_max_limit[8]_i_3_n_0 ,\four_inc_max_limit[8]_i_4_n_0 ,\four_inc_max_limit[8]_i_5_n_0 }));
  FDRE \four_inc_max_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_inc_max_limit_nxt[9]),
        .Q(four_inc_max_limit[9]),
        .R(rstdiv0_sync_r1_reg_rep__7));
  LUT6 #(
    .INIT(64'hEFFF000000000000)) 
    \gen_byte_sel_div2.byte_sel_cnt[1]_i_5 
       (.I0(tempmon_pi_f_dec),
        .I1(tempmon_pi_f_inc),
        .I2(wrcal_done_reg),
        .I3(p_2_out),
        .I4(pi_fine_dly_dec_done),
        .I5(po_ck_addr_cmd_delay_done),
        .O(\gen_byte_sel_div2.byte_sel_cnt_reg[0] ));
  LUT6 #(
    .INIT(64'hEEEECCCCEEECCCCC)) 
    \gen_byte_sel_div2.calib_in_common_i_1 
       (.I0(wrcal_done_reg),
        .I1(pi_calib_done_r1_reg),
        .I2(tempmon_pi_f_dec),
        .I3(tempmon_pi_f_inc),
        .I4(p_2_out),
        .I5(calib_in_common),
        .O(\gen_byte_sel_div2.calib_in_common_reg ));
  LUT1 #(
    .INIT(2'h2)) 
    \neutral_max_limit[11]_i_2 
       (.I0(device_temp_init[11]),
        .O(\neutral_max_limit[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \neutral_max_limit[11]_i_3 
       (.I0(device_temp_init[10]),
        .O(\neutral_max_limit[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \neutral_max_limit[11]_i_4 
       (.I0(device_temp_init[9]),
        .O(\neutral_max_limit[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neutral_max_limit[4]_i_2 
       (.I0(device_temp_init[4]),
        .O(\neutral_max_limit[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \neutral_max_limit[4]_i_3 
       (.I0(device_temp_init[3]),
        .O(\neutral_max_limit[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neutral_max_limit[4]_i_4 
       (.I0(device_temp_init[2]),
        .O(\neutral_max_limit[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neutral_max_limit[4]_i_5 
       (.I0(device_temp_init[1]),
        .O(\neutral_max_limit[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \neutral_max_limit[8]_i_2 
       (.I0(device_temp_init[8]),
        .O(\neutral_max_limit[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \neutral_max_limit[8]_i_3 
       (.I0(device_temp_init[7]),
        .O(\neutral_max_limit[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neutral_max_limit[8]_i_4 
       (.I0(device_temp_init[6]),
        .O(\neutral_max_limit[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neutral_max_limit[8]_i_5 
       (.I0(device_temp_init[5]),
        .O(\neutral_max_limit[8]_i_5_n_0 ));
  FDRE \neutral_max_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_max_limit_nxt[10]),
        .Q(neutral_max_limit[10]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  FDRE \neutral_max_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_max_limit_nxt[11]),
        .Q(neutral_max_limit[11]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  CARRY4 \neutral_max_limit_reg[11]_i_1 
       (.CI(\neutral_max_limit_reg[8]_i_1_n_0 ),
        .CO({\NLW_neutral_max_limit_reg[11]_i_1_CO_UNCONNECTED [3:2],\neutral_max_limit_reg[11]_i_1_n_2 ,\neutral_max_limit_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_neutral_max_limit_reg[11]_i_1_O_UNCONNECTED [3],neutral_max_limit_nxt[11:9]}),
        .S({1'b0,\neutral_max_limit[11]_i_2_n_0 ,\neutral_max_limit[11]_i_3_n_0 ,\neutral_max_limit[11]_i_4_n_0 }));
  FDRE \neutral_max_limit_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_max_limit_nxt[1]),
        .Q(neutral_max_limit[1]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  FDRE \neutral_max_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_max_limit_nxt[2]),
        .Q(neutral_max_limit[2]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  FDRE \neutral_max_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_max_limit_nxt[3]),
        .Q(neutral_max_limit[3]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  FDRE \neutral_max_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_max_limit_nxt[4]),
        .Q(neutral_max_limit[4]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  CARRY4 \neutral_max_limit_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\neutral_max_limit_reg[4]_i_1_n_0 ,\neutral_max_limit_reg[4]_i_1_n_1 ,\neutral_max_limit_reg[4]_i_1_n_2 ,\neutral_max_limit_reg[4]_i_1_n_3 }),
        .CYINIT(device_temp_init[0]),
        .DI({device_temp_init[4],1'b0,device_temp_init[2:1]}),
        .O(neutral_max_limit_nxt[4:1]),
        .S({\neutral_max_limit[4]_i_2_n_0 ,\neutral_max_limit[4]_i_3_n_0 ,\neutral_max_limit[4]_i_4_n_0 ,\neutral_max_limit[4]_i_5_n_0 }));
  FDRE \neutral_max_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_max_limit_nxt[5]),
        .Q(neutral_max_limit[5]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  FDRE \neutral_max_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_max_limit_nxt[6]),
        .Q(neutral_max_limit[6]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  FDRE \neutral_max_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_max_limit_nxt[7]),
        .Q(neutral_max_limit[7]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  FDRE \neutral_max_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_max_limit_nxt[8]),
        .Q(neutral_max_limit[8]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  CARRY4 \neutral_max_limit_reg[8]_i_1 
       (.CI(\neutral_max_limit_reg[4]_i_1_n_0 ),
        .CO({\neutral_max_limit_reg[8]_i_1_n_0 ,\neutral_max_limit_reg[8]_i_1_n_1 ,\neutral_max_limit_reg[8]_i_1_n_2 ,\neutral_max_limit_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,device_temp_init[6:5]}),
        .O(neutral_max_limit_nxt[8:5]),
        .S({\neutral_max_limit[8]_i_2_n_0 ,\neutral_max_limit[8]_i_3_n_0 ,\neutral_max_limit[8]_i_4_n_0 ,\neutral_max_limit[8]_i_5_n_0 }));
  FDRE \neutral_max_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_max_limit_nxt[9]),
        .Q(neutral_max_limit[9]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  LUT1 #(
    .INIT(2'h1)) 
    \neutral_min_limit[11]_i_2 
       (.I0(one_inc_max_limit[11]),
        .O(\neutral_min_limit[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neutral_min_limit[11]_i_3 
       (.I0(one_inc_max_limit[10]),
        .O(\neutral_min_limit[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neutral_min_limit[5]_i_2 
       (.I0(one_inc_max_limit[5]),
        .O(\neutral_min_limit[5]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neutral_min_limit[5]_i_3 
       (.I0(one_inc_max_limit[4]),
        .O(\neutral_min_limit[5]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neutral_min_limit[5]_i_4 
       (.I0(one_inc_max_limit[3]),
        .O(\neutral_min_limit[5]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \neutral_min_limit[5]_i_5 
       (.I0(one_inc_max_limit[2]),
        .O(\neutral_min_limit[5]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neutral_min_limit[9]_i_2 
       (.I0(one_inc_max_limit[9]),
        .O(\neutral_min_limit[9]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neutral_min_limit[9]_i_3 
       (.I0(one_inc_max_limit[8]),
        .O(\neutral_min_limit[9]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neutral_min_limit[9]_i_4 
       (.I0(one_inc_max_limit[7]),
        .O(\neutral_min_limit[9]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neutral_min_limit[9]_i_5 
       (.I0(one_inc_max_limit[6]),
        .O(\neutral_min_limit[9]_i_5_n_0 ));
  FDRE \neutral_min_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_min_limit_nxt[10]),
        .Q(neutral_min_limit[10]),
        .R(rstdiv0_sync_r1_reg_rep__5));
  FDRE \neutral_min_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_min_limit_nxt[11]),
        .Q(neutral_min_limit[11]),
        .R(rstdiv0_sync_r1_reg_rep__5));
  CARRY4 \neutral_min_limit_reg[11]_i_1 
       (.CI(\neutral_min_limit_reg[9]_i_1_n_0 ),
        .CO({\NLW_neutral_min_limit_reg[11]_i_1_CO_UNCONNECTED [3:1],\neutral_min_limit_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,one_inc_max_limit[10]}),
        .O({\NLW_neutral_min_limit_reg[11]_i_1_O_UNCONNECTED [3:2],neutral_min_limit_nxt[11:10]}),
        .S({1'b0,1'b0,\neutral_min_limit[11]_i_2_n_0 ,\neutral_min_limit[11]_i_3_n_0 }));
  FDRE \neutral_min_limit_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_max_limit[1]),
        .Q(neutral_min_limit[1]),
        .R(rstdiv0_sync_r1_reg_rep__5));
  FDRE \neutral_min_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_min_limit_nxt[2]),
        .Q(neutral_min_limit[2]),
        .R(rstdiv0_sync_r1_reg_rep__5));
  FDRE \neutral_min_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_min_limit_nxt[3]),
        .Q(neutral_min_limit[3]),
        .R(rstdiv0_sync_r1_reg_rep__5));
  FDRE \neutral_min_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_min_limit_nxt[4]),
        .Q(neutral_min_limit[4]),
        .R(rstdiv0_sync_r1_reg_rep__5));
  FDRE \neutral_min_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_min_limit_nxt[5]),
        .Q(neutral_min_limit[5]),
        .R(rstdiv0_sync_r1_reg_rep__5));
  CARRY4 \neutral_min_limit_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\neutral_min_limit_reg[5]_i_1_n_0 ,\neutral_min_limit_reg[5]_i_1_n_1 ,\neutral_min_limit_reg[5]_i_1_n_2 ,\neutral_min_limit_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({one_inc_max_limit[5:3],1'b0}),
        .O(neutral_min_limit_nxt[5:2]),
        .S({\neutral_min_limit[5]_i_2_n_0 ,\neutral_min_limit[5]_i_3_n_0 ,\neutral_min_limit[5]_i_4_n_0 ,\neutral_min_limit[5]_i_5_n_0 }));
  FDRE \neutral_min_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_min_limit_nxt[6]),
        .Q(neutral_min_limit[6]),
        .R(rstdiv0_sync_r1_reg_rep__5));
  FDRE \neutral_min_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_min_limit_nxt[7]),
        .Q(neutral_min_limit[7]),
        .R(rstdiv0_sync_r1_reg_rep__5));
  FDRE \neutral_min_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_min_limit_nxt[8]),
        .Q(neutral_min_limit[8]),
        .R(rstdiv0_sync_r1_reg_rep__5));
  FDRE \neutral_min_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_min_limit_nxt[9]),
        .Q(neutral_min_limit[9]),
        .R(rstdiv0_sync_r1_reg_rep__5));
  CARRY4 \neutral_min_limit_reg[9]_i_1 
       (.CI(\neutral_min_limit_reg[5]_i_1_n_0 ),
        .CO({\neutral_min_limit_reg[9]_i_1_n_0 ,\neutral_min_limit_reg[9]_i_1_n_1 ,\neutral_min_limit_reg[9]_i_1_n_2 ,\neutral_min_limit_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(one_inc_max_limit[9:6]),
        .O(neutral_min_limit_nxt[9:6]),
        .S({\neutral_min_limit[9]_i_2_n_0 ,\neutral_min_limit[9]_i_3_n_0 ,\neutral_min_limit[9]_i_4_n_0 ,\neutral_min_limit[9]_i_5_n_0 }));
  LUT1 #(
    .INIT(2'h2)) 
    \one_dec_max_limit[11]_i_2 
       (.I0(device_temp_init[11]),
        .O(\one_dec_max_limit[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \one_dec_max_limit[11]_i_3 
       (.I0(device_temp_init[10]),
        .O(\one_dec_max_limit[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \one_dec_max_limit[11]_i_4 
       (.I0(device_temp_init[9]),
        .O(\one_dec_max_limit[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \one_dec_max_limit[4]_i_2 
       (.I0(device_temp_init[4]),
        .O(\one_dec_max_limit[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \one_dec_max_limit[4]_i_3 
       (.I0(device_temp_init[3]),
        .O(\one_dec_max_limit[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_dec_max_limit[4]_i_4 
       (.I0(device_temp_init[2]),
        .O(\one_dec_max_limit[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \one_dec_max_limit[4]_i_5 
       (.I0(device_temp_init[1]),
        .O(\one_dec_max_limit[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_dec_max_limit[8]_i_2 
       (.I0(device_temp_init[8]),
        .O(\one_dec_max_limit[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \one_dec_max_limit[8]_i_3 
       (.I0(device_temp_init[7]),
        .O(\one_dec_max_limit[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_dec_max_limit[8]_i_4 
       (.I0(device_temp_init[6]),
        .O(\one_dec_max_limit[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_dec_max_limit[8]_i_5 
       (.I0(device_temp_init[5]),
        .O(\one_dec_max_limit[8]_i_5_n_0 ));
  FDRE \one_dec_max_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_max_limit_nxt[10]),
        .Q(one_dec_max_limit[10]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  FDRE \one_dec_max_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_max_limit_nxt[11]),
        .Q(one_dec_max_limit[11]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  CARRY4 \one_dec_max_limit_reg[11]_i_1 
       (.CI(\one_dec_max_limit_reg[8]_i_1_n_0 ),
        .CO({\NLW_one_dec_max_limit_reg[11]_i_1_CO_UNCONNECTED [3:2],\one_dec_max_limit_reg[11]_i_1_n_2 ,\one_dec_max_limit_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_one_dec_max_limit_reg[11]_i_1_O_UNCONNECTED [3],one_dec_max_limit_nxt[11:9]}),
        .S({1'b0,\one_dec_max_limit[11]_i_2_n_0 ,\one_dec_max_limit[11]_i_3_n_0 ,\one_dec_max_limit[11]_i_4_n_0 }));
  FDRE \one_dec_max_limit_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_max_limit_nxt[1]),
        .Q(one_dec_max_limit[1]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  FDRE \one_dec_max_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_max_limit_nxt[2]),
        .Q(one_dec_max_limit[2]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  FDRE \one_dec_max_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_max_limit_nxt[3]),
        .Q(one_dec_max_limit[3]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  FDRE \one_dec_max_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_max_limit_nxt[4]),
        .Q(one_dec_max_limit[4]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  CARRY4 \one_dec_max_limit_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\one_dec_max_limit_reg[4]_i_1_n_0 ,\one_dec_max_limit_reg[4]_i_1_n_1 ,\one_dec_max_limit_reg[4]_i_1_n_2 ,\one_dec_max_limit_reg[4]_i_1_n_3 }),
        .CYINIT(device_temp_init[0]),
        .DI({1'b0,1'b0,device_temp_init[2],1'b0}),
        .O(one_dec_max_limit_nxt[4:1]),
        .S({\one_dec_max_limit[4]_i_2_n_0 ,\one_dec_max_limit[4]_i_3_n_0 ,\one_dec_max_limit[4]_i_4_n_0 ,\one_dec_max_limit[4]_i_5_n_0 }));
  FDRE \one_dec_max_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_max_limit_nxt[5]),
        .Q(one_dec_max_limit[5]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  FDRE \one_dec_max_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_max_limit_nxt[6]),
        .Q(one_dec_max_limit[6]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  FDRE \one_dec_max_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_max_limit_nxt[7]),
        .Q(one_dec_max_limit[7]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  FDRE \one_dec_max_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_max_limit_nxt[8]),
        .Q(one_dec_max_limit[8]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  CARRY4 \one_dec_max_limit_reg[8]_i_1 
       (.CI(\one_dec_max_limit_reg[4]_i_1_n_0 ),
        .CO({\one_dec_max_limit_reg[8]_i_1_n_0 ,\one_dec_max_limit_reg[8]_i_1_n_1 ,\one_dec_max_limit_reg[8]_i_1_n_2 ,\one_dec_max_limit_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({device_temp_init[8],1'b0,device_temp_init[6:5]}),
        .O(one_dec_max_limit_nxt[8:5]),
        .S({\one_dec_max_limit[8]_i_2_n_0 ,\one_dec_max_limit[8]_i_3_n_0 ,\one_dec_max_limit[8]_i_4_n_0 ,\one_dec_max_limit[8]_i_5_n_0 }));
  FDRE \one_dec_max_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_max_limit_nxt[9]),
        .Q(one_dec_max_limit[9]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  LUT1 #(
    .INIT(2'h1)) 
    \one_dec_min_limit[11]_i_2 
       (.I0(neutral_max_limit[11]),
        .O(\one_dec_min_limit[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_dec_min_limit[11]_i_3 
       (.I0(neutral_max_limit[10]),
        .O(\one_dec_min_limit[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_dec_min_limit[5]_i_2 
       (.I0(neutral_max_limit[5]),
        .O(\one_dec_min_limit[5]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_dec_min_limit[5]_i_3 
       (.I0(neutral_max_limit[4]),
        .O(\one_dec_min_limit[5]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_dec_min_limit[5]_i_4 
       (.I0(neutral_max_limit[3]),
        .O(\one_dec_min_limit[5]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \one_dec_min_limit[5]_i_5 
       (.I0(neutral_max_limit[2]),
        .O(\one_dec_min_limit[5]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_dec_min_limit[9]_i_2 
       (.I0(neutral_max_limit[9]),
        .O(\one_dec_min_limit[9]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_dec_min_limit[9]_i_3 
       (.I0(neutral_max_limit[8]),
        .O(\one_dec_min_limit[9]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_dec_min_limit[9]_i_4 
       (.I0(neutral_max_limit[7]),
        .O(\one_dec_min_limit[9]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_dec_min_limit[9]_i_5 
       (.I0(neutral_max_limit[6]),
        .O(\one_dec_min_limit[9]_i_5_n_0 ));
  FDRE \one_dec_min_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_min_limit_nxt[10]),
        .Q(one_dec_min_limit[10]),
        .R(rstdiv0_sync_r1_reg_rep__5));
  FDRE \one_dec_min_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_min_limit_nxt[11]),
        .Q(one_dec_min_limit[11]),
        .R(rstdiv0_sync_r1_reg_rep__5));
  CARRY4 \one_dec_min_limit_reg[11]_i_1 
       (.CI(\one_dec_min_limit_reg[9]_i_1_n_0 ),
        .CO({\NLW_one_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED [3:1],\one_dec_min_limit_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,neutral_max_limit[10]}),
        .O({\NLW_one_dec_min_limit_reg[11]_i_1_O_UNCONNECTED [3:2],one_dec_min_limit_nxt[11:10]}),
        .S({1'b0,1'b0,\one_dec_min_limit[11]_i_2_n_0 ,\one_dec_min_limit[11]_i_3_n_0 }));
  FDRE \one_dec_min_limit_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_max_limit[1]),
        .Q(one_dec_min_limit[1]),
        .R(rstdiv0_sync_r1_reg_rep__5));
  FDRE \one_dec_min_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_min_limit_nxt[2]),
        .Q(one_dec_min_limit[2]),
        .R(rstdiv0_sync_r1_reg_rep__5));
  FDRE \one_dec_min_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_min_limit_nxt[3]),
        .Q(one_dec_min_limit[3]),
        .R(rstdiv0_sync_r1_reg_rep__5));
  FDRE \one_dec_min_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_min_limit_nxt[4]),
        .Q(one_dec_min_limit[4]),
        .R(rstdiv0_sync_r1_reg_rep__5));
  FDRE \one_dec_min_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_min_limit_nxt[5]),
        .Q(one_dec_min_limit[5]),
        .R(rstdiv0_sync_r1_reg_rep__5));
  CARRY4 \one_dec_min_limit_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\one_dec_min_limit_reg[5]_i_1_n_0 ,\one_dec_min_limit_reg[5]_i_1_n_1 ,\one_dec_min_limit_reg[5]_i_1_n_2 ,\one_dec_min_limit_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({neutral_max_limit[5:3],1'b0}),
        .O(one_dec_min_limit_nxt[5:2]),
        .S({\one_dec_min_limit[5]_i_2_n_0 ,\one_dec_min_limit[5]_i_3_n_0 ,\one_dec_min_limit[5]_i_4_n_0 ,\one_dec_min_limit[5]_i_5_n_0 }));
  FDRE \one_dec_min_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_min_limit_nxt[6]),
        .Q(one_dec_min_limit[6]),
        .R(rstdiv0_sync_r1_reg_rep__5));
  FDRE \one_dec_min_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_min_limit_nxt[7]),
        .Q(one_dec_min_limit[7]),
        .R(rstdiv0_sync_r1_reg_rep__5));
  FDRE \one_dec_min_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_min_limit_nxt[8]),
        .Q(one_dec_min_limit[8]),
        .R(rstdiv0_sync_r1_reg_rep__5));
  FDRE \one_dec_min_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_min_limit_nxt[9]),
        .Q(one_dec_min_limit[9]),
        .R(rstdiv0_sync_r1_reg_rep__5));
  CARRY4 \one_dec_min_limit_reg[9]_i_1 
       (.CI(\one_dec_min_limit_reg[5]_i_1_n_0 ),
        .CO({\one_dec_min_limit_reg[9]_i_1_n_0 ,\one_dec_min_limit_reg[9]_i_1_n_1 ,\one_dec_min_limit_reg[9]_i_1_n_2 ,\one_dec_min_limit_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(neutral_max_limit[9:6]),
        .O(one_dec_min_limit_nxt[9:6]),
        .S({\one_dec_min_limit[9]_i_2_n_0 ,\one_dec_min_limit[9]_i_3_n_0 ,\one_dec_min_limit[9]_i_4_n_0 ,\one_dec_min_limit[9]_i_5_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \one_inc_max_limit[11]_i_2 
       (.I0(device_temp_init[11]),
        .O(\one_inc_max_limit[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_inc_max_limit[11]_i_3 
       (.I0(device_temp_init[10]),
        .O(\one_inc_max_limit[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_inc_max_limit[11]_i_4 
       (.I0(device_temp_init[9]),
        .O(\one_inc_max_limit[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \one_inc_max_limit[4]_i_2 
       (.I0(device_temp_init[4]),
        .O(\one_inc_max_limit[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_inc_max_limit[4]_i_3 
       (.I0(device_temp_init[3]),
        .O(\one_inc_max_limit[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \one_inc_max_limit[4]_i_4 
       (.I0(device_temp_init[2]),
        .O(\one_inc_max_limit[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \one_inc_max_limit[4]_i_5 
       (.I0(device_temp_init[1]),
        .O(\one_inc_max_limit[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_inc_max_limit[8]_i_2 
       (.I0(device_temp_init[8]),
        .O(\one_inc_max_limit[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_inc_max_limit[8]_i_3 
       (.I0(device_temp_init[7]),
        .O(\one_inc_max_limit[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \one_inc_max_limit[8]_i_4 
       (.I0(device_temp_init[6]),
        .O(\one_inc_max_limit[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \one_inc_max_limit[8]_i_5 
       (.I0(device_temp_init[5]),
        .O(\one_inc_max_limit[8]_i_5_n_0 ));
  FDRE \one_inc_max_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_max_limit_nxt[10]),
        .Q(one_inc_max_limit[10]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  FDRE \one_inc_max_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_max_limit_nxt[11]),
        .Q(one_inc_max_limit[11]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  CARRY4 \one_inc_max_limit_reg[11]_i_1 
       (.CI(\one_inc_max_limit_reg[8]_i_1_n_0 ),
        .CO({\NLW_one_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED [3:2],\one_inc_max_limit_reg[11]_i_1_n_2 ,\one_inc_max_limit_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,device_temp_init[10:9]}),
        .O({\NLW_one_inc_max_limit_reg[11]_i_1_O_UNCONNECTED [3],one_inc_max_limit_nxt[11:9]}),
        .S({1'b0,\one_inc_max_limit[11]_i_2_n_0 ,\one_inc_max_limit[11]_i_3_n_0 ,\one_inc_max_limit[11]_i_4_n_0 }));
  FDRE \one_inc_max_limit_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_max_limit_nxt[1]),
        .Q(one_inc_max_limit[1]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  FDRE \one_inc_max_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_max_limit_nxt[2]),
        .Q(one_inc_max_limit[2]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  FDRE \one_inc_max_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_max_limit_nxt[3]),
        .Q(one_inc_max_limit[3]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  FDRE \one_inc_max_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_max_limit_nxt[4]),
        .Q(one_inc_max_limit[4]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  CARRY4 \one_inc_max_limit_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\one_inc_max_limit_reg[4]_i_1_n_0 ,\one_inc_max_limit_reg[4]_i_1_n_1 ,\one_inc_max_limit_reg[4]_i_1_n_2 ,\one_inc_max_limit_reg[4]_i_1_n_3 }),
        .CYINIT(device_temp_init[0]),
        .DI({1'b0,device_temp_init[3],1'b0,1'b0}),
        .O(one_inc_max_limit_nxt[4:1]),
        .S({\one_inc_max_limit[4]_i_2_n_0 ,\one_inc_max_limit[4]_i_3_n_0 ,\one_inc_max_limit[4]_i_4_n_0 ,\one_inc_max_limit[4]_i_5_n_0 }));
  FDRE \one_inc_max_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_max_limit_nxt[5]),
        .Q(one_inc_max_limit[5]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  FDRE \one_inc_max_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_max_limit_nxt[6]),
        .Q(one_inc_max_limit[6]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  FDRE \one_inc_max_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_max_limit_nxt[7]),
        .Q(one_inc_max_limit[7]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  FDRE \one_inc_max_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_max_limit_nxt[8]),
        .Q(one_inc_max_limit[8]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  CARRY4 \one_inc_max_limit_reg[8]_i_1 
       (.CI(\one_inc_max_limit_reg[4]_i_1_n_0 ),
        .CO({\one_inc_max_limit_reg[8]_i_1_n_0 ,\one_inc_max_limit_reg[8]_i_1_n_1 ,\one_inc_max_limit_reg[8]_i_1_n_2 ,\one_inc_max_limit_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({device_temp_init[8:7],1'b0,1'b0}),
        .O(one_inc_max_limit_nxt[8:5]),
        .S({\one_inc_max_limit[8]_i_2_n_0 ,\one_inc_max_limit[8]_i_3_n_0 ,\one_inc_max_limit[8]_i_4_n_0 ,\one_inc_max_limit[8]_i_5_n_0 }));
  FDRE \one_inc_max_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_max_limit_nxt[9]),
        .Q(one_inc_max_limit[9]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  LUT1 #(
    .INIT(2'h1)) 
    \one_inc_min_limit[11]_i_2 
       (.I0(two_inc_max_limit[11]),
        .O(\one_inc_min_limit[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_inc_min_limit[11]_i_3 
       (.I0(two_inc_max_limit[10]),
        .O(\one_inc_min_limit[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_inc_min_limit[5]_i_2 
       (.I0(two_inc_max_limit[5]),
        .O(\one_inc_min_limit[5]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_inc_min_limit[5]_i_3 
       (.I0(two_inc_max_limit[4]),
        .O(\one_inc_min_limit[5]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_inc_min_limit[5]_i_4 
       (.I0(two_inc_max_limit[3]),
        .O(\one_inc_min_limit[5]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \one_inc_min_limit[5]_i_5 
       (.I0(two_inc_max_limit[2]),
        .O(\one_inc_min_limit[5]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_inc_min_limit[9]_i_2 
       (.I0(two_inc_max_limit[9]),
        .O(\one_inc_min_limit[9]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_inc_min_limit[9]_i_3 
       (.I0(two_inc_max_limit[8]),
        .O(\one_inc_min_limit[9]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_inc_min_limit[9]_i_4 
       (.I0(two_inc_max_limit[7]),
        .O(\one_inc_min_limit[9]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_inc_min_limit[9]_i_5 
       (.I0(two_inc_max_limit[6]),
        .O(\one_inc_min_limit[9]_i_5_n_0 ));
  FDRE \one_inc_min_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_min_limit_nxt[10]),
        .Q(one_inc_min_limit[10]),
        .R(rstdiv0_sync_r1_reg_rep__5));
  FDRE \one_inc_min_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_min_limit_nxt[11]),
        .Q(one_inc_min_limit[11]),
        .R(rstdiv0_sync_r1_reg_rep__5));
  CARRY4 \one_inc_min_limit_reg[11]_i_1 
       (.CI(\one_inc_min_limit_reg[9]_i_1_n_0 ),
        .CO({\NLW_one_inc_min_limit_reg[11]_i_1_CO_UNCONNECTED [3:1],\one_inc_min_limit_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,two_inc_max_limit[10]}),
        .O({\NLW_one_inc_min_limit_reg[11]_i_1_O_UNCONNECTED [3:2],one_inc_min_limit_nxt[11:10]}),
        .S({1'b0,1'b0,\one_inc_min_limit[11]_i_2_n_0 ,\one_inc_min_limit[11]_i_3_n_0 }));
  FDRE \one_inc_min_limit_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_max_limit[1]),
        .Q(one_inc_min_limit[1]),
        .R(rstdiv0_sync_r1_reg_rep__5));
  FDRE \one_inc_min_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_min_limit_nxt[2]),
        .Q(one_inc_min_limit[2]),
        .R(rstdiv0_sync_r1_reg_rep__5));
  FDRE \one_inc_min_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_min_limit_nxt[3]),
        .Q(one_inc_min_limit[3]),
        .R(rstdiv0_sync_r1_reg_rep__5));
  FDRE \one_inc_min_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_min_limit_nxt[4]),
        .Q(one_inc_min_limit[4]),
        .R(rstdiv0_sync_r1_reg_rep__5));
  FDRE \one_inc_min_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_min_limit_nxt[5]),
        .Q(one_inc_min_limit[5]),
        .R(rstdiv0_sync_r1_reg_rep__5));
  CARRY4 \one_inc_min_limit_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\one_inc_min_limit_reg[5]_i_1_n_0 ,\one_inc_min_limit_reg[5]_i_1_n_1 ,\one_inc_min_limit_reg[5]_i_1_n_2 ,\one_inc_min_limit_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({two_inc_max_limit[5:3],1'b0}),
        .O(one_inc_min_limit_nxt[5:2]),
        .S({\one_inc_min_limit[5]_i_2_n_0 ,\one_inc_min_limit[5]_i_3_n_0 ,\one_inc_min_limit[5]_i_4_n_0 ,\one_inc_min_limit[5]_i_5_n_0 }));
  FDRE \one_inc_min_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_min_limit_nxt[6]),
        .Q(one_inc_min_limit[6]),
        .R(rstdiv0_sync_r1_reg_rep__5));
  FDRE \one_inc_min_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_min_limit_nxt[7]),
        .Q(one_inc_min_limit[7]),
        .R(rstdiv0_sync_r1_reg_rep__5));
  FDRE \one_inc_min_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_min_limit_nxt[8]),
        .Q(one_inc_min_limit[8]),
        .R(rstdiv0_sync_r1_reg_rep__5));
  FDRE \one_inc_min_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_min_limit_nxt[9]),
        .Q(one_inc_min_limit[9]),
        .R(rstdiv0_sync_r1_reg_rep__5));
  CARRY4 \one_inc_min_limit_reg[9]_i_1 
       (.CI(\one_inc_min_limit_reg[5]_i_1_n_0 ),
        .CO({\one_inc_min_limit_reg[9]_i_1_n_0 ,\one_inc_min_limit_reg[9]_i_1_n_1 ,\one_inc_min_limit_reg[9]_i_1_n_2 ,\one_inc_min_limit_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(two_inc_max_limit[9:6]),
        .O(one_inc_min_limit_nxt[9:6]),
        .S({\one_inc_min_limit[9]_i_2_n_0 ,\one_inc_min_limit[9]_i_3_n_0 ,\one_inc_min_limit[9]_i_4_n_0 ,\one_inc_min_limit[9]_i_5_n_0 }));
  LUT2 #(
    .INIT(4'h2)) 
    pi_f_dec_i_1
       (.I0(\tempmon_state[10]_i_7_n_0 ),
        .I1(\tempmon_state[10]_i_3_n_0 ),
        .O(pi_f_dec_nxt));
  FDRE pi_f_dec_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pi_f_dec_nxt),
        .Q(tempmon_pi_f_dec),
        .R(rstdiv0_sync_r1_reg_rep__7));
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    pi_f_inc_i_1
       (.I0(\tempmon_state[10]_i_7_n_0 ),
        .I1(pi_f_inc_i_2_n_0),
        .I2(pi_f_inc_i_3_n_0),
        .I3(pi_f_inc_i_4_n_0),
        .I4(pi_f_inc_i_5_n_0),
        .O(pi_f_inc_nxt));
  LUT6 #(
    .INIT(64'h88008800F8008800)) 
    pi_f_inc_i_2
       (.I0(temp_cmp_four_dec_min_102),
        .I1(tempmon_state[10]),
        .I2(temp_cmp_three_inc_min_102),
        .I3(update_temp_102),
        .I4(tempmon_state[3]),
        .I5(temp_cmp_three_inc_max_102),
        .O(pi_f_inc_i_2_n_0));
  LUT6 #(
    .INIT(64'hFF00080008000800)) 
    pi_f_inc_i_3
       (.I0(temp_cmp_two_inc_min_102),
        .I1(tempmon_state[4]),
        .I2(temp_cmp_two_inc_max_102),
        .I3(update_temp_102),
        .I4(temp_cmp_neutral_min_102),
        .I5(pi_f_inc_i_6_n_0),
        .O(pi_f_inc_i_3_n_0));
  LUT6 #(
    .INIT(64'hFF7FFF7FFF7F0000)) 
    pi_f_inc_i_4
       (.I0(temp_cmp_two_dec_min_102),
        .I1(update_temp_102),
        .I2(tempmon_state[8]),
        .I3(temp_cmp_two_dec_max_102),
        .I4(pi_f_inc_i_7_n_0),
        .I5(temp_cmp_one_inc_max_102),
        .O(pi_f_inc_i_4_n_0));
  LUT6 #(
    .INIT(64'h008000800080FFFF)) 
    pi_f_inc_i_5
       (.I0(temp_cmp_three_dec_min_102),
        .I1(update_temp_102),
        .I2(tempmon_state[9]),
        .I3(temp_cmp_three_dec_max_102),
        .I4(\tempmon_state[10]_i_13_n_0 ),
        .I5(temp_cmp_one_dec_max_102),
        .O(pi_f_inc_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    pi_f_inc_i_6
       (.I0(tempmon_state[6]),
        .I1(temp_cmp_neutral_max_102),
        .I2(update_temp_102),
        .O(pi_f_inc_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    pi_f_inc_i_7
       (.I0(temp_cmp_one_inc_min_102),
        .I1(update_temp_102),
        .I2(tempmon_state[5]),
        .O(pi_f_inc_i_7_n_0));
  FDRE pi_f_inc_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pi_f_inc_nxt),
        .Q(tempmon_pi_f_inc),
        .R(rstdiv0_sync_r1_reg_rep__4));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_four_dec_min_102_i_10
       (.I0(four_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(device_temp_101[1]),
        .I3(four_dec_min_limit[1]),
        .O(temp_cmp_four_dec_min_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_four_dec_min_102_i_11
       (.I0(four_dec_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(four_dec_min_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_four_dec_min_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_four_dec_min_102_i_12
       (.I0(four_dec_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(four_dec_min_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_four_dec_min_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_four_dec_min_102_i_13
       (.I0(four_dec_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(four_dec_min_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_four_dec_min_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_four_dec_min_102_i_14
       (.I0(four_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(four_dec_min_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_four_dec_min_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_four_dec_min_102_i_3
       (.I0(four_dec_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(device_temp_101[11]),
        .I3(four_dec_min_limit[11]),
        .O(temp_cmp_four_dec_min_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_four_dec_min_102_i_4
       (.I0(four_dec_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(device_temp_101[9]),
        .I3(four_dec_min_limit[9]),
        .O(temp_cmp_four_dec_min_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_four_dec_min_102_i_5
       (.I0(four_dec_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(four_dec_min_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_four_dec_min_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_four_dec_min_102_i_6
       (.I0(four_dec_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(four_dec_min_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_four_dec_min_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_four_dec_min_102_i_7
       (.I0(four_dec_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(device_temp_101[7]),
        .I3(four_dec_min_limit[7]),
        .O(temp_cmp_four_dec_min_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_four_dec_min_102_i_8
       (.I0(four_dec_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(device_temp_101[5]),
        .I3(four_dec_min_limit[5]),
        .O(temp_cmp_four_dec_min_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_four_dec_min_102_i_9
       (.I0(four_dec_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(device_temp_101[3]),
        .I3(four_dec_min_limit[3]),
        .O(temp_cmp_four_dec_min_102_i_9_n_0));
  FDRE temp_cmp_four_dec_min_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_four_dec_min_101),
        .Q(temp_cmp_four_dec_min_102),
        .R(1'b0));
  CARRY4 temp_cmp_four_dec_min_102_reg_i_1
       (.CI(temp_cmp_four_dec_min_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_four_dec_min_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_four_dec_min_101,temp_cmp_four_dec_min_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_four_dec_min_102_i_3_n_0,temp_cmp_four_dec_min_102_i_4_n_0}),
        .O(NLW_temp_cmp_four_dec_min_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_four_dec_min_102_i_5_n_0,temp_cmp_four_dec_min_102_i_6_n_0}));
  CARRY4 temp_cmp_four_dec_min_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_four_dec_min_102_reg_i_2_n_0,temp_cmp_four_dec_min_102_reg_i_2_n_1,temp_cmp_four_dec_min_102_reg_i_2_n_2,temp_cmp_four_dec_min_102_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({temp_cmp_four_dec_min_102_i_7_n_0,temp_cmp_four_dec_min_102_i_8_n_0,temp_cmp_four_dec_min_102_i_9_n_0,temp_cmp_four_dec_min_102_i_10_n_0}),
        .O(NLW_temp_cmp_four_dec_min_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_four_dec_min_102_i_11_n_0,temp_cmp_four_dec_min_102_i_12_n_0,temp_cmp_four_dec_min_102_i_13_n_0,temp_cmp_four_dec_min_102_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_four_inc_max_102_i_10
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(four_inc_max_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_four_inc_max_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_four_inc_max_102_i_11
       (.I0(device_temp_101[6]),
        .I1(four_inc_max_limit[6]),
        .I2(device_temp_101[7]),
        .I3(four_inc_max_limit[7]),
        .O(temp_cmp_four_inc_max_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_four_inc_max_102_i_12
       (.I0(device_temp_101[4]),
        .I1(four_inc_max_limit[4]),
        .I2(device_temp_101[5]),
        .I3(four_inc_max_limit[5]),
        .O(temp_cmp_four_inc_max_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_four_inc_max_102_i_13
       (.I0(device_temp_101[2]),
        .I1(four_inc_max_limit[2]),
        .I2(device_temp_101[3]),
        .I3(four_inc_max_limit[3]),
        .O(temp_cmp_four_inc_max_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_four_inc_max_102_i_14
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(device_temp_101[1]),
        .I3(four_inc_max_limit[1]),
        .O(temp_cmp_four_inc_max_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_four_inc_max_102_i_3
       (.I0(device_temp_101[10]),
        .I1(four_inc_max_limit[10]),
        .I2(four_inc_max_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_four_inc_max_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_four_inc_max_102_i_4
       (.I0(device_temp_101[8]),
        .I1(four_inc_max_limit[8]),
        .I2(four_inc_max_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_four_inc_max_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_four_inc_max_102_i_5
       (.I0(device_temp_101[10]),
        .I1(four_inc_max_limit[10]),
        .I2(device_temp_101[11]),
        .I3(four_inc_max_limit[11]),
        .O(temp_cmp_four_inc_max_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_four_inc_max_102_i_6
       (.I0(device_temp_101[8]),
        .I1(four_inc_max_limit[8]),
        .I2(device_temp_101[9]),
        .I3(four_inc_max_limit[9]),
        .O(temp_cmp_four_inc_max_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_four_inc_max_102_i_7
       (.I0(device_temp_101[6]),
        .I1(four_inc_max_limit[6]),
        .I2(four_inc_max_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_four_inc_max_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_four_inc_max_102_i_8
       (.I0(device_temp_101[4]),
        .I1(four_inc_max_limit[4]),
        .I2(four_inc_max_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_four_inc_max_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_four_inc_max_102_i_9
       (.I0(device_temp_101[2]),
        .I1(four_inc_max_limit[2]),
        .I2(four_inc_max_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_four_inc_max_102_i_9_n_0));
  FDRE temp_cmp_four_inc_max_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_four_inc_max_101),
        .Q(temp_cmp_four_inc_max_102),
        .R(1'b0));
  CARRY4 temp_cmp_four_inc_max_102_reg_i_1
       (.CI(temp_cmp_four_inc_max_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_four_inc_max_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_four_inc_max_101,temp_cmp_four_inc_max_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_four_inc_max_102_i_3_n_0,temp_cmp_four_inc_max_102_i_4_n_0}),
        .O(NLW_temp_cmp_four_inc_max_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_four_inc_max_102_i_5_n_0,temp_cmp_four_inc_max_102_i_6_n_0}));
  CARRY4 temp_cmp_four_inc_max_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_four_inc_max_102_reg_i_2_n_0,temp_cmp_four_inc_max_102_reg_i_2_n_1,temp_cmp_four_inc_max_102_reg_i_2_n_2,temp_cmp_four_inc_max_102_reg_i_2_n_3}),
        .CYINIT(1'b1),
        .DI({temp_cmp_four_inc_max_102_i_7_n_0,temp_cmp_four_inc_max_102_i_8_n_0,temp_cmp_four_inc_max_102_i_9_n_0,temp_cmp_four_inc_max_102_i_10_n_0}),
        .O(NLW_temp_cmp_four_inc_max_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_four_inc_max_102_i_11_n_0,temp_cmp_four_inc_max_102_i_12_n_0,temp_cmp_four_inc_max_102_i_13_n_0,temp_cmp_four_inc_max_102_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_neutral_max_102_i_10
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(neutral_max_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_neutral_max_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_neutral_max_102_i_11
       (.I0(device_temp_101[6]),
        .I1(neutral_max_limit[6]),
        .I2(device_temp_101[7]),
        .I3(neutral_max_limit[7]),
        .O(temp_cmp_neutral_max_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_neutral_max_102_i_12
       (.I0(device_temp_101[4]),
        .I1(neutral_max_limit[4]),
        .I2(device_temp_101[5]),
        .I3(neutral_max_limit[5]),
        .O(temp_cmp_neutral_max_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_neutral_max_102_i_13
       (.I0(device_temp_101[2]),
        .I1(neutral_max_limit[2]),
        .I2(device_temp_101[3]),
        .I3(neutral_max_limit[3]),
        .O(temp_cmp_neutral_max_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_neutral_max_102_i_14
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(device_temp_101[1]),
        .I3(neutral_max_limit[1]),
        .O(temp_cmp_neutral_max_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_neutral_max_102_i_3
       (.I0(device_temp_101[10]),
        .I1(neutral_max_limit[10]),
        .I2(neutral_max_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_neutral_max_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_neutral_max_102_i_4
       (.I0(device_temp_101[8]),
        .I1(neutral_max_limit[8]),
        .I2(neutral_max_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_neutral_max_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_neutral_max_102_i_5
       (.I0(device_temp_101[10]),
        .I1(neutral_max_limit[10]),
        .I2(device_temp_101[11]),
        .I3(neutral_max_limit[11]),
        .O(temp_cmp_neutral_max_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_neutral_max_102_i_6
       (.I0(device_temp_101[8]),
        .I1(neutral_max_limit[8]),
        .I2(device_temp_101[9]),
        .I3(neutral_max_limit[9]),
        .O(temp_cmp_neutral_max_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_neutral_max_102_i_7
       (.I0(device_temp_101[6]),
        .I1(neutral_max_limit[6]),
        .I2(neutral_max_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_neutral_max_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_neutral_max_102_i_8
       (.I0(device_temp_101[4]),
        .I1(neutral_max_limit[4]),
        .I2(neutral_max_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_neutral_max_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_neutral_max_102_i_9
       (.I0(device_temp_101[2]),
        .I1(neutral_max_limit[2]),
        .I2(neutral_max_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_neutral_max_102_i_9_n_0));
  FDRE temp_cmp_neutral_max_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_neutral_max_101),
        .Q(temp_cmp_neutral_max_102),
        .R(1'b0));
  CARRY4 temp_cmp_neutral_max_102_reg_i_1
       (.CI(temp_cmp_neutral_max_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_neutral_max_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_neutral_max_101,temp_cmp_neutral_max_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_neutral_max_102_i_3_n_0,temp_cmp_neutral_max_102_i_4_n_0}),
        .O(NLW_temp_cmp_neutral_max_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_neutral_max_102_i_5_n_0,temp_cmp_neutral_max_102_i_6_n_0}));
  CARRY4 temp_cmp_neutral_max_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_neutral_max_102_reg_i_2_n_0,temp_cmp_neutral_max_102_reg_i_2_n_1,temp_cmp_neutral_max_102_reg_i_2_n_2,temp_cmp_neutral_max_102_reg_i_2_n_3}),
        .CYINIT(1'b1),
        .DI({temp_cmp_neutral_max_102_i_7_n_0,temp_cmp_neutral_max_102_i_8_n_0,temp_cmp_neutral_max_102_i_9_n_0,temp_cmp_neutral_max_102_i_10_n_0}),
        .O(NLW_temp_cmp_neutral_max_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_neutral_max_102_i_11_n_0,temp_cmp_neutral_max_102_i_12_n_0,temp_cmp_neutral_max_102_i_13_n_0,temp_cmp_neutral_max_102_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_neutral_min_102_i_10
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(device_temp_101[1]),
        .I3(neutral_min_limit[1]),
        .O(temp_cmp_neutral_min_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_neutral_min_102_i_11
       (.I0(neutral_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(neutral_min_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_neutral_min_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_neutral_min_102_i_12
       (.I0(neutral_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(neutral_min_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_neutral_min_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_neutral_min_102_i_13
       (.I0(neutral_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(neutral_min_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_neutral_min_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_neutral_min_102_i_14
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(neutral_min_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_neutral_min_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_neutral_min_102_i_3
       (.I0(neutral_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(device_temp_101[11]),
        .I3(neutral_min_limit[11]),
        .O(temp_cmp_neutral_min_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_neutral_min_102_i_4
       (.I0(neutral_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(device_temp_101[9]),
        .I3(neutral_min_limit[9]),
        .O(temp_cmp_neutral_min_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_neutral_min_102_i_5
       (.I0(neutral_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(neutral_min_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_neutral_min_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_neutral_min_102_i_6
       (.I0(neutral_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(neutral_min_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_neutral_min_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_neutral_min_102_i_7
       (.I0(neutral_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(device_temp_101[7]),
        .I3(neutral_min_limit[7]),
        .O(temp_cmp_neutral_min_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_neutral_min_102_i_8
       (.I0(neutral_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(device_temp_101[5]),
        .I3(neutral_min_limit[5]),
        .O(temp_cmp_neutral_min_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_neutral_min_102_i_9
       (.I0(neutral_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(device_temp_101[3]),
        .I3(neutral_min_limit[3]),
        .O(temp_cmp_neutral_min_102_i_9_n_0));
  FDRE temp_cmp_neutral_min_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_neutral_min_101),
        .Q(temp_cmp_neutral_min_102),
        .R(1'b0));
  CARRY4 temp_cmp_neutral_min_102_reg_i_1
       (.CI(temp_cmp_neutral_min_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_neutral_min_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_neutral_min_101,temp_cmp_neutral_min_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_neutral_min_102_i_3_n_0,temp_cmp_neutral_min_102_i_4_n_0}),
        .O(NLW_temp_cmp_neutral_min_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_neutral_min_102_i_5_n_0,temp_cmp_neutral_min_102_i_6_n_0}));
  CARRY4 temp_cmp_neutral_min_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_neutral_min_102_reg_i_2_n_0,temp_cmp_neutral_min_102_reg_i_2_n_1,temp_cmp_neutral_min_102_reg_i_2_n_2,temp_cmp_neutral_min_102_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({temp_cmp_neutral_min_102_i_7_n_0,temp_cmp_neutral_min_102_i_8_n_0,temp_cmp_neutral_min_102_i_9_n_0,temp_cmp_neutral_min_102_i_10_n_0}),
        .O(NLW_temp_cmp_neutral_min_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_neutral_min_102_i_11_n_0,temp_cmp_neutral_min_102_i_12_n_0,temp_cmp_neutral_min_102_i_13_n_0,temp_cmp_neutral_min_102_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_dec_max_102_i_10
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(one_dec_max_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_one_dec_max_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_dec_max_102_i_11
       (.I0(device_temp_101[6]),
        .I1(one_dec_max_limit[6]),
        .I2(device_temp_101[7]),
        .I3(one_dec_max_limit[7]),
        .O(temp_cmp_one_dec_max_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_dec_max_102_i_12
       (.I0(device_temp_101[4]),
        .I1(one_dec_max_limit[4]),
        .I2(device_temp_101[5]),
        .I3(one_dec_max_limit[5]),
        .O(temp_cmp_one_dec_max_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_dec_max_102_i_13
       (.I0(device_temp_101[2]),
        .I1(one_dec_max_limit[2]),
        .I2(device_temp_101[3]),
        .I3(one_dec_max_limit[3]),
        .O(temp_cmp_one_dec_max_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_dec_max_102_i_14
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(device_temp_101[1]),
        .I3(one_dec_max_limit[1]),
        .O(temp_cmp_one_dec_max_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_dec_max_102_i_3
       (.I0(device_temp_101[10]),
        .I1(one_dec_max_limit[10]),
        .I2(one_dec_max_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_one_dec_max_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_dec_max_102_i_4
       (.I0(device_temp_101[8]),
        .I1(one_dec_max_limit[8]),
        .I2(one_dec_max_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_one_dec_max_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_dec_max_102_i_5
       (.I0(device_temp_101[10]),
        .I1(one_dec_max_limit[10]),
        .I2(device_temp_101[11]),
        .I3(one_dec_max_limit[11]),
        .O(temp_cmp_one_dec_max_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_dec_max_102_i_6
       (.I0(device_temp_101[8]),
        .I1(one_dec_max_limit[8]),
        .I2(device_temp_101[9]),
        .I3(one_dec_max_limit[9]),
        .O(temp_cmp_one_dec_max_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_dec_max_102_i_7
       (.I0(device_temp_101[6]),
        .I1(one_dec_max_limit[6]),
        .I2(one_dec_max_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_one_dec_max_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_dec_max_102_i_8
       (.I0(device_temp_101[4]),
        .I1(one_dec_max_limit[4]),
        .I2(one_dec_max_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_one_dec_max_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_dec_max_102_i_9
       (.I0(device_temp_101[2]),
        .I1(one_dec_max_limit[2]),
        .I2(one_dec_max_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_one_dec_max_102_i_9_n_0));
  FDRE temp_cmp_one_dec_max_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_one_dec_max_101),
        .Q(temp_cmp_one_dec_max_102),
        .R(1'b0));
  CARRY4 temp_cmp_one_dec_max_102_reg_i_1
       (.CI(temp_cmp_one_dec_max_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_one_dec_max_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_one_dec_max_101,temp_cmp_one_dec_max_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_one_dec_max_102_i_3_n_0,temp_cmp_one_dec_max_102_i_4_n_0}),
        .O(NLW_temp_cmp_one_dec_max_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_one_dec_max_102_i_5_n_0,temp_cmp_one_dec_max_102_i_6_n_0}));
  CARRY4 temp_cmp_one_dec_max_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_one_dec_max_102_reg_i_2_n_0,temp_cmp_one_dec_max_102_reg_i_2_n_1,temp_cmp_one_dec_max_102_reg_i_2_n_2,temp_cmp_one_dec_max_102_reg_i_2_n_3}),
        .CYINIT(1'b1),
        .DI({temp_cmp_one_dec_max_102_i_7_n_0,temp_cmp_one_dec_max_102_i_8_n_0,temp_cmp_one_dec_max_102_i_9_n_0,temp_cmp_one_dec_max_102_i_10_n_0}),
        .O(NLW_temp_cmp_one_dec_max_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_one_dec_max_102_i_11_n_0,temp_cmp_one_dec_max_102_i_12_n_0,temp_cmp_one_dec_max_102_i_13_n_0,temp_cmp_one_dec_max_102_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_dec_min_102_i_10
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(device_temp_101[1]),
        .I3(one_dec_min_limit[1]),
        .O(temp_cmp_one_dec_min_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_dec_min_102_i_11
       (.I0(one_dec_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(one_dec_min_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_one_dec_min_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_dec_min_102_i_12
       (.I0(one_dec_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(one_dec_min_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_one_dec_min_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_dec_min_102_i_13
       (.I0(one_dec_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(one_dec_min_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_one_dec_min_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_dec_min_102_i_14
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(one_dec_min_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_one_dec_min_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_dec_min_102_i_3
       (.I0(one_dec_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(device_temp_101[11]),
        .I3(one_dec_min_limit[11]),
        .O(temp_cmp_one_dec_min_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_dec_min_102_i_4
       (.I0(one_dec_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(device_temp_101[9]),
        .I3(one_dec_min_limit[9]),
        .O(temp_cmp_one_dec_min_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_dec_min_102_i_5
       (.I0(one_dec_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(one_dec_min_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_one_dec_min_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_dec_min_102_i_6
       (.I0(one_dec_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(one_dec_min_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_one_dec_min_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_dec_min_102_i_7
       (.I0(one_dec_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(device_temp_101[7]),
        .I3(one_dec_min_limit[7]),
        .O(temp_cmp_one_dec_min_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_dec_min_102_i_8
       (.I0(one_dec_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(device_temp_101[5]),
        .I3(one_dec_min_limit[5]),
        .O(temp_cmp_one_dec_min_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_dec_min_102_i_9
       (.I0(one_dec_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(device_temp_101[3]),
        .I3(one_dec_min_limit[3]),
        .O(temp_cmp_one_dec_min_102_i_9_n_0));
  FDRE temp_cmp_one_dec_min_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_one_dec_min_101),
        .Q(temp_cmp_one_dec_min_102),
        .R(1'b0));
  CARRY4 temp_cmp_one_dec_min_102_reg_i_1
       (.CI(temp_cmp_one_dec_min_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_one_dec_min_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_one_dec_min_101,temp_cmp_one_dec_min_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_one_dec_min_102_i_3_n_0,temp_cmp_one_dec_min_102_i_4_n_0}),
        .O(NLW_temp_cmp_one_dec_min_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_one_dec_min_102_i_5_n_0,temp_cmp_one_dec_min_102_i_6_n_0}));
  CARRY4 temp_cmp_one_dec_min_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_one_dec_min_102_reg_i_2_n_0,temp_cmp_one_dec_min_102_reg_i_2_n_1,temp_cmp_one_dec_min_102_reg_i_2_n_2,temp_cmp_one_dec_min_102_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({temp_cmp_one_dec_min_102_i_7_n_0,temp_cmp_one_dec_min_102_i_8_n_0,temp_cmp_one_dec_min_102_i_9_n_0,temp_cmp_one_dec_min_102_i_10_n_0}),
        .O(NLW_temp_cmp_one_dec_min_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_one_dec_min_102_i_11_n_0,temp_cmp_one_dec_min_102_i_12_n_0,temp_cmp_one_dec_min_102_i_13_n_0,temp_cmp_one_dec_min_102_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_inc_max_102_i_10
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(one_inc_max_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_one_inc_max_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_inc_max_102_i_11
       (.I0(device_temp_101[6]),
        .I1(one_inc_max_limit[6]),
        .I2(device_temp_101[7]),
        .I3(one_inc_max_limit[7]),
        .O(temp_cmp_one_inc_max_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_inc_max_102_i_12
       (.I0(device_temp_101[4]),
        .I1(one_inc_max_limit[4]),
        .I2(device_temp_101[5]),
        .I3(one_inc_max_limit[5]),
        .O(temp_cmp_one_inc_max_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_inc_max_102_i_13
       (.I0(device_temp_101[2]),
        .I1(one_inc_max_limit[2]),
        .I2(device_temp_101[3]),
        .I3(one_inc_max_limit[3]),
        .O(temp_cmp_one_inc_max_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_inc_max_102_i_14
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(device_temp_101[1]),
        .I3(one_inc_max_limit[1]),
        .O(temp_cmp_one_inc_max_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_inc_max_102_i_3
       (.I0(device_temp_101[10]),
        .I1(one_inc_max_limit[10]),
        .I2(one_inc_max_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_one_inc_max_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_inc_max_102_i_4
       (.I0(device_temp_101[8]),
        .I1(one_inc_max_limit[8]),
        .I2(one_inc_max_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_one_inc_max_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_inc_max_102_i_5
       (.I0(device_temp_101[10]),
        .I1(one_inc_max_limit[10]),
        .I2(device_temp_101[11]),
        .I3(one_inc_max_limit[11]),
        .O(temp_cmp_one_inc_max_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_inc_max_102_i_6
       (.I0(device_temp_101[8]),
        .I1(one_inc_max_limit[8]),
        .I2(device_temp_101[9]),
        .I3(one_inc_max_limit[9]),
        .O(temp_cmp_one_inc_max_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_inc_max_102_i_7
       (.I0(device_temp_101[6]),
        .I1(one_inc_max_limit[6]),
        .I2(one_inc_max_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_one_inc_max_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_inc_max_102_i_8
       (.I0(device_temp_101[4]),
        .I1(one_inc_max_limit[4]),
        .I2(one_inc_max_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_one_inc_max_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_inc_max_102_i_9
       (.I0(device_temp_101[2]),
        .I1(one_inc_max_limit[2]),
        .I2(one_inc_max_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_one_inc_max_102_i_9_n_0));
  FDRE temp_cmp_one_inc_max_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_one_inc_max_101),
        .Q(temp_cmp_one_inc_max_102),
        .R(1'b0));
  CARRY4 temp_cmp_one_inc_max_102_reg_i_1
       (.CI(temp_cmp_one_inc_max_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_one_inc_max_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_one_inc_max_101,temp_cmp_one_inc_max_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_one_inc_max_102_i_3_n_0,temp_cmp_one_inc_max_102_i_4_n_0}),
        .O(NLW_temp_cmp_one_inc_max_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_one_inc_max_102_i_5_n_0,temp_cmp_one_inc_max_102_i_6_n_0}));
  CARRY4 temp_cmp_one_inc_max_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_one_inc_max_102_reg_i_2_n_0,temp_cmp_one_inc_max_102_reg_i_2_n_1,temp_cmp_one_inc_max_102_reg_i_2_n_2,temp_cmp_one_inc_max_102_reg_i_2_n_3}),
        .CYINIT(1'b1),
        .DI({temp_cmp_one_inc_max_102_i_7_n_0,temp_cmp_one_inc_max_102_i_8_n_0,temp_cmp_one_inc_max_102_i_9_n_0,temp_cmp_one_inc_max_102_i_10_n_0}),
        .O(NLW_temp_cmp_one_inc_max_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_one_inc_max_102_i_11_n_0,temp_cmp_one_inc_max_102_i_12_n_0,temp_cmp_one_inc_max_102_i_13_n_0,temp_cmp_one_inc_max_102_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_inc_min_102_i_10
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(device_temp_101[1]),
        .I3(one_inc_min_limit[1]),
        .O(temp_cmp_one_inc_min_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_inc_min_102_i_11
       (.I0(one_inc_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(one_inc_min_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_one_inc_min_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_inc_min_102_i_12
       (.I0(one_inc_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(one_inc_min_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_one_inc_min_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_inc_min_102_i_13
       (.I0(one_inc_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(one_inc_min_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_one_inc_min_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_inc_min_102_i_14
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(one_inc_min_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_one_inc_min_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_inc_min_102_i_3
       (.I0(one_inc_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(device_temp_101[11]),
        .I3(one_inc_min_limit[11]),
        .O(temp_cmp_one_inc_min_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_inc_min_102_i_4
       (.I0(one_inc_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(device_temp_101[9]),
        .I3(one_inc_min_limit[9]),
        .O(temp_cmp_one_inc_min_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_inc_min_102_i_5
       (.I0(one_inc_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(one_inc_min_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_one_inc_min_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_inc_min_102_i_6
       (.I0(one_inc_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(one_inc_min_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_one_inc_min_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_inc_min_102_i_7
       (.I0(one_inc_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(device_temp_101[7]),
        .I3(one_inc_min_limit[7]),
        .O(temp_cmp_one_inc_min_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_inc_min_102_i_8
       (.I0(one_inc_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(device_temp_101[5]),
        .I3(one_inc_min_limit[5]),
        .O(temp_cmp_one_inc_min_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_inc_min_102_i_9
       (.I0(one_inc_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(device_temp_101[3]),
        .I3(one_inc_min_limit[3]),
        .O(temp_cmp_one_inc_min_102_i_9_n_0));
  FDRE temp_cmp_one_inc_min_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_one_inc_min_101),
        .Q(temp_cmp_one_inc_min_102),
        .R(1'b0));
  CARRY4 temp_cmp_one_inc_min_102_reg_i_1
       (.CI(temp_cmp_one_inc_min_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_one_inc_min_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_one_inc_min_101,temp_cmp_one_inc_min_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_one_inc_min_102_i_3_n_0,temp_cmp_one_inc_min_102_i_4_n_0}),
        .O(NLW_temp_cmp_one_inc_min_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_one_inc_min_102_i_5_n_0,temp_cmp_one_inc_min_102_i_6_n_0}));
  CARRY4 temp_cmp_one_inc_min_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_one_inc_min_102_reg_i_2_n_0,temp_cmp_one_inc_min_102_reg_i_2_n_1,temp_cmp_one_inc_min_102_reg_i_2_n_2,temp_cmp_one_inc_min_102_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({temp_cmp_one_inc_min_102_i_7_n_0,temp_cmp_one_inc_min_102_i_8_n_0,temp_cmp_one_inc_min_102_i_9_n_0,temp_cmp_one_inc_min_102_i_10_n_0}),
        .O(NLW_temp_cmp_one_inc_min_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_one_inc_min_102_i_11_n_0,temp_cmp_one_inc_min_102_i_12_n_0,temp_cmp_one_inc_min_102_i_13_n_0,temp_cmp_one_inc_min_102_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_dec_max_102_i_10
       (.I0(device_temp_101[0]),
        .I1(three_dec_max_limit[0]),
        .I2(three_dec_max_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_three_dec_max_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_dec_max_102_i_11
       (.I0(device_temp_101[6]),
        .I1(three_dec_max_limit[6]),
        .I2(device_temp_101[7]),
        .I3(three_dec_max_limit[7]),
        .O(temp_cmp_three_dec_max_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_dec_max_102_i_12
       (.I0(device_temp_101[4]),
        .I1(three_dec_max_limit[4]),
        .I2(device_temp_101[5]),
        .I3(three_dec_max_limit[5]),
        .O(temp_cmp_three_dec_max_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_dec_max_102_i_13
       (.I0(device_temp_101[2]),
        .I1(three_dec_max_limit[2]),
        .I2(device_temp_101[3]),
        .I3(three_dec_max_limit[3]),
        .O(temp_cmp_three_dec_max_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_dec_max_102_i_14
       (.I0(device_temp_101[0]),
        .I1(three_dec_max_limit[0]),
        .I2(device_temp_101[1]),
        .I3(three_dec_max_limit[1]),
        .O(temp_cmp_three_dec_max_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_dec_max_102_i_3
       (.I0(device_temp_101[10]),
        .I1(three_dec_max_limit[10]),
        .I2(three_dec_max_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_three_dec_max_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_dec_max_102_i_4
       (.I0(device_temp_101[8]),
        .I1(three_dec_max_limit[8]),
        .I2(three_dec_max_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_three_dec_max_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_dec_max_102_i_5
       (.I0(device_temp_101[10]),
        .I1(three_dec_max_limit[10]),
        .I2(device_temp_101[11]),
        .I3(three_dec_max_limit[11]),
        .O(temp_cmp_three_dec_max_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_dec_max_102_i_6
       (.I0(device_temp_101[8]),
        .I1(three_dec_max_limit[8]),
        .I2(device_temp_101[9]),
        .I3(three_dec_max_limit[9]),
        .O(temp_cmp_three_dec_max_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_dec_max_102_i_7
       (.I0(device_temp_101[6]),
        .I1(three_dec_max_limit[6]),
        .I2(three_dec_max_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_three_dec_max_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_dec_max_102_i_8
       (.I0(device_temp_101[4]),
        .I1(three_dec_max_limit[4]),
        .I2(three_dec_max_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_three_dec_max_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_dec_max_102_i_9
       (.I0(device_temp_101[2]),
        .I1(three_dec_max_limit[2]),
        .I2(three_dec_max_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_three_dec_max_102_i_9_n_0));
  FDRE temp_cmp_three_dec_max_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_three_dec_max_101),
        .Q(temp_cmp_three_dec_max_102),
        .R(1'b0));
  CARRY4 temp_cmp_three_dec_max_102_reg_i_1
       (.CI(temp_cmp_three_dec_max_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_three_dec_max_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_three_dec_max_101,temp_cmp_three_dec_max_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_three_dec_max_102_i_3_n_0,temp_cmp_three_dec_max_102_i_4_n_0}),
        .O(NLW_temp_cmp_three_dec_max_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_three_dec_max_102_i_5_n_0,temp_cmp_three_dec_max_102_i_6_n_0}));
  CARRY4 temp_cmp_three_dec_max_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_three_dec_max_102_reg_i_2_n_0,temp_cmp_three_dec_max_102_reg_i_2_n_1,temp_cmp_three_dec_max_102_reg_i_2_n_2,temp_cmp_three_dec_max_102_reg_i_2_n_3}),
        .CYINIT(1'b1),
        .DI({temp_cmp_three_dec_max_102_i_7_n_0,temp_cmp_three_dec_max_102_i_8_n_0,temp_cmp_three_dec_max_102_i_9_n_0,temp_cmp_three_dec_max_102_i_10_n_0}),
        .O(NLW_temp_cmp_three_dec_max_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_three_dec_max_102_i_11_n_0,temp_cmp_three_dec_max_102_i_12_n_0,temp_cmp_three_dec_max_102_i_13_n_0,temp_cmp_three_dec_max_102_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_dec_min_102_i_10
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(device_temp_101[1]),
        .I3(three_dec_min_limit[1]),
        .O(temp_cmp_three_dec_min_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_dec_min_102_i_11
       (.I0(three_dec_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(three_dec_min_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_three_dec_min_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_dec_min_102_i_12
       (.I0(three_dec_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(three_dec_min_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_three_dec_min_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_dec_min_102_i_13
       (.I0(three_dec_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(three_dec_min_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_three_dec_min_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_dec_min_102_i_14
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(three_dec_min_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_three_dec_min_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_dec_min_102_i_3
       (.I0(three_dec_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(device_temp_101[11]),
        .I3(three_dec_min_limit[11]),
        .O(temp_cmp_three_dec_min_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_dec_min_102_i_4
       (.I0(three_dec_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(device_temp_101[9]),
        .I3(three_dec_min_limit[9]),
        .O(temp_cmp_three_dec_min_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_dec_min_102_i_5
       (.I0(three_dec_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(three_dec_min_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_three_dec_min_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_dec_min_102_i_6
       (.I0(three_dec_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(three_dec_min_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_three_dec_min_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_dec_min_102_i_7
       (.I0(three_dec_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(device_temp_101[7]),
        .I3(three_dec_min_limit[7]),
        .O(temp_cmp_three_dec_min_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_dec_min_102_i_8
       (.I0(three_dec_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(device_temp_101[5]),
        .I3(three_dec_min_limit[5]),
        .O(temp_cmp_three_dec_min_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_dec_min_102_i_9
       (.I0(three_dec_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(device_temp_101[3]),
        .I3(three_dec_min_limit[3]),
        .O(temp_cmp_three_dec_min_102_i_9_n_0));
  FDRE temp_cmp_three_dec_min_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_three_dec_min_101),
        .Q(temp_cmp_three_dec_min_102),
        .R(1'b0));
  CARRY4 temp_cmp_three_dec_min_102_reg_i_1
       (.CI(temp_cmp_three_dec_min_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_three_dec_min_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_three_dec_min_101,temp_cmp_three_dec_min_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_three_dec_min_102_i_3_n_0,temp_cmp_three_dec_min_102_i_4_n_0}),
        .O(NLW_temp_cmp_three_dec_min_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_three_dec_min_102_i_5_n_0,temp_cmp_three_dec_min_102_i_6_n_0}));
  CARRY4 temp_cmp_three_dec_min_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_three_dec_min_102_reg_i_2_n_0,temp_cmp_three_dec_min_102_reg_i_2_n_1,temp_cmp_three_dec_min_102_reg_i_2_n_2,temp_cmp_three_dec_min_102_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({temp_cmp_three_dec_min_102_i_7_n_0,temp_cmp_three_dec_min_102_i_8_n_0,temp_cmp_three_dec_min_102_i_9_n_0,temp_cmp_three_dec_min_102_i_10_n_0}),
        .O(NLW_temp_cmp_three_dec_min_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_three_dec_min_102_i_11_n_0,temp_cmp_three_dec_min_102_i_12_n_0,temp_cmp_three_dec_min_102_i_13_n_0,temp_cmp_three_dec_min_102_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_inc_max_102_i_10
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(three_inc_max_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_three_inc_max_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_inc_max_102_i_11
       (.I0(device_temp_101[6]),
        .I1(three_inc_max_limit[6]),
        .I2(device_temp_101[7]),
        .I3(three_inc_max_limit[7]),
        .O(temp_cmp_three_inc_max_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_inc_max_102_i_12
       (.I0(device_temp_101[4]),
        .I1(three_inc_max_limit[4]),
        .I2(device_temp_101[5]),
        .I3(three_inc_max_limit[5]),
        .O(temp_cmp_three_inc_max_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_inc_max_102_i_13
       (.I0(device_temp_101[2]),
        .I1(three_inc_max_limit[2]),
        .I2(device_temp_101[3]),
        .I3(three_inc_max_limit[3]),
        .O(temp_cmp_three_inc_max_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_inc_max_102_i_14
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(device_temp_101[1]),
        .I3(three_inc_max_limit[1]),
        .O(temp_cmp_three_inc_max_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_inc_max_102_i_3
       (.I0(device_temp_101[10]),
        .I1(three_inc_max_limit[10]),
        .I2(three_inc_max_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_three_inc_max_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_inc_max_102_i_4
       (.I0(device_temp_101[8]),
        .I1(three_inc_max_limit[8]),
        .I2(three_inc_max_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_three_inc_max_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_inc_max_102_i_5
       (.I0(device_temp_101[10]),
        .I1(three_inc_max_limit[10]),
        .I2(device_temp_101[11]),
        .I3(three_inc_max_limit[11]),
        .O(temp_cmp_three_inc_max_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_inc_max_102_i_6
       (.I0(device_temp_101[8]),
        .I1(three_inc_max_limit[8]),
        .I2(device_temp_101[9]),
        .I3(three_inc_max_limit[9]),
        .O(temp_cmp_three_inc_max_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_inc_max_102_i_7
       (.I0(device_temp_101[6]),
        .I1(three_inc_max_limit[6]),
        .I2(three_inc_max_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_three_inc_max_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_inc_max_102_i_8
       (.I0(device_temp_101[4]),
        .I1(three_inc_max_limit[4]),
        .I2(three_inc_max_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_three_inc_max_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_inc_max_102_i_9
       (.I0(device_temp_101[2]),
        .I1(three_inc_max_limit[2]),
        .I2(three_inc_max_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_three_inc_max_102_i_9_n_0));
  FDRE temp_cmp_three_inc_max_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_three_inc_max_101),
        .Q(temp_cmp_three_inc_max_102),
        .R(1'b0));
  CARRY4 temp_cmp_three_inc_max_102_reg_i_1
       (.CI(temp_cmp_three_inc_max_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_three_inc_max_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_three_inc_max_101,temp_cmp_three_inc_max_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_three_inc_max_102_i_3_n_0,temp_cmp_three_inc_max_102_i_4_n_0}),
        .O(NLW_temp_cmp_three_inc_max_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_three_inc_max_102_i_5_n_0,temp_cmp_three_inc_max_102_i_6_n_0}));
  CARRY4 temp_cmp_three_inc_max_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_three_inc_max_102_reg_i_2_n_0,temp_cmp_three_inc_max_102_reg_i_2_n_1,temp_cmp_three_inc_max_102_reg_i_2_n_2,temp_cmp_three_inc_max_102_reg_i_2_n_3}),
        .CYINIT(1'b1),
        .DI({temp_cmp_three_inc_max_102_i_7_n_0,temp_cmp_three_inc_max_102_i_8_n_0,temp_cmp_three_inc_max_102_i_9_n_0,temp_cmp_three_inc_max_102_i_10_n_0}),
        .O(NLW_temp_cmp_three_inc_max_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_three_inc_max_102_i_11_n_0,temp_cmp_three_inc_max_102_i_12_n_0,temp_cmp_three_inc_max_102_i_13_n_0,temp_cmp_three_inc_max_102_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_inc_min_102_i_10
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(device_temp_101[1]),
        .I3(three_inc_min_limit[1]),
        .O(temp_cmp_three_inc_min_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_inc_min_102_i_11
       (.I0(three_inc_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(three_inc_min_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_three_inc_min_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_inc_min_102_i_12
       (.I0(three_inc_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(three_inc_min_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_three_inc_min_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_inc_min_102_i_13
       (.I0(three_inc_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(three_inc_min_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_three_inc_min_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_inc_min_102_i_14
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(three_inc_min_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_three_inc_min_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_inc_min_102_i_3
       (.I0(three_inc_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(device_temp_101[11]),
        .I3(three_inc_min_limit[11]),
        .O(temp_cmp_three_inc_min_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_inc_min_102_i_4
       (.I0(three_inc_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(device_temp_101[9]),
        .I3(three_inc_min_limit[9]),
        .O(temp_cmp_three_inc_min_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_inc_min_102_i_5
       (.I0(three_inc_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(three_inc_min_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_three_inc_min_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_inc_min_102_i_6
       (.I0(three_inc_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(three_inc_min_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_three_inc_min_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_inc_min_102_i_7
       (.I0(three_inc_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(device_temp_101[7]),
        .I3(three_inc_min_limit[7]),
        .O(temp_cmp_three_inc_min_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_inc_min_102_i_8
       (.I0(three_inc_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(device_temp_101[5]),
        .I3(three_inc_min_limit[5]),
        .O(temp_cmp_three_inc_min_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_inc_min_102_i_9
       (.I0(three_inc_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(device_temp_101[3]),
        .I3(three_inc_min_limit[3]),
        .O(temp_cmp_three_inc_min_102_i_9_n_0));
  FDRE temp_cmp_three_inc_min_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_three_inc_min_101),
        .Q(temp_cmp_three_inc_min_102),
        .R(1'b0));
  CARRY4 temp_cmp_three_inc_min_102_reg_i_1
       (.CI(temp_cmp_three_inc_min_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_three_inc_min_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_three_inc_min_101,temp_cmp_three_inc_min_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_three_inc_min_102_i_3_n_0,temp_cmp_three_inc_min_102_i_4_n_0}),
        .O(NLW_temp_cmp_three_inc_min_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_three_inc_min_102_i_5_n_0,temp_cmp_three_inc_min_102_i_6_n_0}));
  CARRY4 temp_cmp_three_inc_min_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_three_inc_min_102_reg_i_2_n_0,temp_cmp_three_inc_min_102_reg_i_2_n_1,temp_cmp_three_inc_min_102_reg_i_2_n_2,temp_cmp_three_inc_min_102_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({temp_cmp_three_inc_min_102_i_7_n_0,temp_cmp_three_inc_min_102_i_8_n_0,temp_cmp_three_inc_min_102_i_9_n_0,temp_cmp_three_inc_min_102_i_10_n_0}),
        .O(NLW_temp_cmp_three_inc_min_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_three_inc_min_102_i_11_n_0,temp_cmp_three_inc_min_102_i_12_n_0,temp_cmp_three_inc_min_102_i_13_n_0,temp_cmp_three_inc_min_102_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_dec_max_102_i_10
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(two_dec_max_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_two_dec_max_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_dec_max_102_i_11
       (.I0(device_temp_101[6]),
        .I1(two_dec_max_limit[6]),
        .I2(device_temp_101[7]),
        .I3(two_dec_max_limit[7]),
        .O(temp_cmp_two_dec_max_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_dec_max_102_i_12
       (.I0(device_temp_101[4]),
        .I1(two_dec_max_limit[4]),
        .I2(device_temp_101[5]),
        .I3(two_dec_max_limit[5]),
        .O(temp_cmp_two_dec_max_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_dec_max_102_i_13
       (.I0(device_temp_101[2]),
        .I1(two_dec_max_limit[2]),
        .I2(device_temp_101[3]),
        .I3(two_dec_max_limit[3]),
        .O(temp_cmp_two_dec_max_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_dec_max_102_i_14
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(device_temp_101[1]),
        .I3(two_dec_max_limit[1]),
        .O(temp_cmp_two_dec_max_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_dec_max_102_i_3
       (.I0(device_temp_101[10]),
        .I1(two_dec_max_limit[10]),
        .I2(two_dec_max_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_two_dec_max_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_dec_max_102_i_4
       (.I0(device_temp_101[8]),
        .I1(two_dec_max_limit[8]),
        .I2(two_dec_max_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_two_dec_max_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_dec_max_102_i_5
       (.I0(device_temp_101[10]),
        .I1(two_dec_max_limit[10]),
        .I2(device_temp_101[11]),
        .I3(two_dec_max_limit[11]),
        .O(temp_cmp_two_dec_max_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_dec_max_102_i_6
       (.I0(device_temp_101[8]),
        .I1(two_dec_max_limit[8]),
        .I2(device_temp_101[9]),
        .I3(two_dec_max_limit[9]),
        .O(temp_cmp_two_dec_max_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_dec_max_102_i_7
       (.I0(device_temp_101[6]),
        .I1(two_dec_max_limit[6]),
        .I2(two_dec_max_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_two_dec_max_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_dec_max_102_i_8
       (.I0(device_temp_101[4]),
        .I1(two_dec_max_limit[4]),
        .I2(two_dec_max_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_two_dec_max_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_dec_max_102_i_9
       (.I0(device_temp_101[2]),
        .I1(two_dec_max_limit[2]),
        .I2(two_dec_max_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_two_dec_max_102_i_9_n_0));
  FDRE temp_cmp_two_dec_max_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_two_dec_max_101),
        .Q(temp_cmp_two_dec_max_102),
        .R(1'b0));
  CARRY4 temp_cmp_two_dec_max_102_reg_i_1
       (.CI(temp_cmp_two_dec_max_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_two_dec_max_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_two_dec_max_101,temp_cmp_two_dec_max_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_two_dec_max_102_i_3_n_0,temp_cmp_two_dec_max_102_i_4_n_0}),
        .O(NLW_temp_cmp_two_dec_max_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_two_dec_max_102_i_5_n_0,temp_cmp_two_dec_max_102_i_6_n_0}));
  CARRY4 temp_cmp_two_dec_max_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_two_dec_max_102_reg_i_2_n_0,temp_cmp_two_dec_max_102_reg_i_2_n_1,temp_cmp_two_dec_max_102_reg_i_2_n_2,temp_cmp_two_dec_max_102_reg_i_2_n_3}),
        .CYINIT(1'b1),
        .DI({temp_cmp_two_dec_max_102_i_7_n_0,temp_cmp_two_dec_max_102_i_8_n_0,temp_cmp_two_dec_max_102_i_9_n_0,temp_cmp_two_dec_max_102_i_10_n_0}),
        .O(NLW_temp_cmp_two_dec_max_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_two_dec_max_102_i_11_n_0,temp_cmp_two_dec_max_102_i_12_n_0,temp_cmp_two_dec_max_102_i_13_n_0,temp_cmp_two_dec_max_102_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_dec_min_102_i_10
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(device_temp_101[1]),
        .I3(two_dec_min_limit[1]),
        .O(temp_cmp_two_dec_min_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_dec_min_102_i_11
       (.I0(two_dec_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(two_dec_min_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_two_dec_min_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_dec_min_102_i_12
       (.I0(two_dec_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(two_dec_min_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_two_dec_min_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_dec_min_102_i_13
       (.I0(two_dec_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(two_dec_min_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_two_dec_min_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_dec_min_102_i_14
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(two_dec_min_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_two_dec_min_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_dec_min_102_i_3
       (.I0(two_dec_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(device_temp_101[11]),
        .I3(two_dec_min_limit[11]),
        .O(temp_cmp_two_dec_min_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_dec_min_102_i_4
       (.I0(two_dec_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(device_temp_101[9]),
        .I3(two_dec_min_limit[9]),
        .O(temp_cmp_two_dec_min_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_dec_min_102_i_5
       (.I0(two_dec_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(two_dec_min_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_two_dec_min_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_dec_min_102_i_6
       (.I0(two_dec_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(two_dec_min_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_two_dec_min_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_dec_min_102_i_7
       (.I0(two_dec_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(device_temp_101[7]),
        .I3(two_dec_min_limit[7]),
        .O(temp_cmp_two_dec_min_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_dec_min_102_i_8
       (.I0(two_dec_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(device_temp_101[5]),
        .I3(two_dec_min_limit[5]),
        .O(temp_cmp_two_dec_min_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_dec_min_102_i_9
       (.I0(two_dec_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(device_temp_101[3]),
        .I3(two_dec_min_limit[3]),
        .O(temp_cmp_two_dec_min_102_i_9_n_0));
  FDRE temp_cmp_two_dec_min_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_two_dec_min_101),
        .Q(temp_cmp_two_dec_min_102),
        .R(1'b0));
  CARRY4 temp_cmp_two_dec_min_102_reg_i_1
       (.CI(temp_cmp_two_dec_min_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_two_dec_min_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_two_dec_min_101,temp_cmp_two_dec_min_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_two_dec_min_102_i_3_n_0,temp_cmp_two_dec_min_102_i_4_n_0}),
        .O(NLW_temp_cmp_two_dec_min_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_two_dec_min_102_i_5_n_0,temp_cmp_two_dec_min_102_i_6_n_0}));
  CARRY4 temp_cmp_two_dec_min_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_two_dec_min_102_reg_i_2_n_0,temp_cmp_two_dec_min_102_reg_i_2_n_1,temp_cmp_two_dec_min_102_reg_i_2_n_2,temp_cmp_two_dec_min_102_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({temp_cmp_two_dec_min_102_i_7_n_0,temp_cmp_two_dec_min_102_i_8_n_0,temp_cmp_two_dec_min_102_i_9_n_0,temp_cmp_two_dec_min_102_i_10_n_0}),
        .O(NLW_temp_cmp_two_dec_min_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_two_dec_min_102_i_11_n_0,temp_cmp_two_dec_min_102_i_12_n_0,temp_cmp_two_dec_min_102_i_13_n_0,temp_cmp_two_dec_min_102_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_inc_max_102_i_10
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(two_inc_max_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_two_inc_max_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_inc_max_102_i_11
       (.I0(device_temp_101[6]),
        .I1(two_inc_max_limit[6]),
        .I2(device_temp_101[7]),
        .I3(two_inc_max_limit[7]),
        .O(temp_cmp_two_inc_max_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_inc_max_102_i_12
       (.I0(device_temp_101[4]),
        .I1(two_inc_max_limit[4]),
        .I2(device_temp_101[5]),
        .I3(two_inc_max_limit[5]),
        .O(temp_cmp_two_inc_max_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_inc_max_102_i_13
       (.I0(device_temp_101[2]),
        .I1(two_inc_max_limit[2]),
        .I2(device_temp_101[3]),
        .I3(two_inc_max_limit[3]),
        .O(temp_cmp_two_inc_max_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_inc_max_102_i_14
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(device_temp_101[1]),
        .I3(two_inc_max_limit[1]),
        .O(temp_cmp_two_inc_max_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_inc_max_102_i_3
       (.I0(device_temp_101[10]),
        .I1(two_inc_max_limit[10]),
        .I2(two_inc_max_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_two_inc_max_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_inc_max_102_i_4
       (.I0(device_temp_101[8]),
        .I1(two_inc_max_limit[8]),
        .I2(two_inc_max_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_two_inc_max_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_inc_max_102_i_5
       (.I0(device_temp_101[10]),
        .I1(two_inc_max_limit[10]),
        .I2(device_temp_101[11]),
        .I3(two_inc_max_limit[11]),
        .O(temp_cmp_two_inc_max_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_inc_max_102_i_6
       (.I0(device_temp_101[8]),
        .I1(two_inc_max_limit[8]),
        .I2(device_temp_101[9]),
        .I3(two_inc_max_limit[9]),
        .O(temp_cmp_two_inc_max_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_inc_max_102_i_7
       (.I0(device_temp_101[6]),
        .I1(two_inc_max_limit[6]),
        .I2(two_inc_max_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_two_inc_max_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_inc_max_102_i_8
       (.I0(device_temp_101[4]),
        .I1(two_inc_max_limit[4]),
        .I2(two_inc_max_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_two_inc_max_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_inc_max_102_i_9
       (.I0(device_temp_101[2]),
        .I1(two_inc_max_limit[2]),
        .I2(two_inc_max_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_two_inc_max_102_i_9_n_0));
  FDRE temp_cmp_two_inc_max_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_two_inc_max_101),
        .Q(temp_cmp_two_inc_max_102),
        .R(1'b0));
  CARRY4 temp_cmp_two_inc_max_102_reg_i_1
       (.CI(temp_cmp_two_inc_max_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_two_inc_max_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_two_inc_max_101,temp_cmp_two_inc_max_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_two_inc_max_102_i_3_n_0,temp_cmp_two_inc_max_102_i_4_n_0}),
        .O(NLW_temp_cmp_two_inc_max_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_two_inc_max_102_i_5_n_0,temp_cmp_two_inc_max_102_i_6_n_0}));
  CARRY4 temp_cmp_two_inc_max_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_two_inc_max_102_reg_i_2_n_0,temp_cmp_two_inc_max_102_reg_i_2_n_1,temp_cmp_two_inc_max_102_reg_i_2_n_2,temp_cmp_two_inc_max_102_reg_i_2_n_3}),
        .CYINIT(1'b1),
        .DI({temp_cmp_two_inc_max_102_i_7_n_0,temp_cmp_two_inc_max_102_i_8_n_0,temp_cmp_two_inc_max_102_i_9_n_0,temp_cmp_two_inc_max_102_i_10_n_0}),
        .O(NLW_temp_cmp_two_inc_max_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_two_inc_max_102_i_11_n_0,temp_cmp_two_inc_max_102_i_12_n_0,temp_cmp_two_inc_max_102_i_13_n_0,temp_cmp_two_inc_max_102_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_inc_min_102_i_10
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(device_temp_101[1]),
        .I3(two_inc_min_limit[1]),
        .O(temp_cmp_two_inc_min_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_inc_min_102_i_11
       (.I0(two_inc_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(two_inc_min_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_two_inc_min_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_inc_min_102_i_12
       (.I0(two_inc_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(two_inc_min_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_two_inc_min_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_inc_min_102_i_13
       (.I0(two_inc_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(two_inc_min_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_two_inc_min_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_inc_min_102_i_14
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(two_inc_min_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_two_inc_min_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_inc_min_102_i_3
       (.I0(two_inc_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(device_temp_101[11]),
        .I3(two_inc_min_limit[11]),
        .O(temp_cmp_two_inc_min_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_inc_min_102_i_4
       (.I0(two_inc_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(device_temp_101[9]),
        .I3(two_inc_min_limit[9]),
        .O(temp_cmp_two_inc_min_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_inc_min_102_i_5
       (.I0(two_inc_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(two_inc_min_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_two_inc_min_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_inc_min_102_i_6
       (.I0(two_inc_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(two_inc_min_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_two_inc_min_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_inc_min_102_i_7
       (.I0(two_inc_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(device_temp_101[7]),
        .I3(two_inc_min_limit[7]),
        .O(temp_cmp_two_inc_min_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_inc_min_102_i_8
       (.I0(two_inc_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(device_temp_101[5]),
        .I3(two_inc_min_limit[5]),
        .O(temp_cmp_two_inc_min_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_inc_min_102_i_9
       (.I0(two_inc_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(device_temp_101[3]),
        .I3(two_inc_min_limit[3]),
        .O(temp_cmp_two_inc_min_102_i_9_n_0));
  FDRE temp_cmp_two_inc_min_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_two_inc_min_101),
        .Q(temp_cmp_two_inc_min_102),
        .R(1'b0));
  CARRY4 temp_cmp_two_inc_min_102_reg_i_1
       (.CI(temp_cmp_two_inc_min_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_two_inc_min_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_two_inc_min_101,temp_cmp_two_inc_min_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_two_inc_min_102_i_3_n_0,temp_cmp_two_inc_min_102_i_4_n_0}),
        .O(NLW_temp_cmp_two_inc_min_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_two_inc_min_102_i_5_n_0,temp_cmp_two_inc_min_102_i_6_n_0}));
  CARRY4 temp_cmp_two_inc_min_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_two_inc_min_102_reg_i_2_n_0,temp_cmp_two_inc_min_102_reg_i_2_n_1,temp_cmp_two_inc_min_102_reg_i_2_n_2,temp_cmp_two_inc_min_102_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({temp_cmp_two_inc_min_102_i_7_n_0,temp_cmp_two_inc_min_102_i_8_n_0,temp_cmp_two_inc_min_102_i_9_n_0,temp_cmp_two_inc_min_102_i_10_n_0}),
        .O(NLW_temp_cmp_two_inc_min_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_two_inc_min_102_i_11_n_0,temp_cmp_two_inc_min_102_i_12_n_0,temp_cmp_two_inc_min_102_i_13_n_0,temp_cmp_two_inc_min_102_i_14_n_0}));
  FDRE tempmon_init_complete_reg
       (.C(CLK),
        .CE(tempmon_state_init),
        .D(tempmon_state_init),
        .Q(tempmon_init_complete),
        .R(rstdiv0_sync_r1_reg_rep__4));
  LUT2 #(
    .INIT(4'hE)) 
    tempmon_pi_f_en_r_i_1
       (.I0(tempmon_pi_f_inc),
        .I1(tempmon_pi_f_dec),
        .O(tempmon_pi_f_en_r0));
  FDRE tempmon_sample_en_101_reg
       (.C(CLK),
        .CE(1'b1),
        .D(tempmon_sample_en),
        .Q(tempmon_sample_en_101),
        .R(rstdiv0_sync_r1_reg_rep__5));
  FDRE tempmon_sample_en_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(tempmon_sample_en_101),
        .Q(tempmon_sample_en_102),
        .R(rstdiv0_sync_r1_reg_rep__5));
  LUT1 #(
    .INIT(2'h1)) 
    \tempmon_state[0]_i_1 
       (.I0(\tempmon_state[10]_i_7_n_0 ),
        .O(\tempmon_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \tempmon_state[10]_i_1 
       (.I0(\tempmon_state[10]_i_3_n_0 ),
        .I1(\tempmon_state[10]_i_4_n_0 ),
        .I2(\tempmon_state[10]_i_5_n_0 ),
        .I3(\tempmon_state[10]_i_6_n_0 ),
        .O(tempmon_state_nxt));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0808080)) 
    \tempmon_state[10]_i_10 
       (.I0(temp_cmp_four_inc_max_102),
        .I1(tempmon_state[2]),
        .I2(update_temp_102),
        .I3(tempmon_state[5]),
        .I4(temp_cmp_one_inc_max_102),
        .I5(\tempmon_state[10]_i_18_n_0 ),
        .O(\tempmon_state[10]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \tempmon_state[10]_i_11 
       (.I0(update_temp_102),
        .I1(temp_cmp_two_inc_min_102),
        .O(\tempmon_state[10]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hF8008800)) 
    \tempmon_state[10]_i_12 
       (.I0(tempmon_state[5]),
        .I1(temp_cmp_one_inc_min_102),
        .I2(tempmon_state[3]),
        .I3(update_temp_102),
        .I4(temp_cmp_three_inc_min_102),
        .O(\tempmon_state[10]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \tempmon_state[10]_i_13 
       (.I0(temp_cmp_one_dec_min_102),
        .I1(update_temp_102),
        .I2(tempmon_state[7]),
        .O(\tempmon_state[10]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h00010116)) 
    \tempmon_state[10]_i_14 
       (.I0(tempmon_state[0]),
        .I1(tempmon_state[1]),
        .I2(tempmon_state[2]),
        .I3(tempmon_state[3]),
        .I4(tempmon_state[4]),
        .O(\tempmon_state[10]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hFFFEFEE8)) 
    \tempmon_state[10]_i_15 
       (.I0(tempmon_state[0]),
        .I1(tempmon_state[1]),
        .I2(tempmon_state[2]),
        .I3(tempmon_state[3]),
        .I4(tempmon_state[4]),
        .O(\tempmon_state[10]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100010116)) 
    \tempmon_state[10]_i_16 
       (.I0(tempmon_state[5]),
        .I1(tempmon_state[6]),
        .I2(tempmon_state[7]),
        .I3(tempmon_state[8]),
        .I4(tempmon_state[9]),
        .I5(tempmon_state[10]),
        .O(\tempmon_state[10]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEE8)) 
    \tempmon_state[10]_i_17 
       (.I0(tempmon_state[5]),
        .I1(tempmon_state[6]),
        .I2(tempmon_state[7]),
        .I3(tempmon_state[8]),
        .I4(tempmon_state[9]),
        .I5(tempmon_state[10]),
        .O(\tempmon_state[10]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hF8008800)) 
    \tempmon_state[10]_i_18 
       (.I0(temp_cmp_three_dec_max_102),
        .I1(tempmon_state[9]),
        .I2(tempmon_state[8]),
        .I3(update_temp_102),
        .I4(temp_cmp_two_dec_max_102),
        .O(\tempmon_state[10]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \tempmon_state[10]_i_2 
       (.I0(update_temp_102),
        .I1(temp_cmp_three_dec_max_102),
        .I2(tempmon_state[9]),
        .I3(\tempmon_state[10]_i_7_n_0 ),
        .O(\tempmon_state[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001555)) 
    \tempmon_state[10]_i_3 
       (.I0(\tempmon_state[10]_i_8_n_0 ),
        .I1(update_temp_102),
        .I2(temp_cmp_two_inc_max_102),
        .I3(tempmon_state[4]),
        .I4(\tempmon_state[10]_i_9_n_0 ),
        .I5(\tempmon_state[10]_i_10_n_0 ),
        .O(\tempmon_state[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFBBBFFFFFBBBFBBB)) 
    \tempmon_state[10]_i_4 
       (.I0(tempmon_state[1]),
        .I1(\tempmon_state[10]_i_7_n_0 ),
        .I2(calib_complete),
        .I3(tempmon_state[0]),
        .I4(\tempmon_state[10]_i_11_n_0 ),
        .I5(tempmon_state[4]),
        .O(\tempmon_state[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFCC808080)) 
    \tempmon_state[10]_i_5 
       (.I0(temp_cmp_two_dec_min_102),
        .I1(update_temp_102),
        .I2(tempmon_state[8]),
        .I3(tempmon_state[10]),
        .I4(temp_cmp_four_dec_min_102),
        .I5(\tempmon_state[10]_i_12_n_0 ),
        .O(\tempmon_state[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFF8F0F0F8F8F0F0F)) 
    \tempmon_state[10]_i_6 
       (.I0(tempmon_state[9]),
        .I1(temp_cmp_three_dec_min_102),
        .I2(\tempmon_state[10]_i_13_n_0 ),
        .I3(temp_cmp_neutral_min_102),
        .I4(update_temp_102),
        .I5(tempmon_state[6]),
        .O(\tempmon_state[10]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0012)) 
    \tempmon_state[10]_i_7 
       (.I0(\tempmon_state[10]_i_14_n_0 ),
        .I1(\tempmon_state[10]_i_15_n_0 ),
        .I2(\tempmon_state[10]_i_16_n_0 ),
        .I3(\tempmon_state[10]_i_17_n_0 ),
        .O(\tempmon_state[10]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hF8008800)) 
    \tempmon_state[10]_i_8 
       (.I0(tempmon_state[7]),
        .I1(temp_cmp_one_dec_max_102),
        .I2(tempmon_state[6]),
        .I3(update_temp_102),
        .I4(temp_cmp_neutral_max_102),
        .O(\tempmon_state[10]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \tempmon_state[10]_i_9 
       (.I0(tempmon_state[3]),
        .I1(temp_cmp_three_inc_max_102),
        .I2(update_temp_102),
        .O(\tempmon_state[10]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tempmon_state[1]_i_1 
       (.I0(\tempmon_state[10]_i_7_n_0 ),
        .I1(tempmon_state[0]),
        .O(\tempmon_state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    \tempmon_state[2]_i_1 
       (.I0(temp_cmp_three_inc_max_102),
        .I1(update_temp_102),
        .I2(\tempmon_state[10]_i_7_n_0 ),
        .I3(tempmon_state[3]),
        .O(\tempmon_state[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA0888)) 
    \tempmon_state[3]_i_1 
       (.I0(\tempmon_state[10]_i_7_n_0 ),
        .I1(tempmon_state[4]),
        .I2(temp_cmp_two_inc_max_102),
        .I3(update_temp_102),
        .I4(tempmon_state[2]),
        .O(\tempmon_state[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80AA8000AAAA8000)) 
    \tempmon_state[4]_i_1 
       (.I0(\tempmon_state[10]_i_7_n_0 ),
        .I1(tempmon_state[3]),
        .I2(temp_cmp_three_inc_max_102),
        .I3(update_temp_102),
        .I4(tempmon_state[5]),
        .I5(temp_cmp_one_inc_max_102),
        .O(\tempmon_state[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA88088808880888)) 
    \tempmon_state[5]_i_1 
       (.I0(\tempmon_state[10]_i_7_n_0 ),
        .I1(tempmon_state[6]),
        .I2(temp_cmp_neutral_max_102),
        .I3(update_temp_102),
        .I4(tempmon_state[4]),
        .I5(temp_cmp_two_inc_max_102),
        .O(\tempmon_state[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA8AAAAAAA8A8A8A8)) 
    \tempmon_state[6]_i_1 
       (.I0(\tempmon_state[10]_i_7_n_0 ),
        .I1(\tempmon_state[6]_i_2_n_0 ),
        .I2(tempmon_state[1]),
        .I3(update_temp_102),
        .I4(temp_cmp_one_dec_max_102),
        .I5(tempmon_state[7]),
        .O(\tempmon_state[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \tempmon_state[6]_i_2 
       (.I0(tempmon_state[5]),
        .I1(temp_cmp_one_inc_max_102),
        .I2(update_temp_102),
        .O(\tempmon_state[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8A0AAAAA80008000)) 
    \tempmon_state[7]_i_1 
       (.I0(\tempmon_state[10]_i_7_n_0 ),
        .I1(temp_cmp_neutral_max_102),
        .I2(update_temp_102),
        .I3(tempmon_state[6]),
        .I4(temp_cmp_two_dec_max_102),
        .I5(tempmon_state[8]),
        .O(\tempmon_state[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8A0A8000AAAA8000)) 
    \tempmon_state[8]_i_1 
       (.I0(\tempmon_state[10]_i_7_n_0 ),
        .I1(temp_cmp_one_dec_max_102),
        .I2(update_temp_102),
        .I3(tempmon_state[7]),
        .I4(tempmon_state[9]),
        .I5(temp_cmp_three_dec_max_102),
        .O(\tempmon_state[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA8000)) 
    \tempmon_state[9]_i_1 
       (.I0(\tempmon_state[10]_i_7_n_0 ),
        .I1(temp_cmp_two_dec_max_102),
        .I2(update_temp_102),
        .I3(tempmon_state[8]),
        .I4(tempmon_state[10]),
        .O(\tempmon_state[9]_i_1_n_0 ));
  FDSE \tempmon_state_reg[0] 
       (.C(CLK),
        .CE(tempmon_state_nxt),
        .D(\tempmon_state[0]_i_1_n_0 ),
        .Q(tempmon_state[0]),
        .S(rstdiv0_sync_r1_reg_rep__5));
  FDRE \tempmon_state_reg[10] 
       (.C(CLK),
        .CE(tempmon_state_nxt),
        .D(\tempmon_state[10]_i_2_n_0 ),
        .Q(tempmon_state[10]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  FDRE \tempmon_state_reg[1] 
       (.C(CLK),
        .CE(tempmon_state_nxt),
        .D(\tempmon_state[1]_i_1_n_0 ),
        .Q(tempmon_state[1]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  FDRE \tempmon_state_reg[2] 
       (.C(CLK),
        .CE(tempmon_state_nxt),
        .D(\tempmon_state[2]_i_1_n_0 ),
        .Q(tempmon_state[2]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  FDRE \tempmon_state_reg[3] 
       (.C(CLK),
        .CE(tempmon_state_nxt),
        .D(\tempmon_state[3]_i_1_n_0 ),
        .Q(tempmon_state[3]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  FDRE \tempmon_state_reg[4] 
       (.C(CLK),
        .CE(tempmon_state_nxt),
        .D(\tempmon_state[4]_i_1_n_0 ),
        .Q(tempmon_state[4]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  FDRE \tempmon_state_reg[5] 
       (.C(CLK),
        .CE(tempmon_state_nxt),
        .D(\tempmon_state[5]_i_1_n_0 ),
        .Q(tempmon_state[5]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  FDRE \tempmon_state_reg[6] 
       (.C(CLK),
        .CE(tempmon_state_nxt),
        .D(\tempmon_state[6]_i_1_n_0 ),
        .Q(tempmon_state[6]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  FDRE \tempmon_state_reg[7] 
       (.C(CLK),
        .CE(tempmon_state_nxt),
        .D(\tempmon_state[7]_i_1_n_0 ),
        .Q(tempmon_state[7]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  FDRE \tempmon_state_reg[8] 
       (.C(CLK),
        .CE(tempmon_state_nxt),
        .D(\tempmon_state[8]_i_1_n_0 ),
        .Q(tempmon_state[8]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  FDRE \tempmon_state_reg[9] 
       (.C(CLK),
        .CE(tempmon_state_nxt),
        .D(\tempmon_state[9]_i_1_n_0 ),
        .Q(tempmon_state[9]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \three_dec_max_limit[0]_i_1 
       (.I0(p_0_in),
        .I1(device_temp_init[0]),
        .O(\three_dec_max_limit[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \three_dec_max_limit[10]_i_1 
       (.I0(\three_dec_max_limit_reg[11]_i_2_n_6 ),
        .I1(p_0_in),
        .O(\three_dec_max_limit[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \three_dec_max_limit[11]_i_1 
       (.I0(\three_dec_max_limit_reg[11]_i_2_n_5 ),
        .I1(p_0_in),
        .O(\three_dec_max_limit[11]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \three_dec_max_limit[11]_i_3 
       (.I0(device_temp_init[11]),
        .O(\three_dec_max_limit[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \three_dec_max_limit[11]_i_4 
       (.I0(device_temp_init[10]),
        .O(\three_dec_max_limit[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_dec_max_limit[11]_i_5 
       (.I0(device_temp_init[9]),
        .O(\three_dec_max_limit[11]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \three_dec_max_limit[1]_i_1 
       (.I0(\three_dec_max_limit_reg[4]_i_2_n_7 ),
        .I1(p_0_in),
        .O(\three_dec_max_limit[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \three_dec_max_limit[2]_i_1 
       (.I0(\three_dec_max_limit_reg[4]_i_2_n_6 ),
        .I1(p_0_in),
        .O(\three_dec_max_limit[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \three_dec_max_limit[3]_i_1 
       (.I0(\three_dec_max_limit_reg[4]_i_2_n_5 ),
        .I1(p_0_in),
        .O(\three_dec_max_limit[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \three_dec_max_limit[4]_i_1 
       (.I0(\three_dec_max_limit_reg[4]_i_2_n_4 ),
        .I1(p_0_in),
        .O(\three_dec_max_limit[4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \three_dec_max_limit[4]_i_3 
       (.I0(device_temp_init[4]),
        .O(\three_dec_max_limit[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \three_dec_max_limit[4]_i_4 
       (.I0(device_temp_init[3]),
        .O(\three_dec_max_limit[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \three_dec_max_limit[4]_i_5 
       (.I0(device_temp_init[2]),
        .O(\three_dec_max_limit[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \three_dec_max_limit[4]_i_6 
       (.I0(device_temp_init[1]),
        .O(\three_dec_max_limit[4]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \three_dec_max_limit[5]_i_1 
       (.I0(\three_dec_max_limit_reg[8]_i_2_n_7 ),
        .I1(p_0_in),
        .O(\three_dec_max_limit[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \three_dec_max_limit[6]_i_1 
       (.I0(\three_dec_max_limit_reg[8]_i_2_n_6 ),
        .I1(p_0_in),
        .O(\three_dec_max_limit[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \three_dec_max_limit[7]_i_1 
       (.I0(\three_dec_max_limit_reg[8]_i_2_n_5 ),
        .I1(p_0_in),
        .O(\three_dec_max_limit[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \three_dec_max_limit[8]_i_1 
       (.I0(\three_dec_max_limit_reg[8]_i_2_n_4 ),
        .I1(p_0_in),
        .O(\three_dec_max_limit[8]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_dec_max_limit[8]_i_3 
       (.I0(device_temp_init[8]),
        .O(\three_dec_max_limit[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \three_dec_max_limit[8]_i_4 
       (.I0(device_temp_init[7]),
        .O(\three_dec_max_limit[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_dec_max_limit[8]_i_5 
       (.I0(device_temp_init[6]),
        .O(\three_dec_max_limit[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \three_dec_max_limit[8]_i_6 
       (.I0(device_temp_init[5]),
        .O(\three_dec_max_limit[8]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \three_dec_max_limit[9]_i_1 
       (.I0(\three_dec_max_limit_reg[11]_i_2_n_7 ),
        .I1(p_0_in),
        .O(\three_dec_max_limit[9]_i_1_n_0 ));
  FDRE \three_dec_max_limit_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\three_dec_max_limit[0]_i_1_n_0 ),
        .Q(three_dec_max_limit[0]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  FDRE \three_dec_max_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\three_dec_max_limit[10]_i_1_n_0 ),
        .Q(three_dec_max_limit[10]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  FDRE \three_dec_max_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\three_dec_max_limit[11]_i_1_n_0 ),
        .Q(three_dec_max_limit[11]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  CARRY4 \three_dec_max_limit_reg[11]_i_2 
       (.CI(\three_dec_max_limit_reg[8]_i_2_n_0 ),
        .CO({p_0_in,\NLW_three_dec_max_limit_reg[11]_i_2_CO_UNCONNECTED [2],\three_dec_max_limit_reg[11]_i_2_n_2 ,\three_dec_max_limit_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,device_temp_init[9]}),
        .O({\NLW_three_dec_max_limit_reg[11]_i_2_O_UNCONNECTED [3],\three_dec_max_limit_reg[11]_i_2_n_5 ,\three_dec_max_limit_reg[11]_i_2_n_6 ,\three_dec_max_limit_reg[11]_i_2_n_7 }),
        .S({1'b1,\three_dec_max_limit[11]_i_3_n_0 ,\three_dec_max_limit[11]_i_4_n_0 ,\three_dec_max_limit[11]_i_5_n_0 }));
  FDRE \three_dec_max_limit_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\three_dec_max_limit[1]_i_1_n_0 ),
        .Q(three_dec_max_limit[1]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  FDRE \three_dec_max_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\three_dec_max_limit[2]_i_1_n_0 ),
        .Q(three_dec_max_limit[2]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  FDRE \three_dec_max_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\three_dec_max_limit[3]_i_1_n_0 ),
        .Q(three_dec_max_limit[3]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  FDRE \three_dec_max_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\three_dec_max_limit[4]_i_1_n_0 ),
        .Q(three_dec_max_limit[4]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  CARRY4 \three_dec_max_limit_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\three_dec_max_limit_reg[4]_i_2_n_0 ,\three_dec_max_limit_reg[4]_i_2_n_1 ,\three_dec_max_limit_reg[4]_i_2_n_2 ,\three_dec_max_limit_reg[4]_i_2_n_3 }),
        .CYINIT(device_temp_init[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\three_dec_max_limit_reg[4]_i_2_n_4 ,\three_dec_max_limit_reg[4]_i_2_n_5 ,\three_dec_max_limit_reg[4]_i_2_n_6 ,\three_dec_max_limit_reg[4]_i_2_n_7 }),
        .S({\three_dec_max_limit[4]_i_3_n_0 ,\three_dec_max_limit[4]_i_4_n_0 ,\three_dec_max_limit[4]_i_5_n_0 ,\three_dec_max_limit[4]_i_6_n_0 }));
  FDRE \three_dec_max_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\three_dec_max_limit[5]_i_1_n_0 ),
        .Q(three_dec_max_limit[5]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  FDRE \three_dec_max_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\three_dec_max_limit[6]_i_1_n_0 ),
        .Q(three_dec_max_limit[6]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  FDRE \three_dec_max_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\three_dec_max_limit[7]_i_1_n_0 ),
        .Q(three_dec_max_limit[7]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  FDRE \three_dec_max_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\three_dec_max_limit[8]_i_1_n_0 ),
        .Q(three_dec_max_limit[8]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  CARRY4 \three_dec_max_limit_reg[8]_i_2 
       (.CI(\three_dec_max_limit_reg[4]_i_2_n_0 ),
        .CO({\three_dec_max_limit_reg[8]_i_2_n_0 ,\three_dec_max_limit_reg[8]_i_2_n_1 ,\three_dec_max_limit_reg[8]_i_2_n_2 ,\three_dec_max_limit_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({device_temp_init[8],1'b0,device_temp_init[6],1'b0}),
        .O({\three_dec_max_limit_reg[8]_i_2_n_4 ,\three_dec_max_limit_reg[8]_i_2_n_5 ,\three_dec_max_limit_reg[8]_i_2_n_6 ,\three_dec_max_limit_reg[8]_i_2_n_7 }),
        .S({\three_dec_max_limit[8]_i_3_n_0 ,\three_dec_max_limit[8]_i_4_n_0 ,\three_dec_max_limit[8]_i_5_n_0 ,\three_dec_max_limit[8]_i_6_n_0 }));
  FDRE \three_dec_max_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\three_dec_max_limit[9]_i_1_n_0 ),
        .Q(three_dec_max_limit[9]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  LUT1 #(
    .INIT(2'h1)) 
    \three_dec_min_limit[11]_i_2 
       (.I0(two_dec_max_limit[11]),
        .O(\three_dec_min_limit[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_dec_min_limit[11]_i_3 
       (.I0(two_dec_max_limit[10]),
        .O(\three_dec_min_limit[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_dec_min_limit[5]_i_2 
       (.I0(two_dec_max_limit[5]),
        .O(\three_dec_min_limit[5]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_dec_min_limit[5]_i_3 
       (.I0(two_dec_max_limit[4]),
        .O(\three_dec_min_limit[5]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_dec_min_limit[5]_i_4 
       (.I0(two_dec_max_limit[3]),
        .O(\three_dec_min_limit[5]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \three_dec_min_limit[5]_i_5 
       (.I0(two_dec_max_limit[2]),
        .O(\three_dec_min_limit[5]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_dec_min_limit[9]_i_2 
       (.I0(two_dec_max_limit[9]),
        .O(\three_dec_min_limit[9]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_dec_min_limit[9]_i_3 
       (.I0(two_dec_max_limit[8]),
        .O(\three_dec_min_limit[9]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_dec_min_limit[9]_i_4 
       (.I0(two_dec_max_limit[7]),
        .O(\three_dec_min_limit[9]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_dec_min_limit[9]_i_5 
       (.I0(two_dec_max_limit[6]),
        .O(\three_dec_min_limit[9]_i_5_n_0 ));
  FDRE \three_dec_min_limit_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_max_limit[0]),
        .Q(three_dec_min_limit[0]),
        .R(rstdiv0_sync_r1_reg_rep__4));
  FDRE \three_dec_min_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_dec_min_limit_nxt[10]),
        .Q(three_dec_min_limit[10]),
        .R(rstdiv0_sync_r1_reg_rep__4));
  FDRE \three_dec_min_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_dec_min_limit_nxt[11]),
        .Q(three_dec_min_limit[11]),
        .R(rstdiv0_sync_r1_reg_rep__4));
  CARRY4 \three_dec_min_limit_reg[11]_i_1 
       (.CI(\three_dec_min_limit_reg[9]_i_1_n_0 ),
        .CO({\NLW_three_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED [3:1],\three_dec_min_limit_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,two_dec_max_limit[10]}),
        .O({\NLW_three_dec_min_limit_reg[11]_i_1_O_UNCONNECTED [3:2],three_dec_min_limit_nxt[11:10]}),
        .S({1'b0,1'b0,\three_dec_min_limit[11]_i_2_n_0 ,\three_dec_min_limit[11]_i_3_n_0 }));
  FDRE \three_dec_min_limit_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_max_limit[1]),
        .Q(three_dec_min_limit[1]),
        .R(rstdiv0_sync_r1_reg_rep__4));
  FDRE \three_dec_min_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_dec_min_limit_nxt[2]),
        .Q(three_dec_min_limit[2]),
        .R(rstdiv0_sync_r1_reg_rep__4));
  FDRE \three_dec_min_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_dec_min_limit_nxt[3]),
        .Q(three_dec_min_limit[3]),
        .R(rstdiv0_sync_r1_reg_rep__4));
  FDRE \three_dec_min_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_dec_min_limit_nxt[4]),
        .Q(three_dec_min_limit[4]),
        .R(rstdiv0_sync_r1_reg_rep__4));
  FDRE \three_dec_min_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_dec_min_limit_nxt[5]),
        .Q(three_dec_min_limit[5]),
        .R(rstdiv0_sync_r1_reg_rep__4));
  CARRY4 \three_dec_min_limit_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\three_dec_min_limit_reg[5]_i_1_n_0 ,\three_dec_min_limit_reg[5]_i_1_n_1 ,\three_dec_min_limit_reg[5]_i_1_n_2 ,\three_dec_min_limit_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({two_dec_max_limit[5:3],1'b0}),
        .O(three_dec_min_limit_nxt[5:2]),
        .S({\three_dec_min_limit[5]_i_2_n_0 ,\three_dec_min_limit[5]_i_3_n_0 ,\three_dec_min_limit[5]_i_4_n_0 ,\three_dec_min_limit[5]_i_5_n_0 }));
  FDRE \three_dec_min_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_dec_min_limit_nxt[6]),
        .Q(three_dec_min_limit[6]),
        .R(rstdiv0_sync_r1_reg_rep__4));
  FDRE \three_dec_min_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_dec_min_limit_nxt[7]),
        .Q(three_dec_min_limit[7]),
        .R(rstdiv0_sync_r1_reg_rep__4));
  FDRE \three_dec_min_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_dec_min_limit_nxt[8]),
        .Q(three_dec_min_limit[8]),
        .R(rstdiv0_sync_r1_reg_rep__4));
  FDRE \three_dec_min_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_dec_min_limit_nxt[9]),
        .Q(three_dec_min_limit[9]),
        .R(rstdiv0_sync_r1_reg_rep__4));
  CARRY4 \three_dec_min_limit_reg[9]_i_1 
       (.CI(\three_dec_min_limit_reg[5]_i_1_n_0 ),
        .CO({\three_dec_min_limit_reg[9]_i_1_n_0 ,\three_dec_min_limit_reg[9]_i_1_n_1 ,\three_dec_min_limit_reg[9]_i_1_n_2 ,\three_dec_min_limit_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(two_dec_max_limit[9:6]),
        .O(three_dec_min_limit_nxt[9:6]),
        .S({\three_dec_min_limit[9]_i_2_n_0 ,\three_dec_min_limit[9]_i_3_n_0 ,\three_dec_min_limit[9]_i_4_n_0 ,\three_dec_min_limit[9]_i_5_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_max_limit[11]_i_2 
       (.I0(device_temp_init[11]),
        .O(\three_inc_max_limit[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_max_limit[11]_i_3 
       (.I0(device_temp_init[10]),
        .O(\three_inc_max_limit[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \three_inc_max_limit[11]_i_4 
       (.I0(device_temp_init[9]),
        .O(\three_inc_max_limit[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \three_inc_max_limit[4]_i_2 
       (.I0(device_temp_init[4]),
        .O(\three_inc_max_limit[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_max_limit[4]_i_3 
       (.I0(device_temp_init[3]),
        .O(\three_inc_max_limit[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_max_limit[4]_i_4 
       (.I0(device_temp_init[2]),
        .O(\three_inc_max_limit[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \three_inc_max_limit[4]_i_5 
       (.I0(device_temp_init[1]),
        .O(\three_inc_max_limit[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_max_limit[8]_i_2 
       (.I0(device_temp_init[8]),
        .O(\three_inc_max_limit[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_max_limit[8]_i_3 
       (.I0(device_temp_init[7]),
        .O(\three_inc_max_limit[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \three_inc_max_limit[8]_i_4 
       (.I0(device_temp_init[6]),
        .O(\three_inc_max_limit[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_max_limit[8]_i_5 
       (.I0(device_temp_init[5]),
        .O(\three_inc_max_limit[8]_i_5_n_0 ));
  FDRE \three_inc_max_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_max_limit_nxt[10]),
        .Q(three_inc_max_limit[10]),
        .R(rstdiv0_sync_r1_reg_rep__7));
  FDRE \three_inc_max_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_max_limit_nxt[11]),
        .Q(three_inc_max_limit[11]),
        .R(rstdiv0_sync_r1_reg_rep__7));
  CARRY4 \three_inc_max_limit_reg[11]_i_1 
       (.CI(\three_inc_max_limit_reg[8]_i_1_n_0 ),
        .CO({\NLW_three_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED [3:2],\three_inc_max_limit_reg[11]_i_1_n_2 ,\three_inc_max_limit_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,device_temp_init[10],1'b0}),
        .O({\NLW_three_inc_max_limit_reg[11]_i_1_O_UNCONNECTED [3],three_inc_max_limit_nxt[11:9]}),
        .S({1'b0,\three_inc_max_limit[11]_i_2_n_0 ,\three_inc_max_limit[11]_i_3_n_0 ,\three_inc_max_limit[11]_i_4_n_0 }));
  FDRE \three_inc_max_limit_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_max_limit_nxt[1]),
        .Q(three_inc_max_limit[1]),
        .R(rstdiv0_sync_r1_reg_rep__7));
  FDRE \three_inc_max_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_max_limit_nxt[2]),
        .Q(three_inc_max_limit[2]),
        .R(rstdiv0_sync_r1_reg_rep__7));
  FDRE \three_inc_max_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_max_limit_nxt[3]),
        .Q(three_inc_max_limit[3]),
        .R(rstdiv0_sync_r1_reg_rep__7));
  FDRE \three_inc_max_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_max_limit_nxt[4]),
        .Q(three_inc_max_limit[4]),
        .R(rstdiv0_sync_r1_reg_rep__7));
  CARRY4 \three_inc_max_limit_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\three_inc_max_limit_reg[4]_i_1_n_0 ,\three_inc_max_limit_reg[4]_i_1_n_1 ,\three_inc_max_limit_reg[4]_i_1_n_2 ,\three_inc_max_limit_reg[4]_i_1_n_3 }),
        .CYINIT(device_temp_init[0]),
        .DI({1'b0,device_temp_init[3:2],1'b0}),
        .O(three_inc_max_limit_nxt[4:1]),
        .S({\three_inc_max_limit[4]_i_2_n_0 ,\three_inc_max_limit[4]_i_3_n_0 ,\three_inc_max_limit[4]_i_4_n_0 ,\three_inc_max_limit[4]_i_5_n_0 }));
  FDRE \three_inc_max_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_max_limit_nxt[5]),
        .Q(three_inc_max_limit[5]),
        .R(rstdiv0_sync_r1_reg_rep__7));
  FDRE \three_inc_max_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_max_limit_nxt[6]),
        .Q(three_inc_max_limit[6]),
        .R(rstdiv0_sync_r1_reg_rep__7));
  FDRE \three_inc_max_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_max_limit_nxt[7]),
        .Q(three_inc_max_limit[7]),
        .R(rstdiv0_sync_r1_reg_rep__7));
  FDRE \three_inc_max_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_max_limit_nxt[8]),
        .Q(three_inc_max_limit[8]),
        .R(rstdiv0_sync_r1_reg_rep__7));
  CARRY4 \three_inc_max_limit_reg[8]_i_1 
       (.CI(\three_inc_max_limit_reg[4]_i_1_n_0 ),
        .CO({\three_inc_max_limit_reg[8]_i_1_n_0 ,\three_inc_max_limit_reg[8]_i_1_n_1 ,\three_inc_max_limit_reg[8]_i_1_n_2 ,\three_inc_max_limit_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({device_temp_init[8:7],1'b0,device_temp_init[5]}),
        .O(three_inc_max_limit_nxt[8:5]),
        .S({\three_inc_max_limit[8]_i_2_n_0 ,\three_inc_max_limit[8]_i_3_n_0 ,\three_inc_max_limit[8]_i_4_n_0 ,\three_inc_max_limit[8]_i_5_n_0 }));
  FDRE \three_inc_max_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_max_limit_nxt[9]),
        .Q(three_inc_max_limit[9]),
        .R(rstdiv0_sync_r1_reg_rep__7));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_min_limit[11]_i_2 
       (.I0(four_inc_max_limit[11]),
        .O(\three_inc_min_limit[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_min_limit[11]_i_3 
       (.I0(four_inc_max_limit[10]),
        .O(\three_inc_min_limit[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_min_limit[5]_i_2 
       (.I0(four_inc_max_limit[5]),
        .O(\three_inc_min_limit[5]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_min_limit[5]_i_3 
       (.I0(four_inc_max_limit[4]),
        .O(\three_inc_min_limit[5]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_min_limit[5]_i_4 
       (.I0(four_inc_max_limit[3]),
        .O(\three_inc_min_limit[5]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \three_inc_min_limit[5]_i_5 
       (.I0(four_inc_max_limit[2]),
        .O(\three_inc_min_limit[5]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_min_limit[9]_i_2 
       (.I0(four_inc_max_limit[9]),
        .O(\three_inc_min_limit[9]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_min_limit[9]_i_3 
       (.I0(four_inc_max_limit[8]),
        .O(\three_inc_min_limit[9]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_min_limit[9]_i_4 
       (.I0(four_inc_max_limit[7]),
        .O(\three_inc_min_limit[9]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_min_limit[9]_i_5 
       (.I0(four_inc_max_limit[6]),
        .O(\three_inc_min_limit[9]_i_5_n_0 ));
  FDRE \three_inc_min_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_min_limit_nxt[10]),
        .Q(three_inc_min_limit[10]),
        .R(rstdiv0_sync_r1_reg_rep__7));
  FDRE \three_inc_min_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_min_limit_nxt[11]),
        .Q(three_inc_min_limit[11]),
        .R(rstdiv0_sync_r1_reg_rep__7));
  CARRY4 \three_inc_min_limit_reg[11]_i_1 
       (.CI(\three_inc_min_limit_reg[9]_i_1_n_0 ),
        .CO({\NLW_three_inc_min_limit_reg[11]_i_1_CO_UNCONNECTED [3:1],\three_inc_min_limit_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,four_inc_max_limit[10]}),
        .O({\NLW_three_inc_min_limit_reg[11]_i_1_O_UNCONNECTED [3:2],three_inc_min_limit_nxt[11:10]}),
        .S({1'b0,1'b0,\three_inc_min_limit[11]_i_2_n_0 ,\three_inc_min_limit[11]_i_3_n_0 }));
  FDRE \three_inc_min_limit_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_inc_max_limit[1]),
        .Q(three_inc_min_limit[1]),
        .R(rstdiv0_sync_r1_reg_rep__7));
  FDRE \three_inc_min_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_min_limit_nxt[2]),
        .Q(three_inc_min_limit[2]),
        .R(rstdiv0_sync_r1_reg_rep__7));
  FDRE \three_inc_min_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_min_limit_nxt[3]),
        .Q(three_inc_min_limit[3]),
        .R(rstdiv0_sync_r1_reg_rep__7));
  FDRE \three_inc_min_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_min_limit_nxt[4]),
        .Q(three_inc_min_limit[4]),
        .R(rstdiv0_sync_r1_reg_rep__7));
  FDRE \three_inc_min_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_min_limit_nxt[5]),
        .Q(three_inc_min_limit[5]),
        .R(rstdiv0_sync_r1_reg_rep__7));
  CARRY4 \three_inc_min_limit_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\three_inc_min_limit_reg[5]_i_1_n_0 ,\three_inc_min_limit_reg[5]_i_1_n_1 ,\three_inc_min_limit_reg[5]_i_1_n_2 ,\three_inc_min_limit_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({four_inc_max_limit[5:3],1'b0}),
        .O(three_inc_min_limit_nxt[5:2]),
        .S({\three_inc_min_limit[5]_i_2_n_0 ,\three_inc_min_limit[5]_i_3_n_0 ,\three_inc_min_limit[5]_i_4_n_0 ,\three_inc_min_limit[5]_i_5_n_0 }));
  FDRE \three_inc_min_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_min_limit_nxt[6]),
        .Q(three_inc_min_limit[6]),
        .R(rstdiv0_sync_r1_reg_rep__7));
  FDRE \three_inc_min_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_min_limit_nxt[7]),
        .Q(three_inc_min_limit[7]),
        .R(rstdiv0_sync_r1_reg_rep__7));
  FDRE \three_inc_min_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_min_limit_nxt[8]),
        .Q(three_inc_min_limit[8]),
        .R(rstdiv0_sync_r1_reg_rep__7));
  FDRE \three_inc_min_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_min_limit_nxt[9]),
        .Q(three_inc_min_limit[9]),
        .R(rstdiv0_sync_r1_reg_rep__7));
  CARRY4 \three_inc_min_limit_reg[9]_i_1 
       (.CI(\three_inc_min_limit_reg[5]_i_1_n_0 ),
        .CO({\three_inc_min_limit_reg[9]_i_1_n_0 ,\three_inc_min_limit_reg[9]_i_1_n_1 ,\three_inc_min_limit_reg[9]_i_1_n_2 ,\three_inc_min_limit_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(four_inc_max_limit[9:6]),
        .O(three_inc_min_limit_nxt[9:6]),
        .S({\three_inc_min_limit[9]_i_2_n_0 ,\three_inc_min_limit[9]_i_3_n_0 ,\three_inc_min_limit[9]_i_4_n_0 ,\three_inc_min_limit[9]_i_5_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \two_dec_max_limit[0]_i_1 
       (.I0(device_temp_init[0]),
        .O(\two_dec_max_limit[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \two_dec_max_limit[11]_i_2 
       (.I0(device_temp_init[11]),
        .O(\two_dec_max_limit[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \two_dec_max_limit[11]_i_3 
       (.I0(device_temp_init[10]),
        .O(\two_dec_max_limit[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_dec_max_limit[11]_i_4 
       (.I0(device_temp_init[9]),
        .O(\two_dec_max_limit[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_dec_max_limit[4]_i_2 
       (.I0(device_temp_init[4]),
        .O(\two_dec_max_limit[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \two_dec_max_limit[4]_i_3 
       (.I0(device_temp_init[3]),
        .O(\two_dec_max_limit[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \two_dec_max_limit[4]_i_4 
       (.I0(device_temp_init[2]),
        .O(\two_dec_max_limit[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_dec_max_limit[4]_i_5 
       (.I0(device_temp_init[1]),
        .O(\two_dec_max_limit[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \two_dec_max_limit[8]_i_2 
       (.I0(device_temp_init[8]),
        .O(\two_dec_max_limit[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \two_dec_max_limit[8]_i_3 
       (.I0(device_temp_init[7]),
        .O(\two_dec_max_limit[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_dec_max_limit[8]_i_4 
       (.I0(device_temp_init[6]),
        .O(\two_dec_max_limit[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \two_dec_max_limit[8]_i_5 
       (.I0(device_temp_init[5]),
        .O(\two_dec_max_limit[8]_i_5_n_0 ));
  FDRE \two_dec_max_limit_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\two_dec_max_limit[0]_i_1_n_0 ),
        .Q(two_dec_max_limit[0]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  FDRE \two_dec_max_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[10]),
        .Q(two_dec_max_limit[10]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  FDRE \two_dec_max_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[11]),
        .Q(two_dec_max_limit[11]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  CARRY4 \two_dec_max_limit_reg[11]_i_1 
       (.CI(\two_dec_max_limit_reg[8]_i_1_n_0 ),
        .CO({\NLW_two_dec_max_limit_reg[11]_i_1_CO_UNCONNECTED [3:2],\two_dec_max_limit_reg[11]_i_1_n_2 ,\two_dec_max_limit_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,device_temp_init[9]}),
        .O({\NLW_two_dec_max_limit_reg[11]_i_1_O_UNCONNECTED [3],two_dec_max_limit_nxt[11:9]}),
        .S({1'b0,\two_dec_max_limit[11]_i_2_n_0 ,\two_dec_max_limit[11]_i_3_n_0 ,\two_dec_max_limit[11]_i_4_n_0 }));
  FDRE \two_dec_max_limit_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[1]),
        .Q(two_dec_max_limit[1]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  FDRE \two_dec_max_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[2]),
        .Q(two_dec_max_limit[2]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  FDRE \two_dec_max_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[3]),
        .Q(two_dec_max_limit[3]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  FDRE \two_dec_max_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[4]),
        .Q(two_dec_max_limit[4]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  CARRY4 \two_dec_max_limit_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\two_dec_max_limit_reg[4]_i_1_n_0 ,\two_dec_max_limit_reg[4]_i_1_n_1 ,\two_dec_max_limit_reg[4]_i_1_n_2 ,\two_dec_max_limit_reg[4]_i_1_n_3 }),
        .CYINIT(device_temp_init[0]),
        .DI({device_temp_init[4],1'b0,1'b0,device_temp_init[1]}),
        .O(two_dec_max_limit_nxt[4:1]),
        .S({\two_dec_max_limit[4]_i_2_n_0 ,\two_dec_max_limit[4]_i_3_n_0 ,\two_dec_max_limit[4]_i_4_n_0 ,\two_dec_max_limit[4]_i_5_n_0 }));
  FDRE \two_dec_max_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[5]),
        .Q(two_dec_max_limit[5]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  FDRE \two_dec_max_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[6]),
        .Q(two_dec_max_limit[6]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  FDRE \two_dec_max_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[7]),
        .Q(two_dec_max_limit[7]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  FDRE \two_dec_max_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[8]),
        .Q(two_dec_max_limit[8]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  CARRY4 \two_dec_max_limit_reg[8]_i_1 
       (.CI(\two_dec_max_limit_reg[4]_i_1_n_0 ),
        .CO({\two_dec_max_limit_reg[8]_i_1_n_0 ,\two_dec_max_limit_reg[8]_i_1_n_1 ,\two_dec_max_limit_reg[8]_i_1_n_2 ,\two_dec_max_limit_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,device_temp_init[6],1'b0}),
        .O(two_dec_max_limit_nxt[8:5]),
        .S({\two_dec_max_limit[8]_i_2_n_0 ,\two_dec_max_limit[8]_i_3_n_0 ,\two_dec_max_limit[8]_i_4_n_0 ,\two_dec_max_limit[8]_i_5_n_0 }));
  FDRE \two_dec_max_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[9]),
        .Q(two_dec_max_limit[9]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  LUT1 #(
    .INIT(2'h1)) 
    \two_dec_min_limit[11]_i_2 
       (.I0(one_dec_max_limit[11]),
        .O(\two_dec_min_limit[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_dec_min_limit[11]_i_3 
       (.I0(one_dec_max_limit[10]),
        .O(\two_dec_min_limit[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_dec_min_limit[5]_i_2 
       (.I0(one_dec_max_limit[5]),
        .O(\two_dec_min_limit[5]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_dec_min_limit[5]_i_3 
       (.I0(one_dec_max_limit[4]),
        .O(\two_dec_min_limit[5]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_dec_min_limit[5]_i_4 
       (.I0(one_dec_max_limit[3]),
        .O(\two_dec_min_limit[5]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \two_dec_min_limit[5]_i_5 
       (.I0(one_dec_max_limit[2]),
        .O(\two_dec_min_limit[5]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_dec_min_limit[9]_i_2 
       (.I0(one_dec_max_limit[9]),
        .O(\two_dec_min_limit[9]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_dec_min_limit[9]_i_3 
       (.I0(one_dec_max_limit[8]),
        .O(\two_dec_min_limit[9]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_dec_min_limit[9]_i_4 
       (.I0(one_dec_max_limit[7]),
        .O(\two_dec_min_limit[9]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_dec_min_limit[9]_i_5 
       (.I0(one_dec_max_limit[6]),
        .O(\two_dec_min_limit[9]_i_5_n_0 ));
  FDRE \two_dec_min_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_min_limit_nxt[10]),
        .Q(two_dec_min_limit[10]),
        .R(rstdiv0_sync_r1_reg_rep__5));
  FDRE \two_dec_min_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_min_limit_nxt[11]),
        .Q(two_dec_min_limit[11]),
        .R(rstdiv0_sync_r1_reg_rep__5));
  CARRY4 \two_dec_min_limit_reg[11]_i_1 
       (.CI(\two_dec_min_limit_reg[9]_i_1_n_0 ),
        .CO({\NLW_two_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED [3:1],\two_dec_min_limit_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,one_dec_max_limit[10]}),
        .O({\NLW_two_dec_min_limit_reg[11]_i_1_O_UNCONNECTED [3:2],two_dec_min_limit_nxt[11:10]}),
        .S({1'b0,1'b0,\two_dec_min_limit[11]_i_2_n_0 ,\two_dec_min_limit[11]_i_3_n_0 }));
  FDRE \two_dec_min_limit_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_max_limit[1]),
        .Q(two_dec_min_limit[1]),
        .R(rstdiv0_sync_r1_reg_rep__5));
  FDRE \two_dec_min_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_min_limit_nxt[2]),
        .Q(two_dec_min_limit[2]),
        .R(rstdiv0_sync_r1_reg_rep__5));
  FDRE \two_dec_min_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_min_limit_nxt[3]),
        .Q(two_dec_min_limit[3]),
        .R(rstdiv0_sync_r1_reg_rep__5));
  FDRE \two_dec_min_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_min_limit_nxt[4]),
        .Q(two_dec_min_limit[4]),
        .R(rstdiv0_sync_r1_reg_rep__5));
  FDRE \two_dec_min_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_min_limit_nxt[5]),
        .Q(two_dec_min_limit[5]),
        .R(rstdiv0_sync_r1_reg_rep__5));
  CARRY4 \two_dec_min_limit_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\two_dec_min_limit_reg[5]_i_1_n_0 ,\two_dec_min_limit_reg[5]_i_1_n_1 ,\two_dec_min_limit_reg[5]_i_1_n_2 ,\two_dec_min_limit_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({one_dec_max_limit[5:3],1'b0}),
        .O(two_dec_min_limit_nxt[5:2]),
        .S({\two_dec_min_limit[5]_i_2_n_0 ,\two_dec_min_limit[5]_i_3_n_0 ,\two_dec_min_limit[5]_i_4_n_0 ,\two_dec_min_limit[5]_i_5_n_0 }));
  FDRE \two_dec_min_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_min_limit_nxt[6]),
        .Q(two_dec_min_limit[6]),
        .R(rstdiv0_sync_r1_reg_rep__5));
  FDRE \two_dec_min_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_min_limit_nxt[7]),
        .Q(two_dec_min_limit[7]),
        .R(rstdiv0_sync_r1_reg_rep__5));
  FDRE \two_dec_min_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_min_limit_nxt[8]),
        .Q(two_dec_min_limit[8]),
        .R(rstdiv0_sync_r1_reg_rep__5));
  FDRE \two_dec_min_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_min_limit_nxt[9]),
        .Q(two_dec_min_limit[9]),
        .R(rstdiv0_sync_r1_reg_rep__5));
  CARRY4 \two_dec_min_limit_reg[9]_i_1 
       (.CI(\two_dec_min_limit_reg[5]_i_1_n_0 ),
        .CO({\two_dec_min_limit_reg[9]_i_1_n_0 ,\two_dec_min_limit_reg[9]_i_1_n_1 ,\two_dec_min_limit_reg[9]_i_1_n_2 ,\two_dec_min_limit_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(one_dec_max_limit[9:6]),
        .O(two_dec_min_limit_nxt[9:6]),
        .S({\two_dec_min_limit[9]_i_2_n_0 ,\two_dec_min_limit[9]_i_3_n_0 ,\two_dec_min_limit[9]_i_4_n_0 ,\two_dec_min_limit[9]_i_5_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_max_limit[11]_i_2 
       (.I0(device_temp_init[11]),
        .O(\two_inc_max_limit[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_max_limit[11]_i_3 
       (.I0(device_temp_init[10]),
        .O(\two_inc_max_limit[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_max_limit[11]_i_4 
       (.I0(device_temp_init[9]),
        .O(\two_inc_max_limit[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_max_limit[4]_i_2 
       (.I0(device_temp_init[4]),
        .O(\two_inc_max_limit[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_max_limit[4]_i_3 
       (.I0(device_temp_init[3]),
        .O(\two_inc_max_limit[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \two_inc_max_limit[4]_i_4 
       (.I0(device_temp_init[2]),
        .O(\two_inc_max_limit[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_max_limit[4]_i_5 
       (.I0(device_temp_init[1]),
        .O(\two_inc_max_limit[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \two_inc_max_limit[8]_i_2 
       (.I0(device_temp_init[8]),
        .O(\two_inc_max_limit[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_max_limit[8]_i_3 
       (.I0(device_temp_init[7]),
        .O(\two_inc_max_limit[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \two_inc_max_limit[8]_i_4 
       (.I0(device_temp_init[6]),
        .O(\two_inc_max_limit[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \two_inc_max_limit[8]_i_5 
       (.I0(device_temp_init[5]),
        .O(\two_inc_max_limit[8]_i_5_n_0 ));
  FDRE \two_inc_max_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_max_limit_nxt[10]),
        .Q(two_inc_max_limit[10]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  FDRE \two_inc_max_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_max_limit_nxt[11]),
        .Q(two_inc_max_limit[11]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  CARRY4 \two_inc_max_limit_reg[11]_i_1 
       (.CI(\two_inc_max_limit_reg[8]_i_1_n_0 ),
        .CO({\NLW_two_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED [3:2],\two_inc_max_limit_reg[11]_i_1_n_2 ,\two_inc_max_limit_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,device_temp_init[10:9]}),
        .O({\NLW_two_inc_max_limit_reg[11]_i_1_O_UNCONNECTED [3],two_inc_max_limit_nxt[11:9]}),
        .S({1'b0,\two_inc_max_limit[11]_i_2_n_0 ,\two_inc_max_limit[11]_i_3_n_0 ,\two_inc_max_limit[11]_i_4_n_0 }));
  FDRE \two_inc_max_limit_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_max_limit_nxt[1]),
        .Q(two_inc_max_limit[1]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  FDRE \two_inc_max_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_max_limit_nxt[2]),
        .Q(two_inc_max_limit[2]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  FDRE \two_inc_max_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_max_limit_nxt[3]),
        .Q(two_inc_max_limit[3]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  FDRE \two_inc_max_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_max_limit_nxt[4]),
        .Q(two_inc_max_limit[4]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  CARRY4 \two_inc_max_limit_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\two_inc_max_limit_reg[4]_i_1_n_0 ,\two_inc_max_limit_reg[4]_i_1_n_1 ,\two_inc_max_limit_reg[4]_i_1_n_2 ,\two_inc_max_limit_reg[4]_i_1_n_3 }),
        .CYINIT(device_temp_init[0]),
        .DI({device_temp_init[4:3],1'b0,device_temp_init[1]}),
        .O(two_inc_max_limit_nxt[4:1]),
        .S({\two_inc_max_limit[4]_i_2_n_0 ,\two_inc_max_limit[4]_i_3_n_0 ,\two_inc_max_limit[4]_i_4_n_0 ,\two_inc_max_limit[4]_i_5_n_0 }));
  FDRE \two_inc_max_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_max_limit_nxt[5]),
        .Q(two_inc_max_limit[5]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  FDRE \two_inc_max_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_max_limit_nxt[6]),
        .Q(two_inc_max_limit[6]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  FDRE \two_inc_max_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_max_limit_nxt[7]),
        .Q(two_inc_max_limit[7]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  FDRE \two_inc_max_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_max_limit_nxt[8]),
        .Q(two_inc_max_limit[8]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  CARRY4 \two_inc_max_limit_reg[8]_i_1 
       (.CI(\two_inc_max_limit_reg[4]_i_1_n_0 ),
        .CO({\two_inc_max_limit_reg[8]_i_1_n_0 ,\two_inc_max_limit_reg[8]_i_1_n_1 ,\two_inc_max_limit_reg[8]_i_1_n_2 ,\two_inc_max_limit_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,device_temp_init[7],1'b0,1'b0}),
        .O(two_inc_max_limit_nxt[8:5]),
        .S({\two_inc_max_limit[8]_i_2_n_0 ,\two_inc_max_limit[8]_i_3_n_0 ,\two_inc_max_limit[8]_i_4_n_0 ,\two_inc_max_limit[8]_i_5_n_0 }));
  FDRE \two_inc_max_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_max_limit_nxt[9]),
        .Q(two_inc_max_limit[9]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_min_limit[11]_i_2 
       (.I0(three_inc_max_limit[11]),
        .O(\two_inc_min_limit[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_min_limit[11]_i_3 
       (.I0(three_inc_max_limit[10]),
        .O(\two_inc_min_limit[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_min_limit[5]_i_2 
       (.I0(three_inc_max_limit[5]),
        .O(\two_inc_min_limit[5]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_min_limit[5]_i_3 
       (.I0(three_inc_max_limit[4]),
        .O(\two_inc_min_limit[5]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_min_limit[5]_i_4 
       (.I0(three_inc_max_limit[3]),
        .O(\two_inc_min_limit[5]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \two_inc_min_limit[5]_i_5 
       (.I0(three_inc_max_limit[2]),
        .O(\two_inc_min_limit[5]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_min_limit[9]_i_2 
       (.I0(three_inc_max_limit[9]),
        .O(\two_inc_min_limit[9]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_min_limit[9]_i_3 
       (.I0(three_inc_max_limit[8]),
        .O(\two_inc_min_limit[9]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_min_limit[9]_i_4 
       (.I0(three_inc_max_limit[7]),
        .O(\two_inc_min_limit[9]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_min_limit[9]_i_5 
       (.I0(three_inc_max_limit[6]),
        .O(\two_inc_min_limit[9]_i_5_n_0 ));
  FDRE \two_inc_min_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_min_limit_nxt[10]),
        .Q(two_inc_min_limit[10]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  FDRE \two_inc_min_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_min_limit_nxt[11]),
        .Q(two_inc_min_limit[11]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  CARRY4 \two_inc_min_limit_reg[11]_i_1 
       (.CI(\two_inc_min_limit_reg[9]_i_1_n_0 ),
        .CO({\NLW_two_inc_min_limit_reg[11]_i_1_CO_UNCONNECTED [3:1],\two_inc_min_limit_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,three_inc_max_limit[10]}),
        .O({\NLW_two_inc_min_limit_reg[11]_i_1_O_UNCONNECTED [3:2],two_inc_min_limit_nxt[11:10]}),
        .S({1'b0,1'b0,\two_inc_min_limit[11]_i_2_n_0 ,\two_inc_min_limit[11]_i_3_n_0 }));
  FDRE \two_inc_min_limit_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_max_limit[1]),
        .Q(two_inc_min_limit[1]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  FDRE \two_inc_min_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_min_limit_nxt[2]),
        .Q(two_inc_min_limit[2]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  FDRE \two_inc_min_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_min_limit_nxt[3]),
        .Q(two_inc_min_limit[3]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  FDRE \two_inc_min_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_min_limit_nxt[4]),
        .Q(two_inc_min_limit[4]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  FDRE \two_inc_min_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_min_limit_nxt[5]),
        .Q(two_inc_min_limit[5]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  CARRY4 \two_inc_min_limit_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\two_inc_min_limit_reg[5]_i_1_n_0 ,\two_inc_min_limit_reg[5]_i_1_n_1 ,\two_inc_min_limit_reg[5]_i_1_n_2 ,\two_inc_min_limit_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({three_inc_max_limit[5:3],1'b0}),
        .O(two_inc_min_limit_nxt[5:2]),
        .S({\two_inc_min_limit[5]_i_2_n_0 ,\two_inc_min_limit[5]_i_3_n_0 ,\two_inc_min_limit[5]_i_4_n_0 ,\two_inc_min_limit[5]_i_5_n_0 }));
  FDRE \two_inc_min_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_min_limit_nxt[6]),
        .Q(two_inc_min_limit[6]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  FDRE \two_inc_min_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_min_limit_nxt[7]),
        .Q(two_inc_min_limit[7]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  FDRE \two_inc_min_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_min_limit_nxt[8]),
        .Q(two_inc_min_limit[8]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  FDRE \two_inc_min_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_min_limit_nxt[9]),
        .Q(two_inc_min_limit[9]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  CARRY4 \two_inc_min_limit_reg[9]_i_1 
       (.CI(\two_inc_min_limit_reg[5]_i_1_n_0 ),
        .CO({\two_inc_min_limit_reg[9]_i_1_n_0 ,\two_inc_min_limit_reg[9]_i_1_n_1 ,\two_inc_min_limit_reg[9]_i_1_n_2 ,\two_inc_min_limit_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(three_inc_max_limit[9:6]),
        .O(two_inc_min_limit_nxt[9:6]),
        .S({\two_inc_min_limit[9]_i_2_n_0 ,\two_inc_min_limit[9]_i_3_n_0 ,\two_inc_min_limit[9]_i_4_n_0 ,\two_inc_min_limit[9]_i_5_n_0 }));
  LUT3 #(
    .INIT(8'h40)) 
    update_temp_102_i_1
       (.I0(tempmon_sample_en_102),
        .I1(tempmon_init_complete),
        .I2(tempmon_sample_en_101),
        .O(update_temp_101));
  FDRE update_temp_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(update_temp_101),
        .Q(update_temp_102),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_phy_top" *) 
module ddr_axi_mig_7series_v2_4_ddr_phy_top
   (ddr2_cas_n,
    ddr2_ras_n,
    ddr2_we_n,
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ,
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ,
    phy_mc_ctl_full,
    ref_dll_lock,
    ddr2_addr,
    ddr2_ba,
    ddr2_cs_n,
    ddr2_odt,
    ddr2_cke,
    ddr2_dm,
    \one_rank.stg1_wr_done_reg ,
    idelay_tap_limit_r_reg,
    samp_edge_cnt0_en_r,
    pi_en_stg2_f_timing_reg,
    init_calib_complete,
    app_zq_r_reg,
    init_calib_complete_r_reg,
    E,
    \cnt_read_reg[0] ,
    S,
    in,
    app_zq_ns,
    sel,
    ADDRC,
    \en_cnt_div2.enable_wrlvl_cnt_reg[4] ,
    phy_mc_cmd_full,
    ddr_ck_out,
    phy_mc_data_full,
    \cmd_pipe_plus.mc_data_offset_reg[5] ,
    ddr2_dq,
    ddr2_dqs_p,
    ddr2_dqs_n,
    freq_refclk,
    mem_refclk,
    sync_pulse,
    CLK,
    CLKB0,
    CLKB0_1,
    pll_locked,
    SR,
    RST0,
    rstdiv0_sync_r1_reg_rep,
    rstdiv0_sync_r1_reg_rep__0,
    rstdiv0_sync_r1_reg_rep__4,
    rstdiv0_sync_r1_reg_rep__2,
    rstdiv0_sync_r1_reg_rep__10,
    rstdiv0_sync_r1_reg_rep__5,
    tempmon_sample_en,
    rstdiv0_sync_r1_reg_rep__7,
    rstdiv0_sync_r1_reg_rep__8,
    SS,
    rstdiv0_sync_r1_reg_rep__13,
    Q,
    fifo_out_data_r,
    rhandshake,
    \cnt_read_reg[1] ,
    \cmd_pipe_plus.mc_bank_reg[5] ,
    \cmd_pipe_plus.mc_cke_reg[1] ,
    mc_cas_n,
    \cmd_pipe_plus.mc_address_reg[25] ,
    mc_ras_n,
    mc_odt,
    \cmd_pipe_plus.mc_we_n_reg[1] ,
    mc_cs_n,
    app_zq_req,
    tail_r,
    complex_row0_rd_done1,
    rstdiv0_sync_r1_reg_rep__12,
    phy_dout,
    rstdiv0_sync_r1_reg_rep__13_0,
    rstdiv0_sync_r1_reg_rep__9,
    rstdiv0_sync_r1_reg_rep__6,
    rstdiv0_sync_r1_reg_rep__10_0,
    clear,
    rstdiv0_sync_r1_reg_rep__10_1,
    \device_temp_r_reg[11] ,
    \cmd_pipe_plus.mc_cas_n_reg[1] ,
    mc_cmd,
    \cmd_pipe_plus.mc_data_offset_reg[0] ,
    \cmd_pipe_plus.mc_data_offset_reg[1] ,
    \cmd_pipe_plus.mc_data_offset_reg[2] ,
    \cmd_pipe_plus.mc_data_offset_reg[3] ,
    \cmd_pipe_plus.mc_data_offset_reg[4] ,
    \cmd_pipe_plus.mc_data_offset_reg[5]_0 ,
    mc_wrdata_en);
  output ddr2_cas_n;
  output ddr2_ras_n;
  output ddr2_we_n;
  output \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ;
  output \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ;
  output phy_mc_ctl_full;
  output ref_dll_lock;
  output [12:0]ddr2_addr;
  output [2:0]ddr2_ba;
  output [0:0]ddr2_cs_n;
  output [0:0]ddr2_odt;
  output [0:0]ddr2_cke;
  output [1:0]ddr2_dm;
  output \one_rank.stg1_wr_done_reg ;
  output idelay_tap_limit_r_reg;
  output samp_edge_cnt0_en_r;
  output pi_en_stg2_f_timing_reg;
  output init_calib_complete;
  output app_zq_r_reg;
  output init_calib_complete_r_reg;
  output [0:0]E;
  output \cnt_read_reg[0] ;
  output [0:0]S;
  output [63:0]in;
  output app_zq_ns;
  output sel;
  output [0:0]ADDRC;
  output \en_cnt_div2.enable_wrlvl_cnt_reg[4] ;
  output phy_mc_cmd_full;
  output [1:0]ddr_ck_out;
  output phy_mc_data_full;
  output [5:0]\cmd_pipe_plus.mc_data_offset_reg[5] ;
  inout [15:0]ddr2_dq;
  inout [1:0]ddr2_dqs_p;
  inout [1:0]ddr2_dqs_n;
  input freq_refclk;
  input mem_refclk;
  input sync_pulse;
  input CLK;
  input CLKB0;
  input CLKB0_1;
  input pll_locked;
  input [0:0]SR;
  input RST0;
  input rstdiv0_sync_r1_reg_rep;
  input rstdiv0_sync_r1_reg_rep__0;
  input [0:0]rstdiv0_sync_r1_reg_rep__4;
  input [1:0]rstdiv0_sync_r1_reg_rep__2;
  input rstdiv0_sync_r1_reg_rep__10;
  input [0:0]rstdiv0_sync_r1_reg_rep__5;
  input tempmon_sample_en;
  input [0:0]rstdiv0_sync_r1_reg_rep__7;
  input [0:0]rstdiv0_sync_r1_reg_rep__8;
  input [0:0]SS;
  input rstdiv0_sync_r1_reg_rep__13;
  input [71:0]Q;
  input [0:0]fifo_out_data_r;
  input rhandshake;
  input [0:0]\cnt_read_reg[1] ;
  input [5:0]\cmd_pipe_plus.mc_bank_reg[5] ;
  input [1:0]\cmd_pipe_plus.mc_cke_reg[1] ;
  input [1:0]mc_cas_n;
  input [20:0]\cmd_pipe_plus.mc_address_reg[25] ;
  input [1:0]mc_ras_n;
  input [0:0]mc_odt;
  input [1:0]\cmd_pipe_plus.mc_we_n_reg[1] ;
  input [0:0]mc_cs_n;
  input app_zq_req;
  input [0:0]tail_r;
  input complex_row0_rd_done1;
  input rstdiv0_sync_r1_reg_rep__12;
  input [0:0]phy_dout;
  input rstdiv0_sync_r1_reg_rep__13_0;
  input [0:0]rstdiv0_sync_r1_reg_rep__9;
  input [0:0]rstdiv0_sync_r1_reg_rep__6;
  input [0:0]rstdiv0_sync_r1_reg_rep__10_0;
  input clear;
  input [0:0]rstdiv0_sync_r1_reg_rep__10_1;
  input [11:0]\device_temp_r_reg[11] ;
  input [2:0]\cmd_pipe_plus.mc_cas_n_reg[1] ;
  input [1:0]mc_cmd;
  input \cmd_pipe_plus.mc_data_offset_reg[0] ;
  input [0:0]\cmd_pipe_plus.mc_data_offset_reg[1] ;
  input \cmd_pipe_plus.mc_data_offset_reg[2] ;
  input \cmd_pipe_plus.mc_data_offset_reg[3] ;
  input \cmd_pipe_plus.mc_data_offset_reg[4] ;
  input \cmd_pipe_plus.mc_data_offset_reg[5]_0 ;
  input mc_wrdata_en;

  wire [0:0]ADDRC;
  wire CLK;
  wire CLKB0;
  wire CLKB0_1;
  wire [0:0]E;
  wire [71:0]Q;
  wire RST0;
  wire [0:0]S;
  wire [0:0]SR;
  wire [0:0]SS;
  wire app_zq_ns;
  wire app_zq_r_reg;
  wire app_zq_req;
  wire [1:1]calib_sel;
  wire clear;
  wire [20:0]\cmd_pipe_plus.mc_address_reg[25] ;
  wire [5:0]\cmd_pipe_plus.mc_bank_reg[5] ;
  wire [2:0]\cmd_pipe_plus.mc_cas_n_reg[1] ;
  wire [1:0]\cmd_pipe_plus.mc_cke_reg[1] ;
  wire \cmd_pipe_plus.mc_data_offset_reg[0] ;
  wire [0:0]\cmd_pipe_plus.mc_data_offset_reg[1] ;
  wire \cmd_pipe_plus.mc_data_offset_reg[2] ;
  wire \cmd_pipe_plus.mc_data_offset_reg[3] ;
  wire \cmd_pipe_plus.mc_data_offset_reg[4] ;
  wire [5:0]\cmd_pipe_plus.mc_data_offset_reg[5] ;
  wire \cmd_pipe_plus.mc_data_offset_reg[5]_0 ;
  wire [1:0]\cmd_pipe_plus.mc_we_n_reg[1] ;
  wire \cnt_read_reg[0] ;
  wire [0:0]\cnt_read_reg[1] ;
  wire complex_row0_rd_done1;
  wire [12:0]ddr2_addr;
  wire [2:0]ddr2_ba;
  wire ddr2_cas_n;
  wire [0:0]ddr2_cke;
  wire [0:0]ddr2_cs_n;
  wire [1:0]ddr2_dm;
  wire [15:0]ddr2_dq;
  wire [1:0]ddr2_dqs_n;
  wire [1:0]ddr2_dqs_p;
  wire [0:0]ddr2_odt;
  wire ddr2_ras_n;
  wire ddr2_we_n;
  wire [1:0]ddr_ck_out;
  wire [11:0]\device_temp_r_reg[11] ;
  wire \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ;
  wire \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ;
  wire \en_cnt_div2.enable_wrlvl_cnt_reg[4] ;
  wire [0:0]fifo_out_data_r;
  wire freq_refclk;
  wire idelay_inc;
  wire idelay_tap_limit_r_reg;
  wire [63:0]in;
  wire init_calib_complete;
  wire init_calib_complete_r_reg;
  wire [1:0]mc_cas_n;
  wire [1:0]mc_cmd;
  wire [0:0]mc_cs_n;
  wire [0:0]mc_odt;
  wire [1:0]mc_ras_n;
  wire mc_wrdata_en;
  wire mem_refclk;
  wire [25:0]mux_address;
  wire [5:0]mux_bank;
  wire [0:0]mux_cas_n;
  wire [1:0]mux_cke;
  wire mux_cmd_wren;
  wire [0:0]mux_cs_n;
  wire [0:0]mux_odt;
  wire [0:0]mux_ras_n;
  wire [0:0]mux_we_n;
  wire [63:0]mux_wrdata;
  wire mux_wrdata_en;
  wire [7:0]mux_wrdata_mask;
  wire \one_rank.stg1_wr_done_reg ;
  wire [24:0]p_1_out;
  wire [0:0]phy_dout;
  wire phy_mc_cmd_full;
  wire phy_mc_ctl_full;
  wire phy_mc_data_full;
  wire phy_mc_go;
  wire phy_rddata_en;
  wire phy_read_calib;
  wire pi_en_stg2_f_timing_reg;
  wire pll_locked;
  wire [0:0]po_stg2_wrcal_cnt;
  wire ref_dll_lock;
  wire rhandshake;
  wire rstdiv0_sync_r1_reg_rep;
  wire rstdiv0_sync_r1_reg_rep__0;
  wire rstdiv0_sync_r1_reg_rep__10;
  wire [0:0]rstdiv0_sync_r1_reg_rep__10_0;
  wire [0:0]rstdiv0_sync_r1_reg_rep__10_1;
  wire rstdiv0_sync_r1_reg_rep__12;
  wire rstdiv0_sync_r1_reg_rep__13;
  wire rstdiv0_sync_r1_reg_rep__13_0;
  wire [1:0]rstdiv0_sync_r1_reg_rep__2;
  wire [0:0]rstdiv0_sync_r1_reg_rep__4;
  wire [0:0]rstdiv0_sync_r1_reg_rep__5;
  wire [0:0]rstdiv0_sync_r1_reg_rep__6;
  wire [0:0]rstdiv0_sync_r1_reg_rep__7;
  wire [0:0]rstdiv0_sync_r1_reg_rep__8;
  wire [0:0]rstdiv0_sync_r1_reg_rep__9;
  wire samp_edge_cnt0_en_r;
  wire sel;
  wire sync_pulse;
  wire [0:0]tail_r;
  wire tempmon_sample_en;
  wire u_ddr_calib_top_n_0;
  wire u_ddr_calib_top_n_10;
  wire u_ddr_calib_top_n_12;
  wire u_ddr_calib_top_n_14;
  wire u_ddr_calib_top_n_15;
  wire u_ddr_calib_top_n_16;
  wire u_ddr_calib_top_n_17;
  wire u_ddr_calib_top_n_18;
  wire u_ddr_calib_top_n_19;
  wire u_ddr_calib_top_n_2;
  wire u_ddr_calib_top_n_20;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_idelay_ce17_out ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_counter_load_en146_out ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_fine_enable142_out ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_fine_inc144_out ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_rst_dqs_find140_out ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_po_coarse_enable128_out ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_po_fine_enable126_out ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_po_fine_inc130_out ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_idelay_ce7_out ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_counter_load_en81_out ;
  wire [5:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_counter_load_val ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_fine_enable77_out ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_fine_inc79_out ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_rst_dqs_find75_out ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_po_coarse_enable63_out ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_po_fine_enable61_out ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_po_fine_inc65_out ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/D_po_coarse_enable90_out ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/D_po_coarse_inc96_out ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/D_po_fine_enable87_out ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/D_po_fine_inc93_out ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/LD0 ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/idelay_ld_rst ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst_reg0 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d1 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d3 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d4 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d5 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d6 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d7 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d8 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d9 ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst_reg0 ;
  wire [75:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d0 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d1 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d2 ;
  wire [1:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d4 ;
  wire [7:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d5 ;
  wire [7:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d6 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d7 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d8 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d9 ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/LD0 ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst_reg0 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d0 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d1 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d2 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d4 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d5 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d6 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d7 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d8 ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst_reg0 ;
  wire [73:16]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d2 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d3 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d4 ;
  wire [7:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d5 ;
  wire [5:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d6 ;
  wire [1:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d7 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d8 ;
  wire [1:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d9 ;
  wire \u_ddr_mc_phy/if_empty_v ;
  wire [5:0]\u_ddr_mc_phy/pi_counter_read_val_w[0]_0 ;
  wire u_ddr_mc_phy_wrapper_n_144;
  wire u_ddr_mc_phy_wrapper_n_145;
  wire u_ddr_mc_phy_wrapper_n_146;
  wire u_ddr_mc_phy_wrapper_n_147;
  wire u_ddr_mc_phy_wrapper_n_148;
  wire u_ddr_mc_phy_wrapper_n_149;
  wire u_ddr_mc_phy_wrapper_n_150;
  wire u_ddr_mc_phy_wrapper_n_151;
  wire u_ddr_mc_phy_wrapper_n_152;
  wire u_ddr_mc_phy_wrapper_n_153;
  wire u_ddr_mc_phy_wrapper_n_154;
  wire u_ddr_mc_phy_wrapper_n_155;
  wire u_ddr_mc_phy_wrapper_n_156;
  wire u_ddr_mc_phy_wrapper_n_157;
  wire u_ddr_mc_phy_wrapper_n_158;
  wire u_ddr_mc_phy_wrapper_n_159;
  wire u_ddr_mc_phy_wrapper_n_160;
  wire u_ddr_mc_phy_wrapper_n_161;
  wire u_ddr_mc_phy_wrapper_n_162;
  wire u_ddr_mc_phy_wrapper_n_163;
  wire u_ddr_mc_phy_wrapper_n_164;
  wire u_ddr_mc_phy_wrapper_n_165;
  wire u_ddr_mc_phy_wrapper_n_166;
  wire u_ddr_mc_phy_wrapper_n_167;
  wire u_ddr_mc_phy_wrapper_n_168;
  wire u_ddr_mc_phy_wrapper_n_169;
  wire u_ddr_mc_phy_wrapper_n_170;
  wire u_ddr_mc_phy_wrapper_n_171;
  wire u_ddr_mc_phy_wrapper_n_172;
  wire u_ddr_mc_phy_wrapper_n_173;
  wire u_ddr_mc_phy_wrapper_n_174;
  wire u_ddr_mc_phy_wrapper_n_210;
  wire u_ddr_mc_phy_wrapper_n_211;
  wire u_ddr_mc_phy_wrapper_n_212;
  wire u_ddr_mc_phy_wrapper_n_215;
  wire u_ddr_mc_phy_wrapper_n_222;
  wire u_ddr_mc_phy_wrapper_n_223;
  wire u_ddr_mc_phy_wrapper_n_224;
  wire u_ddr_mc_phy_wrapper_n_225;
  wire u_ddr_mc_phy_wrapper_n_226;
  wire u_ddr_mc_phy_wrapper_n_227;
  wire u_ddr_mc_phy_wrapper_n_228;
  wire u_ddr_mc_phy_wrapper_n_229;
  wire u_ddr_mc_phy_wrapper_n_230;
  wire u_ddr_mc_phy_wrapper_n_231;
  wire u_ddr_mc_phy_wrapper_n_232;
  wire u_ddr_mc_phy_wrapper_n_233;
  wire u_ddr_mc_phy_wrapper_n_234;
  wire u_ddr_mc_phy_wrapper_n_235;
  wire u_ddr_mc_phy_wrapper_n_236;
  wire u_ddr_mc_phy_wrapper_n_237;
  wire u_ddr_mc_phy_wrapper_n_238;
  wire u_ddr_mc_phy_wrapper_n_239;
  wire u_ddr_mc_phy_wrapper_n_240;
  wire u_ddr_mc_phy_wrapper_n_241;
  wire u_ddr_mc_phy_wrapper_n_242;
  wire u_ddr_mc_phy_wrapper_n_243;
  wire u_ddr_mc_phy_wrapper_n_244;
  wire u_ddr_mc_phy_wrapper_n_245;
  wire u_ddr_mc_phy_wrapper_n_246;
  wire u_ddr_mc_phy_wrapper_n_247;
  wire u_ddr_mc_phy_wrapper_n_248;
  wire u_ddr_mc_phy_wrapper_n_249;
  wire u_ddr_mc_phy_wrapper_n_250;
  wire u_ddr_mc_phy_wrapper_n_251;
  wire u_ddr_mc_phy_wrapper_n_252;
  wire u_ddr_mc_phy_wrapper_n_253;
  wire u_ddr_mc_phy_wrapper_n_254;
  wire u_ddr_mc_phy_wrapper_n_255;
  wire u_ddr_mc_phy_wrapper_n_256;
  wire u_ddr_mc_phy_wrapper_n_257;
  wire u_ddr_mc_phy_wrapper_n_258;
  wire u_ddr_mc_phy_wrapper_n_259;
  wire u_ddr_mc_phy_wrapper_n_260;
  wire u_ddr_mc_phy_wrapper_n_261;
  wire u_ddr_mc_phy_wrapper_n_262;
  wire u_ddr_mc_phy_wrapper_n_263;
  wire u_ddr_mc_phy_wrapper_n_264;
  wire u_ddr_mc_phy_wrapper_n_265;
  wire u_ddr_mc_phy_wrapper_n_266;
  wire u_ddr_mc_phy_wrapper_n_267;
  wire u_ddr_mc_phy_wrapper_n_268;
  wire u_ddr_mc_phy_wrapper_n_269;
  wire u_ddr_mc_phy_wrapper_n_270;
  wire u_ddr_mc_phy_wrapper_n_271;
  wire u_ddr_mc_phy_wrapper_n_272;
  wire u_ddr_mc_phy_wrapper_n_273;
  wire u_ddr_mc_phy_wrapper_n_274;
  wire u_ddr_mc_phy_wrapper_n_275;
  wire u_ddr_mc_phy_wrapper_n_276;
  wire u_ddr_mc_phy_wrapper_n_277;
  wire u_ddr_mc_phy_wrapper_n_278;
  wire u_ddr_mc_phy_wrapper_n_279;
  wire u_ddr_mc_phy_wrapper_n_280;
  wire u_ddr_mc_phy_wrapper_n_281;
  wire u_ddr_mc_phy_wrapper_n_282;
  wire u_ddr_mc_phy_wrapper_n_283;
  wire u_ddr_mc_phy_wrapper_n_284;
  wire u_ddr_mc_phy_wrapper_n_285;
  wire u_ddr_mc_phy_wrapper_n_286;
  wire u_ddr_mc_phy_wrapper_n_287;
  wire u_ddr_mc_phy_wrapper_n_288;
  wire u_ddr_mc_phy_wrapper_n_289;
  wire u_ddr_mc_phy_wrapper_n_290;
  wire u_ddr_mc_phy_wrapper_n_291;
  wire u_ddr_mc_phy_wrapper_n_292;
  wire u_ddr_mc_phy_wrapper_n_293;
  wire u_ddr_mc_phy_wrapper_n_294;
  wire u_ddr_mc_phy_wrapper_n_295;
  wire u_ddr_mc_phy_wrapper_n_296;
  wire u_ddr_mc_phy_wrapper_n_297;
  wire u_ddr_mc_phy_wrapper_n_298;
  wire u_ddr_mc_phy_wrapper_n_299;
  wire u_ddr_mc_phy_wrapper_n_3;
  wire u_ddr_mc_phy_wrapper_n_300;
  wire u_ddr_mc_phy_wrapper_n_301;
  wire u_ddr_mc_phy_wrapper_n_302;
  wire u_ddr_mc_phy_wrapper_n_303;
  wire u_ddr_mc_phy_wrapper_n_304;
  wire u_ddr_mc_phy_wrapper_n_305;
  wire u_ddr_mc_phy_wrapper_n_306;
  wire u_ddr_mc_phy_wrapper_n_307;
  wire u_ddr_mc_phy_wrapper_n_308;
  wire u_ddr_mc_phy_wrapper_n_309;
  wire u_ddr_mc_phy_wrapper_n_310;
  wire u_ddr_mc_phy_wrapper_n_311;
  wire u_ddr_mc_phy_wrapper_n_312;
  wire u_ddr_mc_phy_wrapper_n_313;
  wire u_ddr_mc_phy_wrapper_n_314;
  wire u_ddr_mc_phy_wrapper_n_315;
  wire u_ddr_mc_phy_wrapper_n_316;
  wire u_ddr_mc_phy_wrapper_n_317;
  wire u_ddr_mc_phy_wrapper_n_318;
  wire u_ddr_mc_phy_wrapper_n_33;
  wire u_ddr_mc_phy_wrapper_n_4;
  wire u_ddr_mc_phy_wrapper_n_79;

  ddr_axi_mig_7series_v2_4_ddr_calib_top u_ddr_calib_top
       (.A_idelay_ce17_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_idelay_ce17_out ),
        .A_pi_counter_load_en146_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_counter_load_en146_out ),
        .A_pi_fine_enable142_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_fine_enable142_out ),
        .A_pi_fine_inc144_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_fine_inc144_out ),
        .A_pi_rst_dqs_find140_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_rst_dqs_find140_out ),
        .A_po_coarse_enable128_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_po_coarse_enable128_out ),
        .A_po_fine_enable126_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_po_fine_enable126_out ),
        .A_po_fine_inc130_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_po_fine_inc130_out ),
        .A_rst_primitives(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives ),
        .A_rst_primitives_reg(u_ddr_mc_phy_wrapper_n_254),
        .CLK(CLK),
        .COUNTERLOADVAL({u_ddr_calib_top_n_15,u_ddr_calib_top_n_16,u_ddr_calib_top_n_17,u_ddr_calib_top_n_18,u_ddr_calib_top_n_19,u_ddr_calib_top_n_20}),
        .C_idelay_ce7_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_idelay_ce7_out ),
        .C_pi_counter_load_en81_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_counter_load_en81_out ),
        .C_pi_fine_enable77_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_fine_enable77_out ),
        .C_pi_fine_inc79_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_fine_inc79_out ),
        .C_pi_rst_dqs_find75_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_rst_dqs_find75_out ),
        .C_po_coarse_enable63_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_po_coarse_enable63_out ),
        .C_po_fine_enable61_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_po_fine_enable61_out ),
        .C_po_fine_inc65_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_po_fine_inc65_out ),
        .D0(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d0 ),
        .D1(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d1 ),
        .D2(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d2 ),
        .D3(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d3 ),
        .D4(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d4 ),
        .D5(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d5 ),
        .D6(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d6 ),
        .D7(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d7 ),
        .D8(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d8 ),
        .D9(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d9 ),
        .D_po_coarse_enable90_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/D_po_coarse_enable90_out ),
        .D_po_coarse_inc96_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/D_po_coarse_inc96_out ),
        .D_po_fine_enable87_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/D_po_fine_enable87_out ),
        .D_po_fine_inc93_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/D_po_fine_inc93_out ),
        .LD0(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/LD0 ),
        .LD0_0(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/LD0 ),
        .PHYCTLWD({p_1_out[24:17],p_1_out[2:0]}),
        .Q(Q),
        .SR(SR),
        .SS(SS),
        .app_zq_ns(app_zq_ns),
        .app_zq_r_reg(app_zq_r_reg),
        .app_zq_req(app_zq_req),
        .calib_sel(calib_sel),
        .clear(clear),
        .\cmd_pipe_plus.mc_address_reg[25] (\cmd_pipe_plus.mc_address_reg[25] ),
        .\cmd_pipe_plus.mc_bank_reg[5] (\cmd_pipe_plus.mc_bank_reg[5] ),
        .\cmd_pipe_plus.mc_cke_reg[1] (\cmd_pipe_plus.mc_cke_reg[1] ),
        .\cmd_pipe_plus.mc_data_offset_reg[0] (\cmd_pipe_plus.mc_data_offset_reg[0] ),
        .\cmd_pipe_plus.mc_data_offset_reg[1] (\cmd_pipe_plus.mc_data_offset_reg[1] ),
        .\cmd_pipe_plus.mc_data_offset_reg[2] (\cmd_pipe_plus.mc_data_offset_reg[2] ),
        .\cmd_pipe_plus.mc_data_offset_reg[3] (\cmd_pipe_plus.mc_data_offset_reg[3] ),
        .\cmd_pipe_plus.mc_data_offset_reg[4] (\cmd_pipe_plus.mc_data_offset_reg[4] ),
        .\cmd_pipe_plus.mc_data_offset_reg[5] (\cmd_pipe_plus.mc_data_offset_reg[5] ),
        .\cmd_pipe_plus.mc_data_offset_reg[5]_0 (\cmd_pipe_plus.mc_data_offset_reg[5]_0 ),
        .\cmd_pipe_plus.mc_we_n_reg[0] (\cmd_pipe_plus.mc_we_n_reg[1] [0]),
        .\cnt_read_reg[0] (u_ddr_calib_top_n_0),
        .complex_row0_rd_done1(complex_row0_rd_done1),
        .\device_temp_r_reg[11] (\device_temp_r_reg[11] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0] (u_ddr_mc_phy_wrapper_n_174),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10] (u_ddr_mc_phy_wrapper_n_168),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11] (u_ddr_mc_phy_wrapper_n_167),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16] (u_ddr_mc_phy_wrapper_n_166),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17] (u_ddr_mc_phy_wrapper_n_165),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18] (u_ddr_mc_phy_wrapper_n_164),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] (u_ddr_mc_phy_wrapper_n_163),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1] (u_ddr_mc_phy_wrapper_n_173),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2] (u_ddr_mc_phy_wrapper_n_172),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32] (u_ddr_mc_phy_wrapper_n_162),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33] (u_ddr_mc_phy_wrapper_n_161),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34] (u_ddr_mc_phy_wrapper_n_160),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35] (u_ddr_mc_phy_wrapper_n_159),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3] (u_ddr_mc_phy_wrapper_n_171),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40] (u_ddr_mc_phy_wrapper_n_158),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41] (u_ddr_mc_phy_wrapper_n_157),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42] (u_ddr_mc_phy_wrapper_n_156),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43] (u_ddr_mc_phy_wrapper_n_155),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48] (u_ddr_mc_phy_wrapper_n_154),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49] (u_ddr_mc_phy_wrapper_n_153),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50] (u_ddr_mc_phy_wrapper_n_152),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51] (u_ddr_mc_phy_wrapper_n_151),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56] (u_ddr_mc_phy_wrapper_n_150),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57] (u_ddr_mc_phy_wrapper_n_149),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58] (u_ddr_mc_phy_wrapper_n_148),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59] (u_ddr_mc_phy_wrapper_n_147),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[64] (u_ddr_mc_phy_wrapper_n_146),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[65] (u_ddr_mc_phy_wrapper_n_145),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[66] (u_ddr_mc_phy_wrapper_n_144),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] (u_ddr_mc_phy_wrapper_n_79),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8] (u_ddr_mc_phy_wrapper_n_170),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9] (u_ddr_mc_phy_wrapper_n_169),
        .\en_cnt_div2.enable_wrlvl_cnt_reg[4] (\en_cnt_div2.enable_wrlvl_cnt_reg[4] ),
        .idelay_inc(idelay_inc),
        .idelay_ld_rst(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/idelay_ld_rst ),
        .idelay_tap_limit_r_reg(idelay_tap_limit_r_reg),
        .if_empty_v(\u_ddr_mc_phy/if_empty_v ),
        .ififo_rst_reg0(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst_reg0 ),
        .ififo_rst_reg0_1(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst_reg0 ),
        .init_calib_complete(init_calib_complete),
        .init_calib_complete_r_reg(init_calib_complete_r_reg),
        .mc_cas_n(mc_cas_n[0]),
        .mc_cmd(mc_cmd),
        .mc_odt(mc_odt),
        .mc_ras_n(mc_ras_n[0]),
        .mc_wrdata_en(mc_wrdata_en),
        .mem_out({\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [75:72],\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [67:64],\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [59:40],\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [33:32],\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [19:16],\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [11:8],\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [3:0]}),
        .mux_cmd_wren(mux_cmd_wren),
        .mux_wrdata_en(mux_wrdata_en),
        .\my_empty_reg[1] (u_ddr_mc_phy_wrapper_n_33),
        .\my_empty_reg[1]_0 (u_ddr_mc_phy_wrapper_n_210),
        .\my_empty_reg[1]_1 (u_ddr_mc_phy_wrapper_n_211),
        .\my_empty_reg[1]_2 (u_ddr_mc_phy_wrapper_n_212),
        .\my_empty_reg[6] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d8 ),
        .\my_empty_reg[6]_0 (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d4 ),
        .\my_empty_reg[6]_1 ({mux_address[22],mux_address[9],mux_address[18],mux_address[5],mux_address[14],mux_address[1],mux_bank[3],mux_bank[0],mux_bank[4],mux_bank[1],mux_address[23],mux_address[10],mux_address[13],mux_address[0],mux_ras_n,mux_bank[5],mux_bank[2],mux_address[16],mux_address[3],mux_address[15],mux_address[2],mux_address[25],mux_address[12]}),
        .\my_empty_reg[7] ({mux_wrdata_mask[7],mux_wrdata_mask[5],mux_wrdata_mask[3],mux_wrdata_mask[1],mux_wrdata[62],mux_wrdata[46],mux_wrdata[30],mux_wrdata[14],mux_wrdata[59],mux_wrdata[43],mux_wrdata[27],mux_wrdata[11],mux_wrdata[57],mux_wrdata[41],mux_wrdata[25],mux_wrdata[9],mux_wrdata[58],mux_wrdata[42],mux_wrdata[26],mux_wrdata[10],mux_wrdata[60],mux_wrdata[44],mux_wrdata[28],mux_wrdata[12],mux_wrdata[63],mux_wrdata[47],mux_wrdata[31],mux_wrdata[15],mux_wrdata[56],mux_wrdata[40],mux_wrdata[24],mux_wrdata[8],mux_wrdata[61],mux_wrdata[45],mux_wrdata[29],mux_wrdata[13]}),
        .\my_empty_reg[7]_0 (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d6 ),
        .\my_empty_reg[7]_1 (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d5 ),
        .\my_empty_reg[7]_10 (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d8 ),
        .\my_empty_reg[7]_11 (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d1 ),
        .\my_empty_reg[7]_12 (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d6 ),
        .\my_empty_reg[7]_13 (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d5 ),
        .\my_empty_reg[7]_14 (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d7 ),
        .\my_empty_reg[7]_15 (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d4 ),
        .\my_empty_reg[7]_16 (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d0 ),
        .\my_empty_reg[7]_17 (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d8 ),
        .\my_empty_reg[7]_18 (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d2 ),
        .\my_empty_reg[7]_19 (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d9 ),
        .\my_empty_reg[7]_2 (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d2 ),
        .\my_empty_reg[7]_20 (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d7 ),
        .\my_empty_reg[7]_21 ({mux_cas_n,mux_cke,mux_cs_n,mux_we_n,mux_address[17],mux_address[4],mux_address[20],mux_address[7],mux_odt,mux_address[19],mux_address[6],mux_address[24],mux_address[11],mux_address[21],mux_address[8]}),
        .\my_empty_reg[7]_3 (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d3 ),
        .\my_empty_reg[7]_4 (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d6 ),
        .\my_empty_reg[7]_5 (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d1 ),
        .\my_empty_reg[7]_6 (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d5 ),
        .\my_empty_reg[7]_7 (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d7 ),
        .\my_empty_reg[7]_8 (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d9 ),
        .\my_empty_reg[7]_9 (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d4 ),
        .ofifo_rst_reg0(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst_reg0 ),
        .ofifo_rst_reg0_2(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst_reg0 ),
        .\one_rank.stg1_wr_done_reg (\one_rank.stg1_wr_done_reg ),
        .phy_dout({mux_wrdata[53],mux_wrdata[37],mux_wrdata[21],mux_wrdata[5],mux_wrdata[55],mux_wrdata[39],mux_wrdata[23],mux_wrdata[7],mux_wrdata[52],mux_wrdata[36],mux_wrdata[20],mux_wrdata[4],mux_wrdata[49],mux_wrdata[33],mux_wrdata[17],mux_wrdata[1],mux_wrdata[51],mux_wrdata[35],mux_wrdata[19],mux_wrdata[3],mux_wrdata[54],mux_wrdata[38],mux_wrdata[22],mux_wrdata[6],mux_wrdata[48],mux_wrdata[32],mux_wrdata[16],mux_wrdata[0],mux_wrdata_mask[6],mux_wrdata_mask[4],mux_wrdata_mask[2],mux_wrdata_mask[0],mux_wrdata[50],mux_wrdata[34],mux_wrdata[18],mux_wrdata[2]}),
        .phy_mc_go(phy_mc_go),
        .phy_rddata_en(phy_rddata_en),
        .phy_read_calib(phy_read_calib),
        .\pi_counter_read_val_reg[3] (u_ddr_mc_phy_wrapper_n_215),
        .\pi_counter_read_val_reg[5] (\u_ddr_mc_phy/pi_counter_read_val_w[0]_0 ),
        .pi_dqs_found_lanes({u_ddr_mc_phy_wrapper_n_3,u_ddr_mc_phy_wrapper_n_4}),
        .\pi_dqs_found_lanes_r1_reg[0] (u_ddr_calib_top_n_14),
        .\pi_dqs_found_lanes_r1_reg[2] (u_ddr_calib_top_n_12),
        .\pi_dqs_found_lanes_r1_reg[2]_0 (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_counter_load_val ),
        .pi_en_stg2_f_timing_reg(pi_en_stg2_f_timing_reg),
        .po_stg2_wrcal_cnt(po_stg2_wrcal_cnt),
        .\rd_mux_sel_r_reg[0] (u_ddr_mc_phy_wrapper_n_222),
        .\rd_mux_sel_r_reg[0]_0 (u_ddr_mc_phy_wrapper_n_223),
        .\rd_mux_sel_r_reg[0]_1 (u_ddr_mc_phy_wrapper_n_224),
        .\rd_mux_sel_r_reg[0]_10 (u_ddr_mc_phy_wrapper_n_249),
        .\rd_mux_sel_r_reg[0]_11 (u_ddr_mc_phy_wrapper_n_250),
        .\rd_mux_sel_r_reg[0]_12 (u_ddr_mc_phy_wrapper_n_251),
        .\rd_mux_sel_r_reg[0]_13 (u_ddr_mc_phy_wrapper_n_252),
        .\rd_mux_sel_r_reg[0]_14 (u_ddr_mc_phy_wrapper_n_253),
        .\rd_mux_sel_r_reg[0]_15 (u_ddr_mc_phy_wrapper_n_230),
        .\rd_mux_sel_r_reg[0]_16 (u_ddr_mc_phy_wrapper_n_231),
        .\rd_mux_sel_r_reg[0]_17 (u_ddr_mc_phy_wrapper_n_232),
        .\rd_mux_sel_r_reg[0]_18 (u_ddr_mc_phy_wrapper_n_233),
        .\rd_mux_sel_r_reg[0]_19 (u_ddr_mc_phy_wrapper_n_234),
        .\rd_mux_sel_r_reg[0]_2 (u_ddr_mc_phy_wrapper_n_225),
        .\rd_mux_sel_r_reg[0]_20 (u_ddr_mc_phy_wrapper_n_235),
        .\rd_mux_sel_r_reg[0]_21 (u_ddr_mc_phy_wrapper_n_236),
        .\rd_mux_sel_r_reg[0]_22 (u_ddr_mc_phy_wrapper_n_237),
        .\rd_mux_sel_r_reg[0]_23 (u_ddr_mc_phy_wrapper_n_238),
        .\rd_mux_sel_r_reg[0]_24 (u_ddr_mc_phy_wrapper_n_239),
        .\rd_mux_sel_r_reg[0]_25 (u_ddr_mc_phy_wrapper_n_240),
        .\rd_mux_sel_r_reg[0]_26 (u_ddr_mc_phy_wrapper_n_241),
        .\rd_mux_sel_r_reg[0]_27 (u_ddr_mc_phy_wrapper_n_242),
        .\rd_mux_sel_r_reg[0]_28 (u_ddr_mc_phy_wrapper_n_243),
        .\rd_mux_sel_r_reg[0]_29 (u_ddr_mc_phy_wrapper_n_244),
        .\rd_mux_sel_r_reg[0]_3 (u_ddr_mc_phy_wrapper_n_226),
        .\rd_mux_sel_r_reg[0]_30 (u_ddr_mc_phy_wrapper_n_245),
        .\rd_mux_sel_r_reg[0]_4 (u_ddr_mc_phy_wrapper_n_227),
        .\rd_mux_sel_r_reg[0]_5 (u_ddr_mc_phy_wrapper_n_228),
        .\rd_mux_sel_r_reg[0]_6 (u_ddr_mc_phy_wrapper_n_229),
        .\rd_mux_sel_r_reg[0]_7 (u_ddr_mc_phy_wrapper_n_246),
        .\rd_mux_sel_r_reg[0]_8 (u_ddr_mc_phy_wrapper_n_247),
        .\rd_mux_sel_r_reg[0]_9 (u_ddr_mc_phy_wrapper_n_248),
        .\rd_ptr_reg[3] ({\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [73:72],\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [67:64],\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [57:56],\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [53:40],\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [35:32],\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [27:24],\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [19:16]}),
        .\rd_ptr_reg[3]_0 ({u_ddr_mc_phy_wrapper_n_255,u_ddr_mc_phy_wrapper_n_256,u_ddr_mc_phy_wrapper_n_257,u_ddr_mc_phy_wrapper_n_258,u_ddr_mc_phy_wrapper_n_259,u_ddr_mc_phy_wrapper_n_260,u_ddr_mc_phy_wrapper_n_261,u_ddr_mc_phy_wrapper_n_262,u_ddr_mc_phy_wrapper_n_263,u_ddr_mc_phy_wrapper_n_264,u_ddr_mc_phy_wrapper_n_265,u_ddr_mc_phy_wrapper_n_266,u_ddr_mc_phy_wrapper_n_267,u_ddr_mc_phy_wrapper_n_268,u_ddr_mc_phy_wrapper_n_269,u_ddr_mc_phy_wrapper_n_270,u_ddr_mc_phy_wrapper_n_271,u_ddr_mc_phy_wrapper_n_272,u_ddr_mc_phy_wrapper_n_273,u_ddr_mc_phy_wrapper_n_274,u_ddr_mc_phy_wrapper_n_275,u_ddr_mc_phy_wrapper_n_276,u_ddr_mc_phy_wrapper_n_277,u_ddr_mc_phy_wrapper_n_278,u_ddr_mc_phy_wrapper_n_279,u_ddr_mc_phy_wrapper_n_280,u_ddr_mc_phy_wrapper_n_281,u_ddr_mc_phy_wrapper_n_282,u_ddr_mc_phy_wrapper_n_283,u_ddr_mc_phy_wrapper_n_284,u_ddr_mc_phy_wrapper_n_285,u_ddr_mc_phy_wrapper_n_286}),
        .\rd_ptr_reg[3]_1 ({u_ddr_mc_phy_wrapper_n_287,u_ddr_mc_phy_wrapper_n_288,u_ddr_mc_phy_wrapper_n_289,u_ddr_mc_phy_wrapper_n_290,u_ddr_mc_phy_wrapper_n_291,u_ddr_mc_phy_wrapper_n_292,u_ddr_mc_phy_wrapper_n_293,u_ddr_mc_phy_wrapper_n_294,u_ddr_mc_phy_wrapper_n_295,u_ddr_mc_phy_wrapper_n_296,u_ddr_mc_phy_wrapper_n_297,u_ddr_mc_phy_wrapper_n_298,u_ddr_mc_phy_wrapper_n_299,u_ddr_mc_phy_wrapper_n_300,u_ddr_mc_phy_wrapper_n_301,u_ddr_mc_phy_wrapper_n_302,u_ddr_mc_phy_wrapper_n_303,u_ddr_mc_phy_wrapper_n_304,u_ddr_mc_phy_wrapper_n_305,u_ddr_mc_phy_wrapper_n_306,u_ddr_mc_phy_wrapper_n_307,u_ddr_mc_phy_wrapper_n_308,u_ddr_mc_phy_wrapper_n_309,u_ddr_mc_phy_wrapper_n_310,u_ddr_mc_phy_wrapper_n_311,u_ddr_mc_phy_wrapper_n_312,u_ddr_mc_phy_wrapper_n_313,u_ddr_mc_phy_wrapper_n_314,u_ddr_mc_phy_wrapper_n_315,u_ddr_mc_phy_wrapper_n_316,u_ddr_mc_phy_wrapper_n_317,u_ddr_mc_phy_wrapper_n_318}),
        .\rdlvl_dqs_tap_cnt_r_reg[0][1][0] (u_ddr_calib_top_n_2),
        .rstdiv0_sync_r1_reg_rep(rstdiv0_sync_r1_reg_rep),
        .rstdiv0_sync_r1_reg_rep__0(rstdiv0_sync_r1_reg_rep__0),
        .rstdiv0_sync_r1_reg_rep__10(rstdiv0_sync_r1_reg_rep__10),
        .rstdiv0_sync_r1_reg_rep__10_0(rstdiv0_sync_r1_reg_rep__10_0),
        .rstdiv0_sync_r1_reg_rep__10_1(rstdiv0_sync_r1_reg_rep__10_1),
        .rstdiv0_sync_r1_reg_rep__12(rstdiv0_sync_r1_reg_rep__12),
        .rstdiv0_sync_r1_reg_rep__13(rstdiv0_sync_r1_reg_rep__13),
        .rstdiv0_sync_r1_reg_rep__13_0(rstdiv0_sync_r1_reg_rep__13_0),
        .rstdiv0_sync_r1_reg_rep__2(rstdiv0_sync_r1_reg_rep__2),
        .rstdiv0_sync_r1_reg_rep__4(rstdiv0_sync_r1_reg_rep__4),
        .rstdiv0_sync_r1_reg_rep__5(rstdiv0_sync_r1_reg_rep__5),
        .rstdiv0_sync_r1_reg_rep__6(rstdiv0_sync_r1_reg_rep__6),
        .rstdiv0_sync_r1_reg_rep__7(rstdiv0_sync_r1_reg_rep__7),
        .rstdiv0_sync_r1_reg_rep__8(rstdiv0_sync_r1_reg_rep__8),
        .rstdiv0_sync_r1_reg_rep__9(rstdiv0_sync_r1_reg_rep__9),
        .samp_edge_cnt0_en_r(samp_edge_cnt0_en_r),
        .tempmon_sample_en(tempmon_sample_en),
        .\wr_ptr_timing_reg[0] (u_ddr_calib_top_n_10));
  ddr_axi_mig_7series_v2_4_ddr_mc_phy_wrapper u_ddr_mc_phy_wrapper
       (.ADDRC(ADDRC),
        .A_idelay_ce17_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_idelay_ce17_out ),
        .A_pi_counter_load_en146_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_counter_load_en146_out ),
        .A_pi_fine_enable142_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_fine_enable142_out ),
        .A_pi_fine_inc144_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_fine_inc144_out ),
        .A_pi_rst_dqs_find140_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_rst_dqs_find140_out ),
        .A_po_coarse_enable128_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_po_coarse_enable128_out ),
        .A_po_fine_enable126_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_po_fine_enable126_out ),
        .A_po_fine_inc130_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_po_fine_inc130_out ),
        .A_rst_primitives(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives ),
        .CLK(CLK),
        .CLKB0(CLKB0),
        .CLKB0_1(CLKB0_1),
        .COUNTERLOADVAL({u_ddr_calib_top_n_15,u_ddr_calib_top_n_16,u_ddr_calib_top_n_17,u_ddr_calib_top_n_18,u_ddr_calib_top_n_19,u_ddr_calib_top_n_20}),
        .C_idelay_ce7_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_idelay_ce7_out ),
        .C_pi_counter_load_en81_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_counter_load_en81_out ),
        .C_pi_fine_enable77_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_fine_enable77_out ),
        .C_pi_fine_inc79_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_fine_inc79_out ),
        .C_pi_rst_dqs_find75_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_rst_dqs_find75_out ),
        .C_po_coarse_enable63_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_po_coarse_enable63_out ),
        .C_po_fine_enable61_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_po_fine_enable61_out ),
        .C_po_fine_inc65_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_po_fine_inc65_out ),
        .D0(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d0 ),
        .D1(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d1 ),
        .D2(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d2 ),
        .D3(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d3 ),
        .D4(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d4 ),
        .D5(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d5 ),
        .D6(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d6 ),
        .D7(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d7 ),
        .D8(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d8 ),
        .D9(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d9 ),
        .D_po_coarse_enable90_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/D_po_coarse_enable90_out ),
        .D_po_coarse_inc96_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/D_po_coarse_inc96_out ),
        .D_po_fine_enable87_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/D_po_fine_enable87_out ),
        .D_po_fine_inc93_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/D_po_fine_inc93_out ),
        .E(E),
        .LD0(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/LD0 ),
        .LD0_0(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/LD0 ),
        .PHYCTLWD({p_1_out[24:17],p_1_out[2:0]}),
        .Q(Q[71:64]),
        .RST0(RST0),
        .S(S),
        .SR(SR),
        .calib_sel(calib_sel),
        .\calib_sel_reg[1] (u_ddr_calib_top_n_14),
        .\calib_sel_reg[1]_0 (u_ddr_calib_top_n_12),
        .\calib_zero_inputs_reg[0] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_counter_load_val ),
        .\cmd_pipe_plus.mc_address_reg[18] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d8 ),
        .\cmd_pipe_plus.mc_address_reg[20] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d5 ),
        .\cmd_pipe_plus.mc_address_reg[21] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d2 ),
        .\cmd_pipe_plus.mc_bank_reg[5] ({\cmd_pipe_plus.mc_bank_reg[5] [5],\cmd_pipe_plus.mc_bank_reg[5] [2]}),
        .\cmd_pipe_plus.mc_cas_n_reg[0] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d7 ),
        .\cmd_pipe_plus.mc_cas_n_reg[0]_0 (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d9 ),
        .\cmd_pipe_plus.mc_cas_n_reg[1] ({\cmd_pipe_plus.mc_cas_n_reg[1] [2],mux_cas_n,mux_cke,\cmd_pipe_plus.mc_cas_n_reg[1] [1],mux_cs_n,\cmd_pipe_plus.mc_cas_n_reg[1] [0],mux_we_n,mux_odt}),
        .\cmd_pipe_plus.mc_ras_n_reg[0] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d4 ),
        .\cmd_pipe_plus.mc_we_n_reg[0] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d6 ),
        .\cmd_pipe_plus.mc_we_n_reg[1] (\cmd_pipe_plus.mc_we_n_reg[1] [1]),
        .\cnt_idel_dec_cpt_r_reg[5] (\u_ddr_mc_phy/pi_counter_read_val_w[0]_0 ),
        .\cnt_read_reg[0] (\cnt_read_reg[0] ),
        .\cnt_read_reg[1] (\cnt_read_reg[1] ),
        .ddr2_addr(ddr2_addr),
        .ddr2_ba(ddr2_ba),
        .ddr2_cas_n(ddr2_cas_n),
        .ddr2_cke(ddr2_cke),
        .ddr2_cs_n(ddr2_cs_n),
        .ddr2_dm(ddr2_dm),
        .ddr2_dq(ddr2_dq),
        .ddr2_dqs_n(ddr2_dqs_n),
        .ddr2_dqs_p(ddr2_dqs_p),
        .ddr2_odt(ddr2_odt),
        .ddr2_ras_n(ddr2_ras_n),
        .ddr2_we_n(ddr2_we_n),
        .ddr_ck_out(ddr_ck_out),
        .\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] (\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ),
        .\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 (\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ),
        .fifo_out_data_r(fifo_out_data_r),
        .freq_refclk(freq_refclk),
        .\gen_mux_rd[0].mux_rd_fall0_r_reg[0] (u_ddr_mc_phy_wrapper_n_246),
        .\gen_mux_rd[0].mux_rd_fall1_r_reg[0] (u_ddr_mc_phy_wrapper_n_238),
        .\gen_mux_rd[0].mux_rd_rise0_r_reg[0] (u_ddr_mc_phy_wrapper_n_222),
        .\gen_mux_rd[0].mux_rd_rise1_r_reg[0] (u_ddr_mc_phy_wrapper_n_230),
        .\gen_mux_rd[1].mux_rd_fall0_r_reg[1] (u_ddr_mc_phy_wrapper_n_247),
        .\gen_mux_rd[1].mux_rd_fall1_r_reg[1] (u_ddr_mc_phy_wrapper_n_239),
        .\gen_mux_rd[1].mux_rd_rise0_r_reg[1] (u_ddr_mc_phy_wrapper_n_223),
        .\gen_mux_rd[1].mux_rd_rise1_r_reg[1] (u_ddr_mc_phy_wrapper_n_231),
        .\gen_mux_rd[2].mux_rd_fall0_r_reg[2] (u_ddr_mc_phy_wrapper_n_248),
        .\gen_mux_rd[2].mux_rd_fall1_r_reg[2] (u_ddr_mc_phy_wrapper_n_240),
        .\gen_mux_rd[2].mux_rd_rise0_r_reg[2] (u_ddr_mc_phy_wrapper_n_224),
        .\gen_mux_rd[2].mux_rd_rise1_r_reg[2] (u_ddr_mc_phy_wrapper_n_232),
        .\gen_mux_rd[3].mux_rd_fall0_r_reg[3] (u_ddr_mc_phy_wrapper_n_249),
        .\gen_mux_rd[3].mux_rd_fall1_r_reg[3] (u_ddr_mc_phy_wrapper_n_241),
        .\gen_mux_rd[3].mux_rd_rise0_r_reg[3] (u_ddr_mc_phy_wrapper_n_225),
        .\gen_mux_rd[3].mux_rd_rise1_r_reg[3] (u_ddr_mc_phy_wrapper_n_233),
        .\gen_mux_rd[4].mux_rd_fall0_r_reg[4] (u_ddr_mc_phy_wrapper_n_250),
        .\gen_mux_rd[4].mux_rd_fall1_r_reg[4] (u_ddr_mc_phy_wrapper_n_242),
        .\gen_mux_rd[4].mux_rd_rise0_r_reg[4] (u_ddr_mc_phy_wrapper_n_226),
        .\gen_mux_rd[4].mux_rd_rise1_r_reg[4] (u_ddr_mc_phy_wrapper_n_234),
        .\gen_mux_rd[5].mux_rd_fall0_r_reg[5] (u_ddr_mc_phy_wrapper_n_251),
        .\gen_mux_rd[5].mux_rd_fall1_r_reg[5] (u_ddr_mc_phy_wrapper_n_243),
        .\gen_mux_rd[5].mux_rd_rise0_r_reg[5] (u_ddr_mc_phy_wrapper_n_227),
        .\gen_mux_rd[5].mux_rd_rise1_r_reg[5] (u_ddr_mc_phy_wrapper_n_235),
        .\gen_mux_rd[6].mux_rd_fall0_r_reg[6] (u_ddr_mc_phy_wrapper_n_252),
        .\gen_mux_rd[6].mux_rd_fall1_r_reg[6] (u_ddr_mc_phy_wrapper_n_244),
        .\gen_mux_rd[6].mux_rd_rise0_r_reg[6] (u_ddr_mc_phy_wrapper_n_228),
        .\gen_mux_rd[6].mux_rd_rise1_r_reg[6] (u_ddr_mc_phy_wrapper_n_236),
        .\gen_mux_rd[7].mux_rd_fall0_r_reg[7] (u_ddr_mc_phy_wrapper_n_253),
        .\gen_mux_rd[7].mux_rd_fall1_r_reg[7] (u_ddr_mc_phy_wrapper_n_245),
        .\gen_mux_rd[7].mux_rd_rise0_r_reg[7] (u_ddr_mc_phy_wrapper_n_229),
        .\gen_mux_rd[7].mux_rd_rise1_r_reg[7] (u_ddr_mc_phy_wrapper_n_237),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0] (u_ddr_mc_phy_wrapper_n_169),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0] (u_ddr_mc_phy_wrapper_n_167),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg[0] (u_ddr_mc_phy_wrapper_n_170),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0] (u_ddr_mc_phy_wrapper_n_168),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1] (u_ddr_mc_phy_wrapper_n_153),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1] (u_ddr_mc_phy_wrapper_n_151),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1] (u_ddr_mc_phy_wrapper_n_154),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1] (u_ddr_mc_phy_wrapper_n_152),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg[2] (u_ddr_mc_phy_wrapper_n_157),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg[2] (u_ddr_mc_phy_wrapper_n_155),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg[2] (u_ddr_mc_phy_wrapper_n_158),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg[2] (u_ddr_mc_phy_wrapper_n_156),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3] (u_ddr_mc_phy_wrapper_n_149),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3] (u_ddr_mc_phy_wrapper_n_147),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] (u_ddr_mc_phy_wrapper_n_150),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] (u_ddr_mc_phy_wrapper_n_148),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg[4] (u_ddr_mc_phy_wrapper_n_161),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg[4] (u_ddr_mc_phy_wrapper_n_159),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg[4] (u_ddr_mc_phy_wrapper_n_162),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg[4] (u_ddr_mc_phy_wrapper_n_160),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5] (u_ddr_mc_phy_wrapper_n_173),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] (u_ddr_mc_phy_wrapper_n_171),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5] (u_ddr_mc_phy_wrapper_n_174),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg[5] (u_ddr_mc_phy_wrapper_n_172),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg[6] (u_ddr_mc_phy_wrapper_n_145),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6] (u_ddr_mc_phy_wrapper_n_79),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg[6] (u_ddr_mc_phy_wrapper_n_146),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg[6] (u_ddr_mc_phy_wrapper_n_144),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7] (u_ddr_mc_phy_wrapper_n_165),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] (u_ddr_mc_phy_wrapper_n_163),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7] (u_ddr_mc_phy_wrapper_n_166),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg[7] (u_ddr_mc_phy_wrapper_n_164),
        .idelay_inc(idelay_inc),
        .idelay_ld_rst(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/idelay_ld_rst ),
        .if_empty_v(\u_ddr_mc_phy/if_empty_v ),
        .ififo_rst_reg0(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst_reg0 ),
        .ififo_rst_reg0_1(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst_reg0 ),
        .in(in),
        .init_calib_complete_reg_rep__2(u_ddr_calib_top_n_10),
        .init_calib_complete_reg_rep__5(init_calib_complete_r_reg),
        .init_complete_r1_timing_reg(u_ddr_calib_top_n_0),
        .mc_cas_n(mc_cas_n[1]),
        .mc_cs_n(mc_cs_n),
        .mc_ras_n(mc_ras_n[1]),
        .mem_out({\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [75:72],\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [67:64],\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [59:40],\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [33:32],\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [19:16],\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [11:8],\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [3:0]}),
        .mem_refclk(mem_refclk),
        .mux_address(mux_address),
        .mux_cmd_wren(mux_cmd_wren),
        .mux_wrdata(mux_wrdata),
        .mux_wrdata_en(mux_wrdata_en),
        .mux_wrdata_mask(mux_wrdata_mask),
        .\my_empty_reg[1] (u_ddr_mc_phy_wrapper_n_33),
        .\my_empty_reg[1]_0 (u_ddr_mc_phy_wrapper_n_210),
        .\my_empty_reg[1]_1 (u_ddr_mc_phy_wrapper_n_211),
        .\my_empty_reg[1]_2 (u_ddr_mc_phy_wrapper_n_212),
        .\my_empty_reg[7] ({\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [73:72],\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [67:64],\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [57:56],\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [53:40],\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [35:32],\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [27:24],\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [19:16]}),
        .\my_empty_reg[7]_0 ({u_ddr_mc_phy_wrapper_n_255,u_ddr_mc_phy_wrapper_n_256,u_ddr_mc_phy_wrapper_n_257,u_ddr_mc_phy_wrapper_n_258,u_ddr_mc_phy_wrapper_n_259,u_ddr_mc_phy_wrapper_n_260,u_ddr_mc_phy_wrapper_n_261,u_ddr_mc_phy_wrapper_n_262,u_ddr_mc_phy_wrapper_n_263,u_ddr_mc_phy_wrapper_n_264,u_ddr_mc_phy_wrapper_n_265,u_ddr_mc_phy_wrapper_n_266,u_ddr_mc_phy_wrapper_n_267,u_ddr_mc_phy_wrapper_n_268,u_ddr_mc_phy_wrapper_n_269,u_ddr_mc_phy_wrapper_n_270,u_ddr_mc_phy_wrapper_n_271,u_ddr_mc_phy_wrapper_n_272,u_ddr_mc_phy_wrapper_n_273,u_ddr_mc_phy_wrapper_n_274,u_ddr_mc_phy_wrapper_n_275,u_ddr_mc_phy_wrapper_n_276,u_ddr_mc_phy_wrapper_n_277,u_ddr_mc_phy_wrapper_n_278,u_ddr_mc_phy_wrapper_n_279,u_ddr_mc_phy_wrapper_n_280,u_ddr_mc_phy_wrapper_n_281,u_ddr_mc_phy_wrapper_n_282,u_ddr_mc_phy_wrapper_n_283,u_ddr_mc_phy_wrapper_n_284,u_ddr_mc_phy_wrapper_n_285,u_ddr_mc_phy_wrapper_n_286}),
        .\my_empty_reg[7]_1 ({u_ddr_mc_phy_wrapper_n_287,u_ddr_mc_phy_wrapper_n_288,u_ddr_mc_phy_wrapper_n_289,u_ddr_mc_phy_wrapper_n_290,u_ddr_mc_phy_wrapper_n_291,u_ddr_mc_phy_wrapper_n_292,u_ddr_mc_phy_wrapper_n_293,u_ddr_mc_phy_wrapper_n_294,u_ddr_mc_phy_wrapper_n_295,u_ddr_mc_phy_wrapper_n_296,u_ddr_mc_phy_wrapper_n_297,u_ddr_mc_phy_wrapper_n_298,u_ddr_mc_phy_wrapper_n_299,u_ddr_mc_phy_wrapper_n_300,u_ddr_mc_phy_wrapper_n_301,u_ddr_mc_phy_wrapper_n_302,u_ddr_mc_phy_wrapper_n_303,u_ddr_mc_phy_wrapper_n_304,u_ddr_mc_phy_wrapper_n_305,u_ddr_mc_phy_wrapper_n_306,u_ddr_mc_phy_wrapper_n_307,u_ddr_mc_phy_wrapper_n_308,u_ddr_mc_phy_wrapper_n_309,u_ddr_mc_phy_wrapper_n_310,u_ddr_mc_phy_wrapper_n_311,u_ddr_mc_phy_wrapper_n_312,u_ddr_mc_phy_wrapper_n_313,u_ddr_mc_phy_wrapper_n_314,u_ddr_mc_phy_wrapper_n_315,u_ddr_mc_phy_wrapper_n_316,u_ddr_mc_phy_wrapper_n_317,u_ddr_mc_phy_wrapper_n_318}),
        .ofifo_rst_reg0(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst_reg0 ),
        .ofifo_rst_reg0_2(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst_reg0 ),
        .phy_dout({mux_bank[3],mux_bank[0],mux_bank[4],mux_bank[1],phy_dout,mux_ras_n,mux_bank[5],mux_bank[2]}),
        .phy_mc_cmd_full(phy_mc_cmd_full),
        .phy_mc_ctl_full(phy_mc_ctl_full),
        .phy_mc_data_full(phy_mc_data_full),
        .phy_mc_go(phy_mc_go),
        .phy_rddata_en(phy_rddata_en),
        .phy_read_calib(phy_read_calib),
        .pi_dqs_found_lanes({u_ddr_mc_phy_wrapper_n_3,u_ddr_mc_phy_wrapper_n_4}),
        .pi_phase_locked_all_r1_reg(u_ddr_mc_phy_wrapper_n_254),
        .pll_locked(pll_locked),
        .po_stg2_wrcal_cnt(po_stg2_wrcal_cnt),
        .\rd_mux_sel_r_reg[0] (u_ddr_calib_top_n_2),
        .ref_dll_lock(ref_dll_lock),
        .rhandshake(rhandshake),
        .rstdiv0_sync_r1_reg_rep(rstdiv0_sync_r1_reg_rep),
        .rstdiv0_sync_r1_reg_rep__0(rstdiv0_sync_r1_reg_rep__0),
        .rstdiv0_sync_r1_reg_rep__10(rstdiv0_sync_r1_reg_rep__10),
        .sel(sel),
        .store_sr_req_r_reg(u_ddr_mc_phy_wrapper_n_215),
        .sync_pulse(sync_pulse),
        .tail_r(tail_r),
        .\write_buffer.wr_buf_out_data_reg[48] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d3 ),
        .\write_buffer.wr_buf_out_data_reg[49] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d6 ),
        .\write_buffer.wr_buf_out_data_reg[50] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d1 ),
        .\write_buffer.wr_buf_out_data_reg[51] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d5 ),
        .\write_buffer.wr_buf_out_data_reg[52] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d7 ),
        .\write_buffer.wr_buf_out_data_reg[53] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d9 ),
        .\write_buffer.wr_buf_out_data_reg[54] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d4 ),
        .\write_buffer.wr_buf_out_data_reg[55] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d8 ),
        .\write_buffer.wr_buf_out_data_reg[56] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d1 ),
        .\write_buffer.wr_buf_out_data_reg[57] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d6 ),
        .\write_buffer.wr_buf_out_data_reg[58] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d5 ),
        .\write_buffer.wr_buf_out_data_reg[59] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d7 ),
        .\write_buffer.wr_buf_out_data_reg[60] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d4 ),
        .\write_buffer.wr_buf_out_data_reg[61] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d0 ),
        .\write_buffer.wr_buf_out_data_reg[62] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d8 ),
        .\write_buffer.wr_buf_out_data_reg[63] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d2 ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_phy_wrcal" *) 
module ddr_axi_mig_7series_v2_4_ddr_phy_wrcal
   (\idelay_tap_cnt_r_reg[0][1][1] ,
    Q,
    \idelay_tap_cnt_r_reg[0][0][0] ,
    phy_if_reset0,
    LD0,
    LD0_0,
    \gen_byte_sel_div2.byte_sel_cnt_reg[0] ,
    wrcal_done_reg_0,
    \gen_byte_sel_div2.byte_sel_cnt_reg[1] ,
    wrcal_prech_req,
    wrlvl_byte_redo,
    rstdiv0_sync_r1_reg_rep__10,
    \rnk_cnt_r_reg[1] ,
    idelay_ce_int,
    reset_if,
    wrlvl_final_if_rst,
    calib_in_common,
    \calib_sel_reg[1] ,
    calib_zero_inputs,
    idelay_ld_rst,
    rstdiv0_sync_r1_reg_rep__12,
    pi_calib_done_r1_reg,
    rdlvl_stg1_done_reg,
    pi_stg2_rdlvl_cnt,
    pi_f_dec_reg,
    \gen_byte_sel_div2.byte_sel_cnt_reg[0]_0 ,
    \gen_byte_sel_div2.byte_sel_cnt_reg[1]_0 ,
    CLK,
    phy_rddata_en,
    rstdiv0_sync_r1_reg_rep__2,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[66] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[64] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[65] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17] ,
    wrcal_rd_wait,
    prech_done,
    wrcal_start_reg,
    SS);
  output \idelay_tap_cnt_r_reg[0][1][1] ;
  output [0:0]Q;
  output \idelay_tap_cnt_r_reg[0][0][0] ;
  output phy_if_reset0;
  output LD0;
  output LD0_0;
  output \gen_byte_sel_div2.byte_sel_cnt_reg[0] ;
  output wrcal_done_reg_0;
  output \gen_byte_sel_div2.byte_sel_cnt_reg[1] ;
  output wrcal_prech_req;
  output wrlvl_byte_redo;
  input rstdiv0_sync_r1_reg_rep__10;
  input \rnk_cnt_r_reg[1] ;
  input idelay_ce_int;
  input reset_if;
  input wrlvl_final_if_rst;
  input calib_in_common;
  input \calib_sel_reg[1] ;
  input calib_zero_inputs;
  input idelay_ld_rst;
  input rstdiv0_sync_r1_reg_rep__12;
  input pi_calib_done_r1_reg;
  input [0:0]rdlvl_stg1_done_reg;
  input [1:0]pi_stg2_rdlvl_cnt;
  input pi_f_dec_reg;
  input \gen_byte_sel_div2.byte_sel_cnt_reg[0]_0 ;
  input \gen_byte_sel_div2.byte_sel_cnt_reg[1]_0 ;
  input CLK;
  input phy_rddata_en;
  input [0:0]rstdiv0_sync_r1_reg_rep__2;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[66] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[64] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[65] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17] ;
  input wrcal_rd_wait;
  input prech_done;
  input wrcal_start_reg;
  input [0:0]SS;

  wire CLK;
  wire LD0;
  wire LD0_0;
  wire [0:0]Q;
  wire [0:0]SS;
  wire cal2_done_r;
  wire cal2_done_r_i_1_n_0;
  wire cal2_if_reset_i_1_n_0;
  wire cal2_if_reset_i_2_n_0;
  wire cal2_if_reset_i_3_n_0;
  wire cal2_if_reset_i_4_n_0;
  wire cal2_prech_req_r;
  wire cal2_prech_req_r_i_1_n_0;
  wire cal2_state_r;
  wire \cal2_state_r[0]_i_1_n_0 ;
  wire \cal2_state_r[0]_i_2_n_0 ;
  wire \cal2_state_r[0]_i_3_n_0 ;
  wire \cal2_state_r[0]_i_4_n_0 ;
  wire \cal2_state_r[0]_i_5_n_0 ;
  wire \cal2_state_r[1]_i_1_n_0 ;
  wire \cal2_state_r[1]_i_2_n_0 ;
  wire \cal2_state_r[1]_i_3_n_0 ;
  wire \cal2_state_r[1]_i_4_n_0 ;
  wire \cal2_state_r[2]_i_1_n_0 ;
  wire \cal2_state_r[2]_i_2_n_0 ;
  wire \cal2_state_r[2]_i_3_n_0 ;
  wire \cal2_state_r[3]_i_2_n_0 ;
  wire \cal2_state_r[3]_i_3_n_0 ;
  wire \cal2_state_r[3]_i_4_n_0 ;
  wire \cal2_state_r[3]_i_5_n_0 ;
  wire \cal2_state_r[3]_i_6_n_0 ;
  wire \cal2_state_r[3]_i_7_n_0 ;
  wire \cal2_state_r[3]_i_8_n_0 ;
  wire \cal2_state_r_reg_n_0_[0] ;
  wire \cal2_state_r_reg_n_0_[1] ;
  wire \cal2_state_r_reg_n_0_[2] ;
  wire \cal2_state_r_reg_n_0_[3] ;
  wire calib_in_common;
  wire \calib_sel_reg[1] ;
  wire calib_zero_inputs;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[64] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[65] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[66] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9] ;
  wire early1_data_match_r0;
  wire early1_data_match_r1;
  wire early1_detect_i_1_n_0;
  wire early1_detect_i_2_n_0;
  wire early1_detect_i_3_n_0;
  wire early1_detect_reg_n_0;
  wire early1_match_fall0_and_r;
  wire [6:0]early1_match_fall0_r;
  wire early1_match_fall1_and_r;
  wire [7:2]early1_match_fall1_r;
  wire early1_match_rise0_and_r;
  wire [6:0]early1_match_rise0_r;
  wire early1_match_rise1_and_r;
  wire [7:2]early1_match_rise1_r;
  wire early2_data_match_r0;
  wire early2_match_fall0_and_r;
  wire early2_match_fall0_and_r0;
  wire early2_match_fall1_and_r;
  wire early2_match_fall1_and_r0;
  wire early2_match_rise0_and_r;
  wire early2_match_rise0_and_r0;
  wire early2_match_rise1_and_r;
  wire early2_match_rise1_and_r0;
  wire \gen_byte_sel_div2.byte_sel_cnt[0]_i_2_n_0 ;
  wire \gen_byte_sel_div2.byte_sel_cnt[1]_i_2_n_0 ;
  wire \gen_byte_sel_div2.byte_sel_cnt_reg[0] ;
  wire \gen_byte_sel_div2.byte_sel_cnt_reg[0]_0 ;
  wire \gen_byte_sel_div2.byte_sel_cnt_reg[1] ;
  wire \gen_byte_sel_div2.byte_sel_cnt_reg[1]_0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg_n_0_[0] ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg_n_0_[0] ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg_n_0_[0] ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg_n_0_[0] ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg_n_0_[1] ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg_n_0_[1] ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg_n_0_[1] ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg_n_0_[1] ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg_n_0_[2] ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg_n_0_[2] ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg_n_0_[2] ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg_n_0_[2] ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg_n_0_[3] ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg_n_0_[3] ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg_n_0_[3] ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg_n_0_[3] ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg_n_0_[4] ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg_n_0_[4] ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg_n_0_[4] ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg_n_0_[4] ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg_n_0_[5] ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg_n_0_[5] ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg_n_0_[5] ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg_n_0_[5] ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg_n_0_[6] ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg_n_0_[6] ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg_n_0_[6] ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg_n_0_[6] ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg_n_0_[7] ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg_n_0_[7] ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg_n_0_[7] ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg_n_0_[7] ;
  wire \gen_pat_match_div2.early1_data_match_r_reg_n_0 ;
  wire \gen_pat_match_div2.early1_match_fall0_and_r_i_1_n_0 ;
  wire \gen_pat_match_div2.early1_match_fall0_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.early1_match_fall1_and_r_i_1_n_0 ;
  wire \gen_pat_match_div2.early1_match_fall1_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.early1_match_rise0_and_r_i_1_n_0 ;
  wire \gen_pat_match_div2.early1_match_rise0_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.early1_match_rise1_and_r_i_1_n_0 ;
  wire \gen_pat_match_div2.early1_match_rise1_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.early2_data_match_r_reg_n_0 ;
  wire \gen_pat_match_div2.early2_match_fall0_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.early2_match_fall1_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.early2_match_rise0_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.early2_match_rise1_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[0].early1_match_rise0_r[0]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r[0]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r[0]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[0].pat2_match_fall1_r[0]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[1].pat1_match_fall0_r[1]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r[1]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[1].pat2_match_rise0_r[1]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[1].pat2_match_rise1_r[1]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[2].early1_match_fall1_r[2]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[2].early1_match_rise0_r[2]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r[2]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[2].pat1_match_rise1_r[2]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[3].early1_match_rise1_r[3]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r[3]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[3].pat1_match_fall1_r[3]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[3].pat2_match_rise0_r[3]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[4].early1_match_rise0_r[4]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r[4]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r[4]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[4].pat2_match_fall1_r[4]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[5].pat1_match_fall0_r[5]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r[5]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[5].pat2_match_rise0_r[5]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[5].pat2_match_rise1_r[5]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[6].early1_match_fall1_r[6]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[6].early1_match_rise0_r[6]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r[6]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[6].pat1_match_rise1_r[6]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[7].early1_match_rise1_r[7]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r[7]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[7].pat1_match_fall1_r[7]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[7].pat2_match_rise0_r[7]_i_1_n_0 ;
  wire \gen_pat_match_div2.pat1_match_fall0_and_r_i_1_n_0 ;
  wire \gen_pat_match_div2.pat1_match_fall0_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.pat1_match_fall1_and_r_i_1_n_0 ;
  wire \gen_pat_match_div2.pat1_match_fall1_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.pat1_match_rise0_and_r_i_1_n_0 ;
  wire \gen_pat_match_div2.pat1_match_rise0_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.pat1_match_rise1_and_r_i_1_n_0 ;
  wire \gen_pat_match_div2.pat_data_match_valid_r_i_1_n_0 ;
  wire \gen_pat_match_div2.pat_data_match_valid_r_reg_n_0 ;
  wire \gen_sr_div2.gen_sr[0].sr_fall0_r_reg[0]_27 ;
  wire \gen_sr_div2.gen_sr[0].sr_fall1_r_reg[0]_11 ;
  wire \gen_sr_div2.gen_sr[0].sr_rise0_r_reg[0]_19 ;
  wire \gen_sr_div2.gen_sr[0].sr_rise1_r_reg[0]_3 ;
  wire \gen_sr_div2.gen_sr[1].sr_fall0_r_reg[1]_28 ;
  wire \gen_sr_div2.gen_sr[1].sr_fall1_r_reg[1]_12 ;
  wire \gen_sr_div2.gen_sr[1].sr_rise0_r_reg[1]_20 ;
  wire \gen_sr_div2.gen_sr[1].sr_rise1_r_reg[1]_4 ;
  wire \gen_sr_div2.gen_sr[2].sr_fall0_r_reg[2]_29 ;
  wire \gen_sr_div2.gen_sr[2].sr_fall1_r_reg[2]_13 ;
  wire \gen_sr_div2.gen_sr[2].sr_rise0_r_reg[2]_21 ;
  wire \gen_sr_div2.gen_sr[2].sr_rise1_r_reg[2]_5 ;
  wire \gen_sr_div2.gen_sr[3].sr_fall0_r_reg[3]_30 ;
  wire \gen_sr_div2.gen_sr[3].sr_fall1_r_reg[3]_14 ;
  wire \gen_sr_div2.gen_sr[3].sr_rise0_r_reg[3]_22 ;
  wire \gen_sr_div2.gen_sr[3].sr_rise1_r_reg[3]_6 ;
  wire \gen_sr_div2.gen_sr[4].sr_fall0_r_reg[4]_31 ;
  wire \gen_sr_div2.gen_sr[4].sr_fall1_r_reg[4]_15 ;
  wire \gen_sr_div2.gen_sr[4].sr_rise0_r_reg[4]_23 ;
  wire \gen_sr_div2.gen_sr[4].sr_rise1_r_reg[4]_7 ;
  wire \gen_sr_div2.gen_sr[5].sr_fall0_r_reg[5]_32 ;
  wire \gen_sr_div2.gen_sr[5].sr_fall1_r_reg[5]_16 ;
  wire \gen_sr_div2.gen_sr[5].sr_rise0_r_reg[5]_24 ;
  wire \gen_sr_div2.gen_sr[5].sr_rise1_r_reg[5]_8 ;
  wire \gen_sr_div2.gen_sr[6].sr_fall0_r_reg[6]_33 ;
  wire \gen_sr_div2.gen_sr[6].sr_fall1_r_reg[6]_17 ;
  wire \gen_sr_div2.gen_sr[6].sr_rise0_r_reg[6]_25 ;
  wire \gen_sr_div2.gen_sr[6].sr_rise1_r_reg[6]_9 ;
  wire \gen_sr_div2.gen_sr[7].sr_fall0_r_reg[7]_34 ;
  wire \gen_sr_div2.gen_sr[7].sr_fall1_r_reg[7]_18 ;
  wire \gen_sr_div2.gen_sr[7].sr_rise0_r_reg[7]_26 ;
  wire \gen_sr_div2.gen_sr[7].sr_rise1_r_reg[7]_10 ;
  wire idelay_ce_int;
  wire idelay_ld;
  wire idelay_ld_done_i_1_n_0;
  wire idelay_ld_done_i_2_n_0;
  wire idelay_ld_done_reg_n_0;
  wire idelay_ld_i_1_n_0;
  wire idelay_ld_i_2_n_0;
  wire idelay_ld_rst;
  wire \idelay_tap_cnt_r_reg[0][0][0] ;
  wire \idelay_tap_cnt_r_reg[0][1][1] ;
  wire \not_empty_wait_cnt[4]_i_1_n_0 ;
  wire \not_empty_wait_cnt_reg_n_0_[0] ;
  wire \not_empty_wait_cnt_reg_n_0_[1] ;
  wire \not_empty_wait_cnt_reg_n_0_[2] ;
  wire \not_empty_wait_cnt_reg_n_0_[3] ;
  wire \not_empty_wait_cnt_reg_n_0_[4] ;
  wire [4:0]p_0_in;
  wire [3:0]p_0_in__0;
  wire pat1_data_match_r;
  wire pat1_data_match_r0;
  wire pat1_data_match_r1;
  wire pat1_detect_i_1_n_0;
  wire pat1_detect_i_2_n_0;
  wire pat1_detect_reg_n_0;
  wire pat1_match_fall0_and_r;
  wire [7:0]pat1_match_fall0_r;
  wire pat1_match_fall1_and_r;
  wire [7:0]pat1_match_fall1_r;
  wire pat1_match_rise0_and_r;
  wire [7:0]pat1_match_rise0_r;
  wire pat1_match_rise1_and_r;
  wire [7:0]pat1_match_rise1_r;
  wire pat2_data_match_r;
  wire pat2_data_match_r0;
  wire pat2_match_fall0_and_r;
  wire pat2_match_fall0_and_r0;
  wire [7:1]pat2_match_fall0_r;
  wire pat2_match_fall1_and_r;
  wire pat2_match_fall1_and_r0;
  wire [5:0]pat2_match_fall1_r;
  wire pat2_match_rise0_and_r;
  wire pat2_match_rise0_and_r0;
  wire [7:1]pat2_match_rise0_r;
  wire pat2_match_rise1_and_r;
  wire pat2_match_rise1_and_r0;
  wire [5:0]pat2_match_rise1_r;
  wire phy_if_reset0;
  wire phy_if_reset_w;
  wire phy_rddata_en;
  wire pi_calib_done_r1_reg;
  wire pi_f_dec_reg;
  wire [1:0]pi_stg2_rdlvl_cnt;
  wire [1:1]po_stg2_wrcal_cnt_0;
  wire prech_done;
  wire rd_active_r;
  wire rd_active_r1;
  wire rd_active_r2;
  wire rd_active_r3;
  wire rd_active_r4;
  wire rd_active_r5;
  wire [0:0]rdlvl_stg1_done_reg;
  wire reset_if;
  wire \rnk_cnt_r_reg[1] ;
  wire rstdiv0_sync_r1_reg_rep__10;
  wire rstdiv0_sync_r1_reg_rep__12;
  wire [0:0]rstdiv0_sync_r1_reg_rep__2;
  wire \tap_inc_wait_cnt[3]_i_1_n_0 ;
  wire [3:0]tap_inc_wait_cnt_reg__0;
  wire wrcal_done_i_1_n_0;
  wire wrcal_done_reg_0;
  wire [1:1]wrcal_dqs_cnt_r;
  wire \wrcal_dqs_cnt_r[0]_i_1_n_0 ;
  wire \wrcal_dqs_cnt_r[1]_i_1_n_0 ;
  wire \wrcal_dqs_cnt_r[1]_i_2_n_0 ;
  wire \wrcal_dqs_cnt_r[1]_i_3_n_0 ;
  wire \wrcal_dqs_cnt_r_reg_n_0_[0] ;
  wire wrcal_prech_req;
  wire wrcal_rd_wait;
  wire wrcal_start_reg;
  wire wrlvl_byte_redo;
  wire wrlvl_byte_redo_i_1_n_0;
  wire wrlvl_byte_redo_i_2_n_0;
  wire wrlvl_byte_redo_i_3_n_0;
  wire wrlvl_final_if_rst;

  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT5 #(
    .INIT(32'hFFFF1000)) 
    cal2_done_r_i_1
       (.I0(\cal2_state_r_reg_n_0_[3] ),
        .I1(\cal2_state_r_reg_n_0_[0] ),
        .I2(\cal2_state_r_reg_n_0_[1] ),
        .I3(\cal2_state_r_reg_n_0_[2] ),
        .I4(cal2_done_r),
        .O(cal2_done_r_i_1_n_0));
  FDRE cal2_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(cal2_done_r_i_1_n_0),
        .Q(cal2_done_r),
        .R(rstdiv0_sync_r1_reg_rep__2));
  LUT6 #(
    .INIT(64'hFFFFABFB0000A808)) 
    cal2_if_reset_i_1
       (.I0(cal2_if_reset_i_2_n_0),
        .I1(cal2_if_reset_i_3_n_0),
        .I2(\cal2_state_r_reg_n_0_[2] ),
        .I3(cal2_if_reset_i_4_n_0),
        .I4(\cal2_state_r_reg_n_0_[3] ),
        .I5(phy_if_reset_w),
        .O(cal2_if_reset_i_1_n_0));
  LUT5 #(
    .INIT(32'h00408888)) 
    cal2_if_reset_i_2
       (.I0(\cal2_state_r_reg_n_0_[2] ),
        .I1(\cal2_state_r_reg_n_0_[0] ),
        .I2(rd_active_r1),
        .I3(rd_active_r),
        .I4(\cal2_state_r_reg_n_0_[1] ),
        .O(cal2_if_reset_i_2_n_0));
  LUT5 #(
    .INIT(32'h4F4F0F00)) 
    cal2_if_reset_i_3
       (.I0(rd_active_r),
        .I1(rd_active_r1),
        .I2(\cal2_state_r_reg_n_0_[1] ),
        .I3(wrcal_start_reg),
        .I4(\cal2_state_r_reg_n_0_[0] ),
        .O(cal2_if_reset_i_3_n_0));
  LUT6 #(
    .INIT(64'h3222222222222262)) 
    cal2_if_reset_i_4
       (.I0(\cal2_state_r_reg_n_0_[1] ),
        .I1(\cal2_state_r_reg_n_0_[0] ),
        .I2(tap_inc_wait_cnt_reg__0[2]),
        .I3(tap_inc_wait_cnt_reg__0[1]),
        .I4(tap_inc_wait_cnt_reg__0[0]),
        .I5(tap_inc_wait_cnt_reg__0[3]),
        .O(cal2_if_reset_i_4_n_0));
  FDRE cal2_if_reset_reg
       (.C(CLK),
        .CE(1'b1),
        .D(cal2_if_reset_i_1_n_0),
        .Q(phy_if_reset_w),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    cal2_prech_req_r_i_1
       (.I0(\cal2_state_r_reg_n_0_[2] ),
        .I1(\cal2_state_r_reg_n_0_[1] ),
        .I2(\cal2_state_r_reg_n_0_[0] ),
        .I3(\cal2_state_r_reg_n_0_[3] ),
        .O(cal2_prech_req_r_i_1_n_0));
  FDRE cal2_prech_req_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(cal2_prech_req_r_i_1_n_0),
        .Q(cal2_prech_req_r),
        .R(rstdiv0_sync_r1_reg_rep__2));
  LUT4 #(
    .INIT(16'h00E2)) 
    \cal2_state_r[0]_i_1 
       (.I0(\cal2_state_r[0]_i_2_n_0 ),
        .I1(\cal2_state_r_reg_n_0_[2] ),
        .I2(\cal2_state_r[0]_i_3_n_0 ),
        .I3(\cal2_state_r_reg_n_0_[3] ),
        .O(\cal2_state_r[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00FF0000DFFFDFFF)) 
    \cal2_state_r[0]_i_2 
       (.I0(prech_done),
        .I1(wrcal_dqs_cnt_r),
        .I2(\wrcal_dqs_cnt_r_reg_n_0_[0] ),
        .I3(\cal2_state_r_reg_n_0_[1] ),
        .I4(\cal2_state_r[0]_i_4_n_0 ),
        .I5(\cal2_state_r_reg_n_0_[0] ),
        .O(\cal2_state_r[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'hE5E0)) 
    \cal2_state_r[0]_i_3 
       (.I0(\cal2_state_r_reg_n_0_[1] ),
        .I1(tap_inc_wait_cnt_reg__0[0]),
        .I2(\cal2_state_r_reg_n_0_[0] ),
        .I3(idelay_ld_done_reg_n_0),
        .O(\cal2_state_r[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF57005700000000)) 
    \cal2_state_r[0]_i_4 
       (.I0(pat2_data_match_r),
        .I1(pat1_data_match_r1),
        .I2(pat1_detect_reg_n_0),
        .I3(idelay_ld_done_reg_n_0),
        .I4(\cal2_state_r[0]_i_5_n_0 ),
        .I5(\gen_pat_match_div2.pat_data_match_valid_r_reg_n_0 ),
        .O(\cal2_state_r[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h3333777733337000)) 
    \cal2_state_r[0]_i_5 
       (.I0(pat1_detect_reg_n_0),
        .I1(pat2_data_match_r),
        .I2(early1_detect_reg_n_0),
        .I3(\gen_pat_match_div2.early2_data_match_r_reg_n_0 ),
        .I4(pat1_data_match_r1),
        .I5(early1_data_match_r1),
        .O(\cal2_state_r[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000002E222222)) 
    \cal2_state_r[1]_i_1 
       (.I0(\cal2_state_r[1]_i_2_n_0 ),
        .I1(\cal2_state_r_reg_n_0_[2] ),
        .I2(\cal2_state_r_reg_n_0_[1] ),
        .I3(tap_inc_wait_cnt_reg__0[1]),
        .I4(\cal2_state_r_reg_n_0_[0] ),
        .I5(\cal2_state_r_reg_n_0_[3] ),
        .O(\cal2_state_r[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30008888)) 
    \cal2_state_r[1]_i_2 
       (.I0(\cal2_state_r[1]_i_3_n_0 ),
        .I1(\cal2_state_r_reg_n_0_[1] ),
        .I2(\gen_pat_match_div2.pat_data_match_valid_r_reg_n_0 ),
        .I3(\cal2_state_r[1]_i_4_n_0 ),
        .I4(\cal2_state_r_reg_n_0_[0] ),
        .O(\cal2_state_r[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \cal2_state_r[1]_i_3 
       (.I0(wrcal_dqs_cnt_r),
        .I1(\wrcal_dqs_cnt_r_reg_n_0_[0] ),
        .I2(prech_done),
        .O(\cal2_state_r[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFCFCFC8C8C8C8C8)) 
    \cal2_state_r[1]_i_4 
       (.I0(pat1_detect_reg_n_0),
        .I1(pat2_data_match_r),
        .I2(pat1_data_match_r1),
        .I3(early1_data_match_r1),
        .I4(early1_detect_reg_n_0),
        .I5(\gen_pat_match_div2.early2_data_match_r_reg_n_0 ),
        .O(\cal2_state_r[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000002E222222)) 
    \cal2_state_r[2]_i_1 
       (.I0(\cal2_state_r[2]_i_2_n_0 ),
        .I1(\cal2_state_r_reg_n_0_[2] ),
        .I2(\cal2_state_r_reg_n_0_[1] ),
        .I3(tap_inc_wait_cnt_reg__0[2]),
        .I4(\cal2_state_r_reg_n_0_[0] ),
        .I5(\cal2_state_r_reg_n_0_[3] ),
        .O(\cal2_state_r[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF5DFFFFFF5D0000)) 
    \cal2_state_r[2]_i_2 
       (.I0(prech_done),
        .I1(\wrcal_dqs_cnt_r_reg_n_0_[0] ),
        .I2(wrcal_dqs_cnt_r),
        .I3(\cal2_state_r_reg_n_0_[0] ),
        .I4(\cal2_state_r_reg_n_0_[1] ),
        .I5(\cal2_state_r[2]_i_3_n_0 ),
        .O(\cal2_state_r[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \cal2_state_r[2]_i_3 
       (.I0(\gen_pat_match_div2.pat_data_match_valid_r_reg_n_0 ),
        .I1(\cal2_state_r[3]_i_7_n_0 ),
        .I2(idelay_ld_done_reg_n_0),
        .I3(\cal2_state_r_reg_n_0_[0] ),
        .O(\cal2_state_r[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0F001F1F0F001010)) 
    \cal2_state_r[3]_i_1 
       (.I0(\cal2_state_r_reg_n_0_[1] ),
        .I1(\cal2_state_r_reg_n_0_[0] ),
        .I2(\cal2_state_r_reg_n_0_[3] ),
        .I3(\cal2_state_r[3]_i_3_n_0 ),
        .I4(\cal2_state_r_reg_n_0_[2] ),
        .I5(\cal2_state_r[3]_i_4_n_0 ),
        .O(cal2_state_r));
  LUT6 #(
    .INIT(64'hFFFFFFFF2E222222)) 
    \cal2_state_r[3]_i_2 
       (.I0(\cal2_state_r[3]_i_5_n_0 ),
        .I1(\cal2_state_r_reg_n_0_[2] ),
        .I2(\cal2_state_r_reg_n_0_[1] ),
        .I3(tap_inc_wait_cnt_reg__0[3]),
        .I4(\cal2_state_r_reg_n_0_[0] ),
        .I5(\cal2_state_r_reg_n_0_[3] ),
        .O(\cal2_state_r[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9000000000000040)) 
    \cal2_state_r[3]_i_3 
       (.I0(\cal2_state_r_reg_n_0_[1] ),
        .I1(\cal2_state_r_reg_n_0_[0] ),
        .I2(tap_inc_wait_cnt_reg__0[2]),
        .I3(tap_inc_wait_cnt_reg__0[1]),
        .I4(tap_inc_wait_cnt_reg__0[0]),
        .I5(tap_inc_wait_cnt_reg__0[3]),
        .O(\cal2_state_r[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \cal2_state_r[3]_i_4 
       (.I0(rd_active_r1),
        .I1(rd_active_r),
        .I2(\cal2_state_r_reg_n_0_[0] ),
        .I3(prech_done),
        .I4(\cal2_state_r_reg_n_0_[1] ),
        .I5(\cal2_state_r[3]_i_6_n_0 ),
        .O(\cal2_state_r[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT5 #(
    .INIT(32'h000080AA)) 
    \cal2_state_r[3]_i_5 
       (.I0(\cal2_state_r_reg_n_0_[0] ),
        .I1(idelay_ld_done_reg_n_0),
        .I2(\cal2_state_r[3]_i_7_n_0 ),
        .I3(\gen_pat_match_div2.pat_data_match_valid_r_reg_n_0 ),
        .I4(\cal2_state_r_reg_n_0_[1] ),
        .O(\cal2_state_r[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFF80FFFFFF800000)) 
    \cal2_state_r[3]_i_6 
       (.I0(\cal2_state_r[3]_i_8_n_0 ),
        .I1(\not_empty_wait_cnt_reg_n_0_[3] ),
        .I2(\not_empty_wait_cnt_reg_n_0_[4] ),
        .I3(\gen_pat_match_div2.pat_data_match_valid_r_reg_n_0 ),
        .I4(\cal2_state_r_reg_n_0_[0] ),
        .I5(wrcal_start_reg),
        .O(\cal2_state_r[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    \cal2_state_r[3]_i_7 
       (.I0(pat1_detect_reg_n_0),
        .I1(pat2_data_match_r),
        .I2(early1_detect_reg_n_0),
        .I3(\gen_pat_match_div2.early2_data_match_r_reg_n_0 ),
        .I4(pat1_data_match_r1),
        .I5(early1_data_match_r1),
        .O(\cal2_state_r[3]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \cal2_state_r[3]_i_8 
       (.I0(\not_empty_wait_cnt_reg_n_0_[0] ),
        .I1(\not_empty_wait_cnt_reg_n_0_[1] ),
        .I2(\not_empty_wait_cnt_reg_n_0_[2] ),
        .O(\cal2_state_r[3]_i_8_n_0 ));
  FDRE \cal2_state_r_reg[0] 
       (.C(CLK),
        .CE(cal2_state_r),
        .D(\cal2_state_r[0]_i_1_n_0 ),
        .Q(\cal2_state_r_reg_n_0_[0] ),
        .R(rstdiv0_sync_r1_reg_rep__2));
  FDRE \cal2_state_r_reg[1] 
       (.C(CLK),
        .CE(cal2_state_r),
        .D(\cal2_state_r[1]_i_1_n_0 ),
        .Q(\cal2_state_r_reg_n_0_[1] ),
        .R(rstdiv0_sync_r1_reg_rep__2));
  FDRE \cal2_state_r_reg[2] 
       (.C(CLK),
        .CE(cal2_state_r),
        .D(\cal2_state_r[2]_i_1_n_0 ),
        .Q(\cal2_state_r_reg_n_0_[2] ),
        .R(rstdiv0_sync_r1_reg_rep__2));
  FDRE \cal2_state_r_reg[3] 
       (.C(CLK),
        .CE(cal2_state_r),
        .D(\cal2_state_r[3]_i_2_n_0 ),
        .Q(\cal2_state_r_reg_n_0_[3] ),
        .R(rstdiv0_sync_r1_reg_rep__2));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    early1_detect_i_1
       (.I0(\gen_pat_match_div2.early2_data_match_r_reg_n_0 ),
        .I1(early1_data_match_r1),
        .I2(\cal2_state_r_reg_n_0_[1] ),
        .I3(early1_detect_i_2_n_0),
        .I4(early1_detect_reg_n_0),
        .O(early1_detect_i_1_n_0));
  LUT5 #(
    .INIT(32'h00005400)) 
    early1_detect_i_2
       (.I0(\cal2_state_r_reg_n_0_[2] ),
        .I1(\cal2_state_r_reg_n_0_[1] ),
        .I2(early1_detect_i_3_n_0),
        .I3(\cal2_state_r_reg_n_0_[0] ),
        .I4(\cal2_state_r_reg_n_0_[3] ),
        .O(early1_detect_i_2_n_0));
  LUT6 #(
    .INIT(64'h0004040400000000)) 
    early1_detect_i_3
       (.I0(\gen_pat_match_div2.early2_data_match_r_reg_n_0 ),
        .I1(early1_data_match_r1),
        .I2(pat1_data_match_r1),
        .I3(pat2_data_match_r),
        .I4(pat1_detect_reg_n_0),
        .I5(\gen_pat_match_div2.pat_data_match_valid_r_reg_n_0 ),
        .O(early1_detect_i_3_n_0));
  FDRE early1_detect_reg
       (.C(CLK),
        .CE(1'b1),
        .D(early1_detect_i_1_n_0),
        .Q(early1_detect_reg_n_0),
        .R(rstdiv0_sync_r1_reg_rep__2));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_byte_sel_div2.byte_sel_cnt[0]_i_1 
       (.I0(\gen_byte_sel_div2.byte_sel_cnt[0]_i_2_n_0 ),
        .I1(rstdiv0_sync_r1_reg_rep__12),
        .I2(pi_calib_done_r1_reg),
        .O(\gen_byte_sel_div2.byte_sel_cnt_reg[0] ));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \gen_byte_sel_div2.byte_sel_cnt[0]_i_2 
       (.I0(Q),
        .I1(wrcal_done_reg_0),
        .I2(rdlvl_stg1_done_reg),
        .I3(pi_stg2_rdlvl_cnt[0]),
        .I4(pi_f_dec_reg),
        .I5(\gen_byte_sel_div2.byte_sel_cnt_reg[0]_0 ),
        .O(\gen_byte_sel_div2.byte_sel_cnt[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_byte_sel_div2.byte_sel_cnt[1]_i_1 
       (.I0(\gen_byte_sel_div2.byte_sel_cnt[1]_i_2_n_0 ),
        .I1(rstdiv0_sync_r1_reg_rep__12),
        .I2(pi_calib_done_r1_reg),
        .O(\gen_byte_sel_div2.byte_sel_cnt_reg[1] ));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \gen_byte_sel_div2.byte_sel_cnt[1]_i_2 
       (.I0(po_stg2_wrcal_cnt_0),
        .I1(wrcal_done_reg_0),
        .I2(rdlvl_stg1_done_reg),
        .I3(pi_stg2_rdlvl_cnt[1]),
        .I4(pi_f_dec_reg),
        .I5(\gen_byte_sel_div2.byte_sel_cnt_reg[1]_0 ),
        .O(\gen_byte_sel_div2.byte_sel_cnt[1]_i_2_n_0 ));
  FDRE \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9] ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11] ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8] ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10] ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49] ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51] ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48] ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50] ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41] ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43] ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40] ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42] ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57] ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59] ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56] ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58] ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33] ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35] ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32] ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34] ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1] ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3] ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0] ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2] ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[65] ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[64] ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[66] ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17] ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16] ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18] ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \gen_pat_match_div2.early1_data_match_r1_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.early1_data_match_r_reg_n_0 ),
        .Q(early1_data_match_r1),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_pat_match_div2.early1_data_match_r_i_1 
       (.I0(early1_match_rise1_and_r),
        .I1(early1_match_rise0_and_r),
        .I2(early1_match_fall1_and_r),
        .I3(early1_match_fall0_and_r),
        .O(early1_data_match_r0));
  FDRE \gen_pat_match_div2.early1_data_match_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(early1_data_match_r0),
        .Q(\gen_pat_match_div2.early1_data_match_r_reg_n_0 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div2.early1_match_fall0_and_r_i_1 
       (.I0(early1_match_fall0_r[4]),
        .I1(pat1_match_fall0_r[5]),
        .I2(early1_match_fall0_r[0]),
        .I3(pat1_match_fall0_r[1]),
        .I4(\gen_pat_match_div2.early1_match_fall0_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div2.early1_match_fall0_and_r_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_pat_match_div2.early1_match_fall0_and_r_i_2 
       (.I0(pat1_match_fall0_r[3]),
        .I1(early1_match_fall0_r[2]),
        .I2(pat1_match_fall0_r[7]),
        .I3(early1_match_fall0_r[6]),
        .O(\gen_pat_match_div2.early1_match_fall0_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.early1_match_fall0_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.early1_match_fall0_and_r_i_1_n_0 ),
        .Q(early1_match_fall0_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div2.early1_match_fall1_and_r_i_1 
       (.I0(early1_match_fall1_r[2]),
        .I1(early1_match_fall1_r[6]),
        .I2(early1_match_fall1_r[3]),
        .I3(early1_match_fall1_r[7]),
        .I4(\gen_pat_match_div2.early1_match_fall1_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div2.early1_match_fall1_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_pat_match_div2.early1_match_fall1_and_r_i_2 
       (.I0(pat2_match_fall1_r[1]),
        .I1(pat2_match_fall1_r[0]),
        .I2(pat2_match_fall1_r[5]),
        .I3(pat2_match_fall1_r[4]),
        .O(\gen_pat_match_div2.early1_match_fall1_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.early1_match_fall1_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.early1_match_fall1_and_r_i_1_n_0 ),
        .Q(early1_match_fall1_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div2.early1_match_rise0_and_r_i_1 
       (.I0(early1_match_rise0_r[4]),
        .I1(pat1_match_rise0_r[5]),
        .I2(early1_match_rise0_r[0]),
        .I3(pat1_match_rise0_r[1]),
        .I4(\gen_pat_match_div2.early1_match_rise0_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div2.early1_match_rise0_and_r_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_pat_match_div2.early1_match_rise0_and_r_i_2 
       (.I0(pat1_match_rise0_r[3]),
        .I1(early1_match_rise0_r[2]),
        .I2(pat1_match_rise0_r[7]),
        .I3(early1_match_rise0_r[6]),
        .O(\gen_pat_match_div2.early1_match_rise0_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.early1_match_rise0_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.early1_match_rise0_and_r_i_1_n_0 ),
        .Q(early1_match_rise0_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div2.early1_match_rise1_and_r_i_1 
       (.I0(early1_match_rise1_r[6]),
        .I1(early1_match_rise1_r[7]),
        .I2(early1_match_rise1_r[2]),
        .I3(early1_match_rise1_r[3]),
        .I4(\gen_pat_match_div2.early1_match_rise1_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div2.early1_match_rise1_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_pat_match_div2.early1_match_rise1_and_r_i_2 
       (.I0(pat2_match_rise1_r[1]),
        .I1(pat2_match_rise1_r[0]),
        .I2(pat2_match_rise1_r[5]),
        .I3(pat2_match_rise1_r[4]),
        .O(\gen_pat_match_div2.early1_match_rise1_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.early1_match_rise1_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.early1_match_rise1_and_r_i_1_n_0 ),
        .Q(early1_match_rise1_and_r),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_pat_match_div2.early2_data_match_r_i_1 
       (.I0(early2_match_rise1_and_r),
        .I1(early2_match_fall1_and_r),
        .I2(early2_match_fall0_and_r),
        .I3(early2_match_rise0_and_r),
        .O(early2_data_match_r0));
  FDRE \gen_pat_match_div2.early2_data_match_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(early2_data_match_r0),
        .Q(\gen_pat_match_div2.early2_data_match_r_reg_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div2.early2_match_fall0_and_r_i_1 
       (.I0(early1_match_fall0_r[6]),
        .I1(pat1_match_fall0_r[7]),
        .I2(early1_match_fall0_r[2]),
        .I3(pat1_match_fall0_r[3]),
        .I4(\gen_pat_match_div2.early2_match_fall0_and_r_i_2_n_0 ),
        .O(early2_match_fall0_and_r0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div2.early2_match_fall0_and_r_i_2 
       (.I0(pat1_match_fall0_r[0]),
        .I1(pat2_match_fall0_r[1]),
        .I2(pat1_match_fall0_r[4]),
        .I3(rd_active_r3),
        .I4(pat2_match_fall0_r[5]),
        .O(\gen_pat_match_div2.early2_match_fall0_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.early2_match_fall0_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(early2_match_fall0_and_r0),
        .Q(early2_match_fall0_and_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gen_pat_match_div2.early2_match_fall1_and_r_i_1 
       (.I0(early1_match_fall1_r[6]),
        .I1(rd_active_r3),
        .I2(early1_match_fall1_r[2]),
        .I3(pat1_match_fall1_r[7]),
        .I4(pat1_match_fall1_r[3]),
        .I5(\gen_pat_match_div2.early2_match_fall1_and_r_i_2_n_0 ),
        .O(early2_match_fall1_and_r0));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_pat_match_div2.early2_match_fall1_and_r_i_2 
       (.I0(pat1_match_fall1_r[1]),
        .I1(pat1_match_fall1_r[0]),
        .I2(pat1_match_fall1_r[5]),
        .I3(pat1_match_fall1_r[4]),
        .O(\gen_pat_match_div2.early2_match_fall1_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.early2_match_fall1_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(early2_match_fall1_and_r0),
        .Q(early2_match_fall1_and_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div2.early2_match_rise0_and_r_i_1 
       (.I0(early1_match_rise0_r[6]),
        .I1(pat1_match_rise0_r[7]),
        .I2(early1_match_rise0_r[2]),
        .I3(pat1_match_rise0_r[3]),
        .I4(\gen_pat_match_div2.early2_match_rise0_and_r_i_2_n_0 ),
        .O(early2_match_rise0_and_r0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div2.early2_match_rise0_and_r_i_2 
       (.I0(pat1_match_rise0_r[0]),
        .I1(pat2_match_rise0_r[1]),
        .I2(pat1_match_rise0_r[4]),
        .I3(rd_active_r3),
        .I4(pat2_match_rise0_r[5]),
        .O(\gen_pat_match_div2.early2_match_rise0_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.early2_match_rise0_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(early2_match_rise0_and_r0),
        .Q(early2_match_rise0_and_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gen_pat_match_div2.early2_match_rise1_and_r_i_1 
       (.I0(pat1_match_rise1_r[1]),
        .I1(pat1_match_rise1_r[5]),
        .I2(pat2_match_rise1_r[4]),
        .I3(pat2_match_rise1_r[0]),
        .I4(rd_active_r3),
        .I5(\gen_pat_match_div2.early2_match_rise1_and_r_i_2_n_0 ),
        .O(early2_match_rise1_and_r0));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_pat_match_div2.early2_match_rise1_and_r_i_2 
       (.I0(pat1_match_rise1_r[3]),
        .I1(pat1_match_rise1_r[2]),
        .I2(pat1_match_rise1_r[7]),
        .I3(pat1_match_rise1_r[6]),
        .O(\gen_pat_match_div2.early2_match_rise1_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.early2_match_rise1_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(early2_match_rise1_and_r0),
        .Q(early2_match_rise1_and_r),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[0].early1_match_fall0_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[0].sr_fall0_r_reg[0]_27 ),
        .Q(early1_match_fall0_r[0]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[0].early1_match_rise0_r[0]_i_1 
       (.I0(\gen_sr_div2.gen_sr[0].sr_rise0_r_reg[0]_19 ),
        .O(\gen_pat_match_div2.gen_pat_match[0].early1_match_rise0_r[0]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[0].early1_match_rise0_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[0].early1_match_rise0_r[0]_i_1_n_0 ),
        .Q(early1_match_rise0_r[0]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r[0]_i_1 
       (.I0(\gen_sr_div2.gen_sr[0].sr_fall0_r_reg[0]_27 ),
        .O(\gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r[0]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r[0]_i_1_n_0 ),
        .Q(pat1_match_fall0_r[0]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[0].pat1_match_fall1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[0].sr_fall1_r_reg[0]_11 ),
        .Q(pat1_match_fall1_r[0]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[0].pat1_match_rise0_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[0].sr_rise0_r_reg[0]_19 ),
        .Q(pat1_match_rise0_r[0]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r[0]_i_1 
       (.I0(\gen_sr_div2.gen_sr[0].sr_rise1_r_reg[0]_3 ),
        .O(\gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r[0]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r[0]_i_1_n_0 ),
        .Q(pat1_match_rise1_r[0]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[0].pat2_match_fall1_r[0]_i_1 
       (.I0(\gen_sr_div2.gen_sr[0].sr_fall1_r_reg[0]_11 ),
        .O(\gen_pat_match_div2.gen_pat_match[0].pat2_match_fall1_r[0]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[0].pat2_match_fall1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[0].pat2_match_fall1_r[0]_i_1_n_0 ),
        .Q(pat2_match_fall1_r[0]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[0].pat2_match_rise1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[0].sr_rise1_r_reg[0]_3 ),
        .Q(pat2_match_rise1_r[0]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[1].pat1_match_fall0_r[1]_i_1 
       (.I0(\gen_sr_div2.gen_sr[1].sr_fall0_r_reg[1]_28 ),
        .O(\gen_pat_match_div2.gen_pat_match[1].pat1_match_fall0_r[1]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[1].pat1_match_fall0_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[1].pat1_match_fall0_r[1]_i_1_n_0 ),
        .Q(pat1_match_fall0_r[1]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r[1]_i_1 
       (.I0(\gen_sr_div2.gen_sr[1].sr_fall1_r_reg[1]_12 ),
        .O(\gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r[1]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r[1]_i_1_n_0 ),
        .Q(pat1_match_fall1_r[1]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[1].pat1_match_rise0_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[1].sr_rise0_r_reg[1]_20 ),
        .Q(pat1_match_rise0_r[1]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[1].pat1_match_rise1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[1].sr_rise1_r_reg[1]_4 ),
        .Q(pat1_match_rise1_r[1]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[1].pat2_match_fall0_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[1].sr_fall0_r_reg[1]_28 ),
        .Q(pat2_match_fall0_r[1]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[1].pat2_match_fall1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[1].sr_fall1_r_reg[1]_12 ),
        .Q(pat2_match_fall1_r[1]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[1].pat2_match_rise0_r[1]_i_1 
       (.I0(\gen_sr_div2.gen_sr[1].sr_rise0_r_reg[1]_20 ),
        .O(\gen_pat_match_div2.gen_pat_match[1].pat2_match_rise0_r[1]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[1].pat2_match_rise0_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[1].pat2_match_rise0_r[1]_i_1_n_0 ),
        .Q(pat2_match_rise0_r[1]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[1].pat2_match_rise1_r[1]_i_1 
       (.I0(\gen_sr_div2.gen_sr[1].sr_rise1_r_reg[1]_4 ),
        .O(\gen_pat_match_div2.gen_pat_match[1].pat2_match_rise1_r[1]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[1].pat2_match_rise1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[1].pat2_match_rise1_r[1]_i_1_n_0 ),
        .Q(pat2_match_rise1_r[1]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[2].early1_match_fall0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[2].sr_fall0_r_reg[2]_29 ),
        .Q(early1_match_fall0_r[2]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[2].early1_match_fall1_r[2]_i_1 
       (.I0(\gen_sr_div2.gen_sr[2].sr_fall1_r_reg[2]_13 ),
        .O(\gen_pat_match_div2.gen_pat_match[2].early1_match_fall1_r[2]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[2].early1_match_fall1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[2].early1_match_fall1_r[2]_i_1_n_0 ),
        .Q(early1_match_fall1_r[2]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[2].early1_match_rise0_r[2]_i_1 
       (.I0(\gen_sr_div2.gen_sr[2].sr_rise0_r_reg[2]_21 ),
        .O(\gen_pat_match_div2.gen_pat_match[2].early1_match_rise0_r[2]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[2].early1_match_rise0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[2].early1_match_rise0_r[2]_i_1_n_0 ),
        .Q(early1_match_rise0_r[2]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[2].early1_match_rise1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[2].sr_rise1_r_reg[2]_5 ),
        .Q(early1_match_rise1_r[2]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r[2]_i_1 
       (.I0(\gen_sr_div2.gen_sr[2].sr_fall0_r_reg[2]_29 ),
        .O(\gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r[2]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r[2]_i_1_n_0 ),
        .Q(pat1_match_fall0_r[2]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[2].pat1_match_fall1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[2].sr_fall1_r_reg[2]_13 ),
        .Q(pat1_match_fall1_r[2]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[2].pat1_match_rise0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[2].sr_rise0_r_reg[2]_21 ),
        .Q(pat1_match_rise0_r[2]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[2].pat1_match_rise1_r[2]_i_1 
       (.I0(\gen_sr_div2.gen_sr[2].sr_rise1_r_reg[2]_5 ),
        .O(\gen_pat_match_div2.gen_pat_match[2].pat1_match_rise1_r[2]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[2].pat1_match_rise1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[2].pat1_match_rise1_r[2]_i_1_n_0 ),
        .Q(pat1_match_rise1_r[2]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[3].early1_match_fall1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[3].sr_fall1_r_reg[3]_14 ),
        .Q(early1_match_fall1_r[3]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[3].early1_match_rise1_r[3]_i_1 
       (.I0(\gen_sr_div2.gen_sr[3].sr_rise1_r_reg[3]_6 ),
        .O(\gen_pat_match_div2.gen_pat_match[3].early1_match_rise1_r[3]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[3].early1_match_rise1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[3].early1_match_rise1_r[3]_i_1_n_0 ),
        .Q(early1_match_rise1_r[3]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r[3]_i_1 
       (.I0(\gen_sr_div2.gen_sr[3].sr_fall0_r_reg[3]_30 ),
        .O(\gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r[3]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r[3]_i_1_n_0 ),
        .Q(pat1_match_fall0_r[3]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[3].pat1_match_fall1_r[3]_i_1 
       (.I0(\gen_sr_div2.gen_sr[3].sr_fall1_r_reg[3]_14 ),
        .O(\gen_pat_match_div2.gen_pat_match[3].pat1_match_fall1_r[3]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[3].pat1_match_fall1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[3].pat1_match_fall1_r[3]_i_1_n_0 ),
        .Q(pat1_match_fall1_r[3]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[3].pat1_match_rise0_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[3].sr_rise0_r_reg[3]_22 ),
        .Q(pat1_match_rise0_r[3]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[3].pat1_match_rise1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[3].sr_rise1_r_reg[3]_6 ),
        .Q(pat1_match_rise1_r[3]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[3].pat2_match_fall0_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[3].sr_fall0_r_reg[3]_30 ),
        .Q(pat2_match_fall0_r[3]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[3].pat2_match_rise0_r[3]_i_1 
       (.I0(\gen_sr_div2.gen_sr[3].sr_rise0_r_reg[3]_22 ),
        .O(\gen_pat_match_div2.gen_pat_match[3].pat2_match_rise0_r[3]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[3].pat2_match_rise0_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[3].pat2_match_rise0_r[3]_i_1_n_0 ),
        .Q(pat2_match_rise0_r[3]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[4].early1_match_fall0_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[4].sr_fall0_r_reg[4]_31 ),
        .Q(early1_match_fall0_r[4]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[4].early1_match_rise0_r[4]_i_1 
       (.I0(\gen_sr_div2.gen_sr[4].sr_rise0_r_reg[4]_23 ),
        .O(\gen_pat_match_div2.gen_pat_match[4].early1_match_rise0_r[4]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[4].early1_match_rise0_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[4].early1_match_rise0_r[4]_i_1_n_0 ),
        .Q(early1_match_rise0_r[4]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r[4]_i_1 
       (.I0(\gen_sr_div2.gen_sr[4].sr_fall0_r_reg[4]_31 ),
        .O(\gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r[4]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r[4]_i_1_n_0 ),
        .Q(pat1_match_fall0_r[4]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[4].pat1_match_fall1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[4].sr_fall1_r_reg[4]_15 ),
        .Q(pat1_match_fall1_r[4]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[4].pat1_match_rise0_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[4].sr_rise0_r_reg[4]_23 ),
        .Q(pat1_match_rise0_r[4]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r[4]_i_1 
       (.I0(\gen_sr_div2.gen_sr[4].sr_rise1_r_reg[4]_7 ),
        .O(\gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r[4]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r[4]_i_1_n_0 ),
        .Q(pat1_match_rise1_r[4]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[4].pat2_match_fall1_r[4]_i_1 
       (.I0(\gen_sr_div2.gen_sr[4].sr_fall1_r_reg[4]_15 ),
        .O(\gen_pat_match_div2.gen_pat_match[4].pat2_match_fall1_r[4]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[4].pat2_match_fall1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[4].pat2_match_fall1_r[4]_i_1_n_0 ),
        .Q(pat2_match_fall1_r[4]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[4].pat2_match_rise1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[4].sr_rise1_r_reg[4]_7 ),
        .Q(pat2_match_rise1_r[4]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[5].pat1_match_fall0_r[5]_i_1 
       (.I0(\gen_sr_div2.gen_sr[5].sr_fall0_r_reg[5]_32 ),
        .O(\gen_pat_match_div2.gen_pat_match[5].pat1_match_fall0_r[5]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[5].pat1_match_fall0_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[5].pat1_match_fall0_r[5]_i_1_n_0 ),
        .Q(pat1_match_fall0_r[5]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r[5]_i_1 
       (.I0(\gen_sr_div2.gen_sr[5].sr_fall1_r_reg[5]_16 ),
        .O(\gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r[5]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r[5]_i_1_n_0 ),
        .Q(pat1_match_fall1_r[5]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[5].pat1_match_rise0_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[5].sr_rise0_r_reg[5]_24 ),
        .Q(pat1_match_rise0_r[5]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[5].pat1_match_rise1_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[5].sr_rise1_r_reg[5]_8 ),
        .Q(pat1_match_rise1_r[5]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[5].pat2_match_fall0_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[5].sr_fall0_r_reg[5]_32 ),
        .Q(pat2_match_fall0_r[5]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[5].pat2_match_fall1_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[5].sr_fall1_r_reg[5]_16 ),
        .Q(pat2_match_fall1_r[5]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[5].pat2_match_rise0_r[5]_i_1 
       (.I0(\gen_sr_div2.gen_sr[5].sr_rise0_r_reg[5]_24 ),
        .O(\gen_pat_match_div2.gen_pat_match[5].pat2_match_rise0_r[5]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[5].pat2_match_rise0_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[5].pat2_match_rise0_r[5]_i_1_n_0 ),
        .Q(pat2_match_rise0_r[5]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[5].pat2_match_rise1_r[5]_i_1 
       (.I0(\gen_sr_div2.gen_sr[5].sr_rise1_r_reg[5]_8 ),
        .O(\gen_pat_match_div2.gen_pat_match[5].pat2_match_rise1_r[5]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[5].pat2_match_rise1_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[5].pat2_match_rise1_r[5]_i_1_n_0 ),
        .Q(pat2_match_rise1_r[5]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[6].early1_match_fall0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[6].sr_fall0_r_reg[6]_33 ),
        .Q(early1_match_fall0_r[6]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[6].early1_match_fall1_r[6]_i_1 
       (.I0(\gen_sr_div2.gen_sr[6].sr_fall1_r_reg[6]_17 ),
        .O(\gen_pat_match_div2.gen_pat_match[6].early1_match_fall1_r[6]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[6].early1_match_fall1_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[6].early1_match_fall1_r[6]_i_1_n_0 ),
        .Q(early1_match_fall1_r[6]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[6].early1_match_rise0_r[6]_i_1 
       (.I0(\gen_sr_div2.gen_sr[6].sr_rise0_r_reg[6]_25 ),
        .O(\gen_pat_match_div2.gen_pat_match[6].early1_match_rise0_r[6]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[6].early1_match_rise0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[6].early1_match_rise0_r[6]_i_1_n_0 ),
        .Q(early1_match_rise0_r[6]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[6].early1_match_rise1_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[6].sr_rise1_r_reg[6]_9 ),
        .Q(early1_match_rise1_r[6]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r[6]_i_1 
       (.I0(\gen_sr_div2.gen_sr[6].sr_fall0_r_reg[6]_33 ),
        .O(\gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r[6]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r[6]_i_1_n_0 ),
        .Q(pat1_match_fall0_r[6]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[6].pat1_match_fall1_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[6].sr_fall1_r_reg[6]_17 ),
        .Q(pat1_match_fall1_r[6]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[6].pat1_match_rise0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[6].sr_rise0_r_reg[6]_25 ),
        .Q(pat1_match_rise0_r[6]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[6].pat1_match_rise1_r[6]_i_1 
       (.I0(\gen_sr_div2.gen_sr[6].sr_rise1_r_reg[6]_9 ),
        .O(\gen_pat_match_div2.gen_pat_match[6].pat1_match_rise1_r[6]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[6].pat1_match_rise1_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[6].pat1_match_rise1_r[6]_i_1_n_0 ),
        .Q(pat1_match_rise1_r[6]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[7].early1_match_fall1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[7].sr_fall1_r_reg[7]_18 ),
        .Q(early1_match_fall1_r[7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[7].early1_match_rise1_r[7]_i_1 
       (.I0(\gen_sr_div2.gen_sr[7].sr_rise1_r_reg[7]_10 ),
        .O(\gen_pat_match_div2.gen_pat_match[7].early1_match_rise1_r[7]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[7].early1_match_rise1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[7].early1_match_rise1_r[7]_i_1_n_0 ),
        .Q(early1_match_rise1_r[7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r[7]_i_1 
       (.I0(\gen_sr_div2.gen_sr[7].sr_fall0_r_reg[7]_34 ),
        .O(\gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r[7]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r[7]_i_1_n_0 ),
        .Q(pat1_match_fall0_r[7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[7].pat1_match_fall1_r[7]_i_1 
       (.I0(\gen_sr_div2.gen_sr[7].sr_fall1_r_reg[7]_18 ),
        .O(\gen_pat_match_div2.gen_pat_match[7].pat1_match_fall1_r[7]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[7].pat1_match_fall1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[7].pat1_match_fall1_r[7]_i_1_n_0 ),
        .Q(pat1_match_fall1_r[7]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[7].pat1_match_rise0_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[7].sr_rise0_r_reg[7]_26 ),
        .Q(pat1_match_rise0_r[7]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[7].pat1_match_rise1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[7].sr_rise1_r_reg[7]_10 ),
        .Q(pat1_match_rise1_r[7]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[7].pat2_match_fall0_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[7].sr_fall0_r_reg[7]_34 ),
        .Q(pat2_match_fall0_r[7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[7].pat2_match_rise0_r[7]_i_1 
       (.I0(\gen_sr_div2.gen_sr[7].sr_rise0_r_reg[7]_26 ),
        .O(\gen_pat_match_div2.gen_pat_match[7].pat2_match_rise0_r[7]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[7].pat2_match_rise0_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[7].pat2_match_rise0_r[7]_i_1_n_0 ),
        .Q(pat2_match_rise0_r[7]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.pat1_data_match_r1_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(pat1_data_match_r),
        .Q(pat1_data_match_r1),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_pat_match_div2.pat1_data_match_r_i_1 
       (.I0(pat1_match_rise0_and_r),
        .I1(pat1_match_rise1_and_r),
        .I2(pat1_match_fall0_and_r),
        .I3(pat1_match_fall1_and_r),
        .O(pat1_data_match_r0));
  FDRE \gen_pat_match_div2.pat1_data_match_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(pat1_data_match_r0),
        .Q(pat1_data_match_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div2.pat1_match_fall0_and_r_i_1 
       (.I0(pat1_match_fall0_r[0]),
        .I1(pat1_match_fall0_r[2]),
        .I2(pat1_match_fall0_r[4]),
        .I3(pat1_match_fall0_r[6]),
        .I4(\gen_pat_match_div2.pat1_match_fall0_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div2.pat1_match_fall0_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_pat_match_div2.pat1_match_fall0_and_r_i_2 
       (.I0(pat1_match_fall0_r[3]),
        .I1(pat1_match_fall0_r[1]),
        .I2(pat1_match_fall0_r[7]),
        .I3(pat1_match_fall0_r[5]),
        .O(\gen_pat_match_div2.pat1_match_fall0_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.pat1_match_fall0_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.pat1_match_fall0_and_r_i_1_n_0 ),
        .Q(pat1_match_fall0_and_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_pat_match_div2.pat1_match_fall1_and_r_i_1 
       (.I0(pat1_match_fall1_r[4]),
        .I1(pat1_match_fall1_r[5]),
        .I2(pat1_match_fall1_r[0]),
        .I3(pat1_match_fall1_r[1]),
        .I4(\gen_pat_match_div2.pat1_match_fall1_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div2.pat1_match_fall1_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_pat_match_div2.pat1_match_fall1_and_r_i_2 
       (.I0(pat1_match_fall1_r[7]),
        .I1(pat1_match_fall1_r[3]),
        .I2(pat1_match_fall1_r[6]),
        .I3(pat1_match_fall1_r[2]),
        .O(\gen_pat_match_div2.pat1_match_fall1_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.pat1_match_fall1_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.pat1_match_fall1_and_r_i_1_n_0 ),
        .Q(pat1_match_fall1_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div2.pat1_match_rise0_and_r_i_1 
       (.I0(pat1_match_rise0_r[0]),
        .I1(pat1_match_rise0_r[2]),
        .I2(pat1_match_rise0_r[4]),
        .I3(pat1_match_rise0_r[6]),
        .I4(\gen_pat_match_div2.pat1_match_rise0_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div2.pat1_match_rise0_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_pat_match_div2.pat1_match_rise0_and_r_i_2 
       (.I0(pat1_match_rise0_r[3]),
        .I1(pat1_match_rise0_r[1]),
        .I2(pat1_match_rise0_r[7]),
        .I3(pat1_match_rise0_r[5]),
        .O(\gen_pat_match_div2.pat1_match_rise0_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.pat1_match_rise0_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.pat1_match_rise0_and_r_i_1_n_0 ),
        .Q(pat1_match_rise0_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div2.pat1_match_rise1_and_r_i_1 
       (.I0(pat1_match_rise1_r[4]),
        .I1(pat1_match_rise1_r[5]),
        .I2(pat1_match_rise1_r[0]),
        .I3(pat1_match_rise1_r[1]),
        .I4(\gen_pat_match_div2.early2_match_rise1_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div2.pat1_match_rise1_and_r_i_1_n_0 ));
  FDRE \gen_pat_match_div2.pat1_match_rise1_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.pat1_match_rise1_and_r_i_1_n_0 ),
        .Q(pat1_match_rise1_and_r),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_pat_match_div2.pat2_data_match_r_i_1 
       (.I0(pat2_match_rise0_and_r),
        .I1(pat2_match_fall1_and_r),
        .I2(pat2_match_fall0_and_r),
        .I3(pat2_match_rise1_and_r),
        .O(pat2_data_match_r0));
  FDRE \gen_pat_match_div2.pat2_data_match_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(pat2_data_match_r0),
        .Q(pat2_data_match_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div2.pat2_match_fall0_and_r_i_1 
       (.I0(pat1_match_fall0_r[6]),
        .I1(pat2_match_fall0_r[7]),
        .I2(pat1_match_fall0_r[2]),
        .I3(pat2_match_fall0_r[3]),
        .I4(\gen_pat_match_div2.early2_match_fall0_and_r_i_2_n_0 ),
        .O(pat2_match_fall0_and_r0));
  FDRE \gen_pat_match_div2.pat2_match_fall0_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(pat2_match_fall0_and_r0),
        .Q(pat2_match_fall0_and_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gen_pat_match_div2.pat2_match_fall1_and_r_i_1 
       (.I0(pat1_match_fall1_r[7]),
        .I1(pat1_match_fall1_r[3]),
        .I2(pat1_match_fall1_r[6]),
        .I3(pat1_match_fall1_r[2]),
        .I4(rd_active_r3),
        .I5(\gen_pat_match_div2.early1_match_fall1_and_r_i_2_n_0 ),
        .O(pat2_match_fall1_and_r0));
  FDRE \gen_pat_match_div2.pat2_match_fall1_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(pat2_match_fall1_and_r0),
        .Q(pat2_match_fall1_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div2.pat2_match_rise0_and_r_i_1 
       (.I0(pat1_match_rise0_r[6]),
        .I1(pat2_match_rise0_r[7]),
        .I2(pat1_match_rise0_r[2]),
        .I3(pat2_match_rise0_r[3]),
        .I4(\gen_pat_match_div2.early2_match_rise0_and_r_i_2_n_0 ),
        .O(pat2_match_rise0_and_r0));
  FDRE \gen_pat_match_div2.pat2_match_rise0_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(pat2_match_rise0_and_r0),
        .Q(pat2_match_rise0_and_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gen_pat_match_div2.pat2_match_rise1_and_r_i_1 
       (.I0(rd_active_r3),
        .I1(\gen_pat_match_div2.early2_match_rise1_and_r_i_2_n_0 ),
        .I2(pat2_match_rise1_r[4]),
        .I3(pat2_match_rise1_r[5]),
        .I4(pat2_match_rise1_r[0]),
        .I5(pat2_match_rise1_r[1]),
        .O(pat2_match_rise1_and_r0));
  FDRE \gen_pat_match_div2.pat2_match_rise1_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(pat2_match_rise1_and_r0),
        .Q(pat2_match_rise1_and_r),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.pat_data_match_valid_r_i_1 
       (.I0(rd_active_r4),
        .I1(rd_active_r5),
        .O(\gen_pat_match_div2.pat_data_match_valid_r_i_1_n_0 ));
  FDRE \gen_pat_match_div2.pat_data_match_valid_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.pat_data_match_valid_r_i_1_n_0 ),
        .Q(\gen_pat_match_div2.pat_data_match_valid_r_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[0].sr_fall0_r_reg[0][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg_n_0_[0] ),
        .Q(\gen_sr_div2.gen_sr[0].sr_fall0_r_reg[0]_27 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[0].sr_fall1_r_reg[0][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg_n_0_[0] ),
        .Q(\gen_sr_div2.gen_sr[0].sr_fall1_r_reg[0]_11 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[0].sr_rise0_r_reg[0][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg_n_0_[0] ),
        .Q(\gen_sr_div2.gen_sr[0].sr_rise0_r_reg[0]_19 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[0].sr_rise1_r_reg[0][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg_n_0_[0] ),
        .Q(\gen_sr_div2.gen_sr[0].sr_rise1_r_reg[0]_3 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[1].sr_fall0_r_reg[1][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg_n_0_[1] ),
        .Q(\gen_sr_div2.gen_sr[1].sr_fall0_r_reg[1]_28 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[1].sr_fall1_r_reg[1][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg_n_0_[1] ),
        .Q(\gen_sr_div2.gen_sr[1].sr_fall1_r_reg[1]_12 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[1].sr_rise0_r_reg[1][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg_n_0_[1] ),
        .Q(\gen_sr_div2.gen_sr[1].sr_rise0_r_reg[1]_20 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[1].sr_rise1_r_reg[1][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg_n_0_[1] ),
        .Q(\gen_sr_div2.gen_sr[1].sr_rise1_r_reg[1]_4 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[2].sr_fall0_r_reg[2][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg_n_0_[2] ),
        .Q(\gen_sr_div2.gen_sr[2].sr_fall0_r_reg[2]_29 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[2].sr_fall1_r_reg[2][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg_n_0_[2] ),
        .Q(\gen_sr_div2.gen_sr[2].sr_fall1_r_reg[2]_13 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[2].sr_rise0_r_reg[2][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg_n_0_[2] ),
        .Q(\gen_sr_div2.gen_sr[2].sr_rise0_r_reg[2]_21 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[2].sr_rise1_r_reg[2][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg_n_0_[2] ),
        .Q(\gen_sr_div2.gen_sr[2].sr_rise1_r_reg[2]_5 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[3].sr_fall0_r_reg[3][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg_n_0_[3] ),
        .Q(\gen_sr_div2.gen_sr[3].sr_fall0_r_reg[3]_30 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[3].sr_fall1_r_reg[3][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg_n_0_[3] ),
        .Q(\gen_sr_div2.gen_sr[3].sr_fall1_r_reg[3]_14 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[3].sr_rise0_r_reg[3][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg_n_0_[3] ),
        .Q(\gen_sr_div2.gen_sr[3].sr_rise0_r_reg[3]_22 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[3].sr_rise1_r_reg[3][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg_n_0_[3] ),
        .Q(\gen_sr_div2.gen_sr[3].sr_rise1_r_reg[3]_6 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[4].sr_fall0_r_reg[4][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg_n_0_[4] ),
        .Q(\gen_sr_div2.gen_sr[4].sr_fall0_r_reg[4]_31 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[4].sr_fall1_r_reg[4][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg_n_0_[4] ),
        .Q(\gen_sr_div2.gen_sr[4].sr_fall1_r_reg[4]_15 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[4].sr_rise0_r_reg[4][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg_n_0_[4] ),
        .Q(\gen_sr_div2.gen_sr[4].sr_rise0_r_reg[4]_23 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[4].sr_rise1_r_reg[4][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg_n_0_[4] ),
        .Q(\gen_sr_div2.gen_sr[4].sr_rise1_r_reg[4]_7 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[5].sr_fall0_r_reg[5][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg_n_0_[5] ),
        .Q(\gen_sr_div2.gen_sr[5].sr_fall0_r_reg[5]_32 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[5].sr_fall1_r_reg[5][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg_n_0_[5] ),
        .Q(\gen_sr_div2.gen_sr[5].sr_fall1_r_reg[5]_16 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[5].sr_rise0_r_reg[5][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg_n_0_[5] ),
        .Q(\gen_sr_div2.gen_sr[5].sr_rise0_r_reg[5]_24 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[5].sr_rise1_r_reg[5][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg_n_0_[5] ),
        .Q(\gen_sr_div2.gen_sr[5].sr_rise1_r_reg[5]_8 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[6].sr_fall0_r_reg[6][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg_n_0_[6] ),
        .Q(\gen_sr_div2.gen_sr[6].sr_fall0_r_reg[6]_33 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[6].sr_fall1_r_reg[6][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg_n_0_[6] ),
        .Q(\gen_sr_div2.gen_sr[6].sr_fall1_r_reg[6]_17 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[6].sr_rise0_r_reg[6][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg_n_0_[6] ),
        .Q(\gen_sr_div2.gen_sr[6].sr_rise0_r_reg[6]_25 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[6].sr_rise1_r_reg[6][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg_n_0_[6] ),
        .Q(\gen_sr_div2.gen_sr[6].sr_rise1_r_reg[6]_9 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[7].sr_fall0_r_reg[7][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg_n_0_[7] ),
        .Q(\gen_sr_div2.gen_sr[7].sr_fall0_r_reg[7]_34 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[7].sr_fall1_r_reg[7][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg_n_0_[7] ),
        .Q(\gen_sr_div2.gen_sr[7].sr_fall1_r_reg[7]_18 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[7].sr_rise0_r_reg[7][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg_n_0_[7] ),
        .Q(\gen_sr_div2.gen_sr[7].sr_rise0_r_reg[7]_26 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[7].sr_rise1_r_reg[7][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg_n_0_[7] ),
        .Q(\gen_sr_div2.gen_sr[7].sr_rise1_r_reg[7]_10 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFBFB0000F000)) 
    idelay_ld_done_i_1
       (.I0(\cal2_state_r_reg_n_0_[0] ),
        .I1(\cal2_state_r_reg_n_0_[1] ),
        .I2(\cal2_state_r_reg_n_0_[2] ),
        .I3(idelay_ld_done_i_2_n_0),
        .I4(\cal2_state_r_reg_n_0_[3] ),
        .I5(idelay_ld_done_reg_n_0),
        .O(idelay_ld_done_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    idelay_ld_done_i_2
       (.I0(\cal2_state_r_reg_n_0_[0] ),
        .I1(tap_inc_wait_cnt_reg__0[2]),
        .I2(tap_inc_wait_cnt_reg__0[1]),
        .I3(tap_inc_wait_cnt_reg__0[0]),
        .I4(tap_inc_wait_cnt_reg__0[3]),
        .I5(\cal2_state_r_reg_n_0_[1] ),
        .O(idelay_ld_done_i_2_n_0));
  FDRE idelay_ld_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(idelay_ld_done_i_1_n_0),
        .Q(idelay_ld_done_reg_n_0),
        .R(rstdiv0_sync_r1_reg_rep__2));
  LUT6 #(
    .INIT(64'hFFFF0BFB00000808)) 
    idelay_ld_i_1
       (.I0(\gen_pat_match_div2.pat_data_match_valid_r_reg_n_0 ),
        .I1(idelay_ld_i_2_n_0),
        .I2(\cal2_state_r_reg_n_0_[2] ),
        .I3(idelay_ld_done_i_2_n_0),
        .I4(\cal2_state_r_reg_n_0_[3] ),
        .I5(idelay_ld),
        .O(idelay_ld_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT5 #(
    .INIT(32'h00002000)) 
    idelay_ld_i_2
       (.I0(\cal2_state_r_reg_n_0_[0] ),
        .I1(idelay_ld_done_reg_n_0),
        .I2(\cal2_state_r[3]_i_7_n_0 ),
        .I3(\gen_pat_match_div2.pat_data_match_valid_r_reg_n_0 ),
        .I4(\cal2_state_r_reg_n_0_[1] ),
        .O(idelay_ld_i_2_n_0));
  FDRE idelay_ld_reg
       (.C(CLK),
        .CE(1'b1),
        .D(idelay_ld_i_1_n_0),
        .Q(idelay_ld),
        .R(rstdiv0_sync_r1_reg_rep__2));
  LUT3 #(
    .INIT(8'hFD)) 
    \idelay_tap_cnt_r[0][0][3]_i_6 
       (.I0(idelay_ld),
        .I1(po_stg2_wrcal_cnt_0),
        .I2(idelay_ce_int),
        .O(\idelay_tap_cnt_r_reg[0][0][0] ));
  LUT6 #(
    .INIT(64'hEEEEAAFAEEEEAAAA)) 
    \idelay_tap_cnt_r[0][1][3]_i_2 
       (.I0(rstdiv0_sync_r1_reg_rep__10),
        .I1(\rnk_cnt_r_reg[1] ),
        .I2(idelay_ld),
        .I3(po_stg2_wrcal_cnt_0),
        .I4(idelay_ce_int),
        .I5(Q),
        .O(\idelay_tap_cnt_r_reg[0][1][1] ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT5 #(
    .INIT(32'hFFFF00E0)) 
    \input_[0].iserdes_dq_.idelay_dq.idelaye2_i_2 
       (.I0(calib_in_common),
        .I1(\calib_sel_reg[1] ),
        .I2(idelay_ld),
        .I3(calib_zero_inputs),
        .I4(idelay_ld_rst),
        .O(LD0_0));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT5 #(
    .INIT(32'hFFFF00B0)) 
    \input_[1].iserdes_dq_.idelay_dq.idelaye2_i_2 
       (.I0(calib_in_common),
        .I1(\calib_sel_reg[1] ),
        .I2(idelay_ld),
        .I3(calib_zero_inputs),
        .I4(idelay_ld_rst),
        .O(LD0));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \not_empty_wait_cnt[0]_i_1 
       (.I0(\not_empty_wait_cnt_reg_n_0_[0] ),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \not_empty_wait_cnt[1]_i_1 
       (.I0(\not_empty_wait_cnt_reg_n_0_[0] ),
        .I1(\not_empty_wait_cnt_reg_n_0_[1] ),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \not_empty_wait_cnt[2]_i_1 
       (.I0(\not_empty_wait_cnt_reg_n_0_[2] ),
        .I1(\not_empty_wait_cnt_reg_n_0_[1] ),
        .I2(\not_empty_wait_cnt_reg_n_0_[0] ),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \not_empty_wait_cnt[3]_i_1 
       (.I0(\not_empty_wait_cnt_reg_n_0_[3] ),
        .I1(\not_empty_wait_cnt_reg_n_0_[0] ),
        .I2(\not_empty_wait_cnt_reg_n_0_[1] ),
        .I3(\not_empty_wait_cnt_reg_n_0_[2] ),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDFF)) 
    \not_empty_wait_cnt[4]_i_1 
       (.I0(wrcal_rd_wait),
        .I1(\cal2_state_r_reg_n_0_[2] ),
        .I2(\cal2_state_r_reg_n_0_[1] ),
        .I3(\cal2_state_r_reg_n_0_[0] ),
        .I4(rstdiv0_sync_r1_reg_rep__12),
        .I5(\cal2_state_r_reg_n_0_[3] ),
        .O(\not_empty_wait_cnt[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \not_empty_wait_cnt[4]_i_2 
       (.I0(\not_empty_wait_cnt_reg_n_0_[4] ),
        .I1(\not_empty_wait_cnt_reg_n_0_[2] ),
        .I2(\not_empty_wait_cnt_reg_n_0_[1] ),
        .I3(\not_empty_wait_cnt_reg_n_0_[0] ),
        .I4(\not_empty_wait_cnt_reg_n_0_[3] ),
        .O(p_0_in[4]));
  FDRE \not_empty_wait_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(\not_empty_wait_cnt_reg_n_0_[0] ),
        .R(\not_empty_wait_cnt[4]_i_1_n_0 ));
  FDRE \not_empty_wait_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(\not_empty_wait_cnt_reg_n_0_[1] ),
        .R(\not_empty_wait_cnt[4]_i_1_n_0 ));
  FDRE \not_empty_wait_cnt_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(\not_empty_wait_cnt_reg_n_0_[2] ),
        .R(\not_empty_wait_cnt[4]_i_1_n_0 ));
  FDRE \not_empty_wait_cnt_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(\not_empty_wait_cnt_reg_n_0_[3] ),
        .R(\not_empty_wait_cnt[4]_i_1_n_0 ));
  FDRE \not_empty_wait_cnt_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(\not_empty_wait_cnt_reg_n_0_[4] ),
        .R(\not_empty_wait_cnt[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF04FF00000400)) 
    pat1_detect_i_1
       (.I0(pat2_data_match_r),
        .I1(pat1_data_match_r1),
        .I2(\cal2_state_r_reg_n_0_[1] ),
        .I3(pat1_detect_i_2_n_0),
        .I4(\cal2_state_r_reg_n_0_[3] ),
        .I5(pat1_detect_reg_n_0),
        .O(pat1_detect_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000055552000)) 
    pat1_detect_i_2
       (.I0(\cal2_state_r_reg_n_0_[0] ),
        .I1(pat2_data_match_r),
        .I2(pat1_data_match_r1),
        .I3(\gen_pat_match_div2.pat_data_match_valid_r_reg_n_0 ),
        .I4(\cal2_state_r_reg_n_0_[1] ),
        .I5(\cal2_state_r_reg_n_0_[2] ),
        .O(pat1_detect_i_2_n_0));
  FDRE pat1_detect_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pat1_detect_i_1_n_0),
        .Q(pat1_detect_reg_n_0),
        .R(rstdiv0_sync_r1_reg_rep__2));
  LUT3 #(
    .INIT(8'hFE)) 
    phy_if_reset_i_1
       (.I0(reset_if),
        .I1(phy_if_reset_w),
        .I2(wrlvl_final_if_rst),
        .O(phy_if_reset0));
  FDRE \po_stg2_wrcal_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wrcal_dqs_cnt_r_reg_n_0_[0] ),
        .Q(Q),
        .R(1'b0));
  FDRE \po_stg2_wrcal_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(wrcal_dqs_cnt_r),
        .Q(po_stg2_wrcal_cnt_0),
        .R(1'b0));
  FDRE rd_active_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rd_active_r),
        .Q(rd_active_r1),
        .R(1'b0));
  FDRE rd_active_r2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rd_active_r1),
        .Q(rd_active_r2),
        .R(1'b0));
  FDRE rd_active_r3_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rd_active_r2),
        .Q(rd_active_r3),
        .R(1'b0));
  FDRE rd_active_r4_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rd_active_r3),
        .Q(rd_active_r4),
        .R(1'b0));
  FDRE rd_active_r5_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rd_active_r4),
        .Q(rd_active_r5),
        .R(1'b0));
  FDRE rd_active_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(phy_rddata_en),
        .Q(rd_active_r),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \tap_inc_wait_cnt[0]_i_1 
       (.I0(tap_inc_wait_cnt_reg__0[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tap_inc_wait_cnt[1]_i_1 
       (.I0(tap_inc_wait_cnt_reg__0[0]),
        .I1(tap_inc_wait_cnt_reg__0[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \tap_inc_wait_cnt[2]_i_1 
       (.I0(tap_inc_wait_cnt_reg__0[2]),
        .I1(tap_inc_wait_cnt_reg__0[1]),
        .I2(tap_inc_wait_cnt_reg__0[0]),
        .O(p_0_in__0[2]));
  LUT5 #(
    .INIT(32'hFFFFBAFF)) 
    \tap_inc_wait_cnt[3]_i_1 
       (.I0(rstdiv0_sync_r1_reg_rep__12),
        .I1(\cal2_state_r_reg_n_0_[0] ),
        .I2(\cal2_state_r_reg_n_0_[1] ),
        .I3(\cal2_state_r_reg_n_0_[2] ),
        .I4(\cal2_state_r_reg_n_0_[3] ),
        .O(\tap_inc_wait_cnt[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \tap_inc_wait_cnt[3]_i_2 
       (.I0(tap_inc_wait_cnt_reg__0[3]),
        .I1(tap_inc_wait_cnt_reg__0[0]),
        .I2(tap_inc_wait_cnt_reg__0[1]),
        .I3(tap_inc_wait_cnt_reg__0[2]),
        .O(p_0_in__0[3]));
  FDRE \tap_inc_wait_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(tap_inc_wait_cnt_reg__0[0]),
        .R(\tap_inc_wait_cnt[3]_i_1_n_0 ));
  FDRE \tap_inc_wait_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(tap_inc_wait_cnt_reg__0[1]),
        .R(\tap_inc_wait_cnt[3]_i_1_n_0 ));
  FDRE \tap_inc_wait_cnt_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(tap_inc_wait_cnt_reg__0[2]),
        .R(\tap_inc_wait_cnt[3]_i_1_n_0 ));
  FDRE \tap_inc_wait_cnt_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(tap_inc_wait_cnt_reg__0[3]),
        .R(\tap_inc_wait_cnt[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    wrcal_done_i_1
       (.I0(cal2_done_r),
        .I1(wrcal_done_reg_0),
        .O(wrcal_done_i_1_n_0));
  FDRE wrcal_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wrcal_done_i_1_n_0),
        .Q(wrcal_done_reg_0),
        .R(rstdiv0_sync_r1_reg_rep__2));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'h34)) 
    \wrcal_dqs_cnt_r[0]_i_1 
       (.I0(\cal2_state_r_reg_n_0_[2] ),
        .I1(\wrcal_dqs_cnt_r[1]_i_2_n_0 ),
        .I2(\wrcal_dqs_cnt_r_reg_n_0_[0] ),
        .O(\wrcal_dqs_cnt_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'h1F20)) 
    \wrcal_dqs_cnt_r[1]_i_1 
       (.I0(\wrcal_dqs_cnt_r_reg_n_0_[0] ),
        .I1(\cal2_state_r_reg_n_0_[2] ),
        .I2(\wrcal_dqs_cnt_r[1]_i_2_n_0 ),
        .I3(wrcal_dqs_cnt_r),
        .O(\wrcal_dqs_cnt_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \wrcal_dqs_cnt_r[1]_i_2 
       (.I0(\cal2_state_r_reg_n_0_[2] ),
        .I1(\cal2_state_r_reg_n_0_[0] ),
        .I2(\wrcal_dqs_cnt_r[1]_i_3_n_0 ),
        .I3(prech_done),
        .I4(\cal2_state_r_reg_n_0_[1] ),
        .I5(\cal2_state_r_reg_n_0_[3] ),
        .O(\wrcal_dqs_cnt_r[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \wrcal_dqs_cnt_r[1]_i_3 
       (.I0(wrcal_dqs_cnt_r),
        .I1(\wrcal_dqs_cnt_r_reg_n_0_[0] ),
        .O(\wrcal_dqs_cnt_r[1]_i_3_n_0 ));
  FDRE \wrcal_dqs_cnt_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wrcal_dqs_cnt_r[0]_i_1_n_0 ),
        .Q(\wrcal_dqs_cnt_r_reg_n_0_[0] ),
        .R(rstdiv0_sync_r1_reg_rep__2));
  FDRE \wrcal_dqs_cnt_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wrcal_dqs_cnt_r[1]_i_1_n_0 ),
        .Q(wrcal_dqs_cnt_r),
        .R(rstdiv0_sync_r1_reg_rep__2));
  FDRE wrcal_prech_req_reg
       (.C(CLK),
        .CE(1'b1),
        .D(cal2_prech_req_r),
        .Q(wrcal_prech_req),
        .R(rstdiv0_sync_r1_reg_rep__2));
  LUT6 #(
    .INIT(64'h00A8FFFF00A80000)) 
    wrlvl_byte_redo_i_1
       (.I0(\gen_pat_match_div2.early2_data_match_r_reg_n_0 ),
        .I1(early1_data_match_r1),
        .I2(early1_detect_reg_n_0),
        .I3(\cal2_state_r_reg_n_0_[1] ),
        .I4(wrlvl_byte_redo_i_2_n_0),
        .I5(wrlvl_byte_redo),
        .O(wrlvl_byte_redo_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    wrlvl_byte_redo_i_2
       (.I0(\cal2_state_r_reg_n_0_[2] ),
        .I1(\cal2_state_r_reg_n_0_[0] ),
        .I2(wrlvl_byte_redo_i_3_n_0),
        .I3(\gen_pat_match_div2.pat_data_match_valid_r_reg_n_0 ),
        .I4(\cal2_state_r_reg_n_0_[1] ),
        .I5(\cal2_state_r_reg_n_0_[3] ),
        .O(wrlvl_byte_redo_i_2_n_0));
  LUT6 #(
    .INIT(64'h0707070000000000)) 
    wrlvl_byte_redo_i_3
       (.I0(pat1_detect_reg_n_0),
        .I1(pat2_data_match_r),
        .I2(pat1_data_match_r1),
        .I3(early1_data_match_r1),
        .I4(early1_detect_reg_n_0),
        .I5(\gen_pat_match_div2.early2_data_match_r_reg_n_0 ),
        .O(wrlvl_byte_redo_i_3_n_0));
  FDRE wrlvl_byte_redo_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wrlvl_byte_redo_i_1_n_0),
        .Q(wrlvl_byte_redo),
        .R(rstdiv0_sync_r1_reg_rep__2));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_phy_wrlvl_off_delay" *) 
module ddr_axi_mig_7series_v2_4_ddr_phy_wrlvl_off_delay
   (po_ck_addr_cmd_delay_done,
    dqs_po_dec_done,
    \calib_zero_ctrl_reg[0] ,
    C_po_coarse_enable63_out,
    D_po_coarse_enable90_out,
    A_po_coarse_enable128_out,
    po_en_s2_f,
    phy_mc_go,
    CLK,
    pi_fine_dly_dec_done,
    fine_adjust_done_r_reg,
    rd_data_offset_cal_done,
    calib_sel0,
    calib_zero_inputs,
    \calib_sel_reg[1] ,
    calib_in_common,
    calib_zero_ctrl,
    rstdiv0_sync_r1_reg_rep__13,
    rstdiv0_sync_r1_reg_rep__3);
  output po_ck_addr_cmd_delay_done;
  output dqs_po_dec_done;
  output \calib_zero_ctrl_reg[0] ;
  output C_po_coarse_enable63_out;
  output D_po_coarse_enable90_out;
  output A_po_coarse_enable128_out;
  output po_en_s2_f;
  input phy_mc_go;
  input CLK;
  input pi_fine_dly_dec_done;
  input fine_adjust_done_r_reg;
  input rd_data_offset_cal_done;
  input calib_sel0;
  input calib_zero_inputs;
  input \calib_sel_reg[1] ;
  input calib_in_common;
  input calib_zero_ctrl;
  input rstdiv0_sync_r1_reg_rep__13;
  input [0:0]rstdiv0_sync_r1_reg_rep__3;

  wire A_po_coarse_enable128_out;
  wire CLK;
  wire C_po_coarse_enable63_out;
  wire D_po_coarse_enable90_out;
  wire calib_in_common;
  wire calib_sel0;
  wire \calib_sel_reg[1] ;
  wire calib_zero_ctrl;
  wire \calib_zero_ctrl_reg[0] ;
  wire calib_zero_inputs;
  wire cmd_delay_start_r5_reg_srl5_n_0;
  wire cmd_delay_start_r6_reg_n_0;
  wire delay_cnt_r0;
  wire [5:0]delay_cnt_r0__0;
  wire \delay_cnt_r[5]_i_1_n_0 ;
  wire \delay_cnt_r[5]_i_4_n_0 ;
  wire [5:0]delay_cnt_r_reg__0;
  wire delay_done;
  wire delay_done_i_1_n_0;
  wire delay_done_i_2_n_0;
  wire delay_done_i_3_n_0;
  wire delay_done_r3_reg_srl3_n_0;
  wire dqs_po_dec_done;
  wire fine_adjust_done_r_reg;
  wire [1:0]lane_cnt_dqs_c_r;
  wire lane_cnt_dqs_c_r0;
  wire \lane_cnt_dqs_c_r[0]_i_1_n_0 ;
  wire \lane_cnt_dqs_c_r[1]_i_1_n_0 ;
  wire [1:0]lane_cnt_po_r;
  wire lane_cnt_po_r0;
  wire \lane_cnt_po_r[0]_i_1_n_0 ;
  wire \lane_cnt_po_r[0]_i_2_n_0 ;
  wire \lane_cnt_po_r[1]_i_1_n_0 ;
  wire phy_mc_go;
  wire pi_fine_dly_dec_done;
  wire pi_fine_dly_dec_done_r;
  wire po_ck_addr_cmd_delay_done;
  wire po_delay_cnt_r0;
  wire [5:0]po_delay_cnt_r0__0;
  wire \po_delay_cnt_r[5]_i_1_n_0 ;
  wire \po_delay_cnt_r[5]_i_4_n_0 ;
  wire [5:0]po_delay_cnt_r_reg__0;
  wire po_delay_done;
  wire po_delay_done_i_1_n_0;
  wire po_delay_done_i_2_n_0;
  wire po_delay_done_r3_reg_srl3_n_0;
  wire po_en_s2_f;
  wire po_en_stg2_c;
  wire po_en_stg2_c0;
  wire po_en_stg2_c_i_1_n_0;
  wire po_en_stg2_f;
  wire po_en_stg2_f0;
  wire po_en_stg2_f_i_1_n_0;
  wire [2:2]po_enstg2_c;
  wire rd_data_offset_cal_done;
  wire rstdiv0_sync_r1_reg_rep__13;
  wire [0:0]rstdiv0_sync_r1_reg_rep__3;

  LUT6 #(
    .INIT(64'hFFFFFFFFA2AAAAAA)) 
    \calib_zero_ctrl[0]_i_1 
       (.I0(dqs_po_dec_done),
        .I1(pi_fine_dly_dec_done),
        .I2(fine_adjust_done_r_reg),
        .I3(rd_data_offset_cal_done),
        .I4(po_ck_addr_cmd_delay_done),
        .I5(calib_sel0),
        .O(\calib_zero_ctrl_reg[0] ));
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/cmd_delay_start_r5_reg_srl5 " *) 
  SRL16E cmd_delay_start_r5_reg_srl5
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(phy_mc_go),
        .Q(cmd_delay_start_r5_reg_srl5_n_0));
  FDRE cmd_delay_start_r6_reg
       (.C(CLK),
        .CE(1'b1),
        .D(cmd_delay_start_r5_reg_srl5_n_0),
        .Q(cmd_delay_start_r6_reg_n_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_cnt_r[0]_i_1 
       (.I0(delay_cnt_r_reg__0[0]),
        .O(delay_cnt_r0__0[0]));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_cnt_r[1]_i_1 
       (.I0(delay_cnt_r_reg__0[1]),
        .I1(delay_cnt_r_reg__0[0]),
        .O(delay_cnt_r0__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \delay_cnt_r[2]_i_1 
       (.I0(delay_cnt_r_reg__0[2]),
        .I1(delay_cnt_r_reg__0[0]),
        .I2(delay_cnt_r_reg__0[1]),
        .O(delay_cnt_r0__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \delay_cnt_r[3]_i_1 
       (.I0(delay_cnt_r_reg__0[3]),
        .I1(delay_cnt_r_reg__0[1]),
        .I2(delay_cnt_r_reg__0[0]),
        .I3(delay_cnt_r_reg__0[2]),
        .O(delay_cnt_r0__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \delay_cnt_r[4]_i_1 
       (.I0(delay_cnt_r_reg__0[4]),
        .I1(delay_cnt_r_reg__0[2]),
        .I2(delay_cnt_r_reg__0[0]),
        .I3(delay_cnt_r_reg__0[1]),
        .I4(delay_cnt_r_reg__0[3]),
        .O(delay_cnt_r0__0[4]));
  LUT6 #(
    .INIT(64'hDDDDDDDDDDDDDDDF)) 
    \delay_cnt_r[5]_i_1 
       (.I0(pi_fine_dly_dec_done_r),
        .I1(rstdiv0_sync_r1_reg_rep__13),
        .I2(\delay_cnt_r[5]_i_4_n_0 ),
        .I3(delay_cnt_r_reg__0[5]),
        .I4(delay_cnt_r_reg__0[4]),
        .I5(delay_cnt_r_reg__0[3]),
        .O(\delay_cnt_r[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \delay_cnt_r[5]_i_2 
       (.I0(\delay_cnt_r[5]_i_4_n_0 ),
        .I1(delay_cnt_r_reg__0[5]),
        .I2(delay_cnt_r_reg__0[4]),
        .I3(delay_cnt_r_reg__0[3]),
        .I4(po_en_stg2_c),
        .O(delay_cnt_r0));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \delay_cnt_r[5]_i_3 
       (.I0(delay_cnt_r_reg__0[4]),
        .I1(delay_cnt_r_reg__0[2]),
        .I2(delay_cnt_r_reg__0[0]),
        .I3(delay_cnt_r_reg__0[1]),
        .I4(delay_cnt_r_reg__0[3]),
        .I5(delay_cnt_r_reg__0[5]),
        .O(delay_cnt_r0__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \delay_cnt_r[5]_i_4 
       (.I0(delay_cnt_r_reg__0[1]),
        .I1(delay_cnt_r_reg__0[0]),
        .I2(delay_cnt_r_reg__0[2]),
        .O(\delay_cnt_r[5]_i_4_n_0 ));
  FDRE \delay_cnt_r_reg[0] 
       (.C(CLK),
        .CE(delay_cnt_r0),
        .D(delay_cnt_r0__0[0]),
        .Q(delay_cnt_r_reg__0[0]),
        .R(\delay_cnt_r[5]_i_1_n_0 ));
  FDSE \delay_cnt_r_reg[1] 
       (.C(CLK),
        .CE(delay_cnt_r0),
        .D(delay_cnt_r0__0[1]),
        .Q(delay_cnt_r_reg__0[1]),
        .S(\delay_cnt_r[5]_i_1_n_0 ));
  FDRE \delay_cnt_r_reg[2] 
       (.C(CLK),
        .CE(delay_cnt_r0),
        .D(delay_cnt_r0__0[2]),
        .Q(delay_cnt_r_reg__0[2]),
        .R(\delay_cnt_r[5]_i_1_n_0 ));
  FDRE \delay_cnt_r_reg[3] 
       (.C(CLK),
        .CE(delay_cnt_r0),
        .D(delay_cnt_r0__0[3]),
        .Q(delay_cnt_r_reg__0[3]),
        .R(\delay_cnt_r[5]_i_1_n_0 ));
  FDRE \delay_cnt_r_reg[4] 
       (.C(CLK),
        .CE(delay_cnt_r0),
        .D(delay_cnt_r0__0[4]),
        .Q(delay_cnt_r_reg__0[4]),
        .R(\delay_cnt_r[5]_i_1_n_0 ));
  FDRE \delay_cnt_r_reg[5] 
       (.C(CLK),
        .CE(delay_cnt_r0),
        .D(delay_cnt_r0__0[5]),
        .Q(delay_cnt_r_reg__0[5]),
        .R(\delay_cnt_r[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000AE00)) 
    delay_done_i_1
       (.I0(delay_done),
        .I1(delay_done_i_2_n_0),
        .I2(delay_done_i_3_n_0),
        .I3(pi_fine_dly_dec_done_r),
        .I4(rstdiv0_sync_r1_reg_rep__13),
        .O(delay_done_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    delay_done_i_2
       (.I0(lane_cnt_dqs_c_r[0]),
        .I1(delay_cnt_r_reg__0[0]),
        .I2(lane_cnt_dqs_c_r[1]),
        .I3(delay_cnt_r_reg__0[2]),
        .I4(delay_cnt_r_reg__0[1]),
        .O(delay_done_i_2_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    delay_done_i_3
       (.I0(delay_cnt_r_reg__0[5]),
        .I1(delay_cnt_r_reg__0[4]),
        .I2(delay_cnt_r_reg__0[3]),
        .O(delay_done_i_3_n_0));
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_done_r3_reg_srl3 " *) 
  SRL16E delay_done_r3_reg_srl3
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(delay_done),
        .Q(delay_done_r3_reg_srl3_n_0));
  FDRE delay_done_r4_reg
       (.C(CLK),
        .CE(1'b1),
        .D(delay_done_r3_reg_srl3_n_0),
        .Q(po_ck_addr_cmd_delay_done),
        .R(1'b0));
  FDRE delay_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(delay_done_i_1_n_0),
        .Q(delay_done),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFEFFF00001000)) 
    \lane_cnt_dqs_c_r[0]_i_1 
       (.I0(delay_cnt_r_reg__0[1]),
        .I1(delay_cnt_r_reg__0[2]),
        .I2(po_en_stg2_c),
        .I3(delay_cnt_r_reg__0[0]),
        .I4(delay_done_i_3_n_0),
        .I5(lane_cnt_dqs_c_r[0]),
        .O(\lane_cnt_dqs_c_r[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \lane_cnt_dqs_c_r[1]_i_1 
       (.I0(lane_cnt_dqs_c_r[0]),
        .I1(lane_cnt_dqs_c_r0),
        .I2(lane_cnt_dqs_c_r[1]),
        .O(\lane_cnt_dqs_c_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h00001000)) 
    \lane_cnt_dqs_c_r[1]_i_2 
       (.I0(delay_cnt_r_reg__0[1]),
        .I1(delay_cnt_r_reg__0[2]),
        .I2(po_en_stg2_c),
        .I3(delay_cnt_r_reg__0[0]),
        .I4(delay_done_i_3_n_0),
        .O(lane_cnt_dqs_c_r0));
  FDRE \lane_cnt_dqs_c_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\lane_cnt_dqs_c_r[0]_i_1_n_0 ),
        .Q(lane_cnt_dqs_c_r[0]),
        .R(rstdiv0_sync_r1_reg_rep__3));
  FDRE \lane_cnt_dqs_c_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\lane_cnt_dqs_c_r[1]_i_1_n_0 ),
        .Q(lane_cnt_dqs_c_r[1]),
        .R(rstdiv0_sync_r1_reg_rep__3));
  LUT6 #(
    .INIT(64'hFFFFEFFF00001000)) 
    \lane_cnt_po_r[0]_i_1 
       (.I0(po_delay_cnt_r_reg__0[1]),
        .I1(po_delay_cnt_r_reg__0[2]),
        .I2(po_en_stg2_f),
        .I3(po_delay_cnt_r_reg__0[0]),
        .I4(\lane_cnt_po_r[0]_i_2_n_0 ),
        .I5(lane_cnt_po_r[0]),
        .O(\lane_cnt_po_r[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \lane_cnt_po_r[0]_i_2 
       (.I0(po_delay_cnt_r_reg__0[5]),
        .I1(po_delay_cnt_r_reg__0[4]),
        .I2(po_delay_cnt_r_reg__0[3]),
        .O(\lane_cnt_po_r[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \lane_cnt_po_r[1]_i_1 
       (.I0(lane_cnt_po_r[0]),
        .I1(lane_cnt_po_r0),
        .I2(lane_cnt_po_r[1]),
        .O(\lane_cnt_po_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'h00001000)) 
    \lane_cnt_po_r[1]_i_2 
       (.I0(po_delay_cnt_r_reg__0[1]),
        .I1(po_delay_cnt_r_reg__0[2]),
        .I2(po_en_stg2_f),
        .I3(po_delay_cnt_r_reg__0[0]),
        .I4(\lane_cnt_po_r[0]_i_2_n_0 ),
        .O(lane_cnt_po_r0));
  FDRE \lane_cnt_po_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\lane_cnt_po_r[0]_i_1_n_0 ),
        .Q(lane_cnt_po_r[0]),
        .R(rstdiv0_sync_r1_reg_rep__3));
  FDRE \lane_cnt_po_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\lane_cnt_po_r[1]_i_1_n_0 ),
        .Q(lane_cnt_po_r[1]),
        .R(rstdiv0_sync_r1_reg_rep__3));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    phaser_out_i_1
       (.I0(calib_zero_inputs),
        .I1(po_enstg2_c),
        .I2(\calib_sel_reg[1] ),
        .I3(calib_in_common),
        .O(C_po_coarse_enable63_out));
  LUT4 #(
    .INIT(16'h0400)) 
    phaser_out_i_1__0
       (.I0(calib_zero_inputs),
        .I1(po_enstg2_c),
        .I2(calib_zero_ctrl),
        .I3(calib_in_common),
        .O(D_po_coarse_enable90_out));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h4404)) 
    phaser_out_i_1__1
       (.I0(calib_zero_inputs),
        .I1(po_enstg2_c),
        .I2(\calib_sel_reg[1] ),
        .I3(calib_in_common),
        .O(A_po_coarse_enable128_out));
  FDRE pi_fine_dly_dec_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pi_fine_dly_dec_done),
        .Q(pi_fine_dly_dec_done_r),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \po_delay_cnt_r[0]_i_1 
       (.I0(po_delay_cnt_r_reg__0[0]),
        .O(po_delay_cnt_r0__0[0]));
  LUT2 #(
    .INIT(4'h9)) 
    \po_delay_cnt_r[1]_i_1 
       (.I0(po_delay_cnt_r_reg__0[1]),
        .I1(po_delay_cnt_r_reg__0[0]),
        .O(po_delay_cnt_r0__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \po_delay_cnt_r[2]_i_1 
       (.I0(po_delay_cnt_r_reg__0[2]),
        .I1(po_delay_cnt_r_reg__0[0]),
        .I2(po_delay_cnt_r_reg__0[1]),
        .O(po_delay_cnt_r0__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \po_delay_cnt_r[3]_i_1 
       (.I0(po_delay_cnt_r_reg__0[3]),
        .I1(po_delay_cnt_r_reg__0[1]),
        .I2(po_delay_cnt_r_reg__0[0]),
        .I3(po_delay_cnt_r_reg__0[2]),
        .O(po_delay_cnt_r0__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \po_delay_cnt_r[4]_i_1 
       (.I0(po_delay_cnt_r_reg__0[4]),
        .I1(po_delay_cnt_r_reg__0[2]),
        .I2(po_delay_cnt_r_reg__0[0]),
        .I3(po_delay_cnt_r_reg__0[1]),
        .I4(po_delay_cnt_r_reg__0[3]),
        .O(po_delay_cnt_r0__0[4]));
  LUT6 #(
    .INIT(64'hDDDDDDDDDDDDDDDF)) 
    \po_delay_cnt_r[5]_i_1 
       (.I0(cmd_delay_start_r6_reg_n_0),
        .I1(rstdiv0_sync_r1_reg_rep__13),
        .I2(\po_delay_cnt_r[5]_i_4_n_0 ),
        .I3(po_delay_cnt_r_reg__0[5]),
        .I4(po_delay_cnt_r_reg__0[4]),
        .I5(po_delay_cnt_r_reg__0[3]),
        .O(\po_delay_cnt_r[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \po_delay_cnt_r[5]_i_2 
       (.I0(\po_delay_cnt_r[5]_i_4_n_0 ),
        .I1(po_delay_cnt_r_reg__0[5]),
        .I2(po_delay_cnt_r_reg__0[4]),
        .I3(po_delay_cnt_r_reg__0[3]),
        .I4(po_en_stg2_f),
        .O(po_delay_cnt_r0));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \po_delay_cnt_r[5]_i_3 
       (.I0(po_delay_cnt_r_reg__0[4]),
        .I1(po_delay_cnt_r_reg__0[2]),
        .I2(po_delay_cnt_r_reg__0[0]),
        .I3(po_delay_cnt_r_reg__0[1]),
        .I4(po_delay_cnt_r_reg__0[3]),
        .I5(po_delay_cnt_r_reg__0[5]),
        .O(po_delay_cnt_r0__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \po_delay_cnt_r[5]_i_4 
       (.I0(po_delay_cnt_r_reg__0[1]),
        .I1(po_delay_cnt_r_reg__0[0]),
        .I2(po_delay_cnt_r_reg__0[2]),
        .O(\po_delay_cnt_r[5]_i_4_n_0 ));
  FDSE \po_delay_cnt_r_reg[0] 
       (.C(CLK),
        .CE(po_delay_cnt_r0),
        .D(po_delay_cnt_r0__0[0]),
        .Q(po_delay_cnt_r_reg__0[0]),
        .S(\po_delay_cnt_r[5]_i_1_n_0 ));
  FDRE \po_delay_cnt_r_reg[1] 
       (.C(CLK),
        .CE(po_delay_cnt_r0),
        .D(po_delay_cnt_r0__0[1]),
        .Q(po_delay_cnt_r_reg__0[1]),
        .R(\po_delay_cnt_r[5]_i_1_n_0 ));
  FDSE \po_delay_cnt_r_reg[2] 
       (.C(CLK),
        .CE(po_delay_cnt_r0),
        .D(po_delay_cnt_r0__0[2]),
        .Q(po_delay_cnt_r_reg__0[2]),
        .S(\po_delay_cnt_r[5]_i_1_n_0 ));
  FDSE \po_delay_cnt_r_reg[3] 
       (.C(CLK),
        .CE(po_delay_cnt_r0),
        .D(po_delay_cnt_r0__0[3]),
        .Q(po_delay_cnt_r_reg__0[3]),
        .S(\po_delay_cnt_r[5]_i_1_n_0 ));
  FDSE \po_delay_cnt_r_reg[4] 
       (.C(CLK),
        .CE(po_delay_cnt_r0),
        .D(po_delay_cnt_r0__0[4]),
        .Q(po_delay_cnt_r_reg__0[4]),
        .S(\po_delay_cnt_r[5]_i_1_n_0 ));
  FDRE \po_delay_cnt_r_reg[5] 
       (.C(CLK),
        .CE(po_delay_cnt_r0),
        .D(po_delay_cnt_r0__0[5]),
        .Q(po_delay_cnt_r_reg__0[5]),
        .R(\po_delay_cnt_r[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000AE00)) 
    po_delay_done_i_1
       (.I0(po_delay_done),
        .I1(po_delay_done_i_2_n_0),
        .I2(\lane_cnt_po_r[0]_i_2_n_0 ),
        .I3(cmd_delay_start_r6_reg_n_0),
        .I4(rstdiv0_sync_r1_reg_rep__13),
        .O(po_delay_done_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    po_delay_done_i_2
       (.I0(lane_cnt_po_r[0]),
        .I1(po_delay_cnt_r_reg__0[0]),
        .I2(lane_cnt_po_r[1]),
        .I3(po_delay_cnt_r_reg__0[2]),
        .I4(po_delay_cnt_r_reg__0[1]),
        .O(po_delay_done_i_2_n_0));
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_done_r3_reg_srl3 " *) 
  SRL16E po_delay_done_r3_reg_srl3
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(po_delay_done),
        .Q(po_delay_done_r3_reg_srl3_n_0));
  FDRE po_delay_done_r4_reg
       (.C(CLK),
        .CE(1'b1),
        .D(po_delay_done_r3_reg_srl3_n_0),
        .Q(dqs_po_dec_done),
        .R(1'b0));
  FDRE po_delay_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(po_delay_done_i_1_n_0),
        .Q(po_delay_done),
        .R(1'b0));
  FDRE po_en_s2_c_reg
       (.C(CLK),
        .CE(1'b1),
        .D(po_en_stg2_c),
        .Q(po_enstg2_c),
        .R(1'b0));
  FDRE po_en_s2_f_reg
       (.C(CLK),
        .CE(1'b1),
        .D(po_en_stg2_f),
        .Q(po_en_s2_f),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00060000)) 
    po_en_stg2_c_i_1
       (.I0(po_en_stg2_c),
        .I1(po_en_stg2_c0),
        .I2(delay_done),
        .I3(rstdiv0_sync_r1_reg_rep__13),
        .I4(pi_fine_dly_dec_done_r),
        .O(po_en_stg2_c_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    po_en_stg2_c_i_2
       (.I0(delay_cnt_r_reg__0[3]),
        .I1(delay_cnt_r_reg__0[4]),
        .I2(delay_cnt_r_reg__0[5]),
        .I3(delay_cnt_r_reg__0[2]),
        .I4(delay_cnt_r_reg__0[0]),
        .I5(delay_cnt_r_reg__0[1]),
        .O(po_en_stg2_c0));
  FDRE po_en_stg2_c_reg
       (.C(CLK),
        .CE(1'b1),
        .D(po_en_stg2_c_i_1_n_0),
        .Q(po_en_stg2_c),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00060000)) 
    po_en_stg2_f_i_1
       (.I0(po_en_stg2_f),
        .I1(po_en_stg2_f0),
        .I2(po_delay_done),
        .I3(rstdiv0_sync_r1_reg_rep__13),
        .I4(cmd_delay_start_r6_reg_n_0),
        .O(po_en_stg2_f_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    po_en_stg2_f_i_2
       (.I0(po_delay_cnt_r_reg__0[3]),
        .I1(po_delay_cnt_r_reg__0[4]),
        .I2(po_delay_cnt_r_reg__0[5]),
        .I3(po_delay_cnt_r_reg__0[2]),
        .I4(po_delay_cnt_r_reg__0[0]),
        .I5(po_delay_cnt_r_reg__0[1]),
        .O(po_en_stg2_f0));
  FDRE po_en_stg2_f_reg
       (.C(CLK),
        .CE(1'b1),
        .D(po_en_stg2_f_i_1_n_0),
        .Q(po_en_stg2_f),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_r_upsizer" *) 
module ddr_axi_mig_7series_v2_4_ddr_r_upsizer
   (word_complete_next_wrap_ready,
    s_axi_rlast,
    word_complete_rest_ready,
    rd_cmd_ready,
    first_mi_word,
    next_word_i,
    first_word,
    pre_next_word_i,
    use_wrap_buffer,
    s_axi_rresp,
    s_axi_rdata,
    s_axi_rid,
    s_ready_i_reg,
    \state_reg[0]_rep ,
    first_word_reg_0,
    sel_word_complete_next_wrap,
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst ,
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_0 ,
    sel_word_complete_next_wrap0,
    sel_m_axi_rready,
    M_AXI_RVALID_I,
    I_n,
    Q,
    ARESET,
    CLK,
    sel_0,
    sel_1,
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst ,
    rd_cmd_step,
    rd_cmd_next_word,
    rd_cmd_fix,
    rd_cmd_length,
    E,
    \state_reg[0] ,
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[16].FDRE_inst ,
    state,
    SS,
    D,
    areset_d1_reg_rep__1,
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[13].FDRE_inst );
  output word_complete_next_wrap_ready;
  output s_axi_rlast;
  output word_complete_rest_ready;
  output rd_cmd_ready;
  output first_mi_word;
  output [2:0]next_word_i;
  output first_word;
  output [2:0]pre_next_word_i;
  output use_wrap_buffer;
  output [0:0]s_axi_rresp;
  output [31:0]s_axi_rdata;
  output [3:0]s_axi_rid;
  output s_ready_i_reg;
  output \state_reg[0]_rep ;
  output [2:0]first_word_reg_0;
  input sel_word_complete_next_wrap;
  input \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst ;
  input \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_0 ;
  input sel_word_complete_next_wrap0;
  input sel_m_axi_rready;
  input M_AXI_RVALID_I;
  input I_n;
  input [69:0]Q;
  input ARESET;
  input CLK;
  input sel_0;
  input sel_1;
  input \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst ;
  input [2:0]rd_cmd_step;
  input [2:0]rd_cmd_next_word;
  input rd_cmd_fix;
  input [7:0]rd_cmd_length;
  input [0:0]E;
  input [0:0]\state_reg[0] ;
  input \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[16].FDRE_inst ;
  input [0:0]state;
  input [0:0]SS;
  input [2:0]D;
  input areset_d1_reg_rep__1;
  input [2:0]\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[13].FDRE_inst ;

  wire ARESET;
  wire CLK;
  wire [2:0]D;
  wire [0:0]E;
  wire I_n;
  wire [63:0]M_AXI_RDATA_I;
  wire M_AXI_RVALID_I;
  wire [69:0]Q;
  wire [0:0]SS;
  wire [2:0]\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[13].FDRE_inst ;
  wire \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[16].FDRE_inst ;
  wire \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst ;
  wire \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst ;
  wire \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_0 ;
  wire \USE_FPGA_CTRL.cmd_ready_inst_n_1 ;
  wire \USE_FPGA_LAST_WORD.last_beat_inst_n_1 ;
  wire \USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_inst_n_1 ;
  wire areset_d1_reg_rep__1;
  wire first_mi_word;
  wire first_mi_word_i;
  wire first_word;
  wire [2:0]first_word_reg_0;
  wire last_beat;
  wire last_beat_i;
  wire last_beat_ii;
  wire length_counter_i_0;
  wire length_counter_i_1;
  wire length_counter_i_2;
  wire length_counter_i_3;
  wire length_counter_i_4;
  wire length_counter_i_5;
  wire length_counter_i_6;
  wire length_counter_i_7;
  wire length_di_0;
  wire length_di_1;
  wire length_di_2;
  wire length_di_3;
  wire length_di_4;
  wire length_di_5;
  wire length_di_6;
  wire length_di_7;
  wire length_local_carry_1;
  wire length_local_carry_2;
  wire length_local_carry_3;
  wire length_local_carry_4;
  wire length_local_carry_5;
  wire length_local_carry_6;
  wire length_sel_0;
  wire length_sel_1;
  wire length_sel_2;
  wire length_sel_3;
  wire length_sel_4;
  wire length_sel_5;
  wire length_sel_6;
  wire length_sel_7;
  wire lopt;
  wire lopt_1;
  wire lopt_10;
  wire lopt_11;
  wire lopt_12;
  wire lopt_13;
  wire lopt_14;
  wire lopt_15;
  wire lopt_16;
  wire lopt_17;
  wire lopt_18;
  wire lopt_19;
  wire lopt_2;
  wire lopt_20;
  wire lopt_21;
  wire lopt_22;
  wire lopt_23;
  wire lopt_24;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire lopt_8;
  wire lopt_9;
  wire next_carry_local_1;
  wire next_sel_0;
  wire next_sel_1;
  wire next_sel_2;
  wire [2:0]next_word_i;
  wire next_word_wrap;
  wire p_0_out;
  wire p_1_out;
  wire p_2_out;
  wire p_3_out;
  wire p_4_out;
  wire p_5_out;
  wire p_6_out;
  wire p_7_out;
  wire [2:0]pre_next_word_1;
  wire [2:0]pre_next_word_i;
  wire rd_cmd_fix;
  wire [7:0]rd_cmd_length;
  wire [2:0]rd_cmd_next_word;
  wire rd_cmd_ready;
  wire [2:0]rd_cmd_step;
  wire [3:0]rid_wrap_buffer;
  wire [1:1]rresp_wrap_buffer;
  wire [31:0]s_axi_rdata;
  wire [3:0]s_axi_rid;
  wire s_axi_rlast;
  wire [0:0]s_axi_rresp;
  wire s_ready_i_reg;
  wire sel_0;
  wire sel_1;
  wire sel_m_axi_rready;
  wire sel_word_complete_next_wrap;
  wire sel_word_complete_next_wrap0;
  wire [0:0]state;
  wire [0:0]\state_reg[0] ;
  wire \state_reg[0]_rep ;
  wire use_wrap_buffer;
  wire word_complete_last_word;
  wire word_complete_next_wrap;
  wire word_complete_next_wrap_pop;
  wire word_complete_next_wrap_ready;
  wire word_complete_rest;
  wire word_complete_rest_pop;
  wire word_complete_rest_ready;
  wire wrap_buffer_available;
  wire [3:2]\NLW_USE_FPGA_LENGTH.BIT_LANE[4].and_inst_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_USE_FPGA_LENGTH.BIT_LANE[4].and_inst_CARRY4_DI_UNCONNECTED ;
  wire [3:1]\NLW_USE_FPGA_NEXT_WORD.LUT_LEVEL[0].next_carry_inst_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_USE_FPGA_NEXT_WORD.LUT_LEVEL[0].next_carry_inst_CARRY4_DI_UNCONNECTED ;
  wire [3:3]\NLW_USE_FPGA_NEXT_WORD.LUT_LEVEL[0].next_carry_inst_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_USE_FPGA_NEXT_WORD.LUT_LEVEL[0].next_carry_inst_CARRY4_S_UNCONNECTED ;

  FDRE \M_AXI_RDATA_I_reg[0] 
       (.C(CLK),
        .CE(\state_reg[0] ),
        .D(Q[2]),
        .Q(M_AXI_RDATA_I[0]),
        .R(areset_d1_reg_rep__1));
  FDRE \M_AXI_RDATA_I_reg[10] 
       (.C(CLK),
        .CE(\state_reg[0] ),
        .D(Q[12]),
        .Q(M_AXI_RDATA_I[10]),
        .R(areset_d1_reg_rep__1));
  FDRE \M_AXI_RDATA_I_reg[11] 
       (.C(CLK),
        .CE(\state_reg[0] ),
        .D(Q[13]),
        .Q(M_AXI_RDATA_I[11]),
        .R(areset_d1_reg_rep__1));
  FDRE \M_AXI_RDATA_I_reg[12] 
       (.C(CLK),
        .CE(\state_reg[0] ),
        .D(Q[14]),
        .Q(M_AXI_RDATA_I[12]),
        .R(areset_d1_reg_rep__1));
  FDRE \M_AXI_RDATA_I_reg[13] 
       (.C(CLK),
        .CE(\state_reg[0] ),
        .D(Q[15]),
        .Q(M_AXI_RDATA_I[13]),
        .R(areset_d1_reg_rep__1));
  FDRE \M_AXI_RDATA_I_reg[14] 
       (.C(CLK),
        .CE(\state_reg[0] ),
        .D(Q[16]),
        .Q(M_AXI_RDATA_I[14]),
        .R(areset_d1_reg_rep__1));
  FDRE \M_AXI_RDATA_I_reg[15] 
       (.C(CLK),
        .CE(\state_reg[0] ),
        .D(Q[17]),
        .Q(M_AXI_RDATA_I[15]),
        .R(areset_d1_reg_rep__1));
  FDRE \M_AXI_RDATA_I_reg[16] 
       (.C(CLK),
        .CE(\state_reg[0] ),
        .D(Q[18]),
        .Q(M_AXI_RDATA_I[16]),
        .R(areset_d1_reg_rep__1));
  FDRE \M_AXI_RDATA_I_reg[17] 
       (.C(CLK),
        .CE(\state_reg[0] ),
        .D(Q[19]),
        .Q(M_AXI_RDATA_I[17]),
        .R(areset_d1_reg_rep__1));
  FDRE \M_AXI_RDATA_I_reg[18] 
       (.C(CLK),
        .CE(\state_reg[0] ),
        .D(Q[20]),
        .Q(M_AXI_RDATA_I[18]),
        .R(areset_d1_reg_rep__1));
  FDRE \M_AXI_RDATA_I_reg[19] 
       (.C(CLK),
        .CE(\state_reg[0] ),
        .D(Q[21]),
        .Q(M_AXI_RDATA_I[19]),
        .R(areset_d1_reg_rep__1));
  FDRE \M_AXI_RDATA_I_reg[1] 
       (.C(CLK),
        .CE(\state_reg[0] ),
        .D(Q[3]),
        .Q(M_AXI_RDATA_I[1]),
        .R(areset_d1_reg_rep__1));
  FDRE \M_AXI_RDATA_I_reg[20] 
       (.C(CLK),
        .CE(\state_reg[0] ),
        .D(Q[22]),
        .Q(M_AXI_RDATA_I[20]),
        .R(areset_d1_reg_rep__1));
  FDRE \M_AXI_RDATA_I_reg[21] 
       (.C(CLK),
        .CE(\state_reg[0] ),
        .D(Q[23]),
        .Q(M_AXI_RDATA_I[21]),
        .R(areset_d1_reg_rep__1));
  FDRE \M_AXI_RDATA_I_reg[22] 
       (.C(CLK),
        .CE(\state_reg[0] ),
        .D(Q[24]),
        .Q(M_AXI_RDATA_I[22]),
        .R(areset_d1_reg_rep__1));
  FDRE \M_AXI_RDATA_I_reg[23] 
       (.C(CLK),
        .CE(\state_reg[0] ),
        .D(Q[25]),
        .Q(M_AXI_RDATA_I[23]),
        .R(areset_d1_reg_rep__1));
  FDRE \M_AXI_RDATA_I_reg[24] 
       (.C(CLK),
        .CE(\state_reg[0] ),
        .D(Q[26]),
        .Q(M_AXI_RDATA_I[24]),
        .R(areset_d1_reg_rep__1));
  FDRE \M_AXI_RDATA_I_reg[25] 
       (.C(CLK),
        .CE(\state_reg[0] ),
        .D(Q[27]),
        .Q(M_AXI_RDATA_I[25]),
        .R(areset_d1_reg_rep__1));
  FDRE \M_AXI_RDATA_I_reg[26] 
       (.C(CLK),
        .CE(\state_reg[0] ),
        .D(Q[28]),
        .Q(M_AXI_RDATA_I[26]),
        .R(areset_d1_reg_rep__1));
  FDRE \M_AXI_RDATA_I_reg[27] 
       (.C(CLK),
        .CE(\state_reg[0] ),
        .D(Q[29]),
        .Q(M_AXI_RDATA_I[27]),
        .R(areset_d1_reg_rep__1));
  FDRE \M_AXI_RDATA_I_reg[28] 
       (.C(CLK),
        .CE(\state_reg[0] ),
        .D(Q[30]),
        .Q(M_AXI_RDATA_I[28]),
        .R(areset_d1_reg_rep__1));
  FDRE \M_AXI_RDATA_I_reg[29] 
       (.C(CLK),
        .CE(\state_reg[0] ),
        .D(Q[31]),
        .Q(M_AXI_RDATA_I[29]),
        .R(areset_d1_reg_rep__1));
  FDRE \M_AXI_RDATA_I_reg[2] 
       (.C(CLK),
        .CE(\state_reg[0] ),
        .D(Q[4]),
        .Q(M_AXI_RDATA_I[2]),
        .R(areset_d1_reg_rep__1));
  FDRE \M_AXI_RDATA_I_reg[30] 
       (.C(CLK),
        .CE(\state_reg[0] ),
        .D(Q[32]),
        .Q(M_AXI_RDATA_I[30]),
        .R(areset_d1_reg_rep__1));
  FDRE \M_AXI_RDATA_I_reg[31] 
       (.C(CLK),
        .CE(\state_reg[0] ),
        .D(Q[33]),
        .Q(M_AXI_RDATA_I[31]),
        .R(areset_d1_reg_rep__1));
  FDRE \M_AXI_RDATA_I_reg[32] 
       (.C(CLK),
        .CE(\state_reg[0] ),
        .D(Q[34]),
        .Q(M_AXI_RDATA_I[32]),
        .R(areset_d1_reg_rep__1));
  FDRE \M_AXI_RDATA_I_reg[33] 
       (.C(CLK),
        .CE(\state_reg[0] ),
        .D(Q[35]),
        .Q(M_AXI_RDATA_I[33]),
        .R(areset_d1_reg_rep__1));
  FDRE \M_AXI_RDATA_I_reg[34] 
       (.C(CLK),
        .CE(\state_reg[0] ),
        .D(Q[36]),
        .Q(M_AXI_RDATA_I[34]),
        .R(areset_d1_reg_rep__1));
  FDRE \M_AXI_RDATA_I_reg[35] 
       (.C(CLK),
        .CE(\state_reg[0] ),
        .D(Q[37]),
        .Q(M_AXI_RDATA_I[35]),
        .R(areset_d1_reg_rep__1));
  FDRE \M_AXI_RDATA_I_reg[36] 
       (.C(CLK),
        .CE(\state_reg[0] ),
        .D(Q[38]),
        .Q(M_AXI_RDATA_I[36]),
        .R(areset_d1_reg_rep__1));
  FDRE \M_AXI_RDATA_I_reg[37] 
       (.C(CLK),
        .CE(\state_reg[0] ),
        .D(Q[39]),
        .Q(M_AXI_RDATA_I[37]),
        .R(areset_d1_reg_rep__1));
  FDRE \M_AXI_RDATA_I_reg[38] 
       (.C(CLK),
        .CE(\state_reg[0] ),
        .D(Q[40]),
        .Q(M_AXI_RDATA_I[38]),
        .R(areset_d1_reg_rep__1));
  FDRE \M_AXI_RDATA_I_reg[39] 
       (.C(CLK),
        .CE(\state_reg[0] ),
        .D(Q[41]),
        .Q(M_AXI_RDATA_I[39]),
        .R(areset_d1_reg_rep__1));
  FDRE \M_AXI_RDATA_I_reg[3] 
       (.C(CLK),
        .CE(\state_reg[0] ),
        .D(Q[5]),
        .Q(M_AXI_RDATA_I[3]),
        .R(areset_d1_reg_rep__1));
  FDRE \M_AXI_RDATA_I_reg[40] 
       (.C(CLK),
        .CE(\state_reg[0] ),
        .D(Q[42]),
        .Q(M_AXI_RDATA_I[40]),
        .R(areset_d1_reg_rep__1));
  FDRE \M_AXI_RDATA_I_reg[41] 
       (.C(CLK),
        .CE(\state_reg[0] ),
        .D(Q[43]),
        .Q(M_AXI_RDATA_I[41]),
        .R(areset_d1_reg_rep__1));
  FDRE \M_AXI_RDATA_I_reg[42] 
       (.C(CLK),
        .CE(\state_reg[0] ),
        .D(Q[44]),
        .Q(M_AXI_RDATA_I[42]),
        .R(areset_d1_reg_rep__1));
  FDRE \M_AXI_RDATA_I_reg[43] 
       (.C(CLK),
        .CE(\state_reg[0] ),
        .D(Q[45]),
        .Q(M_AXI_RDATA_I[43]),
        .R(areset_d1_reg_rep__1));
  FDRE \M_AXI_RDATA_I_reg[44] 
       (.C(CLK),
        .CE(\state_reg[0] ),
        .D(Q[46]),
        .Q(M_AXI_RDATA_I[44]),
        .R(areset_d1_reg_rep__1));
  FDRE \M_AXI_RDATA_I_reg[45] 
       (.C(CLK),
        .CE(\state_reg[0] ),
        .D(Q[47]),
        .Q(M_AXI_RDATA_I[45]),
        .R(areset_d1_reg_rep__1));
  FDRE \M_AXI_RDATA_I_reg[46] 
       (.C(CLK),
        .CE(\state_reg[0] ),
        .D(Q[48]),
        .Q(M_AXI_RDATA_I[46]),
        .R(areset_d1_reg_rep__1));
  FDRE \M_AXI_RDATA_I_reg[47] 
       (.C(CLK),
        .CE(\state_reg[0] ),
        .D(Q[49]),
        .Q(M_AXI_RDATA_I[47]),
        .R(areset_d1_reg_rep__1));
  FDRE \M_AXI_RDATA_I_reg[48] 
       (.C(CLK),
        .CE(\state_reg[0] ),
        .D(Q[50]),
        .Q(M_AXI_RDATA_I[48]),
        .R(areset_d1_reg_rep__1));
  FDRE \M_AXI_RDATA_I_reg[49] 
       (.C(CLK),
        .CE(\state_reg[0] ),
        .D(Q[51]),
        .Q(M_AXI_RDATA_I[49]),
        .R(areset_d1_reg_rep__1));
  FDRE \M_AXI_RDATA_I_reg[4] 
       (.C(CLK),
        .CE(\state_reg[0] ),
        .D(Q[6]),
        .Q(M_AXI_RDATA_I[4]),
        .R(areset_d1_reg_rep__1));
  FDRE \M_AXI_RDATA_I_reg[50] 
       (.C(CLK),
        .CE(\state_reg[0] ),
        .D(Q[52]),
        .Q(M_AXI_RDATA_I[50]),
        .R(areset_d1_reg_rep__1));
  FDRE \M_AXI_RDATA_I_reg[51] 
       (.C(CLK),
        .CE(\state_reg[0] ),
        .D(Q[53]),
        .Q(M_AXI_RDATA_I[51]),
        .R(areset_d1_reg_rep__1));
  FDRE \M_AXI_RDATA_I_reg[52] 
       (.C(CLK),
        .CE(\state_reg[0] ),
        .D(Q[54]),
        .Q(M_AXI_RDATA_I[52]),
        .R(areset_d1_reg_rep__1));
  FDRE \M_AXI_RDATA_I_reg[53] 
       (.C(CLK),
        .CE(\state_reg[0] ),
        .D(Q[55]),
        .Q(M_AXI_RDATA_I[53]),
        .R(areset_d1_reg_rep__1));
  FDRE \M_AXI_RDATA_I_reg[54] 
       (.C(CLK),
        .CE(\state_reg[0] ),
        .D(Q[56]),
        .Q(M_AXI_RDATA_I[54]),
        .R(areset_d1_reg_rep__1));
  FDRE \M_AXI_RDATA_I_reg[55] 
       (.C(CLK),
        .CE(\state_reg[0] ),
        .D(Q[57]),
        .Q(M_AXI_RDATA_I[55]),
        .R(areset_d1_reg_rep__1));
  FDRE \M_AXI_RDATA_I_reg[56] 
       (.C(CLK),
        .CE(\state_reg[0] ),
        .D(Q[58]),
        .Q(M_AXI_RDATA_I[56]),
        .R(areset_d1_reg_rep__1));
  FDRE \M_AXI_RDATA_I_reg[57] 
       (.C(CLK),
        .CE(\state_reg[0] ),
        .D(Q[59]),
        .Q(M_AXI_RDATA_I[57]),
        .R(areset_d1_reg_rep__1));
  FDRE \M_AXI_RDATA_I_reg[58] 
       (.C(CLK),
        .CE(\state_reg[0] ),
        .D(Q[60]),
        .Q(M_AXI_RDATA_I[58]),
        .R(areset_d1_reg_rep__1));
  FDRE \M_AXI_RDATA_I_reg[59] 
       (.C(CLK),
        .CE(\state_reg[0] ),
        .D(Q[61]),
        .Q(M_AXI_RDATA_I[59]),
        .R(areset_d1_reg_rep__1));
  FDRE \M_AXI_RDATA_I_reg[5] 
       (.C(CLK),
        .CE(\state_reg[0] ),
        .D(Q[7]),
        .Q(M_AXI_RDATA_I[5]),
        .R(areset_d1_reg_rep__1));
  FDRE \M_AXI_RDATA_I_reg[60] 
       (.C(CLK),
        .CE(\state_reg[0] ),
        .D(Q[62]),
        .Q(M_AXI_RDATA_I[60]),
        .R(areset_d1_reg_rep__1));
  FDRE \M_AXI_RDATA_I_reg[61] 
       (.C(CLK),
        .CE(\state_reg[0] ),
        .D(Q[63]),
        .Q(M_AXI_RDATA_I[61]),
        .R(areset_d1_reg_rep__1));
  FDRE \M_AXI_RDATA_I_reg[62] 
       (.C(CLK),
        .CE(\state_reg[0] ),
        .D(Q[64]),
        .Q(M_AXI_RDATA_I[62]),
        .R(areset_d1_reg_rep__1));
  FDRE \M_AXI_RDATA_I_reg[63] 
       (.C(CLK),
        .CE(\state_reg[0] ),
        .D(Q[65]),
        .Q(M_AXI_RDATA_I[63]),
        .R(areset_d1_reg_rep__1));
  FDRE \M_AXI_RDATA_I_reg[6] 
       (.C(CLK),
        .CE(\state_reg[0] ),
        .D(Q[8]),
        .Q(M_AXI_RDATA_I[6]),
        .R(areset_d1_reg_rep__1));
  FDRE \M_AXI_RDATA_I_reg[7] 
       (.C(CLK),
        .CE(\state_reg[0] ),
        .D(Q[9]),
        .Q(M_AXI_RDATA_I[7]),
        .R(areset_d1_reg_rep__1));
  FDRE \M_AXI_RDATA_I_reg[8] 
       (.C(CLK),
        .CE(\state_reg[0] ),
        .D(Q[10]),
        .Q(M_AXI_RDATA_I[8]),
        .R(areset_d1_reg_rep__1));
  FDRE \M_AXI_RDATA_I_reg[9] 
       (.C(CLK),
        .CE(\state_reg[0] ),
        .D(Q[11]),
        .Q(M_AXI_RDATA_I[9]),
        .R(areset_d1_reg_rep__1));
  ddr_axi_mig_7series_v2_4_ddr_carry_latch_and_32 \USE_FPGA_CTRL.cmd_ready_inst 
       (.I_n(I_n),
        .\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst (s_axi_rlast),
        .rd_cmd_ready(rd_cmd_ready),
        .use_wrap_buffer_reg(\USE_FPGA_CTRL.cmd_ready_inst_n_1 ),
        .use_wrap_buffer_reg_0(use_wrap_buffer),
        .wrap_buffer_available_reg(\USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_inst_n_1 ));
  ddr_axi_mig_7series_v2_4_ddr_carry_and_33 \USE_FPGA_LAST_WORD.USE_FPGA_PACK.last_beat_inst_1 
       (.last_beat(last_beat),
        .last_beat_i(last_beat_i),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_10(lopt_10),
        .lopt_11(lopt_11),
        .lopt_12(lopt_12),
        .lopt_13(sel_0),
        .lopt_14(lopt_13),
        .lopt_15(lopt_14),
        .lopt_16(sel_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .lopt_8(lopt_8),
        .lopt_9(lopt_9),
        .wrap_buffer_available(wrap_buffer_available));
  ddr_axi_mig_7series_v2_4_ddr_carry_or_34 \USE_FPGA_LAST_WORD.USE_FPGA_PACK.last_beat_wrap_inst 
       (.last_beat_i(last_beat_i),
        .last_beat_ii(last_beat_ii),
        .lopt(lopt_10),
        .lopt_1(lopt_11),
        .use_wrap_buffer_reg(use_wrap_buffer));
  ddr_axi_mig_7series_v2_4_ddr_comparator_sel_35 \USE_FPGA_LAST_WORD.last_beat_curr_word_inst 
       (.\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst (\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst ),
        .last_beat_ii(last_beat_ii),
        .lopt(lopt_12),
        .lopt_1(lopt_13),
        .lopt_10(sel_m_axi_rready),
        .lopt_2(lopt_14),
        .lopt_3(lopt_15),
        .lopt_4(lopt_16),
        .lopt_5(lopt_17),
        .lopt_6(lopt_18),
        .lopt_7(sel_word_complete_next_wrap0),
        .lopt_8(lopt_19),
        .lopt_9(lopt_20),
        .s_axi_rlast(s_axi_rlast),
        .sel_0(sel_0),
        .sel_1(sel_1));
  ddr_axi_mig_7series_v2_4_ddr_comparator_sel_static__parameterized1 \USE_FPGA_LAST_WORD.last_beat_inst 
       (.E(E),
        .\USE_FPGA_LENGTH.FDRE_inst (first_mi_word),
        .last_beat(last_beat),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .lopt_8(lopt_8),
        .lopt_9(lopt_9),
        .p_0_out(p_0_out),
        .p_1_out(p_1_out),
        .p_2_out(p_2_out),
        .p_3_out(p_3_out),
        .p_4_out(p_4_out),
        .p_5_out(p_5_out),
        .p_6_out(p_6_out),
        .p_7_out(p_7_out),
        .rd_cmd_length(rd_cmd_length),
        .\state_reg[0] (\state_reg[0] ),
        .word_complete_next_wrap(word_complete_next_wrap),
        .word_complete_rest(word_complete_rest),
        .wrap_buffer_available(wrap_buffer_available),
        .wrap_buffer_available_reg(\USE_FPGA_LAST_WORD.last_beat_inst_n_1 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FPGA_LENGTH.BIT_LANE[0].FDRE_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(length_counter_i_0),
        .Q(p_7_out),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h333C555AFFF0FFF0)) 
    \USE_FPGA_LENGTH.BIT_LANE[0].LUT6_2_inst 
       (.I0(p_7_out),
        .I1(rd_cmd_length[0]),
        .I2(word_complete_next_wrap_pop),
        .I3(word_complete_rest_pop),
        .I4(first_mi_word),
        .I5(1'b1),
        .O5(length_di_0),
        .O6(length_sel_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \USE_FPGA_LENGTH.BIT_LANE[0].and_inst_CARRY4 
       (.CI(1'b0),
        .CO({length_local_carry_4,length_local_carry_3,length_local_carry_2,length_local_carry_1}),
        .CYINIT(1'b0),
        .DI({length_di_3,length_di_2,length_di_1,length_di_0}),
        .O({length_counter_i_3,length_counter_i_2,length_counter_i_1,length_counter_i_0}),
        .S({length_sel_3,length_sel_2,length_sel_1,length_sel_0}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FPGA_LENGTH.BIT_LANE[1].FDRE_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(length_counter_i_1),
        .Q(p_6_out),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h333C555AFFF0FFF0)) 
    \USE_FPGA_LENGTH.BIT_LANE[1].LUT6_2_inst 
       (.I0(p_6_out),
        .I1(rd_cmd_length[1]),
        .I2(word_complete_next_wrap_pop),
        .I3(word_complete_rest_pop),
        .I4(first_mi_word),
        .I5(1'b1),
        .O5(length_di_1),
        .O6(length_sel_1));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FPGA_LENGTH.BIT_LANE[2].FDRE_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(length_counter_i_2),
        .Q(p_5_out),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h333C555AFFF0FFF0)) 
    \USE_FPGA_LENGTH.BIT_LANE[2].LUT6_2_inst 
       (.I0(p_5_out),
        .I1(rd_cmd_length[2]),
        .I2(word_complete_next_wrap_pop),
        .I3(word_complete_rest_pop),
        .I4(first_mi_word),
        .I5(1'b1),
        .O5(length_di_2),
        .O6(length_sel_2));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FPGA_LENGTH.BIT_LANE[3].FDRE_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(length_counter_i_3),
        .Q(p_4_out),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h333C555AFFF0FFF0)) 
    \USE_FPGA_LENGTH.BIT_LANE[3].LUT6_2_inst 
       (.I0(p_4_out),
        .I1(rd_cmd_length[3]),
        .I2(word_complete_next_wrap_pop),
        .I3(word_complete_rest_pop),
        .I4(first_mi_word),
        .I5(1'b1),
        .O5(length_di_3),
        .O6(length_sel_3));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FPGA_LENGTH.BIT_LANE[4].FDRE_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(length_counter_i_4),
        .Q(p_3_out),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h333C555AFFF0FFF0)) 
    \USE_FPGA_LENGTH.BIT_LANE[4].LUT6_2_inst 
       (.I0(p_3_out),
        .I1(rd_cmd_length[4]),
        .I2(word_complete_next_wrap_pop),
        .I3(word_complete_rest_pop),
        .I4(first_mi_word),
        .I5(1'b1),
        .O5(length_di_4),
        .O6(length_sel_4));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \USE_FPGA_LENGTH.BIT_LANE[4].and_inst_CARRY4 
       (.CI(length_local_carry_4),
        .CO({\NLW_USE_FPGA_LENGTH.BIT_LANE[4].and_inst_CARRY4_CO_UNCONNECTED [3:2],length_local_carry_6,length_local_carry_5}),
        .CYINIT(1'b0),
        .DI({\NLW_USE_FPGA_LENGTH.BIT_LANE[4].and_inst_CARRY4_DI_UNCONNECTED [3],length_di_6,length_di_5,length_di_4}),
        .O({length_counter_i_7,length_counter_i_6,length_counter_i_5,length_counter_i_4}),
        .S({length_sel_7,length_sel_6,length_sel_5,length_sel_4}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FPGA_LENGTH.BIT_LANE[5].FDRE_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(length_counter_i_5),
        .Q(p_2_out),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h333C555AFFF0FFF0)) 
    \USE_FPGA_LENGTH.BIT_LANE[5].LUT6_2_inst 
       (.I0(p_2_out),
        .I1(rd_cmd_length[5]),
        .I2(word_complete_next_wrap_pop),
        .I3(word_complete_rest_pop),
        .I4(first_mi_word),
        .I5(1'b1),
        .O5(length_di_5),
        .O6(length_sel_5));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FPGA_LENGTH.BIT_LANE[6].FDRE_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(length_counter_i_6),
        .Q(p_1_out),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h333C555AFFF0FFF0)) 
    \USE_FPGA_LENGTH.BIT_LANE[6].LUT6_2_inst 
       (.I0(p_1_out),
        .I1(rd_cmd_length[6]),
        .I2(word_complete_next_wrap_pop),
        .I3(word_complete_rest_pop),
        .I4(first_mi_word),
        .I5(1'b1),
        .O5(length_di_6),
        .O6(length_sel_6));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FPGA_LENGTH.BIT_LANE[7].FDRE_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(length_counter_i_7),
        .Q(p_0_out),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h333C555AFFF0FFF0)) 
    \USE_FPGA_LENGTH.BIT_LANE[7].LUT6_2_inst 
       (.I0(p_0_out),
        .I1(rd_cmd_length[7]),
        .I2(word_complete_next_wrap_pop),
        .I3(word_complete_rest_pop),
        .I4(first_mi_word),
        .I5(1'b1),
        .O5(length_di_7),
        .O6(length_sel_7));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \USE_FPGA_LENGTH.FDRE_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(first_mi_word_i),
        .Q(first_mi_word),
        .S(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hAAACAAACAAACAAAC)) 
    \USE_FPGA_LENGTH.LUT6_cnt_inst 
       (.I0(Q[0]),
        .I1(first_mi_word),
        .I2(word_complete_next_wrap_pop),
        .I3(word_complete_rest_pop),
        .I4(1'b1),
        .I5(1'b1),
        .O(first_mi_word_i));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h5A5A5A66F0F0F0CC)) 
    \USE_FPGA_NEXT_WORD.LUT_LEVEL[0].LUT6_2_inst 
       (.I0(rd_cmd_step[0]),
        .I1(pre_next_word_1[0]),
        .I2(rd_cmd_next_word[0]),
        .I3(first_word),
        .I4(rd_cmd_fix),
        .I5(1'b1),
        .O5(next_word_i[0]),
        .O6(next_sel_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \USE_FPGA_NEXT_WORD.LUT_LEVEL[0].next_carry_inst_CARRY4 
       (.CI(1'b0),
        .CO({\NLW_USE_FPGA_NEXT_WORD.LUT_LEVEL[0].next_carry_inst_CARRY4_CO_UNCONNECTED [3:1],next_carry_local_1}),
        .CYINIT(1'b0),
        .DI({\NLW_USE_FPGA_NEXT_WORD.LUT_LEVEL[0].next_carry_inst_CARRY4_DI_UNCONNECTED [3:2],rd_cmd_step[1:0]}),
        .O({\NLW_USE_FPGA_NEXT_WORD.LUT_LEVEL[0].next_carry_inst_CARRY4_O_UNCONNECTED [3],pre_next_word_i}),
        .S({\NLW_USE_FPGA_NEXT_WORD.LUT_LEVEL[0].next_carry_inst_CARRY4_S_UNCONNECTED [3],next_sel_2,next_sel_1,next_sel_0}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h5A5A5A66F0F0F0CC)) 
    \USE_FPGA_NEXT_WORD.LUT_LEVEL[1].LUT6_2_inst 
       (.I0(rd_cmd_step[1]),
        .I1(pre_next_word_1[1]),
        .I2(rd_cmd_next_word[1]),
        .I3(first_word),
        .I4(rd_cmd_fix),
        .I5(1'b1),
        .O5(next_word_i[1]),
        .O6(next_sel_1));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h5A5A5A66F0F0F0CC)) 
    \USE_FPGA_NEXT_WORD.LUT_LEVEL[2].LUT6_2_inst 
       (.I0(rd_cmd_step[2]),
        .I1(pre_next_word_1[2]),
        .I2(rd_cmd_next_word[2]),
        .I3(first_word),
        .I4(rd_cmd_fix),
        .I5(1'b1),
        .O5(next_word_i[2]),
        .O6(next_sel_2));
  ddr_axi_mig_7series_v2_4_ddr_comparator_sel_static_36 \USE_FPGA_WORD_COMPLETED.next_word_wrap_inst 
       (.Q(pre_next_word_1),
        .first_word_reg(first_word),
        .lopt(lopt_21),
        .lopt_1(lopt_22),
        .lopt_2(sel_word_complete_next_wrap),
        .lopt_3(lopt_23),
        .lopt_4(lopt_24),
        .lopt_5(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst ),
        .next_word_wrap(next_word_wrap),
        .rd_cmd_fix(rd_cmd_fix),
        .rd_cmd_next_word(rd_cmd_next_word));
  ddr_axi_mig_7series_v2_4_ddr_carry_and_37 \USE_FPGA_WORD_COMPLETED.word_complete_last_word_inst 
       (.\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst (s_axi_rlast),
        .lopt(lopt_15),
        .lopt_1(lopt_16),
        .rd_cmd_fix(rd_cmd_fix),
        .use_wrap_buffer_reg(use_wrap_buffer),
        .word_complete_last_word(word_complete_last_word));
  ddr_axi_mig_7series_v2_4_ddr_carry_and_38 \USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_inst 
       (.E(E),
        .last_beat(last_beat),
        .lopt(lopt_21),
        .lopt_1(lopt_22),
        .next_word_wrap(next_word_wrap),
        .sel_word_complete_next_wrap(sel_word_complete_next_wrap),
        .use_wrap_buffer_reg(\USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_inst_n_1 ),
        .word_complete_next_wrap(word_complete_next_wrap),
        .word_complete_rest(word_complete_rest),
        .wrap_buffer_available(wrap_buffer_available));
  ddr_axi_mig_7series_v2_4_ddr_carry_and_39 \USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_pop_inst 
       (.\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst (\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_0 ),
        .\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_0 (word_complete_next_wrap_ready),
        .word_complete_next_wrap_pop(word_complete_next_wrap_pop));
  ddr_axi_mig_7series_v2_4_ddr_carry_and_40 \USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_ready_inst 
       (.\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst (\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst ),
        .\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_0 (word_complete_rest_ready),
        .lopt(lopt_23),
        .lopt_1(lopt_24),
        .s_ready_i_reg(s_ready_i_reg),
        .state(state),
        .\storage_data1_reg[0] (word_complete_next_wrap_ready),
        .word_complete_next_wrap(word_complete_next_wrap));
  ddr_axi_mig_7series_v2_4_ddr_carry_or_41 \USE_FPGA_WORD_COMPLETED.word_complete_rest_inst 
       (.lopt(lopt_17),
        .lopt_1(lopt_18),
        .sel_word_complete_next_wrap0(sel_word_complete_next_wrap0),
        .word_complete_last_word(word_complete_last_word),
        .word_complete_rest(word_complete_rest));
  ddr_axi_mig_7series_v2_4_ddr_carry_and_42 \USE_FPGA_WORD_COMPLETED.word_complete_rest_pop_inst 
       (.M_AXI_RVALID_I(M_AXI_RVALID_I),
        .\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst (word_complete_rest_ready),
        .word_complete_rest_pop(word_complete_rest_pop));
  ddr_axi_mig_7series_v2_4_ddr_carry_and_43 \USE_FPGA_WORD_COMPLETED.word_complete_rest_ready_inst 
       (.lopt(lopt_19),
        .lopt_1(lopt_20),
        .sel_m_axi_rready(sel_m_axi_rready),
        .\state_reg[0]_rep (\state_reg[0]_rep ),
        .\storage_data1_reg[0] (word_complete_rest_ready),
        .word_complete_next_wrap_ready(word_complete_next_wrap_ready),
        .word_complete_rest(word_complete_rest));
  FDRE \current_word_1_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(D[0]),
        .Q(first_word_reg_0[0]),
        .R(SS));
  FDRE \current_word_1_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(D[1]),
        .Q(first_word_reg_0[1]),
        .R(SS));
  FDRE \current_word_1_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(D[2]),
        .Q(first_word_reg_0[2]),
        .R(SS));
  FDSE first_word_reg
       (.C(CLK),
        .CE(E),
        .D(s_axi_rlast),
        .Q(first_word),
        .S(ARESET));
  FDRE \pre_next_word_1_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[13].FDRE_inst [0]),
        .Q(pre_next_word_1[0]),
        .R(SS));
  FDRE \pre_next_word_1_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[13].FDRE_inst [1]),
        .Q(pre_next_word_1[1]),
        .R(SS));
  FDRE \pre_next_word_1_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[13].FDRE_inst [2]),
        .Q(pre_next_word_1[2]),
        .R(SS));
  FDRE \rid_wrap_buffer_reg[0] 
       (.C(CLK),
        .CE(\state_reg[0] ),
        .D(Q[66]),
        .Q(rid_wrap_buffer[0]),
        .R(SS));
  FDRE \rid_wrap_buffer_reg[1] 
       (.C(CLK),
        .CE(\state_reg[0] ),
        .D(Q[67]),
        .Q(rid_wrap_buffer[1]),
        .R(SS));
  FDRE \rid_wrap_buffer_reg[2] 
       (.C(CLK),
        .CE(\state_reg[0] ),
        .D(Q[68]),
        .Q(rid_wrap_buffer[2]),
        .R(SS));
  FDRE \rid_wrap_buffer_reg[3] 
       (.C(CLK),
        .CE(\state_reg[0] ),
        .D(Q[69]),
        .Q(rid_wrap_buffer[3]),
        .R(SS));
  FDRE \rresp_wrap_buffer_reg[1] 
       (.C(CLK),
        .CE(\state_reg[0] ),
        .D(Q[1]),
        .Q(rresp_wrap_buffer),
        .R(ARESET));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_axi_rdata[0]_INST_0 
       (.I0(M_AXI_RDATA_I[0]),
        .I1(M_AXI_RDATA_I[32]),
        .I2(use_wrap_buffer),
        .I3(Q[2]),
        .I4(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[16].FDRE_inst ),
        .I5(Q[34]),
        .O(s_axi_rdata[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_axi_rdata[10]_INST_0 
       (.I0(M_AXI_RDATA_I[10]),
        .I1(M_AXI_RDATA_I[42]),
        .I2(use_wrap_buffer),
        .I3(Q[12]),
        .I4(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[16].FDRE_inst ),
        .I5(Q[44]),
        .O(s_axi_rdata[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_axi_rdata[11]_INST_0 
       (.I0(M_AXI_RDATA_I[11]),
        .I1(M_AXI_RDATA_I[43]),
        .I2(use_wrap_buffer),
        .I3(Q[13]),
        .I4(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[16].FDRE_inst ),
        .I5(Q[45]),
        .O(s_axi_rdata[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_axi_rdata[12]_INST_0 
       (.I0(M_AXI_RDATA_I[12]),
        .I1(M_AXI_RDATA_I[44]),
        .I2(use_wrap_buffer),
        .I3(Q[14]),
        .I4(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[16].FDRE_inst ),
        .I5(Q[46]),
        .O(s_axi_rdata[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_axi_rdata[13]_INST_0 
       (.I0(M_AXI_RDATA_I[13]),
        .I1(M_AXI_RDATA_I[45]),
        .I2(use_wrap_buffer),
        .I3(Q[15]),
        .I4(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[16].FDRE_inst ),
        .I5(Q[47]),
        .O(s_axi_rdata[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_axi_rdata[14]_INST_0 
       (.I0(M_AXI_RDATA_I[14]),
        .I1(M_AXI_RDATA_I[46]),
        .I2(use_wrap_buffer),
        .I3(Q[16]),
        .I4(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[16].FDRE_inst ),
        .I5(Q[48]),
        .O(s_axi_rdata[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_axi_rdata[15]_INST_0 
       (.I0(M_AXI_RDATA_I[15]),
        .I1(M_AXI_RDATA_I[47]),
        .I2(use_wrap_buffer),
        .I3(Q[17]),
        .I4(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[16].FDRE_inst ),
        .I5(Q[49]),
        .O(s_axi_rdata[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_axi_rdata[16]_INST_0 
       (.I0(M_AXI_RDATA_I[16]),
        .I1(M_AXI_RDATA_I[48]),
        .I2(use_wrap_buffer),
        .I3(Q[18]),
        .I4(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[16].FDRE_inst ),
        .I5(Q[50]),
        .O(s_axi_rdata[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_axi_rdata[17]_INST_0 
       (.I0(M_AXI_RDATA_I[17]),
        .I1(M_AXI_RDATA_I[49]),
        .I2(use_wrap_buffer),
        .I3(Q[19]),
        .I4(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[16].FDRE_inst ),
        .I5(Q[51]),
        .O(s_axi_rdata[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_axi_rdata[18]_INST_0 
       (.I0(M_AXI_RDATA_I[18]),
        .I1(M_AXI_RDATA_I[50]),
        .I2(use_wrap_buffer),
        .I3(Q[20]),
        .I4(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[16].FDRE_inst ),
        .I5(Q[52]),
        .O(s_axi_rdata[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_axi_rdata[19]_INST_0 
       (.I0(M_AXI_RDATA_I[19]),
        .I1(M_AXI_RDATA_I[51]),
        .I2(use_wrap_buffer),
        .I3(Q[21]),
        .I4(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[16].FDRE_inst ),
        .I5(Q[53]),
        .O(s_axi_rdata[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_axi_rdata[1]_INST_0 
       (.I0(M_AXI_RDATA_I[1]),
        .I1(M_AXI_RDATA_I[33]),
        .I2(use_wrap_buffer),
        .I3(Q[3]),
        .I4(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[16].FDRE_inst ),
        .I5(Q[35]),
        .O(s_axi_rdata[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_axi_rdata[20]_INST_0 
       (.I0(M_AXI_RDATA_I[20]),
        .I1(M_AXI_RDATA_I[52]),
        .I2(use_wrap_buffer),
        .I3(Q[22]),
        .I4(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[16].FDRE_inst ),
        .I5(Q[54]),
        .O(s_axi_rdata[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_axi_rdata[21]_INST_0 
       (.I0(M_AXI_RDATA_I[21]),
        .I1(M_AXI_RDATA_I[53]),
        .I2(use_wrap_buffer),
        .I3(Q[23]),
        .I4(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[16].FDRE_inst ),
        .I5(Q[55]),
        .O(s_axi_rdata[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_axi_rdata[22]_INST_0 
       (.I0(M_AXI_RDATA_I[22]),
        .I1(M_AXI_RDATA_I[54]),
        .I2(use_wrap_buffer),
        .I3(Q[24]),
        .I4(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[16].FDRE_inst ),
        .I5(Q[56]),
        .O(s_axi_rdata[22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_axi_rdata[23]_INST_0 
       (.I0(M_AXI_RDATA_I[23]),
        .I1(M_AXI_RDATA_I[55]),
        .I2(use_wrap_buffer),
        .I3(Q[25]),
        .I4(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[16].FDRE_inst ),
        .I5(Q[57]),
        .O(s_axi_rdata[23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_axi_rdata[24]_INST_0 
       (.I0(M_AXI_RDATA_I[24]),
        .I1(M_AXI_RDATA_I[56]),
        .I2(use_wrap_buffer),
        .I3(Q[26]),
        .I4(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[16].FDRE_inst ),
        .I5(Q[58]),
        .O(s_axi_rdata[24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_axi_rdata[25]_INST_0 
       (.I0(M_AXI_RDATA_I[25]),
        .I1(M_AXI_RDATA_I[57]),
        .I2(use_wrap_buffer),
        .I3(Q[27]),
        .I4(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[16].FDRE_inst ),
        .I5(Q[59]),
        .O(s_axi_rdata[25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_axi_rdata[26]_INST_0 
       (.I0(M_AXI_RDATA_I[26]),
        .I1(M_AXI_RDATA_I[58]),
        .I2(use_wrap_buffer),
        .I3(Q[28]),
        .I4(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[16].FDRE_inst ),
        .I5(Q[60]),
        .O(s_axi_rdata[26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_axi_rdata[27]_INST_0 
       (.I0(M_AXI_RDATA_I[27]),
        .I1(M_AXI_RDATA_I[59]),
        .I2(use_wrap_buffer),
        .I3(Q[29]),
        .I4(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[16].FDRE_inst ),
        .I5(Q[61]),
        .O(s_axi_rdata[27]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_axi_rdata[28]_INST_0 
       (.I0(M_AXI_RDATA_I[28]),
        .I1(M_AXI_RDATA_I[60]),
        .I2(use_wrap_buffer),
        .I3(Q[30]),
        .I4(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[16].FDRE_inst ),
        .I5(Q[62]),
        .O(s_axi_rdata[28]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_axi_rdata[29]_INST_0 
       (.I0(M_AXI_RDATA_I[29]),
        .I1(M_AXI_RDATA_I[61]),
        .I2(use_wrap_buffer),
        .I3(Q[31]),
        .I4(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[16].FDRE_inst ),
        .I5(Q[63]),
        .O(s_axi_rdata[29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_axi_rdata[2]_INST_0 
       (.I0(M_AXI_RDATA_I[2]),
        .I1(M_AXI_RDATA_I[34]),
        .I2(use_wrap_buffer),
        .I3(Q[4]),
        .I4(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[16].FDRE_inst ),
        .I5(Q[36]),
        .O(s_axi_rdata[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_axi_rdata[30]_INST_0 
       (.I0(M_AXI_RDATA_I[30]),
        .I1(M_AXI_RDATA_I[62]),
        .I2(use_wrap_buffer),
        .I3(Q[32]),
        .I4(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[16].FDRE_inst ),
        .I5(Q[64]),
        .O(s_axi_rdata[30]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_axi_rdata[31]_INST_0 
       (.I0(M_AXI_RDATA_I[31]),
        .I1(M_AXI_RDATA_I[63]),
        .I2(use_wrap_buffer),
        .I3(Q[33]),
        .I4(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[16].FDRE_inst ),
        .I5(Q[65]),
        .O(s_axi_rdata[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_axi_rdata[3]_INST_0 
       (.I0(M_AXI_RDATA_I[3]),
        .I1(M_AXI_RDATA_I[35]),
        .I2(use_wrap_buffer),
        .I3(Q[5]),
        .I4(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[16].FDRE_inst ),
        .I5(Q[37]),
        .O(s_axi_rdata[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_axi_rdata[4]_INST_0 
       (.I0(M_AXI_RDATA_I[4]),
        .I1(M_AXI_RDATA_I[36]),
        .I2(use_wrap_buffer),
        .I3(Q[6]),
        .I4(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[16].FDRE_inst ),
        .I5(Q[38]),
        .O(s_axi_rdata[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_axi_rdata[5]_INST_0 
       (.I0(M_AXI_RDATA_I[5]),
        .I1(M_AXI_RDATA_I[37]),
        .I2(use_wrap_buffer),
        .I3(Q[7]),
        .I4(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[16].FDRE_inst ),
        .I5(Q[39]),
        .O(s_axi_rdata[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_axi_rdata[6]_INST_0 
       (.I0(M_AXI_RDATA_I[6]),
        .I1(M_AXI_RDATA_I[38]),
        .I2(use_wrap_buffer),
        .I3(Q[8]),
        .I4(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[16].FDRE_inst ),
        .I5(Q[40]),
        .O(s_axi_rdata[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_axi_rdata[7]_INST_0 
       (.I0(M_AXI_RDATA_I[7]),
        .I1(M_AXI_RDATA_I[39]),
        .I2(use_wrap_buffer),
        .I3(Q[9]),
        .I4(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[16].FDRE_inst ),
        .I5(Q[41]),
        .O(s_axi_rdata[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_axi_rdata[8]_INST_0 
       (.I0(M_AXI_RDATA_I[8]),
        .I1(M_AXI_RDATA_I[40]),
        .I2(use_wrap_buffer),
        .I3(Q[10]),
        .I4(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[16].FDRE_inst ),
        .I5(Q[42]),
        .O(s_axi_rdata[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_axi_rdata[9]_INST_0 
       (.I0(M_AXI_RDATA_I[9]),
        .I1(M_AXI_RDATA_I[41]),
        .I2(use_wrap_buffer),
        .I3(Q[11]),
        .I4(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[16].FDRE_inst ),
        .I5(Q[43]),
        .O(s_axi_rdata[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_rid[0]_INST_0 
       (.I0(rid_wrap_buffer[0]),
        .I1(use_wrap_buffer),
        .I2(Q[66]),
        .O(s_axi_rid[0]));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_rid[1]_INST_0 
       (.I0(rid_wrap_buffer[1]),
        .I1(use_wrap_buffer),
        .I2(Q[67]),
        .O(s_axi_rid[1]));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_rid[2]_INST_0 
       (.I0(rid_wrap_buffer[2]),
        .I1(use_wrap_buffer),
        .I2(Q[68]),
        .O(s_axi_rid[2]));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_rid[3]_INST_0 
       (.I0(rid_wrap_buffer[3]),
        .I1(use_wrap_buffer),
        .I2(Q[69]),
        .O(s_axi_rid[3]));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_rresp[1]_INST_0 
       (.I0(rresp_wrap_buffer),
        .I1(use_wrap_buffer),
        .I2(Q[1]),
        .O(s_axi_rresp));
  FDRE use_wrap_buffer_reg
       (.C(CLK),
        .CE(1'b1),
        .D(\USE_FPGA_CTRL.cmd_ready_inst_n_1 ),
        .Q(use_wrap_buffer),
        .R(ARESET));
  FDRE wrap_buffer_available_reg
       (.C(CLK),
        .CE(1'b1),
        .D(\USE_FPGA_LAST_WORD.last_beat_inst_n_1 ),
        .Q(wrap_buffer_available),
        .R(ARESET));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ddr_w_upsizer" *) 
module ddr_axi_mig_7series_v2_4_ddr_w_upsizer
   (word_complete_next_wrap_last,
    word_complete_rest_last,
    next_word_i,
    first_word,
    pre_next_word_i,
    wstrb_d3,
    wdata_d3,
    wrap_buffer_available,
    \USE_REGISTER.M_AXI_WVALID_q_reg_0 ,
    data_Exists_I_reg,
    Q,
    sel_word_complete_next_wrap,
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst ,
    s_axi_wvalid,
    wready_reg,
    s_axi_wlast,
    sel_last_word,
    S_n,
    sel_word_complete_next_wrap_qual,
    M_AXI_WREADY_I,
    ARESET,
    CLK,
    sel_0,
    sel_1,
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst ,
    wr_cmd_modified,
    wr_cmd_step,
    wr_cmd_next_word,
    wr_cmd_fix,
    wr_cmd_length,
    areset_d1_reg_rep,
    s_axi_wstrb,
    wstrb_qualifier_0,
    wstrb_qualifier_1,
    wstrb_qualifier_2,
    wstrb_qualifier_3,
    wstrb_qualifier_4,
    wstrb_qualifier_5,
    wstrb_qualifier_6,
    wstrb_qualifier_7,
    s_axi_wdata,
    wdata_qualifier_0,
    wdata_qualifier_1,
    wdata_qualifier_2,
    wdata_qualifier_3,
    wdata_qualifier_4,
    wdata_qualifier_5,
    wdata_qualifier_6,
    wdata_qualifier_7,
    SS,
    pop_si_data,
    wready_d2,
    wrap_buffer_available_reg_0,
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_0 ,
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_1 ,
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_2 ,
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_3 ,
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_4 ,
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_5 ,
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_6 ,
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_7 ,
    wr_cmd_valid,
    D,
    \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[13].FDRE_inst );
  output word_complete_next_wrap_last;
  output word_complete_rest_last;
  output [2:0]next_word_i;
  output first_word;
  output [2:0]pre_next_word_i;
  output [7:0]wstrb_d3;
  output [63:0]wdata_d3;
  output wrap_buffer_available;
  output \USE_REGISTER.M_AXI_WVALID_q_reg_0 ;
  output data_Exists_I_reg;
  output [2:0]Q;
  input sel_word_complete_next_wrap;
  input \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst ;
  input s_axi_wvalid;
  input wready_reg;
  input s_axi_wlast;
  input sel_last_word;
  input S_n;
  input sel_word_complete_next_wrap_qual;
  input M_AXI_WREADY_I;
  input ARESET;
  input CLK;
  input sel_0;
  input sel_1;
  input \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst ;
  input wr_cmd_modified;
  input [2:0]wr_cmd_step;
  input [2:0]wr_cmd_next_word;
  input wr_cmd_fix;
  input [7:0]wr_cmd_length;
  input areset_d1_reg_rep;
  input [3:0]s_axi_wstrb;
  input wstrb_qualifier_0;
  input wstrb_qualifier_1;
  input wstrb_qualifier_2;
  input wstrb_qualifier_3;
  input wstrb_qualifier_4;
  input wstrb_qualifier_5;
  input wstrb_qualifier_6;
  input wstrb_qualifier_7;
  input [31:0]s_axi_wdata;
  input wdata_qualifier_0;
  input wdata_qualifier_1;
  input wdata_qualifier_2;
  input wdata_qualifier_3;
  input wdata_qualifier_4;
  input wdata_qualifier_5;
  input wdata_qualifier_6;
  input wdata_qualifier_7;
  input [0:0]SS;
  input pop_si_data;
  input wready_d2;
  input wrap_buffer_available_reg_0;
  input \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_0 ;
  input \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_1 ;
  input \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_2 ;
  input \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_3 ;
  input \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_4 ;
  input \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_5 ;
  input \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_6 ;
  input \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_7 ;
  input wr_cmd_valid;
  input [2:0]D;
  input [2:0]\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[13].FDRE_inst ;

  wire ARESET;
  wire CLK;
  wire [2:0]D;
  wire M_AXI_WDATA_cmb_0;
  wire M_AXI_WDATA_cmb_1;
  wire M_AXI_WDATA_cmb_10;
  wire M_AXI_WDATA_cmb_11;
  wire M_AXI_WDATA_cmb_12;
  wire M_AXI_WDATA_cmb_13;
  wire M_AXI_WDATA_cmb_14;
  wire M_AXI_WDATA_cmb_15;
  wire M_AXI_WDATA_cmb_16;
  wire M_AXI_WDATA_cmb_17;
  wire M_AXI_WDATA_cmb_18;
  wire M_AXI_WDATA_cmb_19;
  wire M_AXI_WDATA_cmb_2;
  wire M_AXI_WDATA_cmb_20;
  wire M_AXI_WDATA_cmb_21;
  wire M_AXI_WDATA_cmb_22;
  wire M_AXI_WDATA_cmb_23;
  wire M_AXI_WDATA_cmb_24;
  wire M_AXI_WDATA_cmb_25;
  wire M_AXI_WDATA_cmb_26;
  wire M_AXI_WDATA_cmb_27;
  wire M_AXI_WDATA_cmb_28;
  wire M_AXI_WDATA_cmb_29;
  wire M_AXI_WDATA_cmb_3;
  wire M_AXI_WDATA_cmb_30;
  wire M_AXI_WDATA_cmb_31;
  wire M_AXI_WDATA_cmb_32;
  wire M_AXI_WDATA_cmb_33;
  wire M_AXI_WDATA_cmb_34;
  wire M_AXI_WDATA_cmb_35;
  wire M_AXI_WDATA_cmb_36;
  wire M_AXI_WDATA_cmb_37;
  wire M_AXI_WDATA_cmb_38;
  wire M_AXI_WDATA_cmb_39;
  wire M_AXI_WDATA_cmb_4;
  wire M_AXI_WDATA_cmb_40;
  wire M_AXI_WDATA_cmb_41;
  wire M_AXI_WDATA_cmb_42;
  wire M_AXI_WDATA_cmb_43;
  wire M_AXI_WDATA_cmb_44;
  wire M_AXI_WDATA_cmb_45;
  wire M_AXI_WDATA_cmb_46;
  wire M_AXI_WDATA_cmb_47;
  wire M_AXI_WDATA_cmb_48;
  wire M_AXI_WDATA_cmb_49;
  wire M_AXI_WDATA_cmb_5;
  wire M_AXI_WDATA_cmb_50;
  wire M_AXI_WDATA_cmb_51;
  wire M_AXI_WDATA_cmb_52;
  wire M_AXI_WDATA_cmb_53;
  wire M_AXI_WDATA_cmb_54;
  wire M_AXI_WDATA_cmb_55;
  wire M_AXI_WDATA_cmb_56;
  wire M_AXI_WDATA_cmb_57;
  wire M_AXI_WDATA_cmb_58;
  wire M_AXI_WDATA_cmb_59;
  wire M_AXI_WDATA_cmb_6;
  wire M_AXI_WDATA_cmb_60;
  wire M_AXI_WDATA_cmb_61;
  wire M_AXI_WDATA_cmb_62;
  wire M_AXI_WDATA_cmb_63;
  wire M_AXI_WDATA_cmb_7;
  wire M_AXI_WDATA_cmb_8;
  wire M_AXI_WDATA_cmb_9;
  wire M_AXI_WREADY_I;
  wire M_AXI_WSTRB_cmb_0;
  wire M_AXI_WSTRB_cmb_1;
  wire M_AXI_WSTRB_cmb_2;
  wire M_AXI_WSTRB_cmb_3;
  wire M_AXI_WSTRB_cmb_4;
  wire M_AXI_WSTRB_cmb_5;
  wire M_AXI_WSTRB_cmb_6;
  wire M_AXI_WSTRB_cmb_7;
  wire [2:0]Q;
  wire [0:0]SS;
  wire S_n;
  wire [2:0]\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[13].FDRE_inst ;
  wire \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst ;
  wire \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst ;
  wire \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_0 ;
  wire \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_1 ;
  wire \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_2 ;
  wire \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_3 ;
  wire \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_4 ;
  wire \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_5 ;
  wire \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_6 ;
  wire \USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_7 ;
  wire \USE_FPGA_WORD_COMPLETED.pop_si_data_inst_n_1 ;
  wire \USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_qual_inst_n_1 ;
  wire \USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst_n_1 ;
  wire \USE_REGISTER.M_AXI_WVALID_q_reg_0 ;
  wire areset_d1_reg_rep;
  wire data_Exists_I_reg;
  wire first_mi_word;
  wire first_mi_word_i;
  wire first_word;
  wire last_beat;
  wire last_beat_curr_word;
  wire last_word;
  wire last_word_carry;
  wire last_word_extra_carry;
  wire length_counter_1_0;
  wire length_counter_1_1;
  wire length_counter_1_2;
  wire length_counter_1_3;
  wire length_counter_1_4;
  wire length_counter_1_5;
  wire length_counter_1_6;
  wire length_counter_1_7;
  wire length_counter_i_0;
  wire length_counter_i_1;
  wire length_counter_i_2;
  wire length_counter_i_3;
  wire length_counter_i_4;
  wire length_counter_i_5;
  wire length_counter_i_6;
  wire length_counter_i_7;
  wire length_counter_ii_0;
  wire length_counter_ii_1;
  wire length_counter_ii_2;
  wire length_counter_ii_3;
  wire length_counter_ii_4;
  wire length_counter_ii_5;
  wire length_counter_ii_6;
  wire length_counter_ii_7;
  wire length_di_0;
  wire length_di_1;
  wire length_di_2;
  wire length_di_3;
  wire length_di_4;
  wire length_di_5;
  wire length_di_6;
  wire length_di_7;
  wire length_local_carry_1;
  wire length_local_carry_2;
  wire length_local_carry_3;
  wire length_local_carry_4;
  wire length_local_carry_5;
  wire length_local_carry_6;
  wire length_sel_0;
  wire length_sel_1;
  wire length_sel_2;
  wire length_sel_3;
  wire length_sel_4;
  wire length_sel_5;
  wire length_sel_6;
  wire length_sel_7;
  wire lopt;
  wire lopt_1;
  wire lopt_10;
  wire lopt_11;
  wire lopt_12;
  wire lopt_13;
  wire lopt_14;
  wire lopt_15;
  wire lopt_16;
  wire lopt_17;
  wire lopt_18;
  wire lopt_19;
  wire lopt_2;
  wire lopt_20;
  wire lopt_21;
  wire lopt_22;
  wire lopt_23;
  wire lopt_24;
  wire lopt_25;
  wire lopt_26;
  wire lopt_27;
  wire lopt_28;
  wire lopt_29;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire lopt_8;
  wire lopt_9;
  wire next_carry_local_1;
  wire next_sel_0;
  wire next_sel_1;
  wire next_sel_2;
  wire [2:0]next_word_i;
  wire next_word_wrap;
  wire p_100_out;
  wire p_101_out;
  wire p_102_out;
  wire p_103_out;
  wire p_104_out;
  wire p_105_out;
  wire p_23_out;
  wire p_24_out;
  wire p_25_out;
  wire p_26_out;
  wire p_27_out;
  wire p_28_out;
  wire p_29_out;
  wire p_30_out;
  wire p_31_out;
  wire p_32_out;
  wire p_48_out;
  wire p_49_out;
  wire p_50_out;
  wire p_51_out;
  wire p_52_out;
  wire p_53_out;
  wire p_54_out;
  wire p_55_out;
  wire p_56_out;
  wire p_57_out;
  wire p_73_out;
  wire p_74_out;
  wire p_75_out;
  wire p_76_out;
  wire p_77_out;
  wire p_78_out;
  wire p_79_out;
  wire p_80_out;
  wire p_81_out;
  wire p_98_out;
  wire p_99_out;
  wire pop_mi_data;
  wire pop_si_data;
  wire [2:0]pre_next_word_i;
  wire [2:0]pre_next_word_q;
  wire [31:0]s_axi_wdata;
  wire s_axi_wlast;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire sel_0;
  wire sel_1;
  wire sel_last_word;
  wire sel_word_complete_next_wrap;
  wire sel_word_complete_next_wrap_qual;
  wire [63:0]wdata_d3;
  wire wdata_qualifier_0;
  wire wdata_qualifier_1;
  wire wdata_qualifier_2;
  wire wdata_qualifier_3;
  wire wdata_qualifier_4;
  wire wdata_qualifier_5;
  wire wdata_qualifier_6;
  wire wdata_qualifier_7;
  wire wdata_wrap_buffer_32;
  wire wdata_wrap_buffer_33;
  wire wdata_wrap_buffer_34;
  wire wdata_wrap_buffer_35;
  wire wdata_wrap_buffer_36;
  wire wdata_wrap_buffer_37;
  wire wdata_wrap_buffer_38;
  wire wdata_wrap_buffer_39;
  wire wdata_wrap_buffer_40;
  wire wdata_wrap_buffer_41;
  wire wdata_wrap_buffer_42;
  wire wdata_wrap_buffer_43;
  wire wdata_wrap_buffer_44;
  wire wdata_wrap_buffer_45;
  wire wdata_wrap_buffer_46;
  wire wdata_wrap_buffer_48;
  wire wdata_wrap_buffer_49;
  wire wdata_wrap_buffer_50;
  wire wdata_wrap_buffer_51;
  wire wdata_wrap_buffer_52;
  wire wdata_wrap_buffer_53;
  wire wdata_wrap_buffer_56;
  wire wdata_wrap_buffer_57;
  wire wdata_wrap_buffer_58;
  wire wdata_wrap_buffer_59;
  wire wdata_wrap_buffer_60;
  wire wdata_wrap_buffer_63;
  wire [63:0]wdata_wrap_buffer_cmb;
  wire word_complete_last_word;
  wire word_complete_next_wrap;
  wire word_complete_next_wrap_last;
  wire word_complete_next_wrap_pop;
  wire word_complete_next_wrap_qual;
  wire word_complete_next_wrap_valid;
  wire word_complete_rest;
  wire word_complete_rest_last;
  wire word_complete_rest_pop;
  wire word_complete_rest_qual;
  wire word_complete_rest_valid;
  wire wr_cmd_fix;
  wire [7:0]wr_cmd_length;
  wire wr_cmd_modified;
  wire [2:0]wr_cmd_next_word;
  wire [2:0]wr_cmd_step;
  wire wr_cmd_valid;
  wire wrap_buffer_available;
  wire wrap_buffer_available_reg_0;
  wire wrap_qualifier_0;
  wire wrap_qualifier_1;
  wire wrap_qualifier_2;
  wire wrap_qualifier_3;
  wire wrap_qualifier_4;
  wire wrap_qualifier_5;
  wire wrap_qualifier_6;
  wire wrap_qualifier_7;
  wire wready_d2;
  wire wready_reg;
  wire [7:0]wstrb_d3;
  wire wstrb_qualifier_0;
  wire wstrb_qualifier_1;
  wire wstrb_qualifier_2;
  wire wstrb_qualifier_3;
  wire wstrb_qualifier_4;
  wire wstrb_qualifier_5;
  wire wstrb_qualifier_6;
  wire wstrb_qualifier_7;
  wire wstrb_wrap_buffer_0;
  wire wstrb_wrap_buffer_1;
  wire wstrb_wrap_buffer_2;
  wire wstrb_wrap_buffer_3;
  wire wstrb_wrap_buffer_4;
  wire wstrb_wrap_buffer_5;
  wire wstrb_wrap_buffer_6;
  wire wstrb_wrap_buffer_7;
  wire [7:0]wstrb_wrap_buffer_cmb;
  wire [3:2]\NLW_USE_FPGA_LENGTH.BIT_LANE[4].carry_inst_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_USE_FPGA_LENGTH.BIT_LANE[4].carry_inst_CARRY4_DI_UNCONNECTED ;
  wire [3:1]\NLW_USE_FPGA_NEXT_WORD.LUT_LEVEL[0].next_carry_inst_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_USE_FPGA_NEXT_WORD.LUT_LEVEL[0].next_carry_inst_CARRY4_DI_UNCONNECTED ;
  wire [3:3]\NLW_USE_FPGA_NEXT_WORD.LUT_LEVEL[0].next_carry_inst_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_USE_FPGA_NEXT_WORD.LUT_LEVEL[0].next_carry_inst_CARRY4_S_UNCONNECTED ;

  ddr_axi_mig_7series_v2_4_ddr_comparator_sel \USE_FPGA_LAST_WORD.last_beat_curr_word_inst 
       (.\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst (\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst ),
        .last_beat(last_beat),
        .last_beat_curr_word(last_beat_curr_word),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_10(lopt_10),
        .lopt_11(lopt_11),
        .lopt_12(wr_cmd_modified),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .lopt_8(lopt_8),
        .lopt_9(lopt_9),
        .sel_0(sel_0),
        .sel_1(sel_1));
  ddr_axi_mig_7series_v2_4_ddr_comparator_sel_static__parameterized0 \USE_FPGA_LAST_WORD.last_beat_inst 
       (.first_mi_word(first_mi_word),
        .last_beat(last_beat),
        .length_counter_1_0(length_counter_1_0),
        .length_counter_1_1(length_counter_1_1),
        .length_counter_1_2(length_counter_1_2),
        .length_counter_1_3(length_counter_1_3),
        .length_counter_1_4(length_counter_1_4),
        .length_counter_1_5(length_counter_1_5),
        .length_counter_1_6(length_counter_1_6),
        .length_counter_1_7(length_counter_1_7),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .lopt_8(lopt_8),
        .lopt_9(lopt_9),
        .wr_cmd_length(wr_cmd_length));
  ddr_axi_mig_7series_v2_4_ddr_carry_and \USE_FPGA_LAST_WORD.last_word_inst 
       (.last_beat_curr_word(last_beat_curr_word),
        .last_word(last_word),
        .lopt(lopt_10),
        .lopt_1(lopt_11),
        .wr_cmd_modified(wr_cmd_modified));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FPGA_LENGTH.BIT_LANE[0].FDRE_length_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(length_counter_i_0),
        .Q(length_counter_1_0),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT4 #(
    .INIT(16'hCCCA)) 
    \USE_FPGA_LENGTH.BIT_LANE[0].LUT4_inst 
       (.I0(length_counter_1_0),
        .I1(length_counter_ii_0),
        .I2(word_complete_rest_pop),
        .I3(word_complete_next_wrap_pop),
        .O(length_counter_i_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h333C555AFFF0FFF0)) 
    \USE_FPGA_LENGTH.BIT_LANE[0].LUT6_length_inst 
       (.I0(length_counter_1_0),
        .I1(wr_cmd_length[0]),
        .I2(1'b1),
        .I3(1'b1),
        .I4(first_mi_word),
        .I5(1'b1),
        .O5(length_di_0),
        .O6(length_sel_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \USE_FPGA_LENGTH.BIT_LANE[0].carry_inst_CARRY4 
       (.CI(1'b0),
        .CO({length_local_carry_4,length_local_carry_3,length_local_carry_2,length_local_carry_1}),
        .CYINIT(1'b0),
        .DI({length_di_3,length_di_2,length_di_1,length_di_0}),
        .O({length_counter_ii_3,length_counter_ii_2,length_counter_ii_1,length_counter_ii_0}),
        .S({length_sel_3,length_sel_2,length_sel_1,length_sel_0}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FPGA_LENGTH.BIT_LANE[1].FDRE_length_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(length_counter_i_1),
        .Q(length_counter_1_1),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT4 #(
    .INIT(16'hCCCA)) 
    \USE_FPGA_LENGTH.BIT_LANE[1].LUT4_inst 
       (.I0(length_counter_1_1),
        .I1(length_counter_ii_1),
        .I2(word_complete_rest_pop),
        .I3(word_complete_next_wrap_pop),
        .O(length_counter_i_1));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h333C555AFFF0FFF0)) 
    \USE_FPGA_LENGTH.BIT_LANE[1].LUT6_length_inst 
       (.I0(length_counter_1_1),
        .I1(wr_cmd_length[1]),
        .I2(1'b1),
        .I3(1'b1),
        .I4(first_mi_word),
        .I5(1'b1),
        .O5(length_di_1),
        .O6(length_sel_1));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FPGA_LENGTH.BIT_LANE[2].FDRE_length_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(length_counter_i_2),
        .Q(length_counter_1_2),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT4 #(
    .INIT(16'hCCCA)) 
    \USE_FPGA_LENGTH.BIT_LANE[2].LUT4_inst 
       (.I0(length_counter_1_2),
        .I1(length_counter_ii_2),
        .I2(word_complete_rest_pop),
        .I3(word_complete_next_wrap_pop),
        .O(length_counter_i_2));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h333C555AFFF0FFF0)) 
    \USE_FPGA_LENGTH.BIT_LANE[2].LUT6_length_inst 
       (.I0(length_counter_1_2),
        .I1(wr_cmd_length[2]),
        .I2(1'b1),
        .I3(1'b1),
        .I4(first_mi_word),
        .I5(1'b1),
        .O5(length_di_2),
        .O6(length_sel_2));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FPGA_LENGTH.BIT_LANE[3].FDRE_length_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(length_counter_i_3),
        .Q(length_counter_1_3),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT4 #(
    .INIT(16'hCCCA)) 
    \USE_FPGA_LENGTH.BIT_LANE[3].LUT4_inst 
       (.I0(length_counter_1_3),
        .I1(length_counter_ii_3),
        .I2(word_complete_rest_pop),
        .I3(word_complete_next_wrap_pop),
        .O(length_counter_i_3));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h333C555AFFF0FFF0)) 
    \USE_FPGA_LENGTH.BIT_LANE[3].LUT6_length_inst 
       (.I0(length_counter_1_3),
        .I1(wr_cmd_length[3]),
        .I2(1'b1),
        .I3(1'b1),
        .I4(first_mi_word),
        .I5(1'b1),
        .O5(length_di_3),
        .O6(length_sel_3));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FPGA_LENGTH.BIT_LANE[4].FDRE_length_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(length_counter_i_4),
        .Q(length_counter_1_4),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT4 #(
    .INIT(16'hCCCA)) 
    \USE_FPGA_LENGTH.BIT_LANE[4].LUT4_inst 
       (.I0(length_counter_1_4),
        .I1(length_counter_ii_4),
        .I2(word_complete_rest_pop),
        .I3(word_complete_next_wrap_pop),
        .O(length_counter_i_4));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h333C555AFFF0FFF0)) 
    \USE_FPGA_LENGTH.BIT_LANE[4].LUT6_length_inst 
       (.I0(length_counter_1_4),
        .I1(wr_cmd_length[4]),
        .I2(1'b1),
        .I3(1'b1),
        .I4(first_mi_word),
        .I5(1'b1),
        .O5(length_di_4),
        .O6(length_sel_4));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \USE_FPGA_LENGTH.BIT_LANE[4].carry_inst_CARRY4 
       (.CI(length_local_carry_4),
        .CO({\NLW_USE_FPGA_LENGTH.BIT_LANE[4].carry_inst_CARRY4_CO_UNCONNECTED [3:2],length_local_carry_6,length_local_carry_5}),
        .CYINIT(1'b0),
        .DI({\NLW_USE_FPGA_LENGTH.BIT_LANE[4].carry_inst_CARRY4_DI_UNCONNECTED [3],length_di_6,length_di_5,length_di_4}),
        .O({length_counter_ii_7,length_counter_ii_6,length_counter_ii_5,length_counter_ii_4}),
        .S({length_sel_7,length_sel_6,length_sel_5,length_sel_4}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FPGA_LENGTH.BIT_LANE[5].FDRE_length_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(length_counter_i_5),
        .Q(length_counter_1_5),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT4 #(
    .INIT(16'hCCCA)) 
    \USE_FPGA_LENGTH.BIT_LANE[5].LUT4_inst 
       (.I0(length_counter_1_5),
        .I1(length_counter_ii_5),
        .I2(word_complete_rest_pop),
        .I3(word_complete_next_wrap_pop),
        .O(length_counter_i_5));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h333C555AFFF0FFF0)) 
    \USE_FPGA_LENGTH.BIT_LANE[5].LUT6_length_inst 
       (.I0(length_counter_1_5),
        .I1(wr_cmd_length[5]),
        .I2(1'b1),
        .I3(1'b1),
        .I4(first_mi_word),
        .I5(1'b1),
        .O5(length_di_5),
        .O6(length_sel_5));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FPGA_LENGTH.BIT_LANE[6].FDRE_length_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(length_counter_i_6),
        .Q(length_counter_1_6),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT4 #(
    .INIT(16'hCCCA)) 
    \USE_FPGA_LENGTH.BIT_LANE[6].LUT4_inst 
       (.I0(length_counter_1_6),
        .I1(length_counter_ii_6),
        .I2(word_complete_rest_pop),
        .I3(word_complete_next_wrap_pop),
        .O(length_counter_i_6));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h333C555AFFF0FFF0)) 
    \USE_FPGA_LENGTH.BIT_LANE[6].LUT6_length_inst 
       (.I0(length_counter_1_6),
        .I1(wr_cmd_length[6]),
        .I2(1'b1),
        .I3(1'b1),
        .I4(first_mi_word),
        .I5(1'b1),
        .O5(length_di_6),
        .O6(length_sel_6));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \USE_FPGA_LENGTH.BIT_LANE[7].FDRE_length_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(length_counter_i_7),
        .Q(length_counter_1_7),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT4 #(
    .INIT(16'hCCCA)) 
    \USE_FPGA_LENGTH.BIT_LANE[7].LUT4_inst 
       (.I0(length_counter_1_7),
        .I1(length_counter_ii_7),
        .I2(word_complete_rest_pop),
        .I3(word_complete_next_wrap_pop),
        .O(length_counter_i_7));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h333C555AFFF0FFF0)) 
    \USE_FPGA_LENGTH.BIT_LANE[7].LUT6_length_inst 
       (.I0(length_counter_1_7),
        .I1(wr_cmd_length[7]),
        .I2(1'b1),
        .I3(1'b1),
        .I4(first_mi_word),
        .I5(1'b1),
        .O5(length_di_7),
        .O6(length_sel_7));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \USE_FPGA_LENGTH.FDSE_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(first_mi_word_i),
        .Q(first_mi_word),
        .S(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hAAACAAACAAACAAAC)) 
    \USE_FPGA_LENGTH.LUT6_first_mi_inst 
       (.I0(s_axi_wlast),
        .I1(first_mi_word),
        .I2(word_complete_rest_pop),
        .I3(word_complete_next_wrap_pop),
        .I4(1'b1),
        .I5(1'b1),
        .O(first_mi_word_i));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h5A5A5A66F0F0F0CC)) 
    \USE_FPGA_NEXT_WORD.LUT_LEVEL[0].LUT6_2_inst 
       (.I0(wr_cmd_step[0]),
        .I1(pre_next_word_q[0]),
        .I2(wr_cmd_next_word[0]),
        .I3(first_word),
        .I4(wr_cmd_fix),
        .I5(1'b1),
        .O5(next_word_i[0]),
        .O6(next_sel_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \USE_FPGA_NEXT_WORD.LUT_LEVEL[0].next_carry_inst_CARRY4 
       (.CI(1'b0),
        .CO({\NLW_USE_FPGA_NEXT_WORD.LUT_LEVEL[0].next_carry_inst_CARRY4_CO_UNCONNECTED [3:1],next_carry_local_1}),
        .CYINIT(1'b0),
        .DI({\NLW_USE_FPGA_NEXT_WORD.LUT_LEVEL[0].next_carry_inst_CARRY4_DI_UNCONNECTED [3:2],wr_cmd_step[1:0]}),
        .O({\NLW_USE_FPGA_NEXT_WORD.LUT_LEVEL[0].next_carry_inst_CARRY4_O_UNCONNECTED [3],pre_next_word_i}),
        .S({\NLW_USE_FPGA_NEXT_WORD.LUT_LEVEL[0].next_carry_inst_CARRY4_S_UNCONNECTED [3],next_sel_2,next_sel_1,next_sel_0}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h5A5A5A66F0F0F0CC)) 
    \USE_FPGA_NEXT_WORD.LUT_LEVEL[1].LUT6_2_inst 
       (.I0(wr_cmd_step[1]),
        .I1(pre_next_word_q[1]),
        .I2(wr_cmd_next_word[1]),
        .I3(first_word),
        .I4(wr_cmd_fix),
        .I5(1'b1),
        .O5(next_word_i[1]),
        .O6(next_sel_1));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h5A5A5A66F0F0F0CC)) 
    \USE_FPGA_NEXT_WORD.LUT_LEVEL[2].LUT6_2_inst 
       (.I0(wr_cmd_step[2]),
        .I1(pre_next_word_q[2]),
        .I2(wr_cmd_next_word[2]),
        .I3(first_word),
        .I4(wr_cmd_fix),
        .I5(1'b1),
        .O5(next_word_i[2]),
        .O6(next_sel_2));
  ddr_axi_mig_7series_v2_4_ddr_carry_and_1 \USE_FPGA_USE_WRAP.last_word_inst2 
       (.last_word(last_word),
        .last_word_carry(last_word_carry),
        .lopt(lopt_12),
        .lopt_1(lopt_13),
        .lopt_2(lopt_14),
        .lopt_3(sel_last_word),
        .lopt_4(lopt_15),
        .lopt_5(lopt_16),
        .lopt_6(S_n));
  ddr_axi_mig_7series_v2_4_ddr_carry_and_2 \USE_FPGA_USE_WRAP.last_word_inst3 
       (.last_word_carry(last_word_carry),
        .last_word_extra_carry(last_word_extra_carry),
        .lopt(lopt_12),
        .lopt_1(lopt_13));
  ddr_axi_mig_7series_v2_4_ddr_carry_latch_and \USE_FPGA_USE_WRAP.word_complete_next_wrap_stall_inst 
       (.last_word_carry(last_word_carry),
        .pop_si_data(pop_si_data),
        .wrap_buffer_available(wrap_buffer_available),
        .wrap_qualifier_0(wrap_qualifier_0),
        .wrap_qualifier_1(wrap_qualifier_1),
        .wrap_qualifier_2(wrap_qualifier_2),
        .wrap_qualifier_3(wrap_qualifier_3),
        .wrap_qualifier_4(wrap_qualifier_4),
        .wrap_qualifier_5(wrap_qualifier_5),
        .wrap_qualifier_6(wrap_qualifier_6),
        .wrap_qualifier_7(wrap_qualifier_7),
        .wstrb_wrap_buffer_0(wstrb_wrap_buffer_0),
        .wstrb_wrap_buffer_1(wstrb_wrap_buffer_1),
        .wstrb_wrap_buffer_2(wstrb_wrap_buffer_2),
        .wstrb_wrap_buffer_3(wstrb_wrap_buffer_3),
        .wstrb_wrap_buffer_4(wstrb_wrap_buffer_4),
        .wstrb_wrap_buffer_5(wstrb_wrap_buffer_5),
        .wstrb_wrap_buffer_6(wstrb_wrap_buffer_6),
        .wstrb_wrap_buffer_7(wstrb_wrap_buffer_7));
  ddr_axi_mig_7series_v2_4_ddr_carry_and_3 \USE_FPGA_WORD_COMPLETED.last_word_inst_2 
       (.last_word_extra_carry(last_word_extra_carry),
        .lopt(lopt_14),
        .sel_last_word(sel_last_word),
        .word_complete_last_word(word_complete_last_word));
  ddr_axi_mig_7series_v2_4_ddr_comparator_sel_static \USE_FPGA_WORD_COMPLETED.next_word_wrap_inst 
       (.Q(pre_next_word_q),
        .\USE_RTL_CURR_WORD.first_word_q_reg (first_word),
        .lopt(lopt_17),
        .lopt_1(lopt_18),
        .lopt_2(sel_word_complete_next_wrap),
        .lopt_3(lopt_19),
        .lopt_4(lopt_20),
        .lopt_5(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst ),
        .next_word_wrap(next_word_wrap),
        .wr_cmd_fix(wr_cmd_fix),
        .wr_cmd_next_word(wr_cmd_next_word));
  ddr_axi_mig_7series_v2_4_ddr_carry_or \USE_FPGA_WORD_COMPLETED.pop_si_data_inst 
       (.S_n(S_n),
        .lopt(lopt_15),
        .lopt_1(lopt_16),
        .s_axi_wvalid(s_axi_wvalid),
        .word_complete_last_word(word_complete_last_word),
        .word_complete_next_wrap(word_complete_next_wrap),
        .word_complete_rest(word_complete_rest),
        .wrap_buffer_available(wrap_buffer_available),
        .wrap_buffer_available_reg(\USE_FPGA_WORD_COMPLETED.pop_si_data_inst_n_1 ),
        .wrap_buffer_available_reg_0(wrap_buffer_available_reg_0),
        .wready_reg(\USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst_n_1 ));
  ddr_axi_mig_7series_v2_4_ddr_carry_and_4 \USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_inst 
       (.lopt(lopt_17),
        .lopt_1(lopt_18),
        .next_word_wrap(next_word_wrap),
        .sel_word_complete_next_wrap(sel_word_complete_next_wrap),
        .word_complete_next_wrap(word_complete_next_wrap));
  ddr_axi_mig_7series_v2_4_ddr_carry_and_5 \USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_last_inst 
       (.\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst (\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_0 ),
        .\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_0 (\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_1 ),
        .\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_1 (\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_2 ),
        .\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_2 (\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_3 ),
        .\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_3 (\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_4 ),
        .\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_4 (\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_5 ),
        .\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_5 (\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_6 ),
        .\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_6 (\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_7 ),
        .\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst (word_complete_next_wrap_last),
        .data_Exists_I_reg(data_Exists_I_reg),
        .lopt(lopt_21),
        .lopt_1(lopt_19),
        .lopt_2(lopt_22),
        .lopt_3(s_axi_wvalid),
        .lopt_4(lopt_23),
        .lopt_5(lopt_24),
        .lopt_6(wready_reg),
        .p_100_out(p_100_out),
        .p_101_out(p_101_out),
        .p_102_out(p_102_out),
        .p_103_out(p_103_out),
        .p_104_out(p_104_out),
        .p_105_out(p_105_out),
        .p_23_out(p_23_out),
        .p_24_out(p_24_out),
        .p_25_out(p_25_out),
        .p_26_out(p_26_out),
        .p_27_out(p_27_out),
        .p_28_out(p_28_out),
        .p_29_out(p_29_out),
        .p_30_out(p_30_out),
        .p_31_out(p_31_out),
        .p_32_out(p_32_out),
        .p_48_out(p_48_out),
        .p_49_out(p_49_out),
        .p_50_out(p_50_out),
        .p_51_out(p_51_out),
        .p_52_out(p_52_out),
        .p_53_out(p_53_out),
        .p_54_out(p_54_out),
        .p_55_out(p_55_out),
        .p_56_out(p_56_out),
        .p_57_out(p_57_out),
        .p_73_out(p_73_out),
        .p_74_out(p_74_out),
        .p_75_out(p_75_out),
        .p_76_out(p_76_out),
        .p_77_out(p_77_out),
        .p_78_out(p_78_out),
        .p_79_out(p_79_out),
        .p_80_out(p_80_out),
        .p_81_out(p_81_out),
        .p_98_out(p_98_out),
        .p_99_out(p_99_out),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wlast(s_axi_wlast),
        .wdata_wrap_buffer_32(wdata_wrap_buffer_32),
        .wdata_wrap_buffer_33(wdata_wrap_buffer_33),
        .wdata_wrap_buffer_34(wdata_wrap_buffer_34),
        .wdata_wrap_buffer_35(wdata_wrap_buffer_35),
        .wdata_wrap_buffer_36(wdata_wrap_buffer_36),
        .wdata_wrap_buffer_37(wdata_wrap_buffer_37),
        .wdata_wrap_buffer_38(wdata_wrap_buffer_38),
        .wdata_wrap_buffer_39(wdata_wrap_buffer_39),
        .wdata_wrap_buffer_40(wdata_wrap_buffer_40),
        .wdata_wrap_buffer_41(wdata_wrap_buffer_41),
        .wdata_wrap_buffer_42(wdata_wrap_buffer_42),
        .wdata_wrap_buffer_43(wdata_wrap_buffer_43),
        .wdata_wrap_buffer_44(wdata_wrap_buffer_44),
        .wdata_wrap_buffer_45(wdata_wrap_buffer_45),
        .wdata_wrap_buffer_46(wdata_wrap_buffer_46),
        .wdata_wrap_buffer_48(wdata_wrap_buffer_48),
        .wdata_wrap_buffer_49(wdata_wrap_buffer_49),
        .wdata_wrap_buffer_50(wdata_wrap_buffer_50),
        .wdata_wrap_buffer_51(wdata_wrap_buffer_51),
        .wdata_wrap_buffer_52(wdata_wrap_buffer_52),
        .wdata_wrap_buffer_53(wdata_wrap_buffer_53),
        .wdata_wrap_buffer_56(wdata_wrap_buffer_56),
        .wdata_wrap_buffer_57(wdata_wrap_buffer_57),
        .wdata_wrap_buffer_58(wdata_wrap_buffer_58),
        .wdata_wrap_buffer_59(wdata_wrap_buffer_59),
        .wdata_wrap_buffer_60(wdata_wrap_buffer_60),
        .wdata_wrap_buffer_63(wdata_wrap_buffer_63),
        .wdata_wrap_buffer_cmb(wdata_wrap_buffer_cmb),
        .word_complete_next_wrap_pop(word_complete_next_wrap_pop),
        .wr_cmd_valid(wr_cmd_valid),
        .wready_reg(word_complete_rest_last),
        .wstrb_wrap_buffer_0(wstrb_wrap_buffer_0),
        .wstrb_wrap_buffer_1(wstrb_wrap_buffer_1),
        .wstrb_wrap_buffer_2(wstrb_wrap_buffer_2),
        .wstrb_wrap_buffer_3(wstrb_wrap_buffer_3),
        .wstrb_wrap_buffer_4(wstrb_wrap_buffer_4),
        .wstrb_wrap_buffer_5(wstrb_wrap_buffer_5),
        .wstrb_wrap_buffer_6(wstrb_wrap_buffer_6),
        .wstrb_wrap_buffer_7(wstrb_wrap_buffer_7),
        .wstrb_wrap_buffer_cmb(wstrb_wrap_buffer_cmb));
  ddr_axi_mig_7series_v2_4_ddr_carry_and_6 \USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_pop_inst 
       (.lopt(lopt_23),
        .lopt_1(lopt_24),
        .word_complete_next_wrap_pop(word_complete_next_wrap_pop),
        .word_complete_next_wrap_valid(word_complete_next_wrap_valid),
        .wready_reg(wready_reg));
  ddr_axi_mig_7series_v2_4_ddr_carry_and_7 \USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_qual_inst 
       (.\USE_REGISTER.M_AXI_WVALID_q_reg (\USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_qual_inst_n_1 ),
        .\USE_REGISTER.M_AXI_WVALID_q_reg_0 (\USE_REGISTER.M_AXI_WVALID_q_reg_0 ),
        .lopt(lopt_21),
        .lopt_1(lopt_22),
        .s_axi_wvalid(s_axi_wvalid),
        .word_complete_next_wrap_qual(word_complete_next_wrap_qual),
        .word_complete_next_wrap_valid(word_complete_next_wrap_valid),
        .word_complete_rest_valid(word_complete_rest_valid),
        .wready_d2(wready_d2));
  ddr_axi_mig_7series_v2_4_ddr_carry_and_8 \USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_valid_inst 
       (.\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst (\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst ),
        .lopt(lopt_19),
        .lopt_1(lopt_20),
        .word_complete_next_wrap(word_complete_next_wrap),
        .word_complete_next_wrap_qual(word_complete_next_wrap_qual));
  ddr_axi_mig_7series_v2_4_ddr_carry_and_9 \USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst 
       (.lopt(lopt_15),
        .lopt_1(lopt_25),
        .lopt_2(sel_word_complete_next_wrap_qual),
        .lopt_3(lopt_26),
        .lopt_4(lopt_27),
        .lopt_5(s_axi_wvalid),
        .lopt_6(lopt_28),
        .lopt_7(lopt_29),
        .lopt_8(M_AXI_WREADY_I),
        .s_axi_wlast(s_axi_wlast),
        .word_complete_next_wrap_last(word_complete_next_wrap_last),
        .word_complete_rest_last(word_complete_rest_last),
        .word_complete_rest_pop(word_complete_rest_pop),
        .wrap_buffer_available_reg(\USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst_n_1 ));
  ddr_axi_mig_7series_v2_4_ddr_carry_and_10 \USE_FPGA_WORD_COMPLETED.word_complete_rest_pop_inst 
       (.M_AXI_WREADY_I(M_AXI_WREADY_I),
        .lopt(lopt_28),
        .lopt_1(lopt_29),
        .word_complete_rest_pop(word_complete_rest_pop),
        .word_complete_rest_valid(word_complete_rest_valid));
  ddr_axi_mig_7series_v2_4_ddr_carry_and_11 \USE_FPGA_WORD_COMPLETED.word_complete_rest_qual_inst 
       (.lopt(lopt_26),
        .lopt_1(lopt_27),
        .s_axi_wvalid(s_axi_wvalid),
        .word_complete_rest_qual(word_complete_rest_qual),
        .word_complete_rest_valid(word_complete_rest_valid));
  ddr_axi_mig_7series_v2_4_ddr_carry_and_12 \USE_FPGA_WORD_COMPLETED.word_complete_rest_valid_inst 
       (.lopt(lopt_25),
        .sel_word_complete_next_wrap_qual(sel_word_complete_next_wrap_qual),
        .word_complete_rest(word_complete_rest),
        .word_complete_rest_qual(word_complete_rest_qual));
  FDRE \USE_REGISTER.M_AXI_WVALID_q_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_qual_inst_n_1 ),
        .Q(\USE_REGISTER.M_AXI_WVALID_q_reg_0 ),
        .R(SS));
  FDRE \USE_RTL_CURR_WORD.current_word_q_reg[0] 
       (.C(CLK),
        .CE(pop_si_data),
        .D(D[0]),
        .Q(Q[0]),
        .R(SS));
  FDRE \USE_RTL_CURR_WORD.current_word_q_reg[1] 
       (.C(CLK),
        .CE(pop_si_data),
        .D(D[1]),
        .Q(Q[1]),
        .R(SS));
  FDRE \USE_RTL_CURR_WORD.current_word_q_reg[2] 
       (.C(CLK),
        .CE(pop_si_data),
        .D(D[2]),
        .Q(Q[2]),
        .R(SS));
  FDSE \USE_RTL_CURR_WORD.first_word_q_reg 
       (.C(CLK),
        .CE(pop_si_data),
        .D(s_axi_wlast),
        .Q(first_word),
        .S(SS));
  FDRE \USE_RTL_CURR_WORD.pre_next_word_q_reg[0] 
       (.C(CLK),
        .CE(pop_si_data),
        .D(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[13].FDRE_inst [0]),
        .Q(pre_next_word_q[0]),
        .R(ARESET));
  FDRE \USE_RTL_CURR_WORD.pre_next_word_q_reg[1] 
       (.C(CLK),
        .CE(pop_si_data),
        .D(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[13].FDRE_inst [1]),
        .Q(pre_next_word_q[1]),
        .R(ARESET));
  FDRE \USE_RTL_CURR_WORD.pre_next_word_q_reg[2] 
       (.C(CLK),
        .CE(pop_si_data),
        .D(\USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[13].FDRE_inst [2]),
        .Q(pre_next_word_q[2]),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(wdata_wrap_buffer_cmb[0]),
        .Q(p_98_out),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(wdata_wrap_buffer_cmb[1]),
        .Q(p_99_out),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(wdata_wrap_buffer_cmb[2]),
        .Q(p_100_out),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(wdata_wrap_buffer_cmb[3]),
        .Q(p_101_out),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(wdata_wrap_buffer_cmb[4]),
        .Q(p_102_out),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(wdata_wrap_buffer_cmb[5]),
        .Q(p_103_out),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(wdata_wrap_buffer_cmb[6]),
        .Q(p_104_out),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(wdata_wrap_buffer_cmb[7]),
        .Q(p_105_out),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.FDRE_wstrb_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(wstrb_wrap_buffer_cmb[0]),
        .Q(wstrb_wrap_buffer_0),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_AXI_WDATA_cmb_0),
        .Q(wdata_d3[0]),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hF0F0F0F0CCCC00AA)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].LUT6_data_inst 
       (.I0(wdata_d3[0]),
        .I1(p_98_out),
        .I2(s_axi_wdata[0]),
        .I3(pop_mi_data),
        .I4(wrap_qualifier_0),
        .I5(wdata_qualifier_0),
        .O(M_AXI_WDATA_cmb_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_AXI_WDATA_cmb_1),
        .Q(wdata_d3[1]),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hF0F0F0F0CCCC00AA)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].LUT6_data_inst 
       (.I0(wdata_d3[1]),
        .I1(p_99_out),
        .I2(s_axi_wdata[1]),
        .I3(pop_mi_data),
        .I4(wrap_qualifier_0),
        .I5(wdata_qualifier_0),
        .O(M_AXI_WDATA_cmb_1));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_AXI_WDATA_cmb_2),
        .Q(wdata_d3[2]),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hF0F0F0F0CCCC00AA)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].LUT6_data_inst 
       (.I0(wdata_d3[2]),
        .I1(p_100_out),
        .I2(s_axi_wdata[2]),
        .I3(pop_mi_data),
        .I4(wrap_qualifier_0),
        .I5(wdata_qualifier_0),
        .O(M_AXI_WDATA_cmb_2));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_AXI_WDATA_cmb_3),
        .Q(wdata_d3[3]),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hF0F0F0F0CCCC00AA)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].LUT6_data_inst 
       (.I0(wdata_d3[3]),
        .I1(p_101_out),
        .I2(s_axi_wdata[3]),
        .I3(pop_mi_data),
        .I4(wrap_qualifier_0),
        .I5(wdata_qualifier_0),
        .O(M_AXI_WDATA_cmb_3));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_AXI_WDATA_cmb_4),
        .Q(wdata_d3[4]),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hF0F0F0F0CCCC00AA)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].LUT6_data_inst 
       (.I0(wdata_d3[4]),
        .I1(p_102_out),
        .I2(s_axi_wdata[4]),
        .I3(pop_mi_data),
        .I4(wrap_qualifier_0),
        .I5(wdata_qualifier_0),
        .O(M_AXI_WDATA_cmb_4));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_AXI_WDATA_cmb_5),
        .Q(wdata_d3[5]),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hF0F0F0F0CCCC00AA)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].LUT6_data_inst 
       (.I0(wdata_d3[5]),
        .I1(p_103_out),
        .I2(s_axi_wdata[5]),
        .I3(pop_mi_data),
        .I4(wrap_qualifier_0),
        .I5(wdata_qualifier_0),
        .O(M_AXI_WDATA_cmb_5));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_AXI_WDATA_cmb_6),
        .Q(wdata_d3[6]),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hF0F0F0F0CCCC00AA)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].LUT6_data_inst 
       (.I0(wdata_d3[6]),
        .I1(p_104_out),
        .I2(s_axi_wdata[6]),
        .I3(pop_mi_data),
        .I4(wrap_qualifier_0),
        .I5(wdata_qualifier_0),
        .O(M_AXI_WDATA_cmb_6));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_AXI_WDATA_cmb_7),
        .Q(wdata_d3[7]),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hF0F0F0F0CCCC00AA)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].LUT6_data_inst 
       (.I0(wdata_d3[7]),
        .I1(p_105_out),
        .I2(s_axi_wdata[7]),
        .I3(pop_mi_data),
        .I4(wrap_qualifier_0),
        .I5(wdata_qualifier_0),
        .O(M_AXI_WDATA_cmb_7));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_AXI_WSTRB_cmb_0),
        .Q(wstrb_d3[0]),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hF0F0F0F0CCCC00AA)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.LUT6_strb_inst 
       (.I0(wstrb_d3[0]),
        .I1(wrap_qualifier_0),
        .I2(s_axi_wstrb[0]),
        .I3(pop_mi_data),
        .I4(wrap_qualifier_0),
        .I5(wstrb_qualifier_0),
        .O(M_AXI_WSTRB_cmb_0));
  LUT2 #(
    .INIT(4'h8)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.LUT6_strb_inst_i_2 
       (.I0(\USE_REGISTER.M_AXI_WVALID_q_reg_0 ),
        .I1(wready_d2),
        .O(pop_mi_data));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(wdata_wrap_buffer_cmb[8]),
        .Q(p_73_out),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(wdata_wrap_buffer_cmb[9]),
        .Q(p_74_out),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(wdata_wrap_buffer_cmb[10]),
        .Q(p_75_out),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(wdata_wrap_buffer_cmb[11]),
        .Q(p_76_out),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(wdata_wrap_buffer_cmb[12]),
        .Q(p_77_out),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(wdata_wrap_buffer_cmb[13]),
        .Q(p_78_out),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(wdata_wrap_buffer_cmb[14]),
        .Q(p_79_out),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(wdata_wrap_buffer_cmb[15]),
        .Q(p_80_out),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.FDRE_wstrb_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(wstrb_wrap_buffer_cmb[1]),
        .Q(wstrb_wrap_buffer_1),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_AXI_WDATA_cmb_8),
        .Q(wdata_d3[8]),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hF0F0F0F0CCCC00AA)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].LUT6_data_inst 
       (.I0(wdata_d3[8]),
        .I1(p_73_out),
        .I2(s_axi_wdata[8]),
        .I3(pop_mi_data),
        .I4(wrap_qualifier_1),
        .I5(wdata_qualifier_1),
        .O(M_AXI_WDATA_cmb_8));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_AXI_WDATA_cmb_9),
        .Q(wdata_d3[9]),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hF0F0F0F0CCCC00AA)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].LUT6_data_inst 
       (.I0(wdata_d3[9]),
        .I1(p_74_out),
        .I2(s_axi_wdata[9]),
        .I3(pop_mi_data),
        .I4(wrap_qualifier_1),
        .I5(wdata_qualifier_1),
        .O(M_AXI_WDATA_cmb_9));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_AXI_WDATA_cmb_10),
        .Q(wdata_d3[10]),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hF0F0F0F0CCCC00AA)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].LUT6_data_inst 
       (.I0(wdata_d3[10]),
        .I1(p_75_out),
        .I2(s_axi_wdata[10]),
        .I3(pop_mi_data),
        .I4(wrap_qualifier_1),
        .I5(wdata_qualifier_1),
        .O(M_AXI_WDATA_cmb_10));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_AXI_WDATA_cmb_11),
        .Q(wdata_d3[11]),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hF0F0F0F0CCCC00AA)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].LUT6_data_inst 
       (.I0(wdata_d3[11]),
        .I1(p_76_out),
        .I2(s_axi_wdata[11]),
        .I3(pop_mi_data),
        .I4(wrap_qualifier_1),
        .I5(wdata_qualifier_1),
        .O(M_AXI_WDATA_cmb_11));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_AXI_WDATA_cmb_12),
        .Q(wdata_d3[12]),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hF0F0F0F0CCCC00AA)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].LUT6_data_inst 
       (.I0(wdata_d3[12]),
        .I1(p_77_out),
        .I2(s_axi_wdata[12]),
        .I3(pop_mi_data),
        .I4(wrap_qualifier_1),
        .I5(wdata_qualifier_1),
        .O(M_AXI_WDATA_cmb_12));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_AXI_WDATA_cmb_13),
        .Q(wdata_d3[13]),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hF0F0F0F0CCCC00AA)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].LUT6_data_inst 
       (.I0(wdata_d3[13]),
        .I1(p_78_out),
        .I2(s_axi_wdata[13]),
        .I3(pop_mi_data),
        .I4(wrap_qualifier_1),
        .I5(wdata_qualifier_1),
        .O(M_AXI_WDATA_cmb_13));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_AXI_WDATA_cmb_14),
        .Q(wdata_d3[14]),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hF0F0F0F0CCCC00AA)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].LUT6_data_inst 
       (.I0(wdata_d3[14]),
        .I1(p_79_out),
        .I2(s_axi_wdata[14]),
        .I3(pop_mi_data),
        .I4(wrap_qualifier_1),
        .I5(wdata_qualifier_1),
        .O(M_AXI_WDATA_cmb_14));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_AXI_WDATA_cmb_15),
        .Q(wdata_d3[15]),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hF0F0F0F0CCCC00AA)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].LUT6_data_inst 
       (.I0(wdata_d3[15]),
        .I1(p_80_out),
        .I2(s_axi_wdata[15]),
        .I3(pop_mi_data),
        .I4(wrap_qualifier_1),
        .I5(wdata_qualifier_1),
        .O(M_AXI_WDATA_cmb_15));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_AXI_WSTRB_cmb_1),
        .Q(wstrb_d3[1]),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hF0F0F0F0CCCC00AA)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.LUT6_strb_inst 
       (.I0(wstrb_d3[1]),
        .I1(wrap_qualifier_1),
        .I2(s_axi_wstrb[1]),
        .I3(pop_mi_data),
        .I4(wrap_qualifier_1),
        .I5(wstrb_qualifier_1),
        .O(M_AXI_WSTRB_cmb_1));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(wdata_wrap_buffer_cmb[16]),
        .Q(p_48_out),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(wdata_wrap_buffer_cmb[17]),
        .Q(p_49_out),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(wdata_wrap_buffer_cmb[18]),
        .Q(p_50_out),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(wdata_wrap_buffer_cmb[19]),
        .Q(p_51_out),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(wdata_wrap_buffer_cmb[20]),
        .Q(p_52_out),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(wdata_wrap_buffer_cmb[21]),
        .Q(p_53_out),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(wdata_wrap_buffer_cmb[22]),
        .Q(p_54_out),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(wdata_wrap_buffer_cmb[23]),
        .Q(p_55_out),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.FDRE_wstrb_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(wstrb_wrap_buffer_cmb[2]),
        .Q(wstrb_wrap_buffer_2),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_AXI_WDATA_cmb_16),
        .Q(wdata_d3[16]),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hF0F0F0F0CCCC00AA)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].LUT6_data_inst 
       (.I0(wdata_d3[16]),
        .I1(p_48_out),
        .I2(s_axi_wdata[16]),
        .I3(pop_mi_data),
        .I4(wrap_qualifier_2),
        .I5(wdata_qualifier_2),
        .O(M_AXI_WDATA_cmb_16));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_AXI_WDATA_cmb_17),
        .Q(wdata_d3[17]),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hF0F0F0F0CCCC00AA)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].LUT6_data_inst 
       (.I0(wdata_d3[17]),
        .I1(p_49_out),
        .I2(s_axi_wdata[17]),
        .I3(pop_mi_data),
        .I4(wrap_qualifier_2),
        .I5(wdata_qualifier_2),
        .O(M_AXI_WDATA_cmb_17));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_AXI_WDATA_cmb_18),
        .Q(wdata_d3[18]),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hF0F0F0F0CCCC00AA)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].LUT6_data_inst 
       (.I0(wdata_d3[18]),
        .I1(p_50_out),
        .I2(s_axi_wdata[18]),
        .I3(pop_mi_data),
        .I4(wrap_qualifier_2),
        .I5(wdata_qualifier_2),
        .O(M_AXI_WDATA_cmb_18));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_AXI_WDATA_cmb_19),
        .Q(wdata_d3[19]),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hF0F0F0F0CCCC00AA)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].LUT6_data_inst 
       (.I0(wdata_d3[19]),
        .I1(p_51_out),
        .I2(s_axi_wdata[19]),
        .I3(pop_mi_data),
        .I4(wrap_qualifier_2),
        .I5(wdata_qualifier_2),
        .O(M_AXI_WDATA_cmb_19));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_AXI_WDATA_cmb_20),
        .Q(wdata_d3[20]),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hF0F0F0F0CCCC00AA)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].LUT6_data_inst 
       (.I0(wdata_d3[20]),
        .I1(p_52_out),
        .I2(s_axi_wdata[20]),
        .I3(pop_mi_data),
        .I4(wrap_qualifier_2),
        .I5(wdata_qualifier_2),
        .O(M_AXI_WDATA_cmb_20));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_AXI_WDATA_cmb_21),
        .Q(wdata_d3[21]),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hF0F0F0F0CCCC00AA)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].LUT6_data_inst 
       (.I0(wdata_d3[21]),
        .I1(p_53_out),
        .I2(s_axi_wdata[21]),
        .I3(pop_mi_data),
        .I4(wrap_qualifier_2),
        .I5(wdata_qualifier_2),
        .O(M_AXI_WDATA_cmb_21));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_AXI_WDATA_cmb_22),
        .Q(wdata_d3[22]),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hF0F0F0F0CCCC00AA)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].LUT6_data_inst 
       (.I0(wdata_d3[22]),
        .I1(p_54_out),
        .I2(s_axi_wdata[22]),
        .I3(pop_mi_data),
        .I4(wrap_qualifier_2),
        .I5(wdata_qualifier_2),
        .O(M_AXI_WDATA_cmb_22));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_AXI_WDATA_cmb_23),
        .Q(wdata_d3[23]),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hF0F0F0F0CCCC00AA)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].LUT6_data_inst 
       (.I0(wdata_d3[23]),
        .I1(p_55_out),
        .I2(s_axi_wdata[23]),
        .I3(pop_mi_data),
        .I4(wrap_qualifier_2),
        .I5(wdata_qualifier_2),
        .O(M_AXI_WDATA_cmb_23));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_AXI_WSTRB_cmb_2),
        .Q(wstrb_d3[2]),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hF0F0F0F0CCCC00AA)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.LUT6_strb_inst 
       (.I0(wstrb_d3[2]),
        .I1(wrap_qualifier_2),
        .I2(s_axi_wstrb[2]),
        .I3(pop_mi_data),
        .I4(wrap_qualifier_2),
        .I5(wstrb_qualifier_2),
        .O(M_AXI_WSTRB_cmb_2));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(wdata_wrap_buffer_cmb[24]),
        .Q(p_23_out),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(wdata_wrap_buffer_cmb[25]),
        .Q(p_24_out),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(wdata_wrap_buffer_cmb[26]),
        .Q(p_25_out),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(wdata_wrap_buffer_cmb[27]),
        .Q(p_26_out),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(wdata_wrap_buffer_cmb[28]),
        .Q(p_27_out),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(wdata_wrap_buffer_cmb[29]),
        .Q(p_28_out),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(wdata_wrap_buffer_cmb[30]),
        .Q(p_29_out),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(wdata_wrap_buffer_cmb[31]),
        .Q(p_30_out),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(wstrb_wrap_buffer_cmb[3]),
        .Q(wstrb_wrap_buffer_3),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_AXI_WDATA_cmb_24),
        .Q(wdata_d3[24]),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hF0F0F0F0CCCC00AA)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].LUT6_data_inst 
       (.I0(wdata_d3[24]),
        .I1(p_23_out),
        .I2(s_axi_wdata[24]),
        .I3(pop_mi_data),
        .I4(wrap_qualifier_3),
        .I5(wdata_qualifier_3),
        .O(M_AXI_WDATA_cmb_24));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_AXI_WDATA_cmb_25),
        .Q(wdata_d3[25]),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hF0F0F0F0CCCC00AA)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].LUT6_data_inst 
       (.I0(wdata_d3[25]),
        .I1(p_24_out),
        .I2(s_axi_wdata[25]),
        .I3(pop_mi_data),
        .I4(wrap_qualifier_3),
        .I5(wdata_qualifier_3),
        .O(M_AXI_WDATA_cmb_25));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_AXI_WDATA_cmb_26),
        .Q(wdata_d3[26]),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hF0F0F0F0CCCC00AA)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].LUT6_data_inst 
       (.I0(wdata_d3[26]),
        .I1(p_25_out),
        .I2(s_axi_wdata[26]),
        .I3(pop_mi_data),
        .I4(wrap_qualifier_3),
        .I5(wdata_qualifier_3),
        .O(M_AXI_WDATA_cmb_26));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_AXI_WDATA_cmb_27),
        .Q(wdata_d3[27]),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hF0F0F0F0CCCC00AA)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].LUT6_data_inst 
       (.I0(wdata_d3[27]),
        .I1(p_26_out),
        .I2(s_axi_wdata[27]),
        .I3(pop_mi_data),
        .I4(wrap_qualifier_3),
        .I5(wdata_qualifier_3),
        .O(M_AXI_WDATA_cmb_27));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_AXI_WDATA_cmb_28),
        .Q(wdata_d3[28]),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hF0F0F0F0CCCC00AA)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].LUT6_data_inst 
       (.I0(wdata_d3[28]),
        .I1(p_27_out),
        .I2(s_axi_wdata[28]),
        .I3(pop_mi_data),
        .I4(wrap_qualifier_3),
        .I5(wdata_qualifier_3),
        .O(M_AXI_WDATA_cmb_28));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_AXI_WDATA_cmb_29),
        .Q(wdata_d3[29]),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hF0F0F0F0CCCC00AA)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].LUT6_data_inst 
       (.I0(wdata_d3[29]),
        .I1(p_28_out),
        .I2(s_axi_wdata[29]),
        .I3(pop_mi_data),
        .I4(wrap_qualifier_3),
        .I5(wdata_qualifier_3),
        .O(M_AXI_WDATA_cmb_29));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_AXI_WDATA_cmb_30),
        .Q(wdata_d3[30]),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hF0F0F0F0CCCC00AA)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].LUT6_data_inst 
       (.I0(wdata_d3[30]),
        .I1(p_29_out),
        .I2(s_axi_wdata[30]),
        .I3(pop_mi_data),
        .I4(wrap_qualifier_3),
        .I5(wdata_qualifier_3),
        .O(M_AXI_WDATA_cmb_30));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_AXI_WDATA_cmb_31),
        .Q(wdata_d3[31]),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hF0F0F0F0CCCC00AA)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].LUT6_data_inst 
       (.I0(wdata_d3[31]),
        .I1(p_30_out),
        .I2(s_axi_wdata[31]),
        .I3(pop_mi_data),
        .I4(wrap_qualifier_3),
        .I5(wdata_qualifier_3),
        .O(M_AXI_WDATA_cmb_31));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_AXI_WSTRB_cmb_3),
        .Q(wstrb_d3[3]),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hF0F0F0F0CCCC00AA)) 
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.LUT6_strb_inst 
       (.I0(wstrb_d3[3]),
        .I1(wrap_qualifier_3),
        .I2(s_axi_wstrb[3]),
        .I3(pop_mi_data),
        .I4(wrap_qualifier_3),
        .I5(wstrb_qualifier_3),
        .O(M_AXI_WSTRB_cmb_3));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(wdata_wrap_buffer_cmb[32]),
        .Q(wdata_wrap_buffer_32),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(wdata_wrap_buffer_cmb[33]),
        .Q(wdata_wrap_buffer_33),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(wdata_wrap_buffer_cmb[34]),
        .Q(wdata_wrap_buffer_34),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(wdata_wrap_buffer_cmb[35]),
        .Q(wdata_wrap_buffer_35),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(wdata_wrap_buffer_cmb[36]),
        .Q(wdata_wrap_buffer_36),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(wdata_wrap_buffer_cmb[37]),
        .Q(wdata_wrap_buffer_37),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(wdata_wrap_buffer_cmb[38]),
        .Q(wdata_wrap_buffer_38),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(wdata_wrap_buffer_cmb[39]),
        .Q(wdata_wrap_buffer_39),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.FDRE_wstrb_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(wstrb_wrap_buffer_cmb[4]),
        .Q(wstrb_wrap_buffer_4),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_AXI_WDATA_cmb_32),
        .Q(wdata_d3[32]),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hF0F0F0F0CCCC00AA)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].LUT6_data_inst 
       (.I0(wdata_d3[32]),
        .I1(wdata_wrap_buffer_32),
        .I2(s_axi_wdata[0]),
        .I3(pop_mi_data),
        .I4(wrap_qualifier_4),
        .I5(wdata_qualifier_4),
        .O(M_AXI_WDATA_cmb_32));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_AXI_WDATA_cmb_33),
        .Q(wdata_d3[33]),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hF0F0F0F0CCCC00AA)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].LUT6_data_inst 
       (.I0(wdata_d3[33]),
        .I1(wdata_wrap_buffer_33),
        .I2(s_axi_wdata[1]),
        .I3(pop_mi_data),
        .I4(wrap_qualifier_4),
        .I5(wdata_qualifier_4),
        .O(M_AXI_WDATA_cmb_33));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_AXI_WDATA_cmb_34),
        .Q(wdata_d3[34]),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hF0F0F0F0CCCC00AA)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].LUT6_data_inst 
       (.I0(wdata_d3[34]),
        .I1(wdata_wrap_buffer_34),
        .I2(s_axi_wdata[2]),
        .I3(pop_mi_data),
        .I4(wrap_qualifier_4),
        .I5(wdata_qualifier_4),
        .O(M_AXI_WDATA_cmb_34));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_AXI_WDATA_cmb_35),
        .Q(wdata_d3[35]),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hF0F0F0F0CCCC00AA)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].LUT6_data_inst 
       (.I0(wdata_d3[35]),
        .I1(wdata_wrap_buffer_35),
        .I2(s_axi_wdata[3]),
        .I3(pop_mi_data),
        .I4(wrap_qualifier_4),
        .I5(wdata_qualifier_4),
        .O(M_AXI_WDATA_cmb_35));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_AXI_WDATA_cmb_36),
        .Q(wdata_d3[36]),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hF0F0F0F0CCCC00AA)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].LUT6_data_inst 
       (.I0(wdata_d3[36]),
        .I1(wdata_wrap_buffer_36),
        .I2(s_axi_wdata[4]),
        .I3(pop_mi_data),
        .I4(wrap_qualifier_4),
        .I5(wdata_qualifier_4),
        .O(M_AXI_WDATA_cmb_36));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_AXI_WDATA_cmb_37),
        .Q(wdata_d3[37]),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hF0F0F0F0CCCC00AA)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].LUT6_data_inst 
       (.I0(wdata_d3[37]),
        .I1(wdata_wrap_buffer_37),
        .I2(s_axi_wdata[5]),
        .I3(pop_mi_data),
        .I4(wrap_qualifier_4),
        .I5(wdata_qualifier_4),
        .O(M_AXI_WDATA_cmb_37));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_AXI_WDATA_cmb_38),
        .Q(wdata_d3[38]),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hF0F0F0F0CCCC00AA)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].LUT6_data_inst 
       (.I0(wdata_d3[38]),
        .I1(wdata_wrap_buffer_38),
        .I2(s_axi_wdata[6]),
        .I3(pop_mi_data),
        .I4(wrap_qualifier_4),
        .I5(wdata_qualifier_4),
        .O(M_AXI_WDATA_cmb_38));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_AXI_WDATA_cmb_39),
        .Q(wdata_d3[39]),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hF0F0F0F0CCCC00AA)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].LUT6_data_inst 
       (.I0(wdata_d3[39]),
        .I1(wdata_wrap_buffer_39),
        .I2(s_axi_wdata[7]),
        .I3(pop_mi_data),
        .I4(wrap_qualifier_4),
        .I5(wdata_qualifier_4),
        .O(M_AXI_WDATA_cmb_39));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_AXI_WSTRB_cmb_4),
        .Q(wstrb_d3[4]),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hF0F0F0F0CCCC00AA)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.LUT6_strb_inst 
       (.I0(wstrb_d3[4]),
        .I1(wrap_qualifier_4),
        .I2(s_axi_wstrb[0]),
        .I3(pop_mi_data),
        .I4(wrap_qualifier_4),
        .I5(wstrb_qualifier_4),
        .O(M_AXI_WSTRB_cmb_4));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(wdata_wrap_buffer_cmb[40]),
        .Q(wdata_wrap_buffer_40),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(wdata_wrap_buffer_cmb[41]),
        .Q(wdata_wrap_buffer_41),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(wdata_wrap_buffer_cmb[42]),
        .Q(wdata_wrap_buffer_42),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(wdata_wrap_buffer_cmb[43]),
        .Q(wdata_wrap_buffer_43),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(wdata_wrap_buffer_cmb[44]),
        .Q(wdata_wrap_buffer_44),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(wdata_wrap_buffer_cmb[45]),
        .Q(wdata_wrap_buffer_45),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(wdata_wrap_buffer_cmb[46]),
        .Q(wdata_wrap_buffer_46),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(wdata_wrap_buffer_cmb[47]),
        .Q(p_81_out),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.FDRE_wstrb_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(wstrb_wrap_buffer_cmb[5]),
        .Q(wstrb_wrap_buffer_5),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_AXI_WDATA_cmb_40),
        .Q(wdata_d3[40]),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hF0F0F0F0CCCC00AA)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].LUT6_data_inst 
       (.I0(wdata_d3[40]),
        .I1(wdata_wrap_buffer_40),
        .I2(s_axi_wdata[8]),
        .I3(pop_mi_data),
        .I4(wrap_qualifier_5),
        .I5(wdata_qualifier_5),
        .O(M_AXI_WDATA_cmb_40));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_AXI_WDATA_cmb_41),
        .Q(wdata_d3[41]),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hF0F0F0F0CCCC00AA)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].LUT6_data_inst 
       (.I0(wdata_d3[41]),
        .I1(wdata_wrap_buffer_41),
        .I2(s_axi_wdata[9]),
        .I3(pop_mi_data),
        .I4(wrap_qualifier_5),
        .I5(wdata_qualifier_5),
        .O(M_AXI_WDATA_cmb_41));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_AXI_WDATA_cmb_42),
        .Q(wdata_d3[42]),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hF0F0F0F0CCCC00AA)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].LUT6_data_inst 
       (.I0(wdata_d3[42]),
        .I1(wdata_wrap_buffer_42),
        .I2(s_axi_wdata[10]),
        .I3(pop_mi_data),
        .I4(wrap_qualifier_5),
        .I5(wdata_qualifier_5),
        .O(M_AXI_WDATA_cmb_42));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_AXI_WDATA_cmb_43),
        .Q(wdata_d3[43]),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hF0F0F0F0CCCC00AA)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].LUT6_data_inst 
       (.I0(wdata_d3[43]),
        .I1(wdata_wrap_buffer_43),
        .I2(s_axi_wdata[11]),
        .I3(pop_mi_data),
        .I4(wrap_qualifier_5),
        .I5(wdata_qualifier_5),
        .O(M_AXI_WDATA_cmb_43));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_AXI_WDATA_cmb_44),
        .Q(wdata_d3[44]),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hF0F0F0F0CCCC00AA)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].LUT6_data_inst 
       (.I0(wdata_d3[44]),
        .I1(wdata_wrap_buffer_44),
        .I2(s_axi_wdata[12]),
        .I3(pop_mi_data),
        .I4(wrap_qualifier_5),
        .I5(wdata_qualifier_5),
        .O(M_AXI_WDATA_cmb_44));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_AXI_WDATA_cmb_45),
        .Q(wdata_d3[45]),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hF0F0F0F0CCCC00AA)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].LUT6_data_inst 
       (.I0(wdata_d3[45]),
        .I1(wdata_wrap_buffer_45),
        .I2(s_axi_wdata[13]),
        .I3(pop_mi_data),
        .I4(wrap_qualifier_5),
        .I5(wdata_qualifier_5),
        .O(M_AXI_WDATA_cmb_45));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_AXI_WDATA_cmb_46),
        .Q(wdata_d3[46]),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hF0F0F0F0CCCC00AA)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].LUT6_data_inst 
       (.I0(wdata_d3[46]),
        .I1(wdata_wrap_buffer_46),
        .I2(s_axi_wdata[14]),
        .I3(pop_mi_data),
        .I4(wrap_qualifier_5),
        .I5(wdata_qualifier_5),
        .O(M_AXI_WDATA_cmb_46));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_AXI_WDATA_cmb_47),
        .Q(wdata_d3[47]),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hF0F0F0F0CCCC00AA)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].LUT6_data_inst 
       (.I0(wdata_d3[47]),
        .I1(p_81_out),
        .I2(s_axi_wdata[15]),
        .I3(pop_mi_data),
        .I4(wrap_qualifier_5),
        .I5(wdata_qualifier_5),
        .O(M_AXI_WDATA_cmb_47));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_AXI_WSTRB_cmb_5),
        .Q(wstrb_d3[5]),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hF0F0F0F0CCCC00AA)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.LUT6_strb_inst 
       (.I0(wstrb_d3[5]),
        .I1(wrap_qualifier_5),
        .I2(s_axi_wstrb[1]),
        .I3(pop_mi_data),
        .I4(wrap_qualifier_5),
        .I5(wstrb_qualifier_5),
        .O(M_AXI_WSTRB_cmb_5));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(wdata_wrap_buffer_cmb[48]),
        .Q(wdata_wrap_buffer_48),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(wdata_wrap_buffer_cmb[49]),
        .Q(wdata_wrap_buffer_49),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(wdata_wrap_buffer_cmb[50]),
        .Q(wdata_wrap_buffer_50),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(wdata_wrap_buffer_cmb[51]),
        .Q(wdata_wrap_buffer_51),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(wdata_wrap_buffer_cmb[52]),
        .Q(wdata_wrap_buffer_52),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(wdata_wrap_buffer_cmb[53]),
        .Q(wdata_wrap_buffer_53),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(wdata_wrap_buffer_cmb[54]),
        .Q(p_56_out),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(wdata_wrap_buffer_cmb[55]),
        .Q(p_57_out),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.FDRE_wstrb_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(wstrb_wrap_buffer_cmb[6]),
        .Q(wstrb_wrap_buffer_6),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_AXI_WDATA_cmb_48),
        .Q(wdata_d3[48]),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hF0F0F0F0CCCC00AA)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].LUT6_data_inst 
       (.I0(wdata_d3[48]),
        .I1(wdata_wrap_buffer_48),
        .I2(s_axi_wdata[16]),
        .I3(pop_mi_data),
        .I4(wrap_qualifier_6),
        .I5(wdata_qualifier_6),
        .O(M_AXI_WDATA_cmb_48));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_AXI_WDATA_cmb_49),
        .Q(wdata_d3[49]),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hF0F0F0F0CCCC00AA)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].LUT6_data_inst 
       (.I0(wdata_d3[49]),
        .I1(wdata_wrap_buffer_49),
        .I2(s_axi_wdata[17]),
        .I3(pop_mi_data),
        .I4(wrap_qualifier_6),
        .I5(wdata_qualifier_6),
        .O(M_AXI_WDATA_cmb_49));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_AXI_WDATA_cmb_50),
        .Q(wdata_d3[50]),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hF0F0F0F0CCCC00AA)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].LUT6_data_inst 
       (.I0(wdata_d3[50]),
        .I1(wdata_wrap_buffer_50),
        .I2(s_axi_wdata[18]),
        .I3(pop_mi_data),
        .I4(wrap_qualifier_6),
        .I5(wdata_qualifier_6),
        .O(M_AXI_WDATA_cmb_50));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_AXI_WDATA_cmb_51),
        .Q(wdata_d3[51]),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hF0F0F0F0CCCC00AA)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].LUT6_data_inst 
       (.I0(wdata_d3[51]),
        .I1(wdata_wrap_buffer_51),
        .I2(s_axi_wdata[19]),
        .I3(pop_mi_data),
        .I4(wrap_qualifier_6),
        .I5(wdata_qualifier_6),
        .O(M_AXI_WDATA_cmb_51));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_AXI_WDATA_cmb_52),
        .Q(wdata_d3[52]),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hF0F0F0F0CCCC00AA)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].LUT6_data_inst 
       (.I0(wdata_d3[52]),
        .I1(wdata_wrap_buffer_52),
        .I2(s_axi_wdata[20]),
        .I3(pop_mi_data),
        .I4(wrap_qualifier_6),
        .I5(wdata_qualifier_6),
        .O(M_AXI_WDATA_cmb_52));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_AXI_WDATA_cmb_53),
        .Q(wdata_d3[53]),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hF0F0F0F0CCCC00AA)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].LUT6_data_inst 
       (.I0(wdata_d3[53]),
        .I1(wdata_wrap_buffer_53),
        .I2(s_axi_wdata[21]),
        .I3(pop_mi_data),
        .I4(wrap_qualifier_6),
        .I5(wdata_qualifier_6),
        .O(M_AXI_WDATA_cmb_53));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_AXI_WDATA_cmb_54),
        .Q(wdata_d3[54]),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hF0F0F0F0CCCC00AA)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].LUT6_data_inst 
       (.I0(wdata_d3[54]),
        .I1(p_56_out),
        .I2(s_axi_wdata[22]),
        .I3(pop_mi_data),
        .I4(wrap_qualifier_6),
        .I5(wdata_qualifier_6),
        .O(M_AXI_WDATA_cmb_54));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_AXI_WDATA_cmb_55),
        .Q(wdata_d3[55]),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hF0F0F0F0CCCC00AA)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].LUT6_data_inst 
       (.I0(wdata_d3[55]),
        .I1(p_57_out),
        .I2(s_axi_wdata[23]),
        .I3(pop_mi_data),
        .I4(wrap_qualifier_6),
        .I5(wdata_qualifier_6),
        .O(M_AXI_WDATA_cmb_55));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_AXI_WSTRB_cmb_6),
        .Q(wstrb_d3[6]),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hF0F0F0F0CCCC00AA)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.LUT6_strb_inst 
       (.I0(wstrb_d3[6]),
        .I1(wrap_qualifier_6),
        .I2(s_axi_wstrb[2]),
        .I3(pop_mi_data),
        .I4(wrap_qualifier_6),
        .I5(wstrb_qualifier_6),
        .O(M_AXI_WSTRB_cmb_6));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(wdata_wrap_buffer_cmb[56]),
        .Q(wdata_wrap_buffer_56),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(wdata_wrap_buffer_cmb[57]),
        .Q(wdata_wrap_buffer_57),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(wdata_wrap_buffer_cmb[58]),
        .Q(wdata_wrap_buffer_58),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(wdata_wrap_buffer_cmb[59]),
        .Q(wdata_wrap_buffer_59),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(wdata_wrap_buffer_cmb[60]),
        .Q(wdata_wrap_buffer_60),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(wdata_wrap_buffer_cmb[61]),
        .Q(p_31_out),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(wdata_wrap_buffer_cmb[62]),
        .Q(p_32_out),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(wdata_wrap_buffer_cmb[63]),
        .Q(wdata_wrap_buffer_63),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(wstrb_wrap_buffer_cmb[7]),
        .Q(wstrb_wrap_buffer_7),
        .R(areset_d1_reg_rep));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_AXI_WDATA_cmb_56),
        .Q(wdata_d3[56]),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hF0F0F0F0CCCC00AA)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].LUT6_data_inst 
       (.I0(wdata_d3[56]),
        .I1(wdata_wrap_buffer_56),
        .I2(s_axi_wdata[24]),
        .I3(pop_mi_data),
        .I4(wrap_qualifier_7),
        .I5(wdata_qualifier_7),
        .O(M_AXI_WDATA_cmb_56));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_AXI_WDATA_cmb_57),
        .Q(wdata_d3[57]),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hF0F0F0F0CCCC00AA)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].LUT6_data_inst 
       (.I0(wdata_d3[57]),
        .I1(wdata_wrap_buffer_57),
        .I2(s_axi_wdata[25]),
        .I3(pop_mi_data),
        .I4(wrap_qualifier_7),
        .I5(wdata_qualifier_7),
        .O(M_AXI_WDATA_cmb_57));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_AXI_WDATA_cmb_58),
        .Q(wdata_d3[58]),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hF0F0F0F0CCCC00AA)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].LUT6_data_inst 
       (.I0(wdata_d3[58]),
        .I1(wdata_wrap_buffer_58),
        .I2(s_axi_wdata[26]),
        .I3(pop_mi_data),
        .I4(wrap_qualifier_7),
        .I5(wdata_qualifier_7),
        .O(M_AXI_WDATA_cmb_58));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_AXI_WDATA_cmb_59),
        .Q(wdata_d3[59]),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hF0F0F0F0CCCC00AA)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].LUT6_data_inst 
       (.I0(wdata_d3[59]),
        .I1(wdata_wrap_buffer_59),
        .I2(s_axi_wdata[27]),
        .I3(pop_mi_data),
        .I4(wrap_qualifier_7),
        .I5(wdata_qualifier_7),
        .O(M_AXI_WDATA_cmb_59));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_AXI_WDATA_cmb_60),
        .Q(wdata_d3[60]),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hF0F0F0F0CCCC00AA)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].LUT6_data_inst 
       (.I0(wdata_d3[60]),
        .I1(wdata_wrap_buffer_60),
        .I2(s_axi_wdata[28]),
        .I3(pop_mi_data),
        .I4(wrap_qualifier_7),
        .I5(wdata_qualifier_7),
        .O(M_AXI_WDATA_cmb_60));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_AXI_WDATA_cmb_61),
        .Q(wdata_d3[61]),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hF0F0F0F0CCCC00AA)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].LUT6_data_inst 
       (.I0(wdata_d3[61]),
        .I1(p_31_out),
        .I2(s_axi_wdata[29]),
        .I3(pop_mi_data),
        .I4(wrap_qualifier_7),
        .I5(wdata_qualifier_7),
        .O(M_AXI_WDATA_cmb_61));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_AXI_WDATA_cmb_62),
        .Q(wdata_d3[62]),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hF0F0F0F0CCCC00AA)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].LUT6_data_inst 
       (.I0(wdata_d3[62]),
        .I1(p_32_out),
        .I2(s_axi_wdata[30]),
        .I3(pop_mi_data),
        .I4(wrap_qualifier_7),
        .I5(wdata_qualifier_7),
        .O(M_AXI_WDATA_cmb_62));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_AXI_WDATA_cmb_63),
        .Q(wdata_d3[63]),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hF0F0F0F0CCCC00AA)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].LUT6_data_inst 
       (.I0(wdata_d3[63]),
        .I1(wdata_wrap_buffer_63),
        .I2(s_axi_wdata[31]),
        .I3(pop_mi_data),
        .I4(wrap_qualifier_7),
        .I5(wdata_qualifier_7),
        .O(M_AXI_WDATA_cmb_63));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst 
       (.C(CLK),
        .CE(1'b1),
        .D(M_AXI_WSTRB_cmb_7),
        .Q(wstrb_d3[7]),
        .R(ARESET));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hF0F0F0F0CCCC00AA)) 
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.LUT6_strb_inst 
       (.I0(wstrb_d3[7]),
        .I1(wrap_qualifier_7),
        .I2(s_axi_wstrb[3]),
        .I3(pop_mi_data),
        .I4(wrap_qualifier_7),
        .I5(wstrb_qualifier_7),
        .O(M_AXI_WSTRB_cmb_7));
  FDRE wrap_buffer_available_reg
       (.C(CLK),
        .CE(1'b1),
        .D(\USE_FPGA_WORD_COMPLETED.pop_si_data_inst_n_1 ),
        .Q(wrap_buffer_available),
        .R(ARESET));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_infrastructure" *) 
module ddr_axi_mig_7series_v2_4_infrastructure
   (mmcm_locked,
    CLK,
    freq_refclk,
    mem_refclk,
    sync_pulse,
    ui_clk_sync_rst,
    SR,
    \sr_cntrl.sre_request_logic.sre_request_r_reg ,
    \mcGo_r_reg[15] ,
    SS,
    idelay_ld_reg,
    \init_state_r1_reg[0] ,
    \two_dec_min_limit_reg[1] ,
    \complex_num_reads_dec_reg[1] ,
    \complex_num_reads_dec_reg[0] ,
    \one_inc_max_limit_reg[11] ,
    \cnt_pwron_ce_r_reg[0] ,
    \samp_edge_cnt1_r_reg[0] ,
    \maint_controller.maint_wip_r_lcl_reg ,
    \last_master_r_reg[2] ,
    reset_reg,
    ADDRA,
    RST0,
    \sync_cntr_reg[3] ,
    pll_locked,
    ras_timer_zero_r_reg,
    ras_timer_zero_r_reg_0,
    ras_timer_zero_r_reg_1,
    ras_timer_zero_r_reg_2,
    \en_cnt_div2.enable_wrlvl_cnt_reg[3] ,
    complex_row0_rd_done1,
    clear,
    \wait_cnt_r_reg[0] ,
    \tap_cnt_cpt_r_reg[0] ,
    sys_clk_i,
    AS,
    \rst_ref_sync_r_reg[0][14] ,
    \read_fifo.tail_r_reg[4] ,
    device_temp_sync_r4_neq_r3,
    bm_end_r1,
    bm_end_r1_0,
    bm_end_r1_1,
    bm_end_r1_2,
    \init_state_r_reg[4] ,
    prbs_rdlvl_done_pulse,
    samp_edge_cnt0_en_r,
    pi_cnt_dec,
    new_cnt_cpt_r_reg);
  output mmcm_locked;
  output CLK;
  output freq_refclk;
  output mem_refclk;
  output sync_pulse;
  output ui_clk_sync_rst;
  output [0:0]SR;
  output \sr_cntrl.sre_request_logic.sre_request_r_reg ;
  output \mcGo_r_reg[15] ;
  output [0:0]SS;
  output [1:0]idelay_ld_reg;
  output [0:0]\init_state_r1_reg[0] ;
  output [0:0]\two_dec_min_limit_reg[1] ;
  output [0:0]\complex_num_reads_dec_reg[1] ;
  output [0:0]\complex_num_reads_dec_reg[0] ;
  output [0:0]\one_inc_max_limit_reg[11] ;
  output [0:0]\cnt_pwron_ce_r_reg[0] ;
  output \samp_edge_cnt1_r_reg[0] ;
  output \maint_controller.maint_wip_r_lcl_reg ;
  output \last_master_r_reg[2] ;
  output reset_reg;
  output [0:0]ADDRA;
  output RST0;
  output [0:0]\sync_cntr_reg[3] ;
  output pll_locked;
  output ras_timer_zero_r_reg;
  output ras_timer_zero_r_reg_0;
  output ras_timer_zero_r_reg_1;
  output ras_timer_zero_r_reg_2;
  output \en_cnt_div2.enable_wrlvl_cnt_reg[3] ;
  output complex_row0_rd_done1;
  output clear;
  output [0:0]\wait_cnt_r_reg[0] ;
  output [0:0]\tap_cnt_cpt_r_reg[0] ;
  input sys_clk_i;
  input [0:0]AS;
  input \rst_ref_sync_r_reg[0][14] ;
  input \read_fifo.tail_r_reg[4] ;
  input device_temp_sync_r4_neq_r3;
  input bm_end_r1;
  input bm_end_r1_0;
  input bm_end_r1_1;
  input bm_end_r1_2;
  input \init_state_r_reg[4] ;
  input prbs_rdlvl_done_pulse;
  input samp_edge_cnt0_en_r;
  input pi_cnt_dec;
  input new_cnt_cpt_r_reg;

  wire [0:0]ADDRA;
  wire [0:0]AS;
  wire CLK;
  wire RST0;
  wire RST0_0;
  wire [0:0]SS;
  wire bm_end_r1;
  wire bm_end_r1_0;
  wire bm_end_r1_1;
  wire bm_end_r1_2;
  wire clear;
  wire clk_pll_i;
  wire [0:0]\cnt_pwron_ce_r_reg[0] ;
  wire [0:0]\complex_num_reads_dec_reg[0] ;
  wire [0:0]\complex_num_reads_dec_reg[1] ;
  wire complex_row0_rd_done1;
  wire device_temp_sync_r4_neq_r3;
  wire \en_cnt_div2.enable_wrlvl_cnt_reg[3] ;
  wire freq_refclk;
  wire \gen_mmcm.mmcm_i_n_17 ;
  wire \gen_mmcm.u_bufg_mmcm_ps_clk_n_0 ;
  wire [1:0]idelay_ld_reg;
  wire [0:0]\init_state_r1_reg[0] ;
  wire \init_state_r_reg[4] ;
  wire \last_master_r_reg[2] ;
  wire \maint_controller.maint_wip_r_lcl_reg ;
  wire \mcGo_r_reg[15] ;
  wire mem_refclk;
  wire mmcm_locked;
  wire mmcm_ps_clk_bufg_in;
  wire new_cnt_cpt_r_reg;
  wire [0:0]\one_inc_max_limit_reg[11] ;
  wire pi_cnt_dec;
  wire pll_clk3;
  wire pll_clk3_out;
  wire pll_clkfbout;
  wire pll_locked;
  wire pll_locked_i;
  wire prbs_rdlvl_done_pulse;
  wire ras_timer_zero_r_reg;
  wire ras_timer_zero_r_reg_0;
  wire ras_timer_zero_r_reg_1;
  wire ras_timer_zero_r_reg_2;
  wire \read_fifo.tail_r_reg[4] ;
  wire reset_reg;
  wire \rst_ref_sync_r_reg[0][14] ;
  wire [11:0]rst_sync_r;
  (* MAX_FANOUT = "10" *) (* RTL_MAX_FANOUT = "found" *) (* syn_maxfan = "10" *) wire rst_sync_r1;
  wire [11:0]rstdiv0_sync_r;
  wire samp_edge_cnt0_en_r;
  wire \samp_edge_cnt1_r_reg[0] ;
  wire \sr_cntrl.sre_request_logic.sre_request_r_reg ;
  wire [0:0]\sync_cntr_reg[3] ;
  wire sync_pulse;
  wire sys_clk_i;
  wire [0:0]\tap_cnt_cpt_r_reg[0] ;
  wire [0:0]\two_dec_min_limit_reg[1] ;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) (* syn_maxfan = "50" *) wire ui_clk_sync_rst;
  wire [0:0]\wait_cnt_r_reg[0] ;
  wire \NLW_gen_mmcm.mmcm_i_CLKFBOUTB_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_CLKFBSTOPPED_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_CLKINSTOPPED_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_CLKOUT0B_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_CLKOUT1_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_CLKOUT1B_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_CLKOUT2_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_CLKOUT2B_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_CLKOUT3_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_CLKOUT3B_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_CLKOUT4_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_CLKOUT5_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_CLKOUT6_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_DRDY_UNCONNECTED ;
  wire [15:0]\NLW_gen_mmcm.mmcm_i_DO_UNCONNECTED ;
  wire NLW_plle2_i_CLKOUT4_UNCONNECTED;
  wire NLW_plle2_i_CLKOUT5_UNCONNECTED;
  wire NLW_plle2_i_DRDY_UNCONNECTED;
  wire [15:0]NLW_plle2_i_DO_UNCONNECTED;

  assign SR[0] = ui_clk_sync_rst;
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'hE)) 
    act_wait_r_lcl_i_3
       (.I0(\maint_controller.maint_wip_r_lcl_reg ),
        .I1(bm_end_r1),
        .O(ras_timer_zero_r_reg));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'hE)) 
    act_wait_r_lcl_i_3__0
       (.I0(\maint_controller.maint_wip_r_lcl_reg ),
        .I1(bm_end_r1_0),
        .O(ras_timer_zero_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'hE)) 
    act_wait_r_lcl_i_3__1
       (.I0(\maint_controller.maint_wip_r_lcl_reg ),
        .I1(bm_end_r1_1),
        .O(ras_timer_zero_r_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'hE)) 
    act_wait_r_lcl_i_3__2
       (.I0(\maint_controller.maint_wip_r_lcl_reg ),
        .I1(bm_end_r1_2),
        .O(ras_timer_zero_r_reg_2));
  LUT2 #(
    .INIT(4'hE)) 
    \complex_num_writes_dec[4]_i_1 
       (.I0(reset_reg),
        .I1(prbs_rdlvl_done_pulse),
        .O(complex_row0_rd_done1));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \en_cnt_div2.enable_wrlvl_cnt[3]_i_2 
       (.I0(reset_reg),
        .I1(\init_state_r_reg[4] ),
        .O(\en_cnt_div2.enable_wrlvl_cnt_reg[3] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  MMCME2_ADV #(
    .BANDWIDTH("HIGH"),
    .CLKFBOUT_MULT_F(7.000000),
    .CLKFBOUT_PHASE(0.000000),
    .CLKFBOUT_USE_FINE_PS("FALSE"),
    .CLKIN1_PERIOD(6.664000),
    .CLKIN2_PERIOD(0.000000),
    .CLKOUT0_DIVIDE_F(14.000000),
    .CLKOUT0_DUTY_CYCLE(0.500000),
    .CLKOUT0_PHASE(0.000000),
    .CLKOUT0_USE_FINE_PS("TRUE"),
    .CLKOUT1_DIVIDE(1),
    .CLKOUT1_DUTY_CYCLE(0.500000),
    .CLKOUT1_PHASE(0.000000),
    .CLKOUT1_USE_FINE_PS("FALSE"),
    .CLKOUT2_DIVIDE(1),
    .CLKOUT2_DUTY_CYCLE(0.500000),
    .CLKOUT2_PHASE(0.000000),
    .CLKOUT2_USE_FINE_PS("FALSE"),
    .CLKOUT3_DIVIDE(1),
    .CLKOUT3_DUTY_CYCLE(0.500000),
    .CLKOUT3_PHASE(0.000000),
    .CLKOUT3_USE_FINE_PS("FALSE"),
    .CLKOUT4_CASCADE("FALSE"),
    .CLKOUT4_DIVIDE(1),
    .CLKOUT4_DUTY_CYCLE(0.500000),
    .CLKOUT4_PHASE(0.000000),
    .CLKOUT4_USE_FINE_PS("FALSE"),
    .CLKOUT5_DIVIDE(1),
    .CLKOUT5_DUTY_CYCLE(0.500000),
    .CLKOUT5_PHASE(0.000000),
    .CLKOUT5_USE_FINE_PS("FALSE"),
    .CLKOUT6_DIVIDE(1),
    .CLKOUT6_DUTY_CYCLE(0.500000),
    .CLKOUT6_PHASE(0.000000),
    .CLKOUT6_USE_FINE_PS("FALSE"),
    .COMPENSATION("BUF_IN"),
    .DIVCLK_DIVIDE(1),
    .IS_CLKINSEL_INVERTED(1'b0),
    .IS_PSEN_INVERTED(1'b0),
    .IS_PSINCDEC_INVERTED(1'b0),
    .IS_PWRDWN_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .REF_JITTER1(0.000000),
    .REF_JITTER2(0.010000),
    .SS_EN("FALSE"),
    .SS_MODE("CENTER_HIGH"),
    .SS_MOD_PERIOD(10000),
    .STARTUP_WAIT("FALSE")) 
    \gen_mmcm.mmcm_i 
       (.CLKFBIN(CLK),
        .CLKFBOUT(clk_pll_i),
        .CLKFBOUTB(\NLW_gen_mmcm.mmcm_i_CLKFBOUTB_UNCONNECTED ),
        .CLKFBSTOPPED(\NLW_gen_mmcm.mmcm_i_CLKFBSTOPPED_UNCONNECTED ),
        .CLKIN1(pll_clk3),
        .CLKIN2(1'b0),
        .CLKINSEL(1'b1),
        .CLKINSTOPPED(\NLW_gen_mmcm.mmcm_i_CLKINSTOPPED_UNCONNECTED ),
        .CLKOUT0(mmcm_ps_clk_bufg_in),
        .CLKOUT0B(\NLW_gen_mmcm.mmcm_i_CLKOUT0B_UNCONNECTED ),
        .CLKOUT1(\NLW_gen_mmcm.mmcm_i_CLKOUT1_UNCONNECTED ),
        .CLKOUT1B(\NLW_gen_mmcm.mmcm_i_CLKOUT1B_UNCONNECTED ),
        .CLKOUT2(\NLW_gen_mmcm.mmcm_i_CLKOUT2_UNCONNECTED ),
        .CLKOUT2B(\NLW_gen_mmcm.mmcm_i_CLKOUT2B_UNCONNECTED ),
        .CLKOUT3(\NLW_gen_mmcm.mmcm_i_CLKOUT3_UNCONNECTED ),
        .CLKOUT3B(\NLW_gen_mmcm.mmcm_i_CLKOUT3B_UNCONNECTED ),
        .CLKOUT4(\NLW_gen_mmcm.mmcm_i_CLKOUT4_UNCONNECTED ),
        .CLKOUT5(\NLW_gen_mmcm.mmcm_i_CLKOUT5_UNCONNECTED ),
        .CLKOUT6(\NLW_gen_mmcm.mmcm_i_CLKOUT6_UNCONNECTED ),
        .DADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DCLK(1'b0),
        .DEN(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO(\NLW_gen_mmcm.mmcm_i_DO_UNCONNECTED [15:0]),
        .DRDY(\NLW_gen_mmcm.mmcm_i_DRDY_UNCONNECTED ),
        .DWE(1'b0),
        .LOCKED(mmcm_locked),
        .PSCLK(CLK),
        .PSDONE(\gen_mmcm.mmcm_i_n_17 ),
        .PSEN(1'b0),
        .PSINCDEC(1'b0),
        .PWRDWN(1'b0),
        .RST(RST0_0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_mmcm.mmcm_i_i_1 
       (.I0(pll_locked_i),
        .O(RST0_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG \gen_mmcm.u_bufg_mmcm_ps_clk 
       (.I(mmcm_ps_clk_bufg_in),
        .O(\gen_mmcm.u_bufg_mmcm_ps_clk_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h7)) 
    phaser_ref_i_i_1
       (.I0(pll_locked_i),
        .I1(mmcm_locked),
        .O(RST0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    phy_control_i_i_2
       (.I0(pll_locked_i),
        .I1(mmcm_locked),
        .O(pll_locked));
  (* BOX_TYPE = "PRIMITIVE" *) 
  PLLE2_ADV #(
    .BANDWIDTH("OPTIMIZED"),
    .CLKFBOUT_MULT(6),
    .CLKFBOUT_PHASE(0.000000),
    .CLKIN1_PERIOD(4.999000),
    .CLKIN2_PERIOD(0.000000),
    .CLKOUT0_DIVIDE(2),
    .CLKOUT0_DUTY_CYCLE(0.500000),
    .CLKOUT0_PHASE(0.000000),
    .CLKOUT1_DIVIDE(4),
    .CLKOUT1_DUTY_CYCLE(0.500000),
    .CLKOUT1_PHASE(0.000000),
    .CLKOUT2_DIVIDE(64),
    .CLKOUT2_DUTY_CYCLE(0.062500),
    .CLKOUT2_PHASE(9.843750),
    .CLKOUT3_DIVIDE(8),
    .CLKOUT3_DUTY_CYCLE(0.500000),
    .CLKOUT3_PHASE(0.000000),
    .CLKOUT4_DIVIDE(8),
    .CLKOUT4_DUTY_CYCLE(0.500000),
    .CLKOUT4_PHASE(168.750000),
    .CLKOUT5_DIVIDE(1),
    .CLKOUT5_DUTY_CYCLE(0.500000),
    .CLKOUT5_PHASE(0.000000),
    .COMPENSATION("INTERNAL"),
    .DIVCLK_DIVIDE(1),
    .IS_CLKINSEL_INVERTED(1'b0),
    .IS_PWRDWN_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .REF_JITTER1(0.010000),
    .REF_JITTER2(0.010000),
    .STARTUP_WAIT("FALSE")) 
    plle2_i
       (.CLKFBIN(pll_clkfbout),
        .CLKFBOUT(pll_clkfbout),
        .CLKIN1(sys_clk_i),
        .CLKIN2(1'b0),
        .CLKINSEL(1'b1),
        .CLKOUT0(freq_refclk),
        .CLKOUT1(mem_refclk),
        .CLKOUT2(sync_pulse),
        .CLKOUT3(pll_clk3_out),
        .CLKOUT4(NLW_plle2_i_CLKOUT4_UNCONNECTED),
        .CLKOUT5(NLW_plle2_i_CLKOUT5_UNCONNECTED),
        .DADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DCLK(1'b0),
        .DEN(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO(NLW_plle2_i_DO_UNCONNECTED[15:0]),
        .DRDY(NLW_plle2_i_DRDY_UNCONNECTED),
        .DWE(1'b0),
        .LOCKED(pll_locked_i),
        .PWRDWN(1'b0),
        .RST(AS));
  LUT2 #(
    .INIT(4'h1)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_5 
       (.I0(\maint_controller.maint_wip_r_lcl_reg ),
        .I1(\read_fifo.tail_r_reg[4] ),
        .O(ADDRA));
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) 
  FDPE rst_sync_r1_reg
       (.C(\gen_mmcm.u_bufg_mmcm_ps_clk_n_0 ),
        .CE(1'b1),
        .D(rst_sync_r[11]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rst_sync_r1));
  FDPE \rst_sync_r_reg[0] 
       (.C(\gen_mmcm.u_bufg_mmcm_ps_clk_n_0 ),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rst_sync_r[0]));
  FDPE \rst_sync_r_reg[10] 
       (.C(\gen_mmcm.u_bufg_mmcm_ps_clk_n_0 ),
        .CE(1'b1),
        .D(rst_sync_r[9]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rst_sync_r[10]));
  FDPE \rst_sync_r_reg[11] 
       (.C(\gen_mmcm.u_bufg_mmcm_ps_clk_n_0 ),
        .CE(1'b1),
        .D(rst_sync_r[10]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rst_sync_r[11]));
  FDPE \rst_sync_r_reg[1] 
       (.C(\gen_mmcm.u_bufg_mmcm_ps_clk_n_0 ),
        .CE(1'b1),
        .D(rst_sync_r[0]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rst_sync_r[1]));
  FDPE \rst_sync_r_reg[2] 
       (.C(\gen_mmcm.u_bufg_mmcm_ps_clk_n_0 ),
        .CE(1'b1),
        .D(rst_sync_r[1]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rst_sync_r[2]));
  FDPE \rst_sync_r_reg[3] 
       (.C(\gen_mmcm.u_bufg_mmcm_ps_clk_n_0 ),
        .CE(1'b1),
        .D(rst_sync_r[2]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rst_sync_r[3]));
  FDPE \rst_sync_r_reg[4] 
       (.C(\gen_mmcm.u_bufg_mmcm_ps_clk_n_0 ),
        .CE(1'b1),
        .D(rst_sync_r[3]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rst_sync_r[4]));
  FDPE \rst_sync_r_reg[5] 
       (.C(\gen_mmcm.u_bufg_mmcm_ps_clk_n_0 ),
        .CE(1'b1),
        .D(rst_sync_r[4]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rst_sync_r[5]));
  FDPE \rst_sync_r_reg[6] 
       (.C(\gen_mmcm.u_bufg_mmcm_ps_clk_n_0 ),
        .CE(1'b1),
        .D(rst_sync_r[5]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rst_sync_r[6]));
  FDPE \rst_sync_r_reg[7] 
       (.C(\gen_mmcm.u_bufg_mmcm_ps_clk_n_0 ),
        .CE(1'b1),
        .D(rst_sync_r[6]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rst_sync_r[7]));
  FDPE \rst_sync_r_reg[8] 
       (.C(\gen_mmcm.u_bufg_mmcm_ps_clk_n_0 ),
        .CE(1'b1),
        .D(rst_sync_r[7]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rst_sync_r[8]));
  FDPE \rst_sync_r_reg[9] 
       (.C(\gen_mmcm.u_bufg_mmcm_ps_clk_n_0 ),
        .CE(1'b1),
        .D(rst_sync_r[8]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rst_sync_r[9]));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "50" *) 
  FDPE rstdiv0_sync_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(ui_clk_sync_rst));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(\sr_cntrl.sre_request_logic.sre_request_r_reg ));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__0
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(\mcGo_r_reg[15] ));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__1
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(SS));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__10
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(\samp_edge_cnt1_r_reg[0] ));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__11
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(\maint_controller.maint_wip_r_lcl_reg ));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__12
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(\last_master_r_reg[2] ));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__13
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(reset_reg));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__2
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(idelay_ld_reg[1]));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__3
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(idelay_ld_reg[0]));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__4
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(\init_state_r1_reg[0] ));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__5
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(\two_dec_min_limit_reg[1] ));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__6
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(\complex_num_reads_dec_reg[1] ));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__7
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(\complex_num_reads_dec_reg[0] ));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__8
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(\one_inc_max_limit_reg[11] ));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__9
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(\cnt_pwron_ce_r_reg[0] ));
  FDPE \rstdiv0_sync_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rstdiv0_sync_r[0]));
  FDPE \rstdiv0_sync_r_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[9]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rstdiv0_sync_r[10]));
  FDPE \rstdiv0_sync_r_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[10]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rstdiv0_sync_r[11]));
  FDPE \rstdiv0_sync_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[0]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rstdiv0_sync_r[1]));
  FDPE \rstdiv0_sync_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[1]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rstdiv0_sync_r[2]));
  FDPE \rstdiv0_sync_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[2]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rstdiv0_sync_r[3]));
  FDPE \rstdiv0_sync_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[3]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rstdiv0_sync_r[4]));
  FDPE \rstdiv0_sync_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[4]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rstdiv0_sync_r[5]));
  FDPE \rstdiv0_sync_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[5]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rstdiv0_sync_r[6]));
  FDPE \rstdiv0_sync_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[6]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rstdiv0_sync_r[7]));
  FDPE \rstdiv0_sync_r_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[7]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rstdiv0_sync_r[8]));
  FDPE \rstdiv0_sync_r_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[8]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rstdiv0_sync_r[9]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \samp_edge_cnt0_r[0]_i_1 
       (.I0(\samp_edge_cnt1_r_reg[0] ),
        .I1(samp_edge_cnt0_en_r),
        .O(clear));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sync_cntr[3]_i_1 
       (.I0(reset_reg),
        .I1(device_temp_sync_r4_neq_r3),
        .O(\sync_cntr_reg[3] ));
  LUT2 #(
    .INIT(4'hE)) 
    \tap_cnt_cpt_r[5]_i_1 
       (.I0(\samp_edge_cnt1_r_reg[0] ),
        .I1(new_cnt_cpt_r_reg),
        .O(\tap_cnt_cpt_r_reg[0] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG u_bufg_clkdiv0
       (.I(clk_pll_i),
        .O(CLK));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFH u_bufh_pll_clk3
       (.I(pll_clk3_out),
        .O(pll_clk3));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \wait_cnt_r[3]_i_1 
       (.I0(\samp_edge_cnt1_r_reg[0] ),
        .I1(pi_cnt_dec),
        .O(\wait_cnt_r_reg[0] ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_iodelay_ctrl" *) 
module ddr_axi_mig_7series_v2_4_iodelay_ctrl
   (rst_sync_r1_reg,
    AS,
    sys_clk_i,
    sys_rst,
    mmcm_locked,
    ref_dll_lock);
  output rst_sync_r1_reg;
  output [0:0]AS;
  input sys_clk_i;
  input sys_rst;
  input mmcm_locked;
  input ref_dll_lock;

  wire [0:0]AS;
  wire [0:0]iodelay_ctrl_rdy;
  wire mmcm_locked;
  wire ref_dll_lock;
  wire [0:0]rst_ref;
  wire \rst_ref_sync_r_reg_n_0_[0][0] ;
  wire \rst_ref_sync_r_reg_n_0_[0][10] ;
  wire \rst_ref_sync_r_reg_n_0_[0][11] ;
  wire \rst_ref_sync_r_reg_n_0_[0][12] ;
  wire \rst_ref_sync_r_reg_n_0_[0][13] ;
  wire \rst_ref_sync_r_reg_n_0_[0][1] ;
  wire \rst_ref_sync_r_reg_n_0_[0][2] ;
  wire \rst_ref_sync_r_reg_n_0_[0][3] ;
  wire \rst_ref_sync_r_reg_n_0_[0][4] ;
  wire \rst_ref_sync_r_reg_n_0_[0][5] ;
  wire \rst_ref_sync_r_reg_n_0_[0][6] ;
  wire \rst_ref_sync_r_reg_n_0_[0][7] ;
  wire \rst_ref_sync_r_reg_n_0_[0][8] ;
  wire \rst_ref_sync_r_reg_n_0_[0][9] ;
  wire rst_sync_r1_reg;
  wire sys_clk_i;
  wire sys_rst;

  LUT1 #(
    .INIT(2'h1)) 
    plle2_i_i_1
       (.I0(sys_rst),
        .O(AS));
  FDPE \rst_ref_sync_r_reg[0][0] 
       (.C(sys_clk_i),
        .CE(1'b1),
        .D(1'b0),
        .PRE(AS),
        .Q(\rst_ref_sync_r_reg_n_0_[0][0] ));
  FDPE \rst_ref_sync_r_reg[0][10] 
       (.C(sys_clk_i),
        .CE(1'b1),
        .D(\rst_ref_sync_r_reg_n_0_[0][9] ),
        .PRE(AS),
        .Q(\rst_ref_sync_r_reg_n_0_[0][10] ));
  FDPE \rst_ref_sync_r_reg[0][11] 
       (.C(sys_clk_i),
        .CE(1'b1),
        .D(\rst_ref_sync_r_reg_n_0_[0][10] ),
        .PRE(AS),
        .Q(\rst_ref_sync_r_reg_n_0_[0][11] ));
  FDPE \rst_ref_sync_r_reg[0][12] 
       (.C(sys_clk_i),
        .CE(1'b1),
        .D(\rst_ref_sync_r_reg_n_0_[0][11] ),
        .PRE(AS),
        .Q(\rst_ref_sync_r_reg_n_0_[0][12] ));
  FDPE \rst_ref_sync_r_reg[0][13] 
       (.C(sys_clk_i),
        .CE(1'b1),
        .D(\rst_ref_sync_r_reg_n_0_[0][12] ),
        .PRE(AS),
        .Q(\rst_ref_sync_r_reg_n_0_[0][13] ));
  FDPE \rst_ref_sync_r_reg[0][14] 
       (.C(sys_clk_i),
        .CE(1'b1),
        .D(\rst_ref_sync_r_reg_n_0_[0][13] ),
        .PRE(AS),
        .Q(rst_ref));
  FDPE \rst_ref_sync_r_reg[0][1] 
       (.C(sys_clk_i),
        .CE(1'b1),
        .D(\rst_ref_sync_r_reg_n_0_[0][0] ),
        .PRE(AS),
        .Q(\rst_ref_sync_r_reg_n_0_[0][1] ));
  FDPE \rst_ref_sync_r_reg[0][2] 
       (.C(sys_clk_i),
        .CE(1'b1),
        .D(\rst_ref_sync_r_reg_n_0_[0][1] ),
        .PRE(AS),
        .Q(\rst_ref_sync_r_reg_n_0_[0][2] ));
  FDPE \rst_ref_sync_r_reg[0][3] 
       (.C(sys_clk_i),
        .CE(1'b1),
        .D(\rst_ref_sync_r_reg_n_0_[0][2] ),
        .PRE(AS),
        .Q(\rst_ref_sync_r_reg_n_0_[0][3] ));
  FDPE \rst_ref_sync_r_reg[0][4] 
       (.C(sys_clk_i),
        .CE(1'b1),
        .D(\rst_ref_sync_r_reg_n_0_[0][3] ),
        .PRE(AS),
        .Q(\rst_ref_sync_r_reg_n_0_[0][4] ));
  FDPE \rst_ref_sync_r_reg[0][5] 
       (.C(sys_clk_i),
        .CE(1'b1),
        .D(\rst_ref_sync_r_reg_n_0_[0][4] ),
        .PRE(AS),
        .Q(\rst_ref_sync_r_reg_n_0_[0][5] ));
  FDPE \rst_ref_sync_r_reg[0][6] 
       (.C(sys_clk_i),
        .CE(1'b1),
        .D(\rst_ref_sync_r_reg_n_0_[0][5] ),
        .PRE(AS),
        .Q(\rst_ref_sync_r_reg_n_0_[0][6] ));
  FDPE \rst_ref_sync_r_reg[0][7] 
       (.C(sys_clk_i),
        .CE(1'b1),
        .D(\rst_ref_sync_r_reg_n_0_[0][6] ),
        .PRE(AS),
        .Q(\rst_ref_sync_r_reg_n_0_[0][7] ));
  FDPE \rst_ref_sync_r_reg[0][8] 
       (.C(sys_clk_i),
        .CE(1'b1),
        .D(\rst_ref_sync_r_reg_n_0_[0][7] ),
        .PRE(AS),
        .Q(\rst_ref_sync_r_reg_n_0_[0][8] ));
  FDPE \rst_ref_sync_r_reg[0][9] 
       (.C(sys_clk_i),
        .CE(1'b1),
        .D(\rst_ref_sync_r_reg_n_0_[0][8] ),
        .PRE(AS),
        .Q(\rst_ref_sync_r_reg_n_0_[0][9] ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \rstdiv0_sync_r[11]_i_1 
       (.I0(sys_rst),
        .I1(iodelay_ctrl_rdy),
        .I2(mmcm_locked),
        .I3(ref_dll_lock),
        .O(rst_sync_r1_reg));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "DDR_AXI_IODELAY_MIG0" *) 
  IDELAYCTRL #(
    .SIM_DEVICE("7SERIES")) 
    u_idelayctrl_200
       (.RDY(iodelay_ctrl_rdy),
        .REFCLK(sys_clk_i),
        .RST(rst_ref));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_mc" *) 
module ddr_axi_mig_7series_v2_4_mc
   (accept_ns,
    bm_end_r1,
    bm_end_r1_0,
    bm_end_r1_1,
    bm_end_r1_2,
    app_ref_ack,
    app_zq_ack,
    \cmd_pipe_plus.mc_wrdata_en_reg_0 ,
    mc_cmd,
    fifo_out_data_r,
    tempmon_sample_en,
    mc_ras_n,
    mc_cas_n,
    mc_cs_n,
    mc_odt,
    mc_wrdata_en,
    app_sr_active,
    \read_fifo.tail_r_reg[0] ,
    phy_dout,
    \my_empty_reg[7] ,
    Q,
    \write_data_control.wb_wr_data_addr_r_reg[2] ,
    \cmd_pipe_plus.mc_address_reg[25]_0 ,
    req_bank_r,
    \read_fifo.fifo_out_data_r_reg[5] ,
    \read_data_indx.rd_data_indx_r_reg[0] ,
    ADDRC,
    \my_empty_reg[6] ,
    \my_empty_reg[6]_0 ,
    \my_empty_reg[7]_0 ,
    phy_mc_ctl_full_r_reg,
    phy_mc_ctl_full_r_reg_0,
    phy_mc_ctl_full_r_reg_1,
    phy_mc_ctl_full_r_reg_2,
    phy_mc_ctl_full_r_reg_3,
    phy_mc_ctl_full_r_reg_4,
    CLK,
    SS,
    hi_priority,
    phy_mc_cmd_full,
    phy_mc_ctl_full,
    ADDRA,
    app_zq_ns,
    rstdiv0_sync_r1_reg_rep,
    rstdiv0_sync_r1_reg_rep__12,
    init_calib_complete_reg_rep,
    app_ref_req,
    use_addr,
    rstdiv0_sync_r1_reg_rep__11,
    app_sr_req,
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ,
    rstdiv0_sync_r1_reg_rep__10,
    ram_init_done_r,
    \req_bank_r_lcl_reg[1] ,
    \req_bank_r_lcl_reg[1]_0 ,
    \req_bank_r_lcl_reg[1]_1 ,
    \req_bank_r_lcl_reg[1]_2 ,
    \app_addr_r1_reg[22] ,
    \app_addr_r1_reg[22]_0 ,
    \app_addr_r1_reg[22]_1 ,
    \app_addr_r1_reg[22]_2 ,
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5] ,
    rstdiv0_sync_r1_reg_rep__11_0,
    D,
    \app_cmd_r1_reg[0] ,
    rstdiv0_sync_r1_reg_rep__11_1,
    app_hi_pri_r2,
    rstdiv0_sync_r1_reg_rep__11_2,
    rstdiv0_sync_r1_reg_rep__11_3,
    \app_addr_r1_reg[22]_3 ,
    phy_mc_data_full,
    reset_reg,
    \app_addr_r1_reg[25] ,
    \app_addr_r1_reg[9] );
  output accept_ns;
  output bm_end_r1;
  output bm_end_r1_0;
  output bm_end_r1_1;
  output bm_end_r1_2;
  output app_ref_ack;
  output app_zq_ack;
  output \cmd_pipe_plus.mc_wrdata_en_reg_0 ;
  output [1:0]mc_cmd;
  output [0:0]fifo_out_data_r;
  output tempmon_sample_en;
  output [1:0]mc_ras_n;
  output [1:0]mc_cas_n;
  output [0:0]mc_cs_n;
  output [0:0]mc_odt;
  output mc_wrdata_en;
  output app_sr_active;
  output [0:0]\read_fifo.tail_r_reg[0] ;
  output [0:0]phy_dout;
  output [2:0]\my_empty_reg[7] ;
  output [1:0]Q;
  output \write_data_control.wb_wr_data_addr_r_reg[2] ;
  output [3:0]\cmd_pipe_plus.mc_address_reg[25]_0 ;
  output [11:0]req_bank_r;
  output \read_fifo.fifo_out_data_r_reg[5] ;
  output [0:0]\read_data_indx.rd_data_indx_r_reg[0] ;
  output [3:0]ADDRC;
  output [20:0]\my_empty_reg[6] ;
  output [5:0]\my_empty_reg[6]_0 ;
  output [1:0]\my_empty_reg[7]_0 ;
  output [0:0]phy_mc_ctl_full_r_reg;
  output phy_mc_ctl_full_r_reg_0;
  output phy_mc_ctl_full_r_reg_1;
  output phy_mc_ctl_full_r_reg_2;
  output phy_mc_ctl_full_r_reg_3;
  output phy_mc_ctl_full_r_reg_4;
  input CLK;
  input [0:0]SS;
  input hi_priority;
  input phy_mc_cmd_full;
  input phy_mc_ctl_full;
  input [1:0]ADDRA;
  input app_zq_ns;
  input rstdiv0_sync_r1_reg_rep;
  input rstdiv0_sync_r1_reg_rep__12;
  input init_calib_complete_reg_rep;
  input app_ref_req;
  input use_addr;
  input rstdiv0_sync_r1_reg_rep__11;
  input app_sr_req;
  input \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ;
  input rstdiv0_sync_r1_reg_rep__10;
  input ram_init_done_r;
  input \req_bank_r_lcl_reg[1] ;
  input \req_bank_r_lcl_reg[1]_0 ;
  input \req_bank_r_lcl_reg[1]_1 ;
  input \req_bank_r_lcl_reg[1]_2 ;
  input [0:0]\app_addr_r1_reg[22] ;
  input [0:0]\app_addr_r1_reg[22]_0 ;
  input [0:0]\app_addr_r1_reg[22]_1 ;
  input [0:0]\app_addr_r1_reg[22]_2 ;
  input [5:0]\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5] ;
  input rstdiv0_sync_r1_reg_rep__11_0;
  input [0:0]D;
  input \app_cmd_r1_reg[0] ;
  input rstdiv0_sync_r1_reg_rep__11_1;
  input app_hi_pri_r2;
  input rstdiv0_sync_r1_reg_rep__11_2;
  input rstdiv0_sync_r1_reg_rep__11_3;
  input [12:0]\app_addr_r1_reg[22]_3 ;
  input phy_mc_data_full;
  input [3:0]reset_reg;
  input [2:0]\app_addr_r1_reg[25] ;
  input [6:0]\app_addr_r1_reg[9] ;

  wire [1:0]ADDRA;
  wire [3:0]ADDRC;
  wire CLK;
  wire [0:0]D;
  wire [1:0]Q;
  wire [0:0]SS;
  wire accept_ns;
  wire [0:0]\app_addr_r1_reg[22] ;
  wire [0:0]\app_addr_r1_reg[22]_0 ;
  wire [0:0]\app_addr_r1_reg[22]_1 ;
  wire [0:0]\app_addr_r1_reg[22]_2 ;
  wire [12:0]\app_addr_r1_reg[22]_3 ;
  wire [2:0]\app_addr_r1_reg[25] ;
  wire [6:0]\app_addr_r1_reg[9] ;
  wire \app_cmd_r1_reg[0] ;
  wire app_hi_pri_r2;
  wire app_ref_ack;
  wire app_ref_req;
  wire app_sr_active;
  wire app_sr_req;
  wire app_zq_ack;
  wire app_zq_ns;
  wire \arb_mux0/arb_select0/cke_ns2_out ;
  wire \arb_mux0/arb_select0/cke_r ;
  wire bank_mach0_n_14;
  wire bank_mach0_n_15;
  wire bank_mach0_n_16;
  wire bank_mach0_n_17;
  wire bank_mach0_n_18;
  wire bank_mach0_n_25;
  wire bank_mach0_n_30;
  wire bank_mach0_n_78;
  wire bank_mach0_n_79;
  wire bank_mach0_n_80;
  wire bank_mach0_n_81;
  wire bank_mach0_n_83;
  wire bm_end_r1;
  wire bm_end_r1_0;
  wire bm_end_r1_1;
  wire bm_end_r1_2;
  wire [3:0]\cmd_pipe_plus.mc_address_reg[25]_0 ;
  wire \cmd_pipe_plus.mc_aux_out0_reg_n_0_[1] ;
  wire \cmd_pipe_plus.mc_wrdata_en_reg_0 ;
  wire [3:0]col_data_buf_addr;
  wire col_periodic_rd;
  wire col_rd_wr;
  wire [3:0]col_wr_data_buf_addr_r;
  wire \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ;
  wire [0:0]fifo_out_data_r;
  wire hi_priority;
  wire inhbt_act_faw_r;
  wire init_calib_complete_reg_rep;
  wire insert_maint_r1;
  wire maint_ref_zq_wip;
  wire maint_req_r;
  wire maint_sre_r;
  wire maint_srx_r;
  wire maint_wip_r;
  wire [25:3]mc_address_ns;
  wire [5:0]mc_bank_ns;
  wire [1:0]mc_cas_n;
  wire [1:0]mc_cas_n_ns;
  wire [1:0]mc_cmd;
  wire [1:1]mc_cmd_ns;
  wire [0:0]mc_cs_n;
  wire [1:1]mc_cs_n_ns;
  wire [1:1]mc_data_offset_ns;
  wire [0:0]mc_odt;
  wire [0:0]mc_odt_ns;
  wire [1:0]mc_ras_n;
  wire [1:1]mc_ras_n_ns;
  wire mc_ref_zq_wip_ns;
  wire [1:1]mc_we_n_ns;
  wire mc_wrdata_en;
  wire mc_wrdata_en_ns;
  wire [20:0]\my_empty_reg[6] ;
  wire [5:0]\my_empty_reg[6]_0 ;
  wire [2:0]\my_empty_reg[7] ;
  wire [1:0]\my_empty_reg[7]_0 ;
  wire [0:0]offset_r;
  wire [0:0]p_0_out;
  wire periodic_rd_ack_r;
  wire periodic_rd_r;
  wire [0:0]phy_dout;
  wire phy_mc_cmd_full;
  wire phy_mc_ctl_full;
  wire [0:0]phy_mc_ctl_full_r_reg;
  wire phy_mc_ctl_full_r_reg_0;
  wire phy_mc_ctl_full_r_reg_1;
  wire phy_mc_ctl_full_r_reg_2;
  wire phy_mc_ctl_full_r_reg_3;
  wire phy_mc_ctl_full_r_reg_4;
  wire phy_mc_data_full;
  wire ram_init_done_r;
  wire \rank_cntrl[0].rank_cntrl0/act_this_rank ;
  wire \rank_cntrl[0].rank_cntrl0/int_read_this_rank ;
  wire \rank_cntrl[0].rank_cntrl0/read_this_rank ;
  wire \rank_cntrl[0].rank_cntrl0/read_this_rank_r1 ;
  wire [5:0]\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5] ;
  wire rank_mach0_n_10;
  wire rank_mach0_n_13;
  wire rank_mach0_n_14;
  wire rank_mach0_n_16;
  wire [0:0]\read_data_indx.rd_data_indx_r_reg[0] ;
  wire read_data_valid;
  wire \read_fifo.fifo_out_data_r_reg[5] ;
  wire [0:0]\read_fifo.tail_r_reg[0] ;
  wire [11:0]req_bank_r;
  wire \req_bank_r_lcl_reg[1] ;
  wire \req_bank_r_lcl_reg[1]_0 ;
  wire \req_bank_r_lcl_reg[1]_1 ;
  wire \req_bank_r_lcl_reg[1]_2 ;
  wire [3:0]reset_reg;
  wire rstdiv0_sync_r1_reg_rep;
  wire rstdiv0_sync_r1_reg_rep__10;
  wire rstdiv0_sync_r1_reg_rep__11;
  wire rstdiv0_sync_r1_reg_rep__11_0;
  wire rstdiv0_sync_r1_reg_rep__11_1;
  wire rstdiv0_sync_r1_reg_rep__11_2;
  wire rstdiv0_sync_r1_reg_rep__11_3;
  wire rstdiv0_sync_r1_reg_rep__12;
  wire [2:1]rtw_cnt_r;
  wire sent_col;
  wire tempmon_sample_en;
  wire use_addr;
  wire wr_data_en;
  wire wr_data_en_ns;
  wire \write_data_control.wb_wr_data_addr_r_reg[2] ;

  ddr_axi_mig_7series_v2_4_bank_mach bank_mach0
       (.CLK(CLK),
        .D(\arb_mux0/arb_select0/cke_r ),
        .DIA({col_periodic_rd,col_data_buf_addr[3]}),
        .DIC(offset_r),
        .E(read_data_valid),
        .Q(rtw_cnt_r),
        .SS(SS),
        .accept_ns(accept_ns),
        .act_this_rank(\rank_cntrl[0].rank_cntrl0/act_this_rank ),
        .\app_addr_r1_reg[22] (\app_addr_r1_reg[22] ),
        .\app_addr_r1_reg[22]_0 (\app_addr_r1_reg[22]_0 ),
        .\app_addr_r1_reg[22]_1 (\app_addr_r1_reg[22]_1 ),
        .\app_addr_r1_reg[22]_2 (\app_addr_r1_reg[22]_2 ),
        .\app_addr_r1_reg[22]_3 (\app_addr_r1_reg[22]_3 ),
        .\app_addr_r1_reg[25] (\app_addr_r1_reg[25] ),
        .\app_addr_r1_reg[9] (\app_addr_r1_reg[9] ),
        .\app_cmd_r1_reg[0] (\app_cmd_r1_reg[0] ),
        .\app_cmd_r2_reg[1] (D),
        .app_hi_pri_r2(app_hi_pri_r2),
        .auto_pre_r_lcl_reg(bank_mach0_n_18),
        .bm_end_r1(bm_end_r1),
        .bm_end_r1_0(bm_end_r1_0),
        .bm_end_r1_1(bm_end_r1_1),
        .bm_end_r1_2(bm_end_r1_2),
        .\cmd_pipe_plus.mc_address_reg[25] ({mc_address_ns[25:13],mc_address_ns[10:3]}),
        .\cmd_pipe_plus.mc_address_reg[25]_0 (\cmd_pipe_plus.mc_address_reg[25]_0 ),
        .\cmd_pipe_plus.mc_aux_out0_reg[1] (bank_mach0_n_16),
        .\cmd_pipe_plus.mc_aux_out0_reg[1]_0 (\cmd_pipe_plus.mc_aux_out0_reg_n_0_[1] ),
        .\cmd_pipe_plus.mc_bank_reg[5] (mc_bank_ns),
        .\cmd_pipe_plus.mc_data_offset_reg[0] (bank_mach0_n_83),
        .\cmd_pipe_plus.mc_ras_n_reg[0] (bank_mach0_n_17),
        .\cmd_pipe_plus.mc_we_n_reg[0] (bank_mach0_n_15),
        .\cmd_pipe_plus.mc_we_n_reg[1] ({mc_we_n_ns,bank_mach0_n_14}),
        .col_data_buf_addr(col_data_buf_addr[2:0]),
        .col_rd_wr(col_rd_wr),
        .\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] (col_wr_data_buf_addr_r),
        .hi_priority(hi_priority),
        .\inhbt_act_faw.faw_cnt_r_reg[0] (bank_mach0_n_78),
        .inhbt_act_faw_r(inhbt_act_faw_r),
        .init_calib_complete_reg_rep(init_calib_complete_reg_rep),
        .insert_maint_r1(insert_maint_r1),
        .int_read_this_rank(\rank_cntrl[0].rank_cntrl0/int_read_this_rank ),
        .maint_req_r(maint_req_r),
        .maint_sre_r(maint_sre_r),
        .maint_srx_r(maint_srx_r),
        .maint_wip_r(maint_wip_r),
        .\maintenance_request.maint_srx_r_lcl_reg (\arb_mux0/arb_select0/cke_ns2_out ),
        .\maintenance_request.maint_srx_r_lcl_reg_0 (rank_mach0_n_10),
        .\maintenance_request.maint_srx_r_lcl_reg_1 (rank_mach0_n_14),
        .mc_cas_n_ns(mc_cas_n_ns),
        .mc_cmd_ns(mc_cmd_ns),
        .mc_cs_n_ns(mc_cs_n_ns),
        .mc_data_offset_ns(mc_data_offset_ns),
        .mc_odt_ns(mc_odt_ns),
        .mc_ras_n_ns(mc_ras_n_ns),
        .p_0_out(p_0_out),
        .periodic_rd_ack_r(periodic_rd_ack_r),
        .periodic_rd_r(periodic_rd_r),
        .phy_mc_cmd_full(phy_mc_cmd_full),
        .phy_mc_ctl_full(phy_mc_ctl_full),
        .phy_mc_data_full(phy_mc_data_full),
        .\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1] (\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5] [1]),
        .read_this_rank(\rank_cntrl[0].rank_cntrl0/read_this_rank ),
        .read_this_rank_r1(\rank_cntrl[0].rank_cntrl0/read_this_rank_r1 ),
        .req_bank_r(req_bank_r),
        .\req_bank_r_lcl_reg[1] (\req_bank_r_lcl_reg[1] ),
        .\req_bank_r_lcl_reg[1]_0 (\req_bank_r_lcl_reg[1]_0 ),
        .\req_bank_r_lcl_reg[1]_1 (\req_bank_r_lcl_reg[1]_1 ),
        .\req_bank_r_lcl_reg[1]_2 (\req_bank_r_lcl_reg[1]_2 ),
        .reset_reg(reset_reg),
        .rstdiv0_sync_r1_reg_rep__10(rstdiv0_sync_r1_reg_rep__10),
        .rstdiv0_sync_r1_reg_rep__10_0(rank_mach0_n_16),
        .rstdiv0_sync_r1_reg_rep__11(rank_mach0_n_13),
        .rstdiv0_sync_r1_reg_rep__11_0(rstdiv0_sync_r1_reg_rep__11),
        .rstdiv0_sync_r1_reg_rep__11_1(rstdiv0_sync_r1_reg_rep__11_0),
        .rstdiv0_sync_r1_reg_rep__11_2(rstdiv0_sync_r1_reg_rep__11_1),
        .rstdiv0_sync_r1_reg_rep__11_3(rstdiv0_sync_r1_reg_rep__11_2),
        .rstdiv0_sync_r1_reg_rep__11_4(rstdiv0_sync_r1_reg_rep__11_3),
        .rstdiv0_sync_r1_reg_rep__12(rstdiv0_sync_r1_reg_rep__12),
        .\rtw_timer.rtw_cnt_r_reg[2] (bank_mach0_n_25),
        .\rtw_timer.rtw_cnt_r_reg[2]_0 (bank_mach0_n_30),
        .sent_col(sent_col),
        .use_addr(use_addr),
        .\wtr_timer.wtr_cnt_r_reg[0] (bank_mach0_n_80),
        .\wtr_timer.wtr_cnt_r_reg[0]_0 (bank_mach0_n_81),
        .\wtr_timer.wtr_cnt_r_reg[1] (bank_mach0_n_79));
  FDRE \cmd_pipe_plus.mc_address_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[10]),
        .Q(\my_empty_reg[6] [7]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[13]),
        .Q(\my_empty_reg[6] [8]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[14]),
        .Q(\my_empty_reg[6] [9]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[15]),
        .Q(\my_empty_reg[6] [10]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[16]),
        .Q(\my_empty_reg[6] [11]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[17]),
        .Q(\my_empty_reg[6] [12]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[18]),
        .Q(\my_empty_reg[6] [13]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[19]),
        .Q(\my_empty_reg[6] [14]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[20]),
        .Q(\my_empty_reg[6] [15]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[21]),
        .Q(\my_empty_reg[6] [16]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[22]),
        .Q(\my_empty_reg[6] [17]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[23]),
        .Q(\my_empty_reg[6] [18]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[24]),
        .Q(\my_empty_reg[6] [19]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[25]),
        .Q(\my_empty_reg[6] [20]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[3]),
        .Q(\my_empty_reg[6] [0]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[4]),
        .Q(\my_empty_reg[6] [1]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[5]),
        .Q(\my_empty_reg[6] [2]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[6]),
        .Q(\my_empty_reg[6] [3]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[7]),
        .Q(\my_empty_reg[6] [4]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[8]),
        .Q(\my_empty_reg[6] [5]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[9]),
        .Q(\my_empty_reg[6] [6]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_aux_out0_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(bank_mach0_n_16),
        .Q(\cmd_pipe_plus.mc_aux_out0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_bank_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_bank_ns[0]),
        .Q(\my_empty_reg[6]_0 [0]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_bank_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_bank_ns[1]),
        .Q(\my_empty_reg[6]_0 [1]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_bank_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_bank_ns[2]),
        .Q(\my_empty_reg[6]_0 [2]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_bank_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_bank_ns[3]),
        .Q(\my_empty_reg[6]_0 [3]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_bank_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_bank_ns[4]),
        .Q(\my_empty_reg[6]_0 [4]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_bank_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_bank_ns[5]),
        .Q(\my_empty_reg[6]_0 [5]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_cas_n_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_cas_n_ns[0]),
        .Q(mc_cas_n[0]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_cas_n_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_cas_n_ns[1]),
        .Q(mc_cas_n[1]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_cke_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\arb_mux0/arb_select0/cke_r ),
        .Q(\my_empty_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_cke_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\arb_mux0/arb_select0/cke_ns2_out ),
        .Q(\my_empty_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_cmd_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(sent_col),
        .Q(mc_cmd[0]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_cmd_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_cmd_ns),
        .Q(mc_cmd[1]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_cs_n_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_cs_n_ns),
        .Q(mc_cs_n),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_data_offset_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5] [0]),
        .Q(phy_mc_ctl_full_r_reg_4),
        .R(bank_mach0_n_83));
  FDRE \cmd_pipe_plus.mc_data_offset_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_data_offset_ns),
        .Q(phy_mc_ctl_full_r_reg),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_data_offset_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5] [2]),
        .Q(phy_mc_ctl_full_r_reg_3),
        .R(bank_mach0_n_83));
  FDRE \cmd_pipe_plus.mc_data_offset_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5] [3]),
        .Q(phy_mc_ctl_full_r_reg_2),
        .R(bank_mach0_n_83));
  FDRE \cmd_pipe_plus.mc_data_offset_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5] [4]),
        .Q(phy_mc_ctl_full_r_reg_1),
        .R(bank_mach0_n_83));
  FDRE \cmd_pipe_plus.mc_data_offset_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5] [5]),
        .Q(phy_mc_ctl_full_r_reg_0),
        .R(bank_mach0_n_83));
  FDRE \cmd_pipe_plus.mc_odt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_odt_ns),
        .Q(mc_odt),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_ras_n_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(bank_mach0_n_17),
        .Q(mc_ras_n[0]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_ras_n_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_ras_n_ns),
        .Q(mc_ras_n[1]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_we_n_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(bank_mach0_n_14),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_we_n_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_we_n_ns),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_wrdata_en_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_wrdata_en_ns),
        .Q(mc_wrdata_en),
        .R(1'b0));
  FDRE \cmd_pipe_plus.wr_data_addr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(col_wr_data_buf_addr_r[0]),
        .Q(ADDRC[0]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.wr_data_addr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(col_wr_data_buf_addr_r[1]),
        .Q(ADDRC[1]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.wr_data_addr_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(col_wr_data_buf_addr_r[2]),
        .Q(ADDRC[2]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.wr_data_addr_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(col_wr_data_buf_addr_r[3]),
        .Q(ADDRC[3]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.wr_data_en_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_data_en_ns),
        .Q(wr_data_en),
        .R(1'b0));
  ddr_axi_mig_7series_v2_4_col_mach col_mach0
       (.ADDRA(ADDRA),
        .CLK(CLK),
        .D(col_wr_data_buf_addr_r),
        .DIA({col_periodic_rd,col_data_buf_addr[3]}),
        .DIC(offset_r),
        .E(read_data_valid),
        .SS(SS),
        .\cmd_pipe_plus.mc_wrdata_en_reg (\cmd_pipe_plus.mc_wrdata_en_reg_0 ),
        .col_data_buf_addr(col_data_buf_addr[2:0]),
        .col_rd_wr(col_rd_wr),
        .\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] (\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ),
        .fifo_out_data_r(fifo_out_data_r),
        .maint_ref_zq_wip(maint_ref_zq_wip),
        .mc_cmd(mc_cmd[0]),
        .mc_ref_zq_wip_ns(mc_ref_zq_wip_ns),
        .mc_wrdata_en_ns(mc_wrdata_en_ns),
        .p_0_out(p_0_out),
        .ram_init_done_r(ram_init_done_r),
        .\read_data_indx.rd_data_indx_r_reg[0] (\read_data_indx.rd_data_indx_r_reg[0] ),
        .\read_fifo.fifo_out_data_r_reg[5]_0 (\read_fifo.fifo_out_data_r_reg[5] ),
        .\read_fifo.tail_r_reg[0]_0 (\read_fifo.tail_r_reg[0] ),
        .rstdiv0_sync_r1_reg_rep(rstdiv0_sync_r1_reg_rep),
        .rstdiv0_sync_r1_reg_rep__10(rstdiv0_sync_r1_reg_rep__10),
        .rstdiv0_sync_r1_reg_rep__11(rstdiv0_sync_r1_reg_rep__11),
        .wr_data_en(wr_data_en),
        .wr_data_en_ns(wr_data_en_ns),
        .\write_data_control.wb_wr_data_addr_r_reg[2] (\write_data_control.wb_wr_data_addr_r_reg[2] ));
  FDRE mc_ref_zq_wip_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(mc_ref_zq_wip_ns),
        .Q(tempmon_sample_en),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_0_15_30_35_i_2__2
       (.I0(mc_ras_n[1]),
        .I1(init_calib_complete_reg_rep),
        .O(phy_dout));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_0_15_54_59_i_1__2
       (.I0(Q[1]),
        .I1(init_calib_complete_reg_rep),
        .O(\my_empty_reg[7] [0]));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_0_15_54_59_i_3__2
       (.I0(mc_cs_n),
        .I1(init_calib_complete_reg_rep),
        .O(\my_empty_reg[7] [1]));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_0_15_72_77_i_2__1
       (.I0(mc_cas_n[1]),
        .I1(init_calib_complete_reg_rep),
        .O(\my_empty_reg[7] [2]));
  ddr_axi_mig_7series_v2_4_rank_mach rank_mach0
       (.CLK(CLK),
        .D(\arb_mux0/arb_select0/cke_ns2_out ),
        .Q(rtw_cnt_r),
        .SS(SS),
        .act_this_rank(\rank_cntrl[0].rank_cntrl0/act_this_rank ),
        .app_ref_ack(app_ref_ack),
        .app_ref_req(app_ref_req),
        .app_sr_active(app_sr_active),
        .app_sr_req(app_sr_req),
        .app_zq_ack(app_zq_ack),
        .app_zq_ns(app_zq_ns),
        .cke_r_reg(\arb_mux0/arb_select0/cke_r ),
        .\grant_r_reg[0] (bank_mach0_n_25),
        .\grant_r_reg[1] (bank_mach0_n_78),
        .\grant_r_reg[1]_0 (bank_mach0_n_79),
        .\grant_r_reg[2] (rank_mach0_n_16),
        .\grant_r_reg[3] (bank_mach0_n_15),
        .inhbt_act_faw_r(inhbt_act_faw_r),
        .init_calib_complete_reg_rep(init_calib_complete_reg_rep),
        .insert_maint_r1(insert_maint_r1),
        .int_read_this_rank(\rank_cntrl[0].rank_cntrl0/int_read_this_rank ),
        .\maint_controller.maint_wip_r_lcl_reg (rank_mach0_n_13),
        .\maint_controller.maint_wip_r_lcl_reg_0 (bank_mach0_n_18),
        .maint_ref_zq_wip(maint_ref_zq_wip),
        .maint_req_r(maint_req_r),
        .maint_sre_r(maint_sre_r),
        .maint_srx_r(maint_srx_r),
        .maint_wip_r(maint_wip_r),
        .periodic_rd_ack_r(periodic_rd_ack_r),
        .periodic_rd_r(periodic_rd_r),
        .rd_wr_r_lcl_reg(bank_mach0_n_30),
        .read_this_rank(\rank_cntrl[0].rank_cntrl0/read_this_rank ),
        .read_this_rank_r1(\rank_cntrl[0].rank_cntrl0/read_this_rank_r1 ),
        .\refresh_generation.refresh_bank_r_reg[0] (rank_mach0_n_10),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8] (rank_mach0_n_14),
        .rstdiv0_sync_r1_reg_rep(rstdiv0_sync_r1_reg_rep),
        .rstdiv0_sync_r1_reg_rep__10(rstdiv0_sync_r1_reg_rep__10),
        .rstdiv0_sync_r1_reg_rep__11(rstdiv0_sync_r1_reg_rep__11),
        .rstdiv0_sync_r1_reg_rep__12(rstdiv0_sync_r1_reg_rep__12),
        .\wr_this_rank_r_reg[0] (bank_mach0_n_81),
        .\wr_this_rank_r_reg[0]_0 (bank_mach0_n_80));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_mem_intfc" *) 
module ddr_axi_mig_7series_v2_4_mem_intfc
   (accept_ns,
    bm_end_r1,
    bm_end_r1_0,
    bm_end_r1_1,
    bm_end_r1_2,
    app_ref_ack,
    app_zq_ack,
    ADDRC,
    ddr2_cas_n,
    ddr2_ras_n,
    ddr2_we_n,
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ,
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ,
    ref_dll_lock,
    ddr2_addr,
    ddr2_ba,
    ddr2_cs_n,
    ddr2_odt,
    ddr2_cke,
    ddr2_dm,
    app_sr_active,
    \one_rank.stg1_wr_done_reg ,
    idelay_tap_limit_r_reg,
    samp_edge_cnt0_en_r,
    pi_en_stg2_f_timing_reg,
    init_calib_complete,
    init_calib_complete_r_reg,
    \write_data_control.wb_wr_data_addr_r_reg[2] ,
    E,
    S,
    in,
    \cmd_pipe_plus.mc_address_reg[25] ,
    req_bank_r,
    sel,
    \read_fifo.fifo_out_data_r_reg[5] ,
    \en_cnt_div2.enable_wrlvl_cnt_reg[4] ,
    \read_data_indx.rd_data_indx_r_reg[0] ,
    ddr_ck_out,
    ddr2_dq,
    ddr2_dqs_p,
    ddr2_dqs_n,
    CLK,
    SS,
    hi_priority,
    ADDRA,
    rstdiv0_sync_r1_reg_rep,
    freq_refclk,
    mem_refclk,
    sync_pulse,
    CLKB0,
    CLKB0_1,
    pll_locked,
    SR,
    RST0,
    rstdiv0_sync_r1_reg_rep__0,
    rstdiv0_sync_r1_reg_rep__4,
    rstdiv0_sync_r1_reg_rep__2,
    rstdiv0_sync_r1_reg_rep__10,
    rstdiv0_sync_r1_reg_rep__5,
    rstdiv0_sync_r1_reg_rep__7,
    rstdiv0_sync_r1_reg_rep__8,
    rstdiv0_sync_r1_reg_rep__12,
    app_ref_req,
    use_addr,
    rstdiv0_sync_r1_reg_rep__11,
    app_sr_req,
    rstdiv0_sync_r1_reg_rep__13,
    Q,
    ram_init_done_r,
    \req_bank_r_lcl_reg[1] ,
    \req_bank_r_lcl_reg[1]_0 ,
    \req_bank_r_lcl_reg[1]_1 ,
    \req_bank_r_lcl_reg[1]_2 ,
    rhandshake,
    \cnt_read_reg[1] ,
    \app_addr_r1_reg[22] ,
    \app_addr_r1_reg[22]_0 ,
    \app_addr_r1_reg[22]_1 ,
    \app_addr_r1_reg[22]_2 ,
    app_zq_req,
    rstdiv0_sync_r1_reg_rep__11_0,
    D,
    \app_cmd_r1_reg[0] ,
    rstdiv0_sync_r1_reg_rep__11_1,
    app_hi_pri_r2,
    rstdiv0_sync_r1_reg_rep__11_2,
    rstdiv0_sync_r1_reg_rep__11_3,
    \app_addr_r1_reg[22]_3 ,
    complex_row0_rd_done1,
    reset_reg,
    \app_addr_r1_reg[25] ,
    \app_addr_r1_reg[9] ,
    rstdiv0_sync_r1_reg_rep__13_0,
    rstdiv0_sync_r1_reg_rep__9,
    rstdiv0_sync_r1_reg_rep__6,
    rstdiv0_sync_r1_reg_rep__10_0,
    clear,
    rstdiv0_sync_r1_reg_rep__10_1,
    \device_temp_r_reg[11] );
  output accept_ns;
  output bm_end_r1;
  output bm_end_r1_0;
  output bm_end_r1_1;
  output bm_end_r1_2;
  output app_ref_ack;
  output app_zq_ack;
  output [4:0]ADDRC;
  output ddr2_cas_n;
  output ddr2_ras_n;
  output ddr2_we_n;
  output \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ;
  output \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ;
  output ref_dll_lock;
  output [12:0]ddr2_addr;
  output [2:0]ddr2_ba;
  output [0:0]ddr2_cs_n;
  output [0:0]ddr2_odt;
  output [0:0]ddr2_cke;
  output [1:0]ddr2_dm;
  output app_sr_active;
  output \one_rank.stg1_wr_done_reg ;
  output idelay_tap_limit_r_reg;
  output samp_edge_cnt0_en_r;
  output pi_en_stg2_f_timing_reg;
  output init_calib_complete;
  output init_calib_complete_r_reg;
  output \write_data_control.wb_wr_data_addr_r_reg[2] ;
  output [0:0]E;
  output [0:0]S;
  output [63:0]in;
  output [3:0]\cmd_pipe_plus.mc_address_reg[25] ;
  output [11:0]req_bank_r;
  output sel;
  output \read_fifo.fifo_out_data_r_reg[5] ;
  output \en_cnt_div2.enable_wrlvl_cnt_reg[4] ;
  output [0:0]\read_data_indx.rd_data_indx_r_reg[0] ;
  output [1:0]ddr_ck_out;
  inout [15:0]ddr2_dq;
  inout [1:0]ddr2_dqs_p;
  inout [1:0]ddr2_dqs_n;
  input CLK;
  input [0:0]SS;
  input hi_priority;
  input [0:0]ADDRA;
  input rstdiv0_sync_r1_reg_rep;
  input freq_refclk;
  input mem_refclk;
  input sync_pulse;
  input CLKB0;
  input CLKB0_1;
  input pll_locked;
  input [0:0]SR;
  input RST0;
  input rstdiv0_sync_r1_reg_rep__0;
  input [0:0]rstdiv0_sync_r1_reg_rep__4;
  input [1:0]rstdiv0_sync_r1_reg_rep__2;
  input rstdiv0_sync_r1_reg_rep__10;
  input [0:0]rstdiv0_sync_r1_reg_rep__5;
  input [0:0]rstdiv0_sync_r1_reg_rep__7;
  input [0:0]rstdiv0_sync_r1_reg_rep__8;
  input rstdiv0_sync_r1_reg_rep__12;
  input app_ref_req;
  input use_addr;
  input rstdiv0_sync_r1_reg_rep__11;
  input app_sr_req;
  input rstdiv0_sync_r1_reg_rep__13;
  input [71:0]Q;
  input ram_init_done_r;
  input \req_bank_r_lcl_reg[1] ;
  input \req_bank_r_lcl_reg[1]_0 ;
  input \req_bank_r_lcl_reg[1]_1 ;
  input \req_bank_r_lcl_reg[1]_2 ;
  input rhandshake;
  input [0:0]\cnt_read_reg[1] ;
  input [0:0]\app_addr_r1_reg[22] ;
  input [0:0]\app_addr_r1_reg[22]_0 ;
  input [0:0]\app_addr_r1_reg[22]_1 ;
  input [0:0]\app_addr_r1_reg[22]_2 ;
  input app_zq_req;
  input rstdiv0_sync_r1_reg_rep__11_0;
  input [0:0]D;
  input \app_cmd_r1_reg[0] ;
  input rstdiv0_sync_r1_reg_rep__11_1;
  input app_hi_pri_r2;
  input rstdiv0_sync_r1_reg_rep__11_2;
  input rstdiv0_sync_r1_reg_rep__11_3;
  input [12:0]\app_addr_r1_reg[22]_3 ;
  input complex_row0_rd_done1;
  input [3:0]reset_reg;
  input [2:0]\app_addr_r1_reg[25] ;
  input [6:0]\app_addr_r1_reg[9] ;
  input rstdiv0_sync_r1_reg_rep__13_0;
  input [0:0]rstdiv0_sync_r1_reg_rep__9;
  input [0:0]rstdiv0_sync_r1_reg_rep__6;
  input [0:0]rstdiv0_sync_r1_reg_rep__10_0;
  input clear;
  input [0:0]rstdiv0_sync_r1_reg_rep__10_1;
  input [11:0]\device_temp_r_reg[11] ;

  wire [0:0]ADDRA;
  wire [4:0]ADDRC;
  wire CLK;
  wire CLKB0;
  wire CLKB0_1;
  wire [0:0]D;
  wire [0:0]E;
  wire [71:0]Q;
  wire RST0;
  wire [0:0]S;
  wire [0:0]SR;
  wire [0:0]SS;
  wire accept_ns;
  wire [0:0]\app_addr_r1_reg[22] ;
  wire [0:0]\app_addr_r1_reg[22]_0 ;
  wire [0:0]\app_addr_r1_reg[22]_1 ;
  wire [0:0]\app_addr_r1_reg[22]_2 ;
  wire [12:0]\app_addr_r1_reg[22]_3 ;
  wire [2:0]\app_addr_r1_reg[25] ;
  wire [6:0]\app_addr_r1_reg[9] ;
  wire \app_cmd_r1_reg[0] ;
  wire app_hi_pri_r2;
  wire app_ref_ack;
  wire app_ref_req;
  wire app_sr_active;
  wire app_sr_req;
  wire app_zq_ack;
  wire app_zq_req;
  wire bm_end_r1;
  wire bm_end_r1_0;
  wire bm_end_r1_1;
  wire bm_end_r1_2;
  wire clear;
  wire [3:0]\cmd_pipe_plus.mc_address_reg[25] ;
  wire [0:0]\cnt_read_reg[1] ;
  wire [5:5]\col_mach0/fifo_out_data_r ;
  wire [0:0]\col_mach0/tail_ns ;
  wire complex_row0_rd_done1;
  wire [12:0]ddr2_addr;
  wire [2:0]ddr2_ba;
  wire ddr2_cas_n;
  wire [0:0]ddr2_cke;
  wire [0:0]ddr2_cs_n;
  wire [1:0]ddr2_dm;
  wire [15:0]ddr2_dq;
  wire [1:0]ddr2_dqs_n;
  wire [1:0]ddr2_dqs_p;
  wire [0:0]ddr2_odt;
  wire ddr2_ras_n;
  wire ddr2_we_n;
  wire [1:0]ddr_ck_out;
  wire ddr_phy_top0_n_110;
  wire ddr_phy_top0_n_111;
  wire ddr_phy_top0_n_112;
  wire ddr_phy_top0_n_113;
  wire ddr_phy_top0_n_114;
  wire ddr_phy_top0_n_115;
  wire ddr_phy_top0_n_33;
  wire ddr_phy_top0_n_36;
  wire [11:0]\device_temp_r_reg[11] ;
  wire \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ;
  wire \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ;
  wire \en_cnt_div2.enable_wrlvl_cnt_reg[4] ;
  wire freq_refclk;
  wire hi_priority;
  wire idelay_tap_limit_r_reg;
  wire [63:0]in;
  wire init_calib_complete;
  wire init_calib_complete_r_reg;
  wire mc0_n_79;
  wire mc0_n_80;
  wire mc0_n_81;
  wire mc0_n_82;
  wire mc0_n_83;
  wire mc0_n_84;
  wire [25:3]mc_address;
  wire [5:0]mc_bank;
  wire [1:0]mc_cas_n;
  wire [1:0]mc_cke;
  wire [1:0]mc_cmd;
  wire [1:1]mc_cs_n;
  wire [0:0]mc_odt;
  wire [1:0]mc_ras_n;
  wire [1:0]mc_we_n;
  wire mc_wrdata_en;
  wire mem_refclk;
  wire [1:1]mux_cas_n;
  wire [1:1]mux_cs_n;
  wire [1:1]mux_ras_n;
  wire [1:1]mux_we_n;
  wire \one_rank.stg1_wr_done_reg ;
  wire phy_mc_cmd_full;
  wire phy_mc_ctl_full;
  wire phy_mc_data_full;
  wire pi_en_stg2_f_timing_reg;
  wire pll_locked;
  wire ram_init_done_r;
  wire \rank_mach0/rank_common0/app_zq_ns ;
  wire [0:0]\read_data_indx.rd_data_indx_r_reg[0] ;
  wire \read_fifo.fifo_out_data_r_reg[5] ;
  wire ref_dll_lock;
  wire [11:0]req_bank_r;
  wire \req_bank_r_lcl_reg[1] ;
  wire \req_bank_r_lcl_reg[1]_0 ;
  wire \req_bank_r_lcl_reg[1]_1 ;
  wire \req_bank_r_lcl_reg[1]_2 ;
  wire [3:0]reset_reg;
  wire rhandshake;
  wire rstdiv0_sync_r1_reg_rep;
  wire rstdiv0_sync_r1_reg_rep__0;
  wire rstdiv0_sync_r1_reg_rep__10;
  wire [0:0]rstdiv0_sync_r1_reg_rep__10_0;
  wire [0:0]rstdiv0_sync_r1_reg_rep__10_1;
  wire rstdiv0_sync_r1_reg_rep__11;
  wire rstdiv0_sync_r1_reg_rep__11_0;
  wire rstdiv0_sync_r1_reg_rep__11_1;
  wire rstdiv0_sync_r1_reg_rep__11_2;
  wire rstdiv0_sync_r1_reg_rep__11_3;
  wire rstdiv0_sync_r1_reg_rep__12;
  wire rstdiv0_sync_r1_reg_rep__13;
  wire rstdiv0_sync_r1_reg_rep__13_0;
  wire [1:0]rstdiv0_sync_r1_reg_rep__2;
  wire [0:0]rstdiv0_sync_r1_reg_rep__4;
  wire [0:0]rstdiv0_sync_r1_reg_rep__5;
  wire [0:0]rstdiv0_sync_r1_reg_rep__6;
  wire [0:0]rstdiv0_sync_r1_reg_rep__7;
  wire [0:0]rstdiv0_sync_r1_reg_rep__8;
  wire [0:0]rstdiv0_sync_r1_reg_rep__9;
  wire samp_edge_cnt0_en_r;
  wire sel;
  wire sync_pulse;
  wire [0:0]tail_r;
  wire tempmon_sample_en;
  wire use_addr;
  wire \write_data_control.wb_wr_data_addr_r_reg[2] ;

  ddr_axi_mig_7series_v2_4_ddr_phy_top ddr_phy_top0
       (.ADDRC(\col_mach0/tail_ns ),
        .CLK(CLK),
        .CLKB0(CLKB0),
        .CLKB0_1(CLKB0_1),
        .E(E),
        .Q(Q),
        .RST0(RST0),
        .S(S),
        .SR(SR),
        .SS(SS),
        .app_zq_ns(\rank_mach0/rank_common0/app_zq_ns ),
        .app_zq_r_reg(ddr_phy_top0_n_33),
        .app_zq_req(app_zq_req),
        .clear(clear),
        .\cmd_pipe_plus.mc_address_reg[25] ({mc_address[25:13],mc_address[10:3]}),
        .\cmd_pipe_plus.mc_bank_reg[5] (mc_bank),
        .\cmd_pipe_plus.mc_cas_n_reg[1] ({mux_cas_n,mux_cs_n,mux_we_n}),
        .\cmd_pipe_plus.mc_cke_reg[1] (mc_cke),
        .\cmd_pipe_plus.mc_data_offset_reg[0] (mc0_n_84),
        .\cmd_pipe_plus.mc_data_offset_reg[1] (mc0_n_79),
        .\cmd_pipe_plus.mc_data_offset_reg[2] (mc0_n_83),
        .\cmd_pipe_plus.mc_data_offset_reg[3] (mc0_n_82),
        .\cmd_pipe_plus.mc_data_offset_reg[4] (mc0_n_81),
        .\cmd_pipe_plus.mc_data_offset_reg[5] ({ddr_phy_top0_n_110,ddr_phy_top0_n_111,ddr_phy_top0_n_112,ddr_phy_top0_n_113,ddr_phy_top0_n_114,ddr_phy_top0_n_115}),
        .\cmd_pipe_plus.mc_data_offset_reg[5]_0 (mc0_n_80),
        .\cmd_pipe_plus.mc_we_n_reg[1] (mc_we_n),
        .\cnt_read_reg[0] (ddr_phy_top0_n_36),
        .\cnt_read_reg[1] (\cnt_read_reg[1] ),
        .complex_row0_rd_done1(complex_row0_rd_done1),
        .ddr2_addr(ddr2_addr),
        .ddr2_ba(ddr2_ba),
        .ddr2_cas_n(ddr2_cas_n),
        .ddr2_cke(ddr2_cke),
        .ddr2_cs_n(ddr2_cs_n),
        .ddr2_dm(ddr2_dm),
        .ddr2_dq(ddr2_dq),
        .ddr2_dqs_n(ddr2_dqs_n),
        .ddr2_dqs_p(ddr2_dqs_p),
        .ddr2_odt(ddr2_odt),
        .ddr2_ras_n(ddr2_ras_n),
        .ddr2_we_n(ddr2_we_n),
        .ddr_ck_out(ddr_ck_out),
        .\device_temp_r_reg[11] (\device_temp_r_reg[11] ),
        .\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] (\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ),
        .\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 (\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ),
        .\en_cnt_div2.enable_wrlvl_cnt_reg[4] (\en_cnt_div2.enable_wrlvl_cnt_reg[4] ),
        .fifo_out_data_r(\col_mach0/fifo_out_data_r ),
        .freq_refclk(freq_refclk),
        .idelay_tap_limit_r_reg(idelay_tap_limit_r_reg),
        .in(in),
        .init_calib_complete(init_calib_complete),
        .init_calib_complete_r_reg(init_calib_complete_r_reg),
        .mc_cas_n(mc_cas_n),
        .mc_cmd(mc_cmd),
        .mc_cs_n(mc_cs_n),
        .mc_odt(mc_odt),
        .mc_ras_n(mc_ras_n),
        .mc_wrdata_en(mc_wrdata_en),
        .mem_refclk(mem_refclk),
        .\one_rank.stg1_wr_done_reg (\one_rank.stg1_wr_done_reg ),
        .phy_dout(mux_ras_n),
        .phy_mc_cmd_full(phy_mc_cmd_full),
        .phy_mc_ctl_full(phy_mc_ctl_full),
        .phy_mc_data_full(phy_mc_data_full),
        .pi_en_stg2_f_timing_reg(pi_en_stg2_f_timing_reg),
        .pll_locked(pll_locked),
        .ref_dll_lock(ref_dll_lock),
        .rhandshake(rhandshake),
        .rstdiv0_sync_r1_reg_rep(rstdiv0_sync_r1_reg_rep),
        .rstdiv0_sync_r1_reg_rep__0(rstdiv0_sync_r1_reg_rep__0),
        .rstdiv0_sync_r1_reg_rep__10(rstdiv0_sync_r1_reg_rep__10),
        .rstdiv0_sync_r1_reg_rep__10_0(rstdiv0_sync_r1_reg_rep__10_0),
        .rstdiv0_sync_r1_reg_rep__10_1(rstdiv0_sync_r1_reg_rep__10_1),
        .rstdiv0_sync_r1_reg_rep__12(rstdiv0_sync_r1_reg_rep__12),
        .rstdiv0_sync_r1_reg_rep__13(rstdiv0_sync_r1_reg_rep__13),
        .rstdiv0_sync_r1_reg_rep__13_0(rstdiv0_sync_r1_reg_rep__13_0),
        .rstdiv0_sync_r1_reg_rep__2(rstdiv0_sync_r1_reg_rep__2),
        .rstdiv0_sync_r1_reg_rep__4(rstdiv0_sync_r1_reg_rep__4),
        .rstdiv0_sync_r1_reg_rep__5(rstdiv0_sync_r1_reg_rep__5),
        .rstdiv0_sync_r1_reg_rep__6(rstdiv0_sync_r1_reg_rep__6),
        .rstdiv0_sync_r1_reg_rep__7(rstdiv0_sync_r1_reg_rep__7),
        .rstdiv0_sync_r1_reg_rep__8(rstdiv0_sync_r1_reg_rep__8),
        .rstdiv0_sync_r1_reg_rep__9(rstdiv0_sync_r1_reg_rep__9),
        .samp_edge_cnt0_en_r(samp_edge_cnt0_en_r),
        .sel(sel),
        .sync_pulse(sync_pulse),
        .tail_r(tail_r),
        .tempmon_sample_en(tempmon_sample_en));
  ddr_axi_mig_7series_v2_4_mc mc0
       (.ADDRA({ADDRA,\col_mach0/tail_ns }),
        .ADDRC(ADDRC[4:1]),
        .CLK(CLK),
        .D(D),
        .Q(mc_we_n),
        .SS(SS),
        .accept_ns(accept_ns),
        .\app_addr_r1_reg[22] (\app_addr_r1_reg[22] ),
        .\app_addr_r1_reg[22]_0 (\app_addr_r1_reg[22]_0 ),
        .\app_addr_r1_reg[22]_1 (\app_addr_r1_reg[22]_1 ),
        .\app_addr_r1_reg[22]_2 (\app_addr_r1_reg[22]_2 ),
        .\app_addr_r1_reg[22]_3 (\app_addr_r1_reg[22]_3 ),
        .\app_addr_r1_reg[25] (\app_addr_r1_reg[25] ),
        .\app_addr_r1_reg[9] (\app_addr_r1_reg[9] ),
        .\app_cmd_r1_reg[0] (\app_cmd_r1_reg[0] ),
        .app_hi_pri_r2(app_hi_pri_r2),
        .app_ref_ack(app_ref_ack),
        .app_ref_req(app_ref_req),
        .app_sr_active(app_sr_active),
        .app_sr_req(app_sr_req),
        .app_zq_ack(app_zq_ack),
        .app_zq_ns(\rank_mach0/rank_common0/app_zq_ns ),
        .bm_end_r1(bm_end_r1),
        .bm_end_r1_0(bm_end_r1_0),
        .bm_end_r1_1(bm_end_r1_1),
        .bm_end_r1_2(bm_end_r1_2),
        .\cmd_pipe_plus.mc_address_reg[25]_0 (\cmd_pipe_plus.mc_address_reg[25] ),
        .\cmd_pipe_plus.mc_wrdata_en_reg_0 (ADDRC[0]),
        .\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] (ddr_phy_top0_n_36),
        .fifo_out_data_r(\col_mach0/fifo_out_data_r ),
        .hi_priority(hi_priority),
        .init_calib_complete_reg_rep(ddr_phy_top0_n_33),
        .mc_cas_n(mc_cas_n),
        .mc_cmd(mc_cmd),
        .mc_cs_n(mc_cs_n),
        .mc_odt(mc_odt),
        .mc_ras_n(mc_ras_n),
        .mc_wrdata_en(mc_wrdata_en),
        .\my_empty_reg[6] ({mc_address[25:13],mc_address[10:3]}),
        .\my_empty_reg[6]_0 (mc_bank),
        .\my_empty_reg[7] ({mux_cas_n,mux_cs_n,mux_we_n}),
        .\my_empty_reg[7]_0 (mc_cke),
        .phy_dout(mux_ras_n),
        .phy_mc_cmd_full(phy_mc_cmd_full),
        .phy_mc_ctl_full(phy_mc_ctl_full),
        .phy_mc_ctl_full_r_reg(mc0_n_79),
        .phy_mc_ctl_full_r_reg_0(mc0_n_80),
        .phy_mc_ctl_full_r_reg_1(mc0_n_81),
        .phy_mc_ctl_full_r_reg_2(mc0_n_82),
        .phy_mc_ctl_full_r_reg_3(mc0_n_83),
        .phy_mc_ctl_full_r_reg_4(mc0_n_84),
        .phy_mc_data_full(phy_mc_data_full),
        .ram_init_done_r(ram_init_done_r),
        .\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5] ({ddr_phy_top0_n_110,ddr_phy_top0_n_111,ddr_phy_top0_n_112,ddr_phy_top0_n_113,ddr_phy_top0_n_114,ddr_phy_top0_n_115}),
        .\read_data_indx.rd_data_indx_r_reg[0] (\read_data_indx.rd_data_indx_r_reg[0] ),
        .\read_fifo.fifo_out_data_r_reg[5] (\read_fifo.fifo_out_data_r_reg[5] ),
        .\read_fifo.tail_r_reg[0] (tail_r),
        .req_bank_r(req_bank_r),
        .\req_bank_r_lcl_reg[1] (\req_bank_r_lcl_reg[1] ),
        .\req_bank_r_lcl_reg[1]_0 (\req_bank_r_lcl_reg[1]_0 ),
        .\req_bank_r_lcl_reg[1]_1 (\req_bank_r_lcl_reg[1]_1 ),
        .\req_bank_r_lcl_reg[1]_2 (\req_bank_r_lcl_reg[1]_2 ),
        .reset_reg(reset_reg),
        .rstdiv0_sync_r1_reg_rep(rstdiv0_sync_r1_reg_rep),
        .rstdiv0_sync_r1_reg_rep__10(rstdiv0_sync_r1_reg_rep__10),
        .rstdiv0_sync_r1_reg_rep__11(rstdiv0_sync_r1_reg_rep__11),
        .rstdiv0_sync_r1_reg_rep__11_0(rstdiv0_sync_r1_reg_rep__11_0),
        .rstdiv0_sync_r1_reg_rep__11_1(rstdiv0_sync_r1_reg_rep__11_1),
        .rstdiv0_sync_r1_reg_rep__11_2(rstdiv0_sync_r1_reg_rep__11_2),
        .rstdiv0_sync_r1_reg_rep__11_3(rstdiv0_sync_r1_reg_rep__11_3),
        .rstdiv0_sync_r1_reg_rep__12(rstdiv0_sync_r1_reg_rep__12),
        .tempmon_sample_en(tempmon_sample_en),
        .use_addr(use_addr),
        .\write_data_control.wb_wr_data_addr_r_reg[2] (\write_data_control.wb_wr_data_addr_r_reg[2] ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_memc_ui_top_axi" *) 
module ddr_axi_mig_7series_v2_4_memc_ui_top_axi
   (bm_end_r1,
    bm_end_r1_0,
    bm_end_r1_1,
    bm_end_r1_2,
    app_ref_ack,
    app_zq_ack,
    ddr2_cas_n,
    ddr2_ras_n,
    ddr2_we_n,
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ,
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ,
    ref_dll_lock,
    ddr2_addr,
    ddr2_ba,
    ddr2_cs_n,
    ddr2_odt,
    ddr2_cke,
    ddr2_dm,
    app_sr_active,
    s_axi_rlast,
    s_axi_bvalid,
    s_axi_awready,
    s_axi_arready,
    prbs_rdlvl_done_pulse,
    idelay_tap_limit_r_reg,
    samp_edge_cnt0_en_r,
    pi_cnt_dec,
    init_calib_complete,
    \read_fifo.fifo_out_data_r_reg[5] ,
    \en_cnt_div2.enable_wrlvl_cnt_reg[4] ,
    s_axi_bid,
    ddr_ck_out,
    s_axi_wready,
    s_axi_rvalid,
    s_axi_rresp,
    s_axi_rdata,
    s_axi_rid,
    ddr2_dq,
    ddr2_dqs_p,
    ddr2_dqs_n,
    CLK,
    SS,
    ADDRA,
    rstdiv0_sync_r1_reg_rep,
    freq_refclk,
    mem_refclk,
    sync_pulse,
    CLKB0,
    CLKB0_1,
    pll_locked,
    SR,
    RST0,
    s_axi_wvalid,
    s_axi_wlast,
    s_axi_wstrb,
    s_axi_wdata,
    rstdiv0_sync_r1_reg_rep__13,
    rstdiv0_sync_r1_reg_rep__0,
    rstdiv0_sync_r1_reg_rep__4,
    rstdiv0_sync_r1_reg_rep__2,
    rstdiv0_sync_r1_reg_rep__10,
    rstdiv0_sync_r1_reg_rep__5,
    rstdiv0_sync_r1_reg_rep__7,
    rstdiv0_sync_r1_reg_rep__8,
    rstdiv0_sync_r1_reg_rep__12,
    app_ref_req,
    rstdiv0_sync_r1_reg_rep__11,
    app_sr_req,
    s_axi_awvalid,
    s_axi_arvalid,
    aresetn,
    app_zq_req,
    rstdiv0_sync_r1_reg_rep__11_0,
    rstdiv0_sync_r1_reg_rep__11_1,
    rstdiv0_sync_r1_reg_rep__11_2,
    rstdiv0_sync_r1_reg_rep__11_3,
    complex_row0_rd_done1,
    D,
    \s_axi_arid[3] ,
    rstdiv0_sync_r1_reg_rep__13_0,
    rstdiv0_sync_r1_reg_rep__9,
    rstdiv0_sync_r1_reg_rep__6,
    rstdiv0_sync_r1_reg_rep__10_0,
    clear,
    rstdiv0_sync_r1_reg_rep__10_1,
    \device_temp_r_reg[11] ,
    s_axi_bready,
    s_axi_rready);
  output bm_end_r1;
  output bm_end_r1_0;
  output bm_end_r1_1;
  output bm_end_r1_2;
  output app_ref_ack;
  output app_zq_ack;
  output ddr2_cas_n;
  output ddr2_ras_n;
  output ddr2_we_n;
  output \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ;
  output \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ;
  output ref_dll_lock;
  output [12:0]ddr2_addr;
  output [2:0]ddr2_ba;
  output [0:0]ddr2_cs_n;
  output [0:0]ddr2_odt;
  output [0:0]ddr2_cke;
  output [1:0]ddr2_dm;
  output app_sr_active;
  output s_axi_rlast;
  output s_axi_bvalid;
  output s_axi_awready;
  output s_axi_arready;
  output prbs_rdlvl_done_pulse;
  output idelay_tap_limit_r_reg;
  output samp_edge_cnt0_en_r;
  output pi_cnt_dec;
  output init_calib_complete;
  output \read_fifo.fifo_out_data_r_reg[5] ;
  output \en_cnt_div2.enable_wrlvl_cnt_reg[4] ;
  output [3:0]s_axi_bid;
  output [1:0]ddr_ck_out;
  output s_axi_wready;
  output s_axi_rvalid;
  output [0:0]s_axi_rresp;
  output [31:0]s_axi_rdata;
  output [3:0]s_axi_rid;
  inout [15:0]ddr2_dq;
  inout [1:0]ddr2_dqs_p;
  inout [1:0]ddr2_dqs_n;
  input CLK;
  input [0:0]SS;
  input [0:0]ADDRA;
  input rstdiv0_sync_r1_reg_rep;
  input freq_refclk;
  input mem_refclk;
  input sync_pulse;
  input CLKB0;
  input CLKB0_1;
  input pll_locked;
  input [0:0]SR;
  input RST0;
  input s_axi_wvalid;
  input s_axi_wlast;
  input [3:0]s_axi_wstrb;
  input [31:0]s_axi_wdata;
  input rstdiv0_sync_r1_reg_rep__13;
  input rstdiv0_sync_r1_reg_rep__0;
  input [0:0]rstdiv0_sync_r1_reg_rep__4;
  input [1:0]rstdiv0_sync_r1_reg_rep__2;
  input rstdiv0_sync_r1_reg_rep__10;
  input [0:0]rstdiv0_sync_r1_reg_rep__5;
  input [0:0]rstdiv0_sync_r1_reg_rep__7;
  input [0:0]rstdiv0_sync_r1_reg_rep__8;
  input rstdiv0_sync_r1_reg_rep__12;
  input app_ref_req;
  input rstdiv0_sync_r1_reg_rep__11;
  input app_sr_req;
  input s_axi_awvalid;
  input s_axi_arvalid;
  input aresetn;
  input app_zq_req;
  input rstdiv0_sync_r1_reg_rep__11_0;
  input rstdiv0_sync_r1_reg_rep__11_1;
  input rstdiv0_sync_r1_reg_rep__11_2;
  input rstdiv0_sync_r1_reg_rep__11_3;
  input complex_row0_rd_done1;
  input [52:0]D;
  input [52:0]\s_axi_arid[3] ;
  input rstdiv0_sync_r1_reg_rep__13_0;
  input [0:0]rstdiv0_sync_r1_reg_rep__9;
  input [0:0]rstdiv0_sync_r1_reg_rep__6;
  input [0:0]rstdiv0_sync_r1_reg_rep__10_0;
  input clear;
  input [0:0]rstdiv0_sync_r1_reg_rep__10_1;
  input [11:0]\device_temp_r_reg[11] ;
  input s_axi_bready;
  input s_axi_rready;

  wire [0:0]ADDRA;
  wire CLK;
  wire CLKB0;
  wire CLKB0_1;
  wire [52:0]D;
  wire RST0;
  wire [0:0]SR;
  wire [0:0]SS;
  wire accept_ns;
  wire [25:3]app_addr;
  wire app_rdy;
  wire app_ref_ack;
  wire app_ref_req;
  wire app_sr_active;
  wire app_sr_req;
  wire [63:0]app_wdf_data_r1;
  wire [7:0]app_wdf_mask_r1;
  wire app_wdf_rdy;
  wire app_zq_ack;
  wire app_zq_req;
  wire aresetn;
  wire [1:1]\axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_reg ;
  wire \axi_mc_r_channel_0/rhandshake ;
  wire [63:0]\axi_mc_w_channel_0/next_wdf_data ;
  wire [7:0]\axi_mc_w_channel_0/next_wdf_mask ;
  wire [2:0]bank;
  wire bm_end_r1;
  wire bm_end_r1_0;
  wire bm_end_r1_1;
  wire bm_end_r1_2;
  wire clear;
  wire [1:1]cmd;
  wire [9:3]col;
  wire complex_row0_rd_done1;
  wire [3:0]data_buf_addr;
  wire [12:0]ddr2_addr;
  wire [2:0]ddr2_ba;
  wire ddr2_cas_n;
  wire [0:0]ddr2_cke;
  wire [0:0]ddr2_cs_n;
  wire [1:0]ddr2_dm;
  wire [15:0]ddr2_dq;
  wire [1:0]ddr2_dqs_n;
  wire [1:0]ddr2_dqs_p;
  wire [0:0]ddr2_odt;
  wire ddr2_ras_n;
  wire ddr2_we_n;
  wire [1:0]ddr_ck_out;
  wire [11:0]\device_temp_r_reg[11] ;
  wire \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ;
  wire \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ;
  wire \en_cnt_div2.enable_wrlvl_cnt_reg[4] ;
  wire freq_refclk;
  wire hi_priority;
  wire idelay_tap_limit_r_reg;
  wire init_calib_complete;
  wire init_calib_complete_r;
  wire [11:0]\mc0/bank_mach0/req_bank_r ;
  wire [51:12]\mc0/bank_mach0/req_row_r ;
  wire mem_intfc0_n_100;
  wire mem_intfc0_n_101;
  wire mem_intfc0_n_102;
  wire mem_intfc0_n_103;
  wire mem_intfc0_n_104;
  wire mem_intfc0_n_105;
  wire mem_intfc0_n_106;
  wire mem_intfc0_n_107;
  wire mem_intfc0_n_108;
  wire mem_intfc0_n_109;
  wire mem_intfc0_n_110;
  wire mem_intfc0_n_111;
  wire mem_intfc0_n_112;
  wire mem_intfc0_n_45;
  wire mem_intfc0_n_46;
  wire mem_intfc0_n_47;
  wire mem_intfc0_n_48;
  wire mem_intfc0_n_49;
  wire mem_intfc0_n_50;
  wire mem_intfc0_n_51;
  wire mem_intfc0_n_52;
  wire mem_intfc0_n_53;
  wire mem_intfc0_n_54;
  wire mem_intfc0_n_55;
  wire mem_intfc0_n_56;
  wire mem_intfc0_n_57;
  wire mem_intfc0_n_58;
  wire mem_intfc0_n_59;
  wire mem_intfc0_n_60;
  wire mem_intfc0_n_61;
  wire mem_intfc0_n_62;
  wire mem_intfc0_n_63;
  wire mem_intfc0_n_64;
  wire mem_intfc0_n_65;
  wire mem_intfc0_n_66;
  wire mem_intfc0_n_67;
  wire mem_intfc0_n_68;
  wire mem_intfc0_n_69;
  wire mem_intfc0_n_70;
  wire mem_intfc0_n_71;
  wire mem_intfc0_n_72;
  wire mem_intfc0_n_73;
  wire mem_intfc0_n_74;
  wire mem_intfc0_n_75;
  wire mem_intfc0_n_76;
  wire mem_intfc0_n_77;
  wire mem_intfc0_n_78;
  wire mem_intfc0_n_79;
  wire mem_intfc0_n_80;
  wire mem_intfc0_n_81;
  wire mem_intfc0_n_82;
  wire mem_intfc0_n_83;
  wire mem_intfc0_n_84;
  wire mem_intfc0_n_85;
  wire mem_intfc0_n_86;
  wire mem_intfc0_n_87;
  wire mem_intfc0_n_88;
  wire mem_intfc0_n_89;
  wire mem_intfc0_n_90;
  wire mem_intfc0_n_91;
  wire mem_intfc0_n_92;
  wire mem_intfc0_n_93;
  wire mem_intfc0_n_94;
  wire mem_intfc0_n_95;
  wire mem_intfc0_n_96;
  wire mem_intfc0_n_97;
  wire mem_intfc0_n_98;
  wire mem_intfc0_n_99;
  wire mem_refclk;
  wire pi_cnt_dec;
  wire pll_locked;
  wire prbs_rdlvl_done_pulse;
  wire ram_init_done_r;
  wire rd_data_en;
  wire \read_fifo.fifo_out_data_r_reg[5] ;
  wire ref_dll_lock;
  wire reset_reg_n_0;
  wire [12:0]row;
  wire rstdiv0_sync_r1_reg_rep;
  wire rstdiv0_sync_r1_reg_rep__0;
  wire rstdiv0_sync_r1_reg_rep__10;
  wire [0:0]rstdiv0_sync_r1_reg_rep__10_0;
  wire [0:0]rstdiv0_sync_r1_reg_rep__10_1;
  wire rstdiv0_sync_r1_reg_rep__11;
  wire rstdiv0_sync_r1_reg_rep__11_0;
  wire rstdiv0_sync_r1_reg_rep__11_1;
  wire rstdiv0_sync_r1_reg_rep__11_2;
  wire rstdiv0_sync_r1_reg_rep__11_3;
  wire rstdiv0_sync_r1_reg_rep__12;
  wire rstdiv0_sync_r1_reg_rep__13;
  wire rstdiv0_sync_r1_reg_rep__13_0;
  wire [1:0]rstdiv0_sync_r1_reg_rep__2;
  wire [0:0]rstdiv0_sync_r1_reg_rep__4;
  wire [0:0]rstdiv0_sync_r1_reg_rep__5;
  wire [0:0]rstdiv0_sync_r1_reg_rep__6;
  wire [0:0]rstdiv0_sync_r1_reg_rep__7;
  wire [0:0]rstdiv0_sync_r1_reg_rep__8;
  wire [0:0]rstdiv0_sync_r1_reg_rep__9;
  wire [52:0]\s_axi_arid[3] ;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire [3:0]s_axi_bid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire [3:0]s_axi_rid;
  wire s_axi_rlast;
  wire s_axi_rready;
  wire [0:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wlast;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire samp_edge_cnt0_en_r;
  wire sync_pulse;
  wire u_axi_mc_n_34;
  wire u_axi_mc_n_4;
  wire u_axi_mc_n_5;
  wire u_axi_mc_n_6;
  wire u_axi_mc_n_9;
  wire u_ui_top_n_10;
  wire u_ui_top_n_11;
  wire u_ui_top_n_12;
  wire u_ui_top_n_16;
  wire u_ui_top_n_17;
  wire u_ui_top_n_18;
  wire u_ui_top_n_7;
  wire u_ui_top_n_8;
  wire u_ui_top_n_9;
  wire \ui_cmd0/app_addr_r10 ;
  wire \ui_cmd0/app_en_r1 ;
  wire \ui_cmd0/app_hi_pri_r2 ;
  wire \ui_wr_data0/app_wdf_wren_r1 ;
  wire \ui_wr_data0/new_rd_data ;
  wire [71:0]\ui_wr_data0/wr_buf_in_data ;
  wire use_addr;
  wire [63:0]wr_data;
  wire [3:0]wr_data_addr;
  wire [7:0]wr_data_mask;
  wire wr_data_offset;

  FDRE init_calib_complete_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(mem_intfc0_n_45),
        .Q(init_calib_complete_r),
        .R(1'b0));
  ddr_axi_mig_7series_v2_4_mem_intfc mem_intfc0
       (.ADDRA(ADDRA),
        .ADDRC({wr_data_addr,wr_data_offset}),
        .CLK(CLK),
        .CLKB0(CLKB0),
        .CLKB0_1(CLKB0_1),
        .D(cmd),
        .E(mem_intfc0_n_47),
        .Q({wr_data_mask,wr_data}),
        .RST0(RST0),
        .S(mem_intfc0_n_48),
        .SR(SR),
        .SS(SS),
        .accept_ns(accept_ns),
        .\app_addr_r1_reg[22] (u_ui_top_n_10),
        .\app_addr_r1_reg[22]_0 (u_ui_top_n_9),
        .\app_addr_r1_reg[22]_1 (u_ui_top_n_11),
        .\app_addr_r1_reg[22]_2 (u_ui_top_n_8),
        .\app_addr_r1_reg[22]_3 (row),
        .\app_addr_r1_reg[25] (bank),
        .\app_addr_r1_reg[9] (col),
        .\app_cmd_r1_reg[0] (u_ui_top_n_7),
        .app_hi_pri_r2(\ui_cmd0/app_hi_pri_r2 ),
        .app_ref_ack(app_ref_ack),
        .app_ref_req(app_ref_req),
        .app_sr_active(app_sr_active),
        .app_sr_req(app_sr_req),
        .app_zq_ack(app_zq_ack),
        .app_zq_req(app_zq_req),
        .bm_end_r1(bm_end_r1),
        .bm_end_r1_0(bm_end_r1_0),
        .bm_end_r1_1(bm_end_r1_1),
        .bm_end_r1_2(bm_end_r1_2),
        .clear(clear),
        .\cmd_pipe_plus.mc_address_reg[25] ({\mc0/bank_mach0/req_row_r [51],\mc0/bank_mach0/req_row_r [38],\mc0/bank_mach0/req_row_r [25],\mc0/bank_mach0/req_row_r [12]}),
        .\cnt_read_reg[1] (\axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_reg ),
        .complex_row0_rd_done1(complex_row0_rd_done1),
        .ddr2_addr(ddr2_addr),
        .ddr2_ba(ddr2_ba),
        .ddr2_cas_n(ddr2_cas_n),
        .ddr2_cke(ddr2_cke),
        .ddr2_cs_n(ddr2_cs_n),
        .ddr2_dm(ddr2_dm),
        .ddr2_dq(ddr2_dq),
        .ddr2_dqs_n(ddr2_dqs_n),
        .ddr2_dqs_p(ddr2_dqs_p),
        .ddr2_odt(ddr2_odt),
        .ddr2_ras_n(ddr2_ras_n),
        .ddr2_we_n(ddr2_we_n),
        .ddr_ck_out(ddr_ck_out),
        .\device_temp_r_reg[11] (\device_temp_r_reg[11] ),
        .\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] (\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ),
        .\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 (\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ),
        .\en_cnt_div2.enable_wrlvl_cnt_reg[4] (\en_cnt_div2.enable_wrlvl_cnt_reg[4] ),
        .freq_refclk(freq_refclk),
        .hi_priority(hi_priority),
        .idelay_tap_limit_r_reg(idelay_tap_limit_r_reg),
        .in({mem_intfc0_n_49,mem_intfc0_n_50,mem_intfc0_n_51,mem_intfc0_n_52,mem_intfc0_n_53,mem_intfc0_n_54,mem_intfc0_n_55,mem_intfc0_n_56,mem_intfc0_n_57,mem_intfc0_n_58,mem_intfc0_n_59,mem_intfc0_n_60,mem_intfc0_n_61,mem_intfc0_n_62,mem_intfc0_n_63,mem_intfc0_n_64,mem_intfc0_n_65,mem_intfc0_n_66,mem_intfc0_n_67,mem_intfc0_n_68,mem_intfc0_n_69,mem_intfc0_n_70,mem_intfc0_n_71,mem_intfc0_n_72,mem_intfc0_n_73,mem_intfc0_n_74,mem_intfc0_n_75,mem_intfc0_n_76,mem_intfc0_n_77,mem_intfc0_n_78,mem_intfc0_n_79,mem_intfc0_n_80,mem_intfc0_n_81,mem_intfc0_n_82,mem_intfc0_n_83,mem_intfc0_n_84,mem_intfc0_n_85,mem_intfc0_n_86,mem_intfc0_n_87,mem_intfc0_n_88,mem_intfc0_n_89,mem_intfc0_n_90,mem_intfc0_n_91,mem_intfc0_n_92,mem_intfc0_n_93,mem_intfc0_n_94,mem_intfc0_n_95,mem_intfc0_n_96,mem_intfc0_n_97,mem_intfc0_n_98,mem_intfc0_n_99,mem_intfc0_n_100,mem_intfc0_n_101,mem_intfc0_n_102,mem_intfc0_n_103,mem_intfc0_n_104,mem_intfc0_n_105,mem_intfc0_n_106,mem_intfc0_n_107,mem_intfc0_n_108,mem_intfc0_n_109,mem_intfc0_n_110,mem_intfc0_n_111,mem_intfc0_n_112}),
        .init_calib_complete(init_calib_complete),
        .init_calib_complete_r_reg(mem_intfc0_n_45),
        .mem_refclk(mem_refclk),
        .\one_rank.stg1_wr_done_reg (prbs_rdlvl_done_pulse),
        .pi_en_stg2_f_timing_reg(pi_cnt_dec),
        .pll_locked(pll_locked),
        .ram_init_done_r(ram_init_done_r),
        .\read_data_indx.rd_data_indx_r_reg[0] (\ui_wr_data0/new_rd_data ),
        .\read_fifo.fifo_out_data_r_reg[5] (\read_fifo.fifo_out_data_r_reg[5] ),
        .ref_dll_lock(ref_dll_lock),
        .req_bank_r(\mc0/bank_mach0/req_bank_r ),
        .\req_bank_r_lcl_reg[1] (u_ui_top_n_16),
        .\req_bank_r_lcl_reg[1]_0 (u_ui_top_n_17),
        .\req_bank_r_lcl_reg[1]_1 (u_ui_top_n_12),
        .\req_bank_r_lcl_reg[1]_2 (u_ui_top_n_18),
        .reset_reg(data_buf_addr),
        .rhandshake(\axi_mc_r_channel_0/rhandshake ),
        .rstdiv0_sync_r1_reg_rep(rstdiv0_sync_r1_reg_rep),
        .rstdiv0_sync_r1_reg_rep__0(rstdiv0_sync_r1_reg_rep__0),
        .rstdiv0_sync_r1_reg_rep__10(rstdiv0_sync_r1_reg_rep__10),
        .rstdiv0_sync_r1_reg_rep__10_0(rstdiv0_sync_r1_reg_rep__10_0),
        .rstdiv0_sync_r1_reg_rep__10_1(rstdiv0_sync_r1_reg_rep__10_1),
        .rstdiv0_sync_r1_reg_rep__11(rstdiv0_sync_r1_reg_rep__11),
        .rstdiv0_sync_r1_reg_rep__11_0(rstdiv0_sync_r1_reg_rep__11_0),
        .rstdiv0_sync_r1_reg_rep__11_1(rstdiv0_sync_r1_reg_rep__11_1),
        .rstdiv0_sync_r1_reg_rep__11_2(rstdiv0_sync_r1_reg_rep__11_2),
        .rstdiv0_sync_r1_reg_rep__11_3(rstdiv0_sync_r1_reg_rep__11_3),
        .rstdiv0_sync_r1_reg_rep__12(rstdiv0_sync_r1_reg_rep__12),
        .rstdiv0_sync_r1_reg_rep__13(rstdiv0_sync_r1_reg_rep__13),
        .rstdiv0_sync_r1_reg_rep__13_0(rstdiv0_sync_r1_reg_rep__13_0),
        .rstdiv0_sync_r1_reg_rep__2(rstdiv0_sync_r1_reg_rep__2),
        .rstdiv0_sync_r1_reg_rep__4(rstdiv0_sync_r1_reg_rep__4),
        .rstdiv0_sync_r1_reg_rep__5(rstdiv0_sync_r1_reg_rep__5),
        .rstdiv0_sync_r1_reg_rep__6(rstdiv0_sync_r1_reg_rep__6),
        .rstdiv0_sync_r1_reg_rep__7(rstdiv0_sync_r1_reg_rep__7),
        .rstdiv0_sync_r1_reg_rep__8(rstdiv0_sync_r1_reg_rep__8),
        .rstdiv0_sync_r1_reg_rep__9(rstdiv0_sync_r1_reg_rep__9),
        .samp_edge_cnt0_en_r(samp_edge_cnt0_en_r),
        .sel(rd_data_en),
        .sync_pulse(sync_pulse),
        .use_addr(use_addr),
        .\write_data_control.wb_wr_data_addr_r_reg[2] (mem_intfc0_n_46));
  FDRE reset_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r1_reg_rep__13),
        .Q(reset_reg_n_0),
        .R(1'b0));
  ddr_axi_mig_7series_v2_4_axi_mc u_axi_mc
       (.CLK(CLK),
        .D(app_addr),
        .E(\ui_cmd0/app_addr_r10 ),
        .Q(\axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_reg ),
        .\RD_PRI_REG.rd_cmd_hold_reg (u_axi_mc_n_4),
        .S(mem_intfc0_n_48),
        .\app_addr_r1_reg[3] (u_axi_mc_n_5),
        .app_en_r1(\ui_cmd0/app_en_r1 ),
        .app_en_r1_reg(u_axi_mc_n_9),
        .app_rdy(app_rdy),
        .app_wdf_data_r1(app_wdf_data_r1),
        .app_wdf_mask_r1(app_wdf_mask_r1),
        .app_wdf_rdy(app_wdf_rdy),
        .app_wdf_wren_r1(\ui_wr_data0/app_wdf_wren_r1 ),
        .app_wdf_wren_r1_reg(u_axi_mc_n_6),
        .aresetn(aresetn),
        .in({mem_intfc0_n_49,mem_intfc0_n_50,mem_intfc0_n_51,mem_intfc0_n_52,mem_intfc0_n_53,mem_intfc0_n_54,mem_intfc0_n_55,mem_intfc0_n_56,mem_intfc0_n_57,mem_intfc0_n_58,mem_intfc0_n_59,mem_intfc0_n_60,mem_intfc0_n_61,mem_intfc0_n_62,mem_intfc0_n_63,mem_intfc0_n_64,mem_intfc0_n_65,mem_intfc0_n_66,mem_intfc0_n_67,mem_intfc0_n_68,mem_intfc0_n_69,mem_intfc0_n_70,mem_intfc0_n_71,mem_intfc0_n_72,mem_intfc0_n_73,mem_intfc0_n_74,mem_intfc0_n_75,mem_intfc0_n_76,mem_intfc0_n_77,mem_intfc0_n_78,mem_intfc0_n_79,mem_intfc0_n_80,mem_intfc0_n_81,mem_intfc0_n_82,mem_intfc0_n_83,mem_intfc0_n_84,mem_intfc0_n_85,mem_intfc0_n_86,mem_intfc0_n_87,mem_intfc0_n_88,mem_intfc0_n_89,mem_intfc0_n_90,mem_intfc0_n_91,mem_intfc0_n_92,mem_intfc0_n_93,mem_intfc0_n_94,mem_intfc0_n_95,mem_intfc0_n_96,mem_intfc0_n_97,mem_intfc0_n_98,mem_intfc0_n_99,mem_intfc0_n_100,mem_intfc0_n_101,mem_intfc0_n_102,mem_intfc0_n_103,mem_intfc0_n_104,mem_intfc0_n_105,mem_intfc0_n_106,mem_intfc0_n_107,mem_intfc0_n_108,mem_intfc0_n_109,mem_intfc0_n_110,mem_intfc0_n_111,mem_intfc0_n_112}),
        .init_calib_complete_r(init_calib_complete_r),
        .\read_fifo.fifo_out_data_r_reg[5] (mem_intfc0_n_47),
        .rhandshake(\axi_mc_r_channel_0/rhandshake ),
        .\s_axi_arid[3] (\s_axi_arid[3] ),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .\s_axi_awid[3] (D),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bid(s_axi_bid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rid(s_axi_rid),
        .s_axi_rlast(s_axi_rlast),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wlast(s_axi_wlast),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid),
        .sel(rd_data_en),
        .\wdf_data_reg[63] (\axi_mc_w_channel_0/next_wdf_data ),
        .\wdf_mask_reg[7] (\axi_mc_w_channel_0/next_wdf_mask ),
        .wr_buf_in_data(\ui_wr_data0/wr_buf_in_data ),
        .wready_reg(u_axi_mc_n_34));
  ddr_axi_mig_7series_v2_4_ui_top u_ui_top
       (.ADDRC({wr_data_addr,wr_data_offset}),
        .CLK(CLK),
        .D(cmd),
        .E(\ui_wr_data0/new_rd_data ),
        .Q({wr_data_mask,wr_data}),
        .\RD_PRI_REG.rd_cmd_hold_reg (u_axi_mc_n_4),
        .\RD_PRI_REG.rd_cmd_hold_reg_0 (\ui_cmd0/app_addr_r10 ),
        .\RD_PRI_REG.rd_cmd_hold_reg_1 (app_addr),
        .\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst (\axi_mc_w_channel_0/next_wdf_data ),
        .accept_ns(accept_ns),
        .\app_cmd_r2_reg[0] (u_ui_top_n_7),
        .app_en_r1(\ui_cmd0/app_en_r1 ),
        .app_en_r1_reg(u_axi_mc_n_9),
        .app_hi_pri_r2(\ui_cmd0/app_hi_pri_r2 ),
        .app_rdy(app_rdy),
        .app_rdy_r_reg(u_axi_mc_n_5),
        .app_wdf_data_r1(app_wdf_data_r1),
        .app_wdf_mask_r1(app_wdf_mask_r1),
        .app_wdf_rdy(app_wdf_rdy),
        .app_wdf_wren_r1(\ui_wr_data0/app_wdf_wren_r1 ),
        .app_wdf_wren_r1_reg(u_axi_mc_n_6),
        .\gen_bc2.w_ignore_end_r_reg (u_axi_mc_n_34),
        .hi_priority(hi_priority),
        .\offset_pipe_1.offset_r2_reg[0] (mem_intfc0_n_46),
        .ram_init_done_r(ram_init_done_r),
        .rb_hit_busy_r_reg(u_ui_top_n_12),
        .rb_hit_busy_r_reg_0(u_ui_top_n_16),
        .rb_hit_busy_r_reg_1(u_ui_top_n_17),
        .rb_hit_busy_r_reg_2(u_ui_top_n_18),
        .req_bank_r(\mc0/bank_mach0/req_bank_r ),
        .\req_bank_r_lcl_reg[2] (bank),
        .\req_col_r_reg[9] (col),
        .\req_data_buf_addr_r_reg[3] (data_buf_addr),
        .\req_row_r_lcl_reg[12] (row),
        .\req_row_r_lcl_reg[12]_0 ({\mc0/bank_mach0/req_row_r [51],\mc0/bank_mach0/req_row_r [38],\mc0/bank_mach0/req_row_r [25],\mc0/bank_mach0/req_row_r [12]}),
        .reset_reg(reset_reg_n_0),
        .row_hit_r_reg(u_ui_top_n_8),
        .row_hit_r_reg_0(u_ui_top_n_9),
        .row_hit_r_reg_1(u_ui_top_n_10),
        .row_hit_r_reg_2(u_ui_top_n_11),
        .use_addr(use_addr),
        .\wdf_mask_reg[7] (\axi_mc_w_channel_0/next_wdf_mask ),
        .wr_buf_in_data(\ui_wr_data0/wr_buf_in_data ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_rank_cntrl" *) 
module ddr_axi_mig_7series_v2_4_rank_cntrl
   (read_this_rank_r1,
    inhbt_act_faw_r,
    periodic_rd_request_r,
    periodic_rd_cntr1_r,
    refresh_bank_r,
    maint_ref_zq_wip_r_reg,
    Q,
    \grant_r_reg[2] ,
    act_this_rank,
    CLK,
    read_this_rank,
    rstdiv0_sync_r1_reg_rep,
    SS,
    periodic_rd_ack_r_lcl_reg,
    \refresh_generation.refresh_bank_r_reg[0]_0 ,
    init_calib_complete_reg_rep,
    insert_maint_r1,
    maint_wip_r,
    maint_ref_zq_wip,
    periodic_rd_grant_r,
    periodic_rd_ack_r,
    int_read_this_rank,
    rstdiv0_sync_r1_reg_rep__12,
    rd_wr_r_lcl_reg,
    \grant_r_reg[0] ,
    rstdiv0_sync_r1_reg_rep__11,
    \grant_r_reg[1] ,
    \wr_this_rank_r_reg[0] ,
    \wr_this_rank_r_reg[0]_0 ,
    \grant_r_reg[3] ,
    maint_prescaler_tick_r,
    \grant_r_reg[1]_0 ,
    rstdiv0_sync_r1_reg_rep__10);
  output read_this_rank_r1;
  output inhbt_act_faw_r;
  output periodic_rd_request_r;
  output periodic_rd_cntr1_r;
  output refresh_bank_r;
  output maint_ref_zq_wip_r_reg;
  output [1:0]Q;
  output \grant_r_reg[2] ;
  input act_this_rank;
  input CLK;
  input read_this_rank;
  input rstdiv0_sync_r1_reg_rep;
  input [0:0]SS;
  input periodic_rd_ack_r_lcl_reg;
  input \refresh_generation.refresh_bank_r_reg[0]_0 ;
  input init_calib_complete_reg_rep;
  input insert_maint_r1;
  input maint_wip_r;
  input maint_ref_zq_wip;
  input periodic_rd_grant_r;
  input periodic_rd_ack_r;
  input int_read_this_rank;
  input rstdiv0_sync_r1_reg_rep__12;
  input rd_wr_r_lcl_reg;
  input \grant_r_reg[0] ;
  input rstdiv0_sync_r1_reg_rep__11;
  input \grant_r_reg[1] ;
  input \wr_this_rank_r_reg[0] ;
  input \wr_this_rank_r_reg[0]_0 ;
  input \grant_r_reg[3] ;
  input maint_prescaler_tick_r;
  input \grant_r_reg[1]_0 ;
  input rstdiv0_sync_r1_reg_rep__10;

  wire CLK;
  wire [1:0]Q;
  wire [0:0]SS;
  wire act_delayed;
  wire act_this_rank;
  wire [0:0]faw_cnt_ns;
  wire [2:0]faw_cnt_r;
  wire \grant_r_reg[0] ;
  wire \grant_r_reg[1] ;
  wire \grant_r_reg[1]_0 ;
  wire \grant_r_reg[2] ;
  wire \grant_r_reg[3] ;
  wire \inhbt_act_faw.faw_cnt_r[1]_i_1_n_0 ;
  wire \inhbt_act_faw.faw_cnt_r[2]_i_1_n_0 ;
  wire \inhbt_act_faw.inhbt_act_faw_r_i_1_n_0 ;
  wire inhbt_act_faw_r;
  wire init_calib_complete_reg_rep;
  wire insert_maint_r1;
  wire int_read_this_rank;
  wire maint_prescaler_tick_r;
  wire maint_ref_zq_wip;
  wire maint_ref_zq_wip_r_reg;
  wire maint_wip_r;
  wire periodic_rd_ack_r;
  wire periodic_rd_ack_r_lcl_reg;
  wire periodic_rd_cntr1_r;
  wire \periodic_rd_generation.periodic_rd_request_r_i_1_n_0 ;
  wire \periodic_rd_generation.periodic_rd_request_r_i_2_n_0 ;
  wire \periodic_rd_generation.periodic_rd_timer_r[0]_i_1_n_0 ;
  wire \periodic_rd_generation.periodic_rd_timer_r[1]_i_1_n_0 ;
  wire \periodic_rd_generation.periodic_rd_timer_r[2]_i_1_n_0 ;
  wire periodic_rd_grant_r;
  wire periodic_rd_request_r;
  wire [2:0]periodic_rd_timer_r;
  wire rd_wr_r_lcl_reg;
  wire read_this_rank;
  wire read_this_rank_r;
  wire read_this_rank_r1;
  wire refresh_bank_r;
  wire \refresh_generation.refresh_bank_r_reg[0]_0 ;
  wire rstdiv0_sync_r1_reg_rep;
  wire rstdiv0_sync_r1_reg_rep__10;
  wire rstdiv0_sync_r1_reg_rep__11;
  wire rstdiv0_sync_r1_reg_rep__12;
  wire [1:0]rtw_cnt_ns;
  wire [0:0]rtw_cnt_r;
  wire \rtw_timer.rtw_cnt_r[2]_i_1_n_0 ;
  wire \wr_this_rank_r_reg[0] ;
  wire \wr_this_rank_r_reg[0]_0 ;
  wire [2:1]wtr_cnt_ns;
  wire [2:0]wtr_cnt_r;
  wire \wtr_timer.wtr_cnt_r[0]_i_1_n_0 ;

  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    \grant_r[3]_i_12__0 
       (.I0(rstdiv0_sync_r1_reg_rep__10),
        .I1(wtr_cnt_r[2]),
        .I2(wtr_cnt_r[1]),
        .I3(\wr_this_rank_r_reg[0] ),
        .I4(\wr_this_rank_r_reg[0]_0 ),
        .O(\grant_r_reg[2] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* srl_bus_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_cntrl " *) 
  (* srl_name = "\u_ddr_axi_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/inhbt_act_faw.SRLC32E0 " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \inhbt_act_faw.SRLC32E0 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(act_this_rank),
        .Q(act_delayed));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT4 #(
    .INIT(16'h0069)) 
    \inhbt_act_faw.faw_cnt_r[0]_i_1 
       (.I0(act_delayed),
        .I1(\grant_r_reg[1] ),
        .I2(faw_cnt_r[0]),
        .I3(rstdiv0_sync_r1_reg_rep__11),
        .O(faw_cnt_ns));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT5 #(
    .INIT(32'h44411444)) 
    \inhbt_act_faw.faw_cnt_r[1]_i_1 
       (.I0(rstdiv0_sync_r1_reg_rep__11),
        .I1(faw_cnt_r[1]),
        .I2(act_delayed),
        .I3(\grant_r_reg[1] ),
        .I4(faw_cnt_r[0]),
        .O(\inhbt_act_faw.faw_cnt_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5050501441505050)) 
    \inhbt_act_faw.faw_cnt_r[2]_i_1 
       (.I0(rstdiv0_sync_r1_reg_rep__11),
        .I1(faw_cnt_r[1]),
        .I2(faw_cnt_r[2]),
        .I3(act_delayed),
        .I4(\grant_r_reg[1] ),
        .I5(faw_cnt_r[0]),
        .O(\inhbt_act_faw.faw_cnt_r[2]_i_1_n_0 ));
  FDRE \inhbt_act_faw.faw_cnt_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(faw_cnt_ns),
        .Q(faw_cnt_r[0]),
        .R(1'b0));
  FDRE \inhbt_act_faw.faw_cnt_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\inhbt_act_faw.faw_cnt_r[1]_i_1_n_0 ),
        .Q(faw_cnt_r[1]),
        .R(1'b0));
  FDRE \inhbt_act_faw.faw_cnt_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\inhbt_act_faw.faw_cnt_r[2]_i_1_n_0 ),
        .Q(faw_cnt_r[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000010000008028)) 
    \inhbt_act_faw.inhbt_act_faw_r_i_1 
       (.I0(faw_cnt_r[2]),
        .I1(act_delayed),
        .I2(\grant_r_reg[1] ),
        .I3(faw_cnt_r[0]),
        .I4(rstdiv0_sync_r1_reg_rep__11),
        .I5(faw_cnt_r[1]),
        .O(\inhbt_act_faw.inhbt_act_faw_r_i_1_n_0 ));
  FDRE \inhbt_act_faw.inhbt_act_faw_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\inhbt_act_faw.inhbt_act_faw_r_i_1_n_0 ),
        .Q(inhbt_act_faw_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFF202020)) 
    maint_ref_zq_wip_r_i_1
       (.I0(init_calib_complete_reg_rep),
        .I1(refresh_bank_r),
        .I2(insert_maint_r1),
        .I3(maint_wip_r),
        .I4(maint_ref_zq_wip),
        .O(maint_ref_zq_wip_r_reg));
  FDRE \periodic_rd_generation.periodic_rd_cntr1_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(periodic_rd_ack_r_lcl_reg),
        .Q(periodic_rd_cntr1_r),
        .R(SS));
  LUT6 #(
    .INIT(64'h00001555FFFFFFFF)) 
    \periodic_rd_generation.periodic_rd_request_r_i_1 
       (.I0(\periodic_rd_generation.periodic_rd_request_r_i_2_n_0 ),
        .I1(periodic_rd_grant_r),
        .I2(periodic_rd_ack_r),
        .I3(periodic_rd_cntr1_r),
        .I4(int_read_this_rank),
        .I5(init_calib_complete_reg_rep),
        .O(\periodic_rd_generation.periodic_rd_request_r_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000FDFF)) 
    \periodic_rd_generation.periodic_rd_request_r_i_2 
       (.I0(maint_prescaler_tick_r),
        .I1(periodic_rd_timer_r[2]),
        .I2(periodic_rd_timer_r[1]),
        .I3(periodic_rd_timer_r[0]),
        .I4(periodic_rd_request_r),
        .O(\periodic_rd_generation.periodic_rd_request_r_i_2_n_0 ));
  FDRE \periodic_rd_generation.periodic_rd_request_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\periodic_rd_generation.periodic_rd_request_r_i_1_n_0 ),
        .Q(periodic_rd_request_r),
        .R(rstdiv0_sync_r1_reg_rep));
  LUT6 #(
    .INIT(64'hBBBBEEEA00000000)) 
    \periodic_rd_generation.periodic_rd_timer_r[0]_i_1 
       (.I0(int_read_this_rank),
        .I1(maint_prescaler_tick_r),
        .I2(periodic_rd_timer_r[2]),
        .I3(periodic_rd_timer_r[1]),
        .I4(periodic_rd_timer_r[0]),
        .I5(init_calib_complete_reg_rep),
        .O(\periodic_rd_generation.periodic_rd_timer_r[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000098CC0000)) 
    \periodic_rd_generation.periodic_rd_timer_r[1]_i_1 
       (.I0(periodic_rd_timer_r[0]),
        .I1(periodic_rd_timer_r[1]),
        .I2(periodic_rd_timer_r[2]),
        .I3(maint_prescaler_tick_r),
        .I4(init_calib_complete_reg_rep),
        .I5(int_read_this_rank),
        .O(\periodic_rd_generation.periodic_rd_timer_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFAFAFABA00000000)) 
    \periodic_rd_generation.periodic_rd_timer_r[2]_i_1 
       (.I0(int_read_this_rank),
        .I1(maint_prescaler_tick_r),
        .I2(periodic_rd_timer_r[2]),
        .I3(periodic_rd_timer_r[1]),
        .I4(periodic_rd_timer_r[0]),
        .I5(init_calib_complete_reg_rep),
        .O(\periodic_rd_generation.periodic_rd_timer_r[2]_i_1_n_0 ));
  FDRE \periodic_rd_generation.periodic_rd_timer_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\periodic_rd_generation.periodic_rd_timer_r[0]_i_1_n_0 ),
        .Q(periodic_rd_timer_r[0]),
        .R(1'b0));
  FDRE \periodic_rd_generation.periodic_rd_timer_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\periodic_rd_generation.periodic_rd_timer_r[1]_i_1_n_0 ),
        .Q(periodic_rd_timer_r[1]),
        .R(1'b0));
  FDRE \periodic_rd_generation.periodic_rd_timer_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\periodic_rd_generation.periodic_rd_timer_r[2]_i_1_n_0 ),
        .Q(periodic_rd_timer_r[2]),
        .R(1'b0));
  FDRE \periodic_rd_generation.read_this_rank_r1_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(read_this_rank_r),
        .Q(read_this_rank_r1),
        .R(1'b0));
  FDRE \periodic_rd_generation.read_this_rank_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(read_this_rank),
        .Q(read_this_rank_r),
        .R(1'b0));
  FDRE \refresh_generation.refresh_bank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\refresh_generation.refresh_bank_r_reg[0]_0 ),
        .Q(refresh_bank_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000001010100)) 
    \rtw_timer.rtw_cnt_r[0]_i_1 
       (.I0(rd_wr_r_lcl_reg),
        .I1(\grant_r_reg[0] ),
        .I2(rstdiv0_sync_r1_reg_rep__12),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(rtw_cnt_r),
        .O(rtw_cnt_ns[0]));
  LUT5 #(
    .INIT(32'h10100100)) 
    \rtw_timer.rtw_cnt_r[1]_i_1 
       (.I0(rstdiv0_sync_r1_reg_rep__12),
        .I1(\grant_r_reg[3] ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(rtw_cnt_r),
        .O(rtw_cnt_ns[1]));
  LUT6 #(
    .INIT(64'h5555555555554440)) 
    \rtw_timer.rtw_cnt_r[2]_i_1 
       (.I0(rstdiv0_sync_r1_reg_rep__12),
        .I1(Q[1]),
        .I2(rtw_cnt_r),
        .I3(Q[0]),
        .I4(rd_wr_r_lcl_reg),
        .I5(\grant_r_reg[0] ),
        .O(\rtw_timer.rtw_cnt_r[2]_i_1_n_0 ));
  FDRE \rtw_timer.rtw_cnt_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(rtw_cnt_ns[0]),
        .Q(rtw_cnt_r),
        .R(1'b0));
  FDRE \rtw_timer.rtw_cnt_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(rtw_cnt_ns[1]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \rtw_timer.rtw_cnt_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rtw_timer.rtw_cnt_r[2]_i_1_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5555555505045555)) 
    \wtr_timer.wtr_cnt_r[0]_i_1 
       (.I0(rstdiv0_sync_r1_reg_rep__11),
        .I1(wtr_cnt_r[2]),
        .I2(wtr_cnt_r[0]),
        .I3(wtr_cnt_r[1]),
        .I4(\wr_this_rank_r_reg[0] ),
        .I5(\wr_this_rank_r_reg[0]_0 ),
        .O(\wtr_timer.wtr_cnt_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT5 #(
    .INIT(32'h20022000)) 
    \wtr_timer.wtr_cnt_r[1]_i_1 
       (.I0(\grant_r_reg[1]_0 ),
        .I1(rstdiv0_sync_r1_reg_rep__11),
        .I2(wtr_cnt_r[0]),
        .I3(wtr_cnt_r[1]),
        .I4(wtr_cnt_r[2]),
        .O(wtr_cnt_ns[1]));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT5 #(
    .INIT(32'h0000FD55)) 
    \wtr_timer.wtr_cnt_r[2]_i_1 
       (.I0(\grant_r_reg[1]_0 ),
        .I1(wtr_cnt_r[1]),
        .I2(wtr_cnt_r[0]),
        .I3(wtr_cnt_r[2]),
        .I4(rstdiv0_sync_r1_reg_rep__11),
        .O(wtr_cnt_ns[2]));
  FDRE \wtr_timer.wtr_cnt_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wtr_timer.wtr_cnt_r[0]_i_1_n_0 ),
        .Q(wtr_cnt_r[0]),
        .R(1'b0));
  FDRE \wtr_timer.wtr_cnt_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(wtr_cnt_ns[1]),
        .Q(wtr_cnt_r[1]),
        .R(1'b0));
  FDRE \wtr_timer.wtr_cnt_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(wtr_cnt_ns[2]),
        .Q(wtr_cnt_r[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_rank_common" *) 
module ddr_axi_mig_7series_v2_4_rank_common
   (maint_prescaler_tick_r,
    maint_req_r,
    \periodic_read_request.periodic_rd_r_lcl_reg_0 ,
    app_ref_ack,
    app_zq_ack,
    \maint_controller.maint_srx_r1_reg ,
    \maintenance_request.maint_sre_r_lcl_reg_0 ,
    periodic_rd_grant_r,
    app_sr_active,
    maint_ref_zq_wip,
    \refresh_generation.refresh_bank_r_reg[0] ,
    \refresh_generation.refresh_bank_r_reg[0]_0 ,
    \periodic_rd_generation.periodic_rd_cntr1_r_reg ,
    \maint_controller.maint_wip_r_lcl_reg ,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8] ,
    D,
    CLK,
    app_zq_ns,
    SS,
    rstdiv0_sync_r1_reg_rep,
    init_calib_complete_reg_rep,
    periodic_rd_request_r,
    init_calib_complete_reg_rep_0,
    insert_maint_r1,
    rstdiv0_sync_r1_reg_rep__12,
    refresh_bank_r,
    app_ref_req,
    periodic_rd_ack_r,
    periodic_rd_cntr1_r,
    rstdiv0_sync_r1_reg_rep__11,
    maint_wip_r,
    app_sr_req,
    \maint_controller.maint_wip_r_lcl_reg_0 ,
    cke_r_reg);
  output maint_prescaler_tick_r;
  output maint_req_r;
  output \periodic_read_request.periodic_rd_r_lcl_reg_0 ;
  output app_ref_ack;
  output app_zq_ack;
  output \maint_controller.maint_srx_r1_reg ;
  output \maintenance_request.maint_sre_r_lcl_reg_0 ;
  output periodic_rd_grant_r;
  output app_sr_active;
  output maint_ref_zq_wip;
  output \refresh_generation.refresh_bank_r_reg[0] ;
  output \refresh_generation.refresh_bank_r_reg[0]_0 ;
  output \periodic_rd_generation.periodic_rd_cntr1_r_reg ;
  output \maint_controller.maint_wip_r_lcl_reg ;
  output \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8] ;
  output [0:0]D;
  input CLK;
  input app_zq_ns;
  input [0:0]SS;
  input rstdiv0_sync_r1_reg_rep;
  input init_calib_complete_reg_rep;
  input periodic_rd_request_r;
  input init_calib_complete_reg_rep_0;
  input insert_maint_r1;
  input rstdiv0_sync_r1_reg_rep__12;
  input refresh_bank_r;
  input app_ref_req;
  input periodic_rd_ack_r;
  input periodic_rd_cntr1_r;
  input rstdiv0_sync_r1_reg_rep__11;
  input maint_wip_r;
  input app_sr_req;
  input \maint_controller.maint_wip_r_lcl_reg_0 ;
  input [0:0]cke_r_reg;

  wire CLK;
  wire [0:0]D;
  wire [0:0]SS;
  wire app_ref_ack;
  wire app_ref_ack_ns;
  wire app_ref_ns;
  wire app_ref_r;
  wire app_ref_req;
  wire app_sr_active;
  wire app_sr_active_r_i_1_n_0;
  wire app_sr_req;
  wire app_zq_ack;
  wire app_zq_ns;
  wire app_zq_r;
  wire [0:0]cke_r_reg;
  wire [1:0]ckesr_timer_r;
  wire inhbt_srx;
  wire init_calib_complete_reg_rep;
  wire init_calib_complete_reg_rep_0;
  wire insert_maint_r1;
  wire \maint_controller.maint_srx_r1_reg ;
  wire \maint_controller.maint_wip_r_lcl_reg ;
  wire \maint_controller.maint_wip_r_lcl_reg_0 ;
  wire \maint_prescaler.maint_prescaler_r[1]_i_1_n_0 ;
  wire \maint_prescaler.maint_prescaler_r[4]_i_1_n_0 ;
  wire [4:0]\maint_prescaler.maint_prescaler_r_reg__0 ;
  wire [4:0]maint_prescaler_r0;
  wire maint_prescaler_tick_ns;
  wire maint_prescaler_tick_r;
  wire maint_ref_zq_wip;
  wire maint_req_r;
  wire maint_wip_r;
  wire \maintenance_request.maint_arb0_n_0 ;
  wire \maintenance_request.maint_arb0_n_1 ;
  wire \maintenance_request.maint_sre_r_lcl_reg_0 ;
  wire new_maint_rank_r;
  wire periodic_rd_ack_r;
  wire periodic_rd_cntr1_r;
  wire \periodic_rd_generation.periodic_rd_cntr1_r_reg ;
  wire periodic_rd_grant_r;
  wire periodic_rd_ns;
  wire periodic_rd_r_cnt;
  wire periodic_rd_request_r;
  wire \periodic_read_request.periodic_rd_grant_r[0]_i_1_n_0 ;
  wire \periodic_read_request.periodic_rd_r_cnt_i_1_n_0 ;
  wire \periodic_read_request.periodic_rd_r_lcl_reg_0 ;
  wire \periodic_read_request.upd_last_master_r_reg_n_0 ;
  wire refresh_bank_r;
  wire \refresh_generation.refresh_bank_r_reg[0] ;
  wire \refresh_generation.refresh_bank_r_reg[0]_0 ;
  wire \refresh_timer.refresh_timer_r[1]_i_1_n_0 ;
  wire \refresh_timer.refresh_timer_r[5]_i_1_n_0 ;
  wire \refresh_timer.refresh_timer_r[5]_i_4_n_0 ;
  wire \refresh_timer.refresh_timer_r[5]_i_5_n_0 ;
  wire \refresh_timer.refresh_timer_r[5]_i_6_n_0 ;
  wire [5:0]\refresh_timer.refresh_timer_r_reg__0 ;
  wire [5:0]refresh_timer_r0;
  wire refresh_timer_r0_0;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8] ;
  wire rstdiv0_sync_r1_reg_rep;
  wire rstdiv0_sync_r1_reg_rep__11;
  wire rstdiv0_sync_r1_reg_rep__12;
  wire sel;
  wire \sr_cntrl.ckesr_timer.ckesr_timer_r[0]_i_1_n_0 ;
  wire \sr_cntrl.ckesr_timer.ckesr_timer_r[1]_i_1_n_0 ;
  wire \sr_cntrl.sre_request_logic.sre_request_r_i_1_n_0 ;
  wire sre_request_r;
  wire upd_last_master_ns;
  wire upd_last_master_ns6_out;
  wire upd_last_master_r;

  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    app_ref_ack_r_i_1
       (.I0(app_ref_r),
        .I1(refresh_bank_r),
        .I2(init_calib_complete_reg_rep_0),
        .O(app_ref_ack_ns));
  FDRE #(
    .INIT(1'b0)) 
    app_ref_ack_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(app_ref_ack_ns),
        .Q(app_ref_ack),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT4 #(
    .INIT(16'hAA08)) 
    app_ref_r_i_1
       (.I0(init_calib_complete_reg_rep_0),
        .I1(app_ref_r),
        .I2(refresh_bank_r),
        .I3(app_ref_req),
        .O(app_ref_ns));
  FDRE #(
    .INIT(1'b0)) 
    app_ref_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(app_ref_ns),
        .Q(app_ref_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    app_sr_active_r_i_1
       (.I0(\maintenance_request.maint_sre_r_lcl_reg_0 ),
        .I1(\maint_controller.maint_srx_r1_reg ),
        .I2(insert_maint_r1),
        .I3(app_sr_active),
        .O(app_sr_active_r_i_1_n_0));
  FDRE app_sr_active_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(app_sr_active_r_i_1_n_0),
        .Q(app_sr_active),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    app_zq_ack_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(app_zq_r),
        .Q(app_zq_ack),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    app_zq_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(app_zq_ns),
        .Q(app_zq_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT4 #(
    .INIT(16'h0CEC)) 
    cke_r_i_1
       (.I0(\maint_controller.maint_srx_r1_reg ),
        .I1(cke_r_reg),
        .I2(insert_maint_r1),
        .I3(\maintenance_request.maint_sre_r_lcl_reg_0 ),
        .O(D));
  LUT3 #(
    .INIT(8'hAB)) 
    \maint_controller.maint_wip_r_lcl_i_1 
       (.I0(rstdiv0_sync_r1_reg_rep__11),
        .I1(maint_req_r),
        .I2(maint_wip_r),
        .O(\maint_controller.maint_wip_r_lcl_reg ));
  LUT1 #(
    .INIT(2'h1)) 
    \maint_prescaler.maint_prescaler_r[0]_i_1 
       (.I0(\maint_prescaler.maint_prescaler_r_reg__0 [0]),
        .O(maint_prescaler_r0[0]));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \maint_prescaler.maint_prescaler_r[1]_i_1 
       (.I0(\maint_prescaler.maint_prescaler_r_reg__0 [1]),
        .I1(\maint_prescaler.maint_prescaler_r_reg__0 [0]),
        .O(\maint_prescaler.maint_prescaler_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \maint_prescaler.maint_prescaler_r[2]_i_1 
       (.I0(\maint_prescaler.maint_prescaler_r_reg__0 [2]),
        .I1(\maint_prescaler.maint_prescaler_r_reg__0 [0]),
        .I2(\maint_prescaler.maint_prescaler_r_reg__0 [1]),
        .O(maint_prescaler_r0[2]));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \maint_prescaler.maint_prescaler_r[3]_i_1 
       (.I0(\maint_prescaler.maint_prescaler_r_reg__0 [3]),
        .I1(\maint_prescaler.maint_prescaler_r_reg__0 [0]),
        .I2(\maint_prescaler.maint_prescaler_r_reg__0 [1]),
        .I3(\maint_prescaler.maint_prescaler_r_reg__0 [2]),
        .O(maint_prescaler_r0[3]));
  LUT6 #(
    .INIT(64'h00000004FFFFFFFF)) 
    \maint_prescaler.maint_prescaler_r[4]_i_1 
       (.I0(\maint_prescaler.maint_prescaler_r_reg__0 [3]),
        .I1(\maint_prescaler.maint_prescaler_r_reg__0 [0]),
        .I2(\maint_prescaler.maint_prescaler_r_reg__0 [4]),
        .I3(\maint_prescaler.maint_prescaler_r_reg__0 [1]),
        .I4(\maint_prescaler.maint_prescaler_r_reg__0 [2]),
        .I5(init_calib_complete_reg_rep_0),
        .O(\maint_prescaler.maint_prescaler_r[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \maint_prescaler.maint_prescaler_r[4]_i_2 
       (.I0(\maint_prescaler.maint_prescaler_r_reg__0 [4]),
        .I1(\maint_prescaler.maint_prescaler_r_reg__0 [3]),
        .I2(\maint_prescaler.maint_prescaler_r_reg__0 [2]),
        .I3(\maint_prescaler.maint_prescaler_r_reg__0 [1]),
        .I4(\maint_prescaler.maint_prescaler_r_reg__0 [0]),
        .O(sel));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \maint_prescaler.maint_prescaler_r[4]_i_3 
       (.I0(\maint_prescaler.maint_prescaler_r_reg__0 [4]),
        .I1(\maint_prescaler.maint_prescaler_r_reg__0 [3]),
        .I2(\maint_prescaler.maint_prescaler_r_reg__0 [2]),
        .I3(\maint_prescaler.maint_prescaler_r_reg__0 [1]),
        .I4(\maint_prescaler.maint_prescaler_r_reg__0 [0]),
        .O(maint_prescaler_r0[4]));
  FDRE \maint_prescaler.maint_prescaler_r_reg[0] 
       (.C(CLK),
        .CE(sel),
        .D(maint_prescaler_r0[0]),
        .Q(\maint_prescaler.maint_prescaler_r_reg__0 [0]),
        .R(\maint_prescaler.maint_prescaler_r[4]_i_1_n_0 ));
  FDSE \maint_prescaler.maint_prescaler_r_reg[1] 
       (.C(CLK),
        .CE(sel),
        .D(\maint_prescaler.maint_prescaler_r[1]_i_1_n_0 ),
        .Q(\maint_prescaler.maint_prescaler_r_reg__0 [1]),
        .S(\maint_prescaler.maint_prescaler_r[4]_i_1_n_0 ));
  FDSE \maint_prescaler.maint_prescaler_r_reg[2] 
       (.C(CLK),
        .CE(sel),
        .D(maint_prescaler_r0[2]),
        .Q(\maint_prescaler.maint_prescaler_r_reg__0 [2]),
        .S(\maint_prescaler.maint_prescaler_r[4]_i_1_n_0 ));
  FDSE \maint_prescaler.maint_prescaler_r_reg[3] 
       (.C(CLK),
        .CE(sel),
        .D(maint_prescaler_r0[3]),
        .Q(\maint_prescaler.maint_prescaler_r_reg__0 [3]),
        .S(\maint_prescaler.maint_prescaler_r[4]_i_1_n_0 ));
  FDSE \maint_prescaler.maint_prescaler_r_reg[4] 
       (.C(CLK),
        .CE(sel),
        .D(maint_prescaler_r0[4]),
        .Q(\maint_prescaler.maint_prescaler_r_reg__0 [4]),
        .S(\maint_prescaler.maint_prescaler_r[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000100)) 
    \maint_prescaler.maint_prescaler_tick_r_lcl_i_1 
       (.I0(\maint_prescaler.maint_prescaler_r_reg__0 [2]),
        .I1(\maint_prescaler.maint_prescaler_r_reg__0 [1]),
        .I2(\maint_prescaler.maint_prescaler_r_reg__0 [4]),
        .I3(\maint_prescaler.maint_prescaler_r_reg__0 [0]),
        .I4(\maint_prescaler.maint_prescaler_r_reg__0 [3]),
        .O(maint_prescaler_tick_ns));
  FDRE \maint_prescaler.maint_prescaler_tick_r_lcl_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(maint_prescaler_tick_ns),
        .Q(maint_prescaler_tick_r),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    maint_ref_zq_wip_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(init_calib_complete_reg_rep),
        .Q(maint_ref_zq_wip),
        .R(SS));
  ddr_axi_mig_7series_v2_4_round_robin_arb \maintenance_request.maint_arb0 
       (.CLK(CLK),
        .app_sr_req(app_sr_req),
        .ckesr_timer_r(ckesr_timer_r),
        .inhbt_srx(inhbt_srx),
        .init_calib_complete_reg_rep(init_calib_complete_reg_rep_0),
        .\maintenance_request.maint_sre_r_lcl_reg (\maintenance_request.maint_arb0_n_0 ),
        .\maintenance_request.maint_sre_r_lcl_reg_0 (\maintenance_request.maint_sre_r_lcl_reg_0 ),
        .\maintenance_request.maint_srx_r_lcl_reg (\maintenance_request.maint_arb0_n_1 ),
        .\maintenance_request.maint_srx_r_lcl_reg_0 (\maint_controller.maint_srx_r1_reg ),
        .refresh_bank_r(refresh_bank_r),
        .rstdiv0_sync_r1_reg_rep__12(rstdiv0_sync_r1_reg_rep__12),
        .sre_request_r(sre_request_r),
        .upd_last_master_r(upd_last_master_r));
  FDRE \maintenance_request.maint_req_r_lcl_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(new_maint_rank_r),
        .Q(maint_req_r),
        .R(1'b0));
  FDRE \maintenance_request.maint_sre_r_lcl_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\maintenance_request.maint_arb0_n_0 ),
        .Q(\maintenance_request.maint_sre_r_lcl_reg_0 ),
        .R(rstdiv0_sync_r1_reg_rep));
  LUT2 #(
    .INIT(4'hE)) 
    \maintenance_request.maint_srx_r_lcl_i_2 
       (.I0(ckesr_timer_r[1]),
        .I1(ckesr_timer_r[0]),
        .O(inhbt_srx));
  FDRE \maintenance_request.maint_srx_r_lcl_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\maintenance_request.maint_arb0_n_1 ),
        .Q(\maint_controller.maint_srx_r1_reg ),
        .R(SS));
  FDRE \maintenance_request.new_maint_rank_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(upd_last_master_r),
        .Q(new_maint_rank_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000008A00000000)) 
    \maintenance_request.upd_last_master_r_i_1 
       (.I0(init_calib_complete_reg_rep_0),
        .I1(sre_request_r),
        .I2(refresh_bank_r),
        .I3(upd_last_master_r),
        .I4(new_maint_rank_r),
        .I5(\maint_controller.maint_wip_r_lcl_reg_0 ),
        .O(upd_last_master_ns6_out));
  FDRE \maintenance_request.upd_last_master_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(upd_last_master_ns6_out),
        .Q(upd_last_master_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \periodic_rd_generation.periodic_rd_cntr1_r_i_1 
       (.I0(periodic_rd_ack_r),
        .I1(periodic_rd_grant_r),
        .I2(periodic_rd_cntr1_r),
        .O(\periodic_rd_generation.periodic_rd_cntr1_r_reg ));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT5 #(
    .INIT(32'hFFFF0008)) 
    \periodic_read_request.periodic_rd_grant_r[0]_i_1 
       (.I0(periodic_rd_request_r),
        .I1(init_calib_complete_reg_rep_0),
        .I2(\periodic_read_request.upd_last_master_r_reg_n_0 ),
        .I3(\periodic_read_request.periodic_rd_r_lcl_reg_0 ),
        .I4(periodic_rd_grant_r),
        .O(\periodic_read_request.periodic_rd_grant_r[0]_i_1_n_0 ));
  FDRE \periodic_read_request.periodic_rd_grant_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\periodic_read_request.periodic_rd_grant_r[0]_i_1_n_0 ),
        .Q(periodic_rd_grant_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \periodic_read_request.periodic_rd_r_cnt_i_1 
       (.I0(\periodic_read_request.periodic_rd_r_lcl_reg_0 ),
        .I1(periodic_rd_ack_r),
        .I2(periodic_rd_r_cnt),
        .O(\periodic_read_request.periodic_rd_r_cnt_i_1_n_0 ));
  FDRE \periodic_read_request.periodic_rd_r_cnt_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\periodic_read_request.periodic_rd_r_cnt_i_1_n_0 ),
        .Q(periodic_rd_r_cnt),
        .R(SS));
  LUT5 #(
    .INIT(32'hFF700000)) 
    \periodic_read_request.periodic_rd_r_lcl_i_1 
       (.I0(periodic_rd_r_cnt),
        .I1(periodic_rd_ack_r),
        .I2(\periodic_read_request.periodic_rd_r_lcl_reg_0 ),
        .I3(\periodic_read_request.upd_last_master_r_reg_n_0 ),
        .I4(init_calib_complete_reg_rep_0),
        .O(periodic_rd_ns));
  FDRE \periodic_read_request.periodic_rd_r_lcl_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(periodic_rd_ns),
        .Q(\periodic_read_request.periodic_rd_r_lcl_reg_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \periodic_read_request.upd_last_master_r_i_1 
       (.I0(periodic_rd_request_r),
        .I1(init_calib_complete_reg_rep_0),
        .I2(\periodic_read_request.upd_last_master_r_reg_n_0 ),
        .I3(\periodic_read_request.periodic_rd_r_lcl_reg_0 ),
        .O(upd_last_master_ns));
  FDRE \periodic_read_request.upd_last_master_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(upd_last_master_ns),
        .Q(\periodic_read_request.upd_last_master_r_reg_n_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA902020200000000)) 
    \refresh_generation.refresh_bank_r[0]_i_1 
       (.I0(refresh_bank_r),
        .I1(app_ref_req),
        .I2(\refresh_timer.refresh_timer_r[5]_i_4_n_0 ),
        .I3(insert_maint_r1),
        .I4(\refresh_generation.refresh_bank_r_reg[0]_0 ),
        .I5(init_calib_complete_reg_rep_0),
        .O(\refresh_generation.refresh_bank_r_reg[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    \refresh_timer.refresh_timer_r[0]_i_1 
       (.I0(\refresh_timer.refresh_timer_r_reg__0 [0]),
        .O(refresh_timer_r0[0]));
  LUT2 #(
    .INIT(4'h9)) 
    \refresh_timer.refresh_timer_r[1]_i_1 
       (.I0(\refresh_timer.refresh_timer_r_reg__0 [1]),
        .I1(\refresh_timer.refresh_timer_r_reg__0 [0]),
        .O(\refresh_timer.refresh_timer_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \refresh_timer.refresh_timer_r[2]_i_1 
       (.I0(\refresh_timer.refresh_timer_r_reg__0 [2]),
        .I1(\refresh_timer.refresh_timer_r_reg__0 [0]),
        .I2(\refresh_timer.refresh_timer_r_reg__0 [1]),
        .O(refresh_timer_r0[2]));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \refresh_timer.refresh_timer_r[3]_i_1 
       (.I0(\refresh_timer.refresh_timer_r_reg__0 [3]),
        .I1(\refresh_timer.refresh_timer_r_reg__0 [2]),
        .I2(\refresh_timer.refresh_timer_r_reg__0 [1]),
        .I3(\refresh_timer.refresh_timer_r_reg__0 [0]),
        .O(refresh_timer_r0[3]));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \refresh_timer.refresh_timer_r[4]_i_1 
       (.I0(\refresh_timer.refresh_timer_r_reg__0 [4]),
        .I1(\refresh_timer.refresh_timer_r_reg__0 [3]),
        .I2(\refresh_timer.refresh_timer_r_reg__0 [0]),
        .I3(\refresh_timer.refresh_timer_r_reg__0 [1]),
        .I4(\refresh_timer.refresh_timer_r_reg__0 [2]),
        .O(refresh_timer_r0[4]));
  LUT2 #(
    .INIT(4'hB)) 
    \refresh_timer.refresh_timer_r[5]_i_1 
       (.I0(\refresh_timer.refresh_timer_r[5]_i_4_n_0 ),
        .I1(init_calib_complete_reg_rep_0),
        .O(\refresh_timer.refresh_timer_r[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAA8A)) 
    \refresh_timer.refresh_timer_r[5]_i_2 
       (.I0(maint_prescaler_tick_r),
        .I1(\refresh_timer.refresh_timer_r_reg__0 [5]),
        .I2(\refresh_timer.refresh_timer_r[5]_i_5_n_0 ),
        .I3(\refresh_timer.refresh_timer_r_reg__0 [3]),
        .I4(\refresh_timer.refresh_timer_r_reg__0 [4]),
        .O(refresh_timer_r0_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \refresh_timer.refresh_timer_r[5]_i_3 
       (.I0(\refresh_timer.refresh_timer_r_reg__0 [5]),
        .I1(\refresh_timer.refresh_timer_r_reg__0 [4]),
        .I2(\refresh_timer.refresh_timer_r_reg__0 [3]),
        .I3(\refresh_timer.refresh_timer_r_reg__0 [0]),
        .I4(\refresh_timer.refresh_timer_r_reg__0 [1]),
        .I5(\refresh_timer.refresh_timer_r_reg__0 [2]),
        .O(refresh_timer_r0[5]));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \refresh_timer.refresh_timer_r[5]_i_4 
       (.I0(\refresh_timer.refresh_timer_r_reg__0 [1]),
        .I1(\refresh_timer.refresh_timer_r_reg__0 [0]),
        .I2(\refresh_timer.refresh_timer_r[5]_i_6_n_0 ),
        .I3(\refresh_timer.refresh_timer_r_reg__0 [2]),
        .I4(\refresh_timer.refresh_timer_r_reg__0 [5]),
        .I5(maint_prescaler_tick_r),
        .O(\refresh_timer.refresh_timer_r[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \refresh_timer.refresh_timer_r[5]_i_5 
       (.I0(\refresh_timer.refresh_timer_r_reg__0 [0]),
        .I1(\refresh_timer.refresh_timer_r_reg__0 [1]),
        .I2(\refresh_timer.refresh_timer_r_reg__0 [2]),
        .O(\refresh_timer.refresh_timer_r[5]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \refresh_timer.refresh_timer_r[5]_i_6 
       (.I0(\refresh_timer.refresh_timer_r_reg__0 [4]),
        .I1(\refresh_timer.refresh_timer_r_reg__0 [3]),
        .O(\refresh_timer.refresh_timer_r[5]_i_6_n_0 ));
  FDSE \refresh_timer.refresh_timer_r_reg[0] 
       (.C(CLK),
        .CE(refresh_timer_r0_0),
        .D(refresh_timer_r0[0]),
        .Q(\refresh_timer.refresh_timer_r_reg__0 [0]),
        .S(\refresh_timer.refresh_timer_r[5]_i_1_n_0 ));
  FDRE \refresh_timer.refresh_timer_r_reg[1] 
       (.C(CLK),
        .CE(refresh_timer_r0_0),
        .D(\refresh_timer.refresh_timer_r[1]_i_1_n_0 ),
        .Q(\refresh_timer.refresh_timer_r_reg__0 [1]),
        .R(\refresh_timer.refresh_timer_r[5]_i_1_n_0 ));
  FDSE \refresh_timer.refresh_timer_r_reg[2] 
       (.C(CLK),
        .CE(refresh_timer_r0_0),
        .D(refresh_timer_r0[2]),
        .Q(\refresh_timer.refresh_timer_r_reg__0 [2]),
        .S(\refresh_timer.refresh_timer_r[5]_i_1_n_0 ));
  FDRE \refresh_timer.refresh_timer_r_reg[3] 
       (.C(CLK),
        .CE(refresh_timer_r0_0),
        .D(refresh_timer_r0[3]),
        .Q(\refresh_timer.refresh_timer_r_reg__0 [3]),
        .R(\refresh_timer.refresh_timer_r[5]_i_1_n_0 ));
  FDRE \refresh_timer.refresh_timer_r_reg[4] 
       (.C(CLK),
        .CE(refresh_timer_r0_0),
        .D(refresh_timer_r0[4]),
        .Q(\refresh_timer.refresh_timer_r_reg__0 [4]),
        .R(\refresh_timer.refresh_timer_r[5]_i_1_n_0 ));
  FDSE \refresh_timer.refresh_timer_r_reg[5] 
       (.C(CLK),
        .CE(refresh_timer_r0_0),
        .D(refresh_timer_r0[5]),
        .Q(\refresh_timer.refresh_timer_r_reg__0 [5]),
        .S(\refresh_timer.refresh_timer_r[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[2]_i_3 
       (.I0(\maint_controller.maint_srx_r1_reg ),
        .I1(\maintenance_request.maint_sre_r_lcl_reg_0 ),
        .O(\refresh_generation.refresh_bank_r_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_2 
       (.I0(\maint_controller.maint_srx_r1_reg ),
        .I1(\maintenance_request.maint_sre_r_lcl_reg_0 ),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT4 #(
    .INIT(16'h0444)) 
    \sr_cntrl.ckesr_timer.ckesr_timer_r[0]_i_1 
       (.I0(ckesr_timer_r[0]),
        .I1(ckesr_timer_r[1]),
        .I2(insert_maint_r1),
        .I3(\maintenance_request.maint_sre_r_lcl_reg_0 ),
        .O(\sr_cntrl.ckesr_timer.ckesr_timer_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \sr_cntrl.ckesr_timer.ckesr_timer_r[1]_i_1 
       (.I0(ckesr_timer_r[0]),
        .I1(ckesr_timer_r[1]),
        .I2(insert_maint_r1),
        .I3(\maintenance_request.maint_sre_r_lcl_reg_0 ),
        .O(\sr_cntrl.ckesr_timer.ckesr_timer_r[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sr_cntrl.ckesr_timer.ckesr_timer_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\sr_cntrl.ckesr_timer.ckesr_timer_r[0]_i_1_n_0 ),
        .Q(ckesr_timer_r[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sr_cntrl.ckesr_timer.ckesr_timer_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\sr_cntrl.ckesr_timer.ckesr_timer_r[1]_i_1_n_0 ),
        .Q(ckesr_timer_r[1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00F8F0F8)) 
    \sr_cntrl.sre_request_logic.sre_request_r_i_1 
       (.I0(app_sr_req),
        .I1(init_calib_complete_reg_rep_0),
        .I2(sre_request_r),
        .I3(\maintenance_request.maint_sre_r_lcl_reg_0 ),
        .I4(insert_maint_r1),
        .O(\sr_cntrl.sre_request_logic.sre_request_r_i_1_n_0 ));
  FDRE \sr_cntrl.sre_request_logic.sre_request_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\sr_cntrl.sre_request_logic.sre_request_r_i_1_n_0 ),
        .Q(sre_request_r),
        .R(rstdiv0_sync_r1_reg_rep));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_rank_mach" *) 
module ddr_axi_mig_7series_v2_4_rank_mach
   (maint_req_r,
    periodic_rd_r,
    app_ref_ack,
    app_zq_ack,
    read_this_rank_r1,
    inhbt_act_faw_r,
    maint_srx_r,
    maint_sre_r,
    app_sr_active,
    maint_ref_zq_wip,
    \refresh_generation.refresh_bank_r_reg[0] ,
    Q,
    \maint_controller.maint_wip_r_lcl_reg ,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8] ,
    D,
    \grant_r_reg[2] ,
    act_this_rank,
    CLK,
    app_zq_ns,
    read_this_rank,
    SS,
    rstdiv0_sync_r1_reg_rep,
    init_calib_complete_reg_rep,
    insert_maint_r1,
    maint_wip_r,
    rstdiv0_sync_r1_reg_rep__12,
    app_ref_req,
    periodic_rd_ack_r,
    int_read_this_rank,
    rd_wr_r_lcl_reg,
    \grant_r_reg[0] ,
    rstdiv0_sync_r1_reg_rep__11,
    app_sr_req,
    \grant_r_reg[1] ,
    \wr_this_rank_r_reg[0] ,
    \wr_this_rank_r_reg[0]_0 ,
    \maint_controller.maint_wip_r_lcl_reg_0 ,
    \grant_r_reg[3] ,
    cke_r_reg,
    \grant_r_reg[1]_0 ,
    rstdiv0_sync_r1_reg_rep__10);
  output maint_req_r;
  output periodic_rd_r;
  output app_ref_ack;
  output app_zq_ack;
  output read_this_rank_r1;
  output inhbt_act_faw_r;
  output maint_srx_r;
  output maint_sre_r;
  output app_sr_active;
  output maint_ref_zq_wip;
  output \refresh_generation.refresh_bank_r_reg[0] ;
  output [1:0]Q;
  output \maint_controller.maint_wip_r_lcl_reg ;
  output \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8] ;
  output [0:0]D;
  output \grant_r_reg[2] ;
  input act_this_rank;
  input CLK;
  input app_zq_ns;
  input read_this_rank;
  input [0:0]SS;
  input rstdiv0_sync_r1_reg_rep;
  input init_calib_complete_reg_rep;
  input insert_maint_r1;
  input maint_wip_r;
  input rstdiv0_sync_r1_reg_rep__12;
  input app_ref_req;
  input periodic_rd_ack_r;
  input int_read_this_rank;
  input rd_wr_r_lcl_reg;
  input \grant_r_reg[0] ;
  input rstdiv0_sync_r1_reg_rep__11;
  input app_sr_req;
  input \grant_r_reg[1] ;
  input \wr_this_rank_r_reg[0] ;
  input \wr_this_rank_r_reg[0]_0 ;
  input \maint_controller.maint_wip_r_lcl_reg_0 ;
  input \grant_r_reg[3] ;
  input [0:0]cke_r_reg;
  input \grant_r_reg[1]_0 ;
  input rstdiv0_sync_r1_reg_rep__10;

  wire CLK;
  wire [0:0]D;
  wire [1:0]Q;
  wire [0:0]SS;
  wire act_this_rank;
  wire app_ref_ack;
  wire app_ref_req;
  wire app_sr_active;
  wire app_sr_req;
  wire app_zq_ack;
  wire app_zq_ns;
  wire [0:0]cke_r_reg;
  wire \grant_r_reg[0] ;
  wire \grant_r_reg[1] ;
  wire \grant_r_reg[1]_0 ;
  wire \grant_r_reg[2] ;
  wire \grant_r_reg[3] ;
  wire inhbt_act_faw_r;
  wire init_calib_complete_reg_rep;
  wire insert_maint_r1;
  wire int_read_this_rank;
  wire \maint_controller.maint_wip_r_lcl_reg ;
  wire \maint_controller.maint_wip_r_lcl_reg_0 ;
  wire maint_prescaler_tick_r;
  wire maint_ref_zq_wip;
  wire maint_req_r;
  wire maint_sre_r;
  wire maint_srx_r;
  wire maint_wip_r;
  wire periodic_rd_ack_r;
  wire periodic_rd_cntr1_r;
  wire periodic_rd_grant_r;
  wire periodic_rd_r;
  wire periodic_rd_request_r;
  wire \rank_cntrl[0].rank_cntrl0_n_5 ;
  wire rank_common0_n_10;
  wire rank_common0_n_12;
  wire rd_wr_r_lcl_reg;
  wire read_this_rank;
  wire read_this_rank_r1;
  wire refresh_bank_r;
  wire \refresh_generation.refresh_bank_r_reg[0] ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8] ;
  wire rstdiv0_sync_r1_reg_rep;
  wire rstdiv0_sync_r1_reg_rep__10;
  wire rstdiv0_sync_r1_reg_rep__11;
  wire rstdiv0_sync_r1_reg_rep__12;
  wire \wr_this_rank_r_reg[0] ;
  wire \wr_this_rank_r_reg[0]_0 ;

  ddr_axi_mig_7series_v2_4_rank_cntrl \rank_cntrl[0].rank_cntrl0 
       (.CLK(CLK),
        .Q(Q),
        .SS(SS),
        .act_this_rank(act_this_rank),
        .\grant_r_reg[0] (\grant_r_reg[0] ),
        .\grant_r_reg[1] (\grant_r_reg[1] ),
        .\grant_r_reg[1]_0 (\grant_r_reg[1]_0 ),
        .\grant_r_reg[2] (\grant_r_reg[2] ),
        .\grant_r_reg[3] (\grant_r_reg[3] ),
        .inhbt_act_faw_r(inhbt_act_faw_r),
        .init_calib_complete_reg_rep(init_calib_complete_reg_rep),
        .insert_maint_r1(insert_maint_r1),
        .int_read_this_rank(int_read_this_rank),
        .maint_prescaler_tick_r(maint_prescaler_tick_r),
        .maint_ref_zq_wip(maint_ref_zq_wip),
        .maint_ref_zq_wip_r_reg(\rank_cntrl[0].rank_cntrl0_n_5 ),
        .maint_wip_r(maint_wip_r),
        .periodic_rd_ack_r(periodic_rd_ack_r),
        .periodic_rd_ack_r_lcl_reg(rank_common0_n_12),
        .periodic_rd_cntr1_r(periodic_rd_cntr1_r),
        .periodic_rd_grant_r(periodic_rd_grant_r),
        .periodic_rd_request_r(periodic_rd_request_r),
        .rd_wr_r_lcl_reg(rd_wr_r_lcl_reg),
        .read_this_rank(read_this_rank),
        .read_this_rank_r1(read_this_rank_r1),
        .refresh_bank_r(refresh_bank_r),
        .\refresh_generation.refresh_bank_r_reg[0]_0 (rank_common0_n_10),
        .rstdiv0_sync_r1_reg_rep(rstdiv0_sync_r1_reg_rep),
        .rstdiv0_sync_r1_reg_rep__10(rstdiv0_sync_r1_reg_rep__10),
        .rstdiv0_sync_r1_reg_rep__11(rstdiv0_sync_r1_reg_rep__11),
        .rstdiv0_sync_r1_reg_rep__12(rstdiv0_sync_r1_reg_rep__12),
        .\wr_this_rank_r_reg[0] (\wr_this_rank_r_reg[0] ),
        .\wr_this_rank_r_reg[0]_0 (\wr_this_rank_r_reg[0]_0 ));
  ddr_axi_mig_7series_v2_4_rank_common rank_common0
       (.CLK(CLK),
        .D(D),
        .SS(SS),
        .app_ref_ack(app_ref_ack),
        .app_ref_req(app_ref_req),
        .app_sr_active(app_sr_active),
        .app_sr_req(app_sr_req),
        .app_zq_ack(app_zq_ack),
        .app_zq_ns(app_zq_ns),
        .cke_r_reg(cke_r_reg),
        .init_calib_complete_reg_rep(\rank_cntrl[0].rank_cntrl0_n_5 ),
        .init_calib_complete_reg_rep_0(init_calib_complete_reg_rep),
        .insert_maint_r1(insert_maint_r1),
        .\maint_controller.maint_srx_r1_reg (maint_srx_r),
        .\maint_controller.maint_wip_r_lcl_reg (\maint_controller.maint_wip_r_lcl_reg ),
        .\maint_controller.maint_wip_r_lcl_reg_0 (\maint_controller.maint_wip_r_lcl_reg_0 ),
        .maint_prescaler_tick_r(maint_prescaler_tick_r),
        .maint_ref_zq_wip(maint_ref_zq_wip),
        .maint_req_r(maint_req_r),
        .maint_wip_r(maint_wip_r),
        .\maintenance_request.maint_sre_r_lcl_reg_0 (maint_sre_r),
        .periodic_rd_ack_r(periodic_rd_ack_r),
        .periodic_rd_cntr1_r(periodic_rd_cntr1_r),
        .\periodic_rd_generation.periodic_rd_cntr1_r_reg (rank_common0_n_12),
        .periodic_rd_grant_r(periodic_rd_grant_r),
        .periodic_rd_request_r(periodic_rd_request_r),
        .\periodic_read_request.periodic_rd_r_lcl_reg_0 (periodic_rd_r),
        .refresh_bank_r(refresh_bank_r),
        .\refresh_generation.refresh_bank_r_reg[0] (rank_common0_n_10),
        .\refresh_generation.refresh_bank_r_reg[0]_0 (\refresh_generation.refresh_bank_r_reg[0] ),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8] (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8] ),
        .rstdiv0_sync_r1_reg_rep(rstdiv0_sync_r1_reg_rep),
        .rstdiv0_sync_r1_reg_rep__11(rstdiv0_sync_r1_reg_rep__11),
        .rstdiv0_sync_r1_reg_rep__12(rstdiv0_sync_r1_reg_rep__12));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_round_robin_arb" *) 
module ddr_axi_mig_7series_v2_4_round_robin_arb
   (\maintenance_request.maint_sre_r_lcl_reg ,
    \maintenance_request.maint_srx_r_lcl_reg ,
    CLK,
    rstdiv0_sync_r1_reg_rep__12,
    upd_last_master_r,
    sre_request_r,
    init_calib_complete_reg_rep,
    refresh_bank_r,
    app_sr_req,
    ckesr_timer_r,
    \maintenance_request.maint_sre_r_lcl_reg_0 ,
    inhbt_srx,
    \maintenance_request.maint_srx_r_lcl_reg_0 );
  output \maintenance_request.maint_sre_r_lcl_reg ;
  output \maintenance_request.maint_srx_r_lcl_reg ;
  input CLK;
  input rstdiv0_sync_r1_reg_rep__12;
  input upd_last_master_r;
  input sre_request_r;
  input init_calib_complete_reg_rep;
  input refresh_bank_r;
  input app_sr_req;
  input [1:0]ckesr_timer_r;
  input \maintenance_request.maint_sre_r_lcl_reg_0 ;
  input inhbt_srx;
  input \maintenance_request.maint_srx_r_lcl_reg_0 ;

  wire CLK;
  wire app_sr_req;
  wire [1:0]ckesr_timer_r;
  wire \grant_r[2]_i_1_n_0 ;
  wire \grant_r[2]_i_2__1_n_0 ;
  wire inhbt_srx;
  wire init_calib_complete_reg_rep;
  wire [2:2]last_master_r;
  wire \last_master_r[2]_i_1_n_0 ;
  wire [2:2]maint_grant_r;
  wire \maintenance_request.maint_sre_r_lcl_reg ;
  wire \maintenance_request.maint_sre_r_lcl_reg_0 ;
  wire \maintenance_request.maint_srx_r_lcl_reg ;
  wire \maintenance_request.maint_srx_r_lcl_reg_0 ;
  wire refresh_bank_r;
  wire rstdiv0_sync_r1_reg_rep__12;
  wire sre_request_r;
  wire upd_last_master_r;

  LUT4 #(
    .INIT(16'h8880)) 
    \grant_r[2]_i_1 
       (.I0(sre_request_r),
        .I1(init_calib_complete_reg_rep),
        .I2(\grant_r[2]_i_2__1_n_0 ),
        .I3(refresh_bank_r),
        .O(\grant_r[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT4 #(
    .INIT(16'h0151)) 
    \grant_r[2]_i_2__1 
       (.I0(rstdiv0_sync_r1_reg_rep__12),
        .I1(last_master_r),
        .I2(upd_last_master_r),
        .I3(maint_grant_r),
        .O(\grant_r[2]_i_2__1_n_0 ));
  FDRE \grant_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\grant_r[2]_i_1_n_0 ),
        .Q(maint_grant_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT4 #(
    .INIT(16'hFFB8)) 
    \last_master_r[2]_i_1 
       (.I0(maint_grant_r),
        .I1(upd_last_master_r),
        .I2(last_master_r),
        .I3(rstdiv0_sync_r1_reg_rep__12),
        .O(\last_master_r[2]_i_1_n_0 ));
  FDRE \last_master_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\last_master_r[2]_i_1_n_0 ),
        .Q(last_master_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFE000000FE00)) 
    \maintenance_request.maint_sre_r_lcl_i_1 
       (.I0(app_sr_req),
        .I1(ckesr_timer_r[1]),
        .I2(ckesr_timer_r[0]),
        .I3(\maintenance_request.maint_sre_r_lcl_reg_0 ),
        .I4(upd_last_master_r),
        .I5(maint_grant_r),
        .O(\maintenance_request.maint_sre_r_lcl_reg ));
  LUT6 #(
    .INIT(64'h3704040437043704)) 
    \maintenance_request.maint_srx_r_lcl_i_1 
       (.I0(inhbt_srx),
        .I1(\maintenance_request.maint_sre_r_lcl_reg_0 ),
        .I2(app_sr_req),
        .I3(\maintenance_request.maint_srx_r_lcl_reg_0 ),
        .I4(maint_grant_r),
        .I5(upd_last_master_r),
        .O(\maintenance_request.maint_srx_r_lcl_reg ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_round_robin_arb" *) 
module ddr_axi_mig_7series_v2_4_round_robin_arb__parameterized1
   (Q,
    \cmd_pipe_plus.mc_we_n_reg[1] ,
    mc_ras_n_ns,
    mc_cas_n_ns,
    \rcd_timer_gt_2.rcd_timer_r_reg[0] ,
    \cmd_pipe_plus.mc_address_reg[25] ,
    \cmd_pipe_plus.mc_bank_reg[5] ,
    \grant_r_reg[1]_0 ,
    \rcd_timer_gt_2.rcd_timer_r_reg[0]_0 ,
    granted_row_r_reg,
    \rcd_timer_gt_2.rcd_timer_r_reg[0]_1 ,
    granted_row_r_reg_0,
    \grant_r_reg[2]_0 ,
    \rcd_timer_gt_2.rcd_timer_r_reg[0]_2 ,
    act_this_rank,
    \inhbt_act_faw.faw_cnt_r_reg[0] ,
    rstdiv0_sync_r1_reg_rep__11,
    sent_row,
    insert_maint_r1_lcl_reg,
    row_cmd_wr,
    maint_srx_r,
    insert_maint_r1_lcl_reg_0,
    req_row_r,
    act_wait_r_lcl_reg,
    \req_row_r_lcl_reg[12] ,
    req_bank_r,
    auto_pre_r_lcl_reg,
    auto_pre_r_lcl_reg_0,
    auto_pre_r_lcl_reg_1,
    auto_pre_r_lcl_reg_2,
    auto_pre_r_lcl_reg_3,
    inhbt_act_faw_r,
    act_this_rank_r,
    CLK);
  output [3:0]Q;
  output [0:0]\cmd_pipe_plus.mc_we_n_reg[1] ;
  output [0:0]mc_ras_n_ns;
  output [0:0]mc_cas_n_ns;
  output \rcd_timer_gt_2.rcd_timer_r_reg[0] ;
  output [12:0]\cmd_pipe_plus.mc_address_reg[25] ;
  output [2:0]\cmd_pipe_plus.mc_bank_reg[5] ;
  output \grant_r_reg[1]_0 ;
  output \rcd_timer_gt_2.rcd_timer_r_reg[0]_0 ;
  output granted_row_r_reg;
  output \rcd_timer_gt_2.rcd_timer_r_reg[0]_1 ;
  output granted_row_r_reg_0;
  output \grant_r_reg[2]_0 ;
  output \rcd_timer_gt_2.rcd_timer_r_reg[0]_2 ;
  output act_this_rank;
  output \inhbt_act_faw.faw_cnt_r_reg[0] ;
  input rstdiv0_sync_r1_reg_rep__11;
  input sent_row;
  input insert_maint_r1_lcl_reg;
  input [3:0]row_cmd_wr;
  input maint_srx_r;
  input insert_maint_r1_lcl_reg_0;
  input [45:0]req_row_r;
  input act_wait_r_lcl_reg;
  input [3:0]\req_row_r_lcl_reg[12] ;
  input [11:0]req_bank_r;
  input auto_pre_r_lcl_reg;
  input auto_pre_r_lcl_reg_0;
  input auto_pre_r_lcl_reg_1;
  input auto_pre_r_lcl_reg_2;
  input auto_pre_r_lcl_reg_3;
  input inhbt_act_faw_r;
  input [3:0]act_this_rank_r;
  input CLK;

  wire CLK;
  wire [3:0]Q;
  wire act_this_rank;
  wire [3:0]act_this_rank_r;
  wire act_wait_r_lcl_reg;
  wire auto_pre_r_lcl_reg;
  wire auto_pre_r_lcl_reg_0;
  wire auto_pre_r_lcl_reg_1;
  wire auto_pre_r_lcl_reg_2;
  wire auto_pre_r_lcl_reg_3;
  wire \cmd_pipe_plus.mc_address[13]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[14]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[15]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[16]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[17]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[18]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[19]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[20]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[21]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[22]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[23]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[24]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[25]_i_2_n_0 ;
  wire [12:0]\cmd_pipe_plus.mc_address_reg[25] ;
  wire \cmd_pipe_plus.mc_bank[3]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_bank[4]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_bank[5]_i_2_n_0 ;
  wire [2:0]\cmd_pipe_plus.mc_bank_reg[5] ;
  wire \cmd_pipe_plus.mc_cas_n[1]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_ras_n[1]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_we_n[1]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_we_n[1]_i_3_n_0 ;
  wire [0:0]\cmd_pipe_plus.mc_we_n_reg[1] ;
  wire \grant_r[0]_i_1__0_n_0 ;
  wire \grant_r[1]_i_1__0_n_0 ;
  wire \grant_r[1]_i_2__0_n_0 ;
  wire \grant_r[2]_i_1__1_n_0 ;
  wire \grant_r[2]_i_2__0_n_0 ;
  wire \grant_r[2]_i_5_n_0 ;
  wire \grant_r[3]_i_1__0_n_0 ;
  wire \grant_r[3]_i_3__0_n_0 ;
  wire \grant_r[3]_i_5__0_n_0 ;
  wire \grant_r[3]_i_7__0_n_0 ;
  wire \grant_r_reg[1]_0 ;
  wire \grant_r_reg[2]_0 ;
  wire granted_row_r_reg;
  wire granted_row_r_reg_0;
  wire \inhbt_act_faw.SRLC32E0_i_3_n_0 ;
  wire \inhbt_act_faw.faw_cnt_r_reg[0] ;
  wire inhbt_act_faw_r;
  wire insert_maint_r1_lcl_reg;
  wire insert_maint_r1_lcl_reg_0;
  wire [3:0]last_master_r;
  wire \last_master_r[0]_i_1__0_n_0 ;
  wire \last_master_r[1]_i_1__0_n_0 ;
  wire \last_master_r[2]_i_1__1_n_0 ;
  wire \last_master_r[3]_i_1__0_n_0 ;
  wire maint_srx_r;
  wire [0:0]mc_cas_n_ns;
  wire [0:0]mc_ras_n_ns;
  wire \rcd_timer_gt_2.rcd_timer_r_reg[0] ;
  wire \rcd_timer_gt_2.rcd_timer_r_reg[0]_0 ;
  wire \rcd_timer_gt_2.rcd_timer_r_reg[0]_1 ;
  wire \rcd_timer_gt_2.rcd_timer_r_reg[0]_2 ;
  wire [11:0]req_bank_r;
  wire [45:0]req_row_r;
  wire [3:0]\req_row_r_lcl_reg[12] ;
  wire [3:0]row_cmd_wr;
  wire rstdiv0_sync_r1_reg_rep__11;
  wire sent_row;

  LUT5 #(
    .INIT(32'hE000EEEE)) 
    \cmd_pipe_plus.mc_address[13]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[13]_i_2_n_0 ),
        .I1(\cmd_pipe_plus.mc_ras_n[1]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(req_row_r[0]),
        .I4(\cmd_pipe_plus.mc_cas_n[1]_i_2_n_0 ),
        .O(\cmd_pipe_plus.mc_address_reg[25] [0]));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    \cmd_pipe_plus.mc_address[13]_i_2 
       (.I0(Q[1]),
        .I1(req_row_r[12]),
        .I2(req_row_r[24]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(req_row_r[35]),
        .O(\cmd_pipe_plus.mc_address[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hE000EEEE)) 
    \cmd_pipe_plus.mc_address[14]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[14]_i_2_n_0 ),
        .I1(\cmd_pipe_plus.mc_ras_n[1]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(req_row_r[1]),
        .I4(\cmd_pipe_plus.mc_cas_n[1]_i_2_n_0 ),
        .O(\cmd_pipe_plus.mc_address_reg[25] [1]));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    \cmd_pipe_plus.mc_address[14]_i_2 
       (.I0(Q[1]),
        .I1(req_row_r[13]),
        .I2(req_row_r[25]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(req_row_r[36]),
        .O(\cmd_pipe_plus.mc_address[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hE000EEEE)) 
    \cmd_pipe_plus.mc_address[15]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[15]_i_2_n_0 ),
        .I1(\cmd_pipe_plus.mc_ras_n[1]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(req_row_r[2]),
        .I4(\cmd_pipe_plus.mc_cas_n[1]_i_2_n_0 ),
        .O(\cmd_pipe_plus.mc_address_reg[25] [2]));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    \cmd_pipe_plus.mc_address[15]_i_2 
       (.I0(Q[1]),
        .I1(req_row_r[14]),
        .I2(req_row_r[26]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(req_row_r[37]),
        .O(\cmd_pipe_plus.mc_address[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hE000EEEE)) 
    \cmd_pipe_plus.mc_address[16]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[16]_i_2_n_0 ),
        .I1(\cmd_pipe_plus.mc_ras_n[1]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(req_row_r[3]),
        .I4(\cmd_pipe_plus.mc_cas_n[1]_i_2_n_0 ),
        .O(\cmd_pipe_plus.mc_address_reg[25] [3]));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    \cmd_pipe_plus.mc_address[16]_i_2 
       (.I0(Q[1]),
        .I1(req_row_r[15]),
        .I2(req_row_r[27]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(req_row_r[38]),
        .O(\cmd_pipe_plus.mc_address[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hE000EEEE)) 
    \cmd_pipe_plus.mc_address[17]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[17]_i_2_n_0 ),
        .I1(\cmd_pipe_plus.mc_ras_n[1]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(req_row_r[4]),
        .I4(\cmd_pipe_plus.mc_cas_n[1]_i_2_n_0 ),
        .O(\cmd_pipe_plus.mc_address_reg[25] [4]));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    \cmd_pipe_plus.mc_address[17]_i_2 
       (.I0(Q[1]),
        .I1(req_row_r[16]),
        .I2(req_row_r[28]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(req_row_r[39]),
        .O(\cmd_pipe_plus.mc_address[17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hE000EEEE)) 
    \cmd_pipe_plus.mc_address[18]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[18]_i_2_n_0 ),
        .I1(\cmd_pipe_plus.mc_ras_n[1]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(req_row_r[5]),
        .I4(\cmd_pipe_plus.mc_cas_n[1]_i_2_n_0 ),
        .O(\cmd_pipe_plus.mc_address_reg[25] [5]));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    \cmd_pipe_plus.mc_address[18]_i_2 
       (.I0(Q[1]),
        .I1(req_row_r[17]),
        .I2(req_row_r[29]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(req_row_r[40]),
        .O(\cmd_pipe_plus.mc_address[18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hE000EEEE)) 
    \cmd_pipe_plus.mc_address[19]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[19]_i_2_n_0 ),
        .I1(\cmd_pipe_plus.mc_ras_n[1]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(req_row_r[6]),
        .I4(\cmd_pipe_plus.mc_cas_n[1]_i_2_n_0 ),
        .O(\cmd_pipe_plus.mc_address_reg[25] [6]));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    \cmd_pipe_plus.mc_address[19]_i_2 
       (.I0(Q[1]),
        .I1(req_row_r[18]),
        .I2(req_row_r[30]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(req_row_r[41]),
        .O(\cmd_pipe_plus.mc_address[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hE000EEEE)) 
    \cmd_pipe_plus.mc_address[20]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[20]_i_2_n_0 ),
        .I1(\cmd_pipe_plus.mc_ras_n[1]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(req_row_r[7]),
        .I4(\cmd_pipe_plus.mc_cas_n[1]_i_2_n_0 ),
        .O(\cmd_pipe_plus.mc_address_reg[25] [7]));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    \cmd_pipe_plus.mc_address[20]_i_2 
       (.I0(Q[1]),
        .I1(req_row_r[19]),
        .I2(req_row_r[31]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(req_row_r[42]),
        .O(\cmd_pipe_plus.mc_address[20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hE000EEEE)) 
    \cmd_pipe_plus.mc_address[21]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[21]_i_2_n_0 ),
        .I1(\cmd_pipe_plus.mc_ras_n[1]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(req_row_r[8]),
        .I4(\cmd_pipe_plus.mc_cas_n[1]_i_2_n_0 ),
        .O(\cmd_pipe_plus.mc_address_reg[25] [8]));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    \cmd_pipe_plus.mc_address[21]_i_2 
       (.I0(Q[1]),
        .I1(req_row_r[20]),
        .I2(req_row_r[32]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(req_row_r[43]),
        .O(\cmd_pipe_plus.mc_address[21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hE000EEEE)) 
    \cmd_pipe_plus.mc_address[22]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[22]_i_2_n_0 ),
        .I1(\cmd_pipe_plus.mc_ras_n[1]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(req_row_r[9]),
        .I4(\cmd_pipe_plus.mc_cas_n[1]_i_2_n_0 ),
        .O(\cmd_pipe_plus.mc_address_reg[25] [9]));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    \cmd_pipe_plus.mc_address[22]_i_2 
       (.I0(Q[1]),
        .I1(req_row_r[21]),
        .I2(req_row_r[33]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(req_row_r[44]),
        .O(\cmd_pipe_plus.mc_address[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h80FF000080FF80FF)) 
    \cmd_pipe_plus.mc_address[23]_i_1 
       (.I0(req_row_r[10]),
        .I1(row_cmd_wr[0]),
        .I2(Q[0]),
        .I3(\cmd_pipe_plus.mc_cas_n[1]_i_2_n_0 ),
        .I4(\cmd_pipe_plus.mc_address[23]_i_2_n_0 ),
        .I5(act_wait_r_lcl_reg),
        .O(\cmd_pipe_plus.mc_address_reg[25] [10]));
  LUT6 #(
    .INIT(64'hAAAAAAEAAAAAAAAA)) 
    \cmd_pipe_plus.mc_address[23]_i_2 
       (.I0(\cmd_pipe_plus.mc_ras_n[1]_i_2_n_0 ),
        .I1(row_cmd_wr[1]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(req_row_r[22]),
        .O(\cmd_pipe_plus.mc_address[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hE000EEEE)) 
    \cmd_pipe_plus.mc_address[24]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[24]_i_2_n_0 ),
        .I1(\cmd_pipe_plus.mc_ras_n[1]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(req_row_r[11]),
        .I4(\cmd_pipe_plus.mc_cas_n[1]_i_2_n_0 ),
        .O(\cmd_pipe_plus.mc_address_reg[25] [11]));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    \cmd_pipe_plus.mc_address[24]_i_2 
       (.I0(Q[1]),
        .I1(req_row_r[23]),
        .I2(req_row_r[34]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(req_row_r[45]),
        .O(\cmd_pipe_plus.mc_address[24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hE000EEEE)) 
    \cmd_pipe_plus.mc_address[25]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[25]_i_2_n_0 ),
        .I1(\cmd_pipe_plus.mc_ras_n[1]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(\req_row_r_lcl_reg[12] [0]),
        .I4(\cmd_pipe_plus.mc_cas_n[1]_i_2_n_0 ),
        .O(\cmd_pipe_plus.mc_address_reg[25] [12]));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    \cmd_pipe_plus.mc_address[25]_i_2 
       (.I0(Q[1]),
        .I1(\req_row_r_lcl_reg[12] [1]),
        .I2(\req_row_r_lcl_reg[12] [2]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\req_row_r_lcl_reg[12] [3]),
        .O(\cmd_pipe_plus.mc_address[25]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hE000EEEE)) 
    \cmd_pipe_plus.mc_bank[3]_i_1 
       (.I0(\cmd_pipe_plus.mc_bank[3]_i_2_n_0 ),
        .I1(\cmd_pipe_plus.mc_ras_n[1]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(req_bank_r[0]),
        .I4(\cmd_pipe_plus.mc_cas_n[1]_i_2_n_0 ),
        .O(\cmd_pipe_plus.mc_bank_reg[5] [0]));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    \cmd_pipe_plus.mc_bank[3]_i_2 
       (.I0(Q[1]),
        .I1(req_bank_r[3]),
        .I2(req_bank_r[6]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(req_bank_r[9]),
        .O(\cmd_pipe_plus.mc_bank[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hE000EEEE)) 
    \cmd_pipe_plus.mc_bank[4]_i_1 
       (.I0(\cmd_pipe_plus.mc_bank[4]_i_2_n_0 ),
        .I1(\cmd_pipe_plus.mc_ras_n[1]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(req_bank_r[1]),
        .I4(\cmd_pipe_plus.mc_cas_n[1]_i_2_n_0 ),
        .O(\cmd_pipe_plus.mc_bank_reg[5] [1]));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    \cmd_pipe_plus.mc_bank[4]_i_2 
       (.I0(Q[1]),
        .I1(req_bank_r[4]),
        .I2(req_bank_r[7]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(req_bank_r[10]),
        .O(\cmd_pipe_plus.mc_bank[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hE000EEEE)) 
    \cmd_pipe_plus.mc_bank[5]_i_1 
       (.I0(\cmd_pipe_plus.mc_bank[5]_i_2_n_0 ),
        .I1(\cmd_pipe_plus.mc_ras_n[1]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(req_bank_r[2]),
        .I4(\cmd_pipe_plus.mc_cas_n[1]_i_2_n_0 ),
        .O(\cmd_pipe_plus.mc_bank_reg[5] [2]));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    \cmd_pipe_plus.mc_bank[5]_i_2 
       (.I0(Q[1]),
        .I1(req_bank_r[5]),
        .I2(req_bank_r[8]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(req_bank_r[11]),
        .O(\cmd_pipe_plus.mc_bank[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hDDFDDDDD)) 
    \cmd_pipe_plus.mc_cas_n[1]_i_1 
       (.I0(\cmd_pipe_plus.mc_cas_n[1]_i_2_n_0 ),
        .I1(Q[0]),
        .I2(insert_maint_r1_lcl_reg),
        .I3(rstdiv0_sync_r1_reg_rep__11),
        .I4(maint_srx_r),
        .O(mc_cas_n_ns));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT5 #(
    .INIT(32'h01010100)) 
    \cmd_pipe_plus.mc_cas_n[1]_i_2 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(sent_row),
        .I4(insert_maint_r1_lcl_reg),
        .O(\cmd_pipe_plus.mc_cas_n[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h002000000A2A0A0A)) 
    \cmd_pipe_plus.mc_ras_n[1]_i_1 
       (.I0(\cmd_pipe_plus.mc_ras_n[1]_i_2_n_0 ),
        .I1(Q[0]),
        .I2(insert_maint_r1_lcl_reg),
        .I3(rstdiv0_sync_r1_reg_rep__11),
        .I4(maint_srx_r),
        .I5(sent_row),
        .O(mc_ras_n_ns));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT5 #(
    .INIT(32'h1111111F)) 
    \cmd_pipe_plus.mc_ras_n[1]_i_2 
       (.I0(sent_row),
        .I1(insert_maint_r1_lcl_reg),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[1]),
        .O(\cmd_pipe_plus.mc_ras_n[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFAABABAAAAAAAAA)) 
    \cmd_pipe_plus.mc_we_n[1]_i_1 
       (.I0(\cmd_pipe_plus.mc_we_n[1]_i_2_n_0 ),
        .I1(rstdiv0_sync_r1_reg_rep__11),
        .I2(insert_maint_r1_lcl_reg),
        .I3(row_cmd_wr[0]),
        .I4(Q[0]),
        .I5(\cmd_pipe_plus.mc_we_n[1]_i_3_n_0 ),
        .O(\cmd_pipe_plus.mc_we_n_reg[1] ));
  LUT6 #(
    .INIT(64'hFCFFFCCCFCEEFCEE)) 
    \cmd_pipe_plus.mc_we_n[1]_i_2 
       (.I0(\rcd_timer_gt_2.rcd_timer_r_reg[0] ),
        .I1(insert_maint_r1_lcl_reg_0),
        .I2(row_cmd_wr[3]),
        .I3(Q[3]),
        .I4(row_cmd_wr[2]),
        .I5(Q[2]),
        .O(\cmd_pipe_plus.mc_we_n[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \cmd_pipe_plus.mc_we_n[1]_i_3 
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[2]),
        .O(\cmd_pipe_plus.mc_we_n[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h3033101000000000)) 
    \grant_r[0]_i_1__0 
       (.I0(\last_master_r[2]_i_1__1_n_0 ),
        .I1(\grant_r[3]_i_7__0_n_0 ),
        .I2(\grant_r[3]_i_5__0_n_0 ),
        .I3(auto_pre_r_lcl_reg_1),
        .I4(auto_pre_r_lcl_reg_0),
        .I5(auto_pre_r_lcl_reg_2),
        .O(\grant_r[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000110011011101)) 
    \grant_r[1]_i_1__0 
       (.I0(auto_pre_r_lcl_reg),
        .I1(\grant_r[1]_i_2__0_n_0 ),
        .I2(\last_master_r[2]_i_1__1_n_0 ),
        .I3(auto_pre_r_lcl_reg_0),
        .I4(auto_pre_r_lcl_reg_1),
        .I5(\last_master_r[1]_i_1__0_n_0 ),
        .O(\grant_r[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000A808AAAAAAAA)) 
    \grant_r[1]_i_2__0 
       (.I0(auto_pre_r_lcl_reg_2),
        .I1(last_master_r[1]),
        .I2(sent_row),
        .I3(Q[1]),
        .I4(rstdiv0_sync_r1_reg_rep__11),
        .I5(\grant_r[2]_i_5_n_0 ),
        .O(\grant_r[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF8FFF8FFF8)) 
    \grant_r[2]_i_10 
       (.I0(Q[0]),
        .I1(row_cmd_wr[0]),
        .I2(inhbt_act_faw_r),
        .I3(\rcd_timer_gt_2.rcd_timer_r_reg[0]_0 ),
        .I4(Q[2]),
        .I5(row_cmd_wr[2]),
        .O(\grant_r_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h5511050000000000)) 
    \grant_r[2]_i_1__1 
       (.I0(\grant_r[2]_i_2__0_n_0 ),
        .I1(\last_master_r[0]_i_1__0_n_0 ),
        .I2(auto_pre_r_lcl_reg_2),
        .I3(auto_pre_r_lcl_reg),
        .I4(\grant_r[2]_i_5_n_0 ),
        .I5(auto_pre_r_lcl_reg_1),
        .O(\grant_r[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT5 #(
    .INIT(32'h00004540)) 
    \grant_r[2]_i_2__0 
       (.I0(rstdiv0_sync_r1_reg_rep__11),
        .I1(Q[2]),
        .I2(sent_row),
        .I3(last_master_r[2]),
        .I4(auto_pre_r_lcl_reg_0),
        .O(\grant_r[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0005000000050303)) 
    \grant_r[2]_i_5 
       (.I0(Q[3]),
        .I1(last_master_r[3]),
        .I2(rstdiv0_sync_r1_reg_rep__11),
        .I3(Q[2]),
        .I4(sent_row),
        .I5(last_master_r[2]),
        .O(\grant_r[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \grant_r[2]_i_7 
       (.I0(\rcd_timer_gt_2.rcd_timer_r_reg[0]_0 ),
        .I1(Q[2]),
        .I2(row_cmd_wr[2]),
        .I3(Q[1]),
        .I4(row_cmd_wr[1]),
        .I5(inhbt_act_faw_r),
        .O(\grant_r_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \grant_r[3]_i_10 
       (.I0(row_cmd_wr[0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(row_cmd_wr[1]),
        .I4(inhbt_act_faw_r),
        .O(granted_row_r_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
    \grant_r[3]_i_12 
       (.I0(row_cmd_wr[3]),
        .I1(Q[3]),
        .I2(inhbt_act_faw_r),
        .I3(row_cmd_wr[1]),
        .I4(Q[1]),
        .I5(\rcd_timer_gt_2.rcd_timer_r_reg[0]_1 ),
        .O(granted_row_r_reg));
  LUT6 #(
    .INIT(64'h000000000000CE0E)) 
    \grant_r[3]_i_1__0 
       (.I0(auto_pre_r_lcl_reg_3),
        .I1(\grant_r[3]_i_3__0_n_0 ),
        .I2(auto_pre_r_lcl_reg_1),
        .I3(\grant_r[3]_i_5__0_n_0 ),
        .I4(auto_pre_r_lcl_reg_0),
        .I5(\grant_r[3]_i_7__0_n_0 ),
        .O(\grant_r[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT4 #(
    .INIT(16'h0151)) 
    \grant_r[3]_i_3__0 
       (.I0(rstdiv0_sync_r1_reg_rep__11),
        .I1(last_master_r[3]),
        .I2(sent_row),
        .I3(Q[3]),
        .O(\grant_r[3]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0F5F0F0F0F5F3F3)) 
    \grant_r[3]_i_5__0 
       (.I0(Q[1]),
        .I1(last_master_r[1]),
        .I2(rstdiv0_sync_r1_reg_rep__11),
        .I3(Q[0]),
        .I4(sent_row),
        .I5(last_master_r[0]),
        .O(\grant_r[3]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT5 #(
    .INIT(32'h00004540)) 
    \grant_r[3]_i_7__0 
       (.I0(rstdiv0_sync_r1_reg_rep__11),
        .I1(Q[0]),
        .I2(sent_row),
        .I3(last_master_r[0]),
        .I4(auto_pre_r_lcl_reg),
        .O(\grant_r[3]_i_7__0_n_0 ));
  FDRE \grant_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\grant_r[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \grant_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\grant_r[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \grant_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\grant_r[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \grant_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\grant_r[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \inhbt_act_faw.SRLC32E0_i_1 
       (.I0(\inhbt_act_faw.faw_cnt_r_reg[0] ),
        .O(act_this_rank));
  LUT5 #(
    .INIT(32'h00000777)) 
    \inhbt_act_faw.SRLC32E0_i_2 
       (.I0(Q[1]),
        .I1(act_this_rank_r[1]),
        .I2(Q[2]),
        .I3(act_this_rank_r[2]),
        .I4(\inhbt_act_faw.SRLC32E0_i_3_n_0 ),
        .O(\inhbt_act_faw.faw_cnt_r_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \inhbt_act_faw.SRLC32E0_i_3 
       (.I0(act_this_rank_r[3]),
        .I1(Q[3]),
        .I2(act_this_rank_r[0]),
        .I3(Q[0]),
        .O(\inhbt_act_faw.SRLC32E0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \last_master_r[0]_i_1__0 
       (.I0(last_master_r[0]),
        .I1(sent_row),
        .I2(Q[0]),
        .I3(rstdiv0_sync_r1_reg_rep__11),
        .O(\last_master_r[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \last_master_r[1]_i_1__0 
       (.I0(last_master_r[1]),
        .I1(sent_row),
        .I2(Q[1]),
        .I3(rstdiv0_sync_r1_reg_rep__11),
        .O(\last_master_r[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \last_master_r[2]_i_1__1 
       (.I0(last_master_r[2]),
        .I1(sent_row),
        .I2(Q[2]),
        .I3(rstdiv0_sync_r1_reg_rep__11),
        .O(\last_master_r[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT4 #(
    .INIT(16'hFFB8)) 
    \last_master_r[3]_i_1__0 
       (.I0(Q[3]),
        .I1(sent_row),
        .I2(last_master_r[3]),
        .I3(rstdiv0_sync_r1_reg_rep__11),
        .O(\last_master_r[3]_i_1__0_n_0 ));
  FDRE \last_master_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\last_master_r[0]_i_1__0_n_0 ),
        .Q(last_master_r[0]),
        .R(1'b0));
  FDRE \last_master_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\last_master_r[1]_i_1__0_n_0 ),
        .Q(last_master_r[1]),
        .R(1'b0));
  FDRE \last_master_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\last_master_r[2]_i_1__1_n_0 ),
        .Q(last_master_r[2]),
        .R(1'b0));
  FDRE \last_master_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\last_master_r[3]_i_1__0_n_0 ),
        .Q(last_master_r[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rcd_timer_gt_2.rcd_timer_r[0]_i_1 
       (.I0(Q[0]),
        .I1(row_cmd_wr[0]),
        .O(\rcd_timer_gt_2.rcd_timer_r_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rcd_timer_gt_2.rcd_timer_r[0]_i_1__0 
       (.I0(Q[1]),
        .I1(row_cmd_wr[1]),
        .O(\rcd_timer_gt_2.rcd_timer_r_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rcd_timer_gt_2.rcd_timer_r[0]_i_1__1 
       (.I0(Q[2]),
        .I1(row_cmd_wr[2]),
        .O(\rcd_timer_gt_2.rcd_timer_r_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rcd_timer_gt_2.rcd_timer_r[0]_i_1__2 
       (.I0(Q[3]),
        .I1(row_cmd_wr[3]),
        .O(\rcd_timer_gt_2.rcd_timer_r_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_round_robin_arb" *) 
module ddr_axi_mig_7series_v2_4_round_robin_arb__parameterized3
   (\cmd_pipe_plus.mc_we_n_reg[0] ,
    \cmd_pipe_plus.mc_we_n_reg[0]_0 ,
    \cmd_pipe_plus.mc_aux_out0_reg[1] ,
    \cmd_pipe_plus.mc_ras_n_reg[0] ,
    Q,
    granted_col_ns,
    \grant_r_reg[3]_0 ,
    read_this_rank,
    int_read_this_rank,
    granted_col_r_reg,
    mc_data_offset_ns,
    mc_odt_ns,
    E,
    mc_cmd_ns,
    col_rd_wr,
    \rtw_timer.rtw_cnt_r_reg[2] ,
    ras_timer_zero_r_reg,
    p_0_out,
    col_size,
    DIA,
    col_data_buf_addr,
    \rtw_timer.rtw_cnt_r_reg[2]_0 ,
    \grant_r_reg[2]_0 ,
    override_demand_r_reg,
    \wtr_timer.wtr_cnt_r_reg[1] ,
    \wtr_timer.wtr_cnt_r_reg[0] ,
    \wtr_timer.wtr_cnt_r_reg[0]_0 ,
    \cmd_pipe_plus.mc_bank_reg[2] ,
    demand_priority_r_reg,
    \cmd_pipe_plus.mc_address_reg[10] ,
    \starve_limit_cntr_r_reg[0] ,
    ras_timer_zero_r_reg_0,
    ras_timer_zero_r_reg_1,
    ras_timer_zero_r_reg_2,
    demand_priority_r_reg_0,
    demand_priority_r_reg_1,
    demand_priority_r_reg_2,
    \cmd_pipe_plus.mc_data_offset_reg[0] ,
    granted_col_r_reg_0,
    rstdiv0_sync_r1_reg_rep__11,
    rd_wr_r_lcl_reg,
    rd_this_rank_r,
    read_this_rank_r1,
    rd_wr_r_lcl_reg_0,
    rstdiv0_sync_r1_reg_rep__12,
    \order_q_r_reg[1] ,
    rd_wr_r,
    rstdiv0_sync_r1_reg_rep__10,
    override_demand_r_reg_0,
    \order_q_r_reg[1]_0 ,
    \order_q_r_reg[0] ,
    override_demand_r_reg_1,
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1] ,
    mc_aux_out_r_1,
    \cmd_pipe_plus.mc_aux_out0_reg[1]_0 ,
    mc_aux_out_r_2,
    DIC,
    col_rd_wr_r,
    col_size_r,
    req_periodic_rd_r,
    col_periodic_rd_r,
    req_data_buf_addr_r,
    ofs_rdy_r,
    col_wait_r,
    rnk_config_valid_r_lcl_reg,
    ofs_rdy_r_1,
    ofs_rdy_r_2,
    col_wait_r_3,
    col_wait_r_4,
    ofs_rdy_r_5,
    rnk_config_strobe_0,
    rnk_config_strobe,
    \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ,
    wr_this_rank_r,
    demand_priority_r,
    \grant_r_reg[3]_1 ,
    demanded_prior_r_reg,
    override_demand_r,
    req_bank_r,
    req_bank_rdy_r,
    \req_col_r_reg[9] ,
    \req_col_r_reg[9]_0 ,
    \req_col_r_reg[9]_1 ,
    \req_col_r_reg[9]_2 ,
    auto_pre_r,
    auto_pre_r_6,
    auto_pre_r_7,
    auto_pre_r_8,
    req_bank_rdy_r_9,
    req_bank_rdy_r_10,
    req_bank_rdy_r_11,
    rstdiv0_sync_r1_reg_rep__10_0,
    \rtw_timer.rtw_cnt_r_reg[2]_1 ,
    CLK);
  output [0:0]\cmd_pipe_plus.mc_we_n_reg[0] ;
  output \cmd_pipe_plus.mc_we_n_reg[0]_0 ;
  output \cmd_pipe_plus.mc_aux_out0_reg[1] ;
  output \cmd_pipe_plus.mc_ras_n_reg[0] ;
  output [3:0]Q;
  output granted_col_ns;
  output \grant_r_reg[3]_0 ;
  output read_this_rank;
  output int_read_this_rank;
  output granted_col_r_reg;
  output [0:0]mc_data_offset_ns;
  output [0:0]mc_odt_ns;
  output [0:0]E;
  output [0:0]mc_cmd_ns;
  output col_rd_wr;
  output \rtw_timer.rtw_cnt_r_reg[2] ;
  output ras_timer_zero_r_reg;
  output [0:0]p_0_out;
  output col_size;
  output [1:0]DIA;
  output [2:0]col_data_buf_addr;
  output \rtw_timer.rtw_cnt_r_reg[2]_0 ;
  output \grant_r_reg[2]_0 ;
  output override_demand_r_reg;
  output \wtr_timer.wtr_cnt_r_reg[1] ;
  output \wtr_timer.wtr_cnt_r_reg[0] ;
  output \wtr_timer.wtr_cnt_r_reg[0]_0 ;
  output [2:0]\cmd_pipe_plus.mc_bank_reg[2] ;
  output demand_priority_r_reg;
  output [7:0]\cmd_pipe_plus.mc_address_reg[10] ;
  output \starve_limit_cntr_r_reg[0] ;
  output ras_timer_zero_r_reg_0;
  output ras_timer_zero_r_reg_1;
  output ras_timer_zero_r_reg_2;
  output demand_priority_r_reg_0;
  output demand_priority_r_reg_1;
  output demand_priority_r_reg_2;
  output \cmd_pipe_plus.mc_data_offset_reg[0] ;
  input granted_col_r_reg_0;
  input rstdiv0_sync_r1_reg_rep__11;
  input rd_wr_r_lcl_reg;
  input [3:0]rd_this_rank_r;
  input read_this_rank_r1;
  input rd_wr_r_lcl_reg_0;
  input rstdiv0_sync_r1_reg_rep__12;
  input \order_q_r_reg[1] ;
  input [3:0]rd_wr_r;
  input rstdiv0_sync_r1_reg_rep__10;
  input override_demand_r_reg_0;
  input \order_q_r_reg[1]_0 ;
  input \order_q_r_reg[0] ;
  input override_demand_r_reg_1;
  input [0:0]\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1] ;
  input mc_aux_out_r_1;
  input \cmd_pipe_plus.mc_aux_out0_reg[1]_0 ;
  input mc_aux_out_r_2;
  input [0:0]DIC;
  input col_rd_wr_r;
  input col_size_r;
  input [3:0]req_periodic_rd_r;
  input col_periodic_rd_r;
  input [15:0]req_data_buf_addr_r;
  input ofs_rdy_r;
  input col_wait_r;
  input rnk_config_valid_r_lcl_reg;
  input ofs_rdy_r_1;
  input ofs_rdy_r_2;
  input col_wait_r_3;
  input col_wait_r_4;
  input ofs_rdy_r_5;
  input [4:0]rnk_config_strobe_0;
  input rnk_config_strobe;
  input [3:0]\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ;
  input [3:0]wr_this_rank_r;
  input demand_priority_r;
  input \grant_r_reg[3]_1 ;
  input demanded_prior_r_reg;
  input override_demand_r;
  input [11:0]req_bank_r;
  input req_bank_rdy_r;
  input [6:0]\req_col_r_reg[9] ;
  input [6:0]\req_col_r_reg[9]_0 ;
  input [6:0]\req_col_r_reg[9]_1 ;
  input [6:0]\req_col_r_reg[9]_2 ;
  input auto_pre_r;
  input auto_pre_r_6;
  input auto_pre_r_7;
  input auto_pre_r_8;
  input req_bank_rdy_r_9;
  input req_bank_rdy_r_10;
  input req_bank_rdy_r_11;
  input rstdiv0_sync_r1_reg_rep__10_0;
  input [1:0]\rtw_timer.rtw_cnt_r_reg[2]_1 ;
  input CLK;

  wire CLK;
  wire [1:0]DIA;
  wire [0:0]DIC;
  wire [0:0]E;
  wire [3:0]Q;
  wire auto_pre_r;
  wire auto_pre_r_6;
  wire auto_pre_r_7;
  wire auto_pre_r_8;
  wire \cmd_pipe_plus.mc_address[10]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[10]_i_3_n_0 ;
  wire \cmd_pipe_plus.mc_address[3]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[4]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[5]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[6]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[7]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[8]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[9]_i_2_n_0 ;
  wire [7:0]\cmd_pipe_plus.mc_address_reg[10] ;
  wire \cmd_pipe_plus.mc_aux_out0_reg[1] ;
  wire \cmd_pipe_plus.mc_aux_out0_reg[1]_0 ;
  wire \cmd_pipe_plus.mc_bank[0]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_bank[1]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_bank[2]_i_2_n_0 ;
  wire [2:0]\cmd_pipe_plus.mc_bank_reg[2] ;
  wire \cmd_pipe_plus.mc_data_offset_reg[0] ;
  wire \cmd_pipe_plus.mc_ras_n_reg[0] ;
  wire [0:0]\cmd_pipe_plus.mc_we_n_reg[0] ;
  wire \cmd_pipe_plus.mc_we_n_reg[0]_0 ;
  wire [2:0]col_data_buf_addr;
  wire \col_mux.col_periodic_rd_r_i_2_n_0 ;
  wire \col_mux.col_periodic_rd_r_i_3_n_0 ;
  wire \col_mux.col_rd_wr_r_i_2_n_0 ;
  wire col_periodic_rd_r;
  wire col_rd_wr;
  wire col_rd_wr_r;
  wire col_size;
  wire col_size_r;
  wire col_wait_r;
  wire col_wait_r_3;
  wire col_wait_r_4;
  wire \data_valid_2_1.offset_r[0]_i_2_n_0 ;
  wire [3:0]\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ;
  wire demand_priority_r;
  wire demand_priority_r_reg;
  wire demand_priority_r_reg_0;
  wire demand_priority_r_reg_1;
  wire demand_priority_r_reg_2;
  wire demanded_prior_r_reg;
  wire \grant_r[0]_i_1_n_0 ;
  wire \grant_r[1]_i_11_n_0 ;
  wire \grant_r[1]_i_1_n_0 ;
  wire \grant_r[1]_i_2_n_0 ;
  wire \grant_r[1]_i_4_n_0 ;
  wire \grant_r[1]_i_5_n_0 ;
  wire \grant_r[1]_i_6_n_0 ;
  wire \grant_r[1]_i_9_n_0 ;
  wire \grant_r[2]_i_1__0_n_0 ;
  wire \grant_r[2]_i_2_n_0 ;
  wire \grant_r[2]_i_3__0_n_0 ;
  wire \grant_r[3]_i_10__0_n_0 ;
  wire \grant_r[3]_i_1_n_0 ;
  wire \grant_r[3]_i_2_n_0 ;
  wire \grant_r[3]_i_3_n_0 ;
  wire \grant_r[3]_i_5_n_0 ;
  wire \grant_r[3]_i_7_n_0 ;
  wire \grant_r_reg[2]_0 ;
  wire \grant_r_reg[3]_0 ;
  wire \grant_r_reg[3]_1 ;
  wire granted_col_ns;
  wire granted_col_r_reg;
  wire granted_col_r_reg_0;
  wire int_read_this_rank;
  wire [3:0]last_master_r;
  wire \last_master_r[0]_i_1_n_0 ;
  wire \last_master_r[1]_i_1_n_0 ;
  wire \last_master_r[2]_i_1__0_n_0 ;
  wire \last_master_r[3]_i_1_n_0 ;
  wire mc_aux_out_r_1;
  wire mc_aux_out_r_2;
  wire [0:0]mc_cmd_ns;
  wire [0:0]mc_data_offset_ns;
  wire [0:0]mc_odt_ns;
  wire ofs_rdy_r;
  wire ofs_rdy_r_1;
  wire ofs_rdy_r_2;
  wire ofs_rdy_r_5;
  wire \order_q_r_reg[0] ;
  wire \order_q_r_reg[1] ;
  wire \order_q_r_reg[1]_0 ;
  wire override_demand_r;
  wire override_demand_r_reg;
  wire override_demand_r_reg_0;
  wire override_demand_r_reg_1;
  wire [0:0]p_0_out;
  wire \periodic_rd_generation.read_this_rank_r_i_2_n_0 ;
  wire [0:0]\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1] ;
  wire ras_timer_zero_r_reg;
  wire ras_timer_zero_r_reg_0;
  wire ras_timer_zero_r_reg_1;
  wire ras_timer_zero_r_reg_2;
  wire [3:0]rd_this_rank_r;
  wire [3:0]rd_wr_r;
  wire rd_wr_r_lcl_reg;
  wire rd_wr_r_lcl_reg_0;
  wire \read_fifo.fifo_ram[0].RAM32M0_i_10_n_0 ;
  wire \read_fifo.fifo_ram[0].RAM32M0_i_11_n_0 ;
  wire \read_fifo.fifo_ram[0].RAM32M0_i_12_n_0 ;
  wire \read_fifo.fifo_ram[0].RAM32M0_i_13_n_0 ;
  wire read_this_rank;
  wire read_this_rank_r1;
  wire [11:0]req_bank_r;
  wire req_bank_rdy_r;
  wire req_bank_rdy_r_10;
  wire req_bank_rdy_r_11;
  wire req_bank_rdy_r_9;
  wire [6:0]\req_col_r_reg[9] ;
  wire [6:0]\req_col_r_reg[9]_0 ;
  wire [6:0]\req_col_r_reg[9]_1 ;
  wire [6:0]\req_col_r_reg[9]_2 ;
  wire [15:0]req_data_buf_addr_r;
  wire [3:0]req_periodic_rd_r;
  wire rnk_config_strobe;
  wire [4:0]rnk_config_strobe_0;
  wire rnk_config_valid_r_lcl_reg;
  wire rstdiv0_sync_r1_reg_rep__10;
  wire rstdiv0_sync_r1_reg_rep__10_0;
  wire rstdiv0_sync_r1_reg_rep__11;
  wire rstdiv0_sync_r1_reg_rep__12;
  wire \rtw_timer.rtw_cnt_r_reg[2] ;
  wire \rtw_timer.rtw_cnt_r_reg[2]_0 ;
  wire [1:0]\rtw_timer.rtw_cnt_r_reg[2]_1 ;
  wire \starve_limit_cntr_r_reg[0] ;
  wire [3:0]wr_this_rank_r;
  wire \wtr_timer.wtr_cnt_r_reg[0] ;
  wire \wtr_timer.wtr_cnt_r_reg[0]_0 ;
  wire \wtr_timer.wtr_cnt_r_reg[1] ;

  LUT6 #(
    .INIT(64'hDF00DFDFDF00DF00)) 
    \cmd_pipe_plus.mc_address[10]_i_1 
       (.I0(granted_col_r_reg_0),
        .I1(auto_pre_r),
        .I2(Q[3]),
        .I3(\cmd_pipe_plus.mc_address[10]_i_2_n_0 ),
        .I4(\cmd_pipe_plus.mc_address[10]_i_3_n_0 ),
        .I5(auto_pre_r_6),
        .O(\cmd_pipe_plus.mc_address_reg[10] [7]));
  LUT6 #(
    .INIT(64'hFFFFFDDDDDDDFDDD)) 
    \cmd_pipe_plus.mc_address[10]_i_2 
       (.I0(granted_col_r_reg_0),
        .I1(Q[3]),
        .I2(auto_pre_r_7),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(auto_pre_r_8),
        .O(\cmd_pipe_plus.mc_address[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \cmd_pipe_plus.mc_address[10]_i_3 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\cmd_pipe_plus.mc_address[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hDF00DFDFDF00DF00)) 
    \cmd_pipe_plus.mc_address[3]_i_1 
       (.I0(granted_col_r_reg_0),
        .I1(\req_col_r_reg[9] [0]),
        .I2(Q[3]),
        .I3(\cmd_pipe_plus.mc_address[3]_i_2_n_0 ),
        .I4(\cmd_pipe_plus.mc_address[10]_i_3_n_0 ),
        .I5(\req_col_r_reg[9]_0 [0]),
        .O(\cmd_pipe_plus.mc_address_reg[10] [0]));
  LUT6 #(
    .INIT(64'hFFFFFDDDDDDDFDDD)) 
    \cmd_pipe_plus.mc_address[3]_i_2 
       (.I0(granted_col_r_reg_0),
        .I1(Q[3]),
        .I2(\req_col_r_reg[9]_1 [0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(\req_col_r_reg[9]_2 [0]),
        .O(\cmd_pipe_plus.mc_address[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDF00DFDFDF00DF00)) 
    \cmd_pipe_plus.mc_address[4]_i_1 
       (.I0(granted_col_r_reg_0),
        .I1(\req_col_r_reg[9] [1]),
        .I2(Q[3]),
        .I3(\cmd_pipe_plus.mc_address[4]_i_2_n_0 ),
        .I4(\cmd_pipe_plus.mc_address[10]_i_3_n_0 ),
        .I5(\req_col_r_reg[9]_0 [1]),
        .O(\cmd_pipe_plus.mc_address_reg[10] [1]));
  LUT6 #(
    .INIT(64'hFFFFFDDDDDDDFDDD)) 
    \cmd_pipe_plus.mc_address[4]_i_2 
       (.I0(granted_col_r_reg_0),
        .I1(Q[3]),
        .I2(\req_col_r_reg[9]_1 [1]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(\req_col_r_reg[9]_2 [1]),
        .O(\cmd_pipe_plus.mc_address[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDF00DFDFDF00DF00)) 
    \cmd_pipe_plus.mc_address[5]_i_1 
       (.I0(granted_col_r_reg_0),
        .I1(\req_col_r_reg[9] [2]),
        .I2(Q[3]),
        .I3(\cmd_pipe_plus.mc_address[5]_i_2_n_0 ),
        .I4(\cmd_pipe_plus.mc_address[10]_i_3_n_0 ),
        .I5(\req_col_r_reg[9]_0 [2]),
        .O(\cmd_pipe_plus.mc_address_reg[10] [2]));
  LUT6 #(
    .INIT(64'hFFFFFDDDDDDDFDDD)) 
    \cmd_pipe_plus.mc_address[5]_i_2 
       (.I0(granted_col_r_reg_0),
        .I1(Q[3]),
        .I2(\req_col_r_reg[9]_1 [2]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(\req_col_r_reg[9]_2 [2]),
        .O(\cmd_pipe_plus.mc_address[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDF00DFDFDF00DF00)) 
    \cmd_pipe_plus.mc_address[6]_i_1 
       (.I0(granted_col_r_reg_0),
        .I1(\req_col_r_reg[9] [3]),
        .I2(Q[3]),
        .I3(\cmd_pipe_plus.mc_address[6]_i_2_n_0 ),
        .I4(\cmd_pipe_plus.mc_address[10]_i_3_n_0 ),
        .I5(\req_col_r_reg[9]_0 [3]),
        .O(\cmd_pipe_plus.mc_address_reg[10] [3]));
  LUT6 #(
    .INIT(64'hFFFFFDDDDDDDFDDD)) 
    \cmd_pipe_plus.mc_address[6]_i_2 
       (.I0(granted_col_r_reg_0),
        .I1(Q[3]),
        .I2(\req_col_r_reg[9]_1 [3]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(\req_col_r_reg[9]_2 [3]),
        .O(\cmd_pipe_plus.mc_address[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDF00DFDFDF00DF00)) 
    \cmd_pipe_plus.mc_address[7]_i_1 
       (.I0(granted_col_r_reg_0),
        .I1(\req_col_r_reg[9] [4]),
        .I2(Q[3]),
        .I3(\cmd_pipe_plus.mc_address[7]_i_2_n_0 ),
        .I4(\cmd_pipe_plus.mc_address[10]_i_3_n_0 ),
        .I5(\req_col_r_reg[9]_0 [4]),
        .O(\cmd_pipe_plus.mc_address_reg[10] [4]));
  LUT6 #(
    .INIT(64'hFFFFFDDDDDDDFDDD)) 
    \cmd_pipe_plus.mc_address[7]_i_2 
       (.I0(granted_col_r_reg_0),
        .I1(Q[3]),
        .I2(\req_col_r_reg[9]_1 [4]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(\req_col_r_reg[9]_2 [4]),
        .O(\cmd_pipe_plus.mc_address[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDF00DFDFDF00DF00)) 
    \cmd_pipe_plus.mc_address[8]_i_1 
       (.I0(granted_col_r_reg_0),
        .I1(\req_col_r_reg[9] [5]),
        .I2(Q[3]),
        .I3(\cmd_pipe_plus.mc_address[8]_i_2_n_0 ),
        .I4(\cmd_pipe_plus.mc_address[10]_i_3_n_0 ),
        .I5(\req_col_r_reg[9]_0 [5]),
        .O(\cmd_pipe_plus.mc_address_reg[10] [5]));
  LUT6 #(
    .INIT(64'hFFFFFDDDDDDDFDDD)) 
    \cmd_pipe_plus.mc_address[8]_i_2 
       (.I0(granted_col_r_reg_0),
        .I1(Q[3]),
        .I2(\req_col_r_reg[9]_1 [5]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(\req_col_r_reg[9]_2 [5]),
        .O(\cmd_pipe_plus.mc_address[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDF00DFDFDF00DF00)) 
    \cmd_pipe_plus.mc_address[9]_i_1 
       (.I0(granted_col_r_reg_0),
        .I1(\req_col_r_reg[9] [6]),
        .I2(Q[3]),
        .I3(\cmd_pipe_plus.mc_address[9]_i_2_n_0 ),
        .I4(\cmd_pipe_plus.mc_address[10]_i_3_n_0 ),
        .I5(\req_col_r_reg[9]_0 [6]),
        .O(\cmd_pipe_plus.mc_address_reg[10] [6]));
  LUT6 #(
    .INIT(64'hFFFFFDDDDDDDFDDD)) 
    \cmd_pipe_plus.mc_address[9]_i_2 
       (.I0(granted_col_r_reg_0),
        .I1(Q[3]),
        .I2(\req_col_r_reg[9]_1 [6]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(\req_col_r_reg[9]_2 [6]),
        .O(\cmd_pipe_plus.mc_address[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cmd_pipe_plus.mc_aux_out0[1]_i_1 
       (.I0(\col_mux.col_rd_wr_r_i_2_n_0 ),
        .I1(granted_col_r_reg_0),
        .O(\cmd_pipe_plus.mc_aux_out0_reg[1] ));
  LUT6 #(
    .INIT(64'hDF00DFDFDF00DF00)) 
    \cmd_pipe_plus.mc_bank[0]_i_1 
       (.I0(granted_col_r_reg_0),
        .I1(req_bank_r[9]),
        .I2(Q[3]),
        .I3(\cmd_pipe_plus.mc_bank[0]_i_2_n_0 ),
        .I4(\cmd_pipe_plus.mc_address[10]_i_3_n_0 ),
        .I5(req_bank_r[0]),
        .O(\cmd_pipe_plus.mc_bank_reg[2] [0]));
  LUT6 #(
    .INIT(64'hFFFFFDDDDDDDFDDD)) 
    \cmd_pipe_plus.mc_bank[0]_i_2 
       (.I0(granted_col_r_reg_0),
        .I1(Q[3]),
        .I2(req_bank_r[3]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(req_bank_r[6]),
        .O(\cmd_pipe_plus.mc_bank[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDF00DFDFDF00DF00)) 
    \cmd_pipe_plus.mc_bank[1]_i_1 
       (.I0(granted_col_r_reg_0),
        .I1(req_bank_r[10]),
        .I2(Q[3]),
        .I3(\cmd_pipe_plus.mc_bank[1]_i_2_n_0 ),
        .I4(\cmd_pipe_plus.mc_address[10]_i_3_n_0 ),
        .I5(req_bank_r[1]),
        .O(\cmd_pipe_plus.mc_bank_reg[2] [1]));
  LUT6 #(
    .INIT(64'hFFFFFDDDDDDDFDDD)) 
    \cmd_pipe_plus.mc_bank[1]_i_2 
       (.I0(granted_col_r_reg_0),
        .I1(Q[3]),
        .I2(req_bank_r[4]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(req_bank_r[7]),
        .O(\cmd_pipe_plus.mc_bank[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDF00DFDFDF00DF00)) 
    \cmd_pipe_plus.mc_bank[2]_i_1 
       (.I0(granted_col_r_reg_0),
        .I1(req_bank_r[11]),
        .I2(Q[3]),
        .I3(\cmd_pipe_plus.mc_bank[2]_i_2_n_0 ),
        .I4(\cmd_pipe_plus.mc_address[10]_i_3_n_0 ),
        .I5(req_bank_r[2]),
        .O(\cmd_pipe_plus.mc_bank_reg[2] [2]));
  LUT6 #(
    .INIT(64'hFFFFFDDDDDDDFDDD)) 
    \cmd_pipe_plus.mc_bank[2]_i_2 
       (.I0(granted_col_r_reg_0),
        .I1(Q[3]),
        .I2(req_bank_r[5]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(req_bank_r[8]),
        .O(\cmd_pipe_plus.mc_bank[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cmd_pipe_plus.mc_cmd[1]_i_1 
       (.I0(granted_col_r_reg_0),
        .I1(\col_mux.col_rd_wr_r_i_2_n_0 ),
        .O(mc_cmd_ns));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \cmd_pipe_plus.mc_data_offset[1]_i_1 
       (.I0(\col_mux.col_rd_wr_r_i_2_n_0 ),
        .I1(\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1] ),
        .I2(granted_col_r_reg_0),
        .O(mc_data_offset_ns));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \cmd_pipe_plus.mc_data_offset[5]_i_1 
       (.I0(\col_mux.col_rd_wr_r_i_2_n_0 ),
        .I1(granted_col_r_reg_0),
        .O(\cmd_pipe_plus.mc_data_offset_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \cmd_pipe_plus.mc_odt[0]_i_1 
       (.I0(granted_col_r_reg_0),
        .I1(\col_mux.col_rd_wr_r_i_2_n_0 ),
        .I2(mc_aux_out_r_1),
        .I3(\cmd_pipe_plus.mc_aux_out0_reg[1]_0 ),
        .I4(mc_aux_out_r_2),
        .O(mc_odt_ns));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \cmd_pipe_plus.mc_ras_n[0]_i_1 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(granted_col_r_reg_0),
        .O(\cmd_pipe_plus.mc_ras_n_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \cmd_pipe_plus.mc_we_n[0]_i_1 
       (.I0(\cmd_pipe_plus.mc_we_n_reg[0]_0 ),
        .I1(granted_col_r_reg_0),
        .O(\cmd_pipe_plus.mc_we_n_reg[0] ));
  LUT6 #(
    .INIT(64'hFEFFFEEEFEEEFEEE)) 
    \col_mux.col_periodic_rd_r_i_1 
       (.I0(\col_mux.col_periodic_rd_r_i_2_n_0 ),
        .I1(\col_mux.col_periodic_rd_r_i_3_n_0 ),
        .I2(req_periodic_rd_r[3]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(req_periodic_rd_r[2]),
        .O(DIA[1]));
  LUT6 #(
    .INIT(64'h1101100010001000)) 
    \col_mux.col_periodic_rd_r_i_2 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(req_periodic_rd_r[1]),
        .I4(Q[0]),
        .I5(req_periodic_rd_r[0]),
        .O(\col_mux.col_periodic_rd_r_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \col_mux.col_periodic_rd_r_i_3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(col_periodic_rd_r),
        .I5(rstdiv0_sync_r1_reg_rep__12),
        .O(\col_mux.col_periodic_rd_r_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \col_mux.col_rd_wr_r_i_1 
       (.I0(\col_mux.col_rd_wr_r_i_2_n_0 ),
        .O(col_rd_wr));
  LUT6 #(
    .INIT(64'h00000000FFFEFFFF)) 
    \col_mux.col_rd_wr_r_i_2 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(col_rd_wr_r),
        .I5(\cmd_pipe_plus.mc_we_n_reg[0]_0 ),
        .O(\col_mux.col_rd_wr_r_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFEFFFFFFFE)) 
    \col_mux.col_size_r_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(col_size_r),
        .I5(rstdiv0_sync_r1_reg_rep__12),
        .O(col_size));
  LUT6 #(
    .INIT(64'h00000000FFFB0000)) 
    \data_valid_2_1.offset_r[0]_i_1 
       (.I0(col_size_r),
        .I1(\data_valid_2_1.offset_r[0]_i_2_n_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(granted_col_r_reg_0),
        .I5(rstdiv0_sync_r1_reg_rep__12),
        .O(p_0_out));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \data_valid_2_1.offset_r[0]_i_2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .O(\data_valid_2_1.offset_r[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'h08)) 
    demand_priority_r_i_4
       (.I0(req_bank_rdy_r),
        .I1(granted_col_r_reg_0),
        .I2(Q[3]),
        .O(demand_priority_r_reg));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT3 #(
    .INIT(8'h08)) 
    demand_priority_r_i_4__0
       (.I0(req_bank_rdy_r_9),
        .I1(granted_col_r_reg_0),
        .I2(Q[0]),
        .O(demand_priority_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'h08)) 
    demand_priority_r_i_4__1
       (.I0(req_bank_rdy_r_10),
        .I1(granted_col_r_reg_0),
        .I2(Q[1]),
        .O(demand_priority_r_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'h08)) 
    demand_priority_r_i_4__2
       (.I0(req_bank_rdy_r_11),
        .I1(granted_col_r_reg_0),
        .I2(Q[2]),
        .O(demand_priority_r_reg_2));
  LUT4 #(
    .INIT(16'h00A8)) 
    \grant_r[0]_i_1 
       (.I0(\grant_r[2]_i_2_n_0 ),
        .I1(\grant_r[3]_i_5_n_0 ),
        .I2(rd_wr_r_lcl_reg_0),
        .I3(\grant_r[1]_i_2_n_0 ),
        .O(\grant_r[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000088FA)) 
    \grant_r[1]_i_1 
       (.I0(\grant_r[1]_i_2_n_0 ),
        .I1(rd_wr_r_lcl_reg_0),
        .I2(\grant_r[2]_i_3__0_n_0 ),
        .I3(\last_master_r[1]_i_1_n_0 ),
        .I4(\grant_r[1]_i_4_n_0 ),
        .I5(\grant_r[1]_i_5_n_0 ),
        .O(\grant_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDDDDDFDDDFDF)) 
    \grant_r[1]_i_11 
       (.I0(rnk_config_valid_r_lcl_reg),
        .I1(granted_col_r_reg_0),
        .I2(demand_priority_r),
        .I3(\grant_r_reg[3]_1 ),
        .I4(demanded_prior_r_reg),
        .I5(override_demand_r),
        .O(\grant_r[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEFFFEFEFFFF)) 
    \grant_r[1]_i_2 
       (.I0(\grant_r[1]_i_6_n_0 ),
        .I1(override_demand_r_reg_0),
        .I2(\order_q_r_reg[1]_0 ),
        .I3(rstdiv0_sync_r1_reg_rep__10),
        .I4(granted_col_r_reg),
        .I5(rd_wr_r[0]),
        .O(\grant_r[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h45400000)) 
    \grant_r[1]_i_4 
       (.I0(rstdiv0_sync_r1_reg_rep__12),
        .I1(Q[2]),
        .I2(granted_col_r_reg_0),
        .I3(last_master_r[2]),
        .I4(\grant_r_reg[3]_0 ),
        .O(\grant_r[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFCFFFDFFFFFFFD)) 
    \grant_r[1]_i_5 
       (.I0(granted_col_r_reg),
        .I1(\grant_r[1]_i_9_n_0 ),
        .I2(\order_q_r_reg[1] ),
        .I3(\grant_r[1]_i_11_n_0 ),
        .I4(rd_wr_r[1]),
        .I5(rstdiv0_sync_r1_reg_rep__10),
        .O(\grant_r[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFDFFFFF)) 
    \grant_r[1]_i_6 
       (.I0(rnk_config_valid_r_lcl_reg),
        .I1(granted_col_r_reg_0),
        .I2(col_wait_r_4),
        .I3(Q[0]),
        .I4(ofs_rdy_r_5),
        .I5(override_demand_r_reg),
        .O(\grant_r[1]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \grant_r[1]_i_9 
       (.I0(override_demand_r_reg),
        .I1(ofs_rdy_r_2),
        .I2(Q[1]),
        .I3(col_wait_r_3),
        .O(\grant_r[1]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h8808)) 
    \grant_r[2]_i_1__0 
       (.I0(\grant_r[2]_i_2_n_0 ),
        .I1(rd_wr_r_lcl_reg),
        .I2(\grant_r[3]_i_2_n_0 ),
        .I3(\grant_r[2]_i_3__0_n_0 ),
        .O(\grant_r[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT4 #(
    .INIT(16'h0DDD)) 
    \grant_r[2]_i_2 
       (.I0(\last_master_r[0]_i_1_n_0 ),
        .I1(\grant_r[1]_i_5_n_0 ),
        .I2(\grant_r_reg[3]_0 ),
        .I3(\last_master_r[2]_i_1__0_n_0 ),
        .O(\grant_r[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0005000000050303)) 
    \grant_r[2]_i_3__0 
       (.I0(Q[3]),
        .I1(last_master_r[3]),
        .I2(rstdiv0_sync_r1_reg_rep__11),
        .I3(Q[2]),
        .I4(granted_col_r_reg_0),
        .I5(last_master_r[2]),
        .O(\grant_r[2]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hC000D0D000000000)) 
    \grant_r[3]_i_1 
       (.I0(\grant_r[3]_i_2_n_0 ),
        .I1(\grant_r[3]_i_3_n_0 ),
        .I2(\grant_r_reg[3]_0 ),
        .I3(\grant_r[3]_i_5_n_0 ),
        .I4(rd_wr_r_lcl_reg),
        .I5(\grant_r[3]_i_7_n_0 ),
        .O(\grant_r[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT5 #(
    .INIT(32'hFFFFFDFF)) 
    \grant_r[3]_i_10__0 
       (.I0(rnk_config_valid_r_lcl_reg),
        .I1(granted_col_r_reg_0),
        .I2(Q[3]),
        .I3(ofs_rdy_r_1),
        .I4(override_demand_r_reg),
        .O(\grant_r[3]_i_10__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \grant_r[3]_i_13 
       (.I0(override_demand_r_reg),
        .I1(ofs_rdy_r),
        .I2(Q[2]),
        .I3(col_wait_r),
        .O(\grant_r_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \grant_r[3]_i_2 
       (.I0(\grant_r[1]_i_5_n_0 ),
        .I1(\grant_r[1]_i_2_n_0 ),
        .O(\grant_r[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT4 #(
    .INIT(16'h0151)) 
    \grant_r[3]_i_3 
       (.I0(rstdiv0_sync_r1_reg_rep__11),
        .I1(last_master_r[3]),
        .I2(granted_col_r_reg_0),
        .I3(Q[3]),
        .O(\grant_r[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0003000200000002)) 
    \grant_r[3]_i_4 
       (.I0(granted_col_r_reg),
        .I1(\order_q_r_reg[0] ),
        .I2(\grant_r[3]_i_10__0_n_0 ),
        .I3(override_demand_r_reg_1),
        .I4(rd_wr_r[3]),
        .I5(rstdiv0_sync_r1_reg_rep__10),
        .O(\grant_r_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hF0F5F0F0F0F5F3F3)) 
    \grant_r[3]_i_5 
       (.I0(Q[1]),
        .I1(last_master_r[1]),
        .I2(rstdiv0_sync_r1_reg_rep__11),
        .I3(Q[0]),
        .I4(granted_col_r_reg_0),
        .I5(last_master_r[0]),
        .O(\grant_r[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hEFEEEFFF)) 
    \grant_r[3]_i_7 
       (.I0(\grant_r[1]_i_5_n_0 ),
        .I1(rstdiv0_sync_r1_reg_rep__12),
        .I2(Q[0]),
        .I3(granted_col_r_reg_0),
        .I4(last_master_r[0]),
        .O(\grant_r[3]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hF0F0F0F1)) 
    \grant_r[3]_i_8__0 
       (.I0(\rtw_timer.rtw_cnt_r_reg[2]_0 ),
        .I1(\rtw_timer.rtw_cnt_r_reg[2] ),
        .I2(rstdiv0_sync_r1_reg_rep__10_0),
        .I3(\rtw_timer.rtw_cnt_r_reg[2]_1 [0]),
        .I4(\rtw_timer.rtw_cnt_r_reg[2]_1 [1]),
        .O(granted_col_r_reg));
  FDRE \grant_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\grant_r[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \grant_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\grant_r[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \grant_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\grant_r[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \grant_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\grant_r[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFBF)) 
    granted_col_r_i_1
       (.I0(rd_wr_r_lcl_reg),
        .I1(\grant_r[1]_i_2_n_0 ),
        .I2(\grant_r[1]_i_5_n_0 ),
        .I3(\grant_r_reg[3]_0 ),
        .O(granted_col_ns));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \last_master_r[0]_i_1 
       (.I0(last_master_r[0]),
        .I1(granted_col_r_reg_0),
        .I2(Q[0]),
        .I3(rstdiv0_sync_r1_reg_rep__11),
        .O(\last_master_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \last_master_r[1]_i_1 
       (.I0(last_master_r[1]),
        .I1(granted_col_r_reg_0),
        .I2(Q[1]),
        .I3(rstdiv0_sync_r1_reg_rep__11),
        .O(\last_master_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \last_master_r[2]_i_1__0 
       (.I0(last_master_r[2]),
        .I1(granted_col_r_reg_0),
        .I2(Q[2]),
        .I3(rstdiv0_sync_r1_reg_rep__11),
        .O(\last_master_r[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT4 #(
    .INIT(16'hFFB8)) 
    \last_master_r[3]_i_1 
       (.I0(Q[3]),
        .I1(granted_col_r_reg_0),
        .I2(last_master_r[3]),
        .I3(rstdiv0_sync_r1_reg_rep__11),
        .O(\last_master_r[3]_i_1_n_0 ));
  FDRE \last_master_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\last_master_r[0]_i_1_n_0 ),
        .Q(last_master_r[0]),
        .R(1'b0));
  FDRE \last_master_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\last_master_r[1]_i_1_n_0 ),
        .Q(last_master_r[1]),
        .R(1'b0));
  FDRE \last_master_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\last_master_r[2]_i_1__0_n_0 ),
        .Q(last_master_r[2]),
        .R(1'b0));
  FDRE \last_master_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\last_master_r[3]_i_1_n_0 ),
        .Q(last_master_r[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    override_demand_r_i_1
       (.I0(rnk_config_strobe_0[1]),
        .I1(rnk_config_strobe_0[2]),
        .I2(rnk_config_strobe),
        .I3(rnk_config_strobe_0[0]),
        .I4(rnk_config_strobe_0[4]),
        .I5(rnk_config_strobe_0[3]),
        .O(override_demand_r_reg));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \periodic_rd_generation.periodic_rd_timer_r[2]_i_2 
       (.I0(read_this_rank_r1),
        .I1(\periodic_rd_generation.read_this_rank_r_i_2_n_0 ),
        .I2(Q[2]),
        .I3(rd_this_rank_r[2]),
        .I4(Q[1]),
        .I5(rd_this_rank_r[1]),
        .O(int_read_this_rank));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \periodic_rd_generation.read_this_rank_r_i_1 
       (.I0(\periodic_rd_generation.read_this_rank_r_i_2_n_0 ),
        .I1(Q[2]),
        .I2(rd_this_rank_r[2]),
        .I3(Q[1]),
        .I4(rd_this_rank_r[1]),
        .O(read_this_rank));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \periodic_rd_generation.read_this_rank_r_i_2 
       (.I0(Q[3]),
        .I1(rd_this_rank_r[3]),
        .I2(Q[0]),
        .I3(rd_this_rank_r[0]),
        .O(\periodic_rd_generation.read_this_rank_r_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ras_timer_zero_r_i_2
       (.I0(Q[1]),
        .I1(rd_wr_r[1]),
        .O(ras_timer_zero_r_reg));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ras_timer_zero_r_i_2__0
       (.I0(Q[2]),
        .I1(rd_wr_r[2]),
        .O(ras_timer_zero_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ras_timer_zero_r_i_2__1
       (.I0(Q[3]),
        .I1(rd_wr_r[3]),
        .O(ras_timer_zero_r_reg_1));
  LUT2 #(
    .INIT(4'h2)) 
    ras_timer_zero_r_i_2__2
       (.I0(Q[0]),
        .I1(rd_wr_r[0]),
        .O(ras_timer_zero_r_reg_2));
  LUT5 #(
    .INIT(32'hFFCA00CA)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_1 
       (.I0(\read_fifo.fifo_ram[0].RAM32M0_i_10_n_0 ),
        .I1(req_data_buf_addr_r[11]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(req_data_buf_addr_r[15]),
        .O(DIA[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_10 
       (.I0(req_data_buf_addr_r[7]),
        .I1(Q[1]),
        .I2(req_data_buf_addr_r[3]),
        .I3(Q[0]),
        .I4(\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] [3]),
        .O(\read_fifo.fifo_ram[0].RAM32M0_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_11 
       (.I0(req_data_buf_addr_r[6]),
        .I1(Q[1]),
        .I2(req_data_buf_addr_r[2]),
        .I3(Q[0]),
        .I4(\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] [2]),
        .O(\read_fifo.fifo_ram[0].RAM32M0_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_12 
       (.I0(req_data_buf_addr_r[5]),
        .I1(Q[1]),
        .I2(req_data_buf_addr_r[1]),
        .I3(Q[0]),
        .I4(\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] [1]),
        .O(\read_fifo.fifo_ram[0].RAM32M0_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_13 
       (.I0(req_data_buf_addr_r[4]),
        .I1(Q[1]),
        .I2(req_data_buf_addr_r[0]),
        .I3(Q[0]),
        .I4(\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] [0]),
        .O(\read_fifo.fifo_ram[0].RAM32M0_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFCA00CA)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_2 
       (.I0(\read_fifo.fifo_ram[0].RAM32M0_i_11_n_0 ),
        .I1(req_data_buf_addr_r[10]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(req_data_buf_addr_r[14]),
        .O(col_data_buf_addr[2]));
  LUT5 #(
    .INIT(32'hFFCA00CA)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_3 
       (.I0(\read_fifo.fifo_ram[0].RAM32M0_i_12_n_0 ),
        .I1(req_data_buf_addr_r[9]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(req_data_buf_addr_r[13]),
        .O(col_data_buf_addr[1]));
  LUT5 #(
    .INIT(32'hFFCA00CA)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_4 
       (.I0(\read_fifo.fifo_ram[0].RAM32M0_i_13_n_0 ),
        .I1(req_data_buf_addr_r[8]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(req_data_buf_addr_r[12]),
        .O(col_data_buf_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \read_fifo.head_r[4]_i_1 
       (.I0(DIC),
        .I1(granted_col_r_reg_0),
        .I2(\col_mux.col_rd_wr_r_i_2_n_0 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT5 #(
    .INIT(32'hFFFFE4A0)) 
    \rtw_timer.rtw_cnt_r[1]_i_2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(rd_wr_r[3]),
        .I3(rd_wr_r[2]),
        .I4(\rtw_timer.rtw_cnt_r_reg[2] ),
        .O(\cmd_pipe_plus.mc_we_n_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT4 #(
    .INIT(16'hCCA0)) 
    \rtw_timer.rtw_cnt_r[2]_i_2 
       (.I0(rd_wr_r[2]),
        .I1(rd_wr_r[3]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\rtw_timer.rtw_cnt_r_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h0302030000020000)) 
    \rtw_timer.rtw_cnt_r[2]_i_3 
       (.I0(Q[0]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(rd_wr_r[0]),
        .I5(rd_wr_r[1]),
        .O(\rtw_timer.rtw_cnt_r_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \starve_limit_cntr_r[2]_i_2 
       (.I0(Q[3]),
        .I1(granted_col_r_reg_0),
        .O(\starve_limit_cntr_r_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT4 #(
    .INIT(16'h0777)) 
    \wtr_timer.wtr_cnt_r[0]_i_2 
       (.I0(wr_this_rank_r[2]),
        .I1(Q[2]),
        .I2(wr_this_rank_r[1]),
        .I3(Q[1]),
        .O(\wtr_timer.wtr_cnt_r_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \wtr_timer.wtr_cnt_r[0]_i_3 
       (.I0(wr_this_rank_r[3]),
        .I1(Q[3]),
        .I2(wr_this_rank_r[0]),
        .I3(Q[0]),
        .O(\wtr_timer.wtr_cnt_r_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT5 #(
    .INIT(32'h00000777)) 
    \wtr_timer.wtr_cnt_r[2]_i_2 
       (.I0(Q[1]),
        .I1(wr_this_rank_r[1]),
        .I2(Q[2]),
        .I3(wr_this_rank_r[2]),
        .I4(\wtr_timer.wtr_cnt_r_reg[0] ),
        .O(\wtr_timer.wtr_cnt_r_reg[1] ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_tempmon" *) 
module ddr_axi_mig_7series_v2_4_tempmon
   (device_temp_sync_r4_neq_r3,
    D,
    device_temp_i,
    CLK,
    SR);
  output device_temp_sync_r4_neq_r3;
  output [11:0]D;
  input [11:0]device_temp_i;
  input CLK;
  input [0:0]SR;

  wire CLK;
  wire [11:0]D;
  wire [0:0]SR;
  wire \device_temp_101[11]_i_4_n_0 ;
  wire \device_temp_101[11]_i_5_n_0 ;
  wire \device_temp_101[11]_i_6_n_0 ;
  wire \device_temp_101[11]_i_7_n_0 ;
  wire \device_temp_101[11]_i_8_n_0 ;
  wire [11:0]device_temp_lcl;
  (* ASYNC_REG = "true" *) wire [11:0]device_temp_r;
  wire \device_temp_r[11]_i_1_n_0 ;
  (* ASYNC_REG = "true" *) wire [11:0]device_temp_sync_r1;
  (* ASYNC_REG = "true" *) wire [11:0]device_temp_sync_r2;
  (* ASYNC_REG = "true" *) (* syn_srlstyle = "registers" *) wire [11:0]device_temp_sync_r3;
  (* ASYNC_REG = "true" *) wire [11:0]device_temp_sync_r4;
  wire device_temp_sync_r4_neq_r3;
  wire device_temp_sync_r4_neq_r3_i_2_n_0;
  wire device_temp_sync_r4_neq_r3_i_3_n_0;
  wire device_temp_sync_r4_neq_r3_i_4_n_0;
  wire device_temp_sync_r4_neq_r3_i_5_n_0;
  wire device_temp_sync_r4_neq_r3_reg_i_1_n_0;
  wire device_temp_sync_r4_neq_r3_reg_i_1_n_1;
  wire device_temp_sync_r4_neq_r3_reg_i_1_n_2;
  wire device_temp_sync_r4_neq_r3_reg_i_1_n_3;
  (* ASYNC_REG = "true" *) wire [11:0]device_temp_sync_r5;
  wire [3:0]p_0_in;
  wire \sync_cntr[2]_i_1_n_0 ;
  wire \sync_cntr[3]_i_2_n_0 ;
  wire [3:0]sync_cntr_reg__0;
  wire \u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high ;
  wire \u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ;
  wire [3:0]NLW_device_temp_sync_r4_neq_r3_reg_i_1_O_UNCONNECTED;

  assign device_temp_lcl = device_temp_i[11:0];
  LUT3 #(
    .INIT(8'h10)) 
    \device_temp_101[0]_i_1 
       (.I0(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high ),
        .I1(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I2(device_temp_r[0]),
        .O(D[0]));
  LUT3 #(
    .INIT(8'hBA)) 
    \device_temp_101[10]_i_1 
       (.I0(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high ),
        .I1(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I2(device_temp_r[10]),
        .O(D[10]));
  LUT3 #(
    .INIT(8'hFE)) 
    \device_temp_101[11]_i_1 
       (.I0(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high ),
        .I1(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I2(device_temp_r[11]),
        .O(D[11]));
  LUT5 #(
    .INIT(32'h0000EF0F)) 
    \device_temp_101[11]_i_2 
       (.I0(device_temp_r[1]),
        .I1(device_temp_r[0]),
        .I2(\device_temp_101[11]_i_4_n_0 ),
        .I3(device_temp_r[2]),
        .I4(\device_temp_101[11]_i_5_n_0 ),
        .O(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high ));
  LUT6 #(
    .INIT(64'h000000000002AAAA)) 
    \device_temp_101[11]_i_3 
       (.I0(\device_temp_101[11]_i_6_n_0 ),
        .I1(device_temp_r[8]),
        .I2(device_temp_r[9]),
        .I3(device_temp_r[10]),
        .I4(device_temp_r[11]),
        .I5(\device_temp_101[11]_i_7_n_0 ),
        .O(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \device_temp_101[11]_i_4 
       (.I0(device_temp_r[4]),
        .I1(device_temp_r[3]),
        .I2(device_temp_r[6]),
        .I3(device_temp_r[8]),
        .I4(device_temp_r[9]),
        .O(\device_temp_101[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h04CCFFFFFFFFFFFF)) 
    \device_temp_101[11]_i_5 
       (.I0(device_temp_r[6]),
        .I1(\device_temp_101[11]_i_8_n_0 ),
        .I2(device_temp_r[5]),
        .I3(device_temp_r[7]),
        .I4(device_temp_r[10]),
        .I5(device_temp_r[11]),
        .O(\device_temp_101[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \device_temp_101[11]_i_6 
       (.I0(device_temp_r[4]),
        .I1(device_temp_r[5]),
        .I2(device_temp_r[7]),
        .I3(device_temp_r[11]),
        .O(\device_temp_101[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hC080808080808080)) 
    \device_temp_101[11]_i_7 
       (.I0(device_temp_r[6]),
        .I1(device_temp_r[11]),
        .I2(device_temp_r[7]),
        .I3(device_temp_r[5]),
        .I4(device_temp_r[2]),
        .I5(device_temp_r[3]),
        .O(\device_temp_101[11]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \device_temp_101[11]_i_8 
       (.I0(device_temp_r[8]),
        .I1(device_temp_r[9]),
        .O(\device_temp_101[11]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \device_temp_101[1]_i_1 
       (.I0(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high ),
        .I1(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I2(device_temp_r[1]),
        .O(D[1]));
  LUT3 #(
    .INIT(8'hFE)) 
    \device_temp_101[2]_i_1 
       (.I0(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high ),
        .I1(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I2(device_temp_r[2]),
        .O(D[2]));
  LUT3 #(
    .INIT(8'hDC)) 
    \device_temp_101[3]_i_1 
       (.I0(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high ),
        .I1(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I2(device_temp_r[3]),
        .O(D[3]));
  LUT3 #(
    .INIT(8'h10)) 
    \device_temp_101[4]_i_1 
       (.I0(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high ),
        .I1(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I2(device_temp_r[4]),
        .O(D[4]));
  LUT3 #(
    .INIT(8'hFE)) 
    \device_temp_101[5]_i_1 
       (.I0(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high ),
        .I1(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I2(device_temp_r[5]),
        .O(D[5]));
  LUT3 #(
    .INIT(8'h10)) 
    \device_temp_101[6]_i_1 
       (.I0(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high ),
        .I1(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I2(device_temp_r[6]),
        .O(D[6]));
  LUT3 #(
    .INIT(8'hFE)) 
    \device_temp_101[7]_i_1 
       (.I0(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high ),
        .I1(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I2(device_temp_r[7]),
        .O(D[7]));
  LUT3 #(
    .INIT(8'h10)) 
    \device_temp_101[8]_i_1 
       (.I0(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high ),
        .I1(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I2(device_temp_r[8]),
        .O(D[8]));
  LUT3 #(
    .INIT(8'h10)) 
    \device_temp_101[9]_i_1 
       (.I0(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high ),
        .I1(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I2(device_temp_r[9]),
        .O(D[9]));
  LUT4 #(
    .INIT(16'h8000)) 
    \device_temp_r[11]_i_1 
       (.I0(sync_cntr_reg__0[1]),
        .I1(sync_cntr_reg__0[0]),
        .I2(sync_cntr_reg__0[2]),
        .I3(sync_cntr_reg__0[3]),
        .O(\device_temp_r[11]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_r_reg[0] 
       (.C(CLK),
        .CE(\device_temp_r[11]_i_1_n_0 ),
        .D(device_temp_sync_r5[0]),
        .Q(device_temp_r[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_r_reg[10] 
       (.C(CLK),
        .CE(\device_temp_r[11]_i_1_n_0 ),
        .D(device_temp_sync_r5[10]),
        .Q(device_temp_r[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_r_reg[11] 
       (.C(CLK),
        .CE(\device_temp_r[11]_i_1_n_0 ),
        .D(device_temp_sync_r5[11]),
        .Q(device_temp_r[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_r_reg[1] 
       (.C(CLK),
        .CE(\device_temp_r[11]_i_1_n_0 ),
        .D(device_temp_sync_r5[1]),
        .Q(device_temp_r[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_r_reg[2] 
       (.C(CLK),
        .CE(\device_temp_r[11]_i_1_n_0 ),
        .D(device_temp_sync_r5[2]),
        .Q(device_temp_r[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_r_reg[3] 
       (.C(CLK),
        .CE(\device_temp_r[11]_i_1_n_0 ),
        .D(device_temp_sync_r5[3]),
        .Q(device_temp_r[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_r_reg[4] 
       (.C(CLK),
        .CE(\device_temp_r[11]_i_1_n_0 ),
        .D(device_temp_sync_r5[4]),
        .Q(device_temp_r[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_r_reg[5] 
       (.C(CLK),
        .CE(\device_temp_r[11]_i_1_n_0 ),
        .D(device_temp_sync_r5[5]),
        .Q(device_temp_r[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_r_reg[6] 
       (.C(CLK),
        .CE(\device_temp_r[11]_i_1_n_0 ),
        .D(device_temp_sync_r5[6]),
        .Q(device_temp_r[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_r_reg[7] 
       (.C(CLK),
        .CE(\device_temp_r[11]_i_1_n_0 ),
        .D(device_temp_sync_r5[7]),
        .Q(device_temp_r[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_r_reg[8] 
       (.C(CLK),
        .CE(\device_temp_r[11]_i_1_n_0 ),
        .D(device_temp_sync_r5[8]),
        .Q(device_temp_r[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_r_reg[9] 
       (.C(CLK),
        .CE(\device_temp_r[11]_i_1_n_0 ),
        .D(device_temp_sync_r5[9]),
        .Q(device_temp_r[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_lcl[0]),
        .Q(device_temp_sync_r1[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_lcl[10]),
        .Q(device_temp_sync_r1[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_lcl[11]),
        .Q(device_temp_sync_r1[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_lcl[1]),
        .Q(device_temp_sync_r1[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_lcl[2]),
        .Q(device_temp_sync_r1[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_lcl[3]),
        .Q(device_temp_sync_r1[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_lcl[4]),
        .Q(device_temp_sync_r1[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_lcl[5]),
        .Q(device_temp_sync_r1[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_lcl[6]),
        .Q(device_temp_sync_r1[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_lcl[7]),
        .Q(device_temp_sync_r1[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_lcl[8]),
        .Q(device_temp_sync_r1[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_lcl[9]),
        .Q(device_temp_sync_r1[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r1[0]),
        .Q(device_temp_sync_r2[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r2_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r1[10]),
        .Q(device_temp_sync_r2[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r2_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r1[11]),
        .Q(device_temp_sync_r2[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r2_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r1[1]),
        .Q(device_temp_sync_r2[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r2_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r1[2]),
        .Q(device_temp_sync_r2[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r2_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r1[3]),
        .Q(device_temp_sync_r2[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r2_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r1[4]),
        .Q(device_temp_sync_r2[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r2_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r1[5]),
        .Q(device_temp_sync_r2[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r2_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r1[6]),
        .Q(device_temp_sync_r2[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r2_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r1[7]),
        .Q(device_temp_sync_r2[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r2_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r1[8]),
        .Q(device_temp_sync_r2[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r2_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r1[9]),
        .Q(device_temp_sync_r2[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* syn_srlstyle = "registers" *) 
  FDRE \device_temp_sync_r3_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r2[0]),
        .Q(device_temp_sync_r3[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* syn_srlstyle = "registers" *) 
  FDRE \device_temp_sync_r3_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r2[10]),
        .Q(device_temp_sync_r3[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* syn_srlstyle = "registers" *) 
  FDRE \device_temp_sync_r3_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r2[11]),
        .Q(device_temp_sync_r3[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* syn_srlstyle = "registers" *) 
  FDRE \device_temp_sync_r3_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r2[1]),
        .Q(device_temp_sync_r3[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* syn_srlstyle = "registers" *) 
  FDRE \device_temp_sync_r3_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r2[2]),
        .Q(device_temp_sync_r3[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* syn_srlstyle = "registers" *) 
  FDRE \device_temp_sync_r3_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r2[3]),
        .Q(device_temp_sync_r3[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* syn_srlstyle = "registers" *) 
  FDRE \device_temp_sync_r3_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r2[4]),
        .Q(device_temp_sync_r3[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* syn_srlstyle = "registers" *) 
  FDRE \device_temp_sync_r3_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r2[5]),
        .Q(device_temp_sync_r3[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* syn_srlstyle = "registers" *) 
  FDRE \device_temp_sync_r3_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r2[6]),
        .Q(device_temp_sync_r3[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* syn_srlstyle = "registers" *) 
  FDRE \device_temp_sync_r3_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r2[7]),
        .Q(device_temp_sync_r3[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* syn_srlstyle = "registers" *) 
  FDRE \device_temp_sync_r3_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r2[8]),
        .Q(device_temp_sync_r3[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* syn_srlstyle = "registers" *) 
  FDRE \device_temp_sync_r3_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r2[9]),
        .Q(device_temp_sync_r3[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    device_temp_sync_r4_neq_r3_i_2
       (.I0(device_temp_sync_r4[9]),
        .I1(device_temp_sync_r3[9]),
        .I2(device_temp_sync_r3[11]),
        .I3(device_temp_sync_r4[11]),
        .I4(device_temp_sync_r3[10]),
        .I5(device_temp_sync_r4[10]),
        .O(device_temp_sync_r4_neq_r3_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    device_temp_sync_r4_neq_r3_i_3
       (.I0(device_temp_sync_r4[6]),
        .I1(device_temp_sync_r3[6]),
        .I2(device_temp_sync_r3[8]),
        .I3(device_temp_sync_r4[8]),
        .I4(device_temp_sync_r3[7]),
        .I5(device_temp_sync_r4[7]),
        .O(device_temp_sync_r4_neq_r3_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    device_temp_sync_r4_neq_r3_i_4
       (.I0(device_temp_sync_r4[3]),
        .I1(device_temp_sync_r3[3]),
        .I2(device_temp_sync_r3[5]),
        .I3(device_temp_sync_r4[5]),
        .I4(device_temp_sync_r3[4]),
        .I5(device_temp_sync_r4[4]),
        .O(device_temp_sync_r4_neq_r3_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    device_temp_sync_r4_neq_r3_i_5
       (.I0(device_temp_sync_r4[0]),
        .I1(device_temp_sync_r3[0]),
        .I2(device_temp_sync_r3[2]),
        .I3(device_temp_sync_r4[2]),
        .I4(device_temp_sync_r3[1]),
        .I5(device_temp_sync_r4[1]),
        .O(device_temp_sync_r4_neq_r3_i_5_n_0));
  FDRE device_temp_sync_r4_neq_r3_reg
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r4_neq_r3_reg_i_1_n_0),
        .Q(device_temp_sync_r4_neq_r3),
        .R(1'b0));
  CARRY4 device_temp_sync_r4_neq_r3_reg_i_1
       (.CI(1'b0),
        .CO({device_temp_sync_r4_neq_r3_reg_i_1_n_0,device_temp_sync_r4_neq_r3_reg_i_1_n_1,device_temp_sync_r4_neq_r3_reg_i_1_n_2,device_temp_sync_r4_neq_r3_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_device_temp_sync_r4_neq_r3_reg_i_1_O_UNCONNECTED[3:0]),
        .S({device_temp_sync_r4_neq_r3_i_2_n_0,device_temp_sync_r4_neq_r3_i_3_n_0,device_temp_sync_r4_neq_r3_i_4_n_0,device_temp_sync_r4_neq_r3_i_5_n_0}));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r4_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r3[0]),
        .Q(device_temp_sync_r4[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r4_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r3[10]),
        .Q(device_temp_sync_r4[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r4_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r3[11]),
        .Q(device_temp_sync_r4[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r4_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r3[1]),
        .Q(device_temp_sync_r4[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r4_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r3[2]),
        .Q(device_temp_sync_r4[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r4_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r3[3]),
        .Q(device_temp_sync_r4[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r4_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r3[4]),
        .Q(device_temp_sync_r4[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r4_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r3[5]),
        .Q(device_temp_sync_r4[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r4_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r3[6]),
        .Q(device_temp_sync_r4[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r4_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r3[7]),
        .Q(device_temp_sync_r4[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r4_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r3[8]),
        .Q(device_temp_sync_r4[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r4_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r3[9]),
        .Q(device_temp_sync_r4[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r5_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r4[0]),
        .Q(device_temp_sync_r5[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r5_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r4[10]),
        .Q(device_temp_sync_r5[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r5_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r4[11]),
        .Q(device_temp_sync_r5[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r5_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r4[1]),
        .Q(device_temp_sync_r5[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r5_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r4[2]),
        .Q(device_temp_sync_r5[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r5_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r4[3]),
        .Q(device_temp_sync_r5[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r5_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r4[4]),
        .Q(device_temp_sync_r5[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r5_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r4[5]),
        .Q(device_temp_sync_r5[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r5_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r4[6]),
        .Q(device_temp_sync_r5[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r5_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r4[7]),
        .Q(device_temp_sync_r5[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r5_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r4[8]),
        .Q(device_temp_sync_r5[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r5_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r4[9]),
        .Q(device_temp_sync_r5[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sync_cntr[0]_i_1 
       (.I0(sync_cntr_reg__0[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sync_cntr[1]_i_1 
       (.I0(sync_cntr_reg__0[0]),
        .I1(sync_cntr_reg__0[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sync_cntr[2]_i_1 
       (.I0(sync_cntr_reg__0[1]),
        .I1(sync_cntr_reg__0[0]),
        .I2(sync_cntr_reg__0[2]),
        .O(\sync_cntr[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \sync_cntr[3]_i_2 
       (.I0(sync_cntr_reg__0[3]),
        .I1(sync_cntr_reg__0[2]),
        .I2(sync_cntr_reg__0[0]),
        .I3(sync_cntr_reg__0[1]),
        .O(\sync_cntr[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sync_cntr[3]_i_3 
       (.I0(sync_cntr_reg__0[0]),
        .I1(sync_cntr_reg__0[1]),
        .I2(sync_cntr_reg__0[2]),
        .I3(sync_cntr_reg__0[3]),
        .O(p_0_in[3]));
  FDRE #(
    .INIT(1'b0)) 
    \sync_cntr_reg[0] 
       (.C(CLK),
        .CE(\sync_cntr[3]_i_2_n_0 ),
        .D(p_0_in[0]),
        .Q(sync_cntr_reg__0[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sync_cntr_reg[1] 
       (.C(CLK),
        .CE(\sync_cntr[3]_i_2_n_0 ),
        .D(p_0_in[1]),
        .Q(sync_cntr_reg__0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sync_cntr_reg[2] 
       (.C(CLK),
        .CE(\sync_cntr[3]_i_2_n_0 ),
        .D(\sync_cntr[2]_i_1_n_0 ),
        .Q(sync_cntr_reg__0[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sync_cntr_reg[3] 
       (.C(CLK),
        .CE(\sync_cntr[3]_i_2_n_0 ),
        .D(p_0_in[3]),
        .Q(sync_cntr_reg__0[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ui_cmd" *) 
module ddr_axi_mig_7series_v2_4_ui_cmd
   (E,
    app_hi_pri_r2,
    hi_priority,
    app_en_r1,
    D,
    \req_data_buf_addr_r_reg[2] ,
    \app_cmd_r2_reg[0]_0 ,
    row_hit_r_reg,
    row_hit_r_reg_0,
    row_hit_r_reg_1,
    row_hit_r_reg_2,
    rb_hit_busy_r_reg,
    \req_bank_r_lcl_reg[1] ,
    \req_bank_r_lcl_reg[0] ,
    \req_bank_r_lcl_reg[2] ,
    rb_hit_busy_r_reg_0,
    rb_hit_busy_r_reg_1,
    rb_hit_busy_r_reg_2,
    \req_data_buf_addr_r_reg[2]_0 ,
    \data_buf_address_counter.data_buf_addr_cnt_r_reg[3] ,
    \wr_req_counter.wr_req_cnt_r_reg[3] ,
    use_addr,
    \req_data_buf_addr_r_reg[3] ,
    \app_cmd_r2_reg[1]_0 ,
    \req_row_r_lcl_reg[12] ,
    \req_col_r_reg[9] ,
    app_rdy_ns,
    CLK,
    reset_reg,
    app_en_r1_reg_0,
    \RD_PRI_REG.rd_cmd_hold_reg ,
    Q,
    \req_row_r_lcl_reg[12]_0 ,
    req_bank_r,
    wr_data_buf_addr,
    \RD_PRI_REG.rd_cmd_hold_reg_0 ,
    \RD_PRI_REG.rd_cmd_hold_reg_1 );
  output [0:0]E;
  output app_hi_pri_r2;
  output hi_priority;
  output app_en_r1;
  output [2:0]D;
  output \req_data_buf_addr_r_reg[2] ;
  output \app_cmd_r2_reg[0]_0 ;
  output [0:0]row_hit_r_reg;
  output [0:0]row_hit_r_reg_0;
  output [0:0]row_hit_r_reg_1;
  output [0:0]row_hit_r_reg_2;
  output rb_hit_busy_r_reg;
  output \req_bank_r_lcl_reg[1] ;
  output \req_bank_r_lcl_reg[0] ;
  output \req_bank_r_lcl_reg[2] ;
  output rb_hit_busy_r_reg_0;
  output rb_hit_busy_r_reg_1;
  output rb_hit_busy_r_reg_2;
  output [2:0]\req_data_buf_addr_r_reg[2]_0 ;
  output [0:0]\data_buf_address_counter.data_buf_addr_cnt_r_reg[3] ;
  output \wr_req_counter.wr_req_cnt_r_reg[3] ;
  output use_addr;
  output \req_data_buf_addr_r_reg[3] ;
  output [0:0]\app_cmd_r2_reg[1]_0 ;
  output [12:0]\req_row_r_lcl_reg[12] ;
  output [6:0]\req_col_r_reg[9] ;
  input app_rdy_ns;
  input CLK;
  input reset_reg;
  input app_en_r1_reg_0;
  input \RD_PRI_REG.rd_cmd_hold_reg ;
  input [2:0]Q;
  input [3:0]\req_row_r_lcl_reg[12]_0 ;
  input [11:0]req_bank_r;
  input [2:0]wr_data_buf_addr;
  input [0:0]\RD_PRI_REG.rd_cmd_hold_reg_0 ;
  input [22:0]\RD_PRI_REG.rd_cmd_hold_reg_1 ;

  wire CLK;
  wire [2:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire \RD_PRI_REG.rd_cmd_hold_reg ;
  wire [0:0]\RD_PRI_REG.rd_cmd_hold_reg_0 ;
  wire [22:0]\RD_PRI_REG.rd_cmd_hold_reg_1 ;
  wire \app_addr_r1_reg_n_0_[10] ;
  wire \app_addr_r1_reg_n_0_[11] ;
  wire \app_addr_r1_reg_n_0_[12] ;
  wire \app_addr_r1_reg_n_0_[13] ;
  wire \app_addr_r1_reg_n_0_[14] ;
  wire \app_addr_r1_reg_n_0_[15] ;
  wire \app_addr_r1_reg_n_0_[16] ;
  wire \app_addr_r1_reg_n_0_[17] ;
  wire \app_addr_r1_reg_n_0_[18] ;
  wire \app_addr_r1_reg_n_0_[19] ;
  wire \app_addr_r1_reg_n_0_[20] ;
  wire \app_addr_r1_reg_n_0_[21] ;
  wire \app_addr_r1_reg_n_0_[22] ;
  wire \app_addr_r1_reg_n_0_[3] ;
  wire \app_addr_r1_reg_n_0_[4] ;
  wire \app_addr_r1_reg_n_0_[5] ;
  wire \app_addr_r1_reg_n_0_[6] ;
  wire \app_addr_r1_reg_n_0_[7] ;
  wire \app_addr_r1_reg_n_0_[8] ;
  wire \app_addr_r1_reg_n_0_[9] ;
  wire \app_addr_r2_reg_n_0_[10] ;
  wire \app_addr_r2_reg_n_0_[11] ;
  wire \app_addr_r2_reg_n_0_[12] ;
  wire \app_addr_r2_reg_n_0_[13] ;
  wire \app_addr_r2_reg_n_0_[14] ;
  wire \app_addr_r2_reg_n_0_[15] ;
  wire \app_addr_r2_reg_n_0_[16] ;
  wire \app_addr_r2_reg_n_0_[17] ;
  wire \app_addr_r2_reg_n_0_[18] ;
  wire \app_addr_r2_reg_n_0_[19] ;
  wire \app_addr_r2_reg_n_0_[20] ;
  wire \app_addr_r2_reg_n_0_[21] ;
  wire \app_addr_r2_reg_n_0_[22] ;
  wire \app_addr_r2_reg_n_0_[3] ;
  wire \app_addr_r2_reg_n_0_[4] ;
  wire \app_addr_r2_reg_n_0_[5] ;
  wire \app_addr_r2_reg_n_0_[6] ;
  wire \app_addr_r2_reg_n_0_[7] ;
  wire \app_addr_r2_reg_n_0_[8] ;
  wire \app_addr_r2_reg_n_0_[9] ;
  wire [0:0]app_cmd_r1;
  wire \app_cmd_r1[0]_i_1_n_0 ;
  wire [1:0]app_cmd_r2;
  wire \app_cmd_r2_reg[0]_0 ;
  wire [0:0]\app_cmd_r2_reg[1]_0 ;
  wire app_en_r1;
  wire app_en_r1_reg_0;
  wire app_en_r2;
  wire app_hi_pri_r2;
  wire app_rdy_ns;
  wire [0:0]\data_buf_address_counter.data_buf_addr_cnt_r_reg[3] ;
  wire hi_priority;
  wire [2:0]p_0_in;
  wire [2:0]p_1_in;
  wire rb_hit_busy_r_reg;
  wire rb_hit_busy_r_reg_0;
  wire rb_hit_busy_r_reg_1;
  wire rb_hit_busy_r_reg_2;
  wire [11:0]req_bank_r;
  wire \req_bank_r_lcl_reg[0] ;
  wire \req_bank_r_lcl_reg[1] ;
  wire \req_bank_r_lcl_reg[2] ;
  wire [6:0]\req_col_r_reg[9] ;
  wire \req_data_buf_addr_r[0]_i_2_n_0 ;
  wire \req_data_buf_addr_r[1]_i_2_n_0 ;
  wire \req_data_buf_addr_r_reg[2] ;
  wire [2:0]\req_data_buf_addr_r_reg[2]_0 ;
  wire \req_data_buf_addr_r_reg[3] ;
  wire [12:0]\req_row_r_lcl_reg[12] ;
  wire [3:0]\req_row_r_lcl_reg[12]_0 ;
  wire reset_reg;
  wire [0:0]row_hit_r_reg;
  wire [0:0]row_hit_r_reg_0;
  wire [0:0]row_hit_r_reg_1;
  wire [0:0]row_hit_r_reg_2;
  wire use_addr;
  wire [2:0]wr_data_buf_addr;
  wire \wr_req_counter.wr_req_cnt_r_reg[3] ;

  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[10] 
       (.C(CLK),
        .CE(\RD_PRI_REG.rd_cmd_hold_reg_0 ),
        .D(\RD_PRI_REG.rd_cmd_hold_reg_1 [7]),
        .Q(\app_addr_r1_reg_n_0_[10] ),
        .R(reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[11] 
       (.C(CLK),
        .CE(\RD_PRI_REG.rd_cmd_hold_reg_0 ),
        .D(\RD_PRI_REG.rd_cmd_hold_reg_1 [8]),
        .Q(\app_addr_r1_reg_n_0_[11] ),
        .R(reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[12] 
       (.C(CLK),
        .CE(\RD_PRI_REG.rd_cmd_hold_reg_0 ),
        .D(\RD_PRI_REG.rd_cmd_hold_reg_1 [9]),
        .Q(\app_addr_r1_reg_n_0_[12] ),
        .R(reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[13] 
       (.C(CLK),
        .CE(\RD_PRI_REG.rd_cmd_hold_reg_0 ),
        .D(\RD_PRI_REG.rd_cmd_hold_reg_1 [10]),
        .Q(\app_addr_r1_reg_n_0_[13] ),
        .R(reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[14] 
       (.C(CLK),
        .CE(\RD_PRI_REG.rd_cmd_hold_reg_0 ),
        .D(\RD_PRI_REG.rd_cmd_hold_reg_1 [11]),
        .Q(\app_addr_r1_reg_n_0_[14] ),
        .R(reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[15] 
       (.C(CLK),
        .CE(\RD_PRI_REG.rd_cmd_hold_reg_0 ),
        .D(\RD_PRI_REG.rd_cmd_hold_reg_1 [12]),
        .Q(\app_addr_r1_reg_n_0_[15] ),
        .R(reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[16] 
       (.C(CLK),
        .CE(\RD_PRI_REG.rd_cmd_hold_reg_0 ),
        .D(\RD_PRI_REG.rd_cmd_hold_reg_1 [13]),
        .Q(\app_addr_r1_reg_n_0_[16] ),
        .R(reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[17] 
       (.C(CLK),
        .CE(\RD_PRI_REG.rd_cmd_hold_reg_0 ),
        .D(\RD_PRI_REG.rd_cmd_hold_reg_1 [14]),
        .Q(\app_addr_r1_reg_n_0_[17] ),
        .R(reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[18] 
       (.C(CLK),
        .CE(\RD_PRI_REG.rd_cmd_hold_reg_0 ),
        .D(\RD_PRI_REG.rd_cmd_hold_reg_1 [15]),
        .Q(\app_addr_r1_reg_n_0_[18] ),
        .R(reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[19] 
       (.C(CLK),
        .CE(\RD_PRI_REG.rd_cmd_hold_reg_0 ),
        .D(\RD_PRI_REG.rd_cmd_hold_reg_1 [16]),
        .Q(\app_addr_r1_reg_n_0_[19] ),
        .R(reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[20] 
       (.C(CLK),
        .CE(\RD_PRI_REG.rd_cmd_hold_reg_0 ),
        .D(\RD_PRI_REG.rd_cmd_hold_reg_1 [17]),
        .Q(\app_addr_r1_reg_n_0_[20] ),
        .R(reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[21] 
       (.C(CLK),
        .CE(\RD_PRI_REG.rd_cmd_hold_reg_0 ),
        .D(\RD_PRI_REG.rd_cmd_hold_reg_1 [18]),
        .Q(\app_addr_r1_reg_n_0_[21] ),
        .R(reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[22] 
       (.C(CLK),
        .CE(\RD_PRI_REG.rd_cmd_hold_reg_0 ),
        .D(\RD_PRI_REG.rd_cmd_hold_reg_1 [19]),
        .Q(\app_addr_r1_reg_n_0_[22] ),
        .R(reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[23] 
       (.C(CLK),
        .CE(\RD_PRI_REG.rd_cmd_hold_reg_0 ),
        .D(\RD_PRI_REG.rd_cmd_hold_reg_1 [20]),
        .Q(p_1_in[0]),
        .R(reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[24] 
       (.C(CLK),
        .CE(\RD_PRI_REG.rd_cmd_hold_reg_0 ),
        .D(\RD_PRI_REG.rd_cmd_hold_reg_1 [21]),
        .Q(p_1_in[1]),
        .R(reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[25] 
       (.C(CLK),
        .CE(\RD_PRI_REG.rd_cmd_hold_reg_0 ),
        .D(\RD_PRI_REG.rd_cmd_hold_reg_1 [22]),
        .Q(p_1_in[2]),
        .R(reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[3] 
       (.C(CLK),
        .CE(\RD_PRI_REG.rd_cmd_hold_reg_0 ),
        .D(\RD_PRI_REG.rd_cmd_hold_reg_1 [0]),
        .Q(\app_addr_r1_reg_n_0_[3] ),
        .R(reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[4] 
       (.C(CLK),
        .CE(\RD_PRI_REG.rd_cmd_hold_reg_0 ),
        .D(\RD_PRI_REG.rd_cmd_hold_reg_1 [1]),
        .Q(\app_addr_r1_reg_n_0_[4] ),
        .R(reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[5] 
       (.C(CLK),
        .CE(\RD_PRI_REG.rd_cmd_hold_reg_0 ),
        .D(\RD_PRI_REG.rd_cmd_hold_reg_1 [2]),
        .Q(\app_addr_r1_reg_n_0_[5] ),
        .R(reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[6] 
       (.C(CLK),
        .CE(\RD_PRI_REG.rd_cmd_hold_reg_0 ),
        .D(\RD_PRI_REG.rd_cmd_hold_reg_1 [3]),
        .Q(\app_addr_r1_reg_n_0_[6] ),
        .R(reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[7] 
       (.C(CLK),
        .CE(\RD_PRI_REG.rd_cmd_hold_reg_0 ),
        .D(\RD_PRI_REG.rd_cmd_hold_reg_1 [4]),
        .Q(\app_addr_r1_reg_n_0_[7] ),
        .R(reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[8] 
       (.C(CLK),
        .CE(\RD_PRI_REG.rd_cmd_hold_reg_0 ),
        .D(\RD_PRI_REG.rd_cmd_hold_reg_1 [5]),
        .Q(\app_addr_r1_reg_n_0_[8] ),
        .R(reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[9] 
       (.C(CLK),
        .CE(\RD_PRI_REG.rd_cmd_hold_reg_0 ),
        .D(\RD_PRI_REG.rd_cmd_hold_reg_1 [6]),
        .Q(\app_addr_r1_reg_n_0_[9] ),
        .R(reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[10] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[10] ),
        .Q(\app_addr_r2_reg_n_0_[10] ),
        .R(reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[11] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[11] ),
        .Q(\app_addr_r2_reg_n_0_[11] ),
        .R(reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[12] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[12] ),
        .Q(\app_addr_r2_reg_n_0_[12] ),
        .R(reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[13] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[13] ),
        .Q(\app_addr_r2_reg_n_0_[13] ),
        .R(reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[14] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[14] ),
        .Q(\app_addr_r2_reg_n_0_[14] ),
        .R(reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[15] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[15] ),
        .Q(\app_addr_r2_reg_n_0_[15] ),
        .R(reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[16] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[16] ),
        .Q(\app_addr_r2_reg_n_0_[16] ),
        .R(reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[17] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[17] ),
        .Q(\app_addr_r2_reg_n_0_[17] ),
        .R(reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[18] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[18] ),
        .Q(\app_addr_r2_reg_n_0_[18] ),
        .R(reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[19] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[19] ),
        .Q(\app_addr_r2_reg_n_0_[19] ),
        .R(reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[20] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[20] ),
        .Q(\app_addr_r2_reg_n_0_[20] ),
        .R(reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[21] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[21] ),
        .Q(\app_addr_r2_reg_n_0_[21] ),
        .R(reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[22] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[22] ),
        .Q(\app_addr_r2_reg_n_0_[22] ),
        .R(reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[23] 
       (.C(CLK),
        .CE(E),
        .D(p_1_in[0]),
        .Q(p_0_in[0]),
        .R(reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[24] 
       (.C(CLK),
        .CE(E),
        .D(p_1_in[1]),
        .Q(p_0_in[1]),
        .R(reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[25] 
       (.C(CLK),
        .CE(E),
        .D(p_1_in[2]),
        .Q(p_0_in[2]),
        .R(reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[3] ),
        .Q(\app_addr_r2_reg_n_0_[3] ),
        .R(reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[4] ),
        .Q(\app_addr_r2_reg_n_0_[4] ),
        .R(reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[5] ),
        .Q(\app_addr_r2_reg_n_0_[5] ),
        .R(reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[6] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[6] ),
        .Q(\app_addr_r2_reg_n_0_[6] ),
        .R(reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[7] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[7] ),
        .Q(\app_addr_r2_reg_n_0_[7] ),
        .R(reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[8] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[8] ),
        .Q(\app_addr_r2_reg_n_0_[8] ),
        .R(reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[9] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[9] ),
        .Q(\app_addr_r2_reg_n_0_[9] ),
        .R(reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair747" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \app_cmd_r1[0]_i_1 
       (.I0(\RD_PRI_REG.rd_cmd_hold_reg ),
        .I1(E),
        .I2(app_cmd_r1),
        .O(\app_cmd_r1[0]_i_1_n_0 ));
  FDRE \app_cmd_r1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\app_cmd_r1[0]_i_1_n_0 ),
        .Q(app_cmd_r1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair747" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \app_cmd_r2[0]_i_1 
       (.I0(app_cmd_r1),
        .I1(E),
        .I2(app_cmd_r2[0]),
        .O(\app_cmd_r2_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair749" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \app_cmd_r2[1]_i_1 
       (.I0(app_cmd_r2[1]),
        .I1(E),
        .O(\app_cmd_r2_reg[1]_0 ));
  FDRE \app_cmd_r2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\app_cmd_r2_reg[0]_0 ),
        .Q(app_cmd_r2[0]),
        .R(1'b0));
  FDRE \app_cmd_r2_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\app_cmd_r2_reg[1]_0 ),
        .Q(app_cmd_r2[1]),
        .R(1'b0));
  FDRE app_en_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(app_en_r1_reg_0),
        .Q(app_en_r1),
        .R(reset_reg));
  FDRE app_en_r2_reg
       (.C(CLK),
        .CE(E),
        .D(app_en_r1),
        .Q(app_en_r2),
        .R(reset_reg));
  FDRE app_hi_pri_r2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(hi_priority),
        .Q(app_hi_pri_r2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    app_rdy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(app_rdy_ns),
        .Q(E),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair745" *) 
  LUT4 #(
    .INIT(16'h9000)) 
    \data_buf_address_counter.data_buf_addr_cnt_r[3]_i_1 
       (.I0(app_cmd_r2[1]),
        .I1(app_cmd_r2[0]),
        .I2(E),
        .I3(app_en_r2),
        .O(\data_buf_address_counter.data_buf_addr_cnt_r_reg[3] ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[1]_i_2 
       (.I0(\req_bank_r_lcl_reg[1] ),
        .I1(req_bank_r[4]),
        .I2(req_bank_r[5]),
        .I3(\req_bank_r_lcl_reg[2] ),
        .I4(req_bank_r[3]),
        .I5(\req_bank_r_lcl_reg[0] ),
        .O(rb_hit_busy_r_reg_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[2]_i_2 
       (.I0(\req_bank_r_lcl_reg[1] ),
        .I1(req_bank_r[7]),
        .I2(req_bank_r[6]),
        .I3(\req_bank_r_lcl_reg[0] ),
        .I4(req_bank_r[8]),
        .I5(\req_bank_r_lcl_reg[2] ),
        .O(rb_hit_busy_r_reg));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[3]_i_2 
       (.I0(\req_bank_r_lcl_reg[1] ),
        .I1(req_bank_r[10]),
        .I2(req_bank_r[11]),
        .I3(\req_bank_r_lcl_reg[2] ),
        .I4(req_bank_r[9]),
        .I5(\req_bank_r_lcl_reg[0] ),
        .O(rb_hit_busy_r_reg_2));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    rb_hit_busy_r_i_2
       (.I0(\req_bank_r_lcl_reg[1] ),
        .I1(req_bank_r[1]),
        .I2(req_bank_r[2]),
        .I3(\req_bank_r_lcl_reg[2] ),
        .I4(req_bank_r[0]),
        .I5(\req_bank_r_lcl_reg[0] ),
        .O(rb_hit_busy_r_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair748" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_bank_r_lcl[0]_i_1 
       (.I0(p_1_in[0]),
        .I1(E),
        .I2(p_0_in[0]),
        .O(\req_bank_r_lcl_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair751" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_bank_r_lcl[1]_i_1 
       (.I0(p_1_in[1]),
        .I1(E),
        .I2(p_0_in[1]),
        .O(\req_bank_r_lcl_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair750" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_bank_r_lcl[2]_i_1 
       (.I0(p_1_in[2]),
        .I1(E),
        .I2(p_0_in[2]),
        .O(\req_bank_r_lcl_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair751" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_col_r[3]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[3] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[3] ),
        .O(\req_col_r_reg[9] [0]));
  (* SOFT_HLUTNM = "soft_lutpair758" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_col_r[4]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[4] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[4] ),
        .O(\req_col_r_reg[9] [1]));
  (* SOFT_HLUTNM = "soft_lutpair759" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_col_r[5]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[5] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[5] ),
        .O(\req_col_r_reg[9] [2]));
  (* SOFT_HLUTNM = "soft_lutpair760" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_col_r[6]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[6] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[6] ),
        .O(\req_col_r_reg[9] [3]));
  (* SOFT_HLUTNM = "soft_lutpair760" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_col_r[7]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[7] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[7] ),
        .O(\req_col_r_reg[9] [4]));
  (* SOFT_HLUTNM = "soft_lutpair759" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_col_r[8]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[8] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[8] ),
        .O(\req_col_r_reg[9] [5]));
  (* SOFT_HLUTNM = "soft_lutpair757" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_col_r[9]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[9] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[9] ),
        .O(\req_col_r_reg[9] [6]));
  LUT6 #(
    .INIT(64'hFF4150FF00415000)) 
    \req_data_buf_addr_r[0]_i_1 
       (.I0(reset_reg),
        .I1(\req_data_buf_addr_r[0]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(app_cmd_r2[1]),
        .I4(app_cmd_r2[0]),
        .I5(wr_data_buf_addr[0]),
        .O(\req_data_buf_addr_r_reg[2]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair748" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \req_data_buf_addr_r[0]_i_2 
       (.I0(E),
        .I1(app_en_r2),
        .O(\req_data_buf_addr_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF1414FF00141400)) 
    \req_data_buf_addr_r[1]_i_1 
       (.I0(reset_reg),
        .I1(\req_data_buf_addr_r[1]_i_2_n_0 ),
        .I2(Q[1]),
        .I3(app_cmd_r2[1]),
        .I4(app_cmd_r2[0]),
        .I5(wr_data_buf_addr[1]),
        .O(\req_data_buf_addr_r_reg[2]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair745" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \req_data_buf_addr_r[1]_i_2 
       (.I0(E),
        .I1(app_en_r2),
        .I2(app_cmd_r2[0]),
        .I3(app_cmd_r2[1]),
        .I4(Q[0]),
        .O(\req_data_buf_addr_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF0606FF00060600)) 
    \req_data_buf_addr_r[2]_i_1 
       (.I0(\req_data_buf_addr_r_reg[2] ),
        .I1(Q[2]),
        .I2(reset_reg),
        .I3(app_cmd_r2[1]),
        .I4(app_cmd_r2[0]),
        .I5(wr_data_buf_addr[2]),
        .O(\req_data_buf_addr_r_reg[2]_0 [2]));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \req_data_buf_addr_r[3]_i_2 
       (.I0(Q[0]),
        .I1(app_cmd_r2[1]),
        .I2(app_cmd_r2[0]),
        .I3(app_en_r2),
        .I4(E),
        .I5(Q[1]),
        .O(\req_data_buf_addr_r_reg[2] ));
  LUT2 #(
    .INIT(4'h6)) 
    \req_data_buf_addr_r[3]_i_3 
       (.I0(app_cmd_r2[1]),
        .I1(app_cmd_r2[0]),
        .O(\req_data_buf_addr_r_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair752" *) 
  LUT2 #(
    .INIT(4'h2)) 
    req_priority_r_i_1
       (.I0(app_hi_pri_r2),
        .I1(E),
        .O(hi_priority));
  (* SOFT_HLUTNM = "soft_lutpair758" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_row_r_lcl[0]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[10] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[10] ),
        .O(\req_row_r_lcl_reg[12] [0]));
  (* SOFT_HLUTNM = "soft_lutpair754" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_row_r_lcl[10]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[20] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[20] ),
        .O(\req_row_r_lcl_reg[12] [10]));
  (* SOFT_HLUTNM = "soft_lutpair754" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_row_r_lcl[11]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[21] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[21] ),
        .O(\req_row_r_lcl_reg[12] [11]));
  (* SOFT_HLUTNM = "soft_lutpair753" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_row_r_lcl[12]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[22] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[22] ),
        .O(\req_row_r_lcl_reg[12] [12]));
  (* SOFT_HLUTNM = "soft_lutpair757" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_row_r_lcl[1]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[11] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[11] ),
        .O(\req_row_r_lcl_reg[12] [1]));
  (* SOFT_HLUTNM = "soft_lutpair756" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_row_r_lcl[2]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[12] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[12] ),
        .O(\req_row_r_lcl_reg[12] [2]));
  (* SOFT_HLUTNM = "soft_lutpair753" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_row_r_lcl[3]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[13] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[13] ),
        .O(\req_row_r_lcl_reg[12] [3]));
  (* SOFT_HLUTNM = "soft_lutpair752" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_row_r_lcl[4]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[14] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[14] ),
        .O(\req_row_r_lcl_reg[12] [4]));
  (* SOFT_HLUTNM = "soft_lutpair750" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_row_r_lcl[5]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[15] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[15] ),
        .O(\req_row_r_lcl_reg[12] [5]));
  (* SOFT_HLUTNM = "soft_lutpair749" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_row_r_lcl[6]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[16] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[16] ),
        .O(\req_row_r_lcl_reg[12] [6]));
  (* SOFT_HLUTNM = "soft_lutpair756" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_row_r_lcl[7]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[17] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[17] ),
        .O(\req_row_r_lcl_reg[12] [7]));
  (* SOFT_HLUTNM = "soft_lutpair755" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_row_r_lcl[8]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[18] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[18] ),
        .O(\req_row_r_lcl_reg[12] [8]));
  (* SOFT_HLUTNM = "soft_lutpair755" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_row_r_lcl[9]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[19] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[19] ),
        .O(\req_row_r_lcl_reg[12] [9]));
  LUT4 #(
    .INIT(16'hB847)) 
    row_hit_r_i_3
       (.I0(\app_addr_r1_reg_n_0_[22] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[22] ),
        .I3(\req_row_r_lcl_reg[12]_0 [3]),
        .O(row_hit_r_reg));
  LUT4 #(
    .INIT(16'hB847)) 
    row_hit_r_i_3__0
       (.I0(\app_addr_r1_reg_n_0_[22] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[22] ),
        .I3(\req_row_r_lcl_reg[12]_0 [1]),
        .O(row_hit_r_reg_0));
  LUT4 #(
    .INIT(16'hB847)) 
    row_hit_r_i_3__1
       (.I0(\app_addr_r1_reg_n_0_[22] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[22] ),
        .I3(\req_row_r_lcl_reg[12]_0 [0]),
        .O(row_hit_r_reg_1));
  LUT4 #(
    .INIT(16'hB847)) 
    row_hit_r_i_3__2
       (.I0(\app_addr_r1_reg_n_0_[22] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[22] ),
        .I3(\req_row_r_lcl_reg[12]_0 [2]),
        .O(row_hit_r_reg_2));
  LUT6 #(
    .INIT(64'h4555555510000000)) 
    \strict_mode.rd_data_buf_addr_r_lcl[0]_i_1 
       (.I0(reset_reg),
        .I1(app_cmd_r2[1]),
        .I2(app_cmd_r2[0]),
        .I3(app_en_r2),
        .I4(E),
        .I5(Q[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h5545555500100000)) 
    \strict_mode.rd_data_buf_addr_r_lcl[1]_i_1 
       (.I0(reset_reg),
        .I1(\req_data_buf_addr_r[0]_i_2_n_0 ),
        .I2(app_cmd_r2[0]),
        .I3(app_cmd_r2[1]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(D[1]));
  LUT3 #(
    .INIT(8'h06)) 
    \strict_mode.rd_data_buf_addr_r_lcl[2]_i_1 
       (.I0(\req_data_buf_addr_r_reg[2] ),
        .I1(Q[2]),
        .I2(reset_reg),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair746" *) 
  LUT2 #(
    .INIT(4'h8)) 
    wait_for_maint_r_lcl_i_2
       (.I0(app_en_r2),
        .I1(E),
        .O(use_addr));
  (* SOFT_HLUTNM = "soft_lutpair746" *) 
  LUT4 #(
    .INIT(16'h7FF7)) 
    \wr_req_counter.wr_req_cnt_r[3]_i_2 
       (.I0(app_en_r2),
        .I1(E),
        .I2(app_cmd_r2[0]),
        .I3(app_cmd_r2[1]),
        .O(\wr_req_counter.wr_req_cnt_r_reg[3] ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ui_rd_data" *) 
module ddr_axi_mig_7series_v2_4_ui_rd_data
   (\rd_buf_indx.ram_init_done_r_lcl_reg_0 ,
    Q,
    \req_data_buf_addr_r_reg[3] ,
    ADDRD,
    pointer_wr_data,
    reset_reg,
    CLK,
    \strict_mode.rd_data_buf_addr_r_lcl_reg[0]_0 ,
    \app_cmd_r2_reg[1] ,
    DOB,
    \read_data_indx.rd_data_indx_r_reg[3] ,
    ADDRC,
    D);
  output \rd_buf_indx.ram_init_done_r_lcl_reg_0 ;
  output [2:0]Q;
  output [0:0]\req_data_buf_addr_r_reg[3] ;
  output [3:0]ADDRD;
  output [3:0]pointer_wr_data;
  input reset_reg;
  input CLK;
  input \strict_mode.rd_data_buf_addr_r_lcl_reg[0]_0 ;
  input \app_cmd_r2_reg[1] ;
  input [0:0]DOB;
  input [3:0]\read_data_indx.rd_data_indx_r_reg[3] ;
  input [3:0]ADDRC;
  input [2:0]D;

  wire [3:0]ADDRC;
  wire [3:0]ADDRD;
  wire CLK;
  wire [2:0]D;
  wire [0:0]DOB;
  wire [2:0]Q;
  wire \app_cmd_r2_reg[1] ;
  wire [4:0]p_0_in__6;
  wire [3:0]pointer_wr_data;
  wire [3:0]ram_init_addr;
  wire \rd_buf_indx.ram_init_done_r_lcl_i_1_n_0 ;
  wire \rd_buf_indx.ram_init_done_r_lcl_reg_0 ;
  wire \rd_buf_indx.rd_buf_indx_r[4]_i_1_n_0 ;
  wire [4:4]\rd_buf_indx.rd_buf_indx_r_reg__0 ;
  wire [3:3]rd_data_buf_addr_r_lcl;
  wire [3:0]\read_data_indx.rd_data_indx_r_reg[3] ;
  wire [0:0]\req_data_buf_addr_r_reg[3] ;
  wire reset_reg;
  wire \strict_mode.rd_data_buf_addr_r_lcl[3]_i_1_n_0 ;
  wire \strict_mode.rd_data_buf_addr_r_lcl_reg[0]_0 ;

  LUT3 #(
    .INIT(8'hB8)) 
    \pointer_ram.rams[0].RAM32M0_i_2 
       (.I0(ADDRC[1]),
        .I1(\rd_buf_indx.ram_init_done_r_lcl_reg_0 ),
        .I2(ram_init_addr[1]),
        .O(pointer_wr_data[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \pointer_ram.rams[0].RAM32M0_i_3 
       (.I0(ADDRC[0]),
        .I1(\rd_buf_indx.ram_init_done_r_lcl_reg_0 ),
        .I2(ram_init_addr[0]),
        .O(pointer_wr_data[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \pointer_ram.rams[0].RAM32M0_i_4 
       (.I0(\read_data_indx.rd_data_indx_r_reg[3] [3]),
        .I1(\rd_buf_indx.ram_init_done_r_lcl_reg_0 ),
        .I2(ram_init_addr[3]),
        .O(ADDRD[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \pointer_ram.rams[0].RAM32M0_i_5 
       (.I0(\read_data_indx.rd_data_indx_r_reg[3] [2]),
        .I1(\rd_buf_indx.ram_init_done_r_lcl_reg_0 ),
        .I2(ram_init_addr[2]),
        .O(ADDRD[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \pointer_ram.rams[0].RAM32M0_i_6 
       (.I0(\read_data_indx.rd_data_indx_r_reg[3] [1]),
        .I1(\rd_buf_indx.ram_init_done_r_lcl_reg_0 ),
        .I2(ram_init_addr[1]),
        .O(ADDRD[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \pointer_ram.rams[0].RAM32M0_i_7 
       (.I0(\read_data_indx.rd_data_indx_r_reg[3] [0]),
        .I1(\rd_buf_indx.ram_init_done_r_lcl_reg_0 ),
        .I2(ram_init_addr[0]),
        .O(ADDRD[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \pointer_ram.rams[1].RAM32M0_i_1 
       (.I0(ADDRC[3]),
        .I1(\rd_buf_indx.ram_init_done_r_lcl_reg_0 ),
        .I2(ram_init_addr[3]),
        .O(pointer_wr_data[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \pointer_ram.rams[1].RAM32M0_i_2 
       (.I0(ADDRC[2]),
        .I1(\rd_buf_indx.ram_init_done_r_lcl_reg_0 ),
        .I2(ram_init_addr[2]),
        .O(pointer_wr_data[2]));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \rd_buf_indx.ram_init_done_r_lcl_i_1 
       (.I0(\rd_buf_indx.ram_init_done_r_lcl_reg_0 ),
        .I1(ram_init_addr[3]),
        .I2(ram_init_addr[0]),
        .I3(ram_init_addr[1]),
        .I4(ram_init_addr[2]),
        .I5(\rd_buf_indx.rd_buf_indx_r_reg__0 ),
        .O(\rd_buf_indx.ram_init_done_r_lcl_i_1_n_0 ));
  FDRE \rd_buf_indx.ram_init_done_r_lcl_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_buf_indx.ram_init_done_r_lcl_i_1_n_0 ),
        .Q(\rd_buf_indx.ram_init_done_r_lcl_reg_0 ),
        .R(reset_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \rd_buf_indx.rd_buf_indx_r[0]_i_1 
       (.I0(ram_init_addr[0]),
        .O(p_0_in__6[0]));
  (* SOFT_HLUTNM = "soft_lutpair762" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_buf_indx.rd_buf_indx_r[1]_i_1 
       (.I0(ram_init_addr[0]),
        .I1(ram_init_addr[1]),
        .O(p_0_in__6[1]));
  (* SOFT_HLUTNM = "soft_lutpair762" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \rd_buf_indx.rd_buf_indx_r[2]_i_1 
       (.I0(ram_init_addr[2]),
        .I1(ram_init_addr[1]),
        .I2(ram_init_addr[0]),
        .O(p_0_in__6[2]));
  (* SOFT_HLUTNM = "soft_lutpair761" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \rd_buf_indx.rd_buf_indx_r[3]_i_1 
       (.I0(ram_init_addr[3]),
        .I1(ram_init_addr[0]),
        .I2(ram_init_addr[1]),
        .I3(ram_init_addr[2]),
        .O(p_0_in__6[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \rd_buf_indx.rd_buf_indx_r[4]_i_1 
       (.I0(\rd_buf_indx.ram_init_done_r_lcl_reg_0 ),
        .O(\rd_buf_indx.rd_buf_indx_r[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair761" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \rd_buf_indx.rd_buf_indx_r[4]_i_2 
       (.I0(\rd_buf_indx.rd_buf_indx_r_reg__0 ),
        .I1(ram_init_addr[2]),
        .I2(ram_init_addr[1]),
        .I3(ram_init_addr[0]),
        .I4(ram_init_addr[3]),
        .O(p_0_in__6[4]));
  FDRE \rd_buf_indx.rd_buf_indx_r_reg[0] 
       (.C(CLK),
        .CE(\rd_buf_indx.rd_buf_indx_r[4]_i_1_n_0 ),
        .D(p_0_in__6[0]),
        .Q(ram_init_addr[0]),
        .R(reset_reg));
  FDRE \rd_buf_indx.rd_buf_indx_r_reg[1] 
       (.C(CLK),
        .CE(\rd_buf_indx.rd_buf_indx_r[4]_i_1_n_0 ),
        .D(p_0_in__6[1]),
        .Q(ram_init_addr[1]),
        .R(reset_reg));
  FDRE \rd_buf_indx.rd_buf_indx_r_reg[2] 
       (.C(CLK),
        .CE(\rd_buf_indx.rd_buf_indx_r[4]_i_1_n_0 ),
        .D(p_0_in__6[2]),
        .Q(ram_init_addr[2]),
        .R(reset_reg));
  FDRE \rd_buf_indx.rd_buf_indx_r_reg[3] 
       (.C(CLK),
        .CE(\rd_buf_indx.rd_buf_indx_r[4]_i_1_n_0 ),
        .D(p_0_in__6[3]),
        .Q(ram_init_addr[3]),
        .R(reset_reg));
  FDRE \rd_buf_indx.rd_buf_indx_r_reg[4] 
       (.C(CLK),
        .CE(\rd_buf_indx.rd_buf_indx_r[4]_i_1_n_0 ),
        .D(p_0_in__6[4]),
        .Q(\rd_buf_indx.rd_buf_indx_r_reg__0 ),
        .R(reset_reg));
  LUT6 #(
    .INIT(64'h1540FFFF15400000)) 
    \req_data_buf_addr_r[3]_i_1 
       (.I0(reset_reg),
        .I1(Q[2]),
        .I2(\strict_mode.rd_data_buf_addr_r_lcl_reg[0]_0 ),
        .I3(rd_data_buf_addr_r_lcl),
        .I4(\app_cmd_r2_reg[1] ),
        .I5(DOB),
        .O(\req_data_buf_addr_r_reg[3] ));
  LUT4 #(
    .INIT(16'h1540)) 
    \strict_mode.rd_data_buf_addr_r_lcl[3]_i_1 
       (.I0(reset_reg),
        .I1(Q[2]),
        .I2(\strict_mode.rd_data_buf_addr_r_lcl_reg[0]_0 ),
        .I3(rd_data_buf_addr_r_lcl),
        .O(\strict_mode.rd_data_buf_addr_r_lcl[3]_i_1_n_0 ));
  FDRE \strict_mode.rd_data_buf_addr_r_lcl_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \strict_mode.rd_data_buf_addr_r_lcl_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \strict_mode.rd_data_buf_addr_r_lcl_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \strict_mode.rd_data_buf_addr_r_lcl_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\strict_mode.rd_data_buf_addr_r_lcl[3]_i_1_n_0 ),
        .Q(rd_data_buf_addr_r_lcl),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ui_top" *) 
module ddr_axi_mig_7series_v2_4_ui_top
   (app_rdy,
    app_hi_pri_r2,
    hi_priority,
    app_wdf_rdy,
    app_en_r1,
    app_wdf_wren_r1,
    ram_init_done_r,
    \app_cmd_r2_reg[0] ,
    row_hit_r_reg,
    row_hit_r_reg_0,
    row_hit_r_reg_1,
    row_hit_r_reg_2,
    rb_hit_busy_r_reg,
    \req_bank_r_lcl_reg[2] ,
    rb_hit_busy_r_reg_0,
    rb_hit_busy_r_reg_1,
    rb_hit_busy_r_reg_2,
    \req_data_buf_addr_r_reg[3] ,
    use_addr,
    D,
    \req_row_r_lcl_reg[12] ,
    \req_col_r_reg[9] ,
    Q,
    app_wdf_data_r1,
    app_wdf_mask_r1,
    CLK,
    \offset_pipe_1.offset_r2_reg[0] ,
    wr_buf_in_data,
    ADDRC,
    E,
    reset_reg,
    app_en_r1_reg,
    app_wdf_wren_r1_reg,
    \RD_PRI_REG.rd_cmd_hold_reg ,
    app_rdy_r_reg,
    \req_row_r_lcl_reg[12]_0 ,
    req_bank_r,
    accept_ns,
    \RD_PRI_REG.rd_cmd_hold_reg_0 ,
    \RD_PRI_REG.rd_cmd_hold_reg_1 ,
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst ,
    \wdf_mask_reg[7] ,
    \gen_bc2.w_ignore_end_r_reg );
  output app_rdy;
  output app_hi_pri_r2;
  output hi_priority;
  output app_wdf_rdy;
  output app_en_r1;
  output app_wdf_wren_r1;
  output ram_init_done_r;
  output \app_cmd_r2_reg[0] ;
  output [0:0]row_hit_r_reg;
  output [0:0]row_hit_r_reg_0;
  output [0:0]row_hit_r_reg_1;
  output [0:0]row_hit_r_reg_2;
  output rb_hit_busy_r_reg;
  output [2:0]\req_bank_r_lcl_reg[2] ;
  output rb_hit_busy_r_reg_0;
  output rb_hit_busy_r_reg_1;
  output rb_hit_busy_r_reg_2;
  output [3:0]\req_data_buf_addr_r_reg[3] ;
  output use_addr;
  output [0:0]D;
  output [12:0]\req_row_r_lcl_reg[12] ;
  output [6:0]\req_col_r_reg[9] ;
  output [71:0]Q;
  output [63:0]app_wdf_data_r1;
  output [7:0]app_wdf_mask_r1;
  input CLK;
  input \offset_pipe_1.offset_r2_reg[0] ;
  input [71:0]wr_buf_in_data;
  input [4:0]ADDRC;
  input [0:0]E;
  input reset_reg;
  input app_en_r1_reg;
  input app_wdf_wren_r1_reg;
  input \RD_PRI_REG.rd_cmd_hold_reg ;
  input app_rdy_r_reg;
  input [3:0]\req_row_r_lcl_reg[12]_0 ;
  input [11:0]req_bank_r;
  input accept_ns;
  input [0:0]\RD_PRI_REG.rd_cmd_hold_reg_0 ;
  input [22:0]\RD_PRI_REG.rd_cmd_hold_reg_1 ;
  input [63:0]\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst ;
  input [7:0]\wdf_mask_reg[7] ;
  input \gen_bc2.w_ignore_end_r_reg ;

  wire [4:0]ADDRC;
  wire CLK;
  wire [0:0]D;
  wire [0:0]E;
  wire [71:0]Q;
  wire \RD_PRI_REG.rd_cmd_hold_reg ;
  wire [0:0]\RD_PRI_REG.rd_cmd_hold_reg_0 ;
  wire [22:0]\RD_PRI_REG.rd_cmd_hold_reg_1 ;
  wire [63:0]\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst ;
  wire accept_ns;
  wire \app_cmd_r2_reg[0] ;
  wire app_en_r1;
  wire app_en_r1_reg;
  wire app_hi_pri_r2;
  wire app_rdy;
  wire app_rdy_ns;
  wire app_rdy_r_reg;
  wire [63:0]app_wdf_data_r1;
  wire [7:0]app_wdf_mask_r1;
  wire app_wdf_rdy;
  wire app_wdf_wren_r1;
  wire app_wdf_wren_r1_reg;
  wire \gen_bc2.w_ignore_end_r_reg ;
  wire hi_priority;
  wire \offset_pipe_1.offset_r2_reg[0] ;
  wire [3:0]pointer_wr_addr;
  wire [3:0]pointer_wr_data;
  wire ram_init_done_r;
  wire rb_hit_busy_r_reg;
  wire rb_hit_busy_r_reg_0;
  wire rb_hit_busy_r_reg_1;
  wire rb_hit_busy_r_reg_2;
  wire [2:2]rd_data_buf_addr_r;
  wire [2:0]rd_data_buf_addr_r_lcl;
  wire [3:0]\read_data_indx.rd_data_indx_r_reg__0 ;
  wire [11:0]req_bank_r;
  wire [2:0]\req_bank_r_lcl_reg[2] ;
  wire [6:0]\req_col_r_reg[9] ;
  wire [3:0]\req_data_buf_addr_r_reg[3] ;
  wire [12:0]\req_row_r_lcl_reg[12] ;
  wire [3:0]\req_row_r_lcl_reg[12]_0 ;
  wire reset_reg;
  wire [0:0]row_hit_r_reg;
  wire [0:0]row_hit_r_reg_0;
  wire [0:0]row_hit_r_reg_1;
  wire [0:0]row_hit_r_reg_2;
  wire ui_cmd0_n_24;
  wire ui_cmd0_n_26;
  wire ui_cmd0_n_5;
  wire ui_cmd0_n_6;
  wire ui_cmd0_n_7;
  wire use_addr;
  wire [7:0]\wdf_mask_reg[7] ;
  wire wr_accepted;
  wire [71:0]wr_buf_in_data;
  wire [3:0]wr_data_buf_addr;

  ddr_axi_mig_7series_v2_4_ui_cmd ui_cmd0
       (.CLK(CLK),
        .D({rd_data_buf_addr_r,ui_cmd0_n_5,ui_cmd0_n_6}),
        .E(app_rdy),
        .Q(rd_data_buf_addr_r_lcl),
        .\RD_PRI_REG.rd_cmd_hold_reg (\RD_PRI_REG.rd_cmd_hold_reg ),
        .\RD_PRI_REG.rd_cmd_hold_reg_0 (\RD_PRI_REG.rd_cmd_hold_reg_0 ),
        .\RD_PRI_REG.rd_cmd_hold_reg_1 (\RD_PRI_REG.rd_cmd_hold_reg_1 ),
        .\app_cmd_r2_reg[0]_0 (\app_cmd_r2_reg[0] ),
        .\app_cmd_r2_reg[1]_0 (D),
        .app_en_r1(app_en_r1),
        .app_en_r1_reg_0(app_en_r1_reg),
        .app_hi_pri_r2(app_hi_pri_r2),
        .app_rdy_ns(app_rdy_ns),
        .\data_buf_address_counter.data_buf_addr_cnt_r_reg[3] (wr_accepted),
        .hi_priority(hi_priority),
        .rb_hit_busy_r_reg(rb_hit_busy_r_reg),
        .rb_hit_busy_r_reg_0(rb_hit_busy_r_reg_0),
        .rb_hit_busy_r_reg_1(rb_hit_busy_r_reg_1),
        .rb_hit_busy_r_reg_2(rb_hit_busy_r_reg_2),
        .req_bank_r(req_bank_r),
        .\req_bank_r_lcl_reg[0] (\req_bank_r_lcl_reg[2] [0]),
        .\req_bank_r_lcl_reg[1] (\req_bank_r_lcl_reg[2] [1]),
        .\req_bank_r_lcl_reg[2] (\req_bank_r_lcl_reg[2] [2]),
        .\req_col_r_reg[9] (\req_col_r_reg[9] ),
        .\req_data_buf_addr_r_reg[2] (ui_cmd0_n_7),
        .\req_data_buf_addr_r_reg[2]_0 (\req_data_buf_addr_r_reg[3] [2:0]),
        .\req_data_buf_addr_r_reg[3] (ui_cmd0_n_26),
        .\req_row_r_lcl_reg[12] (\req_row_r_lcl_reg[12] ),
        .\req_row_r_lcl_reg[12]_0 (\req_row_r_lcl_reg[12]_0 ),
        .reset_reg(reset_reg),
        .row_hit_r_reg(row_hit_r_reg),
        .row_hit_r_reg_0(row_hit_r_reg_0),
        .row_hit_r_reg_1(row_hit_r_reg_1),
        .row_hit_r_reg_2(row_hit_r_reg_2),
        .use_addr(use_addr),
        .wr_data_buf_addr(wr_data_buf_addr[2:0]),
        .\wr_req_counter.wr_req_cnt_r_reg[3] (ui_cmd0_n_24));
  ddr_axi_mig_7series_v2_4_ui_rd_data ui_rd_data0
       (.ADDRC(ADDRC[4:1]),
        .ADDRD(pointer_wr_addr),
        .CLK(CLK),
        .D({rd_data_buf_addr_r,ui_cmd0_n_5,ui_cmd0_n_6}),
        .DOB(wr_data_buf_addr[3]),
        .Q(rd_data_buf_addr_r_lcl),
        .\app_cmd_r2_reg[1] (ui_cmd0_n_26),
        .pointer_wr_data(pointer_wr_data),
        .\rd_buf_indx.ram_init_done_r_lcl_reg_0 (ram_init_done_r),
        .\read_data_indx.rd_data_indx_r_reg[3] (\read_data_indx.rd_data_indx_r_reg__0 ),
        .\req_data_buf_addr_r_reg[3] (\req_data_buf_addr_r_reg[3] [3]),
        .reset_reg(reset_reg),
        .\strict_mode.rd_data_buf_addr_r_lcl_reg[0]_0 (ui_cmd0_n_7));
  ddr_axi_mig_7series_v2_4_ui_wr_data ui_wr_data0
       (.ADDRC(ADDRC),
        .ADDRD(pointer_wr_addr),
        .CLK(CLK),
        .E(E),
        .Q(\read_data_indx.rd_data_indx_r_reg__0 ),
        .\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst (\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst ),
        .accept_ns(accept_ns),
        .\app_cmd_r2_reg[1] (wr_accepted),
        .app_en_r2_reg(ui_cmd0_n_24),
        .app_rdy_ns(app_rdy_ns),
        .app_rdy_r_reg(app_rdy_r_reg),
        .app_wdf_data_r1(app_wdf_data_r1),
        .app_wdf_mask_r1(app_wdf_mask_r1),
        .\app_wdf_mask_r1_reg[0]_0 (app_wdf_rdy),
        .app_wdf_wren_r1_reg_0(app_wdf_wren_r1_reg),
        .\gen_bc2.w_ignore_end_r_reg (\gen_bc2.w_ignore_end_r_reg ),
        .\my_empty_reg[7] (Q),
        .\occupied_counter.occ_cnt_reg[0]_0 (app_wdf_wren_r1),
        .\offset_pipe_1.offset_r2_reg[0] (\offset_pipe_1.offset_r2_reg[0] ),
        .pointer_wr_data(pointer_wr_data),
        .ram_init_done_r(ram_init_done_r),
        .reset_reg(reset_reg),
        .\wdf_mask_reg[7] (\wdf_mask_reg[7] ),
        .wr_buf_in_data(wr_buf_in_data),
        .wr_data_buf_addr(wr_data_buf_addr));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_4_ui_wr_data" *) 
module ddr_axi_mig_7series_v2_4_ui_wr_data
   (wr_data_buf_addr,
    \app_wdf_mask_r1_reg[0]_0 ,
    \occupied_counter.occ_cnt_reg[0]_0 ,
    app_rdy_ns,
    Q,
    \my_empty_reg[7] ,
    app_wdf_data_r1,
    app_wdf_mask_r1,
    CLK,
    \offset_pipe_1.offset_r2_reg[0] ,
    pointer_wr_data,
    ADDRD,
    wr_buf_in_data,
    ADDRC,
    E,
    reset_reg,
    app_wdf_wren_r1_reg_0,
    app_rdy_r_reg,
    app_en_r2_reg,
    accept_ns,
    ram_init_done_r,
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst ,
    \wdf_mask_reg[7] ,
    \gen_bc2.w_ignore_end_r_reg ,
    \app_cmd_r2_reg[1] );
  output [3:0]wr_data_buf_addr;
  output \app_wdf_mask_r1_reg[0]_0 ;
  output \occupied_counter.occ_cnt_reg[0]_0 ;
  output app_rdy_ns;
  output [3:0]Q;
  output [71:0]\my_empty_reg[7] ;
  output [63:0]app_wdf_data_r1;
  output [7:0]app_wdf_mask_r1;
  input CLK;
  input \offset_pipe_1.offset_r2_reg[0] ;
  input [3:0]pointer_wr_data;
  input [3:0]ADDRD;
  input [71:0]wr_buf_in_data;
  input [4:0]ADDRC;
  input [0:0]E;
  input reset_reg;
  input app_wdf_wren_r1_reg_0;
  input app_rdy_r_reg;
  input app_en_r2_reg;
  input accept_ns;
  input ram_init_done_r;
  input [63:0]\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst ;
  input [7:0]\wdf_mask_reg[7] ;
  input \gen_bc2.w_ignore_end_r_reg ;
  input [0:0]\app_cmd_r2_reg[1] ;

  wire [4:0]ADDRC;
  wire [3:0]ADDRD;
  wire CLK;
  wire [0:0]E;
  wire [3:0]Q;
  wire [63:0]\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst ;
  wire accept_ns;
  wire [0:0]\app_cmd_r2_reg[1] ;
  wire app_en_r2_reg;
  wire app_rdy_ns;
  wire app_rdy_r_i_2_n_0;
  wire app_rdy_r_i_3_n_0;
  wire app_rdy_r_i_4_n_0;
  wire app_rdy_r_reg;
  wire [63:0]app_wdf_data_r1;
  wire app_wdf_end_r1;
  wire app_wdf_end_r1_i_1_n_0;
  wire [7:0]app_wdf_mask_r1;
  wire \app_wdf_mask_r1[7]_i_1_n_0 ;
  wire \app_wdf_mask_r1_reg[0]_0 ;
  wire app_wdf_wren_r1_reg_0;
  wire [3:0]\data_buf_address_counter.data_buf_addr_cnt_r_reg__0 ;
  wire \gen_bc2.w_ignore_end_r_reg ;
  wire [71:0]\my_empty_reg[7] ;
  wire \occupied_counter.occ_cnt[15]_i_1_n_0 ;
  wire \occupied_counter.occ_cnt_reg[0]_0 ;
  wire \occupied_counter.occ_cnt_reg_n_0_[0] ;
  wire \occupied_counter.occ_cnt_reg_n_0_[10] ;
  wire \occupied_counter.occ_cnt_reg_n_0_[11] ;
  wire \occupied_counter.occ_cnt_reg_n_0_[12] ;
  wire \occupied_counter.occ_cnt_reg_n_0_[13] ;
  wire \occupied_counter.occ_cnt_reg_n_0_[15] ;
  wire \occupied_counter.occ_cnt_reg_n_0_[1] ;
  wire \occupied_counter.occ_cnt_reg_n_0_[2] ;
  wire \occupied_counter.occ_cnt_reg_n_0_[3] ;
  wire \occupied_counter.occ_cnt_reg_n_0_[4] ;
  wire \occupied_counter.occ_cnt_reg_n_0_[5] ;
  wire \occupied_counter.occ_cnt_reg_n_0_[6] ;
  wire \occupied_counter.occ_cnt_reg_n_0_[7] ;
  wire \occupied_counter.occ_cnt_reg_n_0_[8] ;
  wire \occupied_counter.occ_cnt_reg_n_0_[9] ;
  wire \offset_pipe_1.offset_r2_reg[0] ;
  wire [0:0]p_0_in;
  wire [3:0]p_0_in__3;
  wire [3:0]p_0_in__4;
  wire [3:0]p_0_in__5;
  wire [15:0]p_1_in;
  wire p_4_in;
  wire [3:0]pointer_wr_data;
  wire ram_init_done_r;
  wire reset_reg;
  wire wb_wr_data_addr0_r;
  wire [4:1]wb_wr_data_addr_r;
  wire [4:1]wb_wr_data_addr_w;
  wire [7:0]\wdf_mask_reg[7] ;
  wire wdf_rdy_ns;
  wire [71:0]wr_buf_in_data;
  wire [71:0]wr_buf_out_data_w;
  wire wr_data_addr_le;
  wire [3:0]wr_data_buf_addr;
  wire [3:0]wr_data_pntr;
  wire [4:0]wr_req_cnt_r;
  wire \wr_req_counter.wr_req_cnt_r[0]_i_1_n_0 ;
  wire \wr_req_counter.wr_req_cnt_r[1]_i_1_n_0 ;
  wire \wr_req_counter.wr_req_cnt_r[2]_i_1_n_0 ;
  wire \wr_req_counter.wr_req_cnt_r[3]_i_1_n_0 ;
  wire \wr_req_counter.wr_req_cnt_r[3]_i_3_n_0 ;
  wire \wr_req_counter.wr_req_cnt_r[4]_i_1_n_0 ;
  wire \write_buffer.wr_buffer_ram[0].RAM32M0_i_12_n_0 ;
  wire \write_buffer.wr_buffer_ram[0].RAM32M0_i_13_n_0 ;
  wire \write_buffer.wr_buffer_ram[0].RAM32M0_i_14_n_0 ;
  wire \write_data_control.wb_wr_data_addr0_r_i_1_n_0 ;
  wire [3:0]\write_data_control.wr_data_indx_r_reg__0 ;
  wire [1:0]\NLW_pointer_ram.rams[0].RAM32M0_DOA_UNCONNECTED ;
  wire [1:0]\NLW_pointer_ram.rams[0].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_pointer_ram.rams[1].RAM32M0_DOA_UNCONNECTED ;
  wire [1:0]\NLW_pointer_ram.rams[1].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[0].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[10].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[11].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[1].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[2].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[3].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[4].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[5].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[6].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[7].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[8].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[9].RAM32M0_DOD_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hA88AAAAAAAAAAAAA)) 
    app_rdy_r_i_1
       (.I0(accept_ns),
        .I1(reset_reg),
        .I2(wr_req_cnt_r[4]),
        .I3(app_rdy_r_i_2_n_0),
        .I4(app_rdy_r_i_3_n_0),
        .I5(app_rdy_r_i_4_n_0),
        .O(app_rdy_ns));
  LUT6 #(
    .INIT(64'h0000400000020000)) 
    app_rdy_r_i_2
       (.I0(p_0_in),
        .I1(wr_req_cnt_r[3]),
        .I2(wr_req_cnt_r[1]),
        .I3(wr_req_cnt_r[0]),
        .I4(app_en_r2_reg),
        .I5(wr_req_cnt_r[2]),
        .O(app_rdy_r_i_2_n_0));
  LUT6 #(
    .INIT(64'hCCCCCCECDCCDCDCC)) 
    app_rdy_r_i_3
       (.I0(wr_req_cnt_r[2]),
        .I1(reset_reg),
        .I2(wr_req_cnt_r[0]),
        .I3(app_en_r2_reg),
        .I4(p_0_in),
        .I5(wr_req_cnt_r[1]),
        .O(app_rdy_r_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF690F0F69)) 
    app_rdy_r_i_4
       (.I0(\wr_req_counter.wr_req_cnt_r[3]_i_3_n_0 ),
        .I1(wr_req_cnt_r[2]),
        .I2(wr_req_cnt_r[3]),
        .I3(app_en_r2_reg),
        .I4(p_0_in),
        .I5(reset_reg),
        .O(app_rdy_r_i_4_n_0));
  FDRE \app_wdf_data_r1_reg[0] 
       (.C(CLK),
        .CE(\app_wdf_mask_r1_reg[0]_0 ),
        .D(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst [0]),
        .Q(app_wdf_data_r1[0]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[10] 
       (.C(CLK),
        .CE(\app_wdf_mask_r1_reg[0]_0 ),
        .D(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst [10]),
        .Q(app_wdf_data_r1[10]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[11] 
       (.C(CLK),
        .CE(\app_wdf_mask_r1_reg[0]_0 ),
        .D(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst [11]),
        .Q(app_wdf_data_r1[11]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[12] 
       (.C(CLK),
        .CE(\app_wdf_mask_r1_reg[0]_0 ),
        .D(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst [12]),
        .Q(app_wdf_data_r1[12]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[13] 
       (.C(CLK),
        .CE(\app_wdf_mask_r1_reg[0]_0 ),
        .D(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst [13]),
        .Q(app_wdf_data_r1[13]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[14] 
       (.C(CLK),
        .CE(\app_wdf_mask_r1_reg[0]_0 ),
        .D(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst [14]),
        .Q(app_wdf_data_r1[14]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[15] 
       (.C(CLK),
        .CE(\app_wdf_mask_r1_reg[0]_0 ),
        .D(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst [15]),
        .Q(app_wdf_data_r1[15]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[16] 
       (.C(CLK),
        .CE(\app_wdf_mask_r1_reg[0]_0 ),
        .D(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst [16]),
        .Q(app_wdf_data_r1[16]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[17] 
       (.C(CLK),
        .CE(\app_wdf_mask_r1_reg[0]_0 ),
        .D(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst [17]),
        .Q(app_wdf_data_r1[17]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[18] 
       (.C(CLK),
        .CE(\app_wdf_mask_r1_reg[0]_0 ),
        .D(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst [18]),
        .Q(app_wdf_data_r1[18]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[19] 
       (.C(CLK),
        .CE(\app_wdf_mask_r1_reg[0]_0 ),
        .D(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst [19]),
        .Q(app_wdf_data_r1[19]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[1] 
       (.C(CLK),
        .CE(\app_wdf_mask_r1_reg[0]_0 ),
        .D(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst [1]),
        .Q(app_wdf_data_r1[1]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[20] 
       (.C(CLK),
        .CE(\app_wdf_mask_r1_reg[0]_0 ),
        .D(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst [20]),
        .Q(app_wdf_data_r1[20]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[21] 
       (.C(CLK),
        .CE(\app_wdf_mask_r1_reg[0]_0 ),
        .D(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst [21]),
        .Q(app_wdf_data_r1[21]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[22] 
       (.C(CLK),
        .CE(\app_wdf_mask_r1_reg[0]_0 ),
        .D(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst [22]),
        .Q(app_wdf_data_r1[22]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[23] 
       (.C(CLK),
        .CE(\app_wdf_mask_r1_reg[0]_0 ),
        .D(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst [23]),
        .Q(app_wdf_data_r1[23]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[24] 
       (.C(CLK),
        .CE(\app_wdf_mask_r1_reg[0]_0 ),
        .D(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst [24]),
        .Q(app_wdf_data_r1[24]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[25] 
       (.C(CLK),
        .CE(\app_wdf_mask_r1_reg[0]_0 ),
        .D(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst [25]),
        .Q(app_wdf_data_r1[25]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[26] 
       (.C(CLK),
        .CE(\app_wdf_mask_r1_reg[0]_0 ),
        .D(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst [26]),
        .Q(app_wdf_data_r1[26]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[27] 
       (.C(CLK),
        .CE(\app_wdf_mask_r1_reg[0]_0 ),
        .D(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst [27]),
        .Q(app_wdf_data_r1[27]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[28] 
       (.C(CLK),
        .CE(\app_wdf_mask_r1_reg[0]_0 ),
        .D(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst [28]),
        .Q(app_wdf_data_r1[28]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[29] 
       (.C(CLK),
        .CE(\app_wdf_mask_r1_reg[0]_0 ),
        .D(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst [29]),
        .Q(app_wdf_data_r1[29]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[2] 
       (.C(CLK),
        .CE(\app_wdf_mask_r1_reg[0]_0 ),
        .D(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst [2]),
        .Q(app_wdf_data_r1[2]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[30] 
       (.C(CLK),
        .CE(\app_wdf_mask_r1_reg[0]_0 ),
        .D(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst [30]),
        .Q(app_wdf_data_r1[30]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[31] 
       (.C(CLK),
        .CE(\app_wdf_mask_r1_reg[0]_0 ),
        .D(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst [31]),
        .Q(app_wdf_data_r1[31]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[32] 
       (.C(CLK),
        .CE(\app_wdf_mask_r1_reg[0]_0 ),
        .D(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst [32]),
        .Q(app_wdf_data_r1[32]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[33] 
       (.C(CLK),
        .CE(\app_wdf_mask_r1_reg[0]_0 ),
        .D(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst [33]),
        .Q(app_wdf_data_r1[33]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[34] 
       (.C(CLK),
        .CE(\app_wdf_mask_r1_reg[0]_0 ),
        .D(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst [34]),
        .Q(app_wdf_data_r1[34]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[35] 
       (.C(CLK),
        .CE(\app_wdf_mask_r1_reg[0]_0 ),
        .D(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst [35]),
        .Q(app_wdf_data_r1[35]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[36] 
       (.C(CLK),
        .CE(\app_wdf_mask_r1_reg[0]_0 ),
        .D(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst [36]),
        .Q(app_wdf_data_r1[36]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[37] 
       (.C(CLK),
        .CE(\app_wdf_mask_r1_reg[0]_0 ),
        .D(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst [37]),
        .Q(app_wdf_data_r1[37]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[38] 
       (.C(CLK),
        .CE(\app_wdf_mask_r1_reg[0]_0 ),
        .D(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst [38]),
        .Q(app_wdf_data_r1[38]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[39] 
       (.C(CLK),
        .CE(\app_wdf_mask_r1_reg[0]_0 ),
        .D(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst [39]),
        .Q(app_wdf_data_r1[39]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[3] 
       (.C(CLK),
        .CE(\app_wdf_mask_r1_reg[0]_0 ),
        .D(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst [3]),
        .Q(app_wdf_data_r1[3]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[40] 
       (.C(CLK),
        .CE(\app_wdf_mask_r1_reg[0]_0 ),
        .D(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst [40]),
        .Q(app_wdf_data_r1[40]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[41] 
       (.C(CLK),
        .CE(\app_wdf_mask_r1_reg[0]_0 ),
        .D(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst [41]),
        .Q(app_wdf_data_r1[41]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[42] 
       (.C(CLK),
        .CE(\app_wdf_mask_r1_reg[0]_0 ),
        .D(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst [42]),
        .Q(app_wdf_data_r1[42]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[43] 
       (.C(CLK),
        .CE(\app_wdf_mask_r1_reg[0]_0 ),
        .D(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst [43]),
        .Q(app_wdf_data_r1[43]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[44] 
       (.C(CLK),
        .CE(\app_wdf_mask_r1_reg[0]_0 ),
        .D(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst [44]),
        .Q(app_wdf_data_r1[44]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[45] 
       (.C(CLK),
        .CE(\app_wdf_mask_r1_reg[0]_0 ),
        .D(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst [45]),
        .Q(app_wdf_data_r1[45]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[46] 
       (.C(CLK),
        .CE(\app_wdf_mask_r1_reg[0]_0 ),
        .D(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst [46]),
        .Q(app_wdf_data_r1[46]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[47] 
       (.C(CLK),
        .CE(\app_wdf_mask_r1_reg[0]_0 ),
        .D(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst [47]),
        .Q(app_wdf_data_r1[47]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[48] 
       (.C(CLK),
        .CE(\app_wdf_mask_r1_reg[0]_0 ),
        .D(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst [48]),
        .Q(app_wdf_data_r1[48]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[49] 
       (.C(CLK),
        .CE(\app_wdf_mask_r1_reg[0]_0 ),
        .D(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst [49]),
        .Q(app_wdf_data_r1[49]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[4] 
       (.C(CLK),
        .CE(\app_wdf_mask_r1_reg[0]_0 ),
        .D(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst [4]),
        .Q(app_wdf_data_r1[4]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[50] 
       (.C(CLK),
        .CE(\app_wdf_mask_r1_reg[0]_0 ),
        .D(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst [50]),
        .Q(app_wdf_data_r1[50]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[51] 
       (.C(CLK),
        .CE(\app_wdf_mask_r1_reg[0]_0 ),
        .D(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst [51]),
        .Q(app_wdf_data_r1[51]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[52] 
       (.C(CLK),
        .CE(\app_wdf_mask_r1_reg[0]_0 ),
        .D(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst [52]),
        .Q(app_wdf_data_r1[52]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[53] 
       (.C(CLK),
        .CE(\app_wdf_mask_r1_reg[0]_0 ),
        .D(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst [53]),
        .Q(app_wdf_data_r1[53]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[54] 
       (.C(CLK),
        .CE(\app_wdf_mask_r1_reg[0]_0 ),
        .D(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst [54]),
        .Q(app_wdf_data_r1[54]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[55] 
       (.C(CLK),
        .CE(\app_wdf_mask_r1_reg[0]_0 ),
        .D(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst [55]),
        .Q(app_wdf_data_r1[55]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[56] 
       (.C(CLK),
        .CE(\app_wdf_mask_r1_reg[0]_0 ),
        .D(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst [56]),
        .Q(app_wdf_data_r1[56]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[57] 
       (.C(CLK),
        .CE(\app_wdf_mask_r1_reg[0]_0 ),
        .D(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst [57]),
        .Q(app_wdf_data_r1[57]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[58] 
       (.C(CLK),
        .CE(\app_wdf_mask_r1_reg[0]_0 ),
        .D(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst [58]),
        .Q(app_wdf_data_r1[58]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[59] 
       (.C(CLK),
        .CE(\app_wdf_mask_r1_reg[0]_0 ),
        .D(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst [59]),
        .Q(app_wdf_data_r1[59]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[5] 
       (.C(CLK),
        .CE(\app_wdf_mask_r1_reg[0]_0 ),
        .D(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst [5]),
        .Q(app_wdf_data_r1[5]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[60] 
       (.C(CLK),
        .CE(\app_wdf_mask_r1_reg[0]_0 ),
        .D(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst [60]),
        .Q(app_wdf_data_r1[60]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[61] 
       (.C(CLK),
        .CE(\app_wdf_mask_r1_reg[0]_0 ),
        .D(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst [61]),
        .Q(app_wdf_data_r1[61]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[62] 
       (.C(CLK),
        .CE(\app_wdf_mask_r1_reg[0]_0 ),
        .D(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst [62]),
        .Q(app_wdf_data_r1[62]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[63] 
       (.C(CLK),
        .CE(\app_wdf_mask_r1_reg[0]_0 ),
        .D(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst [63]),
        .Q(app_wdf_data_r1[63]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[6] 
       (.C(CLK),
        .CE(\app_wdf_mask_r1_reg[0]_0 ),
        .D(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst [6]),
        .Q(app_wdf_data_r1[6]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[7] 
       (.C(CLK),
        .CE(\app_wdf_mask_r1_reg[0]_0 ),
        .D(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst [7]),
        .Q(app_wdf_data_r1[7]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[8] 
       (.C(CLK),
        .CE(\app_wdf_mask_r1_reg[0]_0 ),
        .D(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst [8]),
        .Q(app_wdf_data_r1[8]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[9] 
       (.C(CLK),
        .CE(\app_wdf_mask_r1_reg[0]_0 ),
        .D(\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst [9]),
        .Q(app_wdf_data_r1[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair767" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    app_wdf_end_r1_i_1
       (.I0(app_rdy_r_reg),
        .I1(\app_wdf_mask_r1_reg[0]_0 ),
        .I2(app_wdf_end_r1),
        .O(app_wdf_end_r1_i_1_n_0));
  FDRE app_wdf_end_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(app_wdf_end_r1_i_1_n_0),
        .Q(app_wdf_end_r1),
        .R(reset_reg));
  LUT2 #(
    .INIT(4'h8)) 
    \app_wdf_mask_r1[7]_i_1 
       (.I0(\gen_bc2.w_ignore_end_r_reg ),
        .I1(\app_wdf_mask_r1_reg[0]_0 ),
        .O(\app_wdf_mask_r1[7]_i_1_n_0 ));
  FDSE \app_wdf_mask_r1_reg[0] 
       (.C(CLK),
        .CE(\app_wdf_mask_r1_reg[0]_0 ),
        .D(\wdf_mask_reg[7] [0]),
        .Q(app_wdf_mask_r1[0]),
        .S(\app_wdf_mask_r1[7]_i_1_n_0 ));
  FDSE \app_wdf_mask_r1_reg[1] 
       (.C(CLK),
        .CE(\app_wdf_mask_r1_reg[0]_0 ),
        .D(\wdf_mask_reg[7] [1]),
        .Q(app_wdf_mask_r1[1]),
        .S(\app_wdf_mask_r1[7]_i_1_n_0 ));
  FDSE \app_wdf_mask_r1_reg[2] 
       (.C(CLK),
        .CE(\app_wdf_mask_r1_reg[0]_0 ),
        .D(\wdf_mask_reg[7] [2]),
        .Q(app_wdf_mask_r1[2]),
        .S(\app_wdf_mask_r1[7]_i_1_n_0 ));
  FDSE \app_wdf_mask_r1_reg[3] 
       (.C(CLK),
        .CE(\app_wdf_mask_r1_reg[0]_0 ),
        .D(\wdf_mask_reg[7] [3]),
        .Q(app_wdf_mask_r1[3]),
        .S(\app_wdf_mask_r1[7]_i_1_n_0 ));
  FDSE \app_wdf_mask_r1_reg[4] 
       (.C(CLK),
        .CE(\app_wdf_mask_r1_reg[0]_0 ),
        .D(\wdf_mask_reg[7] [4]),
        .Q(app_wdf_mask_r1[4]),
        .S(\app_wdf_mask_r1[7]_i_1_n_0 ));
  FDSE \app_wdf_mask_r1_reg[5] 
       (.C(CLK),
        .CE(\app_wdf_mask_r1_reg[0]_0 ),
        .D(\wdf_mask_reg[7] [5]),
        .Q(app_wdf_mask_r1[5]),
        .S(\app_wdf_mask_r1[7]_i_1_n_0 ));
  FDSE \app_wdf_mask_r1_reg[6] 
       (.C(CLK),
        .CE(\app_wdf_mask_r1_reg[0]_0 ),
        .D(\wdf_mask_reg[7] [6]),
        .Q(app_wdf_mask_r1[6]),
        .S(\app_wdf_mask_r1[7]_i_1_n_0 ));
  FDSE \app_wdf_mask_r1_reg[7] 
       (.C(CLK),
        .CE(\app_wdf_mask_r1_reg[0]_0 ),
        .D(\wdf_mask_reg[7] [7]),
        .Q(app_wdf_mask_r1[7]),
        .S(\app_wdf_mask_r1[7]_i_1_n_0 ));
  FDRE app_wdf_wren_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(app_wdf_wren_r1_reg_0),
        .Q(\occupied_counter.occ_cnt_reg[0]_0 ),
        .R(reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair771" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \data_buf_address_counter.data_buf_addr_cnt_r[0]_i_1 
       (.I0(\data_buf_address_counter.data_buf_addr_cnt_r_reg__0 [0]),
        .O(p_0_in__3[0]));
  (* SOFT_HLUTNM = "soft_lutpair771" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \data_buf_address_counter.data_buf_addr_cnt_r[1]_i_1 
       (.I0(\data_buf_address_counter.data_buf_addr_cnt_r_reg__0 [0]),
        .I1(\data_buf_address_counter.data_buf_addr_cnt_r_reg__0 [1]),
        .O(p_0_in__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair769" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \data_buf_address_counter.data_buf_addr_cnt_r[2]_i_1 
       (.I0(\data_buf_address_counter.data_buf_addr_cnt_r_reg__0 [2]),
        .I1(\data_buf_address_counter.data_buf_addr_cnt_r_reg__0 [1]),
        .I2(\data_buf_address_counter.data_buf_addr_cnt_r_reg__0 [0]),
        .O(p_0_in__3[2]));
  (* SOFT_HLUTNM = "soft_lutpair769" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \data_buf_address_counter.data_buf_addr_cnt_r[3]_i_2 
       (.I0(\data_buf_address_counter.data_buf_addr_cnt_r_reg__0 [3]),
        .I1(\data_buf_address_counter.data_buf_addr_cnt_r_reg__0 [0]),
        .I2(\data_buf_address_counter.data_buf_addr_cnt_r_reg__0 [1]),
        .I3(\data_buf_address_counter.data_buf_addr_cnt_r_reg__0 [2]),
        .O(p_0_in__3[3]));
  FDRE \data_buf_address_counter.data_buf_addr_cnt_r_reg[0] 
       (.C(CLK),
        .CE(\app_cmd_r2_reg[1] ),
        .D(p_0_in__3[0]),
        .Q(\data_buf_address_counter.data_buf_addr_cnt_r_reg__0 [0]),
        .R(reset_reg));
  FDRE \data_buf_address_counter.data_buf_addr_cnt_r_reg[1] 
       (.C(CLK),
        .CE(\app_cmd_r2_reg[1] ),
        .D(p_0_in__3[1]),
        .Q(\data_buf_address_counter.data_buf_addr_cnt_r_reg__0 [1]),
        .R(reset_reg));
  FDRE \data_buf_address_counter.data_buf_addr_cnt_r_reg[2] 
       (.C(CLK),
        .CE(\app_cmd_r2_reg[1] ),
        .D(p_0_in__3[2]),
        .Q(\data_buf_address_counter.data_buf_addr_cnt_r_reg__0 [2]),
        .R(reset_reg));
  FDRE \data_buf_address_counter.data_buf_addr_cnt_r_reg[3] 
       (.C(CLK),
        .CE(\app_cmd_r2_reg[1] ),
        .D(p_0_in__3[3]),
        .Q(\data_buf_address_counter.data_buf_addr_cnt_r_reg__0 [3]),
        .R(reset_reg));
  (* equivalent_register_removal = "no" *) 
  FDRE \occupied_counter.app_wdf_rdy_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(wdf_rdy_ns),
        .Q(\app_wdf_mask_r1_reg[0]_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair765" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \occupied_counter.occ_cnt[0]_i_1 
       (.I0(\occupied_counter.occ_cnt_reg_n_0_[1] ),
        .I1(\app_wdf_mask_r1_reg[0]_0 ),
        .I2(\occupied_counter.occ_cnt_reg[0]_0 ),
        .I3(app_wdf_end_r1),
        .O(p_1_in[0]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \occupied_counter.occ_cnt[10]_i_1 
       (.I0(\occupied_counter.occ_cnt_reg_n_0_[9] ),
        .I1(app_wdf_end_r1),
        .I2(\occupied_counter.occ_cnt_reg[0]_0 ),
        .I3(\app_wdf_mask_r1_reg[0]_0 ),
        .I4(\occupied_counter.occ_cnt_reg_n_0_[11] ),
        .O(p_1_in[10]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \occupied_counter.occ_cnt[11]_i_1 
       (.I0(\occupied_counter.occ_cnt_reg_n_0_[10] ),
        .I1(app_wdf_end_r1),
        .I2(\occupied_counter.occ_cnt_reg[0]_0 ),
        .I3(\app_wdf_mask_r1_reg[0]_0 ),
        .I4(\occupied_counter.occ_cnt_reg_n_0_[12] ),
        .O(p_1_in[11]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \occupied_counter.occ_cnt[12]_i_1 
       (.I0(\occupied_counter.occ_cnt_reg_n_0_[11] ),
        .I1(app_wdf_end_r1),
        .I2(\occupied_counter.occ_cnt_reg[0]_0 ),
        .I3(\app_wdf_mask_r1_reg[0]_0 ),
        .I4(\occupied_counter.occ_cnt_reg_n_0_[13] ),
        .O(p_1_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair766" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \occupied_counter.occ_cnt[13]_i_1 
       (.I0(\occupied_counter.occ_cnt_reg_n_0_[12] ),
        .I1(app_wdf_end_r1),
        .I2(\occupied_counter.occ_cnt_reg[0]_0 ),
        .I3(\app_wdf_mask_r1_reg[0]_0 ),
        .I4(p_4_in),
        .O(p_1_in[13]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \occupied_counter.occ_cnt[14]_i_1 
       (.I0(\occupied_counter.occ_cnt_reg_n_0_[13] ),
        .I1(app_wdf_end_r1),
        .I2(\occupied_counter.occ_cnt_reg[0]_0 ),
        .I3(\app_wdf_mask_r1_reg[0]_0 ),
        .I4(\occupied_counter.occ_cnt_reg_n_0_[15] ),
        .O(p_1_in[14]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \occupied_counter.occ_cnt[15]_i_1 
       (.I0(p_0_in),
        .I1(\app_wdf_mask_r1_reg[0]_0 ),
        .I2(\occupied_counter.occ_cnt_reg[0]_0 ),
        .I3(app_wdf_end_r1),
        .O(\occupied_counter.occ_cnt[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair766" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \occupied_counter.occ_cnt[15]_i_2 
       (.I0(p_4_in),
        .I1(\app_wdf_mask_r1_reg[0]_0 ),
        .I2(\occupied_counter.occ_cnt_reg[0]_0 ),
        .I3(app_wdf_end_r1),
        .O(p_1_in[15]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \occupied_counter.occ_cnt[1]_i_1 
       (.I0(\occupied_counter.occ_cnt_reg_n_0_[0] ),
        .I1(app_wdf_end_r1),
        .I2(\occupied_counter.occ_cnt_reg[0]_0 ),
        .I3(\app_wdf_mask_r1_reg[0]_0 ),
        .I4(\occupied_counter.occ_cnt_reg_n_0_[2] ),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair765" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \occupied_counter.occ_cnt[2]_i_1 
       (.I0(\occupied_counter.occ_cnt_reg_n_0_[1] ),
        .I1(app_wdf_end_r1),
        .I2(\occupied_counter.occ_cnt_reg[0]_0 ),
        .I3(\app_wdf_mask_r1_reg[0]_0 ),
        .I4(\occupied_counter.occ_cnt_reg_n_0_[3] ),
        .O(p_1_in[2]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \occupied_counter.occ_cnt[3]_i_1 
       (.I0(\occupied_counter.occ_cnt_reg_n_0_[2] ),
        .I1(app_wdf_end_r1),
        .I2(\occupied_counter.occ_cnt_reg[0]_0 ),
        .I3(\app_wdf_mask_r1_reg[0]_0 ),
        .I4(\occupied_counter.occ_cnt_reg_n_0_[4] ),
        .O(p_1_in[3]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \occupied_counter.occ_cnt[4]_i_1 
       (.I0(\occupied_counter.occ_cnt_reg_n_0_[3] ),
        .I1(app_wdf_end_r1),
        .I2(\occupied_counter.occ_cnt_reg[0]_0 ),
        .I3(\app_wdf_mask_r1_reg[0]_0 ),
        .I4(\occupied_counter.occ_cnt_reg_n_0_[5] ),
        .O(p_1_in[4]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \occupied_counter.occ_cnt[5]_i_1 
       (.I0(\occupied_counter.occ_cnt_reg_n_0_[4] ),
        .I1(app_wdf_end_r1),
        .I2(\occupied_counter.occ_cnt_reg[0]_0 ),
        .I3(\app_wdf_mask_r1_reg[0]_0 ),
        .I4(\occupied_counter.occ_cnt_reg_n_0_[6] ),
        .O(p_1_in[5]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \occupied_counter.occ_cnt[6]_i_1 
       (.I0(\occupied_counter.occ_cnt_reg_n_0_[5] ),
        .I1(app_wdf_end_r1),
        .I2(\occupied_counter.occ_cnt_reg[0]_0 ),
        .I3(\app_wdf_mask_r1_reg[0]_0 ),
        .I4(\occupied_counter.occ_cnt_reg_n_0_[7] ),
        .O(p_1_in[6]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \occupied_counter.occ_cnt[7]_i_1 
       (.I0(\occupied_counter.occ_cnt_reg_n_0_[6] ),
        .I1(app_wdf_end_r1),
        .I2(\occupied_counter.occ_cnt_reg[0]_0 ),
        .I3(\app_wdf_mask_r1_reg[0]_0 ),
        .I4(\occupied_counter.occ_cnt_reg_n_0_[8] ),
        .O(p_1_in[7]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \occupied_counter.occ_cnt[8]_i_1 
       (.I0(\occupied_counter.occ_cnt_reg_n_0_[7] ),
        .I1(app_wdf_end_r1),
        .I2(\occupied_counter.occ_cnt_reg[0]_0 ),
        .I3(\app_wdf_mask_r1_reg[0]_0 ),
        .I4(\occupied_counter.occ_cnt_reg_n_0_[9] ),
        .O(p_1_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair764" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \occupied_counter.occ_cnt[9]_i_1 
       (.I0(\occupied_counter.occ_cnt_reg_n_0_[8] ),
        .I1(app_wdf_end_r1),
        .I2(\occupied_counter.occ_cnt_reg[0]_0 ),
        .I3(\app_wdf_mask_r1_reg[0]_0 ),
        .I4(\occupied_counter.occ_cnt_reg_n_0_[10] ),
        .O(p_1_in[9]));
  FDRE \occupied_counter.occ_cnt_reg[0] 
       (.C(CLK),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(p_1_in[0]),
        .Q(\occupied_counter.occ_cnt_reg_n_0_[0] ),
        .R(reset_reg));
  FDRE \occupied_counter.occ_cnt_reg[10] 
       (.C(CLK),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(p_1_in[10]),
        .Q(\occupied_counter.occ_cnt_reg_n_0_[10] ),
        .R(reset_reg));
  FDRE \occupied_counter.occ_cnt_reg[11] 
       (.C(CLK),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(p_1_in[11]),
        .Q(\occupied_counter.occ_cnt_reg_n_0_[11] ),
        .R(reset_reg));
  FDRE \occupied_counter.occ_cnt_reg[12] 
       (.C(CLK),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(p_1_in[12]),
        .Q(\occupied_counter.occ_cnt_reg_n_0_[12] ),
        .R(reset_reg));
  FDRE \occupied_counter.occ_cnt_reg[13] 
       (.C(CLK),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(p_1_in[13]),
        .Q(\occupied_counter.occ_cnt_reg_n_0_[13] ),
        .R(reset_reg));
  FDRE \occupied_counter.occ_cnt_reg[14] 
       (.C(CLK),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(p_1_in[14]),
        .Q(p_4_in),
        .R(reset_reg));
  FDRE \occupied_counter.occ_cnt_reg[15] 
       (.C(CLK),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(p_1_in[15]),
        .Q(\occupied_counter.occ_cnt_reg_n_0_[15] ),
        .R(reset_reg));
  FDRE \occupied_counter.occ_cnt_reg[1] 
       (.C(CLK),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(p_1_in[1]),
        .Q(\occupied_counter.occ_cnt_reg_n_0_[1] ),
        .R(reset_reg));
  FDRE \occupied_counter.occ_cnt_reg[2] 
       (.C(CLK),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(p_1_in[2]),
        .Q(\occupied_counter.occ_cnt_reg_n_0_[2] ),
        .R(reset_reg));
  FDRE \occupied_counter.occ_cnt_reg[3] 
       (.C(CLK),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(p_1_in[3]),
        .Q(\occupied_counter.occ_cnt_reg_n_0_[3] ),
        .R(reset_reg));
  FDRE \occupied_counter.occ_cnt_reg[4] 
       (.C(CLK),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(p_1_in[4]),
        .Q(\occupied_counter.occ_cnt_reg_n_0_[4] ),
        .R(reset_reg));
  FDRE \occupied_counter.occ_cnt_reg[5] 
       (.C(CLK),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(p_1_in[5]),
        .Q(\occupied_counter.occ_cnt_reg_n_0_[5] ),
        .R(reset_reg));
  FDRE \occupied_counter.occ_cnt_reg[6] 
       (.C(CLK),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(p_1_in[6]),
        .Q(\occupied_counter.occ_cnt_reg_n_0_[6] ),
        .R(reset_reg));
  FDRE \occupied_counter.occ_cnt_reg[7] 
       (.C(CLK),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(p_1_in[7]),
        .Q(\occupied_counter.occ_cnt_reg_n_0_[7] ),
        .R(reset_reg));
  FDRE \occupied_counter.occ_cnt_reg[8] 
       (.C(CLK),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(p_1_in[8]),
        .Q(\occupied_counter.occ_cnt_reg_n_0_[8] ),
        .R(reset_reg));
  FDRE \occupied_counter.occ_cnt_reg[9] 
       (.C(CLK),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(p_1_in[9]),
        .Q(\occupied_counter.occ_cnt_reg_n_0_[9] ),
        .R(reset_reg));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \pointer_ram.rams[0].RAM32M0 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRB({1'b0,\data_buf_address_counter.data_buf_addr_cnt_r_reg__0 }),
        .ADDRC({1'b0,\write_data_control.wr_data_indx_r_reg__0 }),
        .ADDRD({1'b0,ADDRD}),
        .DIA({1'b0,1'b0}),
        .DIB(pointer_wr_data[1:0]),
        .DIC(pointer_wr_data[1:0]),
        .DID({1'b0,1'b0}),
        .DOA(\NLW_pointer_ram.rams[0].RAM32M0_DOA_UNCONNECTED [1:0]),
        .DOB(wr_data_buf_addr[1:0]),
        .DOC(wr_data_pntr[1:0]),
        .DOD(\NLW_pointer_ram.rams[0].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(\offset_pipe_1.offset_r2_reg[0] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \pointer_ram.rams[1].RAM32M0 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRB({1'b0,\data_buf_address_counter.data_buf_addr_cnt_r_reg__0 }),
        .ADDRC({1'b0,\write_data_control.wr_data_indx_r_reg__0 }),
        .ADDRD({1'b0,ADDRD}),
        .DIA({1'b0,1'b0}),
        .DIB(pointer_wr_data[3:2]),
        .DIC(pointer_wr_data[3:2]),
        .DID({1'b0,1'b0}),
        .DOA(\NLW_pointer_ram.rams[1].RAM32M0_DOA_UNCONNECTED [1:0]),
        .DOB(wr_data_buf_addr[3:2]),
        .DOC(wr_data_pntr[3:2]),
        .DOD(\NLW_pointer_ram.rams[1].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(\offset_pipe_1.offset_r2_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair772" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \read_data_indx.rd_data_indx_r[0]_i_1 
       (.I0(Q[0]),
        .O(p_0_in__5[0]));
  (* SOFT_HLUTNM = "soft_lutpair772" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \read_data_indx.rd_data_indx_r[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(p_0_in__5[1]));
  (* SOFT_HLUTNM = "soft_lutpair768" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \read_data_indx.rd_data_indx_r[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(p_0_in__5[2]));
  (* SOFT_HLUTNM = "soft_lutpair768" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \read_data_indx.rd_data_indx_r[3]_i_1 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(p_0_in__5[3]));
  FDRE \read_data_indx.rd_data_indx_r_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(p_0_in__5[0]),
        .Q(Q[0]),
        .R(reset_reg));
  FDRE \read_data_indx.rd_data_indx_r_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(p_0_in__5[1]),
        .Q(Q[1]),
        .R(reset_reg));
  FDRE \read_data_indx.rd_data_indx_r_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(p_0_in__5[2]),
        .Q(Q[2]),
        .R(reset_reg));
  FDRE \read_data_indx.rd_data_indx_r_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(p_0_in__5[3]),
        .Q(Q[3]),
        .R(reset_reg));
  FDRE \read_data_indx.rd_data_upd_indx_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(E),
        .Q(p_0_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair763" *) 
  LUT4 #(
    .INIT(16'h1441)) 
    \wr_req_counter.wr_req_cnt_r[0]_i_1 
       (.I0(reset_reg),
        .I1(wr_req_cnt_r[0]),
        .I2(app_en_r2_reg),
        .I3(p_0_in),
        .O(\wr_req_counter.wr_req_cnt_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair763" *) 
  LUT5 #(
    .INIT(32'h51450410)) 
    \wr_req_counter.wr_req_cnt_r[1]_i_1 
       (.I0(reset_reg),
        .I1(p_0_in),
        .I2(wr_req_cnt_r[0]),
        .I3(app_en_r2_reg),
        .I4(wr_req_cnt_r[1]),
        .O(\wr_req_counter.wr_req_cnt_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5455551501000040)) 
    \wr_req_counter.wr_req_cnt_r[2]_i_1 
       (.I0(reset_reg),
        .I1(p_0_in),
        .I2(app_en_r2_reg),
        .I3(wr_req_cnt_r[0]),
        .I4(wr_req_cnt_r[1]),
        .I5(wr_req_cnt_r[2]),
        .O(\wr_req_counter.wr_req_cnt_r[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5500144114415500)) 
    \wr_req_counter.wr_req_cnt_r[3]_i_1 
       (.I0(reset_reg),
        .I1(p_0_in),
        .I2(app_en_r2_reg),
        .I3(wr_req_cnt_r[3]),
        .I4(wr_req_cnt_r[2]),
        .I5(\wr_req_counter.wr_req_cnt_r[3]_i_3_n_0 ),
        .O(\wr_req_counter.wr_req_cnt_r[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8AAE)) 
    \wr_req_counter.wr_req_cnt_r[3]_i_3 
       (.I0(wr_req_cnt_r[2]),
        .I1(app_en_r2_reg),
        .I2(wr_req_cnt_r[0]),
        .I3(wr_req_cnt_r[1]),
        .O(\wr_req_counter.wr_req_cnt_r[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h06)) 
    \wr_req_counter.wr_req_cnt_r[4]_i_1 
       (.I0(app_rdy_r_i_2_n_0),
        .I1(wr_req_cnt_r[4]),
        .I2(reset_reg),
        .O(\wr_req_counter.wr_req_cnt_r[4]_i_1_n_0 ));
  FDRE \wr_req_counter.wr_req_cnt_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wr_req_counter.wr_req_cnt_r[0]_i_1_n_0 ),
        .Q(wr_req_cnt_r[0]),
        .R(1'b0));
  FDRE \wr_req_counter.wr_req_cnt_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wr_req_counter.wr_req_cnt_r[1]_i_1_n_0 ),
        .Q(wr_req_cnt_r[1]),
        .R(1'b0));
  FDRE \wr_req_counter.wr_req_cnt_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wr_req_counter.wr_req_cnt_r[2]_i_1_n_0 ),
        .Q(wr_req_cnt_r[2]),
        .R(1'b0));
  FDRE \wr_req_counter.wr_req_cnt_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wr_req_counter.wr_req_cnt_r[3]_i_1_n_0 ),
        .Q(wr_req_cnt_r[3]),
        .R(1'b0));
  FDRE \wr_req_counter.wr_req_cnt_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wr_req_counter.wr_req_cnt_r[4]_i_1_n_0 ),
        .Q(wr_req_cnt_r[4]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[0]),
        .Q(\my_empty_reg[7] [0]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[10]),
        .Q(\my_empty_reg[7] [10]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[11]),
        .Q(\my_empty_reg[7] [11]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[12]),
        .Q(\my_empty_reg[7] [12]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[13]),
        .Q(\my_empty_reg[7] [13]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[14]),
        .Q(\my_empty_reg[7] [14]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[15]),
        .Q(\my_empty_reg[7] [15]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[16]),
        .Q(\my_empty_reg[7] [16]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[17]),
        .Q(\my_empty_reg[7] [17]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[18]),
        .Q(\my_empty_reg[7] [18]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[19]),
        .Q(\my_empty_reg[7] [19]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[1]),
        .Q(\my_empty_reg[7] [1]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[20]),
        .Q(\my_empty_reg[7] [20]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[21]),
        .Q(\my_empty_reg[7] [21]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[22]),
        .Q(\my_empty_reg[7] [22]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[23]),
        .Q(\my_empty_reg[7] [23]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[24]),
        .Q(\my_empty_reg[7] [24]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[25]),
        .Q(\my_empty_reg[7] [25]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[26]),
        .Q(\my_empty_reg[7] [26]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[27]),
        .Q(\my_empty_reg[7] [27]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[28]),
        .Q(\my_empty_reg[7] [28]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[29]),
        .Q(\my_empty_reg[7] [29]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[2]),
        .Q(\my_empty_reg[7] [2]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[30]),
        .Q(\my_empty_reg[7] [30]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[31]),
        .Q(\my_empty_reg[7] [31]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[32]),
        .Q(\my_empty_reg[7] [32]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[33]),
        .Q(\my_empty_reg[7] [33]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[34]),
        .Q(\my_empty_reg[7] [34]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[35]),
        .Q(\my_empty_reg[7] [35]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[36]),
        .Q(\my_empty_reg[7] [36]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[37]),
        .Q(\my_empty_reg[7] [37]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[38]),
        .Q(\my_empty_reg[7] [38]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[39]),
        .Q(\my_empty_reg[7] [39]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[3]),
        .Q(\my_empty_reg[7] [3]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[40]),
        .Q(\my_empty_reg[7] [40]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[41]),
        .Q(\my_empty_reg[7] [41]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[42]),
        .Q(\my_empty_reg[7] [42]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[43]),
        .Q(\my_empty_reg[7] [43]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[44]),
        .Q(\my_empty_reg[7] [44]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[45]),
        .Q(\my_empty_reg[7] [45]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[46]),
        .Q(\my_empty_reg[7] [46]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[47]),
        .Q(\my_empty_reg[7] [47]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[48]),
        .Q(\my_empty_reg[7] [48]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[49]),
        .Q(\my_empty_reg[7] [49]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[4]),
        .Q(\my_empty_reg[7] [4]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[50]),
        .Q(\my_empty_reg[7] [50]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[51]),
        .Q(\my_empty_reg[7] [51]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[52]),
        .Q(\my_empty_reg[7] [52]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[53]),
        .Q(\my_empty_reg[7] [53]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[54]),
        .Q(\my_empty_reg[7] [54]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[55]),
        .Q(\my_empty_reg[7] [55]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[56]),
        .Q(\my_empty_reg[7] [56]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[57]),
        .Q(\my_empty_reg[7] [57]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[58]),
        .Q(\my_empty_reg[7] [58]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[59]),
        .Q(\my_empty_reg[7] [59]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[5]),
        .Q(\my_empty_reg[7] [5]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[60]),
        .Q(\my_empty_reg[7] [60]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[61]),
        .Q(\my_empty_reg[7] [61]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[62]),
        .Q(\my_empty_reg[7] [62]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[63]),
        .Q(\my_empty_reg[7] [63]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[64] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[64]),
        .Q(\my_empty_reg[7] [64]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[65] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[65]),
        .Q(\my_empty_reg[7] [65]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[66] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[66]),
        .Q(\my_empty_reg[7] [66]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[67] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[67]),
        .Q(\my_empty_reg[7] [67]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[68] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[68]),
        .Q(\my_empty_reg[7] [68]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[69] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[69]),
        .Q(\my_empty_reg[7] [69]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[6]),
        .Q(\my_empty_reg[7] [6]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[70] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[70]),
        .Q(\my_empty_reg[7] [70]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[71] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[71]),
        .Q(\my_empty_reg[7] [71]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[7]),
        .Q(\my_empty_reg[7] [7]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[8]),
        .Q(\my_empty_reg[7] [8]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[9]),
        .Q(\my_empty_reg[7] [9]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \write_buffer.wr_buffer_ram[0].RAM32M0 
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD({wb_wr_data_addr_w,\write_buffer.wr_buffer_ram[0].RAM32M0_i_12_n_0 }),
        .DIA(wr_buf_in_data[5:4]),
        .DIB(wr_buf_in_data[3:2]),
        .DIC(wr_buf_in_data[1:0]),
        .DID({1'b0,1'b0}),
        .DOA(wr_buf_out_data_w[5:4]),
        .DOB(wr_buf_out_data_w[3:2]),
        .DOC(wr_buf_out_data_w[1:0]),
        .DOD(\NLW_write_buffer.wr_buffer_ram[0].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(wdf_rdy_ns));
  LUT6 #(
    .INIT(64'h00000000FF150000)) 
    \write_buffer.wr_buffer_ram[0].RAM32M0_i_1 
       (.I0(\occupied_counter.occ_cnt_reg_n_0_[15] ),
        .I1(\write_buffer.wr_buffer_ram[0].RAM32M0_i_13_n_0 ),
        .I2(p_4_in),
        .I3(p_0_in),
        .I4(ram_init_done_r),
        .I5(reset_reg),
        .O(wdf_rdy_ns));
  LUT4 #(
    .INIT(16'h00E2)) 
    \write_buffer.wr_buffer_ram[0].RAM32M0_i_10 
       (.I0(wr_data_pntr[1]),
        .I1(\write_buffer.wr_buffer_ram[0].RAM32M0_i_14_n_0 ),
        .I2(wb_wr_data_addr_r[2]),
        .I3(reset_reg),
        .O(wb_wr_data_addr_w[2]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \write_buffer.wr_buffer_ram[0].RAM32M0_i_11 
       (.I0(wr_data_pntr[0]),
        .I1(\write_buffer.wr_buffer_ram[0].RAM32M0_i_14_n_0 ),
        .I2(wb_wr_data_addr_r[1]),
        .I3(reset_reg),
        .O(wb_wr_data_addr_w[1]));
  LUT5 #(
    .INIT(32'h15051000)) 
    \write_buffer.wr_buffer_ram[0].RAM32M0_i_12 
       (.I0(reset_reg),
        .I1(app_wdf_end_r1),
        .I2(\occupied_counter.occ_cnt_reg[0]_0 ),
        .I3(\app_wdf_mask_r1_reg[0]_0 ),
        .I4(wb_wr_data_addr0_r),
        .O(\write_buffer.wr_buffer_ram[0].RAM32M0_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair764" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \write_buffer.wr_buffer_ram[0].RAM32M0_i_13 
       (.I0(app_wdf_end_r1),
        .I1(\occupied_counter.occ_cnt_reg[0]_0 ),
        .I2(\app_wdf_mask_r1_reg[0]_0 ),
        .O(\write_buffer.wr_buffer_ram[0].RAM32M0_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h3FFF5555)) 
    \write_buffer.wr_buffer_ram[0].RAM32M0_i_14 
       (.I0(p_0_in),
        .I1(wdf_rdy_ns),
        .I2(app_wdf_end_r1),
        .I3(\occupied_counter.occ_cnt_reg[0]_0 ),
        .I4(\app_wdf_mask_r1_reg[0]_0 ),
        .O(\write_buffer.wr_buffer_ram[0].RAM32M0_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \write_buffer.wr_buffer_ram[0].RAM32M0_i_8 
       (.I0(wr_data_pntr[3]),
        .I1(\write_buffer.wr_buffer_ram[0].RAM32M0_i_14_n_0 ),
        .I2(wb_wr_data_addr_r[4]),
        .I3(reset_reg),
        .O(wb_wr_data_addr_w[4]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \write_buffer.wr_buffer_ram[0].RAM32M0_i_9 
       (.I0(wr_data_pntr[2]),
        .I1(\write_buffer.wr_buffer_ram[0].RAM32M0_i_14_n_0 ),
        .I2(wb_wr_data_addr_r[3]),
        .I3(reset_reg),
        .O(wb_wr_data_addr_w[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \write_buffer.wr_buffer_ram[10].RAM32M0 
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD({wb_wr_data_addr_w,\write_buffer.wr_buffer_ram[0].RAM32M0_i_12_n_0 }),
        .DIA(wr_buf_in_data[65:64]),
        .DIB(wr_buf_in_data[63:62]),
        .DIC(wr_buf_in_data[61:60]),
        .DID({1'b0,1'b0}),
        .DOA(wr_buf_out_data_w[65:64]),
        .DOB(wr_buf_out_data_w[63:62]),
        .DOC(wr_buf_out_data_w[61:60]),
        .DOD(\NLW_write_buffer.wr_buffer_ram[10].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(wdf_rdy_ns));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \write_buffer.wr_buffer_ram[11].RAM32M0 
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD({wb_wr_data_addr_w,\write_buffer.wr_buffer_ram[0].RAM32M0_i_12_n_0 }),
        .DIA(wr_buf_in_data[71:70]),
        .DIB(wr_buf_in_data[69:68]),
        .DIC(wr_buf_in_data[67:66]),
        .DID({1'b0,1'b0}),
        .DOA(wr_buf_out_data_w[71:70]),
        .DOB(wr_buf_out_data_w[69:68]),
        .DOC(wr_buf_out_data_w[67:66]),
        .DOD(\NLW_write_buffer.wr_buffer_ram[11].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(wdf_rdy_ns));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \write_buffer.wr_buffer_ram[1].RAM32M0 
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD({wb_wr_data_addr_w,\write_buffer.wr_buffer_ram[0].RAM32M0_i_12_n_0 }),
        .DIA(wr_buf_in_data[11:10]),
        .DIB(wr_buf_in_data[9:8]),
        .DIC(wr_buf_in_data[7:6]),
        .DID({1'b0,1'b0}),
        .DOA(wr_buf_out_data_w[11:10]),
        .DOB(wr_buf_out_data_w[9:8]),
        .DOC(wr_buf_out_data_w[7:6]),
        .DOD(\NLW_write_buffer.wr_buffer_ram[1].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(wdf_rdy_ns));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \write_buffer.wr_buffer_ram[2].RAM32M0 
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD({wb_wr_data_addr_w,\write_buffer.wr_buffer_ram[0].RAM32M0_i_12_n_0 }),
        .DIA(wr_buf_in_data[17:16]),
        .DIB(wr_buf_in_data[15:14]),
        .DIC(wr_buf_in_data[13:12]),
        .DID({1'b0,1'b0}),
        .DOA(wr_buf_out_data_w[17:16]),
        .DOB(wr_buf_out_data_w[15:14]),
        .DOC(wr_buf_out_data_w[13:12]),
        .DOD(\NLW_write_buffer.wr_buffer_ram[2].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(wdf_rdy_ns));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \write_buffer.wr_buffer_ram[3].RAM32M0 
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD({wb_wr_data_addr_w,\write_buffer.wr_buffer_ram[0].RAM32M0_i_12_n_0 }),
        .DIA(wr_buf_in_data[23:22]),
        .DIB(wr_buf_in_data[21:20]),
        .DIC(wr_buf_in_data[19:18]),
        .DID({1'b0,1'b0}),
        .DOA(wr_buf_out_data_w[23:22]),
        .DOB(wr_buf_out_data_w[21:20]),
        .DOC(wr_buf_out_data_w[19:18]),
        .DOD(\NLW_write_buffer.wr_buffer_ram[3].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(wdf_rdy_ns));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \write_buffer.wr_buffer_ram[4].RAM32M0 
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD({wb_wr_data_addr_w,\write_buffer.wr_buffer_ram[0].RAM32M0_i_12_n_0 }),
        .DIA(wr_buf_in_data[29:28]),
        .DIB(wr_buf_in_data[27:26]),
        .DIC(wr_buf_in_data[25:24]),
        .DID({1'b0,1'b0}),
        .DOA(wr_buf_out_data_w[29:28]),
        .DOB(wr_buf_out_data_w[27:26]),
        .DOC(wr_buf_out_data_w[25:24]),
        .DOD(\NLW_write_buffer.wr_buffer_ram[4].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(wdf_rdy_ns));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \write_buffer.wr_buffer_ram[5].RAM32M0 
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD({wb_wr_data_addr_w,\write_buffer.wr_buffer_ram[0].RAM32M0_i_12_n_0 }),
        .DIA(wr_buf_in_data[35:34]),
        .DIB(wr_buf_in_data[33:32]),
        .DIC(wr_buf_in_data[31:30]),
        .DID({1'b0,1'b0}),
        .DOA(wr_buf_out_data_w[35:34]),
        .DOB(wr_buf_out_data_w[33:32]),
        .DOC(wr_buf_out_data_w[31:30]),
        .DOD(\NLW_write_buffer.wr_buffer_ram[5].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(wdf_rdy_ns));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \write_buffer.wr_buffer_ram[6].RAM32M0 
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD({wb_wr_data_addr_w,\write_buffer.wr_buffer_ram[0].RAM32M0_i_12_n_0 }),
        .DIA(wr_buf_in_data[41:40]),
        .DIB(wr_buf_in_data[39:38]),
        .DIC(wr_buf_in_data[37:36]),
        .DID({1'b0,1'b0}),
        .DOA(wr_buf_out_data_w[41:40]),
        .DOB(wr_buf_out_data_w[39:38]),
        .DOC(wr_buf_out_data_w[37:36]),
        .DOD(\NLW_write_buffer.wr_buffer_ram[6].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(wdf_rdy_ns));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \write_buffer.wr_buffer_ram[7].RAM32M0 
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD({wb_wr_data_addr_w,\write_buffer.wr_buffer_ram[0].RAM32M0_i_12_n_0 }),
        .DIA(wr_buf_in_data[47:46]),
        .DIB(wr_buf_in_data[45:44]),
        .DIC(wr_buf_in_data[43:42]),
        .DID({1'b0,1'b0}),
        .DOA(wr_buf_out_data_w[47:46]),
        .DOB(wr_buf_out_data_w[45:44]),
        .DOC(wr_buf_out_data_w[43:42]),
        .DOD(\NLW_write_buffer.wr_buffer_ram[7].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(wdf_rdy_ns));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \write_buffer.wr_buffer_ram[8].RAM32M0 
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD({wb_wr_data_addr_w,\write_buffer.wr_buffer_ram[0].RAM32M0_i_12_n_0 }),
        .DIA(wr_buf_in_data[53:52]),
        .DIB(wr_buf_in_data[51:50]),
        .DIC(wr_buf_in_data[49:48]),
        .DID({1'b0,1'b0}),
        .DOA(wr_buf_out_data_w[53:52]),
        .DOB(wr_buf_out_data_w[51:50]),
        .DOC(wr_buf_out_data_w[49:48]),
        .DOD(\NLW_write_buffer.wr_buffer_ram[8].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(wdf_rdy_ns));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \write_buffer.wr_buffer_ram[9].RAM32M0 
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD({wb_wr_data_addr_w,\write_buffer.wr_buffer_ram[0].RAM32M0_i_12_n_0 }),
        .DIA(wr_buf_in_data[59:58]),
        .DIB(wr_buf_in_data[57:56]),
        .DIC(wr_buf_in_data[55:54]),
        .DID({1'b0,1'b0}),
        .DOA(wr_buf_out_data_w[59:58]),
        .DOB(wr_buf_out_data_w[57:56]),
        .DOC(wr_buf_out_data_w[55:54]),
        .DOD(\NLW_write_buffer.wr_buffer_ram[9].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(wdf_rdy_ns));
  (* SOFT_HLUTNM = "soft_lutpair767" *) 
  LUT4 #(
    .INIT(16'h7340)) 
    \write_data_control.wb_wr_data_addr0_r_i_1 
       (.I0(app_wdf_end_r1),
        .I1(\occupied_counter.occ_cnt_reg[0]_0 ),
        .I2(\app_wdf_mask_r1_reg[0]_0 ),
        .I3(wb_wr_data_addr0_r),
        .O(\write_data_control.wb_wr_data_addr0_r_i_1_n_0 ));
  FDRE \write_data_control.wb_wr_data_addr0_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\write_data_control.wb_wr_data_addr0_r_i_1_n_0 ),
        .Q(wb_wr_data_addr0_r),
        .R(reset_reg));
  LUT5 #(
    .INIT(32'hD5558000)) 
    \write_data_control.wb_wr_data_addr_r[4]_i_1 
       (.I0(\app_wdf_mask_r1_reg[0]_0 ),
        .I1(\occupied_counter.occ_cnt_reg[0]_0 ),
        .I2(app_wdf_end_r1),
        .I3(wdf_rdy_ns),
        .I4(p_0_in),
        .O(wr_data_addr_le));
  FDRE \write_data_control.wb_wr_data_addr_r_reg[1] 
       (.C(CLK),
        .CE(wr_data_addr_le),
        .D(wr_data_pntr[0]),
        .Q(wb_wr_data_addr_r[1]),
        .R(reset_reg));
  FDRE \write_data_control.wb_wr_data_addr_r_reg[2] 
       (.C(CLK),
        .CE(wr_data_addr_le),
        .D(wr_data_pntr[1]),
        .Q(wb_wr_data_addr_r[2]),
        .R(reset_reg));
  FDRE \write_data_control.wb_wr_data_addr_r_reg[3] 
       (.C(CLK),
        .CE(wr_data_addr_le),
        .D(wr_data_pntr[2]),
        .Q(wb_wr_data_addr_r[3]),
        .R(reset_reg));
  FDRE \write_data_control.wb_wr_data_addr_r_reg[4] 
       (.C(CLK),
        .CE(wr_data_addr_le),
        .D(wr_data_pntr[3]),
        .Q(wb_wr_data_addr_r[4]),
        .R(reset_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \write_data_control.wr_data_indx_r[0]_i_1 
       (.I0(\write_data_control.wr_data_indx_r_reg__0 [0]),
        .O(p_0_in__4[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \write_data_control.wr_data_indx_r[1]_i_1 
       (.I0(\write_data_control.wr_data_indx_r_reg__0 [0]),
        .I1(\write_data_control.wr_data_indx_r_reg__0 [1]),
        .O(p_0_in__4[1]));
  (* SOFT_HLUTNM = "soft_lutpair770" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \write_data_control.wr_data_indx_r[2]_i_1 
       (.I0(\write_data_control.wr_data_indx_r_reg__0 [2]),
        .I1(\write_data_control.wr_data_indx_r_reg__0 [1]),
        .I2(\write_data_control.wr_data_indx_r_reg__0 [0]),
        .O(p_0_in__4[2]));
  (* SOFT_HLUTNM = "soft_lutpair770" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \write_data_control.wr_data_indx_r[3]_i_1 
       (.I0(\write_data_control.wr_data_indx_r_reg__0 [3]),
        .I1(\write_data_control.wr_data_indx_r_reg__0 [0]),
        .I2(\write_data_control.wr_data_indx_r_reg__0 [1]),
        .I3(\write_data_control.wr_data_indx_r_reg__0 [2]),
        .O(p_0_in__4[3]));
  FDSE \write_data_control.wr_data_indx_r_reg[0] 
       (.C(CLK),
        .CE(wr_data_addr_le),
        .D(p_0_in__4[0]),
        .Q(\write_data_control.wr_data_indx_r_reg__0 [0]),
        .S(reset_reg));
  FDRE \write_data_control.wr_data_indx_r_reg[1] 
       (.C(CLK),
        .CE(wr_data_addr_le),
        .D(p_0_in__4[1]),
        .Q(\write_data_control.wr_data_indx_r_reg__0 [1]),
        .R(reset_reg));
  FDRE \write_data_control.wr_data_indx_r_reg[2] 
       (.C(CLK),
        .CE(wr_data_addr_le),
        .D(p_0_in__4[2]),
        .Q(\write_data_control.wr_data_indx_r_reg__0 [2]),
        .R(reset_reg));
  FDRE \write_data_control.wr_data_indx_r_reg[3] 
       (.C(CLK),
        .CE(wr_data_addr_le),
        .D(p_0_in__4[3]),
        .Q(\write_data_control.wr_data_indx_r_reg__0 [3]),
        .R(reset_reg));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
