[INF:CM0023] Creating log file ../../build/regression/TranslateOff/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<42> s<41> l<10:1> el<1:11>
n<> u<2> t<Module_keyword> p<6> s<3> l<10:1> el<10:7>
n<top> u<3> t<StringConst> p<6> s<5> l<10:8> el<10:11>
n<> u<4> t<Port> p<5> l<10:13> el<10:13>
n<> u<5> t<List_of_ports> p<6> c<4> l<10:12> el<10:14>
n<> u<6> t<Module_nonansi_header> p<39> c<2> s<22> l<10:1> el<10:15>
n<a> u<7> t<StringConst> p<8> l<12:8> el<12:9>
n<> u<8> t<Ps_or_hierarchical_identifier> p<11> c<7> s<10> l<12:8> el<12:9>
n<> u<9> t<Constant_bit_select> p<10> l<12:10> el<12:10>
n<> u<10> t<Constant_select> p<11> c<9> l<12:10> el<12:10>
n<> u<11> t<Net_lvalue> p<16> c<8> s<15> l<12:8> el<12:9>
n<b> u<12> t<StringConst> p<13> l<12:12> el<12:13>
n<> u<13> t<Primary_literal> p<14> c<12> l<12:12> el<12:13>
n<> u<14> t<Primary> p<15> c<13> l<12:12> el<12:13>
n<> u<15> t<Expression> p<16> c<14> l<12:12> el<12:13>
n<> u<16> t<Net_assignment> p<17> c<11> l<12:8> el<12:13>
n<> u<17> t<List_of_net_assignments> p<18> c<16> l<12:8> el<12:13>
n<> u<18> t<Continuous_assign> p<19> c<17> l<12:1> el<12:14>
n<> u<19> t<Module_common_item> p<20> c<18> l<12:1> el<12:14>
n<> u<20> t<Module_or_generate_item> p<21> c<19> l<12:1> el<12:14>
n<> u<21> t<Non_port_module_item> p<22> c<20> l<12:1> el<12:14>
n<> u<22> t<Module_item> p<39> c<21> s<38> l<12:1> el<12:14>
n<c> u<23> t<StringConst> p<24> l<20:8> el<20:9>
n<> u<24> t<Ps_or_hierarchical_identifier> p<27> c<23> s<26> l<20:8> el<20:9>
n<> u<25> t<Constant_bit_select> p<26> l<20:10> el<20:10>
n<> u<26> t<Constant_select> p<27> c<25> l<20:10> el<20:10>
n<> u<27> t<Net_lvalue> p<32> c<24> s<31> l<20:8> el<20:9>
n<d> u<28> t<StringConst> p<29> l<20:12> el<20:13>
n<> u<29> t<Primary_literal> p<30> c<28> l<20:12> el<20:13>
n<> u<30> t<Primary> p<31> c<29> l<20:12> el<20:13>
n<> u<31> t<Expression> p<32> c<30> l<20:12> el<20:13>
n<> u<32> t<Net_assignment> p<33> c<27> l<20:8> el<20:13>
n<> u<33> t<List_of_net_assignments> p<34> c<32> l<20:8> el<20:13>
n<> u<34> t<Continuous_assign> p<35> c<33> l<20:1> el<20:14>
n<> u<35> t<Module_common_item> p<36> c<34> l<20:1> el<20:14>
n<> u<36> t<Module_or_generate_item> p<37> c<35> l<20:1> el<20:14>
n<> u<37> t<Non_port_module_item> p<38> c<36> l<20:1> el<20:14>
n<> u<38> t<Module_item> p<39> c<37> l<20:1> el<20:14>
n<> u<39> t<Module_declaration> p<40> c<6> l<10:1> el<23:10>
n<> u<40> t<Description> p<41> c<39> l<10:1> el<23:10>
n<> u<41> t<Source_text> p<42> c<40> l<10:1> el<23:10>
n<> u<42> t<Top_level_rule> c<1> l<10:1> el<24:1>
[WRN:PA0205] dut.sv:10:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:10:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:10:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/TranslateOff/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/TranslateOff/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/TranslateOff/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@top (work@top) dut.sv:10:1: , endln:23:10, parent:work@top
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiParent:
  \_design: (work@top)
  |vpiDefName:work@top
  |vpiParent:
  \_design: (work@top)
  |vpiContAssign:
  \_cont_assign: , line:12:8, endln:12:13, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:10:1: , endln:23:10, parent:work@top
    |vpiRhs:
    \_ref_obj: (work@top.b), line:12:12, endln:12:13
      |vpiParent:
      \_cont_assign: , line:12:8, endln:12:13, parent:work@top
      |vpiParent:
      \_cont_assign: , line:12:8, endln:12:13, parent:work@top
      |vpiParent:
      \_cont_assign: , line:12:8, endln:12:13, parent:work@top
      |vpiName:b
      |vpiFullName:work@top.b
      |vpiActual:
      \_logic_net: (b)
        |vpiName:b
        |vpiNetType:1
    |vpiLhs:
    \_ref_obj: (work@top.a), line:12:8, endln:12:9
      |vpiParent:
      \_cont_assign: , line:12:8, endln:12:13, parent:work@top
      |vpiParent:
      \_cont_assign: , line:12:8, endln:12:13, parent:work@top
      |vpiParent:
      \_cont_assign: , line:12:8, endln:12:13, parent:work@top
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiActual:
      \_logic_net: (a)
        |vpiName:a
        |vpiNetType:1
  |vpiContAssign:
  \_cont_assign: , line:20:8, endln:20:13, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:10:1: , endln:23:10, parent:work@top
    |vpiRhs:
    \_ref_obj: (work@top.d), line:20:12, endln:20:13
      |vpiParent:
      \_cont_assign: , line:20:8, endln:20:13, parent:work@top
      |vpiParent:
      \_cont_assign: , line:20:8, endln:20:13, parent:work@top
      |vpiParent:
      \_cont_assign: , line:20:8, endln:20:13, parent:work@top
      |vpiName:d
      |vpiFullName:work@top.d
      |vpiActual:
      \_logic_net: (d)
        |vpiName:d
        |vpiNetType:1
    |vpiLhs:
    \_ref_obj: (work@top.c), line:20:8, endln:20:9
      |vpiParent:
      \_cont_assign: , line:20:8, endln:20:13, parent:work@top
      |vpiParent:
      \_cont_assign: , line:20:8, endln:20:13, parent:work@top
      |vpiParent:
      \_cont_assign: , line:20:8, endln:20:13, parent:work@top
      |vpiName:c
      |vpiFullName:work@top.c
      |vpiActual:
      \_logic_net: (c)
        |vpiName:c
        |vpiNetType:1
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:10:1: , endln:23:10
  |vpiName:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiNet:
  \_logic_net: (a)
  |vpiNet:
  \_logic_net: (b)
  |vpiNet:
  \_logic_net: (c)
  |vpiNet:
  \_logic_net: (d)
  |vpiTopModule:1
  |vpiContAssign:
  \_cont_assign: , line:12:8, endln:12:13, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:10:1: , endln:23:10
    |vpiRhs:
    \_ref_obj: (work@top.b), line:12:12, endln:12:13
      |vpiParent:
      \_cont_assign: , line:12:8, endln:12:13, parent:work@top
      |vpiParent:
      \_cont_assign: , line:12:8, endln:12:13, parent:work@top
      |vpiParent:
      \_cont_assign: , line:12:8, endln:12:13, parent:work@top
      |vpiName:b
      |vpiFullName:work@top.b
      |vpiActual:
      \_logic_net: (b)
    |vpiLhs:
    \_ref_obj: (work@top.a), line:12:8, endln:12:9
      |vpiParent:
      \_cont_assign: , line:12:8, endln:12:13, parent:work@top
      |vpiParent:
      \_cont_assign: , line:12:8, endln:12:13, parent:work@top
      |vpiParent:
      \_cont_assign: , line:12:8, endln:12:13, parent:work@top
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiActual:
      \_logic_net: (a)
  |vpiContAssign:
  \_cont_assign: , line:20:8, endln:20:13, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:10:1: , endln:23:10
    |vpiRhs:
    \_ref_obj: (work@top.d), line:20:12, endln:20:13
      |vpiParent:
      \_cont_assign: , line:20:8, endln:20:13, parent:work@top
      |vpiParent:
      \_cont_assign: , line:20:8, endln:20:13, parent:work@top
      |vpiParent:
      \_cont_assign: , line:20:8, endln:20:13, parent:work@top
      |vpiName:d
      |vpiFullName:work@top.d
      |vpiActual:
      \_logic_net: (d)
    |vpiLhs:
    \_ref_obj: (work@top.c), line:20:8, endln:20:9
      |vpiParent:
      \_cont_assign: , line:20:8, endln:20:13, parent:work@top
      |vpiParent:
      \_cont_assign: , line:20:8, endln:20:13, parent:work@top
      |vpiParent:
      \_cont_assign: , line:20:8, endln:20:13, parent:work@top
      |vpiName:c
      |vpiFullName:work@top.c
      |vpiActual:
      \_logic_net: (c)
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/TranslateOff/dut.sv | ${SURELOG_DIR}/build/regression/TranslateOff/roundtrip/dut_000.sv | 3 | 23 | 

