// Seed: 2309401069
module module_0 (
    input supply1 id_0,
    input uwire id_1,
    input wand id_2
    , id_20,
    output supply0 id_3,
    output wand id_4,
    input wire module_0,
    output supply0 id_6,
    input tri1 id_7,
    input wor id_8,
    input tri0 id_9,
    input wand id_10,
    input wire id_11,
    output uwire id_12,
    input uwire id_13
    , id_21,
    input supply0 id_14,
    input wire id_15,
    input tri0 id_16,
    input wand id_17,
    input uwire id_18
);
  tri0 id_22 = id_13;
  wire id_23;
endmodule
module module_1 (
    output supply0 id_0,
    input supply0 id_1,
    input supply1 id_2,
    output wor id_3,
    input wire id_4,
    output supply1 id_5,
    output wor id_6,
    output tri0 id_7,
    input supply1 id_8,
    input wire id_9
);
  assign id_0 = !id_2;
  module_0(
      id_2,
      id_2,
      id_1,
      id_7,
      id_5,
      id_8,
      id_7,
      id_1,
      id_2,
      id_1,
      id_1,
      id_4,
      id_3,
      id_1,
      id_9,
      id_4,
      id_8,
      id_4,
      id_4
  );
endmodule
