INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/no_kn/Desktop/dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/no_kn/Documents/unh/coursework/ece583/vivado/hw2/hw2.srcs/sources_1/new/behavioral_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module behavioral_tb
WARNING: [VRFC 10-2938] 'in' is already implicitly declared on line 27 [C:/Users/no_kn/Documents/unh/coursework/ece583/vivado/hw2/hw2.srcs/sources_1/new/behavioral_tb.v:32]
WARNING: [VRFC 10-2938] 'out' is already implicitly declared on line 28 [C:/Users/no_kn/Documents/unh/coursework/ece583/vivado/hw2/hw2.srcs/sources_1/new/behavioral_tb.v:33]
