{
    "code": "module TopModule (\n    input logic clk,\n    input logic reset,\n    input logic [7:0] in,\n    output logic done\n);\n\n    typedef enum logic [1:0] {\n        IDLE,\n        RECEIVE_BYTE1,\n        RECEIVE_BYTE2,\n        RECEIVE_BYTE3\n    } state_t;\n\n    state_t current_state, next_state;\n\n    always_ff @(posedge clk) begin\n        if (reset) begin\n            current_state <= IDLE;\n            done <= 1'b0;\n        end else begin\n            current_state <= next_state;\n            if (current_state == RECEIVE_BYTE3) begin\n                done <= 1'b1;\n            end else begin\n                done <= 1'b0;\n            end\n        end\n    end\n\n    always_comb begin\n        case (current_state)\n            IDLE: begin\n                if (in[3] == 1'b1) begin\n                    next_state = RECEIVE_BYTE1;\n                end else begin\n                    next_state = IDLE;\n                end\n            end\n            RECEIVE_BYTE1: begin\n                next_state = RECEIVE_BYTE2;\n            end\n            RECEIVE_BYTE2: begin\n                next_state = RECEIVE_BYTE3;\n            end\n            RECEIVE_BYTE3: begin\n                next_state = IDLE;\n            end\n            default: begin\n                next_state = IDLE;\n            end\n        endcase\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 149,
        "passfail": "R"
    }
}