Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat May 18 11:11:28 2024
| Host         : DESKTOP-2GKGU52 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file da_rom_timing_summary_routed.rpt -pb da_rom_timing_summary_routed.pb -rpx da_rom_timing_summary_routed.rpx -warn_on_violation
| Design       : da_rom
| Device       : xa7a75t-fgg484
| Speed File   : -2I  PRODUCTION 1.16 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  238         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (238)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (240)
5. checking no_input_delay (6)
6. checking no_output_delay (124)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (238)
--------------------------
 There are 238 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (240)
--------------------------------------------------
 There are 240 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (124)
---------------------------------
 There are 124 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  364          inf        0.000                      0                  364           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           364 Endpoints
Min Delay           364 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 addr2[2]
                            (input port)
  Destination:            dout2_reg_reg[54]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.297ns  (logic 1.044ns (12.585%)  route 7.253ns (87.415%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  addr2[2] (IN)
                         net (fo=0)                   0.000     0.000    addr2[2]
    T14                  IBUF (Prop_ibuf_I_O)         0.918     0.918 f  addr2_IBUF[2]_inst/O
                         net (fo=54, routed)          7.253     8.171    addr2_IBUF[2]
    SLICE_X0Y153         LUT3 (Prop_lut3_I2_O)        0.126     8.297 r  dout2_reg[54]_i_1/O
                         net (fo=1, routed)           0.000     8.297    dout2_next[54]
    SLICE_X0Y153         FDRE                                         r  dout2_reg_reg[54]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr2[2]
                            (input port)
  Destination:            dout2_reg_reg[53]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.276ns  (logic 1.023ns (12.364%)  route 7.253ns (87.636%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  addr2[2] (IN)
                         net (fo=0)                   0.000     0.000    addr2[2]
    T14                  IBUF (Prop_ibuf_I_O)         0.918     0.918 r  addr2_IBUF[2]_inst/O
                         net (fo=54, routed)          7.253     8.171    addr2_IBUF[2]
    SLICE_X0Y153         LUT3 (Prop_lut3_I1_O)        0.105     8.276 r  dout2_reg[53]_i_1/O
                         net (fo=1, routed)           0.000     8.276    dout2_next[53]
    SLICE_X0Y153         FDRE                                         r  dout2_reg_reg[53]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr2[2]
                            (input port)
  Destination:            dout2_reg_reg[59]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.146ns  (logic 1.044ns (12.818%)  route 7.102ns (87.182%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  addr2[2] (IN)
                         net (fo=0)                   0.000     0.000    addr2[2]
    T14                  IBUF (Prop_ibuf_I_O)         0.918     0.918 f  addr2_IBUF[2]_inst/O
                         net (fo=54, routed)          7.102     8.020    addr2_IBUF[2]
    SLICE_X0Y153         LUT3 (Prop_lut3_I0_O)        0.126     8.146 r  dout2_reg[59]_i_1/O
                         net (fo=1, routed)           0.000     8.146    dout2_next[59]
    SLICE_X0Y153         FDRE                                         r  dout2_reg_reg[59]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr2[2]
                            (input port)
  Destination:            dout2_reg_reg[58]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.125ns  (logic 1.023ns (12.593%)  route 7.102ns (87.407%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  addr2[2] (IN)
                         net (fo=0)                   0.000     0.000    addr2[2]
    T14                  IBUF (Prop_ibuf_I_O)         0.918     0.918 f  addr2_IBUF[2]_inst/O
                         net (fo=54, routed)          7.102     8.020    addr2_IBUF[2]
    SLICE_X0Y153         LUT3 (Prop_lut3_I2_O)        0.105     8.125 r  dout2_reg[58]_i_1/O
                         net (fo=1, routed)           0.000     8.125    dout2_next[58]
    SLICE_X0Y153         FDRE                                         r  dout2_reg_reg[58]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr2[2]
                            (input port)
  Destination:            dout2_reg_reg[52]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.110ns  (logic 1.037ns (12.789%)  route 7.073ns (87.211%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  addr2[2] (IN)
                         net (fo=0)                   0.000     0.000    addr2[2]
    T14                  IBUF (Prop_ibuf_I_O)         0.918     0.918 r  addr2_IBUF[2]_inst/O
                         net (fo=54, routed)          7.073     7.991    addr2_IBUF[2]
    SLICE_X0Y150         LUT3 (Prop_lut3_I2_O)        0.119     8.110 r  dout2_reg[52]_i_1/O
                         net (fo=1, routed)           0.000     8.110    dout2_next[52]
    SLICE_X0Y150         FDRE                                         r  dout2_reg_reg[52]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr2[2]
                            (input port)
  Destination:            dout2_reg_reg[50]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.096ns  (logic 1.023ns (12.639%)  route 7.073ns (87.361%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  addr2[2] (IN)
                         net (fo=0)                   0.000     0.000    addr2[2]
    T14                  IBUF (Prop_ibuf_I_O)         0.918     0.918 r  addr2_IBUF[2]_inst/O
                         net (fo=54, routed)          7.073     7.991    addr2_IBUF[2]
    SLICE_X0Y150         LUT3 (Prop_lut3_I1_O)        0.105     8.096 r  dout2_reg[50]_i_1/O
                         net (fo=1, routed)           0.000     8.096    dout2_next[50]
    SLICE_X0Y150         FDRE                                         r  dout2_reg_reg[50]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr2[2]
                            (input port)
  Destination:            dout2_reg_reg[49]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.722ns  (logic 1.042ns (13.497%)  route 6.680ns (86.503%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  addr2[2] (IN)
                         net (fo=0)                   0.000     0.000    addr2[2]
    T14                  IBUF (Prop_ibuf_I_O)         0.918     0.918 r  addr2_IBUF[2]_inst/O
                         net (fo=54, routed)          6.680     7.598    addr2_IBUF[2]
    SLICE_X0Y148         LUT3 (Prop_lut3_I2_O)        0.124     7.722 r  dout2_reg[49]_i_1/O
                         net (fo=1, routed)           0.000     7.722    dout2_next[49]
    SLICE_X0Y148         FDRE                                         r  dout2_reg_reg[49]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr2[2]
                            (input port)
  Destination:            dout2_reg_reg[47]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.703ns  (logic 1.023ns (13.283%)  route 6.680ns (86.717%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  addr2[2] (IN)
                         net (fo=0)                   0.000     0.000    addr2[2]
    T14                  IBUF (Prop_ibuf_I_O)         0.918     0.918 r  addr2_IBUF[2]_inst/O
                         net (fo=54, routed)          6.680     7.598    addr2_IBUF[2]
    SLICE_X0Y148         LUT3 (Prop_lut3_I1_O)        0.105     7.703 r  dout2_reg[47]_i_1/O
                         net (fo=1, routed)           0.000     7.703    dout2_next[47]
    SLICE_X0Y148         FDRE                                         r  dout2_reg_reg[47]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr2[2]
                            (input port)
  Destination:            dout2_reg_reg[51]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.602ns  (logic 1.042ns (13.709%)  route 6.560ns (86.291%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  addr2[2] (IN)
                         net (fo=0)                   0.000     0.000    addr2[2]
    T14                  IBUF (Prop_ibuf_I_O)         0.918     0.918 r  addr2_IBUF[2]_inst/O
                         net (fo=54, routed)          6.560     7.478    addr2_IBUF[2]
    SLICE_X0Y147         LUT2 (Prop_lut2_I0_O)        0.124     7.602 r  dout2_reg[51]_i_1/O
                         net (fo=1, routed)           0.000     7.602    dout2_reg[51]_i_1_n_0
    SLICE_X0Y147         FDRE                                         r  dout2_reg_reg[51]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr2[2]
                            (input port)
  Destination:            dout2_reg_reg[41]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.583ns  (logic 1.023ns (13.493%)  route 6.560ns (86.507%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  addr2[2] (IN)
                         net (fo=0)                   0.000     0.000    addr2[2]
    T14                  IBUF (Prop_ibuf_I_O)         0.918     0.918 f  addr2_IBUF[2]_inst/O
                         net (fo=54, routed)          6.560     7.478    addr2_IBUF[2]
    SLICE_X0Y147         LUT2 (Prop_lut2_I0_O)        0.105     7.583 r  dout2_reg[41]_i_1/O
                         net (fo=1, routed)           0.000     7.583    dout2_reg[41]_i_1_n_0
    SLICE_X0Y147         FDRE                                         r  dout2_reg_reg[41]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dout1_reg_reg[54]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout1_reg[54]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.128ns (53.641%)  route 0.111ns (46.359%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  dout1_reg_reg[54]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dout1_reg_reg[54]/Q
                         net (fo=1, routed)           0.111     0.239    dout1_reg[54]
    SLICE_X0Y89          FDRE                                         r  dout1_reg[54]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dout1_reg_reg[34]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout1_reg[34]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.128ns (53.196%)  route 0.113ns (46.804%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE                         0.000     0.000 r  dout1_reg_reg[34]/C
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dout1_reg_reg[34]/Q
                         net (fo=1, routed)           0.113     0.241    dout1_reg[34]
    SLICE_X0Y68          FDRE                                         r  dout1_reg[34]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dout2_reg_reg[34]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout2_reg[34]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.128ns (53.196%)  route 0.113ns (46.804%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE                         0.000     0.000 r  dout2_reg_reg[34]/C
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dout2_reg_reg[34]/Q
                         net (fo=1, routed)           0.113     0.241    dout2_reg[34]
    SLICE_X0Y132         FDRE                                         r  dout2_reg[34]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dout1_reg_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout1_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE                         0.000     0.000 r  dout1_reg_reg[23]/C
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dout1_reg_reg[23]/Q
                         net (fo=1, routed)           0.116     0.244    dout1_reg[23]
    SLICE_X0Y58          FDRE                                         r  dout1_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dout1_reg_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout1_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE                         0.000     0.000 r  dout1_reg_reg[30]/C
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dout1_reg_reg[30]/Q
                         net (fo=1, routed)           0.116     0.244    dout1_reg[30]
    SLICE_X0Y65          FDRE                                         r  dout1_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dout1_reg_reg[33]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout1_reg[33]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE                         0.000     0.000 r  dout1_reg_reg[33]/C
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dout1_reg_reg[33]/Q
                         net (fo=1, routed)           0.116     0.244    dout1_reg[33]
    SLICE_X0Y68          FDRE                                         r  dout1_reg[33]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dout1_reg_reg[38]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout1_reg[38]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE                         0.000     0.000 r  dout1_reg_reg[38]/C
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dout1_reg_reg[38]/Q
                         net (fo=1, routed)           0.116     0.244    dout1_reg[38]
    SLICE_X1Y72          FDRE                                         r  dout1_reg[38]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dout1_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout1_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE                         0.000     0.000 r  dout1_reg_reg[3]/C
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dout1_reg_reg[3]/Q
                         net (fo=1, routed)           0.116     0.244    dout1_reg[3]
    SLICE_X0Y23          FDRE                                         r  dout1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dout1_reg_reg[46]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout1_reg[46]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE                         0.000     0.000 r  dout1_reg_reg[46]/C
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dout1_reg_reg[46]/Q
                         net (fo=1, routed)           0.116     0.244    dout1_reg[46]
    SLICE_X0Y81          FDRE                                         r  dout1_reg[46]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dout1_reg_reg[49]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout1_reg[49]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE                         0.000     0.000 r  dout1_reg_reg[49]/C
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dout1_reg_reg[49]/Q
                         net (fo=1, routed)           0.116     0.244    dout1_reg[49]
    SLICE_X1Y85          FDRE                                         r  dout1_reg[49]/D
  -------------------------------------------------------------------    -------------------





