// Seed: 1372742442
module module_0 (
    input  tri1 id_0,
    input  wor  id_1,
    input  tri0 id_2,
    output wire id_3
);
  assign id_3 = ~"";
endmodule
module module_1 (
    input tri id_0,
    input uwire id_1,
    input uwire id_2,
    output wand id_3,
    output wire id_4,
    output uwire id_5,
    output uwire id_6,
    input wand id_7,
    input tri1 id_8,
    input wor id_9,
    input tri0 id_10,
    input uwire id_11,
    output uwire id_12,
    input wire id_13,
    output wand id_14,
    output supply1 id_15,
    input supply1 id_16,
    input supply1 id_17,
    input supply1 id_18
);
  wire id_20;
  module_0(
      id_2, id_1, id_11, id_4
  );
  assign id_6 = 1;
endmodule
