// Seed: 2236884501
module module_0 ();
  bit  id_1;
  wire id_2;
  always @* id_1 <= 1;
  logic id_3;
  initial $signed(47);
  ;
  always @(posedge -1'b0 or posedge -1) id_1 = id_1;
  logic id_4 = 1;
  always id_3 <= #1 id_1;
  logic id_5;
  ;
endmodule
module module_1 (
    output tri0 id_0,
    input wand id_1,
    input uwire id_2,
    input tri1 id_3,
    output supply0 id_4
);
  wire id_6;
  module_0 modCall_1 ();
  assign modCall_1.id_4 = 0;
endmodule
