INFO:sim:172 - Generating IP...
Resolving generics for 'dm_ipcore'...
Applying external generics to 'dm_ipcore'...
Delivering associated files for 'dm_ipcore'...
Delivering EJava files for 'dm_ipcore'...
Generating implementation netlist for 'dm_ipcore'...
INFO:sim - Pre-processing HDL files for 'dm_ipcore'...
Running synthesis for 'dm_ipcore'
Running ngcbuild...
Writing VEO instantiation template for 'dm_ipcore'...
Writing Verilog behavioral simulation model for 'dm_ipcore'...
WARNING:sim - Overwriting existing file
   /home/a-l-r/co/src/project/ipcore_dir/tmp/_cg/dm_ipcore/doc/blk_mem_gen_v7_3_
   vinfo.html with file from view xilinx_documentation
Delivered 1 file into directory
/home/a-l-r/co/src/project/ipcore_dir/tmp/_cg/dm_ipcore
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'dm_ipcore'...
Generating metadata file...
Generating ISE project file for 'dm_ipcore'...
Generating ISE project...
XCO file found: dm_ipcore.xco
XMDF file found: dm_ipcore_xmdf.tcl
Adding /home/a-l-r/co/src/project/ipcore_dir/tmp/_cg/dm_ipcore.asy -view all
-origin_type imported
Adding /home/a-l-r/co/src/project/ipcore_dir/tmp/_cg/dm_ipcore.ngc -view all
-origin_type created
WARNING: zh_CN is not supported as a language.  Using usenglish.
Checking file "/home/a-l-r/co/src/project/ipcore_dir/tmp/_cg/dm_ipcore.ngc" for
project device match ...
File "/home/a-l-r/co/src/project/ipcore_dir/tmp/_cg/dm_ipcore.ngc" device
information matches project device.
Adding /home/a-l-r/co/src/project/ipcore_dir/tmp/_cg/dm_ipcore.sym -view all
-origin_type imported
Adding /home/a-l-r/co/src/project/ipcore_dir/tmp/_cg/dm_ipcore.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/a-l-r/co/src/project/ipcore_dir/tmp/_cg/dm_ipcore.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /home/a-l-r/co/src/project/ipcore_dir/tmp/_cg/dm_ipcore.veo -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/dm_ipcore"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'dm_ipcore'.
