{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574911266910 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574911266917 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 27 21:21:06 2019 " "Processing started: Wed Nov 27 21:21:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574911266917 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574911266917 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProyectoFinal -c ProyectoFinal " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProyectoFinal -c ProyectoFinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574911266917 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574911267468 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574911267469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sinc_vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sinc_vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SINC_VGA-COMP_SYNC_VGA " "Found design unit 1: SINC_VGA-COMP_SYNC_VGA" {  } { { "SINC_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/SINC_VGA.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574911278083 ""} { "Info" "ISGN_ENTITY_NAME" "1 SINC_VGA " "Found entity 1: SINC_VGA" {  } { { "SINC_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/SINC_VGA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574911278083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574911278083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_frec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_frec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIV_FREC-COMP_DIV_FREC " "Found design unit 1: DIV_FREC-COMP_DIV_FREC" {  } { { "DIV_FREC.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/DIV_FREC.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574911278086 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIV_FREC " "Found entity 1: DIV_FREC" {  } { { "DIV_FREC.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/DIV_FREC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574911278086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574911278086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador_vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlador_vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROLADOR_VGA-COMP_CONTROLADOR_VGA " "Found design unit 1: CONTROLADOR_VGA-COMP_CONTROLADOR_VGA" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574911278096 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTROLADOR_VGA " "Found entity 1: CONTROLADOR_VGA" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574911278096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574911278096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574911278099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574911278099 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CONTROLADOR_VGA " "Elaborating entity \"CONTROLADOR_VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574911278166 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "COLORBLANCO CONTROLADOR_VGA.vhd(51) " "VHDL Signal Declaration warning at CONTROLADOR_VGA.vhd(51): used explicit default value for signal \"COLORBLANCO\" because signal was never assigned a value" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 51 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1574911278169 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "COLORNEGRO CONTROLADOR_VGA.vhd(52) " "VHDL Signal Declaration warning at CONTROLADOR_VGA.vhd(52): used explicit default value for signal \"COLORNEGRO\" because signal was never assigned a value" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 52 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1574911278169 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "COLORGRIS CONTROLADOR_VGA.vhd(53) " "VHDL Signal Declaration warning at CONTROLADOR_VGA.vhd(53): used explicit default value for signal \"COLORGRIS\" because signal was never assigned a value" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 53 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1574911278169 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "COLORROJO CONTROLADOR_VGA.vhd(54) " "VHDL Signal Declaration warning at CONTROLADOR_VGA.vhd(54): used explicit default value for signal \"COLORROJO\" because signal was never assigned a value" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 54 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1574911278169 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "COLORAZUL CONTROLADOR_VGA.vhd(55) " "VHDL Signal Declaration warning at CONTROLADOR_VGA.vhd(55): used explicit default value for signal \"COLORAZUL\" because signal was never assigned a value" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 55 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1574911278169 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "score CONTROLADOR_VGA.vhd(69) " "VHDL Signal Declaration warning at CONTROLADOR_VGA.vhd(69): used explicit default value for signal \"score\" because signal was never assigned a value" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 69 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1574911278169 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cero CONTROLADOR_VGA.vhd(113) " "VHDL Signal Declaration warning at CONTROLADOR_VGA.vhd(113): used explicit default value for signal \"cero\" because signal was never assigned a value" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 113 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1574911278170 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "uno CONTROLADOR_VGA.vhd(155) " "VHDL Signal Declaration warning at CONTROLADOR_VGA.vhd(155): used explicit default value for signal \"uno\" because signal was never assigned a value" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 155 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1574911278170 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "dos CONTROLADOR_VGA.vhd(197) " "VHDL Signal Declaration warning at CONTROLADOR_VGA.vhd(197): used explicit default value for signal \"dos\" because signal was never assigned a value" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 197 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1574911278170 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tres CONTROLADOR_VGA.vhd(239) " "VHDL Signal Declaration warning at CONTROLADOR_VGA.vhd(239): used explicit default value for signal \"tres\" because signal was never assigned a value" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 239 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1574911278170 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cuatro CONTROLADOR_VGA.vhd(281) " "VHDL Signal Declaration warning at CONTROLADOR_VGA.vhd(281): used explicit default value for signal \"cuatro\" because signal was never assigned a value" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 281 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1574911278170 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cinco CONTROLADOR_VGA.vhd(323) " "VHDL Signal Declaration warning at CONTROLADOR_VGA.vhd(323): used explicit default value for signal \"cinco\" because signal was never assigned a value" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 323 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1574911278171 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "seis CONTROLADOR_VGA.vhd(365) " "VHDL Signal Declaration warning at CONTROLADOR_VGA.vhd(365): used explicit default value for signal \"seis\" because signal was never assigned a value" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 365 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1574911278171 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "siete CONTROLADOR_VGA.vhd(407) " "VHDL Signal Declaration warning at CONTROLADOR_VGA.vhd(407): used explicit default value for signal \"siete\" because signal was never assigned a value" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 407 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1574911278171 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ocho CONTROLADOR_VGA.vhd(449) " "VHDL Signal Declaration warning at CONTROLADOR_VGA.vhd(449): used explicit default value for signal \"ocho\" because signal was never assigned a value" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 449 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1574911278171 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "nueve CONTROLADOR_VGA.vhd(491) " "VHDL Signal Declaration warning at CONTROLADOR_VGA.vhd(491): used explicit default value for signal \"nueve\" because signal was never assigned a value" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 491 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1574911278171 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "notas CONTROLADOR_VGA.vhd(550) " "VHDL Signal Declaration warning at CONTROLADOR_VGA.vhd(550): used explicit default value for signal \"notas\" because signal was never assigned a value" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 550 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1574911278172 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "columActiv CONTROLADOR_VGA.vhd(660) " "VHDL Process Statement warning at CONTROLADOR_VGA.vhd(660): signal \"columActiv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 660 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574911278174 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont1 CONTROLADOR_VGA.vhd(660) " "VHDL Process Statement warning at CONTROLADOR_VGA.vhd(660): signal \"cont1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 660 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574911278174 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "columActiv CONTROLADOR_VGA.vhd(661) " "VHDL Process Statement warning at CONTROLADOR_VGA.vhd(661): signal \"columActiv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 661 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574911278174 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont4 CONTROLADOR_VGA.vhd(661) " "VHDL Process Statement warning at CONTROLADOR_VGA.vhd(661): signal \"cont4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 661 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574911278175 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "columActiv CONTROLADOR_VGA.vhd(662) " "VHDL Process Statement warning at CONTROLADOR_VGA.vhd(662): signal \"columActiv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 662 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574911278175 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont2 CONTROLADOR_VGA.vhd(662) " "VHDL Process Statement warning at CONTROLADOR_VGA.vhd(662): signal \"cont2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 662 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574911278175 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "columActiv CONTROLADOR_VGA.vhd(663) " "VHDL Process Statement warning at CONTROLADOR_VGA.vhd(663): signal \"columActiv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 663 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574911278175 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont5 CONTROLADOR_VGA.vhd(663) " "VHDL Process Statement warning at CONTROLADOR_VGA.vhd(663): signal \"cont5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 663 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574911278175 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "columActiv CONTROLADOR_VGA.vhd(664) " "VHDL Process Statement warning at CONTROLADOR_VGA.vhd(664): signal \"columActiv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 664 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574911278175 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont3 CONTROLADOR_VGA.vhd(664) " "VHDL Process Statement warning at CONTROLADOR_VGA.vhd(664): signal \"cont3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 664 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574911278175 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "columActiv CONTROLADOR_VGA.vhd(665) " "VHDL Process Statement warning at CONTROLADOR_VGA.vhd(665): signal \"columActiv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 665 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574911278175 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont CONTROLADOR_VGA.vhd(665) " "VHDL Process Statement warning at CONTROLADOR_VGA.vhd(665): signal \"cont\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 665 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574911278175 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "columActiv CONTROLADOR_VGA.vhd(666) " "VHDL Process Statement warning at CONTROLADOR_VGA.vhd(666): signal \"columActiv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 666 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574911278175 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont6 CONTROLADOR_VGA.vhd(666) " "VHDL Process Statement warning at CONTROLADOR_VGA.vhd(666): signal \"cont6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 666 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574911278175 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "columActiv CONTROLADOR_VGA.vhd(667) " "VHDL Process Statement warning at CONTROLADOR_VGA.vhd(667): signal \"columActiv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 667 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574911278175 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont7 CONTROLADOR_VGA.vhd(667) " "VHDL Process Statement warning at CONTROLADOR_VGA.vhd(667): signal \"cont7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 667 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574911278175 "|CONTROLADOR_VGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SINC_VGA SINC_VGA:sincronizador " "Elaborating entity \"SINC_VGA\" for hierarchy \"SINC_VGA:sincronizador\"" {  } { { "CONTROLADOR_VGA.vhd" "sincronizador" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574911278265 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "buzzer " "Inserted always-enabled tri-state buffer between \"buzzer\" and its non-tri-state driver." {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1574911279682 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1574911279682 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "buzzer~synth " "Node \"buzzer~synth\"" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574911281327 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574911281327 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1574911281416 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574911283542 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574911283542 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574911283622 "|CONTROLADOR_VGA|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574911283622 "|CONTROLADOR_VGA|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1574911283622 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1241 " "Implemented 1241 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574911283622 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574911283622 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1574911283622 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1215 " "Implemented 1215 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574911283622 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574911283622 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4799 " "Peak virtual memory: 4799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574911283637 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 27 21:21:23 2019 " "Processing ended: Wed Nov 27 21:21:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574911283637 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574911283637 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574911283637 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574911283637 ""}
