
stm_spi.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000057d8  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d8  080059d8  080059d8  000159d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005ab0  08005ab0  0002008c  2**0
                  CONTENTS
  4 .ARM          00000008  08005ab0  08005ab0  00015ab0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005ab8  08005ab8  0002008c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005ab8  08005ab8  00015ab8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005abc  08005abc  00015abc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000008c  20000000  08005ac0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002c4  2000008c  08005b4c  0002008c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000350  08005b4c  00020350  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200ba  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000d64f  00000000  00000000  000200fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002150  00000000  00000000  0002d74c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000aa8  00000000  00000000  0002f8a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000822  00000000  00000000  00030348  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002de84  00000000  00000000  00030b6a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000dacc  00000000  00000000  0005e9ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00111cfe  00000000  00000000  0006c4ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003258  00000000  00000000  0017e1b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004f  00000000  00000000  00181410  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	2000008c 	.word	0x2000008c
 800021c:	00000000 	.word	0x00000000
 8000220:	080059c0 	.word	0x080059c0

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000090 	.word	0x20000090
 800023c:	080059c0 	.word	0x080059c0

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002f4:	f000 b970 	b.w	80005d8 <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9e08      	ldr	r6, [sp, #32]
 8000316:	460d      	mov	r5, r1
 8000318:	4604      	mov	r4, r0
 800031a:	460f      	mov	r7, r1
 800031c:	2b00      	cmp	r3, #0
 800031e:	d14a      	bne.n	80003b6 <__udivmoddi4+0xa6>
 8000320:	428a      	cmp	r2, r1
 8000322:	4694      	mov	ip, r2
 8000324:	d965      	bls.n	80003f2 <__udivmoddi4+0xe2>
 8000326:	fab2 f382 	clz	r3, r2
 800032a:	b143      	cbz	r3, 800033e <__udivmoddi4+0x2e>
 800032c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000330:	f1c3 0220 	rsb	r2, r3, #32
 8000334:	409f      	lsls	r7, r3
 8000336:	fa20 f202 	lsr.w	r2, r0, r2
 800033a:	4317      	orrs	r7, r2
 800033c:	409c      	lsls	r4, r3
 800033e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000342:	fa1f f58c 	uxth.w	r5, ip
 8000346:	fbb7 f1fe 	udiv	r1, r7, lr
 800034a:	0c22      	lsrs	r2, r4, #16
 800034c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000350:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000354:	fb01 f005 	mul.w	r0, r1, r5
 8000358:	4290      	cmp	r0, r2
 800035a:	d90a      	bls.n	8000372 <__udivmoddi4+0x62>
 800035c:	eb1c 0202 	adds.w	r2, ip, r2
 8000360:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000364:	f080 811c 	bcs.w	80005a0 <__udivmoddi4+0x290>
 8000368:	4290      	cmp	r0, r2
 800036a:	f240 8119 	bls.w	80005a0 <__udivmoddi4+0x290>
 800036e:	3902      	subs	r1, #2
 8000370:	4462      	add	r2, ip
 8000372:	1a12      	subs	r2, r2, r0
 8000374:	b2a4      	uxth	r4, r4
 8000376:	fbb2 f0fe 	udiv	r0, r2, lr
 800037a:	fb0e 2210 	mls	r2, lr, r0, r2
 800037e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000382:	fb00 f505 	mul.w	r5, r0, r5
 8000386:	42a5      	cmp	r5, r4
 8000388:	d90a      	bls.n	80003a0 <__udivmoddi4+0x90>
 800038a:	eb1c 0404 	adds.w	r4, ip, r4
 800038e:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000392:	f080 8107 	bcs.w	80005a4 <__udivmoddi4+0x294>
 8000396:	42a5      	cmp	r5, r4
 8000398:	f240 8104 	bls.w	80005a4 <__udivmoddi4+0x294>
 800039c:	4464      	add	r4, ip
 800039e:	3802      	subs	r0, #2
 80003a0:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003a4:	1b64      	subs	r4, r4, r5
 80003a6:	2100      	movs	r1, #0
 80003a8:	b11e      	cbz	r6, 80003b2 <__udivmoddi4+0xa2>
 80003aa:	40dc      	lsrs	r4, r3
 80003ac:	2300      	movs	r3, #0
 80003ae:	e9c6 4300 	strd	r4, r3, [r6]
 80003b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0xbc>
 80003ba:	2e00      	cmp	r6, #0
 80003bc:	f000 80ed 	beq.w	800059a <__udivmoddi4+0x28a>
 80003c0:	2100      	movs	r1, #0
 80003c2:	e9c6 0500 	strd	r0, r5, [r6]
 80003c6:	4608      	mov	r0, r1
 80003c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003cc:	fab3 f183 	clz	r1, r3
 80003d0:	2900      	cmp	r1, #0
 80003d2:	d149      	bne.n	8000468 <__udivmoddi4+0x158>
 80003d4:	42ab      	cmp	r3, r5
 80003d6:	d302      	bcc.n	80003de <__udivmoddi4+0xce>
 80003d8:	4282      	cmp	r2, r0
 80003da:	f200 80f8 	bhi.w	80005ce <__udivmoddi4+0x2be>
 80003de:	1a84      	subs	r4, r0, r2
 80003e0:	eb65 0203 	sbc.w	r2, r5, r3
 80003e4:	2001      	movs	r0, #1
 80003e6:	4617      	mov	r7, r2
 80003e8:	2e00      	cmp	r6, #0
 80003ea:	d0e2      	beq.n	80003b2 <__udivmoddi4+0xa2>
 80003ec:	e9c6 4700 	strd	r4, r7, [r6]
 80003f0:	e7df      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003f2:	b902      	cbnz	r2, 80003f6 <__udivmoddi4+0xe6>
 80003f4:	deff      	udf	#255	; 0xff
 80003f6:	fab2 f382 	clz	r3, r2
 80003fa:	2b00      	cmp	r3, #0
 80003fc:	f040 8090 	bne.w	8000520 <__udivmoddi4+0x210>
 8000400:	1a8a      	subs	r2, r1, r2
 8000402:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000406:	fa1f fe8c 	uxth.w	lr, ip
 800040a:	2101      	movs	r1, #1
 800040c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000410:	fb07 2015 	mls	r0, r7, r5, r2
 8000414:	0c22      	lsrs	r2, r4, #16
 8000416:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800041a:	fb0e f005 	mul.w	r0, lr, r5
 800041e:	4290      	cmp	r0, r2
 8000420:	d908      	bls.n	8000434 <__udivmoddi4+0x124>
 8000422:	eb1c 0202 	adds.w	r2, ip, r2
 8000426:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x122>
 800042c:	4290      	cmp	r0, r2
 800042e:	f200 80cb 	bhi.w	80005c8 <__udivmoddi4+0x2b8>
 8000432:	4645      	mov	r5, r8
 8000434:	1a12      	subs	r2, r2, r0
 8000436:	b2a4      	uxth	r4, r4
 8000438:	fbb2 f0f7 	udiv	r0, r2, r7
 800043c:	fb07 2210 	mls	r2, r7, r0, r2
 8000440:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000444:	fb0e fe00 	mul.w	lr, lr, r0
 8000448:	45a6      	cmp	lr, r4
 800044a:	d908      	bls.n	800045e <__udivmoddi4+0x14e>
 800044c:	eb1c 0404 	adds.w	r4, ip, r4
 8000450:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000454:	d202      	bcs.n	800045c <__udivmoddi4+0x14c>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f200 80bb 	bhi.w	80005d2 <__udivmoddi4+0x2c2>
 800045c:	4610      	mov	r0, r2
 800045e:	eba4 040e 	sub.w	r4, r4, lr
 8000462:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000466:	e79f      	b.n	80003a8 <__udivmoddi4+0x98>
 8000468:	f1c1 0720 	rsb	r7, r1, #32
 800046c:	408b      	lsls	r3, r1
 800046e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000472:	ea4c 0c03 	orr.w	ip, ip, r3
 8000476:	fa05 f401 	lsl.w	r4, r5, r1
 800047a:	fa20 f307 	lsr.w	r3, r0, r7
 800047e:	40fd      	lsrs	r5, r7
 8000480:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000484:	4323      	orrs	r3, r4
 8000486:	fbb5 f8f9 	udiv	r8, r5, r9
 800048a:	fa1f fe8c 	uxth.w	lr, ip
 800048e:	fb09 5518 	mls	r5, r9, r8, r5
 8000492:	0c1c      	lsrs	r4, r3, #16
 8000494:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000498:	fb08 f50e 	mul.w	r5, r8, lr
 800049c:	42a5      	cmp	r5, r4
 800049e:	fa02 f201 	lsl.w	r2, r2, r1
 80004a2:	fa00 f001 	lsl.w	r0, r0, r1
 80004a6:	d90b      	bls.n	80004c0 <__udivmoddi4+0x1b0>
 80004a8:	eb1c 0404 	adds.w	r4, ip, r4
 80004ac:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 80004b0:	f080 8088 	bcs.w	80005c4 <__udivmoddi4+0x2b4>
 80004b4:	42a5      	cmp	r5, r4
 80004b6:	f240 8085 	bls.w	80005c4 <__udivmoddi4+0x2b4>
 80004ba:	f1a8 0802 	sub.w	r8, r8, #2
 80004be:	4464      	add	r4, ip
 80004c0:	1b64      	subs	r4, r4, r5
 80004c2:	b29d      	uxth	r5, r3
 80004c4:	fbb4 f3f9 	udiv	r3, r4, r9
 80004c8:	fb09 4413 	mls	r4, r9, r3, r4
 80004cc:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80004d0:	fb03 fe0e 	mul.w	lr, r3, lr
 80004d4:	45a6      	cmp	lr, r4
 80004d6:	d908      	bls.n	80004ea <__udivmoddi4+0x1da>
 80004d8:	eb1c 0404 	adds.w	r4, ip, r4
 80004dc:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 80004e0:	d26c      	bcs.n	80005bc <__udivmoddi4+0x2ac>
 80004e2:	45a6      	cmp	lr, r4
 80004e4:	d96a      	bls.n	80005bc <__udivmoddi4+0x2ac>
 80004e6:	3b02      	subs	r3, #2
 80004e8:	4464      	add	r4, ip
 80004ea:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004ee:	fba3 9502 	umull	r9, r5, r3, r2
 80004f2:	eba4 040e 	sub.w	r4, r4, lr
 80004f6:	42ac      	cmp	r4, r5
 80004f8:	46c8      	mov	r8, r9
 80004fa:	46ae      	mov	lr, r5
 80004fc:	d356      	bcc.n	80005ac <__udivmoddi4+0x29c>
 80004fe:	d053      	beq.n	80005a8 <__udivmoddi4+0x298>
 8000500:	b156      	cbz	r6, 8000518 <__udivmoddi4+0x208>
 8000502:	ebb0 0208 	subs.w	r2, r0, r8
 8000506:	eb64 040e 	sbc.w	r4, r4, lr
 800050a:	fa04 f707 	lsl.w	r7, r4, r7
 800050e:	40ca      	lsrs	r2, r1
 8000510:	40cc      	lsrs	r4, r1
 8000512:	4317      	orrs	r7, r2
 8000514:	e9c6 7400 	strd	r7, r4, [r6]
 8000518:	4618      	mov	r0, r3
 800051a:	2100      	movs	r1, #0
 800051c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000520:	f1c3 0120 	rsb	r1, r3, #32
 8000524:	fa02 fc03 	lsl.w	ip, r2, r3
 8000528:	fa20 f201 	lsr.w	r2, r0, r1
 800052c:	fa25 f101 	lsr.w	r1, r5, r1
 8000530:	409d      	lsls	r5, r3
 8000532:	432a      	orrs	r2, r5
 8000534:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000538:	fa1f fe8c 	uxth.w	lr, ip
 800053c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000540:	fb07 1510 	mls	r5, r7, r0, r1
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800054a:	fb00 f50e 	mul.w	r5, r0, lr
 800054e:	428d      	cmp	r5, r1
 8000550:	fa04 f403 	lsl.w	r4, r4, r3
 8000554:	d908      	bls.n	8000568 <__udivmoddi4+0x258>
 8000556:	eb1c 0101 	adds.w	r1, ip, r1
 800055a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 800055e:	d22f      	bcs.n	80005c0 <__udivmoddi4+0x2b0>
 8000560:	428d      	cmp	r5, r1
 8000562:	d92d      	bls.n	80005c0 <__udivmoddi4+0x2b0>
 8000564:	3802      	subs	r0, #2
 8000566:	4461      	add	r1, ip
 8000568:	1b49      	subs	r1, r1, r5
 800056a:	b292      	uxth	r2, r2
 800056c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000570:	fb07 1115 	mls	r1, r7, r5, r1
 8000574:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000578:	fb05 f10e 	mul.w	r1, r5, lr
 800057c:	4291      	cmp	r1, r2
 800057e:	d908      	bls.n	8000592 <__udivmoddi4+0x282>
 8000580:	eb1c 0202 	adds.w	r2, ip, r2
 8000584:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000588:	d216      	bcs.n	80005b8 <__udivmoddi4+0x2a8>
 800058a:	4291      	cmp	r1, r2
 800058c:	d914      	bls.n	80005b8 <__udivmoddi4+0x2a8>
 800058e:	3d02      	subs	r5, #2
 8000590:	4462      	add	r2, ip
 8000592:	1a52      	subs	r2, r2, r1
 8000594:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000598:	e738      	b.n	800040c <__udivmoddi4+0xfc>
 800059a:	4631      	mov	r1, r6
 800059c:	4630      	mov	r0, r6
 800059e:	e708      	b.n	80003b2 <__udivmoddi4+0xa2>
 80005a0:	4639      	mov	r1, r7
 80005a2:	e6e6      	b.n	8000372 <__udivmoddi4+0x62>
 80005a4:	4610      	mov	r0, r2
 80005a6:	e6fb      	b.n	80003a0 <__udivmoddi4+0x90>
 80005a8:	4548      	cmp	r0, r9
 80005aa:	d2a9      	bcs.n	8000500 <__udivmoddi4+0x1f0>
 80005ac:	ebb9 0802 	subs.w	r8, r9, r2
 80005b0:	eb65 0e0c 	sbc.w	lr, r5, ip
 80005b4:	3b01      	subs	r3, #1
 80005b6:	e7a3      	b.n	8000500 <__udivmoddi4+0x1f0>
 80005b8:	4645      	mov	r5, r8
 80005ba:	e7ea      	b.n	8000592 <__udivmoddi4+0x282>
 80005bc:	462b      	mov	r3, r5
 80005be:	e794      	b.n	80004ea <__udivmoddi4+0x1da>
 80005c0:	4640      	mov	r0, r8
 80005c2:	e7d1      	b.n	8000568 <__udivmoddi4+0x258>
 80005c4:	46d0      	mov	r8, sl
 80005c6:	e77b      	b.n	80004c0 <__udivmoddi4+0x1b0>
 80005c8:	3d02      	subs	r5, #2
 80005ca:	4462      	add	r2, ip
 80005cc:	e732      	b.n	8000434 <__udivmoddi4+0x124>
 80005ce:	4608      	mov	r0, r1
 80005d0:	e70a      	b.n	80003e8 <__udivmoddi4+0xd8>
 80005d2:	4464      	add	r4, ip
 80005d4:	3802      	subs	r0, #2
 80005d6:	e742      	b.n	800045e <__udivmoddi4+0x14e>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b084      	sub	sp, #16
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	60f8      	str	r0, [r7, #12]
 80005e4:	60b9      	str	r1, [r7, #8]
 80005e6:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)ptr, len, 100);
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	b29a      	uxth	r2, r3
 80005ec:	2364      	movs	r3, #100	; 0x64
 80005ee:	68b9      	ldr	r1, [r7, #8]
 80005f0:	4803      	ldr	r0, [pc, #12]	; (8000600 <_write+0x24>)
 80005f2:	f003 fa00 	bl	80039f6 <HAL_UART_Transmit>
	return len;
 80005f6:	687b      	ldr	r3, [r7, #4]
}
 80005f8:	4618      	mov	r0, r3
 80005fa:	3710      	adds	r7, #16
 80005fc:	46bd      	mov	sp, r7
 80005fe:	bd80      	pop	{r7, pc}
 8000600:	20000170 	.word	0x20000170

08000604 <HAL_SPI_TxCpltCallback>:

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b082      	sub	sp, #8
 8000608:	af00      	add	r7, sp, #0
 800060a:	6078      	str	r0, [r7, #4]
	if (hspi->Instance == hspi5.Instance) {
 800060c:	687b      	ldr	r3, [r7, #4]
 800060e:	681a      	ldr	r2, [r3, #0]
 8000610:	4b0d      	ldr	r3, [pc, #52]	; (8000648 <HAL_SPI_TxCpltCallback+0x44>)
 8000612:	681b      	ldr	r3, [r3, #0]
 8000614:	429a      	cmp	r2, r3
 8000616:	d109      	bne.n	800062c <HAL_SPI_TxCpltCallback+0x28>
		master_transmit = 1;
 8000618:	4b0c      	ldr	r3, [pc, #48]	; (800064c <HAL_SPI_TxCpltCallback+0x48>)
 800061a:	2201      	movs	r2, #1
 800061c:	701a      	strb	r2, [r3, #0]
		slave_transmit = 0;
 800061e:	4b0c      	ldr	r3, [pc, #48]	; (8000650 <HAL_SPI_TxCpltCallback+0x4c>)
 8000620:	2200      	movs	r2, #0
 8000622:	701a      	strb	r2, [r3, #0]
		printf("Master T callback\r\n");
 8000624:	480b      	ldr	r0, [pc, #44]	; (8000654 <HAL_SPI_TxCpltCallback+0x50>)
 8000626:	f004 fb61 	bl	8004cec <puts>
	} else {
		slave_transmit = 1;
		master_transmit = 0;
		printf("Slave T callback\r\n");
	}
}
 800062a:	e008      	b.n	800063e <HAL_SPI_TxCpltCallback+0x3a>
		slave_transmit = 1;
 800062c:	4b08      	ldr	r3, [pc, #32]	; (8000650 <HAL_SPI_TxCpltCallback+0x4c>)
 800062e:	2201      	movs	r2, #1
 8000630:	701a      	strb	r2, [r3, #0]
		master_transmit = 0;
 8000632:	4b06      	ldr	r3, [pc, #24]	; (800064c <HAL_SPI_TxCpltCallback+0x48>)
 8000634:	2200      	movs	r2, #0
 8000636:	701a      	strb	r2, [r3, #0]
		printf("Slave T callback\r\n");
 8000638:	4807      	ldr	r0, [pc, #28]	; (8000658 <HAL_SPI_TxCpltCallback+0x54>)
 800063a:	f004 fb57 	bl	8004cec <puts>
}
 800063e:	bf00      	nop
 8000640:	3708      	adds	r7, #8
 8000642:	46bd      	mov	sp, r7
 8000644:	bd80      	pop	{r7, pc}
 8000646:	bf00      	nop
 8000648:	2000010c 	.word	0x2000010c
 800064c:	200001f8 	.word	0x200001f8
 8000650:	200001f9 	.word	0x200001f9
 8000654:	080059d8 	.word	0x080059d8
 8000658:	080059ec 	.word	0x080059ec

0800065c <HAL_SPI_ErrorCallback>:
		printf("Slave R callback\r\n");
	}
}

void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b082      	sub	sp, #8
 8000660:	af00      	add	r7, sp, #0
 8000662:	6078      	str	r0, [r7, #4]
	if (hspi->Instance == hspi5.Instance) {
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	681a      	ldr	r2, [r3, #0]
 8000668:	4b07      	ldr	r3, [pc, #28]	; (8000688 <HAL_SPI_ErrorCallback+0x2c>)
 800066a:	681b      	ldr	r3, [r3, #0]
 800066c:	429a      	cmp	r2, r3
 800066e:	d103      	bne.n	8000678 <HAL_SPI_ErrorCallback+0x1c>
			printf("Master er callback\r\n");
 8000670:	4806      	ldr	r0, [pc, #24]	; (800068c <HAL_SPI_ErrorCallback+0x30>)
 8000672:	f004 fb3b 	bl	8004cec <puts>
	} else {
			printf("Slave er callback\r\n");
	}
}
 8000676:	e002      	b.n	800067e <HAL_SPI_ErrorCallback+0x22>
			printf("Slave er callback\r\n");
 8000678:	4805      	ldr	r0, [pc, #20]	; (8000690 <HAL_SPI_ErrorCallback+0x34>)
 800067a:	f004 fb37 	bl	8004cec <puts>
}
 800067e:	bf00      	nop
 8000680:	3708      	adds	r7, #8
 8000682:	46bd      	mov	sp, r7
 8000684:	bd80      	pop	{r7, pc}
 8000686:	bf00      	nop
 8000688:	2000010c 	.word	0x2000010c
 800068c:	08005a28 	.word	0x08005a28
 8000690:	08005a3c 	.word	0x08005a3c

08000694 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	b082      	sub	sp, #8
 8000698:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800069a:	f000 fce8 	bl	800106e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800069e:	f000 f883 	bl	80007a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006a2:	f000 f985 	bl	80009b0 <MX_GPIO_Init>
  MX_SPI2_Init();
 80006a6:	f000 f8db 	bl	8000860 <MX_SPI2_Init>
  MX_SPI5_Init();
 80006aa:	f000 f917 	bl	80008dc <MX_SPI5_Init>
  MX_USART1_UART_Init();
 80006ae:	f000 f94f 	bl	8000950 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  uint16_t data = 123;
 80006b2:	237b      	movs	r3, #123	; 0x7b
 80006b4:	80fb      	strh	r3, [r7, #6]
  uint8_t address = HYSTERESIS;
 80006b6:	2305      	movs	r3, #5
 80006b8:	717b      	strb	r3, [r7, #5]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (!master_transmit && !slave_transmit) {
 80006ba:	4b36      	ldr	r3, [pc, #216]	; (8000794 <main+0x100>)
 80006bc:	781b      	ldrb	r3, [r3, #0]
 80006be:	2b00      	cmp	r3, #0
 80006c0:	d116      	bne.n	80006f0 <main+0x5c>
 80006c2:	4b35      	ldr	r3, [pc, #212]	; (8000798 <main+0x104>)
 80006c4:	781b      	ldrb	r3, [r3, #0]
 80006c6:	2b00      	cmp	r3, #0
 80006c8:	d112      	bne.n	80006f0 <main+0x5c>
		  //master first transmit
		  my_spi_set_reg_adr(&hspi2, &address);
 80006ca:	1d7b      	adds	r3, r7, #5
 80006cc:	4619      	mov	r1, r3
 80006ce:	4833      	ldr	r0, [pc, #204]	; (800079c <main+0x108>)
 80006d0:	f000 f9a4 	bl	8000a1c <my_spi_set_reg_adr>
		  slave_resive_reg_adress(&hspi5);
 80006d4:	4832      	ldr	r0, [pc, #200]	; (80007a0 <main+0x10c>)
 80006d6:	f000 f9d9 	bl	8000a8c <slave_resive_reg_adress>
		  my_spi_read_reg(&hspi2, &data);
 80006da:	1dbb      	adds	r3, r7, #6
 80006dc:	4619      	mov	r1, r3
 80006de:	482f      	ldr	r0, [pc, #188]	; (800079c <main+0x108>)
 80006e0:	f000 f9b0 	bl	8000a44 <my_spi_read_reg>
		  printf("Data value: %d\r\n", data);
 80006e4:	88fb      	ldrh	r3, [r7, #6]
 80006e6:	4619      	mov	r1, r3
 80006e8:	482e      	ldr	r0, [pc, #184]	; (80007a4 <main+0x110>)
 80006ea:	f004 fa99 	bl	8004c20 <iprintf>
 80006ee:	e04f      	b.n	8000790 <main+0xfc>
  	  } else if (master_transmit && !slave_transmit){
 80006f0:	4b28      	ldr	r3, [pc, #160]	; (8000794 <main+0x100>)
 80006f2:	781b      	ldrb	r3, [r3, #0]
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d007      	beq.n	8000708 <main+0x74>
 80006f8:	4b27      	ldr	r3, [pc, #156]	; (8000798 <main+0x104>)
 80006fa:	781b      	ldrb	r3, [r3, #0]
 80006fc:	2b00      	cmp	r3, #0
 80006fe:	d103      	bne.n	8000708 <main+0x74>
		  //slave respond
  		  slave_respond_to_master(&hspi5);
 8000700:	4827      	ldr	r0, [pc, #156]	; (80007a0 <main+0x10c>)
 8000702:	f000 fa23 	bl	8000b4c <slave_respond_to_master>
 8000706:	e043      	b.n	8000790 <main+0xfc>
	  } else if(!master_transmit && slave_transmit && !(address & MY_SPI_WRITE_MOD)) {
 8000708:	4b22      	ldr	r3, [pc, #136]	; (8000794 <main+0x100>)
 800070a:	781b      	ldrb	r3, [r3, #0]
 800070c:	2b00      	cmp	r3, #0
 800070e:	d127      	bne.n	8000760 <main+0xcc>
 8000710:	4b21      	ldr	r3, [pc, #132]	; (8000798 <main+0x104>)
 8000712:	781b      	ldrb	r3, [r3, #0]
 8000714:	2b00      	cmp	r3, #0
 8000716:	d023      	beq.n	8000760 <main+0xcc>
 8000718:	797b      	ldrb	r3, [r7, #5]
 800071a:	f003 0301 	and.w	r3, r3, #1
 800071e:	2b00      	cmp	r3, #0
 8000720:	d11e      	bne.n	8000760 <main+0xcc>
		  //master respond
		  address |= MY_SPI_WRITE_MOD;
 8000722:	797b      	ldrb	r3, [r7, #5]
 8000724:	f043 0301 	orr.w	r3, r3, #1
 8000728:	b2db      	uxtb	r3, r3
 800072a:	717b      	strb	r3, [r7, #5]
		  my_spi_set_reg_adr(&hspi2, &address);
 800072c:	1d7b      	adds	r3, r7, #5
 800072e:	4619      	mov	r1, r3
 8000730:	481a      	ldr	r0, [pc, #104]	; (800079c <main+0x108>)
 8000732:	f000 f973 	bl	8000a1c <my_spi_set_reg_adr>
		  slave_resive_reg_adress(&hspi5);
 8000736:	481a      	ldr	r0, [pc, #104]	; (80007a0 <main+0x10c>)
 8000738:	f000 f9a8 	bl	8000a8c <slave_resive_reg_adress>
		  data = (data + 2) & HYSTERESIS_MASK;
 800073c:	88fb      	ldrh	r3, [r7, #6]
 800073e:	3302      	adds	r3, #2
 8000740:	b29b      	uxth	r3, r3
 8000742:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000746:	b29b      	uxth	r3, r3
 8000748:	80fb      	strh	r3, [r7, #6]
		  my_spi_set_reg(&hspi2, &data);
 800074a:	1dbb      	adds	r3, r7, #6
 800074c:	4619      	mov	r1, r3
 800074e:	4813      	ldr	r0, [pc, #76]	; (800079c <main+0x108>)
 8000750:	f000 f98b 	bl	8000a6a <my_spi_set_reg>
		  printf("Data value: %d\r\n", data);
 8000754:	88fb      	ldrh	r3, [r7, #6]
 8000756:	4619      	mov	r1, r3
 8000758:	4812      	ldr	r0, [pc, #72]	; (80007a4 <main+0x110>)
 800075a:	f004 fa61 	bl	8004c20 <iprintf>
 800075e:	e017      	b.n	8000790 <main+0xfc>
	  } else {
		  address = (address >> 1) << 1;
 8000760:	797b      	ldrb	r3, [r7, #5]
 8000762:	085b      	lsrs	r3, r3, #1
 8000764:	b2db      	uxtb	r3, r3
 8000766:	005b      	lsls	r3, r3, #1
 8000768:	b2db      	uxtb	r3, r3
 800076a:	717b      	strb	r3, [r7, #5]
		  my_spi_set_reg_adr(&hspi2, &address);
 800076c:	1d7b      	adds	r3, r7, #5
 800076e:	4619      	mov	r1, r3
 8000770:	480a      	ldr	r0, [pc, #40]	; (800079c <main+0x108>)
 8000772:	f000 f953 	bl	8000a1c <my_spi_set_reg_adr>
		  slave_resive_reg_adress(&hspi5);
 8000776:	480a      	ldr	r0, [pc, #40]	; (80007a0 <main+0x10c>)
 8000778:	f000 f988 	bl	8000a8c <slave_resive_reg_adress>
		  my_spi_read_reg(&hspi2, &data);
 800077c:	1dbb      	adds	r3, r7, #6
 800077e:	4619      	mov	r1, r3
 8000780:	4806      	ldr	r0, [pc, #24]	; (800079c <main+0x108>)
 8000782:	f000 f95f 	bl	8000a44 <my_spi_read_reg>
		  printf("Data value: %d\r\n", data);
 8000786:	88fb      	ldrh	r3, [r7, #6]
 8000788:	4619      	mov	r1, r3
 800078a:	4806      	ldr	r0, [pc, #24]	; (80007a4 <main+0x110>)
 800078c:	f004 fa48 	bl	8004c20 <iprintf>
	  if (!master_transmit && !slave_transmit) {
 8000790:	e793      	b.n	80006ba <main+0x26>
 8000792:	bf00      	nop
 8000794:	200001f8 	.word	0x200001f8
 8000798:	200001f9 	.word	0x200001f9
 800079c:	200000a8 	.word	0x200000a8
 80007a0:	2000010c 	.word	0x2000010c
 80007a4:	08005a50 	.word	0x08005a50

080007a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b094      	sub	sp, #80	; 0x50
 80007ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007ae:	f107 031c 	add.w	r3, r7, #28
 80007b2:	2234      	movs	r2, #52	; 0x34
 80007b4:	2100      	movs	r1, #0
 80007b6:	4618      	mov	r0, r3
 80007b8:	f004 fb78 	bl	8004eac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007bc:	f107 0308 	add.w	r3, r7, #8
 80007c0:	2200      	movs	r2, #0
 80007c2:	601a      	str	r2, [r3, #0]
 80007c4:	605a      	str	r2, [r3, #4]
 80007c6:	609a      	str	r2, [r3, #8]
 80007c8:	60da      	str	r2, [r3, #12]
 80007ca:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80007cc:	4b22      	ldr	r3, [pc, #136]	; (8000858 <SystemClock_Config+0xb0>)
 80007ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007d0:	4a21      	ldr	r2, [pc, #132]	; (8000858 <SystemClock_Config+0xb0>)
 80007d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007d6:	6413      	str	r3, [r2, #64]	; 0x40
 80007d8:	4b1f      	ldr	r3, [pc, #124]	; (8000858 <SystemClock_Config+0xb0>)
 80007da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007e0:	607b      	str	r3, [r7, #4]
 80007e2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80007e4:	4b1d      	ldr	r3, [pc, #116]	; (800085c <SystemClock_Config+0xb4>)
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80007ec:	4a1b      	ldr	r2, [pc, #108]	; (800085c <SystemClock_Config+0xb4>)
 80007ee:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80007f2:	6013      	str	r3, [r2, #0]
 80007f4:	4b19      	ldr	r3, [pc, #100]	; (800085c <SystemClock_Config+0xb4>)
 80007f6:	681b      	ldr	r3, [r3, #0]
 80007f8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80007fc:	603b      	str	r3, [r7, #0]
 80007fe:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000800:	2302      	movs	r3, #2
 8000802:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000804:	2301      	movs	r3, #1
 8000806:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000808:	2310      	movs	r3, #16
 800080a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800080c:	2300      	movs	r3, #0
 800080e:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000810:	f107 031c 	add.w	r3, r7, #28
 8000814:	4618      	mov	r0, r3
 8000816:	f000 ffd7 	bl	80017c8 <HAL_RCC_OscConfig>
 800081a:	4603      	mov	r3, r0
 800081c:	2b00      	cmp	r3, #0
 800081e:	d001      	beq.n	8000824 <SystemClock_Config+0x7c>
  {
    Error_Handler();
 8000820:	f000 f8f6 	bl	8000a10 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000824:	230f      	movs	r3, #15
 8000826:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000828:	2300      	movs	r3, #0
 800082a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800082c:	2300      	movs	r3, #0
 800082e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000830:	2300      	movs	r3, #0
 8000832:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000834:	2300      	movs	r3, #0
 8000836:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000838:	f107 0308 	add.w	r3, r7, #8
 800083c:	2100      	movs	r1, #0
 800083e:	4618      	mov	r0, r3
 8000840:	f001 fa70 	bl	8001d24 <HAL_RCC_ClockConfig>
 8000844:	4603      	mov	r3, r0
 8000846:	2b00      	cmp	r3, #0
 8000848:	d001      	beq.n	800084e <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800084a:	f000 f8e1 	bl	8000a10 <Error_Handler>
  }
}
 800084e:	bf00      	nop
 8000850:	3750      	adds	r7, #80	; 0x50
 8000852:	46bd      	mov	sp, r7
 8000854:	bd80      	pop	{r7, pc}
 8000856:	bf00      	nop
 8000858:	40023800 	.word	0x40023800
 800085c:	40007000 	.word	0x40007000

08000860 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000864:	4b1b      	ldr	r3, [pc, #108]	; (80008d4 <MX_SPI2_Init+0x74>)
 8000866:	4a1c      	ldr	r2, [pc, #112]	; (80008d8 <MX_SPI2_Init+0x78>)
 8000868:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800086a:	4b1a      	ldr	r3, [pc, #104]	; (80008d4 <MX_SPI2_Init+0x74>)
 800086c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000870:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000872:	4b18      	ldr	r3, [pc, #96]	; (80008d4 <MX_SPI2_Init+0x74>)
 8000874:	2200      	movs	r2, #0
 8000876:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_16BIT;
 8000878:	4b16      	ldr	r3, [pc, #88]	; (80008d4 <MX_SPI2_Init+0x74>)
 800087a:	f44f 6270 	mov.w	r2, #3840	; 0xf00
 800087e:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000880:	4b14      	ldr	r3, [pc, #80]	; (80008d4 <MX_SPI2_Init+0x74>)
 8000882:	2200      	movs	r2, #0
 8000884:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000886:	4b13      	ldr	r3, [pc, #76]	; (80008d4 <MX_SPI2_Init+0x74>)
 8000888:	2200      	movs	r2, #0
 800088a:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800088c:	4b11      	ldr	r3, [pc, #68]	; (80008d4 <MX_SPI2_Init+0x74>)
 800088e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000892:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000894:	4b0f      	ldr	r3, [pc, #60]	; (80008d4 <MX_SPI2_Init+0x74>)
 8000896:	2200      	movs	r2, #0
 8000898:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800089a:	4b0e      	ldr	r3, [pc, #56]	; (80008d4 <MX_SPI2_Init+0x74>)
 800089c:	2200      	movs	r2, #0
 800089e:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80008a0:	4b0c      	ldr	r3, [pc, #48]	; (80008d4 <MX_SPI2_Init+0x74>)
 80008a2:	2200      	movs	r2, #0
 80008a4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80008a6:	4b0b      	ldr	r3, [pc, #44]	; (80008d4 <MX_SPI2_Init+0x74>)
 80008a8:	2200      	movs	r2, #0
 80008aa:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 80008ac:	4b09      	ldr	r3, [pc, #36]	; (80008d4 <MX_SPI2_Init+0x74>)
 80008ae:	2207      	movs	r2, #7
 80008b0:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80008b2:	4b08      	ldr	r3, [pc, #32]	; (80008d4 <MX_SPI2_Init+0x74>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80008b8:	4b06      	ldr	r3, [pc, #24]	; (80008d4 <MX_SPI2_Init+0x74>)
 80008ba:	2208      	movs	r2, #8
 80008bc:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80008be:	4805      	ldr	r0, [pc, #20]	; (80008d4 <MX_SPI2_Init+0x74>)
 80008c0:	f002 f83e 	bl	8002940 <HAL_SPI_Init>
 80008c4:	4603      	mov	r3, r0
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d001      	beq.n	80008ce <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80008ca:	f000 f8a1 	bl	8000a10 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80008ce:	bf00      	nop
 80008d0:	bd80      	pop	{r7, pc}
 80008d2:	bf00      	nop
 80008d4:	200000a8 	.word	0x200000a8
 80008d8:	40003800 	.word	0x40003800

080008dc <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 80008dc:	b580      	push	{r7, lr}
 80008de:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 80008e0:	4b19      	ldr	r3, [pc, #100]	; (8000948 <MX_SPI5_Init+0x6c>)
 80008e2:	4a1a      	ldr	r2, [pc, #104]	; (800094c <MX_SPI5_Init+0x70>)
 80008e4:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_SLAVE;
 80008e6:	4b18      	ldr	r3, [pc, #96]	; (8000948 <MX_SPI5_Init+0x6c>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 80008ec:	4b16      	ldr	r3, [pc, #88]	; (8000948 <MX_SPI5_Init+0x6c>)
 80008ee:	2200      	movs	r2, #0
 80008f0:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_16BIT;
 80008f2:	4b15      	ldr	r3, [pc, #84]	; (8000948 <MX_SPI5_Init+0x6c>)
 80008f4:	f44f 6270 	mov.w	r2, #3840	; 0xf00
 80008f8:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 80008fa:	4b13      	ldr	r3, [pc, #76]	; (8000948 <MX_SPI5_Init+0x6c>)
 80008fc:	2200      	movs	r2, #0
 80008fe:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000900:	4b11      	ldr	r3, [pc, #68]	; (8000948 <MX_SPI5_Init+0x6c>)
 8000902:	2200      	movs	r2, #0
 8000904:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8000906:	4b10      	ldr	r3, [pc, #64]	; (8000948 <MX_SPI5_Init+0x6c>)
 8000908:	f44f 7200 	mov.w	r2, #512	; 0x200
 800090c:	619a      	str	r2, [r3, #24]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800090e:	4b0e      	ldr	r3, [pc, #56]	; (8000948 <MX_SPI5_Init+0x6c>)
 8000910:	2200      	movs	r2, #0
 8000912:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8000914:	4b0c      	ldr	r3, [pc, #48]	; (8000948 <MX_SPI5_Init+0x6c>)
 8000916:	2200      	movs	r2, #0
 8000918:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800091a:	4b0b      	ldr	r3, [pc, #44]	; (8000948 <MX_SPI5_Init+0x6c>)
 800091c:	2200      	movs	r2, #0
 800091e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 7;
 8000920:	4b09      	ldr	r3, [pc, #36]	; (8000948 <MX_SPI5_Init+0x6c>)
 8000922:	2207      	movs	r2, #7
 8000924:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi5.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000926:	4b08      	ldr	r3, [pc, #32]	; (8000948 <MX_SPI5_Init+0x6c>)
 8000928:	2200      	movs	r2, #0
 800092a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi5.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800092c:	4b06      	ldr	r3, [pc, #24]	; (8000948 <MX_SPI5_Init+0x6c>)
 800092e:	2200      	movs	r2, #0
 8000930:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8000932:	4805      	ldr	r0, [pc, #20]	; (8000948 <MX_SPI5_Init+0x6c>)
 8000934:	f002 f804 	bl	8002940 <HAL_SPI_Init>
 8000938:	4603      	mov	r3, r0
 800093a:	2b00      	cmp	r3, #0
 800093c:	d001      	beq.n	8000942 <MX_SPI5_Init+0x66>
  {
    Error_Handler();
 800093e:	f000 f867 	bl	8000a10 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8000942:	bf00      	nop
 8000944:	bd80      	pop	{r7, pc}
 8000946:	bf00      	nop
 8000948:	2000010c 	.word	0x2000010c
 800094c:	40015000 	.word	0x40015000

08000950 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000954:	4b14      	ldr	r3, [pc, #80]	; (80009a8 <MX_USART1_UART_Init+0x58>)
 8000956:	4a15      	ldr	r2, [pc, #84]	; (80009ac <MX_USART1_UART_Init+0x5c>)
 8000958:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800095a:	4b13      	ldr	r3, [pc, #76]	; (80009a8 <MX_USART1_UART_Init+0x58>)
 800095c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000960:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000962:	4b11      	ldr	r3, [pc, #68]	; (80009a8 <MX_USART1_UART_Init+0x58>)
 8000964:	2200      	movs	r2, #0
 8000966:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000968:	4b0f      	ldr	r3, [pc, #60]	; (80009a8 <MX_USART1_UART_Init+0x58>)
 800096a:	2200      	movs	r2, #0
 800096c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800096e:	4b0e      	ldr	r3, [pc, #56]	; (80009a8 <MX_USART1_UART_Init+0x58>)
 8000970:	2200      	movs	r2, #0
 8000972:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000974:	4b0c      	ldr	r3, [pc, #48]	; (80009a8 <MX_USART1_UART_Init+0x58>)
 8000976:	220c      	movs	r2, #12
 8000978:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800097a:	4b0b      	ldr	r3, [pc, #44]	; (80009a8 <MX_USART1_UART_Init+0x58>)
 800097c:	2200      	movs	r2, #0
 800097e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000980:	4b09      	ldr	r3, [pc, #36]	; (80009a8 <MX_USART1_UART_Init+0x58>)
 8000982:	2200      	movs	r2, #0
 8000984:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000986:	4b08      	ldr	r3, [pc, #32]	; (80009a8 <MX_USART1_UART_Init+0x58>)
 8000988:	2200      	movs	r2, #0
 800098a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800098c:	4b06      	ldr	r3, [pc, #24]	; (80009a8 <MX_USART1_UART_Init+0x58>)
 800098e:	2200      	movs	r2, #0
 8000990:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000992:	4805      	ldr	r0, [pc, #20]	; (80009a8 <MX_USART1_UART_Init+0x58>)
 8000994:	f002 ffe1 	bl	800395a <HAL_UART_Init>
 8000998:	4603      	mov	r3, r0
 800099a:	2b00      	cmp	r3, #0
 800099c:	d001      	beq.n	80009a2 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800099e:	f000 f837 	bl	8000a10 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80009a2:	bf00      	nop
 80009a4:	bd80      	pop	{r7, pc}
 80009a6:	bf00      	nop
 80009a8:	20000170 	.word	0x20000170
 80009ac:	40011000 	.word	0x40011000

080009b0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009b0:	b480      	push	{r7}
 80009b2:	b085      	sub	sp, #20
 80009b4:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009b6:	4b15      	ldr	r3, [pc, #84]	; (8000a0c <MX_GPIO_Init+0x5c>)
 80009b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ba:	4a14      	ldr	r2, [pc, #80]	; (8000a0c <MX_GPIO_Init+0x5c>)
 80009bc:	f043 0302 	orr.w	r3, r3, #2
 80009c0:	6313      	str	r3, [r2, #48]	; 0x30
 80009c2:	4b12      	ldr	r3, [pc, #72]	; (8000a0c <MX_GPIO_Init+0x5c>)
 80009c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009c6:	f003 0302 	and.w	r3, r3, #2
 80009ca:	60fb      	str	r3, [r7, #12]
 80009cc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009ce:	4b0f      	ldr	r3, [pc, #60]	; (8000a0c <MX_GPIO_Init+0x5c>)
 80009d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009d2:	4a0e      	ldr	r2, [pc, #56]	; (8000a0c <MX_GPIO_Init+0x5c>)
 80009d4:	f043 0301 	orr.w	r3, r3, #1
 80009d8:	6313      	str	r3, [r2, #48]	; 0x30
 80009da:	4b0c      	ldr	r3, [pc, #48]	; (8000a0c <MX_GPIO_Init+0x5c>)
 80009dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009de:	f003 0301 	and.w	r3, r3, #1
 80009e2:	60bb      	str	r3, [r7, #8]
 80009e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80009e6:	4b09      	ldr	r3, [pc, #36]	; (8000a0c <MX_GPIO_Init+0x5c>)
 80009e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ea:	4a08      	ldr	r2, [pc, #32]	; (8000a0c <MX_GPIO_Init+0x5c>)
 80009ec:	f043 0320 	orr.w	r3, r3, #32
 80009f0:	6313      	str	r3, [r2, #48]	; 0x30
 80009f2:	4b06      	ldr	r3, [pc, #24]	; (8000a0c <MX_GPIO_Init+0x5c>)
 80009f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009f6:	f003 0320 	and.w	r3, r3, #32
 80009fa:	607b      	str	r3, [r7, #4]
 80009fc:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80009fe:	bf00      	nop
 8000a00:	3714      	adds	r7, #20
 8000a02:	46bd      	mov	sp, r7
 8000a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a08:	4770      	bx	lr
 8000a0a:	bf00      	nop
 8000a0c:	40023800 	.word	0x40023800

08000a10 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a10:	b480      	push	{r7}
 8000a12:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a14:	b672      	cpsid	i
}
 8000a16:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a18:	e7fe      	b.n	8000a18 <Error_Handler+0x8>
	...

08000a1c <my_spi_set_reg_adr>:
//	slave_spi = slave_spi__;
//}

// Function to set register address
uint16_t my_spi_set_reg_adr(SPI_HandleTypeDef* hspi, uint8_t* address)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	b084      	sub	sp, #16
 8000a20:	af00      	add	r7, sp, #0
 8000a22:	6078      	str	r0, [r7, #4]
 8000a24:	6039      	str	r1, [r7, #0]
	uint16_t error;
	error = HAL_SPI_Transmit_IT(hspi, (uint8_t*) &adress, 1);
 8000a26:	2201      	movs	r2, #1
 8000a28:	4905      	ldr	r1, [pc, #20]	; (8000a40 <my_spi_set_reg_adr+0x24>)
 8000a2a:	6878      	ldr	r0, [r7, #4]
 8000a2c:	f002 fb76 	bl	800311c <HAL_SPI_Transmit_IT>
 8000a30:	4603      	mov	r3, r0
 8000a32:	81fb      	strh	r3, [r7, #14]
	return error;
 8000a34:	89fb      	ldrh	r3, [r7, #14]
}
 8000a36:	4618      	mov	r0, r3
 8000a38:	3710      	adds	r7, #16
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	bd80      	pop	{r7, pc}
 8000a3e:	bf00      	nop
 8000a40:	200001fa 	.word	0x200001fa

08000a44 <my_spi_read_reg>:

// Function to get register data
uint16_t my_spi_read_reg(SPI_HandleTypeDef* hspi, uint16_t* data)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b084      	sub	sp, #16
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	6078      	str	r0, [r7, #4]
 8000a4c:	6039      	str	r1, [r7, #0]
	uint16_t error;
	error = HAL_SPI_Receive(hspi, (uint8_t*) &data, 2, 5000);
 8000a4e:	4639      	mov	r1, r7
 8000a50:	f241 3388 	movw	r3, #5000	; 0x1388
 8000a54:	2202      	movs	r2, #2
 8000a56:	6878      	ldr	r0, [r7, #4]
 8000a58:	f002 f81d 	bl	8002a96 <HAL_SPI_Receive>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	81fb      	strh	r3, [r7, #14]
	return error;
 8000a60:	89fb      	ldrh	r3, [r7, #14]
}
 8000a62:	4618      	mov	r0, r3
 8000a64:	3710      	adds	r7, #16
 8000a66:	46bd      	mov	sp, r7
 8000a68:	bd80      	pop	{r7, pc}

08000a6a <my_spi_set_reg>:

// Function to set register data
uint16_t my_spi_set_reg(SPI_HandleTypeDef* hspi, uint16_t* data)
{
 8000a6a:	b580      	push	{r7, lr}
 8000a6c:	b084      	sub	sp, #16
 8000a6e:	af00      	add	r7, sp, #0
 8000a70:	6078      	str	r0, [r7, #4]
 8000a72:	6039      	str	r1, [r7, #0]
	uint16_t error;
	error = HAL_SPI_Transmit_IT(hspi, (uint8_t*) data, 2);
 8000a74:	2202      	movs	r2, #2
 8000a76:	6839      	ldr	r1, [r7, #0]
 8000a78:	6878      	ldr	r0, [r7, #4]
 8000a7a:	f002 fb4f 	bl	800311c <HAL_SPI_Transmit_IT>
 8000a7e:	4603      	mov	r3, r0
 8000a80:	81fb      	strh	r3, [r7, #14]
	return error;
 8000a82:	89fb      	ldrh	r3, [r7, #14]
}
 8000a84:	4618      	mov	r0, r3
 8000a86:	3710      	adds	r7, #16
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	bd80      	pop	{r7, pc}

08000a8c <slave_resive_reg_adress>:


/*----------------FUNCTIONS FOR SPI COMUNICATION-----------------*/
// Resiving address of a register that master want to get/set
uint16_t slave_resive_reg_adress(SPI_HandleTypeDef *hspi)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b084      	sub	sp, #16
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	6078      	str	r0, [r7, #4]
	uint16_t error;
	error = HAL_SPI_Receive(hspi, &adress, 1, 5000);
 8000a94:	f241 3388 	movw	r3, #5000	; 0x1388
 8000a98:	2201      	movs	r2, #1
 8000a9a:	490c      	ldr	r1, [pc, #48]	; (8000acc <slave_resive_reg_adress+0x40>)
 8000a9c:	6878      	ldr	r0, [r7, #4]
 8000a9e:	f001 fffa 	bl	8002a96 <HAL_SPI_Receive>
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	81fb      	strh	r3, [r7, #14]
	mod = adress & MY_SPI_WRITE_MOD;
 8000aa6:	4b09      	ldr	r3, [pc, #36]	; (8000acc <slave_resive_reg_adress+0x40>)
 8000aa8:	781b      	ldrb	r3, [r3, #0]
 8000aaa:	f003 0301 	and.w	r3, r3, #1
 8000aae:	b2da      	uxtb	r2, r3
 8000ab0:	4b07      	ldr	r3, [pc, #28]	; (8000ad0 <slave_resive_reg_adress+0x44>)
 8000ab2:	701a      	strb	r2, [r3, #0]
	adress = adress >> 1;
 8000ab4:	4b05      	ldr	r3, [pc, #20]	; (8000acc <slave_resive_reg_adress+0x40>)
 8000ab6:	781b      	ldrb	r3, [r3, #0]
 8000ab8:	085b      	lsrs	r3, r3, #1
 8000aba:	b2da      	uxtb	r2, r3
 8000abc:	4b03      	ldr	r3, [pc, #12]	; (8000acc <slave_resive_reg_adress+0x40>)
 8000abe:	701a      	strb	r2, [r3, #0]
	return error;
 8000ac0:	89fb      	ldrh	r3, [r7, #14]
}
 8000ac2:	4618      	mov	r0, r3
 8000ac4:	3710      	adds	r7, #16
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	bd80      	pop	{r7, pc}
 8000aca:	bf00      	nop
 8000acc:	200001fa 	.word	0x200001fa
 8000ad0:	20000020 	.word	0x20000020

08000ad4 <slave_transimt_reg>:

// Transmitting register to master
uint16_t slave_transimt_reg(SPI_HandleTypeDef *hspi)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b084      	sub	sp, #16
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	6078      	str	r0, [r7, #4]
	uint16_t data = get_reg(adress);
 8000adc:	4b09      	ldr	r3, [pc, #36]	; (8000b04 <slave_transimt_reg+0x30>)
 8000ade:	781b      	ldrb	r3, [r3, #0]
 8000ae0:	4618      	mov	r0, r3
 8000ae2:	f000 f84b 	bl	8000b7c <get_reg>
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	81fb      	strh	r3, [r7, #14]
	return (uint16_t) HAL_SPI_Transmit_IT(hspi, (uint8_t*) &data, 2);
 8000aea:	f107 030e 	add.w	r3, r7, #14
 8000aee:	2202      	movs	r2, #2
 8000af0:	4619      	mov	r1, r3
 8000af2:	6878      	ldr	r0, [r7, #4]
 8000af4:	f002 fb12 	bl	800311c <HAL_SPI_Transmit_IT>
 8000af8:	4603      	mov	r3, r0
 8000afa:	b29b      	uxth	r3, r3
}
 8000afc:	4618      	mov	r0, r3
 8000afe:	3710      	adds	r7, #16
 8000b00:	46bd      	mov	sp, r7
 8000b02:	bd80      	pop	{r7, pc}
 8000b04:	200001fa 	.word	0x200001fa

08000b08 <slave_resive_reg_data>:

// Resiving register value fregister master to set it to desired register
uint16_t slave_resive_reg_data(SPI_HandleTypeDef *hspi)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b084      	sub	sp, #16
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	6078      	str	r0, [r7, #4]
	uint16_t data;
	HAL_StatusTypeDef err;
	err = HAL_SPI_Receive(hspi, (uint8_t*) &data, 2, 5000);
 8000b10:	f107 010c 	add.w	r1, r7, #12
 8000b14:	f241 3388 	movw	r3, #5000	; 0x1388
 8000b18:	2202      	movs	r2, #2
 8000b1a:	6878      	ldr	r0, [r7, #4]
 8000b1c:	f001 ffbb 	bl	8002a96 <HAL_SPI_Receive>
 8000b20:	4603      	mov	r3, r0
 8000b22:	73fb      	strb	r3, [r7, #15]
	if (!err)
 8000b24:	7bfb      	ldrb	r3, [r7, #15]
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d108      	bne.n	8000b3c <slave_resive_reg_data+0x34>
		return (uint16_t) set_reg__(adress, data);
 8000b2a:	4b07      	ldr	r3, [pc, #28]	; (8000b48 <slave_resive_reg_data+0x40>)
 8000b2c:	781b      	ldrb	r3, [r3, #0]
 8000b2e:	89ba      	ldrh	r2, [r7, #12]
 8000b30:	4611      	mov	r1, r2
 8000b32:	4618      	mov	r0, r3
 8000b34:	f000 f83a 	bl	8000bac <set_reg__>
 8000b38:	4603      	mov	r3, r0
 8000b3a:	e001      	b.n	8000b40 <slave_resive_reg_data+0x38>
	return (uint16_t) err;
 8000b3c:	7bfb      	ldrb	r3, [r7, #15]
 8000b3e:	b29b      	uxth	r3, r3
}
 8000b40:	4618      	mov	r0, r3
 8000b42:	3710      	adds	r7, #16
 8000b44:	46bd      	mov	sp, r7
 8000b46:	bd80      	pop	{r7, pc}
 8000b48:	200001fa 	.word	0x200001fa

08000b4c <slave_respond_to_master>:

uint16_t slave_respond_to_master(SPI_HandleTypeDef *hspi)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b082      	sub	sp, #8
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	6078      	str	r0, [r7, #4]
	if (mod)
 8000b54:	4b08      	ldr	r3, [pc, #32]	; (8000b78 <slave_respond_to_master+0x2c>)
 8000b56:	781b      	ldrb	r3, [r3, #0]
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	d004      	beq.n	8000b66 <slave_respond_to_master+0x1a>
		return slave_resive_reg_data(hspi);
 8000b5c:	6878      	ldr	r0, [r7, #4]
 8000b5e:	f7ff ffd3 	bl	8000b08 <slave_resive_reg_data>
 8000b62:	4603      	mov	r3, r0
 8000b64:	e003      	b.n	8000b6e <slave_respond_to_master+0x22>
	else
		return slave_transimt_reg(hspi);
 8000b66:	6878      	ldr	r0, [r7, #4]
 8000b68:	f7ff ffb4 	bl	8000ad4 <slave_transimt_reg>
 8000b6c:	4603      	mov	r3, r0
}
 8000b6e:	4618      	mov	r0, r3
 8000b70:	3708      	adds	r7, #8
 8000b72:	46bd      	mov	sp, r7
 8000b74:	bd80      	pop	{r7, pc}
 8000b76:	bf00      	nop
 8000b78:	20000020 	.word	0x20000020

08000b7c <get_reg>:
/*----------------------------------------------------------------*/


/*--------------Function helpers----------------*/
static uint16_t get_reg(uint8_t adress)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	b083      	sub	sp, #12
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	4603      	mov	r3, r0
 8000b84:	71fb      	strb	r3, [r7, #7]
	if (adress >= 0 && adress <= 7)
 8000b86:	79fb      	ldrb	r3, [r7, #7]
 8000b88:	2b07      	cmp	r3, #7
 8000b8a:	d804      	bhi.n	8000b96 <get_reg+0x1a>
		return regs[adress];
 8000b8c:	79fb      	ldrb	r3, [r7, #7]
 8000b8e:	4a06      	ldr	r2, [pc, #24]	; (8000ba8 <get_reg+0x2c>)
 8000b90:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000b94:	e001      	b.n	8000b9a <get_reg+0x1e>
	return (uint16_t) WRONG_ADRESS;
 8000b96:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8000b9a:	4618      	mov	r0, r3
 8000b9c:	370c      	adds	r7, #12
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop
 8000ba8:	20000000 	.word	0x20000000

08000bac <set_reg__>:

static uint16_t set_reg__(uint8_t adress, uint16_t data)
{
 8000bac:	b480      	push	{r7}
 8000bae:	b085      	sub	sp, #20
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	4603      	mov	r3, r0
 8000bb4:	460a      	mov	r2, r1
 8000bb6:	71fb      	strb	r3, [r7, #7]
 8000bb8:	4613      	mov	r3, r2
 8000bba:	80bb      	strh	r3, [r7, #4]
	if (data & (~masks[adress])) {
 8000bbc:	88ba      	ldrh	r2, [r7, #4]
 8000bbe:	79fb      	ldrb	r3, [r7, #7]
 8000bc0:	490b      	ldr	r1, [pc, #44]	; (8000bf0 <set_reg__+0x44>)
 8000bc2:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000bc6:	43db      	mvns	r3, r3
 8000bc8:	4013      	ands	r3, r2
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d004      	beq.n	8000bd8 <set_reg__+0x2c>
		uint16_t err = (uint16_t) WRONG_VAL;
 8000bce:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8000bd2:	81fb      	strh	r3, [r7, #14]
		return err;
 8000bd4:	89fb      	ldrh	r3, [r7, #14]
 8000bd6:	e005      	b.n	8000be4 <set_reg__+0x38>
	}
	regs[adress] = data;
 8000bd8:	79fb      	ldrb	r3, [r7, #7]
 8000bda:	4906      	ldr	r1, [pc, #24]	; (8000bf4 <set_reg__+0x48>)
 8000bdc:	88ba      	ldrh	r2, [r7, #4]
 8000bde:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	return 0;
 8000be2:	2300      	movs	r3, #0
}
 8000be4:	4618      	mov	r0, r3
 8000be6:	3714      	adds	r7, #20
 8000be8:	46bd      	mov	sp, r7
 8000bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bee:	4770      	bx	lr
 8000bf0:	20000010 	.word	0x20000010
 8000bf4:	20000000 	.word	0x20000000

08000bf8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	b083      	sub	sp, #12
 8000bfc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000bfe:	4b0f      	ldr	r3, [pc, #60]	; (8000c3c <HAL_MspInit+0x44>)
 8000c00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c02:	4a0e      	ldr	r2, [pc, #56]	; (8000c3c <HAL_MspInit+0x44>)
 8000c04:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c08:	6413      	str	r3, [r2, #64]	; 0x40
 8000c0a:	4b0c      	ldr	r3, [pc, #48]	; (8000c3c <HAL_MspInit+0x44>)
 8000c0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c12:	607b      	str	r3, [r7, #4]
 8000c14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c16:	4b09      	ldr	r3, [pc, #36]	; (8000c3c <HAL_MspInit+0x44>)
 8000c18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c1a:	4a08      	ldr	r2, [pc, #32]	; (8000c3c <HAL_MspInit+0x44>)
 8000c1c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000c20:	6453      	str	r3, [r2, #68]	; 0x44
 8000c22:	4b06      	ldr	r3, [pc, #24]	; (8000c3c <HAL_MspInit+0x44>)
 8000c24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c26:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000c2a:	603b      	str	r3, [r7, #0]
 8000c2c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c2e:	bf00      	nop
 8000c30:	370c      	adds	r7, #12
 8000c32:	46bd      	mov	sp, r7
 8000c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c38:	4770      	bx	lr
 8000c3a:	bf00      	nop
 8000c3c:	40023800 	.word	0x40023800

08000c40 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b08c      	sub	sp, #48	; 0x30
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c48:	f107 031c 	add.w	r3, r7, #28
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	601a      	str	r2, [r3, #0]
 8000c50:	605a      	str	r2, [r3, #4]
 8000c52:	609a      	str	r2, [r3, #8]
 8000c54:	60da      	str	r2, [r3, #12]
 8000c56:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	4a45      	ldr	r2, [pc, #276]	; (8000d74 <HAL_SPI_MspInit+0x134>)
 8000c5e:	4293      	cmp	r3, r2
 8000c60:	d14e      	bne.n	8000d00 <HAL_SPI_MspInit+0xc0>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000c62:	4b45      	ldr	r3, [pc, #276]	; (8000d78 <HAL_SPI_MspInit+0x138>)
 8000c64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c66:	4a44      	ldr	r2, [pc, #272]	; (8000d78 <HAL_SPI_MspInit+0x138>)
 8000c68:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000c6c:	6413      	str	r3, [r2, #64]	; 0x40
 8000c6e:	4b42      	ldr	r3, [pc, #264]	; (8000d78 <HAL_SPI_MspInit+0x138>)
 8000c70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c72:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000c76:	61bb      	str	r3, [r7, #24]
 8000c78:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c7a:	4b3f      	ldr	r3, [pc, #252]	; (8000d78 <HAL_SPI_MspInit+0x138>)
 8000c7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c7e:	4a3e      	ldr	r2, [pc, #248]	; (8000d78 <HAL_SPI_MspInit+0x138>)
 8000c80:	f043 0301 	orr.w	r3, r3, #1
 8000c84:	6313      	str	r3, [r2, #48]	; 0x30
 8000c86:	4b3c      	ldr	r3, [pc, #240]	; (8000d78 <HAL_SPI_MspInit+0x138>)
 8000c88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c8a:	f003 0301 	and.w	r3, r3, #1
 8000c8e:	617b      	str	r3, [r7, #20]
 8000c90:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c92:	4b39      	ldr	r3, [pc, #228]	; (8000d78 <HAL_SPI_MspInit+0x138>)
 8000c94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c96:	4a38      	ldr	r2, [pc, #224]	; (8000d78 <HAL_SPI_MspInit+0x138>)
 8000c98:	f043 0302 	orr.w	r3, r3, #2
 8000c9c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c9e:	4b36      	ldr	r3, [pc, #216]	; (8000d78 <HAL_SPI_MspInit+0x138>)
 8000ca0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ca2:	f003 0302 	and.w	r3, r3, #2
 8000ca6:	613b      	str	r3, [r7, #16]
 8000ca8:	693b      	ldr	r3, [r7, #16]
    /**SPI2 GPIO Configuration
    PA12     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000caa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000cae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cb0:	2302      	movs	r3, #2
 8000cb2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cb8:	2303      	movs	r3, #3
 8000cba:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000cbc:	2305      	movs	r3, #5
 8000cbe:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cc0:	f107 031c 	add.w	r3, r7, #28
 8000cc4:	4619      	mov	r1, r3
 8000cc6:	482d      	ldr	r0, [pc, #180]	; (8000d7c <HAL_SPI_MspInit+0x13c>)
 8000cc8:	f000 fbd2 	bl	8001470 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8000ccc:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8000cd0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cd2:	2302      	movs	r3, #2
 8000cd4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cda:	2303      	movs	r3, #3
 8000cdc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000cde:	2305      	movs	r3, #5
 8000ce0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ce2:	f107 031c 	add.w	r3, r7, #28
 8000ce6:	4619      	mov	r1, r3
 8000ce8:	4825      	ldr	r0, [pc, #148]	; (8000d80 <HAL_SPI_MspInit+0x140>)
 8000cea:	f000 fbc1 	bl	8001470 <HAL_GPIO_Init>

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8000cee:	2200      	movs	r2, #0
 8000cf0:	2100      	movs	r1, #0
 8000cf2:	2024      	movs	r0, #36	; 0x24
 8000cf4:	f000 faf3 	bl	80012de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8000cf8:	2024      	movs	r0, #36	; 0x24
 8000cfa:	f000 fb0c 	bl	8001316 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }

}
 8000cfe:	e035      	b.n	8000d6c <HAL_SPI_MspInit+0x12c>
  else if(hspi->Instance==SPI5)
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	4a1f      	ldr	r2, [pc, #124]	; (8000d84 <HAL_SPI_MspInit+0x144>)
 8000d06:	4293      	cmp	r3, r2
 8000d08:	d130      	bne.n	8000d6c <HAL_SPI_MspInit+0x12c>
    __HAL_RCC_SPI5_CLK_ENABLE();
 8000d0a:	4b1b      	ldr	r3, [pc, #108]	; (8000d78 <HAL_SPI_MspInit+0x138>)
 8000d0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d0e:	4a1a      	ldr	r2, [pc, #104]	; (8000d78 <HAL_SPI_MspInit+0x138>)
 8000d10:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000d14:	6453      	str	r3, [r2, #68]	; 0x44
 8000d16:	4b18      	ldr	r3, [pc, #96]	; (8000d78 <HAL_SPI_MspInit+0x138>)
 8000d18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d1a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000d1e:	60fb      	str	r3, [r7, #12]
 8000d20:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000d22:	4b15      	ldr	r3, [pc, #84]	; (8000d78 <HAL_SPI_MspInit+0x138>)
 8000d24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d26:	4a14      	ldr	r2, [pc, #80]	; (8000d78 <HAL_SPI_MspInit+0x138>)
 8000d28:	f043 0320 	orr.w	r3, r3, #32
 8000d2c:	6313      	str	r3, [r2, #48]	; 0x30
 8000d2e:	4b12      	ldr	r3, [pc, #72]	; (8000d78 <HAL_SPI_MspInit+0x138>)
 8000d30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d32:	f003 0320 	and.w	r3, r3, #32
 8000d36:	60bb      	str	r3, [r7, #8]
 8000d38:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9|GPIO_PIN_8;
 8000d3a:	f44f 7360 	mov.w	r3, #896	; 0x380
 8000d3e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d40:	2302      	movs	r3, #2
 8000d42:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d44:	2300      	movs	r3, #0
 8000d46:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d48:	2303      	movs	r3, #3
 8000d4a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8000d4c:	2305      	movs	r3, #5
 8000d4e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000d50:	f107 031c 	add.w	r3, r7, #28
 8000d54:	4619      	mov	r1, r3
 8000d56:	480c      	ldr	r0, [pc, #48]	; (8000d88 <HAL_SPI_MspInit+0x148>)
 8000d58:	f000 fb8a 	bl	8001470 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(SPI5_IRQn, 0, 0);
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	2100      	movs	r1, #0
 8000d60:	2055      	movs	r0, #85	; 0x55
 8000d62:	f000 fabc 	bl	80012de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI5_IRQn);
 8000d66:	2055      	movs	r0, #85	; 0x55
 8000d68:	f000 fad5 	bl	8001316 <HAL_NVIC_EnableIRQ>
}
 8000d6c:	bf00      	nop
 8000d6e:	3730      	adds	r7, #48	; 0x30
 8000d70:	46bd      	mov	sp, r7
 8000d72:	bd80      	pop	{r7, pc}
 8000d74:	40003800 	.word	0x40003800
 8000d78:	40023800 	.word	0x40023800
 8000d7c:	40020000 	.word	0x40020000
 8000d80:	40020400 	.word	0x40020400
 8000d84:	40015000 	.word	0x40015000
 8000d88:	40021400 	.word	0x40021400

08000d8c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b0ae      	sub	sp, #184	; 0xb8
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d94:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000d98:	2200      	movs	r2, #0
 8000d9a:	601a      	str	r2, [r3, #0]
 8000d9c:	605a      	str	r2, [r3, #4]
 8000d9e:	609a      	str	r2, [r3, #8]
 8000da0:	60da      	str	r2, [r3, #12]
 8000da2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000da4:	f107 0314 	add.w	r3, r7, #20
 8000da8:	2290      	movs	r2, #144	; 0x90
 8000daa:	2100      	movs	r1, #0
 8000dac:	4618      	mov	r0, r3
 8000dae:	f004 f87d 	bl	8004eac <memset>
  if(huart->Instance==USART1)
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	4a25      	ldr	r2, [pc, #148]	; (8000e4c <HAL_UART_MspInit+0xc0>)
 8000db8:	4293      	cmp	r3, r2
 8000dba:	d142      	bne.n	8000e42 <HAL_UART_MspInit+0xb6>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000dbc:	2340      	movs	r3, #64	; 0x40
 8000dbe:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	65bb      	str	r3, [r7, #88]	; 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000dc4:	f107 0314 	add.w	r3, r7, #20
 8000dc8:	4618      	mov	r0, r3
 8000dca:	f001 f991 	bl	80020f0 <HAL_RCCEx_PeriphCLKConfig>
 8000dce:	4603      	mov	r3, r0
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d001      	beq.n	8000dd8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000dd4:	f7ff fe1c 	bl	8000a10 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000dd8:	4b1d      	ldr	r3, [pc, #116]	; (8000e50 <HAL_UART_MspInit+0xc4>)
 8000dda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ddc:	4a1c      	ldr	r2, [pc, #112]	; (8000e50 <HAL_UART_MspInit+0xc4>)
 8000dde:	f043 0310 	orr.w	r3, r3, #16
 8000de2:	6453      	str	r3, [r2, #68]	; 0x44
 8000de4:	4b1a      	ldr	r3, [pc, #104]	; (8000e50 <HAL_UART_MspInit+0xc4>)
 8000de6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000de8:	f003 0310 	and.w	r3, r3, #16
 8000dec:	613b      	str	r3, [r7, #16]
 8000dee:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000df0:	4b17      	ldr	r3, [pc, #92]	; (8000e50 <HAL_UART_MspInit+0xc4>)
 8000df2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000df4:	4a16      	ldr	r2, [pc, #88]	; (8000e50 <HAL_UART_MspInit+0xc4>)
 8000df6:	f043 0302 	orr.w	r3, r3, #2
 8000dfa:	6313      	str	r3, [r2, #48]	; 0x30
 8000dfc:	4b14      	ldr	r3, [pc, #80]	; (8000e50 <HAL_UART_MspInit+0xc4>)
 8000dfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e00:	f003 0302 	and.w	r3, r3, #2
 8000e04:	60fb      	str	r3, [r7, #12]
 8000e06:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 8000e08:	23c0      	movs	r3, #192	; 0xc0
 8000e0a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e0e:	2302      	movs	r3, #2
 8000e10:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e14:	2300      	movs	r3, #0
 8000e16:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e1a:	2303      	movs	r3, #3
 8000e1c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000e20:	2307      	movs	r3, #7
 8000e22:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e26:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000e2a:	4619      	mov	r1, r3
 8000e2c:	4809      	ldr	r0, [pc, #36]	; (8000e54 <HAL_UART_MspInit+0xc8>)
 8000e2e:	f000 fb1f 	bl	8001470 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000e32:	2200      	movs	r2, #0
 8000e34:	2100      	movs	r1, #0
 8000e36:	2025      	movs	r0, #37	; 0x25
 8000e38:	f000 fa51 	bl	80012de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000e3c:	2025      	movs	r0, #37	; 0x25
 8000e3e:	f000 fa6a 	bl	8001316 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000e42:	bf00      	nop
 8000e44:	37b8      	adds	r7, #184	; 0xb8
 8000e46:	46bd      	mov	sp, r7
 8000e48:	bd80      	pop	{r7, pc}
 8000e4a:	bf00      	nop
 8000e4c:	40011000 	.word	0x40011000
 8000e50:	40023800 	.word	0x40023800
 8000e54:	40020400 	.word	0x40020400

08000e58 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e58:	b480      	push	{r7}
 8000e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000e5c:	e7fe      	b.n	8000e5c <NMI_Handler+0x4>

08000e5e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e5e:	b480      	push	{r7}
 8000e60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e62:	e7fe      	b.n	8000e62 <HardFault_Handler+0x4>

08000e64 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e64:	b480      	push	{r7}
 8000e66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e68:	e7fe      	b.n	8000e68 <MemManage_Handler+0x4>

08000e6a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e6a:	b480      	push	{r7}
 8000e6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e6e:	e7fe      	b.n	8000e6e <BusFault_Handler+0x4>

08000e70 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e70:	b480      	push	{r7}
 8000e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e74:	e7fe      	b.n	8000e74 <UsageFault_Handler+0x4>

08000e76 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e76:	b480      	push	{r7}
 8000e78:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e7a:	bf00      	nop
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e82:	4770      	bx	lr

08000e84 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e84:	b480      	push	{r7}
 8000e86:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e88:	bf00      	nop
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e90:	4770      	bx	lr

08000e92 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e92:	b480      	push	{r7}
 8000e94:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e96:	bf00      	nop
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9e:	4770      	bx	lr

08000ea0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ea4:	f000 f920 	bl	80010e8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ea8:	bf00      	nop
 8000eaa:	bd80      	pop	{r7, pc}

08000eac <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8000eb0:	4802      	ldr	r0, [pc, #8]	; (8000ebc <SPI2_IRQHandler+0x10>)
 8000eb2:	f002 f9c1 	bl	8003238 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8000eb6:	bf00      	nop
 8000eb8:	bd80      	pop	{r7, pc}
 8000eba:	bf00      	nop
 8000ebc:	200000a8 	.word	0x200000a8

08000ec0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000ec4:	4802      	ldr	r0, [pc, #8]	; (8000ed0 <USART1_IRQHandler+0x10>)
 8000ec6:	f002 fe19 	bl	8003afc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000eca:	bf00      	nop
 8000ecc:	bd80      	pop	{r7, pc}
 8000ece:	bf00      	nop
 8000ed0:	20000170 	.word	0x20000170

08000ed4 <SPI5_IRQHandler>:

/**
  * @brief This function handles SPI5 global interrupt.
  */
void SPI5_IRQHandler(void)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI5_IRQn 0 */

  /* USER CODE END SPI5_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi5);
 8000ed8:	4802      	ldr	r0, [pc, #8]	; (8000ee4 <SPI5_IRQHandler+0x10>)
 8000eda:	f002 f9ad 	bl	8003238 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI5_IRQn 1 */

  /* USER CODE END SPI5_IRQn 1 */
}
 8000ede:	bf00      	nop
 8000ee0:	bd80      	pop	{r7, pc}
 8000ee2:	bf00      	nop
 8000ee4:	2000010c 	.word	0x2000010c

08000ee8 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b086      	sub	sp, #24
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	60f8      	str	r0, [r7, #12]
 8000ef0:	60b9      	str	r1, [r7, #8]
 8000ef2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	617b      	str	r3, [r7, #20]
 8000ef8:	e00a      	b.n	8000f10 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000efa:	f3af 8000 	nop.w
 8000efe:	4601      	mov	r1, r0
 8000f00:	68bb      	ldr	r3, [r7, #8]
 8000f02:	1c5a      	adds	r2, r3, #1
 8000f04:	60ba      	str	r2, [r7, #8]
 8000f06:	b2ca      	uxtb	r2, r1
 8000f08:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f0a:	697b      	ldr	r3, [r7, #20]
 8000f0c:	3301      	adds	r3, #1
 8000f0e:	617b      	str	r3, [r7, #20]
 8000f10:	697a      	ldr	r2, [r7, #20]
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	429a      	cmp	r2, r3
 8000f16:	dbf0      	blt.n	8000efa <_read+0x12>
  }

  return len;
 8000f18:	687b      	ldr	r3, [r7, #4]
}
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	3718      	adds	r7, #24
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bd80      	pop	{r7, pc}

08000f22 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000f22:	b480      	push	{r7}
 8000f24:	b083      	sub	sp, #12
 8000f26:	af00      	add	r7, sp, #0
 8000f28:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000f2a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000f2e:	4618      	mov	r0, r3
 8000f30:	370c      	adds	r7, #12
 8000f32:	46bd      	mov	sp, r7
 8000f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f38:	4770      	bx	lr

08000f3a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000f3a:	b480      	push	{r7}
 8000f3c:	b083      	sub	sp, #12
 8000f3e:	af00      	add	r7, sp, #0
 8000f40:	6078      	str	r0, [r7, #4]
 8000f42:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000f44:	683b      	ldr	r3, [r7, #0]
 8000f46:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000f4a:	605a      	str	r2, [r3, #4]
  return 0;
 8000f4c:	2300      	movs	r3, #0
}
 8000f4e:	4618      	mov	r0, r3
 8000f50:	370c      	adds	r7, #12
 8000f52:	46bd      	mov	sp, r7
 8000f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f58:	4770      	bx	lr

08000f5a <_isatty>:

int _isatty(int file)
{
 8000f5a:	b480      	push	{r7}
 8000f5c:	b083      	sub	sp, #12
 8000f5e:	af00      	add	r7, sp, #0
 8000f60:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000f62:	2301      	movs	r3, #1
}
 8000f64:	4618      	mov	r0, r3
 8000f66:	370c      	adds	r7, #12
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6e:	4770      	bx	lr

08000f70 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000f70:	b480      	push	{r7}
 8000f72:	b085      	sub	sp, #20
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	60f8      	str	r0, [r7, #12]
 8000f78:	60b9      	str	r1, [r7, #8]
 8000f7a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000f7c:	2300      	movs	r3, #0
}
 8000f7e:	4618      	mov	r0, r3
 8000f80:	3714      	adds	r7, #20
 8000f82:	46bd      	mov	sp, r7
 8000f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f88:	4770      	bx	lr
	...

08000f8c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b086      	sub	sp, #24
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f94:	4a14      	ldr	r2, [pc, #80]	; (8000fe8 <_sbrk+0x5c>)
 8000f96:	4b15      	ldr	r3, [pc, #84]	; (8000fec <_sbrk+0x60>)
 8000f98:	1ad3      	subs	r3, r2, r3
 8000f9a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f9c:	697b      	ldr	r3, [r7, #20]
 8000f9e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000fa0:	4b13      	ldr	r3, [pc, #76]	; (8000ff0 <_sbrk+0x64>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d102      	bne.n	8000fae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000fa8:	4b11      	ldr	r3, [pc, #68]	; (8000ff0 <_sbrk+0x64>)
 8000faa:	4a12      	ldr	r2, [pc, #72]	; (8000ff4 <_sbrk+0x68>)
 8000fac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000fae:	4b10      	ldr	r3, [pc, #64]	; (8000ff0 <_sbrk+0x64>)
 8000fb0:	681a      	ldr	r2, [r3, #0]
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	4413      	add	r3, r2
 8000fb6:	693a      	ldr	r2, [r7, #16]
 8000fb8:	429a      	cmp	r2, r3
 8000fba:	d207      	bcs.n	8000fcc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000fbc:	f003 ffc4 	bl	8004f48 <__errno>
 8000fc0:	4603      	mov	r3, r0
 8000fc2:	220c      	movs	r2, #12
 8000fc4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000fc6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000fca:	e009      	b.n	8000fe0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000fcc:	4b08      	ldr	r3, [pc, #32]	; (8000ff0 <_sbrk+0x64>)
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000fd2:	4b07      	ldr	r3, [pc, #28]	; (8000ff0 <_sbrk+0x64>)
 8000fd4:	681a      	ldr	r2, [r3, #0]
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	4413      	add	r3, r2
 8000fda:	4a05      	ldr	r2, [pc, #20]	; (8000ff0 <_sbrk+0x64>)
 8000fdc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000fde:	68fb      	ldr	r3, [r7, #12]
}
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	3718      	adds	r7, #24
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bd80      	pop	{r7, pc}
 8000fe8:	20080000 	.word	0x20080000
 8000fec:	00000400 	.word	0x00000400
 8000ff0:	200001fc 	.word	0x200001fc
 8000ff4:	20000350 	.word	0x20000350

08000ff8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ff8:	b480      	push	{r7}
 8000ffa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000ffc:	4b06      	ldr	r3, [pc, #24]	; (8001018 <SystemInit+0x20>)
 8000ffe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001002:	4a05      	ldr	r2, [pc, #20]	; (8001018 <SystemInit+0x20>)
 8001004:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001008:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800100c:	bf00      	nop
 800100e:	46bd      	mov	sp, r7
 8001010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001014:	4770      	bx	lr
 8001016:	bf00      	nop
 8001018:	e000ed00 	.word	0xe000ed00

0800101c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800101c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001054 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001020:	480d      	ldr	r0, [pc, #52]	; (8001058 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001022:	490e      	ldr	r1, [pc, #56]	; (800105c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001024:	4a0e      	ldr	r2, [pc, #56]	; (8001060 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001026:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001028:	e002      	b.n	8001030 <LoopCopyDataInit>

0800102a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800102a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800102c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800102e:	3304      	adds	r3, #4

08001030 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001030:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001032:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001034:	d3f9      	bcc.n	800102a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001036:	4a0b      	ldr	r2, [pc, #44]	; (8001064 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001038:	4c0b      	ldr	r4, [pc, #44]	; (8001068 <LoopFillZerobss+0x26>)
  movs r3, #0
 800103a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800103c:	e001      	b.n	8001042 <LoopFillZerobss>

0800103e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800103e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001040:	3204      	adds	r2, #4

08001042 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001042:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001044:	d3fb      	bcc.n	800103e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001046:	f7ff ffd7 	bl	8000ff8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800104a:	f003 ff83 	bl	8004f54 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800104e:	f7ff fb21 	bl	8000694 <main>
  bx  lr    
 8001052:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001054:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8001058:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800105c:	2000008c 	.word	0x2000008c
  ldr r2, =_sidata
 8001060:	08005ac0 	.word	0x08005ac0
  ldr r2, =_sbss
 8001064:	2000008c 	.word	0x2000008c
  ldr r4, =_ebss
 8001068:	20000350 	.word	0x20000350

0800106c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800106c:	e7fe      	b.n	800106c <ADC_IRQHandler>

0800106e <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800106e:	b580      	push	{r7, lr}
 8001070:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001072:	2003      	movs	r0, #3
 8001074:	f000 f928 	bl	80012c8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001078:	200f      	movs	r0, #15
 800107a:	f000 f805 	bl	8001088 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800107e:	f7ff fdbb 	bl	8000bf8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001082:	2300      	movs	r3, #0
}
 8001084:	4618      	mov	r0, r3
 8001086:	bd80      	pop	{r7, pc}

08001088 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b082      	sub	sp, #8
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001090:	4b12      	ldr	r3, [pc, #72]	; (80010dc <HAL_InitTick+0x54>)
 8001092:	681a      	ldr	r2, [r3, #0]
 8001094:	4b12      	ldr	r3, [pc, #72]	; (80010e0 <HAL_InitTick+0x58>)
 8001096:	781b      	ldrb	r3, [r3, #0]
 8001098:	4619      	mov	r1, r3
 800109a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800109e:	fbb3 f3f1 	udiv	r3, r3, r1
 80010a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80010a6:	4618      	mov	r0, r3
 80010a8:	f000 f943 	bl	8001332 <HAL_SYSTICK_Config>
 80010ac:	4603      	mov	r3, r0
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d001      	beq.n	80010b6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80010b2:	2301      	movs	r3, #1
 80010b4:	e00e      	b.n	80010d4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	2b0f      	cmp	r3, #15
 80010ba:	d80a      	bhi.n	80010d2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80010bc:	2200      	movs	r2, #0
 80010be:	6879      	ldr	r1, [r7, #4]
 80010c0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80010c4:	f000 f90b 	bl	80012de <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80010c8:	4a06      	ldr	r2, [pc, #24]	; (80010e4 <HAL_InitTick+0x5c>)
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80010ce:	2300      	movs	r3, #0
 80010d0:	e000      	b.n	80010d4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80010d2:	2301      	movs	r3, #1
}
 80010d4:	4618      	mov	r0, r3
 80010d6:	3708      	adds	r7, #8
 80010d8:	46bd      	mov	sp, r7
 80010da:	bd80      	pop	{r7, pc}
 80010dc:	20000024 	.word	0x20000024
 80010e0:	2000002c 	.word	0x2000002c
 80010e4:	20000028 	.word	0x20000028

080010e8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80010e8:	b480      	push	{r7}
 80010ea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80010ec:	4b06      	ldr	r3, [pc, #24]	; (8001108 <HAL_IncTick+0x20>)
 80010ee:	781b      	ldrb	r3, [r3, #0]
 80010f0:	461a      	mov	r2, r3
 80010f2:	4b06      	ldr	r3, [pc, #24]	; (800110c <HAL_IncTick+0x24>)
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	4413      	add	r3, r2
 80010f8:	4a04      	ldr	r2, [pc, #16]	; (800110c <HAL_IncTick+0x24>)
 80010fa:	6013      	str	r3, [r2, #0]
}
 80010fc:	bf00      	nop
 80010fe:	46bd      	mov	sp, r7
 8001100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001104:	4770      	bx	lr
 8001106:	bf00      	nop
 8001108:	2000002c 	.word	0x2000002c
 800110c:	20000200 	.word	0x20000200

08001110 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001110:	b480      	push	{r7}
 8001112:	af00      	add	r7, sp, #0
  return uwTick;
 8001114:	4b03      	ldr	r3, [pc, #12]	; (8001124 <HAL_GetTick+0x14>)
 8001116:	681b      	ldr	r3, [r3, #0]
}
 8001118:	4618      	mov	r0, r3
 800111a:	46bd      	mov	sp, r7
 800111c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001120:	4770      	bx	lr
 8001122:	bf00      	nop
 8001124:	20000200 	.word	0x20000200

08001128 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001128:	b480      	push	{r7}
 800112a:	b085      	sub	sp, #20
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	f003 0307 	and.w	r3, r3, #7
 8001136:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001138:	4b0b      	ldr	r3, [pc, #44]	; (8001168 <__NVIC_SetPriorityGrouping+0x40>)
 800113a:	68db      	ldr	r3, [r3, #12]
 800113c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800113e:	68ba      	ldr	r2, [r7, #8]
 8001140:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001144:	4013      	ands	r3, r2
 8001146:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800114c:	68bb      	ldr	r3, [r7, #8]
 800114e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001150:	4b06      	ldr	r3, [pc, #24]	; (800116c <__NVIC_SetPriorityGrouping+0x44>)
 8001152:	4313      	orrs	r3, r2
 8001154:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001156:	4a04      	ldr	r2, [pc, #16]	; (8001168 <__NVIC_SetPriorityGrouping+0x40>)
 8001158:	68bb      	ldr	r3, [r7, #8]
 800115a:	60d3      	str	r3, [r2, #12]
}
 800115c:	bf00      	nop
 800115e:	3714      	adds	r7, #20
 8001160:	46bd      	mov	sp, r7
 8001162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001166:	4770      	bx	lr
 8001168:	e000ed00 	.word	0xe000ed00
 800116c:	05fa0000 	.word	0x05fa0000

08001170 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001170:	b480      	push	{r7}
 8001172:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001174:	4b04      	ldr	r3, [pc, #16]	; (8001188 <__NVIC_GetPriorityGrouping+0x18>)
 8001176:	68db      	ldr	r3, [r3, #12]
 8001178:	0a1b      	lsrs	r3, r3, #8
 800117a:	f003 0307 	and.w	r3, r3, #7
}
 800117e:	4618      	mov	r0, r3
 8001180:	46bd      	mov	sp, r7
 8001182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001186:	4770      	bx	lr
 8001188:	e000ed00 	.word	0xe000ed00

0800118c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800118c:	b480      	push	{r7}
 800118e:	b083      	sub	sp, #12
 8001190:	af00      	add	r7, sp, #0
 8001192:	4603      	mov	r3, r0
 8001194:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001196:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800119a:	2b00      	cmp	r3, #0
 800119c:	db0b      	blt.n	80011b6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800119e:	79fb      	ldrb	r3, [r7, #7]
 80011a0:	f003 021f 	and.w	r2, r3, #31
 80011a4:	4907      	ldr	r1, [pc, #28]	; (80011c4 <__NVIC_EnableIRQ+0x38>)
 80011a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011aa:	095b      	lsrs	r3, r3, #5
 80011ac:	2001      	movs	r0, #1
 80011ae:	fa00 f202 	lsl.w	r2, r0, r2
 80011b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80011b6:	bf00      	nop
 80011b8:	370c      	adds	r7, #12
 80011ba:	46bd      	mov	sp, r7
 80011bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c0:	4770      	bx	lr
 80011c2:	bf00      	nop
 80011c4:	e000e100 	.word	0xe000e100

080011c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80011c8:	b480      	push	{r7}
 80011ca:	b083      	sub	sp, #12
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	4603      	mov	r3, r0
 80011d0:	6039      	str	r1, [r7, #0]
 80011d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011d8:	2b00      	cmp	r3, #0
 80011da:	db0a      	blt.n	80011f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011dc:	683b      	ldr	r3, [r7, #0]
 80011de:	b2da      	uxtb	r2, r3
 80011e0:	490c      	ldr	r1, [pc, #48]	; (8001214 <__NVIC_SetPriority+0x4c>)
 80011e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011e6:	0112      	lsls	r2, r2, #4
 80011e8:	b2d2      	uxtb	r2, r2
 80011ea:	440b      	add	r3, r1
 80011ec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80011f0:	e00a      	b.n	8001208 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011f2:	683b      	ldr	r3, [r7, #0]
 80011f4:	b2da      	uxtb	r2, r3
 80011f6:	4908      	ldr	r1, [pc, #32]	; (8001218 <__NVIC_SetPriority+0x50>)
 80011f8:	79fb      	ldrb	r3, [r7, #7]
 80011fa:	f003 030f 	and.w	r3, r3, #15
 80011fe:	3b04      	subs	r3, #4
 8001200:	0112      	lsls	r2, r2, #4
 8001202:	b2d2      	uxtb	r2, r2
 8001204:	440b      	add	r3, r1
 8001206:	761a      	strb	r2, [r3, #24]
}
 8001208:	bf00      	nop
 800120a:	370c      	adds	r7, #12
 800120c:	46bd      	mov	sp, r7
 800120e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001212:	4770      	bx	lr
 8001214:	e000e100 	.word	0xe000e100
 8001218:	e000ed00 	.word	0xe000ed00

0800121c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800121c:	b480      	push	{r7}
 800121e:	b089      	sub	sp, #36	; 0x24
 8001220:	af00      	add	r7, sp, #0
 8001222:	60f8      	str	r0, [r7, #12]
 8001224:	60b9      	str	r1, [r7, #8]
 8001226:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	f003 0307 	and.w	r3, r3, #7
 800122e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001230:	69fb      	ldr	r3, [r7, #28]
 8001232:	f1c3 0307 	rsb	r3, r3, #7
 8001236:	2b04      	cmp	r3, #4
 8001238:	bf28      	it	cs
 800123a:	2304      	movcs	r3, #4
 800123c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800123e:	69fb      	ldr	r3, [r7, #28]
 8001240:	3304      	adds	r3, #4
 8001242:	2b06      	cmp	r3, #6
 8001244:	d902      	bls.n	800124c <NVIC_EncodePriority+0x30>
 8001246:	69fb      	ldr	r3, [r7, #28]
 8001248:	3b03      	subs	r3, #3
 800124a:	e000      	b.n	800124e <NVIC_EncodePriority+0x32>
 800124c:	2300      	movs	r3, #0
 800124e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001250:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001254:	69bb      	ldr	r3, [r7, #24]
 8001256:	fa02 f303 	lsl.w	r3, r2, r3
 800125a:	43da      	mvns	r2, r3
 800125c:	68bb      	ldr	r3, [r7, #8]
 800125e:	401a      	ands	r2, r3
 8001260:	697b      	ldr	r3, [r7, #20]
 8001262:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001264:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001268:	697b      	ldr	r3, [r7, #20]
 800126a:	fa01 f303 	lsl.w	r3, r1, r3
 800126e:	43d9      	mvns	r1, r3
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001274:	4313      	orrs	r3, r2
         );
}
 8001276:	4618      	mov	r0, r3
 8001278:	3724      	adds	r7, #36	; 0x24
 800127a:	46bd      	mov	sp, r7
 800127c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001280:	4770      	bx	lr
	...

08001284 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b082      	sub	sp, #8
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	3b01      	subs	r3, #1
 8001290:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001294:	d301      	bcc.n	800129a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001296:	2301      	movs	r3, #1
 8001298:	e00f      	b.n	80012ba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800129a:	4a0a      	ldr	r2, [pc, #40]	; (80012c4 <SysTick_Config+0x40>)
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	3b01      	subs	r3, #1
 80012a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80012a2:	210f      	movs	r1, #15
 80012a4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80012a8:	f7ff ff8e 	bl	80011c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80012ac:	4b05      	ldr	r3, [pc, #20]	; (80012c4 <SysTick_Config+0x40>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80012b2:	4b04      	ldr	r3, [pc, #16]	; (80012c4 <SysTick_Config+0x40>)
 80012b4:	2207      	movs	r2, #7
 80012b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80012b8:	2300      	movs	r3, #0
}
 80012ba:	4618      	mov	r0, r3
 80012bc:	3708      	adds	r7, #8
 80012be:	46bd      	mov	sp, r7
 80012c0:	bd80      	pop	{r7, pc}
 80012c2:	bf00      	nop
 80012c4:	e000e010 	.word	0xe000e010

080012c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b082      	sub	sp, #8
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80012d0:	6878      	ldr	r0, [r7, #4]
 80012d2:	f7ff ff29 	bl	8001128 <__NVIC_SetPriorityGrouping>
}
 80012d6:	bf00      	nop
 80012d8:	3708      	adds	r7, #8
 80012da:	46bd      	mov	sp, r7
 80012dc:	bd80      	pop	{r7, pc}

080012de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80012de:	b580      	push	{r7, lr}
 80012e0:	b086      	sub	sp, #24
 80012e2:	af00      	add	r7, sp, #0
 80012e4:	4603      	mov	r3, r0
 80012e6:	60b9      	str	r1, [r7, #8]
 80012e8:	607a      	str	r2, [r7, #4]
 80012ea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80012ec:	2300      	movs	r3, #0
 80012ee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80012f0:	f7ff ff3e 	bl	8001170 <__NVIC_GetPriorityGrouping>
 80012f4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80012f6:	687a      	ldr	r2, [r7, #4]
 80012f8:	68b9      	ldr	r1, [r7, #8]
 80012fa:	6978      	ldr	r0, [r7, #20]
 80012fc:	f7ff ff8e 	bl	800121c <NVIC_EncodePriority>
 8001300:	4602      	mov	r2, r0
 8001302:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001306:	4611      	mov	r1, r2
 8001308:	4618      	mov	r0, r3
 800130a:	f7ff ff5d 	bl	80011c8 <__NVIC_SetPriority>
}
 800130e:	bf00      	nop
 8001310:	3718      	adds	r7, #24
 8001312:	46bd      	mov	sp, r7
 8001314:	bd80      	pop	{r7, pc}

08001316 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001316:	b580      	push	{r7, lr}
 8001318:	b082      	sub	sp, #8
 800131a:	af00      	add	r7, sp, #0
 800131c:	4603      	mov	r3, r0
 800131e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001320:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001324:	4618      	mov	r0, r3
 8001326:	f7ff ff31 	bl	800118c <__NVIC_EnableIRQ>
}
 800132a:	bf00      	nop
 800132c:	3708      	adds	r7, #8
 800132e:	46bd      	mov	sp, r7
 8001330:	bd80      	pop	{r7, pc}

08001332 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001332:	b580      	push	{r7, lr}
 8001334:	b082      	sub	sp, #8
 8001336:	af00      	add	r7, sp, #0
 8001338:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800133a:	6878      	ldr	r0, [r7, #4]
 800133c:	f7ff ffa2 	bl	8001284 <SysTick_Config>
 8001340:	4603      	mov	r3, r0
}
 8001342:	4618      	mov	r0, r3
 8001344:	3708      	adds	r7, #8
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}

0800134a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800134a:	b580      	push	{r7, lr}
 800134c:	b084      	sub	sp, #16
 800134e:	af00      	add	r7, sp, #0
 8001350:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001356:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001358:	f7ff feda 	bl	8001110 <HAL_GetTick>
 800135c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001364:	b2db      	uxtb	r3, r3
 8001366:	2b02      	cmp	r3, #2
 8001368:	d008      	beq.n	800137c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	2280      	movs	r2, #128	; 0x80
 800136e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	2200      	movs	r2, #0
 8001374:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001378:	2301      	movs	r3, #1
 800137a:	e052      	b.n	8001422 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	681a      	ldr	r2, [r3, #0]
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	f022 0216 	bic.w	r2, r2, #22
 800138a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	695a      	ldr	r2, [r3, #20]
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800139a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d103      	bne.n	80013ac <HAL_DMA_Abort+0x62>
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d007      	beq.n	80013bc <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	681a      	ldr	r2, [r3, #0]
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	f022 0208 	bic.w	r2, r2, #8
 80013ba:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	681a      	ldr	r2, [r3, #0]
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	f022 0201 	bic.w	r2, r2, #1
 80013ca:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80013cc:	e013      	b.n	80013f6 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80013ce:	f7ff fe9f 	bl	8001110 <HAL_GetTick>
 80013d2:	4602      	mov	r2, r0
 80013d4:	68bb      	ldr	r3, [r7, #8]
 80013d6:	1ad3      	subs	r3, r2, r3
 80013d8:	2b05      	cmp	r3, #5
 80013da:	d90c      	bls.n	80013f6 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	2220      	movs	r2, #32
 80013e0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	2203      	movs	r2, #3
 80013e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	2200      	movs	r2, #0
 80013ee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 80013f2:	2303      	movs	r3, #3
 80013f4:	e015      	b.n	8001422 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	f003 0301 	and.w	r3, r3, #1
 8001400:	2b00      	cmp	r3, #0
 8001402:	d1e4      	bne.n	80013ce <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001408:	223f      	movs	r2, #63	; 0x3f
 800140a:	409a      	lsls	r2, r3
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	2201      	movs	r2, #1
 8001414:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	2200      	movs	r2, #0
 800141c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 8001420:	2300      	movs	r3, #0
}
 8001422:	4618      	mov	r0, r3
 8001424:	3710      	adds	r7, #16
 8001426:	46bd      	mov	sp, r7
 8001428:	bd80      	pop	{r7, pc}

0800142a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800142a:	b480      	push	{r7}
 800142c:	b083      	sub	sp, #12
 800142e:	af00      	add	r7, sp, #0
 8001430:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001438:	b2db      	uxtb	r3, r3
 800143a:	2b02      	cmp	r3, #2
 800143c:	d004      	beq.n	8001448 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	2280      	movs	r2, #128	; 0x80
 8001442:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001444:	2301      	movs	r3, #1
 8001446:	e00c      	b.n	8001462 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	2205      	movs	r2, #5
 800144c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	681a      	ldr	r2, [r3, #0]
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	f022 0201 	bic.w	r2, r2, #1
 800145e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001460:	2300      	movs	r3, #0
}
 8001462:	4618      	mov	r0, r3
 8001464:	370c      	adds	r7, #12
 8001466:	46bd      	mov	sp, r7
 8001468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146c:	4770      	bx	lr
	...

08001470 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001470:	b480      	push	{r7}
 8001472:	b089      	sub	sp, #36	; 0x24
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
 8001478:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800147a:	2300      	movs	r3, #0
 800147c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800147e:	2300      	movs	r3, #0
 8001480:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001482:	2300      	movs	r3, #0
 8001484:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8001486:	2300      	movs	r3, #0
 8001488:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800148a:	2300      	movs	r3, #0
 800148c:	61fb      	str	r3, [r7, #28]
 800148e:	e175      	b.n	800177c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001490:	2201      	movs	r2, #1
 8001492:	69fb      	ldr	r3, [r7, #28]
 8001494:	fa02 f303 	lsl.w	r3, r2, r3
 8001498:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800149a:	683b      	ldr	r3, [r7, #0]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	697a      	ldr	r2, [r7, #20]
 80014a0:	4013      	ands	r3, r2
 80014a2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80014a4:	693a      	ldr	r2, [r7, #16]
 80014a6:	697b      	ldr	r3, [r7, #20]
 80014a8:	429a      	cmp	r2, r3
 80014aa:	f040 8164 	bne.w	8001776 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80014ae:	683b      	ldr	r3, [r7, #0]
 80014b0:	685b      	ldr	r3, [r3, #4]
 80014b2:	f003 0303 	and.w	r3, r3, #3
 80014b6:	2b01      	cmp	r3, #1
 80014b8:	d005      	beq.n	80014c6 <HAL_GPIO_Init+0x56>
 80014ba:	683b      	ldr	r3, [r7, #0]
 80014bc:	685b      	ldr	r3, [r3, #4]
 80014be:	f003 0303 	and.w	r3, r3, #3
 80014c2:	2b02      	cmp	r3, #2
 80014c4:	d130      	bne.n	8001528 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	689b      	ldr	r3, [r3, #8]
 80014ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80014cc:	69fb      	ldr	r3, [r7, #28]
 80014ce:	005b      	lsls	r3, r3, #1
 80014d0:	2203      	movs	r2, #3
 80014d2:	fa02 f303 	lsl.w	r3, r2, r3
 80014d6:	43db      	mvns	r3, r3
 80014d8:	69ba      	ldr	r2, [r7, #24]
 80014da:	4013      	ands	r3, r2
 80014dc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80014de:	683b      	ldr	r3, [r7, #0]
 80014e0:	68da      	ldr	r2, [r3, #12]
 80014e2:	69fb      	ldr	r3, [r7, #28]
 80014e4:	005b      	lsls	r3, r3, #1
 80014e6:	fa02 f303 	lsl.w	r3, r2, r3
 80014ea:	69ba      	ldr	r2, [r7, #24]
 80014ec:	4313      	orrs	r3, r2
 80014ee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	69ba      	ldr	r2, [r7, #24]
 80014f4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	685b      	ldr	r3, [r3, #4]
 80014fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80014fc:	2201      	movs	r2, #1
 80014fe:	69fb      	ldr	r3, [r7, #28]
 8001500:	fa02 f303 	lsl.w	r3, r2, r3
 8001504:	43db      	mvns	r3, r3
 8001506:	69ba      	ldr	r2, [r7, #24]
 8001508:	4013      	ands	r3, r2
 800150a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800150c:	683b      	ldr	r3, [r7, #0]
 800150e:	685b      	ldr	r3, [r3, #4]
 8001510:	091b      	lsrs	r3, r3, #4
 8001512:	f003 0201 	and.w	r2, r3, #1
 8001516:	69fb      	ldr	r3, [r7, #28]
 8001518:	fa02 f303 	lsl.w	r3, r2, r3
 800151c:	69ba      	ldr	r2, [r7, #24]
 800151e:	4313      	orrs	r3, r2
 8001520:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	69ba      	ldr	r2, [r7, #24]
 8001526:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001528:	683b      	ldr	r3, [r7, #0]
 800152a:	685b      	ldr	r3, [r3, #4]
 800152c:	f003 0303 	and.w	r3, r3, #3
 8001530:	2b03      	cmp	r3, #3
 8001532:	d017      	beq.n	8001564 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	68db      	ldr	r3, [r3, #12]
 8001538:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800153a:	69fb      	ldr	r3, [r7, #28]
 800153c:	005b      	lsls	r3, r3, #1
 800153e:	2203      	movs	r2, #3
 8001540:	fa02 f303 	lsl.w	r3, r2, r3
 8001544:	43db      	mvns	r3, r3
 8001546:	69ba      	ldr	r2, [r7, #24]
 8001548:	4013      	ands	r3, r2
 800154a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 800154c:	683b      	ldr	r3, [r7, #0]
 800154e:	689a      	ldr	r2, [r3, #8]
 8001550:	69fb      	ldr	r3, [r7, #28]
 8001552:	005b      	lsls	r3, r3, #1
 8001554:	fa02 f303 	lsl.w	r3, r2, r3
 8001558:	69ba      	ldr	r2, [r7, #24]
 800155a:	4313      	orrs	r3, r2
 800155c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	69ba      	ldr	r2, [r7, #24]
 8001562:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001564:	683b      	ldr	r3, [r7, #0]
 8001566:	685b      	ldr	r3, [r3, #4]
 8001568:	f003 0303 	and.w	r3, r3, #3
 800156c:	2b02      	cmp	r3, #2
 800156e:	d123      	bne.n	80015b8 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001570:	69fb      	ldr	r3, [r7, #28]
 8001572:	08da      	lsrs	r2, r3, #3
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	3208      	adds	r2, #8
 8001578:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800157c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800157e:	69fb      	ldr	r3, [r7, #28]
 8001580:	f003 0307 	and.w	r3, r3, #7
 8001584:	009b      	lsls	r3, r3, #2
 8001586:	220f      	movs	r2, #15
 8001588:	fa02 f303 	lsl.w	r3, r2, r3
 800158c:	43db      	mvns	r3, r3
 800158e:	69ba      	ldr	r2, [r7, #24]
 8001590:	4013      	ands	r3, r2
 8001592:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001594:	683b      	ldr	r3, [r7, #0]
 8001596:	691a      	ldr	r2, [r3, #16]
 8001598:	69fb      	ldr	r3, [r7, #28]
 800159a:	f003 0307 	and.w	r3, r3, #7
 800159e:	009b      	lsls	r3, r3, #2
 80015a0:	fa02 f303 	lsl.w	r3, r2, r3
 80015a4:	69ba      	ldr	r2, [r7, #24]
 80015a6:	4313      	orrs	r3, r2
 80015a8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80015aa:	69fb      	ldr	r3, [r7, #28]
 80015ac:	08da      	lsrs	r2, r3, #3
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	3208      	adds	r2, #8
 80015b2:	69b9      	ldr	r1, [r7, #24]
 80015b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80015be:	69fb      	ldr	r3, [r7, #28]
 80015c0:	005b      	lsls	r3, r3, #1
 80015c2:	2203      	movs	r2, #3
 80015c4:	fa02 f303 	lsl.w	r3, r2, r3
 80015c8:	43db      	mvns	r3, r3
 80015ca:	69ba      	ldr	r2, [r7, #24]
 80015cc:	4013      	ands	r3, r2
 80015ce:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80015d0:	683b      	ldr	r3, [r7, #0]
 80015d2:	685b      	ldr	r3, [r3, #4]
 80015d4:	f003 0203 	and.w	r2, r3, #3
 80015d8:	69fb      	ldr	r3, [r7, #28]
 80015da:	005b      	lsls	r3, r3, #1
 80015dc:	fa02 f303 	lsl.w	r3, r2, r3
 80015e0:	69ba      	ldr	r2, [r7, #24]
 80015e2:	4313      	orrs	r3, r2
 80015e4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	69ba      	ldr	r2, [r7, #24]
 80015ea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80015ec:	683b      	ldr	r3, [r7, #0]
 80015ee:	685b      	ldr	r3, [r3, #4]
 80015f0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	f000 80be 	beq.w	8001776 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015fa:	4b66      	ldr	r3, [pc, #408]	; (8001794 <HAL_GPIO_Init+0x324>)
 80015fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015fe:	4a65      	ldr	r2, [pc, #404]	; (8001794 <HAL_GPIO_Init+0x324>)
 8001600:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001604:	6453      	str	r3, [r2, #68]	; 0x44
 8001606:	4b63      	ldr	r3, [pc, #396]	; (8001794 <HAL_GPIO_Init+0x324>)
 8001608:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800160a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800160e:	60fb      	str	r3, [r7, #12]
 8001610:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8001612:	4a61      	ldr	r2, [pc, #388]	; (8001798 <HAL_GPIO_Init+0x328>)
 8001614:	69fb      	ldr	r3, [r7, #28]
 8001616:	089b      	lsrs	r3, r3, #2
 8001618:	3302      	adds	r3, #2
 800161a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800161e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001620:	69fb      	ldr	r3, [r7, #28]
 8001622:	f003 0303 	and.w	r3, r3, #3
 8001626:	009b      	lsls	r3, r3, #2
 8001628:	220f      	movs	r2, #15
 800162a:	fa02 f303 	lsl.w	r3, r2, r3
 800162e:	43db      	mvns	r3, r3
 8001630:	69ba      	ldr	r2, [r7, #24]
 8001632:	4013      	ands	r3, r2
 8001634:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	4a58      	ldr	r2, [pc, #352]	; (800179c <HAL_GPIO_Init+0x32c>)
 800163a:	4293      	cmp	r3, r2
 800163c:	d037      	beq.n	80016ae <HAL_GPIO_Init+0x23e>
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	4a57      	ldr	r2, [pc, #348]	; (80017a0 <HAL_GPIO_Init+0x330>)
 8001642:	4293      	cmp	r3, r2
 8001644:	d031      	beq.n	80016aa <HAL_GPIO_Init+0x23a>
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	4a56      	ldr	r2, [pc, #344]	; (80017a4 <HAL_GPIO_Init+0x334>)
 800164a:	4293      	cmp	r3, r2
 800164c:	d02b      	beq.n	80016a6 <HAL_GPIO_Init+0x236>
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	4a55      	ldr	r2, [pc, #340]	; (80017a8 <HAL_GPIO_Init+0x338>)
 8001652:	4293      	cmp	r3, r2
 8001654:	d025      	beq.n	80016a2 <HAL_GPIO_Init+0x232>
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	4a54      	ldr	r2, [pc, #336]	; (80017ac <HAL_GPIO_Init+0x33c>)
 800165a:	4293      	cmp	r3, r2
 800165c:	d01f      	beq.n	800169e <HAL_GPIO_Init+0x22e>
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	4a53      	ldr	r2, [pc, #332]	; (80017b0 <HAL_GPIO_Init+0x340>)
 8001662:	4293      	cmp	r3, r2
 8001664:	d019      	beq.n	800169a <HAL_GPIO_Init+0x22a>
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	4a52      	ldr	r2, [pc, #328]	; (80017b4 <HAL_GPIO_Init+0x344>)
 800166a:	4293      	cmp	r3, r2
 800166c:	d013      	beq.n	8001696 <HAL_GPIO_Init+0x226>
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	4a51      	ldr	r2, [pc, #324]	; (80017b8 <HAL_GPIO_Init+0x348>)
 8001672:	4293      	cmp	r3, r2
 8001674:	d00d      	beq.n	8001692 <HAL_GPIO_Init+0x222>
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	4a50      	ldr	r2, [pc, #320]	; (80017bc <HAL_GPIO_Init+0x34c>)
 800167a:	4293      	cmp	r3, r2
 800167c:	d007      	beq.n	800168e <HAL_GPIO_Init+0x21e>
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	4a4f      	ldr	r2, [pc, #316]	; (80017c0 <HAL_GPIO_Init+0x350>)
 8001682:	4293      	cmp	r3, r2
 8001684:	d101      	bne.n	800168a <HAL_GPIO_Init+0x21a>
 8001686:	2309      	movs	r3, #9
 8001688:	e012      	b.n	80016b0 <HAL_GPIO_Init+0x240>
 800168a:	230a      	movs	r3, #10
 800168c:	e010      	b.n	80016b0 <HAL_GPIO_Init+0x240>
 800168e:	2308      	movs	r3, #8
 8001690:	e00e      	b.n	80016b0 <HAL_GPIO_Init+0x240>
 8001692:	2307      	movs	r3, #7
 8001694:	e00c      	b.n	80016b0 <HAL_GPIO_Init+0x240>
 8001696:	2306      	movs	r3, #6
 8001698:	e00a      	b.n	80016b0 <HAL_GPIO_Init+0x240>
 800169a:	2305      	movs	r3, #5
 800169c:	e008      	b.n	80016b0 <HAL_GPIO_Init+0x240>
 800169e:	2304      	movs	r3, #4
 80016a0:	e006      	b.n	80016b0 <HAL_GPIO_Init+0x240>
 80016a2:	2303      	movs	r3, #3
 80016a4:	e004      	b.n	80016b0 <HAL_GPIO_Init+0x240>
 80016a6:	2302      	movs	r3, #2
 80016a8:	e002      	b.n	80016b0 <HAL_GPIO_Init+0x240>
 80016aa:	2301      	movs	r3, #1
 80016ac:	e000      	b.n	80016b0 <HAL_GPIO_Init+0x240>
 80016ae:	2300      	movs	r3, #0
 80016b0:	69fa      	ldr	r2, [r7, #28]
 80016b2:	f002 0203 	and.w	r2, r2, #3
 80016b6:	0092      	lsls	r2, r2, #2
 80016b8:	4093      	lsls	r3, r2
 80016ba:	69ba      	ldr	r2, [r7, #24]
 80016bc:	4313      	orrs	r3, r2
 80016be:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80016c0:	4935      	ldr	r1, [pc, #212]	; (8001798 <HAL_GPIO_Init+0x328>)
 80016c2:	69fb      	ldr	r3, [r7, #28]
 80016c4:	089b      	lsrs	r3, r3, #2
 80016c6:	3302      	adds	r3, #2
 80016c8:	69ba      	ldr	r2, [r7, #24]
 80016ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80016ce:	4b3d      	ldr	r3, [pc, #244]	; (80017c4 <HAL_GPIO_Init+0x354>)
 80016d0:	689b      	ldr	r3, [r3, #8]
 80016d2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80016d4:	693b      	ldr	r3, [r7, #16]
 80016d6:	43db      	mvns	r3, r3
 80016d8:	69ba      	ldr	r2, [r7, #24]
 80016da:	4013      	ands	r3, r2
 80016dc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80016de:	683b      	ldr	r3, [r7, #0]
 80016e0:	685b      	ldr	r3, [r3, #4]
 80016e2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d003      	beq.n	80016f2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80016ea:	69ba      	ldr	r2, [r7, #24]
 80016ec:	693b      	ldr	r3, [r7, #16]
 80016ee:	4313      	orrs	r3, r2
 80016f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80016f2:	4a34      	ldr	r2, [pc, #208]	; (80017c4 <HAL_GPIO_Init+0x354>)
 80016f4:	69bb      	ldr	r3, [r7, #24]
 80016f6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80016f8:	4b32      	ldr	r3, [pc, #200]	; (80017c4 <HAL_GPIO_Init+0x354>)
 80016fa:	68db      	ldr	r3, [r3, #12]
 80016fc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80016fe:	693b      	ldr	r3, [r7, #16]
 8001700:	43db      	mvns	r3, r3
 8001702:	69ba      	ldr	r2, [r7, #24]
 8001704:	4013      	ands	r3, r2
 8001706:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001708:	683b      	ldr	r3, [r7, #0]
 800170a:	685b      	ldr	r3, [r3, #4]
 800170c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001710:	2b00      	cmp	r3, #0
 8001712:	d003      	beq.n	800171c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001714:	69ba      	ldr	r2, [r7, #24]
 8001716:	693b      	ldr	r3, [r7, #16]
 8001718:	4313      	orrs	r3, r2
 800171a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800171c:	4a29      	ldr	r2, [pc, #164]	; (80017c4 <HAL_GPIO_Init+0x354>)
 800171e:	69bb      	ldr	r3, [r7, #24]
 8001720:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001722:	4b28      	ldr	r3, [pc, #160]	; (80017c4 <HAL_GPIO_Init+0x354>)
 8001724:	685b      	ldr	r3, [r3, #4]
 8001726:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001728:	693b      	ldr	r3, [r7, #16]
 800172a:	43db      	mvns	r3, r3
 800172c:	69ba      	ldr	r2, [r7, #24]
 800172e:	4013      	ands	r3, r2
 8001730:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001732:	683b      	ldr	r3, [r7, #0]
 8001734:	685b      	ldr	r3, [r3, #4]
 8001736:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800173a:	2b00      	cmp	r3, #0
 800173c:	d003      	beq.n	8001746 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800173e:	69ba      	ldr	r2, [r7, #24]
 8001740:	693b      	ldr	r3, [r7, #16]
 8001742:	4313      	orrs	r3, r2
 8001744:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001746:	4a1f      	ldr	r2, [pc, #124]	; (80017c4 <HAL_GPIO_Init+0x354>)
 8001748:	69bb      	ldr	r3, [r7, #24]
 800174a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800174c:	4b1d      	ldr	r3, [pc, #116]	; (80017c4 <HAL_GPIO_Init+0x354>)
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001752:	693b      	ldr	r3, [r7, #16]
 8001754:	43db      	mvns	r3, r3
 8001756:	69ba      	ldr	r2, [r7, #24]
 8001758:	4013      	ands	r3, r2
 800175a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800175c:	683b      	ldr	r3, [r7, #0]
 800175e:	685b      	ldr	r3, [r3, #4]
 8001760:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001764:	2b00      	cmp	r3, #0
 8001766:	d003      	beq.n	8001770 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001768:	69ba      	ldr	r2, [r7, #24]
 800176a:	693b      	ldr	r3, [r7, #16]
 800176c:	4313      	orrs	r3, r2
 800176e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001770:	4a14      	ldr	r2, [pc, #80]	; (80017c4 <HAL_GPIO_Init+0x354>)
 8001772:	69bb      	ldr	r3, [r7, #24]
 8001774:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8001776:	69fb      	ldr	r3, [r7, #28]
 8001778:	3301      	adds	r3, #1
 800177a:	61fb      	str	r3, [r7, #28]
 800177c:	69fb      	ldr	r3, [r7, #28]
 800177e:	2b0f      	cmp	r3, #15
 8001780:	f67f ae86 	bls.w	8001490 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8001784:	bf00      	nop
 8001786:	bf00      	nop
 8001788:	3724      	adds	r7, #36	; 0x24
 800178a:	46bd      	mov	sp, r7
 800178c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001790:	4770      	bx	lr
 8001792:	bf00      	nop
 8001794:	40023800 	.word	0x40023800
 8001798:	40013800 	.word	0x40013800
 800179c:	40020000 	.word	0x40020000
 80017a0:	40020400 	.word	0x40020400
 80017a4:	40020800 	.word	0x40020800
 80017a8:	40020c00 	.word	0x40020c00
 80017ac:	40021000 	.word	0x40021000
 80017b0:	40021400 	.word	0x40021400
 80017b4:	40021800 	.word	0x40021800
 80017b8:	40021c00 	.word	0x40021c00
 80017bc:	40022000 	.word	0x40022000
 80017c0:	40022400 	.word	0x40022400
 80017c4:	40013c00 	.word	0x40013c00

080017c8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b086      	sub	sp, #24
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80017d0:	2300      	movs	r3, #0
 80017d2:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d101      	bne.n	80017de <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80017da:	2301      	movs	r3, #1
 80017dc:	e29b      	b.n	8001d16 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	f003 0301 	and.w	r3, r3, #1
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	f000 8087 	beq.w	80018fa <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80017ec:	4b96      	ldr	r3, [pc, #600]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 80017ee:	689b      	ldr	r3, [r3, #8]
 80017f0:	f003 030c 	and.w	r3, r3, #12
 80017f4:	2b04      	cmp	r3, #4
 80017f6:	d00c      	beq.n	8001812 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80017f8:	4b93      	ldr	r3, [pc, #588]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 80017fa:	689b      	ldr	r3, [r3, #8]
 80017fc:	f003 030c 	and.w	r3, r3, #12
 8001800:	2b08      	cmp	r3, #8
 8001802:	d112      	bne.n	800182a <HAL_RCC_OscConfig+0x62>
 8001804:	4b90      	ldr	r3, [pc, #576]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 8001806:	685b      	ldr	r3, [r3, #4]
 8001808:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800180c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001810:	d10b      	bne.n	800182a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001812:	4b8d      	ldr	r3, [pc, #564]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800181a:	2b00      	cmp	r3, #0
 800181c:	d06c      	beq.n	80018f8 <HAL_RCC_OscConfig+0x130>
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	685b      	ldr	r3, [r3, #4]
 8001822:	2b00      	cmp	r3, #0
 8001824:	d168      	bne.n	80018f8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001826:	2301      	movs	r3, #1
 8001828:	e275      	b.n	8001d16 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	685b      	ldr	r3, [r3, #4]
 800182e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001832:	d106      	bne.n	8001842 <HAL_RCC_OscConfig+0x7a>
 8001834:	4b84      	ldr	r3, [pc, #528]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	4a83      	ldr	r2, [pc, #524]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 800183a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800183e:	6013      	str	r3, [r2, #0]
 8001840:	e02e      	b.n	80018a0 <HAL_RCC_OscConfig+0xd8>
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	685b      	ldr	r3, [r3, #4]
 8001846:	2b00      	cmp	r3, #0
 8001848:	d10c      	bne.n	8001864 <HAL_RCC_OscConfig+0x9c>
 800184a:	4b7f      	ldr	r3, [pc, #508]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	4a7e      	ldr	r2, [pc, #504]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 8001850:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001854:	6013      	str	r3, [r2, #0]
 8001856:	4b7c      	ldr	r3, [pc, #496]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	4a7b      	ldr	r2, [pc, #492]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 800185c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001860:	6013      	str	r3, [r2, #0]
 8001862:	e01d      	b.n	80018a0 <HAL_RCC_OscConfig+0xd8>
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	685b      	ldr	r3, [r3, #4]
 8001868:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800186c:	d10c      	bne.n	8001888 <HAL_RCC_OscConfig+0xc0>
 800186e:	4b76      	ldr	r3, [pc, #472]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	4a75      	ldr	r2, [pc, #468]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 8001874:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001878:	6013      	str	r3, [r2, #0]
 800187a:	4b73      	ldr	r3, [pc, #460]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	4a72      	ldr	r2, [pc, #456]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 8001880:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001884:	6013      	str	r3, [r2, #0]
 8001886:	e00b      	b.n	80018a0 <HAL_RCC_OscConfig+0xd8>
 8001888:	4b6f      	ldr	r3, [pc, #444]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	4a6e      	ldr	r2, [pc, #440]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 800188e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001892:	6013      	str	r3, [r2, #0]
 8001894:	4b6c      	ldr	r3, [pc, #432]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	4a6b      	ldr	r2, [pc, #428]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 800189a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800189e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	685b      	ldr	r3, [r3, #4]
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d013      	beq.n	80018d0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018a8:	f7ff fc32 	bl	8001110 <HAL_GetTick>
 80018ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018ae:	e008      	b.n	80018c2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018b0:	f7ff fc2e 	bl	8001110 <HAL_GetTick>
 80018b4:	4602      	mov	r2, r0
 80018b6:	693b      	ldr	r3, [r7, #16]
 80018b8:	1ad3      	subs	r3, r2, r3
 80018ba:	2b64      	cmp	r3, #100	; 0x64
 80018bc:	d901      	bls.n	80018c2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80018be:	2303      	movs	r3, #3
 80018c0:	e229      	b.n	8001d16 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018c2:	4b61      	ldr	r3, [pc, #388]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d0f0      	beq.n	80018b0 <HAL_RCC_OscConfig+0xe8>
 80018ce:	e014      	b.n	80018fa <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018d0:	f7ff fc1e 	bl	8001110 <HAL_GetTick>
 80018d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018d6:	e008      	b.n	80018ea <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018d8:	f7ff fc1a 	bl	8001110 <HAL_GetTick>
 80018dc:	4602      	mov	r2, r0
 80018de:	693b      	ldr	r3, [r7, #16]
 80018e0:	1ad3      	subs	r3, r2, r3
 80018e2:	2b64      	cmp	r3, #100	; 0x64
 80018e4:	d901      	bls.n	80018ea <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80018e6:	2303      	movs	r3, #3
 80018e8:	e215      	b.n	8001d16 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018ea:	4b57      	ldr	r3, [pc, #348]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d1f0      	bne.n	80018d8 <HAL_RCC_OscConfig+0x110>
 80018f6:	e000      	b.n	80018fa <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	f003 0302 	and.w	r3, r3, #2
 8001902:	2b00      	cmp	r3, #0
 8001904:	d069      	beq.n	80019da <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001906:	4b50      	ldr	r3, [pc, #320]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 8001908:	689b      	ldr	r3, [r3, #8]
 800190a:	f003 030c 	and.w	r3, r3, #12
 800190e:	2b00      	cmp	r3, #0
 8001910:	d00b      	beq.n	800192a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001912:	4b4d      	ldr	r3, [pc, #308]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 8001914:	689b      	ldr	r3, [r3, #8]
 8001916:	f003 030c 	and.w	r3, r3, #12
 800191a:	2b08      	cmp	r3, #8
 800191c:	d11c      	bne.n	8001958 <HAL_RCC_OscConfig+0x190>
 800191e:	4b4a      	ldr	r3, [pc, #296]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 8001920:	685b      	ldr	r3, [r3, #4]
 8001922:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001926:	2b00      	cmp	r3, #0
 8001928:	d116      	bne.n	8001958 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800192a:	4b47      	ldr	r3, [pc, #284]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	f003 0302 	and.w	r3, r3, #2
 8001932:	2b00      	cmp	r3, #0
 8001934:	d005      	beq.n	8001942 <HAL_RCC_OscConfig+0x17a>
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	68db      	ldr	r3, [r3, #12]
 800193a:	2b01      	cmp	r3, #1
 800193c:	d001      	beq.n	8001942 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800193e:	2301      	movs	r3, #1
 8001940:	e1e9      	b.n	8001d16 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001942:	4b41      	ldr	r3, [pc, #260]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	691b      	ldr	r3, [r3, #16]
 800194e:	00db      	lsls	r3, r3, #3
 8001950:	493d      	ldr	r1, [pc, #244]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 8001952:	4313      	orrs	r3, r2
 8001954:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001956:	e040      	b.n	80019da <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	68db      	ldr	r3, [r3, #12]
 800195c:	2b00      	cmp	r3, #0
 800195e:	d023      	beq.n	80019a8 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001960:	4b39      	ldr	r3, [pc, #228]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	4a38      	ldr	r2, [pc, #224]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 8001966:	f043 0301 	orr.w	r3, r3, #1
 800196a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800196c:	f7ff fbd0 	bl	8001110 <HAL_GetTick>
 8001970:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001972:	e008      	b.n	8001986 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001974:	f7ff fbcc 	bl	8001110 <HAL_GetTick>
 8001978:	4602      	mov	r2, r0
 800197a:	693b      	ldr	r3, [r7, #16]
 800197c:	1ad3      	subs	r3, r2, r3
 800197e:	2b02      	cmp	r3, #2
 8001980:	d901      	bls.n	8001986 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8001982:	2303      	movs	r3, #3
 8001984:	e1c7      	b.n	8001d16 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001986:	4b30      	ldr	r3, [pc, #192]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	f003 0302 	and.w	r3, r3, #2
 800198e:	2b00      	cmp	r3, #0
 8001990:	d0f0      	beq.n	8001974 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001992:	4b2d      	ldr	r3, [pc, #180]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	691b      	ldr	r3, [r3, #16]
 800199e:	00db      	lsls	r3, r3, #3
 80019a0:	4929      	ldr	r1, [pc, #164]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 80019a2:	4313      	orrs	r3, r2
 80019a4:	600b      	str	r3, [r1, #0]
 80019a6:	e018      	b.n	80019da <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80019a8:	4b27      	ldr	r3, [pc, #156]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	4a26      	ldr	r2, [pc, #152]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 80019ae:	f023 0301 	bic.w	r3, r3, #1
 80019b2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019b4:	f7ff fbac 	bl	8001110 <HAL_GetTick>
 80019b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019ba:	e008      	b.n	80019ce <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80019bc:	f7ff fba8 	bl	8001110 <HAL_GetTick>
 80019c0:	4602      	mov	r2, r0
 80019c2:	693b      	ldr	r3, [r7, #16]
 80019c4:	1ad3      	subs	r3, r2, r3
 80019c6:	2b02      	cmp	r3, #2
 80019c8:	d901      	bls.n	80019ce <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80019ca:	2303      	movs	r3, #3
 80019cc:	e1a3      	b.n	8001d16 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019ce:	4b1e      	ldr	r3, [pc, #120]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	f003 0302 	and.w	r3, r3, #2
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d1f0      	bne.n	80019bc <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	f003 0308 	and.w	r3, r3, #8
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d038      	beq.n	8001a58 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	695b      	ldr	r3, [r3, #20]
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d019      	beq.n	8001a22 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80019ee:	4b16      	ldr	r3, [pc, #88]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 80019f0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80019f2:	4a15      	ldr	r2, [pc, #84]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 80019f4:	f043 0301 	orr.w	r3, r3, #1
 80019f8:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019fa:	f7ff fb89 	bl	8001110 <HAL_GetTick>
 80019fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a00:	e008      	b.n	8001a14 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a02:	f7ff fb85 	bl	8001110 <HAL_GetTick>
 8001a06:	4602      	mov	r2, r0
 8001a08:	693b      	ldr	r3, [r7, #16]
 8001a0a:	1ad3      	subs	r3, r2, r3
 8001a0c:	2b02      	cmp	r3, #2
 8001a0e:	d901      	bls.n	8001a14 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001a10:	2303      	movs	r3, #3
 8001a12:	e180      	b.n	8001d16 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a14:	4b0c      	ldr	r3, [pc, #48]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 8001a16:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001a18:	f003 0302 	and.w	r3, r3, #2
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d0f0      	beq.n	8001a02 <HAL_RCC_OscConfig+0x23a>
 8001a20:	e01a      	b.n	8001a58 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a22:	4b09      	ldr	r3, [pc, #36]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 8001a24:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001a26:	4a08      	ldr	r2, [pc, #32]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 8001a28:	f023 0301 	bic.w	r3, r3, #1
 8001a2c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a2e:	f7ff fb6f 	bl	8001110 <HAL_GetTick>
 8001a32:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a34:	e00a      	b.n	8001a4c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a36:	f7ff fb6b 	bl	8001110 <HAL_GetTick>
 8001a3a:	4602      	mov	r2, r0
 8001a3c:	693b      	ldr	r3, [r7, #16]
 8001a3e:	1ad3      	subs	r3, r2, r3
 8001a40:	2b02      	cmp	r3, #2
 8001a42:	d903      	bls.n	8001a4c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001a44:	2303      	movs	r3, #3
 8001a46:	e166      	b.n	8001d16 <HAL_RCC_OscConfig+0x54e>
 8001a48:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a4c:	4b92      	ldr	r3, [pc, #584]	; (8001c98 <HAL_RCC_OscConfig+0x4d0>)
 8001a4e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001a50:	f003 0302 	and.w	r3, r3, #2
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d1ee      	bne.n	8001a36 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	f003 0304 	and.w	r3, r3, #4
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	f000 80a4 	beq.w	8001bae <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a66:	4b8c      	ldr	r3, [pc, #560]	; (8001c98 <HAL_RCC_OscConfig+0x4d0>)
 8001a68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d10d      	bne.n	8001a8e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a72:	4b89      	ldr	r3, [pc, #548]	; (8001c98 <HAL_RCC_OscConfig+0x4d0>)
 8001a74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a76:	4a88      	ldr	r2, [pc, #544]	; (8001c98 <HAL_RCC_OscConfig+0x4d0>)
 8001a78:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a7c:	6413      	str	r3, [r2, #64]	; 0x40
 8001a7e:	4b86      	ldr	r3, [pc, #536]	; (8001c98 <HAL_RCC_OscConfig+0x4d0>)
 8001a80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a86:	60bb      	str	r3, [r7, #8]
 8001a88:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001a8a:	2301      	movs	r3, #1
 8001a8c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001a8e:	4b83      	ldr	r3, [pc, #524]	; (8001c9c <HAL_RCC_OscConfig+0x4d4>)
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d118      	bne.n	8001acc <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8001a9a:	4b80      	ldr	r3, [pc, #512]	; (8001c9c <HAL_RCC_OscConfig+0x4d4>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	4a7f      	ldr	r2, [pc, #508]	; (8001c9c <HAL_RCC_OscConfig+0x4d4>)
 8001aa0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001aa4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001aa6:	f7ff fb33 	bl	8001110 <HAL_GetTick>
 8001aaa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001aac:	e008      	b.n	8001ac0 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001aae:	f7ff fb2f 	bl	8001110 <HAL_GetTick>
 8001ab2:	4602      	mov	r2, r0
 8001ab4:	693b      	ldr	r3, [r7, #16]
 8001ab6:	1ad3      	subs	r3, r2, r3
 8001ab8:	2b64      	cmp	r3, #100	; 0x64
 8001aba:	d901      	bls.n	8001ac0 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8001abc:	2303      	movs	r3, #3
 8001abe:	e12a      	b.n	8001d16 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001ac0:	4b76      	ldr	r3, [pc, #472]	; (8001c9c <HAL_RCC_OscConfig+0x4d4>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d0f0      	beq.n	8001aae <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	689b      	ldr	r3, [r3, #8]
 8001ad0:	2b01      	cmp	r3, #1
 8001ad2:	d106      	bne.n	8001ae2 <HAL_RCC_OscConfig+0x31a>
 8001ad4:	4b70      	ldr	r3, [pc, #448]	; (8001c98 <HAL_RCC_OscConfig+0x4d0>)
 8001ad6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ad8:	4a6f      	ldr	r2, [pc, #444]	; (8001c98 <HAL_RCC_OscConfig+0x4d0>)
 8001ada:	f043 0301 	orr.w	r3, r3, #1
 8001ade:	6713      	str	r3, [r2, #112]	; 0x70
 8001ae0:	e02d      	b.n	8001b3e <HAL_RCC_OscConfig+0x376>
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	689b      	ldr	r3, [r3, #8]
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d10c      	bne.n	8001b04 <HAL_RCC_OscConfig+0x33c>
 8001aea:	4b6b      	ldr	r3, [pc, #428]	; (8001c98 <HAL_RCC_OscConfig+0x4d0>)
 8001aec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001aee:	4a6a      	ldr	r2, [pc, #424]	; (8001c98 <HAL_RCC_OscConfig+0x4d0>)
 8001af0:	f023 0301 	bic.w	r3, r3, #1
 8001af4:	6713      	str	r3, [r2, #112]	; 0x70
 8001af6:	4b68      	ldr	r3, [pc, #416]	; (8001c98 <HAL_RCC_OscConfig+0x4d0>)
 8001af8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001afa:	4a67      	ldr	r2, [pc, #412]	; (8001c98 <HAL_RCC_OscConfig+0x4d0>)
 8001afc:	f023 0304 	bic.w	r3, r3, #4
 8001b00:	6713      	str	r3, [r2, #112]	; 0x70
 8001b02:	e01c      	b.n	8001b3e <HAL_RCC_OscConfig+0x376>
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	689b      	ldr	r3, [r3, #8]
 8001b08:	2b05      	cmp	r3, #5
 8001b0a:	d10c      	bne.n	8001b26 <HAL_RCC_OscConfig+0x35e>
 8001b0c:	4b62      	ldr	r3, [pc, #392]	; (8001c98 <HAL_RCC_OscConfig+0x4d0>)
 8001b0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b10:	4a61      	ldr	r2, [pc, #388]	; (8001c98 <HAL_RCC_OscConfig+0x4d0>)
 8001b12:	f043 0304 	orr.w	r3, r3, #4
 8001b16:	6713      	str	r3, [r2, #112]	; 0x70
 8001b18:	4b5f      	ldr	r3, [pc, #380]	; (8001c98 <HAL_RCC_OscConfig+0x4d0>)
 8001b1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b1c:	4a5e      	ldr	r2, [pc, #376]	; (8001c98 <HAL_RCC_OscConfig+0x4d0>)
 8001b1e:	f043 0301 	orr.w	r3, r3, #1
 8001b22:	6713      	str	r3, [r2, #112]	; 0x70
 8001b24:	e00b      	b.n	8001b3e <HAL_RCC_OscConfig+0x376>
 8001b26:	4b5c      	ldr	r3, [pc, #368]	; (8001c98 <HAL_RCC_OscConfig+0x4d0>)
 8001b28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b2a:	4a5b      	ldr	r2, [pc, #364]	; (8001c98 <HAL_RCC_OscConfig+0x4d0>)
 8001b2c:	f023 0301 	bic.w	r3, r3, #1
 8001b30:	6713      	str	r3, [r2, #112]	; 0x70
 8001b32:	4b59      	ldr	r3, [pc, #356]	; (8001c98 <HAL_RCC_OscConfig+0x4d0>)
 8001b34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b36:	4a58      	ldr	r2, [pc, #352]	; (8001c98 <HAL_RCC_OscConfig+0x4d0>)
 8001b38:	f023 0304 	bic.w	r3, r3, #4
 8001b3c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	689b      	ldr	r3, [r3, #8]
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d015      	beq.n	8001b72 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b46:	f7ff fae3 	bl	8001110 <HAL_GetTick>
 8001b4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b4c:	e00a      	b.n	8001b64 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b4e:	f7ff fadf 	bl	8001110 <HAL_GetTick>
 8001b52:	4602      	mov	r2, r0
 8001b54:	693b      	ldr	r3, [r7, #16]
 8001b56:	1ad3      	subs	r3, r2, r3
 8001b58:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b5c:	4293      	cmp	r3, r2
 8001b5e:	d901      	bls.n	8001b64 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8001b60:	2303      	movs	r3, #3
 8001b62:	e0d8      	b.n	8001d16 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b64:	4b4c      	ldr	r3, [pc, #304]	; (8001c98 <HAL_RCC_OscConfig+0x4d0>)
 8001b66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b68:	f003 0302 	and.w	r3, r3, #2
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d0ee      	beq.n	8001b4e <HAL_RCC_OscConfig+0x386>
 8001b70:	e014      	b.n	8001b9c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b72:	f7ff facd 	bl	8001110 <HAL_GetTick>
 8001b76:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b78:	e00a      	b.n	8001b90 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b7a:	f7ff fac9 	bl	8001110 <HAL_GetTick>
 8001b7e:	4602      	mov	r2, r0
 8001b80:	693b      	ldr	r3, [r7, #16]
 8001b82:	1ad3      	subs	r3, r2, r3
 8001b84:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b88:	4293      	cmp	r3, r2
 8001b8a:	d901      	bls.n	8001b90 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8001b8c:	2303      	movs	r3, #3
 8001b8e:	e0c2      	b.n	8001d16 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b90:	4b41      	ldr	r3, [pc, #260]	; (8001c98 <HAL_RCC_OscConfig+0x4d0>)
 8001b92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b94:	f003 0302 	and.w	r3, r3, #2
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d1ee      	bne.n	8001b7a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001b9c:	7dfb      	ldrb	r3, [r7, #23]
 8001b9e:	2b01      	cmp	r3, #1
 8001ba0:	d105      	bne.n	8001bae <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ba2:	4b3d      	ldr	r3, [pc, #244]	; (8001c98 <HAL_RCC_OscConfig+0x4d0>)
 8001ba4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ba6:	4a3c      	ldr	r2, [pc, #240]	; (8001c98 <HAL_RCC_OscConfig+0x4d0>)
 8001ba8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001bac:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	699b      	ldr	r3, [r3, #24]
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	f000 80ae 	beq.w	8001d14 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001bb8:	4b37      	ldr	r3, [pc, #220]	; (8001c98 <HAL_RCC_OscConfig+0x4d0>)
 8001bba:	689b      	ldr	r3, [r3, #8]
 8001bbc:	f003 030c 	and.w	r3, r3, #12
 8001bc0:	2b08      	cmp	r3, #8
 8001bc2:	d06d      	beq.n	8001ca0 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	699b      	ldr	r3, [r3, #24]
 8001bc8:	2b02      	cmp	r3, #2
 8001bca:	d14b      	bne.n	8001c64 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001bcc:	4b32      	ldr	r3, [pc, #200]	; (8001c98 <HAL_RCC_OscConfig+0x4d0>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	4a31      	ldr	r2, [pc, #196]	; (8001c98 <HAL_RCC_OscConfig+0x4d0>)
 8001bd2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001bd6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bd8:	f7ff fa9a 	bl	8001110 <HAL_GetTick>
 8001bdc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001bde:	e008      	b.n	8001bf2 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001be0:	f7ff fa96 	bl	8001110 <HAL_GetTick>
 8001be4:	4602      	mov	r2, r0
 8001be6:	693b      	ldr	r3, [r7, #16]
 8001be8:	1ad3      	subs	r3, r2, r3
 8001bea:	2b02      	cmp	r3, #2
 8001bec:	d901      	bls.n	8001bf2 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8001bee:	2303      	movs	r3, #3
 8001bf0:	e091      	b.n	8001d16 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001bf2:	4b29      	ldr	r3, [pc, #164]	; (8001c98 <HAL_RCC_OscConfig+0x4d0>)
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d1f0      	bne.n	8001be0 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	69da      	ldr	r2, [r3, #28]
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	6a1b      	ldr	r3, [r3, #32]
 8001c06:	431a      	orrs	r2, r3
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c0c:	019b      	lsls	r3, r3, #6
 8001c0e:	431a      	orrs	r2, r3
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c14:	085b      	lsrs	r3, r3, #1
 8001c16:	3b01      	subs	r3, #1
 8001c18:	041b      	lsls	r3, r3, #16
 8001c1a:	431a      	orrs	r2, r3
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c20:	061b      	lsls	r3, r3, #24
 8001c22:	431a      	orrs	r2, r3
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c28:	071b      	lsls	r3, r3, #28
 8001c2a:	491b      	ldr	r1, [pc, #108]	; (8001c98 <HAL_RCC_OscConfig+0x4d0>)
 8001c2c:	4313      	orrs	r3, r2
 8001c2e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c30:	4b19      	ldr	r3, [pc, #100]	; (8001c98 <HAL_RCC_OscConfig+0x4d0>)
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	4a18      	ldr	r2, [pc, #96]	; (8001c98 <HAL_RCC_OscConfig+0x4d0>)
 8001c36:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001c3a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c3c:	f7ff fa68 	bl	8001110 <HAL_GetTick>
 8001c40:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c42:	e008      	b.n	8001c56 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c44:	f7ff fa64 	bl	8001110 <HAL_GetTick>
 8001c48:	4602      	mov	r2, r0
 8001c4a:	693b      	ldr	r3, [r7, #16]
 8001c4c:	1ad3      	subs	r3, r2, r3
 8001c4e:	2b02      	cmp	r3, #2
 8001c50:	d901      	bls.n	8001c56 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8001c52:	2303      	movs	r3, #3
 8001c54:	e05f      	b.n	8001d16 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c56:	4b10      	ldr	r3, [pc, #64]	; (8001c98 <HAL_RCC_OscConfig+0x4d0>)
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d0f0      	beq.n	8001c44 <HAL_RCC_OscConfig+0x47c>
 8001c62:	e057      	b.n	8001d14 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c64:	4b0c      	ldr	r3, [pc, #48]	; (8001c98 <HAL_RCC_OscConfig+0x4d0>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	4a0b      	ldr	r2, [pc, #44]	; (8001c98 <HAL_RCC_OscConfig+0x4d0>)
 8001c6a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001c6e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c70:	f7ff fa4e 	bl	8001110 <HAL_GetTick>
 8001c74:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c76:	e008      	b.n	8001c8a <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c78:	f7ff fa4a 	bl	8001110 <HAL_GetTick>
 8001c7c:	4602      	mov	r2, r0
 8001c7e:	693b      	ldr	r3, [r7, #16]
 8001c80:	1ad3      	subs	r3, r2, r3
 8001c82:	2b02      	cmp	r3, #2
 8001c84:	d901      	bls.n	8001c8a <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8001c86:	2303      	movs	r3, #3
 8001c88:	e045      	b.n	8001d16 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c8a:	4b03      	ldr	r3, [pc, #12]	; (8001c98 <HAL_RCC_OscConfig+0x4d0>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d1f0      	bne.n	8001c78 <HAL_RCC_OscConfig+0x4b0>
 8001c96:	e03d      	b.n	8001d14 <HAL_RCC_OscConfig+0x54c>
 8001c98:	40023800 	.word	0x40023800
 8001c9c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8001ca0:	4b1f      	ldr	r3, [pc, #124]	; (8001d20 <HAL_RCC_OscConfig+0x558>)
 8001ca2:	685b      	ldr	r3, [r3, #4]
 8001ca4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	699b      	ldr	r3, [r3, #24]
 8001caa:	2b01      	cmp	r3, #1
 8001cac:	d030      	beq.n	8001d10 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001cb8:	429a      	cmp	r2, r3
 8001cba:	d129      	bne.n	8001d10 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cc6:	429a      	cmp	r2, r3
 8001cc8:	d122      	bne.n	8001d10 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001cca:	68fa      	ldr	r2, [r7, #12]
 8001ccc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001cd0:	4013      	ands	r3, r2
 8001cd2:	687a      	ldr	r2, [r7, #4]
 8001cd4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001cd6:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001cd8:	4293      	cmp	r3, r2
 8001cda:	d119      	bne.n	8001d10 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ce6:	085b      	lsrs	r3, r3, #1
 8001ce8:	3b01      	subs	r3, #1
 8001cea:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001cec:	429a      	cmp	r2, r3
 8001cee:	d10f      	bne.n	8001d10 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cfa:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8001cfc:	429a      	cmp	r2, r3
 8001cfe:	d107      	bne.n	8001d10 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d0a:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001d0c:	429a      	cmp	r2, r3
 8001d0e:	d001      	beq.n	8001d14 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8001d10:	2301      	movs	r3, #1
 8001d12:	e000      	b.n	8001d16 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8001d14:	2300      	movs	r3, #0
}
 8001d16:	4618      	mov	r0, r3
 8001d18:	3718      	adds	r7, #24
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bd80      	pop	{r7, pc}
 8001d1e:	bf00      	nop
 8001d20:	40023800 	.word	0x40023800

08001d24 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b084      	sub	sp, #16
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
 8001d2c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d101      	bne.n	8001d3c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001d38:	2301      	movs	r3, #1
 8001d3a:	e0d0      	b.n	8001ede <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001d3c:	4b6a      	ldr	r3, [pc, #424]	; (8001ee8 <HAL_RCC_ClockConfig+0x1c4>)
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	f003 030f 	and.w	r3, r3, #15
 8001d44:	683a      	ldr	r2, [r7, #0]
 8001d46:	429a      	cmp	r2, r3
 8001d48:	d910      	bls.n	8001d6c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d4a:	4b67      	ldr	r3, [pc, #412]	; (8001ee8 <HAL_RCC_ClockConfig+0x1c4>)
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f023 020f 	bic.w	r2, r3, #15
 8001d52:	4965      	ldr	r1, [pc, #404]	; (8001ee8 <HAL_RCC_ClockConfig+0x1c4>)
 8001d54:	683b      	ldr	r3, [r7, #0]
 8001d56:	4313      	orrs	r3, r2
 8001d58:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d5a:	4b63      	ldr	r3, [pc, #396]	; (8001ee8 <HAL_RCC_ClockConfig+0x1c4>)
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	f003 030f 	and.w	r3, r3, #15
 8001d62:	683a      	ldr	r2, [r7, #0]
 8001d64:	429a      	cmp	r2, r3
 8001d66:	d001      	beq.n	8001d6c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001d68:	2301      	movs	r3, #1
 8001d6a:	e0b8      	b.n	8001ede <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	f003 0302 	and.w	r3, r3, #2
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d020      	beq.n	8001dba <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	f003 0304 	and.w	r3, r3, #4
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d005      	beq.n	8001d90 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001d84:	4b59      	ldr	r3, [pc, #356]	; (8001eec <HAL_RCC_ClockConfig+0x1c8>)
 8001d86:	689b      	ldr	r3, [r3, #8]
 8001d88:	4a58      	ldr	r2, [pc, #352]	; (8001eec <HAL_RCC_ClockConfig+0x1c8>)
 8001d8a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001d8e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	f003 0308 	and.w	r3, r3, #8
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d005      	beq.n	8001da8 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001d9c:	4b53      	ldr	r3, [pc, #332]	; (8001eec <HAL_RCC_ClockConfig+0x1c8>)
 8001d9e:	689b      	ldr	r3, [r3, #8]
 8001da0:	4a52      	ldr	r2, [pc, #328]	; (8001eec <HAL_RCC_ClockConfig+0x1c8>)
 8001da2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001da6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001da8:	4b50      	ldr	r3, [pc, #320]	; (8001eec <HAL_RCC_ClockConfig+0x1c8>)
 8001daa:	689b      	ldr	r3, [r3, #8]
 8001dac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	689b      	ldr	r3, [r3, #8]
 8001db4:	494d      	ldr	r1, [pc, #308]	; (8001eec <HAL_RCC_ClockConfig+0x1c8>)
 8001db6:	4313      	orrs	r3, r2
 8001db8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	f003 0301 	and.w	r3, r3, #1
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d040      	beq.n	8001e48 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	685b      	ldr	r3, [r3, #4]
 8001dca:	2b01      	cmp	r3, #1
 8001dcc:	d107      	bne.n	8001dde <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001dce:	4b47      	ldr	r3, [pc, #284]	; (8001eec <HAL_RCC_ClockConfig+0x1c8>)
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d115      	bne.n	8001e06 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001dda:	2301      	movs	r3, #1
 8001ddc:	e07f      	b.n	8001ede <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	685b      	ldr	r3, [r3, #4]
 8001de2:	2b02      	cmp	r3, #2
 8001de4:	d107      	bne.n	8001df6 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001de6:	4b41      	ldr	r3, [pc, #260]	; (8001eec <HAL_RCC_ClockConfig+0x1c8>)
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d109      	bne.n	8001e06 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001df2:	2301      	movs	r3, #1
 8001df4:	e073      	b.n	8001ede <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001df6:	4b3d      	ldr	r3, [pc, #244]	; (8001eec <HAL_RCC_ClockConfig+0x1c8>)
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f003 0302 	and.w	r3, r3, #2
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d101      	bne.n	8001e06 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001e02:	2301      	movs	r3, #1
 8001e04:	e06b      	b.n	8001ede <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001e06:	4b39      	ldr	r3, [pc, #228]	; (8001eec <HAL_RCC_ClockConfig+0x1c8>)
 8001e08:	689b      	ldr	r3, [r3, #8]
 8001e0a:	f023 0203 	bic.w	r2, r3, #3
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	685b      	ldr	r3, [r3, #4]
 8001e12:	4936      	ldr	r1, [pc, #216]	; (8001eec <HAL_RCC_ClockConfig+0x1c8>)
 8001e14:	4313      	orrs	r3, r2
 8001e16:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001e18:	f7ff f97a 	bl	8001110 <HAL_GetTick>
 8001e1c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e1e:	e00a      	b.n	8001e36 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e20:	f7ff f976 	bl	8001110 <HAL_GetTick>
 8001e24:	4602      	mov	r2, r0
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	1ad3      	subs	r3, r2, r3
 8001e2a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e2e:	4293      	cmp	r3, r2
 8001e30:	d901      	bls.n	8001e36 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8001e32:	2303      	movs	r3, #3
 8001e34:	e053      	b.n	8001ede <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e36:	4b2d      	ldr	r3, [pc, #180]	; (8001eec <HAL_RCC_ClockConfig+0x1c8>)
 8001e38:	689b      	ldr	r3, [r3, #8]
 8001e3a:	f003 020c 	and.w	r2, r3, #12
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	685b      	ldr	r3, [r3, #4]
 8001e42:	009b      	lsls	r3, r3, #2
 8001e44:	429a      	cmp	r2, r3
 8001e46:	d1eb      	bne.n	8001e20 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001e48:	4b27      	ldr	r3, [pc, #156]	; (8001ee8 <HAL_RCC_ClockConfig+0x1c4>)
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	f003 030f 	and.w	r3, r3, #15
 8001e50:	683a      	ldr	r2, [r7, #0]
 8001e52:	429a      	cmp	r2, r3
 8001e54:	d210      	bcs.n	8001e78 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e56:	4b24      	ldr	r3, [pc, #144]	; (8001ee8 <HAL_RCC_ClockConfig+0x1c4>)
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f023 020f 	bic.w	r2, r3, #15
 8001e5e:	4922      	ldr	r1, [pc, #136]	; (8001ee8 <HAL_RCC_ClockConfig+0x1c4>)
 8001e60:	683b      	ldr	r3, [r7, #0]
 8001e62:	4313      	orrs	r3, r2
 8001e64:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e66:	4b20      	ldr	r3, [pc, #128]	; (8001ee8 <HAL_RCC_ClockConfig+0x1c4>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f003 030f 	and.w	r3, r3, #15
 8001e6e:	683a      	ldr	r2, [r7, #0]
 8001e70:	429a      	cmp	r2, r3
 8001e72:	d001      	beq.n	8001e78 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8001e74:	2301      	movs	r3, #1
 8001e76:	e032      	b.n	8001ede <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	f003 0304 	and.w	r3, r3, #4
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d008      	beq.n	8001e96 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e84:	4b19      	ldr	r3, [pc, #100]	; (8001eec <HAL_RCC_ClockConfig+0x1c8>)
 8001e86:	689b      	ldr	r3, [r3, #8]
 8001e88:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	68db      	ldr	r3, [r3, #12]
 8001e90:	4916      	ldr	r1, [pc, #88]	; (8001eec <HAL_RCC_ClockConfig+0x1c8>)
 8001e92:	4313      	orrs	r3, r2
 8001e94:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f003 0308 	and.w	r3, r3, #8
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d009      	beq.n	8001eb6 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001ea2:	4b12      	ldr	r3, [pc, #72]	; (8001eec <HAL_RCC_ClockConfig+0x1c8>)
 8001ea4:	689b      	ldr	r3, [r3, #8]
 8001ea6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	691b      	ldr	r3, [r3, #16]
 8001eae:	00db      	lsls	r3, r3, #3
 8001eb0:	490e      	ldr	r1, [pc, #56]	; (8001eec <HAL_RCC_ClockConfig+0x1c8>)
 8001eb2:	4313      	orrs	r3, r2
 8001eb4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001eb6:	f000 f821 	bl	8001efc <HAL_RCC_GetSysClockFreq>
 8001eba:	4602      	mov	r2, r0
 8001ebc:	4b0b      	ldr	r3, [pc, #44]	; (8001eec <HAL_RCC_ClockConfig+0x1c8>)
 8001ebe:	689b      	ldr	r3, [r3, #8]
 8001ec0:	091b      	lsrs	r3, r3, #4
 8001ec2:	f003 030f 	and.w	r3, r3, #15
 8001ec6:	490a      	ldr	r1, [pc, #40]	; (8001ef0 <HAL_RCC_ClockConfig+0x1cc>)
 8001ec8:	5ccb      	ldrb	r3, [r1, r3]
 8001eca:	fa22 f303 	lsr.w	r3, r2, r3
 8001ece:	4a09      	ldr	r2, [pc, #36]	; (8001ef4 <HAL_RCC_ClockConfig+0x1d0>)
 8001ed0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001ed2:	4b09      	ldr	r3, [pc, #36]	; (8001ef8 <HAL_RCC_ClockConfig+0x1d4>)
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	f7ff f8d6 	bl	8001088 <HAL_InitTick>

  return HAL_OK;
 8001edc:	2300      	movs	r3, #0
}
 8001ede:	4618      	mov	r0, r3
 8001ee0:	3710      	adds	r7, #16
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bd80      	pop	{r7, pc}
 8001ee6:	bf00      	nop
 8001ee8:	40023c00 	.word	0x40023c00
 8001eec:	40023800 	.word	0x40023800
 8001ef0:	08005a64 	.word	0x08005a64
 8001ef4:	20000024 	.word	0x20000024
 8001ef8:	20000028 	.word	0x20000028

08001efc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001efc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001f00:	b090      	sub	sp, #64	; 0x40
 8001f02:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8001f04:	2300      	movs	r3, #0
 8001f06:	637b      	str	r3, [r7, #52]	; 0x34
 8001f08:	2300      	movs	r3, #0
 8001f0a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0;
 8001f10:	2300      	movs	r3, #0
 8001f12:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001f14:	4b59      	ldr	r3, [pc, #356]	; (800207c <HAL_RCC_GetSysClockFreq+0x180>)
 8001f16:	689b      	ldr	r3, [r3, #8]
 8001f18:	f003 030c 	and.w	r3, r3, #12
 8001f1c:	2b08      	cmp	r3, #8
 8001f1e:	d00d      	beq.n	8001f3c <HAL_RCC_GetSysClockFreq+0x40>
 8001f20:	2b08      	cmp	r3, #8
 8001f22:	f200 80a1 	bhi.w	8002068 <HAL_RCC_GetSysClockFreq+0x16c>
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d002      	beq.n	8001f30 <HAL_RCC_GetSysClockFreq+0x34>
 8001f2a:	2b04      	cmp	r3, #4
 8001f2c:	d003      	beq.n	8001f36 <HAL_RCC_GetSysClockFreq+0x3a>
 8001f2e:	e09b      	b.n	8002068 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001f30:	4b53      	ldr	r3, [pc, #332]	; (8002080 <HAL_RCC_GetSysClockFreq+0x184>)
 8001f32:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001f34:	e09b      	b.n	800206e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001f36:	4b53      	ldr	r3, [pc, #332]	; (8002084 <HAL_RCC_GetSysClockFreq+0x188>)
 8001f38:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001f3a:	e098      	b.n	800206e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001f3c:	4b4f      	ldr	r3, [pc, #316]	; (800207c <HAL_RCC_GetSysClockFreq+0x180>)
 8001f3e:	685b      	ldr	r3, [r3, #4]
 8001f40:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001f44:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8001f46:	4b4d      	ldr	r3, [pc, #308]	; (800207c <HAL_RCC_GetSysClockFreq+0x180>)
 8001f48:	685b      	ldr	r3, [r3, #4]
 8001f4a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d028      	beq.n	8001fa4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001f52:	4b4a      	ldr	r3, [pc, #296]	; (800207c <HAL_RCC_GetSysClockFreq+0x180>)
 8001f54:	685b      	ldr	r3, [r3, #4]
 8001f56:	099b      	lsrs	r3, r3, #6
 8001f58:	2200      	movs	r2, #0
 8001f5a:	623b      	str	r3, [r7, #32]
 8001f5c:	627a      	str	r2, [r7, #36]	; 0x24
 8001f5e:	6a3b      	ldr	r3, [r7, #32]
 8001f60:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001f64:	2100      	movs	r1, #0
 8001f66:	4b47      	ldr	r3, [pc, #284]	; (8002084 <HAL_RCC_GetSysClockFreq+0x188>)
 8001f68:	fb03 f201 	mul.w	r2, r3, r1
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	fb00 f303 	mul.w	r3, r0, r3
 8001f72:	4413      	add	r3, r2
 8001f74:	4a43      	ldr	r2, [pc, #268]	; (8002084 <HAL_RCC_GetSysClockFreq+0x188>)
 8001f76:	fba0 1202 	umull	r1, r2, r0, r2
 8001f7a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001f7c:	460a      	mov	r2, r1
 8001f7e:	62ba      	str	r2, [r7, #40]	; 0x28
 8001f80:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001f82:	4413      	add	r3, r2
 8001f84:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001f86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001f88:	2200      	movs	r2, #0
 8001f8a:	61bb      	str	r3, [r7, #24]
 8001f8c:	61fa      	str	r2, [r7, #28]
 8001f8e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001f92:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001f96:	f7fe f9a3 	bl	80002e0 <__aeabi_uldivmod>
 8001f9a:	4602      	mov	r2, r0
 8001f9c:	460b      	mov	r3, r1
 8001f9e:	4613      	mov	r3, r2
 8001fa0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001fa2:	e053      	b.n	800204c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001fa4:	4b35      	ldr	r3, [pc, #212]	; (800207c <HAL_RCC_GetSysClockFreq+0x180>)
 8001fa6:	685b      	ldr	r3, [r3, #4]
 8001fa8:	099b      	lsrs	r3, r3, #6
 8001faa:	2200      	movs	r2, #0
 8001fac:	613b      	str	r3, [r7, #16]
 8001fae:	617a      	str	r2, [r7, #20]
 8001fb0:	693b      	ldr	r3, [r7, #16]
 8001fb2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8001fb6:	f04f 0b00 	mov.w	fp, #0
 8001fba:	4652      	mov	r2, sl
 8001fbc:	465b      	mov	r3, fp
 8001fbe:	f04f 0000 	mov.w	r0, #0
 8001fc2:	f04f 0100 	mov.w	r1, #0
 8001fc6:	0159      	lsls	r1, r3, #5
 8001fc8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001fcc:	0150      	lsls	r0, r2, #5
 8001fce:	4602      	mov	r2, r0
 8001fd0:	460b      	mov	r3, r1
 8001fd2:	ebb2 080a 	subs.w	r8, r2, sl
 8001fd6:	eb63 090b 	sbc.w	r9, r3, fp
 8001fda:	f04f 0200 	mov.w	r2, #0
 8001fde:	f04f 0300 	mov.w	r3, #0
 8001fe2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001fe6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001fea:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8001fee:	ebb2 0408 	subs.w	r4, r2, r8
 8001ff2:	eb63 0509 	sbc.w	r5, r3, r9
 8001ff6:	f04f 0200 	mov.w	r2, #0
 8001ffa:	f04f 0300 	mov.w	r3, #0
 8001ffe:	00eb      	lsls	r3, r5, #3
 8002000:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002004:	00e2      	lsls	r2, r4, #3
 8002006:	4614      	mov	r4, r2
 8002008:	461d      	mov	r5, r3
 800200a:	eb14 030a 	adds.w	r3, r4, sl
 800200e:	603b      	str	r3, [r7, #0]
 8002010:	eb45 030b 	adc.w	r3, r5, fp
 8002014:	607b      	str	r3, [r7, #4]
 8002016:	f04f 0200 	mov.w	r2, #0
 800201a:	f04f 0300 	mov.w	r3, #0
 800201e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002022:	4629      	mov	r1, r5
 8002024:	028b      	lsls	r3, r1, #10
 8002026:	4621      	mov	r1, r4
 8002028:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800202c:	4621      	mov	r1, r4
 800202e:	028a      	lsls	r2, r1, #10
 8002030:	4610      	mov	r0, r2
 8002032:	4619      	mov	r1, r3
 8002034:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002036:	2200      	movs	r2, #0
 8002038:	60bb      	str	r3, [r7, #8]
 800203a:	60fa      	str	r2, [r7, #12]
 800203c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002040:	f7fe f94e 	bl	80002e0 <__aeabi_uldivmod>
 8002044:	4602      	mov	r2, r0
 8002046:	460b      	mov	r3, r1
 8002048:	4613      	mov	r3, r2
 800204a:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800204c:	4b0b      	ldr	r3, [pc, #44]	; (800207c <HAL_RCC_GetSysClockFreq+0x180>)
 800204e:	685b      	ldr	r3, [r3, #4]
 8002050:	0c1b      	lsrs	r3, r3, #16
 8002052:	f003 0303 	and.w	r3, r3, #3
 8002056:	3301      	adds	r3, #1
 8002058:	005b      	lsls	r3, r3, #1
 800205a:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco / pllp;
 800205c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800205e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002060:	fbb2 f3f3 	udiv	r3, r2, r3
 8002064:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002066:	e002      	b.n	800206e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002068:	4b05      	ldr	r3, [pc, #20]	; (8002080 <HAL_RCC_GetSysClockFreq+0x184>)
 800206a:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800206c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800206e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8002070:	4618      	mov	r0, r3
 8002072:	3740      	adds	r7, #64	; 0x40
 8002074:	46bd      	mov	sp, r7
 8002076:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800207a:	bf00      	nop
 800207c:	40023800 	.word	0x40023800
 8002080:	00f42400 	.word	0x00f42400
 8002084:	017d7840 	.word	0x017d7840

08002088 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002088:	b480      	push	{r7}
 800208a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800208c:	4b03      	ldr	r3, [pc, #12]	; (800209c <HAL_RCC_GetHCLKFreq+0x14>)
 800208e:	681b      	ldr	r3, [r3, #0]
}
 8002090:	4618      	mov	r0, r3
 8002092:	46bd      	mov	sp, r7
 8002094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002098:	4770      	bx	lr
 800209a:	bf00      	nop
 800209c:	20000024 	.word	0x20000024

080020a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80020a4:	f7ff fff0 	bl	8002088 <HAL_RCC_GetHCLKFreq>
 80020a8:	4602      	mov	r2, r0
 80020aa:	4b05      	ldr	r3, [pc, #20]	; (80020c0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80020ac:	689b      	ldr	r3, [r3, #8]
 80020ae:	0a9b      	lsrs	r3, r3, #10
 80020b0:	f003 0307 	and.w	r3, r3, #7
 80020b4:	4903      	ldr	r1, [pc, #12]	; (80020c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80020b6:	5ccb      	ldrb	r3, [r1, r3]
 80020b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80020bc:	4618      	mov	r0, r3
 80020be:	bd80      	pop	{r7, pc}
 80020c0:	40023800 	.word	0x40023800
 80020c4:	08005a74 	.word	0x08005a74

080020c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80020cc:	f7ff ffdc 	bl	8002088 <HAL_RCC_GetHCLKFreq>
 80020d0:	4602      	mov	r2, r0
 80020d2:	4b05      	ldr	r3, [pc, #20]	; (80020e8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80020d4:	689b      	ldr	r3, [r3, #8]
 80020d6:	0b5b      	lsrs	r3, r3, #13
 80020d8:	f003 0307 	and.w	r3, r3, #7
 80020dc:	4903      	ldr	r1, [pc, #12]	; (80020ec <HAL_RCC_GetPCLK2Freq+0x24>)
 80020de:	5ccb      	ldrb	r3, [r1, r3]
 80020e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80020e4:	4618      	mov	r0, r3
 80020e6:	bd80      	pop	{r7, pc}
 80020e8:	40023800 	.word	0x40023800
 80020ec:	08005a74 	.word	0x08005a74

080020f0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b088      	sub	sp, #32
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80020f8:	2300      	movs	r3, #0
 80020fa:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80020fc:	2300      	movs	r3, #0
 80020fe:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8002100:	2300      	movs	r3, #0
 8002102:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8002104:	2300      	movs	r3, #0
 8002106:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8002108:	2300      	movs	r3, #0
 800210a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	f003 0301 	and.w	r3, r3, #1
 8002114:	2b00      	cmp	r3, #0
 8002116:	d012      	beq.n	800213e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002118:	4b69      	ldr	r3, [pc, #420]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800211a:	689b      	ldr	r3, [r3, #8]
 800211c:	4a68      	ldr	r2, [pc, #416]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800211e:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002122:	6093      	str	r3, [r2, #8]
 8002124:	4b66      	ldr	r3, [pc, #408]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002126:	689a      	ldr	r2, [r3, #8]
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800212c:	4964      	ldr	r1, [pc, #400]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800212e:	4313      	orrs	r3, r2
 8002130:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002136:	2b00      	cmp	r3, #0
 8002138:	d101      	bne.n	800213e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800213a:	2301      	movs	r3, #1
 800213c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002146:	2b00      	cmp	r3, #0
 8002148:	d017      	beq.n	800217a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800214a:	4b5d      	ldr	r3, [pc, #372]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800214c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002150:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002158:	4959      	ldr	r1, [pc, #356]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800215a:	4313      	orrs	r3, r2
 800215c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002164:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002168:	d101      	bne.n	800216e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800216a:	2301      	movs	r3, #1
 800216c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002172:	2b00      	cmp	r3, #0
 8002174:	d101      	bne.n	800217a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8002176:	2301      	movs	r3, #1
 8002178:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002182:	2b00      	cmp	r3, #0
 8002184:	d017      	beq.n	80021b6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002186:	4b4e      	ldr	r3, [pc, #312]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002188:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800218c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002194:	494a      	ldr	r1, [pc, #296]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002196:	4313      	orrs	r3, r2
 8002198:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021a0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80021a4:	d101      	bne.n	80021aa <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80021a6:	2301      	movs	r3, #1
 80021a8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d101      	bne.n	80021b6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80021b2:	2301      	movs	r3, #1
 80021b4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d001      	beq.n	80021c6 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80021c2:	2301      	movs	r3, #1
 80021c4:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f003 0320 	and.w	r3, r3, #32
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	f000 808b 	beq.w	80022ea <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80021d4:	4b3a      	ldr	r3, [pc, #232]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80021d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021d8:	4a39      	ldr	r2, [pc, #228]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80021da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80021de:	6413      	str	r3, [r2, #64]	; 0x40
 80021e0:	4b37      	ldr	r3, [pc, #220]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80021e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021e8:	60bb      	str	r3, [r7, #8]
 80021ea:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80021ec:	4b35      	ldr	r3, [pc, #212]	; (80022c4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	4a34      	ldr	r2, [pc, #208]	; (80022c4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80021f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021f6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80021f8:	f7fe ff8a 	bl	8001110 <HAL_GetTick>
 80021fc:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80021fe:	e008      	b.n	8002212 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002200:	f7fe ff86 	bl	8001110 <HAL_GetTick>
 8002204:	4602      	mov	r2, r0
 8002206:	697b      	ldr	r3, [r7, #20]
 8002208:	1ad3      	subs	r3, r2, r3
 800220a:	2b64      	cmp	r3, #100	; 0x64
 800220c:	d901      	bls.n	8002212 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800220e:	2303      	movs	r3, #3
 8002210:	e38f      	b.n	8002932 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002212:	4b2c      	ldr	r3, [pc, #176]	; (80022c4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800221a:	2b00      	cmp	r3, #0
 800221c:	d0f0      	beq.n	8002200 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800221e:	4b28      	ldr	r3, [pc, #160]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002220:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002222:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002226:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002228:	693b      	ldr	r3, [r7, #16]
 800222a:	2b00      	cmp	r3, #0
 800222c:	d035      	beq.n	800229a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002232:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002236:	693a      	ldr	r2, [r7, #16]
 8002238:	429a      	cmp	r2, r3
 800223a:	d02e      	beq.n	800229a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800223c:	4b20      	ldr	r3, [pc, #128]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800223e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002240:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002244:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002246:	4b1e      	ldr	r3, [pc, #120]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002248:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800224a:	4a1d      	ldr	r2, [pc, #116]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800224c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002250:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002252:	4b1b      	ldr	r3, [pc, #108]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002254:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002256:	4a1a      	ldr	r2, [pc, #104]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002258:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800225c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800225e:	4a18      	ldr	r2, [pc, #96]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002260:	693b      	ldr	r3, [r7, #16]
 8002262:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002264:	4b16      	ldr	r3, [pc, #88]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002266:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002268:	f003 0301 	and.w	r3, r3, #1
 800226c:	2b01      	cmp	r3, #1
 800226e:	d114      	bne.n	800229a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002270:	f7fe ff4e 	bl	8001110 <HAL_GetTick>
 8002274:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002276:	e00a      	b.n	800228e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002278:	f7fe ff4a 	bl	8001110 <HAL_GetTick>
 800227c:	4602      	mov	r2, r0
 800227e:	697b      	ldr	r3, [r7, #20]
 8002280:	1ad3      	subs	r3, r2, r3
 8002282:	f241 3288 	movw	r2, #5000	; 0x1388
 8002286:	4293      	cmp	r3, r2
 8002288:	d901      	bls.n	800228e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800228a:	2303      	movs	r3, #3
 800228c:	e351      	b.n	8002932 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800228e:	4b0c      	ldr	r3, [pc, #48]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002290:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002292:	f003 0302 	and.w	r3, r3, #2
 8002296:	2b00      	cmp	r3, #0
 8002298:	d0ee      	beq.n	8002278 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800229e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80022a2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80022a6:	d111      	bne.n	80022cc <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80022a8:	4b05      	ldr	r3, [pc, #20]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80022aa:	689b      	ldr	r3, [r3, #8]
 80022ac:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80022b4:	4b04      	ldr	r3, [pc, #16]	; (80022c8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80022b6:	400b      	ands	r3, r1
 80022b8:	4901      	ldr	r1, [pc, #4]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80022ba:	4313      	orrs	r3, r2
 80022bc:	608b      	str	r3, [r1, #8]
 80022be:	e00b      	b.n	80022d8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80022c0:	40023800 	.word	0x40023800
 80022c4:	40007000 	.word	0x40007000
 80022c8:	0ffffcff 	.word	0x0ffffcff
 80022cc:	4bac      	ldr	r3, [pc, #688]	; (8002580 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80022ce:	689b      	ldr	r3, [r3, #8]
 80022d0:	4aab      	ldr	r2, [pc, #684]	; (8002580 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80022d2:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80022d6:	6093      	str	r3, [r2, #8]
 80022d8:	4ba9      	ldr	r3, [pc, #676]	; (8002580 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80022da:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80022e4:	49a6      	ldr	r1, [pc, #664]	; (8002580 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80022e6:	4313      	orrs	r3, r2
 80022e8:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	f003 0310 	and.w	r3, r3, #16
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d010      	beq.n	8002318 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80022f6:	4ba2      	ldr	r3, [pc, #648]	; (8002580 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80022f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80022fc:	4aa0      	ldr	r2, [pc, #640]	; (8002580 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80022fe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002302:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8002306:	4b9e      	ldr	r3, [pc, #632]	; (8002580 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002308:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002310:	499b      	ldr	r1, [pc, #620]	; (8002580 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002312:	4313      	orrs	r3, r2
 8002314:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002320:	2b00      	cmp	r3, #0
 8002322:	d00a      	beq.n	800233a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002324:	4b96      	ldr	r3, [pc, #600]	; (8002580 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002326:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800232a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002332:	4993      	ldr	r1, [pc, #588]	; (8002580 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002334:	4313      	orrs	r3, r2
 8002336:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002342:	2b00      	cmp	r3, #0
 8002344:	d00a      	beq.n	800235c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002346:	4b8e      	ldr	r3, [pc, #568]	; (8002580 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002348:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800234c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002354:	498a      	ldr	r1, [pc, #552]	; (8002580 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002356:	4313      	orrs	r3, r2
 8002358:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002364:	2b00      	cmp	r3, #0
 8002366:	d00a      	beq.n	800237e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002368:	4b85      	ldr	r3, [pc, #532]	; (8002580 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800236a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800236e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002376:	4982      	ldr	r1, [pc, #520]	; (8002580 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002378:	4313      	orrs	r3, r2
 800237a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002386:	2b00      	cmp	r3, #0
 8002388:	d00a      	beq.n	80023a0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800238a:	4b7d      	ldr	r3, [pc, #500]	; (8002580 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800238c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002390:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002398:	4979      	ldr	r1, [pc, #484]	; (8002580 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800239a:	4313      	orrs	r3, r2
 800239c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d00a      	beq.n	80023c2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80023ac:	4b74      	ldr	r3, [pc, #464]	; (8002580 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80023ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023b2:	f023 0203 	bic.w	r2, r3, #3
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023ba:	4971      	ldr	r1, [pc, #452]	; (8002580 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80023bc:	4313      	orrs	r3, r2
 80023be:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d00a      	beq.n	80023e4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80023ce:	4b6c      	ldr	r3, [pc, #432]	; (8002580 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80023d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023d4:	f023 020c 	bic.w	r2, r3, #12
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80023dc:	4968      	ldr	r1, [pc, #416]	; (8002580 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80023de:	4313      	orrs	r3, r2
 80023e0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d00a      	beq.n	8002406 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80023f0:	4b63      	ldr	r3, [pc, #396]	; (8002580 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80023f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023f6:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023fe:	4960      	ldr	r1, [pc, #384]	; (8002580 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002400:	4313      	orrs	r3, r2
 8002402:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800240e:	2b00      	cmp	r3, #0
 8002410:	d00a      	beq.n	8002428 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002412:	4b5b      	ldr	r3, [pc, #364]	; (8002580 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002414:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002418:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002420:	4957      	ldr	r1, [pc, #348]	; (8002580 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002422:	4313      	orrs	r3, r2
 8002424:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002430:	2b00      	cmp	r3, #0
 8002432:	d00a      	beq.n	800244a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002434:	4b52      	ldr	r3, [pc, #328]	; (8002580 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002436:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800243a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002442:	494f      	ldr	r1, [pc, #316]	; (8002580 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002444:	4313      	orrs	r3, r2
 8002446:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002452:	2b00      	cmp	r3, #0
 8002454:	d00a      	beq.n	800246c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8002456:	4b4a      	ldr	r3, [pc, #296]	; (8002580 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002458:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800245c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002464:	4946      	ldr	r1, [pc, #280]	; (8002580 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002466:	4313      	orrs	r3, r2
 8002468:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002474:	2b00      	cmp	r3, #0
 8002476:	d00a      	beq.n	800248e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8002478:	4b41      	ldr	r3, [pc, #260]	; (8002580 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800247a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800247e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002486:	493e      	ldr	r1, [pc, #248]	; (8002580 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002488:	4313      	orrs	r3, r2
 800248a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002496:	2b00      	cmp	r3, #0
 8002498:	d00a      	beq.n	80024b0 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800249a:	4b39      	ldr	r3, [pc, #228]	; (8002580 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800249c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80024a0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80024a8:	4935      	ldr	r1, [pc, #212]	; (8002580 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80024aa:	4313      	orrs	r3, r2
 80024ac:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d00a      	beq.n	80024d2 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80024bc:	4b30      	ldr	r3, [pc, #192]	; (8002580 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80024be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80024c2:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80024ca:	492d      	ldr	r1, [pc, #180]	; (8002580 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80024cc:	4313      	orrs	r3, r2
 80024ce:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d011      	beq.n	8002502 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80024de:	4b28      	ldr	r3, [pc, #160]	; (8002580 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80024e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80024e4:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80024ec:	4924      	ldr	r1, [pc, #144]	; (8002580 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80024ee:	4313      	orrs	r3, r2
 80024f0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80024f8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80024fc:	d101      	bne.n	8002502 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80024fe:	2301      	movs	r3, #1
 8002500:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f003 0308 	and.w	r3, r3, #8
 800250a:	2b00      	cmp	r3, #0
 800250c:	d001      	beq.n	8002512 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800250e:	2301      	movs	r3, #1
 8002510:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800251a:	2b00      	cmp	r3, #0
 800251c:	d00a      	beq.n	8002534 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800251e:	4b18      	ldr	r3, [pc, #96]	; (8002580 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002520:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002524:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800252c:	4914      	ldr	r1, [pc, #80]	; (8002580 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800252e:	4313      	orrs	r3, r2
 8002530:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800253c:	2b00      	cmp	r3, #0
 800253e:	d00b      	beq.n	8002558 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002540:	4b0f      	ldr	r3, [pc, #60]	; (8002580 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002542:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002546:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002550:	490b      	ldr	r1, [pc, #44]	; (8002580 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002552:	4313      	orrs	r3, r2
 8002554:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002560:	2b00      	cmp	r3, #0
 8002562:	d00f      	beq.n	8002584 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8002564:	4b06      	ldr	r3, [pc, #24]	; (8002580 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002566:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800256a:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002574:	4902      	ldr	r1, [pc, #8]	; (8002580 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002576:	4313      	orrs	r3, r2
 8002578:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800257c:	e002      	b.n	8002584 <HAL_RCCEx_PeriphCLKConfig+0x494>
 800257e:	bf00      	nop
 8002580:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800258c:	2b00      	cmp	r3, #0
 800258e:	d00b      	beq.n	80025a8 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002590:	4b8a      	ldr	r3, [pc, #552]	; (80027bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002592:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002596:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025a0:	4986      	ldr	r1, [pc, #536]	; (80027bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80025a2:	4313      	orrs	r3, r2
 80025a4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d00b      	beq.n	80025cc <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80025b4:	4b81      	ldr	r3, [pc, #516]	; (80027bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80025b6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80025ba:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80025c4:	497d      	ldr	r1, [pc, #500]	; (80027bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80025c6:	4313      	orrs	r3, r2
 80025c8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80025cc:	69fb      	ldr	r3, [r7, #28]
 80025ce:	2b01      	cmp	r3, #1
 80025d0:	d006      	beq.n	80025e0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025da:	2b00      	cmp	r3, #0
 80025dc:	f000 80d6 	beq.w	800278c <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80025e0:	4b76      	ldr	r3, [pc, #472]	; (80027bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	4a75      	ldr	r2, [pc, #468]	; (80027bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80025e6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80025ea:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80025ec:	f7fe fd90 	bl	8001110 <HAL_GetTick>
 80025f0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80025f2:	e008      	b.n	8002606 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80025f4:	f7fe fd8c 	bl	8001110 <HAL_GetTick>
 80025f8:	4602      	mov	r2, r0
 80025fa:	697b      	ldr	r3, [r7, #20]
 80025fc:	1ad3      	subs	r3, r2, r3
 80025fe:	2b64      	cmp	r3, #100	; 0x64
 8002600:	d901      	bls.n	8002606 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002602:	2303      	movs	r3, #3
 8002604:	e195      	b.n	8002932 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002606:	4b6d      	ldr	r3, [pc, #436]	; (80027bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800260e:	2b00      	cmp	r3, #0
 8002610:	d1f0      	bne.n	80025f4 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f003 0301 	and.w	r3, r3, #1
 800261a:	2b00      	cmp	r3, #0
 800261c:	d021      	beq.n	8002662 <HAL_RCCEx_PeriphCLKConfig+0x572>
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002622:	2b00      	cmp	r3, #0
 8002624:	d11d      	bne.n	8002662 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002626:	4b65      	ldr	r3, [pc, #404]	; (80027bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002628:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800262c:	0c1b      	lsrs	r3, r3, #16
 800262e:	f003 0303 	and.w	r3, r3, #3
 8002632:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002634:	4b61      	ldr	r3, [pc, #388]	; (80027bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002636:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800263a:	0e1b      	lsrs	r3, r3, #24
 800263c:	f003 030f 	and.w	r3, r3, #15
 8002640:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	685b      	ldr	r3, [r3, #4]
 8002646:	019a      	lsls	r2, r3, #6
 8002648:	693b      	ldr	r3, [r7, #16]
 800264a:	041b      	lsls	r3, r3, #16
 800264c:	431a      	orrs	r2, r3
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	061b      	lsls	r3, r3, #24
 8002652:	431a      	orrs	r2, r3
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	689b      	ldr	r3, [r3, #8]
 8002658:	071b      	lsls	r3, r3, #28
 800265a:	4958      	ldr	r1, [pc, #352]	; (80027bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800265c:	4313      	orrs	r3, r2
 800265e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800266a:	2b00      	cmp	r3, #0
 800266c:	d004      	beq.n	8002678 <HAL_RCCEx_PeriphCLKConfig+0x588>
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002672:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002676:	d00a      	beq.n	800268e <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002680:	2b00      	cmp	r3, #0
 8002682:	d02e      	beq.n	80026e2 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002688:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800268c:	d129      	bne.n	80026e2 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800268e:	4b4b      	ldr	r3, [pc, #300]	; (80027bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002690:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002694:	0c1b      	lsrs	r3, r3, #16
 8002696:	f003 0303 	and.w	r3, r3, #3
 800269a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800269c:	4b47      	ldr	r3, [pc, #284]	; (80027bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800269e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80026a2:	0f1b      	lsrs	r3, r3, #28
 80026a4:	f003 0307 	and.w	r3, r3, #7
 80026a8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	685b      	ldr	r3, [r3, #4]
 80026ae:	019a      	lsls	r2, r3, #6
 80026b0:	693b      	ldr	r3, [r7, #16]
 80026b2:	041b      	lsls	r3, r3, #16
 80026b4:	431a      	orrs	r2, r3
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	68db      	ldr	r3, [r3, #12]
 80026ba:	061b      	lsls	r3, r3, #24
 80026bc:	431a      	orrs	r2, r3
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	071b      	lsls	r3, r3, #28
 80026c2:	493e      	ldr	r1, [pc, #248]	; (80027bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80026c4:	4313      	orrs	r3, r2
 80026c6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80026ca:	4b3c      	ldr	r3, [pc, #240]	; (80027bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80026cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80026d0:	f023 021f 	bic.w	r2, r3, #31
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026d8:	3b01      	subs	r3, #1
 80026da:	4938      	ldr	r1, [pc, #224]	; (80027bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80026dc:	4313      	orrs	r3, r2
 80026de:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d01d      	beq.n	800272a <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80026ee:	4b33      	ldr	r3, [pc, #204]	; (80027bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80026f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80026f4:	0e1b      	lsrs	r3, r3, #24
 80026f6:	f003 030f 	and.w	r3, r3, #15
 80026fa:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80026fc:	4b2f      	ldr	r3, [pc, #188]	; (80027bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80026fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002702:	0f1b      	lsrs	r3, r3, #28
 8002704:	f003 0307 	and.w	r3, r3, #7
 8002708:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	685b      	ldr	r3, [r3, #4]
 800270e:	019a      	lsls	r2, r3, #6
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	691b      	ldr	r3, [r3, #16]
 8002714:	041b      	lsls	r3, r3, #16
 8002716:	431a      	orrs	r2, r3
 8002718:	693b      	ldr	r3, [r7, #16]
 800271a:	061b      	lsls	r3, r3, #24
 800271c:	431a      	orrs	r2, r3
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	071b      	lsls	r3, r3, #28
 8002722:	4926      	ldr	r1, [pc, #152]	; (80027bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002724:	4313      	orrs	r3, r2
 8002726:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002732:	2b00      	cmp	r3, #0
 8002734:	d011      	beq.n	800275a <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	685b      	ldr	r3, [r3, #4]
 800273a:	019a      	lsls	r2, r3, #6
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	691b      	ldr	r3, [r3, #16]
 8002740:	041b      	lsls	r3, r3, #16
 8002742:	431a      	orrs	r2, r3
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	68db      	ldr	r3, [r3, #12]
 8002748:	061b      	lsls	r3, r3, #24
 800274a:	431a      	orrs	r2, r3
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	689b      	ldr	r3, [r3, #8]
 8002750:	071b      	lsls	r3, r3, #28
 8002752:	491a      	ldr	r1, [pc, #104]	; (80027bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002754:	4313      	orrs	r3, r2
 8002756:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800275a:	4b18      	ldr	r3, [pc, #96]	; (80027bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	4a17      	ldr	r2, [pc, #92]	; (80027bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002760:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002764:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002766:	f7fe fcd3 	bl	8001110 <HAL_GetTick>
 800276a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800276c:	e008      	b.n	8002780 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800276e:	f7fe fccf 	bl	8001110 <HAL_GetTick>
 8002772:	4602      	mov	r2, r0
 8002774:	697b      	ldr	r3, [r7, #20]
 8002776:	1ad3      	subs	r3, r2, r3
 8002778:	2b64      	cmp	r3, #100	; 0x64
 800277a:	d901      	bls.n	8002780 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800277c:	2303      	movs	r3, #3
 800277e:	e0d8      	b.n	8002932 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002780:	4b0e      	ldr	r3, [pc, #56]	; (80027bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002788:	2b00      	cmp	r3, #0
 800278a:	d0f0      	beq.n	800276e <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800278c:	69bb      	ldr	r3, [r7, #24]
 800278e:	2b01      	cmp	r3, #1
 8002790:	f040 80ce 	bne.w	8002930 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8002794:	4b09      	ldr	r3, [pc, #36]	; (80027bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	4a08      	ldr	r2, [pc, #32]	; (80027bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800279a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800279e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80027a0:	f7fe fcb6 	bl	8001110 <HAL_GetTick>
 80027a4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80027a6:	e00b      	b.n	80027c0 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80027a8:	f7fe fcb2 	bl	8001110 <HAL_GetTick>
 80027ac:	4602      	mov	r2, r0
 80027ae:	697b      	ldr	r3, [r7, #20]
 80027b0:	1ad3      	subs	r3, r2, r3
 80027b2:	2b64      	cmp	r3, #100	; 0x64
 80027b4:	d904      	bls.n	80027c0 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80027b6:	2303      	movs	r3, #3
 80027b8:	e0bb      	b.n	8002932 <HAL_RCCEx_PeriphCLKConfig+0x842>
 80027ba:	bf00      	nop
 80027bc:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80027c0:	4b5e      	ldr	r3, [pc, #376]	; (800293c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80027c8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80027cc:	d0ec      	beq.n	80027a8 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d003      	beq.n	80027e2 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d009      	beq.n	80027f6 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d02e      	beq.n	800284c <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d12a      	bne.n	800284c <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80027f6:	4b51      	ldr	r3, [pc, #324]	; (800293c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80027f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027fc:	0c1b      	lsrs	r3, r3, #16
 80027fe:	f003 0303 	and.w	r3, r3, #3
 8002802:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002804:	4b4d      	ldr	r3, [pc, #308]	; (800293c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002806:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800280a:	0f1b      	lsrs	r3, r3, #28
 800280c:	f003 0307 	and.w	r3, r3, #7
 8002810:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	695b      	ldr	r3, [r3, #20]
 8002816:	019a      	lsls	r2, r3, #6
 8002818:	693b      	ldr	r3, [r7, #16]
 800281a:	041b      	lsls	r3, r3, #16
 800281c:	431a      	orrs	r2, r3
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	699b      	ldr	r3, [r3, #24]
 8002822:	061b      	lsls	r3, r3, #24
 8002824:	431a      	orrs	r2, r3
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	071b      	lsls	r3, r3, #28
 800282a:	4944      	ldr	r1, [pc, #272]	; (800293c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800282c:	4313      	orrs	r3, r2
 800282e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8002832:	4b42      	ldr	r3, [pc, #264]	; (800293c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002834:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002838:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002840:	3b01      	subs	r3, #1
 8002842:	021b      	lsls	r3, r3, #8
 8002844:	493d      	ldr	r1, [pc, #244]	; (800293c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002846:	4313      	orrs	r3, r2
 8002848:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002854:	2b00      	cmp	r3, #0
 8002856:	d022      	beq.n	800289e <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800285c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002860:	d11d      	bne.n	800289e <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002862:	4b36      	ldr	r3, [pc, #216]	; (800293c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002864:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002868:	0e1b      	lsrs	r3, r3, #24
 800286a:	f003 030f 	and.w	r3, r3, #15
 800286e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002870:	4b32      	ldr	r3, [pc, #200]	; (800293c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002872:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002876:	0f1b      	lsrs	r3, r3, #28
 8002878:	f003 0307 	and.w	r3, r3, #7
 800287c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	695b      	ldr	r3, [r3, #20]
 8002882:	019a      	lsls	r2, r3, #6
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	6a1b      	ldr	r3, [r3, #32]
 8002888:	041b      	lsls	r3, r3, #16
 800288a:	431a      	orrs	r2, r3
 800288c:	693b      	ldr	r3, [r7, #16]
 800288e:	061b      	lsls	r3, r3, #24
 8002890:	431a      	orrs	r2, r3
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	071b      	lsls	r3, r3, #28
 8002896:	4929      	ldr	r1, [pc, #164]	; (800293c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002898:	4313      	orrs	r3, r2
 800289a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f003 0308 	and.w	r3, r3, #8
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d028      	beq.n	80028fc <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80028aa:	4b24      	ldr	r3, [pc, #144]	; (800293c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80028ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028b0:	0e1b      	lsrs	r3, r3, #24
 80028b2:	f003 030f 	and.w	r3, r3, #15
 80028b6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80028b8:	4b20      	ldr	r3, [pc, #128]	; (800293c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80028ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028be:	0c1b      	lsrs	r3, r3, #16
 80028c0:	f003 0303 	and.w	r3, r3, #3
 80028c4:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	695b      	ldr	r3, [r3, #20]
 80028ca:	019a      	lsls	r2, r3, #6
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	041b      	lsls	r3, r3, #16
 80028d0:	431a      	orrs	r2, r3
 80028d2:	693b      	ldr	r3, [r7, #16]
 80028d4:	061b      	lsls	r3, r3, #24
 80028d6:	431a      	orrs	r2, r3
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	69db      	ldr	r3, [r3, #28]
 80028dc:	071b      	lsls	r3, r3, #28
 80028de:	4917      	ldr	r1, [pc, #92]	; (800293c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80028e0:	4313      	orrs	r3, r2
 80028e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80028e6:	4b15      	ldr	r3, [pc, #84]	; (800293c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80028e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80028ec:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028f4:	4911      	ldr	r1, [pc, #68]	; (800293c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80028f6:	4313      	orrs	r3, r2
 80028f8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80028fc:	4b0f      	ldr	r3, [pc, #60]	; (800293c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	4a0e      	ldr	r2, [pc, #56]	; (800293c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002902:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002906:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002908:	f7fe fc02 	bl	8001110 <HAL_GetTick>
 800290c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800290e:	e008      	b.n	8002922 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002910:	f7fe fbfe 	bl	8001110 <HAL_GetTick>
 8002914:	4602      	mov	r2, r0
 8002916:	697b      	ldr	r3, [r7, #20]
 8002918:	1ad3      	subs	r3, r2, r3
 800291a:	2b64      	cmp	r3, #100	; 0x64
 800291c:	d901      	bls.n	8002922 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800291e:	2303      	movs	r3, #3
 8002920:	e007      	b.n	8002932 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002922:	4b06      	ldr	r3, [pc, #24]	; (800293c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800292a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800292e:	d1ef      	bne.n	8002910 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8002930:	2300      	movs	r3, #0
}
 8002932:	4618      	mov	r0, r3
 8002934:	3720      	adds	r7, #32
 8002936:	46bd      	mov	sp, r7
 8002938:	bd80      	pop	{r7, pc}
 800293a:	bf00      	nop
 800293c:	40023800 	.word	0x40023800

08002940 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b084      	sub	sp, #16
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	2b00      	cmp	r3, #0
 800294c:	d101      	bne.n	8002952 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800294e:	2301      	movs	r3, #1
 8002950:	e09d      	b.n	8002a8e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002956:	2b00      	cmp	r3, #0
 8002958:	d108      	bne.n	800296c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	685b      	ldr	r3, [r3, #4]
 800295e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002962:	d009      	beq.n	8002978 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2200      	movs	r2, #0
 8002968:	61da      	str	r2, [r3, #28]
 800296a:	e005      	b.n	8002978 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	2200      	movs	r2, #0
 8002970:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	2200      	movs	r2, #0
 8002976:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	2200      	movs	r2, #0
 800297c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002984:	b2db      	uxtb	r3, r3
 8002986:	2b00      	cmp	r3, #0
 8002988:	d106      	bne.n	8002998 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	2200      	movs	r2, #0
 800298e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002992:	6878      	ldr	r0, [r7, #4]
 8002994:	f7fe f954 	bl	8000c40 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	2202      	movs	r2, #2
 800299c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	681a      	ldr	r2, [r3, #0]
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80029ae:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	68db      	ldr	r3, [r3, #12]
 80029b4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80029b8:	d902      	bls.n	80029c0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80029ba:	2300      	movs	r3, #0
 80029bc:	60fb      	str	r3, [r7, #12]
 80029be:	e002      	b.n	80029c6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80029c0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80029c4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	68db      	ldr	r3, [r3, #12]
 80029ca:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80029ce:	d007      	beq.n	80029e0 <HAL_SPI_Init+0xa0>
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	68db      	ldr	r3, [r3, #12]
 80029d4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80029d8:	d002      	beq.n	80029e0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	2200      	movs	r2, #0
 80029de:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	685b      	ldr	r3, [r3, #4]
 80029e4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	689b      	ldr	r3, [r3, #8]
 80029ec:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80029f0:	431a      	orrs	r2, r3
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	691b      	ldr	r3, [r3, #16]
 80029f6:	f003 0302 	and.w	r3, r3, #2
 80029fa:	431a      	orrs	r2, r3
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	695b      	ldr	r3, [r3, #20]
 8002a00:	f003 0301 	and.w	r3, r3, #1
 8002a04:	431a      	orrs	r2, r3
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	699b      	ldr	r3, [r3, #24]
 8002a0a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002a0e:	431a      	orrs	r2, r3
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	69db      	ldr	r3, [r3, #28]
 8002a14:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002a18:	431a      	orrs	r2, r3
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6a1b      	ldr	r3, [r3, #32]
 8002a1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a22:	ea42 0103 	orr.w	r1, r2, r3
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a2a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	430a      	orrs	r2, r1
 8002a34:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	699b      	ldr	r3, [r3, #24]
 8002a3a:	0c1b      	lsrs	r3, r3, #16
 8002a3c:	f003 0204 	and.w	r2, r3, #4
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a44:	f003 0310 	and.w	r3, r3, #16
 8002a48:	431a      	orrs	r2, r3
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a4e:	f003 0308 	and.w	r3, r3, #8
 8002a52:	431a      	orrs	r2, r3
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	68db      	ldr	r3, [r3, #12]
 8002a58:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8002a5c:	ea42 0103 	orr.w	r1, r2, r3
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	430a      	orrs	r2, r1
 8002a6c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	69da      	ldr	r2, [r3, #28]
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002a7c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	2200      	movs	r2, #0
 8002a82:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2201      	movs	r2, #1
 8002a88:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8002a8c:	2300      	movs	r3, #0
}
 8002a8e:	4618      	mov	r0, r3
 8002a90:	3710      	adds	r7, #16
 8002a92:	46bd      	mov	sp, r7
 8002a94:	bd80      	pop	{r7, pc}

08002a96 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002a96:	b580      	push	{r7, lr}
 8002a98:	b088      	sub	sp, #32
 8002a9a:	af02      	add	r7, sp, #8
 8002a9c:	60f8      	str	r0, [r7, #12]
 8002a9e:	60b9      	str	r1, [r7, #8]
 8002aa0:	603b      	str	r3, [r7, #0]
 8002aa2:	4613      	mov	r3, r2
 8002aa4:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002aa6:	2300      	movs	r3, #0
 8002aa8:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	685b      	ldr	r3, [r3, #4]
 8002aae:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002ab2:	d112      	bne.n	8002ada <HAL_SPI_Receive+0x44>
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	689b      	ldr	r3, [r3, #8]
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d10e      	bne.n	8002ada <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	2204      	movs	r2, #4
 8002ac0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8002ac4:	88fa      	ldrh	r2, [r7, #6]
 8002ac6:	683b      	ldr	r3, [r7, #0]
 8002ac8:	9300      	str	r3, [sp, #0]
 8002aca:	4613      	mov	r3, r2
 8002acc:	68ba      	ldr	r2, [r7, #8]
 8002ace:	68b9      	ldr	r1, [r7, #8]
 8002ad0:	68f8      	ldr	r0, [r7, #12]
 8002ad2:	f000 f910 	bl	8002cf6 <HAL_SPI_TransmitReceive>
 8002ad6:	4603      	mov	r3, r0
 8002ad8:	e109      	b.n	8002cee <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8002ae0:	2b01      	cmp	r3, #1
 8002ae2:	d101      	bne.n	8002ae8 <HAL_SPI_Receive+0x52>
 8002ae4:	2302      	movs	r3, #2
 8002ae6:	e102      	b.n	8002cee <HAL_SPI_Receive+0x258>
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	2201      	movs	r2, #1
 8002aec:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002af0:	f7fe fb0e 	bl	8001110 <HAL_GetTick>
 8002af4:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002afc:	b2db      	uxtb	r3, r3
 8002afe:	2b01      	cmp	r3, #1
 8002b00:	d002      	beq.n	8002b08 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8002b02:	2302      	movs	r3, #2
 8002b04:	75fb      	strb	r3, [r7, #23]
    goto error;
 8002b06:	e0e9      	b.n	8002cdc <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 8002b08:	68bb      	ldr	r3, [r7, #8]
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d002      	beq.n	8002b14 <HAL_SPI_Receive+0x7e>
 8002b0e:	88fb      	ldrh	r3, [r7, #6]
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d102      	bne.n	8002b1a <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8002b14:	2301      	movs	r3, #1
 8002b16:	75fb      	strb	r3, [r7, #23]
    goto error;
 8002b18:	e0e0      	b.n	8002cdc <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	2204      	movs	r2, #4
 8002b1e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	2200      	movs	r2, #0
 8002b26:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	68ba      	ldr	r2, [r7, #8]
 8002b2c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	88fa      	ldrh	r2, [r7, #6]
 8002b32:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	88fa      	ldrh	r2, [r7, #6]
 8002b3a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	2200      	movs	r2, #0
 8002b42:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	2200      	movs	r2, #0
 8002b48:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	2200      	movs	r2, #0
 8002b54:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	2200      	movs	r2, #0
 8002b5a:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	68db      	ldr	r3, [r3, #12]
 8002b60:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002b64:	d908      	bls.n	8002b78 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	685a      	ldr	r2, [r3, #4]
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002b74:	605a      	str	r2, [r3, #4]
 8002b76:	e007      	b.n	8002b88 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	685a      	ldr	r2, [r3, #4]
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002b86:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	689b      	ldr	r3, [r3, #8]
 8002b8c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002b90:	d10f      	bne.n	8002bb2 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	681a      	ldr	r2, [r3, #0]
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002ba0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	681a      	ldr	r2, [r3, #0]
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002bb0:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002bbc:	2b40      	cmp	r3, #64	; 0x40
 8002bbe:	d007      	beq.n	8002bd0 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	681a      	ldr	r2, [r3, #0]
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002bce:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	68db      	ldr	r3, [r3, #12]
 8002bd4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002bd8:	d867      	bhi.n	8002caa <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8002bda:	e030      	b.n	8002c3e <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	689b      	ldr	r3, [r3, #8]
 8002be2:	f003 0301 	and.w	r3, r3, #1
 8002be6:	2b01      	cmp	r3, #1
 8002be8:	d117      	bne.n	8002c1a <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f103 020c 	add.w	r2, r3, #12
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bf6:	7812      	ldrb	r2, [r2, #0]
 8002bf8:	b2d2      	uxtb	r2, r2
 8002bfa:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c00:	1c5a      	adds	r2, r3, #1
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002c0c:	b29b      	uxth	r3, r3
 8002c0e:	3b01      	subs	r3, #1
 8002c10:	b29a      	uxth	r2, r3
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8002c18:	e011      	b.n	8002c3e <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002c1a:	f7fe fa79 	bl	8001110 <HAL_GetTick>
 8002c1e:	4602      	mov	r2, r0
 8002c20:	693b      	ldr	r3, [r7, #16]
 8002c22:	1ad3      	subs	r3, r2, r3
 8002c24:	683a      	ldr	r2, [r7, #0]
 8002c26:	429a      	cmp	r2, r3
 8002c28:	d803      	bhi.n	8002c32 <HAL_SPI_Receive+0x19c>
 8002c2a:	683b      	ldr	r3, [r7, #0]
 8002c2c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002c30:	d102      	bne.n	8002c38 <HAL_SPI_Receive+0x1a2>
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d102      	bne.n	8002c3e <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 8002c38:	2303      	movs	r3, #3
 8002c3a:	75fb      	strb	r3, [r7, #23]
          goto error;
 8002c3c:	e04e      	b.n	8002cdc <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002c44:	b29b      	uxth	r3, r3
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d1c8      	bne.n	8002bdc <HAL_SPI_Receive+0x146>
 8002c4a:	e034      	b.n	8002cb6 <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	689b      	ldr	r3, [r3, #8]
 8002c52:	f003 0301 	and.w	r3, r3, #1
 8002c56:	2b01      	cmp	r3, #1
 8002c58:	d115      	bne.n	8002c86 <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	68da      	ldr	r2, [r3, #12]
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c64:	b292      	uxth	r2, r2
 8002c66:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c6c:	1c9a      	adds	r2, r3, #2
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002c78:	b29b      	uxth	r3, r3
 8002c7a:	3b01      	subs	r3, #1
 8002c7c:	b29a      	uxth	r2, r3
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8002c84:	e011      	b.n	8002caa <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002c86:	f7fe fa43 	bl	8001110 <HAL_GetTick>
 8002c8a:	4602      	mov	r2, r0
 8002c8c:	693b      	ldr	r3, [r7, #16]
 8002c8e:	1ad3      	subs	r3, r2, r3
 8002c90:	683a      	ldr	r2, [r7, #0]
 8002c92:	429a      	cmp	r2, r3
 8002c94:	d803      	bhi.n	8002c9e <HAL_SPI_Receive+0x208>
 8002c96:	683b      	ldr	r3, [r7, #0]
 8002c98:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002c9c:	d102      	bne.n	8002ca4 <HAL_SPI_Receive+0x20e>
 8002c9e:	683b      	ldr	r3, [r7, #0]
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d102      	bne.n	8002caa <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 8002ca4:	2303      	movs	r3, #3
 8002ca6:	75fb      	strb	r3, [r7, #23]
          goto error;
 8002ca8:	e018      	b.n	8002cdc <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002cb0:	b29b      	uxth	r3, r3
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d1ca      	bne.n	8002c4c <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002cb6:	693a      	ldr	r2, [r7, #16]
 8002cb8:	6839      	ldr	r1, [r7, #0]
 8002cba:	68f8      	ldr	r0, [r7, #12]
 8002cbc:	f000 fd28 	bl	8003710 <SPI_EndRxTransaction>
 8002cc0:	4603      	mov	r3, r0
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d002      	beq.n	8002ccc <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	2220      	movs	r2, #32
 8002cca:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d002      	beq.n	8002cda <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 8002cd4:	2301      	movs	r3, #1
 8002cd6:	75fb      	strb	r3, [r7, #23]
 8002cd8:	e000      	b.n	8002cdc <HAL_SPI_Receive+0x246>
  }

error :
 8002cda:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	2201      	movs	r2, #1
 8002ce0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8002cec:	7dfb      	ldrb	r3, [r7, #23]
}
 8002cee:	4618      	mov	r0, r3
 8002cf0:	3718      	adds	r7, #24
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	bd80      	pop	{r7, pc}

08002cf6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8002cf6:	b580      	push	{r7, lr}
 8002cf8:	b08a      	sub	sp, #40	; 0x28
 8002cfa:	af00      	add	r7, sp, #0
 8002cfc:	60f8      	str	r0, [r7, #12]
 8002cfe:	60b9      	str	r1, [r7, #8]
 8002d00:	607a      	str	r2, [r7, #4]
 8002d02:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002d04:	2301      	movs	r3, #1
 8002d06:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8002d08:	2300      	movs	r3, #0
 8002d0a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8002d14:	2b01      	cmp	r3, #1
 8002d16:	d101      	bne.n	8002d1c <HAL_SPI_TransmitReceive+0x26>
 8002d18:	2302      	movs	r3, #2
 8002d1a:	e1fb      	b.n	8003114 <HAL_SPI_TransmitReceive+0x41e>
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	2201      	movs	r2, #1
 8002d20:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002d24:	f7fe f9f4 	bl	8001110 <HAL_GetTick>
 8002d28:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002d30:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	685b      	ldr	r3, [r3, #4]
 8002d36:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8002d38:	887b      	ldrh	r3, [r7, #2]
 8002d3a:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8002d3c:	887b      	ldrh	r3, [r7, #2]
 8002d3e:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002d40:	7efb      	ldrb	r3, [r7, #27]
 8002d42:	2b01      	cmp	r3, #1
 8002d44:	d00e      	beq.n	8002d64 <HAL_SPI_TransmitReceive+0x6e>
 8002d46:	697b      	ldr	r3, [r7, #20]
 8002d48:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002d4c:	d106      	bne.n	8002d5c <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	689b      	ldr	r3, [r3, #8]
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d102      	bne.n	8002d5c <HAL_SPI_TransmitReceive+0x66>
 8002d56:	7efb      	ldrb	r3, [r7, #27]
 8002d58:	2b04      	cmp	r3, #4
 8002d5a:	d003      	beq.n	8002d64 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8002d5c:	2302      	movs	r3, #2
 8002d5e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8002d62:	e1cd      	b.n	8003100 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002d64:	68bb      	ldr	r3, [r7, #8]
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d005      	beq.n	8002d76 <HAL_SPI_TransmitReceive+0x80>
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d002      	beq.n	8002d76 <HAL_SPI_TransmitReceive+0x80>
 8002d70:	887b      	ldrh	r3, [r7, #2]
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d103      	bne.n	8002d7e <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8002d76:	2301      	movs	r3, #1
 8002d78:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8002d7c:	e1c0      	b.n	8003100 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002d84:	b2db      	uxtb	r3, r3
 8002d86:	2b04      	cmp	r3, #4
 8002d88:	d003      	beq.n	8002d92 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	2205      	movs	r2, #5
 8002d8e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	2200      	movs	r2, #0
 8002d96:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	687a      	ldr	r2, [r7, #4]
 8002d9c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	887a      	ldrh	r2, [r7, #2]
 8002da2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	887a      	ldrh	r2, [r7, #2]
 8002daa:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	68ba      	ldr	r2, [r7, #8]
 8002db2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	887a      	ldrh	r2, [r7, #2]
 8002db8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	887a      	ldrh	r2, [r7, #2]
 8002dbe:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	2200      	movs	r2, #0
 8002dca:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	68db      	ldr	r3, [r3, #12]
 8002dd0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002dd4:	d802      	bhi.n	8002ddc <HAL_SPI_TransmitReceive+0xe6>
 8002dd6:	8a3b      	ldrh	r3, [r7, #16]
 8002dd8:	2b01      	cmp	r3, #1
 8002dda:	d908      	bls.n	8002dee <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	685a      	ldr	r2, [r3, #4]
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002dea:	605a      	str	r2, [r3, #4]
 8002dec:	e007      	b.n	8002dfe <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	685a      	ldr	r2, [r3, #4]
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002dfc:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e08:	2b40      	cmp	r3, #64	; 0x40
 8002e0a:	d007      	beq.n	8002e1c <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	681a      	ldr	r2, [r3, #0]
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002e1a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	68db      	ldr	r3, [r3, #12]
 8002e20:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002e24:	d97c      	bls.n	8002f20 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	685b      	ldr	r3, [r3, #4]
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d002      	beq.n	8002e34 <HAL_SPI_TransmitReceive+0x13e>
 8002e2e:	8a7b      	ldrh	r3, [r7, #18]
 8002e30:	2b01      	cmp	r3, #1
 8002e32:	d169      	bne.n	8002f08 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e38:	881a      	ldrh	r2, [r3, #0]
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e44:	1c9a      	adds	r2, r3, #2
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002e4e:	b29b      	uxth	r3, r3
 8002e50:	3b01      	subs	r3, #1
 8002e52:	b29a      	uxth	r2, r3
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002e58:	e056      	b.n	8002f08 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	689b      	ldr	r3, [r3, #8]
 8002e60:	f003 0302 	and.w	r3, r3, #2
 8002e64:	2b02      	cmp	r3, #2
 8002e66:	d11b      	bne.n	8002ea0 <HAL_SPI_TransmitReceive+0x1aa>
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002e6c:	b29b      	uxth	r3, r3
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d016      	beq.n	8002ea0 <HAL_SPI_TransmitReceive+0x1aa>
 8002e72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e74:	2b01      	cmp	r3, #1
 8002e76:	d113      	bne.n	8002ea0 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e7c:	881a      	ldrh	r2, [r3, #0]
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e88:	1c9a      	adds	r2, r3, #2
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002e92:	b29b      	uxth	r3, r3
 8002e94:	3b01      	subs	r3, #1
 8002e96:	b29a      	uxth	r2, r3
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	689b      	ldr	r3, [r3, #8]
 8002ea6:	f003 0301 	and.w	r3, r3, #1
 8002eaa:	2b01      	cmp	r3, #1
 8002eac:	d11c      	bne.n	8002ee8 <HAL_SPI_TransmitReceive+0x1f2>
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002eb4:	b29b      	uxth	r3, r3
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d016      	beq.n	8002ee8 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	68da      	ldr	r2, [r3, #12]
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ec4:	b292      	uxth	r2, r2
 8002ec6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ecc:	1c9a      	adds	r2, r3, #2
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002ed8:	b29b      	uxth	r3, r3
 8002eda:	3b01      	subs	r3, #1
 8002edc:	b29a      	uxth	r2, r3
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002ee4:	2301      	movs	r3, #1
 8002ee6:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002ee8:	f7fe f912 	bl	8001110 <HAL_GetTick>
 8002eec:	4602      	mov	r2, r0
 8002eee:	69fb      	ldr	r3, [r7, #28]
 8002ef0:	1ad3      	subs	r3, r2, r3
 8002ef2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002ef4:	429a      	cmp	r2, r3
 8002ef6:	d807      	bhi.n	8002f08 <HAL_SPI_TransmitReceive+0x212>
 8002ef8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002efa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002efe:	d003      	beq.n	8002f08 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8002f00:	2303      	movs	r3, #3
 8002f02:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8002f06:	e0fb      	b.n	8003100 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002f0c:	b29b      	uxth	r3, r3
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d1a3      	bne.n	8002e5a <HAL_SPI_TransmitReceive+0x164>
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002f18:	b29b      	uxth	r3, r3
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d19d      	bne.n	8002e5a <HAL_SPI_TransmitReceive+0x164>
 8002f1e:	e0df      	b.n	80030e0 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	685b      	ldr	r3, [r3, #4]
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d003      	beq.n	8002f30 <HAL_SPI_TransmitReceive+0x23a>
 8002f28:	8a7b      	ldrh	r3, [r7, #18]
 8002f2a:	2b01      	cmp	r3, #1
 8002f2c:	f040 80cb 	bne.w	80030c6 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002f34:	b29b      	uxth	r3, r3
 8002f36:	2b01      	cmp	r3, #1
 8002f38:	d912      	bls.n	8002f60 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f3e:	881a      	ldrh	r2, [r3, #0]
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f4a:	1c9a      	adds	r2, r3, #2
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002f54:	b29b      	uxth	r3, r3
 8002f56:	3b02      	subs	r3, #2
 8002f58:	b29a      	uxth	r2, r3
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002f5e:	e0b2      	b.n	80030c6 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	330c      	adds	r3, #12
 8002f6a:	7812      	ldrb	r2, [r2, #0]
 8002f6c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f72:	1c5a      	adds	r2, r3, #1
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002f7c:	b29b      	uxth	r3, r3
 8002f7e:	3b01      	subs	r3, #1
 8002f80:	b29a      	uxth	r2, r3
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002f86:	e09e      	b.n	80030c6 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	689b      	ldr	r3, [r3, #8]
 8002f8e:	f003 0302 	and.w	r3, r3, #2
 8002f92:	2b02      	cmp	r3, #2
 8002f94:	d134      	bne.n	8003000 <HAL_SPI_TransmitReceive+0x30a>
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002f9a:	b29b      	uxth	r3, r3
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d02f      	beq.n	8003000 <HAL_SPI_TransmitReceive+0x30a>
 8002fa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fa2:	2b01      	cmp	r3, #1
 8002fa4:	d12c      	bne.n	8003000 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002faa:	b29b      	uxth	r3, r3
 8002fac:	2b01      	cmp	r3, #1
 8002fae:	d912      	bls.n	8002fd6 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fb4:	881a      	ldrh	r2, [r3, #0]
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fc0:	1c9a      	adds	r2, r3, #2
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002fca:	b29b      	uxth	r3, r3
 8002fcc:	3b02      	subs	r3, #2
 8002fce:	b29a      	uxth	r2, r3
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002fd4:	e012      	b.n	8002ffc <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	330c      	adds	r3, #12
 8002fe0:	7812      	ldrb	r2, [r2, #0]
 8002fe2:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fe8:	1c5a      	adds	r2, r3, #1
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002ff2:	b29b      	uxth	r3, r3
 8002ff4:	3b01      	subs	r3, #1
 8002ff6:	b29a      	uxth	r2, r3
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002ffc:	2300      	movs	r3, #0
 8002ffe:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	689b      	ldr	r3, [r3, #8]
 8003006:	f003 0301 	and.w	r3, r3, #1
 800300a:	2b01      	cmp	r3, #1
 800300c:	d148      	bne.n	80030a0 <HAL_SPI_TransmitReceive+0x3aa>
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003014:	b29b      	uxth	r3, r3
 8003016:	2b00      	cmp	r3, #0
 8003018:	d042      	beq.n	80030a0 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003020:	b29b      	uxth	r3, r3
 8003022:	2b01      	cmp	r3, #1
 8003024:	d923      	bls.n	800306e <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	68da      	ldr	r2, [r3, #12]
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003030:	b292      	uxth	r2, r2
 8003032:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003038:	1c9a      	adds	r2, r3, #2
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003044:	b29b      	uxth	r3, r3
 8003046:	3b02      	subs	r3, #2
 8003048:	b29a      	uxth	r2, r3
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003056:	b29b      	uxth	r3, r3
 8003058:	2b01      	cmp	r3, #1
 800305a:	d81f      	bhi.n	800309c <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	685a      	ldr	r2, [r3, #4]
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800306a:	605a      	str	r2, [r3, #4]
 800306c:	e016      	b.n	800309c <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f103 020c 	add.w	r2, r3, #12
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800307a:	7812      	ldrb	r2, [r2, #0]
 800307c:	b2d2      	uxtb	r2, r2
 800307e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003084:	1c5a      	adds	r2, r3, #1
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003090:	b29b      	uxth	r3, r3
 8003092:	3b01      	subs	r3, #1
 8003094:	b29a      	uxth	r2, r3
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800309c:	2301      	movs	r3, #1
 800309e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80030a0:	f7fe f836 	bl	8001110 <HAL_GetTick>
 80030a4:	4602      	mov	r2, r0
 80030a6:	69fb      	ldr	r3, [r7, #28]
 80030a8:	1ad3      	subs	r3, r2, r3
 80030aa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80030ac:	429a      	cmp	r2, r3
 80030ae:	d803      	bhi.n	80030b8 <HAL_SPI_TransmitReceive+0x3c2>
 80030b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030b2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80030b6:	d102      	bne.n	80030be <HAL_SPI_TransmitReceive+0x3c8>
 80030b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d103      	bne.n	80030c6 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 80030be:	2303      	movs	r3, #3
 80030c0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80030c4:	e01c      	b.n	8003100 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80030ca:	b29b      	uxth	r3, r3
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	f47f af5b 	bne.w	8002f88 <HAL_SPI_TransmitReceive+0x292>
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80030d8:	b29b      	uxth	r3, r3
 80030da:	2b00      	cmp	r3, #0
 80030dc:	f47f af54 	bne.w	8002f88 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80030e0:	69fa      	ldr	r2, [r7, #28]
 80030e2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80030e4:	68f8      	ldr	r0, [r7, #12]
 80030e6:	f000 fb8f 	bl	8003808 <SPI_EndRxTxTransaction>
 80030ea:	4603      	mov	r3, r0
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d006      	beq.n	80030fe <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 80030f0:	2301      	movs	r3, #1
 80030f2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	2220      	movs	r2, #32
 80030fa:	661a      	str	r2, [r3, #96]	; 0x60
 80030fc:	e000      	b.n	8003100 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 80030fe:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	2201      	movs	r2, #1
 8003104:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	2200      	movs	r2, #0
 800310c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8003110:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8003114:	4618      	mov	r0, r3
 8003116:	3728      	adds	r7, #40	; 0x28
 8003118:	46bd      	mov	sp, r7
 800311a:	bd80      	pop	{r7, pc}

0800311c <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800311c:	b480      	push	{r7}
 800311e:	b087      	sub	sp, #28
 8003120:	af00      	add	r7, sp, #0
 8003122:	60f8      	str	r0, [r7, #12]
 8003124:	60b9      	str	r1, [r7, #8]
 8003126:	4613      	mov	r3, r2
 8003128:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800312a:	2300      	movs	r3, #0
 800312c:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003134:	2b01      	cmp	r3, #1
 8003136:	d101      	bne.n	800313c <HAL_SPI_Transmit_IT+0x20>
 8003138:	2302      	movs	r3, #2
 800313a:	e072      	b.n	8003222 <HAL_SPI_Transmit_IT+0x106>
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	2201      	movs	r2, #1
 8003140:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  if ((pData == NULL) || (Size == 0U))
 8003144:	68bb      	ldr	r3, [r7, #8]
 8003146:	2b00      	cmp	r3, #0
 8003148:	d002      	beq.n	8003150 <HAL_SPI_Transmit_IT+0x34>
 800314a:	88fb      	ldrh	r3, [r7, #6]
 800314c:	2b00      	cmp	r3, #0
 800314e:	d102      	bne.n	8003156 <HAL_SPI_Transmit_IT+0x3a>
  {
    errorcode = HAL_ERROR;
 8003150:	2301      	movs	r3, #1
 8003152:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003154:	e060      	b.n	8003218 <HAL_SPI_Transmit_IT+0xfc>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800315c:	b2db      	uxtb	r3, r3
 800315e:	2b01      	cmp	r3, #1
 8003160:	d002      	beq.n	8003168 <HAL_SPI_Transmit_IT+0x4c>
  {
    errorcode = HAL_BUSY;
 8003162:	2302      	movs	r3, #2
 8003164:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003166:	e057      	b.n	8003218 <HAL_SPI_Transmit_IT+0xfc>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	2203      	movs	r2, #3
 800316c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	2200      	movs	r2, #0
 8003174:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	68ba      	ldr	r2, [r7, #8]
 800317a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	88fa      	ldrh	r2, [r7, #6]
 8003180:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	88fa      	ldrh	r2, [r7, #6]
 8003186:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	2200      	movs	r2, #0
 800318c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	2200      	movs	r2, #0
 8003192:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	2200      	movs	r2, #0
 800319a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxISR       = NULL;
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	2200      	movs	r2, #0
 80031a2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	68db      	ldr	r3, [r3, #12]
 80031a8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80031ac:	d903      	bls.n	80031b6 <HAL_SPI_Transmit_IT+0x9a>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	4a1f      	ldr	r2, [pc, #124]	; (8003230 <HAL_SPI_Transmit_IT+0x114>)
 80031b2:	651a      	str	r2, [r3, #80]	; 0x50
 80031b4:	e002      	b.n	80031bc <HAL_SPI_Transmit_IT+0xa0>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	4a1e      	ldr	r2, [pc, #120]	; (8003234 <HAL_SPI_Transmit_IT+0x118>)
 80031ba:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	689b      	ldr	r3, [r3, #8]
 80031c0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80031c4:	d10f      	bne.n	80031e6 <HAL_SPI_Transmit_IT+0xca>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	681a      	ldr	r2, [r3, #0]
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80031d4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	681a      	ldr	r2, [r3, #0]
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80031e4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	685a      	ldr	r2, [r3, #4]
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f042 02a0 	orr.w	r2, r2, #160	; 0xa0
 80031f4:	605a      	str	r2, [r3, #4]


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003200:	2b40      	cmp	r3, #64	; 0x40
 8003202:	d008      	beq.n	8003216 <HAL_SPI_Transmit_IT+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	681a      	ldr	r2, [r3, #0]
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003212:	601a      	str	r2, [r3, #0]
 8003214:	e000      	b.n	8003218 <HAL_SPI_Transmit_IT+0xfc>
  }

error :
 8003216:	bf00      	nop
  __HAL_UNLOCK(hspi);
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	2200      	movs	r2, #0
 800321c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8003220:	7dfb      	ldrb	r3, [r7, #23]
}
 8003222:	4618      	mov	r0, r3
 8003224:	371c      	adds	r7, #28
 8003226:	46bd      	mov	sp, r7
 8003228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322c:	4770      	bx	lr
 800322e:	bf00      	nop
 8003230:	08003491 	.word	0x08003491
 8003234:	0800344b 	.word	0x0800344b

08003238 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	b088      	sub	sp, #32
 800323c:	af00      	add	r7, sp, #0
 800323e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	685b      	ldr	r3, [r3, #4]
 8003246:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	689b      	ldr	r3, [r3, #8]
 800324e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003250:	69bb      	ldr	r3, [r7, #24]
 8003252:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003256:	2b00      	cmp	r3, #0
 8003258:	d10e      	bne.n	8003278 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800325a:	69bb      	ldr	r3, [r7, #24]
 800325c:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003260:	2b00      	cmp	r3, #0
 8003262:	d009      	beq.n	8003278 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003264:	69fb      	ldr	r3, [r7, #28]
 8003266:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800326a:	2b00      	cmp	r3, #0
 800326c:	d004      	beq.n	8003278 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003272:	6878      	ldr	r0, [r7, #4]
 8003274:	4798      	blx	r3
    return;
 8003276:	e0ce      	b.n	8003416 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8003278:	69bb      	ldr	r3, [r7, #24]
 800327a:	f003 0302 	and.w	r3, r3, #2
 800327e:	2b00      	cmp	r3, #0
 8003280:	d009      	beq.n	8003296 <HAL_SPI_IRQHandler+0x5e>
 8003282:	69fb      	ldr	r3, [r7, #28]
 8003284:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003288:	2b00      	cmp	r3, #0
 800328a:	d004      	beq.n	8003296 <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003290:	6878      	ldr	r0, [r7, #4]
 8003292:	4798      	blx	r3
    return;
 8003294:	e0bf      	b.n	8003416 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003296:	69bb      	ldr	r3, [r7, #24]
 8003298:	f003 0320 	and.w	r3, r3, #32
 800329c:	2b00      	cmp	r3, #0
 800329e:	d10a      	bne.n	80032b6 <HAL_SPI_IRQHandler+0x7e>
 80032a0:	69bb      	ldr	r3, [r7, #24]
 80032a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d105      	bne.n	80032b6 <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80032aa:	69bb      	ldr	r3, [r7, #24]
 80032ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	f000 80b0 	beq.w	8003416 <HAL_SPI_IRQHandler+0x1de>
 80032b6:	69fb      	ldr	r3, [r7, #28]
 80032b8:	f003 0320 	and.w	r3, r3, #32
 80032bc:	2b00      	cmp	r3, #0
 80032be:	f000 80aa 	beq.w	8003416 <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80032c2:	69bb      	ldr	r3, [r7, #24]
 80032c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d023      	beq.n	8003314 <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80032d2:	b2db      	uxtb	r3, r3
 80032d4:	2b03      	cmp	r3, #3
 80032d6:	d011      	beq.n	80032fc <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80032dc:	f043 0204 	orr.w	r2, r3, #4
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80032e4:	2300      	movs	r3, #0
 80032e6:	617b      	str	r3, [r7, #20]
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	68db      	ldr	r3, [r3, #12]
 80032ee:	617b      	str	r3, [r7, #20]
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	689b      	ldr	r3, [r3, #8]
 80032f6:	617b      	str	r3, [r7, #20]
 80032f8:	697b      	ldr	r3, [r7, #20]
 80032fa:	e00b      	b.n	8003314 <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80032fc:	2300      	movs	r3, #0
 80032fe:	613b      	str	r3, [r7, #16]
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	68db      	ldr	r3, [r3, #12]
 8003306:	613b      	str	r3, [r7, #16]
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	689b      	ldr	r3, [r3, #8]
 800330e:	613b      	str	r3, [r7, #16]
 8003310:	693b      	ldr	r3, [r7, #16]
        return;
 8003312:	e080      	b.n	8003416 <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8003314:	69bb      	ldr	r3, [r7, #24]
 8003316:	f003 0320 	and.w	r3, r3, #32
 800331a:	2b00      	cmp	r3, #0
 800331c:	d014      	beq.n	8003348 <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003322:	f043 0201 	orr.w	r2, r3, #1
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800332a:	2300      	movs	r3, #0
 800332c:	60fb      	str	r3, [r7, #12]
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	689b      	ldr	r3, [r3, #8]
 8003334:	60fb      	str	r3, [r7, #12]
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	681a      	ldr	r2, [r3, #0]
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003344:	601a      	str	r2, [r3, #0]
 8003346:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8003348:	69bb      	ldr	r3, [r7, #24]
 800334a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800334e:	2b00      	cmp	r3, #0
 8003350:	d00c      	beq.n	800336c <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003356:	f043 0208 	orr.w	r2, r3, #8
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800335e:	2300      	movs	r3, #0
 8003360:	60bb      	str	r3, [r7, #8]
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	689b      	ldr	r3, [r3, #8]
 8003368:	60bb      	str	r3, [r7, #8]
 800336a:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003370:	2b00      	cmp	r3, #0
 8003372:	d04f      	beq.n	8003414 <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	685a      	ldr	r2, [r3, #4]
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003382:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	2201      	movs	r2, #1
 8003388:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800338c:	69fb      	ldr	r3, [r7, #28]
 800338e:	f003 0302 	and.w	r3, r3, #2
 8003392:	2b00      	cmp	r3, #0
 8003394:	d104      	bne.n	80033a0 <HAL_SPI_IRQHandler+0x168>
 8003396:	69fb      	ldr	r3, [r7, #28]
 8003398:	f003 0301 	and.w	r3, r3, #1
 800339c:	2b00      	cmp	r3, #0
 800339e:	d034      	beq.n	800340a <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	685a      	ldr	r2, [r3, #4]
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f022 0203 	bic.w	r2, r2, #3
 80033ae:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d011      	beq.n	80033dc <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033bc:	4a17      	ldr	r2, [pc, #92]	; (800341c <HAL_SPI_IRQHandler+0x1e4>)
 80033be:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033c4:	4618      	mov	r0, r3
 80033c6:	f7fe f830 	bl	800142a <HAL_DMA_Abort_IT>
 80033ca:	4603      	mov	r3, r0
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d005      	beq.n	80033dc <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80033d4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d016      	beq.n	8003412 <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033e8:	4a0c      	ldr	r2, [pc, #48]	; (800341c <HAL_SPI_IRQHandler+0x1e4>)
 80033ea:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033f0:	4618      	mov	r0, r3
 80033f2:	f7fe f81a 	bl	800142a <HAL_DMA_Abort_IT>
 80033f6:	4603      	mov	r3, r0
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d00a      	beq.n	8003412 <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003400:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 8003408:	e003      	b.n	8003412 <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800340a:	6878      	ldr	r0, [r7, #4]
 800340c:	f7fd f926 	bl	800065c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8003410:	e000      	b.n	8003414 <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 8003412:	bf00      	nop
    return;
 8003414:	bf00      	nop
  }
}
 8003416:	3720      	adds	r7, #32
 8003418:	46bd      	mov	sp, r7
 800341a:	bd80      	pop	{r7, pc}
 800341c:	08003421 	.word	0x08003421

08003420 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003420:	b580      	push	{r7, lr}
 8003422:	b084      	sub	sp, #16
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800342c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	2200      	movs	r2, #0
 8003432:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	2200      	movs	r2, #0
 800343a:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800343c:	68f8      	ldr	r0, [r7, #12]
 800343e:	f7fd f90d 	bl	800065c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003442:	bf00      	nop
 8003444:	3710      	adds	r7, #16
 8003446:	46bd      	mov	sp, r7
 8003448:	bd80      	pop	{r7, pc}

0800344a <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800344a:	b580      	push	{r7, lr}
 800344c:	b082      	sub	sp, #8
 800344e:	af00      	add	r7, sp, #0
 8003450:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	330c      	adds	r3, #12
 800345c:	7812      	ldrb	r2, [r2, #0]
 800345e:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003464:	1c5a      	adds	r2, r3, #1
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount--;
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800346e:	b29b      	uxth	r3, r3
 8003470:	3b01      	subs	r3, #1
 8003472:	b29a      	uxth	r2, r3
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	87da      	strh	r2, [r3, #62]	; 0x3e

  if (hspi->TxXferCount == 0U)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800347c:	b29b      	uxth	r3, r3
 800347e:	2b00      	cmp	r3, #0
 8003480:	d102      	bne.n	8003488 <SPI_TxISR_8BIT+0x3e>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8003482:	6878      	ldr	r0, [r7, #4]
 8003484:	f000 fa2a 	bl	80038dc <SPI_CloseTx_ISR>
  }
}
 8003488:	bf00      	nop
 800348a:	3708      	adds	r7, #8
 800348c:	46bd      	mov	sp, r7
 800348e:	bd80      	pop	{r7, pc}

08003490 <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8003490:	b580      	push	{r7, lr}
 8003492:	b082      	sub	sp, #8
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800349c:	881a      	ldrh	r2, [r3, #0]
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034a8:	1c9a      	adds	r2, r3, #2
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount--;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80034b2:	b29b      	uxth	r3, r3
 80034b4:	3b01      	subs	r3, #1
 80034b6:	b29a      	uxth	r2, r3
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	87da      	strh	r2, [r3, #62]	; 0x3e

  if (hspi->TxXferCount == 0U)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80034c0:	b29b      	uxth	r3, r3
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d102      	bne.n	80034cc <SPI_TxISR_16BIT+0x3c>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 80034c6:	6878      	ldr	r0, [r7, #4]
 80034c8:	f000 fa08 	bl	80038dc <SPI_CloseTx_ISR>
  }
}
 80034cc:	bf00      	nop
 80034ce:	3708      	adds	r7, #8
 80034d0:	46bd      	mov	sp, r7
 80034d2:	bd80      	pop	{r7, pc}

080034d4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b088      	sub	sp, #32
 80034d8:	af00      	add	r7, sp, #0
 80034da:	60f8      	str	r0, [r7, #12]
 80034dc:	60b9      	str	r1, [r7, #8]
 80034de:	603b      	str	r3, [r7, #0]
 80034e0:	4613      	mov	r3, r2
 80034e2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80034e4:	f7fd fe14 	bl	8001110 <HAL_GetTick>
 80034e8:	4602      	mov	r2, r0
 80034ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80034ec:	1a9b      	subs	r3, r3, r2
 80034ee:	683a      	ldr	r2, [r7, #0]
 80034f0:	4413      	add	r3, r2
 80034f2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80034f4:	f7fd fe0c 	bl	8001110 <HAL_GetTick>
 80034f8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80034fa:	4b39      	ldr	r3, [pc, #228]	; (80035e0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	015b      	lsls	r3, r3, #5
 8003500:	0d1b      	lsrs	r3, r3, #20
 8003502:	69fa      	ldr	r2, [r7, #28]
 8003504:	fb02 f303 	mul.w	r3, r2, r3
 8003508:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800350a:	e054      	b.n	80035b6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800350c:	683b      	ldr	r3, [r7, #0]
 800350e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003512:	d050      	beq.n	80035b6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003514:	f7fd fdfc 	bl	8001110 <HAL_GetTick>
 8003518:	4602      	mov	r2, r0
 800351a:	69bb      	ldr	r3, [r7, #24]
 800351c:	1ad3      	subs	r3, r2, r3
 800351e:	69fa      	ldr	r2, [r7, #28]
 8003520:	429a      	cmp	r2, r3
 8003522:	d902      	bls.n	800352a <SPI_WaitFlagStateUntilTimeout+0x56>
 8003524:	69fb      	ldr	r3, [r7, #28]
 8003526:	2b00      	cmp	r3, #0
 8003528:	d13d      	bne.n	80035a6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	685a      	ldr	r2, [r3, #4]
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003538:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	685b      	ldr	r3, [r3, #4]
 800353e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003542:	d111      	bne.n	8003568 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	689b      	ldr	r3, [r3, #8]
 8003548:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800354c:	d004      	beq.n	8003558 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	689b      	ldr	r3, [r3, #8]
 8003552:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003556:	d107      	bne.n	8003568 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	681a      	ldr	r2, [r3, #0]
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003566:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800356c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003570:	d10f      	bne.n	8003592 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	681a      	ldr	r2, [r3, #0]
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003580:	601a      	str	r2, [r3, #0]
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	681a      	ldr	r2, [r3, #0]
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003590:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	2201      	movs	r2, #1
 8003596:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	2200      	movs	r2, #0
 800359e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80035a2:	2303      	movs	r3, #3
 80035a4:	e017      	b.n	80035d6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80035a6:	697b      	ldr	r3, [r7, #20]
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d101      	bne.n	80035b0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80035ac:	2300      	movs	r3, #0
 80035ae:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80035b0:	697b      	ldr	r3, [r7, #20]
 80035b2:	3b01      	subs	r3, #1
 80035b4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	689a      	ldr	r2, [r3, #8]
 80035bc:	68bb      	ldr	r3, [r7, #8]
 80035be:	4013      	ands	r3, r2
 80035c0:	68ba      	ldr	r2, [r7, #8]
 80035c2:	429a      	cmp	r2, r3
 80035c4:	bf0c      	ite	eq
 80035c6:	2301      	moveq	r3, #1
 80035c8:	2300      	movne	r3, #0
 80035ca:	b2db      	uxtb	r3, r3
 80035cc:	461a      	mov	r2, r3
 80035ce:	79fb      	ldrb	r3, [r7, #7]
 80035d0:	429a      	cmp	r2, r3
 80035d2:	d19b      	bne.n	800350c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80035d4:	2300      	movs	r3, #0
}
 80035d6:	4618      	mov	r0, r3
 80035d8:	3720      	adds	r7, #32
 80035da:	46bd      	mov	sp, r7
 80035dc:	bd80      	pop	{r7, pc}
 80035de:	bf00      	nop
 80035e0:	20000024 	.word	0x20000024

080035e4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80035e4:	b580      	push	{r7, lr}
 80035e6:	b08a      	sub	sp, #40	; 0x28
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	60f8      	str	r0, [r7, #12]
 80035ec:	60b9      	str	r1, [r7, #8]
 80035ee:	607a      	str	r2, [r7, #4]
 80035f0:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80035f2:	2300      	movs	r3, #0
 80035f4:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80035f6:	f7fd fd8b 	bl	8001110 <HAL_GetTick>
 80035fa:	4602      	mov	r2, r0
 80035fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035fe:	1a9b      	subs	r3, r3, r2
 8003600:	683a      	ldr	r2, [r7, #0]
 8003602:	4413      	add	r3, r2
 8003604:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8003606:	f7fd fd83 	bl	8001110 <HAL_GetTick>
 800360a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	330c      	adds	r3, #12
 8003612:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003614:	4b3d      	ldr	r3, [pc, #244]	; (800370c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8003616:	681a      	ldr	r2, [r3, #0]
 8003618:	4613      	mov	r3, r2
 800361a:	009b      	lsls	r3, r3, #2
 800361c:	4413      	add	r3, r2
 800361e:	00da      	lsls	r2, r3, #3
 8003620:	1ad3      	subs	r3, r2, r3
 8003622:	0d1b      	lsrs	r3, r3, #20
 8003624:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003626:	fb02 f303 	mul.w	r3, r2, r3
 800362a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800362c:	e060      	b.n	80036f0 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800362e:	68bb      	ldr	r3, [r7, #8]
 8003630:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8003634:	d107      	bne.n	8003646 <SPI_WaitFifoStateUntilTimeout+0x62>
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	2b00      	cmp	r3, #0
 800363a:	d104      	bne.n	8003646 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800363c:	69fb      	ldr	r3, [r7, #28]
 800363e:	781b      	ldrb	r3, [r3, #0]
 8003640:	b2db      	uxtb	r3, r3
 8003642:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003644:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8003646:	683b      	ldr	r3, [r7, #0]
 8003648:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800364c:	d050      	beq.n	80036f0 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800364e:	f7fd fd5f 	bl	8001110 <HAL_GetTick>
 8003652:	4602      	mov	r2, r0
 8003654:	6a3b      	ldr	r3, [r7, #32]
 8003656:	1ad3      	subs	r3, r2, r3
 8003658:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800365a:	429a      	cmp	r2, r3
 800365c:	d902      	bls.n	8003664 <SPI_WaitFifoStateUntilTimeout+0x80>
 800365e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003660:	2b00      	cmp	r3, #0
 8003662:	d13d      	bne.n	80036e0 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	685a      	ldr	r2, [r3, #4]
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003672:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	685b      	ldr	r3, [r3, #4]
 8003678:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800367c:	d111      	bne.n	80036a2 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	689b      	ldr	r3, [r3, #8]
 8003682:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003686:	d004      	beq.n	8003692 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	689b      	ldr	r3, [r3, #8]
 800368c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003690:	d107      	bne.n	80036a2 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	681a      	ldr	r2, [r3, #0]
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80036a0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036a6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80036aa:	d10f      	bne.n	80036cc <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	681a      	ldr	r2, [r3, #0]
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80036ba:	601a      	str	r2, [r3, #0]
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	681a      	ldr	r2, [r3, #0]
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80036ca:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	2201      	movs	r2, #1
 80036d0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	2200      	movs	r2, #0
 80036d8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80036dc:	2303      	movs	r3, #3
 80036de:	e010      	b.n	8003702 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80036e0:	69bb      	ldr	r3, [r7, #24]
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d101      	bne.n	80036ea <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80036e6:	2300      	movs	r3, #0
 80036e8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 80036ea:	69bb      	ldr	r3, [r7, #24]
 80036ec:	3b01      	subs	r3, #1
 80036ee:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	689a      	ldr	r2, [r3, #8]
 80036f6:	68bb      	ldr	r3, [r7, #8]
 80036f8:	4013      	ands	r3, r2
 80036fa:	687a      	ldr	r2, [r7, #4]
 80036fc:	429a      	cmp	r2, r3
 80036fe:	d196      	bne.n	800362e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8003700:	2300      	movs	r3, #0
}
 8003702:	4618      	mov	r0, r3
 8003704:	3728      	adds	r7, #40	; 0x28
 8003706:	46bd      	mov	sp, r7
 8003708:	bd80      	pop	{r7, pc}
 800370a:	bf00      	nop
 800370c:	20000024 	.word	0x20000024

08003710 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003710:	b580      	push	{r7, lr}
 8003712:	b088      	sub	sp, #32
 8003714:	af02      	add	r7, sp, #8
 8003716:	60f8      	str	r0, [r7, #12]
 8003718:	60b9      	str	r1, [r7, #8]
 800371a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	685b      	ldr	r3, [r3, #4]
 8003720:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003724:	d111      	bne.n	800374a <SPI_EndRxTransaction+0x3a>
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	689b      	ldr	r3, [r3, #8]
 800372a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800372e:	d004      	beq.n	800373a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	689b      	ldr	r3, [r3, #8]
 8003734:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003738:	d107      	bne.n	800374a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	681a      	ldr	r2, [r3, #0]
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003748:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	685b      	ldr	r3, [r3, #4]
 800374e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003752:	d112      	bne.n	800377a <SPI_EndRxTransaction+0x6a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	9300      	str	r3, [sp, #0]
 8003758:	68bb      	ldr	r3, [r7, #8]
 800375a:	2200      	movs	r2, #0
 800375c:	2180      	movs	r1, #128	; 0x80
 800375e:	68f8      	ldr	r0, [r7, #12]
 8003760:	f7ff feb8 	bl	80034d4 <SPI_WaitFlagStateUntilTimeout>
 8003764:	4603      	mov	r3, r0
 8003766:	2b00      	cmp	r3, #0
 8003768:	d021      	beq.n	80037ae <SPI_EndRxTransaction+0x9e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800376e:	f043 0220 	orr.w	r2, r3, #32
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8003776:	2303      	movs	r3, #3
 8003778:	e03d      	b.n	80037f6 <SPI_EndRxTransaction+0xe6>
    }
  }
  else /* SPI_MODE_SLAVE */
  {
    /* Timeout in µs */
    __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800377a:	4b21      	ldr	r3, [pc, #132]	; (8003800 <SPI_EndRxTransaction+0xf0>)
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	4a21      	ldr	r2, [pc, #132]	; (8003804 <SPI_EndRxTransaction+0xf4>)
 8003780:	fba2 2303 	umull	r2, r3, r2, r3
 8003784:	0d5b      	lsrs	r3, r3, #21
 8003786:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800378a:	fb02 f303 	mul.w	r3, r2, r3
 800378e:	617b      	str	r3, [r7, #20]
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003790:	697b      	ldr	r3, [r7, #20]
 8003792:	2b00      	cmp	r3, #0
 8003794:	d00a      	beq.n	80037ac <SPI_EndRxTransaction+0x9c>
      {
        break;
      }
      count--;
 8003796:	697b      	ldr	r3, [r7, #20]
 8003798:	3b01      	subs	r3, #1
 800379a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	689b      	ldr	r3, [r3, #8]
 80037a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037a6:	2b80      	cmp	r3, #128	; 0x80
 80037a8:	d0f2      	beq.n	8003790 <SPI_EndRxTransaction+0x80>
 80037aa:	e000      	b.n	80037ae <SPI_EndRxTransaction+0x9e>
        break;
 80037ac:	bf00      	nop
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	685b      	ldr	r3, [r3, #4]
 80037b2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80037b6:	d11d      	bne.n	80037f4 <SPI_EndRxTransaction+0xe4>
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	689b      	ldr	r3, [r3, #8]
 80037bc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80037c0:	d004      	beq.n	80037cc <SPI_EndRxTransaction+0xbc>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	689b      	ldr	r3, [r3, #8]
 80037c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80037ca:	d113      	bne.n	80037f4 <SPI_EndRxTransaction+0xe4>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	9300      	str	r3, [sp, #0]
 80037d0:	68bb      	ldr	r3, [r7, #8]
 80037d2:	2200      	movs	r2, #0
 80037d4:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80037d8:	68f8      	ldr	r0, [r7, #12]
 80037da:	f7ff ff03 	bl	80035e4 <SPI_WaitFifoStateUntilTimeout>
 80037de:	4603      	mov	r3, r0
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d007      	beq.n	80037f4 <SPI_EndRxTransaction+0xe4>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80037e8:	f043 0220 	orr.w	r2, r3, #32
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 80037f0:	2303      	movs	r3, #3
 80037f2:	e000      	b.n	80037f6 <SPI_EndRxTransaction+0xe6>
    }
  }
  return HAL_OK;
 80037f4:	2300      	movs	r3, #0
}
 80037f6:	4618      	mov	r0, r3
 80037f8:	3718      	adds	r7, #24
 80037fa:	46bd      	mov	sp, r7
 80037fc:	bd80      	pop	{r7, pc}
 80037fe:	bf00      	nop
 8003800:	20000024 	.word	0x20000024
 8003804:	165e9f81 	.word	0x165e9f81

08003808 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	b088      	sub	sp, #32
 800380c:	af02      	add	r7, sp, #8
 800380e:	60f8      	str	r0, [r7, #12]
 8003810:	60b9      	str	r1, [r7, #8]
 8003812:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	9300      	str	r3, [sp, #0]
 8003818:	68bb      	ldr	r3, [r7, #8]
 800381a:	2200      	movs	r2, #0
 800381c:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8003820:	68f8      	ldr	r0, [r7, #12]
 8003822:	f7ff fedf 	bl	80035e4 <SPI_WaitFifoStateUntilTimeout>
 8003826:	4603      	mov	r3, r0
 8003828:	2b00      	cmp	r3, #0
 800382a:	d007      	beq.n	800383c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003830:	f043 0220 	orr.w	r2, r3, #32
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003838:	2303      	movs	r3, #3
 800383a:	e046      	b.n	80038ca <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800383c:	4b25      	ldr	r3, [pc, #148]	; (80038d4 <SPI_EndRxTxTransaction+0xcc>)
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	4a25      	ldr	r2, [pc, #148]	; (80038d8 <SPI_EndRxTxTransaction+0xd0>)
 8003842:	fba2 2303 	umull	r2, r3, r2, r3
 8003846:	0d5b      	lsrs	r3, r3, #21
 8003848:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800384c:	fb02 f303 	mul.w	r3, r2, r3
 8003850:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	685b      	ldr	r3, [r3, #4]
 8003856:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800385a:	d112      	bne.n	8003882 <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	9300      	str	r3, [sp, #0]
 8003860:	68bb      	ldr	r3, [r7, #8]
 8003862:	2200      	movs	r2, #0
 8003864:	2180      	movs	r1, #128	; 0x80
 8003866:	68f8      	ldr	r0, [r7, #12]
 8003868:	f7ff fe34 	bl	80034d4 <SPI_WaitFlagStateUntilTimeout>
 800386c:	4603      	mov	r3, r0
 800386e:	2b00      	cmp	r3, #0
 8003870:	d016      	beq.n	80038a0 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003876:	f043 0220 	orr.w	r2, r3, #32
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800387e:	2303      	movs	r3, #3
 8003880:	e023      	b.n	80038ca <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003882:	697b      	ldr	r3, [r7, #20]
 8003884:	2b00      	cmp	r3, #0
 8003886:	d00a      	beq.n	800389e <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 8003888:	697b      	ldr	r3, [r7, #20]
 800388a:	3b01      	subs	r3, #1
 800388c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	689b      	ldr	r3, [r3, #8]
 8003894:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003898:	2b80      	cmp	r3, #128	; 0x80
 800389a:	d0f2      	beq.n	8003882 <SPI_EndRxTxTransaction+0x7a>
 800389c:	e000      	b.n	80038a0 <SPI_EndRxTxTransaction+0x98>
        break;
 800389e:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	9300      	str	r3, [sp, #0]
 80038a4:	68bb      	ldr	r3, [r7, #8]
 80038a6:	2200      	movs	r2, #0
 80038a8:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80038ac:	68f8      	ldr	r0, [r7, #12]
 80038ae:	f7ff fe99 	bl	80035e4 <SPI_WaitFifoStateUntilTimeout>
 80038b2:	4603      	mov	r3, r0
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d007      	beq.n	80038c8 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80038bc:	f043 0220 	orr.w	r2, r3, #32
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80038c4:	2303      	movs	r3, #3
 80038c6:	e000      	b.n	80038ca <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 80038c8:	2300      	movs	r3, #0
}
 80038ca:	4618      	mov	r0, r3
 80038cc:	3718      	adds	r7, #24
 80038ce:	46bd      	mov	sp, r7
 80038d0:	bd80      	pop	{r7, pc}
 80038d2:	bf00      	nop
 80038d4:	20000024 	.word	0x20000024
 80038d8:	165e9f81 	.word	0x165e9f81

080038dc <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b084      	sub	sp, #16
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80038e4:	f7fd fc14 	bl	8001110 <HAL_GetTick>
 80038e8:	60f8      	str	r0, [r7, #12]

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	685a      	ldr	r2, [r3, #4]
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80038f8:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80038fa:	68fa      	ldr	r2, [r7, #12]
 80038fc:	2164      	movs	r1, #100	; 0x64
 80038fe:	6878      	ldr	r0, [r7, #4]
 8003900:	f7ff ff82 	bl	8003808 <SPI_EndRxTxTransaction>
 8003904:	4603      	mov	r3, r0
 8003906:	2b00      	cmp	r3, #0
 8003908:	d005      	beq.n	8003916 <SPI_CloseTx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800390e:	f043 0220 	orr.w	r2, r3, #32
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	689b      	ldr	r3, [r3, #8]
 800391a:	2b00      	cmp	r3, #0
 800391c:	d10a      	bne.n	8003934 <SPI_CloseTx_ISR+0x58>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800391e:	2300      	movs	r3, #0
 8003920:	60bb      	str	r3, [r7, #8]
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	68db      	ldr	r3, [r3, #12]
 8003928:	60bb      	str	r3, [r7, #8]
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	689b      	ldr	r3, [r3, #8]
 8003930:	60bb      	str	r3, [r7, #8]
 8003932:	68bb      	ldr	r3, [r7, #8]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	2201      	movs	r2, #1
 8003938:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003940:	2b00      	cmp	r3, #0
 8003942:	d003      	beq.n	800394c <SPI_CloseTx_ISR+0x70>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 8003944:	6878      	ldr	r0, [r7, #4]
 8003946:	f7fc fe89 	bl	800065c <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 800394a:	e002      	b.n	8003952 <SPI_CloseTx_ISR+0x76>
    HAL_SPI_TxCpltCallback(hspi);
 800394c:	6878      	ldr	r0, [r7, #4]
 800394e:	f7fc fe59 	bl	8000604 <HAL_SPI_TxCpltCallback>
}
 8003952:	bf00      	nop
 8003954:	3710      	adds	r7, #16
 8003956:	46bd      	mov	sp, r7
 8003958:	bd80      	pop	{r7, pc}

0800395a <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800395a:	b580      	push	{r7, lr}
 800395c:	b082      	sub	sp, #8
 800395e:	af00      	add	r7, sp, #0
 8003960:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	2b00      	cmp	r3, #0
 8003966:	d101      	bne.n	800396c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003968:	2301      	movs	r3, #1
 800396a:	e040      	b.n	80039ee <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003970:	2b00      	cmp	r3, #0
 8003972:	d106      	bne.n	8003982 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2200      	movs	r2, #0
 8003978:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800397c:	6878      	ldr	r0, [r7, #4]
 800397e:	f7fd fa05 	bl	8000d8c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	2224      	movs	r2, #36	; 0x24
 8003986:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	681a      	ldr	r2, [r3, #0]
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f022 0201 	bic.w	r2, r2, #1
 8003996:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003998:	6878      	ldr	r0, [r7, #4]
 800399a:	f000 fbc1 	bl	8004120 <UART_SetConfig>
 800399e:	4603      	mov	r3, r0
 80039a0:	2b01      	cmp	r3, #1
 80039a2:	d101      	bne.n	80039a8 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80039a4:	2301      	movs	r3, #1
 80039a6:	e022      	b.n	80039ee <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d002      	beq.n	80039b6 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80039b0:	6878      	ldr	r0, [r7, #4]
 80039b2:	f000 fe19 	bl	80045e8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	685a      	ldr	r2, [r3, #4]
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80039c4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	689a      	ldr	r2, [r3, #8]
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80039d4:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	681a      	ldr	r2, [r3, #0]
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f042 0201 	orr.w	r2, r2, #1
 80039e4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80039e6:	6878      	ldr	r0, [r7, #4]
 80039e8:	f000 fea0 	bl	800472c <UART_CheckIdleState>
 80039ec:	4603      	mov	r3, r0
}
 80039ee:	4618      	mov	r0, r3
 80039f0:	3708      	adds	r7, #8
 80039f2:	46bd      	mov	sp, r7
 80039f4:	bd80      	pop	{r7, pc}

080039f6 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80039f6:	b580      	push	{r7, lr}
 80039f8:	b08a      	sub	sp, #40	; 0x28
 80039fa:	af02      	add	r7, sp, #8
 80039fc:	60f8      	str	r0, [r7, #12]
 80039fe:	60b9      	str	r1, [r7, #8]
 8003a00:	603b      	str	r3, [r7, #0]
 8003a02:	4613      	mov	r3, r2
 8003a04:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003a0a:	2b20      	cmp	r3, #32
 8003a0c:	d171      	bne.n	8003af2 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8003a0e:	68bb      	ldr	r3, [r7, #8]
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d002      	beq.n	8003a1a <HAL_UART_Transmit+0x24>
 8003a14:	88fb      	ldrh	r3, [r7, #6]
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d101      	bne.n	8003a1e <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8003a1a:	2301      	movs	r3, #1
 8003a1c:	e06a      	b.n	8003af4 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	2200      	movs	r2, #0
 8003a22:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	2221      	movs	r2, #33	; 0x21
 8003a2a:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003a2c:	f7fd fb70 	bl	8001110 <HAL_GetTick>
 8003a30:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	88fa      	ldrh	r2, [r7, #6]
 8003a36:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	88fa      	ldrh	r2, [r7, #6]
 8003a3e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	689b      	ldr	r3, [r3, #8]
 8003a46:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a4a:	d108      	bne.n	8003a5e <HAL_UART_Transmit+0x68>
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	691b      	ldr	r3, [r3, #16]
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d104      	bne.n	8003a5e <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8003a54:	2300      	movs	r3, #0
 8003a56:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003a58:	68bb      	ldr	r3, [r7, #8]
 8003a5a:	61bb      	str	r3, [r7, #24]
 8003a5c:	e003      	b.n	8003a66 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8003a5e:	68bb      	ldr	r3, [r7, #8]
 8003a60:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003a62:	2300      	movs	r3, #0
 8003a64:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003a66:	e02c      	b.n	8003ac2 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003a68:	683b      	ldr	r3, [r7, #0]
 8003a6a:	9300      	str	r3, [sp, #0]
 8003a6c:	697b      	ldr	r3, [r7, #20]
 8003a6e:	2200      	movs	r2, #0
 8003a70:	2180      	movs	r1, #128	; 0x80
 8003a72:	68f8      	ldr	r0, [r7, #12]
 8003a74:	f000 fea7 	bl	80047c6 <UART_WaitOnFlagUntilTimeout>
 8003a78:	4603      	mov	r3, r0
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d001      	beq.n	8003a82 <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 8003a7e:	2303      	movs	r3, #3
 8003a80:	e038      	b.n	8003af4 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8003a82:	69fb      	ldr	r3, [r7, #28]
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d10b      	bne.n	8003aa0 <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003a88:	69bb      	ldr	r3, [r7, #24]
 8003a8a:	881b      	ldrh	r3, [r3, #0]
 8003a8c:	461a      	mov	r2, r3
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003a96:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003a98:	69bb      	ldr	r3, [r7, #24]
 8003a9a:	3302      	adds	r3, #2
 8003a9c:	61bb      	str	r3, [r7, #24]
 8003a9e:	e007      	b.n	8003ab0 <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003aa0:	69fb      	ldr	r3, [r7, #28]
 8003aa2:	781a      	ldrb	r2, [r3, #0]
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003aaa:	69fb      	ldr	r3, [r7, #28]
 8003aac:	3301      	adds	r3, #1
 8003aae:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003ab6:	b29b      	uxth	r3, r3
 8003ab8:	3b01      	subs	r3, #1
 8003aba:	b29a      	uxth	r2, r3
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003ac8:	b29b      	uxth	r3, r3
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d1cc      	bne.n	8003a68 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003ace:	683b      	ldr	r3, [r7, #0]
 8003ad0:	9300      	str	r3, [sp, #0]
 8003ad2:	697b      	ldr	r3, [r7, #20]
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	2140      	movs	r1, #64	; 0x40
 8003ad8:	68f8      	ldr	r0, [r7, #12]
 8003ada:	f000 fe74 	bl	80047c6 <UART_WaitOnFlagUntilTimeout>
 8003ade:	4603      	mov	r3, r0
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d001      	beq.n	8003ae8 <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 8003ae4:	2303      	movs	r3, #3
 8003ae6:	e005      	b.n	8003af4 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	2220      	movs	r2, #32
 8003aec:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8003aee:	2300      	movs	r3, #0
 8003af0:	e000      	b.n	8003af4 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8003af2:	2302      	movs	r3, #2
  }
}
 8003af4:	4618      	mov	r0, r3
 8003af6:	3720      	adds	r7, #32
 8003af8:	46bd      	mov	sp, r7
 8003afa:	bd80      	pop	{r7, pc}

08003afc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003afc:	b580      	push	{r7, lr}
 8003afe:	b0ba      	sub	sp, #232	; 0xe8
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	69db      	ldr	r3, [r3, #28]
 8003b0a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	689b      	ldr	r3, [r3, #8]
 8003b1e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003b22:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8003b26:	f640 030f 	movw	r3, #2063	; 0x80f
 8003b2a:	4013      	ands	r3, r2
 8003b2c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8003b30:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d115      	bne.n	8003b64 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8003b38:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003b3c:	f003 0320 	and.w	r3, r3, #32
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d00f      	beq.n	8003b64 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003b44:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003b48:	f003 0320 	and.w	r3, r3, #32
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d009      	beq.n	8003b64 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	f000 82ac 	beq.w	80040b2 <HAL_UART_IRQHandler+0x5b6>
      {
        huart->RxISR(huart);
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003b5e:	6878      	ldr	r0, [r7, #4]
 8003b60:	4798      	blx	r3
      }
      return;
 8003b62:	e2a6      	b.n	80040b2 <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8003b64:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	f000 8117 	beq.w	8003d9c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8003b6e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003b72:	f003 0301 	and.w	r3, r3, #1
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d106      	bne.n	8003b88 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8003b7a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8003b7e:	4b85      	ldr	r3, [pc, #532]	; (8003d94 <HAL_UART_IRQHandler+0x298>)
 8003b80:	4013      	ands	r3, r2
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	f000 810a 	beq.w	8003d9c <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003b88:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003b8c:	f003 0301 	and.w	r3, r3, #1
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d011      	beq.n	8003bb8 <HAL_UART_IRQHandler+0xbc>
 8003b94:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003b98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d00b      	beq.n	8003bb8 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	2201      	movs	r2, #1
 8003ba6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003bae:	f043 0201 	orr.w	r2, r3, #1
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003bb8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003bbc:	f003 0302 	and.w	r3, r3, #2
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d011      	beq.n	8003be8 <HAL_UART_IRQHandler+0xec>
 8003bc4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003bc8:	f003 0301 	and.w	r3, r3, #1
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d00b      	beq.n	8003be8 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	2202      	movs	r2, #2
 8003bd6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003bde:	f043 0204 	orr.w	r2, r3, #4
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003be8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003bec:	f003 0304 	and.w	r3, r3, #4
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d011      	beq.n	8003c18 <HAL_UART_IRQHandler+0x11c>
 8003bf4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003bf8:	f003 0301 	and.w	r3, r3, #1
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d00b      	beq.n	8003c18 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	2204      	movs	r2, #4
 8003c06:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003c0e:	f043 0202 	orr.w	r2, r3, #2
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003c18:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003c1c:	f003 0308 	and.w	r3, r3, #8
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d017      	beq.n	8003c54 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003c24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003c28:	f003 0320 	and.w	r3, r3, #32
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d105      	bne.n	8003c3c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8003c30:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003c34:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d00b      	beq.n	8003c54 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	2208      	movs	r2, #8
 8003c42:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003c4a:	f043 0208 	orr.w	r2, r3, #8
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003c54:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003c58:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d012      	beq.n	8003c86 <HAL_UART_IRQHandler+0x18a>
 8003c60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003c64:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d00c      	beq.n	8003c86 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003c74:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003c7c:	f043 0220 	orr.w	r2, r3, #32
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	f000 8212 	beq.w	80040b6 <HAL_UART_IRQHandler+0x5ba>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8003c92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003c96:	f003 0320 	and.w	r3, r3, #32
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d00d      	beq.n	8003cba <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003c9e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003ca2:	f003 0320 	and.w	r3, r3, #32
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d007      	beq.n	8003cba <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d003      	beq.n	8003cba <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003cb6:	6878      	ldr	r0, [r7, #4]
 8003cb8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003cc0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	689b      	ldr	r3, [r3, #8]
 8003cca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003cce:	2b40      	cmp	r3, #64	; 0x40
 8003cd0:	d005      	beq.n	8003cde <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003cd2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003cd6:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d04f      	beq.n	8003d7e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003cde:	6878      	ldr	r0, [r7, #4]
 8003ce0:	f000 fe37 	bl	8004952 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	689b      	ldr	r3, [r3, #8]
 8003cea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003cee:	2b40      	cmp	r3, #64	; 0x40
 8003cf0:	d141      	bne.n	8003d76 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	3308      	adds	r3, #8
 8003cf8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cfc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003d00:	e853 3f00 	ldrex	r3, [r3]
 8003d04:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8003d08:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003d0c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003d10:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	3308      	adds	r3, #8
 8003d1a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8003d1e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8003d22:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d26:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8003d2a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8003d2e:	e841 2300 	strex	r3, r2, [r1]
 8003d32:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8003d36:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d1d9      	bne.n	8003cf2 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d013      	beq.n	8003d6e <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d4a:	4a13      	ldr	r2, [pc, #76]	; (8003d98 <HAL_UART_IRQHandler+0x29c>)
 8003d4c:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d52:	4618      	mov	r0, r3
 8003d54:	f7fd fb69 	bl	800142a <HAL_DMA_Abort_IT>
 8003d58:	4603      	mov	r3, r0
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d017      	beq.n	8003d8e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d62:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003d64:	687a      	ldr	r2, [r7, #4]
 8003d66:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8003d68:	4610      	mov	r0, r2
 8003d6a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d6c:	e00f      	b.n	8003d8e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003d6e:	6878      	ldr	r0, [r7, #4]
 8003d70:	f000 f9b6 	bl	80040e0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d74:	e00b      	b.n	8003d8e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003d76:	6878      	ldr	r0, [r7, #4]
 8003d78:	f000 f9b2 	bl	80040e0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d7c:	e007      	b.n	8003d8e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003d7e:	6878      	ldr	r0, [r7, #4]
 8003d80:	f000 f9ae 	bl	80040e0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	2200      	movs	r2, #0
 8003d88:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8003d8c:	e193      	b.n	80040b6 <HAL_UART_IRQHandler+0x5ba>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d8e:	bf00      	nop
    return;
 8003d90:	e191      	b.n	80040b6 <HAL_UART_IRQHandler+0x5ba>
 8003d92:	bf00      	nop
 8003d94:	04000120 	.word	0x04000120
 8003d98:	08004a1b 	.word	0x08004a1b

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003da0:	2b01      	cmp	r3, #1
 8003da2:	f040 814c 	bne.w	800403e <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003da6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003daa:	f003 0310 	and.w	r3, r3, #16
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	f000 8145 	beq.w	800403e <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003db4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003db8:	f003 0310 	and.w	r3, r3, #16
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	f000 813e 	beq.w	800403e <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	2210      	movs	r2, #16
 8003dc8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	689b      	ldr	r3, [r3, #8]
 8003dd0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003dd4:	2b40      	cmp	r3, #64	; 0x40
 8003dd6:	f040 80b6 	bne.w	8003f46 <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	685b      	ldr	r3, [r3, #4]
 8003de2:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003de6:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	f000 8165 	beq.w	80040ba <HAL_UART_IRQHandler+0x5be>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8003df6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003dfa:	429a      	cmp	r2, r3
 8003dfc:	f080 815d 	bcs.w	80040ba <HAL_UART_IRQHandler+0x5be>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003e06:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e0e:	69db      	ldr	r3, [r3, #28]
 8003e10:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003e14:	f000 8086 	beq.w	8003f24 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e20:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003e24:	e853 3f00 	ldrex	r3, [r3]
 8003e28:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8003e2c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003e30:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003e34:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	461a      	mov	r2, r3
 8003e3e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8003e42:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8003e46:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e4a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8003e4e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003e52:	e841 2300 	strex	r3, r2, [r1]
 8003e56:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8003e5a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d1da      	bne.n	8003e18 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	3308      	adds	r3, #8
 8003e68:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e6a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003e6c:	e853 3f00 	ldrex	r3, [r3]
 8003e70:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8003e72:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003e74:	f023 0301 	bic.w	r3, r3, #1
 8003e78:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	3308      	adds	r3, #8
 8003e82:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003e86:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8003e8a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e8c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8003e8e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8003e92:	e841 2300 	strex	r3, r2, [r1]
 8003e96:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8003e98:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d1e1      	bne.n	8003e62 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	3308      	adds	r3, #8
 8003ea4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ea6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003ea8:	e853 3f00 	ldrex	r3, [r3]
 8003eac:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8003eae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003eb0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003eb4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	3308      	adds	r3, #8
 8003ebe:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8003ec2:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003ec4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ec6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8003ec8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003eca:	e841 2300 	strex	r3, r2, [r1]
 8003ece:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8003ed0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d1e3      	bne.n	8003e9e <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	2220      	movs	r2, #32
 8003eda:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003eea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003eec:	e853 3f00 	ldrex	r3, [r3]
 8003ef0:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8003ef2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003ef4:	f023 0310 	bic.w	r3, r3, #16
 8003ef8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	461a      	mov	r2, r3
 8003f02:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003f06:	65bb      	str	r3, [r7, #88]	; 0x58
 8003f08:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f0a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003f0c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003f0e:	e841 2300 	strex	r3, r2, [r1]
 8003f12:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8003f14:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d1e4      	bne.n	8003ee4 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003f1e:	4618      	mov	r0, r3
 8003f20:	f7fd fa13 	bl	800134a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	2202      	movs	r2, #2
 8003f28:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003f36:	b29b      	uxth	r3, r3
 8003f38:	1ad3      	subs	r3, r2, r3
 8003f3a:	b29b      	uxth	r3, r3
 8003f3c:	4619      	mov	r1, r3
 8003f3e:	6878      	ldr	r0, [r7, #4]
 8003f40:	f000 f8d8 	bl	80040f4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003f44:	e0b9      	b.n	80040ba <HAL_UART_IRQHandler+0x5be>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003f52:	b29b      	uxth	r3, r3
 8003f54:	1ad3      	subs	r3, r2, r3
 8003f56:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003f60:	b29b      	uxth	r3, r3
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	f000 80ab 	beq.w	80040be <HAL_UART_IRQHandler+0x5c2>
          && (nb_rx_data > 0U))
 8003f68:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	f000 80a6 	beq.w	80040be <HAL_UART_IRQHandler+0x5c2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f7a:	e853 3f00 	ldrex	r3, [r3]
 8003f7e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003f80:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f82:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003f86:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	461a      	mov	r2, r3
 8003f90:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8003f94:	647b      	str	r3, [r7, #68]	; 0x44
 8003f96:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f98:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003f9a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003f9c:	e841 2300 	strex	r3, r2, [r1]
 8003fa0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003fa2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d1e4      	bne.n	8003f72 <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	3308      	adds	r3, #8
 8003fae:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fb2:	e853 3f00 	ldrex	r3, [r3]
 8003fb6:	623b      	str	r3, [r7, #32]
   return(result);
 8003fb8:	6a3b      	ldr	r3, [r7, #32]
 8003fba:	f023 0301 	bic.w	r3, r3, #1
 8003fbe:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	3308      	adds	r3, #8
 8003fc8:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003fcc:	633a      	str	r2, [r7, #48]	; 0x30
 8003fce:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fd0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003fd2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003fd4:	e841 2300 	strex	r3, r2, [r1]
 8003fd8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003fda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d1e3      	bne.n	8003fa8 <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2220      	movs	r2, #32
 8003fe4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2200      	movs	r2, #0
 8003fec:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ffa:	693b      	ldr	r3, [r7, #16]
 8003ffc:	e853 3f00 	ldrex	r3, [r3]
 8004000:	60fb      	str	r3, [r7, #12]
   return(result);
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	f023 0310 	bic.w	r3, r3, #16
 8004008:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	461a      	mov	r2, r3
 8004012:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004016:	61fb      	str	r3, [r7, #28]
 8004018:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800401a:	69b9      	ldr	r1, [r7, #24]
 800401c:	69fa      	ldr	r2, [r7, #28]
 800401e:	e841 2300 	strex	r3, r2, [r1]
 8004022:	617b      	str	r3, [r7, #20]
   return(result);
 8004024:	697b      	ldr	r3, [r7, #20]
 8004026:	2b00      	cmp	r3, #0
 8004028:	d1e4      	bne.n	8003ff4 <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	2202      	movs	r2, #2
 800402e:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004030:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004034:	4619      	mov	r1, r3
 8004036:	6878      	ldr	r0, [r7, #4]
 8004038:	f000 f85c 	bl	80040f4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800403c:	e03f      	b.n	80040be <HAL_UART_IRQHandler+0x5c2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800403e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004042:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004046:	2b00      	cmp	r3, #0
 8004048:	d00e      	beq.n	8004068 <HAL_UART_IRQHandler+0x56c>
 800404a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800404e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004052:	2b00      	cmp	r3, #0
 8004054:	d008      	beq.n	8004068 <HAL_UART_IRQHandler+0x56c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800405e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004060:	6878      	ldr	r0, [r7, #4]
 8004062:	f000 f853 	bl	800410c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004066:	e02d      	b.n	80040c4 <HAL_UART_IRQHandler+0x5c8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004068:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800406c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004070:	2b00      	cmp	r3, #0
 8004072:	d00e      	beq.n	8004092 <HAL_UART_IRQHandler+0x596>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004074:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004078:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800407c:	2b00      	cmp	r3, #0
 800407e:	d008      	beq.n	8004092 <HAL_UART_IRQHandler+0x596>
  {
    if (huart->TxISR != NULL)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004084:	2b00      	cmp	r3, #0
 8004086:	d01c      	beq.n	80040c2 <HAL_UART_IRQHandler+0x5c6>
    {
      huart->TxISR(huart);
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800408c:	6878      	ldr	r0, [r7, #4]
 800408e:	4798      	blx	r3
    }
    return;
 8004090:	e017      	b.n	80040c2 <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004092:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004096:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800409a:	2b00      	cmp	r3, #0
 800409c:	d012      	beq.n	80040c4 <HAL_UART_IRQHandler+0x5c8>
 800409e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80040a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d00c      	beq.n	80040c4 <HAL_UART_IRQHandler+0x5c8>
  {
    UART_EndTransmit_IT(huart);
 80040aa:	6878      	ldr	r0, [r7, #4]
 80040ac:	f000 fccb 	bl	8004a46 <UART_EndTransmit_IT>
    return;
 80040b0:	e008      	b.n	80040c4 <HAL_UART_IRQHandler+0x5c8>
      return;
 80040b2:	bf00      	nop
 80040b4:	e006      	b.n	80040c4 <HAL_UART_IRQHandler+0x5c8>
    return;
 80040b6:	bf00      	nop
 80040b8:	e004      	b.n	80040c4 <HAL_UART_IRQHandler+0x5c8>
      return;
 80040ba:	bf00      	nop
 80040bc:	e002      	b.n	80040c4 <HAL_UART_IRQHandler+0x5c8>
      return;
 80040be:	bf00      	nop
 80040c0:	e000      	b.n	80040c4 <HAL_UART_IRQHandler+0x5c8>
    return;
 80040c2:	bf00      	nop
  }

}
 80040c4:	37e8      	adds	r7, #232	; 0xe8
 80040c6:	46bd      	mov	sp, r7
 80040c8:	bd80      	pop	{r7, pc}
 80040ca:	bf00      	nop

080040cc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80040cc:	b480      	push	{r7}
 80040ce:	b083      	sub	sp, #12
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80040d4:	bf00      	nop
 80040d6:	370c      	adds	r7, #12
 80040d8:	46bd      	mov	sp, r7
 80040da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040de:	4770      	bx	lr

080040e0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80040e0:	b480      	push	{r7}
 80040e2:	b083      	sub	sp, #12
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80040e8:	bf00      	nop
 80040ea:	370c      	adds	r7, #12
 80040ec:	46bd      	mov	sp, r7
 80040ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f2:	4770      	bx	lr

080040f4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80040f4:	b480      	push	{r7}
 80040f6:	b083      	sub	sp, #12
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	6078      	str	r0, [r7, #4]
 80040fc:	460b      	mov	r3, r1
 80040fe:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004100:	bf00      	nop
 8004102:	370c      	adds	r7, #12
 8004104:	46bd      	mov	sp, r7
 8004106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800410a:	4770      	bx	lr

0800410c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800410c:	b480      	push	{r7}
 800410e:	b083      	sub	sp, #12
 8004110:	af00      	add	r7, sp, #0
 8004112:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004114:	bf00      	nop
 8004116:	370c      	adds	r7, #12
 8004118:	46bd      	mov	sp, r7
 800411a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411e:	4770      	bx	lr

08004120 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004120:	b580      	push	{r7, lr}
 8004122:	b088      	sub	sp, #32
 8004124:	af00      	add	r7, sp, #0
 8004126:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004128:	2300      	movs	r3, #0
 800412a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	689a      	ldr	r2, [r3, #8]
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	691b      	ldr	r3, [r3, #16]
 8004134:	431a      	orrs	r2, r3
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	695b      	ldr	r3, [r3, #20]
 800413a:	431a      	orrs	r2, r3
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	69db      	ldr	r3, [r3, #28]
 8004140:	4313      	orrs	r3, r2
 8004142:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	681a      	ldr	r2, [r3, #0]
 800414a:	4ba6      	ldr	r3, [pc, #664]	; (80043e4 <UART_SetConfig+0x2c4>)
 800414c:	4013      	ands	r3, r2
 800414e:	687a      	ldr	r2, [r7, #4]
 8004150:	6812      	ldr	r2, [r2, #0]
 8004152:	6979      	ldr	r1, [r7, #20]
 8004154:	430b      	orrs	r3, r1
 8004156:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	685b      	ldr	r3, [r3, #4]
 800415e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	68da      	ldr	r2, [r3, #12]
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	430a      	orrs	r2, r1
 800416c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	699b      	ldr	r3, [r3, #24]
 8004172:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	6a1b      	ldr	r3, [r3, #32]
 8004178:	697a      	ldr	r2, [r7, #20]
 800417a:	4313      	orrs	r3, r2
 800417c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	689b      	ldr	r3, [r3, #8]
 8004184:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	697a      	ldr	r2, [r7, #20]
 800418e:	430a      	orrs	r2, r1
 8004190:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	4a94      	ldr	r2, [pc, #592]	; (80043e8 <UART_SetConfig+0x2c8>)
 8004198:	4293      	cmp	r3, r2
 800419a:	d120      	bne.n	80041de <UART_SetConfig+0xbe>
 800419c:	4b93      	ldr	r3, [pc, #588]	; (80043ec <UART_SetConfig+0x2cc>)
 800419e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041a2:	f003 0303 	and.w	r3, r3, #3
 80041a6:	2b03      	cmp	r3, #3
 80041a8:	d816      	bhi.n	80041d8 <UART_SetConfig+0xb8>
 80041aa:	a201      	add	r2, pc, #4	; (adr r2, 80041b0 <UART_SetConfig+0x90>)
 80041ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041b0:	080041c1 	.word	0x080041c1
 80041b4:	080041cd 	.word	0x080041cd
 80041b8:	080041c7 	.word	0x080041c7
 80041bc:	080041d3 	.word	0x080041d3
 80041c0:	2301      	movs	r3, #1
 80041c2:	77fb      	strb	r3, [r7, #31]
 80041c4:	e150      	b.n	8004468 <UART_SetConfig+0x348>
 80041c6:	2302      	movs	r3, #2
 80041c8:	77fb      	strb	r3, [r7, #31]
 80041ca:	e14d      	b.n	8004468 <UART_SetConfig+0x348>
 80041cc:	2304      	movs	r3, #4
 80041ce:	77fb      	strb	r3, [r7, #31]
 80041d0:	e14a      	b.n	8004468 <UART_SetConfig+0x348>
 80041d2:	2308      	movs	r3, #8
 80041d4:	77fb      	strb	r3, [r7, #31]
 80041d6:	e147      	b.n	8004468 <UART_SetConfig+0x348>
 80041d8:	2310      	movs	r3, #16
 80041da:	77fb      	strb	r3, [r7, #31]
 80041dc:	e144      	b.n	8004468 <UART_SetConfig+0x348>
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	4a83      	ldr	r2, [pc, #524]	; (80043f0 <UART_SetConfig+0x2d0>)
 80041e4:	4293      	cmp	r3, r2
 80041e6:	d132      	bne.n	800424e <UART_SetConfig+0x12e>
 80041e8:	4b80      	ldr	r3, [pc, #512]	; (80043ec <UART_SetConfig+0x2cc>)
 80041ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041ee:	f003 030c 	and.w	r3, r3, #12
 80041f2:	2b0c      	cmp	r3, #12
 80041f4:	d828      	bhi.n	8004248 <UART_SetConfig+0x128>
 80041f6:	a201      	add	r2, pc, #4	; (adr r2, 80041fc <UART_SetConfig+0xdc>)
 80041f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041fc:	08004231 	.word	0x08004231
 8004200:	08004249 	.word	0x08004249
 8004204:	08004249 	.word	0x08004249
 8004208:	08004249 	.word	0x08004249
 800420c:	0800423d 	.word	0x0800423d
 8004210:	08004249 	.word	0x08004249
 8004214:	08004249 	.word	0x08004249
 8004218:	08004249 	.word	0x08004249
 800421c:	08004237 	.word	0x08004237
 8004220:	08004249 	.word	0x08004249
 8004224:	08004249 	.word	0x08004249
 8004228:	08004249 	.word	0x08004249
 800422c:	08004243 	.word	0x08004243
 8004230:	2300      	movs	r3, #0
 8004232:	77fb      	strb	r3, [r7, #31]
 8004234:	e118      	b.n	8004468 <UART_SetConfig+0x348>
 8004236:	2302      	movs	r3, #2
 8004238:	77fb      	strb	r3, [r7, #31]
 800423a:	e115      	b.n	8004468 <UART_SetConfig+0x348>
 800423c:	2304      	movs	r3, #4
 800423e:	77fb      	strb	r3, [r7, #31]
 8004240:	e112      	b.n	8004468 <UART_SetConfig+0x348>
 8004242:	2308      	movs	r3, #8
 8004244:	77fb      	strb	r3, [r7, #31]
 8004246:	e10f      	b.n	8004468 <UART_SetConfig+0x348>
 8004248:	2310      	movs	r3, #16
 800424a:	77fb      	strb	r3, [r7, #31]
 800424c:	e10c      	b.n	8004468 <UART_SetConfig+0x348>
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	4a68      	ldr	r2, [pc, #416]	; (80043f4 <UART_SetConfig+0x2d4>)
 8004254:	4293      	cmp	r3, r2
 8004256:	d120      	bne.n	800429a <UART_SetConfig+0x17a>
 8004258:	4b64      	ldr	r3, [pc, #400]	; (80043ec <UART_SetConfig+0x2cc>)
 800425a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800425e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004262:	2b30      	cmp	r3, #48	; 0x30
 8004264:	d013      	beq.n	800428e <UART_SetConfig+0x16e>
 8004266:	2b30      	cmp	r3, #48	; 0x30
 8004268:	d814      	bhi.n	8004294 <UART_SetConfig+0x174>
 800426a:	2b20      	cmp	r3, #32
 800426c:	d009      	beq.n	8004282 <UART_SetConfig+0x162>
 800426e:	2b20      	cmp	r3, #32
 8004270:	d810      	bhi.n	8004294 <UART_SetConfig+0x174>
 8004272:	2b00      	cmp	r3, #0
 8004274:	d002      	beq.n	800427c <UART_SetConfig+0x15c>
 8004276:	2b10      	cmp	r3, #16
 8004278:	d006      	beq.n	8004288 <UART_SetConfig+0x168>
 800427a:	e00b      	b.n	8004294 <UART_SetConfig+0x174>
 800427c:	2300      	movs	r3, #0
 800427e:	77fb      	strb	r3, [r7, #31]
 8004280:	e0f2      	b.n	8004468 <UART_SetConfig+0x348>
 8004282:	2302      	movs	r3, #2
 8004284:	77fb      	strb	r3, [r7, #31]
 8004286:	e0ef      	b.n	8004468 <UART_SetConfig+0x348>
 8004288:	2304      	movs	r3, #4
 800428a:	77fb      	strb	r3, [r7, #31]
 800428c:	e0ec      	b.n	8004468 <UART_SetConfig+0x348>
 800428e:	2308      	movs	r3, #8
 8004290:	77fb      	strb	r3, [r7, #31]
 8004292:	e0e9      	b.n	8004468 <UART_SetConfig+0x348>
 8004294:	2310      	movs	r3, #16
 8004296:	77fb      	strb	r3, [r7, #31]
 8004298:	e0e6      	b.n	8004468 <UART_SetConfig+0x348>
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	4a56      	ldr	r2, [pc, #344]	; (80043f8 <UART_SetConfig+0x2d8>)
 80042a0:	4293      	cmp	r3, r2
 80042a2:	d120      	bne.n	80042e6 <UART_SetConfig+0x1c6>
 80042a4:	4b51      	ldr	r3, [pc, #324]	; (80043ec <UART_SetConfig+0x2cc>)
 80042a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80042aa:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80042ae:	2bc0      	cmp	r3, #192	; 0xc0
 80042b0:	d013      	beq.n	80042da <UART_SetConfig+0x1ba>
 80042b2:	2bc0      	cmp	r3, #192	; 0xc0
 80042b4:	d814      	bhi.n	80042e0 <UART_SetConfig+0x1c0>
 80042b6:	2b80      	cmp	r3, #128	; 0x80
 80042b8:	d009      	beq.n	80042ce <UART_SetConfig+0x1ae>
 80042ba:	2b80      	cmp	r3, #128	; 0x80
 80042bc:	d810      	bhi.n	80042e0 <UART_SetConfig+0x1c0>
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d002      	beq.n	80042c8 <UART_SetConfig+0x1a8>
 80042c2:	2b40      	cmp	r3, #64	; 0x40
 80042c4:	d006      	beq.n	80042d4 <UART_SetConfig+0x1b4>
 80042c6:	e00b      	b.n	80042e0 <UART_SetConfig+0x1c0>
 80042c8:	2300      	movs	r3, #0
 80042ca:	77fb      	strb	r3, [r7, #31]
 80042cc:	e0cc      	b.n	8004468 <UART_SetConfig+0x348>
 80042ce:	2302      	movs	r3, #2
 80042d0:	77fb      	strb	r3, [r7, #31]
 80042d2:	e0c9      	b.n	8004468 <UART_SetConfig+0x348>
 80042d4:	2304      	movs	r3, #4
 80042d6:	77fb      	strb	r3, [r7, #31]
 80042d8:	e0c6      	b.n	8004468 <UART_SetConfig+0x348>
 80042da:	2308      	movs	r3, #8
 80042dc:	77fb      	strb	r3, [r7, #31]
 80042de:	e0c3      	b.n	8004468 <UART_SetConfig+0x348>
 80042e0:	2310      	movs	r3, #16
 80042e2:	77fb      	strb	r3, [r7, #31]
 80042e4:	e0c0      	b.n	8004468 <UART_SetConfig+0x348>
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	4a44      	ldr	r2, [pc, #272]	; (80043fc <UART_SetConfig+0x2dc>)
 80042ec:	4293      	cmp	r3, r2
 80042ee:	d125      	bne.n	800433c <UART_SetConfig+0x21c>
 80042f0:	4b3e      	ldr	r3, [pc, #248]	; (80043ec <UART_SetConfig+0x2cc>)
 80042f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80042f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80042fa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80042fe:	d017      	beq.n	8004330 <UART_SetConfig+0x210>
 8004300:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004304:	d817      	bhi.n	8004336 <UART_SetConfig+0x216>
 8004306:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800430a:	d00b      	beq.n	8004324 <UART_SetConfig+0x204>
 800430c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004310:	d811      	bhi.n	8004336 <UART_SetConfig+0x216>
 8004312:	2b00      	cmp	r3, #0
 8004314:	d003      	beq.n	800431e <UART_SetConfig+0x1fe>
 8004316:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800431a:	d006      	beq.n	800432a <UART_SetConfig+0x20a>
 800431c:	e00b      	b.n	8004336 <UART_SetConfig+0x216>
 800431e:	2300      	movs	r3, #0
 8004320:	77fb      	strb	r3, [r7, #31]
 8004322:	e0a1      	b.n	8004468 <UART_SetConfig+0x348>
 8004324:	2302      	movs	r3, #2
 8004326:	77fb      	strb	r3, [r7, #31]
 8004328:	e09e      	b.n	8004468 <UART_SetConfig+0x348>
 800432a:	2304      	movs	r3, #4
 800432c:	77fb      	strb	r3, [r7, #31]
 800432e:	e09b      	b.n	8004468 <UART_SetConfig+0x348>
 8004330:	2308      	movs	r3, #8
 8004332:	77fb      	strb	r3, [r7, #31]
 8004334:	e098      	b.n	8004468 <UART_SetConfig+0x348>
 8004336:	2310      	movs	r3, #16
 8004338:	77fb      	strb	r3, [r7, #31]
 800433a:	e095      	b.n	8004468 <UART_SetConfig+0x348>
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	4a2f      	ldr	r2, [pc, #188]	; (8004400 <UART_SetConfig+0x2e0>)
 8004342:	4293      	cmp	r3, r2
 8004344:	d125      	bne.n	8004392 <UART_SetConfig+0x272>
 8004346:	4b29      	ldr	r3, [pc, #164]	; (80043ec <UART_SetConfig+0x2cc>)
 8004348:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800434c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004350:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004354:	d017      	beq.n	8004386 <UART_SetConfig+0x266>
 8004356:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800435a:	d817      	bhi.n	800438c <UART_SetConfig+0x26c>
 800435c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004360:	d00b      	beq.n	800437a <UART_SetConfig+0x25a>
 8004362:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004366:	d811      	bhi.n	800438c <UART_SetConfig+0x26c>
 8004368:	2b00      	cmp	r3, #0
 800436a:	d003      	beq.n	8004374 <UART_SetConfig+0x254>
 800436c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004370:	d006      	beq.n	8004380 <UART_SetConfig+0x260>
 8004372:	e00b      	b.n	800438c <UART_SetConfig+0x26c>
 8004374:	2301      	movs	r3, #1
 8004376:	77fb      	strb	r3, [r7, #31]
 8004378:	e076      	b.n	8004468 <UART_SetConfig+0x348>
 800437a:	2302      	movs	r3, #2
 800437c:	77fb      	strb	r3, [r7, #31]
 800437e:	e073      	b.n	8004468 <UART_SetConfig+0x348>
 8004380:	2304      	movs	r3, #4
 8004382:	77fb      	strb	r3, [r7, #31]
 8004384:	e070      	b.n	8004468 <UART_SetConfig+0x348>
 8004386:	2308      	movs	r3, #8
 8004388:	77fb      	strb	r3, [r7, #31]
 800438a:	e06d      	b.n	8004468 <UART_SetConfig+0x348>
 800438c:	2310      	movs	r3, #16
 800438e:	77fb      	strb	r3, [r7, #31]
 8004390:	e06a      	b.n	8004468 <UART_SetConfig+0x348>
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	4a1b      	ldr	r2, [pc, #108]	; (8004404 <UART_SetConfig+0x2e4>)
 8004398:	4293      	cmp	r3, r2
 800439a:	d138      	bne.n	800440e <UART_SetConfig+0x2ee>
 800439c:	4b13      	ldr	r3, [pc, #76]	; (80043ec <UART_SetConfig+0x2cc>)
 800439e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80043a2:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80043a6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80043aa:	d017      	beq.n	80043dc <UART_SetConfig+0x2bc>
 80043ac:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80043b0:	d82a      	bhi.n	8004408 <UART_SetConfig+0x2e8>
 80043b2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80043b6:	d00b      	beq.n	80043d0 <UART_SetConfig+0x2b0>
 80043b8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80043bc:	d824      	bhi.n	8004408 <UART_SetConfig+0x2e8>
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d003      	beq.n	80043ca <UART_SetConfig+0x2aa>
 80043c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80043c6:	d006      	beq.n	80043d6 <UART_SetConfig+0x2b6>
 80043c8:	e01e      	b.n	8004408 <UART_SetConfig+0x2e8>
 80043ca:	2300      	movs	r3, #0
 80043cc:	77fb      	strb	r3, [r7, #31]
 80043ce:	e04b      	b.n	8004468 <UART_SetConfig+0x348>
 80043d0:	2302      	movs	r3, #2
 80043d2:	77fb      	strb	r3, [r7, #31]
 80043d4:	e048      	b.n	8004468 <UART_SetConfig+0x348>
 80043d6:	2304      	movs	r3, #4
 80043d8:	77fb      	strb	r3, [r7, #31]
 80043da:	e045      	b.n	8004468 <UART_SetConfig+0x348>
 80043dc:	2308      	movs	r3, #8
 80043de:	77fb      	strb	r3, [r7, #31]
 80043e0:	e042      	b.n	8004468 <UART_SetConfig+0x348>
 80043e2:	bf00      	nop
 80043e4:	efff69f3 	.word	0xefff69f3
 80043e8:	40011000 	.word	0x40011000
 80043ec:	40023800 	.word	0x40023800
 80043f0:	40004400 	.word	0x40004400
 80043f4:	40004800 	.word	0x40004800
 80043f8:	40004c00 	.word	0x40004c00
 80043fc:	40005000 	.word	0x40005000
 8004400:	40011400 	.word	0x40011400
 8004404:	40007800 	.word	0x40007800
 8004408:	2310      	movs	r3, #16
 800440a:	77fb      	strb	r3, [r7, #31]
 800440c:	e02c      	b.n	8004468 <UART_SetConfig+0x348>
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	4a72      	ldr	r2, [pc, #456]	; (80045dc <UART_SetConfig+0x4bc>)
 8004414:	4293      	cmp	r3, r2
 8004416:	d125      	bne.n	8004464 <UART_SetConfig+0x344>
 8004418:	4b71      	ldr	r3, [pc, #452]	; (80045e0 <UART_SetConfig+0x4c0>)
 800441a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800441e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8004422:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8004426:	d017      	beq.n	8004458 <UART_SetConfig+0x338>
 8004428:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800442c:	d817      	bhi.n	800445e <UART_SetConfig+0x33e>
 800442e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004432:	d00b      	beq.n	800444c <UART_SetConfig+0x32c>
 8004434:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004438:	d811      	bhi.n	800445e <UART_SetConfig+0x33e>
 800443a:	2b00      	cmp	r3, #0
 800443c:	d003      	beq.n	8004446 <UART_SetConfig+0x326>
 800443e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004442:	d006      	beq.n	8004452 <UART_SetConfig+0x332>
 8004444:	e00b      	b.n	800445e <UART_SetConfig+0x33e>
 8004446:	2300      	movs	r3, #0
 8004448:	77fb      	strb	r3, [r7, #31]
 800444a:	e00d      	b.n	8004468 <UART_SetConfig+0x348>
 800444c:	2302      	movs	r3, #2
 800444e:	77fb      	strb	r3, [r7, #31]
 8004450:	e00a      	b.n	8004468 <UART_SetConfig+0x348>
 8004452:	2304      	movs	r3, #4
 8004454:	77fb      	strb	r3, [r7, #31]
 8004456:	e007      	b.n	8004468 <UART_SetConfig+0x348>
 8004458:	2308      	movs	r3, #8
 800445a:	77fb      	strb	r3, [r7, #31]
 800445c:	e004      	b.n	8004468 <UART_SetConfig+0x348>
 800445e:	2310      	movs	r3, #16
 8004460:	77fb      	strb	r3, [r7, #31]
 8004462:	e001      	b.n	8004468 <UART_SetConfig+0x348>
 8004464:	2310      	movs	r3, #16
 8004466:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	69db      	ldr	r3, [r3, #28]
 800446c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004470:	d15b      	bne.n	800452a <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8004472:	7ffb      	ldrb	r3, [r7, #31]
 8004474:	2b08      	cmp	r3, #8
 8004476:	d828      	bhi.n	80044ca <UART_SetConfig+0x3aa>
 8004478:	a201      	add	r2, pc, #4	; (adr r2, 8004480 <UART_SetConfig+0x360>)
 800447a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800447e:	bf00      	nop
 8004480:	080044a5 	.word	0x080044a5
 8004484:	080044ad 	.word	0x080044ad
 8004488:	080044b5 	.word	0x080044b5
 800448c:	080044cb 	.word	0x080044cb
 8004490:	080044bb 	.word	0x080044bb
 8004494:	080044cb 	.word	0x080044cb
 8004498:	080044cb 	.word	0x080044cb
 800449c:	080044cb 	.word	0x080044cb
 80044a0:	080044c3 	.word	0x080044c3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80044a4:	f7fd fdfc 	bl	80020a0 <HAL_RCC_GetPCLK1Freq>
 80044a8:	61b8      	str	r0, [r7, #24]
        break;
 80044aa:	e013      	b.n	80044d4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80044ac:	f7fd fe0c 	bl	80020c8 <HAL_RCC_GetPCLK2Freq>
 80044b0:	61b8      	str	r0, [r7, #24]
        break;
 80044b2:	e00f      	b.n	80044d4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80044b4:	4b4b      	ldr	r3, [pc, #300]	; (80045e4 <UART_SetConfig+0x4c4>)
 80044b6:	61bb      	str	r3, [r7, #24]
        break;
 80044b8:	e00c      	b.n	80044d4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80044ba:	f7fd fd1f 	bl	8001efc <HAL_RCC_GetSysClockFreq>
 80044be:	61b8      	str	r0, [r7, #24]
        break;
 80044c0:	e008      	b.n	80044d4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80044c2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80044c6:	61bb      	str	r3, [r7, #24]
        break;
 80044c8:	e004      	b.n	80044d4 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 80044ca:	2300      	movs	r3, #0
 80044cc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80044ce:	2301      	movs	r3, #1
 80044d0:	77bb      	strb	r3, [r7, #30]
        break;
 80044d2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80044d4:	69bb      	ldr	r3, [r7, #24]
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d074      	beq.n	80045c4 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80044da:	69bb      	ldr	r3, [r7, #24]
 80044dc:	005a      	lsls	r2, r3, #1
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	685b      	ldr	r3, [r3, #4]
 80044e2:	085b      	lsrs	r3, r3, #1
 80044e4:	441a      	add	r2, r3
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	685b      	ldr	r3, [r3, #4]
 80044ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80044ee:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80044f0:	693b      	ldr	r3, [r7, #16]
 80044f2:	2b0f      	cmp	r3, #15
 80044f4:	d916      	bls.n	8004524 <UART_SetConfig+0x404>
 80044f6:	693b      	ldr	r3, [r7, #16]
 80044f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80044fc:	d212      	bcs.n	8004524 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80044fe:	693b      	ldr	r3, [r7, #16]
 8004500:	b29b      	uxth	r3, r3
 8004502:	f023 030f 	bic.w	r3, r3, #15
 8004506:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004508:	693b      	ldr	r3, [r7, #16]
 800450a:	085b      	lsrs	r3, r3, #1
 800450c:	b29b      	uxth	r3, r3
 800450e:	f003 0307 	and.w	r3, r3, #7
 8004512:	b29a      	uxth	r2, r3
 8004514:	89fb      	ldrh	r3, [r7, #14]
 8004516:	4313      	orrs	r3, r2
 8004518:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	89fa      	ldrh	r2, [r7, #14]
 8004520:	60da      	str	r2, [r3, #12]
 8004522:	e04f      	b.n	80045c4 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8004524:	2301      	movs	r3, #1
 8004526:	77bb      	strb	r3, [r7, #30]
 8004528:	e04c      	b.n	80045c4 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800452a:	7ffb      	ldrb	r3, [r7, #31]
 800452c:	2b08      	cmp	r3, #8
 800452e:	d828      	bhi.n	8004582 <UART_SetConfig+0x462>
 8004530:	a201      	add	r2, pc, #4	; (adr r2, 8004538 <UART_SetConfig+0x418>)
 8004532:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004536:	bf00      	nop
 8004538:	0800455d 	.word	0x0800455d
 800453c:	08004565 	.word	0x08004565
 8004540:	0800456d 	.word	0x0800456d
 8004544:	08004583 	.word	0x08004583
 8004548:	08004573 	.word	0x08004573
 800454c:	08004583 	.word	0x08004583
 8004550:	08004583 	.word	0x08004583
 8004554:	08004583 	.word	0x08004583
 8004558:	0800457b 	.word	0x0800457b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800455c:	f7fd fda0 	bl	80020a0 <HAL_RCC_GetPCLK1Freq>
 8004560:	61b8      	str	r0, [r7, #24]
        break;
 8004562:	e013      	b.n	800458c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004564:	f7fd fdb0 	bl	80020c8 <HAL_RCC_GetPCLK2Freq>
 8004568:	61b8      	str	r0, [r7, #24]
        break;
 800456a:	e00f      	b.n	800458c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800456c:	4b1d      	ldr	r3, [pc, #116]	; (80045e4 <UART_SetConfig+0x4c4>)
 800456e:	61bb      	str	r3, [r7, #24]
        break;
 8004570:	e00c      	b.n	800458c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004572:	f7fd fcc3 	bl	8001efc <HAL_RCC_GetSysClockFreq>
 8004576:	61b8      	str	r0, [r7, #24]
        break;
 8004578:	e008      	b.n	800458c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800457a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800457e:	61bb      	str	r3, [r7, #24]
        break;
 8004580:	e004      	b.n	800458c <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8004582:	2300      	movs	r3, #0
 8004584:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004586:	2301      	movs	r3, #1
 8004588:	77bb      	strb	r3, [r7, #30]
        break;
 800458a:	bf00      	nop
    }

    if (pclk != 0U)
 800458c:	69bb      	ldr	r3, [r7, #24]
 800458e:	2b00      	cmp	r3, #0
 8004590:	d018      	beq.n	80045c4 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	685b      	ldr	r3, [r3, #4]
 8004596:	085a      	lsrs	r2, r3, #1
 8004598:	69bb      	ldr	r3, [r7, #24]
 800459a:	441a      	add	r2, r3
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	685b      	ldr	r3, [r3, #4]
 80045a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80045a4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80045a6:	693b      	ldr	r3, [r7, #16]
 80045a8:	2b0f      	cmp	r3, #15
 80045aa:	d909      	bls.n	80045c0 <UART_SetConfig+0x4a0>
 80045ac:	693b      	ldr	r3, [r7, #16]
 80045ae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80045b2:	d205      	bcs.n	80045c0 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80045b4:	693b      	ldr	r3, [r7, #16]
 80045b6:	b29a      	uxth	r2, r3
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	60da      	str	r2, [r3, #12]
 80045be:	e001      	b.n	80045c4 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80045c0:	2301      	movs	r3, #1
 80045c2:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2200      	movs	r2, #0
 80045c8:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	2200      	movs	r2, #0
 80045ce:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80045d0:	7fbb      	ldrb	r3, [r7, #30]
}
 80045d2:	4618      	mov	r0, r3
 80045d4:	3720      	adds	r7, #32
 80045d6:	46bd      	mov	sp, r7
 80045d8:	bd80      	pop	{r7, pc}
 80045da:	bf00      	nop
 80045dc:	40007c00 	.word	0x40007c00
 80045e0:	40023800 	.word	0x40023800
 80045e4:	00f42400 	.word	0x00f42400

080045e8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80045e8:	b480      	push	{r7}
 80045ea:	b083      	sub	sp, #12
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045f4:	f003 0301 	and.w	r3, r3, #1
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d00a      	beq.n	8004612 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	685b      	ldr	r3, [r3, #4]
 8004602:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	430a      	orrs	r2, r1
 8004610:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004616:	f003 0302 	and.w	r3, r3, #2
 800461a:	2b00      	cmp	r3, #0
 800461c:	d00a      	beq.n	8004634 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	685b      	ldr	r3, [r3, #4]
 8004624:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	430a      	orrs	r2, r1
 8004632:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004638:	f003 0304 	and.w	r3, r3, #4
 800463c:	2b00      	cmp	r3, #0
 800463e:	d00a      	beq.n	8004656 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	685b      	ldr	r3, [r3, #4]
 8004646:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	430a      	orrs	r2, r1
 8004654:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800465a:	f003 0308 	and.w	r3, r3, #8
 800465e:	2b00      	cmp	r3, #0
 8004660:	d00a      	beq.n	8004678 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	685b      	ldr	r3, [r3, #4]
 8004668:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	430a      	orrs	r2, r1
 8004676:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800467c:	f003 0310 	and.w	r3, r3, #16
 8004680:	2b00      	cmp	r3, #0
 8004682:	d00a      	beq.n	800469a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	689b      	ldr	r3, [r3, #8]
 800468a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	430a      	orrs	r2, r1
 8004698:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800469e:	f003 0320 	and.w	r3, r3, #32
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d00a      	beq.n	80046bc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	689b      	ldr	r3, [r3, #8]
 80046ac:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	430a      	orrs	r2, r1
 80046ba:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d01a      	beq.n	80046fe <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	685b      	ldr	r3, [r3, #4]
 80046ce:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	430a      	orrs	r2, r1
 80046dc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046e2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80046e6:	d10a      	bne.n	80046fe <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	685b      	ldr	r3, [r3, #4]
 80046ee:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	430a      	orrs	r2, r1
 80046fc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004702:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004706:	2b00      	cmp	r3, #0
 8004708:	d00a      	beq.n	8004720 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	685b      	ldr	r3, [r3, #4]
 8004710:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	430a      	orrs	r2, r1
 800471e:	605a      	str	r2, [r3, #4]
  }
}
 8004720:	bf00      	nop
 8004722:	370c      	adds	r7, #12
 8004724:	46bd      	mov	sp, r7
 8004726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800472a:	4770      	bx	lr

0800472c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800472c:	b580      	push	{r7, lr}
 800472e:	b086      	sub	sp, #24
 8004730:	af02      	add	r7, sp, #8
 8004732:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	2200      	movs	r2, #0
 8004738:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800473c:	f7fc fce8 	bl	8001110 <HAL_GetTick>
 8004740:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	f003 0308 	and.w	r3, r3, #8
 800474c:	2b08      	cmp	r3, #8
 800474e:	d10e      	bne.n	800476e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004750:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004754:	9300      	str	r3, [sp, #0]
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	2200      	movs	r2, #0
 800475a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800475e:	6878      	ldr	r0, [r7, #4]
 8004760:	f000 f831 	bl	80047c6 <UART_WaitOnFlagUntilTimeout>
 8004764:	4603      	mov	r3, r0
 8004766:	2b00      	cmp	r3, #0
 8004768:	d001      	beq.n	800476e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800476a:	2303      	movs	r3, #3
 800476c:	e027      	b.n	80047be <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	f003 0304 	and.w	r3, r3, #4
 8004778:	2b04      	cmp	r3, #4
 800477a:	d10e      	bne.n	800479a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800477c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004780:	9300      	str	r3, [sp, #0]
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	2200      	movs	r2, #0
 8004786:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800478a:	6878      	ldr	r0, [r7, #4]
 800478c:	f000 f81b 	bl	80047c6 <UART_WaitOnFlagUntilTimeout>
 8004790:	4603      	mov	r3, r0
 8004792:	2b00      	cmp	r3, #0
 8004794:	d001      	beq.n	800479a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004796:	2303      	movs	r3, #3
 8004798:	e011      	b.n	80047be <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	2220      	movs	r2, #32
 800479e:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	2220      	movs	r2, #32
 80047a4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2200      	movs	r2, #0
 80047ac:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	2200      	movs	r2, #0
 80047b2:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	2200      	movs	r2, #0
 80047b8:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 80047bc:	2300      	movs	r3, #0
}
 80047be:	4618      	mov	r0, r3
 80047c0:	3710      	adds	r7, #16
 80047c2:	46bd      	mov	sp, r7
 80047c4:	bd80      	pop	{r7, pc}

080047c6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80047c6:	b580      	push	{r7, lr}
 80047c8:	b09c      	sub	sp, #112	; 0x70
 80047ca:	af00      	add	r7, sp, #0
 80047cc:	60f8      	str	r0, [r7, #12]
 80047ce:	60b9      	str	r1, [r7, #8]
 80047d0:	603b      	str	r3, [r7, #0]
 80047d2:	4613      	mov	r3, r2
 80047d4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80047d6:	e0a7      	b.n	8004928 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80047d8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80047da:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80047de:	f000 80a3 	beq.w	8004928 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80047e2:	f7fc fc95 	bl	8001110 <HAL_GetTick>
 80047e6:	4602      	mov	r2, r0
 80047e8:	683b      	ldr	r3, [r7, #0]
 80047ea:	1ad3      	subs	r3, r2, r3
 80047ec:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80047ee:	429a      	cmp	r2, r3
 80047f0:	d302      	bcc.n	80047f8 <UART_WaitOnFlagUntilTimeout+0x32>
 80047f2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d13f      	bne.n	8004878 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047fe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004800:	e853 3f00 	ldrex	r3, [r3]
 8004804:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8004806:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004808:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800480c:	667b      	str	r3, [r7, #100]	; 0x64
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	461a      	mov	r2, r3
 8004814:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004816:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004818:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800481a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800481c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800481e:	e841 2300 	strex	r3, r2, [r1]
 8004822:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8004824:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004826:	2b00      	cmp	r3, #0
 8004828:	d1e6      	bne.n	80047f8 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	3308      	adds	r3, #8
 8004830:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004832:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004834:	e853 3f00 	ldrex	r3, [r3]
 8004838:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800483a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800483c:	f023 0301 	bic.w	r3, r3, #1
 8004840:	663b      	str	r3, [r7, #96]	; 0x60
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	3308      	adds	r3, #8
 8004848:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800484a:	64ba      	str	r2, [r7, #72]	; 0x48
 800484c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800484e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004850:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004852:	e841 2300 	strex	r3, r2, [r1]
 8004856:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8004858:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800485a:	2b00      	cmp	r3, #0
 800485c:	d1e5      	bne.n	800482a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	2220      	movs	r2, #32
 8004862:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	2220      	movs	r2, #32
 8004868:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	2200      	movs	r2, #0
 8004870:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 8004874:	2303      	movs	r3, #3
 8004876:	e068      	b.n	800494a <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f003 0304 	and.w	r3, r3, #4
 8004882:	2b00      	cmp	r3, #0
 8004884:	d050      	beq.n	8004928 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	69db      	ldr	r3, [r3, #28]
 800488c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004890:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004894:	d148      	bne.n	8004928 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800489e:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048a8:	e853 3f00 	ldrex	r3, [r3]
 80048ac:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80048ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048b0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80048b4:	66fb      	str	r3, [r7, #108]	; 0x6c
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	461a      	mov	r2, r3
 80048bc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80048be:	637b      	str	r3, [r7, #52]	; 0x34
 80048c0:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048c2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80048c4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80048c6:	e841 2300 	strex	r3, r2, [r1]
 80048ca:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80048cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d1e6      	bne.n	80048a0 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	3308      	adds	r3, #8
 80048d8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048da:	697b      	ldr	r3, [r7, #20]
 80048dc:	e853 3f00 	ldrex	r3, [r3]
 80048e0:	613b      	str	r3, [r7, #16]
   return(result);
 80048e2:	693b      	ldr	r3, [r7, #16]
 80048e4:	f023 0301 	bic.w	r3, r3, #1
 80048e8:	66bb      	str	r3, [r7, #104]	; 0x68
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	3308      	adds	r3, #8
 80048f0:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80048f2:	623a      	str	r2, [r7, #32]
 80048f4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048f6:	69f9      	ldr	r1, [r7, #28]
 80048f8:	6a3a      	ldr	r2, [r7, #32]
 80048fa:	e841 2300 	strex	r3, r2, [r1]
 80048fe:	61bb      	str	r3, [r7, #24]
   return(result);
 8004900:	69bb      	ldr	r3, [r7, #24]
 8004902:	2b00      	cmp	r3, #0
 8004904:	d1e5      	bne.n	80048d2 <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	2220      	movs	r2, #32
 800490a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	2220      	movs	r2, #32
 8004910:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	2220      	movs	r2, #32
 8004918:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	2200      	movs	r2, #0
 8004920:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8004924:	2303      	movs	r3, #3
 8004926:	e010      	b.n	800494a <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	69da      	ldr	r2, [r3, #28]
 800492e:	68bb      	ldr	r3, [r7, #8]
 8004930:	4013      	ands	r3, r2
 8004932:	68ba      	ldr	r2, [r7, #8]
 8004934:	429a      	cmp	r2, r3
 8004936:	bf0c      	ite	eq
 8004938:	2301      	moveq	r3, #1
 800493a:	2300      	movne	r3, #0
 800493c:	b2db      	uxtb	r3, r3
 800493e:	461a      	mov	r2, r3
 8004940:	79fb      	ldrb	r3, [r7, #7]
 8004942:	429a      	cmp	r2, r3
 8004944:	f43f af48 	beq.w	80047d8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004948:	2300      	movs	r3, #0
}
 800494a:	4618      	mov	r0, r3
 800494c:	3770      	adds	r7, #112	; 0x70
 800494e:	46bd      	mov	sp, r7
 8004950:	bd80      	pop	{r7, pc}

08004952 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004952:	b480      	push	{r7}
 8004954:	b095      	sub	sp, #84	; 0x54
 8004956:	af00      	add	r7, sp, #0
 8004958:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004960:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004962:	e853 3f00 	ldrex	r3, [r3]
 8004966:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004968:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800496a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800496e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	461a      	mov	r2, r3
 8004976:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004978:	643b      	str	r3, [r7, #64]	; 0x40
 800497a:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800497c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800497e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004980:	e841 2300 	strex	r3, r2, [r1]
 8004984:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004986:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004988:	2b00      	cmp	r3, #0
 800498a:	d1e6      	bne.n	800495a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	3308      	adds	r3, #8
 8004992:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004994:	6a3b      	ldr	r3, [r7, #32]
 8004996:	e853 3f00 	ldrex	r3, [r3]
 800499a:	61fb      	str	r3, [r7, #28]
   return(result);
 800499c:	69fb      	ldr	r3, [r7, #28]
 800499e:	f023 0301 	bic.w	r3, r3, #1
 80049a2:	64bb      	str	r3, [r7, #72]	; 0x48
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	3308      	adds	r3, #8
 80049aa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80049ac:	62fa      	str	r2, [r7, #44]	; 0x2c
 80049ae:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049b0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80049b2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80049b4:	e841 2300 	strex	r3, r2, [r1]
 80049b8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80049ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d1e5      	bne.n	800498c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80049c4:	2b01      	cmp	r3, #1
 80049c6:	d118      	bne.n	80049fa <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	e853 3f00 	ldrex	r3, [r3]
 80049d4:	60bb      	str	r3, [r7, #8]
   return(result);
 80049d6:	68bb      	ldr	r3, [r7, #8]
 80049d8:	f023 0310 	bic.w	r3, r3, #16
 80049dc:	647b      	str	r3, [r7, #68]	; 0x44
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	461a      	mov	r2, r3
 80049e4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80049e6:	61bb      	str	r3, [r7, #24]
 80049e8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049ea:	6979      	ldr	r1, [r7, #20]
 80049ec:	69ba      	ldr	r2, [r7, #24]
 80049ee:	e841 2300 	strex	r3, r2, [r1]
 80049f2:	613b      	str	r3, [r7, #16]
   return(result);
 80049f4:	693b      	ldr	r3, [r7, #16]
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d1e6      	bne.n	80049c8 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	2220      	movs	r2, #32
 80049fe:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	2200      	movs	r2, #0
 8004a06:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2200      	movs	r2, #0
 8004a0c:	669a      	str	r2, [r3, #104]	; 0x68
}
 8004a0e:	bf00      	nop
 8004a10:	3754      	adds	r7, #84	; 0x54
 8004a12:	46bd      	mov	sp, r7
 8004a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a18:	4770      	bx	lr

08004a1a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004a1a:	b580      	push	{r7, lr}
 8004a1c:	b084      	sub	sp, #16
 8004a1e:	af00      	add	r7, sp, #0
 8004a20:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a26:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	2200      	movs	r2, #0
 8004a2c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	2200      	movs	r2, #0
 8004a34:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004a38:	68f8      	ldr	r0, [r7, #12]
 8004a3a:	f7ff fb51 	bl	80040e0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004a3e:	bf00      	nop
 8004a40:	3710      	adds	r7, #16
 8004a42:	46bd      	mov	sp, r7
 8004a44:	bd80      	pop	{r7, pc}

08004a46 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004a46:	b580      	push	{r7, lr}
 8004a48:	b088      	sub	sp, #32
 8004a4a:	af00      	add	r7, sp, #0
 8004a4c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	e853 3f00 	ldrex	r3, [r3]
 8004a5a:	60bb      	str	r3, [r7, #8]
   return(result);
 8004a5c:	68bb      	ldr	r3, [r7, #8]
 8004a5e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004a62:	61fb      	str	r3, [r7, #28]
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	461a      	mov	r2, r3
 8004a6a:	69fb      	ldr	r3, [r7, #28]
 8004a6c:	61bb      	str	r3, [r7, #24]
 8004a6e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a70:	6979      	ldr	r1, [r7, #20]
 8004a72:	69ba      	ldr	r2, [r7, #24]
 8004a74:	e841 2300 	strex	r3, r2, [r1]
 8004a78:	613b      	str	r3, [r7, #16]
   return(result);
 8004a7a:	693b      	ldr	r3, [r7, #16]
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d1e6      	bne.n	8004a4e <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	2220      	movs	r2, #32
 8004a84:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	2200      	movs	r2, #0
 8004a8a:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004a8c:	6878      	ldr	r0, [r7, #4]
 8004a8e:	f7ff fb1d 	bl	80040cc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004a92:	bf00      	nop
 8004a94:	3720      	adds	r7, #32
 8004a96:	46bd      	mov	sp, r7
 8004a98:	bd80      	pop	{r7, pc}
	...

08004a9c <std>:
 8004a9c:	2300      	movs	r3, #0
 8004a9e:	b510      	push	{r4, lr}
 8004aa0:	4604      	mov	r4, r0
 8004aa2:	e9c0 3300 	strd	r3, r3, [r0]
 8004aa6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004aaa:	6083      	str	r3, [r0, #8]
 8004aac:	8181      	strh	r1, [r0, #12]
 8004aae:	6643      	str	r3, [r0, #100]	; 0x64
 8004ab0:	81c2      	strh	r2, [r0, #14]
 8004ab2:	6183      	str	r3, [r0, #24]
 8004ab4:	4619      	mov	r1, r3
 8004ab6:	2208      	movs	r2, #8
 8004ab8:	305c      	adds	r0, #92	; 0x5c
 8004aba:	f000 f9f7 	bl	8004eac <memset>
 8004abe:	4b0d      	ldr	r3, [pc, #52]	; (8004af4 <std+0x58>)
 8004ac0:	6263      	str	r3, [r4, #36]	; 0x24
 8004ac2:	4b0d      	ldr	r3, [pc, #52]	; (8004af8 <std+0x5c>)
 8004ac4:	62a3      	str	r3, [r4, #40]	; 0x28
 8004ac6:	4b0d      	ldr	r3, [pc, #52]	; (8004afc <std+0x60>)
 8004ac8:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004aca:	4b0d      	ldr	r3, [pc, #52]	; (8004b00 <std+0x64>)
 8004acc:	6323      	str	r3, [r4, #48]	; 0x30
 8004ace:	4b0d      	ldr	r3, [pc, #52]	; (8004b04 <std+0x68>)
 8004ad0:	6224      	str	r4, [r4, #32]
 8004ad2:	429c      	cmp	r4, r3
 8004ad4:	d006      	beq.n	8004ae4 <std+0x48>
 8004ad6:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8004ada:	4294      	cmp	r4, r2
 8004adc:	d002      	beq.n	8004ae4 <std+0x48>
 8004ade:	33d0      	adds	r3, #208	; 0xd0
 8004ae0:	429c      	cmp	r4, r3
 8004ae2:	d105      	bne.n	8004af0 <std+0x54>
 8004ae4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004ae8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004aec:	f000 ba56 	b.w	8004f9c <__retarget_lock_init_recursive>
 8004af0:	bd10      	pop	{r4, pc}
 8004af2:	bf00      	nop
 8004af4:	08004cfd 	.word	0x08004cfd
 8004af8:	08004d1f 	.word	0x08004d1f
 8004afc:	08004d57 	.word	0x08004d57
 8004b00:	08004d7b 	.word	0x08004d7b
 8004b04:	20000204 	.word	0x20000204

08004b08 <stdio_exit_handler>:
 8004b08:	4a02      	ldr	r2, [pc, #8]	; (8004b14 <stdio_exit_handler+0xc>)
 8004b0a:	4903      	ldr	r1, [pc, #12]	; (8004b18 <stdio_exit_handler+0x10>)
 8004b0c:	4803      	ldr	r0, [pc, #12]	; (8004b1c <stdio_exit_handler+0x14>)
 8004b0e:	f000 b869 	b.w	8004be4 <_fwalk_sglue>
 8004b12:	bf00      	nop
 8004b14:	20000030 	.word	0x20000030
 8004b18:	08005849 	.word	0x08005849
 8004b1c:	2000003c 	.word	0x2000003c

08004b20 <cleanup_stdio>:
 8004b20:	6841      	ldr	r1, [r0, #4]
 8004b22:	4b0c      	ldr	r3, [pc, #48]	; (8004b54 <cleanup_stdio+0x34>)
 8004b24:	4299      	cmp	r1, r3
 8004b26:	b510      	push	{r4, lr}
 8004b28:	4604      	mov	r4, r0
 8004b2a:	d001      	beq.n	8004b30 <cleanup_stdio+0x10>
 8004b2c:	f000 fe8c 	bl	8005848 <_fflush_r>
 8004b30:	68a1      	ldr	r1, [r4, #8]
 8004b32:	4b09      	ldr	r3, [pc, #36]	; (8004b58 <cleanup_stdio+0x38>)
 8004b34:	4299      	cmp	r1, r3
 8004b36:	d002      	beq.n	8004b3e <cleanup_stdio+0x1e>
 8004b38:	4620      	mov	r0, r4
 8004b3a:	f000 fe85 	bl	8005848 <_fflush_r>
 8004b3e:	68e1      	ldr	r1, [r4, #12]
 8004b40:	4b06      	ldr	r3, [pc, #24]	; (8004b5c <cleanup_stdio+0x3c>)
 8004b42:	4299      	cmp	r1, r3
 8004b44:	d004      	beq.n	8004b50 <cleanup_stdio+0x30>
 8004b46:	4620      	mov	r0, r4
 8004b48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004b4c:	f000 be7c 	b.w	8005848 <_fflush_r>
 8004b50:	bd10      	pop	{r4, pc}
 8004b52:	bf00      	nop
 8004b54:	20000204 	.word	0x20000204
 8004b58:	2000026c 	.word	0x2000026c
 8004b5c:	200002d4 	.word	0x200002d4

08004b60 <global_stdio_init.part.0>:
 8004b60:	b510      	push	{r4, lr}
 8004b62:	4b0b      	ldr	r3, [pc, #44]	; (8004b90 <global_stdio_init.part.0+0x30>)
 8004b64:	4c0b      	ldr	r4, [pc, #44]	; (8004b94 <global_stdio_init.part.0+0x34>)
 8004b66:	4a0c      	ldr	r2, [pc, #48]	; (8004b98 <global_stdio_init.part.0+0x38>)
 8004b68:	601a      	str	r2, [r3, #0]
 8004b6a:	4620      	mov	r0, r4
 8004b6c:	2200      	movs	r2, #0
 8004b6e:	2104      	movs	r1, #4
 8004b70:	f7ff ff94 	bl	8004a9c <std>
 8004b74:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8004b78:	2201      	movs	r2, #1
 8004b7a:	2109      	movs	r1, #9
 8004b7c:	f7ff ff8e 	bl	8004a9c <std>
 8004b80:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8004b84:	2202      	movs	r2, #2
 8004b86:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004b8a:	2112      	movs	r1, #18
 8004b8c:	f7ff bf86 	b.w	8004a9c <std>
 8004b90:	2000033c 	.word	0x2000033c
 8004b94:	20000204 	.word	0x20000204
 8004b98:	08004b09 	.word	0x08004b09

08004b9c <__sfp_lock_acquire>:
 8004b9c:	4801      	ldr	r0, [pc, #4]	; (8004ba4 <__sfp_lock_acquire+0x8>)
 8004b9e:	f000 b9fe 	b.w	8004f9e <__retarget_lock_acquire_recursive>
 8004ba2:	bf00      	nop
 8004ba4:	20000345 	.word	0x20000345

08004ba8 <__sfp_lock_release>:
 8004ba8:	4801      	ldr	r0, [pc, #4]	; (8004bb0 <__sfp_lock_release+0x8>)
 8004baa:	f000 b9f9 	b.w	8004fa0 <__retarget_lock_release_recursive>
 8004bae:	bf00      	nop
 8004bb0:	20000345 	.word	0x20000345

08004bb4 <__sinit>:
 8004bb4:	b510      	push	{r4, lr}
 8004bb6:	4604      	mov	r4, r0
 8004bb8:	f7ff fff0 	bl	8004b9c <__sfp_lock_acquire>
 8004bbc:	6a23      	ldr	r3, [r4, #32]
 8004bbe:	b11b      	cbz	r3, 8004bc8 <__sinit+0x14>
 8004bc0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004bc4:	f7ff bff0 	b.w	8004ba8 <__sfp_lock_release>
 8004bc8:	4b04      	ldr	r3, [pc, #16]	; (8004bdc <__sinit+0x28>)
 8004bca:	6223      	str	r3, [r4, #32]
 8004bcc:	4b04      	ldr	r3, [pc, #16]	; (8004be0 <__sinit+0x2c>)
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d1f5      	bne.n	8004bc0 <__sinit+0xc>
 8004bd4:	f7ff ffc4 	bl	8004b60 <global_stdio_init.part.0>
 8004bd8:	e7f2      	b.n	8004bc0 <__sinit+0xc>
 8004bda:	bf00      	nop
 8004bdc:	08004b21 	.word	0x08004b21
 8004be0:	2000033c 	.word	0x2000033c

08004be4 <_fwalk_sglue>:
 8004be4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004be8:	4607      	mov	r7, r0
 8004bea:	4688      	mov	r8, r1
 8004bec:	4614      	mov	r4, r2
 8004bee:	2600      	movs	r6, #0
 8004bf0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004bf4:	f1b9 0901 	subs.w	r9, r9, #1
 8004bf8:	d505      	bpl.n	8004c06 <_fwalk_sglue+0x22>
 8004bfa:	6824      	ldr	r4, [r4, #0]
 8004bfc:	2c00      	cmp	r4, #0
 8004bfe:	d1f7      	bne.n	8004bf0 <_fwalk_sglue+0xc>
 8004c00:	4630      	mov	r0, r6
 8004c02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004c06:	89ab      	ldrh	r3, [r5, #12]
 8004c08:	2b01      	cmp	r3, #1
 8004c0a:	d907      	bls.n	8004c1c <_fwalk_sglue+0x38>
 8004c0c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004c10:	3301      	adds	r3, #1
 8004c12:	d003      	beq.n	8004c1c <_fwalk_sglue+0x38>
 8004c14:	4629      	mov	r1, r5
 8004c16:	4638      	mov	r0, r7
 8004c18:	47c0      	blx	r8
 8004c1a:	4306      	orrs	r6, r0
 8004c1c:	3568      	adds	r5, #104	; 0x68
 8004c1e:	e7e9      	b.n	8004bf4 <_fwalk_sglue+0x10>

08004c20 <iprintf>:
 8004c20:	b40f      	push	{r0, r1, r2, r3}
 8004c22:	b507      	push	{r0, r1, r2, lr}
 8004c24:	4906      	ldr	r1, [pc, #24]	; (8004c40 <iprintf+0x20>)
 8004c26:	ab04      	add	r3, sp, #16
 8004c28:	6808      	ldr	r0, [r1, #0]
 8004c2a:	f853 2b04 	ldr.w	r2, [r3], #4
 8004c2e:	6881      	ldr	r1, [r0, #8]
 8004c30:	9301      	str	r3, [sp, #4]
 8004c32:	f000 fad9 	bl	80051e8 <_vfiprintf_r>
 8004c36:	b003      	add	sp, #12
 8004c38:	f85d eb04 	ldr.w	lr, [sp], #4
 8004c3c:	b004      	add	sp, #16
 8004c3e:	4770      	bx	lr
 8004c40:	20000088 	.word	0x20000088

08004c44 <_puts_r>:
 8004c44:	6a03      	ldr	r3, [r0, #32]
 8004c46:	b570      	push	{r4, r5, r6, lr}
 8004c48:	6884      	ldr	r4, [r0, #8]
 8004c4a:	4605      	mov	r5, r0
 8004c4c:	460e      	mov	r6, r1
 8004c4e:	b90b      	cbnz	r3, 8004c54 <_puts_r+0x10>
 8004c50:	f7ff ffb0 	bl	8004bb4 <__sinit>
 8004c54:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004c56:	07db      	lsls	r3, r3, #31
 8004c58:	d405      	bmi.n	8004c66 <_puts_r+0x22>
 8004c5a:	89a3      	ldrh	r3, [r4, #12]
 8004c5c:	0598      	lsls	r0, r3, #22
 8004c5e:	d402      	bmi.n	8004c66 <_puts_r+0x22>
 8004c60:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004c62:	f000 f99c 	bl	8004f9e <__retarget_lock_acquire_recursive>
 8004c66:	89a3      	ldrh	r3, [r4, #12]
 8004c68:	0719      	lsls	r1, r3, #28
 8004c6a:	d513      	bpl.n	8004c94 <_puts_r+0x50>
 8004c6c:	6923      	ldr	r3, [r4, #16]
 8004c6e:	b18b      	cbz	r3, 8004c94 <_puts_r+0x50>
 8004c70:	3e01      	subs	r6, #1
 8004c72:	68a3      	ldr	r3, [r4, #8]
 8004c74:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8004c78:	3b01      	subs	r3, #1
 8004c7a:	60a3      	str	r3, [r4, #8]
 8004c7c:	b9e9      	cbnz	r1, 8004cba <_puts_r+0x76>
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	da2e      	bge.n	8004ce0 <_puts_r+0x9c>
 8004c82:	4622      	mov	r2, r4
 8004c84:	210a      	movs	r1, #10
 8004c86:	4628      	mov	r0, r5
 8004c88:	f000 f87b 	bl	8004d82 <__swbuf_r>
 8004c8c:	3001      	adds	r0, #1
 8004c8e:	d007      	beq.n	8004ca0 <_puts_r+0x5c>
 8004c90:	250a      	movs	r5, #10
 8004c92:	e007      	b.n	8004ca4 <_puts_r+0x60>
 8004c94:	4621      	mov	r1, r4
 8004c96:	4628      	mov	r0, r5
 8004c98:	f000 f8b0 	bl	8004dfc <__swsetup_r>
 8004c9c:	2800      	cmp	r0, #0
 8004c9e:	d0e7      	beq.n	8004c70 <_puts_r+0x2c>
 8004ca0:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8004ca4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004ca6:	07da      	lsls	r2, r3, #31
 8004ca8:	d405      	bmi.n	8004cb6 <_puts_r+0x72>
 8004caa:	89a3      	ldrh	r3, [r4, #12]
 8004cac:	059b      	lsls	r3, r3, #22
 8004cae:	d402      	bmi.n	8004cb6 <_puts_r+0x72>
 8004cb0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004cb2:	f000 f975 	bl	8004fa0 <__retarget_lock_release_recursive>
 8004cb6:	4628      	mov	r0, r5
 8004cb8:	bd70      	pop	{r4, r5, r6, pc}
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	da04      	bge.n	8004cc8 <_puts_r+0x84>
 8004cbe:	69a2      	ldr	r2, [r4, #24]
 8004cc0:	429a      	cmp	r2, r3
 8004cc2:	dc06      	bgt.n	8004cd2 <_puts_r+0x8e>
 8004cc4:	290a      	cmp	r1, #10
 8004cc6:	d004      	beq.n	8004cd2 <_puts_r+0x8e>
 8004cc8:	6823      	ldr	r3, [r4, #0]
 8004cca:	1c5a      	adds	r2, r3, #1
 8004ccc:	6022      	str	r2, [r4, #0]
 8004cce:	7019      	strb	r1, [r3, #0]
 8004cd0:	e7cf      	b.n	8004c72 <_puts_r+0x2e>
 8004cd2:	4622      	mov	r2, r4
 8004cd4:	4628      	mov	r0, r5
 8004cd6:	f000 f854 	bl	8004d82 <__swbuf_r>
 8004cda:	3001      	adds	r0, #1
 8004cdc:	d1c9      	bne.n	8004c72 <_puts_r+0x2e>
 8004cde:	e7df      	b.n	8004ca0 <_puts_r+0x5c>
 8004ce0:	6823      	ldr	r3, [r4, #0]
 8004ce2:	250a      	movs	r5, #10
 8004ce4:	1c5a      	adds	r2, r3, #1
 8004ce6:	6022      	str	r2, [r4, #0]
 8004ce8:	701d      	strb	r5, [r3, #0]
 8004cea:	e7db      	b.n	8004ca4 <_puts_r+0x60>

08004cec <puts>:
 8004cec:	4b02      	ldr	r3, [pc, #8]	; (8004cf8 <puts+0xc>)
 8004cee:	4601      	mov	r1, r0
 8004cf0:	6818      	ldr	r0, [r3, #0]
 8004cf2:	f7ff bfa7 	b.w	8004c44 <_puts_r>
 8004cf6:	bf00      	nop
 8004cf8:	20000088 	.word	0x20000088

08004cfc <__sread>:
 8004cfc:	b510      	push	{r4, lr}
 8004cfe:	460c      	mov	r4, r1
 8004d00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004d04:	f000 f8fc 	bl	8004f00 <_read_r>
 8004d08:	2800      	cmp	r0, #0
 8004d0a:	bfab      	itete	ge
 8004d0c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004d0e:	89a3      	ldrhlt	r3, [r4, #12]
 8004d10:	181b      	addge	r3, r3, r0
 8004d12:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004d16:	bfac      	ite	ge
 8004d18:	6563      	strge	r3, [r4, #84]	; 0x54
 8004d1a:	81a3      	strhlt	r3, [r4, #12]
 8004d1c:	bd10      	pop	{r4, pc}

08004d1e <__swrite>:
 8004d1e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004d22:	461f      	mov	r7, r3
 8004d24:	898b      	ldrh	r3, [r1, #12]
 8004d26:	05db      	lsls	r3, r3, #23
 8004d28:	4605      	mov	r5, r0
 8004d2a:	460c      	mov	r4, r1
 8004d2c:	4616      	mov	r6, r2
 8004d2e:	d505      	bpl.n	8004d3c <__swrite+0x1e>
 8004d30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004d34:	2302      	movs	r3, #2
 8004d36:	2200      	movs	r2, #0
 8004d38:	f000 f8d0 	bl	8004edc <_lseek_r>
 8004d3c:	89a3      	ldrh	r3, [r4, #12]
 8004d3e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004d42:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004d46:	81a3      	strh	r3, [r4, #12]
 8004d48:	4632      	mov	r2, r6
 8004d4a:	463b      	mov	r3, r7
 8004d4c:	4628      	mov	r0, r5
 8004d4e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004d52:	f000 b8e7 	b.w	8004f24 <_write_r>

08004d56 <__sseek>:
 8004d56:	b510      	push	{r4, lr}
 8004d58:	460c      	mov	r4, r1
 8004d5a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004d5e:	f000 f8bd 	bl	8004edc <_lseek_r>
 8004d62:	1c43      	adds	r3, r0, #1
 8004d64:	89a3      	ldrh	r3, [r4, #12]
 8004d66:	bf15      	itete	ne
 8004d68:	6560      	strne	r0, [r4, #84]	; 0x54
 8004d6a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004d6e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004d72:	81a3      	strheq	r3, [r4, #12]
 8004d74:	bf18      	it	ne
 8004d76:	81a3      	strhne	r3, [r4, #12]
 8004d78:	bd10      	pop	{r4, pc}

08004d7a <__sclose>:
 8004d7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004d7e:	f000 b89d 	b.w	8004ebc <_close_r>

08004d82 <__swbuf_r>:
 8004d82:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d84:	460e      	mov	r6, r1
 8004d86:	4614      	mov	r4, r2
 8004d88:	4605      	mov	r5, r0
 8004d8a:	b118      	cbz	r0, 8004d94 <__swbuf_r+0x12>
 8004d8c:	6a03      	ldr	r3, [r0, #32]
 8004d8e:	b90b      	cbnz	r3, 8004d94 <__swbuf_r+0x12>
 8004d90:	f7ff ff10 	bl	8004bb4 <__sinit>
 8004d94:	69a3      	ldr	r3, [r4, #24]
 8004d96:	60a3      	str	r3, [r4, #8]
 8004d98:	89a3      	ldrh	r3, [r4, #12]
 8004d9a:	071a      	lsls	r2, r3, #28
 8004d9c:	d525      	bpl.n	8004dea <__swbuf_r+0x68>
 8004d9e:	6923      	ldr	r3, [r4, #16]
 8004da0:	b31b      	cbz	r3, 8004dea <__swbuf_r+0x68>
 8004da2:	6823      	ldr	r3, [r4, #0]
 8004da4:	6922      	ldr	r2, [r4, #16]
 8004da6:	1a98      	subs	r0, r3, r2
 8004da8:	6963      	ldr	r3, [r4, #20]
 8004daa:	b2f6      	uxtb	r6, r6
 8004dac:	4283      	cmp	r3, r0
 8004dae:	4637      	mov	r7, r6
 8004db0:	dc04      	bgt.n	8004dbc <__swbuf_r+0x3a>
 8004db2:	4621      	mov	r1, r4
 8004db4:	4628      	mov	r0, r5
 8004db6:	f000 fd47 	bl	8005848 <_fflush_r>
 8004dba:	b9e0      	cbnz	r0, 8004df6 <__swbuf_r+0x74>
 8004dbc:	68a3      	ldr	r3, [r4, #8]
 8004dbe:	3b01      	subs	r3, #1
 8004dc0:	60a3      	str	r3, [r4, #8]
 8004dc2:	6823      	ldr	r3, [r4, #0]
 8004dc4:	1c5a      	adds	r2, r3, #1
 8004dc6:	6022      	str	r2, [r4, #0]
 8004dc8:	701e      	strb	r6, [r3, #0]
 8004dca:	6962      	ldr	r2, [r4, #20]
 8004dcc:	1c43      	adds	r3, r0, #1
 8004dce:	429a      	cmp	r2, r3
 8004dd0:	d004      	beq.n	8004ddc <__swbuf_r+0x5a>
 8004dd2:	89a3      	ldrh	r3, [r4, #12]
 8004dd4:	07db      	lsls	r3, r3, #31
 8004dd6:	d506      	bpl.n	8004de6 <__swbuf_r+0x64>
 8004dd8:	2e0a      	cmp	r6, #10
 8004dda:	d104      	bne.n	8004de6 <__swbuf_r+0x64>
 8004ddc:	4621      	mov	r1, r4
 8004dde:	4628      	mov	r0, r5
 8004de0:	f000 fd32 	bl	8005848 <_fflush_r>
 8004de4:	b938      	cbnz	r0, 8004df6 <__swbuf_r+0x74>
 8004de6:	4638      	mov	r0, r7
 8004de8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004dea:	4621      	mov	r1, r4
 8004dec:	4628      	mov	r0, r5
 8004dee:	f000 f805 	bl	8004dfc <__swsetup_r>
 8004df2:	2800      	cmp	r0, #0
 8004df4:	d0d5      	beq.n	8004da2 <__swbuf_r+0x20>
 8004df6:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8004dfa:	e7f4      	b.n	8004de6 <__swbuf_r+0x64>

08004dfc <__swsetup_r>:
 8004dfc:	b538      	push	{r3, r4, r5, lr}
 8004dfe:	4b2a      	ldr	r3, [pc, #168]	; (8004ea8 <__swsetup_r+0xac>)
 8004e00:	4605      	mov	r5, r0
 8004e02:	6818      	ldr	r0, [r3, #0]
 8004e04:	460c      	mov	r4, r1
 8004e06:	b118      	cbz	r0, 8004e10 <__swsetup_r+0x14>
 8004e08:	6a03      	ldr	r3, [r0, #32]
 8004e0a:	b90b      	cbnz	r3, 8004e10 <__swsetup_r+0x14>
 8004e0c:	f7ff fed2 	bl	8004bb4 <__sinit>
 8004e10:	89a3      	ldrh	r3, [r4, #12]
 8004e12:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004e16:	0718      	lsls	r0, r3, #28
 8004e18:	d422      	bmi.n	8004e60 <__swsetup_r+0x64>
 8004e1a:	06d9      	lsls	r1, r3, #27
 8004e1c:	d407      	bmi.n	8004e2e <__swsetup_r+0x32>
 8004e1e:	2309      	movs	r3, #9
 8004e20:	602b      	str	r3, [r5, #0]
 8004e22:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004e26:	81a3      	strh	r3, [r4, #12]
 8004e28:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004e2c:	e034      	b.n	8004e98 <__swsetup_r+0x9c>
 8004e2e:	0758      	lsls	r0, r3, #29
 8004e30:	d512      	bpl.n	8004e58 <__swsetup_r+0x5c>
 8004e32:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004e34:	b141      	cbz	r1, 8004e48 <__swsetup_r+0x4c>
 8004e36:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004e3a:	4299      	cmp	r1, r3
 8004e3c:	d002      	beq.n	8004e44 <__swsetup_r+0x48>
 8004e3e:	4628      	mov	r0, r5
 8004e40:	f000 f8b0 	bl	8004fa4 <_free_r>
 8004e44:	2300      	movs	r3, #0
 8004e46:	6363      	str	r3, [r4, #52]	; 0x34
 8004e48:	89a3      	ldrh	r3, [r4, #12]
 8004e4a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004e4e:	81a3      	strh	r3, [r4, #12]
 8004e50:	2300      	movs	r3, #0
 8004e52:	6063      	str	r3, [r4, #4]
 8004e54:	6923      	ldr	r3, [r4, #16]
 8004e56:	6023      	str	r3, [r4, #0]
 8004e58:	89a3      	ldrh	r3, [r4, #12]
 8004e5a:	f043 0308 	orr.w	r3, r3, #8
 8004e5e:	81a3      	strh	r3, [r4, #12]
 8004e60:	6923      	ldr	r3, [r4, #16]
 8004e62:	b94b      	cbnz	r3, 8004e78 <__swsetup_r+0x7c>
 8004e64:	89a3      	ldrh	r3, [r4, #12]
 8004e66:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004e6a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004e6e:	d003      	beq.n	8004e78 <__swsetup_r+0x7c>
 8004e70:	4621      	mov	r1, r4
 8004e72:	4628      	mov	r0, r5
 8004e74:	f000 fd36 	bl	80058e4 <__smakebuf_r>
 8004e78:	89a0      	ldrh	r0, [r4, #12]
 8004e7a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004e7e:	f010 0301 	ands.w	r3, r0, #1
 8004e82:	d00a      	beq.n	8004e9a <__swsetup_r+0x9e>
 8004e84:	2300      	movs	r3, #0
 8004e86:	60a3      	str	r3, [r4, #8]
 8004e88:	6963      	ldr	r3, [r4, #20]
 8004e8a:	425b      	negs	r3, r3
 8004e8c:	61a3      	str	r3, [r4, #24]
 8004e8e:	6923      	ldr	r3, [r4, #16]
 8004e90:	b943      	cbnz	r3, 8004ea4 <__swsetup_r+0xa8>
 8004e92:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8004e96:	d1c4      	bne.n	8004e22 <__swsetup_r+0x26>
 8004e98:	bd38      	pop	{r3, r4, r5, pc}
 8004e9a:	0781      	lsls	r1, r0, #30
 8004e9c:	bf58      	it	pl
 8004e9e:	6963      	ldrpl	r3, [r4, #20]
 8004ea0:	60a3      	str	r3, [r4, #8]
 8004ea2:	e7f4      	b.n	8004e8e <__swsetup_r+0x92>
 8004ea4:	2000      	movs	r0, #0
 8004ea6:	e7f7      	b.n	8004e98 <__swsetup_r+0x9c>
 8004ea8:	20000088 	.word	0x20000088

08004eac <memset>:
 8004eac:	4402      	add	r2, r0
 8004eae:	4603      	mov	r3, r0
 8004eb0:	4293      	cmp	r3, r2
 8004eb2:	d100      	bne.n	8004eb6 <memset+0xa>
 8004eb4:	4770      	bx	lr
 8004eb6:	f803 1b01 	strb.w	r1, [r3], #1
 8004eba:	e7f9      	b.n	8004eb0 <memset+0x4>

08004ebc <_close_r>:
 8004ebc:	b538      	push	{r3, r4, r5, lr}
 8004ebe:	4d06      	ldr	r5, [pc, #24]	; (8004ed8 <_close_r+0x1c>)
 8004ec0:	2300      	movs	r3, #0
 8004ec2:	4604      	mov	r4, r0
 8004ec4:	4608      	mov	r0, r1
 8004ec6:	602b      	str	r3, [r5, #0]
 8004ec8:	f7fc f82b 	bl	8000f22 <_close>
 8004ecc:	1c43      	adds	r3, r0, #1
 8004ece:	d102      	bne.n	8004ed6 <_close_r+0x1a>
 8004ed0:	682b      	ldr	r3, [r5, #0]
 8004ed2:	b103      	cbz	r3, 8004ed6 <_close_r+0x1a>
 8004ed4:	6023      	str	r3, [r4, #0]
 8004ed6:	bd38      	pop	{r3, r4, r5, pc}
 8004ed8:	20000340 	.word	0x20000340

08004edc <_lseek_r>:
 8004edc:	b538      	push	{r3, r4, r5, lr}
 8004ede:	4d07      	ldr	r5, [pc, #28]	; (8004efc <_lseek_r+0x20>)
 8004ee0:	4604      	mov	r4, r0
 8004ee2:	4608      	mov	r0, r1
 8004ee4:	4611      	mov	r1, r2
 8004ee6:	2200      	movs	r2, #0
 8004ee8:	602a      	str	r2, [r5, #0]
 8004eea:	461a      	mov	r2, r3
 8004eec:	f7fc f840 	bl	8000f70 <_lseek>
 8004ef0:	1c43      	adds	r3, r0, #1
 8004ef2:	d102      	bne.n	8004efa <_lseek_r+0x1e>
 8004ef4:	682b      	ldr	r3, [r5, #0]
 8004ef6:	b103      	cbz	r3, 8004efa <_lseek_r+0x1e>
 8004ef8:	6023      	str	r3, [r4, #0]
 8004efa:	bd38      	pop	{r3, r4, r5, pc}
 8004efc:	20000340 	.word	0x20000340

08004f00 <_read_r>:
 8004f00:	b538      	push	{r3, r4, r5, lr}
 8004f02:	4d07      	ldr	r5, [pc, #28]	; (8004f20 <_read_r+0x20>)
 8004f04:	4604      	mov	r4, r0
 8004f06:	4608      	mov	r0, r1
 8004f08:	4611      	mov	r1, r2
 8004f0a:	2200      	movs	r2, #0
 8004f0c:	602a      	str	r2, [r5, #0]
 8004f0e:	461a      	mov	r2, r3
 8004f10:	f7fb ffea 	bl	8000ee8 <_read>
 8004f14:	1c43      	adds	r3, r0, #1
 8004f16:	d102      	bne.n	8004f1e <_read_r+0x1e>
 8004f18:	682b      	ldr	r3, [r5, #0]
 8004f1a:	b103      	cbz	r3, 8004f1e <_read_r+0x1e>
 8004f1c:	6023      	str	r3, [r4, #0]
 8004f1e:	bd38      	pop	{r3, r4, r5, pc}
 8004f20:	20000340 	.word	0x20000340

08004f24 <_write_r>:
 8004f24:	b538      	push	{r3, r4, r5, lr}
 8004f26:	4d07      	ldr	r5, [pc, #28]	; (8004f44 <_write_r+0x20>)
 8004f28:	4604      	mov	r4, r0
 8004f2a:	4608      	mov	r0, r1
 8004f2c:	4611      	mov	r1, r2
 8004f2e:	2200      	movs	r2, #0
 8004f30:	602a      	str	r2, [r5, #0]
 8004f32:	461a      	mov	r2, r3
 8004f34:	f7fb fb52 	bl	80005dc <_write>
 8004f38:	1c43      	adds	r3, r0, #1
 8004f3a:	d102      	bne.n	8004f42 <_write_r+0x1e>
 8004f3c:	682b      	ldr	r3, [r5, #0]
 8004f3e:	b103      	cbz	r3, 8004f42 <_write_r+0x1e>
 8004f40:	6023      	str	r3, [r4, #0]
 8004f42:	bd38      	pop	{r3, r4, r5, pc}
 8004f44:	20000340 	.word	0x20000340

08004f48 <__errno>:
 8004f48:	4b01      	ldr	r3, [pc, #4]	; (8004f50 <__errno+0x8>)
 8004f4a:	6818      	ldr	r0, [r3, #0]
 8004f4c:	4770      	bx	lr
 8004f4e:	bf00      	nop
 8004f50:	20000088 	.word	0x20000088

08004f54 <__libc_init_array>:
 8004f54:	b570      	push	{r4, r5, r6, lr}
 8004f56:	4d0d      	ldr	r5, [pc, #52]	; (8004f8c <__libc_init_array+0x38>)
 8004f58:	4c0d      	ldr	r4, [pc, #52]	; (8004f90 <__libc_init_array+0x3c>)
 8004f5a:	1b64      	subs	r4, r4, r5
 8004f5c:	10a4      	asrs	r4, r4, #2
 8004f5e:	2600      	movs	r6, #0
 8004f60:	42a6      	cmp	r6, r4
 8004f62:	d109      	bne.n	8004f78 <__libc_init_array+0x24>
 8004f64:	4d0b      	ldr	r5, [pc, #44]	; (8004f94 <__libc_init_array+0x40>)
 8004f66:	4c0c      	ldr	r4, [pc, #48]	; (8004f98 <__libc_init_array+0x44>)
 8004f68:	f000 fd2a 	bl	80059c0 <_init>
 8004f6c:	1b64      	subs	r4, r4, r5
 8004f6e:	10a4      	asrs	r4, r4, #2
 8004f70:	2600      	movs	r6, #0
 8004f72:	42a6      	cmp	r6, r4
 8004f74:	d105      	bne.n	8004f82 <__libc_init_array+0x2e>
 8004f76:	bd70      	pop	{r4, r5, r6, pc}
 8004f78:	f855 3b04 	ldr.w	r3, [r5], #4
 8004f7c:	4798      	blx	r3
 8004f7e:	3601      	adds	r6, #1
 8004f80:	e7ee      	b.n	8004f60 <__libc_init_array+0xc>
 8004f82:	f855 3b04 	ldr.w	r3, [r5], #4
 8004f86:	4798      	blx	r3
 8004f88:	3601      	adds	r6, #1
 8004f8a:	e7f2      	b.n	8004f72 <__libc_init_array+0x1e>
 8004f8c:	08005ab8 	.word	0x08005ab8
 8004f90:	08005ab8 	.word	0x08005ab8
 8004f94:	08005ab8 	.word	0x08005ab8
 8004f98:	08005abc 	.word	0x08005abc

08004f9c <__retarget_lock_init_recursive>:
 8004f9c:	4770      	bx	lr

08004f9e <__retarget_lock_acquire_recursive>:
 8004f9e:	4770      	bx	lr

08004fa0 <__retarget_lock_release_recursive>:
 8004fa0:	4770      	bx	lr
	...

08004fa4 <_free_r>:
 8004fa4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004fa6:	2900      	cmp	r1, #0
 8004fa8:	d044      	beq.n	8005034 <_free_r+0x90>
 8004faa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004fae:	9001      	str	r0, [sp, #4]
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	f1a1 0404 	sub.w	r4, r1, #4
 8004fb6:	bfb8      	it	lt
 8004fb8:	18e4      	addlt	r4, r4, r3
 8004fba:	f000 f8df 	bl	800517c <__malloc_lock>
 8004fbe:	4a1e      	ldr	r2, [pc, #120]	; (8005038 <_free_r+0x94>)
 8004fc0:	9801      	ldr	r0, [sp, #4]
 8004fc2:	6813      	ldr	r3, [r2, #0]
 8004fc4:	b933      	cbnz	r3, 8004fd4 <_free_r+0x30>
 8004fc6:	6063      	str	r3, [r4, #4]
 8004fc8:	6014      	str	r4, [r2, #0]
 8004fca:	b003      	add	sp, #12
 8004fcc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004fd0:	f000 b8da 	b.w	8005188 <__malloc_unlock>
 8004fd4:	42a3      	cmp	r3, r4
 8004fd6:	d908      	bls.n	8004fea <_free_r+0x46>
 8004fd8:	6825      	ldr	r5, [r4, #0]
 8004fda:	1961      	adds	r1, r4, r5
 8004fdc:	428b      	cmp	r3, r1
 8004fde:	bf01      	itttt	eq
 8004fe0:	6819      	ldreq	r1, [r3, #0]
 8004fe2:	685b      	ldreq	r3, [r3, #4]
 8004fe4:	1949      	addeq	r1, r1, r5
 8004fe6:	6021      	streq	r1, [r4, #0]
 8004fe8:	e7ed      	b.n	8004fc6 <_free_r+0x22>
 8004fea:	461a      	mov	r2, r3
 8004fec:	685b      	ldr	r3, [r3, #4]
 8004fee:	b10b      	cbz	r3, 8004ff4 <_free_r+0x50>
 8004ff0:	42a3      	cmp	r3, r4
 8004ff2:	d9fa      	bls.n	8004fea <_free_r+0x46>
 8004ff4:	6811      	ldr	r1, [r2, #0]
 8004ff6:	1855      	adds	r5, r2, r1
 8004ff8:	42a5      	cmp	r5, r4
 8004ffa:	d10b      	bne.n	8005014 <_free_r+0x70>
 8004ffc:	6824      	ldr	r4, [r4, #0]
 8004ffe:	4421      	add	r1, r4
 8005000:	1854      	adds	r4, r2, r1
 8005002:	42a3      	cmp	r3, r4
 8005004:	6011      	str	r1, [r2, #0]
 8005006:	d1e0      	bne.n	8004fca <_free_r+0x26>
 8005008:	681c      	ldr	r4, [r3, #0]
 800500a:	685b      	ldr	r3, [r3, #4]
 800500c:	6053      	str	r3, [r2, #4]
 800500e:	440c      	add	r4, r1
 8005010:	6014      	str	r4, [r2, #0]
 8005012:	e7da      	b.n	8004fca <_free_r+0x26>
 8005014:	d902      	bls.n	800501c <_free_r+0x78>
 8005016:	230c      	movs	r3, #12
 8005018:	6003      	str	r3, [r0, #0]
 800501a:	e7d6      	b.n	8004fca <_free_r+0x26>
 800501c:	6825      	ldr	r5, [r4, #0]
 800501e:	1961      	adds	r1, r4, r5
 8005020:	428b      	cmp	r3, r1
 8005022:	bf04      	itt	eq
 8005024:	6819      	ldreq	r1, [r3, #0]
 8005026:	685b      	ldreq	r3, [r3, #4]
 8005028:	6063      	str	r3, [r4, #4]
 800502a:	bf04      	itt	eq
 800502c:	1949      	addeq	r1, r1, r5
 800502e:	6021      	streq	r1, [r4, #0]
 8005030:	6054      	str	r4, [r2, #4]
 8005032:	e7ca      	b.n	8004fca <_free_r+0x26>
 8005034:	b003      	add	sp, #12
 8005036:	bd30      	pop	{r4, r5, pc}
 8005038:	20000348 	.word	0x20000348

0800503c <sbrk_aligned>:
 800503c:	b570      	push	{r4, r5, r6, lr}
 800503e:	4e0e      	ldr	r6, [pc, #56]	; (8005078 <sbrk_aligned+0x3c>)
 8005040:	460c      	mov	r4, r1
 8005042:	6831      	ldr	r1, [r6, #0]
 8005044:	4605      	mov	r5, r0
 8005046:	b911      	cbnz	r1, 800504e <sbrk_aligned+0x12>
 8005048:	f000 fcaa 	bl	80059a0 <_sbrk_r>
 800504c:	6030      	str	r0, [r6, #0]
 800504e:	4621      	mov	r1, r4
 8005050:	4628      	mov	r0, r5
 8005052:	f000 fca5 	bl	80059a0 <_sbrk_r>
 8005056:	1c43      	adds	r3, r0, #1
 8005058:	d00a      	beq.n	8005070 <sbrk_aligned+0x34>
 800505a:	1cc4      	adds	r4, r0, #3
 800505c:	f024 0403 	bic.w	r4, r4, #3
 8005060:	42a0      	cmp	r0, r4
 8005062:	d007      	beq.n	8005074 <sbrk_aligned+0x38>
 8005064:	1a21      	subs	r1, r4, r0
 8005066:	4628      	mov	r0, r5
 8005068:	f000 fc9a 	bl	80059a0 <_sbrk_r>
 800506c:	3001      	adds	r0, #1
 800506e:	d101      	bne.n	8005074 <sbrk_aligned+0x38>
 8005070:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8005074:	4620      	mov	r0, r4
 8005076:	bd70      	pop	{r4, r5, r6, pc}
 8005078:	2000034c 	.word	0x2000034c

0800507c <_malloc_r>:
 800507c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005080:	1ccd      	adds	r5, r1, #3
 8005082:	f025 0503 	bic.w	r5, r5, #3
 8005086:	3508      	adds	r5, #8
 8005088:	2d0c      	cmp	r5, #12
 800508a:	bf38      	it	cc
 800508c:	250c      	movcc	r5, #12
 800508e:	2d00      	cmp	r5, #0
 8005090:	4607      	mov	r7, r0
 8005092:	db01      	blt.n	8005098 <_malloc_r+0x1c>
 8005094:	42a9      	cmp	r1, r5
 8005096:	d905      	bls.n	80050a4 <_malloc_r+0x28>
 8005098:	230c      	movs	r3, #12
 800509a:	603b      	str	r3, [r7, #0]
 800509c:	2600      	movs	r6, #0
 800509e:	4630      	mov	r0, r6
 80050a0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80050a4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8005178 <_malloc_r+0xfc>
 80050a8:	f000 f868 	bl	800517c <__malloc_lock>
 80050ac:	f8d8 3000 	ldr.w	r3, [r8]
 80050b0:	461c      	mov	r4, r3
 80050b2:	bb5c      	cbnz	r4, 800510c <_malloc_r+0x90>
 80050b4:	4629      	mov	r1, r5
 80050b6:	4638      	mov	r0, r7
 80050b8:	f7ff ffc0 	bl	800503c <sbrk_aligned>
 80050bc:	1c43      	adds	r3, r0, #1
 80050be:	4604      	mov	r4, r0
 80050c0:	d155      	bne.n	800516e <_malloc_r+0xf2>
 80050c2:	f8d8 4000 	ldr.w	r4, [r8]
 80050c6:	4626      	mov	r6, r4
 80050c8:	2e00      	cmp	r6, #0
 80050ca:	d145      	bne.n	8005158 <_malloc_r+0xdc>
 80050cc:	2c00      	cmp	r4, #0
 80050ce:	d048      	beq.n	8005162 <_malloc_r+0xe6>
 80050d0:	6823      	ldr	r3, [r4, #0]
 80050d2:	4631      	mov	r1, r6
 80050d4:	4638      	mov	r0, r7
 80050d6:	eb04 0903 	add.w	r9, r4, r3
 80050da:	f000 fc61 	bl	80059a0 <_sbrk_r>
 80050de:	4581      	cmp	r9, r0
 80050e0:	d13f      	bne.n	8005162 <_malloc_r+0xe6>
 80050e2:	6821      	ldr	r1, [r4, #0]
 80050e4:	1a6d      	subs	r5, r5, r1
 80050e6:	4629      	mov	r1, r5
 80050e8:	4638      	mov	r0, r7
 80050ea:	f7ff ffa7 	bl	800503c <sbrk_aligned>
 80050ee:	3001      	adds	r0, #1
 80050f0:	d037      	beq.n	8005162 <_malloc_r+0xe6>
 80050f2:	6823      	ldr	r3, [r4, #0]
 80050f4:	442b      	add	r3, r5
 80050f6:	6023      	str	r3, [r4, #0]
 80050f8:	f8d8 3000 	ldr.w	r3, [r8]
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d038      	beq.n	8005172 <_malloc_r+0xf6>
 8005100:	685a      	ldr	r2, [r3, #4]
 8005102:	42a2      	cmp	r2, r4
 8005104:	d12b      	bne.n	800515e <_malloc_r+0xe2>
 8005106:	2200      	movs	r2, #0
 8005108:	605a      	str	r2, [r3, #4]
 800510a:	e00f      	b.n	800512c <_malloc_r+0xb0>
 800510c:	6822      	ldr	r2, [r4, #0]
 800510e:	1b52      	subs	r2, r2, r5
 8005110:	d41f      	bmi.n	8005152 <_malloc_r+0xd6>
 8005112:	2a0b      	cmp	r2, #11
 8005114:	d917      	bls.n	8005146 <_malloc_r+0xca>
 8005116:	1961      	adds	r1, r4, r5
 8005118:	42a3      	cmp	r3, r4
 800511a:	6025      	str	r5, [r4, #0]
 800511c:	bf18      	it	ne
 800511e:	6059      	strne	r1, [r3, #4]
 8005120:	6863      	ldr	r3, [r4, #4]
 8005122:	bf08      	it	eq
 8005124:	f8c8 1000 	streq.w	r1, [r8]
 8005128:	5162      	str	r2, [r4, r5]
 800512a:	604b      	str	r3, [r1, #4]
 800512c:	4638      	mov	r0, r7
 800512e:	f104 060b 	add.w	r6, r4, #11
 8005132:	f000 f829 	bl	8005188 <__malloc_unlock>
 8005136:	f026 0607 	bic.w	r6, r6, #7
 800513a:	1d23      	adds	r3, r4, #4
 800513c:	1af2      	subs	r2, r6, r3
 800513e:	d0ae      	beq.n	800509e <_malloc_r+0x22>
 8005140:	1b9b      	subs	r3, r3, r6
 8005142:	50a3      	str	r3, [r4, r2]
 8005144:	e7ab      	b.n	800509e <_malloc_r+0x22>
 8005146:	42a3      	cmp	r3, r4
 8005148:	6862      	ldr	r2, [r4, #4]
 800514a:	d1dd      	bne.n	8005108 <_malloc_r+0x8c>
 800514c:	f8c8 2000 	str.w	r2, [r8]
 8005150:	e7ec      	b.n	800512c <_malloc_r+0xb0>
 8005152:	4623      	mov	r3, r4
 8005154:	6864      	ldr	r4, [r4, #4]
 8005156:	e7ac      	b.n	80050b2 <_malloc_r+0x36>
 8005158:	4634      	mov	r4, r6
 800515a:	6876      	ldr	r6, [r6, #4]
 800515c:	e7b4      	b.n	80050c8 <_malloc_r+0x4c>
 800515e:	4613      	mov	r3, r2
 8005160:	e7cc      	b.n	80050fc <_malloc_r+0x80>
 8005162:	230c      	movs	r3, #12
 8005164:	603b      	str	r3, [r7, #0]
 8005166:	4638      	mov	r0, r7
 8005168:	f000 f80e 	bl	8005188 <__malloc_unlock>
 800516c:	e797      	b.n	800509e <_malloc_r+0x22>
 800516e:	6025      	str	r5, [r4, #0]
 8005170:	e7dc      	b.n	800512c <_malloc_r+0xb0>
 8005172:	605b      	str	r3, [r3, #4]
 8005174:	deff      	udf	#255	; 0xff
 8005176:	bf00      	nop
 8005178:	20000348 	.word	0x20000348

0800517c <__malloc_lock>:
 800517c:	4801      	ldr	r0, [pc, #4]	; (8005184 <__malloc_lock+0x8>)
 800517e:	f7ff bf0e 	b.w	8004f9e <__retarget_lock_acquire_recursive>
 8005182:	bf00      	nop
 8005184:	20000344 	.word	0x20000344

08005188 <__malloc_unlock>:
 8005188:	4801      	ldr	r0, [pc, #4]	; (8005190 <__malloc_unlock+0x8>)
 800518a:	f7ff bf09 	b.w	8004fa0 <__retarget_lock_release_recursive>
 800518e:	bf00      	nop
 8005190:	20000344 	.word	0x20000344

08005194 <__sfputc_r>:
 8005194:	6893      	ldr	r3, [r2, #8]
 8005196:	3b01      	subs	r3, #1
 8005198:	2b00      	cmp	r3, #0
 800519a:	b410      	push	{r4}
 800519c:	6093      	str	r3, [r2, #8]
 800519e:	da08      	bge.n	80051b2 <__sfputc_r+0x1e>
 80051a0:	6994      	ldr	r4, [r2, #24]
 80051a2:	42a3      	cmp	r3, r4
 80051a4:	db01      	blt.n	80051aa <__sfputc_r+0x16>
 80051a6:	290a      	cmp	r1, #10
 80051a8:	d103      	bne.n	80051b2 <__sfputc_r+0x1e>
 80051aa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80051ae:	f7ff bde8 	b.w	8004d82 <__swbuf_r>
 80051b2:	6813      	ldr	r3, [r2, #0]
 80051b4:	1c58      	adds	r0, r3, #1
 80051b6:	6010      	str	r0, [r2, #0]
 80051b8:	7019      	strb	r1, [r3, #0]
 80051ba:	4608      	mov	r0, r1
 80051bc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80051c0:	4770      	bx	lr

080051c2 <__sfputs_r>:
 80051c2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051c4:	4606      	mov	r6, r0
 80051c6:	460f      	mov	r7, r1
 80051c8:	4614      	mov	r4, r2
 80051ca:	18d5      	adds	r5, r2, r3
 80051cc:	42ac      	cmp	r4, r5
 80051ce:	d101      	bne.n	80051d4 <__sfputs_r+0x12>
 80051d0:	2000      	movs	r0, #0
 80051d2:	e007      	b.n	80051e4 <__sfputs_r+0x22>
 80051d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80051d8:	463a      	mov	r2, r7
 80051da:	4630      	mov	r0, r6
 80051dc:	f7ff ffda 	bl	8005194 <__sfputc_r>
 80051e0:	1c43      	adds	r3, r0, #1
 80051e2:	d1f3      	bne.n	80051cc <__sfputs_r+0xa>
 80051e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080051e8 <_vfiprintf_r>:
 80051e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80051ec:	460d      	mov	r5, r1
 80051ee:	b09d      	sub	sp, #116	; 0x74
 80051f0:	4614      	mov	r4, r2
 80051f2:	4698      	mov	r8, r3
 80051f4:	4606      	mov	r6, r0
 80051f6:	b118      	cbz	r0, 8005200 <_vfiprintf_r+0x18>
 80051f8:	6a03      	ldr	r3, [r0, #32]
 80051fa:	b90b      	cbnz	r3, 8005200 <_vfiprintf_r+0x18>
 80051fc:	f7ff fcda 	bl	8004bb4 <__sinit>
 8005200:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005202:	07d9      	lsls	r1, r3, #31
 8005204:	d405      	bmi.n	8005212 <_vfiprintf_r+0x2a>
 8005206:	89ab      	ldrh	r3, [r5, #12]
 8005208:	059a      	lsls	r2, r3, #22
 800520a:	d402      	bmi.n	8005212 <_vfiprintf_r+0x2a>
 800520c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800520e:	f7ff fec6 	bl	8004f9e <__retarget_lock_acquire_recursive>
 8005212:	89ab      	ldrh	r3, [r5, #12]
 8005214:	071b      	lsls	r3, r3, #28
 8005216:	d501      	bpl.n	800521c <_vfiprintf_r+0x34>
 8005218:	692b      	ldr	r3, [r5, #16]
 800521a:	b99b      	cbnz	r3, 8005244 <_vfiprintf_r+0x5c>
 800521c:	4629      	mov	r1, r5
 800521e:	4630      	mov	r0, r6
 8005220:	f7ff fdec 	bl	8004dfc <__swsetup_r>
 8005224:	b170      	cbz	r0, 8005244 <_vfiprintf_r+0x5c>
 8005226:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005228:	07dc      	lsls	r4, r3, #31
 800522a:	d504      	bpl.n	8005236 <_vfiprintf_r+0x4e>
 800522c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005230:	b01d      	add	sp, #116	; 0x74
 8005232:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005236:	89ab      	ldrh	r3, [r5, #12]
 8005238:	0598      	lsls	r0, r3, #22
 800523a:	d4f7      	bmi.n	800522c <_vfiprintf_r+0x44>
 800523c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800523e:	f7ff feaf 	bl	8004fa0 <__retarget_lock_release_recursive>
 8005242:	e7f3      	b.n	800522c <_vfiprintf_r+0x44>
 8005244:	2300      	movs	r3, #0
 8005246:	9309      	str	r3, [sp, #36]	; 0x24
 8005248:	2320      	movs	r3, #32
 800524a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800524e:	f8cd 800c 	str.w	r8, [sp, #12]
 8005252:	2330      	movs	r3, #48	; 0x30
 8005254:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8005408 <_vfiprintf_r+0x220>
 8005258:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800525c:	f04f 0901 	mov.w	r9, #1
 8005260:	4623      	mov	r3, r4
 8005262:	469a      	mov	sl, r3
 8005264:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005268:	b10a      	cbz	r2, 800526e <_vfiprintf_r+0x86>
 800526a:	2a25      	cmp	r2, #37	; 0x25
 800526c:	d1f9      	bne.n	8005262 <_vfiprintf_r+0x7a>
 800526e:	ebba 0b04 	subs.w	fp, sl, r4
 8005272:	d00b      	beq.n	800528c <_vfiprintf_r+0xa4>
 8005274:	465b      	mov	r3, fp
 8005276:	4622      	mov	r2, r4
 8005278:	4629      	mov	r1, r5
 800527a:	4630      	mov	r0, r6
 800527c:	f7ff ffa1 	bl	80051c2 <__sfputs_r>
 8005280:	3001      	adds	r0, #1
 8005282:	f000 80a9 	beq.w	80053d8 <_vfiprintf_r+0x1f0>
 8005286:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005288:	445a      	add	r2, fp
 800528a:	9209      	str	r2, [sp, #36]	; 0x24
 800528c:	f89a 3000 	ldrb.w	r3, [sl]
 8005290:	2b00      	cmp	r3, #0
 8005292:	f000 80a1 	beq.w	80053d8 <_vfiprintf_r+0x1f0>
 8005296:	2300      	movs	r3, #0
 8005298:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800529c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80052a0:	f10a 0a01 	add.w	sl, sl, #1
 80052a4:	9304      	str	r3, [sp, #16]
 80052a6:	9307      	str	r3, [sp, #28]
 80052a8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80052ac:	931a      	str	r3, [sp, #104]	; 0x68
 80052ae:	4654      	mov	r4, sl
 80052b0:	2205      	movs	r2, #5
 80052b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80052b6:	4854      	ldr	r0, [pc, #336]	; (8005408 <_vfiprintf_r+0x220>)
 80052b8:	f7fa ffc2 	bl	8000240 <memchr>
 80052bc:	9a04      	ldr	r2, [sp, #16]
 80052be:	b9d8      	cbnz	r0, 80052f8 <_vfiprintf_r+0x110>
 80052c0:	06d1      	lsls	r1, r2, #27
 80052c2:	bf44      	itt	mi
 80052c4:	2320      	movmi	r3, #32
 80052c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80052ca:	0713      	lsls	r3, r2, #28
 80052cc:	bf44      	itt	mi
 80052ce:	232b      	movmi	r3, #43	; 0x2b
 80052d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80052d4:	f89a 3000 	ldrb.w	r3, [sl]
 80052d8:	2b2a      	cmp	r3, #42	; 0x2a
 80052da:	d015      	beq.n	8005308 <_vfiprintf_r+0x120>
 80052dc:	9a07      	ldr	r2, [sp, #28]
 80052de:	4654      	mov	r4, sl
 80052e0:	2000      	movs	r0, #0
 80052e2:	f04f 0c0a 	mov.w	ip, #10
 80052e6:	4621      	mov	r1, r4
 80052e8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80052ec:	3b30      	subs	r3, #48	; 0x30
 80052ee:	2b09      	cmp	r3, #9
 80052f0:	d94d      	bls.n	800538e <_vfiprintf_r+0x1a6>
 80052f2:	b1b0      	cbz	r0, 8005322 <_vfiprintf_r+0x13a>
 80052f4:	9207      	str	r2, [sp, #28]
 80052f6:	e014      	b.n	8005322 <_vfiprintf_r+0x13a>
 80052f8:	eba0 0308 	sub.w	r3, r0, r8
 80052fc:	fa09 f303 	lsl.w	r3, r9, r3
 8005300:	4313      	orrs	r3, r2
 8005302:	9304      	str	r3, [sp, #16]
 8005304:	46a2      	mov	sl, r4
 8005306:	e7d2      	b.n	80052ae <_vfiprintf_r+0xc6>
 8005308:	9b03      	ldr	r3, [sp, #12]
 800530a:	1d19      	adds	r1, r3, #4
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	9103      	str	r1, [sp, #12]
 8005310:	2b00      	cmp	r3, #0
 8005312:	bfbb      	ittet	lt
 8005314:	425b      	neglt	r3, r3
 8005316:	f042 0202 	orrlt.w	r2, r2, #2
 800531a:	9307      	strge	r3, [sp, #28]
 800531c:	9307      	strlt	r3, [sp, #28]
 800531e:	bfb8      	it	lt
 8005320:	9204      	strlt	r2, [sp, #16]
 8005322:	7823      	ldrb	r3, [r4, #0]
 8005324:	2b2e      	cmp	r3, #46	; 0x2e
 8005326:	d10c      	bne.n	8005342 <_vfiprintf_r+0x15a>
 8005328:	7863      	ldrb	r3, [r4, #1]
 800532a:	2b2a      	cmp	r3, #42	; 0x2a
 800532c:	d134      	bne.n	8005398 <_vfiprintf_r+0x1b0>
 800532e:	9b03      	ldr	r3, [sp, #12]
 8005330:	1d1a      	adds	r2, r3, #4
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	9203      	str	r2, [sp, #12]
 8005336:	2b00      	cmp	r3, #0
 8005338:	bfb8      	it	lt
 800533a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800533e:	3402      	adds	r4, #2
 8005340:	9305      	str	r3, [sp, #20]
 8005342:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8005418 <_vfiprintf_r+0x230>
 8005346:	7821      	ldrb	r1, [r4, #0]
 8005348:	2203      	movs	r2, #3
 800534a:	4650      	mov	r0, sl
 800534c:	f7fa ff78 	bl	8000240 <memchr>
 8005350:	b138      	cbz	r0, 8005362 <_vfiprintf_r+0x17a>
 8005352:	9b04      	ldr	r3, [sp, #16]
 8005354:	eba0 000a 	sub.w	r0, r0, sl
 8005358:	2240      	movs	r2, #64	; 0x40
 800535a:	4082      	lsls	r2, r0
 800535c:	4313      	orrs	r3, r2
 800535e:	3401      	adds	r4, #1
 8005360:	9304      	str	r3, [sp, #16]
 8005362:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005366:	4829      	ldr	r0, [pc, #164]	; (800540c <_vfiprintf_r+0x224>)
 8005368:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800536c:	2206      	movs	r2, #6
 800536e:	f7fa ff67 	bl	8000240 <memchr>
 8005372:	2800      	cmp	r0, #0
 8005374:	d03f      	beq.n	80053f6 <_vfiprintf_r+0x20e>
 8005376:	4b26      	ldr	r3, [pc, #152]	; (8005410 <_vfiprintf_r+0x228>)
 8005378:	bb1b      	cbnz	r3, 80053c2 <_vfiprintf_r+0x1da>
 800537a:	9b03      	ldr	r3, [sp, #12]
 800537c:	3307      	adds	r3, #7
 800537e:	f023 0307 	bic.w	r3, r3, #7
 8005382:	3308      	adds	r3, #8
 8005384:	9303      	str	r3, [sp, #12]
 8005386:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005388:	443b      	add	r3, r7
 800538a:	9309      	str	r3, [sp, #36]	; 0x24
 800538c:	e768      	b.n	8005260 <_vfiprintf_r+0x78>
 800538e:	fb0c 3202 	mla	r2, ip, r2, r3
 8005392:	460c      	mov	r4, r1
 8005394:	2001      	movs	r0, #1
 8005396:	e7a6      	b.n	80052e6 <_vfiprintf_r+0xfe>
 8005398:	2300      	movs	r3, #0
 800539a:	3401      	adds	r4, #1
 800539c:	9305      	str	r3, [sp, #20]
 800539e:	4619      	mov	r1, r3
 80053a0:	f04f 0c0a 	mov.w	ip, #10
 80053a4:	4620      	mov	r0, r4
 80053a6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80053aa:	3a30      	subs	r2, #48	; 0x30
 80053ac:	2a09      	cmp	r2, #9
 80053ae:	d903      	bls.n	80053b8 <_vfiprintf_r+0x1d0>
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d0c6      	beq.n	8005342 <_vfiprintf_r+0x15a>
 80053b4:	9105      	str	r1, [sp, #20]
 80053b6:	e7c4      	b.n	8005342 <_vfiprintf_r+0x15a>
 80053b8:	fb0c 2101 	mla	r1, ip, r1, r2
 80053bc:	4604      	mov	r4, r0
 80053be:	2301      	movs	r3, #1
 80053c0:	e7f0      	b.n	80053a4 <_vfiprintf_r+0x1bc>
 80053c2:	ab03      	add	r3, sp, #12
 80053c4:	9300      	str	r3, [sp, #0]
 80053c6:	462a      	mov	r2, r5
 80053c8:	4b12      	ldr	r3, [pc, #72]	; (8005414 <_vfiprintf_r+0x22c>)
 80053ca:	a904      	add	r1, sp, #16
 80053cc:	4630      	mov	r0, r6
 80053ce:	f3af 8000 	nop.w
 80053d2:	4607      	mov	r7, r0
 80053d4:	1c78      	adds	r0, r7, #1
 80053d6:	d1d6      	bne.n	8005386 <_vfiprintf_r+0x19e>
 80053d8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80053da:	07d9      	lsls	r1, r3, #31
 80053dc:	d405      	bmi.n	80053ea <_vfiprintf_r+0x202>
 80053de:	89ab      	ldrh	r3, [r5, #12]
 80053e0:	059a      	lsls	r2, r3, #22
 80053e2:	d402      	bmi.n	80053ea <_vfiprintf_r+0x202>
 80053e4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80053e6:	f7ff fddb 	bl	8004fa0 <__retarget_lock_release_recursive>
 80053ea:	89ab      	ldrh	r3, [r5, #12]
 80053ec:	065b      	lsls	r3, r3, #25
 80053ee:	f53f af1d 	bmi.w	800522c <_vfiprintf_r+0x44>
 80053f2:	9809      	ldr	r0, [sp, #36]	; 0x24
 80053f4:	e71c      	b.n	8005230 <_vfiprintf_r+0x48>
 80053f6:	ab03      	add	r3, sp, #12
 80053f8:	9300      	str	r3, [sp, #0]
 80053fa:	462a      	mov	r2, r5
 80053fc:	4b05      	ldr	r3, [pc, #20]	; (8005414 <_vfiprintf_r+0x22c>)
 80053fe:	a904      	add	r1, sp, #16
 8005400:	4630      	mov	r0, r6
 8005402:	f000 f879 	bl	80054f8 <_printf_i>
 8005406:	e7e4      	b.n	80053d2 <_vfiprintf_r+0x1ea>
 8005408:	08005a7c 	.word	0x08005a7c
 800540c:	08005a86 	.word	0x08005a86
 8005410:	00000000 	.word	0x00000000
 8005414:	080051c3 	.word	0x080051c3
 8005418:	08005a82 	.word	0x08005a82

0800541c <_printf_common>:
 800541c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005420:	4616      	mov	r6, r2
 8005422:	4699      	mov	r9, r3
 8005424:	688a      	ldr	r2, [r1, #8]
 8005426:	690b      	ldr	r3, [r1, #16]
 8005428:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800542c:	4293      	cmp	r3, r2
 800542e:	bfb8      	it	lt
 8005430:	4613      	movlt	r3, r2
 8005432:	6033      	str	r3, [r6, #0]
 8005434:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005438:	4607      	mov	r7, r0
 800543a:	460c      	mov	r4, r1
 800543c:	b10a      	cbz	r2, 8005442 <_printf_common+0x26>
 800543e:	3301      	adds	r3, #1
 8005440:	6033      	str	r3, [r6, #0]
 8005442:	6823      	ldr	r3, [r4, #0]
 8005444:	0699      	lsls	r1, r3, #26
 8005446:	bf42      	ittt	mi
 8005448:	6833      	ldrmi	r3, [r6, #0]
 800544a:	3302      	addmi	r3, #2
 800544c:	6033      	strmi	r3, [r6, #0]
 800544e:	6825      	ldr	r5, [r4, #0]
 8005450:	f015 0506 	ands.w	r5, r5, #6
 8005454:	d106      	bne.n	8005464 <_printf_common+0x48>
 8005456:	f104 0a19 	add.w	sl, r4, #25
 800545a:	68e3      	ldr	r3, [r4, #12]
 800545c:	6832      	ldr	r2, [r6, #0]
 800545e:	1a9b      	subs	r3, r3, r2
 8005460:	42ab      	cmp	r3, r5
 8005462:	dc26      	bgt.n	80054b2 <_printf_common+0x96>
 8005464:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005468:	1e13      	subs	r3, r2, #0
 800546a:	6822      	ldr	r2, [r4, #0]
 800546c:	bf18      	it	ne
 800546e:	2301      	movne	r3, #1
 8005470:	0692      	lsls	r2, r2, #26
 8005472:	d42b      	bmi.n	80054cc <_printf_common+0xb0>
 8005474:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005478:	4649      	mov	r1, r9
 800547a:	4638      	mov	r0, r7
 800547c:	47c0      	blx	r8
 800547e:	3001      	adds	r0, #1
 8005480:	d01e      	beq.n	80054c0 <_printf_common+0xa4>
 8005482:	6823      	ldr	r3, [r4, #0]
 8005484:	6922      	ldr	r2, [r4, #16]
 8005486:	f003 0306 	and.w	r3, r3, #6
 800548a:	2b04      	cmp	r3, #4
 800548c:	bf02      	ittt	eq
 800548e:	68e5      	ldreq	r5, [r4, #12]
 8005490:	6833      	ldreq	r3, [r6, #0]
 8005492:	1aed      	subeq	r5, r5, r3
 8005494:	68a3      	ldr	r3, [r4, #8]
 8005496:	bf0c      	ite	eq
 8005498:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800549c:	2500      	movne	r5, #0
 800549e:	4293      	cmp	r3, r2
 80054a0:	bfc4      	itt	gt
 80054a2:	1a9b      	subgt	r3, r3, r2
 80054a4:	18ed      	addgt	r5, r5, r3
 80054a6:	2600      	movs	r6, #0
 80054a8:	341a      	adds	r4, #26
 80054aa:	42b5      	cmp	r5, r6
 80054ac:	d11a      	bne.n	80054e4 <_printf_common+0xc8>
 80054ae:	2000      	movs	r0, #0
 80054b0:	e008      	b.n	80054c4 <_printf_common+0xa8>
 80054b2:	2301      	movs	r3, #1
 80054b4:	4652      	mov	r2, sl
 80054b6:	4649      	mov	r1, r9
 80054b8:	4638      	mov	r0, r7
 80054ba:	47c0      	blx	r8
 80054bc:	3001      	adds	r0, #1
 80054be:	d103      	bne.n	80054c8 <_printf_common+0xac>
 80054c0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80054c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80054c8:	3501      	adds	r5, #1
 80054ca:	e7c6      	b.n	800545a <_printf_common+0x3e>
 80054cc:	18e1      	adds	r1, r4, r3
 80054ce:	1c5a      	adds	r2, r3, #1
 80054d0:	2030      	movs	r0, #48	; 0x30
 80054d2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80054d6:	4422      	add	r2, r4
 80054d8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80054dc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80054e0:	3302      	adds	r3, #2
 80054e2:	e7c7      	b.n	8005474 <_printf_common+0x58>
 80054e4:	2301      	movs	r3, #1
 80054e6:	4622      	mov	r2, r4
 80054e8:	4649      	mov	r1, r9
 80054ea:	4638      	mov	r0, r7
 80054ec:	47c0      	blx	r8
 80054ee:	3001      	adds	r0, #1
 80054f0:	d0e6      	beq.n	80054c0 <_printf_common+0xa4>
 80054f2:	3601      	adds	r6, #1
 80054f4:	e7d9      	b.n	80054aa <_printf_common+0x8e>
	...

080054f8 <_printf_i>:
 80054f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80054fc:	7e0f      	ldrb	r7, [r1, #24]
 80054fe:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005500:	2f78      	cmp	r7, #120	; 0x78
 8005502:	4691      	mov	r9, r2
 8005504:	4680      	mov	r8, r0
 8005506:	460c      	mov	r4, r1
 8005508:	469a      	mov	sl, r3
 800550a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800550e:	d807      	bhi.n	8005520 <_printf_i+0x28>
 8005510:	2f62      	cmp	r7, #98	; 0x62
 8005512:	d80a      	bhi.n	800552a <_printf_i+0x32>
 8005514:	2f00      	cmp	r7, #0
 8005516:	f000 80d4 	beq.w	80056c2 <_printf_i+0x1ca>
 800551a:	2f58      	cmp	r7, #88	; 0x58
 800551c:	f000 80c0 	beq.w	80056a0 <_printf_i+0x1a8>
 8005520:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005524:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005528:	e03a      	b.n	80055a0 <_printf_i+0xa8>
 800552a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800552e:	2b15      	cmp	r3, #21
 8005530:	d8f6      	bhi.n	8005520 <_printf_i+0x28>
 8005532:	a101      	add	r1, pc, #4	; (adr r1, 8005538 <_printf_i+0x40>)
 8005534:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005538:	08005591 	.word	0x08005591
 800553c:	080055a5 	.word	0x080055a5
 8005540:	08005521 	.word	0x08005521
 8005544:	08005521 	.word	0x08005521
 8005548:	08005521 	.word	0x08005521
 800554c:	08005521 	.word	0x08005521
 8005550:	080055a5 	.word	0x080055a5
 8005554:	08005521 	.word	0x08005521
 8005558:	08005521 	.word	0x08005521
 800555c:	08005521 	.word	0x08005521
 8005560:	08005521 	.word	0x08005521
 8005564:	080056a9 	.word	0x080056a9
 8005568:	080055d1 	.word	0x080055d1
 800556c:	08005663 	.word	0x08005663
 8005570:	08005521 	.word	0x08005521
 8005574:	08005521 	.word	0x08005521
 8005578:	080056cb 	.word	0x080056cb
 800557c:	08005521 	.word	0x08005521
 8005580:	080055d1 	.word	0x080055d1
 8005584:	08005521 	.word	0x08005521
 8005588:	08005521 	.word	0x08005521
 800558c:	0800566b 	.word	0x0800566b
 8005590:	682b      	ldr	r3, [r5, #0]
 8005592:	1d1a      	adds	r2, r3, #4
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	602a      	str	r2, [r5, #0]
 8005598:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800559c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80055a0:	2301      	movs	r3, #1
 80055a2:	e09f      	b.n	80056e4 <_printf_i+0x1ec>
 80055a4:	6820      	ldr	r0, [r4, #0]
 80055a6:	682b      	ldr	r3, [r5, #0]
 80055a8:	0607      	lsls	r7, r0, #24
 80055aa:	f103 0104 	add.w	r1, r3, #4
 80055ae:	6029      	str	r1, [r5, #0]
 80055b0:	d501      	bpl.n	80055b6 <_printf_i+0xbe>
 80055b2:	681e      	ldr	r6, [r3, #0]
 80055b4:	e003      	b.n	80055be <_printf_i+0xc6>
 80055b6:	0646      	lsls	r6, r0, #25
 80055b8:	d5fb      	bpl.n	80055b2 <_printf_i+0xba>
 80055ba:	f9b3 6000 	ldrsh.w	r6, [r3]
 80055be:	2e00      	cmp	r6, #0
 80055c0:	da03      	bge.n	80055ca <_printf_i+0xd2>
 80055c2:	232d      	movs	r3, #45	; 0x2d
 80055c4:	4276      	negs	r6, r6
 80055c6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80055ca:	485a      	ldr	r0, [pc, #360]	; (8005734 <_printf_i+0x23c>)
 80055cc:	230a      	movs	r3, #10
 80055ce:	e012      	b.n	80055f6 <_printf_i+0xfe>
 80055d0:	682b      	ldr	r3, [r5, #0]
 80055d2:	6820      	ldr	r0, [r4, #0]
 80055d4:	1d19      	adds	r1, r3, #4
 80055d6:	6029      	str	r1, [r5, #0]
 80055d8:	0605      	lsls	r5, r0, #24
 80055da:	d501      	bpl.n	80055e0 <_printf_i+0xe8>
 80055dc:	681e      	ldr	r6, [r3, #0]
 80055de:	e002      	b.n	80055e6 <_printf_i+0xee>
 80055e0:	0641      	lsls	r1, r0, #25
 80055e2:	d5fb      	bpl.n	80055dc <_printf_i+0xe4>
 80055e4:	881e      	ldrh	r6, [r3, #0]
 80055e6:	4853      	ldr	r0, [pc, #332]	; (8005734 <_printf_i+0x23c>)
 80055e8:	2f6f      	cmp	r7, #111	; 0x6f
 80055ea:	bf0c      	ite	eq
 80055ec:	2308      	moveq	r3, #8
 80055ee:	230a      	movne	r3, #10
 80055f0:	2100      	movs	r1, #0
 80055f2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80055f6:	6865      	ldr	r5, [r4, #4]
 80055f8:	60a5      	str	r5, [r4, #8]
 80055fa:	2d00      	cmp	r5, #0
 80055fc:	bfa2      	ittt	ge
 80055fe:	6821      	ldrge	r1, [r4, #0]
 8005600:	f021 0104 	bicge.w	r1, r1, #4
 8005604:	6021      	strge	r1, [r4, #0]
 8005606:	b90e      	cbnz	r6, 800560c <_printf_i+0x114>
 8005608:	2d00      	cmp	r5, #0
 800560a:	d04b      	beq.n	80056a4 <_printf_i+0x1ac>
 800560c:	4615      	mov	r5, r2
 800560e:	fbb6 f1f3 	udiv	r1, r6, r3
 8005612:	fb03 6711 	mls	r7, r3, r1, r6
 8005616:	5dc7      	ldrb	r7, [r0, r7]
 8005618:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800561c:	4637      	mov	r7, r6
 800561e:	42bb      	cmp	r3, r7
 8005620:	460e      	mov	r6, r1
 8005622:	d9f4      	bls.n	800560e <_printf_i+0x116>
 8005624:	2b08      	cmp	r3, #8
 8005626:	d10b      	bne.n	8005640 <_printf_i+0x148>
 8005628:	6823      	ldr	r3, [r4, #0]
 800562a:	07de      	lsls	r6, r3, #31
 800562c:	d508      	bpl.n	8005640 <_printf_i+0x148>
 800562e:	6923      	ldr	r3, [r4, #16]
 8005630:	6861      	ldr	r1, [r4, #4]
 8005632:	4299      	cmp	r1, r3
 8005634:	bfde      	ittt	le
 8005636:	2330      	movle	r3, #48	; 0x30
 8005638:	f805 3c01 	strble.w	r3, [r5, #-1]
 800563c:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8005640:	1b52      	subs	r2, r2, r5
 8005642:	6122      	str	r2, [r4, #16]
 8005644:	f8cd a000 	str.w	sl, [sp]
 8005648:	464b      	mov	r3, r9
 800564a:	aa03      	add	r2, sp, #12
 800564c:	4621      	mov	r1, r4
 800564e:	4640      	mov	r0, r8
 8005650:	f7ff fee4 	bl	800541c <_printf_common>
 8005654:	3001      	adds	r0, #1
 8005656:	d14a      	bne.n	80056ee <_printf_i+0x1f6>
 8005658:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800565c:	b004      	add	sp, #16
 800565e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005662:	6823      	ldr	r3, [r4, #0]
 8005664:	f043 0320 	orr.w	r3, r3, #32
 8005668:	6023      	str	r3, [r4, #0]
 800566a:	4833      	ldr	r0, [pc, #204]	; (8005738 <_printf_i+0x240>)
 800566c:	2778      	movs	r7, #120	; 0x78
 800566e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005672:	6823      	ldr	r3, [r4, #0]
 8005674:	6829      	ldr	r1, [r5, #0]
 8005676:	061f      	lsls	r7, r3, #24
 8005678:	f851 6b04 	ldr.w	r6, [r1], #4
 800567c:	d402      	bmi.n	8005684 <_printf_i+0x18c>
 800567e:	065f      	lsls	r7, r3, #25
 8005680:	bf48      	it	mi
 8005682:	b2b6      	uxthmi	r6, r6
 8005684:	07df      	lsls	r7, r3, #31
 8005686:	bf48      	it	mi
 8005688:	f043 0320 	orrmi.w	r3, r3, #32
 800568c:	6029      	str	r1, [r5, #0]
 800568e:	bf48      	it	mi
 8005690:	6023      	strmi	r3, [r4, #0]
 8005692:	b91e      	cbnz	r6, 800569c <_printf_i+0x1a4>
 8005694:	6823      	ldr	r3, [r4, #0]
 8005696:	f023 0320 	bic.w	r3, r3, #32
 800569a:	6023      	str	r3, [r4, #0]
 800569c:	2310      	movs	r3, #16
 800569e:	e7a7      	b.n	80055f0 <_printf_i+0xf8>
 80056a0:	4824      	ldr	r0, [pc, #144]	; (8005734 <_printf_i+0x23c>)
 80056a2:	e7e4      	b.n	800566e <_printf_i+0x176>
 80056a4:	4615      	mov	r5, r2
 80056a6:	e7bd      	b.n	8005624 <_printf_i+0x12c>
 80056a8:	682b      	ldr	r3, [r5, #0]
 80056aa:	6826      	ldr	r6, [r4, #0]
 80056ac:	6961      	ldr	r1, [r4, #20]
 80056ae:	1d18      	adds	r0, r3, #4
 80056b0:	6028      	str	r0, [r5, #0]
 80056b2:	0635      	lsls	r5, r6, #24
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	d501      	bpl.n	80056bc <_printf_i+0x1c4>
 80056b8:	6019      	str	r1, [r3, #0]
 80056ba:	e002      	b.n	80056c2 <_printf_i+0x1ca>
 80056bc:	0670      	lsls	r0, r6, #25
 80056be:	d5fb      	bpl.n	80056b8 <_printf_i+0x1c0>
 80056c0:	8019      	strh	r1, [r3, #0]
 80056c2:	2300      	movs	r3, #0
 80056c4:	6123      	str	r3, [r4, #16]
 80056c6:	4615      	mov	r5, r2
 80056c8:	e7bc      	b.n	8005644 <_printf_i+0x14c>
 80056ca:	682b      	ldr	r3, [r5, #0]
 80056cc:	1d1a      	adds	r2, r3, #4
 80056ce:	602a      	str	r2, [r5, #0]
 80056d0:	681d      	ldr	r5, [r3, #0]
 80056d2:	6862      	ldr	r2, [r4, #4]
 80056d4:	2100      	movs	r1, #0
 80056d6:	4628      	mov	r0, r5
 80056d8:	f7fa fdb2 	bl	8000240 <memchr>
 80056dc:	b108      	cbz	r0, 80056e2 <_printf_i+0x1ea>
 80056de:	1b40      	subs	r0, r0, r5
 80056e0:	6060      	str	r0, [r4, #4]
 80056e2:	6863      	ldr	r3, [r4, #4]
 80056e4:	6123      	str	r3, [r4, #16]
 80056e6:	2300      	movs	r3, #0
 80056e8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80056ec:	e7aa      	b.n	8005644 <_printf_i+0x14c>
 80056ee:	6923      	ldr	r3, [r4, #16]
 80056f0:	462a      	mov	r2, r5
 80056f2:	4649      	mov	r1, r9
 80056f4:	4640      	mov	r0, r8
 80056f6:	47d0      	blx	sl
 80056f8:	3001      	adds	r0, #1
 80056fa:	d0ad      	beq.n	8005658 <_printf_i+0x160>
 80056fc:	6823      	ldr	r3, [r4, #0]
 80056fe:	079b      	lsls	r3, r3, #30
 8005700:	d413      	bmi.n	800572a <_printf_i+0x232>
 8005702:	68e0      	ldr	r0, [r4, #12]
 8005704:	9b03      	ldr	r3, [sp, #12]
 8005706:	4298      	cmp	r0, r3
 8005708:	bfb8      	it	lt
 800570a:	4618      	movlt	r0, r3
 800570c:	e7a6      	b.n	800565c <_printf_i+0x164>
 800570e:	2301      	movs	r3, #1
 8005710:	4632      	mov	r2, r6
 8005712:	4649      	mov	r1, r9
 8005714:	4640      	mov	r0, r8
 8005716:	47d0      	blx	sl
 8005718:	3001      	adds	r0, #1
 800571a:	d09d      	beq.n	8005658 <_printf_i+0x160>
 800571c:	3501      	adds	r5, #1
 800571e:	68e3      	ldr	r3, [r4, #12]
 8005720:	9903      	ldr	r1, [sp, #12]
 8005722:	1a5b      	subs	r3, r3, r1
 8005724:	42ab      	cmp	r3, r5
 8005726:	dcf2      	bgt.n	800570e <_printf_i+0x216>
 8005728:	e7eb      	b.n	8005702 <_printf_i+0x20a>
 800572a:	2500      	movs	r5, #0
 800572c:	f104 0619 	add.w	r6, r4, #25
 8005730:	e7f5      	b.n	800571e <_printf_i+0x226>
 8005732:	bf00      	nop
 8005734:	08005a8d 	.word	0x08005a8d
 8005738:	08005a9e 	.word	0x08005a9e

0800573c <__sflush_r>:
 800573c:	898a      	ldrh	r2, [r1, #12]
 800573e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005742:	4605      	mov	r5, r0
 8005744:	0710      	lsls	r0, r2, #28
 8005746:	460c      	mov	r4, r1
 8005748:	d458      	bmi.n	80057fc <__sflush_r+0xc0>
 800574a:	684b      	ldr	r3, [r1, #4]
 800574c:	2b00      	cmp	r3, #0
 800574e:	dc05      	bgt.n	800575c <__sflush_r+0x20>
 8005750:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005752:	2b00      	cmp	r3, #0
 8005754:	dc02      	bgt.n	800575c <__sflush_r+0x20>
 8005756:	2000      	movs	r0, #0
 8005758:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800575c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800575e:	2e00      	cmp	r6, #0
 8005760:	d0f9      	beq.n	8005756 <__sflush_r+0x1a>
 8005762:	2300      	movs	r3, #0
 8005764:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005768:	682f      	ldr	r7, [r5, #0]
 800576a:	6a21      	ldr	r1, [r4, #32]
 800576c:	602b      	str	r3, [r5, #0]
 800576e:	d032      	beq.n	80057d6 <__sflush_r+0x9a>
 8005770:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005772:	89a3      	ldrh	r3, [r4, #12]
 8005774:	075a      	lsls	r2, r3, #29
 8005776:	d505      	bpl.n	8005784 <__sflush_r+0x48>
 8005778:	6863      	ldr	r3, [r4, #4]
 800577a:	1ac0      	subs	r0, r0, r3
 800577c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800577e:	b10b      	cbz	r3, 8005784 <__sflush_r+0x48>
 8005780:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005782:	1ac0      	subs	r0, r0, r3
 8005784:	2300      	movs	r3, #0
 8005786:	4602      	mov	r2, r0
 8005788:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800578a:	6a21      	ldr	r1, [r4, #32]
 800578c:	4628      	mov	r0, r5
 800578e:	47b0      	blx	r6
 8005790:	1c43      	adds	r3, r0, #1
 8005792:	89a3      	ldrh	r3, [r4, #12]
 8005794:	d106      	bne.n	80057a4 <__sflush_r+0x68>
 8005796:	6829      	ldr	r1, [r5, #0]
 8005798:	291d      	cmp	r1, #29
 800579a:	d82b      	bhi.n	80057f4 <__sflush_r+0xb8>
 800579c:	4a29      	ldr	r2, [pc, #164]	; (8005844 <__sflush_r+0x108>)
 800579e:	410a      	asrs	r2, r1
 80057a0:	07d6      	lsls	r6, r2, #31
 80057a2:	d427      	bmi.n	80057f4 <__sflush_r+0xb8>
 80057a4:	2200      	movs	r2, #0
 80057a6:	6062      	str	r2, [r4, #4]
 80057a8:	04d9      	lsls	r1, r3, #19
 80057aa:	6922      	ldr	r2, [r4, #16]
 80057ac:	6022      	str	r2, [r4, #0]
 80057ae:	d504      	bpl.n	80057ba <__sflush_r+0x7e>
 80057b0:	1c42      	adds	r2, r0, #1
 80057b2:	d101      	bne.n	80057b8 <__sflush_r+0x7c>
 80057b4:	682b      	ldr	r3, [r5, #0]
 80057b6:	b903      	cbnz	r3, 80057ba <__sflush_r+0x7e>
 80057b8:	6560      	str	r0, [r4, #84]	; 0x54
 80057ba:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80057bc:	602f      	str	r7, [r5, #0]
 80057be:	2900      	cmp	r1, #0
 80057c0:	d0c9      	beq.n	8005756 <__sflush_r+0x1a>
 80057c2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80057c6:	4299      	cmp	r1, r3
 80057c8:	d002      	beq.n	80057d0 <__sflush_r+0x94>
 80057ca:	4628      	mov	r0, r5
 80057cc:	f7ff fbea 	bl	8004fa4 <_free_r>
 80057d0:	2000      	movs	r0, #0
 80057d2:	6360      	str	r0, [r4, #52]	; 0x34
 80057d4:	e7c0      	b.n	8005758 <__sflush_r+0x1c>
 80057d6:	2301      	movs	r3, #1
 80057d8:	4628      	mov	r0, r5
 80057da:	47b0      	blx	r6
 80057dc:	1c41      	adds	r1, r0, #1
 80057de:	d1c8      	bne.n	8005772 <__sflush_r+0x36>
 80057e0:	682b      	ldr	r3, [r5, #0]
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d0c5      	beq.n	8005772 <__sflush_r+0x36>
 80057e6:	2b1d      	cmp	r3, #29
 80057e8:	d001      	beq.n	80057ee <__sflush_r+0xb2>
 80057ea:	2b16      	cmp	r3, #22
 80057ec:	d101      	bne.n	80057f2 <__sflush_r+0xb6>
 80057ee:	602f      	str	r7, [r5, #0]
 80057f0:	e7b1      	b.n	8005756 <__sflush_r+0x1a>
 80057f2:	89a3      	ldrh	r3, [r4, #12]
 80057f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80057f8:	81a3      	strh	r3, [r4, #12]
 80057fa:	e7ad      	b.n	8005758 <__sflush_r+0x1c>
 80057fc:	690f      	ldr	r7, [r1, #16]
 80057fe:	2f00      	cmp	r7, #0
 8005800:	d0a9      	beq.n	8005756 <__sflush_r+0x1a>
 8005802:	0793      	lsls	r3, r2, #30
 8005804:	680e      	ldr	r6, [r1, #0]
 8005806:	bf08      	it	eq
 8005808:	694b      	ldreq	r3, [r1, #20]
 800580a:	600f      	str	r7, [r1, #0]
 800580c:	bf18      	it	ne
 800580e:	2300      	movne	r3, #0
 8005810:	eba6 0807 	sub.w	r8, r6, r7
 8005814:	608b      	str	r3, [r1, #8]
 8005816:	f1b8 0f00 	cmp.w	r8, #0
 800581a:	dd9c      	ble.n	8005756 <__sflush_r+0x1a>
 800581c:	6a21      	ldr	r1, [r4, #32]
 800581e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005820:	4643      	mov	r3, r8
 8005822:	463a      	mov	r2, r7
 8005824:	4628      	mov	r0, r5
 8005826:	47b0      	blx	r6
 8005828:	2800      	cmp	r0, #0
 800582a:	dc06      	bgt.n	800583a <__sflush_r+0xfe>
 800582c:	89a3      	ldrh	r3, [r4, #12]
 800582e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005832:	81a3      	strh	r3, [r4, #12]
 8005834:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005838:	e78e      	b.n	8005758 <__sflush_r+0x1c>
 800583a:	4407      	add	r7, r0
 800583c:	eba8 0800 	sub.w	r8, r8, r0
 8005840:	e7e9      	b.n	8005816 <__sflush_r+0xda>
 8005842:	bf00      	nop
 8005844:	dfbffffe 	.word	0xdfbffffe

08005848 <_fflush_r>:
 8005848:	b538      	push	{r3, r4, r5, lr}
 800584a:	690b      	ldr	r3, [r1, #16]
 800584c:	4605      	mov	r5, r0
 800584e:	460c      	mov	r4, r1
 8005850:	b913      	cbnz	r3, 8005858 <_fflush_r+0x10>
 8005852:	2500      	movs	r5, #0
 8005854:	4628      	mov	r0, r5
 8005856:	bd38      	pop	{r3, r4, r5, pc}
 8005858:	b118      	cbz	r0, 8005862 <_fflush_r+0x1a>
 800585a:	6a03      	ldr	r3, [r0, #32]
 800585c:	b90b      	cbnz	r3, 8005862 <_fflush_r+0x1a>
 800585e:	f7ff f9a9 	bl	8004bb4 <__sinit>
 8005862:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005866:	2b00      	cmp	r3, #0
 8005868:	d0f3      	beq.n	8005852 <_fflush_r+0xa>
 800586a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800586c:	07d0      	lsls	r0, r2, #31
 800586e:	d404      	bmi.n	800587a <_fflush_r+0x32>
 8005870:	0599      	lsls	r1, r3, #22
 8005872:	d402      	bmi.n	800587a <_fflush_r+0x32>
 8005874:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005876:	f7ff fb92 	bl	8004f9e <__retarget_lock_acquire_recursive>
 800587a:	4628      	mov	r0, r5
 800587c:	4621      	mov	r1, r4
 800587e:	f7ff ff5d 	bl	800573c <__sflush_r>
 8005882:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005884:	07da      	lsls	r2, r3, #31
 8005886:	4605      	mov	r5, r0
 8005888:	d4e4      	bmi.n	8005854 <_fflush_r+0xc>
 800588a:	89a3      	ldrh	r3, [r4, #12]
 800588c:	059b      	lsls	r3, r3, #22
 800588e:	d4e1      	bmi.n	8005854 <_fflush_r+0xc>
 8005890:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005892:	f7ff fb85 	bl	8004fa0 <__retarget_lock_release_recursive>
 8005896:	e7dd      	b.n	8005854 <_fflush_r+0xc>

08005898 <__swhatbuf_r>:
 8005898:	b570      	push	{r4, r5, r6, lr}
 800589a:	460c      	mov	r4, r1
 800589c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80058a0:	2900      	cmp	r1, #0
 80058a2:	b096      	sub	sp, #88	; 0x58
 80058a4:	4615      	mov	r5, r2
 80058a6:	461e      	mov	r6, r3
 80058a8:	da0d      	bge.n	80058c6 <__swhatbuf_r+0x2e>
 80058aa:	89a3      	ldrh	r3, [r4, #12]
 80058ac:	f013 0f80 	tst.w	r3, #128	; 0x80
 80058b0:	f04f 0100 	mov.w	r1, #0
 80058b4:	bf0c      	ite	eq
 80058b6:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80058ba:	2340      	movne	r3, #64	; 0x40
 80058bc:	2000      	movs	r0, #0
 80058be:	6031      	str	r1, [r6, #0]
 80058c0:	602b      	str	r3, [r5, #0]
 80058c2:	b016      	add	sp, #88	; 0x58
 80058c4:	bd70      	pop	{r4, r5, r6, pc}
 80058c6:	466a      	mov	r2, sp
 80058c8:	f000 f848 	bl	800595c <_fstat_r>
 80058cc:	2800      	cmp	r0, #0
 80058ce:	dbec      	blt.n	80058aa <__swhatbuf_r+0x12>
 80058d0:	9901      	ldr	r1, [sp, #4]
 80058d2:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80058d6:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80058da:	4259      	negs	r1, r3
 80058dc:	4159      	adcs	r1, r3
 80058de:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80058e2:	e7eb      	b.n	80058bc <__swhatbuf_r+0x24>

080058e4 <__smakebuf_r>:
 80058e4:	898b      	ldrh	r3, [r1, #12]
 80058e6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80058e8:	079d      	lsls	r5, r3, #30
 80058ea:	4606      	mov	r6, r0
 80058ec:	460c      	mov	r4, r1
 80058ee:	d507      	bpl.n	8005900 <__smakebuf_r+0x1c>
 80058f0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80058f4:	6023      	str	r3, [r4, #0]
 80058f6:	6123      	str	r3, [r4, #16]
 80058f8:	2301      	movs	r3, #1
 80058fa:	6163      	str	r3, [r4, #20]
 80058fc:	b002      	add	sp, #8
 80058fe:	bd70      	pop	{r4, r5, r6, pc}
 8005900:	ab01      	add	r3, sp, #4
 8005902:	466a      	mov	r2, sp
 8005904:	f7ff ffc8 	bl	8005898 <__swhatbuf_r>
 8005908:	9900      	ldr	r1, [sp, #0]
 800590a:	4605      	mov	r5, r0
 800590c:	4630      	mov	r0, r6
 800590e:	f7ff fbb5 	bl	800507c <_malloc_r>
 8005912:	b948      	cbnz	r0, 8005928 <__smakebuf_r+0x44>
 8005914:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005918:	059a      	lsls	r2, r3, #22
 800591a:	d4ef      	bmi.n	80058fc <__smakebuf_r+0x18>
 800591c:	f023 0303 	bic.w	r3, r3, #3
 8005920:	f043 0302 	orr.w	r3, r3, #2
 8005924:	81a3      	strh	r3, [r4, #12]
 8005926:	e7e3      	b.n	80058f0 <__smakebuf_r+0xc>
 8005928:	89a3      	ldrh	r3, [r4, #12]
 800592a:	6020      	str	r0, [r4, #0]
 800592c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005930:	81a3      	strh	r3, [r4, #12]
 8005932:	9b00      	ldr	r3, [sp, #0]
 8005934:	6163      	str	r3, [r4, #20]
 8005936:	9b01      	ldr	r3, [sp, #4]
 8005938:	6120      	str	r0, [r4, #16]
 800593a:	b15b      	cbz	r3, 8005954 <__smakebuf_r+0x70>
 800593c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005940:	4630      	mov	r0, r6
 8005942:	f000 f81d 	bl	8005980 <_isatty_r>
 8005946:	b128      	cbz	r0, 8005954 <__smakebuf_r+0x70>
 8005948:	89a3      	ldrh	r3, [r4, #12]
 800594a:	f023 0303 	bic.w	r3, r3, #3
 800594e:	f043 0301 	orr.w	r3, r3, #1
 8005952:	81a3      	strh	r3, [r4, #12]
 8005954:	89a3      	ldrh	r3, [r4, #12]
 8005956:	431d      	orrs	r5, r3
 8005958:	81a5      	strh	r5, [r4, #12]
 800595a:	e7cf      	b.n	80058fc <__smakebuf_r+0x18>

0800595c <_fstat_r>:
 800595c:	b538      	push	{r3, r4, r5, lr}
 800595e:	4d07      	ldr	r5, [pc, #28]	; (800597c <_fstat_r+0x20>)
 8005960:	2300      	movs	r3, #0
 8005962:	4604      	mov	r4, r0
 8005964:	4608      	mov	r0, r1
 8005966:	4611      	mov	r1, r2
 8005968:	602b      	str	r3, [r5, #0]
 800596a:	f7fb fae6 	bl	8000f3a <_fstat>
 800596e:	1c43      	adds	r3, r0, #1
 8005970:	d102      	bne.n	8005978 <_fstat_r+0x1c>
 8005972:	682b      	ldr	r3, [r5, #0]
 8005974:	b103      	cbz	r3, 8005978 <_fstat_r+0x1c>
 8005976:	6023      	str	r3, [r4, #0]
 8005978:	bd38      	pop	{r3, r4, r5, pc}
 800597a:	bf00      	nop
 800597c:	20000340 	.word	0x20000340

08005980 <_isatty_r>:
 8005980:	b538      	push	{r3, r4, r5, lr}
 8005982:	4d06      	ldr	r5, [pc, #24]	; (800599c <_isatty_r+0x1c>)
 8005984:	2300      	movs	r3, #0
 8005986:	4604      	mov	r4, r0
 8005988:	4608      	mov	r0, r1
 800598a:	602b      	str	r3, [r5, #0]
 800598c:	f7fb fae5 	bl	8000f5a <_isatty>
 8005990:	1c43      	adds	r3, r0, #1
 8005992:	d102      	bne.n	800599a <_isatty_r+0x1a>
 8005994:	682b      	ldr	r3, [r5, #0]
 8005996:	b103      	cbz	r3, 800599a <_isatty_r+0x1a>
 8005998:	6023      	str	r3, [r4, #0]
 800599a:	bd38      	pop	{r3, r4, r5, pc}
 800599c:	20000340 	.word	0x20000340

080059a0 <_sbrk_r>:
 80059a0:	b538      	push	{r3, r4, r5, lr}
 80059a2:	4d06      	ldr	r5, [pc, #24]	; (80059bc <_sbrk_r+0x1c>)
 80059a4:	2300      	movs	r3, #0
 80059a6:	4604      	mov	r4, r0
 80059a8:	4608      	mov	r0, r1
 80059aa:	602b      	str	r3, [r5, #0]
 80059ac:	f7fb faee 	bl	8000f8c <_sbrk>
 80059b0:	1c43      	adds	r3, r0, #1
 80059b2:	d102      	bne.n	80059ba <_sbrk_r+0x1a>
 80059b4:	682b      	ldr	r3, [r5, #0]
 80059b6:	b103      	cbz	r3, 80059ba <_sbrk_r+0x1a>
 80059b8:	6023      	str	r3, [r4, #0]
 80059ba:	bd38      	pop	{r3, r4, r5, pc}
 80059bc:	20000340 	.word	0x20000340

080059c0 <_init>:
 80059c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80059c2:	bf00      	nop
 80059c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80059c6:	bc08      	pop	{r3}
 80059c8:	469e      	mov	lr, r3
 80059ca:	4770      	bx	lr

080059cc <_fini>:
 80059cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80059ce:	bf00      	nop
 80059d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80059d2:	bc08      	pop	{r3}
 80059d4:	469e      	mov	lr, r3
 80059d6:	4770      	bx	lr
