{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1529423041426 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1529423041426 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 19 12:44:01 2018 " "Processing started: Tue Jun 19 12:44:01 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1529423041426 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1529423041426 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off divisor -c divisor " "Command: quartus_map --read_settings_files=on --write_settings_files=off divisor -c divisor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1529423041426 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1529423042752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/divisor/divisor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529423042846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529423042846 ""}
{ "Error" "EVRFX_VERI_MEMORY_ASSIGNMENT" "count_reg divisor.v(13) " "Verilog HDL error at divisor.v(13): values cannot be assigned directly to all or part of array \"count_reg\" - assignments must be made to individual elements only" {  } { { "divisor.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/divisor/divisor.v" 13 0 0 } }  } 0 10048 "Verilog HDL error at %2!s!: values cannot be assigned directly to all or part of array \"%1!s!\" - assignments must be made to individual elements only" 0 0 "Quartus II" 0 -1 1529423042879 ""}
{ "Error" "EVRFX_VERI_MEMORY_ACCESS" "count_reg divisor.v(18) " "Verilog HDL error at divisor.v(18): expression cannot reference entire array \"count_reg\"" {  } { { "divisor.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/divisor/divisor.v" 18 0 0 } }  } 0 10044 "Verilog HDL error at %2!s!: expression cannot reference entire array \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529423042879 ""}
{ "Error" "EVRFX_VERI_MEMORY_ASSIGNMENT" "count_reg divisor.v(20) " "Verilog HDL error at divisor.v(20): values cannot be assigned directly to all or part of array \"count_reg\" - assignments must be made to individual elements only" {  } { { "divisor.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/divisor/divisor.v" 20 0 0 } }  } 0 10048 "Verilog HDL error at %2!s!: values cannot be assigned directly to all or part of array \"%1!s!\" - assignments must be made to individual elements only" 0 0 "Quartus II" 0 -1 1529423042879 ""}
{ "Error" "EVRFX_SV_1040_UNCONVERTED" "count_reg divisor.v(20) " "SystemVerilog error at divisor.v(20): count_reg has an aggregate value" {  } { { "divisor.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/divisor/divisor.v" 20 0 0 } }  } 0 10686 "SystemVerilog error at %2!s!: %1!s! has an aggregate value" 0 0 "Quartus II" 0 -1 1529423042891 ""}
{ "Error" "EVRFX_VERI_MEMORY_ASSIGNMENT" "count_reg divisor.v(24) " "Verilog HDL error at divisor.v(24): values cannot be assigned directly to all or part of array \"count_reg\" - assignments must be made to individual elements only" {  } { { "divisor.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/divisor/divisor.v" 24 0 0 } }  } 0 10048 "Verilog HDL error at %2!s!: values cannot be assigned directly to all or part of array \"%1!s!\" - assignments must be made to individual elements only" 0 0 "Quartus II" 0 -1 1529423042891 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4588 " "Peak virtual memory: 4588 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1529423043103 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jun 19 12:44:03 2018 " "Processing ended: Tue Jun 19 12:44:03 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1529423043103 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1529423043103 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1529423043103 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1529423043103 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 1  " "Quartus II Full Compilation was unsuccessful. 7 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1529423045794 ""}
