#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Mar  6 09:31:20 2025
# Process ID: 22992
# Current directory: C:/Users/SWQ2003/Desktop/RISCV_CPU
# Command line: vivado.exe C:\Users\SWQ2003\Desktop\RISCV_CPU\RISCV_CPU.xpr
# Log file: C:/Users/SWQ2003/Desktop/RISCV_CPU/vivado.log
# Journal file: C:/Users/SWQ2003/Desktop/RISCV_CPU\vivado.jou
# Running On: SWQ2003, OS: Windows, CPU Frequency: 1896 MHz, CPU Physical cores: 16, Host memory: 14864 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/SWQ2003/Desktop/RISCV_CPU/RISCV_CPU.xpr
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
launch_simulation
open_wave_config C:/Users/SWQ2003/Desktop/RISCV_CPU/RISCV_CPU.srcs/sim_1/imports/sim_1/tb_Top_behav.wcfg
source tb_Top.tcl
close_sim
launch_simulation
open_wave_config C:/Users/SWQ2003/Desktop/RISCV_CPU/RISCV_CPU.srcs/sim_1/imports/sim_1/tb_Top_behav.wcfg
source tb_Top.tcl
save_wave_config {C:/Users/SWQ2003/Desktop/RISCV_CPU/RISCV_CPU.srcs/sim_1/imports/sim_1/tb_Top_behav.wcfg}
save_wave_config {C:/Users/SWQ2003/Desktop/RISCV_CPU/RISCV_CPU.srcs/sim_1/imports/sim_1/tb_Top_behav.wcfg}
report_methodology -name ultrafast_methodology_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
set_property target_constrs_file C:/Users/SWQ2003/Desktop/RISCV_CPU/RISCV_CPU.srcs/constrs_1/new/pin.xdc [current_fileset -constrset]
create_clock -period 10.000 -name clock -waveform {0.000 5.000} -add
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
set_property package_pin "" [get_ports [list  clock]]
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0
set_property -dict [list \
  CONFIG.CLKIN2_JITTER_PS {112.49000000000001} \
  CONFIG.CLKOUT1_DRIVES {BUFG} \
  CONFIG.CLKOUT1_JITTER {137.681} \
  CONFIG.CLKOUT1_PHASE_ERROR {105.461} \
  CONFIG.CLKOUT2_DRIVES {BUFG} \
  CONFIG.CLKOUT3_DRIVES {BUFG} \
  CONFIG.CLKOUT4_DRIVES {BUFG} \
  CONFIG.CLKOUT5_DRIVES {BUFG} \
  CONFIG.CLKOUT6_DRIVES {BUFG} \
  CONFIG.CLKOUT7_DRIVES {BUFG} \
  CONFIG.MMCM_BANDWIDTH {OPTIMIZED} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {9} \
  CONFIG.MMCM_CLKIN2_PERIOD {11.249} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {9} \
  CONFIG.MMCM_COMPENSATION {ZHOLD} \
  CONFIG.PRIMITIVE {PLL} \
  CONFIG.SECONDARY_IN_FREQ {88.889} \
  CONFIG.SECONDARY_SOURCE {Single_ended_clock_capable_pin} \
  CONFIG.USE_INCLK_SWITCHOVER {false} \
  CONFIG.USE_LOCKED {false} \
  CONFIG.USE_RESET {false} \
] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files c:/Users/SWQ2003/Desktop/RISCV_CPU/RISCV_CPU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_pll
set_property -dict [list \
  CONFIG.CLKOUT1_DRIVES {BUFG} \
  CONFIG.CLKOUT1_JITTER {397.791} \
  CONFIG.CLKOUT1_PHASE_ERROR {313.282} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {20.000} \
  CONFIG.CLKOUT2_DRIVES {BUFG} \
  CONFIG.CLKOUT3_DRIVES {BUFG} \
  CONFIG.CLKOUT4_DRIVES {BUFG} \
  CONFIG.CLKOUT5_DRIVES {BUFG} \
  CONFIG.CLKOUT6_DRIVES {BUFG} \
  CONFIG.CLKOUT7_DRIVES {BUFG} \
  CONFIG.CLK_OUT1_PORT {clk_out} \
  CONFIG.MMCM_BANDWIDTH {OPTIMIZED} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {41} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {41} \
  CONFIG.MMCM_COMPENSATION {ZHOLD} \
  CONFIG.MMCM_DIVCLK_DIVIDE {5} \
  CONFIG.PRIMARY_PORT {clk_in} \
  CONFIG.PRIMITIVE {PLL} \
  CONFIG.USE_LOCKED {false} \
  CONFIG.USE_RESET {false} \
] [get_ips clk_pll]
generate_target {instantiation_template} [get_files c:/Users/SWQ2003/Desktop/RISCV_CPU/RISCV_CPU.srcs/sources_1/ip/clk_pll/clk_pll.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/SWQ2003/Desktop/RISCV_CPU/RISCV_CPU.srcs/sources_1/ip/clk_pll/clk_pll.xci]
catch { config_ip_cache -export [get_ips -all clk_pll] }
export_ip_user_files -of_objects [get_files c:/Users/SWQ2003/Desktop/RISCV_CPU/RISCV_CPU.srcs/sources_1/ip/clk_pll/clk_pll.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/SWQ2003/Desktop/RISCV_CPU/RISCV_CPU.srcs/sources_1/ip/clk_pll/clk_pll.xci] -directory C:/Users/SWQ2003/Desktop/RISCV_CPU/RISCV_CPU.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/SWQ2003/Desktop/RISCV_CPU/RISCV_CPU.ip_user_files -ipstatic_source_dir C:/Users/SWQ2003/Desktop/RISCV_CPU/RISCV_CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/SWQ2003/Desktop/RISCV_CPU/RISCV_CPU.cache/compile_simlib/modelsim} {questa=C:/Users/SWQ2003/Desktop/RISCV_CPU/RISCV_CPU.cache/compile_simlib/questa} {riviera=C:/Users/SWQ2003/Desktop/RISCV_CPU/RISCV_CPU.cache/compile_simlib/riviera} {activehdl=C:/Users/SWQ2003/Desktop/RISCV_CPU/RISCV_CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files c:/Users/SWQ2003/Desktop/RISCV_CPU/RISCV_CPU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -reset -force -quiet
remove_files  c:/Users/SWQ2003/Desktop/RISCV_CPU/RISCV_CPU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci
file delete -force c:/Users/SWQ2003/Desktop/RISCV_CPU/RISCV_CPU.srcs/sources_1/ip/clk_wiz_0
file delete -force c:/Users/SWQ2003/Desktop/RISCV_CPU/RISCV_CPU.gen/sources_1/ip/clk_wiz_0
save_constraints
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
close_design
open_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name post_wizard
reset_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
refresh_design
open_run synth_1 -name synth_1
synth_design -top Top -part xc7k160tfbg676-2 -lint 
current_design rtl_1
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
current_design synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
refresh_design
check_timing -verbose -name timing_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
current_design impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
current_design synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_3
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
close_design
close_design
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_design
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
open_run impl_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_sim
