// Seed: 3069172299
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  supply0 id_6;
  assign id_1 = id_1;
  always id_3 = id_2 && 1;
  assign id_3 = 1;
  assign id_6 = 1;
endmodule
module module_1 (
    output tri1 id_0,
    input wand id_1,
    input supply0 id_2,
    output uwire id_3,
    output wand id_4#(
        .id_8 (1),
        .id_9 (1 && 1),
        .id_10(1)
    ),
    output tri1 id_5,
    input tri1 id_6
);
  assign id_4 = {1{~id_10}};
  assign id_8 = id_6 < 1;
  module_0(
      id_10, id_10, id_10, id_10, id_10
  );
  wire  id_11;
  uwire id_12;
  id_13(
      id_12, id_6, id_8, 1, 1
  );
endmodule
