0.7
2020.2
Oct 13 2023
20:47:58
E:/Vivado_work_projects/UART/UART.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
E:/Vivado_work_projects/UART/UART.srcs/sources_1/new/Rx.v,1741520592,verilog,,E:/Vivado_work_projects/UART/UART.srcs/sources_1/new/Tx.v,,Rx,,,,,,,,
E:/Vivado_work_projects/UART/UART.srcs/sources_1/new/Tx.v,1741520442,verilog,,E:/Vivado_work_projects/UART/UART.srcs/sources_1/new/UART.v,,Tx,,,,,,,,
E:/Vivado_work_projects/UART/UART.srcs/sources_1/new/UART.v,1741520910,verilog,,,,UART,,,,,,,,
