// Seed: 1132107049
module module_0 (
    input tri1 id_0,
    output tri0 id_1,
    input uwire id_2,
    input tri0 id_3,
    input supply0 id_4,
    output wire id_5,
    input wor id_6,
    input tri id_7,
    input uwire id_8,
    input supply0 id_9,
    output supply0 id_10,
    output wor id_11,
    input tri1 id_12,
    output wand id_13,
    input tri1 id_14,
    output tri1 id_15,
    input supply0 id_16,
    output tri0 id_17,
    output supply0 id_18
);
  assign id_10 = -1'b0;
endmodule
module module_1 (
    output tri id_0,
    output tri0 id_1,
    output tri0 id_2,
    input uwire id_3,
    input tri0 id_4,
    output supply0 id_5,
    input tri1 id_6#(1 & -1)
);
  assign id_1 = id_4;
  reg [1  *  !  -1 'd0 : 1] id_8;
  logic id_9;
  wire id_10, id_11;
  wire id_12;
  always
    if (-1) @(posedge -1) assign id_0 = {id_8, id_4};
    else begin : LABEL_0
      if (1) if (-1) id_8 <= -1;
    end
  module_0 modCall_1 (
      id_4,
      id_0,
      id_3,
      id_4,
      id_4,
      id_5,
      id_4,
      id_6,
      id_4,
      id_6,
      id_0,
      id_1,
      id_4,
      id_0,
      id_4,
      id_0,
      id_4,
      id_0,
      id_0
  );
  assign modCall_1.id_17 = 0;
  assign id_5 = 1 + id_6;
  wire [$realtime : 1] id_13;
  logic id_14;
  ;
  logic id_15;
endmodule
