                                                                                                        D-MEM Bus &
Cycle:      IF      |     ID      |     DI      |     IS      |     EX      |     CMP     |     RE      Reg Result
    0:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   4:-       
    1:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   4:-       
    1:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   4:-       
    1:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   4:-       
    1:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   4:-       
    1:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   4:-       
    1:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    2:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    2:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    2:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    2:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    2:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    2:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[0] accepted 1
    3:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[0] accepted 1
    3:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[0] accepted 1
    3:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[0] accepted 1
    3:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[0] accepted 1
    3:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[0] accepted 1
    3:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    4:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    4:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    4:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    4:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    4:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    4:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    5:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    5:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    5:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    5:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    5:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    5:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    6:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    6:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    6:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    6:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    6:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    6:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[8] accepted 2
    7:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[8] accepted 2
    7:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[8] accepted 2
    7:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[8] accepted 2
    7:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[8] accepted 2
    7:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[8] accepted 2
    7:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    8:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    8:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    8:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    8:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    8:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    8:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    9:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    9:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    9:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    9:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    9:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    9:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   10:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   10:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   10:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   10:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   10:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   10:    4:lda     |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[16] accepted 1
   11:    4:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[16] accepted 1
   11:    4:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[16] accepted 1
   11:    4:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[16] accepted 1
   11:    4:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[16] accepted 1
   11:    4:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[16] accepted 1
   11:    8:lda     |   4:lda     |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   12:    8:-       |   4:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   12:    8:-       |   4:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   12:    8:-       |   4:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   12:    8:-       |   4:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   12:    8:-       |   4:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   12:    0:-       |   8:lda     |   4:lda     |   0:-       |   0:-       |   0:-       |   0:-       
   13:    0:-       |   8:-       |   4:-       |   0:-       |   0:-       |   0:-       |   0:-       
   13:    0:-       |   8:-       |   4:-       |   0:-       |   0:-       |   0:-       |   0:-       
   13:    0:-       |   8:-       |   4:-       |   0:-       |   0:-       |   0:-       |   0:-       
   13:    0:-       |   8:-       |   4:-       |   0:-       |   0:-       |   0:-       |   0:-       
   13:    0:-       |   8:-       |   4:-       |   0:-       |   0:-       |   0:-       |   0:-       
   13:    0:-       |   0:-       |   8:lda     |   0:-       |   0:-       |   0:-       |   0:-       
   14:    0:-       |   0:-       |   8:-       |   4:lda     |   0:-       |   0:-       |   0:-       
   14:    0:-       |   0:-       |   8:-       |   0:-       |   0:-       |   0:-       |   0:-       
   14:    0:-       |   0:-       |   8:-       |   0:-       |   0:-       |   0:-       |   0:-       
   14:    0:-       |   0:-       |   8:-       |   0:-       |   0:-       |   0:-       |   0:-       
   14:    0:-       |   0:-       |   8:-       |   0:-       |   0:-       |   0:-       |   0:-       
   14:   12:stq     |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 2
   15:   12:-       |   0:-       |   0:-       |   8:lda     |   4:lda     |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 2
   15:   12:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 2
   15:   12:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 2
   15:   12:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 2
   15:   12:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 2
   15:   16:stq     |  12:stq     |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   16:   16:-       |  12:-       |   0:-       |   0:-       |   8:lda     |   4:lda     |   0:-       
   16:   16:-       |  12:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   16:   16:-       |  12:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   16:   16:-       |  12:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   16:   16:-       |  12:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   16:    0:-       |  16:stq     |  12:stq     |   0:-       |   0:-       |   0:-       |   4:nop     r5=2989  
   17:    0:-       |  16:-       |  12:-       |   0:-       |   0:-       |   8:lda     |   4:-       r5=2989  
   17:    0:-       |  16:-       |  12:-       |   0:-       |   0:-       |   0:-       |   4:-       r5=2989  
   17:    0:-       |  16:-       |  12:-       |   0:-       |   0:-       |   0:-       |   4:-       r5=2989  
   17:    0:-       |  16:-       |  12:-       |   0:-       |   0:-       |   0:-       |   4:-       r5=2989  
   17:    0:-       |  16:-       |  12:-       |   0:-       |   0:-       |   0:-       |   4:-       r5=2989  
   17:    0:-       |   0:-       |  16:stq     |   0:-       |   0:-       |   0:-       |   8:nop     r1=4096  
   18:    0:-       |   0:-       |  16:-       |   0:-       |   0:-       |   0:-       |   8:-       r1=4096  
   18:    0:-       |   0:-       |  16:-       |   0:-       |   0:-       |   0:-       |   8:-       r1=4096  
   18:    0:-       |   0:-       |  16:-       |   0:-       |   0:-       |   0:-       |   8:-       r1=4096  
   18:    0:-       |   0:-       |  16:-       |   0:-       |   0:-       |   0:-       |   8:-       r1=4096  
   18:    0:-       |   0:-       |  16:-       |  12:stq     |   0:-       |   0:-       |   8:-       r1=4096  
   18:   20:stq     |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
   19:   20:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
   19:   20:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
   19:   20:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
   19:   20:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
   19:   20:-       |   0:-       |   0:-       |  16:stq     |  12:stq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
   19:   24:stq     |  20:stq     |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   20:   24:-       |  20:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   20:   24:-       |  20:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   20:   24:-       |  20:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   20:   24:-       |  20:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   20:   24:-       |  20:-       |   0:-       |   0:-       |  16:stq     |  12:stq     |   0:-       
   20:    0:-       |  24:stq     |  20:stq     |   0:-       |   0:-       |   0:-       |  12:nop     
   21:    0:-       |  24:-       |  20:-       |   0:-       |   0:-       |   0:-       |  12:-       
   21:    0:-       |  24:-       |  20:-       |   0:-       |   0:-       |   0:-       |  12:-       
   21:    0:-       |  24:-       |  20:-       |   0:-       |   0:-       |   0:-       |  12:-       
   21:    0:-       |  24:-       |  20:-       |   0:-       |   0:-       |   0:-       |  12:-       
   21:    0:-       |  24:-       |  20:-       |   0:-       |   0:-       |  16:stq     |  12:-       
   21:    0:-       |   0:-       |  24:stq     |   0:-       |   0:-       |   0:-       |  16:nop     
   22:    0:-       |   0:-       |  24:-       |   0:-       |   0:-       |   0:-       |  16:-       
   22:    0:-       |   0:-       |  24:-       |   0:-       |   0:-       |   0:-       |  16:-       
   22:    0:-       |   0:-       |  24:-       |   0:-       |   0:-       |   0:-       |  16:-       
   22:    0:-       |   0:-       |  24:-       |   0:-       |   0:-       |   0:-       |  16:-       
   22:    0:-       |   0:-       |  24:-       |  20:stq     |   0:-       |   0:-       |  16:-       
   22:   28:stq     |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[40] accepted 2
   23:   28:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[40] accepted 2
   23:   28:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[40] accepted 2
   23:   28:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[40] accepted 2
   23:   28:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[40] accepted 2
   23:   28:-       |   0:-       |   0:-       |  24:stq     |  20:stq     |   0:-       |   0:-       BUS_LOAD  MEM[40] accepted 2
   23:   32:stq     |  28:stq     |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   24:   32:-       |  28:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   24:   32:-       |  28:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   24:   32:-       |  28:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   24:   32:-       |  28:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   24:   32:-       |  28:-       |   0:-       |   0:-       |  24:stq     |  20:stq     |   0:-       
   24:    0:-       |  32:stq     |  28:stq     |   0:-       |   0:-       |   0:-       |  20:nop     
   25:    0:-       |  32:-       |  28:-       |   0:-       |   0:-       |   0:-       |  20:-       
   25:    0:-       |  32:-       |  28:-       |   0:-       |   0:-       |   0:-       |  20:-       
   25:    0:-       |  32:-       |  28:-       |   0:-       |   0:-       |   0:-       |  20:-       
   25:    0:-       |  32:-       |  28:-       |   0:-       |   0:-       |   0:-       |  20:-       
   25:    0:-       |  32:-       |  28:-       |   0:-       |   0:-       |  24:stq     |  20:-       
   25:    0:-       |   0:-       |  32:stq     |   0:-       |   0:-       |   0:-       |  24:nop     
   26:    0:-       |   0:-       |  32:-       |   0:-       |   0:-       |   0:-       |  24:-       
   26:    0:-       |   0:-       |  32:-       |   0:-       |   0:-       |   0:-       |  24:-       
   26:    0:-       |   0:-       |  32:-       |   0:-       |   0:-       |   0:-       |  24:-       
   26:    0:-       |   0:-       |  32:-       |   0:-       |   0:-       |   0:-       |  24:-       
   26:    0:-       |   0:-       |  32:-       |  28:stq     |   0:-       |   0:-       |  24:-       
   26:   36:stq     |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[48] accepted 1
   27:   36:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[48] accepted 1
   27:   36:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[48] accepted 1
   27:   36:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[48] accepted 1
   27:   36:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[48] accepted 1
   27:   36:-       |   0:-       |   0:-       |  32:stq     |  28:stq     |   0:-       |   0:-       BUS_LOAD  MEM[48] accepted 1
   27:   40:stq     |  36:stq     |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   28:   40:-       |  36:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   28:   40:-       |  36:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   28:   40:-       |  36:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   28:   40:-       |  36:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   28:   40:-       |  36:-       |   0:-       |   0:-       |  32:stq     |  28:stq     |   0:-       
   28:    0:-       |  40:stq     |  36:stq     |   0:-       |   0:-       |   0:-       |  28:nop     
   29:    0:-       |  40:-       |  36:-       |   0:-       |   0:-       |   0:-       |  28:-       
   29:    0:-       |  40:-       |  36:-       |   0:-       |   0:-       |   0:-       |  28:-       
   29:    0:-       |  40:-       |  36:-       |   0:-       |   0:-       |   0:-       |  28:-       
   29:    0:-       |  40:-       |  36:-       |   0:-       |   0:-       |   0:-       |  28:-       
   29:    0:-       |  40:-       |  36:-       |   0:-       |   0:-       |  32:stq     |  28:-       
   29:    0:-       |   0:-       |  40:stq     |   0:-       |   0:-       |   0:-       |  32:nop     
   30:    0:-       |   0:-       |  40:-       |   0:-       |   0:-       |   0:-       |  32:-       
   30:    0:-       |   0:-       |  40:-       |   0:-       |   0:-       |   0:-       |  32:-       
   30:    0:-       |   0:-       |  40:-       |   0:-       |   0:-       |   0:-       |  32:-       
   30:    0:-       |   0:-       |  40:-       |   0:-       |   0:-       |   0:-       |  32:-       
   30:    0:-       |   0:-       |  40:-       |  36:stq     |   0:-       |   0:-       |  32:-       
   30:   44:stq     |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 2
   31:   44:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 2
   31:   44:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 2
   31:   44:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 2
   31:   44:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 2
   31:   44:-       |   0:-       |   0:-       |  40:stq     |  36:stq     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 2
   31:   48:stq     |  44:stq     |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   32:   48:-       |  44:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   32:   48:-       |  44:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   32:   48:-       |  44:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   32:   48:-       |  44:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   32:   48:-       |  44:-       |   0:-       |   0:-       |  40:stq     |  36:stq     |   0:-       
   32:    0:-       |  48:stq     |  44:stq     |   0:-       |   0:-       |   0:-       |  36:nop     
   33:    0:-       |  48:-       |  44:-       |   0:-       |   0:-       |   0:-       |  36:-       
   33:    0:-       |  48:-       |  44:-       |   0:-       |   0:-       |   0:-       |  36:-       
   33:    0:-       |  48:-       |  44:-       |   0:-       |   0:-       |   0:-       |  36:-       
   33:    0:-       |  48:-       |  44:-       |   0:-       |   0:-       |   0:-       |  36:-       
   33:    0:-       |  48:-       |  44:-       |   0:-       |   0:-       |  40:stq     |  36:-       
   33:    0:-       |   0:-       |  48:stq     |   0:-       |   0:-       |   0:-       |  40:nop     
   34:    0:-       |   0:-       |  48:-       |   0:-       |   0:-       |   0:-       |  40:-       
   34:    0:-       |   0:-       |  48:-       |   0:-       |   0:-       |   0:-       |  40:-       
   34:    0:-       |   0:-       |  48:-       |   0:-       |   0:-       |   0:-       |  40:-       
   34:    0:-       |   0:-       |  48:-       |   0:-       |   0:-       |   0:-       |  40:-       
   34:    0:-       |   0:-       |  48:-       |  44:stq     |   0:-       |   0:-       |  40:-       
   34:   52:stq     |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
   35:   52:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
   35:   52:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
   35:   52:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
   35:   52:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
   35:   52:-       |   0:-       |   0:-       |  48:stq     |  44:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
   35:   56:stq     |  52:stq     |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   36:   56:-       |  52:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   36:   56:-       |  52:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   36:   56:-       |  52:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   36:   56:-       |  52:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   36:   56:-       |  52:-       |   0:-       |   0:-       |  48:stq     |  44:stq     |   0:-       
   36:    0:-       |  56:stq     |  52:stq     |   0:-       |   0:-       |   0:-       |  44:nop     
   37:    0:-       |  56:-       |  52:-       |   0:-       |   0:-       |   0:-       |  44:-       
   37:    0:-       |  56:-       |  52:-       |   0:-       |   0:-       |   0:-       |  44:-       
   37:    0:-       |  56:-       |  52:-       |   0:-       |   0:-       |   0:-       |  44:-       
   37:    0:-       |  56:-       |  52:-       |   0:-       |   0:-       |   0:-       |  44:-       
   37:    0:-       |  56:-       |  52:-       |   0:-       |   0:-       |  48:stq     |  44:-       
   37:    0:-       |   0:-       |  56:stq     |   0:-       |   0:-       |   0:-       |  48:nop     
   38:    0:-       |   0:-       |  56:-       |   0:-       |   0:-       |   0:-       |  48:-       
   38:    0:-       |   0:-       |  56:-       |   0:-       |   0:-       |   0:-       |  48:-       
   38:    0:-       |   0:-       |  56:-       |   0:-       |   0:-       |   0:-       |  48:-       
   38:    0:-       |   0:-       |  56:-       |   0:-       |   0:-       |   0:-       |  48:-       
   38:    0:-       |   0:-       |  56:-       |  52:stq     |   0:-       |   0:-       |  48:-       
   38:   60:stq     |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 2
   39:   60:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 2
   39:   60:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 2
   39:   60:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 2
   39:   60:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 2
   39:   60:-       |   0:-       |   0:-       |  56:stq     |  52:stq     |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 2
   39:   64:stq     |  60:stq     |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   40:   64:-       |  60:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   40:   64:-       |  60:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   40:   64:-       |  60:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   40:   64:-       |  60:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   40:   64:-       |  60:-       |   0:-       |   0:-       |  56:stq     |  52:stq     |   0:-       
   40:    0:-       |  64:stq     |  60:stq     |   0:-       |   0:-       |   0:-       |  52:nop     
   41:    0:-       |  64:-       |  60:-       |   0:-       |   0:-       |   0:-       |  52:-       
   41:    0:-       |  64:-       |  60:-       |   0:-       |   0:-       |   0:-       |  52:-       
   41:    0:-       |  64:-       |  60:-       |   0:-       |   0:-       |   0:-       |  52:-       
   41:    0:-       |  64:-       |  60:-       |   0:-       |   0:-       |   0:-       |  52:-       
   41:    0:-       |  64:-       |  60:-       |   0:-       |   0:-       |  56:stq     |  52:-       
   41:    0:-       |   0:-       |  64:stq     |   0:-       |   0:-       |   0:-       |  56:nop     
   42:    0:-       |   0:-       |  64:-       |   0:-       |   0:-       |   0:-       |  56:-       
   42:    0:-       |   0:-       |  64:-       |   0:-       |   0:-       |   0:-       |  56:-       
   42:    0:-       |   0:-       |  64:-       |   0:-       |   0:-       |   0:-       |  56:-       
   42:    0:-       |   0:-       |  64:-       |   0:-       |   0:-       |   0:-       |  56:-       
   42:    0:-       |   0:-       |  64:-       |  60:stq     |   0:-       |   0:-       |  56:-       
   42:   68:stq     |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
   43:   68:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
   43:   68:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
   43:   68:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
   43:   68:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
   43:   68:-       |   0:-       |   0:-       |  64:stq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
   43:   72:stq     |  68:stq     |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   44:   72:-       |  68:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   44:   72:-       |  68:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   44:   72:-       |  68:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   44:   72:-       |  68:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   44:   72:-       |  68:-       |   0:-       |   0:-       |  64:stq     |  60:stq     |   0:-       
   44:    0:-       |  72:stq     |  68:stq     |   0:-       |   0:-       |   0:-       |  60:nop     
   45:    0:-       |  72:-       |  68:-       |   0:-       |   0:-       |   0:-       |  60:-       
   45:    0:-       |  72:-       |  68:-       |   0:-       |   0:-       |   0:-       |  60:-       
   45:    0:-       |  72:-       |  68:-       |   0:-       |   0:-       |   0:-       |  60:-       
   45:    0:-       |  72:-       |  68:-       |   0:-       |   0:-       |   0:-       |  60:-       
   45:    0:-       |  72:-       |  68:-       |   0:-       |   0:-       |  64:stq     |  60:-       
   45:    0:-       |   0:-       |  72:stq     |   0:-       |   0:-       |   0:-       |  64:nop     
   46:    0:-       |   0:-       |  72:-       |   0:-       |   0:-       |   0:-       |  64:-       
   46:    0:-       |   0:-       |  72:-       |   0:-       |   0:-       |   0:-       |  64:-       
   46:    0:-       |   0:-       |  72:-       |   0:-       |   0:-       |   0:-       |  64:-       
   46:    0:-       |   0:-       |  72:-       |   0:-       |   0:-       |   0:-       |  64:-       
   46:    0:-       |   0:-       |  72:-       |  68:stq     |   0:-       |   0:-       |  64:-       
   46:   76:stq     |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[88] accepted 2
   47:   76:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[88] accepted 2
   47:   76:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[88] accepted 2
   47:   76:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[88] accepted 2
   47:   76:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[88] accepted 2
   47:   76:-       |   0:-       |   0:-       |  72:stq     |  68:stq     |   0:-       |   0:-       BUS_LOAD  MEM[88] accepted 2
   47:   80:halt    |  76:stq     |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   48:   80:-       |  76:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   48:   80:-       |  76:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   48:   80:-       |  76:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   48:   80:-       |  76:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   48:   80:-       |  76:-       |   0:-       |   0:-       |  72:stq     |  68:stq     |   0:-       
   48:    0:-       |  80:halt    |  76:stq     |   0:-       |   0:-       |   0:-       |  68:nop     
   49:    0:-       |  80:-       |  76:-       |   0:-       |   0:-       |   0:-       |  68:-       
   49:    0:-       |  80:-       |  76:-       |   0:-       |   0:-       |   0:-       |  68:-       
   49:    0:-       |  80:-       |  76:-       |   0:-       |   0:-       |   0:-       |  68:-       
   49:    0:-       |  80:-       |  76:-       |   0:-       |   0:-       |   0:-       |  68:-       
   49:    0:-       |  80:-       |  76:-       |   0:-       |   0:-       |  72:stq     |  68:-       
   49:    0:-       |   0:-       |  80:halt    |   0:-       |   0:-       |   0:-       |  72:nop     
   50:    0:-       |   0:-       |  80:-       |   0:-       |   0:-       |   0:-       |  72:-       
   50:    0:-       |   0:-       |  80:-       |   0:-       |   0:-       |   0:-       |  72:-       
   50:    0:-       |   0:-       |  80:-       |   0:-       |   0:-       |   0:-       |  72:-       
   50:    0:-       |   0:-       |  80:-       |   0:-       |   0:-       |   0:-       |  72:-       
   50:    0:-       |   0:-       |  80:-       |  76:stq     |   0:-       |   0:-       |  72:-       
   50:   84:call_pal|   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
   51:   84:-       |   0:-       |   0:-       |  80:halt    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
   51:   84:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
   51:   84:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
   51:   84:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
   51:   84:-       |   0:-       |   0:-       |   0:-       |  76:stq     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
   51:   88:call_pal|  84:call_pal|   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   52:   88:-       |  84:-       |   0:-       |   0:-       |  80:halt    |   0:-       |   0:-       
   52:   88:-       |  84:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   52:   88:-       |  84:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   52:   88:-       |  84:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   52:   88:-       |  84:-       |   0:-       |   0:-       |   0:-       |  76:stq     |   0:-       
   52:    0:-       |  88:call_pal|  84:call_pal|   0:-       |   0:-       |   0:-       |  76:nop     
   53:    0:-       |  88:-       |  84:-       |   0:-       |   0:-       |  80:halt    |  76:-       
   53:    0:-       |  88:-       |  84:-       |   0:-       |   0:-       |   0:-       |  76:-       
   53:    0:-       |  88:-       |  84:-       |   0:-       |   0:-       |   0:-       |  76:-       
   53:    0:-       |  88:-       |  84:-       |   0:-       |   0:-       |   0:-       |  76:-       
   53:    0:-       |  88:-       |  84:-       |   0:-       |   0:-       |   0:-       |  76:-       
   53:    0:-       |   0:-       |  88:call_pal|   0:-       |   0:-       |   0:-       |  80:nop     
   54:    0:-       |   0:-       |  88:-       |   0:-       |   0:-       |   0:-       |  80:-       
   54:    0:-       |   0:-       |  88:-       |   0:-       |   0:-       |   0:-       |  80:-       
   54:    0:-       |   0:-       |  88:-       |   0:-       |   0:-       |   0:-       |  80:-       
   54:    0:-       |   0:-       |  88:-       |   0:-       |   0:-       |   0:-       |  80:-       
   54:    0:-       |   0:-       |  88:-       |   0:-       |   0:-       |   0:-       |  80:-       
