
---------- Begin Simulation Statistics ----------
final_tick                               926049043829500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  26350                       # Simulator instruction rate (inst/s)
host_mem_usage                                 829088                       # Number of bytes of host memory used
host_op_rate                                    44335                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   379.50                       # Real time elapsed on the host
host_tick_rate                               24876210                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000011                       # Number of instructions simulated
sim_ops                                      16825017                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.009441                       # Number of seconds simulated
sim_ticks                                  9440547000                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                           9                       # Number of instructions committed
system.cpu.committedOps                            18                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          11                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_reads                   15                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   8                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    18                       # Number of integer alu accesses
system.cpu.num_int_insts                           18                       # number of integer instructions
system.cpu.num_int_register_reads                  29                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 15                       # number of times the integer registers were written
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_mem_refs                             2                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        16     88.89%     88.89% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::MemRead                        2     11.11%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         18                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       134216                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        270625                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      4958188                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       566666                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      6009313                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2799916                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      4958188                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      2158272                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         6032758                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS               2                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       268757                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          16021453                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         11942376                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       566666                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2315914                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events        983923                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     19096924                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16824999                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     15978998                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.052945                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.222350                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     11553647     72.31%     72.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1237598      7.75%     80.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       815331      5.10%     85.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       512922      3.21%     88.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       260932      1.63%     90.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       325087      2.03%     92.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       149480      0.94%     92.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       140078      0.88%     93.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       983923      6.16%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     15978998                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts              36688                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          16806542                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               1871376                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        18457      0.11%      0.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     14350133     85.29%     85.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        10952      0.07%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      1853032     11.01%     96.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       555737      3.30%     99.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead        18344      0.11%     99.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        18344      0.11%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16824999                       # Class of committed instruction
system.switch_cpus.commit.refs                2445457                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16824999                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.888107                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.888107                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       7381823                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       43092729                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3929018                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6415223                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         567856                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        584425                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3233101                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                370547                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1029211                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  3328                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             6032758                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           4607298                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              13411156                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        171489                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               29015484                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles         1135712                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.319513                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      4899338                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      2799918                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.536750                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     18878350                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.495286                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.291931                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         10546213     55.86%     55.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           676501      3.58%     59.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           833241      4.41%     63.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           935809      4.96%     68.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           463532      2.46%     71.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           420494      2.23%     73.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           955435      5.06%     78.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           109732      0.58%     79.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          3937393     20.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     18878350                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads             18385                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            18600                       # number of floating regfile writes
system.switch_cpus.idleCycles                    2724                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       641872                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3584765                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.638313                       # Inst execution rate
system.switch_cpus.iew.exec_refs              4746620                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1028044                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         2576498                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3967136                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        61554                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1512709                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     35921969                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3718576                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1297975                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      30933102                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           8795                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         567856                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         11693                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       119526                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       116382                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         1308                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1865                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      2095755                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       938628                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         1865                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       445096                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       196776                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          29562108                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              29900690                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.724377                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          21414124                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.583633                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               30037670                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         40498081                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        25258895                       # number of integer regfile writes
system.switch_cpus.ipc                       0.529631                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.529631                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       126493      0.39%      0.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      27103256     84.09%     84.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        13875      0.04%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3896925     12.09%     96.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1052774      3.27%     99.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        19333      0.06%     99.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        18424      0.06%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       32231080                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses           38399                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads        76175                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        36792                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes        49320                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              490593                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.015221                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          418658     85.34%     85.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     85.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     85.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     85.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     85.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     85.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     85.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     85.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     85.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     85.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     85.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     85.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     85.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     85.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     85.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     85.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     85.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     85.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     85.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     85.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     85.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     85.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     85.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     85.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     85.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     85.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     85.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     85.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     85.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     85.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     85.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     85.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     85.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     85.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     85.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     85.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     85.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     85.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     85.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     85.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     85.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     85.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     85.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     85.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     85.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     85.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          71088     14.49%     99.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           205      0.04%     99.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead          613      0.12%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           29      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       32556781                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     83871944                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     29863898                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     54971205                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           35921969                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          32231080                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     19096921                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       117019                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     19383024                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     18878350                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.707304                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.241502                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     10197789     54.02%     54.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1104461      5.85%     59.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1587253      8.41%     68.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1545366      8.19%     76.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1549918      8.21%     84.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1187244      6.29%     90.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       944882      5.01%     95.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       580665      3.08%     99.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       180772      0.96%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     18878350                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.707058                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             4607298                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     3                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       482121                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       573649                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3967136                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1512709                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        12818847                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 18881074                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         7063948                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20843697                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         120411                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4343797                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents        214111                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      99291914                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       40538345                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     50019733                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           6457913                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents            291                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         567856                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles        444831                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         29175955                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups        22841                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     57107472                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           1559945                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             50916998                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            74764113                       # The number of ROB writes
system.switch_cpus.timesIdled                      29                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       296644                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        40105                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       594363                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          40105                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 926049043829500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             136323                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         6176                       # Transaction distribution
system.membus.trans_dist::CleanEvict           128040                       # Transaction distribution
system.membus.trans_dist::ReadExReq                85                       # Transaction distribution
system.membus.trans_dist::ReadExResp               85                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        136324                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       407033                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       407033                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 407033                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      9125376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      9125376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 9125376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            136409                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  136409    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              136409                       # Request fanout histogram
system.membus.reqLayer2.occupancy           322601500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          729512000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.7                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   9440547000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 926049043829500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 926049043829500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 926049043829500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            297163                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        22866                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          410463                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              555                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             555                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            50                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       297114                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          100                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       891981                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                892081                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         3200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     20118912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               20122112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          136685                       # Total snoops (count)
system.tol2bus.snoopTraffic                    395264                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           434404                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.092322                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.289480                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 394299     90.77%     90.77% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  40105      9.23%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             434404                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          313869500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         446499000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             72000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 926049043829500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       161310                       # number of demand (read+write) hits
system.l2.demand_hits::total                   161310                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       161310                       # number of overall hits
system.l2.overall_hits::total                  161310                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           48                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       136357                       # number of demand (read+write) misses
system.l2.demand_misses::total                 136409                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           48                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       136357                       # number of overall misses
system.l2.overall_misses::total                136409                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3813000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  11864307500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11868120500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3813000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  11864307500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11868120500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           48                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       297667                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               297719                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           48                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       297667                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              297719                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.458086                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.458180                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.458086                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.458180                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 79437.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 87009.156112                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87003.940356                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 79437.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 87009.156112                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87003.940356                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                6176                       # number of writebacks
system.l2.writebacks::total                      6176                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           48                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       136357                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            136405                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           48                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       136357                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           136405                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3333000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  10500747500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  10504080500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3333000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  10500747500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10504080500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.458086                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.458167                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.458086                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.458167                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 69437.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 77009.229449                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77006.565009                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 69437.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 77009.229449                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77006.565009                       # average overall mshr miss latency
system.l2.replacements                         136685                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        16690                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            16690                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        16690                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        16690                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        37636                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         37636                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data          470                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   470                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data           85                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  85                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data      4673500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       4673500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          555                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               555                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.153153                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.153153                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 54982.352941                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 54982.352941                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data           85                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             85                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data      3823500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      3823500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.153153                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.153153                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 44982.352941                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 44982.352941                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           48                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               50                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3813000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3813000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           48                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             50                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 79437.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        76260                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           48                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           48                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3333000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3333000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.960000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 69437.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69437.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       160840                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            160840                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       136272                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          136274                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  11859634000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11859634000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       297112                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        297114                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.458655                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.458659                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 87029.132911                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87027.855644                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       136272                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       136272                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  10496924000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  10496924000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.458655                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.458652                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 77029.206293                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77029.206293                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 926049043829500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2034.459803                       # Cycle average of tags in use
system.l2.tags.total_refs                      550847                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    136685                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.030047                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              926039603283000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.889333                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.026403                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.030289                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.512000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2006.001779                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.013618                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000250                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.979493                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.993389                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          392                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1066                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          590                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4893637                       # Number of tag accesses
system.l2.tags.data_accesses                  4893637                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 926049043829500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      8726784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8730112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       395264                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          395264                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           48                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       136356                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              136408                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         6176                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               6176                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             13559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             13559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       325405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    924393894                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             924746416                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        13559                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       325405                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           338963                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       41868760                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             41868760                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       41868760                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            13559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            13559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       325405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    924393894                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            966615176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      5952.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        48.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    134885.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000461046250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          364                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          364                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              266778                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5569                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      136405                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6176                       # Number of write requests accepted
system.mem_ctrls.readBursts                    136405                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6176                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1472                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   224                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8734                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              308                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.65                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.39                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2363742750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  674665000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4893736500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17517.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36267.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    83007                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    5282                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 61.52                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.74                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                136405                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6176                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   53933                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   46056                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   26318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8624                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        52559                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    171.427310                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   114.551964                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   189.135321                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        31303     59.56%     59.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         9303     17.70%     77.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4086      7.77%     85.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3015      5.74%     90.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2205      4.20%     94.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1380      2.63%     97.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          717      1.36%     98.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          327      0.62%     99.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          223      0.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        52559                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          364                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     370.579670                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    343.555235                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    233.247552                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           70     19.23%     19.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          176     48.35%     67.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           74     20.33%     87.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           29      7.97%     95.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            8      2.20%     98.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            5      1.37%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.27%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.27%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           364                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          364                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.293956                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.279075                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.718789                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              309     84.89%     84.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                7      1.92%     86.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               44     12.09%     98.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      1.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           364                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8635712                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   94208                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  379584                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8729920                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               395264                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       914.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        40.21                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    924.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     41.87                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.46                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    9440462500                       # Total gap between requests
system.mem_ctrls.avgGap                      66211.22                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         3072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      8632640                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       379584                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 325404.873255755170                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 914421590.189636230469                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 40207839.651664249599                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           48                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       136357                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         6176                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1358000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   4892378500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 227696007250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     28291.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     35879.19                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  36867876.82                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    62.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            185283000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             98449890                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           475102740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           17079840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     744943680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3115029480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1001960160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5637848790                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        597.195140                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2576784500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    315120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6548632500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            190102500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            101011515                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           488318880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           13879980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     744943680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       2981680260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1114255200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5634192015                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        596.807792                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2870228500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    315120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6255188500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 926039603282500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     9440537000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 926049043829500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            9                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4607214                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4607223                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            9                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4607214                       # number of overall hits
system.cpu.icache.overall_hits::total         4607223                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           84                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             86                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           84                       # number of overall misses
system.cpu.icache.overall_misses::total            86                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      6214500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6214500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      6214500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6214500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4607298                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4607309                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4607298                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4607309                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.181818                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000018                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000019                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.181818                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000018                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000019                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 73982.142857                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72261.627907                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 73982.142857                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72261.627907                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           36                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           36                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           36                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           36                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           48                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           48                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3885000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3885000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3885000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3885000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 80937.500000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80937.500000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 80937.500000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80937.500000                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            9                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4607214                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4607223                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           84                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            86                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      6214500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6214500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4607298                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4607309                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.181818                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 73982.142857                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72261.627907                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           36                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           36                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           48                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           48                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3885000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3885000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 80937.500000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80937.500000                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 926049043829500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.000504                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000020                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.000484                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.097656                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           9214668                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          9214668                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 926049043829500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926049043829500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926049043829500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 926049043829500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926049043829500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926049043829500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 926049043829500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      3250120                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3250120                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3250120                       # number of overall hits
system.cpu.dcache.overall_hits::total         3250120                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       382728                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         382730                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       382728                       # number of overall misses
system.cpu.dcache.overall_misses::total        382730                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  17252194999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  17252194999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  17252194999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  17252194999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3632848                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3632850                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3632848                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3632850                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.105352                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.105353                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.105352                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.105353                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 45076.908402                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 45076.672848                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 45076.908402                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 45076.672848                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      4180178                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1892                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            130082                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              56                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    32.134946                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    33.785714                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        16690                       # number of writebacks
system.cpu.dcache.writebacks::total             16690                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        85061                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        85061                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        85061                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        85061                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       297667                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       297667                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       297667                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       297667                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  14025003499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  14025003499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  14025003499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  14025003499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.081938                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.081938                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.081938                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.081938                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 47116.420359                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 47116.420359                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 47116.420359                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 47116.420359                       # average overall mshr miss latency
system.cpu.dcache.replacements                 296644                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2676033                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2676033                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       382171                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        382173                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  17241159500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  17241159500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3058204                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3058206                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.124966                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.124966                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 45113.730503                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45113.494412                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        85059                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        85059                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       297112                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       297112                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  14014551500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14014551500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.097152                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.097152                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 47169.254355                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 47169.254355                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       574087                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         574087                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          557                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          557                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     11035499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     11035499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       574644                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       574644                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000969                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000969                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 19812.385996                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 19812.385996                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          555                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          555                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     10451999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     10451999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000966                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000966                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 18832.430631                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 18832.430631                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 926049043829500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.010394                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3539745                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            296644                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             11.932636                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.010394                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000010                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000010                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          368                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          620                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7563368                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7563368                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               926119476502000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  31456                       # Simulator instruction rate (inst/s)
host_mem_usage                                 829512                       # Number of bytes of host memory used
host_op_rate                                    51065                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1271.61                       # Real time elapsed on the host
host_tick_rate                               55388376                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000009                       # Number of instructions simulated
sim_ops                                      64935286                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.070433                       # Number of seconds simulated
sim_ticks                                 70432672500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       808966                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1617934                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     13988135                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1566374                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     15570531                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      6843885                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     13988135                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      7144250                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        15642367                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS               3                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       912068                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          46019036                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         33255716                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1566374                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            5701002                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       2431396                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     51136410                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999998                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48110269                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    132894784                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.362018                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.334802                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    118708887     89.33%     89.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      4275439      3.22%     92.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      3106349      2.34%     94.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1701664      1.28%     96.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1228112      0.92%     97.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       763757      0.57%     97.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       419521      0.32%     97.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       259659      0.20%     98.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      2431396      1.83%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    132894784                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts              45712                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          47982680                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               5539102                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       127589      0.27%      0.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     40505962     84.19%     84.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        27174      0.06%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      5516246     11.47%     95.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1887586      3.92%     99.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead        22856      0.05%     99.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        22856      0.05%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48110269                       # Class of committed instruction
system.switch_cpus.commit.refs                7449544                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999998                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48110269                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       4.695512                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 4.695512                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     112883170                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts      120634718                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          8505462                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          15565160                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1571103                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2339871                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             8785898                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                518459                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             3320351                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                469469                       # TLB misses on write requests
system.switch_cpus.fetch.Branches            15642367                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines          10376839                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             128004612                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        388428                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               84689882                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles         3142206                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.111045                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     11289051                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      6843888                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.601212                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    140864766                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.948287                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.405385                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        118564957     84.17%     84.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1754764      1.25%     85.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1624280      1.15%     86.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1878880      1.33%     87.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1346739      0.96%     88.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1051366      0.75%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          2154732      1.53%     91.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           544298      0.39%     91.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         11944750      8.48%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    140864766                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads             23122                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            23037                       # number of floating regfile writes
system.switch_cpus.idleCycles                     579                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      1910633                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          8697850                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.584116                       # Inst execution rate
system.switch_cpus.iew.exec_refs             12837075                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            3318640                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         6984081                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      11252029                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            2                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts       203821                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4830528                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     99246572                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       9518435                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      3637131                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      82281758                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          13671                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      11149620                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1571103                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      11225276                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       195590                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       427222                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses        11633                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         7507                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      5712930                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      2920086                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         7507                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      1379366                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       531267                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          85432393                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              80127756                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.677133                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          57849129                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.568825                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               80604912                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        113258727                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        67819767                       # number of integer regfile writes
system.switch_cpus.ipc                       0.212969                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.212969                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       824521      0.96%      0.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      71490165     83.21%     84.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        47346      0.06%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     84.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     10062870     11.71%     95.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      3446795      4.01%     99.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        24013      0.03%     99.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        23177      0.03%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       85918887                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses           48072                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads        95293                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        46037                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes        59670                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1112172                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.012944                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1009820     90.80%     90.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     90.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     90.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     90.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     90.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     90.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     90.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     90.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     90.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     90.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     90.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     90.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     90.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     90.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     90.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     90.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     90.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     90.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     90.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     90.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     90.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     90.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     90.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     90.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     90.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     90.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     90.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     90.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     90.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     90.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     90.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     90.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     90.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     90.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     90.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     90.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     90.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     90.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     90.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     90.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     90.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     90.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     90.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         100930      9.08%     99.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           540      0.05%     99.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead          716      0.06%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite          166      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       86158466                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    314075372                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     80081719                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    150329968                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           99246566                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          85918887                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            6                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     51136339                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       355951                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     59019728                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    140864766                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.609939                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.576851                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    117008161     83.06%     83.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      4161675      2.95%     86.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      4590207      3.26%     89.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      3523701      2.50%     91.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      3438659      2.44%     94.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3434445      2.44%     96.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2502476      1.78%     98.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1579558      1.12%     99.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       625884      0.44%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    140864766                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.609936                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses            10376839                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     1                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1144832                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1080258                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     11252029                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4830528                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        32548281                       # number of misc regfile reads
system.switch_cpus.numCycles                140865345                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        30133806                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      62106113                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         214270                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          9858059                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents           1623                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        430059                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     282103296                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      113098124                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    141885424                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          16168857                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       81965272                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1571103                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      83132941                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         79779342                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups        28908                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups    166867189                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           7919557                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            229710067                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           206558102                       # The number of ROB writes
system.switch_cpus.timesIdled                       6                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1001479                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       321213                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2002966                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         321214                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  70432672500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             342845                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       483266                       # Transaction distribution
system.membus.trans_dist::CleanEvict           325697                       # Transaction distribution
system.membus.trans_dist::ReadExReq            466127                       # Transaction distribution
system.membus.trans_dist::ReadExResp           466127                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        342844                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2426906                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2426906                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2426906                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     82703232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     82703232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                82703232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            808971                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  808971    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              808971                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3827936000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4485309250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.4                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  70432672500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  70432672500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  70432672500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  70432672500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            516918                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       995960                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1037241                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           484570                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          484570                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             9                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       516908                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           18                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3004436                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3004454                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     96907072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               96907648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1031722                       # Total snoops (count)
system.tol2bus.snoopTraffic                  30929024                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2033209                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.157986                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.364729                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1711992     84.20%     84.20% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 321216     15.80%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2033209                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1514177000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1502218500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             13500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  70432672500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       192516                       # number of demand (read+write) hits
system.l2.demand_hits::total                   192516                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       192516                       # number of overall hits
system.l2.overall_hits::total                  192516                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst            9                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       808962                       # number of demand (read+write) misses
system.l2.demand_misses::total                 808971                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst            9                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       808962                       # number of overall misses
system.l2.overall_misses::total                808971                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       810000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  79109905000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      79110715000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       810000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  79109905000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     79110715000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst            9                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      1001478                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1001487                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            9                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1001478                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1001487                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.807768                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.807770                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.807768                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.807770                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        90000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 97791.867850                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97791.781164                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        90000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 97791.867850                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97791.781164                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              483266                       # number of writebacks
system.l2.writebacks::total                    483266                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst            9                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       808962                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            808971                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            9                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       808962                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           808971                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       720000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  71020275000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  71020995000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       720000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  71020275000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  71020995000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.807768                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.807770                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.807768                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.807770                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        80000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 87791.855489                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87791.768803                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        80000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 87791.855489                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87791.768803                       # average overall mshr miss latency
system.l2.replacements                        1031722                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       512694                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           512694                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       512694                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       512694                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        98455                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         98455                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        18443                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 18443                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       466127                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              466127                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  46018806500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   46018806500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       484570                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            484570                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.961939                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.961939                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 98725.897663                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98725.897663                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       466127                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         466127                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  41357536500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  41357536500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.961939                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.961939                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 88725.897663                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88725.897663                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst            9                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                9                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       810000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       810000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            9                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              9                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        90000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        90000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            9                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            9                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       720000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       720000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        80000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        80000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       174073                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            174073                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       342835                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          342835                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  33091098500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  33091098500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       516908                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        516908                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.663242                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.663242                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 96521.937667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96521.937667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       342835                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       342835                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  29662738500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  29662738500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.663242                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.663242                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 86521.908498                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86521.908498                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  70432672500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                     1910388                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1033770                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.847982                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     373.266382                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.013273                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1674.720345                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.182259                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.817735                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1094                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          838                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  17055426                       # Number of tag accesses
system.l2.tags.data_accesses                 17055426                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  70432672500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst          576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     51773632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           51774208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst          576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     30929024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        30929024                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       808963                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              808972                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       483266                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             483266                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst         8178                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    735079760                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             735087938                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst         8178                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             8178                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      439128928                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            439128928                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      439128928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst         8178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    735079760                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1174216866                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    483060.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples         9.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    806929.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000457081750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        29370                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        29370                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1980834                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             454297                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      808971                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     483266                       # Number of write requests accepted
system.mem_ctrls.readBursts                    808971                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   483266                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2033                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   206                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             49740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             49153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             50215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             49768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             53010                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             52232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             53071                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             52371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             50460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             48727                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            50008                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            49600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            49778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            49152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            49977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            49676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             29553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             29372                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             30050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             30073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             31624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             31471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             31622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             31635                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             29999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             29227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            29908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            29687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            29666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            29525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            29741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            29912                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.39                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.48                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  22376183250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4034690000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             37506270750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     27729.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46479.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   128888                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   91806                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 15.97                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                19.01                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                808971                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               483266                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  579610                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  133836                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   64850                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   28641                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  21033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  30136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  31490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  31314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  30088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  29603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  29785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  30252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  31442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  31384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  30260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  29802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  29681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  29471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  29542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  29407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1069313                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     77.212760                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    70.995029                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    59.062452                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       942601     88.15%     88.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       111928     10.47%     98.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5262      0.49%     99.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3450      0.32%     99.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2516      0.24%     99.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1476      0.14%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          809      0.08%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          463      0.04%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          808      0.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1069313                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        29370                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.475724                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.129771                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     59.005605                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         28353     96.54%     96.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          398      1.36%     97.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          468      1.59%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          103      0.35%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           27      0.09%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           15      0.05%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         29370                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        29370                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.447566                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.428752                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.807068                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            21352     72.70%     72.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3637     12.38%     85.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3685     12.55%     97.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              655      2.23%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               34      0.12%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         29370                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               51644032                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  130112                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                30916160                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                51774144                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             30929024                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       733.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       438.95                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    735.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    439.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   70432420000                       # Total gap between requests
system.mem_ctrls.avgGap                      54504.26                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst          576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     51643456                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     30916160                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 8178.022777710160                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 733231526.888320207596                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 438946285.901617586613                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst            9                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       808962                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       483266                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       348000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  37505922750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1734667247500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     38666.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     46363.02                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3589466.77                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    17.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3760702260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1998868245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2837278920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1240611300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5560033440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      30482156190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1376962080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        47256612435                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        670.947314                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3321849250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2351960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  64758863250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3874164000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2059174590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2924258400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1280988000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5560033440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      30562048530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1309684320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        47570351280                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        675.401764                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3145555500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2351960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  64935157000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 926039603282500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    79873209500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 926119476502000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            9                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     14984040                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14984049                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            9                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     14984040                       # number of overall hits
system.cpu.icache.overall_hits::total        14984049                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           97                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             99                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           97                       # number of overall misses
system.cpu.icache.overall_misses::total            99                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      7307000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7307000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      7307000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7307000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     14984137                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14984148                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     14984137                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14984148                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.181818                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.181818                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 75329.896907                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73808.080808                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 75329.896907                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73808.080808                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           40                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           40                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           40                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           40                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           57                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           57                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4708500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4708500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4708500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4708500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 82605.263158                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 82605.263158                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 82605.263158                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 82605.263158                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            9                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     14984040                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14984049                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           97                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            99                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      7307000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7307000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     14984137                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14984148                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.181818                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 75329.896907                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73808.080808                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           40                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           40                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           57                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4708500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4708500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 82605.263158                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 82605.263158                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 926119476502000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.004859                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14984108                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                59                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          253967.932203                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000172                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.004686                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000009                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000009                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           58                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.115234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          29968355                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         29968355                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 926119476502000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926119476502000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926119476502000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 926119476502000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926119476502000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926119476502000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 926119476502000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data     12186077                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         12186077                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data     12186077                       # number of overall hits
system.cpu.dcache.overall_hits::total        12186077                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1614791                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1614793                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1614791                       # number of overall misses
system.cpu.dcache.overall_misses::total       1614793                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 110974760994                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 110974760994                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 110974760994                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 110974760994                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     13800868                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13800870                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13800868                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13800870                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.117006                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.117007                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.117006                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.117007                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 68723.915971                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 68723.830853                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 68723.915971                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68723.830853                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     13492239                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         3699                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            343715                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              90                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.254147                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    41.100000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       529384                       # number of writebacks
system.cpu.dcache.writebacks::total            529384                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       315646                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       315646                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       315646                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       315646                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1299145                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1299145                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1299145                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1299145                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  96907758494                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  96907758494                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  96907758494                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  96907758494                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.094135                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.094135                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.094135                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.094135                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 74593.489175                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74593.489175                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 74593.489175                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74593.489175                       # average overall mshr miss latency
system.cpu.dcache.replacements                1298123                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     10185481                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10185481                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1129659                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1129661                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  63320200500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  63320200500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     11315140                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     11315142                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.099836                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.099836                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 56052.490619                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56052.391381                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       315639                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       315639                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       814020                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       814020                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  49738415000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  49738415000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.071941                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.071941                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 61102.202649                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61102.202649                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2000596                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2000596                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       485132                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       485132                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  47654560494                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  47654560494                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2485728                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2485728                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.195167                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.195167                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 98230.090973                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 98230.090973                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       485125                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       485125                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  47169343494                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  47169343494                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.195164                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.195164                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 97231.318720                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 97231.318720                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 926119476502000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.088270                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            13485224                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1299147                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.380060                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.088270                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000086                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000086                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          722                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          183                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28900887                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28900887                       # Number of data accesses

---------- End Simulation Statistics   ----------
