// Seed: 2553037010
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    input id_3
);
  assign id_4 = id_1;
  wand id_5;
  assign id_4 = id_0[1];
  type_11(
      id_2, id_4, ~id_2, id_0[1], id_3
  );
  tri1  id_6;
  logic id_7;
  logic id_8;
  uwire id_9 = id_0;
  type_16(
      id_6[1] & id_2, id_5[1] ^ 1
  );
endmodule
