{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 30 16:11:56 2019 " "Info: Processing started: Fri Aug 30 16:11:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off practice -c practice --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off practice -c practice --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Cin Sum\[1\] 14.819 ns Longest " "Info: Longest tpd from source pin \"Cin\" to destination pin \"Sum\[1\]\" is 14.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns Cin 1 PIN PIN_AD10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_AD10; Fanout = 1; PIN Node = 'Cin'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cin } "NODE_NAME" } } { "BCD_cell.v" "" { Text "D:/Verilog/BCD_cell.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.123 ns) + CELL(0.485 ns) 7.448 ns Add0~1 2 COMB LCCOMB_X21_Y35_N14 2 " "Info: 2: + IC(6.123 ns) + CELL(0.485 ns) = 7.448 ns; Loc. = LCCOMB_X21_Y35_N14; Fanout = 2; COMB Node = 'Add0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.608 ns" { Cin Add0~1 } "NODE_NAME" } } { "BCD_cell.v" "" { Text "D:/Verilog/BCD_cell.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.519 ns Add0~3 3 COMB LCCOMB_X21_Y35_N16 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 7.519 ns; Loc. = LCCOMB_X21_Y35_N16; Fanout = 2; COMB Node = 'Add0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~1 Add0~3 } "NODE_NAME" } } { "BCD_cell.v" "" { Text "D:/Verilog/BCD_cell.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.590 ns Add0~5 4 COMB LCCOMB_X21_Y35_N18 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 7.590 ns; Loc. = LCCOMB_X21_Y35_N18; Fanout = 2; COMB Node = 'Add0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~3 Add0~5 } "NODE_NAME" } } { "BCD_cell.v" "" { Text "D:/Verilog/BCD_cell.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 8.000 ns Add0~6 5 COMB LCCOMB_X21_Y35_N20 5 " "Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 8.000 ns; Loc. = LCCOMB_X21_Y35_N20; Fanout = 5; COMB Node = 'Add0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add0~5 Add0~6 } "NODE_NAME" } } { "BCD_cell.v" "" { Text "D:/Verilog/BCD_cell.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.438 ns) 8.749 ns concat~0 6 COMB LCCOMB_X21_Y35_N8 1 " "Info: 6: + IC(0.311 ns) + CELL(0.438 ns) = 8.749 ns; Loc. = LCCOMB_X21_Y35_N8; Fanout = 1; COMB Node = 'concat~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.749 ns" { Add0~6 concat~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.438 ns) 9.631 ns concat~1 7 COMB LCCOMB_X21_Y35_N26 1 " "Info: 7: + IC(0.444 ns) + CELL(0.438 ns) = 9.631 ns; Loc. = LCCOMB_X21_Y35_N26; Fanout = 1; COMB Node = 'concat~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.882 ns" { concat~0 concat~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.536 ns) + CELL(2.652 ns) 14.819 ns Sum\[1\] 8 PIN PIN_E24 0 " "Info: 8: + IC(2.536 ns) + CELL(2.652 ns) = 14.819 ns; Loc. = PIN_E24; Fanout = 0; PIN Node = 'Sum\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.188 ns" { concat~1 Sum[1] } "NODE_NAME" } } { "BCD_cell.v" "" { Text "D:/Verilog/BCD_cell.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.405 ns ( 36.47 % ) " "Info: Total cell delay = 5.405 ns ( 36.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.414 ns ( 63.53 % ) " "Info: Total interconnect delay = 9.414 ns ( 63.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.819 ns" { Cin Add0~1 Add0~3 Add0~5 Add0~6 concat~0 concat~1 Sum[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.819 ns" { Cin {} Cin~combout {} Add0~1 {} Add0~3 {} Add0~5 {} Add0~6 {} concat~0 {} concat~1 {} Sum[1] {} } { 0.000ns 0.000ns 6.123ns 0.000ns 0.000ns 0.000ns 0.311ns 0.444ns 2.536ns } { 0.000ns 0.840ns 0.485ns 0.071ns 0.071ns 0.410ns 0.438ns 0.438ns 2.652ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "206 " "Info: Peak virtual memory: 206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 30 16:11:56 2019 " "Info: Processing ended: Fri Aug 30 16:11:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
