
../Release/ps_app.elf:     file format elf32-littlearm

SYMBOL TABLE:
01000000 l    d  .text	00000000 .text
010108dc l    d  .init	00000000 .init
010108e8 l    d  .fini	00000000 .fini
010108f8 l    d  .rodata	00000000 .rodata
01012128 l    d  .data	00000000 .data
01012ec0 l    d  .eh_frame	00000000 .eh_frame
01014000 l    d  .mmu_tbl	00000000 .mmu_tbl
01018000 l    d  .ARM.exidx	00000000 .ARM.exidx
01018008 l    d  .init_array	00000000 .init_array
0101800c l    d  .fini_array	00000000 .fini_array
01018010 l    d  .ARM.attributes	00000000 .ARM.attributes
01018010 l    d  .bss	00000000 .bss
01019c8c l    d  .heap	00000000 .heap
00000000 l    d  .stack	00000000 .stack
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 asm_vectors.o
010000a0 l       .text	00000000 Undefined
010000bc l       .text	00000000 SVCHandler
01000100 l       .text	00000000 PrefetchAbortHandler
010000e0 l       .text	00000000 DataAbortHandler
01000020 l       .text	00000000 IRQHandler
01000060 l       .text	00000000 FIQHandler
0100007c l       .text	00000000 FIQLoop
00000000 l    df *ABS*	00000000 boot.o
f8f02000 l       *ABS*	00000000 PSS_L2CC_BASE_ADDR
f8000000 l       *ABS*	00000000 PSS_SLCR_BASE_ADDR
0fffff00 l       *ABS*	00000000 RESERVED
fe00000f l       *ABS*	00000000 LRemap
f8f0277c l       *ABS*	00000000 L2CCWay
f8f02730 l       *ABS*	00000000 L2CCSync
f8f02100 l       *ABS*	00000000 L2CCCrtl
f8f02104 l       *ABS*	00000000 L2CCAuxCrtl
f8f02108 l       *ABS*	00000000 L2CCTAGLatReg
f8f0210c l       *ABS*	00000000 L2CCDataLatReg
f8f02220 l       *ABS*	00000000 L2CCIntClear
f8f0221c l       *ABS*	00000000 L2CCIntRaw
f8000004 l       *ABS*	00000000 SLCRlockReg
f8000008 l       *ABS*	00000000 SLCRUnlockReg
f8000a1c l       *ABS*	00000000 SLCRL2cRamReg
f8000244 l       *ABS*	00000000 SLCRCPURSTReg
f800d010 l       *ABS*	00000000 EFUSEStaus
00001005 l       *ABS*	00000000 CRValMmuCac
00002000 l       *ABS*	00000000 CRValHiVectorAddr
72360000 l       *ABS*	00000000 L2CCAuxControl
00000001 l       *ABS*	00000000 L2CCControl
00000111 l       *ABS*	00000000 L2CCTAGLatency
00000121 l       *ABS*	00000000 L2CCDataLatency
0000767b l       *ABS*	00000000 SLCRlockKey
0000df0d l       *ABS*	00000000 SLCRUnlockKey
00020202 l       *ABS*	00000000 SLCRL2cRamConfig
40000000 l       *ABS*	00000000 FPEXC_EN
01000144 l       .text	00000000 CheckEFUSE
0100013c l       .text	00000000 EndlessLoop0
0100017c l       .text	00000000 OKToRun
010003c8 l       .text	00000000 invalidate_dcache
01000324 l       .text	00000000 Sync
01000444 l       .text	00000000 finished
010003dc l       .text	00000000 loop1
01000438 l       .text	00000000 skip
01000418 l       .text	00000000 loop2
0100041c l       .text	00000000 loop3
00000000 l    df *ABS*	00000000 g:/xilinx/vitis/2019.2/gnu/aarch32/nt/gcc-arm-none-eabi/bin/../lib/gcc/arm-none-eabi/8.2.0/thumb/v7-a+fp/hard/crti.o
00000000 l    df *ABS*	00000000 crtstuff.c
01012ec0 l     O .eh_frame	00000000 
010004dc l     F .text	00000000 deregister_tm_clones
01000500 l     F .text	00000000 register_tm_clones
0100052c l     F .text	00000000 __do_global_dtors_aux
01018010 l       .bss	00000001 completed.10177
0101800c l     O .fini_array	00000000 __do_global_dtors_aux_fini_array_entry
0100055c l     F .text	00000000 frame_dummy
01018014 l       .bss	00000018 object.10182
01018008 l     O .init_array	00000000 __frame_dummy_init_array_entry
00000000 l    df *ABS*	00000000 acquire.c
00000000 l    df *ABS*	00000000 fabric_config.c
00000000 l    df *ABS*	00000000 hal.c
010020b4 l     F .text	0000012c d_printf.constprop.1
010021e0 l     F .text	00000128 d_printf.constprop.2
01002308 l     F .text	00000128 d_printf.constprop.3
00000000 l    df *ABS*	00000000 main.c
00000000 l    df *ABS*	00000000 platform.c
00000000 l    df *ABS*	00000000 xaxidma.c
00000000 l    df *ABS*	00000000 xaxidma_sinit.c
00000000 l    df *ABS*	00000000 xaxidma_bdring.c
00000000 l    df *ABS*	00000000 xaxidma_g.c
00000000 l    df *ABS*	00000000 xgpiops.c
00000000 l    df *ABS*	00000000 xgpiops_sinit.c
00000000 l    df *ABS*	00000000 xgpiops_intr.c
00000000 l    df *ABS*	00000000 xgpiops_g.c
00000000 l    df *ABS*	00000000 xscugic_intr.c
00000000 l    df *ABS*	00000000 xscugic.c
01006230 l     F .text	00000050 StubHandler
01018030 l     O .bss	00000004 CpuId
00000000 l    df *ABS*	00000000 xscugic_sinit.c
00000000 l    df *ABS*	00000000 xscutimer.c
00000000 l    df *ABS*	00000000 xscutimer_selftest.c
00000000 l    df *ABS*	00000000 xscutimer_sinit.c
00000000 l    df *ABS*	00000000 xscutimer_g.c
00000000 l    df *ABS*	00000000 xil_assert.c
01018034 l     O .bss	00000004 Xil_AssertCallbackRoutine
00000000 l    df *ABS*	00000000 print.c
00000000 l    df *ABS*	00000000 xil_cache.c
010078dc l     F .text	00000058 Xil_L2CacheEnable.part.0
00000000 l    df *ABS*	00000000 outbyte.c
00000000 l    df *ABS*	00000000 xplatform_info.c
00000000 l    df *ABS*	00000000 inbyte.c
00000000 l    df *ABS*	00000000 xil_printf.c
01007b18 l     F .text	0000009c getnum
01007bb4 l     F .text	00000034 padding.part.0
01007be8 l     F .text	00000164 outnum
00000000 l    df *ABS*	00000000 xil_exception.c
010081d8 l     F .text	00000004 Xil_ExceptionNullHandler
00000000 l    df *ABS*	00000000 xuartps_hw.c
00000000 l    df *ABS*	00000000 xscugic_g.c
00000000 l    df *ABS*	00000000 vectors.c
00000000 l    df *ABS*	00000000 xil-crt0.S
00000000 l    df *ABS*	00000000 translation_table.o
00000000 l       *ABS*	00000000 SECT
00100000 l       *ABS*	00000000 DDR_START
0fffffff l       *ABS*	00000000 DDR_END
0ff00000 l       *ABS*	00000000 DDR_SIZE
000000ff l       *ABS*	00000000 DDR_REG
00000300 l       *ABS*	00000000 UNDEF_REG
00000000 l    df *ABS*	00000000 cpu_init.o
00000000 l    df *ABS*	00000000 xtime_l.c
00000000 l    df *ABS*	00000000 _udivsi3.o
01008448 l       .text	00000000 .udivsi3_skip_div0_test
00000000 l       *ABS*	00000000 shift
00000000 l    df *ABS*	00000000 _divsi3.o
010086c6 l       .text	00000000 .divsi3_skip_div0_test
00000000 l       *ABS*	00000000 shift
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 _arm_addsubdf3.o
00000000 l    df *ABS*	00000000 _arm_addsubsf3.o
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 fini.c
00000000 l    df *ABS*	00000000 impure.c
010124f8 l     O .data	00000428 impure_data
00000000 l    df *ABS*	00000000 init.c
00000000 l    df *ABS*	00000000 locale.c
01009170 l     F .text	0000006c currentlocale
01010914 l     O .rodata	0000001c categories
01018038 l     O .bss	000000e7 global_locale_string
01018120 l     O .bss	000000e0 new_categories.6704
01018200 l     O .bss	000000e0 saved_categories.6705
00000000 l    df *ABS*	00000000 malloc.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 mbtowc_r.c
01010a9c l     O .rodata	00000048 JIS_state_table
01010ae4 l     O .rodata	00000048 JIS_action_table
00000000 l    df *ABS*	00000000 lib_a-memcpy.o
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 mlock.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 snprintf.c
00000000 l    df *ABS*	00000000 strcasecmp.c
00000000 l    df *ABS*	00000000 strcat.c
00000000 l    df *ABS*	00000000 strchr.c
00000000 l    df *ABS*	00000000 lib_a-strcmp.o
00000000 l    df *ABS*	00000000 strcpy.c
00000000 l    df *ABS*	00000000 strlcpy.c
00000000 l    df *ABS*	00000000 lib_a-strlen.o
00000000 l    df *ABS*	00000000 strncasecmp.c
00000000 l    df *ABS*	00000000 strncmp.c
00000000 l    df *ABS*	00000000 strncpy.c
00000000 l    df *ABS*	00000000 strtol.c
0100b55c l     F .text	00000120 _strtol_l.isra.0
00000000 l    df *ABS*	00000000 vfprintf.c
01010b2c l     O .rodata	00000010 blanks.8644
01010b3c l     O .rodata	00000010 zeroes.8645
00000000 l    df *ABS*	00000000 vsnprintf.c
00000000 l    df *ABS*	00000000 wcrtomb.c
00000000 l    df *ABS*	00000000 wcsrtombs.c
00000000 l    df *ABS*	00000000 wctomb_r.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 ctype_.c
00000000 l    df *ABS*	00000000 dtoa.c
0100d6d0 l     F .text	00000148 quorem
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 getenv_r.c
00000000 l    df *ABS*	00000000 localeconv.c
00000000 l    df *ABS*	00000000 lib_a-memchr.o
00000000 l    df *ABS*	00000000 mprec.c
01010c50 l     O .rodata	0000000c p05.7430
00000000 l    df *ABS*	00000000 reent.c
00000000 l    df *ABS*	00000000 s_frexp.c
00000000 l    df *ABS*	00000000 vfprintf.c
01010d78 l     O .rodata	00000010 blanks.8623
01010d88 l     O .rodata	00000010 zeroes.8624
00000000 l    df *ABS*	00000000 wcsnrtombs.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 environ.c
01018318 l     O .bss	00000004 initial_env
00000000 l    df *ABS*	00000000 envlock.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 _sbrk.c
0101831c l     O .bss	00000004 heap.5714
00000000 l    df *ABS*	00000000 _exit.c
00000000 l    df *ABS*	00000000 crtstuff.c
01012ec0 l     O .eh_frame	00000000 __FRAME_END__
00000000 l    df *ABS*	00000000 g:/xilinx/vitis/2019.2/gnu/aarch32/nt/gcc-arm-none-eabi/bin/../lib/gcc/arm-none-eabi/8.2.0/thumb/v7-a+fp/hard/crtn.o
0100f170 g     F .text	00000028 _mprec_log10
00010400 g       .stack	00000000 _supervisor_stack_end
0100f1e0 g     F .text	0000005a __any_on
010044b8 g     F .text	00000180 XAxiDma_BdRingCheck
01010d28 g     O .rodata	00000028 __mprec_tinytens
01007724 g     F .text	00000048 Xil_L1ICacheInvalidateRange
0100b1dc g     F .text	000000c2 strcpy
0100f23c g     F .text	0000001a cleanup_glue
01003fd4 g     F .text	000000b0 XAxiDma_BdRingUnAlloc
01000000 g       .text	00000000 _vector_table
0100776c g     F .text	00000074 Xil_L2CacheDisable
01012ec4 g       .eh_frame	00000000 __eh_framehdr_start
01012ec0 g       .data	00000000 ___CTORS_LIST___
010073b8 g     F .text	00000058 Xil_ICacheInvalidateRange
010075d0 g     F .text	00000018 Xil_L1DCacheDisable
00000400 g       *ABS*	00000000 _ABORT_STACK_SIZE
01007160 g     F .text	00000028 print
01008c90 g     F .text	0000005a .hidden __floatdidf
0100d2d0 g     F .text	00000054 _wcrtomb_r
01004424 g     F .text	00000094 XAxiDma_BdRingFree
010081e0 g     F .text	00000004 Xil_PrefetchAbortHandler
01004dcc g     F .text	000000e4 XGpioPs_ReadPin
010098b0 g     F .text	00000244 _setlocale_r
010079a0 g     F .text	00000014 Xil_L2CacheInvalidateLine
0100ac44 g     F .text	00000002 __malloc_unlock
01004bd8 g     F .text	000000b8 XGpioPs_GetOutputEnable
01006f08 g     F .text	00000088 XScuTimer_SetPrescaler
010070f0 g     F .text	0000005c Xil_Assert
01006cc4 g     F .text	00000050 XScuGic_SetCpuID
01006b50 g     F .text	00000174 XScuGic_CfgInitialize
0100d6c0 g     F .text	0000000e __set_ctype
01003100 g     F .text	00000004 enable_caches
010103b8 g     F .text	000000ce memmove
00010c00 g       .stack	00000000 __supervisor_stack
0100acf4 g     F .text	00000090 snprintf
01009b1c g     F .text	00000020 __locale_ctype_ptr
01000b44 g     F .text	00000328 acq_prepare_triggered
0100e940 g     F .text	0000004c _Balloc
0100378c g     F .text	00000028 XAxiDma_SelectKeyHole
01018008 g       .ARM.exidx	00000000 __exidx_end
01004fb0 g     F .text	00000124 XGpioPs_SetDirectionPin
01008248 g     F .text	00000018 XUartPs_SendByte
0100663c g     F .text	0000012c XScuGic_GetPriorityTriggerType
00011400 g       .stack	00000000 _undef_stack_end
010081e8 g     F .text	00000004 Xil_ExceptionInit
0100e858 g     F .text	00000004 __localeconv_l
01002448 g     F .text	000001b8 bogo_calibrate
0100d49c g     F .text	00000054 __sjis_wctomb
01018010 g       .ARM.attributes	00000000 __sbss_start
01019c88 g     O .bss	00000004 errno
01008334 g     F .text	00000014 PrefetchAbortInterrupt
01008260 g     F .text	0000001c XUartPs_RecvByte
01008cf8 g     F .text	00000160 .hidden __aeabi_fadd
01008cf4 g     F .text	00000164 .hidden __subsf3
01012ec0 g       .data	00000000 __fixup_start
01007b04 g     F .text	00000008 XGetPlatform_Info
010075e8 g     F .text	0000005c Xil_DCacheFlush
0100012c g       .text	00000000 _boot
0100788c g     F .text	00000020 Xil_DCacheInvalidate
01006504 g     F .text	00000138 XScuGic_SetPriorityTriggerType
01005898 g     F .text	000000b8 XGpioPs_IntrGetStatus
0100d4f0 g     F .text	00000070 __eucjp_wctomb
010121a8 g     O .data	00000008 XScuTimer_ConfigTable
01012ec0 g       .data	00000000 __fixup_end
01003984 g     F .text	00000174 XAxiDma_UpdateBdRingCDesc
0100a5c0 g     F .text	000005e0 memcpy
0100486c g     F .text	000000b4 XGpioPs_Read
01012ec0 g     O .data	00000000 .hidden __TMC_END__
0100b6f8 g     F .text	00001b4c _svfprintf_r
01008c18 g     F .text	00000022 .hidden __floatsidf
010108f8 g     O .rodata	00000018 fbcfg_dummy_tests
010081e4 g     F .text	00000004 Xil_UndefinedExceptionHandler
01014000 g       .mmu_tbl	00000000 __mmu_tbl_start
01018010 g       .ARM.attributes	00000000 __sdata_start
01012ec0 g       .data	00000000 __DTOR_END__
01008f08 g     F .text	00000000 .hidden __aeabi_uldivmod
010078ac g     F .text	00000030 Xil_ICacheInvalidate
0100310c g     F .text	00000004 init_platform
00011000 g       .stack	00000000 __abort_stack
01018010 g       .fini_array	00000000 __fini_array_end
01012124 g       .rodata	00000000 __rodata_end
0100f110 g     F .text	00000060 __ratio
010079b4 g     F .text	00000068 Xil_L2CacheInvalidateRange
01009b50 g     F .text	00000010 malloc
01008448 g     F .text	0000025c .hidden __udivsi3
01012ec0 g       .data	00000000 __data1_start
01008e60 g     F .text	0000001c .hidden __aeabi_i2f
01010c60 g     O .rodata	000000c8 __mprec_tens
01012124 g       .data	00000000 __sbss2_end
0100d2b0 g     F .text	0000001e vsnprintf
01019c7c g     O .bss	00000004 UndefinedExceptionAddr
01003008 g     F .text	000000f8 d_dump_timing_ex
010182e4 g     O .bss	00000004 __malloc_top_pad
01002698 g     F .text	000001c0 d_printf
0101802c g     O .bss	00000004 test_sizeptr
01012128 g     O .data	00000000 .hidden __dso_handle
01008bf8 g     F .text	0000001e .hidden __aeabi_ui2d
00010400 g       .stack	00000000 __irq_stack
0100e85c g     F .text	0000001e _localeconv_r
0100eb64 g     F .text	00000012 __i2b
010072a8 g     F .text	0000004c Xil_DCacheFlushLine
01003108 g     F .text	00000004 init_uart
01008fb8 g     F .text	00000116 .hidden __udivmoddi4
01008974 g     F .text	00000000 .hidden __aeabi_drsub
0100ac48 g     F .text	00000026 _sbrk_r
01006190 g     F .text	00000028 StubHandler
010083c0 g       .text	00000000 __cpu_init
010121ec g     O .data	00000304 XScuGic_ConfigTable
01002d24 g     F .text	00000028 d_read_global_timer
01003f30 g     F .text	0000001c XAxiDma_BdRingGetCoalesce
01007934 g     F .text	00000018 Xil_L2CacheEnable
01018310 g     O .bss	00000004 __malloc_max_sbrked_mem
010037b4 g     F .text	00000028 XAxiDma_SelectCyclicMode
01006d14 g     F .text	00000010 XScuGic_GetCpuID
01008c3c g     F .text	00000042 .hidden __extendsfdf2
01008980 g     F .text	00000276 .hidden __adddf3
01002d4c g     F .text	00000074 d_start_timing
00000800 g       *ABS*	00000000 _SUPERVISOR_STACK_SIZE
01001e48 g     F .text	00000014 fabcfg_read
0d019c90 g       .heap	00000000 _heap_end
0100efac g     F .text	000000ae __b2d
01018000 g       .ARM.exidx	00000000 __exidx_start
010082e4 g     F .text	00000014 IRQInterrupt
010034a8 g     F .text	000000ac XAxiDma_Pause
01010910 g     O .rodata	00000004 _global_impure_ptr
01010488 g     F .text	00000372 _realloc_r
0100b3dc g     F .text	0000005a strncasecmp
01009120 g     F .text	00000050 __libc_init_array
01019c8c g       .bss	00000000 __bss_end
0100b6a4 g     F .text	0000001e strtol_l
01010314 g     F .text	00000036 wcsnrtombs
01012124 g       .data	00000000 __rodata1_start
01004920 g     F .text	000000a8 XGpioPs_Write
01010d50 g     O .rodata	00000028 __mprec_bigtens
01019254 g       .ARM.attributes	00000000 __ARM.attributes_end
0100ea30 g     F .text	00000098 __s2b
0100830c g     F .text	00000014 SWInterrupt
01008bf8 g     F .text	0000001e .hidden __floatunsidf
010107fc  w    F .text	00000040 _sbrk
0100ee18 g     F .text	0000003a __mcmp
01018010 g       .ARM.attributes	00000000 __tbss_start
01000968 g     F .text	000000c4 acq_get_next_alloc
0101215c g     O .data	00000044 XAxiDma_ConfigTable
01006d24 g     F .text	0000001c XScuGic_LookupConfig
010108dc g     F .init	00000000 _init
01002664 g     F .text	00000034 gpio_led_write
010017e4 g     F .text	00000070 acq_force_stop
01007a1c g     F .text	00000044 Xil_L2CacheFlush
0100b6c4 g     F .text	00000030 strtol
010072f4 g     F .text	00000054 Xil_DCacheFlushRange
01001854 g     F .text	00000554 acq_debug_dump
01008f78 g     F .text	00000040 .hidden __aeabi_d2ulz
01008cf4 g     F .text	00000164 .hidden __aeabi_fsub
010090f0 g     F .text	00000030 __libc_fini_array
0100d560 g     F .text	00000082 __jis_wctomb
01005bc4 g     F .text	000000c8 XGpioPs_SetIntrType
01006a74 g     F .text	000000dc XScuGic_Stop
010068b0 g     F .text	00000074 XScuGic_InterruptUnmapFromCpu
0100f258 g     F .text	00000088 _reclaim_reent
00011400 g       .stack	00000000 __fiq_stack
0100eac8 g     F .text	0000003e __hi0bits
010081ec g     F .text	00000018 Xil_ExceptionRegisterHandler
010121b0 g     O .data	00000004 Xil_AssertWait
01019c90 g       .heap	00000000 _heap_start
010051bc g     F .text	00000124 XGpioPs_SetOutputEnablePin
00000400 g       *ABS*	00000000 _IRQ_STACK_SIZE
01008e8c g     F .text	0000007c .hidden __floatdisf
01018010 g       .ARM.attributes	00000000 __sbss_end
010074e4 g     F .text	00000018 Xil_L1DCacheInvalidateLine
01005618 g     F .text	000000dc XGpioPs_IntrDisablePin
01007644 g     F .text	00000018 Xil_L1DCacheFlushLine
00000400 g       *ABS*	00000000 _FIQ_STACK_SIZE
0100012c g       .text	00000000 _prestart
01005a38 g     F .text	000000ac XGpioPs_IntrClear
01000a2c g     F .text	000000cc acq_append_next_alloc
01012ebc g     O .data	00000004 environ
01003af8 g     F .text	0000019c XAxiDma_BdRingCreate
01008980 g     F .text	00000276 .hidden __aeabi_dadd
0100715c g     F .text	00000004 XNullHandler
0100adc8 g     F .text	00000040 strcat
01007d4c g     F .text	0000048c xil_printf
01008f38 g     F .text	00000040 .hidden __aeabi_f2ulz
0100ecb8 g     F .text	000000a2 __pow5mult
01008c80 g     F .text	0000006a .hidden __aeabi_ul2d
00011800 g       .stack	00000000 __undef_stack
01000588 g     F .text	0000003c _acq_irq_error_dma
010086c0 g     F .text	00000000 .hidden __aeabi_idiv
01002d0c g     F .text	00000018 d_iskeypress
01006e80 g     F .text	00000088 XScuTimer_Stop
01010930 g     O .rodata	0000016c __C_locale
01005f00 g     F .text	0000010c XGpioPs_GetIntrTypePin
01007018 g     F .text	000000bc XScuTimer_SelfTest
01002dc0 g     F .text	00000084 d_stop_timing
01019c80 g     O .bss	00000004 PrefetchAbortAddr
01003770 g     F .text	0000001c XAxiDma_Busy
01006354 g     F .text	000000cc XScuGic_Disconnect
01012ec0 g       .data	00000000 __CTOR_LIST__
01014000 g       .mmu_tbl	00000000 MMUTable
0100ac70 g     F .text	00000084 _snprintf_r
01012124 g       .data	00000000 __sbss2_start
0100985c g     F .text	00000054 __get_locale_env
0100770c g     F .text	00000018 Xil_L1ICacheInvalidateLine
0100e8a0 g     F .text	00000000 memchr
0100e5d0 g     F .text	000001f0 _free_r
01009af4 g     F .text	00000020 __locale_mb_cur_max
0100d37c g     F .text	00000016 _wcsrtombs_r
010076bc g     F .text	0000001c Xil_L1ICacheEnable
01000648 g     F .text	00000024 _acq_wait_for_ndone
0100d5e4 g     F .text	000000dc __call_exitprocs
01018320 g     O .bss	00000fa0 test_sizes
0100897c g     F .text	0000027a .hidden __aeabi_dsub
01012a8c g     O .data	00000020 __default_locale
01012eb4 g     O .data	00000004 __malloc_sbrk_base
0100835c g       .text	00000064 _start
010071c0 g     F .text	000000e8 Xil_DCacheInvalidateRange
01008c80 g     F .text	0000006a .hidden __floatundidf
010076d8 g     F .text	0000001c Xil_L1ICacheDisable
010108f8 g       .rodata	00000000 __rodata_start
01012144 g     O .data	00000018 acq_substate_to_str
0100ed5c g     F .text	000000ba __lshift
010052e0 g     F .text	000000e8 XGpioPs_GetOutputEnablePin
01008e60 g     F .text	0000001c .hidden __floatsisf
0100f360 g     F .text	000000f8 __ssprint_r
01018010 g       *ABS*	00000000 _SDA_BASE_
0100a328 g     F .text	00000082 __sjis_mbtowc
0100b2a0 g     F .text	00000056 strlcpy
0100b438 g     F .text	000000a2 strncmp
01007380 g     F .text	00000038 Xil_ICacheInvalidateLine
0100d394 g     F .text	00000022 wcsrtombs
01012ec0 g       .data	00000000 __data_end
01005c8c g     F .text	000000d4 XGpioPs_GetIntrType
010049c8 g     F .text	000000ac XGpioPs_SetDirection
0100eb78 g     F .text	0000013e __multiply
01002f10 g     F .text	000000f8 d_dump_timing
01004c90 g     F .text	0000013c XGpioPs_GetBankPin
01019c90 g       .heap	00000000 HeapBase
0100b4dc g     F .text	0000007e strncpy
010182e8 g     O .bss	00000028 __malloc_current_mallinfo
0100f05c g     F .text	000000b2 __d2b
0100ad84 g     F .text	00000044 strcasecmp
01006924 g     F .text	000000d4 XScuGic_Disable
01002e9c g     F .text	00000074 d_read_timing_us
010082f8 g     F .text	00000014 UndefinedException
01019c84 g     O .bss	00000004 DataAbortAddr
01008c18 g     F .text	00000022 .hidden __aeabi_i2d
010077fc g     F .text	00000024 Xil_ICacheDisable
010077e0 g     F .text	0000001c Xil_DCacheDisable
00010000 g       .stack	00000000 _irq_stack_end
01008e7c g     F .text	0000008c .hidden __floatundisf
01008970  w    F .text	00000002 .hidden __aeabi_ldiv0
010192c0 g     O .bss	00000858 g_acq_state
0100f198 g     F .text	00000046 __copybits
01012aac g     O .data	00000408 __malloc_av_
01008e58 g     F .text	00000024 .hidden __aeabi_ui2f
0100d244 g     F .text	0000006a _vsnprintf_r
01012ec4 g       .eh_frame	00000000 __eh_framehdr_end
01007af4 g     F .text	00000010 outbyte
0100ac40 g     F .text	00000002 __malloc_lock
0101800c g       .fini_array	00000000 __fini_array_start
0100a120 g     F .text	00000208 __utf8_mbtowc
0101034c g     F .text	00000062 _calloc_r
010074c4 g     F .text	00000020 Xil_L1DCacheEnable
01004084 g     F .text	0000024c XAxiDma_BdRingToHw
01003c94 g     F .text	00000104 XAxiDma_BdRingClone
01004638 g     F .text	000000b8 XAxiDma_BdRingDumpRegs
01018010 g       .bss	00000000 __bss_start
00010000 g       *ABS*	00000000 _STACK_SIZE
01018010 g       .ARM.attributes	00000000 __tdata_start
01018010 g       .ARM.attributes	00000000 __tdata_end
0100aba0 g     F .text	000000a0 memset
01010840 g     F .text	0000009c main
010037dc g     F .text	00000170 XAxiDma_SimpleTransfer
01002d08 g     F .text	00000004 d_waitkey
01018314 g     O .bss	00000004 __malloc_max_total_mem
0c000000 g       *ABS*	00000000 _HEAP_SIZE
01008e8c g     F .text	0000007c .hidden __aeabi_l2f
0100a3ac g     F .text	000000b6 __eucjp_mbtowc
01008448 g     F .text	00000000 .hidden __aeabi_uidiv
01006d40 g     F .text	000000b0 XScuTimer_CfgInitialize
01006df0 g     F .text	00000090 XScuTimer_Start
010017c8 g     F .text	0000001c acq_is_done
0100b67c g     F .text	00000028 _strtol_r
0100e7c0 g     F .text	00000088 _findenv_r
0101800c g       .init_array	00000000 __init_array_end
01003104 g     F .text	00000004 disable_caches
0100d818 g     F .text	00000d0c _dtoa_r
01009b70 g     F .text	00000564 _malloc_r
01007410 g     F .text	000000b4 Xil_L1DCacheInvalidate
0100d3e0 g     F .text	00000018 __ascii_wctomb
01008c90 g     F .text	0000005a .hidden __aeabi_l2d
0100d3f8 g     F .text	000000a4 __utf8_wctomb
01005490 g     F .text	000000dc XGpioPs_IntrEnablePin
01004eb0 g     F .text	00000100 XGpioPs_WritePin
0100556c g     F .text	000000ac XGpioPs_IntrDisable
010103b4 g     F .text	00000002 __env_unlock
00000000 g       .stack	00000000 _stack_end
01019c78 g     O .bss	00000004 Xil_AssertStatus
0100a0d4 g     F .text	00000026 _mbtowc_r
01008e7c g     F .text	0000008c .hidden __aeabi_ul2f
01008f38 g     F .text	00000040 .hidden __fixunssfdi
01003ec4 g     F .text	00000020 XAxiDma_BdRingStart
01012ec0 g       .data	00000000 ___DTORS_END___
010086c0 g     F .text	00000294 .hidden __divsi3
0100765c g     F .text	00000048 Xil_L1DCacheFlushRange
010083fc g     F .text	00000024 XTime_SetTime
01018010 g       .ARM.attributes	00000000 __sdata_end
0100e524 g     F .text	000000aa _malloc_trim_r
010101f0 g     F .text	000000f4 _wcsnrtombs_l
01012124 g       .data	00000000 __sdata2_start
01012ec0 g       .data	00000000 __CTOR_END__
01012ec0 g       .data	00000000 ___DTORS_LIST___
01001f10 g     F .text	00000180 fabcfg_init
0100af08 g     F .text	000002dc strcmp
010076a4 g     F .text	00000018 Xil_L1DCacheStoreLine
01002e44 g     F .text	00000058 d_read_timing
010070d4 g     F .text	0000001c XScuTimer_LookupConfig
01003ee4 g     F .text	0000004c XAxiDma_BdRingSetCoalesce
01012ec0 g       .data	00000000 __DTOR_LIST__
01003274 g     F .text	00000234 XAxiDma_CfgInitialize
01008f78 g     F .text	00000040 .hidden __fixunsdfdi
010108e8 g     F .fini	00000000 _fini
01007970 g     F .text	00000030 Xil_ICacheEnable
01003554 g     F .text	0000021c XAxiDma_Resume
01007ae0 g     F .text	00000014 Xil_L2CacheStoreLine
010182e0 g     O .bss	00000004 _PathLocale
00010c00 g       .stack	00000000 _abort_stack_end
010102e4 g     F .text	00000030 _wcsnrtombs_r
01000fcc g     F .text	000007fc _acq_irq_rx_handler
01002090 g     F .text	00000024 irq_xscutimer
01009b3c g     F .text	00000012 setlocale
01003114 g     F .text	00000114 XAxiDma_Reset
01008cec g     F .text	0000016c .hidden __aeabi_frsub
010124f0 g     O .data	00000004 _impure_ptr
01018008 g       .init_array	00000000 __preinit_array_end
0100f458 g     F .text	00000d96 _svfiprintf_r
010091dc g     F .text	00000680 __loadlocale
0101212c g     O .data	00000018 acq_state_to_str
01012124 g       .data	00000000 __sdata2_end
01001e70 g     F .text	000000a0 fabcfg_commit
0100a0fc g     F .text	00000024 __ascii_mbtowc
0100ef5c g     F .text	00000050 __ulp
01004b2c g     F .text	000000ac XGpioPs_SetOutputEnable
01007b0c g     F .text	0000000c inbyte
010067dc g     F .text	000000d4 XScuGic_Enable
010121b4 g     O .data	00000038 XExc_VectorTable
010053c8 g     F .text	0000001c XGpioPs_LookupConfig
0100e87c g     F .text	0000001e localeconv
01012ec0 g       .data	00000000 ___CTORS_END___
00010000 g       .stack	00000000 __stack
010086a4 g     F .text	0000001a .hidden __aeabi_uidivmod
01008224 g     F .text	00000024 Xil_ExceptionRemoveHandler
0d019c90 g       .heap	00000000 HeapLimit
00011800 g       .stack	00000000 _end
0100827c g     F .text	00000054 XUartPs_ResetHw
010121a0 g     O .data	00000008 XGpioPs_ConfigTable
01012124 g       .data	00000000 __rodata1_end
01003110 g     F .text	00000004 cleanup_platform
0100600c g     F .text	000000a0 XGpioPs_SetCallbackHandler
01012ec0 g       .data	00000000 __data1_end
01001e5c g     F .text	00000014 fabcfg_write
01008320 g     F .text	00000014 DataAbortInterrupt
01003f4c g     F .text	00000088 XAxiDma_BdRingAlloc
010060ac g     F .text	000000e4 XGpioPs_IntrHandler
010050d4 g     F .text	000000e8 XGpioPs_GetDirectionPin
01012eb8 g     O .data	00000004 __malloc_trim_threshold
01019c90 g       .heap	00000000 _heap
010090d0 g     F .text	00000020 exit
01019b18 g     O .bss	00000160 g_hal
0100a464 g     F .text	00000126 __jis_mbtowc
01008e58 g     F .text	00000024 .hidden __floatunsisf
0100ee54 g     F .text	00000106 __mdiff
01005ae4 g     F .text	000000e0 XGpioPs_IntrClearPin
010069f8 g     F .text	0000007c XScuGic_UnmapAllInterruptsFromCpu
01018010 g       .ARM.attributes	00000000 __tbss_end
010005c4 g     F .text	00000084 _acq_reset_PL_fifo
01002600 g     F .text	00000064 bogo_delay
01010b4c g     O .rodata	00000101 _ctype_
01008970  w    F .text	00000002 .hidden __aeabi_idiv0
01018008 g       .init_array	00000000 __init_array_start
010046f0 g     F .text	0000017c XGpioPs_CfgInitialize
01006f90 g     F .text	00000088 XScuTimer_GetPrescaler
01005d60 g     F .text	000001a0 XGpioPs_SetIntrTypePin
010042d0 g     F .text	00000154 XAxiDma_BdRingFromHw
0101083c  w    F .text	00000004 _exit
01007188 g     F .text	00000038 Xil_DCacheInvalidateLine
0100394c g     F .text	0000001c XAxiDma_LookupConfig
010082d0 g     F .text	00000014 FIQInterrupt
01006420 g     F .text	000000e4 XScuGic_SoftwareIntr
0100b300 g     F .text	000000dc strlen
01009b14 g     F .text	00000006 __locale_ctype_ptr_l
00010000 g       .stack	00000000 _stack
01003228 g     F .text	0000004c XAxiDma_ResetIsDone
01004a74 g     F .text	000000b8 XGpioPs_GetDirection
0100ae08 g     F .text	000000e4 strchr
0100714c g     F .text	00000010 Xil_AssertSetCallback
01008c3c g     F .text	00000042 .hidden __aeabi_f2d
010061b8 g     F .text	00000078 XScuGic_InterruptHandler
01012128 g       .data	00000000 __data_start
01007a78 g     F .text	00000068 Xil_L2CacheFlushRange
01006280 g     F .text	000000d4 XScuGic_Connect
01001da8 g     F .text	000000a0 acq_debug_dump_wavedata
01007348 g     F .text	00000038 Xil_DCacheStoreLine
01003d98 g     F .text	0000012c XAxiDma_StartBdRingHw
01007820 g     F .text	0000006c Xil_L2CacheInvalidate
0100d3b8 g     F .text	00000026 _wctomb_r
010103b0 g     F .text	00000002 __env_lock
00011000 g       .stack	00000000 _fiq_stack_end
0100897c g     F .text	0000027a .hidden __subdf3
01007544 g     F .text	0000008c Xil_L1DCacheFlush
01018008 g       .init_array	00000000 __preinit_array_start
00000400 g       *ABS*	00000000 _UNDEF_STACK_SIZE
01005950 g     F .text	000000e8 XGpioPs_IntrGetStatusPin
010076f4 g     F .text	00000018 Xil_L1ICacheInvalidate
0100eb08 g     F .text	0000005c __lo0bits
01008954 g     F .text	0000001a .hidden __aeabi_idivmod
0100066c g     F .text	000002fc acq_init
01006768 g     F .text	00000074 XScuGic_InterruptMaptoCpu
01007a60 g     F .text	00000018 Xil_L2CacheFlushLine
01003968 g     F .text	0000001c XAxiDma_LookupConfigBaseAddr
010081dc g     F .text	00000004 Xil_DataAbortHandler
01012124 g       *ABS*	00000000 _SDA2_BASE_
01008420 g     F .text	00000028 XTime_GetTime
0100d324 g     F .text	00000056 wcrtomb
01000af8 g     F .text	0000004c acq_free_all_alloc
01000e6c g     F .text	00000160 acq_start
01008204 g     F .text	00000020 Xil_GetExceptionRegisterHandler
01002430 g     F .text	00000018 d_xilinx_assert
0100f2e0 g     F .text	00000080 frexp
010053e4 g     F .text	000000ac XGpioPs_IntrEnable
01008cf8 g     F .text	00000160 .hidden __addsf3
010057b0 g     F .text	000000e8 XGpioPs_IntrGetEnabledPin
01018000 g       .mmu_tbl	00000000 __mmu_tbl_end
01012920 g     O .data	0000016c __global_locale
010056f4 g     F .text	000000bc XGpioPs_IntrGetEnabled
0100794c g     F .text	00000024 Xil_DCacheEnable
01002858 g     F .text	000004b0 hal_init
01018010 g       .ARM.attributes	00000000 __ARM.attributes_start
010074fc g     F .text	00000048 Xil_L1DCacheInvalidateRange
01009b60 g     F .text	00000010 free
0100e9a0 g     F .text	00000090 __multadd
0100e98c g     F .text	00000012 _Bfree
0100e848 g     F .text	00000010 _getenv_r



Disassembly of section .text:

01000000 <_vector_table>:

.globl _vector_table

.section .vectors
_vector_table:
	B	_boot
 1000000:	ea000049 	b	100012c <_boot>
	B	Undefined
 1000004:	ea000025 	b	10000a0 <Undefined>
	B	SVCHandler
 1000008:	ea00002b 	b	10000bc <SVCHandler>
	B	PrefetchAbortHandler
 100000c:	ea00003b 	b	1000100 <PrefetchAbortHandler>
	B	DataAbortHandler
 1000010:	ea000032 	b	10000e0 <DataAbortHandler>
	NOP	/* Placeholder for address exception vector*/
 1000014:	e320f000 	nop	{0}
	B	IRQHandler
 1000018:	ea000000 	b	1000020 <IRQHandler>
	B	FIQHandler
 100001c:	ea00000f 	b	1000060 <FIQHandler>

01000020 <IRQHandler>:


IRQHandler:					/* IRQ vector handler */

	stmdb	sp!,{r0-r3,r12,lr}		/* state save from compiled code*/
 1000020:	e92d500f 	push	{r0, r1, r2, r3, ip, lr}
#if FPU_HARD_FLOAT_ABI_ENABLED
	vpush {d0-d7}
 1000024:	ed2d0b10 	vpush	{d0-d7}
	vpush {d16-d31}
 1000028:	ed6d0b20 	vpush	{d16-d31}
	vmrs r1, FPSCR
 100002c:	eef11a10 	vmrs	r1, fpscr
	push {r1}
 1000030:	e52d1004 	push	{r1}		; (str r1, [sp, #-4]!)
	vmrs r1, FPEXC
 1000034:	eef81a10 	vmrs	r1, fpexc
	push {r1}
 1000038:	e52d1004 	push	{r1}		; (str r1, [sp, #-4]!)
	ldr	r2, =prof_pc
	subs	r3, lr, #0
	str	r3, [r2]
#endif

	bl	IRQInterrupt			/* IRQ vector */
 100003c:	eb0020a8 	bl	10082e4 <IRQInterrupt>

#if FPU_HARD_FLOAT_ABI_ENABLED
	pop 	{r1}
 1000040:	e49d1004 	pop	{r1}		; (ldr r1, [sp], #4)
	vmsr    FPEXC, r1
 1000044:	eee81a10 	vmsr	fpexc, r1
	pop 	{r1}
 1000048:	e49d1004 	pop	{r1}		; (ldr r1, [sp], #4)
	vmsr    FPSCR, r1
 100004c:	eee11a10 	vmsr	fpscr, r1
	vpop    {d16-d31}
 1000050:	ecfd0b20 	vpop	{d16-d31}
	vpop    {d0-d7}
 1000054:	ecbd0b10 	vpop	{d0-d7}
#endif
	ldmia	sp!,{r0-r3,r12,lr}		/* state restore from compiled code */
 1000058:	e8bd500f 	pop	{r0, r1, r2, r3, ip, lr}


	subs	pc, lr, #4			/* adjust return */
 100005c:	e25ef004 	subs	pc, lr, #4

01000060 <FIQHandler>:


FIQHandler:					/* FIQ vector handler */
	stmdb	sp!,{r0-r3,r12,lr}		/* state save from compiled code */
 1000060:	e92d500f 	push	{r0, r1, r2, r3, ip, lr}
#if FPU_HARD_FLOAT_ABI_ENABLED
	vpush {d0-d7}
 1000064:	ed2d0b10 	vpush	{d0-d7}
	vpush {d16-d31}
 1000068:	ed6d0b20 	vpush	{d16-d31}
	vmrs r1, FPSCR
 100006c:	eef11a10 	vmrs	r1, fpscr
	push {r1}
 1000070:	e52d1004 	push	{r1}		; (str r1, [sp, #-4]!)
	vmrs r1, FPEXC
 1000074:	eef81a10 	vmrs	r1, fpexc
	push {r1}
 1000078:	e52d1004 	push	{r1}		; (str r1, [sp, #-4]!)

0100007c <FIQLoop>:
#endif

FIQLoop:
	bl	FIQInterrupt			/* FIQ vector */
 100007c:	eb002093 	bl	10082d0 <FIQInterrupt>

#if FPU_HARD_FLOAT_ABI_ENABLED
	pop 	{r1}
 1000080:	e49d1004 	pop	{r1}		; (ldr r1, [sp], #4)
	vmsr    FPEXC, r1
 1000084:	eee81a10 	vmsr	fpexc, r1
	pop 	{r1}
 1000088:	e49d1004 	pop	{r1}		; (ldr r1, [sp], #4)
	vmsr    FPSCR, r1
 100008c:	eee11a10 	vmsr	fpscr, r1
	vpop    {d16-d31}
 1000090:	ecfd0b20 	vpop	{d16-d31}
	vpop    {d0-d7}
 1000094:	ecbd0b10 	vpop	{d0-d7}
#endif
	ldmia	sp!,{r0-r3,r12,lr}		/* state restore from compiled code */
 1000098:	e8bd500f 	pop	{r0, r1, r2, r3, ip, lr}
	subs	pc, lr, #4			/* adjust return */
 100009c:	e25ef004 	subs	pc, lr, #4

010000a0 <Undefined>:


Undefined:					/* Undefined handler */
	stmdb	sp!,{r0-r3,r12,lr}		/* state save from compiled code */
 10000a0:	e92d500f 	push	{r0, r1, r2, r3, ip, lr}
	ldr     r0, =UndefinedExceptionAddr
 10000a4:	e59f0074 	ldr	r0, [pc, #116]	; 1000120 <PrefetchAbortHandler+0x20>
	sub     r1, lr, #4
 10000a8:	e24e1004 	sub	r1, lr, #4
	str     r1, [r0]            		/* Store address of instruction causing undefined exception */
 10000ac:	e5801000 	str	r1, [r0]

	bl	UndefinedException		/* UndefinedException: call C function here */
 10000b0:	eb002090 	bl	10082f8 <UndefinedException>
	ldmia	sp!,{r0-r3,r12,lr}		/* state restore from compiled code */
 10000b4:	e8bd500f 	pop	{r0, r1, r2, r3, ip, lr}
	movs	pc, lr
 10000b8:	e1b0f00e 	movs	pc, lr

010000bc <SVCHandler>:

SVCHandler:					/* SWI handler */
	stmdb	sp!,{r0-r3,r12,lr}		/* state save from compiled code */
 10000bc:	e92d500f 	push	{r0, r1, r2, r3, ip, lr}

	tst	r0, #0x20			/* check the T bit */
 10000c0:	e3100020 	tst	r0, #32
	ldrneh	r0, [lr,#-2]			/* Thumb mode */
 10000c4:	115e00b2 	ldrhne	r0, [lr, #-2]
	bicne	r0, r0, #0xff00			/* Thumb mode */
 10000c8:	13c00cff 	bicne	r0, r0, #65280	; 0xff00
	ldreq	r0, [lr,#-4]			/* ARM mode */
 10000cc:	051e0004 	ldreq	r0, [lr, #-4]
	biceq	r0, r0, #0xff000000		/* ARM mode */
 10000d0:	03c004ff 	biceq	r0, r0, #-16777216	; 0xff000000

	bl	SWInterrupt			/* SWInterrupt: call C function here */
 10000d4:	eb00208c 	bl	100830c <SWInterrupt>

	ldmia	sp!,{r0-r3,r12,lr}		/* state restore from compiled code */
 10000d8:	e8bd500f 	pop	{r0, r1, r2, r3, ip, lr}

	movs	pc, lr		/*return to the next instruction after the SWI instruction */
 10000dc:	e1b0f00e 	movs	pc, lr

010000e0 <DataAbortHandler>:


DataAbortHandler:				/* Data Abort handler */
#ifdef CONFIG_ARM_ERRATA_775420
	dsb
 10000e0:	f57ff04f 	dsb	sy
#endif
	stmdb	sp!,{r0-r3,r12,lr}		/* state save from compiled code */
 10000e4:	e92d500f 	push	{r0, r1, r2, r3, ip, lr}
	ldr     r0, =DataAbortAddr
 10000e8:	e59f0034 	ldr	r0, [pc, #52]	; 1000124 <PrefetchAbortHandler+0x24>
	sub     r1, lr, #8
 10000ec:	e24e1008 	sub	r1, lr, #8
	str     r1, [r0]            		/* Stores instruction causing data abort */
 10000f0:	e5801000 	str	r1, [r0]

	bl	DataAbortInterrupt		/*DataAbortInterrupt :call C function here */
 10000f4:	eb002089 	bl	1008320 <DataAbortInterrupt>

	ldmia	sp!,{r0-r3,r12,lr}		/* state restore from compiled code */
 10000f8:	e8bd500f 	pop	{r0, r1, r2, r3, ip, lr}

	subs	pc, lr, #8			/* points to the instruction that caused the Data Abort exception */
 10000fc:	e25ef008 	subs	pc, lr, #8

01000100 <PrefetchAbortHandler>:

PrefetchAbortHandler:				/* Prefetch Abort handler */
#ifdef CONFIG_ARM_ERRATA_775420
	dsb
 1000100:	f57ff04f 	dsb	sy
#endif
	stmdb	sp!,{r0-r3,r12,lr}		/* state save from compiled code */
 1000104:	e92d500f 	push	{r0, r1, r2, r3, ip, lr}
	ldr     r0, =PrefetchAbortAddr
 1000108:	e59f0018 	ldr	r0, [pc, #24]	; 1000128 <PrefetchAbortHandler+0x28>
	sub     r1, lr, #4
 100010c:	e24e1004 	sub	r1, lr, #4
	str     r1, [r0]            		/* Stores instruction causing prefetch abort */
 1000110:	e5801000 	str	r1, [r0]

	bl	PrefetchAbortInterrupt		/* PrefetchAbortInterrupt: call C function here */
 1000114:	eb002086 	bl	1008334 <PrefetchAbortInterrupt>

	ldmia	sp!,{r0-r3,r12,lr}		/* state restore from compiled code */
 1000118:	e8bd500f 	pop	{r0, r1, r2, r3, ip, lr}

	subs	pc, lr, #4			/* points to the instruction that caused the Prefetch Abort exception */
 100011c:	e25ef004 	subs	pc, lr, #4
	ldr     r0, =UndefinedExceptionAddr
 1000120:	01019c7c 	.word	0x01019c7c
	ldr     r0, =DataAbortAddr
 1000124:	01019c84 	.word	0x01019c84
	ldr     r0, =PrefetchAbortAddr
 1000128:	01019c80 	.word	0x01019c80

0100012c <_boot>:
_prestart:
_boot:

#if XPAR_CPU_ID==0
        /* only allow cpu0 through */
	mrc	p15,0,r1,c0,c0,5
 100012c:	ee101fb0 	mrc	15, 0, r1, cr0, cr0, {5}
	and	r1, r1, #0xf
 1000130:	e201100f 	and	r1, r1, #15
        cmp	r1, #0
 1000134:	e3510000 	cmp	r1, #0
	beq	CheckEFUSE
 1000138:	0a000001 	beq	1000144 <CheckEFUSE>

0100013c <EndlessLoop0>:
	EndlessLoop0:
		wfe
 100013c:	e320f002 	wfe
	b	EndlessLoop0
 1000140:	eafffffd 	b	100013c <EndlessLoop0>

01000144 <CheckEFUSE>:

CheckEFUSE:
        ldr r0,=EFUSEStaus
 1000144:	e59f030c 	ldr	r0, [pc, #780]	; 1000458 <finished+0x14>
        ldr r1,[r0]                             /* Read eFuse setting */
 1000148:	e5901000 	ldr	r1, [r0]
        ands r1,r1,#0x80                        /* Check whether device is having single core */
 100014c:	e2111080 	ands	r1, r1, #128	; 0x80
	beq OKToRun
 1000150:	0a000009 	beq	100017c <OKToRun>

 /* single core device, reset cpu1 */
        ldr     r0,=SLCRUnlockReg               /* Load SLCR base address base + unlock register */
 1000154:	e59f0300 	ldr	r0, [pc, #768]	; 100045c <finished+0x18>
        ldr     r1,=SLCRUnlockKey               /* set unlock key */
 1000158:	e59f1300 	ldr	r1, [pc, #768]	; 1000460 <finished+0x1c>
        str     r1, [r0]                        /* Unlock SLCR */
 100015c:	e5801000 	str	r1, [r0]

	ldr r0,=SLCRCPURSTReg
 1000160:	e59f02fc 	ldr	r0, [pc, #764]	; 1000464 <finished+0x20>
	ldr r1,[r0]                             /* Read CPU Software Reset Control register */
 1000164:	e5901000 	ldr	r1, [r0]
	orr r1,r1,#0x22
 1000168:	e3811022 	orr	r1, r1, #34	; 0x22
        str r1,[r0]                             /* Reset CPU1 */
 100016c:	e5801000 	str	r1, [r0]

        ldr	r0,=SLCRlockReg         	/* Load SLCR base address base + lock register */
 1000170:	e59f02f0 	ldr	r0, [pc, #752]	; 1000468 <finished+0x24>
	ldr	r1,=SLCRlockKey	        	/* set lock key */
 1000174:	e59f12f0 	ldr	r1, [pc, #752]	; 100046c <finished+0x28>
	str	r1, [r0]	        	/* lock SLCR */
 1000178:	e5801000 	str	r1, [r0]

0100017c <OKToRun>:
	        wfe
	b	EndlessLoop1
#endif

OKToRun:
	mrc     p15, 0, r0, c0, c0, 0		/* Get the revision */
 100017c:	ee100f10 	mrc	15, 0, r0, cr0, cr0, {0}
	and     r5, r0, #0x00f00000
 1000180:	e200560f 	and	r5, r0, #15728640	; 0xf00000
	and     r6, r0, #0x0000000f
 1000184:	e200600f 	and	r6, r0, #15
	orr     r6, r6, r5, lsr #20-4
 1000188:	e1866825 	orr	r6, r6, r5, lsr #16

#ifdef CONFIG_ARM_ERRATA_742230
        cmp     r6, #0x22                       /* only present up to r2p2 */
 100018c:	e3560022 	cmp	r6, #34	; 0x22
        mrcle   p15, 0, r10, c15, c0, 1         /* read diagnostic register */
 1000190:	de1faf30 	mrcle	15, 0, sl, cr15, cr0, {1}
        orrle   r10, r10, #1 << 4               /* set bit #4 */
 1000194:	d38aa010 	orrle	sl, sl, #16
        mcrle   p15, 0, r10, c15, c0, 1         /* write diagnostic register */
 1000198:	de0faf30 	mcrle	15, 0, sl, cr15, cr0, {1}
#endif

#ifdef CONFIG_ARM_ERRATA_743622
	teq     r5, #0x00200000                 /* only present in r2p* */
 100019c:	e3350602 	teq	r5, #2097152	; 0x200000
	mrceq   p15, 0, r10, c15, c0, 1         /* read diagnostic register */
 10001a0:	0e1faf30 	mrceq	15, 0, sl, cr15, cr0, {1}
	orreq   r10, r10, #1 << 6               /* set bit #6 */
 10001a4:	038aa040 	orreq	sl, sl, #64	; 0x40
	mcreq   p15, 0, r10, c15, c0, 1         /* write diagnostic register */
 10001a8:	0e0faf30 	mcreq	15, 0, sl, cr15, cr0, {1}
#endif

	/* set VBAR to the _vector_table address in linker script */
	ldr	r0, =vector_base
 10001ac:	e59f02bc 	ldr	r0, [pc, #700]	; 1000470 <finished+0x2c>
	mcr	p15, 0, r0, c12, c0, 0
 10001b0:	ee0c0f10 	mcr	15, 0, r0, cr12, cr0, {0}

	/*invalidate scu*/
	ldr	r7, =0xf8f0000c
 10001b4:	e59f72b8 	ldr	r7, [pc, #696]	; 1000474 <finished+0x30>
	ldr	r6, =0xffff
 10001b8:	e59f62b8 	ldr	r6, [pc, #696]	; 1000478 <finished+0x34>
	str	r6, [r7]
 10001bc:	e5876000 	str	r6, [r7]

	/* Invalidate caches and TLBs */
	mov	r0,#0				/* r0 = 0  */
 10001c0:	e3a00000 	mov	r0, #0
	mcr	p15, 0, r0, c8, c7, 0		/* invalidate TLBs */
 10001c4:	ee080f17 	mcr	15, 0, r0, cr8, cr7, {0}
	mcr	p15, 0, r0, c7, c5, 0		/* invalidate icache */
 10001c8:	ee070f15 	mcr	15, 0, r0, cr7, cr5, {0}
	mcr	p15, 0, r0, c7, c5, 6		/* Invalidate branch predictor array */
 10001cc:	ee070fd5 	mcr	15, 0, r0, cr7, cr5, {6}
	bl	invalidate_dcache		/* invalidate dcache */
 10001d0:	eb00007c 	bl	10003c8 <invalidate_dcache>

	/* Disable MMU, if enabled */
	mrc	p15, 0, r0, c1, c0, 0		/* read CP15 register 1 */
 10001d4:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
	bic	r0, r0, #0x1			/* clear bit 0 */
 10001d8:	e3c00001 	bic	r0, r0, #1
	mcr	p15, 0, r0, c1, c0, 0		/* write value back */
 10001dc:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
	add	r2, r2, #0x100000		/* next section */
	subs	r3, r3, #1
	bge	shareable_loop			/* loop till 1G is covered */
#endif

	mrs	r0, cpsr			/* get the current PSR */
 10001e0:	e10f0000 	mrs	r0, CPSR
	mvn	r1, #0x1f			/* set up the irq stack pointer */
 10001e4:	e3e0101f 	mvn	r1, #31
	and	r2, r1, r0
 10001e8:	e0012000 	and	r2, r1, r0
	orr	r2, r2, #0x12			/* IRQ mode */
 10001ec:	e3822012 	orr	r2, r2, #18
	msr	cpsr, r2
 10001f0:	e129f002 	msr	CPSR_fc, r2
	ldr	r13,=IRQ_stack			/* IRQ stack pointer */
 10001f4:	e59fd280 	ldr	sp, [pc, #640]	; 100047c <finished+0x38>
	bic r2, r2, #(0x1 << 9)    		 /* Set EE bit to little-endian */
 10001f8:	e3c22c02 	bic	r2, r2, #512	; 0x200
	msr spsr_fsxc,r2
 10001fc:	e16ff002 	msr	SPSR_fsxc, r2

	mrs	r0, cpsr			/* get the current PSR */
 1000200:	e10f0000 	mrs	r0, CPSR
	mvn	r1, #0x1f			/* set up the supervisor stack pointer */
 1000204:	e3e0101f 	mvn	r1, #31
	and	r2, r1, r0
 1000208:	e0012000 	and	r2, r1, r0
	orr	r2, r2, #0x13			/* supervisor mode */
 100020c:	e3822013 	orr	r2, r2, #19
	msr	cpsr, r2
 1000210:	e129f002 	msr	CPSR_fc, r2
	ldr	r13,=SPV_stack			/* Supervisor stack pointer */
 1000214:	e59fd264 	ldr	sp, [pc, #612]	; 1000480 <finished+0x3c>
	bic r2, r2, #(0x1 << 9)     		/* Set EE bit to little-endian */
 1000218:	e3c22c02 	bic	r2, r2, #512	; 0x200
	msr spsr_fsxc,r2
 100021c:	e16ff002 	msr	SPSR_fsxc, r2

	mrs	r0, cpsr			/* get the current PSR */
 1000220:	e10f0000 	mrs	r0, CPSR
	mvn	r1, #0x1f			/* set up the Abort  stack pointer */
 1000224:	e3e0101f 	mvn	r1, #31
	and	r2, r1, r0
 1000228:	e0012000 	and	r2, r1, r0
	orr	r2, r2, #0x17			/* Abort mode */
 100022c:	e3822017 	orr	r2, r2, #23
	msr	cpsr, r2
 1000230:	e129f002 	msr	CPSR_fc, r2
	ldr	r13,=Abort_stack		/* Abort stack pointer */
 1000234:	e59fd248 	ldr	sp, [pc, #584]	; 1000484 <finished+0x40>
	bic r2, r2, #(0x1 << 9)     		/* Set EE bit to little-endian */
 1000238:	e3c22c02 	bic	r2, r2, #512	; 0x200
	msr spsr_fsxc,r2
 100023c:	e16ff002 	msr	SPSR_fsxc, r2

	mrs	r0, cpsr			/* get the current PSR */
 1000240:	e10f0000 	mrs	r0, CPSR
	mvn	r1, #0x1f			/* set up the FIQ stack pointer */
 1000244:	e3e0101f 	mvn	r1, #31
	and	r2, r1, r0
 1000248:	e0012000 	and	r2, r1, r0
	orr	r2, r2, #0x11			/* FIQ mode */
 100024c:	e3822011 	orr	r2, r2, #17
	msr	cpsr, r2
 1000250:	e129f002 	msr	CPSR_fc, r2
	ldr	r13,=FIQ_stack			/* FIQ stack pointer */
 1000254:	e59fd22c 	ldr	sp, [pc, #556]	; 1000488 <finished+0x44>
	bic r2, r2, #(0x1 << 9)    		/* Set EE bit to little-endian */
 1000258:	e3c22c02 	bic	r2, r2, #512	; 0x200
	msr spsr_fsxc,r2
 100025c:	e16ff002 	msr	SPSR_fsxc, r2

	mrs	r0, cpsr			/* get the current PSR */
 1000260:	e10f0000 	mrs	r0, CPSR
	mvn	r1, #0x1f			/* set up the Undefine stack pointer */
 1000264:	e3e0101f 	mvn	r1, #31
	and	r2, r1, r0
 1000268:	e0012000 	and	r2, r1, r0
	orr	r2, r2, #0x1b			/* Undefine mode */
 100026c:	e382201b 	orr	r2, r2, #27
	msr	cpsr, r2
 1000270:	e129f002 	msr	CPSR_fc, r2
	ldr	r13,=Undef_stack		/* Undefine stack pointer */
 1000274:	e59fd210 	ldr	sp, [pc, #528]	; 100048c <finished+0x48>
	bic r2, r2, #(0x1 << 9)     		/* Set EE bit to little-endian */
 1000278:	e3c22c02 	bic	r2, r2, #512	; 0x200
	msr spsr_fsxc,r2
 100027c:	e16ff002 	msr	SPSR_fsxc, r2

	mrs	r0, cpsr			/* get the current PSR */
 1000280:	e10f0000 	mrs	r0, CPSR
	mvn	r1, #0x1f			/* set up the system stack pointer */
 1000284:	e3e0101f 	mvn	r1, #31
	and	r2, r1, r0
 1000288:	e0012000 	and	r2, r1, r0
	orr	r2, r2, #0x1F			/* SYS mode */
 100028c:	e382201f 	orr	r2, r2, #31
	msr	cpsr, r2
 1000290:	e129f002 	msr	CPSR_fc, r2
	ldr	r13,=SYS_stack			/* SYS stack pointer */
 1000294:	e59fd1f4 	ldr	sp, [pc, #500]	; 1000490 <finished+0x4c>

	/*set scu enable bit in scu*/
	ldr	r7, =0xf8f00000
 1000298:	e59f71f4 	ldr	r7, [pc, #500]	; 1000494 <finished+0x50>
	ldr	r0, [r7]
 100029c:	e5970000 	ldr	r0, [r7]
	orr	r0, r0, #0x1
 10002a0:	e3800001 	orr	r0, r0, #1
	str	r0, [r7]
 10002a4:	e5870000 	str	r0, [r7]

	/* enable MMU and cache */

	ldr	r0,=TblBase			/* Load MMU translation table base */
 10002a8:	e59f01e8 	ldr	r0, [pc, #488]	; 1000498 <finished+0x54>
	orr	r0, r0, #0x5B			/* Outer-cacheable, WB */
 10002ac:	e380005b 	orr	r0, r0, #91	; 0x5b
	mcr	15, 0, r0, c2, c0, 0		/* TTB0 */
 10002b0:	ee020f10 	mcr	15, 0, r0, cr2, cr0, {0}

	mvn	r0,#0				/* Load MMU domains -- all ones=manager */
 10002b4:	e3e00000 	mvn	r0, #0
	mcr	p15,0,r0,c3,c0,0
 10002b8:	ee030f10 	mcr	15, 0, r0, cr3, cr0, {0}

	/* Enable mmu, icahce and dcache */
	ldr	r0,=CRValMmuCac
 10002bc:	e59f01d8 	ldr	r0, [pc, #472]	; 100049c <finished+0x58>
	mcr	p15,0,r0,c1,c0,0		/* Enable cache and MMU */
 10002c0:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
	dsb					/* dsb	allow the MMU to start up */
 10002c4:	f57ff04f 	dsb	sy
	isb					/* isb	flush prefetch buffer */
 10002c8:	f57ff06f 	isb	sy

	/* Write to ACTLR */
	mrc	p15, 0, r0, c1, c0, 1		/* Read ACTLR*/
 10002cc:	ee110f30 	mrc	15, 0, r0, cr1, cr0, {1}
	orr	r0, r0, #(0x01 << 6)		/* set SMP bit */
 10002d0:	e3800040 	orr	r0, r0, #64	; 0x40
	orr	r0, r0, #(0x01 )		/* Cache/TLB maintenance broadcast */
 10002d4:	e3800001 	orr	r0, r0, #1
	mcr	p15, 0, r0, c1, c0, 1		/* Write ACTLR*/
 10002d8:	ee010f30 	mcr	15, 0, r0, cr1, cr0, {1}

/* Invalidate L2 Cache and enable L2 Cache*/
/* For AMP, assume running on CPU1. Don't initialize L2 Cache (up to Linux) */
#if USE_AMP!=1
	ldr	r0,=L2CCCrtl			/* Load L2CC base address base + control register */
 10002dc:	e59f01bc 	ldr	r0, [pc, #444]	; 10004a0 <finished+0x5c>
	mov	r1, #0				/* force the disable bit */
 10002e0:	e3a01000 	mov	r1, #0
	str	r1, [r0]			/* disable the L2 Caches */
 10002e4:	e5801000 	str	r1, [r0]

	ldr	r0,=L2CCAuxCrtl			/* Load L2CC base address base + Aux control register */
 10002e8:	e59f01b4 	ldr	r0, [pc, #436]	; 10004a4 <finished+0x60>
	ldr	r1,[r0]				/* read the register */
 10002ec:	e5901000 	ldr	r1, [r0]
	ldr	r2,=L2CCAuxControl		/* set the default bits */
 10002f0:	e59f21b0 	ldr	r2, [pc, #432]	; 10004a8 <finished+0x64>
	orr	r1,r1,r2
 10002f4:	e1811002 	orr	r1, r1, r2
	str	r1, [r0]			/* store the Aux Control Register */
 10002f8:	e5801000 	str	r1, [r0]

	ldr	r0,=L2CCTAGLatReg		/* Load L2CC base address base + TAG Latency address */
 10002fc:	e59f01a8 	ldr	r0, [pc, #424]	; 10004ac <finished+0x68>
	ldr	r1,=L2CCTAGLatency		/* set the latencies for the TAG*/
 1000300:	e59f11a8 	ldr	r1, [pc, #424]	; 10004b0 <finished+0x6c>
	str	r1, [r0]			/* store the TAG Latency register Register */
 1000304:	e5801000 	str	r1, [r0]

	ldr	r0,=L2CCDataLatReg		/* Load L2CC base address base + Data Latency address */
 1000308:	e59f01a4 	ldr	r0, [pc, #420]	; 10004b4 <finished+0x70>
	ldr	r1,=L2CCDataLatency		/* set the latencies for the Data*/
 100030c:	e59f11a4 	ldr	r1, [pc, #420]	; 10004b8 <finished+0x74>
	str	r1, [r0]			/* store the Data Latency register Register */
 1000310:	e5801000 	str	r1, [r0]

	ldr	r0,=L2CCWay			/* Load L2CC base address base + way register*/
 1000314:	e59f01a0 	ldr	r0, [pc, #416]	; 10004bc <finished+0x78>
	ldr	r2, =0xFFFF
 1000318:	e59f2158 	ldr	r2, [pc, #344]	; 1000478 <finished+0x34>
	str	r2, [r0]			/* force invalidate */
 100031c:	e5802000 	str	r2, [r0]

	ldr	r0,=L2CCSync			/* need to poll 0x730, PSS_L2CC_CACHE_SYNC_OFFSET */
 1000320:	e59f0198 	ldr	r0, [pc, #408]	; 10004c0 <finished+0x7c>

01000324 <Sync>:
						/* Load L2CC base address base + sync register*/
	/* poll for completion */
Sync:	ldr	r1, [r0]
 1000324:	e5901000 	ldr	r1, [r0]
	cmp	r1, #0
 1000328:	e3510000 	cmp	r1, #0
	bne	Sync
 100032c:	1afffffc 	bne	1000324 <Sync>

	ldr	r0,=L2CCIntRaw			/* clear pending interrupts */
 1000330:	e59f018c 	ldr	r0, [pc, #396]	; 10004c4 <finished+0x80>
	ldr	r1,[r0]
 1000334:	e5901000 	ldr	r1, [r0]
	ldr	r0,=L2CCIntClear
 1000338:	e59f0188 	ldr	r0, [pc, #392]	; 10004c8 <finished+0x84>
	str	r1,[r0]
 100033c:	e5801000 	str	r1, [r0]

	ldr	r0,=SLCRUnlockReg		/* Load SLCR base address base + unlock register */
 1000340:	e59f0114 	ldr	r0, [pc, #276]	; 100045c <finished+0x18>
	ldr	r1,=SLCRUnlockKey	    	/* set unlock key */
 1000344:	e59f1114 	ldr	r1, [pc, #276]	; 1000460 <finished+0x1c>
	str	r1, [r0]		    	/* Unlock SLCR */
 1000348:	e5801000 	str	r1, [r0]

	ldr	r0,=SLCRL2cRamReg		/* Load SLCR base address base + l2c Ram Control register */
 100034c:	e59f0178 	ldr	r0, [pc, #376]	; 10004cc <finished+0x88>
	ldr	r1,=SLCRL2cRamConfig        	/* set the configuration value */
 1000350:	e59f1178 	ldr	r1, [pc, #376]	; 10004d0 <finished+0x8c>
	str	r1, [r0]	        	/* store the L2c Ram Control Register */
 1000354:	e5801000 	str	r1, [r0]

	ldr	r0,=SLCRlockReg         	/* Load SLCR base address base + lock register */
 1000358:	e59f0108 	ldr	r0, [pc, #264]	; 1000468 <finished+0x24>
	ldr	r1,=SLCRlockKey	        	/* set lock key */
 100035c:	e59f1108 	ldr	r1, [pc, #264]	; 100046c <finished+0x28>
	str	r1, [r0]	        	/* lock SLCR */
 1000360:	e5801000 	str	r1, [r0]

	ldr	r0,=L2CCCrtl			/* Load L2CC base address base + control register */
 1000364:	e59f0134 	ldr	r0, [pc, #308]	; 10004a0 <finished+0x5c>
	ldr	r1,[r0]				/* read the register */
 1000368:	e5901000 	ldr	r1, [r0]
	mov	r2, #L2CCControl		/* set the enable bit */
 100036c:	e3a02001 	mov	r2, #1
	orr	r1,r1,r2
 1000370:	e1811002 	orr	r1, r1, r2
	str	r1, [r0]			/* enable the L2 Caches */
 1000374:	e5801000 	str	r1, [r0]
#endif

	mov	r0, r0
 1000378:	e1a00000 	nop			; (mov r0, r0)
	mrc	p15, 0, r1, c1, c0, 2		/* read cp access control register (CACR) into r1 */
 100037c:	ee111f50 	mrc	15, 0, r1, cr1, cr0, {2}
	orr	r1, r1, #(0xf << 20)		/* enable full access for p10 & p11 */
 1000380:	e381160f 	orr	r1, r1, #15728640	; 0xf00000
	mcr	p15, 0, r1, c1, c0, 2		/* write back into CACR */
 1000384:	ee011f50 	mcr	15, 0, r1, cr1, cr0, {2}

	/* enable vfp */
	fmrx	r1, FPEXC			/* read the exception register */
 1000388:	eef81a10 	vmrs	r1, fpexc
	orr	r1,r1, #FPEXC_EN		/* set VFP enable bit, leave the others in orig state */
 100038c:	e3811101 	orr	r1, r1, #1073741824	; 0x40000000
	fmxr	FPEXC, r1			/* write back the exception register */
 1000390:	eee81a10 	vmsr	fpexc, r1

	mrc	p15,0,r0,c1,c0,0		/* flow prediction enable */
 1000394:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
	orr	r0, r0, #(0x01 << 11)		/* #0x8000 */
 1000398:	e3800b02 	orr	r0, r0, #2048	; 0x800
	mcr	p15,0,r0,c1,c0,0
 100039c:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}

	mrc	p15,0,r0,c1,c0,1		/* read Auxiliary Control Register */
 10003a0:	ee110f30 	mrc	15, 0, r0, cr1, cr0, {1}
	orr	r0, r0, #(0x1 << 2)		/* enable Dside prefetch */
 10003a4:	e3800004 	orr	r0, r0, #4
	orr	r0, r0, #(0x1 << 1)		/* enable L2 Prefetch hint */
 10003a8:	e3800002 	orr	r0, r0, #2
	mcr	p15,0,r0,c1,c0,1		/* write Auxiliary Control Register */
 10003ac:	ee010f30 	mcr	15, 0, r0, cr1, cr0, {1}

	mrs	r0, cpsr			/* get the current PSR */
 10003b0:	e10f0000 	mrs	r0, CPSR
	bic	r0, r0, #0x100			/* enable asynchronous abort exception */
 10003b4:	e3c00c01 	bic	r0, r0, #256	; 0x100
	msr	cpsr_xsf, r0
 10003b8:	e12ef000 	msr	CPSR_fsx, r0


	b	_start				/* jump to C startup code */
 10003bc:	ea001fe6 	b	100835c <_start>
	and	r0, r0, r0			/* no op */
 10003c0:	e0000000 	and	r0, r0, r0

.Ldone:	b	.Ldone				/* Paranoia: we should never get here */
 10003c4:	eafffffe 	b	10003c4 <Sync+0xa0>

010003c8 <invalidate_dcache>:
 * the whole D-cache. Need to invalidate each line.
 *
 *************************************************************************
 */
invalidate_dcache:
	mrc	p15, 1, r0, c0, c0, 1		/* read CLIDR */
 10003c8:	ee300f30 	mrc	15, 1, r0, cr0, cr0, {1}
	ands	r3, r0, #0x7000000
 10003cc:	e2103407 	ands	r3, r0, #117440512	; 0x7000000
	mov	r3, r3, lsr #23			/* cache level value (naturally aligned) */
 10003d0:	e1a03ba3 	lsr	r3, r3, #23
	beq	finished
 10003d4:	0a00001a 	beq	1000444 <finished>
	mov	r10, #0				/* start with level 0 */
 10003d8:	e3a0a000 	mov	sl, #0

010003dc <loop1>:
loop1:
	add	r2, r10, r10, lsr #1		/* work out 3xcachelevel */
 10003dc:	e08a20aa 	add	r2, sl, sl, lsr #1
	mov	r1, r0, lsr r2			/* bottom 3 bits are the Cache type for this level */
 10003e0:	e1a01230 	lsr	r1, r0, r2
	and	r1, r1, #7			/* get those 3 bits alone */
 10003e4:	e2011007 	and	r1, r1, #7
	cmp	r1, #2
 10003e8:	e3510002 	cmp	r1, #2
	blt	skip				/* no cache or only instruction cache at this level */
 10003ec:	ba000011 	blt	1000438 <skip>
	mcr	p15, 2, r10, c0, c0, 0		/* write the Cache Size selection register */
 10003f0:	ee40af10 	mcr	15, 2, sl, cr0, cr0, {0}
	isb					/* isb to sync the change to the CacheSizeID reg */
 10003f4:	f57ff06f 	isb	sy
	mrc	p15, 1, r1, c0, c0, 0		/* reads current Cache Size ID register */
 10003f8:	ee301f10 	mrc	15, 1, r1, cr0, cr0, {0}
	and	r2, r1, #7			/* extract the line length field */
 10003fc:	e2012007 	and	r2, r1, #7
	add	r2, r2, #4			/* add 4 for the line length offset (log2 16 bytes) */
 1000400:	e2822004 	add	r2, r2, #4
	ldr	r4, =0x3ff
 1000404:	e59f40c8 	ldr	r4, [pc, #200]	; 10004d4 <finished+0x90>
	ands	r4, r4, r1, lsr #3		/* r4 is the max number on the way size (right aligned) */
 1000408:	e01441a1 	ands	r4, r4, r1, lsr #3
	clz	r5, r4				/* r5 is the bit position of the way size increment */
 100040c:	e16f5f14 	clz	r5, r4
	ldr	r7, =0x7fff
 1000410:	e59f70c0 	ldr	r7, [pc, #192]	; 10004d8 <finished+0x94>
	ands	r7, r7, r1, lsr #13		/* r7 is the max number of the index size (right aligned) */
 1000414:	e01776a1 	ands	r7, r7, r1, lsr #13

01000418 <loop2>:
loop2:
	mov	r9, r4				/* r9 working copy of the max way size (right aligned) */
 1000418:	e1a09004 	mov	r9, r4

0100041c <loop3>:
loop3:
	orr	r11, r10, r9, lsl r5		/* factor in the way number and cache number into r11 */
 100041c:	e18ab519 	orr	fp, sl, r9, lsl r5
	orr	r11, r11, r7, lsl r2		/* factor in the index number */
 1000420:	e18bb217 	orr	fp, fp, r7, lsl r2
	mcr	p15, 0, r11, c7, c6, 2		/* invalidate by set/way */
 1000424:	ee07bf56 	mcr	15, 0, fp, cr7, cr6, {2}
	subs	r9, r9, #1			/* decrement the way number */
 1000428:	e2599001 	subs	r9, r9, #1
	bge	loop3
 100042c:	aafffffa 	bge	100041c <loop3>
	subs	r7, r7, #1			/* decrement the index */
 1000430:	e2577001 	subs	r7, r7, #1
	bge	loop2
 1000434:	aafffff7 	bge	1000418 <loop2>

01000438 <skip>:
skip:
	add	r10, r10, #2			/* increment the cache number */
 1000438:	e28aa002 	add	sl, sl, #2
	cmp	r3, r10
 100043c:	e153000a 	cmp	r3, sl
	bgt	loop1
 1000440:	caffffe5 	bgt	10003dc <loop1>

01000444 <finished>:

finished:
	mov	r10, #0				/* switch back to cache level 0 */
 1000444:	e3a0a000 	mov	sl, #0
	mcr	p15, 2, r10, c0, c0, 0		/* select current cache level in cssr */
 1000448:	ee40af10 	mcr	15, 2, sl, cr0, cr0, {0}
	dsb
 100044c:	f57ff04f 	dsb	sy
	isb
 1000450:	f57ff06f 	isb	sy

	bx	lr
 1000454:	e12fff1e 	bx	lr
        ldr r0,=EFUSEStaus
 1000458:	f800d010 	.word	0xf800d010
        ldr     r0,=SLCRUnlockReg               /* Load SLCR base address base + unlock register */
 100045c:	f8000008 	.word	0xf8000008
        ldr     r1,=SLCRUnlockKey               /* set unlock key */
 1000460:	0000df0d 	.word	0x0000df0d
	ldr r0,=SLCRCPURSTReg
 1000464:	f8000244 	.word	0xf8000244
        ldr	r0,=SLCRlockReg         	/* Load SLCR base address base + lock register */
 1000468:	f8000004 	.word	0xf8000004
	ldr	r1,=SLCRlockKey	        	/* set lock key */
 100046c:	0000767b 	.word	0x0000767b
	ldr	r0, =vector_base
 1000470:	01000000 	.word	0x01000000
	ldr	r7, =0xf8f0000c
 1000474:	f8f0000c 	.word	0xf8f0000c
	ldr	r6, =0xffff
 1000478:	0000ffff 	.word	0x0000ffff
	ldr	r13,=IRQ_stack			/* IRQ stack pointer */
 100047c:	00010400 	.word	0x00010400
	ldr	r13,=SPV_stack			/* Supervisor stack pointer */
 1000480:	00010c00 	.word	0x00010c00
	ldr	r13,=Abort_stack		/* Abort stack pointer */
 1000484:	00011000 	.word	0x00011000
	ldr	r13,=FIQ_stack			/* FIQ stack pointer */
 1000488:	00011400 	.word	0x00011400
	ldr	r13,=Undef_stack		/* Undefine stack pointer */
 100048c:	00011800 	.word	0x00011800
	ldr	r13,=SYS_stack			/* SYS stack pointer */
 1000490:	00010000 	.word	0x00010000
	ldr	r7, =0xf8f00000
 1000494:	f8f00000 	.word	0xf8f00000
	ldr	r0,=TblBase			/* Load MMU translation table base */
 1000498:	01014000 	.word	0x01014000
	ldr	r0,=CRValMmuCac
 100049c:	00001005 	.word	0x00001005
	ldr	r0,=L2CCCrtl			/* Load L2CC base address base + control register */
 10004a0:	f8f02100 	.word	0xf8f02100
	ldr	r0,=L2CCAuxCrtl			/* Load L2CC base address base + Aux control register */
 10004a4:	f8f02104 	.word	0xf8f02104
	ldr	r2,=L2CCAuxControl		/* set the default bits */
 10004a8:	72360000 	.word	0x72360000
	ldr	r0,=L2CCTAGLatReg		/* Load L2CC base address base + TAG Latency address */
 10004ac:	f8f02108 	.word	0xf8f02108
	ldr	r1,=L2CCTAGLatency		/* set the latencies for the TAG*/
 10004b0:	00000111 	.word	0x00000111
	ldr	r0,=L2CCDataLatReg		/* Load L2CC base address base + Data Latency address */
 10004b4:	f8f0210c 	.word	0xf8f0210c
	ldr	r1,=L2CCDataLatency		/* set the latencies for the Data*/
 10004b8:	00000121 	.word	0x00000121
	ldr	r0,=L2CCWay			/* Load L2CC base address base + way register*/
 10004bc:	f8f0277c 	.word	0xf8f0277c
	ldr	r0,=L2CCSync			/* need to poll 0x730, PSS_L2CC_CACHE_SYNC_OFFSET */
 10004c0:	f8f02730 	.word	0xf8f02730
	ldr	r0,=L2CCIntRaw			/* clear pending interrupts */
 10004c4:	f8f0221c 	.word	0xf8f0221c
	ldr	r0,=L2CCIntClear
 10004c8:	f8f02220 	.word	0xf8f02220
	ldr	r0,=SLCRL2cRamReg		/* Load SLCR base address base + l2c Ram Control register */
 10004cc:	f8000a1c 	.word	0xf8000a1c
	ldr	r1,=SLCRL2cRamConfig        	/* set the configuration value */
 10004d0:	00020202 	.word	0x00020202
	ldr	r4, =0x3ff
 10004d4:	000003ff 	.word	0x000003ff
	ldr	r7, =0x7fff
 10004d8:	00007fff 	.word	0x00007fff

010004dc <deregister_tm_clones>:
 10004dc:	f642 60c0 	movw	r0, #11968	; 0x2ec0
 10004e0:	f2c0 1001 	movt	r0, #257	; 0x101
 10004e4:	f642 63c0 	movw	r3, #11968	; 0x2ec0
 10004e8:	f2c0 1301 	movt	r3, #257	; 0x101
 10004ec:	4283      	cmp	r3, r0
 10004ee:	d005      	beq.n	10004fc <deregister_tm_clones+0x20>
 10004f0:	f240 0300 	movw	r3, #0
 10004f4:	f2c0 0300 	movt	r3, #0
 10004f8:	b103      	cbz	r3, 10004fc <deregister_tm_clones+0x20>
 10004fa:	4718      	bx	r3
 10004fc:	4770      	bx	lr
 10004fe:	bf00      	nop

01000500 <register_tm_clones>:
 1000500:	f642 60c0 	movw	r0, #11968	; 0x2ec0
 1000504:	f2c0 1001 	movt	r0, #257	; 0x101
 1000508:	f642 61c0 	movw	r1, #11968	; 0x2ec0
 100050c:	f2c0 1101 	movt	r1, #257	; 0x101
 1000510:	1a09      	subs	r1, r1, r0
 1000512:	1089      	asrs	r1, r1, #2
 1000514:	eb01 71d1 	add.w	r1, r1, r1, lsr #31
 1000518:	1049      	asrs	r1, r1, #1
 100051a:	d005      	beq.n	1000528 <register_tm_clones+0x28>
 100051c:	f240 0300 	movw	r3, #0
 1000520:	f2c0 0300 	movt	r3, #0
 1000524:	b103      	cbz	r3, 1000528 <register_tm_clones+0x28>
 1000526:	4718      	bx	r3
 1000528:	4770      	bx	lr
 100052a:	bf00      	nop

0100052c <__do_global_dtors_aux>:
 100052c:	b510      	push	{r4, lr}
 100052e:	f248 0410 	movw	r4, #32784	; 0x8010
 1000532:	f2c0 1401 	movt	r4, #257	; 0x101
 1000536:	7823      	ldrb	r3, [r4, #0]
 1000538:	b973      	cbnz	r3, 1000558 <__do_global_dtors_aux+0x2c>
 100053a:	f7ff ffcf 	bl	10004dc <deregister_tm_clones>
 100053e:	f240 0300 	movw	r3, #0
 1000542:	f2c0 0300 	movt	r3, #0
 1000546:	b12b      	cbz	r3, 1000554 <__do_global_dtors_aux+0x28>
 1000548:	f642 60c0 	movw	r0, #11968	; 0x2ec0
 100054c:	f2c0 1001 	movt	r0, #257	; 0x101
 1000550:	f3af 8000 	nop.w
 1000554:	2301      	movs	r3, #1
 1000556:	7023      	strb	r3, [r4, #0]
 1000558:	bd10      	pop	{r4, pc}
 100055a:	bf00      	nop

0100055c <frame_dummy>:
 100055c:	b508      	push	{r3, lr}
 100055e:	f240 0300 	movw	r3, #0
 1000562:	f2c0 0300 	movt	r3, #0
 1000566:	b14b      	cbz	r3, 100057c <frame_dummy+0x20>
 1000568:	f248 0114 	movw	r1, #32788	; 0x8014
 100056c:	f642 60c0 	movw	r0, #11968	; 0x2ec0
 1000570:	f2c0 1101 	movt	r1, #257	; 0x101
 1000574:	f2c0 1001 	movt	r0, #257	; 0x101
 1000578:	f3af 8000 	nop.w
 100057c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 1000580:	e7be      	b.n	1000500 <register_tm_clones>
 1000582:	bf00      	nop
 1000584:	0000      	movs	r0, r0
	...

01000588 <_acq_irq_error_dma>:
/*
 * Handler for DMA error conditions in IRQs.
 */
void _acq_irq_error_dma()
{
	g_acq_state.stats.num_err_total++;
 1000588:	e30902c0 	movw	r0, #37568	; 0x92c0
{
 100058c:	e92d0030 	push	{r4, r5}
	g_acq_state.stats.num_err_total++;
 1000590:	e3400101 	movt	r0, #257	; 0x101
	g_acq_state.state = ACQSTATE_UNINIT;
 1000594:	e3a04000 	mov	r4, #0
 1000598:	e3a05000 	mov	r5, #0
	g_acq_state.stats.num_err_total++;
 100059c:	e2802e7b 	add	r2, r0, #1968	; 0x7b0
 10005a0:	e59037a8 	ldr	r3, [r0, #1960]	; 0x7a8
 10005a4:	e59017ac 	ldr	r1, [r0, #1964]	; 0x7ac
	g_acq_state.state = ACQSTATE_UNINIT;
 10005a8:	e0c040f8 	strd	r4, [r0], #8
	g_acq_state.stats.num_err_total++;
 10005ac:	e2933001 	adds	r3, r3, #1
	g_acq_state.sub_state = ACQSUBST_NONE;
	XAxiDma_Reset(&g_acq_state.dma);
	return;
}
 10005b0:	e8bd0030 	pop	{r4, r5}
	g_acq_state.stats.num_err_total++;
 10005b4:	e2a11000 	adc	r1, r1, #0
 10005b8:	e5023008 	str	r3, [r2, #-8]
 10005bc:	e5021004 	str	r1, [r2, #-4]
	XAxiDma_Reset(&g_acq_state.dma);
 10005c0:	ea000ad3 	b	1003114 <XAxiDma_Reset>

010005c4 <_acq_reset_PL_fifo>:
******************************************************************************/
static INLINE void Xil_Out32(UINTPTR Addr, u32 Value)
{
#ifndef ENABLE_SAFETY
	volatile u32 *LocalAddr = (volatile u32 *)Addr;
	*LocalAddr = Value;
 10005c4:	e3a03a0a 	mov	r3, #40960	; 0xa000
 10005c8:	e3a02040 	mov	r2, #64	; 0x40

/*
 * Force a reset of the PL FIFO.  Internal function - do not call outside of acquire engine.
 */
void _acq_reset_PL_fifo()
{
 10005cc:	e92d4010 	push	{r4, lr}
 10005d0:	e34e3000 	movt	r3, #57344	; 0xe000
 10005d4:	e24dd008 	sub	sp, sp, #8
 10005d8:	e34f2fbf 	movt	r2, #65471	; 0xffbf
	 * drive the reset pulse for some cycles to ensure that the reset is received and the state
	 * machine is in the correct state
	 */
	emio_fast_write(ACQ_EMIO_FIFO_RESET, 1);

	for(i = 0; i < 20; i++) {
 10005dc:	e3a01000 	mov	r1, #0
 10005e0:	e5832010 	str	r2, [r3, #16]
 10005e4:	e58d1004 	str	r1, [sp, #4]
 10005e8:	e59d3004 	ldr	r3, [sp, #4]
 10005ec:	e3530013 	cmp	r3, #19
 10005f0:	ca000006 	bgt	1000610 <_acq_reset_PL_fifo+0x4c>
		asm __volatile__("nop");
 10005f4:	e320f000 	nop	{0}
	for(i = 0; i < 20; i++) {
 10005f8:	e59d3004 	ldr	r3, [sp, #4]
 10005fc:	e2833001 	add	r3, r3, #1
 1000600:	e58d3004 	str	r3, [sp, #4]
 1000604:	e59d3004 	ldr	r3, [sp, #4]
 1000608:	e3530013 	cmp	r3, #19
 100060c:	dafffff8 	ble	10005f4 <_acq_reset_PL_fifo+0x30>
	}

	emio_fast_write(ACQ_EMIO_FIFO_RESET, 0);

	// Test the FIFO full signal; wait for it to deassert before handing control back over
	while(XGpioPs_ReadPin(&g_hal.xgpio_ps, ACQ_EMIO_FIFO_OVERRUN)) ;
 1000610:	e59f402c 	ldr	r4, [pc, #44]	; 1000644 <_acq_reset_PL_fifo+0x80>
 1000614:	e3a03a0a 	mov	r3, #40960	; 0xa000
 1000618:	e3a02000 	mov	r2, #0
 100061c:	e34e3000 	movt	r3, #57344	; 0xe000
 1000620:	e34f2fbf 	movt	r2, #65471	; 0xffbf
 1000624:	e5832010 	str	r2, [r3, #16]
 1000628:	e3a01042 	mov	r1, #66	; 0x42
 100062c:	e1a00004 	mov	r0, r4
 1000630:	eb0011e5 	bl	1004dcc <XGpioPs_ReadPin>
 1000634:	e3500000 	cmp	r0, #0
 1000638:	1afffffa 	bne	1000628 <_acq_reset_PL_fifo+0x64>
}
 100063c:	e28dd008 	add	sp, sp, #8
 1000640:	e8bd8010 	pop	{r4, pc}
 1000644:	01019b3c 	.word	0x01019b3c

01000648 <_acq_wait_for_ndone>:

/*
 * Blocks until the DONE signal is deasserted.
 */
void _acq_wait_for_ndone()
{
 1000648:	e92d4010 	push	{r4, lr}
	while(XGpioPs_ReadPin(&g_hal.xgpio_ps, ACQ_EMIO_DONE)) ;
 100064c:	e59f4014 	ldr	r4, [pc, #20]	; 1000668 <_acq_wait_for_ndone+0x20>
 1000650:	e3a01038 	mov	r1, #56	; 0x38
 1000654:	e1a00004 	mov	r0, r4
 1000658:	eb0011db 	bl	1004dcc <XGpioPs_ReadPin>
 100065c:	e3500000 	cmp	r0, #0
 1000660:	1afffffa 	bne	1000650 <_acq_wait_for_ndone+0x8>
 1000664:	e8bd8010 	pop	{r4, pc}
 1000668:	01019b3c 	.word	0x01019b3c

0100066c <acq_init>:

/*
 * Initialise the acquisitions engine.  Sets up default values in the structs.
 */
void acq_init()
{
 100066c:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
	int error;

	g_acq_state.state = ACQSTATE_UNINIT;
 1000670:	e30952c0 	movw	r5, #37568	; 0x92c0
 1000674:	e3405101 	movt	r5, #257	; 0x101
 1000678:	e3a02000 	mov	r2, #0
 100067c:	e1a03005 	mov	r3, r5
	g_acq_state.state = ACQSTATE_UNINIT;
	g_acq_state.acq_first = NULL;
 1000680:	e3a06000 	mov	r6, #0
 1000684:	e3a07000 	mov	r7, #0
	g_acq_state.state = ACQSTATE_UNINIT;
 1000688:	e4832850 	str	r2, [r3], #2128	; 0x850
	g_acq_state.last_debug_timer = 0;

	/*
	 * Setup the DMA engine.  Fail terribly if this can't be done.
	 */
	g_acq_state.dma_config = XAxiDma_LookupConfig(ACQ_DMA_ENGINE);
 100068c:	e1a00002 	mov	r0, r2
	g_acq_state.acq_first = NULL;
 1000690:	e1c360f0 	strd	r6, [r3]
	g_acq_state.last_debug_timer = 0;
 1000694:	e2852e7f 	add	r2, r5, #2032	; 0x7f0
 1000698:	e14260f8 	strd	r6, [r2, #-8]
	g_acq_state.dma_config = XAxiDma_LookupConfig(ACQ_DMA_ENGINE);
 100069c:	eb000caa 	bl	100394c <XAxiDma_LookupConfig>
 10006a0:	e1a03000 	mov	r3, r0
	error = XAxiDma_CfgInitialize(&g_acq_state.dma, g_acq_state.dma_config);
 10006a4:	e2850008 	add	r0, r5, #8
 10006a8:	e1a01003 	mov	r1, r3
	g_acq_state.dma_config = XAxiDma_LookupConfig(ACQ_DMA_ENGINE);
 10006ac:	e5853758 	str	r3, [r5, #1880]	; 0x758
	error = XAxiDma_CfgInitialize(&g_acq_state.dma, g_acq_state.dma_config);
 10006b0:	eb000aef 	bl	1003274 <XAxiDma_CfgInitialize>

	if(error != XST_SUCCESS) {
 10006b4:	e3500000 	cmp	r0, #0
 10006b8:	1a00009a 	bne	1000928 <acq_init+0x2bc>
		d_printf(D_ERROR, "acquire: fatal: unable to initialise DMA engine! (error=%d)", error);
		exit(-1);
	}

	d_printf(D_INFO, "acquire: DMA initialised");
 10006bc:	e3001dd4 	movw	r1, #3540	; 0xdd4
 10006c0:	e3a00002 	mov	r0, #2
 10006c4:	e3401101 	movt	r1, #257	; 0x101

	d_printf(D_INFO, "acquire: Waiting for DMA reset to complete");

	XAxiDma_Reset(&g_acq_state.dma);
	while(!XAxiDma_ResetIsDone(&g_acq_state.dma)) ;
 10006c8:	e2854008 	add	r4, r5, #8
	d_printf(D_INFO, "acquire: DMA initialised");
 10006cc:	eb0007f1 	bl	1002698 <d_printf>
	d_printf(D_INFO, "acquire: Waiting for DMA reset to complete");
 10006d0:	e3001df0 	movw	r1, #3568	; 0xdf0
 10006d4:	e3a00002 	mov	r0, #2
 10006d8:	e3401101 	movt	r1, #257	; 0x101
 10006dc:	eb0007ed 	bl	1002698 <d_printf>
	XAxiDma_Reset(&g_acq_state.dma);
 10006e0:	e1a00004 	mov	r0, r4
 10006e4:	eb000a8a 	bl	1003114 <XAxiDma_Reset>
	while(!XAxiDma_ResetIsDone(&g_acq_state.dma)) ;
 10006e8:	e1a00004 	mov	r0, r4
 10006ec:	eb000acd 	bl	1003228 <XAxiDma_ResetIsDone>
 10006f0:	e3500000 	cmp	r0, #0
 10006f4:	0afffffb 	beq	10006e8 <acq_init+0x7c>

	d_printf(D_INFO, "acquire: DMA reset OK");
 10006f8:	e3001e1c 	movw	r1, #3612	; 0xe1c
 10006fc:	e3a00002 	mov	r0, #2
 1000700:	e3401101 	movt	r1, #257	; 0x101
 1000704:	eb0007e3 	bl	1002698 <d_printf>

	/*
	 * Setup the SCUGIC interrupt controller.  Fail terribly if this can't be done.
	 */
	XScuGic_SetPriorityTriggerType(&g_hal.xscu_gic, ACQ_DMA_IRQ_RX, ACQ_DMA_IRQ_RX_PRIORITY, ACQ_DMA_IRQ_RX_TRIGGER);
 1000708:	e3090b18 	movw	r0, #39704	; 0x9b18
 100070c:	e3a03003 	mov	r3, #3
 1000710:	e3400101 	movt	r0, #257	; 0x101
 1000714:	e3a020a0 	mov	r2, #160	; 0xa0
 1000718:	e3a0103e 	mov	r1, #62	; 0x3e
 100071c:	eb001778 	bl	1006504 <XScuGic_SetPriorityTriggerType>

	error = XScuGic_Connect(&g_hal.xscu_gic, ACQ_DMA_IRQ_RX, \
 1000720:	e3002fcc 	movw	r2, #4044	; 0xfcc
 1000724:	e3090b18 	movw	r0, #39704	; 0x9b18
 1000728:	e3402100 	movt	r2, #256	; 0x100
 100072c:	e3400101 	movt	r0, #257	; 0x101
 1000730:	e59f3228 	ldr	r3, [pc, #552]	; 1000960 <acq_init+0x2f4>
 1000734:	e3a0103e 	mov	r1, #62	; 0x3e
 1000738:	eb0016d0 	bl	1006280 <XScuGic_Connect>
				(Xil_InterruptHandler)_acq_irq_rx_handler, XAxiDma_GetRxRing(&g_acq_state.dma));

	if(error != XST_SUCCESS) {
 100073c:	e2504000 	subs	r4, r0, #0
 1000740:	1a00007f 	bne	1000944 <acq_init+0x2d8>
		d_printf(D_ERROR, "acquire: fatal: unable to initialise DMA-IRQ engine! (error=%d)", error);
		exit(-1);
	}

	XScuGic_Enable(&g_hal.xscu_gic, ACQ_DMA_IRQ_RX);
 1000744:	e3090b18 	movw	r0, #39704	; 0x9b18
 1000748:	e3a0103e 	mov	r1, #62	; 0x3e
 100074c:	e3400101 	movt	r0, #257	; 0x101
 1000750:	eb001821 	bl	10067dc <XScuGic_Enable>

	d_printf(D_INFO, "acquire: SCUGIC configured");
 1000754:	e3001e74 	movw	r1, #3700	; 0xe74
 1000758:	e3a00002 	mov	r0, #2
 100075c:	e3401101 	movt	r1, #257	; 0x101
 1000760:	eb0007cc 	bl	1002698 <d_printf>
	 *   - ACQ_EMIO_ADC_VALID:		Signal to PL, currently ignored, that will control write_en of FIFO, pausing data
	 *   							reception into FIFO until acquisition is ready (e.g. if ADC not yet initialised.)
	 *   - ACQ_EMIO_FIFO_OVERRUN:	Signal to PS to indicate that acquisition has overrun the FIFO and a FIFO reset is
	 *   							required.
	 */
	XGpioPs_SetOutputEnablePin(&g_hal.xgpio_ps, ACQ_EMIO_RUN, 1);
 1000764:	e3a02001 	mov	r2, #1
 1000768:	e3a01036 	mov	r1, #54	; 0x36
 100076c:	e59f01f0 	ldr	r0, [pc, #496]	; 1000964 <acq_init+0x2f8>
 1000770:	eb001291 	bl	10051bc <XGpioPs_SetOutputEnablePin>
	XGpioPs_SetDirectionPin(&g_hal.xgpio_ps, ACQ_EMIO_RUN, 1);
 1000774:	e3a02001 	mov	r2, #1
 1000778:	e3a01036 	mov	r1, #54	; 0x36
 100077c:	e59f01e0 	ldr	r0, [pc, #480]	; 1000964 <acq_init+0x2f8>
 1000780:	eb00120a 	bl	1004fb0 <XGpioPs_SetDirectionPin>
	XGpioPs_SetOutputEnablePin(&g_hal.xgpio_ps, ACQ_EMIO_ABORT, 1);
 1000784:	e3a02001 	mov	r2, #1
 1000788:	e3a01037 	mov	r1, #55	; 0x37
 100078c:	e59f01d0 	ldr	r0, [pc, #464]	; 1000964 <acq_init+0x2f8>
 1000790:	eb001289 	bl	10051bc <XGpioPs_SetOutputEnablePin>
	XGpioPs_SetDirectionPin(&g_hal.xgpio_ps, ACQ_EMIO_ABORT, 1);
 1000794:	e3a02001 	mov	r2, #1
 1000798:	e3a01037 	mov	r1, #55	; 0x37
 100079c:	e59f01c0 	ldr	r0, [pc, #448]	; 1000964 <acq_init+0x2f8>
 10007a0:	eb001202 	bl	1004fb0 <XGpioPs_SetDirectionPin>
	XGpioPs_SetOutputEnablePin(&g_hal.xgpio_ps, ACQ_EMIO_TRIG_MASK, 1);
 10007a4:	e3a02001 	mov	r2, #1
 10007a8:	e3a0103b 	mov	r1, #59	; 0x3b
 10007ac:	e59f01b0 	ldr	r0, [pc, #432]	; 1000964 <acq_init+0x2f8>
 10007b0:	eb001281 	bl	10051bc <XGpioPs_SetOutputEnablePin>
	XGpioPs_SetDirectionPin(&g_hal.xgpio_ps, ACQ_EMIO_TRIG_MASK, 1);
 10007b4:	e3a02001 	mov	r2, #1
 10007b8:	e3a0103b 	mov	r1, #59	; 0x3b
 10007bc:	e59f01a0 	ldr	r0, [pc, #416]	; 1000964 <acq_init+0x2f8>
 10007c0:	eb0011fa 	bl	1004fb0 <XGpioPs_SetDirectionPin>
	XGpioPs_SetOutputEnablePin(&g_hal.xgpio_ps, ACQ_EMIO_FIFO_RESET, 1);
 10007c4:	e3a02001 	mov	r2, #1
 10007c8:	e3a0103c 	mov	r1, #60	; 0x3c
 10007cc:	e59f0190 	ldr	r0, [pc, #400]	; 1000964 <acq_init+0x2f8>
 10007d0:	eb001279 	bl	10051bc <XGpioPs_SetOutputEnablePin>
	XGpioPs_SetDirectionPin(&g_hal.xgpio_ps, ACQ_EMIO_FIFO_RESET, 1);
 10007d4:	e3a02001 	mov	r2, #1
 10007d8:	e3a0103c 	mov	r1, #60	; 0x3c
 10007dc:	e59f0180 	ldr	r0, [pc, #384]	; 1000964 <acq_init+0x2f8>
 10007e0:	eb0011f2 	bl	1004fb0 <XGpioPs_SetDirectionPin>
	XGpioPs_SetOutputEnablePin(&g_hal.xgpio_ps, ACQ_EMIO_TRIG_RESET, 1);
 10007e4:	e3a02001 	mov	r2, #1
 10007e8:	e3a0103e 	mov	r1, #62	; 0x3e
 10007ec:	e59f0170 	ldr	r0, [pc, #368]	; 1000964 <acq_init+0x2f8>
 10007f0:	eb001271 	bl	10051bc <XGpioPs_SetOutputEnablePin>
	XGpioPs_SetDirectionPin(&g_hal.xgpio_ps, ACQ_EMIO_TRIG_RESET, 1);
 10007f4:	e3a02001 	mov	r2, #1
 10007f8:	e3a0103e 	mov	r1, #62	; 0x3e
 10007fc:	e59f0160 	ldr	r0, [pc, #352]	; 1000964 <acq_init+0x2f8>
 1000800:	eb0011ea 	bl	1004fb0 <XGpioPs_SetDirectionPin>
	XGpioPs_SetOutputEnablePin(&g_hal.xgpio_ps, ACQ_EMIO_DEPTH_MUX, 1);
 1000804:	e3a02001 	mov	r2, #1
 1000808:	e3a0103f 	mov	r1, #63	; 0x3f
 100080c:	e59f0150 	ldr	r0, [pc, #336]	; 1000964 <acq_init+0x2f8>
 1000810:	eb001269 	bl	10051bc <XGpioPs_SetOutputEnablePin>
	XGpioPs_SetDirectionPin(&g_hal.xgpio_ps, ACQ_EMIO_DEPTH_MUX, 1);
 1000814:	e3a02001 	mov	r2, #1
 1000818:	e3a0103f 	mov	r1, #63	; 0x3f
 100081c:	e59f0140 	ldr	r0, [pc, #320]	; 1000964 <acq_init+0x2f8>
 1000820:	eb0011e2 	bl	1004fb0 <XGpioPs_SetDirectionPin>
	XGpioPs_SetOutputEnablePin(&g_hal.xgpio_ps, ACQ_EMIO_AXI_RUN, 1);
 1000824:	e3a02001 	mov	r2, #1
 1000828:	e3a01040 	mov	r1, #64	; 0x40
 100082c:	e59f0130 	ldr	r0, [pc, #304]	; 1000964 <acq_init+0x2f8>
 1000830:	eb001261 	bl	10051bc <XGpioPs_SetOutputEnablePin>
	XGpioPs_SetDirectionPin(&g_hal.xgpio_ps, ACQ_EMIO_AXI_RUN, 1);
 1000834:	e3a02001 	mov	r2, #1
 1000838:	e3a01040 	mov	r1, #64	; 0x40
 100083c:	e59f0120 	ldr	r0, [pc, #288]	; 1000964 <acq_init+0x2f8>
 1000840:	eb0011da 	bl	1004fb0 <XGpioPs_SetDirectionPin>
	XGpioPs_SetOutputEnablePin(&g_hal.xgpio_ps, ACQ_EMIO_ADC_VALID, 1);
 1000844:	e3a02001 	mov	r2, #1
 1000848:	e3a01041 	mov	r1, #65	; 0x41
 100084c:	e59f0110 	ldr	r0, [pc, #272]	; 1000964 <acq_init+0x2f8>
 1000850:	eb001259 	bl	10051bc <XGpioPs_SetOutputEnablePin>
	XGpioPs_SetDirectionPin(&g_hal.xgpio_ps, ACQ_EMIO_ADC_VALID, 1);
 1000854:	e3a02001 	mov	r2, #1
 1000858:	e3a01041 	mov	r1, #65	; 0x41
 100085c:	e59f0100 	ldr	r0, [pc, #256]	; 1000964 <acq_init+0x2f8>
 1000860:	eb0011d2 	bl	1004fb0 <XGpioPs_SetDirectionPin>

	XGpioPs_SetDirectionPin(&g_hal.xgpio_ps, ACQ_EMIO_DONE, 0);
 1000864:	e1a02004 	mov	r2, r4
 1000868:	e3a01038 	mov	r1, #56	; 0x38
 100086c:	e59f00f0 	ldr	r0, [pc, #240]	; 1000964 <acq_init+0x2f8>
 1000870:	eb0011ce 	bl	1004fb0 <XGpioPs_SetDirectionPin>
	XGpioPs_SetDirectionPin(&g_hal.xgpio_ps, ACQ_EMIO_HAVE_TRIG, 0);
 1000874:	e1a02004 	mov	r2, r4
 1000878:	e3a0103d 	mov	r1, #61	; 0x3d
 100087c:	e59f00e0 	ldr	r0, [pc, #224]	; 1000964 <acq_init+0x2f8>
 1000880:	eb0011ca 	bl	1004fb0 <XGpioPs_SetDirectionPin>
	XGpioPs_SetDirectionPin(&g_hal.xgpio_ps, ACQ_EMIO_FIFO_OVERRUN, 0);
 1000884:	e1a02004 	mov	r2, r4
 1000888:	e3a01042 	mov	r1, #66	; 0x42
 100088c:	e59f00d0 	ldr	r0, [pc, #208]	; 1000964 <acq_init+0x2f8>
 1000890:	eb0011c6 	bl	1004fb0 <XGpioPs_SetDirectionPin>

	XGpioPs_WritePin(&g_hal.xgpio_ps, ACQ_EMIO_RUN, 0);
 1000894:	e1a02004 	mov	r2, r4
 1000898:	e3a01036 	mov	r1, #54	; 0x36
 100089c:	e59f00c0 	ldr	r0, [pc, #192]	; 1000964 <acq_init+0x2f8>
 10008a0:	eb001182 	bl	1004eb0 <XGpioPs_WritePin>
	XGpioPs_WritePin(&g_hal.xgpio_ps, ACQ_EMIO_DONE, 0);
 10008a4:	e1a02004 	mov	r2, r4
 10008a8:	e3a01038 	mov	r1, #56	; 0x38
 10008ac:	e59f00b0 	ldr	r0, [pc, #176]	; 1000964 <acq_init+0x2f8>
 10008b0:	eb00117e 	bl	1004eb0 <XGpioPs_WritePin>
	XGpioPs_WritePin(&g_hal.xgpio_ps, ACQ_EMIO_TRIG_MASK, 1);
 10008b4:	e3a02001 	mov	r2, #1
 10008b8:	e3a0103b 	mov	r1, #59	; 0x3b
 10008bc:	e59f00a0 	ldr	r0, [pc, #160]	; 1000964 <acq_init+0x2f8>
 10008c0:	eb00117a 	bl	1004eb0 <XGpioPs_WritePin>
	XGpioPs_WritePin(&g_hal.xgpio_ps, ACQ_EMIO_FIFO_RESET, 0);
 10008c4:	e1a02004 	mov	r2, r4
 10008c8:	e3a0103c 	mov	r1, #60	; 0x3c
 10008cc:	e59f0090 	ldr	r0, [pc, #144]	; 1000964 <acq_init+0x2f8>
 10008d0:	eb001176 	bl	1004eb0 <XGpioPs_WritePin>
	XGpioPs_WritePin(&g_hal.xgpio_ps, ACQ_EMIO_TRIG_RESET, 0);
 10008d4:	e1a02004 	mov	r2, r4
 10008d8:	e3a0103e 	mov	r1, #62	; 0x3e
 10008dc:	e59f0080 	ldr	r0, [pc, #128]	; 1000964 <acq_init+0x2f8>
 10008e0:	eb001172 	bl	1004eb0 <XGpioPs_WritePin>
	XGpioPs_WritePin(&g_hal.xgpio_ps, ACQ_EMIO_DEPTH_MUX, 0);
 10008e4:	e1a02004 	mov	r2, r4
 10008e8:	e3a0103f 	mov	r1, #63	; 0x3f
 10008ec:	e59f0070 	ldr	r0, [pc, #112]	; 1000964 <acq_init+0x2f8>
 10008f0:	eb00116e 	bl	1004eb0 <XGpioPs_WritePin>
	XGpioPs_WritePin(&g_hal.xgpio_ps, ACQ_EMIO_AXI_RUN, 0);
 10008f4:	e1a02004 	mov	r2, r4
 10008f8:	e3a01040 	mov	r1, #64	; 0x40
 10008fc:	e59f0060 	ldr	r0, [pc, #96]	; 1000964 <acq_init+0x2f8>
 1000900:	eb00116a 	bl	1004eb0 <XGpioPs_WritePin>
	XGpioPs_WritePin(&g_hal.xgpio_ps, ACQ_EMIO_ADC_VALID, 0);
 1000904:	e1a02004 	mov	r2, r4
 1000908:	e3a01041 	mov	r1, #65	; 0x41
 100090c:	e59f0050 	ldr	r0, [pc, #80]	; 1000964 <acq_init+0x2f8>
 1000910:	eb001166 	bl	1004eb0 <XGpioPs_WritePin>

	d_printf(D_INFO, "acquire: engine initialised");
 1000914:	e3001e90 	movw	r1, #3728	; 0xe90
 1000918:	e3a00002 	mov	r0, #2
 100091c:	e3401101 	movt	r1, #257	; 0x101
}
 1000920:	e8bd41f0 	pop	{r4, r5, r6, r7, r8, lr}
	d_printf(D_INFO, "acquire: engine initialised");
 1000924:	ea00075b 	b	1002698 <d_printf>
		d_printf(D_ERROR, "acquire: fatal: unable to initialise DMA engine! (error=%d)", error);
 1000928:	e3001d98 	movw	r1, #3480	; 0xd98
 100092c:	e1a02000 	mov	r2, r0
 1000930:	e3401101 	movt	r1, #257	; 0x101
 1000934:	e3a00004 	mov	r0, #4
 1000938:	eb000756 	bl	1002698 <d_printf>
		exit(-1);
 100093c:	e3e00000 	mvn	r0, #0
 1000940:	fa0021e2 	blx	10090d0 <exit>
		d_printf(D_ERROR, "acquire: fatal: unable to initialise DMA-IRQ engine! (error=%d)", error);
 1000944:	e3001e34 	movw	r1, #3636	; 0xe34
 1000948:	e3a00004 	mov	r0, #4
 100094c:	e1a02004 	mov	r2, r4
 1000950:	e3401101 	movt	r1, #257	; 0x101
 1000954:	eb00074f 	bl	1002698 <d_printf>
		exit(-1);
 1000958:	e3e00000 	mvn	r0, #0
 100095c:	fa0021db 	blx	10090d0 <exit>
 1000960:	01019348 	.word	0x01019348
 1000964:	01019b3c 	.word	0x01019b3c

01000968 <acq_get_next_alloc>:
 *
 * If this fails (e.g. no memory) ACQRES_MALLOC_FAIL is returned and values in `next`
 * are left unchanged; otherwise ACQRES_OK is returned.
 */
int acq_get_next_alloc(struct acq_buffer_t *next)
{
 1000968:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
	struct acq_buffer_t work;
	uint32_t buf_sz = g_acq_state.total_buffsz + ACQ_BUFFER_ALIGN;
 100096c:	e30962c0 	movw	r6, #37568	; 0x92c0
 1000970:	e3406101 	movt	r6, #257	; 0x101
{
 1000974:	e1a04000 	mov	r4, r0
	uint32_t buf_sz = g_acq_state.total_buffsz + ACQ_BUFFER_ALIGN;
 1000978:	e5967768 	ldr	r7, [r6, #1896]	; 0x768
 100097c:	e2877020 	add	r7, r7, #32
	 * Attempt to allocate the acquisition buffer, but make it ACQ_BUFFER_ALIGN bytes too big; this will
	 * allow us to shift the starting pointer if it isn't aligned as we require.
	 *
	 * TODO: Consider using _alloc_aligned.
	 */
	work.buff_alloc = malloc(buf_sz);
 1000980:	e1a00007 	mov	r0, r7
 1000984:	fa002471 	blx	1009b50 <malloc>

	if(work.buff_alloc == NULL) {
 1000988:	e2505000 	subs	r5, r0, #0
 100098c:	0a000017 	beq	10009f0 <acq_get_next_alloc+0x88>
		d_printf(D_ERROR, "acquire: failed to allocate %d bytes for allocbuffer", buf_sz);
		g_acq_state.stats.num_alloc_err_total++;
		return ACQRES_MALLOC_FAIL;
	}

	if((((uint32_t) work.buff_alloc) & ACQ_BUFFER_ALIGN_AMOD) != 0) {
 1000990:	e315001f 	tst	r5, #31
		next->buff_acq = (uint32_t *)((((uint32_t) work.buff_alloc) + ACQ_BUFFER_ALIGN) & ~(ACQ_BUFFER_ALIGN_AMOD));
	} else {
		next->buff_acq = work.buff_alloc;
	}

	d_printf(D_EXINFO, "acquire: next->buff_acq = 0x%08x, work.buff_alloc [malloc] = 0x%08x", next->buff_acq, work.buff_alloc);
 1000994:	e3001ee4 	movw	r1, #3812	; 0xee4
		next->buff_acq = (uint32_t *)((((uint32_t) work.buff_alloc) + ACQ_BUFFER_ALIGN) & ~(ACQ_BUFFER_ALIGN_AMOD));
 1000998:	12852020 	addne	r2, r5, #32
 100099c:	01a02005 	moveq	r2, r5
 10009a0:	13c2201f 	bicne	r2, r2, #31
	d_printf(D_EXINFO, "acquire: next->buff_acq = 0x%08x, work.buff_alloc [malloc] = 0x%08x", next->buff_acq, work.buff_alloc);
 10009a4:	e1a03005 	mov	r3, r5
 10009a8:	e5842008 	str	r2, [r4, #8]
 10009ac:	e3401101 	movt	r1, #257	; 0x101
 10009b0:	e3a00001 	mov	r0, #1
 10009b4:	eb000737 	bl	1002698 <d_printf>
	next->trigger_at = 0;
	next->flags = ACQBUF_FLAG_ALLOC;
	next->buff_alloc = work.buff_alloc;
	next->next = NULL;

	g_acq_state.stats.num_alloc_total++;
 10009b8:	e59f2068 	ldr	r2, [pc, #104]	; 1000a28 <acq_get_next_alloc+0xc0>
	next->idx = 0;
 10009bc:	e3a01000 	mov	r1, #0
	next->flags = ACQBUF_FLAG_ALLOC;
 10009c0:	e3a0e080 	mov	lr, #128	; 0x80
	next->buff_alloc = work.buff_alloc;
 10009c4:	e5845004 	str	r5, [r4, #4]

	return ACQRES_OK;
 10009c8:	e1a00001 	mov	r0, r1
	g_acq_state.stats.num_alloc_total++;
 10009cc:	e9121008 	ldmdb	r2, {r3, ip}
	next->idx = 0;
 10009d0:	e5841000 	str	r1, [r4]
	next->trigger_at = 0;
 10009d4:	e584100c 	str	r1, [r4, #12]
	g_acq_state.stats.num_alloc_total++;
 10009d8:	e2933001 	adds	r3, r3, #1
	next->next = NULL;
 10009dc:	e5841014 	str	r1, [r4, #20]
	g_acq_state.stats.num_alloc_total++;
 10009e0:	e0acc001 	adc	ip, ip, r1
	next->flags = ACQBUF_FLAG_ALLOC;
 10009e4:	e1c4e1b0 	strh	lr, [r4, #16]
	g_acq_state.stats.num_alloc_total++;
 10009e8:	e9021008 	stmdb	r2, {r3, ip}
}
 10009ec:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
		d_printf(D_ERROR, "acquire: failed to allocate %d bytes for allocbuffer", buf_sz);
 10009f0:	e3001eac 	movw	r1, #3756	; 0xeac
 10009f4:	e1a02007 	mov	r2, r7
 10009f8:	e3401101 	movt	r1, #257	; 0x101
 10009fc:	e3a00004 	mov	r0, #4
 1000a00:	eb000724 	bl	1002698 <d_printf>
		g_acq_state.stats.num_alloc_err_total++;
 1000a04:	e59637c0 	ldr	r3, [r6, #1984]	; 0x7c0
		return ACQRES_MALLOC_FAIL;
 1000a08:	e3e00000 	mvn	r0, #0
		g_acq_state.stats.num_alloc_err_total++;
 1000a0c:	e59627c4 	ldr	r2, [r6, #1988]	; 0x7c4
 1000a10:	e2866d1f 	add	r6, r6, #1984	; 0x7c0
 1000a14:	e2933001 	adds	r3, r3, #1
 1000a18:	e2a22000 	adc	r2, r2, #0
 1000a1c:	e5863000 	str	r3, [r6]
 1000a20:	e5862004 	str	r2, [r6, #4]
		return ACQRES_MALLOC_FAIL;
 1000a24:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
 1000a28:	01019a90 	.word	0x01019a90

01000a2c <acq_append_next_alloc>:
/*
 * Append a new acquisition buffer to the linked list and set the current pointer to reference
 * this acquisition pointer.
 */
int acq_append_next_alloc()
{
 1000a2c:	e92d4070 	push	{r4, r5, r6, lr}
	struct acq_buffer_t *next;
	int res;

	next = malloc(sizeof(struct acq_buffer_t));
 1000a30:	e3a00018 	mov	r0, #24
 1000a34:	fa002445 	blx	1009b50 <malloc>

	/*
	 * Allocate the struct that stores the buffer info first.  This is
	 * just a few bytes, but could fail if we are near the memory limit.
	 */
	if(next == 0) {
 1000a38:	e2504000 	subs	r4, r0, #0
 1000a3c:	0a00001e 	beq	1000abc <acq_append_next_alloc+0x90>
		g_acq_state.stats.num_alloc_err_total++;
		return ACQRES_MALLOC_FAIL;
	}

	// ?
	next->next = NULL;
 1000a40:	e3a03000 	mov	r3, #0
	next->flags = ACQBUF_FLAG_ALLOC;
 1000a44:	e3a02080 	mov	r2, #128	; 0x80
	next->next = NULL;
 1000a48:	e5843014 	str	r3, [r4, #20]
	next->trigger_at = 0;
 1000a4c:	e584300c 	str	r3, [r4, #12]
	next->flags = ACQBUF_FLAG_ALLOC;
 1000a50:	e1c421b0 	strh	r2, [r4, #16]

	/*
	 * Then allocate the next buffer to be chained onto the list.
	 */
	res = acq_get_next_alloc(next);
 1000a54:	ebffffc3 	bl	1000968 <acq_get_next_alloc>
	if(res != ACQRES_OK) {
 1000a58:	e2505000 	subs	r5, r0, #0
 1000a5c:	1a00000f 	bne	1000aa0 <acq_append_next_alloc+0x74>
	/*
	 * Set current acquisition next pointer to this structure, increase the index
	 * to be one higher than the last index then move the current pointer to reference
	 * this structure.
	 */
	g_acq_state.acq_current->next = next;
 1000a60:	e30932c0 	movw	r3, #37568	; 0x92c0
 1000a64:	e3403101 	movt	r3, #257	; 0x101
 1000a68:	e593e854 	ldr	lr, [r3, #2132]	; 0x854
	g_acq_state.acq_current->next->idx = g_acq_state.acq_current->idx + 1;
	g_acq_state.acq_current = next;
	g_acq_state.stats.num_alloc_total++;
 1000a6c:	e59327c8 	ldr	r2, [r3, #1992]	; 0x7c8
 1000a70:	e59307cc 	ldr	r0, [r3, #1996]	; 0x7cc
	g_acq_state.acq_current->next->idx = g_acq_state.acq_current->idx + 1;
 1000a74:	e59ec000 	ldr	ip, [lr]
	g_acq_state.stats.num_alloc_total++;
 1000a78:	e2922001 	adds	r2, r2, #1
	g_acq_state.acq_current->next = next;
 1000a7c:	e58e4014 	str	r4, [lr, #20]
	g_acq_state.stats.num_alloc_total++;
 1000a80:	e2a00000 	adc	r0, r0, #0
 1000a84:	e58327c8 	str	r2, [r3, #1992]	; 0x7c8
	g_acq_state.acq_current->next->idx = g_acq_state.acq_current->idx + 1;
 1000a88:	e28c2001 	add	r2, ip, #1
	g_acq_state.acq_current = next;
 1000a8c:	e5834854 	str	r4, [r3, #2132]	; 0x854
	g_acq_state.acq_current->next->idx = g_acq_state.acq_current->idx + 1;
 1000a90:	e5842000 	str	r2, [r4]
	g_acq_state.stats.num_alloc_total++;
 1000a94:	e58307cc 	str	r0, [r3, #1996]	; 0x7cc

	return ACQRES_OK;
}
 1000a98:	e1a00005 	mov	r0, r5
 1000a9c:	e8bd8070 	pop	{r4, r5, r6, pc}
		d_printf(D_ERROR, "acq_append_next_alloc: acq_get_next_alloc failed: %d", res);
 1000aa0:	e3001f64 	movw	r1, #3940	; 0xf64
 1000aa4:	e1a02005 	mov	r2, r5
 1000aa8:	e3401101 	movt	r1, #257	; 0x101
 1000aac:	e3a00004 	mov	r0, #4
 1000ab0:	eb0006f8 	bl	1002698 <d_printf>
}
 1000ab4:	e1a00005 	mov	r0, r5
 1000ab8:	e8bd8070 	pop	{r4, r5, r6, pc}
		d_printf(D_ERROR, "acquire: failed to allocate %d bytes for alloc structure", sizeof(struct acq_buffer_t));
 1000abc:	e3001f28 	movw	r1, #3880	; 0xf28
 1000ac0:	e3a02018 	mov	r2, #24
 1000ac4:	e3401101 	movt	r1, #257	; 0x101
 1000ac8:	e3a00004 	mov	r0, #4
 1000acc:	eb0006f1 	bl	1002698 <d_printf>
		g_acq_state.stats.num_alloc_err_total++;
 1000ad0:	e59f201c 	ldr	r2, [pc, #28]	; 1000af4 <acq_append_next_alloc+0xc8>
 1000ad4:	e3e05000 	mvn	r5, #0
 1000ad8:	e5923000 	ldr	r3, [r2]
 1000adc:	e5921004 	ldr	r1, [r2, #4]
 1000ae0:	e2933001 	adds	r3, r3, #1
 1000ae4:	e2a11000 	adc	r1, r1, #0
 1000ae8:	e5823000 	str	r3, [r2]
 1000aec:	e5821004 	str	r1, [r2, #4]
		return ACQRES_MALLOC_FAIL;
 1000af0:	eaffffe8 	b	1000a98 <acq_append_next_alloc+0x6c>
 1000af4:	01019a80 	.word	0x01019a80

01000af8 <acq_free_all_alloc>:
/*
 * Free all acquisition buffers safely.
 */
void acq_free_all_alloc()
{
	struct acq_buffer_t *next = g_acq_state.acq_first;
 1000af8:	e30932c0 	movw	r3, #37568	; 0x92c0
{
 1000afc:	e92d4070 	push	{r4, r5, r6, lr}
	struct acq_buffer_t *next = g_acq_state.acq_first;
 1000b00:	e3403101 	movt	r3, #257	; 0x101
 1000b04:	e5934850 	ldr	r4, [r3, #2128]	; 0x850
	/*
	 * Iterate through the list of allocations starting at the first allocation,
	 * copy the next pointer, free the current allocation and repeat until we reach
	 * a NULL next pointer.
	 */
	while(next != NULL) {
 1000b08:	e3540000 	cmp	r4, #0
 1000b0c:	0a000006 	beq	1000b2c <acq_free_all_alloc+0x34>
		next_next = next->next;
 1000b10:	e5945014 	ldr	r5, [r4, #20]

		// Free the buffer *and* the acquisition structure
		free(next->buff_alloc);
 1000b14:	e5940004 	ldr	r0, [r4, #4]
 1000b18:	fa002410 	blx	1009b60 <free>
		free(next);
 1000b1c:	e1a00004 	mov	r0, r4
 1000b20:	fa00240e 	blx	1009b60 <free>
	while(next != NULL) {
 1000b24:	e2554000 	subs	r4, r5, #0
 1000b28:	1afffff8 	bne	1000b10 <acq_free_all_alloc+0x18>

		next = next_next;
	}

	g_acq_state.acq_first = NULL;
 1000b2c:	e59f300c 	ldr	r3, [pc, #12]	; 1000b40 <acq_free_all_alloc+0x48>
 1000b30:	e3a00000 	mov	r0, #0
 1000b34:	e3a01000 	mov	r1, #0
 1000b38:	e1c300f0 	strd	r0, [r3]
	g_acq_state.acq_current = NULL;
}
 1000b3c:	e8bd8070 	pop	{r4, r5, r6, pc}
 1000b40:	01019b10 	.word	0x01019b10

01000b44 <acq_prepare_triggered>:
	uint32_t align_mask;
	uint32_t demux;
	int error = 0;

	// How can we acquire an empty buffer of no waveforms?
	if(num_acq == 0 || total_sz == 0) {
 1000b44:	e16fcf12 	clz	ip, r2
 1000b48:	e3530000 	cmp	r3, #0
 1000b4c:	e1a0c2ac 	lsr	ip, ip, #5
 1000b50:	03a0c001 	moveq	ip, #1
{
 1000b54:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if(num_acq == 0 || total_sz == 0) {
 1000b58:	e35c0000 	cmp	ip, #0
{
 1000b5c:	e24dd024 	sub	sp, sp, #36	; 0x24
	if(num_acq == 0 || total_sz == 0) {
 1000b60:	e58d3010 	str	r3, [sp, #16]
 1000b64:	1a0000b4 	bne	1000e3c <acq_prepare_triggered+0x2f8>
		return ACQRES_PARAM_FAIL;
	}

	// Must have at least one of 8-bit, 12-bit or 14-bit set
	if(!(mode_flags & (ACQ_MODE_8BIT | ACQ_MODE_12BIT | ACQ_MODE_14BIT))) {
 1000b68:	e3100007 	tst	r0, #7
 1000b6c:	e1a04000 	mov	r4, r0
 1000b70:	0a0000b1 	beq	1000e3c <acq_prepare_triggered+0x2f8>
		return ACQRES_PARAM_FAIL;
	}

	// Must have at least one of 1ch, 2ch or 4ch set
	if(!(mode_flags & (ACQ_MODE_1CH | ACQ_MODE_2CH | ACQ_MODE_4CH))) {
 1000b74:	e31000e0 	tst	r0, #224	; 0xe0
 1000b78:	0a0000af 	beq	1000e3c <acq_prepare_triggered+0x2f8>
		return ACQRES_PARAM_FAIL;
	}

	// Must not have "CONTINUOUS" or "TRIGGERED" set
	if(mode_flags & (ACQ_MODE_TRIGGERED | ACQ_MODE_CONTINUOUS)) {
 1000b7c:	e3100c03 	tst	r0, #768	; 0x300
 1000b80:	1a0000ad 	bne	1000e3c <acq_prepare_triggered+0x2f8>

	/*
	 * Compute the pre and post trigger buffer sizes, and verify that everything is
	 * lined up nicely along the required sample boundaries.
	 */
	if(bias_point == 0) {
 1000b84:	e3510000 	cmp	r1, #0
 1000b88:	e1a07002 	mov	r7, r2
		pre_sz = total_sz / 2;
 1000b8c:	01a060a2 	lsreq	r6, r2, #1
		post_sz = total_sz / 2;
 1000b90:	01a05006 	moveq	r5, r6
	if(bias_point == 0) {
 1000b94:	0a000003 	beq	1000ba8 <acq_prepare_triggered+0x64>
	} else if(bias_point < 0) {
 1000b98:	e1a05001 	mov	r5, r1
		pre_sz = -bias_point;
 1000b9c:	b2616000 	rsblt	r6, r1, #0
		post_sz = total_sz - pre_sz;
 1000ba0:	b0815002 	addlt	r5, r1, r2
	} else if(bias_point > 0) {
		post_sz = bias_point;
		pre_sz = total_sz - post_sz;
 1000ba4:	a0426005 	subge	r6, r2, r5
	}

	error = 0;

	if(mode_flags & ACQ_MODE_8BIT) {
 1000ba8:	e214a001 	ands	sl, r4, #1
 1000bac:	1a00005c 	bne	1000d24 <acq_prepare_triggered+0x1e0>
		if(pre_sz & ACQ_SAMPLES_ALIGN_8B_AMOD) {
			error = 1;
		}
	}

	if(mode_flags & (ACQ_MODE_12BIT | ACQ_MODE_14BIT)) {
 1000bb0:	e3140006 	tst	r4, #6
	error = 0;
 1000bb4:	e1a0300a 	mov	r3, sl
	if(mode_flags & (ACQ_MODE_12BIT | ACQ_MODE_14BIT)) {
 1000bb8:	1a000060 	bne	1000d40 <acq_prepare_triggered+0x1fc>
		if(pre_sz & ACQ_SAMPLES_ALIGN_PR_AMOD) {
			error = 1;
		}
	}

	if(pre_sz < ACQ_MIN_PREPOST_SIZE || post_sz < ACQ_MIN_PREPOST_SIZE) {
 1000bbc:	e356001f 	cmp	r6, #31
 1000bc0:	8355001f 	cmphi	r5, #31
 1000bc4:	93a03001 	movls	r3, #1
 1000bc8:	83a03000 	movhi	r3, #0
		error = 1;
	}

	if(error) {
 1000bcc:	e19c3003 	orrs	r3, ip, r3
 1000bd0:	1a00008c 	bne	1000e08 <acq_prepare_triggered+0x2c4>
		total_sz *= 4;
		pre_sampct = pre_sz;
		post_sampct = post_sz;
		post_sz *= 4;
		pre_sz *= 4;
	} else if(mode_flags & (ACQ_MODE_8BIT)) {
 1000bd4:	e35a0000 	cmp	sl, #0
		// 8 samples per readout (64-bit)
		total_sz *= 8;
		pre_sampct = pre_sz;
		post_sampct = post_sz;
		post_sz *= 8;
 1000bd8:	11a03185 	lslne	r3, r5, #3
		total_sz *= 8;
 1000bdc:	11a07187 	lslne	r7, r7, #3
		post_sz *= 8;
 1000be0:	058d501c 	streq	r5, [sp, #28]
 1000be4:	158d301c 	strne	r3, [sp, #28]
		pre_sz *= 8;
 1000be8:	11a03186 	lslne	r3, r6, #3
 1000bec:	058d6018 	streq	r6, [sp, #24]
 1000bf0:	158d3018 	strne	r3, [sp, #24]
	/*
	 * Ensure that the total acquisition size doesn't exceed the available memory.  If
	 * that's OK, then free any existing buffers and create the first buffer.  Include an
	 * allocation penalty.
	 */
	total_acq_sz = (total_sz + ACQ_BUFFER_ALIGN) * num_acq;
 1000bf4:	e59d2010 	ldr	r2, [sp, #16]
 1000bf8:	e2873020 	add	r3, r7, #32
 1000bfc:	e0030392 	mul	r3, r2, r3

	if(total_acq_sz > ACQ_TOTAL_MEMORY_AVAIL) {
 1000c00:	e3530303 	cmp	r3, #201326592	; 0xc000000
 1000c04:	8a00008e 	bhi	1000e44 <acq_prepare_triggered+0x300>
		return ACQRES_TOTAL_MALLOC_FAIL;
	}

	g_acq_state.state = ACQSTATE_UNINIT;
 1000c08:	e309b2c0 	movw	fp, #37568	; 0x92c0
 1000c0c:	e3a02000 	mov	r2, #0
 1000c10:	e340b101 	movt	fp, #257	; 0x101
	struct acq_buffer_t *next = g_acq_state.acq_first;
 1000c14:	e59b8850 	ldr	r8, [fp, #2128]	; 0x850
	g_acq_state.state = ACQSTATE_UNINIT;
 1000c18:	e58b2000 	str	r2, [fp]
	while(next != NULL) {
 1000c1c:	e1580002 	cmp	r8, r2
 1000c20:	0a000008 	beq	1000c48 <acq_prepare_triggered+0x104>
		next_next = next->next;
 1000c24:	e5982014 	ldr	r2, [r8, #20]
		free(next->buff_alloc);
 1000c28:	e5980004 	ldr	r0, [r8, #4]
		next_next = next->next;
 1000c2c:	e58d2014 	str	r2, [sp, #20]
		free(next->buff_alloc);
 1000c30:	fa0023ca 	blx	1009b60 <free>
		free(next);
 1000c34:	e1a00008 	mov	r0, r8
 1000c38:	fa0023c8 	blx	1009b60 <free>
	while(next != NULL) {
 1000c3c:	e59d2014 	ldr	r2, [sp, #20]
 1000c40:	e2528000 	subs	r8, r2, #0
 1000c44:	1afffff6 	bne	1000c24 <acq_prepare_triggered+0xe0>
	g_acq_state.acq_first = NULL;
 1000c48:	e59f2218 	ldr	r2, [pc, #536]	; 1000e68 <acq_prepare_triggered+0x324>
 1000c4c:	e3a08000 	mov	r8, #0
 1000c50:	e3a09000 	mov	r9, #0
	acq_free_all_alloc();

	first = malloc(sizeof(struct acq_buffer_t));
 1000c54:	e3a00018 	mov	r0, #24
	g_acq_state.acq_first = NULL;
 1000c58:	e1c280f0 	strd	r8, [r2]
	first = malloc(sizeof(struct acq_buffer_t));
 1000c5c:	fa0023bb 	blx	1009b50 <malloc>

	if(first == NULL) {
 1000c60:	e2502000 	subs	r2, r0, #0
 1000c64:	0a000078 	beq	1000e4c <acq_prepare_triggered+0x308>
		d_printf(D_ERROR, "acquire: unable to allocate %d bytes for first entry in acquisition", sizeof(struct acq_buffer_t));
		return ACQRES_MALLOC_FAIL;
	}

	error = acq_get_next_alloc(first);
 1000c68:	e58d2014 	str	r2, [sp, #20]
 1000c6c:	ebffff3d 	bl	1000968 <acq_get_next_alloc>
	if(error != ACQRES_OK) {
 1000c70:	e2508000 	subs	r8, r0, #0
 1000c74:	e59d2014 	ldr	r2, [sp, #20]
 1000c78:	1a00003e 	bne	1000d78 <acq_prepare_triggered+0x234>
		return error;
	}

	g_acq_state.acq_first = first;
	g_acq_state.acq_current = first;
	g_acq_state.pre_buffsz = pre_sz;
 1000c7c:	e59d3018 	ldr	r3, [sp, #24]

	/*
	 * Initialise the fabric configuration.
	 * Sample counters are off by 1 due to fabric design, so offset them here.
	 */
	fabcfg_write(FAB_CFG_ACQ_SIZE_A, g_acq_state.pre_sampct - 1);
 1000c80:	e2461001 	sub	r1, r6, #1
	g_acq_state.acq_first = first;
 1000c84:	e58b2850 	str	r2, [fp, #2128]	; 0x850
	fabcfg_write(FAB_CFG_ACQ_SIZE_A, g_acq_state.pre_sampct - 1);
 1000c88:	e3a00005 	mov	r0, #5
	g_acq_state.acq_first = first;
 1000c8c:	e58b2854 	str	r2, [fp, #2132]	; 0x854
	g_acq_state.acq_mode_flags = mode_flags | ACQ_MODE_TRIGGERED;
 1000c90:	e3842c01 	orr	r2, r4, #256	; 0x100
	g_acq_state.pre_buffsz = pre_sz;
 1000c94:	e58b3760 	str	r3, [fp, #1888]	; 0x760
	g_acq_state.post_buffsz = post_sz;
 1000c98:	e59d301c 	ldr	r3, [sp, #28]
	g_acq_state.acq_mode_flags = mode_flags | ACQ_MODE_TRIGGERED;
 1000c9c:	e58b275c 	str	r2, [fp, #1884]	; 0x75c
	g_acq_state.state = ACQSTATE_STOPPED;
 1000ca0:	e3a02001 	mov	r2, #1
	g_acq_state.pre_sampct = pre_sampct;
 1000ca4:	e58b6778 	str	r6, [fp, #1912]	; 0x778
	g_acq_state.post_buffsz = post_sz;
 1000ca8:	e58b3764 	str	r3, [fp, #1892]	; 0x764
	g_acq_state.num_acq_request = num_acq;
 1000cac:	e59d3010 	ldr	r3, [sp, #16]
	g_acq_state.post_sampct = post_sampct;
 1000cb0:	e58b577c 	str	r5, [fp, #1916]	; 0x77c
	g_acq_state.total_buffsz = total_sz;
 1000cb4:	e58b7768 	str	r7, [fp, #1896]	; 0x768
	g_acq_state.num_acq_request = num_acq;
 1000cb8:	e58b3770 	str	r3, [fp, #1904]	; 0x770
	g_acq_state.state = ACQSTATE_STOPPED;
 1000cbc:	e3a03000 	mov	r3, #0
 1000cc0:	e1cb20f0 	strd	r2, [fp]
	g_acq_state.num_acq_made = 0;
 1000cc4:	e58b8774 	str	r8, [fp, #1908]	; 0x774
	fabcfg_write(FAB_CFG_ACQ_SIZE_A, g_acq_state.pre_sampct - 1);
 1000cc8:	eb000463 	bl	1001e5c <fabcfg_write>
	fabcfg_write(FAB_CFG_ACQ_SIZE_B, g_acq_state.post_sampct - 1);
 1000ccc:	e59b177c 	ldr	r1, [fp, #1916]	; 0x77c
 1000cd0:	e3a00006 	mov	r0, #6
 1000cd4:	e2411001 	sub	r1, r1, #1
 1000cd8:	eb00045f 	bl	1001e5c <fabcfg_write>
	demux = 0;

	if(mode_flags & ACQ_MODE_8BIT) {
 1000cdc:	e35a0000 	cmp	sl, #0
 1000ce0:	1a00002b 	bne	1000d94 <acq_prepare_triggered+0x250>
		demux |= ADCDEMUX_8BIT;
	} else if(mode_flags & ACQ_MODE_12BIT) {
 1000ce4:	e3140002 	tst	r4, #2
 1000ce8:	0a000048 	beq	1000e10 <acq_prepare_triggered+0x2cc>
		demux |= ADCDEMUX_12BIT;
	} else if(mode_flags & ACQ_MODE_14BIT) {
		demux |= ADCDEMUX_14BIT;
	}

	if(mode_flags & ACQ_MODE_1CH) {
 1000cec:	e3140020 	tst	r4, #32
 1000cf0:	e3a00014 	mov	r0, #20
 1000cf4:	e3a01012 	mov	r1, #18
 1000cf8:	e3a02011 	mov	r2, #17
		demux |= ADCDEMUX_12BIT;
 1000cfc:	e3a0c010 	mov	ip, #16
	if(mode_flags & ACQ_MODE_1CH) {
 1000d00:	0a000029 	beq	1000dac <acq_prepare_triggered+0x268>
	} else if(mode_flags & ACQ_MODE_4CH) {
		demux |= ADCDEMUX_4CH;
	}

	g_acq_state.demux_reg = demux;
	fabcfg_write(FAB_CFG_ACQ_DEMUX_MODE, demux);
 1000d04:	e1a01002 	mov	r1, r2
 1000d08:	e3a00008 	mov	r0, #8
	g_acq_state.demux_reg = demux;
 1000d0c:	e58b2780 	str	r2, [fp, #1920]	; 0x780
	fabcfg_write(FAB_CFG_ACQ_DEMUX_MODE, demux);
 1000d10:	eb000451 	bl	1001e5c <fabcfg_write>
	fabcfg_commit();
 1000d14:	eb000455 	bl	1001e70 <fabcfg_commit>

	return ACQRES_OK;
}
 1000d18:	e1a00008 	mov	r0, r8
 1000d1c:	e28dd024 	add	sp, sp, #36	; 0x24
 1000d20:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if(pre_sz & ACQ_SAMPLES_ALIGN_8B_AMOD) {
 1000d24:	e3160007 	tst	r6, #7
 1000d28:	1a000033 	bne	1000dfc <acq_prepare_triggered+0x2b8>
		if(post_sz & ACQ_SAMPLES_ALIGN_8B_AMOD) {
 1000d2c:	e215c007 	ands	ip, r5, #7
 1000d30:	13a0c001 	movne	ip, #1
	if(mode_flags & (ACQ_MODE_12BIT | ACQ_MODE_14BIT)) {
 1000d34:	e3140006 	tst	r4, #6
			error = 1;
 1000d38:	e1a0300c 	mov	r3, ip
	if(mode_flags & (ACQ_MODE_12BIT | ACQ_MODE_14BIT)) {
 1000d3c:	0affff9e 	beq	1000bbc <acq_prepare_triggered+0x78>
		if(post_sz & ACQ_SAMPLES_ALIGN_PR_AMOD) {
 1000d40:	e3150003 	tst	r5, #3
 1000d44:	1a00001f 	bne	1000dc8 <acq_prepare_triggered+0x284>
		if(pre_sz & ACQ_SAMPLES_ALIGN_PR_AMOD) {
 1000d48:	e2062003 	and	r2, r6, #3
 1000d4c:	e1923003 	orrs	r3, r2, r3
 1000d50:	1a00001c 	bne	1000dc8 <acq_prepare_triggered+0x284>
	if(error) {
 1000d54:	e356001f 	cmp	r6, #31
 1000d58:	8355001f 	cmphi	r5, #31
 1000d5c:	9a000019 	bls	1000dc8 <acq_prepare_triggered+0x284>
		post_sz *= 4;
 1000d60:	e1a03105 	lsl	r3, r5, #2
		total_sz *= 4;
 1000d64:	e1a07107 	lsl	r7, r7, #2
		post_sz *= 4;
 1000d68:	e58d301c 	str	r3, [sp, #28]
		pre_sz *= 4;
 1000d6c:	e1a03106 	lsl	r3, r6, #2
 1000d70:	e58d3018 	str	r3, [sp, #24]
 1000d74:	eaffff9e 	b	1000bf4 <acq_prepare_triggered+0xb0>
		d_printf(D_ERROR, "acquire: unable to get allocation for first buffer");
 1000d78:	e3011074 	movw	r1, #4212	; 0x1074
 1000d7c:	e3a00004 	mov	r0, #4
 1000d80:	e3401101 	movt	r1, #257	; 0x101
 1000d84:	eb000643 	bl	1002698 <d_printf>
}
 1000d88:	e1a00008 	mov	r0, r8
 1000d8c:	e28dd024 	add	sp, sp, #36	; 0x24
 1000d90:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
 1000d94:	e3a0000c 	mov	r0, #12
 1000d98:	e3a0100a 	mov	r1, #10
 1000d9c:	e3a02009 	mov	r2, #9
		demux |= ADCDEMUX_8BIT;
 1000da0:	e3a0c008 	mov	ip, #8
	if(mode_flags & ACQ_MODE_1CH) {
 1000da4:	e3140020 	tst	r4, #32
 1000da8:	1affffd5 	bne	1000d04 <acq_prepare_triggered+0x1c0>
	} else if(mode_flags & ACQ_MODE_2CH) {
 1000dac:	e3140040 	tst	r4, #64	; 0x40
		demux |= ADCDEMUX_2CH;
 1000db0:	11a02001 	movne	r2, r1
	} else if(mode_flags & ACQ_MODE_2CH) {
 1000db4:	1affffd2 	bne	1000d04 <acq_prepare_triggered+0x1c0>
		demux |= ADCDEMUX_4CH;
 1000db8:	e3140080 	tst	r4, #128	; 0x80
 1000dbc:	01a0200c 	moveq	r2, ip
 1000dc0:	11a02000 	movne	r2, r0
 1000dc4:	eaffffce 	b	1000d04 <acq_prepare_triggered+0x1c0>
		align_mask = ACQ_SAMPLES_ALIGN_PR_AMOD;
 1000dc8:	e3a03003 	mov	r3, #3
		d_printf(D_ERROR, "acquire: pre or post buffers not aligned to required sample boundary or too small (pre=%d post=%d total_sz=%d req_align_mask=0x%08x test=0x%08x)", \
 1000dcc:	e2050007 	and	r0, r5, #7
 1000dd0:	e3001f9c 	movw	r1, #3996	; 0xf9c
 1000dd4:	e58d3004 	str	r3, [sp, #4]
 1000dd8:	e1a02006 	mov	r2, r6
 1000ddc:	e58d0008 	str	r0, [sp, #8]
 1000de0:	e1a03005 	mov	r3, r5
 1000de4:	e58d7000 	str	r7, [sp]
 1000de8:	e3401101 	movt	r1, #257	; 0x101
 1000dec:	e3a00004 	mov	r0, #4
		return ACQRES_ALIGN_FAIL;
 1000df0:	e3e08001 	mvn	r8, #1
		d_printf(D_ERROR, "acquire: pre or post buffers not aligned to required sample boundary or too small (pre=%d post=%d total_sz=%d req_align_mask=0x%08x test=0x%08x)", \
 1000df4:	eb000627 	bl	1002698 <d_printf>
		return ACQRES_ALIGN_FAIL;
 1000df8:	eaffffe2 	b	1000d88 <acq_prepare_triggered+0x244>
	if(mode_flags & (ACQ_MODE_12BIT | ACQ_MODE_14BIT)) {
 1000dfc:	e3140006 	tst	r4, #6
			error = 1;
 1000e00:	13a03001 	movne	r3, #1
	if(mode_flags & (ACQ_MODE_12BIT | ACQ_MODE_14BIT)) {
 1000e04:	1affffcd 	bne	1000d40 <acq_prepare_triggered+0x1fc>
	if(error) {
 1000e08:	e3a03007 	mov	r3, #7
 1000e0c:	eaffffee 	b	1000dcc <acq_prepare_triggered+0x288>
	} else if(mode_flags & ACQ_MODE_14BIT) {
 1000e10:	e2042004 	and	r2, r4, #4
 1000e14:	e3520000 	cmp	r2, #0
 1000e18:	03a00004 	moveq	r0, #4
 1000e1c:	13a00024 	movne	r0, #36	; 0x24
 1000e20:	03a01002 	moveq	r1, #2
 1000e24:	13a01022 	movne	r1, #34	; 0x22
 1000e28:	03a02001 	moveq	r2, #1
 1000e2c:	13a02021 	movne	r2, #33	; 0x21
 1000e30:	03a0c000 	moveq	ip, #0
 1000e34:	13a0c020 	movne	ip, #32
 1000e38:	eaffffd9 	b	1000da4 <acq_prepare_triggered+0x260>
		return ACQRES_PARAM_FAIL;
 1000e3c:	e3e08002 	mvn	r8, #2
 1000e40:	eaffffd0 	b	1000d88 <acq_prepare_triggered+0x244>
		return ACQRES_TOTAL_MALLOC_FAIL;
 1000e44:	e3e08003 	mvn	r8, #3
 1000e48:	eaffffce 	b	1000d88 <acq_prepare_triggered+0x244>
		d_printf(D_ERROR, "acquire: unable to allocate %d bytes for first entry in acquisition", sizeof(struct acq_buffer_t));
 1000e4c:	e3011030 	movw	r1, #4144	; 0x1030
 1000e50:	e3a02018 	mov	r2, #24
 1000e54:	e3401101 	movt	r1, #257	; 0x101
 1000e58:	e3a00004 	mov	r0, #4
 1000e5c:	eb00060d 	bl	1002698 <d_printf>
		return ACQRES_MALLOC_FAIL;
 1000e60:	e3e08000 	mvn	r8, #0
 1000e64:	eaffffc7 	b	1000d88 <acq_prepare_triggered+0x244>
 1000e68:	01019b10 	.word	0x01019b10

01000e6c <acq_start>:
 * 			ACQRES_NOT_IMPLEMENTED if the mode is not presently supported;
 * 			ACQRES_DMA_FAIL if DMA task could not be started;
 * 			ACQRES_SUCCESS if stop signal sent.
 */
int acq_start()
{
 1000e6c:	e92d40f0 	push	{r4, r5, r6, r7, lr}
	int error;

	if(g_acq_state.state == ACQSTATE_UNINIT) {
 1000e70:	e30942c0 	movw	r4, #37568	; 0x92c0
 1000e74:	e3404101 	movt	r4, #257	; 0x101
{
 1000e78:	e24dd00c 	sub	sp, sp, #12
	if(g_acq_state.state == ACQSTATE_UNINIT) {
 1000e7c:	e5943000 	ldr	r3, [r4]
 1000e80:	e3530000 	cmp	r3, #0
 1000e84:	0a00004d 	beq	1000fc0 <acq_start+0x154>
	if(!(g_acq_state.state == ACQSTATE_STOPPED || g_acq_state.state == ACQSTATE_DONE)) {
		return ACQRES_NOT_STOPPED;
	}
#endif

	if(g_acq_state.acq_mode_flags & ACQ_MODE_TRIGGERED) {
 1000e88:	e594375c 	ldr	r3, [r4, #1884]	; 0x75c
 1000e8c:	e3130c01 	tst	r3, #256	; 0x100
 1000e90:	0a000041 	beq	1000f9c <acq_start+0x130>
		// TODO: Determine if this is strictly necessary!
		//XAxiDma_IntrDisable(&g_acq_state.dma, XAXIDMA_IRQ_ALL_MASK, XAXIDMA_DEVICE_TO_DMA);
		//XAxiDma_IntrEnable(&g_acq_state.dma, (XAXIDMA_IRQ_IOC_MASK | XAXIDMA_IRQ_ERROR_MASK), XAXIDMA_DEVICE_TO_DMA);
		//XAxiDma_IntrEnable(&g_acq_state.dma, XAXIDMA_IRQ_ALL_MASK, XAXIDMA_DEVICE_TO_DMA);
		//XAxiDma_IntrDisable(&g_acq_state.dma, XAXIDMA_IRQ_ALL_MASK, XAXIDMA_DEVICE_TO_DMA);
		XAxiDma_IntrEnable(&g_acq_state.dma, XAXIDMA_IRQ_ALL_MASK, XAXIDMA_DEVICE_TO_DMA);
 1000e94:	e5942008 	ldr	r2, [r4, #8]
		d_printf(D_WARN, "SR_RX_Reg=0x%08x", XAxiDma_ReadReg(g_acq_state.dma.RegBase, XAXIDMA_SR_OFFSET + XAXIDMA_RX_OFFSET));
		d_printf(D_WARN, "CR_TX_Reg=0x%08x", XAxiDma_ReadReg(g_acq_state.dma.RegBase, XAXIDMA_CR_OFFSET));
		d_printf(D_WARN, "CR_RX_Reg=0x%08x", XAxiDma_ReadReg(g_acq_state.dma.RegBase, XAXIDMA_CR_OFFSET + XAXIDMA_RX_OFFSET));
		*/

		Xil_DCacheInvalidateRange((INTPTR)g_acq_state.acq_current->buff_acq, g_acq_state.total_buffsz);
 1000e98:	e5941854 	ldr	r1, [r4, #2132]	; 0x854
	return *(volatile u32 *) Addr;
 1000e9c:	e5923030 	ldr	r3, [r2, #48]	; 0x30
 1000ea0:	e5910008 	ldr	r0, [r1, #8]
		XAxiDma_IntrEnable(&g_acq_state.dma, XAXIDMA_IRQ_ALL_MASK, XAXIDMA_DEVICE_TO_DMA);
 1000ea4:	e3833a07 	orr	r3, r3, #28672	; 0x7000
	*LocalAddr = Value;
 1000ea8:	e5823030 	str	r3, [r2, #48]	; 0x30
		Xil_DCacheInvalidateRange((INTPTR)g_acq_state.acq_current->buff_acq, g_acq_state.total_buffsz);
 1000eac:	e5941768 	ldr	r1, [r4, #1896]	; 0x768
 1000eb0:	eb0018c2 	bl	10071c0 <Xil_DCacheInvalidateRange>
		error = XAxiDma_SimpleTransfer(&g_acq_state.dma, (uint32_t)g_acq_state.acq_current->buff_acq, \
 1000eb4:	e5941854 	ldr	r1, [r4, #2132]	; 0x854
 1000eb8:	e3a03001 	mov	r3, #1
 1000ebc:	e5942760 	ldr	r2, [r4, #1888]	; 0x760
 1000ec0:	e2840008 	add	r0, r4, #8
 1000ec4:	e5911008 	ldr	r1, [r1, #8]
 1000ec8:	eb000a43 	bl	10037dc <XAxiDma_SimpleTransfer>
				g_acq_state.pre_buffsz, XAXIDMA_DEVICE_TO_DMA);

		if(error != XST_SUCCESS) {
 1000ecc:	e2505000 	subs	r5, r0, #0
 1000ed0:	1a000033 	bne	1000fa4 <acq_start+0x138>
 1000ed4:	e3a03a0a 	mov	r3, #40960	; 0xa000
 1000ed8:	e3a01000 	mov	r1, #0
 1000edc:	e3a02040 	mov	r2, #64	; 0x40
 1000ee0:	e34e3000 	movt	r3, #57344	; 0xe000
 1000ee4:	e34f1dff 	movt	r1, #65023	; 0xfdff
		d_printf(D_EXINFO, "current_buff_acq: 0x%08x", (INTPTR)g_acq_state.acq_current->buff_acq);
		d_printf(D_EXINFO, "total_buffsz:     0x%08x", g_acq_state.total_buffsz);
		*/

		// Set the state machine
		g_acq_state.state = ACQSTATE_PREP;
 1000ee8:	e3a06002 	mov	r6, #2
 1000eec:	e3a07001 	mov	r7, #1
 1000ef0:	e34f2fbf 	movt	r2, #65471	; 0xffbf
 1000ef4:	e1c460f0 	strd	r6, [r4]
 1000ef8:	e5831010 	str	r1, [r3, #16]
 1000efc:	e5832010 	str	r2, [r3, #16]
	for(i = 0; i < 20; i++) {
 1000f00:	e58d5004 	str	r5, [sp, #4]
 1000f04:	e59d3004 	ldr	r3, [sp, #4]
 1000f08:	e3530013 	cmp	r3, #19
 1000f0c:	ca000006 	bgt	1000f2c <acq_start+0xc0>
		asm __volatile__("nop");
 1000f10:	e320f000 	nop	{0}
	for(i = 0; i < 20; i++) {
 1000f14:	e59d3004 	ldr	r3, [sp, #4]
 1000f18:	e2833001 	add	r3, r3, #1
 1000f1c:	e58d3004 	str	r3, [sp, #4]
 1000f20:	e59d3004 	ldr	r3, [sp, #4]
 1000f24:	e3530013 	cmp	r3, #19
 1000f28:	dafffff8 	ble	1000f10 <acq_start+0xa4>
	while(XGpioPs_ReadPin(&g_hal.xgpio_ps, ACQ_EMIO_FIFO_OVERRUN)) ;
 1000f2c:	e59f4094 	ldr	r4, [pc, #148]	; 1000fc8 <acq_start+0x15c>
 1000f30:	e3a03a0a 	mov	r3, #40960	; 0xa000
 1000f34:	e3a02000 	mov	r2, #0
 1000f38:	e34e3000 	movt	r3, #57344	; 0xe000
 1000f3c:	e34f2fbf 	movt	r2, #65471	; 0xffbf
 1000f40:	e5832010 	str	r2, [r3, #16]
 1000f44:	e3a01042 	mov	r1, #66	; 0x42
 1000f48:	e1a00004 	mov	r0, r4
 1000f4c:	eb000f9e 	bl	1004dcc <XGpioPs_ReadPin>
 1000f50:	e3500000 	cmp	r0, #0
 1000f54:	1afffffa 	bne	1000f44 <acq_start+0xd8>
 1000f58:	e3a03a0a 	mov	r3, #40960	; 0xa000
 1000f5c:	e3a0c000 	mov	ip, #0
 1000f60:	e3a00001 	mov	r0, #1
 1000f64:	e3a01020 	mov	r1, #32
 1000f68:	e3a02b01 	mov	r2, #1024	; 0x400
 1000f6c:	e34e3000 	movt	r3, #57344	; 0xe000
 1000f70:	e34fcffd 	movt	ip, #65533	; 0xfffd
 1000f74:	e34f0ffe 	movt	r0, #65534	; 0xfffe
 1000f78:	e34f1fdf 	movt	r1, #65503	; 0xffdf
 1000f7c:	e34f2bff 	movt	r2, #64511	; 0xfbff
 1000f80:	e583c010 	str	ip, [r3, #16]
 1000f84:	e5830010 	str	r0, [r3, #16]
 1000f88:	e5831010 	str	r1, [r3, #16]
 1000f8c:	e5832010 	str	r2, [r3, #16]

		return ACQRES_OK;
	} else {
		return ACQRES_NOT_IMPLEMENTED;
	}
}
 1000f90:	e1a00005 	mov	r0, r5
 1000f94:	e28dd00c 	add	sp, sp, #12
 1000f98:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
		return ACQRES_NOT_IMPLEMENTED;
 1000f9c:	e3e05006 	mvn	r5, #6
 1000fa0:	eafffffa 	b	1000f90 <acq_start+0x124>
			d_printf(D_ERROR, "acquire: unable to start transfer, error %d", error);
 1000fa4:	e30110a8 	movw	r1, #4264	; 0x10a8
 1000fa8:	e1a02005 	mov	r2, r5
 1000fac:	e3401101 	movt	r1, #257	; 0x101
 1000fb0:	e3a00004 	mov	r0, #4
 1000fb4:	eb0005b7 	bl	1002698 <d_printf>
			return ACQRES_DMA_FAIL;
 1000fb8:	e3e05004 	mvn	r5, #4
 1000fbc:	eafffff3 	b	1000f90 <acq_start+0x124>
		return ACQRES_NOT_INITIALISED;
 1000fc0:	e3e05005 	mvn	r5, #5
 1000fc4:	eafffff1 	b	1000f90 <acq_start+0x124>
 1000fc8:	01019b3c 	.word	0x01019b3c

01000fcc <_acq_irq_rx_handler>:
{
 1000fcc:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
	g_acq_state.stats.num_irqs++;
 1000fd0:	e30942c0 	movw	r4, #37568	; 0x92c0
	status = XAxiDma_BdRingGetIrq(bd_ring);
 1000fd4:	e590c000 	ldr	ip, [r0]
	g_acq_state.stats.num_irqs++;
 1000fd8:	e3404101 	movt	r4, #257	; 0x101
 1000fdc:	e3a05a07 	mov	r5, #28672	; 0x7000
{
 1000fe0:	e24dd010 	sub	sp, sp, #16
	g_acq_state.stats.num_irqs++;
 1000fe4:	e59437d0 	ldr	r3, [r4, #2000]	; 0x7d0
	return *(volatile u32 *) Addr;
 1000fe8:	e59c1004 	ldr	r1, [ip, #4]
 1000fec:	e59407d4 	ldr	r0, [r4, #2004]	; 0x7d4
 1000ff0:	e2933001 	adds	r3, r3, #1
	XAxiDma_IntrAckIrq(&g_acq_state.dma, XAXIDMA_IRQ_ALL_MASK, XAXIDMA_DMA_TO_DEVICE);
 1000ff4:	e594e008 	ldr	lr, [r4, #8]
	g_acq_state.stats.num_irqs++;
 1000ff8:	e58437d0 	str	r3, [r4, #2000]	; 0x7d0
	status = XAxiDma_BdRingGetIrq(bd_ring);
 1000ffc:	e0013005 	and	r3, r1, r5
	g_acq_state.stats.num_irqs++;
 1001000:	e2a00000 	adc	r0, r0, #0
	if(status & XAXIDMA_IRQ_ERROR_MASK) {
 1001004:	e2116901 	ands	r6, r1, #16384	; 0x4000
	g_acq_state.stats.num_irqs++;
 1001008:	e58407d4 	str	r0, [r4, #2004]	; 0x7d4
	*LocalAddr = Value;
 100100c:	e58e5004 	str	r5, [lr, #4]
 1001010:	e58c3004 	str	r3, [ip, #4]
	if(status & XAXIDMA_IRQ_ERROR_MASK) {
 1001014:	1a00000e 	bne	1001054 <_acq_irq_rx_handler+0x88>
	if(status & XAXIDMA_IRQ_IOC_MASK) {
 1001018:	e3110a01 	tst	r1, #4096	; 0x1000
 100101c:	0a000006 	beq	100103c <_acq_irq_rx_handler+0x70>
		switch(g_acq_state.sub_state) {
 1001020:	e5943004 	ldr	r3, [r4, #4]
 1001024:	e3530002 	cmp	r3, #2
 1001028:	0a000092 	beq	1001278 <_acq_irq_rx_handler+0x2ac>
 100102c:	e3530003 	cmp	r3, #3
 1001030:	0a000057 	beq	1001194 <_acq_irq_rx_handler+0x1c8>
 1001034:	e3530001 	cmp	r3, #1
 1001038:	0a000013 	beq	100108c <_acq_irq_rx_handler+0xc0>
}
 100103c:	e28dd010 	add	sp, sp, #16
 1001040:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
					d_printf(D_ERROR, "acquire: PL reports not done, but DMA complete!");
 1001044:	e3011108 	movw	r1, #4360	; 0x1108
 1001048:	e3a00004 	mov	r0, #4
 100104c:	e3401101 	movt	r1, #257	; 0x101
 1001050:	eb000590 	bl	1002698 <d_printf>
	g_acq_state.stats.num_err_total++;
 1001054:	e2842e7b 	add	r2, r4, #1968	; 0x7b0
 1001058:	e59437a8 	ldr	r3, [r4, #1960]	; 0x7a8
 100105c:	e5121004 	ldr	r1, [r2, #-4]
	g_acq_state.state = ACQSTATE_UNINIT;
 1001060:	e1a00004 	mov	r0, r4
 1001064:	e3a05000 	mov	r5, #0
 1001068:	e3a04000 	mov	r4, #0
	g_acq_state.stats.num_err_total++;
 100106c:	e2933001 	adds	r3, r3, #1
	g_acq_state.state = ACQSTATE_UNINIT;
 1001070:	e0c040f8 	strd	r4, [r0], #8
	g_acq_state.stats.num_err_total++;
 1001074:	e2a11000 	adc	r1, r1, #0
 1001078:	e5023008 	str	r3, [r2, #-8]
 100107c:	e5021004 	str	r1, [r2, #-4]
}
 1001080:	e28dd010 	add	sp, sp, #16
 1001084:	e8bd41f0 	pop	{r4, r5, r6, r7, r8, lr}
	XAxiDma_Reset(&g_acq_state.dma);
 1001088:	ea000821 	b	1003114 <XAxiDma_Reset>
				error = XAxiDma_SimpleTransfer(&g_acq_state.dma, (uint32_t)g_acq_state.acq_current->buff_acq, \
 100108c:	e594c854 	ldr	ip, [r4, #2132]	; 0x854
 1001090:	e3a01000 	mov	r1, #0
 1001094:	e1a02001 	mov	r2, r1
 1001098:	e3a05a0a 	mov	r5, #40960	; 0xa000
 100109c:	e34e5000 	movt	r5, #57344	; 0xe000
 10010a0:	e34f1dff 	movt	r1, #65023	; 0xfdff
 10010a4:	e34f2bff 	movt	r2, #64511	; 0xfbff
 10010a8:	e5851010 	str	r1, [r5, #16]
 10010ac:	e2840008 	add	r0, r4, #8
 10010b0:	e5852010 	str	r2, [r5, #16]
 10010b4:	e59c1008 	ldr	r1, [ip, #8]
 10010b8:	e5942760 	ldr	r2, [r4, #1888]	; 0x760
 10010bc:	eb0009c6 	bl	10037dc <XAxiDma_SimpleTransfer>
				if(error != XST_SUCCESS) {
 10010c0:	e2506000 	subs	r6, r0, #0
 10010c4:	1a00011d 	bne	1001540 <_acq_irq_rx_handler+0x574>
				if(XGpioPs_ReadPin(&g_hal.xgpio_ps, ACQ_EMIO_FIFO_OVERRUN)) {
 10010c8:	e3a01042 	mov	r1, #66	; 0x42
 10010cc:	e59f06d8 	ldr	r0, [pc, #1752]	; 10017ac <_acq_irq_rx_handler+0x7e0>
 10010d0:	eb000f3d 	bl	1004dcc <XGpioPs_ReadPin>
 10010d4:	e3500000 	cmp	r0, #0
					g_acq_state.state = ACQSTATE_WAIT_TRIG;
 10010d8:	03a02003 	moveq	r2, #3
 10010dc:	03a03002 	moveq	r3, #2
 10010e0:	01c420f0 	strdeq	r2, [r4]
				if(XGpioPs_ReadPin(&g_hal.xgpio_ps, ACQ_EMIO_FIFO_OVERRUN)) {
 10010e4:	1a0000f1 	bne	10014b0 <_acq_irq_rx_handler+0x4e4>
				g_acq_state.stats.num_samples += g_acq_state.pre_buffsz;
 10010e8:	e59f26c0 	ldr	r2, [pc, #1728]	; 10017b0 <_acq_irq_rx_handler+0x7e4>
 10010ec:	e3a03a0a 	mov	r3, #40960	; 0xa000
 10010f0:	e3a00000 	mov	r0, #0
 10010f4:	e3a01b01 	mov	r1, #1024	; 0x400
 10010f8:	e34e3000 	movt	r3, #57344	; 0xe000
 10010fc:	e34f0fdf 	movt	r0, #65503	; 0xffdf
 1001100:	e34f1bff 	movt	r1, #64511	; 0xfbff
 1001104:	e5830010 	str	r0, [r3, #16]
 1001108:	e5831010 	str	r1, [r3, #16]
 100110c:	e3a06000 	mov	r6, #0
 1001110:	e5943760 	ldr	r3, [r4, #1888]	; 0x760
 1001114:	e1a0e002 	mov	lr, r2
 1001118:	e5921000 	ldr	r1, [r2]
				g_acq_state.stats.num_acq_total++;
 100111c:	e242c020 	sub	ip, r2, #32
				g_acq_state.stats.num_samples += g_acq_state.pre_buffsz;
 1001120:	e5920004 	ldr	r0, [r2, #4]
 1001124:	e0911003 	adds	r1, r1, r3
 1001128:	e1a04001 	mov	r4, r1
 100112c:	e0a01006 	adc	r1, r0, r6
 1001130:	e1a05001 	mov	r5, r1
				g_acq_state.stats.num_pre_fill_total++;
 1001134:	e2420010 	sub	r0, r2, #16
				g_acq_state.stats.num_samples += g_acq_state.pre_buffsz;
 1001138:	e0ce41f0 	strd	r4, [lr], #16
				g_acq_state.stats.num_samples_raw += g_acq_state.pre_buffsz;
 100113c:	e91e0014 	ldmdb	lr, {r2, r4}
				g_acq_state.stats.num_acq_total++;
 1001140:	e51c1008 	ldr	r1, [ip, #-8]
 1001144:	e51c5004 	ldr	r5, [ip, #-4]
				g_acq_state.stats.num_samples_raw += g_acq_state.pre_buffsz;
 1001148:	e0923003 	adds	r3, r2, r3
				g_acq_state.stats.num_pre_total++;
 100114c:	e59c2000 	ldr	r2, [ip]
				g_acq_state.stats.num_samples_raw += g_acq_state.pre_buffsz;
 1001150:	e0a46006 	adc	r6, r4, r6
 1001154:	e50e3008 	str	r3, [lr, #-8]
				g_acq_state.stats.num_pre_total++;
 1001158:	e59c4004 	ldr	r4, [ip, #4]
				g_acq_state.stats.num_acq_total++;
 100115c:	e2911001 	adds	r1, r1, #1
				g_acq_state.stats.num_pre_fill_total++;
 1001160:	e5103008 	ldr	r3, [r0, #-8]
				g_acq_state.stats.num_acq_total++;
 1001164:	e2a55000 	adc	r5, r5, #0
				g_acq_state.stats.num_samples_raw += g_acq_state.pre_buffsz;
 1001168:	e50e6004 	str	r6, [lr, #-4]
				g_acq_state.stats.num_pre_total++;
 100116c:	e2922001 	adds	r2, r2, #1
				g_acq_state.stats.num_pre_fill_total++;
 1001170:	e510e004 	ldr	lr, [r0, #-4]
				g_acq_state.stats.num_pre_total++;
 1001174:	e2a44000 	adc	r4, r4, #0
				g_acq_state.stats.num_pre_fill_total++;
 1001178:	e2933001 	adds	r3, r3, #1
				g_acq_state.stats.num_acq_total++;
 100117c:	e90c0022 	stmdb	ip, {r1, r5}
				g_acq_state.stats.num_pre_total++;
 1001180:	e88c0014 	stm	ip, {r2, r4}
				g_acq_state.stats.num_pre_fill_total++;
 1001184:	e2ae1000 	adc	r1, lr, #0
 1001188:	e5003008 	str	r3, [r0, #-8]
 100118c:	e5001004 	str	r1, [r0, #-4]
				break;
 1001190:	eaffffa9 	b	100103c <_acq_irq_rx_handler+0x70>
				g_acq_state.state = ACQSTATE_RUNNING;
 1001194:	e3a02004 	mov	r2, #4
 1001198:	e3a03004 	mov	r3, #4
				if(!XGpioPs_ReadPin(&g_hal.xgpio_ps, ACQ_EMIO_DONE)) {
 100119c:	e3a01038 	mov	r1, #56	; 0x38
 10011a0:	e59f0604 	ldr	r0, [pc, #1540]	; 10017ac <_acq_irq_rx_handler+0x7e0>
				g_acq_state.state = ACQSTATE_RUNNING;
 10011a4:	e1c420f0 	strd	r2, [r4]
				if(!XGpioPs_ReadPin(&g_hal.xgpio_ps, ACQ_EMIO_DONE)) {
 10011a8:	eb000f07 	bl	1004dcc <XGpioPs_ReadPin>
 10011ac:	e3500000 	cmp	r0, #0
 10011b0:	0affffa3 	beq	1001044 <_acq_irq_rx_handler+0x78>
 10011b4:	e3a02000 	mov	r2, #0
				g_acq_state.acq_current->flags |= ACQBUF_FLAG_PKT_DONE;
 10011b8:	e5948854 	ldr	r8, [r4, #2132]	; 0x854
 10011bc:	e1a03002 	mov	r3, r2
 10011c0:	e3a05a0a 	mov	r5, #40960	; 0xa000
 10011c4:	e3a00020 	mov	r0, #32
 10011c8:	e34e5000 	movt	r5, #57344	; 0xe000
 10011cc:	e34f0fdf 	movt	r0, #65503	; 0xffdf
 10011d0:	e34f2ffe 	movt	r2, #65534	; 0xfffe
 10011d4:	e34f3bff 	movt	r3, #64511	; 0xfbff
 10011d8:	e5850010 	str	r0, [r5, #16]
 10011dc:	e5852010 	str	r2, [r5, #16]
				g_acq_state.stats.num_samples_raw += g_acq_state.post_buffsz;
 10011e0:	e3a0c000 	mov	ip, #0
 10011e4:	e5853010 	str	r3, [r5, #16]
 10011e8:	e59427b8 	ldr	r2, [r4, #1976]	; 0x7b8
 10011ec:	e5940764 	ldr	r0, [r4, #1892]	; 0x764
				g_acq_state.acq_current->flags |= ACQBUF_FLAG_PKT_DONE;
 10011f0:	e1d831b0 	ldrh	r3, [r8, #16]
				g_acq_state.stats.num_samples_raw += g_acq_state.post_buffsz;
 10011f4:	e594e7bc 	ldr	lr, [r4, #1980]	; 0x7bc
 10011f8:	e0922000 	adds	r2, r2, r0
 10011fc:	e58427b8 	str	r2, [r4, #1976]	; 0x7b8
 1001200:	e0aee00c 	adc	lr, lr, ip
				if(g_acq_state.acq_current->flags & ACQBUF_FLAG_PKT_OVERRUN) {
 1001204:	e2137002 	ands	r7, r3, #2
				g_acq_state.acq_current->flags |= ACQBUF_FLAG_PKT_DONE;
 1001208:	e3833001 	orr	r3, r3, #1
				g_acq_state.stats.num_samples_raw += g_acq_state.post_buffsz;
 100120c:	e584e7bc 	str	lr, [r4, #1980]	; 0x7bc
				g_acq_state.acq_current->flags |= ACQBUF_FLAG_PKT_DONE;
 1001210:	e1c831b0 	strh	r3, [r8, #16]
				if(g_acq_state.acq_current->flags & ACQBUF_FLAG_PKT_OVERRUN) {
 1001214:	1a000118 	bne	100167c <_acq_irq_rx_handler+0x6b0>
					g_acq_state.stats.num_samples += g_acq_state.post_buffsz;
 1001218:	e2846e7b 	add	r6, r4, #1968	; 0x7b0
					g_acq_state.num_acq_made++;
 100121c:	e5942774 	ldr	r2, [r4, #1908]	; 0x774
					g_acq_state.stats.num_samples += g_acq_state.post_buffsz;
 1001220:	e5963000 	ldr	r3, [r6]
 1001224:	e5961004 	ldr	r1, [r6, #4]
					if(g_acq_state.num_acq_made == g_acq_state.num_acq_request) {
 1001228:	e594e770 	ldr	lr, [r4, #1904]	; 0x770
					g_acq_state.num_acq_made++;
 100122c:	e2822001 	add	r2, r2, #1
					g_acq_state.stats.num_samples += g_acq_state.post_buffsz;
 1001230:	e0930000 	adds	r0, r3, r0
					g_acq_state.num_acq_made++;
 1001234:	e5842774 	str	r2, [r4, #1908]	; 0x774
					g_acq_state.stats.num_samples += g_acq_state.post_buffsz;
 1001238:	e0a1c00c 	adc	ip, r1, ip
 100123c:	e5860000 	str	r0, [r6]
					if(g_acq_state.num_acq_made == g_acq_state.num_acq_request) {
 1001240:	e152000e 	cmp	r2, lr
					g_acq_state.stats.num_samples += g_acq_state.post_buffsz;
 1001244:	e586c004 	str	ip, [r6, #4]
					if(g_acq_state.num_acq_made == g_acq_state.num_acq_request) {
 1001248:	1a000040 	bne	1001350 <_acq_irq_rx_handler+0x384>
						g_acq_state.state = ACQSTATE_STOPPED;
 100124c:	e3a02001 	mov	r2, #1
 1001250:	e3a03005 	mov	r3, #5
 1001254:	e1c420f0 	strd	r2, [r4]
				g_acq_state.stats.num_post_total++;
 1001258:	e59f2554 	ldr	r2, [pc, #1364]	; 10017b4 <_acq_irq_rx_handler+0x7e8>
 100125c:	e5923000 	ldr	r3, [r2]
 1001260:	e5921004 	ldr	r1, [r2, #4]
 1001264:	e2933001 	adds	r3, r3, #1
 1001268:	e2a11000 	adc	r1, r1, #0
 100126c:	e5823000 	str	r3, [r2]
 1001270:	e5821004 	str	r1, [r2, #4]
				break;
 1001274:	eaffff70 	b	100103c <_acq_irq_rx_handler+0x70>
				if(XGpioPs_ReadPin(&g_hal.xgpio_ps, ACQ_EMIO_HAVE_TRIG)) {
 1001278:	e3a0103d 	mov	r1, #61	; 0x3d
 100127c:	e59f0528 	ldr	r0, [pc, #1320]	; 10017ac <_acq_irq_rx_handler+0x7e0>
 1001280:	eb000ed1 	bl	1004dcc <XGpioPs_ReadPin>
 1001284:	e3500000 	cmp	r0, #0
 1001288:	1a0000bf 	bne	100158c <_acq_irq_rx_handler+0x5c0>
	while(XGpioPs_ReadPin(&g_hal.xgpio_ps, ACQ_EMIO_DONE)) ;
 100128c:	e59f5518 	ldr	r5, [pc, #1304]	; 10017ac <_acq_irq_rx_handler+0x7e0>
 1001290:	e3a03a0a 	mov	r3, #40960	; 0xa000
 1001294:	e3a02000 	mov	r2, #0
 1001298:	e34e3000 	movt	r3, #57344	; 0xe000
 100129c:	e34f2bff 	movt	r2, #64511	; 0xfbff
 10012a0:	e5832010 	str	r2, [r3, #16]
 10012a4:	e3a01038 	mov	r1, #56	; 0x38
 10012a8:	e1a00005 	mov	r0, r5
 10012ac:	eb000ec6 	bl	1004dcc <XGpioPs_ReadPin>
 10012b0:	e2506000 	subs	r6, r0, #0
 10012b4:	1afffffa 	bne	10012a4 <_acq_irq_rx_handler+0x2d8>
					error = XAxiDma_SimpleTransfer(&g_acq_state.dma, (uint32_t)g_acq_state.acq_current->buff_acq, \
 10012b8:	e5941854 	ldr	r1, [r4, #2132]	; 0x854
 10012bc:	e3a03001 	mov	r3, #1
 10012c0:	e5942760 	ldr	r2, [r4, #1888]	; 0x760
 10012c4:	e59f04ec 	ldr	r0, [pc, #1260]	; 10017b8 <_acq_irq_rx_handler+0x7ec>
 10012c8:	e5911008 	ldr	r1, [r1, #8]
 10012cc:	eb000942 	bl	10037dc <XAxiDma_SimpleTransfer>
					if(XGpioPs_ReadPin(&g_hal.xgpio_ps, ACQ_EMIO_FIFO_OVERRUN)) {
 10012d0:	e3a01042 	mov	r1, #66	; 0x42
					error = XAxiDma_SimpleTransfer(&g_acq_state.dma, (uint32_t)g_acq_state.acq_current->buff_acq, \
 10012d4:	e1a07000 	mov	r7, r0
					if(XGpioPs_ReadPin(&g_hal.xgpio_ps, ACQ_EMIO_FIFO_OVERRUN)) {
 10012d8:	e59f04cc 	ldr	r0, [pc, #1228]	; 10017ac <_acq_irq_rx_handler+0x7e0>
 10012dc:	eb000eba 	bl	1004dcc <XGpioPs_ReadPin>
 10012e0:	e3500000 	cmp	r0, #0
 10012e4:	1a00004a 	bne	1001414 <_acq_irq_rx_handler+0x448>
					if(error != XST_SUCCESS) {
 10012e8:	e3570000 	cmp	r7, #0
 10012ec:	1a000114 	bne	1001744 <_acq_irq_rx_handler+0x778>
					g_acq_state.stats.num_samples_raw += g_acq_state.pre_buffsz;
 10012f0:	e59f14c4 	ldr	r1, [pc, #1220]	; 10017bc <_acq_irq_rx_handler+0x7f0>
 10012f4:	e3a03a0a 	mov	r3, #40960	; 0xa000
 10012f8:	e3a02b01 	mov	r2, #1024	; 0x400
 10012fc:	e34e3000 	movt	r3, #57344	; 0xe000
 1001300:	e34f2bff 	movt	r2, #64511	; 0xfbff
 1001304:	e5832010 	str	r2, [r3, #16]
 1001308:	e14120d8 	ldrd	r2, [r1, #-8]
 100130c:	e5940760 	ldr	r0, [r4, #1888]	; 0x760
 1001310:	e0924000 	adds	r4, r2, r0
 1001314:	e2a35000 	adc	r5, r3, #0
 1001318:	e14140f8 	strd	r4, [r1, #-8]
				g_acq_state.stats.num_acq_total++;
 100131c:	e59f349c 	ldr	r3, [pc, #1180]	; 10017c0 <_acq_irq_rx_handler+0x7f4>
 1001320:	e9131002 	ldmdb	r3, {r1, ip}
				g_acq_state.stats.num_pre_total++;
 1001324:	e5932000 	ldr	r2, [r3]
 1001328:	e5930004 	ldr	r0, [r3, #4]
				g_acq_state.stats.num_acq_total++;
 100132c:	e2911001 	adds	r1, r1, #1
 1001330:	e2acc000 	adc	ip, ip, #0
				g_acq_state.stats.num_pre_total++;
 1001334:	e2922001 	adds	r2, r2, #1
				g_acq_state.stats.num_acq_total++;
 1001338:	e5031008 	str	r1, [r3, #-8]
				g_acq_state.stats.num_pre_total++;
 100133c:	e2a01000 	adc	r1, r0, #0
				g_acq_state.stats.num_acq_total++;
 1001340:	e503c004 	str	ip, [r3, #-4]
				g_acq_state.stats.num_pre_total++;
 1001344:	e5832000 	str	r2, [r3]
 1001348:	e5831004 	str	r1, [r3, #4]
				break;
 100134c:	eaffff3a 	b	100103c <_acq_irq_rx_handler+0x70>
						error = acq_append_next_alloc();
 1001350:	ebfffdb5 	bl	1000a2c <acq_append_next_alloc>
						d_printf(D_EXINFO, "acquire: alloc in IRQ %d", error);
 1001354:	e301116c 	movw	r1, #4460	; 0x116c
 1001358:	e1a02000 	mov	r2, r0
 100135c:	e3401101 	movt	r1, #257	; 0x101
 1001360:	e3a00001 	mov	r0, #1
 1001364:	eb0004cb 	bl	1002698 <d_printf>
 1001368:	e3a03040 	mov	r3, #64	; 0x40
 100136c:	e34f3fbf 	movt	r3, #65471	; 0xffbf
 1001370:	e5853010 	str	r3, [r5, #16]
	for(i = 0; i < 20; i++) {
 1001374:	e58d700c 	str	r7, [sp, #12]
 1001378:	e59d300c 	ldr	r3, [sp, #12]
 100137c:	e3530013 	cmp	r3, #19
 1001380:	ca000006 	bgt	10013a0 <_acq_irq_rx_handler+0x3d4>
		asm __volatile__("nop");
 1001384:	e320f000 	nop	{0}
	for(i = 0; i < 20; i++) {
 1001388:	e59d300c 	ldr	r3, [sp, #12]
 100138c:	e2833001 	add	r3, r3, #1
 1001390:	e58d300c 	str	r3, [sp, #12]
 1001394:	e59d300c 	ldr	r3, [sp, #12]
 1001398:	e3530013 	cmp	r3, #19
 100139c:	dafffff8 	ble	1001384 <_acq_irq_rx_handler+0x3b8>
	while(XGpioPs_ReadPin(&g_hal.xgpio_ps, ACQ_EMIO_FIFO_OVERRUN)) ;
 10013a0:	e59f5404 	ldr	r5, [pc, #1028]	; 10017ac <_acq_irq_rx_handler+0x7e0>
 10013a4:	e3a03a0a 	mov	r3, #40960	; 0xa000
 10013a8:	e3a02000 	mov	r2, #0
 10013ac:	e34e3000 	movt	r3, #57344	; 0xe000
 10013b0:	e34f2fbf 	movt	r2, #65471	; 0xffbf
 10013b4:	e5832010 	str	r2, [r3, #16]
 10013b8:	e3a01042 	mov	r1, #66	; 0x42
 10013bc:	e1a00005 	mov	r0, r5
 10013c0:	eb000e81 	bl	1004dcc <XGpioPs_ReadPin>
 10013c4:	e3500000 	cmp	r0, #0
 10013c8:	1afffffa 	bne	10013b8 <_acq_irq_rx_handler+0x3ec>
						error = acq_start();
 10013cc:	ebfffea6 	bl	1000e6c <acq_start>
						if(error != ACQRES_OK) {
 10013d0:	e2502000 	subs	r2, r0, #0
 10013d4:	0affff9f 	beq	1001258 <_acq_irq_rx_handler+0x28c>
							d_printf(D_ERROR, "acquire: unable to start next transfer, error %d", error);
 10013d8:	e3011188 	movw	r1, #4488	; 0x1188
 10013dc:	e3a00004 	mov	r0, #4
 10013e0:	e3401101 	movt	r1, #257	; 0x101
 10013e4:	eb0004ab 	bl	1002698 <d_printf>
	g_acq_state.stats.num_err_total++;
 10013e8:	e5163008 	ldr	r3, [r6, #-8]
	g_acq_state.state = ACQSTATE_UNINIT;
 10013ec:	e3a00000 	mov	r0, #0
	g_acq_state.stats.num_err_total++;
 10013f0:	e5162004 	ldr	r2, [r6, #-4]
	g_acq_state.state = ACQSTATE_UNINIT;
 10013f4:	e3a01000 	mov	r1, #0
 10013f8:	e1c400f0 	strd	r0, [r4]
	g_acq_state.stats.num_err_total++;
 10013fc:	e2933001 	adds	r3, r3, #1
	XAxiDma_Reset(&g_acq_state.dma);
 1001400:	e59f03b0 	ldr	r0, [pc, #944]	; 10017b8 <_acq_irq_rx_handler+0x7ec>
	g_acq_state.stats.num_err_total++;
 1001404:	e2a22000 	adc	r2, r2, #0
 1001408:	e5063008 	str	r3, [r6, #-8]
 100140c:	e5062004 	str	r2, [r6, #-4]
 1001410:	eaffff1a 	b	1001080 <_acq_irq_rx_handler+0xb4>
 1001414:	e3a03a0a 	mov	r3, #40960	; 0xa000
 1001418:	e3a02040 	mov	r2, #64	; 0x40
 100141c:	e34e3000 	movt	r3, #57344	; 0xe000
 1001420:	e34f2fbf 	movt	r2, #65471	; 0xffbf
 1001424:	e5832010 	str	r2, [r3, #16]
	for(i = 0; i < 20; i++) {
 1001428:	e58d6004 	str	r6, [sp, #4]
 100142c:	e59d3004 	ldr	r3, [sp, #4]
 1001430:	e3530013 	cmp	r3, #19
 1001434:	ca000006 	bgt	1001454 <_acq_irq_rx_handler+0x488>
		asm __volatile__("nop");
 1001438:	e320f000 	nop	{0}
	for(i = 0; i < 20; i++) {
 100143c:	e59d3004 	ldr	r3, [sp, #4]
 1001440:	e2833001 	add	r3, r3, #1
 1001444:	e58d3004 	str	r3, [sp, #4]
 1001448:	e59d3004 	ldr	r3, [sp, #4]
 100144c:	e3530013 	cmp	r3, #19
 1001450:	dafffff8 	ble	1001438 <_acq_irq_rx_handler+0x46c>
	while(XGpioPs_ReadPin(&g_hal.xgpio_ps, ACQ_EMIO_FIFO_OVERRUN)) ;
 1001454:	e59f5350 	ldr	r5, [pc, #848]	; 10017ac <_acq_irq_rx_handler+0x7e0>
 1001458:	e3a03a0a 	mov	r3, #40960	; 0xa000
 100145c:	e3a02000 	mov	r2, #0
 1001460:	e34e3000 	movt	r3, #57344	; 0xe000
 1001464:	e34f2fbf 	movt	r2, #65471	; 0xffbf
 1001468:	e5832010 	str	r2, [r3, #16]
 100146c:	e3a01042 	mov	r1, #66	; 0x42
 1001470:	e1a00005 	mov	r0, r5
 1001474:	eb000e54 	bl	1004dcc <XGpioPs_ReadPin>
 1001478:	e3500000 	cmp	r0, #0
 100147c:	1afffffa 	bne	100146c <_acq_irq_rx_handler+0x4a0>
						g_acq_state.stats.num_fifo_full++;
 1001480:	e59f233c 	ldr	r2, [pc, #828]	; 10017c4 <_acq_irq_rx_handler+0x7f8>
						g_acq_state.acq_current->flags |= ACQBUF_FLAG_PKT_OVERRUN;
 1001484:	e594c854 	ldr	ip, [r4, #2132]	; 0x854
						g_acq_state.stats.num_fifo_full++;
 1001488:	e5123008 	ldr	r3, [r2, #-8]
						g_acq_state.acq_current->flags |= ACQBUF_FLAG_PKT_OVERRUN;
 100148c:	e1dc01b0 	ldrh	r0, [ip, #16]
						g_acq_state.stats.num_fifo_full++;
 1001490:	e5121004 	ldr	r1, [r2, #-4]
 1001494:	e2933001 	adds	r3, r3, #1
						g_acq_state.acq_current->flags |= ACQBUF_FLAG_PKT_OVERRUN;
 1001498:	e3800002 	orr	r0, r0, #2
						g_acq_state.stats.num_fifo_full++;
 100149c:	e2a11000 	adc	r1, r1, #0
						g_acq_state.acq_current->flags |= ACQBUF_FLAG_PKT_OVERRUN;
 10014a0:	e1cc01b0 	strh	r0, [ip, #16]
						g_acq_state.stats.num_fifo_full++;
 10014a4:	e5023008 	str	r3, [r2, #-8]
 10014a8:	e5021004 	str	r1, [r2, #-4]
 10014ac:	eaffff8d 	b	10012e8 <_acq_irq_rx_handler+0x31c>
 10014b0:	e3a03040 	mov	r3, #64	; 0x40
 10014b4:	e34f3fbf 	movt	r3, #65471	; 0xffbf
 10014b8:	e5853010 	str	r3, [r5, #16]
	for(i = 0; i < 20; i++) {
 10014bc:	e58d6000 	str	r6, [sp]
 10014c0:	e59d3000 	ldr	r3, [sp]
 10014c4:	e3530013 	cmp	r3, #19
 10014c8:	ca000006 	bgt	10014e8 <_acq_irq_rx_handler+0x51c>
		asm __volatile__("nop");
 10014cc:	e320f000 	nop	{0}
	for(i = 0; i < 20; i++) {
 10014d0:	e59d3000 	ldr	r3, [sp]
 10014d4:	e2833001 	add	r3, r3, #1
 10014d8:	e58d3000 	str	r3, [sp]
 10014dc:	e59d3000 	ldr	r3, [sp]
 10014e0:	e3530013 	cmp	r3, #19
 10014e4:	dafffff8 	ble	10014cc <_acq_irq_rx_handler+0x500>
	while(XGpioPs_ReadPin(&g_hal.xgpio_ps, ACQ_EMIO_FIFO_OVERRUN)) ;
 10014e8:	e59f52bc 	ldr	r5, [pc, #700]	; 10017ac <_acq_irq_rx_handler+0x7e0>
 10014ec:	e3a03a0a 	mov	r3, #40960	; 0xa000
 10014f0:	e3a02000 	mov	r2, #0
 10014f4:	e34e3000 	movt	r3, #57344	; 0xe000
 10014f8:	e34f2fbf 	movt	r2, #65471	; 0xffbf
 10014fc:	e5832010 	str	r2, [r3, #16]
 1001500:	e3a01042 	mov	r1, #66	; 0x42
 1001504:	e1a00005 	mov	r0, r5
 1001508:	eb000e2f 	bl	1004dcc <XGpioPs_ReadPin>
 100150c:	e3500000 	cmp	r0, #0
 1001510:	1afffffa 	bne	1001500 <_acq_irq_rx_handler+0x534>
					g_acq_state.stats.num_fifo_full++;
 1001514:	e59f22a8 	ldr	r2, [pc, #680]	; 10017c4 <_acq_irq_rx_handler+0x7f8>
					g_acq_state.state = ACQSTATE_PREP;
 1001518:	e3a01001 	mov	r1, #1
 100151c:	e3a00002 	mov	r0, #2
 1001520:	e1c400f0 	strd	r0, [r4]
					g_acq_state.stats.num_fifo_full++;
 1001524:	e5123008 	ldr	r3, [r2, #-8]
 1001528:	e5121004 	ldr	r1, [r2, #-4]
 100152c:	e2933001 	adds	r3, r3, #1
 1001530:	e2a11000 	adc	r1, r1, #0
 1001534:	e5023008 	str	r3, [r2, #-8]
 1001538:	e5021004 	str	r1, [r2, #-4]
 100153c:	eafffee9 	b	10010e8 <_acq_irq_rx_handler+0x11c>
	g_acq_state.stats.num_err_total++;
 1001540:	e2842e7b 	add	r2, r4, #1968	; 0x7b0
 1001544:	e59437a8 	ldr	r3, [r4, #1960]	; 0x7a8
 1001548:	e5121004 	ldr	r1, [r2, #-4]
	g_acq_state.state = ACQSTATE_UNINIT;
 100154c:	e1a00004 	mov	r0, r4
 1001550:	e3a05000 	mov	r5, #0
 1001554:	e3a04000 	mov	r4, #0
	g_acq_state.stats.num_err_total++;
 1001558:	e2933001 	adds	r3, r3, #1
	g_acq_state.state = ACQSTATE_UNINIT;
 100155c:	e0c040f8 	strd	r4, [r0], #8
	g_acq_state.stats.num_err_total++;
 1001560:	e2a11000 	adc	r1, r1, #0
 1001564:	e5023008 	str	r3, [r2, #-8]
 1001568:	e5021004 	str	r1, [r2, #-4]
	XAxiDma_Reset(&g_acq_state.dma);
 100156c:	eb0006e8 	bl	1003114 <XAxiDma_Reset>
					d_printf(D_ERROR, "acquire: unable to start transfer in IRQ, error %d", error);
 1001570:	e1a02006 	mov	r2, r6
						d_printf(D_ERROR, "acquire: unable to start transfer in IRQ, error %d", error);
 1001574:	e30110d4 	movw	r1, #4308	; 0x10d4
 1001578:	e3a00004 	mov	r0, #4
 100157c:	e3401101 	movt	r1, #257	; 0x101
}
 1001580:	e28dd010 	add	sp, sp, #16
 1001584:	e8bd41f0 	pop	{r4, r5, r6, r7, r8, lr}
						d_printf(D_ERROR, "acquire: unable to start transfer in IRQ, error %d", error);
 1001588:	ea000442 	b	1002698 <d_printf>
 100158c:	e3a03a0a 	mov	r3, #40960	; 0xa000
 1001590:	e3a01c02 	mov	r1, #512	; 0x200
 1001594:	e3a02000 	mov	r2, #0
 1001598:	e34e3000 	movt	r3, #57344	; 0xe000
 100159c:	e34f1dff 	movt	r1, #65023	; 0xfdff
 10015a0:	e34f2bff 	movt	r2, #64511	; 0xfbff
 10015a4:	e5831010 	str	r1, [r3, #16]
					if(XGpioPs_ReadPin(&g_hal.xgpio_ps, ACQ_EMIO_FIFO_OVERRUN)) {
 10015a8:	e3a01042 	mov	r1, #66	; 0x42
 10015ac:	e5832010 	str	r2, [r3, #16]
 10015b0:	e59f01f4 	ldr	r0, [pc, #500]	; 10017ac <_acq_irq_rx_handler+0x7e0>
 10015b4:	eb000e04 	bl	1004dcc <XGpioPs_ReadPin>
 10015b8:	e3500000 	cmp	r0, #0
						g_acq_state.acq_current->flags |= ACQBUF_FLAG_PKT_OVERRUN;
 10015bc:	e5943854 	ldr	r3, [r4, #2132]	; 0x854
					if(XGpioPs_ReadPin(&g_hal.xgpio_ps, ACQ_EMIO_FIFO_OVERRUN)) {
 10015c0:	0a000008 	beq	10015e8 <_acq_irq_rx_handler+0x61c>
						g_acq_state.stats.num_fifo_full++;
 10015c4:	e59427d8 	ldr	r2, [r4, #2008]	; 0x7d8
						g_acq_state.acq_current->flags |= ACQBUF_FLAG_PKT_OVERRUN;
 10015c8:	e1d3c1b0 	ldrh	ip, [r3, #16]
						g_acq_state.stats.num_fifo_full++;
 10015cc:	e59407dc 	ldr	r0, [r4, #2012]	; 0x7dc
 10015d0:	e2922001 	adds	r2, r2, #1
						g_acq_state.acq_current->flags |= ACQBUF_FLAG_PKT_OVERRUN;
 10015d4:	e38cc002 	orr	ip, ip, #2
						g_acq_state.stats.num_fifo_full++;
 10015d8:	e2a00000 	adc	r0, r0, #0
						g_acq_state.acq_current->flags |= ACQBUF_FLAG_PKT_OVERRUN;
 10015dc:	e1c3c1b0 	strh	ip, [r3, #16]
						g_acq_state.stats.num_fifo_full++;
 10015e0:	e58427d8 	str	r2, [r4, #2008]	; 0x7d8
 10015e4:	e58407dc 	str	r0, [r4, #2012]	; 0x7dc
							((uint32_t)g_acq_state.acq_current->buff_acq) + g_acq_state.pre_buffsz, \
 10015e8:	e593c008 	ldr	ip, [r3, #8]
					error = XAxiDma_SimpleTransfer(&g_acq_state.dma, \
 10015ec:	e3a03001 	mov	r3, #1
							((uint32_t)g_acq_state.acq_current->buff_acq) + g_acq_state.pre_buffsz, \
 10015f0:	e5941760 	ldr	r1, [r4, #1888]	; 0x760
					error = XAxiDma_SimpleTransfer(&g_acq_state.dma, \
 10015f4:	e5942764 	ldr	r2, [r4, #1892]	; 0x764
 10015f8:	e59f01b8 	ldr	r0, [pc, #440]	; 10017b8 <_acq_irq_rx_handler+0x7ec>
 10015fc:	e08c1001 	add	r1, ip, r1
 1001600:	eb000875 	bl	10037dc <XAxiDma_SimpleTransfer>
					if(error != XST_SUCCESS) {
 1001604:	e2505000 	subs	r5, r0, #0
 1001608:	1a00005b 	bne	100177c <_acq_irq_rx_handler+0x7b0>
 100160c:	e3a03a0a 	mov	r3, #40960	; 0xa000
 1001610:	e3a02b01 	mov	r2, #1024	; 0x400
 1001614:	e34e3000 	movt	r3, #57344	; 0xe000
 1001618:	e34f2bff 	movt	r2, #64511	; 0xfbff
 100161c:	e5832010 	str	r2, [r3, #16]
					g_acq_state.sub_state = ACQSUBST_POST_TRIG;
 1001620:	e3a05003 	mov	r5, #3
					fabcfg_commit();
 1001624:	eb000211 	bl	1001e70 <fabcfg_commit>
					g_acq_state.acq_current->trigger_at = fabcfg_read(FAB_CFG_ACQ_TRIGGER_PTR);
 1001628:	e3a00007 	mov	r0, #7
 100162c:	e5946854 	ldr	r6, [r4, #2132]	; 0x854
 1001630:	eb000204 	bl	1001e48 <fabcfg_read>
					g_acq_state.stats.num_samples_raw += g_acq_state.acq_current->trigger_at;
 1001634:	e59f1180 	ldr	r1, [pc, #384]	; 10017bc <_acq_irq_rx_handler+0x7f0>
 1001638:	e3a0e000 	mov	lr, #0
 100163c:	e5943854 	ldr	r3, [r4, #2132]	; 0x854
					g_acq_state.acq_current->trigger_at = fabcfg_read(FAB_CFG_ACQ_TRIGGER_PTR);
 1001640:	e586000c 	str	r0, [r6, #12]
					g_acq_state.stats.num_samples_raw += g_acq_state.acq_current->trigger_at;
 1001644:	e9111004 	ldmdb	r1, {r2, ip}
					g_acq_state.stats.num_samples += g_acq_state.acq_current->trigger_at;
 1001648:	e1a00001 	mov	r0, r1
					g_acq_state.stats.num_samples_raw += g_acq_state.acq_current->trigger_at;
 100164c:	e593300c 	ldr	r3, [r3, #12]
					g_acq_state.stats.num_samples += g_acq_state.acq_current->trigger_at;
 1001650:	e16061d0 	ldrd	r6, [r0, #-16]!
					g_acq_state.sub_state = ACQSUBST_POST_TRIG;
 1001654:	e5845004 	str	r5, [r4, #4]
					g_acq_state.stats.num_samples_raw += g_acq_state.acq_current->trigger_at;
 1001658:	e0922003 	adds	r2, r2, r3
 100165c:	e0ac400e 	adc	r4, ip, lr
					g_acq_state.stats.num_samples += g_acq_state.acq_current->trigger_at;
 1001660:	e0963003 	adds	r3, r6, r3
					g_acq_state.stats.num_samples_raw += g_acq_state.acq_current->trigger_at;
 1001664:	e5012008 	str	r2, [r1, #-8]
					g_acq_state.stats.num_samples += g_acq_state.acq_current->trigger_at;
 1001668:	e0a7200e 	adc	r2, r7, lr
					g_acq_state.stats.num_samples_raw += g_acq_state.acq_current->trigger_at;
 100166c:	e5014004 	str	r4, [r1, #-4]
					g_acq_state.stats.num_samples += g_acq_state.acq_current->trigger_at;
 1001670:	e5803000 	str	r3, [r0]
 1001674:	e5802004 	str	r2, [r0, #4]
 1001678:	eaffff27 	b	100131c <_acq_irq_rx_handler+0x350>
					g_acq_state.stats.num_fifo_pkt_dscd++;
 100167c:	e59437e0 	ldr	r3, [r4, #2016]	; 0x7e0
 1001680:	e3a00040 	mov	r0, #64	; 0x40
 1001684:	e59417e4 	ldr	r1, [r4, #2020]	; 0x7e4
 1001688:	e34f0fbf 	movt	r0, #65471	; 0xffbf
 100168c:	e2933001 	adds	r3, r3, #1
 1001690:	e0a1100c 	adc	r1, r1, ip
 1001694:	e58437e0 	str	r3, [r4, #2016]	; 0x7e0
 1001698:	e58417e4 	str	r1, [r4, #2020]	; 0x7e4
 100169c:	e5850010 	str	r0, [r5, #16]
	for(i = 0; i < 20; i++) {
 10016a0:	e58d6008 	str	r6, [sp, #8]
 10016a4:	e59d3008 	ldr	r3, [sp, #8]
 10016a8:	e3530013 	cmp	r3, #19
 10016ac:	ca000006 	bgt	10016cc <_acq_irq_rx_handler+0x700>
		asm __volatile__("nop");
 10016b0:	e320f000 	nop	{0}
	for(i = 0; i < 20; i++) {
 10016b4:	e59d3008 	ldr	r3, [sp, #8]
 10016b8:	e2833001 	add	r3, r3, #1
 10016bc:	e58d3008 	str	r3, [sp, #8]
 10016c0:	e59d3008 	ldr	r3, [sp, #8]
 10016c4:	e3530013 	cmp	r3, #19
 10016c8:	dafffff8 	ble	10016b0 <_acq_irq_rx_handler+0x6e4>
	while(XGpioPs_ReadPin(&g_hal.xgpio_ps, ACQ_EMIO_FIFO_OVERRUN)) ;
 10016cc:	e59f50d8 	ldr	r5, [pc, #216]	; 10017ac <_acq_irq_rx_handler+0x7e0>
 10016d0:	e3a03a0a 	mov	r3, #40960	; 0xa000
 10016d4:	e3a02000 	mov	r2, #0
 10016d8:	e34e3000 	movt	r3, #57344	; 0xe000
 10016dc:	e34f2fbf 	movt	r2, #65471	; 0xffbf
 10016e0:	e5832010 	str	r2, [r3, #16]
 10016e4:	e3a01042 	mov	r1, #66	; 0x42
 10016e8:	e1a00005 	mov	r0, r5
 10016ec:	eb000db6 	bl	1004dcc <XGpioPs_ReadPin>
 10016f0:	e3500000 	cmp	r0, #0
 10016f4:	1afffffa 	bne	10016e4 <_acq_irq_rx_handler+0x718>
					error = acq_start();
 10016f8:	ebfffddb 	bl	1000e6c <acq_start>
					if(error != ACQRES_OK) {
 10016fc:	e2502000 	subs	r2, r0, #0
 1001700:	0afffed4 	beq	1001258 <_acq_irq_rx_handler+0x28c>
						d_printf(D_ERROR, "acquire: unable to reset current transfer, error %d", error);
 1001704:	e3011138 	movw	r1, #4408	; 0x1138
 1001708:	e3a00004 	mov	r0, #4
 100170c:	e3401101 	movt	r1, #257	; 0x101
 1001710:	eb0003e0 	bl	1002698 <d_printf>
	g_acq_state.stats.num_err_total++;
 1001714:	e59f2094 	ldr	r2, [pc, #148]	; 10017b0 <_acq_irq_rx_handler+0x7e4>
	g_acq_state.state = ACQSTATE_UNINIT;
 1001718:	e3a00000 	mov	r0, #0
 100171c:	e3a01000 	mov	r1, #0
 1001720:	e1c400f0 	strd	r0, [r4]
	g_acq_state.stats.num_err_total++;
 1001724:	e5123008 	ldr	r3, [r2, #-8]
 1001728:	e5121004 	ldr	r1, [r2, #-4]
	XAxiDma_Reset(&g_acq_state.dma);
 100172c:	e59f0084 	ldr	r0, [pc, #132]	; 10017b8 <_acq_irq_rx_handler+0x7ec>
	g_acq_state.stats.num_err_total++;
 1001730:	e2933001 	adds	r3, r3, #1
 1001734:	e2a11000 	adc	r1, r1, #0
 1001738:	e5023008 	str	r3, [r2, #-8]
 100173c:	e5021004 	str	r1, [r2, #-4]
	XAxiDma_Reset(&g_acq_state.dma);
 1001740:	eafffe4e 	b	1001080 <_acq_irq_rx_handler+0xb4>
	g_acq_state.stats.num_err_total++;
 1001744:	e59f2064 	ldr	r2, [pc, #100]	; 10017b0 <_acq_irq_rx_handler+0x7e4>
	g_acq_state.state = ACQSTATE_UNINIT;
 1001748:	e3a00000 	mov	r0, #0
 100174c:	e3a01000 	mov	r1, #0
 1001750:	e1c400f0 	strd	r0, [r4]
	g_acq_state.stats.num_err_total++;
 1001754:	e5123008 	ldr	r3, [r2, #-8]
 1001758:	e5121004 	ldr	r1, [r2, #-4]
	XAxiDma_Reset(&g_acq_state.dma);
 100175c:	e59f0054 	ldr	r0, [pc, #84]	; 10017b8 <_acq_irq_rx_handler+0x7ec>
	g_acq_state.stats.num_err_total++;
 1001760:	e2933001 	adds	r3, r3, #1
 1001764:	e2a11000 	adc	r1, r1, #0
 1001768:	e5023008 	str	r3, [r2, #-8]
 100176c:	e5021004 	str	r1, [r2, #-4]
	XAxiDma_Reset(&g_acq_state.dma);
 1001770:	eb000667 	bl	1003114 <XAxiDma_Reset>
						d_printf(D_ERROR, "acquire: unable to start transfer in IRQ, error %d", error);
 1001774:	e1a02007 	mov	r2, r7
 1001778:	eaffff7d 	b	1001574 <_acq_irq_rx_handler+0x5a8>
	g_acq_state.stats.num_err_total++;
 100177c:	e59f102c 	ldr	r1, [pc, #44]	; 10017b0 <_acq_irq_rx_handler+0x7e4>
	g_acq_state.state = ACQSTATE_UNINIT;
 1001780:	e3a02000 	mov	r2, #0
 1001784:	e3a03000 	mov	r3, #0
	XAxiDma_Reset(&g_acq_state.dma);
 1001788:	e59f0028 	ldr	r0, [pc, #40]	; 10017b8 <_acq_irq_rx_handler+0x7ec>
	g_acq_state.state = ACQSTATE_UNINIT;
 100178c:	e1c420f0 	strd	r2, [r4]
	g_acq_state.stats.num_err_total++;
 1001790:	e9111008 	ldmdb	r1, {r3, ip}
 1001794:	e2933001 	adds	r3, r3, #1
 1001798:	e2acc000 	adc	ip, ip, #0
 100179c:	e9011008 	stmdb	r1, {r3, ip}
	XAxiDma_Reset(&g_acq_state.dma);
 10017a0:	eb00065b 	bl	1003114 <XAxiDma_Reset>
						d_printf(D_ERROR, "acquire: unable to start transfer in IRQ, error %d", error);
 10017a4:	e1a02005 	mov	r2, r5
 10017a8:	eaffff71 	b	1001574 <_acq_irq_rx_handler+0x5a8>
 10017ac:	01019b3c 	.word	0x01019b3c
 10017b0:	01019a70 	.word	0x01019a70
 10017b4:	01019a60 	.word	0x01019a60
 10017b8:	010192c8 	.word	0x010192c8
 10017bc:	01019a80 	.word	0x01019a80
 10017c0:	01019a50 	.word	0x01019a50
 10017c4:	01019aa0 	.word	0x01019aa0

010017c8 <acq_is_done>:
/*
 * Returns TRUE if the requested acquisition is complete.
 */
bool acq_is_done()
{
	return (g_acq_state.state == ACQSTATE_DONE);
 10017c8:	e30932c0 	movw	r3, #37568	; 0x92c0
 10017cc:	e3403101 	movt	r3, #257	; 0x101
 10017d0:	e5930000 	ldr	r0, [r3]
}
 10017d4:	e2400005 	sub	r0, r0, #5
 10017d8:	e16f0f10 	clz	r0, r0
 10017dc:	e1a002a0 	lsr	r0, r0, #5
 10017e0:	e12fff1e 	bx	lr

010017e4 <acq_force_stop>:
 *
 * @return	ACQRES_DMA_FAIL if DMA task could not be stopped;
 * 			ACQRES_SUCCESS if stop signal sent.
 */
int acq_force_stop()
{
 10017e4:	e92d4070 	push	{r4, r5, r6, lr}
	int error;

	error = XAxiDma_Pause(&g_acq_state.dma);
 10017e8:	e59f505c 	ldr	r5, [pc, #92]	; 100184c <acq_force_stop+0x68>
 10017ec:	e1a00005 	mov	r0, r5
 10017f0:	eb00072c 	bl	10034a8 <XAxiDma_Pause>

	XGpioPs_WritePin(&g_hal.xgpio_ps, ACQ_EMIO_AXI_RUN, 0);		// AXI bus activity stopped
 10017f4:	e3a02000 	mov	r2, #0
	error = XAxiDma_Pause(&g_acq_state.dma);
 10017f8:	e1a04000 	mov	r4, r0
	XGpioPs_WritePin(&g_hal.xgpio_ps, ACQ_EMIO_AXI_RUN, 0);		// AXI bus activity stopped
 10017fc:	e3a01040 	mov	r1, #64	; 0x40
 1001800:	e59f0048 	ldr	r0, [pc, #72]	; 1001850 <acq_force_stop+0x6c>
 1001804:	eb000da9 	bl	1004eb0 <XGpioPs_WritePin>

	if(error != XST_SUCCESS) {
 1001808:	e3540000 	cmp	r4, #0
 100180c:	1a000007 	bne	1001830 <acq_force_stop+0x4c>
		d_printf(D_ERROR, "acquire: unable to start transfer, error %d", error);
		return ACQRES_DMA_FAIL;
	}

	XGpioPs_WritePin(&g_hal.xgpio_ps, ACQ_EMIO_ABORT, 1);
 1001810:	e3a02001 	mov	r2, #1
 1001814:	e3a01037 	mov	r1, #55	; 0x37
 1001818:	e59f0030 	ldr	r0, [pc, #48]	; 1001850 <acq_force_stop+0x6c>
 100181c:	eb000da3 	bl	1004eb0 <XGpioPs_WritePin>
	g_acq_state.state = ACQSTATE_STOPPED;
 1001820:	e3a03001 	mov	r3, #1
 1001824:	e5053008 	str	r3, [r5, #-8]

	return ACQRES_OK;
}
 1001828:	e1a00004 	mov	r0, r4
 100182c:	e8bd8070 	pop	{r4, r5, r6, pc}
		d_printf(D_ERROR, "acquire: unable to start transfer, error %d", error);
 1001830:	e30110a8 	movw	r1, #4264	; 0x10a8
 1001834:	e1a02004 	mov	r2, r4
 1001838:	e3401101 	movt	r1, #257	; 0x101
 100183c:	e3a00004 	mov	r0, #4
 1001840:	eb000394 	bl	1002698 <d_printf>
		return ACQRES_DMA_FAIL;
 1001844:	e3e04004 	mvn	r4, #4
 1001848:	eafffff6 	b	1001828 <acq_force_stop+0x44>
 100184c:	010192c8 	.word	0x010192c8
 1001850:	01019b3c 	.word	0x01019b3c

01001854 <acq_debug_dump>:

/*
 * Dump state of acquire engine for debugging purposes.
 */
void acq_debug_dump()
{
 1001854:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
	uint64_t sample_delta;
	uint32_t msb, lsb;
	float time_delta_us, acq_rate = NAN, sample_rate = NAN;

	// Calculate acquisition rate if last debug timer is set
	if(g_acq_state.last_debug_timer != 0) {
 1001858:	e30942c0 	movw	r4, #37568	; 0x92c0
 100185c:	e3404101 	movt	r4, #257	; 0x101
{
 1001860:	ed2d8b02 	vpush	{d8}
	if(g_acq_state.last_debug_timer != 0) {
 1001864:	e2845e7f 	add	r5, r4, #2032	; 0x7f0
{
 1001868:	e24dde76 	sub	sp, sp, #1888	; 0x760
	if(g_acq_state.last_debug_timer != 0) {
 100186c:	e14500d8 	ldrd	r0, [r5, #-8]
{
 1001870:	e24dd00c 	sub	sp, sp, #12
	void *sp = NULL;  // approximately the stack
 1001874:	e3a03000 	mov	r3, #0
 1001878:	e58d375c 	str	r3, [sp, #1884]	; 0x75c
	if(g_acq_state.last_debug_timer != 0) {
 100187c:	e1902001 	orrs	r2, r0, r1
 1001880:	1a0000f0 	bne	1001c48 <acq_debug_dump+0x3f4>
 1001884:	e284be79 	add	fp, r4, #1936	; 0x790
 1001888:	e284ad1f 	add	sl, r4, #1984	; 0x7c0
 100188c:	e58d3748 	str	r3, [sp, #1864]	; 0x748
 1001890:	e58d374c 	str	r3, [sp, #1868]	; 0x74c
				sample_rate = ((float)sample_delta / time_delta_us) * 1e3;
			}
		}
	}

	d_printf(D_INFO, "** Acquisition State (g_acq_state: 0x%08x) **", &g_acq_state);
 1001894:	e30922c0 	movw	r2, #37568	; 0x92c0
 1001898:	e30111bc 	movw	r1, #4540	; 0x11bc
 100189c:	e3402101 	movt	r2, #257	; 0x101
 10018a0:	e3401101 	movt	r1, #257	; 0x101
 10018a4:	e3a00002 	mov	r0, #2
	d_printf(D_INFO, "");
	d_printf(D_INFO, "I think the stack is at 0x%08x or thereabouts", (void*)&sp);
	d_printf(D_INFO, "");
	d_printf(D_INFO, "acq_mode_flags        = 0x%08x", g_acq_state.acq_mode_flags);
	d_printf(D_INFO, "state                 = %d [%s]", g_acq_state.state, acq_state_to_str[g_acq_state.state]);
 10018a8:	e302712c 	movw	r7, #8492	; 0x212c
	d_printf(D_INFO, "** Acquisition State (g_acq_state: 0x%08x) **", &g_acq_state);
 10018ac:	eb000379 	bl	1002698 <d_printf>
	d_printf(D_INFO, "");
 10018b0:	e3011ef4 	movw	r1, #7924	; 0x1ef4
 10018b4:	e3a00002 	mov	r0, #2
 10018b8:	e3401101 	movt	r1, #257	; 0x101
	d_printf(D_INFO, "state                 = %d [%s]", g_acq_state.state, acq_state_to_str[g_acq_state.state]);
 10018bc:	e3407101 	movt	r7, #257	; 0x101
	d_printf(D_INFO, "");
 10018c0:	eb000374 	bl	1002698 <d_printf>
	d_printf(D_INFO, "I think the stack is at 0x%08x or thereabouts", (void*)&sp);
 10018c4:	e28d2e75 	add	r2, sp, #1872	; 0x750
 10018c8:	e30111ec 	movw	r1, #4588	; 0x11ec
 10018cc:	e282200c 	add	r2, r2, #12
 10018d0:	e3401101 	movt	r1, #257	; 0x101
 10018d4:	e3a00002 	mov	r0, #2
	d_printf(D_INFO, "sub_state             = %d [%s]", g_acq_state.sub_state, acq_substate_to_str[g_acq_state.sub_state]);
	d_printf(D_INFO, "acq_current           = 0x%08x", g_acq_state.acq_current);
	d_printf(D_INFO, "acq_first             = 0x%08x", g_acq_state.acq_first);
	d_printf(D_INFO, "dma                   = 0x%08x", g_acq_state.dma);
 10018d8:	e59f64c0 	ldr	r6, [pc, #1216]	; 1001da0 <acq_debug_dump+0x54c>
	d_printf(D_INFO, "I think the stack is at 0x%08x or thereabouts", (void*)&sp);
 10018dc:	eb00036d 	bl	1002698 <d_printf>
	d_printf(D_INFO, "");
 10018e0:	e3011ef4 	movw	r1, #7924	; 0x1ef4
 10018e4:	e3a00002 	mov	r0, #2
 10018e8:	e3401101 	movt	r1, #257	; 0x101
	d_printf(D_INFO, "acq_current->trig_at  = %d (0x%08x)", g_acq_state.acq_current->trigger_at, g_acq_state.acq_current->trigger_at);
	d_printf(D_INFO, "");
	d_printf(D_INFO, "s.num_acq_total       = %llu", g_acq_state.stats.num_acq_total);
	d_printf(D_INFO, "s.num_alloc_err_total = %llu", g_acq_state.stats.num_alloc_err_total);
	d_printf(D_INFO, "s.num_alloc_total     = %llu", g_acq_state.stats.num_alloc_total);
	d_printf(D_INFO, "s.num_err_total       = %llu", g_acq_state.stats.num_err_total);
 10018ec:	e59f84b0 	ldr	r8, [pc, #1200]	; 1001da4 <acq_debug_dump+0x550>
	d_printf(D_INFO, "");
 10018f0:	eb000368 	bl	1002698 <d_printf>
	d_printf(D_INFO, "acq_mode_flags        = 0x%08x", g_acq_state.acq_mode_flags);
 10018f4:	e301121c 	movw	r1, #4636	; 0x121c
 10018f8:	e594275c 	ldr	r2, [r4, #1884]	; 0x75c
 10018fc:	e3401101 	movt	r1, #257	; 0x101
 1001900:	e3a00002 	mov	r0, #2
 1001904:	eb000363 	bl	1002698 <d_printf>
	d_printf(D_INFO, "state                 = %d [%s]", g_acq_state.state, acq_state_to_str[g_acq_state.state]);
 1001908:	e5942000 	ldr	r2, [r4]
 100190c:	e301123c 	movw	r1, #4668	; 0x123c
 1001910:	e3401101 	movt	r1, #257	; 0x101
 1001914:	e3a00002 	mov	r0, #2
 1001918:	e7973102 	ldr	r3, [r7, r2, lsl #2]
 100191c:	eb00035d 	bl	1002698 <d_printf>
	d_printf(D_INFO, "sub_state             = %d [%s]", g_acq_state.sub_state, acq_substate_to_str[g_acq_state.sub_state]);
 1001920:	e5943004 	ldr	r3, [r4, #4]
 1001924:	e3a00002 	mov	r0, #2
 1001928:	e301125c 	movw	r1, #4700	; 0x125c
 100192c:	e3401101 	movt	r1, #257	; 0x101
 1001930:	e1a02003 	mov	r2, r3
 1001934:	e0877013 	add	r7, r7, r3, lsl r0
 1001938:	e5973018 	ldr	r3, [r7, #24]
 100193c:	eb000355 	bl	1002698 <d_printf>
	d_printf(D_INFO, "acq_current           = 0x%08x", g_acq_state.acq_current);
 1001940:	e301127c 	movw	r1, #4732	; 0x127c
 1001944:	e5942854 	ldr	r2, [r4, #2132]	; 0x854
 1001948:	e3401101 	movt	r1, #257	; 0x101
 100194c:	e3a00002 	mov	r0, #2
 1001950:	eb000350 	bl	1002698 <d_printf>
	d_printf(D_INFO, "acq_first             = 0x%08x", g_acq_state.acq_first);
 1001954:	e301129c 	movw	r1, #4764	; 0x129c
 1001958:	e5942850 	ldr	r2, [r4, #2128]	; 0x850
 100195c:	e3401101 	movt	r1, #257	; 0x101
 1001960:	e3a00002 	mov	r0, #2
 1001964:	eb00034b 	bl	1002698 <d_printf>
	d_printf(D_INFO, "dma                   = 0x%08x", g_acq_state.dma);
 1001968:	e2861008 	add	r1, r6, #8
 100196c:	e3002748 	movw	r2, #1864	; 0x748
 1001970:	e1a0000d 	mov	r0, sp
 1001974:	eb002311 	bl	100a5c0 <memcpy>
 1001978:	e30112bc 	movw	r1, #4796	; 0x12bc
 100197c:	e896000c 	ldm	r6, {r2, r3}
 1001980:	e3401101 	movt	r1, #257	; 0x101
 1001984:	e3a00002 	mov	r0, #2
 1001988:	eb000342 	bl	1002698 <d_printf>
	d_printf(D_INFO, "dma_config            = 0x%08x", g_acq_state.dma_config);
 100198c:	e30112dc 	movw	r1, #4828	; 0x12dc
 1001990:	e5942758 	ldr	r2, [r4, #1880]	; 0x758
 1001994:	e3401101 	movt	r1, #257	; 0x101
 1001998:	e3a00002 	mov	r0, #2
 100199c:	eb00033d 	bl	1002698 <d_printf>
	d_printf(D_INFO, "demux_reg             = 0x%02x", g_acq_state.demux_reg);
 10019a0:	e30112fc 	movw	r1, #4860	; 0x12fc
 10019a4:	e5942780 	ldr	r2, [r4, #1920]	; 0x780
 10019a8:	e3401101 	movt	r1, #257	; 0x101
 10019ac:	e3a00002 	mov	r0, #2
 10019b0:	eb000338 	bl	1002698 <d_printf>
	d_printf(D_INFO, "");
 10019b4:	e3011ef4 	movw	r1, #7924	; 0x1ef4
 10019b8:	e3a00002 	mov	r0, #2
 10019bc:	e3401101 	movt	r1, #257	; 0x101
 10019c0:	eb000334 	bl	1002698 <d_printf>
	d_printf(D_INFO, "pre_buffsz            = %d bytes (0x%08x)", g_acq_state.pre_buffsz, g_acq_state.pre_buffsz);
 10019c4:	e5943760 	ldr	r3, [r4, #1888]	; 0x760
 10019c8:	e301131c 	movw	r1, #4892	; 0x131c
 10019cc:	e3401101 	movt	r1, #257	; 0x101
 10019d0:	e3a00002 	mov	r0, #2
 10019d4:	e1a02003 	mov	r2, r3
 10019d8:	eb00032e 	bl	1002698 <d_printf>
	d_printf(D_INFO, "post_buffsz           = %d bytes (0x%08x)", g_acq_state.post_buffsz, g_acq_state.post_buffsz);
 10019dc:	e5943764 	ldr	r3, [r4, #1892]	; 0x764
 10019e0:	e3011348 	movw	r1, #4936	; 0x1348
 10019e4:	e3401101 	movt	r1, #257	; 0x101
 10019e8:	e3a00002 	mov	r0, #2
 10019ec:	e1a02003 	mov	r2, r3
 10019f0:	eb000328 	bl	1002698 <d_printf>
	d_printf(D_INFO, "total_buffsz          = %d bytes (0x%08x)", g_acq_state.total_buffsz, g_acq_state.total_buffsz);
 10019f4:	e5943768 	ldr	r3, [r4, #1896]	; 0x768
 10019f8:	e3011374 	movw	r1, #4980	; 0x1374
 10019fc:	e3401101 	movt	r1, #257	; 0x101
 1001a00:	e3a00002 	mov	r0, #2
 1001a04:	e1a02003 	mov	r2, r3
 1001a08:	eb000322 	bl	1002698 <d_printf>
	d_printf(D_INFO, "pre_sampct            = %d wavewords", g_acq_state.pre_sampct);
 1001a0c:	e30113a0 	movw	r1, #5024	; 0x13a0
 1001a10:	e5942778 	ldr	r2, [r4, #1912]	; 0x778
 1001a14:	e3401101 	movt	r1, #257	; 0x101
 1001a18:	e3a00002 	mov	r0, #2
 1001a1c:	eb00031d 	bl	1002698 <d_printf>
	d_printf(D_INFO, "post_sampct           = %d wavewords", g_acq_state.post_sampct);
 1001a20:	e30113c8 	movw	r1, #5064	; 0x13c8
 1001a24:	e594277c 	ldr	r2, [r4, #1916]	; 0x77c
 1001a28:	e3401101 	movt	r1, #257	; 0x101
 1001a2c:	e3a00002 	mov	r0, #2
 1001a30:	eb000318 	bl	1002698 <d_printf>
	d_printf(D_INFO, "num_acq_request       = %d waves", g_acq_state.num_acq_request);
 1001a34:	e30113f0 	movw	r1, #5104	; 0x13f0
 1001a38:	e5942770 	ldr	r2, [r4, #1904]	; 0x770
 1001a3c:	e3401101 	movt	r1, #257	; 0x101
 1001a40:	e3a00002 	mov	r0, #2
 1001a44:	eb000313 	bl	1002698 <d_printf>
	d_printf(D_INFO, "num_acq_made          = %d waves", g_acq_state.num_acq_made);
 1001a48:	e3011414 	movw	r1, #5140	; 0x1414
 1001a4c:	e5942774 	ldr	r2, [r4, #1908]	; 0x774
 1001a50:	e3401101 	movt	r1, #257	; 0x101
 1001a54:	e3a00002 	mov	r0, #2
 1001a58:	eb00030e 	bl	1002698 <d_printf>
	d_printf(D_INFO, "");
 1001a5c:	e3011ef4 	movw	r1, #7924	; 0x1ef4
 1001a60:	e3a00002 	mov	r0, #2
 1001a64:	e3401101 	movt	r1, #257	; 0x101
 1001a68:	eb00030a 	bl	1002698 <d_printf>
	d_printf(D_INFO, "acq_current->flags    = 0x%04x", g_acq_state.acq_current->flags);
 1001a6c:	e5943854 	ldr	r3, [r4, #2132]	; 0x854
 1001a70:	e3011438 	movw	r1, #5176	; 0x1438
 1001a74:	e3401101 	movt	r1, #257	; 0x101
 1001a78:	e3a00002 	mov	r0, #2
 1001a7c:	e1d321b0 	ldrh	r2, [r3, #16]
 1001a80:	eb000304 	bl	1002698 <d_printf>
	d_printf(D_INFO, "acq_current->trig_at  = %d (0x%08x)", g_acq_state.acq_current->trigger_at, g_acq_state.acq_current->trigger_at);
 1001a84:	e5943854 	ldr	r3, [r4, #2132]	; 0x854
 1001a88:	e3011458 	movw	r1, #5208	; 0x1458
 1001a8c:	e3401101 	movt	r1, #257	; 0x101
 1001a90:	e3a00002 	mov	r0, #2
 1001a94:	e593300c 	ldr	r3, [r3, #12]
 1001a98:	e1a02003 	mov	r2, r3
 1001a9c:	eb0002fd 	bl	1002698 <d_printf>
	d_printf(D_INFO, "");
 1001aa0:	e3011ef4 	movw	r1, #7924	; 0x1ef4
 1001aa4:	e3a00002 	mov	r0, #2
 1001aa8:	e3401101 	movt	r1, #257	; 0x101
 1001aac:	eb0002f9 	bl	1002698 <d_printf>
	d_printf(D_INFO, "s.num_acq_total       = %llu", g_acq_state.stats.num_acq_total);
 1001ab0:	e301147c 	movw	r1, #5244	; 0x147c
 1001ab4:	e14b20d8 	ldrd	r2, [fp, #-8]
 1001ab8:	e3401101 	movt	r1, #257	; 0x101
 1001abc:	e3a00002 	mov	r0, #2
 1001ac0:	eb0002f4 	bl	1002698 <d_printf>
	d_printf(D_INFO, "s.num_alloc_err_total = %llu", g_acq_state.stats.num_alloc_err_total);
 1001ac4:	e301149c 	movw	r1, #5276	; 0x149c
 1001ac8:	e1ca20d0 	ldrd	r2, [sl]
 1001acc:	e3401101 	movt	r1, #257	; 0x101
 1001ad0:	e3a00002 	mov	r0, #2
 1001ad4:	eb0002ef 	bl	1002698 <d_printf>
	d_printf(D_INFO, "s.num_alloc_total     = %llu", g_acq_state.stats.num_alloc_total);
 1001ad8:	e2883020 	add	r3, r8, #32
 1001adc:	e30114bc 	movw	r1, #5308	; 0x14bc
 1001ae0:	e1a04003 	mov	r4, r3
 1001ae4:	e3401101 	movt	r1, #257	; 0x101
 1001ae8:	e1c821d8 	ldrd	r2, [r8, #24]
 1001aec:	e3a00002 	mov	r0, #2
 1001af0:	eb0002e8 	bl	1002698 <d_printf>
	d_printf(D_INFO, "s.num_err_total       = %llu", g_acq_state.stats.num_err_total);
 1001af4:	e30114dc 	movw	r1, #5340	; 0x14dc
 1001af8:	e14820d8 	ldrd	r2, [r8, #-8]
 1001afc:	e3401101 	movt	r1, #257	; 0x101
 1001b00:	e3a00002 	mov	r0, #2
 1001b04:	eb0002e3 	bl	1002698 <d_printf>
	d_printf(D_INFO, "s.num_post_total      = %llu", g_acq_state.stats.num_post_total);
 1001b08:	e30114fc 	movw	r1, #5372	; 0x14fc
 1001b0c:	e14821d0 	ldrd	r2, [r8, #-16]
 1001b10:	e3401101 	movt	r1, #257	; 0x101
 1001b14:	e3a00002 	mov	r0, #2
 1001b18:	eb0002de 	bl	1002698 <d_printf>
	d_printf(D_INFO, "s.num_pre_total       = %llu", g_acq_state.stats.num_pre_total);
 1001b1c:	e301151c 	movw	r1, #5404	; 0x151c
 1001b20:	e1cb20d0 	ldrd	r2, [fp]
 1001b24:	e3401101 	movt	r1, #257	; 0x101
 1001b28:	e3a00002 	mov	r0, #2
 1001b2c:	eb0002d9 	bl	1002698 <d_printf>
	d_printf(D_INFO, "s.num_pre_fill_total  = %llu", g_acq_state.stats.num_pre_fill_total);
 1001b30:	e301153c 	movw	r1, #5436	; 0x153c
 1001b34:	e14821d8 	ldrd	r2, [r8, #-24]	; 0xffffffe8
 1001b38:	e3401101 	movt	r1, #257	; 0x101
 1001b3c:	e3a00002 	mov	r0, #2
 1001b40:	eb0002d4 	bl	1002698 <d_printf>
	d_printf(D_INFO, "s.num_samples         = %llu", g_acq_state.stats.num_samples);
 1001b44:	e301155c 	movw	r1, #5468	; 0x155c
 1001b48:	e1c820d0 	ldrd	r2, [r8]
 1001b4c:	e3401101 	movt	r1, #257	; 0x101
 1001b50:	e3a00002 	mov	r0, #2
 1001b54:	eb0002cf 	bl	1002698 <d_printf>
	d_printf(D_INFO, "s.num_samples_raw     = %llu", g_acq_state.stats.num_samples_raw);
 1001b58:	e301157c 	movw	r1, #5500	; 0x157c
 1001b5c:	e14a20d8 	ldrd	r2, [sl, #-8]
 1001b60:	e3401101 	movt	r1, #257	; 0x101
 1001b64:	e3a00002 	mov	r0, #2
 1001b68:	eb0002ca 	bl	1002698 <d_printf>
	d_printf(D_INFO, "s.num_irqs            = %llu", g_acq_state.stats.num_irqs);
 1001b6c:	e301159c 	movw	r1, #5532	; 0x159c
 1001b70:	e1c420d0 	ldrd	r2, [r4]
 1001b74:	e3401101 	movt	r1, #257	; 0x101
 1001b78:	e3a00002 	mov	r0, #2
 1001b7c:	eb0002c5 	bl	1002698 <d_printf>
	d_printf(D_INFO, "s.num_fifo_full       = %llu", g_acq_state.stats.num_fifo_full);
 1001b80:	e30115bc 	movw	r1, #5564	; 0x15bc
 1001b84:	e1c822d8 	ldrd	r2, [r8, #40]	; 0x28
 1001b88:	e3401101 	movt	r1, #257	; 0x101
 1001b8c:	e3a00002 	mov	r0, #2
 1001b90:	eb0002c0 	bl	1002698 <d_printf>
	d_printf(D_INFO, "s.num_fifo_pkt_dscd   = %llu", g_acq_state.stats.num_fifo_pkt_dscd);
 1001b94:	e30115dc 	movw	r1, #5596	; 0x15dc
 1001b98:	e1c823d0 	ldrd	r2, [r8, #48]	; 0x30
 1001b9c:	e3401101 	movt	r1, #257	; 0x101
 1001ba0:	e3a00002 	mov	r0, #2
 1001ba4:	eb0002bb 	bl	1002698 <d_printf>
	d_printf(D_INFO, "");
 1001ba8:	e3011ef4 	movw	r1, #7924	; 0x1ef4
 1001bac:	e3a00002 	mov	r0, #2
 1001bb0:	e3401101 	movt	r1, #257	; 0x101
 1001bb4:	eb0002b7 	bl	1002698 <d_printf>
	d_printf(D_INFO, "Approx acq. rate      = %d acq/s     ", (int)acq_rate);
 1001bb8:	e30115fc 	movw	r1, #5628	; 0x15fc
 1001bbc:	e59d274c 	ldr	r2, [sp, #1868]	; 0x74c
 1001bc0:	e3401101 	movt	r1, #257	; 0x101
 1001bc4:	e3a00002 	mov	r0, #2
 1001bc8:	eb0002b2 	bl	1002698 <d_printf>
	d_printf(D_INFO, "Approx sample rate    = %d Ksa/s     ", (int)sample_rate);
 1001bcc:	e3011624 	movw	r1, #5668	; 0x1624
 1001bd0:	e59d2748 	ldr	r2, [sp, #1864]	; 0x748
 1001bd4:	e3401101 	movt	r1, #257	; 0x101
 1001bd8:	e3a00002 	mov	r0, #2
 1001bdc:	eb0002ad 	bl	1002698 <d_printf>
	d_printf(D_INFO, "Debug delta           = %d us     ", (int)time_delta_us);
 1001be0:	eefd7ac8 	vcvt.s32.f32	s15, s16
 1001be4:	e301164c 	movw	r1, #5708	; 0x164c
 1001be8:	e3401101 	movt	r1, #257	; 0x101
 1001bec:	e3a00002 	mov	r0, #2
 1001bf0:	ee172a90 	vmov	r2, s15
 1001bf4:	eb0002a7 	bl	1002698 <d_printf>
	d_printf(D_INFO, "");
 1001bf8:	e3011ef4 	movw	r1, #7924	; 0x1ef4
 1001bfc:	e3a00002 	mov	r0, #2
 1001c00:	e3401101 	movt	r1, #257	; 0x101
 1001c04:	eb0002a3 	bl	1002698 <d_printf>
	d_printf(D_INFO, "** End **");
 1001c08:	e3011670 	movw	r1, #5744	; 0x1670
 1001c0c:	e3a00002 	mov	r0, #2
 1001c10:	e3401101 	movt	r1, #257	; 0x101
 1001c14:	eb00029f 	bl	1002698 <d_printf>

	// Save last state...
	g_acq_state.stat_last = g_acq_state.stats;
 1001c18:	e2861d1e 	add	r1, r6, #1920	; 0x780
 1001c1c:	e3a02060 	mov	r2, #96	; 0x60
 1001c20:	e2810068 	add	r0, r1, #104	; 0x68
 1001c24:	eb002265 	bl	100a5c0 <memcpy>
	g_acq_state.last_debug_timer = timer_value;
 1001c28:	e59d3750 	ldr	r3, [sp, #1872]	; 0x750
 1001c2c:	e5053008 	str	r3, [r5, #-8]
 1001c30:	e59d3754 	ldr	r3, [sp, #1876]	; 0x754
 1001c34:	e5053004 	str	r3, [r5, #-4]
}
 1001c38:	e28dde76 	add	sp, sp, #1888	; 0x760
 1001c3c:	e28dd00c 	add	sp, sp, #12
 1001c40:	ecbd8b02 	vpop	{d8}
 1001c44:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
		d_read_global_timer(&lsb, &msb);
 1001c48:	e28d0e76 	add	r0, sp, #1888	; 0x760
 1001c4c:	e28d1e76 	add	r1, sp, #1888	; 0x760
 1001c50:	e2800004 	add	r0, r0, #4
		acq_delta = g_acq_state.stats.num_acq_total - g_acq_state.stat_last.num_acq_total;
 1001c54:	e284be79 	add	fp, r4, #1936	; 0x790
		d_read_global_timer(&lsb, &msb);
 1001c58:	eb000431 	bl	1002d24 <d_read_global_timer>
		timer_value = (((uint64_t)msb) << 32) | lsb;
 1001c5c:	e59d3764 	ldr	r3, [sp, #1892]	; 0x764
 1001c60:	e284ad1f 	add	sl, r4, #1984	; 0x7c0
		time_delta = timer_value - g_acq_state.last_debug_timer;
 1001c64:	e5150008 	ldr	r0, [r5, #-8]
		timer_value = (((uint64_t)msb) << 32) | lsb;
 1001c68:	e59d2760 	ldr	r2, [sp, #1888]	; 0x760
		time_delta = timer_value - g_acq_state.last_debug_timer;
 1001c6c:	e5151004 	ldr	r1, [r5, #-4]
		time_delta_us = time_delta * XSCUTIMER_TICKS_TO_US;
 1001c70:	e0530000 	subs	r0, r3, r0
		timer_value = (((uint64_t)msb) << 32) | lsb;
 1001c74:	e58d3750 	str	r3, [sp, #1872]	; 0x750
 1001c78:	e58d2754 	str	r2, [sp, #1876]	; 0x754
		time_delta_us = time_delta * XSCUTIMER_TICKS_TO_US;
 1001c7c:	e0c21001 	sbc	r1, r2, r1
 1001c80:	fa001bfe 	blx	1008c80 <__aeabi_ul2d>
 1001c84:	eddf0b41 	vldr	d16, [pc, #260]	; 1001d90 <acq_debug_dump+0x53c>
 1001c88:	ec410b31 	vmov	d17, r0, r1
		acq_delta = g_acq_state.stats.num_acq_total - g_acq_state.stat_last.num_acq_total;
 1001c8c:	e51bc008 	ldr	ip, [fp, #-8]
 1001c90:	e5952000 	ldr	r2, [r5]
 1001c94:	e51be004 	ldr	lr, [fp, #-4]
 1001c98:	e5951004 	ldr	r1, [r5, #4]
		time_delta_us = time_delta * XSCUTIMER_TICKS_TO_US;
 1001c9c:	ee610ba0 	vmul.f64	d16, d17, d16
		acq_delta = g_acq_state.stats.num_acq_total - g_acq_state.stat_last.num_acq_total;
 1001ca0:	e05c6002 	subs	r6, ip, r2
 1001ca4:	e0ce7001 	sbc	r7, lr, r1
		if(acq_delta > 0) {
 1001ca8:	e1963007 	orrs	r3, r6, r7
		time_delta_us = time_delta * XSCUTIMER_TICKS_TO_US;
 1001cac:	eeb78be0 	vcvt.f32.f64	s16, d16
		if(acq_delta > 0) {
 1001cb0:	1a000019 	bne	1001d1c <acq_debug_dump+0x4c8>
 1001cb4:	e51a2008 	ldr	r2, [sl, #-8]
 1001cb8:	e5943820 	ldr	r3, [r4, #2080]	; 0x820
 1001cbc:	e5941824 	ldr	r1, [r4, #2084]	; 0x824
 1001cc0:	e51a0004 	ldr	r0, [sl, #-4]
 1001cc4:	e0528003 	subs	r8, r2, r3
 1001cc8:	e0c09001 	sbc	r9, r0, r1
		if(sample_delta > 0) {
 1001ccc:	e1983009 	orrs	r3, r8, r9
 1001cd0:	0a000029 	beq	1001d7c <acq_debug_dump+0x528>
			if(time_delta_us > 0) {
 1001cd4:	eeb58ac0 	vcmpe.f32	s16, #0.0
 1001cd8:	e3a03000 	mov	r3, #0
 1001cdc:	eef1fa10 	vmrs	APSR_nzcv, fpscr
 1001ce0:	d58d3748 	strle	r3, [sp, #1864]	; 0x748
 1001ce4:	d58d374c 	strle	r3, [sp, #1868]	; 0x74c
 1001ce8:	dafffee9 	ble	1001894 <acq_debug_dump+0x40>
 1001cec:	e58d374c 	str	r3, [sp, #1868]	; 0x74c
				sample_rate = ((float)sample_delta / time_delta_us) * 1e3;
 1001cf0:	e1a00008 	mov	r0, r8
 1001cf4:	e1a01009 	mov	r1, r9
 1001cf8:	fa001c5f 	blx	1008e7c <__aeabi_ul2f>
 1001cfc:	ee070a90 	vmov	s15, r0
 1001d00:	ed9f7a24 	vldr	s14, [pc, #144]	; 1001d98 <acq_debug_dump+0x544>
 1001d04:	eec77a88 	vdiv.f32	s15, s15, s16
 1001d08:	ee677a87 	vmul.f32	s15, s15, s14
 1001d0c:	eefd7ae7 	vcvt.s32.f32	s15, s15
 1001d10:	ee173a90 	vmov	r3, s15
 1001d14:	e58d3748 	str	r3, [sp, #1864]	; 0x748
 1001d18:	eafffedd 	b	1001894 <acq_debug_dump+0x40>
			if(time_delta_us > 0) {
 1001d1c:	e51a1008 	ldr	r1, [sl, #-8]
 1001d20:	e5942820 	ldr	r2, [r4, #2080]	; 0x820
 1001d24:	e5940824 	ldr	r0, [r4, #2084]	; 0x824
 1001d28:	e51ac004 	ldr	ip, [sl, #-4]
 1001d2c:	e0518002 	subs	r8, r1, r2
 1001d30:	eeb58ac0 	vcmpe.f32	s16, #0.0
 1001d34:	e0cc9000 	sbc	r9, ip, r0
 1001d38:	eef1fa10 	vmrs	APSR_nzcv, fpscr
 1001d3c:	daffffe2 	ble	1001ccc <acq_debug_dump+0x478>
				acq_rate = ((float)acq_delta / time_delta_us) * 1e6;
 1001d40:	e1a00006 	mov	r0, r6
 1001d44:	e1a01007 	mov	r1, r7
 1001d48:	fa001c4b 	blx	1008e7c <__aeabi_ul2f>
 1001d4c:	ee070a90 	vmov	s15, r0
		if(sample_delta > 0) {
 1001d50:	e1983009 	orrs	r3, r8, r9
				acq_rate = ((float)acq_delta / time_delta_us) * 1e6;
 1001d54:	ed9f7a10 	vldr	s14, [pc, #64]	; 1001d9c <acq_debug_dump+0x548>
 1001d58:	eec77a88 	vdiv.f32	s15, s15, s16
 1001d5c:	ee677a87 	vmul.f32	s15, s15, s14
 1001d60:	eefd7ae7 	vcvt.s32.f32	s15, s15
 1001d64:	ee173a90 	vmov	r3, s15
 1001d68:	e58d374c 	str	r3, [sp, #1868]	; 0x74c
		if(sample_delta > 0) {
 1001d6c:	03a03000 	moveq	r3, #0
 1001d70:	058d3748 	streq	r3, [sp, #1864]	; 0x748
 1001d74:	1affffdd 	bne	1001cf0 <acq_debug_dump+0x49c>
 1001d78:	eafffec5 	b	1001894 <acq_debug_dump+0x40>
 1001d7c:	e3a03000 	mov	r3, #0
 1001d80:	e58d3748 	str	r3, [sp, #1864]	; 0x748
 1001d84:	e58d374c 	str	r3, [sp, #1868]	; 0x74c
 1001d88:	eafffec1 	b	1001894 <acq_debug_dump+0x40>
 1001d8c:	e320f000 	nop	{0}
 1001d90:	a17f0000 	.word	0xa17f0000
 1001d94:	3f689374 	.word	0x3f689374
 1001d98:	447a0000 	.word	0x447a0000
 1001d9c:	49742400 	.word	0x49742400
 1001da0:	010192c8 	.word	0x010192c8
 1001da4:	01019a70 	.word	0x01019a70

01001da8 <acq_debug_dump_wavedata>:
 * Dump contents of buffer in active acquisition.
 *
 * @param	prepost		0 = pre, 1 = post
 */
void acq_debug_dump_wavedata()
{
 1001da8:	e92d40f0 	push	{r4, r5, r6, r7, lr}
	uint32_t sz;
	uint32_t i;

	if(g_acq_state.sub_state == ACQSUBST_PRE_TRIG_FILL || g_acq_state.sub_state == ACQSUBST_PRE_TRIG_WAIT) {
		sz = g_acq_state.pre_buffsz;
 1001dac:	e30952c0 	movw	r5, #37568	; 0x92c0
 1001db0:	e3405101 	movt	r5, #257	; 0x101
	}

	sz /= 4;

	for(i = 0; i <= sz; i += 2) {
		d_printf(D_INFO, "0x%08x: 0x%08x 0x%08x", i * 4, *(g_acq_state.acq_current->buff_acq + i), *(g_acq_state.acq_current->buff_acq + i + 1));
 1001db4:	e30176dc 	movw	r7, #5852	; 0x16dc
 1001db8:	e3407101 	movt	r7, #257	; 0x101
		sz = g_acq_state.pre_buffsz;
 1001dbc:	e3a04000 	mov	r4, #0
	if(g_acq_state.sub_state == ACQSUBST_PRE_TRIG_FILL || g_acq_state.sub_state == ACQSUBST_PRE_TRIG_WAIT) {
 1001dc0:	e5953004 	ldr	r3, [r5, #4]
{
 1001dc4:	e24dd00c 	sub	sp, sp, #12
		sz = g_acq_state.pre_buffsz;
 1001dc8:	e5952760 	ldr	r2, [r5, #1888]	; 0x760
	if(g_acq_state.sub_state == ACQSUBST_PRE_TRIG_FILL || g_acq_state.sub_state == ACQSUBST_PRE_TRIG_WAIT) {
 1001dcc:	e2433001 	sub	r3, r3, #1
 1001dd0:	e3530001 	cmp	r3, #1
		sz = g_acq_state.post_buffsz;
 1001dd4:	85956764 	ldrhi	r6, [r5, #1892]	; 0x764
		sz = g_acq_state.pre_buffsz;
 1001dd8:	91a06002 	movls	r6, r2
		d_printf(D_INFO, "** Waveform Data (Pre-Trigger) -- %d bytes **", g_acq_state.pre_buffsz);
 1001ddc:	9301167c 	movwls	r1, #5756	; 0x167c
		d_printf(D_INFO, "** Waveform Data (Post-Trigger) -- %d bytes **", g_acq_state.pre_buffsz);
 1001de0:	830116ac 	movwhi	r1, #5804	; 0x16ac
		d_printf(D_INFO, "** Waveform Data (Pre-Trigger) -- %d bytes **", g_acq_state.pre_buffsz);
 1001de4:	93401101 	movtls	r1, #257	; 0x101
 1001de8:	93a00002 	movls	r0, #2
 1001dec:	e3c66007 	bic	r6, r6, #7
		d_printf(D_INFO, "** Waveform Data (Post-Trigger) -- %d bytes **", g_acq_state.pre_buffsz);
 1001df0:	83401101 	movthi	r1, #257	; 0x101
 1001df4:	e2866008 	add	r6, r6, #8
 1001df8:	83a00002 	movhi	r0, #2
 1001dfc:	eb000225 	bl	1002698 <d_printf>
		d_printf(D_INFO, "0x%08x: 0x%08x 0x%08x", i * 4, *(g_acq_state.acq_current->buff_acq + i), *(g_acq_state.acq_current->buff_acq + i + 1));
 1001e00:	e5953854 	ldr	r3, [r5, #2132]	; 0x854
 1001e04:	e1a02004 	mov	r2, r4
 1001e08:	e1a01007 	mov	r1, r7
 1001e0c:	e3a00002 	mov	r0, #2
 1001e10:	e593c008 	ldr	ip, [r3, #8]
 1001e14:	e7bc3004 	ldr	r3, [ip, r4]!
 1001e18:	e2844008 	add	r4, r4, #8
 1001e1c:	e59cc004 	ldr	ip, [ip, #4]
 1001e20:	e58dc000 	str	ip, [sp]
 1001e24:	eb00021b 	bl	1002698 <d_printf>
	for(i = 0; i <= sz; i += 2) {
 1001e28:	e1560004 	cmp	r6, r4
 1001e2c:	1afffff3 	bne	1001e00 <acq_debug_dump_wavedata+0x58>
	}

	d_printf(D_INFO, "** End of Waveform Data **");
 1001e30:	e30116f4 	movw	r1, #5876	; 0x16f4
 1001e34:	e3a00002 	mov	r0, #2
 1001e38:	e3401101 	movt	r1, #257	; 0x101
}
 1001e3c:	e28dd00c 	add	sp, sp, #12
 1001e40:	e8bd40f0 	pop	{r4, r5, r6, r7, lr}
	d_printf(D_INFO, "** End of Waveform Data **");
 1001e44:	ea000213 	b	1002698 <d_printf>

01001e48 <fabcfg_read>:
 *
 * @return	data	Data returned
 */
uint32_t fabcfg_read(uint32_t reg)
{
	reg &= FAB_CFG_ADDR_MASK;
 1001e48:	e7eb0050 	ubfx	r0, r0, #0, #12
	return Xil_In32(AXI_CFG_BRAM_BASE_ADDRESS + (reg * 4));
 1001e4c:	e2800201 	add	r0, r0, #268435456	; 0x10000000
 1001e50:	e1a00100 	lsl	r0, r0, #2
	return *(volatile u32 *) Addr;
 1001e54:	e5900000 	ldr	r0, [r0]
}
 1001e58:	e12fff1e 	bx	lr

01001e5c <fabcfg_write>:
 * @param	reg		Register index
 * @param	data	Data to write
 */
void fabcfg_write(uint32_t reg, uint32_t data)
{
	reg &= FAB_CFG_ADDR_MASK;
 1001e5c:	e7eb0050 	ubfx	r0, r0, #0, #12
	Xil_Out32(AXI_CFG_BRAM_BASE_ADDRESS + (reg * 4), data);
 1001e60:	e2800201 	add	r0, r0, #268435456	; 0x10000000
 1001e64:	e1a00100 	lsl	r0, r0, #2
	*LocalAddr = Value;
 1001e68:	e5801000 	str	r1, [r0]
}
 1001e6c:	e12fff1e 	bx	lr

01001e70 <fabcfg_commit>:
{
	int timeout = 1000;

	// Drive COMMIT for 10us (TODO: PL needs to ignore continuously held COMMIT signal as this will
	// lead to DONE never reading HIGH.)
	XGpioPs_WritePin(&g_hal.xgpio_ps, FAB_CFG_EMIO_COMMIT, 1);
 1001e70:	e59f0094 	ldr	r0, [pc, #148]	; 1001f0c <fabcfg_commit+0x9c>
 1001e74:	e3a02001 	mov	r2, #1
{
 1001e78:	e92d4070 	push	{r4, r5, r6, lr}
	XGpioPs_WritePin(&g_hal.xgpio_ps, FAB_CFG_EMIO_COMMIT, 1);
 1001e7c:	e3a01039 	mov	r1, #57	; 0x39
	bogo_delay(1);
	XGpioPs_WritePin(&g_hal.xgpio_ps, FAB_CFG_EMIO_COMMIT, 0);

	// Read the DONE pin and wait for a logic HIGH.  (Wait up to 10ms.)
	d_start_timing(15);
	while(timeout--) {
 1001e80:	e30043e7 	movw	r4, #999	; 0x3e7
		if(XGpioPs_ReadPin(&g_hal.xgpio_ps, FAB_CFG_EMIO_DONE)) {
 1001e84:	e1a05000 	mov	r5, r0
	XGpioPs_WritePin(&g_hal.xgpio_ps, FAB_CFG_EMIO_COMMIT, 1);
 1001e88:	eb000c08 	bl	1004eb0 <XGpioPs_WritePin>
	bogo_delay(1);
 1001e8c:	e3a00001 	mov	r0, #1
 1001e90:	eb0001da 	bl	1002600 <bogo_delay>
	XGpioPs_WritePin(&g_hal.xgpio_ps, FAB_CFG_EMIO_COMMIT, 0);
 1001e94:	e1a00005 	mov	r0, r5
 1001e98:	e3a02000 	mov	r2, #0
 1001e9c:	e3a01039 	mov	r1, #57	; 0x39
 1001ea0:	eb000c02 	bl	1004eb0 <XGpioPs_WritePin>
	d_start_timing(15);
 1001ea4:	e3a0000f 	mov	r0, #15
 1001ea8:	eb0003a7 	bl	1002d4c <d_start_timing>
	while(timeout--) {
 1001eac:	ea000004 	b	1001ec4 <fabcfg_commit+0x54>
 1001eb0:	e2444001 	sub	r4, r4, #1
			break;
		}
		bogo_delay(1);
 1001eb4:	e3a00001 	mov	r0, #1
 1001eb8:	eb0001d0 	bl	1002600 <bogo_delay>
	while(timeout--) {
 1001ebc:	e3740001 	cmn	r4, #1
 1001ec0:	0a00000e 	beq	1001f00 <fabcfg_commit+0x90>
		if(XGpioPs_ReadPin(&g_hal.xgpio_ps, FAB_CFG_EMIO_DONE)) {
 1001ec4:	e3a0103a 	mov	r1, #58	; 0x3a
 1001ec8:	e1a00005 	mov	r0, r5
 1001ecc:	eb000bbe 	bl	1004dcc <XGpioPs_ReadPin>
 1001ed0:	e3500000 	cmp	r0, #0
 1001ed4:	0afffff5 	beq	1001eb0 <fabcfg_commit+0x40>
	}
	d_stop_timing(15);
 1001ed8:	e3a0000f 	mov	r0, #15
 1001edc:	eb0003b7 	bl	1002dc0 <d_stop_timing>
	//d_dump_timing_ex("FabCfg commit", 15);

	if(timeout == 0) {
 1001ee0:	e3540000 	cmp	r4, #0
 1001ee4:	18bd8070 	popne	{r4, r5, r6, pc}
		d_printf(D_ERROR, "FabCfg: Timeout waiting for fabric to respond to COMMIT");
 1001ee8:	e30117f8 	movw	r1, #6136	; 0x17f8
 1001eec:	e3a00004 	mov	r0, #4
 1001ef0:	e3401101 	movt	r1, #257	; 0x101
 1001ef4:	eb0001e7 	bl	1002698 <d_printf>
		exit(-1);
 1001ef8:	e3e00000 	mvn	r0, #0
 1001efc:	fa001c73 	blx	10090d0 <exit>
	d_stop_timing(15);
 1001f00:	e3a0000f 	mov	r0, #15
	}
}
 1001f04:	e8bd4070 	pop	{r4, r5, r6, lr}
	d_stop_timing(15);
 1001f08:	ea0003ac 	b	1002dc0 <d_stop_timing>
 1001f0c:	01019b3c 	.word	0x01019b3c

01001f10 <fabcfg_init>:
{
 1001f10:	e92d43f0 	push	{r4, r5, r6, r7, r8, r9, lr}
	XGpioPs_SetOutputEnablePin(&g_hal.xgpio_ps, FAB_CFG_EMIO_COMMIT, 1);
 1001f14:	e3a02001 	mov	r2, #1
{
 1001f18:	e24dd00c 	sub	sp, sp, #12
	XGpioPs_SetOutputEnablePin(&g_hal.xgpio_ps, FAB_CFG_EMIO_COMMIT, 1);
 1001f1c:	e3a01039 	mov	r1, #57	; 0x39
	return *(volatile u32 *) Addr;
 1001f20:	e3a05101 	mov	r5, #1073741824	; 0x40000000
 1001f24:	e59f0160 	ldr	r0, [pc, #352]	; 100208c <fabcfg_init+0x17c>
 1001f28:	eb000ca3 	bl	10051bc <XGpioPs_SetOutputEnablePin>
	XGpioPs_SetDirectionPin(&g_hal.xgpio_ps, FAB_CFG_EMIO_COMMIT, 1);
 1001f2c:	e3a02001 	mov	r2, #1
 1001f30:	e3a01039 	mov	r1, #57	; 0x39
 1001f34:	e59f0150 	ldr	r0, [pc, #336]	; 100208c <fabcfg_init+0x17c>
 1001f38:	eb000c1c 	bl	1004fb0 <XGpioPs_SetDirectionPin>
	XGpioPs_SetDirectionPin(&g_hal.xgpio_ps, FAB_CFG_EMIO_DONE, 0);
 1001f3c:	e3a02000 	mov	r2, #0
 1001f40:	e3a0103a 	mov	r1, #58	; 0x3a
 1001f44:	e59f0140 	ldr	r0, [pc, #320]	; 100208c <fabcfg_init+0x17c>
 1001f48:	eb000c18 	bl	1004fb0 <XGpioPs_SetDirectionPin>
	fabcfg_commit();
 1001f4c:	ebffffc7 	bl	1001e70 <fabcfg_commit>
 1001f50:	e5952008 	ldr	r2, [r5, #8]
	if(magic == FAB_MAGIC_VALUE) {
 1001f54:	e3073670 	movw	r3, #30320	; 0x7670
 1001f58:	e345336d 	movt	r3, #21357	; 0x536d
 1001f5c:	e1520003 	cmp	r2, r3
 1001f60:	1a000043 	bne	1002074 <fabcfg_init+0x164>
		d_printf(D_INFO, "FabCfg: Magic value: 0x%08x - OK", magic);
 1001f64:	e3011830 	movw	r1, #6192	; 0x1830
 1001f68:	e30068f8 	movw	r6, #2296	; 0x8f8
 1001f6c:	e3401101 	movt	r1, #257	; 0x101
 1001f70:	e3a00002 	mov	r0, #2
 1001f74:	e3406101 	movt	r6, #257	; 0x101
			d_printf(D_EXINFO, "FabCfg: DummyTest1 value: 0x%08x - OK", test);
 1001f78:	e30188c0 	movw	r8, #6336	; 0x18c0
			d_printf(D_EXINFO, "FabCfg: DummyTest2 value: 0x%08x - OK", test);
 1001f7c:	e3017924 	movw	r7, #6436	; 0x1924
 1001f80:	e2869018 	add	r9, r6, #24
		d_printf(D_INFO, "FabCfg: Magic value: 0x%08x - OK", magic);
 1001f84:	eb0001c3 	bl	1002698 <d_printf>
			d_printf(D_EXINFO, "FabCfg: DummyTest1 value: 0x%08x - OK", test);
 1001f88:	e3408101 	movt	r8, #257	; 0x101
	d_printf(D_INFO, "FabCfg: Running %d test patterns of register interface", FBCFG_NUM_TEST_PATTERNS);
 1001f8c:	e3011854 	movw	r1, #6228	; 0x1854
			d_printf(D_EXINFO, "FabCfg: DummyTest2 value: 0x%08x - OK", test);
 1001f90:	e3407101 	movt	r7, #257	; 0x101
	d_printf(D_INFO, "FabCfg: Running %d test patterns of register interface", FBCFG_NUM_TEST_PATTERNS);
 1001f94:	e3401101 	movt	r1, #257	; 0x101
 1001f98:	e3a02006 	mov	r2, #6
 1001f9c:	e3a00002 	mov	r0, #2
 1001fa0:	eb0001bc 	bl	1002698 <d_printf>
		fabcfg_write(FAB_CFG_DUMMY1, fbcfg_dummy_tests[i]);
 1001fa4:	e4964004 	ldr	r4, [r6], #4
	*LocalAddr = Value;
 1001fa8:	e5854000 	str	r4, [r5]
		fabcfg_commit();
 1001fac:	ebffffaf 	bl	1001e70 <fabcfg_commit>
	return *(volatile u32 *) Addr;
 1001fb0:	e5952000 	ldr	r2, [r5]
		if(test == fbcfg_dummy_tests[i]) {
 1001fb4:	e1540002 	cmp	r4, r2
 1001fb8:	1a00001d 	bne	1002034 <fabcfg_init+0x124>
			d_printf(D_EXINFO, "FabCfg: DummyTest1 value: 0x%08x - OK", test);
 1001fbc:	e1a02004 	mov	r2, r4
 1001fc0:	e1a01008 	mov	r1, r8
 1001fc4:	e3a00001 	mov	r0, #1
 1001fc8:	eb0001b2 	bl	1002698 <d_printf>
 1001fcc:	e5952004 	ldr	r2, [r5, #4]
		if(test == fbcfg_dummy_tests[i]) {
 1001fd0:	e1540002 	cmp	r4, r2
 1001fd4:	1a00001e 	bne	1002054 <fabcfg_init+0x144>
			d_printf(D_EXINFO, "FabCfg: DummyTest2 value: 0x%08x - OK", test);
 1001fd8:	e1a02004 	mov	r2, r4
 1001fdc:	e1a01007 	mov	r1, r7
 1001fe0:	e3a00001 	mov	r0, #1
 1001fe4:	eb0001ab 	bl	1002698 <d_printf>
	for(i = 0; i < FBCFG_NUM_TEST_PATTERNS; i++) {
 1001fe8:	e1590006 	cmp	r9, r6
 1001fec:	1affffec 	bne	1001fa4 <fabcfg_init+0x94>
	d_printf(D_INFO, "FabCfg: All tests passed");
 1001ff0:	e3011988 	movw	r1, #6536	; 0x1988
 1001ff4:	e3a00002 	mov	r0, #2
 1001ff8:	e3401101 	movt	r1, #257	; 0x101
 1001ffc:	eb0001a5 	bl	1002698 <d_printf>
 1002000:	e595300c 	ldr	r3, [r5, #12]
	d_printf(D_INFO, "FabCfg: Bitstream version %d.%02d, code 0x%04x, userid 0x%08x", \
 1002004:	e30119a4 	movw	r1, #6564	; 0x19a4
 1002008:	e595e010 	ldr	lr, [r5, #16]
 100200c:	e3401101 	movt	r1, #257	; 0x101
 1002010:	e3a00002 	mov	r0, #2
 1002014:	e7e72453 	ubfx	r2, r3, #8, #8
	ver_uh = (version & 0xffff0000) >> 16;
 1002018:	e1a0c823 	lsr	ip, r3, #16
	d_printf(D_INFO, "FabCfg: Bitstream version %d.%02d, code 0x%04x, userid 0x%08x", \
 100201c:	e58de004 	str	lr, [sp, #4]
 1002020:	e6ef3073 	uxtb	r3, r3
 1002024:	e58dc000 	str	ip, [sp]
 1002028:	eb00019a 	bl	1002698 <d_printf>
}
 100202c:	e28dd00c 	add	sp, sp, #12
 1002030:	e8bd83f0 	pop	{r4, r5, r6, r7, r8, r9, pc}
			d_printf(D_ERROR, "FabCfg: DummyTest1 value: 0x%08x - Not OK, Expect 0x%08x", test, FAB_TEST_VALUE1);
 1002034:	e30a3aaa 	movw	r3, #43690	; 0xaaaa
 1002038:	e30118e8 	movw	r1, #6376	; 0x18e8
 100203c:	e3a00004 	mov	r0, #4
 1002040:	e34a3aaa 	movt	r3, #43690	; 0xaaaa
 1002044:	e3401101 	movt	r1, #257	; 0x101
 1002048:	eb000192 	bl	1002698 <d_printf>
			exit(-1);
 100204c:	e3e00000 	mvn	r0, #0
 1002050:	fa001c1e 	blx	10090d0 <exit>
			d_printf(D_ERROR, "FabCfg: DummyTest2 value: 0x%08x - Not OK, Expect 0x%08x", test, FAB_TEST_VALUE1);
 1002054:	e30a3aaa 	movw	r3, #43690	; 0xaaaa
 1002058:	e301194c 	movw	r1, #6476	; 0x194c
 100205c:	e3a00004 	mov	r0, #4
 1002060:	e34a3aaa 	movt	r3, #43690	; 0xaaaa
 1002064:	e3401101 	movt	r1, #257	; 0x101
 1002068:	eb00018a 	bl	1002698 <d_printf>
			exit(-1);
 100206c:	e3e00000 	mvn	r0, #0
 1002070:	fa001c16 	blx	10090d0 <exit>
		d_printf(D_ERROR, "FabCfg: Magic value: 0x%08x - Not OK, Expect 0x%08x", magic, FAB_MAGIC_VALUE);
 1002074:	e301188c 	movw	r1, #6284	; 0x188c
 1002078:	e3a00004 	mov	r0, #4
 100207c:	e3401101 	movt	r1, #257	; 0x101
 1002080:	eb000184 	bl	1002698 <d_printf>
		exit(-1);
 1002084:	e3e00000 	mvn	r0, #0
 1002088:	fa001c10 	blx	10090d0 <exit>
 100208c:	01019b3c 	.word	0x01019b3c

01002090 <irq_xscutimer>:
 */
volatile void irq_xscutimer(void *callback)
{
	XScuTimer *timer = (XScuTimer *) callback;

	if(XScuTimer_IsExpired(timer)) {
 1002090:	e5903004 	ldr	r3, [r0, #4]
 1002094:	e593300c 	ldr	r3, [r3, #12]
 1002098:	e3130001 	tst	r3, #1
		g_hal.g_timer_overflow++;
 100209c:	13093b18 	movwne	r3, #39704	; 0x9b18
 10020a0:	13403101 	movtne	r3, #257	; 0x101
 10020a4:	1593204c 	ldrne	r2, [r3, #76]	; 0x4c
 10020a8:	12822001 	addne	r2, r2, #1
 10020ac:	1583204c 	strne	r2, [r3, #76]	; 0x4c
	}
}
 10020b0:	e12fff1e 	bx	lr

010020b4 <d_printf.constprop.1>:
 * @param	...			Varadic args
 *
 * @note	For formats besides D_RAW, this function appends \r\n to all outputs and prints info/warn/error code and
 * 			optionally prints the system timer.
 */
void d_printf(int debug_code, char *fmt, ...)
 10020b4:	e92d000e 	push	{r1, r2, r3}
			case D_EXINFO:
				print("[--] ");							// dull white text (default)
				break;

			case D_INFO:
				print("\033[0;97m[ii] "); 				// bright white text
 10020b8:	e30109e4 	movw	r0, #6628	; 0x19e4
void d_printf(int debug_code, char *fmt, ...)
 10020bc:	e92d40d0 	push	{r4, r6, r7, lr}
 10020c0:	e24dda01 	sub	sp, sp, #4096	; 0x1000
 10020c4:	e24dd01c 	sub	sp, sp, #28
				print("\033[0;97m[ii] "); 				// bright white text
 10020c8:	e3400101 	movt	r0, #257	; 0x101
 10020cc:	eb001423 	bl	1007160 <print>
				print("\033[97;41m[EE]\033[0;91m ");	// red text
				break;
		}

#if DBG_PRINT_TIMES == 1
		if(g_hal.g_timer_have_init) {
 10020d0:	e3093b18 	movw	r3, #39704	; 0x9b18
 10020d4:	e3403101 	movt	r3, #257	; 0x101
 10020d8:	e5934050 	ldr	r4, [r3, #80]	; 0x50
 10020dc:	e3540000 	cmp	r4, #0
			total_usec = (XSCUTIMER_OVERFLOW_TIME_US * g_hal.g_timer_overflow) + ((0xffffffff - timer) * XSCUTIMER_TICKS_TO_US);
			sec = total_usec / 1000000;
			usec = total_usec % 1000000;
		} else {
			sec = 0;
			usec = 0;
 10020e0:	01a03004 	moveq	r3, r4
		if(g_hal.g_timer_have_init) {
 10020e4:	0a00001b 	beq	1002158 <d_printf.constprop.1+0xa4>
			timer = XScuTimer_GetCounterValue(&g_hal.xscu_timer);
 10020e8:	e5932014 	ldr	r2, [r3, #20]
			total_usec = (XSCUTIMER_OVERFLOW_TIME_US * g_hal.g_timer_overflow) + ((0xffffffff - timer) * XSCUTIMER_TICKS_TO_US);
 10020ec:	eddf3b37 	vldr	d19, [pc, #220]	; 10021d0 <d_printf.constprop.1+0x11c>
 10020f0:	eddf2b38 	vldr	d18, [pc, #224]	; 10021d8 <d_printf.constprop.1+0x124>
 10020f4:	e5922004 	ldr	r2, [r2, #4]
 10020f8:	e593304c 	ldr	r3, [r3, #76]	; 0x4c
 10020fc:	e1e02002 	mvn	r2, r2
 1002100:	ee073a90 	vmov	s15, r3
 1002104:	eef80b67 	vcvt.f64.u32	d16, s15
 1002108:	ee072a90 	vmov	s15, r2
 100210c:	eef81b67 	vcvt.f64.u32	d17, s15
 1002110:	ee600ba3 	vmul.f64	d16, d16, d19
 1002114:	ee410ba2 	vmla.f64	d16, d17, d18
 1002118:	ec510b30 	vmov	r0, r1, d16
 100211c:	fa001b95 	blx	1008f78 <__aeabi_d2ulz>
			sec = total_usec / 1000000;
 1002120:	e3042240 	movw	r2, #16960	; 0x4240
 1002124:	e3a03000 	mov	r3, #0
 1002128:	e340200f 	movt	r2, #15
			total_usec = (XSCUTIMER_OVERFLOW_TIME_US * g_hal.g_timer_overflow) + ((0xffffffff - timer) * XSCUTIMER_TICKS_TO_US);
 100212c:	e1a06000 	mov	r6, r0
 1002130:	e1a07001 	mov	r7, r1
			sec = total_usec / 1000000;
 1002134:	fa001b73 	blx	1008f08 <__aeabi_uldivmod>
			usec = total_usec % 1000000;
 1002138:	e3042240 	movw	r2, #16960	; 0x4240
			sec = total_usec / 1000000;
 100213c:	e1a04000 	mov	r4, r0
			usec = total_usec % 1000000;
 1002140:	e340200f 	movt	r2, #15
 1002144:	e3a03000 	mov	r3, #0
 1002148:	e1a00006 	mov	r0, r6
 100214c:	e1a01007 	mov	r1, r7
 1002150:	fa001b6c 	blx	1008f08 <__aeabi_uldivmod>
 1002154:	e1a03002 	mov	r3, r2
		}

		if(debug_code != D_RAW) {
			snprintf(time_buffer, DBG_BUFFSIZE, "[%3u.%06u] ", (unsigned int)sec, (unsigned int)usec);
 1002158:	e30129f4 	movw	r2, #6644	; 0x19f4
 100215c:	e58d3000 	str	r3, [sp]
 1002160:	e3402101 	movt	r2, #257	; 0x101
 1002164:	e1a03004 	mov	r3, r4
 1002168:	e3a01a01 	mov	r1, #4096	; 0x1000
 100216c:	e28d000c 	add	r0, sp, #12
 1002170:	fa0022df 	blx	100acf4 <snprintf>
			print(time_buffer);
 1002174:	e28d000c 	add	r0, sp, #12
 1002178:	eb0013f8 	bl	1007160 <print>
		}
#endif

		va_list args;
		va_start(args, fmt);
 100217c:	e28dca01 	add	ip, sp, #4096	; 0x1000

		vsnprintf(buffer, DBG_BUFFSIZE, fmt, args);
 1002180:	e28d2a01 	add	r2, sp, #4096	; 0x1000
		va_start(args, fmt);
 1002184:	e28cc030 	add	ip, ip, #48	; 0x30
		vsnprintf(buffer, DBG_BUFFSIZE, fmt, args);
 1002188:	e282202c 	add	r2, r2, #44	; 0x2c
 100218c:	e1a0300c 	mov	r3, ip
 1002190:	e5922000 	ldr	r2, [r2]
 1002194:	e3a01a01 	mov	r1, #4096	; 0x1000
 1002198:	e28d0018 	add	r0, sp, #24
		va_start(args, fmt);
 100219c:	e58dc008 	str	ip, [sp, #8]
		vsnprintf(buffer, DBG_BUFFSIZE, fmt, args);
 10021a0:	fa002c42 	blx	100d2b0 <vsnprintf>
		print(buffer);
 10021a4:	e28d0018 	add	r0, sp, #24
 10021a8:	eb0013ec 	bl	1007160 <print>

		if(debug_code != D_RAW) {
			print("\033[m\r\n");
 10021ac:	e3010a00 	movw	r0, #6656	; 0x1a00
 10021b0:	e3400101 	movt	r0, #257	; 0x101
 10021b4:	eb0013e9 	bl	1007160 <print>
		}

		va_end(args);
	}
}
 10021b8:	e28dda01 	add	sp, sp, #4096	; 0x1000
 10021bc:	e28dd01c 	add	sp, sp, #28
 10021c0:	e8bd40d0 	pop	{r4, r6, r7, lr}
 10021c4:	e28dd00c 	add	sp, sp, #12
 10021c8:	e12fff1e 	bx	lr
 10021cc:	e320f000 	nop	{0}
 10021d0:	a17f0000 	.word	0xa17f0000
 10021d4:	41689374 	.word	0x41689374
 10021d8:	a17f0000 	.word	0xa17f0000
 10021dc:	3f689374 	.word	0x3f689374

010021e0 <d_printf.constprop.2>:
void d_printf(int debug_code, char *fmt, ...)
 10021e0:	e92d000e 	push	{r1, r2, r3}
				print("[--] ");							// dull white text (default)
 10021e4:	e3010a08 	movw	r0, #6664	; 0x1a08
void d_printf(int debug_code, char *fmt, ...)
 10021e8:	e92d40d0 	push	{r4, r6, r7, lr}
 10021ec:	e24dda01 	sub	sp, sp, #4096	; 0x1000
 10021f0:	e24dd01c 	sub	sp, sp, #28
				print("[--] ");							// dull white text (default)
 10021f4:	e3400101 	movt	r0, #257	; 0x101
 10021f8:	eb0013d8 	bl	1007160 <print>
		if(g_hal.g_timer_have_init) {
 10021fc:	e3093b18 	movw	r3, #39704	; 0x9b18
 1002200:	e3403101 	movt	r3, #257	; 0x101
 1002204:	e5934050 	ldr	r4, [r3, #80]	; 0x50
 1002208:	e3540000 	cmp	r4, #0
			usec = 0;
 100220c:	01a03004 	moveq	r3, r4
		if(g_hal.g_timer_have_init) {
 1002210:	0a00001b 	beq	1002284 <d_printf.constprop.2+0xa4>
			timer = XScuTimer_GetCounterValue(&g_hal.xscu_timer);
 1002214:	e5932014 	ldr	r2, [r3, #20]
			total_usec = (XSCUTIMER_OVERFLOW_TIME_US * g_hal.g_timer_overflow) + ((0xffffffff - timer) * XSCUTIMER_TICKS_TO_US);
 1002218:	eddf3b36 	vldr	d19, [pc, #216]	; 10022f8 <d_printf.constprop.2+0x118>
 100221c:	eddf2b37 	vldr	d18, [pc, #220]	; 1002300 <d_printf.constprop.2+0x120>
 1002220:	e5922004 	ldr	r2, [r2, #4]
 1002224:	e593304c 	ldr	r3, [r3, #76]	; 0x4c
 1002228:	e1e02002 	mvn	r2, r2
 100222c:	ee073a90 	vmov	s15, r3
 1002230:	eef80b67 	vcvt.f64.u32	d16, s15
 1002234:	ee072a90 	vmov	s15, r2
 1002238:	eef81b67 	vcvt.f64.u32	d17, s15
 100223c:	ee600ba3 	vmul.f64	d16, d16, d19
 1002240:	ee410ba2 	vmla.f64	d16, d17, d18
 1002244:	ec510b30 	vmov	r0, r1, d16
 1002248:	fa001b4a 	blx	1008f78 <__aeabi_d2ulz>
			sec = total_usec / 1000000;
 100224c:	e3042240 	movw	r2, #16960	; 0x4240
 1002250:	e3a03000 	mov	r3, #0
 1002254:	e340200f 	movt	r2, #15
			total_usec = (XSCUTIMER_OVERFLOW_TIME_US * g_hal.g_timer_overflow) + ((0xffffffff - timer) * XSCUTIMER_TICKS_TO_US);
 1002258:	e1a06000 	mov	r6, r0
 100225c:	e1a07001 	mov	r7, r1
			sec = total_usec / 1000000;
 1002260:	fa001b28 	blx	1008f08 <__aeabi_uldivmod>
			usec = total_usec % 1000000;
 1002264:	e3042240 	movw	r2, #16960	; 0x4240
			sec = total_usec / 1000000;
 1002268:	e1a04000 	mov	r4, r0
			usec = total_usec % 1000000;
 100226c:	e340200f 	movt	r2, #15
 1002270:	e3a03000 	mov	r3, #0
 1002274:	e1a00006 	mov	r0, r6
 1002278:	e1a01007 	mov	r1, r7
 100227c:	fa001b21 	blx	1008f08 <__aeabi_uldivmod>
 1002280:	e1a03002 	mov	r3, r2
			snprintf(time_buffer, DBG_BUFFSIZE, "[%3u.%06u] ", (unsigned int)sec, (unsigned int)usec);
 1002284:	e30129f4 	movw	r2, #6644	; 0x19f4
 1002288:	e58d3000 	str	r3, [sp]
 100228c:	e3402101 	movt	r2, #257	; 0x101
 1002290:	e1a03004 	mov	r3, r4
 1002294:	e3a01a01 	mov	r1, #4096	; 0x1000
 1002298:	e28d000c 	add	r0, sp, #12
 100229c:	fa002294 	blx	100acf4 <snprintf>
			print(time_buffer);
 10022a0:	e28d000c 	add	r0, sp, #12
 10022a4:	eb0013ad 	bl	1007160 <print>
		va_start(args, fmt);
 10022a8:	e28dca01 	add	ip, sp, #4096	; 0x1000
		vsnprintf(buffer, DBG_BUFFSIZE, fmt, args);
 10022ac:	e28d2a01 	add	r2, sp, #4096	; 0x1000
		va_start(args, fmt);
 10022b0:	e28cc030 	add	ip, ip, #48	; 0x30
		vsnprintf(buffer, DBG_BUFFSIZE, fmt, args);
 10022b4:	e282202c 	add	r2, r2, #44	; 0x2c
 10022b8:	e1a0300c 	mov	r3, ip
 10022bc:	e5922000 	ldr	r2, [r2]
 10022c0:	e3a01a01 	mov	r1, #4096	; 0x1000
 10022c4:	e28d0018 	add	r0, sp, #24
		va_start(args, fmt);
 10022c8:	e58dc008 	str	ip, [sp, #8]
		vsnprintf(buffer, DBG_BUFFSIZE, fmt, args);
 10022cc:	fa002bf7 	blx	100d2b0 <vsnprintf>
		print(buffer);
 10022d0:	e28d0018 	add	r0, sp, #24
 10022d4:	eb0013a1 	bl	1007160 <print>
			print("\033[m\r\n");
 10022d8:	e3010a00 	movw	r0, #6656	; 0x1a00
 10022dc:	e3400101 	movt	r0, #257	; 0x101
 10022e0:	eb00139e 	bl	1007160 <print>
}
 10022e4:	e28dda01 	add	sp, sp, #4096	; 0x1000
 10022e8:	e28dd01c 	add	sp, sp, #28
 10022ec:	e8bd40d0 	pop	{r4, r6, r7, lr}
 10022f0:	e28dd00c 	add	sp, sp, #12
 10022f4:	e12fff1e 	bx	lr
 10022f8:	a17f0000 	.word	0xa17f0000
 10022fc:	41689374 	.word	0x41689374
 1002300:	a17f0000 	.word	0xa17f0000
 1002304:	3f689374 	.word	0x3f689374

01002308 <d_printf.constprop.3>:
void d_printf(int debug_code, char *fmt, ...)
 1002308:	e92d000e 	push	{r1, r2, r3}
				print("\033[97;41m[EE]\033[0;91m ");	// red text
 100230c:	e3010a10 	movw	r0, #6672	; 0x1a10
void d_printf(int debug_code, char *fmt, ...)
 1002310:	e92d40d0 	push	{r4, r6, r7, lr}
 1002314:	e24dda01 	sub	sp, sp, #4096	; 0x1000
 1002318:	e24dd01c 	sub	sp, sp, #28
				print("\033[97;41m[EE]\033[0;91m ");	// red text
 100231c:	e3400101 	movt	r0, #257	; 0x101
 1002320:	eb00138e 	bl	1007160 <print>
		if(g_hal.g_timer_have_init) {
 1002324:	e3093b18 	movw	r3, #39704	; 0x9b18
 1002328:	e3403101 	movt	r3, #257	; 0x101
 100232c:	e5934050 	ldr	r4, [r3, #80]	; 0x50
 1002330:	e3540000 	cmp	r4, #0
			usec = 0;
 1002334:	01a03004 	moveq	r3, r4
		if(g_hal.g_timer_have_init) {
 1002338:	0a00001b 	beq	10023ac <d_printf.constprop.3+0xa4>
			timer = XScuTimer_GetCounterValue(&g_hal.xscu_timer);
 100233c:	e5932014 	ldr	r2, [r3, #20]
			total_usec = (XSCUTIMER_OVERFLOW_TIME_US * g_hal.g_timer_overflow) + ((0xffffffff - timer) * XSCUTIMER_TICKS_TO_US);
 1002340:	eddf3b36 	vldr	d19, [pc, #216]	; 1002420 <d_printf.constprop.3+0x118>
 1002344:	eddf2b37 	vldr	d18, [pc, #220]	; 1002428 <d_printf.constprop.3+0x120>
 1002348:	e5922004 	ldr	r2, [r2, #4]
 100234c:	e593304c 	ldr	r3, [r3, #76]	; 0x4c
 1002350:	e1e02002 	mvn	r2, r2
 1002354:	ee073a90 	vmov	s15, r3
 1002358:	eef80b67 	vcvt.f64.u32	d16, s15
 100235c:	ee072a90 	vmov	s15, r2
 1002360:	eef81b67 	vcvt.f64.u32	d17, s15
 1002364:	ee600ba3 	vmul.f64	d16, d16, d19
 1002368:	ee410ba2 	vmla.f64	d16, d17, d18
 100236c:	ec510b30 	vmov	r0, r1, d16
 1002370:	fa001b00 	blx	1008f78 <__aeabi_d2ulz>
			sec = total_usec / 1000000;
 1002374:	e3042240 	movw	r2, #16960	; 0x4240
 1002378:	e3a03000 	mov	r3, #0
 100237c:	e340200f 	movt	r2, #15
			total_usec = (XSCUTIMER_OVERFLOW_TIME_US * g_hal.g_timer_overflow) + ((0xffffffff - timer) * XSCUTIMER_TICKS_TO_US);
 1002380:	e1a06000 	mov	r6, r0
 1002384:	e1a07001 	mov	r7, r1
			sec = total_usec / 1000000;
 1002388:	fa001ade 	blx	1008f08 <__aeabi_uldivmod>
			usec = total_usec % 1000000;
 100238c:	e3042240 	movw	r2, #16960	; 0x4240
			sec = total_usec / 1000000;
 1002390:	e1a04000 	mov	r4, r0
			usec = total_usec % 1000000;
 1002394:	e340200f 	movt	r2, #15
 1002398:	e3a03000 	mov	r3, #0
 100239c:	e1a00006 	mov	r0, r6
 10023a0:	e1a01007 	mov	r1, r7
 10023a4:	fa001ad7 	blx	1008f08 <__aeabi_uldivmod>
 10023a8:	e1a03002 	mov	r3, r2
			snprintf(time_buffer, DBG_BUFFSIZE, "[%3u.%06u] ", (unsigned int)sec, (unsigned int)usec);
 10023ac:	e30129f4 	movw	r2, #6644	; 0x19f4
 10023b0:	e58d3000 	str	r3, [sp]
 10023b4:	e3402101 	movt	r2, #257	; 0x101
 10023b8:	e1a03004 	mov	r3, r4
 10023bc:	e3a01a01 	mov	r1, #4096	; 0x1000
 10023c0:	e28d000c 	add	r0, sp, #12
 10023c4:	fa00224a 	blx	100acf4 <snprintf>
			print(time_buffer);
 10023c8:	e28d000c 	add	r0, sp, #12
 10023cc:	eb001363 	bl	1007160 <print>
		va_start(args, fmt);
 10023d0:	e28dca01 	add	ip, sp, #4096	; 0x1000
		vsnprintf(buffer, DBG_BUFFSIZE, fmt, args);
 10023d4:	e28d2a01 	add	r2, sp, #4096	; 0x1000
		va_start(args, fmt);
 10023d8:	e28cc030 	add	ip, ip, #48	; 0x30
		vsnprintf(buffer, DBG_BUFFSIZE, fmt, args);
 10023dc:	e282202c 	add	r2, r2, #44	; 0x2c
 10023e0:	e1a0300c 	mov	r3, ip
 10023e4:	e5922000 	ldr	r2, [r2]
 10023e8:	e3a01a01 	mov	r1, #4096	; 0x1000
 10023ec:	e28d0018 	add	r0, sp, #24
		va_start(args, fmt);
 10023f0:	e58dc008 	str	ip, [sp, #8]
		vsnprintf(buffer, DBG_BUFFSIZE, fmt, args);
 10023f4:	fa002bad 	blx	100d2b0 <vsnprintf>
		print(buffer);
 10023f8:	e28d0018 	add	r0, sp, #24
 10023fc:	eb001357 	bl	1007160 <print>
			print("\033[m\r\n");
 1002400:	e3010a00 	movw	r0, #6656	; 0x1a00
 1002404:	e3400101 	movt	r0, #257	; 0x101
 1002408:	eb001354 	bl	1007160 <print>
}
 100240c:	e28dda01 	add	sp, sp, #4096	; 0x1000
 1002410:	e28dd01c 	add	sp, sp, #28
 1002414:	e8bd40d0 	pop	{r4, r6, r7, lr}
 1002418:	e28dd00c 	add	sp, sp, #12
 100241c:	e12fff1e 	bx	lr
 1002420:	a17f0000 	.word	0xa17f0000
 1002424:	41689374 	.word	0x41689374
 1002428:	a17f0000 	.word	0xa17f0000
 100242c:	3f689374 	.word	0x3f689374

01002430 <d_xilinx_assert>:
/**
 * Xilinx assert handler.
 */
void d_xilinx_assert(const char8 *file, s32 line)
{
	d_printf(D_ERROR, "Assert failed at line %d of file `%s'\r\n", line, file);
 1002430:	e1a02001 	mov	r2, r1
 1002434:	e3011a28 	movw	r1, #6696	; 0x1a28
 1002438:	e1a03000 	mov	r3, r0
 100243c:	e3401101 	movt	r1, #257	; 0x101
 1002440:	e3a00004 	mov	r0, #4
 1002444:	eaffffaf 	b	1002308 <d_printf.constprop.3>

01002448 <bogo_calibrate>:
	d_printf(D_EXINFO, "BogoDelay: starting calibration");
 1002448:	e3011a50 	movw	r1, #6736	; 0x1a50
{
 100244c:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
	d_printf(D_EXINFO, "BogoDelay: starting calibration");
 1002450:	e3401101 	movt	r1, #257	; 0x101
{
 1002454:	ed2d8b02 	vpush	{d8}
	g_hal.bogo_cal = 2.5f; // Ensure some FPU operation still happens
 1002458:	e3096b18 	movw	r6, #39704	; 0x9b18
{
 100245c:	e24dd024 	sub	sp, sp, #36	; 0x24
	d_printf(D_EXINFO, "BogoDelay: starting calibration");
 1002460:	e3a00001 	mov	r0, #1
	g_hal.bogo_cal = 2.5f; // Ensure some FPU operation still happens
 1002464:	e3406101 	movt	r6, #257	; 0x101
	d_printf(D_EXINFO, "BogoDelay: starting calibration");
 1002468:	ebffff5c 	bl	10021e0 <d_printf.constprop.2>
	g_hal.bogo_cal = 2.5f; // Ensure some FPU operation still happens
 100246c:	e3a03002 	mov	r3, #2
 1002470:	e596a014 	ldr	sl, [r6, #20]
 1002474:	e58d3010 	str	r3, [sp, #16]
 1002478:	e3a03000 	mov	r3, #0
 100247c:	e3443020 	movt	r3, #16416	; 0x4020
	uint64_t iters = (uint64_t)((float)(delay * g_hal.bogo_cal));
 1002480:	ed9f8a5c 	vldr	s16, [pc, #368]	; 10025f8 <bogo_calibrate+0x1b0>
	uint64_t timing_total = 0;
 1002484:	e3a0b000 	mov	fp, #0
 1002488:	e28aa004 	add	sl, sl, #4
	g_hal.bogo_cal = 2.5f; // Ensure some FPU operation still happens
 100248c:	ee073a90 	vmov	s15, r3
	uint64_t timing_total = 0;
 1002490:	e1a0200b 	mov	r2, fp
	while(iters--) {
 1002494:	e3e08000 	mvn	r8, #0
 1002498:	e3e09000 	mvn	r9, #0
	g_hal.bogo_cal = 2.5f; // Ensure some FPU operation still happens
 100249c:	e5863158 	str	r3, [r6, #344]	; 0x158
 10024a0:	e59a7000 	ldr	r7, [sl]
	uint64_t iters = (uint64_t)((float)(delay * g_hal.bogo_cal));
 10024a4:	ee687a27 	vmul.f32	s15, s16, s15
 10024a8:	e58d2018 	str	r2, [sp, #24]
	if(lsb > XSCUTIMER_NEAR_OVERFLOW) {
 10024ac:	e3770c01 	cmn	r7, #256	; 0x100
	timer_value = (((uint64_t)msb) << 32) | lsb;
 10024b0:	e1e07007 	mvn	r7, r7
		msb = g_hal.g_timer_overflow;
 10024b4:	9596304c 	ldrls	r3, [r6, #76]	; 0x4c
	g_hal.timers[index] = timer_value;
 10024b8:	e5867058 	str	r7, [r6, #88]	; 0x58
	uint64_t iters = (uint64_t)((float)(delay * g_hal.bogo_cal));
 10024bc:	ee170a90 	vmov	r0, s15
		msb = g_hal.g_timer_overflow;
 10024c0:	958d301c 	strls	r3, [sp, #28]
	timer_value = (((uint64_t)msb) << 32) | lsb;
 10024c4:	e59d301c 	ldr	r3, [sp, #28]
	g_hal.timers[index] = timer_value;
 10024c8:	e586305c 	str	r3, [r6, #92]	; 0x5c
 10024cc:	e58d3014 	str	r3, [sp, #20]
	uint64_t iters = (uint64_t)((float)(delay * g_hal.bogo_cal));
 10024d0:	fa001a98 	blx	1008f38 <__aeabi_f2ulz>
	while(iters--) {
 10024d4:	e2504001 	subs	r4, r0, #1
 10024d8:	e59d2018 	ldr	r2, [sp, #24]
 10024dc:	e2c15000 	sbc	r5, r1, #0
 10024e0:	e1903001 	orrs	r3, r0, r1
 10024e4:	e59d3014 	ldr	r3, [sp, #20]
 10024e8:	0a000009 	beq	1002514 <bogo_calibrate+0xcc>
		__asm__("nop");
 10024ec:	e320f000 	nop	{0}
	while(iters--) {
 10024f0:	e2544001 	subs	r4, r4, #1
 10024f4:	e2c55000 	sbc	r5, r5, #0
 10024f8:	e1550009 	cmp	r5, r9
 10024fc:	01540008 	cmpeq	r4, r8
 1002500:	1afffff9 	bne	10024ec <bogo_calibrate+0xa4>
 1002504:	e596a014 	ldr	sl, [r6, #20]
 1002508:	e5967058 	ldr	r7, [r6, #88]	; 0x58
 100250c:	e596305c 	ldr	r3, [r6, #92]	; 0x5c
 1002510:	e28aa004 	add	sl, sl, #4
 1002514:	e59a1000 	ldr	r1, [sl]
	if(lsb > XSCUTIMER_NEAR_OVERFLOW) {
 1002518:	e3710c01 	cmn	r1, #256	; 0x100
 100251c:	8a00000e 	bhi	100255c <bogo_calibrate+0x114>
	timer_value = (((uint64_t)msb) << 32) | lsb;
 1002520:	e1e01001 	mvn	r1, r1
		msb = g_hal.g_timer_overflow;
 1002524:	e596004c 	ldr	r0, [r6, #76]	; 0x4c
	g_hal.timer_deltas[index] = timer_value - g_hal.timers[index];
 1002528:	e0517007 	subs	r7, r1, r7
	for(i = 0; i < BOGOCAL_ITERCNT; i++) {
 100252c:	e59d1010 	ldr	r1, [sp, #16]
	g_hal.timer_deltas[index] = timer_value - g_hal.timers[index];
 1002530:	e58670d8 	str	r7, [r6, #216]	; 0xd8
 1002534:	e0c03003 	sbc	r3, r0, r3
		timing_total += d_read_timing(0);
 1002538:	e09bb007 	adds	fp, fp, r7
 100253c:	e0a22003 	adc	r2, r2, r3
	for(i = 0; i < BOGOCAL_ITERCNT; i++) {
 1002540:	e3510001 	cmp	r1, #1
	g_hal.timer_deltas[index] = timer_value - g_hal.timers[index];
 1002544:	e58630dc 	str	r3, [r6, #220]	; 0xdc
	for(i = 0; i < BOGOCAL_ITERCNT; i++) {
 1002548:	0a00000e 	beq	1002588 <bogo_calibrate+0x140>
 100254c:	e3a03001 	mov	r3, #1
 1002550:	edd67a56 	vldr	s15, [r6, #344]	; 0x158
 1002554:	e58d3010 	str	r3, [sp, #16]
 1002558:	eaffffd0 	b	10024a0 <bogo_calibrate+0x58>
	timer_value = (((uint64_t)msb) << 32) | lsb;
 100255c:	e1e01001 	mvn	r1, r1
 1002560:	e3a00000 	mov	r0, #0
	g_hal.timer_deltas[index] = timer_value - g_hal.timers[index];
 1002564:	e0517007 	subs	r7, r1, r7
	for(i = 0; i < BOGOCAL_ITERCNT; i++) {
 1002568:	e59d1010 	ldr	r1, [sp, #16]
	g_hal.timer_deltas[index] = timer_value - g_hal.timers[index];
 100256c:	e0c03003 	sbc	r3, r0, r3
		timing_total += d_read_timing(0);
 1002570:	e09bb007 	adds	fp, fp, r7
 1002574:	e0a22003 	adc	r2, r2, r3
	g_hal.timer_deltas[index] = timer_value - g_hal.timers[index];
 1002578:	e58670d8 	str	r7, [r6, #216]	; 0xd8
	for(i = 0; i < BOGOCAL_ITERCNT; i++) {
 100257c:	e3510001 	cmp	r1, #1
	g_hal.timer_deltas[index] = timer_value - g_hal.timers[index];
 1002580:	e58630dc 	str	r3, [r6, #220]	; 0xdc
	for(i = 0; i < BOGOCAL_ITERCNT; i++) {
 1002584:	1afffff0 	bne	100254c <bogo_calibrate+0x104>
	us_total = timing_total * XSCUTIMER_TICKS_TO_US;
 1002588:	e1a0000b 	mov	r0, fp
 100258c:	e1a01002 	mov	r1, r2
 1002590:	fa0019ba 	blx	1008c80 <__aeabi_ul2d>
 1002594:	eddf0b15 	vldr	d16, [pc, #84]	; 10025f0 <bogo_calibrate+0x1a8>
 1002598:	ec410b31 	vmov	d17, r0, r1
	d_printf(D_INFO, "BogoDelay: calibrated: 1us = %2.3f cycles (total time %2.1f us) (%2.2f BogoMIPS)", \
 100259c:	e3011a70 	movw	r1, #6768	; 0x1a70
	g_hal.bogo_cal = (((float)(BOGOCAL_ITERAMT * BOGOCAL_ITERCNT) / (float)us_total)) * 2.5f;
 10025a0:	ed9f6a15 	vldr	s12, [pc, #84]	; 10025fc <bogo_calibrate+0x1b4>
	d_printf(D_INFO, "BogoDelay: calibrated: 1us = %2.3f cycles (total time %2.1f us) (%2.2f BogoMIPS)", \
 10025a4:	e3401101 	movt	r1, #257	; 0x101
	g_hal.bogo_cal = (((float)(BOGOCAL_ITERAMT * BOGOCAL_ITERCNT) / (float)us_total)) * 2.5f;
 10025a8:	eeb07a04 	vmov.f32	s14, #4	; 0x40200000  2.5
	d_printf(D_INFO, "BogoDelay: calibrated: 1us = %2.3f cycles (total time %2.1f us) (%2.2f BogoMIPS)", \
 10025ac:	e3a00002 	mov	r0, #2
	us_total = timing_total * XSCUTIMER_TICKS_TO_US;
 10025b0:	ee610ba0 	vmul.f64	d16, d17, d16
 10025b4:	eef77be0 	vcvt.f32.f64	s15, d16
	g_hal.bogo_cal = (((float)(BOGOCAL_ITERAMT * BOGOCAL_ITERCNT) / (float)us_total)) * 2.5f;
 10025b8:	eec66a27 	vdiv.f32	s13, s12, s15
	d_printf(D_INFO, "BogoDelay: calibrated: 1us = %2.3f cycles (total time %2.1f us) (%2.2f BogoMIPS)", \
 10025bc:	eef70ae7 	vcvt.f64.f32	d16, s15
 10025c0:	edcd0b00 	vstr	d16, [sp]
	g_hal.bogo_cal = (((float)(BOGOCAL_ITERAMT * BOGOCAL_ITERCNT) / (float)us_total)) * 2.5f;
 10025c4:	ee667a87 	vmul.f32	s15, s13, s14
	d_printf(D_INFO, "BogoDelay: calibrated: 1us = %2.3f cycles (total time %2.1f us) (%2.2f BogoMIPS)", \
 10025c8:	eef70ae6 	vcvt.f64.f32	d16, s13
 10025cc:	eef71ae7 	vcvt.f64.f32	d17, s15
 10025d0:	edcd0b02 	vstr	d16, [sp, #8]
	g_hal.bogo_cal = (((float)(BOGOCAL_ITERAMT * BOGOCAL_ITERCNT) / (float)us_total)) * 2.5f;
 10025d4:	edc67a56 	vstr	s15, [r6, #344]	; 0x158
	d_printf(D_INFO, "BogoDelay: calibrated: 1us = %2.3f cycles (total time %2.1f us) (%2.2f BogoMIPS)", \
 10025d8:	ec532b31 	vmov	r2, r3, d17
 10025dc:	ebfffeb4 	bl	10020b4 <d_printf.constprop.1>
}
 10025e0:	e28dd024 	add	sp, sp, #36	; 0x24
 10025e4:	ecbd8b02 	vpop	{d8}
 10025e8:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
 10025ec:	e320f000 	nop	{0}
 10025f0:	a17f0000 	.word	0xa17f0000
 10025f4:	3f689374 	.word	0x3f689374
 10025f8:	47c35000 	.word	0x47c35000
 10025fc:	48435000 	.word	0x48435000

01002600 <bogo_delay>:
{
 1002600:	e92d4030 	push	{r4, r5, lr}
 1002604:	e24dd00c 	sub	sp, sp, #12
 1002608:	e58d0004 	str	r0, [sp, #4]
	uint64_t iters = (uint64_t)((float)(delay * g_hal.bogo_cal));
 100260c:	e3093b18 	movw	r3, #39704	; 0x9b18
 1002610:	e3403101 	movt	r3, #257	; 0x101
 1002614:	eddd7a01 	vldr	s15, [sp, #4]
 1002618:	ed937a56 	vldr	s14, [r3, #344]	; 0x158
 100261c:	eef87a67 	vcvt.f32.u32	s15, s15
 1002620:	ee677a87 	vmul.f32	s15, s15, s14
 1002624:	ee170a90 	vmov	r0, s15
 1002628:	fa001a42 	blx	1008f38 <__aeabi_f2ulz>
	while(iters--) {
 100262c:	e2504001 	subs	r4, r0, #1
 1002630:	e2c15000 	sbc	r5, r1, #0
 1002634:	e1903001 	orrs	r3, r0, r1
 1002638:	0a000007 	beq	100265c <bogo_delay+0x5c>
 100263c:	e3e02000 	mvn	r2, #0
 1002640:	e3e03000 	mvn	r3, #0
		__asm__("nop");
 1002644:	e320f000 	nop	{0}
	while(iters--) {
 1002648:	e2544001 	subs	r4, r4, #1
 100264c:	e2c55000 	sbc	r5, r5, #0
 1002650:	e1550003 	cmp	r5, r3
 1002654:	01540002 	cmpeq	r4, r2
 1002658:	1afffff9 	bne	1002644 <bogo_delay+0x44>
}
 100265c:	e28dd00c 	add	sp, sp, #12
 1002660:	e8bd8030 	pop	{r4, r5, pc}

01002664 <gpio_led_write>:
	enable = !!(enable);
 1002664:	e2912000 	adds	r2, r1, #0
 1002668:	13a02001 	movne	r2, #1
	switch(index) {
 100266c:	e3500000 	cmp	r0, #0
 1002670:	0a000004 	beq	1002688 <gpio_led_write+0x24>
 1002674:	e3500001 	cmp	r0, #1
 1002678:	112fff1e 	bxne	lr
			XGpioPs_WritePin(&g_hal.xgpio_ps, GPIO_PS_LED_1_PIN, enable);
 100267c:	e3a01025 	mov	r1, #37	; 0x25
 1002680:	e59f000c 	ldr	r0, [pc, #12]	; 1002694 <gpio_led_write+0x30>
 1002684:	ea000a09 	b	1004eb0 <XGpioPs_WritePin>
			XGpioPs_WritePin(&g_hal.xgpio_ps, GPIO_PS_LED_0_PIN, enable);
 1002688:	e3a01009 	mov	r1, #9
 100268c:	e59f0000 	ldr	r0, [pc]	; 1002694 <gpio_led_write+0x30>
 1002690:	ea000a06 	b	1004eb0 <XGpioPs_WritePin>
 1002694:	01019b3c 	.word	0x01019b3c

01002698 <d_printf>:
{
 1002698:	e92d000e 	push	{r1, r2, r3}
 100269c:	e92d40f0 	push	{r4, r5, r6, r7, lr}
	if(debug_code == D_RAW || debug_code >= DBG_LEVEL) {
 10026a0:	e2504000 	subs	r4, r0, #0
{
 10026a4:	e24dda01 	sub	sp, sp, #4096	; 0x1000
 10026a8:	e24dd018 	sub	sp, sp, #24
	if(debug_code == D_RAW || debug_code >= DBG_LEVEL) {
 10026ac:	ba00003a 	blt	100279c <d_printf+0x104>
		switch(debug_code) {
 10026b0:	e2443001 	sub	r3, r4, #1
 10026b4:	e3530003 	cmp	r3, #3
 10026b8:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
 10026bc:	ea000006 	b	10026dc <d_printf+0x44>
 10026c0:	01002814 	.word	0x01002814
 10026c4:	01002824 	.word	0x01002824
 10026c8:	01002834 	.word	0x01002834
 10026cc:	010026d0 	.word	0x010026d0
				print("\033[97;41m[EE]\033[0;91m ");	// red text
 10026d0:	e3010a10 	movw	r0, #6672	; 0x1a10
 10026d4:	e3400101 	movt	r0, #257	; 0x101
 10026d8:	eb0012a0 	bl	1007160 <print>
		if(g_hal.g_timer_have_init) {
 10026dc:	e3093b18 	movw	r3, #39704	; 0x9b18
 10026e0:	e3403101 	movt	r3, #257	; 0x101
 10026e4:	e5935050 	ldr	r5, [r3, #80]	; 0x50
 10026e8:	e3550000 	cmp	r5, #0
			usec = 0;
 10026ec:	01a03005 	moveq	r3, r5
		if(g_hal.g_timer_have_init) {
 10026f0:	0a00001b 	beq	1002764 <d_printf+0xcc>
			timer = XScuTimer_GetCounterValue(&g_hal.xscu_timer);
 10026f4:	e5932014 	ldr	r2, [r3, #20]
			total_usec = (XSCUTIMER_OVERFLOW_TIME_US * g_hal.g_timer_overflow) + ((0xffffffff - timer) * XSCUTIMER_TICKS_TO_US);
 10026f8:	eddf3b52 	vldr	d19, [pc, #328]	; 1002848 <d_printf+0x1b0>
 10026fc:	eddf2b53 	vldr	d18, [pc, #332]	; 1002850 <d_printf+0x1b8>
 1002700:	e5922004 	ldr	r2, [r2, #4]
 1002704:	e593304c 	ldr	r3, [r3, #76]	; 0x4c
 1002708:	e1e02002 	mvn	r2, r2
 100270c:	ee073a90 	vmov	s15, r3
 1002710:	eef80b67 	vcvt.f64.u32	d16, s15
 1002714:	ee072a90 	vmov	s15, r2
 1002718:	eef81b67 	vcvt.f64.u32	d17, s15
 100271c:	ee600ba3 	vmul.f64	d16, d16, d19
 1002720:	ee410ba2 	vmla.f64	d16, d17, d18
 1002724:	ec510b30 	vmov	r0, r1, d16
 1002728:	fa001a12 	blx	1008f78 <__aeabi_d2ulz>
			sec = total_usec / 1000000;
 100272c:	e3042240 	movw	r2, #16960	; 0x4240
 1002730:	e3a03000 	mov	r3, #0
 1002734:	e340200f 	movt	r2, #15
			total_usec = (XSCUTIMER_OVERFLOW_TIME_US * g_hal.g_timer_overflow) + ((0xffffffff - timer) * XSCUTIMER_TICKS_TO_US);
 1002738:	e1a06000 	mov	r6, r0
 100273c:	e1a07001 	mov	r7, r1
			sec = total_usec / 1000000;
 1002740:	fa0019f0 	blx	1008f08 <__aeabi_uldivmod>
			usec = total_usec % 1000000;
 1002744:	e3042240 	movw	r2, #16960	; 0x4240
			sec = total_usec / 1000000;
 1002748:	e1a05000 	mov	r5, r0
			usec = total_usec % 1000000;
 100274c:	e340200f 	movt	r2, #15
 1002750:	e3a03000 	mov	r3, #0
 1002754:	e1a00006 	mov	r0, r6
 1002758:	e1a01007 	mov	r1, r7
 100275c:	fa0019e9 	blx	1008f08 <__aeabi_uldivmod>
 1002760:	e1a03002 	mov	r3, r2
		if(debug_code != D_RAW) {
 1002764:	e3540000 	cmp	r4, #0
 1002768:	1a000010 	bne	10027b0 <d_printf+0x118>
		va_start(args, fmt);
 100276c:	e28dca01 	add	ip, sp, #4096	; 0x1000
		vsnprintf(buffer, DBG_BUFFSIZE, fmt, args);
 1002770:	e28d2a01 	add	r2, sp, #4096	; 0x1000
		va_start(args, fmt);
 1002774:	e28cc030 	add	ip, ip, #48	; 0x30
		vsnprintf(buffer, DBG_BUFFSIZE, fmt, args);
 1002778:	e282202c 	add	r2, r2, #44	; 0x2c
 100277c:	e1a0300c 	mov	r3, ip
 1002780:	e28d0018 	add	r0, sp, #24
 1002784:	e5922000 	ldr	r2, [r2]
 1002788:	e3a01a01 	mov	r1, #4096	; 0x1000
		va_start(args, fmt);
 100278c:	e58dc008 	str	ip, [sp, #8]
		vsnprintf(buffer, DBG_BUFFSIZE, fmt, args);
 1002790:	fa002ac6 	blx	100d2b0 <vsnprintf>
		print(buffer);
 1002794:	e28d0018 	add	r0, sp, #24
 1002798:	eb001270 	bl	1007160 <print>
}
 100279c:	e28dda01 	add	sp, sp, #4096	; 0x1000
 10027a0:	e28dd018 	add	sp, sp, #24
 10027a4:	e8bd40f0 	pop	{r4, r5, r6, r7, lr}
 10027a8:	e28dd00c 	add	sp, sp, #12
 10027ac:	e12fff1e 	bx	lr
			snprintf(time_buffer, DBG_BUFFSIZE, "[%3u.%06u] ", (unsigned int)sec, (unsigned int)usec);
 10027b0:	e30129f4 	movw	r2, #6644	; 0x19f4
 10027b4:	e58d3000 	str	r3, [sp]
 10027b8:	e3402101 	movt	r2, #257	; 0x101
 10027bc:	e1a03005 	mov	r3, r5
 10027c0:	e3a01a01 	mov	r1, #4096	; 0x1000
 10027c4:	e28d000c 	add	r0, sp, #12
 10027c8:	fa002149 	blx	100acf4 <snprintf>
			print(time_buffer);
 10027cc:	e28d000c 	add	r0, sp, #12
 10027d0:	eb001262 	bl	1007160 <print>
		va_start(args, fmt);
 10027d4:	e28dca01 	add	ip, sp, #4096	; 0x1000
		vsnprintf(buffer, DBG_BUFFSIZE, fmt, args);
 10027d8:	e28d2a01 	add	r2, sp, #4096	; 0x1000
		va_start(args, fmt);
 10027dc:	e28cc030 	add	ip, ip, #48	; 0x30
		vsnprintf(buffer, DBG_BUFFSIZE, fmt, args);
 10027e0:	e282202c 	add	r2, r2, #44	; 0x2c
 10027e4:	e1a0300c 	mov	r3, ip
 10027e8:	e5922000 	ldr	r2, [r2]
 10027ec:	e3a01a01 	mov	r1, #4096	; 0x1000
 10027f0:	e28d0018 	add	r0, sp, #24
		va_start(args, fmt);
 10027f4:	e58dc008 	str	ip, [sp, #8]
		vsnprintf(buffer, DBG_BUFFSIZE, fmt, args);
 10027f8:	fa002aac 	blx	100d2b0 <vsnprintf>
		print(buffer);
 10027fc:	e28d0018 	add	r0, sp, #24
 1002800:	eb001256 	bl	1007160 <print>
			print("\033[m\r\n");
 1002804:	e3010a00 	movw	r0, #6656	; 0x1a00
 1002808:	e3400101 	movt	r0, #257	; 0x101
 100280c:	eb001253 	bl	1007160 <print>
}
 1002810:	eaffffe1 	b	100279c <d_printf+0x104>
				print("[--] ");							// dull white text (default)
 1002814:	e3010a08 	movw	r0, #6664	; 0x1a08
 1002818:	e3400101 	movt	r0, #257	; 0x101
 100281c:	eb00124f 	bl	1007160 <print>
				break;
 1002820:	eaffffad 	b	10026dc <d_printf+0x44>
				print("\033[0;97m[ii] "); 				// bright white text
 1002824:	e30109e4 	movw	r0, #6628	; 0x19e4
 1002828:	e3400101 	movt	r0, #257	; 0x101
 100282c:	eb00124b 	bl	1007160 <print>
				break;
 1002830:	eaffffa9 	b	10026dc <d_printf+0x44>
				print("\033[30;103m[WW]\033[0;93m ");	// yellow text
 1002834:	e3010ac4 	movw	r0, #6852	; 0x1ac4
 1002838:	e3400101 	movt	r0, #257	; 0x101
 100283c:	eb001247 	bl	1007160 <print>
				break;
 1002840:	eaffffa5 	b	10026dc <d_printf+0x44>
 1002844:	e320f000 	nop	{0}
 1002848:	a17f0000 	.word	0xa17f0000
 100284c:	41689374 	.word	0x41689374
 1002850:	a17f0000 	.word	0xa17f0000
 1002854:	3f689374 	.word	0x3f689374

01002858 <hal_init>:
{
 1002858:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
	g_hal.bogo_cal = 1.0f;
 100285c:	e3096b18 	movw	r6, #39704	; 0x9b18
{
 1002860:	e24dd014 	sub	sp, sp, #20
	g_hal.bogo_cal = 1.0f;
 1002864:	e3a035fe 	mov	r3, #1065353216	; 0x3f800000
 1002868:	e3406101 	movt	r6, #257	; 0x101
 100286c:	e5863158 	str	r3, [r6, #344]	; 0x158
	init_platform();
 1002870:	eb000225 	bl	100310c <init_platform>
	Xil_AssertSetCallback(&d_xilinx_assert);
 1002874:	e3020430 	movw	r0, #9264	; 0x2430
 1002878:	e3400100 	movt	r0, #256	; 0x100
 100287c:	eb001232 	bl	100714c <Xil_AssertSetCallback>
	d_printf(D_RAW, "\r\n\r\n\033[2J\033[0m\r\n");
 1002880:	e3011adc 	movw	r1, #6876	; 0x1adc
 1002884:	e3a00000 	mov	r0, #0
 1002888:	e3401101 	movt	r1, #257	; 0x101
 100288c:	ebffff81 	bl	1002698 <d_printf>
	d_printf(D_INFO, "ps_app: Zynq application for YAOS Oscilloscope Project (%s)", PS_APP_VERSION_TAG);
 1002890:	e3012aec 	movw	r2, #6892	; 0x1aec
 1002894:	e3011afc 	movw	r1, #6908	; 0x1afc
 1002898:	e3402101 	movt	r2, #257	; 0x101
 100289c:	e3401101 	movt	r1, #257	; 0x101
 10028a0:	e3a00002 	mov	r0, #2
 10028a4:	ebfffe02 	bl	10020b4 <d_printf.constprop.1>
	d_printf(D_INFO, "Built %s %s", __DATE__, __TIME__);
 10028a8:	e3013b38 	movw	r3, #6968	; 0x1b38
 10028ac:	e3012b44 	movw	r2, #6980	; 0x1b44
 10028b0:	e3011b50 	movw	r1, #6992	; 0x1b50
 10028b4:	e3403101 	movt	r3, #257	; 0x101
 10028b8:	e3402101 	movt	r2, #257	; 0x101
 10028bc:	e3401101 	movt	r1, #257	; 0x101
 10028c0:	e3a00002 	mov	r0, #2
 10028c4:	ebfffdfa 	bl	10020b4 <d_printf.constprop.1>
	d_printf(D_INFO, "");
 10028c8:	e3011ef4 	movw	r1, #7924	; 0x1ef4
 10028cc:	e3a00002 	mov	r0, #2
 10028d0:	e3401101 	movt	r1, #257	; 0x101
 10028d4:	ebfffdf6 	bl	10020b4 <d_printf.constprop.1>
	d_printf(D_INFO, "Application (C) 2020 Tomato Engineering Ltd.");
 10028d8:	e3011b5c 	movw	r1, #7004	; 0x1b5c
 10028dc:	e3a00002 	mov	r0, #2
 10028e0:	e3401101 	movt	r1, #257	; 0x101
 10028e4:	ebfffdf2 	bl	10020b4 <d_printf.constprop.1>
	d_printf(D_INFO, "Parts       (C) 2005 - 2015 Xilinx, Inc.");
 10028e8:	e3011b8c 	movw	r1, #7052	; 0x1b8c
 10028ec:	e3a00002 	mov	r0, #2
 10028f0:	e3401101 	movt	r1, #257	; 0x101
 10028f4:	ebfffdee 	bl	10020b4 <d_printf.constprop.1>
	d_printf(D_INFO, "");
 10028f8:	e3011ef4 	movw	r1, #7924	; 0x1ef4
 10028fc:	e3a00002 	mov	r0, #2
 1002900:	e3401101 	movt	r1, #257	; 0x101
 1002904:	ebfffdea 	bl	10020b4 <d_printf.constprop.1>
	d_printf(D_INFO, "Application is licenced under the MIT Licence");
 1002908:	e3011bb8 	movw	r1, #7096	; 0x1bb8
 100290c:	e3a00002 	mov	r0, #2
 1002910:	e3401101 	movt	r1, #257	; 0x101
 1002914:	ebfffde6 	bl	10020b4 <d_printf.constprop.1>
	d_printf(D_INFO, "For information see LICENCE in the Git repository");
 1002918:	e3011be8 	movw	r1, #7144	; 0x1be8
 100291c:	e3a00002 	mov	r0, #2
 1002920:	e3401101 	movt	r1, #257	; 0x101
 1002924:	ebfffde2 	bl	10020b4 <d_printf.constprop.1>
	d_printf(D_INFO, "");
 1002928:	e3011ef4 	movw	r1, #7924	; 0x1ef4
 100292c:	e3a00002 	mov	r0, #2
 1002930:	e3401101 	movt	r1, #257	; 0x101
 1002934:	ebfffdde 	bl	10020b4 <d_printf.constprop.1>
	Xil_ICacheEnable();
 1002938:	eb00140c 	bl	1007970 <Xil_ICacheEnable>
	Xil_DCacheEnable();
 100293c:	eb001402 	bl	100794c <Xil_DCacheEnable>
	d_printf(D_INFO, "boot: enabled D- and I-cache");
 1002940:	e3011c1c 	movw	r1, #7196	; 0x1c1c
 1002944:	e3a00002 	mov	r0, #2
 1002948:	e3401101 	movt	r1, #257	; 0x101
 100294c:	ebfffdd8 	bl	10020b4 <d_printf.constprop.1>
	g_hal.xscu_gic_cfg = XScuGic_LookupConfig(XPAR_SCUGIC_SINGLE_DEVICE_ID);
 1002950:	e3a00000 	mov	r0, #0
 1002954:	eb0010f2 	bl	1006d24 <XScuGic_LookupConfig>
	if(g_hal.xscu_gic_cfg == NULL) {
 1002958:	e3500000 	cmp	r0, #0
	g_hal.xscu_gic_cfg = XScuGic_LookupConfig(XPAR_SCUGIC_SINGLE_DEVICE_ID);
 100295c:	e586000c 	str	r0, [r6, #12]
	if(g_hal.xscu_gic_cfg == NULL) {
 1002960:	0a0000ba 	beq	1002c50 <hal_init+0x3f8>
	error = XScuGic_CfgInitialize(&g_hal.xscu_gic, g_hal.xscu_gic_cfg, g_hal.xscu_gic_cfg->CpuBaseAddress);
 1002964:	e1a01000 	mov	r1, r0
 1002968:	e5902004 	ldr	r2, [r0, #4]
 100296c:	e1a00006 	mov	r0, r6
 1002970:	eb001076 	bl	1006b50 <XScuGic_CfgInitialize>
	if(error != XST_SUCCESS) {
 1002974:	e2508000 	subs	r8, r0, #0
 1002978:	1a0000d6 	bne	1002cd8 <hal_init+0x480>
	Xil_ExceptionInit();
 100297c:	eb001619 	bl	10081e8 <Xil_ExceptionInit>
	Xil_ExceptionRegisterHandler(XIL_EXCEPTION_ID_IRQ_INT, (Xil_ExceptionHandler)XScuGic_InterruptHandler, &g_hal.xscu_gic);
 1002980:	e30611b8 	movw	r1, #25016	; 0x61b8
 1002984:	e1a02006 	mov	r2, r6
 1002988:	e3401100 	movt	r1, #256	; 0x100
 100298c:	e3a00005 	mov	r0, #5
 1002990:	eb001615 	bl	10081ec <Xil_ExceptionRegisterHandler>
	Xil_ExceptionEnable();
 1002994:	e10f3000 	mrs	r3, CPSR
 1002998:	e3c33080 	bic	r3, r3, #128	; 0x80
 100299c:	e129f003 	msr	CPSR_fc, r3
	d_printf(D_INFO, "XScuGic: interrupt controller ready");
 10029a0:	e3011c98 	movw	r1, #7320	; 0x1c98
 10029a4:	e3a00002 	mov	r0, #2
 10029a8:	e3401101 	movt	r1, #257	; 0x101
 10029ac:	ebfffdc0 	bl	10020b4 <d_printf.constprop.1>
	g_hal.xscu_timer_cfg = XScuTimer_LookupConfig(XPAR_PS7_SCUTIMER_0_DEVICE_ID);
 10029b0:	e1a00008 	mov	r0, r8
 10029b4:	eb0011c6 	bl	10070d4 <XScuTimer_LookupConfig>
 10029b8:	e1a03000 	mov	r3, r0
	error = XScuTimer_CfgInitialize(&g_hal.xscu_timer, g_hal.xscu_timer_cfg, g_hal.xscu_timer_cfg->BaseAddr);
 10029bc:	e2860010 	add	r0, r6, #16
 10029c0:	e5932004 	ldr	r2, [r3, #4]
 10029c4:	e1a01003 	mov	r1, r3
	g_hal.xscu_timer_cfg = XScuTimer_LookupConfig(XPAR_PS7_SCUTIMER_0_DEVICE_ID);
 10029c8:	e5863020 	str	r3, [r6, #32]
	error = XScuTimer_CfgInitialize(&g_hal.xscu_timer, g_hal.xscu_timer_cfg, g_hal.xscu_timer_cfg->BaseAddr);
 10029cc:	eb0010db 	bl	1006d40 <XScuTimer_CfgInitialize>
	if (error != XST_SUCCESS) {
 10029d0:	e3500000 	cmp	r0, #0
 10029d4:	1a0000b8 	bne	1002cbc <hal_init+0x464>
	error = XScuTimer_SelfTest(&g_hal.xscu_timer);
 10029d8:	e2860010 	add	r0, r6, #16
 10029dc:	eb00118d 	bl	1007018 <XScuTimer_SelfTest>
	if (error != XST_SUCCESS) {
 10029e0:	e3500000 	cmp	r0, #0
 10029e4:	1a0000ad 	bne	1002ca0 <hal_init+0x448>
	d_printf(D_INFO, "XScuTimer: ready");
 10029e8:	e3011d1c 	movw	r1, #7452	; 0x1d1c
 10029ec:	e3a00002 	mov	r0, #2
 10029f0:	e3401101 	movt	r1, #257	; 0x101
 10029f4:	ebfffdae 	bl	10020b4 <d_printf.constprop.1>
	error = XScuGic_Connect(&g_hal.xscu_gic, XPAR_SCUTIMER_INTR, (Xil_ExceptionHandler)irq_xscutimer, (void *)&g_hal.xscu_timer);
 10029f8:	e3022090 	movw	r2, #8336	; 0x2090
 10029fc:	e2863010 	add	r3, r6, #16
 1002a00:	e3402100 	movt	r2, #256	; 0x100
 1002a04:	e3a0101d 	mov	r1, #29
 1002a08:	e1a00006 	mov	r0, r6
 1002a0c:	eb000e1b 	bl	1006280 <XScuGic_Connect>
	if (error != XST_SUCCESS) {
 1002a10:	e3500000 	cmp	r0, #0
 1002a14:	1a00009a 	bne	1002c84 <hal_init+0x42c>
	volatile u32 *LocalAddr = (volatile u32 *)Addr;
 1002a18:	e5963014 	ldr	r3, [r6, #20]
	*LocalAddr = Value;
 1002a1c:	e3e02000 	mvn	r2, #0
	g_hal.g_timer_overflow = 0;
 1002a20:	e586004c 	str	r0, [r6, #76]	; 0x4c
	XScuGic_Enable(&g_hal.xscu_gic, XPAR_SCUTIMER_INTR);
 1002a24:	e3a0101d 	mov	r1, #29
 1002a28:	e1a00006 	mov	r0, r6
	d_printf(D_EXINFO, "XScuTimer: config: %3.3f MHz, 1 tick = %.3f us", XSCUTIMER_CLOCK / 1e6f, XSCUTIMER_TICKS_TO_US);
 1002a2c:	e3a0a000 	mov	sl, #0
 1002a30:	e5832000 	str	r2, [r3]
 1002a34:	e309b374 	movw	fp, #37748	; 0x9374
	XScuTimer_EnableAutoReload(&g_hal.xscu_timer);
 1002a38:	e5962014 	ldr	r2, [r6, #20]
	d_printf(D_EXINFO, "XScuTimer: config: %3.3f MHz, 1 tick = %.3f us", XSCUTIMER_CLOCK / 1e6f, XSCUTIMER_TICKS_TO_US);
 1002a3c:	e34aa17f 	movt	sl, #41343	; 0xa17f
 1002a40:	e343bf68 	movt	fp, #16232	; 0x3f68
	return *(volatile u32 *) Addr;
 1002a44:	e5923008 	ldr	r3, [r2, #8]
	XScuTimer_EnableAutoReload(&g_hal.xscu_timer);
 1002a48:	e3833002 	orr	r3, r3, #2
	*LocalAddr = Value;
 1002a4c:	e5823008 	str	r3, [r2, #8]
	XScuTimer_EnableInterrupt(&g_hal.xscu_timer);
 1002a50:	e5962014 	ldr	r2, [r6, #20]
	return *(volatile u32 *) Addr;
 1002a54:	e5923008 	ldr	r3, [r2, #8]
 1002a58:	e3833004 	orr	r3, r3, #4
	*LocalAddr = Value;
 1002a5c:	e5823008 	str	r3, [r2, #8]
	XScuGic_Enable(&g_hal.xscu_gic, XPAR_SCUTIMER_INTR);
 1002a60:	eb000f5d 	bl	10067dc <XScuGic_Enable>
	XScuTimer_Start(&g_hal.xscu_timer);
 1002a64:	e2860010 	add	r0, r6, #16
 1002a68:	eb0010e0 	bl	1006df0 <XScuTimer_Start>
	g_hal.g_timer_have_init = 1;
 1002a6c:	e3a03001 	mov	r3, #1
	d_printf(D_EXINFO, "XScuTimer: config: %3.3f MHz, 1 tick = %.3f us", XSCUTIMER_CLOCK / 1e6f, XSCUTIMER_TICKS_TO_US);
 1002a70:	e3011d70 	movw	r1, #7536	; 0x1d70
 1002a74:	e1a00003 	mov	r0, r3
	g_hal.g_timer_have_init = 1;
 1002a78:	e5863050 	str	r3, [r6, #80]	; 0x50
	d_printf(D_EXINFO, "XScuTimer: config: %3.3f MHz, 1 tick = %.3f us", XSCUTIMER_CLOCK / 1e6f, XSCUTIMER_TICKS_TO_US);
 1002a7c:	e30d3555 	movw	r3, #54613	; 0xd555
 1002a80:	e3401101 	movt	r1, #257	; 0x101
 1002a84:	e3443074 	movt	r3, #16500	; 0x4074
 1002a88:	e3a02206 	mov	r2, #1610612736	; 0x60000000
 1002a8c:	e1cda0f0 	strd	sl, [sp]
 1002a90:	ebfffdd2 	bl	10021e0 <d_printf.constprop.2>
	bogo_calibrate();
 1002a94:	ebfffe6b 	bl	1002448 <bogo_calibrate>
	lsb = XScuTimer_GetCounterValue(&g_hal.xscu_timer);
 1002a98:	e596a014 	ldr	sl, [r6, #20]
	uint64_t iters = (uint64_t)((float)(delay * g_hal.bogo_cal));
 1002a9c:	ed9f7a97 	vldr	s14, [pc, #604]	; 1002d00 <hal_init+0x4a8>
 1002aa0:	edd67a56 	vldr	s15, [r6, #344]	; 0x158
	return *(volatile u32 *) Addr;
 1002aa4:	e59a8004 	ldr	r8, [sl, #4]
	lsb = XScuTimer_GetCounterValue(&g_hal.xscu_timer);
 1002aa8:	e28aa004 	add	sl, sl, #4
	if(lsb > XSCUTIMER_NEAR_OVERFLOW) {
 1002aac:	e3780c01 	cmn	r8, #256	; 0x100
	uint64_t iters = (uint64_t)((float)(delay * g_hal.bogo_cal));
 1002ab0:	ee677a27 	vmul.f32	s15, s14, s15
		msb = g_hal.g_timer_overflow;
 1002ab4:	9596904c 	ldrls	r9, [r6, #76]	; 0x4c
	timer_value = (((uint64_t)msb) << 32) | lsb;
 1002ab8:	e1e08008 	mvn	r8, r8
	g_hal.timers[index] = timer_value;
 1002abc:	e1c685f8 	strd	r8, [r6, #88]	; 0x58
	uint64_t iters = (uint64_t)((float)(delay * g_hal.bogo_cal));
 1002ac0:	ee170a90 	vmov	r0, s15
 1002ac4:	fa00191b 	blx	1008f38 <__aeabi_f2ulz>
	while(iters--) {
 1002ac8:	e2504001 	subs	r4, r0, #1
 1002acc:	e2c15000 	sbc	r5, r1, #0
 1002ad0:	e1903001 	orrs	r3, r0, r1
 1002ad4:	0a00000a 	beq	1002b04 <hal_init+0x2ac>
 1002ad8:	e3e02000 	mvn	r2, #0
 1002adc:	e3e03000 	mvn	r3, #0
		__asm__("nop");
 1002ae0:	e320f000 	nop	{0}
	while(iters--) {
 1002ae4:	e2544001 	subs	r4, r4, #1
 1002ae8:	e2c55000 	sbc	r5, r5, #0
 1002aec:	e1550003 	cmp	r5, r3
 1002af0:	01540002 	cmpeq	r4, r2
 1002af4:	1afffff9 	bne	1002ae0 <hal_init+0x288>
 1002af8:	e596a014 	ldr	sl, [r6, #20]
 1002afc:	e1c685d8 	ldrd	r8, [r6, #88]	; 0x58
 1002b00:	e28aa004 	add	sl, sl, #4
 1002b04:	e59a4000 	ldr	r4, [sl]
	if(lsb > XSCUTIMER_NEAR_OVERFLOW) {
 1002b08:	e3740c01 	cmn	r4, #256	; 0x100
	timer_value = (((uint64_t)msb) << 32) | lsb;
 1002b0c:	e1e04004 	mvn	r4, r4
		msb = g_hal.g_timer_overflow;
 1002b10:	9596704c 	ldrls	r7, [r6, #76]	; 0x4c
	g_hal.timer_deltas[index] = timer_value - g_hal.timers[index];
 1002b14:	e0544008 	subs	r4, r4, r8
	return g_hal.timer_deltas[index] * XSCUTIMER_TICKS_TO_US;
 1002b18:	e1a00004 	mov	r0, r4
	g_hal.timer_deltas[index] = timer_value - g_hal.timers[index];
 1002b1c:	e0c75009 	sbc	r5, r7, r9
 1002b20:	e1c64df8 	strd	r4, [r6, #216]	; 0xd8
	return g_hal.timer_deltas[index] * XSCUTIMER_TICKS_TO_US;
 1002b24:	e1a01005 	mov	r1, r5
 1002b28:	fa001858 	blx	1008c90 <__aeabi_l2d>
 1002b2c:	eddf0b71 	vldr	d16, [pc, #452]	; 1002cf8 <hal_init+0x4a0>
	d_printf(D_INFO, "%s [~%llu CPU cycles (~%4.1f us)]", s, (int64_t)(d_read_timing(index) * XSCUTIMER_TICKS_TO_CPUCYC), d_read_timing_us(index));
 1002b30:	e0944004 	adds	r4, r4, r4
	return g_hal.timer_deltas[index] * XSCUTIMER_TICKS_TO_US;
 1002b34:	ec410b31 	vmov	d17, r0, r1
	d_printf(D_INFO, "%s [~%llu CPU cycles (~%4.1f us)]", s, (int64_t)(d_read_timing(index) * XSCUTIMER_TICKS_TO_CPUCYC), d_read_timing_us(index));
 1002b38:	e0a55005 	adc	r5, r5, r5
 1002b3c:	e3012da0 	movw	r2, #7584	; 0x1da0
 1002b40:	e3011db8 	movw	r1, #7608	; 0x1db8
 1002b44:	e3402101 	movt	r2, #257	; 0x101
 1002b48:	e3401101 	movt	r1, #257	; 0x101
	return g_hal.timer_deltas[index] * XSCUTIMER_TICKS_TO_US;
 1002b4c:	ee610ba0 	vmul.f64	d16, d17, d16
	d_printf(D_INFO, "%s [~%llu CPU cycles (~%4.1f us)]", s, (int64_t)(d_read_timing(index) * XSCUTIMER_TICKS_TO_CPUCYC), d_read_timing_us(index));
 1002b50:	e3a00002 	mov	r0, #2
 1002b54:	e58d4000 	str	r4, [sp]
 1002b58:	e58d5004 	str	r5, [sp, #4]
	return g_hal.timer_deltas[index] * XSCUTIMER_TICKS_TO_US;
 1002b5c:	eef77be0 	vcvt.f32.f64	s15, d16
	d_printf(D_INFO, "%s [~%llu CPU cycles (~%4.1f us)]", s, (int64_t)(d_read_timing(index) * XSCUTIMER_TICKS_TO_CPUCYC), d_read_timing_us(index));
 1002b60:	eef70ae7 	vcvt.f64.f32	d16, s15
 1002b64:	edcd0b02 	vstr	d16, [sp, #8]
 1002b68:	ebfffd51 	bl	10020b4 <d_printf.constprop.1>
	g_hal.xgpio_ps_cfg = XGpioPs_LookupConfig(XPAR_PS7_GPIO_0_DEVICE_ID);
 1002b6c:	e3a00000 	mov	r0, #0
 1002b70:	eb000a14 	bl	10053c8 <XGpioPs_LookupConfig>
 1002b74:	e1a03000 	mov	r3, r0
	error = XGpioPs_CfgInitialize(&g_hal.xgpio_ps, g_hal.xgpio_ps_cfg, g_hal.xgpio_ps_cfg->BaseAddr);
 1002b78:	e59f0184 	ldr	r0, [pc, #388]	; 1002d04 <hal_init+0x4ac>
 1002b7c:	e5932004 	ldr	r2, [r3, #4]
 1002b80:	e1a01003 	mov	r1, r3
	g_hal.xgpio_ps_cfg = XGpioPs_LookupConfig(XPAR_PS7_GPIO_0_DEVICE_ID);
 1002b84:	e5863048 	str	r3, [r6, #72]	; 0x48
	error = XGpioPs_CfgInitialize(&g_hal.xgpio_ps, g_hal.xgpio_ps_cfg, g_hal.xgpio_ps_cfg->BaseAddr);
 1002b88:	eb0006d8 	bl	10046f0 <XGpioPs_CfgInitialize>
	if (error != XST_SUCCESS) {
 1002b8c:	e2504000 	subs	r4, r0, #0
 1002b90:	1a000034 	bne	1002c68 <hal_init+0x410>
	XGpioPs_SetDirection(&g_hal.xgpio_ps, 0, 0x00000000);
 1002b94:	e1a02004 	mov	r2, r4
 1002b98:	e1a01004 	mov	r1, r4
 1002b9c:	e59f0160 	ldr	r0, [pc, #352]	; 1002d04 <hal_init+0x4ac>
 1002ba0:	eb000788 	bl	10049c8 <XGpioPs_SetDirection>
	XGpioPs_SetDirection(&g_hal.xgpio_ps, 1, 0x00000000);
 1002ba4:	e1a02004 	mov	r2, r4
 1002ba8:	e3a01001 	mov	r1, #1
 1002bac:	e59f0150 	ldr	r0, [pc, #336]	; 1002d04 <hal_init+0x4ac>
 1002bb0:	eb000784 	bl	10049c8 <XGpioPs_SetDirection>
	XGpioPs_SetDirection(&g_hal.xgpio_ps, 2, 0x00000000);
 1002bb4:	e1a02004 	mov	r2, r4
 1002bb8:	e3a01002 	mov	r1, #2
 1002bbc:	e59f0140 	ldr	r0, [pc, #320]	; 1002d04 <hal_init+0x4ac>
 1002bc0:	eb000780 	bl	10049c8 <XGpioPs_SetDirection>
	XGpioPs_SetDirection(&g_hal.xgpio_ps, 3, 0x00000000);
 1002bc4:	e1a02004 	mov	r2, r4
 1002bc8:	e3a01003 	mov	r1, #3
 1002bcc:	e59f0130 	ldr	r0, [pc, #304]	; 1002d04 <hal_init+0x4ac>
 1002bd0:	eb00077c 	bl	10049c8 <XGpioPs_SetDirection>
	XGpioPs_SetDirectionPin(&g_hal.xgpio_ps, GPIO_PS_LED_0_PIN, 1);
 1002bd4:	e3a02001 	mov	r2, #1
 1002bd8:	e3a01009 	mov	r1, #9
 1002bdc:	e59f0120 	ldr	r0, [pc, #288]	; 1002d04 <hal_init+0x4ac>
 1002be0:	eb0008f2 	bl	1004fb0 <XGpioPs_SetDirectionPin>
	XGpioPs_SetOutputEnablePin(&g_hal.xgpio_ps, GPIO_PS_LED_0_PIN, 1);
 1002be4:	e3a02001 	mov	r2, #1
 1002be8:	e3a01009 	mov	r1, #9
 1002bec:	e59f0110 	ldr	r0, [pc, #272]	; 1002d04 <hal_init+0x4ac>
 1002bf0:	eb000971 	bl	10051bc <XGpioPs_SetOutputEnablePin>
	XGpioPs_SetDirectionPin(&g_hal.xgpio_ps, GPIO_PS_LED_1_PIN, 1);
 1002bf4:	e3a02001 	mov	r2, #1
 1002bf8:	e3a01025 	mov	r1, #37	; 0x25
 1002bfc:	e59f0100 	ldr	r0, [pc, #256]	; 1002d04 <hal_init+0x4ac>
 1002c00:	eb0008ea 	bl	1004fb0 <XGpioPs_SetDirectionPin>
	XGpioPs_SetOutputEnablePin(&g_hal.xgpio_ps, GPIO_PS_LED_1_PIN, 1);
 1002c04:	e3a02001 	mov	r2, #1
 1002c08:	e3a01025 	mov	r1, #37	; 0x25
 1002c0c:	e59f00f0 	ldr	r0, [pc, #240]	; 1002d04 <hal_init+0x4ac>
 1002c10:	eb000969 	bl	10051bc <XGpioPs_SetOutputEnablePin>
			XGpioPs_WritePin(&g_hal.xgpio_ps, GPIO_PS_LED_0_PIN, enable);
 1002c14:	e1a02004 	mov	r2, r4
 1002c18:	e3a01009 	mov	r1, #9
 1002c1c:	e59f00e0 	ldr	r0, [pc, #224]	; 1002d04 <hal_init+0x4ac>
 1002c20:	eb0008a2 	bl	1004eb0 <XGpioPs_WritePin>
			XGpioPs_WritePin(&g_hal.xgpio_ps, GPIO_PS_LED_1_PIN, enable);
 1002c24:	e1a02004 	mov	r2, r4
 1002c28:	e3a01025 	mov	r1, #37	; 0x25
 1002c2c:	e59f00d0 	ldr	r0, [pc, #208]	; 1002d04 <hal_init+0x4ac>
 1002c30:	eb00089e 	bl	1004eb0 <XGpioPs_WritePin>
	d_printf(D_INFO, "XGpioPs: ready");
 1002c34:	e3011e10 	movw	r1, #7696	; 0x1e10
 1002c38:	e3a00002 	mov	r0, #2
 1002c3c:	e3401101 	movt	r1, #257	; 0x101
 1002c40:	ebfffd1b 	bl	10020b4 <d_printf.constprop.1>
}
 1002c44:	e28dd014 	add	sp, sp, #20
 1002c48:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
	fabcfg_init();
 1002c4c:	eafffcaf 	b	1001f10 <fabcfg_init>
		d_printf(D_ERROR, "XScuGic: configuration lookup returns NULL");
 1002c50:	e3011c3c 	movw	r1, #7228	; 0x1c3c
 1002c54:	e3a00004 	mov	r0, #4
 1002c58:	e3401101 	movt	r1, #257	; 0x101
 1002c5c:	ebfffda9 	bl	1002308 <d_printf.constprop.3>
		exit(-1);
 1002c60:	e3e00000 	mvn	r0, #0
 1002c64:	fa001919 	blx	10090d0 <exit>
		d_printf(D_ERROR, "XGpioPs: returned error code: %d, unable to start", error);
 1002c68:	e3011ddc 	movw	r1, #7644	; 0x1ddc
 1002c6c:	e3a00004 	mov	r0, #4
 1002c70:	e1a02004 	mov	r2, r4
 1002c74:	e3401101 	movt	r1, #257	; 0x101
 1002c78:	ebfffda2 	bl	1002308 <d_printf.constprop.3>
		exit(-1);
 1002c7c:	e3e00000 	mvn	r0, #0
 1002c80:	fa001912 	blx	10090d0 <exit>
		d_printf(D_ERROR, "XScuTimer: unable to connect interrupt handler: error code %d", error);
 1002c84:	e3011d30 	movw	r1, #7472	; 0x1d30
 1002c88:	e1a02000 	mov	r2, r0
 1002c8c:	e3401101 	movt	r1, #257	; 0x101
 1002c90:	e3a00004 	mov	r0, #4
 1002c94:	ebfffd9b 	bl	1002308 <d_printf.constprop.3>
		exit(-1);
 1002c98:	e3e00000 	mvn	r0, #0
 1002c9c:	fa00190b 	blx	10090d0 <exit>
		d_printf(D_ERROR, "XScuTimer: self test failed with error %d", error);
 1002ca0:	e3011cf0 	movw	r1, #7408	; 0x1cf0
 1002ca4:	e1a02000 	mov	r2, r0
 1002ca8:	e3401101 	movt	r1, #257	; 0x101
 1002cac:	e3a00004 	mov	r0, #4
 1002cb0:	ebfffd94 	bl	1002308 <d_printf.constprop.3>
		exit(-1);
 1002cb4:	e3e00000 	mvn	r0, #0
 1002cb8:	fa001904 	blx	10090d0 <exit>
		d_printf(D_ERROR, "XScuTimer: returned error code: %d, unable to start", error);
 1002cbc:	e3011cbc 	movw	r1, #7356	; 0x1cbc
 1002cc0:	e1a02000 	mov	r2, r0
 1002cc4:	e3401101 	movt	r1, #257	; 0x101
 1002cc8:	e3a00004 	mov	r0, #4
 1002ccc:	ebfffd8d 	bl	1002308 <d_printf.constprop.3>
		exit(-1);
 1002cd0:	e3e00000 	mvn	r0, #0
 1002cd4:	fa0018fd 	blx	10090d0 <exit>
		d_printf(D_ERROR, "XScuGic: configuration init returned error %d", error);
 1002cd8:	e3011c68 	movw	r1, #7272	; 0x1c68
 1002cdc:	e3a00004 	mov	r0, #4
 1002ce0:	e1a02008 	mov	r2, r8
 1002ce4:	e3401101 	movt	r1, #257	; 0x101
 1002ce8:	ebfffd86 	bl	1002308 <d_printf.constprop.3>
		exit(-1);
 1002cec:	e3e00000 	mvn	r0, #0
 1002cf0:	fa0018f6 	blx	10090d0 <exit>
 1002cf4:	e320f000 	nop	{0}
 1002cf8:	a17f0000 	.word	0xa17f0000
 1002cfc:	3f689374 	.word	0x3f689374
 1002d00:	47c35000 	.word	0x47c35000
 1002d04:	01019b3c 	.word	0x01019b3c

01002d08 <d_waitkey>:
	inbyte();
 1002d08:	ea00137f 	b	1007b0c <inbyte>

01002d0c <d_iskeypress>:
 1002d0c:	e3a03a01 	mov	r3, #4096	; 0x1000
 1002d10:	e34e3000 	movt	r3, #57344	; 0xe000
 1002d14:	e593002c 	ldr	r0, [r3, #44]	; 0x2c
	return XUartPs_IsReceiveData(STDIN_BASEADDRESS);
 1002d18:	e2200002 	eor	r0, r0, #2
}
 1002d1c:	e7e000d0 	ubfx	r0, r0, #1, #1
 1002d20:	e12fff1e 	bx	lr

01002d24 <d_read_global_timer>:
	lsb = XScuTimer_GetCounterValue(&g_hal.xscu_timer);
 1002d24:	e3092b18 	movw	r2, #39704	; 0x9b18
 1002d28:	e3402101 	movt	r2, #257	; 0x101
 1002d2c:	e5923014 	ldr	r3, [r2, #20]
 1002d30:	e5933004 	ldr	r3, [r3, #4]
	if(lsb > XSCUTIMER_NEAR_OVERFLOW) {
 1002d34:	e3730c01 	cmn	r3, #256	; 0x100
	*lsb_ret = XSCUTIMER_LOAD_VALUE_LU - lsb;
 1002d38:	e1e03003 	mvn	r3, r3
		msb = g_hal.g_timer_overflow;
 1002d3c:	9592c04c 	ldrls	ip, [r2, #76]	; 0x4c
	*lsb_ret = XSCUTIMER_LOAD_VALUE_LU - lsb;
 1002d40:	e5803000 	str	r3, [r0]
	*msb_ret = msb;
 1002d44:	e581c000 	str	ip, [r1]
}
 1002d48:	e12fff1e 	bx	lr

01002d4c <d_start_timing>:
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 1002d4c:	e350000f 	cmp	r0, #15
{
 1002d50:	e92d4030 	push	{r4, r5, lr}
 1002d54:	e1a04000 	mov	r4, r0
 1002d58:	e24dd00c 	sub	sp, sp, #12
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 1002d5c:	ca00000c 	bgt	1002d94 <d_start_timing+0x48>
	lsb = XScuTimer_GetCounterValue(&g_hal.xscu_timer);
 1002d60:	e3093b18 	movw	r3, #39704	; 0x9b18
	g_hal.timers[index] = timer_value;
 1002d64:	e284400b 	add	r4, r4, #11
	lsb = XScuTimer_GetCounterValue(&g_hal.xscu_timer);
 1002d68:	e3403101 	movt	r3, #257	; 0x101
 1002d6c:	e5932014 	ldr	r2, [r3, #20]
	g_hal.timers[index] = timer_value;
 1002d70:	e0831184 	add	r1, r3, r4, lsl #3
 1002d74:	e5922004 	ldr	r2, [r2, #4]
	if(lsb > XSCUTIMER_NEAR_OVERFLOW) {
 1002d78:	e3720c01 	cmn	r2, #256	; 0x100
	*lsb_ret = XSCUTIMER_LOAD_VALUE_LU - lsb;
 1002d7c:	e1e02002 	mvn	r2, r2
		msb = g_hal.g_timer_overflow;
 1002d80:	9593504c 	ldrls	r5, [r3, #76]	; 0x4c
	g_hal.timers[index] = timer_value;
 1002d84:	e7832184 	str	r2, [r3, r4, lsl #3]
 1002d88:	e5815004 	str	r5, [r1, #4]
}
 1002d8c:	e28dd00c 	add	sp, sp, #12
 1002d90:	e8bd8030 	pop	{r4, r5, pc}
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 1002d94:	e3000191 	movw	r0, #401	; 0x191
 1002d98:	e3013e20 	movw	r3, #7712	; 0x1e20
 1002d9c:	e3012e30 	movw	r2, #7728	; 0x1e30
 1002da0:	e3011e4c 	movw	r1, #7756	; 0x1e4c
 1002da4:	e58d0000 	str	r0, [sp]
 1002da8:	e3403101 	movt	r3, #257	; 0x101
 1002dac:	e3402101 	movt	r2, #257	; 0x101
 1002db0:	e3401101 	movt	r1, #257	; 0x101
 1002db4:	e3a00004 	mov	r0, #4
 1002db8:	ebfffd52 	bl	1002308 <d_printf.constprop.3>
 1002dbc:	eaffffe7 	b	1002d60 <d_start_timing+0x14>

01002dc0 <d_stop_timing>:
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 1002dc0:	e350000f 	cmp	r0, #15
{
 1002dc4:	e92d4030 	push	{r4, r5, lr}
 1002dc8:	e1a05000 	mov	r5, r0
 1002dcc:	e24dd00c 	sub	sp, sp, #12
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 1002dd0:	ca000010 	bgt	1002e18 <d_stop_timing+0x58>
	lsb = XScuTimer_GetCounterValue(&g_hal.xscu_timer);
 1002dd4:	e3090b18 	movw	r0, #39704	; 0x9b18
 1002dd8:	e3400101 	movt	r0, #257	; 0x101
 1002ddc:	e5903014 	ldr	r3, [r0, #20]
	g_hal.timer_deltas[index] = timer_value - g_hal.timers[index];
 1002de0:	e080c185 	add	ip, r0, r5, lsl #3
 1002de4:	e59c1058 	ldr	r1, [ip, #88]	; 0x58
 1002de8:	e5933004 	ldr	r3, [r3, #4]
	if(lsb > XSCUTIMER_NEAR_OVERFLOW) {
 1002dec:	e3730c01 	cmn	r3, #256	; 0x100
	timer_value = (((uint64_t)msb) << 32) | lsb;
 1002df0:	e1e03003 	mvn	r3, r3
		msb = g_hal.g_timer_overflow;
 1002df4:	9590404c 	ldrls	r4, [r0, #76]	; 0x4c
	g_hal.timer_deltas[index] = timer_value - g_hal.timers[index];
 1002df8:	e1a0000c 	mov	r0, ip
 1002dfc:	e59cc05c 	ldr	ip, [ip, #92]	; 0x5c
 1002e00:	e0533001 	subs	r3, r3, r1
 1002e04:	e58030d8 	str	r3, [r0, #216]	; 0xd8
 1002e08:	e0c4200c 	sbc	r2, r4, ip
 1002e0c:	e58020dc 	str	r2, [r0, #220]	; 0xdc
}
 1002e10:	e28dd00c 	add	sp, sp, #12
 1002e14:	e8bd8030 	pop	{r4, r5, pc}
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 1002e18:	e30001a5 	movw	r0, #421	; 0x1a5
 1002e1c:	e3013e20 	movw	r3, #7712	; 0x1e20
 1002e20:	e3012e30 	movw	r2, #7728	; 0x1e30
 1002e24:	e3011e4c 	movw	r1, #7756	; 0x1e4c
 1002e28:	e58d0000 	str	r0, [sp]
 1002e2c:	e3403101 	movt	r3, #257	; 0x101
 1002e30:	e3402101 	movt	r2, #257	; 0x101
 1002e34:	e3401101 	movt	r1, #257	; 0x101
 1002e38:	e3a00004 	mov	r0, #4
 1002e3c:	ebfffd31 	bl	1002308 <d_printf.constprop.3>
 1002e40:	eaffffe3 	b	1002dd4 <d_stop_timing+0x14>

01002e44 <d_read_timing>:
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 1002e44:	e350000f 	cmp	r0, #15
{
 1002e48:	e92d4010 	push	{r4, lr}
 1002e4c:	e1a04000 	mov	r4, r0
 1002e50:	e24dd008 	sub	sp, sp, #8
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 1002e54:	ca000005 	bgt	1002e70 <d_read_timing+0x2c>
	return g_hal.timer_deltas[index];
 1002e58:	e3090b18 	movw	r0, #39704	; 0x9b18
 1002e5c:	e3400101 	movt	r0, #257	; 0x101
 1002e60:	e0800184 	add	r0, r0, r4, lsl #3
}
 1002e64:	e1c00dd8 	ldrd	r0, [r0, #216]	; 0xd8
 1002e68:	e28dd008 	add	sp, sp, #8
 1002e6c:	e8bd8010 	pop	{r4, pc}
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 1002e70:	e30001b6 	movw	r0, #438	; 0x1b6
 1002e74:	e3013e20 	movw	r3, #7712	; 0x1e20
 1002e78:	e3012e30 	movw	r2, #7728	; 0x1e30
 1002e7c:	e3011e4c 	movw	r1, #7756	; 0x1e4c
 1002e80:	e58d0000 	str	r0, [sp]
 1002e84:	e3403101 	movt	r3, #257	; 0x101
 1002e88:	e3402101 	movt	r2, #257	; 0x101
 1002e8c:	e3401101 	movt	r1, #257	; 0x101
 1002e90:	e3a00004 	mov	r0, #4
 1002e94:	ebfffd1b 	bl	1002308 <d_printf.constprop.3>
 1002e98:	eaffffee 	b	1002e58 <d_read_timing+0x14>

01002e9c <d_read_timing_us>:
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 1002e9c:	e350000f 	cmp	r0, #15
{
 1002ea0:	e92d4010 	push	{r4, lr}
 1002ea4:	e1a04000 	mov	r4, r0
 1002ea8:	e24dd008 	sub	sp, sp, #8
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 1002eac:	ca00000a 	bgt	1002edc <d_read_timing_us+0x40>
	return g_hal.timer_deltas[index] * XSCUTIMER_TICKS_TO_US;
 1002eb0:	e3090b18 	movw	r0, #39704	; 0x9b18
 1002eb4:	e3400101 	movt	r0, #257	; 0x101
 1002eb8:	e0800184 	add	r0, r0, r4, lsl #3
 1002ebc:	e1c00dd8 	ldrd	r0, [r0, #216]	; 0xd8
 1002ec0:	fa001772 	blx	1008c90 <__aeabi_l2d>
 1002ec4:	ed9f0b0f 	vldr	d0, [pc, #60]	; 1002f08 <d_read_timing_us+0x6c>
 1002ec8:	ec410b30 	vmov	d16, r0, r1
 1002ecc:	ee200b80 	vmul.f64	d0, d16, d0
}
 1002ed0:	eeb70bc0 	vcvt.f32.f64	s0, d0
 1002ed4:	e28dd008 	add	sp, sp, #8
 1002ed8:	e8bd8010 	pop	{r4, pc}
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 1002edc:	e30001c3 	movw	r0, #451	; 0x1c3
 1002ee0:	e3013e20 	movw	r3, #7712	; 0x1e20
 1002ee4:	e3012e30 	movw	r2, #7728	; 0x1e30
 1002ee8:	e3011e4c 	movw	r1, #7756	; 0x1e4c
 1002eec:	e58d0000 	str	r0, [sp]
 1002ef0:	e3403101 	movt	r3, #257	; 0x101
 1002ef4:	e3402101 	movt	r2, #257	; 0x101
 1002ef8:	e3401101 	movt	r1, #257	; 0x101
 1002efc:	e3a00004 	mov	r0, #4
 1002f00:	ebfffd00 	bl	1002308 <d_printf.constprop.3>
 1002f04:	eaffffe9 	b	1002eb0 <d_read_timing_us+0x14>
 1002f08:	a17f0000 	.word	0xa17f0000
 1002f0c:	3f689374 	.word	0x3f689374

01002f10 <d_dump_timing>:
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 1002f10:	e351000f 	cmp	r1, #15
{
 1002f14:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 1002f18:	e1a04001 	mov	r4, r1
 1002f1c:	e24dd010 	sub	sp, sp, #16
 1002f20:	e1a06000 	mov	r6, r0
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 1002f24:	ca000014 	bgt	1002f7c <d_dump_timing+0x6c>
	return g_hal.timer_deltas[index];
 1002f28:	e3091b18 	movw	r1, #39704	; 0x9b18
 1002f2c:	e3401101 	movt	r1, #257	; 0x101
 1002f30:	e0811184 	add	r1, r1, r4, lsl #3
 1002f34:	e1c10dd8 	ldrd	r0, [r1, #216]	; 0xd8
	d_printf(D_INFO, "%s [~%llu CPU cycles (~%4.1f us)]", s, (int64_t)(d_read_timing(index) * XSCUTIMER_TICKS_TO_CPUCYC), d_read_timing_us(index));
 1002f38:	e0905000 	adds	r5, r0, r0
 1002f3c:	e0a17001 	adc	r7, r1, r1
	return g_hal.timer_deltas[index] * XSCUTIMER_TICKS_TO_US;
 1002f40:	fa001752 	blx	1008c90 <__aeabi_l2d>
 1002f44:	eddf0b2d 	vldr	d16, [pc, #180]	; 1003000 <d_dump_timing+0xf0>
	d_printf(D_INFO, "%s [~%llu CPU cycles (~%4.1f us)]", s, (int64_t)(d_read_timing(index) * XSCUTIMER_TICKS_TO_CPUCYC), d_read_timing_us(index));
 1002f48:	e1a02006 	mov	r2, r6
	return g_hal.timer_deltas[index] * XSCUTIMER_TICKS_TO_US;
 1002f4c:	ec410b31 	vmov	d17, r0, r1
	d_printf(D_INFO, "%s [~%llu CPU cycles (~%4.1f us)]", s, (int64_t)(d_read_timing(index) * XSCUTIMER_TICKS_TO_CPUCYC), d_read_timing_us(index));
 1002f50:	e3011db8 	movw	r1, #7608	; 0x1db8
 1002f54:	e88d00a0 	stm	sp, {r5, r7}
 1002f58:	e3401101 	movt	r1, #257	; 0x101
 1002f5c:	e3a00002 	mov	r0, #2
	return g_hal.timer_deltas[index] * XSCUTIMER_TICKS_TO_US;
 1002f60:	ee610ba0 	vmul.f64	d16, d17, d16
 1002f64:	eef77be0 	vcvt.f32.f64	s15, d16
	d_printf(D_INFO, "%s [~%llu CPU cycles (~%4.1f us)]", s, (int64_t)(d_read_timing(index) * XSCUTIMER_TICKS_TO_CPUCYC), d_read_timing_us(index));
 1002f68:	eef70ae7 	vcvt.f64.f32	d16, s15
 1002f6c:	edcd0b02 	vstr	d16, [sp, #8]
 1002f70:	ebfffc4f 	bl	10020b4 <d_printf.constprop.1>
}
 1002f74:	e28dd010 	add	sp, sp, #16
 1002f78:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 1002f7c:	e30001b6 	movw	r0, #438	; 0x1b6
 1002f80:	e3013e20 	movw	r3, #7712	; 0x1e20
 1002f84:	e3012e30 	movw	r2, #7728	; 0x1e30
 1002f88:	e3011e4c 	movw	r1, #7756	; 0x1e4c
	return g_hal.timer_deltas[index];
 1002f8c:	e284401b 	add	r4, r4, #27
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 1002f90:	e58d0000 	str	r0, [sp]
	return g_hal.timer_deltas[index];
 1002f94:	e1a04184 	lsl	r4, r4, #3
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 1002f98:	e3403101 	movt	r3, #257	; 0x101
 1002f9c:	e3402101 	movt	r2, #257	; 0x101
 1002fa0:	e3401101 	movt	r1, #257	; 0x101
 1002fa4:	e3a00004 	mov	r0, #4
	return g_hal.timer_deltas[index];
 1002fa8:	e3098b18 	movw	r8, #39704	; 0x9b18
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 1002fac:	ebfffcd5 	bl	1002308 <d_printf.constprop.3>
	return g_hal.timer_deltas[index];
 1002fb0:	e3408101 	movt	r8, #257	; 0x101
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 1002fb4:	e30021c3 	movw	r2, #451	; 0x1c3
 1002fb8:	e58d2000 	str	r2, [sp]
	d_printf(D_INFO, "%s [~%llu CPU cycles (~%4.1f us)]", s, (int64_t)(d_read_timing(index) * XSCUTIMER_TICKS_TO_CPUCYC), d_read_timing_us(index));
 1002fbc:	e0882004 	add	r2, r8, r4
 1002fc0:	e7985004 	ldr	r5, [r8, r4]
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 1002fc4:	e3013e20 	movw	r3, #7712	; 0x1e20
	d_printf(D_INFO, "%s [~%llu CPU cycles (~%4.1f us)]", s, (int64_t)(d_read_timing(index) * XSCUTIMER_TICKS_TO_CPUCYC), d_read_timing_us(index));
 1002fc8:	e5927004 	ldr	r7, [r2, #4]
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 1002fcc:	e3011e4c 	movw	r1, #7756	; 0x1e4c
 1002fd0:	e3012e30 	movw	r2, #7728	; 0x1e30
 1002fd4:	e3403101 	movt	r3, #257	; 0x101
	d_printf(D_INFO, "%s [~%llu CPU cycles (~%4.1f us)]", s, (int64_t)(d_read_timing(index) * XSCUTIMER_TICKS_TO_CPUCYC), d_read_timing_us(index));
 1002fd8:	e0955005 	adds	r5, r5, r5
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 1002fdc:	e3401101 	movt	r1, #257	; 0x101
 1002fe0:	e3a00004 	mov	r0, #4
 1002fe4:	e3402101 	movt	r2, #257	; 0x101
	d_printf(D_INFO, "%s [~%llu CPU cycles (~%4.1f us)]", s, (int64_t)(d_read_timing(index) * XSCUTIMER_TICKS_TO_CPUCYC), d_read_timing_us(index));
 1002fe8:	e0a77007 	adc	r7, r7, r7
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 1002fec:	ebfffcc5 	bl	1002308 <d_printf.constprop.3>
 1002ff0:	e0883004 	add	r3, r8, r4
 1002ff4:	e7980004 	ldr	r0, [r8, r4]
 1002ff8:	e5931004 	ldr	r1, [r3, #4]
 1002ffc:	eaffffcf 	b	1002f40 <d_dump_timing+0x30>
 1003000:	a17f0000 	.word	0xa17f0000
 1003004:	3f689374 	.word	0x3f689374

01003008 <d_dump_timing_ex>:
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 1003008:	e351000f 	cmp	r1, #15
{
 100300c:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 1003010:	e1a04001 	mov	r4, r1
 1003014:	e24dd010 	sub	sp, sp, #16
 1003018:	e1a06000 	mov	r6, r0
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 100301c:	ca000014 	bgt	1003074 <d_dump_timing_ex+0x6c>
	return g_hal.timer_deltas[index];
 1003020:	e3091b18 	movw	r1, #39704	; 0x9b18
 1003024:	e3401101 	movt	r1, #257	; 0x101
 1003028:	e0811184 	add	r1, r1, r4, lsl #3
 100302c:	e1c10dd8 	ldrd	r0, [r1, #216]	; 0xd8
	d_printf(D_EXINFO, "%s [~%llu CPU cycles (~%4.1f us)]", s, (int64_t)(d_read_timing(index) * XSCUTIMER_TICKS_TO_CPUCYC), d_read_timing_us(index));
 1003030:	e0905000 	adds	r5, r0, r0
 1003034:	e0a17001 	adc	r7, r1, r1
	return g_hal.timer_deltas[index] * XSCUTIMER_TICKS_TO_US;
 1003038:	fa001714 	blx	1008c90 <__aeabi_l2d>
 100303c:	eddf0b2d 	vldr	d16, [pc, #180]	; 10030f8 <d_dump_timing_ex+0xf0>
	d_printf(D_EXINFO, "%s [~%llu CPU cycles (~%4.1f us)]", s, (int64_t)(d_read_timing(index) * XSCUTIMER_TICKS_TO_CPUCYC), d_read_timing_us(index));
 1003040:	e1a02006 	mov	r2, r6
	return g_hal.timer_deltas[index] * XSCUTIMER_TICKS_TO_US;
 1003044:	ec410b31 	vmov	d17, r0, r1
	d_printf(D_EXINFO, "%s [~%llu CPU cycles (~%4.1f us)]", s, (int64_t)(d_read_timing(index) * XSCUTIMER_TICKS_TO_CPUCYC), d_read_timing_us(index));
 1003048:	e3011db8 	movw	r1, #7608	; 0x1db8
 100304c:	e88d00a0 	stm	sp, {r5, r7}
 1003050:	e3401101 	movt	r1, #257	; 0x101
 1003054:	e3a00001 	mov	r0, #1
	return g_hal.timer_deltas[index] * XSCUTIMER_TICKS_TO_US;
 1003058:	ee610ba0 	vmul.f64	d16, d17, d16
 100305c:	eef77be0 	vcvt.f32.f64	s15, d16
	d_printf(D_EXINFO, "%s [~%llu CPU cycles (~%4.1f us)]", s, (int64_t)(d_read_timing(index) * XSCUTIMER_TICKS_TO_CPUCYC), d_read_timing_us(index));
 1003060:	eef70ae7 	vcvt.f64.f32	d16, s15
 1003064:	edcd0b02 	vstr	d16, [sp, #8]
 1003068:	ebfffc5c 	bl	10021e0 <d_printf.constprop.2>
}
 100306c:	e28dd010 	add	sp, sp, #16
 1003070:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 1003074:	e30001b6 	movw	r0, #438	; 0x1b6
 1003078:	e3013e20 	movw	r3, #7712	; 0x1e20
 100307c:	e3012e30 	movw	r2, #7728	; 0x1e30
 1003080:	e3011e4c 	movw	r1, #7756	; 0x1e4c
	return g_hal.timer_deltas[index];
 1003084:	e284401b 	add	r4, r4, #27
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 1003088:	e58d0000 	str	r0, [sp]
	return g_hal.timer_deltas[index];
 100308c:	e1a04184 	lsl	r4, r4, #3
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 1003090:	e3403101 	movt	r3, #257	; 0x101
 1003094:	e3402101 	movt	r2, #257	; 0x101
 1003098:	e3401101 	movt	r1, #257	; 0x101
 100309c:	e3a00004 	mov	r0, #4
	return g_hal.timer_deltas[index];
 10030a0:	e3098b18 	movw	r8, #39704	; 0x9b18
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 10030a4:	ebfffc97 	bl	1002308 <d_printf.constprop.3>
	return g_hal.timer_deltas[index];
 10030a8:	e3408101 	movt	r8, #257	; 0x101
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 10030ac:	e30021c3 	movw	r2, #451	; 0x1c3
 10030b0:	e58d2000 	str	r2, [sp]
	d_printf(D_EXINFO, "%s [~%llu CPU cycles (~%4.1f us)]", s, (int64_t)(d_read_timing(index) * XSCUTIMER_TICKS_TO_CPUCYC), d_read_timing_us(index));
 10030b4:	e0882004 	add	r2, r8, r4
 10030b8:	e7985004 	ldr	r5, [r8, r4]
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 10030bc:	e3013e20 	movw	r3, #7712	; 0x1e20
	d_printf(D_EXINFO, "%s [~%llu CPU cycles (~%4.1f us)]", s, (int64_t)(d_read_timing(index) * XSCUTIMER_TICKS_TO_CPUCYC), d_read_timing_us(index));
 10030c0:	e5927004 	ldr	r7, [r2, #4]
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 10030c4:	e3011e4c 	movw	r1, #7756	; 0x1e4c
 10030c8:	e3012e30 	movw	r2, #7728	; 0x1e30
 10030cc:	e3403101 	movt	r3, #257	; 0x101
	d_printf(D_EXINFO, "%s [~%llu CPU cycles (~%4.1f us)]", s, (int64_t)(d_read_timing(index) * XSCUTIMER_TICKS_TO_CPUCYC), d_read_timing_us(index));
 10030d0:	e0955005 	adds	r5, r5, r5
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 10030d4:	e3401101 	movt	r1, #257	; 0x101
 10030d8:	e3a00004 	mov	r0, #4
 10030dc:	e3402101 	movt	r2, #257	; 0x101
	d_printf(D_EXINFO, "%s [~%llu CPU cycles (~%4.1f us)]", s, (int64_t)(d_read_timing(index) * XSCUTIMER_TICKS_TO_CPUCYC), d_read_timing_us(index));
 10030e0:	e0a77007 	adc	r7, r7, r7
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 10030e4:	ebfffc87 	bl	1002308 <d_printf.constprop.3>
 10030e8:	e0883004 	add	r3, r8, r4
 10030ec:	e7980004 	ldr	r0, [r8, r4]
 10030f0:	e5931004 	ldr	r1, [r3, #4]
 10030f4:	eaffffcf 	b	1003038 <d_dump_timing_ex+0x30>
 10030f8:	a17f0000 	.word	0xa17f0000
 10030fc:	3f689374 	.word	0x3f689374

01003100 <enable_caches>:
#endif
#ifdef XPAR_MICROBLAZE_USE_DCACHE
    Xil_DCacheEnable();
#endif
#endif
}
 1003100:	e12fff1e 	bx	lr

01003104 <disable_caches>:
 1003104:	e12fff1e 	bx	lr

01003108 <init_uart>:
 1003108:	e12fff1e 	bx	lr

0100310c <init_platform>:
 100310c:	e12fff1e 	bx	lr

01003110 <cleanup_platform>:
 1003110:	e12fff1e 	bx	lr

01003114 <XAxiDma_Reset>:
	UINTPTR RegBase;
	XAxiDma_BdRing *TxRingPtr;
	XAxiDma_BdRing *RxRingPtr;
	int RingIndex;

	if (InstancePtr->HasMm2S) {
 1003114:	e5903004 	ldr	r3, [r0, #4]
{
 1003118:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
	if (InstancePtr->HasMm2S) {
 100311c:	e3530000 	cmp	r3, #0
 1003120:	0a000019 	beq	100318c <XAxiDma_Reset+0x78>
		TxRingPtr = XAxiDma_GetTxRing(InstancePtr);

		/* Save the locations of current BDs both rings are working on
		 * before the reset so later we can resume the rings smoothly.
		 */
		if(XAxiDma_HasSg(InstancePtr)){
 1003124:	e5903010 	ldr	r3, [r0, #16]
 1003128:	e3530000 	cmp	r3, #0
 100312c:	1a00001a 	bne	100319c <XAxiDma_Reset+0x88>
*
******************************************************************************/
static INLINE void Xil_Out32(UINTPTR Addr, u32 Value)
{
#ifndef ENABLE_SAFETY
	volatile u32 *LocalAddr = (volatile u32 *)Addr;
 1003130:	e5902000 	ldr	r2, [r0]
	*LocalAddr = Value;
 1003134:	e3a01004 	mov	r1, #4

	/* Set TX/RX Channel state */
	if (InstancePtr->HasMm2S) {
		TxRingPtr = XAxiDma_GetTxRing(InstancePtr);

		TxRingPtr->RunState = AXIDMA_CHANNEL_HALTED;
 1003138:	e3a03002 	mov	r3, #2
 100313c:	e5821000 	str	r1, [r2]
 1003140:	e580301c 	str	r3, [r0, #28]
	}

	if (InstancePtr->HasS2Mm) {
 1003144:	e5903008 	ldr	r3, [r0, #8]
 1003148:	e3530000 	cmp	r3, #0
 100314c:	049df004 	popeq	{pc}		; (ldreq pc, [sp], #4)
		for (RingIndex = 0; RingIndex < InstancePtr->RxNumChannels;
 1003150:	e5901744 	ldr	r1, [r0, #1860]	; 0x744
 1003154:	e3510000 	cmp	r1, #0
 1003158:	d49df004 	pople	{pc}		; (ldrle pc, [sp], #4)
 100315c:	e3a03000 	mov	r3, #0
						RingIndex++) {
			RxRingPtr = XAxiDma_GetRxIndexRing(InstancePtr, RingIndex);
			if (InstancePtr->HasS2Mm) {
				RxRingPtr->RunState = AXIDMA_CHANNEL_HALTED;
 1003160:	e3a0e06c 	mov	lr, #108	; 0x6c
 1003164:	e3a0c002 	mov	ip, #2
 1003168:	e022039e 	mla	r2, lr, r3, r0
						RingIndex++) {
 100316c:	e2833001 	add	r3, r3, #1
		for (RingIndex = 0; RingIndex < InstancePtr->RxNumChannels;
 1003170:	e1530001 	cmp	r3, r1
				RxRingPtr->RunState = AXIDMA_CHANNEL_HALTED;
 1003174:	e582c088 	str	ip, [r2, #136]	; 0x88
		for (RingIndex = 0; RingIndex < InstancePtr->RxNumChannels;
 1003178:	1afffffa 	bne	1003168 <XAxiDma_Reset+0x54>
 100317c:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
	if (InstancePtr->HasMm2S) {
 1003180:	e5903004 	ldr	r3, [r0, #4]
 1003184:	e3530000 	cmp	r3, #0
 1003188:	1affffe8 	bne	1003130 <XAxiDma_Reset+0x1c>
		RegBase = InstancePtr->RegBase + XAXIDMA_RX_OFFSET;
 100318c:	e5903000 	ldr	r3, [r0]
 1003190:	e3a02004 	mov	r2, #4
 1003194:	e5832030 	str	r2, [r3, #48]	; 0x30
	if (InstancePtr->HasMm2S) {
 1003198:	eaffffe9 	b	1003144 <XAxiDma_Reset+0x30>
			XAxiDma_BdRingSnapShotCurrBd(TxRingPtr);
 100319c:	e1c021d4 	ldrd	r2, [r0, #20]
 10031a0:	e3530000 	cmp	r3, #0
 10031a4:	1a000018 	bne	100320c <XAxiDma_Reset+0xf8>
	return *(volatile u32 *) Addr;
 10031a8:	e5923008 	ldr	r3, [r2, #8]
 10031ac:	e580305c 	str	r3, [r0, #92]	; 0x5c
			for (RingIndex = 0; RingIndex < InstancePtr->RxNumChannels;
 10031b0:	e590c744 	ldr	ip, [r0, #1860]	; 0x744
 10031b4:	e35c0000 	cmp	ip, #0
 10031b8:	daffffdc 	ble	1003130 <XAxiDma_Reset+0x1c>
 10031bc:	e3a0206c 	mov	r2, #108	; 0x6c
 10031c0:	e1a03000 	mov	r3, r0
 10031c4:	e02c0c92 	mla	ip, r2, ip, r0
 10031c8:	ea000008 	b	10031f0 <XAxiDma_Reset+0xdc>
				XAxiDma_BdRingSnapShotCurrBd(RxRingPtr);
 10031cc:	e59320e4 	ldr	r2, [r3, #228]	; 0xe4
 10031d0:	e3520000 	cmp	r2, #0
 10031d4:	e282e001 	add	lr, r2, #1
 10031d8:	0a000008 	beq	1003200 <XAxiDma_Reset+0xec>
 10031dc:	e791228e 	ldr	r2, [r1, lr, lsl #5]
 10031e0:	e58320c8 	str	r2, [r3, #200]	; 0xc8
 10031e4:	e283306c 	add	r3, r3, #108	; 0x6c
			for (RingIndex = 0; RingIndex < InstancePtr->RxNumChannels;
 10031e8:	e15c0003 	cmp	ip, r3
 10031ec:	0affffe3 	beq	1003180 <XAxiDma_Reset+0x6c>
				XAxiDma_BdRingSnapShotCurrBd(RxRingPtr);
 10031f0:	e5932084 	ldr	r2, [r3, #132]	; 0x84
 10031f4:	e5931080 	ldr	r1, [r3, #128]	; 0x80
 10031f8:	e3520000 	cmp	r2, #0
 10031fc:	1afffff2 	bne	10031cc <XAxiDma_Reset+0xb8>
 1003200:	e5912008 	ldr	r2, [r1, #8]
 1003204:	e58320c8 	str	r2, [r3, #200]	; 0xc8
 1003208:	eafffff5 	b	10031e4 <XAxiDma_Reset+0xd0>
			XAxiDma_BdRingSnapShotCurrBd(TxRingPtr);
 100320c:	e5903078 	ldr	r3, [r0, #120]	; 0x78
 1003210:	e3530000 	cmp	r3, #0
 1003214:	0affffe3 	beq	10031a8 <XAxiDma_Reset+0x94>
 1003218:	e2833001 	add	r3, r3, #1
 100321c:	e7923283 	ldr	r3, [r2, r3, lsl #5]
 1003220:	e580305c 	str	r3, [r0, #92]	; 0x5c
 1003224:	eaffffe1 	b	10031b0 <XAxiDma_Reset+0x9c>

01003228 <XAxiDma_ResetIsDone>:
	TxRingPtr = XAxiDma_GetTxRing(InstancePtr);
	RxRingPtr = XAxiDma_GetRxRing(InstancePtr);

	/* Check transmit channel
	 */
	if (InstancePtr->HasMm2S) {
 1003228:	e5903004 	ldr	r3, [r0, #4]
 100322c:	e3530000 	cmp	r3, #0
 1003230:	0a000003 	beq	1003244 <XAxiDma_ResetIsDone+0x1c>
 1003234:	e5903014 	ldr	r3, [r0, #20]
 1003238:	e5933000 	ldr	r3, [r3]
		RegisterValue = XAxiDma_ReadReg(TxRingPtr->ChanBase,
			XAXIDMA_CR_OFFSET);

		/* Reset is done when the reset bit is low
		 */
		if(RegisterValue & XAXIDMA_CR_RESET_MASK) {
 100323c:	e3130004 	tst	r3, #4
 1003240:	1a000009 	bne	100326c <XAxiDma_ResetIsDone+0x44>
		}
	}

	/* Check receive channel
	 */
	if (InstancePtr->HasS2Mm) {
 1003244:	e5903008 	ldr	r3, [r0, #8]
 1003248:	e3530000 	cmp	r3, #0
 100324c:	0a000004 	beq	1003264 <XAxiDma_ResetIsDone+0x3c>
 1003250:	e5903080 	ldr	r3, [r0, #128]	; 0x80
 1003254:	e5930000 	ldr	r0, [r3]
		RegisterValue = XAxiDma_ReadReg(RxRingPtr->ChanBase,
				XAXIDMA_CR_OFFSET);

		/* Reset is done when the reset bit is low
		 */
		if(RegisterValue & XAXIDMA_CR_RESET_MASK) {
 1003258:	e2200004 	eor	r0, r0, #4
 100325c:	e7e00150 	ubfx	r0, r0, #2, #1
 1003260:	e12fff1e 	bx	lr

			return 0;
		}
	}

	return 1;
 1003264:	e3a00001 	mov	r0, #1
}
 1003268:	e12fff1e 	bx	lr
			return 0;
 100326c:	e3a00000 	mov	r0, #0
 1003270:	e12fff1e 	bx	lr

01003274 <XAxiDma_CfgInitialize>:
{
 1003274:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if(!Config) {
 1003278:	e2515000 	subs	r5, r1, #0
	InstancePtr->Initialized = 0;
 100327c:	e3a01000 	mov	r1, #0
{
 1003280:	e24dd00c 	sub	sp, sp, #12
	InstancePtr->Initialized = 0;
 1003284:	e580100c 	str	r1, [r0, #12]
		return XST_INVALID_PARAM;
 1003288:	03a0000f 	moveq	r0, #15
	if(!Config) {
 100328c:	0a000078 	beq	1003474 <XAxiDma_CfgInitialize+0x200>
	memset(InstancePtr, 0, sizeof(XAxiDma));
 1003290:	e3a02e75 	mov	r2, #1872	; 0x750
 1003294:	e1a04000 	mov	r4, r0
	BaseAddr = Config->BaseAddr;
 1003298:	e5956004 	ldr	r6, [r5, #4]
	memset(InstancePtr, 0, sizeof(XAxiDma));
 100329c:	fa001e3f 	blx	100aba0 <memset>
	InstancePtr->TxNumChannels = Config->Mm2sNumChannels;
 10032a0:	e5953028 	ldr	r3, [r5, #40]	; 0x28
	InstancePtr->RxNumChannels = Config->S2MmNumChannels;
 10032a4:	e595002c 	ldr	r0, [r5, #44]	; 0x2c
	InstancePtr->AddrWidth = Config->AddrWidth;
 10032a8:	e595103c 	ldr	r1, [r5, #60]	; 0x3c
	if (!InstancePtr->TxNumChannels)
 10032ac:	e3530000 	cmp	r3, #0
	InstancePtr->HasMm2S = Config->HasMm2S;
 10032b0:	e595b00c 	ldr	fp, [r5, #12]
	InstancePtr->HasS2Mm = Config->HasS2Mm;
 10032b4:	e595a018 	ldr	sl, [r5, #24]
	InstancePtr->HasSg = Config->HasSg;
 10032b8:	e5952024 	ldr	r2, [r5, #36]	; 0x24
	InstancePtr->MicroDmaMode = Config->MicroDmaMode;
 10032bc:	e5958038 	ldr	r8, [r5, #56]	; 0x38
	InstancePtr->TxNumChannels = Config->Mm2sNumChannels;
 10032c0:	e5843740 	str	r3, [r4, #1856]	; 0x740
		InstancePtr->TxNumChannels = 1;
 10032c4:	03a03001 	moveq	r3, #1
 10032c8:	05843740 	streq	r3, [r4, #1856]	; 0x740
	if (!InstancePtr->RxNumChannels)
 10032cc:	e3500000 	cmp	r0, #0
	InstancePtr->RxNumChannels = Config->S2MmNumChannels;
 10032d0:	e5840744 	str	r0, [r4, #1860]	; 0x744
		InstancePtr->RxNumChannels = 1;
 10032d4:	03a00001 	moveq	r0, #1
	InstancePtr->AddrWidth = Config->AddrWidth;
 10032d8:	e58d1004 	str	r1, [sp, #4]
	InstancePtr->HasMm2S = Config->HasMm2S;
 10032dc:	e8840840 	stm	r4, {r6, fp}
	InstancePtr->HasS2Mm = Config->HasS2Mm;
 10032e0:	e584a008 	str	sl, [r4, #8]
	InstancePtr->HasSg = Config->HasSg;
 10032e4:	e5842010 	str	r2, [r4, #16]
	InstancePtr->MicroDmaMode = Config->MicroDmaMode;
 10032e8:	e5848748 	str	r8, [r4, #1864]	; 0x748
	InstancePtr->AddrWidth = Config->AddrWidth;
 10032ec:	e584174c 	str	r1, [r4, #1868]	; 0x74c
		InstancePtr->RxNumChannels = 1;
 10032f0:	05840744 	streq	r0, [r4, #1860]	; 0x744
	if (!InstancePtr->RxNumChannels)
 10032f4:	0a000060 	beq	100347c <XAxiDma_CfgInitialize+0x208>
	if ((InstancePtr->RxNumChannels > 1) ||
 10032f8:	e3500001 	cmp	r0, #1
 10032fc:	da00005e 	ble	100347c <XAxiDma_CfgInitialize+0x208>
		MaxTransferLen =
 1003300:	e30f9fff 	movw	r9, #65535	; 0xffff
	if (!InstancePtr->MicroDmaMode) {
 1003304:	e3580000 	cmp	r8, #0
	InstancePtr->TxBdRing.RunState = AXIDMA_CHANNEL_HALTED;
 1003308:	e3a02002 	mov	r2, #2
	InstancePtr->TxBdRing.IsRxChannel = 0;
 100330c:	e3a03000 	mov	r3, #0
	InstancePtr->TxBdRing.RunState = AXIDMA_CHANNEL_HALTED;
 1003310:	e584201c 	str	r2, [r4, #28]
	InstancePtr->TxBdRing.IsRxChannel = 0;
 1003314:	e5843018 	str	r3, [r4, #24]
		InstancePtr->TxBdRing.MaxTransferLen = MaxTransferLen;
 1003318:	01a02009 	moveq	r2, r9
	if (!InstancePtr->MicroDmaMode) {
 100331c:	0a000006 	beq	100333c <XAxiDma_CfgInitialize+0xc8>
				((Config->Mm2SDataWidth / 4) *
 1003320:	e5953014 	ldr	r3, [r5, #20]
 1003324:	e5952030 	ldr	r2, [r5, #48]	; 0x30
 1003328:	e2831003 	add	r1, r3, #3
 100332c:	e3530000 	cmp	r3, #0
 1003330:	b1a03001 	movlt	r3, r1
 1003334:	e1a03143 	asr	r3, r3, #2
 1003338:	e0020392 	mul	r2, r2, r3
	for (Index = 0; Index < InstancePtr->RxNumChannels; Index++) {
 100333c:	e3500000 	cmp	r0, #0
	InstancePtr->TxBdRing.RingIndex = 0;
 1003340:	e3a03000 	mov	r3, #0
 1003344:	e5842030 	str	r2, [r4, #48]	; 0x30
						 = AXIDMA_CHANNEL_HALTED;
 1003348:	c3a0706c 	movgt	r7, #108	; 0x6c
	InstancePtr->TxBdRing.RingIndex = 0;
 100334c:	e5843078 	str	r3, [r4, #120]	; 0x78
	for (Index = 0; Index < InstancePtr->RxNumChannels; Index++) {
 1003350:	c1a02004 	movgt	r2, r4
						 = AXIDMA_CHANNEL_HALTED;
 1003354:	c3a0e002 	movgt	lr, #2
		InstancePtr->RxBdRing[Index].IsRxChannel = 1;
 1003358:	c3a0c001 	movgt	ip, #1
	for (Index = 0; Index < InstancePtr->RxNumChannels; Index++) {
 100335c:	da000007 	ble	1003380 <XAxiDma_CfgInitialize+0x10c>
						 = AXIDMA_CHANNEL_HALTED;
 1003360:	e0214397 	mla	r1, r7, r3, r4
 1003364:	e282206c 	add	r2, r2, #108	; 0x6c
 1003368:	e581e088 	str	lr, [r1, #136]	; 0x88
		InstancePtr->RxBdRing[Index].RingIndex = Index;
 100336c:	e5823078 	str	r3, [r2, #120]	; 0x78
	for (Index = 0; Index < InstancePtr->RxNumChannels; Index++) {
 1003370:	e2833001 	add	r3, r3, #1
 1003374:	e1500003 	cmp	r0, r3
		InstancePtr->RxBdRing[Index].IsRxChannel = 1;
 1003378:	e582c018 	str	ip, [r2, #24]
	for (Index = 0; Index < InstancePtr->RxNumChannels; Index++) {
 100337c:	1afffff7 	bne	1003360 <XAxiDma_CfgInitialize+0xec>
	if (InstancePtr->HasMm2S) {
 1003380:	e35b0000 	cmp	fp, #0
 1003384:	0a00000c 	beq	10033bc <XAxiDma_CfgInitialize+0x148>
			((unsigned int)Config->Mm2SDataWidth >> 3);
 1003388:	e5953014 	ldr	r3, [r5, #20]
		if (InstancePtr->AddrWidth > 32)
 100338c:	e59d2004 	ldr	r2, [sp, #4]
		InstancePtr->TxBdRing.HasStsCntrlStrm =
 1003390:	e595c008 	ldr	ip, [r5, #8]
		InstancePtr->TxBdRing.HasDRE = Config->HasMm2SDRE;
 1003394:	e5951010 	ldr	r1, [r5, #16]
		if (InstancePtr->AddrWidth > 32)
 1003398:	e3520020 	cmp	r2, #32
			((unsigned int)Config->Mm2SDataWidth >> 3);
 100339c:	e1a031a3 	lsr	r3, r3, #3
		if (InstancePtr->AddrWidth > 32)
 10033a0:	d3a02000 	movle	r2, #0
		InstancePtr->TxBdRing.ChanBase =
 10033a4:	e5846014 	str	r6, [r4, #20]
		if (InstancePtr->AddrWidth > 32)
 10033a8:	c3a02001 	movgt	r2, #1
		InstancePtr->TxBdRing.HasStsCntrlStrm =
 10033ac:	e584c020 	str	ip, [r4, #32]
		InstancePtr->TxBdRing.HasDRE = Config->HasMm2SDRE;
 10033b0:	e5841024 	str	r1, [r4, #36]	; 0x24
		InstancePtr->TxBdRing.DataWidth =
 10033b4:	e5843028 	str	r3, [r4, #40]	; 0x28
 10033b8:	e584202c 	str	r2, [r4, #44]	; 0x2c
	if (InstancePtr->HasS2Mm) {
 10033bc:	e35a0000 	cmp	sl, #0
 10033c0:	0a00001e 	beq	1003440 <XAxiDma_CfgInitialize+0x1cc>
		for (Index = 0;
 10033c4:	e3500000 	cmp	r0, #0
 10033c8:	da00001c 	ble	1003440 <XAxiDma_CfgInitialize+0x1cc>
			((unsigned int)Config->S2MmDataWidth >> 3);
 10033cc:	e5951020 	ldr	r1, [r5, #32]
 10033d0:	e3a0306c 	mov	r3, #108	; 0x6c
 10033d4:	e0204093 	mla	r0, r3, r0, r4
 10033d8:	e59d3004 	ldr	r3, [sp, #4]
					Config->HasStsCntrlStrm;
 10033dc:	e595e008 	ldr	lr, [r5, #8]
						((Config->S2MmDataWidth / 4) *
 10033e0:	e3510000 	cmp	r1, #0
					Config->HasS2MmDRE;
 10033e4:	e595c01c 	ldr	ip, [r5, #28]
						((Config->S2MmDataWidth / 4) *
 10033e8:	e2817003 	add	r7, r1, #3
 10033ec:	a1a07001 	movge	r7, r1
 10033f0:	e1a07147 	asr	r7, r7, #2
 10033f4:	e3530020 	cmp	r3, #32
			((unsigned int)Config->S2MmDataWidth >> 3);
 10033f8:	e1a011a1 	lsr	r1, r1, #3
 10033fc:	e2866030 	add	r6, r6, #48	; 0x30
 1003400:	d3a0a000 	movle	sl, #0
 1003404:	c3a0a001 	movgt	sl, #1
 1003408:	e1a03004 	mov	r3, r4
			if (!InstancePtr->MicroDmaMode) {
 100340c:	e3580000 	cmp	r8, #0
				InstancePtr->RxBdRing[Index].MaxTransferLen =
 1003410:	e1a02009 	mov	r2, r9
			InstancePtr->RxBdRing[Index].ChanBase =
 1003414:	e5836080 	str	r6, [r3, #128]	; 0x80
			InstancePtr->RxBdRing[Index].HasStsCntrlStrm =
 1003418:	e283306c 	add	r3, r3, #108	; 0x6c
 100341c:	e583e020 	str	lr, [r3, #32]
			InstancePtr->RxBdRing[Index].HasDRE =
 1003420:	e583c024 	str	ip, [r3, #36]	; 0x24
			InstancePtr->RxBdRing[Index].DataWidth =
 1003424:	e5831028 	str	r1, [r3, #40]	; 0x28
						((Config->S2MmDataWidth / 4) *
 1003428:	15952034 	ldrne	r2, [r5, #52]	; 0x34
 100342c:	e583a02c 	str	sl, [r3, #44]	; 0x2c
 1003430:	10020792 	mulne	r2, r2, r7
 1003434:	e5832030 	str	r2, [r3, #48]	; 0x30
		for (Index = 0;
 1003438:	e1530000 	cmp	r3, r0
 100343c:	1afffff2 	bne	100340c <XAxiDma_CfgInitialize+0x198>
	XAxiDma_Reset(InstancePtr);
 1003440:	e1a00004 	mov	r0, r4
 1003444:	e3a05f7d 	mov	r5, #500	; 0x1f4
 1003448:	ebffff31 	bl	1003114 <XAxiDma_Reset>
	while (TimeOut) {
 100344c:	ea000001 	b	1003458 <XAxiDma_CfgInitialize+0x1e4>
 1003450:	e2555001 	subs	r5, r5, #1
 1003454:	0a00000f 	beq	1003498 <XAxiDma_CfgInitialize+0x224>
		if(XAxiDma_ResetIsDone(InstancePtr)) {
 1003458:	e1a00004 	mov	r0, r4
 100345c:	ebffff71 	bl	1003228 <XAxiDma_ResetIsDone>
 1003460:	e3500000 	cmp	r0, #0
 1003464:	0afffff9 	beq	1003450 <XAxiDma_CfgInitialize+0x1dc>
	return XST_SUCCESS;
 1003468:	e3a00000 	mov	r0, #0
	InstancePtr->Initialized = 1;
 100346c:	e3a03001 	mov	r3, #1
 1003470:	e584300c 	str	r3, [r4, #12]
}
 1003474:	e28dd00c 	add	sp, sp, #12
 1003478:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if ((InstancePtr->RxNumChannels > 1) ||
 100347c:	e5943740 	ldr	r3, [r4, #1856]	; 0x740
 1003480:	e3530001 	cmp	r3, #1
 1003484:	caffff9d 	bgt	1003300 <XAxiDma_CfgInitialize+0x8c>
		MaxTransferLen = (1U << Config->SgLengthWidth) - 1;
 1003488:	e5953040 	ldr	r3, [r5, #64]	; 0x40
 100348c:	e3e09000 	mvn	r9, #0
 1003490:	e1e09319 	mvn	r9, r9, lsl r3
 1003494:	eaffff9a 	b	1003304 <XAxiDma_CfgInitialize+0x90>
		return XST_DMA_ERROR;
 1003498:	e3a00009 	mov	r0, #9
		InstancePtr->Initialized = 0;
 100349c:	e584500c 	str	r5, [r4, #12]
}
 10034a0:	e28dd00c 	add	sp, sp, #12
 10034a4:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}

010034a8 <XAxiDma_Pause>:
*
*****************************************************************************/
int XAxiDma_Pause(XAxiDma * InstancePtr)
{

	if (!InstancePtr->Initialized) {
 10034a8:	e590300c 	ldr	r3, [r0, #12]
 10034ac:	e3530000 	cmp	r3, #0
 10034b0:	0a000025 	beq	100354c <XAxiDma_Pause+0xa4>
					" %d\r\n",InstancePtr->Initialized);

		return XST_NOT_SGDMA;
	}

	if (InstancePtr->HasMm2S) {
 10034b4:	e5903004 	ldr	r3, [r0, #4]
 10034b8:	e3530000 	cmp	r3, #0
 10034bc:	0a000007 	beq	10034e0 <XAxiDma_Pause+0x38>
		XAxiDma_BdRing *TxRingPtr;
		TxRingPtr = XAxiDma_GetTxRing(InstancePtr);

		/* If channel is halted, then we do not need to do anything
		 */
		if(!XAxiDma_HasSg(InstancePtr)) {
 10034c0:	e5903010 	ldr	r3, [r0, #16]
 10034c4:	e3530000 	cmp	r3, #0
 10034c8:	05902014 	ldreq	r2, [r0, #20]
 10034cc:	05923000 	ldreq	r3, [r2]
			XAxiDma_WriteReg(TxRingPtr->ChanBase,
 10034d0:	03c33001 	biceq	r3, r3, #1
	*LocalAddr = Value;
 10034d4:	05823000 	streq	r3, [r2]
				XAxiDma_ReadReg(TxRingPtr->ChanBase,
				XAXIDMA_CR_OFFSET)
				& ~XAXIDMA_CR_RUNSTOP_MASK);
		}

		TxRingPtr->RunState = AXIDMA_CHANNEL_HALTED;
 10034d8:	e3a03002 	mov	r3, #2
 10034dc:	e580301c 	str	r3, [r0, #28]
	}

	if (InstancePtr->HasS2Mm) {
 10034e0:	e5903008 	ldr	r3, [r0, #8]
 10034e4:	e3530000 	cmp	r3, #0
 10034e8:	0a000015 	beq	1003544 <XAxiDma_Pause+0x9c>
{
 10034ec:	e92d40f0 	push	{r4, r5, r6, r7, lr}
		int RingIndex = 0;
		for (RingIndex = 0; RingIndex < InstancePtr->RxNumChannels;
 10034f0:	e5904744 	ldr	r4, [r0, #1860]	; 0x744
 10034f4:	e3540000 	cmp	r4, #0
 10034f8:	da00000f 	ble	100353c <XAxiDma_Pause+0x94>
			RxRingPtr = XAxiDma_GetRxIndexRing(InstancePtr, RingIndex);

			/* If channel is halted, then we do not need to do anything
			 */

			if(!XAxiDma_HasSg(InstancePtr) && !RingIndex) {
 10034fc:	e5907010 	ldr	r7, [r0, #16]
 1003500:	e1a02000 	mov	r2, r0
		for (RingIndex = 0; RingIndex < InstancePtr->RxNumChannels;
 1003504:	e3a03000 	mov	r3, #0
					XAxiDma_ReadReg(RxRingPtr->ChanBase,
					XAXIDMA_CR_OFFSET)
					& ~XAXIDMA_CR_RUNSTOP_MASK);
			}

			RxRingPtr->RunState = AXIDMA_CHANNEL_HALTED;
 1003508:	e3a0606c 	mov	r6, #108	; 0x6c
 100350c:	e3a05002 	mov	r5, #2
			if(!XAxiDma_HasSg(InstancePtr) && !RingIndex) {
 1003510:	e3570000 	cmp	r7, #0
 1003514:	e282206c 	add	r2, r2, #108	; 0x6c
	return *(volatile u32 *) Addr;
 1003518:	0592e014 	ldreq	lr, [r2, #20]
			RxRingPtr->RunState = AXIDMA_CHANNEL_HALTED;
 100351c:	e0210396 	mla	r1, r6, r3, r0
				RingIndex++) {
 1003520:	e2833001 	add	r3, r3, #1
 1003524:	059ec000 	ldreq	ip, [lr]
				XAxiDma_WriteReg(RxRingPtr->ChanBase,
 1003528:	03ccc001 	biceq	ip, ip, #1
	*LocalAddr = Value;
 100352c:	058ec000 	streq	ip, [lr]
		for (RingIndex = 0; RingIndex < InstancePtr->RxNumChannels;
 1003530:	e1530004 	cmp	r3, r4
			RxRingPtr->RunState = AXIDMA_CHANNEL_HALTED;
 1003534:	e5815088 	str	r5, [r1, #136]	; 0x88
		for (RingIndex = 0; RingIndex < InstancePtr->RxNumChannels;
 1003538:	1afffff4 	bne	1003510 <XAxiDma_Pause+0x68>
		}
	}

	return XST_SUCCESS;
 100353c:	e3a00000 	mov	r0, #0

}
 1003540:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
	return XST_SUCCESS;
 1003544:	e3a00000 	mov	r0, #0
}
 1003548:	e12fff1e 	bx	lr
		return XST_NOT_SGDMA;
 100354c:	e3a00010 	mov	r0, #16
 1003550:	e12fff1e 	bx	lr

01003554 <XAxiDma_Resume>:
*****************************************************************************/
int XAxiDma_Resume(XAxiDma * InstancePtr)
{
	int Status;

	if (!InstancePtr->Initialized) {
 1003554:	e590300c 	ldr	r3, [r0, #12]
 1003558:	e3530000 	cmp	r3, #0
 100355c:	0a000033 	beq	1003630 <XAxiDma_Resume+0xdc>
		" %d\r\n",InstancePtr->Initialized);

		return 0;
	}

	if (InstancePtr->HasMm2S) {
 1003560:	e5902004 	ldr	r2, [r0, #4]
{
 1003564:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 1003568:	e1a04000 	mov	r4, r0
	if (InstancePtr->HasMm2S) {
 100356c:	e3520000 	cmp	r2, #0
 1003570:	0a000029 	beq	100361c <XAxiDma_Resume+0xc8>
		XAxiDma_BdRing *TxRingPtr;
		TxRingPtr = XAxiDma_GetTxRing(InstancePtr);

		if (!XAxiDma_BdRingHwIsStarted(TxRingPtr)) {
 1003574:	e5903014 	ldr	r3, [r0, #20]
	return *(volatile u32 *) Addr;
 1003578:	e5932004 	ldr	r2, [r3, #4]
 100357c:	e3120001 	tst	r2, #1
 1003580:	1a000052 	bne	10036d0 <XAxiDma_Resume+0x17c>

			return 0;
		}
	}

	if (InstancePtr->HasS2Mm) {
 1003584:	e5902008 	ldr	r2, [r0, #8]
 1003588:	e3520000 	cmp	r2, #0
 100358c:	0a000003 	beq	10035a0 <XAxiDma_Resume+0x4c>
		XAxiDma_BdRing *RxRingPtr;
		RxRingPtr = XAxiDma_GetRxRing(InstancePtr);

		if (!XAxiDma_BdRingHwIsStarted(RxRingPtr)) {
 1003590:	e5902080 	ldr	r2, [r0, #128]	; 0x80
 1003594:	e5922004 	ldr	r2, [r2, #4]
 1003598:	e3120001 	tst	r2, #1
 100359c:	1a00005e 	bne	100371c <XAxiDma_Resume+0x1c8>
		if(XAxiDma_HasSg(InstancePtr)) {
 10035a0:	e5943010 	ldr	r3, [r4, #16]
 10035a4:	e3530000 	cmp	r3, #0
 10035a8:	1a000056 	bne	1003708 <XAxiDma_Resume+0x1b4>
		TxRingPtr->RunState = AXIDMA_CHANNEL_NOT_HALTED;
 10035ac:	e3a03001 	mov	r3, #1
 10035b0:	e584301c 	str	r3, [r4, #28]
	if (InstancePtr->HasS2Mm) {
 10035b4:	e5943008 	ldr	r3, [r4, #8]
 10035b8:	e3530000 	cmp	r3, #0
 10035bc:	0a000019 	beq	1003628 <XAxiDma_Resume+0xd4>
 10035c0:	e5943744 	ldr	r3, [r4, #1860]	; 0x744
		for (RingIndex = 0 ; RingIndex < InstancePtr->RxNumChannels;
 10035c4:	e3530000 	cmp	r3, #0
 10035c8:	da000016 	ble	1003628 <XAxiDma_Resume+0xd4>
 10035cc:	e3a05000 	mov	r5, #0
				Status = XAxiDma_BdRingStart(RxRingPtr);
 10035d0:	e3a0606c 	mov	r6, #108	; 0x6c
 10035d4:	e2848080 	add	r8, r4, #128	; 0x80
			RxRingPtr->RunState = AXIDMA_CHANNEL_NOT_HALTED;
 10035d8:	e3a07001 	mov	r7, #1
 10035dc:	ea000005 	b	10035f8 <XAxiDma_Resume+0xa4>
 10035e0:	e0234596 	mla	r3, r6, r5, r4
					RingIndex++) {
 10035e4:	e2855001 	add	r5, r5, #1
			RxRingPtr->RunState = AXIDMA_CHANNEL_NOT_HALTED;
 10035e8:	e5837088 	str	r7, [r3, #136]	; 0x88
		for (RingIndex = 0 ; RingIndex < InstancePtr->RxNumChannels;
 10035ec:	e5943744 	ldr	r3, [r4, #1860]	; 0x744
 10035f0:	e1530005 	cmp	r3, r5
 10035f4:	da00000b 	ble	1003628 <XAxiDma_Resume+0xd4>
			if(XAxiDma_HasSg(InstancePtr)) {
 10035f8:	e5943010 	ldr	r3, [r4, #16]
 10035fc:	e3530000 	cmp	r3, #0
 1003600:	0afffff6 	beq	10035e0 <XAxiDma_Resume+0x8c>
				Status = XAxiDma_BdRingStart(RxRingPtr);
 1003604:	e0208596 	mla	r0, r6, r5, r8
 1003608:	eb00022d 	bl	1003ec4 <XAxiDma_BdRingStart>
				if (Status != XST_SUCCESS) {
 100360c:	e3500000 	cmp	r0, #0
 1003610:	0afffff2 	beq	10035e0 <XAxiDma_Resume+0x8c>
					return XST_DMA_ERROR;
 1003614:	e3a00009 	mov	r0, #9
 1003618:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
	if (InstancePtr->HasS2Mm) {
 100361c:	e5903008 	ldr	r3, [r0, #8]
 1003620:	e3530000 	cmp	r3, #0
 1003624:	1a000003 	bne	1003638 <XAxiDma_Resume+0xe4>
	return XST_SUCCESS;
 1003628:	e3a00000 	mov	r0, #0
}
 100362c:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
		return XST_NOT_SGDMA;
 1003630:	e3a00010 	mov	r0, #16
}
 1003634:	e12fff1e 	bx	lr
		if (!XAxiDma_BdRingHwIsStarted(RxRingPtr)) {
 1003638:	e5903080 	ldr	r3, [r0, #128]	; 0x80
 100363c:	e5933004 	ldr	r3, [r3, #4]
 1003640:	e3130001 	tst	r3, #1
 1003644:	0affffdd 	beq	10035c0 <XAxiDma_Resume+0x6c>
		for (RingIndex = 0; RingIndex < InstancePtr->RxNumChannels;
 1003648:	e5943744 	ldr	r3, [r4, #1860]	; 0x744
 100364c:	e3530000 	cmp	r3, #0
 1003650:	da000042 	ble	1003760 <XAxiDma_Resume+0x20c>
			if (RxRingPtr->RunState != AXIDMA_CHANNEL_HALTED) {
 1003654:	e5942088 	ldr	r2, [r4, #136]	; 0x88
			RxRingPtr = XAxiDma_GetRxIndexRing(InstancePtr,
 1003658:	e2846080 	add	r6, r4, #128	; 0x80
			if (RxRingPtr->RunState != AXIDMA_CHANNEL_HALTED) {
 100365c:	e3520002 	cmp	r2, #2
 1003660:	1a00003e 	bne	1003760 <XAxiDma_Resume+0x20c>
		for (RingIndex = 0; RingIndex < InstancePtr->RxNumChannels;
 1003664:	e3a05000 	mov	r5, #0
			RxRingPtr->RunState = AXIDMA_CHANNEL_NOT_HALTED;
 1003668:	e3a0706c 	mov	r7, #108	; 0x6c
 100366c:	e3a08001 	mov	r8, #1
 1003670:	ea00000e 	b	10036b0 <XAxiDma_Resume+0x15c>
 1003674:	e5962000 	ldr	r2, [r6]
 1003678:	e5923000 	ldr	r3, [r2]
				XAxiDma_WriteReg(RxRingPtr->ChanBase,
 100367c:	e3833001 	orr	r3, r3, #1
	*LocalAddr = Value;
 1003680:	e5823000 	str	r3, [r2]
			RxRingPtr->RunState = AXIDMA_CHANNEL_NOT_HALTED;
 1003684:	e0234597 	mla	r3, r7, r5, r4
						RingIndex++) {
 1003688:	e2855001 	add	r5, r5, #1
			if (RxRingPtr->RunState != AXIDMA_CHANNEL_HALTED) {
 100368c:	e0224597 	mla	r2, r7, r5, r4
			RxRingPtr->RunState = AXIDMA_CHANNEL_NOT_HALTED;
 1003690:	e5838088 	str	r8, [r3, #136]	; 0x88
		for (RingIndex = 0; RingIndex < InstancePtr->RxNumChannels;
 1003694:	e5943744 	ldr	r3, [r4, #1860]	; 0x744
 1003698:	e286606c 	add	r6, r6, #108	; 0x6c
 100369c:	e1550003 	cmp	r5, r3
 10036a0:	aa000014 	bge	10036f8 <XAxiDma_Resume+0x1a4>
			if (RxRingPtr->RunState != AXIDMA_CHANNEL_HALTED) {
 10036a4:	e5923088 	ldr	r3, [r2, #136]	; 0x88
 10036a8:	e3530002 	cmp	r3, #2
 10036ac:	1a000011 	bne	10036f8 <XAxiDma_Resume+0x1a4>
			if(XAxiDma_HasSg(InstancePtr)) {
 10036b0:	e5943010 	ldr	r3, [r4, #16]
 10036b4:	e3530000 	cmp	r3, #0
 10036b8:	0affffed 	beq	1003674 <XAxiDma_Resume+0x120>
				Status = XAxiDma_BdRingStart(RxRingPtr);
 10036bc:	e1a00006 	mov	r0, r6
 10036c0:	eb0001ff 	bl	1003ec4 <XAxiDma_BdRingStart>
				if (Status != XST_SUCCESS) {
 10036c4:	e3500000 	cmp	r0, #0
 10036c8:	0affffed 	beq	1003684 <XAxiDma_Resume+0x130>
 10036cc:	eaffffd0 	b	1003614 <XAxiDma_Resume+0xc0>
		if (TxRingPtr->RunState == AXIDMA_CHANNEL_HALTED) {
 10036d0:	e590201c 	ldr	r2, [r0, #28]
 10036d4:	e3520002 	cmp	r2, #2
 10036d8:	0a000012 	beq	1003728 <XAxiDma_Resume+0x1d4>
	if (InstancePtr->HasS2Mm) {
 10036dc:	e5943008 	ldr	r3, [r4, #8]
 10036e0:	e3530000 	cmp	r3, #0
 10036e4:	1affffd7 	bne	1003648 <XAxiDma_Resume+0xf4>
	if (InstancePtr->HasMm2S) {
 10036e8:	e5943004 	ldr	r3, [r4, #4]
 10036ec:	e3530000 	cmp	r3, #0
 10036f0:	1affffaa 	bne	10035a0 <XAxiDma_Resume+0x4c>
 10036f4:	eaffffcb 	b	1003628 <XAxiDma_Resume+0xd4>
 10036f8:	e5943004 	ldr	r3, [r4, #4]
 10036fc:	e3530000 	cmp	r3, #0
 1003700:	0affffab 	beq	10035b4 <XAxiDma_Resume+0x60>
 1003704:	eaffffa5 	b	10035a0 <XAxiDma_Resume+0x4c>
			Status = XAxiDma_BdRingStart(TxRingPtr);
 1003708:	e2840014 	add	r0, r4, #20
 100370c:	eb0001ec 	bl	1003ec4 <XAxiDma_BdRingStart>
			if (Status != XST_SUCCESS) {
 1003710:	e3500000 	cmp	r0, #0
 1003714:	0affffa4 	beq	10035ac <XAxiDma_Resume+0x58>
 1003718:	eaffffbd 	b	1003614 <XAxiDma_Resume+0xc0>
		if (TxRingPtr->RunState == AXIDMA_CHANNEL_HALTED) {
 100371c:	e594201c 	ldr	r2, [r4, #28]
 1003720:	e3520002 	cmp	r2, #2
 1003724:	1affffc7 	bne	1003648 <XAxiDma_Resume+0xf4>
			if(XAxiDma_HasSg(InstancePtr)) {
 1003728:	e5942010 	ldr	r2, [r4, #16]
 100372c:	e3520000 	cmp	r2, #0
 1003730:	1a000005 	bne	100374c <XAxiDma_Resume+0x1f8>
	return *(volatile u32 *) Addr;
 1003734:	e5932000 	ldr	r2, [r3]
				XAxiDma_WriteReg(TxRingPtr->ChanBase,
 1003738:	e3822001 	orr	r2, r2, #1
	*LocalAddr = Value;
 100373c:	e5832000 	str	r2, [r3]
			TxRingPtr->RunState = AXIDMA_CHANNEL_NOT_HALTED;
 1003740:	e3a03001 	mov	r3, #1
 1003744:	e584301c 	str	r3, [r4, #28]
 1003748:	eaffffe3 	b	10036dc <XAxiDma_Resume+0x188>
				Status = XAxiDma_BdRingStart(TxRingPtr);
 100374c:	e2840014 	add	r0, r4, #20
 1003750:	eb0001db 	bl	1003ec4 <XAxiDma_BdRingStart>
				if (Status != XST_SUCCESS) {
 1003754:	e3500000 	cmp	r0, #0
 1003758:	0afffff8 	beq	1003740 <XAxiDma_Resume+0x1ec>
 100375c:	eaffffac 	b	1003614 <XAxiDma_Resume+0xc0>
 1003760:	e5942004 	ldr	r2, [r4, #4]
	if (InstancePtr->HasMm2S) {
 1003764:	e3520000 	cmp	r2, #0
 1003768:	0affff95 	beq	10035c4 <XAxiDma_Resume+0x70>
 100376c:	eaffff8b 	b	10035a0 <XAxiDma_Resume+0x4c>

01003770 <XAxiDma_Busy>:
 *
 *****************************************************************************/
u32 XAxiDma_Busy(XAxiDma *InstancePtr, int Direction)
{

	return ((XAxiDma_ReadReg(InstancePtr->RegBase +
 1003770:	e5903000 	ldr	r3, [r0]
 1003774:	e0811081 	add	r1, r1, r1, lsl #1
 1003778:	e0833201 	add	r3, r3, r1, lsl #4
	return *(volatile u32 *) Addr;
 100377c:	e5930004 	ldr	r0, [r3, #4]
				(XAXIDMA_RX_OFFSET * Direction),
				XAXIDMA_SR_OFFSET) &
				XAXIDMA_IDLE_MASK) ? FALSE : TRUE);
 1003780:	e2200002 	eor	r0, r0, #2
}
 1003784:	e7e000d0 	ubfx	r0, r0, #1, #1
 1003788:	e12fff1e 	bx	lr

0100378c <XAxiDma_SelectKeyHole>:
 *****************************************************************************/
int XAxiDma_SelectKeyHole(XAxiDma *InstancePtr, int Direction, int Select)
{
	u32 Value;

	Value = XAxiDma_ReadReg(InstancePtr->RegBase +
 100378c:	e0811081 	add	r1, r1, r1, lsl #1
 1003790:	e5900000 	ldr	r0, [r0]
				(XAXIDMA_RX_OFFSET * Direction),
				XAXIDMA_CR_OFFSET);

	if (Select)
 1003794:	e3520000 	cmp	r2, #0
	Value = XAxiDma_ReadReg(InstancePtr->RegBase +
 1003798:	e1a01201 	lsl	r1, r1, #4
 100379c:	e7913000 	ldr	r3, [r1, r0]
		Value |= XAXIDMA_CR_KEYHOLE_MASK;
 10037a0:	13833008 	orrne	r3, r3, #8
	else
		Value &= ~XAXIDMA_CR_KEYHOLE_MASK;
 10037a4:	03c33008 	biceq	r3, r3, #8
	*LocalAddr = Value;
 10037a8:	e7813000 	str	r3, [r1, r0]
			(XAXIDMA_RX_OFFSET * Direction),
			XAXIDMA_CR_OFFSET, Value);

	return XST_SUCCESS;

}
 10037ac:	e3a00000 	mov	r0, #0
 10037b0:	e12fff1e 	bx	lr

010037b4 <XAxiDma_SelectCyclicMode>:
 *****************************************************************************/
int XAxiDma_SelectCyclicMode(XAxiDma *InstancePtr, int Direction, int Select)
{
	u32 Value;

	Value = XAxiDma_ReadReg(InstancePtr->RegBase +
 10037b4:	e0811081 	add	r1, r1, r1, lsl #1
 10037b8:	e5900000 	ldr	r0, [r0]
				(XAXIDMA_RX_OFFSET * Direction),
				XAXIDMA_CR_OFFSET);

	if (Select)
 10037bc:	e3520000 	cmp	r2, #0
	Value = XAxiDma_ReadReg(InstancePtr->RegBase +
 10037c0:	e1a01201 	lsl	r1, r1, #4
	return *(volatile u32 *) Addr;
 10037c4:	e7913000 	ldr	r3, [r1, r0]
		Value |= XAXIDMA_CR_CYCLIC_MASK;
 10037c8:	13833010 	orrne	r3, r3, #16
	else
		Value &= ~XAXIDMA_CR_CYCLIC_MASK;
 10037cc:	03c33010 	biceq	r3, r3, #16
	*LocalAddr = Value;
 10037d0:	e7813000 	str	r3, [r1, r0]
	XAxiDma_WriteReg(InstancePtr->RegBase +
			(XAXIDMA_RX_OFFSET * Direction),
			XAXIDMA_CR_OFFSET, Value);

	return XST_SUCCESS;
}
 10037d4:	e3a00000 	mov	r0, #0
 10037d8:	e12fff1e 	bx	lr

010037dc <XAxiDma_SimpleTransfer>:
	u32 WordBits;
	int RingIndex = 0;

	/* If Scatter Gather is included then, cannot submit
	 */
	if (XAxiDma_HasSg(InstancePtr)) {
 10037dc:	e590c010 	ldr	ip, [r0, #16]
 10037e0:	e35c0000 	cmp	ip, #0
 10037e4:	1a000032 	bne	10038b4 <XAxiDma_SimpleTransfer+0xd8>
							" supported\r\n");

		return XST_FAILURE;
	}

	if(Direction == XAXIDMA_DMA_TO_DEVICE){
 10037e8:	e3530000 	cmp	r3, #0
 10037ec:	1a000024 	bne	1003884 <XAxiDma_SimpleTransfer+0xa8>
		if ((Length < 1) ||
 10037f0:	e3520000 	cmp	r2, #0
 10037f4:	0a000030 	beq	10038bc <XAxiDma_SimpleTransfer+0xe0>
 10037f8:	e5903030 	ldr	r3, [r0, #48]	; 0x30
 10037fc:	e1530002 	cmp	r3, r2
 1003800:	3a00002d 	bcc	10038bc <XAxiDma_SimpleTransfer+0xe0>
			(Length > InstancePtr->TxBdRing.MaxTransferLen)) {
			return XST_INVALID_PARAM;
		}

		if (!InstancePtr->HasMm2S) {
 1003804:	e5903004 	ldr	r3, [r0, #4]
 1003808:	e3530000 	cmp	r3, #0
 100380c:	0a000028 	beq	10038b4 <XAxiDma_SimpleTransfer+0xd8>
		}

		/* If the engine is doing transfer, cannot submit
		 */

		if(!(XAxiDma_ReadReg(InstancePtr->TxBdRing.ChanBase,
 1003810:	e5903014 	ldr	r3, [r0, #20]
	return *(volatile u32 *) Addr;
 1003814:	e593c004 	ldr	ip, [r3, #4]
 1003818:	e31c0001 	tst	ip, #1
 100381c:	1a000003 	bne	1003830 <XAxiDma_SimpleTransfer+0x54>
	return ((XAxiDma_ReadReg(InstancePtr->RegBase +
 1003820:	e590c000 	ldr	ip, [r0]
 1003824:	e59cc004 	ldr	ip, [ip, #4]
				XAXIDMA_SR_OFFSET) & XAXIDMA_HALTED_MASK)) {
			if (XAxiDma_Busy(InstancePtr,Direction)) {
 1003828:	e31c0002 	tst	ip, #2
 100382c:	0a000020 	beq	10038b4 <XAxiDma_SimpleTransfer+0xd8>
							"Engine is busy\r\n");
				return XST_FAILURE;
			}
		}

		if (!InstancePtr->MicroDmaMode) {
 1003830:	e590c748 	ldr	ip, [r0, #1864]	; 0x748
 1003834:	e35c0000 	cmp	ip, #0
			WordBits = (u32)((InstancePtr->TxBdRing.DataWidth) - 1);
 1003838:	0590c028 	ldreq	ip, [r0, #40]	; 0x28
		}
		else {
			WordBits = XAXIDMA_MICROMODE_MIN_BUF_ALIGN;
 100383c:	1300cfff 	movwne	ip, #4095	; 0xfff
			WordBits = (u32)((InstancePtr->TxBdRing.DataWidth) - 1);
 1003840:	024cc001 	subeq	ip, ip, #1
		}

		if ((BuffAddr & WordBits)) {
 1003844:	e11c0001 	tst	ip, r1
 1003848:	0a000002 	beq	1003858 <XAxiDma_SimpleTransfer+0x7c>

			if (!InstancePtr->TxBdRing.HasDRE) {
 100384c:	e590c024 	ldr	ip, [r0, #36]	; 0x24
 1003850:	e35c0000 	cmp	ip, #0
 1003854:	0a000018 	beq	10038bc <XAxiDma_SimpleTransfer+0xe0>
		}


		XAxiDma_WriteReg(InstancePtr->TxBdRing.ChanBase,
				 XAXIDMA_SRCADDR_OFFSET, LOWER_32_BITS(BuffAddr));
		if (InstancePtr->AddrWidth > 32)
 1003858:	e590074c 	ldr	r0, [r0, #1868]	; 0x74c
	*LocalAddr = Value;
 100385c:	e5831018 	str	r1, [r3, #24]
 1003860:	e3500020 	cmp	r0, #32
		XAxiDma_WriteReg(InstancePtr->RxBdRing[RingIndex].ChanBase,
					XAXIDMA_BUFFLEN_OFFSET, Length);

	}

	return XST_SUCCESS;
 1003864:	e3a00000 	mov	r0, #0
 1003868:	c3a01000 	movgt	r1, #0
 100386c:	c583101c 	strgt	r1, [r3, #28]
	return *(volatile u32 *) Addr;
 1003870:	e5931000 	ldr	r1, [r3]
		XAxiDma_WriteReg(InstancePtr->TxBdRing.ChanBase,
 1003874:	e3811001 	orr	r1, r1, #1
	*LocalAddr = Value;
 1003878:	e5831000 	str	r1, [r3]
 100387c:	e5832028 	str	r2, [r3, #40]	; 0x28
 1003880:	e12fff1e 	bx	lr
	else if(Direction == XAXIDMA_DEVICE_TO_DMA){
 1003884:	e3530001 	cmp	r3, #1
 1003888:	0a000001 	beq	1003894 <XAxiDma_SimpleTransfer+0xb8>
	return XST_SUCCESS;
 100388c:	e1a0000c 	mov	r0, ip
 1003890:	e12fff1e 	bx	lr
		if ((Length < 1) ||
 1003894:	e3520000 	cmp	r2, #0
 1003898:	0a000007 	beq	10038bc <XAxiDma_SimpleTransfer+0xe0>
 100389c:	e590c09c 	ldr	ip, [r0, #156]	; 0x9c
 10038a0:	e15c0002 	cmp	ip, r2
 10038a4:	3a000004 	bcc	10038bc <XAxiDma_SimpleTransfer+0xe0>
		if (!InstancePtr->HasS2Mm) {
 10038a8:	e590c008 	ldr	ip, [r0, #8]
 10038ac:	e35c0000 	cmp	ip, #0
 10038b0:	1a000003 	bne	10038c4 <XAxiDma_SimpleTransfer+0xe8>
		return XST_FAILURE;
 10038b4:	e3a00001 	mov	r0, #1
 10038b8:	e12fff1e 	bx	lr
			return XST_INVALID_PARAM;
 10038bc:	e3a0000f 	mov	r0, #15
 10038c0:	e12fff1e 	bx	lr
		if(!(XAxiDma_ReadReg(InstancePtr->RxBdRing[RingIndex].ChanBase,
 10038c4:	e590c080 	ldr	ip, [r0, #128]	; 0x80
{
 10038c8:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
	return *(volatile u32 *) Addr;
 10038cc:	e59ce004 	ldr	lr, [ip, #4]
		if(!(XAxiDma_ReadReg(InstancePtr->RxBdRing[RingIndex].ChanBase,
 10038d0:	e31e0001 	tst	lr, #1
 10038d4:	1a000003 	bne	10038e8 <XAxiDma_SimpleTransfer+0x10c>
	return ((XAxiDma_ReadReg(InstancePtr->RegBase +
 10038d8:	e590e000 	ldr	lr, [r0]
 10038dc:	e59ee034 	ldr	lr, [lr, #52]	; 0x34
			if (XAxiDma_Busy(InstancePtr,Direction)) {
 10038e0:	e31e0002 	tst	lr, #2
 10038e4:	0a000014 	beq	100393c <XAxiDma_SimpleTransfer+0x160>
		if (!InstancePtr->MicroDmaMode) {
 10038e8:	e5903748 	ldr	r3, [r0, #1864]	; 0x748
 10038ec:	e3530000 	cmp	r3, #0
			 (u32)((InstancePtr->RxBdRing[RingIndex].DataWidth) - 1);
 10038f0:	05903094 	ldreq	r3, [r0, #148]	; 0x94
			WordBits = XAXIDMA_MICROMODE_MIN_BUF_ALIGN;
 10038f4:	13003fff 	movwne	r3, #4095	; 0xfff
			 (u32)((InstancePtr->RxBdRing[RingIndex].DataWidth) - 1);
 10038f8:	02433001 	subeq	r3, r3, #1
		if ((BuffAddr & WordBits)) {
 10038fc:	e1130001 	tst	r3, r1
 1003900:	0a000002 	beq	1003910 <XAxiDma_SimpleTransfer+0x134>
			if (!InstancePtr->RxBdRing[RingIndex].HasDRE) {
 1003904:	e5903090 	ldr	r3, [r0, #144]	; 0x90
 1003908:	e3530000 	cmp	r3, #0
 100390c:	0a00000c 	beq	1003944 <XAxiDma_SimpleTransfer+0x168>
		if (InstancePtr->AddrWidth > 32)
 1003910:	e590374c 	ldr	r3, [r0, #1868]	; 0x74c
	return XST_SUCCESS;
 1003914:	e3a00000 	mov	r0, #0
	*LocalAddr = Value;
 1003918:	e58c1018 	str	r1, [ip, #24]
		if (InstancePtr->AddrWidth > 32)
 100391c:	e3530020 	cmp	r3, #32
 1003920:	c3a03000 	movgt	r3, #0
 1003924:	c58c301c 	strgt	r3, [ip, #28]
	return *(volatile u32 *) Addr;
 1003928:	e59c3000 	ldr	r3, [ip]
		XAxiDma_WriteReg(InstancePtr->RxBdRing[RingIndex].ChanBase,
 100392c:	e3833001 	orr	r3, r3, #1
	*LocalAddr = Value;
 1003930:	e58c3000 	str	r3, [ip]
 1003934:	e58c2028 	str	r2, [ip, #40]	; 0x28
 1003938:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
		return XST_FAILURE;
 100393c:	e1a00003 	mov	r0, r3
 1003940:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
			return XST_INVALID_PARAM;
 1003944:	e3a0000f 	mov	r0, #15
}
 1003948:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)

0100394c <XAxiDma_LookupConfig>:
	u32 Index;

	CfgPtr = NULL;

	for (Index = 0; Index < XPAR_XAXIDMA_NUM_INSTANCES; Index++) {
		if (XAxiDma_ConfigTable[Index].DeviceId == DeviceId) {
 100394c:	e302315c 	movw	r3, #8540	; 0x215c
 1003950:	e3403101 	movt	r3, #257	; 0x101
 1003954:	e5932000 	ldr	r2, [r3]
			break;
		}
	}

	return CfgPtr;
}
 1003958:	e1520000 	cmp	r2, r0
 100395c:	01a00003 	moveq	r0, r3
 1003960:	13a00000 	movne	r0, #0
 1003964:	e12fff1e 	bx	lr

01003968 <XAxiDma_LookupConfigBaseAddr>:
	u32 Index;

	CfgPtr = NULL;

	for (Index = 0; Index < XPAR_XAXIDMA_NUM_INSTANCES; Index++) {
		if (XAxiDma_ConfigTable[Index].BaseAddr == Baseaddr) {
 1003968:	e302315c 	movw	r3, #8540	; 0x215c
 100396c:	e3403101 	movt	r3, #257	; 0x101
 1003970:	e5932004 	ldr	r2, [r3, #4]
			break;
		}
	}

	return CfgPtr;
}
 1003974:	e1520000 	cmp	r2, r0
 1003978:	01a00003 	moveq	r0, r3
 100397c:	13a00000 	movne	r0, #0
 1003980:	e12fff1e 	bx	lr

01003984 <XAxiDma_UpdateBdRingCDesc>:
	UINTPTR RegBase;
	UINTPTR BdPtr;
	int RingIndex = RingPtr->RingIndex;

	/* BD list has yet to be created for this channel */
	if (RingPtr->AllCnt == 0) {
 1003984:	e5902060 	ldr	r2, [r0, #96]	; 0x60
 1003988:	e3520000 	cmp	r2, #0
 100398c:	0a000020 	beq	1003a14 <XAxiDma_UpdateBdRingCDesc+0x90>

		return XST_DMA_SG_NO_LIST;
	}

	/* Do nothing if already started */
	if (RingPtr->RunState == AXIDMA_CHANNEL_NOT_HALTED) {
 1003990:	e5902008 	ldr	r2, [r0, #8]
 1003994:	e1a03000 	mov	r3, r0
 1003998:	e3520001 	cmp	r2, #1
 100399c:	0a00001a 	beq	1003a0c <XAxiDma_UpdateBdRingCDesc+0x88>
		 * transferring)
		 */
		return XST_SUCCESS;
	}

	if (!XAxiDma_BdRingHwIsStarted(RingPtr)) {
 10039a0:	e590c000 	ldr	ip, [r0]
	return *(volatile u32 *) Addr;
 10039a4:	e59c2004 	ldr	r2, [ip, #4]
 10039a8:	e3120001 	tst	r2, #1
 10039ac:	0a000016 	beq	1003a0c <XAxiDma_UpdateBdRingCDesc+0x88>
		RegBase = RingPtr->ChanBase;

		/* Put a valid BD pointer in the current BD pointer register
		 * So, the hardware is ready to go when tail BD pointer is updated
		 */
		BdPtr = (UINTPTR)(void *)(RingPtr->BdaRestart);
 10039b0:	e5901048 	ldr	r1, [r0, #72]	; 0x48
{
 10039b4:	e92d4010 	push	{r4, lr}
	int RingIndex = RingPtr->RingIndex;
 10039b8:	e5904064 	ldr	r4, [r0, #100]	; 0x64

		if (!XAxiDma_BdHwCompleted(BdPtr)) {
 10039bc:	e591201c 	ldr	r2, [r1, #28]
 10039c0:	e3520000 	cmp	r2, #0
 10039c4:	ba000014 	blt	1003a1c <XAxiDma_UpdateBdRingCDesc+0x98>
			if (RingPtr->IsRxChannel) {
 10039c8:	e590e024 	ldr	lr, [r0, #36]	; 0x24
 10039cc:	e5900004 	ldr	r0, [r0, #4]
 10039d0:	e5932020 	ldr	r2, [r3, #32]
 10039d4:	e041100e 	sub	r1, r1, lr
 10039d8:	e5933018 	ldr	r3, [r3, #24]
 10039dc:	e3500000 	cmp	r0, #0
 10039e0:	e0811002 	add	r1, r1, r2
 10039e4:	e3c1103f 	bic	r1, r1, #63	; 0x3f
 10039e8:	0a000019 	beq	1003a54 <XAxiDma_UpdateBdRingCDesc+0xd0>
				if (!RingIndex) {
 10039ec:	e3540000 	cmp	r4, #0
 10039f0:	1a00002c 	bne	1003aa8 <XAxiDma_UpdateBdRingCDesc+0x124>
					XAxiDma_WriteReg(RegBase,
							 XAXIDMA_CDESC_OFFSET,
							 (XAXIDMA_VIRT_TO_PHYS(BdPtr) & XAXIDMA_DESC_LSB_MASK));
					if (RingPtr->Addr_ext)
 10039f4:	e3530000 	cmp	r3, #0
	*LocalAddr = Value;
 10039f8:	e58c1008 	str	r1, [ip, #8]
 10039fc:	0a000027 	beq	1003aa0 <XAxiDma_UpdateBdRingCDesc+0x11c>
 1003a00:	e58c400c 	str	r4, [ip, #12]
			}
		}

	}

	return XST_SUCCESS;
 1003a04:	e1a00004 	mov	r0, r4
 1003a08:	e8bd8010 	pop	{r4, pc}
		return XST_SUCCESS;
 1003a0c:	e3a00000 	mov	r0, #0
}
 1003a10:	e12fff1e 	bx	lr
		return XST_DMA_SG_NO_LIST;
 1003a14:	e300020b 	movw	r0, #523	; 0x20b
 1003a18:	e12fff1e 	bx	lr
				BdPtr = XAxiDma_BdRingNext(RingPtr, BdPtr);
 1003a1c:	e590e028 	ldr	lr, [r0, #40]	; 0x28
		BdPtr = (UINTPTR)(void *)(RingPtr->BdaRestart);
 1003a20:	e1a02001 	mov	r2, r1
 1003a24:	ea000002 	b	1003a34 <XAxiDma_UpdateBdRingCDesc+0xb0>
				if (!XAxiDma_BdHwCompleted(BdPtr)) {
 1003a28:	e592001c 	ldr	r0, [r2, #28]
 1003a2c:	e3500000 	cmp	r0, #0
 1003a30:	aa00000c 	bge	1003a68 <XAxiDma_UpdateBdRingCDesc+0xe4>
				BdPtr = XAxiDma_BdRingNext(RingPtr, BdPtr);
 1003a34:	e15e0002 	cmp	lr, r2
 1003a38:	85930030 	ldrhi	r0, [r3, #48]	; 0x30
 1003a3c:	95932024 	ldrls	r2, [r3, #36]	; 0x24
 1003a40:	80822000 	addhi	r2, r2, r0
				if ((UINTPTR)BdPtr == (UINTPTR) RingPtr->BdaRestart) {
 1003a44:	e1520001 	cmp	r2, r1
 1003a48:	1afffff6 	bne	1003a28 <XAxiDma_UpdateBdRingCDesc+0xa4>
					return XST_DMA_ERROR;
 1003a4c:	e3a00009 	mov	r0, #9
}
 1003a50:	e8bd8010 	pop	{r4, pc}
				if (RingPtr->Addr_ext)
 1003a54:	e3530000 	cmp	r3, #0
 1003a58:	e58c1008 	str	r1, [ip, #8]
 1003a5c:	0a00000f 	beq	1003aa0 <XAxiDma_UpdateBdRingCDesc+0x11c>
 1003a60:	e58c000c 	str	r0, [ip, #12]
 1003a64:	e8bd8010 	pop	{r4, pc}
					if (RingPtr->IsRxChannel) {
 1003a68:	e5931020 	ldr	r1, [r3, #32]
 1003a6c:	e593e024 	ldr	lr, [r3, #36]	; 0x24
 1003a70:	e5930004 	ldr	r0, [r3, #4]
 1003a74:	e5933018 	ldr	r3, [r3, #24]
 1003a78:	e041100e 	sub	r1, r1, lr
 1003a7c:	e3500000 	cmp	r0, #0
 1003a80:	e0812002 	add	r2, r1, r2
 1003a84:	e3c2203f 	bic	r2, r2, #63	; 0x3f
 1003a88:	0a000010 	beq	1003ad0 <XAxiDma_UpdateBdRingCDesc+0x14c>
						if (!RingIndex) {
 1003a8c:	e3540000 	cmp	r4, #0
 1003a90:	1a000012 	bne	1003ae0 <XAxiDma_UpdateBdRingCDesc+0x15c>
							if (RingPtr->Addr_ext)
 1003a94:	e3530000 	cmp	r3, #0
 1003a98:	e58c2008 	str	r2, [ip, #8]
 1003a9c:	1affffd7 	bne	1003a00 <XAxiDma_UpdateBdRingCDesc+0x7c>
		return XST_SUCCESS;
 1003aa0:	e3a00000 	mov	r0, #0
 1003aa4:	e8bd8010 	pop	{r4, pc}
					if (RingPtr->Addr_ext)
 1003aa8:	e3530000 	cmp	r3, #0
					XAxiDma_WriteReg(RegBase,
 1003aac:	e2844001 	add	r4, r4, #1
 1003ab0:	e78c1284 	str	r1, [ip, r4, lsl #5]
 1003ab4:	e1a04284 	lsl	r4, r4, #5
					if (RingPtr->Addr_ext)
 1003ab8:	0afffff8 	beq	1003aa0 <XAxiDma_UpdateBdRingCDesc+0x11c>
								XAxiDma_WriteReg(RegBase,
 1003abc:	e2444040 	sub	r4, r4, #64	; 0x40
 1003ac0:	e28cc044 	add	ip, ip, #68	; 0x44
 1003ac4:	e3a00000 	mov	r0, #0
 1003ac8:	e784000c 	str	r0, [r4, ip]
 1003acc:	e8bd8010 	pop	{r4, pc}
						if (RingPtr->Addr_ext)
 1003ad0:	e3530000 	cmp	r3, #0
 1003ad4:	e58c2008 	str	r2, [ip, #8]
 1003ad8:	0afffff0 	beq	1003aa0 <XAxiDma_UpdateBdRingCDesc+0x11c>
 1003adc:	eaffffdf 	b	1003a60 <XAxiDma_UpdateBdRingCDesc+0xdc>
							if (RingPtr->Addr_ext)
 1003ae0:	e3530000 	cmp	r3, #0
							XAxiDma_WriteReg(RegBase,
 1003ae4:	e2844001 	add	r4, r4, #1
 1003ae8:	e78c2284 	str	r2, [ip, r4, lsl #5]
 1003aec:	e1a04284 	lsl	r4, r4, #5
							if (RingPtr->Addr_ext)
 1003af0:	0affffea 	beq	1003aa0 <XAxiDma_UpdateBdRingCDesc+0x11c>
 1003af4:	eafffff0 	b	1003abc <XAxiDma_UpdateBdRingCDesc+0x138>

01003af8 <XAxiDma_BdRingCreate>:
 * @note	This function can be used only when DMA is in SG mode
 *
 *****************************************************************************/
u32 XAxiDma_BdRingCreate(XAxiDma_BdRing *RingPtr, UINTPTR PhysAddr,
			UINTPTR VirtAddr, u32 Alignment, int BdCount)
{
 1003af8:	e92d4ff8 	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 1003afc:	e59d7028 	ldr	r7, [sp, #40]	; 0x28
	int i;
	UINTPTR BdVirtAddr;
	UINTPTR BdPhysAddr;

	if (BdCount <= 0) {
 1003b00:	e3570000 	cmp	r7, #0
 1003b04:	da00005c 	ble	1003c7c <XAxiDma_BdRingCreate+0x184>
	RingPtr->PreCnt = 0;
	RingPtr->PostCnt = 0;
	RingPtr->Cyclic = 0;

	/* Make sure Alignment parameter meets minimum requirements */
	if (Alignment < XAXIDMA_BD_MINIMUM_ALIGNMENT) {
 1003b08:	e353003f 	cmp	r3, #63	; 0x3f
	RingPtr->AllCnt = 0;
 1003b0c:	e3a0c000 	mov	ip, #0
 1003b10:	e580c060 	str	ip, [r0, #96]	; 0x60
	RingPtr->FreeCnt = 0;
 1003b14:	e580c050 	str	ip, [r0, #80]	; 0x50
	RingPtr->HwCnt = 0;
 1003b18:	e580c058 	str	ip, [r0, #88]	; 0x58
	RingPtr->PreCnt = 0;
 1003b1c:	e580c054 	str	ip, [r0, #84]	; 0x54
	RingPtr->PostCnt = 0;
 1003b20:	e580c05c 	str	ip, [r0, #92]	; 0x5c
	RingPtr->Cyclic = 0;
 1003b24:	e580c068 	str	ip, [r0, #104]	; 0x68
	if (Alignment < XAXIDMA_BD_MINIMUM_ALIGNMENT) {
 1003b28:	9a000053 	bls	1003c7c <XAxiDma_BdRingCreate+0x184>

		return XST_INVALID_PARAM;
	}

	/* Make sure Alignment is a power of 2 */
	if ((Alignment - 1) & Alignment) {
 1003b2c:	e243c001 	sub	ip, r3, #1
 1003b30:	e11c0003 	tst	ip, r3
 1003b34:	1a000050 	bne	1003c7c <XAxiDma_BdRingCreate+0x184>

		return XST_INVALID_PARAM;
	}

	/* Make sure PhysAddr and VirtAddr are on same Alignment */
	if ((PhysAddr % Alignment) || (VirtAddr % Alignment)) {
 1003b38:	e1a08001 	mov	r8, r1
 1003b3c:	e1a04000 	mov	r4, r0
 1003b40:	e1a01003 	mov	r1, r3
 1003b44:	e1a00008 	mov	r0, r8
 1003b48:	e1a05003 	mov	r5, r3
 1003b4c:	e1a06002 	mov	r6, r2
 1003b50:	fa0012d3 	blx	10086a4 <__aeabi_uidivmod>
 1003b54:	e3510000 	cmp	r1, #0
 1003b58:	1a000047 	bne	1003c7c <XAxiDma_BdRingCreate+0x184>
 1003b5c:	e1a01005 	mov	r1, r5
 1003b60:	e1a00006 	mov	r0, r6
 1003b64:	fa0012ce 	blx	10086a4 <__aeabi_uidivmod>
 1003b68:	e2519000 	subs	r9, r1, #0
 1003b6c:	1a000042 	bne	1003c7c <XAxiDma_BdRingCreate+0x184>
		return XST_INVALID_PARAM;
	}

	/* Compute how many bytes will be between the start of adjacent BDs */
	RingPtr->Separation =
		(sizeof(XAxiDma_Bd) + (Alignment - 1)) & ~(Alignment - 1);
 1003b70:	e285203f 	add	r2, r5, #63	; 0x3f
 1003b74:	e2653000 	rsb	r3, r5, #0
 1003b78:	e0025003 	and	r5, r2, r3

	/* Must make sure the ring doesn't span address 0x00000000. If it does,
	 * then the next/prev BD traversal macros will fail.
	 */
	if (VirtAddr > (VirtAddr + (RingPtr->Separation * BdCount) - 1)) {
 1003b7c:	e2463001 	sub	r3, r6, #1
 1003b80:	e0020795 	mul	r2, r5, r7
	RingPtr->Separation =
 1003b84:	e5845030 	str	r5, [r4, #48]	; 0x30
	if (VirtAddr > (VirtAddr + (RingPtr->Separation * BdCount) - 1)) {
 1003b88:	e0833002 	add	r3, r3, r2
 1003b8c:	e1530006 	cmp	r3, r6

		xdbg_printf(XDBG_DEBUG_ERROR, "BdRingCreate: BD space cross "
			"0x0\r\n");

		return XST_DMA_SG_LIST_ERROR;
 1003b90:	3300920e 	movwcc	r9, #526	; 0x20e
	if (VirtAddr > (VirtAddr + (RingPtr->Separation * BdCount) - 1)) {
 1003b94:	3a000039 	bcc	1003c80 <XAxiDma_BdRingCreate+0x188>
	 *  - Clear the entire space
	 *  - Setup each BD's next pointer with the physical address of the
	 *    next BD
	 *  - Put hardware information in each BD
	 */
	memset((void *) VirtAddr, 0, (RingPtr->Separation * BdCount));
 1003b98:	e1a00006 	mov	r0, r6
 1003b9c:	fa001bff 	blx	100aba0 <memset>

	BdVirtAddr = VirtAddr;
	BdPhysAddr = PhysAddr + RingPtr->Separation;
 1003ba0:	e5943030 	ldr	r3, [r4, #48]	; 0x30
	for (i = 1; i < BdCount; i++) {
 1003ba4:	e3570001 	cmp	r7, #1
	BdPhysAddr = PhysAddr + RingPtr->Separation;
 1003ba8:	e083a008 	add	sl, r3, r8
	for (i = 1; i < BdCount; i++) {
 1003bac:	0a000035 	beq	1003c88 <XAxiDma_BdRingCreate+0x190>
 1003bb0:	e1a05006 	mov	r5, r6
 1003bb4:	e3a0b001 	mov	fp, #1
		/* Put hardware information in the BDs
		 */
		XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_HAS_STSCNTRL_OFFSET,
				(u32)RingPtr->HasStsCntrlStrm);

		XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_HAS_DRE_OFFSET,
 1003bb8:	e5941010 	ldr	r1, [r4, #16]
		XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_NDESC_OFFSET,
 1003bbc:	e3ca003f 	bic	r0, sl, #63	; 0x3f
		XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_HAS_DRE_OFFSET,
 1003bc0:	e5943014 	ldr	r3, [r4, #20]
	for (i = 1; i < BdCount; i++) {
 1003bc4:	e28bb001 	add	fp, fp, #1
		XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_HAS_STSCNTRL_OFFSET,
 1003bc8:	e594200c 	ldr	r2, [r4, #12]
		XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_NDESC_OFFSET,
 1003bcc:	e8850201 	stm	r5, {r0, r9}
		    (((u32)(RingPtr->HasDRE)) << XAXIDMA_BD_HAS_DRE_SHIFT) |
		    RingPtr->DataWidth);

		XAXIDMA_CACHE_FLUSH(BdVirtAddr);
 1003bd0:	e1a00005 	mov	r0, r5
		XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_HAS_DRE_OFFSET,
 1003bd4:	e1833401 	orr	r3, r3, r1, lsl #8
		XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_HAS_STSCNTRL_OFFSET,
 1003bd8:	e5852038 	str	r2, [r5, #56]	; 0x38
		XAXIDMA_CACHE_FLUSH(BdVirtAddr);
 1003bdc:	e3a01034 	mov	r1, #52	; 0x34
		XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_HAS_DRE_OFFSET,
 1003be0:	e585303c 	str	r3, [r5, #60]	; 0x3c
		XAXIDMA_CACHE_FLUSH(BdVirtAddr);
 1003be4:	eb000dc2 	bl	10072f4 <Xil_DCacheFlushRange>
		BdVirtAddr += RingPtr->Separation;
 1003be8:	e5943030 	ldr	r3, [r4, #48]	; 0x30
	for (i = 1; i < BdCount; i++) {
 1003bec:	e157000b 	cmp	r7, fp
		BdVirtAddr += RingPtr->Separation;
 1003bf0:	e0855003 	add	r5, r5, r3
		BdPhysAddr += RingPtr->Separation;
 1003bf4:	e08aa003 	add	sl, sl, r3
	for (i = 1; i < BdCount; i++) {
 1003bf8:	1affffee 	bne	1003bb8 <XAxiDma_BdRingCreate+0xc0>
 1003bfc:	e1a0e005 	mov	lr, r5

	/* Setup the last BD's hardware information */
	XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_HAS_STSCNTRL_OFFSET,
		(u32)RingPtr->HasStsCntrlStrm);

	XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_HAS_DRE_OFFSET,
 1003c00:	e5941010 	ldr	r1, [r4, #16]
	/* Setup and initialize pointers and counters */
	RingPtr->RunState = AXIDMA_CHANNEL_HALTED;
	RingPtr->FirstBdAddr = VirtAddr;
	RingPtr->FirstBdPhysAddr = PhysAddr;
	RingPtr->LastBdAddr = BdVirtAddr;
	RingPtr->Length = RingPtr->LastBdAddr - RingPtr->FirstBdAddr +
 1003c04:	e0853003 	add	r3, r5, r3
	XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_HAS_DRE_OFFSET,
 1003c08:	e5942014 	ldr	r2, [r4, #20]
	RingPtr->Length = RingPtr->LastBdAddr - RingPtr->FirstBdAddr +
 1003c0c:	e0433006 	sub	r3, r3, r6
	XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_HAS_STSCNTRL_OFFSET,
 1003c10:	e594000c 	ldr	r0, [r4, #12]
	XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_NDESC_OFFSET,
 1003c14:	e3c8c03f 	bic	ip, r8, #63	; 0x3f
	XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_NDESC_MSB_OFFSET,
 1003c18:	e3a09000 	mov	r9, #0
	XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_NDESC_OFFSET,
 1003c1c:	e58ec000 	str	ip, [lr]
	XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_NDESC_MSB_OFFSET,
 1003c20:	e5859004 	str	r9, [r5, #4]
	XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_HAS_DRE_OFFSET,
 1003c24:	e1822401 	orr	r2, r2, r1, lsl #8
	RingPtr->RunState = AXIDMA_CHANNEL_HALTED;
 1003c28:	e3a01002 	mov	r1, #2
	XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_HAS_STSCNTRL_OFFSET,
 1003c2c:	e5850038 	str	r0, [r5, #56]	; 0x38
	RingPtr->PreHead = (XAxiDma_Bd *) VirtAddr;
	RingPtr->HwHead = (XAxiDma_Bd *) VirtAddr;
	RingPtr->HwTail = (XAxiDma_Bd *) VirtAddr;
	RingPtr->PostHead = (XAxiDma_Bd *) VirtAddr;
	RingPtr->BdaRestart = (XAxiDma_Bd *) VirtAddr;
	RingPtr->CyclicBd = (XAxiDma_Bd *) malloc(sizeof(XAxiDma_Bd));
 1003c30:	e3a00040 	mov	r0, #64	; 0x40
	XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_HAS_DRE_OFFSET,
 1003c34:	e585203c 	str	r2, [r5, #60]	; 0x3c
	RingPtr->Length = RingPtr->LastBdAddr - RingPtr->FirstBdAddr +
 1003c38:	e584302c 	str	r3, [r4, #44]	; 0x2c
	RingPtr->FirstBdAddr = VirtAddr;
 1003c3c:	e5846024 	str	r6, [r4, #36]	; 0x24
	RingPtr->FirstBdPhysAddr = PhysAddr;
 1003c40:	e5848020 	str	r8, [r4, #32]
	RingPtr->LastBdAddr = BdVirtAddr;
 1003c44:	e5845028 	str	r5, [r4, #40]	; 0x28
	RingPtr->AllCnt = BdCount;
 1003c48:	e5847060 	str	r7, [r4, #96]	; 0x60
	RingPtr->FreeCnt = BdCount;
 1003c4c:	e5847050 	str	r7, [r4, #80]	; 0x50
	RingPtr->FreeHead = (XAxiDma_Bd *) VirtAddr;
 1003c50:	e5846034 	str	r6, [r4, #52]	; 0x34
	RingPtr->PreHead = (XAxiDma_Bd *) VirtAddr;
 1003c54:	e5846038 	str	r6, [r4, #56]	; 0x38
	RingPtr->HwHead = (XAxiDma_Bd *) VirtAddr;
 1003c58:	e584603c 	str	r6, [r4, #60]	; 0x3c
	RingPtr->HwTail = (XAxiDma_Bd *) VirtAddr;
 1003c5c:	e5846040 	str	r6, [r4, #64]	; 0x40
	RingPtr->PostHead = (XAxiDma_Bd *) VirtAddr;
 1003c60:	e5846044 	str	r6, [r4, #68]	; 0x44
	RingPtr->BdaRestart = (XAxiDma_Bd *) VirtAddr;
 1003c64:	e5846048 	str	r6, [r4, #72]	; 0x48
	RingPtr->RunState = AXIDMA_CHANNEL_HALTED;
 1003c68:	e5841008 	str	r1, [r4, #8]
	RingPtr->CyclicBd = (XAxiDma_Bd *) malloc(sizeof(XAxiDma_Bd));
 1003c6c:	fa0017b7 	blx	1009b50 <malloc>
 1003c70:	e584004c 	str	r0, [r4, #76]	; 0x4c

	return XST_SUCCESS;
}
 1003c74:	e1a00009 	mov	r0, r9
 1003c78:	e8bd8ff8 	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		return XST_INVALID_PARAM;
 1003c7c:	e3a0900f 	mov	r9, #15
}
 1003c80:	e1a00009 	mov	r0, r9
 1003c84:	e8bd8ff8 	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	for (i = 1; i < BdCount; i++) {
 1003c88:	e1a0e006 	mov	lr, r6
 1003c8c:	e1a05006 	mov	r5, r6
 1003c90:	eaffffda 	b	1003c00 <XAxiDma_BdRingCreate+0x108>

01003c94 <XAxiDma_BdRingClone>:
 *
 * @note	This function can be used only when DMA is in SG mode
 *
 *****************************************************************************/
int XAxiDma_BdRingClone(XAxiDma_BdRing * RingPtr, XAxiDma_Bd * SrcBdPtr)
{
 1003c94:	e92d40f0 	push	{r4, r5, r6, r7, lr}
 1003c98:	e24dd044 	sub	sp, sp, #68	; 0x44
	UINTPTR CurBd;
	u32 Save;
	XAxiDma_Bd TmpBd;

	/* Can't do this function if there isn't a ring */
	if (RingPtr->AllCnt == 0) {
 1003c9c:	e5906060 	ldr	r6, [r0, #96]	; 0x60
 1003ca0:	e3560000 	cmp	r6, #0

		xdbg_printf(XDBG_DEBUG_ERROR, "BdRingClone: no bds\r\n");

		return XST_DMA_SG_NO_LIST;
 1003ca4:	0300020b 	movweq	r0, #523	; 0x20b
	if (RingPtr->AllCnt == 0) {
 1003ca8:	0a000007 	beq	1003ccc <XAxiDma_BdRingClone+0x38>
	}

	/* Can't do this function with the channel running */
	if (RingPtr->RunState == AXIDMA_CHANNEL_NOT_HALTED) {
 1003cac:	e5903008 	ldr	r3, [r0, #8]
 1003cb0:	e1a05000 	mov	r5, r0
 1003cb4:	e3530001 	cmp	r3, #1
 1003cb8:	0a000034 	beq	1003d90 <XAxiDma_BdRingClone+0xfc>

		return XST_DEVICE_IS_STARTED;
	}

	/* Can't do this function with some of the BDs in use */
	if (RingPtr->FreeCnt != RingPtr->AllCnt) {
 1003cbc:	e5903050 	ldr	r3, [r0, #80]	; 0x50
 1003cc0:	e1560003 	cmp	r6, r3

		xdbg_printf(XDBG_DEBUG_ERROR, "BdRingClone: some bds already "
			"in use %d/%d\r\n",RingPtr->FreeCnt, RingPtr->AllCnt);

		return XST_DMA_SG_LIST_ERROR;
 1003cc4:	1300020e 	movwne	r0, #526	; 0x20e
	if (RingPtr->FreeCnt != RingPtr->AllCnt) {
 1003cc8:	0a000001 	beq	1003cd4 <XAxiDma_BdRingClone+0x40>

		XAXIDMA_CACHE_FLUSH(CurBd);
	}

	return XST_SUCCESS;
}
 1003ccc:	e28dd044 	add	sp, sp, #68	; 0x44
 1003cd0:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
	memcpy(&TmpBd, SrcBdPtr, sizeof(XAxiDma_Bd));
 1003cd4:	e1a0c001 	mov	ip, r1
 1003cd8:	e1a0400d 	mov	r4, sp
 1003cdc:	e2817040 	add	r7, r1, #64	; 0x40
 1003ce0:	e59c0000 	ldr	r0, [ip]
 1003ce4:	e28cc010 	add	ip, ip, #16
 1003ce8:	e51c100c 	ldr	r1, [ip, #-12]
 1003cec:	e1a0e004 	mov	lr, r4
 1003cf0:	e51c2008 	ldr	r2, [ip, #-8]
 1003cf4:	e2844010 	add	r4, r4, #16
 1003cf8:	e51c3004 	ldr	r3, [ip, #-4]
 1003cfc:	e15c0007 	cmp	ip, r7
 1003d00:	e8ae000f 	stmia	lr!, {r0, r1, r2, r3}
 1003d04:	1afffff5 	bne	1003ce0 <XAxiDma_BdRingClone+0x4c>
	Save = XAxiDma_BdRead(&TmpBd, XAXIDMA_BD_STS_OFFSET);
 1003d08:	e59d301c 	ldr	r3, [sp, #28]
	for (i = 0, CurBd = RingPtr->FirstBdAddr;
 1003d0c:	e3560000 	cmp	r6, #0
 1003d10:	c3a06000 	movgt	r6, #0
 1003d14:	c28d7038 	addgt	r7, sp, #56	; 0x38
 1003d18:	e5954024 	ldr	r4, [r5, #36]	; 0x24
	Save &= ~XAXIDMA_BD_STS_COMPLETE_MASK;
 1003d1c:	e3c33102 	bic	r3, r3, #-2147483648	; 0x80000000
	XAxiDma_BdWrite(&TmpBd, XAXIDMA_BD_STS_OFFSET, Save);
 1003d20:	e58d301c 	str	r3, [sp, #28]
	for (i = 0, CurBd = RingPtr->FirstBdAddr;
 1003d24:	da000016 	ble	1003d84 <XAxiDma_BdRingClone+0xf0>
		memcpy((void *)((UINTPTR)CurBd + XAXIDMA_BD_START_CLEAR),
 1003d28:	e28d3008 	add	r3, sp, #8
 1003d2c:	e2842008 	add	r2, r4, #8
 1003d30:	e593e000 	ldr	lr, [r3]
 1003d34:	e2833010 	add	r3, r3, #16
 1003d38:	e513c00c 	ldr	ip, [r3, #-12]
 1003d3c:	e2822010 	add	r2, r2, #16
 1003d40:	e5130008 	ldr	r0, [r3, #-8]
 1003d44:	e5131004 	ldr	r1, [r3, #-4]
 1003d48:	e1530007 	cmp	r3, r7
 1003d4c:	e502e010 	str	lr, [r2, #-16]
 1003d50:	e502c00c 	str	ip, [r2, #-12]
 1003d54:	e5020008 	str	r0, [r2, #-8]
 1003d58:	e5021004 	str	r1, [r2, #-4]
 1003d5c:	1afffff3 	bne	1003d30 <XAxiDma_BdRingClone+0x9c>
		XAXIDMA_CACHE_FLUSH(CurBd);
 1003d60:	e1a00004 	mov	r0, r4
 1003d64:	e3a01034 	mov	r1, #52	; 0x34
 1003d68:	eb000d61 	bl	10072f4 <Xil_DCacheFlushRange>
	for (i = 0, CurBd = RingPtr->FirstBdAddr;
 1003d6c:	e5952060 	ldr	r2, [r5, #96]	; 0x60
	     i < RingPtr->AllCnt; i++, CurBd += RingPtr->Separation) {
 1003d70:	e2866001 	add	r6, r6, #1
 1003d74:	e5953030 	ldr	r3, [r5, #48]	; 0x30
	for (i = 0, CurBd = RingPtr->FirstBdAddr;
 1003d78:	e1520006 	cmp	r2, r6
	     i < RingPtr->AllCnt; i++, CurBd += RingPtr->Separation) {
 1003d7c:	e0844003 	add	r4, r4, r3
	for (i = 0, CurBd = RingPtr->FirstBdAddr;
 1003d80:	caffffe8 	bgt	1003d28 <XAxiDma_BdRingClone+0x94>
	return XST_SUCCESS;
 1003d84:	e3a00000 	mov	r0, #0
}
 1003d88:	e28dd044 	add	sp, sp, #68	; 0x44
 1003d8c:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
		return XST_DEVICE_IS_STARTED;
 1003d90:	e3a00005 	mov	r0, #5
 1003d94:	eaffffcc 	b	1003ccc <XAxiDma_BdRingClone+0x38>

01003d98 <XAxiDma_StartBdRingHw>:
int XAxiDma_StartBdRingHw(XAxiDma_BdRing * RingPtr)
{
	UINTPTR RegBase;
	int RingIndex = RingPtr->RingIndex;

	if (!XAxiDma_BdRingHwIsStarted(RingPtr)) {
 1003d98:	e5903000 	ldr	r3, [r0]
{
 1003d9c:	e92d4070 	push	{r4, r5, r6, lr}
	int RingIndex = RingPtr->RingIndex;
 1003da0:	e5906064 	ldr	r6, [r0, #100]	; 0x64
	return *(volatile u32 *) Addr;
 1003da4:	e5932004 	ldr	r2, [r3, #4]
	if (!XAxiDma_BdRingHwIsStarted(RingPtr)) {
 1003da8:	e3120001 	tst	r2, #1
 1003dac:	15932000 	ldrne	r2, [r3]
		/* Start the hardware
		*/
		RegBase = RingPtr->ChanBase;
		XAxiDma_WriteReg(RegBase, XAXIDMA_CR_OFFSET,
 1003db0:	13822001 	orrne	r2, r2, #1
	*LocalAddr = Value;
 1003db4:	15832000 	strne	r2, [r3]
	return *(volatile u32 *) Addr;
 1003db8:	e5933004 	ldr	r3, [r3, #4]
			XAxiDma_ReadReg(RegBase, XAXIDMA_CR_OFFSET)
			| XAXIDMA_CR_RUNSTOP_MASK);
	}

	if (XAxiDma_BdRingHwIsStarted(RingPtr)) {
 1003dbc:	e2135001 	ands	r5, r3, #1
 1003dc0:	1a000026 	bne	1003e60 <XAxiDma_StartBdRingHw+0xc8>
		RingPtr->RunState = AXIDMA_CHANNEL_NOT_HALTED;

		/* If there are unprocessed BDs then we want the channel to begin
		 * processing right away
		 */
		if (RingPtr->HwCnt > 0) {
 1003dc4:	e5903058 	ldr	r3, [r0, #88]	; 0x58
		RingPtr->RunState = AXIDMA_CHANNEL_NOT_HALTED;
 1003dc8:	e3a02001 	mov	r2, #1
 1003dcc:	e5802008 	str	r2, [r0, #8]
		if (RingPtr->HwCnt > 0) {
 1003dd0:	e3530000 	cmp	r3, #0
 1003dd4:	da00001f 	ble	1003e58 <XAxiDma_StartBdRingHw+0xc0>

			XAXIDMA_CACHE_INVALIDATE(RingPtr->HwTail);
 1003dd8:	e1a04000 	mov	r4, r0
 1003ddc:	e3a01034 	mov	r1, #52	; 0x34
 1003de0:	e5900040 	ldr	r0, [r0, #64]	; 0x40
 1003de4:	eb000cf5 	bl	10071c0 <Xil_DCacheInvalidateRange>
			if (RingPtr->Cyclic) {
 1003de8:	e5942068 	ldr	r2, [r4, #104]	; 0x68
 1003dec:	e3520000 	cmp	r2, #0
 1003df0:	1a00001c 	bne	1003e68 <XAxiDma_StartBdRingHw+0xd0>
							 XAXIDMA_TDESC_MSB_OFFSET,
							 UPPER_32_BITS(XAXIDMA_VIRT_TO_PHYS(RingPtr->CyclicBd)));
				return XST_SUCCESS;
			}

			if ((XAxiDma_BdRead(RingPtr->HwTail,
 1003df4:	e5943040 	ldr	r3, [r4, #64]	; 0x40
 1003df8:	e593101c 	ldr	r1, [r3, #28]
 1003dfc:	e3510000 	cmp	r1, #0
 1003e00:	ba000014 	blt	1003e58 <XAxiDma_StartBdRingHw+0xc0>
				    XAXIDMA_BD_STS_OFFSET) &
				XAXIDMA_BD_STS_COMPLETE_MASK) == 0) {
				if (RingPtr->IsRxChannel) {
 1003e04:	e5941024 	ldr	r1, [r4, #36]	; 0x24
 1003e08:	e5940004 	ldr	r0, [r4, #4]
 1003e0c:	e594c020 	ldr	ip, [r4, #32]
 1003e10:	e0433001 	sub	r3, r3, r1
 1003e14:	e594e018 	ldr	lr, [r4, #24]
 1003e18:	e3500000 	cmp	r0, #0
 1003e1c:	e5941000 	ldr	r1, [r4]
 1003e20:	e083300c 	add	r3, r3, ip
 1003e24:	e3c3303f 	bic	r3, r3, #63	; 0x3f
 1003e28:	0a000007 	beq	1003e4c <XAxiDma_StartBdRingHw+0xb4>
					if (!RingIndex) {
 1003e2c:	e3560000 	cmp	r6, #0
 1003e30:	1a00001b 	bne	1003ea4 <XAxiDma_StartBdRingHw+0x10c>
						XAxiDma_WriteReg(RingPtr->ChanBase,
							XAXIDMA_TDESC_OFFSET, (XAXIDMA_VIRT_TO_PHYS(RingPtr->HwTail) & XAXIDMA_DESC_LSB_MASK));
						if (RingPtr->Addr_ext)
 1003e34:	e35e0000 	cmp	lr, #0
	*LocalAddr = Value;
 1003e38:	e5813010 	str	r3, [r1, #16]
 1003e3c:	0a000005 	beq	1003e58 <XAxiDma_StartBdRingHw+0xc0>
 1003e40:	e5816014 	str	r6, [r1, #20]
								 UPPER_32_BITS(XAXIDMA_VIRT_TO_PHYS(RingPtr->HwTail)));
				}
			}
		}

		return XST_SUCCESS;
 1003e44:	e1a00006 	mov	r0, r6
 1003e48:	e8bd8070 	pop	{r4, r5, r6, pc}
					if (RingPtr->Addr_ext)
 1003e4c:	e35e0000 	cmp	lr, #0
 1003e50:	e5813010 	str	r3, [r1, #16]
 1003e54:	1a000010 	bne	1003e9c <XAxiDma_StartBdRingHw+0x104>
		return XST_SUCCESS;
 1003e58:	e3a00000 	mov	r0, #0
 1003e5c:	e8bd8070 	pop	{r4, r5, r6, pc}
	}

	return XST_DMA_ERROR;
 1003e60:	e3a00009 	mov	r0, #9
}
 1003e64:	e8bd8070 	pop	{r4, r5, r6, pc}
				XAxiDma_WriteReg(RingPtr->ChanBase,
 1003e68:	e594304c 	ldr	r3, [r4, #76]	; 0x4c
 1003e6c:	e594c024 	ldr	ip, [r4, #36]	; 0x24
				if (RingPtr->Addr_ext)
 1003e70:	e5940018 	ldr	r0, [r4, #24]
				XAxiDma_WriteReg(RingPtr->ChanBase,
 1003e74:	e5941020 	ldr	r1, [r4, #32]
 1003e78:	e5942000 	ldr	r2, [r4]
 1003e7c:	e043300c 	sub	r3, r3, ip
				if (RingPtr->Addr_ext)
 1003e80:	e3500000 	cmp	r0, #0
				XAxiDma_WriteReg(RingPtr->ChanBase,
 1003e84:	e0833001 	add	r3, r3, r1
 1003e88:	e5823010 	str	r3, [r2, #16]
				if (RingPtr->Addr_ext)
 1003e8c:	0afffff1 	beq	1003e58 <XAxiDma_StartBdRingHw+0xc0>
 1003e90:	e5825014 	str	r5, [r2, #20]
				return XST_SUCCESS;
 1003e94:	e1a00005 	mov	r0, r5
 1003e98:	e8bd8070 	pop	{r4, r5, r6, pc}
 1003e9c:	e5810014 	str	r0, [r1, #20]
 1003ea0:	e8bd8070 	pop	{r4, r5, r6, pc}
						XAxiDma_WriteReg(RingPtr->ChanBase,
 1003ea4:	e2466001 	sub	r6, r6, #1
						if (RingPtr->Addr_ext)
 1003ea8:	e35e0000 	cmp	lr, #0
						XAxiDma_WriteReg(RingPtr->ChanBase,
 1003eac:	e0816286 	add	r6, r1, r6, lsl #5
 1003eb0:	e5863048 	str	r3, [r6, #72]	; 0x48
						if (RingPtr->Addr_ext)
 1003eb4:	0affffe7 	beq	1003e58 <XAxiDma_StartBdRingHw+0xc0>
 1003eb8:	e586204c 	str	r2, [r6, #76]	; 0x4c
		return XST_SUCCESS;
 1003ebc:	e1a00002 	mov	r0, r2
 1003ec0:	e8bd8070 	pop	{r4, r5, r6, pc}

01003ec4 <XAxiDma_BdRingStart>:
 *
 * @note	This function can be used only when DMA is in SG mode
 *
 *****************************************************************************/
int XAxiDma_BdRingStart(XAxiDma_BdRing * RingPtr)
{
 1003ec4:	e92d4010 	push	{r4, lr}
 1003ec8:	e1a04000 	mov	r4, r0
	int Status;

	Status = XAxiDma_UpdateBdRingCDesc(RingPtr);
 1003ecc:	ebfffeac 	bl	1003984 <XAxiDma_UpdateBdRingCDesc>
	if (Status != XST_SUCCESS) {
 1003ed0:	e3500000 	cmp	r0, #0
 1003ed4:	18bd8010 	popne	{r4, pc}
		 xdbg_printf(XDBG_DEBUG_ERROR, "BdRingStart: "
			"Updating Current Descriptor Failed\n\r");
		return Status;
	}

	Status = XAxiDma_StartBdRingHw(RingPtr);
 1003ed8:	e1a00004 	mov	r0, r4
			"Starting Hardware Failed\n\r");
		return Status;
	}

	return XST_SUCCESS;
}
 1003edc:	e8bd4010 	pop	{r4, lr}
	Status = XAxiDma_StartBdRingHw(RingPtr);
 1003ee0:	eaffffac 	b	1003d98 <XAxiDma_StartBdRingHw>

01003ee4 <XAxiDma_BdRingSetCoalesce>:
	return *(volatile u32 *) Addr;
 1003ee4:	e5900000 	ldr	r0, [r0]
{
	u32 Cr;

	Cr = XAxiDma_ReadReg(RingPtr->ChanBase, XAXIDMA_CR_OFFSET);

	if (Counter != XAXIDMA_NO_CHANGE) {
 1003ee8:	e3710001 	cmn	r1, #1
 1003eec:	e5903000 	ldr	r3, [r0]
 1003ef0:	0a000004 	beq	1003f08 <XAxiDma_BdRingSetCoalesce+0x24>
		if ((Counter == 0) || (Counter > 0xFF)) {
 1003ef4:	e241c001 	sub	ip, r1, #1
 1003ef8:	e35c00fe 	cmp	ip, #254	; 0xfe
 1003efc:	8a000009 	bhi	1003f28 <XAxiDma_BdRingSetCoalesce+0x44>
			xdbg_printf(XDBG_DEBUG_ERROR, "BdRingSetCoalesce: "
			"invalid  coalescing threshold %d", (int)Counter);
			return XST_FAILURE;
		}

		Cr = (Cr & ~XAXIDMA_COALESCE_MASK) |
 1003f00:	e3c338ff 	bic	r3, r3, #16711680	; 0xff0000
 1003f04:	e1833801 	orr	r3, r3, r1, lsl #16
			(Counter << XAXIDMA_COALESCE_SHIFT);
	}

	if (Timer != XAXIDMA_NO_CHANGE) {
 1003f08:	e3720001 	cmn	r2, #1
 1003f0c:	0a000002 	beq	1003f1c <XAxiDma_BdRingSetCoalesce+0x38>
		if (Timer > 0xFF) {
 1003f10:	e35200ff 	cmp	r2, #255	; 0xff
 1003f14:	8a000003 	bhi	1003f28 <XAxiDma_BdRingSetCoalesce+0x44>
			"invalid  delay counter %d", (int)Timer);

			return XST_FAILURE;
		}

		Cr = (Cr & ~XAXIDMA_DELAY_MASK) |
 1003f18:	e7df3c12 	bfi	r3, r2, #24, #8
	*LocalAddr = Value;
 1003f1c:	e5803000 	str	r3, [r0]
			(Timer << XAXIDMA_DELAY_SHIFT);
	}

	XAxiDma_WriteReg(RingPtr->ChanBase, XAXIDMA_CR_OFFSET, Cr);

	return XST_SUCCESS;
 1003f20:	e3a00000 	mov	r0, #0
 1003f24:	e12fff1e 	bx	lr
			return XST_FAILURE;
 1003f28:	e3a00001 	mov	r0, #1
}
 1003f2c:	e12fff1e 	bx	lr

01003f30 <XAxiDma_BdRingGetCoalesce>:
	return *(volatile u32 *) Addr;
 1003f30:	e5903000 	ldr	r3, [r0]
 1003f34:	e5933000 	ldr	r3, [r3]
{
	u32 Cr;

	Cr = XAxiDma_ReadReg(RingPtr->ChanBase, XAXIDMA_CR_OFFSET);

	*CounterPtr = ((Cr & XAXIDMA_COALESCE_MASK) >> XAXIDMA_COALESCE_SHIFT);
 1003f38:	e7e70853 	ubfx	r0, r3, #16, #8
	*TimerPtr = ((Cr & XAXIDMA_DELAY_MASK) >> XAXIDMA_DELAY_SHIFT);
 1003f3c:	e1a03c23 	lsr	r3, r3, #24
	*CounterPtr = ((Cr & XAXIDMA_COALESCE_MASK) >> XAXIDMA_COALESCE_SHIFT);
 1003f40:	e5810000 	str	r0, [r1]
	*TimerPtr = ((Cr & XAXIDMA_DELAY_MASK) >> XAXIDMA_DELAY_SHIFT);
 1003f44:	e5823000 	str	r3, [r2]
}
 1003f48:	e12fff1e 	bx	lr

01003f4c <XAxiDma_BdRingAlloc>:
 *
 *****************************************************************************/
int XAxiDma_BdRingAlloc(XAxiDma_BdRing * RingPtr, int NumBd,
	XAxiDma_Bd ** BdSetPtr)
{
	if (NumBd <= 0) {
 1003f4c:	e3510000 	cmp	r1, #0
 1003f50:	da00001c 	ble	1003fc8 <XAxiDma_BdRingAlloc+0x7c>

		return XST_INVALID_PARAM;
	}

	/* Enough free BDs available for the request? */
	if (RingPtr->FreeCnt < NumBd) {
 1003f54:	e590c050 	ldr	ip, [r0, #80]	; 0x50
 1003f58:	e15c0001 	cmp	ip, r1
 1003f5c:	ba000016 	blt	1003fbc <XAxiDma_BdRingAlloc+0x70>
		return XST_FAILURE;
	}

	/* Set the return argument and move FreeHead forward */
	*BdSetPtr = RingPtr->FreeHead;
	XAXIDMA_RING_SEEKAHEAD(RingPtr, RingPtr->FreeHead, NumBd);
 1003f60:	e5903030 	ldr	r3, [r0, #48]	; 0x30
	RingPtr->FreeCnt -= NumBd;
 1003f64:	e04cc001 	sub	ip, ip, r1
{
 1003f68:	e92d4010 	push	{r4, lr}
	*BdSetPtr = RingPtr->FreeHead;
 1003f6c:	e590e034 	ldr	lr, [r0, #52]	; 0x34
	XAXIDMA_RING_SEEKAHEAD(RingPtr, RingPtr->FreeHead, NumBd);
 1003f70:	e0030193 	mul	r3, r3, r1
 1003f74:	e5904028 	ldr	r4, [r0, #40]	; 0x28
	*BdSetPtr = RingPtr->FreeHead;
 1003f78:	e582e000 	str	lr, [r2]
	RingPtr->FreeCnt -= NumBd;
 1003f7c:	e580c050 	str	ip, [r0, #80]	; 0x50
	RingPtr->PreCnt += NumBd;

	return XST_SUCCESS;
 1003f80:	e3a0c000 	mov	ip, #0
 1003f84:	e093300e 	adds	r3, r3, lr
	XAXIDMA_RING_SEEKAHEAD(RingPtr, RingPtr->FreeHead, NumBd);
 1003f88:	23a02001 	movcs	r2, #1
 1003f8c:	33a02000 	movcc	r2, #0
 1003f90:	e1540003 	cmp	r4, r3
 1003f94:	33822001 	orrcc	r2, r2, #1
 1003f98:	e3520000 	cmp	r2, #0
 1003f9c:	1590202c 	ldrne	r2, [r0, #44]	; 0x2c
 1003fa0:	10433002 	subne	r3, r3, r2
	RingPtr->PreCnt += NumBd;
 1003fa4:	e5902054 	ldr	r2, [r0, #84]	; 0x54
	XAXIDMA_RING_SEEKAHEAD(RingPtr, RingPtr->FreeHead, NumBd);
 1003fa8:	e5803034 	str	r3, [r0, #52]	; 0x34
	RingPtr->PreCnt += NumBd;
 1003fac:	e0821001 	add	r1, r2, r1
 1003fb0:	e5801054 	str	r1, [r0, #84]	; 0x54
}
 1003fb4:	e1a0000c 	mov	r0, ip
 1003fb8:	e8bd8010 	pop	{r4, pc}
		return XST_FAILURE;
 1003fbc:	e3a0c001 	mov	ip, #1
}
 1003fc0:	e1a0000c 	mov	r0, ip
 1003fc4:	e12fff1e 	bx	lr
		return XST_INVALID_PARAM;
 1003fc8:	e3a0c00f 	mov	ip, #15
}
 1003fcc:	e1a0000c 	mov	r0, ip
 1003fd0:	e12fff1e 	bx	lr

01003fd4 <XAxiDma_BdRingUnAlloc>:
int XAxiDma_BdRingUnAlloc(XAxiDma_BdRing * RingPtr, int NumBd,
	XAxiDma_Bd * BdSetPtr)
{
	XAxiDma_Bd *TmpBd;

	if (NumBd <= 0) {
 1003fd4:	e3510000 	cmp	r1, #0
 1003fd8:	da000027 	ble	100407c <XAxiDma_BdRingUnAlloc+0xa8>

		return XST_INVALID_PARAM;
	}

	/* Enough BDs in the preprocessing state for the request? */
	if (RingPtr->PreCnt < NumBd) {
 1003fdc:	e590c054 	ldr	ip, [r0, #84]	; 0x54
 1003fe0:	e1a03000 	mov	r3, r0
 1003fe4:	e15c0001 	cmp	ip, r1
 1003fe8:	ba000021 	blt	1004074 <XAxiDma_BdRingUnAlloc+0xa0>

	/* The last BD in the BD set must has the FreeHead as its next BD.
	 * Otherwise, this is not a valid operation.
	 */
	TmpBd = BdSetPtr;
	XAXIDMA_RING_SEEKAHEAD(RingPtr, TmpBd, NumBd);
 1003fec:	e5900030 	ldr	r0, [r0, #48]	; 0x30
{
 1003ff0:	e92d4010 	push	{r4, lr}
	XAXIDMA_RING_SEEKAHEAD(RingPtr, TmpBd, NumBd);
 1003ff4:	e5934028 	ldr	r4, [r3, #40]	; 0x28
 1003ff8:	e0000190 	mul	r0, r0, r1
 1003ffc:	e0902002 	adds	r2, r0, r2
 1004000:	23a0e001 	movcs	lr, #1
 1004004:	33a0e000 	movcc	lr, #0
 1004008:	e1540002 	cmp	r4, r2
 100400c:	338ee001 	orrcc	lr, lr, #1
 1004010:	e35e0000 	cmp	lr, #0
 1004014:	1593e02c 	ldrne	lr, [r3, #44]	; 0x2c
 1004018:	1042200e 	subne	r2, r2, lr

	if (TmpBd != RingPtr->FreeHead) {
 100401c:	e593e034 	ldr	lr, [r3, #52]	; 0x34
 1004020:	e15e0002 	cmp	lr, r2
 1004024:	0a000001 	beq	1004030 <XAxiDma_BdRingUnAlloc+0x5c>
		return XST_FAILURE;
 1004028:	e3a00001 	mov	r0, #1
	XAXIDMA_RING_SEEKBACK(RingPtr, RingPtr->FreeHead, NumBd);
	RingPtr->FreeCnt += NumBd;
	RingPtr->PreCnt -= NumBd;

	return XST_SUCCESS;
}
 100402c:	e8bd8010 	pop	{r4, pc}
	XAXIDMA_RING_SEEKBACK(RingPtr, RingPtr->FreeHead, NumBd);
 1004030:	e593e024 	ldr	lr, [r3, #36]	; 0x24
 1004034:	e0522000 	subs	r2, r2, r0
 1004038:	33a00001 	movcc	r0, #1
 100403c:	23a00000 	movcs	r0, #0
	RingPtr->PreCnt -= NumBd;
 1004040:	e04cc001 	sub	ip, ip, r1
	XAXIDMA_RING_SEEKBACK(RingPtr, RingPtr->FreeHead, NumBd);
 1004044:	e15e0002 	cmp	lr, r2
 1004048:	83800001 	orrhi	r0, r0, #1
	RingPtr->FreeCnt += NumBd;
 100404c:	e593e050 	ldr	lr, [r3, #80]	; 0x50
	XAXIDMA_RING_SEEKBACK(RingPtr, RingPtr->FreeHead, NumBd);
 1004050:	e3500000 	cmp	r0, #0
	RingPtr->PreCnt -= NumBd;
 1004054:	e583c054 	str	ip, [r3, #84]	; 0x54
	XAXIDMA_RING_SEEKBACK(RingPtr, RingPtr->FreeHead, NumBd);
 1004058:	1593002c 	ldrne	r0, [r3, #44]	; 0x2c
	RingPtr->FreeCnt += NumBd;
 100405c:	e08e1001 	add	r1, lr, r1
 1004060:	e5831050 	str	r1, [r3, #80]	; 0x50
	XAXIDMA_RING_SEEKBACK(RingPtr, RingPtr->FreeHead, NumBd);
 1004064:	10822000 	addne	r2, r2, r0
	return XST_SUCCESS;
 1004068:	e3a00000 	mov	r0, #0
	XAXIDMA_RING_SEEKBACK(RingPtr, RingPtr->FreeHead, NumBd);
 100406c:	e5832034 	str	r2, [r3, #52]	; 0x34
	return XST_SUCCESS;
 1004070:	e8bd8010 	pop	{r4, pc}
		return XST_FAILURE;
 1004074:	e3a00001 	mov	r0, #1
}
 1004078:	e12fff1e 	bx	lr
		return XST_INVALID_PARAM;
 100407c:	e3a0000f 	mov	r0, #15
 1004080:	e12fff1e 	bx	lr

01004084 <XAxiDma_BdRingToHw>:
 *		This function can be used only when DMA is in SG mode
 *
 *****************************************************************************/
int XAxiDma_BdRingToHw(XAxiDma_BdRing * RingPtr, int NumBd,
	XAxiDma_Bd * BdSetPtr)
{
 1004084:	e92d43f0 	push	{r4, r5, r6, r7, r8, r9, lr}
	int i;
	u32 BdCr;
	u32 BdSts;
	int RingIndex = RingPtr->RingIndex;

	if (NumBd < 0) {
 1004088:	e2516000 	subs	r6, r1, #0
{
 100408c:	e24dd00c 	sub	sp, sp, #12

		xdbg_printf(XDBG_DEBUG_ERROR, "BdRingToHw: negative BD number "
			"%d\r\n", NumBd);

		return XST_INVALID_PARAM;
 1004090:	b3a0000f 	movlt	r0, #15
	if (NumBd < 0) {
 1004094:	ba000035 	blt	1004170 <XAxiDma_BdRingToHw+0xec>
	}

	/* If the commit set is empty, do nothing */
	if (NumBd == 0) {
 1004098:	0a00006c 	beq	1004250 <XAxiDma_BdRingToHw+0x1cc>
		return XST_SUCCESS;
	}

	/* Make sure we are in sync with XAxiDma_BdRingAlloc() */
	if ((RingPtr->PreCnt < NumBd) || (RingPtr->PreHead != BdSetPtr)) {
 100409c:	e5903054 	ldr	r3, [r0, #84]	; 0x54
 10040a0:	e1a05000 	mov	r5, r0
 10040a4:	e1530006 	cmp	r3, r6
 10040a8:	ba000032 	blt	1004178 <XAxiDma_BdRingToHw+0xf4>
 10040ac:	e5903038 	ldr	r3, [r0, #56]	; 0x38
 10040b0:	e1530002 	cmp	r3, r2
 10040b4:	1a00002f 	bne	1004178 <XAxiDma_BdRingToHw+0xf4>
	BdSts = XAxiDma_BdGetSts(CurBdPtr);

	/* In case of Tx channel, the first BD should have been marked
	 * as start-of-frame
	 */
	if (!(RingPtr->IsRxChannel) && !(BdCr & XAXIDMA_BD_CTRL_TXSOF_MASK)) {
 10040b8:	e5901004 	ldr	r1, [r0, #4]
	BdCr = XAxiDma_BdGetCtrl(CurBdPtr);
 10040bc:	e1a04002 	mov	r4, r2
	BdSts = XAxiDma_BdGetSts(CurBdPtr);
 10040c0:	e592301c 	ldr	r3, [r2, #28]
	int RingIndex = RingPtr->RingIndex;
 10040c4:	e5907064 	ldr	r7, [r0, #100]	; 0x64
	if (!(RingPtr->IsRxChannel) && !(BdCr & XAXIDMA_BD_CTRL_TXSOF_MASK)) {
 10040c8:	e3510000 	cmp	r1, #0
	BdCr = XAxiDma_BdGetCtrl(CurBdPtr);
 10040cc:	e5921018 	ldr	r1, [r2, #24]
	BdSts = XAxiDma_BdGetSts(CurBdPtr);
 10040d0:	e203333f 	and	r3, r3, #-67108864	; 0xfc000000
	if (!(RingPtr->IsRxChannel) && !(BdCr & XAXIDMA_BD_CTRL_TXSOF_MASK)) {
 10040d4:	0a000060 	beq	100425c <XAxiDma_BdRingToHw+0x1d8>
		return XST_FAILURE;
	}

	/* Clear the completed status bit
	 */
	for (i = 0; i < NumBd - 1; i++) {
 10040d8:	e2468001 	sub	r8, r6, #1
 10040dc:	e3580000 	cmp	r8, #0
 10040e0:	da00001e 	ble	1004160 <XAxiDma_BdRingToHw+0xdc>

		/* Make sure the length value in the BD is non-zero. */
		if (XAxiDma_BdGetLength(CurBdPtr,
 10040e4:	e595001c 	ldr	r0, [r5, #28]
 10040e8:	e1110000 	tst	r1, r0
 10040ec:	0a00001e 	beq	100416c <XAxiDma_BdRingToHw+0xe8>
 10040f0:	e3a09000 	mov	r9, #0
 10040f4:	ea000002 	b	1004104 <XAxiDma_BdRingToHw+0x80>
 10040f8:	e595001c 	ldr	r0, [r5, #28]
 10040fc:	e1110000 	tst	r1, r0
 1004100:	0a000019 	beq	100416c <XAxiDma_BdRingToHw+0xe8>
			xdbg_printf(XDBG_DEBUG_ERROR, "0 length bd\r\n");

			return XST_FAILURE;
		}

		BdSts &=  ~XAXIDMA_BD_STS_COMPLETE_MASK;
 1004104:	e3c33102 	bic	r3, r3, #-2147483648	; 0x80000000
		XAxiDma_BdWrite(CurBdPtr, XAXIDMA_BD_STS_OFFSET, BdSts);

		/* Flush the current BD so DMA core could see the updates */
		XAXIDMA_CACHE_FLUSH(CurBdPtr);
 1004108:	e1a00002 	mov	r0, r2
		XAxiDma_BdWrite(CurBdPtr, XAXIDMA_BD_STS_OFFSET, BdSts);
 100410c:	e584301c 	str	r3, [r4, #28]
		XAXIDMA_CACHE_FLUSH(CurBdPtr);
 1004110:	e3a01034 	mov	r1, #52	; 0x34
 1004114:	eb000c76 	bl	10072f4 <Xil_DCacheFlushRange>

		CurBdPtr = (XAxiDma_Bd *)((void *)XAxiDma_BdRingNext(RingPtr, CurBdPtr));
 1004118:	e5953028 	ldr	r3, [r5, #40]	; 0x28
	for (i = 0; i < NumBd - 1; i++) {
 100411c:	e2899001 	add	r9, r9, #1
		CurBdPtr = (XAxiDma_Bd *)((void *)XAxiDma_BdRingNext(RingPtr, CurBdPtr));
 1004120:	e1530004 	cmp	r3, r4
 1004124:	85953030 	ldrhi	r3, [r5, #48]	; 0x30
 1004128:	95954024 	ldrls	r4, [r5, #36]	; 0x24
 100412c:	80844003 	addhi	r4, r4, r3
	for (i = 0; i < NumBd - 1; i++) {
 1004130:	e1590008 	cmp	r9, r8
		CurBdPtr = (XAxiDma_Bd *)((void *)XAxiDma_BdRingNext(RingPtr, CurBdPtr));
 1004134:	e1a02004 	mov	r2, r4
		BdCr = XAxiDma_BdRead(CurBdPtr, XAXIDMA_BD_CTRL_LEN_OFFSET);
 1004138:	e5941018 	ldr	r1, [r4, #24]
		BdSts = XAxiDma_BdRead(CurBdPtr, XAXIDMA_BD_STS_OFFSET);
 100413c:	e594301c 	ldr	r3, [r4, #28]
	for (i = 0; i < NumBd - 1; i++) {
 1004140:	baffffec 	blt	10040f8 <XAxiDma_BdRingToHw+0x74>
	}

	/* In case of Tx channel, the last BD should have EOF bit set */
	if (!(RingPtr->IsRxChannel) && !(BdCr & XAXIDMA_BD_CTRL_TXEOF_MASK)) {
 1004144:	e5950004 	ldr	r0, [r5, #4]
 1004148:	e3500000 	cmp	r0, #0
 100414c:	1a000003 	bne	1004160 <XAxiDma_BdRingToHw+0xdc>
 1004150:	e3110301 	tst	r1, #67108864	; 0x4000000
 1004154:	0a000004 	beq	100416c <XAxiDma_BdRingToHw+0xe8>
 1004158:	e5921018 	ldr	r1, [r2, #24]
 100415c:	e1a04002 	mov	r4, r2

		return XST_FAILURE;
	}

	/* Make sure the length value in the last BD is non-zero. */
	if (XAxiDma_BdGetLength(CurBdPtr,
 1004160:	e595001c 	ldr	r0, [r5, #28]
 1004164:	e1110000 	tst	r1, r0
 1004168:	1a000005 	bne	1004184 <XAxiDma_BdRingToHw+0x100>
		return XST_FAILURE;
 100416c:	e3a00001 	mov	r0, #1
								UPPER_32_BITS(XAXIDMA_VIRT_TO_PHYS(RingPtr->HwTail)));
			}
	}

	return XST_SUCCESS;
}
 1004170:	e28dd00c 	add	sp, sp, #12
 1004174:	e8bd83f0 	pop	{r4, r5, r6, r7, r8, r9, pc}
		return XST_DMA_SG_LIST_ERROR;
 1004178:	e300020e 	movw	r0, #526	; 0x20e
}
 100417c:	e28dd00c 	add	sp, sp, #12
 1004180:	e8bd83f0 	pop	{r4, r5, r6, r7, r8, r9, pc}
	BdSts &= ~XAXIDMA_BD_STS_COMPLETE_MASK;
 1004184:	e3c33102 	bic	r3, r3, #-2147483648	; 0x80000000
	XAXIDMA_CACHE_FLUSH(CurBdPtr);
 1004188:	e3a01034 	mov	r1, #52	; 0x34
	XAxiDma_BdWrite(CurBdPtr, XAXIDMA_BD_STS_OFFSET, BdSts);
 100418c:	e584301c 	str	r3, [r4, #28]
	XAXIDMA_CACHE_FLUSH(CurBdPtr);
 1004190:	e1a00002 	mov	r0, r2
 1004194:	e58d2004 	str	r2, [sp, #4]
 1004198:	eb000c55 	bl	10072f4 <Xil_DCacheFlushRange>
	DATA_SYNC;
 100419c:	f57ff04f 	dsb	sy
	XAXIDMA_RING_SEEKAHEAD(RingPtr, RingPtr->PreHead, NumBd);
 10041a0:	e5953030 	ldr	r3, [r5, #48]	; 0x30
 10041a4:	e5950038 	ldr	r0, [r5, #56]	; 0x38
 10041a8:	e595c028 	ldr	ip, [r5, #40]	; 0x28
 10041ac:	e59d2004 	ldr	r2, [sp, #4]
 10041b0:	e0030693 	mul	r3, r3, r6
	RingPtr->HwTail = CurBdPtr;
 10041b4:	e5852040 	str	r2, [r5, #64]	; 0x40
 10041b8:	e0933000 	adds	r3, r3, r0
	if (RingPtr->RunState == AXIDMA_CHANNEL_NOT_HALTED) {
 10041bc:	e5950008 	ldr	r0, [r5, #8]
 10041c0:	23a01001 	movcs	r1, #1
 10041c4:	33a01000 	movcc	r1, #0
	XAXIDMA_RING_SEEKAHEAD(RingPtr, RingPtr->PreHead, NumBd);
 10041c8:	e15c0003 	cmp	ip, r3
 10041cc:	33811001 	orrcc	r1, r1, #1
 10041d0:	e3510000 	cmp	r1, #0
 10041d4:	1595102c 	ldrne	r1, [r5, #44]	; 0x2c
 10041d8:	10433001 	subne	r3, r3, r1
	RingPtr->PreCnt -= NumBd;
 10041dc:	e5951054 	ldr	r1, [r5, #84]	; 0x54
	XAXIDMA_RING_SEEKAHEAD(RingPtr, RingPtr->PreHead, NumBd);
 10041e0:	e5853038 	str	r3, [r5, #56]	; 0x38
	if (RingPtr->RunState == AXIDMA_CHANNEL_NOT_HALTED) {
 10041e4:	e3500001 	cmp	r0, #1
	RingPtr->HwCnt += NumBd;
 10041e8:	e5953058 	ldr	r3, [r5, #88]	; 0x58
	RingPtr->PreCnt -= NumBd;
 10041ec:	e0411006 	sub	r1, r1, r6
 10041f0:	e5851054 	str	r1, [r5, #84]	; 0x54
	RingPtr->HwCnt += NumBd;
 10041f4:	e0836006 	add	r6, r3, r6
 10041f8:	e5856058 	str	r6, [r5, #88]	; 0x58
	if (RingPtr->RunState == AXIDMA_CHANNEL_NOT_HALTED) {
 10041fc:	1a000013 	bne	1004250 <XAxiDma_BdRingToHw+0x1cc>
			if (RingPtr->Cyclic) {
 1004200:	e5951068 	ldr	r1, [r5, #104]	; 0x68
 1004204:	e5952000 	ldr	r2, [r5]
 1004208:	e5953020 	ldr	r3, [r5, #32]
 100420c:	e3510000 	cmp	r1, #0
 1004210:	e595c024 	ldr	ip, [r5, #36]	; 0x24
 1004214:	e595e018 	ldr	lr, [r5, #24]
 1004218:	1a000016 	bne	1004278 <XAxiDma_BdRingToHw+0x1f4>
			if (RingPtr->IsRxChannel) {
 100421c:	e5950004 	ldr	r0, [r5, #4]
 1004220:	e043300c 	sub	r3, r3, ip
 1004224:	e0834004 	add	r4, r3, r4
 1004228:	e3c4403f 	bic	r4, r4, #63	; 0x3f
 100422c:	e3500000 	cmp	r0, #0
 1004230:	0a000019 	beq	100429c <XAxiDma_BdRingToHw+0x218>
				if (!RingIndex) {
 1004234:	e3570000 	cmp	r7, #0
 1004238:	1a00001c 	bne	10042b0 <XAxiDma_BdRingToHw+0x22c>
					if (RingPtr->Addr_ext)
 100423c:	e35e0000 	cmp	lr, #0
	*LocalAddr = Value;
 1004240:	e5824010 	str	r4, [r2, #16]
	return XST_SUCCESS;
 1004244:	11a00007 	movne	r0, r7
 1004248:	15827014 	strne	r7, [r2, #20]
					if (RingPtr->Addr_ext)
 100424c:	1affffc7 	bne	1004170 <XAxiDma_BdRingToHw+0xec>
		return XST_SUCCESS;
 1004250:	e3a00000 	mov	r0, #0
}
 1004254:	e28dd00c 	add	sp, sp, #12
 1004258:	e8bd83f0 	pop	{r4, r5, r6, r7, r8, r9, pc}
	if (!(RingPtr->IsRxChannel) && !(BdCr & XAXIDMA_BD_CTRL_TXSOF_MASK)) {
 100425c:	e3110302 	tst	r1, #134217728	; 0x8000000
 1004260:	0affffc1 	beq	100416c <XAxiDma_BdRingToHw+0xe8>
	for (i = 0; i < NumBd - 1; i++) {
 1004264:	e2468001 	sub	r8, r6, #1
 1004268:	e3580000 	cmp	r8, #0
	BdCr = XAxiDma_BdGetCtrl(CurBdPtr);
 100426c:	d2011303 	andle	r1, r1, #201326592	; 0xc000000
	for (i = 0; i < NumBd - 1; i++) {
 1004270:	caffff9b 	bgt	10040e4 <XAxiDma_BdRingToHw+0x60>
 1004274:	eaffffb5 	b	1004150 <XAxiDma_BdRingToHw+0xcc>
				XAxiDma_WriteReg(RingPtr->ChanBase,
 1004278:	e595104c 	ldr	r1, [r5, #76]	; 0x4c
				if (RingPtr->Addr_ext)
 100427c:	e35e0000 	cmp	lr, #0
 1004280:	13a00000 	movne	r0, #0
				XAxiDma_WriteReg(RingPtr->ChanBase,
 1004284:	e041c00c 	sub	ip, r1, ip
 1004288:	e08c3003 	add	r3, ip, r3
 100428c:	e5823010 	str	r3, [r2, #16]
 1004290:	15820014 	strne	r0, [r2, #20]
				if (RingPtr->Addr_ext)
 1004294:	1affffb5 	bne	1004170 <XAxiDma_BdRingToHw+0xec>
 1004298:	eaffffec 	b	1004250 <XAxiDma_BdRingToHw+0x1cc>
				if (RingPtr->Addr_ext)
 100429c:	e35e0000 	cmp	lr, #0
 10042a0:	e5824010 	str	r4, [r2, #16]
 10042a4:	15820014 	strne	r0, [r2, #20]
 10042a8:	1affffb0 	bne	1004170 <XAxiDma_BdRingToHw+0xec>
 10042ac:	eaffffe7 	b	1004250 <XAxiDma_BdRingToHw+0x1cc>
					XAxiDma_WriteReg(RingPtr->ChanBase,
 10042b0:	e2477001 	sub	r7, r7, #1
					if (RingPtr->Addr_ext)
 10042b4:	e35e0000 	cmp	lr, #0
					XAxiDma_WriteReg(RingPtr->ChanBase,
 10042b8:	e0822287 	add	r2, r2, r7, lsl #5
	return XST_SUCCESS;
 10042bc:	11a00001 	movne	r0, r1
 10042c0:	e5824048 	str	r4, [r2, #72]	; 0x48
 10042c4:	1582104c 	strne	r1, [r2, #76]	; 0x4c
					if (RingPtr->Addr_ext)
 10042c8:	1affffa8 	bne	1004170 <XAxiDma_BdRingToHw+0xec>
 10042cc:	eaffffdf 	b	1004250 <XAxiDma_BdRingToHw+0x1cc>

010042d0 <XAxiDma_BdRingFromHw>:
 *		This function can be used only when DMA is in SG mode
 *
 *****************************************************************************/
int XAxiDma_BdRingFromHw(XAxiDma_BdRing * RingPtr, int BdLimit,
			     XAxiDma_Bd ** BdSetPtr)
{
 10042d0:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
 10042d4:	e1a09002 	mov	r9, r2
	BdPartialCount = 0;
	BdSts = 0;
	BdCr = 0;

	/* If no BDs in work group, then there's nothing to search */
	if (RingPtr->HwCnt == 0) {
 10042d8:	e5908058 	ldr	r8, [r0, #88]	; 0x58
 10042dc:	e3580000 	cmp	r8, #0
 10042e0:	0a00004c 	beq	1004418 <XAxiDma_BdRingFromHw+0x148>
		*BdSetPtr = (XAxiDma_Bd *)NULL;

		return 0;
	}

	if (BdLimit > RingPtr->HwCnt) {
 10042e4:	e1580001 	cmp	r8, r1
 10042e8:	a1a08001 	movge	r8, r1
	 *    BD.
	 *  - RingPtr->HwTail is reached
	 *  - The number of requested BDs has been processed
	 */

	while (BdCount < BdLimit) {
 10042ec:	e3580000 	cmp	r8, #0
 10042f0:	da000048 	ble	1004418 <XAxiDma_BdRingFromHw+0x148>
	CurBdPtr = RingPtr->HwHead;
 10042f4:	e3a07000 	mov	r7, #0
 10042f8:	e1a05000 	mov	r5, r0
 10042fc:	e590403c 	ldr	r4, [r0, #60]	; 0x3c
 1004300:	e1a06007 	mov	r6, r7
 1004304:	ea00000f 	b	1004348 <XAxiDma_BdRingFromHw+0x78>
		 * For tx BDs, EOF bit is in the control word
		 * For rx BDs, EOF bit is in the status word
		 */
		if (((!(RingPtr->IsRxChannel) &&
		(BdCr & XAXIDMA_BD_CTRL_TXEOF_MASK)) ||
		((RingPtr->IsRxChannel) && (BdSts &
 1004308:	e3130301 	tst	r3, #67108864	; 0x4000000
 100430c:	0a00001b 	beq	1004380 <XAxiDma_BdRingFromHw+0xb0>
		}
		else {
			BdPartialCount++;
		}

		if (RingPtr->Cyclic) {
 1004310:	e5952068 	ldr	r2, [r5, #104]	; 0x68
			BdPartialCount = 0;
 1004314:	e3a07000 	mov	r7, #0
		if (RingPtr->Cyclic) {
 1004318:	e3520000 	cmp	r2, #0
 100431c:	1a00001b 	bne	1004390 <XAxiDma_BdRingFromHw+0xc0>
			XAxiDma_BdWrite(CurBdPtr, XAXIDMA_BD_STS_OFFSET, BdSts);
			XAXIDMA_CACHE_FLUSH(CurBdPtr);
		}

		/* Reached the end of the work group */
		if (CurBdPtr == RingPtr->HwTail) {
 1004320:	e5953040 	ldr	r3, [r5, #64]	; 0x40
 1004324:	e1530004 	cmp	r3, r4
 1004328:	0a000020 	beq	10043b0 <XAxiDma_BdRingFromHw+0xe0>
			break;
		}

		/* Move on to the next BD in work group */
		CurBdPtr = (XAxiDma_Bd *)((void *)XAxiDma_BdRingNext(RingPtr, CurBdPtr));
 100432c:	e5953028 	ldr	r3, [r5, #40]	; 0x28
 1004330:	e1540003 	cmp	r4, r3
 1004334:	35953030 	ldrcc	r3, [r5, #48]	; 0x30
 1004338:	25954024 	ldrcs	r4, [r5, #36]	; 0x24
 100433c:	30844003 	addcc	r4, r4, r3
	while (BdCount < BdLimit) {
 1004340:	e1580006 	cmp	r8, r6
 1004344:	0a000019 	beq	10043b0 <XAxiDma_BdRingFromHw+0xe0>
		XAXIDMA_CACHE_INVALIDATE(CurBdPtr);
 1004348:	e3a01034 	mov	r1, #52	; 0x34
 100434c:	e1a00004 	mov	r0, r4
 1004350:	eb000b9a 	bl	10071c0 <Xil_DCacheInvalidateRange>
		BdSts = XAxiDma_BdRead(CurBdPtr, XAXIDMA_BD_STS_OFFSET);
 1004354:	e594301c 	ldr	r3, [r4, #28]
 1004358:	e284001c 	add	r0, r4, #28
		BdCr = XAxiDma_BdRead(CurBdPtr, XAXIDMA_BD_CTRL_LEN_OFFSET);
 100435c:	e5941018 	ldr	r1, [r4, #24]
		if (!(BdSts & XAXIDMA_BD_STS_COMPLETE_MASK)) {
 1004360:	e3530000 	cmp	r3, #0
 1004364:	aa000011 	bge	10043b0 <XAxiDma_BdRingFromHw+0xe0>
		if (((!(RingPtr->IsRxChannel) &&
 1004368:	e5952004 	ldr	r2, [r5, #4]
		BdCount++;
 100436c:	e2866001 	add	r6, r6, #1
		if (((!(RingPtr->IsRxChannel) &&
 1004370:	e3520000 	cmp	r2, #0
 1004374:	1affffe3 	bne	1004308 <XAxiDma_BdRingFromHw+0x38>
 1004378:	e3110301 	tst	r1, #67108864	; 0x4000000
 100437c:	1affffe3 	bne	1004310 <XAxiDma_BdRingFromHw+0x40>
		if (RingPtr->Cyclic) {
 1004380:	e5952068 	ldr	r2, [r5, #104]	; 0x68
			BdPartialCount++;
 1004384:	e2877001 	add	r7, r7, #1
		if (RingPtr->Cyclic) {
 1004388:	e3520000 	cmp	r2, #0
 100438c:	0affffe3 	beq	1004320 <XAxiDma_BdRingFromHw+0x50>
			BdSts = BdSts & ~XAXIDMA_BD_STS_COMPLETE_MASK;
 1004390:	e3c33102 	bic	r3, r3, #-2147483648	; 0x80000000
			XAXIDMA_CACHE_FLUSH(CurBdPtr);
 1004394:	e3a01034 	mov	r1, #52	; 0x34
			XAxiDma_BdWrite(CurBdPtr, XAXIDMA_BD_STS_OFFSET, BdSts);
 1004398:	e5803000 	str	r3, [r0]
			XAXIDMA_CACHE_FLUSH(CurBdPtr);
 100439c:	e1a00004 	mov	r0, r4
 10043a0:	eb000bd3 	bl	10072f4 <Xil_DCacheFlushRange>
		if (CurBdPtr == RingPtr->HwTail) {
 10043a4:	e5953040 	ldr	r3, [r5, #64]	; 0x40
 10043a8:	e1530004 	cmp	r3, r4
 10043ac:	1affffde 	bne	100432c <XAxiDma_BdRingFromHw+0x5c>
	BdCount -= BdPartialCount;

	/* If BdCount is non-zero then BDs were found to return. Set return
	 * parameters, update pointers and counters, return success
	 */
	if (BdCount) {
 10043b0:	e0560007 	subs	r0, r6, r7
 10043b4:	0a000017 	beq	1004418 <XAxiDma_BdRingFromHw+0x148>
		*BdSetPtr = RingPtr->HwHead;
		if (!RingPtr->Cyclic) {
 10043b8:	e5953068 	ldr	r3, [r5, #104]	; 0x68
		*BdSetPtr = RingPtr->HwHead;
 10043bc:	e595203c 	ldr	r2, [r5, #60]	; 0x3c
		if (!RingPtr->Cyclic) {
 10043c0:	e3530000 	cmp	r3, #0
		*BdSetPtr = RingPtr->HwHead;
 10043c4:	e5892000 	str	r2, [r9]
		if (!RingPtr->Cyclic) {
 10043c8:	1a000005 	bne	10043e4 <XAxiDma_BdRingFromHw+0x114>
			RingPtr->HwCnt -= BdCount;
 10043cc:	e5951058 	ldr	r1, [r5, #88]	; 0x58
			RingPtr->PostCnt += BdCount;
 10043d0:	e595305c 	ldr	r3, [r5, #92]	; 0x5c
			RingPtr->HwCnt -= BdCount;
 10043d4:	e0411000 	sub	r1, r1, r0
			RingPtr->PostCnt += BdCount;
 10043d8:	e0833000 	add	r3, r3, r0
			RingPtr->HwCnt -= BdCount;
 10043dc:	e5851058 	str	r1, [r5, #88]	; 0x58
			RingPtr->PostCnt += BdCount;
 10043e0:	e585305c 	str	r3, [r5, #92]	; 0x5c
		}
		XAXIDMA_RING_SEEKAHEAD(RingPtr, RingPtr->HwHead, BdCount);
 10043e4:	e5953030 	ldr	r3, [r5, #48]	; 0x30
 10043e8:	e5951028 	ldr	r1, [r5, #40]	; 0x28
 10043ec:	e0030093 	mul	r3, r3, r0
 10043f0:	e0933002 	adds	r3, r3, r2
 10043f4:	23a02001 	movcs	r2, #1
 10043f8:	33a02000 	movcc	r2, #0
 10043fc:	e1510003 	cmp	r1, r3
 1004400:	33822001 	orrcc	r2, r2, #1
 1004404:	e3520000 	cmp	r2, #0
 1004408:	1595202c 	ldrne	r2, [r5, #44]	; 0x2c
 100440c:	10433002 	subne	r3, r3, r2
 1004410:	e585303c 	str	r3, [r5, #60]	; 0x3c
	else {
		*BdSetPtr = (XAxiDma_Bd *)NULL;

		return 0;
	}
}
 1004414:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
		*BdSetPtr = (XAxiDma_Bd *)NULL;
 1004418:	e3a00000 	mov	r0, #0
 100441c:	e5890000 	str	r0, [r9]
		return 0;
 1004420:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}

01004424 <XAxiDma_BdRingFree>:
 *
 *****************************************************************************/
int XAxiDma_BdRingFree(XAxiDma_BdRing * RingPtr, int NumBd,
		      XAxiDma_Bd * BdSetPtr)
{
	if (NumBd < 0) {
 1004424:	e3510000 	cmp	r1, #0
 1004428:	ba000020 	blt	10044b0 <XAxiDma_BdRingFree+0x8c>
		return XST_INVALID_PARAM;
	}

	/* If the BD Set to free is empty, do nothing
	 */
	if (NumBd == 0) {
 100442c:	0a000019 	beq	1004498 <XAxiDma_BdRingFree+0x74>
		return XST_SUCCESS;
	}

	/* Make sure we are in sync with XAxiDma_BdRingFromHw() */
	if ((RingPtr->PostCnt < NumBd) || (RingPtr->PostHead != BdSetPtr)) {
 1004430:	e590c05c 	ldr	ip, [r0, #92]	; 0x5c
 1004434:	e15c0001 	cmp	ip, r1
 1004438:	ba000018 	blt	10044a0 <XAxiDma_BdRingFree+0x7c>
{
 100443c:	e92d4010 	push	{r4, lr}
	if ((RingPtr->PostCnt < NumBd) || (RingPtr->PostHead != BdSetPtr)) {
 1004440:	e590e044 	ldr	lr, [r0, #68]	; 0x44
 1004444:	e15e0002 	cmp	lr, r2
 1004448:	1a000016 	bne	10044a8 <XAxiDma_BdRingFree+0x84>
	}

	/* Update pointers and counters */
	RingPtr->FreeCnt += NumBd;
	RingPtr->PostCnt -= NumBd;
	XAXIDMA_RING_SEEKAHEAD(RingPtr, RingPtr->PostHead, NumBd);
 100444c:	e5903030 	ldr	r3, [r0, #48]	; 0x30
	RingPtr->PostCnt -= NumBd;
 1004450:	e04cc001 	sub	ip, ip, r1
	XAXIDMA_RING_SEEKAHEAD(RingPtr, RingPtr->PostHead, NumBd);
 1004454:	e5904028 	ldr	r4, [r0, #40]	; 0x28
	RingPtr->PostCnt -= NumBd;
 1004458:	e580c05c 	str	ip, [r0, #92]	; 0x5c
	RingPtr->FreeCnt += NumBd;
 100445c:	e590c050 	ldr	ip, [r0, #80]	; 0x50
	XAXIDMA_RING_SEEKAHEAD(RingPtr, RingPtr->PostHead, NumBd);
 1004460:	e0030193 	mul	r3, r3, r1
	RingPtr->FreeCnt += NumBd;
 1004464:	e08c1001 	add	r1, ip, r1
 1004468:	e5801050 	str	r1, [r0, #80]	; 0x50
	XAXIDMA_RING_SEEKAHEAD(RingPtr, RingPtr->PostHead, NumBd);
 100446c:	e093300e 	adds	r3, r3, lr
 1004470:	23a02001 	movcs	r2, #1
 1004474:	33a02000 	movcc	r2, #0
 1004478:	e1540003 	cmp	r4, r3
 100447c:	33822001 	orrcc	r2, r2, #1
 1004480:	e3520000 	cmp	r2, #0
 1004484:	1590202c 	ldrne	r2, [r0, #44]	; 0x2c
 1004488:	10433002 	subne	r3, r3, r2
 100448c:	e5803044 	str	r3, [r0, #68]	; 0x44

	return XST_SUCCESS;
 1004490:	e3a00000 	mov	r0, #0
 1004494:	e8bd8010 	pop	{r4, pc}
		return XST_SUCCESS;
 1004498:	e1a00001 	mov	r0, r1
 100449c:	e12fff1e 	bx	lr
		return XST_DMA_SG_LIST_ERROR;
 10044a0:	e300020e 	movw	r0, #526	; 0x20e
}
 10044a4:	e12fff1e 	bx	lr
		return XST_DMA_SG_LIST_ERROR;
 10044a8:	e300020e 	movw	r0, #526	; 0x20e
}
 10044ac:	e8bd8010 	pop	{r4, pc}
		return XST_INVALID_PARAM;
 10044b0:	e3a0000f 	mov	r0, #15
 10044b4:	e12fff1e 	bx	lr

010044b8 <XAxiDma_BdRingCheck>:
	u32 AddrV;
	u32 AddrP;
	int i;

	/* Is the list created */
	if (RingPtr->AllCnt == 0) {
 10044b8:	e5903060 	ldr	r3, [r0, #96]	; 0x60
 10044bc:	e3530000 	cmp	r3, #0
 10044c0:	0a00004f 	beq	1004604 <XAxiDma_BdRingCheck+0x14c>

		return XST_DMA_SG_NO_LIST;
	}

	/* Can't check if channel is running */
	if (RingPtr->RunState == AXIDMA_CHANNEL_NOT_HALTED) {
 10044c4:	e5902008 	ldr	r2, [r0, #8]
 10044c8:	e3520001 	cmp	r2, #1
 10044cc:	0a00004e 	beq	100460c <XAxiDma_BdRingCheck+0x154>

		return XST_IS_STARTED;
	}

	/* RunState doesn't make sense */
	else if (RingPtr->RunState != AXIDMA_CHANNEL_HALTED) {
 10044d0:	e5902008 	ldr	r2, [r0, #8]
 10044d4:	e3520002 	cmp	r2, #2
 10044d8:	1a000047 	bne	10045fc <XAxiDma_BdRingCheck+0x144>
{
 10044dc:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}

		return XST_DMA_SG_LIST_ERROR;
	}

	/* Verify internal pointers point to correct memory space */
	AddrV = (UINTPTR) RingPtr->FreeHead;
 10044e0:	e5901034 	ldr	r1, [r0, #52]	; 0x34
	if ((AddrV < RingPtr->FirstBdAddr) || (AddrV > RingPtr->LastBdAddr)) {
 10044e4:	e5904024 	ldr	r4, [r0, #36]	; 0x24
 10044e8:	e1540001 	cmp	r4, r1
 10044ec:	8a000040 	bhi	10045f4 <XAxiDma_BdRingCheck+0x13c>
 10044f0:	e5902028 	ldr	r2, [r0, #40]	; 0x28
 10044f4:	e1520001 	cmp	r2, r1
 10044f8:	3a00003d 	bcc	10045f4 <XAxiDma_BdRingCheck+0x13c>
			(unsigned int)RingPtr->LastBdAddr);

		return XST_DMA_SG_LIST_ERROR;
	}

	AddrV = (UINTPTR) RingPtr->PreHead;
 10044fc:	e590c038 	ldr	ip, [r0, #56]	; 0x38
	if ((AddrV < RingPtr->FirstBdAddr) || (AddrV > RingPtr->LastBdAddr)) {
 1004500:	e154000c 	cmp	r4, ip
 1004504:	93a01000 	movls	r1, #0
 1004508:	83a01001 	movhi	r1, #1
 100450c:	e152000c 	cmp	r2, ip
 1004510:	33811001 	orrcc	r1, r1, #1
 1004514:	e3510000 	cmp	r1, #0
 1004518:	1a000035 	bne	10045f4 <XAxiDma_BdRingCheck+0x13c>
			(unsigned int)RingPtr->LastBdAddr);

		return XST_DMA_SG_LIST_ERROR;
	}

	AddrV = (UINTPTR) RingPtr->HwHead;
 100451c:	e590c03c 	ldr	ip, [r0, #60]	; 0x3c
	if ((AddrV < RingPtr->FirstBdAddr) || (AddrV > RingPtr->LastBdAddr)) {
 1004520:	e152000c 	cmp	r2, ip
 1004524:	23a01000 	movcs	r1, #0
 1004528:	33a01001 	movcc	r1, #1
 100452c:	e154000c 	cmp	r4, ip
 1004530:	83811001 	orrhi	r1, r1, #1
 1004534:	e3510000 	cmp	r1, #0
 1004538:	1a00002d 	bne	10045f4 <XAxiDma_BdRingCheck+0x13c>
			(unsigned int)RingPtr->LastBdAddr);

		return XST_DMA_SG_LIST_ERROR;
	}

	AddrV = (UINTPTR) RingPtr->HwTail;
 100453c:	e590c040 	ldr	ip, [r0, #64]	; 0x40
	if ((AddrV < RingPtr->FirstBdAddr) || (AddrV > RingPtr->LastBdAddr)) {
 1004540:	e152000c 	cmp	r2, ip
 1004544:	23a01000 	movcs	r1, #0
 1004548:	33a01001 	movcc	r1, #1
 100454c:	e154000c 	cmp	r4, ip
 1004550:	83811001 	orrhi	r1, r1, #1
 1004554:	e3510000 	cmp	r1, #0
 1004558:	1a000025 	bne	10045f4 <XAxiDma_BdRingCheck+0x13c>
			(unsigned int)RingPtr->LastBdAddr);

		return XST_DMA_SG_LIST_ERROR;
	}

	AddrV = (UINTPTR) RingPtr->PostHead;
 100455c:	e5901044 	ldr	r1, [r0, #68]	; 0x44
	if ((AddrV < RingPtr->FirstBdAddr) || (AddrV > RingPtr->LastBdAddr)) {
 1004560:	e1520001 	cmp	r2, r1
 1004564:	23a02000 	movcs	r2, #0
 1004568:	33a02001 	movcc	r2, #1
 100456c:	e1540001 	cmp	r4, r1
 1004570:	83822001 	orrhi	r2, r2, #1
 1004574:	e3520000 	cmp	r2, #0
 1004578:	1a00001d 	bne	10045f4 <XAxiDma_BdRingCheck+0x13c>

		return XST_DMA_SG_LIST_ERROR;
	}

	/* Verify internal counters add up */
	if ((RingPtr->HwCnt + RingPtr->PreCnt + RingPtr->FreeCnt +
 100457c:	e5902058 	ldr	r2, [r0, #88]	; 0x58
 1004580:	e590e054 	ldr	lr, [r0, #84]	; 0x54
 1004584:	e590c050 	ldr	ip, [r0, #80]	; 0x50
 1004588:	e590105c 	ldr	r1, [r0, #92]	; 0x5c
 100458c:	e082200e 	add	r2, r2, lr
 1004590:	e082200c 	add	r2, r2, ip
 1004594:	e0822001 	add	r2, r2, r1
 1004598:	e1530002 	cmp	r3, r2
 100459c:	1a000014 	bne	10045f4 <XAxiDma_BdRingCheck+0x13c>
		return XST_DMA_SG_LIST_ERROR;
	}

	/* Verify BDs are linked correctly */
	AddrV = RingPtr->FirstBdAddr;
	AddrP = RingPtr->FirstBdPhysAddr + RingPtr->Separation;
 10045a0:	e5905020 	ldr	r5, [r0, #32]
	for (i = 1; i < RingPtr->AllCnt; i++) {
 10045a4:	e3530001 	cmp	r3, #1
	AddrP = RingPtr->FirstBdPhysAddr + RingPtr->Separation;
 10045a8:	e5903030 	ldr	r3, [r0, #48]	; 0x30
 10045ac:	e1a07000 	mov	r7, r0
 10045b0:	e0855003 	add	r5, r5, r3
	for (i = 1; i < RingPtr->AllCnt; i++) {
 10045b4:	da000016 	ble	1004614 <XAxiDma_BdRingCheck+0x15c>
 10045b8:	e3a06001 	mov	r6, #1
 10045bc:	ea000005 	b	10045d8 <XAxiDma_BdRingCheck+0x120>
 10045c0:	e5972060 	ldr	r2, [r7, #96]	; 0x60

			return XST_DMA_SG_LIST_ERROR;
		}

		/* Move on to next BD */
		AddrV += RingPtr->Separation;
 10045c4:	e5973030 	ldr	r3, [r7, #48]	; 0x30
	for (i = 1; i < RingPtr->AllCnt; i++) {
 10045c8:	e1520006 	cmp	r2, r6
		AddrV += RingPtr->Separation;
 10045cc:	e0844003 	add	r4, r4, r3
		AddrP += RingPtr->Separation;
 10045d0:	e0855003 	add	r5, r5, r3
	for (i = 1; i < RingPtr->AllCnt; i++) {
 10045d4:	da00000e 	ble	1004614 <XAxiDma_BdRingCheck+0x15c>
		XAXIDMA_CACHE_INVALIDATE(AddrV);
 10045d8:	e3a01034 	mov	r1, #52	; 0x34
 10045dc:	e1a00004 	mov	r0, r4
 10045e0:	eb000af6 	bl	10071c0 <Xil_DCacheInvalidateRange>
		if (XAxiDma_BdRead(AddrV, XAXIDMA_BD_NDESC_OFFSET) != AddrP) {
 10045e4:	e5943000 	ldr	r3, [r4]
	for (i = 1; i < RingPtr->AllCnt; i++) {
 10045e8:	e2866001 	add	r6, r6, #1
		if (XAxiDma_BdRead(AddrV, XAXIDMA_BD_NDESC_OFFSET) != AddrP) {
 10045ec:	e1530005 	cmp	r3, r5
 10045f0:	0afffff2 	beq	10045c0 <XAxiDma_BdRingCheck+0x108>
		"ptr %x wrong, expect %x\r\n",
			(unsigned int)XAxiDma_BdRead(AddrV,
		          XAXIDMA_BD_NDESC_OFFSET),
			(unsigned int)RingPtr->FirstBdPhysAddr);

		return XST_DMA_SG_LIST_ERROR;
 10045f4:	e300020e 	movw	r0, #526	; 0x20e
 10045f8:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
 10045fc:	e300020e 	movw	r0, #526	; 0x20e
	}

	/* No problems found */
	return XST_SUCCESS;
}
 1004600:	e12fff1e 	bx	lr
		return XST_DMA_SG_NO_LIST;
 1004604:	e300020b 	movw	r0, #523	; 0x20b
 1004608:	e12fff1e 	bx	lr
		return XST_IS_STARTED;
 100460c:	e3a00017 	mov	r0, #23
 1004610:	e12fff1e 	bx	lr
	XAXIDMA_CACHE_INVALIDATE(AddrV);
 1004614:	e3a01034 	mov	r1, #52	; 0x34
 1004618:	e1a00004 	mov	r0, r4
 100461c:	eb000ae7 	bl	10071c0 <Xil_DCacheInvalidateRange>
	if (XAxiDma_BdRead(AddrV, XAXIDMA_BD_NDESC_OFFSET) !=
 1004620:	e5942000 	ldr	r2, [r4]
 1004624:	e5973020 	ldr	r3, [r7, #32]
 1004628:	e1520003 	cmp	r2, r3
 100462c:	1afffff0 	bne	10045f4 <XAxiDma_BdRingCheck+0x13c>
	return XST_SUCCESS;
 1004630:	e3a00000 	mov	r0, #0
}
 1004634:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

01004638 <XAxiDma_BdRingDumpRegs>:
 * @return	None
 *
 * @note	This function can be used only when DMA is in SG mode
 *
 *****************************************************************************/
void XAxiDma_BdRingDumpRegs(XAxiDma_BdRing *RingPtr) {
 1004638:	e1a03000 	mov	r3, r0
 100463c:	e92d4070 	push	{r4, r5, r6, lr}
	UINTPTR RegBase = RingPtr->ChanBase;
 1004640:	e5934000 	ldr	r4, [r3]
	int RingIndex = RingPtr->RingIndex;

	xil_printf("Dump registers %p:\r\n", (void *)RegBase);
 1004644:	e3010ee0 	movw	r0, #7904	; 0x1ee0
 1004648:	e3400101 	movt	r0, #257	; 0x101
	int RingIndex = RingPtr->RingIndex;
 100464c:	e5935064 	ldr	r5, [r3, #100]	; 0x64
	xil_printf("Dump registers %p:\r\n", (void *)RegBase);
 1004650:	e1a01004 	mov	r1, r4
 1004654:	eb000dbc 	bl	1007d4c <xil_printf>
	xil_printf("Control REG: %08x\r\n",
 1004658:	e3010ef8 	movw	r0, #7928	; 0x1ef8
	return *(volatile u32 *) Addr;
 100465c:	e5941000 	ldr	r1, [r4]
 1004660:	e3400101 	movt	r0, #257	; 0x101
 1004664:	eb000db8 	bl	1007d4c <xil_printf>
		(unsigned int)XAxiDma_ReadReg(RegBase, XAXIDMA_CR_OFFSET));
	xil_printf("Status REG: %08x\r\n",
 1004668:	e3010f0c 	movw	r0, #7948	; 0x1f0c
 100466c:	e5941004 	ldr	r1, [r4, #4]
 1004670:	e3400101 	movt	r0, #257	; 0x101
 1004674:	eb000db4 	bl	1007d4c <xil_printf>
		(unsigned int)XAxiDma_ReadReg(RegBase, XAXIDMA_SR_OFFSET));

	if (RingIndex) {
 1004678:	e3550000 	cmp	r5, #0
 100467c:	0a00000f 	beq	10046c0 <XAxiDma_BdRingDumpRegs+0x88>
	xil_printf("Cur BD REG: %08x\r\n",
		(unsigned int)XAxiDma_ReadReg(RegBase,
 1004680:	e2855001 	add	r5, r5, #1
	xil_printf("Cur BD REG: %08x\r\n",
 1004684:	e3010f20 	movw	r0, #7968	; 0x1f20
 1004688:	e7941285 	ldr	r1, [r4, r5, lsl #5]
		(unsigned int)XAxiDma_ReadReg(RegBase,
 100468c:	e1a05285 	lsl	r5, r5, #5
	xil_printf("Cur BD REG: %08x\r\n",
 1004690:	e3400101 	movt	r0, #257	; 0x101
 1004694:	eb000dac 	bl	1007d4c <xil_printf>
		XAXIDMA_RX_CDESC0_OFFSET + ((RingIndex - 1) *
		XAXIDMA_RX_NDESC_OFFSET)));
	xil_printf("Tail BD REG: %08x\r\n",
		(unsigned int)XAxiDma_ReadReg(RegBase,
 1004698:	e2455040 	sub	r5, r5, #64	; 0x40
 100469c:	e2844048 	add	r4, r4, #72	; 0x48
	xil_printf("Tail BD REG: %08x\r\n",
 10046a0:	e3010f34 	movw	r0, #7988	; 0x1f34
 10046a4:	e7951004 	ldr	r1, [r5, r4]
 10046a8:	e3400101 	movt	r0, #257	; 0x101
 10046ac:	eb000da6 	bl	1007d4c <xil_printf>
		(unsigned int)XAxiDma_ReadReg(RegBase, XAXIDMA_CDESC_OFFSET));
	xil_printf("Tail BD REG: %08x\r\n",
		(unsigned int)XAxiDma_ReadReg(RegBase, XAXIDMA_TDESC_OFFSET));
	}

	xil_printf("\r\n");
 10046b0:	e3010ae8 	movw	r0, #6888	; 0x1ae8
}
 10046b4:	e8bd4070 	pop	{r4, r5, r6, lr}
	xil_printf("\r\n");
 10046b8:	e3400101 	movt	r0, #257	; 0x101
 10046bc:	ea000da2 	b	1007d4c <xil_printf>
	xil_printf("Cur BD REG: %08x\r\n",
 10046c0:	e3010f20 	movw	r0, #7968	; 0x1f20
 10046c4:	e5941008 	ldr	r1, [r4, #8]
 10046c8:	e3400101 	movt	r0, #257	; 0x101
 10046cc:	eb000d9e 	bl	1007d4c <xil_printf>
	xil_printf("Tail BD REG: %08x\r\n",
 10046d0:	e3010f34 	movw	r0, #7988	; 0x1f34
 10046d4:	e5941010 	ldr	r1, [r4, #16]
 10046d8:	e3400101 	movt	r0, #257	; 0x101
 10046dc:	eb000d9a 	bl	1007d4c <xil_printf>
	xil_printf("\r\n");
 10046e0:	e3010ae8 	movw	r0, #6888	; 0x1ae8
}
 10046e4:	e8bd4070 	pop	{r4, r5, r6, lr}
	xil_printf("\r\n");
 10046e8:	e3400101 	movt	r0, #257	; 0x101
 10046ec:	ea000d96 	b	1007d4c <xil_printf>

010046f0 <XGpioPs_CfgInitialize>:
* @note		None.
*
******************************************************************************/
s32 XGpioPs_CfgInitialize(XGpioPs *InstancePtr, const XGpioPs_Config *ConfigPtr,
				u32 EffectiveAddr)
{
 10046f0:	e92d4070 	push	{r4, r5, r6, lr}
	s32 Status = XST_SUCCESS;
	u8 i;
	Xil_AssertNonvoid(InstancePtr != NULL);
 10046f4:	e2504000 	subs	r4, r0, #0
 10046f8:	0a00004b 	beq	100482c <XGpioPs_CfgInitialize+0x13c>
 10046fc:	e3095c78 	movw	r5, #40056	; 0x9c78
	Xil_AssertNonvoid(ConfigPtr != NULL);
 1004700:	e3510000 	cmp	r1, #0
	Xil_AssertNonvoid(InstancePtr != NULL);
 1004704:	e3405101 	movt	r5, #257	; 0x101
 1004708:	e3a03000 	mov	r3, #0
 100470c:	e5853000 	str	r3, [r5]
	Xil_AssertNonvoid(ConfigPtr != NULL);
 1004710:	0a00004e 	beq	1004850 <XGpioPs_CfgInitialize+0x160>
	Xil_AssertNonvoid(EffectiveAddr != (u32)0);
 1004714:	e3520000 	cmp	r2, #0
 1004718:	0a00002d 	beq	10047d4 <XGpioPs_CfgInitialize+0xe4>
	 * Set some default values for instance data, don't indicate the device
	 * is ready to use until everything has been initialized successfully.
	 */
	InstancePtr->IsReady = 0U;
	InstancePtr->GpioConfig.BaseAddr = EffectiveAddr;
	InstancePtr->GpioConfig.DeviceId = ConfigPtr->DeviceId;
 100471c:	e1d100b0 	ldrh	r0, [r1]
	InstancePtr->Handler = (XGpioPs_Handler)StubHandler;
 1004720:	e3061190 	movw	r1, #24976	; 0x6190
 1004724:	e3401100 	movt	r1, #256	; 0x100
	InstancePtr->GpioConfig.BaseAddr = EffectiveAddr;
 1004728:	e1c420f4 	strd	r2, [r4, #4]
	InstancePtr->Handler = (XGpioPs_Handler)StubHandler;
 100472c:	e584100c 	str	r1, [r4, #12]
	InstancePtr->GpioConfig.DeviceId = ConfigPtr->DeviceId;
 1004730:	e1c400b0 	strh	r0, [r4]
	InstancePtr->Platform = XGetPlatform_Info();
 1004734:	eb000cf2 	bl	1007b04 <XGetPlatform_Info>

	/* Initialize the Bank data based on platform */
	if (InstancePtr->Platform == (u32)XPLAT_ZYNQ_ULTRA_MP) {
 1004738:	e3500001 	cmp	r0, #1
	InstancePtr->Platform = XGetPlatform_Info();
 100473c:	e5840014 	str	r0, [r4, #20]
	if (InstancePtr->Platform == (u32)XPLAT_ZYNQ_ULTRA_MP) {
 1004740:	0a00002b 	beq	10047f4 <XGpioPs_CfgInitialize+0x104>
		 *	142 - 173, Bank 5
		 */
		InstancePtr->MaxPinNum = (u32)174;
		InstancePtr->MaxBanks = (u8)6;
	}
        else if (InstancePtr->Platform == (u32)XPLAT_VERSAL)
 1004744:	e3500006 	cmp	r0, #6
 1004748:	0a00002e 	beq	1004808 <XGpioPs_CfgInitialize+0x118>
		 *	0 - 31,  Bank 0
		 *	32 - 53, Bank 1
		 *	54 - 85, Bank 2
		 *	86 - 117, Bank 3
		 */
		InstancePtr->MaxPinNum = (u32)118;
 100474c:	e3a02076 	mov	r2, #118	; 0x76
		InstancePtr->MaxBanks = (u8)4;
 1004750:	e3a03004 	mov	r3, #4
		InstancePtr->MaxPinNum = (u32)118;
 1004754:	e5842018 	str	r2, [r4, #24]
		InstancePtr->MaxBanks = (u8)4;
 1004758:	e5c4301c 	strb	r3, [r4, #28]
{
 100475c:	e3a02000 	mov	r2, #0
******************************************************************************/
static INLINE void Xil_Out32(UINTPTR Addr, u32 Value)
{
#ifndef ENABLE_SAFETY
	volatile u32 *LocalAddr = (volatile u32 *)Addr;
	*LocalAddr = Value;
 1004760:	e3e0c000 	mvn	ip, #0
 1004764:	e1a03002 	mov	r3, r2
 1004768:	ea000008 	b	1004790 <XGpioPs_CfgInitialize+0xa0>

                       }
                }
                else
                {
		XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 100476c:	e5941004 	ldr	r1, [r4, #4]
 1004770:	e2811f85 	add	r1, r1, #532	; 0x214
 1004774:	e781c303 	str	ip, [r1, r3, lsl #6]
 1004778:	e2822001 	add	r2, r2, #1
	for (i=(u8)0U;i<InstancePtr->MaxBanks;i++) {
 100477c:	e5d4101c 	ldrb	r1, [r4, #28]
 1004780:	e6ef3072 	uxtb	r3, r2
 1004784:	e1510003 	cmp	r1, r3
 1004788:	9a00000c 	bls	10047c0 <XGpioPs_CfgInitialize+0xd0>
 100478c:	e5940014 	ldr	r0, [r4, #20]
                if (InstancePtr->Platform == XPLAT_VERSAL){
 1004790:	e3500006 	cmp	r0, #6
 1004794:	1afffff4 	bne	100476c <XGpioPs_CfgInitialize+0x7c>
                        if(InstancePtr->PmcGpio == (u32)FALSE)
 1004798:	e5941020 	ldr	r1, [r4, #32]
                                if((i== (u8)XGPIOPS_ONE)||(i== (u8)XGPIOPS_TWO))
 100479c:	e2430001 	sub	r0, r3, #1
                        if(InstancePtr->PmcGpio == (u32)FALSE)
 10047a0:	e3510000 	cmp	r1, #0
 10047a4:	1a000002 	bne	10047b4 <XGpioPs_CfgInitialize+0xc4>
                                if((i== (u8)XGPIOPS_ONE)||(i== (u8)XGPIOPS_TWO))
 10047a8:	e3500001 	cmp	r0, #1
 10047ac:	8affffee 	bhi	100476c <XGpioPs_CfgInitialize+0x7c>
 10047b0:	eafffff0 	b	1004778 <XGpioPs_CfgInitialize+0x88>
                                if(i==(u32)XGPIOPS_TWO)
 10047b4:	e3530002 	cmp	r3, #2
 10047b8:	1affffeb 	bne	100476c <XGpioPs_CfgInitialize+0x7c>
 10047bc:	eaffffed 	b	1004778 <XGpioPs_CfgInitialize+0x88>
					  XGPIOPS_INTDIS_OFFSET, 0xFFFFFFFFU);
                }
	}

	/* Indicate the component is now ready to use. */
	InstancePtr->IsReady = XIL_COMPONENT_IS_READY;
 10047c0:	e3013111 	movw	r3, #4369	; 0x1111
 10047c4:	e3413111 	movt	r3, #4369	; 0x1111
 10047c8:	e5843008 	str	r3, [r4, #8]

	return Status;
}
 10047cc:	e3a00000 	mov	r0, #0
 10047d0:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(EffectiveAddr != (u32)0);
 10047d4:	e3010f48 	movw	r0, #8008	; 0x1f48
 10047d8:	e3a01068 	mov	r1, #104	; 0x68
 10047dc:	e3400101 	movt	r0, #257	; 0x101
 10047e0:	eb000a42 	bl	10070f0 <Xil_Assert>
 10047e4:	e3a03001 	mov	r3, #1
}
 10047e8:	e3a00000 	mov	r0, #0
	Xil_AssertNonvoid(EffectiveAddr != (u32)0);
 10047ec:	e5853000 	str	r3, [r5]
}
 10047f0:	e8bd8070 	pop	{r4, r5, r6, pc}
		InstancePtr->MaxPinNum = (u32)174;
 10047f4:	e3a020ae 	mov	r2, #174	; 0xae
		InstancePtr->MaxBanks = (u8)6;
 10047f8:	e3a03006 	mov	r3, #6
		InstancePtr->MaxPinNum = (u32)174;
 10047fc:	e5842018 	str	r2, [r4, #24]
		InstancePtr->MaxBanks = (u8)6;
 1004800:	e5c4301c 	strb	r3, [r4, #28]
 1004804:	eaffffd4 	b	100475c <XGpioPs_CfgInitialize+0x6c>
                if(InstancePtr->PmcGpio == (u32)FALSE)
 1004808:	e5943020 	ldr	r3, [r4, #32]
 100480c:	e3530000 	cmp	r3, #0
                        InstancePtr->MaxPinNum = (u32)58;
 1004810:	03a0203a 	moveq	r2, #58	; 0x3a
                        InstancePtr->MaxBanks = (u8)4;
 1004814:	03a03004 	moveq	r3, #4
                        InstancePtr->MaxPinNum = (u32)116;
 1004818:	13a02074 	movne	r2, #116	; 0x74
                        InstancePtr->MaxBanks = (u8)5;
 100481c:	13a03005 	movne	r3, #5
                        InstancePtr->MaxPinNum = (u32)116;
 1004820:	e5842018 	str	r2, [r4, #24]
                        InstancePtr->MaxBanks = (u8)5;
 1004824:	e5c4301c 	strb	r3, [r4, #28]
 1004828:	eaffffcb 	b	100475c <XGpioPs_CfgInitialize+0x6c>
	Xil_AssertNonvoid(InstancePtr != NULL);
 100482c:	e3010f48 	movw	r0, #8008	; 0x1f48
 1004830:	e3a01066 	mov	r1, #102	; 0x66
 1004834:	e3400101 	movt	r0, #257	; 0x101
 1004838:	eb000a2c 	bl	10070f0 <Xil_Assert>
 100483c:	e3093c78 	movw	r3, #40056	; 0x9c78
 1004840:	e3a02001 	mov	r2, #1
 1004844:	e3403101 	movt	r3, #257	; 0x101
 1004848:	e5832000 	str	r2, [r3]
 100484c:	eaffffde 	b	10047cc <XGpioPs_CfgInitialize+0xdc>
	Xil_AssertNonvoid(ConfigPtr != NULL);
 1004850:	e3010f48 	movw	r0, #8008	; 0x1f48
 1004854:	e3a01067 	mov	r1, #103	; 0x67
 1004858:	e3400101 	movt	r0, #257	; 0x101
 100485c:	eb000a23 	bl	10070f0 <Xil_Assert>
 1004860:	e3a03001 	mov	r3, #1
 1004864:	e5853000 	str	r3, [r5]
 1004868:	eaffffd7 	b	10047cc <XGpioPs_CfgInitialize+0xdc>

0100486c <XGpioPs_Read>:
* @note		This function is used for reading the state of all the GPIO pins
*		of specified bank.
*
*****************************************************************************/
u32 XGpioPs_Read(const XGpioPs *InstancePtr, u8 Bank)
{
 100486c:	e92d4070 	push	{r4, r5, r6, lr}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1004870:	e2506000 	subs	r6, r0, #0
 1004874:	0a00001f 	beq	10048f8 <XGpioPs_Read+0x8c>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1004878:	e5962008 	ldr	r2, [r6, #8]
 100487c:	e3013111 	movw	r3, #4369	; 0x1111
 1004880:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 1004884:	e3095c78 	movw	r5, #40056	; 0x9c78
 1004888:	e3405101 	movt	r5, #257	; 0x101
 100488c:	e3a04000 	mov	r4, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1004890:	e1520003 	cmp	r2, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 1004894:	e5854000 	str	r4, [r5]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1004898:	1a000006 	bne	10048b8 <XGpioPs_Read+0x4c>
        Xil_AssertNonvoid(Bank < InstancePtr->MaxBanks);
 100489c:	e5d6301c 	ldrb	r3, [r6, #28]
 10048a0:	e1530001 	cmp	r3, r1
 10048a4:	9a00000b 	bls	10048d8 <XGpioPs_Read+0x6c>
        } else {
                Xil_AssertNonvoid((Bank !=XGPIOPS_ONE) && (Bank !=XGPIOPS_TWO));
        }
#endif

	return XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 10048a8:	e5963004 	ldr	r3, [r6, #4]
 10048ac:	e2811018 	add	r1, r1, #24
	return *(volatile u32 *) Addr;
 10048b0:	e7930101 	ldr	r0, [r3, r1, lsl #2]
 10048b4:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10048b8:	e3010f48 	movw	r0, #8008	; 0x1f48
 10048bc:	e3a010e0 	mov	r1, #224	; 0xe0
 10048c0:	e3400101 	movt	r0, #257	; 0x101
 10048c4:	eb000a09 	bl	10070f0 <Xil_Assert>
 10048c8:	e3a03001 	mov	r3, #1
 10048cc:	e1a00004 	mov	r0, r4
 10048d0:	e5853000 	str	r3, [r5]
 10048d4:	e8bd8070 	pop	{r4, r5, r6, pc}
        Xil_AssertNonvoid(Bank < InstancePtr->MaxBanks);
 10048d8:	e3010f48 	movw	r0, #8008	; 0x1f48
 10048dc:	e3a010e1 	mov	r1, #225	; 0xe1
 10048e0:	e3400101 	movt	r0, #257	; 0x101
 10048e4:	eb000a01 	bl	10070f0 <Xil_Assert>
 10048e8:	e3a03001 	mov	r3, #1
 10048ec:	e1a00004 	mov	r0, r4
 10048f0:	e5853000 	str	r3, [r5]
				 ((u32)(Bank) * XGPIOPS_DATA_BANK_OFFSET) +
				 XGPIOPS_DATA_RO_OFFSET);
}
 10048f4:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 10048f8:	e3010f48 	movw	r0, #8008	; 0x1f48
 10048fc:	e3a010df 	mov	r1, #223	; 0xdf
 1004900:	e3400101 	movt	r0, #257	; 0x101
 1004904:	eb0009f9 	bl	10070f0 <Xil_Assert>
 1004908:	e3093c78 	movw	r3, #40056	; 0x9c78
 100490c:	e3a02001 	mov	r2, #1
 1004910:	e3403101 	movt	r3, #257	; 0x101
 1004914:	e1a00006 	mov	r0, r6
 1004918:	e5832000 	str	r2, [r3]
 100491c:	e8bd8070 	pop	{r4, r5, r6, pc}

01004920 <XGpioPs_Write>:
*		the bank. The previous state of the pins is not maintained.
*
*****************************************************************************/
void XGpioPs_Write(const XGpioPs *InstancePtr, u8 Bank, u32 Data)
{
	Xil_AssertVoid(InstancePtr != NULL);
 1004920:	e3500000 	cmp	r0, #0
{
 1004924:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 1004928:	0a00001d 	beq	10049a4 <XGpioPs_Write+0x84>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 100492c:	e590c008 	ldr	ip, [r0, #8]
 1004930:	e3013111 	movw	r3, #4369	; 0x1111
 1004934:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 1004938:	e3094c78 	movw	r4, #40056	; 0x9c78
 100493c:	e3404101 	movt	r4, #257	; 0x101
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1004940:	e15c0003 	cmp	ip, r3
	Xil_AssertVoid(InstancePtr != NULL);
 1004944:	e3a03000 	mov	r3, #0
 1004948:	e5843000 	str	r3, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 100494c:	1a000006 	bne	100496c <XGpioPs_Write+0x4c>
        Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 1004950:	e5d0301c 	ldrb	r3, [r0, #28]
 1004954:	e1530001 	cmp	r3, r1
 1004958:	9a00000a 	bls	1004988 <XGpioPs_Write+0x68>
        } else {
                Xil_AssertVoid((Bank !=XGPIOPS_ONE) && (Bank !=XGPIOPS_TWO));
        }
#endif

	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 100495c:	e5903004 	ldr	r3, [r0, #4]
 1004960:	e2811010 	add	r1, r1, #16
	*LocalAddr = Value;
 1004964:	e7832101 	str	r2, [r3, r1, lsl #2]
 1004968:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 100496c:	e3010f48 	movw	r0, #8008	; 0x1f48
 1004970:	e3001127 	movw	r1, #295	; 0x127
 1004974:	e3400101 	movt	r0, #257	; 0x101
 1004978:	eb0009dc 	bl	10070f0 <Xil_Assert>
 100497c:	e3a03001 	mov	r3, #1
 1004980:	e5843000 	str	r3, [r4]
 1004984:	e8bd8010 	pop	{r4, pc}
        Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 1004988:	e3010f48 	movw	r0, #8008	; 0x1f48
 100498c:	e3a01f4a 	mov	r1, #296	; 0x128
 1004990:	e3400101 	movt	r0, #257	; 0x101
 1004994:	eb0009d5 	bl	10070f0 <Xil_Assert>
 1004998:	e3a03001 	mov	r3, #1
 100499c:	e5843000 	str	r3, [r4]
			  ((u32)(Bank) * XGPIOPS_DATA_BANK_OFFSET) +
			  XGPIOPS_DATA_OFFSET, Data);
}
 10049a0:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 10049a4:	e3010f48 	movw	r0, #8008	; 0x1f48
 10049a8:	e3001126 	movw	r1, #294	; 0x126
 10049ac:	e3400101 	movt	r0, #257	; 0x101
 10049b0:	eb0009ce 	bl	10070f0 <Xil_Assert>
 10049b4:	e3093c78 	movw	r3, #40056	; 0x9c78
 10049b8:	e3a02001 	mov	r2, #1
 10049bc:	e3403101 	movt	r3, #257	; 0x101
 10049c0:	e5832000 	str	r2, [r3]
 10049c4:	e8bd8010 	pop	{r4, pc}

010049c8 <XGpioPs_SetDirection>:
*		not maintained.
*
*****************************************************************************/
void XGpioPs_SetDirection(const XGpioPs *InstancePtr, u8 Bank, u32 Direction)
{
	Xil_AssertVoid(InstancePtr != NULL);
 10049c8:	e3500000 	cmp	r0, #0
{
 10049cc:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 10049d0:	0a00001e 	beq	1004a50 <XGpioPs_SetDirection+0x88>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10049d4:	e590c008 	ldr	ip, [r0, #8]
 10049d8:	e3013111 	movw	r3, #4369	; 0x1111
 10049dc:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 10049e0:	e3094c78 	movw	r4, #40056	; 0x9c78
 10049e4:	e3404101 	movt	r4, #257	; 0x101
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10049e8:	e15c0003 	cmp	ip, r3
	Xil_AssertVoid(InstancePtr != NULL);
 10049ec:	e3a03000 	mov	r3, #0
 10049f0:	e5843000 	str	r3, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10049f4:	1a000007 	bne	1004a18 <XGpioPs_SetDirection+0x50>
        Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 10049f8:	e5d0301c 	ldrb	r3, [r0, #28]
 10049fc:	e1530001 	cmp	r3, r1
 1004a00:	9a00000b 	bls	1004a34 <XGpioPs_SetDirection+0x6c>
        } else {
                Xil_AssertVoid((Bank !=XGPIOPS_ONE) && (Bank !=XGPIOPS_TWO));
        }
#endif

	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 1004a04:	e5900004 	ldr	r0, [r0, #4]
 1004a08:	e3a03f81 	mov	r3, #516	; 0x204
 1004a0c:	e0831301 	add	r1, r3, r1, lsl #6
 1004a10:	e7812000 	str	r2, [r1, r0]
 1004a14:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1004a18:	e3010f48 	movw	r0, #8008	; 0x1f48
 1004a1c:	e3001186 	movw	r1, #390	; 0x186
 1004a20:	e3400101 	movt	r0, #257	; 0x101
 1004a24:	eb0009b1 	bl	10070f0 <Xil_Assert>
 1004a28:	e3a03001 	mov	r3, #1
 1004a2c:	e5843000 	str	r3, [r4]
 1004a30:	e8bd8010 	pop	{r4, pc}
        Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 1004a34:	e3010f48 	movw	r0, #8008	; 0x1f48
 1004a38:	e3001187 	movw	r1, #391	; 0x187
 1004a3c:	e3400101 	movt	r0, #257	; 0x101
 1004a40:	eb0009aa 	bl	10070f0 <Xil_Assert>
 1004a44:	e3a03001 	mov	r3, #1
 1004a48:	e5843000 	str	r3, [r4]
			  ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
			  XGPIOPS_DIRM_OFFSET, Direction);
}
 1004a4c:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1004a50:	e3010f48 	movw	r0, #8008	; 0x1f48
 1004a54:	e3001185 	movw	r1, #389	; 0x185
 1004a58:	e3400101 	movt	r0, #257	; 0x101
 1004a5c:	eb0009a3 	bl	10070f0 <Xil_Assert>
 1004a60:	e3093c78 	movw	r3, #40056	; 0x9c78
 1004a64:	e3a02001 	mov	r2, #1
 1004a68:	e3403101 	movt	r3, #257	; 0x101
 1004a6c:	e5832000 	str	r2, [r3]
 1004a70:	e8bd8010 	pop	{r4, pc}

01004a74 <XGpioPs_GetDirection>:
*
* @note		None.
*
*****************************************************************************/
u32 XGpioPs_GetDirection(const XGpioPs *InstancePtr, u8 Bank)
{
 1004a74:	e92d4070 	push	{r4, r5, r6, lr}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1004a78:	e2506000 	subs	r6, r0, #0
 1004a7c:	0a000020 	beq	1004b04 <XGpioPs_GetDirection+0x90>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1004a80:	e5962008 	ldr	r2, [r6, #8]
 1004a84:	e3013111 	movw	r3, #4369	; 0x1111
 1004a88:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 1004a8c:	e3095c78 	movw	r5, #40056	; 0x9c78
 1004a90:	e3405101 	movt	r5, #257	; 0x101
 1004a94:	e3a04000 	mov	r4, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1004a98:	e1520003 	cmp	r2, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 1004a9c:	e5854000 	str	r4, [r5]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1004aa0:	1a000007 	bne	1004ac4 <XGpioPs_GetDirection+0x50>
        Xil_AssertNonvoid(Bank < InstancePtr->MaxBanks);
 1004aa4:	e5d6301c 	ldrb	r3, [r6, #28]
 1004aa8:	e1530001 	cmp	r3, r1
 1004aac:	9a00000c 	bls	1004ae4 <XGpioPs_GetDirection+0x70>
        } else {
                Xil_AssertNonvoid((Bank !=XGPIOPS_ONE) && (Bank !=XGPIOPS_TWO));
        }
#endif

	return XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1004ab0:	e5962004 	ldr	r2, [r6, #4]
 1004ab4:	e3a03f81 	mov	r3, #516	; 0x204
 1004ab8:	e0831301 	add	r1, r3, r1, lsl #6
	return *(volatile u32 *) Addr;
 1004abc:	e7910002 	ldr	r0, [r1, r2]
 1004ac0:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1004ac4:	e3010f48 	movw	r0, #8008	; 0x1f48
 1004ac8:	e30011d5 	movw	r1, #469	; 0x1d5
 1004acc:	e3400101 	movt	r0, #257	; 0x101
 1004ad0:	eb000986 	bl	10070f0 <Xil_Assert>
 1004ad4:	e3a03001 	mov	r3, #1
 1004ad8:	e1a00004 	mov	r0, r4
 1004adc:	e5853000 	str	r3, [r5]
 1004ae0:	e8bd8070 	pop	{r4, r5, r6, pc}
        Xil_AssertNonvoid(Bank < InstancePtr->MaxBanks);
 1004ae4:	e3010f48 	movw	r0, #8008	; 0x1f48
 1004ae8:	e30011d6 	movw	r1, #470	; 0x1d6
 1004aec:	e3400101 	movt	r0, #257	; 0x101
 1004af0:	eb00097e 	bl	10070f0 <Xil_Assert>
 1004af4:	e3a03001 	mov	r3, #1
 1004af8:	e1a00004 	mov	r0, r4
 1004afc:	e5853000 	str	r3, [r5]
				((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
				XGPIOPS_DIRM_OFFSET);
}
 1004b00:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1004b04:	e3010f48 	movw	r0, #8008	; 0x1f48
 1004b08:	e3a01f75 	mov	r1, #468	; 0x1d4
 1004b0c:	e3400101 	movt	r0, #257	; 0x101
 1004b10:	eb000976 	bl	10070f0 <Xil_Assert>
 1004b14:	e3093c78 	movw	r3, #40056	; 0x9c78
 1004b18:	e3a02001 	mov	r2, #1
 1004b1c:	e3403101 	movt	r3, #257	; 0x101
 1004b20:	e1a00006 	mov	r0, r6
 1004b24:	e5832000 	str	r2, [r3]
 1004b28:	e8bd8070 	pop	{r4, r5, r6, pc}

01004b2c <XGpioPs_SetOutputEnable>:
*		Enables is not maintained.
*
*****************************************************************************/
void XGpioPs_SetOutputEnable(const XGpioPs *InstancePtr, u8 Bank, u32 OpEnable)
{
	Xil_AssertVoid(InstancePtr != NULL);
 1004b2c:	e3500000 	cmp	r0, #0
{
 1004b30:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 1004b34:	0a00001e 	beq	1004bb4 <XGpioPs_SetOutputEnable+0x88>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1004b38:	e590c008 	ldr	ip, [r0, #8]
 1004b3c:	e3013111 	movw	r3, #4369	; 0x1111
 1004b40:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 1004b44:	e3094c78 	movw	r4, #40056	; 0x9c78
 1004b48:	e3404101 	movt	r4, #257	; 0x101
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1004b4c:	e15c0003 	cmp	ip, r3
	Xil_AssertVoid(InstancePtr != NULL);
 1004b50:	e3a03000 	mov	r3, #0
 1004b54:	e5843000 	str	r3, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1004b58:	1a000007 	bne	1004b7c <XGpioPs_SetOutputEnable+0x50>
        Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 1004b5c:	e5d0301c 	ldrb	r3, [r0, #28]
 1004b60:	e1530001 	cmp	r3, r1
 1004b64:	9a00000b 	bls	1004b98 <XGpioPs_SetOutputEnable+0x6c>
        } else {
                Xil_AssertVoid((Bank !=XGPIOPS_ONE) && (Bank !=XGPIOPS_TWO));
        }
#endif

	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 1004b68:	e5900004 	ldr	r0, [r0, #4]
 1004b6c:	e3a03f82 	mov	r3, #520	; 0x208
 1004b70:	e0831301 	add	r1, r3, r1, lsl #6
	*LocalAddr = Value;
 1004b74:	e7812000 	str	r2, [r1, r0]
 1004b78:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1004b7c:	e3010f48 	movw	r0, #8008	; 0x1f48
 1004b80:	e3a01e22 	mov	r1, #544	; 0x220
 1004b84:	e3400101 	movt	r0, #257	; 0x101
 1004b88:	eb000958 	bl	10070f0 <Xil_Assert>
 1004b8c:	e3a03001 	mov	r3, #1
 1004b90:	e5843000 	str	r3, [r4]
 1004b94:	e8bd8010 	pop	{r4, pc}
        Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 1004b98:	e3010f48 	movw	r0, #8008	; 0x1f48
 1004b9c:	e3001221 	movw	r1, #545	; 0x221
 1004ba0:	e3400101 	movt	r0, #257	; 0x101
 1004ba4:	eb000951 	bl	10070f0 <Xil_Assert>
 1004ba8:	e3a03001 	mov	r3, #1
 1004bac:	e5843000 	str	r3, [r4]
			  ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
			  XGPIOPS_OUTEN_OFFSET, OpEnable);
}
 1004bb0:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1004bb4:	e3010f48 	movw	r0, #8008	; 0x1f48
 1004bb8:	e300121f 	movw	r1, #543	; 0x21f
 1004bbc:	e3400101 	movt	r0, #257	; 0x101
 1004bc0:	eb00094a 	bl	10070f0 <Xil_Assert>
 1004bc4:	e3093c78 	movw	r3, #40056	; 0x9c78
 1004bc8:	e3a02001 	mov	r2, #1
 1004bcc:	e3403101 	movt	r3, #257	; 0x101
 1004bd0:	e5832000 	str	r2, [r3]
 1004bd4:	e8bd8010 	pop	{r4, pc}

01004bd8 <XGpioPs_GetOutputEnable>:
*
* @note		None.
*
*****************************************************************************/
u32 XGpioPs_GetOutputEnable(const XGpioPs *InstancePtr, u8 Bank)
{
 1004bd8:	e92d4070 	push	{r4, r5, r6, lr}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1004bdc:	e2506000 	subs	r6, r0, #0
 1004be0:	0a000020 	beq	1004c68 <XGpioPs_GetOutputEnable+0x90>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1004be4:	e5962008 	ldr	r2, [r6, #8]
 1004be8:	e3013111 	movw	r3, #4369	; 0x1111
 1004bec:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 1004bf0:	e3095c78 	movw	r5, #40056	; 0x9c78
 1004bf4:	e3405101 	movt	r5, #257	; 0x101
 1004bf8:	e3a04000 	mov	r4, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1004bfc:	e1520003 	cmp	r2, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 1004c00:	e5854000 	str	r4, [r5]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1004c04:	1a000007 	bne	1004c28 <XGpioPs_GetOutputEnable+0x50>
        Xil_AssertNonvoid(Bank < InstancePtr->MaxBanks);
 1004c08:	e5d6301c 	ldrb	r3, [r6, #28]
 1004c0c:	e1530001 	cmp	r3, r1
 1004c10:	9a00000c 	bls	1004c48 <XGpioPs_GetOutputEnable+0x70>
        } else {
                Xil_AssertNonvoid((Bank !=XGPIOPS_ONE) && (Bank !=XGPIOPS_TWO));
        }
#endif

	return XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1004c14:	e5962004 	ldr	r2, [r6, #4]
 1004c18:	e3a03f82 	mov	r3, #520	; 0x208
 1004c1c:	e0831301 	add	r1, r3, r1, lsl #6
	return *(volatile u32 *) Addr;
 1004c20:	e7910002 	ldr	r0, [r1, r2]
 1004c24:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1004c28:	e3010f48 	movw	r0, #8008	; 0x1f48
 1004c2c:	e3a01f9d 	mov	r1, #628	; 0x274
 1004c30:	e3400101 	movt	r0, #257	; 0x101
 1004c34:	eb00092d 	bl	10070f0 <Xil_Assert>
 1004c38:	e3a03001 	mov	r3, #1
 1004c3c:	e1a00004 	mov	r0, r4
 1004c40:	e5853000 	str	r3, [r5]
 1004c44:	e8bd8070 	pop	{r4, r5, r6, pc}
        Xil_AssertNonvoid(Bank < InstancePtr->MaxBanks);
 1004c48:	e3010f48 	movw	r0, #8008	; 0x1f48
 1004c4c:	e3001275 	movw	r1, #629	; 0x275
 1004c50:	e3400101 	movt	r0, #257	; 0x101
 1004c54:	eb000925 	bl	10070f0 <Xil_Assert>
 1004c58:	e3a03001 	mov	r3, #1
 1004c5c:	e1a00004 	mov	r0, r4
 1004c60:	e5853000 	str	r3, [r5]
				((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
				XGPIOPS_OUTEN_OFFSET);
}
 1004c64:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1004c68:	e3010f48 	movw	r0, #8008	; 0x1f48
 1004c6c:	e3001273 	movw	r1, #627	; 0x273
 1004c70:	e3400101 	movt	r0, #257	; 0x101
 1004c74:	eb00091d 	bl	10070f0 <Xil_Assert>
 1004c78:	e3093c78 	movw	r3, #40056	; 0x9c78
 1004c7c:	e3a02001 	mov	r2, #1
 1004c80:	e3403101 	movt	r3, #257	; 0x101
 1004c84:	e1a00006 	mov	r0, r6
 1004c88:	e5832000 	str	r2, [r3]
 1004c8c:	e8bd8070 	pop	{r4, r5, r6, pc}

01004c90 <XGpioPs_GetBankPin>:
#ifdef versal
void XGpioPs_GetBankPin(const XGpioPs *InstancePtr,u8 PinNumber, u8 *BankNumber, u8 *PinNumberInBank)
#else
void XGpioPs_GetBankPin(u8 PinNumber, u8 *BankNumber, u8 *PinNumberInBank)
#endif
{
 1004c90:	e92d40f0 	push	{r4, r5, r6, r7, lr}
	u32 XGpioPsPinTable[6] = {0};
 1004c94:	e3a05000 	mov	r5, #0
{
 1004c98:	e24dd01c 	sub	sp, sp, #28
 1004c9c:	e1a04000 	mov	r4, r0
 1004ca0:	e1a06001 	mov	r6, r1
 1004ca4:	e1a07002 	mov	r7, r2
	u32 XGpioPsPinTable[6] = {0};
 1004ca8:	e58d5004 	str	r5, [sp, #4]
 1004cac:	e58d5000 	str	r5, [sp]
 1004cb0:	e58d5008 	str	r5, [sp, #8]
 1004cb4:	e58d500c 	str	r5, [sp, #12]
 1004cb8:	e58d5010 	str	r5, [sp, #16]
 1004cbc:	e58d5014 	str	r5, [sp, #20]
#ifdef versal
        u8 i=(u8)0;
#endif
	u32 Platform = XGetPlatform_Info();
 1004cc0:	eb000b8f 	bl	1007b04 <XGetPlatform_Info>

	if (Platform == (u32)XPLAT_ZYNQ_ULTRA_MP) {
 1004cc4:	e3500001 	cmp	r0, #1
 1004cc8:	0a000022 	beq	1004d58 <XGpioPs_GetBankPin+0xc8>
                }

        }
#endif
        else {
		XGpioPsPinTable[0] = (u32)31; /* 0 - 31, Bank 0 */
 1004ccc:	e3a0201f 	mov	r2, #31
		XGpioPsPinTable[1] = (u32)53; /* 32 - 53, Bank 1 */
 1004cd0:	e3a03035 	mov	r3, #53	; 0x35
		XGpioPsPinTable[2] = (u32)85; /* 54 - 85, Bank 2 */
		XGpioPsPinTable[3] = (u32)117; /* 86 - 117 Bank 3 */

		*BankNumber = 0U;
		while (*BankNumber < XGPIOPS_FOUR) {
			if (PinNumber <= XGpioPsPinTable[*BankNumber]) {
 1004cd4:	e354001f 	cmp	r4, #31
		XGpioPsPinTable[0] = (u32)31; /* 0 - 31, Bank 0 */
 1004cd8:	e58d2000 	str	r2, [sp]
		XGpioPsPinTable[1] = (u32)53; /* 32 - 53, Bank 1 */
 1004cdc:	e58d3004 	str	r3, [sp, #4]
		XGpioPsPinTable[2] = (u32)85; /* 54 - 85, Bank 2 */
 1004ce0:	e3a02055 	mov	r2, #85	; 0x55
		XGpioPsPinTable[3] = (u32)117; /* 86 - 117 Bank 3 */
 1004ce4:	e3a03075 	mov	r3, #117	; 0x75
 1004ce8:	e1cd20f8 	strd	r2, [sp, #8]
			if (PinNumber <= XGpioPsPinTable[*BankNumber]) {
 1004cec:	9a000034 	bls	1004dc4 <XGpioPs_GetBankPin+0x134>
 1004cf0:	e3540035 	cmp	r4, #53	; 0x35
				break;
			}
			(*BankNumber)++;
 1004cf4:	e3a03001 	mov	r3, #1
 1004cf8:	e5c63000 	strb	r3, [r6]
			if (PinNumber <= XGpioPsPinTable[*BankNumber]) {
 1004cfc:	9a000013 	bls	1004d50 <XGpioPs_GetBankPin+0xc0>
 1004d00:	e3540055 	cmp	r4, #85	; 0x55
			(*BankNumber)++;
 1004d04:	e3a03002 	mov	r3, #2
 1004d08:	e5c63000 	strb	r3, [r6]
			if (PinNumber <= XGpioPsPinTable[*BankNumber]) {
 1004d0c:	9a00000f 	bls	1004d50 <XGpioPs_GetBankPin+0xc0>
			(*BankNumber)++;
 1004d10:	e3a03003 	mov	r3, #3
			if (PinNumber <= XGpioPsPinTable[*BankNumber]) {
 1004d14:	e3540075 	cmp	r4, #117	; 0x75
			(*BankNumber)++;
 1004d18:	e5c63000 	strb	r3, [r6]
 1004d1c:	83a03004 	movhi	r3, #4
 1004d20:	85c63000 	strbhi	r3, [r6]
			if (PinNumber <= XGpioPsPinTable[*BankNumber]) {
 1004d24:	9a000009 	bls	1004d50 <XGpioPs_GetBankPin+0xc0>
        }
#endif

        else {
		*PinNumberInBank = (u8)((u32)PinNumber %
					(XGpioPsPinTable[*BankNumber - (u8)1] + (u32)1));
 1004d28:	e28d2018 	add	r2, sp, #24
		*PinNumberInBank = (u8)((u32)PinNumber %
 1004d2c:	e1a00004 	mov	r0, r4
					(XGpioPsPinTable[*BankNumber - (u8)1] + (u32)1));
 1004d30:	e0823103 	add	r3, r2, r3, lsl #2
 1004d34:	e513101c 	ldr	r1, [r3, #-28]	; 0xffffffe4
		*PinNumberInBank = (u8)((u32)PinNumber %
 1004d38:	e2811001 	add	r1, r1, #1
 1004d3c:	fa000e58 	blx	10086a4 <__aeabi_uidivmod>
 1004d40:	e6ef4071 	uxtb	r4, r1
 1004d44:	e5c74000 	strb	r4, [r7]
        }
}
 1004d48:	e28dd01c 	add	sp, sp, #28
 1004d4c:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
 1004d50:	e5d63000 	ldrb	r3, [r6]
 1004d54:	eafffff3 	b	1004d28 <XGpioPs_GetBankPin+0x98>
			if (PinNumber <= XGpioPsPinTable[*BankNumber]) {
 1004d58:	e3540019 	cmp	r4, #25
		XGpioPsPinTable[0] = (u32)25; /* 0 - 25, Bank 0 */
 1004d5c:	e3a01019 	mov	r1, #25
		XGpioPsPinTable[2] = (u32)77; /* 52 - 77, Bank 2 */
 1004d60:	e3a0304d 	mov	r3, #77	; 0x4d
		XGpioPsPinTable[1] = (u32)51; /* 26 - 51, Bank 1 */
 1004d64:	e3a02033 	mov	r2, #51	; 0x33
		XGpioPsPinTable[0] = (u32)25; /* 0 - 25, Bank 0 */
 1004d68:	e58d1000 	str	r1, [sp]
		XGpioPsPinTable[3] = (u32)109; /* 78 - 109, Bank 3 */
 1004d6c:	e3a0c06d 	mov	ip, #109	; 0x6d
		XGpioPsPinTable[4] = (u32)141; /* 110 - 141, Bank 4 */
 1004d70:	e3a0108d 	mov	r1, #141	; 0x8d
		XGpioPsPinTable[2] = (u32)77; /* 52 - 77, Bank 2 */
 1004d74:	e58d3008 	str	r3, [sp, #8]
		XGpioPsPinTable[5] = (u32)173; /* 142 - 173 Bank 5 */
 1004d78:	e3a030ad 	mov	r3, #173	; 0xad
		XGpioPsPinTable[4] = (u32)141; /* 110 - 141, Bank 4 */
 1004d7c:	e58d1010 	str	r1, [sp, #16]
		XGpioPsPinTable[5] = (u32)173; /* 142 - 173 Bank 5 */
 1004d80:	e58d3014 	str	r3, [sp, #20]
 1004d84:	828d1008 	addhi	r1, sp, #8
		XGpioPsPinTable[1] = (u32)51; /* 26 - 51, Bank 1 */
 1004d88:	e58d2004 	str	r2, [sp, #4]
			(*BankNumber)++;
 1004d8c:	83a03002 	movhi	r3, #2
		XGpioPsPinTable[3] = (u32)109; /* 78 - 109, Bank 3 */
 1004d90:	e58dc00c 	str	ip, [sp, #12]
			(*BankNumber)++;
 1004d94:	85c60000 	strbhi	r0, [r6]
			if (PinNumber <= XGpioPsPinTable[*BankNumber]) {
 1004d98:	8a000001 	bhi	1004da4 <XGpioPs_GetBankPin+0x114>
 1004d9c:	ea000008 	b	1004dc4 <XGpioPs_GetBankPin+0x134>
 1004da0:	e4912004 	ldr	r2, [r1], #4
 1004da4:	e1540002 	cmp	r4, r2
 1004da8:	9affffe8 	bls	1004d50 <XGpioPs_GetBankPin+0xc0>
			(*BankNumber)++;
 1004dac:	e5c63000 	strb	r3, [r6]
 1004db0:	e2833001 	add	r3, r3, #1
		while (*BankNumber < XGPIOPS_SIX) {
 1004db4:	e3530007 	cmp	r3, #7
 1004db8:	1afffff8 	bne	1004da0 <XGpioPs_GetBankPin+0x110>
 1004dbc:	e3a03006 	mov	r3, #6
 1004dc0:	eaffffd8 	b	1004d28 <XGpioPs_GetBankPin+0x98>
		*BankNumber = 0U;
 1004dc4:	e5c65000 	strb	r5, [r6]
	if (*BankNumber == (u8)0) {
 1004dc8:	eaffffdd 	b	1004d44 <XGpioPs_GetBankPin+0xb4>

01004dcc <XGpioPs_ReadPin>:
{
 1004dcc:	e92d4070 	push	{r4, r5, r6, lr}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1004dd0:	e2506000 	subs	r6, r0, #0
{
 1004dd4:	e24dd008 	sub	sp, sp, #8
	Xil_AssertNonvoid(InstancePtr != NULL);
 1004dd8:	0a00002a 	beq	1004e88 <XGpioPs_ReadPin+0xbc>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1004ddc:	e5962008 	ldr	r2, [r6, #8]
 1004de0:	e3013111 	movw	r3, #4369	; 0x1111
 1004de4:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 1004de8:	e3095c78 	movw	r5, #40056	; 0x9c78
 1004dec:	e3405101 	movt	r5, #257	; 0x101
 1004df0:	e3a04000 	mov	r4, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1004df4:	e1520003 	cmp	r2, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 1004df8:	e5854000 	str	r4, [r5]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1004dfc:	1a000018 	bne	1004e64 <XGpioPs_ReadPin+0x98>
	Xil_AssertNonvoid(Pin < InstancePtr->MaxPinNum);
 1004e00:	e5963018 	ldr	r3, [r6, #24]
 1004e04:	e1530001 	cmp	r3, r1
 1004e08:	9a00000c 	bls	1004e40 <XGpioPs_ReadPin+0x74>
	XGpioPs_GetBankPin((u8)Pin, &Bank, &PinNumber);
 1004e0c:	e6ef0071 	uxtb	r0, r1
 1004e10:	e28d2007 	add	r2, sp, #7
 1004e14:	e28d1006 	add	r1, sp, #6
 1004e18:	ebffff9c 	bl	1004c90 <XGpioPs_GetBankPin>
	return (XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1004e1c:	e5dd3006 	ldrb	r3, [sp, #6]
 1004e20:	e5962004 	ldr	r2, [r6, #4]
				 XGPIOPS_DATA_RO_OFFSET) >> (u32)PinNumber) & (u32)1;
 1004e24:	e5dd4007 	ldrb	r4, [sp, #7]
	return (XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1004e28:	e2833018 	add	r3, r3, #24
 1004e2c:	e7920103 	ldr	r0, [r2, r3, lsl #2]
				 XGPIOPS_DATA_RO_OFFSET) >> (u32)PinNumber) & (u32)1;
 1004e30:	e1a04430 	lsr	r4, r0, r4
 1004e34:	e2040001 	and	r0, r4, #1
}
 1004e38:	e28dd008 	add	sp, sp, #8
 1004e3c:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(Pin < InstancePtr->MaxPinNum);
 1004e40:	e3010f48 	movw	r0, #8008	; 0x1f48
 1004e44:	e3001106 	movw	r1, #262	; 0x106
 1004e48:	e3400101 	movt	r0, #257	; 0x101
 1004e4c:	eb0008a7 	bl	10070f0 <Xil_Assert>
 1004e50:	e3a03001 	mov	r3, #1
 1004e54:	e1a00004 	mov	r0, r4
 1004e58:	e5853000 	str	r3, [r5]
}
 1004e5c:	e28dd008 	add	sp, sp, #8
 1004e60:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1004e64:	e3010f48 	movw	r0, #8008	; 0x1f48
 1004e68:	e3001105 	movw	r1, #261	; 0x105
 1004e6c:	e3400101 	movt	r0, #257	; 0x101
 1004e70:	eb00089e 	bl	10070f0 <Xil_Assert>
 1004e74:	e3a03001 	mov	r3, #1
 1004e78:	e1a00004 	mov	r0, r4
 1004e7c:	e5853000 	str	r3, [r5]
}
 1004e80:	e28dd008 	add	sp, sp, #8
 1004e84:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1004e88:	e3010f48 	movw	r0, #8008	; 0x1f48
 1004e8c:	e3a01f41 	mov	r1, #260	; 0x104
 1004e90:	e3400101 	movt	r0, #257	; 0x101
 1004e94:	eb000895 	bl	10070f0 <Xil_Assert>
 1004e98:	e3093c78 	movw	r3, #40056	; 0x9c78
 1004e9c:	e3a02001 	mov	r2, #1
 1004ea0:	e3403101 	movt	r3, #257	; 0x101
 1004ea4:	e1a00006 	mov	r0, r6
 1004ea8:	e5832000 	str	r2, [r3]
 1004eac:	eaffffe1 	b	1004e38 <XGpioPs_ReadPin+0x6c>

01004eb0 <XGpioPs_WritePin>:
{
 1004eb0:	e92d40f0 	push	{r4, r5, r6, r7, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 1004eb4:	e2505000 	subs	r5, r0, #0
{
 1004eb8:	e24dd00c 	sub	sp, sp, #12
	Xil_AssertVoid(InstancePtr != NULL);
 1004ebc:	0a000032 	beq	1004f8c <XGpioPs_WritePin+0xdc>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1004ec0:	e5953008 	ldr	r3, [r5, #8]
 1004ec4:	e1a07002 	mov	r7, r2
 1004ec8:	e3012111 	movw	r2, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 1004ecc:	e3094c78 	movw	r4, #40056	; 0x9c78
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1004ed0:	e3412111 	movt	r2, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 1004ed4:	e3404101 	movt	r4, #257	; 0x101
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1004ed8:	e1530002 	cmp	r3, r2
	Xil_AssertVoid(InstancePtr != NULL);
 1004edc:	e3a06000 	mov	r6, #0
 1004ee0:	e5846000 	str	r6, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1004ee4:	1a000020 	bne	1004f6c <XGpioPs_WritePin+0xbc>
	Xil_AssertVoid(Pin < InstancePtr->MaxPinNum);
 1004ee8:	e5953018 	ldr	r3, [r5, #24]
 1004eec:	e1530001 	cmp	r3, r1
 1004ef0:	9a000015 	bls	1004f4c <XGpioPs_WritePin+0x9c>
	XGpioPs_GetBankPin((u8)Pin, &Bank, &PinNumber);
 1004ef4:	e6ef0071 	uxtb	r0, r1
 1004ef8:	e28d2007 	add	r2, sp, #7
 1004efc:	e28d1006 	add	r1, sp, #6
 1004f00:	ebffff62 	bl	1004c90 <XGpioPs_GetBankPin>
	if (PinNumber > 15U) {
 1004f04:	e5dd3007 	ldrb	r3, [sp, #7]
 1004f08:	e353000f 	cmp	r3, #15
		PinNumber -= (u8)16;
 1004f0c:	82433010 	subhi	r3, r3, #16
		RegOffset = XGPIOPS_DATA_MSW_OFFSET;
 1004f10:	83a06004 	movhi	r6, #4
		PinNumber -= (u8)16;
 1004f14:	86ef3073 	uxtbhi	r3, r3
	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 1004f18:	e5952004 	ldr	r2, [r5, #4]
	Value = ~((u32)1 << (PinNumber + 16U)) & ((DataVar << PinNumber) | 0xFFFF0000U);
 1004f1c:	e3a01000 	mov	r1, #0
	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 1004f20:	e5dd0006 	ldrb	r0, [sp, #6]
	DataVar &= (u32)0x01;
 1004f24:	e2077001 	and	r7, r7, #1
	Value = ~((u32)1 << (PinNumber + 16U)) & ((DataVar << PinNumber) | 0xFFFF0000U);
 1004f28:	e34f1fff 	movt	r1, #65535	; 0xffff
 1004f2c:	e3a0c001 	mov	ip, #1
 1004f30:	e1811317 	orr	r1, r1, r7, lsl r3
 1004f34:	e2833010 	add	r3, r3, #16
 1004f38:	e1c1331c 	bic	r3, r1, ip, lsl r3
	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 1004f3c:	e0822180 	add	r2, r2, r0, lsl #3
	*LocalAddr = Value;
 1004f40:	e7823006 	str	r3, [r2, r6]
}
 1004f44:	e28dd00c 	add	sp, sp, #12
 1004f48:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
	Xil_AssertVoid(Pin < InstancePtr->MaxPinNum);
 1004f4c:	e3010f48 	movw	r0, #8008	; 0x1f48
 1004f50:	e3001151 	movw	r1, #337	; 0x151
 1004f54:	e3400101 	movt	r0, #257	; 0x101
 1004f58:	eb000864 	bl	10070f0 <Xil_Assert>
 1004f5c:	e3a03001 	mov	r3, #1
 1004f60:	e5843000 	str	r3, [r4]
}
 1004f64:	e28dd00c 	add	sp, sp, #12
 1004f68:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1004f6c:	e3010f48 	movw	r0, #8008	; 0x1f48
 1004f70:	e3a01e15 	mov	r1, #336	; 0x150
 1004f74:	e3400101 	movt	r0, #257	; 0x101
 1004f78:	eb00085c 	bl	10070f0 <Xil_Assert>
 1004f7c:	e3a03001 	mov	r3, #1
 1004f80:	e5843000 	str	r3, [r4]
}
 1004f84:	e28dd00c 	add	sp, sp, #12
 1004f88:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1004f8c:	e3010f48 	movw	r0, #8008	; 0x1f48
 1004f90:	e300114f 	movw	r1, #335	; 0x14f
 1004f94:	e3400101 	movt	r0, #257	; 0x101
 1004f98:	eb000854 	bl	10070f0 <Xil_Assert>
 1004f9c:	e3093c78 	movw	r3, #40056	; 0x9c78
 1004fa0:	e3a02001 	mov	r2, #1
 1004fa4:	e3403101 	movt	r3, #257	; 0x101
 1004fa8:	e5832000 	str	r2, [r3]
 1004fac:	eaffffec 	b	1004f64 <XGpioPs_WritePin+0xb4>

01004fb0 <XGpioPs_SetDirectionPin>:
{
 1004fb0:	e92d4070 	push	{r4, r5, r6, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 1004fb4:	e2505000 	subs	r5, r0, #0
{
 1004fb8:	e24dd008 	sub	sp, sp, #8
	Xil_AssertVoid(InstancePtr != NULL);
 1004fbc:	0a00003b 	beq	10050b0 <XGpioPs_SetDirectionPin+0x100>
 1004fc0:	e1a06002 	mov	r6, r2
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1004fc4:	e5952008 	ldr	r2, [r5, #8]
 1004fc8:	e3013111 	movw	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 1004fcc:	e3094c78 	movw	r4, #40056	; 0x9c78
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1004fd0:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 1004fd4:	e3404101 	movt	r4, #257	; 0x101
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1004fd8:	e1520003 	cmp	r2, r3
	Xil_AssertVoid(InstancePtr != NULL);
 1004fdc:	e3a03000 	mov	r3, #0
 1004fe0:	e5843000 	str	r3, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1004fe4:	1a000015 	bne	1005040 <XGpioPs_SetDirectionPin+0x90>
	Xil_AssertVoid(Pin < InstancePtr->MaxPinNum);
 1004fe8:	e5953018 	ldr	r3, [r5, #24]
 1004fec:	e1530001 	cmp	r3, r1
 1004ff0:	9a000026 	bls	1005090 <XGpioPs_SetDirectionPin+0xe0>
	Xil_AssertVoid(Direction <= (u32)1);
 1004ff4:	e3560001 	cmp	r6, #1
 1004ff8:	8a000018 	bhi	1005060 <XGpioPs_SetDirectionPin+0xb0>
	XGpioPs_GetBankPin((u8)Pin, &Bank, &PinNumber);
 1004ffc:	e6ef0071 	uxtb	r0, r1
 1005000:	e28d2007 	add	r2, sp, #7
 1005004:	e28d1006 	add	r1, sp, #6
 1005008:	ebffff20 	bl	1004c90 <XGpioPs_GetBankPin>
	DirModeReg = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 100500c:	e5dd2006 	ldrb	r2, [sp, #6]
 1005010:	e3a03f81 	mov	r3, #516	; 0x204
 1005014:	e5951004 	ldr	r1, [r5, #4]
	if (Direction!=(u32)0) { /*  Output Direction */
 1005018:	e3560000 	cmp	r6, #0
	DirModeReg = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 100501c:	e0833302 	add	r3, r3, r2, lsl #6
	return *(volatile u32 *) Addr;
 1005020:	e7932001 	ldr	r2, [r3, r1]
	if (Direction!=(u32)0) { /*  Output Direction */
 1005024:	1a000015 	bne	1005080 <XGpioPs_SetDirectionPin+0xd0>
		DirModeReg &= ~ ((u32)1 << (u32)PinNumber);
 1005028:	e5dd0007 	ldrb	r0, [sp, #7]
 100502c:	e3a0c001 	mov	ip, #1
 1005030:	e1c2201c 	bic	r2, r2, ip, lsl r0
	*LocalAddr = Value;
 1005034:	e7832001 	str	r2, [r3, r1]
}
 1005038:	e28dd008 	add	sp, sp, #8
 100503c:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005040:	e3010f48 	movw	r0, #8008	; 0x1f48
 1005044:	e30011aa 	movw	r1, #426	; 0x1aa
 1005048:	e3400101 	movt	r0, #257	; 0x101
 100504c:	eb000827 	bl	10070f0 <Xil_Assert>
 1005050:	e3a03001 	mov	r3, #1
 1005054:	e5843000 	str	r3, [r4]
}
 1005058:	e28dd008 	add	sp, sp, #8
 100505c:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(Direction <= (u32)1);
 1005060:	e3010f48 	movw	r0, #8008	; 0x1f48
 1005064:	e3a01f6b 	mov	r1, #428	; 0x1ac
 1005068:	e3400101 	movt	r0, #257	; 0x101
 100506c:	eb00081f 	bl	10070f0 <Xil_Assert>
 1005070:	e3a03001 	mov	r3, #1
 1005074:	e5843000 	str	r3, [r4]
}
 1005078:	e28dd008 	add	sp, sp, #8
 100507c:	e8bd8070 	pop	{r4, r5, r6, pc}
		DirModeReg |= ((u32)1 << (u32)PinNumber);
 1005080:	e5dd0007 	ldrb	r0, [sp, #7]
 1005084:	e3a0c001 	mov	ip, #1
 1005088:	e182201c 	orr	r2, r2, ip, lsl r0
 100508c:	eaffffe8 	b	1005034 <XGpioPs_SetDirectionPin+0x84>
	Xil_AssertVoid(Pin < InstancePtr->MaxPinNum);
 1005090:	e3010f48 	movw	r0, #8008	; 0x1f48
 1005094:	e30011ab 	movw	r1, #427	; 0x1ab
 1005098:	e3400101 	movt	r0, #257	; 0x101
 100509c:	eb000813 	bl	10070f0 <Xil_Assert>
 10050a0:	e3a03001 	mov	r3, #1
 10050a4:	e5843000 	str	r3, [r4]
}
 10050a8:	e28dd008 	add	sp, sp, #8
 10050ac:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 10050b0:	e3010f48 	movw	r0, #8008	; 0x1f48
 10050b4:	e30011a9 	movw	r1, #425	; 0x1a9
 10050b8:	e3400101 	movt	r0, #257	; 0x101
 10050bc:	eb00080b 	bl	10070f0 <Xil_Assert>
 10050c0:	e3093c78 	movw	r3, #40056	; 0x9c78
 10050c4:	e3a02001 	mov	r2, #1
 10050c8:	e3403101 	movt	r3, #257	; 0x101
 10050cc:	e5832000 	str	r2, [r3]
 10050d0:	eaffffe0 	b	1005058 <XGpioPs_SetDirectionPin+0xa8>

010050d4 <XGpioPs_GetDirectionPin>:
{
 10050d4:	e92d4070 	push	{r4, r5, r6, lr}
	Xil_AssertNonvoid(InstancePtr != NULL);
 10050d8:	e2506000 	subs	r6, r0, #0
{
 10050dc:	e24dd008 	sub	sp, sp, #8
	Xil_AssertNonvoid(InstancePtr != NULL);
 10050e0:	0a00002b 	beq	1005194 <XGpioPs_GetDirectionPin+0xc0>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10050e4:	e5962008 	ldr	r2, [r6, #8]
 10050e8:	e3013111 	movw	r3, #4369	; 0x1111
 10050ec:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 10050f0:	e3095c78 	movw	r5, #40056	; 0x9c78
 10050f4:	e3405101 	movt	r5, #257	; 0x101
 10050f8:	e3a04000 	mov	r4, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10050fc:	e1520003 	cmp	r2, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 1005100:	e5854000 	str	r4, [r5]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005104:	1a000019 	bne	1005170 <XGpioPs_GetDirectionPin+0x9c>
	Xil_AssertNonvoid(Pin < InstancePtr->MaxPinNum);
 1005108:	e5963018 	ldr	r3, [r6, #24]
 100510c:	e1530001 	cmp	r3, r1
 1005110:	9a00000d 	bls	100514c <XGpioPs_GetDirectionPin+0x78>
	XGpioPs_GetBankPin((u8)Pin, &Bank, &PinNumber);
 1005114:	e6ef0071 	uxtb	r0, r1
 1005118:	e28d2007 	add	r2, sp, #7
 100511c:	e28d1006 	add	r1, sp, #6
 1005120:	ebfffeda 	bl	1004c90 <XGpioPs_GetBankPin>
	return (XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1005124:	e5dd1006 	ldrb	r1, [sp, #6]
 1005128:	e3a03f81 	mov	r3, #516	; 0x204
 100512c:	e5962004 	ldr	r2, [r6, #4]
				 XGPIOPS_DIRM_OFFSET) >> (u32)PinNumber) & (u32)1;
 1005130:	e5dd4007 	ldrb	r4, [sp, #7]
	return (XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1005134:	e0833301 	add	r3, r3, r1, lsl #6
	return *(volatile u32 *) Addr;
 1005138:	e7930002 	ldr	r0, [r3, r2]
				 XGPIOPS_DIRM_OFFSET) >> (u32)PinNumber) & (u32)1;
 100513c:	e1a04430 	lsr	r4, r0, r4
 1005140:	e2040001 	and	r0, r4, #1
}
 1005144:	e28dd008 	add	sp, sp, #8
 1005148:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(Pin < InstancePtr->MaxPinNum);
 100514c:	e3010f48 	movw	r0, #8008	; 0x1f48
 1005150:	e3a01f7f 	mov	r1, #508	; 0x1fc
 1005154:	e3400101 	movt	r0, #257	; 0x101
 1005158:	eb0007e4 	bl	10070f0 <Xil_Assert>
 100515c:	e3a03001 	mov	r3, #1
 1005160:	e1a00004 	mov	r0, r4
 1005164:	e5853000 	str	r3, [r5]
}
 1005168:	e28dd008 	add	sp, sp, #8
 100516c:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005170:	e3010f48 	movw	r0, #8008	; 0x1f48
 1005174:	e30011fb 	movw	r1, #507	; 0x1fb
 1005178:	e3400101 	movt	r0, #257	; 0x101
 100517c:	eb0007db 	bl	10070f0 <Xil_Assert>
 1005180:	e3a03001 	mov	r3, #1
 1005184:	e1a00004 	mov	r0, r4
 1005188:	e5853000 	str	r3, [r5]
}
 100518c:	e28dd008 	add	sp, sp, #8
 1005190:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1005194:	e3010f48 	movw	r0, #8008	; 0x1f48
 1005198:	e30011fa 	movw	r1, #506	; 0x1fa
 100519c:	e3400101 	movt	r0, #257	; 0x101
 10051a0:	eb0007d2 	bl	10070f0 <Xil_Assert>
 10051a4:	e3093c78 	movw	r3, #40056	; 0x9c78
 10051a8:	e3a02001 	mov	r2, #1
 10051ac:	e3403101 	movt	r3, #257	; 0x101
 10051b0:	e1a00006 	mov	r0, r6
 10051b4:	e5832000 	str	r2, [r3]
 10051b8:	eaffffe1 	b	1005144 <XGpioPs_GetDirectionPin+0x70>

010051bc <XGpioPs_SetOutputEnablePin>:
{
 10051bc:	e92d4070 	push	{r4, r5, r6, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 10051c0:	e2505000 	subs	r5, r0, #0
{
 10051c4:	e24dd008 	sub	sp, sp, #8
	Xil_AssertVoid(InstancePtr != NULL);
 10051c8:	0a00003b 	beq	10052bc <XGpioPs_SetOutputEnablePin+0x100>
 10051cc:	e1a06002 	mov	r6, r2
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10051d0:	e5952008 	ldr	r2, [r5, #8]
 10051d4:	e3013111 	movw	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 10051d8:	e3094c78 	movw	r4, #40056	; 0x9c78
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10051dc:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 10051e0:	e3404101 	movt	r4, #257	; 0x101
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10051e4:	e1520003 	cmp	r2, r3
	Xil_AssertVoid(InstancePtr != NULL);
 10051e8:	e3a03000 	mov	r3, #0
 10051ec:	e5843000 	str	r3, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10051f0:	1a000015 	bne	100524c <XGpioPs_SetOutputEnablePin+0x90>
	Xil_AssertVoid(Pin < InstancePtr->MaxPinNum);
 10051f4:	e5953018 	ldr	r3, [r5, #24]
 10051f8:	e1530001 	cmp	r3, r1
 10051fc:	9a000026 	bls	100529c <XGpioPs_SetOutputEnablePin+0xe0>
	Xil_AssertVoid(OpEnable <= (u32)1);
 1005200:	e3560001 	cmp	r6, #1
 1005204:	8a000018 	bhi	100526c <XGpioPs_SetOutputEnablePin+0xb0>
	XGpioPs_GetBankPin((u8)Pin, &Bank, &PinNumber);
 1005208:	e6ef0071 	uxtb	r0, r1
 100520c:	e28d2007 	add	r2, sp, #7
 1005210:	e28d1006 	add	r1, sp, #6
 1005214:	ebfffe9d 	bl	1004c90 <XGpioPs_GetBankPin>
	OpEnableReg = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1005218:	e5dd2006 	ldrb	r2, [sp, #6]
 100521c:	e3a03f82 	mov	r3, #520	; 0x208
 1005220:	e5951004 	ldr	r1, [r5, #4]
	if (OpEnable != (u32)0) { /*  Enable Output Enable */
 1005224:	e3560000 	cmp	r6, #0
	OpEnableReg = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1005228:	e0833302 	add	r3, r3, r2, lsl #6
 100522c:	e7932001 	ldr	r2, [r3, r1]
	if (OpEnable != (u32)0) { /*  Enable Output Enable */
 1005230:	1a000015 	bne	100528c <XGpioPs_SetOutputEnablePin+0xd0>
		OpEnableReg &= ~ ((u32)1 << (u32)PinNumber);
 1005234:	e5dd0007 	ldrb	r0, [sp, #7]
 1005238:	e3a0c001 	mov	ip, #1
 100523c:	e1c2201c 	bic	r2, r2, ip, lsl r0
	*LocalAddr = Value;
 1005240:	e7832001 	str	r2, [r3, r1]
}
 1005244:	e28dd008 	add	sp, sp, #8
 1005248:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 100524c:	e3010f48 	movw	r0, #8008	; 0x1f48
 1005250:	e3a01f92 	mov	r1, #584	; 0x248
 1005254:	e3400101 	movt	r0, #257	; 0x101
 1005258:	eb0007a4 	bl	10070f0 <Xil_Assert>
 100525c:	e3a03001 	mov	r3, #1
 1005260:	e5843000 	str	r3, [r4]
}
 1005264:	e28dd008 	add	sp, sp, #8
 1005268:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(OpEnable <= (u32)1);
 100526c:	e3010f48 	movw	r0, #8008	; 0x1f48
 1005270:	e300124a 	movw	r1, #586	; 0x24a
 1005274:	e3400101 	movt	r0, #257	; 0x101
 1005278:	eb00079c 	bl	10070f0 <Xil_Assert>
 100527c:	e3a03001 	mov	r3, #1
 1005280:	e5843000 	str	r3, [r4]
}
 1005284:	e28dd008 	add	sp, sp, #8
 1005288:	e8bd8070 	pop	{r4, r5, r6, pc}
		OpEnableReg |= ((u32)1 << (u32)PinNumber);
 100528c:	e5dd0007 	ldrb	r0, [sp, #7]
 1005290:	e3a0c001 	mov	ip, #1
 1005294:	e182201c 	orr	r2, r2, ip, lsl r0
 1005298:	eaffffe8 	b	1005240 <XGpioPs_SetOutputEnablePin+0x84>
	Xil_AssertVoid(Pin < InstancePtr->MaxPinNum);
 100529c:	e3010f48 	movw	r0, #8008	; 0x1f48
 10052a0:	e3001249 	movw	r1, #585	; 0x249
 10052a4:	e3400101 	movt	r0, #257	; 0x101
 10052a8:	eb000790 	bl	10070f0 <Xil_Assert>
 10052ac:	e3a03001 	mov	r3, #1
 10052b0:	e5843000 	str	r3, [r4]
}
 10052b4:	e28dd008 	add	sp, sp, #8
 10052b8:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 10052bc:	e3010f48 	movw	r0, #8008	; 0x1f48
 10052c0:	e3001247 	movw	r1, #583	; 0x247
 10052c4:	e3400101 	movt	r0, #257	; 0x101
 10052c8:	eb000788 	bl	10070f0 <Xil_Assert>
 10052cc:	e3093c78 	movw	r3, #40056	; 0x9c78
 10052d0:	e3a02001 	mov	r2, #1
 10052d4:	e3403101 	movt	r3, #257	; 0x101
 10052d8:	e5832000 	str	r2, [r3]
 10052dc:	eaffffe0 	b	1005264 <XGpioPs_SetOutputEnablePin+0xa8>

010052e0 <XGpioPs_GetOutputEnablePin>:
{
 10052e0:	e92d4070 	push	{r4, r5, r6, lr}
	Xil_AssertNonvoid(InstancePtr != NULL);
 10052e4:	e2506000 	subs	r6, r0, #0
{
 10052e8:	e24dd008 	sub	sp, sp, #8
	Xil_AssertNonvoid(InstancePtr != NULL);
 10052ec:	0a00002b 	beq	10053a0 <XGpioPs_GetOutputEnablePin+0xc0>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10052f0:	e5962008 	ldr	r2, [r6, #8]
 10052f4:	e3013111 	movw	r3, #4369	; 0x1111
 10052f8:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 10052fc:	e3095c78 	movw	r5, #40056	; 0x9c78
 1005300:	e3405101 	movt	r5, #257	; 0x101
 1005304:	e3a04000 	mov	r4, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005308:	e1520003 	cmp	r2, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 100530c:	e5854000 	str	r4, [r5]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005310:	1a000019 	bne	100537c <XGpioPs_GetOutputEnablePin+0x9c>
	Xil_AssertNonvoid(Pin < InstancePtr->MaxPinNum);
 1005314:	e5963018 	ldr	r3, [r6, #24]
 1005318:	e1530001 	cmp	r3, r1
 100531c:	9a00000d 	bls	1005358 <XGpioPs_GetOutputEnablePin+0x78>
	XGpioPs_GetBankPin((u8)Pin, &Bank, &PinNumber);
 1005320:	e6ef0071 	uxtb	r0, r1
 1005324:	e28d2007 	add	r2, sp, #7
 1005328:	e28d1006 	add	r1, sp, #6
 100532c:	ebfffe57 	bl	1004c90 <XGpioPs_GetBankPin>
	return (XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1005330:	e5dd1006 	ldrb	r1, [sp, #6]
 1005334:	e3a03f82 	mov	r3, #520	; 0x208
 1005338:	e5962004 	ldr	r2, [r6, #4]
				 XGPIOPS_OUTEN_OFFSET) >> (u32)PinNumber) & (u32)1;
 100533c:	e5dd4007 	ldrb	r4, [sp, #7]
	return (XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1005340:	e0833301 	add	r3, r3, r1, lsl #6
	return *(volatile u32 *) Addr;
 1005344:	e7930002 	ldr	r0, [r3, r2]
				 XGPIOPS_OUTEN_OFFSET) >> (u32)PinNumber) & (u32)1;
 1005348:	e1a04430 	lsr	r4, r0, r4
 100534c:	e2040001 	and	r0, r4, #1
}
 1005350:	e28dd008 	add	sp, sp, #8
 1005354:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(Pin < InstancePtr->MaxPinNum);
 1005358:	e3010f48 	movw	r0, #8008	; 0x1f48
 100535c:	e300129b 	movw	r1, #667	; 0x29b
 1005360:	e3400101 	movt	r0, #257	; 0x101
 1005364:	eb000761 	bl	10070f0 <Xil_Assert>
 1005368:	e3a03001 	mov	r3, #1
 100536c:	e1a00004 	mov	r0, r4
 1005370:	e5853000 	str	r3, [r5]
}
 1005374:	e28dd008 	add	sp, sp, #8
 1005378:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 100537c:	e3010f48 	movw	r0, #8008	; 0x1f48
 1005380:	e300129a 	movw	r1, #666	; 0x29a
 1005384:	e3400101 	movt	r0, #257	; 0x101
 1005388:	eb000758 	bl	10070f0 <Xil_Assert>
 100538c:	e3a03001 	mov	r3, #1
 1005390:	e1a00004 	mov	r0, r4
 1005394:	e5853000 	str	r3, [r5]
}
 1005398:	e28dd008 	add	sp, sp, #8
 100539c:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 10053a0:	e3010f48 	movw	r0, #8008	; 0x1f48
 10053a4:	e3001299 	movw	r1, #665	; 0x299
 10053a8:	e3400101 	movt	r0, #257	; 0x101
 10053ac:	eb00074f 	bl	10070f0 <Xil_Assert>
 10053b0:	e3093c78 	movw	r3, #40056	; 0x9c78
 10053b4:	e3a02001 	mov	r2, #1
 10053b8:	e3403101 	movt	r3, #257	; 0x101
 10053bc:	e1a00006 	mov	r0, r6
 10053c0:	e5832000 	str	r2, [r3]
 10053c4:	eaffffe1 	b	1005350 <XGpioPs_GetOutputEnablePin+0x70>

010053c8 <XGpioPs_LookupConfig>:
{
	XGpioPs_Config *CfgPtr = NULL;
	u32 Index;

	for (Index = 0U; Index < (u32)XPAR_XGPIOPS_NUM_INSTANCES; Index++) {
		if (XGpioPs_ConfigTable[Index].DeviceId == DeviceId) {
 10053c8:	e30231a0 	movw	r3, #8608	; 0x21a0
 10053cc:	e3403101 	movt	r3, #257	; 0x101
 10053d0:	e1d320b0 	ldrh	r2, [r3]
			break;
		}
	}

	return (XGpioPs_Config *)CfgPtr;
}
 10053d4:	e1520000 	cmp	r2, r0
 10053d8:	01a00003 	moveq	r0, r3
 10053dc:	13a00000 	movne	r0, #0
 10053e0:	e12fff1e 	bx	lr

010053e4 <XGpioPs_IntrEnable>:
* @note		None.
*
*****************************************************************************/
void XGpioPs_IntrEnable(const XGpioPs *InstancePtr, u8 Bank, u32 Mask)
{
	Xil_AssertVoid(InstancePtr != NULL);
 10053e4:	e3500000 	cmp	r0, #0
{
 10053e8:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 10053ec:	0a00001e 	beq	100546c <XGpioPs_IntrEnable+0x88>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10053f0:	e590c008 	ldr	ip, [r0, #8]
 10053f4:	e3013111 	movw	r3, #4369	; 0x1111
 10053f8:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 10053fc:	e3094c78 	movw	r4, #40056	; 0x9c78
 1005400:	e3404101 	movt	r4, #257	; 0x101
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005404:	e15c0003 	cmp	ip, r3
	Xil_AssertVoid(InstancePtr != NULL);
 1005408:	e3a03000 	mov	r3, #0
 100540c:	e5843000 	str	r3, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005410:	1a000007 	bne	1005434 <XGpioPs_IntrEnable+0x50>
        Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 1005414:	e5d0301c 	ldrb	r3, [r0, #28]
 1005418:	e1530001 	cmp	r3, r1
 100541c:	9a00000b 	bls	1005450 <XGpioPs_IntrEnable+0x6c>
        } else {
                Xil_AssertVoid((Bank !=XGPIOPS_ONE) && (Bank !=XGPIOPS_TWO));
        }
#endif

	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 1005420:	e5900004 	ldr	r0, [r0, #4]
 1005424:	e3a03e21 	mov	r3, #528	; 0x210
 1005428:	e0831301 	add	r1, r3, r1, lsl #6
	*LocalAddr = Value;
 100542c:	e7812000 	str	r2, [r1, r0]
 1005430:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005434:	e3010f54 	movw	r0, #8020	; 0x1f54
 1005438:	e3a01063 	mov	r1, #99	; 0x63
 100543c:	e3400101 	movt	r0, #257	; 0x101
 1005440:	eb00072a 	bl	10070f0 <Xil_Assert>
 1005444:	e3a03001 	mov	r3, #1
 1005448:	e5843000 	str	r3, [r4]
 100544c:	e8bd8010 	pop	{r4, pc}
        Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 1005450:	e3010f54 	movw	r0, #8020	; 0x1f54
 1005454:	e3a01064 	mov	r1, #100	; 0x64
 1005458:	e3400101 	movt	r0, #257	; 0x101
 100545c:	eb000723 	bl	10070f0 <Xil_Assert>
 1005460:	e3a03001 	mov	r3, #1
 1005464:	e5843000 	str	r3, [r4]
			  ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
			  XGPIOPS_INTEN_OFFSET, Mask);
}
 1005468:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 100546c:	e3010f54 	movw	r0, #8020	; 0x1f54
 1005470:	e3a01062 	mov	r1, #98	; 0x62
 1005474:	e3400101 	movt	r0, #257	; 0x101
 1005478:	eb00071c 	bl	10070f0 <Xil_Assert>
 100547c:	e3093c78 	movw	r3, #40056	; 0x9c78
 1005480:	e3a02001 	mov	r2, #1
 1005484:	e3403101 	movt	r3, #257	; 0x101
 1005488:	e5832000 	str	r2, [r3]
 100548c:	e8bd8010 	pop	{r4, pc}

01005490 <XGpioPs_IntrEnablePin>:
*
* @note		None.
*
*****************************************************************************/
void XGpioPs_IntrEnablePin(const XGpioPs *InstancePtr, u32 Pin)
{
 1005490:	e92d4030 	push	{r4, r5, lr}
	u8 Bank;
	u8 PinNumber;
	u32 IntrReg;

	Xil_AssertVoid(InstancePtr != NULL);
 1005494:	e2505000 	subs	r5, r0, #0
{
 1005498:	e24dd00c 	sub	sp, sp, #12
	Xil_AssertVoid(InstancePtr != NULL);
 100549c:	0a000029 	beq	1005548 <XGpioPs_IntrEnablePin+0xb8>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10054a0:	e5950008 	ldr	r0, [r5, #8]
 10054a4:	e3013111 	movw	r3, #4369	; 0x1111
 10054a8:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 10054ac:	e3094c78 	movw	r4, #40056	; 0x9c78
 10054b0:	e3404101 	movt	r4, #257	; 0x101
 10054b4:	e3a02000 	mov	r2, #0
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10054b8:	e1500003 	cmp	r0, r3
	Xil_AssertVoid(InstancePtr != NULL);
 10054bc:	e5842000 	str	r2, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10054c0:	1a000018 	bne	1005528 <XGpioPs_IntrEnablePin+0x98>
	Xil_AssertVoid(Pin < InstancePtr->MaxPinNum);
 10054c4:	e5953018 	ldr	r3, [r5, #24]
 10054c8:	e1530001 	cmp	r3, r1
 10054cc:	9a00000d 	bls	1005508 <XGpioPs_IntrEnablePin+0x78>

	/* Get the Bank number and Pin number within the bank. */
#ifdef versal
	XGpioPs_GetBankPin(InstancePtr,(u8)Pin, &Bank, &PinNumber);
#else
	XGpioPs_GetBankPin((u8)Pin, &Bank, &PinNumber);
 10054d0:	e6ef0071 	uxtb	r0, r1
 10054d4:	e28d2007 	add	r2, sp, #7
 10054d8:	e28d1006 	add	r1, sp, #6
 10054dc:	ebfffdeb 	bl	1004c90 <XGpioPs_GetBankPin>
#endif

	IntrReg = ((u32)1 << (u32)PinNumber);
 10054e0:	e5ddc007 	ldrb	ip, [sp, #7]
 10054e4:	e3a02001 	mov	r2, #1
	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 10054e8:	e5dd0006 	ldrb	r0, [sp, #6]
 10054ec:	e3a03e21 	mov	r3, #528	; 0x210
 10054f0:	e5951004 	ldr	r1, [r5, #4]
	IntrReg = ((u32)1 << (u32)PinNumber);
 10054f4:	e1a02c12 	lsl	r2, r2, ip
	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 10054f8:	e0833300 	add	r3, r3, r0, lsl #6
 10054fc:	e7832001 	str	r2, [r3, r1]
			  ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
			  XGPIOPS_INTEN_OFFSET, IntrReg);
}
 1005500:	e28dd00c 	add	sp, sp, #12
 1005504:	e8bd8030 	pop	{r4, r5, pc}
	Xil_AssertVoid(Pin < InstancePtr->MaxPinNum);
 1005508:	e3010f54 	movw	r0, #8020	; 0x1f54
 100550c:	e3a01088 	mov	r1, #136	; 0x88
 1005510:	e3400101 	movt	r0, #257	; 0x101
 1005514:	eb0006f5 	bl	10070f0 <Xil_Assert>
 1005518:	e3a03001 	mov	r3, #1
 100551c:	e5843000 	str	r3, [r4]
}
 1005520:	e28dd00c 	add	sp, sp, #12
 1005524:	e8bd8030 	pop	{r4, r5, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005528:	e3010f54 	movw	r0, #8020	; 0x1f54
 100552c:	e3a01087 	mov	r1, #135	; 0x87
 1005530:	e3400101 	movt	r0, #257	; 0x101
 1005534:	eb0006ed 	bl	10070f0 <Xil_Assert>
 1005538:	e3a03001 	mov	r3, #1
 100553c:	e5843000 	str	r3, [r4]
}
 1005540:	e28dd00c 	add	sp, sp, #12
 1005544:	e8bd8030 	pop	{r4, r5, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1005548:	e3010f54 	movw	r0, #8020	; 0x1f54
 100554c:	e3a01086 	mov	r1, #134	; 0x86
 1005550:	e3400101 	movt	r0, #257	; 0x101
 1005554:	eb0006e5 	bl	10070f0 <Xil_Assert>
 1005558:	e3093c78 	movw	r3, #40056	; 0x9c78
 100555c:	e3a02001 	mov	r2, #1
 1005560:	e3403101 	movt	r3, #257	; 0x101
 1005564:	e5832000 	str	r2, [r3]
 1005568:	eaffffe4 	b	1005500 <XGpioPs_IntrEnablePin+0x70>

0100556c <XGpioPs_IntrDisable>:
* @note		None.
*
*****************************************************************************/
void XGpioPs_IntrDisable(const XGpioPs *InstancePtr, u8 Bank, u32 Mask)
{
	Xil_AssertVoid(InstancePtr != NULL);
 100556c:	e3500000 	cmp	r0, #0
{
 1005570:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 1005574:	0a00001e 	beq	10055f4 <XGpioPs_IntrDisable+0x88>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005578:	e590c008 	ldr	ip, [r0, #8]
 100557c:	e3013111 	movw	r3, #4369	; 0x1111
 1005580:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 1005584:	e3094c78 	movw	r4, #40056	; 0x9c78
 1005588:	e3404101 	movt	r4, #257	; 0x101
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 100558c:	e15c0003 	cmp	ip, r3
	Xil_AssertVoid(InstancePtr != NULL);
 1005590:	e3a03000 	mov	r3, #0
 1005594:	e5843000 	str	r3, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005598:	1a000007 	bne	10055bc <XGpioPs_IntrDisable+0x50>
	Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 100559c:	e5d0301c 	ldrb	r3, [r0, #28]
 10055a0:	e1530001 	cmp	r3, r1
 10055a4:	9a00000b 	bls	10055d8 <XGpioPs_IntrDisable+0x6c>
        } else {
                Xil_AssertVoid((Bank !=XGPIOPS_ONE) && (Bank !=XGPIOPS_TWO));
        }
#endif

	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 10055a8:	e5900004 	ldr	r0, [r0, #4]
 10055ac:	e3a03f85 	mov	r3, #532	; 0x214
 10055b0:	e0831301 	add	r1, r3, r1, lsl #6
 10055b4:	e7812000 	str	r2, [r1, r0]
 10055b8:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10055bc:	e3010f54 	movw	r0, #8020	; 0x1f54
 10055c0:	e3a010ac 	mov	r1, #172	; 0xac
 10055c4:	e3400101 	movt	r0, #257	; 0x101
 10055c8:	eb0006c8 	bl	10070f0 <Xil_Assert>
 10055cc:	e3a03001 	mov	r3, #1
 10055d0:	e5843000 	str	r3, [r4]
 10055d4:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 10055d8:	e3010f54 	movw	r0, #8020	; 0x1f54
 10055dc:	e3a010ad 	mov	r1, #173	; 0xad
 10055e0:	e3400101 	movt	r0, #257	; 0x101
 10055e4:	eb0006c1 	bl	10070f0 <Xil_Assert>
 10055e8:	e3a03001 	mov	r3, #1
 10055ec:	e5843000 	str	r3, [r4]
			  ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
			  XGPIOPS_INTDIS_OFFSET, Mask);
}
 10055f0:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 10055f4:	e3010f54 	movw	r0, #8020	; 0x1f54
 10055f8:	e3a010ab 	mov	r1, #171	; 0xab
 10055fc:	e3400101 	movt	r0, #257	; 0x101
 1005600:	eb0006ba 	bl	10070f0 <Xil_Assert>
 1005604:	e3093c78 	movw	r3, #40056	; 0x9c78
 1005608:	e3a02001 	mov	r2, #1
 100560c:	e3403101 	movt	r3, #257	; 0x101
 1005610:	e5832000 	str	r2, [r3]
 1005614:	e8bd8010 	pop	{r4, pc}

01005618 <XGpioPs_IntrDisablePin>:
*
* @note		None.
*
*****************************************************************************/
void XGpioPs_IntrDisablePin(const XGpioPs *InstancePtr, u32 Pin)
{
 1005618:	e92d4030 	push	{r4, r5, lr}
	u8 Bank;
	u8 PinNumber;
	u32 IntrReg;

	Xil_AssertVoid(InstancePtr != NULL);
 100561c:	e2505000 	subs	r5, r0, #0
{
 1005620:	e24dd00c 	sub	sp, sp, #12
	Xil_AssertVoid(InstancePtr != NULL);
 1005624:	0a000029 	beq	10056d0 <XGpioPs_IntrDisablePin+0xb8>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005628:	e5950008 	ldr	r0, [r5, #8]
 100562c:	e3013111 	movw	r3, #4369	; 0x1111
 1005630:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 1005634:	e3094c78 	movw	r4, #40056	; 0x9c78
 1005638:	e3404101 	movt	r4, #257	; 0x101
 100563c:	e3a02000 	mov	r2, #0
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005640:	e1500003 	cmp	r0, r3
	Xil_AssertVoid(InstancePtr != NULL);
 1005644:	e5842000 	str	r2, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005648:	1a000018 	bne	10056b0 <XGpioPs_IntrDisablePin+0x98>
	Xil_AssertVoid(Pin < InstancePtr->MaxPinNum);
 100564c:	e5953018 	ldr	r3, [r5, #24]
 1005650:	e1530001 	cmp	r3, r1
 1005654:	9a00000d 	bls	1005690 <XGpioPs_IntrDisablePin+0x78>

	/* Get the Bank number and Pin number within the bank. */
#ifdef versal
	XGpioPs_GetBankPin(InstancePtr,(u8)Pin, &Bank, &PinNumber);
#else
	XGpioPs_GetBankPin((u8)Pin, &Bank, &PinNumber);
 1005658:	e6ef0071 	uxtb	r0, r1
 100565c:	e28d2007 	add	r2, sp, #7
 1005660:	e28d1006 	add	r1, sp, #6
 1005664:	ebfffd89 	bl	1004c90 <XGpioPs_GetBankPin>
#endif

	IntrReg = ((u32)1 << (u32)PinNumber);
 1005668:	e5ddc007 	ldrb	ip, [sp, #7]
 100566c:	e3a02001 	mov	r2, #1
	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 1005670:	e5dd0006 	ldrb	r0, [sp, #6]
 1005674:	e3a03f85 	mov	r3, #532	; 0x214
 1005678:	e5951004 	ldr	r1, [r5, #4]
	IntrReg = ((u32)1 << (u32)PinNumber);
 100567c:	e1a02c12 	lsl	r2, r2, ip
	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 1005680:	e0833300 	add	r3, r3, r0, lsl #6
 1005684:	e7832001 	str	r2, [r3, r1]
			  ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
			  XGPIOPS_INTDIS_OFFSET, IntrReg);
}
 1005688:	e28dd00c 	add	sp, sp, #12
 100568c:	e8bd8030 	pop	{r4, r5, pc}
	Xil_AssertVoid(Pin < InstancePtr->MaxPinNum);
 1005690:	e3010f54 	movw	r0, #8020	; 0x1f54
 1005694:	e3a010d1 	mov	r1, #209	; 0xd1
 1005698:	e3400101 	movt	r0, #257	; 0x101
 100569c:	eb000693 	bl	10070f0 <Xil_Assert>
 10056a0:	e3a03001 	mov	r3, #1
 10056a4:	e5843000 	str	r3, [r4]
}
 10056a8:	e28dd00c 	add	sp, sp, #12
 10056ac:	e8bd8030 	pop	{r4, r5, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10056b0:	e3010f54 	movw	r0, #8020	; 0x1f54
 10056b4:	e3a010d0 	mov	r1, #208	; 0xd0
 10056b8:	e3400101 	movt	r0, #257	; 0x101
 10056bc:	eb00068b 	bl	10070f0 <Xil_Assert>
 10056c0:	e3a03001 	mov	r3, #1
 10056c4:	e5843000 	str	r3, [r4]
}
 10056c8:	e28dd00c 	add	sp, sp, #12
 10056cc:	e8bd8030 	pop	{r4, r5, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 10056d0:	e3010f54 	movw	r0, #8020	; 0x1f54
 10056d4:	e3a010cf 	mov	r1, #207	; 0xcf
 10056d8:	e3400101 	movt	r0, #257	; 0x101
 10056dc:	eb000683 	bl	10070f0 <Xil_Assert>
 10056e0:	e3093c78 	movw	r3, #40056	; 0x9c78
 10056e4:	e3a02001 	mov	r2, #1
 10056e8:	e3403101 	movt	r3, #257	; 0x101
 10056ec:	e5832000 	str	r2, [r3]
 10056f0:	eaffffe4 	b	1005688 <XGpioPs_IntrDisablePin+0x70>

010056f4 <XGpioPs_IntrGetEnabled>:
*
* @note		None.
*
*****************************************************************************/
u32 XGpioPs_IntrGetEnabled(const XGpioPs *InstancePtr, u8 Bank)
{
 10056f4:	e92d4070 	push	{r4, r5, r6, lr}
	u32 IntrMask;

	Xil_AssertNonvoid(InstancePtr != NULL);
 10056f8:	e2506000 	subs	r6, r0, #0
 10056fc:	0a000021 	beq	1005788 <XGpioPs_IntrGetEnabled+0x94>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005700:	e5962008 	ldr	r2, [r6, #8]
 1005704:	e3013111 	movw	r3, #4369	; 0x1111
 1005708:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 100570c:	e3095c78 	movw	r5, #40056	; 0x9c78
 1005710:	e3405101 	movt	r5, #257	; 0x101
 1005714:	e3a04000 	mov	r4, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005718:	e1520003 	cmp	r2, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 100571c:	e5854000 	str	r4, [r5]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005720:	1a000008 	bne	1005748 <XGpioPs_IntrGetEnabled+0x54>
        Xil_AssertNonvoid(Bank < InstancePtr->MaxBanks);
 1005724:	e5d6301c 	ldrb	r3, [r6, #28]
 1005728:	e1530001 	cmp	r3, r1
 100572c:	9a00000d 	bls	1005768 <XGpioPs_IntrGetEnabled+0x74>
        } else {
                Xil_AssertNonvoid((Bank !=XGPIOPS_ONE) && (Bank !=XGPIOPS_TWO));
        }
#endif

	IntrMask = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1005730:	e5962004 	ldr	r2, [r6, #4]
 1005734:	e3a03f83 	mov	r3, #524	; 0x20c
 1005738:	e0831301 	add	r1, r3, r1, lsl #6
	return *(volatile u32 *) Addr;
 100573c:	e7914002 	ldr	r4, [r1, r2]
				    ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
				    XGPIOPS_INTMASK_OFFSET);
	return (~IntrMask);
 1005740:	e1e00004 	mvn	r0, r4
 1005744:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005748:	e3010f54 	movw	r0, #8020	; 0x1f54
 100574c:	e3a010f6 	mov	r1, #246	; 0xf6
 1005750:	e3400101 	movt	r0, #257	; 0x101
 1005754:	eb000665 	bl	10070f0 <Xil_Assert>
 1005758:	e3a03001 	mov	r3, #1
 100575c:	e1a00004 	mov	r0, r4
 1005760:	e5853000 	str	r3, [r5]
 1005764:	e8bd8070 	pop	{r4, r5, r6, pc}
        Xil_AssertNonvoid(Bank < InstancePtr->MaxBanks);
 1005768:	e3010f54 	movw	r0, #8020	; 0x1f54
 100576c:	e3a010f7 	mov	r1, #247	; 0xf7
 1005770:	e3400101 	movt	r0, #257	; 0x101
 1005774:	eb00065d 	bl	10070f0 <Xil_Assert>
 1005778:	e3a03001 	mov	r3, #1
 100577c:	e1a00004 	mov	r0, r4
 1005780:	e5853000 	str	r3, [r5]
}
 1005784:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1005788:	e3010f54 	movw	r0, #8020	; 0x1f54
 100578c:	e3a010f5 	mov	r1, #245	; 0xf5
 1005790:	e3400101 	movt	r0, #257	; 0x101
 1005794:	eb000655 	bl	10070f0 <Xil_Assert>
 1005798:	e3093c78 	movw	r3, #40056	; 0x9c78
 100579c:	e3a02001 	mov	r2, #1
 10057a0:	e3403101 	movt	r3, #257	; 0x101
 10057a4:	e1a00006 	mov	r0, r6
 10057a8:	e5832000 	str	r2, [r3]
 10057ac:	e8bd8070 	pop	{r4, r5, r6, pc}

010057b0 <XGpioPs_IntrGetEnabledPin>:
*
* @note		None.
*
*****************************************************************************/
u32 XGpioPs_IntrGetEnabledPin(const XGpioPs *InstancePtr, u32 Pin)
{
 10057b0:	e92d4070 	push	{r4, r5, r6, lr}
	u8 Bank;
	u8 PinNumber;
	u32 IntrReg;

	Xil_AssertNonvoid(InstancePtr != NULL);
 10057b4:	e2506000 	subs	r6, r0, #0
{
 10057b8:	e24dd008 	sub	sp, sp, #8
	Xil_AssertNonvoid(InstancePtr != NULL);
 10057bc:	0a00002b 	beq	1005870 <XGpioPs_IntrGetEnabledPin+0xc0>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10057c0:	e5962008 	ldr	r2, [r6, #8]
 10057c4:	e3013111 	movw	r3, #4369	; 0x1111
 10057c8:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 10057cc:	e3095c78 	movw	r5, #40056	; 0x9c78
 10057d0:	e3405101 	movt	r5, #257	; 0x101
 10057d4:	e3a04000 	mov	r4, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10057d8:	e1520003 	cmp	r2, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 10057dc:	e5854000 	str	r4, [r5]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10057e0:	1a000019 	bne	100584c <XGpioPs_IntrGetEnabledPin+0x9c>
	Xil_AssertNonvoid(Pin < InstancePtr->MaxPinNum);
 10057e4:	e5963018 	ldr	r3, [r6, #24]
 10057e8:	e1530001 	cmp	r3, r1
 10057ec:	9a00000d 	bls	1005828 <XGpioPs_IntrGetEnabledPin+0x78>

	/* Get the Bank number and Pin number within the bank. */
#ifdef versal
	XGpioPs_GetBankPin(InstancePtr,(u8)Pin, &Bank, &PinNumber);
#else
	XGpioPs_GetBankPin((u8)Pin, &Bank, &PinNumber);
 10057f0:	e6ef0071 	uxtb	r0, r1
 10057f4:	e28d2007 	add	r2, sp, #7
 10057f8:	e28d1006 	add	r1, sp, #6
 10057fc:	ebfffd23 	bl	1004c90 <XGpioPs_GetBankPin>
#endif

	IntrReg  = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1005800:	e5dd1006 	ldrb	r1, [sp, #6]
 1005804:	e3a03f83 	mov	r3, #524	; 0x20c
 1005808:	e5962004 	ldr	r2, [r6, #4]
				    ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
				    XGPIOPS_INTMASK_OFFSET);

	return (((IntrReg & ((u32)1 << PinNumber)) != (u32)0)? FALSE : TRUE);
 100580c:	e5dd4007 	ldrb	r4, [sp, #7]
	IntrReg  = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1005810:	e0833301 	add	r3, r3, r1, lsl #6
 1005814:	e7930002 	ldr	r0, [r3, r2]
	return (((IntrReg & ((u32)1 << PinNumber)) != (u32)0)? FALSE : TRUE);
 1005818:	e1e04430 	mvn	r4, r0, lsr r4
 100581c:	e2040001 	and	r0, r4, #1
}
 1005820:	e28dd008 	add	sp, sp, #8
 1005824:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(Pin < InstancePtr->MaxPinNum);
 1005828:	e3010f54 	movw	r0, #8020	; 0x1f54
 100582c:	e300111f 	movw	r1, #287	; 0x11f
 1005830:	e3400101 	movt	r0, #257	; 0x101
 1005834:	eb00062d 	bl	10070f0 <Xil_Assert>
 1005838:	e3a03001 	mov	r3, #1
 100583c:	e1a00004 	mov	r0, r4
 1005840:	e5853000 	str	r3, [r5]
}
 1005844:	e28dd008 	add	sp, sp, #8
 1005848:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 100584c:	e3010f54 	movw	r0, #8020	; 0x1f54
 1005850:	e300111e 	movw	r1, #286	; 0x11e
 1005854:	e3400101 	movt	r0, #257	; 0x101
 1005858:	eb000624 	bl	10070f0 <Xil_Assert>
 100585c:	e3a03001 	mov	r3, #1
 1005860:	e1a00004 	mov	r0, r4
 1005864:	e5853000 	str	r3, [r5]
}
 1005868:	e28dd008 	add	sp, sp, #8
 100586c:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1005870:	e3010f54 	movw	r0, #8020	; 0x1f54
 1005874:	e300111d 	movw	r1, #285	; 0x11d
 1005878:	e3400101 	movt	r0, #257	; 0x101
 100587c:	eb00061b 	bl	10070f0 <Xil_Assert>
 1005880:	e3093c78 	movw	r3, #40056	; 0x9c78
 1005884:	e3a02001 	mov	r2, #1
 1005888:	e3403101 	movt	r3, #257	; 0x101
 100588c:	e1a00006 	mov	r0, r6
 1005890:	e5832000 	str	r2, [r3]
 1005894:	eaffffe1 	b	1005820 <XGpioPs_IntrGetEnabledPin+0x70>

01005898 <XGpioPs_IntrGetStatus>:
*
* @note		None.
*
*****************************************************************************/
u32 XGpioPs_IntrGetStatus(const XGpioPs *InstancePtr, u8 Bank)
{
 1005898:	e92d4070 	push	{r4, r5, r6, lr}
	Xil_AssertNonvoid(InstancePtr != NULL);
 100589c:	e2506000 	subs	r6, r0, #0
 10058a0:	0a000020 	beq	1005928 <XGpioPs_IntrGetStatus+0x90>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10058a4:	e5962008 	ldr	r2, [r6, #8]
 10058a8:	e3013111 	movw	r3, #4369	; 0x1111
 10058ac:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 10058b0:	e3095c78 	movw	r5, #40056	; 0x9c78
 10058b4:	e3405101 	movt	r5, #257	; 0x101
 10058b8:	e3a04000 	mov	r4, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10058bc:	e1520003 	cmp	r2, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 10058c0:	e5854000 	str	r4, [r5]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10058c4:	1a000007 	bne	10058e8 <XGpioPs_IntrGetStatus+0x50>
        Xil_AssertNonvoid(Bank < InstancePtr->MaxBanks);
 10058c8:	e5d6301c 	ldrb	r3, [r6, #28]
 10058cc:	e1530001 	cmp	r3, r1
 10058d0:	9a00000c 	bls	1005908 <XGpioPs_IntrGetStatus+0x70>
        } else {
                Xil_AssertNonvoid((Bank !=XGPIOPS_ONE) && (Bank !=XGPIOPS_TWO));
        }
#endif

	return XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 10058d4:	e5962004 	ldr	r2, [r6, #4]
 10058d8:	e3a03f86 	mov	r3, #536	; 0x218
 10058dc:	e0831301 	add	r1, r3, r1, lsl #6
 10058e0:	e7910002 	ldr	r0, [r1, r2]
 10058e4:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10058e8:	e3010f54 	movw	r0, #8020	; 0x1f54
 10058ec:	e3a01d05 	mov	r1, #320	; 0x140
 10058f0:	e3400101 	movt	r0, #257	; 0x101
 10058f4:	eb0005fd 	bl	10070f0 <Xil_Assert>
 10058f8:	e3a03001 	mov	r3, #1
 10058fc:	e1a00004 	mov	r0, r4
 1005900:	e5853000 	str	r3, [r5]
 1005904:	e8bd8070 	pop	{r4, r5, r6, pc}
        Xil_AssertNonvoid(Bank < InstancePtr->MaxBanks);
 1005908:	e3010f54 	movw	r0, #8020	; 0x1f54
 100590c:	e3001141 	movw	r1, #321	; 0x141
 1005910:	e3400101 	movt	r0, #257	; 0x101
 1005914:	eb0005f5 	bl	10070f0 <Xil_Assert>
 1005918:	e3a03001 	mov	r3, #1
 100591c:	e1a00004 	mov	r0, r4
 1005920:	e5853000 	str	r3, [r5]
				((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
				XGPIOPS_INTSTS_OFFSET);
}
 1005924:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1005928:	e3010f54 	movw	r0, #8020	; 0x1f54
 100592c:	e300113f 	movw	r1, #319	; 0x13f
 1005930:	e3400101 	movt	r0, #257	; 0x101
 1005934:	eb0005ed 	bl	10070f0 <Xil_Assert>
 1005938:	e3093c78 	movw	r3, #40056	; 0x9c78
 100593c:	e3a02001 	mov	r2, #1
 1005940:	e3403101 	movt	r3, #257	; 0x101
 1005944:	e1a00006 	mov	r0, r6
 1005948:	e5832000 	str	r2, [r3]
 100594c:	e8bd8070 	pop	{r4, r5, r6, pc}

01005950 <XGpioPs_IntrGetStatusPin>:
*
* @note		None.
*
*****************************************************************************/
u32 XGpioPs_IntrGetStatusPin(const XGpioPs *InstancePtr, u32 Pin)
{
 1005950:	e92d4070 	push	{r4, r5, r6, lr}
	u8 Bank;
	u8 PinNumber;
	u32 IntrReg;

	Xil_AssertNonvoid(InstancePtr != NULL);
 1005954:	e2506000 	subs	r6, r0, #0
{
 1005958:	e24dd008 	sub	sp, sp, #8
	Xil_AssertNonvoid(InstancePtr != NULL);
 100595c:	0a00002b 	beq	1005a10 <XGpioPs_IntrGetStatusPin+0xc0>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005960:	e5962008 	ldr	r2, [r6, #8]
 1005964:	e3013111 	movw	r3, #4369	; 0x1111
 1005968:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 100596c:	e3095c78 	movw	r5, #40056	; 0x9c78
 1005970:	e3405101 	movt	r5, #257	; 0x101
 1005974:	e3a04000 	mov	r4, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005978:	e1520003 	cmp	r2, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 100597c:	e5854000 	str	r4, [r5]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005980:	1a000019 	bne	10059ec <XGpioPs_IntrGetStatusPin+0x9c>
	Xil_AssertNonvoid(Pin < InstancePtr->MaxPinNum);
 1005984:	e5963018 	ldr	r3, [r6, #24]
 1005988:	e1530001 	cmp	r3, r1
 100598c:	9a00000d 	bls	10059c8 <XGpioPs_IntrGetStatusPin+0x78>

	/* Get the Bank number and Pin number within the bank. */
#ifdef versal
	XGpioPs_GetBankPin(InstancePtr,(u8)Pin, &Bank, &PinNumber);
#else
	XGpioPs_GetBankPin((u8)Pin, &Bank, &PinNumber);
 1005990:	e6ef0071 	uxtb	r0, r1
 1005994:	e28d2007 	add	r2, sp, #7
 1005998:	e28d1006 	add	r1, sp, #6
 100599c:	ebfffcbb 	bl	1004c90 <XGpioPs_GetBankPin>
#endif

	IntrReg = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 10059a0:	e5dd1006 	ldrb	r1, [sp, #6]
 10059a4:	e3a03f86 	mov	r3, #536	; 0x218
 10059a8:	e5962004 	ldr	r2, [r6, #4]
				   ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
				   XGPIOPS_INTSTS_OFFSET);

	return (((IntrReg & ((u32)1 << PinNumber)) != (u32)0)? TRUE : FALSE);
 10059ac:	e5dd4007 	ldrb	r4, [sp, #7]
	IntrReg = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 10059b0:	e0833301 	add	r3, r3, r1, lsl #6
 10059b4:	e7930002 	ldr	r0, [r3, r2]
	return (((IntrReg & ((u32)1 << PinNumber)) != (u32)0)? TRUE : FALSE);
 10059b8:	e1a04430 	lsr	r4, r0, r4
 10059bc:	e2040001 	and	r0, r4, #1
}
 10059c0:	e28dd008 	add	sp, sp, #8
 10059c4:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(Pin < InstancePtr->MaxPinNum);
 10059c8:	e3010f54 	movw	r0, #8020	; 0x1f54
 10059cc:	e3a01f5a 	mov	r1, #360	; 0x168
 10059d0:	e3400101 	movt	r0, #257	; 0x101
 10059d4:	eb0005c5 	bl	10070f0 <Xil_Assert>
 10059d8:	e3a03001 	mov	r3, #1
 10059dc:	e1a00004 	mov	r0, r4
 10059e0:	e5853000 	str	r3, [r5]
}
 10059e4:	e28dd008 	add	sp, sp, #8
 10059e8:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10059ec:	e3010f54 	movw	r0, #8020	; 0x1f54
 10059f0:	e3001167 	movw	r1, #359	; 0x167
 10059f4:	e3400101 	movt	r0, #257	; 0x101
 10059f8:	eb0005bc 	bl	10070f0 <Xil_Assert>
 10059fc:	e3a03001 	mov	r3, #1
 1005a00:	e1a00004 	mov	r0, r4
 1005a04:	e5853000 	str	r3, [r5]
}
 1005a08:	e28dd008 	add	sp, sp, #8
 1005a0c:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1005a10:	e3010f54 	movw	r0, #8020	; 0x1f54
 1005a14:	e3001166 	movw	r1, #358	; 0x166
 1005a18:	e3400101 	movt	r0, #257	; 0x101
 1005a1c:	eb0005b3 	bl	10070f0 <Xil_Assert>
 1005a20:	e3093c78 	movw	r3, #40056	; 0x9c78
 1005a24:	e3a02001 	mov	r2, #1
 1005a28:	e3403101 	movt	r3, #257	; 0x101
 1005a2c:	e1a00006 	mov	r0, r6
 1005a30:	e5832000 	str	r2, [r3]
 1005a34:	eaffffe1 	b	10059c0 <XGpioPs_IntrGetStatusPin+0x70>

01005a38 <XGpioPs_IntrClear>:
* @note		None.
*
*****************************************************************************/
void XGpioPs_IntrClear(const XGpioPs *InstancePtr, u8 Bank, u32 Mask)
{
	Xil_AssertVoid(InstancePtr != NULL);
 1005a38:	e3500000 	cmp	r0, #0
{
 1005a3c:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 1005a40:	0a00001e 	beq	1005ac0 <XGpioPs_IntrClear+0x88>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005a44:	e590c008 	ldr	ip, [r0, #8]
 1005a48:	e3013111 	movw	r3, #4369	; 0x1111
 1005a4c:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 1005a50:	e3094c78 	movw	r4, #40056	; 0x9c78
 1005a54:	e3404101 	movt	r4, #257	; 0x101
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005a58:	e15c0003 	cmp	ip, r3
	Xil_AssertVoid(InstancePtr != NULL);
 1005a5c:	e3a03000 	mov	r3, #0
 1005a60:	e5843000 	str	r3, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005a64:	1a000007 	bne	1005a88 <XGpioPs_IntrClear+0x50>
	Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 1005a68:	e5d0301c 	ldrb	r3, [r0, #28]
 1005a6c:	e1530001 	cmp	r3, r1
 1005a70:	9a00000b 	bls	1005aa4 <XGpioPs_IntrClear+0x6c>
                Xil_AssertVoid((Bank !=XGPIOPS_ONE) && (Bank !=XGPIOPS_TWO));
        }
#endif

	/* Clear the currently pending interrupts. */
	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 1005a74:	e5900004 	ldr	r0, [r0, #4]
 1005a78:	e3a03f86 	mov	r3, #536	; 0x218
 1005a7c:	e0831301 	add	r1, r3, r1, lsl #6
	*LocalAddr = Value;
 1005a80:	e7812000 	str	r2, [r1, r0]
 1005a84:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005a88:	e3010f54 	movw	r0, #8020	; 0x1f54
 1005a8c:	e3a01f63 	mov	r1, #396	; 0x18c
 1005a90:	e3400101 	movt	r0, #257	; 0x101
 1005a94:	eb000595 	bl	10070f0 <Xil_Assert>
 1005a98:	e3a03001 	mov	r3, #1
 1005a9c:	e5843000 	str	r3, [r4]
 1005aa0:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 1005aa4:	e3010f54 	movw	r0, #8020	; 0x1f54
 1005aa8:	e300118d 	movw	r1, #397	; 0x18d
 1005aac:	e3400101 	movt	r0, #257	; 0x101
 1005ab0:	eb00058e 	bl	10070f0 <Xil_Assert>
 1005ab4:	e3a03001 	mov	r3, #1
 1005ab8:	e5843000 	str	r3, [r4]
			  ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
			  XGPIOPS_INTSTS_OFFSET, Mask);
}
 1005abc:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1005ac0:	e3010f54 	movw	r0, #8020	; 0x1f54
 1005ac4:	e300118b 	movw	r1, #395	; 0x18b
 1005ac8:	e3400101 	movt	r0, #257	; 0x101
 1005acc:	eb000587 	bl	10070f0 <Xil_Assert>
 1005ad0:	e3093c78 	movw	r3, #40056	; 0x9c78
 1005ad4:	e3a02001 	mov	r2, #1
 1005ad8:	e3403101 	movt	r3, #257	; 0x101
 1005adc:	e5832000 	str	r2, [r3]
 1005ae0:	e8bd8010 	pop	{r4, pc}

01005ae4 <XGpioPs_IntrClearPin>:
*
* @note		None.
*
*****************************************************************************/
void XGpioPs_IntrClearPin(const XGpioPs *InstancePtr, u32 Pin)
{
 1005ae4:	e92d4030 	push	{r4, r5, lr}
	u8 Bank;
	u8 PinNumber;
	u32 IntrReg;

	Xil_AssertVoid(InstancePtr != NULL);
 1005ae8:	e2505000 	subs	r5, r0, #0
{
 1005aec:	e24dd00c 	sub	sp, sp, #12
	Xil_AssertVoid(InstancePtr != NULL);
 1005af0:	0a00002a 	beq	1005ba0 <XGpioPs_IntrClearPin+0xbc>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005af4:	e5950008 	ldr	r0, [r5, #8]
 1005af8:	e3013111 	movw	r3, #4369	; 0x1111
 1005afc:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 1005b00:	e3094c78 	movw	r4, #40056	; 0x9c78
 1005b04:	e3404101 	movt	r4, #257	; 0x101
 1005b08:	e3a02000 	mov	r2, #0
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005b0c:	e1500003 	cmp	r0, r3
	Xil_AssertVoid(InstancePtr != NULL);
 1005b10:	e5842000 	str	r2, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005b14:	1a000019 	bne	1005b80 <XGpioPs_IntrClearPin+0x9c>
	Xil_AssertVoid(Pin < InstancePtr->MaxPinNum);
 1005b18:	e5953018 	ldr	r3, [r5, #24]
 1005b1c:	e1530001 	cmp	r3, r1
 1005b20:	9a00000e 	bls	1005b60 <XGpioPs_IntrClearPin+0x7c>

	/* Get the Bank number and Pin number within the bank. */
#ifdef versal
	XGpioPs_GetBankPin(InstancePtr,(u8)Pin, &Bank, &PinNumber);
#else
	XGpioPs_GetBankPin((u8)Pin, &Bank, &PinNumber);
 1005b24:	e6ef0071 	uxtb	r0, r1
 1005b28:	e28d2007 	add	r2, sp, #7
 1005b2c:	e28d1006 	add	r1, sp, #6
 1005b30:	ebfffc56 	bl	1004c90 <XGpioPs_GetBankPin>
#endif

	/* Clear the specified pending interrupts. */
	IntrReg = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1005b34:	e5dd2006 	ldrb	r2, [sp, #6]
 1005b38:	e3a03f86 	mov	r3, #536	; 0x218
 1005b3c:	e5951004 	ldr	r1, [r5, #4]
				   ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
				   XGPIOPS_INTSTS_OFFSET);

	IntrReg &= ((u32)1 << PinNumber);
 1005b40:	e3a0c001 	mov	ip, #1
 1005b44:	e5dd0007 	ldrb	r0, [sp, #7]
	IntrReg = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1005b48:	e0833302 	add	r3, r3, r2, lsl #6
	return *(volatile u32 *) Addr;
 1005b4c:	e7932001 	ldr	r2, [r3, r1]
	IntrReg &= ((u32)1 << PinNumber);
 1005b50:	e002201c 	and	r2, r2, ip, lsl r0
	*LocalAddr = Value;
 1005b54:	e7832001 	str	r2, [r3, r1]
	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
			  ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
			  XGPIOPS_INTSTS_OFFSET, IntrReg);
}
 1005b58:	e28dd00c 	add	sp, sp, #12
 1005b5c:	e8bd8030 	pop	{r4, r5, pc}
	Xil_AssertVoid(Pin < InstancePtr->MaxPinNum);
 1005b60:	e3010f54 	movw	r0, #8020	; 0x1f54
 1005b64:	e30011b1 	movw	r1, #433	; 0x1b1
 1005b68:	e3400101 	movt	r0, #257	; 0x101
 1005b6c:	eb00055f 	bl	10070f0 <Xil_Assert>
 1005b70:	e3a03001 	mov	r3, #1
 1005b74:	e5843000 	str	r3, [r4]
}
 1005b78:	e28dd00c 	add	sp, sp, #12
 1005b7c:	e8bd8030 	pop	{r4, r5, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005b80:	e3010f54 	movw	r0, #8020	; 0x1f54
 1005b84:	e3a01e1b 	mov	r1, #432	; 0x1b0
 1005b88:	e3400101 	movt	r0, #257	; 0x101
 1005b8c:	eb000557 	bl	10070f0 <Xil_Assert>
 1005b90:	e3a03001 	mov	r3, #1
 1005b94:	e5843000 	str	r3, [r4]
}
 1005b98:	e28dd00c 	add	sp, sp, #12
 1005b9c:	e8bd8030 	pop	{r4, r5, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1005ba0:	e3010f54 	movw	r0, #8020	; 0x1f54
 1005ba4:	e30011af 	movw	r1, #431	; 0x1af
 1005ba8:	e3400101 	movt	r0, #257	; 0x101
 1005bac:	eb00054f 	bl	10070f0 <Xil_Assert>
 1005bb0:	e3093c78 	movw	r3, #40056	; 0x9c78
 1005bb4:	e3a02001 	mov	r2, #1
 1005bb8:	e3403101 	movt	r3, #257	; 0x101
 1005bbc:	e5832000 	str	r2, [r3]
 1005bc0:	eaffffe4 	b	1005b58 <XGpioPs_IntrClearPin+0x74>

01005bc4 <XGpioPs_SetIntrType>:
*
*****************************************************************************/
void XGpioPs_SetIntrType(const XGpioPs *InstancePtr, u8 Bank, u32 IntrType,
			  u32 IntrPolarity, u32 IntrOnAny)
{
	Xil_AssertVoid(InstancePtr != NULL);
 1005bc4:	e3500000 	cmp	r0, #0
{
 1005bc8:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 1005bcc:	0a000025 	beq	1005c68 <XGpioPs_SetIntrType+0xa4>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005bd0:	e590e008 	ldr	lr, [r0, #8]
 1005bd4:	e301c111 	movw	ip, #4369	; 0x1111
 1005bd8:	e341c111 	movt	ip, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 1005bdc:	e3094c78 	movw	r4, #40056	; 0x9c78
 1005be0:	e3404101 	movt	r4, #257	; 0x101
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005be4:	e15e000c 	cmp	lr, ip
	Xil_AssertVoid(InstancePtr != NULL);
 1005be8:	e3a0c000 	mov	ip, #0
 1005bec:	e584c000 	str	ip, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005bf0:	1a00000e 	bne	1005c30 <XGpioPs_SetIntrType+0x6c>
	Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 1005bf4:	e5d0c01c 	ldrb	ip, [r0, #28]
 1005bf8:	e15c0001 	cmp	ip, r1
 1005bfc:	9a000012 	bls	1005c4c <XGpioPs_SetIntrType+0x88>
        } else {
                Xil_AssertVoid((Bank !=XGPIOPS_ONE) && (Bank !=XGPIOPS_TWO));
        }
#endif

	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 1005c00:	e1a01301 	lsl	r1, r1, #6
 1005c04:	e590e004 	ldr	lr, [r0, #4]
 1005c08:	e2814f87 	add	r4, r1, #540	; 0x21c
			  ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
			  XGPIOPS_INTTYPE_OFFSET, IntrType);

	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 1005c0c:	e281ce22 	add	ip, r1, #544	; 0x220
 1005c10:	e784200e 	str	r2, [r4, lr]
			  ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
			  XGPIOPS_INTPOL_OFFSET, IntrPolarity);

	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 1005c14:	e2811f89 	add	r1, r1, #548	; 0x224
	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 1005c18:	e5902004 	ldr	r2, [r0, #4]
 1005c1c:	e78c3002 	str	r3, [ip, r2]
 1005c20:	e59d2008 	ldr	r2, [sp, #8]
	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 1005c24:	e5903004 	ldr	r3, [r0, #4]
 1005c28:	e7812003 	str	r2, [r1, r3]
 1005c2c:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005c30:	e3010f54 	movw	r0, #8020	; 0x1f54
 1005c34:	e30011e5 	movw	r1, #485	; 0x1e5
 1005c38:	e3400101 	movt	r0, #257	; 0x101
 1005c3c:	eb00052b 	bl	10070f0 <Xil_Assert>
 1005c40:	e3a03001 	mov	r3, #1
 1005c44:	e5843000 	str	r3, [r4]
 1005c48:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 1005c4c:	e3010f54 	movw	r0, #8020	; 0x1f54
 1005c50:	e30011e6 	movw	r1, #486	; 0x1e6
 1005c54:	e3400101 	movt	r0, #257	; 0x101
 1005c58:	eb000524 	bl	10070f0 <Xil_Assert>
 1005c5c:	e3a03001 	mov	r3, #1
 1005c60:	e5843000 	str	r3, [r4]
			  ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
			  XGPIOPS_INTANY_OFFSET, IntrOnAny);
}
 1005c64:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1005c68:	e3010f54 	movw	r0, #8020	; 0x1f54
 1005c6c:	e3a01f79 	mov	r1, #484	; 0x1e4
 1005c70:	e3400101 	movt	r0, #257	; 0x101
 1005c74:	eb00051d 	bl	10070f0 <Xil_Assert>
 1005c78:	e3093c78 	movw	r3, #40056	; 0x9c78
 1005c7c:	e3a02001 	mov	r2, #1
 1005c80:	e3403101 	movt	r3, #257	; 0x101
 1005c84:	e5832000 	str	r2, [r3]
 1005c88:	e8bd8010 	pop	{r4, pc}

01005c8c <XGpioPs_GetIntrType>:
*****************************************************************************/
void XGpioPs_GetIntrType(const XGpioPs *InstancePtr, u8 Bank, u32 *IntrType,
			  u32 *IntrPolarity, u32 *IntrOnAny)

{
	Xil_AssertVoid(InstancePtr != NULL);
 1005c8c:	e3500000 	cmp	r0, #0
{
 1005c90:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 1005c94:	0a000028 	beq	1005d3c <XGpioPs_GetIntrType+0xb0>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005c98:	e590e008 	ldr	lr, [r0, #8]
 1005c9c:	e301c111 	movw	ip, #4369	; 0x1111
 1005ca0:	e341c111 	movt	ip, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 1005ca4:	e3094c78 	movw	r4, #40056	; 0x9c78
 1005ca8:	e3404101 	movt	r4, #257	; 0x101
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005cac:	e15e000c 	cmp	lr, ip
	Xil_AssertVoid(InstancePtr != NULL);
 1005cb0:	e3a0c000 	mov	ip, #0
 1005cb4:	e584c000 	str	ip, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005cb8:	1a000011 	bne	1005d04 <XGpioPs_GetIntrType+0x78>
	Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 1005cbc:	e5d0c01c 	ldrb	ip, [r0, #28]
 1005cc0:	e15c0001 	cmp	ip, r1
 1005cc4:	9a000015 	bls	1005d20 <XGpioPs_GetIntrType+0x94>
        } else {
                Xil_AssertVoid((Bank !=XGPIOPS_ONE) && (Bank !=XGPIOPS_TWO));
        }
#endif

	*IntrType = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1005cc8:	e590e004 	ldr	lr, [r0, #4]
 1005ccc:	e1a01301 	lsl	r1, r1, #6
 1005cd0:	e2814f87 	add	r4, r1, #540	; 0x21c
				     ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
				     XGPIOPS_INTTYPE_OFFSET);

	*IntrPolarity = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1005cd4:	e281ce22 	add	ip, r1, #544	; 0x220
	return *(volatile u32 *) Addr;
 1005cd8:	e794e00e 	ldr	lr, [r4, lr]
					 ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
					 XGPIOPS_INTPOL_OFFSET);

	*IntrOnAny = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1005cdc:	e2811f89 	add	r1, r1, #548	; 0x224
	*IntrType = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1005ce0:	e582e000 	str	lr, [r2]
	*IntrPolarity = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1005ce4:	e5902004 	ldr	r2, [r0, #4]
 1005ce8:	e79c2002 	ldr	r2, [ip, r2]
 1005cec:	e5832000 	str	r2, [r3]
	*IntrOnAny = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1005cf0:	e5903004 	ldr	r3, [r0, #4]
 1005cf4:	e59d2008 	ldr	r2, [sp, #8]
 1005cf8:	e7913003 	ldr	r3, [r1, r3]
 1005cfc:	e5823000 	str	r3, [r2]
 1005d00:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005d04:	e3010f54 	movw	r0, #8020	; 0x1f54
 1005d08:	e3001219 	movw	r1, #537	; 0x219
 1005d0c:	e3400101 	movt	r0, #257	; 0x101
 1005d10:	eb0004f6 	bl	10070f0 <Xil_Assert>
 1005d14:	e3a03001 	mov	r3, #1
 1005d18:	e5843000 	str	r3, [r4]
 1005d1c:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 1005d20:	e3010f54 	movw	r0, #8020	; 0x1f54
 1005d24:	e300121a 	movw	r1, #538	; 0x21a
 1005d28:	e3400101 	movt	r0, #257	; 0x101
 1005d2c:	eb0004ef 	bl	10070f0 <Xil_Assert>
 1005d30:	e3a03001 	mov	r3, #1
 1005d34:	e5843000 	str	r3, [r4]
				      ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
				      XGPIOPS_INTANY_OFFSET);
}
 1005d38:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1005d3c:	e3010f54 	movw	r0, #8020	; 0x1f54
 1005d40:	e3a01f86 	mov	r1, #536	; 0x218
 1005d44:	e3400101 	movt	r0, #257	; 0x101
 1005d48:	eb0004e8 	bl	10070f0 <Xil_Assert>
 1005d4c:	e3093c78 	movw	r3, #40056	; 0x9c78
 1005d50:	e3a02001 	mov	r2, #1
 1005d54:	e3403101 	movt	r3, #257	; 0x101
 1005d58:	e5832000 	str	r2, [r3]
 1005d5c:	e8bd8010 	pop	{r4, pc}

01005d60 <XGpioPs_SetIntrTypePin>:
*
* @note		None.
*
*****************************************************************************/
void XGpioPs_SetIntrTypePin(const XGpioPs *InstancePtr, u32 Pin, u8 IrqType)
{
 1005d60:	e92d4070 	push	{r4, r5, r6, lr}
	u32 IntrPolReg;
	u32 IntrOnAnyReg;
	u8 Bank;
	u8 PinNumber;

	Xil_AssertVoid(InstancePtr != NULL);
 1005d64:	e2505000 	subs	r5, r0, #0
{
 1005d68:	e24dd008 	sub	sp, sp, #8
	Xil_AssertVoid(InstancePtr != NULL);
 1005d6c:	0a000055 	beq	1005ec8 <XGpioPs_SetIntrTypePin+0x168>
 1005d70:	e1a06002 	mov	r6, r2
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005d74:	e5952008 	ldr	r2, [r5, #8]
 1005d78:	e3013111 	movw	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 1005d7c:	e3094c78 	movw	r4, #40056	; 0x9c78
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005d80:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 1005d84:	e3404101 	movt	r4, #257	; 0x101
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005d88:	e1520003 	cmp	r2, r3
	Xil_AssertVoid(InstancePtr != NULL);
 1005d8c:	e3a03000 	mov	r3, #0
 1005d90:	e5843000 	str	r3, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005d94:	1a000019 	bne	1005e00 <XGpioPs_SetIntrTypePin+0xa0>
	Xil_AssertVoid(Pin < InstancePtr->MaxPinNum);
 1005d98:	e5953018 	ldr	r3, [r5, #24]
 1005d9c:	e1530001 	cmp	r3, r1
 1005da0:	9a00001e 	bls	1005e20 <XGpioPs_SetIntrTypePin+0xc0>
	Xil_AssertVoid(IrqType <= XGPIOPS_IRQ_TYPE_LEVEL_LOW);
 1005da4:	e3560004 	cmp	r6, #4
 1005da8:	8a00003e 	bhi	1005ea8 <XGpioPs_SetIntrTypePin+0x148>

	/* Get the Bank number and Pin number within the bank. */
#ifdef versal
	XGpioPs_GetBankPin(InstancePtr,(u8)Pin, &Bank, &PinNumber);
#else
	XGpioPs_GetBankPin((u8)Pin, &Bank, &PinNumber);
 1005dac:	e6ef0071 	uxtb	r0, r1
 1005db0:	e28d2007 	add	r2, sp, #7
 1005db4:	e28d1006 	add	r1, sp, #6
 1005db8:	ebfffbb4 	bl	1004c90 <XGpioPs_GetBankPin>
#endif

	IntrTypeReg = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1005dbc:	e5dd3006 	ldrb	r3, [sp, #6]

	IntrOnAnyReg = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
					((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
					XGPIOPS_INTANY_OFFSET);

	switch (IrqType) {
 1005dc0:	e2466001 	sub	r6, r6, #1
	IntrTypeReg = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1005dc4:	e5952004 	ldr	r2, [r5, #4]
		case XGPIOPS_IRQ_TYPE_LEVEL_HIGH:
			IntrTypeReg &= ~((u32)1 << (u32)PinNumber);
			IntrPolReg |= ((u32)1 << (u32)PinNumber);
			break;
		case XGPIOPS_IRQ_TYPE_LEVEL_LOW:
			IntrTypeReg &= ~((u32)1 << (u32)PinNumber);
 1005dc8:	e3a0e001 	mov	lr, #1
 1005dcc:	e5dd4007 	ldrb	r4, [sp, #7]
	IntrTypeReg = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1005dd0:	e1a03303 	lsl	r3, r3, #6
 1005dd4:	e0832002 	add	r2, r3, r2
 1005dd8:	e592121c 	ldr	r1, [r2, #540]	; 0x21c
 1005ddc:	e5920220 	ldr	r0, [r2, #544]	; 0x220
 1005de0:	e592c224 	ldr	ip, [r2, #548]	; 0x224
	switch (IrqType) {
 1005de4:	e3560003 	cmp	r6, #3
 1005de8:	979ff106 	ldrls	pc, [pc, r6, lsl #2]
 1005dec:	ea00003e 	b	1005eec <XGpioPs_SetIntrTypePin+0x18c>
 1005df0:	01005e80 	.word	0x01005e80
 1005df4:	01005e70 	.word	0x01005e70
 1005df8:	01005e40 	.word	0x01005e40
 1005dfc:	01005e98 	.word	0x01005e98
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005e00:	e3010f54 	movw	r0, #8020	; 0x1f54
 1005e04:	e3001249 	movw	r1, #585	; 0x249
 1005e08:	e3400101 	movt	r0, #257	; 0x101
 1005e0c:	eb0004b7 	bl	10070f0 <Xil_Assert>
 1005e10:	e3a03001 	mov	r3, #1
 1005e14:	e5843000 	str	r3, [r4]
			  XGPIOPS_INTPOL_OFFSET, IntrPolReg);

	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
			  ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
			  XGPIOPS_INTANY_OFFSET, IntrOnAnyReg);
}
 1005e18:	e28dd008 	add	sp, sp, #8
 1005e1c:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(Pin < InstancePtr->MaxPinNum);
 1005e20:	e3010f54 	movw	r0, #8020	; 0x1f54
 1005e24:	e300124a 	movw	r1, #586	; 0x24a
 1005e28:	e3400101 	movt	r0, #257	; 0x101
 1005e2c:	eb0004af 	bl	10070f0 <Xil_Assert>
 1005e30:	e3a03001 	mov	r3, #1
 1005e34:	e5843000 	str	r3, [r4]
}
 1005e38:	e28dd008 	add	sp, sp, #8
 1005e3c:	e8bd8070 	pop	{r4, r5, r6, pc}
			IntrTypeReg &= ~((u32)1 << (u32)PinNumber);
 1005e40:	e1a0e41e 	lsl	lr, lr, r4
 1005e44:	e1c1100e 	bic	r1, r1, lr
			IntrPolReg |= ((u32)1 << (u32)PinNumber);
 1005e48:	e180000e 	orr	r0, r0, lr
	*LocalAddr = Value;
 1005e4c:	e582121c 	str	r1, [r2, #540]	; 0x21c
	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 1005e50:	e2831e22 	add	r1, r3, #544	; 0x220
 1005e54:	e5952004 	ldr	r2, [r5, #4]
	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 1005e58:	e2833f89 	add	r3, r3, #548	; 0x224
 1005e5c:	e7810002 	str	r0, [r1, r2]
 1005e60:	e5952004 	ldr	r2, [r5, #4]
 1005e64:	e783c002 	str	ip, [r3, r2]
}
 1005e68:	e28dd008 	add	sp, sp, #8
 1005e6c:	e8bd8070 	pop	{r4, r5, r6, pc}
			IntrTypeReg |= ((u32)1 << (u32)PinNumber);
 1005e70:	e1a0e41e 	lsl	lr, lr, r4
 1005e74:	e18e1001 	orr	r1, lr, r1
			IntrOnAnyReg |= ((u32)1 << (u32)PinNumber);
 1005e78:	e18cc00e 	orr	ip, ip, lr
			break;
 1005e7c:	eafffff2 	b	1005e4c <XGpioPs_SetIntrTypePin+0xec>
			IntrTypeReg |= ((u32)1 << (u32)PinNumber);
 1005e80:	e1a0e41e 	lsl	lr, lr, r4
			IntrPolReg &= ~((u32)1 << (u32)PinNumber);
 1005e84:	e1e0400e 	mvn	r4, lr
			IntrTypeReg |= ((u32)1 << (u32)PinNumber);
 1005e88:	e18e1001 	orr	r1, lr, r1
			IntrPolReg &= ~((u32)1 << (u32)PinNumber);
 1005e8c:	e0000004 	and	r0, r0, r4
			IntrOnAnyReg &= ~((u32)1 << (u32)PinNumber);
 1005e90:	e00cc004 	and	ip, ip, r4
			break;
 1005e94:	eaffffec 	b	1005e4c <XGpioPs_SetIntrTypePin+0xec>
			IntrTypeReg &= ~((u32)1 << (u32)PinNumber);
 1005e98:	e1e0e41e 	mvn	lr, lr, lsl r4
 1005e9c:	e001100e 	and	r1, r1, lr
			IntrPolReg &= ~((u32)1 << (u32)PinNumber);
 1005ea0:	e000000e 	and	r0, r0, lr
			break;
 1005ea4:	eaffffe8 	b	1005e4c <XGpioPs_SetIntrTypePin+0xec>
	Xil_AssertVoid(IrqType <= XGPIOPS_IRQ_TYPE_LEVEL_LOW);
 1005ea8:	e3010f54 	movw	r0, #8020	; 0x1f54
 1005eac:	e300124b 	movw	r1, #587	; 0x24b
 1005eb0:	e3400101 	movt	r0, #257	; 0x101
 1005eb4:	eb00048d 	bl	10070f0 <Xil_Assert>
 1005eb8:	e3a03001 	mov	r3, #1
 1005ebc:	e5843000 	str	r3, [r4]
}
 1005ec0:	e28dd008 	add	sp, sp, #8
 1005ec4:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1005ec8:	e3010f54 	movw	r0, #8020	; 0x1f54
 1005ecc:	e3a01f92 	mov	r1, #584	; 0x248
 1005ed0:	e3400101 	movt	r0, #257	; 0x101
 1005ed4:	eb000485 	bl	10070f0 <Xil_Assert>
 1005ed8:	e3093c78 	movw	r3, #40056	; 0x9c78
 1005edc:	e3a02001 	mov	r2, #1
 1005ee0:	e3403101 	movt	r3, #257	; 0x101
 1005ee4:	e5832000 	str	r2, [r3]
 1005ee8:	eaffffca 	b	1005e18 <XGpioPs_SetIntrTypePin+0xb8>
			IntrTypeReg |= ((u32)1 << (u32)PinNumber);
 1005eec:	e1a0e41e 	lsl	lr, lr, r4
 1005ef0:	e18e1001 	orr	r1, lr, r1
			IntrPolReg |= ((u32)1 << (u32)PinNumber);
 1005ef4:	e180000e 	orr	r0, r0, lr
			IntrOnAnyReg &= ~((u32)1 << (u32)PinNumber);
 1005ef8:	e1ccc00e 	bic	ip, ip, lr
			break;
 1005efc:	eaffffd2 	b	1005e4c <XGpioPs_SetIntrTypePin+0xec>

01005f00 <XGpioPs_GetIntrTypePin>:
* @note		Use XGPIOPS_IRQ_TYPE_* defined in xgpiops.h for the IRQ type
*		returned by this function.
*
*****************************************************************************/
u8 XGpioPs_GetIntrTypePin(const XGpioPs *InstancePtr, u32 Pin)
{
 1005f00:	e92d4070 	push	{r4, r5, r6, lr}
	u32 IntrOnAny;
	u8 Bank;
	u8 PinNumber;
	u8 IrqType;

	Xil_AssertNonvoid(InstancePtr != NULL);
 1005f04:	e2506000 	subs	r6, r0, #0
{
 1005f08:	e24dd008 	sub	sp, sp, #8
	Xil_AssertNonvoid(InstancePtr != NULL);
 1005f0c:	0a000034 	beq	1005fe4 <XGpioPs_GetIntrTypePin+0xe4>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005f10:	e5962008 	ldr	r2, [r6, #8]
 1005f14:	e3013111 	movw	r3, #4369	; 0x1111
 1005f18:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 1005f1c:	e3095c78 	movw	r5, #40056	; 0x9c78
 1005f20:	e3405101 	movt	r5, #257	; 0x101
 1005f24:	e3a04000 	mov	r4, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005f28:	e1520003 	cmp	r2, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 1005f2c:	e5854000 	str	r4, [r5]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005f30:	1a00001e 	bne	1005fb0 <XGpioPs_GetIntrTypePin+0xb0>
	Xil_AssertNonvoid(Pin < InstancePtr->MaxPinNum);
 1005f34:	e5963018 	ldr	r3, [r6, #24]
 1005f38:	e1530001 	cmp	r3, r1
 1005f3c:	9a000012 	bls	1005f8c <XGpioPs_GetIntrTypePin+0x8c>

	/* Get the Bank number and Pin number within the bank. */
#ifdef versal
	XGpioPs_GetBankPin(InstancePtr,(u8)Pin, &Bank, &PinNumber);
#else
	XGpioPs_GetBankPin((u8)Pin, &Bank, &PinNumber);
 1005f40:	e6ef0071 	uxtb	r0, r1
 1005f44:	e28d2007 	add	r2, sp, #7
 1005f48:	e28d1006 	add	r1, sp, #6
 1005f4c:	ebfffb4f 	bl	1004c90 <XGpioPs_GetBankPin>
#endif

	IntrType = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1005f50:	e5dd2006 	ldrb	r2, [sp, #6]
				    ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
				    XGPIOPS_INTTYPE_OFFSET) & ((u32)1 << PinNumber);
 1005f54:	e3a00001 	mov	r0, #1
	IntrType = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1005f58:	e5963004 	ldr	r3, [r6, #4]
				    XGPIOPS_INTTYPE_OFFSET) & ((u32)1 << PinNumber);
 1005f5c:	e5dd4007 	ldrb	r4, [sp, #7]
	IntrType = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1005f60:	e0833302 	add	r3, r3, r2, lsl #6
				    XGPIOPS_INTTYPE_OFFSET) & ((u32)1 << PinNumber);
 1005f64:	e1a04410 	lsl	r4, r0, r4
	return *(volatile u32 *) Addr;
 1005f68:	e593221c 	ldr	r2, [r3, #540]	; 0x21c

	if (IntrType == ((u32)1 << PinNumber)) {
 1005f6c:	e1d42002 	bics	r2, r4, r2
 1005f70:	0a000011 	beq	1005fbc <XGpioPs_GetIntrTypePin+0xbc>
 1005f74:	e5933220 	ldr	r3, [r3, #544]	; 0x220

		IntrPol = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
				   ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
				   XGPIOPS_INTPOL_OFFSET) & ((u32)1 << PinNumber);

		if (IntrPol == ((u32)1 << PinNumber)) {
 1005f78:	e1d43003 	bics	r3, r4, r3
			IrqType = XGPIOPS_IRQ_TYPE_LEVEL_HIGH;
		} else {
			IrqType = XGPIOPS_IRQ_TYPE_LEVEL_LOW;
 1005f7c:	03a00003 	moveq	r0, #3
 1005f80:	13a00004 	movne	r0, #4
		}
	}

	return IrqType;
}
 1005f84:	e28dd008 	add	sp, sp, #8
 1005f88:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(Pin < InstancePtr->MaxPinNum);
 1005f8c:	e3010f54 	movw	r0, #8020	; 0x1f54
 1005f90:	e30012a3 	movw	r1, #675	; 0x2a3
 1005f94:	e3400101 	movt	r0, #257	; 0x101
 1005f98:	eb000454 	bl	10070f0 <Xil_Assert>
 1005f9c:	e3a03001 	mov	r3, #1
 1005fa0:	e1a00004 	mov	r0, r4
 1005fa4:	e5853000 	str	r3, [r5]
}
 1005fa8:	e28dd008 	add	sp, sp, #8
 1005fac:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005fb0:	e3010f54 	movw	r0, #8020	; 0x1f54
 1005fb4:	e30012a2 	movw	r1, #674	; 0x2a2
 1005fb8:	eafffff5 	b	1005f94 <XGpioPs_GetIntrTypePin+0x94>
 1005fbc:	e5932224 	ldr	r2, [r3, #548]	; 0x224
 1005fc0:	e5930220 	ldr	r0, [r3, #544]	; 0x220
		if (IntrOnAny == ((u32)1 << PinNumber)) {
 1005fc4:	e1d43002 	bics	r3, r4, r2
		IntrPol = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1005fc8:	e0000004 	and	r0, r0, r4
			IrqType = XGPIOPS_IRQ_TYPE_EDGE_BOTH;
 1005fcc:	03a00002 	moveq	r0, #2
		if (IntrOnAny == ((u32)1 << PinNumber)) {
 1005fd0:	0affffeb 	beq	1005f84 <XGpioPs_GetIntrTypePin+0x84>
	Xil_AssertNonvoid(InstancePtr != NULL);
 1005fd4:	e0540000 	subs	r0, r4, r0
 1005fd8:	13a00001 	movne	r0, #1
}
 1005fdc:	e28dd008 	add	sp, sp, #8
 1005fe0:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1005fe4:	e3010f54 	movw	r0, #8020	; 0x1f54
 1005fe8:	e30012a1 	movw	r1, #673	; 0x2a1
 1005fec:	e3400101 	movt	r0, #257	; 0x101
 1005ff0:	eb00043e 	bl	10070f0 <Xil_Assert>
 1005ff4:	e3093c78 	movw	r3, #40056	; 0x9c78
 1005ff8:	e3a02001 	mov	r2, #1
 1005ffc:	e3403101 	movt	r3, #257	; 0x101
 1006000:	e1a00006 	mov	r0, r6
 1006004:	e5832000 	str	r2, [r3]
 1006008:	eaffffdd 	b	1005f84 <XGpioPs_GetIntrTypePin+0x84>

0100600c <XGpioPs_SetCallbackHandler>:
*
******************************************************************************/
void XGpioPs_SetCallbackHandler(XGpioPs *InstancePtr, void *CallBackRef,
				 XGpioPs_Handler FuncPointer)
{
	Xil_AssertVoid(InstancePtr != NULL);
 100600c:	e3500000 	cmp	r0, #0
{
 1006010:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 1006014:	0a000014 	beq	100606c <XGpioPs_SetCallbackHandler+0x60>
 1006018:	e3094c78 	movw	r4, #40056	; 0x9c78
	Xil_AssertVoid(FuncPointer != NULL);
 100601c:	e3520000 	cmp	r2, #0
	Xil_AssertVoid(InstancePtr != NULL);
 1006020:	e3404101 	movt	r4, #257	; 0x101
 1006024:	e3a03000 	mov	r3, #0
 1006028:	e5843000 	str	r3, [r4]
	Xil_AssertVoid(FuncPointer != NULL);
 100602c:	0a000017 	beq	1006090 <XGpioPs_SetCallbackHandler+0x84>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006030:	e590c008 	ldr	ip, [r0, #8]
 1006034:	e3013111 	movw	r3, #4369	; 0x1111
 1006038:	e3413111 	movt	r3, #4369	; 0x1111
 100603c:	e15c0003 	cmp	ip, r3
 1006040:	1a000002 	bne	1006050 <XGpioPs_SetCallbackHandler+0x44>

	InstancePtr->Handler = FuncPointer;
 1006044:	e580200c 	str	r2, [r0, #12]
	InstancePtr->CallBackRef = CallBackRef;
 1006048:	e5801010 	str	r1, [r0, #16]
 100604c:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006050:	e3010f54 	movw	r0, #8020	; 0x1f54
 1006054:	e30012ea 	movw	r1, #746	; 0x2ea
 1006058:	e3400101 	movt	r0, #257	; 0x101
 100605c:	eb000423 	bl	10070f0 <Xil_Assert>
 1006060:	e3a03001 	mov	r3, #1
 1006064:	e5843000 	str	r3, [r4]
}
 1006068:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 100606c:	e3010f54 	movw	r0, #8020	; 0x1f54
 1006070:	e3a01fba 	mov	r1, #744	; 0x2e8
 1006074:	e3400101 	movt	r0, #257	; 0x101
 1006078:	eb00041c 	bl	10070f0 <Xil_Assert>
 100607c:	e3093c78 	movw	r3, #40056	; 0x9c78
 1006080:	e3a02001 	mov	r2, #1
 1006084:	e3403101 	movt	r3, #257	; 0x101
 1006088:	e5832000 	str	r2, [r3]
 100608c:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(FuncPointer != NULL);
 1006090:	e3010f54 	movw	r0, #8020	; 0x1f54
 1006094:	e30012e9 	movw	r1, #745	; 0x2e9
 1006098:	e3400101 	movt	r0, #257	; 0x101
 100609c:	eb000413 	bl	10070f0 <Xil_Assert>
 10060a0:	e3a03001 	mov	r3, #1
 10060a4:	e5843000 	str	r3, [r4]
 10060a8:	e8bd8010 	pop	{r4, pc}

010060ac <XGpioPs_IntrHandler>:
* @note		This function does not save and restore the processor context
*		such that the user must provide this processing.
*
******************************************************************************/
void XGpioPs_IntrHandler(const XGpioPs *InstancePtr)
{
 10060ac:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
	u8 Bank;
	u32 IntrStatus;
	u32 IntrEnabled;

	Xil_AssertVoid(InstancePtr != NULL);
 10060b0:	e2506000 	subs	r6, r0, #0
 10060b4:	0a00002c 	beq	100616c <XGpioPs_IntrHandler+0xc0>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10060b8:	e5962008 	ldr	r2, [r6, #8]
 10060bc:	e3013111 	movw	r3, #4369	; 0x1111
 10060c0:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 10060c4:	e3094c78 	movw	r4, #40056	; 0x9c78
 10060c8:	e3404101 	movt	r4, #257	; 0x101
 10060cc:	e3a07000 	mov	r7, #0
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10060d0:	e1520003 	cmp	r2, r3
	Xil_AssertVoid(InstancePtr != NULL);
 10060d4:	e5847000 	str	r7, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10060d8:	1a00001c 	bne	1006150 <XGpioPs_IntrHandler+0xa4>

	for (Bank = 0U; Bank < InstancePtr->MaxBanks; Bank++) {
 10060dc:	e5d6301c 	ldrb	r3, [r6, #28]
 10060e0:	e1530007 	cmp	r3, r7
 10060e4:	08bd81f0 	popeq	{r4, r5, r6, r7, r8, pc}
 10060e8:	e1a04007 	mov	r4, r7
 10060ec:	ea000003 	b	1006100 <XGpioPs_IntrHandler+0x54>
 10060f0:	e5d6301c 	ldrb	r3, [r6, #28]
 10060f4:	e6ef4077 	uxtb	r4, r7
 10060f8:	e1530004 	cmp	r3, r4
 10060fc:	98bd81f0 	popls	{r4, r5, r6, r7, r8, pc}
			if((Bank == XGPIOPS_ONE) || (Bank == XGPIOPS_TWO)) {
				continue;
			}
		}
#endif
		IntrStatus = XGpioPs_IntrGetStatus(InstancePtr, Bank);
 1006100:	e1a01004 	mov	r1, r4
 1006104:	e1a00006 	mov	r0, r6
 1006108:	ebfffde2 	bl	1005898 <XGpioPs_IntrGetStatus>
		IntrEnabled = XGpioPs_IntrGetEnabled(InstancePtr,Bank);
 100610c:	e1a01004 	mov	r1, r4
		IntrStatus = XGpioPs_IntrGetStatus(InstancePtr, Bank);
 1006110:	e1a05000 	mov	r5, r0
		IntrEnabled = XGpioPs_IntrGetEnabled(InstancePtr,Bank);
 1006114:	e1a00006 	mov	r0, r6
 1006118:	e2877001 	add	r7, r7, #1
 100611c:	ebfffd74 	bl	10056f4 <XGpioPs_IntrGetEnabled>
		if ((IntrStatus & IntrEnabled) != (u32)0) {
 1006120:	e0155000 	ands	r5, r5, r0
 1006124:	0afffff1 	beq	10060f0 <XGpioPs_IntrHandler+0x44>
			XGpioPs_IntrClear(InstancePtr, Bank,
 1006128:	e1a02005 	mov	r2, r5
 100612c:	e1a01004 	mov	r1, r4
 1006130:	e1a00006 	mov	r0, r6
 1006134:	ebfffe3f 	bl	1005a38 <XGpioPs_IntrClear>
					(IntrStatus & IntrEnabled));
			InstancePtr->Handler(InstancePtr->
 1006138:	e1a02005 	mov	r2, r5
 100613c:	e1a01004 	mov	r1, r4
 1006140:	e596300c 	ldr	r3, [r6, #12]
 1006144:	e5960010 	ldr	r0, [r6, #16]
 1006148:	e12fff33 	blx	r3
 100614c:	eaffffe7 	b	10060f0 <XGpioPs_IntrHandler+0x44>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006150:	e3010f54 	movw	r0, #8020	; 0x1f54
 1006154:	e3a01fc2 	mov	r1, #776	; 0x308
 1006158:	e3400101 	movt	r0, #257	; 0x101
 100615c:	eb0003e3 	bl	10070f0 <Xil_Assert>
 1006160:	e3a03001 	mov	r3, #1
 1006164:	e5843000 	str	r3, [r4]
 1006168:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 100616c:	e3010f54 	movw	r0, #8020	; 0x1f54
 1006170:	e3001307 	movw	r1, #775	; 0x307
 1006174:	e3400101 	movt	r0, #257	; 0x101
 1006178:	eb0003dc 	bl	10070f0 <Xil_Assert>
 100617c:	e3093c78 	movw	r3, #40056	; 0x9c78
 1006180:	e3a02001 	mov	r2, #1
 1006184:	e3403101 	movt	r3, #257	; 0x101
 1006188:	e5832000 	str	r2, [r3]
 100618c:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

01006190 <StubHandler>:
{
	(void) CallBackRef;
	(void) Bank;
	(void) Status;

	Xil_AssertVoidAlways();
 1006190:	e3010f54 	movw	r0, #8020	; 0x1f54
{
 1006194:	e92d4010 	push	{r4, lr}
	Xil_AssertVoidAlways();
 1006198:	e3001337 	movw	r1, #823	; 0x337
 100619c:	e3400101 	movt	r0, #257	; 0x101
 10061a0:	eb0003d2 	bl	10070f0 <Xil_Assert>
 10061a4:	e3093c78 	movw	r3, #40056	; 0x9c78
 10061a8:	e3a02001 	mov	r2, #1
 10061ac:	e3403101 	movt	r3, #257	; 0x101
 10061b0:	e5832000 	str	r2, [r3]
}
 10061b4:	e8bd8010 	pop	{r4, pc}

010061b8 <XScuGic_InterruptHandler>:
*
* @note		None.
*
******************************************************************************/
void XScuGic_InterruptHandler(XScuGic *InstancePtr)
{
 10061b8:	e92d4070 	push	{r4, r5, r6, lr}
#endif
	    XScuGic_VectorTableEntry *TablePtr;

	    /* Assert that the pointer to the instance is valid
	     */
	    Xil_AssertVoid(InstancePtr != NULL);
 10061bc:	e2505000 	subs	r5, r0, #0
 10061c0:	0a000011 	beq	100620c <XScuGic_InterruptHandler+0x54>
	     * clear the interrupt in the GIC.
	     */
#if defined (GICv3)
	    InterruptID = XScuGic_get_IntID();
#else
	    IntIDFull = XScuGic_CPUReadReg(InstancePtr, XSCUGIC_INT_ACK_OFFSET);
 10061c4:	e5953000 	ldr	r3, [r5]
	    Xil_AssertVoid(InstancePtr != NULL);
 10061c8:	e3092c78 	movw	r2, #40056	; 0x9c78
 10061cc:	e3402101 	movt	r2, #257	; 0x101
 10061d0:	e3a01000 	mov	r1, #0
 10061d4:	e5821000 	str	r1, [r2]
	    IntIDFull = XScuGic_CPUReadReg(InstancePtr, XSCUGIC_INT_ACK_OFFSET);
 10061d8:	e5932004 	ldr	r2, [r3, #4]
* @return	The 32 bit Value read from the specified input address.
*
******************************************************************************/
static INLINE u32 Xil_In32(UINTPTR Addr)
{
	return *(volatile u32 *) Addr;
 10061dc:	e592400c 	ldr	r4, [r2, #12]
	    InterruptID = IntIDFull & XSCUGIC_ACK_INTID_MASK;
 10061e0:	e7e91054 	ubfx	r1, r4, #0, #10
#endif
	    if (XSCUGIC_MAX_NUM_INTR_INPUTS <= InterruptID) {
 10061e4:	e351005e 	cmp	r1, #94	; 0x5e
 10061e8:	8a000005 	bhi	1006204 <XScuGic_InterruptHandler+0x4c>
	     * based on the IRQSource. A software trigger is cleared by
	     *.the ACK.
	     */
	    TablePtr = &(InstancePtr->Config->HandlerTable[InterruptID]);
		if (TablePtr != NULL) {
			TablePtr->Handler(TablePtr->CallBackRef);
 10061ec:	e0833181 	add	r3, r3, r1, lsl #3
 10061f0:	e593200c 	ldr	r2, [r3, #12]
 10061f4:	e5930010 	ldr	r0, [r3, #16]
 10061f8:	e12fff32 	blx	r2
 10061fc:	e5953000 	ldr	r3, [r5]
 1006200:	e5932004 	ldr	r2, [r3, #4]
******************************************************************************/
static INLINE void Xil_Out32(UINTPTR Addr, u32 Value)
{
#ifndef ENABLE_SAFETY
	volatile u32 *LocalAddr = (volatile u32 *)Addr;
	*LocalAddr = Value;
 1006204:	e5824010 	str	r4, [r2, #16]
#endif
	    /*
	     * Return from the interrupt. Change security domains
	     * could happen here.
	     */
}
 1006208:	e8bd8070 	pop	{r4, r5, r6, pc}
	    Xil_AssertVoid(InstancePtr != NULL);
 100620c:	e3010f64 	movw	r0, #8036	; 0x1f64
 1006210:	e3a0107d 	mov	r1, #125	; 0x7d
 1006214:	e3400101 	movt	r0, #257	; 0x101
 1006218:	eb0003b4 	bl	10070f0 <Xil_Assert>
 100621c:	e3093c78 	movw	r3, #40056	; 0x9c78
 1006220:	e3a02001 	mov	r2, #1
 1006224:	e3403101 	movt	r3, #257	; 0x101
 1006228:	e5832000 	str	r2, [r3]
 100622c:	e8bd8070 	pop	{r4, r5, r6, pc}

01006230 <StubHandler>:
static void StubHandler(void *CallBackRef)
{
	/*
	 * verify that the inputs are valid
	 */
	Xil_AssertVoid(CallBackRef != NULL);
 1006230:	e3500000 	cmp	r0, #0
 1006234:	0a000007 	beq	1006258 <StubHandler+0x28>

	/*
	 * Indicate another unhandled interrupt for stats
	 */
	((XScuGic *)((void *)CallBackRef))->UnhandledInterrupts++;
 1006238:	e5903008 	ldr	r3, [r0, #8]
	Xil_AssertVoid(CallBackRef != NULL);
 100623c:	e3092c78 	movw	r2, #40056	; 0x9c78
 1006240:	e3402101 	movt	r2, #257	; 0x101
 1006244:	e3a01000 	mov	r1, #0
 1006248:	e5821000 	str	r1, [r2]
	((XScuGic *)((void *)CallBackRef))->UnhandledInterrupts++;
 100624c:	e2833001 	add	r3, r3, #1
 1006250:	e5803008 	str	r3, [r0, #8]
 1006254:	e12fff1e 	bx	lr
	Xil_AssertVoid(CallBackRef != NULL);
 1006258:	e3010f74 	movw	r0, #8052	; 0x1f74
{
 100625c:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(CallBackRef != NULL);
 1006260:	e30012e5 	movw	r1, #741	; 0x2e5
 1006264:	e3400101 	movt	r0, #257	; 0x101
 1006268:	eb0003a0 	bl	10070f0 <Xil_Assert>
 100626c:	e3093c78 	movw	r3, #40056	; 0x9c78
 1006270:	e3a02001 	mov	r2, #1
 1006274:	e3403101 	movt	r3, #257	; 0x101
 1006278:	e5832000 	str	r2, [r3]
}
 100627c:	e8bd8010 	pop	{r4, pc}

01006280 <XScuGic_Connect>:
	Xil_AssertNonvoid(InstancePtr != NULL);
 1006280:	e3500000 	cmp	r0, #0
{
 1006284:	e92d4010 	push	{r4, lr}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1006288:	0a000021 	beq	1006314 <XScuGic_Connect+0x94>
 100628c:	e3094c78 	movw	r4, #40056	; 0x9c78
	Xil_AssertNonvoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 1006290:	e351005e 	cmp	r1, #94	; 0x5e
	Xil_AssertNonvoid(InstancePtr != NULL);
 1006294:	e3404101 	movt	r4, #257	; 0x101
 1006298:	e3a0c000 	mov	ip, #0
 100629c:	e584c000 	str	ip, [r4]
	Xil_AssertNonvoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 10062a0:	8a000013 	bhi	10062f4 <XScuGic_Connect+0x74>
	Xil_AssertNonvoid(Handler != NULL);
 10062a4:	e3520000 	cmp	r2, #0
 10062a8:	0a000022 	beq	1006338 <XScuGic_Connect+0xb8>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10062ac:	e590e004 	ldr	lr, [r0, #4]
 10062b0:	e301c111 	movw	ip, #4369	; 0x1111
 10062b4:	e341c111 	movt	ip, #4369	; 0x1111
 10062b8:	e15e000c 	cmp	lr, ip
 10062bc:	1a000004 	bne	10062d4 <XScuGic_Connect+0x54>
	InstancePtr->Config->HandlerTable[Int_Id].Handler = (Xil_InterruptHandler)Handler;
 10062c0:	e5900000 	ldr	r0, [r0]
 10062c4:	e0801181 	add	r1, r0, r1, lsl #3
	InstancePtr->Config->HandlerTable[Int_Id].CallBackRef = CallBackRef;
 10062c8:	e1c120fc 	strd	r2, [r1, #12]
}
 10062cc:	e3a00000 	mov	r0, #0
 10062d0:	e8bd8010 	pop	{r4, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10062d4:	e3010f74 	movw	r0, #8052	; 0x1f74
 10062d8:	e30011e1 	movw	r1, #481	; 0x1e1
 10062dc:	e3400101 	movt	r0, #257	; 0x101
 10062e0:	eb000382 	bl	10070f0 <Xil_Assert>
 10062e4:	e3a03001 	mov	r3, #1
}
 10062e8:	e3a00000 	mov	r0, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10062ec:	e5843000 	str	r3, [r4]
}
 10062f0:	e8bd8010 	pop	{r4, pc}
	Xil_AssertNonvoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 10062f4:	e3010f74 	movw	r0, #8052	; 0x1f74
 10062f8:	e30011df 	movw	r1, #479	; 0x1df
 10062fc:	e3400101 	movt	r0, #257	; 0x101
 1006300:	eb00037a 	bl	10070f0 <Xil_Assert>
 1006304:	e3a03001 	mov	r3, #1
}
 1006308:	e3a00000 	mov	r0, #0
	Xil_AssertNonvoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 100630c:	e5843000 	str	r3, [r4]
}
 1006310:	e8bd8010 	pop	{r4, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1006314:	e3010f74 	movw	r0, #8052	; 0x1f74
 1006318:	e30011de 	movw	r1, #478	; 0x1de
 100631c:	e3400101 	movt	r0, #257	; 0x101
 1006320:	eb000372 	bl	10070f0 <Xil_Assert>
 1006324:	e3093c78 	movw	r3, #40056	; 0x9c78
 1006328:	e3a02001 	mov	r2, #1
 100632c:	e3403101 	movt	r3, #257	; 0x101
 1006330:	e5832000 	str	r2, [r3]
 1006334:	eaffffe4 	b	10062cc <XScuGic_Connect+0x4c>
	Xil_AssertNonvoid(Handler != NULL);
 1006338:	e3010f74 	movw	r0, #8052	; 0x1f74
 100633c:	e3a01e1e 	mov	r1, #480	; 0x1e0
 1006340:	e3400101 	movt	r0, #257	; 0x101
 1006344:	eb000369 	bl	10070f0 <Xil_Assert>
 1006348:	e3a03001 	mov	r3, #1
 100634c:	e5843000 	str	r3, [r4]
 1006350:	eaffffdd 	b	10062cc <XScuGic_Connect+0x4c>

01006354 <XScuGic_Disconnect>:
	Xil_AssertVoid(InstancePtr != NULL);
 1006354:	e3500000 	cmp	r0, #0
{
 1006358:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 100635c:	0a000026 	beq	10063fc <XScuGic_Disconnect+0xa8>
 1006360:	e3094c78 	movw	r4, #40056	; 0x9c78
	Xil_AssertVoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 1006364:	e351005e 	cmp	r1, #94	; 0x5e
	Xil_AssertVoid(InstancePtr != NULL);
 1006368:	e3404101 	movt	r4, #257	; 0x101
 100636c:	e3a03000 	mov	r3, #0
 1006370:	e5843000 	str	r3, [r4]
	Xil_AssertVoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 1006374:	8a000019 	bhi	10063e0 <XScuGic_Disconnect+0x8c>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006378:	e5902004 	ldr	r2, [r0, #4]
 100637c:	e3013111 	movw	r3, #4369	; 0x1111
 1006380:	e3413111 	movt	r3, #4369	; 0x1111
 1006384:	e1520003 	cmp	r2, r3
 1006388:	1a00000d 	bne	10063c4 <XScuGic_Disconnect+0x70>
	XScuGic_DistWriteReg(InstancePtr, (u32)XSCUGIC_DISABLE_OFFSET +
 100638c:	e5903000 	ldr	r3, [r0]
	Mask = 0x00000001U << (Int_Id % 32U);
 1006390:	e201201f 	and	r2, r1, #31
	XScuGic_DistWriteReg(InstancePtr, (u32)XSCUGIC_DISABLE_OFFSET +
 1006394:	e1a0c2a1 	lsr	ip, r1, #5
	Mask = 0x00000001U << (Int_Id % 32U);
 1006398:	e3a0e001 	mov	lr, #1
 100639c:	e1a0e21e 	lsl	lr, lr, r2
	InstancePtr->Config->HandlerTable[Int_Id].Handler = (Xil_InterruptHandler)StubHandler;
 10063a0:	e3062230 	movw	r2, #25136	; 0x6230
	XScuGic_DistWriteReg(InstancePtr, (u32)XSCUGIC_DISABLE_OFFSET +
 10063a4:	e5934008 	ldr	r4, [r3, #8]
 10063a8:	e28cc060 	add	ip, ip, #96	; 0x60
 10063ac:	e0831181 	add	r1, r3, r1, lsl #3
	InstancePtr->Config->HandlerTable[Int_Id].Handler = (Xil_InterruptHandler)StubHandler;
 10063b0:	e3402100 	movt	r2, #256	; 0x100
 10063b4:	e784e10c 	str	lr, [r4, ip, lsl #2]
	InstancePtr->Config->HandlerTable[Int_Id].CallBackRef = InstancePtr;
 10063b8:	e5810010 	str	r0, [r1, #16]
	InstancePtr->Config->HandlerTable[Int_Id].Handler = (Xil_InterruptHandler)StubHandler;
 10063bc:	e581200c 	str	r2, [r1, #12]
	InstancePtr->Config->HandlerTable[Int_Id].CallBackRef = InstancePtr;
 10063c0:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10063c4:	e3010f74 	movw	r0, #8052	; 0x1f74
 10063c8:	e3001206 	movw	r1, #518	; 0x206
 10063cc:	e3400101 	movt	r0, #257	; 0x101
 10063d0:	eb000346 	bl	10070f0 <Xil_Assert>
 10063d4:	e3a03001 	mov	r3, #1
 10063d8:	e5843000 	str	r3, [r4]
}
 10063dc:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 10063e0:	e3010f74 	movw	r0, #8052	; 0x1f74
 10063e4:	e3001205 	movw	r1, #517	; 0x205
 10063e8:	e3400101 	movt	r0, #257	; 0x101
 10063ec:	eb00033f 	bl	10070f0 <Xil_Assert>
 10063f0:	e3a03001 	mov	r3, #1
 10063f4:	e5843000 	str	r3, [r4]
 10063f8:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 10063fc:	e3010f74 	movw	r0, #8052	; 0x1f74
 1006400:	e3a01f81 	mov	r1, #516	; 0x204
 1006404:	e3400101 	movt	r0, #257	; 0x101
 1006408:	eb000338 	bl	10070f0 <Xil_Assert>
 100640c:	e3093c78 	movw	r3, #40056	; 0x9c78
 1006410:	e3a02001 	mov	r2, #1
 1006414:	e3403101 	movt	r3, #257	; 0x101
 1006418:	e5832000 	str	r2, [r3]
 100641c:	e8bd8010 	pop	{r4, pc}

01006420 <XScuGic_SoftwareIntr>:
	Xil_AssertNonvoid(InstancePtr != NULL);
 1006420:	e3500000 	cmp	r0, #0
{
 1006424:	e92d4010 	push	{r4, lr}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1006428:	0a000025 	beq	10064c4 <XScuGic_SoftwareIntr+0xa4>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 100642c:	e590c004 	ldr	ip, [r0, #4]
 1006430:	e3013111 	movw	r3, #4369	; 0x1111
 1006434:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 1006438:	e3094c78 	movw	r4, #40056	; 0x9c78
 100643c:	e3404101 	movt	r4, #257	; 0x101
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006440:	e15c0003 	cmp	ip, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 1006444:	e3a03000 	mov	r3, #0
 1006448:	e5843000 	str	r3, [r4]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 100644c:	1a00000c 	bne	1006484 <XScuGic_SoftwareIntr+0x64>
	Xil_AssertNonvoid(Int_Id <= 15U);
 1006450:	e351000f 	cmp	r1, #15
 1006454:	8a000012 	bhi	10064a4 <XScuGic_SoftwareIntr+0x84>
	Xil_AssertNonvoid(Cpu_Id <= 255U);
 1006458:	e35200ff 	cmp	r2, #255	; 0xff
 100645c:	8a000021 	bhi	10064e8 <XScuGic_SoftwareIntr+0xc8>
	XScuGic_DistWriteReg(InstancePtr, XSCUGIC_SFI_TRIG_OFFSET, Mask);
 1006460:	e5900000 	ldr	r0, [r0]
	Mask = ((Cpu_Id << 16U) | Int_Id) &
 1006464:	e1811802 	orr	r1, r1, r2, lsl #16
 1006468:	e3a0300f 	mov	r3, #15
 100646c:	e34030ff 	movt	r3, #255	; 0xff
	XScuGic_DistWriteReg(InstancePtr, XSCUGIC_SFI_TRIG_OFFSET, Mask);
 1006470:	e5902008 	ldr	r2, [r0, #8]
	Mask = ((Cpu_Id << 16U) | Int_Id) &
 1006474:	e0033001 	and	r3, r3, r1
 1006478:	e5823f00 	str	r3, [r2, #3840]	; 0xf00
}
 100647c:	e3a00000 	mov	r0, #0
 1006480:	e8bd8010 	pop	{r4, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006484:	e3010f74 	movw	r0, #8052	; 0x1f74
 1006488:	e30012b3 	movw	r1, #691	; 0x2b3
 100648c:	e3400101 	movt	r0, #257	; 0x101
 1006490:	eb000316 	bl	10070f0 <Xil_Assert>
 1006494:	e3a03001 	mov	r3, #1
}
 1006498:	e3a00000 	mov	r0, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 100649c:	e5843000 	str	r3, [r4]
}
 10064a0:	e8bd8010 	pop	{r4, pc}
	Xil_AssertNonvoid(Int_Id <= 15U);
 10064a4:	e3010f74 	movw	r0, #8052	; 0x1f74
 10064a8:	e3a01fad 	mov	r1, #692	; 0x2b4
 10064ac:	e3400101 	movt	r0, #257	; 0x101
 10064b0:	eb00030e 	bl	10070f0 <Xil_Assert>
 10064b4:	e3a03001 	mov	r3, #1
}
 10064b8:	e3a00000 	mov	r0, #0
	Xil_AssertNonvoid(Int_Id <= 15U);
 10064bc:	e5843000 	str	r3, [r4]
}
 10064c0:	e8bd8010 	pop	{r4, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 10064c4:	e3010f74 	movw	r0, #8052	; 0x1f74
 10064c8:	e30012b2 	movw	r1, #690	; 0x2b2
 10064cc:	e3400101 	movt	r0, #257	; 0x101
 10064d0:	eb000306 	bl	10070f0 <Xil_Assert>
 10064d4:	e3093c78 	movw	r3, #40056	; 0x9c78
 10064d8:	e3a02001 	mov	r2, #1
 10064dc:	e3403101 	movt	r3, #257	; 0x101
 10064e0:	e5832000 	str	r2, [r3]
 10064e4:	eaffffe4 	b	100647c <XScuGic_SoftwareIntr+0x5c>
	Xil_AssertNonvoid(Cpu_Id <= 255U);
 10064e8:	e3010f74 	movw	r0, #8052	; 0x1f74
 10064ec:	e30012b5 	movw	r1, #693	; 0x2b5
 10064f0:	e3400101 	movt	r0, #257	; 0x101
 10064f4:	eb0002fd 	bl	10070f0 <Xil_Assert>
 10064f8:	e3a03001 	mov	r3, #1
 10064fc:	e5843000 	str	r3, [r4]
 1006500:	eaffffdd 	b	100647c <XScuGic_SoftwareIntr+0x5c>

01006504 <XScuGic_SetPriorityTriggerType>:
	u32 Index;
#endif
	u8 LocalPriority;
	LocalPriority = Priority;

	Xil_AssertVoid(InstancePtr != NULL);
 1006504:	e3500000 	cmp	r0, #0
{
 1006508:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 100650c:	0a000033 	beq	10065e0 <XScuGic_SetPriorityTriggerType+0xdc>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006510:	e590e004 	ldr	lr, [r0, #4]
 1006514:	e301c111 	movw	ip, #4369	; 0x1111
 1006518:	e341c111 	movt	ip, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 100651c:	e3094c78 	movw	r4, #40056	; 0x9c78
 1006520:	e3404101 	movt	r4, #257	; 0x101
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006524:	e15e000c 	cmp	lr, ip
	Xil_AssertVoid(InstancePtr != NULL);
 1006528:	e3a0c000 	mov	ip, #0
 100652c:	e584c000 	str	ip, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006530:	1a00001c 	bne	10065a8 <XScuGic_SetPriorityTriggerType+0xa4>
	Xil_AssertVoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 1006534:	e351005e 	cmp	r1, #94	; 0x5e
 1006538:	8a000021 	bhi	10065c4 <XScuGic_SetPriorityTriggerType+0xc0>
	Xil_AssertVoid(Trigger <= (u8)XSCUGIC_INT_CFG_MASK);
 100653c:	e3530003 	cmp	r3, #3
 1006540:	8a00002f 	bhi	1006604 <XScuGic_SetPriorityTriggerType+0x100>
	Xil_AssertVoid(LocalPriority <= (u8)XSCUGIC_MAX_INTR_PRIO_VAL);
 1006544:	e35200f8 	cmp	r2, #248	; 0xf8
 1006548:	8a000034 	bhi	1006620 <XScuGic_SetPriorityTriggerType+0x11c>
#endif

	/*
	 * Determine the register to write to using the Int_Id.
	 */
	RegValue = XScuGic_DistReadReg(InstancePtr,
 100654c:	e5905000 	ldr	r5, [r0]
 1006550:	e3c1e003 	bic	lr, r1, #3
	LocalPriority = LocalPriority & (u8)XSCUGIC_INTR_PRIO_MASK;
	/*
	 * Shift and Mask the correct bits for the priority and trigger in the
	 * register
	 */
	RegValue &= ~(XSCUGIC_PRIORITY_MASK << ((Int_Id%4U)*8U));
 1006554:	e2010003 	and	r0, r1, #3
	RegValue = XScuGic_DistReadReg(InstancePtr,
 1006558:	e28eeb01 	add	lr, lr, #1024	; 0x400
	RegValue &= ~(XSCUGIC_PRIORITY_MASK << ((Int_Id%4U)*8U));
 100655c:	e1a04180 	lsl	r4, r0, #3
 1006560:	e3a080ff 	mov	r8, #255	; 0xff
	RegValue = XScuGic_DistReadReg(InstancePtr,
 1006564:	e5956008 	ldr	r6, [r5, #8]
	RegValue |= (u32)LocalPriority << ((Int_Id%4U)*8U);
 1006568:	e20220f8 	and	r2, r2, #248	; 0xf8
				RegValue);

	/*
	 * Determine the register to write to using the Int_Id.
	 */
	RegValue = XScuGic_DistReadReg(InstancePtr,
 100656c:	e1a0c221 	lsr	ip, r1, #4

	/*
	 * Shift and Mask the correct bits for the priority and trigger in the
	 * register
	 */
	RegValue &= ~(XSCUGIC_INT_CFG_MASK << ((Int_Id%16U)*2U));
 1006570:	e201100f 	and	r1, r1, #15
 1006574:	e1a01081 	lsl	r1, r1, #1
 1006578:	e3a07003 	mov	r7, #3
	return *(volatile u32 *) Addr;
 100657c:	e79e0006 	ldr	r0, [lr, r6]
	RegValue = XScuGic_DistReadReg(InstancePtr,
 1006580:	e28ccc03 	add	ip, ip, #768	; 0x300
	RegValue &= ~(XSCUGIC_PRIORITY_MASK << ((Int_Id%4U)*8U));
 1006584:	e1c00418 	bic	r0, r0, r8, lsl r4
	RegValue |= (u32)LocalPriority << ((Int_Id%4U)*8U);
 1006588:	e1800412 	orr	r0, r0, r2, lsl r4
	*LocalAddr = Value;
 100658c:	e78e0006 	str	r0, [lr, r6]
	RegValue = XScuGic_DistReadReg(InstancePtr,
 1006590:	e5950008 	ldr	r0, [r5, #8]
	return *(volatile u32 *) Addr;
 1006594:	e790210c 	ldr	r2, [r0, ip, lsl #2]
	RegValue &= ~(XSCUGIC_INT_CFG_MASK << ((Int_Id%16U)*2U));
 1006598:	e1c22117 	bic	r2, r2, r7, lsl r1
	RegValue |= (u32)Trigger << ((Int_Id%16U)*2U);
 100659c:	e1821113 	orr	r1, r2, r3, lsl r1
	*LocalAddr = Value;
 10065a0:	e780110c 	str	r1, [r0, ip, lsl #2]
 10065a4:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10065a8:	e3010f74 	movw	r0, #8052	; 0x1f74
 10065ac:	e3001312 	movw	r1, #786	; 0x312
 10065b0:	e3400101 	movt	r0, #257	; 0x101
 10065b4:	eb0002cd 	bl	10070f0 <Xil_Assert>
 10065b8:	e3a03001 	mov	r3, #1
 10065bc:	e5843000 	str	r3, [r4]
 10065c0:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
	Xil_AssertVoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 10065c4:	e3010f74 	movw	r0, #8052	; 0x1f74
 10065c8:	e3001313 	movw	r1, #787	; 0x313
 10065cc:	e3400101 	movt	r0, #257	; 0x101
 10065d0:	eb0002c6 	bl	10070f0 <Xil_Assert>
 10065d4:	e3a03001 	mov	r3, #1
 10065d8:	e5843000 	str	r3, [r4]
 10065dc:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 10065e0:	e3010f74 	movw	r0, #8052	; 0x1f74
 10065e4:	e3001311 	movw	r1, #785	; 0x311
 10065e8:	e3400101 	movt	r0, #257	; 0x101
 10065ec:	eb0002bf 	bl	10070f0 <Xil_Assert>
 10065f0:	e3093c78 	movw	r3, #40056	; 0x9c78
 10065f4:	e3a02001 	mov	r2, #1
 10065f8:	e3403101 	movt	r3, #257	; 0x101
 10065fc:	e5832000 	str	r2, [r3]
 1006600:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
	Xil_AssertVoid(Trigger <= (u8)XSCUGIC_INT_CFG_MASK);
 1006604:	e3010f74 	movw	r0, #8052	; 0x1f74
 1006608:	e3a01fc5 	mov	r1, #788	; 0x314
 100660c:	e3400101 	movt	r0, #257	; 0x101
 1006610:	eb0002b6 	bl	10070f0 <Xil_Assert>
 1006614:	e3a03001 	mov	r3, #1
 1006618:	e5843000 	str	r3, [r4]
 100661c:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
	Xil_AssertVoid(LocalPriority <= (u8)XSCUGIC_MAX_INTR_PRIO_VAL);
 1006620:	e3010f74 	movw	r0, #8052	; 0x1f74
 1006624:	e3001315 	movw	r1, #789	; 0x315
 1006628:	e3400101 	movt	r0, #257	; 0x101
 100662c:	eb0002af 	bl	10070f0 <Xil_Assert>
 1006630:	e3a03001 	mov	r3, #1
 1006634:	e5843000 	str	r3, [r4]
	 * Write the value back to the register.
	 */
	XScuGic_DistWriteReg(InstancePtr, XSCUGIC_INT_CFG_OFFSET_CALC(Int_Id),
				RegValue);

}
 1006638:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

0100663c <XScuGic_GetPriorityTriggerType>:
void XScuGic_GetPriorityTriggerType(XScuGic *InstancePtr, u32 Int_Id,
					u8 *Priority, u8 *Trigger)
{
	u32 RegValue;

	Xil_AssertVoid(InstancePtr != NULL);
 100663c:	e3500000 	cmp	r0, #0
{
 1006640:	e92d4070 	push	{r4, r5, r6, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 1006644:	0a000030 	beq	100670c <XScuGic_GetPriorityTriggerType+0xd0>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006648:	e590e004 	ldr	lr, [r0, #4]
 100664c:	e301c111 	movw	ip, #4369	; 0x1111
 1006650:	e341c111 	movt	ip, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 1006654:	e3094c78 	movw	r4, #40056	; 0x9c78
 1006658:	e3404101 	movt	r4, #257	; 0x101
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 100665c:	e15e000c 	cmp	lr, ip
	Xil_AssertVoid(InstancePtr != NULL);
 1006660:	e3a0c000 	mov	ip, #0
 1006664:	e584c000 	str	ip, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006668:	1a000019 	bne	10066d4 <XScuGic_GetPriorityTriggerType+0x98>
	Xil_AssertVoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 100666c:	e351005e 	cmp	r1, #94	; 0x5e
 1006670:	8a00001e 	bhi	10066f0 <XScuGic_GetPriorityTriggerType+0xb4>
	Xil_AssertVoid(Priority != NULL);
 1006674:	e3520000 	cmp	r2, #0
 1006678:	0a00002c 	beq	1006730 <XScuGic_GetPriorityTriggerType+0xf4>
	Xil_AssertVoid(Trigger != NULL);
 100667c:	e3530000 	cmp	r3, #0
 1006680:	0a000031 	beq	100674c <XScuGic_GetPriorityTriggerType+0x110>

	/*
	 * Determine the register to read to using the Int_Id.
	 */
	RegValue = XScuGic_DistReadReg(InstancePtr,
 1006684:	e590c000 	ldr	ip, [r0]

	/*
	 * Shift and Mask the correct bits for the priority and trigger in the
	 * register
	 */
	RegValue = RegValue >> ((Int_Id%4U)*8U);
 1006688:	e201e003 	and	lr, r1, #3
 100668c:	e1a0418e 	lsl	r4, lr, #3
	RegValue = XScuGic_DistReadReg(InstancePtr,
 1006690:	e3c15003 	bic	r5, r1, #3
 1006694:	e2855b01 	add	r5, r5, #1024	; 0x400
 1006698:	e59ce008 	ldr	lr, [ip, #8]
	*Priority = (u8)(RegValue & XSCUGIC_PRIORITY_MASK);

	/*
	 * Determine the register to read to using the Int_Id.
	 */
	RegValue = XScuGic_DistReadReg(InstancePtr,
 100669c:	e1a0c221 	lsr	ip, r1, #4

	/*
	 * Shift and Mask the correct bits for the priority and trigger in the
	 * register
	 */
	RegValue = RegValue >> ((Int_Id%16U)*2U);
 10066a0:	e201100f 	and	r1, r1, #15
	RegValue = XScuGic_DistReadReg(InstancePtr,
 10066a4:	e28ccc03 	add	ip, ip, #768	; 0x300
	RegValue = RegValue >> ((Int_Id%16U)*2U);
 10066a8:	e1a01081 	lsl	r1, r1, #1
	return *(volatile u32 *) Addr;
 10066ac:	e795e00e 	ldr	lr, [r5, lr]
	RegValue = RegValue >> ((Int_Id%4U)*8U);
 10066b0:	e1a0e43e 	lsr	lr, lr, r4
	*Priority = (u8)(RegValue & XSCUGIC_PRIORITY_MASK);
 10066b4:	e5c2e000 	strb	lr, [r2]
	RegValue = XScuGic_DistReadReg(InstancePtr,
 10066b8:	e5902000 	ldr	r2, [r0]
 10066bc:	e5922008 	ldr	r2, [r2, #8]
 10066c0:	e792210c 	ldr	r2, [r2, ip, lsl #2]
	RegValue = RegValue >> ((Int_Id%16U)*2U);
 10066c4:	e1a01132 	lsr	r1, r2, r1

	*Trigger = (u8)(RegValue & XSCUGIC_INT_CFG_MASK);
 10066c8:	e2011003 	and	r1, r1, #3
 10066cc:	e5c31000 	strb	r1, [r3]
 10066d0:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10066d4:	e3010f74 	movw	r0, #8052	; 0x1f74
 10066d8:	e3001367 	movw	r1, #871	; 0x367
 10066dc:	e3400101 	movt	r0, #257	; 0x101
 10066e0:	eb000282 	bl	10070f0 <Xil_Assert>
 10066e4:	e3a03001 	mov	r3, #1
 10066e8:	e5843000 	str	r3, [r4]
 10066ec:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 10066f0:	e3010f74 	movw	r0, #8052	; 0x1f74
 10066f4:	e3a01fda 	mov	r1, #872	; 0x368
 10066f8:	e3400101 	movt	r0, #257	; 0x101
 10066fc:	eb00027b 	bl	10070f0 <Xil_Assert>
 1006700:	e3a03001 	mov	r3, #1
 1006704:	e5843000 	str	r3, [r4]
 1006708:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 100670c:	e3010f74 	movw	r0, #8052	; 0x1f74
 1006710:	e3001366 	movw	r1, #870	; 0x366
 1006714:	e3400101 	movt	r0, #257	; 0x101
 1006718:	eb000274 	bl	10070f0 <Xil_Assert>
 100671c:	e3093c78 	movw	r3, #40056	; 0x9c78
 1006720:	e3a02001 	mov	r2, #1
 1006724:	e3403101 	movt	r3, #257	; 0x101
 1006728:	e5832000 	str	r2, [r3]
 100672c:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(Priority != NULL);
 1006730:	e3010f74 	movw	r0, #8052	; 0x1f74
 1006734:	e3001369 	movw	r1, #873	; 0x369
 1006738:	e3400101 	movt	r0, #257	; 0x101
 100673c:	eb00026b 	bl	10070f0 <Xil_Assert>
 1006740:	e3a03001 	mov	r3, #1
 1006744:	e5843000 	str	r3, [r4]
 1006748:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(Trigger != NULL);
 100674c:	e3010f74 	movw	r0, #8052	; 0x1f74
 1006750:	e300136a 	movw	r1, #874	; 0x36a
 1006754:	e3400101 	movt	r0, #257	; 0x101
 1006758:	eb000264 	bl	10070f0 <Xil_Assert>
 100675c:	e3a03001 	mov	r3, #1
 1006760:	e5843000 	str	r3, [r4]
}
 1006764:	e8bd8070 	pop	{r4, r5, r6, pc}

01006768 <XScuGic_InterruptMaptoCpu>:
		XScuGic_DistWriteReg(InstancePtr, XSCUGIC_IROUTER_OFFSET_CALC(Temp),
						  (Cpu_Id-1));
	}
#else
	u32 Offset;
	Xil_AssertVoid(InstancePtr != NULL);
 1006768:	e3500000 	cmp	r0, #0
{
 100676c:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 1006770:	0a000010 	beq	10067b8 <XScuGic_InterruptMaptoCpu+0x50>
	RegValue = XScuGic_DistReadReg(InstancePtr,
 1006774:	e5903000 	ldr	r3, [r0]
	Xil_AssertVoid(InstancePtr != NULL);
 1006778:	e309cc78 	movw	ip, #40056	; 0x9c78
	RegValue = XScuGic_DistReadReg(InstancePtr,
 100677c:	e3c20003 	bic	r0, r2, #3
	Xil_AssertVoid(InstancePtr != NULL);
 1006780:	e340c101 	movt	ip, #257	; 0x101
	RegValue = XScuGic_DistReadReg(InstancePtr,
 1006784:	e2800b02 	add	r0, r0, #2048	; 0x800
	Xil_AssertVoid(InstancePtr != NULL);
 1006788:	e3a04000 	mov	r4, #0
	RegValue = XScuGic_DistReadReg(InstancePtr,
 100678c:	e593e008 	ldr	lr, [r3, #8]
			XSCUGIC_SPI_TARGET_OFFSET_CALC(Int_Id));

	Offset = (Int_Id & 0x3U);
	Cpu_Id = (0x1U << Cpu_Id);
 1006790:	e3a03001 	mov	r3, #1
	Xil_AssertVoid(InstancePtr != NULL);
 1006794:	e58c4000 	str	r4, [ip]
	Cpu_Id = (0x1U << Cpu_Id);
 1006798:	e1a03113 	lsl	r3, r3, r1
	Offset = (Int_Id & 0x3U);
 100679c:	e2022003 	and	r2, r2, #3
 10067a0:	e790100e 	ldr	r1, [r0, lr]

	RegValue |= (Cpu_Id) << (Offset*8U);
 10067a4:	e1a02182 	lsl	r2, r2, #3
 10067a8:	e6ef3073 	uxtb	r3, r3
 10067ac:	e1813213 	orr	r3, r1, r3, lsl r2
	*LocalAddr = Value;
 10067b0:	e780300e 	str	r3, [r0, lr]
 10067b4:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 10067b8:	e3010f74 	movw	r0, #8052	; 0x1f74
 10067bc:	e30013a5 	movw	r1, #933	; 0x3a5
 10067c0:	e3400101 	movt	r0, #257	; 0x101
 10067c4:	eb000249 	bl	10070f0 <Xil_Assert>
 10067c8:	e3093c78 	movw	r3, #40056	; 0x9c78
 10067cc:	e3a02001 	mov	r2, #1
 10067d0:	e3403101 	movt	r3, #257	; 0x101
 10067d4:	e5832000 	str	r2, [r3]
	XScuGic_DistWriteReg(InstancePtr,
					XSCUGIC_SPI_TARGET_OFFSET_CALC(Int_Id),
					RegValue);
#endif
}
 10067d8:	e8bd8010 	pop	{r4, pc}

010067dc <XScuGic_Enable>:
{
 10067dc:	e92d4070 	push	{r4, r5, r6, lr}
	u8 Cpu_Id = (u8)CpuId;
 10067e0:	e3083030 	movw	r3, #32816	; 0x8030
	Xil_AssertVoid(InstancePtr != NULL);
 10067e4:	e2506000 	subs	r6, r0, #0
	u8 Cpu_Id = (u8)CpuId;
 10067e8:	e3403101 	movt	r3, #257	; 0x101
{
 10067ec:	e1a04001 	mov	r4, r1
	u8 Cpu_Id = (u8)CpuId;
 10067f0:	e5931000 	ldr	r1, [r3]
	Xil_AssertVoid(InstancePtr != NULL);
 10067f4:	0a000024 	beq	100688c <XScuGic_Enable+0xb0>
 10067f8:	e3095c78 	movw	r5, #40056	; 0x9c78
	Xil_AssertVoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 10067fc:	e354005e 	cmp	r4, #94	; 0x5e
	Xil_AssertVoid(InstancePtr != NULL);
 1006800:	e3405101 	movt	r5, #257	; 0x101
 1006804:	e3a03000 	mov	r3, #0
 1006808:	e5853000 	str	r3, [r5]
	Xil_AssertVoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 100680c:	8a000017 	bhi	1006870 <XScuGic_Enable+0x94>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006810:	e5962004 	ldr	r2, [r6, #4]
 1006814:	e3013111 	movw	r3, #4369	; 0x1111
 1006818:	e3413111 	movt	r3, #4369	; 0x1111
 100681c:	e1520003 	cmp	r2, r3
 1006820:	1a00000b 	bne	1006854 <XScuGic_Enable+0x78>
	XScuGic_InterruptMaptoCpu(InstancePtr, Cpu_Id, Int_Id);
 1006824:	e1a02004 	mov	r2, r4
 1006828:	e6ef1071 	uxtb	r1, r1
 100682c:	ebffffcd 	bl	1006768 <XScuGic_InterruptMaptoCpu>
	XScuGic_DistWriteReg(InstancePtr, (u32)XSCUGIC_ENABLE_SET_OFFSET +
 1006830:	e5962000 	ldr	r2, [r6]
	Mask = 0x00000001U << (Int_Id % 32U);
 1006834:	e204101f 	and	r1, r4, #31
 1006838:	e3a03001 	mov	r3, #1
	XScuGic_DistWriteReg(InstancePtr, (u32)XSCUGIC_ENABLE_SET_OFFSET +
 100683c:	e1a042a4 	lsr	r4, r4, #5
	Mask = 0x00000001U << (Int_Id % 32U);
 1006840:	e1a03113 	lsl	r3, r3, r1
	XScuGic_DistWriteReg(InstancePtr, (u32)XSCUGIC_ENABLE_SET_OFFSET +
 1006844:	e5922008 	ldr	r2, [r2, #8]
 1006848:	e2844040 	add	r4, r4, #64	; 0x40
 100684c:	e7823104 	str	r3, [r2, r4, lsl #2]
 1006850:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006854:	e3010f74 	movw	r0, #8052	; 0x1f74
 1006858:	e300123d 	movw	r1, #573	; 0x23d
 100685c:	e3400101 	movt	r0, #257	; 0x101
 1006860:	eb000222 	bl	10070f0 <Xil_Assert>
 1006864:	e3a03001 	mov	r3, #1
 1006868:	e5853000 	str	r3, [r5]
}
 100686c:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 1006870:	e3010f74 	movw	r0, #8052	; 0x1f74
 1006874:	e3a01f8f 	mov	r1, #572	; 0x23c
 1006878:	e3400101 	movt	r0, #257	; 0x101
 100687c:	eb00021b 	bl	10070f0 <Xil_Assert>
 1006880:	e3a03001 	mov	r3, #1
 1006884:	e5853000 	str	r3, [r5]
 1006888:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 100688c:	e3010f74 	movw	r0, #8052	; 0x1f74
 1006890:	e300123b 	movw	r1, #571	; 0x23b
 1006894:	e3400101 	movt	r0, #257	; 0x101
 1006898:	eb000214 	bl	10070f0 <Xil_Assert>
 100689c:	e3093c78 	movw	r3, #40056	; 0x9c78
 10068a0:	e3a02001 	mov	r2, #1
 10068a4:	e3403101 	movt	r3, #257	; 0x101
 10068a8:	e5832000 	str	r2, [r3]
 10068ac:	e8bd8070 	pop	{r4, r5, r6, pc}

010068b0 <XScuGic_InterruptUnmapFromCpu>:
		XScuGic_DistWriteReg(InstancePtr, XSCUGIC_IROUTER_OFFSET_CALC(Temp),
						  (Cpu_Id-1));
	}
#else
	u32 Offset;
	Xil_AssertVoid(InstancePtr != NULL);
 10068b0:	e3500000 	cmp	r0, #0
{
 10068b4:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 10068b8:	0a000010 	beq	1006900 <XScuGic_InterruptUnmapFromCpu+0x50>
	RegValue = XScuGic_DistReadReg(InstancePtr,
 10068bc:	e5903000 	ldr	r3, [r0]
	Xil_AssertVoid(InstancePtr != NULL);
 10068c0:	e309cc78 	movw	ip, #40056	; 0x9c78
	RegValue = XScuGic_DistReadReg(InstancePtr,
 10068c4:	e3c20003 	bic	r0, r2, #3
	Xil_AssertVoid(InstancePtr != NULL);
 10068c8:	e340c101 	movt	ip, #257	; 0x101
	RegValue = XScuGic_DistReadReg(InstancePtr,
 10068cc:	e2800b02 	add	r0, r0, #2048	; 0x800
	Xil_AssertVoid(InstancePtr != NULL);
 10068d0:	e3a04000 	mov	r4, #0
	RegValue = XScuGic_DistReadReg(InstancePtr,
 10068d4:	e593e008 	ldr	lr, [r3, #8]
				XSCUGIC_SPI_TARGET_OFFSET_CALC(Int_Id));

	Offset = (Int_Id & 0x3U);
	Cpu_Id = (0x1U << Cpu_Id);
 10068d8:	e3a03001 	mov	r3, #1
	Xil_AssertVoid(InstancePtr != NULL);
 10068dc:	e58c4000 	str	r4, [ip]
	Cpu_Id = (0x1U << Cpu_Id);
 10068e0:	e1a03113 	lsl	r3, r3, r1
	Offset = (Int_Id & 0x3U);
 10068e4:	e2022003 	and	r2, r2, #3
	return *(volatile u32 *) Addr;
 10068e8:	e790100e 	ldr	r1, [r0, lr]

	RegValue &= ~(Cpu_Id << (Offset*8U));
 10068ec:	e1a02182 	lsl	r2, r2, #3
 10068f0:	e6ef3073 	uxtb	r3, r3
 10068f4:	e1c13213 	bic	r3, r1, r3, lsl r2
	*LocalAddr = Value;
 10068f8:	e780300e 	str	r3, [r0, lr]
 10068fc:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1006900:	e3010f74 	movw	r0, #8052	; 0x1f74
 1006904:	e30013d1 	movw	r1, #977	; 0x3d1
 1006908:	e3400101 	movt	r0, #257	; 0x101
 100690c:	eb0001f7 	bl	10070f0 <Xil_Assert>
 1006910:	e3093c78 	movw	r3, #40056	; 0x9c78
 1006914:	e3a02001 	mov	r2, #1
 1006918:	e3403101 	movt	r3, #257	; 0x101
 100691c:	e5832000 	str	r2, [r3]
	XScuGic_DistWriteReg(InstancePtr,
				XSCUGIC_SPI_TARGET_OFFSET_CALC(Int_Id),
			RegValue);
#endif
}
 1006920:	e8bd8010 	pop	{r4, pc}

01006924 <XScuGic_Disable>:
{
 1006924:	e92d4070 	push	{r4, r5, r6, lr}
	u8 Cpu_Id = (u8)CpuId;
 1006928:	e3083030 	movw	r3, #32816	; 0x8030
	Xil_AssertVoid(InstancePtr != NULL);
 100692c:	e2506000 	subs	r6, r0, #0
	u8 Cpu_Id = (u8)CpuId;
 1006930:	e3403101 	movt	r3, #257	; 0x101
{
 1006934:	e1a04001 	mov	r4, r1
	u8 Cpu_Id = (u8)CpuId;
 1006938:	e5931000 	ldr	r1, [r3]
	Xil_AssertVoid(InstancePtr != NULL);
 100693c:	0a000024 	beq	10069d4 <XScuGic_Disable+0xb0>
 1006940:	e3095c78 	movw	r5, #40056	; 0x9c78
	Xil_AssertVoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 1006944:	e354005e 	cmp	r4, #94	; 0x5e
	Xil_AssertVoid(InstancePtr != NULL);
 1006948:	e3405101 	movt	r5, #257	; 0x101
 100694c:	e3a03000 	mov	r3, #0
 1006950:	e5853000 	str	r3, [r5]
	Xil_AssertVoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 1006954:	8a000017 	bhi	10069b8 <XScuGic_Disable+0x94>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006958:	e5962004 	ldr	r2, [r6, #4]
 100695c:	e3013111 	movw	r3, #4369	; 0x1111
 1006960:	e3413111 	movt	r3, #4369	; 0x1111
 1006964:	e1520003 	cmp	r2, r3
 1006968:	1a00000b 	bne	100699c <XScuGic_Disable+0x78>
	XScuGic_InterruptUnmapFromCpu(InstancePtr, Cpu_Id, Int_Id);
 100696c:	e1a02004 	mov	r2, r4
 1006970:	e6ef1071 	uxtb	r1, r1
 1006974:	ebffffcd 	bl	10068b0 <XScuGic_InterruptUnmapFromCpu>
	XScuGic_DistWriteReg(InstancePtr, (u32)XSCUGIC_DISABLE_OFFSET +
 1006978:	e5962000 	ldr	r2, [r6]
	Mask = 0x00000001U << (Int_Id % 32U);
 100697c:	e204101f 	and	r1, r4, #31
 1006980:	e3a03001 	mov	r3, #1
	XScuGic_DistWriteReg(InstancePtr, (u32)XSCUGIC_DISABLE_OFFSET +
 1006984:	e1a042a4 	lsr	r4, r4, #5
	Mask = 0x00000001U << (Int_Id % 32U);
 1006988:	e1a03113 	lsl	r3, r3, r1
	XScuGic_DistWriteReg(InstancePtr, (u32)XSCUGIC_DISABLE_OFFSET +
 100698c:	e5922008 	ldr	r2, [r2, #8]
 1006990:	e2844060 	add	r4, r4, #96	; 0x60
 1006994:	e7823104 	str	r3, [r2, r4, lsl #2]
 1006998:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 100699c:	e3010f74 	movw	r0, #8052	; 0x1f74
 10069a0:	e3a01f9e 	mov	r1, #632	; 0x278
 10069a4:	e3400101 	movt	r0, #257	; 0x101
 10069a8:	eb0001d0 	bl	10070f0 <Xil_Assert>
 10069ac:	e3a03001 	mov	r3, #1
 10069b0:	e5853000 	str	r3, [r5]
}
 10069b4:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 10069b8:	e3010f74 	movw	r0, #8052	; 0x1f74
 10069bc:	e3001277 	movw	r1, #631	; 0x277
 10069c0:	e3400101 	movt	r0, #257	; 0x101
 10069c4:	eb0001c9 	bl	10070f0 <Xil_Assert>
 10069c8:	e3a03001 	mov	r3, #1
 10069cc:	e5853000 	str	r3, [r5]
 10069d0:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 10069d4:	e3010f74 	movw	r0, #8052	; 0x1f74
 10069d8:	e3001276 	movw	r1, #630	; 0x276
 10069dc:	e3400101 	movt	r0, #257	; 0x101
 10069e0:	eb0001c2 	bl	10070f0 <Xil_Assert>
 10069e4:	e3093c78 	movw	r3, #40056	; 0x9c78
 10069e8:	e3a02001 	mov	r2, #1
 10069ec:	e3403101 	movt	r3, #257	; 0x101
 10069f0:	e5832000 	str	r2, [r3]
 10069f4:	e8bd8070 	pop	{r4, r5, r6, pc}

010069f8 <XScuGic_UnmapAllInterruptsFromCpu>:
{
	u32 Int_Id;
	u32 Target_Cpu;
	u32 LocalCpuID = (1U << Cpu_Id);

	Xil_AssertVoid(InstancePtr != NULL);
 10069f8:	e3500000 	cmp	r0, #0
{
 10069fc:	e92d4010 	push	{r4, lr}
	u32 LocalCpuID = (1U << Cpu_Id);
 1006a00:	e3a04001 	mov	r4, #1
 1006a04:	e1a01114 	lsl	r1, r4, r1
	Xil_AssertVoid(InstancePtr != NULL);
 1006a08:	0a000011 	beq	1006a54 <XScuGic_UnmapAllInterruptsFromCpu+0x5c>

	LocalCpuID |= LocalCpuID << 8U;
 1006a0c:	e1811401 	orr	r1, r1, r1, lsl #8
	Xil_AssertVoid(InstancePtr != NULL);
 1006a10:	e3093c78 	movw	r3, #40056	; 0x9c78
 1006a14:	e3403101 	movt	r3, #257	; 0x101
	LocalCpuID |= LocalCpuID << 16U;

	for (Int_Id = 32U; Int_Id  < XSCUGIC_MAX_NUM_INTR_INPUTS;
			Int_Id = Int_Id+4U) {

		Target_Cpu = XScuGic_DistReadReg(InstancePtr,
 1006a18:	e590c000 	ldr	ip, [r0]
	LocalCpuID |= LocalCpuID << 16U;
 1006a1c:	e1811801 	orr	r1, r1, r1, lsl #16
	Xil_AssertVoid(InstancePtr != NULL);
 1006a20:	e3a02000 	mov	r2, #0
 1006a24:	e5832000 	str	r2, [r3]
	for (Int_Id = 32U; Int_Id  < XSCUGIC_MAX_NUM_INTR_INPUTS;
 1006a28:	e3a03020 	mov	r3, #32
 1006a2c:	e1e00001 	mvn	r0, r1
		Target_Cpu = XScuGic_DistReadReg(InstancePtr,
 1006a30:	e59c2008 	ldr	r2, [ip, #8]
 1006a34:	e2822b02 	add	r2, r2, #2048	; 0x800
	return *(volatile u32 *) Addr;
 1006a38:	e7921003 	ldr	r1, [r2, r3]
				XSCUGIC_SPI_TARGET_OFFSET_CALC(Int_Id));
		/* Remove LocalCpuID from interrupt target register */
		Target_Cpu &= (~LocalCpuID);
 1006a3c:	e0011000 	and	r1, r1, r0
	*LocalAddr = Value;
 1006a40:	e7821003 	str	r1, [r2, r3]
			Int_Id = Int_Id+4U) {
 1006a44:	e2833004 	add	r3, r3, #4
	for (Int_Id = 32U; Int_Id  < XSCUGIC_MAX_NUM_INTR_INPUTS;
 1006a48:	e3530060 	cmp	r3, #96	; 0x60
 1006a4c:	1afffff7 	bne	1006a30 <XScuGic_UnmapAllInterruptsFromCpu+0x38>
 1006a50:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1006a54:	e3010f74 	movw	r0, #8052	; 0x1f74
 1006a58:	e30013f1 	movw	r1, #1009	; 0x3f1
 1006a5c:	e3400101 	movt	r0, #257	; 0x101
 1006a60:	eb0001a2 	bl	10070f0 <Xil_Assert>
 1006a64:	e3093c78 	movw	r3, #40056	; 0x9c78
 1006a68:	e3403101 	movt	r3, #257	; 0x101
 1006a6c:	e5834000 	str	r4, [r3]
 1006a70:	e8bd8010 	pop	{r4, pc}

01006a74 <XScuGic_Stop>:
{
	u32 Int_Id;
	u32 RegValue;
	u32 Target_Cpu;
	u32 DistDisable = 1; /* Track distributor status*/
	u32 LocalCpuID = ((u32)0x1 << CpuId);
 1006a74:	e3083030 	movw	r3, #32816	; 0x8030

	Xil_AssertVoid(InstancePtr != NULL);
 1006a78:	e3500000 	cmp	r0, #0
	u32 LocalCpuID = ((u32)0x1 << CpuId);
 1006a7c:	e3403101 	movt	r3, #257	; 0x101
{
 1006a80:	e92d4070 	push	{r4, r5, r6, lr}
	u32 LocalCpuID = ((u32)0x1 << CpuId);
 1006a84:	e593e000 	ldr	lr, [r3]
	Xil_AssertVoid(InstancePtr != NULL);
 1006a88:	0a000027 	beq	1006b2c <XScuGic_Stop+0xb8>
 1006a8c:	e3093c78 	movw	r3, #40056	; 0x9c78
 1006a90:	e3a02000 	mov	r2, #0

	/* If distributor is already disabled, no need to do anything */
	RegValue = XScuGic_DistReadReg(InstancePtr, XSCUGIC_DIST_EN_OFFSET);
 1006a94:	e5904000 	ldr	r4, [r0]
	Xil_AssertVoid(InstancePtr != NULL);
 1006a98:	e3403101 	movt	r3, #257	; 0x101
 1006a9c:	e5832000 	str	r2, [r3]
	RegValue = XScuGic_DistReadReg(InstancePtr, XSCUGIC_DIST_EN_OFFSET);
 1006aa0:	e5941008 	ldr	r1, [r4, #8]
	return *(volatile u32 *) Addr;
 1006aa4:	e5913000 	ldr	r3, [r1]
	if ((RegValue & XSCUGIC_EN_INT_MASK) == 0U) {
 1006aa8:	e3130001 	tst	r3, #1
 1006aac:	08bd8070 	popeq	{r4, r5, r6, pc}
	u32 LocalCpuID = ((u32)0x1 << CpuId);
 1006ab0:	e3a0c001 	mov	ip, #1
	/*
	 * Check if the interrupt are targeted to current cpu only or not.
	 * Also remove current cpu from interrupt target register for all
	 * interrupts.
	 */
	for (Int_Id = 32U; Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS;
 1006ab4:	e3a02020 	mov	r2, #32
	u32 LocalCpuID = ((u32)0x1 << CpuId);
 1006ab8:	e1a0ee1c 	lsl	lr, ip, lr
	LocalCpuID |= LocalCpuID << 8U;
 1006abc:	e18ee40e 	orr	lr, lr, lr, lsl #8
	LocalCpuID |= LocalCpuID << 16U;
 1006ac0:	e18ee80e 	orr	lr, lr, lr, lsl #16
	for (Int_Id = 32U; Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS;
 1006ac4:	e1e0500e 	mvn	r5, lr
 1006ac8:	ea000000 	b	1006ad0 <XScuGic_Stop+0x5c>
 1006acc:	e5941008 	ldr	r1, [r4, #8]
			Int_Id = Int_Id+4U) {

		Target_Cpu = XScuGic_DistReadReg(InstancePtr,
 1006ad0:	e2820b02 	add	r0, r2, #2048	; 0x800
			Int_Id = Int_Id+4U) {
 1006ad4:	e2822004 	add	r2, r2, #4
 1006ad8:	e7903001 	ldr	r3, [r0, r1]
		if ((Target_Cpu != LocalCpuID) && (Target_Cpu != 0)) {
			/*
			 * If any other CPU is also programmed to target
			 * register, GIC distributor can not be disabled.
			 */
			DistDisable = 0;
 1006adc:	e15e0003 	cmp	lr, r3
 1006ae0:	13530000 	cmpne	r3, #0
		}

		/* Remove current CPU from interrupt target register */
		Target_Cpu &= (~LocalCpuID);
 1006ae4:	e0033005 	and	r3, r3, r5
			DistDisable = 0;
 1006ae8:	13a0c000 	movne	ip, #0
	for (Int_Id = 32U; Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS;
 1006aec:	e3520060 	cmp	r2, #96	; 0x60
	*LocalAddr = Value;
 1006af0:	e7803001 	str	r3, [r0, r1]
 1006af4:	1afffff4 	bne	1006acc <XScuGic_Stop+0x58>

	/*
	 * If GIC distributor is safe to be disabled, disable all the interrupt
	 * and then disable distributor.
	 */
	if (DistDisable == 1) {
 1006af8:	e35c0001 	cmp	ip, #1
 1006afc:	18bd8070 	popne	{r4, r5, r6, pc}
		for (Int_Id = 0U; Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS;
				Int_Id = Int_Id+32U) {
			/*
			 * Disable all the interrupts
			 */
			XScuGic_DistWriteReg(InstancePtr,
 1006b00:	e5941008 	ldr	r1, [r4, #8]
 1006b04:	e3e03000 	mvn	r3, #0
 1006b08:	e3a02000 	mov	r2, #0
 1006b0c:	e5813180 	str	r3, [r1, #384]	; 0x180
 1006b10:	e5941008 	ldr	r1, [r4, #8]
 1006b14:	e5813184 	str	r3, [r1, #388]	; 0x184
 1006b18:	e5941008 	ldr	r1, [r4, #8]
 1006b1c:	e5813188 	str	r3, [r1, #392]	; 0x188
	volatile u32 *LocalAddr = (volatile u32 *)Addr;
 1006b20:	e5943008 	ldr	r3, [r4, #8]
	*LocalAddr = Value;
 1006b24:	e5832000 	str	r2, [r3]
							Int_Id),
			0xFFFFFFFFU);
		}
		XScuGic_DistWriteReg(InstancePtr, XSCUGIC_DIST_EN_OFFSET, 0U);
	}
}
 1006b28:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1006b2c:	e3010f74 	movw	r0, #8052	; 0x1f74
 1006b30:	e3001419 	movw	r1, #1049	; 0x419
 1006b34:	e3400101 	movt	r0, #257	; 0x101
 1006b38:	eb00016c 	bl	10070f0 <Xil_Assert>
 1006b3c:	e3093c78 	movw	r3, #40056	; 0x9c78
 1006b40:	e3a02001 	mov	r2, #1
 1006b44:	e3403101 	movt	r3, #257	; 0x101
 1006b48:	e5832000 	str	r2, [r3]
 1006b4c:	e8bd8070 	pop	{r4, r5, r6, pc}

01006b50 <XScuGic_CfgInitialize>:
{
 1006b50:	e92d4070 	push	{r4, r5, r6, lr}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1006b54:	e2504000 	subs	r4, r0, #0
 1006b58:	0a000049 	beq	1006c84 <XScuGic_CfgInitialize+0x134>
 1006b5c:	e3095c78 	movw	r5, #40056	; 0x9c78
	Xil_AssertNonvoid(ConfigPtr != NULL);
 1006b60:	e3510000 	cmp	r1, #0
	Xil_AssertNonvoid(InstancePtr != NULL);
 1006b64:	e3405101 	movt	r5, #257	; 0x101
 1006b68:	e3a02000 	mov	r2, #0
 1006b6c:	e5852000 	str	r2, [r5]
	Xil_AssertNonvoid(ConfigPtr != NULL);
 1006b70:	0a00004c 	beq	1006ca8 <XScuGic_CfgInitialize+0x158>
	if(InstancePtr->IsReady != XIL_COMPONENT_IS_READY) {
 1006b74:	e5940004 	ldr	r0, [r4, #4]
 1006b78:	e3013111 	movw	r3, #4369	; 0x1111
 1006b7c:	e3413111 	movt	r3, #4369	; 0x1111
 1006b80:	e1500003 	cmp	r0, r3
 1006b84:	0a00001e 	beq	1006c04 <XScuGic_CfgInitialize+0xb4>
						= (Xil_InterruptHandler)StubHandler;
 1006b88:	e306c230 	movw	ip, #25136	; 0x6230
 1006b8c:	e1a03001 	mov	r3, r1
 1006b90:	e340c100 	movt	ip, #256	; 0x100
 1006b94:	e2810fbe 	add	r0, r1, #760	; 0x2f8
		InstancePtr->IsReady = 0U;
 1006b98:	e5842004 	str	r2, [r4, #4]
		InstancePtr->Config = ConfigPtr;
 1006b9c:	e5841000 	str	r1, [r4]
			if ((InstancePtr->Config->HandlerTable[Int_Id].Handler
 1006ba0:	e593200c 	ldr	r2, [r3, #12]
 1006ba4:	e2833008 	add	r3, r3, #8
			InstancePtr->Config->HandlerTable[Int_Id].CallBackRef =
 1006ba8:	e5834008 	str	r4, [r3, #8]
			if ((InstancePtr->Config->HandlerTable[Int_Id].Handler
 1006bac:	e3520000 	cmp	r2, #0
						= (Xil_InterruptHandler)StubHandler;
 1006bb0:	0583c004 	streq	ip, [r3, #4]
		for (Int_Id = 0U; Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS;
 1006bb4:	e1500003 	cmp	r0, r3
 1006bb8:	1afffff8 	bne	1006ba0 <XScuGic_CfgInitialize+0x50>
		XScuGic_Stop(InstancePtr);
 1006bbc:	e1a00004 	mov	r0, r4
 1006bc0:	ebffffab 	bl	1006a74 <XScuGic_Stop>
	RegValue = XScuGic_DistReadReg(InstancePtr, XSCUGIC_DIST_EN_OFFSET);
 1006bc4:	e5941000 	ldr	r1, [r4]
	Xil_AssertVoid(InstancePtr != NULL);
 1006bc8:	e3a03000 	mov	r3, #0
 1006bcc:	e5853000 	str	r3, [r5]
	return *(volatile u32 *) Addr;
 1006bd0:	e5910008 	ldr	r0, [r1, #8]
 1006bd4:	e5903000 	ldr	r3, [r0]
	if ((RegValue & XSCUGIC_EN_INT_MASK) == 0U) {
 1006bd8:	e2133001 	ands	r3, r3, #1
 1006bdc:	0a00000a 	beq	1006c0c <XScuGic_CfgInitialize+0xbc>
	XScuGic_CPUWriteReg(InstancePtr, XSCUGIC_CPU_PRIOR_OFFSET, 0xF0U);
 1006be0:	e5912004 	ldr	r2, [r1, #4]
	*LocalAddr = Value;
 1006be4:	e3a0c0f0 	mov	ip, #240	; 0xf0
		InstancePtr->IsReady = XIL_COMPONENT_IS_READY;
 1006be8:	e3013111 	movw	r3, #4369	; 0x1111
 1006bec:	e3a00007 	mov	r0, #7
 1006bf0:	e3413111 	movt	r3, #4369	; 0x1111
 1006bf4:	e582c004 	str	ip, [r2, #4]
	volatile u32 *LocalAddr = (volatile u32 *)Addr;
 1006bf8:	e5912004 	ldr	r2, [r1, #4]
	*LocalAddr = Value;
 1006bfc:	e5820000 	str	r0, [r2]
 1006c00:	e5843004 	str	r3, [r4, #4]
}
 1006c04:	e3a00000 	mov	r0, #0
 1006c08:	e8bd8070 	pop	{r4, r5, r6, pc}
 1006c0c:	e1a0c003 	mov	ip, r3
	for (Int_Id = 32U; Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS;
 1006c10:	e3a02020 	mov	r2, #32
 1006c14:	e5803000 	str	r3, [r0]
		XScuGic_DistWriteReg(InstancePtr,
 1006c18:	e1a03222 	lsr	r3, r2, #4
 1006c1c:	e5910008 	ldr	r0, [r1, #8]
			Int_Id = Int_Id+16U) {
 1006c20:	e2822010 	add	r2, r2, #16
	for (Int_Id = 32U; Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS;
 1006c24:	e3520060 	cmp	r2, #96	; 0x60
		XScuGic_DistWriteReg(InstancePtr,
 1006c28:	e2833c03 	add	r3, r3, #768	; 0x300
 1006c2c:	e780c103 	str	ip, [r0, r3, lsl #2]
	for (Int_Id = 32U; Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS;
 1006c30:	1afffff8 	bne	1006c18 <XScuGic_CfgInitialize+0xc8>
 1006c34:	e30a00a0 	movw	r0, #41120	; 0xa0a0
	for (Int_Id = 0U; Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS;
 1006c38:	e3a03000 	mov	r3, #0
 1006c3c:	e34a00a0 	movt	r0, #41120	; 0xa0a0
		XScuGic_DistWriteReg(InstancePtr,
 1006c40:	e5912008 	ldr	r2, [r1, #8]
 1006c44:	e2822b01 	add	r2, r2, #1024	; 0x400
 1006c48:	e7820003 	str	r0, [r2, r3]
			Int_Id = Int_Id+4U) {
 1006c4c:	e2833004 	add	r3, r3, #4
	for (Int_Id = 0U; Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS;
 1006c50:	e3530060 	cmp	r3, #96	; 0x60
 1006c54:	1afffff9 	bne	1006c40 <XScuGic_CfgInitialize+0xf0>
		XScuGic_DistWriteReg(InstancePtr,
 1006c58:	e5910008 	ldr	r0, [r1, #8]
 1006c5c:	e3e03000 	mvn	r3, #0
 1006c60:	e3a02001 	mov	r2, #1
 1006c64:	e5803180 	str	r3, [r0, #384]	; 0x180
 1006c68:	e5910008 	ldr	r0, [r1, #8]
 1006c6c:	e5803184 	str	r3, [r0, #388]	; 0x184
 1006c70:	e5910008 	ldr	r0, [r1, #8]
 1006c74:	e5803188 	str	r3, [r0, #392]	; 0x188
	volatile u32 *LocalAddr = (volatile u32 *)Addr;
 1006c78:	e5913008 	ldr	r3, [r1, #8]
	*LocalAddr = Value;
 1006c7c:	e5832000 	str	r2, [r3]
 1006c80:	eaffffd6 	b	1006be0 <XScuGic_CfgInitialize+0x90>
	Xil_AssertNonvoid(InstancePtr != NULL);
 1006c84:	e3010f74 	movw	r0, #8052	; 0x1f74
 1006c88:	e3001181 	movw	r1, #385	; 0x181
 1006c8c:	e3400101 	movt	r0, #257	; 0x101
 1006c90:	eb000116 	bl	10070f0 <Xil_Assert>
 1006c94:	e3093c78 	movw	r3, #40056	; 0x9c78
 1006c98:	e3a02001 	mov	r2, #1
 1006c9c:	e3403101 	movt	r3, #257	; 0x101
 1006ca0:	e5832000 	str	r2, [r3]
 1006ca4:	eaffffd6 	b	1006c04 <XScuGic_CfgInitialize+0xb4>
	Xil_AssertNonvoid(ConfigPtr != NULL);
 1006ca8:	e3010f74 	movw	r0, #8052	; 0x1f74
 1006cac:	e3001182 	movw	r1, #386	; 0x182
 1006cb0:	e3400101 	movt	r0, #257	; 0x101
 1006cb4:	eb00010d 	bl	10070f0 <Xil_Assert>
 1006cb8:	e3a03001 	mov	r3, #1
 1006cbc:	e5853000 	str	r3, [r5]
 1006cc0:	eaffffcf 	b	1006c04 <XScuGic_CfgInitialize+0xb4>

01006cc4 <XScuGic_SetCpuID>:
* @note		None
*
*****************************************************************************/
void XScuGic_SetCpuID(u32 CpuCoreId)
{
	Xil_AssertVoid(CpuCoreId <= 1U);
 1006cc4:	e3500001 	cmp	r0, #1
 1006cc8:	8a000007 	bhi	1006cec <XScuGic_SetCpuID+0x28>
 1006ccc:	e3092c78 	movw	r2, #40056	; 0x9c78

	CpuId = CpuCoreId;
 1006cd0:	e3083030 	movw	r3, #32816	; 0x8030
	Xil_AssertVoid(CpuCoreId <= 1U);
 1006cd4:	e3402101 	movt	r2, #257	; 0x101
 1006cd8:	e3a01000 	mov	r1, #0
	CpuId = CpuCoreId;
 1006cdc:	e3403101 	movt	r3, #257	; 0x101
	Xil_AssertVoid(CpuCoreId <= 1U);
 1006ce0:	e5821000 	str	r1, [r2]
	CpuId = CpuCoreId;
 1006ce4:	e5830000 	str	r0, [r3]
 1006ce8:	e12fff1e 	bx	lr
	Xil_AssertVoid(CpuCoreId <= 1U);
 1006cec:	e3010f74 	movw	r0, #8052	; 0x1f74
{
 1006cf0:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(CpuCoreId <= 1U);
 1006cf4:	e300145d 	movw	r1, #1117	; 0x45d
 1006cf8:	e3400101 	movt	r0, #257	; 0x101
 1006cfc:	eb0000fb 	bl	10070f0 <Xil_Assert>
 1006d00:	e3093c78 	movw	r3, #40056	; 0x9c78
 1006d04:	e3a02001 	mov	r2, #1
 1006d08:	e3403101 	movt	r3, #257	; 0x101
 1006d0c:	e5832000 	str	r2, [r3]
}
 1006d10:	e8bd8010 	pop	{r4, pc}

01006d14 <XScuGic_GetCpuID>:
* @note        None.
*
*****************************************************************************/
u32 XScuGic_GetCpuID(void)
{
	return CpuId;
 1006d14:	e3083030 	movw	r3, #32816	; 0x8030
 1006d18:	e3403101 	movt	r3, #257	; 0x101
}
 1006d1c:	e5930000 	ldr	r0, [r3]
 1006d20:	e12fff1e 	bx	lr

01006d24 <XScuGic_LookupConfig>:
{
	XScuGic_Config *CfgPtr = NULL;
	u32 Index;

	for (Index = 0U; Index < (u32)XPAR_SCUGIC_NUM_INSTANCES; Index++) {
		if (XScuGic_ConfigTable[Index].DeviceId == DeviceId) {
 1006d24:	e30231ec 	movw	r3, #8684	; 0x21ec
 1006d28:	e3403101 	movt	r3, #257	; 0x101
 1006d2c:	e1d320b0 	ldrh	r2, [r3]
			break;
		}
	}

	return (XScuGic_Config *)CfgPtr;
}
 1006d30:	e1520000 	cmp	r2, r0
 1006d34:	01a00003 	moveq	r0, r3
 1006d38:	13a00000 	movne	r0, #0
 1006d3c:	e12fff1e 	bx	lr

01006d40 <XScuTimer_CfgInitialize>:
* @note		None.
*
******************************************************************************/
s32 XScuTimer_CfgInitialize(XScuTimer *InstancePtr,
			 XScuTimer_Config *ConfigPtr, u32 EffectiveAddress)
{
 1006d40:	e92d4070 	push	{r4, r5, r6, lr}
	s32 Status;
	Xil_AssertNonvoid(InstancePtr != NULL);
 1006d44:	e2505000 	subs	r5, r0, #0
 1006d48:	0a000016 	beq	1006da8 <XScuTimer_CfgInitialize+0x68>
 1006d4c:	e3096c78 	movw	r6, #40056	; 0x9c78
	Xil_AssertNonvoid(ConfigPtr != NULL);
 1006d50:	e3510000 	cmp	r1, #0
	Xil_AssertNonvoid(InstancePtr != NULL);
 1006d54:	e3406101 	movt	r6, #257	; 0x101
 1006d58:	e3a03000 	mov	r3, #0
 1006d5c:	e1a04001 	mov	r4, r1
 1006d60:	e5863000 	str	r3, [r6]
	Xil_AssertNonvoid(ConfigPtr != NULL);
 1006d64:	0a000019 	beq	1006dd0 <XScuTimer_CfgInitialize+0x90>
	 * If the device is started, disallow the initialize and return a
	 * status indicating it is started. This allows the user to stop the
	 * device and reinitialize, but prevents a user from inadvertently
	 * initializing.
	 */
	if (InstancePtr->IsStarted != XIL_COMPONENT_IS_STARTED) {
 1006d68:	e595000c 	ldr	r0, [r5, #12]
 1006d6c:	e3021222 	movw	r1, #8738	; 0x2222
 1006d70:	e3421222 	movt	r1, #8738	; 0x2222
 1006d74:	e1500001 	cmp	r0, r1
 1006d78:	0a000008 	beq	1006da0 <XScuTimer_CfgInitialize+0x60>
		/*
		 * Copy configuration into the instance structure.
		 */
		InstancePtr->Config.DeviceId = ConfigPtr->DeviceId;
 1006d7c:	e1d4c0b0 	ldrh	ip, [r4]
		InstancePtr->IsStarted = (u32)0;

		/*
		 * Indicate the instance is ready to use, successfully initialized.
		 */
		InstancePtr->IsReady = XIL_COMPONENT_IS_READY;
 1006d80:	e3011111 	movw	r1, #4369	; 0x1111
 1006d84:	e3411111 	movt	r1, #4369	; 0x1111

		Status =(s32)XST_SUCCESS;
 1006d88:	e1a00003 	mov	r0, r3
		InstancePtr->Config.BaseAddr = EffectiveAddress;
 1006d8c:	e5852004 	str	r2, [r5, #4]
		InstancePtr->IsStarted = (u32)0;
 1006d90:	e585300c 	str	r3, [r5, #12]
		InstancePtr->Config.DeviceId = ConfigPtr->DeviceId;
 1006d94:	e1c5c0b0 	strh	ip, [r5]
		InstancePtr->IsReady = XIL_COMPONENT_IS_READY;
 1006d98:	e5851008 	str	r1, [r5, #8]
	}
	else {
		Status = (s32)XST_DEVICE_IS_STARTED;
	}
	return Status;
}
 1006d9c:	e8bd8070 	pop	{r4, r5, r6, pc}
		Status = (s32)XST_DEVICE_IS_STARTED;
 1006da0:	e3a00005 	mov	r0, #5
 1006da4:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1006da8:	e3010f80 	movw	r0, #8064	; 0x1f80
 1006dac:	e3a01054 	mov	r1, #84	; 0x54
 1006db0:	e3400101 	movt	r0, #257	; 0x101
 1006db4:	eb0000cd 	bl	10070f0 <Xil_Assert>
 1006db8:	e3093c78 	movw	r3, #40056	; 0x9c78
 1006dbc:	e3a02001 	mov	r2, #1
 1006dc0:	e3403101 	movt	r3, #257	; 0x101
 1006dc4:	e1a00005 	mov	r0, r5
 1006dc8:	e5832000 	str	r2, [r3]
 1006dcc:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(ConfigPtr != NULL);
 1006dd0:	e3010f80 	movw	r0, #8064	; 0x1f80
 1006dd4:	e3a01055 	mov	r1, #85	; 0x55
 1006dd8:	e3400101 	movt	r0, #257	; 0x101
 1006ddc:	eb0000c3 	bl	10070f0 <Xil_Assert>
 1006de0:	e3a03001 	mov	r3, #1
 1006de4:	e1a00004 	mov	r0, r4
 1006de8:	e5863000 	str	r3, [r6]
 1006dec:	e8bd8070 	pop	{r4, r5, r6, pc}

01006df0 <XScuTimer_Start>:
******************************************************************************/
void XScuTimer_Start(XScuTimer *InstancePtr)
{
	u32 Register;

	Xil_AssertVoid(InstancePtr != NULL);
 1006df0:	e3500000 	cmp	r0, #0
{
 1006df4:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 1006df8:	0a000017 	beq	1006e5c <XScuTimer_Start+0x6c>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006dfc:	e5901008 	ldr	r1, [r0, #8]
 1006e00:	e3013111 	movw	r3, #4369	; 0x1111
 1006e04:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 1006e08:	e3094c78 	movw	r4, #40056	; 0x9c78
 1006e0c:	e3404101 	movt	r4, #257	; 0x101
 1006e10:	e3a02000 	mov	r2, #0
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006e14:	e1510003 	cmp	r1, r3
	Xil_AssertVoid(InstancePtr != NULL);
 1006e18:	e5842000 	str	r2, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006e1c:	1a000007 	bne	1006e40 <XScuTimer_Start+0x50>

	/*
	 * Read the contents of the Control register.
	 */
	Register = XScuTimer_ReadReg(InstancePtr->Config.BaseAddr,
 1006e20:	e5901004 	ldr	r1, [r0, #4]
			XSCUTIMER_CONTROL_OFFSET, Register);

	/*
	 * Indicate that the device is started.
	 */
	InstancePtr->IsStarted = XIL_COMPONENT_IS_STARTED;
 1006e24:	e3022222 	movw	r2, #8738	; 0x2222
 1006e28:	e3422222 	movt	r2, #8738	; 0x2222
* @return	The 32 bit Value read from the specified input address.
*
******************************************************************************/
static INLINE u32 Xil_In32(UINTPTR Addr)
{
	return *(volatile u32 *) Addr;
 1006e2c:	e5913008 	ldr	r3, [r1, #8]
	Register |= XSCUTIMER_CONTROL_ENABLE_MASK;
 1006e30:	e3833001 	orr	r3, r3, #1
******************************************************************************/
static INLINE void Xil_Out32(UINTPTR Addr, u32 Value)
{
#ifndef ENABLE_SAFETY
	volatile u32 *LocalAddr = (volatile u32 *)Addr;
	*LocalAddr = Value;
 1006e34:	e5813008 	str	r3, [r1, #8]
	InstancePtr->IsStarted = XIL_COMPONENT_IS_STARTED;
 1006e38:	e580200c 	str	r2, [r0, #12]
 1006e3c:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006e40:	e3010f80 	movw	r0, #8064	; 0x1f80
 1006e44:	e3a01089 	mov	r1, #137	; 0x89
 1006e48:	e3400101 	movt	r0, #257	; 0x101
 1006e4c:	eb0000a7 	bl	10070f0 <Xil_Assert>
 1006e50:	e3a03001 	mov	r3, #1
 1006e54:	e5843000 	str	r3, [r4]
}
 1006e58:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1006e5c:	e3010f80 	movw	r0, #8064	; 0x1f80
 1006e60:	e3a01088 	mov	r1, #136	; 0x88
 1006e64:	e3400101 	movt	r0, #257	; 0x101
 1006e68:	eb0000a0 	bl	10070f0 <Xil_Assert>
 1006e6c:	e3093c78 	movw	r3, #40056	; 0x9c78
 1006e70:	e3a02001 	mov	r2, #1
 1006e74:	e3403101 	movt	r3, #257	; 0x101
 1006e78:	e5832000 	str	r2, [r3]
 1006e7c:	e8bd8010 	pop	{r4, pc}

01006e80 <XScuTimer_Stop>:
******************************************************************************/
void XScuTimer_Stop(XScuTimer *InstancePtr)
{
	u32 Register;

	Xil_AssertVoid(InstancePtr != NULL);
 1006e80:	e3500000 	cmp	r0, #0
{
 1006e84:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 1006e88:	0a000015 	beq	1006ee4 <XScuTimer_Stop+0x64>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006e8c:	e5901008 	ldr	r1, [r0, #8]
 1006e90:	e3013111 	movw	r3, #4369	; 0x1111
 1006e94:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 1006e98:	e3094c78 	movw	r4, #40056	; 0x9c78
 1006e9c:	e3404101 	movt	r4, #257	; 0x101
 1006ea0:	e3a02000 	mov	r2, #0
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006ea4:	e1510003 	cmp	r1, r3
	Xil_AssertVoid(InstancePtr != NULL);
 1006ea8:	e5842000 	str	r2, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006eac:	1a000005 	bne	1006ec8 <XScuTimer_Stop+0x48>

	/*
	 * Read the contents of the Control register.
	 */
	Register = XScuTimer_ReadReg(InstancePtr->Config.BaseAddr,
 1006eb0:	e5901004 	ldr	r1, [r0, #4]
	return *(volatile u32 *) Addr;
 1006eb4:	e5913008 	ldr	r3, [r1, #8]
				  XSCUTIMER_CONTROL_OFFSET);

	/*
	 * Clear the 'timer enable' bit in the register.
	 */
	Register &= (u32)(~XSCUTIMER_CONTROL_ENABLE_MASK);
 1006eb8:	e3c33001 	bic	r3, r3, #1
	*LocalAddr = Value;
 1006ebc:	e5813008 	str	r3, [r1, #8]
			XSCUTIMER_CONTROL_OFFSET, Register);

	/*
	 * Indicate that the device is stopped.
	 */
	InstancePtr->IsStarted = (u32)0;
 1006ec0:	e580200c 	str	r2, [r0, #12]
 1006ec4:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006ec8:	e3010f80 	movw	r0, #8064	; 0x1f80
 1006ecc:	e3a010b3 	mov	r1, #179	; 0xb3
 1006ed0:	e3400101 	movt	r0, #257	; 0x101
 1006ed4:	eb000085 	bl	10070f0 <Xil_Assert>
 1006ed8:	e3a03001 	mov	r3, #1
 1006edc:	e5843000 	str	r3, [r4]
}
 1006ee0:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1006ee4:	e3010f80 	movw	r0, #8064	; 0x1f80
 1006ee8:	e3a010b2 	mov	r1, #178	; 0xb2
 1006eec:	e3400101 	movt	r0, #257	; 0x101
 1006ef0:	eb00007e 	bl	10070f0 <Xil_Assert>
 1006ef4:	e3093c78 	movw	r3, #40056	; 0x9c78
 1006ef8:	e3a02001 	mov	r2, #1
 1006efc:	e3403101 	movt	r3, #257	; 0x101
 1006f00:	e5832000 	str	r2, [r3]
 1006f04:	e8bd8010 	pop	{r4, pc}

01006f08 <XScuTimer_SetPrescaler>:
	u32 ControlReg;

	/*
	 * Assert to validate input arguments.
	 */
	Xil_AssertVoid(InstancePtr != NULL);
 1006f08:	e3500000 	cmp	r0, #0
{
 1006f0c:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 1006f10:	0a000015 	beq	1006f6c <XScuTimer_SetPrescaler+0x64>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006f14:	e590e008 	ldr	lr, [r0, #8]
 1006f18:	e3012111 	movw	r2, #4369	; 0x1111
 1006f1c:	e3412111 	movt	r2, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 1006f20:	e3094c78 	movw	r4, #40056	; 0x9c78
 1006f24:	e3404101 	movt	r4, #257	; 0x101
 1006f28:	e3a0c000 	mov	ip, #0
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006f2c:	e15e0002 	cmp	lr, r2
	Xil_AssertVoid(InstancePtr != NULL);
 1006f30:	e584c000 	str	ip, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006f34:	1a000005 	bne	1006f50 <XScuTimer_SetPrescaler+0x48>
	/*
	 * Read the Timer control register.
	 */
	ControlReg = XScuTimer_ReadReg(InstancePtr->Config.BaseAddr,
 1006f38:	e5902004 	ldr	r2, [r0, #4]
	return *(volatile u32 *) Addr;
 1006f3c:	e5923008 	ldr	r3, [r2, #8]
					XSCUTIMER_CONTROL_OFFSET);

	/*
	 * Clear all of the prescaler control bits in the register.
	 */
	ControlReg &= (u32)(~XSCUTIMER_CONTROL_PRESCALER_MASK);
 1006f40:	e3c33cff 	bic	r3, r3, #65280	; 0xff00

	/*
	 * Set the prescaler value.
	 */
	ControlReg |= (((u32)PrescalerValue) << XSCUTIMER_CONTROL_PRESCALER_SHIFT);
 1006f44:	e1833401 	orr	r3, r3, r1, lsl #8
	*LocalAddr = Value;
 1006f48:	e5823008 	str	r3, [r2, #8]
 1006f4c:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006f50:	e3010f80 	movw	r0, #8064	; 0x1f80
 1006f54:	e3a010e1 	mov	r1, #225	; 0xe1
 1006f58:	e3400101 	movt	r0, #257	; 0x101
 1006f5c:	eb000063 	bl	10070f0 <Xil_Assert>
 1006f60:	e3a03001 	mov	r3, #1
 1006f64:	e5843000 	str	r3, [r4]
	/*
	 * Write the register with the new values.
	 */
	XScuTimer_WriteReg(InstancePtr->Config.BaseAddr,
			  XSCUTIMER_CONTROL_OFFSET, ControlReg);
}
 1006f68:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1006f6c:	e3010f80 	movw	r0, #8064	; 0x1f80
 1006f70:	e3a010e0 	mov	r1, #224	; 0xe0
 1006f74:	e3400101 	movt	r0, #257	; 0x101
 1006f78:	eb00005c 	bl	10070f0 <Xil_Assert>
 1006f7c:	e3093c78 	movw	r3, #40056	; 0x9c78
 1006f80:	e3a02001 	mov	r2, #1
 1006f84:	e3403101 	movt	r3, #257	; 0x101
 1006f88:	e5832000 	str	r2, [r3]
 1006f8c:	e8bd8010 	pop	{r4, pc}

01006f90 <XScuTimer_GetPrescaler>:
*
* @note		None.
*
****************************************************************************/
u8 XScuTimer_GetPrescaler(XScuTimer *InstancePtr)
{
 1006f90:	e92d4070 	push	{r4, r5, r6, lr}
	u32 ControlReg;

	/*
	 * Assert to validate input arguments.
	 */
	Xil_AssertNonvoid(InstancePtr != NULL);
 1006f94:	e2506000 	subs	r6, r0, #0
 1006f98:	0a000014 	beq	1006ff0 <XScuTimer_GetPrescaler+0x60>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006f9c:	e5962008 	ldr	r2, [r6, #8]
 1006fa0:	e3013111 	movw	r3, #4369	; 0x1111
 1006fa4:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 1006fa8:	e3095c78 	movw	r5, #40056	; 0x9c78
 1006fac:	e3405101 	movt	r5, #257	; 0x101
 1006fb0:	e3a04000 	mov	r4, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006fb4:	e1520003 	cmp	r2, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 1006fb8:	e5854000 	str	r4, [r5]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006fbc:	1a000003 	bne	1006fd0 <XScuTimer_GetPrescaler+0x40>

	/*
	 * Read the Timer control register.
	 */
	ControlReg = XScuTimer_ReadReg(InstancePtr->Config.BaseAddr,
 1006fc0:	e5963004 	ldr	r3, [r6, #4]
	return *(volatile u32 *) Addr;
 1006fc4:	e5930008 	ldr	r0, [r3, #8]
				    XSCUTIMER_CONTROL_OFFSET);
	ControlReg &= XSCUTIMER_CONTROL_PRESCALER_MASK;

	return (u8)(ControlReg >> XSCUTIMER_CONTROL_PRESCALER_SHIFT);
 1006fc8:	e7e70450 	ubfx	r0, r0, #8, #8
 1006fcc:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006fd0:	e3010f80 	movw	r0, #8064	; 0x1f80
 1006fd4:	e300110d 	movw	r1, #269	; 0x10d
 1006fd8:	e3400101 	movt	r0, #257	; 0x101
 1006fdc:	eb000043 	bl	10070f0 <Xil_Assert>
 1006fe0:	e3a03001 	mov	r3, #1
 1006fe4:	e1a00004 	mov	r0, r4
 1006fe8:	e5853000 	str	r3, [r5]
}
 1006fec:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1006ff0:	e3010f80 	movw	r0, #8064	; 0x1f80
 1006ff4:	e3a01f43 	mov	r1, #268	; 0x10c
 1006ff8:	e3400101 	movt	r0, #257	; 0x101
 1006ffc:	eb00003b 	bl	10070f0 <Xil_Assert>
 1007000:	e3093c78 	movw	r3, #40056	; 0x9c78
 1007004:	e3a02001 	mov	r2, #1
 1007008:	e3403101 	movt	r3, #257	; 0x101
 100700c:	e1a00006 	mov	r0, r6
 1007010:	e5832000 	str	r2, [r3]
 1007014:	e8bd8070 	pop	{r4, r5, r6, pc}

01007018 <XScuTimer_SelfTest>:
*
* @note		None.
*
******************************************************************************/
s32 XScuTimer_SelfTest(XScuTimer *InstancePtr)
{
 1007018:	e92d4070 	push	{r4, r5, r6, lr}

	/*
	 * Assert to ensure the inputs are valid and the instance has been
	 * initialized.
	 */
	Xil_AssertNonvoid(InstancePtr != NULL);
 100701c:	e2505000 	subs	r5, r0, #0
 1007020:	0a000021 	beq	10070ac <XScuTimer_SelfTest+0x94>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1007024:	e5952008 	ldr	r2, [r5, #8]
 1007028:	e3013111 	movw	r3, #4369	; 0x1111
 100702c:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 1007030:	e3096c78 	movw	r6, #40056	; 0x9c78
 1007034:	e3406101 	movt	r6, #257	; 0x101
 1007038:	e3a04000 	mov	r4, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 100703c:	e1520003 	cmp	r2, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 1007040:	e5864000 	str	r4, [r6]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1007044:	1a000010 	bne	100708c <XScuTimer_SelfTest+0x74>

	/*
	 * Save the contents of the Control Register and stop the timer.
	 */
	CtrlOrig = XScuTimer_ReadReg(InstancePtr->Config.BaseAddr,
 1007048:	e5952004 	ldr	r2, [r5, #4]
	*LocalAddr = Value;
 100704c:	e30f400f 	movw	r4, #61455	; 0xf00f
 1007050:	e34a455a 	movt	r4, #42330	; 0xa55a
	return *(volatile u32 *) Addr;
 1007054:	e5923008 	ldr	r3, [r2, #8]
				  XSCUTIMER_CONTROL_OFFSET);
	Register = CtrlOrig & (u32)(~XSCUTIMER_CONTROL_ENABLE_MASK);
 1007058:	e3c31001 	bic	r1, r3, #1
	*LocalAddr = Value;
 100705c:	e5821008 	str	r1, [r2, #8]
	return *(volatile u32 *) Addr;
 1007060:	e5952004 	ldr	r2, [r5, #4]
 1007064:	e5921000 	ldr	r1, [r2]
	*LocalAddr = Value;
 1007068:	e5824000 	str	r4, [r2]
	return *(volatile u32 *) Addr;
 100706c:	e5952004 	ldr	r2, [r5, #4]
 1007070:	e5920000 	ldr	r0, [r2]
	*LocalAddr = Value;
 1007074:	e5821000 	str	r1, [r2]

	/*
	 * Restore the contents of the Load Register and Control Register.
	 */
	XScuTimer_LoadTimer(InstancePtr, LoadOrig);
	XScuTimer_WriteReg(InstancePtr->Config.BaseAddr,
 1007078:	e5952004 	ldr	r2, [r5, #4]

	/*
	 * Return a Failure if the contents of the Load Register do not
	 * match with the value written to it.
	 */
	if (Register != XSCUTIMER_SELFTEST_VALUE) {
 100707c:	e0500004 	subs	r0, r0, r4
 1007080:	13a00001 	movne	r0, #1
 1007084:	e5823008 	str	r3, [r2, #8]
 1007088:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 100708c:	e3010f8c 	movw	r0, #8076	; 0x1f8c
 1007090:	e3a0105b 	mov	r1, #91	; 0x5b
 1007094:	e3400101 	movt	r0, #257	; 0x101
 1007098:	eb000014 	bl	10070f0 <Xil_Assert>
 100709c:	e3a03001 	mov	r3, #1
 10070a0:	e1a00004 	mov	r0, r4
 10070a4:	e5863000 	str	r3, [r6]
	else {
		Status = (s32)XST_SUCCESS;
	}

	return Status;
}
 10070a8:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 10070ac:	e3010f8c 	movw	r0, #8076	; 0x1f8c
 10070b0:	e3a0105a 	mov	r1, #90	; 0x5a
 10070b4:	e3400101 	movt	r0, #257	; 0x101
 10070b8:	eb00000c 	bl	10070f0 <Xil_Assert>
 10070bc:	e3093c78 	movw	r3, #40056	; 0x9c78
 10070c0:	e3a02001 	mov	r2, #1
 10070c4:	e3403101 	movt	r3, #257	; 0x101
 10070c8:	e1a00005 	mov	r0, r5
 10070cc:	e5832000 	str	r2, [r3]
 10070d0:	e8bd8070 	pop	{r4, r5, r6, pc}

010070d4 <XScuTimer_LookupConfig>:
{
	XScuTimer_Config *CfgPtr = NULL;
	u32 Index;

	for (Index = 0U; Index < XPAR_XSCUTIMER_NUM_INSTANCES; Index++) {
		if (XScuTimer_ConfigTable[Index].DeviceId == DeviceId) {
 10070d4:	e30231a8 	movw	r3, #8616	; 0x21a8
 10070d8:	e3403101 	movt	r3, #257	; 0x101
 10070dc:	e1d320b0 	ldrh	r2, [r3]
			break;
		}
	}

	return (XScuTimer_Config *)CfgPtr;
}
 10070e0:	e1520000 	cmp	r2, r0
 10070e4:	01a00003 	moveq	r0, r3
 10070e8:	13a00000 	movne	r0, #0
 10070ec:	e12fff1e 	bx	lr

010070f0 <Xil_Assert>:
*
******************************************************************************/
void Xil_Assert(const char8 *File, s32 Line)
{
	/* if the callback has been set then invoke it */
	if (Xil_AssertCallbackRoutine != 0) {
 10070f0:	e3083034 	movw	r3, #32820	; 0x8034
 10070f4:	e3403101 	movt	r3, #257	; 0x101
 10070f8:	e5933000 	ldr	r3, [r3]
 10070fc:	e3530000 	cmp	r3, #0
 1007100:	0a000009 	beq	100712c <Xil_Assert+0x3c>
{
 1007104:	e92d4010 	push	{r4, lr}
		(*Xil_AssertCallbackRoutine)(File, Line);
 1007108:	e12fff33 	blx	r3
	}

	/* if specified, wait indefinitely such that the assert will show up
	 * in testing
	 */
	while (Xil_AssertWait != 0) {
 100710c:	e30231b0 	movw	r3, #8624	; 0x21b0
 1007110:	e3403101 	movt	r3, #257	; 0x101
 1007114:	e5933000 	ldr	r3, [r3]
 1007118:	e3530000 	cmp	r3, #0
 100711c:	08bd8010 	popeq	{r4, pc}
 1007120:	e3530000 	cmp	r3, #0
 1007124:	1afffffb 	bne	1007118 <Xil_Assert+0x28>
 1007128:	e8bd8010 	pop	{r4, pc}
 100712c:	e30231b0 	movw	r3, #8624	; 0x21b0
 1007130:	e3403101 	movt	r3, #257	; 0x101
 1007134:	e5933000 	ldr	r3, [r3]
 1007138:	e3530000 	cmp	r3, #0
 100713c:	012fff1e 	bxeq	lr
 1007140:	e3530000 	cmp	r3, #0
 1007144:	1afffffb 	bne	1007138 <Xil_Assert+0x48>
 1007148:	e12fff1e 	bx	lr

0100714c <Xil_AssertSetCallback>:
* @note     This function has no effect if NDEBUG is set
*
******************************************************************************/
void Xil_AssertSetCallback(Xil_AssertCallback Routine)
{
	Xil_AssertCallbackRoutine = Routine;
 100714c:	e3083034 	movw	r3, #32820	; 0x8034
 1007150:	e3403101 	movt	r3, #257	; 0x101
 1007154:	e5830000 	str	r0, [r3]
}
 1007158:	e12fff1e 	bx	lr

0100715c <XNullHandler>:
*
******************************************************************************/
void XNullHandler(void *NullParameter)
{
	(void) NullParameter;
}
 100715c:	e12fff1e 	bx	lr

01007160 <print>:
 * print -- do a raw print of a string
 */
#include "xil_printf.h"

void print(const char8 *ptr)
{
 1007160:	e92d4010 	push	{r4, lr}
 1007164:	e1a04000 	mov	r4, r0
#if HYP_GUEST && EL1_NONSECURE && XEN_USE_PV_CONSOLE
	XPVXenConsole_Write(ptr);
#else
#ifdef STDOUT_BASEADDRESS
  while (*ptr != (char8)0) {
 1007168:	e5d00000 	ldrb	r0, [r0]
 100716c:	e3500000 	cmp	r0, #0
 1007170:	08bd8010 	popeq	{r4, pc}
    outbyte (*ptr);
 1007174:	eb00025e 	bl	1007af4 <outbyte>
  while (*ptr != (char8)0) {
 1007178:	e5f40001 	ldrb	r0, [r4, #1]!
 100717c:	e3500000 	cmp	r0, #0
 1007180:	1afffffb 	bne	1007174 <print+0x14>
 1007184:	e8bd8010 	pop	{r4, pc}

01007188 <Xil_DCacheInvalidateLine>:
****************************************************************************/
void Xil_DCacheInvalidateLine(u32 adr)
{
	u32 currmask;

	currmask = mfcpsr();
 1007188:	e10f3000 	mrs	r3, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 100718c:	e38320c0 	orr	r2, r3, #192	; 0xc0
 1007190:	e129f002 	msr	CPSR_fc, r2
******************************************************************************/
static INLINE void Xil_Out32(UINTPTR Addr, u32 Value)
{
#ifndef ENABLE_SAFETY
	volatile u32 *LocalAddr = (volatile u32 *)Addr;
	*LocalAddr = Value;
 1007194:	e3a02a02 	mov	r2, #8192	; 0x2000
 1007198:	e34f28f0 	movt	r2, #63728	; 0xf8f0
 100719c:	e5820770 	str	r0, [r2, #1904]	; 0x770
****************************************************************************/
void Xil_L2CacheInvalidateLine(u32 adr)
{
	Xil_Out32(XPS_L2CC_BASEADDR + XPS_L2CC_CACHE_INVLD_PA_OFFSET, (u32)adr);
	/* synchronize the processor */
	dsb();
 10071a0:	f57ff04f 	dsb	sy
	mtcp(XREG_CP15_CACHE_SIZE_SEL, 0U);
 10071a4:	e3a02000 	mov	r2, #0
 10071a8:	ee402f10 	mcr	15, 2, r2, cr0, cr0, {0}
	mtcp(XREG_CP15_INVAL_DC_LINE_MVA_POC, (adr & (~0x1FU)));
 10071ac:	e3c0001f 	bic	r0, r0, #31
 10071b0:	ee070f36 	mcr	15, 0, r0, cr7, cr6, {1}
	dsb();
 10071b4:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 10071b8:	e129f003 	msr	CPSR_fc, r3
}
 10071bc:	e12fff1e 	bx	lr

010071c0 <Xil_DCacheInvalidateRange>:
	currmask = mfcpsr();
 10071c0:	e10fc000 	mrs	ip, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 10071c4:	e38c30c0 	orr	r3, ip, #192	; 0xc0
 10071c8:	e129f003 	msr	CPSR_fc, r3
	if (len != 0U) {
 10071cc:	e3510000 	cmp	r1, #0
 10071d0:	0a000031 	beq	100729c <Xil_DCacheInvalidateRange+0xdc>
{
 10071d4:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
		mtcp(XREG_CP15_CACHE_SIZE_SEL, 0U);
 10071d8:	e3a02000 	mov	r2, #0
		end = tempadr + len;
 10071dc:	e0801001 	add	r1, r0, r1
		mtcp(XREG_CP15_CACHE_SIZE_SEL, 0U);
 10071e0:	ee402f10 	mcr	15, 2, r2, cr0, cr0, {0}
		if ((tempadr & (cacheline-1U)) != 0U) {
 10071e4:	e310001f 	tst	r0, #31
 10071e8:	0a00000d 	beq	1007224 <Xil_DCacheInvalidateRange+0x64>
			tempadr &= (~(cacheline - 1U));
 10071ec:	e3c0001f 	bic	r0, r0, #31
	mtcp(XREG_CP15_CACHE_SIZE_SEL, 0U);
 10071f0:	ee402f10 	mcr	15, 2, r2, cr0, cr0, {0}
	mtcp(XREG_CP15_CLEAN_INVAL_DC_LINE_MVA_POC, (adr & (~0x1FU)));
 10071f4:	ee070f3e 	mcr	15, 0, r0, cr7, cr14, {1}
	dsb();
 10071f8:	f57ff04f 	dsb	sy
 10071fc:	e3a03a02 	mov	r3, #8192	; 0x2000
 1007200:	e3a0e003 	mov	lr, #3
 1007204:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 1007208:	e583ef40 	str	lr, [r3, #3904]	; 0xf40
 100720c:	e58307b0 	str	r0, [r3, #1968]	; 0x7b0
 1007210:	e5830770 	str	r0, [r3, #1904]	; 0x770
	Xil_Out32(XPS_L2CC_BASEADDR + XPS_L2CC_CACHE_INVLD_PA_OFFSET, adr);
#else
	Xil_Out32(XPS_L2CC_BASEADDR + XPS_L2CC_CACHE_INV_CLN_PA_OFFSET, adr);
#endif
	/* synchronize the processor */
	dsb();
 1007214:	f57ff04f 	dsb	sy
			tempadr += cacheline;
 1007218:	e2800020 	add	r0, r0, #32
 100721c:	e5832f40 	str	r2, [r3, #3904]	; 0xf40
 1007220:	e5832730 	str	r2, [r3, #1840]	; 0x730
		if ((tempend & (cacheline-1U)) != 0U) {
 1007224:	e311001f 	tst	r1, #31
 1007228:	0a00000d 	beq	1007264 <Xil_DCacheInvalidateRange+0xa4>
			tempend &= (~(cacheline - 1U));
 100722c:	e3c1101f 	bic	r1, r1, #31
	mtcp(XREG_CP15_CACHE_SIZE_SEL, 0U);
 1007230:	e3a02000 	mov	r2, #0
 1007234:	ee402f10 	mcr	15, 2, r2, cr0, cr0, {0}
	mtcp(XREG_CP15_CLEAN_INVAL_DC_LINE_MVA_POC, (adr & (~0x1FU)));
 1007238:	ee071f3e 	mcr	15, 0, r1, cr7, cr14, {1}
	dsb();
 100723c:	f57ff04f 	dsb	sy
 1007240:	e3a03a02 	mov	r3, #8192	; 0x2000
 1007244:	e3a0e003 	mov	lr, #3
 1007248:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 100724c:	e583ef40 	str	lr, [r3, #3904]	; 0xf40
 1007250:	e58317b0 	str	r1, [r3, #1968]	; 0x7b0
 1007254:	e5831770 	str	r1, [r3, #1904]	; 0x770
	dsb();
 1007258:	f57ff04f 	dsb	sy
 100725c:	e5832f40 	str	r2, [r3, #3904]	; 0xf40
 1007260:	e5832730 	str	r2, [r3, #1840]	; 0x730
		while (tempadr < tempend) {
 1007264:	e1500001 	cmp	r0, r1
 1007268:	2a000008 	bcs	1007290 <Xil_DCacheInvalidateRange+0xd0>
			*L2CCOffset = tempadr;
 100726c:	e3a03a02 	mov	r3, #8192	; 0x2000
 1007270:	e3a02000 	mov	r2, #0
 1007274:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 1007278:	e5830770 	str	r0, [r3, #1904]	; 0x770
 100727c:	e5832730 	str	r2, [r3, #1840]	; 0x730
			asm_cp15_inval_dc_line_mva_poc(tempadr);
 1007280:	ee070f36 	mcr	15, 0, r0, cr7, cr6, {1}
			tempadr += cacheline;
 1007284:	e2800020 	add	r0, r0, #32
		while (tempadr < tempend) {
 1007288:	e1500001 	cmp	r0, r1
 100728c:	3afffff9 	bcc	1007278 <Xil_DCacheInvalidateRange+0xb8>
	dsb();
 1007290:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 1007294:	e129f00c 	msr	CPSR_fc, ip
}
 1007298:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
	dsb();
 100729c:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 10072a0:	e129f00c 	msr	CPSR_fc, ip
 10072a4:	e12fff1e 	bx	lr

010072a8 <Xil_DCacheFlushLine>:
	currmask = mfcpsr();
 10072a8:	e10f1000 	mrs	r1, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 10072ac:	e38130c0 	orr	r3, r1, #192	; 0xc0
 10072b0:	e129f003 	msr	CPSR_fc, r3
	mtcp(XREG_CP15_CACHE_SIZE_SEL, 0U);
 10072b4:	e3a02000 	mov	r2, #0
 10072b8:	ee402f10 	mcr	15, 2, r2, cr0, cr0, {0}
	mtcp(XREG_CP15_CLEAN_INVAL_DC_LINE_MVA_POC, (adr & (~0x1FU)));
 10072bc:	e3c0301f 	bic	r3, r0, #31
 10072c0:	ee073f3e 	mcr	15, 0, r3, cr7, cr14, {1}
	dsb();
 10072c4:	f57ff04f 	dsb	sy
 10072c8:	e3a03a02 	mov	r3, #8192	; 0x2000
 10072cc:	e3a0c003 	mov	ip, #3
 10072d0:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 10072d4:	e583cf40 	str	ip, [r3, #3904]	; 0xf40
 10072d8:	e58307b0 	str	r0, [r3, #1968]	; 0x7b0
 10072dc:	e5830770 	str	r0, [r3, #1904]	; 0x770
	dsb();
 10072e0:	f57ff04f 	dsb	sy
 10072e4:	e5832f40 	str	r2, [r3, #3904]	; 0xf40
 10072e8:	e5832730 	str	r2, [r3, #1840]	; 0x730
	mtcpsr(currmask);
 10072ec:	e129f001 	msr	CPSR_fc, r1
}
 10072f0:	e12fff1e 	bx	lr

010072f4 <Xil_DCacheFlushRange>:
	currmask = mfcpsr();
 10072f4:	e10fc000 	mrs	ip, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 10072f8:	e38c30c0 	orr	r3, ip, #192	; 0xc0
 10072fc:	e129f003 	msr	CPSR_fc, r3
	if (len != 0U) {
 1007300:	e3510000 	cmp	r1, #0
 1007304:	0a00000c 	beq	100733c <Xil_DCacheFlushRange+0x48>
		end = LocalAddr + len;
 1007308:	e0801001 	add	r1, r0, r1
		LocalAddr &= ~(cacheline - 1U);
 100730c:	e3c0001f 	bic	r0, r0, #31
		while (LocalAddr < end) {
 1007310:	e1510000 	cmp	r1, r0
 1007314:	9a000008 	bls	100733c <Xil_DCacheFlushRange+0x48>
			*L2CCOffset = LocalAddr;
 1007318:	e3a03a02 	mov	r3, #8192	; 0x2000
 100731c:	e3a02000 	mov	r2, #0
 1007320:	e34f38f0 	movt	r3, #63728	; 0xf8f0
			asm_cp15_clean_inval_dc_line_mva_poc(LocalAddr);
 1007324:	ee070f3e 	mcr	15, 0, r0, cr7, cr14, {1}
			*L2CCOffset = LocalAddr;
 1007328:	e58307f0 	str	r0, [r3, #2032]	; 0x7f0
			LocalAddr += cacheline;
 100732c:	e2800020 	add	r0, r0, #32
		while (LocalAddr < end) {
 1007330:	e1510000 	cmp	r1, r0
 1007334:	e5832730 	str	r2, [r3, #1840]	; 0x730
 1007338:	8afffff9 	bhi	1007324 <Xil_DCacheFlushRange+0x30>
	dsb();
 100733c:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 1007340:	e129f00c 	msr	CPSR_fc, ip
}
 1007344:	e12fff1e 	bx	lr

01007348 <Xil_DCacheStoreLine>:
	currmask = mfcpsr();
 1007348:	e10f3000 	mrs	r3, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 100734c:	e38320c0 	orr	r2, r3, #192	; 0xc0
 1007350:	e129f002 	msr	CPSR_fc, r2
	mtcp(XREG_CP15_CACHE_SIZE_SEL, 0U);
 1007354:	e3a02000 	mov	r2, #0
 1007358:	ee402f10 	mcr	15, 2, r2, cr0, cr0, {0}
	mtcp(XREG_CP15_CLEAN_DC_LINE_MVA_POC, (adr & (~0x1FU)));
 100735c:	e3c0201f 	bic	r2, r0, #31
 1007360:	ee072f3a 	mcr	15, 0, r2, cr7, cr10, {1}
	dsb();
 1007364:	f57ff04f 	dsb	sy
 1007368:	e3a02a02 	mov	r2, #8192	; 0x2000
 100736c:	e34f28f0 	movt	r2, #63728	; 0xf8f0
 1007370:	e58207b0 	str	r0, [r2, #1968]	; 0x7b0
****************************************************************************/
void Xil_L2CacheStoreLine(u32 adr)
{
	Xil_Out32(XPS_L2CC_BASEADDR + XPS_L2CC_CACHE_CLEAN_PA_OFFSET, adr);
	/* synchronize the processor */
	dsb();
 1007374:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 1007378:	e129f003 	msr	CPSR_fc, r3
}
 100737c:	e12fff1e 	bx	lr

01007380 <Xil_ICacheInvalidateLine>:
	currmask = mfcpsr();
 1007380:	e10f3000 	mrs	r3, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 1007384:	e38320c0 	orr	r2, r3, #192	; 0xc0
 1007388:	e129f002 	msr	CPSR_fc, r2
 100738c:	e3a02a02 	mov	r2, #8192	; 0x2000
 1007390:	e34f28f0 	movt	r2, #63728	; 0xf8f0
 1007394:	e5820770 	str	r0, [r2, #1904]	; 0x770
	dsb();
 1007398:	f57ff04f 	dsb	sy
	mtcp(XREG_CP15_CACHE_SIZE_SEL, 1U);
 100739c:	e3a02001 	mov	r2, #1
 10073a0:	ee402f10 	mcr	15, 2, r2, cr0, cr0, {0}
	mtcp(XREG_CP15_INVAL_IC_LINE_MVA_POU, (adr & (~0x1FU)));
 10073a4:	e3c0001f 	bic	r0, r0, #31
 10073a8:	ee070f35 	mcr	15, 0, r0, cr7, cr5, {1}
	dsb();
 10073ac:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 10073b0:	e129f003 	msr	CPSR_fc, r3
}
 10073b4:	e12fff1e 	bx	lr

010073b8 <Xil_ICacheInvalidateRange>:
	currmask = mfcpsr();
 10073b8:	e10f2000 	mrs	r2, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 10073bc:	e38230c0 	orr	r3, r2, #192	; 0xc0
 10073c0:	e129f003 	msr	CPSR_fc, r3
	if (len != 0U) {
 10073c4:	e3510000 	cmp	r1, #0
 10073c8:	0a00000d 	beq	1007404 <Xil_ICacheInvalidateRange+0x4c>
		end = LocalAddr + len;
 10073cc:	e0801001 	add	r1, r0, r1
		mtcp(XREG_CP15_CACHE_SIZE_SEL, 1U);
 10073d0:	e3a03001 	mov	r3, #1
		LocalAddr = LocalAddr & ~(cacheline - 1U);
 10073d4:	e3c0001f 	bic	r0, r0, #31
		mtcp(XREG_CP15_CACHE_SIZE_SEL, 1U);
 10073d8:	ee403f10 	mcr	15, 2, r3, cr0, cr0, {0}
		while (LocalAddr < end) {
 10073dc:	e1510000 	cmp	r1, r0
 10073e0:	9a000007 	bls	1007404 <Xil_ICacheInvalidateRange+0x4c>
		*L2CCOffset = LocalAddr;
 10073e4:	e3a03a02 	mov	r3, #8192	; 0x2000
 10073e8:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 10073ec:	e5830770 	str	r0, [r3, #1904]	; 0x770
		dsb();
 10073f0:	f57ff04f 	dsb	sy
			asm_cp15_inval_ic_line_mva_pou(LocalAddr);
 10073f4:	ee070f35 	mcr	15, 0, r0, cr7, cr5, {1}
			LocalAddr += cacheline;
 10073f8:	e2800020 	add	r0, r0, #32
		while (LocalAddr < end) {
 10073fc:	e1510000 	cmp	r1, r0
 1007400:	8afffff9 	bhi	10073ec <Xil_ICacheInvalidateRange+0x34>
	dsb();
 1007404:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 1007408:	e129f002 	msr	CPSR_fc, r2
}
 100740c:	e12fff1e 	bx	lr

01007410 <Xil_L1DCacheInvalidate>:
{
 1007410:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
	currmask = mfcpsr();
 1007414:	e10f6000 	mrs	r6, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 1007418:	e38630c0 	orr	r3, r6, #192	; 0xc0
 100741c:	e129f003 	msr	CPSR_fc, r3
	CtrlReg = mfcp(XREG_CP15_SYS_CONTROL);
 1007420:	ee113f10 	mrc	15, 0, r3, cr1, cr0, {0}
	if ((CtrlReg & (XREG_CP15_CONTROL_C_BIT)) != 0U) {
 1007424:	e3130004 	tst	r3, #4
 1007428:	1a00001e 	bne	10074a8 <Xil_L1DCacheInvalidate+0x98>
	mtcp(XREG_CP15_CACHE_SIZE_SEL, 0U);
 100742c:	e3a04000 	mov	r4, #0
 1007430:	ee404f10 	mcr	15, 2, r4, cr0, cr0, {0}
	CsidReg = mfcp(XREG_CP15_CACHE_SIZE_ID);
 1007434:	ee303f10 	mrc	15, 1, r3, cr0, cr0, {0}
	CacheSize = (CsidReg >> 13U) & 0x1FFU;
 1007438:	e7e806d3 	ubfx	r0, r3, #13, #9
	NumWays = (CsidReg & 0x3ffU) >> 3U;
 100743c:	e7e651d3 	ubfx	r5, r3, #3, #7
	CacheSize +=1U;
 1007440:	e2800001 	add	r0, r0, #1
	LineSize = (CsidReg & 0x07U) + 4U;
 1007444:	e2033007 	and	r3, r3, #7
	NumSet = CacheSize/NumWays;
 1007448:	e1a00380 	lsl	r0, r0, #7
 100744c:	e2851001 	add	r1, r5, #1
	LineSize = (CsidReg & 0x07U) + 4U;
 1007450:	e2837004 	add	r7, r3, #4
	NumSet = CacheSize/NumWays;
 1007454:	fa0003fb 	blx	1008448 <__udivsi3>
			Set += (0x00000001U << LineSize);
 1007458:	e3a0e001 	mov	lr, #1
	NumSet /= (0x00000001U << LineSize);
 100745c:	e1a00730 	lsr	r0, r0, r7
			Set += (0x00000001U << LineSize);
 1007460:	e1a0e71e 	lsl	lr, lr, r7
		for (SetIndex =0U; SetIndex < NumSet; SetIndex++) {
 1007464:	e3500000 	cmp	r0, #0
 1007468:	e1a0cf04 	lsl	ip, r4, #30
 100746c:	13a03000 	movne	r3, #0
 1007470:	11a02003 	movne	r2, r3
 1007474:	0a000005 	beq	1007490 <Xil_L1DCacheInvalidate+0x80>
			C7Reg = Way | Set;
 1007478:	e182100c 	orr	r1, r2, ip
			asm_cp15_inval_dc_line_sw(C7Reg);
 100747c:	ee071f56 	mcr	15, 0, r1, cr7, cr6, {2}
		for (SetIndex =0U; SetIndex < NumSet; SetIndex++) {
 1007480:	e2833001 	add	r3, r3, #1
			Set += (0x00000001U << LineSize);
 1007484:	e082200e 	add	r2, r2, lr
		for (SetIndex =0U; SetIndex < NumSet; SetIndex++) {
 1007488:	e1500003 	cmp	r0, r3
 100748c:	1afffff9 	bne	1007478 <Xil_L1DCacheInvalidate+0x68>
	for (WayIndex =0U; WayIndex < NumWays; WayIndex++) {
 1007490:	e1550004 	cmp	r5, r4
 1007494:	e2844001 	add	r4, r4, #1
 1007498:	1afffff1 	bne	1007464 <Xil_L1DCacheInvalidate+0x54>
	dsb();
 100749c:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 10074a0:	e129f006 	msr	CPSR_fc, r6
}
 10074a4:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
	stack_size=stack_start-stack_end;
 10074a8:	e3011800 	movw	r1, #6144	; 0x1800
 10074ac:	e3000000 	movw	r0, #0
 10074b0:	e3400000 	movt	r0, #0
 10074b4:	e3401001 	movt	r1, #1
		Xil_DCacheFlushRange(stack_end, stack_size);
 10074b8:	e0411000 	sub	r1, r1, r0
 10074bc:	ebffff8c 	bl	10072f4 <Xil_DCacheFlushRange>
 10074c0:	eaffffd9 	b	100742c <Xil_L1DCacheInvalidate+0x1c>

010074c4 <Xil_L1DCacheEnable>:
{
 10074c4:	e92d4010 	push	{r4, lr}
	CtrlReg = mfcp(XREG_CP15_SYS_CONTROL);
 10074c8:	ee114f10 	mrc	15, 0, r4, cr1, cr0, {0}
	if ((CtrlReg & (XREG_CP15_CONTROL_C_BIT)) != 0U) {
 10074cc:	e3140004 	tst	r4, #4
 10074d0:	18bd8010 	popne	{r4, pc}
	Xil_L1DCacheInvalidate();
 10074d4:	ebffffcd 	bl	1007410 <Xil_L1DCacheInvalidate>
	CtrlReg |= (XREG_CP15_CONTROL_C_BIT);
 10074d8:	e3844004 	orr	r4, r4, #4
	mtcp(XREG_CP15_SYS_CONTROL, CtrlReg);
 10074dc:	ee014f10 	mcr	15, 0, r4, cr1, cr0, {0}
}
 10074e0:	e8bd8010 	pop	{r4, pc}

010074e4 <Xil_L1DCacheInvalidateLine>:
	mtcp(XREG_CP15_CACHE_SIZE_SEL, 0U);
 10074e4:	e3a03000 	mov	r3, #0
 10074e8:	ee403f10 	mcr	15, 2, r3, cr0, cr0, {0}
	mtcp(XREG_CP15_INVAL_DC_LINE_MVA_POC, (adr & (~0x1FU)));
 10074ec:	e3c0001f 	bic	r0, r0, #31
 10074f0:	ee070f36 	mcr	15, 0, r0, cr7, cr6, {1}
	dsb();
 10074f4:	f57ff04f 	dsb	sy
}
 10074f8:	e12fff1e 	bx	lr

010074fc <Xil_L1DCacheInvalidateRange>:
	currmask = mfcpsr();
 10074fc:	e10f3000 	mrs	r3, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 1007500:	e38320c0 	orr	r2, r3, #192	; 0xc0
 1007504:	e129f002 	msr	CPSR_fc, r2
	if (len != 0U) {
 1007508:	e3510000 	cmp	r1, #0
 100750c:	0a000009 	beq	1007538 <Xil_L1DCacheInvalidateRange+0x3c>
		end = LocalAddr + len;
 1007510:	e0801001 	add	r1, r0, r1
		mtcp(XREG_CP15_CACHE_SIZE_SEL, 0);
 1007514:	e3a02000 	mov	r2, #0
		LocalAddr = LocalAddr & ~(cacheline - 1U);
 1007518:	e3c0001f 	bic	r0, r0, #31
		mtcp(XREG_CP15_CACHE_SIZE_SEL, 0);
 100751c:	ee402f10 	mcr	15, 2, r2, cr0, cr0, {0}
		while (LocalAddr < end) {
 1007520:	e1510000 	cmp	r1, r0
 1007524:	9a000003 	bls	1007538 <Xil_L1DCacheInvalidateRange+0x3c>
			asm_cp15_inval_dc_line_mva_poc(LocalAddr);
 1007528:	ee070f36 	mcr	15, 0, r0, cr7, cr6, {1}
			LocalAddr += cacheline;
 100752c:	e2800020 	add	r0, r0, #32
		while (LocalAddr < end) {
 1007530:	e1510000 	cmp	r1, r0
 1007534:	8afffffb 	bhi	1007528 <Xil_L1DCacheInvalidateRange+0x2c>
	dsb();
 1007538:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 100753c:	e129f003 	msr	CPSR_fc, r3
}
 1007540:	e12fff1e 	bx	lr

01007544 <Xil_L1DCacheFlush>:
{
 1007544:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
	currmask = mfcpsr();
 1007548:	e10f6000 	mrs	r6, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 100754c:	e38630c0 	orr	r3, r6, #192	; 0xc0
 1007550:	e129f003 	msr	CPSR_fc, r3
	mtcp(XREG_CP15_CACHE_SIZE_SEL, 0);
 1007554:	e3a04000 	mov	r4, #0
 1007558:	ee404f10 	mcr	15, 2, r4, cr0, cr0, {0}
	CsidReg = mfcp(XREG_CP15_CACHE_SIZE_ID);
 100755c:	ee303f10 	mrc	15, 1, r3, cr0, cr0, {0}
	CacheSize = (CsidReg >> 13U) & 0x1FFU;
 1007560:	e7e806d3 	ubfx	r0, r3, #13, #9
	NumWays = (CsidReg & 0x3ffU) >> 3U;
 1007564:	e7e651d3 	ubfx	r5, r3, #3, #7
	CacheSize +=1U;
 1007568:	e2800001 	add	r0, r0, #1
	LineSize = (CsidReg & 0x07U) + 4U;
 100756c:	e2033007 	and	r3, r3, #7
	NumSet = CacheSize/NumWays;
 1007570:	e1a00380 	lsl	r0, r0, #7
 1007574:	e2851001 	add	r1, r5, #1
	LineSize = (CsidReg & 0x07U) + 4U;
 1007578:	e2837004 	add	r7, r3, #4
	NumSet = CacheSize/NumWays;
 100757c:	fa0003b1 	blx	1008448 <__udivsi3>
			Set += (0x00000001U << LineSize);
 1007580:	e3a0e001 	mov	lr, #1
	NumSet /= (0x00000001U << LineSize);
 1007584:	e1a00730 	lsr	r0, r0, r7
			Set += (0x00000001U << LineSize);
 1007588:	e1a0e71e 	lsl	lr, lr, r7
		for (SetIndex =0U; SetIndex < NumSet; SetIndex++) {
 100758c:	e3500000 	cmp	r0, #0
 1007590:	e1a0cf04 	lsl	ip, r4, #30
 1007594:	13a03000 	movne	r3, #0
 1007598:	11a02003 	movne	r2, r3
 100759c:	0a000005 	beq	10075b8 <Xil_L1DCacheFlush+0x74>
			C7Reg = Way | Set;
 10075a0:	e182100c 	orr	r1, r2, ip
			asm_cp15_clean_inval_dc_line_sw(C7Reg);
 10075a4:	ee071f5e 	mcr	15, 0, r1, cr7, cr14, {2}
		for (SetIndex =0U; SetIndex < NumSet; SetIndex++) {
 10075a8:	e2833001 	add	r3, r3, #1
			Set += (0x00000001U << LineSize);
 10075ac:	e082200e 	add	r2, r2, lr
		for (SetIndex =0U; SetIndex < NumSet; SetIndex++) {
 10075b0:	e1500003 	cmp	r0, r3
 10075b4:	1afffff9 	bne	10075a0 <Xil_L1DCacheFlush+0x5c>
	for (WayIndex =0U; WayIndex < NumWays; WayIndex++) {
 10075b8:	e1550004 	cmp	r5, r4
 10075bc:	e2844001 	add	r4, r4, #1
 10075c0:	1afffff1 	bne	100758c <Xil_L1DCacheFlush+0x48>
	dsb();
 10075c4:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 10075c8:	e129f006 	msr	CPSR_fc, r6
}
 10075cc:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

010075d0 <Xil_L1DCacheDisable>:
{
 10075d0:	e92d4010 	push	{r4, lr}
	Xil_L1DCacheFlush();
 10075d4:	ebffffda 	bl	1007544 <Xil_L1DCacheFlush>
	CtrlReg = mfcp(XREG_CP15_SYS_CONTROL);
 10075d8:	ee113f10 	mrc	15, 0, r3, cr1, cr0, {0}
	CtrlReg &= ~(XREG_CP15_CONTROL_C_BIT);
 10075dc:	e3c33004 	bic	r3, r3, #4
	mtcp(XREG_CP15_SYS_CONTROL, CtrlReg);
 10075e0:	ee013f10 	mcr	15, 0, r3, cr1, cr0, {0}
}
 10075e4:	e8bd8010 	pop	{r4, pc}

010075e8 <Xil_DCacheFlush>:
{
 10075e8:	e92d4010 	push	{r4, lr}
	currmask = mfcpsr();
 10075ec:	e10f4000 	mrs	r4, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 10075f0:	e38430c0 	orr	r3, r4, #192	; 0xc0
 10075f4:	e129f003 	msr	CPSR_fc, r3
	Xil_L1DCacheFlush();
 10075f8:	ebffffd1 	bl	1007544 <Xil_L1DCacheFlush>
 10075fc:	e3a02a02 	mov	r2, #8192	; 0x2000
 1007600:	e3a01003 	mov	r1, #3
 1007604:	e34f28f0 	movt	r2, #63728	; 0xf8f0
 1007608:	e30f3fff 	movw	r3, #65535	; 0xffff
 100760c:	e5821f40 	str	r1, [r2, #3904]	; 0xf40
 1007610:	e58237fc 	str	r3, [r2, #2044]	; 0x7fc
	return *(volatile u32 *) Addr;
 1007614:	e59237fc 	ldr	r3, [r2, #2044]	; 0x7fc
	ResultL2Cache = Xil_In32(XPS_L2CC_BASEADDR + XPS_L2CC_CACHE_INV_CLN_WAY_OFFSET)
 1007618:	e6ff3073 	uxth	r3, r3
	while(ResultL2Cache != (u32)0U) {
 100761c:	e3530000 	cmp	r3, #0
 1007620:	1afffffb 	bne	1007614 <Xil_DCacheFlush+0x2c>
	*LocalAddr = Value;
 1007624:	e3a03a02 	mov	r3, #8192	; 0x2000
 1007628:	e3a02000 	mov	r2, #0
 100762c:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 1007630:	e5832730 	str	r2, [r3, #1840]	; 0x730
 1007634:	e5832f40 	str	r2, [r3, #3904]	; 0xf40
	dsb();
 1007638:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 100763c:	e129f004 	msr	CPSR_fc, r4
}
 1007640:	e8bd8010 	pop	{r4, pc}

01007644 <Xil_L1DCacheFlushLine>:
	mtcp(XREG_CP15_CACHE_SIZE_SEL, 0U);
 1007644:	e3a03000 	mov	r3, #0
 1007648:	ee403f10 	mcr	15, 2, r3, cr0, cr0, {0}
	mtcp(XREG_CP15_CLEAN_INVAL_DC_LINE_MVA_POC, (adr & (~0x1FU)));
 100764c:	e3c0001f 	bic	r0, r0, #31
 1007650:	ee070f3e 	mcr	15, 0, r0, cr7, cr14, {1}
	dsb();
 1007654:	f57ff04f 	dsb	sy
}
 1007658:	e12fff1e 	bx	lr

0100765c <Xil_L1DCacheFlushRange>:
	currmask = mfcpsr();
 100765c:	e10f3000 	mrs	r3, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 1007660:	e38320c0 	orr	r2, r3, #192	; 0xc0
 1007664:	e129f002 	msr	CPSR_fc, r2
	if (len != 0U) {
 1007668:	e3510000 	cmp	r1, #0
 100766c:	0a000009 	beq	1007698 <Xil_L1DCacheFlushRange+0x3c>
		end = LocalAddr + len;
 1007670:	e0801001 	add	r1, r0, r1
		mtcp(XREG_CP15_CACHE_SIZE_SEL, 0U);
 1007674:	e3a02000 	mov	r2, #0
		LocalAddr = LocalAddr & ~(cacheline - 1U);
 1007678:	e3c0001f 	bic	r0, r0, #31
		mtcp(XREG_CP15_CACHE_SIZE_SEL, 0U);
 100767c:	ee402f10 	mcr	15, 2, r2, cr0, cr0, {0}
		while (LocalAddr < end) {
 1007680:	e1510000 	cmp	r1, r0
 1007684:	9a000003 	bls	1007698 <Xil_L1DCacheFlushRange+0x3c>
			asm_cp15_clean_inval_dc_line_mva_poc(LocalAddr);
 1007688:	ee070f3e 	mcr	15, 0, r0, cr7, cr14, {1}
			LocalAddr += cacheline;
 100768c:	e2800020 	add	r0, r0, #32
		while (LocalAddr < end) {
 1007690:	e1510000 	cmp	r1, r0
 1007694:	8afffffb 	bhi	1007688 <Xil_L1DCacheFlushRange+0x2c>
	dsb();
 1007698:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 100769c:	e129f003 	msr	CPSR_fc, r3
}
 10076a0:	e12fff1e 	bx	lr

010076a4 <Xil_L1DCacheStoreLine>:
	mtcp(XREG_CP15_CACHE_SIZE_SEL, 0U);
 10076a4:	e3a03000 	mov	r3, #0
 10076a8:	ee403f10 	mcr	15, 2, r3, cr0, cr0, {0}
	mtcp(XREG_CP15_CLEAN_DC_LINE_MVA_POC, (adr & (~0x1FU)));
 10076ac:	e3c0001f 	bic	r0, r0, #31
 10076b0:	ee070f3a 	mcr	15, 0, r0, cr7, cr10, {1}
	dsb();
 10076b4:	f57ff04f 	dsb	sy
}
 10076b8:	e12fff1e 	bx	lr

010076bc <Xil_L1ICacheEnable>:
	CtrlReg = mfcp(XREG_CP15_SYS_CONTROL);
 10076bc:	ee113f10 	mrc	15, 0, r3, cr1, cr0, {0}
	if ((CtrlReg & (XREG_CP15_CONTROL_I_BIT)) != 0U) {
 10076c0:	e2132a01 	ands	r2, r3, #4096	; 0x1000
 10076c4:	112fff1e 	bxne	lr
	mtcp(XREG_CP15_INVAL_IC_POU, 0U);
 10076c8:	ee072f15 	mcr	15, 0, r2, cr7, cr5, {0}
	CtrlReg |= (XREG_CP15_CONTROL_I_BIT);
 10076cc:	e3833a01 	orr	r3, r3, #4096	; 0x1000
	mtcp(XREG_CP15_SYS_CONTROL, CtrlReg);
 10076d0:	ee013f10 	mcr	15, 0, r3, cr1, cr0, {0}
}
 10076d4:	e12fff1e 	bx	lr

010076d8 <Xil_L1ICacheDisable>:
	dsb();
 10076d8:	f57ff04f 	dsb	sy
	mtcp(XREG_CP15_INVAL_IC_POU, 0U);
 10076dc:	e3a03000 	mov	r3, #0
 10076e0:	ee073f15 	mcr	15, 0, r3, cr7, cr5, {0}
	CtrlReg = mfcp(XREG_CP15_SYS_CONTROL);
 10076e4:	ee113f10 	mrc	15, 0, r3, cr1, cr0, {0}
	CtrlReg &= ~(XREG_CP15_CONTROL_I_BIT);
 10076e8:	e3c33a01 	bic	r3, r3, #4096	; 0x1000
	mtcp(XREG_CP15_SYS_CONTROL, CtrlReg);
 10076ec:	ee013f10 	mcr	15, 0, r3, cr1, cr0, {0}
}
 10076f0:	e12fff1e 	bx	lr

010076f4 <Xil_L1ICacheInvalidate>:
	mtcp(XREG_CP15_CACHE_SIZE_SEL, 1U);
 10076f4:	e3a03001 	mov	r3, #1
 10076f8:	ee403f10 	mcr	15, 2, r3, cr0, cr0, {0}
	mtcp(XREG_CP15_INVAL_IC_POU, 0U);
 10076fc:	e3a03000 	mov	r3, #0
 1007700:	ee073f15 	mcr	15, 0, r3, cr7, cr5, {0}
	dsb();
 1007704:	f57ff04f 	dsb	sy
}
 1007708:	e12fff1e 	bx	lr

0100770c <Xil_L1ICacheInvalidateLine>:
	mtcp(XREG_CP15_CACHE_SIZE_SEL, 1U);
 100770c:	e3a03001 	mov	r3, #1
 1007710:	ee403f10 	mcr	15, 2, r3, cr0, cr0, {0}
	mtcp(XREG_CP15_INVAL_IC_LINE_MVA_POU, (adr & (~0x1FU)));
 1007714:	e3c0001f 	bic	r0, r0, #31
 1007718:	ee070f35 	mcr	15, 0, r0, cr7, cr5, {1}
	dsb();
 100771c:	f57ff04f 	dsb	sy
}
 1007720:	e12fff1e 	bx	lr

01007724 <Xil_L1ICacheInvalidateRange>:
	currmask = mfcpsr();
 1007724:	e10f3000 	mrs	r3, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 1007728:	e38320c0 	orr	r2, r3, #192	; 0xc0
 100772c:	e129f002 	msr	CPSR_fc, r2
	if (len != 0U) {
 1007730:	e3510000 	cmp	r1, #0
 1007734:	0a000009 	beq	1007760 <Xil_L1ICacheInvalidateRange+0x3c>
		end = LocalAddr + len;
 1007738:	e0801001 	add	r1, r0, r1
		mtcp(XREG_CP15_CACHE_SIZE_SEL, 1U);
 100773c:	e3a02001 	mov	r2, #1
		LocalAddr = LocalAddr & ~(cacheline - 1U);
 1007740:	e3c0001f 	bic	r0, r0, #31
		mtcp(XREG_CP15_CACHE_SIZE_SEL, 1U);
 1007744:	ee402f10 	mcr	15, 2, r2, cr0, cr0, {0}
		while (LocalAddr < end) {
 1007748:	e1510000 	cmp	r1, r0
 100774c:	9a000003 	bls	1007760 <Xil_L1ICacheInvalidateRange+0x3c>
			asm_cp15_inval_ic_line_mva_pou(LocalAddr);
 1007750:	ee070f35 	mcr	15, 0, r0, cr7, cr5, {1}
			LocalAddr += cacheline;
 1007754:	e2800020 	add	r0, r0, #32
		while (LocalAddr < end) {
 1007758:	e1510000 	cmp	r1, r0
 100775c:	8afffffb 	bhi	1007750 <Xil_L1ICacheInvalidateRange+0x2c>
	dsb();
 1007760:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 1007764:	e129f003 	msr	CPSR_fc, r3
}
 1007768:	e12fff1e 	bx	lr

0100776c <Xil_L2CacheDisable>:
	return *(volatile u32 *) Addr;
 100776c:	e3a03a02 	mov	r3, #8192	; 0x2000
 1007770:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 1007774:	e5932100 	ldr	r2, [r3, #256]	; 0x100
    if((L2CCReg & 0x1U) != 0U) {
 1007778:	e3120001 	tst	r2, #1
 100777c:	012fff1e 	bxeq	lr
	*LocalAddr = Value;
 1007780:	e30f2fff 	movw	r2, #65535	; 0xffff
 1007784:	e3a01003 	mov	r1, #3
 1007788:	e5831f40 	str	r1, [r3, #3904]	; 0xf40
 100778c:	e58327fc 	str	r2, [r3, #2044]	; 0x7fc
	return *(volatile u32 *) Addr;
 1007790:	e59327fc 	ldr	r2, [r3, #2044]	; 0x7fc
	ResultL2Cache = Xil_In32(XPS_L2CC_BASEADDR + XPS_L2CC_CACHE_INV_CLN_WAY_OFFSET)
 1007794:	e6ff2072 	uxth	r2, r2
	while(ResultL2Cache != (u32)0U) {
 1007798:	e3520000 	cmp	r2, #0
 100779c:	0a000004 	beq	10077b4 <Xil_L2CacheDisable+0x48>
 10077a0:	e1a02003 	mov	r2, r3
 10077a4:	e59237fc 	ldr	r3, [r2, #2044]	; 0x7fc
		ResultL2Cache = Xil_In32(XPS_L2CC_BASEADDR + XPS_L2CC_CACHE_INV_CLN_WAY_OFFSET)
 10077a8:	e6ff3073 	uxth	r3, r3
	while(ResultL2Cache != (u32)0U) {
 10077ac:	e3530000 	cmp	r3, #0
 10077b0:	1afffffb 	bne	10077a4 <Xil_L2CacheDisable+0x38>
	*LocalAddr = Value;
 10077b4:	e3a03a02 	mov	r3, #8192	; 0x2000
 10077b8:	e3a02000 	mov	r2, #0
 10077bc:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 10077c0:	e5832730 	str	r2, [r3, #1840]	; 0x730
 10077c4:	e5832f40 	str	r2, [r3, #3904]	; 0xf40
	dsb();
 10077c8:	f57ff04f 	dsb	sy
	return *(volatile u32 *) Addr;
 10077cc:	e5932100 	ldr	r2, [r3, #256]	; 0x100
	    Xil_Out32(XPS_L2CC_BASEADDR + XPS_L2CC_CNTRL_OFFSET,
 10077d0:	e3c22001 	bic	r2, r2, #1
	*LocalAddr = Value;
 10077d4:	e5832100 	str	r2, [r3, #256]	; 0x100
		dsb();
 10077d8:	f57ff04f 	dsb	sy
}
 10077dc:	e12fff1e 	bx	lr

010077e0 <Xil_DCacheDisable>:
{
 10077e0:	e92d4010 	push	{r4, lr}
	Xil_L2CacheDisable();
 10077e4:	ebffffe0 	bl	100776c <Xil_L2CacheDisable>
	Xil_L1DCacheFlush();
 10077e8:	ebffff55 	bl	1007544 <Xil_L1DCacheFlush>
	CtrlReg = mfcp(XREG_CP15_SYS_CONTROL);
 10077ec:	ee113f10 	mrc	15, 0, r3, cr1, cr0, {0}
	CtrlReg &= ~(XREG_CP15_CONTROL_C_BIT);
 10077f0:	e3c33004 	bic	r3, r3, #4
	mtcp(XREG_CP15_SYS_CONTROL, CtrlReg);
 10077f4:	ee013f10 	mcr	15, 0, r3, cr1, cr0, {0}
}
 10077f8:	e8bd8010 	pop	{r4, pc}

010077fc <Xil_ICacheDisable>:
{
 10077fc:	e92d4010 	push	{r4, lr}
	Xil_L2CacheDisable();
 1007800:	ebffffd9 	bl	100776c <Xil_L2CacheDisable>
	dsb();
 1007804:	f57ff04f 	dsb	sy
	mtcp(XREG_CP15_INVAL_IC_POU, 0U);
 1007808:	e3a03000 	mov	r3, #0
 100780c:	ee073f15 	mcr	15, 0, r3, cr7, cr5, {0}
	CtrlReg = mfcp(XREG_CP15_SYS_CONTROL);
 1007810:	ee113f10 	mrc	15, 0, r3, cr1, cr0, {0}
	CtrlReg &= ~(XREG_CP15_CONTROL_I_BIT);
 1007814:	e3c33a01 	bic	r3, r3, #4096	; 0x1000
	mtcp(XREG_CP15_SYS_CONTROL, CtrlReg);
 1007818:	ee013f10 	mcr	15, 0, r3, cr1, cr0, {0}
}
 100781c:	e8bd8010 	pop	{r4, pc}

01007820 <Xil_L2CacheInvalidate>:
	return *(volatile u32 *) Addr;
 1007820:	e3a03a02 	mov	r3, #8192	; 0x2000
{
 1007824:	e92d4010 	push	{r4, lr}
 1007828:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 100782c:	e5933100 	ldr	r3, [r3, #256]	; 0x100
	if ((L2CCReg & 0x01U) != 0U) {
 1007830:	e3130001 	tst	r3, #1
 1007834:	1a00000d 	bne	1007870 <Xil_L2CacheInvalidate+0x50>
	*LocalAddr = Value;
 1007838:	e3a02a02 	mov	r2, #8192	; 0x2000
 100783c:	e30f3fff 	movw	r3, #65535	; 0xffff
 1007840:	e34f28f0 	movt	r2, #63728	; 0xf8f0
 1007844:	e582377c 	str	r3, [r2, #1916]	; 0x77c
	return *(volatile u32 *) Addr;
 1007848:	e592377c 	ldr	r3, [r2, #1916]	; 0x77c
	ResultDCache = Xil_In32(XPS_L2CC_BASEADDR + XPS_L2CC_CACHE_INVLD_WAY_OFFSET)
 100784c:	e6ff3073 	uxth	r3, r3
	while(ResultDCache != (u32)0U) {
 1007850:	e3530000 	cmp	r3, #0
 1007854:	1afffffb 	bne	1007848 <Xil_L2CacheInvalidate+0x28>
	*LocalAddr = Value;
 1007858:	e3a03a02 	mov	r3, #8192	; 0x2000
 100785c:	e3a02000 	mov	r2, #0
 1007860:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 1007864:	e5832730 	str	r2, [r3, #1840]	; 0x730
	dsb();
 1007868:	f57ff04f 	dsb	sy
}
 100786c:	e8bd8010 	pop	{r4, pc}
	stack_size=stack_start-stack_end;
 1007870:	e3011800 	movw	r1, #6144	; 0x1800
 1007874:	e3000000 	movw	r0, #0
 1007878:	e3400000 	movt	r0, #0
 100787c:	e3401001 	movt	r1, #1
		Xil_DCacheFlushRange(stack_end, stack_size);
 1007880:	e0411000 	sub	r1, r1, r0
 1007884:	ebfffe9a 	bl	10072f4 <Xil_DCacheFlushRange>
 1007888:	eaffffea 	b	1007838 <Xil_L2CacheInvalidate+0x18>

0100788c <Xil_DCacheInvalidate>:
{
 100788c:	e92d4010 	push	{r4, lr}
	currmask = mfcpsr();
 1007890:	e10f4000 	mrs	r4, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 1007894:	e38430c0 	orr	r3, r4, #192	; 0xc0
 1007898:	e129f003 	msr	CPSR_fc, r3
	Xil_L2CacheInvalidate();
 100789c:	ebffffdf 	bl	1007820 <Xil_L2CacheInvalidate>
	Xil_L1DCacheInvalidate();
 10078a0:	ebfffeda 	bl	1007410 <Xil_L1DCacheInvalidate>
	mtcpsr(currmask);
 10078a4:	e129f004 	msr	CPSR_fc, r4
}
 10078a8:	e8bd8010 	pop	{r4, pc}

010078ac <Xil_ICacheInvalidate>:
{
 10078ac:	e92d4010 	push	{r4, lr}
	currmask = mfcpsr();
 10078b0:	e10f4000 	mrs	r4, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 10078b4:	e38430c0 	orr	r3, r4, #192	; 0xc0
 10078b8:	e129f003 	msr	CPSR_fc, r3
	Xil_L2CacheInvalidate();
 10078bc:	ebffffd7 	bl	1007820 <Xil_L2CacheInvalidate>
	mtcp(XREG_CP15_CACHE_SIZE_SEL, 1U);
 10078c0:	e3a03001 	mov	r3, #1
 10078c4:	ee403f10 	mcr	15, 2, r3, cr0, cr0, {0}
	mtcp(XREG_CP15_INVAL_IC_POU, 0U);
 10078c8:	e3a03000 	mov	r3, #0
 10078cc:	ee073f15 	mcr	15, 0, r3, cr7, cr5, {0}
	dsb();
 10078d0:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 10078d4:	e129f004 	msr	CPSR_fc, r4
}
 10078d8:	e8bd8010 	pop	{r4, pc}

010078dc <Xil_L2CacheEnable.part.0>:
void Xil_L2CacheEnable(void)
 10078dc:	e92d4010 	push	{r4, lr}
	return *(volatile u32 *) Addr;
 10078e0:	e3a04a02 	mov	r4, #8192	; 0x2000
 10078e4:	e34f48f0 	movt	r4, #63728	; 0xf8f0
	*LocalAddr = Value;
 10078e8:	e3001111 	movw	r1, #273	; 0x111
 10078ec:	e3002121 	movw	r2, #289	; 0x121
	return *(volatile u32 *) Addr;
 10078f0:	e5943104 	ldr	r3, [r4, #260]	; 0x104
		L2CCReg &= XPS_L2CC_AUX_REG_ZERO_MASK;
 10078f4:	e3c3380e 	bic	r3, r3, #917504	; 0xe0000
		L2CCReg |= XPS_L2CC_AUX_REG_DEFAULT_MASK;
 10078f8:	e3833472 	orr	r3, r3, #1912602624	; 0x72000000
 10078fc:	e3833836 	orr	r3, r3, #3538944	; 0x360000
	*LocalAddr = Value;
 1007900:	e5843104 	str	r3, [r4, #260]	; 0x104
 1007904:	e5841108 	str	r1, [r4, #264]	; 0x108
 1007908:	e584210c 	str	r2, [r4, #268]	; 0x10c
	return *(volatile u32 *) Addr;
 100790c:	e594321c 	ldr	r3, [r4, #540]	; 0x21c
	*LocalAddr = Value;
 1007910:	e5843220 	str	r3, [r4, #544]	; 0x220
		Xil_L2CacheInvalidate();
 1007914:	ebffffc1 	bl	1007820 <Xil_L2CacheInvalidate>
	return *(volatile u32 *) Addr;
 1007918:	e5943100 	ldr	r3, [r4, #256]	; 0x100
	*LocalAddr = Value;
 100791c:	e3a02000 	mov	r2, #0
		Xil_Out32(XPS_L2CC_BASEADDR + XPS_L2CC_CNTRL_OFFSET,
 1007920:	e3833001 	orr	r3, r3, #1
 1007924:	e5843100 	str	r3, [r4, #256]	; 0x100
 1007928:	e5842730 	str	r2, [r4, #1840]	; 0x730
	    dsb();
 100792c:	f57ff04f 	dsb	sy
}
 1007930:	e8bd8010 	pop	{r4, pc}

01007934 <Xil_L2CacheEnable>:
	return *(volatile u32 *) Addr;
 1007934:	e3a03a02 	mov	r3, #8192	; 0x2000
 1007938:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 100793c:	e5933100 	ldr	r3, [r3, #256]	; 0x100
	if ((L2CCReg & 0x01U) == 0U) {
 1007940:	e3130001 	tst	r3, #1
 1007944:	112fff1e 	bxne	lr
 1007948:	eaffffe3 	b	10078dc <Xil_L2CacheEnable.part.0>

0100794c <Xil_DCacheEnable>:
{
 100794c:	e92d4010 	push	{r4, lr}
	Xil_L1DCacheEnable();
 1007950:	ebfffedb 	bl	10074c4 <Xil_L1DCacheEnable>
 1007954:	e3a03a02 	mov	r3, #8192	; 0x2000
 1007958:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 100795c:	e5933100 	ldr	r3, [r3, #256]	; 0x100
	if ((L2CCReg & 0x01U) == 0U) {
 1007960:	e3130001 	tst	r3, #1
 1007964:	18bd8010 	popne	{r4, pc}
}
 1007968:	e8bd4010 	pop	{r4, lr}
 100796c:	eaffffda 	b	10078dc <Xil_L2CacheEnable.part.0>

01007970 <Xil_ICacheEnable>:
	CtrlReg = mfcp(XREG_CP15_SYS_CONTROL);
 1007970:	ee113f10 	mrc	15, 0, r3, cr1, cr0, {0}
	if ((CtrlReg & (XREG_CP15_CONTROL_I_BIT)) != 0U) {
 1007974:	e2132a01 	ands	r2, r3, #4096	; 0x1000
 1007978:	1a000002 	bne	1007988 <Xil_ICacheEnable+0x18>
	mtcp(XREG_CP15_INVAL_IC_POU, 0U);
 100797c:	ee072f15 	mcr	15, 0, r2, cr7, cr5, {0}
	CtrlReg |= (XREG_CP15_CONTROL_I_BIT);
 1007980:	e3833a01 	orr	r3, r3, #4096	; 0x1000
	mtcp(XREG_CP15_SYS_CONTROL, CtrlReg);
 1007984:	ee013f10 	mcr	15, 0, r3, cr1, cr0, {0}
 1007988:	e3a03a02 	mov	r3, #8192	; 0x2000
 100798c:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 1007990:	e5933100 	ldr	r3, [r3, #256]	; 0x100
	if ((L2CCReg & 0x01U) == 0U) {
 1007994:	e3130001 	tst	r3, #1
 1007998:	112fff1e 	bxne	lr
 100799c:	eaffffce 	b	10078dc <Xil_L2CacheEnable.part.0>

010079a0 <Xil_L2CacheInvalidateLine>:
	*LocalAddr = Value;
 10079a0:	e3a03a02 	mov	r3, #8192	; 0x2000
 10079a4:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 10079a8:	e5830770 	str	r0, [r3, #1904]	; 0x770
	dsb();
 10079ac:	f57ff04f 	dsb	sy
}
 10079b0:	e12fff1e 	bx	lr

010079b4 <Xil_L2CacheInvalidateRange>:
	currmask = mfcpsr();
 10079b4:	e10fc000 	mrs	ip, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 10079b8:	e38c30c0 	orr	r3, ip, #192	; 0xc0
 10079bc:	e129f003 	msr	CPSR_fc, r3
	if (len != 0U) {
 10079c0:	e3510000 	cmp	r1, #0
 10079c4:	0a000011 	beq	1007a10 <Xil_L2CacheInvalidateRange+0x5c>
		end = LocalAddr + len;
 10079c8:	e0801001 	add	r1, r0, r1
		LocalAddr = LocalAddr & ~(cacheline - 1U);
 10079cc:	e3c0001f 	bic	r0, r0, #31
 10079d0:	e3a03a02 	mov	r3, #8192	; 0x2000
		while (LocalAddr < end) {
 10079d4:	e1510000 	cmp	r1, r0
 10079d8:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 10079dc:	e3a02003 	mov	r2, #3
 10079e0:	e5832f40 	str	r2, [r3, #3904]	; 0xf40
 10079e4:	9a000005 	bls	1007a00 <Xil_L2CacheInvalidateRange+0x4c>
 10079e8:	e3a02000 	mov	r2, #0
			*L2CCOffset = LocalAddr;
 10079ec:	e5830770 	str	r0, [r3, #1904]	; 0x770
			LocalAddr += cacheline;
 10079f0:	e2800020 	add	r0, r0, #32
		while (LocalAddr < end) {
 10079f4:	e1510000 	cmp	r1, r0
 10079f8:	e5832730 	str	r2, [r3, #1840]	; 0x730
 10079fc:	8afffffa 	bhi	10079ec <Xil_L2CacheInvalidateRange+0x38>
 1007a00:	e3a03a02 	mov	r3, #8192	; 0x2000
 1007a04:	e3a02000 	mov	r2, #0
 1007a08:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 1007a0c:	e5832f40 	str	r2, [r3, #3904]	; 0xf40
	dsb();
 1007a10:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 1007a14:	e129f00c 	msr	CPSR_fc, ip
}
 1007a18:	e12fff1e 	bx	lr

01007a1c <Xil_L2CacheFlush>:
 1007a1c:	e3a02a02 	mov	r2, #8192	; 0x2000
 1007a20:	e3a01003 	mov	r1, #3
 1007a24:	e34f28f0 	movt	r2, #63728	; 0xf8f0
 1007a28:	e30f3fff 	movw	r3, #65535	; 0xffff
 1007a2c:	e5821f40 	str	r1, [r2, #3904]	; 0xf40
 1007a30:	e58237fc 	str	r3, [r2, #2044]	; 0x7fc
	return *(volatile u32 *) Addr;
 1007a34:	e59237fc 	ldr	r3, [r2, #2044]	; 0x7fc
	ResultL2Cache = Xil_In32(XPS_L2CC_BASEADDR + XPS_L2CC_CACHE_INV_CLN_WAY_OFFSET)
 1007a38:	e6ff3073 	uxth	r3, r3
	while(ResultL2Cache != (u32)0U) {
 1007a3c:	e3530000 	cmp	r3, #0
 1007a40:	1afffffb 	bne	1007a34 <Xil_L2CacheFlush+0x18>
	*LocalAddr = Value;
 1007a44:	e3a03a02 	mov	r3, #8192	; 0x2000
 1007a48:	e3a02000 	mov	r2, #0
 1007a4c:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 1007a50:	e5832730 	str	r2, [r3, #1840]	; 0x730
 1007a54:	e5832f40 	str	r2, [r3, #3904]	; 0xf40
	dsb();
 1007a58:	f57ff04f 	dsb	sy
}
 1007a5c:	e12fff1e 	bx	lr

01007a60 <Xil_L2CacheFlushLine>:
 1007a60:	e3a03a02 	mov	r3, #8192	; 0x2000
 1007a64:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 1007a68:	e58307b0 	str	r0, [r3, #1968]	; 0x7b0
 1007a6c:	e5830770 	str	r0, [r3, #1904]	; 0x770
	dsb();
 1007a70:	f57ff04f 	dsb	sy
}
 1007a74:	e12fff1e 	bx	lr

01007a78 <Xil_L2CacheFlushRange>:
	currmask = mfcpsr();
 1007a78:	e10fc000 	mrs	ip, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 1007a7c:	e38c30c0 	orr	r3, ip, #192	; 0xc0
 1007a80:	e129f003 	msr	CPSR_fc, r3
	if (len != 0U) {
 1007a84:	e3510000 	cmp	r1, #0
 1007a88:	0a000011 	beq	1007ad4 <Xil_L2CacheFlushRange+0x5c>
		end = LocalAddr + len;
 1007a8c:	e0801001 	add	r1, r0, r1
		LocalAddr = LocalAddr & ~(cacheline - 1U);
 1007a90:	e3c0001f 	bic	r0, r0, #31
 1007a94:	e3a03a02 	mov	r3, #8192	; 0x2000
		while (LocalAddr < end) {
 1007a98:	e1510000 	cmp	r1, r0
 1007a9c:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 1007aa0:	e3a02003 	mov	r2, #3
 1007aa4:	e5832f40 	str	r2, [r3, #3904]	; 0xf40
 1007aa8:	9a000005 	bls	1007ac4 <Xil_L2CacheFlushRange+0x4c>
 1007aac:	e3a02000 	mov	r2, #0
			*L2CCOffset = LocalAddr;
 1007ab0:	e58307f0 	str	r0, [r3, #2032]	; 0x7f0
			LocalAddr += cacheline;
 1007ab4:	e2800020 	add	r0, r0, #32
		while (LocalAddr < end) {
 1007ab8:	e1510000 	cmp	r1, r0
 1007abc:	e5832730 	str	r2, [r3, #1840]	; 0x730
 1007ac0:	8afffffa 	bhi	1007ab0 <Xil_L2CacheFlushRange+0x38>
 1007ac4:	e3a03a02 	mov	r3, #8192	; 0x2000
 1007ac8:	e3a02000 	mov	r2, #0
 1007acc:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 1007ad0:	e5832f40 	str	r2, [r3, #3904]	; 0xf40
	dsb();
 1007ad4:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 1007ad8:	e129f00c 	msr	CPSR_fc, ip
}
 1007adc:	e12fff1e 	bx	lr

01007ae0 <Xil_L2CacheStoreLine>:
 1007ae0:	e3a03a02 	mov	r3, #8192	; 0x2000
 1007ae4:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 1007ae8:	e58307b0 	str	r0, [r3, #1968]	; 0x7b0
	dsb();
 1007aec:	f57ff04f 	dsb	sy
}
 1007af0:	e12fff1e 	bx	lr

01007af4 <outbyte>:
#ifdef __cplusplus
}
#endif 

void outbyte(char c) {
	 XUartPs_SendByte(STDOUT_BASEADDRESS, c);
 1007af4:	e1a01000 	mov	r1, r0
 1007af8:	e3a00a01 	mov	r0, #4096	; 0x1000
 1007afc:	e34e0000 	movt	r0, #57344	; 0xe000
 1007b00:	ea0001d0 	b	1008248 <XUartPs_SendByte>

01007b04 <XGetPlatform_Info>:
#elif (__microblaze__)
	return XPLAT_MICROBLAZE;
#else
	return XPLAT_ZYNQ;
#endif
}
 1007b04:	e3a00004 	mov	r0, #4
 1007b08:	e12fff1e 	bx	lr

01007b0c <inbyte>:
#ifdef __cplusplus
}
#endif 

char inbyte(void) {
	 return XUartPs_RecvByte(STDIN_BASEADDRESS);
 1007b0c:	e3a00a01 	mov	r0, #4096	; 0x1000
 1007b10:	e34e0000 	movt	r0, #57344	; 0xe000
 1007b14:	ea0001d1 	b	1008260 <XUartPs_RecvByte>

01007b18 <getnum>:
/*                                                   */
/* This routine gets a number from the format        */
/* string.                                           */
/*                                                   */
static s32 getnum( charptr* linep)
{
 1007b18:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 1007b1c:	e1a07000 	mov	r7, r0
    s32 n;
    s32 ResultIsDigit = 0;
    charptr cptr;
    n = 0;
    cptr = *linep;
 1007b20:	e5906000 	ldr	r6, [r0]
	if(cptr != NULL){
 1007b24:	e3560000 	cmp	r6, #0
 1007b28:	0a00001b 	beq	1007b9c <getnum+0x84>
		ResultIsDigit = isdigit(((s32)*cptr));
 1007b2c:	fa0007fa 	blx	1009b1c <__locale_ctype_ptr>
 1007b30:	e5d63000 	ldrb	r3, [r6]
 1007b34:	e0800003 	add	r0, r0, r3
	}
    while (ResultIsDigit != 0) {
 1007b38:	e5d05001 	ldrb	r5, [r0, #1]
 1007b3c:	e2155004 	ands	r5, r5, #4
 1007b40:	0a000012 	beq	1007b90 <getnum+0x78>
 1007b44:	e2864001 	add	r4, r6, #1
 1007b48:	e3a05000 	mov	r5, #0
		if(cptr != NULL){
 1007b4c:	e3540001 	cmp	r4, #1
 1007b50:	0a000013 	beq	1007ba4 <getnum+0x8c>
			n = ((n*10) + (((s32)*cptr) - (s32)'0'));
			cptr += 1;
			if(cptr != NULL){
 1007b54:	e3540000 	cmp	r4, #0
			cptr += 1;
 1007b58:	e1a06004 	mov	r6, r4
			if(cptr != NULL){
 1007b5c:	0a000010 	beq	1007ba4 <getnum+0x8c>
			n = ((n*10) + (((s32)*cptr) - (s32)'0'));
 1007b60:	e5543001 	ldrb	r3, [r4, #-1]
 1007b64:	e0855105 	add	r5, r5, r5, lsl #2
 1007b68:	e2844001 	add	r4, r4, #1
 1007b6c:	e2433030 	sub	r3, r3, #48	; 0x30
 1007b70:	e0835085 	add	r5, r3, r5, lsl #1
				ResultIsDigit = isdigit(((s32)*cptr));
 1007b74:	fa0007e8 	blx	1009b1c <__locale_ctype_ptr>
			}
		}
		ResultIsDigit = isdigit(((s32)*cptr));
 1007b78:	fa0007e7 	blx	1009b1c <__locale_ctype_ptr>
 1007b7c:	e5d63000 	ldrb	r3, [r6]
 1007b80:	e0800003 	add	r0, r0, r3
    while (ResultIsDigit != 0) {
 1007b84:	e5d03001 	ldrb	r3, [r0, #1]
 1007b88:	e3130004 	tst	r3, #4
 1007b8c:	1affffee 	bne	1007b4c <getnum+0x34>
	}
    *linep = ((charptr )(cptr));
 1007b90:	e5876000 	str	r6, [r7]
    return(n);
}
 1007b94:	e1a00005 	mov	r0, r5
 1007b98:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
 1007b9c:	e1a05006 	mov	r5, r6
 1007ba0:	eafffffa 	b	1007b90 <getnum+0x78>
		ResultIsDigit = isdigit(((s32)*cptr));
 1007ba4:	fa0007dc 	blx	1009b1c <__locale_ctype_ptr>
 1007ba8:	e3a03000 	mov	r3, #0
 1007bac:	e5d33000 	ldrb	r3, [r3]
 1007bb0:	e7f000f0 	udf	#0

01007bb4 <padding.part.0>:
static void padding( const s32 l_flag, const struct params_s *par)
 1007bb4:	e92d4070 	push	{r4, r5, r6, lr}
    if ((par->do_padding != 0) && (l_flag != 0) && (par->len < par->num1)) {
 1007bb8:	e5903004 	ldr	r3, [r0, #4]
 1007bbc:	e5904000 	ldr	r4, [r0]
 1007bc0:	e1540003 	cmp	r4, r3
 1007bc4:	a8bd8070 	popge	{r4, r5, r6, pc}
 1007bc8:	e1a05000 	mov	r5, r0
            outbyte( par->pad_character);
 1007bcc:	e5d5000c 	ldrb	r0, [r5, #12]
        for (; i<(par->num1); i++) {
 1007bd0:	e2844001 	add	r4, r4, #1
            outbyte( par->pad_character);
 1007bd4:	ebffffc6 	bl	1007af4 <outbyte>
        for (; i<(par->num1); i++) {
 1007bd8:	e5953004 	ldr	r3, [r5, #4]
 1007bdc:	e1540003 	cmp	r4, r3
 1007be0:	bafffff9 	blt	1007bcc <padding.part.0+0x18>
 1007be4:	e8bd8070 	pop	{r4, r5, r6, pc}

01007be8 <outnum>:
{
 1007be8:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    const char8 digits[] = "0123456789ABCDEF";
 1007bec:	e3014fa4 	movw	r4, #8100	; 0x1fa4
 1007bf0:	e3404101 	movt	r4, #257	; 0x101
{
 1007bf4:	e1a05000 	mov	r5, r0
 1007bf8:	e1a08001 	mov	r8, r1
 1007bfc:	e1a07002 	mov	r7, r2
    const char8 digits[] = "0123456789ABCDEF";
 1007c00:	e8b4000f 	ldm	r4!, {r0, r1, r2, r3}
{
 1007c04:	e24dd03c 	sub	sp, sp, #60	; 0x3c
    const char8 digits[] = "0123456789ABCDEF";
 1007c08:	e28d9004 	add	r9, sp, #4
 1007c0c:	e28d6018 	add	r6, sp, #24
 1007c10:	e28dc017 	add	ip, sp, #23
 1007c14:	e28de037 	add	lr, sp, #55	; 0x37
 1007c18:	e5944000 	ldr	r4, [r4]
 1007c1c:	e8a9000f 	stmia	r9!, {r0, r1, r2, r3}
	outbuf[i] = '0';
 1007c20:	e3a03030 	mov	r3, #48	; 0x30
    const char8 digits[] = "0123456789ABCDEF";
 1007c24:	e5c94000 	strb	r4, [r9]
	outbuf[i] = '0';
 1007c28:	e5ec3001 	strb	r3, [ip, #1]!
    for(i = 0; i<32; i++) {
 1007c2c:	e15c000e 	cmp	ip, lr
 1007c30:	1afffffc 	bne	1007c28 <outnum+0x40>
    if ((par->unsigned_flag == 0) && (base == 10) && (n < 0L)) {
 1007c34:	e5973018 	ldr	r3, [r7, #24]
 1007c38:	e3530000 	cmp	r3, #0
 1007c3c:	1a000039 	bne	1007d28 <outnum+0x140>
 1007c40:	e1a03fa5 	lsr	r3, r5, #31
 1007c44:	e358000a 	cmp	r8, #10
 1007c48:	13a03000 	movne	r3, #0
 1007c4c:	02033001 	andeq	r3, r3, #1
 1007c50:	e3530000 	cmp	r3, #0
		num =(-(n));
 1007c54:	12655000 	rsbne	r5, r5, #0
        negative = 1;
 1007c58:	13a0b001 	movne	fp, #1
    if ((par->unsigned_flag == 0) && (base == 10) && (n < 0L)) {
 1007c5c:	0a000031 	beq	1007d28 <outnum+0x140>
        negative = 0;
 1007c60:	e1a09006 	mov	r9, r6
    i = 0;
 1007c64:	e3a0a000 	mov	sl, #0
 1007c68:	ea000000 	b	1007c70 <outnum+0x88>
		i++;
 1007c6c:	e1a0a004 	mov	sl, r4
		outbuf[i] = digits[(num % base)];
 1007c70:	e1a00005 	mov	r0, r5
 1007c74:	e1a01008 	mov	r1, r8
 1007c78:	fa000289 	blx	10086a4 <__aeabi_uidivmod>
 1007c7c:	e28d3038 	add	r3, sp, #56	; 0x38
    } while (num > 0);
 1007c80:	e1550008 	cmp	r5, r8
		outbuf[i] = digits[(num % base)];
 1007c84:	e0831001 	add	r1, r3, r1
		i++;
 1007c88:	e28a4001 	add	r4, sl, #1
		outbuf[i] = digits[(num % base)];
 1007c8c:	e5513034 	ldrb	r3, [r1, #-52]	; 0xffffffcc
		num /= base;
 1007c90:	e1a05000 	mov	r5, r0
		i++;
 1007c94:	e1a02004 	mov	r2, r4
		outbuf[i] = digits[(num % base)];
 1007c98:	e4c93001 	strb	r3, [r9], #1
    } while (num > 0);
 1007c9c:	2afffff2 	bcs	1007c6c <outnum+0x84>
    if (negative != 0) {
 1007ca0:	e35b0000 	cmp	fp, #0
 1007ca4:	0a000005 	beq	1007cc0 <outnum+0xd8>
		outbuf[i] = '-';
 1007ca8:	e28d3038 	add	r3, sp, #56	; 0x38
		i++;
 1007cac:	e28a2002 	add	r2, sl, #2
		outbuf[i] = '-';
 1007cb0:	e0833004 	add	r3, r3, r4
 1007cb4:	e2844001 	add	r4, r4, #1
 1007cb8:	e3a0102d 	mov	r1, #45	; 0x2d
 1007cbc:	e5431020 	strb	r1, [r3, #-32]	; 0xffffffe0
    outbuf[i] = '\0';
 1007cc0:	e28d3038 	add	r3, sp, #56	; 0x38
    par->len = (s32)strlen(outbuf);
 1007cc4:	e1a00006 	mov	r0, r6
    outbuf[i] = '\0';
 1007cc8:	e0832002 	add	r2, r3, r2
 1007ccc:	e3a03000 	mov	r3, #0
 1007cd0:	e5423020 	strb	r3, [r2, #-32]	; 0xffffffe0
    par->len = (s32)strlen(outbuf);
 1007cd4:	fa000d89 	blx	100b300 <strlen>
    if ((par->do_padding != 0) && (l_flag != 0) && (par->len < par->num1)) {
 1007cd8:	e1c721d0 	ldrd	r2, [r7, #16]
    par->len = (s32)strlen(outbuf);
 1007cdc:	e5870000 	str	r0, [r7]
    if ((par->do_padding != 0) && (l_flag != 0) && (par->len < par->num1)) {
 1007ce0:	e16f3f13 	clz	r3, r3
 1007ce4:	e3520000 	cmp	r2, #0
 1007ce8:	e1a032a3 	lsr	r3, r3, #5
 1007cec:	03a03000 	moveq	r3, #0
 1007cf0:	e3530000 	cmp	r3, #0
 1007cf4:	1a00000d 	bne	1007d30 <outnum+0x148>
 1007cf8:	e0864004 	add	r4, r6, r4
	outbyte( outbuf[i] );
 1007cfc:	e5740001 	ldrb	r0, [r4, #-1]!
 1007d00:	ebffff7b 	bl	1007af4 <outbyte>
    while (&outbuf[i] >= outbuf) {
 1007d04:	e1540006 	cmp	r4, r6
 1007d08:	1afffffb 	bne	1007cfc <outnum+0x114>
    if ((par->do_padding != 0) && (l_flag != 0) && (par->len < par->num1)) {
 1007d0c:	e5972014 	ldr	r2, [r7, #20]
 1007d10:	e5973010 	ldr	r3, [r7, #16]
 1007d14:	e3520000 	cmp	r2, #0
 1007d18:	13530000 	cmpne	r3, #0
 1007d1c:	1a000006 	bne	1007d3c <outnum+0x154>
}
 1007d20:	e28dd03c 	add	sp, sp, #60	; 0x3c
 1007d24:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
        negative = 0;
 1007d28:	e3a0b000 	mov	fp, #0
 1007d2c:	eaffffcb 	b	1007c60 <outnum+0x78>
 1007d30:	e1a00007 	mov	r0, r7
 1007d34:	ebffff9e 	bl	1007bb4 <padding.part.0>
 1007d38:	eaffffee 	b	1007cf8 <outnum+0x110>
 1007d3c:	e1a00007 	mov	r0, r7
}
 1007d40:	e28dd03c 	add	sp, sp, #60	; 0x3c
 1007d44:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
 1007d48:	eaffff99 	b	1007bb4 <padding.part.0>

01007d4c <xil_printf>:
void xil_printf( const char8 *ctrl1, ...){
	XPVXenConsole_Printf(ctrl1);
}
#else
void xil_printf( const char8 *ctrl1, ...)
{
 1007d4c:	e92d000f 	push	{r0, r1, r2, r3}
 1007d50:	e92d43f0 	push	{r4, r5, r6, r7, r8, r9, lr}
 1007d54:	e24dd02c 	sub	sp, sp, #44	; 0x2c
        /* initialize all the flags for this format.   */
        dot_flag = 0;
#if defined (__aarch64__) || defined (__arch64__)
		long_flag = 0;
#endif
        par.unsigned_flag = 0;
 1007d58:	e3a04000 	mov	r4, #0
		par.left_flag = 0;
		par.do_padding = 0;
        par.pad_character = ' ';
 1007d5c:	e3a06020 	mov	r6, #32
        par.num2=32767;
 1007d60:	e3075fff 	movw	r5, #32767	; 0x7fff
    va_start( argp, ctrl1);
 1007d64:	e28d204c 	add	r2, sp, #76	; 0x4c
{
 1007d68:	e59d3048 	ldr	r3, [sp, #72]	; 0x48
    va_start( argp, ctrl1);
 1007d6c:	e58d2004 	str	r2, [sp, #4]
    char8 *ctrl = (char8 *)ctrl1;
 1007d70:	e58d3008 	str	r3, [sp, #8]
    while ((ctrl != NULL) && (*ctrl != (char8)0)) {
 1007d74:	e3530000 	cmp	r3, #0
 1007d78:	0a00000a 	beq	1007da8 <xil_printf+0x5c>
 1007d7c:	e5d30000 	ldrb	r0, [r3]
 1007d80:	e3500000 	cmp	r0, #0
 1007d84:	0a000007 	beq	1007da8 <xil_printf+0x5c>
        if (*ctrl != '%') {
 1007d88:	e3500025 	cmp	r0, #37	; 0x25
 1007d8c:	0a000009 	beq	1007db8 <xil_printf+0x6c>
            outbyte(*ctrl);
 1007d90:	ebffff57 	bl	1007af4 <outbyte>
			ctrl += 1;
 1007d94:	e59d3008 	ldr	r3, [sp, #8]
 1007d98:	e2833001 	add	r3, r3, #1
    while ((ctrl != NULL) && (*ctrl != (char8)0)) {
 1007d9c:	e3530000 	cmp	r3, #0
			ctrl += 1;
 1007da0:	e58d3008 	str	r3, [sp, #8]
    while ((ctrl != NULL) && (*ctrl != (char8)0)) {
 1007da4:	1afffff4 	bne	1007d7c <xil_printf+0x30>
                continue;
        }
        goto try_next;
    }
    va_end( argp);
}
 1007da8:	e28dd02c 	add	sp, sp, #44	; 0x2c
 1007dac:	e8bd43f0 	pop	{r4, r5, r6, r7, r8, r9, lr}
 1007db0:	e28dd010 	add	sp, sp, #16
 1007db4:	e12fff1e 	bx	lr
        dot_flag = 0;
 1007db8:	e3a08000 	mov	r8, #0
        par.unsigned_flag = 0;
 1007dbc:	e58d4024 	str	r4, [sp, #36]	; 0x24
		par.left_flag = 0;
 1007dc0:	e58d4020 	str	r4, [sp, #32]
		par.do_padding = 0;
 1007dc4:	e58d401c 	str	r4, [sp, #28]
        par.pad_character = ' ';
 1007dc8:	e5cd6018 	strb	r6, [sp, #24]
		par.num1=0;
 1007dcc:	e1cd41f0 	strd	r4, [sp, #16]
		par.len=0;
 1007dd0:	e58d400c 	str	r4, [sp, #12]
			ctrl += 1;
 1007dd4:	e2832001 	add	r2, r3, #1
		if(ctrl != NULL) {
 1007dd8:	e3520000 	cmp	r2, #0
			ctrl += 1;
 1007ddc:	e58d2008 	str	r2, [sp, #8]
		if(ctrl != NULL) {
 1007de0:	0afffff0 	beq	1007da8 <xil_printf+0x5c>
			ch = *ctrl;
 1007de4:	e5d37001 	ldrb	r7, [r3, #1]
        if (isdigit((s32)ch) != 0) {
 1007de8:	fa00074b 	blx	1009b1c <__locale_ctype_ptr>
 1007dec:	e2879001 	add	r9, r7, #1
 1007df0:	e7d03009 	ldrb	r3, [r0, r9]
 1007df4:	e3130004 	tst	r3, #4
 1007df8:	0a000016 	beq	1007e58 <xil_printf+0x10c>
            if (dot_flag != 0) {
 1007dfc:	e3580000 	cmp	r8, #0
 1007e00:	1a0000d9 	bne	100816c <xil_printf+0x420>
				if(ctrl != NULL) {
 1007e04:	e59d3008 	ldr	r3, [sp, #8]
                if (ch == '0') {
 1007e08:	e3570030 	cmp	r7, #48	; 0x30
                    par.pad_character = '0';
 1007e0c:	05cd7018 	strbeq	r7, [sp, #24]
				if(ctrl != NULL) {
 1007e10:	e3530000 	cmp	r3, #0
 1007e14:	0affffe3 	beq	1007da8 <xil_printf+0x5c>
			par.num1 = getnum(&ctrl);
 1007e18:	e28d0008 	add	r0, sp, #8
 1007e1c:	ebffff3d 	bl	1007b18 <getnum>
 1007e20:	e59d3008 	ldr	r3, [sp, #8]
                par.do_padding = 1;
 1007e24:	e3a02001 	mov	r2, #1
			par.num1 = getnum(&ctrl);
 1007e28:	e58d0010 	str	r0, [sp, #16]
                par.do_padding = 1;
 1007e2c:	e58d201c 	str	r2, [sp, #28]
            if(ctrl != NULL) {
 1007e30:	e3530000 	cmp	r3, #0
 1007e34:	0affffdb 	beq	1007da8 <xil_printf+0x5c>
			ctrl -= 1;
 1007e38:	e2433001 	sub	r3, r3, #1
 1007e3c:	e58d3008 	str	r3, [sp, #8]
		if(ctrl != NULL) {
 1007e40:	e3530000 	cmp	r3, #0
 1007e44:	1affffe2 	bne	1007dd4 <xil_printf+0x88>
}
 1007e48:	e28dd02c 	add	sp, sp, #44	; 0x2c
 1007e4c:	e8bd43f0 	pop	{r4, r5, r6, r7, r8, r9, lr}
 1007e50:	e28dd010 	add	sp, sp, #16
 1007e54:	e12fff1e 	bx	lr
        switch (tolower((s32)ch)) {
 1007e58:	fa00072f 	blx	1009b1c <__locale_ctype_ptr>
 1007e5c:	e7d03009 	ldrb	r3, [r0, r9]
 1007e60:	e2033003 	and	r3, r3, #3
 1007e64:	e3530001 	cmp	r3, #1
 1007e68:	02877020 	addeq	r7, r7, #32
 1007e6c:	e2477025 	sub	r7, r7, #37	; 0x25
 1007e70:	e3570053 	cmp	r7, #83	; 0x53
 1007e74:	979ff107 	ldrls	pc, [pc, r7, lsl #2]
 1007e78:	ea00005c 	b	1007ff0 <xil_printf+0x2a4>
 1007e7c:	010080b4 	.word	0x010080b4
 1007e80:	01007ff0 	.word	0x01007ff0
 1007e84:	01007ff0 	.word	0x01007ff0
 1007e88:	01007ff0 	.word	0x01007ff0
 1007e8c:	01007ff0 	.word	0x01007ff0
 1007e90:	01007ff0 	.word	0x01007ff0
 1007e94:	01007ff0 	.word	0x01007ff0
 1007e98:	01007ff0 	.word	0x01007ff0
 1007e9c:	010080c0 	.word	0x010080c0
 1007ea0:	010080a8 	.word	0x010080a8
 1007ea4:	01007ff0 	.word	0x01007ff0
 1007ea8:	01007ff0 	.word	0x01007ff0
 1007eac:	01007ff0 	.word	0x01007ff0
 1007eb0:	01007ff0 	.word	0x01007ff0
 1007eb4:	01007ff0 	.word	0x01007ff0
 1007eb8:	01007ff0 	.word	0x01007ff0
 1007ebc:	01007ff0 	.word	0x01007ff0
 1007ec0:	01007ff0 	.word	0x01007ff0
 1007ec4:	01007ff0 	.word	0x01007ff0
 1007ec8:	01007ff0 	.word	0x01007ff0
 1007ecc:	01007ff0 	.word	0x01007ff0
 1007ed0:	01007ff0 	.word	0x01007ff0
 1007ed4:	01007ff0 	.word	0x01007ff0
 1007ed8:	01007ff0 	.word	0x01007ff0
 1007edc:	01007ff0 	.word	0x01007ff0
 1007ee0:	01007ff0 	.word	0x01007ff0
 1007ee4:	01007ff0 	.word	0x01007ff0
 1007ee8:	01007ff0 	.word	0x01007ff0
 1007eec:	01007ff0 	.word	0x01007ff0
 1007ef0:	01007ff0 	.word	0x01007ff0
 1007ef4:	01007ff0 	.word	0x01007ff0
 1007ef8:	01007ff0 	.word	0x01007ff0
 1007efc:	01007ff0 	.word	0x01007ff0
 1007f00:	01007ff0 	.word	0x01007ff0
 1007f04:	01007ff0 	.word	0x01007ff0
 1007f08:	01007ff0 	.word	0x01007ff0
 1007f0c:	01007ff0 	.word	0x01007ff0
 1007f10:	01007ff0 	.word	0x01007ff0
 1007f14:	01007ff0 	.word	0x01007ff0
 1007f18:	01007ff0 	.word	0x01007ff0
 1007f1c:	01007ff0 	.word	0x01007ff0
 1007f20:	01007ff0 	.word	0x01007ff0
 1007f24:	01007ff0 	.word	0x01007ff0
 1007f28:	01007ff0 	.word	0x01007ff0
 1007f2c:	01007ff0 	.word	0x01007ff0
 1007f30:	01007ff0 	.word	0x01007ff0
 1007f34:	01007ff0 	.word	0x01007ff0
 1007f38:	01007ff0 	.word	0x01007ff0
 1007f3c:	01007ff0 	.word	0x01007ff0
 1007f40:	01007ff0 	.word	0x01007ff0
 1007f44:	01007ff0 	.word	0x01007ff0
 1007f48:	01008080 	.word	0x01008080
 1007f4c:	01007ff0 	.word	0x01007ff0
 1007f50:	01007ff0 	.word	0x01007ff0
 1007f54:	01007ff0 	.word	0x01007ff0
 1007f58:	01008020 	.word	0x01008020
 1007f5c:	01007ff0 	.word	0x01007ff0
 1007f60:	01007ff0 	.word	0x01007ff0
 1007f64:	01007ff0 	.word	0x01007ff0
 1007f68:	01007ff0 	.word	0x01007ff0
 1007f6c:	01007ff0 	.word	0x01007ff0
 1007f70:	01007ff0 	.word	0x01007ff0
 1007f74:	01008008 	.word	0x01008008
 1007f78:	01007fd4 	.word	0x01007fd4
 1007f7c:	01007ff0 	.word	0x01007ff0
 1007f80:	01007ff0 	.word	0x01007ff0
 1007f84:	01007ff0 	.word	0x01007ff0
 1007f88:	01007ff0 	.word	0x01007ff0
 1007f8c:	01007fd4 	.word	0x01007fd4
 1007f90:	01007ff0 	.word	0x01007ff0
 1007f94:	01007ff0 	.word	0x01007ff0
 1007f98:	01008164 	.word	0x01008164
 1007f9c:	01007ff0 	.word	0x01007ff0
 1007fa0:	01007ff0 	.word	0x01007ff0
 1007fa4:	01007ff0 	.word	0x01007ff0
 1007fa8:	01008080 	.word	0x01008080
 1007fac:	01007ff0 	.word	0x01007ff0
 1007fb0:	01007ff0 	.word	0x01007ff0
 1007fb4:	010080d0 	.word	0x010080d0
 1007fb8:	01007ff0 	.word	0x01007ff0
 1007fbc:	01007fcc 	.word	0x01007fcc
 1007fc0:	01007ff0 	.word	0x01007ff0
 1007fc4:	01007ff0 	.word	0x01007ff0
 1007fc8:	01008080 	.word	0x01008080
                par.unsigned_flag = 1;
 1007fcc:	e3a03001 	mov	r3, #1
 1007fd0:	e58d3024 	str	r3, [sp, #36]	; 0x24
                    outnum( va_arg(argp, s32), 10L, &par);
 1007fd4:	e59d3004 	ldr	r3, [sp, #4]
 1007fd8:	e28d200c 	add	r2, sp, #12
 1007fdc:	e3a0100a 	mov	r1, #10
 1007fe0:	e283c004 	add	ip, r3, #4
 1007fe4:	e5930000 	ldr	r0, [r3]
 1007fe8:	e58dc004 	str	ip, [sp, #4]
 1007fec:	ebfffefd 	bl	1007be8 <outnum>
			if(ctrl != NULL) {
 1007ff0:	e59d3008 	ldr	r3, [sp, #8]
 1007ff4:	e3530000 	cmp	r3, #0
 1007ff8:	0affff6a 	beq	1007da8 <xil_printf+0x5c>
				ctrl += 1;
 1007ffc:	e2833001 	add	r3, r3, #1
 1008000:	e58d3008 	str	r3, [sp, #8]
 1008004:	eaffff5a 	b	1007d74 <xil_printf+0x28>
                outbyte( va_arg( argp, s32));
 1008008:	e59d3004 	ldr	r3, [sp, #4]
 100800c:	e2832004 	add	r2, r3, #4
 1008010:	e5d30000 	ldrb	r0, [r3]
 1008014:	e58d2004 	str	r2, [sp, #4]
 1008018:	ebfffeb5 	bl	1007af4 <outbyte>
        if(Check == 1) {
 100801c:	eafffff3 	b	1007ff0 <xil_printf+0x2a4>
                switch (*ctrl) {
 1008020:	e59d3008 	ldr	r3, [sp, #8]
 1008024:	e5d30000 	ldrb	r0, [r3]
 1008028:	e2403061 	sub	r3, r0, #97	; 0x61
 100802c:	e3530011 	cmp	r3, #17
 1008030:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
 1008034:	ea000065 	b	10081d0 <xil_printf+0x484>
 1008038:	010081a4 	.word	0x010081a4
 100803c:	010081d0 	.word	0x010081d0
 1008040:	010081d0 	.word	0x010081d0
 1008044:	010081d0 	.word	0x010081d0
 1008048:	010081d0 	.word	0x010081d0
 100804c:	010081d0 	.word	0x010081d0
 1008050:	010081d0 	.word	0x010081d0
 1008054:	010081b0 	.word	0x010081b0
 1008058:	010081d0 	.word	0x010081d0
 100805c:	010081d0 	.word	0x010081d0
 1008060:	010081d0 	.word	0x010081d0
 1008064:	010081d0 	.word	0x010081d0
 1008068:	010081d0 	.word	0x010081d0
 100806c:	010081bc 	.word	0x010081bc
 1008070:	010081d0 	.word	0x010081d0
 1008074:	010081d0 	.word	0x010081d0
 1008078:	010081d0 	.word	0x010081d0
 100807c:	0100818c 	.word	0x0100818c
                outnum((s32)va_arg(argp, s32), 16L, &par);
 1008080:	e59d3004 	ldr	r3, [sp, #4]
                par.unsigned_flag = 1;
 1008084:	e3a01001 	mov	r1, #1
 1008088:	e58d1024 	str	r1, [sp, #36]	; 0x24
                outnum((s32)va_arg(argp, s32), 16L, &par);
 100808c:	e28d200c 	add	r2, sp, #12
 1008090:	e3a01010 	mov	r1, #16
 1008094:	e283c004 	add	ip, r3, #4
 1008098:	e5930000 	ldr	r0, [r3]
 100809c:	e58dc004 	str	ip, [sp, #4]
 10080a0:	ebfffed0 	bl	1007be8 <outnum>
        if(Check == 1) {
 10080a4:	eaffffd1 	b	1007ff0 <xil_printf+0x2a4>
 10080a8:	e59d3008 	ldr	r3, [sp, #8]
                dot_flag = 1;
 10080ac:	e3a08001 	mov	r8, #1
 10080b0:	eaffff62 	b	1007e40 <xil_printf+0xf4>
                outbyte( '%');
 10080b4:	e3a00025 	mov	r0, #37	; 0x25
 10080b8:	ebfffe8d 	bl	1007af4 <outbyte>
        if(Check == 1) {
 10080bc:	eaffffcb 	b	1007ff0 <xil_printf+0x2a4>
                par.left_flag = 1;
 10080c0:	e3a02001 	mov	r2, #1
 10080c4:	e59d3008 	ldr	r3, [sp, #8]
 10080c8:	e58d2020 	str	r2, [sp, #32]
        if(Check == 1) {
 10080cc:	eaffff5b 	b	1007e40 <xil_printf+0xf4>
                outs( va_arg( argp, char *), &par);
 10080d0:	e59d3004 	ldr	r3, [sp, #4]
 10080d4:	e5937000 	ldr	r7, [r3]
 10080d8:	e2833004 	add	r3, r3, #4
 10080dc:	e58d3004 	str	r3, [sp, #4]
	if(LocalPtr != NULL) {
 10080e0:	e3570000 	cmp	r7, #0
 10080e4:	0a000002 	beq	10080f4 <xil_printf+0x3a8>
		par->len = (s32)strlen( LocalPtr);
 10080e8:	e1a00007 	mov	r0, r7
 10080ec:	fa000c83 	blx	100b300 <strlen>
 10080f0:	e58d000c 	str	r0, [sp, #12]
    if ((par->do_padding != 0) && (l_flag != 0) && (par->len < par->num1)) {
 10080f4:	e1cd21dc 	ldrd	r2, [sp, #28]
 10080f8:	e16f3f13 	clz	r3, r3
 10080fc:	e3520000 	cmp	r2, #0
 1008100:	e1a032a3 	lsr	r3, r3, #5
 1008104:	03a03000 	moveq	r3, #0
 1008108:	e3530000 	cmp	r3, #0
 100810c:	1a00001b 	bne	1008180 <xil_printf+0x434>
    while (((*LocalPtr) != (char8)0) && ((par->num2) != 0)) {
 1008110:	e5d73000 	ldrb	r3, [r7]
 1008114:	e3530000 	cmp	r3, #0
 1008118:	1a000007 	bne	100813c <xil_printf+0x3f0>
 100811c:	ea000009 	b	1008148 <xil_printf+0x3fc>
		(par->num2)--;
 1008120:	e2433001 	sub	r3, r3, #1
 1008124:	e58d3014 	str	r3, [sp, #20]
        outbyte(*LocalPtr);
 1008128:	e5d70000 	ldrb	r0, [r7]
 100812c:	ebfffe70 	bl	1007af4 <outbyte>
    while (((*LocalPtr) != (char8)0) && ((par->num2) != 0)) {
 1008130:	e5f73001 	ldrb	r3, [r7, #1]!
 1008134:	e3530000 	cmp	r3, #0
 1008138:	0a000002 	beq	1008148 <xil_printf+0x3fc>
 100813c:	e59d3014 	ldr	r3, [sp, #20]
 1008140:	e3530000 	cmp	r3, #0
 1008144:	1afffff5 	bne	1008120 <xil_printf+0x3d4>
    if ((par->do_padding != 0) && (l_flag != 0) && (par->len < par->num1)) {
 1008148:	e1cd21dc 	ldrd	r2, [sp, #28]
 100814c:	e3520000 	cmp	r2, #0
 1008150:	13530000 	cmpne	r3, #0
 1008154:	0affffa5 	beq	1007ff0 <xil_printf+0x2a4>
 1008158:	e28d000c 	add	r0, sp, #12
 100815c:	ebfffe94 	bl	1007bb4 <padding.part.0>
 1008160:	eaffffa2 	b	1007ff0 <xil_printf+0x2a4>
 1008164:	e59d3008 	ldr	r3, [sp, #8]
 1008168:	eaffff34 	b	1007e40 <xil_printf+0xf4>
                par.num2 = getnum(&ctrl);
 100816c:	e28d0008 	add	r0, sp, #8
 1008170:	ebfffe68 	bl	1007b18 <getnum>
 1008174:	e59d3008 	ldr	r3, [sp, #8]
 1008178:	e58d0014 	str	r0, [sp, #20]
 100817c:	eaffff2b 	b	1007e30 <xil_printf+0xe4>
 1008180:	e28d000c 	add	r0, sp, #12
 1008184:	ebfffe8a 	bl	1007bb4 <padding.part.0>
 1008188:	eaffffe0 	b	1008110 <xil_printf+0x3c4>
                        outbyte( ((char8)0x0D));
 100818c:	e3a0000d 	mov	r0, #13
 1008190:	ebfffe57 	bl	1007af4 <outbyte>
                ctrl += 1;
 1008194:	e59d3008 	ldr	r3, [sp, #8]
 1008198:	e2833001 	add	r3, r3, #1
 100819c:	e58d3008 	str	r3, [sp, #8]
        if(Check == 1) {
 10081a0:	eaffff26 	b	1007e40 <xil_printf+0xf4>
                        outbyte( ((char8)0x07));
 10081a4:	e3a00007 	mov	r0, #7
 10081a8:	ebfffe51 	bl	1007af4 <outbyte>
                        break;
 10081ac:	eafffff8 	b	1008194 <xil_printf+0x448>
                        outbyte( ((char8)0x08));
 10081b0:	e3a00008 	mov	r0, #8
 10081b4:	ebfffe4e 	bl	1007af4 <outbyte>
                        break;
 10081b8:	eafffff5 	b	1008194 <xil_printf+0x448>
                        outbyte( ((char8)0x0D));
 10081bc:	e3a0000d 	mov	r0, #13
 10081c0:	ebfffe4b 	bl	1007af4 <outbyte>
                        outbyte( ((char8)0x0A));
 10081c4:	e3a0000a 	mov	r0, #10
 10081c8:	ebfffe49 	bl	1007af4 <outbyte>
                        break;
 10081cc:	eafffff0 	b	1008194 <xil_printf+0x448>
                        outbyte( *ctrl);
 10081d0:	ebfffe47 	bl	1007af4 <outbyte>
                        break;
 10081d4:	eaffffee 	b	1008194 <xil_printf+0x448>

010081d8 <Xil_ExceptionNullHandler>:
*
*****************************************************************************/
static void Xil_ExceptionNullHandler(void *Data)
{
	(void) Data;
DieLoop: goto DieLoop;
 10081d8:	eafffffe 	b	10081d8 <Xil_ExceptionNullHandler>

010081dc <Xil_DataAbortHandler>:
	    #endif
	xdbg_printf(XDBG_DEBUG_GENERAL, "Data abort with Data Fault Status Register  %lx\n",FaultStatus);
	xdbg_printf(XDBG_DEBUG_GENERAL, "Address of Instruction causing Data abort %lx\n",DataAbortAddr);
#endif
	while(1) {
		;
 10081dc:	eafffffe 	b	10081dc <Xil_DataAbortHandler>

010081e0 <Xil_PrefetchAbortHandler>:
		#endif
	xdbg_printf(XDBG_DEBUG_GENERAL, "Prefetch abort with Instruction Fault Status Register  %lx\n",FaultStatus);
	xdbg_printf(XDBG_DEBUG_GENERAL, "Address of Instruction causing Prefetch abort %lx\n",PrefetchAbortAddr);
#endif
	while(1) {
		;
 10081e0:	eafffffe 	b	10081e0 <Xil_PrefetchAbortHandler>

010081e4 <Xil_UndefinedExceptionHandler>:
****************************************************************************/
void Xil_UndefinedExceptionHandler(void *CallBackRef){
	(void) CallBackRef;
	xdbg_printf(XDBG_DEBUG_GENERAL, "Address of the undefined instruction %lx\n",UndefinedExceptionAddr);
	while(1) {
		;
 10081e4:	eafffffe 	b	10081e4 <Xil_UndefinedExceptionHandler>

010081e8 <Xil_ExceptionInit>:
}
 10081e8:	e12fff1e 	bx	lr

010081ec <Xil_ExceptionRegisterHandler>:
	XExc_VectorTable[Exception_id].Handler = Handler;
 10081ec:	e30231b4 	movw	r3, #8628	; 0x21b4
 10081f0:	e3403101 	movt	r3, #257	; 0x101
	XExc_VectorTable[Exception_id].Data = Data;
 10081f4:	e083c180 	add	ip, r3, r0, lsl #3
	XExc_VectorTable[Exception_id].Handler = Handler;
 10081f8:	e7831180 	str	r1, [r3, r0, lsl #3]
	XExc_VectorTable[Exception_id].Data = Data;
 10081fc:	e58c2004 	str	r2, [ip, #4]
}
 1008200:	e12fff1e 	bx	lr

01008204 <Xil_GetExceptionRegisterHandler>:
	*Handler = XExc_VectorTable[Exception_id].Handler;
 1008204:	e30231b4 	movw	r3, #8628	; 0x21b4
 1008208:	e3403101 	movt	r3, #257	; 0x101
 100820c:	e793c180 	ldr	ip, [r3, r0, lsl #3]
	*Data = XExc_VectorTable[Exception_id].Data;
 1008210:	e0833180 	add	r3, r3, r0, lsl #3
	*Handler = XExc_VectorTable[Exception_id].Handler;
 1008214:	e581c000 	str	ip, [r1]
	*Data = XExc_VectorTable[Exception_id].Data;
 1008218:	e5933004 	ldr	r3, [r3, #4]
 100821c:	e5823000 	str	r3, [r2]
}
 1008220:	e12fff1e 	bx	lr

01008224 <Xil_ExceptionRemoveHandler>:
	XExc_VectorTable[Exception_id].Handler = Handler;
 1008224:	e30231b4 	movw	r3, #8628	; 0x21b4
 1008228:	e30821d8 	movw	r2, #33240	; 0x81d8
 100822c:	e3403101 	movt	r3, #257	; 0x101
 1008230:	e3402100 	movt	r2, #256	; 0x100
	XExc_VectorTable[Exception_id].Data = Data;
 1008234:	e0831180 	add	r1, r3, r0, lsl #3
 1008238:	e3a0c000 	mov	ip, #0
	XExc_VectorTable[Exception_id].Handler = Handler;
 100823c:	e7832180 	str	r2, [r3, r0, lsl #3]
	XExc_VectorTable[Exception_id].Data = Data;
 1008240:	e581c004 	str	ip, [r1, #4]
}
 1008244:	e12fff1e 	bx	lr

01008248 <XUartPs_SendByte>:
*
*****************************************************************************/
void XUartPs_SendByte(u32 BaseAddress, u8 Data)
{
	/* Wait until there is space in TX FIFO */
	while (XUartPs_IsTransmitFull(BaseAddress)) {
 1008248:	e280202c 	add	r2, r0, #44	; 0x2c
* @return	The 32 bit Value read from the specified input address.
*
******************************************************************************/
static INLINE u32 Xil_In32(UINTPTR Addr)
{
	return *(volatile u32 *) Addr;
 100824c:	e5923000 	ldr	r3, [r2]
 1008250:	e3130010 	tst	r3, #16
 1008254:	1afffffc 	bne	100824c <XUartPs_SendByte+0x4>
******************************************************************************/
static INLINE void Xil_Out32(UINTPTR Addr, u32 Value)
{
#ifndef ENABLE_SAFETY
	volatile u32 *LocalAddr = (volatile u32 *)Addr;
	*LocalAddr = Value;
 1008258:	e5801030 	str	r1, [r0, #48]	; 0x30
		;
	}

	/* Write the byte into the TX FIFO */
	XUartPs_WriteReg(BaseAddress, XUARTPS_FIFO_OFFSET, (u32)Data);
}
 100825c:	e12fff1e 	bx	lr

01008260 <XUartPs_RecvByte>:
*****************************************************************************/
u8 XUartPs_RecvByte(u32 BaseAddress)
{
	u32 RecievedByte;
	/* Wait until there is data */
	while (!XUartPs_IsReceiveData(BaseAddress)) {
 1008260:	e280202c 	add	r2, r0, #44	; 0x2c
	return *(volatile u32 *) Addr;
 1008264:	e5923000 	ldr	r3, [r2]
 1008268:	e3130002 	tst	r3, #2
 100826c:	1afffffc 	bne	1008264 <XUartPs_RecvByte+0x4>
 1008270:	e5900030 	ldr	r0, [r0, #48]	; 0x30
		;
	}
	RecievedByte = XUartPs_ReadReg(BaseAddress, XUARTPS_FIFO_OFFSET);
	/* Return the byte received */
	return (u8)RecievedByte;
}
 1008274:	e6ef0070 	uxtb	r0, r0
 1008278:	e12fff1e 	bx	lr

0100827c <XUartPs_ResetHw>:
*
* @note		None.
*
*****************************************************************************/
void XUartPs_ResetHw(u32 BaseAddress)
{
 100827c:	e92d4010 	push	{r4, lr}
	*LocalAddr = Value;
 1008280:	e3031fff 	movw	r1, #16383	; 0x3fff
 1008284:	e3a0e028 	mov	lr, #40	; 0x28
 1008288:	e3a0c003 	mov	ip, #3
 100828c:	e3a03000 	mov	r3, #0
 1008290:	e3a02020 	mov	r2, #32
 1008294:	e580100c 	str	r1, [r0, #12]
 1008298:	e300428b 	movw	r4, #651	; 0x28b
 100829c:	e580e000 	str	lr, [r0]
 10082a0:	e3a0e00f 	mov	lr, #15
 10082a4:	e580c000 	str	ip, [r0]
 10082a8:	e3a0cf4a 	mov	ip, #296	; 0x128
 10082ac:	e5801014 	str	r1, [r0, #20]
 10082b0:	e5803004 	str	r3, [r0, #4]
 10082b4:	e5802020 	str	r2, [r0, #32]
 10082b8:	e5802044 	str	r2, [r0, #68]	; 0x44
 10082bc:	e580301c 	str	r3, [r0, #28]
 10082c0:	e5804018 	str	r4, [r0, #24]
 10082c4:	e580e034 	str	lr, [r0, #52]	; 0x34
 10082c8:	e580c000 	str	ip, [r0]
	 */
	XUartPs_WriteReg(BaseAddress, XUARTPS_CR_OFFSET,
				((u32)XUARTPS_CR_RX_DIS | (u32)XUARTPS_CR_TX_DIS |
						(u32)XUARTPS_CR_STOPBRK));

}
 10082cc:	e8bd8010 	pop	{r4, pc}

010082d0 <FIQInterrupt>:
* @note		None.
*
******************************************************************************/
void FIQInterrupt(void)
{
	XExc_VectorTable[XIL_EXCEPTION_ID_FIQ_INT].Handler(XExc_VectorTable[
 10082d0:	e30231b4 	movw	r3, #8628	; 0x21b4
 10082d4:	e3403101 	movt	r3, #257	; 0x101
 10082d8:	e5932030 	ldr	r2, [r3, #48]	; 0x30
 10082dc:	e5930034 	ldr	r0, [r3, #52]	; 0x34
 10082e0:	e12fff12 	bx	r2

010082e4 <IRQInterrupt>:
* @note		None.
*
******************************************************************************/
void IRQInterrupt(void)
{
	XExc_VectorTable[XIL_EXCEPTION_ID_IRQ_INT].Handler(XExc_VectorTable[
 10082e4:	e30231b4 	movw	r3, #8628	; 0x21b4
 10082e8:	e3403101 	movt	r3, #257	; 0x101
 10082ec:	e5932028 	ldr	r2, [r3, #40]	; 0x28
 10082f0:	e593002c 	ldr	r0, [r3, #44]	; 0x2c
 10082f4:	e12fff12 	bx	r2

010082f8 <UndefinedException>:
* @note		None.
*
******************************************************************************/
void UndefinedException(void)
{
	XExc_VectorTable[XIL_EXCEPTION_ID_UNDEFINED_INT].Handler(XExc_VectorTable[
 10082f8:	e30231b4 	movw	r3, #8628	; 0x21b4
 10082fc:	e3403101 	movt	r3, #257	; 0x101
 1008300:	e5932008 	ldr	r2, [r3, #8]
 1008304:	e593000c 	ldr	r0, [r3, #12]
 1008308:	e12fff12 	bx	r2

0100830c <SWInterrupt>:
* @note		None.
*
******************************************************************************/
void SWInterrupt(void)
{
	XExc_VectorTable[XIL_EXCEPTION_ID_SWI_INT].Handler(XExc_VectorTable[
 100830c:	e30231b4 	movw	r3, #8628	; 0x21b4
 1008310:	e3403101 	movt	r3, #257	; 0x101
 1008314:	e5932010 	ldr	r2, [r3, #16]
 1008318:	e5930014 	ldr	r0, [r3, #20]
 100831c:	e12fff12 	bx	r2

01008320 <DataAbortInterrupt>:
* @note		None.
*
******************************************************************************/
void DataAbortInterrupt(void)
{
	XExc_VectorTable[XIL_EXCEPTION_ID_DATA_ABORT_INT].Handler(
 1008320:	e30231b4 	movw	r3, #8628	; 0x21b4
 1008324:	e3403101 	movt	r3, #257	; 0x101
 1008328:	e5932020 	ldr	r2, [r3, #32]
 100832c:	e5930024 	ldr	r0, [r3, #36]	; 0x24
 1008330:	e12fff12 	bx	r2

01008334 <PrefetchAbortInterrupt>:
* @note		None.
*
******************************************************************************/
void PrefetchAbortInterrupt(void)
{
	XExc_VectorTable[XIL_EXCEPTION_ID_PREFETCH_ABORT_INT].Handler(
 1008334:	e30231b4 	movw	r3, #8628	; 0x21b4
 1008338:	e3403101 	movt	r3, #257	; 0x101
 100833c:	e5932018 	ldr	r2, [r3, #24]
 1008340:	e593001c 	ldr	r0, [r3, #28]
 1008344:	e12fff12 	bx	r2
 1008348:	01018010 	.word	0x01018010
 100834c:	01018010 	.word	0x01018010
 1008350:	01018010 	.word	0x01018010
 1008354:	01019c8c 	.word	0x01019c8c
 1008358:	00010000 	.word	0x00010000

0100835c <_start>:
	.long	__stack


	.globl	_start
_start:
	bl      __cpu_init		/* Initialize the CPU first (BSP provides this) */
 100835c:	eb000017 	bl	10083c0 <__cpu_init>

	mov	r0, #0
 1008360:	e3a00000 	mov	r0, #0

	/* clear sbss */
	ldr 	r1,.Lsbss_start		/* calculate beginning of the SBSS */
 1008364:	e51f1024 	ldr	r1, [pc, #-36]	; 1008348 <PrefetchAbortInterrupt+0x14>
	ldr	r2,.Lsbss_end		/* calculate end of the SBSS */
 1008368:	e51f2024 	ldr	r2, [pc, #-36]	; 100834c <PrefetchAbortInterrupt+0x18>

.Lloop_sbss:
	cmp	r1,r2
 100836c:	e1510002 	cmp	r1, r2
	bge	.Lenclsbss		/* If no SBSS, no clearing required */
 1008370:	aa000001 	bge	100837c <_start+0x20>
	str	r0, [r1], #4
 1008374:	e4810004 	str	r0, [r1], #4
	b	.Lloop_sbss
 1008378:	eafffffb 	b	100836c <_start+0x10>

.Lenclsbss:
	/* clear bss */
	ldr	r1,.Lbss_start		/* calculate beginning of the BSS */
 100837c:	e51f1034 	ldr	r1, [pc, #-52]	; 1008350 <PrefetchAbortInterrupt+0x1c>
	ldr	r2,.Lbss_end		/* calculate end of the BSS */
 1008380:	e51f2034 	ldr	r2, [pc, #-52]	; 1008354 <PrefetchAbortInterrupt+0x20>

.Lloop_bss:
	cmp	r1,r2
 1008384:	e1510002 	cmp	r1, r2
	bge	.Lenclbss		/* If no BSS, no clearing required */
 1008388:	aa000001 	bge	1008394 <_start+0x38>
	str	r0, [r1], #4
 100838c:	e4810004 	str	r0, [r1], #4
	b	.Lloop_bss
 1008390:	eafffffb 	b	1008384 <_start+0x28>

.Lenclbss:

	/* set stack pointer */
	ldr	r13,.Lstack		/* stack address */
 1008394:	e51fd044 	ldr	sp, [pc, #-68]	; 1008358 <PrefetchAbortInterrupt+0x24>

    /* Reset and start Global Timer */
	mov	r0, #0x0
 1008398:	e3a00000 	mov	r0, #0
	mov	r1, #0x0
 100839c:	e3a01000 	mov	r1, #0
	#if defined SLEEP_TIMER_BASEADDR
	bl XTime_StartTTCTimer
	#endif

#if USE_AMP != 1
	bl XTime_SetTime
 10083a0:	eb000015 	bl	10083fc <XTime_SetTime>
	/* Setup profiling stuff */
	bl	_profile_init
#endif /* PROFILING */

   /* run global constructors */
   bl __libc_init_array
 10083a4:	fa00035d 	blx	1009120 <__libc_init_array>

	/* make sure argc and argv are valid */
	mov	r0, #0
 10083a8:	e3a00000 	mov	r0, #0
	mov	r1, #0
 10083ac:	e3a01000 	mov	r1, #0

	/* Let her rip */
	bl	main
 10083b0:	eb002122 	bl	1010840 <main>

   /* Cleanup global constructors */
   bl __libc_fini_array
 10083b4:	fa00034d 	blx	10090f0 <__libc_fini_array>
	/* Cleanup profiling stuff */
	bl	_profile_clean
#endif /* PROFILING */

        /* All done */
	bl	exit
 10083b8:	fa000344 	blx	10090d0 <exit>

.Lexit:	/* should never get here */
	b .Lexit
 10083bc:	eafffffe 	b	10083bc <_start+0x60>

010083c0 <__cpu_init>:
	.global __cpu_init
	.align 2
__cpu_init:

/* Clear cp15 regs with unknown reset values */
	mov	r0, #0x0
 10083c0:	e3a00000 	mov	r0, #0
	mcr	p15, 0, r0, c5, c0, 0	/* DFSR */
 10083c4:	ee050f10 	mcr	15, 0, r0, cr5, cr0, {0}
	mcr	p15, 0, r0, c5, c0, 1	/* IFSR */
 10083c8:	ee050f30 	mcr	15, 0, r0, cr5, cr0, {1}
	mcr	p15, 0, r0, c6, c0, 0	/* DFAR */
 10083cc:	ee060f10 	mcr	15, 0, r0, cr6, cr0, {0}
	mcr	p15, 0, r0, c6, c0, 2	/* IFAR */
 10083d0:	ee060f50 	mcr	15, 0, r0, cr6, cr0, {2}
	mcr	p15, 0, r0, c9, c13, 2	/* PMXEVCNTR */
 10083d4:	ee090f5d 	mcr	15, 0, r0, cr9, cr13, {2}
	mcr	p15, 0, r0, c13, c0, 2	/* TPIDRURW */
 10083d8:	ee0d0f50 	mcr	15, 0, r0, cr13, cr0, {2}
	mcr	p15, 0, r0, c13, c0, 3	/* TPIDRURO */
 10083dc:	ee0d0f70 	mcr	15, 0, r0, cr13, cr0, {3}

/* Reset and start Cycle Counter */
	mov	r2, #0x80000000		/* clear overflow */
 10083e0:	e3a02102 	mov	r2, #-2147483648	; 0x80000000
	mcr	p15, 0, r2, c9, c12, 3
 10083e4:	ee092f7c 	mcr	15, 0, r2, cr9, cr12, {3}
	mov	r2, #0xd		/* D, C, E */
 10083e8:	e3a0200d 	mov	r2, #13
	mcr	p15, 0, r2, c9, c12, 0
 10083ec:	ee092f1c 	mcr	15, 0, r2, cr9, cr12, {0}
	mov	r2, #0x80000000		/* enable cycle counter */
 10083f0:	e3a02102 	mov	r2, #-2147483648	; 0x80000000
	mcr	p15, 0, r2, c9, c12, 1
 10083f4:	ee092f3c 	mcr	15, 0, r2, cr9, cr12, {1}

	bx	lr
 10083f8:	e12fff1e 	bx	lr

010083fc <XTime_SetTime>:
 10083fc:	e3a03000 	mov	r3, #0
 1008400:	e3a0c000 	mov	ip, #0
 1008404:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 1008408:	e3a02001 	mov	r2, #1
 100840c:	e583c208 	str	ip, [r3, #520]	; 0x208
 1008410:	e5830200 	str	r0, [r3, #512]	; 0x200
 1008414:	e5831204 	str	r1, [r3, #516]	; 0x204
 1008418:	e5832208 	str	r2, [r3, #520]	; 0x208
	Xil_Out32((u32)GLOBAL_TMR_BASEADDR + (u32)GTIMER_COUNTER_UPPER_OFFSET,
		(u32)((u32)(Xtime_Global>>32U)));

	/* Enable Global Timer */
	Xil_Out32((u32)GLOBAL_TMR_BASEADDR + (u32)GTIMER_CONTROL_OFFSET, (u32)0x1);
}
 100841c:	e12fff1e 	bx	lr

01008420 <XTime_GetTime>:
	return *(volatile u32 *) Addr;
 1008420:	e3a03000 	mov	r3, #0
 1008424:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 1008428:	e5931204 	ldr	r1, [r3, #516]	; 0x204
 100842c:	e593c200 	ldr	ip, [r3, #512]	; 0x200
 1008430:	e5932204 	ldr	r2, [r3, #516]	; 0x204
	/* Reading Global Timer Counter Register */
	do
	{
		high = Xil_In32(GLOBAL_TMR_BASEADDR + GTIMER_COUNTER_UPPER_OFFSET);
		low = Xil_In32(GLOBAL_TMR_BASEADDR + GTIMER_COUNTER_LOWER_OFFSET);
	} while(Xil_In32(GLOBAL_TMR_BASEADDR + GTIMER_COUNTER_UPPER_OFFSET) != high);
 1008434:	e1520001 	cmp	r2, r1
 1008438:	1afffffa 	bne	1008428 <XTime_GetTime+0x8>

	*Xtime_Global = (((XTime) high) << 32U) | (XTime) low;
 100843c:	e580c000 	str	ip, [r0]
 1008440:	e5802004 	str	r2, [r0, #4]
}
 1008444:	e12fff1e 	bx	lr

01008448 <__udivsi3>:
 1008448:	1e4a      	subs	r2, r1, #1
 100844a:	bf08      	it	eq
 100844c:	4770      	bxeq	lr
 100844e:	f0c0 8124 	bcc.w	100869a <__udivsi3+0x252>
 1008452:	4288      	cmp	r0, r1
 1008454:	f240 8116 	bls.w	1008684 <__udivsi3+0x23c>
 1008458:	4211      	tst	r1, r2
 100845a:	f000 8117 	beq.w	100868c <__udivsi3+0x244>
 100845e:	fab0 f380 	clz	r3, r0
 1008462:	fab1 f281 	clz	r2, r1
 1008466:	eba2 0303 	sub.w	r3, r2, r3
 100846a:	f1c3 031f 	rsb	r3, r3, #31
 100846e:	a204      	add	r2, pc, #16	; (adr r2, 1008480 <__udivsi3+0x38>)
 1008470:	eb02 1303 	add.w	r3, r2, r3, lsl #4
 1008474:	f04f 0200 	mov.w	r2, #0
 1008478:	469f      	mov	pc, r3
 100847a:	bf00      	nop
 100847c:	f3af 8000 	nop.w
 1008480:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
 1008484:	bf00      	nop
 1008486:	eb42 0202 	adc.w	r2, r2, r2
 100848a:	bf28      	it	cs
 100848c:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
 1008490:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
 1008494:	bf00      	nop
 1008496:	eb42 0202 	adc.w	r2, r2, r2
 100849a:	bf28      	it	cs
 100849c:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
 10084a0:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
 10084a4:	bf00      	nop
 10084a6:	eb42 0202 	adc.w	r2, r2, r2
 10084aa:	bf28      	it	cs
 10084ac:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
 10084b0:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
 10084b4:	bf00      	nop
 10084b6:	eb42 0202 	adc.w	r2, r2, r2
 10084ba:	bf28      	it	cs
 10084bc:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
 10084c0:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
 10084c4:	bf00      	nop
 10084c6:	eb42 0202 	adc.w	r2, r2, r2
 10084ca:	bf28      	it	cs
 10084cc:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
 10084d0:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
 10084d4:	bf00      	nop
 10084d6:	eb42 0202 	adc.w	r2, r2, r2
 10084da:	bf28      	it	cs
 10084dc:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
 10084e0:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
 10084e4:	bf00      	nop
 10084e6:	eb42 0202 	adc.w	r2, r2, r2
 10084ea:	bf28      	it	cs
 10084ec:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
 10084f0:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
 10084f4:	bf00      	nop
 10084f6:	eb42 0202 	adc.w	r2, r2, r2
 10084fa:	bf28      	it	cs
 10084fc:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
 1008500:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
 1008504:	bf00      	nop
 1008506:	eb42 0202 	adc.w	r2, r2, r2
 100850a:	bf28      	it	cs
 100850c:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
 1008510:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
 1008514:	bf00      	nop
 1008516:	eb42 0202 	adc.w	r2, r2, r2
 100851a:	bf28      	it	cs
 100851c:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
 1008520:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
 1008524:	bf00      	nop
 1008526:	eb42 0202 	adc.w	r2, r2, r2
 100852a:	bf28      	it	cs
 100852c:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
 1008530:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
 1008534:	bf00      	nop
 1008536:	eb42 0202 	adc.w	r2, r2, r2
 100853a:	bf28      	it	cs
 100853c:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
 1008540:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
 1008544:	bf00      	nop
 1008546:	eb42 0202 	adc.w	r2, r2, r2
 100854a:	bf28      	it	cs
 100854c:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
 1008550:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
 1008554:	bf00      	nop
 1008556:	eb42 0202 	adc.w	r2, r2, r2
 100855a:	bf28      	it	cs
 100855c:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
 1008560:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
 1008564:	bf00      	nop
 1008566:	eb42 0202 	adc.w	r2, r2, r2
 100856a:	bf28      	it	cs
 100856c:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
 1008570:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
 1008574:	bf00      	nop
 1008576:	eb42 0202 	adc.w	r2, r2, r2
 100857a:	bf28      	it	cs
 100857c:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
 1008580:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
 1008584:	bf00      	nop
 1008586:	eb42 0202 	adc.w	r2, r2, r2
 100858a:	bf28      	it	cs
 100858c:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
 1008590:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
 1008594:	bf00      	nop
 1008596:	eb42 0202 	adc.w	r2, r2, r2
 100859a:	bf28      	it	cs
 100859c:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
 10085a0:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
 10085a4:	bf00      	nop
 10085a6:	eb42 0202 	adc.w	r2, r2, r2
 10085aa:	bf28      	it	cs
 10085ac:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
 10085b0:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
 10085b4:	bf00      	nop
 10085b6:	eb42 0202 	adc.w	r2, r2, r2
 10085ba:	bf28      	it	cs
 10085bc:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
 10085c0:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
 10085c4:	bf00      	nop
 10085c6:	eb42 0202 	adc.w	r2, r2, r2
 10085ca:	bf28      	it	cs
 10085cc:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
 10085d0:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
 10085d4:	bf00      	nop
 10085d6:	eb42 0202 	adc.w	r2, r2, r2
 10085da:	bf28      	it	cs
 10085dc:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
 10085e0:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
 10085e4:	bf00      	nop
 10085e6:	eb42 0202 	adc.w	r2, r2, r2
 10085ea:	bf28      	it	cs
 10085ec:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
 10085f0:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
 10085f4:	bf00      	nop
 10085f6:	eb42 0202 	adc.w	r2, r2, r2
 10085fa:	bf28      	it	cs
 10085fc:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
 1008600:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
 1008604:	bf00      	nop
 1008606:	eb42 0202 	adc.w	r2, r2, r2
 100860a:	bf28      	it	cs
 100860c:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
 1008610:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
 1008614:	bf00      	nop
 1008616:	eb42 0202 	adc.w	r2, r2, r2
 100861a:	bf28      	it	cs
 100861c:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
 1008620:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
 1008624:	bf00      	nop
 1008626:	eb42 0202 	adc.w	r2, r2, r2
 100862a:	bf28      	it	cs
 100862c:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
 1008630:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
 1008634:	bf00      	nop
 1008636:	eb42 0202 	adc.w	r2, r2, r2
 100863a:	bf28      	it	cs
 100863c:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
 1008640:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
 1008644:	bf00      	nop
 1008646:	eb42 0202 	adc.w	r2, r2, r2
 100864a:	bf28      	it	cs
 100864c:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
 1008650:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
 1008654:	bf00      	nop
 1008656:	eb42 0202 	adc.w	r2, r2, r2
 100865a:	bf28      	it	cs
 100865c:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
 1008660:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
 1008664:	bf00      	nop
 1008666:	eb42 0202 	adc.w	r2, r2, r2
 100866a:	bf28      	it	cs
 100866c:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
 1008670:	ebb0 0f01 	cmp.w	r0, r1
 1008674:	bf00      	nop
 1008676:	eb42 0202 	adc.w	r2, r2, r2
 100867a:	bf28      	it	cs
 100867c:	eba0 0001 	subcs.w	r0, r0, r1
 1008680:	4610      	mov	r0, r2
 1008682:	4770      	bx	lr
 1008684:	bf0c      	ite	eq
 1008686:	2001      	moveq	r0, #1
 1008688:	2000      	movne	r0, #0
 100868a:	4770      	bx	lr
 100868c:	fab1 f281 	clz	r2, r1
 1008690:	f1c2 021f 	rsb	r2, r2, #31
 1008694:	fa20 f002 	lsr.w	r0, r0, r2
 1008698:	4770      	bx	lr
 100869a:	b108      	cbz	r0, 10086a0 <__udivsi3+0x258>
 100869c:	f04f 30ff 	mov.w	r0, #4294967295
 10086a0:	f000 b966 	b.w	1008970 <__aeabi_idiv0>

010086a4 <__aeabi_uidivmod>:
 10086a4:	2900      	cmp	r1, #0
 10086a6:	d0f8      	beq.n	100869a <__udivsi3+0x252>
 10086a8:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
 10086ac:	f7ff fecc 	bl	1008448 <__udivsi3>
 10086b0:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
 10086b4:	fb02 f300 	mul.w	r3, r2, r0
 10086b8:	eba1 0103 	sub.w	r1, r1, r3
 10086bc:	4770      	bx	lr
 10086be:	bf00      	nop

010086c0 <__divsi3>:
 10086c0:	2900      	cmp	r1, #0
 10086c2:	f000 813e 	beq.w	1008942 <.divsi3_skip_div0_test+0x27c>

010086c6 <.divsi3_skip_div0_test>:
 10086c6:	ea80 0c01 	eor.w	ip, r0, r1
 10086ca:	bf48      	it	mi
 10086cc:	4249      	negmi	r1, r1
 10086ce:	1e4a      	subs	r2, r1, #1
 10086d0:	f000 811f 	beq.w	1008912 <.divsi3_skip_div0_test+0x24c>
 10086d4:	0003      	movs	r3, r0
 10086d6:	bf48      	it	mi
 10086d8:	4243      	negmi	r3, r0
 10086da:	428b      	cmp	r3, r1
 10086dc:	f240 811e 	bls.w	100891c <.divsi3_skip_div0_test+0x256>
 10086e0:	4211      	tst	r1, r2
 10086e2:	f000 8123 	beq.w	100892c <.divsi3_skip_div0_test+0x266>
 10086e6:	fab3 f283 	clz	r2, r3
 10086ea:	fab1 f081 	clz	r0, r1
 10086ee:	eba0 0202 	sub.w	r2, r0, r2
 10086f2:	f1c2 021f 	rsb	r2, r2, #31
 10086f6:	a004      	add	r0, pc, #16	; (adr r0, 1008708 <.divsi3_skip_div0_test+0x42>)
 10086f8:	eb00 1202 	add.w	r2, r0, r2, lsl #4
 10086fc:	f04f 0000 	mov.w	r0, #0
 1008700:	4697      	mov	pc, r2
 1008702:	bf00      	nop
 1008704:	f3af 8000 	nop.w
 1008708:	ebb3 7fc1 	cmp.w	r3, r1, lsl #31
 100870c:	bf00      	nop
 100870e:	eb40 0000 	adc.w	r0, r0, r0
 1008712:	bf28      	it	cs
 1008714:	eba3 73c1 	subcs.w	r3, r3, r1, lsl #31
 1008718:	ebb3 7f81 	cmp.w	r3, r1, lsl #30
 100871c:	bf00      	nop
 100871e:	eb40 0000 	adc.w	r0, r0, r0
 1008722:	bf28      	it	cs
 1008724:	eba3 7381 	subcs.w	r3, r3, r1, lsl #30
 1008728:	ebb3 7f41 	cmp.w	r3, r1, lsl #29
 100872c:	bf00      	nop
 100872e:	eb40 0000 	adc.w	r0, r0, r0
 1008732:	bf28      	it	cs
 1008734:	eba3 7341 	subcs.w	r3, r3, r1, lsl #29
 1008738:	ebb3 7f01 	cmp.w	r3, r1, lsl #28
 100873c:	bf00      	nop
 100873e:	eb40 0000 	adc.w	r0, r0, r0
 1008742:	bf28      	it	cs
 1008744:	eba3 7301 	subcs.w	r3, r3, r1, lsl #28
 1008748:	ebb3 6fc1 	cmp.w	r3, r1, lsl #27
 100874c:	bf00      	nop
 100874e:	eb40 0000 	adc.w	r0, r0, r0
 1008752:	bf28      	it	cs
 1008754:	eba3 63c1 	subcs.w	r3, r3, r1, lsl #27
 1008758:	ebb3 6f81 	cmp.w	r3, r1, lsl #26
 100875c:	bf00      	nop
 100875e:	eb40 0000 	adc.w	r0, r0, r0
 1008762:	bf28      	it	cs
 1008764:	eba3 6381 	subcs.w	r3, r3, r1, lsl #26
 1008768:	ebb3 6f41 	cmp.w	r3, r1, lsl #25
 100876c:	bf00      	nop
 100876e:	eb40 0000 	adc.w	r0, r0, r0
 1008772:	bf28      	it	cs
 1008774:	eba3 6341 	subcs.w	r3, r3, r1, lsl #25
 1008778:	ebb3 6f01 	cmp.w	r3, r1, lsl #24
 100877c:	bf00      	nop
 100877e:	eb40 0000 	adc.w	r0, r0, r0
 1008782:	bf28      	it	cs
 1008784:	eba3 6301 	subcs.w	r3, r3, r1, lsl #24
 1008788:	ebb3 5fc1 	cmp.w	r3, r1, lsl #23
 100878c:	bf00      	nop
 100878e:	eb40 0000 	adc.w	r0, r0, r0
 1008792:	bf28      	it	cs
 1008794:	eba3 53c1 	subcs.w	r3, r3, r1, lsl #23
 1008798:	ebb3 5f81 	cmp.w	r3, r1, lsl #22
 100879c:	bf00      	nop
 100879e:	eb40 0000 	adc.w	r0, r0, r0
 10087a2:	bf28      	it	cs
 10087a4:	eba3 5381 	subcs.w	r3, r3, r1, lsl #22
 10087a8:	ebb3 5f41 	cmp.w	r3, r1, lsl #21
 10087ac:	bf00      	nop
 10087ae:	eb40 0000 	adc.w	r0, r0, r0
 10087b2:	bf28      	it	cs
 10087b4:	eba3 5341 	subcs.w	r3, r3, r1, lsl #21
 10087b8:	ebb3 5f01 	cmp.w	r3, r1, lsl #20
 10087bc:	bf00      	nop
 10087be:	eb40 0000 	adc.w	r0, r0, r0
 10087c2:	bf28      	it	cs
 10087c4:	eba3 5301 	subcs.w	r3, r3, r1, lsl #20
 10087c8:	ebb3 4fc1 	cmp.w	r3, r1, lsl #19
 10087cc:	bf00      	nop
 10087ce:	eb40 0000 	adc.w	r0, r0, r0
 10087d2:	bf28      	it	cs
 10087d4:	eba3 43c1 	subcs.w	r3, r3, r1, lsl #19
 10087d8:	ebb3 4f81 	cmp.w	r3, r1, lsl #18
 10087dc:	bf00      	nop
 10087de:	eb40 0000 	adc.w	r0, r0, r0
 10087e2:	bf28      	it	cs
 10087e4:	eba3 4381 	subcs.w	r3, r3, r1, lsl #18
 10087e8:	ebb3 4f41 	cmp.w	r3, r1, lsl #17
 10087ec:	bf00      	nop
 10087ee:	eb40 0000 	adc.w	r0, r0, r0
 10087f2:	bf28      	it	cs
 10087f4:	eba3 4341 	subcs.w	r3, r3, r1, lsl #17
 10087f8:	ebb3 4f01 	cmp.w	r3, r1, lsl #16
 10087fc:	bf00      	nop
 10087fe:	eb40 0000 	adc.w	r0, r0, r0
 1008802:	bf28      	it	cs
 1008804:	eba3 4301 	subcs.w	r3, r3, r1, lsl #16
 1008808:	ebb3 3fc1 	cmp.w	r3, r1, lsl #15
 100880c:	bf00      	nop
 100880e:	eb40 0000 	adc.w	r0, r0, r0
 1008812:	bf28      	it	cs
 1008814:	eba3 33c1 	subcs.w	r3, r3, r1, lsl #15
 1008818:	ebb3 3f81 	cmp.w	r3, r1, lsl #14
 100881c:	bf00      	nop
 100881e:	eb40 0000 	adc.w	r0, r0, r0
 1008822:	bf28      	it	cs
 1008824:	eba3 3381 	subcs.w	r3, r3, r1, lsl #14
 1008828:	ebb3 3f41 	cmp.w	r3, r1, lsl #13
 100882c:	bf00      	nop
 100882e:	eb40 0000 	adc.w	r0, r0, r0
 1008832:	bf28      	it	cs
 1008834:	eba3 3341 	subcs.w	r3, r3, r1, lsl #13
 1008838:	ebb3 3f01 	cmp.w	r3, r1, lsl #12
 100883c:	bf00      	nop
 100883e:	eb40 0000 	adc.w	r0, r0, r0
 1008842:	bf28      	it	cs
 1008844:	eba3 3301 	subcs.w	r3, r3, r1, lsl #12
 1008848:	ebb3 2fc1 	cmp.w	r3, r1, lsl #11
 100884c:	bf00      	nop
 100884e:	eb40 0000 	adc.w	r0, r0, r0
 1008852:	bf28      	it	cs
 1008854:	eba3 23c1 	subcs.w	r3, r3, r1, lsl #11
 1008858:	ebb3 2f81 	cmp.w	r3, r1, lsl #10
 100885c:	bf00      	nop
 100885e:	eb40 0000 	adc.w	r0, r0, r0
 1008862:	bf28      	it	cs
 1008864:	eba3 2381 	subcs.w	r3, r3, r1, lsl #10
 1008868:	ebb3 2f41 	cmp.w	r3, r1, lsl #9
 100886c:	bf00      	nop
 100886e:	eb40 0000 	adc.w	r0, r0, r0
 1008872:	bf28      	it	cs
 1008874:	eba3 2341 	subcs.w	r3, r3, r1, lsl #9
 1008878:	ebb3 2f01 	cmp.w	r3, r1, lsl #8
 100887c:	bf00      	nop
 100887e:	eb40 0000 	adc.w	r0, r0, r0
 1008882:	bf28      	it	cs
 1008884:	eba3 2301 	subcs.w	r3, r3, r1, lsl #8
 1008888:	ebb3 1fc1 	cmp.w	r3, r1, lsl #7
 100888c:	bf00      	nop
 100888e:	eb40 0000 	adc.w	r0, r0, r0
 1008892:	bf28      	it	cs
 1008894:	eba3 13c1 	subcs.w	r3, r3, r1, lsl #7
 1008898:	ebb3 1f81 	cmp.w	r3, r1, lsl #6
 100889c:	bf00      	nop
 100889e:	eb40 0000 	adc.w	r0, r0, r0
 10088a2:	bf28      	it	cs
 10088a4:	eba3 1381 	subcs.w	r3, r3, r1, lsl #6
 10088a8:	ebb3 1f41 	cmp.w	r3, r1, lsl #5
 10088ac:	bf00      	nop
 10088ae:	eb40 0000 	adc.w	r0, r0, r0
 10088b2:	bf28      	it	cs
 10088b4:	eba3 1341 	subcs.w	r3, r3, r1, lsl #5
 10088b8:	ebb3 1f01 	cmp.w	r3, r1, lsl #4
 10088bc:	bf00      	nop
 10088be:	eb40 0000 	adc.w	r0, r0, r0
 10088c2:	bf28      	it	cs
 10088c4:	eba3 1301 	subcs.w	r3, r3, r1, lsl #4
 10088c8:	ebb3 0fc1 	cmp.w	r3, r1, lsl #3
 10088cc:	bf00      	nop
 10088ce:	eb40 0000 	adc.w	r0, r0, r0
 10088d2:	bf28      	it	cs
 10088d4:	eba3 03c1 	subcs.w	r3, r3, r1, lsl #3
 10088d8:	ebb3 0f81 	cmp.w	r3, r1, lsl #2
 10088dc:	bf00      	nop
 10088de:	eb40 0000 	adc.w	r0, r0, r0
 10088e2:	bf28      	it	cs
 10088e4:	eba3 0381 	subcs.w	r3, r3, r1, lsl #2
 10088e8:	ebb3 0f41 	cmp.w	r3, r1, lsl #1
 10088ec:	bf00      	nop
 10088ee:	eb40 0000 	adc.w	r0, r0, r0
 10088f2:	bf28      	it	cs
 10088f4:	eba3 0341 	subcs.w	r3, r3, r1, lsl #1
 10088f8:	ebb3 0f01 	cmp.w	r3, r1
 10088fc:	bf00      	nop
 10088fe:	eb40 0000 	adc.w	r0, r0, r0
 1008902:	bf28      	it	cs
 1008904:	eba3 0301 	subcs.w	r3, r3, r1
 1008908:	f1bc 0f00 	cmp.w	ip, #0
 100890c:	bf48      	it	mi
 100890e:	4240      	negmi	r0, r0
 1008910:	4770      	bx	lr
 1008912:	ea9c 0f00 	teq	ip, r0
 1008916:	bf48      	it	mi
 1008918:	4240      	negmi	r0, r0
 100891a:	4770      	bx	lr
 100891c:	bf38      	it	cc
 100891e:	2000      	movcc	r0, #0
 1008920:	bf04      	itt	eq
 1008922:	ea4f 70ec 	moveq.w	r0, ip, asr #31
 1008926:	f040 0001 	orreq.w	r0, r0, #1
 100892a:	4770      	bx	lr
 100892c:	fab1 f281 	clz	r2, r1
 1008930:	f1c2 021f 	rsb	r2, r2, #31
 1008934:	f1bc 0f00 	cmp.w	ip, #0
 1008938:	fa23 f002 	lsr.w	r0, r3, r2
 100893c:	bf48      	it	mi
 100893e:	4240      	negmi	r0, r0
 1008940:	4770      	bx	lr
 1008942:	2800      	cmp	r0, #0
 1008944:	bfc8      	it	gt
 1008946:	f06f 4000 	mvngt.w	r0, #2147483648	; 0x80000000
 100894a:	bfb8      	it	lt
 100894c:	f04f 4000 	movlt.w	r0, #2147483648	; 0x80000000
 1008950:	f000 b80e 	b.w	1008970 <__aeabi_idiv0>

01008954 <__aeabi_idivmod>:
 1008954:	2900      	cmp	r1, #0
 1008956:	d0f4      	beq.n	1008942 <.divsi3_skip_div0_test+0x27c>
 1008958:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
 100895c:	f7ff feb3 	bl	10086c6 <.divsi3_skip_div0_test>
 1008960:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
 1008964:	fb02 f300 	mul.w	r3, r2, r0
 1008968:	eba1 0103 	sub.w	r1, r1, r3
 100896c:	4770      	bx	lr
 100896e:	bf00      	nop

01008970 <__aeabi_idiv0>:
 1008970:	4770      	bx	lr
 1008972:	bf00      	nop

01008974 <__aeabi_drsub>:
 1008974:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 1008978:	e002      	b.n	1008980 <__adddf3>
 100897a:	bf00      	nop

0100897c <__aeabi_dsub>:
 100897c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

01008980 <__adddf3>:
 1008980:	b530      	push	{r4, r5, lr}
 1008982:	ea4f 0441 	mov.w	r4, r1, lsl #1
 1008986:	ea4f 0543 	mov.w	r5, r3, lsl #1
 100898a:	ea94 0f05 	teq	r4, r5
 100898e:	bf08      	it	eq
 1008990:	ea90 0f02 	teqeq	r0, r2
 1008994:	bf1f      	itttt	ne
 1008996:	ea54 0c00 	orrsne.w	ip, r4, r0
 100899a:	ea55 0c02 	orrsne.w	ip, r5, r2
 100899e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 10089a2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 10089a6:	f000 80e2 	beq.w	1008b6e <__adddf3+0x1ee>
 10089aa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 10089ae:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 10089b2:	bfb8      	it	lt
 10089b4:	426d      	neglt	r5, r5
 10089b6:	dd0c      	ble.n	10089d2 <__adddf3+0x52>
 10089b8:	442c      	add	r4, r5
 10089ba:	ea80 0202 	eor.w	r2, r0, r2
 10089be:	ea81 0303 	eor.w	r3, r1, r3
 10089c2:	ea82 0000 	eor.w	r0, r2, r0
 10089c6:	ea83 0101 	eor.w	r1, r3, r1
 10089ca:	ea80 0202 	eor.w	r2, r0, r2
 10089ce:	ea81 0303 	eor.w	r3, r1, r3
 10089d2:	2d36      	cmp	r5, #54	; 0x36
 10089d4:	bf88      	it	hi
 10089d6:	bd30      	pophi	{r4, r5, pc}
 10089d8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 10089dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 10089e0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 10089e4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 10089e8:	d002      	beq.n	10089f0 <__adddf3+0x70>
 10089ea:	4240      	negs	r0, r0
 10089ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 10089f0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 10089f4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 10089f8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 10089fc:	d002      	beq.n	1008a04 <__adddf3+0x84>
 10089fe:	4252      	negs	r2, r2
 1008a00:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 1008a04:	ea94 0f05 	teq	r4, r5
 1008a08:	f000 80a7 	beq.w	1008b5a <__adddf3+0x1da>
 1008a0c:	f1a4 0401 	sub.w	r4, r4, #1
 1008a10:	f1d5 0e20 	rsbs	lr, r5, #32
 1008a14:	db0d      	blt.n	1008a32 <__adddf3+0xb2>
 1008a16:	fa02 fc0e 	lsl.w	ip, r2, lr
 1008a1a:	fa22 f205 	lsr.w	r2, r2, r5
 1008a1e:	1880      	adds	r0, r0, r2
 1008a20:	f141 0100 	adc.w	r1, r1, #0
 1008a24:	fa03 f20e 	lsl.w	r2, r3, lr
 1008a28:	1880      	adds	r0, r0, r2
 1008a2a:	fa43 f305 	asr.w	r3, r3, r5
 1008a2e:	4159      	adcs	r1, r3
 1008a30:	e00e      	b.n	1008a50 <__adddf3+0xd0>
 1008a32:	f1a5 0520 	sub.w	r5, r5, #32
 1008a36:	f10e 0e20 	add.w	lr, lr, #32
 1008a3a:	2a01      	cmp	r2, #1
 1008a3c:	fa03 fc0e 	lsl.w	ip, r3, lr
 1008a40:	bf28      	it	cs
 1008a42:	f04c 0c02 	orrcs.w	ip, ip, #2
 1008a46:	fa43 f305 	asr.w	r3, r3, r5
 1008a4a:	18c0      	adds	r0, r0, r3
 1008a4c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 1008a50:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 1008a54:	d507      	bpl.n	1008a66 <__adddf3+0xe6>
 1008a56:	f04f 0e00 	mov.w	lr, #0
 1008a5a:	f1dc 0c00 	rsbs	ip, ip, #0
 1008a5e:	eb7e 0000 	sbcs.w	r0, lr, r0
 1008a62:	eb6e 0101 	sbc.w	r1, lr, r1
 1008a66:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 1008a6a:	d31b      	bcc.n	1008aa4 <__adddf3+0x124>
 1008a6c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 1008a70:	d30c      	bcc.n	1008a8c <__adddf3+0x10c>
 1008a72:	0849      	lsrs	r1, r1, #1
 1008a74:	ea5f 0030 	movs.w	r0, r0, rrx
 1008a78:	ea4f 0c3c 	mov.w	ip, ip, rrx
 1008a7c:	f104 0401 	add.w	r4, r4, #1
 1008a80:	ea4f 5244 	mov.w	r2, r4, lsl #21
 1008a84:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 1008a88:	f080 809a 	bcs.w	1008bc0 <__adddf3+0x240>
 1008a8c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 1008a90:	bf08      	it	eq
 1008a92:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 1008a96:	f150 0000 	adcs.w	r0, r0, #0
 1008a9a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 1008a9e:	ea41 0105 	orr.w	r1, r1, r5
 1008aa2:	bd30      	pop	{r4, r5, pc}
 1008aa4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 1008aa8:	4140      	adcs	r0, r0
 1008aaa:	eb41 0101 	adc.w	r1, r1, r1
 1008aae:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 1008ab2:	f1a4 0401 	sub.w	r4, r4, #1
 1008ab6:	d1e9      	bne.n	1008a8c <__adddf3+0x10c>
 1008ab8:	f091 0f00 	teq	r1, #0
 1008abc:	bf04      	itt	eq
 1008abe:	4601      	moveq	r1, r0
 1008ac0:	2000      	moveq	r0, #0
 1008ac2:	fab1 f381 	clz	r3, r1
 1008ac6:	bf08      	it	eq
 1008ac8:	3320      	addeq	r3, #32
 1008aca:	f1a3 030b 	sub.w	r3, r3, #11
 1008ace:	f1b3 0220 	subs.w	r2, r3, #32
 1008ad2:	da0c      	bge.n	1008aee <__adddf3+0x16e>
 1008ad4:	320c      	adds	r2, #12
 1008ad6:	dd08      	ble.n	1008aea <__adddf3+0x16a>
 1008ad8:	f102 0c14 	add.w	ip, r2, #20
 1008adc:	f1c2 020c 	rsb	r2, r2, #12
 1008ae0:	fa01 f00c 	lsl.w	r0, r1, ip
 1008ae4:	fa21 f102 	lsr.w	r1, r1, r2
 1008ae8:	e00c      	b.n	1008b04 <__adddf3+0x184>
 1008aea:	f102 0214 	add.w	r2, r2, #20
 1008aee:	bfd8      	it	le
 1008af0:	f1c2 0c20 	rsble	ip, r2, #32
 1008af4:	fa01 f102 	lsl.w	r1, r1, r2
 1008af8:	fa20 fc0c 	lsr.w	ip, r0, ip
 1008afc:	bfdc      	itt	le
 1008afe:	ea41 010c 	orrle.w	r1, r1, ip
 1008b02:	4090      	lslle	r0, r2
 1008b04:	1ae4      	subs	r4, r4, r3
 1008b06:	bfa2      	ittt	ge
 1008b08:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 1008b0c:	4329      	orrge	r1, r5
 1008b0e:	bd30      	popge	{r4, r5, pc}
 1008b10:	ea6f 0404 	mvn.w	r4, r4
 1008b14:	3c1f      	subs	r4, #31
 1008b16:	da1c      	bge.n	1008b52 <__adddf3+0x1d2>
 1008b18:	340c      	adds	r4, #12
 1008b1a:	dc0e      	bgt.n	1008b3a <__adddf3+0x1ba>
 1008b1c:	f104 0414 	add.w	r4, r4, #20
 1008b20:	f1c4 0220 	rsb	r2, r4, #32
 1008b24:	fa20 f004 	lsr.w	r0, r0, r4
 1008b28:	fa01 f302 	lsl.w	r3, r1, r2
 1008b2c:	ea40 0003 	orr.w	r0, r0, r3
 1008b30:	fa21 f304 	lsr.w	r3, r1, r4
 1008b34:	ea45 0103 	orr.w	r1, r5, r3
 1008b38:	bd30      	pop	{r4, r5, pc}
 1008b3a:	f1c4 040c 	rsb	r4, r4, #12
 1008b3e:	f1c4 0220 	rsb	r2, r4, #32
 1008b42:	fa20 f002 	lsr.w	r0, r0, r2
 1008b46:	fa01 f304 	lsl.w	r3, r1, r4
 1008b4a:	ea40 0003 	orr.w	r0, r0, r3
 1008b4e:	4629      	mov	r1, r5
 1008b50:	bd30      	pop	{r4, r5, pc}
 1008b52:	fa21 f004 	lsr.w	r0, r1, r4
 1008b56:	4629      	mov	r1, r5
 1008b58:	bd30      	pop	{r4, r5, pc}
 1008b5a:	f094 0f00 	teq	r4, #0
 1008b5e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 1008b62:	bf06      	itte	eq
 1008b64:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 1008b68:	3401      	addeq	r4, #1
 1008b6a:	3d01      	subne	r5, #1
 1008b6c:	e74e      	b.n	1008a0c <__adddf3+0x8c>
 1008b6e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 1008b72:	bf18      	it	ne
 1008b74:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 1008b78:	d029      	beq.n	1008bce <__adddf3+0x24e>
 1008b7a:	ea94 0f05 	teq	r4, r5
 1008b7e:	bf08      	it	eq
 1008b80:	ea90 0f02 	teqeq	r0, r2
 1008b84:	d005      	beq.n	1008b92 <__adddf3+0x212>
 1008b86:	ea54 0c00 	orrs.w	ip, r4, r0
 1008b8a:	bf04      	itt	eq
 1008b8c:	4619      	moveq	r1, r3
 1008b8e:	4610      	moveq	r0, r2
 1008b90:	bd30      	pop	{r4, r5, pc}
 1008b92:	ea91 0f03 	teq	r1, r3
 1008b96:	bf1e      	ittt	ne
 1008b98:	2100      	movne	r1, #0
 1008b9a:	2000      	movne	r0, #0
 1008b9c:	bd30      	popne	{r4, r5, pc}
 1008b9e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 1008ba2:	d105      	bne.n	1008bb0 <__adddf3+0x230>
 1008ba4:	0040      	lsls	r0, r0, #1
 1008ba6:	4149      	adcs	r1, r1
 1008ba8:	bf28      	it	cs
 1008baa:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 1008bae:	bd30      	pop	{r4, r5, pc}
 1008bb0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 1008bb4:	bf3c      	itt	cc
 1008bb6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 1008bba:	bd30      	popcc	{r4, r5, pc}
 1008bbc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 1008bc0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 1008bc4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 1008bc8:	f04f 0000 	mov.w	r0, #0
 1008bcc:	bd30      	pop	{r4, r5, pc}
 1008bce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 1008bd2:	bf1a      	itte	ne
 1008bd4:	4619      	movne	r1, r3
 1008bd6:	4610      	movne	r0, r2
 1008bd8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 1008bdc:	bf1c      	itt	ne
 1008bde:	460b      	movne	r3, r1
 1008be0:	4602      	movne	r2, r0
 1008be2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 1008be6:	bf06      	itte	eq
 1008be8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 1008bec:	ea91 0f03 	teqeq	r1, r3
 1008bf0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 1008bf4:	bd30      	pop	{r4, r5, pc}
 1008bf6:	bf00      	nop

01008bf8 <__aeabi_ui2d>:
 1008bf8:	f090 0f00 	teq	r0, #0
 1008bfc:	bf04      	itt	eq
 1008bfe:	2100      	moveq	r1, #0
 1008c00:	4770      	bxeq	lr
 1008c02:	b530      	push	{r4, r5, lr}
 1008c04:	f44f 6480 	mov.w	r4, #1024	; 0x400
 1008c08:	f104 0432 	add.w	r4, r4, #50	; 0x32
 1008c0c:	f04f 0500 	mov.w	r5, #0
 1008c10:	f04f 0100 	mov.w	r1, #0
 1008c14:	e750      	b.n	1008ab8 <__adddf3+0x138>
 1008c16:	bf00      	nop

01008c18 <__aeabi_i2d>:
 1008c18:	f090 0f00 	teq	r0, #0
 1008c1c:	bf04      	itt	eq
 1008c1e:	2100      	moveq	r1, #0
 1008c20:	4770      	bxeq	lr
 1008c22:	b530      	push	{r4, r5, lr}
 1008c24:	f44f 6480 	mov.w	r4, #1024	; 0x400
 1008c28:	f104 0432 	add.w	r4, r4, #50	; 0x32
 1008c2c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 1008c30:	bf48      	it	mi
 1008c32:	4240      	negmi	r0, r0
 1008c34:	f04f 0100 	mov.w	r1, #0
 1008c38:	e73e      	b.n	1008ab8 <__adddf3+0x138>
 1008c3a:	bf00      	nop

01008c3c <__aeabi_f2d>:
 1008c3c:	0042      	lsls	r2, r0, #1
 1008c3e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 1008c42:	ea4f 0131 	mov.w	r1, r1, rrx
 1008c46:	ea4f 7002 	mov.w	r0, r2, lsl #28
 1008c4a:	bf1f      	itttt	ne
 1008c4c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 1008c50:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 1008c54:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 1008c58:	4770      	bxne	lr
 1008c5a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 1008c5e:	bf08      	it	eq
 1008c60:	4770      	bxeq	lr
 1008c62:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 1008c66:	bf04      	itt	eq
 1008c68:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 1008c6c:	4770      	bxeq	lr
 1008c6e:	b530      	push	{r4, r5, lr}
 1008c70:	f44f 7460 	mov.w	r4, #896	; 0x380
 1008c74:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 1008c78:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 1008c7c:	e71c      	b.n	1008ab8 <__adddf3+0x138>
 1008c7e:	bf00      	nop

01008c80 <__aeabi_ul2d>:
 1008c80:	ea50 0201 	orrs.w	r2, r0, r1
 1008c84:	bf08      	it	eq
 1008c86:	4770      	bxeq	lr
 1008c88:	b530      	push	{r4, r5, lr}
 1008c8a:	f04f 0500 	mov.w	r5, #0
 1008c8e:	e00a      	b.n	1008ca6 <__aeabi_l2d+0x16>

01008c90 <__aeabi_l2d>:
 1008c90:	ea50 0201 	orrs.w	r2, r0, r1
 1008c94:	bf08      	it	eq
 1008c96:	4770      	bxeq	lr
 1008c98:	b530      	push	{r4, r5, lr}
 1008c9a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 1008c9e:	d502      	bpl.n	1008ca6 <__aeabi_l2d+0x16>
 1008ca0:	4240      	negs	r0, r0
 1008ca2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 1008ca6:	f44f 6480 	mov.w	r4, #1024	; 0x400
 1008caa:	f104 0432 	add.w	r4, r4, #50	; 0x32
 1008cae:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 1008cb2:	f43f aed8 	beq.w	1008a66 <__adddf3+0xe6>
 1008cb6:	f04f 0203 	mov.w	r2, #3
 1008cba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 1008cbe:	bf18      	it	ne
 1008cc0:	3203      	addne	r2, #3
 1008cc2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 1008cc6:	bf18      	it	ne
 1008cc8:	3203      	addne	r2, #3
 1008cca:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 1008cce:	f1c2 0320 	rsb	r3, r2, #32
 1008cd2:	fa00 fc03 	lsl.w	ip, r0, r3
 1008cd6:	fa20 f002 	lsr.w	r0, r0, r2
 1008cda:	fa01 fe03 	lsl.w	lr, r1, r3
 1008cde:	ea40 000e 	orr.w	r0, r0, lr
 1008ce2:	fa21 f102 	lsr.w	r1, r1, r2
 1008ce6:	4414      	add	r4, r2
 1008ce8:	e6bd      	b.n	1008a66 <__adddf3+0xe6>
 1008cea:	bf00      	nop

01008cec <__aeabi_frsub>:
 1008cec:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 1008cf0:	e002      	b.n	1008cf8 <__addsf3>
 1008cf2:	bf00      	nop

01008cf4 <__aeabi_fsub>:
 1008cf4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

01008cf8 <__addsf3>:
 1008cf8:	0042      	lsls	r2, r0, #1
 1008cfa:	bf1f      	itttt	ne
 1008cfc:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 1008d00:	ea92 0f03 	teqne	r2, r3
 1008d04:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 1008d08:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 1008d0c:	d06a      	beq.n	1008de4 <__addsf3+0xec>
 1008d0e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 1008d12:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 1008d16:	bfc1      	itttt	gt
 1008d18:	18d2      	addgt	r2, r2, r3
 1008d1a:	4041      	eorgt	r1, r0
 1008d1c:	4048      	eorgt	r0, r1
 1008d1e:	4041      	eorgt	r1, r0
 1008d20:	bfb8      	it	lt
 1008d22:	425b      	neglt	r3, r3
 1008d24:	2b19      	cmp	r3, #25
 1008d26:	bf88      	it	hi
 1008d28:	4770      	bxhi	lr
 1008d2a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 1008d2e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 1008d32:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 1008d36:	bf18      	it	ne
 1008d38:	4240      	negne	r0, r0
 1008d3a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 1008d3e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 1008d42:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 1008d46:	bf18      	it	ne
 1008d48:	4249      	negne	r1, r1
 1008d4a:	ea92 0f03 	teq	r2, r3
 1008d4e:	d03f      	beq.n	1008dd0 <__addsf3+0xd8>
 1008d50:	f1a2 0201 	sub.w	r2, r2, #1
 1008d54:	fa41 fc03 	asr.w	ip, r1, r3
 1008d58:	eb10 000c 	adds.w	r0, r0, ip
 1008d5c:	f1c3 0320 	rsb	r3, r3, #32
 1008d60:	fa01 f103 	lsl.w	r1, r1, r3
 1008d64:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 1008d68:	d502      	bpl.n	1008d70 <__addsf3+0x78>
 1008d6a:	4249      	negs	r1, r1
 1008d6c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 1008d70:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 1008d74:	d313      	bcc.n	1008d9e <__addsf3+0xa6>
 1008d76:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 1008d7a:	d306      	bcc.n	1008d8a <__addsf3+0x92>
 1008d7c:	0840      	lsrs	r0, r0, #1
 1008d7e:	ea4f 0131 	mov.w	r1, r1, rrx
 1008d82:	f102 0201 	add.w	r2, r2, #1
 1008d86:	2afe      	cmp	r2, #254	; 0xfe
 1008d88:	d251      	bcs.n	1008e2e <__addsf3+0x136>
 1008d8a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 1008d8e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 1008d92:	bf08      	it	eq
 1008d94:	f020 0001 	biceq.w	r0, r0, #1
 1008d98:	ea40 0003 	orr.w	r0, r0, r3
 1008d9c:	4770      	bx	lr
 1008d9e:	0049      	lsls	r1, r1, #1
 1008da0:	eb40 0000 	adc.w	r0, r0, r0
 1008da4:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 1008da8:	f1a2 0201 	sub.w	r2, r2, #1
 1008dac:	d1ed      	bne.n	1008d8a <__addsf3+0x92>
 1008dae:	fab0 fc80 	clz	ip, r0
 1008db2:	f1ac 0c08 	sub.w	ip, ip, #8
 1008db6:	ebb2 020c 	subs.w	r2, r2, ip
 1008dba:	fa00 f00c 	lsl.w	r0, r0, ip
 1008dbe:	bfaa      	itet	ge
 1008dc0:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 1008dc4:	4252      	neglt	r2, r2
 1008dc6:	4318      	orrge	r0, r3
 1008dc8:	bfbc      	itt	lt
 1008dca:	40d0      	lsrlt	r0, r2
 1008dcc:	4318      	orrlt	r0, r3
 1008dce:	4770      	bx	lr
 1008dd0:	f092 0f00 	teq	r2, #0
 1008dd4:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 1008dd8:	bf06      	itte	eq
 1008dda:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 1008dde:	3201      	addeq	r2, #1
 1008de0:	3b01      	subne	r3, #1
 1008de2:	e7b5      	b.n	1008d50 <__addsf3+0x58>
 1008de4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 1008de8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 1008dec:	bf18      	it	ne
 1008dee:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 1008df2:	d021      	beq.n	1008e38 <__addsf3+0x140>
 1008df4:	ea92 0f03 	teq	r2, r3
 1008df8:	d004      	beq.n	1008e04 <__addsf3+0x10c>
 1008dfa:	f092 0f00 	teq	r2, #0
 1008dfe:	bf08      	it	eq
 1008e00:	4608      	moveq	r0, r1
 1008e02:	4770      	bx	lr
 1008e04:	ea90 0f01 	teq	r0, r1
 1008e08:	bf1c      	itt	ne
 1008e0a:	2000      	movne	r0, #0
 1008e0c:	4770      	bxne	lr
 1008e0e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 1008e12:	d104      	bne.n	1008e1e <__addsf3+0x126>
 1008e14:	0040      	lsls	r0, r0, #1
 1008e16:	bf28      	it	cs
 1008e18:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 1008e1c:	4770      	bx	lr
 1008e1e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 1008e22:	bf3c      	itt	cc
 1008e24:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 1008e28:	4770      	bxcc	lr
 1008e2a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 1008e2e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 1008e32:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 1008e36:	4770      	bx	lr
 1008e38:	ea7f 6222 	mvns.w	r2, r2, asr #24
 1008e3c:	bf16      	itet	ne
 1008e3e:	4608      	movne	r0, r1
 1008e40:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 1008e44:	4601      	movne	r1, r0
 1008e46:	0242      	lsls	r2, r0, #9
 1008e48:	bf06      	itte	eq
 1008e4a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 1008e4e:	ea90 0f01 	teqeq	r0, r1
 1008e52:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 1008e56:	4770      	bx	lr

01008e58 <__aeabi_ui2f>:
 1008e58:	f04f 0300 	mov.w	r3, #0
 1008e5c:	e004      	b.n	1008e68 <__aeabi_i2f+0x8>
 1008e5e:	bf00      	nop

01008e60 <__aeabi_i2f>:
 1008e60:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 1008e64:	bf48      	it	mi
 1008e66:	4240      	negmi	r0, r0
 1008e68:	ea5f 0c00 	movs.w	ip, r0
 1008e6c:	bf08      	it	eq
 1008e6e:	4770      	bxeq	lr
 1008e70:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 1008e74:	4601      	mov	r1, r0
 1008e76:	f04f 0000 	mov.w	r0, #0
 1008e7a:	e01c      	b.n	1008eb6 <__aeabi_l2f+0x2a>

01008e7c <__aeabi_ul2f>:
 1008e7c:	ea50 0201 	orrs.w	r2, r0, r1
 1008e80:	bf08      	it	eq
 1008e82:	4770      	bxeq	lr
 1008e84:	f04f 0300 	mov.w	r3, #0
 1008e88:	e00a      	b.n	1008ea0 <__aeabi_l2f+0x14>
 1008e8a:	bf00      	nop

01008e8c <__aeabi_l2f>:
 1008e8c:	ea50 0201 	orrs.w	r2, r0, r1
 1008e90:	bf08      	it	eq
 1008e92:	4770      	bxeq	lr
 1008e94:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 1008e98:	d502      	bpl.n	1008ea0 <__aeabi_l2f+0x14>
 1008e9a:	4240      	negs	r0, r0
 1008e9c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 1008ea0:	ea5f 0c01 	movs.w	ip, r1
 1008ea4:	bf02      	ittt	eq
 1008ea6:	4684      	moveq	ip, r0
 1008ea8:	4601      	moveq	r1, r0
 1008eaa:	2000      	moveq	r0, #0
 1008eac:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 1008eb0:	bf08      	it	eq
 1008eb2:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 1008eb6:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 1008eba:	fabc f28c 	clz	r2, ip
 1008ebe:	3a08      	subs	r2, #8
 1008ec0:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 1008ec4:	db10      	blt.n	1008ee8 <__aeabi_l2f+0x5c>
 1008ec6:	fa01 fc02 	lsl.w	ip, r1, r2
 1008eca:	4463      	add	r3, ip
 1008ecc:	fa00 fc02 	lsl.w	ip, r0, r2
 1008ed0:	f1c2 0220 	rsb	r2, r2, #32
 1008ed4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 1008ed8:	fa20 f202 	lsr.w	r2, r0, r2
 1008edc:	eb43 0002 	adc.w	r0, r3, r2
 1008ee0:	bf08      	it	eq
 1008ee2:	f020 0001 	biceq.w	r0, r0, #1
 1008ee6:	4770      	bx	lr
 1008ee8:	f102 0220 	add.w	r2, r2, #32
 1008eec:	fa01 fc02 	lsl.w	ip, r1, r2
 1008ef0:	f1c2 0220 	rsb	r2, r2, #32
 1008ef4:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 1008ef8:	fa21 f202 	lsr.w	r2, r1, r2
 1008efc:	eb43 0002 	adc.w	r0, r3, r2
 1008f00:	bf08      	it	eq
 1008f02:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 1008f06:	4770      	bx	lr

01008f08 <__aeabi_uldivmod>:
 1008f08:	b953      	cbnz	r3, 1008f20 <__aeabi_uldivmod+0x18>
 1008f0a:	b94a      	cbnz	r2, 1008f20 <__aeabi_uldivmod+0x18>
 1008f0c:	2900      	cmp	r1, #0
 1008f0e:	bf08      	it	eq
 1008f10:	2800      	cmpeq	r0, #0
 1008f12:	bf1c      	itt	ne
 1008f14:	f04f 31ff 	movne.w	r1, #4294967295
 1008f18:	f04f 30ff 	movne.w	r0, #4294967295
 1008f1c:	f7ff bd28 	b.w	1008970 <__aeabi_idiv0>
 1008f20:	f1ad 0c08 	sub.w	ip, sp, #8
 1008f24:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 1008f28:	f000 f846 	bl	1008fb8 <__udivmoddi4>
 1008f2c:	f8dd e004 	ldr.w	lr, [sp, #4]
 1008f30:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 1008f34:	b004      	add	sp, #16
 1008f36:	4770      	bx	lr

01008f38 <__aeabi_f2ulz>:
 1008f38:	ee07 0a90 	vmov	s15, r0
 1008f3c:	ed9f 5b0a 	vldr	d5, [pc, #40]	; 1008f68 <__aeabi_f2ulz+0x30>
 1008f40:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 1008f44:	ed9f 7b0a 	vldr	d7, [pc, #40]	; 1008f70 <__aeabi_f2ulz+0x38>
 1008f48:	ee26 7b07 	vmul.f64	d7, d6, d7
 1008f4c:	eebc 7bc7 	vcvt.u32.f64	s14, d7
 1008f50:	eeb8 4b47 	vcvt.f64.u32	d4, s14
 1008f54:	ee17 1a10 	vmov	r1, s14
 1008f58:	ee04 6b45 	vmls.f64	d6, d4, d5
 1008f5c:	eefc 7bc6 	vcvt.u32.f64	s15, d6
 1008f60:	ee17 0a90 	vmov	r0, s15
 1008f64:	4770      	bx	lr
 1008f66:	bf00      	nop
 1008f68:	00000000 	.word	0x00000000
 1008f6c:	41f00000 	.word	0x41f00000
 1008f70:	00000000 	.word	0x00000000
 1008f74:	3df00000 	.word	0x3df00000

01008f78 <__aeabi_d2ulz>:
 1008f78:	ed9f 7b0b 	vldr	d7, [pc, #44]	; 1008fa8 <__aeabi_d2ulz+0x30>
 1008f7c:	ec41 0b16 	vmov	d6, r0, r1
 1008f80:	ee26 7b07 	vmul.f64	d7, d6, d7
 1008f84:	ed9f 5b0a 	vldr	d5, [pc, #40]	; 1008fb0 <__aeabi_d2ulz+0x38>
 1008f88:	eebc 7bc7 	vcvt.u32.f64	s14, d7
 1008f8c:	eeb8 4b47 	vcvt.f64.u32	d4, s14
 1008f90:	ee17 1a10 	vmov	r1, s14
 1008f94:	ee04 6b45 	vmls.f64	d6, d4, d5
 1008f98:	eefc 7bc6 	vcvt.u32.f64	s15, d6
 1008f9c:	ee17 0a90 	vmov	r0, s15
 1008fa0:	4770      	bx	lr
 1008fa2:	bf00      	nop
 1008fa4:	f3af 8000 	nop.w
 1008fa8:	00000000 	.word	0x00000000
 1008fac:	3df00000 	.word	0x3df00000
 1008fb0:	00000000 	.word	0x00000000
 1008fb4:	41f00000 	.word	0x41f00000

01008fb8 <__udivmoddi4>:
 1008fb8:	4299      	cmp	r1, r3
 1008fba:	bf08      	it	eq
 1008fbc:	4290      	cmpeq	r0, r2
 1008fbe:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 1008fc2:	4604      	mov	r4, r0
 1008fc4:	bf38      	it	cc
 1008fc6:	2000      	movcc	r0, #0
 1008fc8:	460d      	mov	r5, r1
 1008fca:	9f09      	ldr	r7, [sp, #36]	; 0x24
 1008fcc:	bf38      	it	cc
 1008fce:	4601      	movcc	r1, r0
 1008fd0:	d36c      	bcc.n	10090ac <__udivmoddi4+0xf4>
 1008fd2:	4690      	mov	r8, r2
 1008fd4:	4699      	mov	r9, r3
 1008fd6:	fab3 f683 	clz	r6, r3
 1008fda:	2b00      	cmp	r3, #0
 1008fdc:	d06f      	beq.n	10090be <__udivmoddi4+0x106>
 1008fde:	fab5 f185 	clz	r1, r5
 1008fe2:	2d00      	cmp	r5, #0
 1008fe4:	d067      	beq.n	10090b6 <__udivmoddi4+0xfe>
 1008fe6:	1a76      	subs	r6, r6, r1
 1008fe8:	f1a6 0c20 	sub.w	ip, r6, #32
 1008fec:	fa09 fb06 	lsl.w	fp, r9, r6
 1008ff0:	fa08 f30c 	lsl.w	r3, r8, ip
 1008ff4:	f1c6 0e20 	rsb	lr, r6, #32
 1008ff8:	ea4b 0b03 	orr.w	fp, fp, r3
 1008ffc:	fa28 f30e 	lsr.w	r3, r8, lr
 1009000:	ea4b 0b03 	orr.w	fp, fp, r3
 1009004:	fa08 fa06 	lsl.w	sl, r8, r6
 1009008:	455d      	cmp	r5, fp
 100900a:	bf08      	it	eq
 100900c:	4554      	cmpeq	r4, sl
 100900e:	bf3c      	itt	cc
 1009010:	2000      	movcc	r0, #0
 1009012:	4601      	movcc	r1, r0
 1009014:	d30a      	bcc.n	100902c <__udivmoddi4+0x74>
 1009016:	2001      	movs	r0, #1
 1009018:	ebb4 040a 	subs.w	r4, r4, sl
 100901c:	fa00 f10c 	lsl.w	r1, r0, ip
 1009020:	fa20 f30e 	lsr.w	r3, r0, lr
 1009024:	eb65 050b 	sbc.w	r5, r5, fp
 1009028:	4319      	orrs	r1, r3
 100902a:	40b0      	lsls	r0, r6
 100902c:	2e00      	cmp	r6, #0
 100902e:	d03d      	beq.n	10090ac <__udivmoddi4+0xf4>
 1009030:	ea4f 085a 	mov.w	r8, sl, lsr #1
 1009034:	4632      	mov	r2, r6
 1009036:	ea48 78cb 	orr.w	r8, r8, fp, lsl #31
 100903a:	ea4f 095b 	mov.w	r9, fp, lsr #1
 100903e:	e00b      	b.n	1009058 <__udivmoddi4+0xa0>
 1009040:	ebb4 0308 	subs.w	r3, r4, r8
 1009044:	eb65 0a09 	sbc.w	sl, r5, r9
 1009048:	18db      	adds	r3, r3, r3
 100904a:	eb4a 0a0a 	adc.w	sl, sl, sl
 100904e:	1c5c      	adds	r4, r3, #1
 1009050:	f14a 0500 	adc.w	r5, sl, #0
 1009054:	3a01      	subs	r2, #1
 1009056:	d007      	beq.n	1009068 <__udivmoddi4+0xb0>
 1009058:	454d      	cmp	r5, r9
 100905a:	bf08      	it	eq
 100905c:	4544      	cmpeq	r4, r8
 100905e:	d2ef      	bcs.n	1009040 <__udivmoddi4+0x88>
 1009060:	1924      	adds	r4, r4, r4
 1009062:	416d      	adcs	r5, r5
 1009064:	3a01      	subs	r2, #1
 1009066:	d1f7      	bne.n	1009058 <__udivmoddi4+0xa0>
 1009068:	fa05 fe0e 	lsl.w	lr, r5, lr
 100906c:	fa24 f306 	lsr.w	r3, r4, r6
 1009070:	fa25 fc0c 	lsr.w	ip, r5, ip
 1009074:	ea43 030e 	orr.w	r3, r3, lr
 1009078:	1900      	adds	r0, r0, r4
 100907a:	fa25 fe06 	lsr.w	lr, r5, r6
 100907e:	ea43 040c 	orr.w	r4, r3, ip
 1009082:	f1a6 0c20 	sub.w	ip, r6, #32
 1009086:	f1c6 0220 	rsb	r2, r6, #32
 100908a:	fa0e f306 	lsl.w	r3, lr, r6
 100908e:	fa04 fc0c 	lsl.w	ip, r4, ip
 1009092:	fa04 f606 	lsl.w	r6, r4, r6
 1009096:	ea43 030c 	orr.w	r3, r3, ip
 100909a:	fa24 f202 	lsr.w	r2, r4, r2
 100909e:	eb45 0101 	adc.w	r1, r5, r1
 10090a2:	4313      	orrs	r3, r2
 10090a4:	1b80      	subs	r0, r0, r6
 10090a6:	4675      	mov	r5, lr
 10090a8:	eb61 0103 	sbc.w	r1, r1, r3
 10090ac:	b10f      	cbz	r7, 10090b2 <__udivmoddi4+0xfa>
 10090ae:	e9c7 4500 	strd	r4, r5, [r7]
 10090b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 10090b6:	fab4 f184 	clz	r1, r4
 10090ba:	3120      	adds	r1, #32
 10090bc:	e793      	b.n	1008fe6 <__udivmoddi4+0x2e>
 10090be:	fab2 f682 	clz	r6, r2
 10090c2:	fab5 f185 	clz	r1, r5
 10090c6:	3620      	adds	r6, #32
 10090c8:	2d00      	cmp	r5, #0
 10090ca:	d18c      	bne.n	1008fe6 <__udivmoddi4+0x2e>
 10090cc:	e7f3      	b.n	10090b6 <__udivmoddi4+0xfe>
 10090ce:	bf00      	nop

010090d0 <exit>:
 10090d0:	b508      	push	{r3, lr}
 10090d2:	2100      	movs	r1, #0
 10090d4:	4604      	mov	r4, r0
 10090d6:	f004 fa85 	bl	100d5e4 <__call_exitprocs>
 10090da:	f640 1310 	movw	r3, #2320	; 0x910
 10090de:	f2c0 1301 	movt	r3, #257	; 0x101
 10090e2:	6818      	ldr	r0, [r3, #0]
 10090e4:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 10090e6:	b103      	cbz	r3, 10090ea <exit+0x1a>
 10090e8:	4798      	blx	r3
 10090ea:	4620      	mov	r0, r4
 10090ec:	f007 eba6 	blx	101083c <_exit>

010090f0 <__libc_fini_array>:
 10090f0:	b538      	push	{r3, r4, r5, lr}
 10090f2:	f248 0410 	movw	r4, #32784	; 0x8010
 10090f6:	f248 050c 	movw	r5, #32780	; 0x800c
 10090fa:	f2c0 1401 	movt	r4, #257	; 0x101
 10090fe:	f2c0 1501 	movt	r5, #257	; 0x101
 1009102:	1b64      	subs	r4, r4, r5
 1009104:	10a4      	asrs	r4, r4, #2
 1009106:	d007      	beq.n	1009118 <__libc_fini_array+0x28>
 1009108:	eb05 0584 	add.w	r5, r5, r4, lsl #2
 100910c:	3c01      	subs	r4, #1
 100910e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 1009112:	4798      	blx	r3
 1009114:	2c00      	cmp	r4, #0
 1009116:	d1f9      	bne.n	100910c <__libc_fini_array+0x1c>
 1009118:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 100911c:	f007 bbe4 	b.w	10108e8 <_fini>

01009120 <__libc_init_array>:
 1009120:	b570      	push	{r4, r5, r6, lr}
 1009122:	f248 0608 	movw	r6, #32776	; 0x8008
 1009126:	f248 0508 	movw	r5, #32776	; 0x8008
 100912a:	f2c0 1601 	movt	r6, #257	; 0x101
 100912e:	f2c0 1501 	movt	r5, #257	; 0x101
 1009132:	1b76      	subs	r6, r6, r5
 1009134:	10b6      	asrs	r6, r6, #2
 1009136:	d006      	beq.n	1009146 <__libc_init_array+0x26>
 1009138:	2400      	movs	r4, #0
 100913a:	3401      	adds	r4, #1
 100913c:	f855 3b04 	ldr.w	r3, [r5], #4
 1009140:	4798      	blx	r3
 1009142:	42a6      	cmp	r6, r4
 1009144:	d1f9      	bne.n	100913a <__libc_init_array+0x1a>
 1009146:	f248 060c 	movw	r6, #32780	; 0x800c
 100914a:	f248 0508 	movw	r5, #32776	; 0x8008
 100914e:	f2c0 1601 	movt	r6, #257	; 0x101
 1009152:	f2c0 1501 	movt	r5, #257	; 0x101
 1009156:	1b76      	subs	r6, r6, r5
 1009158:	f007 fbc0 	bl	10108dc <_init>
 100915c:	10b6      	asrs	r6, r6, #2
 100915e:	d006      	beq.n	100916e <__libc_init_array+0x4e>
 1009160:	2400      	movs	r4, #0
 1009162:	3401      	adds	r4, #1
 1009164:	f855 3b04 	ldr.w	r3, [r5], #4
 1009168:	4798      	blx	r3
 100916a:	42a6      	cmp	r6, r4
 100916c:	d1f9      	bne.n	1009162 <__libc_init_array+0x42>
 100916e:	bd70      	pop	{r4, r5, r6, pc}

01009170 <currentlocale>:
 1009170:	4919      	ldr	r1, [pc, #100]	; (10091d8 <currentlocale+0x68>)
 1009172:	f248 0038 	movw	r0, #32824	; 0x8038
 1009176:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 1009178:	f2c0 1001 	movt	r0, #257	; 0x101
 100917c:	f101 0520 	add.w	r5, r1, #32
 1009180:	f002 f82c 	bl	100b1dc <strcpy>
 1009184:	f105 06a0 	add.w	r6, r5, #160	; 0xa0
 1009188:	f1a5 0720 	sub.w	r7, r5, #32
 100918c:	462c      	mov	r4, r5
 100918e:	4621      	mov	r1, r4
 1009190:	4638      	mov	r0, r7
 1009192:	f001 feb9 	bl	100af08 <strcmp>
 1009196:	3420      	adds	r4, #32
 1009198:	b930      	cbnz	r0, 10091a8 <currentlocale+0x38>
 100919a:	42b4      	cmp	r4, r6
 100919c:	d1f7      	bne.n	100918e <currentlocale+0x1e>
 100919e:	f248 0038 	movw	r0, #32824	; 0x8038
 10091a2:	f2c0 1001 	movt	r0, #257	; 0x101
 10091a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 10091a8:	f641 77b8 	movw	r7, #8120	; 0x1fb8
 10091ac:	f248 0438 	movw	r4, #32824	; 0x8038
 10091b0:	f2c0 1701 	movt	r7, #257	; 0x101
 10091b4:	f2c0 1401 	movt	r4, #257	; 0x101
 10091b8:	4639      	mov	r1, r7
 10091ba:	4620      	mov	r0, r4
 10091bc:	f001 fe04 	bl	100adc8 <strcat>
 10091c0:	4629      	mov	r1, r5
 10091c2:	4620      	mov	r0, r4
 10091c4:	3520      	adds	r5, #32
 10091c6:	f001 fdff 	bl	100adc8 <strcat>
 10091ca:	42b5      	cmp	r5, r6
 10091cc:	d1f4      	bne.n	10091b8 <currentlocale+0x48>
 10091ce:	f248 0038 	movw	r0, #32824	; 0x8038
 10091d2:	f2c0 1001 	movt	r0, #257	; 0x101
 10091d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 10091d8:	01012940 	.word	0x01012940

010091dc <__loadlocale>:
 10091dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 10091e0:	eb00 1541 	add.w	r5, r0, r1, lsl #5
 10091e4:	b08d      	sub	sp, #52	; 0x34
 10091e6:	460f      	mov	r7, r1
 10091e8:	4606      	mov	r6, r0
 10091ea:	4629      	mov	r1, r5
 10091ec:	4610      	mov	r0, r2
 10091ee:	4614      	mov	r4, r2
 10091f0:	f001 fe8a 	bl	100af08 <strcmp>
 10091f4:	b918      	cbnz	r0, 10091fe <__loadlocale+0x22>
 10091f6:	4628      	mov	r0, r5
 10091f8:	b00d      	add	sp, #52	; 0x34
 10091fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 10091fe:	f641 71bc 	movw	r1, #8124	; 0x1fbc
 1009202:	4620      	mov	r0, r4
 1009204:	f2c0 1101 	movt	r1, #257	; 0x101
 1009208:	f001 fe7e 	bl	100af08 <strcmp>
 100920c:	2800      	cmp	r0, #0
 100920e:	f000 809f 	beq.w	1009350 <__loadlocale+0x174>
 1009212:	f641 71c4 	movw	r1, #8132	; 0x1fc4
 1009216:	4620      	mov	r0, r4
 1009218:	f2c0 1101 	movt	r1, #257	; 0x101
 100921c:	f001 fe74 	bl	100af08 <strcmp>
 1009220:	4680      	mov	r8, r0
 1009222:	2800      	cmp	r0, #0
 1009224:	f000 808a 	beq.w	100933c <__loadlocale+0x160>
 1009228:	7823      	ldrb	r3, [r4, #0]
 100922a:	2b43      	cmp	r3, #67	; 0x43
 100922c:	f000 8098 	beq.w	1009360 <__loadlocale+0x184>
 1009230:	3b61      	subs	r3, #97	; 0x61
 1009232:	2b19      	cmp	r3, #25
 1009234:	d87d      	bhi.n	1009332 <__loadlocale+0x156>
 1009236:	7863      	ldrb	r3, [r4, #1]
 1009238:	3b61      	subs	r3, #97	; 0x61
 100923a:	2b19      	cmp	r3, #25
 100923c:	d879      	bhi.n	1009332 <__loadlocale+0x156>
 100923e:	78a3      	ldrb	r3, [r4, #2]
 1009240:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 1009244:	2a19      	cmp	r2, #25
 1009246:	bf8e      	itee	hi
 1009248:	f104 0802 	addhi.w	r8, r4, #2
 100924c:	f104 0803 	addls.w	r8, r4, #3
 1009250:	78e3      	ldrbls	r3, [r4, #3]
 1009252:	2b5f      	cmp	r3, #95	; 0x5f
 1009254:	f000 80a0 	beq.w	1009398 <__loadlocale+0x1bc>
 1009258:	2b2e      	cmp	r3, #46	; 0x2e
 100925a:	f000 827c 	beq.w	1009756 <__loadlocale+0x57a>
 100925e:	f013 0fbf 	tst.w	r3, #191	; 0xbf
 1009262:	d166      	bne.n	1009332 <__loadlocale+0x156>
 1009264:	f10d 0910 	add.w	r9, sp, #16
 1009268:	f641 71d0 	movw	r1, #8144	; 0x1fd0
 100926c:	f2c0 1101 	movt	r1, #257	; 0x101
 1009270:	4648      	mov	r0, r9
 1009272:	f001 ffb3 	bl	100b1dc <strcpy>
 1009276:	f898 3000 	ldrb.w	r3, [r8]
 100927a:	2b40      	cmp	r3, #64	; 0x40
 100927c:	f000 828a 	beq.w	1009794 <__loadlocale+0x5b8>
 1009280:	f04f 0800 	mov.w	r8, #0
 1009284:	f89d 3010 	ldrb.w	r3, [sp, #16]
 1009288:	3b41      	subs	r3, #65	; 0x41
 100928a:	2b34      	cmp	r3, #52	; 0x34
 100928c:	d851      	bhi.n	1009332 <__loadlocale+0x156>
 100928e:	e8df f013 	tbh	[pc, r3, lsl #1]
 1009292:	019c      	.short	0x019c
 1009294:	016f0050 	.word	0x016f0050
 1009298:	01d10050 	.word	0x01d10050
 100929c:	01ae0050 	.word	0x01ae0050
 10092a0:	01fd0050 	.word	0x01fd0050
 10092a4:	01330154 	.word	0x01330154
 10092a8:	00500050 	.word	0x00500050
 10092ac:	00500050 	.word	0x00500050
 10092b0:	00500121 	.word	0x00500121
 10092b4:	01060050 	.word	0x01060050
 10092b8:	009200c6 	.word	0x009200c6
 10092bc:	00500050 	.word	0x00500050
 10092c0:	00500050 	.word	0x00500050
 10092c4:	00500050 	.word	0x00500050
 10092c8:	00500050 	.word	0x00500050
 10092cc:	00500050 	.word	0x00500050
 10092d0:	019c0050 	.word	0x019c0050
 10092d4:	016f0050 	.word	0x016f0050
 10092d8:	01d10050 	.word	0x01d10050
 10092dc:	01ae0050 	.word	0x01ae0050
 10092e0:	01fd0050 	.word	0x01fd0050
 10092e4:	01330154 	.word	0x01330154
 10092e8:	00500050 	.word	0x00500050
 10092ec:	00500050 	.word	0x00500050
 10092f0:	00500121 	.word	0x00500121
 10092f4:	01060050 	.word	0x01060050
 10092f8:	009200c6 	.word	0x009200c6
 10092fc:	f5b0 7f56 	cmp.w	r0, #856	; 0x358
 1009300:	f300 80af 	bgt.w	1009462 <__loadlocale+0x286>
 1009304:	f240 3307 	movw	r3, #775	; 0x307
 1009308:	4298      	cmp	r0, r3
 100930a:	f000 80aa 	beq.w	1009462 <__loadlocale+0x286>
 100930e:	f5b0 7f42 	cmp.w	r0, #776	; 0x308
 1009312:	f280 826a 	bge.w	10097ea <__loadlocale+0x60e>
 1009316:	f5b0 7f34 	cmp.w	r0, #720	; 0x2d0
 100931a:	f000 80a2 	beq.w	1009462 <__loadlocale+0x286>
 100931e:	f240 23e1 	movw	r3, #737	; 0x2e1
 1009322:	4298      	cmp	r0, r3
 1009324:	f000 809d 	beq.w	1009462 <__loadlocale+0x286>
 1009328:	f240 13b5 	movw	r3, #437	; 0x1b5
 100932c:	4298      	cmp	r0, r3
 100932e:	f000 8098 	beq.w	1009462 <__loadlocale+0x286>
 1009332:	2500      	movs	r5, #0
 1009334:	4628      	mov	r0, r5
 1009336:	b00d      	add	sp, #52	; 0x34
 1009338:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 100933c:	f10d 0910 	add.w	r9, sp, #16
 1009340:	f641 71c8 	movw	r1, #8136	; 0x1fc8
 1009344:	f2c0 1101 	movt	r1, #257	; 0x101
 1009348:	4648      	mov	r0, r9
 100934a:	f001 ff47 	bl	100b1dc <strcpy>
 100934e:	e799      	b.n	1009284 <__loadlocale+0xa8>
 1009350:	f641 71c4 	movw	r1, #8132	; 0x1fc4
 1009354:	4620      	mov	r0, r4
 1009356:	f2c0 1101 	movt	r1, #257	; 0x101
 100935a:	f001 ff3f 	bl	100b1dc <strcpy>
 100935e:	e758      	b.n	1009212 <__loadlocale+0x36>
 1009360:	7863      	ldrb	r3, [r4, #1]
 1009362:	3b2d      	subs	r3, #45	; 0x2d
 1009364:	2b01      	cmp	r3, #1
 1009366:	d8e4      	bhi.n	1009332 <__loadlocale+0x156>
 1009368:	f104 0802 	add.w	r8, r4, #2
 100936c:	f10d 0910 	add.w	r9, sp, #16
 1009370:	4641      	mov	r1, r8
 1009372:	4648      	mov	r0, r9
 1009374:	f001 ff32 	bl	100b1dc <strcpy>
 1009378:	4648      	mov	r0, r9
 100937a:	2140      	movs	r1, #64	; 0x40
 100937c:	f001 fd44 	bl	100ae08 <strchr>
 1009380:	b108      	cbz	r0, 1009386 <__loadlocale+0x1aa>
 1009382:	2300      	movs	r3, #0
 1009384:	7003      	strb	r3, [r0, #0]
 1009386:	4648      	mov	r0, r9
 1009388:	f001 ffba 	bl	100b300 <strlen>
 100938c:	4480      	add	r8, r0
 100938e:	f1b8 0f00 	cmp.w	r8, #0
 1009392:	f43f af75 	beq.w	1009280 <__loadlocale+0xa4>
 1009396:	e76e      	b.n	1009276 <__loadlocale+0x9a>
 1009398:	f898 3001 	ldrb.w	r3, [r8, #1]
 100939c:	3b41      	subs	r3, #65	; 0x41
 100939e:	2b19      	cmp	r3, #25
 10093a0:	d8c7      	bhi.n	1009332 <__loadlocale+0x156>
 10093a2:	f898 3002 	ldrb.w	r3, [r8, #2]
 10093a6:	3b41      	subs	r3, #65	; 0x41
 10093a8:	2b19      	cmp	r3, #25
 10093aa:	d8c2      	bhi.n	1009332 <__loadlocale+0x156>
 10093ac:	f898 3003 	ldrb.w	r3, [r8, #3]
 10093b0:	f108 0803 	add.w	r8, r8, #3
 10093b4:	e750      	b.n	1009258 <__loadlocale+0x7c>
 10093b6:	f641 71e8 	movw	r1, #8168	; 0x1fe8
 10093ba:	4648      	mov	r0, r9
 10093bc:	f2c0 1101 	movt	r1, #257	; 0x101
 10093c0:	f001 fce0 	bl	100ad84 <strcasecmp>
 10093c4:	b140      	cbz	r0, 10093d8 <__loadlocale+0x1fc>
 10093c6:	f641 71f0 	movw	r1, #8176	; 0x1ff0
 10093ca:	4648      	mov	r0, r9
 10093cc:	f2c0 1101 	movt	r1, #257	; 0x101
 10093d0:	f001 fcd8 	bl	100ad84 <strcasecmp>
 10093d4:	2800      	cmp	r0, #0
 10093d6:	d1ac      	bne.n	1009332 <__loadlocale+0x156>
 10093d8:	f641 71e8 	movw	r1, #8168	; 0x1fe8
 10093dc:	4648      	mov	r0, r9
 10093de:	f2c0 1101 	movt	r1, #257	; 0x101
 10093e2:	f24a 1a21 	movw	sl, #41249	; 0xa121
 10093e6:	f24d 3bf9 	movw	fp, #54265	; 0xd3f9
 10093ea:	f2c0 1a00 	movt	sl, #256	; 0x100
 10093ee:	f2c0 1b00 	movt	fp, #256	; 0x100
 10093f2:	f001 fef3 	bl	100b1dc <strcpy>
 10093f6:	2306      	movs	r3, #6
 10093f8:	2f02      	cmp	r7, #2
 10093fa:	f000 81af 	beq.w	100975c <__loadlocale+0x580>
 10093fe:	2f06      	cmp	r7, #6
 1009400:	d104      	bne.n	100940c <__loadlocale+0x230>
 1009402:	4649      	mov	r1, r9
 1009404:	f506 70a5 	add.w	r0, r6, #330	; 0x14a
 1009408:	f001 fee8 	bl	100b1dc <strcpy>
 100940c:	4621      	mov	r1, r4
 100940e:	4628      	mov	r0, r5
 1009410:	f001 fee4 	bl	100b1dc <strcpy>
 1009414:	4605      	mov	r5, r0
 1009416:	4628      	mov	r0, r5
 1009418:	b00d      	add	sp, #52	; 0x34
 100941a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 100941e:	f242 0170 	movw	r1, #8304	; 0x2070
 1009422:	2203      	movs	r2, #3
 1009424:	f2c0 1101 	movt	r1, #257	; 0x101
 1009428:	4648      	mov	r0, r9
 100942a:	f001 ffd7 	bl	100b3dc <strncasecmp>
 100942e:	2800      	cmp	r0, #0
 1009430:	f47f af7f 	bne.w	1009332 <__loadlocale+0x156>
 1009434:	f89d 3013 	ldrb.w	r3, [sp, #19]
 1009438:	f242 0174 	movw	r1, #8308	; 0x2074
 100943c:	f2c0 1101 	movt	r1, #257	; 0x101
 1009440:	2b2d      	cmp	r3, #45	; 0x2d
 1009442:	bf0c      	ite	eq
 1009444:	a805      	addeq	r0, sp, #20
 1009446:	f10d 0013 	addne.w	r0, sp, #19
 100944a:	f001 fc9b 	bl	100ad84 <strcasecmp>
 100944e:	2800      	cmp	r0, #0
 1009450:	f47f af6f 	bne.w	1009332 <__loadlocale+0x156>
 1009454:	f242 0178 	movw	r1, #8312	; 0x2078
 1009458:	4648      	mov	r0, r9
 100945a:	f2c0 1101 	movt	r1, #257	; 0x101
 100945e:	f001 febd 	bl	100b1dc <strcpy>
 1009462:	2f02      	cmp	r7, #2
 1009464:	d1cb      	bne.n	10093fe <__loadlocale+0x222>
 1009466:	4649      	mov	r1, r9
 1009468:	f506 7095 	add.w	r0, r6, #298	; 0x12a
 100946c:	f001 feb6 	bl	100b1dc <strcpy>
 1009470:	4630      	mov	r0, r6
 1009472:	4649      	mov	r1, r9
 1009474:	f24d 32e1 	movw	r2, #54241	; 0xd3e1
 1009478:	f24a 03fd 	movw	r3, #41213	; 0xa0fd
 100947c:	f2c0 1200 	movt	r2, #256	; 0x100
 1009480:	f2c0 1300 	movt	r3, #256	; 0x100
 1009484:	f8c6 20e0 	str.w	r2, [r6, #224]	; 0xe0
 1009488:	f8c6 30e4 	str.w	r3, [r6, #228]	; 0xe4
 100948c:	2201      	movs	r2, #1
 100948e:	f886 2128 	strb.w	r2, [r6, #296]	; 0x128
 1009492:	f004 f915 	bl	100d6c0 <__set_ctype>
 1009496:	2000      	movs	r0, #0
 1009498:	f8c6 00e8 	str.w	r0, [r6, #232]	; 0xe8
 100949c:	e7b6      	b.n	100940c <__loadlocale+0x230>
 100949e:	f242 010c 	movw	r1, #8204	; 0x200c
 10094a2:	4648      	mov	r0, r9
 10094a4:	f2c0 1101 	movt	r1, #257	; 0x101
 10094a8:	f001 fc6c 	bl	100ad84 <strcasecmp>
 10094ac:	2800      	cmp	r0, #0
 10094ae:	f47f af40 	bne.w	1009332 <__loadlocale+0x156>
 10094b2:	f242 010c 	movw	r1, #8204	; 0x200c
 10094b6:	4648      	mov	r0, r9
 10094b8:	f2c0 1101 	movt	r1, #257	; 0x101
 10094bc:	f24a 3a29 	movw	sl, #41769	; 0xa329
 10094c0:	f001 fe8c 	bl	100b1dc <strcpy>
 10094c4:	f24d 4b9d 	movw	fp, #54429	; 0xd49d
 10094c8:	f2c0 1a00 	movt	sl, #256	; 0x100
 10094cc:	2302      	movs	r3, #2
 10094ce:	f2c0 1b00 	movt	fp, #256	; 0x100
 10094d2:	e791      	b.n	10093f8 <__loadlocale+0x21c>
 10094d4:	f242 0160 	movw	r1, #8288	; 0x2060
 10094d8:	4648      	mov	r0, r9
 10094da:	f2c0 1101 	movt	r1, #257	; 0x101
 10094de:	f001 fc51 	bl	100ad84 <strcasecmp>
 10094e2:	2800      	cmp	r0, #0
 10094e4:	f47f af25 	bne.w	1009332 <__loadlocale+0x156>
 10094e8:	f242 0168 	movw	r1, #8296	; 0x2068
 10094ec:	4648      	mov	r0, r9
 10094ee:	f2c0 1101 	movt	r1, #257	; 0x101
 10094f2:	f001 fe73 	bl	100b1dc <strcpy>
 10094f6:	e7b4      	b.n	1009462 <__loadlocale+0x286>
 10094f8:	f242 0130 	movw	r1, #8240	; 0x2030
 10094fc:	2204      	movs	r2, #4
 10094fe:	f2c0 1101 	movt	r1, #257	; 0x101
 1009502:	4648      	mov	r0, r9
 1009504:	f001 ff6a 	bl	100b3dc <strncasecmp>
 1009508:	2800      	cmp	r0, #0
 100950a:	f47f af12 	bne.w	1009332 <__loadlocale+0x156>
 100950e:	f89d 3014 	ldrb.w	r3, [sp, #20]
 1009512:	2b2d      	cmp	r3, #45	; 0x2d
 1009514:	bf08      	it	eq
 1009516:	f89d 3015 	ldrbeq.w	r3, [sp, #21]
 100951a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 100951e:	2b52      	cmp	r3, #82	; 0x52
 1009520:	f000 8172 	beq.w	1009808 <__loadlocale+0x62c>
 1009524:	2b55      	cmp	r3, #85	; 0x55
 1009526:	f47f af04 	bne.w	1009332 <__loadlocale+0x156>
 100952a:	f242 0140 	movw	r1, #8256	; 0x2040
 100952e:	4648      	mov	r0, r9
 1009530:	f2c0 1101 	movt	r1, #257	; 0x101
 1009534:	f001 fe52 	bl	100b1dc <strcpy>
 1009538:	e793      	b.n	1009462 <__loadlocale+0x286>
 100953a:	f641 71f8 	movw	r1, #8184	; 0x1ff8
 100953e:	4648      	mov	r0, r9
 1009540:	f2c0 1101 	movt	r1, #257	; 0x101
 1009544:	f001 fc1e 	bl	100ad84 <strcasecmp>
 1009548:	2800      	cmp	r0, #0
 100954a:	f47f aef2 	bne.w	1009332 <__loadlocale+0x156>
 100954e:	f641 71f8 	movw	r1, #8184	; 0x1ff8
 1009552:	4648      	mov	r0, r9
 1009554:	f2c0 1101 	movt	r1, #257	; 0x101
 1009558:	f24a 4a65 	movw	sl, #42085	; 0xa465
 100955c:	f001 fe3e 	bl	100b1dc <strcpy>
 1009560:	f24d 5b61 	movw	fp, #54625	; 0xd561
 1009564:	f2c0 1a00 	movt	sl, #256	; 0x100
 1009568:	2308      	movs	r3, #8
 100956a:	f2c0 1b00 	movt	fp, #256	; 0x100
 100956e:	e743      	b.n	10093f8 <__loadlocale+0x21c>
 1009570:	f89d 3011 	ldrb.w	r3, [sp, #17]
 1009574:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 1009578:	2b50      	cmp	r3, #80	; 0x50
 100957a:	f47f aeda 	bne.w	1009332 <__loadlocale+0x156>
 100957e:	2202      	movs	r2, #2
 1009580:	f242 012c 	movw	r1, #8236	; 0x202c
 1009584:	4648      	mov	r0, r9
 1009586:	f2c0 1101 	movt	r1, #257	; 0x101
 100958a:	f001 ffa7 	bl	100b4dc <strncpy>
 100958e:	220a      	movs	r2, #10
 1009590:	a903      	add	r1, sp, #12
 1009592:	f10d 0012 	add.w	r0, sp, #18
 1009596:	f002 f895 	bl	100b6c4 <strtol>
 100959a:	9b03      	ldr	r3, [sp, #12]
 100959c:	781b      	ldrb	r3, [r3, #0]
 100959e:	2b00      	cmp	r3, #0
 10095a0:	f47f aec7 	bne.w	1009332 <__loadlocale+0x156>
 10095a4:	f240 335a 	movw	r3, #858	; 0x35a
 10095a8:	4298      	cmp	r0, r3
 10095aa:	f77f aea7 	ble.w	10092fc <__loadlocale+0x120>
 10095ae:	f5b0 7f69 	cmp.w	r0, #932	; 0x3a4
 10095b2:	f040 80fc 	bne.w	10097ae <__loadlocale+0x5d2>
 10095b6:	f24a 3a29 	movw	sl, #41769	; 0xa329
 10095ba:	f24d 4b9d 	movw	fp, #54429	; 0xd49d
 10095be:	f2c0 1a00 	movt	sl, #256	; 0x100
 10095c2:	f2c0 1b00 	movt	fp, #256	; 0x100
 10095c6:	2302      	movs	r3, #2
 10095c8:	e716      	b.n	10093f8 <__loadlocale+0x21c>
 10095ca:	f641 71c8 	movw	r1, #8136	; 0x1fc8
 10095ce:	4648      	mov	r0, r9
 10095d0:	f2c0 1101 	movt	r1, #257	; 0x101
 10095d4:	f001 fbd6 	bl	100ad84 <strcasecmp>
 10095d8:	2800      	cmp	r0, #0
 10095da:	f47f aeaa 	bne.w	1009332 <__loadlocale+0x156>
 10095de:	f641 71c8 	movw	r1, #8136	; 0x1fc8
 10095e2:	4648      	mov	r0, r9
 10095e4:	f2c0 1101 	movt	r1, #257	; 0x101
 10095e8:	f001 fdf8 	bl	100b1dc <strcpy>
 10095ec:	e739      	b.n	1009462 <__loadlocale+0x286>
 10095ee:	f242 0148 	movw	r1, #8264	; 0x2048
 10095f2:	2208      	movs	r2, #8
 10095f4:	f2c0 1101 	movt	r1, #257	; 0x101
 10095f8:	4648      	mov	r0, r9
 10095fa:	f001 feef 	bl	100b3dc <strncasecmp>
 10095fe:	2800      	cmp	r0, #0
 1009600:	f47f ae97 	bne.w	1009332 <__loadlocale+0x156>
 1009604:	f89d 3018 	ldrb.w	r3, [sp, #24]
 1009608:	f242 0154 	movw	r1, #8276	; 0x2054
 100960c:	f2c0 1101 	movt	r1, #257	; 0x101
 1009610:	2b2d      	cmp	r3, #45	; 0x2d
 1009612:	bf0c      	ite	eq
 1009614:	f10d 0019 	addeq.w	r0, sp, #25
 1009618:	a806      	addne	r0, sp, #24
 100961a:	f001 fbb3 	bl	100ad84 <strcasecmp>
 100961e:	2800      	cmp	r0, #0
 1009620:	f47f ae87 	bne.w	1009332 <__loadlocale+0x156>
 1009624:	f242 0158 	movw	r1, #8280	; 0x2058
 1009628:	4648      	mov	r0, r9
 100962a:	f2c0 1101 	movt	r1, #257	; 0x101
 100962e:	f001 fdd5 	bl	100b1dc <strcpy>
 1009632:	e716      	b.n	1009462 <__loadlocale+0x286>
 1009634:	f641 71fc 	movw	r1, #8188	; 0x1ffc
 1009638:	2203      	movs	r2, #3
 100963a:	f2c0 1101 	movt	r1, #257	; 0x101
 100963e:	4648      	mov	r0, r9
 1009640:	f001 fecc 	bl	100b3dc <strncasecmp>
 1009644:	2800      	cmp	r0, #0
 1009646:	f47f ae74 	bne.w	1009332 <__loadlocale+0x156>
 100964a:	f89d 3013 	ldrb.w	r3, [sp, #19]
 100964e:	f242 0100 	movw	r1, #8192	; 0x2000
 1009652:	f2c0 1101 	movt	r1, #257	; 0x101
 1009656:	2b2d      	cmp	r3, #45	; 0x2d
 1009658:	bf0c      	ite	eq
 100965a:	a805      	addeq	r0, sp, #20
 100965c:	f10d 0013 	addne.w	r0, sp, #19
 1009660:	f001 fb90 	bl	100ad84 <strcasecmp>
 1009664:	2800      	cmp	r0, #0
 1009666:	f47f ae64 	bne.w	1009332 <__loadlocale+0x156>
 100966a:	f242 0104 	movw	r1, #8196	; 0x2004
 100966e:	4648      	mov	r0, r9
 1009670:	f2c0 1101 	movt	r1, #257	; 0x101
 1009674:	f24a 3aad 	movw	sl, #41901	; 0xa3ad
 1009678:	f001 fdb0 	bl	100b1dc <strcpy>
 100967c:	f24d 4bf1 	movw	fp, #54513	; 0xd4f1
 1009680:	f2c0 1a00 	movt	sl, #256	; 0x100
 1009684:	2303      	movs	r3, #3
 1009686:	f2c0 1b00 	movt	fp, #256	; 0x100
 100968a:	e6b5      	b.n	10093f8 <__loadlocale+0x21c>
 100968c:	f242 0114 	movw	r1, #8212	; 0x2014
 1009690:	2203      	movs	r2, #3
 1009692:	f2c0 1101 	movt	r1, #257	; 0x101
 1009696:	4648      	mov	r0, r9
 1009698:	f001 fea0 	bl	100b3dc <strncasecmp>
 100969c:	2800      	cmp	r0, #0
 100969e:	f47f ae48 	bne.w	1009332 <__loadlocale+0x156>
 10096a2:	f89d 3013 	ldrb.w	r3, [sp, #19]
 10096a6:	f242 0118 	movw	r1, #8216	; 0x2018
 10096aa:	2204      	movs	r2, #4
 10096ac:	f2c0 1101 	movt	r1, #257	; 0x101
 10096b0:	2b2d      	cmp	r3, #45	; 0x2d
 10096b2:	bf0c      	ite	eq
 10096b4:	f10d 0814 	addeq.w	r8, sp, #20
 10096b8:	f10d 0813 	addne.w	r8, sp, #19
 10096bc:	4640      	mov	r0, r8
 10096be:	f001 fe8d 	bl	100b3dc <strncasecmp>
 10096c2:	2800      	cmp	r0, #0
 10096c4:	f47f ae35 	bne.w	1009332 <__loadlocale+0x156>
 10096c8:	f898 3004 	ldrb.w	r3, [r8, #4]
 10096cc:	220a      	movs	r2, #10
 10096ce:	a903      	add	r1, sp, #12
 10096d0:	2b2d      	cmp	r3, #45	; 0x2d
 10096d2:	bf14      	ite	ne
 10096d4:	f108 0004 	addne.w	r0, r8, #4
 10096d8:	f108 0005 	addeq.w	r0, r8, #5
 10096dc:	f001 fff2 	bl	100b6c4 <strtol>
 10096e0:	f1a0 030c 	sub.w	r3, r0, #12
 10096e4:	1e42      	subs	r2, r0, #1
 10096e6:	fab3 f383 	clz	r3, r3
 10096ea:	4680      	mov	r8, r0
 10096ec:	095b      	lsrs	r3, r3, #5
 10096ee:	2a0f      	cmp	r2, #15
 10096f0:	bf88      	it	hi
 10096f2:	f043 0301 	orrhi.w	r3, r3, #1
 10096f6:	2b00      	cmp	r3, #0
 10096f8:	f47f ae1b 	bne.w	1009332 <__loadlocale+0x156>
 10096fc:	9b03      	ldr	r3, [sp, #12]
 10096fe:	781b      	ldrb	r3, [r3, #0]
 1009700:	2b00      	cmp	r3, #0
 1009702:	f47f ae16 	bne.w	1009332 <__loadlocale+0x156>
 1009706:	f242 0120 	movw	r1, #8224	; 0x2020
 100970a:	4648      	mov	r0, r9
 100970c:	f2c0 1101 	movt	r1, #257	; 0x101
 1009710:	f001 fd64 	bl	100b1dc <strcpy>
 1009714:	f246 6267 	movw	r2, #26215	; 0x6667
 1009718:	f2c6 6266 	movt	r2, #26214	; 0x6666
 100971c:	f1b8 0f0a 	cmp.w	r8, #10
 1009720:	f04f 000a 	mov.w	r0, #10
 1009724:	bfc8      	it	gt
 1009726:	f10d 011a 	addgt.w	r1, sp, #26
 100972a:	fb82 c208 	smull	ip, r2, r2, r8
 100972e:	bfcc      	ite	gt
 1009730:	2331      	movgt	r3, #49	; 0x31
 1009732:	f10d 0119 	addle.w	r1, sp, #25
 1009736:	f04f 0c00 	mov.w	ip, #0
 100973a:	bfc8      	it	gt
 100973c:	f88d 3019 	strbgt.w	r3, [sp, #25]
 1009740:	ea4f 73e8 	mov.w	r3, r8, asr #31
 1009744:	ebc3 03a2 	rsb	r3, r3, r2, asr #2
 1009748:	f881 c001 	strb.w	ip, [r1, #1]
 100974c:	fb00 8313 	mls	r3, r0, r3, r8
 1009750:	3330      	adds	r3, #48	; 0x30
 1009752:	700b      	strb	r3, [r1, #0]
 1009754:	e685      	b.n	1009462 <__loadlocale+0x286>
 1009756:	f108 0801 	add.w	r8, r8, #1
 100975a:	e607      	b.n	100936c <__loadlocale+0x190>
 100975c:	4649      	mov	r1, r9
 100975e:	f506 7095 	add.w	r0, r6, #298	; 0x12a
 1009762:	9301      	str	r3, [sp, #4]
 1009764:	f001 fd3a 	bl	100b1dc <strcpy>
 1009768:	9b01      	ldr	r3, [sp, #4]
 100976a:	4649      	mov	r1, r9
 100976c:	f8c6 b0e0 	str.w	fp, [r6, #224]	; 0xe0
 1009770:	4630      	mov	r0, r6
 1009772:	f8c6 a0e4 	str.w	sl, [r6, #228]	; 0xe4
 1009776:	f088 0801 	eor.w	r8, r8, #1
 100977a:	f886 3128 	strb.w	r3, [r6, #296]	; 0x128
 100977e:	f003 ff9f 	bl	100d6c0 <__set_ctype>
 1009782:	f018 0801 	ands.w	r8, r8, #1
 1009786:	d067      	beq.n	1009858 <__loadlocale+0x67c>
 1009788:	f89d 3010 	ldrb.w	r3, [sp, #16]
 100978c:	2b55      	cmp	r3, #85	; 0x55
 100978e:	d043      	beq.n	1009818 <__loadlocale+0x63c>
 1009790:	2001      	movs	r0, #1
 1009792:	e681      	b.n	1009498 <__loadlocale+0x2bc>
 1009794:	f108 0001 	add.w	r0, r8, #1
 1009798:	f641 71dc 	movw	r1, #8156	; 0x1fdc
 100979c:	f2c0 1101 	movt	r1, #257	; 0x101
 10097a0:	f001 fbb2 	bl	100af08 <strcmp>
 10097a4:	fab0 f880 	clz	r8, r0
 10097a8:	ea4f 1858 	mov.w	r8, r8, lsr #5
 10097ac:	e56a      	b.n	1009284 <__loadlocale+0xa8>
 10097ae:	dc0f      	bgt.n	10097d0 <__loadlocale+0x5f4>
 10097b0:	f240 3362 	movw	r3, #866	; 0x362
 10097b4:	4298      	cmp	r0, r3
 10097b6:	f43f ae54 	beq.w	1009462 <__loadlocale+0x286>
 10097ba:	f240 336a 	movw	r3, #874	; 0x36a
 10097be:	4298      	cmp	r0, r3
 10097c0:	f43f ae4f 	beq.w	1009462 <__loadlocale+0x286>
 10097c4:	f240 335e 	movw	r3, #862	; 0x35e
 10097c8:	4298      	cmp	r0, r3
 10097ca:	f47f adb2 	bne.w	1009332 <__loadlocale+0x156>
 10097ce:	e648      	b.n	1009462 <__loadlocale+0x286>
 10097d0:	f240 4365 	movw	r3, #1125	; 0x465
 10097d4:	4298      	cmp	r0, r3
 10097d6:	f43f ae44 	beq.w	1009462 <__loadlocale+0x286>
 10097da:	f6ff adaa 	blt.w	1009332 <__loadlocale+0x156>
 10097de:	f2a0 40e2 	subw	r0, r0, #1250	; 0x4e2
 10097e2:	2808      	cmp	r0, #8
 10097e4:	f63f ada5 	bhi.w	1009332 <__loadlocale+0x156>
 10097e8:	e63b      	b.n	1009462 <__loadlocale+0x286>
 10097ea:	f5b0 7f55 	cmp.w	r0, #852	; 0x354
 10097ee:	f43f ae38 	beq.w	1009462 <__loadlocale+0x286>
 10097f2:	f240 3357 	movw	r3, #855	; 0x357
 10097f6:	4298      	cmp	r0, r3
 10097f8:	f43f ae33 	beq.w	1009462 <__loadlocale+0x286>
 10097fc:	f240 3352 	movw	r3, #850	; 0x352
 1009800:	4298      	cmp	r0, r3
 1009802:	f47f ad96 	bne.w	1009332 <__loadlocale+0x156>
 1009806:	e62c      	b.n	1009462 <__loadlocale+0x286>
 1009808:	f242 0138 	movw	r1, #8248	; 0x2038
 100980c:	4648      	mov	r0, r9
 100980e:	f2c0 1101 	movt	r1, #257	; 0x101
 1009812:	f001 fce3 	bl	100b1dc <strcpy>
 1009816:	e624      	b.n	1009462 <__loadlocale+0x286>
 1009818:	f242 0180 	movw	r1, #8320	; 0x2080
 100981c:	463a      	mov	r2, r7
 100981e:	f2c0 1101 	movt	r1, #257	; 0x101
 1009822:	4620      	mov	r0, r4
 1009824:	f001 fe08 	bl	100b438 <strncmp>
 1009828:	2800      	cmp	r0, #0
 100982a:	d0b1      	beq.n	1009790 <__loadlocale+0x5b4>
 100982c:	f242 0184 	movw	r1, #8324	; 0x2084
 1009830:	463a      	mov	r2, r7
 1009832:	f2c0 1101 	movt	r1, #257	; 0x101
 1009836:	4620      	mov	r0, r4
 1009838:	f001 fdfe 	bl	100b438 <strncmp>
 100983c:	2800      	cmp	r0, #0
 100983e:	d0a7      	beq.n	1009790 <__loadlocale+0x5b4>
 1009840:	463a      	mov	r2, r7
 1009842:	f242 0188 	movw	r1, #8328	; 0x2088
 1009846:	4620      	mov	r0, r4
 1009848:	f2c0 1101 	movt	r1, #257	; 0x101
 100984c:	f001 fdf4 	bl	100b438 <strncmp>
 1009850:	fab0 f080 	clz	r0, r0
 1009854:	0940      	lsrs	r0, r0, #5
 1009856:	e61f      	b.n	1009498 <__loadlocale+0x2bc>
 1009858:	4640      	mov	r0, r8
 100985a:	e61d      	b.n	1009498 <__loadlocale+0x2bc>

0100985c <__get_locale_env>:
 100985c:	b538      	push	{r3, r4, r5, lr}
 100985e:	460d      	mov	r5, r1
 1009860:	f242 018c 	movw	r1, #8332	; 0x208c
 1009864:	f2c0 1101 	movt	r1, #257	; 0x101
 1009868:	4604      	mov	r4, r0
 100986a:	f004 ffed 	bl	100e848 <_getenv_r>
 100986e:	b108      	cbz	r0, 1009874 <__get_locale_env+0x18>
 1009870:	7803      	ldrb	r3, [r0, #0]
 1009872:	b9a3      	cbnz	r3, 100989e <__get_locale_env+0x42>
 1009874:	f640 1314 	movw	r3, #2324	; 0x914
 1009878:	f2c0 1301 	movt	r3, #257	; 0x101
 100987c:	4620      	mov	r0, r4
 100987e:	f853 1025 	ldr.w	r1, [r3, r5, lsl #2]
 1009882:	f004 ffe1 	bl	100e848 <_getenv_r>
 1009886:	b108      	cbz	r0, 100988c <__get_locale_env+0x30>
 1009888:	7803      	ldrb	r3, [r0, #0]
 100988a:	b943      	cbnz	r3, 100989e <__get_locale_env+0x42>
 100988c:	f242 0194 	movw	r1, #8340	; 0x2094
 1009890:	4620      	mov	r0, r4
 1009892:	f2c0 1101 	movt	r1, #257	; 0x101
 1009896:	f004 ffd7 	bl	100e848 <_getenv_r>
 100989a:	b908      	cbnz	r0, 10098a0 <__get_locale_env+0x44>
 100989c:	4803      	ldr	r0, [pc, #12]	; (10098ac <__get_locale_env+0x50>)
 100989e:	bd38      	pop	{r3, r4, r5, pc}
 10098a0:	7802      	ldrb	r2, [r0, #0]
 10098a2:	4b02      	ldr	r3, [pc, #8]	; (10098ac <__get_locale_env+0x50>)
 10098a4:	2a00      	cmp	r2, #0
 10098a6:	bf08      	it	eq
 10098a8:	4618      	moveq	r0, r3
 10098aa:	bd38      	pop	{r3, r4, r5, pc}
 10098ac:	01012a8c 	.word	0x01012a8c

010098b0 <_setlocale_r>:
 10098b0:	2906      	cmp	r1, #6
 10098b2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 10098b6:	4681      	mov	r9, r0
 10098b8:	b083      	sub	sp, #12
 10098ba:	d868      	bhi.n	100998e <_setlocale_r+0xde>
 10098bc:	468b      	mov	fp, r1
 10098be:	4692      	mov	sl, r2
 10098c0:	2a00      	cmp	r2, #0
 10098c2:	f000 80a3 	beq.w	1009a0c <_setlocale_r+0x15c>
 10098c6:	f8df 8228 	ldr.w	r8, [pc, #552]	; 1009af0 <_setlocale_r+0x240>
 10098ca:	4e86      	ldr	r6, [pc, #536]	; (1009ae4 <_setlocale_r+0x234>)
 10098cc:	f108 07c0 	add.w	r7, r8, #192	; 0xc0
 10098d0:	4644      	mov	r4, r8
 10098d2:	4635      	mov	r5, r6
 10098d4:	4629      	mov	r1, r5
 10098d6:	4620      	mov	r0, r4
 10098d8:	3420      	adds	r4, #32
 10098da:	f001 fc7f 	bl	100b1dc <strcpy>
 10098de:	42bc      	cmp	r4, r7
 10098e0:	f105 0520 	add.w	r5, r5, #32
 10098e4:	d1f6      	bne.n	10098d4 <_setlocale_r+0x24>
 10098e6:	f89a 3000 	ldrb.w	r3, [sl]
 10098ea:	bbb3      	cbnz	r3, 100995a <_setlocale_r+0xaa>
 10098ec:	f1bb 0f00 	cmp.w	fp, #0
 10098f0:	f040 8098 	bne.w	1009a24 <_setlocale_r+0x174>
 10098f4:	4645      	mov	r5, r8
 10098f6:	2401      	movs	r4, #1
 10098f8:	4621      	mov	r1, r4
 10098fa:	4648      	mov	r0, r9
 10098fc:	f7ff ffae 	bl	100985c <__get_locale_env>
 1009900:	3401      	adds	r4, #1
 1009902:	4607      	mov	r7, r0
 1009904:	f001 fcfc 	bl	100b300 <strlen>
 1009908:	4639      	mov	r1, r7
 100990a:	281f      	cmp	r0, #31
 100990c:	4628      	mov	r0, r5
 100990e:	f105 0520 	add.w	r5, r5, #32
 1009912:	d83c      	bhi.n	100998e <_setlocale_r+0xde>
 1009914:	f001 fc62 	bl	100b1dc <strcpy>
 1009918:	2c07      	cmp	r4, #7
 100991a:	d1ed      	bne.n	10098f8 <_setlocale_r+0x48>
 100991c:	4f72      	ldr	r7, [pc, #456]	; (1009ae8 <_setlocale_r+0x238>)
 100991e:	f642 1a20 	movw	sl, #10528	; 0x2920
 1009922:	f2c0 1a01 	movt	sl, #257	; 0x101
 1009926:	4645      	mov	r5, r8
 1009928:	2401      	movs	r4, #1
 100992a:	46bb      	mov	fp, r7
 100992c:	4631      	mov	r1, r6
 100992e:	4658      	mov	r0, fp
 1009930:	f001 fc54 	bl	100b1dc <strcpy>
 1009934:	462a      	mov	r2, r5
 1009936:	4621      	mov	r1, r4
 1009938:	4650      	mov	r0, sl
 100993a:	f7ff fc4f 	bl	10091dc <__loadlocale>
 100993e:	f10b 0b20 	add.w	fp, fp, #32
 1009942:	3620      	adds	r6, #32
 1009944:	3520      	adds	r5, #32
 1009946:	4603      	mov	r3, r0
 1009948:	2800      	cmp	r0, #0
 100994a:	d07c      	beq.n	1009a46 <_setlocale_r+0x196>
 100994c:	3401      	adds	r4, #1
 100994e:	2c07      	cmp	r4, #7
 1009950:	d1ec      	bne.n	100992c <_setlocale_r+0x7c>
 1009952:	b003      	add	sp, #12
 1009954:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 1009958:	e40a      	b.n	1009170 <currentlocale>
 100995a:	f1bb 0f00 	cmp.w	fp, #0
 100995e:	d01e      	beq.n	100999e <_setlocale_r+0xee>
 1009960:	4650      	mov	r0, sl
 1009962:	f001 fccd 	bl	100b300 <strlen>
 1009966:	281f      	cmp	r0, #31
 1009968:	d811      	bhi.n	100998e <_setlocale_r+0xde>
 100996a:	4c60      	ldr	r4, [pc, #384]	; (1009aec <_setlocale_r+0x23c>)
 100996c:	4651      	mov	r1, sl
 100996e:	eb04 144b 	add.w	r4, r4, fp, lsl #5
 1009972:	4620      	mov	r0, r4
 1009974:	f001 fc32 	bl	100b1dc <strcpy>
 1009978:	4622      	mov	r2, r4
 100997a:	4659      	mov	r1, fp
 100997c:	f642 1020 	movw	r0, #10528	; 0x2920
 1009980:	f2c0 1001 	movt	r0, #257	; 0x101
 1009984:	b003      	add	sp, #12
 1009986:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 100998a:	f7ff bc27 	b.w	10091dc <__loadlocale>
 100998e:	2300      	movs	r3, #0
 1009990:	2216      	movs	r2, #22
 1009992:	f8c9 2000 	str.w	r2, [r9]
 1009996:	4618      	mov	r0, r3
 1009998:	b003      	add	sp, #12
 100999a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 100999e:	212f      	movs	r1, #47	; 0x2f
 10099a0:	4650      	mov	r0, sl
 10099a2:	f001 fa31 	bl	100ae08 <strchr>
 10099a6:	4604      	mov	r4, r0
 10099a8:	2800      	cmp	r0, #0
 10099aa:	f000 808b 	beq.w	1009ac4 <_setlocale_r+0x214>
 10099ae:	7842      	ldrb	r2, [r0, #1]
 10099b0:	2a2f      	cmp	r2, #47	; 0x2f
 10099b2:	bf08      	it	eq
 10099b4:	1c43      	addeq	r3, r0, #1
 10099b6:	d104      	bne.n	10099c2 <_setlocale_r+0x112>
 10099b8:	461c      	mov	r4, r3
 10099ba:	f813 2f01 	ldrb.w	r2, [r3, #1]!
 10099be:	2a2f      	cmp	r2, #47	; 0x2f
 10099c0:	d0fa      	beq.n	10099b8 <_setlocale_r+0x108>
 10099c2:	2a00      	cmp	r2, #0
 10099c4:	d0e3      	beq.n	100998e <_setlocale_r+0xde>
 10099c6:	46c3      	mov	fp, r8
 10099c8:	2501      	movs	r5, #1
 10099ca:	eba4 020a 	sub.w	r2, r4, sl
 10099ce:	2a1f      	cmp	r2, #31
 10099d0:	dcdd      	bgt.n	100998e <_setlocale_r+0xde>
 10099d2:	3201      	adds	r2, #1
 10099d4:	4651      	mov	r1, sl
 10099d6:	4658      	mov	r0, fp
 10099d8:	3501      	adds	r5, #1
 10099da:	f001 fc61 	bl	100b2a0 <strlcpy>
 10099de:	7823      	ldrb	r3, [r4, #0]
 10099e0:	2b2f      	cmp	r3, #47	; 0x2f
 10099e2:	d103      	bne.n	10099ec <_setlocale_r+0x13c>
 10099e4:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 10099e8:	2b2f      	cmp	r3, #47	; 0x2f
 10099ea:	d0fb      	beq.n	10099e4 <_setlocale_r+0x134>
 10099ec:	2b00      	cmp	r3, #0
 10099ee:	d059      	beq.n	1009aa4 <_setlocale_r+0x1f4>
 10099f0:	4622      	mov	r2, r4
 10099f2:	f812 3f01 	ldrb.w	r3, [r2, #1]!
 10099f6:	2b00      	cmp	r3, #0
 10099f8:	bf18      	it	ne
 10099fa:	2b2f      	cmpne	r3, #47	; 0x2f
 10099fc:	d1f9      	bne.n	10099f2 <_setlocale_r+0x142>
 10099fe:	2d07      	cmp	r5, #7
 1009a00:	f10b 0b20 	add.w	fp, fp, #32
 1009a04:	46a2      	mov	sl, r4
 1009a06:	d089      	beq.n	100991c <_setlocale_r+0x6c>
 1009a08:	4614      	mov	r4, r2
 1009a0a:	e7de      	b.n	10099ca <_setlocale_r+0x11a>
 1009a0c:	2900      	cmp	r1, #0
 1009a0e:	d0a0      	beq.n	1009952 <_setlocale_r+0xa2>
 1009a10:	f642 1320 	movw	r3, #10528	; 0x2920
 1009a14:	f2c0 1301 	movt	r3, #257	; 0x101
 1009a18:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 1009a1c:	4618      	mov	r0, r3
 1009a1e:	b003      	add	sp, #12
 1009a20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 1009a24:	4659      	mov	r1, fp
 1009a26:	4648      	mov	r0, r9
 1009a28:	f7ff ff18 	bl	100985c <__get_locale_env>
 1009a2c:	4605      	mov	r5, r0
 1009a2e:	f001 fc67 	bl	100b300 <strlen>
 1009a32:	281f      	cmp	r0, #31
 1009a34:	d8ab      	bhi.n	100998e <_setlocale_r+0xde>
 1009a36:	4c2d      	ldr	r4, [pc, #180]	; (1009aec <_setlocale_r+0x23c>)
 1009a38:	4629      	mov	r1, r5
 1009a3a:	eb04 144b 	add.w	r4, r4, fp, lsl #5
 1009a3e:	4620      	mov	r0, r4
 1009a40:	f001 fbcc 	bl	100b1dc <strcpy>
 1009a44:	e798      	b.n	1009978 <_setlocale_r+0xc8>
 1009a46:	2c01      	cmp	r4, #1
 1009a48:	f8d9 b000 	ldr.w	fp, [r9]
 1009a4c:	d027      	beq.n	1009a9e <_setlocale_r+0x1ee>
 1009a4e:	f642 1620 	movw	r6, #10528	; 0x2920
 1009a52:	f641 7ac4 	movw	sl, #8132	; 0x1fc4
 1009a56:	f2c0 1601 	movt	r6, #257	; 0x101
 1009a5a:	f2c0 1a01 	movt	sl, #257	; 0x101
 1009a5e:	2501      	movs	r5, #1
 1009a60:	e004      	b.n	1009a6c <_setlocale_r+0x1bc>
 1009a62:	3501      	adds	r5, #1
 1009a64:	f108 0820 	add.w	r8, r8, #32
 1009a68:	42a5      	cmp	r5, r4
 1009a6a:	d018      	beq.n	1009a9e <_setlocale_r+0x1ee>
 1009a6c:	4639      	mov	r1, r7
 1009a6e:	4640      	mov	r0, r8
 1009a70:	9301      	str	r3, [sp, #4]
 1009a72:	f001 fbb3 	bl	100b1dc <strcpy>
 1009a76:	4642      	mov	r2, r8
 1009a78:	4629      	mov	r1, r5
 1009a7a:	4630      	mov	r0, r6
 1009a7c:	3720      	adds	r7, #32
 1009a7e:	f7ff fbad 	bl	10091dc <__loadlocale>
 1009a82:	9b01      	ldr	r3, [sp, #4]
 1009a84:	2800      	cmp	r0, #0
 1009a86:	d1ec      	bne.n	1009a62 <_setlocale_r+0x1b2>
 1009a88:	4651      	mov	r1, sl
 1009a8a:	4640      	mov	r0, r8
 1009a8c:	f001 fba6 	bl	100b1dc <strcpy>
 1009a90:	4642      	mov	r2, r8
 1009a92:	4629      	mov	r1, r5
 1009a94:	4630      	mov	r0, r6
 1009a96:	f7ff fba1 	bl	10091dc <__loadlocale>
 1009a9a:	9b01      	ldr	r3, [sp, #4]
 1009a9c:	e7e1      	b.n	1009a62 <_setlocale_r+0x1b2>
 1009a9e:	f8c9 b000 	str.w	fp, [r9]
 1009aa2:	e778      	b.n	1009996 <_setlocale_r+0xe6>
 1009aa4:	2d07      	cmp	r5, #7
 1009aa6:	bf1c      	itt	ne
 1009aa8:	4b10      	ldrne	r3, [pc, #64]	; (1009aec <_setlocale_r+0x23c>)
 1009aaa:	eb03 1545 	addne.w	r5, r3, r5, lsl #5
 1009aae:	f43f af35 	beq.w	100991c <_setlocale_r+0x6c>
 1009ab2:	f1a5 0120 	sub.w	r1, r5, #32
 1009ab6:	4628      	mov	r0, r5
 1009ab8:	3520      	adds	r5, #32
 1009aba:	f001 fb8f 	bl	100b1dc <strcpy>
 1009abe:	42bd      	cmp	r5, r7
 1009ac0:	d1f7      	bne.n	1009ab2 <_setlocale_r+0x202>
 1009ac2:	e72b      	b.n	100991c <_setlocale_r+0x6c>
 1009ac4:	4650      	mov	r0, sl
 1009ac6:	f001 fc1b 	bl	100b300 <strlen>
 1009aca:	281f      	cmp	r0, #31
 1009acc:	f63f af5f 	bhi.w	100998e <_setlocale_r+0xde>
 1009ad0:	4644      	mov	r4, r8
 1009ad2:	4620      	mov	r0, r4
 1009ad4:	4651      	mov	r1, sl
 1009ad6:	3420      	adds	r4, #32
 1009ad8:	f001 fb80 	bl	100b1dc <strcpy>
 1009adc:	42bc      	cmp	r4, r7
 1009ade:	d1f8      	bne.n	1009ad2 <_setlocale_r+0x222>
 1009ae0:	e71c      	b.n	100991c <_setlocale_r+0x6c>
 1009ae2:	bf00      	nop
 1009ae4:	01012940 	.word	0x01012940
 1009ae8:	01018220 	.word	0x01018220
 1009aec:	01018120 	.word	0x01018120
 1009af0:	01018140 	.word	0x01018140

01009af4 <__locale_mb_cur_max>:
 1009af4:	f242 43f0 	movw	r3, #9456	; 0x24f0
 1009af8:	f2c0 1301 	movt	r3, #257	; 0x101
 1009afc:	f642 1220 	movw	r2, #10528	; 0x2920
 1009b00:	f2c0 1201 	movt	r2, #257	; 0x101
 1009b04:	681b      	ldr	r3, [r3, #0]
 1009b06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 1009b08:	2b00      	cmp	r3, #0
 1009b0a:	bf08      	it	eq
 1009b0c:	4613      	moveq	r3, r2
 1009b0e:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 1009b12:	4770      	bx	lr

01009b14 <__locale_ctype_ptr_l>:
 1009b14:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 1009b18:	4770      	bx	lr
 1009b1a:	bf00      	nop

01009b1c <__locale_ctype_ptr>:
 1009b1c:	f242 43f0 	movw	r3, #9456	; 0x24f0
 1009b20:	f2c0 1301 	movt	r3, #257	; 0x101
 1009b24:	f642 1220 	movw	r2, #10528	; 0x2920
 1009b28:	f2c0 1201 	movt	r2, #257	; 0x101
 1009b2c:	681b      	ldr	r3, [r3, #0]
 1009b2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 1009b30:	2b00      	cmp	r3, #0
 1009b32:	bf08      	it	eq
 1009b34:	4613      	moveq	r3, r2
 1009b36:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 1009b3a:	4770      	bx	lr

01009b3c <setlocale>:
 1009b3c:	f242 43f0 	movw	r3, #9456	; 0x24f0
 1009b40:	f2c0 1301 	movt	r3, #257	; 0x101
 1009b44:	460a      	mov	r2, r1
 1009b46:	4601      	mov	r1, r0
 1009b48:	6818      	ldr	r0, [r3, #0]
 1009b4a:	f7ff beb1 	b.w	10098b0 <_setlocale_r>
 1009b4e:	bf00      	nop

01009b50 <malloc>:
 1009b50:	f242 43f0 	movw	r3, #9456	; 0x24f0
 1009b54:	f2c0 1301 	movt	r3, #257	; 0x101
 1009b58:	4601      	mov	r1, r0
 1009b5a:	6818      	ldr	r0, [r3, #0]
 1009b5c:	f000 b808 	b.w	1009b70 <_malloc_r>

01009b60 <free>:
 1009b60:	f242 43f0 	movw	r3, #9456	; 0x24f0
 1009b64:	f2c0 1301 	movt	r3, #257	; 0x101
 1009b68:	4601      	mov	r1, r0
 1009b6a:	6818      	ldr	r0, [r3, #0]
 1009b6c:	f004 bd30 	b.w	100e5d0 <_free_r>

01009b70 <_malloc_r>:
 1009b70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 1009b74:	f101 050b 	add.w	r5, r1, #11
 1009b78:	2d16      	cmp	r5, #22
 1009b7a:	b083      	sub	sp, #12
 1009b7c:	4607      	mov	r7, r0
 1009b7e:	d82c      	bhi.n	1009bda <_malloc_r+0x6a>
 1009b80:	2910      	cmp	r1, #16
 1009b82:	d823      	bhi.n	1009bcc <_malloc_r+0x5c>
 1009b84:	f001 f85c 	bl	100ac40 <__malloc_lock>
 1009b88:	2510      	movs	r5, #16
 1009b8a:	2002      	movs	r0, #2
 1009b8c:	2318      	movs	r3, #24
 1009b8e:	f642 26ac 	movw	r6, #10924	; 0x2aac
 1009b92:	f2c0 1601 	movt	r6, #257	; 0x101
 1009b96:	4433      	add	r3, r6
 1009b98:	f1a3 0108 	sub.w	r1, r3, #8
 1009b9c:	685a      	ldr	r2, [r3, #4]
 1009b9e:	428a      	cmp	r2, r1
 1009ba0:	d04f      	beq.n	1009c42 <_malloc_r+0xd2>
 1009ba2:	6853      	ldr	r3, [r2, #4]
 1009ba4:	f102 0408 	add.w	r4, r2, #8
 1009ba8:	68d1      	ldr	r1, [r2, #12]
 1009baa:	4638      	mov	r0, r7
 1009bac:	f023 0303 	bic.w	r3, r3, #3
 1009bb0:	6895      	ldr	r5, [r2, #8]
 1009bb2:	441a      	add	r2, r3
 1009bb4:	6853      	ldr	r3, [r2, #4]
 1009bb6:	60e9      	str	r1, [r5, #12]
 1009bb8:	f043 0301 	orr.w	r3, r3, #1
 1009bbc:	608d      	str	r5, [r1, #8]
 1009bbe:	6053      	str	r3, [r2, #4]
 1009bc0:	f001 f840 	bl	100ac44 <__malloc_unlock>
 1009bc4:	4620      	mov	r0, r4
 1009bc6:	b003      	add	sp, #12
 1009bc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 1009bcc:	2400      	movs	r4, #0
 1009bce:	230c      	movs	r3, #12
 1009bd0:	4620      	mov	r0, r4
 1009bd2:	603b      	str	r3, [r7, #0]
 1009bd4:	b003      	add	sp, #12
 1009bd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 1009bda:	f025 0507 	bic.w	r5, r5, #7
 1009bde:	42a9      	cmp	r1, r5
 1009be0:	bf94      	ite	ls
 1009be2:	2100      	movls	r1, #0
 1009be4:	2101      	movhi	r1, #1
 1009be6:	ea51 73d5 	orrs.w	r3, r1, r5, lsr #31
 1009bea:	d1ef      	bne.n	1009bcc <_malloc_r+0x5c>
 1009bec:	f001 f828 	bl	100ac40 <__malloc_lock>
 1009bf0:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
 1009bf4:	f0c0 81c5 	bcc.w	1009f82 <_malloc_r+0x412>
 1009bf8:	0a6b      	lsrs	r3, r5, #9
 1009bfa:	f000 8111 	beq.w	1009e20 <_malloc_r+0x2b0>
 1009bfe:	2b04      	cmp	r3, #4
 1009c00:	f200 819b 	bhi.w	1009f3a <_malloc_r+0x3ca>
 1009c04:	09ab      	lsrs	r3, r5, #6
 1009c06:	f103 0039 	add.w	r0, r3, #57	; 0x39
 1009c0a:	f103 0c38 	add.w	ip, r3, #56	; 0x38
 1009c0e:	00c3      	lsls	r3, r0, #3
 1009c10:	f642 26ac 	movw	r6, #10924	; 0x2aac
 1009c14:	f2c0 1601 	movt	r6, #257	; 0x101
 1009c18:	4433      	add	r3, r6
 1009c1a:	f1a3 0408 	sub.w	r4, r3, #8
 1009c1e:	685b      	ldr	r3, [r3, #4]
 1009c20:	429c      	cmp	r4, r3
 1009c22:	d106      	bne.n	1009c32 <_malloc_r+0xc2>
 1009c24:	e012      	b.n	1009c4c <_malloc_r+0xdc>
 1009c26:	2900      	cmp	r1, #0
 1009c28:	f280 8155 	bge.w	1009ed6 <_malloc_r+0x366>
 1009c2c:	68db      	ldr	r3, [r3, #12]
 1009c2e:	429c      	cmp	r4, r3
 1009c30:	d00c      	beq.n	1009c4c <_malloc_r+0xdc>
 1009c32:	685a      	ldr	r2, [r3, #4]
 1009c34:	f022 0203 	bic.w	r2, r2, #3
 1009c38:	1b51      	subs	r1, r2, r5
 1009c3a:	290f      	cmp	r1, #15
 1009c3c:	ddf3      	ble.n	1009c26 <_malloc_r+0xb6>
 1009c3e:	4660      	mov	r0, ip
 1009c40:	e004      	b.n	1009c4c <_malloc_r+0xdc>
 1009c42:	68da      	ldr	r2, [r3, #12]
 1009c44:	4293      	cmp	r3, r2
 1009c46:	bf08      	it	eq
 1009c48:	3002      	addeq	r0, #2
 1009c4a:	d1aa      	bne.n	1009ba2 <_malloc_r+0x32>
 1009c4c:	6932      	ldr	r2, [r6, #16]
 1009c4e:	f8df e480 	ldr.w	lr, [pc, #1152]	; 100a0d0 <_malloc_r+0x560>
 1009c52:	4572      	cmp	r2, lr
 1009c54:	bf08      	it	eq
 1009c56:	6871      	ldreq	r1, [r6, #4]
 1009c58:	d029      	beq.n	1009cae <_malloc_r+0x13e>
 1009c5a:	6853      	ldr	r3, [r2, #4]
 1009c5c:	f023 0c03 	bic.w	ip, r3, #3
 1009c60:	ebac 0305 	sub.w	r3, ip, r5
 1009c64:	2b0f      	cmp	r3, #15
 1009c66:	f300 8190 	bgt.w	1009f8a <_malloc_r+0x41a>
 1009c6a:	2b00      	cmp	r3, #0
 1009c6c:	e9c6 ee04 	strd	lr, lr, [r6, #16]
 1009c70:	f280 8114 	bge.w	1009e9c <_malloc_r+0x32c>
 1009c74:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 1009c78:	f080 813f 	bcs.w	1009efa <_malloc_r+0x38a>
 1009c7c:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
 1009c80:	2101      	movs	r1, #1
 1009c82:	eb0c 0401 	add.w	r4, ip, r1
 1009c86:	6873      	ldr	r3, [r6, #4]
 1009c88:	ea4f 0cac 	mov.w	ip, ip, asr #2
 1009c8c:	f856 9034 	ldr.w	r9, [r6, r4, lsl #3]
 1009c90:	fa01 fc0c 	lsl.w	ip, r1, ip
 1009c94:	eb06 08c4 	add.w	r8, r6, r4, lsl #3
 1009c98:	ea4c 0103 	orr.w	r1, ip, r3
 1009c9c:	f1a8 0308 	sub.w	r3, r8, #8
 1009ca0:	6071      	str	r1, [r6, #4]
 1009ca2:	e9c2 9302 	strd	r9, r3, [r2, #8]
 1009ca6:	f846 2034 	str.w	r2, [r6, r4, lsl #3]
 1009caa:	f8c9 200c 	str.w	r2, [r9, #12]
 1009cae:	1083      	asrs	r3, r0, #2
 1009cb0:	2401      	movs	r4, #1
 1009cb2:	409c      	lsls	r4, r3
 1009cb4:	428c      	cmp	r4, r1
 1009cb6:	f240 80b9 	bls.w	1009e2c <_malloc_r+0x2bc>
 1009cba:	68b4      	ldr	r4, [r6, #8]
 1009cbc:	6863      	ldr	r3, [r4, #4]
 1009cbe:	f023 0803 	bic.w	r8, r3, #3
 1009cc2:	45a8      	cmp	r8, r5
 1009cc4:	eba8 0205 	sub.w	r2, r8, r5
 1009cc8:	bf2c      	ite	cs
 1009cca:	2300      	movcs	r3, #0
 1009ccc:	2301      	movcc	r3, #1
 1009cce:	2a0f      	cmp	r2, #15
 1009cd0:	bfd8      	it	le
 1009cd2:	f043 0301 	orrle.w	r3, r3, #1
 1009cd6:	2b00      	cmp	r3, #0
 1009cd8:	f000 80ed 	beq.w	1009eb6 <_malloc_r+0x346>
 1009cdc:	f248 29e4 	movw	r9, #33508	; 0x82e4
 1009ce0:	f2c0 1901 	movt	r9, #257	; 0x101
 1009ce4:	f8d6 3408 	ldr.w	r3, [r6, #1032]	; 0x408
 1009ce8:	4638      	mov	r0, r7
 1009cea:	f8d9 1000 	ldr.w	r1, [r9]
 1009cee:	eb04 0b08 	add.w	fp, r4, r8
 1009cf2:	3301      	adds	r3, #1
 1009cf4:	4429      	add	r1, r5
 1009cf6:	bf17      	itett	ne
 1009cf8:	f501 5180 	addne.w	r1, r1, #4096	; 0x1000
 1009cfc:	f101 0310 	addeq.w	r3, r1, #16
 1009d00:	310f      	addne	r1, #15
 1009d02:	f421 637f 	bicne.w	r3, r1, #4080	; 0xff0
 1009d06:	bf18      	it	ne
 1009d08:	f023 030f 	bicne.w	r3, r3, #15
 1009d0c:	9301      	str	r3, [sp, #4]
 1009d0e:	4619      	mov	r1, r3
 1009d10:	f000 ff9a 	bl	100ac48 <_sbrk_r>
 1009d14:	9b01      	ldr	r3, [sp, #4]
 1009d16:	f1b0 3fff 	cmp.w	r0, #4294967295
 1009d1a:	4682      	mov	sl, r0
 1009d1c:	f000 8181 	beq.w	100a022 <_malloc_r+0x4b2>
 1009d20:	42b4      	cmp	r4, r6
 1009d22:	bf18      	it	ne
 1009d24:	4583      	cmpne	fp, r0
 1009d26:	f200 817c 	bhi.w	100a022 <_malloc_r+0x4b2>
 1009d2a:	f8d9 0004 	ldr.w	r0, [r9, #4]
 1009d2e:	45d3      	cmp	fp, sl
 1009d30:	4418      	add	r0, r3
 1009d32:	f8c9 0004 	str.w	r0, [r9, #4]
 1009d36:	f000 8166 	beq.w	100a006 <_malloc_r+0x496>
 1009d3a:	f8d6 2408 	ldr.w	r2, [r6, #1032]	; 0x408
 1009d3e:	3201      	adds	r2, #1
 1009d40:	bf0f      	iteee	eq
 1009d42:	f8c6 a408 	streq.w	sl, [r6, #1032]	; 0x408
 1009d46:	ebaa 0b0b 	subne.w	fp, sl, fp
 1009d4a:	4458      	addne	r0, fp
 1009d4c:	f8c9 0004 	strne.w	r0, [r9, #4]
 1009d50:	f01a 0b07 	ands.w	fp, sl, #7
 1009d54:	4638      	mov	r0, r7
 1009d56:	bf1f      	itttt	ne
 1009d58:	f1cb 0208 	rsbne	r2, fp, #8
 1009d5c:	f5cb 5b80 	rsbne	fp, fp, #4096	; 0x1000
 1009d60:	4492      	addne	sl, r2
 1009d62:	f10b 0b08 	addne.w	fp, fp, #8
 1009d66:	4453      	add	r3, sl
 1009d68:	bf08      	it	eq
 1009d6a:	f44f 5b80 	moveq.w	fp, #4096	; 0x1000
 1009d6e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 1009d72:	ebab 0b03 	sub.w	fp, fp, r3
 1009d76:	4659      	mov	r1, fp
 1009d78:	f000 ff66 	bl	100ac48 <_sbrk_r>
 1009d7c:	f8c6 a008 	str.w	sl, [r6, #8]
 1009d80:	1c43      	adds	r3, r0, #1
 1009d82:	bf18      	it	ne
 1009d84:	eba0 010a 	subne.w	r1, r0, sl
 1009d88:	f8d9 0004 	ldr.w	r0, [r9, #4]
 1009d8c:	bf15      	itete	ne
 1009d8e:	4459      	addne	r1, fp
 1009d90:	2101      	moveq	r1, #1
 1009d92:	f041 0101 	orrne.w	r1, r1, #1
 1009d96:	f04f 0b00 	moveq.w	fp, #0
 1009d9a:	42b4      	cmp	r4, r6
 1009d9c:	4458      	add	r0, fp
 1009d9e:	f8ca 1004 	str.w	r1, [sl, #4]
 1009da2:	f8c9 0004 	str.w	r0, [r9, #4]
 1009da6:	f000 813a 	beq.w	100a01e <_malloc_r+0x4ae>
 1009daa:	f1b8 0f0f 	cmp.w	r8, #15
 1009dae:	bf9c      	itt	ls
 1009db0:	2301      	movls	r3, #1
 1009db2:	f8ca 3004 	strls.w	r3, [sl, #4]
 1009db6:	d92e      	bls.n	1009e16 <_malloc_r+0x2a6>
 1009db8:	f1a8 030c 	sub.w	r3, r8, #12
 1009dbc:	6862      	ldr	r2, [r4, #4]
 1009dbe:	f023 0307 	bic.w	r3, r3, #7
 1009dc2:	f04f 0c05 	mov.w	ip, #5
 1009dc6:	18e1      	adds	r1, r4, r3
 1009dc8:	2b0f      	cmp	r3, #15
 1009dca:	f002 0201 	and.w	r2, r2, #1
 1009dce:	ea42 0203 	orr.w	r2, r2, r3
 1009dd2:	6062      	str	r2, [r4, #4]
 1009dd4:	e9c1 cc01 	strd	ip, ip, [r1, #4]
 1009dd8:	f200 8159 	bhi.w	100a08e <_malloc_r+0x51e>
 1009ddc:	f8da 1004 	ldr.w	r1, [sl, #4]
 1009de0:	4654      	mov	r4, sl
 1009de2:	f8d9 302c 	ldr.w	r3, [r9, #44]	; 0x2c
 1009de6:	4283      	cmp	r3, r0
 1009de8:	f8d9 3030 	ldr.w	r3, [r9, #48]	; 0x30
 1009dec:	bf38      	it	cc
 1009dee:	f8c9 002c 	strcc.w	r0, [r9, #44]	; 0x2c
 1009df2:	4283      	cmp	r3, r0
 1009df4:	bf38      	it	cc
 1009df6:	f8c9 0030 	strcc.w	r0, [r9, #48]	; 0x30
 1009dfa:	f021 0103 	bic.w	r1, r1, #3
 1009dfe:	1b4a      	subs	r2, r1, r5
 1009e00:	2a0f      	cmp	r2, #15
 1009e02:	bfcc      	ite	gt
 1009e04:	2300      	movgt	r3, #0
 1009e06:	2301      	movle	r3, #1
 1009e08:	42a9      	cmp	r1, r5
 1009e0a:	bf2c      	ite	cs
 1009e0c:	4619      	movcs	r1, r3
 1009e0e:	f043 0101 	orrcc.w	r1, r3, #1
 1009e12:	2900      	cmp	r1, #0
 1009e14:	d04f      	beq.n	1009eb6 <_malloc_r+0x346>
 1009e16:	4638      	mov	r0, r7
 1009e18:	2400      	movs	r4, #0
 1009e1a:	f000 ff13 	bl	100ac44 <__malloc_unlock>
 1009e1e:	e6d1      	b.n	1009bc4 <_malloc_r+0x54>
 1009e20:	f44f 7300 	mov.w	r3, #512	; 0x200
 1009e24:	2040      	movs	r0, #64	; 0x40
 1009e26:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
 1009e2a:	e6f1      	b.n	1009c10 <_malloc_r+0xa0>
 1009e2c:	420c      	tst	r4, r1
 1009e2e:	d105      	bne.n	1009e3c <_malloc_r+0x2cc>
 1009e30:	f020 0003 	bic.w	r0, r0, #3
 1009e34:	0064      	lsls	r4, r4, #1
 1009e36:	3004      	adds	r0, #4
 1009e38:	420c      	tst	r4, r1
 1009e3a:	d0fb      	beq.n	1009e34 <_malloc_r+0x2c4>
 1009e3c:	eb06 09c0 	add.w	r9, r6, r0, lsl #3
 1009e40:	4680      	mov	r8, r0
 1009e42:	46cc      	mov	ip, r9
 1009e44:	f8dc 300c 	ldr.w	r3, [ip, #12]
 1009e48:	459c      	cmp	ip, r3
 1009e4a:	d106      	bne.n	1009e5a <_malloc_r+0x2ea>
 1009e4c:	e081      	b.n	1009f52 <_malloc_r+0x3e2>
 1009e4e:	2a00      	cmp	r2, #0
 1009e50:	f280 8088 	bge.w	1009f64 <_malloc_r+0x3f4>
 1009e54:	68db      	ldr	r3, [r3, #12]
 1009e56:	459c      	cmp	ip, r3
 1009e58:	d07b      	beq.n	1009f52 <_malloc_r+0x3e2>
 1009e5a:	6859      	ldr	r1, [r3, #4]
 1009e5c:	f021 0103 	bic.w	r1, r1, #3
 1009e60:	1b4a      	subs	r2, r1, r5
 1009e62:	2a0f      	cmp	r2, #15
 1009e64:	ddf3      	ble.n	1009e4e <_malloc_r+0x2de>
 1009e66:	68dc      	ldr	r4, [r3, #12]
 1009e68:	eb03 0c05 	add.w	ip, r3, r5
 1009e6c:	f8d3 8008 	ldr.w	r8, [r3, #8]
 1009e70:	f045 0501 	orr.w	r5, r5, #1
 1009e74:	4638      	mov	r0, r7
 1009e76:	605d      	str	r5, [r3, #4]
 1009e78:	f042 0501 	orr.w	r5, r2, #1
 1009e7c:	f8c8 400c 	str.w	r4, [r8, #12]
 1009e80:	f8c4 8008 	str.w	r8, [r4, #8]
 1009e84:	f103 0408 	add.w	r4, r3, #8
 1009e88:	e9c6 cc04 	strd	ip, ip, [r6, #16]
 1009e8c:	e9cc ee02 	strd	lr, lr, [ip, #8]
 1009e90:	f8cc 5004 	str.w	r5, [ip, #4]
 1009e94:	505a      	str	r2, [r3, r1]
 1009e96:	f000 fed5 	bl	100ac44 <__malloc_unlock>
 1009e9a:	e693      	b.n	1009bc4 <_malloc_r+0x54>
 1009e9c:	4494      	add	ip, r2
 1009e9e:	4638      	mov	r0, r7
 1009ea0:	f102 0408 	add.w	r4, r2, #8
 1009ea4:	f8dc 3004 	ldr.w	r3, [ip, #4]
 1009ea8:	f043 0301 	orr.w	r3, r3, #1
 1009eac:	f8cc 3004 	str.w	r3, [ip, #4]
 1009eb0:	f000 fec8 	bl	100ac44 <__malloc_unlock>
 1009eb4:	e686      	b.n	1009bc4 <_malloc_r+0x54>
 1009eb6:	1963      	adds	r3, r4, r5
 1009eb8:	f042 0201 	orr.w	r2, r2, #1
 1009ebc:	4638      	mov	r0, r7
 1009ebe:	f045 0501 	orr.w	r5, r5, #1
 1009ec2:	6065      	str	r5, [r4, #4]
 1009ec4:	3408      	adds	r4, #8
 1009ec6:	60b3      	str	r3, [r6, #8]
 1009ec8:	605a      	str	r2, [r3, #4]
 1009eca:	f000 febb 	bl	100ac44 <__malloc_unlock>
 1009ece:	4620      	mov	r0, r4
 1009ed0:	b003      	add	sp, #12
 1009ed2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 1009ed6:	441a      	add	r2, r3
 1009ed8:	e9d3 6502 	ldrd	r6, r5, [r3, #8]
 1009edc:	4638      	mov	r0, r7
 1009ede:	f103 0408 	add.w	r4, r3, #8
 1009ee2:	6851      	ldr	r1, [r2, #4]
 1009ee4:	60f5      	str	r5, [r6, #12]
 1009ee6:	f041 0101 	orr.w	r1, r1, #1
 1009eea:	60ae      	str	r6, [r5, #8]
 1009eec:	6051      	str	r1, [r2, #4]
 1009eee:	f000 fea9 	bl	100ac44 <__malloc_unlock>
 1009ef2:	4620      	mov	r0, r4
 1009ef4:	b003      	add	sp, #12
 1009ef6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 1009efa:	ea4f 215c 	mov.w	r1, ip, lsr #9
 1009efe:	2904      	cmp	r1, #4
 1009f00:	d956      	bls.n	1009fb0 <_malloc_r+0x440>
 1009f02:	2914      	cmp	r1, #20
 1009f04:	f200 809b 	bhi.w	100a03e <_malloc_r+0x4ce>
 1009f08:	f101 035c 	add.w	r3, r1, #92	; 0x5c
 1009f0c:	315b      	adds	r1, #91	; 0x5b
 1009f0e:	00db      	lsls	r3, r3, #3
 1009f10:	18f4      	adds	r4, r6, r3
 1009f12:	58f3      	ldr	r3, [r6, r3]
 1009f14:	3c08      	subs	r4, #8
 1009f16:	429c      	cmp	r4, r3
 1009f18:	f000 8086 	beq.w	100a028 <_malloc_r+0x4b8>
 1009f1c:	6859      	ldr	r1, [r3, #4]
 1009f1e:	f021 0103 	bic.w	r1, r1, #3
 1009f22:	4561      	cmp	r1, ip
 1009f24:	d902      	bls.n	1009f2c <_malloc_r+0x3bc>
 1009f26:	689b      	ldr	r3, [r3, #8]
 1009f28:	429c      	cmp	r4, r3
 1009f2a:	d1f7      	bne.n	1009f1c <_malloc_r+0x3ac>
 1009f2c:	68dc      	ldr	r4, [r3, #12]
 1009f2e:	6871      	ldr	r1, [r6, #4]
 1009f30:	e9c2 3402 	strd	r3, r4, [r2, #8]
 1009f34:	60a2      	str	r2, [r4, #8]
 1009f36:	60da      	str	r2, [r3, #12]
 1009f38:	e6b9      	b.n	1009cae <_malloc_r+0x13e>
 1009f3a:	2b14      	cmp	r3, #20
 1009f3c:	d93f      	bls.n	1009fbe <_malloc_r+0x44e>
 1009f3e:	2b54      	cmp	r3, #84	; 0x54
 1009f40:	f200 8086 	bhi.w	100a050 <_malloc_r+0x4e0>
 1009f44:	0b2b      	lsrs	r3, r5, #12
 1009f46:	f103 006f 	add.w	r0, r3, #111	; 0x6f
 1009f4a:	f103 0c6e 	add.w	ip, r3, #110	; 0x6e
 1009f4e:	00c3      	lsls	r3, r0, #3
 1009f50:	e65e      	b.n	1009c10 <_malloc_r+0xa0>
 1009f52:	f108 0801 	add.w	r8, r8, #1
 1009f56:	f10c 0c08 	add.w	ip, ip, #8
 1009f5a:	f018 0f03 	tst.w	r8, #3
 1009f5e:	f47f af71 	bne.w	1009e44 <_malloc_r+0x2d4>
 1009f62:	e036      	b.n	1009fd2 <_malloc_r+0x462>
 1009f64:	4419      	add	r1, r3
 1009f66:	461c      	mov	r4, r3
 1009f68:	68da      	ldr	r2, [r3, #12]
 1009f6a:	4638      	mov	r0, r7
 1009f6c:	f854 5f08 	ldr.w	r5, [r4, #8]!
 1009f70:	684b      	ldr	r3, [r1, #4]
 1009f72:	f043 0301 	orr.w	r3, r3, #1
 1009f76:	604b      	str	r3, [r1, #4]
 1009f78:	60ea      	str	r2, [r5, #12]
 1009f7a:	6095      	str	r5, [r2, #8]
 1009f7c:	f000 fe62 	bl	100ac44 <__malloc_unlock>
 1009f80:	e620      	b.n	1009bc4 <_malloc_r+0x54>
 1009f82:	08e8      	lsrs	r0, r5, #3
 1009f84:	f105 0308 	add.w	r3, r5, #8
 1009f88:	e601      	b.n	1009b8e <_malloc_r+0x1e>
 1009f8a:	1951      	adds	r1, r2, r5
 1009f8c:	4638      	mov	r0, r7
 1009f8e:	f045 0501 	orr.w	r5, r5, #1
 1009f92:	6055      	str	r5, [r2, #4]
 1009f94:	e9c6 1104 	strd	r1, r1, [r6, #16]
 1009f98:	f043 0501 	orr.w	r5, r3, #1
 1009f9c:	e9c1 ee02 	strd	lr, lr, [r1, #8]
 1009fa0:	f102 0408 	add.w	r4, r2, #8
 1009fa4:	604d      	str	r5, [r1, #4]
 1009fa6:	f842 300c 	str.w	r3, [r2, ip]
 1009faa:	f000 fe4b 	bl	100ac44 <__malloc_unlock>
 1009fae:	e609      	b.n	1009bc4 <_malloc_r+0x54>
 1009fb0:	ea4f 119c 	mov.w	r1, ip, lsr #6
 1009fb4:	f101 0339 	add.w	r3, r1, #57	; 0x39
 1009fb8:	3138      	adds	r1, #56	; 0x38
 1009fba:	00db      	lsls	r3, r3, #3
 1009fbc:	e7a8      	b.n	1009f10 <_malloc_r+0x3a0>
 1009fbe:	f103 005c 	add.w	r0, r3, #92	; 0x5c
 1009fc2:	f103 0c5b 	add.w	ip, r3, #91	; 0x5b
 1009fc6:	00c3      	lsls	r3, r0, #3
 1009fc8:	e622      	b.n	1009c10 <_malloc_r+0xa0>
 1009fca:	f859 3908 	ldr.w	r3, [r9], #-8
 1009fce:	454b      	cmp	r3, r9
 1009fd0:	d17c      	bne.n	100a0cc <_malloc_r+0x55c>
 1009fd2:	f010 0f03 	tst.w	r0, #3
 1009fd6:	f100 30ff 	add.w	r0, r0, #4294967295
 1009fda:	d1f6      	bne.n	1009fca <_malloc_r+0x45a>
 1009fdc:	6873      	ldr	r3, [r6, #4]
 1009fde:	ea23 0304 	bic.w	r3, r3, r4
 1009fe2:	6073      	str	r3, [r6, #4]
 1009fe4:	0064      	lsls	r4, r4, #1
 1009fe6:	429c      	cmp	r4, r3
 1009fe8:	bf8c      	ite	hi
 1009fea:	2200      	movhi	r2, #0
 1009fec:	2201      	movls	r2, #1
 1009fee:	2c00      	cmp	r4, #0
 1009ff0:	bf08      	it	eq
 1009ff2:	2200      	moveq	r2, #0
 1009ff4:	b91a      	cbnz	r2, 1009ffe <_malloc_r+0x48e>
 1009ff6:	e660      	b.n	1009cba <_malloc_r+0x14a>
 1009ff8:	0064      	lsls	r4, r4, #1
 1009ffa:	f108 0804 	add.w	r8, r8, #4
 1009ffe:	421c      	tst	r4, r3
 100a000:	d0fa      	beq.n	1009ff8 <_malloc_r+0x488>
 100a002:	4640      	mov	r0, r8
 100a004:	e71a      	b.n	1009e3c <_malloc_r+0x2cc>
 100a006:	f3cb 020b 	ubfx	r2, fp, #0, #12
 100a00a:	2a00      	cmp	r2, #0
 100a00c:	f47f ae95 	bne.w	1009d3a <_malloc_r+0x1ca>
 100a010:	68b4      	ldr	r4, [r6, #8]
 100a012:	eb08 0103 	add.w	r1, r8, r3
 100a016:	f041 0101 	orr.w	r1, r1, #1
 100a01a:	6061      	str	r1, [r4, #4]
 100a01c:	e6e1      	b.n	1009de2 <_malloc_r+0x272>
 100a01e:	4654      	mov	r4, sl
 100a020:	e6df      	b.n	1009de2 <_malloc_r+0x272>
 100a022:	68b4      	ldr	r4, [r6, #8]
 100a024:	6861      	ldr	r1, [r4, #4]
 100a026:	e6e8      	b.n	1009dfa <_malloc_r+0x28a>
 100a028:	ea4f 0ca1 	mov.w	ip, r1, asr #2
 100a02c:	f04f 0801 	mov.w	r8, #1
 100a030:	6871      	ldr	r1, [r6, #4]
 100a032:	fa08 fc0c 	lsl.w	ip, r8, ip
 100a036:	ea4c 0101 	orr.w	r1, ip, r1
 100a03a:	6071      	str	r1, [r6, #4]
 100a03c:	e778      	b.n	1009f30 <_malloc_r+0x3c0>
 100a03e:	2954      	cmp	r1, #84	; 0x54
 100a040:	d810      	bhi.n	100a064 <_malloc_r+0x4f4>
 100a042:	ea4f 311c 	mov.w	r1, ip, lsr #12
 100a046:	f101 036f 	add.w	r3, r1, #111	; 0x6f
 100a04a:	316e      	adds	r1, #110	; 0x6e
 100a04c:	00db      	lsls	r3, r3, #3
 100a04e:	e75f      	b.n	1009f10 <_malloc_r+0x3a0>
 100a050:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 100a054:	d810      	bhi.n	100a078 <_malloc_r+0x508>
 100a056:	0beb      	lsrs	r3, r5, #15
 100a058:	f103 0078 	add.w	r0, r3, #120	; 0x78
 100a05c:	f103 0c77 	add.w	ip, r3, #119	; 0x77
 100a060:	00c3      	lsls	r3, r0, #3
 100a062:	e5d5      	b.n	1009c10 <_malloc_r+0xa0>
 100a064:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
 100a068:	d81b      	bhi.n	100a0a2 <_malloc_r+0x532>
 100a06a:	ea4f 31dc 	mov.w	r1, ip, lsr #15
 100a06e:	f101 0378 	add.w	r3, r1, #120	; 0x78
 100a072:	3177      	adds	r1, #119	; 0x77
 100a074:	00db      	lsls	r3, r3, #3
 100a076:	e74b      	b.n	1009f10 <_malloc_r+0x3a0>
 100a078:	f240 5254 	movw	r2, #1364	; 0x554
 100a07c:	4293      	cmp	r3, r2
 100a07e:	d81f      	bhi.n	100a0c0 <_malloc_r+0x550>
 100a080:	0cab      	lsrs	r3, r5, #18
 100a082:	f103 007d 	add.w	r0, r3, #125	; 0x7d
 100a086:	f103 0c7c 	add.w	ip, r3, #124	; 0x7c
 100a08a:	00c3      	lsls	r3, r0, #3
 100a08c:	e5c0      	b.n	1009c10 <_malloc_r+0xa0>
 100a08e:	f104 0108 	add.w	r1, r4, #8
 100a092:	4638      	mov	r0, r7
 100a094:	f004 fa9c 	bl	100e5d0 <_free_r>
 100a098:	68b4      	ldr	r4, [r6, #8]
 100a09a:	f8d9 0004 	ldr.w	r0, [r9, #4]
 100a09e:	6861      	ldr	r1, [r4, #4]
 100a0a0:	e69f      	b.n	1009de2 <_malloc_r+0x272>
 100a0a2:	f240 5354 	movw	r3, #1364	; 0x554
 100a0a6:	4299      	cmp	r1, r3
 100a0a8:	bf9b      	ittet	ls
 100a0aa:	ea4f 419c 	movls.w	r1, ip, lsr #18
 100a0ae:	f101 037d 	addls.w	r3, r1, #125	; 0x7d
 100a0b2:	f44f 737e 	movhi.w	r3, #1016	; 0x3f8
 100a0b6:	317c      	addls	r1, #124	; 0x7c
 100a0b8:	bf8c      	ite	hi
 100a0ba:	217e      	movhi	r1, #126	; 0x7e
 100a0bc:	00db      	lslls	r3, r3, #3
 100a0be:	e727      	b.n	1009f10 <_malloc_r+0x3a0>
 100a0c0:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
 100a0c4:	207f      	movs	r0, #127	; 0x7f
 100a0c6:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
 100a0ca:	e5a1      	b.n	1009c10 <_malloc_r+0xa0>
 100a0cc:	6873      	ldr	r3, [r6, #4]
 100a0ce:	e789      	b.n	1009fe4 <_malloc_r+0x474>
 100a0d0:	01012ab4 	.word	0x01012ab4

0100a0d4 <_mbtowc_r>:
 100a0d4:	b430      	push	{r4, r5}
 100a0d6:	f242 44f0 	movw	r4, #9456	; 0x24f0
 100a0da:	f2c0 1401 	movt	r4, #257	; 0x101
 100a0de:	f642 1520 	movw	r5, #10528	; 0x2920
 100a0e2:	f2c0 1501 	movt	r5, #257	; 0x101
 100a0e6:	6824      	ldr	r4, [r4, #0]
 100a0e8:	6b64      	ldr	r4, [r4, #52]	; 0x34
 100a0ea:	2c00      	cmp	r4, #0
 100a0ec:	bf08      	it	eq
 100a0ee:	462c      	moveq	r4, r5
 100a0f0:	f8d4 40e4 	ldr.w	r4, [r4, #228]	; 0xe4
 100a0f4:	46a4      	mov	ip, r4
 100a0f6:	bc30      	pop	{r4, r5}
 100a0f8:	4760      	bx	ip
 100a0fa:	bf00      	nop

0100a0fc <__ascii_mbtowc>:
 100a0fc:	b082      	sub	sp, #8
 100a0fe:	b151      	cbz	r1, 100a116 <__ascii_mbtowc+0x1a>
 100a100:	4610      	mov	r0, r2
 100a102:	b132      	cbz	r2, 100a112 <__ascii_mbtowc+0x16>
 100a104:	b14b      	cbz	r3, 100a11a <__ascii_mbtowc+0x1e>
 100a106:	7813      	ldrb	r3, [r2, #0]
 100a108:	600b      	str	r3, [r1, #0]
 100a10a:	7812      	ldrb	r2, [r2, #0]
 100a10c:	1c10      	adds	r0, r2, #0
 100a10e:	bf18      	it	ne
 100a110:	2001      	movne	r0, #1
 100a112:	b002      	add	sp, #8
 100a114:	4770      	bx	lr
 100a116:	a901      	add	r1, sp, #4
 100a118:	e7f2      	b.n	100a100 <__ascii_mbtowc+0x4>
 100a11a:	f06f 0001 	mvn.w	r0, #1
 100a11e:	e7f8      	b.n	100a112 <__ascii_mbtowc+0x16>

0100a120 <__utf8_mbtowc>:
 100a120:	b5f0      	push	{r4, r5, r6, r7, lr}
 100a122:	b083      	sub	sp, #12
 100a124:	4607      	mov	r7, r0
 100a126:	9c08      	ldr	r4, [sp, #32]
 100a128:	2900      	cmp	r1, #0
 100a12a:	d035      	beq.n	100a198 <__utf8_mbtowc+0x78>
 100a12c:	4610      	mov	r0, r2
 100a12e:	b34a      	cbz	r2, 100a184 <__utf8_mbtowc+0x64>
 100a130:	2b00      	cmp	r3, #0
 100a132:	f000 80db 	beq.w	100a2ec <__utf8_mbtowc+0x1cc>
 100a136:	6826      	ldr	r6, [r4, #0]
 100a138:	bb36      	cbnz	r6, 100a188 <__utf8_mbtowc+0x68>
 100a13a:	7810      	ldrb	r0, [r2, #0]
 100a13c:	2501      	movs	r5, #1
 100a13e:	b338      	cbz	r0, 100a190 <__utf8_mbtowc+0x70>
 100a140:	287f      	cmp	r0, #127	; 0x7f
 100a142:	dd66      	ble.n	100a212 <__utf8_mbtowc+0xf2>
 100a144:	f1a0 0cc0 	sub.w	ip, r0, #192	; 0xc0
 100a148:	f1bc 0f1f 	cmp.w	ip, #31
 100a14c:	d826      	bhi.n	100a19c <__utf8_mbtowc+0x7c>
 100a14e:	7120      	strb	r0, [r4, #4]
 100a150:	b926      	cbnz	r6, 100a15c <__utf8_mbtowc+0x3c>
 100a152:	2601      	movs	r6, #1
 100a154:	42b3      	cmp	r3, r6
 100a156:	6026      	str	r6, [r4, #0]
 100a158:	f240 80c8 	bls.w	100a2ec <__utf8_mbtowc+0x1cc>
 100a15c:	5d52      	ldrb	r2, [r2, r5]
 100a15e:	3501      	adds	r5, #1
 100a160:	f1a2 0380 	sub.w	r3, r2, #128	; 0x80
 100a164:	2b3f      	cmp	r3, #63	; 0x3f
 100a166:	f200 80c7 	bhi.w	100a2f8 <__utf8_mbtowc+0x1d8>
 100a16a:	28c1      	cmp	r0, #193	; 0xc1
 100a16c:	f340 80c4 	ble.w	100a2f8 <__utf8_mbtowc+0x1d8>
 100a170:	0183      	lsls	r3, r0, #6
 100a172:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 100a176:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 100a17a:	4628      	mov	r0, r5
 100a17c:	4313      	orrs	r3, r2
 100a17e:	2200      	movs	r2, #0
 100a180:	6022      	str	r2, [r4, #0]
 100a182:	600b      	str	r3, [r1, #0]
 100a184:	b003      	add	sp, #12
 100a186:	bdf0      	pop	{r4, r5, r6, r7, pc}
 100a188:	7920      	ldrb	r0, [r4, #4]
 100a18a:	2500      	movs	r5, #0
 100a18c:	2800      	cmp	r0, #0
 100a18e:	d1d7      	bne.n	100a140 <__utf8_mbtowc+0x20>
 100a190:	6008      	str	r0, [r1, #0]
 100a192:	6020      	str	r0, [r4, #0]
 100a194:	b003      	add	sp, #12
 100a196:	bdf0      	pop	{r4, r5, r6, r7, pc}
 100a198:	a901      	add	r1, sp, #4
 100a19a:	e7c7      	b.n	100a12c <__utf8_mbtowc+0xc>
 100a19c:	f1a0 0ce0 	sub.w	ip, r0, #224	; 0xe0
 100a1a0:	f1bc 0f0f 	cmp.w	ip, #15
 100a1a4:	d83b      	bhi.n	100a21e <__utf8_mbtowc+0xfe>
 100a1a6:	7120      	strb	r0, [r4, #4]
 100a1a8:	2e00      	cmp	r6, #0
 100a1aa:	f000 8088 	beq.w	100a2be <__utf8_mbtowc+0x19e>
 100a1ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 100a1b2:	bf18      	it	ne
 100a1b4:	3301      	addne	r3, #1
 100a1b6:	2e01      	cmp	r6, #1
 100a1b8:	bf18      	it	ne
 100a1ba:	f894 c005 	ldrbne.w	ip, [r4, #5]
 100a1be:	f000 8082 	beq.w	100a2c6 <__utf8_mbtowc+0x1a6>
 100a1c2:	f1bc 0f9f 	cmp.w	ip, #159	; 0x9f
 100a1c6:	bfd8      	it	le
 100a1c8:	28e0      	cmple	r0, #224	; 0xe0
 100a1ca:	f000 8095 	beq.w	100a2f8 <__utf8_mbtowc+0x1d8>
 100a1ce:	f1ac 0e80 	sub.w	lr, ip, #128	; 0x80
 100a1d2:	f1be 0f3f 	cmp.w	lr, #63	; 0x3f
 100a1d6:	f200 808f 	bhi.w	100a2f8 <__utf8_mbtowc+0x1d8>
 100a1da:	2e01      	cmp	r6, #1
 100a1dc:	f884 c005 	strb.w	ip, [r4, #5]
 100a1e0:	d07f      	beq.n	100a2e2 <__utf8_mbtowc+0x1c2>
 100a1e2:	5d53      	ldrb	r3, [r2, r5]
 100a1e4:	3501      	adds	r5, #1
 100a1e6:	f1a3 0280 	sub.w	r2, r3, #128	; 0x80
 100a1ea:	2a3f      	cmp	r2, #63	; 0x3f
 100a1ec:	f200 8084 	bhi.w	100a2f8 <__utf8_mbtowc+0x1d8>
 100a1f0:	0300      	lsls	r0, r0, #12
 100a1f2:	ea4f 1c8c 	mov.w	ip, ip, lsl #6
 100a1f6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 100a1fa:	f40c 6c7c 	and.w	ip, ip, #4032	; 0xfc0
 100a1fe:	b283      	uxth	r3, r0
 100a200:	4628      	mov	r0, r5
 100a202:	ea43 0c0c 	orr.w	ip, r3, ip
 100a206:	2500      	movs	r5, #0
 100a208:	ea4c 0202 	orr.w	r2, ip, r2
 100a20c:	6025      	str	r5, [r4, #0]
 100a20e:	600a      	str	r2, [r1, #0]
 100a210:	e7b8      	b.n	100a184 <__utf8_mbtowc+0x64>
 100a212:	2300      	movs	r3, #0
 100a214:	6023      	str	r3, [r4, #0]
 100a216:	6008      	str	r0, [r1, #0]
 100a218:	2001      	movs	r0, #1
 100a21a:	b003      	add	sp, #12
 100a21c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 100a21e:	f1a0 0cf0 	sub.w	ip, r0, #240	; 0xf0
 100a222:	f1bc 0f04 	cmp.w	ip, #4
 100a226:	d867      	bhi.n	100a2f8 <__utf8_mbtowc+0x1d8>
 100a228:	7120      	strb	r0, [r4, #4]
 100a22a:	2e00      	cmp	r6, #0
 100a22c:	d050      	beq.n	100a2d0 <__utf8_mbtowc+0x1b0>
 100a22e:	f1b3 3fff 	cmp.w	r3, #4294967295
 100a232:	bf18      	it	ne
 100a234:	3301      	addne	r3, #1
 100a236:	2e01      	cmp	r6, #1
 100a238:	bf18      	it	ne
 100a23a:	f894 c005 	ldrbne.w	ip, [r4, #5]
 100a23e:	d04b      	beq.n	100a2d8 <__utf8_mbtowc+0x1b8>
 100a240:	28f0      	cmp	r0, #240	; 0xf0
 100a242:	d056      	beq.n	100a2f2 <__utf8_mbtowc+0x1d2>
 100a244:	f1a0 0ef4 	sub.w	lr, r0, #244	; 0xf4
 100a248:	f1bc 0f8f 	cmp.w	ip, #143	; 0x8f
 100a24c:	fabe fe8e 	clz	lr, lr
 100a250:	ea4f 1e5e 	mov.w	lr, lr, lsr #5
 100a254:	bfd8      	it	le
 100a256:	f04f 0e00 	movle.w	lr, #0
 100a25a:	f1be 0f00 	cmp.w	lr, #0
 100a25e:	d14b      	bne.n	100a2f8 <__utf8_mbtowc+0x1d8>
 100a260:	f1ac 0e80 	sub.w	lr, ip, #128	; 0x80
 100a264:	f1be 0f3f 	cmp.w	lr, #63	; 0x3f
 100a268:	d846      	bhi.n	100a2f8 <__utf8_mbtowc+0x1d8>
 100a26a:	2e01      	cmp	r6, #1
 100a26c:	f884 c005 	strb.w	ip, [r4, #5]
 100a270:	d047      	beq.n	100a302 <__utf8_mbtowc+0x1e2>
 100a272:	1c5e      	adds	r6, r3, #1
 100a274:	6826      	ldr	r6, [r4, #0]
 100a276:	bf18      	it	ne
 100a278:	3301      	addne	r3, #1
 100a27a:	2e02      	cmp	r6, #2
 100a27c:	d045      	beq.n	100a30a <__utf8_mbtowc+0x1ea>
 100a27e:	79a6      	ldrb	r6, [r4, #6]
 100a280:	f1a6 0380 	sub.w	r3, r6, #128	; 0x80
 100a284:	2b3f      	cmp	r3, #63	; 0x3f
 100a286:	d837      	bhi.n	100a2f8 <__utf8_mbtowc+0x1d8>
 100a288:	5d52      	ldrb	r2, [r2, r5]
 100a28a:	3501      	adds	r5, #1
 100a28c:	f1a2 0380 	sub.w	r3, r2, #128	; 0x80
 100a290:	2b3f      	cmp	r3, #63	; 0x3f
 100a292:	d831      	bhi.n	100a2f8 <__utf8_mbtowc+0x1d8>
 100a294:	0483      	lsls	r3, r0, #18
 100a296:	ea4f 3c0c 	mov.w	ip, ip, lsl #12
 100a29a:	f403 13e0 	and.w	r3, r3, #1835008	; 0x1c0000
 100a29e:	f40c 3c7c 	and.w	ip, ip, #258048	; 0x3f000
 100a2a2:	01b0      	lsls	r0, r6, #6
 100a2a4:	ea43 030c 	orr.w	r3, r3, ip
 100a2a8:	f400 607c 	and.w	r0, r0, #4032	; 0xfc0
 100a2ac:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 100a2b0:	4303      	orrs	r3, r0
 100a2b2:	4628      	mov	r0, r5
 100a2b4:	4313      	orrs	r3, r2
 100a2b6:	2200      	movs	r2, #0
 100a2b8:	600b      	str	r3, [r1, #0]
 100a2ba:	6022      	str	r2, [r4, #0]
 100a2bc:	e762      	b.n	100a184 <__utf8_mbtowc+0x64>
 100a2be:	2601      	movs	r6, #1
 100a2c0:	42b3      	cmp	r3, r6
 100a2c2:	6026      	str	r6, [r4, #0]
 100a2c4:	d912      	bls.n	100a2ec <__utf8_mbtowc+0x1cc>
 100a2c6:	f812 c005 	ldrb.w	ip, [r2, r5]
 100a2ca:	2601      	movs	r6, #1
 100a2cc:	4435      	add	r5, r6
 100a2ce:	e778      	b.n	100a1c2 <__utf8_mbtowc+0xa2>
 100a2d0:	2601      	movs	r6, #1
 100a2d2:	42b3      	cmp	r3, r6
 100a2d4:	6026      	str	r6, [r4, #0]
 100a2d6:	d909      	bls.n	100a2ec <__utf8_mbtowc+0x1cc>
 100a2d8:	f812 c005 	ldrb.w	ip, [r2, r5]
 100a2dc:	2601      	movs	r6, #1
 100a2de:	4435      	add	r5, r6
 100a2e0:	e7ae      	b.n	100a240 <__utf8_mbtowc+0x120>
 100a2e2:	2602      	movs	r6, #2
 100a2e4:	42b3      	cmp	r3, r6
 100a2e6:	6026      	str	r6, [r4, #0]
 100a2e8:	f47f af7b 	bne.w	100a1e2 <__utf8_mbtowc+0xc2>
 100a2ec:	f06f 0001 	mvn.w	r0, #1
 100a2f0:	e748      	b.n	100a184 <__utf8_mbtowc+0x64>
 100a2f2:	f1bc 0f8f 	cmp.w	ip, #143	; 0x8f
 100a2f6:	dcb3      	bgt.n	100a260 <__utf8_mbtowc+0x140>
 100a2f8:	238a      	movs	r3, #138	; 0x8a
 100a2fa:	f04f 30ff 	mov.w	r0, #4294967295
 100a2fe:	603b      	str	r3, [r7, #0]
 100a300:	e740      	b.n	100a184 <__utf8_mbtowc+0x64>
 100a302:	2602      	movs	r6, #2
 100a304:	42b3      	cmp	r3, r6
 100a306:	6026      	str	r6, [r4, #0]
 100a308:	d0f0      	beq.n	100a2ec <__utf8_mbtowc+0x1cc>
 100a30a:	5d56      	ldrb	r6, [r2, r5]
 100a30c:	3501      	adds	r5, #1
 100a30e:	f1a6 0e80 	sub.w	lr, r6, #128	; 0x80
 100a312:	f1be 0f3f 	cmp.w	lr, #63	; 0x3f
 100a316:	d8ef      	bhi.n	100a2f8 <__utf8_mbtowc+0x1d8>
 100a318:	f04f 0e03 	mov.w	lr, #3
 100a31c:	4573      	cmp	r3, lr
 100a31e:	71a6      	strb	r6, [r4, #6]
 100a320:	f8c4 e000 	str.w	lr, [r4]
 100a324:	d1b0      	bne.n	100a288 <__utf8_mbtowc+0x168>
 100a326:	e7e1      	b.n	100a2ec <__utf8_mbtowc+0x1cc>

0100a328 <__sjis_mbtowc>:
 100a328:	b4f0      	push	{r4, r5, r6, r7}
 100a32a:	b082      	sub	sp, #8
 100a32c:	4606      	mov	r6, r0
 100a32e:	9f06      	ldr	r7, [sp, #24]
 100a330:	2900      	cmp	r1, #0
 100a332:	d035      	beq.n	100a3a0 <__sjis_mbtowc+0x78>
 100a334:	4610      	mov	r0, r2
 100a336:	b332      	cbz	r2, 100a386 <__sjis_mbtowc+0x5e>
 100a338:	2b00      	cmp	r3, #0
 100a33a:	d033      	beq.n	100a3a4 <__sjis_mbtowc+0x7c>
 100a33c:	6838      	ldr	r0, [r7, #0]
 100a33e:	7814      	ldrb	r4, [r2, #0]
 100a340:	bb20      	cbnz	r0, 100a38c <__sjis_mbtowc+0x64>
 100a342:	f1a4 0581 	sub.w	r5, r4, #129	; 0x81
 100a346:	f1a4 00e0 	sub.w	r0, r4, #224	; 0xe0
 100a34a:	280f      	cmp	r0, #15
 100a34c:	bf88      	it	hi
 100a34e:	2d1e      	cmphi	r5, #30
 100a350:	d81e      	bhi.n	100a390 <__sjis_mbtowc+0x68>
 100a352:	2001      	movs	r0, #1
 100a354:	4283      	cmp	r3, r0
 100a356:	713c      	strb	r4, [r7, #4]
 100a358:	6038      	str	r0, [r7, #0]
 100a35a:	d923      	bls.n	100a3a4 <__sjis_mbtowc+0x7c>
 100a35c:	7854      	ldrb	r4, [r2, #1]
 100a35e:	2002      	movs	r0, #2
 100a360:	f1a4 0340 	sub.w	r3, r4, #64	; 0x40
 100a364:	f1a4 0280 	sub.w	r2, r4, #128	; 0x80
 100a368:	2a7c      	cmp	r2, #124	; 0x7c
 100a36a:	bf88      	it	hi
 100a36c:	2b3e      	cmphi	r3, #62	; 0x3e
 100a36e:	bf95      	itete	ls
 100a370:	793a      	ldrbls	r2, [r7, #4]
 100a372:	f04f 30ff 	movhi.w	r0, #4294967295
 100a376:	2300      	movls	r3, #0
 100a378:	238a      	movhi	r3, #138	; 0x8a
 100a37a:	bf8f      	iteee	hi
 100a37c:	6033      	strhi	r3, [r6, #0]
 100a37e:	eb04 2402 	addls.w	r4, r4, r2, lsl #8
 100a382:	600c      	strls	r4, [r1, #0]
 100a384:	603b      	strls	r3, [r7, #0]
 100a386:	b002      	add	sp, #8
 100a388:	bcf0      	pop	{r4, r5, r6, r7}
 100a38a:	4770      	bx	lr
 100a38c:	2801      	cmp	r0, #1
 100a38e:	d0e7      	beq.n	100a360 <__sjis_mbtowc+0x38>
 100a390:	600c      	str	r4, [r1, #0]
 100a392:	7810      	ldrb	r0, [r2, #0]
 100a394:	3000      	adds	r0, #0
 100a396:	bf18      	it	ne
 100a398:	2001      	movne	r0, #1
 100a39a:	b002      	add	sp, #8
 100a39c:	bcf0      	pop	{r4, r5, r6, r7}
 100a39e:	4770      	bx	lr
 100a3a0:	a901      	add	r1, sp, #4
 100a3a2:	e7c7      	b.n	100a334 <__sjis_mbtowc+0xc>
 100a3a4:	f06f 0001 	mvn.w	r0, #1
 100a3a8:	e7ed      	b.n	100a386 <__sjis_mbtowc+0x5e>
 100a3aa:	bf00      	nop

0100a3ac <__eucjp_mbtowc>:
 100a3ac:	b4f0      	push	{r4, r5, r6, r7}
 100a3ae:	b082      	sub	sp, #8
 100a3b0:	4607      	mov	r7, r0
 100a3b2:	9e06      	ldr	r6, [sp, #24]
 100a3b4:	2900      	cmp	r1, #0
 100a3b6:	d040      	beq.n	100a43a <__eucjp_mbtowc+0x8e>
 100a3b8:	4610      	mov	r0, r2
 100a3ba:	b37a      	cbz	r2, 100a41c <__eucjp_mbtowc+0x70>
 100a3bc:	2b00      	cmp	r3, #0
 100a3be:	d048      	beq.n	100a452 <__eucjp_mbtowc+0xa6>
 100a3c0:	6830      	ldr	r0, [r6, #0]
 100a3c2:	7814      	ldrb	r4, [r2, #0]
 100a3c4:	bb68      	cbnz	r0, 100a422 <__eucjp_mbtowc+0x76>
 100a3c6:	f1a4 058e 	sub.w	r5, r4, #142	; 0x8e
 100a3ca:	f1a4 00a1 	sub.w	r0, r4, #161	; 0xa1
 100a3ce:	285d      	cmp	r0, #93	; 0x5d
 100a3d0:	bf88      	it	hi
 100a3d2:	2d01      	cmphi	r5, #1
 100a3d4:	d829      	bhi.n	100a42a <__eucjp_mbtowc+0x7e>
 100a3d6:	2001      	movs	r0, #1
 100a3d8:	4283      	cmp	r3, r0
 100a3da:	7134      	strb	r4, [r6, #4]
 100a3dc:	6030      	str	r0, [r6, #0]
 100a3de:	d938      	bls.n	100a452 <__eucjp_mbtowc+0xa6>
 100a3e0:	7854      	ldrb	r4, [r2, #1]
 100a3e2:	2002      	movs	r0, #2
 100a3e4:	f1a4 05a1 	sub.w	r5, r4, #161	; 0xa1
 100a3e8:	2d5d      	cmp	r5, #93	; 0x5d
 100a3ea:	d835      	bhi.n	100a458 <__eucjp_mbtowc+0xac>
 100a3ec:	7935      	ldrb	r5, [r6, #4]
 100a3ee:	2d8f      	cmp	r5, #143	; 0x8f
 100a3f0:	d125      	bne.n	100a43e <__eucjp_mbtowc+0x92>
 100a3f2:	4298      	cmp	r0, r3
 100a3f4:	7174      	strb	r4, [r6, #5]
 100a3f6:	f04f 0402 	mov.w	r4, #2
 100a3fa:	6034      	str	r4, [r6, #0]
 100a3fc:	4604      	mov	r4, r0
 100a3fe:	d228      	bcs.n	100a452 <__eucjp_mbtowc+0xa6>
 100a400:	5d14      	ldrb	r4, [r2, r4]
 100a402:	3001      	adds	r0, #1
 100a404:	f1a4 03a1 	sub.w	r3, r4, #161	; 0xa1
 100a408:	2b5d      	cmp	r3, #93	; 0x5d
 100a40a:	d825      	bhi.n	100a458 <__eucjp_mbtowc+0xac>
 100a40c:	7972      	ldrb	r2, [r6, #5]
 100a40e:	f004 047f 	and.w	r4, r4, #127	; 0x7f
 100a412:	2300      	movs	r3, #0
 100a414:	eb04 2402 	add.w	r4, r4, r2, lsl #8
 100a418:	600c      	str	r4, [r1, #0]
 100a41a:	6033      	str	r3, [r6, #0]
 100a41c:	b002      	add	sp, #8
 100a41e:	bcf0      	pop	{r4, r5, r6, r7}
 100a420:	4770      	bx	lr
 100a422:	2801      	cmp	r0, #1
 100a424:	d0de      	beq.n	100a3e4 <__eucjp_mbtowc+0x38>
 100a426:	2802      	cmp	r0, #2
 100a428:	d011      	beq.n	100a44e <__eucjp_mbtowc+0xa2>
 100a42a:	600c      	str	r4, [r1, #0]
 100a42c:	7810      	ldrb	r0, [r2, #0]
 100a42e:	3000      	adds	r0, #0
 100a430:	bf18      	it	ne
 100a432:	2001      	movne	r0, #1
 100a434:	b002      	add	sp, #8
 100a436:	bcf0      	pop	{r4, r5, r6, r7}
 100a438:	4770      	bx	lr
 100a43a:	a901      	add	r1, sp, #4
 100a43c:	e7bc      	b.n	100a3b8 <__eucjp_mbtowc+0xc>
 100a43e:	eb04 2405 	add.w	r4, r4, r5, lsl #8
 100a442:	2300      	movs	r3, #0
 100a444:	600c      	str	r4, [r1, #0]
 100a446:	6033      	str	r3, [r6, #0]
 100a448:	b002      	add	sp, #8
 100a44a:	bcf0      	pop	{r4, r5, r6, r7}
 100a44c:	4770      	bx	lr
 100a44e:	2001      	movs	r0, #1
 100a450:	e7d8      	b.n	100a404 <__eucjp_mbtowc+0x58>
 100a452:	f06f 0001 	mvn.w	r0, #1
 100a456:	e7e1      	b.n	100a41c <__eucjp_mbtowc+0x70>
 100a458:	238a      	movs	r3, #138	; 0x8a
 100a45a:	f04f 30ff 	mov.w	r0, #4294967295
 100a45e:	603b      	str	r3, [r7, #0]
 100a460:	e7dc      	b.n	100a41c <__eucjp_mbtowc+0x70>
 100a462:	bf00      	nop

0100a464 <__jis_mbtowc>:
 100a464:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 100a468:	b083      	sub	sp, #12
 100a46a:	4682      	mov	sl, r0
 100a46c:	f8dd e030 	ldr.w	lr, [sp, #48]	; 0x30
 100a470:	2900      	cmp	r1, #0
 100a472:	d042      	beq.n	100a4fa <__jis_mbtowc+0x96>
 100a474:	2a00      	cmp	r2, #0
 100a476:	d043      	beq.n	100a500 <__jis_mbtowc+0x9c>
 100a478:	2b00      	cmp	r3, #0
 100a47a:	d07d      	beq.n	100a578 <__jis_mbtowc+0x114>
 100a47c:	f89e 4000 	ldrb.w	r4, [lr]
 100a480:	4610      	mov	r0, r2
 100a482:	f640 279c 	movw	r7, #2716	; 0xa9c
 100a486:	3a01      	subs	r2, #1
 100a488:	f1c0 0801 	rsb	r8, r0, #1
 100a48c:	f2c0 1701 	movt	r7, #257	; 0x101
 100a490:	7855      	ldrb	r5, [r2, #1]
 100a492:	eb02 0c08 	add.w	ip, r2, r8
 100a496:	f102 0b01 	add.w	fp, r2, #1
 100a49a:	2d28      	cmp	r5, #40	; 0x28
 100a49c:	d06a      	beq.n	100a574 <__jis_mbtowc+0x110>
 100a49e:	d81d      	bhi.n	100a4dc <__jis_mbtowc+0x78>
 100a4a0:	2d1b      	cmp	r5, #27
 100a4a2:	bf08      	it	eq
 100a4a4:	2600      	moveq	r6, #0
 100a4a6:	d00a      	beq.n	100a4be <__jis_mbtowc+0x5a>
 100a4a8:	2d24      	cmp	r5, #36	; 0x24
 100a4aa:	bf08      	it	eq
 100a4ac:	2601      	moveq	r6, #1
 100a4ae:	d006      	beq.n	100a4be <__jis_mbtowc+0x5a>
 100a4b0:	b30d      	cbz	r5, 100a4f6 <__jis_mbtowc+0x92>
 100a4b2:	f1a5 0621 	sub.w	r6, r5, #33	; 0x21
 100a4b6:	2e5e      	cmp	r6, #94	; 0x5e
 100a4b8:	bf34      	ite	cc
 100a4ba:	2607      	movcc	r6, #7
 100a4bc:	2608      	movcs	r6, #8
 100a4be:	eb04 04c4 	add.w	r4, r4, r4, lsl #3
 100a4c2:	443c      	add	r4, r7
 100a4c4:	eb04 0906 	add.w	r9, r4, r6
 100a4c8:	5da4      	ldrb	r4, [r4, r6]
 100a4ca:	f899 6048 	ldrb.w	r6, [r9, #72]	; 0x48
 100a4ce:	2e05      	cmp	r6, #5
 100a4d0:	d855      	bhi.n	100a57e <__jis_mbtowc+0x11a>
 100a4d2:	e8df f006 	tbb	[pc, r6]
 100a4d6:	2d23      	.short	0x2d23
 100a4d8:	1b4c4839 	.word	0x1b4c4839
 100a4dc:	2d42      	cmp	r5, #66	; 0x42
 100a4de:	bf08      	it	eq
 100a4e0:	2604      	moveq	r6, #4
 100a4e2:	d0ec      	beq.n	100a4be <__jis_mbtowc+0x5a>
 100a4e4:	2d4a      	cmp	r5, #74	; 0x4a
 100a4e6:	bf08      	it	eq
 100a4e8:	2605      	moveq	r6, #5
 100a4ea:	d0e8      	beq.n	100a4be <__jis_mbtowc+0x5a>
 100a4ec:	2d40      	cmp	r5, #64	; 0x40
 100a4ee:	bf08      	it	eq
 100a4f0:	2603      	moveq	r6, #3
 100a4f2:	d1de      	bne.n	100a4b2 <__jis_mbtowc+0x4e>
 100a4f4:	e7e3      	b.n	100a4be <__jis_mbtowc+0x5a>
 100a4f6:	2606      	movs	r6, #6
 100a4f8:	e7e1      	b.n	100a4be <__jis_mbtowc+0x5a>
 100a4fa:	a901      	add	r1, sp, #4
 100a4fc:	2a00      	cmp	r2, #0
 100a4fe:	d1bb      	bne.n	100a478 <__jis_mbtowc+0x14>
 100a500:	2001      	movs	r0, #1
 100a502:	f8ce 2000 	str.w	r2, [lr]
 100a506:	b003      	add	sp, #12
 100a508:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 100a50c:	2300      	movs	r3, #0
 100a50e:	f8ce 3000 	str.w	r3, [lr]
 100a512:	4618      	mov	r0, r3
 100a514:	600b      	str	r3, [r1, #0]
 100a516:	b003      	add	sp, #12
 100a518:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 100a51c:	2300      	movs	r3, #0
 100a51e:	f8ce 3000 	str.w	r3, [lr]
 100a522:	7803      	ldrb	r3, [r0, #0]
 100a524:	f10c 0001 	add.w	r0, ip, #1
 100a528:	600b      	str	r3, [r1, #0]
 100a52a:	b003      	add	sp, #12
 100a52c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 100a530:	f88e 5004 	strb.w	r5, [lr, #4]
 100a534:	eb0b 0508 	add.w	r5, fp, r8
 100a538:	429d      	cmp	r5, r3
 100a53a:	465a      	mov	r2, fp
 100a53c:	d3a8      	bcc.n	100a490 <__jis_mbtowc+0x2c>
 100a53e:	f8ce 4000 	str.w	r4, [lr]
 100a542:	f06f 0001 	mvn.w	r0, #1
 100a546:	e7e6      	b.n	100a516 <__jis_mbtowc+0xb2>
 100a548:	f89e 2004 	ldrb.w	r2, [lr, #4]
 100a54c:	2301      	movs	r3, #1
 100a54e:	f8ce 3000 	str.w	r3, [lr]
 100a552:	eb0c 0003 	add.w	r0, ip, r3
 100a556:	f89b 3000 	ldrb.w	r3, [fp]
 100a55a:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 100a55e:	600b      	str	r3, [r1, #0]
 100a560:	b003      	add	sp, #12
 100a562:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 100a566:	1c90      	adds	r0, r2, #2
 100a568:	eb0b 0508 	add.w	r5, fp, r8
 100a56c:	e7e4      	b.n	100a538 <__jis_mbtowc+0xd4>
 100a56e:	eb0b 0508 	add.w	r5, fp, r8
 100a572:	e7e1      	b.n	100a538 <__jis_mbtowc+0xd4>
 100a574:	2602      	movs	r6, #2
 100a576:	e7a2      	b.n	100a4be <__jis_mbtowc+0x5a>
 100a578:	f06f 0001 	mvn.w	r0, #1
 100a57c:	e7cb      	b.n	100a516 <__jis_mbtowc+0xb2>
 100a57e:	238a      	movs	r3, #138	; 0x8a
 100a580:	f04f 30ff 	mov.w	r0, #4294967295
 100a584:	f8ca 3000 	str.w	r3, [sl]
 100a588:	e7c5      	b.n	100a516 <__jis_mbtowc+0xb2>
 100a58a:	bf00      	nop
	...

0100a5c0 <memcpy>:
 100a5c0:	e1a0c000 	mov	ip, r0
 100a5c4:	e3520040 	cmp	r2, #64	; 0x40
 100a5c8:	aa000028 	bge	100a670 <memcpy+0xb0>
 100a5cc:	e202303c 	and	r3, r2, #60	; 0x3c
 100a5d0:	e08cc003 	add	ip, ip, r3
 100a5d4:	e0811003 	add	r1, r1, r3
 100a5d8:	e263303a 	rsb	r3, r3, #58	; 0x3a
 100a5dc:	e08ff083 	add	pc, pc, r3, lsl #1
 100a5e0:	e511303c 	ldr	r3, [r1, #-60]	; 0xffffffc4
 100a5e4:	e50c303c 	str	r3, [ip, #-60]	; 0xffffffc4
 100a5e8:	e5113038 	ldr	r3, [r1, #-56]	; 0xffffffc8
 100a5ec:	e50c3038 	str	r3, [ip, #-56]	; 0xffffffc8
 100a5f0:	e5113034 	ldr	r3, [r1, #-52]	; 0xffffffcc
 100a5f4:	e50c3034 	str	r3, [ip, #-52]	; 0xffffffcc
 100a5f8:	e5113030 	ldr	r3, [r1, #-48]	; 0xffffffd0
 100a5fc:	e50c3030 	str	r3, [ip, #-48]	; 0xffffffd0
 100a600:	e511302c 	ldr	r3, [r1, #-44]	; 0xffffffd4
 100a604:	e50c302c 	str	r3, [ip, #-44]	; 0xffffffd4
 100a608:	e5113028 	ldr	r3, [r1, #-40]	; 0xffffffd8
 100a60c:	e50c3028 	str	r3, [ip, #-40]	; 0xffffffd8
 100a610:	e5113024 	ldr	r3, [r1, #-36]	; 0xffffffdc
 100a614:	e50c3024 	str	r3, [ip, #-36]	; 0xffffffdc
 100a618:	e5113020 	ldr	r3, [r1, #-32]	; 0xffffffe0
 100a61c:	e50c3020 	str	r3, [ip, #-32]	; 0xffffffe0
 100a620:	e511301c 	ldr	r3, [r1, #-28]	; 0xffffffe4
 100a624:	e50c301c 	str	r3, [ip, #-28]	; 0xffffffe4
 100a628:	e5113018 	ldr	r3, [r1, #-24]	; 0xffffffe8
 100a62c:	e50c3018 	str	r3, [ip, #-24]	; 0xffffffe8
 100a630:	e5113014 	ldr	r3, [r1, #-20]	; 0xffffffec
 100a634:	e50c3014 	str	r3, [ip, #-20]	; 0xffffffec
 100a638:	e5113010 	ldr	r3, [r1, #-16]
 100a63c:	e50c3010 	str	r3, [ip, #-16]
 100a640:	e511300c 	ldr	r3, [r1, #-12]
 100a644:	e50c300c 	str	r3, [ip, #-12]
 100a648:	e5113008 	ldr	r3, [r1, #-8]
 100a64c:	e50c3008 	str	r3, [ip, #-8]
 100a650:	e5113004 	ldr	r3, [r1, #-4]
 100a654:	e50c3004 	str	r3, [ip, #-4]
 100a658:	e1b02f82 	lsls	r2, r2, #31
 100a65c:	20d130b2 	ldrhcs	r3, [r1], #2
 100a660:	15d11000 	ldrbne	r1, [r1]
 100a664:	20cc30b2 	strhcs	r3, [ip], #2
 100a668:	15cc1000 	strbne	r1, [ip]
 100a66c:	e12fff1e 	bx	lr
 100a670:	e52da020 	str	sl, [sp, #-32]!	; 0xffffffe0
 100a674:	e201a007 	and	sl, r1, #7
 100a678:	e20c3007 	and	r3, ip, #7
 100a67c:	e153000a 	cmp	r3, sl
 100a680:	1a0000f1 	bne	100aa4c <memcpy+0x48c>
 100a684:	eeb00a40 	vmov.f32	s0, s0
 100a688:	e1b0ae8c 	lsls	sl, ip, #29
 100a68c:	0a000008 	beq	100a6b4 <memcpy+0xf4>
 100a690:	e27aa000 	rsbs	sl, sl, #0
 100a694:	e0422eaa 	sub	r2, r2, sl, lsr #29
 100a698:	44913004 	ldrmi	r3, [r1], #4
 100a69c:	448c3004 	strmi	r3, [ip], #4
 100a6a0:	e1b0a10a 	lsls	sl, sl, #2
 100a6a4:	20d130b2 	ldrhcs	r3, [r1], #2
 100a6a8:	14d1a001 	ldrbne	sl, [r1], #1
 100a6ac:	20cc30b2 	strhcs	r3, [ip], #2
 100a6b0:	14cca001 	strbne	sl, [ip], #1
 100a6b4:	e252a040 	subs	sl, r2, #64	; 0x40
 100a6b8:	ba000017 	blt	100a71c <memcpy+0x15c>
 100a6bc:	e35a0c02 	cmp	sl, #512	; 0x200
 100a6c0:	aa000032 	bge	100a790 <memcpy+0x1d0>
 100a6c4:	ed910b00 	vldr	d0, [r1]
 100a6c8:	e25aa040 	subs	sl, sl, #64	; 0x40
 100a6cc:	ed911b02 	vldr	d1, [r1, #8]
 100a6d0:	ed8c0b00 	vstr	d0, [ip]
 100a6d4:	ed910b04 	vldr	d0, [r1, #16]
 100a6d8:	ed8c1b02 	vstr	d1, [ip, #8]
 100a6dc:	ed911b06 	vldr	d1, [r1, #24]
 100a6e0:	ed8c0b04 	vstr	d0, [ip, #16]
 100a6e4:	ed910b08 	vldr	d0, [r1, #32]
 100a6e8:	ed8c1b06 	vstr	d1, [ip, #24]
 100a6ec:	ed911b0a 	vldr	d1, [r1, #40]	; 0x28
 100a6f0:	ed8c0b08 	vstr	d0, [ip, #32]
 100a6f4:	ed910b0c 	vldr	d0, [r1, #48]	; 0x30
 100a6f8:	ed8c1b0a 	vstr	d1, [ip, #40]	; 0x28
 100a6fc:	ed911b0e 	vldr	d1, [r1, #56]	; 0x38
 100a700:	ed8c0b0c 	vstr	d0, [ip, #48]	; 0x30
 100a704:	e2811040 	add	r1, r1, #64	; 0x40
 100a708:	ed8c1b0e 	vstr	d1, [ip, #56]	; 0x38
 100a70c:	e28cc040 	add	ip, ip, #64	; 0x40
 100a710:	aaffffeb 	bge	100a6c4 <memcpy+0x104>
 100a714:	e31a003f 	tst	sl, #63	; 0x3f
 100a718:	0a00001a 	beq	100a788 <memcpy+0x1c8>
 100a71c:	e20a3038 	and	r3, sl, #56	; 0x38
 100a720:	e08cc003 	add	ip, ip, r3
 100a724:	e0811003 	add	r1, r1, r3
 100a728:	e2633034 	rsb	r3, r3, #52	; 0x34
 100a72c:	e08ff003 	add	pc, pc, r3
 100a730:	ed110b0e 	vldr	d0, [r1, #-56]	; 0xffffffc8
 100a734:	ed0c0b0e 	vstr	d0, [ip, #-56]	; 0xffffffc8
 100a738:	ed110b0c 	vldr	d0, [r1, #-48]	; 0xffffffd0
 100a73c:	ed0c0b0c 	vstr	d0, [ip, #-48]	; 0xffffffd0
 100a740:	ed110b0a 	vldr	d0, [r1, #-40]	; 0xffffffd8
 100a744:	ed0c0b0a 	vstr	d0, [ip, #-40]	; 0xffffffd8
 100a748:	ed110b08 	vldr	d0, [r1, #-32]	; 0xffffffe0
 100a74c:	ed0c0b08 	vstr	d0, [ip, #-32]	; 0xffffffe0
 100a750:	ed110b06 	vldr	d0, [r1, #-24]	; 0xffffffe8
 100a754:	ed0c0b06 	vstr	d0, [ip, #-24]	; 0xffffffe8
 100a758:	ed110b04 	vldr	d0, [r1, #-16]
 100a75c:	ed0c0b04 	vstr	d0, [ip, #-16]
 100a760:	ed110b02 	vldr	d0, [r1, #-8]
 100a764:	ed0c0b02 	vstr	d0, [ip, #-8]
 100a768:	e31a0004 	tst	sl, #4
 100a76c:	14913004 	ldrne	r3, [r1], #4
 100a770:	148c3004 	strne	r3, [ip], #4
 100a774:	e1b0af8a 	lsls	sl, sl, #31
 100a778:	20d130b2 	ldrhcs	r3, [r1], #2
 100a77c:	15d1a000 	ldrbne	sl, [r1]
 100a780:	20cc30b2 	strhcs	r3, [ip], #2
 100a784:	15cca000 	strbne	sl, [ip]
 100a788:	e49da020 	ldr	sl, [sp], #32
 100a78c:	e12fff1e 	bx	lr
 100a790:	ed913b00 	vldr	d3, [r1]
 100a794:	ed914b10 	vldr	d4, [r1, #64]	; 0x40
 100a798:	ed915b20 	vldr	d5, [r1, #128]	; 0x80
 100a79c:	ed916b30 	vldr	d6, [r1, #192]	; 0xc0
 100a7a0:	ed917b40 	vldr	d7, [r1, #256]	; 0x100
 100a7a4:	ed910b02 	vldr	d0, [r1, #8]
 100a7a8:	ed911b04 	vldr	d1, [r1, #16]
 100a7ac:	ed912b06 	vldr	d2, [r1, #24]
 100a7b0:	e2811020 	add	r1, r1, #32
 100a7b4:	e25aad0a 	subs	sl, sl, #640	; 0x280
 100a7b8:	ba000055 	blt	100a914 <memcpy+0x354>
 100a7bc:	ed8c3b00 	vstr	d3, [ip]
 100a7c0:	ed913b00 	vldr	d3, [r1]
 100a7c4:	ed8c0b02 	vstr	d0, [ip, #8]
 100a7c8:	ed910b02 	vldr	d0, [r1, #8]
 100a7cc:	ed8c1b04 	vstr	d1, [ip, #16]
 100a7d0:	ed911b04 	vldr	d1, [r1, #16]
 100a7d4:	ed8c2b06 	vstr	d2, [ip, #24]
 100a7d8:	ed912b06 	vldr	d2, [r1, #24]
 100a7dc:	ed8c3b08 	vstr	d3, [ip, #32]
 100a7e0:	ed913b48 	vldr	d3, [r1, #288]	; 0x120
 100a7e4:	ed8c0b0a 	vstr	d0, [ip, #40]	; 0x28
 100a7e8:	ed910b0a 	vldr	d0, [r1, #40]	; 0x28
 100a7ec:	ed8c1b0c 	vstr	d1, [ip, #48]	; 0x30
 100a7f0:	ed911b0c 	vldr	d1, [r1, #48]	; 0x30
 100a7f4:	ed8c2b0e 	vstr	d2, [ip, #56]	; 0x38
 100a7f8:	ed912b0e 	vldr	d2, [r1, #56]	; 0x38
 100a7fc:	ed8c4b10 	vstr	d4, [ip, #64]	; 0x40
 100a800:	ed914b10 	vldr	d4, [r1, #64]	; 0x40
 100a804:	ed8c0b12 	vstr	d0, [ip, #72]	; 0x48
 100a808:	ed910b12 	vldr	d0, [r1, #72]	; 0x48
 100a80c:	ed8c1b14 	vstr	d1, [ip, #80]	; 0x50
 100a810:	ed911b14 	vldr	d1, [r1, #80]	; 0x50
 100a814:	ed8c2b16 	vstr	d2, [ip, #88]	; 0x58
 100a818:	ed912b16 	vldr	d2, [r1, #88]	; 0x58
 100a81c:	ed8c4b18 	vstr	d4, [ip, #96]	; 0x60
 100a820:	ed914b58 	vldr	d4, [r1, #352]	; 0x160
 100a824:	ed8c0b1a 	vstr	d0, [ip, #104]	; 0x68
 100a828:	ed910b1a 	vldr	d0, [r1, #104]	; 0x68
 100a82c:	ed8c1b1c 	vstr	d1, [ip, #112]	; 0x70
 100a830:	ed911b1c 	vldr	d1, [r1, #112]	; 0x70
 100a834:	ed8c2b1e 	vstr	d2, [ip, #120]	; 0x78
 100a838:	ed912b1e 	vldr	d2, [r1, #120]	; 0x78
 100a83c:	ed8c5b20 	vstr	d5, [ip, #128]	; 0x80
 100a840:	ed915b20 	vldr	d5, [r1, #128]	; 0x80
 100a844:	ed8c0b22 	vstr	d0, [ip, #136]	; 0x88
 100a848:	ed910b22 	vldr	d0, [r1, #136]	; 0x88
 100a84c:	ed8c1b24 	vstr	d1, [ip, #144]	; 0x90
 100a850:	ed911b24 	vldr	d1, [r1, #144]	; 0x90
 100a854:	ed8c2b26 	vstr	d2, [ip, #152]	; 0x98
 100a858:	ed912b26 	vldr	d2, [r1, #152]	; 0x98
 100a85c:	ed8c5b28 	vstr	d5, [ip, #160]	; 0xa0
 100a860:	ed915b68 	vldr	d5, [r1, #416]	; 0x1a0
 100a864:	ed8c0b2a 	vstr	d0, [ip, #168]	; 0xa8
 100a868:	ed910b2a 	vldr	d0, [r1, #168]	; 0xa8
 100a86c:	ed8c1b2c 	vstr	d1, [ip, #176]	; 0xb0
 100a870:	ed911b2c 	vldr	d1, [r1, #176]	; 0xb0
 100a874:	ed8c2b2e 	vstr	d2, [ip, #184]	; 0xb8
 100a878:	ed912b2e 	vldr	d2, [r1, #184]	; 0xb8
 100a87c:	e28cc0c0 	add	ip, ip, #192	; 0xc0
 100a880:	e28110c0 	add	r1, r1, #192	; 0xc0
 100a884:	ed8c6b00 	vstr	d6, [ip]
 100a888:	ed916b00 	vldr	d6, [r1]
 100a88c:	ed8c0b02 	vstr	d0, [ip, #8]
 100a890:	ed910b02 	vldr	d0, [r1, #8]
 100a894:	ed8c1b04 	vstr	d1, [ip, #16]
 100a898:	ed911b04 	vldr	d1, [r1, #16]
 100a89c:	ed8c2b06 	vstr	d2, [ip, #24]
 100a8a0:	ed912b06 	vldr	d2, [r1, #24]
 100a8a4:	ed8c6b08 	vstr	d6, [ip, #32]
 100a8a8:	ed916b48 	vldr	d6, [r1, #288]	; 0x120
 100a8ac:	ed8c0b0a 	vstr	d0, [ip, #40]	; 0x28
 100a8b0:	ed910b0a 	vldr	d0, [r1, #40]	; 0x28
 100a8b4:	ed8c1b0c 	vstr	d1, [ip, #48]	; 0x30
 100a8b8:	ed911b0c 	vldr	d1, [r1, #48]	; 0x30
 100a8bc:	ed8c2b0e 	vstr	d2, [ip, #56]	; 0x38
 100a8c0:	ed912b0e 	vldr	d2, [r1, #56]	; 0x38
 100a8c4:	ed8c7b10 	vstr	d7, [ip, #64]	; 0x40
 100a8c8:	ed917b10 	vldr	d7, [r1, #64]	; 0x40
 100a8cc:	ed8c0b12 	vstr	d0, [ip, #72]	; 0x48
 100a8d0:	ed910b12 	vldr	d0, [r1, #72]	; 0x48
 100a8d4:	ed8c1b14 	vstr	d1, [ip, #80]	; 0x50
 100a8d8:	ed911b14 	vldr	d1, [r1, #80]	; 0x50
 100a8dc:	ed8c2b16 	vstr	d2, [ip, #88]	; 0x58
 100a8e0:	ed912b16 	vldr	d2, [r1, #88]	; 0x58
 100a8e4:	ed8c7b18 	vstr	d7, [ip, #96]	; 0x60
 100a8e8:	ed917b58 	vldr	d7, [r1, #352]	; 0x160
 100a8ec:	ed8c0b1a 	vstr	d0, [ip, #104]	; 0x68
 100a8f0:	ed910b1a 	vldr	d0, [r1, #104]	; 0x68
 100a8f4:	ed8c1b1c 	vstr	d1, [ip, #112]	; 0x70
 100a8f8:	ed911b1c 	vldr	d1, [r1, #112]	; 0x70
 100a8fc:	ed8c2b1e 	vstr	d2, [ip, #120]	; 0x78
 100a900:	ed912b1e 	vldr	d2, [r1, #120]	; 0x78
 100a904:	e28cc080 	add	ip, ip, #128	; 0x80
 100a908:	e2811080 	add	r1, r1, #128	; 0x80
 100a90c:	e25aad05 	subs	sl, sl, #320	; 0x140
 100a910:	aaffffa9 	bge	100a7bc <memcpy+0x1fc>
 100a914:	ed8c3b00 	vstr	d3, [ip]
 100a918:	ed913b00 	vldr	d3, [r1]
 100a91c:	ed8c0b02 	vstr	d0, [ip, #8]
 100a920:	ed910b02 	vldr	d0, [r1, #8]
 100a924:	ed8c1b04 	vstr	d1, [ip, #16]
 100a928:	ed911b04 	vldr	d1, [r1, #16]
 100a92c:	ed8c2b06 	vstr	d2, [ip, #24]
 100a930:	ed912b06 	vldr	d2, [r1, #24]
 100a934:	ed8c3b08 	vstr	d3, [ip, #32]
 100a938:	ed8c0b0a 	vstr	d0, [ip, #40]	; 0x28
 100a93c:	ed910b0a 	vldr	d0, [r1, #40]	; 0x28
 100a940:	ed8c1b0c 	vstr	d1, [ip, #48]	; 0x30
 100a944:	ed911b0c 	vldr	d1, [r1, #48]	; 0x30
 100a948:	ed8c2b0e 	vstr	d2, [ip, #56]	; 0x38
 100a94c:	ed912b0e 	vldr	d2, [r1, #56]	; 0x38
 100a950:	ed8c4b10 	vstr	d4, [ip, #64]	; 0x40
 100a954:	ed914b10 	vldr	d4, [r1, #64]	; 0x40
 100a958:	ed8c0b12 	vstr	d0, [ip, #72]	; 0x48
 100a95c:	ed910b12 	vldr	d0, [r1, #72]	; 0x48
 100a960:	ed8c1b14 	vstr	d1, [ip, #80]	; 0x50
 100a964:	ed911b14 	vldr	d1, [r1, #80]	; 0x50
 100a968:	ed8c2b16 	vstr	d2, [ip, #88]	; 0x58
 100a96c:	ed912b16 	vldr	d2, [r1, #88]	; 0x58
 100a970:	ed8c4b18 	vstr	d4, [ip, #96]	; 0x60
 100a974:	ed8c0b1a 	vstr	d0, [ip, #104]	; 0x68
 100a978:	ed910b1a 	vldr	d0, [r1, #104]	; 0x68
 100a97c:	ed8c1b1c 	vstr	d1, [ip, #112]	; 0x70
 100a980:	ed911b1c 	vldr	d1, [r1, #112]	; 0x70
 100a984:	ed8c2b1e 	vstr	d2, [ip, #120]	; 0x78
 100a988:	ed912b1e 	vldr	d2, [r1, #120]	; 0x78
 100a98c:	ed8c5b20 	vstr	d5, [ip, #128]	; 0x80
 100a990:	ed915b20 	vldr	d5, [r1, #128]	; 0x80
 100a994:	ed8c0b22 	vstr	d0, [ip, #136]	; 0x88
 100a998:	ed910b22 	vldr	d0, [r1, #136]	; 0x88
 100a99c:	ed8c1b24 	vstr	d1, [ip, #144]	; 0x90
 100a9a0:	ed911b24 	vldr	d1, [r1, #144]	; 0x90
 100a9a4:	ed8c2b26 	vstr	d2, [ip, #152]	; 0x98
 100a9a8:	ed912b26 	vldr	d2, [r1, #152]	; 0x98
 100a9ac:	ed8c5b28 	vstr	d5, [ip, #160]	; 0xa0
 100a9b0:	ed8c0b2a 	vstr	d0, [ip, #168]	; 0xa8
 100a9b4:	ed910b2a 	vldr	d0, [r1, #168]	; 0xa8
 100a9b8:	ed8c1b2c 	vstr	d1, [ip, #176]	; 0xb0
 100a9bc:	ed911b2c 	vldr	d1, [r1, #176]	; 0xb0
 100a9c0:	ed8c2b2e 	vstr	d2, [ip, #184]	; 0xb8
 100a9c4:	ed912b2e 	vldr	d2, [r1, #184]	; 0xb8
 100a9c8:	e28110c0 	add	r1, r1, #192	; 0xc0
 100a9cc:	e28cc0c0 	add	ip, ip, #192	; 0xc0
 100a9d0:	ed8c6b00 	vstr	d6, [ip]
 100a9d4:	ed916b00 	vldr	d6, [r1]
 100a9d8:	ed8c0b02 	vstr	d0, [ip, #8]
 100a9dc:	ed910b02 	vldr	d0, [r1, #8]
 100a9e0:	ed8c1b04 	vstr	d1, [ip, #16]
 100a9e4:	ed911b04 	vldr	d1, [r1, #16]
 100a9e8:	ed8c2b06 	vstr	d2, [ip, #24]
 100a9ec:	ed912b06 	vldr	d2, [r1, #24]
 100a9f0:	ed8c6b08 	vstr	d6, [ip, #32]
 100a9f4:	ed8c0b0a 	vstr	d0, [ip, #40]	; 0x28
 100a9f8:	ed910b0a 	vldr	d0, [r1, #40]	; 0x28
 100a9fc:	ed8c1b0c 	vstr	d1, [ip, #48]	; 0x30
 100aa00:	ed911b0c 	vldr	d1, [r1, #48]	; 0x30
 100aa04:	ed8c2b0e 	vstr	d2, [ip, #56]	; 0x38
 100aa08:	ed912b0e 	vldr	d2, [r1, #56]	; 0x38
 100aa0c:	ed8c7b10 	vstr	d7, [ip, #64]	; 0x40
 100aa10:	ed917b10 	vldr	d7, [r1, #64]	; 0x40
 100aa14:	ed8c0b12 	vstr	d0, [ip, #72]	; 0x48
 100aa18:	ed910b12 	vldr	d0, [r1, #72]	; 0x48
 100aa1c:	ed8c1b14 	vstr	d1, [ip, #80]	; 0x50
 100aa20:	ed911b14 	vldr	d1, [r1, #80]	; 0x50
 100aa24:	ed8c2b16 	vstr	d2, [ip, #88]	; 0x58
 100aa28:	ed912b16 	vldr	d2, [r1, #88]	; 0x58
 100aa2c:	ed8c7b18 	vstr	d7, [ip, #96]	; 0x60
 100aa30:	e2811060 	add	r1, r1, #96	; 0x60
 100aa34:	ed8c0b1a 	vstr	d0, [ip, #104]	; 0x68
 100aa38:	ed8c1b1c 	vstr	d1, [ip, #112]	; 0x70
 100aa3c:	ed8c2b1e 	vstr	d2, [ip, #120]	; 0x78
 100aa40:	e28cc080 	add	ip, ip, #128	; 0x80
 100aa44:	e28aad05 	add	sl, sl, #320	; 0x140
 100aa48:	eaffff1d 	b	100a6c4 <memcpy+0x104>
 100aa4c:	f5d1f000 	pld	[r1]
 100aa50:	f5d1f040 	pld	[r1, #64]	; 0x40
 100aa54:	e1b0ae8c 	lsls	sl, ip, #29
 100aa58:	f5d1f080 	pld	[r1, #128]	; 0x80
 100aa5c:	0a000008 	beq	100aa84 <memcpy+0x4c4>
 100aa60:	e27aa000 	rsbs	sl, sl, #0
 100aa64:	e0422eaa 	sub	r2, r2, sl, lsr #29
 100aa68:	44913004 	ldrmi	r3, [r1], #4
 100aa6c:	448c3004 	strmi	r3, [ip], #4
 100aa70:	e1b0a10a 	lsls	sl, sl, #2
 100aa74:	14d13001 	ldrbne	r3, [r1], #1
 100aa78:	20d1a0b2 	ldrhcs	sl, [r1], #2
 100aa7c:	14cc3001 	strbne	r3, [ip], #1
 100aa80:	20cca0b2 	strhcs	sl, [ip], #2
 100aa84:	f5d1f0c0 	pld	[r1, #192]	; 0xc0
 100aa88:	e2522040 	subs	r2, r2, #64	; 0x40
 100aa8c:	449da020 	ldrmi	sl, [sp], #32
 100aa90:	4afffecd 	bmi	100a5cc <memcpy+0xc>
 100aa94:	f5d1f100 	pld	[r1, #256]	; 0x100
 100aa98:	e2411004 	sub	r1, r1, #4
 100aa9c:	e24cc008 	sub	ip, ip, #8
 100aaa0:	e252a040 	subs	sl, r2, #64	; 0x40
 100aaa4:	e5912004 	ldr	r2, [r1, #4]
 100aaa8:	e5913008 	ldr	r3, [r1, #8]
 100aaac:	e1cd40f8 	strd	r4, [sp, #8]
 100aab0:	e591400c 	ldr	r4, [r1, #12]
 100aab4:	e5915010 	ldr	r5, [r1, #16]
 100aab8:	e1cd61f0 	strd	r6, [sp, #16]
 100aabc:	e5916014 	ldr	r6, [r1, #20]
 100aac0:	e5917018 	ldr	r7, [r1, #24]
 100aac4:	e1cd81f8 	strd	r8, [sp, #24]
 100aac8:	e591801c 	ldr	r8, [r1, #28]
 100aacc:	e5b19020 	ldr	r9, [r1, #32]!
 100aad0:	ea000018 	b	100ab38 <memcpy+0x578>
 100aad4:	e1a00000 	nop			; (mov r0, r0)
 100aad8:	e1a00000 	nop			; (mov r0, r0)
 100aadc:	e1a00000 	nop			; (mov r0, r0)
 100aae0:	e1a00000 	nop			; (mov r0, r0)
 100aae4:	e1a00000 	nop			; (mov r0, r0)
 100aae8:	e1a00000 	nop			; (mov r0, r0)
 100aaec:	e1a00000 	nop			; (mov r0, r0)
 100aaf0:	e1a00000 	nop			; (mov r0, r0)
 100aaf4:	e1a00000 	nop			; (mov r0, r0)
 100aaf8:	e1a00000 	nop			; (mov r0, r0)
 100aafc:	e1a00000 	nop			; (mov r0, r0)
 100ab00:	f5d1f124 	pld	[r1, #292]	; 0x124
 100ab04:	e1cc22f8 	strd	r2, [ip, #40]	; 0x28
 100ab08:	e5912024 	ldr	r2, [r1, #36]	; 0x24
 100ab0c:	e5913028 	ldr	r3, [r1, #40]	; 0x28
 100ab10:	e1cc43f0 	strd	r4, [ip, #48]	; 0x30
 100ab14:	e591402c 	ldr	r4, [r1, #44]	; 0x2c
 100ab18:	e5915030 	ldr	r5, [r1, #48]	; 0x30
 100ab1c:	e1cc63f8 	strd	r6, [ip, #56]	; 0x38
 100ab20:	e5916034 	ldr	r6, [r1, #52]	; 0x34
 100ab24:	e5917038 	ldr	r7, [r1, #56]	; 0x38
 100ab28:	e1ec84f0 	strd	r8, [ip, #64]!	; 0x40
 100ab2c:	e591803c 	ldr	r8, [r1, #60]	; 0x3c
 100ab30:	e5b19040 	ldr	r9, [r1, #64]!	; 0x40
 100ab34:	e25aa040 	subs	sl, sl, #64	; 0x40
 100ab38:	e1cc20f8 	strd	r2, [ip, #8]
 100ab3c:	e5912004 	ldr	r2, [r1, #4]
 100ab40:	e5913008 	ldr	r3, [r1, #8]
 100ab44:	e1cc41f0 	strd	r4, [ip, #16]
 100ab48:	e591400c 	ldr	r4, [r1, #12]
 100ab4c:	e5915010 	ldr	r5, [r1, #16]
 100ab50:	e1cc61f8 	strd	r6, [ip, #24]
 100ab54:	e5916014 	ldr	r6, [r1, #20]
 100ab58:	e5917018 	ldr	r7, [r1, #24]
 100ab5c:	e1cc82f0 	strd	r8, [ip, #32]
 100ab60:	e591801c 	ldr	r8, [r1, #28]
 100ab64:	e5919020 	ldr	r9, [r1, #32]
 100ab68:	2affffe4 	bcs	100ab00 <memcpy+0x540>
 100ab6c:	e1cc22f8 	strd	r2, [ip, #40]	; 0x28
 100ab70:	e2811024 	add	r1, r1, #36	; 0x24
 100ab74:	e1cc43f0 	strd	r4, [ip, #48]	; 0x30
 100ab78:	e1cd40d8 	ldrd	r4, [sp, #8]
 100ab7c:	e1cc63f8 	strd	r6, [ip, #56]	; 0x38
 100ab80:	e1cd61d0 	ldrd	r6, [sp, #16]
 100ab84:	e1cc84f0 	strd	r8, [ip, #64]	; 0x40
 100ab88:	e1cd81d8 	ldrd	r8, [sp, #24]
 100ab8c:	e28cc048 	add	ip, ip, #72	; 0x48
 100ab90:	e21a203f 	ands	r2, sl, #63	; 0x3f
 100ab94:	e49da020 	ldr	sl, [sp], #32
 100ab98:	1afffe8b 	bne	100a5cc <memcpy+0xc>
 100ab9c:	e12fff1e 	bx	lr

0100aba0 <memset>:
 100aba0:	b4f0      	push	{r4, r5, r6, r7}
 100aba2:	0786      	lsls	r6, r0, #30
 100aba4:	d046      	beq.n	100ac34 <memset+0x94>
 100aba6:	1e54      	subs	r4, r2, #1
 100aba8:	2a00      	cmp	r2, #0
 100abaa:	d03c      	beq.n	100ac26 <memset+0x86>
 100abac:	b2ca      	uxtb	r2, r1
 100abae:	4603      	mov	r3, r0
 100abb0:	e002      	b.n	100abb8 <memset+0x18>
 100abb2:	f114 34ff 	adds.w	r4, r4, #4294967295
 100abb6:	d336      	bcc.n	100ac26 <memset+0x86>
 100abb8:	f803 2b01 	strb.w	r2, [r3], #1
 100abbc:	079d      	lsls	r5, r3, #30
 100abbe:	d1f8      	bne.n	100abb2 <memset+0x12>
 100abc0:	2c03      	cmp	r4, #3
 100abc2:	d929      	bls.n	100ac18 <memset+0x78>
 100abc4:	b2cd      	uxtb	r5, r1
 100abc6:	2c0f      	cmp	r4, #15
 100abc8:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 100abcc:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 100abd0:	d933      	bls.n	100ac3a <memset+0x9a>
 100abd2:	f1a4 0610 	sub.w	r6, r4, #16
 100abd6:	f103 0720 	add.w	r7, r3, #32
 100abda:	f103 0210 	add.w	r2, r3, #16
 100abde:	0936      	lsrs	r6, r6, #4
 100abe0:	eb07 1706 	add.w	r7, r7, r6, lsl #4
 100abe4:	e942 5504 	strd	r5, r5, [r2, #-16]
 100abe8:	e942 5502 	strd	r5, r5, [r2, #-8]
 100abec:	3210      	adds	r2, #16
 100abee:	42ba      	cmp	r2, r7
 100abf0:	d1f8      	bne.n	100abe4 <memset+0x44>
 100abf2:	1c72      	adds	r2, r6, #1
 100abf4:	f014 0f0c 	tst.w	r4, #12
 100abf8:	f004 060f 	and.w	r6, r4, #15
 100abfc:	eb03 1202 	add.w	r2, r3, r2, lsl #4
 100ac00:	d013      	beq.n	100ac2a <memset+0x8a>
 100ac02:	1f33      	subs	r3, r6, #4
 100ac04:	f023 0303 	bic.w	r3, r3, #3
 100ac08:	3304      	adds	r3, #4
 100ac0a:	4413      	add	r3, r2
 100ac0c:	f842 5b04 	str.w	r5, [r2], #4
 100ac10:	4293      	cmp	r3, r2
 100ac12:	d1fb      	bne.n	100ac0c <memset+0x6c>
 100ac14:	f006 0403 	and.w	r4, r6, #3
 100ac18:	b12c      	cbz	r4, 100ac26 <memset+0x86>
 100ac1a:	b2c9      	uxtb	r1, r1
 100ac1c:	441c      	add	r4, r3
 100ac1e:	f803 1b01 	strb.w	r1, [r3], #1
 100ac22:	429c      	cmp	r4, r3
 100ac24:	d1fb      	bne.n	100ac1e <memset+0x7e>
 100ac26:	bcf0      	pop	{r4, r5, r6, r7}
 100ac28:	4770      	bx	lr
 100ac2a:	4634      	mov	r4, r6
 100ac2c:	4613      	mov	r3, r2
 100ac2e:	2c00      	cmp	r4, #0
 100ac30:	d1f3      	bne.n	100ac1a <memset+0x7a>
 100ac32:	e7f8      	b.n	100ac26 <memset+0x86>
 100ac34:	4614      	mov	r4, r2
 100ac36:	4603      	mov	r3, r0
 100ac38:	e7c2      	b.n	100abc0 <memset+0x20>
 100ac3a:	461a      	mov	r2, r3
 100ac3c:	4626      	mov	r6, r4
 100ac3e:	e7e0      	b.n	100ac02 <memset+0x62>

0100ac40 <__malloc_lock>:
 100ac40:	4770      	bx	lr
 100ac42:	bf00      	nop

0100ac44 <__malloc_unlock>:
 100ac44:	4770      	bx	lr
 100ac46:	bf00      	nop

0100ac48 <_sbrk_r>:
 100ac48:	b538      	push	{r3, r4, r5, lr}
 100ac4a:	f649 4488 	movw	r4, #40072	; 0x9c88
 100ac4e:	f2c0 1401 	movt	r4, #257	; 0x101
 100ac52:	4605      	mov	r5, r0
 100ac54:	4608      	mov	r0, r1
 100ac56:	2300      	movs	r3, #0
 100ac58:	6023      	str	r3, [r4, #0]
 100ac5a:	f005 edd0 	blx	10107fc <_sbrk>
 100ac5e:	1c43      	adds	r3, r0, #1
 100ac60:	d000      	beq.n	100ac64 <_sbrk_r+0x1c>
 100ac62:	bd38      	pop	{r3, r4, r5, pc}
 100ac64:	6823      	ldr	r3, [r4, #0]
 100ac66:	2b00      	cmp	r3, #0
 100ac68:	d0fb      	beq.n	100ac62 <_sbrk_r+0x1a>
 100ac6a:	602b      	str	r3, [r5, #0]
 100ac6c:	bd38      	pop	{r3, r4, r5, pc}
 100ac6e:	bf00      	nop

0100ac70 <_snprintf_r>:
 100ac70:	b408      	push	{r3}
 100ac72:	b570      	push	{r4, r5, r6, lr}
 100ac74:	1e14      	subs	r4, r2, #0
 100ac76:	4605      	mov	r5, r0
 100ac78:	b09d      	sub	sp, #116	; 0x74
 100ac7a:	bfbe      	ittt	lt
 100ac7c:	228b      	movlt	r2, #139	; 0x8b
 100ac7e:	f04f 30ff 	movlt.w	r0, #4294967295
 100ac82:	602a      	strlt	r2, [r5, #0]
 100ac84:	db17      	blt.n	100acb6 <_snprintf_r+0x46>
 100ac86:	f44f 7302 	mov.w	r3, #520	; 0x208
 100ac8a:	9102      	str	r1, [sp, #8]
 100ac8c:	9106      	str	r1, [sp, #24]
 100ac8e:	f8ad 3014 	strh.w	r3, [sp, #20]
 100ac92:	d115      	bne.n	100acc0 <_snprintf_r+0x50>
 100ac94:	ae22      	add	r6, sp, #136	; 0x88
 100ac96:	9a21      	ldr	r2, [sp, #132]	; 0x84
 100ac98:	a902      	add	r1, sp, #8
 100ac9a:	9404      	str	r4, [sp, #16]
 100ac9c:	4633      	mov	r3, r6
 100ac9e:	9407      	str	r4, [sp, #28]
 100aca0:	9601      	str	r6, [sp, #4]
 100aca2:	f64f 74ff 	movw	r4, #65535	; 0xffff
 100aca6:	f8ad 4016 	strh.w	r4, [sp, #22]
 100acaa:	f000 fd25 	bl	100b6f8 <_svfprintf_r>
 100acae:	1c43      	adds	r3, r0, #1
 100acb0:	da01      	bge.n	100acb6 <_snprintf_r+0x46>
 100acb2:	238b      	movs	r3, #139	; 0x8b
 100acb4:	602b      	str	r3, [r5, #0]
 100acb6:	b01d      	add	sp, #116	; 0x74
 100acb8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 100acbc:	b001      	add	sp, #4
 100acbe:	4770      	bx	lr
 100acc0:	ab22      	add	r3, sp, #136	; 0x88
 100acc2:	9a21      	ldr	r2, [sp, #132]	; 0x84
 100acc4:	a902      	add	r1, sp, #8
 100acc6:	9301      	str	r3, [sp, #4]
 100acc8:	3c01      	subs	r4, #1
 100acca:	9404      	str	r4, [sp, #16]
 100accc:	9407      	str	r4, [sp, #28]
 100acce:	f64f 74ff 	movw	r4, #65535	; 0xffff
 100acd2:	f8ad 4016 	strh.w	r4, [sp, #22]
 100acd6:	f000 fd0f 	bl	100b6f8 <_svfprintf_r>
 100acda:	1c42      	adds	r2, r0, #1
 100acdc:	f04f 0200 	mov.w	r2, #0
 100ace0:	bfbc      	itt	lt
 100ace2:	238b      	movlt	r3, #139	; 0x8b
 100ace4:	602b      	strlt	r3, [r5, #0]
 100ace6:	9b02      	ldr	r3, [sp, #8]
 100ace8:	701a      	strb	r2, [r3, #0]
 100acea:	b01d      	add	sp, #116	; 0x74
 100acec:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 100acf0:	b001      	add	sp, #4
 100acf2:	4770      	bx	lr

0100acf4 <snprintf>:
 100acf4:	b40c      	push	{r2, r3}
 100acf6:	f242 43f0 	movw	r3, #9456	; 0x24f0
 100acfa:	f2c0 1301 	movt	r3, #257	; 0x101
 100acfe:	b570      	push	{r4, r5, r6, lr}
 100ad00:	1e0c      	subs	r4, r1, #0
 100ad02:	681d      	ldr	r5, [r3, #0]
 100ad04:	b09c      	sub	sp, #112	; 0x70
 100ad06:	bfbe      	ittt	lt
 100ad08:	238b      	movlt	r3, #139	; 0x8b
 100ad0a:	f04f 30ff 	movlt.w	r0, #4294967295
 100ad0e:	602b      	strlt	r3, [r5, #0]
 100ad10:	db18      	blt.n	100ad44 <snprintf+0x50>
 100ad12:	f44f 7302 	mov.w	r3, #520	; 0x208
 100ad16:	9002      	str	r0, [sp, #8]
 100ad18:	9006      	str	r0, [sp, #24]
 100ad1a:	f8ad 3014 	strh.w	r3, [sp, #20]
 100ad1e:	d116      	bne.n	100ad4e <snprintf+0x5a>
 100ad20:	ae21      	add	r6, sp, #132	; 0x84
 100ad22:	9a20      	ldr	r2, [sp, #128]	; 0x80
 100ad24:	a902      	add	r1, sp, #8
 100ad26:	4628      	mov	r0, r5
 100ad28:	4633      	mov	r3, r6
 100ad2a:	9404      	str	r4, [sp, #16]
 100ad2c:	9407      	str	r4, [sp, #28]
 100ad2e:	f64f 74ff 	movw	r4, #65535	; 0xffff
 100ad32:	9601      	str	r6, [sp, #4]
 100ad34:	f8ad 4016 	strh.w	r4, [sp, #22]
 100ad38:	f000 fcde 	bl	100b6f8 <_svfprintf_r>
 100ad3c:	1c43      	adds	r3, r0, #1
 100ad3e:	da01      	bge.n	100ad44 <snprintf+0x50>
 100ad40:	238b      	movs	r3, #139	; 0x8b
 100ad42:	602b      	str	r3, [r5, #0]
 100ad44:	b01c      	add	sp, #112	; 0x70
 100ad46:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 100ad4a:	b002      	add	sp, #8
 100ad4c:	4770      	bx	lr
 100ad4e:	ab21      	add	r3, sp, #132	; 0x84
 100ad50:	9a20      	ldr	r2, [sp, #128]	; 0x80
 100ad52:	a902      	add	r1, sp, #8
 100ad54:	4628      	mov	r0, r5
 100ad56:	9301      	str	r3, [sp, #4]
 100ad58:	3c01      	subs	r4, #1
 100ad5a:	9404      	str	r4, [sp, #16]
 100ad5c:	9407      	str	r4, [sp, #28]
 100ad5e:	f64f 74ff 	movw	r4, #65535	; 0xffff
 100ad62:	f8ad 4016 	strh.w	r4, [sp, #22]
 100ad66:	f000 fcc7 	bl	100b6f8 <_svfprintf_r>
 100ad6a:	1c42      	adds	r2, r0, #1
 100ad6c:	f04f 0200 	mov.w	r2, #0
 100ad70:	bfbc      	itt	lt
 100ad72:	238b      	movlt	r3, #139	; 0x8b
 100ad74:	602b      	strlt	r3, [r5, #0]
 100ad76:	9b02      	ldr	r3, [sp, #8]
 100ad78:	701a      	strb	r2, [r3, #0]
 100ad7a:	b01c      	add	sp, #112	; 0x70
 100ad7c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 100ad80:	b002      	add	sp, #8
 100ad82:	4770      	bx	lr

0100ad84 <strcasecmp>:
 100ad84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 100ad86:	4607      	mov	r7, r0
 100ad88:	460e      	mov	r6, r1
 100ad8a:	f817 4b01 	ldrb.w	r4, [r7], #1
 100ad8e:	f7fe fec5 	bl	1009b1c <__locale_ctype_ptr>
 100ad92:	f816 5b01 	ldrb.w	r5, [r6], #1
 100ad96:	4420      	add	r0, r4
 100ad98:	7843      	ldrb	r3, [r0, #1]
 100ad9a:	f003 0303 	and.w	r3, r3, #3
 100ad9e:	2b01      	cmp	r3, #1
 100ada0:	bf08      	it	eq
 100ada2:	3420      	addeq	r4, #32
 100ada4:	f7fe feba 	bl	1009b1c <__locale_ctype_ptr>
 100ada8:	4428      	add	r0, r5
 100adaa:	7843      	ldrb	r3, [r0, #1]
 100adac:	f003 0303 	and.w	r3, r3, #3
 100adb0:	2b01      	cmp	r3, #1
 100adb2:	d004      	beq.n	100adbe <strcasecmp+0x3a>
 100adb4:	1b60      	subs	r0, r4, r5
 100adb6:	d101      	bne.n	100adbc <strcasecmp+0x38>
 100adb8:	2d00      	cmp	r5, #0
 100adba:	d1e6      	bne.n	100ad8a <strcasecmp+0x6>
 100adbc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 100adbe:	f105 0020 	add.w	r0, r5, #32
 100adc2:	1a20      	subs	r0, r4, r0
 100adc4:	d0e1      	beq.n	100ad8a <strcasecmp+0x6>
 100adc6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0100adc8 <strcat>:
 100adc8:	0783      	lsls	r3, r0, #30
 100adca:	b510      	push	{r4, lr}
 100adcc:	4604      	mov	r4, r0
 100adce:	d111      	bne.n	100adf4 <strcat+0x2c>
 100add0:	6822      	ldr	r2, [r4, #0]
 100add2:	4620      	mov	r0, r4
 100add4:	f1a2 3301 	sub.w	r3, r2, #16843009	; 0x1010101
 100add8:	ea23 0302 	bic.w	r3, r3, r2
 100addc:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
 100ade0:	d108      	bne.n	100adf4 <strcat+0x2c>
 100ade2:	f850 2f04 	ldr.w	r2, [r0, #4]!
 100ade6:	f1a2 3301 	sub.w	r3, r2, #16843009	; 0x1010101
 100adea:	ea23 0302 	bic.w	r3, r3, r2
 100adee:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
 100adf2:	d0f6      	beq.n	100ade2 <strcat+0x1a>
 100adf4:	7803      	ldrb	r3, [r0, #0]
 100adf6:	b11b      	cbz	r3, 100ae00 <strcat+0x38>
 100adf8:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 100adfc:	2b00      	cmp	r3, #0
 100adfe:	d1fb      	bne.n	100adf8 <strcat+0x30>
 100ae00:	f000 f9ec 	bl	100b1dc <strcpy>
 100ae04:	4620      	mov	r0, r4
 100ae06:	bd10      	pop	{r4, pc}

0100ae08 <strchr>:
 100ae08:	b2c9      	uxtb	r1, r1
 100ae0a:	f000 0303 	and.w	r3, r0, #3
 100ae0e:	2900      	cmp	r1, #0
 100ae10:	d042      	beq.n	100ae98 <strchr+0x90>
 100ae12:	b17b      	cbz	r3, 100ae34 <strchr+0x2c>
 100ae14:	7803      	ldrb	r3, [r0, #0]
 100ae16:	2b00      	cmp	r3, #0
 100ae18:	d066      	beq.n	100aee8 <strchr+0xe0>
 100ae1a:	4299      	cmp	r1, r3
 100ae1c:	d061      	beq.n	100aee2 <strchr+0xda>
 100ae1e:	1c43      	adds	r3, r0, #1
 100ae20:	e005      	b.n	100ae2e <strchr+0x26>
 100ae22:	f813 2b01 	ldrb.w	r2, [r3], #1
 100ae26:	2a00      	cmp	r2, #0
 100ae28:	d05c      	beq.n	100aee4 <strchr+0xdc>
 100ae2a:	428a      	cmp	r2, r1
 100ae2c:	d059      	beq.n	100aee2 <strchr+0xda>
 100ae2e:	079a      	lsls	r2, r3, #30
 100ae30:	4618      	mov	r0, r3
 100ae32:	d1f6      	bne.n	100ae22 <strchr+0x1a>
 100ae34:	b470      	push	{r4, r5, r6}
 100ae36:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
 100ae3a:	6804      	ldr	r4, [r0, #0]
 100ae3c:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
 100ae40:	ea86 0504 	eor.w	r5, r6, r4
 100ae44:	f1a4 3301 	sub.w	r3, r4, #16843009	; 0x1010101
 100ae48:	f1a5 3201 	sub.w	r2, r5, #16843009	; 0x1010101
 100ae4c:	ea23 0304 	bic.w	r3, r3, r4
 100ae50:	ea22 0205 	bic.w	r2, r2, r5
 100ae54:	4313      	orrs	r3, r2
 100ae56:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
 100ae5a:	d10f      	bne.n	100ae7c <strchr+0x74>
 100ae5c:	f850 4f04 	ldr.w	r4, [r0, #4]!
 100ae60:	ea84 0506 	eor.w	r5, r4, r6
 100ae64:	f1a4 3301 	sub.w	r3, r4, #16843009	; 0x1010101
 100ae68:	f1a5 3201 	sub.w	r2, r5, #16843009	; 0x1010101
 100ae6c:	ea23 0304 	bic.w	r3, r3, r4
 100ae70:	ea22 0205 	bic.w	r2, r2, r5
 100ae74:	4313      	orrs	r3, r2
 100ae76:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
 100ae7a:	d0ef      	beq.n	100ae5c <strchr+0x54>
 100ae7c:	7803      	ldrb	r3, [r0, #0]
 100ae7e:	b143      	cbz	r3, 100ae92 <strchr+0x8a>
 100ae80:	4299      	cmp	r1, r3
 100ae82:	d102      	bne.n	100ae8a <strchr+0x82>
 100ae84:	e006      	b.n	100ae94 <strchr+0x8c>
 100ae86:	428b      	cmp	r3, r1
 100ae88:	d004      	beq.n	100ae94 <strchr+0x8c>
 100ae8a:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 100ae8e:	2b00      	cmp	r3, #0
 100ae90:	d1f9      	bne.n	100ae86 <strchr+0x7e>
 100ae92:	4618      	mov	r0, r3
 100ae94:	bc70      	pop	{r4, r5, r6}
 100ae96:	4770      	bx	lr
 100ae98:	b15b      	cbz	r3, 100aeb2 <strchr+0xaa>
 100ae9a:	7803      	ldrb	r3, [r0, #0]
 100ae9c:	b30b      	cbz	r3, 100aee2 <strchr+0xda>
 100ae9e:	1c43      	adds	r3, r0, #1
 100aea0:	e001      	b.n	100aea6 <strchr+0x9e>
 100aea2:	7802      	ldrb	r2, [r0, #0]
 100aea4:	b1ea      	cbz	r2, 100aee2 <strchr+0xda>
 100aea6:	f013 0f03 	tst.w	r3, #3
 100aeaa:	4618      	mov	r0, r3
 100aeac:	f103 0301 	add.w	r3, r3, #1
 100aeb0:	d1f7      	bne.n	100aea2 <strchr+0x9a>
 100aeb2:	6802      	ldr	r2, [r0, #0]
 100aeb4:	f1a2 3301 	sub.w	r3, r2, #16843009	; 0x1010101
 100aeb8:	ea23 0302 	bic.w	r3, r3, r2
 100aebc:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
 100aec0:	d108      	bne.n	100aed4 <strchr+0xcc>
 100aec2:	f850 2f04 	ldr.w	r2, [r0, #4]!
 100aec6:	f1a2 3301 	sub.w	r3, r2, #16843009	; 0x1010101
 100aeca:	ea23 0302 	bic.w	r3, r3, r2
 100aece:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
 100aed2:	d0f6      	beq.n	100aec2 <strchr+0xba>
 100aed4:	7803      	ldrb	r3, [r0, #0]
 100aed6:	b123      	cbz	r3, 100aee2 <strchr+0xda>
 100aed8:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 100aedc:	2b00      	cmp	r3, #0
 100aede:	d1fb      	bne.n	100aed8 <strchr+0xd0>
 100aee0:	4770      	bx	lr
 100aee2:	4770      	bx	lr
 100aee4:	4610      	mov	r0, r2
 100aee6:	4770      	bx	lr
 100aee8:	4618      	mov	r0, r3
 100aeea:	4770      	bx	lr
	...
 100af00:	eba2 0003 	sub.w	r0, r2, r3
 100af04:	4770      	bx	lr
 100af06:	bf00      	nop

0100af08 <strcmp>:
 100af08:	7802      	ldrb	r2, [r0, #0]
 100af0a:	780b      	ldrb	r3, [r1, #0]
 100af0c:	2a01      	cmp	r2, #1
 100af0e:	bf28      	it	cs
 100af10:	429a      	cmpcs	r2, r3
 100af12:	d1f5      	bne.n	100af00 <strchr+0xf8>
 100af14:	e96d 4504 	strd	r4, r5, [sp, #-16]!
 100af18:	ea40 0401 	orr.w	r4, r0, r1
 100af1c:	e9cd 6702 	strd	r6, r7, [sp, #8]
 100af20:	f06f 0c00 	mvn.w	ip, #0
 100af24:	ea4f 7244 	mov.w	r2, r4, lsl #29
 100af28:	b312      	cbz	r2, 100af70 <strcmp+0x68>
 100af2a:	ea80 0401 	eor.w	r4, r0, r1
 100af2e:	f014 0f07 	tst.w	r4, #7
 100af32:	d16a      	bne.n	100b00a <strcmp+0x102>
 100af34:	f000 0407 	and.w	r4, r0, #7
 100af38:	f020 0007 	bic.w	r0, r0, #7
 100af3c:	f004 0503 	and.w	r5, r4, #3
 100af40:	f021 0107 	bic.w	r1, r1, #7
 100af44:	ea4f 05c5 	mov.w	r5, r5, lsl #3
 100af48:	e8f0 2304 	ldrd	r2, r3, [r0], #16
 100af4c:	f014 0f04 	tst.w	r4, #4
 100af50:	e8f1 6704 	ldrd	r6, r7, [r1], #16
 100af54:	fa0c f405 	lsl.w	r4, ip, r5
 100af58:	ea62 0204 	orn	r2, r2, r4
 100af5c:	ea66 0604 	orn	r6, r6, r4
 100af60:	d00a      	beq.n	100af78 <strcmp+0x70>
 100af62:	ea63 0304 	orn	r3, r3, r4
 100af66:	4662      	mov	r2, ip
 100af68:	ea67 0704 	orn	r7, r7, r4
 100af6c:	4666      	mov	r6, ip
 100af6e:	e003      	b.n	100af78 <strcmp+0x70>
 100af70:	e8f0 2304 	ldrd	r2, r3, [r0], #16
 100af74:	e8f1 6704 	ldrd	r6, r7, [r1], #16
 100af78:	fa82 f54c 	uadd8	r5, r2, ip
 100af7c:	ea82 0406 	eor.w	r4, r2, r6
 100af80:	faa4 f48c 	sel	r4, r4, ip
 100af84:	bb6c      	cbnz	r4, 100afe2 <strcmp+0xda>
 100af86:	fa83 f54c 	uadd8	r5, r3, ip
 100af8a:	ea83 0507 	eor.w	r5, r3, r7
 100af8e:	faa5 f58c 	sel	r5, r5, ip
 100af92:	b995      	cbnz	r5, 100afba <strcmp+0xb2>
 100af94:	e950 2302 	ldrd	r2, r3, [r0, #-8]
 100af98:	e951 6702 	ldrd	r6, r7, [r1, #-8]
 100af9c:	fa82 f54c 	uadd8	r5, r2, ip
 100afa0:	ea82 0406 	eor.w	r4, r2, r6
 100afa4:	faa4 f48c 	sel	r4, r4, ip
 100afa8:	fa83 f54c 	uadd8	r5, r3, ip
 100afac:	ea83 0507 	eor.w	r5, r3, r7
 100afb0:	faa5 f58c 	sel	r5, r5, ip
 100afb4:	4325      	orrs	r5, r4
 100afb6:	d0db      	beq.n	100af70 <strcmp+0x68>
 100afb8:	b99c      	cbnz	r4, 100afe2 <strcmp+0xda>
 100afba:	ba2d      	rev	r5, r5
 100afbc:	fab5 f485 	clz	r4, r5
 100afc0:	f024 0407 	bic.w	r4, r4, #7
 100afc4:	fa27 f104 	lsr.w	r1, r7, r4
 100afc8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 100afcc:	fa23 f304 	lsr.w	r3, r3, r4
 100afd0:	f003 00ff 	and.w	r0, r3, #255	; 0xff
 100afd4:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 100afd8:	e8fd 4504 	ldrd	r4, r5, [sp], #16
 100afdc:	eba0 0001 	sub.w	r0, r0, r1
 100afe0:	4770      	bx	lr
 100afe2:	ba24      	rev	r4, r4
 100afe4:	fab4 f484 	clz	r4, r4
 100afe8:	f024 0407 	bic.w	r4, r4, #7
 100afec:	fa26 f104 	lsr.w	r1, r6, r4
 100aff0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 100aff4:	fa22 f204 	lsr.w	r2, r2, r4
 100aff8:	f002 00ff 	and.w	r0, r2, #255	; 0xff
 100affc:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 100b000:	e8fd 4504 	ldrd	r4, r5, [sp], #16
 100b004:	eba0 0001 	sub.w	r0, r0, r1
 100b008:	4770      	bx	lr
 100b00a:	f014 0f03 	tst.w	r4, #3
 100b00e:	d13c      	bne.n	100b08a <strcmp+0x182>
 100b010:	f010 0403 	ands.w	r4, r0, #3
 100b014:	d128      	bne.n	100b068 <strcmp+0x160>
 100b016:	f850 2b08 	ldr.w	r2, [r0], #8
 100b01a:	f851 3b08 	ldr.w	r3, [r1], #8
 100b01e:	fa82 f54c 	uadd8	r5, r2, ip
 100b022:	ea82 0503 	eor.w	r5, r2, r3
 100b026:	faa5 f58c 	sel	r5, r5, ip
 100b02a:	b95d      	cbnz	r5, 100b044 <strcmp+0x13c>
 100b02c:	f850 2c04 	ldr.w	r2, [r0, #-4]
 100b030:	f851 3c04 	ldr.w	r3, [r1, #-4]
 100b034:	fa82 f54c 	uadd8	r5, r2, ip
 100b038:	ea82 0503 	eor.w	r5, r2, r3
 100b03c:	faa5 f58c 	sel	r5, r5, ip
 100b040:	2d00      	cmp	r5, #0
 100b042:	d0e8      	beq.n	100b016 <strcmp+0x10e>
 100b044:	ba2d      	rev	r5, r5
 100b046:	fab5 f485 	clz	r4, r5
 100b04a:	f024 0407 	bic.w	r4, r4, #7
 100b04e:	fa23 f104 	lsr.w	r1, r3, r4
 100b052:	fa22 f204 	lsr.w	r2, r2, r4
 100b056:	f002 00ff 	and.w	r0, r2, #255	; 0xff
 100b05a:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 100b05e:	e8fd 4504 	ldrd	r4, r5, [sp], #16
 100b062:	eba0 0001 	sub.w	r0, r0, r1
 100b066:	4770      	bx	lr
 100b068:	ea4f 04c4 	mov.w	r4, r4, lsl #3
 100b06c:	f020 0003 	bic.w	r0, r0, #3
 100b070:	f850 2b08 	ldr.w	r2, [r0], #8
 100b074:	f021 0103 	bic.w	r1, r1, #3
 100b078:	f851 3b08 	ldr.w	r3, [r1], #8
 100b07c:	fa0c f404 	lsl.w	r4, ip, r4
 100b080:	ea62 0204 	orn	r2, r2, r4
 100b084:	ea63 0304 	orn	r3, r3, r4
 100b088:	e7c9      	b.n	100b01e <strcmp+0x116>
 100b08a:	f010 0403 	ands.w	r4, r0, #3
 100b08e:	d01a      	beq.n	100b0c6 <strcmp+0x1be>
 100b090:	eba1 0104 	sub.w	r1, r1, r4
 100b094:	f020 0003 	bic.w	r0, r0, #3
 100b098:	07e4      	lsls	r4, r4, #31
 100b09a:	f850 2b04 	ldr.w	r2, [r0], #4
 100b09e:	d006      	beq.n	100b0ae <strcmp+0x1a6>
 100b0a0:	d20f      	bcs.n	100b0c2 <strcmp+0x1ba>
 100b0a2:	788b      	ldrb	r3, [r1, #2]
 100b0a4:	fa5f f4a2 	uxtb.w	r4, r2, ror #16
 100b0a8:	1ae4      	subs	r4, r4, r3
 100b0aa:	d106      	bne.n	100b0ba <strcmp+0x1b2>
 100b0ac:	b12b      	cbz	r3, 100b0ba <strcmp+0x1b2>
 100b0ae:	78cb      	ldrb	r3, [r1, #3]
 100b0b0:	fa5f f4b2 	uxtb.w	r4, r2, ror #24
 100b0b4:	1ae4      	subs	r4, r4, r3
 100b0b6:	d100      	bne.n	100b0ba <strcmp+0x1b2>
 100b0b8:	b91b      	cbnz	r3, 100b0c2 <strcmp+0x1ba>
 100b0ba:	4620      	mov	r0, r4
 100b0bc:	f85d 4b10 	ldr.w	r4, [sp], #16
 100b0c0:	4770      	bx	lr
 100b0c2:	f101 0104 	add.w	r1, r1, #4
 100b0c6:	f850 2b04 	ldr.w	r2, [r0], #4
 100b0ca:	07cc      	lsls	r4, r1, #31
 100b0cc:	f021 0103 	bic.w	r1, r1, #3
 100b0d0:	f851 3b04 	ldr.w	r3, [r1], #4
 100b0d4:	d848      	bhi.n	100b168 <strcmp+0x260>
 100b0d6:	d224      	bcs.n	100b122 <strcmp+0x21a>
 100b0d8:	f022 447f 	bic.w	r4, r2, #4278190080	; 0xff000000
 100b0dc:	fa82 f54c 	uadd8	r5, r2, ip
 100b0e0:	ea94 2513 	eors.w	r5, r4, r3, lsr #8
 100b0e4:	faa5 f58c 	sel	r5, r5, ip
 100b0e8:	d10a      	bne.n	100b100 <strcmp+0x1f8>
 100b0ea:	b965      	cbnz	r5, 100b106 <strcmp+0x1fe>
 100b0ec:	f851 3b04 	ldr.w	r3, [r1], #4
 100b0f0:	ea84 0402 	eor.w	r4, r4, r2
 100b0f4:	ebb4 6f03 	cmp.w	r4, r3, lsl #24
 100b0f8:	d10e      	bne.n	100b118 <strcmp+0x210>
 100b0fa:	f850 2b04 	ldr.w	r2, [r0], #4
 100b0fe:	e7eb      	b.n	100b0d8 <strcmp+0x1d0>
 100b100:	ea4f 2313 	mov.w	r3, r3, lsr #8
 100b104:	e055      	b.n	100b1b2 <strcmp+0x2aa>
 100b106:	f035 457f 	bics.w	r5, r5, #4278190080	; 0xff000000
 100b10a:	d14d      	bne.n	100b1a8 <strcmp+0x2a0>
 100b10c:	7808      	ldrb	r0, [r1, #0]
 100b10e:	e8fd 4504 	ldrd	r4, r5, [sp], #16
 100b112:	f1c0 0000 	rsb	r0, r0, #0
 100b116:	4770      	bx	lr
 100b118:	ea4f 6212 	mov.w	r2, r2, lsr #24
 100b11c:	f003 03ff 	and.w	r3, r3, #255	; 0xff
 100b120:	e047      	b.n	100b1b2 <strcmp+0x2aa>
 100b122:	ea02 441c 	and.w	r4, r2, ip, lsr #16
 100b126:	fa82 f54c 	uadd8	r5, r2, ip
 100b12a:	ea94 4513 	eors.w	r5, r4, r3, lsr #16
 100b12e:	faa5 f58c 	sel	r5, r5, ip
 100b132:	d10a      	bne.n	100b14a <strcmp+0x242>
 100b134:	b965      	cbnz	r5, 100b150 <strcmp+0x248>
 100b136:	f851 3b04 	ldr.w	r3, [r1], #4
 100b13a:	ea84 0402 	eor.w	r4, r4, r2
 100b13e:	ebb4 4f03 	cmp.w	r4, r3, lsl #16
 100b142:	d10c      	bne.n	100b15e <strcmp+0x256>
 100b144:	f850 2b04 	ldr.w	r2, [r0], #4
 100b148:	e7eb      	b.n	100b122 <strcmp+0x21a>
 100b14a:	ea4f 4313 	mov.w	r3, r3, lsr #16
 100b14e:	e030      	b.n	100b1b2 <strcmp+0x2aa>
 100b150:	ea15 451c 	ands.w	r5, r5, ip, lsr #16
 100b154:	d128      	bne.n	100b1a8 <strcmp+0x2a0>
 100b156:	880b      	ldrh	r3, [r1, #0]
 100b158:	ea4f 4212 	mov.w	r2, r2, lsr #16
 100b15c:	e029      	b.n	100b1b2 <strcmp+0x2aa>
 100b15e:	ea4f 4212 	mov.w	r2, r2, lsr #16
 100b162:	ea03 431c 	and.w	r3, r3, ip, lsr #16
 100b166:	e024      	b.n	100b1b2 <strcmp+0x2aa>
 100b168:	f002 04ff 	and.w	r4, r2, #255	; 0xff
 100b16c:	fa82 f54c 	uadd8	r5, r2, ip
 100b170:	ea94 6513 	eors.w	r5, r4, r3, lsr #24
 100b174:	faa5 f58c 	sel	r5, r5, ip
 100b178:	d10a      	bne.n	100b190 <strcmp+0x288>
 100b17a:	b965      	cbnz	r5, 100b196 <strcmp+0x28e>
 100b17c:	f851 3b04 	ldr.w	r3, [r1], #4
 100b180:	ea84 0402 	eor.w	r4, r4, r2
 100b184:	ebb4 2f03 	cmp.w	r4, r3, lsl #8
 100b188:	d109      	bne.n	100b19e <strcmp+0x296>
 100b18a:	f850 2b04 	ldr.w	r2, [r0], #4
 100b18e:	e7eb      	b.n	100b168 <strcmp+0x260>
 100b190:	ea4f 6313 	mov.w	r3, r3, lsr #24
 100b194:	e00d      	b.n	100b1b2 <strcmp+0x2aa>
 100b196:	f015 0fff 	tst.w	r5, #255	; 0xff
 100b19a:	d105      	bne.n	100b1a8 <strcmp+0x2a0>
 100b19c:	680b      	ldr	r3, [r1, #0]
 100b19e:	ea4f 2212 	mov.w	r2, r2, lsr #8
 100b1a2:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 100b1a6:	e004      	b.n	100b1b2 <strcmp+0x2aa>
 100b1a8:	f04f 0000 	mov.w	r0, #0
 100b1ac:	e8fd 4504 	ldrd	r4, r5, [sp], #16
 100b1b0:	4770      	bx	lr
 100b1b2:	ba12      	rev	r2, r2
 100b1b4:	ba1b      	rev	r3, r3
 100b1b6:	fa82 f44c 	uadd8	r4, r2, ip
 100b1ba:	ea82 0403 	eor.w	r4, r2, r3
 100b1be:	faa4 f58c 	sel	r5, r4, ip
 100b1c2:	fab5 f485 	clz	r4, r5
 100b1c6:	fa02 f204 	lsl.w	r2, r2, r4
 100b1ca:	fa03 f304 	lsl.w	r3, r3, r4
 100b1ce:	ea4f 6012 	mov.w	r0, r2, lsr #24
 100b1d2:	e8fd 4504 	ldrd	r4, r5, [sp], #16
 100b1d6:	eba0 6013 	sub.w	r0, r0, r3, lsr #24
 100b1da:	4770      	bx	lr

0100b1dc <strcpy>:
 100b1dc:	f891 f000 	pld	[r1]
 100b1e0:	ea80 0201 	eor.w	r2, r0, r1
 100b1e4:	4684      	mov	ip, r0
 100b1e6:	f012 0f03 	tst.w	r2, #3
 100b1ea:	d151      	bne.n	100b290 <strcpy+0xb4>
 100b1ec:	f011 0f03 	tst.w	r1, #3
 100b1f0:	d134      	bne.n	100b25c <strcpy+0x80>
 100b1f2:	f84d 4d04 	str.w	r4, [sp, #-4]!
 100b1f6:	f011 0f04 	tst.w	r1, #4
 100b1fa:	f851 3b04 	ldr.w	r3, [r1], #4
 100b1fe:	d00b      	beq.n	100b218 <strcpy+0x3c>
 100b200:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
 100b204:	439a      	bics	r2, r3
 100b206:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 100b20a:	bf04      	itt	eq
 100b20c:	f84c 3b04 	streq.w	r3, [ip], #4
 100b210:	f851 3b04 	ldreq.w	r3, [r1], #4
 100b214:	d118      	bne.n	100b248 <strcpy+0x6c>
 100b216:	bf00      	nop
 100b218:	f891 f008 	pld	[r1, #8]
 100b21c:	f851 4b04 	ldr.w	r4, [r1], #4
 100b220:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
 100b224:	439a      	bics	r2, r3
 100b226:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 100b22a:	f1a4 3201 	sub.w	r2, r4, #16843009	; 0x1010101
 100b22e:	d10b      	bne.n	100b248 <strcpy+0x6c>
 100b230:	f84c 3b04 	str.w	r3, [ip], #4
 100b234:	43a2      	bics	r2, r4
 100b236:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 100b23a:	bf04      	itt	eq
 100b23c:	f851 3b04 	ldreq.w	r3, [r1], #4
 100b240:	f84c 4b04 	streq.w	r4, [ip], #4
 100b244:	d0e8      	beq.n	100b218 <strcpy+0x3c>
 100b246:	4623      	mov	r3, r4
 100b248:	f80c 3b01 	strb.w	r3, [ip], #1
 100b24c:	f013 0fff 	tst.w	r3, #255	; 0xff
 100b250:	ea4f 2333 	mov.w	r3, r3, ror #8
 100b254:	d1f8      	bne.n	100b248 <strcpy+0x6c>
 100b256:	f85d 4b04 	ldr.w	r4, [sp], #4
 100b25a:	4770      	bx	lr
 100b25c:	f011 0f01 	tst.w	r1, #1
 100b260:	d006      	beq.n	100b270 <strcpy+0x94>
 100b262:	f811 2b01 	ldrb.w	r2, [r1], #1
 100b266:	f80c 2b01 	strb.w	r2, [ip], #1
 100b26a:	2a00      	cmp	r2, #0
 100b26c:	bf08      	it	eq
 100b26e:	4770      	bxeq	lr
 100b270:	f011 0f02 	tst.w	r1, #2
 100b274:	d0bd      	beq.n	100b1f2 <strcpy+0x16>
 100b276:	f831 2b02 	ldrh.w	r2, [r1], #2
 100b27a:	f012 0fff 	tst.w	r2, #255	; 0xff
 100b27e:	bf16      	itet	ne
 100b280:	f82c 2b02 	strhne.w	r2, [ip], #2
 100b284:	f88c 2000 	strbeq.w	r2, [ip]
 100b288:	f412 4f7f 	tstne.w	r2, #65280	; 0xff00
 100b28c:	d1b1      	bne.n	100b1f2 <strcpy+0x16>
 100b28e:	4770      	bx	lr
 100b290:	f811 2b01 	ldrb.w	r2, [r1], #1
 100b294:	f80c 2b01 	strb.w	r2, [ip], #1
 100b298:	2a00      	cmp	r2, #0
 100b29a:	d1f9      	bne.n	100b290 <strcpy+0xb4>
 100b29c:	4770      	bx	lr
 100b29e:	bf00      	nop

0100b2a0 <strlcpy>:
 100b2a0:	b19a      	cbz	r2, 100b2ca <strlcpy+0x2a>
 100b2a2:	2a01      	cmp	r2, #1
 100b2a4:	d019      	beq.n	100b2da <strlcpy+0x3a>
 100b2a6:	b470      	push	{r4, r5, r6}
 100b2a8:	460b      	mov	r3, r1
 100b2aa:	4605      	mov	r5, r0
 100b2ac:	e001      	b.n	100b2b2 <strlcpy+0x12>
 100b2ae:	42e0      	cmn	r0, r4
 100b2b0:	d017      	beq.n	100b2e2 <strlcpy+0x42>
 100b2b2:	f813 6b01 	ldrb.w	r6, [r3], #1
 100b2b6:	f805 6b01 	strb.w	r6, [r5], #1
 100b2ba:	43ec      	mvns	r4, r5
 100b2bc:	4414      	add	r4, r2
 100b2be:	2e00      	cmp	r6, #0
 100b2c0:	d1f5      	bne.n	100b2ae <strlcpy+0xe>
 100b2c2:	1a58      	subs	r0, r3, r1
 100b2c4:	3801      	subs	r0, #1
 100b2c6:	bc70      	pop	{r4, r5, r6}
 100b2c8:	4770      	bx	lr
 100b2ca:	460b      	mov	r3, r1
 100b2cc:	f813 2b01 	ldrb.w	r2, [r3], #1
 100b2d0:	2a00      	cmp	r2, #0
 100b2d2:	d1fb      	bne.n	100b2cc <strlcpy+0x2c>
 100b2d4:	1a58      	subs	r0, r3, r1
 100b2d6:	3801      	subs	r0, #1
 100b2d8:	4770      	bx	lr
 100b2da:	2200      	movs	r2, #0
 100b2dc:	460b      	mov	r3, r1
 100b2de:	7002      	strb	r2, [r0, #0]
 100b2e0:	e7f4      	b.n	100b2cc <strlcpy+0x2c>
 100b2e2:	2200      	movs	r2, #0
 100b2e4:	702a      	strb	r2, [r5, #0]
 100b2e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 100b2ea:	2a00      	cmp	r2, #0
 100b2ec:	d1fb      	bne.n	100b2e6 <strlcpy+0x46>
 100b2ee:	1a58      	subs	r0, r3, r1
 100b2f0:	3801      	subs	r0, #1
 100b2f2:	bc70      	pop	{r4, r5, r6}
 100b2f4:	4770      	bx	lr
 100b2f6:	bf00      	nop
	...

0100b300 <strlen>:
 100b300:	f890 f000 	pld	[r0]
 100b304:	e96d 4502 	strd	r4, r5, [sp, #-8]!
 100b308:	f020 0107 	bic.w	r1, r0, #7
 100b30c:	f06f 0c00 	mvn.w	ip, #0
 100b310:	f010 0407 	ands.w	r4, r0, #7
 100b314:	f891 f020 	pld	[r1, #32]
 100b318:	f040 8049 	bne.w	100b3ae <strlen+0xae>
 100b31c:	f04f 0400 	mov.w	r4, #0
 100b320:	f06f 0007 	mvn.w	r0, #7
 100b324:	e9d1 2300 	ldrd	r2, r3, [r1]
 100b328:	f891 f040 	pld	[r1, #64]	; 0x40
 100b32c:	f100 0008 	add.w	r0, r0, #8
 100b330:	fa82 f24c 	uadd8	r2, r2, ip
 100b334:	faa4 f28c 	sel	r2, r4, ip
 100b338:	fa83 f34c 	uadd8	r3, r3, ip
 100b33c:	faa2 f38c 	sel	r3, r2, ip
 100b340:	bb4b      	cbnz	r3, 100b396 <strlen+0x96>
 100b342:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 100b346:	fa82 f24c 	uadd8	r2, r2, ip
 100b34a:	f100 0008 	add.w	r0, r0, #8
 100b34e:	faa4 f28c 	sel	r2, r4, ip
 100b352:	fa83 f34c 	uadd8	r3, r3, ip
 100b356:	faa2 f38c 	sel	r3, r2, ip
 100b35a:	b9e3      	cbnz	r3, 100b396 <strlen+0x96>
 100b35c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
 100b360:	fa82 f24c 	uadd8	r2, r2, ip
 100b364:	f100 0008 	add.w	r0, r0, #8
 100b368:	faa4 f28c 	sel	r2, r4, ip
 100b36c:	fa83 f34c 	uadd8	r3, r3, ip
 100b370:	faa2 f38c 	sel	r3, r2, ip
 100b374:	b97b      	cbnz	r3, 100b396 <strlen+0x96>
 100b376:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
 100b37a:	f101 0120 	add.w	r1, r1, #32
 100b37e:	fa82 f24c 	uadd8	r2, r2, ip
 100b382:	f100 0008 	add.w	r0, r0, #8
 100b386:	faa4 f28c 	sel	r2, r4, ip
 100b38a:	fa83 f34c 	uadd8	r3, r3, ip
 100b38e:	faa2 f38c 	sel	r3, r2, ip
 100b392:	2b00      	cmp	r3, #0
 100b394:	d0c6      	beq.n	100b324 <strlen+0x24>
 100b396:	2a00      	cmp	r2, #0
 100b398:	bf04      	itt	eq
 100b39a:	3004      	addeq	r0, #4
 100b39c:	461a      	moveq	r2, r3
 100b39e:	ba12      	rev	r2, r2
 100b3a0:	fab2 f282 	clz	r2, r2
 100b3a4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
 100b3a8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
 100b3ac:	4770      	bx	lr
 100b3ae:	e9d1 2300 	ldrd	r2, r3, [r1]
 100b3b2:	f004 0503 	and.w	r5, r4, #3
 100b3b6:	f1c4 0000 	rsb	r0, r4, #0
 100b3ba:	ea4f 05c5 	mov.w	r5, r5, lsl #3
 100b3be:	f014 0f04 	tst.w	r4, #4
 100b3c2:	f891 f040 	pld	[r1, #64]	; 0x40
 100b3c6:	fa0c f505 	lsl.w	r5, ip, r5
 100b3ca:	ea62 0205 	orn	r2, r2, r5
 100b3ce:	bf1c      	itt	ne
 100b3d0:	ea63 0305 	ornne	r3, r3, r5
 100b3d4:	4662      	movne	r2, ip
 100b3d6:	f04f 0400 	mov.w	r4, #0
 100b3da:	e7a9      	b.n	100b330 <strlen+0x30>

0100b3dc <strncasecmp>:
 100b3dc:	b34a      	cbz	r2, 100b432 <strncasecmp+0x56>
 100b3de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 100b3e2:	4606      	mov	r6, r0
 100b3e4:	460f      	mov	r7, r1
 100b3e6:	eb00 0802 	add.w	r8, r0, r2
 100b3ea:	e004      	b.n	100b3f6 <strncasecmp+0x1a>
 100b3ec:	1b60      	subs	r0, r4, r5
 100b3ee:	d11b      	bne.n	100b428 <strncasecmp+0x4c>
 100b3f0:	b1e5      	cbz	r5, 100b42c <strncasecmp+0x50>
 100b3f2:	45b0      	cmp	r8, r6
 100b3f4:	d01a      	beq.n	100b42c <strncasecmp+0x50>
 100b3f6:	f816 4b01 	ldrb.w	r4, [r6], #1
 100b3fa:	f7fe fb8f 	bl	1009b1c <__locale_ctype_ptr>
 100b3fe:	f817 5b01 	ldrb.w	r5, [r7], #1
 100b402:	4420      	add	r0, r4
 100b404:	7843      	ldrb	r3, [r0, #1]
 100b406:	f003 0303 	and.w	r3, r3, #3
 100b40a:	2b01      	cmp	r3, #1
 100b40c:	bf08      	it	eq
 100b40e:	3420      	addeq	r4, #32
 100b410:	f7fe fb84 	bl	1009b1c <__locale_ctype_ptr>
 100b414:	4428      	add	r0, r5
 100b416:	7843      	ldrb	r3, [r0, #1]
 100b418:	f003 0303 	and.w	r3, r3, #3
 100b41c:	2b01      	cmp	r3, #1
 100b41e:	d1e5      	bne.n	100b3ec <strncasecmp+0x10>
 100b420:	f105 0020 	add.w	r0, r5, #32
 100b424:	1a20      	subs	r0, r4, r0
 100b426:	d0e4      	beq.n	100b3f2 <strncasecmp+0x16>
 100b428:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 100b42c:	2000      	movs	r0, #0
 100b42e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 100b432:	2000      	movs	r0, #0
 100b434:	4770      	bx	lr
 100b436:	bf00      	nop

0100b438 <strncmp>:
 100b438:	2a00      	cmp	r2, #0
 100b43a:	d049      	beq.n	100b4d0 <strncmp+0x98>
 100b43c:	ea40 0301 	orr.w	r3, r0, r1
 100b440:	f013 0303 	ands.w	r3, r3, #3
 100b444:	b4f0      	push	{r4, r5, r6, r7}
 100b446:	d125      	bne.n	100b494 <strncmp+0x5c>
 100b448:	2a03      	cmp	r2, #3
 100b44a:	d923      	bls.n	100b494 <strncmp+0x5c>
 100b44c:	6804      	ldr	r4, [r0, #0]
 100b44e:	680d      	ldr	r5, [r1, #0]
 100b450:	42ac      	cmp	r4, r5
 100b452:	d11f      	bne.n	100b494 <strncmp+0x5c>
 100b454:	3a04      	subs	r2, #4
 100b456:	d038      	beq.n	100b4ca <strncmp+0x92>
 100b458:	f1a4 3501 	sub.w	r5, r4, #16843009	; 0x1010101
 100b45c:	ea25 0404 	bic.w	r4, r5, r4
 100b460:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
 100b464:	d131      	bne.n	100b4ca <strncmp+0x92>
 100b466:	1d07      	adds	r7, r0, #4
 100b468:	1d0d      	adds	r5, r1, #4
 100b46a:	e00d      	b.n	100b488 <strncmp+0x50>
 100b46c:	f857 3b04 	ldr.w	r3, [r7], #4
 100b470:	680e      	ldr	r6, [r1, #0]
 100b472:	f1a3 3401 	sub.w	r4, r3, #16843009	; 0x1010101
 100b476:	42b3      	cmp	r3, r6
 100b478:	ea24 0403 	bic.w	r4, r4, r3
 100b47c:	d10a      	bne.n	100b494 <strncmp+0x5c>
 100b47e:	3a04      	subs	r2, #4
 100b480:	d023      	beq.n	100b4ca <strncmp+0x92>
 100b482:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
 100b486:	d120      	bne.n	100b4ca <strncmp+0x92>
 100b488:	2a03      	cmp	r2, #3
 100b48a:	4629      	mov	r1, r5
 100b48c:	4638      	mov	r0, r7
 100b48e:	f105 0504 	add.w	r5, r5, #4
 100b492:	d8eb      	bhi.n	100b46c <strncmp+0x34>
 100b494:	7804      	ldrb	r4, [r0, #0]
 100b496:	780e      	ldrb	r6, [r1, #0]
 100b498:	42a6      	cmp	r6, r4
 100b49a:	d11b      	bne.n	100b4d4 <strncmp+0x9c>
 100b49c:	2a01      	cmp	r2, #1
 100b49e:	bf18      	it	ne
 100b4a0:	2e00      	cmpne	r6, #0
 100b4a2:	d012      	beq.n	100b4ca <strncmp+0x92>
 100b4a4:	4605      	mov	r5, r0
 100b4a6:	f815 4f01 	ldrb.w	r4, [r5, #1]!
 100b4aa:	f811 6f01 	ldrb.w	r6, [r1, #1]!
 100b4ae:	42b4      	cmp	r4, r6
 100b4b0:	ea6f 0305 	mvn.w	r3, r5
 100b4b4:	4413      	add	r3, r2
 100b4b6:	d10d      	bne.n	100b4d4 <strncmp+0x9c>
 100b4b8:	42d8      	cmn	r0, r3
 100b4ba:	bf0c      	ite	eq
 100b4bc:	2301      	moveq	r3, #1
 100b4be:	2300      	movne	r3, #0
 100b4c0:	2c00      	cmp	r4, #0
 100b4c2:	bf08      	it	eq
 100b4c4:	2301      	moveq	r3, #1
 100b4c6:	2b00      	cmp	r3, #0
 100b4c8:	d0ed      	beq.n	100b4a6 <strncmp+0x6e>
 100b4ca:	2000      	movs	r0, #0
 100b4cc:	bcf0      	pop	{r4, r5, r6, r7}
 100b4ce:	4770      	bx	lr
 100b4d0:	4610      	mov	r0, r2
 100b4d2:	4770      	bx	lr
 100b4d4:	1ba0      	subs	r0, r4, r6
 100b4d6:	bcf0      	pop	{r4, r5, r6, r7}
 100b4d8:	4770      	bx	lr
 100b4da:	bf00      	nop

0100b4dc <strncpy>:
 100b4dc:	2a03      	cmp	r2, #3
 100b4de:	ea40 0301 	orr.w	r3, r0, r1
 100b4e2:	b470      	push	{r4, r5, r6}
 100b4e4:	f3c3 0401 	ubfx	r4, r3, #0, #2
 100b4e8:	bf94      	ite	ls
 100b4ea:	2500      	movls	r5, #0
 100b4ec:	2501      	movhi	r5, #1
 100b4ee:	2c00      	cmp	r4, #0
 100b4f0:	4606      	mov	r6, r0
 100b4f2:	bf18      	it	ne
 100b4f4:	2500      	movne	r5, #0
 100b4f6:	b9a5      	cbnz	r5, 100b522 <strncpy+0x46>
 100b4f8:	b18a      	cbz	r2, 100b51e <strncpy+0x42>
 100b4fa:	780c      	ldrb	r4, [r1, #0]
 100b4fc:	4633      	mov	r3, r6
 100b4fe:	1e55      	subs	r5, r2, #1
 100b500:	f803 4b01 	strb.w	r4, [r3], #1
 100b504:	b1fc      	cbz	r4, 100b546 <strncpy+0x6a>
 100b506:	4432      	add	r2, r6
 100b508:	442e      	add	r6, r5
 100b50a:	e004      	b.n	100b516 <strncpy+0x3a>
 100b50c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 100b510:	f803 4b01 	strb.w	r4, [r3], #1
 100b514:	b1bc      	cbz	r4, 100b546 <strncpy+0x6a>
 100b516:	429a      	cmp	r2, r3
 100b518:	eba6 0503 	sub.w	r5, r6, r3
 100b51c:	d1f6      	bne.n	100b50c <strncpy+0x30>
 100b51e:	bc70      	pop	{r4, r5, r6}
 100b520:	4770      	bx	lr
 100b522:	460b      	mov	r3, r1
 100b524:	4619      	mov	r1, r3
 100b526:	f853 5b04 	ldr.w	r5, [r3], #4
 100b52a:	f1a5 3401 	sub.w	r4, r5, #16843009	; 0x1010101
 100b52e:	ea24 0405 	bic.w	r4, r4, r5
 100b532:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
 100b536:	d1e0      	bne.n	100b4fa <strncpy+0x1e>
 100b538:	3a04      	subs	r2, #4
 100b53a:	f846 5b04 	str.w	r5, [r6], #4
 100b53e:	2a03      	cmp	r2, #3
 100b540:	4619      	mov	r1, r3
 100b542:	d8ef      	bhi.n	100b524 <strncpy+0x48>
 100b544:	e7d8      	b.n	100b4f8 <strncpy+0x1c>
 100b546:	2d00      	cmp	r5, #0
 100b548:	d0e9      	beq.n	100b51e <strncpy+0x42>
 100b54a:	441d      	add	r5, r3
 100b54c:	2200      	movs	r2, #0
 100b54e:	f803 2b01 	strb.w	r2, [r3], #1
 100b552:	42ab      	cmp	r3, r5
 100b554:	d1fb      	bne.n	100b54e <strncpy+0x72>
 100b556:	bc70      	pop	{r4, r5, r6}
 100b558:	4770      	bx	lr
 100b55a:	bf00      	nop

0100b55c <_strtol_l.isra.0>:
 100b55c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 100b560:	b083      	sub	sp, #12
 100b562:	460f      	mov	r7, r1
 100b564:	4690      	mov	r8, r2
 100b566:	9001      	str	r0, [sp, #4]
 100b568:	461e      	mov	r6, r3
 100b56a:	468b      	mov	fp, r1
 100b56c:	e000      	b.n	100b570 <_strtol_l.isra.0+0x14>
 100b56e:	46ab      	mov	fp, r5
 100b570:	465d      	mov	r5, fp
 100b572:	980c      	ldr	r0, [sp, #48]	; 0x30
 100b574:	f815 4b01 	ldrb.w	r4, [r5], #1
 100b578:	f7fe facc 	bl	1009b14 <__locale_ctype_ptr_l>
 100b57c:	4420      	add	r0, r4
 100b57e:	7842      	ldrb	r2, [r0, #1]
 100b580:	f012 0208 	ands.w	r2, r2, #8
 100b584:	d1f3      	bne.n	100b56e <_strtol_l.isra.0+0x12>
 100b586:	2c2d      	cmp	r4, #45	; 0x2d
 100b588:	d061      	beq.n	100b64e <_strtol_l.isra.0+0xf2>
 100b58a:	2c2b      	cmp	r4, #43	; 0x2b
 100b58c:	4692      	mov	sl, r2
 100b58e:	bf04      	itt	eq
 100b590:	782c      	ldrbeq	r4, [r5, #0]
 100b592:	f10b 0502 	addeq.w	r5, fp, #2
 100b596:	f036 0310 	bics.w	r3, r6, #16
 100b59a:	d103      	bne.n	100b5a4 <_strtol_l.isra.0+0x48>
 100b59c:	2c30      	cmp	r4, #48	; 0x30
 100b59e:	d05c      	beq.n	100b65a <_strtol_l.isra.0+0xfe>
 100b5a0:	b906      	cbnz	r6, 100b5a4 <_strtol_l.isra.0+0x48>
 100b5a2:	260a      	movs	r6, #10
 100b5a4:	46b3      	mov	fp, r6
 100b5a6:	f1ba 0f00 	cmp.w	sl, #0
 100b5aa:	4659      	mov	r1, fp
 100b5ac:	bf14      	ite	ne
 100b5ae:	f04f 4900 	movne.w	r9, #2147483648	; 0x80000000
 100b5b2:	f06f 4900 	mvneq.w	r9, #2147483648	; 0x80000000
 100b5b6:	4648      	mov	r0, r9
 100b5b8:	f7fd f874 	bl	10086a4 <__aeabi_uidivmod>
 100b5bc:	2200      	movs	r2, #0
 100b5be:	4686      	mov	lr, r0
 100b5c0:	4610      	mov	r0, r2
 100b5c2:	e00e      	b.n	100b5e2 <_strtol_l.isra.0+0x86>
 100b5c4:	ebae 0400 	sub.w	r4, lr, r0
 100b5c8:	4299      	cmp	r1, r3
 100b5ca:	fab4 f484 	clz	r4, r4
 100b5ce:	ea4f 1454 	mov.w	r4, r4, lsr #5
 100b5d2:	bfa8      	it	ge
 100b5d4:	2400      	movge	r4, #0
 100b5d6:	b9f4      	cbnz	r4, 100b616 <_strtol_l.isra.0+0xba>
 100b5d8:	fb0b 3000 	mla	r0, fp, r0, r3
 100b5dc:	2201      	movs	r2, #1
 100b5de:	f815 4b01 	ldrb.w	r4, [r5], #1
 100b5e2:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 100b5e6:	2b09      	cmp	r3, #9
 100b5e8:	d90c      	bls.n	100b604 <_strtol_l.isra.0+0xa8>
 100b5ea:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 100b5ee:	2b19      	cmp	r3, #25
 100b5f0:	bf98      	it	ls
 100b5f2:	f1a4 0337 	subls.w	r3, r4, #55	; 0x37
 100b5f6:	d905      	bls.n	100b604 <_strtol_l.isra.0+0xa8>
 100b5f8:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 100b5fc:	2b19      	cmp	r3, #25
 100b5fe:	d80d      	bhi.n	100b61c <_strtol_l.isra.0+0xc0>
 100b600:	f1a4 0357 	sub.w	r3, r4, #87	; 0x57
 100b604:	429e      	cmp	r6, r3
 100b606:	dd09      	ble.n	100b61c <_strtol_l.isra.0+0xc0>
 100b608:	4586      	cmp	lr, r0
 100b60a:	bf2c      	ite	cs
 100b60c:	2400      	movcs	r4, #0
 100b60e:	2401      	movcc	r4, #1
 100b610:	ea54 72d2 	orrs.w	r2, r4, r2, lsr #31
 100b614:	d0d6      	beq.n	100b5c4 <_strtol_l.isra.0+0x68>
 100b616:	f04f 32ff 	mov.w	r2, #4294967295
 100b61a:	e7e0      	b.n	100b5de <_strtol_l.isra.0+0x82>
 100b61c:	1c53      	adds	r3, r2, #1
 100b61e:	d00c      	beq.n	100b63a <_strtol_l.isra.0+0xde>
 100b620:	f1ba 0f00 	cmp.w	sl, #0
 100b624:	d000      	beq.n	100b628 <_strtol_l.isra.0+0xcc>
 100b626:	4240      	negs	r0, r0
 100b628:	f1b8 0f00 	cmp.w	r8, #0
 100b62c:	d002      	beq.n	100b634 <_strtol_l.isra.0+0xd8>
 100b62e:	bb1a      	cbnz	r2, 100b678 <_strtol_l.isra.0+0x11c>
 100b630:	f8c8 7000 	str.w	r7, [r8]
 100b634:	b003      	add	sp, #12
 100b636:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 100b63a:	9a01      	ldr	r2, [sp, #4]
 100b63c:	2322      	movs	r3, #34	; 0x22
 100b63e:	4648      	mov	r0, r9
 100b640:	6013      	str	r3, [r2, #0]
 100b642:	f1b8 0f00 	cmp.w	r8, #0
 100b646:	d0f5      	beq.n	100b634 <_strtol_l.isra.0+0xd8>
 100b648:	1e6f      	subs	r7, r5, #1
 100b64a:	4648      	mov	r0, r9
 100b64c:	e7f0      	b.n	100b630 <_strtol_l.isra.0+0xd4>
 100b64e:	782c      	ldrb	r4, [r5, #0]
 100b650:	f04f 0a01 	mov.w	sl, #1
 100b654:	f10b 0502 	add.w	r5, fp, #2
 100b658:	e79d      	b.n	100b596 <_strtol_l.isra.0+0x3a>
 100b65a:	782b      	ldrb	r3, [r5, #0]
 100b65c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 100b660:	2b58      	cmp	r3, #88	; 0x58
 100b662:	d104      	bne.n	100b66e <_strtol_l.isra.0+0x112>
 100b664:	2610      	movs	r6, #16
 100b666:	786c      	ldrb	r4, [r5, #1]
 100b668:	46b3      	mov	fp, r6
 100b66a:	3502      	adds	r5, #2
 100b66c:	e79b      	b.n	100b5a6 <_strtol_l.isra.0+0x4a>
 100b66e:	2e00      	cmp	r6, #0
 100b670:	d198      	bne.n	100b5a4 <_strtol_l.isra.0+0x48>
 100b672:	2608      	movs	r6, #8
 100b674:	46b3      	mov	fp, r6
 100b676:	e796      	b.n	100b5a6 <_strtol_l.isra.0+0x4a>
 100b678:	4681      	mov	r9, r0
 100b67a:	e7e5      	b.n	100b648 <_strtol_l.isra.0+0xec>

0100b67c <_strtol_r>:
 100b67c:	b530      	push	{r4, r5, lr}
 100b67e:	f242 44f0 	movw	r4, #9456	; 0x24f0
 100b682:	f2c0 1401 	movt	r4, #257	; 0x101
 100b686:	b083      	sub	sp, #12
 100b688:	f642 1520 	movw	r5, #10528	; 0x2920
 100b68c:	f2c0 1501 	movt	r5, #257	; 0x101
 100b690:	6824      	ldr	r4, [r4, #0]
 100b692:	6b64      	ldr	r4, [r4, #52]	; 0x34
 100b694:	2c00      	cmp	r4, #0
 100b696:	bf08      	it	eq
 100b698:	462c      	moveq	r4, r5
 100b69a:	9400      	str	r4, [sp, #0]
 100b69c:	f7ff ff5e 	bl	100b55c <_strtol_l.isra.0>
 100b6a0:	b003      	add	sp, #12
 100b6a2:	bd30      	pop	{r4, r5, pc}

0100b6a4 <strtol_l>:
 100b6a4:	b510      	push	{r4, lr}
 100b6a6:	f242 44f0 	movw	r4, #9456	; 0x24f0
 100b6aa:	b082      	sub	sp, #8
 100b6ac:	f2c0 1401 	movt	r4, #257	; 0x101
 100b6b0:	9300      	str	r3, [sp, #0]
 100b6b2:	4613      	mov	r3, r2
 100b6b4:	460a      	mov	r2, r1
 100b6b6:	4601      	mov	r1, r0
 100b6b8:	6820      	ldr	r0, [r4, #0]
 100b6ba:	f7ff ff4f 	bl	100b55c <_strtol_l.isra.0>
 100b6be:	b002      	add	sp, #8
 100b6c0:	bd10      	pop	{r4, pc}
 100b6c2:	bf00      	nop

0100b6c4 <strtol>:
 100b6c4:	f242 43f0 	movw	r3, #9456	; 0x24f0
 100b6c8:	f2c0 1301 	movt	r3, #257	; 0x101
 100b6cc:	b570      	push	{r4, r5, r6, lr}
 100b6ce:	b082      	sub	sp, #8
 100b6d0:	681e      	ldr	r6, [r3, #0]
 100b6d2:	f642 1520 	movw	r5, #10528	; 0x2920
 100b6d6:	f2c0 1501 	movt	r5, #257	; 0x101
 100b6da:	4613      	mov	r3, r2
 100b6dc:	460a      	mov	r2, r1
 100b6de:	4601      	mov	r1, r0
 100b6e0:	6b74      	ldr	r4, [r6, #52]	; 0x34
 100b6e2:	4630      	mov	r0, r6
 100b6e4:	2c00      	cmp	r4, #0
 100b6e6:	bf08      	it	eq
 100b6e8:	462c      	moveq	r4, r5
 100b6ea:	9400      	str	r4, [sp, #0]
 100b6ec:	f7ff ff36 	bl	100b55c <_strtol_l.isra.0>
 100b6f0:	b002      	add	sp, #8
 100b6f2:	bd70      	pop	{r4, r5, r6, pc}
 100b6f4:	0000      	movs	r0, r0
	...

0100b6f8 <_svfprintf_r>:
 100b6f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 100b6fc:	460c      	mov	r4, r1
 100b6fe:	ed2d 8b0a 	vpush	{d8-d12}
 100b702:	4615      	mov	r5, r2
 100b704:	4682      	mov	sl, r0
 100b706:	b0d5      	sub	sp, #340	; 0x154
 100b708:	f10d 0b90 	add.w	fp, sp, #144	; 0x90
 100b70c:	9108      	str	r1, [sp, #32]
 100b70e:	9309      	str	r3, [sp, #36]	; 0x24
 100b710:	f003 f8a4 	bl	100e85c <_localeconv_r>
 100b714:	6803      	ldr	r3, [r0, #0]
 100b716:	4618      	mov	r0, r3
 100b718:	9317      	str	r3, [sp, #92]	; 0x5c
 100b71a:	f7ff fdf1 	bl	100b300 <strlen>
 100b71e:	2208      	movs	r2, #8
 100b720:	2100      	movs	r1, #0
 100b722:	9016      	str	r0, [sp, #88]	; 0x58
 100b724:	4658      	mov	r0, fp
 100b726:	f7ff fa3b 	bl	100aba0 <memset>
 100b72a:	89a3      	ldrh	r3, [r4, #12]
 100b72c:	061a      	lsls	r2, r3, #24
 100b72e:	d503      	bpl.n	100b738 <_svfprintf_r+0x40>
 100b730:	6923      	ldr	r3, [r4, #16]
 100b732:	2b00      	cmp	r3, #0
 100b734:	f000 87d7 	beq.w	100c6e6 <_svfprintf_r+0xfee>
 100b738:	eeb4 bb00 	vmov.f64	d11, #64	; 0x3e000000  0.125
 100b73c:	f242 48f0 	movw	r8, #9456	; 0x24f0
 100b740:	ed9f 8b75 	vldr	d8, [pc, #468]	; 100b918 <_svfprintf_r+0x220>
 100b744:	f2c0 1801 	movt	r8, #257	; 0x101
 100b748:	462f      	mov	r7, r5
 100b74a:	2300      	movs	r3, #0
 100b74c:	f642 1120 	movw	r1, #10528	; 0x2920
 100b750:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100b754:	f2c0 1101 	movt	r1, #257	; 0x101
 100b758:	9312      	str	r3, [sp, #72]	; 0x48
 100b75a:	910f      	str	r1, [sp, #60]	; 0x3c
 100b75c:	9315      	str	r3, [sp, #84]	; 0x54
 100b75e:	9318      	str	r3, [sp, #96]	; 0x60
 100b760:	9314      	str	r3, [sp, #80]	; 0x50
 100b762:	e9cd 3319 	strd	r3, r3, [sp, #100]	; 0x64
 100b766:	eeb3 9b00 	vmov.f64	d9, #48	; 0x41800000  16.0
 100b76a:	9305      	str	r3, [sp, #20]
 100b76c:	e9cd 3329 	strd	r3, r3, [sp, #164]	; 0xa4
 100b770:	f8cd 90a0 	str.w	r9, [sp, #160]	; 0xa0
 100b774:	eeb6 ab00 	vmov.f64	d10, #96	; 0x3f000000  0.5
 100b778:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
 100b77a:	463c      	mov	r4, r7
 100b77c:	f8d8 3000 	ldr.w	r3, [r8]
 100b780:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 100b782:	2b00      	cmp	r3, #0
 100b784:	bf08      	it	eq
 100b786:	4633      	moveq	r3, r6
 100b788:	f8d3 50e4 	ldr.w	r5, [r3, #228]	; 0xe4
 100b78c:	f7fe f9b2 	bl	1009af4 <__locale_mb_cur_max>
 100b790:	f8cd b000 	str.w	fp, [sp]
 100b794:	4622      	mov	r2, r4
 100b796:	a920      	add	r1, sp, #128	; 0x80
 100b798:	4603      	mov	r3, r0
 100b79a:	4650      	mov	r0, sl
 100b79c:	47a8      	blx	r5
 100b79e:	2800      	cmp	r0, #0
 100b7a0:	4603      	mov	r3, r0
 100b7a2:	f000 8083 	beq.w	100b8ac <_svfprintf_r+0x1b4>
 100b7a6:	db79      	blt.n	100b89c <_svfprintf_r+0x1a4>
 100b7a8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 100b7aa:	2a25      	cmp	r2, #37	; 0x25
 100b7ac:	d001      	beq.n	100b7b2 <_svfprintf_r+0xba>
 100b7ae:	441c      	add	r4, r3
 100b7b0:	e7e4      	b.n	100b77c <_svfprintf_r+0x84>
 100b7b2:	1be6      	subs	r6, r4, r7
 100b7b4:	4605      	mov	r5, r0
 100b7b6:	d17c      	bne.n	100b8b2 <_svfprintf_r+0x1ba>
 100b7b8:	2300      	movs	r3, #0
 100b7ba:	1c67      	adds	r7, r4, #1
 100b7bc:	461e      	mov	r6, r3
 100b7be:	9306      	str	r3, [sp, #24]
 100b7c0:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 100b7c4:	f04f 32ff 	mov.w	r2, #4294967295
 100b7c8:	7863      	ldrb	r3, [r4, #1]
 100b7ca:	240a      	movs	r4, #10
 100b7cc:	9204      	str	r2, [sp, #16]
 100b7ce:	3701      	adds	r7, #1
 100b7d0:	f1a3 0220 	sub.w	r2, r3, #32
 100b7d4:	2a5a      	cmp	r2, #90	; 0x5a
 100b7d6:	f200 83b7 	bhi.w	100bf48 <_svfprintf_r+0x850>
 100b7da:	e8df f012 	tbh	[pc, r2, lsl #1]
 100b7de:	01f3      	.short	0x01f3
 100b7e0:	03b503b5 	.word	0x03b503b5
 100b7e4:	03b501ef 	.word	0x03b501ef
 100b7e8:	03b503b5 	.word	0x03b503b5
 100b7ec:	03b501d2 	.word	0x03b501d2
 100b7f0:	01c403b5 	.word	0x01c403b5
 100b7f4:	03b5037a 	.word	0x03b5037a
 100b7f8:	020f0229 	.word	0x020f0229
 100b7fc:	020b03b5 	.word	0x020b03b5
 100b800:	01a201a2 	.word	0x01a201a2
 100b804:	01a201a2 	.word	0x01a201a2
 100b808:	01a201a2 	.word	0x01a201a2
 100b80c:	01a201a2 	.word	0x01a201a2
 100b810:	03b501a2 	.word	0x03b501a2
 100b814:	03b503b5 	.word	0x03b503b5
 100b818:	03b503b5 	.word	0x03b503b5
 100b81c:	03b503b5 	.word	0x03b503b5
 100b820:	03b5037f 	.word	0x03b5037f
 100b824:	03100350 	.word	0x03100350
 100b828:	037f037f 	.word	0x037f037f
 100b82c:	03b5037f 	.word	0x03b5037f
 100b830:	03b503b5 	.word	0x03b503b5
 100b834:	02e603b5 	.word	0x02e603b5
 100b838:	03b503b5 	.word	0x03b503b5
 100b83c:	03b502da 	.word	0x03b502da
 100b840:	03b503b5 	.word	0x03b503b5
 100b844:	03b502aa 	.word	0x03b502aa
 100b848:	03b5029b 	.word	0x03b5029b
 100b84c:	026d03b5 	.word	0x026d03b5
 100b850:	03b503b5 	.word	0x03b503b5
 100b854:	03b503b5 	.word	0x03b503b5
 100b858:	03b503b5 	.word	0x03b503b5
 100b85c:	03b503b5 	.word	0x03b503b5
 100b860:	03b5037f 	.word	0x03b5037f
 100b864:	02410350 	.word	0x02410350
 100b868:	037f037f 	.word	0x037f037f
 100b86c:	0237037f 	.word	0x0237037f
 100b870:	005b0241 	.word	0x005b0241
 100b874:	022d03b5 	.word	0x022d03b5
 100b878:	02fb03b5 	.word	0x02fb03b5
 100b87c:	01af02ea 	.word	0x01af02ea
 100b880:	03b5005b 	.word	0x03b5005b
 100b884:	005d02aa 	.word	0x005d02aa
 100b888:	03b501fd 	.word	0x03b501fd
 100b88c:	00a103b5 	.word	0x00a103b5
 100b890:	005d03b5 	.word	0x005d03b5
 100b894:	f046 0620 	orr.w	r6, r6, #32
 100b898:	783b      	ldrb	r3, [r7, #0]
 100b89a:	e798      	b.n	100b7ce <_svfprintf_r+0xd6>
 100b89c:	2208      	movs	r2, #8
 100b89e:	2100      	movs	r1, #0
 100b8a0:	4658      	mov	r0, fp
 100b8a2:	f7ff f97d 	bl	100aba0 <memset>
 100b8a6:	2301      	movs	r3, #1
 100b8a8:	441c      	add	r4, r3
 100b8aa:	e767      	b.n	100b77c <_svfprintf_r+0x84>
 100b8ac:	1be6      	subs	r6, r4, r7
 100b8ae:	4605      	mov	r5, r0
 100b8b0:	d012      	beq.n	100b8d8 <_svfprintf_r+0x1e0>
 100b8b2:	e9dd 3229 	ldrd	r3, r2, [sp, #164]	; 0xa4
 100b8b6:	e9c9 7600 	strd	r7, r6, [r9]
 100b8ba:	3301      	adds	r3, #1
 100b8bc:	4432      	add	r2, r6
 100b8be:	2b07      	cmp	r3, #7
 100b8c0:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 100b8c4:	bfd8      	it	le
 100b8c6:	f109 0908 	addle.w	r9, r9, #8
 100b8ca:	dc19      	bgt.n	100b900 <_svfprintf_r+0x208>
 100b8cc:	9b05      	ldr	r3, [sp, #20]
 100b8ce:	4433      	add	r3, r6
 100b8d0:	9305      	str	r3, [sp, #20]
 100b8d2:	2d00      	cmp	r5, #0
 100b8d4:	f47f af70 	bne.w	100b7b8 <_svfprintf_r+0xc0>
 100b8d8:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 100b8da:	2b00      	cmp	r3, #0
 100b8dc:	f041 826d 	bne.w	100cdba <_svfprintf_r+0x16c2>
 100b8e0:	9b08      	ldr	r3, [sp, #32]
 100b8e2:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 100b8e6:	f013 0f40 	tst.w	r3, #64	; 0x40
 100b8ea:	9b05      	ldr	r3, [sp, #20]
 100b8ec:	bf18      	it	ne
 100b8ee:	f04f 33ff 	movne.w	r3, #4294967295
 100b8f2:	9305      	str	r3, [sp, #20]
 100b8f4:	9805      	ldr	r0, [sp, #20]
 100b8f6:	b055      	add	sp, #340	; 0x154
 100b8f8:	ecbd 8b0a 	vpop	{d8-d12}
 100b8fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 100b900:	aa28      	add	r2, sp, #160	; 0xa0
 100b902:	9908      	ldr	r1, [sp, #32]
 100b904:	4650      	mov	r0, sl
 100b906:	f003 fd2b 	bl	100f360 <__ssprint_r>
 100b90a:	2800      	cmp	r0, #0
 100b90c:	d1e8      	bne.n	100b8e0 <_svfprintf_r+0x1e8>
 100b90e:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100b912:	e7db      	b.n	100b8cc <_svfprintf_r+0x1d4>
 100b914:	f3af 8000 	nop.w
	...
 100b920:	06b0      	lsls	r0, r6, #26
 100b922:	930e      	str	r3, [sp, #56]	; 0x38
 100b924:	f242 03f4 	movw	r3, #8436	; 0x20f4
 100b928:	f2c0 1301 	movt	r3, #257	; 0x101
 100b92c:	9315      	str	r3, [sp, #84]	; 0x54
 100b92e:	f140 81cc 	bpl.w	100bcca <_svfprintf_r+0x5d2>
 100b932:	9d09      	ldr	r5, [sp, #36]	; 0x24
 100b934:	3507      	adds	r5, #7
 100b936:	f025 0307 	bic.w	r3, r5, #7
 100b93a:	e8f3 4502 	ldrd	r4, r5, [r3], #8
 100b93e:	9309      	str	r3, [sp, #36]	; 0x24
 100b940:	ea54 0305 	orrs.w	r3, r4, r5
 100b944:	f006 0301 	and.w	r3, r6, #1
 100b948:	bf08      	it	eq
 100b94a:	2300      	moveq	r3, #0
 100b94c:	2b00      	cmp	r3, #0
 100b94e:	f040 81d8 	bne.w	100bd02 <_svfprintf_r+0x60a>
 100b952:	f426 6380 	bic.w	r3, r6, #1024	; 0x400
 100b956:	9303      	str	r3, [sp, #12]
 100b958:	2302      	movs	r3, #2
 100b95a:	9904      	ldr	r1, [sp, #16]
 100b95c:	2200      	movs	r2, #0
 100b95e:	f88d 2077 	strb.w	r2, [sp, #119]	; 0x77
 100b962:	1c4a      	adds	r2, r1, #1
 100b964:	f000 826c 	beq.w	100be40 <_svfprintf_r+0x748>
 100b968:	ea54 0205 	orrs.w	r2, r4, r5
 100b96c:	9a03      	ldr	r2, [sp, #12]
 100b96e:	f022 0680 	bic.w	r6, r2, #128	; 0x80
 100b972:	bf14      	ite	ne
 100b974:	2201      	movne	r2, #1
 100b976:	2200      	moveq	r2, #0
 100b978:	2900      	cmp	r1, #0
 100b97a:	bf18      	it	ne
 100b97c:	2201      	movne	r2, #1
 100b97e:	2a00      	cmp	r2, #0
 100b980:	f040 873e 	bne.w	100c800 <_svfprintf_r+0x1108>
 100b984:	2b00      	cmp	r3, #0
 100b986:	f040 84da 	bne.w	100c33e <_svfprintf_r+0xc46>
 100b98a:	9a03      	ldr	r2, [sp, #12]
 100b98c:	9304      	str	r3, [sp, #16]
 100b98e:	f012 0201 	ands.w	r2, r2, #1
 100b992:	9207      	str	r2, [sp, #28]
 100b994:	bf04      	itt	eq
 100b996:	ab54      	addeq	r3, sp, #336	; 0x150
 100b998:	930b      	streq	r3, [sp, #44]	; 0x2c
 100b99a:	d005      	beq.n	100b9a8 <_svfprintf_r+0x2b0>
 100b99c:	2330      	movs	r3, #48	; 0x30
 100b99e:	f88d 314f 	strb.w	r3, [sp, #335]	; 0x14f
 100b9a2:	f20d 134f 	addw	r3, sp, #335	; 0x14f
 100b9a6:	930b      	str	r3, [sp, #44]	; 0x2c
 100b9a8:	2300      	movs	r3, #0
 100b9aa:	9a04      	ldr	r2, [sp, #16]
 100b9ac:	930a      	str	r3, [sp, #40]	; 0x28
 100b9ae:	9313      	str	r3, [sp, #76]	; 0x4c
 100b9b0:	e9cd 3310 	strd	r3, r3, [sp, #64]	; 0x40
 100b9b4:	9b07      	ldr	r3, [sp, #28]
 100b9b6:	f89d 1077 	ldrb.w	r1, [sp, #119]	; 0x77
 100b9ba:	4293      	cmp	r3, r2
 100b9bc:	bfb8      	it	lt
 100b9be:	4613      	movlt	r3, r2
 100b9c0:	9303      	str	r3, [sp, #12]
 100b9c2:	b111      	cbz	r1, 100b9ca <_svfprintf_r+0x2d2>
 100b9c4:	9b03      	ldr	r3, [sp, #12]
 100b9c6:	3301      	adds	r3, #1
 100b9c8:	9303      	str	r3, [sp, #12]
 100b9ca:	f016 0302 	ands.w	r3, r6, #2
 100b9ce:	930c      	str	r3, [sp, #48]	; 0x30
 100b9d0:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100b9d2:	bf1e      	ittt	ne
 100b9d4:	9b03      	ldrne	r3, [sp, #12]
 100b9d6:	3302      	addne	r3, #2
 100b9d8:	9303      	strne	r3, [sp, #12]
 100b9da:	f016 0384 	ands.w	r3, r6, #132	; 0x84
 100b9de:	930d      	str	r3, [sp, #52]	; 0x34
 100b9e0:	d104      	bne.n	100b9ec <_svfprintf_r+0x2f4>
 100b9e2:	9b06      	ldr	r3, [sp, #24]
 100b9e4:	9803      	ldr	r0, [sp, #12]
 100b9e6:	1a1c      	subs	r4, r3, r0
 100b9e8:	2c00      	cmp	r4, #0
 100b9ea:	dc60      	bgt.n	100baae <_svfprintf_r+0x3b6>
 100b9ec:	b189      	cbz	r1, 100ba12 <_svfprintf_r+0x31a>
 100b9ee:	9929      	ldr	r1, [sp, #164]	; 0xa4
 100b9f0:	f10d 0077 	add.w	r0, sp, #119	; 0x77
 100b9f4:	3201      	adds	r2, #1
 100b9f6:	f8c9 0000 	str.w	r0, [r9]
 100b9fa:	3101      	adds	r1, #1
 100b9fc:	2001      	movs	r0, #1
 100b9fe:	2907      	cmp	r1, #7
 100ba00:	f8c9 0004 	str.w	r0, [r9, #4]
 100ba04:	922a      	str	r2, [sp, #168]	; 0xa8
 100ba06:	bfd8      	it	le
 100ba08:	f109 0908 	addle.w	r9, r9, #8
 100ba0c:	9129      	str	r1, [sp, #164]	; 0xa4
 100ba0e:	f300 843e 	bgt.w	100c28e <_svfprintf_r+0xb96>
 100ba12:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 100ba14:	b183      	cbz	r3, 100ba38 <_svfprintf_r+0x340>
 100ba16:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100ba18:	a91e      	add	r1, sp, #120	; 0x78
 100ba1a:	3202      	adds	r2, #2
 100ba1c:	f8c9 1000 	str.w	r1, [r9]
 100ba20:	3301      	adds	r3, #1
 100ba22:	2102      	movs	r1, #2
 100ba24:	2b07      	cmp	r3, #7
 100ba26:	f8c9 1004 	str.w	r1, [r9, #4]
 100ba2a:	922a      	str	r2, [sp, #168]	; 0xa8
 100ba2c:	bfd8      	it	le
 100ba2e:	f109 0908 	addle.w	r9, r9, #8
 100ba32:	9329      	str	r3, [sp, #164]	; 0xa4
 100ba34:	f300 8437 	bgt.w	100c2a6 <_svfprintf_r+0xbae>
 100ba38:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 100ba3a:	2b80      	cmp	r3, #128	; 0x80
 100ba3c:	f000 8309 	beq.w	100c052 <_svfprintf_r+0x95a>
 100ba40:	9b04      	ldr	r3, [sp, #16]
 100ba42:	9907      	ldr	r1, [sp, #28]
 100ba44:	1a5c      	subs	r4, r3, r1
 100ba46:	2c00      	cmp	r4, #0
 100ba48:	f300 8350 	bgt.w	100c0ec <_svfprintf_r+0x9f4>
 100ba4c:	05f5      	lsls	r5, r6, #23
 100ba4e:	f100 82a1 	bmi.w	100bf94 <_svfprintf_r+0x89c>
 100ba52:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100ba54:	9907      	ldr	r1, [sp, #28]
 100ba56:	3301      	adds	r3, #1
 100ba58:	980b      	ldr	r0, [sp, #44]	; 0x2c
 100ba5a:	2b07      	cmp	r3, #7
 100ba5c:	440a      	add	r2, r1
 100ba5e:	f8c9 1004 	str.w	r1, [r9, #4]
 100ba62:	f8c9 0000 	str.w	r0, [r9]
 100ba66:	922a      	str	r2, [sp, #168]	; 0xa8
 100ba68:	9329      	str	r3, [sp, #164]	; 0xa4
 100ba6a:	f300 8404 	bgt.w	100c276 <_svfprintf_r+0xb7e>
 100ba6e:	f109 0908 	add.w	r9, r9, #8
 100ba72:	0771      	lsls	r1, r6, #29
 100ba74:	d505      	bpl.n	100ba82 <_svfprintf_r+0x38a>
 100ba76:	9b06      	ldr	r3, [sp, #24]
 100ba78:	9903      	ldr	r1, [sp, #12]
 100ba7a:	1a5c      	subs	r4, r3, r1
 100ba7c:	2c00      	cmp	r4, #0
 100ba7e:	f300 841e 	bgt.w	100c2be <_svfprintf_r+0xbc6>
 100ba82:	e9dd 3105 	ldrd	r3, r1, [sp, #20]
 100ba86:	9803      	ldr	r0, [sp, #12]
 100ba88:	4281      	cmp	r1, r0
 100ba8a:	bfac      	ite	ge
 100ba8c:	185b      	addge	r3, r3, r1
 100ba8e:	181b      	addlt	r3, r3, r0
 100ba90:	9305      	str	r3, [sp, #20]
 100ba92:	2a00      	cmp	r2, #0
 100ba94:	f040 838b 	bne.w	100c1ae <_svfprintf_r+0xab6>
 100ba98:	2300      	movs	r3, #0
 100ba9a:	9329      	str	r3, [sp, #164]	; 0xa4
 100ba9c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 100ba9e:	b11b      	cbz	r3, 100baa8 <_svfprintf_r+0x3b0>
 100baa0:	990a      	ldr	r1, [sp, #40]	; 0x28
 100baa2:	4650      	mov	r0, sl
 100baa4:	f002 fd94 	bl	100e5d0 <_free_r>
 100baa8:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100baac:	e664      	b.n	100b778 <_svfprintf_r+0x80>
 100baae:	2c10      	cmp	r4, #16
 100bab0:	f640 352c 	movw	r5, #2860	; 0xb2c
 100bab4:	bfc8      	it	gt
 100bab6:	961b      	strgt	r6, [sp, #108]	; 0x6c
 100bab8:	f2c0 1501 	movt	r5, #257	; 0x101
 100babc:	9929      	ldr	r1, [sp, #164]	; 0xa4
 100babe:	bfc4      	itt	gt
 100bac0:	2310      	movgt	r3, #16
 100bac2:	9e08      	ldrgt	r6, [sp, #32]
 100bac4:	dc03      	bgt.n	100bace <_svfprintf_r+0x3d6>
 100bac6:	e01e      	b.n	100bb06 <_svfprintf_r+0x40e>
 100bac8:	3c10      	subs	r4, #16
 100baca:	2c10      	cmp	r4, #16
 100bacc:	dd1a      	ble.n	100bb04 <_svfprintf_r+0x40c>
 100bace:	3101      	adds	r1, #1
 100bad0:	3210      	adds	r2, #16
 100bad2:	2907      	cmp	r1, #7
 100bad4:	e9c9 5300 	strd	r5, r3, [r9]
 100bad8:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 100badc:	f109 0908 	add.w	r9, r9, #8
 100bae0:	ddf2      	ble.n	100bac8 <_svfprintf_r+0x3d0>
 100bae2:	aa28      	add	r2, sp, #160	; 0xa0
 100bae4:	4631      	mov	r1, r6
 100bae6:	4650      	mov	r0, sl
 100bae8:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100baec:	f003 fc38 	bl	100f360 <__ssprint_r>
 100baf0:	2800      	cmp	r0, #0
 100baf2:	f040 8364 	bne.w	100c1be <_svfprintf_r+0xac6>
 100baf6:	3c10      	subs	r4, #16
 100baf8:	e9dd 1229 	ldrd	r1, r2, [sp, #164]	; 0xa4
 100bafc:	2c10      	cmp	r4, #16
 100bafe:	f04f 0310 	mov.w	r3, #16
 100bb02:	dce4      	bgt.n	100bace <_svfprintf_r+0x3d6>
 100bb04:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 100bb06:	3101      	adds	r1, #1
 100bb08:	4422      	add	r2, r4
 100bb0a:	2907      	cmp	r1, #7
 100bb0c:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 100bb10:	e9c9 5400 	strd	r5, r4, [r9]
 100bb14:	f300 86f5 	bgt.w	100c902 <_svfprintf_r+0x120a>
 100bb18:	f109 0908 	add.w	r9, r9, #8
 100bb1c:	f89d 1077 	ldrb.w	r1, [sp, #119]	; 0x77
 100bb20:	e764      	b.n	100b9ec <_svfprintf_r+0x2f4>
 100bb22:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 100bb26:	2100      	movs	r1, #0
 100bb28:	f817 3b01 	ldrb.w	r3, [r7], #1
 100bb2c:	fb04 2101 	mla	r1, r4, r1, r2
 100bb30:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 100bb34:	2a09      	cmp	r2, #9
 100bb36:	d9f7      	bls.n	100bb28 <_svfprintf_r+0x430>
 100bb38:	9106      	str	r1, [sp, #24]
 100bb3a:	e649      	b.n	100b7d0 <_svfprintf_r+0xd8>
 100bb3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 100bb3e:	f046 0202 	orr.w	r2, r6, #2
 100bb42:	f242 01f4 	movw	r1, #8436	; 0x20f4
 100bb46:	9203      	str	r2, [sp, #12]
 100bb48:	f2c0 1101 	movt	r1, #257	; 0x101
 100bb4c:	f647 0230 	movw	r2, #30768	; 0x7830
 100bb50:	f853 4b04 	ldr.w	r4, [r3], #4
 100bb54:	2500      	movs	r5, #0
 100bb56:	f8ad 2078 	strh.w	r2, [sp, #120]	; 0x78
 100bb5a:	2278      	movs	r2, #120	; 0x78
 100bb5c:	9115      	str	r1, [sp, #84]	; 0x54
 100bb5e:	9309      	str	r3, [sp, #36]	; 0x24
 100bb60:	2302      	movs	r3, #2
 100bb62:	920e      	str	r2, [sp, #56]	; 0x38
 100bb64:	e6f9      	b.n	100b95a <_svfprintf_r+0x262>
 100bb66:	9a09      	ldr	r2, [sp, #36]	; 0x24
 100bb68:	783b      	ldrb	r3, [r7, #0]
 100bb6a:	f852 1b04 	ldr.w	r1, [r2], #4
 100bb6e:	2900      	cmp	r1, #0
 100bb70:	9106      	str	r1, [sp, #24]
 100bb72:	bfa8      	it	ge
 100bb74:	9209      	strge	r2, [sp, #36]	; 0x24
 100bb76:	f6bf ae2a 	bge.w	100b7ce <_svfprintf_r+0xd6>
 100bb7a:	4249      	negs	r1, r1
 100bb7c:	9209      	str	r2, [sp, #36]	; 0x24
 100bb7e:	9106      	str	r1, [sp, #24]
 100bb80:	e057      	b.n	100bc32 <_svfprintf_r+0x53a>
 100bb82:	4650      	mov	r0, sl
 100bb84:	f002 fe6a 	bl	100e85c <_localeconv_r>
 100bb88:	6843      	ldr	r3, [r0, #4]
 100bb8a:	4618      	mov	r0, r3
 100bb8c:	931a      	str	r3, [sp, #104]	; 0x68
 100bb8e:	f7ff fbb7 	bl	100b300 <strlen>
 100bb92:	4605      	mov	r5, r0
 100bb94:	9019      	str	r0, [sp, #100]	; 0x64
 100bb96:	4650      	mov	r0, sl
 100bb98:	f002 fe60 	bl	100e85c <_localeconv_r>
 100bb9c:	6883      	ldr	r3, [r0, #8]
 100bb9e:	2d00      	cmp	r5, #0
 100bba0:	bf18      	it	ne
 100bba2:	2b00      	cmpne	r3, #0
 100bba4:	9314      	str	r3, [sp, #80]	; 0x50
 100bba6:	f43f ae77 	beq.w	100b898 <_svfprintf_r+0x1a0>
 100bbaa:	9b14      	ldr	r3, [sp, #80]	; 0x50
 100bbac:	781a      	ldrb	r2, [r3, #0]
 100bbae:	783b      	ldrb	r3, [r7, #0]
 100bbb0:	2a00      	cmp	r2, #0
 100bbb2:	f43f ae0c 	beq.w	100b7ce <_svfprintf_r+0xd6>
 100bbb6:	f446 6680 	orr.w	r6, r6, #1024	; 0x400
 100bbba:	e608      	b.n	100b7ce <_svfprintf_r+0xd6>
 100bbbc:	f046 0601 	orr.w	r6, r6, #1
 100bbc0:	783b      	ldrb	r3, [r7, #0]
 100bbc2:	e604      	b.n	100b7ce <_svfprintf_r+0xd6>
 100bbc4:	f89d 2077 	ldrb.w	r2, [sp, #119]	; 0x77
 100bbc8:	783b      	ldrb	r3, [r7, #0]
 100bbca:	2a00      	cmp	r2, #0
 100bbcc:	f47f adff 	bne.w	100b7ce <_svfprintf_r+0xd6>
 100bbd0:	2220      	movs	r2, #32
 100bbd2:	f88d 2077 	strb.w	r2, [sp, #119]	; 0x77
 100bbd6:	e5fa      	b.n	100b7ce <_svfprintf_r+0xd6>
 100bbd8:	06b0      	lsls	r0, r6, #26
 100bbda:	930e      	str	r3, [sp, #56]	; 0x38
 100bbdc:	f140 8531 	bpl.w	100c642 <_svfprintf_r+0xf4a>
 100bbe0:	9603      	str	r6, [sp, #12]
 100bbe2:	9d09      	ldr	r5, [sp, #36]	; 0x24
 100bbe4:	2301      	movs	r3, #1
 100bbe6:	3507      	adds	r5, #7
 100bbe8:	f025 0207 	bic.w	r2, r5, #7
 100bbec:	e8f2 4502 	ldrd	r4, r5, [r2], #8
 100bbf0:	9209      	str	r2, [sp, #36]	; 0x24
 100bbf2:	e6b2      	b.n	100b95a <_svfprintf_r+0x262>
 100bbf4:	f046 0680 	orr.w	r6, r6, #128	; 0x80
 100bbf8:	783b      	ldrb	r3, [r7, #0]
 100bbfa:	e5e8      	b.n	100b7ce <_svfprintf_r+0xd6>
 100bbfc:	4639      	mov	r1, r7
 100bbfe:	f811 3b01 	ldrb.w	r3, [r1], #1
 100bc02:	2b2a      	cmp	r3, #42	; 0x2a
 100bc04:	f001 82e5 	beq.w	100d1d2 <_svfprintf_r+0x1ada>
 100bc08:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 100bc0c:	460f      	mov	r7, r1
 100bc0e:	2a09      	cmp	r2, #9
 100bc10:	bf84      	itt	hi
 100bc12:	2200      	movhi	r2, #0
 100bc14:	9204      	strhi	r2, [sp, #16]
 100bc16:	f63f addb 	bhi.w	100b7d0 <_svfprintf_r+0xd8>
 100bc1a:	2100      	movs	r1, #0
 100bc1c:	f817 3b01 	ldrb.w	r3, [r7], #1
 100bc20:	fb04 2101 	mla	r1, r4, r1, r2
 100bc24:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 100bc28:	2a09      	cmp	r2, #9
 100bc2a:	d9f7      	bls.n	100bc1c <_svfprintf_r+0x524>
 100bc2c:	9104      	str	r1, [sp, #16]
 100bc2e:	e5cf      	b.n	100b7d0 <_svfprintf_r+0xd8>
 100bc30:	783b      	ldrb	r3, [r7, #0]
 100bc32:	f046 0604 	orr.w	r6, r6, #4
 100bc36:	e5ca      	b.n	100b7ce <_svfprintf_r+0xd6>
 100bc38:	783b      	ldrb	r3, [r7, #0]
 100bc3a:	2b6c      	cmp	r3, #108	; 0x6c
 100bc3c:	bf09      	itett	eq
 100bc3e:	f046 0620 	orreq.w	r6, r6, #32
 100bc42:	f046 0610 	orrne.w	r6, r6, #16
 100bc46:	787b      	ldrbeq	r3, [r7, #1]
 100bc48:	3701      	addeq	r7, #1
 100bc4a:	e5c0      	b.n	100b7ce <_svfprintf_r+0xd6>
 100bc4c:	783b      	ldrb	r3, [r7, #0]
 100bc4e:	2b68      	cmp	r3, #104	; 0x68
 100bc50:	bf09      	itett	eq
 100bc52:	f446 7600 	orreq.w	r6, r6, #512	; 0x200
 100bc56:	f046 0640 	orrne.w	r6, r6, #64	; 0x40
 100bc5a:	787b      	ldrbeq	r3, [r7, #1]
 100bc5c:	3701      	addeq	r7, #1
 100bc5e:	e5b6      	b.n	100b7ce <_svfprintf_r+0xd6>
 100bc60:	06b5      	lsls	r5, r6, #26
 100bc62:	930e      	str	r3, [sp, #56]	; 0x38
 100bc64:	f140 84d5 	bpl.w	100c612 <_svfprintf_r+0xf1a>
 100bc68:	9603      	str	r6, [sp, #12]
 100bc6a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 100bc6c:	3507      	adds	r5, #7
 100bc6e:	f025 0307 	bic.w	r3, r5, #7
 100bc72:	4619      	mov	r1, r3
 100bc74:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 100bc78:	4614      	mov	r4, r2
 100bc7a:	461d      	mov	r5, r3
 100bc7c:	9109      	str	r1, [sp, #36]	; 0x24
 100bc7e:	2a00      	cmp	r2, #0
 100bc80:	f173 0300 	sbcs.w	r3, r3, #0
 100bc84:	f2c0 80cf 	blt.w	100be26 <_svfprintf_r+0x72e>
 100bc88:	9b04      	ldr	r3, [sp, #16]
 100bc8a:	3301      	adds	r3, #1
 100bc8c:	f000 8173 	beq.w	100bf76 <_svfprintf_r+0x87e>
 100bc90:	ea54 0305 	orrs.w	r3, r4, r5
 100bc94:	9a04      	ldr	r2, [sp, #16]
 100bc96:	9b03      	ldr	r3, [sp, #12]
 100bc98:	f023 0680 	bic.w	r6, r3, #128	; 0x80
 100bc9c:	bf14      	ite	ne
 100bc9e:	2301      	movne	r3, #1
 100bca0:	2300      	moveq	r3, #0
 100bca2:	2a00      	cmp	r2, #0
 100bca4:	bf18      	it	ne
 100bca6:	2301      	movne	r3, #1
 100bca8:	2b00      	cmp	r3, #0
 100bcaa:	f040 8163 	bne.w	100bf74 <_svfprintf_r+0x87c>
 100bcae:	aa54      	add	r2, sp, #336	; 0x150
 100bcb0:	9304      	str	r3, [sp, #16]
 100bcb2:	920b      	str	r2, [sp, #44]	; 0x2c
 100bcb4:	9307      	str	r3, [sp, #28]
 100bcb6:	e677      	b.n	100b9a8 <_svfprintf_r+0x2b0>
 100bcb8:	06b0      	lsls	r0, r6, #26
 100bcba:	930e      	str	r3, [sp, #56]	; 0x38
 100bcbc:	f641 73a4 	movw	r3, #8100	; 0x1fa4
 100bcc0:	f2c0 1301 	movt	r3, #257	; 0x101
 100bcc4:	9315      	str	r3, [sp, #84]	; 0x54
 100bcc6:	f53f ae34 	bmi.w	100b932 <_svfprintf_r+0x23a>
 100bcca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 100bccc:	06f1      	lsls	r1, r6, #27
 100bcce:	f853 4b04 	ldr.w	r4, [r3], #4
 100bcd2:	9309      	str	r3, [sp, #36]	; 0x24
 100bcd4:	d40b      	bmi.n	100bcee <_svfprintf_r+0x5f6>
 100bcd6:	0672      	lsls	r2, r6, #25
 100bcd8:	bf44      	itt	mi
 100bcda:	b2a4      	uxthmi	r4, r4
 100bcdc:	2500      	movmi	r5, #0
 100bcde:	f53f ae2f 	bmi.w	100b940 <_svfprintf_r+0x248>
 100bce2:	05b3      	lsls	r3, r6, #22
 100bce4:	bf44      	itt	mi
 100bce6:	b2e4      	uxtbmi	r4, r4
 100bce8:	2500      	movmi	r5, #0
 100bcea:	f53f ae29 	bmi.w	100b940 <_svfprintf_r+0x248>
 100bcee:	2500      	movs	r5, #0
 100bcf0:	ea54 0305 	orrs.w	r3, r4, r5
 100bcf4:	f006 0301 	and.w	r3, r6, #1
 100bcf8:	bf08      	it	eq
 100bcfa:	2300      	moveq	r3, #0
 100bcfc:	2b00      	cmp	r3, #0
 100bcfe:	f43f ae28 	beq.w	100b952 <_svfprintf_r+0x25a>
 100bd02:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 100bd04:	f046 0602 	orr.w	r6, r6, #2
 100bd08:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
 100bd0c:	2330      	movs	r3, #48	; 0x30
 100bd0e:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
 100bd12:	e61e      	b.n	100b952 <_svfprintf_r+0x25a>
 100bd14:	06b4      	lsls	r4, r6, #26
 100bd16:	930e      	str	r3, [sp, #56]	; 0x38
 100bd18:	f046 0310 	orr.w	r3, r6, #16
 100bd1c:	9303      	str	r3, [sp, #12]
 100bd1e:	f53f af60 	bmi.w	100bbe2 <_svfprintf_r+0x4ea>
 100bd22:	9b09      	ldr	r3, [sp, #36]	; 0x24
 100bd24:	1d1a      	adds	r2, r3, #4
 100bd26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 100bd28:	2500      	movs	r5, #0
 100bd2a:	9209      	str	r2, [sp, #36]	; 0x24
 100bd2c:	681c      	ldr	r4, [r3, #0]
 100bd2e:	2301      	movs	r3, #1
 100bd30:	e613      	b.n	100b95a <_svfprintf_r+0x262>
 100bd32:	9d09      	ldr	r5, [sp, #36]	; 0x24
 100bd34:	930e      	str	r3, [sp, #56]	; 0x38
 100bd36:	2300      	movs	r3, #0
 100bd38:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 100bd3c:	f855 2b04 	ldr.w	r2, [r5], #4
 100bd40:	920b      	str	r2, [sp, #44]	; 0x2c
 100bd42:	2a00      	cmp	r2, #0
 100bd44:	f000 84bb 	beq.w	100c6be <_svfprintf_r+0xfc6>
 100bd48:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 100bd4a:	2b53      	cmp	r3, #83	; 0x53
 100bd4c:	f000 8600 	beq.w	100c950 <_svfprintf_r+0x1258>
 100bd50:	f016 0310 	ands.w	r3, r6, #16
 100bd54:	9310      	str	r3, [sp, #64]	; 0x40
 100bd56:	f040 85fb 	bne.w	100c950 <_svfprintf_r+0x1258>
 100bd5a:	9a04      	ldr	r2, [sp, #16]
 100bd5c:	1c53      	adds	r3, r2, #1
 100bd5e:	f001 801b 	beq.w	100cd98 <_svfprintf_r+0x16a0>
 100bd62:	9910      	ldr	r1, [sp, #64]	; 0x40
 100bd64:	980b      	ldr	r0, [sp, #44]	; 0x2c
 100bd66:	f002 fd9b 	bl	100e8a0 <memchr>
 100bd6a:	900a      	str	r0, [sp, #40]	; 0x28
 100bd6c:	2800      	cmp	r0, #0
 100bd6e:	f001 81dc 	beq.w	100d12a <_svfprintf_r+0x1a32>
 100bd72:	e9dd 320a 	ldrd	r3, r2, [sp, #40]	; 0x28
 100bd76:	9509      	str	r5, [sp, #36]	; 0x24
 100bd78:	1a9a      	subs	r2, r3, r2
 100bd7a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 100bd7c:	9207      	str	r2, [sp, #28]
 100bd7e:	f89d 1077 	ldrb.w	r1, [sp, #119]	; 0x77
 100bd82:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
 100bd86:	9304      	str	r3, [sp, #16]
 100bd88:	9313      	str	r3, [sp, #76]	; 0x4c
 100bd8a:	9203      	str	r2, [sp, #12]
 100bd8c:	9311      	str	r3, [sp, #68]	; 0x44
 100bd8e:	930a      	str	r3, [sp, #40]	; 0x28
 100bd90:	e617      	b.n	100b9c2 <_svfprintf_r+0x2ca>
 100bd92:	06b4      	lsls	r4, r6, #26
 100bd94:	930e      	str	r3, [sp, #56]	; 0x38
 100bd96:	f046 0310 	orr.w	r3, r6, #16
 100bd9a:	d40f      	bmi.n	100bdbc <_svfprintf_r+0x6c4>
 100bd9c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 100bd9e:	3204      	adds	r2, #4
 100bda0:	9909      	ldr	r1, [sp, #36]	; 0x24
 100bda2:	2500      	movs	r5, #0
 100bda4:	9209      	str	r2, [sp, #36]	; 0x24
 100bda6:	680c      	ldr	r4, [r1, #0]
 100bda8:	e00f      	b.n	100bdca <_svfprintf_r+0x6d2>
 100bdaa:	f046 0608 	orr.w	r6, r6, #8
 100bdae:	783b      	ldrb	r3, [r7, #0]
 100bdb0:	e50d      	b.n	100b7ce <_svfprintf_r+0xd6>
 100bdb2:	06b0      	lsls	r0, r6, #26
 100bdb4:	930e      	str	r3, [sp, #56]	; 0x38
 100bdb6:	f140 845e 	bpl.w	100c676 <_svfprintf_r+0xf7e>
 100bdba:	4633      	mov	r3, r6
 100bdbc:	9d09      	ldr	r5, [sp, #36]	; 0x24
 100bdbe:	3507      	adds	r5, #7
 100bdc0:	f025 0207 	bic.w	r2, r5, #7
 100bdc4:	e8f2 4502 	ldrd	r4, r5, [r2], #8
 100bdc8:	9209      	str	r2, [sp, #36]	; 0x24
 100bdca:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 100bdce:	9303      	str	r3, [sp, #12]
 100bdd0:	2300      	movs	r3, #0
 100bdd2:	e5c2      	b.n	100b95a <_svfprintf_r+0x262>
 100bdd4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 100bdd6:	06b0      	lsls	r0, r6, #26
 100bdd8:	f102 0304 	add.w	r3, r2, #4
 100bddc:	f100 8441 	bmi.w	100c662 <_svfprintf_r+0xf6a>
 100bde0:	06f1      	lsls	r1, r6, #27
 100bde2:	f100 8608 	bmi.w	100c9f6 <_svfprintf_r+0x12fe>
 100bde6:	0672      	lsls	r2, r6, #25
 100bde8:	f100 87c4 	bmi.w	100cd74 <_svfprintf_r+0x167c>
 100bdec:	05b5      	lsls	r5, r6, #22
 100bdee:	f140 8602 	bpl.w	100c9f6 <_svfprintf_r+0x12fe>
 100bdf2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 100bdf4:	9309      	str	r3, [sp, #36]	; 0x24
 100bdf6:	9b05      	ldr	r3, [sp, #20]
 100bdf8:	6812      	ldr	r2, [r2, #0]
 100bdfa:	7013      	strb	r3, [r2, #0]
 100bdfc:	e4bc      	b.n	100b778 <_svfprintf_r+0x80>
 100bdfe:	930e      	str	r3, [sp, #56]	; 0x38
 100be00:	f046 0310 	orr.w	r3, r6, #16
 100be04:	06b6      	lsls	r6, r6, #26
 100be06:	9303      	str	r3, [sp, #12]
 100be08:	f53f af2f 	bmi.w	100bc6a <_svfprintf_r+0x572>
 100be0c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 100be0e:	1d1a      	adds	r2, r3, #4
 100be10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 100be12:	9209      	str	r2, [sp, #36]	; 0x24
 100be14:	681c      	ldr	r4, [r3, #0]
 100be16:	17e5      	asrs	r5, r4, #31
 100be18:	4622      	mov	r2, r4
 100be1a:	2a00      	cmp	r2, #0
 100be1c:	462b      	mov	r3, r5
 100be1e:	f173 0300 	sbcs.w	r3, r3, #0
 100be22:	f6bf af31 	bge.w	100bc88 <_svfprintf_r+0x590>
 100be26:	4264      	negs	r4, r4
 100be28:	9904      	ldr	r1, [sp, #16]
 100be2a:	f04f 032d 	mov.w	r3, #45	; 0x2d
 100be2e:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 100be32:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 100be36:	1c4a      	adds	r2, r1, #1
 100be38:	f04f 0301 	mov.w	r3, #1
 100be3c:	f47f ad94 	bne.w	100b968 <_svfprintf_r+0x270>
 100be40:	2b01      	cmp	r3, #1
 100be42:	f000 8098 	beq.w	100bf76 <_svfprintf_r+0x87e>
 100be46:	2b02      	cmp	r3, #2
 100be48:	bf18      	it	ne
 100be4a:	a954      	addne	r1, sp, #336	; 0x150
 100be4c:	f040 818f 	bne.w	100c16e <_svfprintf_r+0xa76>
 100be50:	ab54      	add	r3, sp, #336	; 0x150
 100be52:	9e15      	ldr	r6, [sp, #84]	; 0x54
 100be54:	461a      	mov	r2, r3
 100be56:	f004 010f 	and.w	r1, r4, #15
 100be5a:	0923      	lsrs	r3, r4, #4
 100be5c:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 100be60:	0928      	lsrs	r0, r5, #4
 100be62:	5c71      	ldrb	r1, [r6, r1]
 100be64:	461c      	mov	r4, r3
 100be66:	4605      	mov	r5, r0
 100be68:	ea54 0305 	orrs.w	r3, r4, r5
 100be6c:	f802 1d01 	strb.w	r1, [r2, #-1]!
 100be70:	d1f1      	bne.n	100be56 <_svfprintf_r+0x75e>
 100be72:	ab54      	add	r3, sp, #336	; 0x150
 100be74:	920b      	str	r2, [sp, #44]	; 0x2c
 100be76:	1a9b      	subs	r3, r3, r2
 100be78:	9e03      	ldr	r6, [sp, #12]
 100be7a:	9307      	str	r3, [sp, #28]
 100be7c:	e594      	b.n	100b9a8 <_svfprintf_r+0x2b0>
 100be7e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 100be80:	2b43      	cmp	r3, #67	; 0x43
 100be82:	930e      	str	r3, [sp, #56]	; 0x38
 100be84:	f102 0504 	add.w	r5, r2, #4
 100be88:	d002      	beq.n	100be90 <_svfprintf_r+0x798>
 100be8a:	06f3      	lsls	r3, r6, #27
 100be8c:	f140 8402 	bpl.w	100c694 <_svfprintf_r+0xf9c>
 100be90:	2208      	movs	r2, #8
 100be92:	2100      	movs	r1, #0
 100be94:	a826      	add	r0, sp, #152	; 0x98
 100be96:	ac3b      	add	r4, sp, #236	; 0xec
 100be98:	f7fe fe82 	bl	100aba0 <memset>
 100be9c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 100be9e:	ab26      	add	r3, sp, #152	; 0x98
 100bea0:	4621      	mov	r1, r4
 100bea2:	4650      	mov	r0, sl
 100bea4:	6812      	ldr	r2, [r2, #0]
 100bea6:	f001 fa13 	bl	100d2d0 <_wcrtomb_r>
 100beaa:	1c43      	adds	r3, r0, #1
 100beac:	9007      	str	r0, [sp, #28]
 100beae:	f001 80eb 	beq.w	100d088 <_svfprintf_r+0x1990>
 100beb2:	9b07      	ldr	r3, [sp, #28]
 100beb4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 100beb8:	9303      	str	r3, [sp, #12]
 100beba:	2300      	movs	r3, #0
 100bebc:	9509      	str	r5, [sp, #36]	; 0x24
 100bebe:	4619      	mov	r1, r3
 100bec0:	940b      	str	r4, [sp, #44]	; 0x2c
 100bec2:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 100bec6:	930a      	str	r3, [sp, #40]	; 0x28
 100bec8:	9304      	str	r3, [sp, #16]
 100beca:	9313      	str	r3, [sp, #76]	; 0x4c
 100becc:	e9cd 3310 	strd	r3, r3, [sp, #64]	; 0x40
 100bed0:	e57b      	b.n	100b9ca <_svfprintf_r+0x2d2>
 100bed2:	232b      	movs	r3, #43	; 0x2b
 100bed4:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 100bed8:	783b      	ldrb	r3, [r7, #0]
 100beda:	e478      	b.n	100b7ce <_svfprintf_r+0xd6>
 100bedc:	9d09      	ldr	r5, [sp, #36]	; 0x24
 100bede:	930e      	str	r3, [sp, #56]	; 0x38
 100bee0:	3507      	adds	r5, #7
 100bee2:	ed9f 7bbd 	vldr	d7, [pc, #756]	; 100c1d8 <_svfprintf_r+0xae0>
 100bee6:	f025 0307 	bic.w	r3, r5, #7
 100beea:	ecb3 8b02 	vldmia	r3!, {d8}
 100beee:	eeb0 6bc8 	vabs.f64	d6, d8
 100bef2:	9309      	str	r3, [sp, #36]	; 0x24
 100bef4:	eeb4 6b47 	vcmp.f64	d6, d7
 100bef8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100befc:	f340 8309 	ble.w	100c512 <_svfprintf_r+0xe1a>
 100bf00:	eeb5 8bc0 	vcmpe.f64	d8, #0.0
 100bf04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100bf08:	bf58      	it	pl
 100bf0a:	f89d 1077 	ldrbpl.w	r1, [sp, #119]	; 0x77
 100bf0e:	d502      	bpl.n	100bf16 <_svfprintf_r+0x81e>
 100bf10:	212d      	movs	r1, #45	; 0x2d
 100bf12:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
 100bf16:	f242 03e4 	movw	r3, #8420	; 0x20e4
 100bf1a:	f242 04e8 	movw	r4, #8424	; 0x20e8
 100bf1e:	f2c0 1301 	movt	r3, #257	; 0x101
 100bf22:	f2c0 1401 	movt	r4, #257	; 0x101
 100bf26:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 100bf28:	2200      	movs	r2, #0
 100bf2a:	2003      	movs	r0, #3
 100bf2c:	920a      	str	r2, [sp, #40]	; 0x28
 100bf2e:	2d47      	cmp	r5, #71	; 0x47
 100bf30:	bfc8      	it	gt
 100bf32:	4623      	movgt	r3, r4
 100bf34:	9003      	str	r0, [sp, #12]
 100bf36:	f026 0680 	bic.w	r6, r6, #128	; 0x80
 100bf3a:	930b      	str	r3, [sp, #44]	; 0x2c
 100bf3c:	9007      	str	r0, [sp, #28]
 100bf3e:	9204      	str	r2, [sp, #16]
 100bf40:	9213      	str	r2, [sp, #76]	; 0x4c
 100bf42:	e9cd 2210 	strd	r2, r2, [sp, #64]	; 0x40
 100bf46:	e53c      	b.n	100b9c2 <_svfprintf_r+0x2ca>
 100bf48:	461a      	mov	r2, r3
 100bf4a:	930e      	str	r3, [sp, #56]	; 0x38
 100bf4c:	2b00      	cmp	r3, #0
 100bf4e:	f43f acc3 	beq.w	100b8d8 <_svfprintf_r+0x1e0>
 100bf52:	2300      	movs	r3, #0
 100bf54:	2001      	movs	r0, #1
 100bf56:	4619      	mov	r1, r3
 100bf58:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 100bf5c:	930a      	str	r3, [sp, #40]	; 0x28
 100bf5e:	9304      	str	r3, [sp, #16]
 100bf60:	9313      	str	r3, [sp, #76]	; 0x4c
 100bf62:	e9cd 3310 	strd	r3, r3, [sp, #64]	; 0x40
 100bf66:	ab3b      	add	r3, sp, #236	; 0xec
 100bf68:	9003      	str	r0, [sp, #12]
 100bf6a:	f88d 20ec 	strb.w	r2, [sp, #236]	; 0xec
 100bf6e:	9007      	str	r0, [sp, #28]
 100bf70:	930b      	str	r3, [sp, #44]	; 0x2c
 100bf72:	e52a      	b.n	100b9ca <_svfprintf_r+0x2d2>
 100bf74:	9603      	str	r6, [sp, #12]
 100bf76:	2d00      	cmp	r5, #0
 100bf78:	bf08      	it	eq
 100bf7a:	2c0a      	cmpeq	r4, #10
 100bf7c:	f080 8544 	bcs.w	100ca08 <_svfprintf_r+0x1310>
 100bf80:	2301      	movs	r3, #1
 100bf82:	3430      	adds	r4, #48	; 0x30
 100bf84:	9307      	str	r3, [sp, #28]
 100bf86:	f20d 134f 	addw	r3, sp, #335	; 0x14f
 100bf8a:	9e03      	ldr	r6, [sp, #12]
 100bf8c:	f88d 414f 	strb.w	r4, [sp, #335]	; 0x14f
 100bf90:	930b      	str	r3, [sp, #44]	; 0x2c
 100bf92:	e509      	b.n	100b9a8 <_svfprintf_r+0x2b0>
 100bf94:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 100bf96:	2b65      	cmp	r3, #101	; 0x65
 100bf98:	f340 8124 	ble.w	100c1e4 <_svfprintf_r+0xaec>
 100bf9c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 100bfa0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100bfa4:	f040 81d1 	bne.w	100c34a <_svfprintf_r+0xc52>
 100bfa8:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100bfaa:	3201      	adds	r2, #1
 100bfac:	2101      	movs	r1, #1
 100bfae:	922a      	str	r2, [sp, #168]	; 0xa8
 100bfb0:	3301      	adds	r3, #1
 100bfb2:	f242 1210 	movw	r2, #8464	; 0x2110
 100bfb6:	2b07      	cmp	r3, #7
 100bfb8:	f2c0 1201 	movt	r2, #257	; 0x101
 100bfbc:	9329      	str	r3, [sp, #164]	; 0xa4
 100bfbe:	e9c9 2100 	strd	r2, r1, [r9]
 100bfc2:	bfd8      	it	le
 100bfc4:	f109 0908 	addle.w	r9, r9, #8
 100bfc8:	f300 84b6 	bgt.w	100c938 <_svfprintf_r+0x1240>
 100bfcc:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 100bfce:	9a12      	ldr	r2, [sp, #72]	; 0x48
 100bfd0:	4293      	cmp	r3, r2
 100bfd2:	f280 8298 	bge.w	100c506 <_svfprintf_r+0xe0e>
 100bfd6:	9917      	ldr	r1, [sp, #92]	; 0x5c
 100bfd8:	e9dd 3229 	ldrd	r3, r2, [sp, #164]	; 0xa4
 100bfdc:	f8c9 1000 	str.w	r1, [r9]
 100bfe0:	3301      	adds	r3, #1
 100bfe2:	9916      	ldr	r1, [sp, #88]	; 0x58
 100bfe4:	2b07      	cmp	r3, #7
 100bfe6:	440a      	add	r2, r1
 100bfe8:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 100bfec:	f8c9 1004 	str.w	r1, [r9, #4]
 100bff0:	bfd8      	it	le
 100bff2:	f109 0908 	addle.w	r9, r9, #8
 100bff6:	f300 8356 	bgt.w	100c6a6 <_svfprintf_r+0xfae>
 100bffa:	9b12      	ldr	r3, [sp, #72]	; 0x48
 100bffc:	1e5c      	subs	r4, r3, #1
 100bffe:	2c00      	cmp	r4, #0
 100c000:	f77f ad37 	ble.w	100ba72 <_svfprintf_r+0x37a>
 100c004:	2c10      	cmp	r4, #16
 100c006:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100c008:	f340 84d0 	ble.w	100c9ac <_svfprintf_r+0x12b4>
 100c00c:	9604      	str	r6, [sp, #16]
 100c00e:	2510      	movs	r5, #16
 100c010:	4626      	mov	r6, r4
 100c012:	4619      	mov	r1, r3
 100c014:	9c08      	ldr	r4, [sp, #32]
 100c016:	e003      	b.n	100c020 <_svfprintf_r+0x928>
 100c018:	3e10      	subs	r6, #16
 100c01a:	2e10      	cmp	r6, #16
 100c01c:	f340 84c3 	ble.w	100c9a6 <_svfprintf_r+0x12ae>
 100c020:	3101      	adds	r1, #1
 100c022:	4b6f      	ldr	r3, [pc, #444]	; (100c1e0 <_svfprintf_r+0xae8>)
 100c024:	2907      	cmp	r1, #7
 100c026:	f102 0210 	add.w	r2, r2, #16
 100c02a:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 100c02e:	e9c9 3500 	strd	r3, r5, [r9]
 100c032:	f109 0908 	add.w	r9, r9, #8
 100c036:	ddef      	ble.n	100c018 <_svfprintf_r+0x920>
 100c038:	aa28      	add	r2, sp, #160	; 0xa0
 100c03a:	4621      	mov	r1, r4
 100c03c:	4650      	mov	r0, sl
 100c03e:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100c042:	f003 f98d 	bl	100f360 <__ssprint_r>
 100c046:	2800      	cmp	r0, #0
 100c048:	f040 80b9 	bne.w	100c1be <_svfprintf_r+0xac6>
 100c04c:	e9dd 1229 	ldrd	r1, r2, [sp, #164]	; 0xa4
 100c050:	e7e2      	b.n	100c018 <_svfprintf_r+0x920>
 100c052:	9b06      	ldr	r3, [sp, #24]
 100c054:	9903      	ldr	r1, [sp, #12]
 100c056:	1a5c      	subs	r4, r3, r1
 100c058:	2c00      	cmp	r4, #0
 100c05a:	f77f acf1 	ble.w	100ba40 <_svfprintf_r+0x348>
 100c05e:	2c10      	cmp	r4, #16
 100c060:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100c062:	dd26      	ble.n	100c0b2 <_svfprintf_r+0x9ba>
 100c064:	960c      	str	r6, [sp, #48]	; 0x30
 100c066:	2510      	movs	r5, #16
 100c068:	4626      	mov	r6, r4
 100c06a:	4619      	mov	r1, r3
 100c06c:	9c08      	ldr	r4, [sp, #32]
 100c06e:	e002      	b.n	100c076 <_svfprintf_r+0x97e>
 100c070:	3e10      	subs	r6, #16
 100c072:	2e10      	cmp	r6, #16
 100c074:	dd1a      	ble.n	100c0ac <_svfprintf_r+0x9b4>
 100c076:	3101      	adds	r1, #1
 100c078:	4b59      	ldr	r3, [pc, #356]	; (100c1e0 <_svfprintf_r+0xae8>)
 100c07a:	2907      	cmp	r1, #7
 100c07c:	f102 0210 	add.w	r2, r2, #16
 100c080:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 100c084:	e9c9 3500 	strd	r3, r5, [r9]
 100c088:	f109 0908 	add.w	r9, r9, #8
 100c08c:	ddf0      	ble.n	100c070 <_svfprintf_r+0x978>
 100c08e:	aa28      	add	r2, sp, #160	; 0xa0
 100c090:	4621      	mov	r1, r4
 100c092:	4650      	mov	r0, sl
 100c094:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100c098:	f003 f962 	bl	100f360 <__ssprint_r>
 100c09c:	2800      	cmp	r0, #0
 100c09e:	f040 808e 	bne.w	100c1be <_svfprintf_r+0xac6>
 100c0a2:	3e10      	subs	r6, #16
 100c0a4:	e9dd 1229 	ldrd	r1, r2, [sp, #164]	; 0xa4
 100c0a8:	2e10      	cmp	r6, #16
 100c0aa:	dce4      	bgt.n	100c076 <_svfprintf_r+0x97e>
 100c0ac:	4634      	mov	r4, r6
 100c0ae:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 100c0b0:	460b      	mov	r3, r1
 100c0b2:	3301      	adds	r3, #1
 100c0b4:	494a      	ldr	r1, [pc, #296]	; (100c1e0 <_svfprintf_r+0xae8>)
 100c0b6:	2b07      	cmp	r3, #7
 100c0b8:	4422      	add	r2, r4
 100c0ba:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 100c0be:	e9c9 1400 	strd	r1, r4, [r9]
 100c0c2:	bfd8      	it	le
 100c0c4:	f109 0908 	addle.w	r9, r9, #8
 100c0c8:	f77f acba 	ble.w	100ba40 <_svfprintf_r+0x348>
 100c0cc:	aa28      	add	r2, sp, #160	; 0xa0
 100c0ce:	9908      	ldr	r1, [sp, #32]
 100c0d0:	4650      	mov	r0, sl
 100c0d2:	f003 f945 	bl	100f360 <__ssprint_r>
 100c0d6:	2800      	cmp	r0, #0
 100c0d8:	d171      	bne.n	100c1be <_svfprintf_r+0xac6>
 100c0da:	9b04      	ldr	r3, [sp, #16]
 100c0dc:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100c0e0:	9907      	ldr	r1, [sp, #28]
 100c0e2:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100c0e4:	1a5c      	subs	r4, r3, r1
 100c0e6:	2c00      	cmp	r4, #0
 100c0e8:	f77f acb0 	ble.w	100ba4c <_svfprintf_r+0x354>
 100c0ec:	2c10      	cmp	r4, #16
 100c0ee:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100c0f0:	dd25      	ble.n	100c13e <_svfprintf_r+0xa46>
 100c0f2:	9604      	str	r6, [sp, #16]
 100c0f4:	2510      	movs	r5, #16
 100c0f6:	4626      	mov	r6, r4
 100c0f8:	4619      	mov	r1, r3
 100c0fa:	9c08      	ldr	r4, [sp, #32]
 100c0fc:	e002      	b.n	100c104 <_svfprintf_r+0xa0c>
 100c0fe:	3e10      	subs	r6, #16
 100c100:	2e10      	cmp	r6, #16
 100c102:	dd19      	ble.n	100c138 <_svfprintf_r+0xa40>
 100c104:	3101      	adds	r1, #1
 100c106:	4b36      	ldr	r3, [pc, #216]	; (100c1e0 <_svfprintf_r+0xae8>)
 100c108:	2907      	cmp	r1, #7
 100c10a:	f102 0210 	add.w	r2, r2, #16
 100c10e:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 100c112:	e9c9 3500 	strd	r3, r5, [r9]
 100c116:	f109 0908 	add.w	r9, r9, #8
 100c11a:	ddf0      	ble.n	100c0fe <_svfprintf_r+0xa06>
 100c11c:	aa28      	add	r2, sp, #160	; 0xa0
 100c11e:	4621      	mov	r1, r4
 100c120:	4650      	mov	r0, sl
 100c122:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100c126:	f003 f91b 	bl	100f360 <__ssprint_r>
 100c12a:	2800      	cmp	r0, #0
 100c12c:	d147      	bne.n	100c1be <_svfprintf_r+0xac6>
 100c12e:	3e10      	subs	r6, #16
 100c130:	e9dd 1229 	ldrd	r1, r2, [sp, #164]	; 0xa4
 100c134:	2e10      	cmp	r6, #16
 100c136:	dce5      	bgt.n	100c104 <_svfprintf_r+0xa0c>
 100c138:	4634      	mov	r4, r6
 100c13a:	9e04      	ldr	r6, [sp, #16]
 100c13c:	460b      	mov	r3, r1
 100c13e:	3301      	adds	r3, #1
 100c140:	4927      	ldr	r1, [pc, #156]	; (100c1e0 <_svfprintf_r+0xae8>)
 100c142:	2b07      	cmp	r3, #7
 100c144:	4422      	add	r2, r4
 100c146:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 100c14a:	e9c9 1400 	strd	r1, r4, [r9]
 100c14e:	bfd8      	it	le
 100c150:	f109 0908 	addle.w	r9, r9, #8
 100c154:	f77f ac7a 	ble.w	100ba4c <_svfprintf_r+0x354>
 100c158:	aa28      	add	r2, sp, #160	; 0xa0
 100c15a:	9908      	ldr	r1, [sp, #32]
 100c15c:	4650      	mov	r0, sl
 100c15e:	f003 f8ff 	bl	100f360 <__ssprint_r>
 100c162:	bb60      	cbnz	r0, 100c1be <_svfprintf_r+0xac6>
 100c164:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100c166:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100c16a:	e46f      	b.n	100ba4c <_svfprintf_r+0x354>
 100c16c:	4611      	mov	r1, r2
 100c16e:	08e2      	lsrs	r2, r4, #3
 100c170:	08e8      	lsrs	r0, r5, #3
 100c172:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
 100c176:	f004 0307 	and.w	r3, r4, #7
 100c17a:	4605      	mov	r5, r0
 100c17c:	3330      	adds	r3, #48	; 0x30
 100c17e:	4614      	mov	r4, r2
 100c180:	ea54 0005 	orrs.w	r0, r4, r5
 100c184:	f801 3c01 	strb.w	r3, [r1, #-1]
 100c188:	f101 32ff 	add.w	r2, r1, #4294967295
 100c18c:	d1ee      	bne.n	100c16c <_svfprintf_r+0xa74>
 100c18e:	9e03      	ldr	r6, [sp, #12]
 100c190:	920b      	str	r2, [sp, #44]	; 0x2c
 100c192:	4630      	mov	r0, r6
 100c194:	2b30      	cmp	r3, #48	; 0x30
 100c196:	bf0c      	ite	eq
 100c198:	2000      	moveq	r0, #0
 100c19a:	f000 0001 	andne.w	r0, r0, #1
 100c19e:	2800      	cmp	r0, #0
 100c1a0:	f040 840f 	bne.w	100c9c2 <_svfprintf_r+0x12ca>
 100c1a4:	ab54      	add	r3, sp, #336	; 0x150
 100c1a6:	1a9b      	subs	r3, r3, r2
 100c1a8:	9307      	str	r3, [sp, #28]
 100c1aa:	f7ff bbfd 	b.w	100b9a8 <_svfprintf_r+0x2b0>
 100c1ae:	aa28      	add	r2, sp, #160	; 0xa0
 100c1b0:	9908      	ldr	r1, [sp, #32]
 100c1b2:	4650      	mov	r0, sl
 100c1b4:	f003 f8d4 	bl	100f360 <__ssprint_r>
 100c1b8:	2800      	cmp	r0, #0
 100c1ba:	f43f ac6d 	beq.w	100ba98 <_svfprintf_r+0x3a0>
 100c1be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 100c1c0:	2b00      	cmp	r3, #0
 100c1c2:	f43f ab8d 	beq.w	100b8e0 <_svfprintf_r+0x1e8>
 100c1c6:	990a      	ldr	r1, [sp, #40]	; 0x28
 100c1c8:	4650      	mov	r0, sl
 100c1ca:	f002 fa01 	bl	100e5d0 <_free_r>
 100c1ce:	f7ff bb87 	b.w	100b8e0 <_svfprintf_r+0x1e8>
 100c1d2:	bf00      	nop
 100c1d4:	f3af 8000 	nop.w
 100c1d8:	ffffffff 	.word	0xffffffff
 100c1dc:	7fefffff 	.word	0x7fefffff
 100c1e0:	01010b3c 	.word	0x01010b3c
 100c1e4:	9c12      	ldr	r4, [sp, #72]	; 0x48
 100c1e6:	3201      	adds	r2, #1
 100c1e8:	9829      	ldr	r0, [sp, #164]	; 0xa4
 100c1ea:	f109 0308 	add.w	r3, r9, #8
 100c1ee:	2c01      	cmp	r4, #1
 100c1f0:	f100 0101 	add.w	r1, r0, #1
 100c1f4:	f340 8134 	ble.w	100c460 <_svfprintf_r+0xd68>
 100c1f8:	980b      	ldr	r0, [sp, #44]	; 0x2c
 100c1fa:	2907      	cmp	r1, #7
 100c1fc:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 100c200:	f8c9 0000 	str.w	r0, [r9]
 100c204:	f04f 0001 	mov.w	r0, #1
 100c208:	f8c9 0004 	str.w	r0, [r9, #4]
 100c20c:	f300 8163 	bgt.w	100c4d6 <_svfprintf_r+0xdde>
 100c210:	3101      	adds	r1, #1
 100c212:	9816      	ldr	r0, [sp, #88]	; 0x58
 100c214:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 100c216:	2907      	cmp	r1, #7
 100c218:	4402      	add	r2, r0
 100c21a:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 100c21e:	e9c3 4000 	strd	r4, r0, [r3]
 100c222:	bfd8      	it	le
 100c224:	3308      	addle	r3, #8
 100c226:	f300 8162 	bgt.w	100c4ee <_svfprintf_r+0xdf6>
 100c22a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 100c22e:	1c48      	adds	r0, r1, #1
 100c230:	9c12      	ldr	r4, [sp, #72]	; 0x48
 100c232:	f103 0908 	add.w	r9, r3, #8
 100c236:	4684      	mov	ip, r0
 100c238:	3c01      	subs	r4, #1
 100c23a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100c23e:	f000 8122 	beq.w	100c486 <_svfprintf_r+0xd8e>
 100c242:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 100c244:	2807      	cmp	r0, #7
 100c246:	4422      	add	r2, r4
 100c248:	605c      	str	r4, [r3, #4]
 100c24a:	f105 0501 	add.w	r5, r5, #1
 100c24e:	922a      	str	r2, [sp, #168]	; 0xa8
 100c250:	601d      	str	r5, [r3, #0]
 100c252:	9029      	str	r0, [sp, #164]	; 0xa4
 100c254:	f300 82de 	bgt.w	100c814 <_svfprintf_r+0x111c>
 100c258:	f103 0410 	add.w	r4, r3, #16
 100c25c:	1c88      	adds	r0, r1, #2
 100c25e:	464b      	mov	r3, r9
 100c260:	46a1      	mov	r9, r4
 100c262:	9918      	ldr	r1, [sp, #96]	; 0x60
 100c264:	2807      	cmp	r0, #7
 100c266:	9029      	str	r0, [sp, #164]	; 0xa4
 100c268:	440a      	add	r2, r1
 100c26a:	922a      	str	r2, [sp, #168]	; 0xa8
 100c26c:	6059      	str	r1, [r3, #4]
 100c26e:	a922      	add	r1, sp, #136	; 0x88
 100c270:	6019      	str	r1, [r3, #0]
 100c272:	f77f abfe 	ble.w	100ba72 <_svfprintf_r+0x37a>
 100c276:	aa28      	add	r2, sp, #160	; 0xa0
 100c278:	9908      	ldr	r1, [sp, #32]
 100c27a:	4650      	mov	r0, sl
 100c27c:	f003 f870 	bl	100f360 <__ssprint_r>
 100c280:	2800      	cmp	r0, #0
 100c282:	d19c      	bne.n	100c1be <_svfprintf_r+0xac6>
 100c284:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100c286:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100c28a:	f7ff bbf2 	b.w	100ba72 <_svfprintf_r+0x37a>
 100c28e:	aa28      	add	r2, sp, #160	; 0xa0
 100c290:	9908      	ldr	r1, [sp, #32]
 100c292:	4650      	mov	r0, sl
 100c294:	f003 f864 	bl	100f360 <__ssprint_r>
 100c298:	2800      	cmp	r0, #0
 100c29a:	d190      	bne.n	100c1be <_svfprintf_r+0xac6>
 100c29c:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100c29e:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100c2a2:	f7ff bbb6 	b.w	100ba12 <_svfprintf_r+0x31a>
 100c2a6:	aa28      	add	r2, sp, #160	; 0xa0
 100c2a8:	9908      	ldr	r1, [sp, #32]
 100c2aa:	4650      	mov	r0, sl
 100c2ac:	f003 f858 	bl	100f360 <__ssprint_r>
 100c2b0:	2800      	cmp	r0, #0
 100c2b2:	d184      	bne.n	100c1be <_svfprintf_r+0xac6>
 100c2b4:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100c2b6:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100c2ba:	f7ff bbbd 	b.w	100ba38 <_svfprintf_r+0x340>
 100c2be:	2c10      	cmp	r4, #16
 100c2c0:	f640 352c 	movw	r5, #2860	; 0xb2c
 100c2c4:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100c2c6:	f2c0 1501 	movt	r5, #257	; 0x101
 100c2ca:	dd24      	ble.n	100c316 <_svfprintf_r+0xc1e>
 100c2cc:	9704      	str	r7, [sp, #16]
 100c2ce:	2610      	movs	r6, #16
 100c2d0:	462f      	mov	r7, r5
 100c2d2:	4619      	mov	r1, r3
 100c2d4:	9d08      	ldr	r5, [sp, #32]
 100c2d6:	e002      	b.n	100c2de <_svfprintf_r+0xbe6>
 100c2d8:	3c10      	subs	r4, #16
 100c2da:	2c10      	cmp	r4, #16
 100c2dc:	dd18      	ble.n	100c310 <_svfprintf_r+0xc18>
 100c2de:	3101      	adds	r1, #1
 100c2e0:	3210      	adds	r2, #16
 100c2e2:	2907      	cmp	r1, #7
 100c2e4:	e9c9 7600 	strd	r7, r6, [r9]
 100c2e8:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 100c2ec:	f109 0908 	add.w	r9, r9, #8
 100c2f0:	ddf2      	ble.n	100c2d8 <_svfprintf_r+0xbe0>
 100c2f2:	aa28      	add	r2, sp, #160	; 0xa0
 100c2f4:	4629      	mov	r1, r5
 100c2f6:	4650      	mov	r0, sl
 100c2f8:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100c2fc:	f003 f830 	bl	100f360 <__ssprint_r>
 100c300:	2800      	cmp	r0, #0
 100c302:	f47f af5c 	bne.w	100c1be <_svfprintf_r+0xac6>
 100c306:	3c10      	subs	r4, #16
 100c308:	e9dd 1229 	ldrd	r1, r2, [sp, #164]	; 0xa4
 100c30c:	2c10      	cmp	r4, #16
 100c30e:	dce6      	bgt.n	100c2de <_svfprintf_r+0xbe6>
 100c310:	463d      	mov	r5, r7
 100c312:	9f04      	ldr	r7, [sp, #16]
 100c314:	460b      	mov	r3, r1
 100c316:	3301      	adds	r3, #1
 100c318:	4422      	add	r2, r4
 100c31a:	2b07      	cmp	r3, #7
 100c31c:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 100c320:	e9c9 5400 	strd	r5, r4, [r9]
 100c324:	f77f abad 	ble.w	100ba82 <_svfprintf_r+0x38a>
 100c328:	aa28      	add	r2, sp, #160	; 0xa0
 100c32a:	9908      	ldr	r1, [sp, #32]
 100c32c:	4650      	mov	r0, sl
 100c32e:	f003 f817 	bl	100f360 <__ssprint_r>
 100c332:	2800      	cmp	r0, #0
 100c334:	f47f af43 	bne.w	100c1be <_svfprintf_r+0xac6>
 100c338:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100c33a:	f7ff bba2 	b.w	100ba82 <_svfprintf_r+0x38a>
 100c33e:	ab54      	add	r3, sp, #336	; 0x150
 100c340:	9204      	str	r2, [sp, #16]
 100c342:	930b      	str	r3, [sp, #44]	; 0x2c
 100c344:	9207      	str	r2, [sp, #28]
 100c346:	f7ff bb2f 	b.w	100b9a8 <_svfprintf_r+0x2b0>
 100c34a:	991f      	ldr	r1, [sp, #124]	; 0x7c
 100c34c:	2900      	cmp	r1, #0
 100c34e:	f340 82a2 	ble.w	100c896 <_svfprintf_r+0x119e>
 100c352:	9b10      	ldr	r3, [sp, #64]	; 0x40
 100c354:	9912      	ldr	r1, [sp, #72]	; 0x48
 100c356:	428b      	cmp	r3, r1
 100c358:	bfa8      	it	ge
 100c35a:	460b      	movge	r3, r1
 100c35c:	2b00      	cmp	r3, #0
 100c35e:	461c      	mov	r4, r3
 100c360:	dd0f      	ble.n	100c382 <_svfprintf_r+0xc8a>
 100c362:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100c364:	4422      	add	r2, r4
 100c366:	990b      	ldr	r1, [sp, #44]	; 0x2c
 100c368:	3301      	adds	r3, #1
 100c36a:	f8c9 4004 	str.w	r4, [r9, #4]
 100c36e:	2b07      	cmp	r3, #7
 100c370:	922a      	str	r2, [sp, #168]	; 0xa8
 100c372:	f8c9 1000 	str.w	r1, [r9]
 100c376:	bfd8      	it	le
 100c378:	f109 0908 	addle.w	r9, r9, #8
 100c37c:	9329      	str	r3, [sp, #164]	; 0xa4
 100c37e:	f300 84e1 	bgt.w	100cd44 <_svfprintf_r+0x164c>
 100c382:	9b10      	ldr	r3, [sp, #64]	; 0x40
 100c384:	2c00      	cmp	r4, #0
 100c386:	bfa8      	it	ge
 100c388:	1b1b      	subge	r3, r3, r4
 100c38a:	2b00      	cmp	r3, #0
 100c38c:	461c      	mov	r4, r3
 100c38e:	f300 81b9 	bgt.w	100c704 <_svfprintf_r+0x100c>
 100c392:	990b      	ldr	r1, [sp, #44]	; 0x2c
 100c394:	9b10      	ldr	r3, [sp, #64]	; 0x40
 100c396:	440b      	add	r3, r1
 100c398:	0571      	lsls	r1, r6, #21
 100c39a:	461d      	mov	r5, r3
 100c39c:	f100 81db 	bmi.w	100c756 <_svfprintf_r+0x105e>
 100c3a0:	9c1f      	ldr	r4, [sp, #124]	; 0x7c
 100c3a2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 100c3a4:	429c      	cmp	r4, r3
 100c3a6:	db02      	blt.n	100c3ae <_svfprintf_r+0xcb6>
 100c3a8:	07f3      	lsls	r3, r6, #31
 100c3aa:	f140 84d8 	bpl.w	100cd5e <_svfprintf_r+0x1666>
 100c3ae:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100c3b0:	9916      	ldr	r1, [sp, #88]	; 0x58
 100c3b2:	3301      	adds	r3, #1
 100c3b4:	9817      	ldr	r0, [sp, #92]	; 0x5c
 100c3b6:	2b07      	cmp	r3, #7
 100c3b8:	440a      	add	r2, r1
 100c3ba:	f8c9 1004 	str.w	r1, [r9, #4]
 100c3be:	f8c9 0000 	str.w	r0, [r9]
 100c3c2:	bfd8      	it	le
 100c3c4:	f109 0908 	addle.w	r9, r9, #8
 100c3c8:	922a      	str	r2, [sp, #168]	; 0xa8
 100c3ca:	9329      	str	r3, [sp, #164]	; 0xa4
 100c3cc:	f300 85c4 	bgt.w	100cf58 <_svfprintf_r+0x1860>
 100c3d0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 100c3d2:	4619      	mov	r1, r3
 100c3d4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 100c3d6:	4419      	add	r1, r3
 100c3d8:	1b1b      	subs	r3, r3, r4
 100c3da:	1b4c      	subs	r4, r1, r5
 100c3dc:	429c      	cmp	r4, r3
 100c3de:	bfa8      	it	ge
 100c3e0:	461c      	movge	r4, r3
 100c3e2:	2c00      	cmp	r4, #0
 100c3e4:	dd0e      	ble.n	100c404 <_svfprintf_r+0xd0c>
 100c3e6:	9929      	ldr	r1, [sp, #164]	; 0xa4
 100c3e8:	4422      	add	r2, r4
 100c3ea:	f8c9 5000 	str.w	r5, [r9]
 100c3ee:	3101      	adds	r1, #1
 100c3f0:	f8c9 4004 	str.w	r4, [r9, #4]
 100c3f4:	2907      	cmp	r1, #7
 100c3f6:	922a      	str	r2, [sp, #168]	; 0xa8
 100c3f8:	9129      	str	r1, [sp, #164]	; 0xa4
 100c3fa:	bfd8      	it	le
 100c3fc:	f109 0908 	addle.w	r9, r9, #8
 100c400:	f300 85b8 	bgt.w	100cf74 <_svfprintf_r+0x187c>
 100c404:	2c00      	cmp	r4, #0
 100c406:	bfac      	ite	ge
 100c408:	1b1c      	subge	r4, r3, r4
 100c40a:	461c      	movlt	r4, r3
 100c40c:	2c00      	cmp	r4, #0
 100c40e:	f77f ab30 	ble.w	100ba72 <_svfprintf_r+0x37a>
 100c412:	2c10      	cmp	r4, #16
 100c414:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100c416:	f340 82c9 	ble.w	100c9ac <_svfprintf_r+0x12b4>
 100c41a:	9604      	str	r6, [sp, #16]
 100c41c:	2510      	movs	r5, #16
 100c41e:	4626      	mov	r6, r4
 100c420:	4619      	mov	r1, r3
 100c422:	9c08      	ldr	r4, [sp, #32]
 100c424:	e003      	b.n	100c42e <_svfprintf_r+0xd36>
 100c426:	3e10      	subs	r6, #16
 100c428:	2e10      	cmp	r6, #16
 100c42a:	f340 82bc 	ble.w	100c9a6 <_svfprintf_r+0x12ae>
 100c42e:	3101      	adds	r1, #1
 100c430:	4bb9      	ldr	r3, [pc, #740]	; (100c718 <_svfprintf_r+0x1020>)
 100c432:	2907      	cmp	r1, #7
 100c434:	f102 0210 	add.w	r2, r2, #16
 100c438:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 100c43c:	e9c9 3500 	strd	r3, r5, [r9]
 100c440:	f109 0908 	add.w	r9, r9, #8
 100c444:	ddef      	ble.n	100c426 <_svfprintf_r+0xd2e>
 100c446:	aa28      	add	r2, sp, #160	; 0xa0
 100c448:	4621      	mov	r1, r4
 100c44a:	4650      	mov	r0, sl
 100c44c:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100c450:	f002 ff86 	bl	100f360 <__ssprint_r>
 100c454:	2800      	cmp	r0, #0
 100c456:	f47f aeb2 	bne.w	100c1be <_svfprintf_r+0xac6>
 100c45a:	e9dd 1229 	ldrd	r1, r2, [sp, #164]	; 0xa4
 100c45e:	e7e2      	b.n	100c426 <_svfprintf_r+0xd2e>
 100c460:	07f4      	lsls	r4, r6, #31
 100c462:	f53f aec9 	bmi.w	100c1f8 <_svfprintf_r+0xb00>
 100c466:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 100c468:	2907      	cmp	r1, #7
 100c46a:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 100c46e:	f8c9 4000 	str.w	r4, [r9]
 100c472:	f04f 0401 	mov.w	r4, #1
 100c476:	f8c9 4004 	str.w	r4, [r9, #4]
 100c47a:	f300 81cb 	bgt.w	100c814 <_svfprintf_r+0x111c>
 100c47e:	3002      	adds	r0, #2
 100c480:	f109 0910 	add.w	r9, r9, #16
 100c484:	e6ed      	b.n	100c262 <_svfprintf_r+0xb6a>
 100c486:	2c00      	cmp	r4, #0
 100c488:	f77f aeeb 	ble.w	100c262 <_svfprintf_r+0xb6a>
 100c48c:	2c10      	cmp	r4, #16
 100c48e:	f340 869e 	ble.w	100d1ce <_svfprintf_r+0x1ad6>
 100c492:	2510      	movs	r5, #16
 100c494:	f8dd 9020 	ldr.w	r9, [sp, #32]
 100c498:	e005      	b.n	100c4a6 <_svfprintf_r+0xdae>
 100c49a:	3c10      	subs	r4, #16
 100c49c:	f101 0c01 	add.w	ip, r1, #1
 100c4a0:	2c10      	cmp	r4, #16
 100c4a2:	f340 8302 	ble.w	100caaa <_svfprintf_r+0x13b2>
 100c4a6:	489c      	ldr	r0, [pc, #624]	; (100c718 <_svfprintf_r+0x1020>)
 100c4a8:	4661      	mov	r1, ip
 100c4aa:	2907      	cmp	r1, #7
 100c4ac:	f102 0210 	add.w	r2, r2, #16
 100c4b0:	e9cd c229 	strd	ip, r2, [sp, #164]	; 0xa4
 100c4b4:	e9c3 0500 	strd	r0, r5, [r3]
 100c4b8:	f103 0308 	add.w	r3, r3, #8
 100c4bc:	dded      	ble.n	100c49a <_svfprintf_r+0xda2>
 100c4be:	aa28      	add	r2, sp, #160	; 0xa0
 100c4c0:	4649      	mov	r1, r9
 100c4c2:	4650      	mov	r0, sl
 100c4c4:	f002 ff4c 	bl	100f360 <__ssprint_r>
 100c4c8:	ab2b      	add	r3, sp, #172	; 0xac
 100c4ca:	2800      	cmp	r0, #0
 100c4cc:	f47f ae77 	bne.w	100c1be <_svfprintf_r+0xac6>
 100c4d0:	e9dd 1229 	ldrd	r1, r2, [sp, #164]	; 0xa4
 100c4d4:	e7e1      	b.n	100c49a <_svfprintf_r+0xda2>
 100c4d6:	aa28      	add	r2, sp, #160	; 0xa0
 100c4d8:	9908      	ldr	r1, [sp, #32]
 100c4da:	4650      	mov	r0, sl
 100c4dc:	f002 ff40 	bl	100f360 <__ssprint_r>
 100c4e0:	2800      	cmp	r0, #0
 100c4e2:	f47f ae6c 	bne.w	100c1be <_svfprintf_r+0xac6>
 100c4e6:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100c4e8:	ab2b      	add	r3, sp, #172	; 0xac
 100c4ea:	9929      	ldr	r1, [sp, #164]	; 0xa4
 100c4ec:	e690      	b.n	100c210 <_svfprintf_r+0xb18>
 100c4ee:	aa28      	add	r2, sp, #160	; 0xa0
 100c4f0:	9908      	ldr	r1, [sp, #32]
 100c4f2:	4650      	mov	r0, sl
 100c4f4:	f002 ff34 	bl	100f360 <__ssprint_r>
 100c4f8:	2800      	cmp	r0, #0
 100c4fa:	f47f ae60 	bne.w	100c1be <_svfprintf_r+0xac6>
 100c4fe:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100c500:	ab2b      	add	r3, sp, #172	; 0xac
 100c502:	9929      	ldr	r1, [sp, #164]	; 0xa4
 100c504:	e691      	b.n	100c22a <_svfprintf_r+0xb32>
 100c506:	07f4      	lsls	r4, r6, #31
 100c508:	bf58      	it	pl
 100c50a:	9a2a      	ldrpl	r2, [sp, #168]	; 0xa8
 100c50c:	f57f aab1 	bpl.w	100ba72 <_svfprintf_r+0x37a>
 100c510:	e561      	b.n	100bfd6 <_svfprintf_r+0x8de>
 100c512:	eeb4 8b48 	vcmp.f64	d8, d8
 100c516:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100c51a:	f180 862f 	bvs.w	100d17c <_svfprintf_r+0x1a84>
 100c51e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 100c520:	f023 0420 	bic.w	r4, r3, #32
 100c524:	2c41      	cmp	r4, #65	; 0x41
 100c526:	f040 82e6 	bne.w	100caf6 <_svfprintf_r+0x13fe>
 100c52a:	2b61      	cmp	r3, #97	; 0x61
 100c52c:	f04f 0230 	mov.w	r2, #48	; 0x30
 100c530:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
 100c534:	bf0c      	ite	eq
 100c536:	2378      	moveq	r3, #120	; 0x78
 100c538:	2358      	movne	r3, #88	; 0x58
 100c53a:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
 100c53e:	9b04      	ldr	r3, [sp, #16]
 100c540:	2b63      	cmp	r3, #99	; 0x63
 100c542:	f300 848e 	bgt.w	100ce62 <_svfprintf_r+0x176a>
 100c546:	2300      	movs	r3, #0
 100c548:	930a      	str	r3, [sp, #40]	; 0x28
 100c54a:	ab3b      	add	r3, sp, #236	; 0xec
 100c54c:	930b      	str	r3, [sp, #44]	; 0x2c
 100c54e:	ee18 3a90 	vmov	r3, s17
 100c552:	2b00      	cmp	r3, #0
 100c554:	f280 855a 	bge.w	100d00c <_svfprintf_r+0x1914>
 100c558:	eeb1 0b48 	vneg.f64	d0, d8
 100c55c:	232d      	movs	r3, #45	; 0x2d
 100c55e:	930c      	str	r3, [sp, #48]	; 0x30
 100c560:	a81f      	add	r0, sp, #124	; 0x7c
 100c562:	f002 febd 	bl	100f2e0 <frexp>
 100c566:	9a04      	ldr	r2, [sp, #16]
 100c568:	990e      	ldr	r1, [sp, #56]	; 0x38
 100c56a:	f242 00f4 	movw	r0, #8436	; 0x20f4
 100c56e:	f2c0 1001 	movt	r0, #257	; 0x101
 100c572:	3a01      	subs	r2, #1
 100c574:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 100c576:	ee20 0b0b 	vmul.f64	d0, d0, d11
 100c57a:	eeb5 0b40 	vcmp.f64	d0, #0.0
 100c57e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100c582:	bf04      	itt	eq
 100c584:	2301      	moveq	r3, #1
 100c586:	931f      	streq	r3, [sp, #124]	; 0x7c
 100c588:	f641 73a4 	movw	r3, #8100	; 0x1fa4
 100c58c:	f2c0 1301 	movt	r3, #257	; 0x101
 100c590:	2961      	cmp	r1, #97	; 0x61
 100c592:	bf18      	it	ne
 100c594:	4618      	movne	r0, r3
 100c596:	e005      	b.n	100c5a4 <_svfprintf_r+0xeac>
 100c598:	eeb5 0b40 	vcmp.f64	d0, #0.0
 100c59c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100c5a0:	d015      	beq.n	100c5ce <_svfprintf_r+0xed6>
 100c5a2:	461d      	mov	r5, r3
 100c5a4:	ee20 0b09 	vmul.f64	d0, d0, d9
 100c5a8:	f1b2 3fff 	cmp.w	r2, #4294967295
 100c5ac:	462b      	mov	r3, r5
 100c5ae:	4611      	mov	r1, r2
 100c5b0:	f102 32ff 	add.w	r2, r2, #4294967295
 100c5b4:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 100c5b8:	ee17 ca90 	vmov	ip, s15
 100c5bc:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 100c5c0:	ee30 0b46 	vsub.f64	d0, d0, d6
 100c5c4:	f810 c00c 	ldrb.w	ip, [r0, ip]
 100c5c8:	f803 cb01 	strb.w	ip, [r3], #1
 100c5cc:	d1e4      	bne.n	100c598 <_svfprintf_r+0xea0>
 100c5ce:	eeb4 0bca 	vcmpe.f64	d0, d10
 100c5d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100c5d6:	f300 855f 	bgt.w	100d098 <_svfprintf_r+0x19a0>
 100c5da:	eeb4 0b4a 	vcmp.f64	d0, d10
 100c5de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100c5e2:	d104      	bne.n	100c5ee <_svfprintf_r+0xef6>
 100c5e4:	ee17 2a90 	vmov	r2, s15
 100c5e8:	07d2      	lsls	r2, r2, #31
 100c5ea:	f100 8555 	bmi.w	100d098 <_svfprintf_r+0x19a0>
 100c5ee:	2900      	cmp	r1, #0
 100c5f0:	bfa2      	ittt	ge
 100c5f2:	1c4a      	addge	r2, r1, #1
 100c5f4:	18d2      	addge	r2, r2, r3
 100c5f6:	2130      	movge	r1, #48	; 0x30
 100c5f8:	db03      	blt.n	100c602 <_svfprintf_r+0xf0a>
 100c5fa:	f803 1b01 	strb.w	r1, [r3], #1
 100c5fe:	4293      	cmp	r3, r2
 100c600:	d1fb      	bne.n	100c5fa <_svfprintf_r+0xf02>
 100c602:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 100c604:	f046 0602 	orr.w	r6, r6, #2
 100c608:	1a9b      	subs	r3, r3, r2
 100c60a:	9312      	str	r3, [sp, #72]	; 0x48
 100c60c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 100c60e:	9310      	str	r3, [sp, #64]	; 0x40
 100c610:	e2b5      	b.n	100cb7e <_svfprintf_r+0x1486>
 100c612:	9b09      	ldr	r3, [sp, #36]	; 0x24
 100c614:	06f4      	lsls	r4, r6, #27
 100c616:	f103 0204 	add.w	r2, r3, #4
 100c61a:	f100 85ea 	bmi.w	100d1f2 <_svfprintf_r+0x1afa>
 100c61e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 100c620:	0670      	lsls	r0, r6, #25
 100c622:	bf48      	it	mi
 100c624:	f9b3 4000 	ldrshmi.w	r4, [r3]
 100c628:	d404      	bmi.n	100c634 <_svfprintf_r+0xf3c>
 100c62a:	05b1      	lsls	r1, r6, #22
 100c62c:	f140 83a9 	bpl.w	100cd82 <_svfprintf_r+0x168a>
 100c630:	f993 4000 	ldrsb.w	r4, [r3]
 100c634:	17e5      	asrs	r5, r4, #31
 100c636:	9209      	str	r2, [sp, #36]	; 0x24
 100c638:	9603      	str	r6, [sp, #12]
 100c63a:	4622      	mov	r2, r4
 100c63c:	462b      	mov	r3, r5
 100c63e:	f7ff bb1e 	b.w	100bc7e <_svfprintf_r+0x586>
 100c642:	9a09      	ldr	r2, [sp, #36]	; 0x24
 100c644:	06f1      	lsls	r1, r6, #27
 100c646:	f852 4b04 	ldr.w	r4, [r2], #4
 100c64a:	f100 85d5 	bmi.w	100d1f8 <_svfprintf_r+0x1b00>
 100c64e:	0673      	lsls	r3, r6, #25
 100c650:	9209      	str	r2, [sp, #36]	; 0x24
 100c652:	9603      	str	r6, [sp, #12]
 100c654:	f140 823b 	bpl.w	100cace <_svfprintf_r+0x13d6>
 100c658:	b2a4      	uxth	r4, r4
 100c65a:	2500      	movs	r5, #0
 100c65c:	2301      	movs	r3, #1
 100c65e:	f7ff b97c 	b.w	100b95a <_svfprintf_r+0x262>
 100c662:	9905      	ldr	r1, [sp, #20]
 100c664:	6812      	ldr	r2, [r2, #0]
 100c666:	9309      	str	r3, [sp, #36]	; 0x24
 100c668:	17cd      	asrs	r5, r1, #31
 100c66a:	4608      	mov	r0, r1
 100c66c:	4629      	mov	r1, r5
 100c66e:	e9c2 0100 	strd	r0, r1, [r2]
 100c672:	f7ff b881 	b.w	100b778 <_svfprintf_r+0x80>
 100c676:	9a09      	ldr	r2, [sp, #36]	; 0x24
 100c678:	06f1      	lsls	r1, r6, #27
 100c67a:	f852 4b04 	ldr.w	r4, [r2], #4
 100c67e:	f100 85db 	bmi.w	100d238 <_svfprintf_r+0x1b40>
 100c682:	0673      	lsls	r3, r6, #25
 100c684:	f140 822b 	bpl.w	100cade <_svfprintf_r+0x13e6>
 100c688:	4633      	mov	r3, r6
 100c68a:	9209      	str	r2, [sp, #36]	; 0x24
 100c68c:	b2a4      	uxth	r4, r4
 100c68e:	2500      	movs	r5, #0
 100c690:	f7ff bb9b 	b.w	100bdca <_svfprintf_r+0x6d2>
 100c694:	9b09      	ldr	r3, [sp, #36]	; 0x24
 100c696:	2201      	movs	r2, #1
 100c698:	ac3b      	add	r4, sp, #236	; 0xec
 100c69a:	9203      	str	r2, [sp, #12]
 100c69c:	9207      	str	r2, [sp, #28]
 100c69e:	681b      	ldr	r3, [r3, #0]
 100c6a0:	f88d 30ec 	strb.w	r3, [sp, #236]	; 0xec
 100c6a4:	e409      	b.n	100beba <_svfprintf_r+0x7c2>
 100c6a6:	aa28      	add	r2, sp, #160	; 0xa0
 100c6a8:	9908      	ldr	r1, [sp, #32]
 100c6aa:	4650      	mov	r0, sl
 100c6ac:	f002 fe58 	bl	100f360 <__ssprint_r>
 100c6b0:	2800      	cmp	r0, #0
 100c6b2:	f47f ad84 	bne.w	100c1be <_svfprintf_r+0xac6>
 100c6b6:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100c6b8:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100c6bc:	e49d      	b.n	100bffa <_svfprintf_r+0x902>
 100c6be:	9804      	ldr	r0, [sp, #16]
 100c6c0:	f242 1308 	movw	r3, #8456	; 0x2108
 100c6c4:	9204      	str	r2, [sp, #16]
 100c6c6:	f2c0 1301 	movt	r3, #257	; 0x101
 100c6ca:	2806      	cmp	r0, #6
 100c6cc:	e9cd 5209 	strd	r5, r2, [sp, #36]	; 0x24
 100c6d0:	4611      	mov	r1, r2
 100c6d2:	9213      	str	r2, [sp, #76]	; 0x4c
 100c6d4:	bf28      	it	cs
 100c6d6:	2006      	movcs	r0, #6
 100c6d8:	e9cd 2210 	strd	r2, r2, [sp, #64]	; 0x40
 100c6dc:	9003      	str	r0, [sp, #12]
 100c6de:	9007      	str	r0, [sp, #28]
 100c6e0:	930b      	str	r3, [sp, #44]	; 0x2c
 100c6e2:	f7ff b96e 	b.w	100b9c2 <_svfprintf_r+0x2ca>
 100c6e6:	2140      	movs	r1, #64	; 0x40
 100c6e8:	4650      	mov	r0, sl
 100c6ea:	f7fd fa41 	bl	1009b70 <_malloc_r>
 100c6ee:	9b08      	ldr	r3, [sp, #32]
 100c6f0:	6018      	str	r0, [r3, #0]
 100c6f2:	6118      	str	r0, [r3, #16]
 100c6f4:	2800      	cmp	r0, #0
 100c6f6:	f000 8591 	beq.w	100d21c <_svfprintf_r+0x1b24>
 100c6fa:	9a08      	ldr	r2, [sp, #32]
 100c6fc:	2340      	movs	r3, #64	; 0x40
 100c6fe:	6153      	str	r3, [r2, #20]
 100c700:	f7ff b81a 	b.w	100b738 <_svfprintf_r+0x40>
 100c704:	2c10      	cmp	r4, #16
 100c706:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100c708:	f340 82a9 	ble.w	100cc5e <_svfprintf_r+0x1566>
 100c70c:	9604      	str	r6, [sp, #16]
 100c70e:	2510      	movs	r5, #16
 100c710:	4626      	mov	r6, r4
 100c712:	4619      	mov	r1, r3
 100c714:	9c08      	ldr	r4, [sp, #32]
 100c716:	e005      	b.n	100c724 <_svfprintf_r+0x102c>
 100c718:	01010b3c 	.word	0x01010b3c
 100c71c:	3e10      	subs	r6, #16
 100c71e:	2e10      	cmp	r6, #16
 100c720:	f340 829a 	ble.w	100cc58 <_svfprintf_r+0x1560>
 100c724:	3101      	adds	r1, #1
 100c726:	4bb7      	ldr	r3, [pc, #732]	; (100ca04 <_svfprintf_r+0x130c>)
 100c728:	2907      	cmp	r1, #7
 100c72a:	f102 0210 	add.w	r2, r2, #16
 100c72e:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 100c732:	e9c9 3500 	strd	r3, r5, [r9]
 100c736:	f109 0908 	add.w	r9, r9, #8
 100c73a:	ddef      	ble.n	100c71c <_svfprintf_r+0x1024>
 100c73c:	aa28      	add	r2, sp, #160	; 0xa0
 100c73e:	4621      	mov	r1, r4
 100c740:	4650      	mov	r0, sl
 100c742:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100c746:	f002 fe0b 	bl	100f360 <__ssprint_r>
 100c74a:	2800      	cmp	r0, #0
 100c74c:	f47f ad37 	bne.w	100c1be <_svfprintf_r+0xac6>
 100c750:	e9dd 1229 	ldrd	r1, r2, [sp, #164]	; 0xa4
 100c754:	e7e2      	b.n	100c71c <_svfprintf_r+0x1024>
 100c756:	9911      	ldr	r1, [sp, #68]	; 0x44
 100c758:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 100c75a:	2b00      	cmp	r3, #0
 100c75c:	bfd8      	it	le
 100c75e:	2900      	cmple	r1, #0
 100c760:	f340 8556 	ble.w	100d210 <_svfprintf_r+0x1b18>
 100c764:	e9cd 780d 	strd	r7, r8, [sp, #52]	; 0x34
 100c768:	f8dd 8020 	ldr.w	r8, [sp, #32]
 100c76c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 100c76e:	9812      	ldr	r0, [sp, #72]	; 0x48
 100c770:	960c      	str	r6, [sp, #48]	; 0x30
 100c772:	461e      	mov	r6, r3
 100c774:	4401      	add	r1, r0
 100c776:	9107      	str	r1, [sp, #28]
 100c778:	2e00      	cmp	r6, #0
 100c77a:	d044      	beq.n	100c806 <_svfprintf_r+0x110e>
 100c77c:	3e01      	subs	r6, #1
 100c77e:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100c780:	9919      	ldr	r1, [sp, #100]	; 0x64
 100c782:	3301      	adds	r3, #1
 100c784:	981a      	ldr	r0, [sp, #104]	; 0x68
 100c786:	2b07      	cmp	r3, #7
 100c788:	440a      	add	r2, r1
 100c78a:	f8c9 1004 	str.w	r1, [r9, #4]
 100c78e:	f8c9 0000 	str.w	r0, [r9]
 100c792:	bfd8      	it	le
 100c794:	f109 0908 	addle.w	r9, r9, #8
 100c798:	922a      	str	r2, [sp, #168]	; 0xa8
 100c79a:	9329      	str	r3, [sp, #164]	; 0xa4
 100c79c:	f300 80c0 	bgt.w	100c920 <_svfprintf_r+0x1228>
 100c7a0:	9814      	ldr	r0, [sp, #80]	; 0x50
 100c7a2:	9907      	ldr	r1, [sp, #28]
 100c7a4:	7803      	ldrb	r3, [r0, #0]
 100c7a6:	1b4c      	subs	r4, r1, r5
 100c7a8:	9104      	str	r1, [sp, #16]
 100c7aa:	429c      	cmp	r4, r3
 100c7ac:	bfa8      	it	ge
 100c7ae:	461c      	movge	r4, r3
 100c7b0:	2c00      	cmp	r4, #0
 100c7b2:	dd0e      	ble.n	100c7d2 <_svfprintf_r+0x10da>
 100c7b4:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100c7b6:	4422      	add	r2, r4
 100c7b8:	f8c9 5000 	str.w	r5, [r9]
 100c7bc:	3301      	adds	r3, #1
 100c7be:	922a      	str	r2, [sp, #168]	; 0xa8
 100c7c0:	2b07      	cmp	r3, #7
 100c7c2:	f8c9 4004 	str.w	r4, [r9, #4]
 100c7c6:	9329      	str	r3, [sp, #164]	; 0xa4
 100c7c8:	f300 8107 	bgt.w	100c9da <_svfprintf_r+0x12e2>
 100c7cc:	7803      	ldrb	r3, [r0, #0]
 100c7ce:	f109 0908 	add.w	r9, r9, #8
 100c7d2:	2c00      	cmp	r4, #0
 100c7d4:	bfac      	ite	ge
 100c7d6:	1b1c      	subge	r4, r3, r4
 100c7d8:	461c      	movlt	r4, r3
 100c7da:	2c00      	cmp	r4, #0
 100c7dc:	dc29      	bgt.n	100c832 <_svfprintf_r+0x113a>
 100c7de:	441d      	add	r5, r3
 100c7e0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 100c7e2:	2e00      	cmp	r6, #0
 100c7e4:	bfd8      	it	le
 100c7e6:	2b00      	cmple	r3, #0
 100c7e8:	dcc6      	bgt.n	100c778 <_svfprintf_r+0x1080>
 100c7ea:	e9dd 670c 	ldrd	r6, r7, [sp, #48]	; 0x30
 100c7ee:	f8dd 8038 	ldr.w	r8, [sp, #56]	; 0x38
 100c7f2:	9904      	ldr	r1, [sp, #16]
 100c7f4:	462b      	mov	r3, r5
 100c7f6:	428d      	cmp	r5, r1
 100c7f8:	bf28      	it	cs
 100c7fa:	460b      	movcs	r3, r1
 100c7fc:	461d      	mov	r5, r3
 100c7fe:	e5cf      	b.n	100c3a0 <_svfprintf_r+0xca8>
 100c800:	9603      	str	r6, [sp, #12]
 100c802:	f7ff bb1d 	b.w	100be40 <_svfprintf_r+0x748>
 100c806:	9b14      	ldr	r3, [sp, #80]	; 0x50
 100c808:	3b01      	subs	r3, #1
 100c80a:	9314      	str	r3, [sp, #80]	; 0x50
 100c80c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 100c80e:	3b01      	subs	r3, #1
 100c810:	9311      	str	r3, [sp, #68]	; 0x44
 100c812:	e7b4      	b.n	100c77e <_svfprintf_r+0x1086>
 100c814:	aa28      	add	r2, sp, #160	; 0xa0
 100c816:	9908      	ldr	r1, [sp, #32]
 100c818:	4650      	mov	r0, sl
 100c81a:	f002 fda1 	bl	100f360 <__ssprint_r>
 100c81e:	2800      	cmp	r0, #0
 100c820:	f47f accd 	bne.w	100c1be <_svfprintf_r+0xac6>
 100c824:	9829      	ldr	r0, [sp, #164]	; 0xa4
 100c826:	f10d 09b4 	add.w	r9, sp, #180	; 0xb4
 100c82a:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100c82c:	ab2b      	add	r3, sp, #172	; 0xac
 100c82e:	3001      	adds	r0, #1
 100c830:	e517      	b.n	100c262 <_svfprintf_r+0xb6a>
 100c832:	2c10      	cmp	r4, #16
 100c834:	9929      	ldr	r1, [sp, #164]	; 0xa4
 100c836:	dd1f      	ble.n	100c878 <_svfprintf_r+0x1180>
 100c838:	2710      	movs	r7, #16
 100c83a:	e002      	b.n	100c842 <_svfprintf_r+0x114a>
 100c83c:	3c10      	subs	r4, #16
 100c83e:	2c10      	cmp	r4, #16
 100c840:	dd1a      	ble.n	100c878 <_svfprintf_r+0x1180>
 100c842:	3101      	adds	r1, #1
 100c844:	4b6f      	ldr	r3, [pc, #444]	; (100ca04 <_svfprintf_r+0x130c>)
 100c846:	2907      	cmp	r1, #7
 100c848:	f102 0210 	add.w	r2, r2, #16
 100c84c:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 100c850:	e9c9 3700 	strd	r3, r7, [r9]
 100c854:	f109 0908 	add.w	r9, r9, #8
 100c858:	ddf0      	ble.n	100c83c <_svfprintf_r+0x1144>
 100c85a:	aa28      	add	r2, sp, #160	; 0xa0
 100c85c:	4641      	mov	r1, r8
 100c85e:	4650      	mov	r0, sl
 100c860:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100c864:	f002 fd7c 	bl	100f360 <__ssprint_r>
 100c868:	2800      	cmp	r0, #0
 100c86a:	f47f aca8 	bne.w	100c1be <_svfprintf_r+0xac6>
 100c86e:	3c10      	subs	r4, #16
 100c870:	e9dd 1229 	ldrd	r1, r2, [sp, #164]	; 0xa4
 100c874:	2c10      	cmp	r4, #16
 100c876:	dce4      	bgt.n	100c842 <_svfprintf_r+0x114a>
 100c878:	3101      	adds	r1, #1
 100c87a:	4b62      	ldr	r3, [pc, #392]	; (100ca04 <_svfprintf_r+0x130c>)
 100c87c:	2907      	cmp	r1, #7
 100c87e:	4422      	add	r2, r4
 100c880:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 100c884:	e9c9 3400 	strd	r3, r4, [r9]
 100c888:	f300 8337 	bgt.w	100cefa <_svfprintf_r+0x1802>
 100c88c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 100c88e:	f109 0908 	add.w	r9, r9, #8
 100c892:	781b      	ldrb	r3, [r3, #0]
 100c894:	e7a3      	b.n	100c7de <_svfprintf_r+0x10e6>
 100c896:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100c898:	3201      	adds	r2, #1
 100c89a:	f242 1010 	movw	r0, #8464	; 0x2110
 100c89e:	2401      	movs	r4, #1
 100c8a0:	3301      	adds	r3, #1
 100c8a2:	f2c0 1001 	movt	r0, #257	; 0x101
 100c8a6:	2b07      	cmp	r3, #7
 100c8a8:	e9c9 0400 	strd	r0, r4, [r9]
 100c8ac:	922a      	str	r2, [sp, #168]	; 0xa8
 100c8ae:	bfd8      	it	le
 100c8b0:	f109 0908 	addle.w	r9, r9, #8
 100c8b4:	9329      	str	r3, [sp, #164]	; 0xa4
 100c8b6:	f300 822c 	bgt.w	100cd12 <_svfprintf_r+0x161a>
 100c8ba:	9b12      	ldr	r3, [sp, #72]	; 0x48
 100c8bc:	430b      	orrs	r3, r1
 100c8be:	f000 8338 	beq.w	100cf32 <_svfprintf_r+0x183a>
 100c8c2:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100c8c4:	9816      	ldr	r0, [sp, #88]	; 0x58
 100c8c6:	3301      	adds	r3, #1
 100c8c8:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 100c8ca:	2b07      	cmp	r3, #7
 100c8cc:	4402      	add	r2, r0
 100c8ce:	f8c9 0004 	str.w	r0, [r9, #4]
 100c8d2:	f8c9 4000 	str.w	r4, [r9]
 100c8d6:	bfd8      	it	le
 100c8d8:	f109 0908 	addle.w	r9, r9, #8
 100c8dc:	922a      	str	r2, [sp, #168]	; 0xa8
 100c8de:	9329      	str	r3, [sp, #164]	; 0xa4
 100c8e0:	f300 8319 	bgt.w	100cf16 <_svfprintf_r+0x181e>
 100c8e4:	2900      	cmp	r1, #0
 100c8e6:	f2c0 8397 	blt.w	100d018 <_svfprintf_r+0x1920>
 100c8ea:	3301      	adds	r3, #1
 100c8ec:	9912      	ldr	r1, [sp, #72]	; 0x48
 100c8ee:	980b      	ldr	r0, [sp, #44]	; 0x2c
 100c8f0:	2b07      	cmp	r3, #7
 100c8f2:	440a      	add	r2, r1
 100c8f4:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 100c8f8:	e9c9 0100 	strd	r0, r1, [r9]
 100c8fc:	f77f a8b7 	ble.w	100ba6e <_svfprintf_r+0x376>
 100c900:	e4b9      	b.n	100c276 <_svfprintf_r+0xb7e>
 100c902:	aa28      	add	r2, sp, #160	; 0xa0
 100c904:	9908      	ldr	r1, [sp, #32]
 100c906:	4650      	mov	r0, sl
 100c908:	f002 fd2a 	bl	100f360 <__ssprint_r>
 100c90c:	2800      	cmp	r0, #0
 100c90e:	f47f ac56 	bne.w	100c1be <_svfprintf_r+0xac6>
 100c912:	f89d 1077 	ldrb.w	r1, [sp, #119]	; 0x77
 100c916:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100c91a:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100c91c:	f7ff b866 	b.w	100b9ec <_svfprintf_r+0x2f4>
 100c920:	aa28      	add	r2, sp, #160	; 0xa0
 100c922:	4641      	mov	r1, r8
 100c924:	4650      	mov	r0, sl
 100c926:	f002 fd1b 	bl	100f360 <__ssprint_r>
 100c92a:	2800      	cmp	r0, #0
 100c92c:	f47f ac47 	bne.w	100c1be <_svfprintf_r+0xac6>
 100c930:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100c932:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100c936:	e733      	b.n	100c7a0 <_svfprintf_r+0x10a8>
 100c938:	aa28      	add	r2, sp, #160	; 0xa0
 100c93a:	9908      	ldr	r1, [sp, #32]
 100c93c:	4650      	mov	r0, sl
 100c93e:	f002 fd0f 	bl	100f360 <__ssprint_r>
 100c942:	2800      	cmp	r0, #0
 100c944:	f47f ac3b 	bne.w	100c1be <_svfprintf_r+0xac6>
 100c948:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100c94c:	f7ff bb3e 	b.w	100bfcc <_svfprintf_r+0x8d4>
 100c950:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 100c952:	2208      	movs	r2, #8
 100c954:	2100      	movs	r1, #0
 100c956:	a826      	add	r0, sp, #152	; 0x98
 100c958:	9321      	str	r3, [sp, #132]	; 0x84
 100c95a:	f7fe f921 	bl	100aba0 <memset>
 100c95e:	9b04      	ldr	r3, [sp, #16]
 100c960:	1c5a      	adds	r2, r3, #1
 100c962:	f000 8196 	beq.w	100cc92 <_svfprintf_r+0x159a>
 100c966:	2400      	movs	r4, #0
 100c968:	9603      	str	r6, [sp, #12]
 100c96a:	f8cd 9010 	str.w	r9, [sp, #16]
 100c96e:	4626      	mov	r6, r4
 100c970:	4699      	mov	r9, r3
 100c972:	9509      	str	r5, [sp, #36]	; 0x24
 100c974:	e009      	b.n	100c98a <_svfprintf_r+0x1292>
 100c976:	f000 fcab 	bl	100d2d0 <_wcrtomb_r>
 100c97a:	1833      	adds	r3, r6, r0
 100c97c:	3001      	adds	r0, #1
 100c97e:	f000 8383 	beq.w	100d088 <_svfprintf_r+0x1990>
 100c982:	454b      	cmp	r3, r9
 100c984:	dc0a      	bgt.n	100c99c <_svfprintf_r+0x12a4>
 100c986:	461e      	mov	r6, r3
 100c988:	d008      	beq.n	100c99c <_svfprintf_r+0x12a4>
 100c98a:	9a21      	ldr	r2, [sp, #132]	; 0x84
 100c98c:	ab26      	add	r3, sp, #152	; 0x98
 100c98e:	a93b      	add	r1, sp, #236	; 0xec
 100c990:	4650      	mov	r0, sl
 100c992:	5915      	ldr	r5, [r2, r4]
 100c994:	3404      	adds	r4, #4
 100c996:	462a      	mov	r2, r5
 100c998:	2d00      	cmp	r5, #0
 100c99a:	d1ec      	bne.n	100c976 <_svfprintf_r+0x127e>
 100c99c:	9607      	str	r6, [sp, #28]
 100c99e:	9d09      	ldr	r5, [sp, #36]	; 0x24
 100c9a0:	e9dd 6903 	ldrd	r6, r9, [sp, #12]
 100c9a4:	e183      	b.n	100ccae <_svfprintf_r+0x15b6>
 100c9a6:	4634      	mov	r4, r6
 100c9a8:	9e04      	ldr	r6, [sp, #16]
 100c9aa:	460b      	mov	r3, r1
 100c9ac:	3301      	adds	r3, #1
 100c9ae:	4915      	ldr	r1, [pc, #84]	; (100ca04 <_svfprintf_r+0x130c>)
 100c9b0:	2b07      	cmp	r3, #7
 100c9b2:	4422      	add	r2, r4
 100c9b4:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 100c9b8:	e9c9 1400 	strd	r1, r4, [r9]
 100c9bc:	f77f a857 	ble.w	100ba6e <_svfprintf_r+0x376>
 100c9c0:	e459      	b.n	100c276 <_svfprintf_r+0xb7e>
 100c9c2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 100c9c4:	3902      	subs	r1, #2
 100c9c6:	2330      	movs	r3, #48	; 0x30
 100c9c8:	9e03      	ldr	r6, [sp, #12]
 100c9ca:	910b      	str	r1, [sp, #44]	; 0x2c
 100c9cc:	f802 3c01 	strb.w	r3, [r2, #-1]
 100c9d0:	ab54      	add	r3, sp, #336	; 0x150
 100c9d2:	1a5b      	subs	r3, r3, r1
 100c9d4:	9307      	str	r3, [sp, #28]
 100c9d6:	f7fe bfe7 	b.w	100b9a8 <_svfprintf_r+0x2b0>
 100c9da:	aa28      	add	r2, sp, #160	; 0xa0
 100c9dc:	4641      	mov	r1, r8
 100c9de:	4650      	mov	r0, sl
 100c9e0:	f002 fcbe 	bl	100f360 <__ssprint_r>
 100c9e4:	2800      	cmp	r0, #0
 100c9e6:	f47f abea 	bne.w	100c1be <_svfprintf_r+0xac6>
 100c9ea:	9b14      	ldr	r3, [sp, #80]	; 0x50
 100c9ec:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100c9f0:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100c9f2:	781b      	ldrb	r3, [r3, #0]
 100c9f4:	e6ed      	b.n	100c7d2 <_svfprintf_r+0x10da>
 100c9f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 100c9f8:	6812      	ldr	r2, [r2, #0]
 100c9fa:	9309      	str	r3, [sp, #36]	; 0x24
 100c9fc:	9b05      	ldr	r3, [sp, #20]
 100c9fe:	6013      	str	r3, [r2, #0]
 100ca00:	f7fe beba 	b.w	100b778 <_svfprintf_r+0x80>
 100ca04:	01010b3c 	.word	0x01010b3c
 100ca08:	9b03      	ldr	r3, [sp, #12]
 100ca0a:	2200      	movs	r2, #0
 100ca0c:	f8cd 901c 	str.w	r9, [sp, #28]
 100ca10:	ae54      	add	r6, sp, #336	; 0x150
 100ca12:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 100ca16:	970c      	str	r7, [sp, #48]	; 0x30
 100ca18:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
 100ca1c:	4691      	mov	r9, r2
 100ca1e:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 100ca22:	461f      	mov	r7, r3
 100ca24:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 100ca28:	e008      	b.n	100ca3c <_svfprintf_r+0x1344>
 100ca2a:	f7fc fa6d 	bl	1008f08 <__aeabi_uldivmod>
 100ca2e:	2d00      	cmp	r5, #0
 100ca30:	bf08      	it	eq
 100ca32:	2c0a      	cmpeq	r4, #10
 100ca34:	d329      	bcc.n	100ca8a <_svfprintf_r+0x1392>
 100ca36:	4604      	mov	r4, r0
 100ca38:	4656      	mov	r6, sl
 100ca3a:	460d      	mov	r5, r1
 100ca3c:	220a      	movs	r2, #10
 100ca3e:	2300      	movs	r3, #0
 100ca40:	4620      	mov	r0, r4
 100ca42:	4629      	mov	r1, r5
 100ca44:	f7fc fa60 	bl	1008f08 <__aeabi_uldivmod>
 100ca48:	f109 0901 	add.w	r9, r9, #1
 100ca4c:	4620      	mov	r0, r4
 100ca4e:	4629      	mov	r1, r5
 100ca50:	f106 3aff 	add.w	sl, r6, #4294967295
 100ca54:	2300      	movs	r3, #0
 100ca56:	f102 0c30 	add.w	ip, r2, #48	; 0x30
 100ca5a:	220a      	movs	r2, #10
 100ca5c:	f806 cc01 	strb.w	ip, [r6, #-1]
 100ca60:	2f00      	cmp	r7, #0
 100ca62:	d0e2      	beq.n	100ca2a <_svfprintf_r+0x1332>
 100ca64:	f898 6000 	ldrb.w	r6, [r8]
 100ca68:	f1b6 0cff 	subs.w	ip, r6, #255	; 0xff
 100ca6c:	bf18      	it	ne
 100ca6e:	f04f 0c01 	movne.w	ip, #1
 100ca72:	454e      	cmp	r6, r9
 100ca74:	bf18      	it	ne
 100ca76:	f04f 0c00 	movne.w	ip, #0
 100ca7a:	f1bc 0f00 	cmp.w	ip, #0
 100ca7e:	d0d4      	beq.n	100ca2a <_svfprintf_r+0x1332>
 100ca80:	429d      	cmp	r5, r3
 100ca82:	bf08      	it	eq
 100ca84:	4294      	cmpeq	r4, r2
 100ca86:	f080 8285 	bcs.w	100cf94 <_svfprintf_r+0x189c>
 100ca8a:	4652      	mov	r2, sl
 100ca8c:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
 100ca90:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 100ca94:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
 100ca98:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 100ca9c:	f8dd 901c 	ldr.w	r9, [sp, #28]
 100caa0:	e9dd 780c 	ldrd	r7, r8, [sp, #48]	; 0x30
 100caa4:	9e03      	ldr	r6, [sp, #12]
 100caa6:	f7ff bb7d 	b.w	100c1a4 <_svfprintf_r+0xaac>
 100caaa:	f103 0108 	add.w	r1, r3, #8
 100caae:	4660      	mov	r0, ip
 100cab0:	4db8      	ldr	r5, [pc, #736]	; (100cd94 <_svfprintf_r+0x169c>)
 100cab2:	2807      	cmp	r0, #7
 100cab4:	4422      	add	r2, r4
 100cab6:	605c      	str	r4, [r3, #4]
 100cab8:	922a      	str	r2, [sp, #168]	; 0xa8
 100caba:	601d      	str	r5, [r3, #0]
 100cabc:	9029      	str	r0, [sp, #164]	; 0xa4
 100cabe:	f73f aea9 	bgt.w	100c814 <_svfprintf_r+0x111c>
 100cac2:	3001      	adds	r0, #1
 100cac4:	f101 0908 	add.w	r9, r1, #8
 100cac8:	460b      	mov	r3, r1
 100caca:	f7ff bbca 	b.w	100c262 <_svfprintf_r+0xb6a>
 100cace:	05b5      	lsls	r5, r6, #22
 100cad0:	f04f 0301 	mov.w	r3, #1
 100cad4:	bf48      	it	mi
 100cad6:	b2e4      	uxtbmi	r4, r4
 100cad8:	2500      	movs	r5, #0
 100cada:	f7fe bf3e 	b.w	100b95a <_svfprintf_r+0x262>
 100cade:	05b5      	lsls	r5, r6, #22
 100cae0:	bf45      	ittet	mi
 100cae2:	9209      	strmi	r2, [sp, #36]	; 0x24
 100cae4:	b2e4      	uxtbmi	r4, r4
 100cae6:	9209      	strpl	r2, [sp, #36]	; 0x24
 100cae8:	4633      	movmi	r3, r6
 100caea:	bf4e      	itee	mi
 100caec:	2500      	movmi	r5, #0
 100caee:	2500      	movpl	r5, #0
 100caf0:	4633      	movpl	r3, r6
 100caf2:	f7ff b96a 	b.w	100bdca <_svfprintf_r+0x6d2>
 100caf6:	9b04      	ldr	r3, [sp, #16]
 100caf8:	1c5a      	adds	r2, r3, #1
 100cafa:	f000 816a 	beq.w	100cdd2 <_svfprintf_r+0x16da>
 100cafe:	2b00      	cmp	r3, #0
 100cb00:	bf08      	it	eq
 100cb02:	2c47      	cmpeq	r4, #71	; 0x47
 100cb04:	f040 8167 	bne.w	100cdd6 <_svfprintf_r+0x16de>
 100cb08:	f446 7380 	orr.w	r3, r6, #256	; 0x100
 100cb0c:	930d      	str	r3, [sp, #52]	; 0x34
 100cb0e:	ee18 3a90 	vmov	r3, s17
 100cb12:	2b00      	cmp	r3, #0
 100cb14:	f04f 0301 	mov.w	r3, #1
 100cb18:	9304      	str	r3, [sp, #16]
 100cb1a:	f2c0 8311 	blt.w	100d140 <_svfprintf_r+0x1a48>
 100cb1e:	eeb0 cb48 	vmov.f64	d12, d8
 100cb22:	461d      	mov	r5, r3
 100cb24:	2300      	movs	r3, #0
 100cb26:	930c      	str	r3, [sp, #48]	; 0x30
 100cb28:	ab26      	add	r3, sp, #152	; 0x98
 100cb2a:	aa21      	add	r2, sp, #132	; 0x84
 100cb2c:	9301      	str	r3, [sp, #4]
 100cb2e:	2102      	movs	r1, #2
 100cb30:	9200      	str	r2, [sp, #0]
 100cb32:	ab1f      	add	r3, sp, #124	; 0x7c
 100cb34:	462a      	mov	r2, r5
 100cb36:	eeb0 0b4c 	vmov.f64	d0, d12
 100cb3a:	4650      	mov	r0, sl
 100cb3c:	f000 fe6c 	bl	100d818 <_dtoa_r>
 100cb40:	2c47      	cmp	r4, #71	; 0x47
 100cb42:	900b      	str	r0, [sp, #44]	; 0x2c
 100cb44:	f040 8177 	bne.w	100ce36 <_svfprintf_r+0x173e>
 100cb48:	07f3      	lsls	r3, r6, #31
 100cb4a:	f100 8174 	bmi.w	100ce36 <_svfprintf_r+0x173e>
 100cb4e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 100cb50:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 100cb52:	2c47      	cmp	r4, #71	; 0x47
 100cb54:	eba3 0302 	sub.w	r3, r3, r2
 100cb58:	9312      	str	r3, [sp, #72]	; 0x48
 100cb5a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 100cb5c:	9310      	str	r3, [sp, #64]	; 0x40
 100cb5e:	f040 81b1 	bne.w	100cec4 <_svfprintf_r+0x17cc>
 100cb62:	9a04      	ldr	r2, [sp, #16]
 100cb64:	f113 0f03 	cmn.w	r3, #3
 100cb68:	bfa8      	it	ge
 100cb6a:	429a      	cmpge	r2, r3
 100cb6c:	f280 8185 	bge.w	100ce7a <_svfprintf_r+0x1782>
 100cb70:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 100cb72:	2200      	movs	r2, #0
 100cb74:	920a      	str	r2, [sp, #40]	; 0x28
 100cb76:	3b02      	subs	r3, #2
 100cb78:	930e      	str	r3, [sp, #56]	; 0x38
 100cb7a:	f023 0420 	bic.w	r4, r3, #32
 100cb7e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 100cb80:	2c41      	cmp	r4, #65	; 0x41
 100cb82:	f103 32ff 	add.w	r2, r3, #4294967295
 100cb86:	f89d 3038 	ldrb.w	r3, [sp, #56]	; 0x38
 100cb8a:	921f      	str	r2, [sp, #124]	; 0x7c
 100cb8c:	bf04      	itt	eq
 100cb8e:	330f      	addeq	r3, #15
 100cb90:	b2db      	uxtbeq	r3, r3
 100cb92:	2a00      	cmp	r2, #0
 100cb94:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 100cb98:	bfb7      	itett	lt
 100cb9a:	9b10      	ldrlt	r3, [sp, #64]	; 0x40
 100cb9c:	232b      	movge	r3, #43	; 0x2b
 100cb9e:	f1c3 0201 	rsblt	r2, r3, #1
 100cba2:	232d      	movlt	r3, #45	; 0x2d
 100cba4:	2a09      	cmp	r2, #9
 100cba6:	f88d 3089 	strb.w	r3, [sp, #137]	; 0x89
 100cbaa:	f340 82d5 	ble.w	100d158 <_svfprintf_r+0x1a60>
 100cbae:	f10d 0c9f 	add.w	ip, sp, #159	; 0x9f
 100cbb2:	f246 6567 	movw	r5, #26215	; 0x6667
 100cbb6:	f04f 0e0a 	mov.w	lr, #10
 100cbba:	f2c6 6566 	movt	r5, #26214	; 0x6666
 100cbbe:	4664      	mov	r4, ip
 100cbc0:	e000      	b.n	100cbc4 <_svfprintf_r+0x14cc>
 100cbc2:	460c      	mov	r4, r1
 100cbc4:	fb85 3002 	smull	r3, r0, r5, r2
 100cbc8:	17d3      	asrs	r3, r2, #31
 100cbca:	2a63      	cmp	r2, #99	; 0x63
 100cbcc:	f104 31ff 	add.w	r1, r4, #4294967295
 100cbd0:	ebc3 03a0 	rsb	r3, r3, r0, asr #2
 100cbd4:	fb0e 2013 	mls	r0, lr, r3, r2
 100cbd8:	461a      	mov	r2, r3
 100cbda:	f100 0030 	add.w	r0, r0, #48	; 0x30
 100cbde:	f804 0c01 	strb.w	r0, [r4, #-1]
 100cbe2:	dcee      	bgt.n	100cbc2 <_svfprintf_r+0x14ca>
 100cbe4:	1ea2      	subs	r2, r4, #2
 100cbe6:	3330      	adds	r3, #48	; 0x30
 100cbe8:	4594      	cmp	ip, r2
 100cbea:	b2db      	uxtb	r3, r3
 100cbec:	f801 3c01 	strb.w	r3, [r1, #-1]
 100cbf0:	f240 831f 	bls.w	100d232 <_svfprintf_r+0x1b3a>
 100cbf4:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 100cbf8:	e001      	b.n	100cbfe <_svfprintf_r+0x1506>
 100cbfa:	f811 3b01 	ldrb.w	r3, [r1], #1
 100cbfe:	458c      	cmp	ip, r1
 100cc00:	f802 3b01 	strb.w	r3, [r2], #1
 100cc04:	d1f9      	bne.n	100cbfa <_svfprintf_r+0x1502>
 100cc06:	f10d 03a1 	add.w	r3, sp, #161	; 0xa1
 100cc0a:	f10d 018a 	add.w	r1, sp, #138	; 0x8a
 100cc0e:	1b1b      	subs	r3, r3, r4
 100cc10:	aa22      	add	r2, sp, #136	; 0x88
 100cc12:	440b      	add	r3, r1
 100cc14:	1a9b      	subs	r3, r3, r2
 100cc16:	9318      	str	r3, [sp, #96]	; 0x60
 100cc18:	9b12      	ldr	r3, [sp, #72]	; 0x48
 100cc1a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 100cc1c:	2b01      	cmp	r3, #1
 100cc1e:	441a      	add	r2, r3
 100cc20:	9207      	str	r2, [sp, #28]
 100cc22:	f340 82be 	ble.w	100d1a2 <_svfprintf_r+0x1aaa>
 100cc26:	9b07      	ldr	r3, [sp, #28]
 100cc28:	9a16      	ldr	r2, [sp, #88]	; 0x58
 100cc2a:	4413      	add	r3, r2
 100cc2c:	9307      	str	r3, [sp, #28]
 100cc2e:	f426 6380 	bic.w	r3, r6, #1024	; 0x400
 100cc32:	2200      	movs	r2, #0
 100cc34:	f443 7680 	orr.w	r6, r3, #256	; 0x100
 100cc38:	9b07      	ldr	r3, [sp, #28]
 100cc3a:	9213      	str	r2, [sp, #76]	; 0x4c
 100cc3c:	e9cd 2210 	strd	r2, r2, [sp, #64]	; 0x40
 100cc40:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 100cc44:	9303      	str	r3, [sp, #12]
 100cc46:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 100cc48:	2b00      	cmp	r3, #0
 100cc4a:	f040 8134 	bne.w	100ceb6 <_svfprintf_r+0x17be>
 100cc4e:	9304      	str	r3, [sp, #16]
 100cc50:	f89d 1077 	ldrb.w	r1, [sp, #119]	; 0x77
 100cc54:	f7fe beb5 	b.w	100b9c2 <_svfprintf_r+0x2ca>
 100cc58:	4634      	mov	r4, r6
 100cc5a:	9e04      	ldr	r6, [sp, #16]
 100cc5c:	460b      	mov	r3, r1
 100cc5e:	3301      	adds	r3, #1
 100cc60:	494c      	ldr	r1, [pc, #304]	; (100cd94 <_svfprintf_r+0x169c>)
 100cc62:	2b07      	cmp	r3, #7
 100cc64:	4422      	add	r2, r4
 100cc66:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 100cc6a:	e9c9 1400 	strd	r1, r4, [r9]
 100cc6e:	bfd8      	it	le
 100cc70:	f109 0908 	addle.w	r9, r9, #8
 100cc74:	f77f ab8d 	ble.w	100c392 <_svfprintf_r+0xc9a>
 100cc78:	aa28      	add	r2, sp, #160	; 0xa0
 100cc7a:	9908      	ldr	r1, [sp, #32]
 100cc7c:	4650      	mov	r0, sl
 100cc7e:	f002 fb6f 	bl	100f360 <__ssprint_r>
 100cc82:	2800      	cmp	r0, #0
 100cc84:	f47f aa9b 	bne.w	100c1be <_svfprintf_r+0xac6>
 100cc88:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100cc8a:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100cc8e:	f7ff bb80 	b.w	100c392 <_svfprintf_r+0xc9a>
 100cc92:	2300      	movs	r3, #0
 100cc94:	aa26      	add	r2, sp, #152	; 0x98
 100cc96:	4619      	mov	r1, r3
 100cc98:	9200      	str	r2, [sp, #0]
 100cc9a:	4650      	mov	r0, sl
 100cc9c:	aa21      	add	r2, sp, #132	; 0x84
 100cc9e:	f000 fb6d 	bl	100d37c <_wcsrtombs_r>
 100cca2:	1c43      	adds	r3, r0, #1
 100cca4:	9007      	str	r0, [sp, #28]
 100cca6:	f000 81ef 	beq.w	100d088 <_svfprintf_r+0x1990>
 100ccaa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 100ccac:	9321      	str	r3, [sp, #132]	; 0x84
 100ccae:	9b07      	ldr	r3, [sp, #28]
 100ccb0:	2b00      	cmp	r3, #0
 100ccb2:	d03b      	beq.n	100cd2c <_svfprintf_r+0x1634>
 100ccb4:	2b63      	cmp	r3, #99	; 0x63
 100ccb6:	f340 8087 	ble.w	100cdc8 <_svfprintf_r+0x16d0>
 100ccba:	1c59      	adds	r1, r3, #1
 100ccbc:	4650      	mov	r0, sl
 100ccbe:	f7fc ff57 	bl	1009b70 <_malloc_r>
 100ccc2:	900b      	str	r0, [sp, #44]	; 0x2c
 100ccc4:	2800      	cmp	r0, #0
 100ccc6:	f000 81df 	beq.w	100d088 <_svfprintf_r+0x1990>
 100ccca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 100cccc:	930a      	str	r3, [sp, #40]	; 0x28
 100ccce:	2208      	movs	r2, #8
 100ccd0:	2100      	movs	r1, #0
 100ccd2:	a826      	add	r0, sp, #152	; 0x98
 100ccd4:	f7fd ff64 	bl	100aba0 <memset>
 100ccd8:	9c07      	ldr	r4, [sp, #28]
 100ccda:	ab26      	add	r3, sp, #152	; 0x98
 100ccdc:	aa21      	add	r2, sp, #132	; 0x84
 100ccde:	9300      	str	r3, [sp, #0]
 100cce0:	4650      	mov	r0, sl
 100cce2:	4623      	mov	r3, r4
 100cce4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 100cce6:	f000 fb49 	bl	100d37c <_wcsrtombs_r>
 100ccea:	4284      	cmp	r4, r0
 100ccec:	f040 8287 	bne.w	100d1fe <_svfprintf_r+0x1b06>
 100ccf0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 100ccf2:	2300      	movs	r3, #0
 100ccf4:	9509      	str	r5, [sp, #36]	; 0x24
 100ccf6:	9304      	str	r3, [sp, #16]
 100ccf8:	4614      	mov	r4, r2
 100ccfa:	9a07      	ldr	r2, [sp, #28]
 100ccfc:	9313      	str	r3, [sp, #76]	; 0x4c
 100ccfe:	e9cd 3310 	strd	r3, r3, [sp, #64]	; 0x40
 100cd02:	54a3      	strb	r3, [r4, r2]
 100cd04:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 100cd08:	f89d 1077 	ldrb.w	r1, [sp, #119]	; 0x77
 100cd0c:	9303      	str	r3, [sp, #12]
 100cd0e:	f7fe be58 	b.w	100b9c2 <_svfprintf_r+0x2ca>
 100cd12:	aa28      	add	r2, sp, #160	; 0xa0
 100cd14:	9908      	ldr	r1, [sp, #32]
 100cd16:	4650      	mov	r0, sl
 100cd18:	f002 fb22 	bl	100f360 <__ssprint_r>
 100cd1c:	2800      	cmp	r0, #0
 100cd1e:	f47f aa4e 	bne.w	100c1be <_svfprintf_r+0xac6>
 100cd22:	991f      	ldr	r1, [sp, #124]	; 0x7c
 100cd24:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100cd28:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100cd2a:	e5c6      	b.n	100c8ba <_svfprintf_r+0x11c2>
 100cd2c:	9b07      	ldr	r3, [sp, #28]
 100cd2e:	9509      	str	r5, [sp, #36]	; 0x24
 100cd30:	f89d 1077 	ldrb.w	r1, [sp, #119]	; 0x77
 100cd34:	e9cd 3303 	strd	r3, r3, [sp, #12]
 100cd38:	9313      	str	r3, [sp, #76]	; 0x4c
 100cd3a:	e9cd 3310 	strd	r3, r3, [sp, #64]	; 0x40
 100cd3e:	930a      	str	r3, [sp, #40]	; 0x28
 100cd40:	f7fe be3f 	b.w	100b9c2 <_svfprintf_r+0x2ca>
 100cd44:	aa28      	add	r2, sp, #160	; 0xa0
 100cd46:	9908      	ldr	r1, [sp, #32]
 100cd48:	4650      	mov	r0, sl
 100cd4a:	f002 fb09 	bl	100f360 <__ssprint_r>
 100cd4e:	2800      	cmp	r0, #0
 100cd50:	f47f aa35 	bne.w	100c1be <_svfprintf_r+0xac6>
 100cd54:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100cd56:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100cd5a:	f7ff bb12 	b.w	100c382 <_svfprintf_r+0xc8a>
 100cd5e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 100cd60:	4619      	mov	r1, r3
 100cd62:	9b12      	ldr	r3, [sp, #72]	; 0x48
 100cd64:	4419      	add	r1, r3
 100cd66:	1b1b      	subs	r3, r3, r4
 100cd68:	1b4c      	subs	r4, r1, r5
 100cd6a:	429c      	cmp	r4, r3
 100cd6c:	bfa8      	it	ge
 100cd6e:	461c      	movge	r4, r3
 100cd70:	f7ff bb48 	b.w	100c404 <_svfprintf_r+0xd0c>
 100cd74:	9a09      	ldr	r2, [sp, #36]	; 0x24
 100cd76:	9309      	str	r3, [sp, #36]	; 0x24
 100cd78:	9b05      	ldr	r3, [sp, #20]
 100cd7a:	6812      	ldr	r2, [r2, #0]
 100cd7c:	8013      	strh	r3, [r2, #0]
 100cd7e:	f7fe bcfb 	b.w	100b778 <_svfprintf_r+0x80>
 100cd82:	681c      	ldr	r4, [r3, #0]
 100cd84:	9209      	str	r2, [sp, #36]	; 0x24
 100cd86:	9603      	str	r6, [sp, #12]
 100cd88:	17e5      	asrs	r5, r4, #31
 100cd8a:	4622      	mov	r2, r4
 100cd8c:	462b      	mov	r3, r5
 100cd8e:	f7fe bf76 	b.w	100bc7e <_svfprintf_r+0x586>
 100cd92:	bf00      	nop
 100cd94:	01010b3c 	.word	0x01010b3c
 100cd98:	9c10      	ldr	r4, [sp, #64]	; 0x40
 100cd9a:	980b      	ldr	r0, [sp, #44]	; 0x2c
 100cd9c:	9404      	str	r4, [sp, #16]
 100cd9e:	f7fe faaf 	bl	100b300 <strlen>
 100cda2:	9509      	str	r5, [sp, #36]	; 0x24
 100cda4:	9413      	str	r4, [sp, #76]	; 0x4c
 100cda6:	9411      	str	r4, [sp, #68]	; 0x44
 100cda8:	940a      	str	r4, [sp, #40]	; 0x28
 100cdaa:	f89d 1077 	ldrb.w	r1, [sp, #119]	; 0x77
 100cdae:	ea20 73e0 	bic.w	r3, r0, r0, asr #31
 100cdb2:	9007      	str	r0, [sp, #28]
 100cdb4:	9303      	str	r3, [sp, #12]
 100cdb6:	f7fe be04 	b.w	100b9c2 <_svfprintf_r+0x2ca>
 100cdba:	4650      	mov	r0, sl
 100cdbc:	aa28      	add	r2, sp, #160	; 0xa0
 100cdbe:	9908      	ldr	r1, [sp, #32]
 100cdc0:	f002 face 	bl	100f360 <__ssprint_r>
 100cdc4:	f7fe bd8c 	b.w	100b8e0 <_svfprintf_r+0x1e8>
 100cdc8:	2300      	movs	r3, #0
 100cdca:	930a      	str	r3, [sp, #40]	; 0x28
 100cdcc:	ab3b      	add	r3, sp, #236	; 0xec
 100cdce:	930b      	str	r3, [sp, #44]	; 0x2c
 100cdd0:	e77d      	b.n	100ccce <_svfprintf_r+0x15d6>
 100cdd2:	2306      	movs	r3, #6
 100cdd4:	9304      	str	r3, [sp, #16]
 100cdd6:	f446 7380 	orr.w	r3, r6, #256	; 0x100
 100cdda:	930d      	str	r3, [sp, #52]	; 0x34
 100cddc:	ee18 3a90 	vmov	r3, s17
 100cde0:	2b00      	cmp	r3, #0
 100cde2:	f2c0 81ad 	blt.w	100d140 <_svfprintf_r+0x1a48>
 100cde6:	eeb0 cb48 	vmov.f64	d12, d8
 100cdea:	2300      	movs	r3, #0
 100cdec:	930c      	str	r3, [sp, #48]	; 0x30
 100cdee:	2c46      	cmp	r4, #70	; 0x46
 100cdf0:	f040 80f9 	bne.w	100cfe6 <_svfprintf_r+0x18ee>
 100cdf4:	ab26      	add	r3, sp, #152	; 0x98
 100cdf6:	aa21      	add	r2, sp, #132	; 0x84
 100cdf8:	9301      	str	r3, [sp, #4]
 100cdfa:	2103      	movs	r1, #3
 100cdfc:	ab1f      	add	r3, sp, #124	; 0x7c
 100cdfe:	9200      	str	r2, [sp, #0]
 100ce00:	eeb0 0b4c 	vmov.f64	d0, d12
 100ce04:	9a04      	ldr	r2, [sp, #16]
 100ce06:	4650      	mov	r0, sl
 100ce08:	f000 fd06 	bl	100d818 <_dtoa_r>
 100ce0c:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
 100ce0e:	eeb5 cb40 	vcmp.f64	d12, #0.0
 100ce12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100ce16:	7802      	ldrb	r2, [r0, #0]
 100ce18:	4603      	mov	r3, r0
 100ce1a:	bf14      	ite	ne
 100ce1c:	2301      	movne	r3, #1
 100ce1e:	2300      	moveq	r3, #0
 100ce20:	2a30      	cmp	r2, #48	; 0x30
 100ce22:	bf14      	ite	ne
 100ce24:	2300      	movne	r3, #0
 100ce26:	f003 0301 	andeq.w	r3, r3, #1
 100ce2a:	900b      	str	r0, [sp, #44]	; 0x2c
 100ce2c:	2b00      	cmp	r3, #0
 100ce2e:	f040 81db 	bne.w	100d1e8 <_svfprintf_r+0x1af0>
 100ce32:	9b04      	ldr	r3, [sp, #16]
 100ce34:	441d      	add	r5, r3
 100ce36:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 100ce38:	eeb5 cb40 	vcmp.f64	d12, #0.0
 100ce3c:	441d      	add	r5, r3
 100ce3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100ce42:	bf08      	it	eq
 100ce44:	462b      	moveq	r3, r5
 100ce46:	f43f ae83 	beq.w	100cb50 <_svfprintf_r+0x1458>
 100ce4a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 100ce4c:	42ab      	cmp	r3, r5
 100ce4e:	f4bf ae7f 	bcs.w	100cb50 <_svfprintf_r+0x1458>
 100ce52:	2130      	movs	r1, #48	; 0x30
 100ce54:	1c5a      	adds	r2, r3, #1
 100ce56:	9226      	str	r2, [sp, #152]	; 0x98
 100ce58:	7019      	strb	r1, [r3, #0]
 100ce5a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 100ce5c:	429d      	cmp	r5, r3
 100ce5e:	d8f9      	bhi.n	100ce54 <_svfprintf_r+0x175c>
 100ce60:	e676      	b.n	100cb50 <_svfprintf_r+0x1458>
 100ce62:	1c59      	adds	r1, r3, #1
 100ce64:	4650      	mov	r0, sl
 100ce66:	f7fc fe83 	bl	1009b70 <_malloc_r>
 100ce6a:	900b      	str	r0, [sp, #44]	; 0x2c
 100ce6c:	2800      	cmp	r0, #0
 100ce6e:	f000 810b 	beq.w	100d088 <_svfprintf_r+0x1990>
 100ce72:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 100ce74:	930a      	str	r3, [sp, #40]	; 0x28
 100ce76:	f7ff bb6a 	b.w	100c54e <_svfprintf_r+0xe56>
 100ce7a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 100ce7c:	4619      	mov	r1, r3
 100ce7e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 100ce80:	4299      	cmp	r1, r3
 100ce82:	f300 809c 	bgt.w	100cfbe <_svfprintf_r+0x18c6>
 100ce86:	07f5      	lsls	r5, r6, #31
 100ce88:	f140 814c 	bpl.w	100d124 <_svfprintf_r+0x1a2c>
 100ce8c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 100ce8e:	4413      	add	r3, r2
 100ce90:	9307      	str	r3, [sp, #28]
 100ce92:	0574      	lsls	r4, r6, #21
 100ce94:	d503      	bpl.n	100ce9e <_svfprintf_r+0x17a6>
 100ce96:	9b10      	ldr	r3, [sp, #64]	; 0x40
 100ce98:	2b00      	cmp	r3, #0
 100ce9a:	f300 8118 	bgt.w	100d0ce <_svfprintf_r+0x19d6>
 100ce9e:	9b07      	ldr	r3, [sp, #28]
 100cea0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 100cea4:	9303      	str	r3, [sp, #12]
 100cea6:	2367      	movs	r3, #103	; 0x67
 100cea8:	930e      	str	r3, [sp, #56]	; 0x38
 100ceaa:	2300      	movs	r3, #0
 100ceac:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 100ceae:	930a      	str	r3, [sp, #40]	; 0x28
 100ceb0:	9313      	str	r3, [sp, #76]	; 0x4c
 100ceb2:	9311      	str	r3, [sp, #68]	; 0x44
 100ceb4:	e6c7      	b.n	100cc46 <_svfprintf_r+0x154e>
 100ceb6:	212d      	movs	r1, #45	; 0x2d
 100ceb8:	2300      	movs	r3, #0
 100ceba:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
 100cebe:	9304      	str	r3, [sp, #16]
 100cec0:	f7fe bd80 	b.w	100b9c4 <_svfprintf_r+0x2cc>
 100cec4:	2c46      	cmp	r4, #70	; 0x46
 100cec6:	f040 81b1 	bne.w	100d22c <_svfprintf_r+0x1b34>
 100ceca:	9910      	ldr	r1, [sp, #64]	; 0x40
 100cecc:	f006 0301 	and.w	r3, r6, #1
 100ced0:	9a04      	ldr	r2, [sp, #16]
 100ced2:	2900      	cmp	r1, #0
 100ced4:	ea43 0302 	orr.w	r3, r3, r2
 100ced8:	f340 8167 	ble.w	100d1aa <_svfprintf_r+0x1ab2>
 100cedc:	2b00      	cmp	r3, #0
 100cede:	f040 8134 	bne.w	100d14a <_svfprintf_r+0x1a52>
 100cee2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 100cee4:	9307      	str	r3, [sp, #28]
 100cee6:	2366      	movs	r3, #102	; 0x66
 100cee8:	930e      	str	r3, [sp, #56]	; 0x38
 100ceea:	0572      	lsls	r2, r6, #21
 100ceec:	f100 80f1 	bmi.w	100d0d2 <_svfprintf_r+0x19da>
 100cef0:	9b07      	ldr	r3, [sp, #28]
 100cef2:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 100cef6:	9303      	str	r3, [sp, #12]
 100cef8:	e7d7      	b.n	100ceaa <_svfprintf_r+0x17b2>
 100cefa:	aa28      	add	r2, sp, #160	; 0xa0
 100cefc:	4641      	mov	r1, r8
 100cefe:	4650      	mov	r0, sl
 100cf00:	f002 fa2e 	bl	100f360 <__ssprint_r>
 100cf04:	2800      	cmp	r0, #0
 100cf06:	f47f a95a 	bne.w	100c1be <_svfprintf_r+0xac6>
 100cf0a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 100cf0c:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100cf10:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100cf12:	781b      	ldrb	r3, [r3, #0]
 100cf14:	e463      	b.n	100c7de <_svfprintf_r+0x10e6>
 100cf16:	aa28      	add	r2, sp, #160	; 0xa0
 100cf18:	9908      	ldr	r1, [sp, #32]
 100cf1a:	4650      	mov	r0, sl
 100cf1c:	f002 fa20 	bl	100f360 <__ssprint_r>
 100cf20:	2800      	cmp	r0, #0
 100cf22:	f47f a94c 	bne.w	100c1be <_svfprintf_r+0xac6>
 100cf26:	991f      	ldr	r1, [sp, #124]	; 0x7c
 100cf28:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100cf2c:	e9dd 3229 	ldrd	r3, r2, [sp, #164]	; 0xa4
 100cf30:	e4d8      	b.n	100c8e4 <_svfprintf_r+0x11ec>
 100cf32:	07f0      	lsls	r0, r6, #31
 100cf34:	f57e ad9d 	bpl.w	100ba72 <_svfprintf_r+0x37a>
 100cf38:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100cf3a:	9916      	ldr	r1, [sp, #88]	; 0x58
 100cf3c:	3301      	adds	r3, #1
 100cf3e:	9817      	ldr	r0, [sp, #92]	; 0x5c
 100cf40:	2b07      	cmp	r3, #7
 100cf42:	440a      	add	r2, r1
 100cf44:	f8c9 1004 	str.w	r1, [r9, #4]
 100cf48:	f8c9 0000 	str.w	r0, [r9]
 100cf4c:	922a      	str	r2, [sp, #168]	; 0xa8
 100cf4e:	9329      	str	r3, [sp, #164]	; 0xa4
 100cf50:	dce1      	bgt.n	100cf16 <_svfprintf_r+0x181e>
 100cf52:	f109 0908 	add.w	r9, r9, #8
 100cf56:	e4c8      	b.n	100c8ea <_svfprintf_r+0x11f2>
 100cf58:	aa28      	add	r2, sp, #160	; 0xa0
 100cf5a:	9908      	ldr	r1, [sp, #32]
 100cf5c:	4650      	mov	r0, sl
 100cf5e:	f002 f9ff 	bl	100f360 <__ssprint_r>
 100cf62:	2800      	cmp	r0, #0
 100cf64:	f47f a92b 	bne.w	100c1be <_svfprintf_r+0xac6>
 100cf68:	9c1f      	ldr	r4, [sp, #124]	; 0x7c
 100cf6a:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100cf6e:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100cf70:	f7ff ba2e 	b.w	100c3d0 <_svfprintf_r+0xcd8>
 100cf74:	aa28      	add	r2, sp, #160	; 0xa0
 100cf76:	9908      	ldr	r1, [sp, #32]
 100cf78:	4650      	mov	r0, sl
 100cf7a:	f002 f9f1 	bl	100f360 <__ssprint_r>
 100cf7e:	2800      	cmp	r0, #0
 100cf80:	f47f a91d 	bne.w	100c1be <_svfprintf_r+0xac6>
 100cf84:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 100cf86:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100cf8a:	9912      	ldr	r1, [sp, #72]	; 0x48
 100cf8c:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100cf8e:	1acb      	subs	r3, r1, r3
 100cf90:	f7ff ba38 	b.w	100c404 <_svfprintf_r+0xd0c>
 100cf94:	9a19      	ldr	r2, [sp, #100]	; 0x64
 100cf96:	991a      	ldr	r1, [sp, #104]	; 0x68
 100cf98:	ebaa 0a02 	sub.w	sl, sl, r2
 100cf9c:	4650      	mov	r0, sl
 100cf9e:	f7fe fa9d 	bl	100b4dc <strncpy>
 100cfa2:	f898 3001 	ldrb.w	r3, [r8, #1]
 100cfa6:	b10b      	cbz	r3, 100cfac <_svfprintf_r+0x18b4>
 100cfa8:	f108 0801 	add.w	r8, r8, #1
 100cfac:	4620      	mov	r0, r4
 100cfae:	4629      	mov	r1, r5
 100cfb0:	220a      	movs	r2, #10
 100cfb2:	2300      	movs	r3, #0
 100cfb4:	f7fb ffa8 	bl	1008f08 <__aeabi_uldivmod>
 100cfb8:	f04f 0900 	mov.w	r9, #0
 100cfbc:	e53b      	b.n	100ca36 <_svfprintf_r+0x133e>
 100cfbe:	9b12      	ldr	r3, [sp, #72]	; 0x48
 100cfc0:	9a16      	ldr	r2, [sp, #88]	; 0x58
 100cfc2:	189a      	adds	r2, r3, r2
 100cfc4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 100cfc6:	9207      	str	r2, [sp, #28]
 100cfc8:	2b00      	cmp	r3, #0
 100cfca:	bfc4      	itt	gt
 100cfcc:	2367      	movgt	r3, #103	; 0x67
 100cfce:	930e      	strgt	r3, [sp, #56]	; 0x38
 100cfd0:	dc8b      	bgt.n	100ceea <_svfprintf_r+0x17f2>
 100cfd2:	f1c3 0301 	rsb	r3, r3, #1
 100cfd6:	2167      	movs	r1, #103	; 0x67
 100cfd8:	441a      	add	r2, r3
 100cfda:	910e      	str	r1, [sp, #56]	; 0x38
 100cfdc:	9207      	str	r2, [sp, #28]
 100cfde:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 100cfe2:	9303      	str	r3, [sp, #12]
 100cfe4:	e761      	b.n	100ceaa <_svfprintf_r+0x17b2>
 100cfe6:	2c45      	cmp	r4, #69	; 0x45
 100cfe8:	f040 8110 	bne.w	100d20c <_svfprintf_r+0x1b14>
 100cfec:	9b04      	ldr	r3, [sp, #16]
 100cfee:	aa26      	add	r2, sp, #152	; 0x98
 100cff0:	2102      	movs	r1, #2
 100cff2:	9201      	str	r2, [sp, #4]
 100cff4:	1c5d      	adds	r5, r3, #1
 100cff6:	eeb0 0b4c 	vmov.f64	d0, d12
 100cffa:	ab21      	add	r3, sp, #132	; 0x84
 100cffc:	4650      	mov	r0, sl
 100cffe:	9300      	str	r3, [sp, #0]
 100d000:	462a      	mov	r2, r5
 100d002:	ab1f      	add	r3, sp, #124	; 0x7c
 100d004:	f000 fc08 	bl	100d818 <_dtoa_r>
 100d008:	900b      	str	r0, [sp, #44]	; 0x2c
 100d00a:	e714      	b.n	100ce36 <_svfprintf_r+0x173e>
 100d00c:	2300      	movs	r3, #0
 100d00e:	eeb0 0b48 	vmov.f64	d0, d8
 100d012:	930c      	str	r3, [sp, #48]	; 0x30
 100d014:	f7ff baa4 	b.w	100c560 <_svfprintf_r+0xe68>
 100d018:	424c      	negs	r4, r1
 100d01a:	3110      	adds	r1, #16
 100d01c:	da1d      	bge.n	100d05a <_svfprintf_r+0x1962>
 100d01e:	2510      	movs	r5, #16
 100d020:	e002      	b.n	100d028 <_svfprintf_r+0x1930>
 100d022:	3c10      	subs	r4, #16
 100d024:	2c10      	cmp	r4, #16
 100d026:	dd18      	ble.n	100d05a <_svfprintf_r+0x1962>
 100d028:	3301      	adds	r3, #1
 100d02a:	4985      	ldr	r1, [pc, #532]	; (100d240 <_svfprintf_r+0x1b48>)
 100d02c:	2b07      	cmp	r3, #7
 100d02e:	f102 0210 	add.w	r2, r2, #16
 100d032:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 100d036:	e9c9 1500 	strd	r1, r5, [r9]
 100d03a:	f109 0908 	add.w	r9, r9, #8
 100d03e:	ddf0      	ble.n	100d022 <_svfprintf_r+0x192a>
 100d040:	aa28      	add	r2, sp, #160	; 0xa0
 100d042:	9908      	ldr	r1, [sp, #32]
 100d044:	4650      	mov	r0, sl
 100d046:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100d04a:	f002 f989 	bl	100f360 <__ssprint_r>
 100d04e:	2800      	cmp	r0, #0
 100d050:	f47f a8b5 	bne.w	100c1be <_svfprintf_r+0xac6>
 100d054:	e9dd 3229 	ldrd	r3, r2, [sp, #164]	; 0xa4
 100d058:	e7e3      	b.n	100d022 <_svfprintf_r+0x192a>
 100d05a:	3301      	adds	r3, #1
 100d05c:	4978      	ldr	r1, [pc, #480]	; (100d240 <_svfprintf_r+0x1b48>)
 100d05e:	2b07      	cmp	r3, #7
 100d060:	4422      	add	r2, r4
 100d062:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 100d066:	e9c9 1400 	strd	r1, r4, [r9]
 100d06a:	f77f af72 	ble.w	100cf52 <_svfprintf_r+0x185a>
 100d06e:	aa28      	add	r2, sp, #160	; 0xa0
 100d070:	9908      	ldr	r1, [sp, #32]
 100d072:	4650      	mov	r0, sl
 100d074:	f002 f974 	bl	100f360 <__ssprint_r>
 100d078:	2800      	cmp	r0, #0
 100d07a:	f47f a8a0 	bne.w	100c1be <_svfprintf_r+0xac6>
 100d07e:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100d080:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100d084:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100d086:	e430      	b.n	100c8ea <_svfprintf_r+0x11f2>
 100d088:	9a08      	ldr	r2, [sp, #32]
 100d08a:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
 100d08e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 100d092:	8193      	strh	r3, [r2, #12]
 100d094:	f7fe bc27 	b.w	100b8e6 <_svfprintf_r+0x1ee>
 100d098:	9526      	str	r5, [sp, #152]	; 0x98
 100d09a:	4619      	mov	r1, r3
 100d09c:	7bc5      	ldrb	r5, [r0, #15]
 100d09e:	f813 2c01 	ldrb.w	r2, [r3, #-1]
 100d0a2:	4295      	cmp	r5, r2
 100d0a4:	d10a      	bne.n	100d0bc <_svfprintf_r+0x19c4>
 100d0a6:	f04f 0c30 	mov.w	ip, #48	; 0x30
 100d0aa:	f801 cc01 	strb.w	ip, [r1, #-1]
 100d0ae:	9926      	ldr	r1, [sp, #152]	; 0x98
 100d0b0:	1e4a      	subs	r2, r1, #1
 100d0b2:	9226      	str	r2, [sp, #152]	; 0x98
 100d0b4:	f811 2c01 	ldrb.w	r2, [r1, #-1]
 100d0b8:	4295      	cmp	r5, r2
 100d0ba:	d0f6      	beq.n	100d0aa <_svfprintf_r+0x19b2>
 100d0bc:	2a39      	cmp	r2, #57	; 0x39
 100d0be:	bf16      	itet	ne
 100d0c0:	3201      	addne	r2, #1
 100d0c2:	7a82      	ldrbeq	r2, [r0, #10]
 100d0c4:	b2d2      	uxtbne	r2, r2
 100d0c6:	f801 2c01 	strb.w	r2, [r1, #-1]
 100d0ca:	f7ff ba9a 	b.w	100c602 <_svfprintf_r+0xf0a>
 100d0ce:	2367      	movs	r3, #103	; 0x67
 100d0d0:	930e      	str	r3, [sp, #56]	; 0x38
 100d0d2:	9814      	ldr	r0, [sp, #80]	; 0x50
 100d0d4:	2200      	movs	r2, #0
 100d0d6:	9213      	str	r2, [sp, #76]	; 0x4c
 100d0d8:	9211      	str	r2, [sp, #68]	; 0x44
 100d0da:	7803      	ldrb	r3, [r0, #0]
 100d0dc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 100d0de:	2bff      	cmp	r3, #255	; 0xff
 100d0e0:	d00b      	beq.n	100d0fa <_svfprintf_r+0x1a02>
 100d0e2:	4293      	cmp	r3, r2
 100d0e4:	da09      	bge.n	100d0fa <_svfprintf_r+0x1a02>
 100d0e6:	7841      	ldrb	r1, [r0, #1]
 100d0e8:	1ad2      	subs	r2, r2, r3
 100d0ea:	b1b9      	cbz	r1, 100d11c <_svfprintf_r+0x1a24>
 100d0ec:	9b11      	ldr	r3, [sp, #68]	; 0x44
 100d0ee:	3001      	adds	r0, #1
 100d0f0:	3301      	adds	r3, #1
 100d0f2:	9311      	str	r3, [sp, #68]	; 0x44
 100d0f4:	460b      	mov	r3, r1
 100d0f6:	2bff      	cmp	r3, #255	; 0xff
 100d0f8:	d1f3      	bne.n	100d0e2 <_svfprintf_r+0x19ea>
 100d0fa:	9210      	str	r2, [sp, #64]	; 0x40
 100d0fc:	9b11      	ldr	r3, [sp, #68]	; 0x44
 100d0fe:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 100d100:	9907      	ldr	r1, [sp, #28]
 100d102:	4413      	add	r3, r2
 100d104:	2200      	movs	r2, #0
 100d106:	920a      	str	r2, [sp, #40]	; 0x28
 100d108:	9a19      	ldr	r2, [sp, #100]	; 0x64
 100d10a:	9014      	str	r0, [sp, #80]	; 0x50
 100d10c:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 100d10e:	fb02 1303 	mla	r3, r2, r3, r1
 100d112:	9307      	str	r3, [sp, #28]
 100d114:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 100d118:	9303      	str	r3, [sp, #12]
 100d11a:	e594      	b.n	100cc46 <_svfprintf_r+0x154e>
 100d11c:	9913      	ldr	r1, [sp, #76]	; 0x4c
 100d11e:	3101      	adds	r1, #1
 100d120:	9113      	str	r1, [sp, #76]	; 0x4c
 100d122:	e7dc      	b.n	100d0de <_svfprintf_r+0x19e6>
 100d124:	9b10      	ldr	r3, [sp, #64]	; 0x40
 100d126:	9307      	str	r3, [sp, #28]
 100d128:	e6b3      	b.n	100ce92 <_svfprintf_r+0x179a>
 100d12a:	9b04      	ldr	r3, [sp, #16]
 100d12c:	9509      	str	r5, [sp, #36]	; 0x24
 100d12e:	9004      	str	r0, [sp, #16]
 100d130:	9303      	str	r3, [sp, #12]
 100d132:	9307      	str	r3, [sp, #28]
 100d134:	9013      	str	r0, [sp, #76]	; 0x4c
 100d136:	9011      	str	r0, [sp, #68]	; 0x44
 100d138:	f89d 1077 	ldrb.w	r1, [sp, #119]	; 0x77
 100d13c:	f7fe bc41 	b.w	100b9c2 <_svfprintf_r+0x2ca>
 100d140:	232d      	movs	r3, #45	; 0x2d
 100d142:	eeb1 cb48 	vneg.f64	d12, d8
 100d146:	930c      	str	r3, [sp, #48]	; 0x30
 100d148:	e651      	b.n	100cdee <_svfprintf_r+0x16f6>
 100d14a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 100d14c:	18cb      	adds	r3, r1, r3
 100d14e:	2166      	movs	r1, #102	; 0x66
 100d150:	441a      	add	r2, r3
 100d152:	910e      	str	r1, [sp, #56]	; 0x38
 100d154:	9207      	str	r2, [sp, #28]
 100d156:	e6c8      	b.n	100ceea <_svfprintf_r+0x17f2>
 100d158:	2c41      	cmp	r4, #65	; 0x41
 100d15a:	a922      	add	r1, sp, #136	; 0x88
 100d15c:	bf08      	it	eq
 100d15e:	f10d 038a 	addeq.w	r3, sp, #138	; 0x8a
 100d162:	f102 0230 	add.w	r2, r2, #48	; 0x30
 100d166:	bf1e      	ittt	ne
 100d168:	2330      	movne	r3, #48	; 0x30
 100d16a:	f88d 308a 	strbne.w	r3, [sp, #138]	; 0x8a
 100d16e:	f10d 038b 	addne.w	r3, sp, #139	; 0x8b
 100d172:	f803 2b01 	strb.w	r2, [r3], #1
 100d176:	1a5b      	subs	r3, r3, r1
 100d178:	9318      	str	r3, [sp, #96]	; 0x60
 100d17a:	e54d      	b.n	100cc18 <_svfprintf_r+0x1520>
 100d17c:	ee18 3a90 	vmov	r3, s17
 100d180:	f242 04f0 	movw	r4, #8432	; 0x20f0
 100d184:	f2c0 1401 	movt	r4, #257	; 0x101
 100d188:	2b00      	cmp	r3, #0
 100d18a:	f242 03ec 	movw	r3, #8428	; 0x20ec
 100d18e:	f2c0 1301 	movt	r3, #257	; 0x101
 100d192:	bfb6      	itet	lt
 100d194:	212d      	movlt	r1, #45	; 0x2d
 100d196:	f89d 1077 	ldrbge.w	r1, [sp, #119]	; 0x77
 100d19a:	f88d 1077 	strblt.w	r1, [sp, #119]	; 0x77
 100d19e:	f7fe bec2 	b.w	100bf26 <_svfprintf_r+0x82e>
 100d1a2:	07f3      	lsls	r3, r6, #31
 100d1a4:	f57f ad43 	bpl.w	100cc2e <_svfprintf_r+0x1536>
 100d1a8:	e53d      	b.n	100cc26 <_svfprintf_r+0x152e>
 100d1aa:	b92b      	cbnz	r3, 100d1b8 <_svfprintf_r+0x1ac0>
 100d1ac:	2301      	movs	r3, #1
 100d1ae:	2266      	movs	r2, #102	; 0x66
 100d1b0:	9303      	str	r3, [sp, #12]
 100d1b2:	920e      	str	r2, [sp, #56]	; 0x38
 100d1b4:	9307      	str	r3, [sp, #28]
 100d1b6:	e678      	b.n	100ceaa <_svfprintf_r+0x17b2>
 100d1b8:	9b16      	ldr	r3, [sp, #88]	; 0x58
 100d1ba:	2266      	movs	r2, #102	; 0x66
 100d1bc:	920e      	str	r2, [sp, #56]	; 0x38
 100d1be:	9a04      	ldr	r2, [sp, #16]
 100d1c0:	3301      	adds	r3, #1
 100d1c2:	441a      	add	r2, r3
 100d1c4:	9207      	str	r2, [sp, #28]
 100d1c6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 100d1ca:	9303      	str	r3, [sp, #12]
 100d1cc:	e66d      	b.n	100ceaa <_svfprintf_r+0x17b2>
 100d1ce:	4649      	mov	r1, r9
 100d1d0:	e46e      	b.n	100cab0 <_svfprintf_r+0x13b8>
 100d1d2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 100d1d4:	787b      	ldrb	r3, [r7, #1]
 100d1d6:	460f      	mov	r7, r1
 100d1d8:	f852 0b04 	ldr.w	r0, [r2], #4
 100d1dc:	ea40 71e0 	orr.w	r1, r0, r0, asr #31
 100d1e0:	9209      	str	r2, [sp, #36]	; 0x24
 100d1e2:	9104      	str	r1, [sp, #16]
 100d1e4:	f7fe baf3 	b.w	100b7ce <_svfprintf_r+0xd6>
 100d1e8:	9b04      	ldr	r3, [sp, #16]
 100d1ea:	f1c3 0501 	rsb	r5, r3, #1
 100d1ee:	951f      	str	r5, [sp, #124]	; 0x7c
 100d1f0:	e61f      	b.n	100ce32 <_svfprintf_r+0x173a>
 100d1f2:	9603      	str	r6, [sp, #12]
 100d1f4:	f7fe be0c 	b.w	100be10 <_svfprintf_r+0x718>
 100d1f8:	9603      	str	r6, [sp, #12]
 100d1fa:	f7fe bd94 	b.w	100bd26 <_svfprintf_r+0x62e>
 100d1fe:	9a08      	ldr	r2, [sp, #32]
 100d200:	8993      	ldrh	r3, [r2, #12]
 100d202:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 100d206:	8193      	strh	r3, [r2, #12]
 100d208:	f7fe bfd9 	b.w	100c1be <_svfprintf_r+0xac6>
 100d20c:	9d04      	ldr	r5, [sp, #16]
 100d20e:	e48b      	b.n	100cb28 <_svfprintf_r+0x1430>
 100d210:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 100d212:	9912      	ldr	r1, [sp, #72]	; 0x48
 100d214:	440b      	add	r3, r1
 100d216:	9304      	str	r3, [sp, #16]
 100d218:	f7ff baeb 	b.w	100c7f2 <_svfprintf_r+0x10fa>
 100d21c:	230c      	movs	r3, #12
 100d21e:	f04f 32ff 	mov.w	r2, #4294967295
 100d222:	f8ca 3000 	str.w	r3, [sl]
 100d226:	9205      	str	r2, [sp, #20]
 100d228:	f7fe bb64 	b.w	100b8f4 <_svfprintf_r+0x1fc>
 100d22c:	2300      	movs	r3, #0
 100d22e:	930a      	str	r3, [sp, #40]	; 0x28
 100d230:	e4a5      	b.n	100cb7e <_svfprintf_r+0x1486>
 100d232:	2302      	movs	r3, #2
 100d234:	9318      	str	r3, [sp, #96]	; 0x60
 100d236:	e4ef      	b.n	100cc18 <_svfprintf_r+0x1520>
 100d238:	4633      	mov	r3, r6
 100d23a:	f7fe bdb1 	b.w	100bda0 <_svfprintf_r+0x6a8>
 100d23e:	bf00      	nop
 100d240:	01010b3c 	.word	0x01010b3c

0100d244 <_vsnprintf_r>:
 100d244:	b530      	push	{r4, r5, lr}
 100d246:	1e14      	subs	r4, r2, #0
 100d248:	4605      	mov	r5, r0
 100d24a:	b09b      	sub	sp, #108	; 0x6c
 100d24c:	bfbe      	ittt	lt
 100d24e:	238b      	movlt	r3, #139	; 0x8b
 100d250:	f04f 30ff 	movlt.w	r0, #4294967295
 100d254:	602b      	strlt	r3, [r5, #0]
 100d256:	db15      	blt.n	100d284 <_vsnprintf_r+0x40>
 100d258:	461a      	mov	r2, r3
 100d25a:	9100      	str	r1, [sp, #0]
 100d25c:	f44f 7302 	mov.w	r3, #520	; 0x208
 100d260:	9104      	str	r1, [sp, #16]
 100d262:	f8ad 300c 	strh.w	r3, [sp, #12]
 100d266:	4669      	mov	r1, sp
 100d268:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 100d26a:	d10d      	bne.n	100d288 <_vsnprintf_r+0x44>
 100d26c:	9402      	str	r4, [sp, #8]
 100d26e:	9405      	str	r4, [sp, #20]
 100d270:	f64f 74ff 	movw	r4, #65535	; 0xffff
 100d274:	f8ad 400e 	strh.w	r4, [sp, #14]
 100d278:	f7fe fa3e 	bl	100b6f8 <_svfprintf_r>
 100d27c:	1c43      	adds	r3, r0, #1
 100d27e:	da01      	bge.n	100d284 <_vsnprintf_r+0x40>
 100d280:	238b      	movs	r3, #139	; 0x8b
 100d282:	602b      	str	r3, [r5, #0]
 100d284:	b01b      	add	sp, #108	; 0x6c
 100d286:	bd30      	pop	{r4, r5, pc}
 100d288:	3c01      	subs	r4, #1
 100d28a:	9402      	str	r4, [sp, #8]
 100d28c:	9405      	str	r4, [sp, #20]
 100d28e:	f64f 74ff 	movw	r4, #65535	; 0xffff
 100d292:	f8ad 400e 	strh.w	r4, [sp, #14]
 100d296:	f7fe fa2f 	bl	100b6f8 <_svfprintf_r>
 100d29a:	1c42      	adds	r2, r0, #1
 100d29c:	f04f 0200 	mov.w	r2, #0
 100d2a0:	bfbc      	itt	lt
 100d2a2:	238b      	movlt	r3, #139	; 0x8b
 100d2a4:	602b      	strlt	r3, [r5, #0]
 100d2a6:	9b00      	ldr	r3, [sp, #0]
 100d2a8:	701a      	strb	r2, [r3, #0]
 100d2aa:	b01b      	add	sp, #108	; 0x6c
 100d2ac:	bd30      	pop	{r4, r5, pc}
 100d2ae:	bf00      	nop

0100d2b0 <vsnprintf>:
 100d2b0:	b510      	push	{r4, lr}
 100d2b2:	f242 44f0 	movw	r4, #9456	; 0x24f0
 100d2b6:	b082      	sub	sp, #8
 100d2b8:	f2c0 1401 	movt	r4, #257	; 0x101
 100d2bc:	9300      	str	r3, [sp, #0]
 100d2be:	4613      	mov	r3, r2
 100d2c0:	460a      	mov	r2, r1
 100d2c2:	4601      	mov	r1, r0
 100d2c4:	6820      	ldr	r0, [r4, #0]
 100d2c6:	f7ff ffbd 	bl	100d244 <_vsnprintf_r>
 100d2ca:	b002      	add	sp, #8
 100d2cc:	bd10      	pop	{r4, pc}
 100d2ce:	bf00      	nop

0100d2d0 <_wcrtomb_r>:
 100d2d0:	b570      	push	{r4, r5, r6, lr}
 100d2d2:	4605      	mov	r5, r0
 100d2d4:	b084      	sub	sp, #16
 100d2d6:	f500 748a 	add.w	r4, r0, #276	; 0x114
 100d2da:	b103      	cbz	r3, 100d2de <_wcrtomb_r+0xe>
 100d2dc:	461c      	mov	r4, r3
 100d2de:	f242 43f0 	movw	r3, #9456	; 0x24f0
 100d2e2:	f2c0 1301 	movt	r3, #257	; 0x101
 100d2e6:	681b      	ldr	r3, [r3, #0]
 100d2e8:	6b58      	ldr	r0, [r3, #52]	; 0x34
 100d2ea:	f642 1320 	movw	r3, #10528	; 0x2920
 100d2ee:	f2c0 1301 	movt	r3, #257	; 0x101
 100d2f2:	2800      	cmp	r0, #0
 100d2f4:	bf08      	it	eq
 100d2f6:	4618      	moveq	r0, r3
 100d2f8:	b161      	cbz	r1, 100d314 <_wcrtomb_r+0x44>
 100d2fa:	f8d0 60e0 	ldr.w	r6, [r0, #224]	; 0xe0
 100d2fe:	4623      	mov	r3, r4
 100d300:	4628      	mov	r0, r5
 100d302:	47b0      	blx	r6
 100d304:	1c43      	adds	r3, r0, #1
 100d306:	bf01      	itttt	eq
 100d308:	2200      	moveq	r2, #0
 100d30a:	238a      	moveq	r3, #138	; 0x8a
 100d30c:	6022      	streq	r2, [r4, #0]
 100d30e:	602b      	streq	r3, [r5, #0]
 100d310:	b004      	add	sp, #16
 100d312:	bd70      	pop	{r4, r5, r6, pc}
 100d314:	460a      	mov	r2, r1
 100d316:	f8d0 60e0 	ldr.w	r6, [r0, #224]	; 0xe0
 100d31a:	4623      	mov	r3, r4
 100d31c:	a901      	add	r1, sp, #4
 100d31e:	4628      	mov	r0, r5
 100d320:	47b0      	blx	r6
 100d322:	e7ef      	b.n	100d304 <_wcrtomb_r+0x34>

0100d324 <wcrtomb>:
 100d324:	f242 43f0 	movw	r3, #9456	; 0x24f0
 100d328:	f2c0 1301 	movt	r3, #257	; 0x101
 100d32c:	b570      	push	{r4, r5, r6, lr}
 100d32e:	b084      	sub	sp, #16
 100d330:	681d      	ldr	r5, [r3, #0]
 100d332:	f505 768a 	add.w	r6, r5, #276	; 0x114
 100d336:	b102      	cbz	r2, 100d33a <wcrtomb+0x16>
 100d338:	4616      	mov	r6, r2
 100d33a:	6b6c      	ldr	r4, [r5, #52]	; 0x34
 100d33c:	f642 1320 	movw	r3, #10528	; 0x2920
 100d340:	f2c0 1301 	movt	r3, #257	; 0x101
 100d344:	2c00      	cmp	r4, #0
 100d346:	bf08      	it	eq
 100d348:	461c      	moveq	r4, r3
 100d34a:	b170      	cbz	r0, 100d36a <wcrtomb+0x46>
 100d34c:	460a      	mov	r2, r1
 100d34e:	4633      	mov	r3, r6
 100d350:	4601      	mov	r1, r0
 100d352:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
 100d356:	4628      	mov	r0, r5
 100d358:	47a0      	blx	r4
 100d35a:	1c43      	adds	r3, r0, #1
 100d35c:	bf01      	itttt	eq
 100d35e:	2200      	moveq	r2, #0
 100d360:	238a      	moveq	r3, #138	; 0x8a
 100d362:	6032      	streq	r2, [r6, #0]
 100d364:	602b      	streq	r3, [r5, #0]
 100d366:	b004      	add	sp, #16
 100d368:	bd70      	pop	{r4, r5, r6, pc}
 100d36a:	4602      	mov	r2, r0
 100d36c:	4633      	mov	r3, r6
 100d36e:	a901      	add	r1, sp, #4
 100d370:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
 100d374:	4628      	mov	r0, r5
 100d376:	47a0      	blx	r4
 100d378:	e7ef      	b.n	100d35a <wcrtomb+0x36>
 100d37a:	bf00      	nop

0100d37c <_wcsrtombs_r>:
 100d37c:	b510      	push	{r4, lr}
 100d37e:	b082      	sub	sp, #8
 100d380:	9c04      	ldr	r4, [sp, #16]
 100d382:	9300      	str	r3, [sp, #0]
 100d384:	f04f 33ff 	mov.w	r3, #4294967295
 100d388:	9401      	str	r4, [sp, #4]
 100d38a:	f002 ffab 	bl	10102e4 <_wcsnrtombs_r>
 100d38e:	b002      	add	sp, #8
 100d390:	bd10      	pop	{r4, pc}
 100d392:	bf00      	nop

0100d394 <wcsrtombs>:
 100d394:	b510      	push	{r4, lr}
 100d396:	f242 44f0 	movw	r4, #9456	; 0x24f0
 100d39a:	b082      	sub	sp, #8
 100d39c:	f2c0 1401 	movt	r4, #257	; 0x101
 100d3a0:	9200      	str	r2, [sp, #0]
 100d3a2:	460a      	mov	r2, r1
 100d3a4:	9301      	str	r3, [sp, #4]
 100d3a6:	4601      	mov	r1, r0
 100d3a8:	f04f 33ff 	mov.w	r3, #4294967295
 100d3ac:	6820      	ldr	r0, [r4, #0]
 100d3ae:	f002 ff99 	bl	10102e4 <_wcsnrtombs_r>
 100d3b2:	b002      	add	sp, #8
 100d3b4:	bd10      	pop	{r4, pc}
 100d3b6:	bf00      	nop

0100d3b8 <_wctomb_r>:
 100d3b8:	b430      	push	{r4, r5}
 100d3ba:	f242 44f0 	movw	r4, #9456	; 0x24f0
 100d3be:	f2c0 1401 	movt	r4, #257	; 0x101
 100d3c2:	f642 1520 	movw	r5, #10528	; 0x2920
 100d3c6:	f2c0 1501 	movt	r5, #257	; 0x101
 100d3ca:	6824      	ldr	r4, [r4, #0]
 100d3cc:	6b64      	ldr	r4, [r4, #52]	; 0x34
 100d3ce:	2c00      	cmp	r4, #0
 100d3d0:	bf08      	it	eq
 100d3d2:	462c      	moveq	r4, r5
 100d3d4:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
 100d3d8:	46a4      	mov	ip, r4
 100d3da:	bc30      	pop	{r4, r5}
 100d3dc:	4760      	bx	ip
 100d3de:	bf00      	nop

0100d3e0 <__ascii_wctomb>:
 100d3e0:	b141      	cbz	r1, 100d3f4 <__ascii_wctomb+0x14>
 100d3e2:	2aff      	cmp	r2, #255	; 0xff
 100d3e4:	bf95      	itete	ls
 100d3e6:	700a      	strbls	r2, [r1, #0]
 100d3e8:	f04f 31ff 	movhi.w	r1, #4294967295
 100d3ec:	2101      	movls	r1, #1
 100d3ee:	238a      	movhi	r3, #138	; 0x8a
 100d3f0:	bf88      	it	hi
 100d3f2:	6003      	strhi	r3, [r0, #0]
 100d3f4:	4608      	mov	r0, r1
 100d3f6:	4770      	bx	lr

0100d3f8 <__utf8_wctomb>:
 100d3f8:	b3c1      	cbz	r1, 100d46c <__utf8_wctomb+0x74>
 100d3fa:	2a7f      	cmp	r2, #127	; 0x7f
 100d3fc:	bf9c      	itt	ls
 100d3fe:	700a      	strbls	r2, [r1, #0]
 100d400:	2301      	movls	r3, #1
 100d402:	d931      	bls.n	100d468 <__utf8_wctomb+0x70>
 100d404:	f1a2 0380 	sub.w	r3, r2, #128	; 0x80
 100d408:	f5b3 6ff0 	cmp.w	r3, #1920	; 0x780
 100d40c:	d322      	bcc.n	100d454 <__utf8_wctomb+0x5c>
 100d40e:	f5a2 6300 	sub.w	r3, r2, #2048	; 0x800
 100d412:	f5b3 4f78 	cmp.w	r3, #63488	; 0xf800
 100d416:	d32c      	bcc.n	100d472 <__utf8_wctomb+0x7a>
 100d418:	f5a2 3380 	sub.w	r3, r2, #65536	; 0x10000
 100d41c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 100d420:	d237      	bcs.n	100d492 <__utf8_wctomb+0x9a>
 100d422:	f3c2 1385 	ubfx	r3, r2, #6, #6
 100d426:	f3c2 3005 	ubfx	r0, r2, #12, #6
 100d42a:	b410      	push	{r4}
 100d42c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 100d430:	0c94      	lsrs	r4, r2, #18
 100d432:	708b      	strb	r3, [r1, #2]
 100d434:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 100d438:	2304      	movs	r3, #4
 100d43a:	f064 040f 	orn	r4, r4, #15
 100d43e:	f060 007f 	orn	r0, r0, #127	; 0x7f
 100d442:	700c      	strb	r4, [r1, #0]
 100d444:	f062 027f 	orn	r2, r2, #127	; 0x7f
 100d448:	7048      	strb	r0, [r1, #1]
 100d44a:	4618      	mov	r0, r3
 100d44c:	70ca      	strb	r2, [r1, #3]
 100d44e:	f85d 4b04 	ldr.w	r4, [sp], #4
 100d452:	4770      	bx	lr
 100d454:	0993      	lsrs	r3, r2, #6
 100d456:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 100d45a:	f063 033f 	orn	r3, r3, #63	; 0x3f
 100d45e:	700b      	strb	r3, [r1, #0]
 100d460:	2302      	movs	r3, #2
 100d462:	f062 027f 	orn	r2, r2, #127	; 0x7f
 100d466:	704a      	strb	r2, [r1, #1]
 100d468:	4618      	mov	r0, r3
 100d46a:	4770      	bx	lr
 100d46c:	460b      	mov	r3, r1
 100d46e:	4618      	mov	r0, r3
 100d470:	4770      	bx	lr
 100d472:	0b10      	lsrs	r0, r2, #12
 100d474:	f3c2 1385 	ubfx	r3, r2, #6, #6
 100d478:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 100d47c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 100d480:	f060 001f 	orn	r0, r0, #31
 100d484:	704b      	strb	r3, [r1, #1]
 100d486:	f062 027f 	orn	r2, r2, #127	; 0x7f
 100d48a:	7008      	strb	r0, [r1, #0]
 100d48c:	2303      	movs	r3, #3
 100d48e:	708a      	strb	r2, [r1, #2]
 100d490:	e7ea      	b.n	100d468 <__utf8_wctomb+0x70>
 100d492:	228a      	movs	r2, #138	; 0x8a
 100d494:	f04f 33ff 	mov.w	r3, #4294967295
 100d498:	6002      	str	r2, [r0, #0]
 100d49a:	e7e5      	b.n	100d468 <__utf8_wctomb+0x70>

0100d49c <__sjis_wctomb>:
 100d49c:	b2d3      	uxtb	r3, r2
 100d49e:	f3c2 2207 	ubfx	r2, r2, #8, #8
 100d4a2:	b1e9      	cbz	r1, 100d4e0 <__sjis_wctomb+0x44>
 100d4a4:	b1c2      	cbz	r2, 100d4d8 <__sjis_wctomb+0x3c>
 100d4a6:	b430      	push	{r4, r5}
 100d4a8:	f102 057f 	add.w	r5, r2, #127	; 0x7f
 100d4ac:	f102 0420 	add.w	r4, r2, #32
 100d4b0:	b2ed      	uxtb	r5, r5
 100d4b2:	b2e4      	uxtb	r4, r4
 100d4b4:	2c0f      	cmp	r4, #15
 100d4b6:	bf88      	it	hi
 100d4b8:	2d1e      	cmphi	r5, #30
 100d4ba:	d814      	bhi.n	100d4e6 <__sjis_wctomb+0x4a>
 100d4bc:	f1a3 0440 	sub.w	r4, r3, #64	; 0x40
 100d4c0:	f083 0580 	eor.w	r5, r3, #128	; 0x80
 100d4c4:	2d7c      	cmp	r5, #124	; 0x7c
 100d4c6:	bf88      	it	hi
 100d4c8:	2c3e      	cmphi	r4, #62	; 0x3e
 100d4ca:	d80c      	bhi.n	100d4e6 <__sjis_wctomb+0x4a>
 100d4cc:	700a      	strb	r2, [r1, #0]
 100d4ce:	2202      	movs	r2, #2
 100d4d0:	704b      	strb	r3, [r1, #1]
 100d4d2:	4610      	mov	r0, r2
 100d4d4:	bc30      	pop	{r4, r5}
 100d4d6:	4770      	bx	lr
 100d4d8:	2201      	movs	r2, #1
 100d4da:	700b      	strb	r3, [r1, #0]
 100d4dc:	4610      	mov	r0, r2
 100d4de:	4770      	bx	lr
 100d4e0:	460a      	mov	r2, r1
 100d4e2:	4610      	mov	r0, r2
 100d4e4:	4770      	bx	lr
 100d4e6:	238a      	movs	r3, #138	; 0x8a
 100d4e8:	f04f 32ff 	mov.w	r2, #4294967295
 100d4ec:	6003      	str	r3, [r0, #0]
 100d4ee:	e7f0      	b.n	100d4d2 <__sjis_wctomb+0x36>

0100d4f0 <__eucjp_wctomb>:
 100d4f0:	b2d3      	uxtb	r3, r2
 100d4f2:	f3c2 2207 	ubfx	r2, r2, #8, #8
 100d4f6:	b381      	cbz	r1, 100d55a <__eucjp_wctomb+0x6a>
 100d4f8:	b18a      	cbz	r2, 100d51e <__eucjp_wctomb+0x2e>
 100d4fa:	b430      	push	{r4, r5}
 100d4fc:	f102 045f 	add.w	r4, r2, #95	; 0x5f
 100d500:	f102 0572 	add.w	r5, r2, #114	; 0x72
 100d504:	b2e4      	uxtb	r4, r4
 100d506:	b2ed      	uxtb	r5, r5
 100d508:	2c5d      	cmp	r4, #93	; 0x5d
 100d50a:	bf88      	it	hi
 100d50c:	2d01      	cmphi	r5, #1
 100d50e:	d90a      	bls.n	100d526 <__eucjp_wctomb+0x36>
 100d510:	f04f 32ff 	mov.w	r2, #4294967295
 100d514:	238a      	movs	r3, #138	; 0x8a
 100d516:	6003      	str	r3, [r0, #0]
 100d518:	4610      	mov	r0, r2
 100d51a:	bc30      	pop	{r4, r5}
 100d51c:	4770      	bx	lr
 100d51e:	2201      	movs	r2, #1
 100d520:	700b      	strb	r3, [r1, #0]
 100d522:	4610      	mov	r0, r2
 100d524:	4770      	bx	lr
 100d526:	f103 055f 	add.w	r5, r3, #95	; 0x5f
 100d52a:	b2ed      	uxtb	r5, r5
 100d52c:	2d5d      	cmp	r5, #93	; 0x5d
 100d52e:	bf9e      	ittt	ls
 100d530:	700a      	strbls	r2, [r1, #0]
 100d532:	704b      	strbls	r3, [r1, #1]
 100d534:	2202      	movls	r2, #2
 100d536:	d9ef      	bls.n	100d518 <__eucjp_wctomb+0x28>
 100d538:	2c5d      	cmp	r4, #93	; 0x5d
 100d53a:	d8e9      	bhi.n	100d510 <__eucjp_wctomb+0x20>
 100d53c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 100d540:	f103 045f 	add.w	r4, r3, #95	; 0x5f
 100d544:	b2e4      	uxtb	r4, r4
 100d546:	2c5d      	cmp	r4, #93	; 0x5d
 100d548:	d8e2      	bhi.n	100d510 <__eucjp_wctomb+0x20>
 100d54a:	704a      	strb	r2, [r1, #1]
 100d54c:	2203      	movs	r2, #3
 100d54e:	208f      	movs	r0, #143	; 0x8f
 100d550:	708b      	strb	r3, [r1, #2]
 100d552:	7008      	strb	r0, [r1, #0]
 100d554:	4610      	mov	r0, r2
 100d556:	bc30      	pop	{r4, r5}
 100d558:	4770      	bx	lr
 100d55a:	460a      	mov	r2, r1
 100d55c:	4610      	mov	r0, r2
 100d55e:	4770      	bx	lr

0100d560 <__jis_wctomb>:
 100d560:	b430      	push	{r4, r5}
 100d562:	b2d4      	uxtb	r4, r2
 100d564:	f3c2 2207 	ubfx	r2, r2, #8, #8
 100d568:	b391      	cbz	r1, 100d5d0 <__jis_wctomb+0x70>
 100d56a:	b17a      	cbz	r2, 100d58c <__jis_wctomb+0x2c>
 100d56c:	f1a2 0521 	sub.w	r5, r2, #33	; 0x21
 100d570:	2d5d      	cmp	r5, #93	; 0x5d
 100d572:	d831      	bhi.n	100d5d8 <__jis_wctomb+0x78>
 100d574:	f1a4 0521 	sub.w	r5, r4, #33	; 0x21
 100d578:	2d5d      	cmp	r5, #93	; 0x5d
 100d57a:	d82d      	bhi.n	100d5d8 <__jis_wctomb+0x78>
 100d57c:	6818      	ldr	r0, [r3, #0]
 100d57e:	b1c8      	cbz	r0, 100d5b4 <__jis_wctomb+0x54>
 100d580:	2302      	movs	r3, #2
 100d582:	704c      	strb	r4, [r1, #1]
 100d584:	4618      	mov	r0, r3
 100d586:	700a      	strb	r2, [r1, #0]
 100d588:	bc30      	pop	{r4, r5}
 100d58a:	4770      	bx	lr
 100d58c:	6818      	ldr	r0, [r3, #0]
 100d58e:	b178      	cbz	r0, 100d5b0 <__jis_wctomb+0x50>
 100d590:	601a      	str	r2, [r3, #0]
 100d592:	3103      	adds	r1, #3
 100d594:	221b      	movs	r2, #27
 100d596:	2328      	movs	r3, #40	; 0x28
 100d598:	f801 2c03 	strb.w	r2, [r1, #-3]
 100d59c:	2242      	movs	r2, #66	; 0x42
 100d59e:	f801 3c02 	strb.w	r3, [r1, #-2]
 100d5a2:	2304      	movs	r3, #4
 100d5a4:	f801 2c01 	strb.w	r2, [r1, #-1]
 100d5a8:	700c      	strb	r4, [r1, #0]
 100d5aa:	4618      	mov	r0, r3
 100d5ac:	bc30      	pop	{r4, r5}
 100d5ae:	4770      	bx	lr
 100d5b0:	2301      	movs	r3, #1
 100d5b2:	e7f9      	b.n	100d5a8 <__jis_wctomb+0x48>
 100d5b4:	2001      	movs	r0, #1
 100d5b6:	3103      	adds	r1, #3
 100d5b8:	6018      	str	r0, [r3, #0]
 100d5ba:	201b      	movs	r0, #27
 100d5bc:	2324      	movs	r3, #36	; 0x24
 100d5be:	f801 0c03 	strb.w	r0, [r1, #-3]
 100d5c2:	f801 3c02 	strb.w	r3, [r1, #-2]
 100d5c6:	2042      	movs	r0, #66	; 0x42
 100d5c8:	2305      	movs	r3, #5
 100d5ca:	f801 0c01 	strb.w	r0, [r1, #-1]
 100d5ce:	e7d8      	b.n	100d582 <__jis_wctomb+0x22>
 100d5d0:	2301      	movs	r3, #1
 100d5d2:	4618      	mov	r0, r3
 100d5d4:	bc30      	pop	{r4, r5}
 100d5d6:	4770      	bx	lr
 100d5d8:	228a      	movs	r2, #138	; 0x8a
 100d5da:	f04f 33ff 	mov.w	r3, #4294967295
 100d5de:	6002      	str	r2, [r0, #0]
 100d5e0:	e7e3      	b.n	100d5aa <__jis_wctomb+0x4a>
 100d5e2:	bf00      	nop

0100d5e4 <__call_exitprocs>:
 100d5e4:	f640 1310 	movw	r3, #2320	; 0x910
 100d5e8:	f2c0 1301 	movt	r3, #257	; 0x101
 100d5ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 100d5f0:	b085      	sub	sp, #20
 100d5f2:	681b      	ldr	r3, [r3, #0]
 100d5f4:	460f      	mov	r7, r1
 100d5f6:	468a      	mov	sl, r1
 100d5f8:	f649 3261 	movw	r2, #39777	; 0x9b61
 100d5fc:	f2c0 1200 	movt	r2, #256	; 0x100
 100d600:	9203      	str	r2, [sp, #12]
 100d602:	e9cd 0300 	strd	r0, r3, [sp]
 100d606:	f503 73a4 	add.w	r3, r3, #328	; 0x148
 100d60a:	9302      	str	r3, [sp, #8]
 100d60c:	9b01      	ldr	r3, [sp, #4]
 100d60e:	f8dd b008 	ldr.w	fp, [sp, #8]
 100d612:	f8d3 6148 	ldr.w	r6, [r3, #328]	; 0x148
 100d616:	b32e      	cbz	r6, 100d664 <__call_exitprocs+0x80>
 100d618:	f04f 0801 	mov.w	r8, #1
 100d61c:	6874      	ldr	r4, [r6, #4]
 100d61e:	1e65      	subs	r5, r4, #1
 100d620:	bf5e      	ittt	pl
 100d622:	3401      	addpl	r4, #1
 100d624:	2700      	movpl	r7, #0
 100d626:	eb06 0484 	addpl.w	r4, r6, r4, lsl #2
 100d62a:	d40a      	bmi.n	100d642 <__call_exitprocs+0x5e>
 100d62c:	f1ba 0f00 	cmp.w	sl, #0
 100d630:	d01b      	beq.n	100d66a <__call_exitprocs+0x86>
 100d632:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 100d636:	4553      	cmp	r3, sl
 100d638:	d017      	beq.n	100d66a <__call_exitprocs+0x86>
 100d63a:	3d01      	subs	r5, #1
 100d63c:	3c04      	subs	r4, #4
 100d63e:	1c6b      	adds	r3, r5, #1
 100d640:	d1f4      	bne.n	100d62c <__call_exitprocs+0x48>
 100d642:	9b03      	ldr	r3, [sp, #12]
 100d644:	b173      	cbz	r3, 100d664 <__call_exitprocs+0x80>
 100d646:	e9d6 3200 	ldrd	r3, r2, [r6]
 100d64a:	2a00      	cmp	r2, #0
 100d64c:	d133      	bne.n	100d6b6 <__call_exitprocs+0xd2>
 100d64e:	2b00      	cmp	r3, #0
 100d650:	d031      	beq.n	100d6b6 <__call_exitprocs+0xd2>
 100d652:	4630      	mov	r0, r6
 100d654:	f8cb 3000 	str.w	r3, [fp]
 100d658:	f7fc fa82 	bl	1009b60 <free>
 100d65c:	f8db 6000 	ldr.w	r6, [fp]
 100d660:	2e00      	cmp	r6, #0
 100d662:	d1db      	bne.n	100d61c <__call_exitprocs+0x38>
 100d664:	b005      	add	sp, #20
 100d666:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 100d66a:	6873      	ldr	r3, [r6, #4]
 100d66c:	6822      	ldr	r2, [r4, #0]
 100d66e:	3b01      	subs	r3, #1
 100d670:	42ab      	cmp	r3, r5
 100d672:	bf0c      	ite	eq
 100d674:	6075      	streq	r5, [r6, #4]
 100d676:	6027      	strne	r7, [r4, #0]
 100d678:	2a00      	cmp	r2, #0
 100d67a:	d0de      	beq.n	100d63a <__call_exitprocs+0x56>
 100d67c:	f8d6 1188 	ldr.w	r1, [r6, #392]	; 0x188
 100d680:	fa08 f305 	lsl.w	r3, r8, r5
 100d684:	f8d6 9004 	ldr.w	r9, [r6, #4]
 100d688:	420b      	tst	r3, r1
 100d68a:	d108      	bne.n	100d69e <__call_exitprocs+0xba>
 100d68c:	4790      	blx	r2
 100d68e:	6873      	ldr	r3, [r6, #4]
 100d690:	454b      	cmp	r3, r9
 100d692:	d1bb      	bne.n	100d60c <__call_exitprocs+0x28>
 100d694:	f8db 3000 	ldr.w	r3, [fp]
 100d698:	42b3      	cmp	r3, r6
 100d69a:	d0ce      	beq.n	100d63a <__call_exitprocs+0x56>
 100d69c:	e7b6      	b.n	100d60c <__call_exitprocs+0x28>
 100d69e:	f8d6 018c 	ldr.w	r0, [r6, #396]	; 0x18c
 100d6a2:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 100d6a6:	4203      	tst	r3, r0
 100d6a8:	d102      	bne.n	100d6b0 <__call_exitprocs+0xcc>
 100d6aa:	9800      	ldr	r0, [sp, #0]
 100d6ac:	4790      	blx	r2
 100d6ae:	e7ee      	b.n	100d68e <__call_exitprocs+0xaa>
 100d6b0:	4608      	mov	r0, r1
 100d6b2:	4790      	blx	r2
 100d6b4:	e7eb      	b.n	100d68e <__call_exitprocs+0xaa>
 100d6b6:	46b3      	mov	fp, r6
 100d6b8:	461e      	mov	r6, r3
 100d6ba:	2e00      	cmp	r6, #0
 100d6bc:	d1ae      	bne.n	100d61c <__call_exitprocs+0x38>
 100d6be:	e7d1      	b.n	100d664 <__call_exitprocs+0x80>

0100d6c0 <__set_ctype>:
 100d6c0:	f640 334c 	movw	r3, #2892	; 0xb4c
 100d6c4:	f2c0 1301 	movt	r3, #257	; 0x101
 100d6c8:	f8c0 30ec 	str.w	r3, [r0, #236]	; 0xec
 100d6cc:	4770      	bx	lr
 100d6ce:	bf00      	nop

0100d6d0 <quorem>:
 100d6d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 100d6d4:	b085      	sub	sp, #20
 100d6d6:	6903      	ldr	r3, [r0, #16]
 100d6d8:	690d      	ldr	r5, [r1, #16]
 100d6da:	42ab      	cmp	r3, r5
 100d6dc:	bfb8      	it	lt
 100d6de:	2000      	movlt	r0, #0
 100d6e0:	f2c0 8097 	blt.w	100d812 <quorem+0x142>
 100d6e4:	3d01      	subs	r5, #1
 100d6e6:	f101 0414 	add.w	r4, r1, #20
 100d6ea:	f100 0914 	add.w	r9, r0, #20
 100d6ee:	9101      	str	r1, [sp, #4]
 100d6f0:	f854 2025 	ldr.w	r2, [r4, r5, lsl #2]
 100d6f4:	ea4f 0a85 	mov.w	sl, r5, lsl #2
 100d6f8:	f859 3025 	ldr.w	r3, [r9, r5, lsl #2]
 100d6fc:	4680      	mov	r8, r0
 100d6fe:	f102 0b01 	add.w	fp, r2, #1
 100d702:	eb09 020a 	add.w	r2, r9, sl
 100d706:	9203      	str	r2, [sp, #12]
 100d708:	eb04 070a 	add.w	r7, r4, sl
 100d70c:	4618      	mov	r0, r3
 100d70e:	4659      	mov	r1, fp
 100d710:	9302      	str	r3, [sp, #8]
 100d712:	f7fa fe99 	bl	1008448 <__udivsi3>
 100d716:	9b02      	ldr	r3, [sp, #8]
 100d718:	455b      	cmp	r3, fp
 100d71a:	4606      	mov	r6, r0
 100d71c:	d33f      	bcc.n	100d79e <quorem+0xce>
 100d71e:	2000      	movs	r0, #0
 100d720:	46a6      	mov	lr, r4
 100d722:	4602      	mov	r2, r0
 100d724:	46cc      	mov	ip, r9
 100d726:	f85e bb04 	ldr.w	fp, [lr], #4
 100d72a:	f8dc 1000 	ldr.w	r1, [ip]
 100d72e:	4577      	cmp	r7, lr
 100d730:	fa1f f38b 	uxth.w	r3, fp
 100d734:	ea4f 4b1b 	mov.w	fp, fp, lsr #16
 100d738:	fb06 0303 	mla	r3, r6, r3, r0
 100d73c:	ea4f 4013 	mov.w	r0, r3, lsr #16
 100d740:	b29b      	uxth	r3, r3
 100d742:	eba2 0303 	sub.w	r3, r2, r3
 100d746:	fb06 000b 	mla	r0, r6, fp, r0
 100d74a:	fa13 f381 	uxtah	r3, r3, r1
 100d74e:	fa1f fb83 	uxth.w	fp, r3
 100d752:	b282      	uxth	r2, r0
 100d754:	ea4f 4010 	mov.w	r0, r0, lsr #16
 100d758:	ebc2 4211 	rsb	r2, r2, r1, lsr #16
 100d75c:	eb02 4323 	add.w	r3, r2, r3, asr #16
 100d760:	ea4b 4103 	orr.w	r1, fp, r3, lsl #16
 100d764:	ea4f 4223 	mov.w	r2, r3, asr #16
 100d768:	f84c 1b04 	str.w	r1, [ip], #4
 100d76c:	d2db      	bcs.n	100d726 <quorem+0x56>
 100d76e:	f859 300a 	ldr.w	r3, [r9, sl]
 100d772:	b9a3      	cbnz	r3, 100d79e <quorem+0xce>
 100d774:	9a03      	ldr	r2, [sp, #12]
 100d776:	1f13      	subs	r3, r2, #4
 100d778:	4599      	cmp	r9, r3
 100d77a:	d20e      	bcs.n	100d79a <quorem+0xca>
 100d77c:	f852 3c04 	ldr.w	r3, [r2, #-4]
 100d780:	b95b      	cbnz	r3, 100d79a <quorem+0xca>
 100d782:	f1a2 0308 	sub.w	r3, r2, #8
 100d786:	e001      	b.n	100d78c <quorem+0xbc>
 100d788:	6812      	ldr	r2, [r2, #0]
 100d78a:	b932      	cbnz	r2, 100d79a <quorem+0xca>
 100d78c:	4599      	cmp	r9, r3
 100d78e:	461a      	mov	r2, r3
 100d790:	f105 35ff 	add.w	r5, r5, #4294967295
 100d794:	f1a3 0304 	sub.w	r3, r3, #4
 100d798:	d3f6      	bcc.n	100d788 <quorem+0xb8>
 100d79a:	f8c8 5010 	str.w	r5, [r8, #16]
 100d79e:	9901      	ldr	r1, [sp, #4]
 100d7a0:	4640      	mov	r0, r8
 100d7a2:	f001 fb39 	bl	100ee18 <__mcmp>
 100d7a6:	2800      	cmp	r0, #0
 100d7a8:	db32      	blt.n	100d810 <quorem+0x140>
 100d7aa:	3601      	adds	r6, #1
 100d7ac:	4648      	mov	r0, r9
 100d7ae:	f04f 0c00 	mov.w	ip, #0
 100d7b2:	f854 2b04 	ldr.w	r2, [r4], #4
 100d7b6:	6803      	ldr	r3, [r0, #0]
 100d7b8:	42a7      	cmp	r7, r4
 100d7ba:	b291      	uxth	r1, r2
 100d7bc:	ea4f 4212 	mov.w	r2, r2, lsr #16
 100d7c0:	ebac 0101 	sub.w	r1, ip, r1
 100d7c4:	ebc2 4c13 	rsb	ip, r2, r3, lsr #16
 100d7c8:	fa11 f383 	uxtah	r3, r1, r3
 100d7cc:	eb0c 4c23 	add.w	ip, ip, r3, asr #16
 100d7d0:	b29b      	uxth	r3, r3
 100d7d2:	ea43 430c 	orr.w	r3, r3, ip, lsl #16
 100d7d6:	ea4f 4c2c 	mov.w	ip, ip, asr #16
 100d7da:	f840 3b04 	str.w	r3, [r0], #4
 100d7de:	d2e8      	bcs.n	100d7b2 <quorem+0xe2>
 100d7e0:	f859 2025 	ldr.w	r2, [r9, r5, lsl #2]
 100d7e4:	eb09 0385 	add.w	r3, r9, r5, lsl #2
 100d7e8:	b992      	cbnz	r2, 100d810 <quorem+0x140>
 100d7ea:	1f1a      	subs	r2, r3, #4
 100d7ec:	4591      	cmp	r9, r2
 100d7ee:	d20d      	bcs.n	100d80c <quorem+0x13c>
 100d7f0:	f853 2c04 	ldr.w	r2, [r3, #-4]
 100d7f4:	b952      	cbnz	r2, 100d80c <quorem+0x13c>
 100d7f6:	3b08      	subs	r3, #8
 100d7f8:	e001      	b.n	100d7fe <quorem+0x12e>
 100d7fa:	6812      	ldr	r2, [r2, #0]
 100d7fc:	b932      	cbnz	r2, 100d80c <quorem+0x13c>
 100d7fe:	4599      	cmp	r9, r3
 100d800:	461a      	mov	r2, r3
 100d802:	f105 35ff 	add.w	r5, r5, #4294967295
 100d806:	f1a3 0304 	sub.w	r3, r3, #4
 100d80a:	d3f6      	bcc.n	100d7fa <quorem+0x12a>
 100d80c:	f8c8 5010 	str.w	r5, [r8, #16]
 100d810:	4630      	mov	r0, r6
 100d812:	b005      	add	sp, #20
 100d814:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0100d818 <_dtoa_r>:
 100d818:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 100d81c:	b093      	sub	sp, #76	; 0x4c
 100d81e:	ec57 6b10 	vmov	r6, r7, d0
 100d822:	4604      	mov	r4, r0
 100d824:	6c05      	ldr	r5, [r0, #64]	; 0x40
 100d826:	468a      	mov	sl, r1
 100d828:	e9cd 3207 	strd	r3, r2, [sp, #28]
 100d82c:	e9cd 6700 	strd	r6, r7, [sp]
 100d830:	b14d      	cbz	r5, 100d846 <_dtoa_r+0x2e>
 100d832:	6c42      	ldr	r2, [r0, #68]	; 0x44
 100d834:	2301      	movs	r3, #1
 100d836:	4629      	mov	r1, r5
 100d838:	4093      	lsls	r3, r2
 100d83a:	e9c5 2301 	strd	r2, r3, [r5, #4]
 100d83e:	f001 f8a5 	bl	100e98c <_Bfree>
 100d842:	2300      	movs	r3, #0
 100d844:	6423      	str	r3, [r4, #64]	; 0x40
 100d846:	1e3e      	subs	r6, r7, #0
 100d848:	bfbf      	itttt	lt
 100d84a:	f026 4600 	biclt.w	r6, r6, #2147483648	; 0x80000000
 100d84e:	9601      	strlt	r6, [sp, #4]
 100d850:	9a1c      	ldrlt	r2, [sp, #112]	; 0x70
 100d852:	2301      	movlt	r3, #1
 100d854:	bfa5      	ittet	ge
 100d856:	9a1c      	ldrge	r2, [sp, #112]	; 0x70
 100d858:	2300      	movge	r3, #0
 100d85a:	6013      	strlt	r3, [r2, #0]
 100d85c:	6013      	strge	r3, [r2, #0]
 100d85e:	2300      	movs	r3, #0
 100d860:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 100d864:	43b3      	bics	r3, r6
 100d866:	f000 80b1 	beq.w	100d9cc <_dtoa_r+0x1b4>
 100d86a:	ed9d 7b00 	vldr	d7, [sp]
 100d86e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 100d872:	ed8d 7b02 	vstr	d7, [sp, #8]
 100d876:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100d87a:	d10e      	bne.n	100d89a <_dtoa_r+0x82>
 100d87c:	9a07      	ldr	r2, [sp, #28]
 100d87e:	2301      	movs	r3, #1
 100d880:	6013      	str	r3, [r2, #0]
 100d882:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 100d884:	2b00      	cmp	r3, #0
 100d886:	f000 8358 	beq.w	100df3a <_dtoa_r+0x722>
 100d88a:	4bc3      	ldr	r3, [pc, #780]	; (100db98 <_dtoa_r+0x380>)
 100d88c:	1e5e      	subs	r6, r3, #1
 100d88e:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 100d890:	6013      	str	r3, [r2, #0]
 100d892:	4630      	mov	r0, r6
 100d894:	b013      	add	sp, #76	; 0x4c
 100d896:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 100d89a:	aa10      	add	r2, sp, #64	; 0x40
 100d89c:	a911      	add	r1, sp, #68	; 0x44
 100d89e:	ed9d 0b02 	vldr	d0, [sp, #8]
 100d8a2:	4620      	mov	r0, r4
 100d8a4:	f001 fbda 	bl	100f05c <__d2b>
 100d8a8:	ea5f 5b16 	movs.w	fp, r6, lsr #20
 100d8ac:	4680      	mov	r8, r0
 100d8ae:	f040 80a1 	bne.w	100d9f4 <_dtoa_r+0x1dc>
 100d8b2:	e9dd 1310 	ldrd	r1, r3, [sp, #64]	; 0x40
 100d8b6:	eb01 0b03 	add.w	fp, r1, r3
 100d8ba:	f20b 4332 	addw	r3, fp, #1074	; 0x432
 100d8be:	2b20      	cmp	r3, #32
 100d8c0:	f340 8343 	ble.w	100df4a <_dtoa_r+0x732>
 100d8c4:	f20b 4212 	addw	r2, fp, #1042	; 0x412
 100d8c8:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 100d8cc:	409e      	lsls	r6, r3
 100d8ce:	4613      	mov	r3, r2
 100d8d0:	9a00      	ldr	r2, [sp, #0]
 100d8d2:	fa22 f303 	lsr.w	r3, r2, r3
 100d8d6:	4333      	orrs	r3, r6
 100d8d8:	ee07 3a90 	vmov	s15, r3
 100d8dc:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 100d8e0:	2301      	movs	r3, #1
 100d8e2:	f10b 3bff 	add.w	fp, fp, #4294967295
 100d8e6:	930c      	str	r3, [sp, #48]	; 0x30
 100d8e8:	ed8d 7b04 	vstr	d7, [sp, #16]
 100d8ec:	9805      	ldr	r0, [sp, #20]
 100d8ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 100d8f2:	f1a0 73f8 	sub.w	r3, r0, #32505856	; 0x1f00000
 100d8f6:	eeb7 6b08 	vmov.f64	d6, #120	; 0x3fc00000  1.5
 100d8fa:	ec43 2b13 	vmov	d3, r2, r3
 100d8fe:	ed9f 4ba0 	vldr	d4, [pc, #640]	; 100db80 <_dtoa_r+0x368>
 100d902:	ed9f 7ba1 	vldr	d7, [pc, #644]	; 100db88 <_dtoa_r+0x370>
 100d906:	ed9f 5ba2 	vldr	d5, [pc, #648]	; 100db90 <_dtoa_r+0x378>
 100d90a:	ee33 6b46 	vsub.f64	d6, d3, d6
 100d90e:	ee06 7b04 	vmla.f64	d7, d6, d4
 100d912:	ee06 ba90 	vmov	s13, fp
 100d916:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 100d91a:	ee06 7b05 	vmla.f64	d7, d6, d5
 100d91e:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 100d922:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 100d926:	ee16 5a90 	vmov	r5, s13
 100d92a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100d92e:	d508      	bpl.n	100d942 <_dtoa_r+0x12a>
 100d930:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 100d934:	eeb4 6b47 	vcmp.f64	d6, d7
 100d938:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100d93c:	bf18      	it	ne
 100d93e:	f105 35ff 	addne.w	r5, r5, #4294967295
 100d942:	2d16      	cmp	r5, #22
 100d944:	eba1 0b0b 	sub.w	fp, r1, fp
 100d948:	f10b 36ff 	add.w	r6, fp, #4294967295
 100d94c:	f200 82e7 	bhi.w	100df1e <_dtoa_r+0x706>
 100d950:	f640 4360 	movw	r3, #3168	; 0xc60
 100d954:	f2c0 1301 	movt	r3, #257	; 0x101
 100d958:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 100d95c:	ed9d 6b02 	vldr	d6, [sp, #8]
 100d960:	ed93 7b00 	vldr	d7, [r3]
 100d964:	eeb4 6bc7 	vcmpe.f64	d6, d7
 100d968:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100d96c:	d55b      	bpl.n	100da26 <_dtoa_r+0x20e>
 100d96e:	2e00      	cmp	r6, #0
 100d970:	f04f 0300 	mov.w	r3, #0
 100d974:	f105 35ff 	add.w	r5, r5, #4294967295
 100d978:	930d      	str	r3, [sp, #52]	; 0x34
 100d97a:	bfa4      	itt	ge
 100d97c:	2300      	movge	r3, #0
 100d97e:	9309      	strge	r3, [sp, #36]	; 0x24
 100d980:	f2c0 82d6 	blt.w	100df30 <_dtoa_r+0x718>
 100d984:	2d00      	cmp	r5, #0
 100d986:	da56      	bge.n	100da36 <_dtoa_r+0x21e>
 100d988:	9b09      	ldr	r3, [sp, #36]	; 0x24
 100d98a:	f1ba 0f09 	cmp.w	sl, #9
 100d98e:	9504      	str	r5, [sp, #16]
 100d990:	eba3 0305 	sub.w	r3, r3, r5
 100d994:	9309      	str	r3, [sp, #36]	; 0x24
 100d996:	f1c5 0300 	rsb	r3, r5, #0
 100d99a:	f04f 0500 	mov.w	r5, #0
 100d99e:	930b      	str	r3, [sp, #44]	; 0x2c
 100d9a0:	d851      	bhi.n	100da46 <_dtoa_r+0x22e>
 100d9a2:	f1ba 0f05 	cmp.w	sl, #5
 100d9a6:	bfc4      	itt	gt
 100d9a8:	f1aa 0a04 	subgt.w	sl, sl, #4
 100d9ac:	f04f 0900 	movgt.w	r9, #0
 100d9b0:	dc01      	bgt.n	100d9b6 <_dtoa_r+0x19e>
 100d9b2:	f04f 0901 	mov.w	r9, #1
 100d9b6:	f1aa 0302 	sub.w	r3, sl, #2
 100d9ba:	2b03      	cmp	r3, #3
 100d9bc:	f200 8477 	bhi.w	100e2ae <_dtoa_r+0xa96>
 100d9c0:	e8df f013 	tbh	[pc, r3, lsl #1]
 100d9c4:	0367036a 	.word	0x0367036a
 100d9c8:	035b033d 	.word	0x035b033d
 100d9cc:	9a07      	ldr	r2, [sp, #28]
 100d9ce:	f242 730f 	movw	r3, #9999	; 0x270f
 100d9d2:	f3c6 0613 	ubfx	r6, r6, #0, #20
 100d9d6:	6013      	str	r3, [r2, #0]
 100d9d8:	9b00      	ldr	r3, [sp, #0]
 100d9da:	4333      	orrs	r3, r6
 100d9dc:	d119      	bne.n	100da12 <_dtoa_r+0x1fa>
 100d9de:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 100d9e0:	f242 1618 	movw	r6, #8472	; 0x2118
 100d9e4:	f2c0 1601 	movt	r6, #257	; 0x101
 100d9e8:	2b00      	cmp	r3, #0
 100d9ea:	f43f af52 	beq.w	100d892 <_dtoa_r+0x7a>
 100d9ee:	f106 0308 	add.w	r3, r6, #8
 100d9f2:	e74c      	b.n	100d88e <_dtoa_r+0x76>
 100d9f4:	9903      	ldr	r1, [sp, #12]
 100d9f6:	2000      	movs	r0, #0
 100d9f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 100d9fc:	f2ab 3bff 	subw	fp, fp, #1023	; 0x3ff
 100da00:	f3c1 0113 	ubfx	r1, r1, #0, #20
 100da04:	900c      	str	r0, [sp, #48]	; 0x30
 100da06:	f041 537f 	orr.w	r3, r1, #1069547520	; 0x3fc00000
 100da0a:	9910      	ldr	r1, [sp, #64]	; 0x40
 100da0c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 100da10:	e771      	b.n	100d8f6 <_dtoa_r+0xde>
 100da12:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 100da14:	f242 1614 	movw	r6, #8468	; 0x2114
 100da18:	f2c0 1601 	movt	r6, #257	; 0x101
 100da1c:	2b00      	cmp	r3, #0
 100da1e:	f43f af38 	beq.w	100d892 <_dtoa_r+0x7a>
 100da22:	1cf3      	adds	r3, r6, #3
 100da24:	e733      	b.n	100d88e <_dtoa_r+0x76>
 100da26:	2e00      	cmp	r6, #0
 100da28:	f04f 0300 	mov.w	r3, #0
 100da2c:	930d      	str	r3, [sp, #52]	; 0x34
 100da2e:	bfa8      	it	ge
 100da30:	9309      	strge	r3, [sp, #36]	; 0x24
 100da32:	f2c0 827d 	blt.w	100df30 <_dtoa_r+0x718>
 100da36:	f1ba 0f09 	cmp.w	sl, #9
 100da3a:	f04f 0300 	mov.w	r3, #0
 100da3e:	442e      	add	r6, r5
 100da40:	9504      	str	r5, [sp, #16]
 100da42:	930b      	str	r3, [sp, #44]	; 0x2c
 100da44:	d9ad      	bls.n	100d9a2 <_dtoa_r+0x18a>
 100da46:	f04f 0a00 	mov.w	sl, #0
 100da4a:	f04f 37ff 	mov.w	r7, #4294967295
 100da4e:	46d1      	mov	r9, sl
 100da50:	2301      	movs	r3, #1
 100da52:	f8cd a020 	str.w	sl, [sp, #32]
 100da56:	930a      	str	r3, [sp, #40]	; 0x28
 100da58:	2100      	movs	r1, #0
 100da5a:	970e      	str	r7, [sp, #56]	; 0x38
 100da5c:	6461      	str	r1, [r4, #68]	; 0x44
 100da5e:	4620      	mov	r0, r4
 100da60:	f000 ff6e 	bl	100e940 <_Balloc>
 100da64:	4683      	mov	fp, r0
 100da66:	6420      	str	r0, [r4, #64]	; 0x40
 100da68:	f1b9 0f00 	cmp.w	r9, #0
 100da6c:	f000 80e2 	beq.w	100dc34 <_dtoa_r+0x41c>
 100da70:	9a04      	ldr	r2, [sp, #16]
 100da72:	2a00      	cmp	r2, #0
 100da74:	f340 827a 	ble.w	100df6c <_dtoa_r+0x754>
 100da78:	f002 010f 	and.w	r1, r2, #15
 100da7c:	f640 4360 	movw	r3, #3168	; 0xc60
 100da80:	f2c0 1301 	movt	r3, #257	; 0x101
 100da84:	1112      	asrs	r2, r2, #4
 100da86:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 100da8a:	ed93 6b00 	vldr	d6, [r3]
 100da8e:	06d3      	lsls	r3, r2, #27
 100da90:	f140 82d1 	bpl.w	100e036 <_dtoa_r+0x81e>
 100da94:	f640 5350 	movw	r3, #3408	; 0xd50
 100da98:	f2c0 1301 	movt	r3, #257	; 0x101
 100da9c:	ed9d 5b02 	vldr	d5, [sp, #8]
 100daa0:	f002 020f 	and.w	r2, r2, #15
 100daa4:	2103      	movs	r1, #3
 100daa6:	ed93 7b08 	vldr	d7, [r3, #32]
 100daaa:	ee85 5b07 	vdiv.f64	d5, d5, d7
 100daae:	f640 5350 	movw	r3, #3408	; 0xd50
 100dab2:	f2c0 1301 	movt	r3, #257	; 0x101
 100dab6:	b152      	cbz	r2, 100dace <_dtoa_r+0x2b6>
 100dab8:	07d0      	lsls	r0, r2, #31
 100daba:	d504      	bpl.n	100dac6 <_dtoa_r+0x2ae>
 100dabc:	ed93 7b00 	vldr	d7, [r3]
 100dac0:	3101      	adds	r1, #1
 100dac2:	ee26 6b07 	vmul.f64	d6, d6, d7
 100dac6:	1052      	asrs	r2, r2, #1
 100dac8:	f103 0308 	add.w	r3, r3, #8
 100dacc:	d1f4      	bne.n	100dab8 <_dtoa_r+0x2a0>
 100dace:	ee85 7b06 	vdiv.f64	d7, d5, d6
 100dad2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 100dad4:	b13b      	cbz	r3, 100dae6 <_dtoa_r+0x2ce>
 100dad6:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 100dada:	eeb4 7bc6 	vcmpe.f64	d7, d6
 100dade:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100dae2:	f100 83b3 	bmi.w	100e24c <_dtoa_r+0xa34>
 100dae6:	eeb1 6b0c 	vmov.f64	d6, #28	; 0x40e00000  7.0
 100daea:	ee05 1a90 	vmov	s11, r1
 100daee:	eeb8 5be5 	vcvt.f64.s32	d5, s11
 100daf2:	ee05 6b07 	vmla.f64	d6, d5, d7
 100daf6:	ed8d 6b00 	vstr	d6, [sp]
 100dafa:	9b01      	ldr	r3, [sp, #4]
 100dafc:	e9dd 0100 	ldrd	r0, r1, [sp]
 100db00:	f1a3 7150 	sub.w	r1, r3, #54525952	; 0x3400000
 100db04:	2f00      	cmp	r7, #0
 100db06:	d07d      	beq.n	100dc04 <_dtoa_r+0x3ec>
 100db08:	f8dd e010 	ldr.w	lr, [sp, #16]
 100db0c:	463a      	mov	r2, r7
 100db0e:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 100db12:	f640 4c60 	movw	ip, #3168	; 0xc60
 100db16:	ec41 0b15 	vmov	d5, r0, r1
 100db1a:	f2c0 1c01 	movt	ip, #257	; 0x101
 100db1e:	980a      	ldr	r0, [sp, #40]	; 0x28
 100db20:	eb0c 0cc2 	add.w	ip, ip, r2, lsl #3
 100db24:	f10b 0301 	add.w	r3, fp, #1
 100db28:	ed1c 3b02 	vldr	d3, [ip, #-8]
 100db2c:	ee16 1a90 	vmov	r1, s13
 100db30:	eeb8 4be6 	vcvt.f64.s32	d4, s13
 100db34:	ee37 7b44 	vsub.f64	d7, d7, d4
 100db38:	3130      	adds	r1, #48	; 0x30
 100db3a:	b2c9      	uxtb	r1, r1
 100db3c:	2800      	cmp	r0, #0
 100db3e:	f000 82ae 	beq.w	100e09e <_dtoa_r+0x886>
 100db42:	eeb6 4b00 	vmov.f64	d4, #96	; 0x3f000000  0.5
 100db46:	f88b 1000 	strb.w	r1, [fp]
 100db4a:	ee84 6b03 	vdiv.f64	d6, d4, d3
 100db4e:	ee36 6b45 	vsub.f64	d6, d6, d5
 100db52:	eeb4 6bc7 	vcmpe.f64	d6, d7
 100db56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100db5a:	dc3e      	bgt.n	100dbda <_dtoa_r+0x3c2>
 100db5c:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 100db60:	ee32 5b47 	vsub.f64	d5, d2, d7
 100db64:	eeb4 6bc5 	vcmpe.f64	d6, d5
 100db68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100db6c:	f300 8473 	bgt.w	100e456 <_dtoa_r+0xc3e>
 100db70:	2a01      	cmp	r2, #1
 100db72:	d05b      	beq.n	100dc2c <_dtoa_r+0x414>
 100db74:	445a      	add	r2, fp
 100db76:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 100db7a:	e019      	b.n	100dbb0 <_dtoa_r+0x398>
 100db7c:	f3af 8000 	nop.w
 100db80:	636f4361 	.word	0x636f4361
 100db84:	3fd287a7 	.word	0x3fd287a7
 100db88:	8b60c8b3 	.word	0x8b60c8b3
 100db8c:	3fc68a28 	.word	0x3fc68a28
 100db90:	509f79fb 	.word	0x509f79fb
 100db94:	3fd34413 	.word	0x3fd34413
 100db98:	01012111 	.word	0x01012111
 100db9c:	ee32 5b47 	vsub.f64	d5, d2, d7
 100dba0:	eeb4 5bc6 	vcmpe.f64	d5, d6
 100dba4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100dba8:	f100 8455 	bmi.w	100e456 <_dtoa_r+0xc3e>
 100dbac:	4293      	cmp	r3, r2
 100dbae:	d03d      	beq.n	100dc2c <_dtoa_r+0x414>
 100dbb0:	ee27 5b04 	vmul.f64	d5, d7, d4
 100dbb4:	ee26 6b04 	vmul.f64	d6, d6, d4
 100dbb8:	eefd 7bc5 	vcvt.s32.f64	s15, d5
 100dbbc:	ee17 1a90 	vmov	r1, s15
 100dbc0:	eeb8 3be7 	vcvt.f64.s32	d3, s15
 100dbc4:	ee35 7b43 	vsub.f64	d7, d5, d3
 100dbc8:	eeb4 7bc6 	vcmpe.f64	d7, d6
 100dbcc:	3130      	adds	r1, #48	; 0x30
 100dbce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100dbd2:	b2c9      	uxtb	r1, r1
 100dbd4:	f803 1b01 	strb.w	r1, [r3], #1
 100dbd8:	d5e0      	bpl.n	100db9c <_dtoa_r+0x384>
 100dbda:	465e      	mov	r6, fp
 100dbdc:	f10e 0201 	add.w	r2, lr, #1
 100dbe0:	469b      	mov	fp, r3
 100dbe2:	9204      	str	r2, [sp, #16]
 100dbe4:	e0e3      	b.n	100ddae <_dtoa_r+0x596>
 100dbe6:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 100dbea:	ee06 1a90 	vmov	s13, r1
 100dbee:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 100dbf2:	ee06 5b07 	vmla.f64	d5, d6, d7
 100dbf6:	ed8d 5b00 	vstr	d5, [sp]
 100dbfa:	9b01      	ldr	r3, [sp, #4]
 100dbfc:	e9dd 0100 	ldrd	r0, r1, [sp]
 100dc00:	f1a3 7150 	sub.w	r1, r3, #54525952	; 0x3400000
 100dc04:	eeb1 6b04 	vmov.f64	d6, #20	; 0x40a00000  5.0
 100dc08:	ec41 0b15 	vmov	d5, r0, r1
 100dc0c:	ee37 7b46 	vsub.f64	d7, d7, d6
 100dc10:	eeb4 7bc5 	vcmpe.f64	d7, d5
 100dc14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100dc18:	f300 8345 	bgt.w	100e2a6 <_dtoa_r+0xa8e>
 100dc1c:	eeb1 5b45 	vneg.f64	d5, d5
 100dc20:	eeb4 7bc5 	vcmpe.f64	d7, d5
 100dc24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100dc28:	f100 8171 	bmi.w	100df0e <_dtoa_r+0x6f6>
 100dc2c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 100dc30:	e9cd 2300 	strd	r2, r3, [sp]
 100dc34:	9a04      	ldr	r2, [sp, #16]
 100dc36:	9b11      	ldr	r3, [sp, #68]	; 0x44
 100dc38:	4611      	mov	r1, r2
 100dc3a:	290e      	cmp	r1, #14
 100dc3c:	ea6f 0203 	mvn.w	r2, r3
 100dc40:	ea4f 72d2 	mov.w	r2, r2, lsr #31
 100dc44:	bfc8      	it	gt
 100dc46:	2200      	movgt	r2, #0
 100dc48:	2a00      	cmp	r2, #0
 100dc4a:	f040 814a 	bne.w	100dee2 <_dtoa_r+0x6ca>
 100dc4e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 100dc50:	2a00      	cmp	r2, #0
 100dc52:	f000 8182 	beq.w	100df5a <_dtoa_r+0x742>
 100dc56:	f1ba 0f01 	cmp.w	sl, #1
 100dc5a:	f340 8316 	ble.w	100e28a <_dtoa_r+0xa72>
 100dc5e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 100dc60:	1e7a      	subs	r2, r7, #1
 100dc62:	4293      	cmp	r3, r2
 100dc64:	bfaf      	iteee	ge
 100dc66:	1a9b      	subge	r3, r3, r2
 100dc68:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 100dc6a:	920b      	strlt	r2, [sp, #44]	; 0x2c
 100dc6c:	1ad3      	sublt	r3, r2, r3
 100dc6e:	bfbc      	itt	lt
 100dc70:	18ed      	addlt	r5, r5, r3
 100dc72:	2300      	movlt	r3, #0
 100dc74:	2f00      	cmp	r7, #0
 100dc76:	9302      	str	r3, [sp, #8]
 100dc78:	bfa5      	ittet	ge
 100dc7a:	19f6      	addge	r6, r6, r7
 100dc7c:	9b09      	ldrge	r3, [sp, #36]	; 0x24
 100dc7e:	9b09      	ldrlt	r3, [sp, #36]	; 0x24
 100dc80:	930c      	strge	r3, [sp, #48]	; 0x30
 100dc82:	bfb5      	itete	lt
 100dc84:	1bdb      	sublt	r3, r3, r7
 100dc86:	19db      	addge	r3, r3, r7
 100dc88:	930c      	strlt	r3, [sp, #48]	; 0x30
 100dc8a:	9309      	strge	r3, [sp, #36]	; 0x24
 100dc8c:	2101      	movs	r1, #1
 100dc8e:	4620      	mov	r0, r4
 100dc90:	f000 ff68 	bl	100eb64 <__i2b>
 100dc94:	4681      	mov	r9, r0
 100dc96:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 100dc98:	2a00      	cmp	r2, #0
 100dc9a:	bfc8      	it	gt
 100dc9c:	2e00      	cmpgt	r6, #0
 100dc9e:	dd09      	ble.n	100dcb4 <_dtoa_r+0x49c>
 100dca0:	42b2      	cmp	r2, r6
 100dca2:	4613      	mov	r3, r2
 100dca4:	9909      	ldr	r1, [sp, #36]	; 0x24
 100dca6:	bfa8      	it	ge
 100dca8:	4633      	movge	r3, r6
 100dcaa:	1af6      	subs	r6, r6, r3
 100dcac:	1ac9      	subs	r1, r1, r3
 100dcae:	1ad2      	subs	r2, r2, r3
 100dcb0:	9109      	str	r1, [sp, #36]	; 0x24
 100dcb2:	920c      	str	r2, [sp, #48]	; 0x30
 100dcb4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 100dcb6:	b163      	cbz	r3, 100dcd2 <_dtoa_r+0x4ba>
 100dcb8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 100dcba:	2b00      	cmp	r3, #0
 100dcbc:	f000 810a 	beq.w	100ded4 <_dtoa_r+0x6bc>
 100dcc0:	9b02      	ldr	r3, [sp, #8]
 100dcc2:	2b00      	cmp	r3, #0
 100dcc4:	f300 8294 	bgt.w	100e1f0 <_dtoa_r+0x9d8>
 100dcc8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 100dcca:	9a02      	ldr	r2, [sp, #8]
 100dccc:	1a9a      	subs	r2, r3, r2
 100dcce:	f040 8102 	bne.w	100ded6 <_dtoa_r+0x6be>
 100dcd2:	2101      	movs	r1, #1
 100dcd4:	4620      	mov	r0, r4
 100dcd6:	f000 ff45 	bl	100eb64 <__i2b>
 100dcda:	2d00      	cmp	r5, #0
 100dcdc:	9002      	str	r0, [sp, #8]
 100dcde:	f300 8174 	bgt.w	100dfca <_dtoa_r+0x7b2>
 100dce2:	f1ba 0f01 	cmp.w	sl, #1
 100dce6:	f340 82a5 	ble.w	100e234 <_dtoa_r+0xa1c>
 100dcea:	2300      	movs	r3, #0
 100dcec:	930b      	str	r3, [sp, #44]	; 0x2c
 100dcee:	2001      	movs	r0, #1
 100dcf0:	2d00      	cmp	r5, #0
 100dcf2:	f040 8176 	bne.w	100dfe2 <_dtoa_r+0x7ca>
 100dcf6:	4430      	add	r0, r6
 100dcf8:	f010 001f 	ands.w	r0, r0, #31
 100dcfc:	f000 8134 	beq.w	100df68 <_dtoa_r+0x750>
 100dd00:	f1c0 0320 	rsb	r3, r0, #32
 100dd04:	2b04      	cmp	r3, #4
 100dd06:	f340 83fe 	ble.w	100e506 <_dtoa_r+0xcee>
 100dd0a:	f1c0 001c 	rsb	r0, r0, #28
 100dd0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 100dd10:	4406      	add	r6, r0
 100dd12:	4403      	add	r3, r0
 100dd14:	9309      	str	r3, [sp, #36]	; 0x24
 100dd16:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 100dd18:	4403      	add	r3, r0
 100dd1a:	930c      	str	r3, [sp, #48]	; 0x30
 100dd1c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 100dd1e:	2b00      	cmp	r3, #0
 100dd20:	dd05      	ble.n	100dd2e <_dtoa_r+0x516>
 100dd22:	4641      	mov	r1, r8
 100dd24:	461a      	mov	r2, r3
 100dd26:	4620      	mov	r0, r4
 100dd28:	f001 f818 	bl	100ed5c <__lshift>
 100dd2c:	4680      	mov	r8, r0
 100dd2e:	2e00      	cmp	r6, #0
 100dd30:	dd05      	ble.n	100dd3e <_dtoa_r+0x526>
 100dd32:	4632      	mov	r2, r6
 100dd34:	9902      	ldr	r1, [sp, #8]
 100dd36:	4620      	mov	r0, r4
 100dd38:	f001 f810 	bl	100ed5c <__lshift>
 100dd3c:	9002      	str	r0, [sp, #8]
 100dd3e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 100dd40:	f1ba 0f02 	cmp.w	sl, #2
 100dd44:	bfd4      	ite	le
 100dd46:	2500      	movle	r5, #0
 100dd48:	2501      	movgt	r5, #1
 100dd4a:	2b00      	cmp	r3, #0
 100dd4c:	f040 8153 	bne.w	100dff6 <_dtoa_r+0x7de>
 100dd50:	2f00      	cmp	r7, #0
 100dd52:	bfcc      	ite	gt
 100dd54:	2500      	movgt	r5, #0
 100dd56:	f005 0501 	andle.w	r5, r5, #1
 100dd5a:	2d00      	cmp	r5, #0
 100dd5c:	d03c      	beq.n	100ddd8 <_dtoa_r+0x5c0>
 100dd5e:	2f00      	cmp	r7, #0
 100dd60:	f040 80d8 	bne.w	100df14 <_dtoa_r+0x6fc>
 100dd64:	463b      	mov	r3, r7
 100dd66:	9902      	ldr	r1, [sp, #8]
 100dd68:	2205      	movs	r2, #5
 100dd6a:	4620      	mov	r0, r4
 100dd6c:	f000 fe18 	bl	100e9a0 <__multadd>
 100dd70:	4601      	mov	r1, r0
 100dd72:	9002      	str	r0, [sp, #8]
 100dd74:	4640      	mov	r0, r8
 100dd76:	f001 f84f 	bl	100ee18 <__mcmp>
 100dd7a:	2800      	cmp	r0, #0
 100dd7c:	f340 80ca 	ble.w	100df14 <_dtoa_r+0x6fc>
 100dd80:	9a04      	ldr	r2, [sp, #16]
 100dd82:	465b      	mov	r3, fp
 100dd84:	465e      	mov	r6, fp
 100dd86:	f102 0a01 	add.w	sl, r2, #1
 100dd8a:	2231      	movs	r2, #49	; 0x31
 100dd8c:	f803 2b01 	strb.w	r2, [r3], #1
 100dd90:	469b      	mov	fp, r3
 100dd92:	9902      	ldr	r1, [sp, #8]
 100dd94:	4620      	mov	r0, r4
 100dd96:	f10a 0301 	add.w	r3, sl, #1
 100dd9a:	9304      	str	r3, [sp, #16]
 100dd9c:	f000 fdf6 	bl	100e98c <_Bfree>
 100dda0:	f1b9 0f00 	cmp.w	r9, #0
 100dda4:	d003      	beq.n	100ddae <_dtoa_r+0x596>
 100dda6:	4649      	mov	r1, r9
 100dda8:	4620      	mov	r0, r4
 100ddaa:	f000 fdef 	bl	100e98c <_Bfree>
 100ddae:	4641      	mov	r1, r8
 100ddb0:	4620      	mov	r0, r4
 100ddb2:	f000 fdeb 	bl	100e98c <_Bfree>
 100ddb6:	2300      	movs	r3, #0
 100ddb8:	f88b 3000 	strb.w	r3, [fp]
 100ddbc:	9b07      	ldr	r3, [sp, #28]
 100ddbe:	461a      	mov	r2, r3
 100ddc0:	9b04      	ldr	r3, [sp, #16]
 100ddc2:	6013      	str	r3, [r2, #0]
 100ddc4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 100ddc6:	2b00      	cmp	r3, #0
 100ddc8:	f43f ad63 	beq.w	100d892 <_dtoa_r+0x7a>
 100ddcc:	4630      	mov	r0, r6
 100ddce:	f8c3 b000 	str.w	fp, [r3]
 100ddd2:	b013      	add	sp, #76	; 0x4c
 100ddd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 100ddd8:	9b04      	ldr	r3, [sp, #16]
 100ddda:	3301      	adds	r3, #1
 100dddc:	9304      	str	r3, [sp, #16]
 100ddde:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 100dde0:	2b00      	cmp	r3, #0
 100dde2:	f000 818e 	beq.w	100e102 <_dtoa_r+0x8ea>
 100dde6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 100dde8:	2b00      	cmp	r3, #0
 100ddea:	dd05      	ble.n	100ddf8 <_dtoa_r+0x5e0>
 100ddec:	4649      	mov	r1, r9
 100ddee:	461a      	mov	r2, r3
 100ddf0:	4620      	mov	r0, r4
 100ddf2:	f000 ffb3 	bl	100ed5c <__lshift>
 100ddf6:	4681      	mov	r9, r0
 100ddf8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 100ddfa:	2b00      	cmp	r3, #0
 100ddfc:	f040 8315 	bne.w	100e42a <_dtoa_r+0xc12>
 100de00:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
 100de04:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 100de08:	f10b 33ff 	add.w	r3, fp, #4294967295
 100de0c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 100de10:	443b      	add	r3, r7
 100de12:	9a00      	ldr	r2, [sp, #0]
 100de14:	465f      	mov	r7, fp
 100de16:	930b      	str	r3, [sp, #44]	; 0x2c
 100de18:	f002 0201 	and.w	r2, r2, #1
 100de1c:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
 100de20:	9208      	str	r2, [sp, #32]
 100de22:	9d02      	ldr	r5, [sp, #8]
 100de24:	4640      	mov	r0, r8
 100de26:	4629      	mov	r1, r5
 100de28:	f7ff fc52 	bl	100d6d0 <quorem>
 100de2c:	4649      	mov	r1, r9
 100de2e:	4683      	mov	fp, r0
 100de30:	4640      	mov	r0, r8
 100de32:	f000 fff1 	bl	100ee18 <__mcmp>
 100de36:	4629      	mov	r1, r5
 100de38:	4652      	mov	r2, sl
 100de3a:	f10b 0330 	add.w	r3, fp, #48	; 0x30
 100de3e:	9300      	str	r3, [sp, #0]
 100de40:	4606      	mov	r6, r0
 100de42:	4620      	mov	r0, r4
 100de44:	f001 f806 	bl	100ee54 <__mdiff>
 100de48:	68c3      	ldr	r3, [r0, #12]
 100de4a:	4605      	mov	r5, r0
 100de4c:	4601      	mov	r1, r0
 100de4e:	2b00      	cmp	r3, #0
 100de50:	f040 81e1 	bne.w	100e216 <_dtoa_r+0x9fe>
 100de54:	4640      	mov	r0, r8
 100de56:	f000 ffdf 	bl	100ee18 <__mcmp>
 100de5a:	4629      	mov	r1, r5
 100de5c:	900a      	str	r0, [sp, #40]	; 0x28
 100de5e:	4620      	mov	r0, r4
 100de60:	f000 fd94 	bl	100e98c <_Bfree>
 100de64:	9b09      	ldr	r3, [sp, #36]	; 0x24
 100de66:	9908      	ldr	r1, [sp, #32]
 100de68:	461a      	mov	r2, r3
 100de6a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 100de6c:	431a      	orrs	r2, r3
 100de6e:	430a      	orrs	r2, r1
 100de70:	f000 8321 	beq.w	100e4b6 <_dtoa_r+0xc9e>
 100de74:	2e00      	cmp	r6, #0
 100de76:	f107 0501 	add.w	r5, r7, #1
 100de7a:	f2c0 82ae 	blt.w	100e3da <_dtoa_r+0xbc2>
 100de7e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 100de80:	4316      	orrs	r6, r2
 100de82:	9a08      	ldr	r2, [sp, #32]
 100de84:	4332      	orrs	r2, r6
 100de86:	f000 82a8 	beq.w	100e3da <_dtoa_r+0xbc2>
 100de8a:	2b00      	cmp	r3, #0
 100de8c:	f300 82e8 	bgt.w	100e460 <_dtoa_r+0xc48>
 100de90:	9b00      	ldr	r3, [sp, #0]
 100de92:	703b      	strb	r3, [r7, #0]
 100de94:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 100de96:	42bb      	cmp	r3, r7
 100de98:	f000 82f0 	beq.w	100e47c <_dtoa_r+0xc64>
 100de9c:	4641      	mov	r1, r8
 100de9e:	2300      	movs	r3, #0
 100dea0:	220a      	movs	r2, #10
 100dea2:	4620      	mov	r0, r4
 100dea4:	f000 fd7c 	bl	100e9a0 <__multadd>
 100dea8:	45d1      	cmp	r9, sl
 100deaa:	4649      	mov	r1, r9
 100deac:	f04f 0300 	mov.w	r3, #0
 100deb0:	f04f 020a 	mov.w	r2, #10
 100deb4:	4680      	mov	r8, r0
 100deb6:	4620      	mov	r0, r4
 100deb8:	f000 81b2 	beq.w	100e220 <_dtoa_r+0xa08>
 100debc:	f000 fd70 	bl	100e9a0 <__multadd>
 100dec0:	4651      	mov	r1, sl
 100dec2:	2300      	movs	r3, #0
 100dec4:	220a      	movs	r2, #10
 100dec6:	462f      	mov	r7, r5
 100dec8:	4681      	mov	r9, r0
 100deca:	4620      	mov	r0, r4
 100decc:	f000 fd68 	bl	100e9a0 <__multadd>
 100ded0:	4682      	mov	sl, r0
 100ded2:	e7a6      	b.n	100de22 <_dtoa_r+0x60a>
 100ded4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 100ded6:	4641      	mov	r1, r8
 100ded8:	4620      	mov	r0, r4
 100deda:	f000 feed 	bl	100ecb8 <__pow5mult>
 100dede:	4680      	mov	r8, r0
 100dee0:	e6f7      	b.n	100dcd2 <_dtoa_r+0x4ba>
 100dee2:	f640 4360 	movw	r3, #3168	; 0xc60
 100dee6:	f2c0 1301 	movt	r3, #257	; 0x101
 100deea:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 100deee:	2f00      	cmp	r7, #0
 100def0:	460a      	mov	r2, r1
 100def2:	ed93 5b00 	vldr	d5, [r3]
 100def6:	bfc8      	it	gt
 100def8:	2200      	movgt	r2, #0
 100defa:	9b08      	ldr	r3, [sp, #32]
 100defc:	bfd8      	it	le
 100defe:	2201      	movle	r2, #1
 100df00:	ea12 73d3 	ands.w	r3, r2, r3, lsr #31
 100df04:	f000 81ed 	beq.w	100e2e2 <_dtoa_r+0xaca>
 100df08:	2f00      	cmp	r7, #0
 100df0a:	f000 814a 	beq.w	100e1a2 <_dtoa_r+0x98a>
 100df0e:	2300      	movs	r3, #0
 100df10:	9302      	str	r3, [sp, #8]
 100df12:	4699      	mov	r9, r3
 100df14:	9b08      	ldr	r3, [sp, #32]
 100df16:	465e      	mov	r6, fp
 100df18:	ea6f 0a03 	mvn.w	sl, r3
 100df1c:	e739      	b.n	100dd92 <_dtoa_r+0x57a>
 100df1e:	2e00      	cmp	r6, #0
 100df20:	f04f 0301 	mov.w	r3, #1
 100df24:	930d      	str	r3, [sp, #52]	; 0x34
 100df26:	bfa4      	itt	ge
 100df28:	2300      	movge	r3, #0
 100df2a:	9309      	strge	r3, [sp, #36]	; 0x24
 100df2c:	f6bf ad2a 	bge.w	100d984 <_dtoa_r+0x16c>
 100df30:	f1cb 0301 	rsb	r3, fp, #1
 100df34:	2600      	movs	r6, #0
 100df36:	9309      	str	r3, [sp, #36]	; 0x24
 100df38:	e524      	b.n	100d984 <_dtoa_r+0x16c>
 100df3a:	f242 1610 	movw	r6, #8464	; 0x2110
 100df3e:	f2c0 1601 	movt	r6, #257	; 0x101
 100df42:	4630      	mov	r0, r6
 100df44:	b013      	add	sp, #76	; 0x4c
 100df46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 100df4a:	9a00      	ldr	r2, [sp, #0]
 100df4c:	f1c3 0320 	rsb	r3, r3, #32
 100df50:	fa02 f303 	lsl.w	r3, r2, r3
 100df54:	ee07 3a90 	vmov	s15, r3
 100df58:	e4c0      	b.n	100d8dc <_dtoa_r+0xc4>
 100df5a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 100df5c:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
 100df60:	9302      	str	r3, [sp, #8]
 100df62:	9b09      	ldr	r3, [sp, #36]	; 0x24
 100df64:	930c      	str	r3, [sp, #48]	; 0x30
 100df66:	e696      	b.n	100dc96 <_dtoa_r+0x47e>
 100df68:	201c      	movs	r0, #28
 100df6a:	e6d0      	b.n	100dd0e <_dtoa_r+0x4f6>
 100df6c:	f000 8115 	beq.w	100e19a <_dtoa_r+0x982>
 100df70:	9b04      	ldr	r3, [sp, #16]
 100df72:	f640 4260 	movw	r2, #3168	; 0xc60
 100df76:	f2c0 1201 	movt	r2, #257	; 0x101
 100df7a:	ed9d 7b02 	vldr	d7, [sp, #8]
 100df7e:	425b      	negs	r3, r3
 100df80:	f003 010f 	and.w	r1, r3, #15
 100df84:	111b      	asrs	r3, r3, #4
 100df86:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 100df8a:	ed92 5b00 	vldr	d5, [r2]
 100df8e:	ee27 5b05 	vmul.f64	d5, d7, d5
 100df92:	f000 82ad 	beq.w	100e4f0 <_dtoa_r+0xcd8>
 100df96:	f640 5250 	movw	r2, #3408	; 0xd50
 100df9a:	f2c0 1201 	movt	r2, #257	; 0x101
 100df9e:	2000      	movs	r0, #0
 100dfa0:	2102      	movs	r1, #2
 100dfa2:	eeb0 7b45 	vmov.f64	d7, d5
 100dfa6:	f013 0f01 	tst.w	r3, #1
 100dfaa:	d005      	beq.n	100dfb8 <_dtoa_r+0x7a0>
 100dfac:	ed92 6b00 	vldr	d6, [r2]
 100dfb0:	3101      	adds	r1, #1
 100dfb2:	4648      	mov	r0, r9
 100dfb4:	ee27 7b06 	vmul.f64	d7, d7, d6
 100dfb8:	105b      	asrs	r3, r3, #1
 100dfba:	f102 0208 	add.w	r2, r2, #8
 100dfbe:	d1f2      	bne.n	100dfa6 <_dtoa_r+0x78e>
 100dfc0:	2800      	cmp	r0, #0
 100dfc2:	bf08      	it	eq
 100dfc4:	eeb0 7b45 	vmoveq.f64	d7, d5
 100dfc8:	e583      	b.n	100dad2 <_dtoa_r+0x2ba>
 100dfca:	4601      	mov	r1, r0
 100dfcc:	462a      	mov	r2, r5
 100dfce:	4620      	mov	r0, r4
 100dfd0:	f000 fe72 	bl	100ecb8 <__pow5mult>
 100dfd4:	f1ba 0f01 	cmp.w	sl, #1
 100dfd8:	9002      	str	r0, [sp, #8]
 100dfda:	f340 80f1 	ble.w	100e1c0 <_dtoa_r+0x9a8>
 100dfde:	2300      	movs	r3, #0
 100dfe0:	930b      	str	r3, [sp, #44]	; 0x2c
 100dfe2:	9a02      	ldr	r2, [sp, #8]
 100dfe4:	6913      	ldr	r3, [r2, #16]
 100dfe6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 100dfea:	6918      	ldr	r0, [r3, #16]
 100dfec:	f000 fd6c 	bl	100eac8 <__hi0bits>
 100dff0:	f1c0 0020 	rsb	r0, r0, #32
 100dff4:	e67f      	b.n	100dcf6 <_dtoa_r+0x4de>
 100dff6:	9902      	ldr	r1, [sp, #8]
 100dff8:	4640      	mov	r0, r8
 100dffa:	f000 ff0d 	bl	100ee18 <__mcmp>
 100dffe:	2800      	cmp	r0, #0
 100e000:	f6bf aea6 	bge.w	100dd50 <_dtoa_r+0x538>
 100e004:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 100e006:	2300      	movs	r3, #0
 100e008:	4641      	mov	r1, r8
 100e00a:	220a      	movs	r2, #10
 100e00c:	4620      	mov	r0, r4
 100e00e:	429e      	cmp	r6, r3
 100e010:	bfcc      	ite	gt
 100e012:	2500      	movgt	r5, #0
 100e014:	f005 0501 	andle.w	r5, r5, #1
 100e018:	f000 fcc2 	bl	100e9a0 <__multadd>
 100e01c:	9b04      	ldr	r3, [sp, #16]
 100e01e:	1e5e      	subs	r6, r3, #1
 100e020:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 100e022:	4680      	mov	r8, r0
 100e024:	2b00      	cmp	r3, #0
 100e026:	f040 8252 	bne.w	100e4ce <_dtoa_r+0xcb6>
 100e02a:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 100e02c:	2d00      	cmp	r5, #0
 100e02e:	d068      	beq.n	100e102 <_dtoa_r+0x8ea>
 100e030:	9604      	str	r6, [sp, #16]
 100e032:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 100e034:	e693      	b.n	100dd5e <_dtoa_r+0x546>
 100e036:	ed9d 5b00 	vldr	d5, [sp]
 100e03a:	2102      	movs	r1, #2
 100e03c:	e537      	b.n	100daae <_dtoa_r+0x296>
 100e03e:	2301      	movs	r3, #1
 100e040:	930a      	str	r3, [sp, #40]	; 0x28
 100e042:	9b08      	ldr	r3, [sp, #32]
 100e044:	2b00      	cmp	r3, #0
 100e046:	f340 80f1 	ble.w	100e22c <_dtoa_r+0xa14>
 100e04a:	461f      	mov	r7, r3
 100e04c:	461a      	mov	r2, r3
 100e04e:	930e      	str	r3, [sp, #56]	; 0x38
 100e050:	2f0e      	cmp	r7, #14
 100e052:	bf8c      	ite	hi
 100e054:	f04f 0900 	movhi.w	r9, #0
 100e058:	f009 0901 	andls.w	r9, r9, #1
 100e05c:	2a17      	cmp	r2, #23
 100e05e:	f04f 0100 	mov.w	r1, #0
 100e062:	6461      	str	r1, [r4, #68]	; 0x44
 100e064:	f77f acfb 	ble.w	100da5e <_dtoa_r+0x246>
 100e068:	2304      	movs	r3, #4
 100e06a:	005b      	lsls	r3, r3, #1
 100e06c:	3101      	adds	r1, #1
 100e06e:	f103 0014 	add.w	r0, r3, #20
 100e072:	4290      	cmp	r0, r2
 100e074:	d9f9      	bls.n	100e06a <_dtoa_r+0x852>
 100e076:	6461      	str	r1, [r4, #68]	; 0x44
 100e078:	e4f1      	b.n	100da5e <_dtoa_r+0x246>
 100e07a:	2301      	movs	r3, #1
 100e07c:	930a      	str	r3, [sp, #40]	; 0x28
 100e07e:	9a04      	ldr	r2, [sp, #16]
 100e080:	9b08      	ldr	r3, [sp, #32]
 100e082:	4413      	add	r3, r2
 100e084:	930e      	str	r3, [sp, #56]	; 0x38
 100e086:	1c5f      	adds	r7, r3, #1
 100e088:	2f01      	cmp	r7, #1
 100e08a:	463a      	mov	r2, r7
 100e08c:	bfb8      	it	lt
 100e08e:	2201      	movlt	r2, #1
 100e090:	e7de      	b.n	100e050 <_dtoa_r+0x838>
 100e092:	2300      	movs	r3, #0
 100e094:	930a      	str	r3, [sp, #40]	; 0x28
 100e096:	e7f2      	b.n	100e07e <_dtoa_r+0x866>
 100e098:	2300      	movs	r3, #0
 100e09a:	930a      	str	r3, [sp, #40]	; 0x28
 100e09c:	e7d1      	b.n	100e042 <_dtoa_r+0x82a>
 100e09e:	2a01      	cmp	r2, #1
 100e0a0:	ee25 3b03 	vmul.f64	d3, d5, d3
 100e0a4:	f88b 1000 	strb.w	r1, [fp]
 100e0a8:	d011      	beq.n	100e0ce <_dtoa_r+0x8b6>
 100e0aa:	445a      	add	r2, fp
 100e0ac:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 100e0b0:	ee27 6b04 	vmul.f64	d6, d7, d4
 100e0b4:	eefd 7bc6 	vcvt.s32.f64	s15, d6
 100e0b8:	ee17 1a90 	vmov	r1, s15
 100e0bc:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 100e0c0:	ee36 7b45 	vsub.f64	d7, d6, d5
 100e0c4:	3130      	adds	r1, #48	; 0x30
 100e0c6:	f803 1b01 	strb.w	r1, [r3], #1
 100e0ca:	4293      	cmp	r3, r2
 100e0cc:	d1f0      	bne.n	100e0b0 <_dtoa_r+0x898>
 100e0ce:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
 100e0d2:	ee33 5b06 	vadd.f64	d5, d3, d6
 100e0d6:	eeb4 5bc7 	vcmpe.f64	d5, d7
 100e0da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100e0de:	f100 819d 	bmi.w	100e41c <_dtoa_r+0xc04>
 100e0e2:	ee36 6b43 	vsub.f64	d6, d6, d3
 100e0e6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 100e0ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100e0ee:	f77f ad9d 	ble.w	100dc2c <_dtoa_r+0x414>
 100e0f2:	e000      	b.n	100e0f6 <_dtoa_r+0x8de>
 100e0f4:	460b      	mov	r3, r1
 100e0f6:	f813 2c01 	ldrb.w	r2, [r3, #-1]
 100e0fa:	1e59      	subs	r1, r3, #1
 100e0fc:	2a30      	cmp	r2, #48	; 0x30
 100e0fe:	d0f9      	beq.n	100e0f4 <_dtoa_r+0x8dc>
 100e100:	e56b      	b.n	100dbda <_dtoa_r+0x3c2>
 100e102:	465d      	mov	r5, fp
 100e104:	2601      	movs	r6, #1
 100e106:	f8dd a008 	ldr.w	sl, [sp, #8]
 100e10a:	e002      	b.n	100e112 <_dtoa_r+0x8fa>
 100e10c:	f000 fc48 	bl	100e9a0 <__multadd>
 100e110:	4680      	mov	r8, r0
 100e112:	4651      	mov	r1, sl
 100e114:	4640      	mov	r0, r8
 100e116:	f7ff fadb 	bl	100d6d0 <quorem>
 100e11a:	42be      	cmp	r6, r7
 100e11c:	f04f 0300 	mov.w	r3, #0
 100e120:	f04f 020a 	mov.w	r2, #10
 100e124:	4641      	mov	r1, r8
 100e126:	f106 0601 	add.w	r6, r6, #1
 100e12a:	f100 0c30 	add.w	ip, r0, #48	; 0x30
 100e12e:	4620      	mov	r0, r4
 100e130:	f805 cb01 	strb.w	ip, [r5], #1
 100e134:	dbea      	blt.n	100e10c <_dtoa_r+0x8f4>
 100e136:	2600      	movs	r6, #0
 100e138:	f8cd c000 	str.w	ip, [sp]
 100e13c:	4641      	mov	r1, r8
 100e13e:	2201      	movs	r2, #1
 100e140:	4620      	mov	r0, r4
 100e142:	f000 fe0b 	bl	100ed5c <__lshift>
 100e146:	9902      	ldr	r1, [sp, #8]
 100e148:	4680      	mov	r8, r0
 100e14a:	f000 fe65 	bl	100ee18 <__mcmp>
 100e14e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 100e152:	2800      	cmp	r0, #0
 100e154:	f340 8118 	ble.w	100e388 <_dtoa_r+0xb70>
 100e158:	1e6b      	subs	r3, r5, #1
 100e15a:	e004      	b.n	100e166 <_dtoa_r+0x94e>
 100e15c:	459b      	cmp	fp, r3
 100e15e:	f000 8124 	beq.w	100e3aa <_dtoa_r+0xb92>
 100e162:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 100e166:	2a39      	cmp	r2, #57	; 0x39
 100e168:	f103 0501 	add.w	r5, r3, #1
 100e16c:	d0f6      	beq.n	100e15c <_dtoa_r+0x944>
 100e16e:	3201      	adds	r2, #1
 100e170:	701a      	strb	r2, [r3, #0]
 100e172:	9902      	ldr	r1, [sp, #8]
 100e174:	4620      	mov	r0, r4
 100e176:	f000 fc09 	bl	100e98c <_Bfree>
 100e17a:	f1b9 0f00 	cmp.w	r9, #0
 100e17e:	f000 8111 	beq.w	100e3a4 <_dtoa_r+0xb8c>
 100e182:	2e00      	cmp	r6, #0
 100e184:	bf18      	it	ne
 100e186:	454e      	cmpne	r6, r9
 100e188:	f000 81b7 	beq.w	100e4fa <_dtoa_r+0xce2>
 100e18c:	4631      	mov	r1, r6
 100e18e:	4620      	mov	r0, r4
 100e190:	465e      	mov	r6, fp
 100e192:	f000 fbfb 	bl	100e98c <_Bfree>
 100e196:	46ab      	mov	fp, r5
 100e198:	e605      	b.n	100dda6 <_dtoa_r+0x58e>
 100e19a:	ed9d 7b00 	vldr	d7, [sp]
 100e19e:	2102      	movs	r1, #2
 100e1a0:	e497      	b.n	100dad2 <_dtoa_r+0x2ba>
 100e1a2:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 100e1a6:	9702      	str	r7, [sp, #8]
 100e1a8:	46b9      	mov	r9, r7
 100e1aa:	ee25 5b07 	vmul.f64	d5, d5, d7
 100e1ae:	ed9d 7b00 	vldr	d7, [sp]
 100e1b2:	eeb4 5bc7 	vcmpe.f64	d5, d7
 100e1b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100e1ba:	f6bf aeab 	bge.w	100df14 <_dtoa_r+0x6fc>
 100e1be:	e5df      	b.n	100dd80 <_dtoa_r+0x568>
 100e1c0:	e9dd 1200 	ldrd	r1, r2, [sp]
 100e1c4:	2900      	cmp	r1, #0
 100e1c6:	f47f af0a 	bne.w	100dfde <_dtoa_r+0x7c6>
 100e1ca:	f3c2 0313 	ubfx	r3, r2, #0, #20
 100e1ce:	2b00      	cmp	r3, #0
 100e1d0:	f040 8196 	bne.w	100e500 <_dtoa_r+0xce8>
 100e1d4:	2300      	movs	r3, #0
 100e1d6:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 100e1da:	4013      	ands	r3, r2
 100e1dc:	2b00      	cmp	r3, #0
 100e1de:	f000 8152 	beq.w	100e486 <_dtoa_r+0xc6e>
 100e1e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 100e1e4:	3601      	adds	r6, #1
 100e1e6:	3301      	adds	r3, #1
 100e1e8:	9309      	str	r3, [sp, #36]	; 0x24
 100e1ea:	2301      	movs	r3, #1
 100e1ec:	930b      	str	r3, [sp, #44]	; 0x2c
 100e1ee:	e57e      	b.n	100dcee <_dtoa_r+0x4d6>
 100e1f0:	461a      	mov	r2, r3
 100e1f2:	4649      	mov	r1, r9
 100e1f4:	4620      	mov	r0, r4
 100e1f6:	f000 fd5f 	bl	100ecb8 <__pow5mult>
 100e1fa:	4642      	mov	r2, r8
 100e1fc:	4601      	mov	r1, r0
 100e1fe:	4681      	mov	r9, r0
 100e200:	4620      	mov	r0, r4
 100e202:	f000 fcb9 	bl	100eb78 <__multiply>
 100e206:	4641      	mov	r1, r8
 100e208:	900f      	str	r0, [sp, #60]	; 0x3c
 100e20a:	4620      	mov	r0, r4
 100e20c:	f000 fbbe 	bl	100e98c <_Bfree>
 100e210:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 100e212:	4698      	mov	r8, r3
 100e214:	e558      	b.n	100dcc8 <_dtoa_r+0x4b0>
 100e216:	4620      	mov	r0, r4
 100e218:	f000 fbb8 	bl	100e98c <_Bfree>
 100e21c:	2301      	movs	r3, #1
 100e21e:	e629      	b.n	100de74 <_dtoa_r+0x65c>
 100e220:	f000 fbbe 	bl	100e9a0 <__multadd>
 100e224:	462f      	mov	r7, r5
 100e226:	4681      	mov	r9, r0
 100e228:	4682      	mov	sl, r0
 100e22a:	e5fa      	b.n	100de22 <_dtoa_r+0x60a>
 100e22c:	2301      	movs	r3, #1
 100e22e:	9308      	str	r3, [sp, #32]
 100e230:	461f      	mov	r7, r3
 100e232:	e411      	b.n	100da58 <_dtoa_r+0x240>
 100e234:	e9dd 1200 	ldrd	r1, r2, [sp]
 100e238:	2900      	cmp	r1, #0
 100e23a:	f47f ad56 	bne.w	100dcea <_dtoa_r+0x4d2>
 100e23e:	f3c2 0313 	ubfx	r3, r2, #0, #20
 100e242:	2b00      	cmp	r3, #0
 100e244:	d0c6      	beq.n	100e1d4 <_dtoa_r+0x9bc>
 100e246:	9b00      	ldr	r3, [sp, #0]
 100e248:	930b      	str	r3, [sp, #44]	; 0x2c
 100e24a:	e550      	b.n	100dcee <_dtoa_r+0x4d6>
 100e24c:	2f00      	cmp	r7, #0
 100e24e:	f43f acca 	beq.w	100dbe6 <_dtoa_r+0x3ce>
 100e252:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 100e254:	2a00      	cmp	r2, #0
 100e256:	f77f ace9 	ble.w	100dc2c <_dtoa_r+0x414>
 100e25a:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 100e25e:	3101      	adds	r1, #1
 100e260:	9b04      	ldr	r3, [sp, #16]
 100e262:	f103 3eff 	add.w	lr, r3, #4294967295
 100e266:	ee27 7b06 	vmul.f64	d7, d7, d6
 100e26a:	ee06 1a90 	vmov	s13, r1
 100e26e:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 100e272:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 100e276:	ee06 5b07 	vmla.f64	d5, d6, d7
 100e27a:	ed8d 5b00 	vstr	d5, [sp]
 100e27e:	9b01      	ldr	r3, [sp, #4]
 100e280:	e9dd 0100 	ldrd	r0, r1, [sp]
 100e284:	f1a3 7150 	sub.w	r1, r3, #54525952	; 0x3400000
 100e288:	e441      	b.n	100db0e <_dtoa_r+0x2f6>
 100e28a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 100e28c:	2a00      	cmp	r2, #0
 100e28e:	f000 8099 	beq.w	100e3c4 <_dtoa_r+0xbac>
 100e292:	9a09      	ldr	r2, [sp, #36]	; 0x24
 100e294:	f203 4333 	addw	r3, r3, #1075	; 0x433
 100e298:	441e      	add	r6, r3
 100e29a:	18d3      	adds	r3, r2, r3
 100e29c:	9309      	str	r3, [sp, #36]	; 0x24
 100e29e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 100e2a0:	920c      	str	r2, [sp, #48]	; 0x30
 100e2a2:	9302      	str	r3, [sp, #8]
 100e2a4:	e4f2      	b.n	100dc8c <_dtoa_r+0x474>
 100e2a6:	2300      	movs	r3, #0
 100e2a8:	9302      	str	r3, [sp, #8]
 100e2aa:	4699      	mov	r9, r3
 100e2ac:	e568      	b.n	100dd80 <_dtoa_r+0x568>
 100e2ae:	2100      	movs	r1, #0
 100e2b0:	4620      	mov	r0, r4
 100e2b2:	6461      	str	r1, [r4, #68]	; 0x44
 100e2b4:	f000 fb44 	bl	100e940 <_Balloc>
 100e2b8:	9a04      	ldr	r2, [sp, #16]
 100e2ba:	9b11      	ldr	r3, [sp, #68]	; 0x44
 100e2bc:	2a0e      	cmp	r2, #14
 100e2be:	4683      	mov	fp, r0
 100e2c0:	6420      	str	r0, [r4, #64]	; 0x40
 100e2c2:	f300 8126 	bgt.w	100e512 <_dtoa_r+0xcfa>
 100e2c6:	2b00      	cmp	r3, #0
 100e2c8:	f2c0 8123 	blt.w	100e512 <_dtoa_r+0xcfa>
 100e2cc:	9a04      	ldr	r2, [sp, #16]
 100e2ce:	f640 4360 	movw	r3, #3168	; 0xc60
 100e2d2:	f2c0 1301 	movt	r3, #257	; 0x101
 100e2d6:	f04f 37ff 	mov.w	r7, #4294967295
 100e2da:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 100e2de:	ed93 5b00 	vldr	d5, [r3]
 100e2e2:	9a04      	ldr	r2, [sp, #16]
 100e2e4:	2f01      	cmp	r7, #1
 100e2e6:	465b      	mov	r3, fp
 100e2e8:	ed9d 7b00 	vldr	d7, [sp]
 100e2ec:	f102 0201 	add.w	r2, r2, #1
 100e2f0:	9204      	str	r2, [sp, #16]
 100e2f2:	ee87 6b05 	vdiv.f64	d6, d7, d5
 100e2f6:	eebd 6bc6 	vcvt.s32.f64	s12, d6
 100e2fa:	ee16 2a10 	vmov	r2, s12
 100e2fe:	eeb8 4bc6 	vcvt.f64.s32	d4, s12
 100e302:	ee04 7b45 	vmls.f64	d7, d4, d5
 100e306:	f102 0230 	add.w	r2, r2, #48	; 0x30
 100e30a:	f803 2b01 	strb.w	r2, [r3], #1
 100e30e:	d022      	beq.n	100e356 <_dtoa_r+0xb3e>
 100e310:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 100e314:	ee27 7b03 	vmul.f64	d7, d7, d3
 100e318:	eeb5 7b40 	vcmp.f64	d7, #0.0
 100e31c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100e320:	d079      	beq.n	100e416 <_dtoa_r+0xbfe>
 100e322:	2201      	movs	r2, #1
 100e324:	e006      	b.n	100e334 <_dtoa_r+0xb1c>
 100e326:	ee27 7b03 	vmul.f64	d7, d7, d3
 100e32a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 100e32e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100e332:	d070      	beq.n	100e416 <_dtoa_r+0xbfe>
 100e334:	ee87 6b05 	vdiv.f64	d6, d7, d5
 100e338:	3201      	adds	r2, #1
 100e33a:	42ba      	cmp	r2, r7
 100e33c:	eebd 6bc6 	vcvt.s32.f64	s12, d6
 100e340:	ee16 1a10 	vmov	r1, s12
 100e344:	eeb8 4bc6 	vcvt.f64.s32	d4, s12
 100e348:	ee04 7b45 	vmls.f64	d7, d4, d5
 100e34c:	f101 0130 	add.w	r1, r1, #48	; 0x30
 100e350:	f803 1b01 	strb.w	r1, [r3], #1
 100e354:	d1e7      	bne.n	100e326 <_dtoa_r+0xb0e>
 100e356:	ee37 7b07 	vadd.f64	d7, d7, d7
 100e35a:	eeb4 7bc5 	vcmpe.f64	d7, d5
 100e35e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100e362:	f340 8098 	ble.w	100e496 <_dtoa_r+0xc7e>
 100e366:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 100e36a:	465e      	mov	r6, fp
 100e36c:	3b01      	subs	r3, #1
 100e36e:	e003      	b.n	100e378 <_dtoa_r+0xb60>
 100e370:	429e      	cmp	r6, r3
 100e372:	d021      	beq.n	100e3b8 <_dtoa_r+0xba0>
 100e374:	f813 1d01 	ldrb.w	r1, [r3, #-1]!
 100e378:	2939      	cmp	r1, #57	; 0x39
 100e37a:	f103 0b01 	add.w	fp, r3, #1
 100e37e:	d0f7      	beq.n	100e370 <_dtoa_r+0xb58>
 100e380:	1c4a      	adds	r2, r1, #1
 100e382:	b2d2      	uxtb	r2, r2
 100e384:	701a      	strb	r2, [r3, #0]
 100e386:	e512      	b.n	100ddae <_dtoa_r+0x596>
 100e388:	d103      	bne.n	100e392 <_dtoa_r+0xb7a>
 100e38a:	9b00      	ldr	r3, [sp, #0]
 100e38c:	07db      	lsls	r3, r3, #31
 100e38e:	f53f aee3 	bmi.w	100e158 <_dtoa_r+0x940>
 100e392:	1e6b      	subs	r3, r5, #1
 100e394:	e001      	b.n	100e39a <_dtoa_r+0xb82>
 100e396:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 100e39a:	2a30      	cmp	r2, #48	; 0x30
 100e39c:	f103 0501 	add.w	r5, r3, #1
 100e3a0:	d0f9      	beq.n	100e396 <_dtoa_r+0xb7e>
 100e3a2:	e6e6      	b.n	100e172 <_dtoa_r+0x95a>
 100e3a4:	465e      	mov	r6, fp
 100e3a6:	46ab      	mov	fp, r5
 100e3a8:	e501      	b.n	100ddae <_dtoa_r+0x596>
 100e3aa:	9b04      	ldr	r3, [sp, #16]
 100e3ac:	3301      	adds	r3, #1
 100e3ae:	9304      	str	r3, [sp, #16]
 100e3b0:	2331      	movs	r3, #49	; 0x31
 100e3b2:	f88b 3000 	strb.w	r3, [fp]
 100e3b6:	e6dc      	b.n	100e172 <_dtoa_r+0x95a>
 100e3b8:	9a04      	ldr	r2, [sp, #16]
 100e3ba:	3201      	adds	r2, #1
 100e3bc:	9204      	str	r2, [sp, #16]
 100e3be:	2231      	movs	r2, #49	; 0x31
 100e3c0:	701a      	strb	r2, [r3, #0]
 100e3c2:	e4f4      	b.n	100ddae <_dtoa_r+0x596>
 100e3c4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 100e3c6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 100e3c8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 100e3ca:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 100e3ce:	920c      	str	r2, [sp, #48]	; 0x30
 100e3d0:	441e      	add	r6, r3
 100e3d2:	18d3      	adds	r3, r2, r3
 100e3d4:	9102      	str	r1, [sp, #8]
 100e3d6:	9309      	str	r3, [sp, #36]	; 0x24
 100e3d8:	e458      	b.n	100dc8c <_dtoa_r+0x474>
 100e3da:	2b00      	cmp	r3, #0
 100e3dc:	465e      	mov	r6, fp
 100e3de:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 100e3e2:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
 100e3e6:	dd10      	ble.n	100e40a <_dtoa_r+0xbf2>
 100e3e8:	4641      	mov	r1, r8
 100e3ea:	2201      	movs	r2, #1
 100e3ec:	4620      	mov	r0, r4
 100e3ee:	f000 fcb5 	bl	100ed5c <__lshift>
 100e3f2:	9902      	ldr	r1, [sp, #8]
 100e3f4:	4680      	mov	r8, r0
 100e3f6:	f000 fd0f 	bl	100ee18 <__mcmp>
 100e3fa:	2800      	cmp	r0, #0
 100e3fc:	dd73      	ble.n	100e4e6 <_dtoa_r+0xcce>
 100e3fe:	9b00      	ldr	r3, [sp, #0]
 100e400:	2b39      	cmp	r3, #57	; 0x39
 100e402:	d042      	beq.n	100e48a <_dtoa_r+0xc72>
 100e404:	4633      	mov	r3, r6
 100e406:	3331      	adds	r3, #49	; 0x31
 100e408:	9300      	str	r3, [sp, #0]
 100e40a:	9b00      	ldr	r3, [sp, #0]
 100e40c:	464e      	mov	r6, r9
 100e40e:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
 100e412:	703b      	strb	r3, [r7, #0]
 100e414:	e6ad      	b.n	100e172 <_dtoa_r+0x95a>
 100e416:	465e      	mov	r6, fp
 100e418:	469b      	mov	fp, r3
 100e41a:	e4c8      	b.n	100ddae <_dtoa_r+0x596>
 100e41c:	f10e 0201 	add.w	r2, lr, #1
 100e420:	465e      	mov	r6, fp
 100e422:	9204      	str	r2, [sp, #16]
 100e424:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 100e428:	e7a0      	b.n	100e36c <_dtoa_r+0xb54>
 100e42a:	f8d9 1004 	ldr.w	r1, [r9, #4]
 100e42e:	4620      	mov	r0, r4
 100e430:	f000 fa86 	bl	100e940 <_Balloc>
 100e434:	f8d9 3010 	ldr.w	r3, [r9, #16]
 100e438:	f109 010c 	add.w	r1, r9, #12
 100e43c:	3302      	adds	r3, #2
 100e43e:	009a      	lsls	r2, r3, #2
 100e440:	4605      	mov	r5, r0
 100e442:	300c      	adds	r0, #12
 100e444:	f7fc e8bc 	blx	100a5c0 <memcpy>
 100e448:	4629      	mov	r1, r5
 100e44a:	2201      	movs	r2, #1
 100e44c:	4620      	mov	r0, r4
 100e44e:	f000 fc85 	bl	100ed5c <__lshift>
 100e452:	900a      	str	r0, [sp, #40]	; 0x28
 100e454:	e4d6      	b.n	100de04 <_dtoa_r+0x5ec>
 100e456:	f10e 0201 	add.w	r2, lr, #1
 100e45a:	465e      	mov	r6, fp
 100e45c:	9204      	str	r2, [sp, #16]
 100e45e:	e785      	b.n	100e36c <_dtoa_r+0xb54>
 100e460:	9b00      	ldr	r3, [sp, #0]
 100e462:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
 100e466:	2b39      	cmp	r3, #57	; 0x39
 100e468:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 100e46c:	d00d      	beq.n	100e48a <_dtoa_r+0xc72>
 100e46e:	9b00      	ldr	r3, [sp, #0]
 100e470:	464e      	mov	r6, r9
 100e472:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
 100e476:	3301      	adds	r3, #1
 100e478:	703b      	strb	r3, [r7, #0]
 100e47a:	e67a      	b.n	100e172 <_dtoa_r+0x95a>
 100e47c:	464e      	mov	r6, r9
 100e47e:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
 100e482:	46d1      	mov	r9, sl
 100e484:	e65a      	b.n	100e13c <_dtoa_r+0x924>
 100e486:	930b      	str	r3, [sp, #44]	; 0x2c
 100e488:	e431      	b.n	100dcee <_dtoa_r+0x4d6>
 100e48a:	2239      	movs	r2, #57	; 0x39
 100e48c:	464e      	mov	r6, r9
 100e48e:	703a      	strb	r2, [r7, #0]
 100e490:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
 100e494:	e660      	b.n	100e158 <_dtoa_r+0x940>
 100e496:	eeb4 7b45 	vcmp.f64	d7, d5
 100e49a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100e49e:	d1ba      	bne.n	100e416 <_dtoa_r+0xbfe>
 100e4a0:	ee16 2a10 	vmov	r2, s12
 100e4a4:	465e      	mov	r6, fp
 100e4a6:	07d1      	lsls	r1, r2, #31
 100e4a8:	bf48      	it	mi
 100e4aa:	f813 1c01 	ldrbmi.w	r1, [r3, #-1]
 100e4ae:	f53f af5d 	bmi.w	100e36c <_dtoa_r+0xb54>
 100e4b2:	469b      	mov	fp, r3
 100e4b4:	e47b      	b.n	100ddae <_dtoa_r+0x596>
 100e4b6:	9a00      	ldr	r2, [sp, #0]
 100e4b8:	465b      	mov	r3, fp
 100e4ba:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 100e4be:	1c7d      	adds	r5, r7, #1
 100e4c0:	2a39      	cmp	r2, #57	; 0x39
 100e4c2:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
 100e4c6:	d0e0      	beq.n	100e48a <_dtoa_r+0xc72>
 100e4c8:	2e00      	cmp	r6, #0
 100e4ca:	dc9c      	bgt.n	100e406 <_dtoa_r+0xbee>
 100e4cc:	e79d      	b.n	100e40a <_dtoa_r+0xbf2>
 100e4ce:	4649      	mov	r1, r9
 100e4d0:	2300      	movs	r3, #0
 100e4d2:	220a      	movs	r2, #10
 100e4d4:	4620      	mov	r0, r4
 100e4d6:	f000 fa63 	bl	100e9a0 <__multadd>
 100e4da:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 100e4dc:	4681      	mov	r9, r0
 100e4de:	2d00      	cmp	r5, #0
 100e4e0:	f43f ac81 	beq.w	100dde6 <_dtoa_r+0x5ce>
 100e4e4:	e5a4      	b.n	100e030 <_dtoa_r+0x818>
 100e4e6:	d190      	bne.n	100e40a <_dtoa_r+0xbf2>
 100e4e8:	9b00      	ldr	r3, [sp, #0]
 100e4ea:	07da      	lsls	r2, r3, #31
 100e4ec:	d58d      	bpl.n	100e40a <_dtoa_r+0xbf2>
 100e4ee:	e786      	b.n	100e3fe <_dtoa_r+0xbe6>
 100e4f0:	eeb0 7b45 	vmov.f64	d7, d5
 100e4f4:	2102      	movs	r1, #2
 100e4f6:	f7ff baec 	b.w	100dad2 <_dtoa_r+0x2ba>
 100e4fa:	465e      	mov	r6, fp
 100e4fc:	46ab      	mov	fp, r5
 100e4fe:	e452      	b.n	100dda6 <_dtoa_r+0x58e>
 100e500:	9b00      	ldr	r3, [sp, #0]
 100e502:	930b      	str	r3, [sp, #44]	; 0x2c
 100e504:	e56d      	b.n	100dfe2 <_dtoa_r+0x7ca>
 100e506:	f43f ac09 	beq.w	100dd1c <_dtoa_r+0x504>
 100e50a:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
 100e50e:	f7ff bbfe 	b.w	100dd0e <_dtoa_r+0x4f6>
 100e512:	2200      	movs	r2, #0
 100e514:	f04f 37ff 	mov.w	r7, #4294967295
 100e518:	9208      	str	r2, [sp, #32]
 100e51a:	2201      	movs	r2, #1
 100e51c:	970e      	str	r7, [sp, #56]	; 0x38
 100e51e:	920a      	str	r2, [sp, #40]	; 0x28
 100e520:	f7ff bb99 	b.w	100dc56 <_dtoa_r+0x43e>

0100e524 <_malloc_trim_r>:
 100e524:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 100e526:	f642 27ac 	movw	r7, #10924	; 0x2aac
 100e52a:	f2c0 1701 	movt	r7, #257	; 0x101
 100e52e:	460c      	mov	r4, r1
 100e530:	4606      	mov	r6, r0
 100e532:	f7fc fb85 	bl	100ac40 <__malloc_lock>
 100e536:	68bb      	ldr	r3, [r7, #8]
 100e538:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
 100e53c:	310f      	adds	r1, #15
 100e53e:	685d      	ldr	r5, [r3, #4]
 100e540:	f025 0503 	bic.w	r5, r5, #3
 100e544:	4429      	add	r1, r5
 100e546:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
 100e54a:	f021 010f 	bic.w	r1, r1, #15
 100e54e:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
 100e552:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
 100e556:	db07      	blt.n	100e568 <_malloc_trim_r+0x44>
 100e558:	2100      	movs	r1, #0
 100e55a:	4630      	mov	r0, r6
 100e55c:	f7fc fb74 	bl	100ac48 <_sbrk_r>
 100e560:	68bb      	ldr	r3, [r7, #8]
 100e562:	442b      	add	r3, r5
 100e564:	4298      	cmp	r0, r3
 100e566:	d004      	beq.n	100e572 <_malloc_trim_r+0x4e>
 100e568:	4630      	mov	r0, r6
 100e56a:	f7fc fb6b 	bl	100ac44 <__malloc_unlock>
 100e56e:	2000      	movs	r0, #0
 100e570:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 100e572:	4261      	negs	r1, r4
 100e574:	4630      	mov	r0, r6
 100e576:	f7fc fb67 	bl	100ac48 <_sbrk_r>
 100e57a:	3001      	adds	r0, #1
 100e57c:	d010      	beq.n	100e5a0 <_malloc_trim_r+0x7c>
 100e57e:	68ba      	ldr	r2, [r7, #8]
 100e580:	f248 23e8 	movw	r3, #33512	; 0x82e8
 100e584:	f2c0 1301 	movt	r3, #257	; 0x101
 100e588:	1b2d      	subs	r5, r5, r4
 100e58a:	4630      	mov	r0, r6
 100e58c:	f045 0501 	orr.w	r5, r5, #1
 100e590:	6819      	ldr	r1, [r3, #0]
 100e592:	6055      	str	r5, [r2, #4]
 100e594:	1b09      	subs	r1, r1, r4
 100e596:	6019      	str	r1, [r3, #0]
 100e598:	f7fc fb54 	bl	100ac44 <__malloc_unlock>
 100e59c:	2001      	movs	r0, #1
 100e59e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 100e5a0:	2100      	movs	r1, #0
 100e5a2:	4630      	mov	r0, r6
 100e5a4:	f7fc fb50 	bl	100ac48 <_sbrk_r>
 100e5a8:	68ba      	ldr	r2, [r7, #8]
 100e5aa:	1a83      	subs	r3, r0, r2
 100e5ac:	2b0f      	cmp	r3, #15
 100e5ae:	dddb      	ble.n	100e568 <_malloc_trim_r+0x44>
 100e5b0:	f642 64b4 	movw	r4, #11956	; 0x2eb4
 100e5b4:	f2c0 1401 	movt	r4, #257	; 0x101
 100e5b8:	f248 21e8 	movw	r1, #33512	; 0x82e8
 100e5bc:	f2c0 1101 	movt	r1, #257	; 0x101
 100e5c0:	6824      	ldr	r4, [r4, #0]
 100e5c2:	f043 0301 	orr.w	r3, r3, #1
 100e5c6:	6053      	str	r3, [r2, #4]
 100e5c8:	1b00      	subs	r0, r0, r4
 100e5ca:	6008      	str	r0, [r1, #0]
 100e5cc:	e7cc      	b.n	100e568 <_malloc_trim_r+0x44>
 100e5ce:	bf00      	nop

0100e5d0 <_free_r>:
 100e5d0:	2900      	cmp	r1, #0
 100e5d2:	d060      	beq.n	100e696 <_free_r+0xc6>
 100e5d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 100e5d6:	460f      	mov	r7, r1
 100e5d8:	4606      	mov	r6, r0
 100e5da:	f7fc fb31 	bl	100ac40 <__malloc_lock>
 100e5de:	f857 cc04 	ldr.w	ip, [r7, #-4]
 100e5e2:	f642 22ac 	movw	r2, #10924	; 0x2aac
 100e5e6:	f2c0 1201 	movt	r2, #257	; 0x101
 100e5ea:	f1a7 0008 	sub.w	r0, r7, #8
 100e5ee:	f02c 0301 	bic.w	r3, ip, #1
 100e5f2:	18c4      	adds	r4, r0, r3
 100e5f4:	6891      	ldr	r1, [r2, #8]
 100e5f6:	6865      	ldr	r5, [r4, #4]
 100e5f8:	42a1      	cmp	r1, r4
 100e5fa:	f025 0503 	bic.w	r5, r5, #3
 100e5fe:	d07f      	beq.n	100e700 <_free_r+0x130>
 100e600:	f01c 0f01 	tst.w	ip, #1
 100e604:	6065      	str	r5, [r4, #4]
 100e606:	eb04 0105 	add.w	r1, r4, r5
 100e60a:	d133      	bne.n	100e674 <_free_r+0xa4>
 100e60c:	f857 7c08 	ldr.w	r7, [r7, #-8]
 100e610:	f102 0c08 	add.w	ip, r2, #8
 100e614:	6849      	ldr	r1, [r1, #4]
 100e616:	1bc0      	subs	r0, r0, r7
 100e618:	443b      	add	r3, r7
 100e61a:	f001 0101 	and.w	r1, r1, #1
 100e61e:	6887      	ldr	r7, [r0, #8]
 100e620:	4567      	cmp	r7, ip
 100e622:	d061      	beq.n	100e6e8 <_free_r+0x118>
 100e624:	f8d0 e00c 	ldr.w	lr, [r0, #12]
 100e628:	f8c7 e00c 	str.w	lr, [r7, #12]
 100e62c:	f8ce 7008 	str.w	r7, [lr, #8]
 100e630:	2900      	cmp	r1, #0
 100e632:	f000 8090 	beq.w	100e756 <_free_r+0x186>
 100e636:	f043 0101 	orr.w	r1, r3, #1
 100e63a:	6041      	str	r1, [r0, #4]
 100e63c:	6023      	str	r3, [r4, #0]
 100e63e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 100e642:	d231      	bcs.n	100e6a8 <_free_r+0xd8>
 100e644:	08db      	lsrs	r3, r3, #3
 100e646:	2101      	movs	r1, #1
 100e648:	185d      	adds	r5, r3, r1
 100e64a:	6854      	ldr	r4, [r2, #4]
 100e64c:	109b      	asrs	r3, r3, #2
 100e64e:	f852 7035 	ldr.w	r7, [r2, r5, lsl #3]
 100e652:	fa01 f303 	lsl.w	r3, r1, r3
 100e656:	eb02 01c5 	add.w	r1, r2, r5, lsl #3
 100e65a:	4323      	orrs	r3, r4
 100e65c:	3908      	subs	r1, #8
 100e65e:	6053      	str	r3, [r2, #4]
 100e660:	e9c0 7102 	strd	r7, r1, [r0, #8]
 100e664:	f842 0035 	str.w	r0, [r2, r5, lsl #3]
 100e668:	60f8      	str	r0, [r7, #12]
 100e66a:	4630      	mov	r0, r6
 100e66c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 100e670:	f7fc bae8 	b.w	100ac44 <__malloc_unlock>
 100e674:	6849      	ldr	r1, [r1, #4]
 100e676:	07c9      	lsls	r1, r1, #31
 100e678:	d40e      	bmi.n	100e698 <_free_r+0xc8>
 100e67a:	442b      	add	r3, r5
 100e67c:	f102 0c08 	add.w	ip, r2, #8
 100e680:	68a1      	ldr	r1, [r4, #8]
 100e682:	f043 0501 	orr.w	r5, r3, #1
 100e686:	4561      	cmp	r1, ip
 100e688:	d06d      	beq.n	100e766 <_free_r+0x196>
 100e68a:	68e4      	ldr	r4, [r4, #12]
 100e68c:	60cc      	str	r4, [r1, #12]
 100e68e:	60a1      	str	r1, [r4, #8]
 100e690:	6045      	str	r5, [r0, #4]
 100e692:	50c3      	str	r3, [r0, r3]
 100e694:	e7d3      	b.n	100e63e <_free_r+0x6e>
 100e696:	4770      	bx	lr
 100e698:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 100e69c:	f043 0101 	orr.w	r1, r3, #1
 100e6a0:	f847 1c04 	str.w	r1, [r7, #-4]
 100e6a4:	6023      	str	r3, [r4, #0]
 100e6a6:	d3cd      	bcc.n	100e644 <_free_r+0x74>
 100e6a8:	0a59      	lsrs	r1, r3, #9
 100e6aa:	2904      	cmp	r1, #4
 100e6ac:	d848      	bhi.n	100e740 <_free_r+0x170>
 100e6ae:	0999      	lsrs	r1, r3, #6
 100e6b0:	f101 0439 	add.w	r4, r1, #57	; 0x39
 100e6b4:	f101 0538 	add.w	r5, r1, #56	; 0x38
 100e6b8:	00e1      	lsls	r1, r4, #3
 100e6ba:	1854      	adds	r4, r2, r1
 100e6bc:	5851      	ldr	r1, [r2, r1]
 100e6be:	3c08      	subs	r4, #8
 100e6c0:	428c      	cmp	r4, r1
 100e6c2:	d057      	beq.n	100e774 <_free_r+0x1a4>
 100e6c4:	684a      	ldr	r2, [r1, #4]
 100e6c6:	f022 0203 	bic.w	r2, r2, #3
 100e6ca:	429a      	cmp	r2, r3
 100e6cc:	d902      	bls.n	100e6d4 <_free_r+0x104>
 100e6ce:	6889      	ldr	r1, [r1, #8]
 100e6d0:	428c      	cmp	r4, r1
 100e6d2:	d1f7      	bne.n	100e6c4 <_free_r+0xf4>
 100e6d4:	68cc      	ldr	r4, [r1, #12]
 100e6d6:	e9c0 1402 	strd	r1, r4, [r0, #8]
 100e6da:	60a0      	str	r0, [r4, #8]
 100e6dc:	60c8      	str	r0, [r1, #12]
 100e6de:	4630      	mov	r0, r6
 100e6e0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 100e6e4:	f7fc baae 	b.w	100ac44 <__malloc_unlock>
 100e6e8:	2900      	cmp	r1, #0
 100e6ea:	d164      	bne.n	100e7b6 <_free_r+0x1e6>
 100e6ec:	68a1      	ldr	r1, [r4, #8]
 100e6ee:	442b      	add	r3, r5
 100e6f0:	68e2      	ldr	r2, [r4, #12]
 100e6f2:	f043 0401 	orr.w	r4, r3, #1
 100e6f6:	60ca      	str	r2, [r1, #12]
 100e6f8:	6091      	str	r1, [r2, #8]
 100e6fa:	6044      	str	r4, [r0, #4]
 100e6fc:	50c3      	str	r3, [r0, r3]
 100e6fe:	e7b4      	b.n	100e66a <_free_r+0x9a>
 100e700:	f01c 0f01 	tst.w	ip, #1
 100e704:	442b      	add	r3, r5
 100e706:	d107      	bne.n	100e718 <_free_r+0x148>
 100e708:	f857 1c08 	ldr.w	r1, [r7, #-8]
 100e70c:	1a40      	subs	r0, r0, r1
 100e70e:	440b      	add	r3, r1
 100e710:	e9d0 4102 	ldrd	r4, r1, [r0, #8]
 100e714:	60e1      	str	r1, [r4, #12]
 100e716:	608c      	str	r4, [r1, #8]
 100e718:	f642 61b8 	movw	r1, #11960	; 0x2eb8
 100e71c:	f2c0 1101 	movt	r1, #257	; 0x101
 100e720:	f043 0401 	orr.w	r4, r3, #1
 100e724:	6044      	str	r4, [r0, #4]
 100e726:	6809      	ldr	r1, [r1, #0]
 100e728:	6090      	str	r0, [r2, #8]
 100e72a:	4299      	cmp	r1, r3
 100e72c:	d89d      	bhi.n	100e66a <_free_r+0x9a>
 100e72e:	f248 23e4 	movw	r3, #33508	; 0x82e4
 100e732:	f2c0 1301 	movt	r3, #257	; 0x101
 100e736:	4630      	mov	r0, r6
 100e738:	6819      	ldr	r1, [r3, #0]
 100e73a:	f7ff fef3 	bl	100e524 <_malloc_trim_r>
 100e73e:	e794      	b.n	100e66a <_free_r+0x9a>
 100e740:	2914      	cmp	r1, #20
 100e742:	d90a      	bls.n	100e75a <_free_r+0x18a>
 100e744:	2954      	cmp	r1, #84	; 0x54
 100e746:	d81d      	bhi.n	100e784 <_free_r+0x1b4>
 100e748:	0b19      	lsrs	r1, r3, #12
 100e74a:	f101 046f 	add.w	r4, r1, #111	; 0x6f
 100e74e:	f101 056e 	add.w	r5, r1, #110	; 0x6e
 100e752:	00e1      	lsls	r1, r4, #3
 100e754:	e7b1      	b.n	100e6ba <_free_r+0xea>
 100e756:	442b      	add	r3, r5
 100e758:	e792      	b.n	100e680 <_free_r+0xb0>
 100e75a:	f101 045c 	add.w	r4, r1, #92	; 0x5c
 100e75e:	f101 055b 	add.w	r5, r1, #91	; 0x5b
 100e762:	00e1      	lsls	r1, r4, #3
 100e764:	e7a9      	b.n	100e6ba <_free_r+0xea>
 100e766:	e9c2 0004 	strd	r0, r0, [r2, #16]
 100e76a:	e9c0 cc02 	strd	ip, ip, [r0, #8]
 100e76e:	6045      	str	r5, [r0, #4]
 100e770:	50c3      	str	r3, [r0, r3]
 100e772:	e77a      	b.n	100e66a <_free_r+0x9a>
 100e774:	6853      	ldr	r3, [r2, #4]
 100e776:	10ad      	asrs	r5, r5, #2
 100e778:	2701      	movs	r7, #1
 100e77a:	fa07 f505 	lsl.w	r5, r7, r5
 100e77e:	431d      	orrs	r5, r3
 100e780:	6055      	str	r5, [r2, #4]
 100e782:	e7a8      	b.n	100e6d6 <_free_r+0x106>
 100e784:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
 100e788:	d806      	bhi.n	100e798 <_free_r+0x1c8>
 100e78a:	0bd9      	lsrs	r1, r3, #15
 100e78c:	f101 0478 	add.w	r4, r1, #120	; 0x78
 100e790:	f101 0577 	add.w	r5, r1, #119	; 0x77
 100e794:	00e1      	lsls	r1, r4, #3
 100e796:	e790      	b.n	100e6ba <_free_r+0xea>
 100e798:	f240 5454 	movw	r4, #1364	; 0x554
 100e79c:	42a1      	cmp	r1, r4
 100e79e:	bf9d      	ittte	ls
 100e7a0:	0c99      	lsrls	r1, r3, #18
 100e7a2:	f101 047d 	addls.w	r4, r1, #125	; 0x7d
 100e7a6:	f101 057c 	addls.w	r5, r1, #124	; 0x7c
 100e7aa:	f44f 717e 	movhi.w	r1, #1016	; 0x3f8
 100e7ae:	bf8c      	ite	hi
 100e7b0:	257e      	movhi	r5, #126	; 0x7e
 100e7b2:	00e1      	lslls	r1, r4, #3
 100e7b4:	e781      	b.n	100e6ba <_free_r+0xea>
 100e7b6:	f043 0201 	orr.w	r2, r3, #1
 100e7ba:	6042      	str	r2, [r0, #4]
 100e7bc:	6023      	str	r3, [r4, #0]
 100e7be:	e754      	b.n	100e66a <_free_r+0x9a>

0100e7c0 <_findenv_r>:
 100e7c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 100e7c4:	f642 67bc 	movw	r7, #11964	; 0x2ebc
 100e7c8:	f2c0 1701 	movt	r7, #257	; 0x101
 100e7cc:	460d      	mov	r5, r1
 100e7ce:	4616      	mov	r6, r2
 100e7d0:	4680      	mov	r8, r0
 100e7d2:	f001 fded 	bl	10103b0 <__env_lock>
 100e7d6:	f8d7 9000 	ldr.w	r9, [r7]
 100e7da:	f1b9 0f00 	cmp.w	r9, #0
 100e7de:	d021      	beq.n	100e824 <_findenv_r+0x64>
 100e7e0:	782a      	ldrb	r2, [r5, #0]
 100e7e2:	462c      	mov	r4, r5
 100e7e4:	2a3d      	cmp	r2, #61	; 0x3d
 100e7e6:	bf18      	it	ne
 100e7e8:	2a00      	cmpne	r2, #0
 100e7ea:	d005      	beq.n	100e7f8 <_findenv_r+0x38>
 100e7ec:	f814 2f01 	ldrb.w	r2, [r4, #1]!
 100e7f0:	2a00      	cmp	r2, #0
 100e7f2:	bf18      	it	ne
 100e7f4:	2a3d      	cmpne	r2, #61	; 0x3d
 100e7f6:	d1f9      	bne.n	100e7ec <_findenv_r+0x2c>
 100e7f8:	2a3d      	cmp	r2, #61	; 0x3d
 100e7fa:	d013      	beq.n	100e824 <_findenv_r+0x64>
 100e7fc:	f8d9 0000 	ldr.w	r0, [r9]
 100e800:	1b64      	subs	r4, r4, r5
 100e802:	b178      	cbz	r0, 100e824 <_findenv_r+0x64>
 100e804:	4622      	mov	r2, r4
 100e806:	4629      	mov	r1, r5
 100e808:	f7fc fe16 	bl	100b438 <strncmp>
 100e80c:	b930      	cbnz	r0, 100e81c <_findenv_r+0x5c>
 100e80e:	f8d9 3000 	ldr.w	r3, [r9]
 100e812:	eb03 0a04 	add.w	sl, r3, r4
 100e816:	5d1b      	ldrb	r3, [r3, r4]
 100e818:	2b3d      	cmp	r3, #61	; 0x3d
 100e81a:	d009      	beq.n	100e830 <_findenv_r+0x70>
 100e81c:	f859 0f04 	ldr.w	r0, [r9, #4]!
 100e820:	2800      	cmp	r0, #0
 100e822:	d1ef      	bne.n	100e804 <_findenv_r+0x44>
 100e824:	4640      	mov	r0, r8
 100e826:	f001 fdc5 	bl	10103b4 <__env_unlock>
 100e82a:	2000      	movs	r0, #0
 100e82c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 100e830:	683b      	ldr	r3, [r7, #0]
 100e832:	4640      	mov	r0, r8
 100e834:	eba9 0303 	sub.w	r3, r9, r3
 100e838:	109b      	asrs	r3, r3, #2
 100e83a:	6033      	str	r3, [r6, #0]
 100e83c:	f001 fdba 	bl	10103b4 <__env_unlock>
 100e840:	f10a 0001 	add.w	r0, sl, #1
 100e844:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0100e848 <_getenv_r>:
 100e848:	b500      	push	{lr}
 100e84a:	b083      	sub	sp, #12
 100e84c:	aa01      	add	r2, sp, #4
 100e84e:	f7ff ffb7 	bl	100e7c0 <_findenv_r>
 100e852:	b003      	add	sp, #12
 100e854:	f85d fb04 	ldr.w	pc, [sp], #4

0100e858 <__localeconv_l>:
 100e858:	30f0      	adds	r0, #240	; 0xf0
 100e85a:	4770      	bx	lr

0100e85c <_localeconv_r>:
 100e85c:	f242 42f0 	movw	r2, #9456	; 0x24f0
 100e860:	f2c0 1201 	movt	r2, #257	; 0x101
 100e864:	f642 1320 	movw	r3, #10528	; 0x2920
 100e868:	f2c0 1301 	movt	r3, #257	; 0x101
 100e86c:	6812      	ldr	r2, [r2, #0]
 100e86e:	6b50      	ldr	r0, [r2, #52]	; 0x34
 100e870:	2800      	cmp	r0, #0
 100e872:	bf08      	it	eq
 100e874:	4618      	moveq	r0, r3
 100e876:	30f0      	adds	r0, #240	; 0xf0
 100e878:	4770      	bx	lr
 100e87a:	bf00      	nop

0100e87c <localeconv>:
 100e87c:	f242 42f0 	movw	r2, #9456	; 0x24f0
 100e880:	f2c0 1201 	movt	r2, #257	; 0x101
 100e884:	f642 1320 	movw	r3, #10528	; 0x2920
 100e888:	f2c0 1301 	movt	r3, #257	; 0x101
 100e88c:	6812      	ldr	r2, [r2, #0]
 100e88e:	6b50      	ldr	r0, [r2, #52]	; 0x34
 100e890:	2800      	cmp	r0, #0
 100e892:	bf08      	it	eq
 100e894:	4618      	moveq	r0, r3
 100e896:	30f0      	adds	r0, #240	; 0xf0
 100e898:	4770      	bx	lr
 100e89a:	bf00      	nop
 100e89c:	0000      	movs	r0, r0
	...

0100e8a0 <memchr>:
 100e8a0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 100e8a4:	2a10      	cmp	r2, #16
 100e8a6:	db2b      	blt.n	100e900 <memchr+0x60>
 100e8a8:	f010 0f07 	tst.w	r0, #7
 100e8ac:	d008      	beq.n	100e8c0 <memchr+0x20>
 100e8ae:	f810 3b01 	ldrb.w	r3, [r0], #1
 100e8b2:	3a01      	subs	r2, #1
 100e8b4:	428b      	cmp	r3, r1
 100e8b6:	d02d      	beq.n	100e914 <memchr+0x74>
 100e8b8:	f010 0f07 	tst.w	r0, #7
 100e8bc:	b342      	cbz	r2, 100e910 <memchr+0x70>
 100e8be:	d1f6      	bne.n	100e8ae <memchr+0xe>
 100e8c0:	b4f0      	push	{r4, r5, r6, r7}
 100e8c2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 100e8c6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 100e8ca:	f022 0407 	bic.w	r4, r2, #7
 100e8ce:	f07f 0700 	mvns.w	r7, #0
 100e8d2:	2300      	movs	r3, #0
 100e8d4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 100e8d8:	3c08      	subs	r4, #8
 100e8da:	ea85 0501 	eor.w	r5, r5, r1
 100e8de:	ea86 0601 	eor.w	r6, r6, r1
 100e8e2:	fa85 f547 	uadd8	r5, r5, r7
 100e8e6:	faa3 f587 	sel	r5, r3, r7
 100e8ea:	fa86 f647 	uadd8	r6, r6, r7
 100e8ee:	faa5 f687 	sel	r6, r5, r7
 100e8f2:	b98e      	cbnz	r6, 100e918 <memchr+0x78>
 100e8f4:	d1ee      	bne.n	100e8d4 <memchr+0x34>
 100e8f6:	bcf0      	pop	{r4, r5, r6, r7}
 100e8f8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 100e8fc:	f002 0207 	and.w	r2, r2, #7
 100e900:	b132      	cbz	r2, 100e910 <memchr+0x70>
 100e902:	f810 3b01 	ldrb.w	r3, [r0], #1
 100e906:	3a01      	subs	r2, #1
 100e908:	ea83 0301 	eor.w	r3, r3, r1
 100e90c:	b113      	cbz	r3, 100e914 <memchr+0x74>
 100e90e:	d1f8      	bne.n	100e902 <memchr+0x62>
 100e910:	2000      	movs	r0, #0
 100e912:	4770      	bx	lr
 100e914:	3801      	subs	r0, #1
 100e916:	4770      	bx	lr
 100e918:	2d00      	cmp	r5, #0
 100e91a:	bf06      	itte	eq
 100e91c:	4635      	moveq	r5, r6
 100e91e:	3803      	subeq	r0, #3
 100e920:	3807      	subne	r0, #7
 100e922:	f015 0f01 	tst.w	r5, #1
 100e926:	d107      	bne.n	100e938 <memchr+0x98>
 100e928:	3001      	adds	r0, #1
 100e92a:	f415 7f80 	tst.w	r5, #256	; 0x100
 100e92e:	bf02      	ittt	eq
 100e930:	3001      	addeq	r0, #1
 100e932:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 100e936:	3001      	addeq	r0, #1
 100e938:	bcf0      	pop	{r4, r5, r6, r7}
 100e93a:	3801      	subs	r0, #1
 100e93c:	4770      	bx	lr
 100e93e:	bf00      	nop

0100e940 <_Balloc>:
 100e940:	b538      	push	{r3, r4, r5, lr}
 100e942:	4605      	mov	r5, r0
 100e944:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 100e946:	460c      	mov	r4, r1
 100e948:	b14b      	cbz	r3, 100e95e <_Balloc+0x1e>
 100e94a:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 100e94e:	b180      	cbz	r0, 100e972 <_Balloc+0x32>
 100e950:	6802      	ldr	r2, [r0, #0]
 100e952:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 100e956:	2300      	movs	r3, #0
 100e958:	e9c0 3303 	strd	r3, r3, [r0, #12]
 100e95c:	bd38      	pop	{r3, r4, r5, pc}
 100e95e:	2221      	movs	r2, #33	; 0x21
 100e960:	2104      	movs	r1, #4
 100e962:	f001 fcf3 	bl	101034c <_calloc_r>
 100e966:	4603      	mov	r3, r0
 100e968:	64e8      	str	r0, [r5, #76]	; 0x4c
 100e96a:	2800      	cmp	r0, #0
 100e96c:	d1ed      	bne.n	100e94a <_Balloc+0xa>
 100e96e:	2000      	movs	r0, #0
 100e970:	bd38      	pop	{r3, r4, r5, pc}
 100e972:	2101      	movs	r1, #1
 100e974:	4628      	mov	r0, r5
 100e976:	fa01 f504 	lsl.w	r5, r1, r4
 100e97a:	1d6a      	adds	r2, r5, #5
 100e97c:	0092      	lsls	r2, r2, #2
 100e97e:	f001 fce5 	bl	101034c <_calloc_r>
 100e982:	2800      	cmp	r0, #0
 100e984:	d0f3      	beq.n	100e96e <_Balloc+0x2e>
 100e986:	e9c0 4501 	strd	r4, r5, [r0, #4]
 100e98a:	e7e4      	b.n	100e956 <_Balloc+0x16>

0100e98c <_Bfree>:
 100e98c:	b131      	cbz	r1, 100e99c <_Bfree+0x10>
 100e98e:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 100e990:	684a      	ldr	r2, [r1, #4]
 100e992:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 100e996:	6008      	str	r0, [r1, #0]
 100e998:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 100e99c:	4770      	bx	lr
 100e99e:	bf00      	nop

0100e9a0 <__multadd>:
 100e9a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 100e9a2:	f101 0714 	add.w	r7, r1, #20
 100e9a6:	690c      	ldr	r4, [r1, #16]
 100e9a8:	b083      	sub	sp, #12
 100e9aa:	460d      	mov	r5, r1
 100e9ac:	4606      	mov	r6, r0
 100e9ae:	f04f 0c00 	mov.w	ip, #0
 100e9b2:	6838      	ldr	r0, [r7, #0]
 100e9b4:	f10c 0c01 	add.w	ip, ip, #1
 100e9b8:	4564      	cmp	r4, ip
 100e9ba:	b281      	uxth	r1, r0
 100e9bc:	ea4f 4010 	mov.w	r0, r0, lsr #16
 100e9c0:	fb02 3301 	mla	r3, r2, r1, r3
 100e9c4:	ea4f 4113 	mov.w	r1, r3, lsr #16
 100e9c8:	b29b      	uxth	r3, r3
 100e9ca:	fb02 1000 	mla	r0, r2, r0, r1
 100e9ce:	eb03 4100 	add.w	r1, r3, r0, lsl #16
 100e9d2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 100e9d6:	f847 1b04 	str.w	r1, [r7], #4
 100e9da:	dcea      	bgt.n	100e9b2 <__multadd+0x12>
 100e9dc:	b13b      	cbz	r3, 100e9ee <__multadd+0x4e>
 100e9de:	68aa      	ldr	r2, [r5, #8]
 100e9e0:	42a2      	cmp	r2, r4
 100e9e2:	dd07      	ble.n	100e9f4 <__multadd+0x54>
 100e9e4:	eb05 0284 	add.w	r2, r5, r4, lsl #2
 100e9e8:	3401      	adds	r4, #1
 100e9ea:	6153      	str	r3, [r2, #20]
 100e9ec:	612c      	str	r4, [r5, #16]
 100e9ee:	4628      	mov	r0, r5
 100e9f0:	b003      	add	sp, #12
 100e9f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 100e9f4:	6869      	ldr	r1, [r5, #4]
 100e9f6:	4630      	mov	r0, r6
 100e9f8:	9301      	str	r3, [sp, #4]
 100e9fa:	3101      	adds	r1, #1
 100e9fc:	f7ff ffa0 	bl	100e940 <_Balloc>
 100ea00:	692a      	ldr	r2, [r5, #16]
 100ea02:	f105 010c 	add.w	r1, r5, #12
 100ea06:	3202      	adds	r2, #2
 100ea08:	0092      	lsls	r2, r2, #2
 100ea0a:	4607      	mov	r7, r0
 100ea0c:	300c      	adds	r0, #12
 100ea0e:	f7fb edd8 	blx	100a5c0 <memcpy>
 100ea12:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
 100ea14:	6869      	ldr	r1, [r5, #4]
 100ea16:	9b01      	ldr	r3, [sp, #4]
 100ea18:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
 100ea1c:	6028      	str	r0, [r5, #0]
 100ea1e:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
 100ea22:	463d      	mov	r5, r7
 100ea24:	eb05 0284 	add.w	r2, r5, r4, lsl #2
 100ea28:	3401      	adds	r4, #1
 100ea2a:	6153      	str	r3, [r2, #20]
 100ea2c:	612c      	str	r4, [r5, #16]
 100ea2e:	e7de      	b.n	100e9ee <__multadd+0x4e>

0100ea30 <__s2b>:
 100ea30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 100ea34:	461d      	mov	r5, r3
 100ea36:	f648 6639 	movw	r6, #36409	; 0x8e39
 100ea3a:	3308      	adds	r3, #8
 100ea3c:	f6c3 06e3 	movt	r6, #14563	; 0x38e3
 100ea40:	4607      	mov	r7, r0
 100ea42:	460c      	mov	r4, r1
 100ea44:	2d09      	cmp	r5, #9
 100ea46:	fb86 0103 	smull	r0, r1, r6, r3
 100ea4a:	ea4f 73e3 	mov.w	r3, r3, asr #31
 100ea4e:	4690      	mov	r8, r2
 100ea50:	9e08      	ldr	r6, [sp, #32]
 100ea52:	ebc3 0261 	rsb	r2, r3, r1, asr #1
 100ea56:	dd35      	ble.n	100eac4 <__s2b+0x94>
 100ea58:	2301      	movs	r3, #1
 100ea5a:	2100      	movs	r1, #0
 100ea5c:	005b      	lsls	r3, r3, #1
 100ea5e:	3101      	adds	r1, #1
 100ea60:	429a      	cmp	r2, r3
 100ea62:	dcfb      	bgt.n	100ea5c <__s2b+0x2c>
 100ea64:	4638      	mov	r0, r7
 100ea66:	f7ff ff6b 	bl	100e940 <_Balloc>
 100ea6a:	f1b8 0f09 	cmp.w	r8, #9
 100ea6e:	f04f 0301 	mov.w	r3, #1
 100ea72:	bfdc      	itt	le
 100ea74:	340a      	addle	r4, #10
 100ea76:	f04f 0809 	movle.w	r8, #9
 100ea7a:	6146      	str	r6, [r0, #20]
 100ea7c:	6103      	str	r3, [r0, #16]
 100ea7e:	dd10      	ble.n	100eaa2 <__s2b+0x72>
 100ea80:	f104 0909 	add.w	r9, r4, #9
 100ea84:	4444      	add	r4, r8
 100ea86:	464e      	mov	r6, r9
 100ea88:	f816 3b01 	ldrb.w	r3, [r6], #1
 100ea8c:	4601      	mov	r1, r0
 100ea8e:	220a      	movs	r2, #10
 100ea90:	4638      	mov	r0, r7
 100ea92:	3b30      	subs	r3, #48	; 0x30
 100ea94:	f7ff ff84 	bl	100e9a0 <__multadd>
 100ea98:	42b4      	cmp	r4, r6
 100ea9a:	d1f5      	bne.n	100ea88 <__s2b+0x58>
 100ea9c:	f1a8 0408 	sub.w	r4, r8, #8
 100eaa0:	444c      	add	r4, r9
 100eaa2:	4545      	cmp	r5, r8
 100eaa4:	dd0c      	ble.n	100eac0 <__s2b+0x90>
 100eaa6:	eba5 0508 	sub.w	r5, r5, r8
 100eaaa:	4425      	add	r5, r4
 100eaac:	f814 3b01 	ldrb.w	r3, [r4], #1
 100eab0:	4601      	mov	r1, r0
 100eab2:	220a      	movs	r2, #10
 100eab4:	4638      	mov	r0, r7
 100eab6:	3b30      	subs	r3, #48	; 0x30
 100eab8:	f7ff ff72 	bl	100e9a0 <__multadd>
 100eabc:	42a5      	cmp	r5, r4
 100eabe:	d1f5      	bne.n	100eaac <__s2b+0x7c>
 100eac0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 100eac4:	2100      	movs	r1, #0
 100eac6:	e7cd      	b.n	100ea64 <__s2b+0x34>

0100eac8 <__hi0bits>:
 100eac8:	0c02      	lsrs	r2, r0, #16
 100eaca:	4603      	mov	r3, r0
 100eacc:	2000      	movs	r0, #0
 100eace:	0412      	lsls	r2, r2, #16
 100ead0:	b90a      	cbnz	r2, 100ead6 <__hi0bits+0xe>
 100ead2:	041b      	lsls	r3, r3, #16
 100ead4:	2010      	movs	r0, #16
 100ead6:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 100eada:	bf04      	itt	eq
 100eadc:	021b      	lsleq	r3, r3, #8
 100eade:	3008      	addeq	r0, #8
 100eae0:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 100eae4:	bf04      	itt	eq
 100eae6:	011b      	lsleq	r3, r3, #4
 100eae8:	3004      	addeq	r0, #4
 100eaea:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 100eaee:	bf04      	itt	eq
 100eaf0:	009b      	lsleq	r3, r3, #2
 100eaf2:	3002      	addeq	r0, #2
 100eaf4:	2b00      	cmp	r3, #0
 100eaf6:	db05      	blt.n	100eb04 <__hi0bits+0x3c>
 100eaf8:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 100eafc:	f100 0001 	add.w	r0, r0, #1
 100eb00:	bf08      	it	eq
 100eb02:	2020      	moveq	r0, #32
 100eb04:	4770      	bx	lr
 100eb06:	bf00      	nop

0100eb08 <__lo0bits>:
 100eb08:	6803      	ldr	r3, [r0, #0]
 100eb0a:	4601      	mov	r1, r0
 100eb0c:	f013 0207 	ands.w	r2, r3, #7
 100eb10:	d009      	beq.n	100eb26 <__lo0bits+0x1e>
 100eb12:	07da      	lsls	r2, r3, #31
 100eb14:	d422      	bmi.n	100eb5c <__lo0bits+0x54>
 100eb16:	0798      	lsls	r0, r3, #30
 100eb18:	bf4b      	itete	mi
 100eb1a:	085b      	lsrmi	r3, r3, #1
 100eb1c:	089b      	lsrpl	r3, r3, #2
 100eb1e:	2001      	movmi	r0, #1
 100eb20:	2002      	movpl	r0, #2
 100eb22:	600b      	str	r3, [r1, #0]
 100eb24:	4770      	bx	lr
 100eb26:	b298      	uxth	r0, r3
 100eb28:	b9b0      	cbnz	r0, 100eb58 <__lo0bits+0x50>
 100eb2a:	0c1b      	lsrs	r3, r3, #16
 100eb2c:	2010      	movs	r0, #16
 100eb2e:	f013 0fff 	tst.w	r3, #255	; 0xff
 100eb32:	bf04      	itt	eq
 100eb34:	0a1b      	lsreq	r3, r3, #8
 100eb36:	3008      	addeq	r0, #8
 100eb38:	071a      	lsls	r2, r3, #28
 100eb3a:	bf04      	itt	eq
 100eb3c:	091b      	lsreq	r3, r3, #4
 100eb3e:	3004      	addeq	r0, #4
 100eb40:	079a      	lsls	r2, r3, #30
 100eb42:	bf04      	itt	eq
 100eb44:	089b      	lsreq	r3, r3, #2
 100eb46:	3002      	addeq	r0, #2
 100eb48:	07da      	lsls	r2, r3, #31
 100eb4a:	d403      	bmi.n	100eb54 <__lo0bits+0x4c>
 100eb4c:	085b      	lsrs	r3, r3, #1
 100eb4e:	f100 0001 	add.w	r0, r0, #1
 100eb52:	d005      	beq.n	100eb60 <__lo0bits+0x58>
 100eb54:	600b      	str	r3, [r1, #0]
 100eb56:	4770      	bx	lr
 100eb58:	4610      	mov	r0, r2
 100eb5a:	e7e8      	b.n	100eb2e <__lo0bits+0x26>
 100eb5c:	2000      	movs	r0, #0
 100eb5e:	4770      	bx	lr
 100eb60:	2020      	movs	r0, #32
 100eb62:	4770      	bx	lr

0100eb64 <__i2b>:
 100eb64:	b510      	push	{r4, lr}
 100eb66:	460c      	mov	r4, r1
 100eb68:	2101      	movs	r1, #1
 100eb6a:	f7ff fee9 	bl	100e940 <_Balloc>
 100eb6e:	2201      	movs	r2, #1
 100eb70:	6144      	str	r4, [r0, #20]
 100eb72:	6102      	str	r2, [r0, #16]
 100eb74:	bd10      	pop	{r4, pc}
 100eb76:	bf00      	nop

0100eb78 <__multiply>:
 100eb78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 100eb7c:	b083      	sub	sp, #12
 100eb7e:	690d      	ldr	r5, [r1, #16]
 100eb80:	6913      	ldr	r3, [r2, #16]
 100eb82:	429d      	cmp	r5, r3
 100eb84:	bfb5      	itete	lt
 100eb86:	4614      	movlt	r4, r2
 100eb88:	460c      	movge	r4, r1
 100eb8a:	461f      	movlt	r7, r3
 100eb8c:	469b      	movge	fp, r3
 100eb8e:	68a3      	ldr	r3, [r4, #8]
 100eb90:	bfae      	itee	ge
 100eb92:	462f      	movge	r7, r5
 100eb94:	46ab      	movlt	fp, r5
 100eb96:	460d      	movlt	r5, r1
 100eb98:	eb07 080b 	add.w	r8, r7, fp
 100eb9c:	6861      	ldr	r1, [r4, #4]
 100eb9e:	bfa8      	it	ge
 100eba0:	4615      	movge	r5, r2
 100eba2:	4543      	cmp	r3, r8
 100eba4:	bfb8      	it	lt
 100eba6:	3101      	addlt	r1, #1
 100eba8:	f7ff feca 	bl	100e940 <_Balloc>
 100ebac:	f100 0a14 	add.w	sl, r0, #20
 100ebb0:	4603      	mov	r3, r0
 100ebb2:	eb0a 0988 	add.w	r9, sl, r8, lsl #2
 100ebb6:	9000      	str	r0, [sp, #0]
 100ebb8:	45ca      	cmp	sl, r9
 100ebba:	bf3c      	itt	cc
 100ebbc:	4653      	movcc	r3, sl
 100ebbe:	2000      	movcc	r0, #0
 100ebc0:	d203      	bcs.n	100ebca <__multiply+0x52>
 100ebc2:	f843 0b04 	str.w	r0, [r3], #4
 100ebc6:	4599      	cmp	r9, r3
 100ebc8:	d8fb      	bhi.n	100ebc2 <__multiply+0x4a>
 100ebca:	f105 0e14 	add.w	lr, r5, #20
 100ebce:	f104 0314 	add.w	r3, r4, #20
 100ebd2:	eb0e 0b8b 	add.w	fp, lr, fp, lsl #2
 100ebd6:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 100ebda:	45de      	cmp	lr, fp
 100ebdc:	bf3c      	itt	cc
 100ebde:	f8cd 8004 	strcc.w	r8, [sp, #4]
 100ebe2:	4698      	movcc	r8, r3
 100ebe4:	d306      	bcc.n	100ebf4 <__multiply+0x7c>
 100ebe6:	e051      	b.n	100ec8c <__multiply+0x114>
 100ebe8:	0c24      	lsrs	r4, r4, #16
 100ebea:	d12a      	bne.n	100ec42 <__multiply+0xca>
 100ebec:	45f3      	cmp	fp, lr
 100ebee:	f10a 0a04 	add.w	sl, sl, #4
 100ebf2:	d949      	bls.n	100ec88 <__multiply+0x110>
 100ebf4:	f85e 4b04 	ldr.w	r4, [lr], #4
 100ebf8:	b2a6      	uxth	r6, r4
 100ebfa:	2e00      	cmp	r6, #0
 100ebfc:	d0f4      	beq.n	100ebe8 <__multiply+0x70>
 100ebfe:	4645      	mov	r5, r8
 100ec00:	4654      	mov	r4, sl
 100ec02:	2300      	movs	r3, #0
 100ec04:	f855 1b04 	ldr.w	r1, [r5], #4
 100ec08:	6820      	ldr	r0, [r4, #0]
 100ec0a:	42af      	cmp	r7, r5
 100ec0c:	b28a      	uxth	r2, r1
 100ec0e:	ea4f 4111 	mov.w	r1, r1, lsr #16
 100ec12:	fa1f fc80 	uxth.w	ip, r0
 100ec16:	ea4f 4010 	mov.w	r0, r0, lsr #16
 100ec1a:	fb06 c202 	mla	r2, r6, r2, ip
 100ec1e:	fb06 0101 	mla	r1, r6, r1, r0
 100ec22:	4413      	add	r3, r2
 100ec24:	eb01 4113 	add.w	r1, r1, r3, lsr #16
 100ec28:	b29b      	uxth	r3, r3
 100ec2a:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
 100ec2e:	ea4f 4311 	mov.w	r3, r1, lsr #16
 100ec32:	f844 2b04 	str.w	r2, [r4], #4
 100ec36:	d8e5      	bhi.n	100ec04 <__multiply+0x8c>
 100ec38:	6023      	str	r3, [r4, #0]
 100ec3a:	f85e 4c04 	ldr.w	r4, [lr, #-4]
 100ec3e:	0c24      	lsrs	r4, r4, #16
 100ec40:	d0d4      	beq.n	100ebec <__multiply+0x74>
 100ec42:	f8da 3000 	ldr.w	r3, [sl]
 100ec46:	4645      	mov	r5, r8
 100ec48:	4656      	mov	r6, sl
 100ec4a:	2200      	movs	r2, #0
 100ec4c:	4618      	mov	r0, r3
 100ec4e:	8829      	ldrh	r1, [r5, #0]
 100ec50:	0c00      	lsrs	r0, r0, #16
 100ec52:	b29b      	uxth	r3, r3
 100ec54:	fb04 0001 	mla	r0, r4, r1, r0
 100ec58:	4402      	add	r2, r0
 100ec5a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 100ec5e:	f846 3b04 	str.w	r3, [r6], #4
 100ec62:	f855 3b04 	ldr.w	r3, [r5], #4
 100ec66:	6830      	ldr	r0, [r6, #0]
 100ec68:	42af      	cmp	r7, r5
 100ec6a:	ea4f 4313 	mov.w	r3, r3, lsr #16
 100ec6e:	b281      	uxth	r1, r0
 100ec70:	fb04 1303 	mla	r3, r4, r3, r1
 100ec74:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 100ec78:	ea4f 4213 	mov.w	r2, r3, lsr #16
 100ec7c:	d8e7      	bhi.n	100ec4e <__multiply+0xd6>
 100ec7e:	45f3      	cmp	fp, lr
 100ec80:	6033      	str	r3, [r6, #0]
 100ec82:	f10a 0a04 	add.w	sl, sl, #4
 100ec86:	d8b5      	bhi.n	100ebf4 <__multiply+0x7c>
 100ec88:	f8dd 8004 	ldr.w	r8, [sp, #4]
 100ec8c:	f1b8 0f00 	cmp.w	r8, #0
 100ec90:	dd0b      	ble.n	100ecaa <__multiply+0x132>
 100ec92:	f859 3c04 	ldr.w	r3, [r9, #-4]
 100ec96:	f1a9 0904 	sub.w	r9, r9, #4
 100ec9a:	b11b      	cbz	r3, 100eca4 <__multiply+0x12c>
 100ec9c:	e005      	b.n	100ecaa <__multiply+0x132>
 100ec9e:	f859 3d04 	ldr.w	r3, [r9, #-4]!
 100eca2:	b913      	cbnz	r3, 100ecaa <__multiply+0x132>
 100eca4:	f1b8 0801 	subs.w	r8, r8, #1
 100eca8:	d1f9      	bne.n	100ec9e <__multiply+0x126>
 100ecaa:	9800      	ldr	r0, [sp, #0]
 100ecac:	f8c0 8010 	str.w	r8, [r0, #16]
 100ecb0:	b003      	add	sp, #12
 100ecb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 100ecb6:	bf00      	nop

0100ecb8 <__pow5mult>:
 100ecb8:	f012 0303 	ands.w	r3, r2, #3
 100ecbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 100ecc0:	4614      	mov	r4, r2
 100ecc2:	4607      	mov	r7, r0
 100ecc4:	bf08      	it	eq
 100ecc6:	460d      	moveq	r5, r1
 100ecc8:	d12d      	bne.n	100ed26 <__pow5mult+0x6e>
 100ecca:	10a4      	asrs	r4, r4, #2
 100eccc:	d01c      	beq.n	100ed08 <__pow5mult+0x50>
 100ecce:	6cbe      	ldr	r6, [r7, #72]	; 0x48
 100ecd0:	b3ae      	cbz	r6, 100ed3e <__pow5mult+0x86>
 100ecd2:	07e3      	lsls	r3, r4, #31
 100ecd4:	f04f 0800 	mov.w	r8, #0
 100ecd8:	d406      	bmi.n	100ece8 <__pow5mult+0x30>
 100ecda:	1064      	asrs	r4, r4, #1
 100ecdc:	d014      	beq.n	100ed08 <__pow5mult+0x50>
 100ecde:	6830      	ldr	r0, [r6, #0]
 100ece0:	b1a8      	cbz	r0, 100ed0e <__pow5mult+0x56>
 100ece2:	4606      	mov	r6, r0
 100ece4:	07e3      	lsls	r3, r4, #31
 100ece6:	d5f8      	bpl.n	100ecda <__pow5mult+0x22>
 100ece8:	4632      	mov	r2, r6
 100ecea:	4629      	mov	r1, r5
 100ecec:	4638      	mov	r0, r7
 100ecee:	f7ff ff43 	bl	100eb78 <__multiply>
 100ecf2:	b1b5      	cbz	r5, 100ed22 <__pow5mult+0x6a>
 100ecf4:	686a      	ldr	r2, [r5, #4]
 100ecf6:	1064      	asrs	r4, r4, #1
 100ecf8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 100ecfa:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 100ecfe:	6029      	str	r1, [r5, #0]
 100ed00:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 100ed04:	4605      	mov	r5, r0
 100ed06:	d1ea      	bne.n	100ecde <__pow5mult+0x26>
 100ed08:	4628      	mov	r0, r5
 100ed0a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 100ed0e:	4632      	mov	r2, r6
 100ed10:	4631      	mov	r1, r6
 100ed12:	4638      	mov	r0, r7
 100ed14:	f7ff ff30 	bl	100eb78 <__multiply>
 100ed18:	6030      	str	r0, [r6, #0]
 100ed1a:	4606      	mov	r6, r0
 100ed1c:	f8c0 8000 	str.w	r8, [r0]
 100ed20:	e7e0      	b.n	100ece4 <__pow5mult+0x2c>
 100ed22:	4605      	mov	r5, r0
 100ed24:	e7d9      	b.n	100ecda <__pow5mult+0x22>
 100ed26:	1e5a      	subs	r2, r3, #1
 100ed28:	f640 4550 	movw	r5, #3152	; 0xc50
 100ed2c:	f2c0 1501 	movt	r5, #257	; 0x101
 100ed30:	2300      	movs	r3, #0
 100ed32:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 100ed36:	f7ff fe33 	bl	100e9a0 <__multadd>
 100ed3a:	4605      	mov	r5, r0
 100ed3c:	e7c5      	b.n	100ecca <__pow5mult+0x12>
 100ed3e:	2101      	movs	r1, #1
 100ed40:	4638      	mov	r0, r7
 100ed42:	f7ff fdfd 	bl	100e940 <_Balloc>
 100ed46:	2301      	movs	r3, #1
 100ed48:	f240 2271 	movw	r2, #625	; 0x271
 100ed4c:	4606      	mov	r6, r0
 100ed4e:	e9c0 3204 	strd	r3, r2, [r0, #16]
 100ed52:	2300      	movs	r3, #0
 100ed54:	64b8      	str	r0, [r7, #72]	; 0x48
 100ed56:	6003      	str	r3, [r0, #0]
 100ed58:	e7bb      	b.n	100ecd2 <__pow5mult+0x1a>
 100ed5a:	bf00      	nop

0100ed5c <__lshift>:
 100ed5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 100ed60:	ea4f 1962 	mov.w	r9, r2, asr #5
 100ed64:	690e      	ldr	r6, [r1, #16]
 100ed66:	460d      	mov	r5, r1
 100ed68:	688b      	ldr	r3, [r1, #8]
 100ed6a:	4690      	mov	r8, r2
 100ed6c:	444e      	add	r6, r9
 100ed6e:	4607      	mov	r7, r0
 100ed70:	1c74      	adds	r4, r6, #1
 100ed72:	6849      	ldr	r1, [r1, #4]
 100ed74:	429c      	cmp	r4, r3
 100ed76:	dd03      	ble.n	100ed80 <__lshift+0x24>
 100ed78:	005b      	lsls	r3, r3, #1
 100ed7a:	3101      	adds	r1, #1
 100ed7c:	429c      	cmp	r4, r3
 100ed7e:	dcfb      	bgt.n	100ed78 <__lshift+0x1c>
 100ed80:	4638      	mov	r0, r7
 100ed82:	f7ff fddd 	bl	100e940 <_Balloc>
 100ed86:	f1b9 0f00 	cmp.w	r9, #0
 100ed8a:	4684      	mov	ip, r0
 100ed8c:	f100 0014 	add.w	r0, r0, #20
 100ed90:	dd0e      	ble.n	100edb0 <__lshift+0x54>
 100ed92:	f109 0905 	add.w	r9, r9, #5
 100ed96:	4603      	mov	r3, r0
 100ed98:	2100      	movs	r1, #0
 100ed9a:	ea4f 0989 	mov.w	r9, r9, lsl #2
 100ed9e:	eb0c 0209 	add.w	r2, ip, r9
 100eda2:	f843 1b04 	str.w	r1, [r3], #4
 100eda6:	4293      	cmp	r3, r2
 100eda8:	d1fb      	bne.n	100eda2 <__lshift+0x46>
 100edaa:	f1a9 0914 	sub.w	r9, r9, #20
 100edae:	4448      	add	r0, r9
 100edb0:	6929      	ldr	r1, [r5, #16]
 100edb2:	f018 081f 	ands.w	r8, r8, #31
 100edb6:	f105 0314 	add.w	r3, r5, #20
 100edba:	eb03 0e81 	add.w	lr, r3, r1, lsl #2
 100edbe:	d022      	beq.n	100ee06 <__lshift+0xaa>
 100edc0:	f1c8 0220 	rsb	r2, r8, #32
 100edc4:	f04f 0900 	mov.w	r9, #0
 100edc8:	6819      	ldr	r1, [r3, #0]
 100edca:	fa01 f108 	lsl.w	r1, r1, r8
 100edce:	ea41 0109 	orr.w	r1, r1, r9
 100edd2:	f840 1b04 	str.w	r1, [r0], #4
 100edd6:	f853 1b04 	ldr.w	r1, [r3], #4
 100edda:	4573      	cmp	r3, lr
 100eddc:	fa21 f902 	lsr.w	r9, r1, r2
 100ede0:	d3f2      	bcc.n	100edc8 <__lshift+0x6c>
 100ede2:	f1b9 0f00 	cmp.w	r9, #0
 100ede6:	bf18      	it	ne
 100ede8:	4626      	movne	r6, r4
 100edea:	f8c0 9000 	str.w	r9, [r0]
 100edee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 100edf0:	4660      	mov	r0, ip
 100edf2:	686a      	ldr	r2, [r5, #4]
 100edf4:	f8cc 6010 	str.w	r6, [ip, #16]
 100edf8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 100edfc:	6029      	str	r1, [r5, #0]
 100edfe:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 100ee02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 100ee06:	3804      	subs	r0, #4
 100ee08:	f853 2b04 	ldr.w	r2, [r3], #4
 100ee0c:	459e      	cmp	lr, r3
 100ee0e:	f840 2f04 	str.w	r2, [r0, #4]!
 100ee12:	d8f9      	bhi.n	100ee08 <__lshift+0xac>
 100ee14:	e7eb      	b.n	100edee <__lshift+0x92>
 100ee16:	bf00      	nop

0100ee18 <__mcmp>:
 100ee18:	b430      	push	{r4, r5}
 100ee1a:	4605      	mov	r5, r0
 100ee1c:	690a      	ldr	r2, [r1, #16]
 100ee1e:	6900      	ldr	r0, [r0, #16]
 100ee20:	1a80      	subs	r0, r0, r2
 100ee22:	d110      	bne.n	100ee46 <__mcmp+0x2e>
 100ee24:	0092      	lsls	r2, r2, #2
 100ee26:	3514      	adds	r5, #20
 100ee28:	3114      	adds	r1, #20
 100ee2a:	18ab      	adds	r3, r5, r2
 100ee2c:	4411      	add	r1, r2
 100ee2e:	e001      	b.n	100ee34 <__mcmp+0x1c>
 100ee30:	429d      	cmp	r5, r3
 100ee32:	d208      	bcs.n	100ee46 <__mcmp+0x2e>
 100ee34:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 100ee38:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 100ee3c:	4294      	cmp	r4, r2
 100ee3e:	d0f7      	beq.n	100ee30 <__mcmp+0x18>
 100ee40:	bf28      	it	cs
 100ee42:	2001      	movcs	r0, #1
 100ee44:	d301      	bcc.n	100ee4a <__mcmp+0x32>
 100ee46:	bc30      	pop	{r4, r5}
 100ee48:	4770      	bx	lr
 100ee4a:	f04f 30ff 	mov.w	r0, #4294967295
 100ee4e:	bc30      	pop	{r4, r5}
 100ee50:	4770      	bx	lr
 100ee52:	bf00      	nop

0100ee54 <__mdiff>:
 100ee54:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 100ee58:	460f      	mov	r7, r1
 100ee5a:	690d      	ldr	r5, [r1, #16]
 100ee5c:	4616      	mov	r6, r2
 100ee5e:	6911      	ldr	r1, [r2, #16]
 100ee60:	4684      	mov	ip, r0
 100ee62:	f107 0414 	add.w	r4, r7, #20
 100ee66:	f102 0914 	add.w	r9, r2, #20
 100ee6a:	1a6d      	subs	r5, r5, r1
 100ee6c:	2d00      	cmp	r5, #0
 100ee6e:	d15f      	bne.n	100ef30 <__mdiff+0xdc>
 100ee70:	0089      	lsls	r1, r1, #2
 100ee72:	1863      	adds	r3, r4, r1
 100ee74:	4449      	add	r1, r9
 100ee76:	e001      	b.n	100ee7c <__mdiff+0x28>
 100ee78:	42a3      	cmp	r3, r4
 100ee7a:	d964      	bls.n	100ef46 <__mdiff+0xf2>
 100ee7c:	f853 0d04 	ldr.w	r0, [r3, #-4]!
 100ee80:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 100ee84:	4290      	cmp	r0, r2
 100ee86:	d0f7      	beq.n	100ee78 <__mdiff+0x24>
 100ee88:	d355      	bcc.n	100ef36 <__mdiff+0xe2>
 100ee8a:	4660      	mov	r0, ip
 100ee8c:	6879      	ldr	r1, [r7, #4]
 100ee8e:	f7ff fd57 	bl	100e940 <_Balloc>
 100ee92:	f8d7 8010 	ldr.w	r8, [r7, #16]
 100ee96:	6933      	ldr	r3, [r6, #16]
 100ee98:	46cc      	mov	ip, r9
 100ee9a:	4627      	mov	r7, r4
 100ee9c:	2200      	movs	r2, #0
 100ee9e:	eb04 0e88 	add.w	lr, r4, r8, lsl #2
 100eea2:	eb09 0983 	add.w	r9, r9, r3, lsl #2
 100eea6:	60c5      	str	r5, [r0, #12]
 100eea8:	f100 0514 	add.w	r5, r0, #20
 100eeac:	e000      	b.n	100eeb0 <__mdiff+0x5c>
 100eeae:	4625      	mov	r5, r4
 100eeb0:	f857 ab04 	ldr.w	sl, [r7], #4
 100eeb4:	462c      	mov	r4, r5
 100eeb6:	f85c 1b04 	ldr.w	r1, [ip], #4
 100eeba:	fa12 f38a 	uxtah	r3, r2, sl
 100eebe:	45e1      	cmp	r9, ip
 100eec0:	fa1f fb81 	uxth.w	fp, r1
 100eec4:	ea4f 4211 	mov.w	r2, r1, lsr #16
 100eec8:	eba3 030b 	sub.w	r3, r3, fp
 100eecc:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 100eed0:	463e      	mov	r6, r7
 100eed2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 100eed6:	b29b      	uxth	r3, r3
 100eed8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 100eedc:	ea4f 4222 	mov.w	r2, r2, asr #16
 100eee0:	f844 3b04 	str.w	r3, [r4], #4
 100eee4:	d8e3      	bhi.n	100eeae <__mdiff+0x5a>
 100eee6:	45be      	cmp	lr, r7
 100eee8:	d917      	bls.n	100ef1a <__mdiff+0xc6>
 100eeea:	4625      	mov	r5, r4
 100eeec:	f856 1b04 	ldr.w	r1, [r6], #4
 100eef0:	45b6      	cmp	lr, r6
 100eef2:	fa12 f381 	uxtah	r3, r2, r1
 100eef6:	ea4f 4223 	mov.w	r2, r3, asr #16
 100eefa:	b29b      	uxth	r3, r3
 100eefc:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 100ef00:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 100ef04:	ea4f 4222 	mov.w	r2, r2, asr #16
 100ef08:	f845 3b04 	str.w	r3, [r5], #4
 100ef0c:	d8ee      	bhi.n	100eeec <__mdiff+0x98>
 100ef0e:	f10e 35ff 	add.w	r5, lr, #4294967295
 100ef12:	1bed      	subs	r5, r5, r7
 100ef14:	f025 0503 	bic.w	r5, r5, #3
 100ef18:	4425      	add	r5, r4
 100ef1a:	b92b      	cbnz	r3, 100ef28 <__mdiff+0xd4>
 100ef1c:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 100ef20:	f108 38ff 	add.w	r8, r8, #4294967295
 100ef24:	2b00      	cmp	r3, #0
 100ef26:	d0f9      	beq.n	100ef1c <__mdiff+0xc8>
 100ef28:	f8c0 8010 	str.w	r8, [r0, #16]
 100ef2c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 100ef30:	bfa8      	it	ge
 100ef32:	2500      	movge	r5, #0
 100ef34:	daa9      	bge.n	100ee8a <__mdiff+0x36>
 100ef36:	4622      	mov	r2, r4
 100ef38:	463b      	mov	r3, r7
 100ef3a:	464c      	mov	r4, r9
 100ef3c:	4637      	mov	r7, r6
 100ef3e:	4691      	mov	r9, r2
 100ef40:	461e      	mov	r6, r3
 100ef42:	2501      	movs	r5, #1
 100ef44:	e7a1      	b.n	100ee8a <__mdiff+0x36>
 100ef46:	4660      	mov	r0, ip
 100ef48:	2100      	movs	r1, #0
 100ef4a:	f7ff fcf9 	bl	100e940 <_Balloc>
 100ef4e:	2201      	movs	r2, #1
 100ef50:	2300      	movs	r3, #0
 100ef52:	e9c0 2304 	strd	r2, r3, [r0, #16]
 100ef56:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 100ef5a:	bf00      	nop

0100ef5c <__ulp>:
 100ef5c:	ee10 2a90 	vmov	r2, s1
 100ef60:	2300      	movs	r3, #0
 100ef62:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 100ef66:	401a      	ands	r2, r3
 100ef68:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 100ef6c:	2b00      	cmp	r3, #0
 100ef6e:	dd04      	ble.n	100ef7a <__ulp+0x1e>
 100ef70:	2000      	movs	r0, #0
 100ef72:	4619      	mov	r1, r3
 100ef74:	ec41 0b10 	vmov	d0, r0, r1
 100ef78:	4770      	bx	lr
 100ef7a:	425b      	negs	r3, r3
 100ef7c:	151b      	asrs	r3, r3, #20
 100ef7e:	2b13      	cmp	r3, #19
 100ef80:	dc07      	bgt.n	100ef92 <__ulp+0x36>
 100ef82:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 100ef86:	2000      	movs	r0, #0
 100ef88:	fa42 f103 	asr.w	r1, r2, r3
 100ef8c:	ec41 0b10 	vmov	d0, r0, r1
 100ef90:	4770      	bx	lr
 100ef92:	3b14      	subs	r3, #20
 100ef94:	2100      	movs	r1, #0
 100ef96:	2b1e      	cmp	r3, #30
 100ef98:	bfd6      	itet	le
 100ef9a:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 100ef9e:	2301      	movgt	r3, #1
 100efa0:	fa22 f303 	lsrle.w	r3, r2, r3
 100efa4:	4618      	mov	r0, r3
 100efa6:	ec41 0b10 	vmov	d0, r0, r1
 100efaa:	4770      	bx	lr

0100efac <__b2d>:
 100efac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 100efae:	f100 0614 	add.w	r6, r0, #20
 100efb2:	6904      	ldr	r4, [r0, #16]
 100efb4:	eb06 0484 	add.w	r4, r6, r4, lsl #2
 100efb8:	1f27      	subs	r7, r4, #4
 100efba:	f854 5c04 	ldr.w	r5, [r4, #-4]
 100efbe:	4628      	mov	r0, r5
 100efc0:	f7ff fd82 	bl	100eac8 <__hi0bits>
 100efc4:	280a      	cmp	r0, #10
 100efc6:	f1c0 0320 	rsb	r3, r0, #32
 100efca:	600b      	str	r3, [r1, #0]
 100efcc:	dd24      	ble.n	100f018 <__b2d+0x6c>
 100efce:	42be      	cmp	r6, r7
 100efd0:	f1a0 000b 	sub.w	r0, r0, #11
 100efd4:	d219      	bcs.n	100f00a <__b2d+0x5e>
 100efd6:	f854 1c08 	ldr.w	r1, [r4, #-8]
 100efda:	b1c0      	cbz	r0, 100f00e <__b2d+0x62>
 100efdc:	f1c0 0720 	rsb	r7, r0, #32
 100efe0:	4085      	lsls	r5, r0
 100efe2:	fa21 f307 	lsr.w	r3, r1, r7
 100efe6:	4081      	lsls	r1, r0
 100efe8:	431d      	orrs	r5, r3
 100efea:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 100efee:	f1a4 0508 	sub.w	r5, r4, #8
 100eff2:	42ae      	cmp	r6, r5
 100eff4:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 100eff8:	d203      	bcs.n	100f002 <__b2d+0x56>
 100effa:	f854 0c0c 	ldr.w	r0, [r4, #-12]
 100effe:	40f8      	lsrs	r0, r7
 100f000:	4301      	orrs	r1, r0
 100f002:	460a      	mov	r2, r1
 100f004:	ec43 2b10 	vmov	d0, r2, r3
 100f008:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 100f00a:	4601      	mov	r1, r0
 100f00c:	b9e8      	cbnz	r0, 100f04a <__b2d+0x9e>
 100f00e:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 100f012:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 100f016:	e7f4      	b.n	100f002 <__b2d+0x56>
 100f018:	f1c0 0c0b 	rsb	ip, r0, #11
 100f01c:	42be      	cmp	r6, r7
 100f01e:	fa25 f10c 	lsr.w	r1, r5, ip
 100f022:	f100 0015 	add.w	r0, r0, #21
 100f026:	f041 537f 	orr.w	r3, r1, #1069547520	; 0x3fc00000
 100f02a:	bf38      	it	cc
 100f02c:	f854 1c08 	ldrcc.w	r1, [r4, #-8]
 100f030:	fa05 f000 	lsl.w	r0, r5, r0
 100f034:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 100f038:	bf2c      	ite	cs
 100f03a:	2100      	movcs	r1, #0
 100f03c:	fa21 f10c 	lsrcc.w	r1, r1, ip
 100f040:	ea40 0201 	orr.w	r2, r0, r1
 100f044:	ec43 2b10 	vmov	d0, r2, r3
 100f048:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 100f04a:	fa05 f000 	lsl.w	r0, r5, r0
 100f04e:	2100      	movs	r1, #0
 100f050:	f040 537f 	orr.w	r3, r0, #1069547520	; 0x3fc00000
 100f054:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 100f058:	e7d3      	b.n	100f002 <__b2d+0x56>
 100f05a:	bf00      	nop

0100f05c <__d2b>:
 100f05c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 100f060:	4688      	mov	r8, r1
 100f062:	b083      	sub	sp, #12
 100f064:	2101      	movs	r1, #1
 100f066:	ec55 4b10 	vmov	r4, r5, d0
 100f06a:	4617      	mov	r7, r2
 100f06c:	f7ff fc68 	bl	100e940 <_Balloc>
 100f070:	f3c5 560a 	ubfx	r6, r5, #20, #11
 100f074:	f3c5 0313 	ubfx	r3, r5, #0, #20
 100f078:	4681      	mov	r9, r0
 100f07a:	b10e      	cbz	r6, 100f080 <__d2b+0x24>
 100f07c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 100f080:	2c00      	cmp	r4, #0
 100f082:	9301      	str	r3, [sp, #4]
 100f084:	d029      	beq.n	100f0da <__d2b+0x7e>
 100f086:	4668      	mov	r0, sp
 100f088:	9400      	str	r4, [sp, #0]
 100f08a:	f7ff fd3d 	bl	100eb08 <__lo0bits>
 100f08e:	b9c0      	cbnz	r0, 100f0c2 <__d2b+0x66>
 100f090:	e9dd 2300 	ldrd	r2, r3, [sp]
 100f094:	f8c9 2014 	str.w	r2, [r9, #20]
 100f098:	2b00      	cmp	r3, #0
 100f09a:	f8c9 3018 	str.w	r3, [r9, #24]
 100f09e:	bf14      	ite	ne
 100f0a0:	2102      	movne	r1, #2
 100f0a2:	2101      	moveq	r1, #1
 100f0a4:	f8c9 1010 	str.w	r1, [r9, #16]
 100f0a8:	b30e      	cbz	r6, 100f0ee <__d2b+0x92>
 100f0aa:	f2a6 4633 	subw	r6, r6, #1075	; 0x433
 100f0ae:	f1c0 0335 	rsb	r3, r0, #53	; 0x35
 100f0b2:	4406      	add	r6, r0
 100f0b4:	4648      	mov	r0, r9
 100f0b6:	f8c8 6000 	str.w	r6, [r8]
 100f0ba:	603b      	str	r3, [r7, #0]
 100f0bc:	b003      	add	sp, #12
 100f0be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 100f0c2:	9b01      	ldr	r3, [sp, #4]
 100f0c4:	f1c0 0220 	rsb	r2, r0, #32
 100f0c8:	9900      	ldr	r1, [sp, #0]
 100f0ca:	fa03 f202 	lsl.w	r2, r3, r2
 100f0ce:	40c3      	lsrs	r3, r0
 100f0d0:	430a      	orrs	r2, r1
 100f0d2:	9301      	str	r3, [sp, #4]
 100f0d4:	f8c9 2014 	str.w	r2, [r9, #20]
 100f0d8:	e7de      	b.n	100f098 <__d2b+0x3c>
 100f0da:	a801      	add	r0, sp, #4
 100f0dc:	f7ff fd14 	bl	100eb08 <__lo0bits>
 100f0e0:	9b01      	ldr	r3, [sp, #4]
 100f0e2:	2101      	movs	r1, #1
 100f0e4:	e9c9 1304 	strd	r1, r3, [r9, #16]
 100f0e8:	3020      	adds	r0, #32
 100f0ea:	2e00      	cmp	r6, #0
 100f0ec:	d1dd      	bne.n	100f0aa <__d2b+0x4e>
 100f0ee:	eb09 0381 	add.w	r3, r9, r1, lsl #2
 100f0f2:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 100f0f6:	f8c8 0000 	str.w	r0, [r8]
 100f0fa:	6918      	ldr	r0, [r3, #16]
 100f0fc:	f7ff fce4 	bl	100eac8 <__hi0bits>
 100f100:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 100f104:	6038      	str	r0, [r7, #0]
 100f106:	4648      	mov	r0, r9
 100f108:	b003      	add	sp, #12
 100f10a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 100f10e:	bf00      	nop

0100f110 <__ratio>:
 100f110:	b530      	push	{r4, r5, lr}
 100f112:	b087      	sub	sp, #28
 100f114:	460c      	mov	r4, r1
 100f116:	a904      	add	r1, sp, #16
 100f118:	4605      	mov	r5, r0
 100f11a:	f7ff ff47 	bl	100efac <__b2d>
 100f11e:	4620      	mov	r0, r4
 100f120:	a905      	add	r1, sp, #20
 100f122:	ed8d 0b00 	vstr	d0, [sp]
 100f126:	f7ff ff41 	bl	100efac <__b2d>
 100f12a:	6920      	ldr	r0, [r4, #16]
 100f12c:	6929      	ldr	r1, [r5, #16]
 100f12e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 100f132:	1a09      	subs	r1, r1, r0
 100f134:	1ad3      	subs	r3, r2, r3
 100f136:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 100f13a:	e9dd 0100 	ldrd	r0, r1, [sp]
 100f13e:	2b00      	cmp	r3, #0
 100f140:	ed8d 0b02 	vstr	d0, [sp, #8]
 100f144:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 100f148:	dd0c      	ble.n	100f164 <__ratio+0x54>
 100f14a:	9a01      	ldr	r2, [sp, #4]
 100f14c:	eb02 5103 	add.w	r1, r2, r3, lsl #20
 100f150:	e9cd 0100 	strd	r0, r1, [sp]
 100f154:	ed9d 7b00 	vldr	d7, [sp]
 100f158:	ed9d 6b02 	vldr	d6, [sp, #8]
 100f15c:	ee87 0b06 	vdiv.f64	d0, d7, d6
 100f160:	b007      	add	sp, #28
 100f162:	bd30      	pop	{r4, r5, pc}
 100f164:	9a03      	ldr	r2, [sp, #12]
 100f166:	eba2 5503 	sub.w	r5, r2, r3, lsl #20
 100f16a:	e9cd 4502 	strd	r4, r5, [sp, #8]
 100f16e:	e7f1      	b.n	100f154 <__ratio+0x44>

0100f170 <_mprec_log10>:
 100f170:	2817      	cmp	r0, #23
 100f172:	dd08      	ble.n	100f186 <_mprec_log10+0x16>
 100f174:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 100f178:	eeb2 7b04 	vmov.f64	d7, #36	; 0x41200000  10.0
 100f17c:	3801      	subs	r0, #1
 100f17e:	ee20 0b07 	vmul.f64	d0, d0, d7
 100f182:	d1fb      	bne.n	100f17c <_mprec_log10+0xc>
 100f184:	4770      	bx	lr
 100f186:	f640 4350 	movw	r3, #3152	; 0xc50
 100f18a:	f2c0 1301 	movt	r3, #257	; 0x101
 100f18e:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 100f192:	ed90 0b04 	vldr	d0, [r0, #16]
 100f196:	4770      	bx	lr

0100f198 <__copybits>:
 100f198:	b470      	push	{r4, r5, r6}
 100f19a:	3901      	subs	r1, #1
 100f19c:	6914      	ldr	r4, [r2, #16]
 100f19e:	f102 0314 	add.w	r3, r2, #20
 100f1a2:	1149      	asrs	r1, r1, #5
 100f1a4:	1c4e      	adds	r6, r1, #1
 100f1a6:	eb03 0184 	add.w	r1, r3, r4, lsl #2
 100f1aa:	428b      	cmp	r3, r1
 100f1ac:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 100f1b0:	d20c      	bcs.n	100f1cc <__copybits+0x34>
 100f1b2:	1f04      	subs	r4, r0, #4
 100f1b4:	f853 5b04 	ldr.w	r5, [r3], #4
 100f1b8:	4299      	cmp	r1, r3
 100f1ba:	f844 5f04 	str.w	r5, [r4, #4]!
 100f1be:	d8f9      	bhi.n	100f1b4 <__copybits+0x1c>
 100f1c0:	1a8b      	subs	r3, r1, r2
 100f1c2:	3b15      	subs	r3, #21
 100f1c4:	f023 0303 	bic.w	r3, r3, #3
 100f1c8:	3304      	adds	r3, #4
 100f1ca:	4418      	add	r0, r3
 100f1cc:	4286      	cmp	r6, r0
 100f1ce:	d904      	bls.n	100f1da <__copybits+0x42>
 100f1d0:	2300      	movs	r3, #0
 100f1d2:	f840 3b04 	str.w	r3, [r0], #4
 100f1d6:	4286      	cmp	r6, r0
 100f1d8:	d8fb      	bhi.n	100f1d2 <__copybits+0x3a>
 100f1da:	bc70      	pop	{r4, r5, r6}
 100f1dc:	4770      	bx	lr
 100f1de:	bf00      	nop

0100f1e0 <__any_on>:
 100f1e0:	6903      	ldr	r3, [r0, #16]
 100f1e2:	114a      	asrs	r2, r1, #5
 100f1e4:	b410      	push	{r4}
 100f1e6:	4293      	cmp	r3, r2
 100f1e8:	f100 0414 	add.w	r4, r0, #20
 100f1ec:	bfb8      	it	lt
 100f1ee:	eb04 0383 	addlt.w	r3, r4, r3, lsl #2
 100f1f2:	db02      	blt.n	100f1fa <__any_on+0x1a>
 100f1f4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 100f1f8:	dc0e      	bgt.n	100f218 <__any_on+0x38>
 100f1fa:	429c      	cmp	r4, r3
 100f1fc:	d21b      	bcs.n	100f236 <__any_on+0x56>
 100f1fe:	f853 0c04 	ldr.w	r0, [r3, #-4]
 100f202:	3b04      	subs	r3, #4
 100f204:	b118      	cbz	r0, 100f20e <__any_on+0x2e>
 100f206:	e012      	b.n	100f22e <__any_on+0x4e>
 100f208:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 100f20c:	b97a      	cbnz	r2, 100f22e <__any_on+0x4e>
 100f20e:	429c      	cmp	r4, r3
 100f210:	d3fa      	bcc.n	100f208 <__any_on+0x28>
 100f212:	f85d 4b04 	ldr.w	r4, [sp], #4
 100f216:	4770      	bx	lr
 100f218:	f011 011f 	ands.w	r1, r1, #31
 100f21c:	d0ed      	beq.n	100f1fa <__any_on+0x1a>
 100f21e:	f854 0022 	ldr.w	r0, [r4, r2, lsl #2]
 100f222:	fa20 f201 	lsr.w	r2, r0, r1
 100f226:	fa02 f101 	lsl.w	r1, r2, r1
 100f22a:	4288      	cmp	r0, r1
 100f22c:	d0e5      	beq.n	100f1fa <__any_on+0x1a>
 100f22e:	2001      	movs	r0, #1
 100f230:	f85d 4b04 	ldr.w	r4, [sp], #4
 100f234:	4770      	bx	lr
 100f236:	2000      	movs	r0, #0
 100f238:	e7eb      	b.n	100f212 <__any_on+0x32>
 100f23a:	bf00      	nop

0100f23c <cleanup_glue>:
 100f23c:	b538      	push	{r3, r4, r5, lr}
 100f23e:	460c      	mov	r4, r1
 100f240:	6809      	ldr	r1, [r1, #0]
 100f242:	4605      	mov	r5, r0
 100f244:	b109      	cbz	r1, 100f24a <cleanup_glue+0xe>
 100f246:	f7ff fff9 	bl	100f23c <cleanup_glue>
 100f24a:	4621      	mov	r1, r4
 100f24c:	4628      	mov	r0, r5
 100f24e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 100f252:	f7ff b9bd 	b.w	100e5d0 <_free_r>
 100f256:	bf00      	nop

0100f258 <_reclaim_reent>:
 100f258:	f242 43f0 	movw	r3, #9456	; 0x24f0
 100f25c:	f2c0 1301 	movt	r3, #257	; 0x101
 100f260:	681b      	ldr	r3, [r3, #0]
 100f262:	4283      	cmp	r3, r0
 100f264:	d03b      	beq.n	100f2de <_reclaim_reent+0x86>
 100f266:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 100f268:	b570      	push	{r4, r5, r6, lr}
 100f26a:	4605      	mov	r5, r0
 100f26c:	b18b      	cbz	r3, 100f292 <_reclaim_reent+0x3a>
 100f26e:	2600      	movs	r6, #0
 100f270:	5999      	ldr	r1, [r3, r6]
 100f272:	b139      	cbz	r1, 100f284 <_reclaim_reent+0x2c>
 100f274:	680c      	ldr	r4, [r1, #0]
 100f276:	4628      	mov	r0, r5
 100f278:	f7ff f9aa 	bl	100e5d0 <_free_r>
 100f27c:	4621      	mov	r1, r4
 100f27e:	2c00      	cmp	r4, #0
 100f280:	d1f8      	bne.n	100f274 <_reclaim_reent+0x1c>
 100f282:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 100f284:	3604      	adds	r6, #4
 100f286:	2e80      	cmp	r6, #128	; 0x80
 100f288:	d1f2      	bne.n	100f270 <_reclaim_reent+0x18>
 100f28a:	4619      	mov	r1, r3
 100f28c:	4628      	mov	r0, r5
 100f28e:	f7ff f99f 	bl	100e5d0 <_free_r>
 100f292:	6c29      	ldr	r1, [r5, #64]	; 0x40
 100f294:	b111      	cbz	r1, 100f29c <_reclaim_reent+0x44>
 100f296:	4628      	mov	r0, r5
 100f298:	f7ff f99a 	bl	100e5d0 <_free_r>
 100f29c:	f8d5 1148 	ldr.w	r1, [r5, #328]	; 0x148
 100f2a0:	b151      	cbz	r1, 100f2b8 <_reclaim_reent+0x60>
 100f2a2:	f505 76a6 	add.w	r6, r5, #332	; 0x14c
 100f2a6:	42b1      	cmp	r1, r6
 100f2a8:	d006      	beq.n	100f2b8 <_reclaim_reent+0x60>
 100f2aa:	680c      	ldr	r4, [r1, #0]
 100f2ac:	4628      	mov	r0, r5
 100f2ae:	f7ff f98f 	bl	100e5d0 <_free_r>
 100f2b2:	42a6      	cmp	r6, r4
 100f2b4:	4621      	mov	r1, r4
 100f2b6:	d1f8      	bne.n	100f2aa <_reclaim_reent+0x52>
 100f2b8:	6d69      	ldr	r1, [r5, #84]	; 0x54
 100f2ba:	b111      	cbz	r1, 100f2c2 <_reclaim_reent+0x6a>
 100f2bc:	4628      	mov	r0, r5
 100f2be:	f7ff f987 	bl	100e5d0 <_free_r>
 100f2c2:	6bab      	ldr	r3, [r5, #56]	; 0x38
 100f2c4:	b153      	cbz	r3, 100f2dc <_reclaim_reent+0x84>
 100f2c6:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 100f2c8:	4628      	mov	r0, r5
 100f2ca:	4798      	blx	r3
 100f2cc:	f8d5 12e0 	ldr.w	r1, [r5, #736]	; 0x2e0
 100f2d0:	b121      	cbz	r1, 100f2dc <_reclaim_reent+0x84>
 100f2d2:	4628      	mov	r0, r5
 100f2d4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 100f2d8:	f7ff bfb0 	b.w	100f23c <cleanup_glue>
 100f2dc:	bd70      	pop	{r4, r5, r6, pc}
 100f2de:	4770      	bx	lr

0100f2e0 <frexp>:
 100f2e0:	b430      	push	{r4, r5}
 100f2e2:	b082      	sub	sp, #8
 100f2e4:	f64f 74ff 	movw	r4, #65535	; 0xffff
 100f2e8:	f6c7 74ef 	movt	r4, #32751	; 0x7fef
 100f2ec:	ed8d 0b00 	vstr	d0, [sp]
 100f2f0:	2500      	movs	r5, #0
 100f2f2:	9b01      	ldr	r3, [sp, #4]
 100f2f4:	6005      	str	r5, [r0, #0]
 100f2f6:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 100f2fa:	42a1      	cmp	r1, r4
 100f2fc:	dc24      	bgt.n	100f348 <frexp+0x68>
 100f2fe:	9c00      	ldr	r4, [sp, #0]
 100f300:	ea51 0204 	orrs.w	r2, r1, r4
 100f304:	d020      	beq.n	100f348 <frexp+0x68>
 100f306:	462c      	mov	r4, r5
 100f308:	f6c7 74f0 	movt	r4, #32752	; 0x7ff0
 100f30c:	401c      	ands	r4, r3
 100f30e:	b954      	cbnz	r4, 100f326 <frexp+0x46>
 100f310:	ed9f 7b11 	vldr	d7, [pc, #68]	; 100f358 <frexp+0x78>
 100f314:	f06f 0535 	mvn.w	r5, #53	; 0x35
 100f318:	ee20 7b07 	vmul.f64	d7, d0, d7
 100f31c:	ed8d 7b00 	vstr	d7, [sp]
 100f320:	9b01      	ldr	r3, [sp, #4]
 100f322:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 100f326:	f023 44ff 	bic.w	r4, r3, #2139095040	; 0x7f800000
 100f32a:	e9dd 2300 	ldrd	r2, r3, [sp]
 100f32e:	f424 04e0 	bic.w	r4, r4, #7340032	; 0x700000
 100f332:	1509      	asrs	r1, r1, #20
 100f334:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 100f338:	f2a1 31fe 	subw	r1, r1, #1022	; 0x3fe
 100f33c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 100f340:	4429      	add	r1, r5
 100f342:	e9cd 2300 	strd	r2, r3, [sp]
 100f346:	6001      	str	r1, [r0, #0]
 100f348:	ed9d 0b00 	vldr	d0, [sp]
 100f34c:	b002      	add	sp, #8
 100f34e:	bc30      	pop	{r4, r5}
 100f350:	4770      	bx	lr
 100f352:	bf00      	nop
 100f354:	f3af 8000 	nop.w
 100f358:	00000000 	.word	0x00000000
 100f35c:	43500000 	.word	0x43500000

0100f360 <__ssprint_r>:
 100f360:	6893      	ldr	r3, [r2, #8]
 100f362:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 100f366:	4692      	mov	sl, r2
 100f368:	b083      	sub	sp, #12
 100f36a:	2b00      	cmp	r3, #0
 100f36c:	d06e      	beq.n	100f44c <__ssprint_r+0xec>
 100f36e:	6817      	ldr	r7, [r2, #0]
 100f370:	4681      	mov	r9, r0
 100f372:	460c      	mov	r4, r1
 100f374:	6808      	ldr	r0, [r1, #0]
 100f376:	3708      	adds	r7, #8
 100f378:	688d      	ldr	r5, [r1, #8]
 100f37a:	e042      	b.n	100f402 <__ssprint_r+0xa2>
 100f37c:	89a3      	ldrh	r3, [r4, #12]
 100f37e:	f413 6f90 	tst.w	r3, #1152	; 0x480
 100f382:	d02d      	beq.n	100f3e0 <__ssprint_r+0x80>
 100f384:	e9d4 1204 	ldrd	r1, r2, [r4, #16]
 100f388:	1a45      	subs	r5, r0, r1
 100f38a:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 100f38e:	eb05 0806 	add.w	r8, r5, r6
 100f392:	f108 0801 	add.w	r8, r8, #1
 100f396:	eb02 72d2 	add.w	r2, r2, r2, lsr #31
 100f39a:	1052      	asrs	r2, r2, #1
 100f39c:	4590      	cmp	r8, r2
 100f39e:	bf94      	ite	ls
 100f3a0:	4690      	movls	r8, r2
 100f3a2:	4642      	movhi	r2, r8
 100f3a4:	055b      	lsls	r3, r3, #21
 100f3a6:	d538      	bpl.n	100f41a <__ssprint_r+0xba>
 100f3a8:	4611      	mov	r1, r2
 100f3aa:	4648      	mov	r0, r9
 100f3ac:	f7fa fbe0 	bl	1009b70 <_malloc_r>
 100f3b0:	2800      	cmp	r0, #0
 100f3b2:	d03c      	beq.n	100f42e <__ssprint_r+0xce>
 100f3b4:	462a      	mov	r2, r5
 100f3b6:	6921      	ldr	r1, [r4, #16]
 100f3b8:	9001      	str	r0, [sp, #4]
 100f3ba:	f7fb e902 	blx	100a5c0 <memcpy>
 100f3be:	89a2      	ldrh	r2, [r4, #12]
 100f3c0:	9b01      	ldr	r3, [sp, #4]
 100f3c2:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 100f3c6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 100f3ca:	81a2      	strh	r2, [r4, #12]
 100f3cc:	1958      	adds	r0, r3, r5
 100f3ce:	f8c4 8014 	str.w	r8, [r4, #20]
 100f3d2:	eba8 0505 	sub.w	r5, r8, r5
 100f3d6:	46b0      	mov	r8, r6
 100f3d8:	60a5      	str	r5, [r4, #8]
 100f3da:	4635      	mov	r5, r6
 100f3dc:	6123      	str	r3, [r4, #16]
 100f3de:	6020      	str	r0, [r4, #0]
 100f3e0:	4642      	mov	r2, r8
 100f3e2:	4659      	mov	r1, fp
 100f3e4:	f000 ffe8 	bl	10103b8 <memmove>
 100f3e8:	f8da 2008 	ldr.w	r2, [sl, #8]
 100f3ec:	68a3      	ldr	r3, [r4, #8]
 100f3ee:	6820      	ldr	r0, [r4, #0]
 100f3f0:	1b96      	subs	r6, r2, r6
 100f3f2:	1b5d      	subs	r5, r3, r5
 100f3f4:	60a5      	str	r5, [r4, #8]
 100f3f6:	4440      	add	r0, r8
 100f3f8:	6020      	str	r0, [r4, #0]
 100f3fa:	f8ca 6008 	str.w	r6, [sl, #8]
 100f3fe:	b32e      	cbz	r6, 100f44c <__ssprint_r+0xec>
 100f400:	3708      	adds	r7, #8
 100f402:	f857 6c04 	ldr.w	r6, [r7, #-4]
 100f406:	46a8      	mov	r8, r5
 100f408:	f857 bc08 	ldr.w	fp, [r7, #-8]
 100f40c:	2e00      	cmp	r6, #0
 100f40e:	d0f7      	beq.n	100f400 <__ssprint_r+0xa0>
 100f410:	42ae      	cmp	r6, r5
 100f412:	d2b3      	bcs.n	100f37c <__ssprint_r+0x1c>
 100f414:	4635      	mov	r5, r6
 100f416:	46b0      	mov	r8, r6
 100f418:	e7e2      	b.n	100f3e0 <__ssprint_r+0x80>
 100f41a:	4648      	mov	r0, r9
 100f41c:	f001 f834 	bl	1010488 <_realloc_r>
 100f420:	4603      	mov	r3, r0
 100f422:	2800      	cmp	r0, #0
 100f424:	d1d2      	bne.n	100f3cc <__ssprint_r+0x6c>
 100f426:	6921      	ldr	r1, [r4, #16]
 100f428:	4648      	mov	r0, r9
 100f42a:	f7ff f8d1 	bl	100e5d0 <_free_r>
 100f42e:	230c      	movs	r3, #12
 100f430:	f8c9 3000 	str.w	r3, [r9]
 100f434:	89a3      	ldrh	r3, [r4, #12]
 100f436:	f04f 30ff 	mov.w	r0, #4294967295
 100f43a:	2200      	movs	r2, #0
 100f43c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 100f440:	81a3      	strh	r3, [r4, #12]
 100f442:	e9ca 2201 	strd	r2, r2, [sl, #4]
 100f446:	b003      	add	sp, #12
 100f448:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 100f44c:	2000      	movs	r0, #0
 100f44e:	f8ca 0004 	str.w	r0, [sl, #4]
 100f452:	b003      	add	sp, #12
 100f454:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0100f458 <_svfiprintf_r>:
 100f458:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 100f45c:	b0c7      	sub	sp, #284	; 0x11c
 100f45e:	460c      	mov	r4, r1
 100f460:	4683      	mov	fp, r0
 100f462:	9109      	str	r1, [sp, #36]	; 0x24
 100f464:	4615      	mov	r5, r2
 100f466:	a816      	add	r0, sp, #88	; 0x58
 100f468:	2208      	movs	r2, #8
 100f46a:	2100      	movs	r1, #0
 100f46c:	9307      	str	r3, [sp, #28]
 100f46e:	f7fb fb97 	bl	100aba0 <memset>
 100f472:	89a3      	ldrh	r3, [r4, #12]
 100f474:	061b      	lsls	r3, r3, #24
 100f476:	d503      	bpl.n	100f480 <_svfiprintf_r+0x28>
 100f478:	6923      	ldr	r3, [r4, #16]
 100f47a:	2b00      	cmp	r3, #0
 100f47c:	f000 853f 	beq.w	100fefe <_svfiprintf_r+0xaa6>
 100f480:	f242 49f0 	movw	r9, #9456	; 0x24f0
 100f484:	f2c0 1901 	movt	r9, #257	; 0x101
 100f488:	46aa      	mov	sl, r5
 100f48a:	2300      	movs	r3, #0
 100f48c:	f10d 0874 	add.w	r8, sp, #116	; 0x74
 100f490:	930c      	str	r3, [sp, #48]	; 0x30
 100f492:	e9cd 330d 	strd	r3, r3, [sp, #52]	; 0x34
 100f496:	930f      	str	r3, [sp, #60]	; 0x3c
 100f498:	9304      	str	r3, [sp, #16]
 100f49a:	e9cd 331b 	strd	r3, r3, [sp, #108]	; 0x6c
 100f49e:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 100f4a2:	f642 1620 	movw	r6, #10528	; 0x2920
 100f4a6:	f2c0 1601 	movt	r6, #257	; 0x101
 100f4aa:	4654      	mov	r4, sl
 100f4ac:	f8d9 3000 	ldr.w	r3, [r9]
 100f4b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 100f4b2:	2b00      	cmp	r3, #0
 100f4b4:	bf08      	it	eq
 100f4b6:	4633      	moveq	r3, r6
 100f4b8:	f8d3 50e4 	ldr.w	r5, [r3, #228]	; 0xe4
 100f4bc:	f7fa fb1a 	bl	1009af4 <__locale_mb_cur_max>
 100f4c0:	ab16      	add	r3, sp, #88	; 0x58
 100f4c2:	4622      	mov	r2, r4
 100f4c4:	9300      	str	r3, [sp, #0]
 100f4c6:	a914      	add	r1, sp, #80	; 0x50
 100f4c8:	4603      	mov	r3, r0
 100f4ca:	4658      	mov	r0, fp
 100f4cc:	47a8      	blx	r5
 100f4ce:	2800      	cmp	r0, #0
 100f4d0:	4603      	mov	r3, r0
 100f4d2:	f000 8086 	beq.w	100f5e2 <_svfiprintf_r+0x18a>
 100f4d6:	db7c      	blt.n	100f5d2 <_svfiprintf_r+0x17a>
 100f4d8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 100f4da:	2a25      	cmp	r2, #37	; 0x25
 100f4dc:	d001      	beq.n	100f4e2 <_svfiprintf_r+0x8a>
 100f4de:	441c      	add	r4, r3
 100f4e0:	e7e4      	b.n	100f4ac <_svfiprintf_r+0x54>
 100f4e2:	ebb4 060a 	subs.w	r6, r4, sl
 100f4e6:	4605      	mov	r5, r0
 100f4e8:	d17f      	bne.n	100f5ea <_svfiprintf_r+0x192>
 100f4ea:	2300      	movs	r3, #0
 100f4ec:	9306      	str	r3, [sp, #24]
 100f4ee:	461e      	mov	r6, r3
 100f4f0:	f88d 304b 	strb.w	r3, [sp, #75]	; 0x4b
 100f4f4:	7863      	ldrb	r3, [r4, #1]
 100f4f6:	f104 0a01 	add.w	sl, r4, #1
 100f4fa:	f04f 32ff 	mov.w	r2, #4294967295
 100f4fe:	9203      	str	r2, [sp, #12]
 100f500:	f10a 0a01 	add.w	sl, sl, #1
 100f504:	f1a3 0220 	sub.w	r2, r3, #32
 100f508:	2a5a      	cmp	r2, #90	; 0x5a
 100f50a:	f200 8322 	bhi.w	100fb52 <_svfiprintf_r+0x6fa>
 100f50e:	e8df f012 	tbh	[pc, r2, lsl #1]
 100f512:	01d2      	.short	0x01d2
 100f514:	03200320 	.word	0x03200320
 100f518:	032001cd 	.word	0x032001cd
 100f51c:	03200320 	.word	0x03200320
 100f520:	032001af 	.word	0x032001af
 100f524:	01a00320 	.word	0x01a00320
 100f528:	0320025e 	.word	0x0320025e
 100f52c:	01f4020f 	.word	0x01f4020f
 100f530:	01ef0320 	.word	0x01ef0320
 100f534:	015e015e 	.word	0x015e015e
 100f538:	015e015e 	.word	0x015e015e
 100f53c:	015e015e 	.word	0x015e015e
 100f540:	015e015e 	.word	0x015e015e
 100f544:	0320015e 	.word	0x0320015e
 100f548:	03200320 	.word	0x03200320
 100f54c:	03200320 	.word	0x03200320
 100f550:	03200320 	.word	0x03200320
 100f554:	03200320 	.word	0x03200320
 100f558:	0220016c 	.word	0x0220016c
 100f55c:	03200320 	.word	0x03200320
 100f560:	03200320 	.word	0x03200320
 100f564:	03200320 	.word	0x03200320
 100f568:	03200320 	.word	0x03200320
 100f56c:	03200320 	.word	0x03200320
 100f570:	03200214 	.word	0x03200214
 100f574:	03200320 	.word	0x03200320
 100f578:	032002c9 	.word	0x032002c9
 100f57c:	032002bc 	.word	0x032002bc
 100f580:	02900320 	.word	0x02900320
 100f584:	03200320 	.word	0x03200320
 100f588:	03200320 	.word	0x03200320
 100f58c:	03200320 	.word	0x03200320
 100f590:	03200320 	.word	0x03200320
 100f594:	03200320 	.word	0x03200320
 100f598:	0276016c 	.word	0x0276016c
 100f59c:	03200320 	.word	0x03200320
 100f5a0:	02fe0320 	.word	0x02fe0320
 100f5a4:	005b0276 	.word	0x005b0276
 100f5a8:	02f10320 	.word	0x02f10320
 100f5ac:	030b0320 	.word	0x030b0320
 100f5b0:	0264018f 	.word	0x0264018f
 100f5b4:	0320005b 	.word	0x0320005b
 100f5b8:	005d02c9 	.word	0x005d02c9
 100f5bc:	032001dd 	.word	0x032001dd
 100f5c0:	009b0320 	.word	0x009b0320
 100f5c4:	005d0320 	.word	0x005d0320
 100f5c8:	f046 0620 	orr.w	r6, r6, #32
 100f5cc:	f89a 3000 	ldrb.w	r3, [sl]
 100f5d0:	e796      	b.n	100f500 <_svfiprintf_r+0xa8>
 100f5d2:	2208      	movs	r2, #8
 100f5d4:	2100      	movs	r1, #0
 100f5d6:	a816      	add	r0, sp, #88	; 0x58
 100f5d8:	f7fb fae2 	bl	100aba0 <memset>
 100f5dc:	2301      	movs	r3, #1
 100f5de:	441c      	add	r4, r3
 100f5e0:	e764      	b.n	100f4ac <_svfiprintf_r+0x54>
 100f5e2:	ebb4 060a 	subs.w	r6, r4, sl
 100f5e6:	4605      	mov	r5, r0
 100f5e8:	d012      	beq.n	100f610 <_svfiprintf_r+0x1b8>
 100f5ea:	e9dd 321b 	ldrd	r3, r2, [sp, #108]	; 0x6c
 100f5ee:	e9c8 a600 	strd	sl, r6, [r8]
 100f5f2:	3301      	adds	r3, #1
 100f5f4:	4432      	add	r2, r6
 100f5f6:	2b07      	cmp	r3, #7
 100f5f8:	e9cd 321b 	strd	r3, r2, [sp, #108]	; 0x6c
 100f5fc:	bfd8      	it	le
 100f5fe:	f108 0808 	addle.w	r8, r8, #8
 100f602:	dc17      	bgt.n	100f634 <_svfiprintf_r+0x1dc>
 100f604:	9b04      	ldr	r3, [sp, #16]
 100f606:	4433      	add	r3, r6
 100f608:	9304      	str	r3, [sp, #16]
 100f60a:	2d00      	cmp	r5, #0
 100f60c:	f47f af6d 	bne.w	100f4ea <_svfiprintf_r+0x92>
 100f610:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 100f612:	2b00      	cmp	r3, #0
 100f614:	f040 8586 	bne.w	1010124 <_svfiprintf_r+0xccc>
 100f618:	9b09      	ldr	r3, [sp, #36]	; 0x24
 100f61a:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 100f61e:	f013 0f40 	tst.w	r3, #64	; 0x40
 100f622:	9b04      	ldr	r3, [sp, #16]
 100f624:	bf18      	it	ne
 100f626:	f04f 33ff 	movne.w	r3, #4294967295
 100f62a:	9304      	str	r3, [sp, #16]
 100f62c:	9804      	ldr	r0, [sp, #16]
 100f62e:	b047      	add	sp, #284	; 0x11c
 100f630:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 100f634:	aa1a      	add	r2, sp, #104	; 0x68
 100f636:	9909      	ldr	r1, [sp, #36]	; 0x24
 100f638:	4658      	mov	r0, fp
 100f63a:	f7ff fe91 	bl	100f360 <__ssprint_r>
 100f63e:	2800      	cmp	r0, #0
 100f640:	d1ea      	bne.n	100f618 <_svfiprintf_r+0x1c0>
 100f642:	f10d 0874 	add.w	r8, sp, #116	; 0x74
 100f646:	e7dd      	b.n	100f604 <_svfiprintf_r+0x1ac>
 100f648:	06b4      	lsls	r4, r6, #26
 100f64a:	f242 02f4 	movw	r2, #8436	; 0x20f4
 100f64e:	f2c0 1201 	movt	r2, #257	; 0x101
 100f652:	920c      	str	r2, [sp, #48]	; 0x30
 100f654:	f140 81f5 	bpl.w	100fa42 <_svfiprintf_r+0x5ea>
 100f658:	9d07      	ldr	r5, [sp, #28]
 100f65a:	3507      	adds	r5, #7
 100f65c:	f025 0207 	bic.w	r2, r5, #7
 100f660:	e8f2 4502 	ldrd	r4, r5, [r2], #8
 100f664:	9207      	str	r2, [sp, #28]
 100f666:	ea54 0205 	orrs.w	r2, r4, r5
 100f66a:	f006 0201 	and.w	r2, r6, #1
 100f66e:	bf08      	it	eq
 100f670:	2200      	moveq	r2, #0
 100f672:	2a00      	cmp	r2, #0
 100f674:	f040 8201 	bne.w	100fa7a <_svfiprintf_r+0x622>
 100f678:	f426 6780 	bic.w	r7, r6, #1024	; 0x400
 100f67c:	2302      	movs	r3, #2
 100f67e:	9903      	ldr	r1, [sp, #12]
 100f680:	2200      	movs	r2, #0
 100f682:	f88d 204b 	strb.w	r2, [sp, #75]	; 0x4b
 100f686:	1c4a      	adds	r2, r1, #1
 100f688:	f000 8182 	beq.w	100f990 <_svfiprintf_r+0x538>
 100f68c:	ea54 0205 	orrs.w	r2, r4, r5
 100f690:	f027 0680 	bic.w	r6, r7, #128	; 0x80
 100f694:	bf14      	ite	ne
 100f696:	2201      	movne	r2, #1
 100f698:	2200      	moveq	r2, #0
 100f69a:	2900      	cmp	r1, #0
 100f69c:	bf18      	it	ne
 100f69e:	2201      	movne	r2, #1
 100f6a0:	2a00      	cmp	r2, #0
 100f6a2:	f040 8417 	bne.w	100fed4 <_svfiprintf_r+0xa7c>
 100f6a6:	2b00      	cmp	r3, #0
 100f6a8:	f040 83f0 	bne.w	100fe8c <_svfiprintf_r+0xa34>
 100f6ac:	f017 0201 	ands.w	r2, r7, #1
 100f6b0:	9303      	str	r3, [sp, #12]
 100f6b2:	9205      	str	r2, [sp, #20]
 100f6b4:	bf04      	itt	eq
 100f6b6:	ab46      	addeq	r3, sp, #280	; 0x118
 100f6b8:	930b      	streq	r3, [sp, #44]	; 0x2c
 100f6ba:	d005      	beq.n	100f6c8 <_svfiprintf_r+0x270>
 100f6bc:	2330      	movs	r3, #48	; 0x30
 100f6be:	f88d 3117 	strb.w	r3, [sp, #279]	; 0x117
 100f6c2:	f20d 1317 	addw	r3, sp, #279	; 0x117
 100f6c6:	930b      	str	r3, [sp, #44]	; 0x2c
 100f6c8:	9b05      	ldr	r3, [sp, #20]
 100f6ca:	9a03      	ldr	r2, [sp, #12]
 100f6cc:	4293      	cmp	r3, r2
 100f6ce:	bfb8      	it	lt
 100f6d0:	4613      	movlt	r3, r2
 100f6d2:	9302      	str	r3, [sp, #8]
 100f6d4:	2300      	movs	r3, #0
 100f6d6:	9308      	str	r3, [sp, #32]
 100f6d8:	f89d 304b 	ldrb.w	r3, [sp, #75]	; 0x4b
 100f6dc:	b113      	cbz	r3, 100f6e4 <_svfiprintf_r+0x28c>
 100f6de:	9b02      	ldr	r3, [sp, #8]
 100f6e0:	3301      	adds	r3, #1
 100f6e2:	9302      	str	r3, [sp, #8]
 100f6e4:	f016 0302 	ands.w	r3, r6, #2
 100f6e8:	bf1e      	ittt	ne
 100f6ea:	9a02      	ldrne	r2, [sp, #8]
 100f6ec:	3202      	addne	r2, #2
 100f6ee:	9202      	strne	r2, [sp, #8]
 100f6f0:	f016 0084 	ands.w	r0, r6, #132	; 0x84
 100f6f4:	e9dd 121b 	ldrd	r1, r2, [sp, #108]	; 0x6c
 100f6f8:	900a      	str	r0, [sp, #40]	; 0x28
 100f6fa:	d105      	bne.n	100f708 <_svfiprintf_r+0x2b0>
 100f6fc:	9806      	ldr	r0, [sp, #24]
 100f6fe:	9c02      	ldr	r4, [sp, #8]
 100f700:	1b04      	subs	r4, r0, r4
 100f702:	2c00      	cmp	r4, #0
 100f704:	f300 8326 	bgt.w	100fd54 <_svfiprintf_r+0x8fc>
 100f708:	f89d 404b 	ldrb.w	r4, [sp, #75]	; 0x4b
 100f70c:	1c48      	adds	r0, r1, #1
 100f70e:	f108 0708 	add.w	r7, r8, #8
 100f712:	b1ac      	cbz	r4, 100f740 <_svfiprintf_r+0x2e8>
 100f714:	2807      	cmp	r0, #7
 100f716:	f10d 044b 	add.w	r4, sp, #75	; 0x4b
 100f71a:	f102 0201 	add.w	r2, r2, #1
 100f71e:	f8c8 4000 	str.w	r4, [r8]
 100f722:	e9cd 021b 	strd	r0, r2, [sp, #108]	; 0x6c
 100f726:	f04f 0401 	mov.w	r4, #1
 100f72a:	f8c8 4004 	str.w	r4, [r8, #4]
 100f72e:	f300 8355 	bgt.w	100fddc <_svfiprintf_r+0x984>
 100f732:	1c8d      	adds	r5, r1, #2
 100f734:	f108 0410 	add.w	r4, r8, #16
 100f738:	4601      	mov	r1, r0
 100f73a:	46b8      	mov	r8, r7
 100f73c:	4628      	mov	r0, r5
 100f73e:	4627      	mov	r7, r4
 100f740:	b18b      	cbz	r3, 100f766 <_svfiprintf_r+0x30e>
 100f742:	2807      	cmp	r0, #7
 100f744:	ab13      	add	r3, sp, #76	; 0x4c
 100f746:	f102 0202 	add.w	r2, r2, #2
 100f74a:	f8c8 3000 	str.w	r3, [r8]
 100f74e:	e9cd 021b 	strd	r0, r2, [sp, #108]	; 0x6c
 100f752:	f04f 0302 	mov.w	r3, #2
 100f756:	f8c8 3004 	str.w	r3, [r8, #4]
 100f75a:	f300 834f 	bgt.w	100fdfc <_svfiprintf_r+0x9a4>
 100f75e:	4601      	mov	r1, r0
 100f760:	46b8      	mov	r8, r7
 100f762:	3001      	adds	r0, #1
 100f764:	3708      	adds	r7, #8
 100f766:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 100f768:	2b80      	cmp	r3, #128	; 0x80
 100f76a:	f000 825f 	beq.w	100fc2c <_svfiprintf_r+0x7d4>
 100f76e:	9b03      	ldr	r3, [sp, #12]
 100f770:	9c05      	ldr	r4, [sp, #20]
 100f772:	1b1c      	subs	r4, r3, r4
 100f774:	2c00      	cmp	r4, #0
 100f776:	f300 829c 	bgt.w	100fcb2 <_svfiprintf_r+0x85a>
 100f77a:	9b05      	ldr	r3, [sp, #20]
 100f77c:	2807      	cmp	r0, #7
 100f77e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 100f780:	441a      	add	r2, r3
 100f782:	901b      	str	r0, [sp, #108]	; 0x6c
 100f784:	921c      	str	r2, [sp, #112]	; 0x70
 100f786:	f8c8 1000 	str.w	r1, [r8]
 100f78a:	f8c8 3004 	str.w	r3, [r8, #4]
 100f78e:	f300 82c7 	bgt.w	100fd20 <_svfiprintf_r+0x8c8>
 100f792:	0773      	lsls	r3, r6, #29
 100f794:	d505      	bpl.n	100f7a2 <_svfiprintf_r+0x34a>
 100f796:	9b06      	ldr	r3, [sp, #24]
 100f798:	9902      	ldr	r1, [sp, #8]
 100f79a:	1a5c      	subs	r4, r3, r1
 100f79c:	2c00      	cmp	r4, #0
 100f79e:	f300 833b 	bgt.w	100fe18 <_svfiprintf_r+0x9c0>
 100f7a2:	9b04      	ldr	r3, [sp, #16]
 100f7a4:	9906      	ldr	r1, [sp, #24]
 100f7a6:	9802      	ldr	r0, [sp, #8]
 100f7a8:	4281      	cmp	r1, r0
 100f7aa:	bfac      	ite	ge
 100f7ac:	185b      	addge	r3, r3, r1
 100f7ae:	181b      	addlt	r3, r3, r0
 100f7b0:	9304      	str	r3, [sp, #16]
 100f7b2:	2a00      	cmp	r2, #0
 100f7b4:	f040 82bd 	bne.w	100fd32 <_svfiprintf_r+0x8da>
 100f7b8:	2300      	movs	r3, #0
 100f7ba:	931b      	str	r3, [sp, #108]	; 0x6c
 100f7bc:	9b08      	ldr	r3, [sp, #32]
 100f7be:	b11b      	cbz	r3, 100f7c8 <_svfiprintf_r+0x370>
 100f7c0:	9908      	ldr	r1, [sp, #32]
 100f7c2:	4658      	mov	r0, fp
 100f7c4:	f7fe ff04 	bl	100e5d0 <_free_r>
 100f7c8:	f10d 0874 	add.w	r8, sp, #116	; 0x74
 100f7cc:	e669      	b.n	100f4a2 <_svfiprintf_r+0x4a>
 100f7ce:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 100f7d2:	2100      	movs	r1, #0
 100f7d4:	f81a 3b01 	ldrb.w	r3, [sl], #1
 100f7d8:	200a      	movs	r0, #10
 100f7da:	fb00 2101 	mla	r1, r0, r1, r2
 100f7de:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 100f7e2:	2a09      	cmp	r2, #9
 100f7e4:	d9f6      	bls.n	100f7d4 <_svfiprintf_r+0x37c>
 100f7e6:	9106      	str	r1, [sp, #24]
 100f7e8:	e68c      	b.n	100f504 <_svfiprintf_r+0xac>
 100f7ea:	9a07      	ldr	r2, [sp, #28]
 100f7ec:	2b43      	cmp	r3, #67	; 0x43
 100f7ee:	f102 0404 	add.w	r4, r2, #4
 100f7f2:	d002      	beq.n	100f7fa <_svfiprintf_r+0x3a2>
 100f7f4:	06f7      	lsls	r7, r6, #27
 100f7f6:	f140 8379 	bpl.w	100feec <_svfiprintf_r+0xa94>
 100f7fa:	2208      	movs	r2, #8
 100f7fc:	2100      	movs	r1, #0
 100f7fe:	a818      	add	r0, sp, #96	; 0x60
 100f800:	ad2d      	add	r5, sp, #180	; 0xb4
 100f802:	f7fb f9cd 	bl	100aba0 <memset>
 100f806:	9a07      	ldr	r2, [sp, #28]
 100f808:	ab18      	add	r3, sp, #96	; 0x60
 100f80a:	4629      	mov	r1, r5
 100f80c:	4658      	mov	r0, fp
 100f80e:	6812      	ldr	r2, [r2, #0]
 100f810:	f7fd fd5e 	bl	100d2d0 <_wcrtomb_r>
 100f814:	1c43      	adds	r3, r0, #1
 100f816:	9005      	str	r0, [sp, #20]
 100f818:	f000 84bf 	beq.w	101019a <_svfiprintf_r+0xd42>
 100f81c:	9b05      	ldr	r3, [sp, #20]
 100f81e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 100f822:	9302      	str	r3, [sp, #8]
 100f824:	2300      	movs	r3, #0
 100f826:	9407      	str	r4, [sp, #28]
 100f828:	950b      	str	r5, [sp, #44]	; 0x2c
 100f82a:	f88d 304b 	strb.w	r3, [sp, #75]	; 0x4b
 100f82e:	e19d      	b.n	100fb6c <_svfiprintf_r+0x714>
 100f830:	06b2      	lsls	r2, r6, #26
 100f832:	f100 81d0 	bmi.w	100fbd6 <_svfiprintf_r+0x77e>
 100f836:	9a07      	ldr	r2, [sp, #28]
 100f838:	06f3      	lsls	r3, r6, #27
 100f83a:	f852 4b04 	ldr.w	r4, [r2], #4
 100f83e:	f100 84c3 	bmi.w	10101c8 <_svfiprintf_r+0xd70>
 100f842:	0677      	lsls	r7, r6, #25
 100f844:	f140 8436 	bpl.w	10100b4 <_svfiprintf_r+0xc5c>
 100f848:	4633      	mov	r3, r6
 100f84a:	9207      	str	r2, [sp, #28]
 100f84c:	b2a4      	uxth	r4, r4
 100f84e:	2500      	movs	r5, #0
 100f850:	e1c9      	b.n	100fbe6 <_svfiprintf_r+0x78e>
 100f852:	9a07      	ldr	r2, [sp, #28]
 100f854:	f89a 3000 	ldrb.w	r3, [sl]
 100f858:	f852 1b04 	ldr.w	r1, [r2], #4
 100f85c:	2900      	cmp	r1, #0
 100f85e:	9106      	str	r1, [sp, #24]
 100f860:	bfa8      	it	ge
 100f862:	9207      	strge	r2, [sp, #28]
 100f864:	f6bf ae4c 	bge.w	100f500 <_svfiprintf_r+0xa8>
 100f868:	4249      	negs	r1, r1
 100f86a:	e9cd 1206 	strd	r1, r2, [sp, #24]
 100f86e:	e061      	b.n	100f934 <_svfiprintf_r+0x4dc>
 100f870:	4658      	mov	r0, fp
 100f872:	f7fe fff3 	bl	100e85c <_localeconv_r>
 100f876:	6843      	ldr	r3, [r0, #4]
 100f878:	4618      	mov	r0, r3
 100f87a:	930f      	str	r3, [sp, #60]	; 0x3c
 100f87c:	f7fb fd40 	bl	100b300 <strlen>
 100f880:	4604      	mov	r4, r0
 100f882:	900e      	str	r0, [sp, #56]	; 0x38
 100f884:	4658      	mov	r0, fp
 100f886:	f7fe ffe9 	bl	100e85c <_localeconv_r>
 100f88a:	6883      	ldr	r3, [r0, #8]
 100f88c:	2c00      	cmp	r4, #0
 100f88e:	bf18      	it	ne
 100f890:	2b00      	cmpne	r3, #0
 100f892:	930d      	str	r3, [sp, #52]	; 0x34
 100f894:	f43f ae9a 	beq.w	100f5cc <_svfiprintf_r+0x174>
 100f898:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 100f89a:	781a      	ldrb	r2, [r3, #0]
 100f89c:	f89a 3000 	ldrb.w	r3, [sl]
 100f8a0:	2a00      	cmp	r2, #0
 100f8a2:	f43f ae2d 	beq.w	100f500 <_svfiprintf_r+0xa8>
 100f8a6:	f446 6680 	orr.w	r6, r6, #1024	; 0x400
 100f8aa:	e629      	b.n	100f500 <_svfiprintf_r+0xa8>
 100f8ac:	f046 0601 	orr.w	r6, r6, #1
 100f8b0:	f89a 3000 	ldrb.w	r3, [sl]
 100f8b4:	e624      	b.n	100f500 <_svfiprintf_r+0xa8>
 100f8b6:	f89d 204b 	ldrb.w	r2, [sp, #75]	; 0x4b
 100f8ba:	f89a 3000 	ldrb.w	r3, [sl]
 100f8be:	2a00      	cmp	r2, #0
 100f8c0:	f47f ae1e 	bne.w	100f500 <_svfiprintf_r+0xa8>
 100f8c4:	2220      	movs	r2, #32
 100f8c6:	f88d 204b 	strb.w	r2, [sp, #75]	; 0x4b
 100f8ca:	e619      	b.n	100f500 <_svfiprintf_r+0xa8>
 100f8cc:	06b0      	lsls	r0, r6, #26
 100f8ce:	f100 8178 	bmi.w	100fbc2 <_svfiprintf_r+0x76a>
 100f8d2:	9a07      	ldr	r2, [sp, #28]
 100f8d4:	06f1      	lsls	r1, r6, #27
 100f8d6:	f852 4b04 	ldr.w	r4, [r2], #4
 100f8da:	f100 8478 	bmi.w	10101ce <_svfiprintf_r+0xd76>
 100f8de:	0673      	lsls	r3, r6, #25
 100f8e0:	9207      	str	r2, [sp, #28]
 100f8e2:	4637      	mov	r7, r6
 100f8e4:	f140 83f1 	bpl.w	10100ca <_svfiprintf_r+0xc72>
 100f8e8:	b2a4      	uxth	r4, r4
 100f8ea:	2500      	movs	r5, #0
 100f8ec:	2301      	movs	r3, #1
 100f8ee:	e6c6      	b.n	100f67e <_svfiprintf_r+0x226>
 100f8f0:	f046 0680 	orr.w	r6, r6, #128	; 0x80
 100f8f4:	f89a 3000 	ldrb.w	r3, [sl]
 100f8f8:	e602      	b.n	100f500 <_svfiprintf_r+0xa8>
 100f8fa:	4651      	mov	r1, sl
 100f8fc:	f811 3b01 	ldrb.w	r3, [r1], #1
 100f900:	2b2a      	cmp	r3, #42	; 0x2a
 100f902:	f000 8452 	beq.w	10101aa <_svfiprintf_r+0xd52>
 100f906:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 100f90a:	468a      	mov	sl, r1
 100f90c:	2a09      	cmp	r2, #9
 100f90e:	bf84      	itt	hi
 100f910:	2200      	movhi	r2, #0
 100f912:	9203      	strhi	r2, [sp, #12]
 100f914:	f63f adf6 	bhi.w	100f504 <_svfiprintf_r+0xac>
 100f918:	2100      	movs	r1, #0
 100f91a:	f81a 3b01 	ldrb.w	r3, [sl], #1
 100f91e:	200a      	movs	r0, #10
 100f920:	fb00 2101 	mla	r1, r0, r1, r2
 100f924:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 100f928:	2a09      	cmp	r2, #9
 100f92a:	d9f6      	bls.n	100f91a <_svfiprintf_r+0x4c2>
 100f92c:	9103      	str	r1, [sp, #12]
 100f92e:	e5e9      	b.n	100f504 <_svfiprintf_r+0xac>
 100f930:	f89a 3000 	ldrb.w	r3, [sl]
 100f934:	f046 0604 	orr.w	r6, r6, #4
 100f938:	e5e2      	b.n	100f500 <_svfiprintf_r+0xa8>
 100f93a:	06b1      	lsls	r1, r6, #26
 100f93c:	f046 0310 	orr.w	r3, r6, #16
 100f940:	f100 814a 	bmi.w	100fbd8 <_svfiprintf_r+0x780>
 100f944:	9a07      	ldr	r2, [sp, #28]
 100f946:	3204      	adds	r2, #4
 100f948:	9907      	ldr	r1, [sp, #28]
 100f94a:	2500      	movs	r5, #0
 100f94c:	9207      	str	r2, [sp, #28]
 100f94e:	680c      	ldr	r4, [r1, #0]
 100f950:	e149      	b.n	100fbe6 <_svfiprintf_r+0x78e>
 100f952:	f046 0710 	orr.w	r7, r6, #16
 100f956:	06b6      	lsls	r6, r6, #26
 100f958:	f100 810d 	bmi.w	100fb76 <_svfiprintf_r+0x71e>
 100f95c:	9b07      	ldr	r3, [sp, #28]
 100f95e:	1d1a      	adds	r2, r3, #4
 100f960:	9b07      	ldr	r3, [sp, #28]
 100f962:	9207      	str	r2, [sp, #28]
 100f964:	681c      	ldr	r4, [r3, #0]
 100f966:	17e5      	asrs	r5, r4, #31
 100f968:	4622      	mov	r2, r4
 100f96a:	2a00      	cmp	r2, #0
 100f96c:	462b      	mov	r3, r5
 100f96e:	f173 0300 	sbcs.w	r3, r3, #0
 100f972:	f280 810f 	bge.w	100fb94 <_svfiprintf_r+0x73c>
 100f976:	4264      	negs	r4, r4
 100f978:	9903      	ldr	r1, [sp, #12]
 100f97a:	f04f 032d 	mov.w	r3, #45	; 0x2d
 100f97e:	f88d 304b 	strb.w	r3, [sp, #75]	; 0x4b
 100f982:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 100f986:	1c4a      	adds	r2, r1, #1
 100f988:	f04f 0301 	mov.w	r3, #1
 100f98c:	f47f ae7e 	bne.w	100f68c <_svfiprintf_r+0x234>
 100f990:	2b01      	cmp	r3, #1
 100f992:	f000 8281 	beq.w	100fe98 <_svfiprintf_r+0xa40>
 100f996:	2b02      	cmp	r3, #2
 100f998:	bf18      	it	ne
 100f99a:	a946      	addne	r1, sp, #280	; 0x118
 100f99c:	f040 8128 	bne.w	100fbf0 <_svfiprintf_r+0x798>
 100f9a0:	ab46      	add	r3, sp, #280	; 0x118
 100f9a2:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 100f9a4:	461a      	mov	r2, r3
 100f9a6:	f004 010f 	and.w	r1, r4, #15
 100f9aa:	0923      	lsrs	r3, r4, #4
 100f9ac:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 100f9b0:	0928      	lsrs	r0, r5, #4
 100f9b2:	5c71      	ldrb	r1, [r6, r1]
 100f9b4:	461c      	mov	r4, r3
 100f9b6:	4605      	mov	r5, r0
 100f9b8:	ea54 0305 	orrs.w	r3, r4, r5
 100f9bc:	f802 1d01 	strb.w	r1, [r2, #-1]!
 100f9c0:	d1f1      	bne.n	100f9a6 <_svfiprintf_r+0x54e>
 100f9c2:	ab46      	add	r3, sp, #280	; 0x118
 100f9c4:	920b      	str	r2, [sp, #44]	; 0x2c
 100f9c6:	1a9b      	subs	r3, r3, r2
 100f9c8:	463e      	mov	r6, r7
 100f9ca:	9305      	str	r3, [sp, #20]
 100f9cc:	e67c      	b.n	100f6c8 <_svfiprintf_r+0x270>
 100f9ce:	232b      	movs	r3, #43	; 0x2b
 100f9d0:	f88d 304b 	strb.w	r3, [sp, #75]	; 0x4b
 100f9d4:	f89a 3000 	ldrb.w	r3, [sl]
 100f9d8:	e592      	b.n	100f500 <_svfiprintf_r+0xa8>
 100f9da:	9b07      	ldr	r3, [sp, #28]
 100f9dc:	f647 0230 	movw	r2, #30768	; 0x7830
 100f9e0:	f242 01f4 	movw	r1, #8436	; 0x20f4
 100f9e4:	f046 0702 	orr.w	r7, r6, #2
 100f9e8:	f2c0 1101 	movt	r1, #257	; 0x101
 100f9ec:	f8ad 204c 	strh.w	r2, [sp, #76]	; 0x4c
 100f9f0:	f853 4b04 	ldr.w	r4, [r3], #4
 100f9f4:	2500      	movs	r5, #0
 100f9f6:	910c      	str	r1, [sp, #48]	; 0x30
 100f9f8:	9307      	str	r3, [sp, #28]
 100f9fa:	2302      	movs	r3, #2
 100f9fc:	e63f      	b.n	100f67e <_svfiprintf_r+0x226>
 100f9fe:	06b5      	lsls	r5, r6, #26
 100fa00:	f100 80b8 	bmi.w	100fb74 <_svfiprintf_r+0x71c>
 100fa04:	9b07      	ldr	r3, [sp, #28]
 100fa06:	06f4      	lsls	r4, r6, #27
 100fa08:	f103 0204 	add.w	r2, r3, #4
 100fa0c:	f100 83d9 	bmi.w	10101c2 <_svfiprintf_r+0xd6a>
 100fa10:	9b07      	ldr	r3, [sp, #28]
 100fa12:	0670      	lsls	r0, r6, #25
 100fa14:	bf48      	it	mi
 100fa16:	f9b3 4000 	ldrshmi.w	r4, [r3]
 100fa1a:	d404      	bmi.n	100fa26 <_svfiprintf_r+0x5ce>
 100fa1c:	05b1      	lsls	r1, r6, #22
 100fa1e:	f140 837a 	bpl.w	1010116 <_svfiprintf_r+0xcbe>
 100fa22:	f993 4000 	ldrsb.w	r4, [r3]
 100fa26:	17e5      	asrs	r5, r4, #31
 100fa28:	9207      	str	r2, [sp, #28]
 100fa2a:	4637      	mov	r7, r6
 100fa2c:	4622      	mov	r2, r4
 100fa2e:	462b      	mov	r3, r5
 100fa30:	e0ab      	b.n	100fb8a <_svfiprintf_r+0x732>
 100fa32:	06b4      	lsls	r4, r6, #26
 100fa34:	f641 72a4 	movw	r2, #8100	; 0x1fa4
 100fa38:	f2c0 1201 	movt	r2, #257	; 0x101
 100fa3c:	920c      	str	r2, [sp, #48]	; 0x30
 100fa3e:	f53f ae0b 	bmi.w	100f658 <_svfiprintf_r+0x200>
 100fa42:	9a07      	ldr	r2, [sp, #28]
 100fa44:	06f0      	lsls	r0, r6, #27
 100fa46:	f852 4b04 	ldr.w	r4, [r2], #4
 100fa4a:	9207      	str	r2, [sp, #28]
 100fa4c:	d40b      	bmi.n	100fa66 <_svfiprintf_r+0x60e>
 100fa4e:	0671      	lsls	r1, r6, #25
 100fa50:	bf44      	itt	mi
 100fa52:	b2a4      	uxthmi	r4, r4
 100fa54:	2500      	movmi	r5, #0
 100fa56:	f53f ae06 	bmi.w	100f666 <_svfiprintf_r+0x20e>
 100fa5a:	05b2      	lsls	r2, r6, #22
 100fa5c:	bf44      	itt	mi
 100fa5e:	b2e4      	uxtbmi	r4, r4
 100fa60:	2500      	movmi	r5, #0
 100fa62:	f53f ae00 	bmi.w	100f666 <_svfiprintf_r+0x20e>
 100fa66:	2500      	movs	r5, #0
 100fa68:	ea54 0205 	orrs.w	r2, r4, r5
 100fa6c:	f006 0201 	and.w	r2, r6, #1
 100fa70:	bf08      	it	eq
 100fa72:	2200      	moveq	r2, #0
 100fa74:	2a00      	cmp	r2, #0
 100fa76:	f43f adff 	beq.w	100f678 <_svfiprintf_r+0x220>
 100fa7a:	f88d 304d 	strb.w	r3, [sp, #77]	; 0x4d
 100fa7e:	f046 0602 	orr.w	r6, r6, #2
 100fa82:	2330      	movs	r3, #48	; 0x30
 100fa84:	f88d 304c 	strb.w	r3, [sp, #76]	; 0x4c
 100fa88:	e5f6      	b.n	100f678 <_svfiprintf_r+0x220>
 100fa8a:	06b4      	lsls	r4, r6, #26
 100fa8c:	f046 0710 	orr.w	r7, r6, #16
 100fa90:	f100 8098 	bmi.w	100fbc4 <_svfiprintf_r+0x76c>
 100fa94:	9b07      	ldr	r3, [sp, #28]
 100fa96:	1d1a      	adds	r2, r3, #4
 100fa98:	9b07      	ldr	r3, [sp, #28]
 100fa9a:	2500      	movs	r5, #0
 100fa9c:	9207      	str	r2, [sp, #28]
 100fa9e:	681c      	ldr	r4, [r3, #0]
 100faa0:	2301      	movs	r3, #1
 100faa2:	e5ec      	b.n	100f67e <_svfiprintf_r+0x226>
 100faa4:	9d07      	ldr	r5, [sp, #28]
 100faa6:	2200      	movs	r2, #0
 100faa8:	f88d 204b 	strb.w	r2, [sp, #75]	; 0x4b
 100faac:	f855 1b04 	ldr.w	r1, [r5], #4
 100fab0:	910b      	str	r1, [sp, #44]	; 0x2c
 100fab2:	2900      	cmp	r1, #0
 100fab4:	f000 82f1 	beq.w	101009a <_svfiprintf_r+0xc42>
 100fab8:	2b53      	cmp	r3, #83	; 0x53
 100faba:	f000 8231 	beq.w	100ff20 <_svfiprintf_r+0xac8>
 100fabe:	f016 0410 	ands.w	r4, r6, #16
 100fac2:	f040 822d 	bne.w	100ff20 <_svfiprintf_r+0xac8>
 100fac6:	9a03      	ldr	r2, [sp, #12]
 100fac8:	1c53      	adds	r3, r2, #1
 100faca:	f000 8343 	beq.w	1010154 <_svfiprintf_r+0xcfc>
 100face:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 100fad0:	4621      	mov	r1, r4
 100fad2:	4638      	mov	r0, r7
 100fad4:	f7fe fee4 	bl	100e8a0 <memchr>
 100fad8:	9008      	str	r0, [sp, #32]
 100fada:	2800      	cmp	r0, #0
 100fadc:	f000 8332 	beq.w	1010144 <_svfiprintf_r+0xcec>
 100fae0:	1bc3      	subs	r3, r0, r7
 100fae2:	4622      	mov	r2, r4
 100fae4:	9305      	str	r3, [sp, #20]
 100fae6:	9403      	str	r4, [sp, #12]
 100fae8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 100faec:	e9cd 5407 	strd	r5, r4, [sp, #28]
 100faf0:	9302      	str	r3, [sp, #8]
 100faf2:	e5f1      	b.n	100f6d8 <_svfiprintf_r+0x280>
 100faf4:	f89a 3000 	ldrb.w	r3, [sl]
 100faf8:	2b6c      	cmp	r3, #108	; 0x6c
 100fafa:	bf09      	itett	eq
 100fafc:	f046 0620 	orreq.w	r6, r6, #32
 100fb00:	f046 0610 	orrne.w	r6, r6, #16
 100fb04:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
 100fb08:	f10a 0a01 	addeq.w	sl, sl, #1
 100fb0c:	e4f8      	b.n	100f500 <_svfiprintf_r+0xa8>
 100fb0e:	f89a 3000 	ldrb.w	r3, [sl]
 100fb12:	2b68      	cmp	r3, #104	; 0x68
 100fb14:	bf09      	itett	eq
 100fb16:	f446 7600 	orreq.w	r6, r6, #512	; 0x200
 100fb1a:	f046 0640 	orrne.w	r6, r6, #64	; 0x40
 100fb1e:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
 100fb22:	f10a 0a01 	addeq.w	sl, sl, #1
 100fb26:	e4eb      	b.n	100f500 <_svfiprintf_r+0xa8>
 100fb28:	9a07      	ldr	r2, [sp, #28]
 100fb2a:	06b7      	lsls	r7, r6, #26
 100fb2c:	f102 0304 	add.w	r3, r2, #4
 100fb30:	f100 81d2 	bmi.w	100fed8 <_svfiprintf_r+0xa80>
 100fb34:	06f5      	lsls	r5, r6, #27
 100fb36:	f100 825d 	bmi.w	100fff4 <_svfiprintf_r+0xb9c>
 100fb3a:	0674      	lsls	r4, r6, #25
 100fb3c:	f100 82e4 	bmi.w	1010108 <_svfiprintf_r+0xcb0>
 100fb40:	05b0      	lsls	r0, r6, #22
 100fb42:	f140 8257 	bpl.w	100fff4 <_svfiprintf_r+0xb9c>
 100fb46:	9a07      	ldr	r2, [sp, #28]
 100fb48:	9307      	str	r3, [sp, #28]
 100fb4a:	9b04      	ldr	r3, [sp, #16]
 100fb4c:	6812      	ldr	r2, [r2, #0]
 100fb4e:	7013      	strb	r3, [r2, #0]
 100fb50:	e4a7      	b.n	100f4a2 <_svfiprintf_r+0x4a>
 100fb52:	2b00      	cmp	r3, #0
 100fb54:	f43f ad5c 	beq.w	100f610 <_svfiprintf_r+0x1b8>
 100fb58:	2201      	movs	r2, #1
 100fb5a:	f88d 30b4 	strb.w	r3, [sp, #180]	; 0xb4
 100fb5e:	9202      	str	r2, [sp, #8]
 100fb60:	2300      	movs	r3, #0
 100fb62:	9205      	str	r2, [sp, #20]
 100fb64:	f88d 304b 	strb.w	r3, [sp, #75]	; 0x4b
 100fb68:	ab2d      	add	r3, sp, #180	; 0xb4
 100fb6a:	930b      	str	r3, [sp, #44]	; 0x2c
 100fb6c:	2300      	movs	r3, #0
 100fb6e:	9308      	str	r3, [sp, #32]
 100fb70:	9303      	str	r3, [sp, #12]
 100fb72:	e5b7      	b.n	100f6e4 <_svfiprintf_r+0x28c>
 100fb74:	4637      	mov	r7, r6
 100fb76:	9d07      	ldr	r5, [sp, #28]
 100fb78:	3507      	adds	r5, #7
 100fb7a:	f025 0307 	bic.w	r3, r5, #7
 100fb7e:	4619      	mov	r1, r3
 100fb80:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 100fb84:	4614      	mov	r4, r2
 100fb86:	461d      	mov	r5, r3
 100fb88:	9107      	str	r1, [sp, #28]
 100fb8a:	2a00      	cmp	r2, #0
 100fb8c:	f173 0300 	sbcs.w	r3, r3, #0
 100fb90:	f6ff aef1 	blt.w	100f976 <_svfiprintf_r+0x51e>
 100fb94:	9b03      	ldr	r3, [sp, #12]
 100fb96:	3301      	adds	r3, #1
 100fb98:	f000 817e 	beq.w	100fe98 <_svfiprintf_r+0xa40>
 100fb9c:	ea54 0305 	orrs.w	r3, r4, r5
 100fba0:	9a03      	ldr	r2, [sp, #12]
 100fba2:	f027 0680 	bic.w	r6, r7, #128	; 0x80
 100fba6:	bf14      	ite	ne
 100fba8:	2301      	movne	r3, #1
 100fbaa:	2300      	moveq	r3, #0
 100fbac:	2a00      	cmp	r2, #0
 100fbae:	bf18      	it	ne
 100fbb0:	2301      	movne	r3, #1
 100fbb2:	2b00      	cmp	r3, #0
 100fbb4:	f040 816f 	bne.w	100fe96 <_svfiprintf_r+0xa3e>
 100fbb8:	aa46      	add	r2, sp, #280	; 0x118
 100fbba:	9303      	str	r3, [sp, #12]
 100fbbc:	920b      	str	r2, [sp, #44]	; 0x2c
 100fbbe:	9305      	str	r3, [sp, #20]
 100fbc0:	e582      	b.n	100f6c8 <_svfiprintf_r+0x270>
 100fbc2:	4637      	mov	r7, r6
 100fbc4:	9d07      	ldr	r5, [sp, #28]
 100fbc6:	2301      	movs	r3, #1
 100fbc8:	3507      	adds	r5, #7
 100fbca:	f025 0207 	bic.w	r2, r5, #7
 100fbce:	e8f2 4502 	ldrd	r4, r5, [r2], #8
 100fbd2:	9207      	str	r2, [sp, #28]
 100fbd4:	e553      	b.n	100f67e <_svfiprintf_r+0x226>
 100fbd6:	4633      	mov	r3, r6
 100fbd8:	9d07      	ldr	r5, [sp, #28]
 100fbda:	3507      	adds	r5, #7
 100fbdc:	f025 0207 	bic.w	r2, r5, #7
 100fbe0:	e8f2 4502 	ldrd	r4, r5, [r2], #8
 100fbe4:	9207      	str	r2, [sp, #28]
 100fbe6:	f423 6780 	bic.w	r7, r3, #1024	; 0x400
 100fbea:	2300      	movs	r3, #0
 100fbec:	e547      	b.n	100f67e <_svfiprintf_r+0x226>
 100fbee:	4611      	mov	r1, r2
 100fbf0:	08e2      	lsrs	r2, r4, #3
 100fbf2:	08e8      	lsrs	r0, r5, #3
 100fbf4:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
 100fbf8:	f004 0307 	and.w	r3, r4, #7
 100fbfc:	4605      	mov	r5, r0
 100fbfe:	3330      	adds	r3, #48	; 0x30
 100fc00:	4614      	mov	r4, r2
 100fc02:	ea54 0005 	orrs.w	r0, r4, r5
 100fc06:	f801 3c01 	strb.w	r3, [r1, #-1]
 100fc0a:	f101 32ff 	add.w	r2, r1, #4294967295
 100fc0e:	d1ee      	bne.n	100fbee <_svfiprintf_r+0x796>
 100fc10:	2b30      	cmp	r3, #48	; 0x30
 100fc12:	bf0c      	ite	eq
 100fc14:	2300      	moveq	r3, #0
 100fc16:	f007 0301 	andne.w	r3, r7, #1
 100fc1a:	920b      	str	r2, [sp, #44]	; 0x2c
 100fc1c:	2b00      	cmp	r3, #0
 100fc1e:	f040 81cd 	bne.w	100ffbc <_svfiprintf_r+0xb64>
 100fc22:	ab46      	add	r3, sp, #280	; 0x118
 100fc24:	463e      	mov	r6, r7
 100fc26:	1a9b      	subs	r3, r3, r2
 100fc28:	9305      	str	r3, [sp, #20]
 100fc2a:	e54d      	b.n	100f6c8 <_svfiprintf_r+0x270>
 100fc2c:	9b06      	ldr	r3, [sp, #24]
 100fc2e:	9c02      	ldr	r4, [sp, #8]
 100fc30:	1b1c      	subs	r4, r3, r4
 100fc32:	2c00      	cmp	r4, #0
 100fc34:	f77f ad9b 	ble.w	100f76e <_svfiprintf_r+0x316>
 100fc38:	2c10      	cmp	r4, #16
 100fc3a:	4db8      	ldr	r5, [pc, #736]	; (100ff1c <_svfiprintf_r+0xac4>)
 100fc3c:	f340 82aa 	ble.w	1010194 <_svfiprintf_r+0xd3c>
 100fc40:	960a      	str	r6, [sp, #40]	; 0x28
 100fc42:	2710      	movs	r7, #16
 100fc44:	462e      	mov	r6, r5
 100fc46:	9d09      	ldr	r5, [sp, #36]	; 0x24
 100fc48:	e002      	b.n	100fc50 <_svfiprintf_r+0x7f8>
 100fc4a:	3c10      	subs	r4, #16
 100fc4c:	2c10      	cmp	r4, #16
 100fc4e:	dd17      	ble.n	100fc80 <_svfiprintf_r+0x828>
 100fc50:	3101      	adds	r1, #1
 100fc52:	3210      	adds	r2, #16
 100fc54:	2907      	cmp	r1, #7
 100fc56:	e9c8 6700 	strd	r6, r7, [r8]
 100fc5a:	e9cd 121b 	strd	r1, r2, [sp, #108]	; 0x6c
 100fc5e:	f108 0808 	add.w	r8, r8, #8
 100fc62:	ddf2      	ble.n	100fc4a <_svfiprintf_r+0x7f2>
 100fc64:	aa1a      	add	r2, sp, #104	; 0x68
 100fc66:	4629      	mov	r1, r5
 100fc68:	4658      	mov	r0, fp
 100fc6a:	f10d 0874 	add.w	r8, sp, #116	; 0x74
 100fc6e:	f7ff fb77 	bl	100f360 <__ssprint_r>
 100fc72:	2800      	cmp	r0, #0
 100fc74:	d165      	bne.n	100fd42 <_svfiprintf_r+0x8ea>
 100fc76:	3c10      	subs	r4, #16
 100fc78:	e9dd 121b 	ldrd	r1, r2, [sp, #108]	; 0x6c
 100fc7c:	2c10      	cmp	r4, #16
 100fc7e:	dce7      	bgt.n	100fc50 <_svfiprintf_r+0x7f8>
 100fc80:	4635      	mov	r5, r6
 100fc82:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 100fc84:	3101      	adds	r1, #1
 100fc86:	f108 0308 	add.w	r3, r8, #8
 100fc8a:	2907      	cmp	r1, #7
 100fc8c:	4422      	add	r2, r4
 100fc8e:	f8c8 5000 	str.w	r5, [r8]
 100fc92:	921c      	str	r2, [sp, #112]	; 0x70
 100fc94:	f8c8 4004 	str.w	r4, [r8, #4]
 100fc98:	911b      	str	r1, [sp, #108]	; 0x6c
 100fc9a:	f300 819b 	bgt.w	100ffd4 <_svfiprintf_r+0xb7c>
 100fc9e:	f103 0708 	add.w	r7, r3, #8
 100fca2:	4698      	mov	r8, r3
 100fca4:	9c05      	ldr	r4, [sp, #20]
 100fca6:	1c48      	adds	r0, r1, #1
 100fca8:	9b03      	ldr	r3, [sp, #12]
 100fcaa:	1b1c      	subs	r4, r3, r4
 100fcac:	2c00      	cmp	r4, #0
 100fcae:	f77f ad64 	ble.w	100f77a <_svfiprintf_r+0x322>
 100fcb2:	2c10      	cmp	r4, #16
 100fcb4:	4d99      	ldr	r5, [pc, #612]	; (100ff1c <_svfiprintf_r+0xac4>)
 100fcb6:	f340 8210 	ble.w	10100da <_svfiprintf_r+0xc82>
 100fcba:	9603      	str	r6, [sp, #12]
 100fcbc:	2710      	movs	r7, #16
 100fcbe:	462e      	mov	r6, r5
 100fcc0:	9d09      	ldr	r5, [sp, #36]	; 0x24
 100fcc2:	e002      	b.n	100fcca <_svfiprintf_r+0x872>
 100fcc4:	3c10      	subs	r4, #16
 100fcc6:	2c10      	cmp	r4, #16
 100fcc8:	dd16      	ble.n	100fcf8 <_svfiprintf_r+0x8a0>
 100fcca:	3101      	adds	r1, #1
 100fccc:	3210      	adds	r2, #16
 100fcce:	2907      	cmp	r1, #7
 100fcd0:	e9c8 6700 	strd	r6, r7, [r8]
 100fcd4:	e9cd 121b 	strd	r1, r2, [sp, #108]	; 0x6c
 100fcd8:	f108 0808 	add.w	r8, r8, #8
 100fcdc:	ddf2      	ble.n	100fcc4 <_svfiprintf_r+0x86c>
 100fcde:	aa1a      	add	r2, sp, #104	; 0x68
 100fce0:	4629      	mov	r1, r5
 100fce2:	4658      	mov	r0, fp
 100fce4:	f10d 0874 	add.w	r8, sp, #116	; 0x74
 100fce8:	f7ff fb3a 	bl	100f360 <__ssprint_r>
 100fcec:	bb48      	cbnz	r0, 100fd42 <_svfiprintf_r+0x8ea>
 100fcee:	3c10      	subs	r4, #16
 100fcf0:	e9dd 121b 	ldrd	r1, r2, [sp, #108]	; 0x6c
 100fcf4:	2c10      	cmp	r4, #16
 100fcf6:	dce8      	bgt.n	100fcca <_svfiprintf_r+0x872>
 100fcf8:	4635      	mov	r5, r6
 100fcfa:	9e03      	ldr	r6, [sp, #12]
 100fcfc:	1c48      	adds	r0, r1, #1
 100fcfe:	f108 0308 	add.w	r3, r8, #8
 100fd02:	2807      	cmp	r0, #7
 100fd04:	4422      	add	r2, r4
 100fd06:	f8c8 5000 	str.w	r5, [r8]
 100fd0a:	921c      	str	r2, [sp, #112]	; 0x70
 100fd0c:	f8c8 4004 	str.w	r4, [r8, #4]
 100fd10:	901b      	str	r0, [sp, #108]	; 0x6c
 100fd12:	f300 80d0 	bgt.w	100feb6 <_svfiprintf_r+0xa5e>
 100fd16:	3001      	adds	r0, #1
 100fd18:	f103 0708 	add.w	r7, r3, #8
 100fd1c:	4698      	mov	r8, r3
 100fd1e:	e52c      	b.n	100f77a <_svfiprintf_r+0x322>
 100fd20:	aa1a      	add	r2, sp, #104	; 0x68
 100fd22:	9909      	ldr	r1, [sp, #36]	; 0x24
 100fd24:	4658      	mov	r0, fp
 100fd26:	f7ff fb1b 	bl	100f360 <__ssprint_r>
 100fd2a:	b950      	cbnz	r0, 100fd42 <_svfiprintf_r+0x8ea>
 100fd2c:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 100fd2e:	af1d      	add	r7, sp, #116	; 0x74
 100fd30:	e52f      	b.n	100f792 <_svfiprintf_r+0x33a>
 100fd32:	aa1a      	add	r2, sp, #104	; 0x68
 100fd34:	9909      	ldr	r1, [sp, #36]	; 0x24
 100fd36:	4658      	mov	r0, fp
 100fd38:	f7ff fb12 	bl	100f360 <__ssprint_r>
 100fd3c:	2800      	cmp	r0, #0
 100fd3e:	f43f ad3b 	beq.w	100f7b8 <_svfiprintf_r+0x360>
 100fd42:	9b08      	ldr	r3, [sp, #32]
 100fd44:	2b00      	cmp	r3, #0
 100fd46:	f43f ac67 	beq.w	100f618 <_svfiprintf_r+0x1c0>
 100fd4a:	9908      	ldr	r1, [sp, #32]
 100fd4c:	4658      	mov	r0, fp
 100fd4e:	f7fe fc3f 	bl	100e5d0 <_free_r>
 100fd52:	e461      	b.n	100f618 <_svfiprintf_r+0x1c0>
 100fd54:	2c10      	cmp	r4, #16
 100fd56:	f640 5578 	movw	r5, #3448	; 0xd78
 100fd5a:	f2c0 1501 	movt	r5, #257	; 0x101
 100fd5e:	dd23      	ble.n	100fda8 <_svfiprintf_r+0x950>
 100fd60:	e9cd 3610 	strd	r3, r6, [sp, #64]	; 0x40
 100fd64:	2710      	movs	r7, #16
 100fd66:	462e      	mov	r6, r5
 100fd68:	9d09      	ldr	r5, [sp, #36]	; 0x24
 100fd6a:	e002      	b.n	100fd72 <_svfiprintf_r+0x91a>
 100fd6c:	3c10      	subs	r4, #16
 100fd6e:	2c10      	cmp	r4, #16
 100fd70:	dd17      	ble.n	100fda2 <_svfiprintf_r+0x94a>
 100fd72:	3101      	adds	r1, #1
 100fd74:	3210      	adds	r2, #16
 100fd76:	2907      	cmp	r1, #7
 100fd78:	e9c8 6700 	strd	r6, r7, [r8]
 100fd7c:	e9cd 121b 	strd	r1, r2, [sp, #108]	; 0x6c
 100fd80:	f108 0808 	add.w	r8, r8, #8
 100fd84:	ddf2      	ble.n	100fd6c <_svfiprintf_r+0x914>
 100fd86:	aa1a      	add	r2, sp, #104	; 0x68
 100fd88:	4629      	mov	r1, r5
 100fd8a:	4658      	mov	r0, fp
 100fd8c:	f10d 0874 	add.w	r8, sp, #116	; 0x74
 100fd90:	f7ff fae6 	bl	100f360 <__ssprint_r>
 100fd94:	2800      	cmp	r0, #0
 100fd96:	d1d4      	bne.n	100fd42 <_svfiprintf_r+0x8ea>
 100fd98:	3c10      	subs	r4, #16
 100fd9a:	e9dd 121b 	ldrd	r1, r2, [sp, #108]	; 0x6c
 100fd9e:	2c10      	cmp	r4, #16
 100fda0:	dce7      	bgt.n	100fd72 <_svfiprintf_r+0x91a>
 100fda2:	4635      	mov	r5, r6
 100fda4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 100fda6:	9e11      	ldr	r6, [sp, #68]	; 0x44
 100fda8:	3101      	adds	r1, #1
 100fdaa:	4422      	add	r2, r4
 100fdac:	2907      	cmp	r1, #7
 100fdae:	e9c8 5400 	strd	r5, r4, [r8]
 100fdb2:	e9cd 121b 	strd	r1, r2, [sp, #108]	; 0x6c
 100fdb6:	bfd8      	it	le
 100fdb8:	f108 0808 	addle.w	r8, r8, #8
 100fdbc:	f77f aca4 	ble.w	100f708 <_svfiprintf_r+0x2b0>
 100fdc0:	aa1a      	add	r2, sp, #104	; 0x68
 100fdc2:	9909      	ldr	r1, [sp, #36]	; 0x24
 100fdc4:	4658      	mov	r0, fp
 100fdc6:	9310      	str	r3, [sp, #64]	; 0x40
 100fdc8:	f7ff faca 	bl	100f360 <__ssprint_r>
 100fdcc:	2800      	cmp	r0, #0
 100fdce:	d1b8      	bne.n	100fd42 <_svfiprintf_r+0x8ea>
 100fdd0:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 100fdd2:	f10d 0874 	add.w	r8, sp, #116	; 0x74
 100fdd6:	991b      	ldr	r1, [sp, #108]	; 0x6c
 100fdd8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 100fdda:	e495      	b.n	100f708 <_svfiprintf_r+0x2b0>
 100fddc:	aa1a      	add	r2, sp, #104	; 0x68
 100fdde:	9909      	ldr	r1, [sp, #36]	; 0x24
 100fde0:	4658      	mov	r0, fp
 100fde2:	9310      	str	r3, [sp, #64]	; 0x40
 100fde4:	f7ff fabc 	bl	100f360 <__ssprint_r>
 100fde8:	2800      	cmp	r0, #0
 100fdea:	d1aa      	bne.n	100fd42 <_svfiprintf_r+0x8ea>
 100fdec:	991b      	ldr	r1, [sp, #108]	; 0x6c
 100fdee:	af1f      	add	r7, sp, #124	; 0x7c
 100fdf0:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 100fdf2:	f10d 0874 	add.w	r8, sp, #116	; 0x74
 100fdf6:	1c48      	adds	r0, r1, #1
 100fdf8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 100fdfa:	e4a1      	b.n	100f740 <_svfiprintf_r+0x2e8>
 100fdfc:	aa1a      	add	r2, sp, #104	; 0x68
 100fdfe:	9909      	ldr	r1, [sp, #36]	; 0x24
 100fe00:	4658      	mov	r0, fp
 100fe02:	f7ff faad 	bl	100f360 <__ssprint_r>
 100fe06:	2800      	cmp	r0, #0
 100fe08:	d19b      	bne.n	100fd42 <_svfiprintf_r+0x8ea>
 100fe0a:	991b      	ldr	r1, [sp, #108]	; 0x6c
 100fe0c:	af1f      	add	r7, sp, #124	; 0x7c
 100fe0e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 100fe10:	f10d 0874 	add.w	r8, sp, #116	; 0x74
 100fe14:	1c48      	adds	r0, r1, #1
 100fe16:	e4a6      	b.n	100f766 <_svfiprintf_r+0x30e>
 100fe18:	2c10      	cmp	r4, #16
 100fe1a:	f640 5578 	movw	r5, #3448	; 0xd78
 100fe1e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 100fe20:	f2c0 1501 	movt	r5, #257	; 0x101
 100fe24:	bfc4      	itt	gt
 100fe26:	2610      	movgt	r6, #16
 100fe28:	f8dd 8024 	ldrgt.w	r8, [sp, #36]	; 0x24
 100fe2c:	dc03      	bgt.n	100fe36 <_svfiprintf_r+0x9de>
 100fe2e:	e01a      	b.n	100fe66 <_svfiprintf_r+0xa0e>
 100fe30:	3c10      	subs	r4, #16
 100fe32:	2c10      	cmp	r4, #16
 100fe34:	dd17      	ble.n	100fe66 <_svfiprintf_r+0xa0e>
 100fe36:	3301      	adds	r3, #1
 100fe38:	3210      	adds	r2, #16
 100fe3a:	2b07      	cmp	r3, #7
 100fe3c:	e9c7 5600 	strd	r5, r6, [r7]
 100fe40:	e9cd 321b 	strd	r3, r2, [sp, #108]	; 0x6c
 100fe44:	f107 0708 	add.w	r7, r7, #8
 100fe48:	ddf2      	ble.n	100fe30 <_svfiprintf_r+0x9d8>
 100fe4a:	aa1a      	add	r2, sp, #104	; 0x68
 100fe4c:	4641      	mov	r1, r8
 100fe4e:	4658      	mov	r0, fp
 100fe50:	af1d      	add	r7, sp, #116	; 0x74
 100fe52:	f7ff fa85 	bl	100f360 <__ssprint_r>
 100fe56:	2800      	cmp	r0, #0
 100fe58:	f47f af73 	bne.w	100fd42 <_svfiprintf_r+0x8ea>
 100fe5c:	3c10      	subs	r4, #16
 100fe5e:	e9dd 321b 	ldrd	r3, r2, [sp, #108]	; 0x6c
 100fe62:	2c10      	cmp	r4, #16
 100fe64:	dce7      	bgt.n	100fe36 <_svfiprintf_r+0x9de>
 100fe66:	3301      	adds	r3, #1
 100fe68:	4422      	add	r2, r4
 100fe6a:	2b07      	cmp	r3, #7
 100fe6c:	e9cd 321b 	strd	r3, r2, [sp, #108]	; 0x6c
 100fe70:	e9c7 5400 	strd	r5, r4, [r7]
 100fe74:	f77f ac95 	ble.w	100f7a2 <_svfiprintf_r+0x34a>
 100fe78:	aa1a      	add	r2, sp, #104	; 0x68
 100fe7a:	9909      	ldr	r1, [sp, #36]	; 0x24
 100fe7c:	4658      	mov	r0, fp
 100fe7e:	f7ff fa6f 	bl	100f360 <__ssprint_r>
 100fe82:	2800      	cmp	r0, #0
 100fe84:	f47f af5d 	bne.w	100fd42 <_svfiprintf_r+0x8ea>
 100fe88:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 100fe8a:	e48a      	b.n	100f7a2 <_svfiprintf_r+0x34a>
 100fe8c:	ab46      	add	r3, sp, #280	; 0x118
 100fe8e:	9203      	str	r2, [sp, #12]
 100fe90:	930b      	str	r3, [sp, #44]	; 0x2c
 100fe92:	9205      	str	r2, [sp, #20]
 100fe94:	e418      	b.n	100f6c8 <_svfiprintf_r+0x270>
 100fe96:	4637      	mov	r7, r6
 100fe98:	2d00      	cmp	r5, #0
 100fe9a:	bf08      	it	eq
 100fe9c:	2c0a      	cmpeq	r4, #10
 100fe9e:	f080 80b0 	bcs.w	1010002 <_svfiprintf_r+0xbaa>
 100fea2:	2301      	movs	r3, #1
 100fea4:	3430      	adds	r4, #48	; 0x30
 100fea6:	9305      	str	r3, [sp, #20]
 100fea8:	463e      	mov	r6, r7
 100feaa:	f20d 1317 	addw	r3, sp, #279	; 0x117
 100feae:	f88d 4117 	strb.w	r4, [sp, #279]	; 0x117
 100feb2:	930b      	str	r3, [sp, #44]	; 0x2c
 100feb4:	e408      	b.n	100f6c8 <_svfiprintf_r+0x270>
 100feb6:	aa1a      	add	r2, sp, #104	; 0x68
 100feb8:	9909      	ldr	r1, [sp, #36]	; 0x24
 100feba:	4658      	mov	r0, fp
 100febc:	f7ff fa50 	bl	100f360 <__ssprint_r>
 100fec0:	2800      	cmp	r0, #0
 100fec2:	f47f af3e 	bne.w	100fd42 <_svfiprintf_r+0x8ea>
 100fec6:	981b      	ldr	r0, [sp, #108]	; 0x6c
 100fec8:	af1f      	add	r7, sp, #124	; 0x7c
 100feca:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 100fecc:	f10d 0874 	add.w	r8, sp, #116	; 0x74
 100fed0:	3001      	adds	r0, #1
 100fed2:	e452      	b.n	100f77a <_svfiprintf_r+0x322>
 100fed4:	4637      	mov	r7, r6
 100fed6:	e55b      	b.n	100f990 <_svfiprintf_r+0x538>
 100fed8:	9904      	ldr	r1, [sp, #16]
 100feda:	6812      	ldr	r2, [r2, #0]
 100fedc:	9307      	str	r3, [sp, #28]
 100fede:	17cd      	asrs	r5, r1, #31
 100fee0:	4608      	mov	r0, r1
 100fee2:	4629      	mov	r1, r5
 100fee4:	e9c2 0100 	strd	r0, r1, [r2]
 100fee8:	f7ff badb 	b.w	100f4a2 <_svfiprintf_r+0x4a>
 100feec:	9b07      	ldr	r3, [sp, #28]
 100feee:	2201      	movs	r2, #1
 100fef0:	ad2d      	add	r5, sp, #180	; 0xb4
 100fef2:	9202      	str	r2, [sp, #8]
 100fef4:	9205      	str	r2, [sp, #20]
 100fef6:	681b      	ldr	r3, [r3, #0]
 100fef8:	f88d 30b4 	strb.w	r3, [sp, #180]	; 0xb4
 100fefc:	e492      	b.n	100f824 <_svfiprintf_r+0x3cc>
 100fefe:	2140      	movs	r1, #64	; 0x40
 100ff00:	4658      	mov	r0, fp
 100ff02:	f7f9 fe35 	bl	1009b70 <_malloc_r>
 100ff06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 100ff08:	6018      	str	r0, [r3, #0]
 100ff0a:	6118      	str	r0, [r3, #16]
 100ff0c:	2800      	cmp	r0, #0
 100ff0e:	f000 8160 	beq.w	10101d2 <_svfiprintf_r+0xd7a>
 100ff12:	9a09      	ldr	r2, [sp, #36]	; 0x24
 100ff14:	2340      	movs	r3, #64	; 0x40
 100ff16:	6153      	str	r3, [r2, #20]
 100ff18:	f7ff bab2 	b.w	100f480 <_svfiprintf_r+0x28>
 100ff1c:	01010d88 	.word	0x01010d88
 100ff20:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 100ff22:	2208      	movs	r2, #8
 100ff24:	2100      	movs	r1, #0
 100ff26:	a818      	add	r0, sp, #96	; 0x60
 100ff28:	9315      	str	r3, [sp, #84]	; 0x54
 100ff2a:	f7fa fe39 	bl	100aba0 <memset>
 100ff2e:	9f03      	ldr	r7, [sp, #12]
 100ff30:	1c7b      	adds	r3, r7, #1
 100ff32:	f000 80d4 	beq.w	10100de <_svfiprintf_r+0xc86>
 100ff36:	2400      	movs	r4, #0
 100ff38:	9602      	str	r6, [sp, #8]
 100ff3a:	9503      	str	r5, [sp, #12]
 100ff3c:	4626      	mov	r6, r4
 100ff3e:	e009      	b.n	100ff54 <_svfiprintf_r+0xafc>
 100ff40:	f7fd f9c6 	bl	100d2d0 <_wcrtomb_r>
 100ff44:	1833      	adds	r3, r6, r0
 100ff46:	3001      	adds	r0, #1
 100ff48:	f000 8127 	beq.w	101019a <_svfiprintf_r+0xd42>
 100ff4c:	42bb      	cmp	r3, r7
 100ff4e:	dc0a      	bgt.n	100ff66 <_svfiprintf_r+0xb0e>
 100ff50:	461e      	mov	r6, r3
 100ff52:	d008      	beq.n	100ff66 <_svfiprintf_r+0xb0e>
 100ff54:	9a15      	ldr	r2, [sp, #84]	; 0x54
 100ff56:	ab18      	add	r3, sp, #96	; 0x60
 100ff58:	a92d      	add	r1, sp, #180	; 0xb4
 100ff5a:	4658      	mov	r0, fp
 100ff5c:	5915      	ldr	r5, [r2, r4]
 100ff5e:	3404      	adds	r4, #4
 100ff60:	462a      	mov	r2, r5
 100ff62:	2d00      	cmp	r5, #0
 100ff64:	d1ec      	bne.n	100ff40 <_svfiprintf_r+0xae8>
 100ff66:	9605      	str	r6, [sp, #20]
 100ff68:	e9dd 6502 	ldrd	r6, r5, [sp, #8]
 100ff6c:	9b05      	ldr	r3, [sp, #20]
 100ff6e:	2b00      	cmp	r3, #0
 100ff70:	f000 80c3 	beq.w	10100fa <_svfiprintf_r+0xca2>
 100ff74:	2b63      	cmp	r3, #99	; 0x63
 100ff76:	f300 80dc 	bgt.w	1010132 <_svfiprintf_r+0xcda>
 100ff7a:	2300      	movs	r3, #0
 100ff7c:	9308      	str	r3, [sp, #32]
 100ff7e:	ab2d      	add	r3, sp, #180	; 0xb4
 100ff80:	930b      	str	r3, [sp, #44]	; 0x2c
 100ff82:	2208      	movs	r2, #8
 100ff84:	2100      	movs	r1, #0
 100ff86:	a818      	add	r0, sp, #96	; 0x60
 100ff88:	f7fa fe0a 	bl	100aba0 <memset>
 100ff8c:	9c05      	ldr	r4, [sp, #20]
 100ff8e:	ab18      	add	r3, sp, #96	; 0x60
 100ff90:	aa15      	add	r2, sp, #84	; 0x54
 100ff92:	9300      	str	r3, [sp, #0]
 100ff94:	4658      	mov	r0, fp
 100ff96:	4623      	mov	r3, r4
 100ff98:	990b      	ldr	r1, [sp, #44]	; 0x2c
 100ff9a:	f7fd f9ef 	bl	100d37c <_wcsrtombs_r>
 100ff9e:	4284      	cmp	r4, r0
 100ffa0:	f040 811f 	bne.w	10101e2 <_svfiprintf_r+0xd8a>
 100ffa4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 100ffa6:	2400      	movs	r4, #0
 100ffa8:	9507      	str	r5, [sp, #28]
 100ffaa:	9403      	str	r4, [sp, #12]
 100ffac:	4619      	mov	r1, r3
 100ffae:	9b05      	ldr	r3, [sp, #20]
 100ffb0:	54cc      	strb	r4, [r1, r3]
 100ffb2:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 100ffb6:	9302      	str	r3, [sp, #8]
 100ffb8:	f7ff bb8e 	b.w	100f6d8 <_svfiprintf_r+0x280>
 100ffbc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 100ffbe:	3902      	subs	r1, #2
 100ffc0:	2330      	movs	r3, #48	; 0x30
 100ffc2:	463e      	mov	r6, r7
 100ffc4:	910b      	str	r1, [sp, #44]	; 0x2c
 100ffc6:	f802 3c01 	strb.w	r3, [r2, #-1]
 100ffca:	ab46      	add	r3, sp, #280	; 0x118
 100ffcc:	1a5b      	subs	r3, r3, r1
 100ffce:	9305      	str	r3, [sp, #20]
 100ffd0:	f7ff bb7a 	b.w	100f6c8 <_svfiprintf_r+0x270>
 100ffd4:	aa1a      	add	r2, sp, #104	; 0x68
 100ffd6:	9909      	ldr	r1, [sp, #36]	; 0x24
 100ffd8:	4658      	mov	r0, fp
 100ffda:	f7ff f9c1 	bl	100f360 <__ssprint_r>
 100ffde:	2800      	cmp	r0, #0
 100ffe0:	f47f aeaf 	bne.w	100fd42 <_svfiprintf_r+0x8ea>
 100ffe4:	991b      	ldr	r1, [sp, #108]	; 0x6c
 100ffe6:	af1f      	add	r7, sp, #124	; 0x7c
 100ffe8:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 100ffea:	f10d 0874 	add.w	r8, sp, #116	; 0x74
 100ffee:	1c48      	adds	r0, r1, #1
 100fff0:	f7ff bbbd 	b.w	100f76e <_svfiprintf_r+0x316>
 100fff4:	9a07      	ldr	r2, [sp, #28]
 100fff6:	6812      	ldr	r2, [r2, #0]
 100fff8:	9307      	str	r3, [sp, #28]
 100fffa:	9b04      	ldr	r3, [sp, #16]
 100fffc:	6013      	str	r3, [r2, #0]
 100fffe:	f7ff ba50 	b.w	100f4a2 <_svfiprintf_r+0x4a>
 1010002:	f407 6380 	and.w	r3, r7, #1024	; 0x400
 1010006:	2200      	movs	r2, #0
 1010008:	9702      	str	r7, [sp, #8]
 101000a:	ae46      	add	r6, sp, #280	; 0x118
 101000c:	f8cd a020 	str.w	sl, [sp, #32]
 1010010:	4617      	mov	r7, r2
 1010012:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
 1010016:	4699      	mov	r9, r3
 1010018:	f8cd 8014 	str.w	r8, [sp, #20]
 101001c:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
 1010020:	e008      	b.n	1010034 <_svfiprintf_r+0xbdc>
 1010022:	f7f8 ff71 	bl	1008f08 <__aeabi_uldivmod>
 1010026:	2d00      	cmp	r5, #0
 1010028:	bf08      	it	eq
 101002a:	2c0a      	cmpeq	r4, #10
 101002c:	d328      	bcc.n	1010080 <_svfiprintf_r+0xc28>
 101002e:	4604      	mov	r4, r0
 1010030:	4646      	mov	r6, r8
 1010032:	460d      	mov	r5, r1
 1010034:	220a      	movs	r2, #10
 1010036:	2300      	movs	r3, #0
 1010038:	4620      	mov	r0, r4
 101003a:	4629      	mov	r1, r5
 101003c:	f7f8 ff64 	bl	1008f08 <__aeabi_uldivmod>
 1010040:	3701      	adds	r7, #1
 1010042:	4620      	mov	r0, r4
 1010044:	4629      	mov	r1, r5
 1010046:	f106 38ff 	add.w	r8, r6, #4294967295
 101004a:	2300      	movs	r3, #0
 101004c:	f102 0c30 	add.w	ip, r2, #48	; 0x30
 1010050:	220a      	movs	r2, #10
 1010052:	f806 cc01 	strb.w	ip, [r6, #-1]
 1010056:	f1b9 0f00 	cmp.w	r9, #0
 101005a:	d0e2      	beq.n	1010022 <_svfiprintf_r+0xbca>
 101005c:	f89a 6000 	ldrb.w	r6, [sl]
 1010060:	f1b6 0cff 	subs.w	ip, r6, #255	; 0xff
 1010064:	bf18      	it	ne
 1010066:	f04f 0c01 	movne.w	ip, #1
 101006a:	42be      	cmp	r6, r7
 101006c:	bf18      	it	ne
 101006e:	f04f 0c00 	movne.w	ip, #0
 1010072:	f1bc 0f00 	cmp.w	ip, #0
 1010076:	d0d4      	beq.n	1010022 <_svfiprintf_r+0xbca>
 1010078:	429d      	cmp	r5, r3
 101007a:	bf08      	it	eq
 101007c:	4294      	cmpeq	r4, r2
 101007e:	d275      	bcs.n	101016c <_svfiprintf_r+0xd14>
 1010080:	4642      	mov	r2, r8
 1010082:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
 1010086:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 101008a:	9f02      	ldr	r7, [sp, #8]
 101008c:	f8dd 8014 	ldr.w	r8, [sp, #20]
 1010090:	f8dd a020 	ldr.w	sl, [sp, #32]
 1010094:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
 1010098:	e5c3      	b.n	100fc22 <_svfiprintf_r+0x7ca>
 101009a:	9b03      	ldr	r3, [sp, #12]
 101009c:	f242 1208 	movw	r2, #8456	; 0x2108
 10100a0:	9507      	str	r5, [sp, #28]
 10100a2:	f2c0 1201 	movt	r2, #257	; 0x101
 10100a6:	2b06      	cmp	r3, #6
 10100a8:	920b      	str	r2, [sp, #44]	; 0x2c
 10100aa:	bf28      	it	cs
 10100ac:	2306      	movcs	r3, #6
 10100ae:	9305      	str	r3, [sp, #20]
 10100b0:	9302      	str	r3, [sp, #8]
 10100b2:	e55b      	b.n	100fb6c <_svfiprintf_r+0x714>
 10100b4:	05b5      	lsls	r5, r6, #22
 10100b6:	bf45      	ittet	mi
 10100b8:	9207      	strmi	r2, [sp, #28]
 10100ba:	b2e4      	uxtbmi	r4, r4
 10100bc:	9207      	strpl	r2, [sp, #28]
 10100be:	4633      	movmi	r3, r6
 10100c0:	bf4e      	itee	mi
 10100c2:	2500      	movmi	r5, #0
 10100c4:	2500      	movpl	r5, #0
 10100c6:	4633      	movpl	r3, r6
 10100c8:	e58d      	b.n	100fbe6 <_svfiprintf_r+0x78e>
 10100ca:	05b5      	lsls	r5, r6, #22
 10100cc:	f04f 0301 	mov.w	r3, #1
 10100d0:	bf48      	it	mi
 10100d2:	b2e4      	uxtbmi	r4, r4
 10100d4:	2500      	movs	r5, #0
 10100d6:	f7ff bad2 	b.w	100f67e <_svfiprintf_r+0x226>
 10100da:	463b      	mov	r3, r7
 10100dc:	e611      	b.n	100fd02 <_svfiprintf_r+0x8aa>
 10100de:	2300      	movs	r3, #0
 10100e0:	aa18      	add	r2, sp, #96	; 0x60
 10100e2:	4619      	mov	r1, r3
 10100e4:	9200      	str	r2, [sp, #0]
 10100e6:	4658      	mov	r0, fp
 10100e8:	aa15      	add	r2, sp, #84	; 0x54
 10100ea:	f7fd f947 	bl	100d37c <_wcsrtombs_r>
 10100ee:	1c43      	adds	r3, r0, #1
 10100f0:	9005      	str	r0, [sp, #20]
 10100f2:	d052      	beq.n	101019a <_svfiprintf_r+0xd42>
 10100f4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 10100f6:	9315      	str	r3, [sp, #84]	; 0x54
 10100f8:	e738      	b.n	100ff6c <_svfiprintf_r+0xb14>
 10100fa:	9b05      	ldr	r3, [sp, #20]
 10100fc:	9507      	str	r5, [sp, #28]
 10100fe:	e9cd 3302 	strd	r3, r3, [sp, #8]
 1010102:	9308      	str	r3, [sp, #32]
 1010104:	f7ff bae8 	b.w	100f6d8 <_svfiprintf_r+0x280>
 1010108:	9a07      	ldr	r2, [sp, #28]
 101010a:	9307      	str	r3, [sp, #28]
 101010c:	9b04      	ldr	r3, [sp, #16]
 101010e:	6812      	ldr	r2, [r2, #0]
 1010110:	8013      	strh	r3, [r2, #0]
 1010112:	f7ff b9c6 	b.w	100f4a2 <_svfiprintf_r+0x4a>
 1010116:	681c      	ldr	r4, [r3, #0]
 1010118:	4637      	mov	r7, r6
 101011a:	9207      	str	r2, [sp, #28]
 101011c:	17e5      	asrs	r5, r4, #31
 101011e:	4622      	mov	r2, r4
 1010120:	462b      	mov	r3, r5
 1010122:	e532      	b.n	100fb8a <_svfiprintf_r+0x732>
 1010124:	4658      	mov	r0, fp
 1010126:	aa1a      	add	r2, sp, #104	; 0x68
 1010128:	9909      	ldr	r1, [sp, #36]	; 0x24
 101012a:	f7ff f919 	bl	100f360 <__ssprint_r>
 101012e:	f7ff ba73 	b.w	100f618 <_svfiprintf_r+0x1c0>
 1010132:	1c59      	adds	r1, r3, #1
 1010134:	4658      	mov	r0, fp
 1010136:	f7f9 fd1b 	bl	1009b70 <_malloc_r>
 101013a:	900b      	str	r0, [sp, #44]	; 0x2c
 101013c:	b368      	cbz	r0, 101019a <_svfiprintf_r+0xd42>
 101013e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 1010140:	9308      	str	r3, [sp, #32]
 1010142:	e71e      	b.n	100ff82 <_svfiprintf_r+0xb2a>
 1010144:	9b03      	ldr	r3, [sp, #12]
 1010146:	9507      	str	r5, [sp, #28]
 1010148:	9302      	str	r3, [sp, #8]
 101014a:	9305      	str	r3, [sp, #20]
 101014c:	9b08      	ldr	r3, [sp, #32]
 101014e:	9303      	str	r3, [sp, #12]
 1010150:	f7ff bac2 	b.w	100f6d8 <_svfiprintf_r+0x280>
 1010154:	980b      	ldr	r0, [sp, #44]	; 0x2c
 1010156:	9403      	str	r4, [sp, #12]
 1010158:	f7fb f8d2 	bl	100b300 <strlen>
 101015c:	9507      	str	r5, [sp, #28]
 101015e:	9408      	str	r4, [sp, #32]
 1010160:	ea20 73e0 	bic.w	r3, r0, r0, asr #31
 1010164:	9005      	str	r0, [sp, #20]
 1010166:	9302      	str	r3, [sp, #8]
 1010168:	f7ff bab6 	b.w	100f6d8 <_svfiprintf_r+0x280>
 101016c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 101016e:	990f      	ldr	r1, [sp, #60]	; 0x3c
 1010170:	eba8 0802 	sub.w	r8, r8, r2
 1010174:	4640      	mov	r0, r8
 1010176:	f7fb f9b1 	bl	100b4dc <strncpy>
 101017a:	f89a 3001 	ldrb.w	r3, [sl, #1]
 101017e:	b10b      	cbz	r3, 1010184 <_svfiprintf_r+0xd2c>
 1010180:	f10a 0a01 	add.w	sl, sl, #1
 1010184:	4620      	mov	r0, r4
 1010186:	4629      	mov	r1, r5
 1010188:	220a      	movs	r2, #10
 101018a:	2300      	movs	r3, #0
 101018c:	f7f8 febc 	bl	1008f08 <__aeabi_uldivmod>
 1010190:	2700      	movs	r7, #0
 1010192:	e74c      	b.n	101002e <_svfiprintf_r+0xbd6>
 1010194:	463b      	mov	r3, r7
 1010196:	4601      	mov	r1, r0
 1010198:	e577      	b.n	100fc8a <_svfiprintf_r+0x832>
 101019a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 101019c:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
 10101a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 10101a4:	8193      	strh	r3, [r2, #12]
 10101a6:	f7ff ba3a 	b.w	100f61e <_svfiprintf_r+0x1c6>
 10101aa:	9a07      	ldr	r2, [sp, #28]
 10101ac:	f89a 3001 	ldrb.w	r3, [sl, #1]
 10101b0:	468a      	mov	sl, r1
 10101b2:	f852 0b04 	ldr.w	r0, [r2], #4
 10101b6:	ea40 71e0 	orr.w	r1, r0, r0, asr #31
 10101ba:	9207      	str	r2, [sp, #28]
 10101bc:	9103      	str	r1, [sp, #12]
 10101be:	f7ff b99f 	b.w	100f500 <_svfiprintf_r+0xa8>
 10101c2:	4637      	mov	r7, r6
 10101c4:	f7ff bbcc 	b.w	100f960 <_svfiprintf_r+0x508>
 10101c8:	4633      	mov	r3, r6
 10101ca:	f7ff bbbd 	b.w	100f948 <_svfiprintf_r+0x4f0>
 10101ce:	4637      	mov	r7, r6
 10101d0:	e462      	b.n	100fa98 <_svfiprintf_r+0x640>
 10101d2:	230c      	movs	r3, #12
 10101d4:	f04f 32ff 	mov.w	r2, #4294967295
 10101d8:	f8cb 3000 	str.w	r3, [fp]
 10101dc:	9204      	str	r2, [sp, #16]
 10101de:	f7ff ba25 	b.w	100f62c <_svfiprintf_r+0x1d4>
 10101e2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 10101e4:	8993      	ldrh	r3, [r2, #12]
 10101e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 10101ea:	8193      	strh	r3, [r2, #12]
 10101ec:	e5a9      	b.n	100fd42 <_svfiprintf_r+0x8ea>
 10101ee:	bf00      	nop

010101f0 <_wcsnrtombs_l>:
 10101f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 10101f4:	b08b      	sub	sp, #44	; 0x2c
 10101f6:	e9dd 9414 	ldrd	r9, r4, [sp, #80]	; 0x50
 10101fa:	f8dd a058 	ldr.w	sl, [sp, #88]	; 0x58
 10101fe:	2c00      	cmp	r4, #0
 1010200:	d058      	beq.n	10102b4 <_wcsnrtombs_l+0xc4>
 1010202:	6816      	ldr	r6, [r2, #0]
 1010204:	2900      	cmp	r1, #0
 1010206:	d05a      	beq.n	10102be <_wcsnrtombs_l+0xce>
 1010208:	f1b9 0f00 	cmp.w	r9, #0
 101020c:	d064      	beq.n	10102d8 <_wcsnrtombs_l+0xe8>
 101020e:	1e5d      	subs	r5, r3, #1
 1010210:	2b00      	cmp	r3, #0
 1010212:	d063      	beq.n	10102dc <_wcsnrtombs_l+0xec>
 1010214:	9205      	str	r2, [sp, #20]
 1010216:	3e04      	subs	r6, #4
 1010218:	e9cd 0102 	strd	r0, r1, [sp, #8]
 101021c:	f04f 0800 	mov.w	r8, #0
 1010220:	9104      	str	r1, [sp, #16]
 1010222:	46cb      	mov	fp, r9
 1010224:	e00a      	b.n	101023c <_wcsnrtombs_l+0x4c>
 1010226:	9b03      	ldr	r3, [sp, #12]
 1010228:	bb13      	cbnz	r3, 1010270 <_wcsnrtombs_l+0x80>
 101022a:	6833      	ldr	r3, [r6, #0]
 101022c:	2b00      	cmp	r3, #0
 101022e:	d035      	beq.n	101029c <_wcsnrtombs_l+0xac>
 1010230:	4559      	cmp	r1, fp
 1010232:	d255      	bcs.n	10102e0 <_wcsnrtombs_l+0xf0>
 1010234:	3d01      	subs	r5, #1
 1010236:	4688      	mov	r8, r1
 1010238:	1c6b      	adds	r3, r5, #1
 101023a:	d015      	beq.n	1010268 <_wcsnrtombs_l+0x78>
 101023c:	6827      	ldr	r7, [r4, #0]
 101023e:	4623      	mov	r3, r4
 1010240:	f856 2f04 	ldr.w	r2, [r6, #4]!
 1010244:	a907      	add	r1, sp, #28
 1010246:	9802      	ldr	r0, [sp, #8]
 1010248:	9701      	str	r7, [sp, #4]
 101024a:	f8da 70e0 	ldr.w	r7, [sl, #224]	; 0xe0
 101024e:	f8d4 9004 	ldr.w	r9, [r4, #4]
 1010252:	47b8      	blx	r7
 1010254:	1c42      	adds	r2, r0, #1
 1010256:	d035      	beq.n	10102c4 <_wcsnrtombs_l+0xd4>
 1010258:	eb00 0108 	add.w	r1, r0, r8
 101025c:	4559      	cmp	r1, fp
 101025e:	d9e2      	bls.n	1010226 <_wcsnrtombs_l+0x36>
 1010260:	f8dd b004 	ldr.w	fp, [sp, #4]
 1010264:	e9c4 b900 	strd	fp, r9, [r4]
 1010268:	4640      	mov	r0, r8
 101026a:	b00b      	add	sp, #44	; 0x2c
 101026c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 1010270:	2800      	cmp	r0, #0
 1010272:	dd0c      	ble.n	101028e <_wcsnrtombs_l+0x9e>
 1010274:	9b04      	ldr	r3, [sp, #16]
 1010276:	aa07      	add	r2, sp, #28
 1010278:	4418      	add	r0, r3
 101027a:	3b01      	subs	r3, #1
 101027c:	f100 3cff 	add.w	ip, r0, #4294967295
 1010280:	f812 7b01 	ldrb.w	r7, [r2], #1
 1010284:	f803 7f01 	strb.w	r7, [r3, #1]!
 1010288:	4563      	cmp	r3, ip
 101028a:	d1f9      	bne.n	1010280 <_wcsnrtombs_l+0x90>
 101028c:	9004      	str	r0, [sp, #16]
 101028e:	9a05      	ldr	r2, [sp, #20]
 1010290:	6813      	ldr	r3, [r2, #0]
 1010292:	3304      	adds	r3, #4
 1010294:	6013      	str	r3, [r2, #0]
 1010296:	6833      	ldr	r3, [r6, #0]
 1010298:	2b00      	cmp	r3, #0
 101029a:	d1c9      	bne.n	1010230 <_wcsnrtombs_l+0x40>
 101029c:	9a03      	ldr	r2, [sp, #12]
 101029e:	b10a      	cbz	r2, 10102a4 <_wcsnrtombs_l+0xb4>
 10102a0:	9a05      	ldr	r2, [sp, #20]
 10102a2:	6013      	str	r3, [r2, #0]
 10102a4:	f101 38ff 	add.w	r8, r1, #4294967295
 10102a8:	2300      	movs	r3, #0
 10102aa:	6023      	str	r3, [r4, #0]
 10102ac:	4640      	mov	r0, r8
 10102ae:	b00b      	add	sp, #44	; 0x2c
 10102b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 10102b4:	f500 748e 	add.w	r4, r0, #284	; 0x11c
 10102b8:	6816      	ldr	r6, [r2, #0]
 10102ba:	2900      	cmp	r1, #0
 10102bc:	d1a4      	bne.n	1010208 <_wcsnrtombs_l+0x18>
 10102be:	f04f 39ff 	mov.w	r9, #4294967295
 10102c2:	e7a4      	b.n	101020e <_wcsnrtombs_l+0x1e>
 10102c4:	9902      	ldr	r1, [sp, #8]
 10102c6:	4680      	mov	r8, r0
 10102c8:	228a      	movs	r2, #138	; 0x8a
 10102ca:	2300      	movs	r3, #0
 10102cc:	4640      	mov	r0, r8
 10102ce:	600a      	str	r2, [r1, #0]
 10102d0:	6023      	str	r3, [r4, #0]
 10102d2:	b00b      	add	sp, #44	; 0x2c
 10102d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 10102d8:	46c8      	mov	r8, r9
 10102da:	e7c5      	b.n	1010268 <_wcsnrtombs_l+0x78>
 10102dc:	4698      	mov	r8, r3
 10102de:	e7c3      	b.n	1010268 <_wcsnrtombs_l+0x78>
 10102e0:	4688      	mov	r8, r1
 10102e2:	e7c1      	b.n	1010268 <_wcsnrtombs_l+0x78>

010102e4 <_wcsnrtombs_r>:
 10102e4:	f242 40f0 	movw	r0, #9456	; 0x24f0
 10102e8:	f2c0 1001 	movt	r0, #257	; 0x101
 10102ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 10102ee:	b085      	sub	sp, #20
 10102f0:	6800      	ldr	r0, [r0, #0]
 10102f2:	f642 1520 	movw	r5, #10528	; 0x2920
 10102f6:	e9dd 760a 	ldrd	r7, r6, [sp, #40]	; 0x28
 10102fa:	f2c0 1501 	movt	r5, #257	; 0x101
 10102fe:	6b44      	ldr	r4, [r0, #52]	; 0x34
 1010300:	9700      	str	r7, [sp, #0]
 1010302:	2c00      	cmp	r4, #0
 1010304:	bf08      	it	eq
 1010306:	462c      	moveq	r4, r5
 1010308:	e9cd 6401 	strd	r6, r4, [sp, #4]
 101030c:	f7ff ff70 	bl	10101f0 <_wcsnrtombs_l>
 1010310:	b005      	add	sp, #20
 1010312:	bdf0      	pop	{r4, r5, r6, r7, pc}

01010314 <wcsnrtombs>:
 1010314:	b5f0      	push	{r4, r5, r6, r7, lr}
 1010316:	f242 44f0 	movw	r4, #9456	; 0x24f0
 101031a:	f2c0 1401 	movt	r4, #257	; 0x101
 101031e:	b085      	sub	sp, #20
 1010320:	f642 1520 	movw	r5, #10528	; 0x2920
 1010324:	f2c0 1501 	movt	r5, #257	; 0x101
 1010328:	6827      	ldr	r7, [r4, #0]
 101032a:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 101032c:	6b7c      	ldr	r4, [r7, #52]	; 0x34
 101032e:	9300      	str	r3, [sp, #0]
 1010330:	4613      	mov	r3, r2
 1010332:	2c00      	cmp	r4, #0
 1010334:	bf08      	it	eq
 1010336:	462c      	moveq	r4, r5
 1010338:	460a      	mov	r2, r1
 101033a:	9402      	str	r4, [sp, #8]
 101033c:	4601      	mov	r1, r0
 101033e:	9601      	str	r6, [sp, #4]
 1010340:	4638      	mov	r0, r7
 1010342:	f7ff ff55 	bl	10101f0 <_wcsnrtombs_l>
 1010346:	b005      	add	sp, #20
 1010348:	bdf0      	pop	{r4, r5, r6, r7, pc}
 101034a:	bf00      	nop

0101034c <_calloc_r>:
 101034c:	b510      	push	{r4, lr}
 101034e:	fb02 f101 	mul.w	r1, r2, r1
 1010352:	f7f9 fc0d 	bl	1009b70 <_malloc_r>
 1010356:	4604      	mov	r4, r0
 1010358:	b170      	cbz	r0, 1010378 <_calloc_r+0x2c>
 101035a:	f850 2c04 	ldr.w	r2, [r0, #-4]
 101035e:	f022 0203 	bic.w	r2, r2, #3
 1010362:	3a04      	subs	r2, #4
 1010364:	2a24      	cmp	r2, #36	; 0x24
 1010366:	d81d      	bhi.n	10103a4 <_calloc_r+0x58>
 1010368:	2a13      	cmp	r2, #19
 101036a:	bf98      	it	ls
 101036c:	4602      	movls	r2, r0
 101036e:	d805      	bhi.n	101037c <_calloc_r+0x30>
 1010370:	2300      	movs	r3, #0
 1010372:	e9c2 3300 	strd	r3, r3, [r2]
 1010376:	6093      	str	r3, [r2, #8]
 1010378:	4620      	mov	r0, r4
 101037a:	bd10      	pop	{r4, pc}
 101037c:	2a1b      	cmp	r2, #27
 101037e:	f04f 0300 	mov.w	r3, #0
 1010382:	bf98      	it	ls
 1010384:	f100 0208 	addls.w	r2, r0, #8
 1010388:	e9c0 3300 	strd	r3, r3, [r0]
 101038c:	d9f0      	bls.n	1010370 <_calloc_r+0x24>
 101038e:	2a24      	cmp	r2, #36	; 0x24
 1010390:	e9c0 3302 	strd	r3, r3, [r0, #8]
 1010394:	bf11      	iteee	ne
 1010396:	f100 0210 	addne.w	r2, r0, #16
 101039a:	6103      	streq	r3, [r0, #16]
 101039c:	f100 0218 	addeq.w	r2, r0, #24
 10103a0:	6143      	streq	r3, [r0, #20]
 10103a2:	e7e5      	b.n	1010370 <_calloc_r+0x24>
 10103a4:	2100      	movs	r1, #0
 10103a6:	f7fa fbfb 	bl	100aba0 <memset>
 10103aa:	4620      	mov	r0, r4
 10103ac:	bd10      	pop	{r4, pc}
 10103ae:	bf00      	nop

010103b0 <__env_lock>:
 10103b0:	4770      	bx	lr
 10103b2:	bf00      	nop

010103b4 <__env_unlock>:
 10103b4:	4770      	bx	lr
 10103b6:	bf00      	nop

010103b8 <memmove>:
 10103b8:	4288      	cmp	r0, r1
 10103ba:	b4f0      	push	{r4, r5, r6, r7}
 10103bc:	d90d      	bls.n	10103da <memmove+0x22>
 10103be:	188b      	adds	r3, r1, r2
 10103c0:	4283      	cmp	r3, r0
 10103c2:	d90a      	bls.n	10103da <memmove+0x22>
 10103c4:	1884      	adds	r4, r0, r2
 10103c6:	b132      	cbz	r2, 10103d6 <memmove+0x1e>
 10103c8:	4622      	mov	r2, r4
 10103ca:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 10103ce:	4299      	cmp	r1, r3
 10103d0:	f802 4d01 	strb.w	r4, [r2, #-1]!
 10103d4:	d1f9      	bne.n	10103ca <memmove+0x12>
 10103d6:	bcf0      	pop	{r4, r5, r6, r7}
 10103d8:	4770      	bx	lr
 10103da:	2a0f      	cmp	r2, #15
 10103dc:	d80e      	bhi.n	10103fc <memmove+0x44>
 10103de:	4603      	mov	r3, r0
 10103e0:	1e54      	subs	r4, r2, #1
 10103e2:	2a00      	cmp	r2, #0
 10103e4:	d0f7      	beq.n	10103d6 <memmove+0x1e>
 10103e6:	3401      	adds	r4, #1
 10103e8:	3b01      	subs	r3, #1
 10103ea:	440c      	add	r4, r1
 10103ec:	f811 2b01 	ldrb.w	r2, [r1], #1
 10103f0:	42a1      	cmp	r1, r4
 10103f2:	f803 2f01 	strb.w	r2, [r3, #1]!
 10103f6:	d1f9      	bne.n	10103ec <memmove+0x34>
 10103f8:	bcf0      	pop	{r4, r5, r6, r7}
 10103fa:	4770      	bx	lr
 10103fc:	ea40 0301 	orr.w	r3, r0, r1
 1010400:	079b      	lsls	r3, r3, #30
 1010402:	d13d      	bne.n	1010480 <memmove+0xc8>
 1010404:	f1a2 0510 	sub.w	r5, r2, #16
 1010408:	f101 0420 	add.w	r4, r1, #32
 101040c:	f101 0610 	add.w	r6, r1, #16
 1010410:	f100 0710 	add.w	r7, r0, #16
 1010414:	092d      	lsrs	r5, r5, #4
 1010416:	eb04 1405 	add.w	r4, r4, r5, lsl #4
 101041a:	f856 3c10 	ldr.w	r3, [r6, #-16]
 101041e:	3610      	adds	r6, #16
 1010420:	3710      	adds	r7, #16
 1010422:	f847 3c20 	str.w	r3, [r7, #-32]
 1010426:	f856 3c1c 	ldr.w	r3, [r6, #-28]
 101042a:	f847 3c1c 	str.w	r3, [r7, #-28]
 101042e:	f856 3c18 	ldr.w	r3, [r6, #-24]
 1010432:	f847 3c18 	str.w	r3, [r7, #-24]
 1010436:	f856 3c14 	ldr.w	r3, [r6, #-20]
 101043a:	42a6      	cmp	r6, r4
 101043c:	f847 3c14 	str.w	r3, [r7, #-20]
 1010440:	d1eb      	bne.n	101041a <memmove+0x62>
 1010442:	1c6b      	adds	r3, r5, #1
 1010444:	f012 0f0c 	tst.w	r2, #12
 1010448:	f002 050f 	and.w	r5, r2, #15
 101044c:	ea4f 1303 	mov.w	r3, r3, lsl #4
 1010450:	4419      	add	r1, r3
 1010452:	bf08      	it	eq
 1010454:	462a      	moveq	r2, r5
 1010456:	4403      	add	r3, r0
 1010458:	d0c2      	beq.n	10103e0 <memmove+0x28>
 101045a:	1f1f      	subs	r7, r3, #4
 101045c:	460e      	mov	r6, r1
 101045e:	f856 cb04 	ldr.w	ip, [r6], #4
 1010462:	1bac      	subs	r4, r5, r6
 1010464:	440c      	add	r4, r1
 1010466:	f847 cf04 	str.w	ip, [r7, #4]!
 101046a:	2c03      	cmp	r4, #3
 101046c:	d8f7      	bhi.n	101045e <memmove+0xa6>
 101046e:	1f2c      	subs	r4, r5, #4
 1010470:	f002 0203 	and.w	r2, r2, #3
 1010474:	f024 0403 	bic.w	r4, r4, #3
 1010478:	3404      	adds	r4, #4
 101047a:	4423      	add	r3, r4
 101047c:	4421      	add	r1, r4
 101047e:	e7af      	b.n	10103e0 <memmove+0x28>
 1010480:	1e54      	subs	r4, r2, #1
 1010482:	4603      	mov	r3, r0
 1010484:	e7af      	b.n	10103e6 <memmove+0x2e>
 1010486:	bf00      	nop

01010488 <_realloc_r>:
 1010488:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 101048c:	4692      	mov	sl, r2
 101048e:	b083      	sub	sp, #12
 1010490:	2900      	cmp	r1, #0
 1010492:	f000 80df 	beq.w	1010654 <_realloc_r+0x1cc>
 1010496:	460d      	mov	r5, r1
 1010498:	4680      	mov	r8, r0
 101049a:	f7fa fbd1 	bl	100ac40 <__malloc_lock>
 101049e:	f10a 040b 	add.w	r4, sl, #11
 10104a2:	2c16      	cmp	r4, #22
 10104a4:	f855 1c04 	ldr.w	r1, [r5, #-4]
 10104a8:	bf88      	it	hi
 10104aa:	f024 0407 	bichi.w	r4, r4, #7
 10104ae:	f1a5 0708 	sub.w	r7, r5, #8
 10104b2:	bf99      	ittee	ls
 10104b4:	2210      	movls	r2, #16
 10104b6:	2300      	movls	r3, #0
 10104b8:	0fe3      	lsrhi	r3, r4, #31
 10104ba:	4622      	movhi	r2, r4
 10104bc:	f021 0603 	bic.w	r6, r1, #3
 10104c0:	bf98      	it	ls
 10104c2:	4614      	movls	r4, r2
 10104c4:	4554      	cmp	r4, sl
 10104c6:	bf38      	it	cc
 10104c8:	f043 0301 	orrcc.w	r3, r3, #1
 10104cc:	2b00      	cmp	r3, #0
 10104ce:	f040 80c7 	bne.w	1010660 <_realloc_r+0x1d8>
 10104d2:	4296      	cmp	r6, r2
 10104d4:	eb07 0906 	add.w	r9, r7, r6
 10104d8:	f280 808b 	bge.w	10105f2 <_realloc_r+0x16a>
 10104dc:	f642 2bac 	movw	fp, #10924	; 0x2aac
 10104e0:	f2c0 1b01 	movt	fp, #257	; 0x101
 10104e4:	f8d9 0004 	ldr.w	r0, [r9, #4]
 10104e8:	f8db 3008 	ldr.w	r3, [fp, #8]
 10104ec:	454b      	cmp	r3, r9
 10104ee:	f000 80c0 	beq.w	1010672 <_realloc_r+0x1ea>
 10104f2:	f020 0301 	bic.w	r3, r0, #1
 10104f6:	444b      	add	r3, r9
 10104f8:	685b      	ldr	r3, [r3, #4]
 10104fa:	07db      	lsls	r3, r3, #31
 10104fc:	f100 80a0 	bmi.w	1010640 <_realloc_r+0x1b8>
 1010500:	f020 0003 	bic.w	r0, r0, #3
 1010504:	1833      	adds	r3, r6, r0
 1010506:	4293      	cmp	r3, r2
 1010508:	f280 810c 	bge.w	1010724 <_realloc_r+0x29c>
 101050c:	07c9      	lsls	r1, r1, #31
 101050e:	d40f      	bmi.n	1010530 <_realloc_r+0xa8>
 1010510:	f855 3c08 	ldr.w	r3, [r5, #-8]
 1010514:	1afb      	subs	r3, r7, r3
 1010516:	6859      	ldr	r1, [r3, #4]
 1010518:	f021 0103 	bic.w	r1, r1, #3
 101051c:	4408      	add	r0, r1
 101051e:	eb00 0c06 	add.w	ip, r0, r6
 1010522:	4594      	cmp	ip, r2
 1010524:	f280 811f 	bge.w	1010766 <_realloc_r+0x2de>
 1010528:	eb06 0c01 	add.w	ip, r6, r1
 101052c:	4594      	cmp	ip, r2
 101052e:	da2a      	bge.n	1010586 <_realloc_r+0xfe>
 1010530:	4651      	mov	r1, sl
 1010532:	4640      	mov	r0, r8
 1010534:	f7f9 fb1c 	bl	1009b70 <_malloc_r>
 1010538:	4682      	mov	sl, r0
 101053a:	b1e8      	cbz	r0, 1010578 <_realloc_r+0xf0>
 101053c:	f855 3c04 	ldr.w	r3, [r5, #-4]
 1010540:	f1a0 0208 	sub.w	r2, r0, #8
 1010544:	f023 0301 	bic.w	r3, r3, #1
 1010548:	443b      	add	r3, r7
 101054a:	4293      	cmp	r3, r2
 101054c:	f000 80f4 	beq.w	1010738 <_realloc_r+0x2b0>
 1010550:	1f32      	subs	r2, r6, #4
 1010552:	2a24      	cmp	r2, #36	; 0x24
 1010554:	f200 8103 	bhi.w	101075e <_realloc_r+0x2d6>
 1010558:	2a13      	cmp	r2, #19
 101055a:	6829      	ldr	r1, [r5, #0]
 101055c:	bf9c      	itt	ls
 101055e:	4603      	movls	r3, r0
 1010560:	462a      	movls	r2, r5
 1010562:	f200 80f1 	bhi.w	1010748 <_realloc_r+0x2c0>
 1010566:	6019      	str	r1, [r3, #0]
 1010568:	6851      	ldr	r1, [r2, #4]
 101056a:	6059      	str	r1, [r3, #4]
 101056c:	6892      	ldr	r2, [r2, #8]
 101056e:	609a      	str	r2, [r3, #8]
 1010570:	4629      	mov	r1, r5
 1010572:	4640      	mov	r0, r8
 1010574:	f7fe f82c 	bl	100e5d0 <_free_r>
 1010578:	4640      	mov	r0, r8
 101057a:	f7fa fb63 	bl	100ac44 <__malloc_unlock>
 101057e:	4650      	mov	r0, sl
 1010580:	b003      	add	sp, #12
 1010582:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 1010586:	469a      	mov	sl, r3
 1010588:	68d9      	ldr	r1, [r3, #12]
 101058a:	f85a 0f08 	ldr.w	r0, [sl, #8]!
 101058e:	1f32      	subs	r2, r6, #4
 1010590:	2a24      	cmp	r2, #36	; 0x24
 1010592:	eb03 090c 	add.w	r9, r3, ip
 1010596:	60c1      	str	r1, [r0, #12]
 1010598:	6088      	str	r0, [r1, #8]
 101059a:	f200 80f6 	bhi.w	101078a <_realloc_r+0x302>
 101059e:	2a13      	cmp	r2, #19
 10105a0:	6829      	ldr	r1, [r5, #0]
 10105a2:	bf98      	it	ls
 10105a4:	4652      	movls	r2, sl
 10105a6:	d91c      	bls.n	10105e2 <_realloc_r+0x15a>
 10105a8:	6099      	str	r1, [r3, #8]
 10105aa:	2a1b      	cmp	r2, #27
 10105ac:	6869      	ldr	r1, [r5, #4]
 10105ae:	bf98      	it	ls
 10105b0:	f103 0210 	addls.w	r2, r3, #16
 10105b4:	60d9      	str	r1, [r3, #12]
 10105b6:	68a9      	ldr	r1, [r5, #8]
 10105b8:	bf98      	it	ls
 10105ba:	3508      	addls	r5, #8
 10105bc:	d911      	bls.n	10105e2 <_realloc_r+0x15a>
 10105be:	6119      	str	r1, [r3, #16]
 10105c0:	2a24      	cmp	r2, #36	; 0x24
 10105c2:	68e9      	ldr	r1, [r5, #12]
 10105c4:	bf14      	ite	ne
 10105c6:	f103 0218 	addne.w	r2, r3, #24
 10105ca:	f103 0220 	addeq.w	r2, r3, #32
 10105ce:	6159      	str	r1, [r3, #20]
 10105d0:	6929      	ldr	r1, [r5, #16]
 10105d2:	bf11      	iteee	ne
 10105d4:	3510      	addne	r5, #16
 10105d6:	6199      	streq	r1, [r3, #24]
 10105d8:	6969      	ldreq	r1, [r5, #20]
 10105da:	61d9      	streq	r1, [r3, #28]
 10105dc:	bf04      	itt	eq
 10105de:	69a9      	ldreq	r1, [r5, #24]
 10105e0:	3518      	addeq	r5, #24
 10105e2:	6011      	str	r1, [r2, #0]
 10105e4:	461f      	mov	r7, r3
 10105e6:	6869      	ldr	r1, [r5, #4]
 10105e8:	4666      	mov	r6, ip
 10105ea:	6051      	str	r1, [r2, #4]
 10105ec:	68ab      	ldr	r3, [r5, #8]
 10105ee:	4655      	mov	r5, sl
 10105f0:	6093      	str	r3, [r2, #8]
 10105f2:	1b32      	subs	r2, r6, r4
 10105f4:	687b      	ldr	r3, [r7, #4]
 10105f6:	2a0f      	cmp	r2, #15
 10105f8:	f003 0301 	and.w	r3, r3, #1
 10105fc:	d80f      	bhi.n	101061e <_realloc_r+0x196>
 10105fe:	4333      	orrs	r3, r6
 1010600:	607b      	str	r3, [r7, #4]
 1010602:	f8d9 3004 	ldr.w	r3, [r9, #4]
 1010606:	f043 0301 	orr.w	r3, r3, #1
 101060a:	f8c9 3004 	str.w	r3, [r9, #4]
 101060e:	4640      	mov	r0, r8
 1010610:	46aa      	mov	sl, r5
 1010612:	f7fa fb17 	bl	100ac44 <__malloc_unlock>
 1010616:	4650      	mov	r0, sl
 1010618:	b003      	add	sp, #12
 101061a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 101061e:	1939      	adds	r1, r7, r4
 1010620:	4323      	orrs	r3, r4
 1010622:	f042 0201 	orr.w	r2, r2, #1
 1010626:	607b      	str	r3, [r7, #4]
 1010628:	604a      	str	r2, [r1, #4]
 101062a:	4640      	mov	r0, r8
 101062c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 1010630:	3108      	adds	r1, #8
 1010632:	f043 0301 	orr.w	r3, r3, #1
 1010636:	f8c9 3004 	str.w	r3, [r9, #4]
 101063a:	f7fd ffc9 	bl	100e5d0 <_free_r>
 101063e:	e7e6      	b.n	101060e <_realloc_r+0x186>
 1010640:	07c8      	lsls	r0, r1, #31
 1010642:	f53f af75 	bmi.w	1010530 <_realloc_r+0xa8>
 1010646:	f855 3c08 	ldr.w	r3, [r5, #-8]
 101064a:	1afb      	subs	r3, r7, r3
 101064c:	6859      	ldr	r1, [r3, #4]
 101064e:	f021 0103 	bic.w	r1, r1, #3
 1010652:	e769      	b.n	1010528 <_realloc_r+0xa0>
 1010654:	4611      	mov	r1, r2
 1010656:	b003      	add	sp, #12
 1010658:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 101065c:	f7f9 ba88 	b.w	1009b70 <_malloc_r>
 1010660:	f04f 0a00 	mov.w	sl, #0
 1010664:	230c      	movs	r3, #12
 1010666:	4650      	mov	r0, sl
 1010668:	f8c8 3000 	str.w	r3, [r8]
 101066c:	b003      	add	sp, #12
 101066e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 1010672:	f020 0003 	bic.w	r0, r0, #3
 1010676:	f104 0c10 	add.w	ip, r4, #16
 101067a:	1833      	adds	r3, r6, r0
 101067c:	4563      	cmp	r3, ip
 101067e:	f280 8098 	bge.w	10107b2 <_realloc_r+0x32a>
 1010682:	07cb      	lsls	r3, r1, #31
 1010684:	f53f af54 	bmi.w	1010530 <_realloc_r+0xa8>
 1010688:	f855 3c08 	ldr.w	r3, [r5, #-8]
 101068c:	1afb      	subs	r3, r7, r3
 101068e:	6859      	ldr	r1, [r3, #4]
 1010690:	f021 0103 	bic.w	r1, r1, #3
 1010694:	4408      	add	r0, r1
 1010696:	eb00 0906 	add.w	r9, r0, r6
 101069a:	45cc      	cmp	ip, r9
 101069c:	f73f af44 	bgt.w	1010528 <_realloc_r+0xa0>
 10106a0:	469a      	mov	sl, r3
 10106a2:	68d9      	ldr	r1, [r3, #12]
 10106a4:	f85a 0f08 	ldr.w	r0, [sl, #8]!
 10106a8:	1f32      	subs	r2, r6, #4
 10106aa:	2a24      	cmp	r2, #36	; 0x24
 10106ac:	60c1      	str	r1, [r0, #12]
 10106ae:	6088      	str	r0, [r1, #8]
 10106b0:	f200 809c 	bhi.w	10107ec <_realloc_r+0x364>
 10106b4:	2a13      	cmp	r2, #19
 10106b6:	6829      	ldr	r1, [r5, #0]
 10106b8:	bf98      	it	ls
 10106ba:	4652      	movls	r2, sl
 10106bc:	d91c      	bls.n	10106f8 <_realloc_r+0x270>
 10106be:	6099      	str	r1, [r3, #8]
 10106c0:	2a1b      	cmp	r2, #27
 10106c2:	6869      	ldr	r1, [r5, #4]
 10106c4:	bf98      	it	ls
 10106c6:	f103 0210 	addls.w	r2, r3, #16
 10106ca:	60d9      	str	r1, [r3, #12]
 10106cc:	68a9      	ldr	r1, [r5, #8]
 10106ce:	bf98      	it	ls
 10106d0:	3508      	addls	r5, #8
 10106d2:	d911      	bls.n	10106f8 <_realloc_r+0x270>
 10106d4:	6119      	str	r1, [r3, #16]
 10106d6:	2a24      	cmp	r2, #36	; 0x24
 10106d8:	68e9      	ldr	r1, [r5, #12]
 10106da:	bf14      	ite	ne
 10106dc:	f103 0218 	addne.w	r2, r3, #24
 10106e0:	f103 0220 	addeq.w	r2, r3, #32
 10106e4:	6159      	str	r1, [r3, #20]
 10106e6:	6929      	ldr	r1, [r5, #16]
 10106e8:	bf11      	iteee	ne
 10106ea:	3510      	addne	r5, #16
 10106ec:	6199      	streq	r1, [r3, #24]
 10106ee:	6969      	ldreq	r1, [r5, #20]
 10106f0:	61d9      	streq	r1, [r3, #28]
 10106f2:	bf04      	itt	eq
 10106f4:	69a9      	ldreq	r1, [r5, #24]
 10106f6:	3518      	addeq	r5, #24
 10106f8:	6011      	str	r1, [r2, #0]
 10106fa:	6869      	ldr	r1, [r5, #4]
 10106fc:	6051      	str	r1, [r2, #4]
 10106fe:	68a9      	ldr	r1, [r5, #8]
 1010700:	6091      	str	r1, [r2, #8]
 1010702:	1919      	adds	r1, r3, r4
 1010704:	eba9 0204 	sub.w	r2, r9, r4
 1010708:	f8cb 1008 	str.w	r1, [fp, #8]
 101070c:	f042 0201 	orr.w	r2, r2, #1
 1010710:	604a      	str	r2, [r1, #4]
 1010712:	4640      	mov	r0, r8
 1010714:	685a      	ldr	r2, [r3, #4]
 1010716:	f002 0201 	and.w	r2, r2, #1
 101071a:	4314      	orrs	r4, r2
 101071c:	605c      	str	r4, [r3, #4]
 101071e:	f7fa fa91 	bl	100ac44 <__malloc_unlock>
 1010722:	e778      	b.n	1010616 <_realloc_r+0x18e>
 1010724:	f8d9 200c 	ldr.w	r2, [r9, #12]
 1010728:	461e      	mov	r6, r3
 101072a:	f8d9 1008 	ldr.w	r1, [r9, #8]
 101072e:	eb07 0903 	add.w	r9, r7, r3
 1010732:	60ca      	str	r2, [r1, #12]
 1010734:	6091      	str	r1, [r2, #8]
 1010736:	e75c      	b.n	10105f2 <_realloc_r+0x16a>
 1010738:	f850 3c04 	ldr.w	r3, [r0, #-4]
 101073c:	f023 0303 	bic.w	r3, r3, #3
 1010740:	441e      	add	r6, r3
 1010742:	eb07 0906 	add.w	r9, r7, r6
 1010746:	e754      	b.n	10105f2 <_realloc_r+0x16a>
 1010748:	6001      	str	r1, [r0, #0]
 101074a:	2a1b      	cmp	r2, #27
 101074c:	686b      	ldr	r3, [r5, #4]
 101074e:	6043      	str	r3, [r0, #4]
 1010750:	d823      	bhi.n	101079a <_realloc_r+0x312>
 1010752:	f105 0208 	add.w	r2, r5, #8
 1010756:	f100 0308 	add.w	r3, r0, #8
 101075a:	68a9      	ldr	r1, [r5, #8]
 101075c:	e703      	b.n	1010566 <_realloc_r+0xde>
 101075e:	4629      	mov	r1, r5
 1010760:	f7ff fe2a 	bl	10103b8 <memmove>
 1010764:	e704      	b.n	1010570 <_realloc_r+0xe8>
 1010766:	f8d9 100c 	ldr.w	r1, [r9, #12]
 101076a:	469a      	mov	sl, r3
 101076c:	f8d9 0008 	ldr.w	r0, [r9, #8]
 1010770:	1f32      	subs	r2, r6, #4
 1010772:	2a24      	cmp	r2, #36	; 0x24
 1010774:	eb03 090c 	add.w	r9, r3, ip
 1010778:	60c1      	str	r1, [r0, #12]
 101077a:	6088      	str	r0, [r1, #8]
 101077c:	68d9      	ldr	r1, [r3, #12]
 101077e:	f85a 0f08 	ldr.w	r0, [sl, #8]!
 1010782:	60c1      	str	r1, [r0, #12]
 1010784:	6088      	str	r0, [r1, #8]
 1010786:	f67f af0a 	bls.w	101059e <_realloc_r+0x116>
 101078a:	4629      	mov	r1, r5
 101078c:	4650      	mov	r0, sl
 101078e:	4666      	mov	r6, ip
 1010790:	461f      	mov	r7, r3
 1010792:	4655      	mov	r5, sl
 1010794:	f7ff fe10 	bl	10103b8 <memmove>
 1010798:	e72b      	b.n	10105f2 <_realloc_r+0x16a>
 101079a:	68ab      	ldr	r3, [r5, #8]
 101079c:	2a24      	cmp	r2, #36	; 0x24
 101079e:	6083      	str	r3, [r0, #8]
 10107a0:	68eb      	ldr	r3, [r5, #12]
 10107a2:	60c3      	str	r3, [r0, #12]
 10107a4:	d018      	beq.n	10107d8 <_realloc_r+0x350>
 10107a6:	f105 0210 	add.w	r2, r5, #16
 10107aa:	f100 0310 	add.w	r3, r0, #16
 10107ae:	6929      	ldr	r1, [r5, #16]
 10107b0:	e6d9      	b.n	1010566 <_realloc_r+0xde>
 10107b2:	4427      	add	r7, r4
 10107b4:	1b1b      	subs	r3, r3, r4
 10107b6:	f8cb 7008 	str.w	r7, [fp, #8]
 10107ba:	f043 0301 	orr.w	r3, r3, #1
 10107be:	607b      	str	r3, [r7, #4]
 10107c0:	4640      	mov	r0, r8
 10107c2:	f855 3c04 	ldr.w	r3, [r5, #-4]
 10107c6:	46aa      	mov	sl, r5
 10107c8:	f003 0301 	and.w	r3, r3, #1
 10107cc:	431c      	orrs	r4, r3
 10107ce:	f845 4c04 	str.w	r4, [r5, #-4]
 10107d2:	f7fa fa37 	bl	100ac44 <__malloc_unlock>
 10107d6:	e71e      	b.n	1010616 <_realloc_r+0x18e>
 10107d8:	6929      	ldr	r1, [r5, #16]
 10107da:	f105 0218 	add.w	r2, r5, #24
 10107de:	f100 0318 	add.w	r3, r0, #24
 10107e2:	6101      	str	r1, [r0, #16]
 10107e4:	6969      	ldr	r1, [r5, #20]
 10107e6:	6141      	str	r1, [r0, #20]
 10107e8:	69a9      	ldr	r1, [r5, #24]
 10107ea:	e6bc      	b.n	1010566 <_realloc_r+0xde>
 10107ec:	4629      	mov	r1, r5
 10107ee:	4650      	mov	r0, sl
 10107f0:	9301      	str	r3, [sp, #4]
 10107f2:	f7ff fde1 	bl	10103b8 <memmove>
 10107f6:	9b01      	ldr	r3, [sp, #4]
 10107f8:	e783      	b.n	1010702 <_realloc_r+0x27a>
 10107fa:	bf00      	nop

010107fc <_sbrk>:
  static u8 *heap = NULL;
  u8 *prev_heap;
  static u8 *HeapEndPtr = (u8 *)&_heap_end;
  caddr_t Status;

  if (heap == NULL) {
 10107fc:	e308231c 	movw	r2, #33564	; 0x831c
 1010800:	e3402101 	movt	r2, #257	; 0x101
 1010804:	e5923000 	ldr	r3, [r2]
 1010808:	e3530000 	cmp	r3, #0
    heap = (u8 *)&_heap_start;
 101080c:	03091c90 	movweq	r1, #40080	; 0x9c90
 1010810:	03401101 	movteq	r1, #257	; 0x101
 1010814:	01a03001 	moveq	r3, r1
 1010818:	05821000 	streq	r1, [r2]
  }
  prev_heap = heap;

	if (((heap + incr) <= HeapEndPtr) && (prev_heap != NULL)) {
 101081c:	e3091c90 	movw	r1, #40080	; 0x9c90
 1010820:	e0830000 	add	r0, r3, r0
 1010824:	e3401d01 	movt	r1, #3329	; 0xd01
 1010828:	e1500001 	cmp	r0, r1
  heap += incr;
	  Status = (caddr_t) ((void *)prev_heap);
	} else {
	  Status = (caddr_t) -1;
 101082c:	83e03000 	mvnhi	r3, #0
  heap += incr;
 1010830:	95820000 	strls	r0, [r2]
  }

  return Status;
}
 1010834:	e1a00003 	mov	r0, r3
 1010838:	e12fff1e 	bx	lr

0101083c <_exit>:
*/
__attribute__((weak)) void _exit (sint32 status)
{
  (void)status;
  while (1) {
	;
 101083c:	eafffffe 	b	101083c <_exit>

01010840 <main>:

#include "hal.h"
#include "acquire.h"

int main()
{
 1010840:	e92d4010 	push	{r4, lr}
	int res, i, j;

	hal_init();
 1010844:	ebffc803 	bl	1002858 <hal_init>
	acq_init();
 1010848:	ebffbf87 	bl	100066c <acq_init>
#endif

	//d_printf(D_INFO, "0x%08x", g_hal.xgpio_ps.GpioConfig.BaseAddr);

	//res = acq_prepare_triggered(ACQ_MODE_8BIT | ACQ_MODE_1CH, 0, 192, 100);
	res = acq_prepare_triggered(ACQ_MODE_8BIT | ACQ_MODE_1CH, 0, 4096, 400);
 101084c:	e3a03e19 	mov	r3, #400	; 0x190
 1010850:	e3a02a01 	mov	r2, #4096	; 0x1000
 1010854:	e3a01000 	mov	r1, #0
 1010858:	e3a00021 	mov	r0, #33	; 0x21
 101085c:	ebffc0b8 	bl	1000b44 <acq_prepare_triggered>
	d_printf(D_INFO, "acq_prepare_triggered = %d", res);
 1010860:	e3011e78 	movw	r1, #7800	; 0x1e78
 1010864:	e1a02000 	mov	r2, r0
 1010868:	e3401101 	movt	r1, #257	; 0x101
 101086c:	e3a00002 	mov	r0, #2
 1010870:	ebffc788 	bl	1002698 <d_printf>
	acq_debug_dump();
 1010874:	ebffc3f6 	bl	1001854 <acq_debug_dump>
	//acq_debug_dump_wavedata();

	d_printf(D_WARN, "Press key to start");
 1010878:	e3011e94 	movw	r1, #7828	; 0x1e94
 101087c:	e3a00003 	mov	r0, #3
 1010880:	e3401101 	movt	r1, #257	; 0x101
 1010884:	ebffc783 	bl	1002698 <d_printf>
	d_waitkey();
 1010888:	ebffc91e 	bl	1002d08 <d_waitkey>

	d_printf(D_WARN, "Press key again");
 101088c:	e3011ea8 	movw	r1, #7848	; 0x1ea8
 1010890:	e3a00003 	mov	r0, #3
 1010894:	e3401101 	movt	r1, #257	; 0x101
 1010898:	ebffc77e 	bl	1002698 <d_printf>
	d_waitkey();
 101089c:	ebffc919 	bl	1002d08 <d_waitkey>

	//d_printf(D_WARN, "Press key again");
	//d_waitkey();

	d_printf(D_INFO, "Starting acquisition");
 10108a0:	e3011eb8 	movw	r1, #7864	; 0x1eb8
 10108a4:	e3a00002 	mov	r0, #2
 10108a8:	e3401101 	movt	r1, #257	; 0x101
 10108ac:	ebffc779 	bl	1002698 <d_printf>
	res = acq_start();
 10108b0:	ebffc16d 	bl	1000e6c <acq_start>

	d_printf(D_INFO, "acq_start = %d", res);
 10108b4:	e3011ed0 	movw	r1, #7888	; 0x1ed0
 10108b8:	e1a02000 	mov	r2, r0
 10108bc:	e3401101 	movt	r1, #257	; 0x101
 10108c0:	e3a00002 	mov	r0, #2
 10108c4:	ebffc773 	bl	1002698 <d_printf>
	d_dump_timing("1000 alloc", 2);

	acq_debug_dump();
#endif

	bogo_delay(4000000);
 10108c8:	e3a00c09 	mov	r0, #2304	; 0x900
 10108cc:	e340003d 	movt	r0, #61	; 0x3d
 10108d0:	ebffc74a 	bl	1002600 <bogo_delay>
	acq_debug_dump();
 10108d4:	ebffc3de 	bl	1001854 <acq_debug_dump>

	while(1) ;
 10108d8:	eafffffe 	b	10108d8 <main+0x98>

Disassembly of section .init:

010108dc <_init>:
 10108dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 10108de:	bf00      	nop
 10108e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 10108e2:	bc08      	pop	{r3}
 10108e4:	469e      	mov	lr, r3
 10108e6:	4770      	bx	lr

Disassembly of section .fini:

010108e8 <_fini>:
 10108e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 10108ea:	bf00      	nop
 10108ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 10108ee:	bc08      	pop	{r3}
 10108f0:	469e      	mov	lr, r3
 10108f2:	4770      	bx	lr
