#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Sun Dec 11 22:39:40 2022
# Process ID: 12604
# Log file: C:/Users/Peqch/Desktop/Digital system Fundamental/ISE/DSF_Project/ProjectDSF_BasicNLab_FPGA2/planAhead_run_2/planAhead.log
# Journal file: C:/Users/Peqch/Desktop/Digital system Fundamental/ISE/DSF_Project/ProjectDSF_BasicNLab_FPGA2/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
start_gui
source {C:/Users/Peqch/Desktop/Digital system Fundamental/ISE/DSF_Project/ProjectDSF_BasicNLab_FPGA2/pa.fromHdl.tcl}
update_compile_order -fileset sim_1
startgroup
set_property package_pin P123 [get_ports CLKin_20MHz]
endgroup
startgroup
set_property package_pin P44 [get_ports Digit0]
endgroup
startgroup
set_property package_pin P43 [get_ports Digit1]
endgroup
startgroup
set_property package_pin P33 [get_ports Digit2]
endgroup
startgroup
set_property package_pin P30 [get_ports Digit3]
endgroup
startgroup
set_property package_pin P45 [get_ports PB1]
endgroup
startgroup
set_property package_pin P46 [get_ports PB2]
endgroup
startgroup
set_property package_pin P41 [get_ports SegmentA]
endgroup
startgroup
set_property package_pin P40 [get_ports SegmentB]
endgroup
startgroup
set_property package_pin P35 [get_ports SegmentC]
endgroup
startgroup
set_property package_pin P34 [get_ports SegmentD]
endgroup
startgroup
set_property package_pin P32 [get_ports SegmentDp]
endgroup
set_property package_pin "" [get_ports [list  SegmentE]]
startgroup
set_property package_pin P26 [get_ports SegmentDp]
endgroup
startgroup
set_property package_pin P32 [get_ports SegmentE]
endgroup
startgroup
set_property package_pin P29 [get_ports SegmentF]
endgroup
startgroup
set_property package_pin P27 [get_ports SegmentG]
endgroup
save_constraints
