############################################################################
## This system.ucf file is generated by Base System Builder based on the
## settings in the selected Xilinx Board Definition file. Please add other
## user constraints to this file based on customer design specifications.
############################################################################

Net sys_clk_pin LOC = "A14";
Net sys_rst_pin LOC = "AE19";
## System level constraints
Net sys_clk_pin TNM_NET = sys_clk_pin;
TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 8000 ps;
Net sys_rst_pin TIG;

NET  sys_clk_pin  IOSTANDARD = LVCMOS33;
NET  sys_rst_pin  IOSTANDARD = LVCMOS33;

## IO Devices constraints



#### Debug Module constraints

Net system_bootloader_led_pin LOC = D11 | IOSTANDARD = LVCMOS33;             #LED1
Net system_heartbeat_led_pin  LOC = A10 | IOSTANDARD = LVCMOS33 | SLEW=FAST;             #LED0
Net system_activity_led_pin   LOC = A12 | IOSTANDARD = LVCMOS33;             #LED2
Net system_debug_leds_pin<7>  LOC = A19 | IOSTANDARD = LVCMOS33 | DRIVE = 8; #LED3
Net system_debug_leds_pin<6>  LOC = E17 | IOSTANDARD = LVCMOS33 | DRIVE = 8; #LED4
Net system_debug_leds_pin<5>  LOC = A20 | IOSTANDARD = LVCMOS33 | DRIVE = 8; #LED5
Net system_debug_leds_pin<4>  LOC = B23 | IOSTANDARD = LVCMOS33 | DRIVE = 8; #LED6
Net system_debug_leds_pin<3>  LOC = D26 | IOSTANDARD = LVCMOS33 | DRIVE = 8; #LED7
Net system_debug_leds_pin<2>  LOC = F24 | IOSTANDARD = LVCMOS33 | DRIVE = 8; #LED8
Net system_debug_leds_pin<1>  LOC = K21 | IOSTANDARD = LVCMOS33 | DRIVE = 8; #LED9
Net system_debug_leds_pin<0>  LOC = E26 | IOSTANDARD = LVCMOS33 | DRIVE = 8; #LED10
Net system_dip_sw_pin<3>      LOC = L17 | IOSTANDARD = LVCMOS33;             #SW1
Net system_dip_sw_pin<2>      LOC = L20 | IOSTANDARD = LVCMOS33;             #Sw2
Net system_dip_sw_pin<1>      LOC = K26 | IOSTANDARD = LVCMOS33;             #SW3
Net system_dip_sw_pin<0>      LOC = G19 | IOSTANDARD = LVCMOS33;             #SW4



#### Module Debug UART constraints

Net debug_uart_RX_pin LOC =  A4 | IOSTANDARD = LVCMOS33;
Net debug_uart_TX_pin LOC =  A3 | IOSTANDARD = LVCMOS33;



#### Module SBC UART constraints

Net sbc_uart_RX_pin LOC =  P25 | IOSTANDARD = LVCMOS33;
Net sbc_uart_TX_pin LOC =  R19 | IOSTANDARD = LVCMOS33;



#### Module LCD constraints

Net lcd_data_IO<7> LOC = C17 | IOSTANDARD = LVCMOS33; #LCD_D1
Net lcd_data_IO<6> LOC = T18 | IOSTANDARD = LVCMOS33; #LCD_D2
Net lcd_data_IO<5> LOC = B15 | IOSTANDARD = LVCMOS33; #LCD_D3
Net lcd_data_IO<4> LOC = J16 | IOSTANDARD = LVCMOS33; #LCD_D4
Net lcd_data_IO<3> LOC = D16 | IOSTANDARD = LVCMOS33; #LCD_D5
Net lcd_data_IO<2> LOC = B14 | IOSTANDARD = LVCMOS33; #LCD_D6
Net lcd_data_IO<1> LOC = C13 | IOSTANDARD = LVCMOS33; #LCD_D7
Net lcd_data_IO<0> LOC = D13 | IOSTANDARD = LVCMOS33; #LCD_D8

Net lcd_enable_pin LOC = G17 | IOSTANDARD = LVCMOS33; #LCD_EN
Net lcd_rs_pin     LOC = D18 | IOSTANDARD = LVCMOS33; #LCD_RS
Net lcd_rw_pin     LOC = B18 | IOSTANDARD = LVCMOS33; #LCD_R/W



#### Module PWM Controller constraints

Net pwm_lid_pwm_drive_pin(1) LOC =  AC21 | IOSTANDARD = LVCMOS33; # LIDPWMA
Net pwm_lid_pwm_drive_pin(0) LOC =  AE21 | IOSTANDARD = LVCMOS33; # LIDPWMB


#### Module Sensor A SPI constraints

Net sensor_a_spi_SCK_O_pin           LOC = F7   | IOSTANDARD = LVCMOS33; # SCKA
Net sensor_a_spi_MOSI_O_pin          LOC = E21  | IOSTANDARD = LVCMOS33; # DINA
Net sensor_a_spi_MISO_I_pin          LOC = F19  | IOSTANDARD = LVCMOS33; # DOUTA

Net spi_control_sensor_a_addr_pin<3> LOC = C5  | IOSTANDARD = LVCMOS33; # AA0
Net spi_control_sensor_a_addr_pin<2> LOC = C20 | IOSTANDARD = LVCMOS33; # AA1
Net spi_control_sensor_a_addr_pin<1> LOC = C22 | IOSTANDARD = LVCMOS33; # AA2
Net spi_control_sensor_a_addr_pin<0> LOC = D21 | IOSTANDARD = LVCMOS33; # AA3

#### Module Relay constraints

Net relay_B_pin                      LOC = AA10 | IOSTANDARD = LVCMOS33; # SCKB
Net relay_L_pin                      LOC = Y9   | IOSTANDARD = LVCMOS33; # DINB

Net relay_U_pin                      LOC = W9   | IOSTANDARD = LVCMOS33; # AB0
Net relay_F_pin                      LOC = AD11 | IOSTANDARD = LVCMOS33; # AB1
Net relay_R_pin                      LOC = AB7  | IOSTANDARD = LVCMOS33; # AB2
Net relay_D_pin                      LOC = AE6  | IOSTANDARD = LVCMOS33; # AB3

#### Module Motor Controller constraints

Net motor_direction_pin      LOC = AE23 | IOSTANDARD = LVCMOS33; # DIR_IN
Net motor_step_pin           LOC = AD21 | IOSTANDARD = LVCMOS33; # STEP_IN
Net motor_sensor_in_pin<0>   LOC = AD22 | IOSTANDARD = LVCMOS33; # OPEN_OUT
Net motor_sensor_in_pin<1>   LOC = AD25 | IOSTANDARD = LVCMOS33; # CLOSED_OUT
Net motor_channel_sel_pin<0> LOC = AB24 | IOSTANDARD = LVCMOS33; # S0_IN
Net motor_channel_sel_pin<1> LOC = AB23 | IOSTANDARD = LVCMOS33; # S1_IN
Net motor_enable_pin<0>      LOC = AA24 | IOSTANDARD = LVCMOS33; # LID_EN
Net motor_enable_pin<1>      LOC = Y23  | IOSTANDARD = LVCMOS33; # FILTER_EN
Net motor_enable_pin<2>      LOC = AA25 | IOSTANDARD = LVCMOS33; # DOOR_EN

#### Module Motor Controller constraints

Net motor2_direction_pin      LOC = J19 | IOSTANDARD = LVCMOS33; # IO3
Net motor2_step_pin           LOC = B13 | IOSTANDARD = LVCMOS33; # IO1
Net motor2_sensor_in_pin<0>   LOC = C15 | IOSTANDARD = LVCMOS33; # IO2
Net motor2_sensor_in_pin<1>   LOC = F17 | IOSTANDARD = LVCMOS33; # IO4
Net motor2_channel_sel_pin<0> LOC = K25 | IOSTANDARD = LVCMOS33; # IO8
Net motor2_channel_sel_pin<1> LOC = J23 | IOSTANDARD = LVCMOS33; # IO6
Net motor2_enable_pin<0>      LOC = E15 | IOSTANDARD = LVCMOS33; # IO5
Net motor2_enable_pin<1>      LOC = J22 | IOSTANDARD = LVCMOS33; # IO7
Net motor2_enable_pin<2>      LOC = K22 | IOSTANDARD = LVCMOS33; # IO9


#### Module LED Board I/O constraints

# Control
Net spi_control_led_channel_pin<2>     LOC = N21 | IOSTANDARD = LVCMOS33 | DRIVE = 6; # S0
Net spi_control_led_channel_pin<1>     LOC = M19 | IOSTANDARD = LVCMOS33 | DRIVE = 6; # S1
Net spi_control_led_channel_pin<0>     LOC = M21 | IOSTANDARD = LVCMOS33 | DRIVE = 6; # S2

Net spi_control_led_spi_addr_pin<2>    LOC = L22 | IOSTANDARD = LVCMOS33 | DRIVE = 6; # ~CS_0
Net spi_control_led_spi_addr_pin<1>    LOC = M18 | IOSTANDARD = LVCMOS33 | DRIVE = 6; # ~CS_1
Net spi_control_led_spi_addr_pin<0>    LOC = M22 | IOSTANDARD = LVCMOS33 | DRIVE = 6; # ~CS_2

Net spi_control_led_photo_sel_pin      LOC = N19 | IOSTANDARD = LVCMOS33 | DRIVE = 6; # PHOTO_SEL
Net spi_control_led_fan_enable_pin     LOC = P18 | IOSTANDARD = LVCMOS33 | DRIVE = 6; # FAN_ENABLE
Net spi_control_led_enable_pin         LOC = L18 | IOSTANDARD = LVCMOS33 | DRIVE = 6; # LED_ENABLE
Net spi_control_led_analog_control_pin LOC = P23 | IOSTANDARD = LVCMOS33 | DRIVE = 6; # ANALOG_FB_DISABLE

# LED SPI
Net led_spi_SCK_O_pin   LOC = K19 | IOSTANDARD = LVCMOS33 | DRIVE = 6;  # SCLK
Net led_spi_MOSI_O_pin  LOC = P20 | IOSTANDARD = LVCMOS33 | DRIVE = 6;  # MOSI
Net led_spi_MISO_I_pin  LOC = N24 | IOSTANDARD = LVCMOS33 | DRIVE = 6;  # MISO



#### Module Config Flash constraints

Net config_flash_spi_SS_O_pin   LOC = AA7  | IOSTANDARD = LVCMOS33; # CONFIG_SPI_SEL
Net config_flash_spi_SCK_O_pin  LOC = AE24 | IOSTANDARD = LVCMOS33; # CONFIG_SPI_SCK
Net config_flash_spi_MOSI_O_pin LOC = AB15 | IOSTANDARD = LVCMOS33; # CONFIG_SPI_MOSI
Net config_flash_spi_MISO_I_pin LOC = AF24 | IOSTANDARD = LVCMOS33; # CONFIG_SPI_MOSI



#### Module User Flash constraints

Net user_flash_spi_SS_O_pin   LOC = AC8 | IOSTANDARD = LVCMOS33; # USER_SPI_SEL
Net user_flash_spi_SCK_O_pin  LOC = AF3 | IOSTANDARD = LVCMOS33; # USER_SPI_SCK
Net user_flash_spi_MOSI_O_pin LOC = Y12 | IOSTANDARD = LVCMOS33; # USER_SPI_MOSI
Net user_flash_spi_MISO_I_pin LOC = AF4 | IOSTANDARD = LVCMOS33; # USER_SPI_MISO


#### Module Peltier Drive A constraints

Net pwm_pwm_drive_pos_pin<15>  LOC = G21  | IOSTANDARD = LVCMOS33;   # INA1_1
Net pwm_pwm_drive_neg_pin<15>  LOC = G24  | IOSTANDARD = LVCMOS33;   # INA2_1
Net pwm_pwm_drive_pos_pin<21>  LOC = F25  | IOSTANDARD = LVCMOS33;   # INA1_2
Net pwm_pwm_drive_neg_pin<21>  LOC = G23  | IOSTANDARD = LVCMOS33;   # INA2_2
Net pwm_pwm_drive_pos_pin<16>  LOC = D25  | IOSTANDARD = LVCMOS33;   # INA1_3
Net pwm_pwm_drive_neg_pin<16>  LOC = D23  | IOSTANDARD = LVCMOS33;   # INA2_3
Net pwm_pwm_drive_pos_pin<22>  LOC = A18  | IOSTANDARD = LVCMOS33;   # INA1_4
Net pwm_pwm_drive_neg_pin<22>  LOC = C21  | IOSTANDARD = LVCMOS33;   # INA2_4
Net pwm_pwm_drive_pos_pin<17>  LOC = B17  | IOSTANDARD = LVCMOS33;   # INA1_5
Net pwm_pwm_drive_neg_pin<17>  LOC = G20  | IOSTANDARD = LVCMOS33;   # INA2_5
Net pwm_pwm_drive_pos_pin<23>  LOC = B20  | IOSTANDARD = LVCMOS33;   # INA1_6
Net pwm_pwm_drive_neg_pin<23>  LOC = B19  | IOSTANDARD = LVCMOS33;   # INA2_6
Net pwm_pwm_drive_pos_pin<11>  LOC = K18  | IOSTANDARD = LVCMOS33;   # INA1_7
Net pwm_pwm_drive_neg_pin<11>  LOC = A15  | IOSTANDARD = LVCMOS33;   # INA2_7
Net pwm_pwm_drive_pos_pin<5>   LOC = C11  | IOSTANDARD = LVCMOS33;   # INA1_8
Net pwm_pwm_drive_neg_pin<5>   LOC = C10  | IOSTANDARD = LVCMOS33;   # INA2_8
Net pwm_pwm_drive_pos_pin<10>  LOC = D9   | IOSTANDARD = LVCMOS33;   # INA1_9
Net pwm_pwm_drive_neg_pin<10>  LOC = G10  | IOSTANDARD = LVCMOS33;   # INA2_9
Net pwm_pwm_drive_pos_pin<4>   LOC = F8   | IOSTANDARD = LVCMOS33;   # INA1_10
Net pwm_pwm_drive_neg_pin<4>   LOC = B7   | IOSTANDARD = LVCMOS33;   # INA2_10
Net pwm_pwm_drive_pos_pin<9>   LOC = A8   | IOSTANDARD = LVCMOS33;   # INA1_11
Net pwm_pwm_drive_neg_pin<9>   LOC = C7   | IOSTANDARD = LVCMOS33;   # INA2_11
Net pwm_pwm_drive_pos_pin<3>   LOC = C6   | IOSTANDARD = LVCMOS33;   # INA1_12
Net pwm_pwm_drive_neg_pin<3>   LOC = B6   | IOSTANDARD = LVCMOS33;   # INA2_12

Net pwm_pwm_enable_pin<15>     LOC = F23  | IOSTANDARD = LVCMOS33;   # ~DA1
Net pwm_pwm_error_pin<15>      LOC = D22  | IOSTANDARD = LVCMOS33;   # ~FSA_1
Net pwm_pwm_enable_pin<21>     LOC = E24  | IOSTANDARD = LVCMOS33;   # ~DA2
Net pwm_pwm_error_pin<21>      LOC = D24  | IOSTANDARD = LVCMOS33;   # ~FSA_2
Net pwm_pwm_enable_pin<16>     LOC = C23  | IOSTANDARD = LVCMOS33;   # ~DA3
Net pwm_pwm_error_pin<16>      LOC = A22  | IOSTANDARD = LVCMOS33;   # ~FSA_3
Net pwm_pwm_enable_pin<22>     LOC = D20  | IOSTANDARD = LVCMOS33;   # ~DA4
Net pwm_pwm_error_pin<22>      LOC = B21  | IOSTANDARD = LVCMOS33;   # ~FSA_4
Net pwm_pwm_enable_pin<17>     LOC = F20  | IOSTANDARD = LVCMOS33;   # ~DA5
Net pwm_pwm_error_pin<17>      LOC = C18  | IOSTANDARD = LVCMOS33;   # ~FSA_5
Net pwm_pwm_enable_pin<23>     LOC = K20  | IOSTANDARD = LVCMOS33;   # ~DA6
Net pwm_pwm_error_pin<23>      LOC = D17  | IOSTANDARD = LVCMOS33;   # ~FSA_6
Net pwm_pwm_enable_pin<11>     LOC = C16  | IOSTANDARD = LVCMOS33;   # ~DA7
Net pwm_pwm_error_pin<11>      LOC = B10  | IOSTANDARD = LVCMOS33;   # ~FSA_7
Net pwm_pwm_enable_pin<5>      LOC = E12  | IOSTANDARD = LVCMOS33;   # ~DA8
Net pwm_pwm_error_pin<5>       LOC = D10  | IOSTANDARD = LVCMOS33;   # ~FSA_8
Net pwm_pwm_enable_pin<10>     LOC = B9   | IOSTANDARD = LVCMOS33;   # ~DA9
Net pwm_pwm_error_pin<10>      LOC = A9   | IOSTANDARD = LVCMOS33;   # ~FSA_9
Net pwm_pwm_enable_pin<4>      LOC = B8   | IOSTANDARD = LVCMOS33;   # ~DA10
Net pwm_pwm_error_pin<4>       LOC = D8   | IOSTANDARD = LVCMOS33;   # ~FSA_10
Net pwm_pwm_enable_pin<9>      LOC = E7   | IOSTANDARD = LVCMOS33;   # ~DA11
Net pwm_pwm_error_pin<9>       LOC = D6   | IOSTANDARD = LVCMOS33;   # ~FSA_11
Net pwm_pwm_enable_pin<3>      LOC = B4   | IOSTANDARD = LVCMOS33;   # ~DA12
Net pwm_pwm_error_pin<3>       LOC = B3   | IOSTANDARD = LVCMOS33;   # ~FSA_12



#### Module Peltier Drive B constraints

Net pwm_pwm_drive_pos_pin<8>   LOC = AD17 | IOSTANDARD = LVCMOS33;   # INB1_1
Net pwm_pwm_drive_neg_pin<8>   LOC = AE17 | IOSTANDARD = LVCMOS33;   # INB2_1
Net pwm_pwm_drive_pos_pin<2>   LOC = W17  | IOSTANDARD = LVCMOS33;   # INB1_2
Net pwm_pwm_drive_neg_pin<2>   LOC = AC14 | IOSTANDARD = LVCMOS33;   # INB2_2
Net pwm_pwm_drive_pos_pin<7>   LOC = AE15 | IOSTANDARD = LVCMOS33;   # INB1_3
Net pwm_pwm_drive_neg_pin<7>   LOC = V10  | IOSTANDARD = LVCMOS33;   # INB2_3
Net pwm_pwm_drive_pos_pin<1>   LOC = AC11 | IOSTANDARD = LVCMOS33;   # INB1_4
Net pwm_pwm_drive_neg_pin<1>   LOC = AE9  | IOSTANDARD = LVCMOS33;   # INB2_4
Net pwm_pwm_drive_pos_pin<6>   LOC = AD7  | IOSTANDARD = LVCMOS33;   # INB1_5
Net pwm_pwm_drive_neg_pin<6>   LOC = AF8  | IOSTANDARD = LVCMOS33;   # INB2_5
Net pwm_pwm_drive_pos_pin<0>   LOC = Y10  | IOSTANDARD = LVCMOS33;   # INB1_6
Net pwm_pwm_drive_neg_pin<0>   LOC = AA12 | IOSTANDARD = LVCMOS33;   # INB2_6
Net pwm_pwm_drive_pos_pin<12>  LOC = AF5  | IOSTANDARD = LVCMOS33;   # INB1_7
Net pwm_pwm_drive_neg_pin<12>  LOC = AD6  | IOSTANDARD = LVCMOS33;   # INB2_7
Net pwm_pwm_drive_pos_pin<18>  LOC = AA15 | IOSTANDARD = LVCMOS33;   # INB1_8
Net pwm_pwm_drive_neg_pin<18>  LOC = AA13 | IOSTANDARD = LVCMOS33;   # INB2_8
Net pwm_pwm_drive_pos_pin<13>  LOC = AE13 | IOSTANDARD = LVCMOS33;   # INB1_9
Net pwm_pwm_drive_neg_pin<13>  LOC = AF13 | IOSTANDARD = LVCMOS33;   # INB2_9
Net pwm_pwm_drive_pos_pin<19>  LOC = AD14 | IOSTANDARD = LVCMOS33;   # INB1_10
Net pwm_pwm_drive_neg_pin<19>  LOC = T17  | IOSTANDARD = LVCMOS33;   # INB2_10
Net pwm_pwm_drive_pos_pin<14>  LOC = AB16 | IOSTANDARD = LVCMOS33;   # INB1_11
Net pwm_pwm_drive_neg_pin<14>  LOC = U19  | IOSTANDARD = LVCMOS33;   # INB2_11
Net pwm_pwm_drive_pos_pin<20>  LOC = AB18 | IOSTANDARD = LVCMOS33;   # INB1_12
Net pwm_pwm_drive_neg_pin<20>  LOC = Y17  | IOSTANDARD = LVCMOS33;   # INB2_12

Net pwm_pwm_enable_pin<8>      LOC = AC16 | IOSTANDARD = LVCMOS33;   # ~DB1
Net pwm_pwm_error_pin<8>       LOC = U16  | IOSTANDARD = LVCMOS33;   # ~FSB_1
Net pwm_pwm_enable_pin<2>      LOC = V12  | IOSTANDARD = LVCMOS33;   # ~DB2
Net pwm_pwm_error_pin<2>       LOC = W12  | IOSTANDARD = LVCMOS33;   # ~FSB_2
Net pwm_pwm_enable_pin<7>      LOC = AC12 | IOSTANDARD = LVCMOS33;   # ~DB3
Net pwm_pwm_error_pin<7>       LOC = H12  | IOSTANDARD = LVCMOS33;   # ~FSB_3
Net pwm_pwm_enable_pin<1>      LOC = AF9  | IOSTANDARD = LVCMOS33;   # ~DB4
Net pwm_pwm_error_pin<1>       LOC = AC9  | IOSTANDARD = LVCMOS33;   # ~FSB_4
Net pwm_pwm_enable_pin<6>      LOC = AE8  | IOSTANDARD = LVCMOS33;   # ~DB5
Net pwm_pwm_error_pin<6>       LOC = AC6  | IOSTANDARD = LVCMOS33;   # ~FSB_5
Net pwm_pwm_enable_pin<0>      LOC = AE7  | IOSTANDARD = LVCMOS33;   # ~DB6
Net pwm_pwm_error_pin<0>       LOC = AB9  | IOSTANDARD = LVCMOS33;   # ~FSB_6
Net pwm_pwm_enable_pin<12>     LOC = AE4  | IOSTANDARD = LVCMOS33;   # ~DB7
Net pwm_pwm_error_pin<12>      LOC = AB12 | IOSTANDARD = LVCMOS33;   # ~FSB_7
Net pwm_pwm_enable_pin<18>     LOC = AE14 | IOSTANDARD = LVCMOS33;   # ~DB8
Net pwm_pwm_error_pin<18>      LOC = W10  | IOSTANDARD = LVCMOS33;   # ~FSB_8
Net pwm_pwm_enable_pin<13>     LOC = AF14 | IOSTANDARD = LVCMOS33;   # ~DB9
Net pwm_pwm_error_pin<13>      LOC = V16  | IOSTANDARD = LVCMOS33;   # ~FSB_9
Net pwm_pwm_enable_pin<19>     LOC = V18  | IOSTANDARD = LVCMOS33;   # ~DB10
Net pwm_pwm_error_pin<19>      LOC = AA17 | IOSTANDARD = LVCMOS33;   # ~FSB_10
Net pwm_pwm_enable_pin<14>     LOC = U18  | IOSTANDARD = LVCMOS33;   # ~DB11
Net pwm_pwm_error_pin<14>      LOC = AA18 | IOSTANDARD = LVCMOS33;   # ~FSB_11
Net pwm_pwm_enable_pin<20>     LOC = Y20  | IOSTANDARD = LVCMOS33;   # ~DB12
Net pwm_pwm_error_pin<20>      LOC = AC19 | IOSTANDARD = LVCMOS33;   # ~FSB_12


#### Module DDR2 SDRAM constraints


##############################################################################################################
##
##  Xilinx, Inc. 2009            www.xilinx.com
##  Tue June 9 13:31: 2009
##
##
##############################################################################################################
##  File name :       mig_23.ucf
##
##  Description :     Constraints file
##                    targetted to FPGA:      xc3s1400afg676
##                    Speed Grade:            -4
##                    FPGA family:            spartan3a
##                    Design Entry:           verilog
##                    Frequency:              133 MHz
##                    Data width:             32
##                    Memory:                 DDR2_SDRAM/Components/MT47H16M16XX-3
##                    Supported Part Numbers: MT47H16M16BG-3
##                    Design:                 without Test bench
##                    DCM Used:               Enabled
##                    Data Mask:              Enabled
##
##############################################################################################################

##############################################################################################################
## Clock constraints
##############################################################################################################
#NET "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/sys_clk_ibuf" TNM_NET = "SYS_CLK";
#TIMESPEC "TS_SYS_CLK" = PERIOD "SYS_CLK"  7.518797  ns HIGH 50 %;
##############################################################################################################

##############################################################################################################
### This paths are constrained to get rid of unconstrained paths.
###############################################################################################################
##NET "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/clk_dcm0/clk" TNM_NET = "clk0";
#NET "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col*" TNM_NET = "dqs_clk";
#TIMESPEC "TS_CLK" = FROM "clk0" TO "dqs_clk"  18 ns DATAPATHONLY;
#
##NET "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/clk_dcm0/clk90" TNM_NET = "clk90";
#TIMESPEC "TS_CLK90" = FROM "dqs_clk" TO "clk90" 18 ns DATAPATHONLY;
#
##NET "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr_en*fifo*_wr_en_inst/clk" TNM_NET = "fifo_we_clk";

#TIMESPEC "TS_WE_CLK" = FROM "dqs_clk" TO "fifo_we_clk"  5 ns DATAPATHONLY;
#
#NET "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr*fifo*_wr_addr_inst/clk" TNM_NET = "fifo_waddr_clk";
#TIMESPEC "TS_WADDR_CLK" = FROM "dqs_clk" TO "fifo_waddr_clk"  5 ns DATAPATHONLY;
#
##############################################################################################################
### Calibration Circuit Constraints
#############################################################################################################
## Placement constraints for LUTS in tap delay ckt
#############################################################################################################
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l0" RLOC=X0Y6;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l0" U_SET = delay_calibration_chain;
  INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l1" RLOC=X0Y6;

INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l1" U_SET = delay_calibration_chain;
  INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l2" RLOC=X0Y7;

INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l2" U_SET = delay_calibration_chain;

INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l3" RLOC=X0Y7;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l3" U_SET = delay_calibration_chain;

INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l4" RLOC=X1Y6;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l4" U_SET = delay_calibration_chain;

INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l5" RLOC=X1Y6;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l5" U_SET = delay_calibration_chain;

INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l6" RLOC=X1Y7;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l6" U_SET = delay_calibration_chain;

INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l7" RLOC=X1Y7;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l7" U_SET = delay_calibration_chain;
   INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l8" RLOC=X0Y4;

INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l8" U_SET = delay_calibration_chain;
  INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l9" RLOC=X0Y4;

INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l9" U_SET = delay_calibration_chain;
  INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l10" RLOC=X0Y5;

INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l10" U_SET = delay_calibration_chain;
  INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l11" RLOC=X0Y5;

INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l11" U_SET = delay_calibration_chain;
  INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l12" RLOC=X1Y4;

INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l12" U_SET = delay_calibration_chain;
  INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l13" RLOC=X1Y4;

INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l13" U_SET = delay_calibration_chain;
  INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l14" RLOC=X1Y5;

INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l14" U_SET = delay_calibration_chain;

INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l15" RLOC=X1Y5;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l15" U_SET = delay_calibration_chain;

INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l16" RLOC=X0Y2;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l16" U_SET = delay_calibration_chain;

INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l17" RLOC=X0Y2;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l17" U_SET = delay_calibration_chain;

INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l18" RLOC=X0Y3;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l18" U_SET = delay_calibration_chain;

INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l19" RLOC=X0Y3;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l19" U_SET = delay_calibration_chain;

INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l20" RLOC=X1Y2;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l20" U_SET = delay_calibration_chain;

INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l21" RLOC=X1Y2;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l21" U_SET = delay_calibration_chain;

INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l22" RLOC=X1Y3;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l22" U_SET = delay_calibration_chain;

INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l23" RLOC=X1Y3;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l23" U_SET = delay_calibration_chain;

INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l24" RLOC=X0Y0;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l24" U_SET = delay_calibration_chain;

INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l25" RLOC=X0Y0;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l25" U_SET = delay_calibration_chain;

INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l26" RLOC=X0Y1;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l26" U_SET = delay_calibration_chain;

INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l27" RLOC=X0Y1;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l27" U_SET = delay_calibration_chain;

INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l28" RLOC=X1Y0;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l28" U_SET = delay_calibration_chain;

INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l29" RLOC=X1Y0;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l29" U_SET = delay_calibration_chain;

INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l30" RLOC=X1Y1;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l30" U_SET = delay_calibration_chain;

INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l31" RLOC=X1Y1;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l31" U_SET = delay_calibration_chain;

#################################################################################################################
# Placement constraints for first stage flops in tap delay ckt
#################################################################################################################
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[0].r" RLOC=X0Y6;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[0].r" U_SET = delay_calibration_chain;

INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[1].r" RLOC=X0Y6;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[1].r" U_SET = delay_calibration_chain;

INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[2].r" RLOC=X0Y7;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[2].r" U_SET = delay_calibration_chain;

INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[3].r" RLOC=X0Y7;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[3].r" U_SET = delay_calibration_chain;

INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[4].r" RLOC=X1Y6;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[4].r" U_SET = delay_calibration_chain;

INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[5].r" RLOC=X1Y6;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[5].r" U_SET = delay_calibration_chain;

INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[6].r" RLOC=X1Y7;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[6].r" U_SET = delay_calibration_chain;

INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[7].r" RLOC=X1Y7;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[7].r" U_SET = delay_calibration_chain;

INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[8].r" RLOC=X0Y4;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[8].r" U_SET = delay_calibration_chain;

INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[9].r" RLOC=X0Y4;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[9].r" U_SET = delay_calibration_chain;

INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[10].r" RLOC=X0Y5;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[10].r" U_SET = delay_calibration_chain;

INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[11].r" RLOC=X0Y5;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[11].r" U_SET = delay_calibration_chain;

INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[12].r" RLOC=X1Y4;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[12].r" U_SET = delay_calibration_chain;

INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[13].r" RLOC=X1Y4;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[13].r" U_SET = delay_calibration_chain;

INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[14].r" RLOC=X1Y5;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[14].r" U_SET = delay_calibration_chain;

INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[15].r" RLOC=X1Y5;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[15].r" U_SET = delay_calibration_chain;

INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[16].r" RLOC=X0Y2;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[16].r" U_SET = delay_calibration_chain;

INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[17].r" RLOC=X0Y2;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[17].r" U_SET = delay_calibration_chain;

INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[18].r" RLOC=X0Y3;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[18].r" U_SET = delay_calibration_chain;

INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[19].r" RLOC=X0Y3;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[19].r" U_SET = delay_calibration_chain;

INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[20].r" RLOC=X1Y2;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[20].r" U_SET = delay_calibration_chain;

INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[21].r" RLOC=X1Y2;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[21].r" U_SET = delay_calibration_chain;

INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[22].r" RLOC=X1Y3;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[22].r" U_SET = delay_calibration_chain;

INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[23].r" RLOC=X1Y3;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[23].r" U_SET = delay_calibration_chain;

INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[24].r" RLOC=X0Y0;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[24].r" U_SET = delay_calibration_chain;

INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[25].r" RLOC=X0Y0;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[25].r" U_SET = delay_calibration_chain;

INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[26].r" RLOC=X0Y1;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[26].r" U_SET = delay_calibration_chain;

INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[27].r" RLOC=X0Y1;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[27].r" U_SET = delay_calibration_chain;

INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[28].r" RLOC=X1Y0;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[28].r" U_SET = delay_calibration_chain;

INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[29].r" RLOC=X1Y0;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[29].r" U_SET = delay_calibration_chain;

INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[30].r" RLOC=X1Y1;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[30].r" U_SET = delay_calibration_chain;

INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[31].r" RLOC=X1Y1;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[31].r" U_SET = delay_calibration_chain;

#####################################################################################################################
## BEL constraints for LUTS in tap delay ckt
#####################################################################################################################
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l0"  BEL= G;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l1"  BEL= F;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l2"  BEL= G;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l3"  BEL= F;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l4"  BEL= G;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l5"  BEL= F;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l6"  BEL= G;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l7"  BEL= F;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l8"  BEL= G;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l9"  BEL= F;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l10" BEL= G;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l11" BEL= F;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l12" BEL= G;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l13" BEL= F;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l14" BEL= G;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l15" BEL= F;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l16" BEL= G;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l17" BEL= F;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l18" BEL= G;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l19" BEL= F;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l20" BEL= G;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l21" BEL= F;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l22" BEL= G;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l23" BEL= F;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l24" BEL= G;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l25" BEL= F;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l26" BEL= G;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l27" BEL= F;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l28" BEL= G;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l29" BEL= F;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l30" BEL= G;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l31" BEL= F;



##############################################################################################################
## RLOC Origin constraint for LUT delay calibration chain.
##############################################################################################################
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l0" RLOC_ORIGIN = X34Y122;

##############################################################################################################
## Area Group Constraint For tap_dly and cal_ctl module.
##############################################################################################################
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/cal_ctl*" AREA_GROUP = cal_ctl;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly*" AREA_GROUP = cal_ctl;
AREA_GROUP "cal_ctl" RANGE = SLICE_X34Y122:SLICE_X45Y135;
AREA_GROUP "cal_ctl" GROUP = CLOSED;

##############################################################################################################

#***********************************************************************************************************#
#                        CONTROLLER 0
#***********************************************************************************************************#

##############################################################################################################
## I/O STANDARDS
##############################################################################################################
NET  "fpga_0_DDR2_SDRAM_DDR2_DQ[*]"                        IOSTANDARD = SSTL18_II;
NET  "fpga_0_DDR2_SDRAM_DDR2_Addr_pin[*]"                         IOSTANDARD = SSTL18_II;
NET  "fpga_0_DDR2_SDRAM_DDR2_BankAddr_pin[*]"                        IOSTANDARD = SSTL18_II;
NET  "fpga_0_DDR2_SDRAM_DDR2_CE_pin"                          IOSTANDARD = SSTL18_II;
NET  "fpga_0_DDR2_SDRAM_DDR2_CS_n_pin"                         IOSTANDARD = SSTL18_II;
NET  "fpga_0_DDR2_SDRAM_DDR2_RAS_n_pin"                        IOSTANDARD = SSTL18_II;
NET  "fpga_0_DDR2_SDRAM_DDR2_CAS_n_pin"                        IOSTANDARD = SSTL18_II;
NET  "fpga_0_DDR2_SDRAM_DDR2_WE_n_pin"                         IOSTANDARD = SSTL18_II;
NET  "fpga_0_DDR2_SDRAM_DDR2_ODT_pin"                          IOSTANDARD = SSTL18_II;
NET  "fpga_0_DDR2_SDRAM_DDR2_DM_pin[*]"                        IOSTANDARD = SSTL18_II;
NET  "fpga_0_DDR2_SDRAM_DDR2_DQS_Div_I_pin"                    IOSTANDARD = SSTL18_II;
NET  "fpga_0_DDR2_SDRAM_DDR2_DQS_Div_O_pin"                   IOSTANDARD = SSTL18_II;
#NET  "sys_clk_in"                               IOSTANDARD = LVCMOS18;
#NET  "reset_in_n"                               IOSTANDARD = LVCMOS18;
NET  "fpga_0_DDR2_SDRAM_DDR2_DQS[*]"                       IOSTANDARD = DIFF_SSTL18_II;
NET  "fpga_0_DDR2_SDRAM_DDR2_DQS_n[*]"                     IOSTANDARD = DIFF_SSTL18_II;
NET  "fpga_0_DDR2_SDRAM_DDR2_Clk_pin[*]"                        IOSTANDARD = DIFF_SSTL18_II;
NET  "fpga_0_DDR2_SDRAM_DDR2_Clk_n_pin[*]"                      IOSTANDARD = DIFF_SSTL18_II;


##############################################################################################################
# Pin Location Constraints for System clock signals
##############################################################################################################
#NET  "sys_clk_in"                                 LOC = "A14" ;     #bank 0 - was C13

##############################################################################################################
# Pin Location Constraints for Clock,Masks, Address, and Controls
##############################################################################################################
NET  "fpga_0_DDR2_SDRAM_DDR2_Clk_pin[0]"                          LOC = "R3" ;     #bank 3
NET  "fpga_0_DDR2_SDRAM_DDR2_Clk_n_pin[0]"                        LOC = "R4" ;     #bank 3
NET  "fpga_0_DDR2_SDRAM_DDR2_Clk_pin[1]"                          LOC = "N9" ;     #bank 3
NET  "fpga_0_DDR2_SDRAM_DDR2_Clk_n_pin[1]"                        LOC = "P10" ;     #bank 3
NET  "fpga_0_DDR2_SDRAM_DDR2_DM_pin[0]"                          LOC = "U6" ;     #bank 3
NET  "fpga_0_DDR2_SDRAM_DDR2_DM_pin[1]"                          LOC = "T10" ;     #bank 3
NET  "fpga_0_DDR2_SDRAM_DDR2_DM_pin[2]"                          LOC = "U4" ;     #bank
NET  "fpga_0_DDR2_SDRAM_DDR2_DM_pin[3]"                          LOC = "P4" ;     #bank 3
NET  "fpga_0_DDR2_SDRAM_DDR2_Addr_pin[12]"                          LOC = "P1" ;     #bank 3
NET  "fpga_0_DDR2_SDRAM_DDR2_Addr_pin[11]"                          LOC = "P2" ;     #bank 3
NET  "fpga_0_DDR2_SDRAM_DDR2_Addr_pin[10]"                          LOC = "N6" ;     #bank 3
NET  "fpga_0_DDR2_SDRAM_DDR2_Addr_pin[9]"                           LOC = "N7" ;     #bank 3
NET  "fpga_0_DDR2_SDRAM_DDR2_Addr_pin[8]"                           LOC = "N1" ;     #bank 3
NET  "fpga_0_DDR2_SDRAM_DDR2_Addr_pin[7]"                           LOC = "N2" ;     #bank 3
NET  "fpga_0_DDR2_SDRAM_DDR2_Addr_pin[6]"                           LOC = "N5" ;     #bank 3
NET  "fpga_0_DDR2_SDRAM_DDR2_Addr_pin[5]"                           LOC = "N4" ;     #bank 3
NET  "fpga_0_DDR2_SDRAM_DDR2_Addr_pin[4]"                           LOC = "M5" ;     #bank 3
NET  "fpga_0_DDR2_SDRAM_DDR2_Addr_pin[3]"                           LOC = "M6" ;     #bank 3
NET  "fpga_0_DDR2_SDRAM_DDR2_Addr_pin[2]"                           LOC = "M4" ;     #bank 3
NET  "fpga_0_DDR2_SDRAM_DDR2_Addr_pin[1]"                           LOC = "M3" ;     #bank 3
NET  "fpga_0_DDR2_SDRAM_DDR2_Addr_pin[0]"                           LOC = "M8" ;     #bank 3
NET  "fpga_0_DDR2_SDRAM_DDR2_BankAddr_pin[1]"                          LOC = "M7" ;     #bank 3
NET  "fpga_0_DDR2_SDRAM_DDR2_BankAddr_pin[0]"                          LOC = "L4" ;     #bank 3
NET  "fpga_0_DDR2_SDRAM_DDR2_CE_pin"                            LOC = "L3" ;     #bank 3
NET  "fpga_0_DDR2_SDRAM_DDR2_CS_n_pin"                           LOC = "K3" ;     #bank 3
NET  "fpga_0_DDR2_SDRAM_DDR2_RAS_n_pin"                          LOC = "K2" ;     #bank 3
NET  "fpga_0_DDR2_SDRAM_DDR2_CAS_n_pin"                          LOC = "K5" ;     #bank 3
NET  "fpga_0_DDR2_SDRAM_DDR2_WE_n_pin"                           LOC = "K4" ;     #bank 3
NET  "fpga_0_DDR2_SDRAM_DDR2_ODT_pin"                            LOC = "M10" ;     #bank 3
#NET  "reset_in_n"                                 LOC = "J5" ;     #bank 3

##############################################################################################################
## MAXDELAY constraints
##############################################################################################################

##############################################################################################################
## Constraint to have the tap delay inverter connection wire length to be the same and minimum to get
## accurate calibration of tap delays. The following constraints are independent of frequency.
##############################################################################################################
NET "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/tap[7]"  MAXDELAY = 400 ps;
NET "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/tap[15]"  MAXDELAY = 400 ps;
NET "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/tap[23]"  MAXDELAY = 400 ps;

##############################################################################################################
## MAXDELAY constraint on inter LUT delay elements. This constraint is required to minimize the
## wire delays between the LUTs.
##############################################################################################################
NET "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[*]*u_dqs_delay_col*/delay*"  MAXDELAY = 190 ps;
NET "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay*"  MAXDELAY = 200 ps;

##############################################################################################################
## Constraint from the dqs PAD to input of LUT delay element.
##############################################################################################################
NET "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/dqs_int_delay_in*" MAXDELAY = 600 ps;

##############################################################################################################
## Constraint from rst_dqs_div_in PAD to input of LUT delay element.
##############################################################################################################
NET "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/dqs_div_rst" MAXDELAY = 460 ps;

##############################################################################################################
## Following are the MAXDELAY constraints on delayed rst_dqs_div net and fifo write enable signals.
## These constraints are required since these paths are not covered by timing analysis. The requirement is total
## delay on delayed rst_dqs_div and fifo_wr_en nets should not exceed the clock period.
##############################################################################################################
NET "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/rst_dqs_div"  MAXDELAY = 3007 ps;
NET "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/fifo*_wr_en*"                    MAXDELAY = 3007 ps;

##############################################################################################################
## The MAXDELAY value on fifo write address should be less than clock period. This constraint is
## required since this path is not covered by timing analysis.
##############################################################################################################
NET "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/fifo*_wr_addr_out*"           MAXDELAY = 6390 ps;

##############################################################################################################

##############################################################################################################
##  constraints for bit fpga_0_DDR2_SDRAM_DDR2_DQ, 1, location in tile: 0
##############################################################################################################
NET "fpga_0_DDR2_SDRAM_DDR2_DQ[1]" LOC = "AD2";     #bank 3
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[0]*strobe0/gen_data[1]*u_fifo_bit" LOC = SLICE_X2Y2;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[0]*strobe0_n/gen_data[1]*u_fifo_bit" LOC = SLICE_X2Y3;

##############################################################################################################
##  constraints for bit fpga_0_DDR2_SDRAM_DDR2_DQ, 0, location in tile: 0
##############################################################################################################
NET "fpga_0_DDR2_SDRAM_DDR2_DQ[0]" LOC = "AD1";     #bank 3
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[0]*strobe0/gen_data[0]*u_fifo_bit" LOC = SLICE_X0Y2;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[0]*strobe0_n/gen_data[0]*u_fifo_bit" LOC = SLICE_X0Y3;

##############################################################################################################
##  constraints for bit fpga_0_DDR2_SDRAM_DDR2_DQ, 3, location in tile: 0
##############################################################################################################
NET "fpga_0_DDR2_SDRAM_DDR2_DQ[3]" LOC = "AC3";     #bank 3
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[0]*strobe0/gen_data[3]*u_fifo_bit" LOC = SLICE_X2Y4;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[0]*strobe0_n/gen_data[3]*u_fifo_bit" LOC = SLICE_X2Y5;

##############################################################################################################
##  constraints for bit fpga_0_DDR2_SDRAM_DDR2_DQ, 2, location in tile: 0
##############################################################################################################
NET "fpga_0_DDR2_SDRAM_DDR2_DQ[2]" LOC = "AC2";     #bank 3
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[0]*strobe0/gen_data[2]*u_fifo_bit" LOC = SLICE_X0Y4;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[0]*strobe0_n/gen_data[2]*u_fifo_bit" LOC = SLICE_X0Y5;

##############################################################################################################
##  constraints for bit fpga_0_DDR2_SDRAM_DDR2_DQS_n, 0, location in tile: 0
##############################################################################################################
NET "fpga_0_DDR2_SDRAM_DDR2_DQS_n[0]" LOC = "W6";     #bank 3

##############################################################################################################
##  constraints for bit fpga_0_DDR2_SDRAM_DDR2_DQS, 0, location in tile: 0
##############################################################################################################
NET "fpga_0_DDR2_SDRAM_DDR2_DQS[0]" LOC = "W7";     #bank 3

##############################################################################################################
## LUT location constraints for dqs_delayed_col0
##############################################################################################################
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]*u_dqs_delay_col0/gen_delay.one" LOC = SLICE_X2Y7;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]*u_dqs_delay_col0/gen_delay.one" BEL = F;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]*u_dqs_delay_col0/gen_delay.two" LOC = SLICE_X2Y7;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]*u_dqs_delay_col0/gen_delay.two" BEL = G;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]*u_dqs_delay_col0/gen_delay.three" LOC = SLICE_X2Y6;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]*u_dqs_delay_col0/gen_delay.three" BEL = G;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]*u_dqs_delay_col0/gen_delay.four" LOC = SLICE_X2Y6;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]*u_dqs_delay_col0/gen_delay.four" BEL = F;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]*u_dqs_delay_col0/gen_delay.five" LOC = SLICE_X3Y7;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]*u_dqs_delay_col0/gen_delay.five" BEL = G;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]*u_dqs_delay_col0/gen_delay.six" LOC = SLICE_X3Y6;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]*u_dqs_delay_col0/gen_delay.six" BEL = G;

##############################################################################################################
## LUT location constraints for dqs_delayed_col1
##############################################################################################################
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]*u_dqs_delay_col1/gen_delay.one" LOC = SLICE_X0Y7;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]*u_dqs_delay_col1/gen_delay.one" BEL = F;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]*u_dqs_delay_col1/gen_delay.two" LOC = SLICE_X0Y7;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]*u_dqs_delay_col1/gen_delay.two" BEL = G;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]*u_dqs_delay_col1/gen_delay.three" LOC = SLICE_X0Y6;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]*u_dqs_delay_col1/gen_delay.three" BEL = G;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]*u_dqs_delay_col1/gen_delay.four" LOC = SLICE_X0Y6;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]*u_dqs_delay_col1/gen_delay.four" BEL = F;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]*u_dqs_delay_col1/gen_delay.five" LOC = SLICE_X1Y7;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]*u_dqs_delay_col1/gen_delay.five" BEL = G;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]*u_dqs_delay_col1/gen_delay.six" LOC = SLICE_X1Y6;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]*u_dqs_delay_col1/gen_delay.six" BEL = G;

##############################################################################################################
## Slice location constraints for Fifo write address and write enable
##############################################################################################################
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[0].u_fifo_0_wr_addr/gen_addr[0].u_addr_bit" LOC = SLICE_X1Y2;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[0].u_fifo_0_wr_addr/gen_addr[1].u_addr_bit" LOC = SLICE_X1Y2;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[0].u_fifo_0_wr_addr/gen_addr[2].u_addr_bit" LOC = SLICE_X1Y3;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[0].u_fifo_0_wr_addr/gen_addr[3].u_addr_bit" LOC = SLICE_X1Y3;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[0].u_fifo_1_wr_addr/gen_addr[0].u_addr_bit" LOC = SLICE_X3Y2;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[0].u_fifo_1_wr_addr/gen_addr[1].u_addr_bit" LOC = SLICE_X3Y2;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[0].u_fifo_1_wr_addr/gen_addr[2].u_addr_bit" LOC = SLICE_X3Y3;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[0].u_fifo_1_wr_addr/gen_addr[3].u_addr_bit" LOC = SLICE_X3Y3;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_0_wr_en/*" LOC = SLICE_X1Y5;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_1_wr_en/*" LOC = SLICE_X3Y5;

##############################################################################################################
##  constraints for bit fpga_0_DDR2_SDRAM_DDR2_DQ, 5, location in tile: 0
##############################################################################################################
NET "fpga_0_DDR2_SDRAM_DDR2_DQ[5]" LOC = "V8";     #bank 3
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[0]*strobe0/gen_data[5]*u_fifo_bit" LOC = SLICE_X2Y10;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[0]*strobe0_n/gen_data[5]*u_fifo_bit" LOC = SLICE_X2Y11;

##############################################################################################################
##  constraints for bit fpga_0_DDR2_SDRAM_DDR2_DQ, 4, location in tile: 0
##############################################################################################################
NET "fpga_0_DDR2_SDRAM_DDR2_DQ[4]" LOC = "U9";     #bank 3
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[0]*strobe0/gen_data[4]*u_fifo_bit" LOC = SLICE_X0Y10;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[0]*strobe0_n/gen_data[4]*u_fifo_bit" LOC = SLICE_X0Y11;

##############################################################################################################
##  constraints for bit fpga_0_DDR2_SDRAM_DDR2_DQ, 7, location in tile: 0
##############################################################################################################
NET "fpga_0_DDR2_SDRAM_DDR2_DQ[7]" LOC = "AC1";     #bank 3
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[0]*strobe0/gen_data[7]*u_fifo_bit" LOC = SLICE_X2Y12;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[0]*strobe0_n/gen_data[7]*u_fifo_bit" LOC = SLICE_X2Y13;

##############################################################################################################
##  constraints for bit fpga_0_DDR2_SDRAM_DDR2_DQ, 6, location in tile: 0
##############################################################################################################
NET "fpga_0_DDR2_SDRAM_DDR2_DQ[6]" LOC = "AB1";     #bank 3
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[0]*strobe0/gen_data[6]*u_fifo_bit" LOC = SLICE_X0Y12;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[0]*strobe0_n/gen_data[6]*u_fifo_bit" LOC = SLICE_X0Y13;

##############################################################################################################
##  constraints for bit fpga_0_DDR2_SDRAM_DDR2_DQ, 9, location in tile: 0
##############################################################################################################
NET "fpga_0_DDR2_SDRAM_DDR2_DQ[9]" LOC = "V6";     #bank 3
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[1]*strobe0/gen_data[1]*u_fifo_bit" LOC = SLICE_X2Y14;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[1]*strobe0_n/gen_data[1]*u_fifo_bit" LOC = SLICE_X2Y15;

##############################################################################################################
##  constraints for bit fpga_0_DDR2_SDRAM_DDR2_DQ, 8, location in tile: 0
##############################################################################################################
NET "fpga_0_DDR2_SDRAM_DDR2_DQ[8]" LOC = "V7";     #bank 3
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[1]*strobe0/gen_data[0]*u_fifo_bit" LOC = SLICE_X0Y14;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[1]*strobe0_n/gen_data[0]*u_fifo_bit" LOC = SLICE_X0Y15;

##############################################################################################################
##  constraints for bit fpga_0_DDR2_SDRAM_DDR2_DQ, 11, location in tile: 0
##############################################################################################################
NET "fpga_0_DDR2_SDRAM_DDR2_DQ[11]" LOC = "Y6";     #bank 3
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[1]*strobe0/gen_data[3]*u_fifo_bit" LOC = SLICE_X2Y18;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[1]*strobe0_n/gen_data[3]*u_fifo_bit" LOC = SLICE_X2Y19;

##############################################################################################################
##  constraints for bit fpga_0_DDR2_SDRAM_DDR2_DQ, 10, location in tile: 0
##############################################################################################################
NET "fpga_0_DDR2_SDRAM_DDR2_DQ[10]" LOC = "Y5";     #bank 3
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[1]*strobe0/gen_data[2]*u_fifo_bit" LOC = SLICE_X0Y18;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[1]*strobe0_n/gen_data[2]*u_fifo_bit" LOC = SLICE_X0Y19;

##############################################################################################################
##  constraints for bit fpga_0_DDR2_SDRAM_DDR2_DQS_n, 1, location in tile: 0
##############################################################################################################
NET "fpga_0_DDR2_SDRAM_DDR2_DQS_n[1]" LOC = "U8";     #bank 3

##############################################################################################################
##  constraints for bit fpga_0_DDR2_SDRAM_DDR2_DQS, 1, location in tile: 0
##############################################################################################################
NET "fpga_0_DDR2_SDRAM_DDR2_DQS[1]" LOC = "U7";     #bank 3

##############################################################################################################
## LUT location constraints for dqs_delayed_col0
##############################################################################################################
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]*u_dqs_delay_col0/gen_delay.one" LOC = SLICE_X2Y21;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]*u_dqs_delay_col0/gen_delay.one" BEL = F;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]*u_dqs_delay_col0/gen_delay.two" LOC = SLICE_X2Y21;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]*u_dqs_delay_col0/gen_delay.two" BEL = G;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]*u_dqs_delay_col0/gen_delay.three" LOC = SLICE_X2Y20;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]*u_dqs_delay_col0/gen_delay.three" BEL = G;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]*u_dqs_delay_col0/gen_delay.four" LOC = SLICE_X2Y20;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]*u_dqs_delay_col0/gen_delay.four" BEL = F;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]*u_dqs_delay_col0/gen_delay.five" LOC = SLICE_X3Y21;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]*u_dqs_delay_col0/gen_delay.five" BEL = G;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]*u_dqs_delay_col0/gen_delay.six" LOC = SLICE_X3Y20;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]*u_dqs_delay_col0/gen_delay.six" BEL = G;

##############################################################################################################
## LUT location constraints for dqs_delayed_col1
##############################################################################################################
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]*u_dqs_delay_col1/gen_delay.one" LOC = SLICE_X0Y21;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]*u_dqs_delay_col1/gen_delay.one" BEL = F;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]*u_dqs_delay_col1/gen_delay.two" LOC = SLICE_X0Y21;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]*u_dqs_delay_col1/gen_delay.two" BEL = G;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]*u_dqs_delay_col1/gen_delay.three" LOC = SLICE_X0Y20;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]*u_dqs_delay_col1/gen_delay.three" BEL = G;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]*u_dqs_delay_col1/gen_delay.four" LOC = SLICE_X0Y20;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]*u_dqs_delay_col1/gen_delay.four" BEL = F;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]*u_dqs_delay_col1/gen_delay.five" LOC = SLICE_X1Y21;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]*u_dqs_delay_col1/gen_delay.five" BEL = G;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]*u_dqs_delay_col1/gen_delay.six" LOC = SLICE_X1Y20;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]*u_dqs_delay_col1/gen_delay.six" BEL = G;

##############################################################################################################
## Slice location constraints for Fifo write address and write enable
##############################################################################################################
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[1].u_fifo_0_wr_addr/gen_addr[0].u_addr_bit" LOC = SLICE_X1Y16;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[1].u_fifo_0_wr_addr/gen_addr[1].u_addr_bit" LOC = SLICE_X1Y16;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[1].u_fifo_0_wr_addr/gen_addr[2].u_addr_bit" LOC = SLICE_X1Y17;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[1].u_fifo_0_wr_addr/gen_addr[3].u_addr_bit" LOC = SLICE_X1Y17;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[1].u_fifo_1_wr_addr/gen_addr[0].u_addr_bit" LOC = SLICE_X3Y16;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[1].u_fifo_1_wr_addr/gen_addr[1].u_addr_bit" LOC = SLICE_X3Y16;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[1].u_fifo_1_wr_addr/gen_addr[2].u_addr_bit" LOC = SLICE_X3Y17;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[1].u_fifo_1_wr_addr/gen_addr[3].u_addr_bit" LOC = SLICE_X3Y17;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[1].u_fifo_0_wr_en/*" LOC = SLICE_X1Y19;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[1].u_fifo_1_wr_en/*" LOC = SLICE_X3Y19;

##############################################################################################################
##  constraints for bit fpga_0_DDR2_SDRAM_DDR2_DQ, 13, location in tile: 0
##############################################################################################################
NET "fpga_0_DDR2_SDRAM_DDR2_DQ[13]" LOC = "AA3";     #bank 3
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[1]*strobe0/gen_data[5]*u_fifo_bit" LOC = SLICE_X2Y22;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[1]*strobe0_n/gen_data[5]*u_fifo_bit" LOC = SLICE_X2Y23;

##############################################################################################################
##  constraints for bit fpga_0_DDR2_SDRAM_DDR2_DQ, 12, location in tile: 0
##############################################################################################################
NET "fpga_0_DDR2_SDRAM_DDR2_DQ[12]" LOC = "AA2";     #bank 3
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[1]*strobe0/gen_data[4]*u_fifo_bit" LOC = SLICE_X0Y22;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[1]*strobe0_n/gen_data[4]*u_fifo_bit" LOC = SLICE_X0Y23;

##############################################################################################################
##  constraints for bit fpga_0_DDR2_SDRAM_DDR2_DQ, 15, location in tile: 0
##############################################################################################################
NET "fpga_0_DDR2_SDRAM_DDR2_DQ[15]" LOC = "Y2";     #bank 3
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[1]*strobe0/gen_data[7]*u_fifo_bit" LOC = SLICE_X2Y26;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[1]*strobe0_n/gen_data[7]*u_fifo_bit" LOC = SLICE_X2Y27;

##############################################################################################################
##  constraints for bit fpga_0_DDR2_SDRAM_DDR2_DQ, 14, location in tile: 0
##############################################################################################################
NET "fpga_0_DDR2_SDRAM_DDR2_DQ[14]" LOC = "Y1";     #bank 3
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[1]*strobe0/gen_data[6]*u_fifo_bit" LOC = SLICE_X0Y26;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[1]*strobe0_n/gen_data[6]*u_fifo_bit" LOC = SLICE_X0Y27;

##############################################################################################################
##  constraints for bit fpga_0_DDR2_SDRAM_DDR2_DQ, 16, location in tile: 0
##############################################################################################################
NET "fpga_0_DDR2_SDRAM_DDR2_DQ[16]" LOC = "T7";     #bank 3
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[2]*strobe0/gen_data[0]*u_fifo_bit" LOC = SLICE_X0Y30;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[2]*strobe0_n/gen_data[0]*u_fifo_bit" LOC = SLICE_X0Y31;

##############################################################################################################
##  constraints for bit fpga_0_DDR2_SDRAM_DDR2_DQ, 17, location in tile: 0
##############################################################################################################
NET "fpga_0_DDR2_SDRAM_DDR2_DQ[17]" LOC = "V5";     #bank 3
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[2]*strobe0/gen_data[1]*u_fifo_bit" LOC = SLICE_X2Y34;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[2]*strobe0_n/gen_data[1]*u_fifo_bit" LOC = SLICE_X2Y35;

##############################################################################################################
##  constraints for bit fpga_0_DDR2_SDRAM_DDR2_DQ, 18, location in tile: 0
##############################################################################################################
NET "fpga_0_DDR2_SDRAM_DDR2_DQ[18]" LOC = "U5";     #bank 3
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[2]*strobe0/gen_data[2]*u_fifo_bit" LOC = SLICE_X0Y34;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[2]*strobe0_n/gen_data[2]*u_fifo_bit" LOC = SLICE_X0Y35;

##############################################################################################################
##  constraints for bit fpga_0_DDR2_SDRAM_DDR2_DQ, 19, location in tile: 0
##############################################################################################################
NET "fpga_0_DDR2_SDRAM_DDR2_DQ[19]" LOC = "T9";     #bank 3
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[2]*strobe0/gen_data[3]*u_fifo_bit" LOC = SLICE_X2Y36;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[2]*strobe0_n/gen_data[3]*u_fifo_bit" LOC = SLICE_X2Y37;

##############################################################################################################
##  constraints for bit fpga_0_DDR2_SDRAM_DDR2_DQS_n, 2, location in tile: 0
##############################################################################################################
NET "fpga_0_DDR2_SDRAM_DDR2_DQS_n[2]" LOC = "V2";     #bank 3

##############################################################################################################
##  constraints for bit fpga_0_DDR2_SDRAM_DDR2_DQS, 2, location in tile: 0
##############################################################################################################
NET "fpga_0_DDR2_SDRAM_DDR2_DQS[2]" LOC = "V1";     #bank 3

##############################################################################################################
## LUT location constraints for dqs_delayed_col0
##############################################################################################################
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[2]*u_dqs_delay_col0/gen_delay.one" LOC = SLICE_X2Y39;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[2]*u_dqs_delay_col0/gen_delay.one" BEL = F;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[2]*u_dqs_delay_col0/gen_delay.two" LOC = SLICE_X2Y39;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[2]*u_dqs_delay_col0/gen_delay.two" BEL = G;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[2]*u_dqs_delay_col0/gen_delay.three" LOC = SLICE_X2Y38;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[2]*u_dqs_delay_col0/gen_delay.three" BEL = G;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[2]*u_dqs_delay_col0/gen_delay.four" LOC = SLICE_X2Y38;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[2]*u_dqs_delay_col0/gen_delay.four" BEL = F;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[2]*u_dqs_delay_col0/gen_delay.five" LOC = SLICE_X3Y39;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[2]*u_dqs_delay_col0/gen_delay.five" BEL = G;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[2]*u_dqs_delay_col0/gen_delay.six" LOC = SLICE_X3Y38;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[2]*u_dqs_delay_col0/gen_delay.six" BEL = G;

##############################################################################################################
## LUT location constraints for dqs_delayed_col1
##############################################################################################################
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[2]*u_dqs_delay_col1/gen_delay.one" LOC = SLICE_X0Y39;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[2]*u_dqs_delay_col1/gen_delay.one" BEL = F;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[2]*u_dqs_delay_col1/gen_delay.two" LOC = SLICE_X0Y39;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[2]*u_dqs_delay_col1/gen_delay.two" BEL = G;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[2]*u_dqs_delay_col1/gen_delay.three" LOC = SLICE_X0Y38;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[2]*u_dqs_delay_col1/gen_delay.three" BEL = G;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[2]*u_dqs_delay_col1/gen_delay.four" LOC = SLICE_X0Y38;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[2]*u_dqs_delay_col1/gen_delay.four" BEL = F;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[2]*u_dqs_delay_col1/gen_delay.five" LOC = SLICE_X1Y39;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[2]*u_dqs_delay_col1/gen_delay.five" BEL = G;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[2]*u_dqs_delay_col1/gen_delay.six" LOC = SLICE_X1Y38;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[2]*u_dqs_delay_col1/gen_delay.six" BEL = G;

##############################################################################################################
## Slice location constraints for Fifo write address and write enable
##############################################################################################################
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[2].u_fifo_0_wr_addr/gen_addr[0].u_addr_bit" LOC = SLICE_X1Y34;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[2].u_fifo_0_wr_addr/gen_addr[1].u_addr_bit" LOC = SLICE_X1Y34;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[2].u_fifo_0_wr_addr/gen_addr[2].u_addr_bit" LOC = SLICE_X1Y35;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[2].u_fifo_0_wr_addr/gen_addr[3].u_addr_bit" LOC = SLICE_X1Y35;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[2].u_fifo_1_wr_addr/gen_addr[0].u_addr_bit" LOC = SLICE_X3Y34;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[2].u_fifo_1_wr_addr/gen_addr[1].u_addr_bit" LOC = SLICE_X3Y34;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[2].u_fifo_1_wr_addr/gen_addr[2].u_addr_bit" LOC = SLICE_X3Y35;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[2].u_fifo_1_wr_addr/gen_addr[3].u_addr_bit" LOC = SLICE_X3Y35;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[2].u_fifo_0_wr_en/*" LOC = SLICE_X1Y37;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[2].u_fifo_1_wr_en/*" LOC = SLICE_X3Y37;

##############################################################################################################
##  constraints for bit fpga_0_DDR2_SDRAM_DDR2_DQ, 21, location in tile: 0
##############################################################################################################
NET "fpga_0_DDR2_SDRAM_DDR2_DQ[21]" LOC = "R7";     #bank 3
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[2]*strobe0/gen_data[5]*u_fifo_bit" LOC = SLICE_X2Y42;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[2]*strobe0_n/gen_data[5]*u_fifo_bit" LOC = SLICE_X2Y43;

##############################################################################################################
##  constraints for bit fpga_0_DDR2_SDRAM_DDR2_DQ, 20, location in tile: 0
##############################################################################################################
NET "fpga_0_DDR2_SDRAM_DDR2_DQ[20]" LOC = "R8";     #bank 3
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[2]*strobe0/gen_data[4]*u_fifo_bit" LOC = SLICE_X0Y42;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[2]*strobe0_n/gen_data[4]*u_fifo_bit" LOC = SLICE_X0Y43;

##############################################################################################################
##  constraints for bit fpga_0_DDR2_SDRAM_DDR2_DQ, 23, location in tile: 0
##############################################################################################################
NET "fpga_0_DDR2_SDRAM_DDR2_DQ[23]" LOC = "U2";     #bank 3
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[2]*strobe0/gen_data[7]*u_fifo_bit" LOC = SLICE_X2Y44;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[2]*strobe0_n/gen_data[7]*u_fifo_bit" LOC = SLICE_X2Y45;

##############################################################################################################
##  constraints for bit fpga_0_DDR2_SDRAM_DDR2_DQ, 22, location in tile: 0
##############################################################################################################
NET "fpga_0_DDR2_SDRAM_DDR2_DQ[22]" LOC = "U1";     #bank 3
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[2]*strobe0/gen_data[6]*u_fifo_bit" LOC = SLICE_X0Y44;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[2]*strobe0_n/gen_data[6]*u_fifo_bit" LOC = SLICE_X0Y45;

##############################################################################################################
##  constraints for bit fpga_0_DDR2_SDRAM_DDR2_DQ, 25, location in tile: 0
##############################################################################################################
NET "fpga_0_DDR2_SDRAM_DDR2_DQ[25]" LOC = "R9";     #bank 3
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[3]*strobe0/gen_data[1]*u_fifo_bit" LOC = SLICE_X2Y46;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[3]*strobe0_n/gen_data[1]*u_fifo_bit" LOC = SLICE_X2Y47;

##############################################################################################################
##  constraints for bit fpga_0_DDR2_SDRAM_DDR2_DQ, 24, location in tile: 0
##############################################################################################################
NET "fpga_0_DDR2_SDRAM_DDR2_DQ[24]" LOC = "T5";     #bank 3
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[3]*strobe0/gen_data[0]*u_fifo_bit" LOC = SLICE_X0Y50;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[3]*strobe0_n/gen_data[0]*u_fifo_bit" LOC = SLICE_X0Y51;

##############################################################################################################
##  constraints for bit fpga_0_DDR2_SDRAM_DDR2_DQ, 27, location in tile: 0
##############################################################################################################
NET "fpga_0_DDR2_SDRAM_DDR2_DQ[27]" LOC = "P9";     #bank 3
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[3]*strobe0/gen_data[3]*u_fifo_bit" LOC = SLICE_X2Y52;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[3]*strobe0_n/gen_data[3]*u_fifo_bit" LOC = SLICE_X2Y53;

##############################################################################################################
##  constraints for bit fpga_0_DDR2_SDRAM_DDR2_DQ, 26, location in tile: 0
##############################################################################################################
NET "fpga_0_DDR2_SDRAM_DDR2_DQ[26]" LOC = "P8";     #bank 3
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[3]*strobe0/gen_data[2]*u_fifo_bit" LOC = SLICE_X0Y52;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[3]*strobe0_n/gen_data[2]*u_fifo_bit" LOC = SLICE_X0Y53;

##############################################################################################################
##  constraints for bit fpga_0_DDR2_SDRAM_DDR2_DQS_n, 3, location in tile: 0
##############################################################################################################
NET "fpga_0_DDR2_SDRAM_DDR2_DQS_n[3]" LOC = "R6";     #bank 3

##############################################################################################################
##  constraints for bit fpga_0_DDR2_SDRAM_DDR2_DQS, 3, location in tile: 0
##############################################################################################################
NET "fpga_0_DDR2_SDRAM_DDR2_DQS[3]" LOC = "R5";     #bank 3

##############################################################################################################
## LUT location constraints for dqs_delayed_col0
##############################################################################################################
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[3]*u_dqs_delay_col0/gen_delay.one" LOC = SLICE_X2Y55;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[3]*u_dqs_delay_col0/gen_delay.one" BEL = F;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[3]*u_dqs_delay_col0/gen_delay.two" LOC = SLICE_X2Y55;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[3]*u_dqs_delay_col0/gen_delay.two" BEL = G;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[3]*u_dqs_delay_col0/gen_delay.three" LOC = SLICE_X2Y54;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[3]*u_dqs_delay_col0/gen_delay.three" BEL = G;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[3]*u_dqs_delay_col0/gen_delay.four" LOC = SLICE_X2Y54;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[3]*u_dqs_delay_col0/gen_delay.four" BEL = F;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[3]*u_dqs_delay_col0/gen_delay.five" LOC = SLICE_X3Y55;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[3]*u_dqs_delay_col0/gen_delay.five" BEL = G;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[3]*u_dqs_delay_col0/gen_delay.six" LOC = SLICE_X3Y54;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[3]*u_dqs_delay_col0/gen_delay.six" BEL = G;

##############################################################################################################
## LUT location constraints for dqs_delayed_col1
##############################################################################################################
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[3]*u_dqs_delay_col1/gen_delay.one" LOC = SLICE_X0Y55;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[3]*u_dqs_delay_col1/gen_delay.one" BEL = F;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[3]*u_dqs_delay_col1/gen_delay.two" LOC = SLICE_X0Y55;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[3]*u_dqs_delay_col1/gen_delay.two" BEL = G;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[3]*u_dqs_delay_col1/gen_delay.three" LOC = SLICE_X0Y54;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[3]*u_dqs_delay_col1/gen_delay.three" BEL = G;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[3]*u_dqs_delay_col1/gen_delay.four" LOC = SLICE_X0Y54;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[3]*u_dqs_delay_col1/gen_delay.four" BEL = F;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[3]*u_dqs_delay_col1/gen_delay.five" LOC = SLICE_X1Y55;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[3]*u_dqs_delay_col1/gen_delay.five" BEL = G;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[3]*u_dqs_delay_col1/gen_delay.six" LOC = SLICE_X1Y54;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[3]*u_dqs_delay_col1/gen_delay.six" BEL = G;

##############################################################################################################
## Slice location constraints for Fifo write address and write enable
##############################################################################################################
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[3].u_fifo_0_wr_addr/gen_addr[0].u_addr_bit" LOC = SLICE_X1Y50;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[3].u_fifo_0_wr_addr/gen_addr[1].u_addr_bit" LOC = SLICE_X1Y50;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[3].u_fifo_0_wr_addr/gen_addr[2].u_addr_bit" LOC = SLICE_X1Y51;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[3].u_fifo_0_wr_addr/gen_addr[3].u_addr_bit" LOC = SLICE_X1Y51;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[3].u_fifo_1_wr_addr/gen_addr[0].u_addr_bit" LOC = SLICE_X3Y50;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[3].u_fifo_1_wr_addr/gen_addr[1].u_addr_bit" LOC = SLICE_X3Y50;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[3].u_fifo_1_wr_addr/gen_addr[2].u_addr_bit" LOC = SLICE_X3Y51;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[3].u_fifo_1_wr_addr/gen_addr[3].u_addr_bit" LOC = SLICE_X3Y51;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[3].u_fifo_0_wr_en/*" LOC = SLICE_X1Y53;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[3].u_fifo_1_wr_en/*" LOC = SLICE_X3Y53;

##############################################################################################################
##  constraints for bit fpga_0_DDR2_SDRAM_DDR2_DQ, 29, location in tile: 0
##############################################################################################################
NET "fpga_0_DDR2_SDRAM_DDR2_DQ[29]" LOC = "P6";     #bank 3
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[3]*strobe0/gen_data[5]*u_fifo_bit" LOC = SLICE_X2Y58;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[3]*strobe0_n/gen_data[5]*u_fifo_bit" LOC = SLICE_X2Y59;

##############################################################################################################
##  constraints for bit fpga_0_DDR2_SDRAM_DDR2_DQ, 28, location in tile: 0
##############################################################################################################
NET "fpga_0_DDR2_SDRAM_DDR2_DQ[28]" LOC = "P7";     #bank 3
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[3]*strobe0/gen_data[4]*u_fifo_bit" LOC = SLICE_X0Y58;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[3]*strobe0_n/gen_data[4]*u_fifo_bit" LOC = SLICE_X0Y59;

##############################################################################################################
##  constraints for bit fpga_0_DDR2_SDRAM_DDR2_DQ, 31, location in tile: 0
##############################################################################################################
NET "fpga_0_DDR2_SDRAM_DDR2_DQ[31]" LOC = "T4";     #bank 3
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[3]*strobe0/gen_data[7]*u_fifo_bit" LOC = SLICE_X2Y60;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[3]*strobe0_n/gen_data[7]*u_fifo_bit" LOC = SLICE_X2Y61;

##############################################################################################################
##  constraints for bit fpga_0_DDR2_SDRAM_DDR2_DQ, 30, location in tile: 0
##############################################################################################################
NET "fpga_0_DDR2_SDRAM_DDR2_DQ[30]" LOC = "T3";     #bank 3
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[3]*strobe0/gen_data[6]*u_fifo_bit" LOC = SLICE_X0Y60;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[3]*strobe0_n/gen_data[6]*u_fifo_bit" LOC = SLICE_X0Y61;

##############################################################################################################
##  constraints for bit fpga_0_DDR2_SDRAM_DDR2_DQS_Div_I_pin, 1, location in tile: 1
##############################################################################################################
NET "fpga_0_DDR2_SDRAM_DDR2_DQS_Div_I_pin" LOC = "W4";     #bank 3

##############################################################################################################
## Slice location constraints for delayed rst_dqs_div signal
##############################################################################################################
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.one" LOC = SLICE_X0Y29;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.one" BEL = F;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.two" LOC = SLICE_X0Y28;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.two" BEL = G;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.three" LOC = SLICE_X0Y29;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.three" BEL = G;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.four" LOC = SLICE_X1Y28;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.four" BEL = F;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.five" LOC = SLICE_X1Y28;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.five" BEL = G;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.six" LOC = SLICE_X1Y29;
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.six" BEL = G;

##############################################################################################################
##  constraints for bit fpga_0_DDR2_SDRAM_DDR2_DQS_Div_O_pin, 1, location in tile: 0
##############################################################################################################
NET "fpga_0_DDR2_SDRAM_DDR2_DQS_Div_O_pin" LOC = "W3";     #bank 3

##############################################################################################################
## Location constraint for rst_dqs_div_r flop in the controller. This is to be placed close the PAD
## that drives the rst_dqs_div _out signal to meet the timing.
##############################################################################################################
INST "*/DDR2_SDRAM/mpmc_core_0/gen_??_ddr2_phy.mpmc_phy_if_0/dqs_div/dqs_rst_ff" LOC = SLICE_X4Y28;
##############################################################################################################
