Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Jul 19 22:39:08 2019
| Host         : BF-20160906TGWX running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -file ./report/sobel_filter_timing_routed.rpt
| Design       : sobel_filter
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 78 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 64 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.691        0.000                      0                  627        0.151        0.000                      0                  627        4.500        0.000                       0                   260  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.691        0.000                      0                  627        0.151        0.000                      0                  627        4.500        0.000                       0                   260  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.691ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.691ns  (required time - arrival time)
  Source:                 inter_pix_V_V_0_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_5_i_reg_297_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.287ns  (logic 6.219ns (66.963%)  route 3.068ns (33.037%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=259, unset)          0.973     0.973    ap_clk
    SLICE_X31Y40         FDRE                                         r  inter_pix_V_V_0_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  inter_pix_V_V_0_sel_rd_reg/Q
                         net (fo=53, routed)          0.690     2.119    sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/inter_pix_V_V_0_sel
    SLICE_X30Y40         LUT3 (Prop_lut3_I2_O)        0.124     2.243 r  sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/p_i_8/O
                         net (fo=1, routed)           0.541     2.784    sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/new_pix_2_fu_137_p1[0]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[0]_P[9])
                                                      3.841     6.625 r  sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/p/P[9]
                         net (fo=2, routed)           0.748     7.374    sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/p[9]
    SLICE_X35Y42         LUT6 (Prop_lut6_I3_O)        0.124     7.498 r  sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/tmp_5_i_reg_297[7]_i_12/O
                         net (fo=2, routed)           0.500     7.998    sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/tmp_5_i_reg_297[7]_i_12_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.518 r  sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/tmp_5_i_reg_297_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.518    sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/tmp_5_i_reg_297_reg[7]_i_4_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.737 r  sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/tmp_5_i_reg_297_reg[7]_i_3/O[0]
                         net (fo=1, routed)           0.589     9.325    sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/tmp_5_i_reg_297_reg[7]_i_3_n_7
    SLICE_X33Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.935    10.260 r  sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/tmp_5_i_reg_297_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.000    10.260    p_0_in[7]
    SLICE_X33Y43         FDRE                                         r  tmp_5_i_reg_297_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=259, unset)          0.924    10.924    ap_clk
    SLICE_X33Y43         FDRE                                         r  tmp_5_i_reg_297_reg[7]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X33Y43         FDRE (Setup_fdre_C_D)        0.062    10.951    tmp_5_i_reg_297_reg[7]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                         -10.260    
  -------------------------------------------------------------------
                         slack                                  0.691    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_CS_fsm_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.660%)  route 0.068ns (29.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=259, unset)          0.410     0.410    ap_clk
    SLICE_X30Y34         FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  ap_CS_fsm_reg[1]/Q
                         net (fo=7, routed)           0.068     0.642    ap_CS_fsm_state2
    SLICE_X30Y34         FDRE                                         r  ap_CS_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=259, unset)          0.432     0.432    ap_clk
    SLICE_X30Y34         FDRE                                         r  ap_CS_fsm_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y34         FDRE (Hold_fdre_C_D)         0.060     0.492    ap_CS_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.492    
                         arrival time                           0.642    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y11   PIXNUM_fu_118_p2/CLK
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X31Y29  PIXNUM_reg_283_reg[0]__0/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X31Y29  PIXNUM_reg_283_reg[0]__0/C



