{
    "status": "failed",
    "estimate": {
        "resources": {
            "LUT": 688.0,
            "DSP": 0.0,
            "BRAM_18K": 1.0,
            "URAM": 1.0
        },
        "performance": {
            "critical_path_cycles": 4194304,
            "max_cycles": 4194304,
            "max_cycles_node_name": "MVAU_hls_0",
            "estimated_throughput_fps": 23.84185791015625,
            "estimated_latency_ns": 41943040
        }
    },
    "hls_estimate": {
        "resources": {
            "LUT": 1304.0,
            "FF": 469.0,
            "DSP": 0.0,
            "DSP48E": 0.0,
            "BRAM_18K": 1.0,
            "URAM": 0.0
        }
    },
    "rtlsim": {
        "performance": {
            "N": 1,
            "latency_cycles": 0,
            "cycles": 104190216,
            "fclk[mhz]": 100.0,
            "throughput[images-s]": 0.9597830183978119,
            "stable_throughput[images-s]": 0.9597830183978119
        }
    }
}
