INFO: Preparing alessiocaviglia:thesis:vcve2_pkg:0.1
INFO: Preparing lowrisc:dv:crypto_prince_ref:0.1
INFO: Preparing lowrisc:dv:dv_fcov_macros:0
INFO: Preparing lowrisc:dv:secded_enc:0
INFO: Preparing lowrisc:prim:primgen:0.1
INFO: Preparing lowrisc:prim:ram_1p_pkg:0
INFO: Preparing lowrisc:prim:secded:0.1
INFO: Preparing lowrisc:prim:util:0.1
INFO: Preparing lowrisc:prim:util_get_scramble_params:0
INFO: Preparing lowrisc:tool:check_tool_requirements:0.1
INFO: Preparing lowrisc:dv:scramble_model:0
INFO: Preparing lowrisc:dv_verilator:memutil_dpi:0
INFO: Preparing lowrisc:lint:common:0.1
INFO: Preparing lowrisc:prim:prim_pkg:0.1
INFO: Preparing lowrisc:dv_verilator:memutil_dpi_scrambled:0
INFO: Preparing lowrisc:prim:assert:0.1
INFO: Preparing lowrisc:prim:buf:0
INFO: Preparing lowrisc:prim:cipher_pkg:0.1
INFO: Preparing lowrisc:prim:clock_mux2:0
INFO: Preparing lowrisc:prim:flop:0
INFO: Preparing lowrisc:prim:ram_1p:0
INFO: Preparing alessiocaviglia:thesis:vcve2_core:0.1
INFO: Preparing lowrisc:prim:cipher:0
INFO: Preparing lowrisc:prim:lfsr:0.1
INFO: Preparing lowrisc:prim:ram_1p_adv:0.1
INFO: Preparing lowrisc:prim:ram_1p_scr:0.1
INFO: Preparing alessiocaviglia:thesis:vcve2_top:0.1
INFO: Generating lowrisc:prim:prim_pkg-impl:0.1
Creating prim_pkg.sv
Core file written to prim_pkg.core.
INFO: Generating lowrisc:prim:buf-impl:0
Implementations for primitive buf: generic, xilinx
Inspecting generic module /home/thesis/alessio.caviglia/repo/thesis/hw/cve2/vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_buf.sv
No module named 'anytree'
Verible parser failed, using regex fallback instead.
Creating SystemVerilog module for abstract primitive
Abstract primitive written to /home/thesis/alessio.caviglia/repo/thesis/hw/cve2/build/alessiocaviglia_thesis_vcve2_top_0.1/lint-verilator/generated/lowrisc_prim_buf-impl_0/prim_buf.sv
Creating core file for primitive buf.
Core file written to /home/thesis/alessio.caviglia/repo/thesis/hw/cve2/build/alessiocaviglia_thesis_vcve2_top_0.1/lint-verilator/generated/lowrisc_prim_buf-impl_0/prim_buf.core
INFO: Generating lowrisc:prim:clock_mux2-impl:0
Implementations for primitive clock_mux2: xilinx, generic
Inspecting generic module /home/thesis/alessio.caviglia/repo/thesis/hw/cve2/vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_clock_mux2.sv
No module named 'anytree'
Verible parser failed, using regex fallback instead.
Creating SystemVerilog module for abstract primitive
Abstract primitive written to /home/thesis/alessio.caviglia/repo/thesis/hw/cve2/build/alessiocaviglia_thesis_vcve2_top_0.1/lint-verilator/generated/lowrisc_prim_clock_mux2-impl_0/prim_clock_mux2.sv
Creating core file for primitive clock_mux2.
Core file written to /home/thesis/alessio.caviglia/repo/thesis/hw/cve2/build/alessiocaviglia_thesis_vcve2_top_0.1/lint-verilator/generated/lowrisc_prim_clock_mux2-impl_0/prim_clock_mux2.core
INFO: Generating lowrisc:prim:flop-impl:0
Implementations for primitive flop: xilinx, generic
Inspecting generic module /home/thesis/alessio.caviglia/repo/thesis/hw/cve2/vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_flop.sv
No module named 'anytree'
Verible parser failed, using regex fallback instead.
Creating SystemVerilog module for abstract primitive
Abstract primitive written to /home/thesis/alessio.caviglia/repo/thesis/hw/cve2/build/alessiocaviglia_thesis_vcve2_top_0.1/lint-verilator/generated/lowrisc_prim_flop-impl_0/prim_flop.sv
Creating core file for primitive flop.
Core file written to /home/thesis/alessio.caviglia/repo/thesis/hw/cve2/build/alessiocaviglia_thesis_vcve2_top_0.1/lint-verilator/generated/lowrisc_prim_flop-impl_0/prim_flop.core
INFO: Generating lowrisc:prim:ram_1p-impl:0
Implementations for primitive ram_1p: generic
Inspecting generic module /home/thesis/alessio.caviglia/repo/thesis/hw/cve2/vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_ram_1p.sv
No module named 'anytree'
Verible parser failed, using regex fallback instead.
Creating SystemVerilog module for abstract primitive
Abstract primitive written to /home/thesis/alessio.caviglia/repo/thesis/hw/cve2/build/alessiocaviglia_thesis_vcve2_top_0.1/lint-verilator/generated/lowrisc_prim_ram_1p-impl_0/prim_ram_1p.sv
Creating core file for primitive ram_1p.
Core file written to /home/thesis/alessio.caviglia/repo/thesis/hw/cve2/build/alessiocaviglia_thesis_vcve2_top_0.1/lint-verilator/generated/lowrisc_prim_ram_1p-impl_0/prim_ram_1p.core
INFO: Wrote dependency graph to /home/thesis/alessio.caviglia/repo/thesis/hw/cve2/build/alessiocaviglia_thesis_vcve2_top_0.1/lint-verilator/alessiocaviglia_thesis_vcve2_top_0.1.deps-after-generators.dot
INFO: Wrote Makefile fragment to /home/thesis/alessio.caviglia/repo/thesis/hw/cve2/build/alessiocaviglia_thesis_vcve2_top_0.1/lint-verilator/core-deps.mk
INFO: Setting up project
INFO: Running pre_build script check_tool_requirements
util/check_tool_requirements.py:159: DeprecationWarning: distutils Version classes are deprecated. Use packaging.version instead.
  min_sv = StrictVersion(min_semver)
util/check_tool_requirements.py:177: DeprecationWarning: distutils Version classes are deprecated. Use packaging.version instead.
  actual_sv = StrictVersion(actual_semver)
INFO: Tool verilator present: Sufficiently recent version (found 4.210; needed 4.028)
util/check_tool_requirements.py:177: DeprecationWarning: distutils Version classes are deprecated. Use packaging.version instead.
  actual_sv = StrictVersion(actual_semver)
INFO: Tool edalize present: Sufficiently recent version (found 0.5.1; needed 0.2.0)
INFO: Building simulation model
INFO: make[2]: Entering directory '/home/thesis/alessio.caviglia/repo/thesis/hw/cve2/build/alessiocaviglia_thesis_vcve2_top_0.1/lint-verilator'
verilator -f alessiocaviglia_thesis_vcve2_top_0.1.vc -Wall --unroll-count 72
make[2]: Leaving directory '/home/thesis/alessio.caviglia/repo/thesis/hw/cve2/build/alessiocaviglia_thesis_vcve2_top_0.1/lint-verilator'

ERROR: %Warning-DECLFILENAME: ../../../bhv/vcve2_sim_clock_gate.sv:15:8: Filename 'vcve2_sim_clock_gate' does not match MODULE name: 'vcve2_clock_gate'
   15 | module vcve2_clock_gate (
      |        ^~~~~~~~~~~~~~~~
                       ... For warning description see https://verilator.org/warn/DECLFILENAME?v=4.210
                       ... Use "/* verilator lint_off DECLFILENAME */" and lint_on around source to disable this message.
%Warning-VARHIDDEN: ../../../rtl/vcve2_core.sv:1557:15: Declaration of signal hides declaration in upper scope: 'i'
 1557 |   for (genvar i = 0; i < RVFI_STAGES; i = i + 1) begin : g_rvfi_stages
      |               ^
                    ../../../rtl/vcve2_core.sv:645:12: ... Location of original declaration
  645 |     genvar i;
      |            ^
%Error: ../../../rtl/vcve2_dmem_switch.sv:110:43: Can't find definition of variable: 'vector_mem_op_i'
                                                : ... Suggested alternative: 'vector_op_i'
  110 |     assign a_is_master = vector_op_i && (!vector_mem_op_i && !b_busy);
      |                                           ^~~~~~~~~~~~~~~
%Error: ../../../rtl/vcve2_agu.sv:54:31: Can't find definition of variable: 'VREG_START_ADDR'
                                       : ... Suggested alternative: 'VRF_START_ADDR'
   54 |         addr_rs1_d = load_i ? VREG_START_ADDR[rs1_i][31:2] : (get_rs1_i && incr_i) ? addr_rs1_q + 1 : addr_rs1_q;
      |                               ^~~~~~~~~~~~~~~
%Error: Exiting due to 2 error(s), 2 warning(s)
make[2]: *** [Makefile:16: Vvcve2_top.mk] Error 1

ERROR: Failed to build alessiocaviglia:thesis:vcve2_top:0.1 : '['make', 'Vvcve2_top.mk']' exited with an error: 2

