Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Fri Jan 23 17:24:52 2026
| Host         : design-lab running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_timing_summary_routed.rpt -pb fpga_timing_summary_routed.pb -rpx fpga_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga
| Device       : 7vx690t-ffg1761
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks             1           
TIMING-7   Critical Warning  No common node between related clocks                      1           
LUTAR-1    Warning           LUT drives async reset alert                               9           
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  4           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal                 2           
SYNTH-16   Warning           Address collision                                          1           
TIMING-16  Warning           Large setup violation                                      623         
TIMING-18  Warning           Missing input or output delay                              4           
XDCH-2     Warning           Same min and max delay values on IO port                   42          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -38.227    -4521.496                   1177                33093        0.052        0.000                      0                32969        0.661        0.000                       0                 14614  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                              ------------         ----------      --------------
clk_200mhz                                                                                                                         {0.000 2.500}        5.000           200.000         
  clk_125mhz_mmcm_out                                                                                                              {0.000 4.000}        8.000           125.000         
  mmcm_clkfb                                                                                                                       {0.000 2.500}        5.000           200.000         
sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {0.000 1.551}        3.103           322.269         
sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {0.000 1.551}        3.103           322.269         
sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              {0.000 1.551}        3.103           322.269         
sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK                              {0.000 1.551}        3.103           322.269         
sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              {0.000 1.551}        3.103           322.269         
sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK                              {0.000 1.551}        3.103           322.269         
sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              {0.000 1.551}        3.103           322.269         
sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK                              {0.000 1.551}        3.103           322.269         
sfp_mgt_refclk_p                                                                                                                   {0.000 3.200}        6.400           156.250         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_200mhz                                                                                                                                                                                                                                                                           1.100        0.000                       0                     1  
  clk_125mhz_mmcm_out                                                                                                                    0.105        0.000                      0                  473        0.108        0.000                      0                  473        2.286        0.000                       0                   231  
  mmcm_clkfb                                                                                                                                                                                                                                                                         4.063        0.000                       0                     2  
sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK       -0.040       -0.070                      2                 3683        0.065        0.000                      0                 3683        0.661        0.000                       0                  1418  
sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK        1.127        0.000                      0                 1331        0.084        0.000                      0                 1331        0.661        0.000                       0                   775  
sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                                    0.212        0.000                      0                 1487        0.106        0.000                      0                 1487        0.661        0.000                       0                   772  
sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                                    0.250        0.000                      0                 1487        0.085        0.000                      0                 1487        0.661        0.000                       0                   772  
sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                                    0.305        0.000                      0                 1487        0.106        0.000                      0                 1487        0.661        0.000                       0                   772  
sfp_mgt_refclk_p                                                                                                                       -38.227    -3443.875                    979                22995        0.052        0.000                      0                22934        2.526        0.000                       0                  9871  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                                                         To Clock                                                                                                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                         --------                                                                                                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sfp_mgt_refclk_p                                                                                                                   clk_125mhz_mmcm_out                                                                                                                     -8.992     -716.532                    112                  112        1.392        0.000                      0                  112  
sfp_mgt_refclk_p                                                                                                                   sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK        2.437        0.000                      0                   12                                                                        
sfp_mgt_refclk_p                                                                                                                   sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK        5.679        0.000                      0                   20                                                                        
sfp_mgt_refclk_p                                                                                                                   sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                                    2.348        0.000                      0                    2                                                                        
sfp_mgt_refclk_p                                                                                                                   sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                                    2.330        0.000                      0                    2                                                                        
sfp_mgt_refclk_p                                                                                                                   sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                                    2.369        0.000                      0                    2                                                                        
sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  sfp_mgt_refclk_p                                                                                                                         2.456        0.000                      0                    5                                                                        
sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  sfp_mgt_refclk_p                                                                                                                         2.444        0.000                      0                   20                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                                                         From Clock                                                                                                                         To Clock                                                                                                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                         ----------                                                                                                                         --------                                                                                                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                                                  sfp_mgt_refclk_p                                                                                                                   clk_125mhz_mmcm_out                                                                                                                     -5.707     -358.882                     83                   83        1.463        0.000                      0                   83  
**async_default**                                                                                                                  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK        2.032        0.000                      0                    1        0.414        0.000                      0                    1  
**async_default**                                                                                                                  sfp_mgt_refclk_p                                                                                                                   sfp_mgt_refclk_p                                                                                                                        -2.137       -2.137                      1                    1        4.796        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                                                         From Clock                                                                                                                         To Clock                                                                                                                         
----------                                                                                                                         ----------                                                                                                                         --------                                                                                                                         
(none)                                                                                                                             clk_125mhz_mmcm_out                                                                                                                                                                                                                                                   
(none)                                                                                                                             sfp_mgt_refclk_p                                                                                                                                                                                                                                                      
(none)                                                                                                                             clk_125mhz_mmcm_out                                                                                                                clk_125mhz_mmcm_out                                                                                                                
(none)                                                                                                                                                                                                                                                                sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  
(none)                                                                                                                             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  
(none)                                                                                                                             sfp_mgt_refclk_p                                                                                                                   sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  
(none)                                                                                                                                                                                                                                                                sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  
(none)                                                                                                                             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  
(none)                                                                                                                             sfp_mgt_refclk_p                                                                                                                   sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  
(none)                                                                                                                                                                                                                                                                sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              
(none)                                                                                                                             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              
(none)                                                                                                                             sfp_mgt_refclk_p                                                                                                                   sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              
(none)                                                                                                                                                                                                                                                                sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              
(none)                                                                                                                             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              
(none)                                                                                                                             sfp_mgt_refclk_p                                                                                                                   sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              
(none)                                                                                                                                                                                                                                                                sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              
(none)                                                                                                                             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              
(none)                                                                                                                             sfp_mgt_refclk_p                                                                                                                   sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              
(none)                                                                                                                                                                                                                                                                sfp_mgt_refclk_p                                                                                                                   
(none)                                                                                                                             clk_125mhz_mmcm_out                                                                                                                sfp_mgt_refclk_p                                                                                                                   
(none)                                                                                                                             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  sfp_mgt_refclk_p                                                                                                                   
(none)                                                                                                                             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  sfp_mgt_refclk_p                                                                                                                   
(none)                                                                                                                             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              sfp_mgt_refclk_p                                                                                                                   
(none)                                                                                                                             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              sfp_mgt_refclk_p                                                                                                                   
(none)                                                                                                                             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              sfp_mgt_refclk_p                                                                                                                   
(none)                                                                                                                             sfp_mgt_refclk_p                                                                                                                   sfp_mgt_refclk_p                                                                                                                   


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock        
----------        ----------        --------        
(none)                                                
(none)            mmcm_clkfb                          
(none)            sfp_mgt_refclk_p                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_200mhz
  To Clock:  clk_200mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_200mhz
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_200mhz_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            0.937         5.000       4.063      MMCME2_ADV_X1Y8  clk_mmcm_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y8  clk_mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y8  clk_mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y8  clk_mmcm_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y8  clk_mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y8  clk_mmcm_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mmcm_out
  To Clock:  clk_125mhz_mmcm_out

Setup :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 blink_cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blink_5hz_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        7.741ns  (logic 0.302ns (3.902%)  route 7.439ns (96.098%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.755ns = ( 12.755 - 8.000 ) 
    Source Clock Delay      (SCD):    5.270ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.260     5.270    clk_125mhz_int
    SLICE_X115Y324       FDCE                                         r  blink_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y324       FDCE (Prop_fdce_C_Q)         0.216     5.486 r  blink_cnt_reg[23]/Q
                         net (fo=2, routed)           3.440     8.926    blink_cnt[23]
    SLICE_X172Y490       LUT6 (Prop_lut6_I0_O)        0.043     8.969 r  blink_cnt[23]_i_3/O
                         net (fo=25, routed)          0.451     9.420    blink_cnt[23]_i_3_n_0
    SLICE_X172Y482       LUT2 (Prop_lut2_I0_O)        0.043     9.463 r  blink_5hz_i_1/O
                         net (fo=1, routed)           3.548    13.011    blink_5hz_i_1_n_0
    SLICE_X102Y301       FDCE                                         r  blink_5hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.085    12.755    clk_125mhz_int
    SLICE_X102Y301       FDCE                                         r  blink_5hz_reg/C
                         clock pessimism              0.426    13.181    
                         clock uncertainty           -0.064    13.117    
    SLICE_X102Y301       FDCE (Setup_fdce_C_D)       -0.001    13.116    blink_5hz_reg
  -------------------------------------------------------------------
                         required time                         13.116    
                         arrival time                         -13.011    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.466ns  (required time - arrival time)
  Source:                 blink_cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blink_cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        7.364ns  (logic 0.496ns (6.735%)  route 6.868ns (93.265%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.736ns = ( 12.736 - 8.000 ) 
    Source Clock Delay      (SCD):    5.270ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.260     5.270    clk_125mhz_int
    SLICE_X115Y324       FDCE                                         r  blink_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y324       FDCE (Prop_fdce_C_Q)         0.216     5.486 r  blink_cnt_reg[23]/Q
                         net (fo=2, routed)           3.359     8.845    blink_cnt[23]
    SLICE_X173Y491       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.156     9.001 r  blink_cnt_reg[23]_i_2/O[2]
                         net (fo=1, routed)           0.259     9.261    blink_cnt0[23]
    SLICE_X172Y491       LUT2 (Prop_lut2_I0_O)        0.124     9.385 r  blink_cnt[23]_i_1/O
                         net (fo=1, routed)           3.249    12.634    p_0_in__0[23]
    SLICE_X115Y324       FDCE                                         r  blink_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.066    12.736    clk_125mhz_int
    SLICE_X115Y324       FDCE                                         r  blink_cnt_reg[23]/C
                         clock pessimism              0.534    13.270    
                         clock uncertainty           -0.064    13.206    
    SLICE_X115Y324       FDCE (Setup_fdce_C_D)       -0.106    13.100    blink_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         13.100    
                         arrival time                         -12.634    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             1.445ns  (required time - arrival time)
  Source:                 blink_cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blink_cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        6.559ns  (logic 0.302ns (4.604%)  route 6.257ns (95.396%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 12.911 - 8.000 ) 
    Source Clock Delay      (SCD):    5.270ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.260     5.270    clk_125mhz_int
    SLICE_X115Y324       FDCE                                         r  blink_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y324       FDCE (Prop_fdce_C_Q)         0.216     5.486 f  blink_cnt_reg[23]/Q
                         net (fo=2, routed)           3.440     8.926    blink_cnt[23]
    SLICE_X172Y490       LUT6 (Prop_lut6_I0_O)        0.043     8.969 f  blink_cnt[23]_i_3/O
                         net (fo=25, routed)          0.324     9.293    blink_cnt[23]_i_3_n_0
    SLICE_X172Y491       LUT2 (Prop_lut2_I1_O)        0.043     9.336 r  blink_cnt[22]_i_1/O
                         net (fo=1, routed)           2.494    11.829    p_0_in__0[22]
    SLICE_X116Y413       FDCE                                         r  blink_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.241    12.911    clk_125mhz_int
    SLICE_X116Y413       FDCE                                         r  blink_cnt_reg[22]/C
                         clock pessimism              0.426    13.337    
                         clock uncertainty           -0.064    13.273    
    SLICE_X116Y413       FDCE (Setup_fdce_C_D)        0.001    13.274    blink_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         13.274    
                         arrival time                         -11.829    
  -------------------------------------------------------------------
                         slack                                  1.445    

Slack (MET) :             1.460ns  (required time - arrival time)
  Source:                 blink_cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blink_cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        6.474ns  (logic 0.304ns (4.695%)  route 6.170ns (95.305%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 12.903 - 8.000 ) 
    Source Clock Delay      (SCD):    5.270ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.260     5.270    clk_125mhz_int
    SLICE_X115Y324       FDCE                                         r  blink_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y324       FDCE (Prop_fdce_C_Q)         0.216     5.486 f  blink_cnt_reg[23]/Q
                         net (fo=2, routed)           3.440     8.926    blink_cnt[23]
    SLICE_X172Y490       LUT6 (Prop_lut6_I0_O)        0.043     8.969 f  blink_cnt[23]_i_3/O
                         net (fo=25, routed)          0.245     9.214    blink_cnt[23]_i_3_n_0
    SLICE_X172Y489       LUT2 (Prop_lut2_I1_O)        0.045     9.259 r  blink_cnt[16]_i_1/O
                         net (fo=1, routed)           2.486    11.745    p_0_in__0[16]
    SLICE_X120Y424       FDCE                                         r  blink_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.233    12.903    clk_125mhz_int
    SLICE_X120Y424       FDCE                                         r  blink_cnt_reg[16]/C
                         clock pessimism              0.426    13.329    
                         clock uncertainty           -0.064    13.265    
    SLICE_X120Y424       FDCE (Setup_fdce_C_D)       -0.061    13.204    blink_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         13.204    
                         arrival time                         -11.745    
  -------------------------------------------------------------------
                         slack                                  1.460    

Slack (MET) :             1.464ns  (required time - arrival time)
  Source:                 blink_cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blink_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        6.531ns  (logic 0.302ns (4.624%)  route 6.229ns (95.376%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 12.903 - 8.000 ) 
    Source Clock Delay      (SCD):    5.270ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.260     5.270    clk_125mhz_int
    SLICE_X115Y324       FDCE                                         r  blink_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y324       FDCE (Prop_fdce_C_Q)         0.216     5.486 f  blink_cnt_reg[23]/Q
                         net (fo=2, routed)           3.440     8.926    blink_cnt[23]
    SLICE_X172Y490       LUT6 (Prop_lut6_I0_O)        0.043     8.969 f  blink_cnt[23]_i_3/O
                         net (fo=25, routed)          0.335     9.304    blink_cnt[23]_i_3_n_0
    SLICE_X172Y488       LUT2 (Prop_lut2_I1_O)        0.043     9.347 r  blink_cnt[11]_i_1/O
                         net (fo=1, routed)           2.454    11.801    p_0_in__0[11]
    SLICE_X120Y424       FDCE                                         r  blink_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.233    12.903    clk_125mhz_int
    SLICE_X120Y424       FDCE                                         r  blink_cnt_reg[11]/C
                         clock pessimism              0.426    13.329    
                         clock uncertainty           -0.064    13.265    
    SLICE_X120Y424       FDCE (Setup_fdce_C_D)        0.000    13.265    blink_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         13.265    
                         arrival time                         -11.801    
  -------------------------------------------------------------------
                         slack                                  1.464    

Slack (MET) :             1.464ns  (required time - arrival time)
  Source:                 blink_cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blink_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        6.465ns  (logic 0.310ns (4.795%)  route 6.155ns (95.205%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 12.903 - 8.000 ) 
    Source Clock Delay      (SCD):    5.270ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.260     5.270    clk_125mhz_int
    SLICE_X115Y324       FDCE                                         r  blink_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y324       FDCE (Prop_fdce_C_Q)         0.216     5.486 f  blink_cnt_reg[23]/Q
                         net (fo=2, routed)           3.440     8.926    blink_cnt[23]
    SLICE_X172Y490       LUT6 (Prop_lut6_I0_O)        0.043     8.969 f  blink_cnt[23]_i_3/O
                         net (fo=25, routed)          0.333     9.302    blink_cnt[23]_i_3_n_0
    SLICE_X172Y489       LUT2 (Prop_lut2_I1_O)        0.051     9.353 r  blink_cnt[17]_i_1/O
                         net (fo=1, routed)           2.382    11.735    p_0_in__0[17]
    SLICE_X120Y424       FDCE                                         r  blink_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.233    12.903    clk_125mhz_int
    SLICE_X120Y424       FDCE                                         r  blink_cnt_reg[17]/C
                         clock pessimism              0.426    13.329    
                         clock uncertainty           -0.064    13.265    
    SLICE_X120Y424       FDCE (Setup_fdce_C_D)       -0.066    13.199    blink_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         13.199    
                         arrival time                         -11.735    
  -------------------------------------------------------------------
                         slack                                  1.464    

Slack (MET) :             1.519ns  (required time - arrival time)
  Source:                 blink_cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blink_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        6.499ns  (logic 0.302ns (4.647%)  route 6.197ns (95.353%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 12.903 - 8.000 ) 
    Source Clock Delay      (SCD):    5.270ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.260     5.270    clk_125mhz_int
    SLICE_X115Y324       FDCE                                         r  blink_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y324       FDCE (Prop_fdce_C_Q)         0.216     5.486 f  blink_cnt_reg[23]/Q
                         net (fo=2, routed)           3.440     8.926    blink_cnt[23]
    SLICE_X172Y490       LUT6 (Prop_lut6_I0_O)        0.043     8.969 f  blink_cnt[23]_i_3/O
                         net (fo=25, routed)          0.332     9.301    blink_cnt[23]_i_3_n_0
    SLICE_X172Y489       LUT2 (Prop_lut2_I1_O)        0.043     9.344 r  blink_cnt[10]_i_1/O
                         net (fo=1, routed)           2.425    11.769    p_0_in__0[10]
    SLICE_X120Y424       FDCE                                         r  blink_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.233    12.903    clk_125mhz_int
    SLICE_X120Y424       FDCE                                         r  blink_cnt_reg[10]/C
                         clock pessimism              0.426    13.329    
                         clock uncertainty           -0.064    13.265    
    SLICE_X120Y424       FDCE (Setup_fdce_C_D)        0.023    13.288    blink_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         13.288    
                         arrival time                         -11.769    
  -------------------------------------------------------------------
                         slack                                  1.519    

Slack (MET) :             1.552ns  (required time - arrival time)
  Source:                 blink_cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blink_cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        6.362ns  (logic 0.306ns (4.810%)  route 6.056ns (95.190%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 12.905 - 8.000 ) 
    Source Clock Delay      (SCD):    5.270ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.260     5.270    clk_125mhz_int
    SLICE_X115Y324       FDCE                                         r  blink_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y324       FDCE (Prop_fdce_C_Q)         0.216     5.486 f  blink_cnt_reg[23]/Q
                         net (fo=2, routed)           3.440     8.926    blink_cnt[23]
    SLICE_X172Y490       LUT6 (Prop_lut6_I0_O)        0.043     8.969 f  blink_cnt[23]_i_3/O
                         net (fo=25, routed)          0.335     9.304    blink_cnt[23]_i_3_n_0
    SLICE_X172Y488       LUT2 (Prop_lut2_I1_O)        0.047     9.351 r  blink_cnt[12]_i_1/O
                         net (fo=1, routed)           2.281    11.632    p_0_in__0[12]
    SLICE_X124Y426       FDCE                                         r  blink_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.235    12.905    clk_125mhz_int
    SLICE_X124Y426       FDCE                                         r  blink_cnt_reg[12]/C
                         clock pessimism              0.426    13.331    
                         clock uncertainty           -0.064    13.267    
    SLICE_X124Y426       FDCE (Setup_fdce_C_D)       -0.083    13.184    blink_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         13.184    
                         arrival time                         -11.632    
  -------------------------------------------------------------------
                         slack                                  1.552    

Slack (MET) :             1.578ns  (required time - arrival time)
  Source:                 blink_cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blink_cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        6.426ns  (logic 0.302ns (4.700%)  route 6.124ns (95.300%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 12.903 - 8.000 ) 
    Source Clock Delay      (SCD):    5.270ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.260     5.270    clk_125mhz_int
    SLICE_X115Y324       FDCE                                         r  blink_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y324       FDCE (Prop_fdce_C_Q)         0.216     5.486 f  blink_cnt_reg[23]/Q
                         net (fo=2, routed)           3.440     8.926    blink_cnt[23]
    SLICE_X172Y490       LUT6 (Prop_lut6_I0_O)        0.043     8.969 f  blink_cnt[23]_i_3/O
                         net (fo=25, routed)          0.333     9.302    blink_cnt[23]_i_3_n_0
    SLICE_X172Y489       LUT2 (Prop_lut2_I1_O)        0.043     9.345 r  blink_cnt[14]_i_1/O
                         net (fo=1, routed)           2.351    11.696    p_0_in__0[14]
    SLICE_X120Y424       FDCE                                         r  blink_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.233    12.903    clk_125mhz_int
    SLICE_X120Y424       FDCE                                         r  blink_cnt_reg[14]/C
                         clock pessimism              0.426    13.329    
                         clock uncertainty           -0.064    13.265    
    SLICE_X120Y424       FDCE (Setup_fdce_C_D)        0.009    13.274    blink_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         13.274    
                         arrival time                         -11.696    
  -------------------------------------------------------------------
                         slack                                  1.578    

Slack (MET) :             1.585ns  (required time - arrival time)
  Source:                 blink_cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blink_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        6.417ns  (logic 0.302ns (4.706%)  route 6.115ns (95.294%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 12.903 - 8.000 ) 
    Source Clock Delay      (SCD):    5.270ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.260     5.270    clk_125mhz_int
    SLICE_X115Y324       FDCE                                         r  blink_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y324       FDCE (Prop_fdce_C_Q)         0.216     5.486 f  blink_cnt_reg[23]/Q
                         net (fo=2, routed)           3.440     8.926    blink_cnt[23]
    SLICE_X172Y490       LUT6 (Prop_lut6_I0_O)        0.043     8.969 f  blink_cnt[23]_i_3/O
                         net (fo=25, routed)          0.245     9.214    blink_cnt[23]_i_3_n_0
    SLICE_X172Y489       LUT2 (Prop_lut2_I1_O)        0.043     9.257 r  blink_cnt[15]_i_1/O
                         net (fo=1, routed)           2.431    11.687    p_0_in__0[15]
    SLICE_X120Y424       FDCE                                         r  blink_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.233    12.903    clk_125mhz_int
    SLICE_X120Y424       FDCE                                         r  blink_cnt_reg[15]/C
                         clock pessimism              0.426    13.329    
                         clock uncertainty           -0.064    13.265    
    SLICE_X120Y424       FDCE (Setup_fdce_C_D)        0.007    13.272    blink_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         13.272    
                         arrival time                         -11.687    
  -------------------------------------------------------------------
                         slack                                  1.585    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sync_reset_125mhz_inst/sync_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_125mhz_inst/sync_reg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.128ns
    Source Clock Delay      (SCD):    2.709ns
    Clock Pessimism Removal (CPR):    0.419ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.589     2.709    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X57Y259        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y259        FDPE (Prop_fdpe_C_Q)         0.100     2.809 r  sync_reset_125mhz_inst/sync_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     2.864    sync_reset_125mhz_inst/sync_reg_reg_n_0_[0]
    SLICE_X57Y259        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.796     3.128    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X57Y259        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[1]/C
                         clock pessimism             -0.419     2.709    
    SLICE_X57Y259        FDPE (Hold_fdpe_C_D)         0.047     2.756    sync_reset_125mhz_inst/sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.756    
                         arrival time                           2.864    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 si5324_i2c_master_inst/scl_o_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/delay_scl_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.128ns (58.283%)  route 0.092ns (41.717%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.287ns
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.712     2.832    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X57Y105        FDSE                                         r  si5324_i2c_master_inst/scl_o_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y105        FDSE (Prop_fdse_C_Q)         0.100     2.932 r  si5324_i2c_master_inst/scl_o_reg_reg/Q
                         net (fo=4, routed)           0.092     3.024    si5324_i2c_master_inst/i2c_scl_OBUF
    SLICE_X56Y105        LUT4 (Prop_lut4_I1_O)        0.028     3.052 r  si5324_i2c_master_inst/delay_scl_reg_i_1/O
                         net (fo=1, routed)           0.000     3.052    si5324_i2c_master_inst/delay_scl_reg_i_1_n_0
    SLICE_X56Y105        FDRE                                         r  si5324_i2c_master_inst/delay_scl_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.955     3.287    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X56Y105        FDRE                                         r  si5324_i2c_master_inst/delay_scl_reg_reg/C
                         clock pessimism             -0.444     2.843    
    SLICE_X56Y105        FDRE (Hold_fdre_C_D)         0.087     2.930    si5324_i2c_master_inst/delay_scl_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.930    
                         arrival time                           3.052    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 si5324_i2c_init_inst/cur_address_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_init_inst/cmd_address_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.146ns (73.746%)  route 0.052ns (26.254%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.283ns
    Source Clock Delay      (SCD):    2.828ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.708     2.828    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X58Y111        FDRE                                         r  si5324_i2c_init_inst/cur_address_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y111        FDRE (Prop_fdre_C_Q)         0.118     2.946 r  si5324_i2c_init_inst/cur_address_reg_reg[4]/Q
                         net (fo=1, routed)           0.052     2.998    si5324_i2c_init_inst/cur_address_reg[4]
    SLICE_X59Y111        LUT5 (Prop_lut5_I4_O)        0.028     3.026 r  si5324_i2c_init_inst/cmd_address_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     3.026    si5324_i2c_init_inst/cmd_address_reg[4]_i_1_n_0
    SLICE_X59Y111        FDRE                                         r  si5324_i2c_init_inst/cmd_address_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.951     3.283    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X59Y111        FDRE                                         r  si5324_i2c_init_inst/cmd_address_reg_reg[4]/C
                         clock pessimism             -0.444     2.839    
    SLICE_X59Y111        FDRE (Hold_fdre_C_D)         0.060     2.899    si5324_i2c_init_inst/cmd_address_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.899    
                         arrival time                           3.026    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 si5324_i2c_init_inst/data_out_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/data_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.107ns (67.102%)  route 0.052ns (32.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.251ns
    Source Clock Delay      (SCD):    2.797ns
    Clock Pessimism Removal (CPR):    0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.677     2.797    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X60Y109        FDRE                                         r  si5324_i2c_init_inst/data_out_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y109        FDRE (Prop_fdre_C_Q)         0.107     2.904 r  si5324_i2c_init_inst/data_out_reg_reg[6]/Q
                         net (fo=1, routed)           0.052     2.957    si5324_i2c_master_inst/data_reg_reg[7]_0[6]
    SLICE_X61Y109        FDRE                                         r  si5324_i2c_master_inst/data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.919     3.251    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X61Y109        FDRE                                         r  si5324_i2c_master_inst/data_reg_reg[6]/C
                         clock pessimism             -0.443     2.808    
    SLICE_X61Y109        FDRE (Hold_fdre_C_D)         0.011     2.819    si5324_i2c_master_inst/data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.819    
                         arrival time                           2.957    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 si5324_i2c_master_inst/FSM_onehot_state_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/bit_count_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.146ns (69.927%)  route 0.063ns (30.072%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.251ns
    Source Clock Delay      (SCD):    2.797ns
    Clock Pessimism Removal (CPR):    0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.677     2.797    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X60Y107        FDRE                                         r  si5324_i2c_master_inst/FSM_onehot_state_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y107        FDRE (Prop_fdre_C_Q)         0.118     2.915 r  si5324_i2c_master_inst/FSM_onehot_state_reg_reg[9]/Q
                         net (fo=14, routed)          0.063     2.978    si5324_i2c_master_inst/FSM_onehot_state_reg_reg_n_0_[9]
    SLICE_X61Y107        LUT3 (Prop_lut3_I0_O)        0.028     3.006 r  si5324_i2c_master_inst/bit_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.006    si5324_i2c_master_inst/bit_count_next[0]
    SLICE_X61Y107        FDRE                                         r  si5324_i2c_master_inst/bit_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.919     3.251    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X61Y107        FDRE                                         r  si5324_i2c_master_inst/bit_count_reg_reg[0]/C
                         clock pessimism             -0.443     2.808    
    SLICE_X61Y107        FDRE (Hold_fdre_C_D)         0.060     2.868    si5324_i2c_master_inst/bit_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.868    
                         arrival time                           3.006    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 si5324_i2c_master_inst/last_sda_i_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/bus_active_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.146ns (60.770%)  route 0.094ns (39.230%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.287ns
    Source Clock Delay      (SCD):    2.830ns
    Clock Pessimism Removal (CPR):    0.420ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.710     2.830    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X58Y105        FDRE                                         r  si5324_i2c_master_inst/last_sda_i_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y105        FDRE (Prop_fdre_C_Q)         0.118     2.948 r  si5324_i2c_master_inst/last_sda_i_reg_reg/Q
                         net (fo=1, routed)           0.094     3.042    si5324_i2c_master_inst/last_sda_i_reg
    SLICE_X57Y105        LUT4 (Prop_lut4_I0_O)        0.028     3.070 r  si5324_i2c_master_inst/bus_active_reg_i_1/O
                         net (fo=1, routed)           0.000     3.070    si5324_i2c_master_inst/bus_active_reg_i_1_n_0
    SLICE_X57Y105        FDRE                                         r  si5324_i2c_master_inst/bus_active_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.955     3.287    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X57Y105        FDRE                                         r  si5324_i2c_master_inst/bus_active_reg_reg/C
                         clock pessimism             -0.420     2.867    
    SLICE_X57Y105        FDRE (Hold_fdre_C_D)         0.061     2.928    si5324_i2c_master_inst/bus_active_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.928    
                         arrival time                           3.070    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 si5324_i2c_init_inst/data_out_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/data_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.107ns (67.115%)  route 0.052ns (32.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.251ns
    Source Clock Delay      (SCD):    2.797ns
    Clock Pessimism Removal (CPR):    0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.677     2.797    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X60Y109        FDRE                                         r  si5324_i2c_init_inst/data_out_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y109        FDRE (Prop_fdre_C_Q)         0.107     2.904 r  si5324_i2c_init_inst/data_out_reg_reg[4]/Q
                         net (fo=1, routed)           0.052     2.957    si5324_i2c_master_inst/data_reg_reg[7]_0[4]
    SLICE_X61Y109        FDRE                                         r  si5324_i2c_master_inst/data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.919     3.251    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X61Y109        FDRE                                         r  si5324_i2c_master_inst/data_reg_reg[4]/C
                         clock pessimism             -0.443     2.808    
    SLICE_X61Y109        FDRE (Hold_fdre_C_D)         0.005     2.813    si5324_i2c_master_inst/data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.813    
                         arrival time                           2.957    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 si5324_i2c_init_inst/data_out_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/data_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.107ns (66.593%)  route 0.054ns (33.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.251ns
    Source Clock Delay      (SCD):    2.797ns
    Clock Pessimism Removal (CPR):    0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.677     2.797    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X60Y109        FDRE                                         r  si5324_i2c_init_inst/data_out_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y109        FDRE (Prop_fdre_C_Q)         0.107     2.904 r  si5324_i2c_init_inst/data_out_reg_reg[5]/Q
                         net (fo=1, routed)           0.054     2.958    si5324_i2c_master_inst/data_reg_reg[7]_0[5]
    SLICE_X61Y109        FDRE                                         r  si5324_i2c_master_inst/data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.919     3.251    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X61Y109        FDRE                                         r  si5324_i2c_master_inst/data_reg_reg[5]/C
                         clock pessimism             -0.443     2.808    
    SLICE_X61Y109        FDRE (Hold_fdre_C_D)         0.005     2.813    si5324_i2c_master_inst/data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.813    
                         arrival time                           2.958    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 si5324_i2c_init_inst/cmd_address_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/addr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.118ns (55.465%)  route 0.095ns (44.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.284ns
    Source Clock Delay      (SCD):    2.828ns
    Clock Pessimism Removal (CPR):    0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.708     2.828    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X58Y110        FDRE                                         r  si5324_i2c_init_inst/cmd_address_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y110        FDRE (Prop_fdre_C_Q)         0.118     2.946 r  si5324_i2c_init_inst/cmd_address_reg_reg[3]/Q
                         net (fo=2, routed)           0.095     3.041    si5324_i2c_master_inst/addr_reg_reg[6]_1[3]
    SLICE_X58Y109        FDRE                                         r  si5324_i2c_master_inst/addr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.952     3.284    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X58Y109        FDRE                                         r  si5324_i2c_master_inst/addr_reg_reg[3]/C
                         clock pessimism             -0.441     2.843    
    SLICE_X58Y109        FDRE (Hold_fdre_C_D)         0.040     2.883    si5324_i2c_master_inst/addr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.883    
                         arrival time                           3.041    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 si5324_i2c_master_inst/FSM_sequential_phy_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/data_in_ready_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.146ns (63.504%)  route 0.084ns (36.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.252ns
    Source Clock Delay      (SCD):    2.798ns
    Clock Pessimism Removal (CPR):    0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.678     2.798    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X60Y106        FDRE                                         r  si5324_i2c_master_inst/FSM_sequential_phy_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y106        FDRE (Prop_fdre_C_Q)         0.118     2.916 f  si5324_i2c_master_inst/FSM_sequential_phy_state_reg_reg[2]/Q
                         net (fo=21, routed)          0.084     3.000    si5324_i2c_master_inst/phy_state_reg[2]
    SLICE_X61Y106        LUT6 (Prop_lut6_I4_O)        0.028     3.028 r  si5324_i2c_master_inst/data_in_ready_reg_i_1/O
                         net (fo=1, routed)           0.000     3.028    si5324_i2c_master_inst/data_in_ready_reg_i_1_n_0
    SLICE_X61Y106        FDRE                                         r  si5324_i2c_master_inst/data_in_ready_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.920     3.252    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X61Y106        FDRE                                         r  si5324_i2c_master_inst/data_in_ready_reg_reg/C
                         clock pessimism             -0.443     2.809    
    SLICE_X61Y106        FDRE (Hold_fdre_C_D)         0.060     2.869    si5324_i2c_master_inst/data_in_ready_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.869    
                         arrival time                           3.028    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz_mmcm_out
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_mmcm_inst/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y39  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y38  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y37  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y36  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/DRPCLK
Min Period        n/a     BUFG/I                n/a            1.349         8.000       6.650      BUFGCTRL_X0Y17       clk_125mhz_bufg_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0    n/a            0.937         8.000       7.063      MMCME2_ADV_X1Y8      clk_mmcm_inst/CLKOUT0
Min Period        n/a     FDCE/C                n/a            0.750         8.000       7.250      SLICE_X120Y424       blink_cnt_reg[11]/C
Min Period        n/a     FDCE/C                n/a            0.750         8.000       7.250      SLICE_X120Y424       blink_cnt_reg[14]/C
Min Period        n/a     FDCE/C                n/a            0.750         8.000       7.250      SLICE_X120Y424       blink_cnt_reg[15]/C
Min Period        n/a     FDCE/C                n/a            0.750         8.000       7.250      SLICE_X120Y424       blink_cnt_reg[18]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0    n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y8      clk_mmcm_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C                n/a            0.400         4.000       3.600      SLICE_X120Y424       blink_cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C                n/a            0.400         4.000       3.600      SLICE_X120Y424       blink_cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C                n/a            0.400         4.000       3.600      SLICE_X120Y424       blink_cnt_reg[14]/C
Low Pulse Width   Fast    FDCE/C                n/a            0.400         4.000       3.600      SLICE_X120Y424       blink_cnt_reg[14]/C
Low Pulse Width   Slow    FDCE/C                n/a            0.400         4.000       3.600      SLICE_X120Y424       blink_cnt_reg[15]/C
Low Pulse Width   Fast    FDCE/C                n/a            0.400         4.000       3.600      SLICE_X120Y424       blink_cnt_reg[15]/C
Low Pulse Width   Slow    FDCE/C                n/a            0.400         4.000       3.600      SLICE_X120Y424       blink_cnt_reg[18]/C
Low Pulse Width   Fast    FDCE/C                n/a            0.400         4.000       3.600      SLICE_X120Y424       blink_cnt_reg[18]/C
Low Pulse Width   Slow    FDCE/C                n/a            0.400         4.000       3.600      SLICE_X171Y486       blink_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C                n/a            0.400         4.000       3.600      SLICE_X171Y486       blink_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C                n/a            0.350         4.000       3.650      SLICE_X102Y301       blink_5hz_reg/C
High Pulse Width  Fast    FDCE/C                n/a            0.350         4.000       3.650      SLICE_X102Y301       blink_5hz_reg/C
High Pulse Width  Slow    FDCE/C                n/a            0.350         4.000       3.650      SLICE_X171Y486       blink_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C                n/a            0.350         4.000       3.650      SLICE_X171Y486       blink_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C                n/a            0.350         4.000       3.650      SLICE_X120Y424       blink_cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C                n/a            0.350         4.000       3.650      SLICE_X120Y424       blink_cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C                n/a            0.350         4.000       3.650      SLICE_X120Y424       blink_cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C                n/a            0.350         4.000       3.650      SLICE_X120Y424       blink_cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C                n/a            0.350         4.000       3.650      SLICE_X124Y426       blink_cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C                n/a            0.350         4.000       3.650      SLICE_X124Y426       blink_cnt_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkfb
  To Clock:  mmcm_clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.063ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkfb
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_mmcm_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            0.937         5.000       4.063      MMCME2_ADV_X1Y8  clk_mmcm_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            0.937         5.000       4.063      MMCME2_ADV_X1Y8  clk_mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y8  clk_mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y8  clk_mmcm_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Setup :            2  Failing Endpoints,  Worst Slack       -0.040ns,  Total Violation       -0.070ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.661ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.040ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        3.125ns  (logic 0.611ns (19.553%)  route 2.514ns (80.447%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.893ns = ( 4.996 - 3.103 ) 
    Source Clock Delay      (SCD):    2.095ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.743     2.095    <hidden>
    SLICE_X180Y495       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y495       FDRE (Prop_fdre_C_Q)         0.254     2.349 r  <hidden>
                         net (fo=16, routed)          0.319     2.668    <hidden>
    SLICE_X179Y498       LUT2 (Prop_lut2_I1_O)        0.054     2.722 r  <hidden>
                         net (fo=1, routed)           0.413     3.135    <hidden>
    SLICE_X179Y498       LUT6 (Prop_lut6_I0_O)        0.131     3.266 f  <hidden>
                         net (fo=8, routed)           0.649     3.915    <hidden>
    SLICE_X189Y498       LUT4 (Prop_lut4_I1_O)        0.043     3.958 f  <hidden>
                         net (fo=1, routed)           0.541     4.498    <hidden>
    SLICE_X189Y494       LUT6 (Prop_lut6_I1_O)        0.043     4.541 f  <hidden>
                         net (fo=2, routed)           0.346     4.887    <hidden>
    SLICE_X188Y494       LUT6 (Prop_lut6_I5_O)        0.043     4.930 f  <hidden>
                         net (fo=2, routed)           0.247     5.177    <hidden>
    SLICE_X188Y492       LUT6 (Prop_lut6_I1_O)        0.043     5.220 r  <hidden>
                         net (fo=1, routed)           0.000     5.220    <hidden>
    SLICE_X188Y492       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.694     4.996    <hidden>
    SLICE_X188Y492       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.149    
                         clock uncertainty           -0.035     5.114    
    SLICE_X188Y492       FDRE (Setup_fdre_C_D)        0.066     5.180    <hidden>
  -------------------------------------------------------------------
                         required time                          5.180    
                         arrival time                          -5.220    
  -------------------------------------------------------------------
                         slack                                 -0.040    

Slack (VIOLATED) :        -0.030ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        3.114ns  (logic 0.611ns (19.623%)  route 2.503ns (80.377%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.893ns = ( 4.996 - 3.103 ) 
    Source Clock Delay      (SCD):    2.095ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.743     2.095    <hidden>
    SLICE_X180Y495       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y495       FDRE (Prop_fdre_C_Q)         0.254     2.349 r  <hidden>
                         net (fo=16, routed)          0.319     2.668    <hidden>
    SLICE_X179Y498       LUT2 (Prop_lut2_I1_O)        0.054     2.722 r  <hidden>
                         net (fo=1, routed)           0.413     3.135    <hidden>
    SLICE_X179Y498       LUT6 (Prop_lut6_I0_O)        0.131     3.266 r  <hidden>
                         net (fo=8, routed)           0.649     3.915    <hidden>
    SLICE_X189Y498       LUT4 (Prop_lut4_I1_O)        0.043     3.958 r  <hidden>
                         net (fo=1, routed)           0.541     4.498    <hidden>
    SLICE_X189Y494       LUT6 (Prop_lut6_I1_O)        0.043     4.541 r  <hidden>
                         net (fo=2, routed)           0.346     4.887    <hidden>
    SLICE_X188Y494       LUT6 (Prop_lut6_I5_O)        0.043     4.930 r  <hidden>
                         net (fo=2, routed)           0.235     5.166    <hidden>
    SLICE_X188Y492       LUT5 (Prop_lut5_I2_O)        0.043     5.209 r  <hidden>
                         net (fo=1, routed)           0.000     5.209    <hidden>
    SLICE_X188Y492       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.694     4.996    <hidden>
    SLICE_X188Y492       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.149    
                         clock uncertainty           -0.035     5.114    
    SLICE_X188Y492       FDRE (Setup_fdre_C_D)        0.065     5.179    <hidden>
  -------------------------------------------------------------------
                         required time                          5.179    
                         arrival time                          -5.209    
  -------------------------------------------------------------------
                         slack                                 -0.030    

Slack (MET) :             0.224ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.856ns  (logic 0.653ns (22.863%)  route 2.203ns (77.138%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.892ns = ( 4.995 - 3.103 ) 
    Source Clock Delay      (SCD):    2.096ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.744     2.096    <hidden>
    SLICE_X187Y495       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y495       FDRE (Prop_fdre_C_Q)         0.216     2.312 r  <hidden>
                         net (fo=9, routed)           0.598     2.910    <hidden>
    SLICE_X183Y496       LUT5 (Prop_lut5_I2_O)        0.048     2.958 r  <hidden>
                         net (fo=4, routed)           0.237     3.194    <hidden>
    SLICE_X181Y496       LUT6 (Prop_lut6_I1_O)        0.129     3.323 f  <hidden>
                         net (fo=5, routed)           0.549     3.872    <hidden>
    SLICE_X189Y497       LUT4 (Prop_lut4_I3_O)        0.043     3.915 r  <hidden>
                         net (fo=3, routed)           0.182     4.097    <hidden>
    SLICE_X188Y496       LUT4 (Prop_lut4_I3_O)        0.043     4.140 f  <hidden>
                         net (fo=2, routed)           0.329     4.469    <hidden>
    SLICE_X188Y492       LUT3 (Prop_lut3_I2_O)        0.046     4.515 f  <hidden>
                         net (fo=2, routed)           0.309     4.824    <hidden>
    SLICE_X188Y491       LUT6 (Prop_lut6_I2_O)        0.128     4.952 r  <hidden>
                         net (fo=1, routed)           0.000     4.952    <hidden>
    SLICE_X188Y491       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.693     4.995    <hidden>
    SLICE_X188Y491       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.148    
                         clock uncertainty           -0.035     5.113    
    SLICE_X188Y491       FDRE (Setup_fdre_C_D)        0.064     5.177    <hidden>
  -------------------------------------------------------------------
                         required time                          5.177    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.582ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.139ns  (logic 0.474ns (22.155%)  route 1.665ns (77.845%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.891ns = ( 4.994 - 3.103 ) 
    Source Clock Delay      (SCD):    2.095ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.743     2.095    <hidden>
    SLICE_X184Y498       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y498       FDRE (Prop_fdre_C_Q)         0.254     2.349 r  <hidden>
                         net (fo=6, routed)           0.510     2.859    <hidden>
    SLICE_X183Y495       LUT5 (Prop_lut5_I3_O)        0.048     2.907 r  <hidden>
                         net (fo=4, routed)           0.342     3.249    <hidden>
    SLICE_X182Y495       LUT6 (Prop_lut6_I5_O)        0.129     3.378 f  <hidden>
                         net (fo=8, routed)           0.436     3.814    <hidden>
    SLICE_X184Y494       LUT2 (Prop_lut2_I1_O)        0.043     3.857 r  <hidden>
                         net (fo=4, routed)           0.378     4.234    <hidden>
    SLICE_X181Y493       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.692     4.994    <hidden>
    SLICE_X181Y493       FDSE                                         r  <hidden>
                         clock pessimism              0.153     5.147    
                         clock uncertainty           -0.035     5.112    
    SLICE_X181Y493       FDSE (Setup_fdse_C_S)       -0.295     4.817    <hidden>
  -------------------------------------------------------------------
                         required time                          4.817    
                         arrival time                          -4.234    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.139ns  (logic 0.474ns (22.155%)  route 1.665ns (77.845%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.891ns = ( 4.994 - 3.103 ) 
    Source Clock Delay      (SCD):    2.095ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.743     2.095    <hidden>
    SLICE_X184Y498       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y498       FDRE (Prop_fdre_C_Q)         0.254     2.349 r  <hidden>
                         net (fo=6, routed)           0.510     2.859    <hidden>
    SLICE_X183Y495       LUT5 (Prop_lut5_I3_O)        0.048     2.907 r  <hidden>
                         net (fo=4, routed)           0.342     3.249    <hidden>
    SLICE_X182Y495       LUT6 (Prop_lut6_I5_O)        0.129     3.378 f  <hidden>
                         net (fo=8, routed)           0.436     3.814    <hidden>
    SLICE_X184Y494       LUT2 (Prop_lut2_I1_O)        0.043     3.857 r  <hidden>
                         net (fo=4, routed)           0.378     4.234    <hidden>
    SLICE_X181Y493       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.692     4.994    <hidden>
    SLICE_X181Y493       FDSE                                         r  <hidden>
                         clock pessimism              0.153     5.147    
                         clock uncertainty           -0.035     5.112    
    SLICE_X181Y493       FDSE (Setup_fdse_C_S)       -0.295     4.817    <hidden>
  -------------------------------------------------------------------
                         required time                          4.817    
                         arrival time                          -4.234    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.603ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.000ns  (logic 0.232ns (11.600%)  route 1.768ns (88.400%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.848ns = ( 4.951 - 3.103 ) 
    Source Clock Delay      (SCD):    2.095ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.743     2.095    <hidden>
    SLICE_X188Y491       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y491       FDRE (Prop_fdre_C_Q)         0.232     2.327 r  <hidden>
                         net (fo=140, routed)         1.768     4.095    <hidden>
    SLICE_X173Y495       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.649     4.951    <hidden>
    SLICE_X173Y495       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.104    
                         clock uncertainty           -0.035     5.069    
    SLICE_X173Y495       FDRE (Setup_fdre_C_R)       -0.371     4.698    <hidden>
  -------------------------------------------------------------------
                         required time                          4.698    
                         arrival time                          -4.095    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.603ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.000ns  (logic 0.232ns (11.600%)  route 1.768ns (88.400%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.848ns = ( 4.951 - 3.103 ) 
    Source Clock Delay      (SCD):    2.095ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.743     2.095    <hidden>
    SLICE_X188Y491       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y491       FDRE (Prop_fdre_C_Q)         0.232     2.327 r  <hidden>
                         net (fo=140, routed)         1.768     4.095    <hidden>
    SLICE_X173Y495       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.649     4.951    <hidden>
    SLICE_X173Y495       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.104    
                         clock uncertainty           -0.035     5.069    
    SLICE_X173Y495       FDRE (Setup_fdre_C_R)       -0.371     4.698    <hidden>
  -------------------------------------------------------------------
                         required time                          4.698    
                         arrival time                          -4.095    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.656ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.117ns  (logic 0.474ns (22.386%)  route 1.643ns (77.614%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.893ns = ( 4.996 - 3.103 ) 
    Source Clock Delay      (SCD):    2.095ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.743     2.095    <hidden>
    SLICE_X184Y498       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y498       FDRE (Prop_fdre_C_Q)         0.254     2.349 r  <hidden>
                         net (fo=6, routed)           0.510     2.859    <hidden>
    SLICE_X183Y495       LUT5 (Prop_lut5_I3_O)        0.048     2.907 r  <hidden>
                         net (fo=4, routed)           0.342     3.249    <hidden>
    SLICE_X182Y495       LUT6 (Prop_lut6_I5_O)        0.129     3.378 f  <hidden>
                         net (fo=8, routed)           0.436     3.814    <hidden>
    SLICE_X184Y494       LUT2 (Prop_lut2_I1_O)        0.043     3.857 r  <hidden>
                         net (fo=4, routed)           0.356     4.212    <hidden>
    SLICE_X184Y494       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.694     4.996    <hidden>
    SLICE_X184Y494       FDSE                                         r  <hidden>
                         clock pessimism              0.179     5.175    
                         clock uncertainty           -0.035     5.140    
    SLICE_X184Y494       FDSE (Setup_fdse_C_S)       -0.271     4.869    <hidden>
  -------------------------------------------------------------------
                         required time                          4.869    
                         arrival time                          -4.212    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.656ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.117ns  (logic 0.474ns (22.386%)  route 1.643ns (77.614%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.893ns = ( 4.996 - 3.103 ) 
    Source Clock Delay      (SCD):    2.095ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.743     2.095    <hidden>
    SLICE_X184Y498       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y498       FDRE (Prop_fdre_C_Q)         0.254     2.349 r  <hidden>
                         net (fo=6, routed)           0.510     2.859    <hidden>
    SLICE_X183Y495       LUT5 (Prop_lut5_I3_O)        0.048     2.907 r  <hidden>
                         net (fo=4, routed)           0.342     3.249    <hidden>
    SLICE_X182Y495       LUT6 (Prop_lut6_I5_O)        0.129     3.378 f  <hidden>
                         net (fo=8, routed)           0.436     3.814    <hidden>
    SLICE_X184Y494       LUT2 (Prop_lut2_I1_O)        0.043     3.857 r  <hidden>
                         net (fo=4, routed)           0.356     4.212    <hidden>
    SLICE_X184Y494       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.694     4.996    <hidden>
    SLICE_X184Y494       FDSE                                         r  <hidden>
                         clock pessimism              0.179     5.175    
                         clock uncertainty           -0.035     5.140    
    SLICE_X184Y494       FDSE (Setup_fdse_C_S)       -0.271     4.869    <hidden>
  -------------------------------------------------------------------
                         required time                          4.869    
                         arrival time                          -4.212    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.659ns  (required time - arrival time)
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog_event_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.004ns  (logic 0.348ns (17.367%)  route 1.656ns (82.633%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns = ( 5.055 - 3.103 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.802     2.154    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/CLK
    SLICE_X207Y497       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y497       FDRE (Prop_fdre_C_Q)         0.216     2.370 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog_reg[15]/Q
                         net (fo=2, routed)           0.520     2.890    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog_reg[15]
    SLICE_X206Y497       LUT4 (Prop_lut4_I2_O)        0.043     2.933 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog[0]_i_10/O
                         net (fo=1, routed)           0.413     3.346    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog[0]_i_10_n_0
    SLICE_X206Y495       LUT5 (Prop_lut5_I1_O)        0.043     3.389 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.341     3.730    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X206Y496       LUT5 (Prop_lut5_I1_O)        0.046     3.776 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_event[10]_i_1/O
                         net (fo=11, routed)          0.381     4.158    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    SLICE_X208Y499       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog_event_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.753     5.055    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/CLK
    SLICE_X208Y499       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog_event_reg[0]/C
                         clock pessimism              0.153     5.208    
                         clock uncertainty           -0.035     5.173    
    SLICE_X208Y499       FDRE (Setup_fdre_C_R)       -0.356     4.817    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog_event_reg[0]
  -------------------------------------------------------------------
                         required time                          4.817    
                         arrival time                          -4.158    
  -------------------------------------------------------------------
                         slack                                  0.659    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.207ns  (logic 0.118ns (56.951%)  route 0.089ns (43.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    0.242ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     3.641 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.408     4.049    <hidden>
    SLICE_X174Y484       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y484       FDSE (Prop_fdse_C_Q)         0.118     4.167 r  <hidden>
                         net (fo=1, routed)           0.089     4.256    <hidden>
    SLICE_X174Y483       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     3.741 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.561     4.302    <hidden>
    SLICE_X174Y483       RAMD32                                       r  <hidden>
                         clock pessimism             -0.242     4.060    
    SLICE_X174Y483       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     4.191    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.191    
                         arrival time                           4.256    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.190ns  (logic 0.100ns (52.552%)  route 0.090ns (47.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    0.242ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     3.641 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.408     4.049    <hidden>
    SLICE_X179Y482       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y482       FDRE (Prop_fdre_C_Q)         0.100     4.149 r  <hidden>
                         net (fo=1, routed)           0.090     4.239    <hidden>
    SLICE_X180Y481       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     3.741 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.561     4.302    <hidden>
    SLICE_X180Y481       RAMD32                                       r  <hidden>
                         clock pessimism             -0.242     4.060    
    SLICE_X180Y481       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     4.166    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.166    
                         arrival time                           4.239    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.238ns  (logic 0.100ns (41.958%)  route 0.138ns (58.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.220ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     3.641 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.407     4.048    <hidden>
    SLICE_X175Y483       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y483       FDRE (Prop_fdre_C_Q)         0.100     4.148 r  <hidden>
                         net (fo=1, routed)           0.138     4.286    <hidden>
    SLICE_X176Y481       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     3.741 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.560     4.301    <hidden>
    SLICE_X176Y481       RAMD32                                       r  <hidden>
                         clock pessimism             -0.220     4.081    
    SLICE_X176Y481       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     4.212    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.212    
                         arrival time                           4.286    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (50.966%)  route 0.096ns (49.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    0.242ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     3.641 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.408     4.049    <hidden>
    SLICE_X177Y483       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y483       FDRE (Prop_fdre_C_Q)         0.100     4.149 r  <hidden>
                         net (fo=1, routed)           0.096     4.245    <hidden>
    SLICE_X176Y481       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     3.741 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.560     4.301    <hidden>
    SLICE_X176Y481       RAMD32                                       r  <hidden>
                         clock pessimism             -0.242     4.059    
    SLICE_X176Y481       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     4.167    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.167    
                         arrival time                           4.245    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.242ns  (logic 0.100ns (41.272%)  route 0.142ns (58.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    0.220ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     3.641 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.408     4.049    <hidden>
    SLICE_X175Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y484       FDRE (Prop_fdre_C_Q)         0.100     4.149 r  <hidden>
                         net (fo=1, routed)           0.142     4.291    <hidden>
    SLICE_X176Y482       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     3.741 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.561     4.302    <hidden>
    SLICE_X176Y482       RAMD32                                       r  <hidden>
                         clock pessimism             -0.220     4.082    
    SLICE_X176Y482       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     4.211    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.211    
                         arrival time                           4.291    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.242ns  (logic 0.100ns (41.272%)  route 0.142ns (58.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.220ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     3.641 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.407     4.048    <hidden>
    SLICE_X175Y483       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y483       FDRE (Prop_fdre_C_Q)         0.100     4.148 r  <hidden>
                         net (fo=1, routed)           0.142     4.290    <hidden>
    SLICE_X176Y481       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     3.741 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.560     4.301    <hidden>
    SLICE_X176Y481       RAMD32                                       r  <hidden>
                         clock pessimism             -0.220     4.081    
    SLICE_X176Y481       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     4.210    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.210    
                         arrival time                           4.290    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.244ns  (logic 0.100ns (40.929%)  route 0.144ns (59.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.947ns
    Clock Pessimism Removal (CPR):    0.220ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     3.641 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.409     4.050    <hidden>
    SLICE_X177Y486       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y486       FDRE (Prop_fdre_C_Q)         0.100     4.150 r  <hidden>
                         net (fo=1, routed)           0.144     4.294    <hidden>
    SLICE_X174Y483       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     3.741 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.561     4.302    <hidden>
    SLICE_X174Y483       RAMD32                                       r  <hidden>
                         clock pessimism             -0.220     4.082    
    SLICE_X174Y483       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     4.214    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.214    
                         arrival time                           4.294    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.663%)  route 0.146ns (59.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.947ns
    Clock Pessimism Removal (CPR):    0.220ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     3.641 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.409     4.050    <hidden>
    SLICE_X182Y482       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y482       FDRE (Prop_fdre_C_Q)         0.100     4.150 r  <hidden>
                         net (fo=1, routed)           0.146     4.296    <hidden>
    SLICE_X180Y480       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     3.741 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.560     4.301    <hidden>
    SLICE_X180Y480       RAMD32                                       r  <hidden>
                         clock pessimism             -0.220     4.081    
    SLICE_X180Y480       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     4.212    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.212    
                         arrival time                           4.296    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.191ns  (logic 0.128ns (67.031%)  route 0.063ns (32.969%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.243ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     3.641 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.410     4.051    <hidden>
    SLICE_X179Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y484       FDRE (Prop_fdre_C_Q)         0.100     4.151 r  <hidden>
                         net (fo=2, routed)           0.063     4.214    <hidden>
    SLICE_X178Y484       LUT3 (Prop_lut3_I0_O)        0.028     4.242 r  <hidden>
                         net (fo=1, routed)           0.000     4.242    <hidden>
    SLICE_X178Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     3.741 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.564     4.305    <hidden>
    SLICE_X178Y484       FDRE                                         r  <hidden>
                         clock pessimism             -0.243     4.062    
    SLICE_X178Y484       FDRE (Hold_fdre_C_D)         0.087     4.149    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.149    
                         arrival time                           4.242    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.235ns  (logic 0.100ns (42.474%)  route 0.135ns (57.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    0.242ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     3.641 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.408     4.049    <hidden>
    SLICE_X181Y482       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y482       FDRE (Prop_fdre_C_Q)         0.100     4.149 r  <hidden>
                         net (fo=1, routed)           0.135     4.284    <hidden>
    SLICE_X180Y480       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     3.741 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.560     4.301    <hidden>
    SLICE_X180Y480       RAMD32                                       r  <hidden>
                         clock pessimism             -0.242     4.059    
    SLICE_X180Y480       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     4.191    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.191    
                         arrival time                           4.284    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y39  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y39  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/RXOUTCLK   n/a            2.420         3.103       0.683      GTHE2_CHANNEL_X1Y39  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
Min Period        n/a     BUFH/I                   n/a            1.349         3.103       1.753      BUFHCE_X1Y108        sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/I
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X214Y497       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt_rxd_d1_reg[19]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X213Y495       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt_rxd_d1_reg[1]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X214Y497       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt_rxd_d1_reg[22]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X214Y494       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt_rxd_d1_reg[2]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X212Y493       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt_rxd_d1_reg[6]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X209Y493       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt_rxd_d1_reg[7]/C
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X180Y478       <hidden>
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X180Y478       <hidden>
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X180Y478       <hidden>
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X180Y478       <hidden>
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X180Y478       <hidden>
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X180Y478       <hidden>
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X180Y478       <hidden>
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X180Y478       <hidden>
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X180Y478       <hidden>
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X180Y478       <hidden>
High Pulse Width  Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X180Y478       <hidden>
High Pulse Width  Fast    RAMD32/CLK               n/a            0.674         1.552       0.878      SLICE_X180Y478       <hidden>
High Pulse Width  Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X180Y478       <hidden>
High Pulse Width  Fast    RAMD32/CLK               n/a            0.674         1.552       0.878      SLICE_X180Y478       <hidden>
High Pulse Width  Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X180Y478       <hidden>
High Pulse Width  Fast    RAMD32/CLK               n/a            0.674         1.552       0.878      SLICE_X180Y478       <hidden>
High Pulse Width  Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X180Y478       <hidden>
High Pulse Width  Fast    RAMD32/CLK               n/a            0.674         1.552       0.878      SLICE_X180Y478       <hidden>
High Pulse Width  Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X180Y478       <hidden>
High Pulse Width  Fast    RAMD32/CLK               n/a            0.674         1.552       0.878      SLICE_X180Y478       <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  To Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        1.127ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.661ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.127ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.789ns  (logic 0.264ns (14.757%)  route 1.525ns (85.243%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.841ns = ( 6.944 - 3.103 ) 
    Source Clock Delay      (SCD):    4.400ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.842     4.400    <hidden>
    SLICE_X215Y446       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y446       FDRE (Prop_fdre_C_Q)         0.216     4.616 r  <hidden>
                         net (fo=71, routed)          1.283     5.899    <hidden>
    SLICE_X210Y447       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.048     5.947 r  <hidden>
                         net (fo=1, routed)           0.242     6.189    <hidden>
    SLICE_X213Y448       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.453 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.491     6.944    <hidden>
    SLICE_X213Y448       FDRE                                         r  <hidden>
                         clock pessimism              0.507     7.451    
                         clock uncertainty           -0.035     7.416    
    SLICE_X213Y448       FDRE (Setup_fdre_C_D)       -0.100     7.316    <hidden>
  -------------------------------------------------------------------
                         required time                          7.316    
                         arrival time                          -6.189    
  -------------------------------------------------------------------
                         slack                                  1.127    

Slack (MET) :             1.134ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.467ns  (logic 0.259ns (17.650%)  route 1.208ns (82.350%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.841ns = ( 6.944 - 3.103 ) 
    Source Clock Delay      (SCD):    4.555ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.997     4.555    <hidden>
    SLICE_X218Y458       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y458       FDRE (Prop_fdre_C_Q)         0.216     4.771 r  <hidden>
                         net (fo=5, routed)           0.595     5.366    <hidden>
    SLICE_X216Y446       LUT2 (Prop_lut2_I0_O)        0.043     5.409 r  <hidden>
                         net (fo=66, routed)          0.613     6.022    <hidden>
    SLICE_X209Y449       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.453 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.491     6.944    <hidden>
    SLICE_X209Y449       FDRE                                         r  <hidden>
                         clock pessimism              0.442     7.386    
                         clock uncertainty           -0.035     7.351    
    SLICE_X209Y449       FDRE (Setup_fdre_C_CE)      -0.194     7.157    <hidden>
  -------------------------------------------------------------------
                         required time                          7.157    
                         arrival time                          -6.022    
  -------------------------------------------------------------------
                         slack                                  1.134    

Slack (MET) :             1.134ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.467ns  (logic 0.259ns (17.650%)  route 1.208ns (82.350%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.841ns = ( 6.944 - 3.103 ) 
    Source Clock Delay      (SCD):    4.555ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.997     4.555    <hidden>
    SLICE_X218Y458       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y458       FDRE (Prop_fdre_C_Q)         0.216     4.771 r  <hidden>
                         net (fo=5, routed)           0.595     5.366    <hidden>
    SLICE_X216Y446       LUT2 (Prop_lut2_I0_O)        0.043     5.409 r  <hidden>
                         net (fo=66, routed)          0.613     6.022    <hidden>
    SLICE_X209Y449       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.453 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.491     6.944    <hidden>
    SLICE_X209Y449       FDRE                                         r  <hidden>
                         clock pessimism              0.442     7.386    
                         clock uncertainty           -0.035     7.351    
    SLICE_X209Y449       FDRE (Setup_fdre_C_CE)      -0.194     7.157    <hidden>
  -------------------------------------------------------------------
                         required time                          7.157    
                         arrival time                          -6.022    
  -------------------------------------------------------------------
                         slack                                  1.134    

Slack (MET) :             1.134ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.467ns  (logic 0.259ns (17.650%)  route 1.208ns (82.350%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.841ns = ( 6.944 - 3.103 ) 
    Source Clock Delay      (SCD):    4.555ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.997     4.555    <hidden>
    SLICE_X218Y458       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y458       FDRE (Prop_fdre_C_Q)         0.216     4.771 r  <hidden>
                         net (fo=5, routed)           0.595     5.366    <hidden>
    SLICE_X216Y446       LUT2 (Prop_lut2_I0_O)        0.043     5.409 r  <hidden>
                         net (fo=66, routed)          0.613     6.022    <hidden>
    SLICE_X209Y449       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.453 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.491     6.944    <hidden>
    SLICE_X209Y449       FDRE                                         r  <hidden>
                         clock pessimism              0.442     7.386    
                         clock uncertainty           -0.035     7.351    
    SLICE_X209Y449       FDRE (Setup_fdre_C_CE)      -0.194     7.157    <hidden>
  -------------------------------------------------------------------
                         required time                          7.157    
                         arrival time                          -6.022    
  -------------------------------------------------------------------
                         slack                                  1.134    

Slack (MET) :             1.152ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.848ns  (logic 0.297ns (16.072%)  route 1.551ns (83.928%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns = ( 7.019 - 3.103 ) 
    Source Clock Delay      (SCD):    4.550ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.992     4.550    <hidden>
    SLICE_X210Y486       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y486       FDRE (Prop_fdre_C_Q)         0.254     4.804 r  <hidden>
                         net (fo=71, routed)          1.075     5.879    <hidden>
    SLICE_X208Y483       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.043     5.922 r  <hidden>
                         net (fo=1, routed)           0.476     6.398    <hidden>
    SLICE_X209Y483       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.453 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.566     7.019    <hidden>
    SLICE_X209Y483       FDRE                                         r  <hidden>
                         clock pessimism              0.581     7.600    
                         clock uncertainty           -0.035     7.565    
    SLICE_X209Y483       FDRE (Setup_fdre_C_D)       -0.015     7.550    <hidden>
  -------------------------------------------------------------------
                         required time                          7.550    
                         arrival time                          -6.398    
  -------------------------------------------------------------------
                         slack                                  1.152    

Slack (MET) :             1.159ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.443ns  (logic 0.259ns (17.949%)  route 1.184ns (82.051%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.841ns = ( 6.944 - 3.103 ) 
    Source Clock Delay      (SCD):    4.555ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.997     4.555    <hidden>
    SLICE_X218Y458       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y458       FDRE (Prop_fdre_C_Q)         0.216     4.771 r  <hidden>
                         net (fo=5, routed)           0.595     5.366    <hidden>
    SLICE_X216Y446       LUT2 (Prop_lut2_I0_O)        0.043     5.409 r  <hidden>
                         net (fo=66, routed)          0.589     5.998    <hidden>
    SLICE_X209Y448       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.453 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.491     6.944    <hidden>
    SLICE_X209Y448       FDRE                                         r  <hidden>
                         clock pessimism              0.442     7.386    
                         clock uncertainty           -0.035     7.351    
    SLICE_X209Y448       FDRE (Setup_fdre_C_CE)      -0.194     7.157    <hidden>
  -------------------------------------------------------------------
                         required time                          7.157    
                         arrival time                          -5.998    
  -------------------------------------------------------------------
                         slack                                  1.159    

Slack (MET) :             1.159ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.443ns  (logic 0.259ns (17.949%)  route 1.184ns (82.051%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.841ns = ( 6.944 - 3.103 ) 
    Source Clock Delay      (SCD):    4.555ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.997     4.555    <hidden>
    SLICE_X218Y458       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y458       FDRE (Prop_fdre_C_Q)         0.216     4.771 r  <hidden>
                         net (fo=5, routed)           0.595     5.366    <hidden>
    SLICE_X216Y446       LUT2 (Prop_lut2_I0_O)        0.043     5.409 r  <hidden>
                         net (fo=66, routed)          0.589     5.998    <hidden>
    SLICE_X209Y448       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.453 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.491     6.944    <hidden>
    SLICE_X209Y448       FDRE                                         r  <hidden>
                         clock pessimism              0.442     7.386    
                         clock uncertainty           -0.035     7.351    
    SLICE_X209Y448       FDRE (Setup_fdre_C_CE)      -0.194     7.157    <hidden>
  -------------------------------------------------------------------
                         required time                          7.157    
                         arrival time                          -5.998    
  -------------------------------------------------------------------
                         slack                                  1.159    

Slack (MET) :             1.159ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.443ns  (logic 0.259ns (17.949%)  route 1.184ns (82.051%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.841ns = ( 6.944 - 3.103 ) 
    Source Clock Delay      (SCD):    4.555ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.997     4.555    <hidden>
    SLICE_X218Y458       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y458       FDRE (Prop_fdre_C_Q)         0.216     4.771 r  <hidden>
                         net (fo=5, routed)           0.595     5.366    <hidden>
    SLICE_X216Y446       LUT2 (Prop_lut2_I0_O)        0.043     5.409 r  <hidden>
                         net (fo=66, routed)          0.589     5.998    <hidden>
    SLICE_X209Y448       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.453 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.491     6.944    <hidden>
    SLICE_X209Y448       FDRE                                         r  <hidden>
                         clock pessimism              0.442     7.386    
                         clock uncertainty           -0.035     7.351    
    SLICE_X209Y448       FDRE (Setup_fdre_C_CE)      -0.194     7.157    <hidden>
  -------------------------------------------------------------------
                         required time                          7.157    
                         arrival time                          -5.998    
  -------------------------------------------------------------------
                         slack                                  1.159    

Slack (MET) :             1.159ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.443ns  (logic 0.259ns (17.949%)  route 1.184ns (82.051%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.841ns = ( 6.944 - 3.103 ) 
    Source Clock Delay      (SCD):    4.555ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.997     4.555    <hidden>
    SLICE_X218Y458       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y458       FDRE (Prop_fdre_C_Q)         0.216     4.771 r  <hidden>
                         net (fo=5, routed)           0.595     5.366    <hidden>
    SLICE_X216Y446       LUT2 (Prop_lut2_I0_O)        0.043     5.409 r  <hidden>
                         net (fo=66, routed)          0.589     5.998    <hidden>
    SLICE_X209Y448       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.453 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.491     6.944    <hidden>
    SLICE_X209Y448       FDRE                                         r  <hidden>
                         clock pessimism              0.442     7.386    
                         clock uncertainty           -0.035     7.351    
    SLICE_X209Y448       FDRE (Setup_fdre_C_CE)      -0.194     7.157    <hidden>
  -------------------------------------------------------------------
                         required time                          7.157    
                         arrival time                          -5.998    
  -------------------------------------------------------------------
                         slack                                  1.159    

Slack (MET) :             1.159ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.443ns  (logic 0.259ns (17.949%)  route 1.184ns (82.051%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.841ns = ( 6.944 - 3.103 ) 
    Source Clock Delay      (SCD):    4.555ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.997     4.555    <hidden>
    SLICE_X218Y458       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y458       FDRE (Prop_fdre_C_Q)         0.216     4.771 r  <hidden>
                         net (fo=5, routed)           0.595     5.366    <hidden>
    SLICE_X216Y446       LUT2 (Prop_lut2_I0_O)        0.043     5.409 r  <hidden>
                         net (fo=66, routed)          0.589     5.998    <hidden>
    SLICE_X209Y448       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.453 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.491     6.944    <hidden>
    SLICE_X209Y448       FDRE                                         r  <hidden>
                         clock pessimism              0.442     7.386    
                         clock uncertainty           -0.035     7.351    
    SLICE_X209Y448       FDRE (Setup_fdre_C_CE)      -0.194     7.157    <hidden>
  -------------------------------------------------------------------
                         required time                          7.157    
                         arrival time                          -5.998    
  -------------------------------------------------------------------
                         slack                                  1.159    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.338%)  route 0.054ns (29.662%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.919ns
    Source Clock Delay      (SCD):    2.531ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.003     2.531    <hidden>
    SLICE_X211Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y481       FDRE (Prop_fdre_C_Q)         0.100     2.631 r  <hidden>
                         net (fo=1, routed)           0.054     2.685    <hidden>
    SLICE_X210Y481       LUT6 (Prop_lut6_I3_O)        0.028     2.713 r  <hidden>
                         net (fo=1, routed)           0.000     2.713    <hidden>
    SLICE_X210Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.290     2.919    <hidden>
    SLICE_X210Y481       FDRE                                         r  <hidden>
                         clock pessimism             -0.377     2.542    
    SLICE_X210Y481       FDRE (Hold_fdre_C_D)         0.087     2.629    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.629    
                         arrival time                           2.713    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.128ns (71.417%)  route 0.051ns (28.583%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.823ns
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.926     2.454    <hidden>
    SLICE_X218Y433       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y433       FDRE (Prop_fdre_C_Q)         0.100     2.554 r  <hidden>
                         net (fo=1, routed)           0.051     2.605    <hidden>
    SLICE_X219Y433       LUT6 (Prop_lut6_I2_O)        0.028     2.633 r  <hidden>
                         net (fo=1, routed)           0.000     2.633    <hidden>
    SLICE_X219Y433       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.194     2.823    <hidden>
    SLICE_X219Y433       FDRE                                         r  <hidden>
                         clock pessimism             -0.358     2.465    
    SLICE_X219Y433       FDRE (Hold_fdre_C_D)         0.061     2.526    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.526    
                         arrival time                           2.633    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.905ns
    Source Clock Delay      (SCD):    2.518ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.990     2.518    <hidden>
    SLICE_X197Y473       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y473       FDRE (Prop_fdre_C_Q)         0.100     2.618 r  <hidden>
                         net (fo=1, routed)           0.055     2.673    <hidden>
    SLICE_X197Y473       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.276     2.905    <hidden>
    SLICE_X197Y473       FDRE                                         r  <hidden>
                         clock pessimism             -0.387     2.518    
    SLICE_X197Y473       FDRE (Hold_fdre_C_D)         0.047     2.565    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.565    
                         arrival time                           2.673    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.905ns
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.991     2.519    <hidden>
    SLICE_X199Y474       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y474       FDRE (Prop_fdre_C_Q)         0.100     2.619 r  <hidden>
                         net (fo=1, routed)           0.055     2.674    <hidden>
    SLICE_X199Y474       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.276     2.905    <hidden>
    SLICE_X199Y474       FDRE                                         r  <hidden>
                         clock pessimism             -0.386     2.519    
    SLICE_X199Y474       FDRE (Hold_fdre_C_D)         0.047     2.566    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.566    
                         arrival time                           2.674    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.905ns
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.991     2.519    <hidden>
    SLICE_X199Y474       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y474       FDRE (Prop_fdre_C_Q)         0.100     2.619 r  <hidden>
                         net (fo=1, routed)           0.055     2.674    <hidden>
    SLICE_X199Y474       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.276     2.905    <hidden>
    SLICE_X199Y474       FDRE                                         r  <hidden>
                         clock pessimism             -0.386     2.519    
    SLICE_X199Y474       FDRE (Hold_fdre_C_D)         0.047     2.566    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.566    
                         arrival time                           2.674    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.930ns
    Source Clock Delay      (SCD):    2.539ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.011     2.539    sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X219Y495       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y495       FDCE (Prop_fdce_C_Q)         0.100     2.639 r  sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/Q
                         net (fo=1, routed)           0.055     2.694    sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r[0]
    SLICE_X219Y495       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.301     2.930    sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X219Y495       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/C
                         clock pessimism             -0.391     2.539    
    SLICE_X219Y495       FDCE (Hold_fdce_C_D)         0.047     2.586    sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.586    
                         arrival time                           2.694    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.925ns
    Source Clock Delay      (SCD):    2.535ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.007     2.535    <hidden>
    SLICE_X221Y486       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y486       FDRE (Prop_fdre_C_Q)         0.100     2.635 r  <hidden>
                         net (fo=1, routed)           0.055     2.690    <hidden>
    SLICE_X221Y486       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.296     2.925    <hidden>
    SLICE_X221Y486       FDRE                                         r  <hidden>
                         clock pessimism             -0.390     2.535    
    SLICE_X221Y486       FDRE (Hold_fdre_C_D)         0.047     2.582    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.582    
                         arrival time                           2.690    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.830ns
    Source Clock Delay      (SCD):    2.459ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.931     2.459    <hidden>
    SLICE_X217Y444       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y444       FDRE (Prop_fdre_C_Q)         0.100     2.559 r  <hidden>
                         net (fo=1, routed)           0.055     2.614    <hidden>
    SLICE_X217Y444       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.201     2.830    <hidden>
    SLICE_X217Y444       FDRE                                         r  <hidden>
                         clock pessimism             -0.371     2.459    
    SLICE_X217Y444       FDRE (Hold_fdre_C_D)         0.047     2.506    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.506    
                         arrival time                           2.614    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.830ns
    Source Clock Delay      (SCD):    2.459ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.931     2.459    <hidden>
    SLICE_X217Y444       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y444       FDRE (Prop_fdre_C_Q)         0.100     2.559 r  <hidden>
                         net (fo=1, routed)           0.055     2.614    <hidden>
    SLICE_X217Y444       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.201     2.830    <hidden>
    SLICE_X217Y444       FDRE                                         r  <hidden>
                         clock pessimism             -0.371     2.459    
    SLICE_X217Y444       FDRE (Hold_fdre_C_D)         0.047     2.506    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.506    
                         arrival time                           2.614    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.830ns
    Source Clock Delay      (SCD):    2.459ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.931     2.459    <hidden>
    SLICE_X217Y445       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y445       FDRE (Prop_fdre_C_Q)         0.100     2.559 r  <hidden>
                         net (fo=1, routed)           0.055     2.614    <hidden>
    SLICE_X217Y445       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.201     2.830    <hidden>
    SLICE_X217Y445       FDRE                                         r  <hidden>
                         clock pessimism             -0.371     2.459    
    SLICE_X217Y445       FDRE (Hold_fdre_C_D)         0.047     2.506    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.506    
                         arrival time                           2.614    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y39  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y39  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y38  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y38  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y37  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y37  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y36  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y36  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/TXOUTCLK   n/a            2.420         3.103       0.683      GTHE2_CHANNEL_X1Y39  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
Min Period        n/a     BUFG/I                   n/a            1.349         3.103       1.753      BUFGCTRL_X0Y16       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/I
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X179Y485       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X179Y485       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/C
Low Pulse Width   Slow    FDCE/C                   n/a            0.400         1.551       1.151      SLICE_X183Y485       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/C
Low Pulse Width   Fast    FDCE/C                   n/a            0.400         1.551       1.151      SLICE_X183Y485       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C                   n/a            0.400         1.551       1.151      SLICE_X183Y485       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/C
Low Pulse Width   Fast    FDCE/C                   n/a            0.400         1.551       1.151      SLICE_X183Y485       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/C
Low Pulse Width   Slow    FDCE/C                   n/a            0.400         1.551       1.151      SLICE_X183Y485       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/C
Low Pulse Width   Fast    FDCE/C                   n/a            0.400         1.551       1.151      SLICE_X183Y485       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X204Y481       <hidden>
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X204Y481       <hidden>
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X179Y485       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X179Y485       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X179Y485       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X179Y485       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X179Y485       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/data_out_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X179Y485       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/data_out_reg/C
High Pulse Width  Slow    FDCE/C                   n/a            0.350         1.551       1.201      SLICE_X183Y485       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/C
High Pulse Width  Fast    FDCE/C                   n/a            0.350         1.551       1.201      SLICE_X183Y485       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/C
High Pulse Width  Slow    FDCE/C                   n/a            0.350         1.551       1.201      SLICE_X183Y485       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/C
High Pulse Width  Fast    FDCE/C                   n/a            0.350         1.551       1.201      SLICE_X183Y485       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.661ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.875ns  (logic 0.663ns (23.064%)  route 2.212ns (76.936%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.940ns = ( 5.043 - 3.103 ) 
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.786     2.138    <hidden>
    SLICE_X214Y474       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y474       FDRE (Prop_fdre_C_Q)         0.216     2.354 r  <hidden>
                         net (fo=3, routed)           0.428     2.782    <hidden>
    SLICE_X213Y474       LUT2 (Prop_lut2_I0_O)        0.043     2.825 r  <hidden>
                         net (fo=1, routed)           0.337     3.162    <hidden>
    SLICE_X213Y474       LUT6 (Prop_lut6_I0_O)        0.043     3.205 f  <hidden>
                         net (fo=3, routed)           0.561     3.766    <hidden>
    SLICE_X219Y475       LUT4 (Prop_lut4_I0_O)        0.049     3.815 r  <hidden>
                         net (fo=3, routed)           0.173     3.988    <hidden>
    SLICE_X219Y476       LUT4 (Prop_lut4_I3_O)        0.129     4.117 f  <hidden>
                         net (fo=2, routed)           0.452     4.569    <hidden>
    SLICE_X210Y476       LUT3 (Prop_lut3_I2_O)        0.051     4.620 f  <hidden>
                         net (fo=2, routed)           0.261     4.881    <hidden>
    SLICE_X212Y478       LUT6 (Prop_lut6_I2_O)        0.132     5.013 r  <hidden>
                         net (fo=1, routed)           0.000     5.013    <hidden>
    SLICE_X212Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.741     5.043    <hidden>
    SLICE_X212Y478       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.196    
                         clock uncertainty           -0.035     5.161    
    SLICE_X212Y478       FDRE (Setup_fdre_C_D)        0.064     5.225    <hidden>
  -------------------------------------------------------------------
                         required time                          5.225    
                         arrival time                          -5.013    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.873ns  (logic 0.663ns (23.080%)  route 2.210ns (76.920%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.940ns = ( 5.043 - 3.103 ) 
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.786     2.138    <hidden>
    SLICE_X214Y474       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y474       FDRE (Prop_fdre_C_Q)         0.216     2.354 r  <hidden>
                         net (fo=3, routed)           0.428     2.782    <hidden>
    SLICE_X213Y474       LUT2 (Prop_lut2_I0_O)        0.043     2.825 r  <hidden>
                         net (fo=1, routed)           0.337     3.162    <hidden>
    SLICE_X213Y474       LUT6 (Prop_lut6_I0_O)        0.043     3.205 f  <hidden>
                         net (fo=3, routed)           0.561     3.766    <hidden>
    SLICE_X219Y475       LUT4 (Prop_lut4_I0_O)        0.049     3.815 r  <hidden>
                         net (fo=3, routed)           0.173     3.988    <hidden>
    SLICE_X219Y476       LUT4 (Prop_lut4_I3_O)        0.129     4.117 f  <hidden>
                         net (fo=2, routed)           0.452     4.569    <hidden>
    SLICE_X210Y476       LUT3 (Prop_lut3_I2_O)        0.051     4.620 f  <hidden>
                         net (fo=2, routed)           0.259     4.879    <hidden>
    SLICE_X212Y478       LUT5 (Prop_lut5_I1_O)        0.132     5.011 r  <hidden>
                         net (fo=1, routed)           0.000     5.011    <hidden>
    SLICE_X212Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.741     5.043    <hidden>
    SLICE_X212Y478       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.196    
                         clock uncertainty           -0.035     5.161    
    SLICE_X212Y478       FDRE (Setup_fdre_C_D)        0.065     5.226    <hidden>
  -------------------------------------------------------------------
                         required time                          5.226    
                         arrival time                          -5.011    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.315ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.771ns  (logic 0.566ns (20.429%)  route 2.205ns (79.571%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.939ns = ( 5.042 - 3.103 ) 
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.786     2.138    <hidden>
    SLICE_X214Y474       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y474       FDRE (Prop_fdre_C_Q)         0.216     2.354 r  <hidden>
                         net (fo=3, routed)           0.428     2.782    <hidden>
    SLICE_X213Y474       LUT2 (Prop_lut2_I0_O)        0.043     2.825 r  <hidden>
                         net (fo=1, routed)           0.337     3.162    <hidden>
    SLICE_X213Y474       LUT6 (Prop_lut6_I0_O)        0.043     3.205 f  <hidden>
                         net (fo=3, routed)           0.561     3.766    <hidden>
    SLICE_X219Y475       LUT4 (Prop_lut4_I0_O)        0.049     3.815 r  <hidden>
                         net (fo=3, routed)           0.224     4.040    <hidden>
    SLICE_X219Y475       LUT6 (Prop_lut6_I0_O)        0.129     4.169 r  <hidden>
                         net (fo=1, routed)           0.336     4.505    <hidden>
    SLICE_X218Y477       LUT6 (Prop_lut6_I4_O)        0.043     4.548 f  <hidden>
                         net (fo=2, routed)           0.318     4.866    <hidden>
    SLICE_X210Y477       LUT6 (Prop_lut6_I1_O)        0.043     4.909 r  <hidden>
                         net (fo=1, routed)           0.000     4.909    <hidden>
    SLICE_X210Y477       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.740     5.042    <hidden>
    SLICE_X210Y477       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.195    
                         clock uncertainty           -0.035     5.160    
    SLICE_X210Y477       FDRE (Setup_fdre_C_D)        0.064     5.224    <hidden>
  -------------------------------------------------------------------
                         required time                          5.224    
                         arrival time                          -4.909    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.653ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.186ns  (logic 0.254ns (11.621%)  route 1.932ns (88.379%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.949ns = ( 5.052 - 3.103 ) 
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.785     2.137    <hidden>
    SLICE_X210Y475       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y475       FDRE (Prop_fdre_C_Q)         0.254     2.391 r  <hidden>
                         net (fo=131, routed)         1.932     4.323    <hidden>
    SLICE_X214Y485       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.750     5.052    <hidden>
    SLICE_X214Y485       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.205    
                         clock uncertainty           -0.035     5.170    
    SLICE_X214Y485       FDRE (Setup_fdre_C_CE)      -0.194     4.976    <hidden>
  -------------------------------------------------------------------
                         required time                          4.976    
                         arrival time                          -4.323    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.653ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.186ns  (logic 0.254ns (11.621%)  route 1.932ns (88.379%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.949ns = ( 5.052 - 3.103 ) 
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.785     2.137    <hidden>
    SLICE_X210Y475       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y475       FDRE (Prop_fdre_C_Q)         0.254     2.391 r  <hidden>
                         net (fo=131, routed)         1.932     4.323    <hidden>
    SLICE_X214Y485       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.750     5.052    <hidden>
    SLICE_X214Y485       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.205    
                         clock uncertainty           -0.035     5.170    
    SLICE_X214Y485       FDRE (Setup_fdre_C_CE)      -0.194     4.976    <hidden>
  -------------------------------------------------------------------
                         required time                          4.976    
                         arrival time                          -4.323    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.653ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.186ns  (logic 0.254ns (11.621%)  route 1.932ns (88.379%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.949ns = ( 5.052 - 3.103 ) 
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.785     2.137    <hidden>
    SLICE_X210Y475       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y475       FDRE (Prop_fdre_C_Q)         0.254     2.391 r  <hidden>
                         net (fo=131, routed)         1.932     4.323    <hidden>
    SLICE_X214Y485       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.750     5.052    <hidden>
    SLICE_X214Y485       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.205    
                         clock uncertainty           -0.035     5.170    
    SLICE_X214Y485       FDRE (Setup_fdre_C_CE)      -0.194     4.976    <hidden>
  -------------------------------------------------------------------
                         required time                          4.976    
                         arrival time                          -4.323    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.653ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.186ns  (logic 0.254ns (11.621%)  route 1.932ns (88.379%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.949ns = ( 5.052 - 3.103 ) 
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.785     2.137    <hidden>
    SLICE_X210Y475       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y475       FDRE (Prop_fdre_C_Q)         0.254     2.391 r  <hidden>
                         net (fo=131, routed)         1.932     4.323    <hidden>
    SLICE_X214Y485       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.750     5.052    <hidden>
    SLICE_X214Y485       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.205    
                         clock uncertainty           -0.035     5.170    
    SLICE_X214Y485       FDRE (Setup_fdre_C_CE)      -0.194     4.976    <hidden>
  -------------------------------------------------------------------
                         required time                          4.976    
                         arrival time                          -4.323    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.653ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.186ns  (logic 0.254ns (11.621%)  route 1.932ns (88.379%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.949ns = ( 5.052 - 3.103 ) 
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.785     2.137    <hidden>
    SLICE_X210Y475       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y475       FDRE (Prop_fdre_C_Q)         0.254     2.391 r  <hidden>
                         net (fo=131, routed)         1.932     4.323    <hidden>
    SLICE_X214Y485       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.750     5.052    <hidden>
    SLICE_X214Y485       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.205    
                         clock uncertainty           -0.035     5.170    
    SLICE_X214Y485       FDRE (Setup_fdre_C_CE)      -0.194     4.976    <hidden>
  -------------------------------------------------------------------
                         required time                          4.976    
                         arrival time                          -4.323    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.761ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.076ns  (logic 0.254ns (12.237%)  route 1.822ns (87.763%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.947ns = ( 5.050 - 3.103 ) 
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.785     2.137    <hidden>
    SLICE_X210Y475       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y475       FDRE (Prop_fdre_C_Q)         0.254     2.391 r  <hidden>
                         net (fo=131, routed)         1.822     4.213    <hidden>
    SLICE_X215Y483       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.748     5.050    <hidden>
    SLICE_X215Y483       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.203    
                         clock uncertainty           -0.035     5.168    
    SLICE_X215Y483       FDRE (Setup_fdre_C_CE)      -0.194     4.974    <hidden>
  -------------------------------------------------------------------
                         required time                          4.974    
                         arrival time                          -4.213    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.761ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.076ns  (logic 0.254ns (12.237%)  route 1.822ns (87.763%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.947ns = ( 5.050 - 3.103 ) 
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.785     2.137    <hidden>
    SLICE_X210Y475       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y475       FDRE (Prop_fdre_C_Q)         0.254     2.391 r  <hidden>
                         net (fo=131, routed)         1.822     4.213    <hidden>
    SLICE_X215Y483       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.748     5.050    <hidden>
    SLICE_X215Y483       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.203    
                         clock uncertainty           -0.035     5.168    
    SLICE_X215Y483       FDRE (Setup_fdre_C_CE)      -0.194     4.974    <hidden>
  -------------------------------------------------------------------
                         required time                          4.974    
                         arrival time                          -4.213    
  -------------------------------------------------------------------
                         slack                                  0.761    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/gearboxslipignorecount_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/gearboxslipignorecount_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.128ns (62.874%)  route 0.076ns (37.126%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.240ns
    Source Clock Delay      (SCD):    0.985ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.447     0.985    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X221Y481       FDSE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/gearboxslipignorecount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y481       FDSE (Prop_fdse_C_Q)         0.100     1.085 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/gearboxslipignorecount_reg[2]/Q
                         net (fo=4, routed)           0.076     1.161    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/gearboxslipignorecount_reg[2]
    SLICE_X220Y481       LUT4 (Prop_lut4_I2_O)        0.028     1.189 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/gearboxslipignorecount[3]_i_1/O
                         net (fo=1, routed)           0.000     1.189    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/gearboxslipignorecount[3]_i_1_n_0
    SLICE_X220Y481       FDSE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/gearboxslipignorecount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.602     1.240    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X220Y481       FDSE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/gearboxslipignorecount_reg[3]/C
                         clock pessimism             -0.244     0.996    
    SLICE_X220Y481       FDSE (Hold_fdse_C_D)         0.087     1.083    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/gearboxslipignorecount_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.128ns (55.766%)  route 0.102ns (44.234%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    0.982ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.444     0.982    <hidden>
    SLICE_X215Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y478       FDRE (Prop_fdre_C_Q)         0.100     1.082 r  <hidden>
                         net (fo=2, routed)           0.102     1.184    <hidden>
    SLICE_X216Y478       LUT3 (Prop_lut3_I2_O)        0.028     1.212 r  <hidden>
                         net (fo=1, routed)           0.000     1.212    <hidden>
    SLICE_X216Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.599     1.237    <hidden>
    SLICE_X216Y478       FDRE                                         r  <hidden>
                         clock pessimism             -0.220     1.017    
    SLICE_X216Y478       FDRE (Hold_fdre_C_D)         0.087     1.104    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.435     0.973    <hidden>
    SLICE_X203Y476       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y476       FDRE (Prop_fdre_C_Q)         0.100     1.073 r  <hidden>
                         net (fo=1, routed)           0.055     1.128    <hidden>
    SLICE_X203Y476       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.588     1.226    <hidden>
    SLICE_X203Y476       FDRE                                         r  <hidden>
                         clock pessimism             -0.253     0.973    
    SLICE_X203Y476       FDRE (Hold_fdre_C_D)         0.047     1.020    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.435     0.973    <hidden>
    SLICE_X205Y476       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y476       FDRE (Prop_fdre_C_Q)         0.100     1.073 r  <hidden>
                         net (fo=1, routed)           0.055     1.128    <hidden>
    SLICE_X205Y476       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.588     1.226    <hidden>
    SLICE_X205Y476       FDRE                                         r  <hidden>
                         clock pessimism             -0.253     0.973    
    SLICE_X205Y476       FDRE (Hold_fdre_C_D)         0.047     1.020    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.435     0.973    <hidden>
    SLICE_X205Y473       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y473       FDRE (Prop_fdre_C_Q)         0.100     1.073 r  <hidden>
                         net (fo=1, routed)           0.055     1.128    <hidden>
    SLICE_X205Y473       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.588     1.226    <hidden>
    SLICE_X205Y473       FDRE                                         r  <hidden>
                         clock pessimism             -0.253     0.973    
    SLICE_X205Y473       FDRE (Hold_fdre_C_D)         0.047     1.020    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sfp_2_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/sync1_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/sync1_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.452     0.990    sfp_2_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/CLK
    SLICE_X215Y488       FDRE                                         r  sfp_2_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/sync1_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y488       FDRE (Prop_fdre_C_Q)         0.100     1.090 r  sfp_2_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/sync1_r_reg[0]/Q
                         net (fo=1, routed)           0.055     1.145    sfp_2_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/sync1_r[0]
    SLICE_X215Y488       FDRE                                         r  sfp_2_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/sync1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.609     1.247    sfp_2_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/CLK
    SLICE_X215Y488       FDRE                                         r  sfp_2_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/sync1_r_reg[1]/C
                         clock pessimism             -0.257     0.990    
    SLICE_X215Y488       FDRE (Hold_fdre_C_D)         0.047     1.037    sfp_2_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/sync1_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.987ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.449     0.987    <hidden>
    SLICE_X213Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y484       FDRE (Prop_fdre_C_Q)         0.100     1.087 r  <hidden>
                         net (fo=1, routed)           0.055     1.142    <hidden>
    SLICE_X213Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.603     1.241    <hidden>
    SLICE_X213Y484       FDRE                                         r  <hidden>
                         clock pessimism             -0.254     0.987    
    SLICE_X213Y484       FDRE (Hold_fdre_C_D)         0.047     1.034    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    0.987ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.449     0.987    <hidden>
    SLICE_X215Y483       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y483       FDRE (Prop_fdre_C_Q)         0.100     1.087 r  <hidden>
                         net (fo=1, routed)           0.055     1.142    <hidden>
    SLICE_X215Y483       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.604     1.242    <hidden>
    SLICE_X215Y483       FDRE                                         r  <hidden>
                         clock pessimism             -0.255     0.987    
    SLICE_X215Y483       FDRE (Hold_fdre_C_D)         0.047     1.034    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.434     0.972    <hidden>
    SLICE_X201Y475       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y475       FDRE (Prop_fdre_C_Q)         0.100     1.072 r  <hidden>
                         net (fo=1, routed)           0.055     1.127    <hidden>
    SLICE_X201Y475       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.586     1.224    <hidden>
    SLICE_X201Y475       FDRE                                         r  <hidden>
                         clock pessimism             -0.252     0.972    
    SLICE_X201Y475       FDRE (Hold_fdre_C_D)         0.047     1.019    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.019    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.439     0.977    <hidden>
    SLICE_X207Y473       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y473       FDRE (Prop_fdre_C_Q)         0.100     1.077 r  <hidden>
                         net (fo=1, routed)           0.055     1.132    <hidden>
    SLICE_X207Y473       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.592     1.230    <hidden>
    SLICE_X207Y473       FDRE                                         r  <hidden>
                         clock pessimism             -0.253     0.977    
    SLICE_X207Y473       FDRE (Hold_fdre_C_D)         0.047     1.024    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y38  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y38  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/RXOUTCLK   n/a            2.420         3.103       0.683      GTHE2_CHANNEL_X1Y38  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
Min Period        n/a     BUFH/I                   n/a            1.349         3.103       1.753      BUFHCE_X1Y109        sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/I
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X219Y485       sfp_2_pcs_pma_inst/inst/gt_rxd_d1_reg[16]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X220Y480       sfp_2_pcs_pma_inst/inst/gt_rxd_d1_reg[1]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X219Y481       sfp_2_pcs_pma_inst/inst/gt_rxd_d1_reg[5]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X219Y489       sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event_reg[1]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X220Y490       sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[4]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X219Y491       sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[9]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X219Y485       sfp_2_pcs_pma_inst/inst/gt_rxd_d1_reg[16]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X219Y485       sfp_2_pcs_pma_inst/inst/gt_rxd_d1_reg[16]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X220Y480       sfp_2_pcs_pma_inst/inst/gt_rxd_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X220Y480       sfp_2_pcs_pma_inst/inst/gt_rxd_d1_reg[1]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X219Y481       sfp_2_pcs_pma_inst/inst/gt_rxd_d1_reg[5]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X219Y481       sfp_2_pcs_pma_inst/inst/gt_rxd_d1_reg[5]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X219Y489       sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event_reg[1]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X219Y489       sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event_reg[1]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X220Y490       sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[4]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X220Y490       sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[4]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X220Y485       sfp_2_pcs_pma_inst/inst/gt0_rxbufreset_i_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X220Y485       sfp_2_pcs_pma_inst/inst/gt0_rxbufreset_i_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X219Y490       sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X219Y490       sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X218Y486       sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X218Y486       sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X219Y490       sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X219Y490       sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X217Y482       sfp_2_pcs_pma_inst/inst/gt_rxc_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X217Y482       sfp_2_pcs_pma_inst/inst/gt_rxc_d1_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.661ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.831ns  (logic 0.663ns (23.418%)  route 2.168ns (76.582%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.947ns = ( 5.050 - 3.103 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.799     2.151    <hidden>
    SLICE_X208Y461       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y461       FDRE (Prop_fdre_C_Q)         0.232     2.383 r  <hidden>
                         net (fo=11, routed)          0.534     2.917    <hidden>
    SLICE_X208Y463       LUT4 (Prop_lut4_I0_O)        0.127     3.044 f  <hidden>
                         net (fo=1, routed)           0.356     3.400    <hidden>
    SLICE_X208Y463       LUT5 (Prop_lut5_I0_O)        0.132     3.532 f  <hidden>
                         net (fo=1, routed)           0.302     3.834    <hidden>
    SLICE_X209Y461       LUT4 (Prop_lut4_I3_O)        0.043     3.877 r  <hidden>
                         net (fo=1, routed)           0.412     4.290    <hidden>
    SLICE_X209Y462       LUT6 (Prop_lut6_I1_O)        0.043     4.333 r  <hidden>
                         net (fo=2, routed)           0.297     4.630    <hidden>
    SLICE_X209Y463       LUT6 (Prop_lut6_I5_O)        0.043     4.673 r  <hidden>
                         net (fo=2, routed)           0.266     4.939    <hidden>
    SLICE_X210Y464       LUT5 (Prop_lut5_I2_O)        0.043     4.982 r  <hidden>
                         net (fo=1, routed)           0.000     4.982    <hidden>
    SLICE_X210Y464       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.748     5.050    <hidden>
    SLICE_X210Y464       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.203    
                         clock uncertainty           -0.035     5.168    
    SLICE_X210Y464       FDRE (Setup_fdre_C_D)        0.065     5.233    <hidden>
  -------------------------------------------------------------------
                         required time                          5.233    
                         arrival time                          -4.982    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.832ns  (logic 0.663ns (23.409%)  route 2.169ns (76.591%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.947ns = ( 5.050 - 3.103 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.799     2.151    <hidden>
    SLICE_X208Y461       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y461       FDRE (Prop_fdre_C_Q)         0.232     2.383 f  <hidden>
                         net (fo=11, routed)          0.534     2.917    <hidden>
    SLICE_X208Y463       LUT4 (Prop_lut4_I0_O)        0.127     3.044 r  <hidden>
                         net (fo=1, routed)           0.356     3.400    <hidden>
    SLICE_X208Y463       LUT5 (Prop_lut5_I0_O)        0.132     3.532 r  <hidden>
                         net (fo=1, routed)           0.302     3.834    <hidden>
    SLICE_X209Y461       LUT4 (Prop_lut4_I3_O)        0.043     3.877 f  <hidden>
                         net (fo=1, routed)           0.412     4.290    <hidden>
    SLICE_X209Y462       LUT6 (Prop_lut6_I1_O)        0.043     4.333 f  <hidden>
                         net (fo=2, routed)           0.297     4.630    <hidden>
    SLICE_X209Y463       LUT6 (Prop_lut6_I5_O)        0.043     4.673 f  <hidden>
                         net (fo=2, routed)           0.267     4.940    <hidden>
    SLICE_X210Y464       LUT6 (Prop_lut6_I1_O)        0.043     4.983 r  <hidden>
                         net (fo=1, routed)           0.000     4.983    <hidden>
    SLICE_X210Y464       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.748     5.050    <hidden>
    SLICE_X210Y464       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.203    
                         clock uncertainty           -0.035     5.168    
    SLICE_X210Y464       FDRE (Setup_fdre_C_D)        0.066     5.234    <hidden>
  -------------------------------------------------------------------
                         required time                          5.234    
                         arrival time                          -4.983    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.430ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.656ns  (logic 0.663ns (24.962%)  route 1.993ns (75.038%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.947ns = ( 5.050 - 3.103 ) 
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.794     2.146    <hidden>
    SLICE_X205Y461       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y461       FDRE (Prop_fdre_C_Q)         0.216     2.362 r  <hidden>
                         net (fo=4, routed)           0.479     2.841    <hidden>
    SLICE_X206Y461       LUT2 (Prop_lut2_I1_O)        0.043     2.884 r  <hidden>
                         net (fo=1, routed)           0.352     3.236    <hidden>
    SLICE_X206Y461       LUT6 (Prop_lut6_I0_O)        0.043     3.279 f  <hidden>
                         net (fo=3, routed)           0.409     3.688    <hidden>
    SLICE_X209Y461       LUT4 (Prop_lut4_I0_O)        0.049     3.737 r  <hidden>
                         net (fo=3, routed)           0.195     3.932    <hidden>
    SLICE_X208Y463       LUT4 (Prop_lut4_I3_O)        0.129     4.061 f  <hidden>
                         net (fo=2, routed)           0.323     4.384    <hidden>
    SLICE_X210Y465       LUT3 (Prop_lut3_I2_O)        0.051     4.435 f  <hidden>
                         net (fo=2, routed)           0.235     4.670    <hidden>
    SLICE_X210Y464       LUT6 (Prop_lut6_I2_O)        0.132     4.802 r  <hidden>
                         net (fo=1, routed)           0.000     4.802    <hidden>
    SLICE_X210Y464       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.748     5.050    <hidden>
    SLICE_X210Y464       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.203    
                         clock uncertainty           -0.035     5.168    
    SLICE_X210Y464       FDRE (Setup_fdre_C_D)        0.064     5.232    <hidden>
  -------------------------------------------------------------------
                         required time                          5.232    
                         arrival time                          -4.802    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.735ns  (required time - arrival time)
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.907ns  (logic 0.394ns (20.658%)  route 1.513ns (79.342%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.945ns = ( 5.048 - 3.103 ) 
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.788     2.140    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X220Y473       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y473       FDRE (Prop_fdre_C_Q)         0.254     2.394 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[15]/Q
                         net (fo=2, routed)           0.349     2.743    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[15]
    SLICE_X221Y473       LUT4 (Prop_lut4_I2_O)        0.043     2.786 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_10/O
                         net (fo=1, routed)           0.422     3.208    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_10_n_0
    SLICE_X221Y471       LUT5 (Prop_lut5_I1_O)        0.043     3.251 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.294     3.545    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X221Y470       LUT5 (Prop_lut5_I1_O)        0.054     3.599 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_event[10]_i_1/O
                         net (fo=11, routed)          0.448     4.047    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    SLICE_X219Y468       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.746     5.048    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y468       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[2]/C
                         clock pessimism              0.153     5.201    
                         clock uncertainty           -0.035     5.166    
    SLICE_X219Y468       FDRE (Setup_fdre_C_R)       -0.383     4.783    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[2]
  -------------------------------------------------------------------
                         required time                          4.783    
                         arrival time                          -4.047    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.735ns  (required time - arrival time)
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.907ns  (logic 0.394ns (20.658%)  route 1.513ns (79.342%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.945ns = ( 5.048 - 3.103 ) 
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.788     2.140    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X220Y473       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y473       FDRE (Prop_fdre_C_Q)         0.254     2.394 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[15]/Q
                         net (fo=2, routed)           0.349     2.743    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[15]
    SLICE_X221Y473       LUT4 (Prop_lut4_I2_O)        0.043     2.786 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_10/O
                         net (fo=1, routed)           0.422     3.208    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_10_n_0
    SLICE_X221Y471       LUT5 (Prop_lut5_I1_O)        0.043     3.251 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.294     3.545    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X221Y470       LUT5 (Prop_lut5_I1_O)        0.054     3.599 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_event[10]_i_1/O
                         net (fo=11, routed)          0.448     4.047    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    SLICE_X219Y468       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.746     5.048    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y468       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[3]/C
                         clock pessimism              0.153     5.201    
                         clock uncertainty           -0.035     5.166    
    SLICE_X219Y468       FDRE (Setup_fdre_C_R)       -0.383     4.783    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[3]
  -------------------------------------------------------------------
                         required time                          4.783    
                         arrival time                          -4.047    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.735ns  (required time - arrival time)
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.907ns  (logic 0.394ns (20.658%)  route 1.513ns (79.342%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.945ns = ( 5.048 - 3.103 ) 
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.788     2.140    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X220Y473       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y473       FDRE (Prop_fdre_C_Q)         0.254     2.394 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[15]/Q
                         net (fo=2, routed)           0.349     2.743    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[15]
    SLICE_X221Y473       LUT4 (Prop_lut4_I2_O)        0.043     2.786 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_10/O
                         net (fo=1, routed)           0.422     3.208    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_10_n_0
    SLICE_X221Y471       LUT5 (Prop_lut5_I1_O)        0.043     3.251 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.294     3.545    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X221Y470       LUT5 (Prop_lut5_I1_O)        0.054     3.599 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_event[10]_i_1/O
                         net (fo=11, routed)          0.448     4.047    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    SLICE_X219Y468       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.746     5.048    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y468       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[4]/C
                         clock pessimism              0.153     5.201    
                         clock uncertainty           -0.035     5.166    
    SLICE_X219Y468       FDRE (Setup_fdre_C_R)       -0.383     4.783    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[4]
  -------------------------------------------------------------------
                         required time                          4.783    
                         arrival time                          -4.047    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.735ns  (required time - arrival time)
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.907ns  (logic 0.394ns (20.658%)  route 1.513ns (79.342%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.945ns = ( 5.048 - 3.103 ) 
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.788     2.140    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X220Y473       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y473       FDRE (Prop_fdre_C_Q)         0.254     2.394 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[15]/Q
                         net (fo=2, routed)           0.349     2.743    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[15]
    SLICE_X221Y473       LUT4 (Prop_lut4_I2_O)        0.043     2.786 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_10/O
                         net (fo=1, routed)           0.422     3.208    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_10_n_0
    SLICE_X221Y471       LUT5 (Prop_lut5_I1_O)        0.043     3.251 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.294     3.545    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X221Y470       LUT5 (Prop_lut5_I1_O)        0.054     3.599 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_event[10]_i_1/O
                         net (fo=11, routed)          0.448     4.047    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    SLICE_X219Y468       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.746     5.048    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y468       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[5]/C
                         clock pessimism              0.153     5.201    
                         clock uncertainty           -0.035     5.166    
    SLICE_X219Y468       FDRE (Setup_fdre_C_R)       -0.383     4.783    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[5]
  -------------------------------------------------------------------
                         required time                          4.783    
                         arrival time                          -4.047    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.814ns  (required time - arrival time)
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.828ns  (logic 0.394ns (21.549%)  route 1.434ns (78.451%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.945ns = ( 5.048 - 3.103 ) 
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.788     2.140    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X220Y473       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y473       FDRE (Prop_fdre_C_Q)         0.254     2.394 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[15]/Q
                         net (fo=2, routed)           0.349     2.743    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[15]
    SLICE_X221Y473       LUT4 (Prop_lut4_I2_O)        0.043     2.786 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_10/O
                         net (fo=1, routed)           0.422     3.208    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_10_n_0
    SLICE_X221Y471       LUT5 (Prop_lut5_I1_O)        0.043     3.251 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.294     3.545    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X221Y470       LUT5 (Prop_lut5_I1_O)        0.054     3.599 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_event[10]_i_1/O
                         net (fo=11, routed)          0.369     3.968    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    SLICE_X219Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.746     5.048    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[10]/C
                         clock pessimism              0.153     5.201    
                         clock uncertainty           -0.035     5.166    
    SLICE_X219Y469       FDRE (Setup_fdre_C_R)       -0.383     4.783    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[10]
  -------------------------------------------------------------------
                         required time                          4.783    
                         arrival time                          -3.968    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             0.814ns  (required time - arrival time)
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.828ns  (logic 0.394ns (21.549%)  route 1.434ns (78.451%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.945ns = ( 5.048 - 3.103 ) 
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.788     2.140    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X220Y473       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y473       FDRE (Prop_fdre_C_Q)         0.254     2.394 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[15]/Q
                         net (fo=2, routed)           0.349     2.743    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[15]
    SLICE_X221Y473       LUT4 (Prop_lut4_I2_O)        0.043     2.786 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_10/O
                         net (fo=1, routed)           0.422     3.208    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_10_n_0
    SLICE_X221Y471       LUT5 (Prop_lut5_I1_O)        0.043     3.251 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.294     3.545    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X221Y470       LUT5 (Prop_lut5_I1_O)        0.054     3.599 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_event[10]_i_1/O
                         net (fo=11, routed)          0.369     3.968    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    SLICE_X219Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.746     5.048    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[7]/C
                         clock pessimism              0.153     5.201    
                         clock uncertainty           -0.035     5.166    
    SLICE_X219Y469       FDRE (Setup_fdre_C_R)       -0.383     4.783    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[7]
  -------------------------------------------------------------------
                         required time                          4.783    
                         arrival time                          -3.968    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             0.814ns  (required time - arrival time)
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.828ns  (logic 0.394ns (21.549%)  route 1.434ns (78.451%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.945ns = ( 5.048 - 3.103 ) 
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.788     2.140    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X220Y473       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y473       FDRE (Prop_fdre_C_Q)         0.254     2.394 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[15]/Q
                         net (fo=2, routed)           0.349     2.743    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[15]
    SLICE_X221Y473       LUT4 (Prop_lut4_I2_O)        0.043     2.786 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_10/O
                         net (fo=1, routed)           0.422     3.208    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_10_n_0
    SLICE_X221Y471       LUT5 (Prop_lut5_I1_O)        0.043     3.251 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.294     3.545    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X221Y470       LUT5 (Prop_lut5_I1_O)        0.054     3.599 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_event[10]_i_1/O
                         net (fo=11, routed)          0.369     3.968    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    SLICE_X219Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.746     5.048    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[8]/C
                         clock pessimism              0.153     5.201    
                         clock uncertainty           -0.035     5.166    
    SLICE_X219Y469       FDRE (Setup_fdre_C_R)       -0.383     4.783    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[8]
  -------------------------------------------------------------------
                         required time                          4.783    
                         arrival time                          -3.968    
  -------------------------------------------------------------------
                         slack                                  0.814    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.525%)  route 0.055ns (35.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.450     0.988    <hidden>
    SLICE_X217Y463       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y463       FDRE (Prop_fdre_C_Q)         0.100     1.088 r  <hidden>
                         net (fo=1, routed)           0.055     1.143    <hidden>
    SLICE_X216Y463       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.606     1.244    <hidden>
    SLICE_X216Y463       FDRE                                         r  <hidden>
                         clock pessimism             -0.245     0.999    
    SLICE_X216Y463       FDRE (Hold_fdre_C_D)         0.059     1.058    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.129ns (61.144%)  route 0.082ns (38.856%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.450     0.988    <hidden>
    SLICE_X213Y462       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y462       FDRE (Prop_fdre_C_Q)         0.100     1.088 r  <hidden>
                         net (fo=1, routed)           0.082     1.170    <hidden>
    SLICE_X212Y462       LUT3 (Prop_lut3_I2_O)        0.029     1.199 r  <hidden>
                         net (fo=1, routed)           0.000     1.199    <hidden>
    SLICE_X212Y462       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.605     1.243    <hidden>
    SLICE_X212Y462       FDRE                                         r  <hidden>
                         clock pessimism             -0.244     0.999    
    SLICE_X212Y462       FDRE (Hold_fdre_C_D)         0.096     1.095    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 sfp_3_pcs_pma_inst/inst/gt_rxd_d1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.986ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.448     0.986    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X221Y467       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt_rxd_d1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y467       FDRE (Prop_fdre_C_Q)         0.100     1.086 r  sfp_3_pcs_pma_inst/inst/gt_rxd_d1_reg[23]/Q
                         net (fo=1, routed)           0.055     1.141    <hidden>
    SLICE_X221Y467       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.603     1.241    <hidden>
    SLICE_X221Y467       FDRE                                         r  <hidden>
                         clock pessimism             -0.255     0.986    
    SLICE_X221Y467       FDRE (Hold_fdre_C_D)         0.049     1.035    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 sfp_3_pcs_pma_inst/inst/gt_rxd_d1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.445     0.983    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X217Y470       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt_rxd_d1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y470       FDRE (Prop_fdre_C_Q)         0.100     1.083 r  sfp_3_pcs_pma_inst/inst/gt_rxd_d1_reg[31]/Q
                         net (fo=1, routed)           0.055     1.138    <hidden>
    SLICE_X217Y470       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.600     1.238    <hidden>
    SLICE_X217Y470       FDRE                                         r  <hidden>
                         clock pessimism             -0.255     0.983    
    SLICE_X217Y470       FDRE (Hold_fdre_C_D)         0.049     1.032    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.443     0.981    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X213Y471       FDPE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y471       FDPE (Prop_fdpe_C_Q)         0.100     1.081 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/Q
                         net (fo=1, routed)           0.055     1.136    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r[0]
    SLICE_X213Y471       FDPE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.597     1.235    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X213Y471       FDPE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/C
                         clock pessimism             -0.254     0.981    
    SLICE_X213Y471       FDPE (Hold_fdpe_C_D)         0.047     1.028    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.438     0.976    <hidden>
    SLICE_X199Y470       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y470       FDRE (Prop_fdre_C_Q)         0.100     1.076 r  <hidden>
                         net (fo=1, routed)           0.055     1.131    <hidden>
    SLICE_X199Y470       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.591     1.229    <hidden>
    SLICE_X199Y470       FDRE                                         r  <hidden>
                         clock pessimism             -0.253     0.976    
    SLICE_X199Y470       FDRE (Hold_fdre_C_D)         0.047     1.023    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.131    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    0.982ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.444     0.982    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X215Y471       FDPE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y471       FDPE (Prop_fdpe_C_Q)         0.100     1.082 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/Q
                         net (fo=1, routed)           0.055     1.137    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r[0]
    SLICE_X215Y471       FDPE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.599     1.237    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X215Y471       FDPE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/C
                         clock pessimism             -0.255     0.982    
    SLICE_X215Y471       FDPE (Hold_fdpe_C_D)         0.047     1.029    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sfp_3_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/sync1_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/sync1_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    0.987ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.449     0.987    sfp_3_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/CLK
    SLICE_X219Y466       FDRE                                         r  sfp_3_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/sync1_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y466       FDRE (Prop_fdre_C_Q)         0.100     1.087 r  sfp_3_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/sync1_r_reg[0]/Q
                         net (fo=1, routed)           0.055     1.142    sfp_3_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/sync1_r[0]
    SLICE_X219Y466       FDRE                                         r  sfp_3_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/sync1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.604     1.242    sfp_3_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/CLK
    SLICE_X219Y466       FDRE                                         r  sfp_3_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/sync1_r_reg[1]/C
                         clock pessimism             -0.255     0.987    
    SLICE_X219Y466       FDRE (Hold_fdre_C_D)         0.047     1.034    sfp_3_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/sync1_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.445     0.983    <hidden>
    SLICE_X207Y467       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y467       FDRE (Prop_fdre_C_Q)         0.100     1.083 r  <hidden>
                         net (fo=1, routed)           0.055     1.138    <hidden>
    SLICE_X207Y467       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.599     1.237    <hidden>
    SLICE_X207Y467       FDRE                                         r  <hidden>
                         clock pessimism             -0.254     0.983    
    SLICE_X207Y467       FDRE (Hold_fdre_C_D)         0.047     1.030    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.441     0.979    <hidden>
    SLICE_X209Y471       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y471       FDRE (Prop_fdre_C_Q)         0.100     1.079 r  <hidden>
                         net (fo=1, routed)           0.055     1.134    <hidden>
    SLICE_X209Y471       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.596     1.234    <hidden>
    SLICE_X209Y471       FDRE                                         r  <hidden>
                         clock pessimism             -0.255     0.979    
    SLICE_X209Y471       FDRE (Hold_fdre_C_D)         0.047     1.026    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y37  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y37  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/RXOUTCLK   n/a            2.420         3.103       0.683      GTHE2_CHANNEL_X1Y37  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
Min Period        n/a     BUFH/I                   n/a            1.349         3.103       1.753      BUFHCE_X1Y110        sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/I
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X221Y467       sfp_3_pcs_pma_inst/inst/gt_rxd_d1_reg[18]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X221Y469       sfp_3_pcs_pma_inst/inst/gt_rxd_d1_reg[20]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X221Y471       sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event_reg[1]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X219Y468       sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[4]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X219Y469       sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[9]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X220Y466       sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X221Y467       sfp_3_pcs_pma_inst/inst/gt_rxd_d1_reg[18]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X221Y467       sfp_3_pcs_pma_inst/inst/gt_rxd_d1_reg[18]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X221Y469       sfp_3_pcs_pma_inst/inst/gt_rxd_d1_reg[20]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X221Y469       sfp_3_pcs_pma_inst/inst/gt_rxd_d1_reg[20]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X221Y471       sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event_reg[1]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X221Y471       sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event_reg[1]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X219Y468       sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[4]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X219Y468       sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[4]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X219Y469       sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[9]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X219Y469       sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[9]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X221Y469       sfp_3_pcs_pma_inst/inst/gt0_rxbufreset_i_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X221Y469       sfp_3_pcs_pma_inst/inst/gt0_rxbufreset_i_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X210Y465       sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X210Y465       sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X217Y468       sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X217Y468       sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X210Y465       sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X210Y465       sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X218Y467       sfp_3_pcs_pma_inst/inst/gt_rxc_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X218Y467       sfp_3_pcs_pma_inst/inst/gt_rxc_d1_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.305ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.661ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.305ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 0.699ns (25.520%)  route 2.040ns (74.480%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.946ns = ( 5.049 - 3.103 ) 
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.803     2.155    <hidden>
    SLICE_X210Y456       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y456       FDRE (Prop_fdre_C_Q)         0.254     2.409 r  <hidden>
                         net (fo=3, routed)           0.607     3.016    <hidden>
    SLICE_X206Y456       LUT5 (Prop_lut5_I2_O)        0.048     3.064 r  <hidden>
                         net (fo=1, routed)           0.152     3.216    <hidden>
    SLICE_X206Y456       LUT6 (Prop_lut6_I1_O)        0.132     3.348 f  <hidden>
                         net (fo=1, routed)           0.335     3.682    <hidden>
    SLICE_X207Y456       LUT4 (Prop_lut4_I3_O)        0.043     3.725 r  <hidden>
                         net (fo=3, routed)           0.313     4.038    <hidden>
    SLICE_X207Y455       LUT4 (Prop_lut4_I3_O)        0.043     4.081 f  <hidden>
                         net (fo=2, routed)           0.409     4.490    <hidden>
    SLICE_X205Y455       LUT3 (Prop_lut3_I2_O)        0.050     4.540 f  <hidden>
                         net (fo=2, routed)           0.225     4.765    <hidden>
    SLICE_X205Y455       LUT6 (Prop_lut6_I2_O)        0.129     4.894 r  <hidden>
                         net (fo=1, routed)           0.000     4.894    <hidden>
    SLICE_X205Y455       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.747     5.049    <hidden>
    SLICE_X205Y455       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.202    
                         clock uncertainty           -0.035     5.167    
    SLICE_X205Y455       FDRE (Setup_fdre_C_D)        0.032     5.199    <hidden>
  -------------------------------------------------------------------
                         required time                          5.199    
                         arrival time                          -4.894    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.310ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.766ns  (logic 0.699ns (25.272%)  route 2.067ns (74.728%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.946ns = ( 5.049 - 3.103 ) 
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.803     2.155    <hidden>
    SLICE_X210Y456       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y456       FDRE (Prop_fdre_C_Q)         0.254     2.409 r  <hidden>
                         net (fo=3, routed)           0.607     3.016    <hidden>
    SLICE_X206Y456       LUT5 (Prop_lut5_I2_O)        0.048     3.064 r  <hidden>
                         net (fo=1, routed)           0.152     3.216    <hidden>
    SLICE_X206Y456       LUT6 (Prop_lut6_I1_O)        0.132     3.348 f  <hidden>
                         net (fo=1, routed)           0.335     3.682    <hidden>
    SLICE_X207Y456       LUT4 (Prop_lut4_I3_O)        0.043     3.725 r  <hidden>
                         net (fo=3, routed)           0.313     4.038    <hidden>
    SLICE_X207Y455       LUT4 (Prop_lut4_I3_O)        0.043     4.081 f  <hidden>
                         net (fo=2, routed)           0.409     4.490    <hidden>
    SLICE_X205Y455       LUT3 (Prop_lut3_I2_O)        0.050     4.540 f  <hidden>
                         net (fo=2, routed)           0.252     4.792    <hidden>
    SLICE_X204Y455       LUT5 (Prop_lut5_I1_O)        0.129     4.921 r  <hidden>
                         net (fo=1, routed)           0.000     4.921    <hidden>
    SLICE_X204Y455       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.747     5.049    <hidden>
    SLICE_X204Y455       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.202    
                         clock uncertainty           -0.035     5.167    
    SLICE_X204Y455       FDRE (Setup_fdre_C_D)        0.064     5.231    <hidden>
  -------------------------------------------------------------------
                         required time                          5.231    
                         arrival time                          -4.921    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.376ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.669ns  (logic 0.706ns (26.450%)  route 1.963ns (73.550%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.946ns = ( 5.049 - 3.103 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.802     2.154    <hidden>
    SLICE_X209Y457       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y457       FDRE (Prop_fdre_C_Q)         0.198     2.352 f  <hidden>
                         net (fo=3, routed)           0.405     2.757    <hidden>
    SLICE_X210Y458       LUT5 (Prop_lut5_I4_O)        0.126     2.883 r  <hidden>
                         net (fo=1, routed)           0.185     3.069    <hidden>
    SLICE_X211Y458       LUT6 (Prop_lut6_I1_O)        0.126     3.195 f  <hidden>
                         net (fo=3, routed)           0.432     3.627    <hidden>
    SLICE_X210Y457       LUT4 (Prop_lut4_I0_O)        0.043     3.670 f  <hidden>
                         net (fo=2, routed)           0.390     4.060    <hidden>
    SLICE_X208Y457       LUT6 (Prop_lut6_I2_O)        0.127     4.187 f  <hidden>
                         net (fo=2, routed)           0.264     4.451    <hidden>
    SLICE_X206Y455       LUT6 (Prop_lut6_I5_O)        0.043     4.494 f  <hidden>
                         net (fo=2, routed)           0.287     4.780    <hidden>
    SLICE_X205Y455       LUT6 (Prop_lut6_I1_O)        0.043     4.823 r  <hidden>
                         net (fo=1, routed)           0.000     4.823    <hidden>
    SLICE_X205Y455       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.747     5.049    <hidden>
    SLICE_X205Y455       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.202    
                         clock uncertainty           -0.035     5.167    
    SLICE_X205Y455       FDRE (Setup_fdre_C_D)        0.033     5.200    <hidden>
  -------------------------------------------------------------------
                         required time                          5.200    
                         arrival time                          -4.823    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.941ns  (logic 0.216ns (11.127%)  route 1.725ns (88.873%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.949ns = ( 5.052 - 3.103 ) 
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.798     2.150    <hidden>
    SLICE_X205Y451       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y451       FDRE (Prop_fdre_C_Q)         0.216     2.366 r  <hidden>
                         net (fo=58, routed)          1.725     4.091    <hidden>
    SLICE_X207Y457       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.750     5.052    <hidden>
    SLICE_X207Y457       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.205    
                         clock uncertainty           -0.035     5.170    
    SLICE_X207Y457       FDRE (Setup_fdre_C_R)       -0.295     4.875    <hidden>
  -------------------------------------------------------------------
                         required time                          4.875    
                         arrival time                          -4.091    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.941ns  (logic 0.216ns (11.127%)  route 1.725ns (88.873%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.949ns = ( 5.052 - 3.103 ) 
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.798     2.150    <hidden>
    SLICE_X205Y451       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y451       FDRE (Prop_fdre_C_Q)         0.216     2.366 r  <hidden>
                         net (fo=58, routed)          1.725     4.091    <hidden>
    SLICE_X207Y457       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.750     5.052    <hidden>
    SLICE_X207Y457       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.205    
                         clock uncertainty           -0.035     5.170    
    SLICE_X207Y457       FDRE (Setup_fdre_C_R)       -0.295     4.875    <hidden>
  -------------------------------------------------------------------
                         required time                          4.875    
                         arrival time                          -4.091    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.825ns  (required time - arrival time)
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.810ns  (logic 0.389ns (21.488%)  route 1.421ns (78.512%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns = ( 5.057 - 3.103 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X220Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y450       FDRE (Prop_fdre_C_Q)         0.254     2.412 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]/Q
                         net (fo=2, routed)           0.418     2.830    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]
    SLICE_X221Y450       LUT4 (Prop_lut4_I1_O)        0.043     2.873 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9/O
                         net (fo=1, routed)           0.412     3.285    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9_n_0
    SLICE_X221Y452       LUT5 (Prop_lut5_I0_O)        0.043     3.328 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.241     3.569    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X221Y452       LUT5 (Prop_lut5_I1_O)        0.049     3.618 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_event[10]_i_1/O
                         net (fo=11, routed)          0.350     3.968    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    SLICE_X219Y454       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     5.057    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y454       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[0]/C
                         clock pessimism              0.153     5.210    
                         clock uncertainty           -0.035     5.175    
    SLICE_X219Y454       FDRE (Setup_fdre_C_R)       -0.381     4.794    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[0]
  -------------------------------------------------------------------
                         required time                          4.794    
                         arrival time                          -3.968    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.825ns  (required time - arrival time)
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.810ns  (logic 0.389ns (21.488%)  route 1.421ns (78.512%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns = ( 5.057 - 3.103 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X220Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y450       FDRE (Prop_fdre_C_Q)         0.254     2.412 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]/Q
                         net (fo=2, routed)           0.418     2.830    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]
    SLICE_X221Y450       LUT4 (Prop_lut4_I1_O)        0.043     2.873 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9/O
                         net (fo=1, routed)           0.412     3.285    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9_n_0
    SLICE_X221Y452       LUT5 (Prop_lut5_I0_O)        0.043     3.328 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.241     3.569    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X221Y452       LUT5 (Prop_lut5_I1_O)        0.049     3.618 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_event[10]_i_1/O
                         net (fo=11, routed)          0.350     3.968    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    SLICE_X219Y454       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     5.057    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y454       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[6]/C
                         clock pessimism              0.153     5.210    
                         clock uncertainty           -0.035     5.175    
    SLICE_X219Y454       FDRE (Setup_fdre_C_R)       -0.381     4.794    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[6]
  -------------------------------------------------------------------
                         required time                          4.794    
                         arrival time                          -3.968    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.891ns  (required time - arrival time)
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.744ns  (logic 0.389ns (22.300%)  route 1.355ns (77.700%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns = ( 5.057 - 3.103 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X220Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y450       FDRE (Prop_fdre_C_Q)         0.254     2.412 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]/Q
                         net (fo=2, routed)           0.418     2.830    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]
    SLICE_X221Y450       LUT4 (Prop_lut4_I1_O)        0.043     2.873 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9/O
                         net (fo=1, routed)           0.412     3.285    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9_n_0
    SLICE_X221Y452       LUT5 (Prop_lut5_I0_O)        0.043     3.328 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.241     3.569    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X221Y452       LUT5 (Prop_lut5_I1_O)        0.049     3.618 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_event[10]_i_1/O
                         net (fo=11, routed)          0.285     3.902    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    SLICE_X219Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     5.057    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[2]/C
                         clock pessimism              0.153     5.210    
                         clock uncertainty           -0.035     5.175    
    SLICE_X219Y452       FDRE (Setup_fdre_C_R)       -0.381     4.794    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[2]
  -------------------------------------------------------------------
                         required time                          4.794    
                         arrival time                          -3.902    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.891ns  (required time - arrival time)
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.744ns  (logic 0.389ns (22.300%)  route 1.355ns (77.700%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns = ( 5.057 - 3.103 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X220Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y450       FDRE (Prop_fdre_C_Q)         0.254     2.412 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]/Q
                         net (fo=2, routed)           0.418     2.830    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]
    SLICE_X221Y450       LUT4 (Prop_lut4_I1_O)        0.043     2.873 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9/O
                         net (fo=1, routed)           0.412     3.285    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9_n_0
    SLICE_X221Y452       LUT5 (Prop_lut5_I0_O)        0.043     3.328 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.241     3.569    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X221Y452       LUT5 (Prop_lut5_I1_O)        0.049     3.618 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_event[10]_i_1/O
                         net (fo=11, routed)          0.285     3.902    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    SLICE_X219Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     5.057    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[3]/C
                         clock pessimism              0.153     5.210    
                         clock uncertainty           -0.035     5.175    
    SLICE_X219Y452       FDRE (Setup_fdre_C_R)       -0.381     4.794    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[3]
  -------------------------------------------------------------------
                         required time                          4.794    
                         arrival time                          -3.902    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.891ns  (required time - arrival time)
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.744ns  (logic 0.389ns (22.300%)  route 1.355ns (77.700%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns = ( 5.057 - 3.103 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X220Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y450       FDRE (Prop_fdre_C_Q)         0.254     2.412 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]/Q
                         net (fo=2, routed)           0.418     2.830    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]
    SLICE_X221Y450       LUT4 (Prop_lut4_I1_O)        0.043     2.873 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9/O
                         net (fo=1, routed)           0.412     3.285    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9_n_0
    SLICE_X221Y452       LUT5 (Prop_lut5_I0_O)        0.043     3.328 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.241     3.569    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X221Y452       LUT5 (Prop_lut5_I1_O)        0.049     3.618 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_event[10]_i_1/O
                         net (fo=11, routed)          0.285     3.902    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    SLICE_X219Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     5.057    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[4]/C
                         clock pessimism              0.153     5.210    
                         clock uncertainty           -0.035     5.175    
    SLICE_X219Y452       FDRE (Setup_fdre_C_R)       -0.381     4.794    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[4]
  -------------------------------------------------------------------
                         required time                          4.794    
                         arrival time                          -3.902    
  -------------------------------------------------------------------
                         slack                                  0.891    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 sfp_4_pcs_pma_inst/inst/gt_rxd_d1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.453     0.991    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X221Y458       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt_rxd_d1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y458       FDRE (Prop_fdre_C_Q)         0.100     1.091 r  sfp_4_pcs_pma_inst/inst/gt_rxd_d1_reg[26]/Q
                         net (fo=1, routed)           0.055     1.146    <hidden>
    SLICE_X221Y458       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.610     1.248    <hidden>
    SLICE_X221Y458       FDRE                                         r  <hidden>
                         clock pessimism             -0.257     0.991    
    SLICE_X221Y458       FDRE (Hold_fdre_C_D)         0.049     1.040    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.984ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.446     0.984    <hidden>
    SLICE_X199Y457       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y457       FDRE (Prop_fdre_C_Q)         0.100     1.084 r  <hidden>
                         net (fo=1, routed)           0.055     1.139    <hidden>
    SLICE_X199Y457       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.601     1.239    <hidden>
    SLICE_X199Y457       FDRE                                         r  <hidden>
                         clock pessimism             -0.255     0.984    
    SLICE_X199Y457       FDRE (Hold_fdre_C_D)         0.047     1.031    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.445     0.983    <hidden>
    SLICE_X197Y455       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y455       FDRE (Prop_fdre_C_Q)         0.100     1.083 r  <hidden>
                         net (fo=1, routed)           0.055     1.138    <hidden>
    SLICE_X197Y455       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.601     1.239    <hidden>
    SLICE_X197Y455       FDRE                                         r  <hidden>
                         clock pessimism             -0.256     0.983    
    SLICE_X197Y455       FDRE (Hold_fdre_C_D)         0.047     1.030    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.445     0.983    <hidden>
    SLICE_X197Y454       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y454       FDRE (Prop_fdre_C_Q)         0.100     1.083 r  <hidden>
                         net (fo=1, routed)           0.055     1.138    <hidden>
    SLICE_X197Y454       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.601     1.239    <hidden>
    SLICE_X197Y454       FDRE                                         r  <hidden>
                         clock pessimism             -0.256     0.983    
    SLICE_X197Y454       FDRE (Hold_fdre_C_D)         0.047     1.030    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.445     0.983    <hidden>
    SLICE_X195Y454       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y454       FDRE (Prop_fdre_C_Q)         0.100     1.083 r  <hidden>
                         net (fo=1, routed)           0.055     1.138    <hidden>
    SLICE_X195Y454       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.601     1.239    <hidden>
    SLICE_X195Y454       FDRE                                         r  <hidden>
                         clock pessimism             -0.256     0.983    
    SLICE_X195Y454       FDRE (Hold_fdre_C_D)         0.047     1.030    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.455     0.993    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X219Y451       FDPE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y451       FDPE (Prop_fdpe_C_Q)         0.100     1.093 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/Q
                         net (fo=1, routed)           0.055     1.148    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r[0]
    SLICE_X219Y451       FDPE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X219Y451       FDPE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/C
                         clock pessimism             -0.257     0.993    
    SLICE_X219Y451       FDPE (Hold_fdpe_C_D)         0.047     1.040    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.454     0.992    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X213Y450       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y450       FDCE (Prop_fdce_C_Q)         0.100     1.092 r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/Q
                         net (fo=1, routed)           0.055     1.147    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[0]
    SLICE_X213Y450       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.610     1.248    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X213Y450       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/C
                         clock pessimism             -0.256     0.992    
    SLICE_X213Y450       FDCE (Hold_fdce_C_D)         0.047     1.039    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.986ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.448     0.986    <hidden>
    SLICE_X201Y450       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y450       FDRE (Prop_fdre_C_Q)         0.100     1.086 r  <hidden>
                         net (fo=1, routed)           0.055     1.141    <hidden>
    SLICE_X201Y450       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.603     1.241    <hidden>
    SLICE_X201Y450       FDRE                                         r  <hidden>
                         clock pessimism             -0.255     0.986    
    SLICE_X201Y450       FDRE (Hold_fdre_C_D)         0.047     1.033    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.985ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.447     0.985    <hidden>
    SLICE_X203Y456       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y456       FDRE (Prop_fdre_C_Q)         0.100     1.085 r  <hidden>
                         net (fo=1, routed)           0.055     1.140    <hidden>
    SLICE_X203Y456       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.603     1.241    <hidden>
    SLICE_X203Y456       FDRE                                         r  <hidden>
                         clock pessimism             -0.256     0.985    
    SLICE_X203Y456       FDRE (Hold_fdre_C_D)         0.047     1.032    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.982ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.444     0.982    <hidden>
    SLICE_X193Y452       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y452       FDRE (Prop_fdre_C_Q)         0.100     1.082 r  <hidden>
                         net (fo=1, routed)           0.055     1.137    <hidden>
    SLICE_X193Y452       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.601     1.239    <hidden>
    SLICE_X193Y452       FDRE                                         r  <hidden>
                         clock pessimism             -0.257     0.982    
    SLICE_X193Y452       FDRE (Hold_fdre_C_D)         0.047     1.029    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y36  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y36  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/RXOUTCLK   n/a            2.420         3.103       0.683      GTHE2_CHANNEL_X1Y36  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
Min Period        n/a     BUFH/I                   n/a            1.349         3.103       1.753      BUFHCE_X1Y111        sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/I
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X220Y455       sfp_4_pcs_pma_inst/inst/gt_rxd_d1_reg[0]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X220Y456       sfp_4_pcs_pma_inst/inst/gt_rxd_d1_reg[13]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X218Y452       sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event_reg[1]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X219Y452       sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[4]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X219Y453       sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[9]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X218Y453       sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X220Y455       sfp_4_pcs_pma_inst/inst/gt_rxd_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X220Y455       sfp_4_pcs_pma_inst/inst/gt_rxd_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X220Y456       sfp_4_pcs_pma_inst/inst/gt_rxd_d1_reg[13]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X220Y456       sfp_4_pcs_pma_inst/inst/gt_rxd_d1_reg[13]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X218Y452       sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event_reg[1]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X218Y452       sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event_reg[1]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X219Y452       sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[4]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X219Y452       sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[4]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X219Y453       sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[9]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X219Y453       sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[9]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X220Y455       sfp_4_pcs_pma_inst/inst/gt0_rxbufreset_i_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X220Y455       sfp_4_pcs_pma_inst/inst/gt0_rxbufreset_i_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X210Y451       sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X210Y451       sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X210Y452       sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X210Y452       sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X210Y451       sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X210Y451       sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X216Y456       sfp_4_pcs_pma_inst/inst/gt_rxc_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X216Y456       sfp_4_pcs_pma_inst/inst/gt_rxc_d1_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_mgt_refclk_p

Setup :          979  Failing Endpoints,  Worst Slack      -38.227ns,  Total Violation    -3443.874ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.526ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -38.227ns  (required time - arrival time)
  Source:                 core_inst/pkt_n_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/tx_fifo_axis_tdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_mgt_refclk_p rise@6.400ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        44.620ns  (logic 26.177ns (58.667%)  route 18.443ns (41.333%))
  Logic Levels:           322  (CARRY4=287 LUT2=1 LUT3=25 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 11.200 - 6.400 ) 
    Source Clock Delay      (SCD):    6.030ns
    Clock Pessimism Removal (CPR):    1.194ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.560     6.030    core_inst/coreclk_out
    SLICE_X163Y355       FDRE                                         r  core_inst/pkt_n_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y355       FDRE (Prop_fdre_C_Q)         0.216     6.246 r  core_inst/pkt_n_reg_reg[0]_replica/Q
                         net (fo=1, routed)           0.170     6.416    core_inst/pkt_n_reg_reg[0]_repN
    SLICE_X162Y356       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.289     6.705 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_243/CO[3]
                         net (fo=1, routed)           0.000     6.705    core_inst/tx_fifo_axis_tdata_reg[63]_i_243_n_0
    SLICE_X162Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.755 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_393/CO[3]
                         net (fo=1, routed)           0.000     6.755    core_inst/tx_fifo_axis_tdata_reg[63]_i_393_n_0
    SLICE_X162Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.805 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_560/CO[3]
                         net (fo=1, routed)           0.000     6.805    core_inst/tx_fifo_axis_tdata_reg[63]_i_560_n_0
    SLICE_X162Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.855 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_729/CO[3]
                         net (fo=1, routed)           0.000     6.855    core_inst/tx_fifo_axis_tdata_reg[63]_i_729_n_0
    SLICE_X162Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.905 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_898/CO[3]
                         net (fo=1, routed)           0.000     6.905    core_inst/tx_fifo_axis_tdata_reg[63]_i_898_n_0
    SLICE_X162Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.955 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1067/CO[3]
                         net (fo=1, routed)           0.000     6.955    core_inst/tx_fifo_axis_tdata_reg[63]_i_1067_n_0
    SLICE_X162Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.005 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1236/CO[3]
                         net (fo=1, routed)           0.000     7.005    core_inst/tx_fifo_axis_tdata_reg[63]_i_1236_n_0
    SLICE_X162Y363       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     7.113 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1405/O[2]
                         net (fo=2, routed)           0.172     7.285    core_inst/p_0_in__0[31]
    SLICE_X163Y363       LUT2 (Prop_lut2_I1_O)        0.126     7.411 r  core_inst/tx_fifo_axis_tdata[63]_i_1515/O
                         net (fo=1, routed)           0.000     7.411    core_inst/tx_fifo_axis_tdata[63]_i_1515_n_0
    SLICE_X163Y363       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.662 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1442/CO[3]
                         net (fo=1, routed)           0.000     7.662    core_inst/tx_fifo_axis_tdata_reg[63]_i_1442_n_0
    SLICE_X163Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.711 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1437/CO[3]
                         net (fo=1, routed)           0.000     7.711    core_inst/tx_fifo_axis_tdata_reg[63]_i_1437_n_0
    SLICE_X163Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.760 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1432/CO[3]
                         net (fo=1, routed)           0.000     7.760    core_inst/tx_fifo_axis_tdata_reg[63]_i_1432_n_0
    SLICE_X163Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.809 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1427/CO[3]
                         net (fo=1, routed)           0.000     7.809    core_inst/tx_fifo_axis_tdata_reg[63]_i_1427_n_0
    SLICE_X163Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.858 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1422/CO[3]
                         net (fo=1, routed)           0.000     7.858    core_inst/tx_fifo_axis_tdata_reg[63]_i_1422_n_0
    SLICE_X163Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.907 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1417/CO[3]
                         net (fo=1, routed)           0.000     7.907    core_inst/tx_fifo_axis_tdata_reg[63]_i_1417_n_0
    SLICE_X163Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.956 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1412/CO[3]
                         net (fo=1, routed)           0.000     7.956    core_inst/tx_fifo_axis_tdata_reg[63]_i_1412_n_0
    SLICE_X163Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.005 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1411/CO[3]
                         net (fo=1, routed)           0.000     8.005    core_inst/tx_fifo_axis_tdata_reg[63]_i_1411_n_0
    SLICE_X163Y371       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     8.132 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1447/CO[0]
                         net (fo=35, routed)          0.543     8.675    core_inst/tx_fifo_axis_tdata_reg[63]_i_1447_n_3
    SLICE_X164Y363       LUT3 (Prop_lut3_I0_O)        0.130     8.805 r  core_inst/tx_fifo_axis_tdata[63]_i_1450/O
                         net (fo=1, routed)           0.000     8.805    core_inst/tx_fifo_axis_tdata[63]_i_1450_n_0
    SLICE_X164Y363       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     9.051 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1399/CO[3]
                         net (fo=1, routed)           0.000     9.051    core_inst/tx_fifo_axis_tdata_reg[63]_i_1399_n_0
    SLICE_X164Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.101 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1394/CO[3]
                         net (fo=1, routed)           0.000     9.101    core_inst/tx_fifo_axis_tdata_reg[63]_i_1394_n_0
    SLICE_X164Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.151 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1389/CO[3]
                         net (fo=1, routed)           0.000     9.151    core_inst/tx_fifo_axis_tdata_reg[63]_i_1389_n_0
    SLICE_X164Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.201 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1384/CO[3]
                         net (fo=1, routed)           0.000     9.201    core_inst/tx_fifo_axis_tdata_reg[63]_i_1384_n_0
    SLICE_X164Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.251 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1379/CO[3]
                         net (fo=1, routed)           0.000     9.251    core_inst/tx_fifo_axis_tdata_reg[63]_i_1379_n_0
    SLICE_X164Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.301 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1374/CO[3]
                         net (fo=1, routed)           0.000     9.301    core_inst/tx_fifo_axis_tdata_reg[63]_i_1374_n_0
    SLICE_X164Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.351 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1369/CO[3]
                         net (fo=1, routed)           0.000     9.351    core_inst/tx_fifo_axis_tdata_reg[63]_i_1369_n_0
    SLICE_X164Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.401 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1368/CO[3]
                         net (fo=1, routed)           0.000     9.401    core_inst/tx_fifo_axis_tdata_reg[63]_i_1368_n_0
    SLICE_X164Y371       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074     9.475 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1404/CO[1]
                         net (fo=35, routed)          0.473     9.948    core_inst/tx_fifo_axis_tdata_reg[63]_i_1404_n_2
    SLICE_X165Y363       LUT3 (Prop_lut3_I0_O)        0.120    10.068 r  core_inst/tx_fifo_axis_tdata[63]_i_1408/O
                         net (fo=1, routed)           0.000    10.068    core_inst/tx_fifo_axis_tdata[63]_i_1408_n_0
    SLICE_X165Y363       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    10.325 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1357/CO[3]
                         net (fo=1, routed)           0.000    10.325    core_inst/tx_fifo_axis_tdata_reg[63]_i_1357_n_0
    SLICE_X165Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.374 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1352/CO[3]
                         net (fo=1, routed)           0.000    10.374    core_inst/tx_fifo_axis_tdata_reg[63]_i_1352_n_0
    SLICE_X165Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.423 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1347/CO[3]
                         net (fo=1, routed)           0.000    10.423    core_inst/tx_fifo_axis_tdata_reg[63]_i_1347_n_0
    SLICE_X165Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.472 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1342/CO[3]
                         net (fo=1, routed)           0.000    10.472    core_inst/tx_fifo_axis_tdata_reg[63]_i_1342_n_0
    SLICE_X165Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.521 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1337/CO[3]
                         net (fo=1, routed)           0.000    10.521    core_inst/tx_fifo_axis_tdata_reg[63]_i_1337_n_0
    SLICE_X165Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.570 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1332/CO[3]
                         net (fo=1, routed)           0.000    10.570    core_inst/tx_fifo_axis_tdata_reg[63]_i_1332_n_0
    SLICE_X165Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.619 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1327/CO[3]
                         net (fo=1, routed)           0.000    10.619    core_inst/tx_fifo_axis_tdata_reg[63]_i_1327_n_0
    SLICE_X165Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.668 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1326/CO[3]
                         net (fo=1, routed)           0.000    10.668    core_inst/tx_fifo_axis_tdata_reg[63]_i_1326_n_0
    SLICE_X165Y371       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    10.743 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1362/CO[1]
                         net (fo=35, routed)          0.510    11.253    core_inst/tx_fifo_axis_tdata_reg[63]_i_1362_n_2
    SLICE_X166Y367       LUT3 (Prop_lut3_I0_O)        0.118    11.371 r  core_inst/tx_fifo_axis_tdata[63]_i_1361/O
                         net (fo=1, routed)           0.000    11.371    core_inst/tx_fifo_axis_tdata[63]_i_1361_n_0
    SLICE_X166Y367       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    11.609 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1310/CO[3]
                         net (fo=1, routed)           0.000    11.609    core_inst/tx_fifo_axis_tdata_reg[63]_i_1310_n_0
    SLICE_X166Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.659 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1305/CO[3]
                         net (fo=1, routed)           0.000    11.659    core_inst/tx_fifo_axis_tdata_reg[63]_i_1305_n_0
    SLICE_X166Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.709 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1300/CO[3]
                         net (fo=1, routed)           0.000    11.709    core_inst/tx_fifo_axis_tdata_reg[63]_i_1300_n_0
    SLICE_X166Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.759 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1295/CO[3]
                         net (fo=1, routed)           0.000    11.759    core_inst/tx_fifo_axis_tdata_reg[63]_i_1295_n_0
    SLICE_X166Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.809 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1290/CO[3]
                         net (fo=1, routed)           0.000    11.809    core_inst/tx_fifo_axis_tdata_reg[63]_i_1290_n_0
    SLICE_X166Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.859 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1285/CO[3]
                         net (fo=1, routed)           0.000    11.859    core_inst/tx_fifo_axis_tdata_reg[63]_i_1285_n_0
    SLICE_X166Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.909 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1284/CO[3]
                         net (fo=1, routed)           0.000    11.909    core_inst/tx_fifo_axis_tdata_reg[63]_i_1284_n_0
    SLICE_X166Y374       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    11.983 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1320/CO[1]
                         net (fo=35, routed)          0.466    12.449    core_inst/tx_fifo_axis_tdata_reg[63]_i_1320_n_2
    SLICE_X167Y369       LUT3 (Prop_lut3_I0_O)        0.120    12.569 r  core_inst/tx_fifo_axis_tdata[63]_i_1323/O
                         net (fo=1, routed)           0.000    12.569    core_inst/tx_fifo_axis_tdata[63]_i_1323_n_0
    SLICE_X167Y369       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    12.826 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1273/CO[3]
                         net (fo=1, routed)           0.000    12.826    core_inst/tx_fifo_axis_tdata_reg[63]_i_1273_n_0
    SLICE_X167Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.875 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1268/CO[3]
                         net (fo=1, routed)           0.000    12.875    core_inst/tx_fifo_axis_tdata_reg[63]_i_1268_n_0
    SLICE_X167Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.924 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1263/CO[3]
                         net (fo=1, routed)           0.000    12.924    core_inst/tx_fifo_axis_tdata_reg[63]_i_1263_n_0
    SLICE_X167Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.973 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1258/CO[3]
                         net (fo=1, routed)           0.000    12.973    core_inst/tx_fifo_axis_tdata_reg[63]_i_1258_n_0
    SLICE_X167Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.022 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1253/CO[3]
                         net (fo=1, routed)           0.000    13.022    core_inst/tx_fifo_axis_tdata_reg[63]_i_1253_n_0
    SLICE_X167Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.071 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1248/CO[3]
                         net (fo=1, routed)           0.007    13.078    core_inst/tx_fifo_axis_tdata_reg[63]_i_1248_n_0
    SLICE_X167Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.127 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1243/CO[3]
                         net (fo=1, routed)           0.000    13.127    core_inst/tx_fifo_axis_tdata_reg[63]_i_1243_n_0
    SLICE_X167Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.176 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1242/CO[3]
                         net (fo=1, routed)           0.000    13.176    core_inst/tx_fifo_axis_tdata_reg[63]_i_1242_n_0
    SLICE_X167Y377       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    13.251 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1278/CO[1]
                         net (fo=35, routed)          0.462    13.713    core_inst/tx_fifo_axis_tdata_reg[63]_i_1278_n_2
    SLICE_X165Y372       LUT3 (Prop_lut3_I0_O)        0.118    13.831 r  core_inst/tx_fifo_axis_tdata[63]_i_1281/O
                         net (fo=1, routed)           0.000    13.831    core_inst/tx_fifo_axis_tdata[63]_i_1281_n_0
    SLICE_X165Y372       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    14.088 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1230/CO[3]
                         net (fo=1, routed)           0.000    14.088    core_inst/tx_fifo_axis_tdata_reg[63]_i_1230_n_0
    SLICE_X165Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.137 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1225/CO[3]
                         net (fo=1, routed)           0.000    14.137    core_inst/tx_fifo_axis_tdata_reg[63]_i_1225_n_0
    SLICE_X165Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.186 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1220/CO[3]
                         net (fo=1, routed)           0.007    14.192    core_inst/tx_fifo_axis_tdata_reg[63]_i_1220_n_0
    SLICE_X165Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.241 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1215/CO[3]
                         net (fo=1, routed)           0.000    14.241    core_inst/tx_fifo_axis_tdata_reg[63]_i_1215_n_0
    SLICE_X165Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.290 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1210/CO[3]
                         net (fo=1, routed)           0.000    14.290    core_inst/tx_fifo_axis_tdata_reg[63]_i_1210_n_0
    SLICE_X165Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.339 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1205/CO[3]
                         net (fo=1, routed)           0.000    14.339    core_inst/tx_fifo_axis_tdata_reg[63]_i_1205_n_0
    SLICE_X165Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.388 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1200/CO[3]
                         net (fo=1, routed)           0.000    14.388    core_inst/tx_fifo_axis_tdata_reg[63]_i_1200_n_0
    SLICE_X165Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.437 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1199/CO[3]
                         net (fo=1, routed)           0.000    14.437    core_inst/tx_fifo_axis_tdata_reg[63]_i_1199_n_0
    SLICE_X165Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    14.512 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1235/CO[1]
                         net (fo=35, routed)          0.499    15.011    core_inst/tx_fifo_axis_tdata_reg[63]_i_1235_n_2
    SLICE_X164Y372       LUT3 (Prop_lut3_I0_O)        0.118    15.129 r  core_inst/tx_fifo_axis_tdata[63]_i_1239/O
                         net (fo=1, routed)           0.000    15.129    core_inst/tx_fifo_axis_tdata[63]_i_1239_n_0
    SLICE_X164Y372       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    15.375 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1188/CO[3]
                         net (fo=1, routed)           0.000    15.375    core_inst/tx_fifo_axis_tdata_reg[63]_i_1188_n_0
    SLICE_X164Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.425 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1183/CO[3]
                         net (fo=1, routed)           0.000    15.425    core_inst/tx_fifo_axis_tdata_reg[63]_i_1183_n_0
    SLICE_X164Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.475 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1178/CO[3]
                         net (fo=1, routed)           0.007    15.482    core_inst/tx_fifo_axis_tdata_reg[63]_i_1178_n_0
    SLICE_X164Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.532 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1173/CO[3]
                         net (fo=1, routed)           0.000    15.532    core_inst/tx_fifo_axis_tdata_reg[63]_i_1173_n_0
    SLICE_X164Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.582 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1168/CO[3]
                         net (fo=1, routed)           0.000    15.582    core_inst/tx_fifo_axis_tdata_reg[63]_i_1168_n_0
    SLICE_X164Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.632 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1163/CO[3]
                         net (fo=1, routed)           0.000    15.632    core_inst/tx_fifo_axis_tdata_reg[63]_i_1163_n_0
    SLICE_X164Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.682 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1158/CO[3]
                         net (fo=1, routed)           0.000    15.682    core_inst/tx_fifo_axis_tdata_reg[63]_i_1158_n_0
    SLICE_X164Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.732 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1157/CO[3]
                         net (fo=1, routed)           0.000    15.732    core_inst/tx_fifo_axis_tdata_reg[63]_i_1157_n_0
    SLICE_X164Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    15.806 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1193/CO[1]
                         net (fo=35, routed)          0.535    16.341    core_inst/tx_fifo_axis_tdata_reg[63]_i_1193_n_2
    SLICE_X163Y372       LUT3 (Prop_lut3_I0_O)        0.120    16.461 r  core_inst/tx_fifo_axis_tdata[63]_i_1196/O
                         net (fo=1, routed)           0.000    16.461    core_inst/tx_fifo_axis_tdata[63]_i_1196_n_0
    SLICE_X163Y372       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    16.718 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1146/CO[3]
                         net (fo=1, routed)           0.000    16.718    core_inst/tx_fifo_axis_tdata_reg[63]_i_1146_n_0
    SLICE_X163Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.767 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1141/CO[3]
                         net (fo=1, routed)           0.000    16.767    core_inst/tx_fifo_axis_tdata_reg[63]_i_1141_n_0
    SLICE_X163Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.816 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1136/CO[3]
                         net (fo=1, routed)           0.007    16.823    core_inst/tx_fifo_axis_tdata_reg[63]_i_1136_n_0
    SLICE_X163Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.872 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1131/CO[3]
                         net (fo=1, routed)           0.000    16.872    core_inst/tx_fifo_axis_tdata_reg[63]_i_1131_n_0
    SLICE_X163Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.921 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1126/CO[3]
                         net (fo=1, routed)           0.000    16.921    core_inst/tx_fifo_axis_tdata_reg[63]_i_1126_n_0
    SLICE_X163Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.970 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1121/CO[3]
                         net (fo=1, routed)           0.000    16.970    core_inst/tx_fifo_axis_tdata_reg[63]_i_1121_n_0
    SLICE_X163Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.019 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1116/CO[3]
                         net (fo=1, routed)           0.000    17.019    core_inst/tx_fifo_axis_tdata_reg[63]_i_1116_n_0
    SLICE_X163Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.068 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1115/CO[3]
                         net (fo=1, routed)           0.000    17.068    core_inst/tx_fifo_axis_tdata_reg[63]_i_1115_n_0
    SLICE_X163Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    17.143 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1151/CO[1]
                         net (fo=35, routed)          0.376    17.519    core_inst/tx_fifo_axis_tdata_reg[63]_i_1151_n_2
    SLICE_X162Y377       LUT3 (Prop_lut3_I0_O)        0.118    17.637 r  core_inst/tx_fifo_axis_tdata[63]_i_1154/O
                         net (fo=1, routed)           0.000    17.637    core_inst/tx_fifo_axis_tdata[63]_i_1154_n_0
    SLICE_X162Y377       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    17.883 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    17.883    core_inst/tx_fifo_axis_tdata_reg[63]_i_1104_n_0
    SLICE_X162Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.933 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1099/CO[3]
                         net (fo=1, routed)           0.000    17.933    core_inst/tx_fifo_axis_tdata_reg[63]_i_1099_n_0
    SLICE_X162Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.983 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    17.983    core_inst/tx_fifo_axis_tdata_reg[63]_i_1094_n_0
    SLICE_X162Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.033 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1089/CO[3]
                         net (fo=1, routed)           0.000    18.033    core_inst/tx_fifo_axis_tdata_reg[63]_i_1089_n_0
    SLICE_X162Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.083 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1084/CO[3]
                         net (fo=1, routed)           0.000    18.083    core_inst/tx_fifo_axis_tdata_reg[63]_i_1084_n_0
    SLICE_X162Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.133 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1079/CO[3]
                         net (fo=1, routed)           0.000    18.133    core_inst/tx_fifo_axis_tdata_reg[63]_i_1079_n_0
    SLICE_X162Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.183 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1074/CO[3]
                         net (fo=1, routed)           0.000    18.183    core_inst/tx_fifo_axis_tdata_reg[63]_i_1074_n_0
    SLICE_X162Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.233 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1073/CO[3]
                         net (fo=1, routed)           0.000    18.233    core_inst/tx_fifo_axis_tdata_reg[63]_i_1073_n_0
    SLICE_X162Y385       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    18.307 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1109/CO[1]
                         net (fo=35, routed)          0.422    18.729    core_inst/tx_fifo_axis_tdata_reg[63]_i_1109_n_2
    SLICE_X163Y381       LUT3 (Prop_lut3_I0_O)        0.120    18.849 r  core_inst/tx_fifo_axis_tdata[63]_i_1112/O
                         net (fo=1, routed)           0.000    18.849    core_inst/tx_fifo_axis_tdata[63]_i_1112_n_0
    SLICE_X163Y381       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    19.106 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1061/CO[3]
                         net (fo=1, routed)           0.000    19.106    core_inst/tx_fifo_axis_tdata_reg[63]_i_1061_n_0
    SLICE_X163Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.155 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1056/CO[3]
                         net (fo=1, routed)           0.000    19.155    core_inst/tx_fifo_axis_tdata_reg[63]_i_1056_n_0
    SLICE_X163Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.204 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1051/CO[3]
                         net (fo=1, routed)           0.000    19.204    core_inst/tx_fifo_axis_tdata_reg[63]_i_1051_n_0
    SLICE_X163Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.253 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1046/CO[3]
                         net (fo=1, routed)           0.000    19.253    core_inst/tx_fifo_axis_tdata_reg[63]_i_1046_n_0
    SLICE_X163Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.302 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1041/CO[3]
                         net (fo=1, routed)           0.000    19.302    core_inst/tx_fifo_axis_tdata_reg[63]_i_1041_n_0
    SLICE_X163Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.351 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1036/CO[3]
                         net (fo=1, routed)           0.000    19.351    core_inst/tx_fifo_axis_tdata_reg[63]_i_1036_n_0
    SLICE_X163Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.400 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1031/CO[3]
                         net (fo=1, routed)           0.000    19.400    core_inst/tx_fifo_axis_tdata_reg[63]_i_1031_n_0
    SLICE_X163Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.449 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1030/CO[3]
                         net (fo=1, routed)           0.000    19.449    core_inst/tx_fifo_axis_tdata_reg[63]_i_1030_n_0
    SLICE_X163Y389       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    19.524 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1066/CO[1]
                         net (fo=35, routed)          0.563    20.087    core_inst/tx_fifo_axis_tdata_reg[63]_i_1066_n_2
    SLICE_X164Y381       LUT3 (Prop_lut3_I0_O)        0.118    20.205 r  core_inst/tx_fifo_axis_tdata[63]_i_1069/O
                         net (fo=1, routed)           0.000    20.205    core_inst/tx_fifo_axis_tdata[63]_i_1069_n_0
    SLICE_X164Y381       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.177    20.382 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1019/CO[3]
                         net (fo=1, routed)           0.000    20.382    core_inst/tx_fifo_axis_tdata_reg[63]_i_1019_n_0
    SLICE_X164Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.432 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1014/CO[3]
                         net (fo=1, routed)           0.000    20.432    core_inst/tx_fifo_axis_tdata_reg[63]_i_1014_n_0
    SLICE_X164Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.482 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1009/CO[3]
                         net (fo=1, routed)           0.000    20.482    core_inst/tx_fifo_axis_tdata_reg[63]_i_1009_n_0
    SLICE_X164Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.532 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1004/CO[3]
                         net (fo=1, routed)           0.000    20.532    core_inst/tx_fifo_axis_tdata_reg[63]_i_1004_n_0
    SLICE_X164Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.582 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_999/CO[3]
                         net (fo=1, routed)           0.000    20.582    core_inst/tx_fifo_axis_tdata_reg[63]_i_999_n_0
    SLICE_X164Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.632 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_994/CO[3]
                         net (fo=1, routed)           0.000    20.632    core_inst/tx_fifo_axis_tdata_reg[63]_i_994_n_0
    SLICE_X164Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.682 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_989/CO[3]
                         net (fo=1, routed)           0.000    20.682    core_inst/tx_fifo_axis_tdata_reg[63]_i_989_n_0
    SLICE_X164Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.732 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_988/CO[3]
                         net (fo=1, routed)           0.000    20.732    core_inst/tx_fifo_axis_tdata_reg[63]_i_988_n_0
    SLICE_X164Y389       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    20.806 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1024/CO[1]
                         net (fo=35, routed)          0.415    21.221    core_inst/tx_fifo_axis_tdata_reg[63]_i_1024_n_2
    SLICE_X166Y384       LUT3 (Prop_lut3_I0_O)        0.120    21.341 r  core_inst/tx_fifo_axis_tdata[63]_i_1027/O
                         net (fo=1, routed)           0.000    21.341    core_inst/tx_fifo_axis_tdata[63]_i_1027_n_0
    SLICE_X166Y384       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    21.587 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_977/CO[3]
                         net (fo=1, routed)           0.000    21.587    core_inst/tx_fifo_axis_tdata_reg[63]_i_977_n_0
    SLICE_X166Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.637 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_972/CO[3]
                         net (fo=1, routed)           0.000    21.637    core_inst/tx_fifo_axis_tdata_reg[63]_i_972_n_0
    SLICE_X166Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.687 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_967/CO[3]
                         net (fo=1, routed)           0.000    21.687    core_inst/tx_fifo_axis_tdata_reg[63]_i_967_n_0
    SLICE_X166Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.737 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_962/CO[3]
                         net (fo=1, routed)           0.000    21.737    core_inst/tx_fifo_axis_tdata_reg[63]_i_962_n_0
    SLICE_X166Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.787 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_957/CO[3]
                         net (fo=1, routed)           0.000    21.787    core_inst/tx_fifo_axis_tdata_reg[63]_i_957_n_0
    SLICE_X166Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.837 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_952/CO[3]
                         net (fo=1, routed)           0.000    21.837    core_inst/tx_fifo_axis_tdata_reg[63]_i_952_n_0
    SLICE_X166Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.887 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_947/CO[3]
                         net (fo=1, routed)           0.000    21.887    core_inst/tx_fifo_axis_tdata_reg[63]_i_947_n_0
    SLICE_X166Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.937 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_946/CO[3]
                         net (fo=1, routed)           0.000    21.937    core_inst/tx_fifo_axis_tdata_reg[63]_i_946_n_0
    SLICE_X166Y392       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    22.011 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_982/CO[1]
                         net (fo=35, routed)          0.409    22.420    core_inst/tx_fifo_axis_tdata_reg[63]_i_982_n_2
    SLICE_X165Y387       LUT3 (Prop_lut3_I0_O)        0.120    22.540 r  core_inst/tx_fifo_axis_tdata[63]_i_985/O
                         net (fo=1, routed)           0.000    22.540    core_inst/tx_fifo_axis_tdata[63]_i_985_n_0
    SLICE_X165Y387       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    22.797 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_935/CO[3]
                         net (fo=1, routed)           0.000    22.797    core_inst/tx_fifo_axis_tdata_reg[63]_i_935_n_0
    SLICE_X165Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.846 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_930/CO[3]
                         net (fo=1, routed)           0.000    22.846    core_inst/tx_fifo_axis_tdata_reg[63]_i_930_n_0
    SLICE_X165Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.895 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_925/CO[3]
                         net (fo=1, routed)           0.000    22.895    core_inst/tx_fifo_axis_tdata_reg[63]_i_925_n_0
    SLICE_X165Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.944 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_920/CO[3]
                         net (fo=1, routed)           0.000    22.944    core_inst/tx_fifo_axis_tdata_reg[63]_i_920_n_0
    SLICE_X165Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.993 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_915/CO[3]
                         net (fo=1, routed)           0.000    22.993    core_inst/tx_fifo_axis_tdata_reg[63]_i_915_n_0
    SLICE_X165Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.042 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_910/CO[3]
                         net (fo=1, routed)           0.000    23.042    core_inst/tx_fifo_axis_tdata_reg[63]_i_910_n_0
    SLICE_X165Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.091 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_905/CO[3]
                         net (fo=1, routed)           0.000    23.091    core_inst/tx_fifo_axis_tdata_reg[63]_i_905_n_0
    SLICE_X165Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.140 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_904/CO[3]
                         net (fo=1, routed)           0.000    23.140    core_inst/tx_fifo_axis_tdata_reg[63]_i_904_n_0
    SLICE_X165Y395       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    23.215 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_940/CO[1]
                         net (fo=35, routed)          0.466    23.681    core_inst/tx_fifo_axis_tdata_reg[63]_i_940_n_2
    SLICE_X164Y390       LUT3 (Prop_lut3_I0_O)        0.118    23.799 r  core_inst/tx_fifo_axis_tdata[63]_i_943/O
                         net (fo=1, routed)           0.000    23.799    core_inst/tx_fifo_axis_tdata[63]_i_943_n_0
    SLICE_X164Y390       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    24.045 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_892/CO[3]
                         net (fo=1, routed)           0.000    24.045    core_inst/tx_fifo_axis_tdata_reg[63]_i_892_n_0
    SLICE_X164Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.095 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_887/CO[3]
                         net (fo=1, routed)           0.000    24.095    core_inst/tx_fifo_axis_tdata_reg[63]_i_887_n_0
    SLICE_X164Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.145 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_882/CO[3]
                         net (fo=1, routed)           0.000    24.145    core_inst/tx_fifo_axis_tdata_reg[63]_i_882_n_0
    SLICE_X164Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.195 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_877/CO[3]
                         net (fo=1, routed)           0.000    24.195    core_inst/tx_fifo_axis_tdata_reg[63]_i_877_n_0
    SLICE_X164Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.245 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_872/CO[3]
                         net (fo=1, routed)           0.000    24.245    core_inst/tx_fifo_axis_tdata_reg[63]_i_872_n_0
    SLICE_X164Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.295 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_867/CO[3]
                         net (fo=1, routed)           0.000    24.295    core_inst/tx_fifo_axis_tdata_reg[63]_i_867_n_0
    SLICE_X164Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.345 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_862/CO[3]
                         net (fo=1, routed)           0.000    24.345    core_inst/tx_fifo_axis_tdata_reg[63]_i_862_n_0
    SLICE_X164Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.395 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_861/CO[3]
                         net (fo=1, routed)           0.000    24.395    core_inst/tx_fifo_axis_tdata_reg[63]_i_861_n_0
    SLICE_X164Y398       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    24.469 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_897/CO[1]
                         net (fo=35, routed)          0.483    24.952    core_inst/tx_fifo_axis_tdata_reg[63]_i_897_n_2
    SLICE_X163Y390       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    25.308 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_850/CO[3]
                         net (fo=1, routed)           0.000    25.308    core_inst/tx_fifo_axis_tdata_reg[63]_i_850_n_0
    SLICE_X163Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.357 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_845/CO[3]
                         net (fo=1, routed)           0.000    25.357    core_inst/tx_fifo_axis_tdata_reg[63]_i_845_n_0
    SLICE_X163Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.406 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_840/CO[3]
                         net (fo=1, routed)           0.000    25.406    core_inst/tx_fifo_axis_tdata_reg[63]_i_840_n_0
    SLICE_X163Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.455 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_835/CO[3]
                         net (fo=1, routed)           0.000    25.455    core_inst/tx_fifo_axis_tdata_reg[63]_i_835_n_0
    SLICE_X163Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.504 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_830/CO[3]
                         net (fo=1, routed)           0.000    25.504    core_inst/tx_fifo_axis_tdata_reg[63]_i_830_n_0
    SLICE_X163Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.553 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_825/CO[3]
                         net (fo=1, routed)           0.000    25.553    core_inst/tx_fifo_axis_tdata_reg[63]_i_825_n_0
    SLICE_X163Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.602 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_820/CO[3]
                         net (fo=1, routed)           0.000    25.602    core_inst/tx_fifo_axis_tdata_reg[63]_i_820_n_0
    SLICE_X163Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.651 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_819/CO[3]
                         net (fo=1, routed)           0.000    25.651    core_inst/tx_fifo_axis_tdata_reg[63]_i_819_n_0
    SLICE_X163Y398       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    25.726 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_855/CO[1]
                         net (fo=35, routed)          0.474    26.200    core_inst/tx_fifo_axis_tdata_reg[63]_i_855_n_2
    SLICE_X161Y392       LUT3 (Prop_lut3_I0_O)        0.118    26.318 r  core_inst/tx_fifo_axis_tdata[63]_i_858/O
                         net (fo=1, routed)           0.000    26.318    core_inst/tx_fifo_axis_tdata[63]_i_858_n_0
    SLICE_X161Y392       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    26.575 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_808/CO[3]
                         net (fo=1, routed)           0.000    26.575    core_inst/tx_fifo_axis_tdata_reg[63]_i_808_n_0
    SLICE_X161Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.624 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_803/CO[3]
                         net (fo=1, routed)           0.000    26.624    core_inst/tx_fifo_axis_tdata_reg[63]_i_803_n_0
    SLICE_X161Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.673 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_798/CO[3]
                         net (fo=1, routed)           0.000    26.673    core_inst/tx_fifo_axis_tdata_reg[63]_i_798_n_0
    SLICE_X161Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.722 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_793/CO[3]
                         net (fo=1, routed)           0.000    26.722    core_inst/tx_fifo_axis_tdata_reg[63]_i_793_n_0
    SLICE_X161Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.771 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_788/CO[3]
                         net (fo=1, routed)           0.000    26.771    core_inst/tx_fifo_axis_tdata_reg[63]_i_788_n_0
    SLICE_X161Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.820 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_783/CO[3]
                         net (fo=1, routed)           0.000    26.820    core_inst/tx_fifo_axis_tdata_reg[63]_i_783_n_0
    SLICE_X161Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.869 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_778/CO[3]
                         net (fo=1, routed)           0.000    26.869    core_inst/tx_fifo_axis_tdata_reg[63]_i_778_n_0
    SLICE_X161Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.918 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_777/CO[3]
                         net (fo=1, routed)           0.001    26.918    core_inst/tx_fifo_axis_tdata_reg[63]_i_777_n_0
    SLICE_X161Y400       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    26.993 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_813/CO[1]
                         net (fo=35, routed)          0.502    27.495    core_inst/tx_fifo_axis_tdata_reg[63]_i_813_n_2
    SLICE_X162Y394       LUT3 (Prop_lut3_I0_O)        0.118    27.613 r  core_inst/tx_fifo_axis_tdata[63]_i_816/O
                         net (fo=1, routed)           0.000    27.613    core_inst/tx_fifo_axis_tdata[63]_i_816_n_0
    SLICE_X162Y394       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    27.859 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_766/CO[3]
                         net (fo=1, routed)           0.000    27.859    core_inst/tx_fifo_axis_tdata_reg[63]_i_766_n_0
    SLICE_X162Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    27.909 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_761/CO[3]
                         net (fo=1, routed)           0.000    27.909    core_inst/tx_fifo_axis_tdata_reg[63]_i_761_n_0
    SLICE_X162Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    27.959 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_756/CO[3]
                         net (fo=1, routed)           0.000    27.959    core_inst/tx_fifo_axis_tdata_reg[63]_i_756_n_0
    SLICE_X162Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.009 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_751/CO[3]
                         net (fo=1, routed)           0.000    28.009    core_inst/tx_fifo_axis_tdata_reg[63]_i_751_n_0
    SLICE_X162Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.059 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_746/CO[3]
                         net (fo=1, routed)           0.000    28.059    core_inst/tx_fifo_axis_tdata_reg[63]_i_746_n_0
    SLICE_X162Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.109 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_741/CO[3]
                         net (fo=1, routed)           0.001    28.110    core_inst/tx_fifo_axis_tdata_reg[63]_i_741_n_0
    SLICE_X162Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.160 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_736/CO[3]
                         net (fo=1, routed)           0.000    28.160    core_inst/tx_fifo_axis_tdata_reg[63]_i_736_n_0
    SLICE_X162Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.210 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_735/CO[3]
                         net (fo=1, routed)           0.000    28.210    core_inst/tx_fifo_axis_tdata_reg[63]_i_735_n_0
    SLICE_X162Y402       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    28.284 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_771/CO[1]
                         net (fo=35, routed)          0.376    28.660    core_inst/tx_fifo_axis_tdata_reg[63]_i_771_n_2
    SLICE_X165Y397       LUT3 (Prop_lut3_I0_O)        0.120    28.780 r  core_inst/tx_fifo_axis_tdata[63]_i_774/O
                         net (fo=1, routed)           0.000    28.780    core_inst/tx_fifo_axis_tdata[63]_i_774_n_0
    SLICE_X165Y397       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    29.037 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_723/CO[3]
                         net (fo=1, routed)           0.000    29.037    core_inst/tx_fifo_axis_tdata_reg[63]_i_723_n_0
    SLICE_X165Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.086 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_718/CO[3]
                         net (fo=1, routed)           0.000    29.086    core_inst/tx_fifo_axis_tdata_reg[63]_i_718_n_0
    SLICE_X165Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.135 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_713/CO[3]
                         net (fo=1, routed)           0.001    29.136    core_inst/tx_fifo_axis_tdata_reg[63]_i_713_n_0
    SLICE_X165Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.185 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_708/CO[3]
                         net (fo=1, routed)           0.000    29.185    core_inst/tx_fifo_axis_tdata_reg[63]_i_708_n_0
    SLICE_X165Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.234 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_703/CO[3]
                         net (fo=1, routed)           0.000    29.234    core_inst/tx_fifo_axis_tdata_reg[63]_i_703_n_0
    SLICE_X165Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.283 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_698/CO[3]
                         net (fo=1, routed)           0.000    29.283    core_inst/tx_fifo_axis_tdata_reg[63]_i_698_n_0
    SLICE_X165Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.332 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_693/CO[3]
                         net (fo=1, routed)           0.000    29.332    core_inst/tx_fifo_axis_tdata_reg[63]_i_693_n_0
    SLICE_X165Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.381 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_692/CO[3]
                         net (fo=1, routed)           0.000    29.381    core_inst/tx_fifo_axis_tdata_reg[63]_i_692_n_0
    SLICE_X165Y405       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    29.456 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_728/CO[1]
                         net (fo=35, routed)          0.468    29.923    core_inst/tx_fifo_axis_tdata_reg[63]_i_728_n_2
    SLICE_X164Y400       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    30.287 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_681/CO[3]
                         net (fo=1, routed)           0.000    30.287    core_inst/tx_fifo_axis_tdata_reg[63]_i_681_n_0
    SLICE_X164Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.337 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_676/CO[3]
                         net (fo=1, routed)           0.000    30.337    core_inst/tx_fifo_axis_tdata_reg[63]_i_676_n_0
    SLICE_X164Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.387 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_671/CO[3]
                         net (fo=1, routed)           0.000    30.387    core_inst/tx_fifo_axis_tdata_reg[63]_i_671_n_0
    SLICE_X164Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.437 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_666/CO[3]
                         net (fo=1, routed)           0.000    30.437    core_inst/tx_fifo_axis_tdata_reg[63]_i_666_n_0
    SLICE_X164Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.487 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_661/CO[3]
                         net (fo=1, routed)           0.000    30.487    core_inst/tx_fifo_axis_tdata_reg[63]_i_661_n_0
    SLICE_X164Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.537 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_656/CO[3]
                         net (fo=1, routed)           0.000    30.537    core_inst/tx_fifo_axis_tdata_reg[63]_i_656_n_0
    SLICE_X164Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.587 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_651/CO[3]
                         net (fo=1, routed)           0.000    30.587    core_inst/tx_fifo_axis_tdata_reg[63]_i_651_n_0
    SLICE_X164Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.637 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_650/CO[3]
                         net (fo=1, routed)           0.000    30.637    core_inst/tx_fifo_axis_tdata_reg[63]_i_650_n_0
    SLICE_X164Y408       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    30.711 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_686/CO[1]
                         net (fo=35, routed)          0.474    31.185    core_inst/tx_fifo_axis_tdata_reg[63]_i_686_n_2
    SLICE_X163Y402       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    31.541 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_639/CO[3]
                         net (fo=1, routed)           0.000    31.541    core_inst/tx_fifo_axis_tdata_reg[63]_i_639_n_0
    SLICE_X163Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.590 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_634/CO[3]
                         net (fo=1, routed)           0.000    31.590    core_inst/tx_fifo_axis_tdata_reg[63]_i_634_n_0
    SLICE_X163Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.639 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_629/CO[3]
                         net (fo=1, routed)           0.000    31.639    core_inst/tx_fifo_axis_tdata_reg[63]_i_629_n_0
    SLICE_X163Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.688 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_624/CO[3]
                         net (fo=1, routed)           0.000    31.688    core_inst/tx_fifo_axis_tdata_reg[63]_i_624_n_0
    SLICE_X163Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.737 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_619/CO[3]
                         net (fo=1, routed)           0.000    31.737    core_inst/tx_fifo_axis_tdata_reg[63]_i_619_n_0
    SLICE_X163Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.786 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_614/CO[3]
                         net (fo=1, routed)           0.000    31.786    core_inst/tx_fifo_axis_tdata_reg[63]_i_614_n_0
    SLICE_X163Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.835 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_609/CO[3]
                         net (fo=1, routed)           0.000    31.835    core_inst/tx_fifo_axis_tdata_reg[63]_i_609_n_0
    SLICE_X163Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.884 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_608/CO[3]
                         net (fo=1, routed)           0.000    31.884    core_inst/tx_fifo_axis_tdata_reg[63]_i_608_n_0
    SLICE_X163Y410       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    31.959 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_644/CO[1]
                         net (fo=35, routed)          0.510    32.469    core_inst/tx_fifo_axis_tdata_reg[63]_i_644_n_2
    SLICE_X162Y403       LUT3 (Prop_lut3_I0_O)        0.118    32.587 r  core_inst/tx_fifo_axis_tdata[63]_i_647/O
                         net (fo=1, routed)           0.000    32.587    core_inst/tx_fifo_axis_tdata[63]_i_647_n_0
    SLICE_X162Y403       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    32.833 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_597/CO[3]
                         net (fo=1, routed)           0.000    32.833    core_inst/tx_fifo_axis_tdata_reg[63]_i_597_n_0
    SLICE_X162Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.883 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_592/CO[3]
                         net (fo=1, routed)           0.000    32.883    core_inst/tx_fifo_axis_tdata_reg[63]_i_592_n_0
    SLICE_X162Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.933 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_587/CO[3]
                         net (fo=1, routed)           0.000    32.933    core_inst/tx_fifo_axis_tdata_reg[63]_i_587_n_0
    SLICE_X162Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.983 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_582/CO[3]
                         net (fo=1, routed)           0.000    32.983    core_inst/tx_fifo_axis_tdata_reg[63]_i_582_n_0
    SLICE_X162Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.033 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_577/CO[3]
                         net (fo=1, routed)           0.000    33.033    core_inst/tx_fifo_axis_tdata_reg[63]_i_577_n_0
    SLICE_X162Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.083 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_572/CO[3]
                         net (fo=1, routed)           0.000    33.083    core_inst/tx_fifo_axis_tdata_reg[63]_i_572_n_0
    SLICE_X162Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.133 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_567/CO[3]
                         net (fo=1, routed)           0.000    33.133    core_inst/tx_fifo_axis_tdata_reg[63]_i_567_n_0
    SLICE_X162Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.183 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_566/CO[3]
                         net (fo=1, routed)           0.000    33.183    core_inst/tx_fifo_axis_tdata_reg[63]_i_566_n_0
    SLICE_X162Y411       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    33.257 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_602/CO[1]
                         net (fo=35, routed)          0.514    33.771    core_inst/tx_fifo_axis_tdata_reg[63]_i_602_n_2
    SLICE_X160Y407       LUT3 (Prop_lut3_I0_O)        0.120    33.891 r  core_inst/tx_fifo_axis_tdata[63]_i_601/O
                         net (fo=1, routed)           0.000    33.891    core_inst/tx_fifo_axis_tdata[63]_i_601_n_0
    SLICE_X160Y407       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    34.129 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_549/CO[3]
                         net (fo=1, routed)           0.000    34.129    core_inst/tx_fifo_axis_tdata_reg[63]_i_549_n_0
    SLICE_X160Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.179 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_544/CO[3]
                         net (fo=1, routed)           0.000    34.179    core_inst/tx_fifo_axis_tdata_reg[63]_i_544_n_0
    SLICE_X160Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.229 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_539/CO[3]
                         net (fo=1, routed)           0.000    34.229    core_inst/tx_fifo_axis_tdata_reg[63]_i_539_n_0
    SLICE_X160Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.279 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_534/CO[3]
                         net (fo=1, routed)           0.000    34.279    core_inst/tx_fifo_axis_tdata_reg[63]_i_534_n_0
    SLICE_X160Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.329 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_529/CO[3]
                         net (fo=1, routed)           0.000    34.329    core_inst/tx_fifo_axis_tdata_reg[63]_i_529_n_0
    SLICE_X160Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.379 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_524/CO[3]
                         net (fo=1, routed)           0.000    34.379    core_inst/tx_fifo_axis_tdata_reg[63]_i_524_n_0
    SLICE_X160Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.429 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_523/CO[3]
                         net (fo=1, routed)           0.000    34.429    core_inst/tx_fifo_axis_tdata_reg[63]_i_523_n_0
    SLICE_X160Y414       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    34.503 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_559/CO[1]
                         net (fo=35, routed)          0.463    34.966    core_inst/tx_fifo_axis_tdata_reg[63]_i_559_n_2
    SLICE_X161Y409       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    35.322 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_512/CO[3]
                         net (fo=1, routed)           0.000    35.322    core_inst/tx_fifo_axis_tdata_reg[63]_i_512_n_0
    SLICE_X161Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.371 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_507/CO[3]
                         net (fo=1, routed)           0.000    35.371    core_inst/tx_fifo_axis_tdata_reg[63]_i_507_n_0
    SLICE_X161Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.420 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_502/CO[3]
                         net (fo=1, routed)           0.000    35.420    core_inst/tx_fifo_axis_tdata_reg[63]_i_502_n_0
    SLICE_X161Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.469 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_497/CO[3]
                         net (fo=1, routed)           0.000    35.469    core_inst/tx_fifo_axis_tdata_reg[63]_i_497_n_0
    SLICE_X161Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.518 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_492/CO[3]
                         net (fo=1, routed)           0.000    35.518    core_inst/tx_fifo_axis_tdata_reg[63]_i_492_n_0
    SLICE_X161Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.567 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_487/CO[3]
                         net (fo=1, routed)           0.000    35.567    core_inst/tx_fifo_axis_tdata_reg[63]_i_487_n_0
    SLICE_X161Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.616 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_482/CO[3]
                         net (fo=1, routed)           0.000    35.616    core_inst/tx_fifo_axis_tdata_reg[63]_i_482_n_0
    SLICE_X161Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.665 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_481/CO[3]
                         net (fo=1, routed)           0.000    35.665    core_inst/tx_fifo_axis_tdata_reg[63]_i_481_n_0
    SLICE_X161Y417       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    35.740 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_517/CO[1]
                         net (fo=35, routed)          0.591    36.331    core_inst/tx_fifo_axis_tdata_reg[63]_i_517_n_2
    SLICE_X162Y412       LUT3 (Prop_lut3_I0_O)        0.118    36.449 r  core_inst/tx_fifo_axis_tdata[63]_i_520/O
                         net (fo=1, routed)           0.000    36.449    core_inst/tx_fifo_axis_tdata[63]_i_520_n_0
    SLICE_X162Y412       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    36.695 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_470/CO[3]
                         net (fo=1, routed)           0.000    36.695    core_inst/tx_fifo_axis_tdata_reg[63]_i_470_n_0
    SLICE_X162Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.745 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_465/CO[3]
                         net (fo=1, routed)           0.000    36.745    core_inst/tx_fifo_axis_tdata_reg[63]_i_465_n_0
    SLICE_X162Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.795 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_460/CO[3]
                         net (fo=1, routed)           0.000    36.795    core_inst/tx_fifo_axis_tdata_reg[63]_i_460_n_0
    SLICE_X162Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.845 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_455/CO[3]
                         net (fo=1, routed)           0.000    36.845    core_inst/tx_fifo_axis_tdata_reg[63]_i_455_n_0
    SLICE_X162Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.895 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_450/CO[3]
                         net (fo=1, routed)           0.000    36.895    core_inst/tx_fifo_axis_tdata_reg[63]_i_450_n_0
    SLICE_X162Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.945 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_445/CO[3]
                         net (fo=1, routed)           0.000    36.945    core_inst/tx_fifo_axis_tdata_reg[63]_i_445_n_0
    SLICE_X162Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.995 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_440/CO[3]
                         net (fo=1, routed)           0.000    36.995    core_inst/tx_fifo_axis_tdata_reg[63]_i_440_n_0
    SLICE_X162Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    37.045 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_439/CO[3]
                         net (fo=1, routed)           0.000    37.045    core_inst/tx_fifo_axis_tdata_reg[63]_i_439_n_0
    SLICE_X162Y420       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    37.119 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_475/CO[1]
                         net (fo=35, routed)          0.542    37.661    core_inst/tx_fifo_axis_tdata_reg[63]_i_475_n_2
    SLICE_X163Y411       LUT3 (Prop_lut3_I0_O)        0.120    37.781 r  core_inst/tx_fifo_axis_tdata[63]_i_478/O
                         net (fo=1, routed)           0.000    37.781    core_inst/tx_fifo_axis_tdata[63]_i_478_n_0
    SLICE_X163Y411       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    38.038 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_428/CO[3]
                         net (fo=1, routed)           0.000    38.038    core_inst/tx_fifo_axis_tdata_reg[63]_i_428_n_0
    SLICE_X163Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.087 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_423/CO[3]
                         net (fo=1, routed)           0.000    38.087    core_inst/tx_fifo_axis_tdata_reg[63]_i_423_n_0
    SLICE_X163Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.136 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_418/CO[3]
                         net (fo=1, routed)           0.000    38.136    core_inst/tx_fifo_axis_tdata_reg[63]_i_418_n_0
    SLICE_X163Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.185 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_413/CO[3]
                         net (fo=1, routed)           0.000    38.185    core_inst/tx_fifo_axis_tdata_reg[63]_i_413_n_0
    SLICE_X163Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.234 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_408/CO[3]
                         net (fo=1, routed)           0.000    38.234    core_inst/tx_fifo_axis_tdata_reg[63]_i_408_n_0
    SLICE_X163Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.283 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_403/CO[3]
                         net (fo=1, routed)           0.000    38.283    core_inst/tx_fifo_axis_tdata_reg[63]_i_403_n_0
    SLICE_X163Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.332 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_398/CO[3]
                         net (fo=1, routed)           0.000    38.332    core_inst/tx_fifo_axis_tdata_reg[63]_i_398_n_0
    SLICE_X163Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.381 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_397/CO[3]
                         net (fo=1, routed)           0.000    38.381    core_inst/tx_fifo_axis_tdata_reg[63]_i_397_n_0
    SLICE_X163Y419       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    38.456 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_433/CO[1]
                         net (fo=35, routed)          0.471    38.928    core_inst/tx_fifo_axis_tdata_reg[63]_i_433_n_2
    SLICE_X165Y412       LUT3 (Prop_lut3_I0_O)        0.118    39.046 r  core_inst/tx_fifo_axis_tdata[63]_i_436/O
                         net (fo=1, routed)           0.000    39.046    core_inst/tx_fifo_axis_tdata[63]_i_436_n_0
    SLICE_X165Y412       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    39.303 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_385/CO[3]
                         net (fo=1, routed)           0.000    39.303    core_inst/tx_fifo_axis_tdata_reg[63]_i_385_n_0
    SLICE_X165Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.352 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_380/CO[3]
                         net (fo=1, routed)           0.000    39.352    core_inst/tx_fifo_axis_tdata_reg[63]_i_380_n_0
    SLICE_X165Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.401 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_375/CO[3]
                         net (fo=1, routed)           0.000    39.401    core_inst/tx_fifo_axis_tdata_reg[63]_i_375_n_0
    SLICE_X165Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.450 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_370/CO[3]
                         net (fo=1, routed)           0.000    39.450    core_inst/tx_fifo_axis_tdata_reg[63]_i_370_n_0
    SLICE_X165Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.499 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_365/CO[3]
                         net (fo=1, routed)           0.000    39.499    core_inst/tx_fifo_axis_tdata_reg[63]_i_365_n_0
    SLICE_X165Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.548 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_360/CO[3]
                         net (fo=1, routed)           0.000    39.548    core_inst/tx_fifo_axis_tdata_reg[63]_i_360_n_0
    SLICE_X165Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.597 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_355/CO[3]
                         net (fo=1, routed)           0.000    39.597    core_inst/tx_fifo_axis_tdata_reg[63]_i_355_n_0
    SLICE_X165Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.646 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_354/CO[3]
                         net (fo=1, routed)           0.000    39.646    core_inst/tx_fifo_axis_tdata_reg[63]_i_354_n_0
    SLICE_X165Y420       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    39.721 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_390/CO[1]
                         net (fo=35, routed)          0.486    40.207    core_inst/tx_fifo_axis_tdata_reg[63]_i_390_n_2
    SLICE_X166Y416       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    40.571 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_346/CO[3]
                         net (fo=1, routed)           0.000    40.571    core_inst/tx_fifo_axis_tdata_reg[63]_i_346_n_0
    SLICE_X166Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.621 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_338/CO[3]
                         net (fo=1, routed)           0.000    40.621    core_inst/tx_fifo_axis_tdata_reg[63]_i_338_n_0
    SLICE_X166Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.671 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_333/CO[3]
                         net (fo=1, routed)           0.000    40.671    core_inst/tx_fifo_axis_tdata_reg[63]_i_333_n_0
    SLICE_X166Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.721 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_328/CO[3]
                         net (fo=1, routed)           0.000    40.721    core_inst/tx_fifo_axis_tdata_reg[63]_i_328_n_0
    SLICE_X166Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.771 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_323/CO[3]
                         net (fo=1, routed)           0.000    40.771    core_inst/tx_fifo_axis_tdata_reg[63]_i_323_n_0
    SLICE_X166Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.821 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_318/CO[3]
                         net (fo=1, routed)           0.000    40.821    core_inst/tx_fifo_axis_tdata_reg[63]_i_318_n_0
    SLICE_X166Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.871 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_313/CO[3]
                         net (fo=1, routed)           0.000    40.871    core_inst/tx_fifo_axis_tdata_reg[63]_i_313_n_0
    SLICE_X166Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.921 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_312/CO[3]
                         net (fo=1, routed)           0.000    40.921    core_inst/tx_fifo_axis_tdata_reg[63]_i_312_n_0
    SLICE_X166Y424       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    40.995 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_343/CO[1]
                         net (fo=35, routed)          0.478    41.474    core_inst/tx_fifo_axis_tdata_reg[63]_i_343_n_2
    SLICE_X165Y421       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    41.830 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_304/CO[3]
                         net (fo=1, routed)           0.000    41.830    core_inst/tx_fifo_axis_tdata_reg[63]_i_304_n_0
    SLICE_X165Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.879 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_299/CO[3]
                         net (fo=1, routed)           0.000    41.879    core_inst/tx_fifo_axis_tdata_reg[63]_i_299_n_0
    SLICE_X165Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.928 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_287/CO[3]
                         net (fo=1, routed)           0.000    41.928    core_inst/tx_fifo_axis_tdata_reg[63]_i_287_n_0
    SLICE_X165Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.977 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_282/CO[3]
                         net (fo=1, routed)           0.007    41.983    core_inst/tx_fifo_axis_tdata_reg[63]_i_282_n_0
    SLICE_X165Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.032 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_277/CO[3]
                         net (fo=1, routed)           0.000    42.032    core_inst/tx_fifo_axis_tdata_reg[63]_i_277_n_0
    SLICE_X165Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.081 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_272/CO[3]
                         net (fo=1, routed)           0.000    42.081    core_inst/tx_fifo_axis_tdata_reg[63]_i_272_n_0
    SLICE_X165Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.130 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_267/CO[3]
                         net (fo=1, routed)           0.000    42.130    core_inst/tx_fifo_axis_tdata_reg[63]_i_267_n_0
    SLICE_X165Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.179 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_266/CO[3]
                         net (fo=1, routed)           0.000    42.179    core_inst/tx_fifo_axis_tdata_reg[63]_i_266_n_0
    SLICE_X165Y429       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    42.254 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_292/CO[1]
                         net (fo=35, routed)          0.494    42.749    core_inst/tx_fifo_axis_tdata_reg[63]_i_292_n_2
    SLICE_X164Y424       LUT3 (Prop_lut3_I0_O)        0.118    42.867 r  core_inst/tx_fifo_axis_tdata[63]_i_311/O
                         net (fo=1, routed)           0.000    42.867    core_inst/tx_fifo_axis_tdata[63]_i_311_n_0
    SLICE_X164Y424       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    43.113 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_257/CO[3]
                         net (fo=1, routed)           0.007    43.119    core_inst/tx_fifo_axis_tdata_reg[63]_i_257_n_0
    SLICE_X164Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.169 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_252/CO[3]
                         net (fo=1, routed)           0.000    43.169    core_inst/tx_fifo_axis_tdata_reg[63]_i_252_n_0
    SLICE_X164Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.219 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_247/CO[3]
                         net (fo=1, routed)           0.000    43.219    core_inst/tx_fifo_axis_tdata_reg[63]_i_247_n_0
    SLICE_X164Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.269 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_227/CO[3]
                         net (fo=1, routed)           0.000    43.269    core_inst/tx_fifo_axis_tdata_reg[63]_i_227_n_0
    SLICE_X164Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.319 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_222/CO[3]
                         net (fo=1, routed)           0.000    43.319    core_inst/tx_fifo_axis_tdata_reg[63]_i_222_n_0
    SLICE_X164Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.369 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_217/CO[3]
                         net (fo=1, routed)           0.000    43.369    core_inst/tx_fifo_axis_tdata_reg[63]_i_217_n_0
    SLICE_X164Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.419 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_212/CO[3]
                         net (fo=1, routed)           0.000    43.419    core_inst/tx_fifo_axis_tdata_reg[63]_i_212_n_0
    SLICE_X164Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.469 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_211/CO[3]
                         net (fo=1, routed)           0.000    43.469    core_inst/tx_fifo_axis_tdata_reg[63]_i_211_n_0
    SLICE_X164Y432       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    43.543 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_232/CO[1]
                         net (fo=35, routed)          0.549    44.092    core_inst/tx_fifo_axis_tdata_reg[63]_i_232_n_2
    SLICE_X162Y425       LUT3 (Prop_lut3_I0_O)        0.120    44.212 r  core_inst/tx_fifo_axis_tdata[63]_i_264/O
                         net (fo=1, routed)           0.000    44.212    core_inst/tx_fifo_axis_tdata[63]_i_264_n_0
    SLICE_X162Y425       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    44.458 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_192/CO[3]
                         net (fo=1, routed)           0.000    44.458    core_inst/tx_fifo_axis_tdata_reg[63]_i_192_n_0
    SLICE_X162Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.508 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_187/CO[3]
                         net (fo=1, routed)           0.000    44.508    core_inst/tx_fifo_axis_tdata_reg[63]_i_187_n_0
    SLICE_X162Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.558 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_182/CO[3]
                         net (fo=1, routed)           0.000    44.558    core_inst/tx_fifo_axis_tdata_reg[63]_i_182_n_0
    SLICE_X162Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.608 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_181/CO[3]
                         net (fo=1, routed)           0.000    44.608    core_inst/tx_fifo_axis_tdata_reg[63]_i_181_n_0
    SLICE_X162Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.658 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_150/CO[3]
                         net (fo=1, routed)           0.000    44.658    core_inst/tx_fifo_axis_tdata_reg[63]_i_150_n_0
    SLICE_X162Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.708 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_145/CO[3]
                         net (fo=1, routed)           0.000    44.708    core_inst/tx_fifo_axis_tdata_reg[63]_i_145_n_0
    SLICE_X162Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.758 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_140/CO[3]
                         net (fo=1, routed)           0.000    44.758    core_inst/tx_fifo_axis_tdata_reg[63]_i_140_n_0
    SLICE_X162Y432       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.808 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_139/CO[3]
                         net (fo=1, routed)           0.000    44.808    core_inst/tx_fifo_axis_tdata_reg[63]_i_139_n_0
    SLICE_X162Y433       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    44.882 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_155/CO[1]
                         net (fo=35, routed)          0.502    45.384    core_inst/tx_fifo_axis_tdata_reg[63]_i_155_n_2
    SLICE_X161Y427       LUT3 (Prop_lut3_I0_O)        0.120    45.504 r  core_inst/tx_fifo_axis_tdata[63]_i_246/O
                         net (fo=1, routed)           0.000    45.504    core_inst/tx_fifo_axis_tdata[63]_i_246_n_0
    SLICE_X161Y427       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    45.761 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_171/CO[3]
                         net (fo=1, routed)           0.000    45.761    core_inst/tx_fifo_axis_tdata_reg[63]_i_171_n_0
    SLICE_X161Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.810 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_112/CO[3]
                         net (fo=1, routed)           0.000    45.810    core_inst/tx_fifo_axis_tdata_reg[63]_i_112_n_0
    SLICE_X161Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.859 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_107/CO[3]
                         net (fo=1, routed)           0.000    45.859    core_inst/tx_fifo_axis_tdata_reg[63]_i_107_n_0
    SLICE_X161Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.908 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_106/CO[3]
                         net (fo=1, routed)           0.000    45.908    core_inst/tx_fifo_axis_tdata_reg[63]_i_106_n_0
    SLICE_X161Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.957 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_120/CO[3]
                         net (fo=1, routed)           0.000    45.957    core_inst/tx_fifo_axis_tdata_reg[63]_i_120_n_0
    SLICE_X161Y432       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.006 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_72/CO[3]
                         net (fo=1, routed)           0.000    46.006    core_inst/tx_fifo_axis_tdata_reg[63]_i_72_n_0
    SLICE_X161Y433       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.055 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_67/CO[3]
                         net (fo=1, routed)           0.000    46.055    core_inst/tx_fifo_axis_tdata_reg[63]_i_67_n_0
    SLICE_X161Y434       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.104 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_66/CO[3]
                         net (fo=1, routed)           0.000    46.104    core_inst/tx_fifo_axis_tdata_reg[63]_i_66_n_0
    SLICE_X161Y435       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    46.179 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_77/CO[1]
                         net (fo=35, routed)          0.514    46.693    core_inst/tx_fifo_axis_tdata_reg[63]_i_77_n_2
    SLICE_X160Y430       LUT3 (Prop_lut3_I0_O)        0.118    46.811 r  core_inst/tx_fifo_axis_tdata[63]_i_175/O
                         net (fo=1, routed)           0.000    46.811    core_inst/tx_fifo_axis_tdata[63]_i_175_n_0
    SLICE_X160Y430       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    47.057 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_101/CO[3]
                         net (fo=1, routed)           0.000    47.057    core_inst/tx_fifo_axis_tdata_reg[63]_i_101_n_0
    SLICE_X160Y431       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    47.159 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_103/O[0]
                         net (fo=4, routed)           0.364    47.523    core_inst/tx_fifo_axis_tdata_reg[63]_i_103_n_7
    SLICE_X159Y433       LUT4 (Prop_lut4_I3_O)        0.119    47.642 r  core_inst/tx_fifo_axis_tdata[63]_i_205/O
                         net (fo=1, routed)           0.342    47.984    core_inst/tx_fifo_axis_tdata[63]_i_205_n_0
    SLICE_X159Y433       LUT6 (Prop_lut6_I3_O)        0.043    48.027 r  core_inst/tx_fifo_axis_tdata[63]_i_132/O
                         net (fo=2, routed)           0.415    48.442    core_inst/tx_fifo_axis_tdata[63]_i_132_n_0
    SLICE_X159Y434       LUT6 (Prop_lut6_I1_O)        0.043    48.485 r  core_inst/tx_fifo_axis_tdata[63]_i_63/O
                         net (fo=7, routed)           0.094    48.579    core_inst/tx_fifo_axis_tdata[63]_i_63_n_0
    SLICE_X159Y434       LUT5 (Prop_lut5_I0_O)        0.043    48.622 r  core_inst/tx_fifo_axis_tdata[63]_i_59/O
                         net (fo=2, routed)           0.406    49.028    core_inst/tx_fifo_axis_tdata[63]_i_59_n_0
    SLICE_X158Y437       LUT6 (Prop_lut6_I1_O)        0.043    49.071 r  core_inst/tx_fifo_axis_tdata[63]_i_30/O
                         net (fo=1, routed)           0.315    49.386    core_inst/tx_fifo_axis_tdata[63]_i_30_n_0
    SLICE_X159Y437       LUT6 (Prop_lut6_I1_O)        0.043    49.429 f  core_inst/tx_fifo_axis_tdata[63]_i_15_comp_1/O
                         net (fo=2, routed)           0.466    49.895    core_inst/tx_fifo_axis_tdata[63]_i_15_n_0
    SLICE_X162Y437       LUT6 (Prop_lut6_I4_O)        0.043    49.938 f  core_inst/tx_fifo_axis_tdata[63]_i_8_comp/O
                         net (fo=1, routed)           0.169    50.107    core_inst/tx_fifo_axis_tdata[63]_i_8_n_0
    SLICE_X165Y437       LUT6 (Prop_lut6_I4_O)        0.043    50.150 r  core_inst/tx_fifo_axis_tdata[63]_i_3/O
                         net (fo=39, routed)          0.456    50.606    core_inst/tx_fifo_axis_tdata[63]_i_3_n_0
    SLICE_X164Y433       LUT6 (Prop_lut6_I4_O)        0.043    50.649 r  core_inst/tx_fifo_axis_tdata[4]_i_1/O
                         net (fo=1, routed)           0.000    50.649    core_inst/tx_fifo_axis_tdata[4]_i_1_n_0
    SLICE_X164Y433       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     9.836 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.364    11.200    core_inst/coreclk_out
    SLICE_X164Y433       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[4]/C
                         clock pessimism              1.194    12.394    
                         clock uncertainty           -0.035    12.358    
    SLICE_X164Y433       FDRE (Setup_fdre_C_D)        0.064    12.422    core_inst/tx_fifo_axis_tdata_reg[4]
  -------------------------------------------------------------------
                         required time                         12.422    
                         arrival time                         -50.649    
  -------------------------------------------------------------------
                         slack                                -38.227    

Slack (VIOLATED) :        -38.224ns  (required time - arrival time)
  Source:                 core_inst/pkt_n_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/tx_fifo_axis_tdata_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_mgt_refclk_p rise@6.400ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        44.618ns  (logic 26.177ns (58.670%)  route 18.441ns (41.330%))
  Logic Levels:           322  (CARRY4=287 LUT2=1 LUT3=25 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 11.200 - 6.400 ) 
    Source Clock Delay      (SCD):    6.030ns
    Clock Pessimism Removal (CPR):    1.194ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.560     6.030    core_inst/coreclk_out
    SLICE_X163Y355       FDRE                                         r  core_inst/pkt_n_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y355       FDRE (Prop_fdre_C_Q)         0.216     6.246 r  core_inst/pkt_n_reg_reg[0]_replica/Q
                         net (fo=1, routed)           0.170     6.416    core_inst/pkt_n_reg_reg[0]_repN
    SLICE_X162Y356       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.289     6.705 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_243/CO[3]
                         net (fo=1, routed)           0.000     6.705    core_inst/tx_fifo_axis_tdata_reg[63]_i_243_n_0
    SLICE_X162Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.755 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_393/CO[3]
                         net (fo=1, routed)           0.000     6.755    core_inst/tx_fifo_axis_tdata_reg[63]_i_393_n_0
    SLICE_X162Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.805 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_560/CO[3]
                         net (fo=1, routed)           0.000     6.805    core_inst/tx_fifo_axis_tdata_reg[63]_i_560_n_0
    SLICE_X162Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.855 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_729/CO[3]
                         net (fo=1, routed)           0.000     6.855    core_inst/tx_fifo_axis_tdata_reg[63]_i_729_n_0
    SLICE_X162Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.905 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_898/CO[3]
                         net (fo=1, routed)           0.000     6.905    core_inst/tx_fifo_axis_tdata_reg[63]_i_898_n_0
    SLICE_X162Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.955 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1067/CO[3]
                         net (fo=1, routed)           0.000     6.955    core_inst/tx_fifo_axis_tdata_reg[63]_i_1067_n_0
    SLICE_X162Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.005 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1236/CO[3]
                         net (fo=1, routed)           0.000     7.005    core_inst/tx_fifo_axis_tdata_reg[63]_i_1236_n_0
    SLICE_X162Y363       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     7.113 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1405/O[2]
                         net (fo=2, routed)           0.172     7.285    core_inst/p_0_in__0[31]
    SLICE_X163Y363       LUT2 (Prop_lut2_I1_O)        0.126     7.411 r  core_inst/tx_fifo_axis_tdata[63]_i_1515/O
                         net (fo=1, routed)           0.000     7.411    core_inst/tx_fifo_axis_tdata[63]_i_1515_n_0
    SLICE_X163Y363       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.662 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1442/CO[3]
                         net (fo=1, routed)           0.000     7.662    core_inst/tx_fifo_axis_tdata_reg[63]_i_1442_n_0
    SLICE_X163Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.711 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1437/CO[3]
                         net (fo=1, routed)           0.000     7.711    core_inst/tx_fifo_axis_tdata_reg[63]_i_1437_n_0
    SLICE_X163Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.760 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1432/CO[3]
                         net (fo=1, routed)           0.000     7.760    core_inst/tx_fifo_axis_tdata_reg[63]_i_1432_n_0
    SLICE_X163Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.809 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1427/CO[3]
                         net (fo=1, routed)           0.000     7.809    core_inst/tx_fifo_axis_tdata_reg[63]_i_1427_n_0
    SLICE_X163Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.858 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1422/CO[3]
                         net (fo=1, routed)           0.000     7.858    core_inst/tx_fifo_axis_tdata_reg[63]_i_1422_n_0
    SLICE_X163Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.907 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1417/CO[3]
                         net (fo=1, routed)           0.000     7.907    core_inst/tx_fifo_axis_tdata_reg[63]_i_1417_n_0
    SLICE_X163Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.956 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1412/CO[3]
                         net (fo=1, routed)           0.000     7.956    core_inst/tx_fifo_axis_tdata_reg[63]_i_1412_n_0
    SLICE_X163Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.005 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1411/CO[3]
                         net (fo=1, routed)           0.000     8.005    core_inst/tx_fifo_axis_tdata_reg[63]_i_1411_n_0
    SLICE_X163Y371       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     8.132 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1447/CO[0]
                         net (fo=35, routed)          0.543     8.675    core_inst/tx_fifo_axis_tdata_reg[63]_i_1447_n_3
    SLICE_X164Y363       LUT3 (Prop_lut3_I0_O)        0.130     8.805 r  core_inst/tx_fifo_axis_tdata[63]_i_1450/O
                         net (fo=1, routed)           0.000     8.805    core_inst/tx_fifo_axis_tdata[63]_i_1450_n_0
    SLICE_X164Y363       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     9.051 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1399/CO[3]
                         net (fo=1, routed)           0.000     9.051    core_inst/tx_fifo_axis_tdata_reg[63]_i_1399_n_0
    SLICE_X164Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.101 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1394/CO[3]
                         net (fo=1, routed)           0.000     9.101    core_inst/tx_fifo_axis_tdata_reg[63]_i_1394_n_0
    SLICE_X164Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.151 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1389/CO[3]
                         net (fo=1, routed)           0.000     9.151    core_inst/tx_fifo_axis_tdata_reg[63]_i_1389_n_0
    SLICE_X164Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.201 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1384/CO[3]
                         net (fo=1, routed)           0.000     9.201    core_inst/tx_fifo_axis_tdata_reg[63]_i_1384_n_0
    SLICE_X164Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.251 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1379/CO[3]
                         net (fo=1, routed)           0.000     9.251    core_inst/tx_fifo_axis_tdata_reg[63]_i_1379_n_0
    SLICE_X164Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.301 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1374/CO[3]
                         net (fo=1, routed)           0.000     9.301    core_inst/tx_fifo_axis_tdata_reg[63]_i_1374_n_0
    SLICE_X164Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.351 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1369/CO[3]
                         net (fo=1, routed)           0.000     9.351    core_inst/tx_fifo_axis_tdata_reg[63]_i_1369_n_0
    SLICE_X164Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.401 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1368/CO[3]
                         net (fo=1, routed)           0.000     9.401    core_inst/tx_fifo_axis_tdata_reg[63]_i_1368_n_0
    SLICE_X164Y371       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074     9.475 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1404/CO[1]
                         net (fo=35, routed)          0.473     9.948    core_inst/tx_fifo_axis_tdata_reg[63]_i_1404_n_2
    SLICE_X165Y363       LUT3 (Prop_lut3_I0_O)        0.120    10.068 r  core_inst/tx_fifo_axis_tdata[63]_i_1408/O
                         net (fo=1, routed)           0.000    10.068    core_inst/tx_fifo_axis_tdata[63]_i_1408_n_0
    SLICE_X165Y363       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    10.325 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1357/CO[3]
                         net (fo=1, routed)           0.000    10.325    core_inst/tx_fifo_axis_tdata_reg[63]_i_1357_n_0
    SLICE_X165Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.374 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1352/CO[3]
                         net (fo=1, routed)           0.000    10.374    core_inst/tx_fifo_axis_tdata_reg[63]_i_1352_n_0
    SLICE_X165Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.423 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1347/CO[3]
                         net (fo=1, routed)           0.000    10.423    core_inst/tx_fifo_axis_tdata_reg[63]_i_1347_n_0
    SLICE_X165Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.472 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1342/CO[3]
                         net (fo=1, routed)           0.000    10.472    core_inst/tx_fifo_axis_tdata_reg[63]_i_1342_n_0
    SLICE_X165Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.521 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1337/CO[3]
                         net (fo=1, routed)           0.000    10.521    core_inst/tx_fifo_axis_tdata_reg[63]_i_1337_n_0
    SLICE_X165Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.570 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1332/CO[3]
                         net (fo=1, routed)           0.000    10.570    core_inst/tx_fifo_axis_tdata_reg[63]_i_1332_n_0
    SLICE_X165Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.619 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1327/CO[3]
                         net (fo=1, routed)           0.000    10.619    core_inst/tx_fifo_axis_tdata_reg[63]_i_1327_n_0
    SLICE_X165Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.668 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1326/CO[3]
                         net (fo=1, routed)           0.000    10.668    core_inst/tx_fifo_axis_tdata_reg[63]_i_1326_n_0
    SLICE_X165Y371       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    10.743 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1362/CO[1]
                         net (fo=35, routed)          0.510    11.253    core_inst/tx_fifo_axis_tdata_reg[63]_i_1362_n_2
    SLICE_X166Y367       LUT3 (Prop_lut3_I0_O)        0.118    11.371 r  core_inst/tx_fifo_axis_tdata[63]_i_1361/O
                         net (fo=1, routed)           0.000    11.371    core_inst/tx_fifo_axis_tdata[63]_i_1361_n_0
    SLICE_X166Y367       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    11.609 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1310/CO[3]
                         net (fo=1, routed)           0.000    11.609    core_inst/tx_fifo_axis_tdata_reg[63]_i_1310_n_0
    SLICE_X166Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.659 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1305/CO[3]
                         net (fo=1, routed)           0.000    11.659    core_inst/tx_fifo_axis_tdata_reg[63]_i_1305_n_0
    SLICE_X166Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.709 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1300/CO[3]
                         net (fo=1, routed)           0.000    11.709    core_inst/tx_fifo_axis_tdata_reg[63]_i_1300_n_0
    SLICE_X166Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.759 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1295/CO[3]
                         net (fo=1, routed)           0.000    11.759    core_inst/tx_fifo_axis_tdata_reg[63]_i_1295_n_0
    SLICE_X166Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.809 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1290/CO[3]
                         net (fo=1, routed)           0.000    11.809    core_inst/tx_fifo_axis_tdata_reg[63]_i_1290_n_0
    SLICE_X166Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.859 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1285/CO[3]
                         net (fo=1, routed)           0.000    11.859    core_inst/tx_fifo_axis_tdata_reg[63]_i_1285_n_0
    SLICE_X166Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.909 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1284/CO[3]
                         net (fo=1, routed)           0.000    11.909    core_inst/tx_fifo_axis_tdata_reg[63]_i_1284_n_0
    SLICE_X166Y374       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    11.983 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1320/CO[1]
                         net (fo=35, routed)          0.466    12.449    core_inst/tx_fifo_axis_tdata_reg[63]_i_1320_n_2
    SLICE_X167Y369       LUT3 (Prop_lut3_I0_O)        0.120    12.569 r  core_inst/tx_fifo_axis_tdata[63]_i_1323/O
                         net (fo=1, routed)           0.000    12.569    core_inst/tx_fifo_axis_tdata[63]_i_1323_n_0
    SLICE_X167Y369       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    12.826 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1273/CO[3]
                         net (fo=1, routed)           0.000    12.826    core_inst/tx_fifo_axis_tdata_reg[63]_i_1273_n_0
    SLICE_X167Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.875 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1268/CO[3]
                         net (fo=1, routed)           0.000    12.875    core_inst/tx_fifo_axis_tdata_reg[63]_i_1268_n_0
    SLICE_X167Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.924 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1263/CO[3]
                         net (fo=1, routed)           0.000    12.924    core_inst/tx_fifo_axis_tdata_reg[63]_i_1263_n_0
    SLICE_X167Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.973 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1258/CO[3]
                         net (fo=1, routed)           0.000    12.973    core_inst/tx_fifo_axis_tdata_reg[63]_i_1258_n_0
    SLICE_X167Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.022 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1253/CO[3]
                         net (fo=1, routed)           0.000    13.022    core_inst/tx_fifo_axis_tdata_reg[63]_i_1253_n_0
    SLICE_X167Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.071 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1248/CO[3]
                         net (fo=1, routed)           0.007    13.078    core_inst/tx_fifo_axis_tdata_reg[63]_i_1248_n_0
    SLICE_X167Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.127 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1243/CO[3]
                         net (fo=1, routed)           0.000    13.127    core_inst/tx_fifo_axis_tdata_reg[63]_i_1243_n_0
    SLICE_X167Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.176 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1242/CO[3]
                         net (fo=1, routed)           0.000    13.176    core_inst/tx_fifo_axis_tdata_reg[63]_i_1242_n_0
    SLICE_X167Y377       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    13.251 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1278/CO[1]
                         net (fo=35, routed)          0.462    13.713    core_inst/tx_fifo_axis_tdata_reg[63]_i_1278_n_2
    SLICE_X165Y372       LUT3 (Prop_lut3_I0_O)        0.118    13.831 r  core_inst/tx_fifo_axis_tdata[63]_i_1281/O
                         net (fo=1, routed)           0.000    13.831    core_inst/tx_fifo_axis_tdata[63]_i_1281_n_0
    SLICE_X165Y372       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    14.088 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1230/CO[3]
                         net (fo=1, routed)           0.000    14.088    core_inst/tx_fifo_axis_tdata_reg[63]_i_1230_n_0
    SLICE_X165Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.137 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1225/CO[3]
                         net (fo=1, routed)           0.000    14.137    core_inst/tx_fifo_axis_tdata_reg[63]_i_1225_n_0
    SLICE_X165Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.186 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1220/CO[3]
                         net (fo=1, routed)           0.007    14.192    core_inst/tx_fifo_axis_tdata_reg[63]_i_1220_n_0
    SLICE_X165Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.241 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1215/CO[3]
                         net (fo=1, routed)           0.000    14.241    core_inst/tx_fifo_axis_tdata_reg[63]_i_1215_n_0
    SLICE_X165Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.290 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1210/CO[3]
                         net (fo=1, routed)           0.000    14.290    core_inst/tx_fifo_axis_tdata_reg[63]_i_1210_n_0
    SLICE_X165Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.339 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1205/CO[3]
                         net (fo=1, routed)           0.000    14.339    core_inst/tx_fifo_axis_tdata_reg[63]_i_1205_n_0
    SLICE_X165Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.388 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1200/CO[3]
                         net (fo=1, routed)           0.000    14.388    core_inst/tx_fifo_axis_tdata_reg[63]_i_1200_n_0
    SLICE_X165Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.437 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1199/CO[3]
                         net (fo=1, routed)           0.000    14.437    core_inst/tx_fifo_axis_tdata_reg[63]_i_1199_n_0
    SLICE_X165Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    14.512 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1235/CO[1]
                         net (fo=35, routed)          0.499    15.011    core_inst/tx_fifo_axis_tdata_reg[63]_i_1235_n_2
    SLICE_X164Y372       LUT3 (Prop_lut3_I0_O)        0.118    15.129 r  core_inst/tx_fifo_axis_tdata[63]_i_1239/O
                         net (fo=1, routed)           0.000    15.129    core_inst/tx_fifo_axis_tdata[63]_i_1239_n_0
    SLICE_X164Y372       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    15.375 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1188/CO[3]
                         net (fo=1, routed)           0.000    15.375    core_inst/tx_fifo_axis_tdata_reg[63]_i_1188_n_0
    SLICE_X164Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.425 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1183/CO[3]
                         net (fo=1, routed)           0.000    15.425    core_inst/tx_fifo_axis_tdata_reg[63]_i_1183_n_0
    SLICE_X164Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.475 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1178/CO[3]
                         net (fo=1, routed)           0.007    15.482    core_inst/tx_fifo_axis_tdata_reg[63]_i_1178_n_0
    SLICE_X164Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.532 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1173/CO[3]
                         net (fo=1, routed)           0.000    15.532    core_inst/tx_fifo_axis_tdata_reg[63]_i_1173_n_0
    SLICE_X164Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.582 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1168/CO[3]
                         net (fo=1, routed)           0.000    15.582    core_inst/tx_fifo_axis_tdata_reg[63]_i_1168_n_0
    SLICE_X164Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.632 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1163/CO[3]
                         net (fo=1, routed)           0.000    15.632    core_inst/tx_fifo_axis_tdata_reg[63]_i_1163_n_0
    SLICE_X164Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.682 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1158/CO[3]
                         net (fo=1, routed)           0.000    15.682    core_inst/tx_fifo_axis_tdata_reg[63]_i_1158_n_0
    SLICE_X164Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.732 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1157/CO[3]
                         net (fo=1, routed)           0.000    15.732    core_inst/tx_fifo_axis_tdata_reg[63]_i_1157_n_0
    SLICE_X164Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    15.806 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1193/CO[1]
                         net (fo=35, routed)          0.535    16.341    core_inst/tx_fifo_axis_tdata_reg[63]_i_1193_n_2
    SLICE_X163Y372       LUT3 (Prop_lut3_I0_O)        0.120    16.461 r  core_inst/tx_fifo_axis_tdata[63]_i_1196/O
                         net (fo=1, routed)           0.000    16.461    core_inst/tx_fifo_axis_tdata[63]_i_1196_n_0
    SLICE_X163Y372       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    16.718 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1146/CO[3]
                         net (fo=1, routed)           0.000    16.718    core_inst/tx_fifo_axis_tdata_reg[63]_i_1146_n_0
    SLICE_X163Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.767 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1141/CO[3]
                         net (fo=1, routed)           0.000    16.767    core_inst/tx_fifo_axis_tdata_reg[63]_i_1141_n_0
    SLICE_X163Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.816 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1136/CO[3]
                         net (fo=1, routed)           0.007    16.823    core_inst/tx_fifo_axis_tdata_reg[63]_i_1136_n_0
    SLICE_X163Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.872 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1131/CO[3]
                         net (fo=1, routed)           0.000    16.872    core_inst/tx_fifo_axis_tdata_reg[63]_i_1131_n_0
    SLICE_X163Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.921 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1126/CO[3]
                         net (fo=1, routed)           0.000    16.921    core_inst/tx_fifo_axis_tdata_reg[63]_i_1126_n_0
    SLICE_X163Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.970 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1121/CO[3]
                         net (fo=1, routed)           0.000    16.970    core_inst/tx_fifo_axis_tdata_reg[63]_i_1121_n_0
    SLICE_X163Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.019 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1116/CO[3]
                         net (fo=1, routed)           0.000    17.019    core_inst/tx_fifo_axis_tdata_reg[63]_i_1116_n_0
    SLICE_X163Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.068 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1115/CO[3]
                         net (fo=1, routed)           0.000    17.068    core_inst/tx_fifo_axis_tdata_reg[63]_i_1115_n_0
    SLICE_X163Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    17.143 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1151/CO[1]
                         net (fo=35, routed)          0.376    17.519    core_inst/tx_fifo_axis_tdata_reg[63]_i_1151_n_2
    SLICE_X162Y377       LUT3 (Prop_lut3_I0_O)        0.118    17.637 r  core_inst/tx_fifo_axis_tdata[63]_i_1154/O
                         net (fo=1, routed)           0.000    17.637    core_inst/tx_fifo_axis_tdata[63]_i_1154_n_0
    SLICE_X162Y377       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    17.883 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    17.883    core_inst/tx_fifo_axis_tdata_reg[63]_i_1104_n_0
    SLICE_X162Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.933 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1099/CO[3]
                         net (fo=1, routed)           0.000    17.933    core_inst/tx_fifo_axis_tdata_reg[63]_i_1099_n_0
    SLICE_X162Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.983 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    17.983    core_inst/tx_fifo_axis_tdata_reg[63]_i_1094_n_0
    SLICE_X162Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.033 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1089/CO[3]
                         net (fo=1, routed)           0.000    18.033    core_inst/tx_fifo_axis_tdata_reg[63]_i_1089_n_0
    SLICE_X162Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.083 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1084/CO[3]
                         net (fo=1, routed)           0.000    18.083    core_inst/tx_fifo_axis_tdata_reg[63]_i_1084_n_0
    SLICE_X162Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.133 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1079/CO[3]
                         net (fo=1, routed)           0.000    18.133    core_inst/tx_fifo_axis_tdata_reg[63]_i_1079_n_0
    SLICE_X162Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.183 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1074/CO[3]
                         net (fo=1, routed)           0.000    18.183    core_inst/tx_fifo_axis_tdata_reg[63]_i_1074_n_0
    SLICE_X162Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.233 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1073/CO[3]
                         net (fo=1, routed)           0.000    18.233    core_inst/tx_fifo_axis_tdata_reg[63]_i_1073_n_0
    SLICE_X162Y385       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    18.307 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1109/CO[1]
                         net (fo=35, routed)          0.422    18.729    core_inst/tx_fifo_axis_tdata_reg[63]_i_1109_n_2
    SLICE_X163Y381       LUT3 (Prop_lut3_I0_O)        0.120    18.849 r  core_inst/tx_fifo_axis_tdata[63]_i_1112/O
                         net (fo=1, routed)           0.000    18.849    core_inst/tx_fifo_axis_tdata[63]_i_1112_n_0
    SLICE_X163Y381       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    19.106 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1061/CO[3]
                         net (fo=1, routed)           0.000    19.106    core_inst/tx_fifo_axis_tdata_reg[63]_i_1061_n_0
    SLICE_X163Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.155 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1056/CO[3]
                         net (fo=1, routed)           0.000    19.155    core_inst/tx_fifo_axis_tdata_reg[63]_i_1056_n_0
    SLICE_X163Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.204 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1051/CO[3]
                         net (fo=1, routed)           0.000    19.204    core_inst/tx_fifo_axis_tdata_reg[63]_i_1051_n_0
    SLICE_X163Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.253 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1046/CO[3]
                         net (fo=1, routed)           0.000    19.253    core_inst/tx_fifo_axis_tdata_reg[63]_i_1046_n_0
    SLICE_X163Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.302 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1041/CO[3]
                         net (fo=1, routed)           0.000    19.302    core_inst/tx_fifo_axis_tdata_reg[63]_i_1041_n_0
    SLICE_X163Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.351 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1036/CO[3]
                         net (fo=1, routed)           0.000    19.351    core_inst/tx_fifo_axis_tdata_reg[63]_i_1036_n_0
    SLICE_X163Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.400 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1031/CO[3]
                         net (fo=1, routed)           0.000    19.400    core_inst/tx_fifo_axis_tdata_reg[63]_i_1031_n_0
    SLICE_X163Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.449 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1030/CO[3]
                         net (fo=1, routed)           0.000    19.449    core_inst/tx_fifo_axis_tdata_reg[63]_i_1030_n_0
    SLICE_X163Y389       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    19.524 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1066/CO[1]
                         net (fo=35, routed)          0.563    20.087    core_inst/tx_fifo_axis_tdata_reg[63]_i_1066_n_2
    SLICE_X164Y381       LUT3 (Prop_lut3_I0_O)        0.118    20.205 r  core_inst/tx_fifo_axis_tdata[63]_i_1069/O
                         net (fo=1, routed)           0.000    20.205    core_inst/tx_fifo_axis_tdata[63]_i_1069_n_0
    SLICE_X164Y381       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.177    20.382 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1019/CO[3]
                         net (fo=1, routed)           0.000    20.382    core_inst/tx_fifo_axis_tdata_reg[63]_i_1019_n_0
    SLICE_X164Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.432 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1014/CO[3]
                         net (fo=1, routed)           0.000    20.432    core_inst/tx_fifo_axis_tdata_reg[63]_i_1014_n_0
    SLICE_X164Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.482 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1009/CO[3]
                         net (fo=1, routed)           0.000    20.482    core_inst/tx_fifo_axis_tdata_reg[63]_i_1009_n_0
    SLICE_X164Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.532 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1004/CO[3]
                         net (fo=1, routed)           0.000    20.532    core_inst/tx_fifo_axis_tdata_reg[63]_i_1004_n_0
    SLICE_X164Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.582 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_999/CO[3]
                         net (fo=1, routed)           0.000    20.582    core_inst/tx_fifo_axis_tdata_reg[63]_i_999_n_0
    SLICE_X164Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.632 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_994/CO[3]
                         net (fo=1, routed)           0.000    20.632    core_inst/tx_fifo_axis_tdata_reg[63]_i_994_n_0
    SLICE_X164Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.682 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_989/CO[3]
                         net (fo=1, routed)           0.000    20.682    core_inst/tx_fifo_axis_tdata_reg[63]_i_989_n_0
    SLICE_X164Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.732 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_988/CO[3]
                         net (fo=1, routed)           0.000    20.732    core_inst/tx_fifo_axis_tdata_reg[63]_i_988_n_0
    SLICE_X164Y389       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    20.806 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1024/CO[1]
                         net (fo=35, routed)          0.415    21.221    core_inst/tx_fifo_axis_tdata_reg[63]_i_1024_n_2
    SLICE_X166Y384       LUT3 (Prop_lut3_I0_O)        0.120    21.341 r  core_inst/tx_fifo_axis_tdata[63]_i_1027/O
                         net (fo=1, routed)           0.000    21.341    core_inst/tx_fifo_axis_tdata[63]_i_1027_n_0
    SLICE_X166Y384       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    21.587 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_977/CO[3]
                         net (fo=1, routed)           0.000    21.587    core_inst/tx_fifo_axis_tdata_reg[63]_i_977_n_0
    SLICE_X166Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.637 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_972/CO[3]
                         net (fo=1, routed)           0.000    21.637    core_inst/tx_fifo_axis_tdata_reg[63]_i_972_n_0
    SLICE_X166Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.687 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_967/CO[3]
                         net (fo=1, routed)           0.000    21.687    core_inst/tx_fifo_axis_tdata_reg[63]_i_967_n_0
    SLICE_X166Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.737 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_962/CO[3]
                         net (fo=1, routed)           0.000    21.737    core_inst/tx_fifo_axis_tdata_reg[63]_i_962_n_0
    SLICE_X166Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.787 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_957/CO[3]
                         net (fo=1, routed)           0.000    21.787    core_inst/tx_fifo_axis_tdata_reg[63]_i_957_n_0
    SLICE_X166Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.837 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_952/CO[3]
                         net (fo=1, routed)           0.000    21.837    core_inst/tx_fifo_axis_tdata_reg[63]_i_952_n_0
    SLICE_X166Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.887 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_947/CO[3]
                         net (fo=1, routed)           0.000    21.887    core_inst/tx_fifo_axis_tdata_reg[63]_i_947_n_0
    SLICE_X166Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.937 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_946/CO[3]
                         net (fo=1, routed)           0.000    21.937    core_inst/tx_fifo_axis_tdata_reg[63]_i_946_n_0
    SLICE_X166Y392       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    22.011 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_982/CO[1]
                         net (fo=35, routed)          0.409    22.420    core_inst/tx_fifo_axis_tdata_reg[63]_i_982_n_2
    SLICE_X165Y387       LUT3 (Prop_lut3_I0_O)        0.120    22.540 r  core_inst/tx_fifo_axis_tdata[63]_i_985/O
                         net (fo=1, routed)           0.000    22.540    core_inst/tx_fifo_axis_tdata[63]_i_985_n_0
    SLICE_X165Y387       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    22.797 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_935/CO[3]
                         net (fo=1, routed)           0.000    22.797    core_inst/tx_fifo_axis_tdata_reg[63]_i_935_n_0
    SLICE_X165Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.846 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_930/CO[3]
                         net (fo=1, routed)           0.000    22.846    core_inst/tx_fifo_axis_tdata_reg[63]_i_930_n_0
    SLICE_X165Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.895 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_925/CO[3]
                         net (fo=1, routed)           0.000    22.895    core_inst/tx_fifo_axis_tdata_reg[63]_i_925_n_0
    SLICE_X165Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.944 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_920/CO[3]
                         net (fo=1, routed)           0.000    22.944    core_inst/tx_fifo_axis_tdata_reg[63]_i_920_n_0
    SLICE_X165Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.993 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_915/CO[3]
                         net (fo=1, routed)           0.000    22.993    core_inst/tx_fifo_axis_tdata_reg[63]_i_915_n_0
    SLICE_X165Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.042 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_910/CO[3]
                         net (fo=1, routed)           0.000    23.042    core_inst/tx_fifo_axis_tdata_reg[63]_i_910_n_0
    SLICE_X165Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.091 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_905/CO[3]
                         net (fo=1, routed)           0.000    23.091    core_inst/tx_fifo_axis_tdata_reg[63]_i_905_n_0
    SLICE_X165Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.140 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_904/CO[3]
                         net (fo=1, routed)           0.000    23.140    core_inst/tx_fifo_axis_tdata_reg[63]_i_904_n_0
    SLICE_X165Y395       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    23.215 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_940/CO[1]
                         net (fo=35, routed)          0.466    23.681    core_inst/tx_fifo_axis_tdata_reg[63]_i_940_n_2
    SLICE_X164Y390       LUT3 (Prop_lut3_I0_O)        0.118    23.799 r  core_inst/tx_fifo_axis_tdata[63]_i_943/O
                         net (fo=1, routed)           0.000    23.799    core_inst/tx_fifo_axis_tdata[63]_i_943_n_0
    SLICE_X164Y390       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    24.045 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_892/CO[3]
                         net (fo=1, routed)           0.000    24.045    core_inst/tx_fifo_axis_tdata_reg[63]_i_892_n_0
    SLICE_X164Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.095 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_887/CO[3]
                         net (fo=1, routed)           0.000    24.095    core_inst/tx_fifo_axis_tdata_reg[63]_i_887_n_0
    SLICE_X164Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.145 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_882/CO[3]
                         net (fo=1, routed)           0.000    24.145    core_inst/tx_fifo_axis_tdata_reg[63]_i_882_n_0
    SLICE_X164Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.195 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_877/CO[3]
                         net (fo=1, routed)           0.000    24.195    core_inst/tx_fifo_axis_tdata_reg[63]_i_877_n_0
    SLICE_X164Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.245 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_872/CO[3]
                         net (fo=1, routed)           0.000    24.245    core_inst/tx_fifo_axis_tdata_reg[63]_i_872_n_0
    SLICE_X164Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.295 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_867/CO[3]
                         net (fo=1, routed)           0.000    24.295    core_inst/tx_fifo_axis_tdata_reg[63]_i_867_n_0
    SLICE_X164Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.345 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_862/CO[3]
                         net (fo=1, routed)           0.000    24.345    core_inst/tx_fifo_axis_tdata_reg[63]_i_862_n_0
    SLICE_X164Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.395 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_861/CO[3]
                         net (fo=1, routed)           0.000    24.395    core_inst/tx_fifo_axis_tdata_reg[63]_i_861_n_0
    SLICE_X164Y398       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    24.469 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_897/CO[1]
                         net (fo=35, routed)          0.483    24.952    core_inst/tx_fifo_axis_tdata_reg[63]_i_897_n_2
    SLICE_X163Y390       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    25.308 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_850/CO[3]
                         net (fo=1, routed)           0.000    25.308    core_inst/tx_fifo_axis_tdata_reg[63]_i_850_n_0
    SLICE_X163Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.357 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_845/CO[3]
                         net (fo=1, routed)           0.000    25.357    core_inst/tx_fifo_axis_tdata_reg[63]_i_845_n_0
    SLICE_X163Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.406 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_840/CO[3]
                         net (fo=1, routed)           0.000    25.406    core_inst/tx_fifo_axis_tdata_reg[63]_i_840_n_0
    SLICE_X163Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.455 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_835/CO[3]
                         net (fo=1, routed)           0.000    25.455    core_inst/tx_fifo_axis_tdata_reg[63]_i_835_n_0
    SLICE_X163Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.504 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_830/CO[3]
                         net (fo=1, routed)           0.000    25.504    core_inst/tx_fifo_axis_tdata_reg[63]_i_830_n_0
    SLICE_X163Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.553 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_825/CO[3]
                         net (fo=1, routed)           0.000    25.553    core_inst/tx_fifo_axis_tdata_reg[63]_i_825_n_0
    SLICE_X163Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.602 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_820/CO[3]
                         net (fo=1, routed)           0.000    25.602    core_inst/tx_fifo_axis_tdata_reg[63]_i_820_n_0
    SLICE_X163Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.651 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_819/CO[3]
                         net (fo=1, routed)           0.000    25.651    core_inst/tx_fifo_axis_tdata_reg[63]_i_819_n_0
    SLICE_X163Y398       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    25.726 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_855/CO[1]
                         net (fo=35, routed)          0.474    26.200    core_inst/tx_fifo_axis_tdata_reg[63]_i_855_n_2
    SLICE_X161Y392       LUT3 (Prop_lut3_I0_O)        0.118    26.318 r  core_inst/tx_fifo_axis_tdata[63]_i_858/O
                         net (fo=1, routed)           0.000    26.318    core_inst/tx_fifo_axis_tdata[63]_i_858_n_0
    SLICE_X161Y392       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    26.575 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_808/CO[3]
                         net (fo=1, routed)           0.000    26.575    core_inst/tx_fifo_axis_tdata_reg[63]_i_808_n_0
    SLICE_X161Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.624 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_803/CO[3]
                         net (fo=1, routed)           0.000    26.624    core_inst/tx_fifo_axis_tdata_reg[63]_i_803_n_0
    SLICE_X161Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.673 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_798/CO[3]
                         net (fo=1, routed)           0.000    26.673    core_inst/tx_fifo_axis_tdata_reg[63]_i_798_n_0
    SLICE_X161Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.722 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_793/CO[3]
                         net (fo=1, routed)           0.000    26.722    core_inst/tx_fifo_axis_tdata_reg[63]_i_793_n_0
    SLICE_X161Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.771 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_788/CO[3]
                         net (fo=1, routed)           0.000    26.771    core_inst/tx_fifo_axis_tdata_reg[63]_i_788_n_0
    SLICE_X161Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.820 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_783/CO[3]
                         net (fo=1, routed)           0.000    26.820    core_inst/tx_fifo_axis_tdata_reg[63]_i_783_n_0
    SLICE_X161Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.869 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_778/CO[3]
                         net (fo=1, routed)           0.000    26.869    core_inst/tx_fifo_axis_tdata_reg[63]_i_778_n_0
    SLICE_X161Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.918 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_777/CO[3]
                         net (fo=1, routed)           0.001    26.918    core_inst/tx_fifo_axis_tdata_reg[63]_i_777_n_0
    SLICE_X161Y400       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    26.993 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_813/CO[1]
                         net (fo=35, routed)          0.502    27.495    core_inst/tx_fifo_axis_tdata_reg[63]_i_813_n_2
    SLICE_X162Y394       LUT3 (Prop_lut3_I0_O)        0.118    27.613 r  core_inst/tx_fifo_axis_tdata[63]_i_816/O
                         net (fo=1, routed)           0.000    27.613    core_inst/tx_fifo_axis_tdata[63]_i_816_n_0
    SLICE_X162Y394       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    27.859 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_766/CO[3]
                         net (fo=1, routed)           0.000    27.859    core_inst/tx_fifo_axis_tdata_reg[63]_i_766_n_0
    SLICE_X162Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    27.909 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_761/CO[3]
                         net (fo=1, routed)           0.000    27.909    core_inst/tx_fifo_axis_tdata_reg[63]_i_761_n_0
    SLICE_X162Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    27.959 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_756/CO[3]
                         net (fo=1, routed)           0.000    27.959    core_inst/tx_fifo_axis_tdata_reg[63]_i_756_n_0
    SLICE_X162Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.009 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_751/CO[3]
                         net (fo=1, routed)           0.000    28.009    core_inst/tx_fifo_axis_tdata_reg[63]_i_751_n_0
    SLICE_X162Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.059 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_746/CO[3]
                         net (fo=1, routed)           0.000    28.059    core_inst/tx_fifo_axis_tdata_reg[63]_i_746_n_0
    SLICE_X162Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.109 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_741/CO[3]
                         net (fo=1, routed)           0.001    28.110    core_inst/tx_fifo_axis_tdata_reg[63]_i_741_n_0
    SLICE_X162Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.160 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_736/CO[3]
                         net (fo=1, routed)           0.000    28.160    core_inst/tx_fifo_axis_tdata_reg[63]_i_736_n_0
    SLICE_X162Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.210 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_735/CO[3]
                         net (fo=1, routed)           0.000    28.210    core_inst/tx_fifo_axis_tdata_reg[63]_i_735_n_0
    SLICE_X162Y402       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    28.284 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_771/CO[1]
                         net (fo=35, routed)          0.376    28.660    core_inst/tx_fifo_axis_tdata_reg[63]_i_771_n_2
    SLICE_X165Y397       LUT3 (Prop_lut3_I0_O)        0.120    28.780 r  core_inst/tx_fifo_axis_tdata[63]_i_774/O
                         net (fo=1, routed)           0.000    28.780    core_inst/tx_fifo_axis_tdata[63]_i_774_n_0
    SLICE_X165Y397       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    29.037 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_723/CO[3]
                         net (fo=1, routed)           0.000    29.037    core_inst/tx_fifo_axis_tdata_reg[63]_i_723_n_0
    SLICE_X165Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.086 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_718/CO[3]
                         net (fo=1, routed)           0.000    29.086    core_inst/tx_fifo_axis_tdata_reg[63]_i_718_n_0
    SLICE_X165Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.135 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_713/CO[3]
                         net (fo=1, routed)           0.001    29.136    core_inst/tx_fifo_axis_tdata_reg[63]_i_713_n_0
    SLICE_X165Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.185 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_708/CO[3]
                         net (fo=1, routed)           0.000    29.185    core_inst/tx_fifo_axis_tdata_reg[63]_i_708_n_0
    SLICE_X165Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.234 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_703/CO[3]
                         net (fo=1, routed)           0.000    29.234    core_inst/tx_fifo_axis_tdata_reg[63]_i_703_n_0
    SLICE_X165Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.283 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_698/CO[3]
                         net (fo=1, routed)           0.000    29.283    core_inst/tx_fifo_axis_tdata_reg[63]_i_698_n_0
    SLICE_X165Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.332 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_693/CO[3]
                         net (fo=1, routed)           0.000    29.332    core_inst/tx_fifo_axis_tdata_reg[63]_i_693_n_0
    SLICE_X165Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.381 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_692/CO[3]
                         net (fo=1, routed)           0.000    29.381    core_inst/tx_fifo_axis_tdata_reg[63]_i_692_n_0
    SLICE_X165Y405       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    29.456 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_728/CO[1]
                         net (fo=35, routed)          0.468    29.923    core_inst/tx_fifo_axis_tdata_reg[63]_i_728_n_2
    SLICE_X164Y400       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    30.287 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_681/CO[3]
                         net (fo=1, routed)           0.000    30.287    core_inst/tx_fifo_axis_tdata_reg[63]_i_681_n_0
    SLICE_X164Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.337 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_676/CO[3]
                         net (fo=1, routed)           0.000    30.337    core_inst/tx_fifo_axis_tdata_reg[63]_i_676_n_0
    SLICE_X164Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.387 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_671/CO[3]
                         net (fo=1, routed)           0.000    30.387    core_inst/tx_fifo_axis_tdata_reg[63]_i_671_n_0
    SLICE_X164Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.437 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_666/CO[3]
                         net (fo=1, routed)           0.000    30.437    core_inst/tx_fifo_axis_tdata_reg[63]_i_666_n_0
    SLICE_X164Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.487 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_661/CO[3]
                         net (fo=1, routed)           0.000    30.487    core_inst/tx_fifo_axis_tdata_reg[63]_i_661_n_0
    SLICE_X164Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.537 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_656/CO[3]
                         net (fo=1, routed)           0.000    30.537    core_inst/tx_fifo_axis_tdata_reg[63]_i_656_n_0
    SLICE_X164Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.587 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_651/CO[3]
                         net (fo=1, routed)           0.000    30.587    core_inst/tx_fifo_axis_tdata_reg[63]_i_651_n_0
    SLICE_X164Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.637 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_650/CO[3]
                         net (fo=1, routed)           0.000    30.637    core_inst/tx_fifo_axis_tdata_reg[63]_i_650_n_0
    SLICE_X164Y408       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    30.711 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_686/CO[1]
                         net (fo=35, routed)          0.474    31.185    core_inst/tx_fifo_axis_tdata_reg[63]_i_686_n_2
    SLICE_X163Y402       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    31.541 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_639/CO[3]
                         net (fo=1, routed)           0.000    31.541    core_inst/tx_fifo_axis_tdata_reg[63]_i_639_n_0
    SLICE_X163Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.590 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_634/CO[3]
                         net (fo=1, routed)           0.000    31.590    core_inst/tx_fifo_axis_tdata_reg[63]_i_634_n_0
    SLICE_X163Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.639 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_629/CO[3]
                         net (fo=1, routed)           0.000    31.639    core_inst/tx_fifo_axis_tdata_reg[63]_i_629_n_0
    SLICE_X163Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.688 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_624/CO[3]
                         net (fo=1, routed)           0.000    31.688    core_inst/tx_fifo_axis_tdata_reg[63]_i_624_n_0
    SLICE_X163Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.737 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_619/CO[3]
                         net (fo=1, routed)           0.000    31.737    core_inst/tx_fifo_axis_tdata_reg[63]_i_619_n_0
    SLICE_X163Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.786 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_614/CO[3]
                         net (fo=1, routed)           0.000    31.786    core_inst/tx_fifo_axis_tdata_reg[63]_i_614_n_0
    SLICE_X163Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.835 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_609/CO[3]
                         net (fo=1, routed)           0.000    31.835    core_inst/tx_fifo_axis_tdata_reg[63]_i_609_n_0
    SLICE_X163Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.884 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_608/CO[3]
                         net (fo=1, routed)           0.000    31.884    core_inst/tx_fifo_axis_tdata_reg[63]_i_608_n_0
    SLICE_X163Y410       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    31.959 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_644/CO[1]
                         net (fo=35, routed)          0.510    32.469    core_inst/tx_fifo_axis_tdata_reg[63]_i_644_n_2
    SLICE_X162Y403       LUT3 (Prop_lut3_I0_O)        0.118    32.587 r  core_inst/tx_fifo_axis_tdata[63]_i_647/O
                         net (fo=1, routed)           0.000    32.587    core_inst/tx_fifo_axis_tdata[63]_i_647_n_0
    SLICE_X162Y403       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    32.833 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_597/CO[3]
                         net (fo=1, routed)           0.000    32.833    core_inst/tx_fifo_axis_tdata_reg[63]_i_597_n_0
    SLICE_X162Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.883 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_592/CO[3]
                         net (fo=1, routed)           0.000    32.883    core_inst/tx_fifo_axis_tdata_reg[63]_i_592_n_0
    SLICE_X162Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.933 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_587/CO[3]
                         net (fo=1, routed)           0.000    32.933    core_inst/tx_fifo_axis_tdata_reg[63]_i_587_n_0
    SLICE_X162Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.983 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_582/CO[3]
                         net (fo=1, routed)           0.000    32.983    core_inst/tx_fifo_axis_tdata_reg[63]_i_582_n_0
    SLICE_X162Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.033 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_577/CO[3]
                         net (fo=1, routed)           0.000    33.033    core_inst/tx_fifo_axis_tdata_reg[63]_i_577_n_0
    SLICE_X162Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.083 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_572/CO[3]
                         net (fo=1, routed)           0.000    33.083    core_inst/tx_fifo_axis_tdata_reg[63]_i_572_n_0
    SLICE_X162Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.133 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_567/CO[3]
                         net (fo=1, routed)           0.000    33.133    core_inst/tx_fifo_axis_tdata_reg[63]_i_567_n_0
    SLICE_X162Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.183 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_566/CO[3]
                         net (fo=1, routed)           0.000    33.183    core_inst/tx_fifo_axis_tdata_reg[63]_i_566_n_0
    SLICE_X162Y411       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    33.257 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_602/CO[1]
                         net (fo=35, routed)          0.514    33.771    core_inst/tx_fifo_axis_tdata_reg[63]_i_602_n_2
    SLICE_X160Y407       LUT3 (Prop_lut3_I0_O)        0.120    33.891 r  core_inst/tx_fifo_axis_tdata[63]_i_601/O
                         net (fo=1, routed)           0.000    33.891    core_inst/tx_fifo_axis_tdata[63]_i_601_n_0
    SLICE_X160Y407       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    34.129 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_549/CO[3]
                         net (fo=1, routed)           0.000    34.129    core_inst/tx_fifo_axis_tdata_reg[63]_i_549_n_0
    SLICE_X160Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.179 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_544/CO[3]
                         net (fo=1, routed)           0.000    34.179    core_inst/tx_fifo_axis_tdata_reg[63]_i_544_n_0
    SLICE_X160Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.229 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_539/CO[3]
                         net (fo=1, routed)           0.000    34.229    core_inst/tx_fifo_axis_tdata_reg[63]_i_539_n_0
    SLICE_X160Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.279 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_534/CO[3]
                         net (fo=1, routed)           0.000    34.279    core_inst/tx_fifo_axis_tdata_reg[63]_i_534_n_0
    SLICE_X160Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.329 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_529/CO[3]
                         net (fo=1, routed)           0.000    34.329    core_inst/tx_fifo_axis_tdata_reg[63]_i_529_n_0
    SLICE_X160Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.379 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_524/CO[3]
                         net (fo=1, routed)           0.000    34.379    core_inst/tx_fifo_axis_tdata_reg[63]_i_524_n_0
    SLICE_X160Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.429 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_523/CO[3]
                         net (fo=1, routed)           0.000    34.429    core_inst/tx_fifo_axis_tdata_reg[63]_i_523_n_0
    SLICE_X160Y414       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    34.503 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_559/CO[1]
                         net (fo=35, routed)          0.463    34.966    core_inst/tx_fifo_axis_tdata_reg[63]_i_559_n_2
    SLICE_X161Y409       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    35.322 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_512/CO[3]
                         net (fo=1, routed)           0.000    35.322    core_inst/tx_fifo_axis_tdata_reg[63]_i_512_n_0
    SLICE_X161Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.371 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_507/CO[3]
                         net (fo=1, routed)           0.000    35.371    core_inst/tx_fifo_axis_tdata_reg[63]_i_507_n_0
    SLICE_X161Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.420 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_502/CO[3]
                         net (fo=1, routed)           0.000    35.420    core_inst/tx_fifo_axis_tdata_reg[63]_i_502_n_0
    SLICE_X161Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.469 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_497/CO[3]
                         net (fo=1, routed)           0.000    35.469    core_inst/tx_fifo_axis_tdata_reg[63]_i_497_n_0
    SLICE_X161Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.518 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_492/CO[3]
                         net (fo=1, routed)           0.000    35.518    core_inst/tx_fifo_axis_tdata_reg[63]_i_492_n_0
    SLICE_X161Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.567 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_487/CO[3]
                         net (fo=1, routed)           0.000    35.567    core_inst/tx_fifo_axis_tdata_reg[63]_i_487_n_0
    SLICE_X161Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.616 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_482/CO[3]
                         net (fo=1, routed)           0.000    35.616    core_inst/tx_fifo_axis_tdata_reg[63]_i_482_n_0
    SLICE_X161Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.665 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_481/CO[3]
                         net (fo=1, routed)           0.000    35.665    core_inst/tx_fifo_axis_tdata_reg[63]_i_481_n_0
    SLICE_X161Y417       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    35.740 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_517/CO[1]
                         net (fo=35, routed)          0.591    36.331    core_inst/tx_fifo_axis_tdata_reg[63]_i_517_n_2
    SLICE_X162Y412       LUT3 (Prop_lut3_I0_O)        0.118    36.449 r  core_inst/tx_fifo_axis_tdata[63]_i_520/O
                         net (fo=1, routed)           0.000    36.449    core_inst/tx_fifo_axis_tdata[63]_i_520_n_0
    SLICE_X162Y412       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    36.695 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_470/CO[3]
                         net (fo=1, routed)           0.000    36.695    core_inst/tx_fifo_axis_tdata_reg[63]_i_470_n_0
    SLICE_X162Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.745 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_465/CO[3]
                         net (fo=1, routed)           0.000    36.745    core_inst/tx_fifo_axis_tdata_reg[63]_i_465_n_0
    SLICE_X162Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.795 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_460/CO[3]
                         net (fo=1, routed)           0.000    36.795    core_inst/tx_fifo_axis_tdata_reg[63]_i_460_n_0
    SLICE_X162Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.845 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_455/CO[3]
                         net (fo=1, routed)           0.000    36.845    core_inst/tx_fifo_axis_tdata_reg[63]_i_455_n_0
    SLICE_X162Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.895 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_450/CO[3]
                         net (fo=1, routed)           0.000    36.895    core_inst/tx_fifo_axis_tdata_reg[63]_i_450_n_0
    SLICE_X162Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.945 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_445/CO[3]
                         net (fo=1, routed)           0.000    36.945    core_inst/tx_fifo_axis_tdata_reg[63]_i_445_n_0
    SLICE_X162Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.995 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_440/CO[3]
                         net (fo=1, routed)           0.000    36.995    core_inst/tx_fifo_axis_tdata_reg[63]_i_440_n_0
    SLICE_X162Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    37.045 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_439/CO[3]
                         net (fo=1, routed)           0.000    37.045    core_inst/tx_fifo_axis_tdata_reg[63]_i_439_n_0
    SLICE_X162Y420       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    37.119 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_475/CO[1]
                         net (fo=35, routed)          0.542    37.661    core_inst/tx_fifo_axis_tdata_reg[63]_i_475_n_2
    SLICE_X163Y411       LUT3 (Prop_lut3_I0_O)        0.120    37.781 r  core_inst/tx_fifo_axis_tdata[63]_i_478/O
                         net (fo=1, routed)           0.000    37.781    core_inst/tx_fifo_axis_tdata[63]_i_478_n_0
    SLICE_X163Y411       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    38.038 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_428/CO[3]
                         net (fo=1, routed)           0.000    38.038    core_inst/tx_fifo_axis_tdata_reg[63]_i_428_n_0
    SLICE_X163Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.087 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_423/CO[3]
                         net (fo=1, routed)           0.000    38.087    core_inst/tx_fifo_axis_tdata_reg[63]_i_423_n_0
    SLICE_X163Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.136 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_418/CO[3]
                         net (fo=1, routed)           0.000    38.136    core_inst/tx_fifo_axis_tdata_reg[63]_i_418_n_0
    SLICE_X163Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.185 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_413/CO[3]
                         net (fo=1, routed)           0.000    38.185    core_inst/tx_fifo_axis_tdata_reg[63]_i_413_n_0
    SLICE_X163Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.234 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_408/CO[3]
                         net (fo=1, routed)           0.000    38.234    core_inst/tx_fifo_axis_tdata_reg[63]_i_408_n_0
    SLICE_X163Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.283 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_403/CO[3]
                         net (fo=1, routed)           0.000    38.283    core_inst/tx_fifo_axis_tdata_reg[63]_i_403_n_0
    SLICE_X163Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.332 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_398/CO[3]
                         net (fo=1, routed)           0.000    38.332    core_inst/tx_fifo_axis_tdata_reg[63]_i_398_n_0
    SLICE_X163Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.381 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_397/CO[3]
                         net (fo=1, routed)           0.000    38.381    core_inst/tx_fifo_axis_tdata_reg[63]_i_397_n_0
    SLICE_X163Y419       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    38.456 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_433/CO[1]
                         net (fo=35, routed)          0.471    38.928    core_inst/tx_fifo_axis_tdata_reg[63]_i_433_n_2
    SLICE_X165Y412       LUT3 (Prop_lut3_I0_O)        0.118    39.046 r  core_inst/tx_fifo_axis_tdata[63]_i_436/O
                         net (fo=1, routed)           0.000    39.046    core_inst/tx_fifo_axis_tdata[63]_i_436_n_0
    SLICE_X165Y412       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    39.303 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_385/CO[3]
                         net (fo=1, routed)           0.000    39.303    core_inst/tx_fifo_axis_tdata_reg[63]_i_385_n_0
    SLICE_X165Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.352 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_380/CO[3]
                         net (fo=1, routed)           0.000    39.352    core_inst/tx_fifo_axis_tdata_reg[63]_i_380_n_0
    SLICE_X165Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.401 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_375/CO[3]
                         net (fo=1, routed)           0.000    39.401    core_inst/tx_fifo_axis_tdata_reg[63]_i_375_n_0
    SLICE_X165Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.450 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_370/CO[3]
                         net (fo=1, routed)           0.000    39.450    core_inst/tx_fifo_axis_tdata_reg[63]_i_370_n_0
    SLICE_X165Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.499 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_365/CO[3]
                         net (fo=1, routed)           0.000    39.499    core_inst/tx_fifo_axis_tdata_reg[63]_i_365_n_0
    SLICE_X165Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.548 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_360/CO[3]
                         net (fo=1, routed)           0.000    39.548    core_inst/tx_fifo_axis_tdata_reg[63]_i_360_n_0
    SLICE_X165Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.597 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_355/CO[3]
                         net (fo=1, routed)           0.000    39.597    core_inst/tx_fifo_axis_tdata_reg[63]_i_355_n_0
    SLICE_X165Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.646 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_354/CO[3]
                         net (fo=1, routed)           0.000    39.646    core_inst/tx_fifo_axis_tdata_reg[63]_i_354_n_0
    SLICE_X165Y420       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    39.721 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_390/CO[1]
                         net (fo=35, routed)          0.486    40.207    core_inst/tx_fifo_axis_tdata_reg[63]_i_390_n_2
    SLICE_X166Y416       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    40.571 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_346/CO[3]
                         net (fo=1, routed)           0.000    40.571    core_inst/tx_fifo_axis_tdata_reg[63]_i_346_n_0
    SLICE_X166Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.621 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_338/CO[3]
                         net (fo=1, routed)           0.000    40.621    core_inst/tx_fifo_axis_tdata_reg[63]_i_338_n_0
    SLICE_X166Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.671 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_333/CO[3]
                         net (fo=1, routed)           0.000    40.671    core_inst/tx_fifo_axis_tdata_reg[63]_i_333_n_0
    SLICE_X166Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.721 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_328/CO[3]
                         net (fo=1, routed)           0.000    40.721    core_inst/tx_fifo_axis_tdata_reg[63]_i_328_n_0
    SLICE_X166Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.771 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_323/CO[3]
                         net (fo=1, routed)           0.000    40.771    core_inst/tx_fifo_axis_tdata_reg[63]_i_323_n_0
    SLICE_X166Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.821 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_318/CO[3]
                         net (fo=1, routed)           0.000    40.821    core_inst/tx_fifo_axis_tdata_reg[63]_i_318_n_0
    SLICE_X166Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.871 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_313/CO[3]
                         net (fo=1, routed)           0.000    40.871    core_inst/tx_fifo_axis_tdata_reg[63]_i_313_n_0
    SLICE_X166Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.921 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_312/CO[3]
                         net (fo=1, routed)           0.000    40.921    core_inst/tx_fifo_axis_tdata_reg[63]_i_312_n_0
    SLICE_X166Y424       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    40.995 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_343/CO[1]
                         net (fo=35, routed)          0.478    41.474    core_inst/tx_fifo_axis_tdata_reg[63]_i_343_n_2
    SLICE_X165Y421       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    41.830 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_304/CO[3]
                         net (fo=1, routed)           0.000    41.830    core_inst/tx_fifo_axis_tdata_reg[63]_i_304_n_0
    SLICE_X165Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.879 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_299/CO[3]
                         net (fo=1, routed)           0.000    41.879    core_inst/tx_fifo_axis_tdata_reg[63]_i_299_n_0
    SLICE_X165Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.928 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_287/CO[3]
                         net (fo=1, routed)           0.000    41.928    core_inst/tx_fifo_axis_tdata_reg[63]_i_287_n_0
    SLICE_X165Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.977 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_282/CO[3]
                         net (fo=1, routed)           0.007    41.983    core_inst/tx_fifo_axis_tdata_reg[63]_i_282_n_0
    SLICE_X165Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.032 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_277/CO[3]
                         net (fo=1, routed)           0.000    42.032    core_inst/tx_fifo_axis_tdata_reg[63]_i_277_n_0
    SLICE_X165Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.081 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_272/CO[3]
                         net (fo=1, routed)           0.000    42.081    core_inst/tx_fifo_axis_tdata_reg[63]_i_272_n_0
    SLICE_X165Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.130 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_267/CO[3]
                         net (fo=1, routed)           0.000    42.130    core_inst/tx_fifo_axis_tdata_reg[63]_i_267_n_0
    SLICE_X165Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.179 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_266/CO[3]
                         net (fo=1, routed)           0.000    42.179    core_inst/tx_fifo_axis_tdata_reg[63]_i_266_n_0
    SLICE_X165Y429       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    42.254 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_292/CO[1]
                         net (fo=35, routed)          0.494    42.749    core_inst/tx_fifo_axis_tdata_reg[63]_i_292_n_2
    SLICE_X164Y424       LUT3 (Prop_lut3_I0_O)        0.118    42.867 r  core_inst/tx_fifo_axis_tdata[63]_i_311/O
                         net (fo=1, routed)           0.000    42.867    core_inst/tx_fifo_axis_tdata[63]_i_311_n_0
    SLICE_X164Y424       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    43.113 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_257/CO[3]
                         net (fo=1, routed)           0.007    43.119    core_inst/tx_fifo_axis_tdata_reg[63]_i_257_n_0
    SLICE_X164Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.169 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_252/CO[3]
                         net (fo=1, routed)           0.000    43.169    core_inst/tx_fifo_axis_tdata_reg[63]_i_252_n_0
    SLICE_X164Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.219 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_247/CO[3]
                         net (fo=1, routed)           0.000    43.219    core_inst/tx_fifo_axis_tdata_reg[63]_i_247_n_0
    SLICE_X164Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.269 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_227/CO[3]
                         net (fo=1, routed)           0.000    43.269    core_inst/tx_fifo_axis_tdata_reg[63]_i_227_n_0
    SLICE_X164Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.319 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_222/CO[3]
                         net (fo=1, routed)           0.000    43.319    core_inst/tx_fifo_axis_tdata_reg[63]_i_222_n_0
    SLICE_X164Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.369 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_217/CO[3]
                         net (fo=1, routed)           0.000    43.369    core_inst/tx_fifo_axis_tdata_reg[63]_i_217_n_0
    SLICE_X164Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.419 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_212/CO[3]
                         net (fo=1, routed)           0.000    43.419    core_inst/tx_fifo_axis_tdata_reg[63]_i_212_n_0
    SLICE_X164Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.469 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_211/CO[3]
                         net (fo=1, routed)           0.000    43.469    core_inst/tx_fifo_axis_tdata_reg[63]_i_211_n_0
    SLICE_X164Y432       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    43.543 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_232/CO[1]
                         net (fo=35, routed)          0.549    44.092    core_inst/tx_fifo_axis_tdata_reg[63]_i_232_n_2
    SLICE_X162Y425       LUT3 (Prop_lut3_I0_O)        0.120    44.212 r  core_inst/tx_fifo_axis_tdata[63]_i_264/O
                         net (fo=1, routed)           0.000    44.212    core_inst/tx_fifo_axis_tdata[63]_i_264_n_0
    SLICE_X162Y425       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    44.458 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_192/CO[3]
                         net (fo=1, routed)           0.000    44.458    core_inst/tx_fifo_axis_tdata_reg[63]_i_192_n_0
    SLICE_X162Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.508 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_187/CO[3]
                         net (fo=1, routed)           0.000    44.508    core_inst/tx_fifo_axis_tdata_reg[63]_i_187_n_0
    SLICE_X162Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.558 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_182/CO[3]
                         net (fo=1, routed)           0.000    44.558    core_inst/tx_fifo_axis_tdata_reg[63]_i_182_n_0
    SLICE_X162Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.608 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_181/CO[3]
                         net (fo=1, routed)           0.000    44.608    core_inst/tx_fifo_axis_tdata_reg[63]_i_181_n_0
    SLICE_X162Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.658 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_150/CO[3]
                         net (fo=1, routed)           0.000    44.658    core_inst/tx_fifo_axis_tdata_reg[63]_i_150_n_0
    SLICE_X162Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.708 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_145/CO[3]
                         net (fo=1, routed)           0.000    44.708    core_inst/tx_fifo_axis_tdata_reg[63]_i_145_n_0
    SLICE_X162Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.758 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_140/CO[3]
                         net (fo=1, routed)           0.000    44.758    core_inst/tx_fifo_axis_tdata_reg[63]_i_140_n_0
    SLICE_X162Y432       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.808 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_139/CO[3]
                         net (fo=1, routed)           0.000    44.808    core_inst/tx_fifo_axis_tdata_reg[63]_i_139_n_0
    SLICE_X162Y433       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    44.882 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_155/CO[1]
                         net (fo=35, routed)          0.502    45.384    core_inst/tx_fifo_axis_tdata_reg[63]_i_155_n_2
    SLICE_X161Y427       LUT3 (Prop_lut3_I0_O)        0.120    45.504 r  core_inst/tx_fifo_axis_tdata[63]_i_246/O
                         net (fo=1, routed)           0.000    45.504    core_inst/tx_fifo_axis_tdata[63]_i_246_n_0
    SLICE_X161Y427       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    45.761 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_171/CO[3]
                         net (fo=1, routed)           0.000    45.761    core_inst/tx_fifo_axis_tdata_reg[63]_i_171_n_0
    SLICE_X161Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.810 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_112/CO[3]
                         net (fo=1, routed)           0.000    45.810    core_inst/tx_fifo_axis_tdata_reg[63]_i_112_n_0
    SLICE_X161Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.859 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_107/CO[3]
                         net (fo=1, routed)           0.000    45.859    core_inst/tx_fifo_axis_tdata_reg[63]_i_107_n_0
    SLICE_X161Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.908 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_106/CO[3]
                         net (fo=1, routed)           0.000    45.908    core_inst/tx_fifo_axis_tdata_reg[63]_i_106_n_0
    SLICE_X161Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.957 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_120/CO[3]
                         net (fo=1, routed)           0.000    45.957    core_inst/tx_fifo_axis_tdata_reg[63]_i_120_n_0
    SLICE_X161Y432       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.006 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_72/CO[3]
                         net (fo=1, routed)           0.000    46.006    core_inst/tx_fifo_axis_tdata_reg[63]_i_72_n_0
    SLICE_X161Y433       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.055 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_67/CO[3]
                         net (fo=1, routed)           0.000    46.055    core_inst/tx_fifo_axis_tdata_reg[63]_i_67_n_0
    SLICE_X161Y434       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.104 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_66/CO[3]
                         net (fo=1, routed)           0.000    46.104    core_inst/tx_fifo_axis_tdata_reg[63]_i_66_n_0
    SLICE_X161Y435       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    46.179 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_77/CO[1]
                         net (fo=35, routed)          0.514    46.693    core_inst/tx_fifo_axis_tdata_reg[63]_i_77_n_2
    SLICE_X160Y430       LUT3 (Prop_lut3_I0_O)        0.118    46.811 r  core_inst/tx_fifo_axis_tdata[63]_i_175/O
                         net (fo=1, routed)           0.000    46.811    core_inst/tx_fifo_axis_tdata[63]_i_175_n_0
    SLICE_X160Y430       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    47.057 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_101/CO[3]
                         net (fo=1, routed)           0.000    47.057    core_inst/tx_fifo_axis_tdata_reg[63]_i_101_n_0
    SLICE_X160Y431       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    47.159 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_103/O[0]
                         net (fo=4, routed)           0.364    47.523    core_inst/tx_fifo_axis_tdata_reg[63]_i_103_n_7
    SLICE_X159Y433       LUT4 (Prop_lut4_I3_O)        0.119    47.642 r  core_inst/tx_fifo_axis_tdata[63]_i_205/O
                         net (fo=1, routed)           0.342    47.984    core_inst/tx_fifo_axis_tdata[63]_i_205_n_0
    SLICE_X159Y433       LUT6 (Prop_lut6_I3_O)        0.043    48.027 r  core_inst/tx_fifo_axis_tdata[63]_i_132/O
                         net (fo=2, routed)           0.415    48.442    core_inst/tx_fifo_axis_tdata[63]_i_132_n_0
    SLICE_X159Y434       LUT6 (Prop_lut6_I1_O)        0.043    48.485 r  core_inst/tx_fifo_axis_tdata[63]_i_63/O
                         net (fo=7, routed)           0.094    48.579    core_inst/tx_fifo_axis_tdata[63]_i_63_n_0
    SLICE_X159Y434       LUT5 (Prop_lut5_I0_O)        0.043    48.622 r  core_inst/tx_fifo_axis_tdata[63]_i_59/O
                         net (fo=2, routed)           0.406    49.028    core_inst/tx_fifo_axis_tdata[63]_i_59_n_0
    SLICE_X158Y437       LUT6 (Prop_lut6_I1_O)        0.043    49.071 r  core_inst/tx_fifo_axis_tdata[63]_i_30/O
                         net (fo=1, routed)           0.315    49.386    core_inst/tx_fifo_axis_tdata[63]_i_30_n_0
    SLICE_X159Y437       LUT6 (Prop_lut6_I1_O)        0.043    49.429 f  core_inst/tx_fifo_axis_tdata[63]_i_15_comp_1/O
                         net (fo=2, routed)           0.466    49.895    core_inst/tx_fifo_axis_tdata[63]_i_15_n_0
    SLICE_X162Y437       LUT6 (Prop_lut6_I4_O)        0.043    49.938 f  core_inst/tx_fifo_axis_tdata[63]_i_8_comp/O
                         net (fo=1, routed)           0.169    50.107    core_inst/tx_fifo_axis_tdata[63]_i_8_n_0
    SLICE_X165Y437       LUT6 (Prop_lut6_I4_O)        0.043    50.150 r  core_inst/tx_fifo_axis_tdata[63]_i_3/O
                         net (fo=39, routed)          0.454    50.604    core_inst/tx_fifo_axis_tdata[63]_i_3_n_0
    SLICE_X164Y433       LUT6 (Prop_lut6_I4_O)        0.043    50.647 r  core_inst/tx_fifo_axis_tdata[34]_i_1/O
                         net (fo=1, routed)           0.000    50.647    core_inst/tx_fifo_axis_tdata[34]_i_1_n_0
    SLICE_X164Y433       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     9.836 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.364    11.200    core_inst/coreclk_out
    SLICE_X164Y433       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[34]/C
                         clock pessimism              1.194    12.394    
                         clock uncertainty           -0.035    12.358    
    SLICE_X164Y433       FDRE (Setup_fdre_C_D)        0.065    12.423    core_inst/tx_fifo_axis_tdata_reg[34]
  -------------------------------------------------------------------
                         required time                         12.423    
                         arrival time                         -50.647    
  -------------------------------------------------------------------
                         slack                                -38.224    

Slack (VIOLATED) :        -38.187ns  (required time - arrival time)
  Source:                 core_inst/pkt_n_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/tx_fifo_axis_tdata_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_mgt_refclk_p rise@6.400ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        44.547ns  (logic 26.177ns (58.762%)  route 18.370ns (41.238%))
  Logic Levels:           322  (CARRY4=287 LUT2=1 LUT3=25 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 11.200 - 6.400 ) 
    Source Clock Delay      (SCD):    6.030ns
    Clock Pessimism Removal (CPR):    1.194ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.560     6.030    core_inst/coreclk_out
    SLICE_X163Y355       FDRE                                         r  core_inst/pkt_n_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y355       FDRE (Prop_fdre_C_Q)         0.216     6.246 r  core_inst/pkt_n_reg_reg[0]_replica/Q
                         net (fo=1, routed)           0.170     6.416    core_inst/pkt_n_reg_reg[0]_repN
    SLICE_X162Y356       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.289     6.705 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_243/CO[3]
                         net (fo=1, routed)           0.000     6.705    core_inst/tx_fifo_axis_tdata_reg[63]_i_243_n_0
    SLICE_X162Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.755 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_393/CO[3]
                         net (fo=1, routed)           0.000     6.755    core_inst/tx_fifo_axis_tdata_reg[63]_i_393_n_0
    SLICE_X162Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.805 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_560/CO[3]
                         net (fo=1, routed)           0.000     6.805    core_inst/tx_fifo_axis_tdata_reg[63]_i_560_n_0
    SLICE_X162Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.855 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_729/CO[3]
                         net (fo=1, routed)           0.000     6.855    core_inst/tx_fifo_axis_tdata_reg[63]_i_729_n_0
    SLICE_X162Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.905 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_898/CO[3]
                         net (fo=1, routed)           0.000     6.905    core_inst/tx_fifo_axis_tdata_reg[63]_i_898_n_0
    SLICE_X162Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.955 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1067/CO[3]
                         net (fo=1, routed)           0.000     6.955    core_inst/tx_fifo_axis_tdata_reg[63]_i_1067_n_0
    SLICE_X162Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.005 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1236/CO[3]
                         net (fo=1, routed)           0.000     7.005    core_inst/tx_fifo_axis_tdata_reg[63]_i_1236_n_0
    SLICE_X162Y363       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     7.113 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1405/O[2]
                         net (fo=2, routed)           0.172     7.285    core_inst/p_0_in__0[31]
    SLICE_X163Y363       LUT2 (Prop_lut2_I1_O)        0.126     7.411 r  core_inst/tx_fifo_axis_tdata[63]_i_1515/O
                         net (fo=1, routed)           0.000     7.411    core_inst/tx_fifo_axis_tdata[63]_i_1515_n_0
    SLICE_X163Y363       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.662 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1442/CO[3]
                         net (fo=1, routed)           0.000     7.662    core_inst/tx_fifo_axis_tdata_reg[63]_i_1442_n_0
    SLICE_X163Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.711 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1437/CO[3]
                         net (fo=1, routed)           0.000     7.711    core_inst/tx_fifo_axis_tdata_reg[63]_i_1437_n_0
    SLICE_X163Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.760 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1432/CO[3]
                         net (fo=1, routed)           0.000     7.760    core_inst/tx_fifo_axis_tdata_reg[63]_i_1432_n_0
    SLICE_X163Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.809 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1427/CO[3]
                         net (fo=1, routed)           0.000     7.809    core_inst/tx_fifo_axis_tdata_reg[63]_i_1427_n_0
    SLICE_X163Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.858 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1422/CO[3]
                         net (fo=1, routed)           0.000     7.858    core_inst/tx_fifo_axis_tdata_reg[63]_i_1422_n_0
    SLICE_X163Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.907 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1417/CO[3]
                         net (fo=1, routed)           0.000     7.907    core_inst/tx_fifo_axis_tdata_reg[63]_i_1417_n_0
    SLICE_X163Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.956 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1412/CO[3]
                         net (fo=1, routed)           0.000     7.956    core_inst/tx_fifo_axis_tdata_reg[63]_i_1412_n_0
    SLICE_X163Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.005 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1411/CO[3]
                         net (fo=1, routed)           0.000     8.005    core_inst/tx_fifo_axis_tdata_reg[63]_i_1411_n_0
    SLICE_X163Y371       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     8.132 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1447/CO[0]
                         net (fo=35, routed)          0.543     8.675    core_inst/tx_fifo_axis_tdata_reg[63]_i_1447_n_3
    SLICE_X164Y363       LUT3 (Prop_lut3_I0_O)        0.130     8.805 r  core_inst/tx_fifo_axis_tdata[63]_i_1450/O
                         net (fo=1, routed)           0.000     8.805    core_inst/tx_fifo_axis_tdata[63]_i_1450_n_0
    SLICE_X164Y363       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     9.051 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1399/CO[3]
                         net (fo=1, routed)           0.000     9.051    core_inst/tx_fifo_axis_tdata_reg[63]_i_1399_n_0
    SLICE_X164Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.101 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1394/CO[3]
                         net (fo=1, routed)           0.000     9.101    core_inst/tx_fifo_axis_tdata_reg[63]_i_1394_n_0
    SLICE_X164Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.151 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1389/CO[3]
                         net (fo=1, routed)           0.000     9.151    core_inst/tx_fifo_axis_tdata_reg[63]_i_1389_n_0
    SLICE_X164Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.201 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1384/CO[3]
                         net (fo=1, routed)           0.000     9.201    core_inst/tx_fifo_axis_tdata_reg[63]_i_1384_n_0
    SLICE_X164Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.251 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1379/CO[3]
                         net (fo=1, routed)           0.000     9.251    core_inst/tx_fifo_axis_tdata_reg[63]_i_1379_n_0
    SLICE_X164Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.301 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1374/CO[3]
                         net (fo=1, routed)           0.000     9.301    core_inst/tx_fifo_axis_tdata_reg[63]_i_1374_n_0
    SLICE_X164Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.351 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1369/CO[3]
                         net (fo=1, routed)           0.000     9.351    core_inst/tx_fifo_axis_tdata_reg[63]_i_1369_n_0
    SLICE_X164Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.401 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1368/CO[3]
                         net (fo=1, routed)           0.000     9.401    core_inst/tx_fifo_axis_tdata_reg[63]_i_1368_n_0
    SLICE_X164Y371       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074     9.475 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1404/CO[1]
                         net (fo=35, routed)          0.473     9.948    core_inst/tx_fifo_axis_tdata_reg[63]_i_1404_n_2
    SLICE_X165Y363       LUT3 (Prop_lut3_I0_O)        0.120    10.068 r  core_inst/tx_fifo_axis_tdata[63]_i_1408/O
                         net (fo=1, routed)           0.000    10.068    core_inst/tx_fifo_axis_tdata[63]_i_1408_n_0
    SLICE_X165Y363       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    10.325 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1357/CO[3]
                         net (fo=1, routed)           0.000    10.325    core_inst/tx_fifo_axis_tdata_reg[63]_i_1357_n_0
    SLICE_X165Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.374 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1352/CO[3]
                         net (fo=1, routed)           0.000    10.374    core_inst/tx_fifo_axis_tdata_reg[63]_i_1352_n_0
    SLICE_X165Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.423 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1347/CO[3]
                         net (fo=1, routed)           0.000    10.423    core_inst/tx_fifo_axis_tdata_reg[63]_i_1347_n_0
    SLICE_X165Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.472 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1342/CO[3]
                         net (fo=1, routed)           0.000    10.472    core_inst/tx_fifo_axis_tdata_reg[63]_i_1342_n_0
    SLICE_X165Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.521 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1337/CO[3]
                         net (fo=1, routed)           0.000    10.521    core_inst/tx_fifo_axis_tdata_reg[63]_i_1337_n_0
    SLICE_X165Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.570 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1332/CO[3]
                         net (fo=1, routed)           0.000    10.570    core_inst/tx_fifo_axis_tdata_reg[63]_i_1332_n_0
    SLICE_X165Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.619 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1327/CO[3]
                         net (fo=1, routed)           0.000    10.619    core_inst/tx_fifo_axis_tdata_reg[63]_i_1327_n_0
    SLICE_X165Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.668 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1326/CO[3]
                         net (fo=1, routed)           0.000    10.668    core_inst/tx_fifo_axis_tdata_reg[63]_i_1326_n_0
    SLICE_X165Y371       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    10.743 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1362/CO[1]
                         net (fo=35, routed)          0.510    11.253    core_inst/tx_fifo_axis_tdata_reg[63]_i_1362_n_2
    SLICE_X166Y367       LUT3 (Prop_lut3_I0_O)        0.118    11.371 r  core_inst/tx_fifo_axis_tdata[63]_i_1361/O
                         net (fo=1, routed)           0.000    11.371    core_inst/tx_fifo_axis_tdata[63]_i_1361_n_0
    SLICE_X166Y367       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    11.609 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1310/CO[3]
                         net (fo=1, routed)           0.000    11.609    core_inst/tx_fifo_axis_tdata_reg[63]_i_1310_n_0
    SLICE_X166Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.659 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1305/CO[3]
                         net (fo=1, routed)           0.000    11.659    core_inst/tx_fifo_axis_tdata_reg[63]_i_1305_n_0
    SLICE_X166Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.709 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1300/CO[3]
                         net (fo=1, routed)           0.000    11.709    core_inst/tx_fifo_axis_tdata_reg[63]_i_1300_n_0
    SLICE_X166Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.759 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1295/CO[3]
                         net (fo=1, routed)           0.000    11.759    core_inst/tx_fifo_axis_tdata_reg[63]_i_1295_n_0
    SLICE_X166Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.809 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1290/CO[3]
                         net (fo=1, routed)           0.000    11.809    core_inst/tx_fifo_axis_tdata_reg[63]_i_1290_n_0
    SLICE_X166Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.859 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1285/CO[3]
                         net (fo=1, routed)           0.000    11.859    core_inst/tx_fifo_axis_tdata_reg[63]_i_1285_n_0
    SLICE_X166Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.909 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1284/CO[3]
                         net (fo=1, routed)           0.000    11.909    core_inst/tx_fifo_axis_tdata_reg[63]_i_1284_n_0
    SLICE_X166Y374       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    11.983 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1320/CO[1]
                         net (fo=35, routed)          0.466    12.449    core_inst/tx_fifo_axis_tdata_reg[63]_i_1320_n_2
    SLICE_X167Y369       LUT3 (Prop_lut3_I0_O)        0.120    12.569 r  core_inst/tx_fifo_axis_tdata[63]_i_1323/O
                         net (fo=1, routed)           0.000    12.569    core_inst/tx_fifo_axis_tdata[63]_i_1323_n_0
    SLICE_X167Y369       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    12.826 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1273/CO[3]
                         net (fo=1, routed)           0.000    12.826    core_inst/tx_fifo_axis_tdata_reg[63]_i_1273_n_0
    SLICE_X167Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.875 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1268/CO[3]
                         net (fo=1, routed)           0.000    12.875    core_inst/tx_fifo_axis_tdata_reg[63]_i_1268_n_0
    SLICE_X167Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.924 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1263/CO[3]
                         net (fo=1, routed)           0.000    12.924    core_inst/tx_fifo_axis_tdata_reg[63]_i_1263_n_0
    SLICE_X167Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.973 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1258/CO[3]
                         net (fo=1, routed)           0.000    12.973    core_inst/tx_fifo_axis_tdata_reg[63]_i_1258_n_0
    SLICE_X167Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.022 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1253/CO[3]
                         net (fo=1, routed)           0.000    13.022    core_inst/tx_fifo_axis_tdata_reg[63]_i_1253_n_0
    SLICE_X167Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.071 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1248/CO[3]
                         net (fo=1, routed)           0.007    13.078    core_inst/tx_fifo_axis_tdata_reg[63]_i_1248_n_0
    SLICE_X167Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.127 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1243/CO[3]
                         net (fo=1, routed)           0.000    13.127    core_inst/tx_fifo_axis_tdata_reg[63]_i_1243_n_0
    SLICE_X167Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.176 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1242/CO[3]
                         net (fo=1, routed)           0.000    13.176    core_inst/tx_fifo_axis_tdata_reg[63]_i_1242_n_0
    SLICE_X167Y377       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    13.251 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1278/CO[1]
                         net (fo=35, routed)          0.462    13.713    core_inst/tx_fifo_axis_tdata_reg[63]_i_1278_n_2
    SLICE_X165Y372       LUT3 (Prop_lut3_I0_O)        0.118    13.831 r  core_inst/tx_fifo_axis_tdata[63]_i_1281/O
                         net (fo=1, routed)           0.000    13.831    core_inst/tx_fifo_axis_tdata[63]_i_1281_n_0
    SLICE_X165Y372       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    14.088 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1230/CO[3]
                         net (fo=1, routed)           0.000    14.088    core_inst/tx_fifo_axis_tdata_reg[63]_i_1230_n_0
    SLICE_X165Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.137 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1225/CO[3]
                         net (fo=1, routed)           0.000    14.137    core_inst/tx_fifo_axis_tdata_reg[63]_i_1225_n_0
    SLICE_X165Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.186 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1220/CO[3]
                         net (fo=1, routed)           0.007    14.192    core_inst/tx_fifo_axis_tdata_reg[63]_i_1220_n_0
    SLICE_X165Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.241 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1215/CO[3]
                         net (fo=1, routed)           0.000    14.241    core_inst/tx_fifo_axis_tdata_reg[63]_i_1215_n_0
    SLICE_X165Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.290 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1210/CO[3]
                         net (fo=1, routed)           0.000    14.290    core_inst/tx_fifo_axis_tdata_reg[63]_i_1210_n_0
    SLICE_X165Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.339 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1205/CO[3]
                         net (fo=1, routed)           0.000    14.339    core_inst/tx_fifo_axis_tdata_reg[63]_i_1205_n_0
    SLICE_X165Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.388 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1200/CO[3]
                         net (fo=1, routed)           0.000    14.388    core_inst/tx_fifo_axis_tdata_reg[63]_i_1200_n_0
    SLICE_X165Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.437 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1199/CO[3]
                         net (fo=1, routed)           0.000    14.437    core_inst/tx_fifo_axis_tdata_reg[63]_i_1199_n_0
    SLICE_X165Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    14.512 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1235/CO[1]
                         net (fo=35, routed)          0.499    15.011    core_inst/tx_fifo_axis_tdata_reg[63]_i_1235_n_2
    SLICE_X164Y372       LUT3 (Prop_lut3_I0_O)        0.118    15.129 r  core_inst/tx_fifo_axis_tdata[63]_i_1239/O
                         net (fo=1, routed)           0.000    15.129    core_inst/tx_fifo_axis_tdata[63]_i_1239_n_0
    SLICE_X164Y372       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    15.375 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1188/CO[3]
                         net (fo=1, routed)           0.000    15.375    core_inst/tx_fifo_axis_tdata_reg[63]_i_1188_n_0
    SLICE_X164Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.425 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1183/CO[3]
                         net (fo=1, routed)           0.000    15.425    core_inst/tx_fifo_axis_tdata_reg[63]_i_1183_n_0
    SLICE_X164Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.475 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1178/CO[3]
                         net (fo=1, routed)           0.007    15.482    core_inst/tx_fifo_axis_tdata_reg[63]_i_1178_n_0
    SLICE_X164Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.532 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1173/CO[3]
                         net (fo=1, routed)           0.000    15.532    core_inst/tx_fifo_axis_tdata_reg[63]_i_1173_n_0
    SLICE_X164Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.582 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1168/CO[3]
                         net (fo=1, routed)           0.000    15.582    core_inst/tx_fifo_axis_tdata_reg[63]_i_1168_n_0
    SLICE_X164Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.632 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1163/CO[3]
                         net (fo=1, routed)           0.000    15.632    core_inst/tx_fifo_axis_tdata_reg[63]_i_1163_n_0
    SLICE_X164Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.682 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1158/CO[3]
                         net (fo=1, routed)           0.000    15.682    core_inst/tx_fifo_axis_tdata_reg[63]_i_1158_n_0
    SLICE_X164Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.732 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1157/CO[3]
                         net (fo=1, routed)           0.000    15.732    core_inst/tx_fifo_axis_tdata_reg[63]_i_1157_n_0
    SLICE_X164Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    15.806 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1193/CO[1]
                         net (fo=35, routed)          0.535    16.341    core_inst/tx_fifo_axis_tdata_reg[63]_i_1193_n_2
    SLICE_X163Y372       LUT3 (Prop_lut3_I0_O)        0.120    16.461 r  core_inst/tx_fifo_axis_tdata[63]_i_1196/O
                         net (fo=1, routed)           0.000    16.461    core_inst/tx_fifo_axis_tdata[63]_i_1196_n_0
    SLICE_X163Y372       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    16.718 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1146/CO[3]
                         net (fo=1, routed)           0.000    16.718    core_inst/tx_fifo_axis_tdata_reg[63]_i_1146_n_0
    SLICE_X163Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.767 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1141/CO[3]
                         net (fo=1, routed)           0.000    16.767    core_inst/tx_fifo_axis_tdata_reg[63]_i_1141_n_0
    SLICE_X163Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.816 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1136/CO[3]
                         net (fo=1, routed)           0.007    16.823    core_inst/tx_fifo_axis_tdata_reg[63]_i_1136_n_0
    SLICE_X163Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.872 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1131/CO[3]
                         net (fo=1, routed)           0.000    16.872    core_inst/tx_fifo_axis_tdata_reg[63]_i_1131_n_0
    SLICE_X163Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.921 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1126/CO[3]
                         net (fo=1, routed)           0.000    16.921    core_inst/tx_fifo_axis_tdata_reg[63]_i_1126_n_0
    SLICE_X163Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.970 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1121/CO[3]
                         net (fo=1, routed)           0.000    16.970    core_inst/tx_fifo_axis_tdata_reg[63]_i_1121_n_0
    SLICE_X163Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.019 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1116/CO[3]
                         net (fo=1, routed)           0.000    17.019    core_inst/tx_fifo_axis_tdata_reg[63]_i_1116_n_0
    SLICE_X163Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.068 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1115/CO[3]
                         net (fo=1, routed)           0.000    17.068    core_inst/tx_fifo_axis_tdata_reg[63]_i_1115_n_0
    SLICE_X163Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    17.143 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1151/CO[1]
                         net (fo=35, routed)          0.376    17.519    core_inst/tx_fifo_axis_tdata_reg[63]_i_1151_n_2
    SLICE_X162Y377       LUT3 (Prop_lut3_I0_O)        0.118    17.637 r  core_inst/tx_fifo_axis_tdata[63]_i_1154/O
                         net (fo=1, routed)           0.000    17.637    core_inst/tx_fifo_axis_tdata[63]_i_1154_n_0
    SLICE_X162Y377       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    17.883 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    17.883    core_inst/tx_fifo_axis_tdata_reg[63]_i_1104_n_0
    SLICE_X162Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.933 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1099/CO[3]
                         net (fo=1, routed)           0.000    17.933    core_inst/tx_fifo_axis_tdata_reg[63]_i_1099_n_0
    SLICE_X162Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.983 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    17.983    core_inst/tx_fifo_axis_tdata_reg[63]_i_1094_n_0
    SLICE_X162Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.033 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1089/CO[3]
                         net (fo=1, routed)           0.000    18.033    core_inst/tx_fifo_axis_tdata_reg[63]_i_1089_n_0
    SLICE_X162Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.083 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1084/CO[3]
                         net (fo=1, routed)           0.000    18.083    core_inst/tx_fifo_axis_tdata_reg[63]_i_1084_n_0
    SLICE_X162Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.133 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1079/CO[3]
                         net (fo=1, routed)           0.000    18.133    core_inst/tx_fifo_axis_tdata_reg[63]_i_1079_n_0
    SLICE_X162Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.183 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1074/CO[3]
                         net (fo=1, routed)           0.000    18.183    core_inst/tx_fifo_axis_tdata_reg[63]_i_1074_n_0
    SLICE_X162Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.233 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1073/CO[3]
                         net (fo=1, routed)           0.000    18.233    core_inst/tx_fifo_axis_tdata_reg[63]_i_1073_n_0
    SLICE_X162Y385       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    18.307 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1109/CO[1]
                         net (fo=35, routed)          0.422    18.729    core_inst/tx_fifo_axis_tdata_reg[63]_i_1109_n_2
    SLICE_X163Y381       LUT3 (Prop_lut3_I0_O)        0.120    18.849 r  core_inst/tx_fifo_axis_tdata[63]_i_1112/O
                         net (fo=1, routed)           0.000    18.849    core_inst/tx_fifo_axis_tdata[63]_i_1112_n_0
    SLICE_X163Y381       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    19.106 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1061/CO[3]
                         net (fo=1, routed)           0.000    19.106    core_inst/tx_fifo_axis_tdata_reg[63]_i_1061_n_0
    SLICE_X163Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.155 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1056/CO[3]
                         net (fo=1, routed)           0.000    19.155    core_inst/tx_fifo_axis_tdata_reg[63]_i_1056_n_0
    SLICE_X163Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.204 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1051/CO[3]
                         net (fo=1, routed)           0.000    19.204    core_inst/tx_fifo_axis_tdata_reg[63]_i_1051_n_0
    SLICE_X163Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.253 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1046/CO[3]
                         net (fo=1, routed)           0.000    19.253    core_inst/tx_fifo_axis_tdata_reg[63]_i_1046_n_0
    SLICE_X163Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.302 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1041/CO[3]
                         net (fo=1, routed)           0.000    19.302    core_inst/tx_fifo_axis_tdata_reg[63]_i_1041_n_0
    SLICE_X163Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.351 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1036/CO[3]
                         net (fo=1, routed)           0.000    19.351    core_inst/tx_fifo_axis_tdata_reg[63]_i_1036_n_0
    SLICE_X163Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.400 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1031/CO[3]
                         net (fo=1, routed)           0.000    19.400    core_inst/tx_fifo_axis_tdata_reg[63]_i_1031_n_0
    SLICE_X163Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.449 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1030/CO[3]
                         net (fo=1, routed)           0.000    19.449    core_inst/tx_fifo_axis_tdata_reg[63]_i_1030_n_0
    SLICE_X163Y389       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    19.524 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1066/CO[1]
                         net (fo=35, routed)          0.563    20.087    core_inst/tx_fifo_axis_tdata_reg[63]_i_1066_n_2
    SLICE_X164Y381       LUT3 (Prop_lut3_I0_O)        0.118    20.205 r  core_inst/tx_fifo_axis_tdata[63]_i_1069/O
                         net (fo=1, routed)           0.000    20.205    core_inst/tx_fifo_axis_tdata[63]_i_1069_n_0
    SLICE_X164Y381       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.177    20.382 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1019/CO[3]
                         net (fo=1, routed)           0.000    20.382    core_inst/tx_fifo_axis_tdata_reg[63]_i_1019_n_0
    SLICE_X164Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.432 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1014/CO[3]
                         net (fo=1, routed)           0.000    20.432    core_inst/tx_fifo_axis_tdata_reg[63]_i_1014_n_0
    SLICE_X164Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.482 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1009/CO[3]
                         net (fo=1, routed)           0.000    20.482    core_inst/tx_fifo_axis_tdata_reg[63]_i_1009_n_0
    SLICE_X164Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.532 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1004/CO[3]
                         net (fo=1, routed)           0.000    20.532    core_inst/tx_fifo_axis_tdata_reg[63]_i_1004_n_0
    SLICE_X164Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.582 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_999/CO[3]
                         net (fo=1, routed)           0.000    20.582    core_inst/tx_fifo_axis_tdata_reg[63]_i_999_n_0
    SLICE_X164Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.632 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_994/CO[3]
                         net (fo=1, routed)           0.000    20.632    core_inst/tx_fifo_axis_tdata_reg[63]_i_994_n_0
    SLICE_X164Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.682 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_989/CO[3]
                         net (fo=1, routed)           0.000    20.682    core_inst/tx_fifo_axis_tdata_reg[63]_i_989_n_0
    SLICE_X164Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.732 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_988/CO[3]
                         net (fo=1, routed)           0.000    20.732    core_inst/tx_fifo_axis_tdata_reg[63]_i_988_n_0
    SLICE_X164Y389       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    20.806 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1024/CO[1]
                         net (fo=35, routed)          0.415    21.221    core_inst/tx_fifo_axis_tdata_reg[63]_i_1024_n_2
    SLICE_X166Y384       LUT3 (Prop_lut3_I0_O)        0.120    21.341 r  core_inst/tx_fifo_axis_tdata[63]_i_1027/O
                         net (fo=1, routed)           0.000    21.341    core_inst/tx_fifo_axis_tdata[63]_i_1027_n_0
    SLICE_X166Y384       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    21.587 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_977/CO[3]
                         net (fo=1, routed)           0.000    21.587    core_inst/tx_fifo_axis_tdata_reg[63]_i_977_n_0
    SLICE_X166Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.637 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_972/CO[3]
                         net (fo=1, routed)           0.000    21.637    core_inst/tx_fifo_axis_tdata_reg[63]_i_972_n_0
    SLICE_X166Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.687 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_967/CO[3]
                         net (fo=1, routed)           0.000    21.687    core_inst/tx_fifo_axis_tdata_reg[63]_i_967_n_0
    SLICE_X166Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.737 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_962/CO[3]
                         net (fo=1, routed)           0.000    21.737    core_inst/tx_fifo_axis_tdata_reg[63]_i_962_n_0
    SLICE_X166Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.787 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_957/CO[3]
                         net (fo=1, routed)           0.000    21.787    core_inst/tx_fifo_axis_tdata_reg[63]_i_957_n_0
    SLICE_X166Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.837 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_952/CO[3]
                         net (fo=1, routed)           0.000    21.837    core_inst/tx_fifo_axis_tdata_reg[63]_i_952_n_0
    SLICE_X166Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.887 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_947/CO[3]
                         net (fo=1, routed)           0.000    21.887    core_inst/tx_fifo_axis_tdata_reg[63]_i_947_n_0
    SLICE_X166Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.937 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_946/CO[3]
                         net (fo=1, routed)           0.000    21.937    core_inst/tx_fifo_axis_tdata_reg[63]_i_946_n_0
    SLICE_X166Y392       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    22.011 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_982/CO[1]
                         net (fo=35, routed)          0.409    22.420    core_inst/tx_fifo_axis_tdata_reg[63]_i_982_n_2
    SLICE_X165Y387       LUT3 (Prop_lut3_I0_O)        0.120    22.540 r  core_inst/tx_fifo_axis_tdata[63]_i_985/O
                         net (fo=1, routed)           0.000    22.540    core_inst/tx_fifo_axis_tdata[63]_i_985_n_0
    SLICE_X165Y387       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    22.797 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_935/CO[3]
                         net (fo=1, routed)           0.000    22.797    core_inst/tx_fifo_axis_tdata_reg[63]_i_935_n_0
    SLICE_X165Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.846 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_930/CO[3]
                         net (fo=1, routed)           0.000    22.846    core_inst/tx_fifo_axis_tdata_reg[63]_i_930_n_0
    SLICE_X165Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.895 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_925/CO[3]
                         net (fo=1, routed)           0.000    22.895    core_inst/tx_fifo_axis_tdata_reg[63]_i_925_n_0
    SLICE_X165Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.944 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_920/CO[3]
                         net (fo=1, routed)           0.000    22.944    core_inst/tx_fifo_axis_tdata_reg[63]_i_920_n_0
    SLICE_X165Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.993 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_915/CO[3]
                         net (fo=1, routed)           0.000    22.993    core_inst/tx_fifo_axis_tdata_reg[63]_i_915_n_0
    SLICE_X165Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.042 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_910/CO[3]
                         net (fo=1, routed)           0.000    23.042    core_inst/tx_fifo_axis_tdata_reg[63]_i_910_n_0
    SLICE_X165Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.091 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_905/CO[3]
                         net (fo=1, routed)           0.000    23.091    core_inst/tx_fifo_axis_tdata_reg[63]_i_905_n_0
    SLICE_X165Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.140 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_904/CO[3]
                         net (fo=1, routed)           0.000    23.140    core_inst/tx_fifo_axis_tdata_reg[63]_i_904_n_0
    SLICE_X165Y395       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    23.215 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_940/CO[1]
                         net (fo=35, routed)          0.466    23.681    core_inst/tx_fifo_axis_tdata_reg[63]_i_940_n_2
    SLICE_X164Y390       LUT3 (Prop_lut3_I0_O)        0.118    23.799 r  core_inst/tx_fifo_axis_tdata[63]_i_943/O
                         net (fo=1, routed)           0.000    23.799    core_inst/tx_fifo_axis_tdata[63]_i_943_n_0
    SLICE_X164Y390       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    24.045 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_892/CO[3]
                         net (fo=1, routed)           0.000    24.045    core_inst/tx_fifo_axis_tdata_reg[63]_i_892_n_0
    SLICE_X164Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.095 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_887/CO[3]
                         net (fo=1, routed)           0.000    24.095    core_inst/tx_fifo_axis_tdata_reg[63]_i_887_n_0
    SLICE_X164Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.145 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_882/CO[3]
                         net (fo=1, routed)           0.000    24.145    core_inst/tx_fifo_axis_tdata_reg[63]_i_882_n_0
    SLICE_X164Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.195 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_877/CO[3]
                         net (fo=1, routed)           0.000    24.195    core_inst/tx_fifo_axis_tdata_reg[63]_i_877_n_0
    SLICE_X164Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.245 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_872/CO[3]
                         net (fo=1, routed)           0.000    24.245    core_inst/tx_fifo_axis_tdata_reg[63]_i_872_n_0
    SLICE_X164Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.295 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_867/CO[3]
                         net (fo=1, routed)           0.000    24.295    core_inst/tx_fifo_axis_tdata_reg[63]_i_867_n_0
    SLICE_X164Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.345 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_862/CO[3]
                         net (fo=1, routed)           0.000    24.345    core_inst/tx_fifo_axis_tdata_reg[63]_i_862_n_0
    SLICE_X164Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.395 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_861/CO[3]
                         net (fo=1, routed)           0.000    24.395    core_inst/tx_fifo_axis_tdata_reg[63]_i_861_n_0
    SLICE_X164Y398       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    24.469 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_897/CO[1]
                         net (fo=35, routed)          0.483    24.952    core_inst/tx_fifo_axis_tdata_reg[63]_i_897_n_2
    SLICE_X163Y390       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    25.308 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_850/CO[3]
                         net (fo=1, routed)           0.000    25.308    core_inst/tx_fifo_axis_tdata_reg[63]_i_850_n_0
    SLICE_X163Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.357 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_845/CO[3]
                         net (fo=1, routed)           0.000    25.357    core_inst/tx_fifo_axis_tdata_reg[63]_i_845_n_0
    SLICE_X163Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.406 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_840/CO[3]
                         net (fo=1, routed)           0.000    25.406    core_inst/tx_fifo_axis_tdata_reg[63]_i_840_n_0
    SLICE_X163Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.455 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_835/CO[3]
                         net (fo=1, routed)           0.000    25.455    core_inst/tx_fifo_axis_tdata_reg[63]_i_835_n_0
    SLICE_X163Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.504 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_830/CO[3]
                         net (fo=1, routed)           0.000    25.504    core_inst/tx_fifo_axis_tdata_reg[63]_i_830_n_0
    SLICE_X163Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.553 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_825/CO[3]
                         net (fo=1, routed)           0.000    25.553    core_inst/tx_fifo_axis_tdata_reg[63]_i_825_n_0
    SLICE_X163Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.602 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_820/CO[3]
                         net (fo=1, routed)           0.000    25.602    core_inst/tx_fifo_axis_tdata_reg[63]_i_820_n_0
    SLICE_X163Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.651 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_819/CO[3]
                         net (fo=1, routed)           0.000    25.651    core_inst/tx_fifo_axis_tdata_reg[63]_i_819_n_0
    SLICE_X163Y398       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    25.726 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_855/CO[1]
                         net (fo=35, routed)          0.474    26.200    core_inst/tx_fifo_axis_tdata_reg[63]_i_855_n_2
    SLICE_X161Y392       LUT3 (Prop_lut3_I0_O)        0.118    26.318 r  core_inst/tx_fifo_axis_tdata[63]_i_858/O
                         net (fo=1, routed)           0.000    26.318    core_inst/tx_fifo_axis_tdata[63]_i_858_n_0
    SLICE_X161Y392       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    26.575 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_808/CO[3]
                         net (fo=1, routed)           0.000    26.575    core_inst/tx_fifo_axis_tdata_reg[63]_i_808_n_0
    SLICE_X161Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.624 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_803/CO[3]
                         net (fo=1, routed)           0.000    26.624    core_inst/tx_fifo_axis_tdata_reg[63]_i_803_n_0
    SLICE_X161Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.673 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_798/CO[3]
                         net (fo=1, routed)           0.000    26.673    core_inst/tx_fifo_axis_tdata_reg[63]_i_798_n_0
    SLICE_X161Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.722 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_793/CO[3]
                         net (fo=1, routed)           0.000    26.722    core_inst/tx_fifo_axis_tdata_reg[63]_i_793_n_0
    SLICE_X161Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.771 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_788/CO[3]
                         net (fo=1, routed)           0.000    26.771    core_inst/tx_fifo_axis_tdata_reg[63]_i_788_n_0
    SLICE_X161Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.820 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_783/CO[3]
                         net (fo=1, routed)           0.000    26.820    core_inst/tx_fifo_axis_tdata_reg[63]_i_783_n_0
    SLICE_X161Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.869 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_778/CO[3]
                         net (fo=1, routed)           0.000    26.869    core_inst/tx_fifo_axis_tdata_reg[63]_i_778_n_0
    SLICE_X161Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.918 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_777/CO[3]
                         net (fo=1, routed)           0.001    26.918    core_inst/tx_fifo_axis_tdata_reg[63]_i_777_n_0
    SLICE_X161Y400       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    26.993 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_813/CO[1]
                         net (fo=35, routed)          0.502    27.495    core_inst/tx_fifo_axis_tdata_reg[63]_i_813_n_2
    SLICE_X162Y394       LUT3 (Prop_lut3_I0_O)        0.118    27.613 r  core_inst/tx_fifo_axis_tdata[63]_i_816/O
                         net (fo=1, routed)           0.000    27.613    core_inst/tx_fifo_axis_tdata[63]_i_816_n_0
    SLICE_X162Y394       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    27.859 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_766/CO[3]
                         net (fo=1, routed)           0.000    27.859    core_inst/tx_fifo_axis_tdata_reg[63]_i_766_n_0
    SLICE_X162Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    27.909 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_761/CO[3]
                         net (fo=1, routed)           0.000    27.909    core_inst/tx_fifo_axis_tdata_reg[63]_i_761_n_0
    SLICE_X162Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    27.959 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_756/CO[3]
                         net (fo=1, routed)           0.000    27.959    core_inst/tx_fifo_axis_tdata_reg[63]_i_756_n_0
    SLICE_X162Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.009 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_751/CO[3]
                         net (fo=1, routed)           0.000    28.009    core_inst/tx_fifo_axis_tdata_reg[63]_i_751_n_0
    SLICE_X162Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.059 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_746/CO[3]
                         net (fo=1, routed)           0.000    28.059    core_inst/tx_fifo_axis_tdata_reg[63]_i_746_n_0
    SLICE_X162Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.109 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_741/CO[3]
                         net (fo=1, routed)           0.001    28.110    core_inst/tx_fifo_axis_tdata_reg[63]_i_741_n_0
    SLICE_X162Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.160 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_736/CO[3]
                         net (fo=1, routed)           0.000    28.160    core_inst/tx_fifo_axis_tdata_reg[63]_i_736_n_0
    SLICE_X162Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.210 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_735/CO[3]
                         net (fo=1, routed)           0.000    28.210    core_inst/tx_fifo_axis_tdata_reg[63]_i_735_n_0
    SLICE_X162Y402       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    28.284 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_771/CO[1]
                         net (fo=35, routed)          0.376    28.660    core_inst/tx_fifo_axis_tdata_reg[63]_i_771_n_2
    SLICE_X165Y397       LUT3 (Prop_lut3_I0_O)        0.120    28.780 r  core_inst/tx_fifo_axis_tdata[63]_i_774/O
                         net (fo=1, routed)           0.000    28.780    core_inst/tx_fifo_axis_tdata[63]_i_774_n_0
    SLICE_X165Y397       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    29.037 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_723/CO[3]
                         net (fo=1, routed)           0.000    29.037    core_inst/tx_fifo_axis_tdata_reg[63]_i_723_n_0
    SLICE_X165Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.086 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_718/CO[3]
                         net (fo=1, routed)           0.000    29.086    core_inst/tx_fifo_axis_tdata_reg[63]_i_718_n_0
    SLICE_X165Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.135 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_713/CO[3]
                         net (fo=1, routed)           0.001    29.136    core_inst/tx_fifo_axis_tdata_reg[63]_i_713_n_0
    SLICE_X165Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.185 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_708/CO[3]
                         net (fo=1, routed)           0.000    29.185    core_inst/tx_fifo_axis_tdata_reg[63]_i_708_n_0
    SLICE_X165Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.234 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_703/CO[3]
                         net (fo=1, routed)           0.000    29.234    core_inst/tx_fifo_axis_tdata_reg[63]_i_703_n_0
    SLICE_X165Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.283 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_698/CO[3]
                         net (fo=1, routed)           0.000    29.283    core_inst/tx_fifo_axis_tdata_reg[63]_i_698_n_0
    SLICE_X165Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.332 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_693/CO[3]
                         net (fo=1, routed)           0.000    29.332    core_inst/tx_fifo_axis_tdata_reg[63]_i_693_n_0
    SLICE_X165Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.381 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_692/CO[3]
                         net (fo=1, routed)           0.000    29.381    core_inst/tx_fifo_axis_tdata_reg[63]_i_692_n_0
    SLICE_X165Y405       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    29.456 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_728/CO[1]
                         net (fo=35, routed)          0.468    29.923    core_inst/tx_fifo_axis_tdata_reg[63]_i_728_n_2
    SLICE_X164Y400       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    30.287 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_681/CO[3]
                         net (fo=1, routed)           0.000    30.287    core_inst/tx_fifo_axis_tdata_reg[63]_i_681_n_0
    SLICE_X164Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.337 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_676/CO[3]
                         net (fo=1, routed)           0.000    30.337    core_inst/tx_fifo_axis_tdata_reg[63]_i_676_n_0
    SLICE_X164Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.387 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_671/CO[3]
                         net (fo=1, routed)           0.000    30.387    core_inst/tx_fifo_axis_tdata_reg[63]_i_671_n_0
    SLICE_X164Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.437 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_666/CO[3]
                         net (fo=1, routed)           0.000    30.437    core_inst/tx_fifo_axis_tdata_reg[63]_i_666_n_0
    SLICE_X164Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.487 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_661/CO[3]
                         net (fo=1, routed)           0.000    30.487    core_inst/tx_fifo_axis_tdata_reg[63]_i_661_n_0
    SLICE_X164Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.537 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_656/CO[3]
                         net (fo=1, routed)           0.000    30.537    core_inst/tx_fifo_axis_tdata_reg[63]_i_656_n_0
    SLICE_X164Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.587 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_651/CO[3]
                         net (fo=1, routed)           0.000    30.587    core_inst/tx_fifo_axis_tdata_reg[63]_i_651_n_0
    SLICE_X164Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.637 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_650/CO[3]
                         net (fo=1, routed)           0.000    30.637    core_inst/tx_fifo_axis_tdata_reg[63]_i_650_n_0
    SLICE_X164Y408       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    30.711 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_686/CO[1]
                         net (fo=35, routed)          0.474    31.185    core_inst/tx_fifo_axis_tdata_reg[63]_i_686_n_2
    SLICE_X163Y402       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    31.541 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_639/CO[3]
                         net (fo=1, routed)           0.000    31.541    core_inst/tx_fifo_axis_tdata_reg[63]_i_639_n_0
    SLICE_X163Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.590 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_634/CO[3]
                         net (fo=1, routed)           0.000    31.590    core_inst/tx_fifo_axis_tdata_reg[63]_i_634_n_0
    SLICE_X163Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.639 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_629/CO[3]
                         net (fo=1, routed)           0.000    31.639    core_inst/tx_fifo_axis_tdata_reg[63]_i_629_n_0
    SLICE_X163Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.688 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_624/CO[3]
                         net (fo=1, routed)           0.000    31.688    core_inst/tx_fifo_axis_tdata_reg[63]_i_624_n_0
    SLICE_X163Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.737 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_619/CO[3]
                         net (fo=1, routed)           0.000    31.737    core_inst/tx_fifo_axis_tdata_reg[63]_i_619_n_0
    SLICE_X163Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.786 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_614/CO[3]
                         net (fo=1, routed)           0.000    31.786    core_inst/tx_fifo_axis_tdata_reg[63]_i_614_n_0
    SLICE_X163Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.835 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_609/CO[3]
                         net (fo=1, routed)           0.000    31.835    core_inst/tx_fifo_axis_tdata_reg[63]_i_609_n_0
    SLICE_X163Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.884 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_608/CO[3]
                         net (fo=1, routed)           0.000    31.884    core_inst/tx_fifo_axis_tdata_reg[63]_i_608_n_0
    SLICE_X163Y410       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    31.959 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_644/CO[1]
                         net (fo=35, routed)          0.510    32.469    core_inst/tx_fifo_axis_tdata_reg[63]_i_644_n_2
    SLICE_X162Y403       LUT3 (Prop_lut3_I0_O)        0.118    32.587 r  core_inst/tx_fifo_axis_tdata[63]_i_647/O
                         net (fo=1, routed)           0.000    32.587    core_inst/tx_fifo_axis_tdata[63]_i_647_n_0
    SLICE_X162Y403       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    32.833 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_597/CO[3]
                         net (fo=1, routed)           0.000    32.833    core_inst/tx_fifo_axis_tdata_reg[63]_i_597_n_0
    SLICE_X162Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.883 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_592/CO[3]
                         net (fo=1, routed)           0.000    32.883    core_inst/tx_fifo_axis_tdata_reg[63]_i_592_n_0
    SLICE_X162Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.933 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_587/CO[3]
                         net (fo=1, routed)           0.000    32.933    core_inst/tx_fifo_axis_tdata_reg[63]_i_587_n_0
    SLICE_X162Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.983 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_582/CO[3]
                         net (fo=1, routed)           0.000    32.983    core_inst/tx_fifo_axis_tdata_reg[63]_i_582_n_0
    SLICE_X162Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.033 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_577/CO[3]
                         net (fo=1, routed)           0.000    33.033    core_inst/tx_fifo_axis_tdata_reg[63]_i_577_n_0
    SLICE_X162Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.083 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_572/CO[3]
                         net (fo=1, routed)           0.000    33.083    core_inst/tx_fifo_axis_tdata_reg[63]_i_572_n_0
    SLICE_X162Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.133 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_567/CO[3]
                         net (fo=1, routed)           0.000    33.133    core_inst/tx_fifo_axis_tdata_reg[63]_i_567_n_0
    SLICE_X162Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.183 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_566/CO[3]
                         net (fo=1, routed)           0.000    33.183    core_inst/tx_fifo_axis_tdata_reg[63]_i_566_n_0
    SLICE_X162Y411       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    33.257 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_602/CO[1]
                         net (fo=35, routed)          0.514    33.771    core_inst/tx_fifo_axis_tdata_reg[63]_i_602_n_2
    SLICE_X160Y407       LUT3 (Prop_lut3_I0_O)        0.120    33.891 r  core_inst/tx_fifo_axis_tdata[63]_i_601/O
                         net (fo=1, routed)           0.000    33.891    core_inst/tx_fifo_axis_tdata[63]_i_601_n_0
    SLICE_X160Y407       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    34.129 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_549/CO[3]
                         net (fo=1, routed)           0.000    34.129    core_inst/tx_fifo_axis_tdata_reg[63]_i_549_n_0
    SLICE_X160Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.179 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_544/CO[3]
                         net (fo=1, routed)           0.000    34.179    core_inst/tx_fifo_axis_tdata_reg[63]_i_544_n_0
    SLICE_X160Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.229 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_539/CO[3]
                         net (fo=1, routed)           0.000    34.229    core_inst/tx_fifo_axis_tdata_reg[63]_i_539_n_0
    SLICE_X160Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.279 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_534/CO[3]
                         net (fo=1, routed)           0.000    34.279    core_inst/tx_fifo_axis_tdata_reg[63]_i_534_n_0
    SLICE_X160Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.329 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_529/CO[3]
                         net (fo=1, routed)           0.000    34.329    core_inst/tx_fifo_axis_tdata_reg[63]_i_529_n_0
    SLICE_X160Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.379 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_524/CO[3]
                         net (fo=1, routed)           0.000    34.379    core_inst/tx_fifo_axis_tdata_reg[63]_i_524_n_0
    SLICE_X160Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.429 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_523/CO[3]
                         net (fo=1, routed)           0.000    34.429    core_inst/tx_fifo_axis_tdata_reg[63]_i_523_n_0
    SLICE_X160Y414       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    34.503 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_559/CO[1]
                         net (fo=35, routed)          0.463    34.966    core_inst/tx_fifo_axis_tdata_reg[63]_i_559_n_2
    SLICE_X161Y409       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    35.322 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_512/CO[3]
                         net (fo=1, routed)           0.000    35.322    core_inst/tx_fifo_axis_tdata_reg[63]_i_512_n_0
    SLICE_X161Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.371 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_507/CO[3]
                         net (fo=1, routed)           0.000    35.371    core_inst/tx_fifo_axis_tdata_reg[63]_i_507_n_0
    SLICE_X161Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.420 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_502/CO[3]
                         net (fo=1, routed)           0.000    35.420    core_inst/tx_fifo_axis_tdata_reg[63]_i_502_n_0
    SLICE_X161Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.469 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_497/CO[3]
                         net (fo=1, routed)           0.000    35.469    core_inst/tx_fifo_axis_tdata_reg[63]_i_497_n_0
    SLICE_X161Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.518 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_492/CO[3]
                         net (fo=1, routed)           0.000    35.518    core_inst/tx_fifo_axis_tdata_reg[63]_i_492_n_0
    SLICE_X161Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.567 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_487/CO[3]
                         net (fo=1, routed)           0.000    35.567    core_inst/tx_fifo_axis_tdata_reg[63]_i_487_n_0
    SLICE_X161Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.616 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_482/CO[3]
                         net (fo=1, routed)           0.000    35.616    core_inst/tx_fifo_axis_tdata_reg[63]_i_482_n_0
    SLICE_X161Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.665 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_481/CO[3]
                         net (fo=1, routed)           0.000    35.665    core_inst/tx_fifo_axis_tdata_reg[63]_i_481_n_0
    SLICE_X161Y417       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    35.740 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_517/CO[1]
                         net (fo=35, routed)          0.591    36.331    core_inst/tx_fifo_axis_tdata_reg[63]_i_517_n_2
    SLICE_X162Y412       LUT3 (Prop_lut3_I0_O)        0.118    36.449 r  core_inst/tx_fifo_axis_tdata[63]_i_520/O
                         net (fo=1, routed)           0.000    36.449    core_inst/tx_fifo_axis_tdata[63]_i_520_n_0
    SLICE_X162Y412       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    36.695 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_470/CO[3]
                         net (fo=1, routed)           0.000    36.695    core_inst/tx_fifo_axis_tdata_reg[63]_i_470_n_0
    SLICE_X162Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.745 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_465/CO[3]
                         net (fo=1, routed)           0.000    36.745    core_inst/tx_fifo_axis_tdata_reg[63]_i_465_n_0
    SLICE_X162Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.795 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_460/CO[3]
                         net (fo=1, routed)           0.000    36.795    core_inst/tx_fifo_axis_tdata_reg[63]_i_460_n_0
    SLICE_X162Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.845 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_455/CO[3]
                         net (fo=1, routed)           0.000    36.845    core_inst/tx_fifo_axis_tdata_reg[63]_i_455_n_0
    SLICE_X162Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.895 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_450/CO[3]
                         net (fo=1, routed)           0.000    36.895    core_inst/tx_fifo_axis_tdata_reg[63]_i_450_n_0
    SLICE_X162Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.945 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_445/CO[3]
                         net (fo=1, routed)           0.000    36.945    core_inst/tx_fifo_axis_tdata_reg[63]_i_445_n_0
    SLICE_X162Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.995 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_440/CO[3]
                         net (fo=1, routed)           0.000    36.995    core_inst/tx_fifo_axis_tdata_reg[63]_i_440_n_0
    SLICE_X162Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    37.045 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_439/CO[3]
                         net (fo=1, routed)           0.000    37.045    core_inst/tx_fifo_axis_tdata_reg[63]_i_439_n_0
    SLICE_X162Y420       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    37.119 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_475/CO[1]
                         net (fo=35, routed)          0.542    37.661    core_inst/tx_fifo_axis_tdata_reg[63]_i_475_n_2
    SLICE_X163Y411       LUT3 (Prop_lut3_I0_O)        0.120    37.781 r  core_inst/tx_fifo_axis_tdata[63]_i_478/O
                         net (fo=1, routed)           0.000    37.781    core_inst/tx_fifo_axis_tdata[63]_i_478_n_0
    SLICE_X163Y411       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    38.038 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_428/CO[3]
                         net (fo=1, routed)           0.000    38.038    core_inst/tx_fifo_axis_tdata_reg[63]_i_428_n_0
    SLICE_X163Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.087 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_423/CO[3]
                         net (fo=1, routed)           0.000    38.087    core_inst/tx_fifo_axis_tdata_reg[63]_i_423_n_0
    SLICE_X163Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.136 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_418/CO[3]
                         net (fo=1, routed)           0.000    38.136    core_inst/tx_fifo_axis_tdata_reg[63]_i_418_n_0
    SLICE_X163Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.185 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_413/CO[3]
                         net (fo=1, routed)           0.000    38.185    core_inst/tx_fifo_axis_tdata_reg[63]_i_413_n_0
    SLICE_X163Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.234 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_408/CO[3]
                         net (fo=1, routed)           0.000    38.234    core_inst/tx_fifo_axis_tdata_reg[63]_i_408_n_0
    SLICE_X163Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.283 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_403/CO[3]
                         net (fo=1, routed)           0.000    38.283    core_inst/tx_fifo_axis_tdata_reg[63]_i_403_n_0
    SLICE_X163Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.332 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_398/CO[3]
                         net (fo=1, routed)           0.000    38.332    core_inst/tx_fifo_axis_tdata_reg[63]_i_398_n_0
    SLICE_X163Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.381 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_397/CO[3]
                         net (fo=1, routed)           0.000    38.381    core_inst/tx_fifo_axis_tdata_reg[63]_i_397_n_0
    SLICE_X163Y419       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    38.456 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_433/CO[1]
                         net (fo=35, routed)          0.471    38.928    core_inst/tx_fifo_axis_tdata_reg[63]_i_433_n_2
    SLICE_X165Y412       LUT3 (Prop_lut3_I0_O)        0.118    39.046 r  core_inst/tx_fifo_axis_tdata[63]_i_436/O
                         net (fo=1, routed)           0.000    39.046    core_inst/tx_fifo_axis_tdata[63]_i_436_n_0
    SLICE_X165Y412       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    39.303 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_385/CO[3]
                         net (fo=1, routed)           0.000    39.303    core_inst/tx_fifo_axis_tdata_reg[63]_i_385_n_0
    SLICE_X165Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.352 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_380/CO[3]
                         net (fo=1, routed)           0.000    39.352    core_inst/tx_fifo_axis_tdata_reg[63]_i_380_n_0
    SLICE_X165Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.401 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_375/CO[3]
                         net (fo=1, routed)           0.000    39.401    core_inst/tx_fifo_axis_tdata_reg[63]_i_375_n_0
    SLICE_X165Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.450 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_370/CO[3]
                         net (fo=1, routed)           0.000    39.450    core_inst/tx_fifo_axis_tdata_reg[63]_i_370_n_0
    SLICE_X165Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.499 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_365/CO[3]
                         net (fo=1, routed)           0.000    39.499    core_inst/tx_fifo_axis_tdata_reg[63]_i_365_n_0
    SLICE_X165Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.548 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_360/CO[3]
                         net (fo=1, routed)           0.000    39.548    core_inst/tx_fifo_axis_tdata_reg[63]_i_360_n_0
    SLICE_X165Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.597 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_355/CO[3]
                         net (fo=1, routed)           0.000    39.597    core_inst/tx_fifo_axis_tdata_reg[63]_i_355_n_0
    SLICE_X165Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.646 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_354/CO[3]
                         net (fo=1, routed)           0.000    39.646    core_inst/tx_fifo_axis_tdata_reg[63]_i_354_n_0
    SLICE_X165Y420       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    39.721 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_390/CO[1]
                         net (fo=35, routed)          0.486    40.207    core_inst/tx_fifo_axis_tdata_reg[63]_i_390_n_2
    SLICE_X166Y416       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    40.571 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_346/CO[3]
                         net (fo=1, routed)           0.000    40.571    core_inst/tx_fifo_axis_tdata_reg[63]_i_346_n_0
    SLICE_X166Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.621 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_338/CO[3]
                         net (fo=1, routed)           0.000    40.621    core_inst/tx_fifo_axis_tdata_reg[63]_i_338_n_0
    SLICE_X166Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.671 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_333/CO[3]
                         net (fo=1, routed)           0.000    40.671    core_inst/tx_fifo_axis_tdata_reg[63]_i_333_n_0
    SLICE_X166Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.721 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_328/CO[3]
                         net (fo=1, routed)           0.000    40.721    core_inst/tx_fifo_axis_tdata_reg[63]_i_328_n_0
    SLICE_X166Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.771 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_323/CO[3]
                         net (fo=1, routed)           0.000    40.771    core_inst/tx_fifo_axis_tdata_reg[63]_i_323_n_0
    SLICE_X166Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.821 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_318/CO[3]
                         net (fo=1, routed)           0.000    40.821    core_inst/tx_fifo_axis_tdata_reg[63]_i_318_n_0
    SLICE_X166Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.871 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_313/CO[3]
                         net (fo=1, routed)           0.000    40.871    core_inst/tx_fifo_axis_tdata_reg[63]_i_313_n_0
    SLICE_X166Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.921 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_312/CO[3]
                         net (fo=1, routed)           0.000    40.921    core_inst/tx_fifo_axis_tdata_reg[63]_i_312_n_0
    SLICE_X166Y424       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    40.995 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_343/CO[1]
                         net (fo=35, routed)          0.478    41.474    core_inst/tx_fifo_axis_tdata_reg[63]_i_343_n_2
    SLICE_X165Y421       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    41.830 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_304/CO[3]
                         net (fo=1, routed)           0.000    41.830    core_inst/tx_fifo_axis_tdata_reg[63]_i_304_n_0
    SLICE_X165Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.879 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_299/CO[3]
                         net (fo=1, routed)           0.000    41.879    core_inst/tx_fifo_axis_tdata_reg[63]_i_299_n_0
    SLICE_X165Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.928 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_287/CO[3]
                         net (fo=1, routed)           0.000    41.928    core_inst/tx_fifo_axis_tdata_reg[63]_i_287_n_0
    SLICE_X165Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.977 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_282/CO[3]
                         net (fo=1, routed)           0.007    41.983    core_inst/tx_fifo_axis_tdata_reg[63]_i_282_n_0
    SLICE_X165Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.032 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_277/CO[3]
                         net (fo=1, routed)           0.000    42.032    core_inst/tx_fifo_axis_tdata_reg[63]_i_277_n_0
    SLICE_X165Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.081 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_272/CO[3]
                         net (fo=1, routed)           0.000    42.081    core_inst/tx_fifo_axis_tdata_reg[63]_i_272_n_0
    SLICE_X165Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.130 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_267/CO[3]
                         net (fo=1, routed)           0.000    42.130    core_inst/tx_fifo_axis_tdata_reg[63]_i_267_n_0
    SLICE_X165Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.179 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_266/CO[3]
                         net (fo=1, routed)           0.000    42.179    core_inst/tx_fifo_axis_tdata_reg[63]_i_266_n_0
    SLICE_X165Y429       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    42.254 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_292/CO[1]
                         net (fo=35, routed)          0.494    42.749    core_inst/tx_fifo_axis_tdata_reg[63]_i_292_n_2
    SLICE_X164Y424       LUT3 (Prop_lut3_I0_O)        0.118    42.867 r  core_inst/tx_fifo_axis_tdata[63]_i_311/O
                         net (fo=1, routed)           0.000    42.867    core_inst/tx_fifo_axis_tdata[63]_i_311_n_0
    SLICE_X164Y424       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    43.113 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_257/CO[3]
                         net (fo=1, routed)           0.007    43.119    core_inst/tx_fifo_axis_tdata_reg[63]_i_257_n_0
    SLICE_X164Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.169 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_252/CO[3]
                         net (fo=1, routed)           0.000    43.169    core_inst/tx_fifo_axis_tdata_reg[63]_i_252_n_0
    SLICE_X164Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.219 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_247/CO[3]
                         net (fo=1, routed)           0.000    43.219    core_inst/tx_fifo_axis_tdata_reg[63]_i_247_n_0
    SLICE_X164Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.269 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_227/CO[3]
                         net (fo=1, routed)           0.000    43.269    core_inst/tx_fifo_axis_tdata_reg[63]_i_227_n_0
    SLICE_X164Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.319 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_222/CO[3]
                         net (fo=1, routed)           0.000    43.319    core_inst/tx_fifo_axis_tdata_reg[63]_i_222_n_0
    SLICE_X164Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.369 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_217/CO[3]
                         net (fo=1, routed)           0.000    43.369    core_inst/tx_fifo_axis_tdata_reg[63]_i_217_n_0
    SLICE_X164Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.419 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_212/CO[3]
                         net (fo=1, routed)           0.000    43.419    core_inst/tx_fifo_axis_tdata_reg[63]_i_212_n_0
    SLICE_X164Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.469 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_211/CO[3]
                         net (fo=1, routed)           0.000    43.469    core_inst/tx_fifo_axis_tdata_reg[63]_i_211_n_0
    SLICE_X164Y432       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    43.543 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_232/CO[1]
                         net (fo=35, routed)          0.549    44.092    core_inst/tx_fifo_axis_tdata_reg[63]_i_232_n_2
    SLICE_X162Y425       LUT3 (Prop_lut3_I0_O)        0.120    44.212 r  core_inst/tx_fifo_axis_tdata[63]_i_264/O
                         net (fo=1, routed)           0.000    44.212    core_inst/tx_fifo_axis_tdata[63]_i_264_n_0
    SLICE_X162Y425       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    44.458 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_192/CO[3]
                         net (fo=1, routed)           0.000    44.458    core_inst/tx_fifo_axis_tdata_reg[63]_i_192_n_0
    SLICE_X162Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.508 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_187/CO[3]
                         net (fo=1, routed)           0.000    44.508    core_inst/tx_fifo_axis_tdata_reg[63]_i_187_n_0
    SLICE_X162Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.558 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_182/CO[3]
                         net (fo=1, routed)           0.000    44.558    core_inst/tx_fifo_axis_tdata_reg[63]_i_182_n_0
    SLICE_X162Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.608 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_181/CO[3]
                         net (fo=1, routed)           0.000    44.608    core_inst/tx_fifo_axis_tdata_reg[63]_i_181_n_0
    SLICE_X162Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.658 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_150/CO[3]
                         net (fo=1, routed)           0.000    44.658    core_inst/tx_fifo_axis_tdata_reg[63]_i_150_n_0
    SLICE_X162Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.708 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_145/CO[3]
                         net (fo=1, routed)           0.000    44.708    core_inst/tx_fifo_axis_tdata_reg[63]_i_145_n_0
    SLICE_X162Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.758 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_140/CO[3]
                         net (fo=1, routed)           0.000    44.758    core_inst/tx_fifo_axis_tdata_reg[63]_i_140_n_0
    SLICE_X162Y432       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.808 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_139/CO[3]
                         net (fo=1, routed)           0.000    44.808    core_inst/tx_fifo_axis_tdata_reg[63]_i_139_n_0
    SLICE_X162Y433       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    44.882 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_155/CO[1]
                         net (fo=35, routed)          0.502    45.384    core_inst/tx_fifo_axis_tdata_reg[63]_i_155_n_2
    SLICE_X161Y427       LUT3 (Prop_lut3_I0_O)        0.120    45.504 r  core_inst/tx_fifo_axis_tdata[63]_i_246/O
                         net (fo=1, routed)           0.000    45.504    core_inst/tx_fifo_axis_tdata[63]_i_246_n_0
    SLICE_X161Y427       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    45.761 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_171/CO[3]
                         net (fo=1, routed)           0.000    45.761    core_inst/tx_fifo_axis_tdata_reg[63]_i_171_n_0
    SLICE_X161Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.810 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_112/CO[3]
                         net (fo=1, routed)           0.000    45.810    core_inst/tx_fifo_axis_tdata_reg[63]_i_112_n_0
    SLICE_X161Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.859 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_107/CO[3]
                         net (fo=1, routed)           0.000    45.859    core_inst/tx_fifo_axis_tdata_reg[63]_i_107_n_0
    SLICE_X161Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.908 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_106/CO[3]
                         net (fo=1, routed)           0.000    45.908    core_inst/tx_fifo_axis_tdata_reg[63]_i_106_n_0
    SLICE_X161Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.957 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_120/CO[3]
                         net (fo=1, routed)           0.000    45.957    core_inst/tx_fifo_axis_tdata_reg[63]_i_120_n_0
    SLICE_X161Y432       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.006 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_72/CO[3]
                         net (fo=1, routed)           0.000    46.006    core_inst/tx_fifo_axis_tdata_reg[63]_i_72_n_0
    SLICE_X161Y433       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.055 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_67/CO[3]
                         net (fo=1, routed)           0.000    46.055    core_inst/tx_fifo_axis_tdata_reg[63]_i_67_n_0
    SLICE_X161Y434       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.104 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_66/CO[3]
                         net (fo=1, routed)           0.000    46.104    core_inst/tx_fifo_axis_tdata_reg[63]_i_66_n_0
    SLICE_X161Y435       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    46.179 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_77/CO[1]
                         net (fo=35, routed)          0.514    46.693    core_inst/tx_fifo_axis_tdata_reg[63]_i_77_n_2
    SLICE_X160Y430       LUT3 (Prop_lut3_I0_O)        0.118    46.811 r  core_inst/tx_fifo_axis_tdata[63]_i_175/O
                         net (fo=1, routed)           0.000    46.811    core_inst/tx_fifo_axis_tdata[63]_i_175_n_0
    SLICE_X160Y430       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    47.057 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_101/CO[3]
                         net (fo=1, routed)           0.000    47.057    core_inst/tx_fifo_axis_tdata_reg[63]_i_101_n_0
    SLICE_X160Y431       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    47.159 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_103/O[0]
                         net (fo=4, routed)           0.364    47.523    core_inst/tx_fifo_axis_tdata_reg[63]_i_103_n_7
    SLICE_X159Y433       LUT4 (Prop_lut4_I3_O)        0.119    47.642 r  core_inst/tx_fifo_axis_tdata[63]_i_205/O
                         net (fo=1, routed)           0.342    47.984    core_inst/tx_fifo_axis_tdata[63]_i_205_n_0
    SLICE_X159Y433       LUT6 (Prop_lut6_I3_O)        0.043    48.027 r  core_inst/tx_fifo_axis_tdata[63]_i_132/O
                         net (fo=2, routed)           0.415    48.442    core_inst/tx_fifo_axis_tdata[63]_i_132_n_0
    SLICE_X159Y434       LUT6 (Prop_lut6_I1_O)        0.043    48.485 r  core_inst/tx_fifo_axis_tdata[63]_i_63/O
                         net (fo=7, routed)           0.094    48.579    core_inst/tx_fifo_axis_tdata[63]_i_63_n_0
    SLICE_X159Y434       LUT5 (Prop_lut5_I0_O)        0.043    48.622 r  core_inst/tx_fifo_axis_tdata[63]_i_59/O
                         net (fo=2, routed)           0.406    49.028    core_inst/tx_fifo_axis_tdata[63]_i_59_n_0
    SLICE_X158Y437       LUT6 (Prop_lut6_I1_O)        0.043    49.071 r  core_inst/tx_fifo_axis_tdata[63]_i_30/O
                         net (fo=1, routed)           0.315    49.386    core_inst/tx_fifo_axis_tdata[63]_i_30_n_0
    SLICE_X159Y437       LUT6 (Prop_lut6_I1_O)        0.043    49.429 f  core_inst/tx_fifo_axis_tdata[63]_i_15_comp_1/O
                         net (fo=2, routed)           0.466    49.895    core_inst/tx_fifo_axis_tdata[63]_i_15_n_0
    SLICE_X162Y437       LUT6 (Prop_lut6_I4_O)        0.043    49.938 f  core_inst/tx_fifo_axis_tdata[63]_i_8_comp/O
                         net (fo=1, routed)           0.169    50.107    core_inst/tx_fifo_axis_tdata[63]_i_8_n_0
    SLICE_X165Y437       LUT6 (Prop_lut6_I4_O)        0.043    50.150 r  core_inst/tx_fifo_axis_tdata[63]_i_3/O
                         net (fo=39, routed)          0.384    50.534    core_inst/tx_fifo_axis_tdata[63]_i_3_n_0
    SLICE_X165Y433       LUT6 (Prop_lut6_I4_O)        0.043    50.577 r  core_inst/tx_fifo_axis_tdata[35]_i_1/O
                         net (fo=1, routed)           0.000    50.577    core_inst/tx_fifo_axis_tdata[35]_i_1_n_0
    SLICE_X165Y433       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     9.836 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.364    11.200    core_inst/coreclk_out
    SLICE_X165Y433       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[35]/C
                         clock pessimism              1.194    12.394    
                         clock uncertainty           -0.035    12.358    
    SLICE_X165Y433       FDRE (Setup_fdre_C_D)        0.032    12.390    core_inst/tx_fifo_axis_tdata_reg[35]
  -------------------------------------------------------------------
                         required time                         12.390    
                         arrival time                         -50.577    
  -------------------------------------------------------------------
                         slack                                -38.187    

Slack (VIOLATED) :        -38.146ns  (required time - arrival time)
  Source:                 core_inst/pkt_n_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/tx_fifo_axis_tdata_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_mgt_refclk_p rise@6.400ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        44.539ns  (logic 26.177ns (58.773%)  route 18.362ns (41.227%))
  Logic Levels:           322  (CARRY4=287 LUT2=1 LUT3=25 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 11.201 - 6.400 ) 
    Source Clock Delay      (SCD):    6.030ns
    Clock Pessimism Removal (CPR):    1.194ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.560     6.030    core_inst/coreclk_out
    SLICE_X163Y355       FDRE                                         r  core_inst/pkt_n_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y355       FDRE (Prop_fdre_C_Q)         0.216     6.246 r  core_inst/pkt_n_reg_reg[0]_replica/Q
                         net (fo=1, routed)           0.170     6.416    core_inst/pkt_n_reg_reg[0]_repN
    SLICE_X162Y356       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.289     6.705 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_243/CO[3]
                         net (fo=1, routed)           0.000     6.705    core_inst/tx_fifo_axis_tdata_reg[63]_i_243_n_0
    SLICE_X162Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.755 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_393/CO[3]
                         net (fo=1, routed)           0.000     6.755    core_inst/tx_fifo_axis_tdata_reg[63]_i_393_n_0
    SLICE_X162Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.805 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_560/CO[3]
                         net (fo=1, routed)           0.000     6.805    core_inst/tx_fifo_axis_tdata_reg[63]_i_560_n_0
    SLICE_X162Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.855 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_729/CO[3]
                         net (fo=1, routed)           0.000     6.855    core_inst/tx_fifo_axis_tdata_reg[63]_i_729_n_0
    SLICE_X162Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.905 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_898/CO[3]
                         net (fo=1, routed)           0.000     6.905    core_inst/tx_fifo_axis_tdata_reg[63]_i_898_n_0
    SLICE_X162Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.955 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1067/CO[3]
                         net (fo=1, routed)           0.000     6.955    core_inst/tx_fifo_axis_tdata_reg[63]_i_1067_n_0
    SLICE_X162Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.005 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1236/CO[3]
                         net (fo=1, routed)           0.000     7.005    core_inst/tx_fifo_axis_tdata_reg[63]_i_1236_n_0
    SLICE_X162Y363       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     7.113 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1405/O[2]
                         net (fo=2, routed)           0.172     7.285    core_inst/p_0_in__0[31]
    SLICE_X163Y363       LUT2 (Prop_lut2_I1_O)        0.126     7.411 r  core_inst/tx_fifo_axis_tdata[63]_i_1515/O
                         net (fo=1, routed)           0.000     7.411    core_inst/tx_fifo_axis_tdata[63]_i_1515_n_0
    SLICE_X163Y363       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.662 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1442/CO[3]
                         net (fo=1, routed)           0.000     7.662    core_inst/tx_fifo_axis_tdata_reg[63]_i_1442_n_0
    SLICE_X163Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.711 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1437/CO[3]
                         net (fo=1, routed)           0.000     7.711    core_inst/tx_fifo_axis_tdata_reg[63]_i_1437_n_0
    SLICE_X163Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.760 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1432/CO[3]
                         net (fo=1, routed)           0.000     7.760    core_inst/tx_fifo_axis_tdata_reg[63]_i_1432_n_0
    SLICE_X163Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.809 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1427/CO[3]
                         net (fo=1, routed)           0.000     7.809    core_inst/tx_fifo_axis_tdata_reg[63]_i_1427_n_0
    SLICE_X163Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.858 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1422/CO[3]
                         net (fo=1, routed)           0.000     7.858    core_inst/tx_fifo_axis_tdata_reg[63]_i_1422_n_0
    SLICE_X163Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.907 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1417/CO[3]
                         net (fo=1, routed)           0.000     7.907    core_inst/tx_fifo_axis_tdata_reg[63]_i_1417_n_0
    SLICE_X163Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.956 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1412/CO[3]
                         net (fo=1, routed)           0.000     7.956    core_inst/tx_fifo_axis_tdata_reg[63]_i_1412_n_0
    SLICE_X163Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.005 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1411/CO[3]
                         net (fo=1, routed)           0.000     8.005    core_inst/tx_fifo_axis_tdata_reg[63]_i_1411_n_0
    SLICE_X163Y371       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     8.132 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1447/CO[0]
                         net (fo=35, routed)          0.543     8.675    core_inst/tx_fifo_axis_tdata_reg[63]_i_1447_n_3
    SLICE_X164Y363       LUT3 (Prop_lut3_I0_O)        0.130     8.805 r  core_inst/tx_fifo_axis_tdata[63]_i_1450/O
                         net (fo=1, routed)           0.000     8.805    core_inst/tx_fifo_axis_tdata[63]_i_1450_n_0
    SLICE_X164Y363       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     9.051 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1399/CO[3]
                         net (fo=1, routed)           0.000     9.051    core_inst/tx_fifo_axis_tdata_reg[63]_i_1399_n_0
    SLICE_X164Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.101 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1394/CO[3]
                         net (fo=1, routed)           0.000     9.101    core_inst/tx_fifo_axis_tdata_reg[63]_i_1394_n_0
    SLICE_X164Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.151 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1389/CO[3]
                         net (fo=1, routed)           0.000     9.151    core_inst/tx_fifo_axis_tdata_reg[63]_i_1389_n_0
    SLICE_X164Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.201 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1384/CO[3]
                         net (fo=1, routed)           0.000     9.201    core_inst/tx_fifo_axis_tdata_reg[63]_i_1384_n_0
    SLICE_X164Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.251 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1379/CO[3]
                         net (fo=1, routed)           0.000     9.251    core_inst/tx_fifo_axis_tdata_reg[63]_i_1379_n_0
    SLICE_X164Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.301 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1374/CO[3]
                         net (fo=1, routed)           0.000     9.301    core_inst/tx_fifo_axis_tdata_reg[63]_i_1374_n_0
    SLICE_X164Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.351 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1369/CO[3]
                         net (fo=1, routed)           0.000     9.351    core_inst/tx_fifo_axis_tdata_reg[63]_i_1369_n_0
    SLICE_X164Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.401 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1368/CO[3]
                         net (fo=1, routed)           0.000     9.401    core_inst/tx_fifo_axis_tdata_reg[63]_i_1368_n_0
    SLICE_X164Y371       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074     9.475 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1404/CO[1]
                         net (fo=35, routed)          0.473     9.948    core_inst/tx_fifo_axis_tdata_reg[63]_i_1404_n_2
    SLICE_X165Y363       LUT3 (Prop_lut3_I0_O)        0.120    10.068 r  core_inst/tx_fifo_axis_tdata[63]_i_1408/O
                         net (fo=1, routed)           0.000    10.068    core_inst/tx_fifo_axis_tdata[63]_i_1408_n_0
    SLICE_X165Y363       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    10.325 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1357/CO[3]
                         net (fo=1, routed)           0.000    10.325    core_inst/tx_fifo_axis_tdata_reg[63]_i_1357_n_0
    SLICE_X165Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.374 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1352/CO[3]
                         net (fo=1, routed)           0.000    10.374    core_inst/tx_fifo_axis_tdata_reg[63]_i_1352_n_0
    SLICE_X165Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.423 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1347/CO[3]
                         net (fo=1, routed)           0.000    10.423    core_inst/tx_fifo_axis_tdata_reg[63]_i_1347_n_0
    SLICE_X165Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.472 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1342/CO[3]
                         net (fo=1, routed)           0.000    10.472    core_inst/tx_fifo_axis_tdata_reg[63]_i_1342_n_0
    SLICE_X165Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.521 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1337/CO[3]
                         net (fo=1, routed)           0.000    10.521    core_inst/tx_fifo_axis_tdata_reg[63]_i_1337_n_0
    SLICE_X165Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.570 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1332/CO[3]
                         net (fo=1, routed)           0.000    10.570    core_inst/tx_fifo_axis_tdata_reg[63]_i_1332_n_0
    SLICE_X165Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.619 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1327/CO[3]
                         net (fo=1, routed)           0.000    10.619    core_inst/tx_fifo_axis_tdata_reg[63]_i_1327_n_0
    SLICE_X165Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.668 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1326/CO[3]
                         net (fo=1, routed)           0.000    10.668    core_inst/tx_fifo_axis_tdata_reg[63]_i_1326_n_0
    SLICE_X165Y371       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    10.743 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1362/CO[1]
                         net (fo=35, routed)          0.510    11.253    core_inst/tx_fifo_axis_tdata_reg[63]_i_1362_n_2
    SLICE_X166Y367       LUT3 (Prop_lut3_I0_O)        0.118    11.371 r  core_inst/tx_fifo_axis_tdata[63]_i_1361/O
                         net (fo=1, routed)           0.000    11.371    core_inst/tx_fifo_axis_tdata[63]_i_1361_n_0
    SLICE_X166Y367       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    11.609 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1310/CO[3]
                         net (fo=1, routed)           0.000    11.609    core_inst/tx_fifo_axis_tdata_reg[63]_i_1310_n_0
    SLICE_X166Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.659 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1305/CO[3]
                         net (fo=1, routed)           0.000    11.659    core_inst/tx_fifo_axis_tdata_reg[63]_i_1305_n_0
    SLICE_X166Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.709 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1300/CO[3]
                         net (fo=1, routed)           0.000    11.709    core_inst/tx_fifo_axis_tdata_reg[63]_i_1300_n_0
    SLICE_X166Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.759 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1295/CO[3]
                         net (fo=1, routed)           0.000    11.759    core_inst/tx_fifo_axis_tdata_reg[63]_i_1295_n_0
    SLICE_X166Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.809 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1290/CO[3]
                         net (fo=1, routed)           0.000    11.809    core_inst/tx_fifo_axis_tdata_reg[63]_i_1290_n_0
    SLICE_X166Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.859 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1285/CO[3]
                         net (fo=1, routed)           0.000    11.859    core_inst/tx_fifo_axis_tdata_reg[63]_i_1285_n_0
    SLICE_X166Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.909 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1284/CO[3]
                         net (fo=1, routed)           0.000    11.909    core_inst/tx_fifo_axis_tdata_reg[63]_i_1284_n_0
    SLICE_X166Y374       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    11.983 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1320/CO[1]
                         net (fo=35, routed)          0.466    12.449    core_inst/tx_fifo_axis_tdata_reg[63]_i_1320_n_2
    SLICE_X167Y369       LUT3 (Prop_lut3_I0_O)        0.120    12.569 r  core_inst/tx_fifo_axis_tdata[63]_i_1323/O
                         net (fo=1, routed)           0.000    12.569    core_inst/tx_fifo_axis_tdata[63]_i_1323_n_0
    SLICE_X167Y369       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    12.826 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1273/CO[3]
                         net (fo=1, routed)           0.000    12.826    core_inst/tx_fifo_axis_tdata_reg[63]_i_1273_n_0
    SLICE_X167Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.875 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1268/CO[3]
                         net (fo=1, routed)           0.000    12.875    core_inst/tx_fifo_axis_tdata_reg[63]_i_1268_n_0
    SLICE_X167Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.924 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1263/CO[3]
                         net (fo=1, routed)           0.000    12.924    core_inst/tx_fifo_axis_tdata_reg[63]_i_1263_n_0
    SLICE_X167Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.973 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1258/CO[3]
                         net (fo=1, routed)           0.000    12.973    core_inst/tx_fifo_axis_tdata_reg[63]_i_1258_n_0
    SLICE_X167Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.022 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1253/CO[3]
                         net (fo=1, routed)           0.000    13.022    core_inst/tx_fifo_axis_tdata_reg[63]_i_1253_n_0
    SLICE_X167Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.071 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1248/CO[3]
                         net (fo=1, routed)           0.007    13.078    core_inst/tx_fifo_axis_tdata_reg[63]_i_1248_n_0
    SLICE_X167Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.127 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1243/CO[3]
                         net (fo=1, routed)           0.000    13.127    core_inst/tx_fifo_axis_tdata_reg[63]_i_1243_n_0
    SLICE_X167Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.176 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1242/CO[3]
                         net (fo=1, routed)           0.000    13.176    core_inst/tx_fifo_axis_tdata_reg[63]_i_1242_n_0
    SLICE_X167Y377       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    13.251 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1278/CO[1]
                         net (fo=35, routed)          0.462    13.713    core_inst/tx_fifo_axis_tdata_reg[63]_i_1278_n_2
    SLICE_X165Y372       LUT3 (Prop_lut3_I0_O)        0.118    13.831 r  core_inst/tx_fifo_axis_tdata[63]_i_1281/O
                         net (fo=1, routed)           0.000    13.831    core_inst/tx_fifo_axis_tdata[63]_i_1281_n_0
    SLICE_X165Y372       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    14.088 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1230/CO[3]
                         net (fo=1, routed)           0.000    14.088    core_inst/tx_fifo_axis_tdata_reg[63]_i_1230_n_0
    SLICE_X165Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.137 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1225/CO[3]
                         net (fo=1, routed)           0.000    14.137    core_inst/tx_fifo_axis_tdata_reg[63]_i_1225_n_0
    SLICE_X165Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.186 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1220/CO[3]
                         net (fo=1, routed)           0.007    14.192    core_inst/tx_fifo_axis_tdata_reg[63]_i_1220_n_0
    SLICE_X165Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.241 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1215/CO[3]
                         net (fo=1, routed)           0.000    14.241    core_inst/tx_fifo_axis_tdata_reg[63]_i_1215_n_0
    SLICE_X165Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.290 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1210/CO[3]
                         net (fo=1, routed)           0.000    14.290    core_inst/tx_fifo_axis_tdata_reg[63]_i_1210_n_0
    SLICE_X165Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.339 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1205/CO[3]
                         net (fo=1, routed)           0.000    14.339    core_inst/tx_fifo_axis_tdata_reg[63]_i_1205_n_0
    SLICE_X165Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.388 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1200/CO[3]
                         net (fo=1, routed)           0.000    14.388    core_inst/tx_fifo_axis_tdata_reg[63]_i_1200_n_0
    SLICE_X165Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.437 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1199/CO[3]
                         net (fo=1, routed)           0.000    14.437    core_inst/tx_fifo_axis_tdata_reg[63]_i_1199_n_0
    SLICE_X165Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    14.512 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1235/CO[1]
                         net (fo=35, routed)          0.499    15.011    core_inst/tx_fifo_axis_tdata_reg[63]_i_1235_n_2
    SLICE_X164Y372       LUT3 (Prop_lut3_I0_O)        0.118    15.129 r  core_inst/tx_fifo_axis_tdata[63]_i_1239/O
                         net (fo=1, routed)           0.000    15.129    core_inst/tx_fifo_axis_tdata[63]_i_1239_n_0
    SLICE_X164Y372       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    15.375 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1188/CO[3]
                         net (fo=1, routed)           0.000    15.375    core_inst/tx_fifo_axis_tdata_reg[63]_i_1188_n_0
    SLICE_X164Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.425 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1183/CO[3]
                         net (fo=1, routed)           0.000    15.425    core_inst/tx_fifo_axis_tdata_reg[63]_i_1183_n_0
    SLICE_X164Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.475 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1178/CO[3]
                         net (fo=1, routed)           0.007    15.482    core_inst/tx_fifo_axis_tdata_reg[63]_i_1178_n_0
    SLICE_X164Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.532 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1173/CO[3]
                         net (fo=1, routed)           0.000    15.532    core_inst/tx_fifo_axis_tdata_reg[63]_i_1173_n_0
    SLICE_X164Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.582 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1168/CO[3]
                         net (fo=1, routed)           0.000    15.582    core_inst/tx_fifo_axis_tdata_reg[63]_i_1168_n_0
    SLICE_X164Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.632 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1163/CO[3]
                         net (fo=1, routed)           0.000    15.632    core_inst/tx_fifo_axis_tdata_reg[63]_i_1163_n_0
    SLICE_X164Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.682 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1158/CO[3]
                         net (fo=1, routed)           0.000    15.682    core_inst/tx_fifo_axis_tdata_reg[63]_i_1158_n_0
    SLICE_X164Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.732 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1157/CO[3]
                         net (fo=1, routed)           0.000    15.732    core_inst/tx_fifo_axis_tdata_reg[63]_i_1157_n_0
    SLICE_X164Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    15.806 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1193/CO[1]
                         net (fo=35, routed)          0.535    16.341    core_inst/tx_fifo_axis_tdata_reg[63]_i_1193_n_2
    SLICE_X163Y372       LUT3 (Prop_lut3_I0_O)        0.120    16.461 r  core_inst/tx_fifo_axis_tdata[63]_i_1196/O
                         net (fo=1, routed)           0.000    16.461    core_inst/tx_fifo_axis_tdata[63]_i_1196_n_0
    SLICE_X163Y372       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    16.718 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1146/CO[3]
                         net (fo=1, routed)           0.000    16.718    core_inst/tx_fifo_axis_tdata_reg[63]_i_1146_n_0
    SLICE_X163Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.767 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1141/CO[3]
                         net (fo=1, routed)           0.000    16.767    core_inst/tx_fifo_axis_tdata_reg[63]_i_1141_n_0
    SLICE_X163Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.816 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1136/CO[3]
                         net (fo=1, routed)           0.007    16.823    core_inst/tx_fifo_axis_tdata_reg[63]_i_1136_n_0
    SLICE_X163Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.872 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1131/CO[3]
                         net (fo=1, routed)           0.000    16.872    core_inst/tx_fifo_axis_tdata_reg[63]_i_1131_n_0
    SLICE_X163Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.921 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1126/CO[3]
                         net (fo=1, routed)           0.000    16.921    core_inst/tx_fifo_axis_tdata_reg[63]_i_1126_n_0
    SLICE_X163Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.970 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1121/CO[3]
                         net (fo=1, routed)           0.000    16.970    core_inst/tx_fifo_axis_tdata_reg[63]_i_1121_n_0
    SLICE_X163Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.019 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1116/CO[3]
                         net (fo=1, routed)           0.000    17.019    core_inst/tx_fifo_axis_tdata_reg[63]_i_1116_n_0
    SLICE_X163Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.068 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1115/CO[3]
                         net (fo=1, routed)           0.000    17.068    core_inst/tx_fifo_axis_tdata_reg[63]_i_1115_n_0
    SLICE_X163Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    17.143 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1151/CO[1]
                         net (fo=35, routed)          0.376    17.519    core_inst/tx_fifo_axis_tdata_reg[63]_i_1151_n_2
    SLICE_X162Y377       LUT3 (Prop_lut3_I0_O)        0.118    17.637 r  core_inst/tx_fifo_axis_tdata[63]_i_1154/O
                         net (fo=1, routed)           0.000    17.637    core_inst/tx_fifo_axis_tdata[63]_i_1154_n_0
    SLICE_X162Y377       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    17.883 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    17.883    core_inst/tx_fifo_axis_tdata_reg[63]_i_1104_n_0
    SLICE_X162Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.933 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1099/CO[3]
                         net (fo=1, routed)           0.000    17.933    core_inst/tx_fifo_axis_tdata_reg[63]_i_1099_n_0
    SLICE_X162Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.983 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    17.983    core_inst/tx_fifo_axis_tdata_reg[63]_i_1094_n_0
    SLICE_X162Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.033 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1089/CO[3]
                         net (fo=1, routed)           0.000    18.033    core_inst/tx_fifo_axis_tdata_reg[63]_i_1089_n_0
    SLICE_X162Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.083 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1084/CO[3]
                         net (fo=1, routed)           0.000    18.083    core_inst/tx_fifo_axis_tdata_reg[63]_i_1084_n_0
    SLICE_X162Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.133 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1079/CO[3]
                         net (fo=1, routed)           0.000    18.133    core_inst/tx_fifo_axis_tdata_reg[63]_i_1079_n_0
    SLICE_X162Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.183 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1074/CO[3]
                         net (fo=1, routed)           0.000    18.183    core_inst/tx_fifo_axis_tdata_reg[63]_i_1074_n_0
    SLICE_X162Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.233 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1073/CO[3]
                         net (fo=1, routed)           0.000    18.233    core_inst/tx_fifo_axis_tdata_reg[63]_i_1073_n_0
    SLICE_X162Y385       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    18.307 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1109/CO[1]
                         net (fo=35, routed)          0.422    18.729    core_inst/tx_fifo_axis_tdata_reg[63]_i_1109_n_2
    SLICE_X163Y381       LUT3 (Prop_lut3_I0_O)        0.120    18.849 r  core_inst/tx_fifo_axis_tdata[63]_i_1112/O
                         net (fo=1, routed)           0.000    18.849    core_inst/tx_fifo_axis_tdata[63]_i_1112_n_0
    SLICE_X163Y381       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    19.106 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1061/CO[3]
                         net (fo=1, routed)           0.000    19.106    core_inst/tx_fifo_axis_tdata_reg[63]_i_1061_n_0
    SLICE_X163Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.155 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1056/CO[3]
                         net (fo=1, routed)           0.000    19.155    core_inst/tx_fifo_axis_tdata_reg[63]_i_1056_n_0
    SLICE_X163Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.204 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1051/CO[3]
                         net (fo=1, routed)           0.000    19.204    core_inst/tx_fifo_axis_tdata_reg[63]_i_1051_n_0
    SLICE_X163Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.253 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1046/CO[3]
                         net (fo=1, routed)           0.000    19.253    core_inst/tx_fifo_axis_tdata_reg[63]_i_1046_n_0
    SLICE_X163Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.302 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1041/CO[3]
                         net (fo=1, routed)           0.000    19.302    core_inst/tx_fifo_axis_tdata_reg[63]_i_1041_n_0
    SLICE_X163Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.351 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1036/CO[3]
                         net (fo=1, routed)           0.000    19.351    core_inst/tx_fifo_axis_tdata_reg[63]_i_1036_n_0
    SLICE_X163Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.400 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1031/CO[3]
                         net (fo=1, routed)           0.000    19.400    core_inst/tx_fifo_axis_tdata_reg[63]_i_1031_n_0
    SLICE_X163Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.449 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1030/CO[3]
                         net (fo=1, routed)           0.000    19.449    core_inst/tx_fifo_axis_tdata_reg[63]_i_1030_n_0
    SLICE_X163Y389       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    19.524 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1066/CO[1]
                         net (fo=35, routed)          0.563    20.087    core_inst/tx_fifo_axis_tdata_reg[63]_i_1066_n_2
    SLICE_X164Y381       LUT3 (Prop_lut3_I0_O)        0.118    20.205 r  core_inst/tx_fifo_axis_tdata[63]_i_1069/O
                         net (fo=1, routed)           0.000    20.205    core_inst/tx_fifo_axis_tdata[63]_i_1069_n_0
    SLICE_X164Y381       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.177    20.382 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1019/CO[3]
                         net (fo=1, routed)           0.000    20.382    core_inst/tx_fifo_axis_tdata_reg[63]_i_1019_n_0
    SLICE_X164Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.432 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1014/CO[3]
                         net (fo=1, routed)           0.000    20.432    core_inst/tx_fifo_axis_tdata_reg[63]_i_1014_n_0
    SLICE_X164Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.482 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1009/CO[3]
                         net (fo=1, routed)           0.000    20.482    core_inst/tx_fifo_axis_tdata_reg[63]_i_1009_n_0
    SLICE_X164Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.532 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1004/CO[3]
                         net (fo=1, routed)           0.000    20.532    core_inst/tx_fifo_axis_tdata_reg[63]_i_1004_n_0
    SLICE_X164Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.582 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_999/CO[3]
                         net (fo=1, routed)           0.000    20.582    core_inst/tx_fifo_axis_tdata_reg[63]_i_999_n_0
    SLICE_X164Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.632 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_994/CO[3]
                         net (fo=1, routed)           0.000    20.632    core_inst/tx_fifo_axis_tdata_reg[63]_i_994_n_0
    SLICE_X164Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.682 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_989/CO[3]
                         net (fo=1, routed)           0.000    20.682    core_inst/tx_fifo_axis_tdata_reg[63]_i_989_n_0
    SLICE_X164Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.732 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_988/CO[3]
                         net (fo=1, routed)           0.000    20.732    core_inst/tx_fifo_axis_tdata_reg[63]_i_988_n_0
    SLICE_X164Y389       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    20.806 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1024/CO[1]
                         net (fo=35, routed)          0.415    21.221    core_inst/tx_fifo_axis_tdata_reg[63]_i_1024_n_2
    SLICE_X166Y384       LUT3 (Prop_lut3_I0_O)        0.120    21.341 r  core_inst/tx_fifo_axis_tdata[63]_i_1027/O
                         net (fo=1, routed)           0.000    21.341    core_inst/tx_fifo_axis_tdata[63]_i_1027_n_0
    SLICE_X166Y384       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    21.587 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_977/CO[3]
                         net (fo=1, routed)           0.000    21.587    core_inst/tx_fifo_axis_tdata_reg[63]_i_977_n_0
    SLICE_X166Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.637 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_972/CO[3]
                         net (fo=1, routed)           0.000    21.637    core_inst/tx_fifo_axis_tdata_reg[63]_i_972_n_0
    SLICE_X166Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.687 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_967/CO[3]
                         net (fo=1, routed)           0.000    21.687    core_inst/tx_fifo_axis_tdata_reg[63]_i_967_n_0
    SLICE_X166Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.737 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_962/CO[3]
                         net (fo=1, routed)           0.000    21.737    core_inst/tx_fifo_axis_tdata_reg[63]_i_962_n_0
    SLICE_X166Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.787 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_957/CO[3]
                         net (fo=1, routed)           0.000    21.787    core_inst/tx_fifo_axis_tdata_reg[63]_i_957_n_0
    SLICE_X166Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.837 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_952/CO[3]
                         net (fo=1, routed)           0.000    21.837    core_inst/tx_fifo_axis_tdata_reg[63]_i_952_n_0
    SLICE_X166Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.887 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_947/CO[3]
                         net (fo=1, routed)           0.000    21.887    core_inst/tx_fifo_axis_tdata_reg[63]_i_947_n_0
    SLICE_X166Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.937 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_946/CO[3]
                         net (fo=1, routed)           0.000    21.937    core_inst/tx_fifo_axis_tdata_reg[63]_i_946_n_0
    SLICE_X166Y392       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    22.011 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_982/CO[1]
                         net (fo=35, routed)          0.409    22.420    core_inst/tx_fifo_axis_tdata_reg[63]_i_982_n_2
    SLICE_X165Y387       LUT3 (Prop_lut3_I0_O)        0.120    22.540 r  core_inst/tx_fifo_axis_tdata[63]_i_985/O
                         net (fo=1, routed)           0.000    22.540    core_inst/tx_fifo_axis_tdata[63]_i_985_n_0
    SLICE_X165Y387       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    22.797 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_935/CO[3]
                         net (fo=1, routed)           0.000    22.797    core_inst/tx_fifo_axis_tdata_reg[63]_i_935_n_0
    SLICE_X165Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.846 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_930/CO[3]
                         net (fo=1, routed)           0.000    22.846    core_inst/tx_fifo_axis_tdata_reg[63]_i_930_n_0
    SLICE_X165Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.895 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_925/CO[3]
                         net (fo=1, routed)           0.000    22.895    core_inst/tx_fifo_axis_tdata_reg[63]_i_925_n_0
    SLICE_X165Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.944 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_920/CO[3]
                         net (fo=1, routed)           0.000    22.944    core_inst/tx_fifo_axis_tdata_reg[63]_i_920_n_0
    SLICE_X165Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.993 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_915/CO[3]
                         net (fo=1, routed)           0.000    22.993    core_inst/tx_fifo_axis_tdata_reg[63]_i_915_n_0
    SLICE_X165Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.042 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_910/CO[3]
                         net (fo=1, routed)           0.000    23.042    core_inst/tx_fifo_axis_tdata_reg[63]_i_910_n_0
    SLICE_X165Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.091 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_905/CO[3]
                         net (fo=1, routed)           0.000    23.091    core_inst/tx_fifo_axis_tdata_reg[63]_i_905_n_0
    SLICE_X165Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.140 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_904/CO[3]
                         net (fo=1, routed)           0.000    23.140    core_inst/tx_fifo_axis_tdata_reg[63]_i_904_n_0
    SLICE_X165Y395       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    23.215 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_940/CO[1]
                         net (fo=35, routed)          0.466    23.681    core_inst/tx_fifo_axis_tdata_reg[63]_i_940_n_2
    SLICE_X164Y390       LUT3 (Prop_lut3_I0_O)        0.118    23.799 r  core_inst/tx_fifo_axis_tdata[63]_i_943/O
                         net (fo=1, routed)           0.000    23.799    core_inst/tx_fifo_axis_tdata[63]_i_943_n_0
    SLICE_X164Y390       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    24.045 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_892/CO[3]
                         net (fo=1, routed)           0.000    24.045    core_inst/tx_fifo_axis_tdata_reg[63]_i_892_n_0
    SLICE_X164Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.095 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_887/CO[3]
                         net (fo=1, routed)           0.000    24.095    core_inst/tx_fifo_axis_tdata_reg[63]_i_887_n_0
    SLICE_X164Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.145 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_882/CO[3]
                         net (fo=1, routed)           0.000    24.145    core_inst/tx_fifo_axis_tdata_reg[63]_i_882_n_0
    SLICE_X164Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.195 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_877/CO[3]
                         net (fo=1, routed)           0.000    24.195    core_inst/tx_fifo_axis_tdata_reg[63]_i_877_n_0
    SLICE_X164Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.245 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_872/CO[3]
                         net (fo=1, routed)           0.000    24.245    core_inst/tx_fifo_axis_tdata_reg[63]_i_872_n_0
    SLICE_X164Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.295 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_867/CO[3]
                         net (fo=1, routed)           0.000    24.295    core_inst/tx_fifo_axis_tdata_reg[63]_i_867_n_0
    SLICE_X164Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.345 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_862/CO[3]
                         net (fo=1, routed)           0.000    24.345    core_inst/tx_fifo_axis_tdata_reg[63]_i_862_n_0
    SLICE_X164Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.395 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_861/CO[3]
                         net (fo=1, routed)           0.000    24.395    core_inst/tx_fifo_axis_tdata_reg[63]_i_861_n_0
    SLICE_X164Y398       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    24.469 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_897/CO[1]
                         net (fo=35, routed)          0.483    24.952    core_inst/tx_fifo_axis_tdata_reg[63]_i_897_n_2
    SLICE_X163Y390       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    25.308 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_850/CO[3]
                         net (fo=1, routed)           0.000    25.308    core_inst/tx_fifo_axis_tdata_reg[63]_i_850_n_0
    SLICE_X163Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.357 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_845/CO[3]
                         net (fo=1, routed)           0.000    25.357    core_inst/tx_fifo_axis_tdata_reg[63]_i_845_n_0
    SLICE_X163Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.406 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_840/CO[3]
                         net (fo=1, routed)           0.000    25.406    core_inst/tx_fifo_axis_tdata_reg[63]_i_840_n_0
    SLICE_X163Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.455 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_835/CO[3]
                         net (fo=1, routed)           0.000    25.455    core_inst/tx_fifo_axis_tdata_reg[63]_i_835_n_0
    SLICE_X163Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.504 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_830/CO[3]
                         net (fo=1, routed)           0.000    25.504    core_inst/tx_fifo_axis_tdata_reg[63]_i_830_n_0
    SLICE_X163Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.553 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_825/CO[3]
                         net (fo=1, routed)           0.000    25.553    core_inst/tx_fifo_axis_tdata_reg[63]_i_825_n_0
    SLICE_X163Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.602 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_820/CO[3]
                         net (fo=1, routed)           0.000    25.602    core_inst/tx_fifo_axis_tdata_reg[63]_i_820_n_0
    SLICE_X163Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.651 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_819/CO[3]
                         net (fo=1, routed)           0.000    25.651    core_inst/tx_fifo_axis_tdata_reg[63]_i_819_n_0
    SLICE_X163Y398       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    25.726 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_855/CO[1]
                         net (fo=35, routed)          0.474    26.200    core_inst/tx_fifo_axis_tdata_reg[63]_i_855_n_2
    SLICE_X161Y392       LUT3 (Prop_lut3_I0_O)        0.118    26.318 r  core_inst/tx_fifo_axis_tdata[63]_i_858/O
                         net (fo=1, routed)           0.000    26.318    core_inst/tx_fifo_axis_tdata[63]_i_858_n_0
    SLICE_X161Y392       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    26.575 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_808/CO[3]
                         net (fo=1, routed)           0.000    26.575    core_inst/tx_fifo_axis_tdata_reg[63]_i_808_n_0
    SLICE_X161Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.624 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_803/CO[3]
                         net (fo=1, routed)           0.000    26.624    core_inst/tx_fifo_axis_tdata_reg[63]_i_803_n_0
    SLICE_X161Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.673 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_798/CO[3]
                         net (fo=1, routed)           0.000    26.673    core_inst/tx_fifo_axis_tdata_reg[63]_i_798_n_0
    SLICE_X161Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.722 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_793/CO[3]
                         net (fo=1, routed)           0.000    26.722    core_inst/tx_fifo_axis_tdata_reg[63]_i_793_n_0
    SLICE_X161Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.771 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_788/CO[3]
                         net (fo=1, routed)           0.000    26.771    core_inst/tx_fifo_axis_tdata_reg[63]_i_788_n_0
    SLICE_X161Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.820 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_783/CO[3]
                         net (fo=1, routed)           0.000    26.820    core_inst/tx_fifo_axis_tdata_reg[63]_i_783_n_0
    SLICE_X161Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.869 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_778/CO[3]
                         net (fo=1, routed)           0.000    26.869    core_inst/tx_fifo_axis_tdata_reg[63]_i_778_n_0
    SLICE_X161Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.918 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_777/CO[3]
                         net (fo=1, routed)           0.001    26.918    core_inst/tx_fifo_axis_tdata_reg[63]_i_777_n_0
    SLICE_X161Y400       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    26.993 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_813/CO[1]
                         net (fo=35, routed)          0.502    27.495    core_inst/tx_fifo_axis_tdata_reg[63]_i_813_n_2
    SLICE_X162Y394       LUT3 (Prop_lut3_I0_O)        0.118    27.613 r  core_inst/tx_fifo_axis_tdata[63]_i_816/O
                         net (fo=1, routed)           0.000    27.613    core_inst/tx_fifo_axis_tdata[63]_i_816_n_0
    SLICE_X162Y394       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    27.859 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_766/CO[3]
                         net (fo=1, routed)           0.000    27.859    core_inst/tx_fifo_axis_tdata_reg[63]_i_766_n_0
    SLICE_X162Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    27.909 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_761/CO[3]
                         net (fo=1, routed)           0.000    27.909    core_inst/tx_fifo_axis_tdata_reg[63]_i_761_n_0
    SLICE_X162Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    27.959 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_756/CO[3]
                         net (fo=1, routed)           0.000    27.959    core_inst/tx_fifo_axis_tdata_reg[63]_i_756_n_0
    SLICE_X162Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.009 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_751/CO[3]
                         net (fo=1, routed)           0.000    28.009    core_inst/tx_fifo_axis_tdata_reg[63]_i_751_n_0
    SLICE_X162Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.059 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_746/CO[3]
                         net (fo=1, routed)           0.000    28.059    core_inst/tx_fifo_axis_tdata_reg[63]_i_746_n_0
    SLICE_X162Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.109 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_741/CO[3]
                         net (fo=1, routed)           0.001    28.110    core_inst/tx_fifo_axis_tdata_reg[63]_i_741_n_0
    SLICE_X162Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.160 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_736/CO[3]
                         net (fo=1, routed)           0.000    28.160    core_inst/tx_fifo_axis_tdata_reg[63]_i_736_n_0
    SLICE_X162Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.210 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_735/CO[3]
                         net (fo=1, routed)           0.000    28.210    core_inst/tx_fifo_axis_tdata_reg[63]_i_735_n_0
    SLICE_X162Y402       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    28.284 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_771/CO[1]
                         net (fo=35, routed)          0.376    28.660    core_inst/tx_fifo_axis_tdata_reg[63]_i_771_n_2
    SLICE_X165Y397       LUT3 (Prop_lut3_I0_O)        0.120    28.780 r  core_inst/tx_fifo_axis_tdata[63]_i_774/O
                         net (fo=1, routed)           0.000    28.780    core_inst/tx_fifo_axis_tdata[63]_i_774_n_0
    SLICE_X165Y397       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    29.037 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_723/CO[3]
                         net (fo=1, routed)           0.000    29.037    core_inst/tx_fifo_axis_tdata_reg[63]_i_723_n_0
    SLICE_X165Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.086 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_718/CO[3]
                         net (fo=1, routed)           0.000    29.086    core_inst/tx_fifo_axis_tdata_reg[63]_i_718_n_0
    SLICE_X165Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.135 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_713/CO[3]
                         net (fo=1, routed)           0.001    29.136    core_inst/tx_fifo_axis_tdata_reg[63]_i_713_n_0
    SLICE_X165Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.185 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_708/CO[3]
                         net (fo=1, routed)           0.000    29.185    core_inst/tx_fifo_axis_tdata_reg[63]_i_708_n_0
    SLICE_X165Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.234 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_703/CO[3]
                         net (fo=1, routed)           0.000    29.234    core_inst/tx_fifo_axis_tdata_reg[63]_i_703_n_0
    SLICE_X165Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.283 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_698/CO[3]
                         net (fo=1, routed)           0.000    29.283    core_inst/tx_fifo_axis_tdata_reg[63]_i_698_n_0
    SLICE_X165Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.332 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_693/CO[3]
                         net (fo=1, routed)           0.000    29.332    core_inst/tx_fifo_axis_tdata_reg[63]_i_693_n_0
    SLICE_X165Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.381 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_692/CO[3]
                         net (fo=1, routed)           0.000    29.381    core_inst/tx_fifo_axis_tdata_reg[63]_i_692_n_0
    SLICE_X165Y405       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    29.456 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_728/CO[1]
                         net (fo=35, routed)          0.468    29.923    core_inst/tx_fifo_axis_tdata_reg[63]_i_728_n_2
    SLICE_X164Y400       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    30.287 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_681/CO[3]
                         net (fo=1, routed)           0.000    30.287    core_inst/tx_fifo_axis_tdata_reg[63]_i_681_n_0
    SLICE_X164Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.337 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_676/CO[3]
                         net (fo=1, routed)           0.000    30.337    core_inst/tx_fifo_axis_tdata_reg[63]_i_676_n_0
    SLICE_X164Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.387 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_671/CO[3]
                         net (fo=1, routed)           0.000    30.387    core_inst/tx_fifo_axis_tdata_reg[63]_i_671_n_0
    SLICE_X164Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.437 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_666/CO[3]
                         net (fo=1, routed)           0.000    30.437    core_inst/tx_fifo_axis_tdata_reg[63]_i_666_n_0
    SLICE_X164Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.487 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_661/CO[3]
                         net (fo=1, routed)           0.000    30.487    core_inst/tx_fifo_axis_tdata_reg[63]_i_661_n_0
    SLICE_X164Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.537 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_656/CO[3]
                         net (fo=1, routed)           0.000    30.537    core_inst/tx_fifo_axis_tdata_reg[63]_i_656_n_0
    SLICE_X164Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.587 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_651/CO[3]
                         net (fo=1, routed)           0.000    30.587    core_inst/tx_fifo_axis_tdata_reg[63]_i_651_n_0
    SLICE_X164Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.637 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_650/CO[3]
                         net (fo=1, routed)           0.000    30.637    core_inst/tx_fifo_axis_tdata_reg[63]_i_650_n_0
    SLICE_X164Y408       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    30.711 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_686/CO[1]
                         net (fo=35, routed)          0.474    31.185    core_inst/tx_fifo_axis_tdata_reg[63]_i_686_n_2
    SLICE_X163Y402       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    31.541 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_639/CO[3]
                         net (fo=1, routed)           0.000    31.541    core_inst/tx_fifo_axis_tdata_reg[63]_i_639_n_0
    SLICE_X163Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.590 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_634/CO[3]
                         net (fo=1, routed)           0.000    31.590    core_inst/tx_fifo_axis_tdata_reg[63]_i_634_n_0
    SLICE_X163Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.639 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_629/CO[3]
                         net (fo=1, routed)           0.000    31.639    core_inst/tx_fifo_axis_tdata_reg[63]_i_629_n_0
    SLICE_X163Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.688 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_624/CO[3]
                         net (fo=1, routed)           0.000    31.688    core_inst/tx_fifo_axis_tdata_reg[63]_i_624_n_0
    SLICE_X163Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.737 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_619/CO[3]
                         net (fo=1, routed)           0.000    31.737    core_inst/tx_fifo_axis_tdata_reg[63]_i_619_n_0
    SLICE_X163Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.786 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_614/CO[3]
                         net (fo=1, routed)           0.000    31.786    core_inst/tx_fifo_axis_tdata_reg[63]_i_614_n_0
    SLICE_X163Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.835 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_609/CO[3]
                         net (fo=1, routed)           0.000    31.835    core_inst/tx_fifo_axis_tdata_reg[63]_i_609_n_0
    SLICE_X163Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.884 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_608/CO[3]
                         net (fo=1, routed)           0.000    31.884    core_inst/tx_fifo_axis_tdata_reg[63]_i_608_n_0
    SLICE_X163Y410       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    31.959 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_644/CO[1]
                         net (fo=35, routed)          0.510    32.469    core_inst/tx_fifo_axis_tdata_reg[63]_i_644_n_2
    SLICE_X162Y403       LUT3 (Prop_lut3_I0_O)        0.118    32.587 r  core_inst/tx_fifo_axis_tdata[63]_i_647/O
                         net (fo=1, routed)           0.000    32.587    core_inst/tx_fifo_axis_tdata[63]_i_647_n_0
    SLICE_X162Y403       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    32.833 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_597/CO[3]
                         net (fo=1, routed)           0.000    32.833    core_inst/tx_fifo_axis_tdata_reg[63]_i_597_n_0
    SLICE_X162Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.883 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_592/CO[3]
                         net (fo=1, routed)           0.000    32.883    core_inst/tx_fifo_axis_tdata_reg[63]_i_592_n_0
    SLICE_X162Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.933 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_587/CO[3]
                         net (fo=1, routed)           0.000    32.933    core_inst/tx_fifo_axis_tdata_reg[63]_i_587_n_0
    SLICE_X162Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.983 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_582/CO[3]
                         net (fo=1, routed)           0.000    32.983    core_inst/tx_fifo_axis_tdata_reg[63]_i_582_n_0
    SLICE_X162Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.033 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_577/CO[3]
                         net (fo=1, routed)           0.000    33.033    core_inst/tx_fifo_axis_tdata_reg[63]_i_577_n_0
    SLICE_X162Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.083 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_572/CO[3]
                         net (fo=1, routed)           0.000    33.083    core_inst/tx_fifo_axis_tdata_reg[63]_i_572_n_0
    SLICE_X162Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.133 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_567/CO[3]
                         net (fo=1, routed)           0.000    33.133    core_inst/tx_fifo_axis_tdata_reg[63]_i_567_n_0
    SLICE_X162Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.183 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_566/CO[3]
                         net (fo=1, routed)           0.000    33.183    core_inst/tx_fifo_axis_tdata_reg[63]_i_566_n_0
    SLICE_X162Y411       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    33.257 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_602/CO[1]
                         net (fo=35, routed)          0.514    33.771    core_inst/tx_fifo_axis_tdata_reg[63]_i_602_n_2
    SLICE_X160Y407       LUT3 (Prop_lut3_I0_O)        0.120    33.891 r  core_inst/tx_fifo_axis_tdata[63]_i_601/O
                         net (fo=1, routed)           0.000    33.891    core_inst/tx_fifo_axis_tdata[63]_i_601_n_0
    SLICE_X160Y407       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    34.129 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_549/CO[3]
                         net (fo=1, routed)           0.000    34.129    core_inst/tx_fifo_axis_tdata_reg[63]_i_549_n_0
    SLICE_X160Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.179 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_544/CO[3]
                         net (fo=1, routed)           0.000    34.179    core_inst/tx_fifo_axis_tdata_reg[63]_i_544_n_0
    SLICE_X160Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.229 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_539/CO[3]
                         net (fo=1, routed)           0.000    34.229    core_inst/tx_fifo_axis_tdata_reg[63]_i_539_n_0
    SLICE_X160Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.279 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_534/CO[3]
                         net (fo=1, routed)           0.000    34.279    core_inst/tx_fifo_axis_tdata_reg[63]_i_534_n_0
    SLICE_X160Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.329 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_529/CO[3]
                         net (fo=1, routed)           0.000    34.329    core_inst/tx_fifo_axis_tdata_reg[63]_i_529_n_0
    SLICE_X160Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.379 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_524/CO[3]
                         net (fo=1, routed)           0.000    34.379    core_inst/tx_fifo_axis_tdata_reg[63]_i_524_n_0
    SLICE_X160Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.429 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_523/CO[3]
                         net (fo=1, routed)           0.000    34.429    core_inst/tx_fifo_axis_tdata_reg[63]_i_523_n_0
    SLICE_X160Y414       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    34.503 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_559/CO[1]
                         net (fo=35, routed)          0.463    34.966    core_inst/tx_fifo_axis_tdata_reg[63]_i_559_n_2
    SLICE_X161Y409       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    35.322 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_512/CO[3]
                         net (fo=1, routed)           0.000    35.322    core_inst/tx_fifo_axis_tdata_reg[63]_i_512_n_0
    SLICE_X161Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.371 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_507/CO[3]
                         net (fo=1, routed)           0.000    35.371    core_inst/tx_fifo_axis_tdata_reg[63]_i_507_n_0
    SLICE_X161Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.420 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_502/CO[3]
                         net (fo=1, routed)           0.000    35.420    core_inst/tx_fifo_axis_tdata_reg[63]_i_502_n_0
    SLICE_X161Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.469 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_497/CO[3]
                         net (fo=1, routed)           0.000    35.469    core_inst/tx_fifo_axis_tdata_reg[63]_i_497_n_0
    SLICE_X161Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.518 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_492/CO[3]
                         net (fo=1, routed)           0.000    35.518    core_inst/tx_fifo_axis_tdata_reg[63]_i_492_n_0
    SLICE_X161Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.567 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_487/CO[3]
                         net (fo=1, routed)           0.000    35.567    core_inst/tx_fifo_axis_tdata_reg[63]_i_487_n_0
    SLICE_X161Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.616 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_482/CO[3]
                         net (fo=1, routed)           0.000    35.616    core_inst/tx_fifo_axis_tdata_reg[63]_i_482_n_0
    SLICE_X161Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.665 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_481/CO[3]
                         net (fo=1, routed)           0.000    35.665    core_inst/tx_fifo_axis_tdata_reg[63]_i_481_n_0
    SLICE_X161Y417       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    35.740 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_517/CO[1]
                         net (fo=35, routed)          0.591    36.331    core_inst/tx_fifo_axis_tdata_reg[63]_i_517_n_2
    SLICE_X162Y412       LUT3 (Prop_lut3_I0_O)        0.118    36.449 r  core_inst/tx_fifo_axis_tdata[63]_i_520/O
                         net (fo=1, routed)           0.000    36.449    core_inst/tx_fifo_axis_tdata[63]_i_520_n_0
    SLICE_X162Y412       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    36.695 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_470/CO[3]
                         net (fo=1, routed)           0.000    36.695    core_inst/tx_fifo_axis_tdata_reg[63]_i_470_n_0
    SLICE_X162Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.745 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_465/CO[3]
                         net (fo=1, routed)           0.000    36.745    core_inst/tx_fifo_axis_tdata_reg[63]_i_465_n_0
    SLICE_X162Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.795 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_460/CO[3]
                         net (fo=1, routed)           0.000    36.795    core_inst/tx_fifo_axis_tdata_reg[63]_i_460_n_0
    SLICE_X162Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.845 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_455/CO[3]
                         net (fo=1, routed)           0.000    36.845    core_inst/tx_fifo_axis_tdata_reg[63]_i_455_n_0
    SLICE_X162Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.895 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_450/CO[3]
                         net (fo=1, routed)           0.000    36.895    core_inst/tx_fifo_axis_tdata_reg[63]_i_450_n_0
    SLICE_X162Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.945 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_445/CO[3]
                         net (fo=1, routed)           0.000    36.945    core_inst/tx_fifo_axis_tdata_reg[63]_i_445_n_0
    SLICE_X162Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.995 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_440/CO[3]
                         net (fo=1, routed)           0.000    36.995    core_inst/tx_fifo_axis_tdata_reg[63]_i_440_n_0
    SLICE_X162Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    37.045 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_439/CO[3]
                         net (fo=1, routed)           0.000    37.045    core_inst/tx_fifo_axis_tdata_reg[63]_i_439_n_0
    SLICE_X162Y420       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    37.119 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_475/CO[1]
                         net (fo=35, routed)          0.542    37.661    core_inst/tx_fifo_axis_tdata_reg[63]_i_475_n_2
    SLICE_X163Y411       LUT3 (Prop_lut3_I0_O)        0.120    37.781 r  core_inst/tx_fifo_axis_tdata[63]_i_478/O
                         net (fo=1, routed)           0.000    37.781    core_inst/tx_fifo_axis_tdata[63]_i_478_n_0
    SLICE_X163Y411       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    38.038 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_428/CO[3]
                         net (fo=1, routed)           0.000    38.038    core_inst/tx_fifo_axis_tdata_reg[63]_i_428_n_0
    SLICE_X163Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.087 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_423/CO[3]
                         net (fo=1, routed)           0.000    38.087    core_inst/tx_fifo_axis_tdata_reg[63]_i_423_n_0
    SLICE_X163Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.136 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_418/CO[3]
                         net (fo=1, routed)           0.000    38.136    core_inst/tx_fifo_axis_tdata_reg[63]_i_418_n_0
    SLICE_X163Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.185 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_413/CO[3]
                         net (fo=1, routed)           0.000    38.185    core_inst/tx_fifo_axis_tdata_reg[63]_i_413_n_0
    SLICE_X163Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.234 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_408/CO[3]
                         net (fo=1, routed)           0.000    38.234    core_inst/tx_fifo_axis_tdata_reg[63]_i_408_n_0
    SLICE_X163Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.283 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_403/CO[3]
                         net (fo=1, routed)           0.000    38.283    core_inst/tx_fifo_axis_tdata_reg[63]_i_403_n_0
    SLICE_X163Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.332 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_398/CO[3]
                         net (fo=1, routed)           0.000    38.332    core_inst/tx_fifo_axis_tdata_reg[63]_i_398_n_0
    SLICE_X163Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.381 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_397/CO[3]
                         net (fo=1, routed)           0.000    38.381    core_inst/tx_fifo_axis_tdata_reg[63]_i_397_n_0
    SLICE_X163Y419       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    38.456 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_433/CO[1]
                         net (fo=35, routed)          0.471    38.928    core_inst/tx_fifo_axis_tdata_reg[63]_i_433_n_2
    SLICE_X165Y412       LUT3 (Prop_lut3_I0_O)        0.118    39.046 r  core_inst/tx_fifo_axis_tdata[63]_i_436/O
                         net (fo=1, routed)           0.000    39.046    core_inst/tx_fifo_axis_tdata[63]_i_436_n_0
    SLICE_X165Y412       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    39.303 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_385/CO[3]
                         net (fo=1, routed)           0.000    39.303    core_inst/tx_fifo_axis_tdata_reg[63]_i_385_n_0
    SLICE_X165Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.352 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_380/CO[3]
                         net (fo=1, routed)           0.000    39.352    core_inst/tx_fifo_axis_tdata_reg[63]_i_380_n_0
    SLICE_X165Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.401 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_375/CO[3]
                         net (fo=1, routed)           0.000    39.401    core_inst/tx_fifo_axis_tdata_reg[63]_i_375_n_0
    SLICE_X165Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.450 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_370/CO[3]
                         net (fo=1, routed)           0.000    39.450    core_inst/tx_fifo_axis_tdata_reg[63]_i_370_n_0
    SLICE_X165Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.499 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_365/CO[3]
                         net (fo=1, routed)           0.000    39.499    core_inst/tx_fifo_axis_tdata_reg[63]_i_365_n_0
    SLICE_X165Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.548 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_360/CO[3]
                         net (fo=1, routed)           0.000    39.548    core_inst/tx_fifo_axis_tdata_reg[63]_i_360_n_0
    SLICE_X165Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.597 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_355/CO[3]
                         net (fo=1, routed)           0.000    39.597    core_inst/tx_fifo_axis_tdata_reg[63]_i_355_n_0
    SLICE_X165Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.646 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_354/CO[3]
                         net (fo=1, routed)           0.000    39.646    core_inst/tx_fifo_axis_tdata_reg[63]_i_354_n_0
    SLICE_X165Y420       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    39.721 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_390/CO[1]
                         net (fo=35, routed)          0.486    40.207    core_inst/tx_fifo_axis_tdata_reg[63]_i_390_n_2
    SLICE_X166Y416       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    40.571 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_346/CO[3]
                         net (fo=1, routed)           0.000    40.571    core_inst/tx_fifo_axis_tdata_reg[63]_i_346_n_0
    SLICE_X166Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.621 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_338/CO[3]
                         net (fo=1, routed)           0.000    40.621    core_inst/tx_fifo_axis_tdata_reg[63]_i_338_n_0
    SLICE_X166Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.671 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_333/CO[3]
                         net (fo=1, routed)           0.000    40.671    core_inst/tx_fifo_axis_tdata_reg[63]_i_333_n_0
    SLICE_X166Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.721 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_328/CO[3]
                         net (fo=1, routed)           0.000    40.721    core_inst/tx_fifo_axis_tdata_reg[63]_i_328_n_0
    SLICE_X166Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.771 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_323/CO[3]
                         net (fo=1, routed)           0.000    40.771    core_inst/tx_fifo_axis_tdata_reg[63]_i_323_n_0
    SLICE_X166Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.821 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_318/CO[3]
                         net (fo=1, routed)           0.000    40.821    core_inst/tx_fifo_axis_tdata_reg[63]_i_318_n_0
    SLICE_X166Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.871 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_313/CO[3]
                         net (fo=1, routed)           0.000    40.871    core_inst/tx_fifo_axis_tdata_reg[63]_i_313_n_0
    SLICE_X166Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.921 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_312/CO[3]
                         net (fo=1, routed)           0.000    40.921    core_inst/tx_fifo_axis_tdata_reg[63]_i_312_n_0
    SLICE_X166Y424       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    40.995 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_343/CO[1]
                         net (fo=35, routed)          0.478    41.474    core_inst/tx_fifo_axis_tdata_reg[63]_i_343_n_2
    SLICE_X165Y421       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    41.830 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_304/CO[3]
                         net (fo=1, routed)           0.000    41.830    core_inst/tx_fifo_axis_tdata_reg[63]_i_304_n_0
    SLICE_X165Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.879 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_299/CO[3]
                         net (fo=1, routed)           0.000    41.879    core_inst/tx_fifo_axis_tdata_reg[63]_i_299_n_0
    SLICE_X165Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.928 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_287/CO[3]
                         net (fo=1, routed)           0.000    41.928    core_inst/tx_fifo_axis_tdata_reg[63]_i_287_n_0
    SLICE_X165Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.977 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_282/CO[3]
                         net (fo=1, routed)           0.007    41.983    core_inst/tx_fifo_axis_tdata_reg[63]_i_282_n_0
    SLICE_X165Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.032 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_277/CO[3]
                         net (fo=1, routed)           0.000    42.032    core_inst/tx_fifo_axis_tdata_reg[63]_i_277_n_0
    SLICE_X165Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.081 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_272/CO[3]
                         net (fo=1, routed)           0.000    42.081    core_inst/tx_fifo_axis_tdata_reg[63]_i_272_n_0
    SLICE_X165Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.130 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_267/CO[3]
                         net (fo=1, routed)           0.000    42.130    core_inst/tx_fifo_axis_tdata_reg[63]_i_267_n_0
    SLICE_X165Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.179 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_266/CO[3]
                         net (fo=1, routed)           0.000    42.179    core_inst/tx_fifo_axis_tdata_reg[63]_i_266_n_0
    SLICE_X165Y429       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    42.254 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_292/CO[1]
                         net (fo=35, routed)          0.494    42.749    core_inst/tx_fifo_axis_tdata_reg[63]_i_292_n_2
    SLICE_X164Y424       LUT3 (Prop_lut3_I0_O)        0.118    42.867 r  core_inst/tx_fifo_axis_tdata[63]_i_311/O
                         net (fo=1, routed)           0.000    42.867    core_inst/tx_fifo_axis_tdata[63]_i_311_n_0
    SLICE_X164Y424       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    43.113 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_257/CO[3]
                         net (fo=1, routed)           0.007    43.119    core_inst/tx_fifo_axis_tdata_reg[63]_i_257_n_0
    SLICE_X164Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.169 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_252/CO[3]
                         net (fo=1, routed)           0.000    43.169    core_inst/tx_fifo_axis_tdata_reg[63]_i_252_n_0
    SLICE_X164Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.219 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_247/CO[3]
                         net (fo=1, routed)           0.000    43.219    core_inst/tx_fifo_axis_tdata_reg[63]_i_247_n_0
    SLICE_X164Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.269 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_227/CO[3]
                         net (fo=1, routed)           0.000    43.269    core_inst/tx_fifo_axis_tdata_reg[63]_i_227_n_0
    SLICE_X164Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.319 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_222/CO[3]
                         net (fo=1, routed)           0.000    43.319    core_inst/tx_fifo_axis_tdata_reg[63]_i_222_n_0
    SLICE_X164Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.369 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_217/CO[3]
                         net (fo=1, routed)           0.000    43.369    core_inst/tx_fifo_axis_tdata_reg[63]_i_217_n_0
    SLICE_X164Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.419 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_212/CO[3]
                         net (fo=1, routed)           0.000    43.419    core_inst/tx_fifo_axis_tdata_reg[63]_i_212_n_0
    SLICE_X164Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.469 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_211/CO[3]
                         net (fo=1, routed)           0.000    43.469    core_inst/tx_fifo_axis_tdata_reg[63]_i_211_n_0
    SLICE_X164Y432       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    43.543 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_232/CO[1]
                         net (fo=35, routed)          0.549    44.092    core_inst/tx_fifo_axis_tdata_reg[63]_i_232_n_2
    SLICE_X162Y425       LUT3 (Prop_lut3_I0_O)        0.120    44.212 r  core_inst/tx_fifo_axis_tdata[63]_i_264/O
                         net (fo=1, routed)           0.000    44.212    core_inst/tx_fifo_axis_tdata[63]_i_264_n_0
    SLICE_X162Y425       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    44.458 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_192/CO[3]
                         net (fo=1, routed)           0.000    44.458    core_inst/tx_fifo_axis_tdata_reg[63]_i_192_n_0
    SLICE_X162Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.508 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_187/CO[3]
                         net (fo=1, routed)           0.000    44.508    core_inst/tx_fifo_axis_tdata_reg[63]_i_187_n_0
    SLICE_X162Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.558 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_182/CO[3]
                         net (fo=1, routed)           0.000    44.558    core_inst/tx_fifo_axis_tdata_reg[63]_i_182_n_0
    SLICE_X162Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.608 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_181/CO[3]
                         net (fo=1, routed)           0.000    44.608    core_inst/tx_fifo_axis_tdata_reg[63]_i_181_n_0
    SLICE_X162Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.658 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_150/CO[3]
                         net (fo=1, routed)           0.000    44.658    core_inst/tx_fifo_axis_tdata_reg[63]_i_150_n_0
    SLICE_X162Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.708 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_145/CO[3]
                         net (fo=1, routed)           0.000    44.708    core_inst/tx_fifo_axis_tdata_reg[63]_i_145_n_0
    SLICE_X162Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.758 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_140/CO[3]
                         net (fo=1, routed)           0.000    44.758    core_inst/tx_fifo_axis_tdata_reg[63]_i_140_n_0
    SLICE_X162Y432       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.808 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_139/CO[3]
                         net (fo=1, routed)           0.000    44.808    core_inst/tx_fifo_axis_tdata_reg[63]_i_139_n_0
    SLICE_X162Y433       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    44.882 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_155/CO[1]
                         net (fo=35, routed)          0.502    45.384    core_inst/tx_fifo_axis_tdata_reg[63]_i_155_n_2
    SLICE_X161Y427       LUT3 (Prop_lut3_I0_O)        0.120    45.504 r  core_inst/tx_fifo_axis_tdata[63]_i_246/O
                         net (fo=1, routed)           0.000    45.504    core_inst/tx_fifo_axis_tdata[63]_i_246_n_0
    SLICE_X161Y427       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    45.761 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_171/CO[3]
                         net (fo=1, routed)           0.000    45.761    core_inst/tx_fifo_axis_tdata_reg[63]_i_171_n_0
    SLICE_X161Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.810 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_112/CO[3]
                         net (fo=1, routed)           0.000    45.810    core_inst/tx_fifo_axis_tdata_reg[63]_i_112_n_0
    SLICE_X161Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.859 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_107/CO[3]
                         net (fo=1, routed)           0.000    45.859    core_inst/tx_fifo_axis_tdata_reg[63]_i_107_n_0
    SLICE_X161Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.908 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_106/CO[3]
                         net (fo=1, routed)           0.000    45.908    core_inst/tx_fifo_axis_tdata_reg[63]_i_106_n_0
    SLICE_X161Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.957 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_120/CO[3]
                         net (fo=1, routed)           0.000    45.957    core_inst/tx_fifo_axis_tdata_reg[63]_i_120_n_0
    SLICE_X161Y432       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.006 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_72/CO[3]
                         net (fo=1, routed)           0.000    46.006    core_inst/tx_fifo_axis_tdata_reg[63]_i_72_n_0
    SLICE_X161Y433       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.055 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_67/CO[3]
                         net (fo=1, routed)           0.000    46.055    core_inst/tx_fifo_axis_tdata_reg[63]_i_67_n_0
    SLICE_X161Y434       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.104 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_66/CO[3]
                         net (fo=1, routed)           0.000    46.104    core_inst/tx_fifo_axis_tdata_reg[63]_i_66_n_0
    SLICE_X161Y435       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    46.179 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_77/CO[1]
                         net (fo=35, routed)          0.514    46.693    core_inst/tx_fifo_axis_tdata_reg[63]_i_77_n_2
    SLICE_X160Y430       LUT3 (Prop_lut3_I0_O)        0.118    46.811 r  core_inst/tx_fifo_axis_tdata[63]_i_175/O
                         net (fo=1, routed)           0.000    46.811    core_inst/tx_fifo_axis_tdata[63]_i_175_n_0
    SLICE_X160Y430       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    47.057 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_101/CO[3]
                         net (fo=1, routed)           0.000    47.057    core_inst/tx_fifo_axis_tdata_reg[63]_i_101_n_0
    SLICE_X160Y431       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    47.159 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_103/O[0]
                         net (fo=4, routed)           0.364    47.523    core_inst/tx_fifo_axis_tdata_reg[63]_i_103_n_7
    SLICE_X159Y433       LUT4 (Prop_lut4_I3_O)        0.119    47.642 r  core_inst/tx_fifo_axis_tdata[63]_i_205/O
                         net (fo=1, routed)           0.342    47.984    core_inst/tx_fifo_axis_tdata[63]_i_205_n_0
    SLICE_X159Y433       LUT6 (Prop_lut6_I3_O)        0.043    48.027 r  core_inst/tx_fifo_axis_tdata[63]_i_132/O
                         net (fo=2, routed)           0.415    48.442    core_inst/tx_fifo_axis_tdata[63]_i_132_n_0
    SLICE_X159Y434       LUT6 (Prop_lut6_I1_O)        0.043    48.485 r  core_inst/tx_fifo_axis_tdata[63]_i_63/O
                         net (fo=7, routed)           0.094    48.579    core_inst/tx_fifo_axis_tdata[63]_i_63_n_0
    SLICE_X159Y434       LUT5 (Prop_lut5_I0_O)        0.043    48.622 r  core_inst/tx_fifo_axis_tdata[63]_i_59/O
                         net (fo=2, routed)           0.406    49.028    core_inst/tx_fifo_axis_tdata[63]_i_59_n_0
    SLICE_X158Y437       LUT6 (Prop_lut6_I1_O)        0.043    49.071 r  core_inst/tx_fifo_axis_tdata[63]_i_30/O
                         net (fo=1, routed)           0.315    49.386    core_inst/tx_fifo_axis_tdata[63]_i_30_n_0
    SLICE_X159Y437       LUT6 (Prop_lut6_I1_O)        0.043    49.429 f  core_inst/tx_fifo_axis_tdata[63]_i_15_comp_1/O
                         net (fo=2, routed)           0.466    49.895    core_inst/tx_fifo_axis_tdata[63]_i_15_n_0
    SLICE_X162Y437       LUT6 (Prop_lut6_I4_O)        0.043    49.938 f  core_inst/tx_fifo_axis_tdata[63]_i_8_comp/O
                         net (fo=1, routed)           0.169    50.107    core_inst/tx_fifo_axis_tdata[63]_i_8_n_0
    SLICE_X165Y437       LUT6 (Prop_lut6_I4_O)        0.043    50.150 r  core_inst/tx_fifo_axis_tdata[63]_i_3/O
                         net (fo=39, routed)          0.376    50.526    core_inst/tx_fifo_axis_tdata[63]_i_3_n_0
    SLICE_X164Y434       LUT6 (Prop_lut6_I4_O)        0.043    50.569 r  core_inst/tx_fifo_axis_tdata[43]_i_1/O
                         net (fo=1, routed)           0.000    50.569    core_inst/tx_fifo_axis_tdata[43]_i_1_n_0
    SLICE_X164Y434       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     9.836 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.365    11.201    core_inst/coreclk_out
    SLICE_X164Y434       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[43]/C
                         clock pessimism              1.194    12.395    
                         clock uncertainty           -0.035    12.359    
    SLICE_X164Y434       FDRE (Setup_fdre_C_D)        0.064    12.423    core_inst/tx_fifo_axis_tdata_reg[43]
  -------------------------------------------------------------------
                         required time                         12.423    
                         arrival time                         -50.569    
  -------------------------------------------------------------------
                         slack                                -38.146    

Slack (VIOLATED) :        -38.126ns  (required time - arrival time)
  Source:                 core_inst/pkt_n_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/tx_fifo_axis_tdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_mgt_refclk_p rise@6.400ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        44.490ns  (logic 26.177ns (58.838%)  route 18.313ns (41.162%))
  Logic Levels:           322  (CARRY4=287 LUT2=1 LUT3=25 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 11.202 - 6.400 ) 
    Source Clock Delay      (SCD):    6.030ns
    Clock Pessimism Removal (CPR):    1.194ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.560     6.030    core_inst/coreclk_out
    SLICE_X163Y355       FDRE                                         r  core_inst/pkt_n_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y355       FDRE (Prop_fdre_C_Q)         0.216     6.246 r  core_inst/pkt_n_reg_reg[0]_replica/Q
                         net (fo=1, routed)           0.170     6.416    core_inst/pkt_n_reg_reg[0]_repN
    SLICE_X162Y356       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.289     6.705 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_243/CO[3]
                         net (fo=1, routed)           0.000     6.705    core_inst/tx_fifo_axis_tdata_reg[63]_i_243_n_0
    SLICE_X162Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.755 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_393/CO[3]
                         net (fo=1, routed)           0.000     6.755    core_inst/tx_fifo_axis_tdata_reg[63]_i_393_n_0
    SLICE_X162Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.805 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_560/CO[3]
                         net (fo=1, routed)           0.000     6.805    core_inst/tx_fifo_axis_tdata_reg[63]_i_560_n_0
    SLICE_X162Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.855 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_729/CO[3]
                         net (fo=1, routed)           0.000     6.855    core_inst/tx_fifo_axis_tdata_reg[63]_i_729_n_0
    SLICE_X162Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.905 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_898/CO[3]
                         net (fo=1, routed)           0.000     6.905    core_inst/tx_fifo_axis_tdata_reg[63]_i_898_n_0
    SLICE_X162Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.955 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1067/CO[3]
                         net (fo=1, routed)           0.000     6.955    core_inst/tx_fifo_axis_tdata_reg[63]_i_1067_n_0
    SLICE_X162Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.005 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1236/CO[3]
                         net (fo=1, routed)           0.000     7.005    core_inst/tx_fifo_axis_tdata_reg[63]_i_1236_n_0
    SLICE_X162Y363       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     7.113 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1405/O[2]
                         net (fo=2, routed)           0.172     7.285    core_inst/p_0_in__0[31]
    SLICE_X163Y363       LUT2 (Prop_lut2_I1_O)        0.126     7.411 r  core_inst/tx_fifo_axis_tdata[63]_i_1515/O
                         net (fo=1, routed)           0.000     7.411    core_inst/tx_fifo_axis_tdata[63]_i_1515_n_0
    SLICE_X163Y363       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.662 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1442/CO[3]
                         net (fo=1, routed)           0.000     7.662    core_inst/tx_fifo_axis_tdata_reg[63]_i_1442_n_0
    SLICE_X163Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.711 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1437/CO[3]
                         net (fo=1, routed)           0.000     7.711    core_inst/tx_fifo_axis_tdata_reg[63]_i_1437_n_0
    SLICE_X163Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.760 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1432/CO[3]
                         net (fo=1, routed)           0.000     7.760    core_inst/tx_fifo_axis_tdata_reg[63]_i_1432_n_0
    SLICE_X163Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.809 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1427/CO[3]
                         net (fo=1, routed)           0.000     7.809    core_inst/tx_fifo_axis_tdata_reg[63]_i_1427_n_0
    SLICE_X163Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.858 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1422/CO[3]
                         net (fo=1, routed)           0.000     7.858    core_inst/tx_fifo_axis_tdata_reg[63]_i_1422_n_0
    SLICE_X163Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.907 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1417/CO[3]
                         net (fo=1, routed)           0.000     7.907    core_inst/tx_fifo_axis_tdata_reg[63]_i_1417_n_0
    SLICE_X163Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.956 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1412/CO[3]
                         net (fo=1, routed)           0.000     7.956    core_inst/tx_fifo_axis_tdata_reg[63]_i_1412_n_0
    SLICE_X163Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.005 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1411/CO[3]
                         net (fo=1, routed)           0.000     8.005    core_inst/tx_fifo_axis_tdata_reg[63]_i_1411_n_0
    SLICE_X163Y371       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     8.132 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1447/CO[0]
                         net (fo=35, routed)          0.543     8.675    core_inst/tx_fifo_axis_tdata_reg[63]_i_1447_n_3
    SLICE_X164Y363       LUT3 (Prop_lut3_I0_O)        0.130     8.805 r  core_inst/tx_fifo_axis_tdata[63]_i_1450/O
                         net (fo=1, routed)           0.000     8.805    core_inst/tx_fifo_axis_tdata[63]_i_1450_n_0
    SLICE_X164Y363       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     9.051 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1399/CO[3]
                         net (fo=1, routed)           0.000     9.051    core_inst/tx_fifo_axis_tdata_reg[63]_i_1399_n_0
    SLICE_X164Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.101 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1394/CO[3]
                         net (fo=1, routed)           0.000     9.101    core_inst/tx_fifo_axis_tdata_reg[63]_i_1394_n_0
    SLICE_X164Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.151 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1389/CO[3]
                         net (fo=1, routed)           0.000     9.151    core_inst/tx_fifo_axis_tdata_reg[63]_i_1389_n_0
    SLICE_X164Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.201 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1384/CO[3]
                         net (fo=1, routed)           0.000     9.201    core_inst/tx_fifo_axis_tdata_reg[63]_i_1384_n_0
    SLICE_X164Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.251 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1379/CO[3]
                         net (fo=1, routed)           0.000     9.251    core_inst/tx_fifo_axis_tdata_reg[63]_i_1379_n_0
    SLICE_X164Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.301 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1374/CO[3]
                         net (fo=1, routed)           0.000     9.301    core_inst/tx_fifo_axis_tdata_reg[63]_i_1374_n_0
    SLICE_X164Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.351 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1369/CO[3]
                         net (fo=1, routed)           0.000     9.351    core_inst/tx_fifo_axis_tdata_reg[63]_i_1369_n_0
    SLICE_X164Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.401 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1368/CO[3]
                         net (fo=1, routed)           0.000     9.401    core_inst/tx_fifo_axis_tdata_reg[63]_i_1368_n_0
    SLICE_X164Y371       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074     9.475 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1404/CO[1]
                         net (fo=35, routed)          0.473     9.948    core_inst/tx_fifo_axis_tdata_reg[63]_i_1404_n_2
    SLICE_X165Y363       LUT3 (Prop_lut3_I0_O)        0.120    10.068 r  core_inst/tx_fifo_axis_tdata[63]_i_1408/O
                         net (fo=1, routed)           0.000    10.068    core_inst/tx_fifo_axis_tdata[63]_i_1408_n_0
    SLICE_X165Y363       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    10.325 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1357/CO[3]
                         net (fo=1, routed)           0.000    10.325    core_inst/tx_fifo_axis_tdata_reg[63]_i_1357_n_0
    SLICE_X165Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.374 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1352/CO[3]
                         net (fo=1, routed)           0.000    10.374    core_inst/tx_fifo_axis_tdata_reg[63]_i_1352_n_0
    SLICE_X165Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.423 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1347/CO[3]
                         net (fo=1, routed)           0.000    10.423    core_inst/tx_fifo_axis_tdata_reg[63]_i_1347_n_0
    SLICE_X165Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.472 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1342/CO[3]
                         net (fo=1, routed)           0.000    10.472    core_inst/tx_fifo_axis_tdata_reg[63]_i_1342_n_0
    SLICE_X165Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.521 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1337/CO[3]
                         net (fo=1, routed)           0.000    10.521    core_inst/tx_fifo_axis_tdata_reg[63]_i_1337_n_0
    SLICE_X165Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.570 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1332/CO[3]
                         net (fo=1, routed)           0.000    10.570    core_inst/tx_fifo_axis_tdata_reg[63]_i_1332_n_0
    SLICE_X165Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.619 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1327/CO[3]
                         net (fo=1, routed)           0.000    10.619    core_inst/tx_fifo_axis_tdata_reg[63]_i_1327_n_0
    SLICE_X165Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.668 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1326/CO[3]
                         net (fo=1, routed)           0.000    10.668    core_inst/tx_fifo_axis_tdata_reg[63]_i_1326_n_0
    SLICE_X165Y371       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    10.743 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1362/CO[1]
                         net (fo=35, routed)          0.510    11.253    core_inst/tx_fifo_axis_tdata_reg[63]_i_1362_n_2
    SLICE_X166Y367       LUT3 (Prop_lut3_I0_O)        0.118    11.371 r  core_inst/tx_fifo_axis_tdata[63]_i_1361/O
                         net (fo=1, routed)           0.000    11.371    core_inst/tx_fifo_axis_tdata[63]_i_1361_n_0
    SLICE_X166Y367       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    11.609 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1310/CO[3]
                         net (fo=1, routed)           0.000    11.609    core_inst/tx_fifo_axis_tdata_reg[63]_i_1310_n_0
    SLICE_X166Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.659 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1305/CO[3]
                         net (fo=1, routed)           0.000    11.659    core_inst/tx_fifo_axis_tdata_reg[63]_i_1305_n_0
    SLICE_X166Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.709 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1300/CO[3]
                         net (fo=1, routed)           0.000    11.709    core_inst/tx_fifo_axis_tdata_reg[63]_i_1300_n_0
    SLICE_X166Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.759 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1295/CO[3]
                         net (fo=1, routed)           0.000    11.759    core_inst/tx_fifo_axis_tdata_reg[63]_i_1295_n_0
    SLICE_X166Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.809 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1290/CO[3]
                         net (fo=1, routed)           0.000    11.809    core_inst/tx_fifo_axis_tdata_reg[63]_i_1290_n_0
    SLICE_X166Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.859 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1285/CO[3]
                         net (fo=1, routed)           0.000    11.859    core_inst/tx_fifo_axis_tdata_reg[63]_i_1285_n_0
    SLICE_X166Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.909 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1284/CO[3]
                         net (fo=1, routed)           0.000    11.909    core_inst/tx_fifo_axis_tdata_reg[63]_i_1284_n_0
    SLICE_X166Y374       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    11.983 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1320/CO[1]
                         net (fo=35, routed)          0.466    12.449    core_inst/tx_fifo_axis_tdata_reg[63]_i_1320_n_2
    SLICE_X167Y369       LUT3 (Prop_lut3_I0_O)        0.120    12.569 r  core_inst/tx_fifo_axis_tdata[63]_i_1323/O
                         net (fo=1, routed)           0.000    12.569    core_inst/tx_fifo_axis_tdata[63]_i_1323_n_0
    SLICE_X167Y369       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    12.826 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1273/CO[3]
                         net (fo=1, routed)           0.000    12.826    core_inst/tx_fifo_axis_tdata_reg[63]_i_1273_n_0
    SLICE_X167Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.875 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1268/CO[3]
                         net (fo=1, routed)           0.000    12.875    core_inst/tx_fifo_axis_tdata_reg[63]_i_1268_n_0
    SLICE_X167Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.924 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1263/CO[3]
                         net (fo=1, routed)           0.000    12.924    core_inst/tx_fifo_axis_tdata_reg[63]_i_1263_n_0
    SLICE_X167Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.973 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1258/CO[3]
                         net (fo=1, routed)           0.000    12.973    core_inst/tx_fifo_axis_tdata_reg[63]_i_1258_n_0
    SLICE_X167Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.022 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1253/CO[3]
                         net (fo=1, routed)           0.000    13.022    core_inst/tx_fifo_axis_tdata_reg[63]_i_1253_n_0
    SLICE_X167Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.071 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1248/CO[3]
                         net (fo=1, routed)           0.007    13.078    core_inst/tx_fifo_axis_tdata_reg[63]_i_1248_n_0
    SLICE_X167Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.127 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1243/CO[3]
                         net (fo=1, routed)           0.000    13.127    core_inst/tx_fifo_axis_tdata_reg[63]_i_1243_n_0
    SLICE_X167Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.176 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1242/CO[3]
                         net (fo=1, routed)           0.000    13.176    core_inst/tx_fifo_axis_tdata_reg[63]_i_1242_n_0
    SLICE_X167Y377       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    13.251 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1278/CO[1]
                         net (fo=35, routed)          0.462    13.713    core_inst/tx_fifo_axis_tdata_reg[63]_i_1278_n_2
    SLICE_X165Y372       LUT3 (Prop_lut3_I0_O)        0.118    13.831 r  core_inst/tx_fifo_axis_tdata[63]_i_1281/O
                         net (fo=1, routed)           0.000    13.831    core_inst/tx_fifo_axis_tdata[63]_i_1281_n_0
    SLICE_X165Y372       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    14.088 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1230/CO[3]
                         net (fo=1, routed)           0.000    14.088    core_inst/tx_fifo_axis_tdata_reg[63]_i_1230_n_0
    SLICE_X165Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.137 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1225/CO[3]
                         net (fo=1, routed)           0.000    14.137    core_inst/tx_fifo_axis_tdata_reg[63]_i_1225_n_0
    SLICE_X165Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.186 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1220/CO[3]
                         net (fo=1, routed)           0.007    14.192    core_inst/tx_fifo_axis_tdata_reg[63]_i_1220_n_0
    SLICE_X165Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.241 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1215/CO[3]
                         net (fo=1, routed)           0.000    14.241    core_inst/tx_fifo_axis_tdata_reg[63]_i_1215_n_0
    SLICE_X165Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.290 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1210/CO[3]
                         net (fo=1, routed)           0.000    14.290    core_inst/tx_fifo_axis_tdata_reg[63]_i_1210_n_0
    SLICE_X165Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.339 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1205/CO[3]
                         net (fo=1, routed)           0.000    14.339    core_inst/tx_fifo_axis_tdata_reg[63]_i_1205_n_0
    SLICE_X165Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.388 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1200/CO[3]
                         net (fo=1, routed)           0.000    14.388    core_inst/tx_fifo_axis_tdata_reg[63]_i_1200_n_0
    SLICE_X165Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.437 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1199/CO[3]
                         net (fo=1, routed)           0.000    14.437    core_inst/tx_fifo_axis_tdata_reg[63]_i_1199_n_0
    SLICE_X165Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    14.512 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1235/CO[1]
                         net (fo=35, routed)          0.499    15.011    core_inst/tx_fifo_axis_tdata_reg[63]_i_1235_n_2
    SLICE_X164Y372       LUT3 (Prop_lut3_I0_O)        0.118    15.129 r  core_inst/tx_fifo_axis_tdata[63]_i_1239/O
                         net (fo=1, routed)           0.000    15.129    core_inst/tx_fifo_axis_tdata[63]_i_1239_n_0
    SLICE_X164Y372       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    15.375 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1188/CO[3]
                         net (fo=1, routed)           0.000    15.375    core_inst/tx_fifo_axis_tdata_reg[63]_i_1188_n_0
    SLICE_X164Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.425 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1183/CO[3]
                         net (fo=1, routed)           0.000    15.425    core_inst/tx_fifo_axis_tdata_reg[63]_i_1183_n_0
    SLICE_X164Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.475 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1178/CO[3]
                         net (fo=1, routed)           0.007    15.482    core_inst/tx_fifo_axis_tdata_reg[63]_i_1178_n_0
    SLICE_X164Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.532 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1173/CO[3]
                         net (fo=1, routed)           0.000    15.532    core_inst/tx_fifo_axis_tdata_reg[63]_i_1173_n_0
    SLICE_X164Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.582 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1168/CO[3]
                         net (fo=1, routed)           0.000    15.582    core_inst/tx_fifo_axis_tdata_reg[63]_i_1168_n_0
    SLICE_X164Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.632 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1163/CO[3]
                         net (fo=1, routed)           0.000    15.632    core_inst/tx_fifo_axis_tdata_reg[63]_i_1163_n_0
    SLICE_X164Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.682 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1158/CO[3]
                         net (fo=1, routed)           0.000    15.682    core_inst/tx_fifo_axis_tdata_reg[63]_i_1158_n_0
    SLICE_X164Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.732 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1157/CO[3]
                         net (fo=1, routed)           0.000    15.732    core_inst/tx_fifo_axis_tdata_reg[63]_i_1157_n_0
    SLICE_X164Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    15.806 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1193/CO[1]
                         net (fo=35, routed)          0.535    16.341    core_inst/tx_fifo_axis_tdata_reg[63]_i_1193_n_2
    SLICE_X163Y372       LUT3 (Prop_lut3_I0_O)        0.120    16.461 r  core_inst/tx_fifo_axis_tdata[63]_i_1196/O
                         net (fo=1, routed)           0.000    16.461    core_inst/tx_fifo_axis_tdata[63]_i_1196_n_0
    SLICE_X163Y372       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    16.718 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1146/CO[3]
                         net (fo=1, routed)           0.000    16.718    core_inst/tx_fifo_axis_tdata_reg[63]_i_1146_n_0
    SLICE_X163Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.767 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1141/CO[3]
                         net (fo=1, routed)           0.000    16.767    core_inst/tx_fifo_axis_tdata_reg[63]_i_1141_n_0
    SLICE_X163Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.816 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1136/CO[3]
                         net (fo=1, routed)           0.007    16.823    core_inst/tx_fifo_axis_tdata_reg[63]_i_1136_n_0
    SLICE_X163Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.872 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1131/CO[3]
                         net (fo=1, routed)           0.000    16.872    core_inst/tx_fifo_axis_tdata_reg[63]_i_1131_n_0
    SLICE_X163Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.921 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1126/CO[3]
                         net (fo=1, routed)           0.000    16.921    core_inst/tx_fifo_axis_tdata_reg[63]_i_1126_n_0
    SLICE_X163Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.970 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1121/CO[3]
                         net (fo=1, routed)           0.000    16.970    core_inst/tx_fifo_axis_tdata_reg[63]_i_1121_n_0
    SLICE_X163Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.019 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1116/CO[3]
                         net (fo=1, routed)           0.000    17.019    core_inst/tx_fifo_axis_tdata_reg[63]_i_1116_n_0
    SLICE_X163Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.068 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1115/CO[3]
                         net (fo=1, routed)           0.000    17.068    core_inst/tx_fifo_axis_tdata_reg[63]_i_1115_n_0
    SLICE_X163Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    17.143 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1151/CO[1]
                         net (fo=35, routed)          0.376    17.519    core_inst/tx_fifo_axis_tdata_reg[63]_i_1151_n_2
    SLICE_X162Y377       LUT3 (Prop_lut3_I0_O)        0.118    17.637 r  core_inst/tx_fifo_axis_tdata[63]_i_1154/O
                         net (fo=1, routed)           0.000    17.637    core_inst/tx_fifo_axis_tdata[63]_i_1154_n_0
    SLICE_X162Y377       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    17.883 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    17.883    core_inst/tx_fifo_axis_tdata_reg[63]_i_1104_n_0
    SLICE_X162Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.933 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1099/CO[3]
                         net (fo=1, routed)           0.000    17.933    core_inst/tx_fifo_axis_tdata_reg[63]_i_1099_n_0
    SLICE_X162Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.983 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    17.983    core_inst/tx_fifo_axis_tdata_reg[63]_i_1094_n_0
    SLICE_X162Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.033 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1089/CO[3]
                         net (fo=1, routed)           0.000    18.033    core_inst/tx_fifo_axis_tdata_reg[63]_i_1089_n_0
    SLICE_X162Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.083 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1084/CO[3]
                         net (fo=1, routed)           0.000    18.083    core_inst/tx_fifo_axis_tdata_reg[63]_i_1084_n_0
    SLICE_X162Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.133 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1079/CO[3]
                         net (fo=1, routed)           0.000    18.133    core_inst/tx_fifo_axis_tdata_reg[63]_i_1079_n_0
    SLICE_X162Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.183 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1074/CO[3]
                         net (fo=1, routed)           0.000    18.183    core_inst/tx_fifo_axis_tdata_reg[63]_i_1074_n_0
    SLICE_X162Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.233 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1073/CO[3]
                         net (fo=1, routed)           0.000    18.233    core_inst/tx_fifo_axis_tdata_reg[63]_i_1073_n_0
    SLICE_X162Y385       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    18.307 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1109/CO[1]
                         net (fo=35, routed)          0.422    18.729    core_inst/tx_fifo_axis_tdata_reg[63]_i_1109_n_2
    SLICE_X163Y381       LUT3 (Prop_lut3_I0_O)        0.120    18.849 r  core_inst/tx_fifo_axis_tdata[63]_i_1112/O
                         net (fo=1, routed)           0.000    18.849    core_inst/tx_fifo_axis_tdata[63]_i_1112_n_0
    SLICE_X163Y381       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    19.106 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1061/CO[3]
                         net (fo=1, routed)           0.000    19.106    core_inst/tx_fifo_axis_tdata_reg[63]_i_1061_n_0
    SLICE_X163Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.155 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1056/CO[3]
                         net (fo=1, routed)           0.000    19.155    core_inst/tx_fifo_axis_tdata_reg[63]_i_1056_n_0
    SLICE_X163Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.204 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1051/CO[3]
                         net (fo=1, routed)           0.000    19.204    core_inst/tx_fifo_axis_tdata_reg[63]_i_1051_n_0
    SLICE_X163Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.253 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1046/CO[3]
                         net (fo=1, routed)           0.000    19.253    core_inst/tx_fifo_axis_tdata_reg[63]_i_1046_n_0
    SLICE_X163Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.302 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1041/CO[3]
                         net (fo=1, routed)           0.000    19.302    core_inst/tx_fifo_axis_tdata_reg[63]_i_1041_n_0
    SLICE_X163Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.351 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1036/CO[3]
                         net (fo=1, routed)           0.000    19.351    core_inst/tx_fifo_axis_tdata_reg[63]_i_1036_n_0
    SLICE_X163Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.400 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1031/CO[3]
                         net (fo=1, routed)           0.000    19.400    core_inst/tx_fifo_axis_tdata_reg[63]_i_1031_n_0
    SLICE_X163Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.449 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1030/CO[3]
                         net (fo=1, routed)           0.000    19.449    core_inst/tx_fifo_axis_tdata_reg[63]_i_1030_n_0
    SLICE_X163Y389       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    19.524 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1066/CO[1]
                         net (fo=35, routed)          0.563    20.087    core_inst/tx_fifo_axis_tdata_reg[63]_i_1066_n_2
    SLICE_X164Y381       LUT3 (Prop_lut3_I0_O)        0.118    20.205 r  core_inst/tx_fifo_axis_tdata[63]_i_1069/O
                         net (fo=1, routed)           0.000    20.205    core_inst/tx_fifo_axis_tdata[63]_i_1069_n_0
    SLICE_X164Y381       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.177    20.382 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1019/CO[3]
                         net (fo=1, routed)           0.000    20.382    core_inst/tx_fifo_axis_tdata_reg[63]_i_1019_n_0
    SLICE_X164Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.432 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1014/CO[3]
                         net (fo=1, routed)           0.000    20.432    core_inst/tx_fifo_axis_tdata_reg[63]_i_1014_n_0
    SLICE_X164Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.482 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1009/CO[3]
                         net (fo=1, routed)           0.000    20.482    core_inst/tx_fifo_axis_tdata_reg[63]_i_1009_n_0
    SLICE_X164Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.532 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1004/CO[3]
                         net (fo=1, routed)           0.000    20.532    core_inst/tx_fifo_axis_tdata_reg[63]_i_1004_n_0
    SLICE_X164Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.582 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_999/CO[3]
                         net (fo=1, routed)           0.000    20.582    core_inst/tx_fifo_axis_tdata_reg[63]_i_999_n_0
    SLICE_X164Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.632 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_994/CO[3]
                         net (fo=1, routed)           0.000    20.632    core_inst/tx_fifo_axis_tdata_reg[63]_i_994_n_0
    SLICE_X164Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.682 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_989/CO[3]
                         net (fo=1, routed)           0.000    20.682    core_inst/tx_fifo_axis_tdata_reg[63]_i_989_n_0
    SLICE_X164Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.732 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_988/CO[3]
                         net (fo=1, routed)           0.000    20.732    core_inst/tx_fifo_axis_tdata_reg[63]_i_988_n_0
    SLICE_X164Y389       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    20.806 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1024/CO[1]
                         net (fo=35, routed)          0.415    21.221    core_inst/tx_fifo_axis_tdata_reg[63]_i_1024_n_2
    SLICE_X166Y384       LUT3 (Prop_lut3_I0_O)        0.120    21.341 r  core_inst/tx_fifo_axis_tdata[63]_i_1027/O
                         net (fo=1, routed)           0.000    21.341    core_inst/tx_fifo_axis_tdata[63]_i_1027_n_0
    SLICE_X166Y384       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    21.587 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_977/CO[3]
                         net (fo=1, routed)           0.000    21.587    core_inst/tx_fifo_axis_tdata_reg[63]_i_977_n_0
    SLICE_X166Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.637 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_972/CO[3]
                         net (fo=1, routed)           0.000    21.637    core_inst/tx_fifo_axis_tdata_reg[63]_i_972_n_0
    SLICE_X166Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.687 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_967/CO[3]
                         net (fo=1, routed)           0.000    21.687    core_inst/tx_fifo_axis_tdata_reg[63]_i_967_n_0
    SLICE_X166Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.737 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_962/CO[3]
                         net (fo=1, routed)           0.000    21.737    core_inst/tx_fifo_axis_tdata_reg[63]_i_962_n_0
    SLICE_X166Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.787 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_957/CO[3]
                         net (fo=1, routed)           0.000    21.787    core_inst/tx_fifo_axis_tdata_reg[63]_i_957_n_0
    SLICE_X166Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.837 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_952/CO[3]
                         net (fo=1, routed)           0.000    21.837    core_inst/tx_fifo_axis_tdata_reg[63]_i_952_n_0
    SLICE_X166Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.887 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_947/CO[3]
                         net (fo=1, routed)           0.000    21.887    core_inst/tx_fifo_axis_tdata_reg[63]_i_947_n_0
    SLICE_X166Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.937 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_946/CO[3]
                         net (fo=1, routed)           0.000    21.937    core_inst/tx_fifo_axis_tdata_reg[63]_i_946_n_0
    SLICE_X166Y392       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    22.011 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_982/CO[1]
                         net (fo=35, routed)          0.409    22.420    core_inst/tx_fifo_axis_tdata_reg[63]_i_982_n_2
    SLICE_X165Y387       LUT3 (Prop_lut3_I0_O)        0.120    22.540 r  core_inst/tx_fifo_axis_tdata[63]_i_985/O
                         net (fo=1, routed)           0.000    22.540    core_inst/tx_fifo_axis_tdata[63]_i_985_n_0
    SLICE_X165Y387       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    22.797 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_935/CO[3]
                         net (fo=1, routed)           0.000    22.797    core_inst/tx_fifo_axis_tdata_reg[63]_i_935_n_0
    SLICE_X165Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.846 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_930/CO[3]
                         net (fo=1, routed)           0.000    22.846    core_inst/tx_fifo_axis_tdata_reg[63]_i_930_n_0
    SLICE_X165Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.895 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_925/CO[3]
                         net (fo=1, routed)           0.000    22.895    core_inst/tx_fifo_axis_tdata_reg[63]_i_925_n_0
    SLICE_X165Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.944 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_920/CO[3]
                         net (fo=1, routed)           0.000    22.944    core_inst/tx_fifo_axis_tdata_reg[63]_i_920_n_0
    SLICE_X165Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.993 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_915/CO[3]
                         net (fo=1, routed)           0.000    22.993    core_inst/tx_fifo_axis_tdata_reg[63]_i_915_n_0
    SLICE_X165Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.042 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_910/CO[3]
                         net (fo=1, routed)           0.000    23.042    core_inst/tx_fifo_axis_tdata_reg[63]_i_910_n_0
    SLICE_X165Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.091 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_905/CO[3]
                         net (fo=1, routed)           0.000    23.091    core_inst/tx_fifo_axis_tdata_reg[63]_i_905_n_0
    SLICE_X165Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.140 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_904/CO[3]
                         net (fo=1, routed)           0.000    23.140    core_inst/tx_fifo_axis_tdata_reg[63]_i_904_n_0
    SLICE_X165Y395       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    23.215 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_940/CO[1]
                         net (fo=35, routed)          0.466    23.681    core_inst/tx_fifo_axis_tdata_reg[63]_i_940_n_2
    SLICE_X164Y390       LUT3 (Prop_lut3_I0_O)        0.118    23.799 r  core_inst/tx_fifo_axis_tdata[63]_i_943/O
                         net (fo=1, routed)           0.000    23.799    core_inst/tx_fifo_axis_tdata[63]_i_943_n_0
    SLICE_X164Y390       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    24.045 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_892/CO[3]
                         net (fo=1, routed)           0.000    24.045    core_inst/tx_fifo_axis_tdata_reg[63]_i_892_n_0
    SLICE_X164Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.095 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_887/CO[3]
                         net (fo=1, routed)           0.000    24.095    core_inst/tx_fifo_axis_tdata_reg[63]_i_887_n_0
    SLICE_X164Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.145 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_882/CO[3]
                         net (fo=1, routed)           0.000    24.145    core_inst/tx_fifo_axis_tdata_reg[63]_i_882_n_0
    SLICE_X164Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.195 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_877/CO[3]
                         net (fo=1, routed)           0.000    24.195    core_inst/tx_fifo_axis_tdata_reg[63]_i_877_n_0
    SLICE_X164Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.245 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_872/CO[3]
                         net (fo=1, routed)           0.000    24.245    core_inst/tx_fifo_axis_tdata_reg[63]_i_872_n_0
    SLICE_X164Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.295 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_867/CO[3]
                         net (fo=1, routed)           0.000    24.295    core_inst/tx_fifo_axis_tdata_reg[63]_i_867_n_0
    SLICE_X164Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.345 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_862/CO[3]
                         net (fo=1, routed)           0.000    24.345    core_inst/tx_fifo_axis_tdata_reg[63]_i_862_n_0
    SLICE_X164Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.395 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_861/CO[3]
                         net (fo=1, routed)           0.000    24.395    core_inst/tx_fifo_axis_tdata_reg[63]_i_861_n_0
    SLICE_X164Y398       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    24.469 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_897/CO[1]
                         net (fo=35, routed)          0.483    24.952    core_inst/tx_fifo_axis_tdata_reg[63]_i_897_n_2
    SLICE_X163Y390       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    25.308 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_850/CO[3]
                         net (fo=1, routed)           0.000    25.308    core_inst/tx_fifo_axis_tdata_reg[63]_i_850_n_0
    SLICE_X163Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.357 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_845/CO[3]
                         net (fo=1, routed)           0.000    25.357    core_inst/tx_fifo_axis_tdata_reg[63]_i_845_n_0
    SLICE_X163Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.406 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_840/CO[3]
                         net (fo=1, routed)           0.000    25.406    core_inst/tx_fifo_axis_tdata_reg[63]_i_840_n_0
    SLICE_X163Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.455 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_835/CO[3]
                         net (fo=1, routed)           0.000    25.455    core_inst/tx_fifo_axis_tdata_reg[63]_i_835_n_0
    SLICE_X163Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.504 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_830/CO[3]
                         net (fo=1, routed)           0.000    25.504    core_inst/tx_fifo_axis_tdata_reg[63]_i_830_n_0
    SLICE_X163Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.553 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_825/CO[3]
                         net (fo=1, routed)           0.000    25.553    core_inst/tx_fifo_axis_tdata_reg[63]_i_825_n_0
    SLICE_X163Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.602 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_820/CO[3]
                         net (fo=1, routed)           0.000    25.602    core_inst/tx_fifo_axis_tdata_reg[63]_i_820_n_0
    SLICE_X163Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.651 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_819/CO[3]
                         net (fo=1, routed)           0.000    25.651    core_inst/tx_fifo_axis_tdata_reg[63]_i_819_n_0
    SLICE_X163Y398       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    25.726 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_855/CO[1]
                         net (fo=35, routed)          0.474    26.200    core_inst/tx_fifo_axis_tdata_reg[63]_i_855_n_2
    SLICE_X161Y392       LUT3 (Prop_lut3_I0_O)        0.118    26.318 r  core_inst/tx_fifo_axis_tdata[63]_i_858/O
                         net (fo=1, routed)           0.000    26.318    core_inst/tx_fifo_axis_tdata[63]_i_858_n_0
    SLICE_X161Y392       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    26.575 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_808/CO[3]
                         net (fo=1, routed)           0.000    26.575    core_inst/tx_fifo_axis_tdata_reg[63]_i_808_n_0
    SLICE_X161Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.624 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_803/CO[3]
                         net (fo=1, routed)           0.000    26.624    core_inst/tx_fifo_axis_tdata_reg[63]_i_803_n_0
    SLICE_X161Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.673 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_798/CO[3]
                         net (fo=1, routed)           0.000    26.673    core_inst/tx_fifo_axis_tdata_reg[63]_i_798_n_0
    SLICE_X161Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.722 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_793/CO[3]
                         net (fo=1, routed)           0.000    26.722    core_inst/tx_fifo_axis_tdata_reg[63]_i_793_n_0
    SLICE_X161Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.771 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_788/CO[3]
                         net (fo=1, routed)           0.000    26.771    core_inst/tx_fifo_axis_tdata_reg[63]_i_788_n_0
    SLICE_X161Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.820 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_783/CO[3]
                         net (fo=1, routed)           0.000    26.820    core_inst/tx_fifo_axis_tdata_reg[63]_i_783_n_0
    SLICE_X161Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.869 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_778/CO[3]
                         net (fo=1, routed)           0.000    26.869    core_inst/tx_fifo_axis_tdata_reg[63]_i_778_n_0
    SLICE_X161Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.918 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_777/CO[3]
                         net (fo=1, routed)           0.001    26.918    core_inst/tx_fifo_axis_tdata_reg[63]_i_777_n_0
    SLICE_X161Y400       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    26.993 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_813/CO[1]
                         net (fo=35, routed)          0.502    27.495    core_inst/tx_fifo_axis_tdata_reg[63]_i_813_n_2
    SLICE_X162Y394       LUT3 (Prop_lut3_I0_O)        0.118    27.613 r  core_inst/tx_fifo_axis_tdata[63]_i_816/O
                         net (fo=1, routed)           0.000    27.613    core_inst/tx_fifo_axis_tdata[63]_i_816_n_0
    SLICE_X162Y394       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    27.859 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_766/CO[3]
                         net (fo=1, routed)           0.000    27.859    core_inst/tx_fifo_axis_tdata_reg[63]_i_766_n_0
    SLICE_X162Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    27.909 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_761/CO[3]
                         net (fo=1, routed)           0.000    27.909    core_inst/tx_fifo_axis_tdata_reg[63]_i_761_n_0
    SLICE_X162Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    27.959 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_756/CO[3]
                         net (fo=1, routed)           0.000    27.959    core_inst/tx_fifo_axis_tdata_reg[63]_i_756_n_0
    SLICE_X162Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.009 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_751/CO[3]
                         net (fo=1, routed)           0.000    28.009    core_inst/tx_fifo_axis_tdata_reg[63]_i_751_n_0
    SLICE_X162Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.059 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_746/CO[3]
                         net (fo=1, routed)           0.000    28.059    core_inst/tx_fifo_axis_tdata_reg[63]_i_746_n_0
    SLICE_X162Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.109 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_741/CO[3]
                         net (fo=1, routed)           0.001    28.110    core_inst/tx_fifo_axis_tdata_reg[63]_i_741_n_0
    SLICE_X162Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.160 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_736/CO[3]
                         net (fo=1, routed)           0.000    28.160    core_inst/tx_fifo_axis_tdata_reg[63]_i_736_n_0
    SLICE_X162Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.210 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_735/CO[3]
                         net (fo=1, routed)           0.000    28.210    core_inst/tx_fifo_axis_tdata_reg[63]_i_735_n_0
    SLICE_X162Y402       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    28.284 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_771/CO[1]
                         net (fo=35, routed)          0.376    28.660    core_inst/tx_fifo_axis_tdata_reg[63]_i_771_n_2
    SLICE_X165Y397       LUT3 (Prop_lut3_I0_O)        0.120    28.780 r  core_inst/tx_fifo_axis_tdata[63]_i_774/O
                         net (fo=1, routed)           0.000    28.780    core_inst/tx_fifo_axis_tdata[63]_i_774_n_0
    SLICE_X165Y397       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    29.037 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_723/CO[3]
                         net (fo=1, routed)           0.000    29.037    core_inst/tx_fifo_axis_tdata_reg[63]_i_723_n_0
    SLICE_X165Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.086 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_718/CO[3]
                         net (fo=1, routed)           0.000    29.086    core_inst/tx_fifo_axis_tdata_reg[63]_i_718_n_0
    SLICE_X165Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.135 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_713/CO[3]
                         net (fo=1, routed)           0.001    29.136    core_inst/tx_fifo_axis_tdata_reg[63]_i_713_n_0
    SLICE_X165Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.185 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_708/CO[3]
                         net (fo=1, routed)           0.000    29.185    core_inst/tx_fifo_axis_tdata_reg[63]_i_708_n_0
    SLICE_X165Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.234 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_703/CO[3]
                         net (fo=1, routed)           0.000    29.234    core_inst/tx_fifo_axis_tdata_reg[63]_i_703_n_0
    SLICE_X165Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.283 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_698/CO[3]
                         net (fo=1, routed)           0.000    29.283    core_inst/tx_fifo_axis_tdata_reg[63]_i_698_n_0
    SLICE_X165Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.332 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_693/CO[3]
                         net (fo=1, routed)           0.000    29.332    core_inst/tx_fifo_axis_tdata_reg[63]_i_693_n_0
    SLICE_X165Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.381 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_692/CO[3]
                         net (fo=1, routed)           0.000    29.381    core_inst/tx_fifo_axis_tdata_reg[63]_i_692_n_0
    SLICE_X165Y405       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    29.456 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_728/CO[1]
                         net (fo=35, routed)          0.468    29.923    core_inst/tx_fifo_axis_tdata_reg[63]_i_728_n_2
    SLICE_X164Y400       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    30.287 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_681/CO[3]
                         net (fo=1, routed)           0.000    30.287    core_inst/tx_fifo_axis_tdata_reg[63]_i_681_n_0
    SLICE_X164Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.337 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_676/CO[3]
                         net (fo=1, routed)           0.000    30.337    core_inst/tx_fifo_axis_tdata_reg[63]_i_676_n_0
    SLICE_X164Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.387 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_671/CO[3]
                         net (fo=1, routed)           0.000    30.387    core_inst/tx_fifo_axis_tdata_reg[63]_i_671_n_0
    SLICE_X164Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.437 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_666/CO[3]
                         net (fo=1, routed)           0.000    30.437    core_inst/tx_fifo_axis_tdata_reg[63]_i_666_n_0
    SLICE_X164Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.487 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_661/CO[3]
                         net (fo=1, routed)           0.000    30.487    core_inst/tx_fifo_axis_tdata_reg[63]_i_661_n_0
    SLICE_X164Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.537 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_656/CO[3]
                         net (fo=1, routed)           0.000    30.537    core_inst/tx_fifo_axis_tdata_reg[63]_i_656_n_0
    SLICE_X164Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.587 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_651/CO[3]
                         net (fo=1, routed)           0.000    30.587    core_inst/tx_fifo_axis_tdata_reg[63]_i_651_n_0
    SLICE_X164Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.637 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_650/CO[3]
                         net (fo=1, routed)           0.000    30.637    core_inst/tx_fifo_axis_tdata_reg[63]_i_650_n_0
    SLICE_X164Y408       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    30.711 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_686/CO[1]
                         net (fo=35, routed)          0.474    31.185    core_inst/tx_fifo_axis_tdata_reg[63]_i_686_n_2
    SLICE_X163Y402       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    31.541 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_639/CO[3]
                         net (fo=1, routed)           0.000    31.541    core_inst/tx_fifo_axis_tdata_reg[63]_i_639_n_0
    SLICE_X163Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.590 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_634/CO[3]
                         net (fo=1, routed)           0.000    31.590    core_inst/tx_fifo_axis_tdata_reg[63]_i_634_n_0
    SLICE_X163Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.639 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_629/CO[3]
                         net (fo=1, routed)           0.000    31.639    core_inst/tx_fifo_axis_tdata_reg[63]_i_629_n_0
    SLICE_X163Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.688 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_624/CO[3]
                         net (fo=1, routed)           0.000    31.688    core_inst/tx_fifo_axis_tdata_reg[63]_i_624_n_0
    SLICE_X163Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.737 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_619/CO[3]
                         net (fo=1, routed)           0.000    31.737    core_inst/tx_fifo_axis_tdata_reg[63]_i_619_n_0
    SLICE_X163Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.786 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_614/CO[3]
                         net (fo=1, routed)           0.000    31.786    core_inst/tx_fifo_axis_tdata_reg[63]_i_614_n_0
    SLICE_X163Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.835 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_609/CO[3]
                         net (fo=1, routed)           0.000    31.835    core_inst/tx_fifo_axis_tdata_reg[63]_i_609_n_0
    SLICE_X163Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.884 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_608/CO[3]
                         net (fo=1, routed)           0.000    31.884    core_inst/tx_fifo_axis_tdata_reg[63]_i_608_n_0
    SLICE_X163Y410       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    31.959 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_644/CO[1]
                         net (fo=35, routed)          0.510    32.469    core_inst/tx_fifo_axis_tdata_reg[63]_i_644_n_2
    SLICE_X162Y403       LUT3 (Prop_lut3_I0_O)        0.118    32.587 r  core_inst/tx_fifo_axis_tdata[63]_i_647/O
                         net (fo=1, routed)           0.000    32.587    core_inst/tx_fifo_axis_tdata[63]_i_647_n_0
    SLICE_X162Y403       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    32.833 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_597/CO[3]
                         net (fo=1, routed)           0.000    32.833    core_inst/tx_fifo_axis_tdata_reg[63]_i_597_n_0
    SLICE_X162Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.883 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_592/CO[3]
                         net (fo=1, routed)           0.000    32.883    core_inst/tx_fifo_axis_tdata_reg[63]_i_592_n_0
    SLICE_X162Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.933 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_587/CO[3]
                         net (fo=1, routed)           0.000    32.933    core_inst/tx_fifo_axis_tdata_reg[63]_i_587_n_0
    SLICE_X162Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.983 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_582/CO[3]
                         net (fo=1, routed)           0.000    32.983    core_inst/tx_fifo_axis_tdata_reg[63]_i_582_n_0
    SLICE_X162Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.033 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_577/CO[3]
                         net (fo=1, routed)           0.000    33.033    core_inst/tx_fifo_axis_tdata_reg[63]_i_577_n_0
    SLICE_X162Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.083 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_572/CO[3]
                         net (fo=1, routed)           0.000    33.083    core_inst/tx_fifo_axis_tdata_reg[63]_i_572_n_0
    SLICE_X162Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.133 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_567/CO[3]
                         net (fo=1, routed)           0.000    33.133    core_inst/tx_fifo_axis_tdata_reg[63]_i_567_n_0
    SLICE_X162Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.183 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_566/CO[3]
                         net (fo=1, routed)           0.000    33.183    core_inst/tx_fifo_axis_tdata_reg[63]_i_566_n_0
    SLICE_X162Y411       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    33.257 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_602/CO[1]
                         net (fo=35, routed)          0.514    33.771    core_inst/tx_fifo_axis_tdata_reg[63]_i_602_n_2
    SLICE_X160Y407       LUT3 (Prop_lut3_I0_O)        0.120    33.891 r  core_inst/tx_fifo_axis_tdata[63]_i_601/O
                         net (fo=1, routed)           0.000    33.891    core_inst/tx_fifo_axis_tdata[63]_i_601_n_0
    SLICE_X160Y407       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    34.129 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_549/CO[3]
                         net (fo=1, routed)           0.000    34.129    core_inst/tx_fifo_axis_tdata_reg[63]_i_549_n_0
    SLICE_X160Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.179 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_544/CO[3]
                         net (fo=1, routed)           0.000    34.179    core_inst/tx_fifo_axis_tdata_reg[63]_i_544_n_0
    SLICE_X160Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.229 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_539/CO[3]
                         net (fo=1, routed)           0.000    34.229    core_inst/tx_fifo_axis_tdata_reg[63]_i_539_n_0
    SLICE_X160Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.279 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_534/CO[3]
                         net (fo=1, routed)           0.000    34.279    core_inst/tx_fifo_axis_tdata_reg[63]_i_534_n_0
    SLICE_X160Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.329 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_529/CO[3]
                         net (fo=1, routed)           0.000    34.329    core_inst/tx_fifo_axis_tdata_reg[63]_i_529_n_0
    SLICE_X160Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.379 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_524/CO[3]
                         net (fo=1, routed)           0.000    34.379    core_inst/tx_fifo_axis_tdata_reg[63]_i_524_n_0
    SLICE_X160Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.429 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_523/CO[3]
                         net (fo=1, routed)           0.000    34.429    core_inst/tx_fifo_axis_tdata_reg[63]_i_523_n_0
    SLICE_X160Y414       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    34.503 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_559/CO[1]
                         net (fo=35, routed)          0.463    34.966    core_inst/tx_fifo_axis_tdata_reg[63]_i_559_n_2
    SLICE_X161Y409       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    35.322 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_512/CO[3]
                         net (fo=1, routed)           0.000    35.322    core_inst/tx_fifo_axis_tdata_reg[63]_i_512_n_0
    SLICE_X161Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.371 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_507/CO[3]
                         net (fo=1, routed)           0.000    35.371    core_inst/tx_fifo_axis_tdata_reg[63]_i_507_n_0
    SLICE_X161Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.420 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_502/CO[3]
                         net (fo=1, routed)           0.000    35.420    core_inst/tx_fifo_axis_tdata_reg[63]_i_502_n_0
    SLICE_X161Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.469 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_497/CO[3]
                         net (fo=1, routed)           0.000    35.469    core_inst/tx_fifo_axis_tdata_reg[63]_i_497_n_0
    SLICE_X161Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.518 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_492/CO[3]
                         net (fo=1, routed)           0.000    35.518    core_inst/tx_fifo_axis_tdata_reg[63]_i_492_n_0
    SLICE_X161Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.567 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_487/CO[3]
                         net (fo=1, routed)           0.000    35.567    core_inst/tx_fifo_axis_tdata_reg[63]_i_487_n_0
    SLICE_X161Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.616 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_482/CO[3]
                         net (fo=1, routed)           0.000    35.616    core_inst/tx_fifo_axis_tdata_reg[63]_i_482_n_0
    SLICE_X161Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.665 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_481/CO[3]
                         net (fo=1, routed)           0.000    35.665    core_inst/tx_fifo_axis_tdata_reg[63]_i_481_n_0
    SLICE_X161Y417       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    35.740 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_517/CO[1]
                         net (fo=35, routed)          0.591    36.331    core_inst/tx_fifo_axis_tdata_reg[63]_i_517_n_2
    SLICE_X162Y412       LUT3 (Prop_lut3_I0_O)        0.118    36.449 r  core_inst/tx_fifo_axis_tdata[63]_i_520/O
                         net (fo=1, routed)           0.000    36.449    core_inst/tx_fifo_axis_tdata[63]_i_520_n_0
    SLICE_X162Y412       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    36.695 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_470/CO[3]
                         net (fo=1, routed)           0.000    36.695    core_inst/tx_fifo_axis_tdata_reg[63]_i_470_n_0
    SLICE_X162Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.745 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_465/CO[3]
                         net (fo=1, routed)           0.000    36.745    core_inst/tx_fifo_axis_tdata_reg[63]_i_465_n_0
    SLICE_X162Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.795 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_460/CO[3]
                         net (fo=1, routed)           0.000    36.795    core_inst/tx_fifo_axis_tdata_reg[63]_i_460_n_0
    SLICE_X162Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.845 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_455/CO[3]
                         net (fo=1, routed)           0.000    36.845    core_inst/tx_fifo_axis_tdata_reg[63]_i_455_n_0
    SLICE_X162Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.895 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_450/CO[3]
                         net (fo=1, routed)           0.000    36.895    core_inst/tx_fifo_axis_tdata_reg[63]_i_450_n_0
    SLICE_X162Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.945 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_445/CO[3]
                         net (fo=1, routed)           0.000    36.945    core_inst/tx_fifo_axis_tdata_reg[63]_i_445_n_0
    SLICE_X162Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.995 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_440/CO[3]
                         net (fo=1, routed)           0.000    36.995    core_inst/tx_fifo_axis_tdata_reg[63]_i_440_n_0
    SLICE_X162Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    37.045 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_439/CO[3]
                         net (fo=1, routed)           0.000    37.045    core_inst/tx_fifo_axis_tdata_reg[63]_i_439_n_0
    SLICE_X162Y420       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    37.119 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_475/CO[1]
                         net (fo=35, routed)          0.542    37.661    core_inst/tx_fifo_axis_tdata_reg[63]_i_475_n_2
    SLICE_X163Y411       LUT3 (Prop_lut3_I0_O)        0.120    37.781 r  core_inst/tx_fifo_axis_tdata[63]_i_478/O
                         net (fo=1, routed)           0.000    37.781    core_inst/tx_fifo_axis_tdata[63]_i_478_n_0
    SLICE_X163Y411       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    38.038 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_428/CO[3]
                         net (fo=1, routed)           0.000    38.038    core_inst/tx_fifo_axis_tdata_reg[63]_i_428_n_0
    SLICE_X163Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.087 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_423/CO[3]
                         net (fo=1, routed)           0.000    38.087    core_inst/tx_fifo_axis_tdata_reg[63]_i_423_n_0
    SLICE_X163Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.136 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_418/CO[3]
                         net (fo=1, routed)           0.000    38.136    core_inst/tx_fifo_axis_tdata_reg[63]_i_418_n_0
    SLICE_X163Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.185 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_413/CO[3]
                         net (fo=1, routed)           0.000    38.185    core_inst/tx_fifo_axis_tdata_reg[63]_i_413_n_0
    SLICE_X163Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.234 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_408/CO[3]
                         net (fo=1, routed)           0.000    38.234    core_inst/tx_fifo_axis_tdata_reg[63]_i_408_n_0
    SLICE_X163Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.283 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_403/CO[3]
                         net (fo=1, routed)           0.000    38.283    core_inst/tx_fifo_axis_tdata_reg[63]_i_403_n_0
    SLICE_X163Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.332 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_398/CO[3]
                         net (fo=1, routed)           0.000    38.332    core_inst/tx_fifo_axis_tdata_reg[63]_i_398_n_0
    SLICE_X163Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.381 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_397/CO[3]
                         net (fo=1, routed)           0.000    38.381    core_inst/tx_fifo_axis_tdata_reg[63]_i_397_n_0
    SLICE_X163Y419       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    38.456 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_433/CO[1]
                         net (fo=35, routed)          0.471    38.928    core_inst/tx_fifo_axis_tdata_reg[63]_i_433_n_2
    SLICE_X165Y412       LUT3 (Prop_lut3_I0_O)        0.118    39.046 r  core_inst/tx_fifo_axis_tdata[63]_i_436/O
                         net (fo=1, routed)           0.000    39.046    core_inst/tx_fifo_axis_tdata[63]_i_436_n_0
    SLICE_X165Y412       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    39.303 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_385/CO[3]
                         net (fo=1, routed)           0.000    39.303    core_inst/tx_fifo_axis_tdata_reg[63]_i_385_n_0
    SLICE_X165Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.352 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_380/CO[3]
                         net (fo=1, routed)           0.000    39.352    core_inst/tx_fifo_axis_tdata_reg[63]_i_380_n_0
    SLICE_X165Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.401 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_375/CO[3]
                         net (fo=1, routed)           0.000    39.401    core_inst/tx_fifo_axis_tdata_reg[63]_i_375_n_0
    SLICE_X165Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.450 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_370/CO[3]
                         net (fo=1, routed)           0.000    39.450    core_inst/tx_fifo_axis_tdata_reg[63]_i_370_n_0
    SLICE_X165Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.499 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_365/CO[3]
                         net (fo=1, routed)           0.000    39.499    core_inst/tx_fifo_axis_tdata_reg[63]_i_365_n_0
    SLICE_X165Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.548 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_360/CO[3]
                         net (fo=1, routed)           0.000    39.548    core_inst/tx_fifo_axis_tdata_reg[63]_i_360_n_0
    SLICE_X165Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.597 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_355/CO[3]
                         net (fo=1, routed)           0.000    39.597    core_inst/tx_fifo_axis_tdata_reg[63]_i_355_n_0
    SLICE_X165Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.646 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_354/CO[3]
                         net (fo=1, routed)           0.000    39.646    core_inst/tx_fifo_axis_tdata_reg[63]_i_354_n_0
    SLICE_X165Y420       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    39.721 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_390/CO[1]
                         net (fo=35, routed)          0.486    40.207    core_inst/tx_fifo_axis_tdata_reg[63]_i_390_n_2
    SLICE_X166Y416       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    40.571 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_346/CO[3]
                         net (fo=1, routed)           0.000    40.571    core_inst/tx_fifo_axis_tdata_reg[63]_i_346_n_0
    SLICE_X166Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.621 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_338/CO[3]
                         net (fo=1, routed)           0.000    40.621    core_inst/tx_fifo_axis_tdata_reg[63]_i_338_n_0
    SLICE_X166Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.671 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_333/CO[3]
                         net (fo=1, routed)           0.000    40.671    core_inst/tx_fifo_axis_tdata_reg[63]_i_333_n_0
    SLICE_X166Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.721 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_328/CO[3]
                         net (fo=1, routed)           0.000    40.721    core_inst/tx_fifo_axis_tdata_reg[63]_i_328_n_0
    SLICE_X166Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.771 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_323/CO[3]
                         net (fo=1, routed)           0.000    40.771    core_inst/tx_fifo_axis_tdata_reg[63]_i_323_n_0
    SLICE_X166Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.821 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_318/CO[3]
                         net (fo=1, routed)           0.000    40.821    core_inst/tx_fifo_axis_tdata_reg[63]_i_318_n_0
    SLICE_X166Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.871 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_313/CO[3]
                         net (fo=1, routed)           0.000    40.871    core_inst/tx_fifo_axis_tdata_reg[63]_i_313_n_0
    SLICE_X166Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.921 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_312/CO[3]
                         net (fo=1, routed)           0.000    40.921    core_inst/tx_fifo_axis_tdata_reg[63]_i_312_n_0
    SLICE_X166Y424       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    40.995 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_343/CO[1]
                         net (fo=35, routed)          0.478    41.474    core_inst/tx_fifo_axis_tdata_reg[63]_i_343_n_2
    SLICE_X165Y421       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    41.830 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_304/CO[3]
                         net (fo=1, routed)           0.000    41.830    core_inst/tx_fifo_axis_tdata_reg[63]_i_304_n_0
    SLICE_X165Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.879 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_299/CO[3]
                         net (fo=1, routed)           0.000    41.879    core_inst/tx_fifo_axis_tdata_reg[63]_i_299_n_0
    SLICE_X165Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.928 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_287/CO[3]
                         net (fo=1, routed)           0.000    41.928    core_inst/tx_fifo_axis_tdata_reg[63]_i_287_n_0
    SLICE_X165Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.977 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_282/CO[3]
                         net (fo=1, routed)           0.007    41.983    core_inst/tx_fifo_axis_tdata_reg[63]_i_282_n_0
    SLICE_X165Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.032 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_277/CO[3]
                         net (fo=1, routed)           0.000    42.032    core_inst/tx_fifo_axis_tdata_reg[63]_i_277_n_0
    SLICE_X165Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.081 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_272/CO[3]
                         net (fo=1, routed)           0.000    42.081    core_inst/tx_fifo_axis_tdata_reg[63]_i_272_n_0
    SLICE_X165Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.130 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_267/CO[3]
                         net (fo=1, routed)           0.000    42.130    core_inst/tx_fifo_axis_tdata_reg[63]_i_267_n_0
    SLICE_X165Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.179 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_266/CO[3]
                         net (fo=1, routed)           0.000    42.179    core_inst/tx_fifo_axis_tdata_reg[63]_i_266_n_0
    SLICE_X165Y429       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    42.254 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_292/CO[1]
                         net (fo=35, routed)          0.494    42.749    core_inst/tx_fifo_axis_tdata_reg[63]_i_292_n_2
    SLICE_X164Y424       LUT3 (Prop_lut3_I0_O)        0.118    42.867 r  core_inst/tx_fifo_axis_tdata[63]_i_311/O
                         net (fo=1, routed)           0.000    42.867    core_inst/tx_fifo_axis_tdata[63]_i_311_n_0
    SLICE_X164Y424       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    43.113 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_257/CO[3]
                         net (fo=1, routed)           0.007    43.119    core_inst/tx_fifo_axis_tdata_reg[63]_i_257_n_0
    SLICE_X164Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.169 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_252/CO[3]
                         net (fo=1, routed)           0.000    43.169    core_inst/tx_fifo_axis_tdata_reg[63]_i_252_n_0
    SLICE_X164Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.219 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_247/CO[3]
                         net (fo=1, routed)           0.000    43.219    core_inst/tx_fifo_axis_tdata_reg[63]_i_247_n_0
    SLICE_X164Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.269 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_227/CO[3]
                         net (fo=1, routed)           0.000    43.269    core_inst/tx_fifo_axis_tdata_reg[63]_i_227_n_0
    SLICE_X164Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.319 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_222/CO[3]
                         net (fo=1, routed)           0.000    43.319    core_inst/tx_fifo_axis_tdata_reg[63]_i_222_n_0
    SLICE_X164Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.369 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_217/CO[3]
                         net (fo=1, routed)           0.000    43.369    core_inst/tx_fifo_axis_tdata_reg[63]_i_217_n_0
    SLICE_X164Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.419 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_212/CO[3]
                         net (fo=1, routed)           0.000    43.419    core_inst/tx_fifo_axis_tdata_reg[63]_i_212_n_0
    SLICE_X164Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.469 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_211/CO[3]
                         net (fo=1, routed)           0.000    43.469    core_inst/tx_fifo_axis_tdata_reg[63]_i_211_n_0
    SLICE_X164Y432       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    43.543 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_232/CO[1]
                         net (fo=35, routed)          0.549    44.092    core_inst/tx_fifo_axis_tdata_reg[63]_i_232_n_2
    SLICE_X162Y425       LUT3 (Prop_lut3_I0_O)        0.120    44.212 r  core_inst/tx_fifo_axis_tdata[63]_i_264/O
                         net (fo=1, routed)           0.000    44.212    core_inst/tx_fifo_axis_tdata[63]_i_264_n_0
    SLICE_X162Y425       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    44.458 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_192/CO[3]
                         net (fo=1, routed)           0.000    44.458    core_inst/tx_fifo_axis_tdata_reg[63]_i_192_n_0
    SLICE_X162Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.508 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_187/CO[3]
                         net (fo=1, routed)           0.000    44.508    core_inst/tx_fifo_axis_tdata_reg[63]_i_187_n_0
    SLICE_X162Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.558 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_182/CO[3]
                         net (fo=1, routed)           0.000    44.558    core_inst/tx_fifo_axis_tdata_reg[63]_i_182_n_0
    SLICE_X162Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.608 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_181/CO[3]
                         net (fo=1, routed)           0.000    44.608    core_inst/tx_fifo_axis_tdata_reg[63]_i_181_n_0
    SLICE_X162Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.658 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_150/CO[3]
                         net (fo=1, routed)           0.000    44.658    core_inst/tx_fifo_axis_tdata_reg[63]_i_150_n_0
    SLICE_X162Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.708 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_145/CO[3]
                         net (fo=1, routed)           0.000    44.708    core_inst/tx_fifo_axis_tdata_reg[63]_i_145_n_0
    SLICE_X162Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.758 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_140/CO[3]
                         net (fo=1, routed)           0.000    44.758    core_inst/tx_fifo_axis_tdata_reg[63]_i_140_n_0
    SLICE_X162Y432       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.808 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_139/CO[3]
                         net (fo=1, routed)           0.000    44.808    core_inst/tx_fifo_axis_tdata_reg[63]_i_139_n_0
    SLICE_X162Y433       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    44.882 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_155/CO[1]
                         net (fo=35, routed)          0.502    45.384    core_inst/tx_fifo_axis_tdata_reg[63]_i_155_n_2
    SLICE_X161Y427       LUT3 (Prop_lut3_I0_O)        0.120    45.504 r  core_inst/tx_fifo_axis_tdata[63]_i_246/O
                         net (fo=1, routed)           0.000    45.504    core_inst/tx_fifo_axis_tdata[63]_i_246_n_0
    SLICE_X161Y427       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    45.761 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_171/CO[3]
                         net (fo=1, routed)           0.000    45.761    core_inst/tx_fifo_axis_tdata_reg[63]_i_171_n_0
    SLICE_X161Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.810 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_112/CO[3]
                         net (fo=1, routed)           0.000    45.810    core_inst/tx_fifo_axis_tdata_reg[63]_i_112_n_0
    SLICE_X161Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.859 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_107/CO[3]
                         net (fo=1, routed)           0.000    45.859    core_inst/tx_fifo_axis_tdata_reg[63]_i_107_n_0
    SLICE_X161Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.908 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_106/CO[3]
                         net (fo=1, routed)           0.000    45.908    core_inst/tx_fifo_axis_tdata_reg[63]_i_106_n_0
    SLICE_X161Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.957 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_120/CO[3]
                         net (fo=1, routed)           0.000    45.957    core_inst/tx_fifo_axis_tdata_reg[63]_i_120_n_0
    SLICE_X161Y432       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.006 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_72/CO[3]
                         net (fo=1, routed)           0.000    46.006    core_inst/tx_fifo_axis_tdata_reg[63]_i_72_n_0
    SLICE_X161Y433       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.055 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_67/CO[3]
                         net (fo=1, routed)           0.000    46.055    core_inst/tx_fifo_axis_tdata_reg[63]_i_67_n_0
    SLICE_X161Y434       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.104 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_66/CO[3]
                         net (fo=1, routed)           0.000    46.104    core_inst/tx_fifo_axis_tdata_reg[63]_i_66_n_0
    SLICE_X161Y435       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    46.179 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_77/CO[1]
                         net (fo=35, routed)          0.514    46.693    core_inst/tx_fifo_axis_tdata_reg[63]_i_77_n_2
    SLICE_X160Y430       LUT3 (Prop_lut3_I0_O)        0.118    46.811 r  core_inst/tx_fifo_axis_tdata[63]_i_175/O
                         net (fo=1, routed)           0.000    46.811    core_inst/tx_fifo_axis_tdata[63]_i_175_n_0
    SLICE_X160Y430       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    47.057 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_101/CO[3]
                         net (fo=1, routed)           0.000    47.057    core_inst/tx_fifo_axis_tdata_reg[63]_i_101_n_0
    SLICE_X160Y431       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    47.159 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_103/O[0]
                         net (fo=4, routed)           0.364    47.523    core_inst/tx_fifo_axis_tdata_reg[63]_i_103_n_7
    SLICE_X159Y433       LUT4 (Prop_lut4_I3_O)        0.119    47.642 r  core_inst/tx_fifo_axis_tdata[63]_i_205/O
                         net (fo=1, routed)           0.342    47.984    core_inst/tx_fifo_axis_tdata[63]_i_205_n_0
    SLICE_X159Y433       LUT6 (Prop_lut6_I3_O)        0.043    48.027 r  core_inst/tx_fifo_axis_tdata[63]_i_132/O
                         net (fo=2, routed)           0.415    48.442    core_inst/tx_fifo_axis_tdata[63]_i_132_n_0
    SLICE_X159Y434       LUT6 (Prop_lut6_I1_O)        0.043    48.485 r  core_inst/tx_fifo_axis_tdata[63]_i_63/O
                         net (fo=7, routed)           0.094    48.579    core_inst/tx_fifo_axis_tdata[63]_i_63_n_0
    SLICE_X159Y434       LUT5 (Prop_lut5_I0_O)        0.043    48.622 r  core_inst/tx_fifo_axis_tdata[63]_i_59/O
                         net (fo=2, routed)           0.406    49.028    core_inst/tx_fifo_axis_tdata[63]_i_59_n_0
    SLICE_X158Y437       LUT6 (Prop_lut6_I1_O)        0.043    49.071 r  core_inst/tx_fifo_axis_tdata[63]_i_30/O
                         net (fo=1, routed)           0.315    49.386    core_inst/tx_fifo_axis_tdata[63]_i_30_n_0
    SLICE_X159Y437       LUT6 (Prop_lut6_I1_O)        0.043    49.429 f  core_inst/tx_fifo_axis_tdata[63]_i_15_comp_1/O
                         net (fo=2, routed)           0.466    49.895    core_inst/tx_fifo_axis_tdata[63]_i_15_n_0
    SLICE_X162Y437       LUT6 (Prop_lut6_I4_O)        0.043    49.938 f  core_inst/tx_fifo_axis_tdata[63]_i_8_comp/O
                         net (fo=1, routed)           0.169    50.107    core_inst/tx_fifo_axis_tdata[63]_i_8_n_0
    SLICE_X165Y437       LUT6 (Prop_lut6_I4_O)        0.043    50.150 r  core_inst/tx_fifo_axis_tdata[63]_i_3/O
                         net (fo=39, routed)          0.326    50.476    core_inst/tx_fifo_axis_tdata[63]_i_3_n_0
    SLICE_X165Y435       LUT6 (Prop_lut6_I4_O)        0.043    50.519 r  core_inst/tx_fifo_axis_tdata[6]_i_1/O
                         net (fo=1, routed)           0.000    50.519    core_inst/tx_fifo_axis_tdata[6]_i_1_n_0
    SLICE_X165Y435       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     9.836 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.366    11.202    core_inst/coreclk_out
    SLICE_X165Y435       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[6]/C
                         clock pessimism              1.194    12.396    
                         clock uncertainty           -0.035    12.360    
    SLICE_X165Y435       FDRE (Setup_fdre_C_D)        0.033    12.393    core_inst/tx_fifo_axis_tdata_reg[6]
  -------------------------------------------------------------------
                         required time                         12.393    
                         arrival time                         -50.519    
  -------------------------------------------------------------------
                         slack                                -38.126    

Slack (VIOLATED) :        -38.125ns  (required time - arrival time)
  Source:                 core_inst/pkt_n_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/tx_fifo_axis_tdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_mgt_refclk_p rise@6.400ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        44.489ns  (logic 26.177ns (58.840%)  route 18.312ns (41.160%))
  Logic Levels:           322  (CARRY4=287 LUT2=1 LUT3=25 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 11.202 - 6.400 ) 
    Source Clock Delay      (SCD):    6.030ns
    Clock Pessimism Removal (CPR):    1.194ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.560     6.030    core_inst/coreclk_out
    SLICE_X163Y355       FDRE                                         r  core_inst/pkt_n_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y355       FDRE (Prop_fdre_C_Q)         0.216     6.246 r  core_inst/pkt_n_reg_reg[0]_replica/Q
                         net (fo=1, routed)           0.170     6.416    core_inst/pkt_n_reg_reg[0]_repN
    SLICE_X162Y356       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.289     6.705 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_243/CO[3]
                         net (fo=1, routed)           0.000     6.705    core_inst/tx_fifo_axis_tdata_reg[63]_i_243_n_0
    SLICE_X162Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.755 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_393/CO[3]
                         net (fo=1, routed)           0.000     6.755    core_inst/tx_fifo_axis_tdata_reg[63]_i_393_n_0
    SLICE_X162Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.805 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_560/CO[3]
                         net (fo=1, routed)           0.000     6.805    core_inst/tx_fifo_axis_tdata_reg[63]_i_560_n_0
    SLICE_X162Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.855 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_729/CO[3]
                         net (fo=1, routed)           0.000     6.855    core_inst/tx_fifo_axis_tdata_reg[63]_i_729_n_0
    SLICE_X162Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.905 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_898/CO[3]
                         net (fo=1, routed)           0.000     6.905    core_inst/tx_fifo_axis_tdata_reg[63]_i_898_n_0
    SLICE_X162Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.955 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1067/CO[3]
                         net (fo=1, routed)           0.000     6.955    core_inst/tx_fifo_axis_tdata_reg[63]_i_1067_n_0
    SLICE_X162Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.005 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1236/CO[3]
                         net (fo=1, routed)           0.000     7.005    core_inst/tx_fifo_axis_tdata_reg[63]_i_1236_n_0
    SLICE_X162Y363       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     7.113 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1405/O[2]
                         net (fo=2, routed)           0.172     7.285    core_inst/p_0_in__0[31]
    SLICE_X163Y363       LUT2 (Prop_lut2_I1_O)        0.126     7.411 r  core_inst/tx_fifo_axis_tdata[63]_i_1515/O
                         net (fo=1, routed)           0.000     7.411    core_inst/tx_fifo_axis_tdata[63]_i_1515_n_0
    SLICE_X163Y363       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.662 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1442/CO[3]
                         net (fo=1, routed)           0.000     7.662    core_inst/tx_fifo_axis_tdata_reg[63]_i_1442_n_0
    SLICE_X163Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.711 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1437/CO[3]
                         net (fo=1, routed)           0.000     7.711    core_inst/tx_fifo_axis_tdata_reg[63]_i_1437_n_0
    SLICE_X163Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.760 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1432/CO[3]
                         net (fo=1, routed)           0.000     7.760    core_inst/tx_fifo_axis_tdata_reg[63]_i_1432_n_0
    SLICE_X163Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.809 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1427/CO[3]
                         net (fo=1, routed)           0.000     7.809    core_inst/tx_fifo_axis_tdata_reg[63]_i_1427_n_0
    SLICE_X163Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.858 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1422/CO[3]
                         net (fo=1, routed)           0.000     7.858    core_inst/tx_fifo_axis_tdata_reg[63]_i_1422_n_0
    SLICE_X163Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.907 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1417/CO[3]
                         net (fo=1, routed)           0.000     7.907    core_inst/tx_fifo_axis_tdata_reg[63]_i_1417_n_0
    SLICE_X163Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.956 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1412/CO[3]
                         net (fo=1, routed)           0.000     7.956    core_inst/tx_fifo_axis_tdata_reg[63]_i_1412_n_0
    SLICE_X163Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.005 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1411/CO[3]
                         net (fo=1, routed)           0.000     8.005    core_inst/tx_fifo_axis_tdata_reg[63]_i_1411_n_0
    SLICE_X163Y371       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     8.132 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1447/CO[0]
                         net (fo=35, routed)          0.543     8.675    core_inst/tx_fifo_axis_tdata_reg[63]_i_1447_n_3
    SLICE_X164Y363       LUT3 (Prop_lut3_I0_O)        0.130     8.805 r  core_inst/tx_fifo_axis_tdata[63]_i_1450/O
                         net (fo=1, routed)           0.000     8.805    core_inst/tx_fifo_axis_tdata[63]_i_1450_n_0
    SLICE_X164Y363       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     9.051 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1399/CO[3]
                         net (fo=1, routed)           0.000     9.051    core_inst/tx_fifo_axis_tdata_reg[63]_i_1399_n_0
    SLICE_X164Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.101 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1394/CO[3]
                         net (fo=1, routed)           0.000     9.101    core_inst/tx_fifo_axis_tdata_reg[63]_i_1394_n_0
    SLICE_X164Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.151 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1389/CO[3]
                         net (fo=1, routed)           0.000     9.151    core_inst/tx_fifo_axis_tdata_reg[63]_i_1389_n_0
    SLICE_X164Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.201 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1384/CO[3]
                         net (fo=1, routed)           0.000     9.201    core_inst/tx_fifo_axis_tdata_reg[63]_i_1384_n_0
    SLICE_X164Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.251 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1379/CO[3]
                         net (fo=1, routed)           0.000     9.251    core_inst/tx_fifo_axis_tdata_reg[63]_i_1379_n_0
    SLICE_X164Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.301 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1374/CO[3]
                         net (fo=1, routed)           0.000     9.301    core_inst/tx_fifo_axis_tdata_reg[63]_i_1374_n_0
    SLICE_X164Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.351 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1369/CO[3]
                         net (fo=1, routed)           0.000     9.351    core_inst/tx_fifo_axis_tdata_reg[63]_i_1369_n_0
    SLICE_X164Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.401 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1368/CO[3]
                         net (fo=1, routed)           0.000     9.401    core_inst/tx_fifo_axis_tdata_reg[63]_i_1368_n_0
    SLICE_X164Y371       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074     9.475 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1404/CO[1]
                         net (fo=35, routed)          0.473     9.948    core_inst/tx_fifo_axis_tdata_reg[63]_i_1404_n_2
    SLICE_X165Y363       LUT3 (Prop_lut3_I0_O)        0.120    10.068 r  core_inst/tx_fifo_axis_tdata[63]_i_1408/O
                         net (fo=1, routed)           0.000    10.068    core_inst/tx_fifo_axis_tdata[63]_i_1408_n_0
    SLICE_X165Y363       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    10.325 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1357/CO[3]
                         net (fo=1, routed)           0.000    10.325    core_inst/tx_fifo_axis_tdata_reg[63]_i_1357_n_0
    SLICE_X165Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.374 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1352/CO[3]
                         net (fo=1, routed)           0.000    10.374    core_inst/tx_fifo_axis_tdata_reg[63]_i_1352_n_0
    SLICE_X165Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.423 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1347/CO[3]
                         net (fo=1, routed)           0.000    10.423    core_inst/tx_fifo_axis_tdata_reg[63]_i_1347_n_0
    SLICE_X165Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.472 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1342/CO[3]
                         net (fo=1, routed)           0.000    10.472    core_inst/tx_fifo_axis_tdata_reg[63]_i_1342_n_0
    SLICE_X165Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.521 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1337/CO[3]
                         net (fo=1, routed)           0.000    10.521    core_inst/tx_fifo_axis_tdata_reg[63]_i_1337_n_0
    SLICE_X165Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.570 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1332/CO[3]
                         net (fo=1, routed)           0.000    10.570    core_inst/tx_fifo_axis_tdata_reg[63]_i_1332_n_0
    SLICE_X165Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.619 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1327/CO[3]
                         net (fo=1, routed)           0.000    10.619    core_inst/tx_fifo_axis_tdata_reg[63]_i_1327_n_0
    SLICE_X165Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.668 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1326/CO[3]
                         net (fo=1, routed)           0.000    10.668    core_inst/tx_fifo_axis_tdata_reg[63]_i_1326_n_0
    SLICE_X165Y371       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    10.743 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1362/CO[1]
                         net (fo=35, routed)          0.510    11.253    core_inst/tx_fifo_axis_tdata_reg[63]_i_1362_n_2
    SLICE_X166Y367       LUT3 (Prop_lut3_I0_O)        0.118    11.371 r  core_inst/tx_fifo_axis_tdata[63]_i_1361/O
                         net (fo=1, routed)           0.000    11.371    core_inst/tx_fifo_axis_tdata[63]_i_1361_n_0
    SLICE_X166Y367       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    11.609 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1310/CO[3]
                         net (fo=1, routed)           0.000    11.609    core_inst/tx_fifo_axis_tdata_reg[63]_i_1310_n_0
    SLICE_X166Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.659 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1305/CO[3]
                         net (fo=1, routed)           0.000    11.659    core_inst/tx_fifo_axis_tdata_reg[63]_i_1305_n_0
    SLICE_X166Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.709 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1300/CO[3]
                         net (fo=1, routed)           0.000    11.709    core_inst/tx_fifo_axis_tdata_reg[63]_i_1300_n_0
    SLICE_X166Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.759 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1295/CO[3]
                         net (fo=1, routed)           0.000    11.759    core_inst/tx_fifo_axis_tdata_reg[63]_i_1295_n_0
    SLICE_X166Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.809 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1290/CO[3]
                         net (fo=1, routed)           0.000    11.809    core_inst/tx_fifo_axis_tdata_reg[63]_i_1290_n_0
    SLICE_X166Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.859 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1285/CO[3]
                         net (fo=1, routed)           0.000    11.859    core_inst/tx_fifo_axis_tdata_reg[63]_i_1285_n_0
    SLICE_X166Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.909 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1284/CO[3]
                         net (fo=1, routed)           0.000    11.909    core_inst/tx_fifo_axis_tdata_reg[63]_i_1284_n_0
    SLICE_X166Y374       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    11.983 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1320/CO[1]
                         net (fo=35, routed)          0.466    12.449    core_inst/tx_fifo_axis_tdata_reg[63]_i_1320_n_2
    SLICE_X167Y369       LUT3 (Prop_lut3_I0_O)        0.120    12.569 r  core_inst/tx_fifo_axis_tdata[63]_i_1323/O
                         net (fo=1, routed)           0.000    12.569    core_inst/tx_fifo_axis_tdata[63]_i_1323_n_0
    SLICE_X167Y369       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    12.826 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1273/CO[3]
                         net (fo=1, routed)           0.000    12.826    core_inst/tx_fifo_axis_tdata_reg[63]_i_1273_n_0
    SLICE_X167Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.875 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1268/CO[3]
                         net (fo=1, routed)           0.000    12.875    core_inst/tx_fifo_axis_tdata_reg[63]_i_1268_n_0
    SLICE_X167Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.924 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1263/CO[3]
                         net (fo=1, routed)           0.000    12.924    core_inst/tx_fifo_axis_tdata_reg[63]_i_1263_n_0
    SLICE_X167Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.973 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1258/CO[3]
                         net (fo=1, routed)           0.000    12.973    core_inst/tx_fifo_axis_tdata_reg[63]_i_1258_n_0
    SLICE_X167Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.022 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1253/CO[3]
                         net (fo=1, routed)           0.000    13.022    core_inst/tx_fifo_axis_tdata_reg[63]_i_1253_n_0
    SLICE_X167Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.071 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1248/CO[3]
                         net (fo=1, routed)           0.007    13.078    core_inst/tx_fifo_axis_tdata_reg[63]_i_1248_n_0
    SLICE_X167Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.127 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1243/CO[3]
                         net (fo=1, routed)           0.000    13.127    core_inst/tx_fifo_axis_tdata_reg[63]_i_1243_n_0
    SLICE_X167Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.176 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1242/CO[3]
                         net (fo=1, routed)           0.000    13.176    core_inst/tx_fifo_axis_tdata_reg[63]_i_1242_n_0
    SLICE_X167Y377       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    13.251 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1278/CO[1]
                         net (fo=35, routed)          0.462    13.713    core_inst/tx_fifo_axis_tdata_reg[63]_i_1278_n_2
    SLICE_X165Y372       LUT3 (Prop_lut3_I0_O)        0.118    13.831 r  core_inst/tx_fifo_axis_tdata[63]_i_1281/O
                         net (fo=1, routed)           0.000    13.831    core_inst/tx_fifo_axis_tdata[63]_i_1281_n_0
    SLICE_X165Y372       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    14.088 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1230/CO[3]
                         net (fo=1, routed)           0.000    14.088    core_inst/tx_fifo_axis_tdata_reg[63]_i_1230_n_0
    SLICE_X165Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.137 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1225/CO[3]
                         net (fo=1, routed)           0.000    14.137    core_inst/tx_fifo_axis_tdata_reg[63]_i_1225_n_0
    SLICE_X165Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.186 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1220/CO[3]
                         net (fo=1, routed)           0.007    14.192    core_inst/tx_fifo_axis_tdata_reg[63]_i_1220_n_0
    SLICE_X165Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.241 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1215/CO[3]
                         net (fo=1, routed)           0.000    14.241    core_inst/tx_fifo_axis_tdata_reg[63]_i_1215_n_0
    SLICE_X165Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.290 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1210/CO[3]
                         net (fo=1, routed)           0.000    14.290    core_inst/tx_fifo_axis_tdata_reg[63]_i_1210_n_0
    SLICE_X165Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.339 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1205/CO[3]
                         net (fo=1, routed)           0.000    14.339    core_inst/tx_fifo_axis_tdata_reg[63]_i_1205_n_0
    SLICE_X165Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.388 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1200/CO[3]
                         net (fo=1, routed)           0.000    14.388    core_inst/tx_fifo_axis_tdata_reg[63]_i_1200_n_0
    SLICE_X165Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.437 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1199/CO[3]
                         net (fo=1, routed)           0.000    14.437    core_inst/tx_fifo_axis_tdata_reg[63]_i_1199_n_0
    SLICE_X165Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    14.512 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1235/CO[1]
                         net (fo=35, routed)          0.499    15.011    core_inst/tx_fifo_axis_tdata_reg[63]_i_1235_n_2
    SLICE_X164Y372       LUT3 (Prop_lut3_I0_O)        0.118    15.129 r  core_inst/tx_fifo_axis_tdata[63]_i_1239/O
                         net (fo=1, routed)           0.000    15.129    core_inst/tx_fifo_axis_tdata[63]_i_1239_n_0
    SLICE_X164Y372       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    15.375 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1188/CO[3]
                         net (fo=1, routed)           0.000    15.375    core_inst/tx_fifo_axis_tdata_reg[63]_i_1188_n_0
    SLICE_X164Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.425 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1183/CO[3]
                         net (fo=1, routed)           0.000    15.425    core_inst/tx_fifo_axis_tdata_reg[63]_i_1183_n_0
    SLICE_X164Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.475 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1178/CO[3]
                         net (fo=1, routed)           0.007    15.482    core_inst/tx_fifo_axis_tdata_reg[63]_i_1178_n_0
    SLICE_X164Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.532 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1173/CO[3]
                         net (fo=1, routed)           0.000    15.532    core_inst/tx_fifo_axis_tdata_reg[63]_i_1173_n_0
    SLICE_X164Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.582 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1168/CO[3]
                         net (fo=1, routed)           0.000    15.582    core_inst/tx_fifo_axis_tdata_reg[63]_i_1168_n_0
    SLICE_X164Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.632 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1163/CO[3]
                         net (fo=1, routed)           0.000    15.632    core_inst/tx_fifo_axis_tdata_reg[63]_i_1163_n_0
    SLICE_X164Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.682 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1158/CO[3]
                         net (fo=1, routed)           0.000    15.682    core_inst/tx_fifo_axis_tdata_reg[63]_i_1158_n_0
    SLICE_X164Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.732 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1157/CO[3]
                         net (fo=1, routed)           0.000    15.732    core_inst/tx_fifo_axis_tdata_reg[63]_i_1157_n_0
    SLICE_X164Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    15.806 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1193/CO[1]
                         net (fo=35, routed)          0.535    16.341    core_inst/tx_fifo_axis_tdata_reg[63]_i_1193_n_2
    SLICE_X163Y372       LUT3 (Prop_lut3_I0_O)        0.120    16.461 r  core_inst/tx_fifo_axis_tdata[63]_i_1196/O
                         net (fo=1, routed)           0.000    16.461    core_inst/tx_fifo_axis_tdata[63]_i_1196_n_0
    SLICE_X163Y372       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    16.718 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1146/CO[3]
                         net (fo=1, routed)           0.000    16.718    core_inst/tx_fifo_axis_tdata_reg[63]_i_1146_n_0
    SLICE_X163Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.767 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1141/CO[3]
                         net (fo=1, routed)           0.000    16.767    core_inst/tx_fifo_axis_tdata_reg[63]_i_1141_n_0
    SLICE_X163Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.816 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1136/CO[3]
                         net (fo=1, routed)           0.007    16.823    core_inst/tx_fifo_axis_tdata_reg[63]_i_1136_n_0
    SLICE_X163Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.872 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1131/CO[3]
                         net (fo=1, routed)           0.000    16.872    core_inst/tx_fifo_axis_tdata_reg[63]_i_1131_n_0
    SLICE_X163Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.921 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1126/CO[3]
                         net (fo=1, routed)           0.000    16.921    core_inst/tx_fifo_axis_tdata_reg[63]_i_1126_n_0
    SLICE_X163Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.970 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1121/CO[3]
                         net (fo=1, routed)           0.000    16.970    core_inst/tx_fifo_axis_tdata_reg[63]_i_1121_n_0
    SLICE_X163Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.019 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1116/CO[3]
                         net (fo=1, routed)           0.000    17.019    core_inst/tx_fifo_axis_tdata_reg[63]_i_1116_n_0
    SLICE_X163Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.068 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1115/CO[3]
                         net (fo=1, routed)           0.000    17.068    core_inst/tx_fifo_axis_tdata_reg[63]_i_1115_n_0
    SLICE_X163Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    17.143 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1151/CO[1]
                         net (fo=35, routed)          0.376    17.519    core_inst/tx_fifo_axis_tdata_reg[63]_i_1151_n_2
    SLICE_X162Y377       LUT3 (Prop_lut3_I0_O)        0.118    17.637 r  core_inst/tx_fifo_axis_tdata[63]_i_1154/O
                         net (fo=1, routed)           0.000    17.637    core_inst/tx_fifo_axis_tdata[63]_i_1154_n_0
    SLICE_X162Y377       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    17.883 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    17.883    core_inst/tx_fifo_axis_tdata_reg[63]_i_1104_n_0
    SLICE_X162Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.933 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1099/CO[3]
                         net (fo=1, routed)           0.000    17.933    core_inst/tx_fifo_axis_tdata_reg[63]_i_1099_n_0
    SLICE_X162Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.983 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    17.983    core_inst/tx_fifo_axis_tdata_reg[63]_i_1094_n_0
    SLICE_X162Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.033 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1089/CO[3]
                         net (fo=1, routed)           0.000    18.033    core_inst/tx_fifo_axis_tdata_reg[63]_i_1089_n_0
    SLICE_X162Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.083 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1084/CO[3]
                         net (fo=1, routed)           0.000    18.083    core_inst/tx_fifo_axis_tdata_reg[63]_i_1084_n_0
    SLICE_X162Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.133 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1079/CO[3]
                         net (fo=1, routed)           0.000    18.133    core_inst/tx_fifo_axis_tdata_reg[63]_i_1079_n_0
    SLICE_X162Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.183 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1074/CO[3]
                         net (fo=1, routed)           0.000    18.183    core_inst/tx_fifo_axis_tdata_reg[63]_i_1074_n_0
    SLICE_X162Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.233 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1073/CO[3]
                         net (fo=1, routed)           0.000    18.233    core_inst/tx_fifo_axis_tdata_reg[63]_i_1073_n_0
    SLICE_X162Y385       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    18.307 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1109/CO[1]
                         net (fo=35, routed)          0.422    18.729    core_inst/tx_fifo_axis_tdata_reg[63]_i_1109_n_2
    SLICE_X163Y381       LUT3 (Prop_lut3_I0_O)        0.120    18.849 r  core_inst/tx_fifo_axis_tdata[63]_i_1112/O
                         net (fo=1, routed)           0.000    18.849    core_inst/tx_fifo_axis_tdata[63]_i_1112_n_0
    SLICE_X163Y381       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    19.106 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1061/CO[3]
                         net (fo=1, routed)           0.000    19.106    core_inst/tx_fifo_axis_tdata_reg[63]_i_1061_n_0
    SLICE_X163Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.155 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1056/CO[3]
                         net (fo=1, routed)           0.000    19.155    core_inst/tx_fifo_axis_tdata_reg[63]_i_1056_n_0
    SLICE_X163Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.204 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1051/CO[3]
                         net (fo=1, routed)           0.000    19.204    core_inst/tx_fifo_axis_tdata_reg[63]_i_1051_n_0
    SLICE_X163Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.253 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1046/CO[3]
                         net (fo=1, routed)           0.000    19.253    core_inst/tx_fifo_axis_tdata_reg[63]_i_1046_n_0
    SLICE_X163Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.302 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1041/CO[3]
                         net (fo=1, routed)           0.000    19.302    core_inst/tx_fifo_axis_tdata_reg[63]_i_1041_n_0
    SLICE_X163Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.351 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1036/CO[3]
                         net (fo=1, routed)           0.000    19.351    core_inst/tx_fifo_axis_tdata_reg[63]_i_1036_n_0
    SLICE_X163Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.400 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1031/CO[3]
                         net (fo=1, routed)           0.000    19.400    core_inst/tx_fifo_axis_tdata_reg[63]_i_1031_n_0
    SLICE_X163Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.449 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1030/CO[3]
                         net (fo=1, routed)           0.000    19.449    core_inst/tx_fifo_axis_tdata_reg[63]_i_1030_n_0
    SLICE_X163Y389       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    19.524 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1066/CO[1]
                         net (fo=35, routed)          0.563    20.087    core_inst/tx_fifo_axis_tdata_reg[63]_i_1066_n_2
    SLICE_X164Y381       LUT3 (Prop_lut3_I0_O)        0.118    20.205 r  core_inst/tx_fifo_axis_tdata[63]_i_1069/O
                         net (fo=1, routed)           0.000    20.205    core_inst/tx_fifo_axis_tdata[63]_i_1069_n_0
    SLICE_X164Y381       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.177    20.382 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1019/CO[3]
                         net (fo=1, routed)           0.000    20.382    core_inst/tx_fifo_axis_tdata_reg[63]_i_1019_n_0
    SLICE_X164Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.432 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1014/CO[3]
                         net (fo=1, routed)           0.000    20.432    core_inst/tx_fifo_axis_tdata_reg[63]_i_1014_n_0
    SLICE_X164Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.482 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1009/CO[3]
                         net (fo=1, routed)           0.000    20.482    core_inst/tx_fifo_axis_tdata_reg[63]_i_1009_n_0
    SLICE_X164Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.532 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1004/CO[3]
                         net (fo=1, routed)           0.000    20.532    core_inst/tx_fifo_axis_tdata_reg[63]_i_1004_n_0
    SLICE_X164Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.582 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_999/CO[3]
                         net (fo=1, routed)           0.000    20.582    core_inst/tx_fifo_axis_tdata_reg[63]_i_999_n_0
    SLICE_X164Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.632 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_994/CO[3]
                         net (fo=1, routed)           0.000    20.632    core_inst/tx_fifo_axis_tdata_reg[63]_i_994_n_0
    SLICE_X164Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.682 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_989/CO[3]
                         net (fo=1, routed)           0.000    20.682    core_inst/tx_fifo_axis_tdata_reg[63]_i_989_n_0
    SLICE_X164Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.732 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_988/CO[3]
                         net (fo=1, routed)           0.000    20.732    core_inst/tx_fifo_axis_tdata_reg[63]_i_988_n_0
    SLICE_X164Y389       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    20.806 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1024/CO[1]
                         net (fo=35, routed)          0.415    21.221    core_inst/tx_fifo_axis_tdata_reg[63]_i_1024_n_2
    SLICE_X166Y384       LUT3 (Prop_lut3_I0_O)        0.120    21.341 r  core_inst/tx_fifo_axis_tdata[63]_i_1027/O
                         net (fo=1, routed)           0.000    21.341    core_inst/tx_fifo_axis_tdata[63]_i_1027_n_0
    SLICE_X166Y384       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    21.587 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_977/CO[3]
                         net (fo=1, routed)           0.000    21.587    core_inst/tx_fifo_axis_tdata_reg[63]_i_977_n_0
    SLICE_X166Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.637 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_972/CO[3]
                         net (fo=1, routed)           0.000    21.637    core_inst/tx_fifo_axis_tdata_reg[63]_i_972_n_0
    SLICE_X166Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.687 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_967/CO[3]
                         net (fo=1, routed)           0.000    21.687    core_inst/tx_fifo_axis_tdata_reg[63]_i_967_n_0
    SLICE_X166Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.737 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_962/CO[3]
                         net (fo=1, routed)           0.000    21.737    core_inst/tx_fifo_axis_tdata_reg[63]_i_962_n_0
    SLICE_X166Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.787 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_957/CO[3]
                         net (fo=1, routed)           0.000    21.787    core_inst/tx_fifo_axis_tdata_reg[63]_i_957_n_0
    SLICE_X166Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.837 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_952/CO[3]
                         net (fo=1, routed)           0.000    21.837    core_inst/tx_fifo_axis_tdata_reg[63]_i_952_n_0
    SLICE_X166Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.887 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_947/CO[3]
                         net (fo=1, routed)           0.000    21.887    core_inst/tx_fifo_axis_tdata_reg[63]_i_947_n_0
    SLICE_X166Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.937 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_946/CO[3]
                         net (fo=1, routed)           0.000    21.937    core_inst/tx_fifo_axis_tdata_reg[63]_i_946_n_0
    SLICE_X166Y392       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    22.011 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_982/CO[1]
                         net (fo=35, routed)          0.409    22.420    core_inst/tx_fifo_axis_tdata_reg[63]_i_982_n_2
    SLICE_X165Y387       LUT3 (Prop_lut3_I0_O)        0.120    22.540 r  core_inst/tx_fifo_axis_tdata[63]_i_985/O
                         net (fo=1, routed)           0.000    22.540    core_inst/tx_fifo_axis_tdata[63]_i_985_n_0
    SLICE_X165Y387       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    22.797 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_935/CO[3]
                         net (fo=1, routed)           0.000    22.797    core_inst/tx_fifo_axis_tdata_reg[63]_i_935_n_0
    SLICE_X165Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.846 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_930/CO[3]
                         net (fo=1, routed)           0.000    22.846    core_inst/tx_fifo_axis_tdata_reg[63]_i_930_n_0
    SLICE_X165Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.895 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_925/CO[3]
                         net (fo=1, routed)           0.000    22.895    core_inst/tx_fifo_axis_tdata_reg[63]_i_925_n_0
    SLICE_X165Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.944 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_920/CO[3]
                         net (fo=1, routed)           0.000    22.944    core_inst/tx_fifo_axis_tdata_reg[63]_i_920_n_0
    SLICE_X165Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.993 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_915/CO[3]
                         net (fo=1, routed)           0.000    22.993    core_inst/tx_fifo_axis_tdata_reg[63]_i_915_n_0
    SLICE_X165Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.042 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_910/CO[3]
                         net (fo=1, routed)           0.000    23.042    core_inst/tx_fifo_axis_tdata_reg[63]_i_910_n_0
    SLICE_X165Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.091 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_905/CO[3]
                         net (fo=1, routed)           0.000    23.091    core_inst/tx_fifo_axis_tdata_reg[63]_i_905_n_0
    SLICE_X165Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.140 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_904/CO[3]
                         net (fo=1, routed)           0.000    23.140    core_inst/tx_fifo_axis_tdata_reg[63]_i_904_n_0
    SLICE_X165Y395       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    23.215 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_940/CO[1]
                         net (fo=35, routed)          0.466    23.681    core_inst/tx_fifo_axis_tdata_reg[63]_i_940_n_2
    SLICE_X164Y390       LUT3 (Prop_lut3_I0_O)        0.118    23.799 r  core_inst/tx_fifo_axis_tdata[63]_i_943/O
                         net (fo=1, routed)           0.000    23.799    core_inst/tx_fifo_axis_tdata[63]_i_943_n_0
    SLICE_X164Y390       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    24.045 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_892/CO[3]
                         net (fo=1, routed)           0.000    24.045    core_inst/tx_fifo_axis_tdata_reg[63]_i_892_n_0
    SLICE_X164Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.095 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_887/CO[3]
                         net (fo=1, routed)           0.000    24.095    core_inst/tx_fifo_axis_tdata_reg[63]_i_887_n_0
    SLICE_X164Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.145 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_882/CO[3]
                         net (fo=1, routed)           0.000    24.145    core_inst/tx_fifo_axis_tdata_reg[63]_i_882_n_0
    SLICE_X164Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.195 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_877/CO[3]
                         net (fo=1, routed)           0.000    24.195    core_inst/tx_fifo_axis_tdata_reg[63]_i_877_n_0
    SLICE_X164Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.245 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_872/CO[3]
                         net (fo=1, routed)           0.000    24.245    core_inst/tx_fifo_axis_tdata_reg[63]_i_872_n_0
    SLICE_X164Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.295 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_867/CO[3]
                         net (fo=1, routed)           0.000    24.295    core_inst/tx_fifo_axis_tdata_reg[63]_i_867_n_0
    SLICE_X164Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.345 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_862/CO[3]
                         net (fo=1, routed)           0.000    24.345    core_inst/tx_fifo_axis_tdata_reg[63]_i_862_n_0
    SLICE_X164Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.395 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_861/CO[3]
                         net (fo=1, routed)           0.000    24.395    core_inst/tx_fifo_axis_tdata_reg[63]_i_861_n_0
    SLICE_X164Y398       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    24.469 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_897/CO[1]
                         net (fo=35, routed)          0.483    24.952    core_inst/tx_fifo_axis_tdata_reg[63]_i_897_n_2
    SLICE_X163Y390       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    25.308 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_850/CO[3]
                         net (fo=1, routed)           0.000    25.308    core_inst/tx_fifo_axis_tdata_reg[63]_i_850_n_0
    SLICE_X163Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.357 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_845/CO[3]
                         net (fo=1, routed)           0.000    25.357    core_inst/tx_fifo_axis_tdata_reg[63]_i_845_n_0
    SLICE_X163Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.406 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_840/CO[3]
                         net (fo=1, routed)           0.000    25.406    core_inst/tx_fifo_axis_tdata_reg[63]_i_840_n_0
    SLICE_X163Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.455 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_835/CO[3]
                         net (fo=1, routed)           0.000    25.455    core_inst/tx_fifo_axis_tdata_reg[63]_i_835_n_0
    SLICE_X163Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.504 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_830/CO[3]
                         net (fo=1, routed)           0.000    25.504    core_inst/tx_fifo_axis_tdata_reg[63]_i_830_n_0
    SLICE_X163Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.553 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_825/CO[3]
                         net (fo=1, routed)           0.000    25.553    core_inst/tx_fifo_axis_tdata_reg[63]_i_825_n_0
    SLICE_X163Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.602 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_820/CO[3]
                         net (fo=1, routed)           0.000    25.602    core_inst/tx_fifo_axis_tdata_reg[63]_i_820_n_0
    SLICE_X163Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.651 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_819/CO[3]
                         net (fo=1, routed)           0.000    25.651    core_inst/tx_fifo_axis_tdata_reg[63]_i_819_n_0
    SLICE_X163Y398       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    25.726 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_855/CO[1]
                         net (fo=35, routed)          0.474    26.200    core_inst/tx_fifo_axis_tdata_reg[63]_i_855_n_2
    SLICE_X161Y392       LUT3 (Prop_lut3_I0_O)        0.118    26.318 r  core_inst/tx_fifo_axis_tdata[63]_i_858/O
                         net (fo=1, routed)           0.000    26.318    core_inst/tx_fifo_axis_tdata[63]_i_858_n_0
    SLICE_X161Y392       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    26.575 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_808/CO[3]
                         net (fo=1, routed)           0.000    26.575    core_inst/tx_fifo_axis_tdata_reg[63]_i_808_n_0
    SLICE_X161Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.624 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_803/CO[3]
                         net (fo=1, routed)           0.000    26.624    core_inst/tx_fifo_axis_tdata_reg[63]_i_803_n_0
    SLICE_X161Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.673 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_798/CO[3]
                         net (fo=1, routed)           0.000    26.673    core_inst/tx_fifo_axis_tdata_reg[63]_i_798_n_0
    SLICE_X161Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.722 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_793/CO[3]
                         net (fo=1, routed)           0.000    26.722    core_inst/tx_fifo_axis_tdata_reg[63]_i_793_n_0
    SLICE_X161Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.771 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_788/CO[3]
                         net (fo=1, routed)           0.000    26.771    core_inst/tx_fifo_axis_tdata_reg[63]_i_788_n_0
    SLICE_X161Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.820 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_783/CO[3]
                         net (fo=1, routed)           0.000    26.820    core_inst/tx_fifo_axis_tdata_reg[63]_i_783_n_0
    SLICE_X161Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.869 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_778/CO[3]
                         net (fo=1, routed)           0.000    26.869    core_inst/tx_fifo_axis_tdata_reg[63]_i_778_n_0
    SLICE_X161Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.918 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_777/CO[3]
                         net (fo=1, routed)           0.001    26.918    core_inst/tx_fifo_axis_tdata_reg[63]_i_777_n_0
    SLICE_X161Y400       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    26.993 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_813/CO[1]
                         net (fo=35, routed)          0.502    27.495    core_inst/tx_fifo_axis_tdata_reg[63]_i_813_n_2
    SLICE_X162Y394       LUT3 (Prop_lut3_I0_O)        0.118    27.613 r  core_inst/tx_fifo_axis_tdata[63]_i_816/O
                         net (fo=1, routed)           0.000    27.613    core_inst/tx_fifo_axis_tdata[63]_i_816_n_0
    SLICE_X162Y394       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    27.859 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_766/CO[3]
                         net (fo=1, routed)           0.000    27.859    core_inst/tx_fifo_axis_tdata_reg[63]_i_766_n_0
    SLICE_X162Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    27.909 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_761/CO[3]
                         net (fo=1, routed)           0.000    27.909    core_inst/tx_fifo_axis_tdata_reg[63]_i_761_n_0
    SLICE_X162Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    27.959 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_756/CO[3]
                         net (fo=1, routed)           0.000    27.959    core_inst/tx_fifo_axis_tdata_reg[63]_i_756_n_0
    SLICE_X162Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.009 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_751/CO[3]
                         net (fo=1, routed)           0.000    28.009    core_inst/tx_fifo_axis_tdata_reg[63]_i_751_n_0
    SLICE_X162Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.059 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_746/CO[3]
                         net (fo=1, routed)           0.000    28.059    core_inst/tx_fifo_axis_tdata_reg[63]_i_746_n_0
    SLICE_X162Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.109 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_741/CO[3]
                         net (fo=1, routed)           0.001    28.110    core_inst/tx_fifo_axis_tdata_reg[63]_i_741_n_0
    SLICE_X162Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.160 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_736/CO[3]
                         net (fo=1, routed)           0.000    28.160    core_inst/tx_fifo_axis_tdata_reg[63]_i_736_n_0
    SLICE_X162Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.210 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_735/CO[3]
                         net (fo=1, routed)           0.000    28.210    core_inst/tx_fifo_axis_tdata_reg[63]_i_735_n_0
    SLICE_X162Y402       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    28.284 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_771/CO[1]
                         net (fo=35, routed)          0.376    28.660    core_inst/tx_fifo_axis_tdata_reg[63]_i_771_n_2
    SLICE_X165Y397       LUT3 (Prop_lut3_I0_O)        0.120    28.780 r  core_inst/tx_fifo_axis_tdata[63]_i_774/O
                         net (fo=1, routed)           0.000    28.780    core_inst/tx_fifo_axis_tdata[63]_i_774_n_0
    SLICE_X165Y397       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    29.037 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_723/CO[3]
                         net (fo=1, routed)           0.000    29.037    core_inst/tx_fifo_axis_tdata_reg[63]_i_723_n_0
    SLICE_X165Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.086 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_718/CO[3]
                         net (fo=1, routed)           0.000    29.086    core_inst/tx_fifo_axis_tdata_reg[63]_i_718_n_0
    SLICE_X165Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.135 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_713/CO[3]
                         net (fo=1, routed)           0.001    29.136    core_inst/tx_fifo_axis_tdata_reg[63]_i_713_n_0
    SLICE_X165Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.185 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_708/CO[3]
                         net (fo=1, routed)           0.000    29.185    core_inst/tx_fifo_axis_tdata_reg[63]_i_708_n_0
    SLICE_X165Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.234 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_703/CO[3]
                         net (fo=1, routed)           0.000    29.234    core_inst/tx_fifo_axis_tdata_reg[63]_i_703_n_0
    SLICE_X165Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.283 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_698/CO[3]
                         net (fo=1, routed)           0.000    29.283    core_inst/tx_fifo_axis_tdata_reg[63]_i_698_n_0
    SLICE_X165Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.332 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_693/CO[3]
                         net (fo=1, routed)           0.000    29.332    core_inst/tx_fifo_axis_tdata_reg[63]_i_693_n_0
    SLICE_X165Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.381 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_692/CO[3]
                         net (fo=1, routed)           0.000    29.381    core_inst/tx_fifo_axis_tdata_reg[63]_i_692_n_0
    SLICE_X165Y405       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    29.456 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_728/CO[1]
                         net (fo=35, routed)          0.468    29.923    core_inst/tx_fifo_axis_tdata_reg[63]_i_728_n_2
    SLICE_X164Y400       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    30.287 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_681/CO[3]
                         net (fo=1, routed)           0.000    30.287    core_inst/tx_fifo_axis_tdata_reg[63]_i_681_n_0
    SLICE_X164Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.337 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_676/CO[3]
                         net (fo=1, routed)           0.000    30.337    core_inst/tx_fifo_axis_tdata_reg[63]_i_676_n_0
    SLICE_X164Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.387 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_671/CO[3]
                         net (fo=1, routed)           0.000    30.387    core_inst/tx_fifo_axis_tdata_reg[63]_i_671_n_0
    SLICE_X164Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.437 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_666/CO[3]
                         net (fo=1, routed)           0.000    30.437    core_inst/tx_fifo_axis_tdata_reg[63]_i_666_n_0
    SLICE_X164Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.487 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_661/CO[3]
                         net (fo=1, routed)           0.000    30.487    core_inst/tx_fifo_axis_tdata_reg[63]_i_661_n_0
    SLICE_X164Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.537 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_656/CO[3]
                         net (fo=1, routed)           0.000    30.537    core_inst/tx_fifo_axis_tdata_reg[63]_i_656_n_0
    SLICE_X164Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.587 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_651/CO[3]
                         net (fo=1, routed)           0.000    30.587    core_inst/tx_fifo_axis_tdata_reg[63]_i_651_n_0
    SLICE_X164Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.637 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_650/CO[3]
                         net (fo=1, routed)           0.000    30.637    core_inst/tx_fifo_axis_tdata_reg[63]_i_650_n_0
    SLICE_X164Y408       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    30.711 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_686/CO[1]
                         net (fo=35, routed)          0.474    31.185    core_inst/tx_fifo_axis_tdata_reg[63]_i_686_n_2
    SLICE_X163Y402       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    31.541 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_639/CO[3]
                         net (fo=1, routed)           0.000    31.541    core_inst/tx_fifo_axis_tdata_reg[63]_i_639_n_0
    SLICE_X163Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.590 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_634/CO[3]
                         net (fo=1, routed)           0.000    31.590    core_inst/tx_fifo_axis_tdata_reg[63]_i_634_n_0
    SLICE_X163Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.639 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_629/CO[3]
                         net (fo=1, routed)           0.000    31.639    core_inst/tx_fifo_axis_tdata_reg[63]_i_629_n_0
    SLICE_X163Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.688 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_624/CO[3]
                         net (fo=1, routed)           0.000    31.688    core_inst/tx_fifo_axis_tdata_reg[63]_i_624_n_0
    SLICE_X163Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.737 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_619/CO[3]
                         net (fo=1, routed)           0.000    31.737    core_inst/tx_fifo_axis_tdata_reg[63]_i_619_n_0
    SLICE_X163Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.786 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_614/CO[3]
                         net (fo=1, routed)           0.000    31.786    core_inst/tx_fifo_axis_tdata_reg[63]_i_614_n_0
    SLICE_X163Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.835 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_609/CO[3]
                         net (fo=1, routed)           0.000    31.835    core_inst/tx_fifo_axis_tdata_reg[63]_i_609_n_0
    SLICE_X163Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.884 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_608/CO[3]
                         net (fo=1, routed)           0.000    31.884    core_inst/tx_fifo_axis_tdata_reg[63]_i_608_n_0
    SLICE_X163Y410       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    31.959 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_644/CO[1]
                         net (fo=35, routed)          0.510    32.469    core_inst/tx_fifo_axis_tdata_reg[63]_i_644_n_2
    SLICE_X162Y403       LUT3 (Prop_lut3_I0_O)        0.118    32.587 r  core_inst/tx_fifo_axis_tdata[63]_i_647/O
                         net (fo=1, routed)           0.000    32.587    core_inst/tx_fifo_axis_tdata[63]_i_647_n_0
    SLICE_X162Y403       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    32.833 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_597/CO[3]
                         net (fo=1, routed)           0.000    32.833    core_inst/tx_fifo_axis_tdata_reg[63]_i_597_n_0
    SLICE_X162Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.883 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_592/CO[3]
                         net (fo=1, routed)           0.000    32.883    core_inst/tx_fifo_axis_tdata_reg[63]_i_592_n_0
    SLICE_X162Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.933 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_587/CO[3]
                         net (fo=1, routed)           0.000    32.933    core_inst/tx_fifo_axis_tdata_reg[63]_i_587_n_0
    SLICE_X162Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.983 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_582/CO[3]
                         net (fo=1, routed)           0.000    32.983    core_inst/tx_fifo_axis_tdata_reg[63]_i_582_n_0
    SLICE_X162Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.033 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_577/CO[3]
                         net (fo=1, routed)           0.000    33.033    core_inst/tx_fifo_axis_tdata_reg[63]_i_577_n_0
    SLICE_X162Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.083 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_572/CO[3]
                         net (fo=1, routed)           0.000    33.083    core_inst/tx_fifo_axis_tdata_reg[63]_i_572_n_0
    SLICE_X162Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.133 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_567/CO[3]
                         net (fo=1, routed)           0.000    33.133    core_inst/tx_fifo_axis_tdata_reg[63]_i_567_n_0
    SLICE_X162Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.183 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_566/CO[3]
                         net (fo=1, routed)           0.000    33.183    core_inst/tx_fifo_axis_tdata_reg[63]_i_566_n_0
    SLICE_X162Y411       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    33.257 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_602/CO[1]
                         net (fo=35, routed)          0.514    33.771    core_inst/tx_fifo_axis_tdata_reg[63]_i_602_n_2
    SLICE_X160Y407       LUT3 (Prop_lut3_I0_O)        0.120    33.891 r  core_inst/tx_fifo_axis_tdata[63]_i_601/O
                         net (fo=1, routed)           0.000    33.891    core_inst/tx_fifo_axis_tdata[63]_i_601_n_0
    SLICE_X160Y407       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    34.129 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_549/CO[3]
                         net (fo=1, routed)           0.000    34.129    core_inst/tx_fifo_axis_tdata_reg[63]_i_549_n_0
    SLICE_X160Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.179 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_544/CO[3]
                         net (fo=1, routed)           0.000    34.179    core_inst/tx_fifo_axis_tdata_reg[63]_i_544_n_0
    SLICE_X160Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.229 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_539/CO[3]
                         net (fo=1, routed)           0.000    34.229    core_inst/tx_fifo_axis_tdata_reg[63]_i_539_n_0
    SLICE_X160Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.279 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_534/CO[3]
                         net (fo=1, routed)           0.000    34.279    core_inst/tx_fifo_axis_tdata_reg[63]_i_534_n_0
    SLICE_X160Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.329 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_529/CO[3]
                         net (fo=1, routed)           0.000    34.329    core_inst/tx_fifo_axis_tdata_reg[63]_i_529_n_0
    SLICE_X160Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.379 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_524/CO[3]
                         net (fo=1, routed)           0.000    34.379    core_inst/tx_fifo_axis_tdata_reg[63]_i_524_n_0
    SLICE_X160Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.429 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_523/CO[3]
                         net (fo=1, routed)           0.000    34.429    core_inst/tx_fifo_axis_tdata_reg[63]_i_523_n_0
    SLICE_X160Y414       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    34.503 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_559/CO[1]
                         net (fo=35, routed)          0.463    34.966    core_inst/tx_fifo_axis_tdata_reg[63]_i_559_n_2
    SLICE_X161Y409       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    35.322 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_512/CO[3]
                         net (fo=1, routed)           0.000    35.322    core_inst/tx_fifo_axis_tdata_reg[63]_i_512_n_0
    SLICE_X161Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.371 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_507/CO[3]
                         net (fo=1, routed)           0.000    35.371    core_inst/tx_fifo_axis_tdata_reg[63]_i_507_n_0
    SLICE_X161Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.420 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_502/CO[3]
                         net (fo=1, routed)           0.000    35.420    core_inst/tx_fifo_axis_tdata_reg[63]_i_502_n_0
    SLICE_X161Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.469 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_497/CO[3]
                         net (fo=1, routed)           0.000    35.469    core_inst/tx_fifo_axis_tdata_reg[63]_i_497_n_0
    SLICE_X161Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.518 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_492/CO[3]
                         net (fo=1, routed)           0.000    35.518    core_inst/tx_fifo_axis_tdata_reg[63]_i_492_n_0
    SLICE_X161Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.567 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_487/CO[3]
                         net (fo=1, routed)           0.000    35.567    core_inst/tx_fifo_axis_tdata_reg[63]_i_487_n_0
    SLICE_X161Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.616 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_482/CO[3]
                         net (fo=1, routed)           0.000    35.616    core_inst/tx_fifo_axis_tdata_reg[63]_i_482_n_0
    SLICE_X161Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.665 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_481/CO[3]
                         net (fo=1, routed)           0.000    35.665    core_inst/tx_fifo_axis_tdata_reg[63]_i_481_n_0
    SLICE_X161Y417       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    35.740 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_517/CO[1]
                         net (fo=35, routed)          0.591    36.331    core_inst/tx_fifo_axis_tdata_reg[63]_i_517_n_2
    SLICE_X162Y412       LUT3 (Prop_lut3_I0_O)        0.118    36.449 r  core_inst/tx_fifo_axis_tdata[63]_i_520/O
                         net (fo=1, routed)           0.000    36.449    core_inst/tx_fifo_axis_tdata[63]_i_520_n_0
    SLICE_X162Y412       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    36.695 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_470/CO[3]
                         net (fo=1, routed)           0.000    36.695    core_inst/tx_fifo_axis_tdata_reg[63]_i_470_n_0
    SLICE_X162Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.745 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_465/CO[3]
                         net (fo=1, routed)           0.000    36.745    core_inst/tx_fifo_axis_tdata_reg[63]_i_465_n_0
    SLICE_X162Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.795 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_460/CO[3]
                         net (fo=1, routed)           0.000    36.795    core_inst/tx_fifo_axis_tdata_reg[63]_i_460_n_0
    SLICE_X162Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.845 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_455/CO[3]
                         net (fo=1, routed)           0.000    36.845    core_inst/tx_fifo_axis_tdata_reg[63]_i_455_n_0
    SLICE_X162Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.895 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_450/CO[3]
                         net (fo=1, routed)           0.000    36.895    core_inst/tx_fifo_axis_tdata_reg[63]_i_450_n_0
    SLICE_X162Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.945 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_445/CO[3]
                         net (fo=1, routed)           0.000    36.945    core_inst/tx_fifo_axis_tdata_reg[63]_i_445_n_0
    SLICE_X162Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.995 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_440/CO[3]
                         net (fo=1, routed)           0.000    36.995    core_inst/tx_fifo_axis_tdata_reg[63]_i_440_n_0
    SLICE_X162Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    37.045 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_439/CO[3]
                         net (fo=1, routed)           0.000    37.045    core_inst/tx_fifo_axis_tdata_reg[63]_i_439_n_0
    SLICE_X162Y420       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    37.119 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_475/CO[1]
                         net (fo=35, routed)          0.542    37.661    core_inst/tx_fifo_axis_tdata_reg[63]_i_475_n_2
    SLICE_X163Y411       LUT3 (Prop_lut3_I0_O)        0.120    37.781 r  core_inst/tx_fifo_axis_tdata[63]_i_478/O
                         net (fo=1, routed)           0.000    37.781    core_inst/tx_fifo_axis_tdata[63]_i_478_n_0
    SLICE_X163Y411       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    38.038 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_428/CO[3]
                         net (fo=1, routed)           0.000    38.038    core_inst/tx_fifo_axis_tdata_reg[63]_i_428_n_0
    SLICE_X163Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.087 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_423/CO[3]
                         net (fo=1, routed)           0.000    38.087    core_inst/tx_fifo_axis_tdata_reg[63]_i_423_n_0
    SLICE_X163Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.136 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_418/CO[3]
                         net (fo=1, routed)           0.000    38.136    core_inst/tx_fifo_axis_tdata_reg[63]_i_418_n_0
    SLICE_X163Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.185 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_413/CO[3]
                         net (fo=1, routed)           0.000    38.185    core_inst/tx_fifo_axis_tdata_reg[63]_i_413_n_0
    SLICE_X163Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.234 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_408/CO[3]
                         net (fo=1, routed)           0.000    38.234    core_inst/tx_fifo_axis_tdata_reg[63]_i_408_n_0
    SLICE_X163Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.283 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_403/CO[3]
                         net (fo=1, routed)           0.000    38.283    core_inst/tx_fifo_axis_tdata_reg[63]_i_403_n_0
    SLICE_X163Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.332 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_398/CO[3]
                         net (fo=1, routed)           0.000    38.332    core_inst/tx_fifo_axis_tdata_reg[63]_i_398_n_0
    SLICE_X163Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.381 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_397/CO[3]
                         net (fo=1, routed)           0.000    38.381    core_inst/tx_fifo_axis_tdata_reg[63]_i_397_n_0
    SLICE_X163Y419       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    38.456 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_433/CO[1]
                         net (fo=35, routed)          0.471    38.928    core_inst/tx_fifo_axis_tdata_reg[63]_i_433_n_2
    SLICE_X165Y412       LUT3 (Prop_lut3_I0_O)        0.118    39.046 r  core_inst/tx_fifo_axis_tdata[63]_i_436/O
                         net (fo=1, routed)           0.000    39.046    core_inst/tx_fifo_axis_tdata[63]_i_436_n_0
    SLICE_X165Y412       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    39.303 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_385/CO[3]
                         net (fo=1, routed)           0.000    39.303    core_inst/tx_fifo_axis_tdata_reg[63]_i_385_n_0
    SLICE_X165Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.352 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_380/CO[3]
                         net (fo=1, routed)           0.000    39.352    core_inst/tx_fifo_axis_tdata_reg[63]_i_380_n_0
    SLICE_X165Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.401 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_375/CO[3]
                         net (fo=1, routed)           0.000    39.401    core_inst/tx_fifo_axis_tdata_reg[63]_i_375_n_0
    SLICE_X165Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.450 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_370/CO[3]
                         net (fo=1, routed)           0.000    39.450    core_inst/tx_fifo_axis_tdata_reg[63]_i_370_n_0
    SLICE_X165Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.499 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_365/CO[3]
                         net (fo=1, routed)           0.000    39.499    core_inst/tx_fifo_axis_tdata_reg[63]_i_365_n_0
    SLICE_X165Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.548 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_360/CO[3]
                         net (fo=1, routed)           0.000    39.548    core_inst/tx_fifo_axis_tdata_reg[63]_i_360_n_0
    SLICE_X165Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.597 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_355/CO[3]
                         net (fo=1, routed)           0.000    39.597    core_inst/tx_fifo_axis_tdata_reg[63]_i_355_n_0
    SLICE_X165Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.646 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_354/CO[3]
                         net (fo=1, routed)           0.000    39.646    core_inst/tx_fifo_axis_tdata_reg[63]_i_354_n_0
    SLICE_X165Y420       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    39.721 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_390/CO[1]
                         net (fo=35, routed)          0.486    40.207    core_inst/tx_fifo_axis_tdata_reg[63]_i_390_n_2
    SLICE_X166Y416       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    40.571 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_346/CO[3]
                         net (fo=1, routed)           0.000    40.571    core_inst/tx_fifo_axis_tdata_reg[63]_i_346_n_0
    SLICE_X166Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.621 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_338/CO[3]
                         net (fo=1, routed)           0.000    40.621    core_inst/tx_fifo_axis_tdata_reg[63]_i_338_n_0
    SLICE_X166Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.671 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_333/CO[3]
                         net (fo=1, routed)           0.000    40.671    core_inst/tx_fifo_axis_tdata_reg[63]_i_333_n_0
    SLICE_X166Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.721 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_328/CO[3]
                         net (fo=1, routed)           0.000    40.721    core_inst/tx_fifo_axis_tdata_reg[63]_i_328_n_0
    SLICE_X166Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.771 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_323/CO[3]
                         net (fo=1, routed)           0.000    40.771    core_inst/tx_fifo_axis_tdata_reg[63]_i_323_n_0
    SLICE_X166Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.821 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_318/CO[3]
                         net (fo=1, routed)           0.000    40.821    core_inst/tx_fifo_axis_tdata_reg[63]_i_318_n_0
    SLICE_X166Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.871 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_313/CO[3]
                         net (fo=1, routed)           0.000    40.871    core_inst/tx_fifo_axis_tdata_reg[63]_i_313_n_0
    SLICE_X166Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.921 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_312/CO[3]
                         net (fo=1, routed)           0.000    40.921    core_inst/tx_fifo_axis_tdata_reg[63]_i_312_n_0
    SLICE_X166Y424       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    40.995 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_343/CO[1]
                         net (fo=35, routed)          0.478    41.474    core_inst/tx_fifo_axis_tdata_reg[63]_i_343_n_2
    SLICE_X165Y421       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    41.830 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_304/CO[3]
                         net (fo=1, routed)           0.000    41.830    core_inst/tx_fifo_axis_tdata_reg[63]_i_304_n_0
    SLICE_X165Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.879 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_299/CO[3]
                         net (fo=1, routed)           0.000    41.879    core_inst/tx_fifo_axis_tdata_reg[63]_i_299_n_0
    SLICE_X165Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.928 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_287/CO[3]
                         net (fo=1, routed)           0.000    41.928    core_inst/tx_fifo_axis_tdata_reg[63]_i_287_n_0
    SLICE_X165Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.977 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_282/CO[3]
                         net (fo=1, routed)           0.007    41.983    core_inst/tx_fifo_axis_tdata_reg[63]_i_282_n_0
    SLICE_X165Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.032 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_277/CO[3]
                         net (fo=1, routed)           0.000    42.032    core_inst/tx_fifo_axis_tdata_reg[63]_i_277_n_0
    SLICE_X165Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.081 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_272/CO[3]
                         net (fo=1, routed)           0.000    42.081    core_inst/tx_fifo_axis_tdata_reg[63]_i_272_n_0
    SLICE_X165Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.130 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_267/CO[3]
                         net (fo=1, routed)           0.000    42.130    core_inst/tx_fifo_axis_tdata_reg[63]_i_267_n_0
    SLICE_X165Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.179 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_266/CO[3]
                         net (fo=1, routed)           0.000    42.179    core_inst/tx_fifo_axis_tdata_reg[63]_i_266_n_0
    SLICE_X165Y429       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    42.254 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_292/CO[1]
                         net (fo=35, routed)          0.494    42.749    core_inst/tx_fifo_axis_tdata_reg[63]_i_292_n_2
    SLICE_X164Y424       LUT3 (Prop_lut3_I0_O)        0.118    42.867 r  core_inst/tx_fifo_axis_tdata[63]_i_311/O
                         net (fo=1, routed)           0.000    42.867    core_inst/tx_fifo_axis_tdata[63]_i_311_n_0
    SLICE_X164Y424       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    43.113 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_257/CO[3]
                         net (fo=1, routed)           0.007    43.119    core_inst/tx_fifo_axis_tdata_reg[63]_i_257_n_0
    SLICE_X164Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.169 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_252/CO[3]
                         net (fo=1, routed)           0.000    43.169    core_inst/tx_fifo_axis_tdata_reg[63]_i_252_n_0
    SLICE_X164Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.219 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_247/CO[3]
                         net (fo=1, routed)           0.000    43.219    core_inst/tx_fifo_axis_tdata_reg[63]_i_247_n_0
    SLICE_X164Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.269 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_227/CO[3]
                         net (fo=1, routed)           0.000    43.269    core_inst/tx_fifo_axis_tdata_reg[63]_i_227_n_0
    SLICE_X164Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.319 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_222/CO[3]
                         net (fo=1, routed)           0.000    43.319    core_inst/tx_fifo_axis_tdata_reg[63]_i_222_n_0
    SLICE_X164Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.369 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_217/CO[3]
                         net (fo=1, routed)           0.000    43.369    core_inst/tx_fifo_axis_tdata_reg[63]_i_217_n_0
    SLICE_X164Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.419 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_212/CO[3]
                         net (fo=1, routed)           0.000    43.419    core_inst/tx_fifo_axis_tdata_reg[63]_i_212_n_0
    SLICE_X164Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.469 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_211/CO[3]
                         net (fo=1, routed)           0.000    43.469    core_inst/tx_fifo_axis_tdata_reg[63]_i_211_n_0
    SLICE_X164Y432       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    43.543 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_232/CO[1]
                         net (fo=35, routed)          0.549    44.092    core_inst/tx_fifo_axis_tdata_reg[63]_i_232_n_2
    SLICE_X162Y425       LUT3 (Prop_lut3_I0_O)        0.120    44.212 r  core_inst/tx_fifo_axis_tdata[63]_i_264/O
                         net (fo=1, routed)           0.000    44.212    core_inst/tx_fifo_axis_tdata[63]_i_264_n_0
    SLICE_X162Y425       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    44.458 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_192/CO[3]
                         net (fo=1, routed)           0.000    44.458    core_inst/tx_fifo_axis_tdata_reg[63]_i_192_n_0
    SLICE_X162Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.508 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_187/CO[3]
                         net (fo=1, routed)           0.000    44.508    core_inst/tx_fifo_axis_tdata_reg[63]_i_187_n_0
    SLICE_X162Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.558 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_182/CO[3]
                         net (fo=1, routed)           0.000    44.558    core_inst/tx_fifo_axis_tdata_reg[63]_i_182_n_0
    SLICE_X162Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.608 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_181/CO[3]
                         net (fo=1, routed)           0.000    44.608    core_inst/tx_fifo_axis_tdata_reg[63]_i_181_n_0
    SLICE_X162Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.658 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_150/CO[3]
                         net (fo=1, routed)           0.000    44.658    core_inst/tx_fifo_axis_tdata_reg[63]_i_150_n_0
    SLICE_X162Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.708 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_145/CO[3]
                         net (fo=1, routed)           0.000    44.708    core_inst/tx_fifo_axis_tdata_reg[63]_i_145_n_0
    SLICE_X162Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.758 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_140/CO[3]
                         net (fo=1, routed)           0.000    44.758    core_inst/tx_fifo_axis_tdata_reg[63]_i_140_n_0
    SLICE_X162Y432       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.808 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_139/CO[3]
                         net (fo=1, routed)           0.000    44.808    core_inst/tx_fifo_axis_tdata_reg[63]_i_139_n_0
    SLICE_X162Y433       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    44.882 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_155/CO[1]
                         net (fo=35, routed)          0.502    45.384    core_inst/tx_fifo_axis_tdata_reg[63]_i_155_n_2
    SLICE_X161Y427       LUT3 (Prop_lut3_I0_O)        0.120    45.504 r  core_inst/tx_fifo_axis_tdata[63]_i_246/O
                         net (fo=1, routed)           0.000    45.504    core_inst/tx_fifo_axis_tdata[63]_i_246_n_0
    SLICE_X161Y427       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    45.761 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_171/CO[3]
                         net (fo=1, routed)           0.000    45.761    core_inst/tx_fifo_axis_tdata_reg[63]_i_171_n_0
    SLICE_X161Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.810 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_112/CO[3]
                         net (fo=1, routed)           0.000    45.810    core_inst/tx_fifo_axis_tdata_reg[63]_i_112_n_0
    SLICE_X161Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.859 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_107/CO[3]
                         net (fo=1, routed)           0.000    45.859    core_inst/tx_fifo_axis_tdata_reg[63]_i_107_n_0
    SLICE_X161Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.908 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_106/CO[3]
                         net (fo=1, routed)           0.000    45.908    core_inst/tx_fifo_axis_tdata_reg[63]_i_106_n_0
    SLICE_X161Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.957 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_120/CO[3]
                         net (fo=1, routed)           0.000    45.957    core_inst/tx_fifo_axis_tdata_reg[63]_i_120_n_0
    SLICE_X161Y432       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.006 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_72/CO[3]
                         net (fo=1, routed)           0.000    46.006    core_inst/tx_fifo_axis_tdata_reg[63]_i_72_n_0
    SLICE_X161Y433       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.055 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_67/CO[3]
                         net (fo=1, routed)           0.000    46.055    core_inst/tx_fifo_axis_tdata_reg[63]_i_67_n_0
    SLICE_X161Y434       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.104 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_66/CO[3]
                         net (fo=1, routed)           0.000    46.104    core_inst/tx_fifo_axis_tdata_reg[63]_i_66_n_0
    SLICE_X161Y435       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    46.179 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_77/CO[1]
                         net (fo=35, routed)          0.514    46.693    core_inst/tx_fifo_axis_tdata_reg[63]_i_77_n_2
    SLICE_X160Y430       LUT3 (Prop_lut3_I0_O)        0.118    46.811 r  core_inst/tx_fifo_axis_tdata[63]_i_175/O
                         net (fo=1, routed)           0.000    46.811    core_inst/tx_fifo_axis_tdata[63]_i_175_n_0
    SLICE_X160Y430       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    47.057 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_101/CO[3]
                         net (fo=1, routed)           0.000    47.057    core_inst/tx_fifo_axis_tdata_reg[63]_i_101_n_0
    SLICE_X160Y431       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    47.159 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_103/O[0]
                         net (fo=4, routed)           0.364    47.523    core_inst/tx_fifo_axis_tdata_reg[63]_i_103_n_7
    SLICE_X159Y433       LUT4 (Prop_lut4_I3_O)        0.119    47.642 r  core_inst/tx_fifo_axis_tdata[63]_i_205/O
                         net (fo=1, routed)           0.342    47.984    core_inst/tx_fifo_axis_tdata[63]_i_205_n_0
    SLICE_X159Y433       LUT6 (Prop_lut6_I3_O)        0.043    48.027 r  core_inst/tx_fifo_axis_tdata[63]_i_132/O
                         net (fo=2, routed)           0.415    48.442    core_inst/tx_fifo_axis_tdata[63]_i_132_n_0
    SLICE_X159Y434       LUT6 (Prop_lut6_I1_O)        0.043    48.485 r  core_inst/tx_fifo_axis_tdata[63]_i_63/O
                         net (fo=7, routed)           0.094    48.579    core_inst/tx_fifo_axis_tdata[63]_i_63_n_0
    SLICE_X159Y434       LUT5 (Prop_lut5_I0_O)        0.043    48.622 r  core_inst/tx_fifo_axis_tdata[63]_i_59/O
                         net (fo=2, routed)           0.406    49.028    core_inst/tx_fifo_axis_tdata[63]_i_59_n_0
    SLICE_X158Y437       LUT6 (Prop_lut6_I1_O)        0.043    49.071 r  core_inst/tx_fifo_axis_tdata[63]_i_30/O
                         net (fo=1, routed)           0.315    49.386    core_inst/tx_fifo_axis_tdata[63]_i_30_n_0
    SLICE_X159Y437       LUT6 (Prop_lut6_I1_O)        0.043    49.429 f  core_inst/tx_fifo_axis_tdata[63]_i_15_comp_1/O
                         net (fo=2, routed)           0.466    49.895    core_inst/tx_fifo_axis_tdata[63]_i_15_n_0
    SLICE_X162Y437       LUT6 (Prop_lut6_I4_O)        0.043    49.938 f  core_inst/tx_fifo_axis_tdata[63]_i_8_comp/O
                         net (fo=1, routed)           0.169    50.107    core_inst/tx_fifo_axis_tdata[63]_i_8_n_0
    SLICE_X165Y437       LUT6 (Prop_lut6_I4_O)        0.043    50.150 r  core_inst/tx_fifo_axis_tdata[63]_i_3/O
                         net (fo=39, routed)          0.325    50.475    core_inst/tx_fifo_axis_tdata[63]_i_3_n_0
    SLICE_X165Y435       LUT6 (Prop_lut6_I4_O)        0.043    50.518 r  core_inst/tx_fifo_axis_tdata[5]_i_1/O
                         net (fo=1, routed)           0.000    50.518    core_inst/tx_fifo_axis_tdata[5]_i_1_n_0
    SLICE_X165Y435       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     9.836 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.366    11.202    core_inst/coreclk_out
    SLICE_X165Y435       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[5]/C
                         clock pessimism              1.194    12.396    
                         clock uncertainty           -0.035    12.360    
    SLICE_X165Y435       FDRE (Setup_fdre_C_D)        0.033    12.393    core_inst/tx_fifo_axis_tdata_reg[5]
  -------------------------------------------------------------------
                         required time                         12.393    
                         arrival time                         -50.518    
  -------------------------------------------------------------------
                         slack                                -38.125    

Slack (VIOLATED) :        -38.123ns  (required time - arrival time)
  Source:                 core_inst/pkt_n_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/tx_fifo_axis_tdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_mgt_refclk_p rise@6.400ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        44.434ns  (logic 26.380ns (59.369%)  route 18.054ns (40.631%))
  Logic Levels:           325  (CARRY4=291 LUT2=1 LUT3=25 LUT6=8)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.751ns = ( 11.151 - 6.400 ) 
    Source Clock Delay      (SCD):    6.030ns
    Clock Pessimism Removal (CPR):    1.194ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.560     6.030    core_inst/coreclk_out
    SLICE_X163Y355       FDRE                                         r  core_inst/pkt_n_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y355       FDRE (Prop_fdre_C_Q)         0.216     6.246 r  core_inst/pkt_n_reg_reg[0]_replica/Q
                         net (fo=1, routed)           0.170     6.416    core_inst/pkt_n_reg_reg[0]_repN
    SLICE_X162Y356       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.289     6.705 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_243/CO[3]
                         net (fo=1, routed)           0.000     6.705    core_inst/tx_fifo_axis_tdata_reg[63]_i_243_n_0
    SLICE_X162Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.755 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_393/CO[3]
                         net (fo=1, routed)           0.000     6.755    core_inst/tx_fifo_axis_tdata_reg[63]_i_393_n_0
    SLICE_X162Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.805 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_560/CO[3]
                         net (fo=1, routed)           0.000     6.805    core_inst/tx_fifo_axis_tdata_reg[63]_i_560_n_0
    SLICE_X162Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.855 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_729/CO[3]
                         net (fo=1, routed)           0.000     6.855    core_inst/tx_fifo_axis_tdata_reg[63]_i_729_n_0
    SLICE_X162Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.905 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_898/CO[3]
                         net (fo=1, routed)           0.000     6.905    core_inst/tx_fifo_axis_tdata_reg[63]_i_898_n_0
    SLICE_X162Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.955 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1067/CO[3]
                         net (fo=1, routed)           0.000     6.955    core_inst/tx_fifo_axis_tdata_reg[63]_i_1067_n_0
    SLICE_X162Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.005 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1236/CO[3]
                         net (fo=1, routed)           0.000     7.005    core_inst/tx_fifo_axis_tdata_reg[63]_i_1236_n_0
    SLICE_X162Y363       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     7.113 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1405/O[2]
                         net (fo=2, routed)           0.172     7.285    core_inst/p_0_in__0[31]
    SLICE_X163Y363       LUT2 (Prop_lut2_I1_O)        0.126     7.411 r  core_inst/tx_fifo_axis_tdata[63]_i_1515/O
                         net (fo=1, routed)           0.000     7.411    core_inst/tx_fifo_axis_tdata[63]_i_1515_n_0
    SLICE_X163Y363       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.662 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1442/CO[3]
                         net (fo=1, routed)           0.000     7.662    core_inst/tx_fifo_axis_tdata_reg[63]_i_1442_n_0
    SLICE_X163Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.711 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1437/CO[3]
                         net (fo=1, routed)           0.000     7.711    core_inst/tx_fifo_axis_tdata_reg[63]_i_1437_n_0
    SLICE_X163Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.760 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1432/CO[3]
                         net (fo=1, routed)           0.000     7.760    core_inst/tx_fifo_axis_tdata_reg[63]_i_1432_n_0
    SLICE_X163Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.809 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1427/CO[3]
                         net (fo=1, routed)           0.000     7.809    core_inst/tx_fifo_axis_tdata_reg[63]_i_1427_n_0
    SLICE_X163Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.858 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1422/CO[3]
                         net (fo=1, routed)           0.000     7.858    core_inst/tx_fifo_axis_tdata_reg[63]_i_1422_n_0
    SLICE_X163Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.907 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1417/CO[3]
                         net (fo=1, routed)           0.000     7.907    core_inst/tx_fifo_axis_tdata_reg[63]_i_1417_n_0
    SLICE_X163Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.956 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1412/CO[3]
                         net (fo=1, routed)           0.000     7.956    core_inst/tx_fifo_axis_tdata_reg[63]_i_1412_n_0
    SLICE_X163Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.005 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1411/CO[3]
                         net (fo=1, routed)           0.000     8.005    core_inst/tx_fifo_axis_tdata_reg[63]_i_1411_n_0
    SLICE_X163Y371       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     8.132 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1447/CO[0]
                         net (fo=35, routed)          0.543     8.675    core_inst/tx_fifo_axis_tdata_reg[63]_i_1447_n_3
    SLICE_X164Y363       LUT3 (Prop_lut3_I0_O)        0.130     8.805 r  core_inst/tx_fifo_axis_tdata[63]_i_1450/O
                         net (fo=1, routed)           0.000     8.805    core_inst/tx_fifo_axis_tdata[63]_i_1450_n_0
    SLICE_X164Y363       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     9.051 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1399/CO[3]
                         net (fo=1, routed)           0.000     9.051    core_inst/tx_fifo_axis_tdata_reg[63]_i_1399_n_0
    SLICE_X164Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.101 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1394/CO[3]
                         net (fo=1, routed)           0.000     9.101    core_inst/tx_fifo_axis_tdata_reg[63]_i_1394_n_0
    SLICE_X164Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.151 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1389/CO[3]
                         net (fo=1, routed)           0.000     9.151    core_inst/tx_fifo_axis_tdata_reg[63]_i_1389_n_0
    SLICE_X164Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.201 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1384/CO[3]
                         net (fo=1, routed)           0.000     9.201    core_inst/tx_fifo_axis_tdata_reg[63]_i_1384_n_0
    SLICE_X164Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.251 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1379/CO[3]
                         net (fo=1, routed)           0.000     9.251    core_inst/tx_fifo_axis_tdata_reg[63]_i_1379_n_0
    SLICE_X164Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.301 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1374/CO[3]
                         net (fo=1, routed)           0.000     9.301    core_inst/tx_fifo_axis_tdata_reg[63]_i_1374_n_0
    SLICE_X164Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.351 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1369/CO[3]
                         net (fo=1, routed)           0.000     9.351    core_inst/tx_fifo_axis_tdata_reg[63]_i_1369_n_0
    SLICE_X164Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.401 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1368/CO[3]
                         net (fo=1, routed)           0.000     9.401    core_inst/tx_fifo_axis_tdata_reg[63]_i_1368_n_0
    SLICE_X164Y371       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074     9.475 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1404/CO[1]
                         net (fo=35, routed)          0.473     9.948    core_inst/tx_fifo_axis_tdata_reg[63]_i_1404_n_2
    SLICE_X165Y363       LUT3 (Prop_lut3_I0_O)        0.120    10.068 r  core_inst/tx_fifo_axis_tdata[63]_i_1408/O
                         net (fo=1, routed)           0.000    10.068    core_inst/tx_fifo_axis_tdata[63]_i_1408_n_0
    SLICE_X165Y363       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    10.325 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1357/CO[3]
                         net (fo=1, routed)           0.000    10.325    core_inst/tx_fifo_axis_tdata_reg[63]_i_1357_n_0
    SLICE_X165Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.374 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1352/CO[3]
                         net (fo=1, routed)           0.000    10.374    core_inst/tx_fifo_axis_tdata_reg[63]_i_1352_n_0
    SLICE_X165Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.423 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1347/CO[3]
                         net (fo=1, routed)           0.000    10.423    core_inst/tx_fifo_axis_tdata_reg[63]_i_1347_n_0
    SLICE_X165Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.472 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1342/CO[3]
                         net (fo=1, routed)           0.000    10.472    core_inst/tx_fifo_axis_tdata_reg[63]_i_1342_n_0
    SLICE_X165Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.521 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1337/CO[3]
                         net (fo=1, routed)           0.000    10.521    core_inst/tx_fifo_axis_tdata_reg[63]_i_1337_n_0
    SLICE_X165Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.570 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1332/CO[3]
                         net (fo=1, routed)           0.000    10.570    core_inst/tx_fifo_axis_tdata_reg[63]_i_1332_n_0
    SLICE_X165Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.619 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1327/CO[3]
                         net (fo=1, routed)           0.000    10.619    core_inst/tx_fifo_axis_tdata_reg[63]_i_1327_n_0
    SLICE_X165Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.668 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1326/CO[3]
                         net (fo=1, routed)           0.000    10.668    core_inst/tx_fifo_axis_tdata_reg[63]_i_1326_n_0
    SLICE_X165Y371       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    10.743 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1362/CO[1]
                         net (fo=35, routed)          0.510    11.253    core_inst/tx_fifo_axis_tdata_reg[63]_i_1362_n_2
    SLICE_X166Y367       LUT3 (Prop_lut3_I0_O)        0.118    11.371 r  core_inst/tx_fifo_axis_tdata[63]_i_1361/O
                         net (fo=1, routed)           0.000    11.371    core_inst/tx_fifo_axis_tdata[63]_i_1361_n_0
    SLICE_X166Y367       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    11.609 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1310/CO[3]
                         net (fo=1, routed)           0.000    11.609    core_inst/tx_fifo_axis_tdata_reg[63]_i_1310_n_0
    SLICE_X166Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.659 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1305/CO[3]
                         net (fo=1, routed)           0.000    11.659    core_inst/tx_fifo_axis_tdata_reg[63]_i_1305_n_0
    SLICE_X166Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.709 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1300/CO[3]
                         net (fo=1, routed)           0.000    11.709    core_inst/tx_fifo_axis_tdata_reg[63]_i_1300_n_0
    SLICE_X166Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.759 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1295/CO[3]
                         net (fo=1, routed)           0.000    11.759    core_inst/tx_fifo_axis_tdata_reg[63]_i_1295_n_0
    SLICE_X166Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.809 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1290/CO[3]
                         net (fo=1, routed)           0.000    11.809    core_inst/tx_fifo_axis_tdata_reg[63]_i_1290_n_0
    SLICE_X166Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.859 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1285/CO[3]
                         net (fo=1, routed)           0.000    11.859    core_inst/tx_fifo_axis_tdata_reg[63]_i_1285_n_0
    SLICE_X166Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.909 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1284/CO[3]
                         net (fo=1, routed)           0.000    11.909    core_inst/tx_fifo_axis_tdata_reg[63]_i_1284_n_0
    SLICE_X166Y374       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    11.983 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1320/CO[1]
                         net (fo=35, routed)          0.466    12.449    core_inst/tx_fifo_axis_tdata_reg[63]_i_1320_n_2
    SLICE_X167Y369       LUT3 (Prop_lut3_I0_O)        0.120    12.569 r  core_inst/tx_fifo_axis_tdata[63]_i_1323/O
                         net (fo=1, routed)           0.000    12.569    core_inst/tx_fifo_axis_tdata[63]_i_1323_n_0
    SLICE_X167Y369       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    12.826 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1273/CO[3]
                         net (fo=1, routed)           0.000    12.826    core_inst/tx_fifo_axis_tdata_reg[63]_i_1273_n_0
    SLICE_X167Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.875 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1268/CO[3]
                         net (fo=1, routed)           0.000    12.875    core_inst/tx_fifo_axis_tdata_reg[63]_i_1268_n_0
    SLICE_X167Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.924 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1263/CO[3]
                         net (fo=1, routed)           0.000    12.924    core_inst/tx_fifo_axis_tdata_reg[63]_i_1263_n_0
    SLICE_X167Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.973 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1258/CO[3]
                         net (fo=1, routed)           0.000    12.973    core_inst/tx_fifo_axis_tdata_reg[63]_i_1258_n_0
    SLICE_X167Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.022 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1253/CO[3]
                         net (fo=1, routed)           0.000    13.022    core_inst/tx_fifo_axis_tdata_reg[63]_i_1253_n_0
    SLICE_X167Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.071 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1248/CO[3]
                         net (fo=1, routed)           0.007    13.078    core_inst/tx_fifo_axis_tdata_reg[63]_i_1248_n_0
    SLICE_X167Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.127 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1243/CO[3]
                         net (fo=1, routed)           0.000    13.127    core_inst/tx_fifo_axis_tdata_reg[63]_i_1243_n_0
    SLICE_X167Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.176 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1242/CO[3]
                         net (fo=1, routed)           0.000    13.176    core_inst/tx_fifo_axis_tdata_reg[63]_i_1242_n_0
    SLICE_X167Y377       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    13.251 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1278/CO[1]
                         net (fo=35, routed)          0.462    13.713    core_inst/tx_fifo_axis_tdata_reg[63]_i_1278_n_2
    SLICE_X165Y372       LUT3 (Prop_lut3_I0_O)        0.118    13.831 r  core_inst/tx_fifo_axis_tdata[63]_i_1281/O
                         net (fo=1, routed)           0.000    13.831    core_inst/tx_fifo_axis_tdata[63]_i_1281_n_0
    SLICE_X165Y372       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    14.088 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1230/CO[3]
                         net (fo=1, routed)           0.000    14.088    core_inst/tx_fifo_axis_tdata_reg[63]_i_1230_n_0
    SLICE_X165Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.137 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1225/CO[3]
                         net (fo=1, routed)           0.000    14.137    core_inst/tx_fifo_axis_tdata_reg[63]_i_1225_n_0
    SLICE_X165Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.186 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1220/CO[3]
                         net (fo=1, routed)           0.007    14.192    core_inst/tx_fifo_axis_tdata_reg[63]_i_1220_n_0
    SLICE_X165Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.241 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1215/CO[3]
                         net (fo=1, routed)           0.000    14.241    core_inst/tx_fifo_axis_tdata_reg[63]_i_1215_n_0
    SLICE_X165Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.290 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1210/CO[3]
                         net (fo=1, routed)           0.000    14.290    core_inst/tx_fifo_axis_tdata_reg[63]_i_1210_n_0
    SLICE_X165Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.339 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1205/CO[3]
                         net (fo=1, routed)           0.000    14.339    core_inst/tx_fifo_axis_tdata_reg[63]_i_1205_n_0
    SLICE_X165Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.388 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1200/CO[3]
                         net (fo=1, routed)           0.000    14.388    core_inst/tx_fifo_axis_tdata_reg[63]_i_1200_n_0
    SLICE_X165Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.437 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1199/CO[3]
                         net (fo=1, routed)           0.000    14.437    core_inst/tx_fifo_axis_tdata_reg[63]_i_1199_n_0
    SLICE_X165Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    14.512 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1235/CO[1]
                         net (fo=35, routed)          0.499    15.011    core_inst/tx_fifo_axis_tdata_reg[63]_i_1235_n_2
    SLICE_X164Y372       LUT3 (Prop_lut3_I0_O)        0.118    15.129 r  core_inst/tx_fifo_axis_tdata[63]_i_1239/O
                         net (fo=1, routed)           0.000    15.129    core_inst/tx_fifo_axis_tdata[63]_i_1239_n_0
    SLICE_X164Y372       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    15.375 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1188/CO[3]
                         net (fo=1, routed)           0.000    15.375    core_inst/tx_fifo_axis_tdata_reg[63]_i_1188_n_0
    SLICE_X164Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.425 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1183/CO[3]
                         net (fo=1, routed)           0.000    15.425    core_inst/tx_fifo_axis_tdata_reg[63]_i_1183_n_0
    SLICE_X164Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.475 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1178/CO[3]
                         net (fo=1, routed)           0.007    15.482    core_inst/tx_fifo_axis_tdata_reg[63]_i_1178_n_0
    SLICE_X164Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.532 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1173/CO[3]
                         net (fo=1, routed)           0.000    15.532    core_inst/tx_fifo_axis_tdata_reg[63]_i_1173_n_0
    SLICE_X164Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.582 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1168/CO[3]
                         net (fo=1, routed)           0.000    15.582    core_inst/tx_fifo_axis_tdata_reg[63]_i_1168_n_0
    SLICE_X164Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.632 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1163/CO[3]
                         net (fo=1, routed)           0.000    15.632    core_inst/tx_fifo_axis_tdata_reg[63]_i_1163_n_0
    SLICE_X164Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.682 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1158/CO[3]
                         net (fo=1, routed)           0.000    15.682    core_inst/tx_fifo_axis_tdata_reg[63]_i_1158_n_0
    SLICE_X164Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.732 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1157/CO[3]
                         net (fo=1, routed)           0.000    15.732    core_inst/tx_fifo_axis_tdata_reg[63]_i_1157_n_0
    SLICE_X164Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    15.806 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1193/CO[1]
                         net (fo=35, routed)          0.535    16.341    core_inst/tx_fifo_axis_tdata_reg[63]_i_1193_n_2
    SLICE_X163Y372       LUT3 (Prop_lut3_I0_O)        0.120    16.461 r  core_inst/tx_fifo_axis_tdata[63]_i_1196/O
                         net (fo=1, routed)           0.000    16.461    core_inst/tx_fifo_axis_tdata[63]_i_1196_n_0
    SLICE_X163Y372       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    16.718 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1146/CO[3]
                         net (fo=1, routed)           0.000    16.718    core_inst/tx_fifo_axis_tdata_reg[63]_i_1146_n_0
    SLICE_X163Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.767 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1141/CO[3]
                         net (fo=1, routed)           0.000    16.767    core_inst/tx_fifo_axis_tdata_reg[63]_i_1141_n_0
    SLICE_X163Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.816 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1136/CO[3]
                         net (fo=1, routed)           0.007    16.823    core_inst/tx_fifo_axis_tdata_reg[63]_i_1136_n_0
    SLICE_X163Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.872 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1131/CO[3]
                         net (fo=1, routed)           0.000    16.872    core_inst/tx_fifo_axis_tdata_reg[63]_i_1131_n_0
    SLICE_X163Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.921 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1126/CO[3]
                         net (fo=1, routed)           0.000    16.921    core_inst/tx_fifo_axis_tdata_reg[63]_i_1126_n_0
    SLICE_X163Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.970 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1121/CO[3]
                         net (fo=1, routed)           0.000    16.970    core_inst/tx_fifo_axis_tdata_reg[63]_i_1121_n_0
    SLICE_X163Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.019 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1116/CO[3]
                         net (fo=1, routed)           0.000    17.019    core_inst/tx_fifo_axis_tdata_reg[63]_i_1116_n_0
    SLICE_X163Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.068 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1115/CO[3]
                         net (fo=1, routed)           0.000    17.068    core_inst/tx_fifo_axis_tdata_reg[63]_i_1115_n_0
    SLICE_X163Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    17.143 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1151/CO[1]
                         net (fo=35, routed)          0.376    17.519    core_inst/tx_fifo_axis_tdata_reg[63]_i_1151_n_2
    SLICE_X162Y377       LUT3 (Prop_lut3_I0_O)        0.118    17.637 r  core_inst/tx_fifo_axis_tdata[63]_i_1154/O
                         net (fo=1, routed)           0.000    17.637    core_inst/tx_fifo_axis_tdata[63]_i_1154_n_0
    SLICE_X162Y377       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    17.883 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    17.883    core_inst/tx_fifo_axis_tdata_reg[63]_i_1104_n_0
    SLICE_X162Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.933 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1099/CO[3]
                         net (fo=1, routed)           0.000    17.933    core_inst/tx_fifo_axis_tdata_reg[63]_i_1099_n_0
    SLICE_X162Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.983 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    17.983    core_inst/tx_fifo_axis_tdata_reg[63]_i_1094_n_0
    SLICE_X162Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.033 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1089/CO[3]
                         net (fo=1, routed)           0.000    18.033    core_inst/tx_fifo_axis_tdata_reg[63]_i_1089_n_0
    SLICE_X162Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.083 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1084/CO[3]
                         net (fo=1, routed)           0.000    18.083    core_inst/tx_fifo_axis_tdata_reg[63]_i_1084_n_0
    SLICE_X162Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.133 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1079/CO[3]
                         net (fo=1, routed)           0.000    18.133    core_inst/tx_fifo_axis_tdata_reg[63]_i_1079_n_0
    SLICE_X162Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.183 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1074/CO[3]
                         net (fo=1, routed)           0.000    18.183    core_inst/tx_fifo_axis_tdata_reg[63]_i_1074_n_0
    SLICE_X162Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.233 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1073/CO[3]
                         net (fo=1, routed)           0.000    18.233    core_inst/tx_fifo_axis_tdata_reg[63]_i_1073_n_0
    SLICE_X162Y385       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    18.307 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1109/CO[1]
                         net (fo=35, routed)          0.422    18.729    core_inst/tx_fifo_axis_tdata_reg[63]_i_1109_n_2
    SLICE_X163Y381       LUT3 (Prop_lut3_I0_O)        0.120    18.849 r  core_inst/tx_fifo_axis_tdata[63]_i_1112/O
                         net (fo=1, routed)           0.000    18.849    core_inst/tx_fifo_axis_tdata[63]_i_1112_n_0
    SLICE_X163Y381       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    19.106 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1061/CO[3]
                         net (fo=1, routed)           0.000    19.106    core_inst/tx_fifo_axis_tdata_reg[63]_i_1061_n_0
    SLICE_X163Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.155 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1056/CO[3]
                         net (fo=1, routed)           0.000    19.155    core_inst/tx_fifo_axis_tdata_reg[63]_i_1056_n_0
    SLICE_X163Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.204 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1051/CO[3]
                         net (fo=1, routed)           0.000    19.204    core_inst/tx_fifo_axis_tdata_reg[63]_i_1051_n_0
    SLICE_X163Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.253 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1046/CO[3]
                         net (fo=1, routed)           0.000    19.253    core_inst/tx_fifo_axis_tdata_reg[63]_i_1046_n_0
    SLICE_X163Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.302 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1041/CO[3]
                         net (fo=1, routed)           0.000    19.302    core_inst/tx_fifo_axis_tdata_reg[63]_i_1041_n_0
    SLICE_X163Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.351 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1036/CO[3]
                         net (fo=1, routed)           0.000    19.351    core_inst/tx_fifo_axis_tdata_reg[63]_i_1036_n_0
    SLICE_X163Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.400 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1031/CO[3]
                         net (fo=1, routed)           0.000    19.400    core_inst/tx_fifo_axis_tdata_reg[63]_i_1031_n_0
    SLICE_X163Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.449 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1030/CO[3]
                         net (fo=1, routed)           0.000    19.449    core_inst/tx_fifo_axis_tdata_reg[63]_i_1030_n_0
    SLICE_X163Y389       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    19.524 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1066/CO[1]
                         net (fo=35, routed)          0.563    20.087    core_inst/tx_fifo_axis_tdata_reg[63]_i_1066_n_2
    SLICE_X164Y381       LUT3 (Prop_lut3_I0_O)        0.118    20.205 r  core_inst/tx_fifo_axis_tdata[63]_i_1069/O
                         net (fo=1, routed)           0.000    20.205    core_inst/tx_fifo_axis_tdata[63]_i_1069_n_0
    SLICE_X164Y381       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.177    20.382 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1019/CO[3]
                         net (fo=1, routed)           0.000    20.382    core_inst/tx_fifo_axis_tdata_reg[63]_i_1019_n_0
    SLICE_X164Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.432 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1014/CO[3]
                         net (fo=1, routed)           0.000    20.432    core_inst/tx_fifo_axis_tdata_reg[63]_i_1014_n_0
    SLICE_X164Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.482 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1009/CO[3]
                         net (fo=1, routed)           0.000    20.482    core_inst/tx_fifo_axis_tdata_reg[63]_i_1009_n_0
    SLICE_X164Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.532 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1004/CO[3]
                         net (fo=1, routed)           0.000    20.532    core_inst/tx_fifo_axis_tdata_reg[63]_i_1004_n_0
    SLICE_X164Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.582 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_999/CO[3]
                         net (fo=1, routed)           0.000    20.582    core_inst/tx_fifo_axis_tdata_reg[63]_i_999_n_0
    SLICE_X164Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.632 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_994/CO[3]
                         net (fo=1, routed)           0.000    20.632    core_inst/tx_fifo_axis_tdata_reg[63]_i_994_n_0
    SLICE_X164Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.682 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_989/CO[3]
                         net (fo=1, routed)           0.000    20.682    core_inst/tx_fifo_axis_tdata_reg[63]_i_989_n_0
    SLICE_X164Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.732 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_988/CO[3]
                         net (fo=1, routed)           0.000    20.732    core_inst/tx_fifo_axis_tdata_reg[63]_i_988_n_0
    SLICE_X164Y389       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    20.806 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1024/CO[1]
                         net (fo=35, routed)          0.415    21.221    core_inst/tx_fifo_axis_tdata_reg[63]_i_1024_n_2
    SLICE_X166Y384       LUT3 (Prop_lut3_I0_O)        0.120    21.341 r  core_inst/tx_fifo_axis_tdata[63]_i_1027/O
                         net (fo=1, routed)           0.000    21.341    core_inst/tx_fifo_axis_tdata[63]_i_1027_n_0
    SLICE_X166Y384       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    21.587 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_977/CO[3]
                         net (fo=1, routed)           0.000    21.587    core_inst/tx_fifo_axis_tdata_reg[63]_i_977_n_0
    SLICE_X166Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.637 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_972/CO[3]
                         net (fo=1, routed)           0.000    21.637    core_inst/tx_fifo_axis_tdata_reg[63]_i_972_n_0
    SLICE_X166Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.687 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_967/CO[3]
                         net (fo=1, routed)           0.000    21.687    core_inst/tx_fifo_axis_tdata_reg[63]_i_967_n_0
    SLICE_X166Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.737 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_962/CO[3]
                         net (fo=1, routed)           0.000    21.737    core_inst/tx_fifo_axis_tdata_reg[63]_i_962_n_0
    SLICE_X166Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.787 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_957/CO[3]
                         net (fo=1, routed)           0.000    21.787    core_inst/tx_fifo_axis_tdata_reg[63]_i_957_n_0
    SLICE_X166Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.837 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_952/CO[3]
                         net (fo=1, routed)           0.000    21.837    core_inst/tx_fifo_axis_tdata_reg[63]_i_952_n_0
    SLICE_X166Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.887 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_947/CO[3]
                         net (fo=1, routed)           0.000    21.887    core_inst/tx_fifo_axis_tdata_reg[63]_i_947_n_0
    SLICE_X166Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.937 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_946/CO[3]
                         net (fo=1, routed)           0.000    21.937    core_inst/tx_fifo_axis_tdata_reg[63]_i_946_n_0
    SLICE_X166Y392       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    22.011 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_982/CO[1]
                         net (fo=35, routed)          0.409    22.420    core_inst/tx_fifo_axis_tdata_reg[63]_i_982_n_2
    SLICE_X165Y387       LUT3 (Prop_lut3_I0_O)        0.120    22.540 r  core_inst/tx_fifo_axis_tdata[63]_i_985/O
                         net (fo=1, routed)           0.000    22.540    core_inst/tx_fifo_axis_tdata[63]_i_985_n_0
    SLICE_X165Y387       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    22.797 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_935/CO[3]
                         net (fo=1, routed)           0.000    22.797    core_inst/tx_fifo_axis_tdata_reg[63]_i_935_n_0
    SLICE_X165Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.846 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_930/CO[3]
                         net (fo=1, routed)           0.000    22.846    core_inst/tx_fifo_axis_tdata_reg[63]_i_930_n_0
    SLICE_X165Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.895 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_925/CO[3]
                         net (fo=1, routed)           0.000    22.895    core_inst/tx_fifo_axis_tdata_reg[63]_i_925_n_0
    SLICE_X165Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.944 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_920/CO[3]
                         net (fo=1, routed)           0.000    22.944    core_inst/tx_fifo_axis_tdata_reg[63]_i_920_n_0
    SLICE_X165Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.993 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_915/CO[3]
                         net (fo=1, routed)           0.000    22.993    core_inst/tx_fifo_axis_tdata_reg[63]_i_915_n_0
    SLICE_X165Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.042 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_910/CO[3]
                         net (fo=1, routed)           0.000    23.042    core_inst/tx_fifo_axis_tdata_reg[63]_i_910_n_0
    SLICE_X165Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.091 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_905/CO[3]
                         net (fo=1, routed)           0.000    23.091    core_inst/tx_fifo_axis_tdata_reg[63]_i_905_n_0
    SLICE_X165Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.140 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_904/CO[3]
                         net (fo=1, routed)           0.000    23.140    core_inst/tx_fifo_axis_tdata_reg[63]_i_904_n_0
    SLICE_X165Y395       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    23.215 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_940/CO[1]
                         net (fo=35, routed)          0.466    23.681    core_inst/tx_fifo_axis_tdata_reg[63]_i_940_n_2
    SLICE_X164Y390       LUT3 (Prop_lut3_I0_O)        0.118    23.799 r  core_inst/tx_fifo_axis_tdata[63]_i_943/O
                         net (fo=1, routed)           0.000    23.799    core_inst/tx_fifo_axis_tdata[63]_i_943_n_0
    SLICE_X164Y390       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    24.045 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_892/CO[3]
                         net (fo=1, routed)           0.000    24.045    core_inst/tx_fifo_axis_tdata_reg[63]_i_892_n_0
    SLICE_X164Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.095 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_887/CO[3]
                         net (fo=1, routed)           0.000    24.095    core_inst/tx_fifo_axis_tdata_reg[63]_i_887_n_0
    SLICE_X164Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.145 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_882/CO[3]
                         net (fo=1, routed)           0.000    24.145    core_inst/tx_fifo_axis_tdata_reg[63]_i_882_n_0
    SLICE_X164Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.195 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_877/CO[3]
                         net (fo=1, routed)           0.000    24.195    core_inst/tx_fifo_axis_tdata_reg[63]_i_877_n_0
    SLICE_X164Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.245 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_872/CO[3]
                         net (fo=1, routed)           0.000    24.245    core_inst/tx_fifo_axis_tdata_reg[63]_i_872_n_0
    SLICE_X164Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.295 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_867/CO[3]
                         net (fo=1, routed)           0.000    24.295    core_inst/tx_fifo_axis_tdata_reg[63]_i_867_n_0
    SLICE_X164Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.345 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_862/CO[3]
                         net (fo=1, routed)           0.000    24.345    core_inst/tx_fifo_axis_tdata_reg[63]_i_862_n_0
    SLICE_X164Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.395 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_861/CO[3]
                         net (fo=1, routed)           0.000    24.395    core_inst/tx_fifo_axis_tdata_reg[63]_i_861_n_0
    SLICE_X164Y398       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    24.469 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_897/CO[1]
                         net (fo=35, routed)          0.483    24.952    core_inst/tx_fifo_axis_tdata_reg[63]_i_897_n_2
    SLICE_X163Y390       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    25.308 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_850/CO[3]
                         net (fo=1, routed)           0.000    25.308    core_inst/tx_fifo_axis_tdata_reg[63]_i_850_n_0
    SLICE_X163Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.357 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_845/CO[3]
                         net (fo=1, routed)           0.000    25.357    core_inst/tx_fifo_axis_tdata_reg[63]_i_845_n_0
    SLICE_X163Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.406 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_840/CO[3]
                         net (fo=1, routed)           0.000    25.406    core_inst/tx_fifo_axis_tdata_reg[63]_i_840_n_0
    SLICE_X163Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.455 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_835/CO[3]
                         net (fo=1, routed)           0.000    25.455    core_inst/tx_fifo_axis_tdata_reg[63]_i_835_n_0
    SLICE_X163Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.504 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_830/CO[3]
                         net (fo=1, routed)           0.000    25.504    core_inst/tx_fifo_axis_tdata_reg[63]_i_830_n_0
    SLICE_X163Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.553 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_825/CO[3]
                         net (fo=1, routed)           0.000    25.553    core_inst/tx_fifo_axis_tdata_reg[63]_i_825_n_0
    SLICE_X163Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.602 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_820/CO[3]
                         net (fo=1, routed)           0.000    25.602    core_inst/tx_fifo_axis_tdata_reg[63]_i_820_n_0
    SLICE_X163Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.651 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_819/CO[3]
                         net (fo=1, routed)           0.000    25.651    core_inst/tx_fifo_axis_tdata_reg[63]_i_819_n_0
    SLICE_X163Y398       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    25.726 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_855/CO[1]
                         net (fo=35, routed)          0.474    26.200    core_inst/tx_fifo_axis_tdata_reg[63]_i_855_n_2
    SLICE_X161Y392       LUT3 (Prop_lut3_I0_O)        0.118    26.318 r  core_inst/tx_fifo_axis_tdata[63]_i_858/O
                         net (fo=1, routed)           0.000    26.318    core_inst/tx_fifo_axis_tdata[63]_i_858_n_0
    SLICE_X161Y392       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    26.575 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_808/CO[3]
                         net (fo=1, routed)           0.000    26.575    core_inst/tx_fifo_axis_tdata_reg[63]_i_808_n_0
    SLICE_X161Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.624 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_803/CO[3]
                         net (fo=1, routed)           0.000    26.624    core_inst/tx_fifo_axis_tdata_reg[63]_i_803_n_0
    SLICE_X161Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.673 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_798/CO[3]
                         net (fo=1, routed)           0.000    26.673    core_inst/tx_fifo_axis_tdata_reg[63]_i_798_n_0
    SLICE_X161Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.722 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_793/CO[3]
                         net (fo=1, routed)           0.000    26.722    core_inst/tx_fifo_axis_tdata_reg[63]_i_793_n_0
    SLICE_X161Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.771 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_788/CO[3]
                         net (fo=1, routed)           0.000    26.771    core_inst/tx_fifo_axis_tdata_reg[63]_i_788_n_0
    SLICE_X161Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.820 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_783/CO[3]
                         net (fo=1, routed)           0.000    26.820    core_inst/tx_fifo_axis_tdata_reg[63]_i_783_n_0
    SLICE_X161Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.869 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_778/CO[3]
                         net (fo=1, routed)           0.000    26.869    core_inst/tx_fifo_axis_tdata_reg[63]_i_778_n_0
    SLICE_X161Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.918 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_777/CO[3]
                         net (fo=1, routed)           0.001    26.918    core_inst/tx_fifo_axis_tdata_reg[63]_i_777_n_0
    SLICE_X161Y400       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    26.993 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_813/CO[1]
                         net (fo=35, routed)          0.502    27.495    core_inst/tx_fifo_axis_tdata_reg[63]_i_813_n_2
    SLICE_X162Y394       LUT3 (Prop_lut3_I0_O)        0.118    27.613 r  core_inst/tx_fifo_axis_tdata[63]_i_816/O
                         net (fo=1, routed)           0.000    27.613    core_inst/tx_fifo_axis_tdata[63]_i_816_n_0
    SLICE_X162Y394       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    27.859 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_766/CO[3]
                         net (fo=1, routed)           0.000    27.859    core_inst/tx_fifo_axis_tdata_reg[63]_i_766_n_0
    SLICE_X162Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    27.909 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_761/CO[3]
                         net (fo=1, routed)           0.000    27.909    core_inst/tx_fifo_axis_tdata_reg[63]_i_761_n_0
    SLICE_X162Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    27.959 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_756/CO[3]
                         net (fo=1, routed)           0.000    27.959    core_inst/tx_fifo_axis_tdata_reg[63]_i_756_n_0
    SLICE_X162Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.009 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_751/CO[3]
                         net (fo=1, routed)           0.000    28.009    core_inst/tx_fifo_axis_tdata_reg[63]_i_751_n_0
    SLICE_X162Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.059 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_746/CO[3]
                         net (fo=1, routed)           0.000    28.059    core_inst/tx_fifo_axis_tdata_reg[63]_i_746_n_0
    SLICE_X162Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.109 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_741/CO[3]
                         net (fo=1, routed)           0.001    28.110    core_inst/tx_fifo_axis_tdata_reg[63]_i_741_n_0
    SLICE_X162Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.160 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_736/CO[3]
                         net (fo=1, routed)           0.000    28.160    core_inst/tx_fifo_axis_tdata_reg[63]_i_736_n_0
    SLICE_X162Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.210 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_735/CO[3]
                         net (fo=1, routed)           0.000    28.210    core_inst/tx_fifo_axis_tdata_reg[63]_i_735_n_0
    SLICE_X162Y402       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    28.284 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_771/CO[1]
                         net (fo=35, routed)          0.376    28.660    core_inst/tx_fifo_axis_tdata_reg[63]_i_771_n_2
    SLICE_X165Y397       LUT3 (Prop_lut3_I0_O)        0.120    28.780 r  core_inst/tx_fifo_axis_tdata[63]_i_774/O
                         net (fo=1, routed)           0.000    28.780    core_inst/tx_fifo_axis_tdata[63]_i_774_n_0
    SLICE_X165Y397       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    29.037 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_723/CO[3]
                         net (fo=1, routed)           0.000    29.037    core_inst/tx_fifo_axis_tdata_reg[63]_i_723_n_0
    SLICE_X165Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.086 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_718/CO[3]
                         net (fo=1, routed)           0.000    29.086    core_inst/tx_fifo_axis_tdata_reg[63]_i_718_n_0
    SLICE_X165Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.135 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_713/CO[3]
                         net (fo=1, routed)           0.001    29.136    core_inst/tx_fifo_axis_tdata_reg[63]_i_713_n_0
    SLICE_X165Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.185 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_708/CO[3]
                         net (fo=1, routed)           0.000    29.185    core_inst/tx_fifo_axis_tdata_reg[63]_i_708_n_0
    SLICE_X165Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.234 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_703/CO[3]
                         net (fo=1, routed)           0.000    29.234    core_inst/tx_fifo_axis_tdata_reg[63]_i_703_n_0
    SLICE_X165Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.283 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_698/CO[3]
                         net (fo=1, routed)           0.000    29.283    core_inst/tx_fifo_axis_tdata_reg[63]_i_698_n_0
    SLICE_X165Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.332 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_693/CO[3]
                         net (fo=1, routed)           0.000    29.332    core_inst/tx_fifo_axis_tdata_reg[63]_i_693_n_0
    SLICE_X165Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.381 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_692/CO[3]
                         net (fo=1, routed)           0.000    29.381    core_inst/tx_fifo_axis_tdata_reg[63]_i_692_n_0
    SLICE_X165Y405       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    29.456 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_728/CO[1]
                         net (fo=35, routed)          0.468    29.923    core_inst/tx_fifo_axis_tdata_reg[63]_i_728_n_2
    SLICE_X164Y400       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    30.287 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_681/CO[3]
                         net (fo=1, routed)           0.000    30.287    core_inst/tx_fifo_axis_tdata_reg[63]_i_681_n_0
    SLICE_X164Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.337 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_676/CO[3]
                         net (fo=1, routed)           0.000    30.337    core_inst/tx_fifo_axis_tdata_reg[63]_i_676_n_0
    SLICE_X164Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.387 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_671/CO[3]
                         net (fo=1, routed)           0.000    30.387    core_inst/tx_fifo_axis_tdata_reg[63]_i_671_n_0
    SLICE_X164Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.437 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_666/CO[3]
                         net (fo=1, routed)           0.000    30.437    core_inst/tx_fifo_axis_tdata_reg[63]_i_666_n_0
    SLICE_X164Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.487 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_661/CO[3]
                         net (fo=1, routed)           0.000    30.487    core_inst/tx_fifo_axis_tdata_reg[63]_i_661_n_0
    SLICE_X164Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.537 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_656/CO[3]
                         net (fo=1, routed)           0.000    30.537    core_inst/tx_fifo_axis_tdata_reg[63]_i_656_n_0
    SLICE_X164Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.587 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_651/CO[3]
                         net (fo=1, routed)           0.000    30.587    core_inst/tx_fifo_axis_tdata_reg[63]_i_651_n_0
    SLICE_X164Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.637 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_650/CO[3]
                         net (fo=1, routed)           0.000    30.637    core_inst/tx_fifo_axis_tdata_reg[63]_i_650_n_0
    SLICE_X164Y408       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    30.711 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_686/CO[1]
                         net (fo=35, routed)          0.474    31.185    core_inst/tx_fifo_axis_tdata_reg[63]_i_686_n_2
    SLICE_X163Y402       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    31.541 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_639/CO[3]
                         net (fo=1, routed)           0.000    31.541    core_inst/tx_fifo_axis_tdata_reg[63]_i_639_n_0
    SLICE_X163Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.590 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_634/CO[3]
                         net (fo=1, routed)           0.000    31.590    core_inst/tx_fifo_axis_tdata_reg[63]_i_634_n_0
    SLICE_X163Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.639 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_629/CO[3]
                         net (fo=1, routed)           0.000    31.639    core_inst/tx_fifo_axis_tdata_reg[63]_i_629_n_0
    SLICE_X163Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.688 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_624/CO[3]
                         net (fo=1, routed)           0.000    31.688    core_inst/tx_fifo_axis_tdata_reg[63]_i_624_n_0
    SLICE_X163Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.737 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_619/CO[3]
                         net (fo=1, routed)           0.000    31.737    core_inst/tx_fifo_axis_tdata_reg[63]_i_619_n_0
    SLICE_X163Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.786 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_614/CO[3]
                         net (fo=1, routed)           0.000    31.786    core_inst/tx_fifo_axis_tdata_reg[63]_i_614_n_0
    SLICE_X163Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.835 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_609/CO[3]
                         net (fo=1, routed)           0.000    31.835    core_inst/tx_fifo_axis_tdata_reg[63]_i_609_n_0
    SLICE_X163Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.884 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_608/CO[3]
                         net (fo=1, routed)           0.000    31.884    core_inst/tx_fifo_axis_tdata_reg[63]_i_608_n_0
    SLICE_X163Y410       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    31.959 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_644/CO[1]
                         net (fo=35, routed)          0.510    32.469    core_inst/tx_fifo_axis_tdata_reg[63]_i_644_n_2
    SLICE_X162Y403       LUT3 (Prop_lut3_I0_O)        0.118    32.587 r  core_inst/tx_fifo_axis_tdata[63]_i_647/O
                         net (fo=1, routed)           0.000    32.587    core_inst/tx_fifo_axis_tdata[63]_i_647_n_0
    SLICE_X162Y403       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    32.833 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_597/CO[3]
                         net (fo=1, routed)           0.000    32.833    core_inst/tx_fifo_axis_tdata_reg[63]_i_597_n_0
    SLICE_X162Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.883 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_592/CO[3]
                         net (fo=1, routed)           0.000    32.883    core_inst/tx_fifo_axis_tdata_reg[63]_i_592_n_0
    SLICE_X162Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.933 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_587/CO[3]
                         net (fo=1, routed)           0.000    32.933    core_inst/tx_fifo_axis_tdata_reg[63]_i_587_n_0
    SLICE_X162Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.983 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_582/CO[3]
                         net (fo=1, routed)           0.000    32.983    core_inst/tx_fifo_axis_tdata_reg[63]_i_582_n_0
    SLICE_X162Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.033 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_577/CO[3]
                         net (fo=1, routed)           0.000    33.033    core_inst/tx_fifo_axis_tdata_reg[63]_i_577_n_0
    SLICE_X162Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.083 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_572/CO[3]
                         net (fo=1, routed)           0.000    33.083    core_inst/tx_fifo_axis_tdata_reg[63]_i_572_n_0
    SLICE_X162Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.133 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_567/CO[3]
                         net (fo=1, routed)           0.000    33.133    core_inst/tx_fifo_axis_tdata_reg[63]_i_567_n_0
    SLICE_X162Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.183 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_566/CO[3]
                         net (fo=1, routed)           0.000    33.183    core_inst/tx_fifo_axis_tdata_reg[63]_i_566_n_0
    SLICE_X162Y411       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    33.257 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_602/CO[1]
                         net (fo=35, routed)          0.514    33.771    core_inst/tx_fifo_axis_tdata_reg[63]_i_602_n_2
    SLICE_X160Y407       LUT3 (Prop_lut3_I0_O)        0.120    33.891 r  core_inst/tx_fifo_axis_tdata[63]_i_601/O
                         net (fo=1, routed)           0.000    33.891    core_inst/tx_fifo_axis_tdata[63]_i_601_n_0
    SLICE_X160Y407       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    34.129 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_549/CO[3]
                         net (fo=1, routed)           0.000    34.129    core_inst/tx_fifo_axis_tdata_reg[63]_i_549_n_0
    SLICE_X160Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.179 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_544/CO[3]
                         net (fo=1, routed)           0.000    34.179    core_inst/tx_fifo_axis_tdata_reg[63]_i_544_n_0
    SLICE_X160Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.229 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_539/CO[3]
                         net (fo=1, routed)           0.000    34.229    core_inst/tx_fifo_axis_tdata_reg[63]_i_539_n_0
    SLICE_X160Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.279 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_534/CO[3]
                         net (fo=1, routed)           0.000    34.279    core_inst/tx_fifo_axis_tdata_reg[63]_i_534_n_0
    SLICE_X160Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.329 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_529/CO[3]
                         net (fo=1, routed)           0.000    34.329    core_inst/tx_fifo_axis_tdata_reg[63]_i_529_n_0
    SLICE_X160Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.379 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_524/CO[3]
                         net (fo=1, routed)           0.000    34.379    core_inst/tx_fifo_axis_tdata_reg[63]_i_524_n_0
    SLICE_X160Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.429 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_523/CO[3]
                         net (fo=1, routed)           0.000    34.429    core_inst/tx_fifo_axis_tdata_reg[63]_i_523_n_0
    SLICE_X160Y414       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    34.503 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_559/CO[1]
                         net (fo=35, routed)          0.463    34.966    core_inst/tx_fifo_axis_tdata_reg[63]_i_559_n_2
    SLICE_X161Y409       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    35.322 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_512/CO[3]
                         net (fo=1, routed)           0.000    35.322    core_inst/tx_fifo_axis_tdata_reg[63]_i_512_n_0
    SLICE_X161Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.371 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_507/CO[3]
                         net (fo=1, routed)           0.000    35.371    core_inst/tx_fifo_axis_tdata_reg[63]_i_507_n_0
    SLICE_X161Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.420 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_502/CO[3]
                         net (fo=1, routed)           0.000    35.420    core_inst/tx_fifo_axis_tdata_reg[63]_i_502_n_0
    SLICE_X161Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.469 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_497/CO[3]
                         net (fo=1, routed)           0.000    35.469    core_inst/tx_fifo_axis_tdata_reg[63]_i_497_n_0
    SLICE_X161Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.518 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_492/CO[3]
                         net (fo=1, routed)           0.000    35.518    core_inst/tx_fifo_axis_tdata_reg[63]_i_492_n_0
    SLICE_X161Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.567 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_487/CO[3]
                         net (fo=1, routed)           0.000    35.567    core_inst/tx_fifo_axis_tdata_reg[63]_i_487_n_0
    SLICE_X161Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.616 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_482/CO[3]
                         net (fo=1, routed)           0.000    35.616    core_inst/tx_fifo_axis_tdata_reg[63]_i_482_n_0
    SLICE_X161Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.665 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_481/CO[3]
                         net (fo=1, routed)           0.000    35.665    core_inst/tx_fifo_axis_tdata_reg[63]_i_481_n_0
    SLICE_X161Y417       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    35.740 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_517/CO[1]
                         net (fo=35, routed)          0.591    36.331    core_inst/tx_fifo_axis_tdata_reg[63]_i_517_n_2
    SLICE_X162Y412       LUT3 (Prop_lut3_I0_O)        0.118    36.449 r  core_inst/tx_fifo_axis_tdata[63]_i_520/O
                         net (fo=1, routed)           0.000    36.449    core_inst/tx_fifo_axis_tdata[63]_i_520_n_0
    SLICE_X162Y412       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    36.695 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_470/CO[3]
                         net (fo=1, routed)           0.000    36.695    core_inst/tx_fifo_axis_tdata_reg[63]_i_470_n_0
    SLICE_X162Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.745 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_465/CO[3]
                         net (fo=1, routed)           0.000    36.745    core_inst/tx_fifo_axis_tdata_reg[63]_i_465_n_0
    SLICE_X162Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.795 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_460/CO[3]
                         net (fo=1, routed)           0.000    36.795    core_inst/tx_fifo_axis_tdata_reg[63]_i_460_n_0
    SLICE_X162Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.845 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_455/CO[3]
                         net (fo=1, routed)           0.000    36.845    core_inst/tx_fifo_axis_tdata_reg[63]_i_455_n_0
    SLICE_X162Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.895 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_450/CO[3]
                         net (fo=1, routed)           0.000    36.895    core_inst/tx_fifo_axis_tdata_reg[63]_i_450_n_0
    SLICE_X162Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.945 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_445/CO[3]
                         net (fo=1, routed)           0.000    36.945    core_inst/tx_fifo_axis_tdata_reg[63]_i_445_n_0
    SLICE_X162Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.995 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_440/CO[3]
                         net (fo=1, routed)           0.000    36.995    core_inst/tx_fifo_axis_tdata_reg[63]_i_440_n_0
    SLICE_X162Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    37.045 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_439/CO[3]
                         net (fo=1, routed)           0.000    37.045    core_inst/tx_fifo_axis_tdata_reg[63]_i_439_n_0
    SLICE_X162Y420       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    37.119 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_475/CO[1]
                         net (fo=35, routed)          0.542    37.661    core_inst/tx_fifo_axis_tdata_reg[63]_i_475_n_2
    SLICE_X163Y411       LUT3 (Prop_lut3_I0_O)        0.120    37.781 r  core_inst/tx_fifo_axis_tdata[63]_i_478/O
                         net (fo=1, routed)           0.000    37.781    core_inst/tx_fifo_axis_tdata[63]_i_478_n_0
    SLICE_X163Y411       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    38.038 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_428/CO[3]
                         net (fo=1, routed)           0.000    38.038    core_inst/tx_fifo_axis_tdata_reg[63]_i_428_n_0
    SLICE_X163Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.087 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_423/CO[3]
                         net (fo=1, routed)           0.000    38.087    core_inst/tx_fifo_axis_tdata_reg[63]_i_423_n_0
    SLICE_X163Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.136 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_418/CO[3]
                         net (fo=1, routed)           0.000    38.136    core_inst/tx_fifo_axis_tdata_reg[63]_i_418_n_0
    SLICE_X163Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.185 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_413/CO[3]
                         net (fo=1, routed)           0.000    38.185    core_inst/tx_fifo_axis_tdata_reg[63]_i_413_n_0
    SLICE_X163Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.234 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_408/CO[3]
                         net (fo=1, routed)           0.000    38.234    core_inst/tx_fifo_axis_tdata_reg[63]_i_408_n_0
    SLICE_X163Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.283 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_403/CO[3]
                         net (fo=1, routed)           0.000    38.283    core_inst/tx_fifo_axis_tdata_reg[63]_i_403_n_0
    SLICE_X163Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.332 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_398/CO[3]
                         net (fo=1, routed)           0.000    38.332    core_inst/tx_fifo_axis_tdata_reg[63]_i_398_n_0
    SLICE_X163Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.381 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_397/CO[3]
                         net (fo=1, routed)           0.000    38.381    core_inst/tx_fifo_axis_tdata_reg[63]_i_397_n_0
    SLICE_X163Y419       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    38.456 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_433/CO[1]
                         net (fo=35, routed)          0.471    38.928    core_inst/tx_fifo_axis_tdata_reg[63]_i_433_n_2
    SLICE_X165Y412       LUT3 (Prop_lut3_I0_O)        0.118    39.046 r  core_inst/tx_fifo_axis_tdata[63]_i_436/O
                         net (fo=1, routed)           0.000    39.046    core_inst/tx_fifo_axis_tdata[63]_i_436_n_0
    SLICE_X165Y412       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    39.303 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_385/CO[3]
                         net (fo=1, routed)           0.000    39.303    core_inst/tx_fifo_axis_tdata_reg[63]_i_385_n_0
    SLICE_X165Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.352 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_380/CO[3]
                         net (fo=1, routed)           0.000    39.352    core_inst/tx_fifo_axis_tdata_reg[63]_i_380_n_0
    SLICE_X165Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.401 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_375/CO[3]
                         net (fo=1, routed)           0.000    39.401    core_inst/tx_fifo_axis_tdata_reg[63]_i_375_n_0
    SLICE_X165Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.450 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_370/CO[3]
                         net (fo=1, routed)           0.000    39.450    core_inst/tx_fifo_axis_tdata_reg[63]_i_370_n_0
    SLICE_X165Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.499 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_365/CO[3]
                         net (fo=1, routed)           0.000    39.499    core_inst/tx_fifo_axis_tdata_reg[63]_i_365_n_0
    SLICE_X165Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.548 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_360/CO[3]
                         net (fo=1, routed)           0.000    39.548    core_inst/tx_fifo_axis_tdata_reg[63]_i_360_n_0
    SLICE_X165Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.597 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_355/CO[3]
                         net (fo=1, routed)           0.000    39.597    core_inst/tx_fifo_axis_tdata_reg[63]_i_355_n_0
    SLICE_X165Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.646 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_354/CO[3]
                         net (fo=1, routed)           0.000    39.646    core_inst/tx_fifo_axis_tdata_reg[63]_i_354_n_0
    SLICE_X165Y420       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    39.721 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_390/CO[1]
                         net (fo=35, routed)          0.486    40.207    core_inst/tx_fifo_axis_tdata_reg[63]_i_390_n_2
    SLICE_X166Y416       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    40.571 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_346/CO[3]
                         net (fo=1, routed)           0.000    40.571    core_inst/tx_fifo_axis_tdata_reg[63]_i_346_n_0
    SLICE_X166Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.621 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_338/CO[3]
                         net (fo=1, routed)           0.000    40.621    core_inst/tx_fifo_axis_tdata_reg[63]_i_338_n_0
    SLICE_X166Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.671 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_333/CO[3]
                         net (fo=1, routed)           0.000    40.671    core_inst/tx_fifo_axis_tdata_reg[63]_i_333_n_0
    SLICE_X166Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.721 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_328/CO[3]
                         net (fo=1, routed)           0.000    40.721    core_inst/tx_fifo_axis_tdata_reg[63]_i_328_n_0
    SLICE_X166Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.771 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_323/CO[3]
                         net (fo=1, routed)           0.000    40.771    core_inst/tx_fifo_axis_tdata_reg[63]_i_323_n_0
    SLICE_X166Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.821 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_318/CO[3]
                         net (fo=1, routed)           0.000    40.821    core_inst/tx_fifo_axis_tdata_reg[63]_i_318_n_0
    SLICE_X166Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.871 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_313/CO[3]
                         net (fo=1, routed)           0.000    40.871    core_inst/tx_fifo_axis_tdata_reg[63]_i_313_n_0
    SLICE_X166Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.921 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_312/CO[3]
                         net (fo=1, routed)           0.000    40.921    core_inst/tx_fifo_axis_tdata_reg[63]_i_312_n_0
    SLICE_X166Y424       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    40.995 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_343/CO[1]
                         net (fo=35, routed)          0.478    41.474    core_inst/tx_fifo_axis_tdata_reg[63]_i_343_n_2
    SLICE_X165Y421       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    41.830 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_304/CO[3]
                         net (fo=1, routed)           0.000    41.830    core_inst/tx_fifo_axis_tdata_reg[63]_i_304_n_0
    SLICE_X165Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.879 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_299/CO[3]
                         net (fo=1, routed)           0.000    41.879    core_inst/tx_fifo_axis_tdata_reg[63]_i_299_n_0
    SLICE_X165Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.928 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_287/CO[3]
                         net (fo=1, routed)           0.000    41.928    core_inst/tx_fifo_axis_tdata_reg[63]_i_287_n_0
    SLICE_X165Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.977 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_282/CO[3]
                         net (fo=1, routed)           0.007    41.983    core_inst/tx_fifo_axis_tdata_reg[63]_i_282_n_0
    SLICE_X165Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.032 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_277/CO[3]
                         net (fo=1, routed)           0.000    42.032    core_inst/tx_fifo_axis_tdata_reg[63]_i_277_n_0
    SLICE_X165Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.081 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_272/CO[3]
                         net (fo=1, routed)           0.000    42.081    core_inst/tx_fifo_axis_tdata_reg[63]_i_272_n_0
    SLICE_X165Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.130 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_267/CO[3]
                         net (fo=1, routed)           0.000    42.130    core_inst/tx_fifo_axis_tdata_reg[63]_i_267_n_0
    SLICE_X165Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.179 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_266/CO[3]
                         net (fo=1, routed)           0.000    42.179    core_inst/tx_fifo_axis_tdata_reg[63]_i_266_n_0
    SLICE_X165Y429       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    42.254 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_292/CO[1]
                         net (fo=35, routed)          0.494    42.749    core_inst/tx_fifo_axis_tdata_reg[63]_i_292_n_2
    SLICE_X164Y424       LUT3 (Prop_lut3_I0_O)        0.118    42.867 r  core_inst/tx_fifo_axis_tdata[63]_i_311/O
                         net (fo=1, routed)           0.000    42.867    core_inst/tx_fifo_axis_tdata[63]_i_311_n_0
    SLICE_X164Y424       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    43.113 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_257/CO[3]
                         net (fo=1, routed)           0.007    43.119    core_inst/tx_fifo_axis_tdata_reg[63]_i_257_n_0
    SLICE_X164Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.169 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_252/CO[3]
                         net (fo=1, routed)           0.000    43.169    core_inst/tx_fifo_axis_tdata_reg[63]_i_252_n_0
    SLICE_X164Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.219 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_247/CO[3]
                         net (fo=1, routed)           0.000    43.219    core_inst/tx_fifo_axis_tdata_reg[63]_i_247_n_0
    SLICE_X164Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.269 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_227/CO[3]
                         net (fo=1, routed)           0.000    43.269    core_inst/tx_fifo_axis_tdata_reg[63]_i_227_n_0
    SLICE_X164Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.319 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_222/CO[3]
                         net (fo=1, routed)           0.000    43.319    core_inst/tx_fifo_axis_tdata_reg[63]_i_222_n_0
    SLICE_X164Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.369 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_217/CO[3]
                         net (fo=1, routed)           0.000    43.369    core_inst/tx_fifo_axis_tdata_reg[63]_i_217_n_0
    SLICE_X164Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.419 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_212/CO[3]
                         net (fo=1, routed)           0.000    43.419    core_inst/tx_fifo_axis_tdata_reg[63]_i_212_n_0
    SLICE_X164Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.469 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_211/CO[3]
                         net (fo=1, routed)           0.000    43.469    core_inst/tx_fifo_axis_tdata_reg[63]_i_211_n_0
    SLICE_X164Y432       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    43.543 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_232/CO[1]
                         net (fo=35, routed)          0.549    44.092    core_inst/tx_fifo_axis_tdata_reg[63]_i_232_n_2
    SLICE_X162Y425       LUT3 (Prop_lut3_I0_O)        0.120    44.212 r  core_inst/tx_fifo_axis_tdata[63]_i_264/O
                         net (fo=1, routed)           0.000    44.212    core_inst/tx_fifo_axis_tdata[63]_i_264_n_0
    SLICE_X162Y425       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    44.458 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_192/CO[3]
                         net (fo=1, routed)           0.000    44.458    core_inst/tx_fifo_axis_tdata_reg[63]_i_192_n_0
    SLICE_X162Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.508 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_187/CO[3]
                         net (fo=1, routed)           0.000    44.508    core_inst/tx_fifo_axis_tdata_reg[63]_i_187_n_0
    SLICE_X162Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.558 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_182/CO[3]
                         net (fo=1, routed)           0.000    44.558    core_inst/tx_fifo_axis_tdata_reg[63]_i_182_n_0
    SLICE_X162Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.608 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_181/CO[3]
                         net (fo=1, routed)           0.000    44.608    core_inst/tx_fifo_axis_tdata_reg[63]_i_181_n_0
    SLICE_X162Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.658 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_150/CO[3]
                         net (fo=1, routed)           0.000    44.658    core_inst/tx_fifo_axis_tdata_reg[63]_i_150_n_0
    SLICE_X162Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.708 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_145/CO[3]
                         net (fo=1, routed)           0.000    44.708    core_inst/tx_fifo_axis_tdata_reg[63]_i_145_n_0
    SLICE_X162Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.758 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_140/CO[3]
                         net (fo=1, routed)           0.000    44.758    core_inst/tx_fifo_axis_tdata_reg[63]_i_140_n_0
    SLICE_X162Y432       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.808 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_139/CO[3]
                         net (fo=1, routed)           0.000    44.808    core_inst/tx_fifo_axis_tdata_reg[63]_i_139_n_0
    SLICE_X162Y433       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    44.882 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_155/CO[1]
                         net (fo=35, routed)          0.502    45.384    core_inst/tx_fifo_axis_tdata_reg[63]_i_155_n_2
    SLICE_X161Y427       LUT3 (Prop_lut3_I0_O)        0.120    45.504 r  core_inst/tx_fifo_axis_tdata[63]_i_246/O
                         net (fo=1, routed)           0.000    45.504    core_inst/tx_fifo_axis_tdata[63]_i_246_n_0
    SLICE_X161Y427       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    45.761 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_171/CO[3]
                         net (fo=1, routed)           0.000    45.761    core_inst/tx_fifo_axis_tdata_reg[63]_i_171_n_0
    SLICE_X161Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.810 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_112/CO[3]
                         net (fo=1, routed)           0.000    45.810    core_inst/tx_fifo_axis_tdata_reg[63]_i_112_n_0
    SLICE_X161Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.859 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_107/CO[3]
                         net (fo=1, routed)           0.000    45.859    core_inst/tx_fifo_axis_tdata_reg[63]_i_107_n_0
    SLICE_X161Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.908 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_106/CO[3]
                         net (fo=1, routed)           0.000    45.908    core_inst/tx_fifo_axis_tdata_reg[63]_i_106_n_0
    SLICE_X161Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.957 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_120/CO[3]
                         net (fo=1, routed)           0.000    45.957    core_inst/tx_fifo_axis_tdata_reg[63]_i_120_n_0
    SLICE_X161Y432       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.006 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_72/CO[3]
                         net (fo=1, routed)           0.000    46.006    core_inst/tx_fifo_axis_tdata_reg[63]_i_72_n_0
    SLICE_X161Y433       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.055 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_67/CO[3]
                         net (fo=1, routed)           0.000    46.055    core_inst/tx_fifo_axis_tdata_reg[63]_i_67_n_0
    SLICE_X161Y434       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.104 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_66/CO[3]
                         net (fo=1, routed)           0.000    46.104    core_inst/tx_fifo_axis_tdata_reg[63]_i_66_n_0
    SLICE_X161Y435       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    46.179 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_77/CO[1]
                         net (fo=35, routed)          0.514    46.693    core_inst/tx_fifo_axis_tdata_reg[63]_i_77_n_2
    SLICE_X160Y430       LUT3 (Prop_lut3_I0_O)        0.118    46.811 r  core_inst/tx_fifo_axis_tdata[63]_i_175/O
                         net (fo=1, routed)           0.000    46.811    core_inst/tx_fifo_axis_tdata[63]_i_175_n_0
    SLICE_X160Y430       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    47.057 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_101/CO[3]
                         net (fo=1, routed)           0.000    47.057    core_inst/tx_fifo_axis_tdata_reg[63]_i_101_n_0
    SLICE_X160Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    47.107 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_103/CO[3]
                         net (fo=1, routed)           0.000    47.107    core_inst/tx_fifo_axis_tdata_reg[63]_i_103_n_0
    SLICE_X160Y432       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    47.157 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_54/CO[3]
                         net (fo=1, routed)           0.000    47.157    core_inst/tx_fifo_axis_tdata_reg[63]_i_54_n_0
    SLICE_X160Y433       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    47.207 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.207    core_inst/tx_fifo_axis_tdata_reg[63]_i_52_n_0
    SLICE_X160Y434       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    47.257 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_56/CO[3]
                         net (fo=1, routed)           0.000    47.257    core_inst/tx_fifo_axis_tdata_reg[63]_i_56_n_0
    SLICE_X160Y435       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147    47.404 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_62/O[3]
                         net (fo=3, routed)           0.375    47.780    core_inst/tx_fifo_axis_tdata_reg[63]_i_62_n_4
    SLICE_X159Y436       LUT6 (Prop_lut6_I3_O)        0.120    47.900 r  core_inst/tx_fifo_axis_tdata[63]_i_84/O
                         net (fo=4, routed)           0.332    48.232    core_inst/tx_fifo_axis_tdata[63]_i_84_n_0
    SLICE_X161Y436       LUT6 (Prop_lut6_I4_O)        0.043    48.275 r  core_inst/tx_fifo_axis_tdata[63]_i_80/O
                         net (fo=3, routed)           0.353    48.628    core_inst/tx_fifo_axis_tdata[63]_i_80_n_0
    SLICE_X159Y437       LUT6 (Prop_lut6_I2_O)        0.043    48.671 r  core_inst/tx_fifo_axis_tdata[63]_i_161/O
                         net (fo=3, routed)           0.286    48.957    core_inst/tx_fifo_axis_tdata[63]_i_161_n_0
    SLICE_X159Y436       LUT6 (Prop_lut6_I5_O)        0.043    49.000 r  core_inst/tx_fifo_axis_tdata[63]_i_87/O
                         net (fo=2, routed)           0.289    49.289    core_inst/tx_fifo_axis_tdata[63]_i_87_n_0
    SLICE_X161Y437       LUT6 (Prop_lut6_I4_O)        0.043    49.332 f  core_inst/tx_fifo_axis_tdata[63]_i_40/O
                         net (fo=1, routed)           0.386    49.718    core_inst/tx_fifo_axis_tdata[63]_i_40_n_0
    SLICE_X162Y437       LUT6 (Prop_lut6_I2_O)        0.043    49.761 r  core_inst/tx_fifo_axis_tdata[63]_i_18_comp/O
                         net (fo=2, routed)           0.228    49.988    core_inst/tx_fifo_axis_tdata[63]_i_18_n_0
    SLICE_X162Y438       LUT6 (Prop_lut6_I3_O)        0.043    50.031 r  core_inst/tx_fifo_axis_tdata[59]_i_2_comp/O
                         net (fo=25, routed)          0.389    50.421    core_inst/tx_fifo_axis_tdata[59]_i_2_n_0
    SLICE_X161Y439       LUT6 (Prop_lut6_I2_O)        0.043    50.464 r  core_inst/tx_fifo_axis_tdata[10]_i_1/O
                         net (fo=1, routed)           0.000    50.464    core_inst/tx_fifo_axis_tdata[10]_i_1_n_0
    SLICE_X161Y439       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     9.836 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.315    11.151    core_inst/coreclk_out
    SLICE_X161Y439       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[10]/C
                         clock pessimism              1.194    12.345    
                         clock uncertainty           -0.035    12.309    
    SLICE_X161Y439       FDRE (Setup_fdre_C_D)        0.031    12.340    core_inst/tx_fifo_axis_tdata_reg[10]
  -------------------------------------------------------------------
                         required time                         12.340    
                         arrival time                         -50.464    
  -------------------------------------------------------------------
                         slack                                -38.123    

Slack (VIOLATED) :        -38.122ns  (required time - arrival time)
  Source:                 core_inst/pkt_n_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/tx_fifo_axis_tdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_mgt_refclk_p rise@6.400ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        44.434ns  (logic 26.380ns (59.369%)  route 18.054ns (40.631%))
  Logic Levels:           325  (CARRY4=291 LUT2=1 LUT3=25 LUT6=8)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.751ns = ( 11.151 - 6.400 ) 
    Source Clock Delay      (SCD):    6.030ns
    Clock Pessimism Removal (CPR):    1.194ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.560     6.030    core_inst/coreclk_out
    SLICE_X163Y355       FDRE                                         r  core_inst/pkt_n_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y355       FDRE (Prop_fdre_C_Q)         0.216     6.246 r  core_inst/pkt_n_reg_reg[0]_replica/Q
                         net (fo=1, routed)           0.170     6.416    core_inst/pkt_n_reg_reg[0]_repN
    SLICE_X162Y356       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.289     6.705 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_243/CO[3]
                         net (fo=1, routed)           0.000     6.705    core_inst/tx_fifo_axis_tdata_reg[63]_i_243_n_0
    SLICE_X162Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.755 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_393/CO[3]
                         net (fo=1, routed)           0.000     6.755    core_inst/tx_fifo_axis_tdata_reg[63]_i_393_n_0
    SLICE_X162Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.805 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_560/CO[3]
                         net (fo=1, routed)           0.000     6.805    core_inst/tx_fifo_axis_tdata_reg[63]_i_560_n_0
    SLICE_X162Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.855 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_729/CO[3]
                         net (fo=1, routed)           0.000     6.855    core_inst/tx_fifo_axis_tdata_reg[63]_i_729_n_0
    SLICE_X162Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.905 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_898/CO[3]
                         net (fo=1, routed)           0.000     6.905    core_inst/tx_fifo_axis_tdata_reg[63]_i_898_n_0
    SLICE_X162Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.955 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1067/CO[3]
                         net (fo=1, routed)           0.000     6.955    core_inst/tx_fifo_axis_tdata_reg[63]_i_1067_n_0
    SLICE_X162Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.005 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1236/CO[3]
                         net (fo=1, routed)           0.000     7.005    core_inst/tx_fifo_axis_tdata_reg[63]_i_1236_n_0
    SLICE_X162Y363       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     7.113 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1405/O[2]
                         net (fo=2, routed)           0.172     7.285    core_inst/p_0_in__0[31]
    SLICE_X163Y363       LUT2 (Prop_lut2_I1_O)        0.126     7.411 r  core_inst/tx_fifo_axis_tdata[63]_i_1515/O
                         net (fo=1, routed)           0.000     7.411    core_inst/tx_fifo_axis_tdata[63]_i_1515_n_0
    SLICE_X163Y363       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.662 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1442/CO[3]
                         net (fo=1, routed)           0.000     7.662    core_inst/tx_fifo_axis_tdata_reg[63]_i_1442_n_0
    SLICE_X163Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.711 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1437/CO[3]
                         net (fo=1, routed)           0.000     7.711    core_inst/tx_fifo_axis_tdata_reg[63]_i_1437_n_0
    SLICE_X163Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.760 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1432/CO[3]
                         net (fo=1, routed)           0.000     7.760    core_inst/tx_fifo_axis_tdata_reg[63]_i_1432_n_0
    SLICE_X163Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.809 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1427/CO[3]
                         net (fo=1, routed)           0.000     7.809    core_inst/tx_fifo_axis_tdata_reg[63]_i_1427_n_0
    SLICE_X163Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.858 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1422/CO[3]
                         net (fo=1, routed)           0.000     7.858    core_inst/tx_fifo_axis_tdata_reg[63]_i_1422_n_0
    SLICE_X163Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.907 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1417/CO[3]
                         net (fo=1, routed)           0.000     7.907    core_inst/tx_fifo_axis_tdata_reg[63]_i_1417_n_0
    SLICE_X163Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.956 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1412/CO[3]
                         net (fo=1, routed)           0.000     7.956    core_inst/tx_fifo_axis_tdata_reg[63]_i_1412_n_0
    SLICE_X163Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.005 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1411/CO[3]
                         net (fo=1, routed)           0.000     8.005    core_inst/tx_fifo_axis_tdata_reg[63]_i_1411_n_0
    SLICE_X163Y371       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     8.132 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1447/CO[0]
                         net (fo=35, routed)          0.543     8.675    core_inst/tx_fifo_axis_tdata_reg[63]_i_1447_n_3
    SLICE_X164Y363       LUT3 (Prop_lut3_I0_O)        0.130     8.805 r  core_inst/tx_fifo_axis_tdata[63]_i_1450/O
                         net (fo=1, routed)           0.000     8.805    core_inst/tx_fifo_axis_tdata[63]_i_1450_n_0
    SLICE_X164Y363       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     9.051 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1399/CO[3]
                         net (fo=1, routed)           0.000     9.051    core_inst/tx_fifo_axis_tdata_reg[63]_i_1399_n_0
    SLICE_X164Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.101 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1394/CO[3]
                         net (fo=1, routed)           0.000     9.101    core_inst/tx_fifo_axis_tdata_reg[63]_i_1394_n_0
    SLICE_X164Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.151 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1389/CO[3]
                         net (fo=1, routed)           0.000     9.151    core_inst/tx_fifo_axis_tdata_reg[63]_i_1389_n_0
    SLICE_X164Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.201 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1384/CO[3]
                         net (fo=1, routed)           0.000     9.201    core_inst/tx_fifo_axis_tdata_reg[63]_i_1384_n_0
    SLICE_X164Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.251 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1379/CO[3]
                         net (fo=1, routed)           0.000     9.251    core_inst/tx_fifo_axis_tdata_reg[63]_i_1379_n_0
    SLICE_X164Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.301 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1374/CO[3]
                         net (fo=1, routed)           0.000     9.301    core_inst/tx_fifo_axis_tdata_reg[63]_i_1374_n_0
    SLICE_X164Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.351 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1369/CO[3]
                         net (fo=1, routed)           0.000     9.351    core_inst/tx_fifo_axis_tdata_reg[63]_i_1369_n_0
    SLICE_X164Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.401 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1368/CO[3]
                         net (fo=1, routed)           0.000     9.401    core_inst/tx_fifo_axis_tdata_reg[63]_i_1368_n_0
    SLICE_X164Y371       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074     9.475 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1404/CO[1]
                         net (fo=35, routed)          0.473     9.948    core_inst/tx_fifo_axis_tdata_reg[63]_i_1404_n_2
    SLICE_X165Y363       LUT3 (Prop_lut3_I0_O)        0.120    10.068 r  core_inst/tx_fifo_axis_tdata[63]_i_1408/O
                         net (fo=1, routed)           0.000    10.068    core_inst/tx_fifo_axis_tdata[63]_i_1408_n_0
    SLICE_X165Y363       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    10.325 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1357/CO[3]
                         net (fo=1, routed)           0.000    10.325    core_inst/tx_fifo_axis_tdata_reg[63]_i_1357_n_0
    SLICE_X165Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.374 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1352/CO[3]
                         net (fo=1, routed)           0.000    10.374    core_inst/tx_fifo_axis_tdata_reg[63]_i_1352_n_0
    SLICE_X165Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.423 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1347/CO[3]
                         net (fo=1, routed)           0.000    10.423    core_inst/tx_fifo_axis_tdata_reg[63]_i_1347_n_0
    SLICE_X165Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.472 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1342/CO[3]
                         net (fo=1, routed)           0.000    10.472    core_inst/tx_fifo_axis_tdata_reg[63]_i_1342_n_0
    SLICE_X165Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.521 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1337/CO[3]
                         net (fo=1, routed)           0.000    10.521    core_inst/tx_fifo_axis_tdata_reg[63]_i_1337_n_0
    SLICE_X165Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.570 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1332/CO[3]
                         net (fo=1, routed)           0.000    10.570    core_inst/tx_fifo_axis_tdata_reg[63]_i_1332_n_0
    SLICE_X165Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.619 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1327/CO[3]
                         net (fo=1, routed)           0.000    10.619    core_inst/tx_fifo_axis_tdata_reg[63]_i_1327_n_0
    SLICE_X165Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.668 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1326/CO[3]
                         net (fo=1, routed)           0.000    10.668    core_inst/tx_fifo_axis_tdata_reg[63]_i_1326_n_0
    SLICE_X165Y371       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    10.743 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1362/CO[1]
                         net (fo=35, routed)          0.510    11.253    core_inst/tx_fifo_axis_tdata_reg[63]_i_1362_n_2
    SLICE_X166Y367       LUT3 (Prop_lut3_I0_O)        0.118    11.371 r  core_inst/tx_fifo_axis_tdata[63]_i_1361/O
                         net (fo=1, routed)           0.000    11.371    core_inst/tx_fifo_axis_tdata[63]_i_1361_n_0
    SLICE_X166Y367       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    11.609 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1310/CO[3]
                         net (fo=1, routed)           0.000    11.609    core_inst/tx_fifo_axis_tdata_reg[63]_i_1310_n_0
    SLICE_X166Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.659 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1305/CO[3]
                         net (fo=1, routed)           0.000    11.659    core_inst/tx_fifo_axis_tdata_reg[63]_i_1305_n_0
    SLICE_X166Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.709 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1300/CO[3]
                         net (fo=1, routed)           0.000    11.709    core_inst/tx_fifo_axis_tdata_reg[63]_i_1300_n_0
    SLICE_X166Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.759 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1295/CO[3]
                         net (fo=1, routed)           0.000    11.759    core_inst/tx_fifo_axis_tdata_reg[63]_i_1295_n_0
    SLICE_X166Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.809 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1290/CO[3]
                         net (fo=1, routed)           0.000    11.809    core_inst/tx_fifo_axis_tdata_reg[63]_i_1290_n_0
    SLICE_X166Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.859 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1285/CO[3]
                         net (fo=1, routed)           0.000    11.859    core_inst/tx_fifo_axis_tdata_reg[63]_i_1285_n_0
    SLICE_X166Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.909 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1284/CO[3]
                         net (fo=1, routed)           0.000    11.909    core_inst/tx_fifo_axis_tdata_reg[63]_i_1284_n_0
    SLICE_X166Y374       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    11.983 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1320/CO[1]
                         net (fo=35, routed)          0.466    12.449    core_inst/tx_fifo_axis_tdata_reg[63]_i_1320_n_2
    SLICE_X167Y369       LUT3 (Prop_lut3_I0_O)        0.120    12.569 r  core_inst/tx_fifo_axis_tdata[63]_i_1323/O
                         net (fo=1, routed)           0.000    12.569    core_inst/tx_fifo_axis_tdata[63]_i_1323_n_0
    SLICE_X167Y369       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    12.826 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1273/CO[3]
                         net (fo=1, routed)           0.000    12.826    core_inst/tx_fifo_axis_tdata_reg[63]_i_1273_n_0
    SLICE_X167Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.875 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1268/CO[3]
                         net (fo=1, routed)           0.000    12.875    core_inst/tx_fifo_axis_tdata_reg[63]_i_1268_n_0
    SLICE_X167Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.924 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1263/CO[3]
                         net (fo=1, routed)           0.000    12.924    core_inst/tx_fifo_axis_tdata_reg[63]_i_1263_n_0
    SLICE_X167Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.973 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1258/CO[3]
                         net (fo=1, routed)           0.000    12.973    core_inst/tx_fifo_axis_tdata_reg[63]_i_1258_n_0
    SLICE_X167Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.022 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1253/CO[3]
                         net (fo=1, routed)           0.000    13.022    core_inst/tx_fifo_axis_tdata_reg[63]_i_1253_n_0
    SLICE_X167Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.071 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1248/CO[3]
                         net (fo=1, routed)           0.007    13.078    core_inst/tx_fifo_axis_tdata_reg[63]_i_1248_n_0
    SLICE_X167Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.127 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1243/CO[3]
                         net (fo=1, routed)           0.000    13.127    core_inst/tx_fifo_axis_tdata_reg[63]_i_1243_n_0
    SLICE_X167Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.176 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1242/CO[3]
                         net (fo=1, routed)           0.000    13.176    core_inst/tx_fifo_axis_tdata_reg[63]_i_1242_n_0
    SLICE_X167Y377       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    13.251 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1278/CO[1]
                         net (fo=35, routed)          0.462    13.713    core_inst/tx_fifo_axis_tdata_reg[63]_i_1278_n_2
    SLICE_X165Y372       LUT3 (Prop_lut3_I0_O)        0.118    13.831 r  core_inst/tx_fifo_axis_tdata[63]_i_1281/O
                         net (fo=1, routed)           0.000    13.831    core_inst/tx_fifo_axis_tdata[63]_i_1281_n_0
    SLICE_X165Y372       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    14.088 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1230/CO[3]
                         net (fo=1, routed)           0.000    14.088    core_inst/tx_fifo_axis_tdata_reg[63]_i_1230_n_0
    SLICE_X165Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.137 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1225/CO[3]
                         net (fo=1, routed)           0.000    14.137    core_inst/tx_fifo_axis_tdata_reg[63]_i_1225_n_0
    SLICE_X165Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.186 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1220/CO[3]
                         net (fo=1, routed)           0.007    14.192    core_inst/tx_fifo_axis_tdata_reg[63]_i_1220_n_0
    SLICE_X165Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.241 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1215/CO[3]
                         net (fo=1, routed)           0.000    14.241    core_inst/tx_fifo_axis_tdata_reg[63]_i_1215_n_0
    SLICE_X165Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.290 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1210/CO[3]
                         net (fo=1, routed)           0.000    14.290    core_inst/tx_fifo_axis_tdata_reg[63]_i_1210_n_0
    SLICE_X165Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.339 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1205/CO[3]
                         net (fo=1, routed)           0.000    14.339    core_inst/tx_fifo_axis_tdata_reg[63]_i_1205_n_0
    SLICE_X165Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.388 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1200/CO[3]
                         net (fo=1, routed)           0.000    14.388    core_inst/tx_fifo_axis_tdata_reg[63]_i_1200_n_0
    SLICE_X165Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.437 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1199/CO[3]
                         net (fo=1, routed)           0.000    14.437    core_inst/tx_fifo_axis_tdata_reg[63]_i_1199_n_0
    SLICE_X165Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    14.512 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1235/CO[1]
                         net (fo=35, routed)          0.499    15.011    core_inst/tx_fifo_axis_tdata_reg[63]_i_1235_n_2
    SLICE_X164Y372       LUT3 (Prop_lut3_I0_O)        0.118    15.129 r  core_inst/tx_fifo_axis_tdata[63]_i_1239/O
                         net (fo=1, routed)           0.000    15.129    core_inst/tx_fifo_axis_tdata[63]_i_1239_n_0
    SLICE_X164Y372       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    15.375 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1188/CO[3]
                         net (fo=1, routed)           0.000    15.375    core_inst/tx_fifo_axis_tdata_reg[63]_i_1188_n_0
    SLICE_X164Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.425 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1183/CO[3]
                         net (fo=1, routed)           0.000    15.425    core_inst/tx_fifo_axis_tdata_reg[63]_i_1183_n_0
    SLICE_X164Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.475 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1178/CO[3]
                         net (fo=1, routed)           0.007    15.482    core_inst/tx_fifo_axis_tdata_reg[63]_i_1178_n_0
    SLICE_X164Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.532 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1173/CO[3]
                         net (fo=1, routed)           0.000    15.532    core_inst/tx_fifo_axis_tdata_reg[63]_i_1173_n_0
    SLICE_X164Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.582 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1168/CO[3]
                         net (fo=1, routed)           0.000    15.582    core_inst/tx_fifo_axis_tdata_reg[63]_i_1168_n_0
    SLICE_X164Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.632 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1163/CO[3]
                         net (fo=1, routed)           0.000    15.632    core_inst/tx_fifo_axis_tdata_reg[63]_i_1163_n_0
    SLICE_X164Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.682 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1158/CO[3]
                         net (fo=1, routed)           0.000    15.682    core_inst/tx_fifo_axis_tdata_reg[63]_i_1158_n_0
    SLICE_X164Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.732 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1157/CO[3]
                         net (fo=1, routed)           0.000    15.732    core_inst/tx_fifo_axis_tdata_reg[63]_i_1157_n_0
    SLICE_X164Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    15.806 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1193/CO[1]
                         net (fo=35, routed)          0.535    16.341    core_inst/tx_fifo_axis_tdata_reg[63]_i_1193_n_2
    SLICE_X163Y372       LUT3 (Prop_lut3_I0_O)        0.120    16.461 r  core_inst/tx_fifo_axis_tdata[63]_i_1196/O
                         net (fo=1, routed)           0.000    16.461    core_inst/tx_fifo_axis_tdata[63]_i_1196_n_0
    SLICE_X163Y372       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    16.718 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1146/CO[3]
                         net (fo=1, routed)           0.000    16.718    core_inst/tx_fifo_axis_tdata_reg[63]_i_1146_n_0
    SLICE_X163Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.767 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1141/CO[3]
                         net (fo=1, routed)           0.000    16.767    core_inst/tx_fifo_axis_tdata_reg[63]_i_1141_n_0
    SLICE_X163Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.816 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1136/CO[3]
                         net (fo=1, routed)           0.007    16.823    core_inst/tx_fifo_axis_tdata_reg[63]_i_1136_n_0
    SLICE_X163Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.872 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1131/CO[3]
                         net (fo=1, routed)           0.000    16.872    core_inst/tx_fifo_axis_tdata_reg[63]_i_1131_n_0
    SLICE_X163Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.921 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1126/CO[3]
                         net (fo=1, routed)           0.000    16.921    core_inst/tx_fifo_axis_tdata_reg[63]_i_1126_n_0
    SLICE_X163Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.970 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1121/CO[3]
                         net (fo=1, routed)           0.000    16.970    core_inst/tx_fifo_axis_tdata_reg[63]_i_1121_n_0
    SLICE_X163Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.019 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1116/CO[3]
                         net (fo=1, routed)           0.000    17.019    core_inst/tx_fifo_axis_tdata_reg[63]_i_1116_n_0
    SLICE_X163Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.068 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1115/CO[3]
                         net (fo=1, routed)           0.000    17.068    core_inst/tx_fifo_axis_tdata_reg[63]_i_1115_n_0
    SLICE_X163Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    17.143 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1151/CO[1]
                         net (fo=35, routed)          0.376    17.519    core_inst/tx_fifo_axis_tdata_reg[63]_i_1151_n_2
    SLICE_X162Y377       LUT3 (Prop_lut3_I0_O)        0.118    17.637 r  core_inst/tx_fifo_axis_tdata[63]_i_1154/O
                         net (fo=1, routed)           0.000    17.637    core_inst/tx_fifo_axis_tdata[63]_i_1154_n_0
    SLICE_X162Y377       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    17.883 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    17.883    core_inst/tx_fifo_axis_tdata_reg[63]_i_1104_n_0
    SLICE_X162Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.933 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1099/CO[3]
                         net (fo=1, routed)           0.000    17.933    core_inst/tx_fifo_axis_tdata_reg[63]_i_1099_n_0
    SLICE_X162Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.983 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    17.983    core_inst/tx_fifo_axis_tdata_reg[63]_i_1094_n_0
    SLICE_X162Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.033 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1089/CO[3]
                         net (fo=1, routed)           0.000    18.033    core_inst/tx_fifo_axis_tdata_reg[63]_i_1089_n_0
    SLICE_X162Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.083 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1084/CO[3]
                         net (fo=1, routed)           0.000    18.083    core_inst/tx_fifo_axis_tdata_reg[63]_i_1084_n_0
    SLICE_X162Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.133 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1079/CO[3]
                         net (fo=1, routed)           0.000    18.133    core_inst/tx_fifo_axis_tdata_reg[63]_i_1079_n_0
    SLICE_X162Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.183 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1074/CO[3]
                         net (fo=1, routed)           0.000    18.183    core_inst/tx_fifo_axis_tdata_reg[63]_i_1074_n_0
    SLICE_X162Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.233 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1073/CO[3]
                         net (fo=1, routed)           0.000    18.233    core_inst/tx_fifo_axis_tdata_reg[63]_i_1073_n_0
    SLICE_X162Y385       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    18.307 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1109/CO[1]
                         net (fo=35, routed)          0.422    18.729    core_inst/tx_fifo_axis_tdata_reg[63]_i_1109_n_2
    SLICE_X163Y381       LUT3 (Prop_lut3_I0_O)        0.120    18.849 r  core_inst/tx_fifo_axis_tdata[63]_i_1112/O
                         net (fo=1, routed)           0.000    18.849    core_inst/tx_fifo_axis_tdata[63]_i_1112_n_0
    SLICE_X163Y381       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    19.106 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1061/CO[3]
                         net (fo=1, routed)           0.000    19.106    core_inst/tx_fifo_axis_tdata_reg[63]_i_1061_n_0
    SLICE_X163Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.155 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1056/CO[3]
                         net (fo=1, routed)           0.000    19.155    core_inst/tx_fifo_axis_tdata_reg[63]_i_1056_n_0
    SLICE_X163Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.204 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1051/CO[3]
                         net (fo=1, routed)           0.000    19.204    core_inst/tx_fifo_axis_tdata_reg[63]_i_1051_n_0
    SLICE_X163Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.253 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1046/CO[3]
                         net (fo=1, routed)           0.000    19.253    core_inst/tx_fifo_axis_tdata_reg[63]_i_1046_n_0
    SLICE_X163Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.302 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1041/CO[3]
                         net (fo=1, routed)           0.000    19.302    core_inst/tx_fifo_axis_tdata_reg[63]_i_1041_n_0
    SLICE_X163Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.351 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1036/CO[3]
                         net (fo=1, routed)           0.000    19.351    core_inst/tx_fifo_axis_tdata_reg[63]_i_1036_n_0
    SLICE_X163Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.400 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1031/CO[3]
                         net (fo=1, routed)           0.000    19.400    core_inst/tx_fifo_axis_tdata_reg[63]_i_1031_n_0
    SLICE_X163Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.449 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1030/CO[3]
                         net (fo=1, routed)           0.000    19.449    core_inst/tx_fifo_axis_tdata_reg[63]_i_1030_n_0
    SLICE_X163Y389       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    19.524 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1066/CO[1]
                         net (fo=35, routed)          0.563    20.087    core_inst/tx_fifo_axis_tdata_reg[63]_i_1066_n_2
    SLICE_X164Y381       LUT3 (Prop_lut3_I0_O)        0.118    20.205 r  core_inst/tx_fifo_axis_tdata[63]_i_1069/O
                         net (fo=1, routed)           0.000    20.205    core_inst/tx_fifo_axis_tdata[63]_i_1069_n_0
    SLICE_X164Y381       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.177    20.382 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1019/CO[3]
                         net (fo=1, routed)           0.000    20.382    core_inst/tx_fifo_axis_tdata_reg[63]_i_1019_n_0
    SLICE_X164Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.432 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1014/CO[3]
                         net (fo=1, routed)           0.000    20.432    core_inst/tx_fifo_axis_tdata_reg[63]_i_1014_n_0
    SLICE_X164Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.482 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1009/CO[3]
                         net (fo=1, routed)           0.000    20.482    core_inst/tx_fifo_axis_tdata_reg[63]_i_1009_n_0
    SLICE_X164Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.532 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1004/CO[3]
                         net (fo=1, routed)           0.000    20.532    core_inst/tx_fifo_axis_tdata_reg[63]_i_1004_n_0
    SLICE_X164Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.582 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_999/CO[3]
                         net (fo=1, routed)           0.000    20.582    core_inst/tx_fifo_axis_tdata_reg[63]_i_999_n_0
    SLICE_X164Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.632 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_994/CO[3]
                         net (fo=1, routed)           0.000    20.632    core_inst/tx_fifo_axis_tdata_reg[63]_i_994_n_0
    SLICE_X164Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.682 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_989/CO[3]
                         net (fo=1, routed)           0.000    20.682    core_inst/tx_fifo_axis_tdata_reg[63]_i_989_n_0
    SLICE_X164Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.732 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_988/CO[3]
                         net (fo=1, routed)           0.000    20.732    core_inst/tx_fifo_axis_tdata_reg[63]_i_988_n_0
    SLICE_X164Y389       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    20.806 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1024/CO[1]
                         net (fo=35, routed)          0.415    21.221    core_inst/tx_fifo_axis_tdata_reg[63]_i_1024_n_2
    SLICE_X166Y384       LUT3 (Prop_lut3_I0_O)        0.120    21.341 r  core_inst/tx_fifo_axis_tdata[63]_i_1027/O
                         net (fo=1, routed)           0.000    21.341    core_inst/tx_fifo_axis_tdata[63]_i_1027_n_0
    SLICE_X166Y384       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    21.587 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_977/CO[3]
                         net (fo=1, routed)           0.000    21.587    core_inst/tx_fifo_axis_tdata_reg[63]_i_977_n_0
    SLICE_X166Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.637 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_972/CO[3]
                         net (fo=1, routed)           0.000    21.637    core_inst/tx_fifo_axis_tdata_reg[63]_i_972_n_0
    SLICE_X166Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.687 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_967/CO[3]
                         net (fo=1, routed)           0.000    21.687    core_inst/tx_fifo_axis_tdata_reg[63]_i_967_n_0
    SLICE_X166Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.737 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_962/CO[3]
                         net (fo=1, routed)           0.000    21.737    core_inst/tx_fifo_axis_tdata_reg[63]_i_962_n_0
    SLICE_X166Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.787 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_957/CO[3]
                         net (fo=1, routed)           0.000    21.787    core_inst/tx_fifo_axis_tdata_reg[63]_i_957_n_0
    SLICE_X166Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.837 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_952/CO[3]
                         net (fo=1, routed)           0.000    21.837    core_inst/tx_fifo_axis_tdata_reg[63]_i_952_n_0
    SLICE_X166Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.887 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_947/CO[3]
                         net (fo=1, routed)           0.000    21.887    core_inst/tx_fifo_axis_tdata_reg[63]_i_947_n_0
    SLICE_X166Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.937 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_946/CO[3]
                         net (fo=1, routed)           0.000    21.937    core_inst/tx_fifo_axis_tdata_reg[63]_i_946_n_0
    SLICE_X166Y392       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    22.011 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_982/CO[1]
                         net (fo=35, routed)          0.409    22.420    core_inst/tx_fifo_axis_tdata_reg[63]_i_982_n_2
    SLICE_X165Y387       LUT3 (Prop_lut3_I0_O)        0.120    22.540 r  core_inst/tx_fifo_axis_tdata[63]_i_985/O
                         net (fo=1, routed)           0.000    22.540    core_inst/tx_fifo_axis_tdata[63]_i_985_n_0
    SLICE_X165Y387       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    22.797 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_935/CO[3]
                         net (fo=1, routed)           0.000    22.797    core_inst/tx_fifo_axis_tdata_reg[63]_i_935_n_0
    SLICE_X165Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.846 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_930/CO[3]
                         net (fo=1, routed)           0.000    22.846    core_inst/tx_fifo_axis_tdata_reg[63]_i_930_n_0
    SLICE_X165Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.895 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_925/CO[3]
                         net (fo=1, routed)           0.000    22.895    core_inst/tx_fifo_axis_tdata_reg[63]_i_925_n_0
    SLICE_X165Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.944 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_920/CO[3]
                         net (fo=1, routed)           0.000    22.944    core_inst/tx_fifo_axis_tdata_reg[63]_i_920_n_0
    SLICE_X165Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.993 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_915/CO[3]
                         net (fo=1, routed)           0.000    22.993    core_inst/tx_fifo_axis_tdata_reg[63]_i_915_n_0
    SLICE_X165Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.042 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_910/CO[3]
                         net (fo=1, routed)           0.000    23.042    core_inst/tx_fifo_axis_tdata_reg[63]_i_910_n_0
    SLICE_X165Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.091 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_905/CO[3]
                         net (fo=1, routed)           0.000    23.091    core_inst/tx_fifo_axis_tdata_reg[63]_i_905_n_0
    SLICE_X165Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.140 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_904/CO[3]
                         net (fo=1, routed)           0.000    23.140    core_inst/tx_fifo_axis_tdata_reg[63]_i_904_n_0
    SLICE_X165Y395       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    23.215 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_940/CO[1]
                         net (fo=35, routed)          0.466    23.681    core_inst/tx_fifo_axis_tdata_reg[63]_i_940_n_2
    SLICE_X164Y390       LUT3 (Prop_lut3_I0_O)        0.118    23.799 r  core_inst/tx_fifo_axis_tdata[63]_i_943/O
                         net (fo=1, routed)           0.000    23.799    core_inst/tx_fifo_axis_tdata[63]_i_943_n_0
    SLICE_X164Y390       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    24.045 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_892/CO[3]
                         net (fo=1, routed)           0.000    24.045    core_inst/tx_fifo_axis_tdata_reg[63]_i_892_n_0
    SLICE_X164Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.095 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_887/CO[3]
                         net (fo=1, routed)           0.000    24.095    core_inst/tx_fifo_axis_tdata_reg[63]_i_887_n_0
    SLICE_X164Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.145 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_882/CO[3]
                         net (fo=1, routed)           0.000    24.145    core_inst/tx_fifo_axis_tdata_reg[63]_i_882_n_0
    SLICE_X164Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.195 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_877/CO[3]
                         net (fo=1, routed)           0.000    24.195    core_inst/tx_fifo_axis_tdata_reg[63]_i_877_n_0
    SLICE_X164Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.245 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_872/CO[3]
                         net (fo=1, routed)           0.000    24.245    core_inst/tx_fifo_axis_tdata_reg[63]_i_872_n_0
    SLICE_X164Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.295 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_867/CO[3]
                         net (fo=1, routed)           0.000    24.295    core_inst/tx_fifo_axis_tdata_reg[63]_i_867_n_0
    SLICE_X164Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.345 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_862/CO[3]
                         net (fo=1, routed)           0.000    24.345    core_inst/tx_fifo_axis_tdata_reg[63]_i_862_n_0
    SLICE_X164Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.395 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_861/CO[3]
                         net (fo=1, routed)           0.000    24.395    core_inst/tx_fifo_axis_tdata_reg[63]_i_861_n_0
    SLICE_X164Y398       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    24.469 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_897/CO[1]
                         net (fo=35, routed)          0.483    24.952    core_inst/tx_fifo_axis_tdata_reg[63]_i_897_n_2
    SLICE_X163Y390       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    25.308 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_850/CO[3]
                         net (fo=1, routed)           0.000    25.308    core_inst/tx_fifo_axis_tdata_reg[63]_i_850_n_0
    SLICE_X163Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.357 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_845/CO[3]
                         net (fo=1, routed)           0.000    25.357    core_inst/tx_fifo_axis_tdata_reg[63]_i_845_n_0
    SLICE_X163Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.406 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_840/CO[3]
                         net (fo=1, routed)           0.000    25.406    core_inst/tx_fifo_axis_tdata_reg[63]_i_840_n_0
    SLICE_X163Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.455 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_835/CO[3]
                         net (fo=1, routed)           0.000    25.455    core_inst/tx_fifo_axis_tdata_reg[63]_i_835_n_0
    SLICE_X163Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.504 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_830/CO[3]
                         net (fo=1, routed)           0.000    25.504    core_inst/tx_fifo_axis_tdata_reg[63]_i_830_n_0
    SLICE_X163Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.553 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_825/CO[3]
                         net (fo=1, routed)           0.000    25.553    core_inst/tx_fifo_axis_tdata_reg[63]_i_825_n_0
    SLICE_X163Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.602 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_820/CO[3]
                         net (fo=1, routed)           0.000    25.602    core_inst/tx_fifo_axis_tdata_reg[63]_i_820_n_0
    SLICE_X163Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.651 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_819/CO[3]
                         net (fo=1, routed)           0.000    25.651    core_inst/tx_fifo_axis_tdata_reg[63]_i_819_n_0
    SLICE_X163Y398       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    25.726 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_855/CO[1]
                         net (fo=35, routed)          0.474    26.200    core_inst/tx_fifo_axis_tdata_reg[63]_i_855_n_2
    SLICE_X161Y392       LUT3 (Prop_lut3_I0_O)        0.118    26.318 r  core_inst/tx_fifo_axis_tdata[63]_i_858/O
                         net (fo=1, routed)           0.000    26.318    core_inst/tx_fifo_axis_tdata[63]_i_858_n_0
    SLICE_X161Y392       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    26.575 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_808/CO[3]
                         net (fo=1, routed)           0.000    26.575    core_inst/tx_fifo_axis_tdata_reg[63]_i_808_n_0
    SLICE_X161Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.624 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_803/CO[3]
                         net (fo=1, routed)           0.000    26.624    core_inst/tx_fifo_axis_tdata_reg[63]_i_803_n_0
    SLICE_X161Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.673 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_798/CO[3]
                         net (fo=1, routed)           0.000    26.673    core_inst/tx_fifo_axis_tdata_reg[63]_i_798_n_0
    SLICE_X161Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.722 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_793/CO[3]
                         net (fo=1, routed)           0.000    26.722    core_inst/tx_fifo_axis_tdata_reg[63]_i_793_n_0
    SLICE_X161Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.771 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_788/CO[3]
                         net (fo=1, routed)           0.000    26.771    core_inst/tx_fifo_axis_tdata_reg[63]_i_788_n_0
    SLICE_X161Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.820 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_783/CO[3]
                         net (fo=1, routed)           0.000    26.820    core_inst/tx_fifo_axis_tdata_reg[63]_i_783_n_0
    SLICE_X161Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.869 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_778/CO[3]
                         net (fo=1, routed)           0.000    26.869    core_inst/tx_fifo_axis_tdata_reg[63]_i_778_n_0
    SLICE_X161Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.918 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_777/CO[3]
                         net (fo=1, routed)           0.001    26.918    core_inst/tx_fifo_axis_tdata_reg[63]_i_777_n_0
    SLICE_X161Y400       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    26.993 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_813/CO[1]
                         net (fo=35, routed)          0.502    27.495    core_inst/tx_fifo_axis_tdata_reg[63]_i_813_n_2
    SLICE_X162Y394       LUT3 (Prop_lut3_I0_O)        0.118    27.613 r  core_inst/tx_fifo_axis_tdata[63]_i_816/O
                         net (fo=1, routed)           0.000    27.613    core_inst/tx_fifo_axis_tdata[63]_i_816_n_0
    SLICE_X162Y394       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    27.859 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_766/CO[3]
                         net (fo=1, routed)           0.000    27.859    core_inst/tx_fifo_axis_tdata_reg[63]_i_766_n_0
    SLICE_X162Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    27.909 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_761/CO[3]
                         net (fo=1, routed)           0.000    27.909    core_inst/tx_fifo_axis_tdata_reg[63]_i_761_n_0
    SLICE_X162Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    27.959 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_756/CO[3]
                         net (fo=1, routed)           0.000    27.959    core_inst/tx_fifo_axis_tdata_reg[63]_i_756_n_0
    SLICE_X162Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.009 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_751/CO[3]
                         net (fo=1, routed)           0.000    28.009    core_inst/tx_fifo_axis_tdata_reg[63]_i_751_n_0
    SLICE_X162Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.059 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_746/CO[3]
                         net (fo=1, routed)           0.000    28.059    core_inst/tx_fifo_axis_tdata_reg[63]_i_746_n_0
    SLICE_X162Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.109 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_741/CO[3]
                         net (fo=1, routed)           0.001    28.110    core_inst/tx_fifo_axis_tdata_reg[63]_i_741_n_0
    SLICE_X162Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.160 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_736/CO[3]
                         net (fo=1, routed)           0.000    28.160    core_inst/tx_fifo_axis_tdata_reg[63]_i_736_n_0
    SLICE_X162Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.210 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_735/CO[3]
                         net (fo=1, routed)           0.000    28.210    core_inst/tx_fifo_axis_tdata_reg[63]_i_735_n_0
    SLICE_X162Y402       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    28.284 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_771/CO[1]
                         net (fo=35, routed)          0.376    28.660    core_inst/tx_fifo_axis_tdata_reg[63]_i_771_n_2
    SLICE_X165Y397       LUT3 (Prop_lut3_I0_O)        0.120    28.780 r  core_inst/tx_fifo_axis_tdata[63]_i_774/O
                         net (fo=1, routed)           0.000    28.780    core_inst/tx_fifo_axis_tdata[63]_i_774_n_0
    SLICE_X165Y397       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    29.037 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_723/CO[3]
                         net (fo=1, routed)           0.000    29.037    core_inst/tx_fifo_axis_tdata_reg[63]_i_723_n_0
    SLICE_X165Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.086 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_718/CO[3]
                         net (fo=1, routed)           0.000    29.086    core_inst/tx_fifo_axis_tdata_reg[63]_i_718_n_0
    SLICE_X165Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.135 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_713/CO[3]
                         net (fo=1, routed)           0.001    29.136    core_inst/tx_fifo_axis_tdata_reg[63]_i_713_n_0
    SLICE_X165Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.185 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_708/CO[3]
                         net (fo=1, routed)           0.000    29.185    core_inst/tx_fifo_axis_tdata_reg[63]_i_708_n_0
    SLICE_X165Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.234 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_703/CO[3]
                         net (fo=1, routed)           0.000    29.234    core_inst/tx_fifo_axis_tdata_reg[63]_i_703_n_0
    SLICE_X165Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.283 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_698/CO[3]
                         net (fo=1, routed)           0.000    29.283    core_inst/tx_fifo_axis_tdata_reg[63]_i_698_n_0
    SLICE_X165Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.332 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_693/CO[3]
                         net (fo=1, routed)           0.000    29.332    core_inst/tx_fifo_axis_tdata_reg[63]_i_693_n_0
    SLICE_X165Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.381 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_692/CO[3]
                         net (fo=1, routed)           0.000    29.381    core_inst/tx_fifo_axis_tdata_reg[63]_i_692_n_0
    SLICE_X165Y405       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    29.456 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_728/CO[1]
                         net (fo=35, routed)          0.468    29.923    core_inst/tx_fifo_axis_tdata_reg[63]_i_728_n_2
    SLICE_X164Y400       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    30.287 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_681/CO[3]
                         net (fo=1, routed)           0.000    30.287    core_inst/tx_fifo_axis_tdata_reg[63]_i_681_n_0
    SLICE_X164Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.337 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_676/CO[3]
                         net (fo=1, routed)           0.000    30.337    core_inst/tx_fifo_axis_tdata_reg[63]_i_676_n_0
    SLICE_X164Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.387 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_671/CO[3]
                         net (fo=1, routed)           0.000    30.387    core_inst/tx_fifo_axis_tdata_reg[63]_i_671_n_0
    SLICE_X164Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.437 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_666/CO[3]
                         net (fo=1, routed)           0.000    30.437    core_inst/tx_fifo_axis_tdata_reg[63]_i_666_n_0
    SLICE_X164Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.487 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_661/CO[3]
                         net (fo=1, routed)           0.000    30.487    core_inst/tx_fifo_axis_tdata_reg[63]_i_661_n_0
    SLICE_X164Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.537 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_656/CO[3]
                         net (fo=1, routed)           0.000    30.537    core_inst/tx_fifo_axis_tdata_reg[63]_i_656_n_0
    SLICE_X164Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.587 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_651/CO[3]
                         net (fo=1, routed)           0.000    30.587    core_inst/tx_fifo_axis_tdata_reg[63]_i_651_n_0
    SLICE_X164Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.637 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_650/CO[3]
                         net (fo=1, routed)           0.000    30.637    core_inst/tx_fifo_axis_tdata_reg[63]_i_650_n_0
    SLICE_X164Y408       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    30.711 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_686/CO[1]
                         net (fo=35, routed)          0.474    31.185    core_inst/tx_fifo_axis_tdata_reg[63]_i_686_n_2
    SLICE_X163Y402       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    31.541 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_639/CO[3]
                         net (fo=1, routed)           0.000    31.541    core_inst/tx_fifo_axis_tdata_reg[63]_i_639_n_0
    SLICE_X163Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.590 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_634/CO[3]
                         net (fo=1, routed)           0.000    31.590    core_inst/tx_fifo_axis_tdata_reg[63]_i_634_n_0
    SLICE_X163Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.639 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_629/CO[3]
                         net (fo=1, routed)           0.000    31.639    core_inst/tx_fifo_axis_tdata_reg[63]_i_629_n_0
    SLICE_X163Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.688 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_624/CO[3]
                         net (fo=1, routed)           0.000    31.688    core_inst/tx_fifo_axis_tdata_reg[63]_i_624_n_0
    SLICE_X163Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.737 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_619/CO[3]
                         net (fo=1, routed)           0.000    31.737    core_inst/tx_fifo_axis_tdata_reg[63]_i_619_n_0
    SLICE_X163Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.786 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_614/CO[3]
                         net (fo=1, routed)           0.000    31.786    core_inst/tx_fifo_axis_tdata_reg[63]_i_614_n_0
    SLICE_X163Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.835 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_609/CO[3]
                         net (fo=1, routed)           0.000    31.835    core_inst/tx_fifo_axis_tdata_reg[63]_i_609_n_0
    SLICE_X163Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.884 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_608/CO[3]
                         net (fo=1, routed)           0.000    31.884    core_inst/tx_fifo_axis_tdata_reg[63]_i_608_n_0
    SLICE_X163Y410       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    31.959 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_644/CO[1]
                         net (fo=35, routed)          0.510    32.469    core_inst/tx_fifo_axis_tdata_reg[63]_i_644_n_2
    SLICE_X162Y403       LUT3 (Prop_lut3_I0_O)        0.118    32.587 r  core_inst/tx_fifo_axis_tdata[63]_i_647/O
                         net (fo=1, routed)           0.000    32.587    core_inst/tx_fifo_axis_tdata[63]_i_647_n_0
    SLICE_X162Y403       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    32.833 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_597/CO[3]
                         net (fo=1, routed)           0.000    32.833    core_inst/tx_fifo_axis_tdata_reg[63]_i_597_n_0
    SLICE_X162Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.883 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_592/CO[3]
                         net (fo=1, routed)           0.000    32.883    core_inst/tx_fifo_axis_tdata_reg[63]_i_592_n_0
    SLICE_X162Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.933 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_587/CO[3]
                         net (fo=1, routed)           0.000    32.933    core_inst/tx_fifo_axis_tdata_reg[63]_i_587_n_0
    SLICE_X162Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.983 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_582/CO[3]
                         net (fo=1, routed)           0.000    32.983    core_inst/tx_fifo_axis_tdata_reg[63]_i_582_n_0
    SLICE_X162Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.033 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_577/CO[3]
                         net (fo=1, routed)           0.000    33.033    core_inst/tx_fifo_axis_tdata_reg[63]_i_577_n_0
    SLICE_X162Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.083 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_572/CO[3]
                         net (fo=1, routed)           0.000    33.083    core_inst/tx_fifo_axis_tdata_reg[63]_i_572_n_0
    SLICE_X162Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.133 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_567/CO[3]
                         net (fo=1, routed)           0.000    33.133    core_inst/tx_fifo_axis_tdata_reg[63]_i_567_n_0
    SLICE_X162Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.183 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_566/CO[3]
                         net (fo=1, routed)           0.000    33.183    core_inst/tx_fifo_axis_tdata_reg[63]_i_566_n_0
    SLICE_X162Y411       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    33.257 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_602/CO[1]
                         net (fo=35, routed)          0.514    33.771    core_inst/tx_fifo_axis_tdata_reg[63]_i_602_n_2
    SLICE_X160Y407       LUT3 (Prop_lut3_I0_O)        0.120    33.891 r  core_inst/tx_fifo_axis_tdata[63]_i_601/O
                         net (fo=1, routed)           0.000    33.891    core_inst/tx_fifo_axis_tdata[63]_i_601_n_0
    SLICE_X160Y407       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    34.129 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_549/CO[3]
                         net (fo=1, routed)           0.000    34.129    core_inst/tx_fifo_axis_tdata_reg[63]_i_549_n_0
    SLICE_X160Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.179 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_544/CO[3]
                         net (fo=1, routed)           0.000    34.179    core_inst/tx_fifo_axis_tdata_reg[63]_i_544_n_0
    SLICE_X160Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.229 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_539/CO[3]
                         net (fo=1, routed)           0.000    34.229    core_inst/tx_fifo_axis_tdata_reg[63]_i_539_n_0
    SLICE_X160Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.279 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_534/CO[3]
                         net (fo=1, routed)           0.000    34.279    core_inst/tx_fifo_axis_tdata_reg[63]_i_534_n_0
    SLICE_X160Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.329 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_529/CO[3]
                         net (fo=1, routed)           0.000    34.329    core_inst/tx_fifo_axis_tdata_reg[63]_i_529_n_0
    SLICE_X160Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.379 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_524/CO[3]
                         net (fo=1, routed)           0.000    34.379    core_inst/tx_fifo_axis_tdata_reg[63]_i_524_n_0
    SLICE_X160Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.429 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_523/CO[3]
                         net (fo=1, routed)           0.000    34.429    core_inst/tx_fifo_axis_tdata_reg[63]_i_523_n_0
    SLICE_X160Y414       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    34.503 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_559/CO[1]
                         net (fo=35, routed)          0.463    34.966    core_inst/tx_fifo_axis_tdata_reg[63]_i_559_n_2
    SLICE_X161Y409       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    35.322 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_512/CO[3]
                         net (fo=1, routed)           0.000    35.322    core_inst/tx_fifo_axis_tdata_reg[63]_i_512_n_0
    SLICE_X161Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.371 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_507/CO[3]
                         net (fo=1, routed)           0.000    35.371    core_inst/tx_fifo_axis_tdata_reg[63]_i_507_n_0
    SLICE_X161Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.420 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_502/CO[3]
                         net (fo=1, routed)           0.000    35.420    core_inst/tx_fifo_axis_tdata_reg[63]_i_502_n_0
    SLICE_X161Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.469 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_497/CO[3]
                         net (fo=1, routed)           0.000    35.469    core_inst/tx_fifo_axis_tdata_reg[63]_i_497_n_0
    SLICE_X161Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.518 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_492/CO[3]
                         net (fo=1, routed)           0.000    35.518    core_inst/tx_fifo_axis_tdata_reg[63]_i_492_n_0
    SLICE_X161Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.567 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_487/CO[3]
                         net (fo=1, routed)           0.000    35.567    core_inst/tx_fifo_axis_tdata_reg[63]_i_487_n_0
    SLICE_X161Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.616 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_482/CO[3]
                         net (fo=1, routed)           0.000    35.616    core_inst/tx_fifo_axis_tdata_reg[63]_i_482_n_0
    SLICE_X161Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.665 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_481/CO[3]
                         net (fo=1, routed)           0.000    35.665    core_inst/tx_fifo_axis_tdata_reg[63]_i_481_n_0
    SLICE_X161Y417       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    35.740 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_517/CO[1]
                         net (fo=35, routed)          0.591    36.331    core_inst/tx_fifo_axis_tdata_reg[63]_i_517_n_2
    SLICE_X162Y412       LUT3 (Prop_lut3_I0_O)        0.118    36.449 r  core_inst/tx_fifo_axis_tdata[63]_i_520/O
                         net (fo=1, routed)           0.000    36.449    core_inst/tx_fifo_axis_tdata[63]_i_520_n_0
    SLICE_X162Y412       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    36.695 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_470/CO[3]
                         net (fo=1, routed)           0.000    36.695    core_inst/tx_fifo_axis_tdata_reg[63]_i_470_n_0
    SLICE_X162Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.745 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_465/CO[3]
                         net (fo=1, routed)           0.000    36.745    core_inst/tx_fifo_axis_tdata_reg[63]_i_465_n_0
    SLICE_X162Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.795 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_460/CO[3]
                         net (fo=1, routed)           0.000    36.795    core_inst/tx_fifo_axis_tdata_reg[63]_i_460_n_0
    SLICE_X162Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.845 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_455/CO[3]
                         net (fo=1, routed)           0.000    36.845    core_inst/tx_fifo_axis_tdata_reg[63]_i_455_n_0
    SLICE_X162Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.895 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_450/CO[3]
                         net (fo=1, routed)           0.000    36.895    core_inst/tx_fifo_axis_tdata_reg[63]_i_450_n_0
    SLICE_X162Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.945 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_445/CO[3]
                         net (fo=1, routed)           0.000    36.945    core_inst/tx_fifo_axis_tdata_reg[63]_i_445_n_0
    SLICE_X162Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.995 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_440/CO[3]
                         net (fo=1, routed)           0.000    36.995    core_inst/tx_fifo_axis_tdata_reg[63]_i_440_n_0
    SLICE_X162Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    37.045 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_439/CO[3]
                         net (fo=1, routed)           0.000    37.045    core_inst/tx_fifo_axis_tdata_reg[63]_i_439_n_0
    SLICE_X162Y420       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    37.119 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_475/CO[1]
                         net (fo=35, routed)          0.542    37.661    core_inst/tx_fifo_axis_tdata_reg[63]_i_475_n_2
    SLICE_X163Y411       LUT3 (Prop_lut3_I0_O)        0.120    37.781 r  core_inst/tx_fifo_axis_tdata[63]_i_478/O
                         net (fo=1, routed)           0.000    37.781    core_inst/tx_fifo_axis_tdata[63]_i_478_n_0
    SLICE_X163Y411       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    38.038 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_428/CO[3]
                         net (fo=1, routed)           0.000    38.038    core_inst/tx_fifo_axis_tdata_reg[63]_i_428_n_0
    SLICE_X163Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.087 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_423/CO[3]
                         net (fo=1, routed)           0.000    38.087    core_inst/tx_fifo_axis_tdata_reg[63]_i_423_n_0
    SLICE_X163Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.136 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_418/CO[3]
                         net (fo=1, routed)           0.000    38.136    core_inst/tx_fifo_axis_tdata_reg[63]_i_418_n_0
    SLICE_X163Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.185 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_413/CO[3]
                         net (fo=1, routed)           0.000    38.185    core_inst/tx_fifo_axis_tdata_reg[63]_i_413_n_0
    SLICE_X163Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.234 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_408/CO[3]
                         net (fo=1, routed)           0.000    38.234    core_inst/tx_fifo_axis_tdata_reg[63]_i_408_n_0
    SLICE_X163Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.283 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_403/CO[3]
                         net (fo=1, routed)           0.000    38.283    core_inst/tx_fifo_axis_tdata_reg[63]_i_403_n_0
    SLICE_X163Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.332 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_398/CO[3]
                         net (fo=1, routed)           0.000    38.332    core_inst/tx_fifo_axis_tdata_reg[63]_i_398_n_0
    SLICE_X163Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.381 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_397/CO[3]
                         net (fo=1, routed)           0.000    38.381    core_inst/tx_fifo_axis_tdata_reg[63]_i_397_n_0
    SLICE_X163Y419       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    38.456 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_433/CO[1]
                         net (fo=35, routed)          0.471    38.928    core_inst/tx_fifo_axis_tdata_reg[63]_i_433_n_2
    SLICE_X165Y412       LUT3 (Prop_lut3_I0_O)        0.118    39.046 r  core_inst/tx_fifo_axis_tdata[63]_i_436/O
                         net (fo=1, routed)           0.000    39.046    core_inst/tx_fifo_axis_tdata[63]_i_436_n_0
    SLICE_X165Y412       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    39.303 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_385/CO[3]
                         net (fo=1, routed)           0.000    39.303    core_inst/tx_fifo_axis_tdata_reg[63]_i_385_n_0
    SLICE_X165Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.352 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_380/CO[3]
                         net (fo=1, routed)           0.000    39.352    core_inst/tx_fifo_axis_tdata_reg[63]_i_380_n_0
    SLICE_X165Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.401 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_375/CO[3]
                         net (fo=1, routed)           0.000    39.401    core_inst/tx_fifo_axis_tdata_reg[63]_i_375_n_0
    SLICE_X165Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.450 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_370/CO[3]
                         net (fo=1, routed)           0.000    39.450    core_inst/tx_fifo_axis_tdata_reg[63]_i_370_n_0
    SLICE_X165Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.499 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_365/CO[3]
                         net (fo=1, routed)           0.000    39.499    core_inst/tx_fifo_axis_tdata_reg[63]_i_365_n_0
    SLICE_X165Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.548 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_360/CO[3]
                         net (fo=1, routed)           0.000    39.548    core_inst/tx_fifo_axis_tdata_reg[63]_i_360_n_0
    SLICE_X165Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.597 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_355/CO[3]
                         net (fo=1, routed)           0.000    39.597    core_inst/tx_fifo_axis_tdata_reg[63]_i_355_n_0
    SLICE_X165Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.646 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_354/CO[3]
                         net (fo=1, routed)           0.000    39.646    core_inst/tx_fifo_axis_tdata_reg[63]_i_354_n_0
    SLICE_X165Y420       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    39.721 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_390/CO[1]
                         net (fo=35, routed)          0.486    40.207    core_inst/tx_fifo_axis_tdata_reg[63]_i_390_n_2
    SLICE_X166Y416       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    40.571 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_346/CO[3]
                         net (fo=1, routed)           0.000    40.571    core_inst/tx_fifo_axis_tdata_reg[63]_i_346_n_0
    SLICE_X166Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.621 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_338/CO[3]
                         net (fo=1, routed)           0.000    40.621    core_inst/tx_fifo_axis_tdata_reg[63]_i_338_n_0
    SLICE_X166Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.671 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_333/CO[3]
                         net (fo=1, routed)           0.000    40.671    core_inst/tx_fifo_axis_tdata_reg[63]_i_333_n_0
    SLICE_X166Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.721 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_328/CO[3]
                         net (fo=1, routed)           0.000    40.721    core_inst/tx_fifo_axis_tdata_reg[63]_i_328_n_0
    SLICE_X166Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.771 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_323/CO[3]
                         net (fo=1, routed)           0.000    40.771    core_inst/tx_fifo_axis_tdata_reg[63]_i_323_n_0
    SLICE_X166Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.821 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_318/CO[3]
                         net (fo=1, routed)           0.000    40.821    core_inst/tx_fifo_axis_tdata_reg[63]_i_318_n_0
    SLICE_X166Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.871 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_313/CO[3]
                         net (fo=1, routed)           0.000    40.871    core_inst/tx_fifo_axis_tdata_reg[63]_i_313_n_0
    SLICE_X166Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.921 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_312/CO[3]
                         net (fo=1, routed)           0.000    40.921    core_inst/tx_fifo_axis_tdata_reg[63]_i_312_n_0
    SLICE_X166Y424       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    40.995 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_343/CO[1]
                         net (fo=35, routed)          0.478    41.474    core_inst/tx_fifo_axis_tdata_reg[63]_i_343_n_2
    SLICE_X165Y421       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    41.830 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_304/CO[3]
                         net (fo=1, routed)           0.000    41.830    core_inst/tx_fifo_axis_tdata_reg[63]_i_304_n_0
    SLICE_X165Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.879 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_299/CO[3]
                         net (fo=1, routed)           0.000    41.879    core_inst/tx_fifo_axis_tdata_reg[63]_i_299_n_0
    SLICE_X165Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.928 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_287/CO[3]
                         net (fo=1, routed)           0.000    41.928    core_inst/tx_fifo_axis_tdata_reg[63]_i_287_n_0
    SLICE_X165Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.977 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_282/CO[3]
                         net (fo=1, routed)           0.007    41.983    core_inst/tx_fifo_axis_tdata_reg[63]_i_282_n_0
    SLICE_X165Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.032 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_277/CO[3]
                         net (fo=1, routed)           0.000    42.032    core_inst/tx_fifo_axis_tdata_reg[63]_i_277_n_0
    SLICE_X165Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.081 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_272/CO[3]
                         net (fo=1, routed)           0.000    42.081    core_inst/tx_fifo_axis_tdata_reg[63]_i_272_n_0
    SLICE_X165Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.130 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_267/CO[3]
                         net (fo=1, routed)           0.000    42.130    core_inst/tx_fifo_axis_tdata_reg[63]_i_267_n_0
    SLICE_X165Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.179 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_266/CO[3]
                         net (fo=1, routed)           0.000    42.179    core_inst/tx_fifo_axis_tdata_reg[63]_i_266_n_0
    SLICE_X165Y429       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    42.254 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_292/CO[1]
                         net (fo=35, routed)          0.494    42.749    core_inst/tx_fifo_axis_tdata_reg[63]_i_292_n_2
    SLICE_X164Y424       LUT3 (Prop_lut3_I0_O)        0.118    42.867 r  core_inst/tx_fifo_axis_tdata[63]_i_311/O
                         net (fo=1, routed)           0.000    42.867    core_inst/tx_fifo_axis_tdata[63]_i_311_n_0
    SLICE_X164Y424       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    43.113 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_257/CO[3]
                         net (fo=1, routed)           0.007    43.119    core_inst/tx_fifo_axis_tdata_reg[63]_i_257_n_0
    SLICE_X164Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.169 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_252/CO[3]
                         net (fo=1, routed)           0.000    43.169    core_inst/tx_fifo_axis_tdata_reg[63]_i_252_n_0
    SLICE_X164Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.219 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_247/CO[3]
                         net (fo=1, routed)           0.000    43.219    core_inst/tx_fifo_axis_tdata_reg[63]_i_247_n_0
    SLICE_X164Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.269 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_227/CO[3]
                         net (fo=1, routed)           0.000    43.269    core_inst/tx_fifo_axis_tdata_reg[63]_i_227_n_0
    SLICE_X164Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.319 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_222/CO[3]
                         net (fo=1, routed)           0.000    43.319    core_inst/tx_fifo_axis_tdata_reg[63]_i_222_n_0
    SLICE_X164Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.369 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_217/CO[3]
                         net (fo=1, routed)           0.000    43.369    core_inst/tx_fifo_axis_tdata_reg[63]_i_217_n_0
    SLICE_X164Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.419 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_212/CO[3]
                         net (fo=1, routed)           0.000    43.419    core_inst/tx_fifo_axis_tdata_reg[63]_i_212_n_0
    SLICE_X164Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.469 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_211/CO[3]
                         net (fo=1, routed)           0.000    43.469    core_inst/tx_fifo_axis_tdata_reg[63]_i_211_n_0
    SLICE_X164Y432       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    43.543 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_232/CO[1]
                         net (fo=35, routed)          0.549    44.092    core_inst/tx_fifo_axis_tdata_reg[63]_i_232_n_2
    SLICE_X162Y425       LUT3 (Prop_lut3_I0_O)        0.120    44.212 r  core_inst/tx_fifo_axis_tdata[63]_i_264/O
                         net (fo=1, routed)           0.000    44.212    core_inst/tx_fifo_axis_tdata[63]_i_264_n_0
    SLICE_X162Y425       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    44.458 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_192/CO[3]
                         net (fo=1, routed)           0.000    44.458    core_inst/tx_fifo_axis_tdata_reg[63]_i_192_n_0
    SLICE_X162Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.508 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_187/CO[3]
                         net (fo=1, routed)           0.000    44.508    core_inst/tx_fifo_axis_tdata_reg[63]_i_187_n_0
    SLICE_X162Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.558 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_182/CO[3]
                         net (fo=1, routed)           0.000    44.558    core_inst/tx_fifo_axis_tdata_reg[63]_i_182_n_0
    SLICE_X162Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.608 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_181/CO[3]
                         net (fo=1, routed)           0.000    44.608    core_inst/tx_fifo_axis_tdata_reg[63]_i_181_n_0
    SLICE_X162Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.658 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_150/CO[3]
                         net (fo=1, routed)           0.000    44.658    core_inst/tx_fifo_axis_tdata_reg[63]_i_150_n_0
    SLICE_X162Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.708 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_145/CO[3]
                         net (fo=1, routed)           0.000    44.708    core_inst/tx_fifo_axis_tdata_reg[63]_i_145_n_0
    SLICE_X162Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.758 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_140/CO[3]
                         net (fo=1, routed)           0.000    44.758    core_inst/tx_fifo_axis_tdata_reg[63]_i_140_n_0
    SLICE_X162Y432       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.808 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_139/CO[3]
                         net (fo=1, routed)           0.000    44.808    core_inst/tx_fifo_axis_tdata_reg[63]_i_139_n_0
    SLICE_X162Y433       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    44.882 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_155/CO[1]
                         net (fo=35, routed)          0.502    45.384    core_inst/tx_fifo_axis_tdata_reg[63]_i_155_n_2
    SLICE_X161Y427       LUT3 (Prop_lut3_I0_O)        0.120    45.504 r  core_inst/tx_fifo_axis_tdata[63]_i_246/O
                         net (fo=1, routed)           0.000    45.504    core_inst/tx_fifo_axis_tdata[63]_i_246_n_0
    SLICE_X161Y427       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    45.761 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_171/CO[3]
                         net (fo=1, routed)           0.000    45.761    core_inst/tx_fifo_axis_tdata_reg[63]_i_171_n_0
    SLICE_X161Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.810 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_112/CO[3]
                         net (fo=1, routed)           0.000    45.810    core_inst/tx_fifo_axis_tdata_reg[63]_i_112_n_0
    SLICE_X161Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.859 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_107/CO[3]
                         net (fo=1, routed)           0.000    45.859    core_inst/tx_fifo_axis_tdata_reg[63]_i_107_n_0
    SLICE_X161Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.908 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_106/CO[3]
                         net (fo=1, routed)           0.000    45.908    core_inst/tx_fifo_axis_tdata_reg[63]_i_106_n_0
    SLICE_X161Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.957 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_120/CO[3]
                         net (fo=1, routed)           0.000    45.957    core_inst/tx_fifo_axis_tdata_reg[63]_i_120_n_0
    SLICE_X161Y432       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.006 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_72/CO[3]
                         net (fo=1, routed)           0.000    46.006    core_inst/tx_fifo_axis_tdata_reg[63]_i_72_n_0
    SLICE_X161Y433       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.055 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_67/CO[3]
                         net (fo=1, routed)           0.000    46.055    core_inst/tx_fifo_axis_tdata_reg[63]_i_67_n_0
    SLICE_X161Y434       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.104 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_66/CO[3]
                         net (fo=1, routed)           0.000    46.104    core_inst/tx_fifo_axis_tdata_reg[63]_i_66_n_0
    SLICE_X161Y435       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    46.179 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_77/CO[1]
                         net (fo=35, routed)          0.514    46.693    core_inst/tx_fifo_axis_tdata_reg[63]_i_77_n_2
    SLICE_X160Y430       LUT3 (Prop_lut3_I0_O)        0.118    46.811 r  core_inst/tx_fifo_axis_tdata[63]_i_175/O
                         net (fo=1, routed)           0.000    46.811    core_inst/tx_fifo_axis_tdata[63]_i_175_n_0
    SLICE_X160Y430       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    47.057 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_101/CO[3]
                         net (fo=1, routed)           0.000    47.057    core_inst/tx_fifo_axis_tdata_reg[63]_i_101_n_0
    SLICE_X160Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    47.107 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_103/CO[3]
                         net (fo=1, routed)           0.000    47.107    core_inst/tx_fifo_axis_tdata_reg[63]_i_103_n_0
    SLICE_X160Y432       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    47.157 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_54/CO[3]
                         net (fo=1, routed)           0.000    47.157    core_inst/tx_fifo_axis_tdata_reg[63]_i_54_n_0
    SLICE_X160Y433       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    47.207 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.207    core_inst/tx_fifo_axis_tdata_reg[63]_i_52_n_0
    SLICE_X160Y434       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    47.257 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_56/CO[3]
                         net (fo=1, routed)           0.000    47.257    core_inst/tx_fifo_axis_tdata_reg[63]_i_56_n_0
    SLICE_X160Y435       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147    47.404 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_62/O[3]
                         net (fo=3, routed)           0.375    47.780    core_inst/tx_fifo_axis_tdata_reg[63]_i_62_n_4
    SLICE_X159Y436       LUT6 (Prop_lut6_I3_O)        0.120    47.900 r  core_inst/tx_fifo_axis_tdata[63]_i_84/O
                         net (fo=4, routed)           0.332    48.232    core_inst/tx_fifo_axis_tdata[63]_i_84_n_0
    SLICE_X161Y436       LUT6 (Prop_lut6_I4_O)        0.043    48.275 r  core_inst/tx_fifo_axis_tdata[63]_i_80/O
                         net (fo=3, routed)           0.353    48.628    core_inst/tx_fifo_axis_tdata[63]_i_80_n_0
    SLICE_X159Y437       LUT6 (Prop_lut6_I2_O)        0.043    48.671 r  core_inst/tx_fifo_axis_tdata[63]_i_161/O
                         net (fo=3, routed)           0.286    48.957    core_inst/tx_fifo_axis_tdata[63]_i_161_n_0
    SLICE_X159Y436       LUT6 (Prop_lut6_I5_O)        0.043    49.000 r  core_inst/tx_fifo_axis_tdata[63]_i_87/O
                         net (fo=2, routed)           0.289    49.289    core_inst/tx_fifo_axis_tdata[63]_i_87_n_0
    SLICE_X161Y437       LUT6 (Prop_lut6_I4_O)        0.043    49.332 f  core_inst/tx_fifo_axis_tdata[63]_i_40/O
                         net (fo=1, routed)           0.386    49.718    core_inst/tx_fifo_axis_tdata[63]_i_40_n_0
    SLICE_X162Y437       LUT6 (Prop_lut6_I2_O)        0.043    49.761 r  core_inst/tx_fifo_axis_tdata[63]_i_18_comp/O
                         net (fo=2, routed)           0.228    49.988    core_inst/tx_fifo_axis_tdata[63]_i_18_n_0
    SLICE_X162Y438       LUT6 (Prop_lut6_I3_O)        0.043    50.031 r  core_inst/tx_fifo_axis_tdata[59]_i_2_comp/O
                         net (fo=25, routed)          0.389    50.421    core_inst/tx_fifo_axis_tdata[59]_i_2_n_0
    SLICE_X161Y439       LUT6 (Prop_lut6_I2_O)        0.043    50.464 r  core_inst/tx_fifo_axis_tdata[11]_i_1/O
                         net (fo=1, routed)           0.000    50.464    core_inst/tx_fifo_axis_tdata[11]_i_1_n_0
    SLICE_X161Y439       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     9.836 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.315    11.151    core_inst/coreclk_out
    SLICE_X161Y439       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[11]/C
                         clock pessimism              1.194    12.345    
                         clock uncertainty           -0.035    12.309    
    SLICE_X161Y439       FDRE (Setup_fdre_C_D)        0.032    12.341    core_inst/tx_fifo_axis_tdata_reg[11]
  -------------------------------------------------------------------
                         required time                         12.341    
                         arrival time                         -50.464    
  -------------------------------------------------------------------
                         slack                                -38.122    

Slack (VIOLATED) :        -38.113ns  (required time - arrival time)
  Source:                 core_inst/pkt_n_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/tx_fifo_axis_tdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_mgt_refclk_p rise@6.400ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        44.510ns  (logic 26.177ns (58.811%)  route 18.333ns (41.189%))
  Logic Levels:           322  (CARRY4=287 LUT2=1 LUT3=25 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 11.202 - 6.400 ) 
    Source Clock Delay      (SCD):    6.030ns
    Clock Pessimism Removal (CPR):    1.194ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.560     6.030    core_inst/coreclk_out
    SLICE_X163Y355       FDRE                                         r  core_inst/pkt_n_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y355       FDRE (Prop_fdre_C_Q)         0.216     6.246 r  core_inst/pkt_n_reg_reg[0]_replica/Q
                         net (fo=1, routed)           0.170     6.416    core_inst/pkt_n_reg_reg[0]_repN
    SLICE_X162Y356       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.289     6.705 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_243/CO[3]
                         net (fo=1, routed)           0.000     6.705    core_inst/tx_fifo_axis_tdata_reg[63]_i_243_n_0
    SLICE_X162Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.755 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_393/CO[3]
                         net (fo=1, routed)           0.000     6.755    core_inst/tx_fifo_axis_tdata_reg[63]_i_393_n_0
    SLICE_X162Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.805 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_560/CO[3]
                         net (fo=1, routed)           0.000     6.805    core_inst/tx_fifo_axis_tdata_reg[63]_i_560_n_0
    SLICE_X162Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.855 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_729/CO[3]
                         net (fo=1, routed)           0.000     6.855    core_inst/tx_fifo_axis_tdata_reg[63]_i_729_n_0
    SLICE_X162Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.905 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_898/CO[3]
                         net (fo=1, routed)           0.000     6.905    core_inst/tx_fifo_axis_tdata_reg[63]_i_898_n_0
    SLICE_X162Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.955 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1067/CO[3]
                         net (fo=1, routed)           0.000     6.955    core_inst/tx_fifo_axis_tdata_reg[63]_i_1067_n_0
    SLICE_X162Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.005 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1236/CO[3]
                         net (fo=1, routed)           0.000     7.005    core_inst/tx_fifo_axis_tdata_reg[63]_i_1236_n_0
    SLICE_X162Y363       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     7.113 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1405/O[2]
                         net (fo=2, routed)           0.172     7.285    core_inst/p_0_in__0[31]
    SLICE_X163Y363       LUT2 (Prop_lut2_I1_O)        0.126     7.411 r  core_inst/tx_fifo_axis_tdata[63]_i_1515/O
                         net (fo=1, routed)           0.000     7.411    core_inst/tx_fifo_axis_tdata[63]_i_1515_n_0
    SLICE_X163Y363       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.662 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1442/CO[3]
                         net (fo=1, routed)           0.000     7.662    core_inst/tx_fifo_axis_tdata_reg[63]_i_1442_n_0
    SLICE_X163Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.711 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1437/CO[3]
                         net (fo=1, routed)           0.000     7.711    core_inst/tx_fifo_axis_tdata_reg[63]_i_1437_n_0
    SLICE_X163Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.760 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1432/CO[3]
                         net (fo=1, routed)           0.000     7.760    core_inst/tx_fifo_axis_tdata_reg[63]_i_1432_n_0
    SLICE_X163Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.809 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1427/CO[3]
                         net (fo=1, routed)           0.000     7.809    core_inst/tx_fifo_axis_tdata_reg[63]_i_1427_n_0
    SLICE_X163Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.858 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1422/CO[3]
                         net (fo=1, routed)           0.000     7.858    core_inst/tx_fifo_axis_tdata_reg[63]_i_1422_n_0
    SLICE_X163Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.907 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1417/CO[3]
                         net (fo=1, routed)           0.000     7.907    core_inst/tx_fifo_axis_tdata_reg[63]_i_1417_n_0
    SLICE_X163Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.956 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1412/CO[3]
                         net (fo=1, routed)           0.000     7.956    core_inst/tx_fifo_axis_tdata_reg[63]_i_1412_n_0
    SLICE_X163Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.005 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1411/CO[3]
                         net (fo=1, routed)           0.000     8.005    core_inst/tx_fifo_axis_tdata_reg[63]_i_1411_n_0
    SLICE_X163Y371       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     8.132 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1447/CO[0]
                         net (fo=35, routed)          0.543     8.675    core_inst/tx_fifo_axis_tdata_reg[63]_i_1447_n_3
    SLICE_X164Y363       LUT3 (Prop_lut3_I0_O)        0.130     8.805 r  core_inst/tx_fifo_axis_tdata[63]_i_1450/O
                         net (fo=1, routed)           0.000     8.805    core_inst/tx_fifo_axis_tdata[63]_i_1450_n_0
    SLICE_X164Y363       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     9.051 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1399/CO[3]
                         net (fo=1, routed)           0.000     9.051    core_inst/tx_fifo_axis_tdata_reg[63]_i_1399_n_0
    SLICE_X164Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.101 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1394/CO[3]
                         net (fo=1, routed)           0.000     9.101    core_inst/tx_fifo_axis_tdata_reg[63]_i_1394_n_0
    SLICE_X164Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.151 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1389/CO[3]
                         net (fo=1, routed)           0.000     9.151    core_inst/tx_fifo_axis_tdata_reg[63]_i_1389_n_0
    SLICE_X164Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.201 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1384/CO[3]
                         net (fo=1, routed)           0.000     9.201    core_inst/tx_fifo_axis_tdata_reg[63]_i_1384_n_0
    SLICE_X164Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.251 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1379/CO[3]
                         net (fo=1, routed)           0.000     9.251    core_inst/tx_fifo_axis_tdata_reg[63]_i_1379_n_0
    SLICE_X164Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.301 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1374/CO[3]
                         net (fo=1, routed)           0.000     9.301    core_inst/tx_fifo_axis_tdata_reg[63]_i_1374_n_0
    SLICE_X164Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.351 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1369/CO[3]
                         net (fo=1, routed)           0.000     9.351    core_inst/tx_fifo_axis_tdata_reg[63]_i_1369_n_0
    SLICE_X164Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.401 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1368/CO[3]
                         net (fo=1, routed)           0.000     9.401    core_inst/tx_fifo_axis_tdata_reg[63]_i_1368_n_0
    SLICE_X164Y371       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074     9.475 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1404/CO[1]
                         net (fo=35, routed)          0.473     9.948    core_inst/tx_fifo_axis_tdata_reg[63]_i_1404_n_2
    SLICE_X165Y363       LUT3 (Prop_lut3_I0_O)        0.120    10.068 r  core_inst/tx_fifo_axis_tdata[63]_i_1408/O
                         net (fo=1, routed)           0.000    10.068    core_inst/tx_fifo_axis_tdata[63]_i_1408_n_0
    SLICE_X165Y363       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    10.325 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1357/CO[3]
                         net (fo=1, routed)           0.000    10.325    core_inst/tx_fifo_axis_tdata_reg[63]_i_1357_n_0
    SLICE_X165Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.374 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1352/CO[3]
                         net (fo=1, routed)           0.000    10.374    core_inst/tx_fifo_axis_tdata_reg[63]_i_1352_n_0
    SLICE_X165Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.423 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1347/CO[3]
                         net (fo=1, routed)           0.000    10.423    core_inst/tx_fifo_axis_tdata_reg[63]_i_1347_n_0
    SLICE_X165Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.472 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1342/CO[3]
                         net (fo=1, routed)           0.000    10.472    core_inst/tx_fifo_axis_tdata_reg[63]_i_1342_n_0
    SLICE_X165Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.521 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1337/CO[3]
                         net (fo=1, routed)           0.000    10.521    core_inst/tx_fifo_axis_tdata_reg[63]_i_1337_n_0
    SLICE_X165Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.570 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1332/CO[3]
                         net (fo=1, routed)           0.000    10.570    core_inst/tx_fifo_axis_tdata_reg[63]_i_1332_n_0
    SLICE_X165Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.619 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1327/CO[3]
                         net (fo=1, routed)           0.000    10.619    core_inst/tx_fifo_axis_tdata_reg[63]_i_1327_n_0
    SLICE_X165Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.668 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1326/CO[3]
                         net (fo=1, routed)           0.000    10.668    core_inst/tx_fifo_axis_tdata_reg[63]_i_1326_n_0
    SLICE_X165Y371       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    10.743 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1362/CO[1]
                         net (fo=35, routed)          0.510    11.253    core_inst/tx_fifo_axis_tdata_reg[63]_i_1362_n_2
    SLICE_X166Y367       LUT3 (Prop_lut3_I0_O)        0.118    11.371 r  core_inst/tx_fifo_axis_tdata[63]_i_1361/O
                         net (fo=1, routed)           0.000    11.371    core_inst/tx_fifo_axis_tdata[63]_i_1361_n_0
    SLICE_X166Y367       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    11.609 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1310/CO[3]
                         net (fo=1, routed)           0.000    11.609    core_inst/tx_fifo_axis_tdata_reg[63]_i_1310_n_0
    SLICE_X166Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.659 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1305/CO[3]
                         net (fo=1, routed)           0.000    11.659    core_inst/tx_fifo_axis_tdata_reg[63]_i_1305_n_0
    SLICE_X166Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.709 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1300/CO[3]
                         net (fo=1, routed)           0.000    11.709    core_inst/tx_fifo_axis_tdata_reg[63]_i_1300_n_0
    SLICE_X166Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.759 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1295/CO[3]
                         net (fo=1, routed)           0.000    11.759    core_inst/tx_fifo_axis_tdata_reg[63]_i_1295_n_0
    SLICE_X166Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.809 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1290/CO[3]
                         net (fo=1, routed)           0.000    11.809    core_inst/tx_fifo_axis_tdata_reg[63]_i_1290_n_0
    SLICE_X166Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.859 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1285/CO[3]
                         net (fo=1, routed)           0.000    11.859    core_inst/tx_fifo_axis_tdata_reg[63]_i_1285_n_0
    SLICE_X166Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.909 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1284/CO[3]
                         net (fo=1, routed)           0.000    11.909    core_inst/tx_fifo_axis_tdata_reg[63]_i_1284_n_0
    SLICE_X166Y374       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    11.983 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1320/CO[1]
                         net (fo=35, routed)          0.466    12.449    core_inst/tx_fifo_axis_tdata_reg[63]_i_1320_n_2
    SLICE_X167Y369       LUT3 (Prop_lut3_I0_O)        0.120    12.569 r  core_inst/tx_fifo_axis_tdata[63]_i_1323/O
                         net (fo=1, routed)           0.000    12.569    core_inst/tx_fifo_axis_tdata[63]_i_1323_n_0
    SLICE_X167Y369       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    12.826 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1273/CO[3]
                         net (fo=1, routed)           0.000    12.826    core_inst/tx_fifo_axis_tdata_reg[63]_i_1273_n_0
    SLICE_X167Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.875 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1268/CO[3]
                         net (fo=1, routed)           0.000    12.875    core_inst/tx_fifo_axis_tdata_reg[63]_i_1268_n_0
    SLICE_X167Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.924 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1263/CO[3]
                         net (fo=1, routed)           0.000    12.924    core_inst/tx_fifo_axis_tdata_reg[63]_i_1263_n_0
    SLICE_X167Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.973 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1258/CO[3]
                         net (fo=1, routed)           0.000    12.973    core_inst/tx_fifo_axis_tdata_reg[63]_i_1258_n_0
    SLICE_X167Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.022 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1253/CO[3]
                         net (fo=1, routed)           0.000    13.022    core_inst/tx_fifo_axis_tdata_reg[63]_i_1253_n_0
    SLICE_X167Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.071 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1248/CO[3]
                         net (fo=1, routed)           0.007    13.078    core_inst/tx_fifo_axis_tdata_reg[63]_i_1248_n_0
    SLICE_X167Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.127 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1243/CO[3]
                         net (fo=1, routed)           0.000    13.127    core_inst/tx_fifo_axis_tdata_reg[63]_i_1243_n_0
    SLICE_X167Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.176 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1242/CO[3]
                         net (fo=1, routed)           0.000    13.176    core_inst/tx_fifo_axis_tdata_reg[63]_i_1242_n_0
    SLICE_X167Y377       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    13.251 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1278/CO[1]
                         net (fo=35, routed)          0.462    13.713    core_inst/tx_fifo_axis_tdata_reg[63]_i_1278_n_2
    SLICE_X165Y372       LUT3 (Prop_lut3_I0_O)        0.118    13.831 r  core_inst/tx_fifo_axis_tdata[63]_i_1281/O
                         net (fo=1, routed)           0.000    13.831    core_inst/tx_fifo_axis_tdata[63]_i_1281_n_0
    SLICE_X165Y372       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    14.088 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1230/CO[3]
                         net (fo=1, routed)           0.000    14.088    core_inst/tx_fifo_axis_tdata_reg[63]_i_1230_n_0
    SLICE_X165Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.137 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1225/CO[3]
                         net (fo=1, routed)           0.000    14.137    core_inst/tx_fifo_axis_tdata_reg[63]_i_1225_n_0
    SLICE_X165Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.186 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1220/CO[3]
                         net (fo=1, routed)           0.007    14.192    core_inst/tx_fifo_axis_tdata_reg[63]_i_1220_n_0
    SLICE_X165Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.241 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1215/CO[3]
                         net (fo=1, routed)           0.000    14.241    core_inst/tx_fifo_axis_tdata_reg[63]_i_1215_n_0
    SLICE_X165Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.290 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1210/CO[3]
                         net (fo=1, routed)           0.000    14.290    core_inst/tx_fifo_axis_tdata_reg[63]_i_1210_n_0
    SLICE_X165Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.339 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1205/CO[3]
                         net (fo=1, routed)           0.000    14.339    core_inst/tx_fifo_axis_tdata_reg[63]_i_1205_n_0
    SLICE_X165Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.388 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1200/CO[3]
                         net (fo=1, routed)           0.000    14.388    core_inst/tx_fifo_axis_tdata_reg[63]_i_1200_n_0
    SLICE_X165Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.437 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1199/CO[3]
                         net (fo=1, routed)           0.000    14.437    core_inst/tx_fifo_axis_tdata_reg[63]_i_1199_n_0
    SLICE_X165Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    14.512 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1235/CO[1]
                         net (fo=35, routed)          0.499    15.011    core_inst/tx_fifo_axis_tdata_reg[63]_i_1235_n_2
    SLICE_X164Y372       LUT3 (Prop_lut3_I0_O)        0.118    15.129 r  core_inst/tx_fifo_axis_tdata[63]_i_1239/O
                         net (fo=1, routed)           0.000    15.129    core_inst/tx_fifo_axis_tdata[63]_i_1239_n_0
    SLICE_X164Y372       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    15.375 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1188/CO[3]
                         net (fo=1, routed)           0.000    15.375    core_inst/tx_fifo_axis_tdata_reg[63]_i_1188_n_0
    SLICE_X164Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.425 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1183/CO[3]
                         net (fo=1, routed)           0.000    15.425    core_inst/tx_fifo_axis_tdata_reg[63]_i_1183_n_0
    SLICE_X164Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.475 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1178/CO[3]
                         net (fo=1, routed)           0.007    15.482    core_inst/tx_fifo_axis_tdata_reg[63]_i_1178_n_0
    SLICE_X164Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.532 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1173/CO[3]
                         net (fo=1, routed)           0.000    15.532    core_inst/tx_fifo_axis_tdata_reg[63]_i_1173_n_0
    SLICE_X164Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.582 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1168/CO[3]
                         net (fo=1, routed)           0.000    15.582    core_inst/tx_fifo_axis_tdata_reg[63]_i_1168_n_0
    SLICE_X164Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.632 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1163/CO[3]
                         net (fo=1, routed)           0.000    15.632    core_inst/tx_fifo_axis_tdata_reg[63]_i_1163_n_0
    SLICE_X164Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.682 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1158/CO[3]
                         net (fo=1, routed)           0.000    15.682    core_inst/tx_fifo_axis_tdata_reg[63]_i_1158_n_0
    SLICE_X164Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.732 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1157/CO[3]
                         net (fo=1, routed)           0.000    15.732    core_inst/tx_fifo_axis_tdata_reg[63]_i_1157_n_0
    SLICE_X164Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    15.806 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1193/CO[1]
                         net (fo=35, routed)          0.535    16.341    core_inst/tx_fifo_axis_tdata_reg[63]_i_1193_n_2
    SLICE_X163Y372       LUT3 (Prop_lut3_I0_O)        0.120    16.461 r  core_inst/tx_fifo_axis_tdata[63]_i_1196/O
                         net (fo=1, routed)           0.000    16.461    core_inst/tx_fifo_axis_tdata[63]_i_1196_n_0
    SLICE_X163Y372       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    16.718 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1146/CO[3]
                         net (fo=1, routed)           0.000    16.718    core_inst/tx_fifo_axis_tdata_reg[63]_i_1146_n_0
    SLICE_X163Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.767 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1141/CO[3]
                         net (fo=1, routed)           0.000    16.767    core_inst/tx_fifo_axis_tdata_reg[63]_i_1141_n_0
    SLICE_X163Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.816 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1136/CO[3]
                         net (fo=1, routed)           0.007    16.823    core_inst/tx_fifo_axis_tdata_reg[63]_i_1136_n_0
    SLICE_X163Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.872 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1131/CO[3]
                         net (fo=1, routed)           0.000    16.872    core_inst/tx_fifo_axis_tdata_reg[63]_i_1131_n_0
    SLICE_X163Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.921 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1126/CO[3]
                         net (fo=1, routed)           0.000    16.921    core_inst/tx_fifo_axis_tdata_reg[63]_i_1126_n_0
    SLICE_X163Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.970 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1121/CO[3]
                         net (fo=1, routed)           0.000    16.970    core_inst/tx_fifo_axis_tdata_reg[63]_i_1121_n_0
    SLICE_X163Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.019 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1116/CO[3]
                         net (fo=1, routed)           0.000    17.019    core_inst/tx_fifo_axis_tdata_reg[63]_i_1116_n_0
    SLICE_X163Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.068 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1115/CO[3]
                         net (fo=1, routed)           0.000    17.068    core_inst/tx_fifo_axis_tdata_reg[63]_i_1115_n_0
    SLICE_X163Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    17.143 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1151/CO[1]
                         net (fo=35, routed)          0.376    17.519    core_inst/tx_fifo_axis_tdata_reg[63]_i_1151_n_2
    SLICE_X162Y377       LUT3 (Prop_lut3_I0_O)        0.118    17.637 r  core_inst/tx_fifo_axis_tdata[63]_i_1154/O
                         net (fo=1, routed)           0.000    17.637    core_inst/tx_fifo_axis_tdata[63]_i_1154_n_0
    SLICE_X162Y377       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    17.883 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    17.883    core_inst/tx_fifo_axis_tdata_reg[63]_i_1104_n_0
    SLICE_X162Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.933 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1099/CO[3]
                         net (fo=1, routed)           0.000    17.933    core_inst/tx_fifo_axis_tdata_reg[63]_i_1099_n_0
    SLICE_X162Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.983 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    17.983    core_inst/tx_fifo_axis_tdata_reg[63]_i_1094_n_0
    SLICE_X162Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.033 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1089/CO[3]
                         net (fo=1, routed)           0.000    18.033    core_inst/tx_fifo_axis_tdata_reg[63]_i_1089_n_0
    SLICE_X162Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.083 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1084/CO[3]
                         net (fo=1, routed)           0.000    18.083    core_inst/tx_fifo_axis_tdata_reg[63]_i_1084_n_0
    SLICE_X162Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.133 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1079/CO[3]
                         net (fo=1, routed)           0.000    18.133    core_inst/tx_fifo_axis_tdata_reg[63]_i_1079_n_0
    SLICE_X162Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.183 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1074/CO[3]
                         net (fo=1, routed)           0.000    18.183    core_inst/tx_fifo_axis_tdata_reg[63]_i_1074_n_0
    SLICE_X162Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.233 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1073/CO[3]
                         net (fo=1, routed)           0.000    18.233    core_inst/tx_fifo_axis_tdata_reg[63]_i_1073_n_0
    SLICE_X162Y385       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    18.307 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1109/CO[1]
                         net (fo=35, routed)          0.422    18.729    core_inst/tx_fifo_axis_tdata_reg[63]_i_1109_n_2
    SLICE_X163Y381       LUT3 (Prop_lut3_I0_O)        0.120    18.849 r  core_inst/tx_fifo_axis_tdata[63]_i_1112/O
                         net (fo=1, routed)           0.000    18.849    core_inst/tx_fifo_axis_tdata[63]_i_1112_n_0
    SLICE_X163Y381       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    19.106 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1061/CO[3]
                         net (fo=1, routed)           0.000    19.106    core_inst/tx_fifo_axis_tdata_reg[63]_i_1061_n_0
    SLICE_X163Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.155 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1056/CO[3]
                         net (fo=1, routed)           0.000    19.155    core_inst/tx_fifo_axis_tdata_reg[63]_i_1056_n_0
    SLICE_X163Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.204 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1051/CO[3]
                         net (fo=1, routed)           0.000    19.204    core_inst/tx_fifo_axis_tdata_reg[63]_i_1051_n_0
    SLICE_X163Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.253 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1046/CO[3]
                         net (fo=1, routed)           0.000    19.253    core_inst/tx_fifo_axis_tdata_reg[63]_i_1046_n_0
    SLICE_X163Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.302 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1041/CO[3]
                         net (fo=1, routed)           0.000    19.302    core_inst/tx_fifo_axis_tdata_reg[63]_i_1041_n_0
    SLICE_X163Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.351 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1036/CO[3]
                         net (fo=1, routed)           0.000    19.351    core_inst/tx_fifo_axis_tdata_reg[63]_i_1036_n_0
    SLICE_X163Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.400 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1031/CO[3]
                         net (fo=1, routed)           0.000    19.400    core_inst/tx_fifo_axis_tdata_reg[63]_i_1031_n_0
    SLICE_X163Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.449 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1030/CO[3]
                         net (fo=1, routed)           0.000    19.449    core_inst/tx_fifo_axis_tdata_reg[63]_i_1030_n_0
    SLICE_X163Y389       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    19.524 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1066/CO[1]
                         net (fo=35, routed)          0.563    20.087    core_inst/tx_fifo_axis_tdata_reg[63]_i_1066_n_2
    SLICE_X164Y381       LUT3 (Prop_lut3_I0_O)        0.118    20.205 r  core_inst/tx_fifo_axis_tdata[63]_i_1069/O
                         net (fo=1, routed)           0.000    20.205    core_inst/tx_fifo_axis_tdata[63]_i_1069_n_0
    SLICE_X164Y381       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.177    20.382 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1019/CO[3]
                         net (fo=1, routed)           0.000    20.382    core_inst/tx_fifo_axis_tdata_reg[63]_i_1019_n_0
    SLICE_X164Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.432 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1014/CO[3]
                         net (fo=1, routed)           0.000    20.432    core_inst/tx_fifo_axis_tdata_reg[63]_i_1014_n_0
    SLICE_X164Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.482 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1009/CO[3]
                         net (fo=1, routed)           0.000    20.482    core_inst/tx_fifo_axis_tdata_reg[63]_i_1009_n_0
    SLICE_X164Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.532 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1004/CO[3]
                         net (fo=1, routed)           0.000    20.532    core_inst/tx_fifo_axis_tdata_reg[63]_i_1004_n_0
    SLICE_X164Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.582 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_999/CO[3]
                         net (fo=1, routed)           0.000    20.582    core_inst/tx_fifo_axis_tdata_reg[63]_i_999_n_0
    SLICE_X164Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.632 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_994/CO[3]
                         net (fo=1, routed)           0.000    20.632    core_inst/tx_fifo_axis_tdata_reg[63]_i_994_n_0
    SLICE_X164Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.682 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_989/CO[3]
                         net (fo=1, routed)           0.000    20.682    core_inst/tx_fifo_axis_tdata_reg[63]_i_989_n_0
    SLICE_X164Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.732 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_988/CO[3]
                         net (fo=1, routed)           0.000    20.732    core_inst/tx_fifo_axis_tdata_reg[63]_i_988_n_0
    SLICE_X164Y389       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    20.806 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1024/CO[1]
                         net (fo=35, routed)          0.415    21.221    core_inst/tx_fifo_axis_tdata_reg[63]_i_1024_n_2
    SLICE_X166Y384       LUT3 (Prop_lut3_I0_O)        0.120    21.341 r  core_inst/tx_fifo_axis_tdata[63]_i_1027/O
                         net (fo=1, routed)           0.000    21.341    core_inst/tx_fifo_axis_tdata[63]_i_1027_n_0
    SLICE_X166Y384       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    21.587 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_977/CO[3]
                         net (fo=1, routed)           0.000    21.587    core_inst/tx_fifo_axis_tdata_reg[63]_i_977_n_0
    SLICE_X166Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.637 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_972/CO[3]
                         net (fo=1, routed)           0.000    21.637    core_inst/tx_fifo_axis_tdata_reg[63]_i_972_n_0
    SLICE_X166Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.687 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_967/CO[3]
                         net (fo=1, routed)           0.000    21.687    core_inst/tx_fifo_axis_tdata_reg[63]_i_967_n_0
    SLICE_X166Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.737 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_962/CO[3]
                         net (fo=1, routed)           0.000    21.737    core_inst/tx_fifo_axis_tdata_reg[63]_i_962_n_0
    SLICE_X166Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.787 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_957/CO[3]
                         net (fo=1, routed)           0.000    21.787    core_inst/tx_fifo_axis_tdata_reg[63]_i_957_n_0
    SLICE_X166Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.837 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_952/CO[3]
                         net (fo=1, routed)           0.000    21.837    core_inst/tx_fifo_axis_tdata_reg[63]_i_952_n_0
    SLICE_X166Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.887 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_947/CO[3]
                         net (fo=1, routed)           0.000    21.887    core_inst/tx_fifo_axis_tdata_reg[63]_i_947_n_0
    SLICE_X166Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.937 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_946/CO[3]
                         net (fo=1, routed)           0.000    21.937    core_inst/tx_fifo_axis_tdata_reg[63]_i_946_n_0
    SLICE_X166Y392       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    22.011 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_982/CO[1]
                         net (fo=35, routed)          0.409    22.420    core_inst/tx_fifo_axis_tdata_reg[63]_i_982_n_2
    SLICE_X165Y387       LUT3 (Prop_lut3_I0_O)        0.120    22.540 r  core_inst/tx_fifo_axis_tdata[63]_i_985/O
                         net (fo=1, routed)           0.000    22.540    core_inst/tx_fifo_axis_tdata[63]_i_985_n_0
    SLICE_X165Y387       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    22.797 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_935/CO[3]
                         net (fo=1, routed)           0.000    22.797    core_inst/tx_fifo_axis_tdata_reg[63]_i_935_n_0
    SLICE_X165Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.846 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_930/CO[3]
                         net (fo=1, routed)           0.000    22.846    core_inst/tx_fifo_axis_tdata_reg[63]_i_930_n_0
    SLICE_X165Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.895 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_925/CO[3]
                         net (fo=1, routed)           0.000    22.895    core_inst/tx_fifo_axis_tdata_reg[63]_i_925_n_0
    SLICE_X165Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.944 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_920/CO[3]
                         net (fo=1, routed)           0.000    22.944    core_inst/tx_fifo_axis_tdata_reg[63]_i_920_n_0
    SLICE_X165Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.993 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_915/CO[3]
                         net (fo=1, routed)           0.000    22.993    core_inst/tx_fifo_axis_tdata_reg[63]_i_915_n_0
    SLICE_X165Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.042 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_910/CO[3]
                         net (fo=1, routed)           0.000    23.042    core_inst/tx_fifo_axis_tdata_reg[63]_i_910_n_0
    SLICE_X165Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.091 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_905/CO[3]
                         net (fo=1, routed)           0.000    23.091    core_inst/tx_fifo_axis_tdata_reg[63]_i_905_n_0
    SLICE_X165Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.140 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_904/CO[3]
                         net (fo=1, routed)           0.000    23.140    core_inst/tx_fifo_axis_tdata_reg[63]_i_904_n_0
    SLICE_X165Y395       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    23.215 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_940/CO[1]
                         net (fo=35, routed)          0.466    23.681    core_inst/tx_fifo_axis_tdata_reg[63]_i_940_n_2
    SLICE_X164Y390       LUT3 (Prop_lut3_I0_O)        0.118    23.799 r  core_inst/tx_fifo_axis_tdata[63]_i_943/O
                         net (fo=1, routed)           0.000    23.799    core_inst/tx_fifo_axis_tdata[63]_i_943_n_0
    SLICE_X164Y390       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    24.045 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_892/CO[3]
                         net (fo=1, routed)           0.000    24.045    core_inst/tx_fifo_axis_tdata_reg[63]_i_892_n_0
    SLICE_X164Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.095 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_887/CO[3]
                         net (fo=1, routed)           0.000    24.095    core_inst/tx_fifo_axis_tdata_reg[63]_i_887_n_0
    SLICE_X164Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.145 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_882/CO[3]
                         net (fo=1, routed)           0.000    24.145    core_inst/tx_fifo_axis_tdata_reg[63]_i_882_n_0
    SLICE_X164Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.195 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_877/CO[3]
                         net (fo=1, routed)           0.000    24.195    core_inst/tx_fifo_axis_tdata_reg[63]_i_877_n_0
    SLICE_X164Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.245 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_872/CO[3]
                         net (fo=1, routed)           0.000    24.245    core_inst/tx_fifo_axis_tdata_reg[63]_i_872_n_0
    SLICE_X164Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.295 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_867/CO[3]
                         net (fo=1, routed)           0.000    24.295    core_inst/tx_fifo_axis_tdata_reg[63]_i_867_n_0
    SLICE_X164Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.345 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_862/CO[3]
                         net (fo=1, routed)           0.000    24.345    core_inst/tx_fifo_axis_tdata_reg[63]_i_862_n_0
    SLICE_X164Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.395 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_861/CO[3]
                         net (fo=1, routed)           0.000    24.395    core_inst/tx_fifo_axis_tdata_reg[63]_i_861_n_0
    SLICE_X164Y398       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    24.469 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_897/CO[1]
                         net (fo=35, routed)          0.483    24.952    core_inst/tx_fifo_axis_tdata_reg[63]_i_897_n_2
    SLICE_X163Y390       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    25.308 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_850/CO[3]
                         net (fo=1, routed)           0.000    25.308    core_inst/tx_fifo_axis_tdata_reg[63]_i_850_n_0
    SLICE_X163Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.357 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_845/CO[3]
                         net (fo=1, routed)           0.000    25.357    core_inst/tx_fifo_axis_tdata_reg[63]_i_845_n_0
    SLICE_X163Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.406 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_840/CO[3]
                         net (fo=1, routed)           0.000    25.406    core_inst/tx_fifo_axis_tdata_reg[63]_i_840_n_0
    SLICE_X163Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.455 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_835/CO[3]
                         net (fo=1, routed)           0.000    25.455    core_inst/tx_fifo_axis_tdata_reg[63]_i_835_n_0
    SLICE_X163Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.504 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_830/CO[3]
                         net (fo=1, routed)           0.000    25.504    core_inst/tx_fifo_axis_tdata_reg[63]_i_830_n_0
    SLICE_X163Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.553 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_825/CO[3]
                         net (fo=1, routed)           0.000    25.553    core_inst/tx_fifo_axis_tdata_reg[63]_i_825_n_0
    SLICE_X163Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.602 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_820/CO[3]
                         net (fo=1, routed)           0.000    25.602    core_inst/tx_fifo_axis_tdata_reg[63]_i_820_n_0
    SLICE_X163Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.651 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_819/CO[3]
                         net (fo=1, routed)           0.000    25.651    core_inst/tx_fifo_axis_tdata_reg[63]_i_819_n_0
    SLICE_X163Y398       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    25.726 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_855/CO[1]
                         net (fo=35, routed)          0.474    26.200    core_inst/tx_fifo_axis_tdata_reg[63]_i_855_n_2
    SLICE_X161Y392       LUT3 (Prop_lut3_I0_O)        0.118    26.318 r  core_inst/tx_fifo_axis_tdata[63]_i_858/O
                         net (fo=1, routed)           0.000    26.318    core_inst/tx_fifo_axis_tdata[63]_i_858_n_0
    SLICE_X161Y392       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    26.575 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_808/CO[3]
                         net (fo=1, routed)           0.000    26.575    core_inst/tx_fifo_axis_tdata_reg[63]_i_808_n_0
    SLICE_X161Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.624 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_803/CO[3]
                         net (fo=1, routed)           0.000    26.624    core_inst/tx_fifo_axis_tdata_reg[63]_i_803_n_0
    SLICE_X161Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.673 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_798/CO[3]
                         net (fo=1, routed)           0.000    26.673    core_inst/tx_fifo_axis_tdata_reg[63]_i_798_n_0
    SLICE_X161Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.722 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_793/CO[3]
                         net (fo=1, routed)           0.000    26.722    core_inst/tx_fifo_axis_tdata_reg[63]_i_793_n_0
    SLICE_X161Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.771 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_788/CO[3]
                         net (fo=1, routed)           0.000    26.771    core_inst/tx_fifo_axis_tdata_reg[63]_i_788_n_0
    SLICE_X161Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.820 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_783/CO[3]
                         net (fo=1, routed)           0.000    26.820    core_inst/tx_fifo_axis_tdata_reg[63]_i_783_n_0
    SLICE_X161Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.869 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_778/CO[3]
                         net (fo=1, routed)           0.000    26.869    core_inst/tx_fifo_axis_tdata_reg[63]_i_778_n_0
    SLICE_X161Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.918 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_777/CO[3]
                         net (fo=1, routed)           0.001    26.918    core_inst/tx_fifo_axis_tdata_reg[63]_i_777_n_0
    SLICE_X161Y400       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    26.993 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_813/CO[1]
                         net (fo=35, routed)          0.502    27.495    core_inst/tx_fifo_axis_tdata_reg[63]_i_813_n_2
    SLICE_X162Y394       LUT3 (Prop_lut3_I0_O)        0.118    27.613 r  core_inst/tx_fifo_axis_tdata[63]_i_816/O
                         net (fo=1, routed)           0.000    27.613    core_inst/tx_fifo_axis_tdata[63]_i_816_n_0
    SLICE_X162Y394       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    27.859 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_766/CO[3]
                         net (fo=1, routed)           0.000    27.859    core_inst/tx_fifo_axis_tdata_reg[63]_i_766_n_0
    SLICE_X162Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    27.909 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_761/CO[3]
                         net (fo=1, routed)           0.000    27.909    core_inst/tx_fifo_axis_tdata_reg[63]_i_761_n_0
    SLICE_X162Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    27.959 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_756/CO[3]
                         net (fo=1, routed)           0.000    27.959    core_inst/tx_fifo_axis_tdata_reg[63]_i_756_n_0
    SLICE_X162Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.009 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_751/CO[3]
                         net (fo=1, routed)           0.000    28.009    core_inst/tx_fifo_axis_tdata_reg[63]_i_751_n_0
    SLICE_X162Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.059 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_746/CO[3]
                         net (fo=1, routed)           0.000    28.059    core_inst/tx_fifo_axis_tdata_reg[63]_i_746_n_0
    SLICE_X162Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.109 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_741/CO[3]
                         net (fo=1, routed)           0.001    28.110    core_inst/tx_fifo_axis_tdata_reg[63]_i_741_n_0
    SLICE_X162Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.160 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_736/CO[3]
                         net (fo=1, routed)           0.000    28.160    core_inst/tx_fifo_axis_tdata_reg[63]_i_736_n_0
    SLICE_X162Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.210 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_735/CO[3]
                         net (fo=1, routed)           0.000    28.210    core_inst/tx_fifo_axis_tdata_reg[63]_i_735_n_0
    SLICE_X162Y402       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    28.284 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_771/CO[1]
                         net (fo=35, routed)          0.376    28.660    core_inst/tx_fifo_axis_tdata_reg[63]_i_771_n_2
    SLICE_X165Y397       LUT3 (Prop_lut3_I0_O)        0.120    28.780 r  core_inst/tx_fifo_axis_tdata[63]_i_774/O
                         net (fo=1, routed)           0.000    28.780    core_inst/tx_fifo_axis_tdata[63]_i_774_n_0
    SLICE_X165Y397       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    29.037 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_723/CO[3]
                         net (fo=1, routed)           0.000    29.037    core_inst/tx_fifo_axis_tdata_reg[63]_i_723_n_0
    SLICE_X165Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.086 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_718/CO[3]
                         net (fo=1, routed)           0.000    29.086    core_inst/tx_fifo_axis_tdata_reg[63]_i_718_n_0
    SLICE_X165Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.135 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_713/CO[3]
                         net (fo=1, routed)           0.001    29.136    core_inst/tx_fifo_axis_tdata_reg[63]_i_713_n_0
    SLICE_X165Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.185 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_708/CO[3]
                         net (fo=1, routed)           0.000    29.185    core_inst/tx_fifo_axis_tdata_reg[63]_i_708_n_0
    SLICE_X165Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.234 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_703/CO[3]
                         net (fo=1, routed)           0.000    29.234    core_inst/tx_fifo_axis_tdata_reg[63]_i_703_n_0
    SLICE_X165Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.283 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_698/CO[3]
                         net (fo=1, routed)           0.000    29.283    core_inst/tx_fifo_axis_tdata_reg[63]_i_698_n_0
    SLICE_X165Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.332 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_693/CO[3]
                         net (fo=1, routed)           0.000    29.332    core_inst/tx_fifo_axis_tdata_reg[63]_i_693_n_0
    SLICE_X165Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.381 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_692/CO[3]
                         net (fo=1, routed)           0.000    29.381    core_inst/tx_fifo_axis_tdata_reg[63]_i_692_n_0
    SLICE_X165Y405       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    29.456 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_728/CO[1]
                         net (fo=35, routed)          0.468    29.923    core_inst/tx_fifo_axis_tdata_reg[63]_i_728_n_2
    SLICE_X164Y400       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    30.287 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_681/CO[3]
                         net (fo=1, routed)           0.000    30.287    core_inst/tx_fifo_axis_tdata_reg[63]_i_681_n_0
    SLICE_X164Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.337 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_676/CO[3]
                         net (fo=1, routed)           0.000    30.337    core_inst/tx_fifo_axis_tdata_reg[63]_i_676_n_0
    SLICE_X164Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.387 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_671/CO[3]
                         net (fo=1, routed)           0.000    30.387    core_inst/tx_fifo_axis_tdata_reg[63]_i_671_n_0
    SLICE_X164Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.437 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_666/CO[3]
                         net (fo=1, routed)           0.000    30.437    core_inst/tx_fifo_axis_tdata_reg[63]_i_666_n_0
    SLICE_X164Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.487 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_661/CO[3]
                         net (fo=1, routed)           0.000    30.487    core_inst/tx_fifo_axis_tdata_reg[63]_i_661_n_0
    SLICE_X164Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.537 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_656/CO[3]
                         net (fo=1, routed)           0.000    30.537    core_inst/tx_fifo_axis_tdata_reg[63]_i_656_n_0
    SLICE_X164Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.587 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_651/CO[3]
                         net (fo=1, routed)           0.000    30.587    core_inst/tx_fifo_axis_tdata_reg[63]_i_651_n_0
    SLICE_X164Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.637 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_650/CO[3]
                         net (fo=1, routed)           0.000    30.637    core_inst/tx_fifo_axis_tdata_reg[63]_i_650_n_0
    SLICE_X164Y408       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    30.711 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_686/CO[1]
                         net (fo=35, routed)          0.474    31.185    core_inst/tx_fifo_axis_tdata_reg[63]_i_686_n_2
    SLICE_X163Y402       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    31.541 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_639/CO[3]
                         net (fo=1, routed)           0.000    31.541    core_inst/tx_fifo_axis_tdata_reg[63]_i_639_n_0
    SLICE_X163Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.590 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_634/CO[3]
                         net (fo=1, routed)           0.000    31.590    core_inst/tx_fifo_axis_tdata_reg[63]_i_634_n_0
    SLICE_X163Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.639 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_629/CO[3]
                         net (fo=1, routed)           0.000    31.639    core_inst/tx_fifo_axis_tdata_reg[63]_i_629_n_0
    SLICE_X163Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.688 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_624/CO[3]
                         net (fo=1, routed)           0.000    31.688    core_inst/tx_fifo_axis_tdata_reg[63]_i_624_n_0
    SLICE_X163Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.737 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_619/CO[3]
                         net (fo=1, routed)           0.000    31.737    core_inst/tx_fifo_axis_tdata_reg[63]_i_619_n_0
    SLICE_X163Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.786 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_614/CO[3]
                         net (fo=1, routed)           0.000    31.786    core_inst/tx_fifo_axis_tdata_reg[63]_i_614_n_0
    SLICE_X163Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.835 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_609/CO[3]
                         net (fo=1, routed)           0.000    31.835    core_inst/tx_fifo_axis_tdata_reg[63]_i_609_n_0
    SLICE_X163Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.884 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_608/CO[3]
                         net (fo=1, routed)           0.000    31.884    core_inst/tx_fifo_axis_tdata_reg[63]_i_608_n_0
    SLICE_X163Y410       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    31.959 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_644/CO[1]
                         net (fo=35, routed)          0.510    32.469    core_inst/tx_fifo_axis_tdata_reg[63]_i_644_n_2
    SLICE_X162Y403       LUT3 (Prop_lut3_I0_O)        0.118    32.587 r  core_inst/tx_fifo_axis_tdata[63]_i_647/O
                         net (fo=1, routed)           0.000    32.587    core_inst/tx_fifo_axis_tdata[63]_i_647_n_0
    SLICE_X162Y403       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    32.833 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_597/CO[3]
                         net (fo=1, routed)           0.000    32.833    core_inst/tx_fifo_axis_tdata_reg[63]_i_597_n_0
    SLICE_X162Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.883 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_592/CO[3]
                         net (fo=1, routed)           0.000    32.883    core_inst/tx_fifo_axis_tdata_reg[63]_i_592_n_0
    SLICE_X162Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.933 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_587/CO[3]
                         net (fo=1, routed)           0.000    32.933    core_inst/tx_fifo_axis_tdata_reg[63]_i_587_n_0
    SLICE_X162Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.983 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_582/CO[3]
                         net (fo=1, routed)           0.000    32.983    core_inst/tx_fifo_axis_tdata_reg[63]_i_582_n_0
    SLICE_X162Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.033 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_577/CO[3]
                         net (fo=1, routed)           0.000    33.033    core_inst/tx_fifo_axis_tdata_reg[63]_i_577_n_0
    SLICE_X162Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.083 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_572/CO[3]
                         net (fo=1, routed)           0.000    33.083    core_inst/tx_fifo_axis_tdata_reg[63]_i_572_n_0
    SLICE_X162Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.133 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_567/CO[3]
                         net (fo=1, routed)           0.000    33.133    core_inst/tx_fifo_axis_tdata_reg[63]_i_567_n_0
    SLICE_X162Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.183 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_566/CO[3]
                         net (fo=1, routed)           0.000    33.183    core_inst/tx_fifo_axis_tdata_reg[63]_i_566_n_0
    SLICE_X162Y411       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    33.257 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_602/CO[1]
                         net (fo=35, routed)          0.514    33.771    core_inst/tx_fifo_axis_tdata_reg[63]_i_602_n_2
    SLICE_X160Y407       LUT3 (Prop_lut3_I0_O)        0.120    33.891 r  core_inst/tx_fifo_axis_tdata[63]_i_601/O
                         net (fo=1, routed)           0.000    33.891    core_inst/tx_fifo_axis_tdata[63]_i_601_n_0
    SLICE_X160Y407       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    34.129 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_549/CO[3]
                         net (fo=1, routed)           0.000    34.129    core_inst/tx_fifo_axis_tdata_reg[63]_i_549_n_0
    SLICE_X160Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.179 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_544/CO[3]
                         net (fo=1, routed)           0.000    34.179    core_inst/tx_fifo_axis_tdata_reg[63]_i_544_n_0
    SLICE_X160Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.229 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_539/CO[3]
                         net (fo=1, routed)           0.000    34.229    core_inst/tx_fifo_axis_tdata_reg[63]_i_539_n_0
    SLICE_X160Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.279 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_534/CO[3]
                         net (fo=1, routed)           0.000    34.279    core_inst/tx_fifo_axis_tdata_reg[63]_i_534_n_0
    SLICE_X160Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.329 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_529/CO[3]
                         net (fo=1, routed)           0.000    34.329    core_inst/tx_fifo_axis_tdata_reg[63]_i_529_n_0
    SLICE_X160Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.379 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_524/CO[3]
                         net (fo=1, routed)           0.000    34.379    core_inst/tx_fifo_axis_tdata_reg[63]_i_524_n_0
    SLICE_X160Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.429 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_523/CO[3]
                         net (fo=1, routed)           0.000    34.429    core_inst/tx_fifo_axis_tdata_reg[63]_i_523_n_0
    SLICE_X160Y414       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    34.503 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_559/CO[1]
                         net (fo=35, routed)          0.463    34.966    core_inst/tx_fifo_axis_tdata_reg[63]_i_559_n_2
    SLICE_X161Y409       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    35.322 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_512/CO[3]
                         net (fo=1, routed)           0.000    35.322    core_inst/tx_fifo_axis_tdata_reg[63]_i_512_n_0
    SLICE_X161Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.371 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_507/CO[3]
                         net (fo=1, routed)           0.000    35.371    core_inst/tx_fifo_axis_tdata_reg[63]_i_507_n_0
    SLICE_X161Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.420 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_502/CO[3]
                         net (fo=1, routed)           0.000    35.420    core_inst/tx_fifo_axis_tdata_reg[63]_i_502_n_0
    SLICE_X161Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.469 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_497/CO[3]
                         net (fo=1, routed)           0.000    35.469    core_inst/tx_fifo_axis_tdata_reg[63]_i_497_n_0
    SLICE_X161Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.518 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_492/CO[3]
                         net (fo=1, routed)           0.000    35.518    core_inst/tx_fifo_axis_tdata_reg[63]_i_492_n_0
    SLICE_X161Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.567 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_487/CO[3]
                         net (fo=1, routed)           0.000    35.567    core_inst/tx_fifo_axis_tdata_reg[63]_i_487_n_0
    SLICE_X161Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.616 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_482/CO[3]
                         net (fo=1, routed)           0.000    35.616    core_inst/tx_fifo_axis_tdata_reg[63]_i_482_n_0
    SLICE_X161Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.665 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_481/CO[3]
                         net (fo=1, routed)           0.000    35.665    core_inst/tx_fifo_axis_tdata_reg[63]_i_481_n_0
    SLICE_X161Y417       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    35.740 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_517/CO[1]
                         net (fo=35, routed)          0.591    36.331    core_inst/tx_fifo_axis_tdata_reg[63]_i_517_n_2
    SLICE_X162Y412       LUT3 (Prop_lut3_I0_O)        0.118    36.449 r  core_inst/tx_fifo_axis_tdata[63]_i_520/O
                         net (fo=1, routed)           0.000    36.449    core_inst/tx_fifo_axis_tdata[63]_i_520_n_0
    SLICE_X162Y412       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    36.695 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_470/CO[3]
                         net (fo=1, routed)           0.000    36.695    core_inst/tx_fifo_axis_tdata_reg[63]_i_470_n_0
    SLICE_X162Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.745 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_465/CO[3]
                         net (fo=1, routed)           0.000    36.745    core_inst/tx_fifo_axis_tdata_reg[63]_i_465_n_0
    SLICE_X162Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.795 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_460/CO[3]
                         net (fo=1, routed)           0.000    36.795    core_inst/tx_fifo_axis_tdata_reg[63]_i_460_n_0
    SLICE_X162Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.845 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_455/CO[3]
                         net (fo=1, routed)           0.000    36.845    core_inst/tx_fifo_axis_tdata_reg[63]_i_455_n_0
    SLICE_X162Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.895 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_450/CO[3]
                         net (fo=1, routed)           0.000    36.895    core_inst/tx_fifo_axis_tdata_reg[63]_i_450_n_0
    SLICE_X162Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.945 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_445/CO[3]
                         net (fo=1, routed)           0.000    36.945    core_inst/tx_fifo_axis_tdata_reg[63]_i_445_n_0
    SLICE_X162Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.995 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_440/CO[3]
                         net (fo=1, routed)           0.000    36.995    core_inst/tx_fifo_axis_tdata_reg[63]_i_440_n_0
    SLICE_X162Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    37.045 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_439/CO[3]
                         net (fo=1, routed)           0.000    37.045    core_inst/tx_fifo_axis_tdata_reg[63]_i_439_n_0
    SLICE_X162Y420       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    37.119 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_475/CO[1]
                         net (fo=35, routed)          0.542    37.661    core_inst/tx_fifo_axis_tdata_reg[63]_i_475_n_2
    SLICE_X163Y411       LUT3 (Prop_lut3_I0_O)        0.120    37.781 r  core_inst/tx_fifo_axis_tdata[63]_i_478/O
                         net (fo=1, routed)           0.000    37.781    core_inst/tx_fifo_axis_tdata[63]_i_478_n_0
    SLICE_X163Y411       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    38.038 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_428/CO[3]
                         net (fo=1, routed)           0.000    38.038    core_inst/tx_fifo_axis_tdata_reg[63]_i_428_n_0
    SLICE_X163Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.087 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_423/CO[3]
                         net (fo=1, routed)           0.000    38.087    core_inst/tx_fifo_axis_tdata_reg[63]_i_423_n_0
    SLICE_X163Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.136 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_418/CO[3]
                         net (fo=1, routed)           0.000    38.136    core_inst/tx_fifo_axis_tdata_reg[63]_i_418_n_0
    SLICE_X163Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.185 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_413/CO[3]
                         net (fo=1, routed)           0.000    38.185    core_inst/tx_fifo_axis_tdata_reg[63]_i_413_n_0
    SLICE_X163Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.234 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_408/CO[3]
                         net (fo=1, routed)           0.000    38.234    core_inst/tx_fifo_axis_tdata_reg[63]_i_408_n_0
    SLICE_X163Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.283 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_403/CO[3]
                         net (fo=1, routed)           0.000    38.283    core_inst/tx_fifo_axis_tdata_reg[63]_i_403_n_0
    SLICE_X163Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.332 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_398/CO[3]
                         net (fo=1, routed)           0.000    38.332    core_inst/tx_fifo_axis_tdata_reg[63]_i_398_n_0
    SLICE_X163Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.381 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_397/CO[3]
                         net (fo=1, routed)           0.000    38.381    core_inst/tx_fifo_axis_tdata_reg[63]_i_397_n_0
    SLICE_X163Y419       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    38.456 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_433/CO[1]
                         net (fo=35, routed)          0.471    38.928    core_inst/tx_fifo_axis_tdata_reg[63]_i_433_n_2
    SLICE_X165Y412       LUT3 (Prop_lut3_I0_O)        0.118    39.046 r  core_inst/tx_fifo_axis_tdata[63]_i_436/O
                         net (fo=1, routed)           0.000    39.046    core_inst/tx_fifo_axis_tdata[63]_i_436_n_0
    SLICE_X165Y412       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    39.303 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_385/CO[3]
                         net (fo=1, routed)           0.000    39.303    core_inst/tx_fifo_axis_tdata_reg[63]_i_385_n_0
    SLICE_X165Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.352 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_380/CO[3]
                         net (fo=1, routed)           0.000    39.352    core_inst/tx_fifo_axis_tdata_reg[63]_i_380_n_0
    SLICE_X165Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.401 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_375/CO[3]
                         net (fo=1, routed)           0.000    39.401    core_inst/tx_fifo_axis_tdata_reg[63]_i_375_n_0
    SLICE_X165Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.450 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_370/CO[3]
                         net (fo=1, routed)           0.000    39.450    core_inst/tx_fifo_axis_tdata_reg[63]_i_370_n_0
    SLICE_X165Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.499 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_365/CO[3]
                         net (fo=1, routed)           0.000    39.499    core_inst/tx_fifo_axis_tdata_reg[63]_i_365_n_0
    SLICE_X165Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.548 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_360/CO[3]
                         net (fo=1, routed)           0.000    39.548    core_inst/tx_fifo_axis_tdata_reg[63]_i_360_n_0
    SLICE_X165Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.597 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_355/CO[3]
                         net (fo=1, routed)           0.000    39.597    core_inst/tx_fifo_axis_tdata_reg[63]_i_355_n_0
    SLICE_X165Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.646 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_354/CO[3]
                         net (fo=1, routed)           0.000    39.646    core_inst/tx_fifo_axis_tdata_reg[63]_i_354_n_0
    SLICE_X165Y420       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    39.721 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_390/CO[1]
                         net (fo=35, routed)          0.486    40.207    core_inst/tx_fifo_axis_tdata_reg[63]_i_390_n_2
    SLICE_X166Y416       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    40.571 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_346/CO[3]
                         net (fo=1, routed)           0.000    40.571    core_inst/tx_fifo_axis_tdata_reg[63]_i_346_n_0
    SLICE_X166Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.621 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_338/CO[3]
                         net (fo=1, routed)           0.000    40.621    core_inst/tx_fifo_axis_tdata_reg[63]_i_338_n_0
    SLICE_X166Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.671 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_333/CO[3]
                         net (fo=1, routed)           0.000    40.671    core_inst/tx_fifo_axis_tdata_reg[63]_i_333_n_0
    SLICE_X166Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.721 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_328/CO[3]
                         net (fo=1, routed)           0.000    40.721    core_inst/tx_fifo_axis_tdata_reg[63]_i_328_n_0
    SLICE_X166Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.771 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_323/CO[3]
                         net (fo=1, routed)           0.000    40.771    core_inst/tx_fifo_axis_tdata_reg[63]_i_323_n_0
    SLICE_X166Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.821 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_318/CO[3]
                         net (fo=1, routed)           0.000    40.821    core_inst/tx_fifo_axis_tdata_reg[63]_i_318_n_0
    SLICE_X166Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.871 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_313/CO[3]
                         net (fo=1, routed)           0.000    40.871    core_inst/tx_fifo_axis_tdata_reg[63]_i_313_n_0
    SLICE_X166Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.921 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_312/CO[3]
                         net (fo=1, routed)           0.000    40.921    core_inst/tx_fifo_axis_tdata_reg[63]_i_312_n_0
    SLICE_X166Y424       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    40.995 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_343/CO[1]
                         net (fo=35, routed)          0.478    41.474    core_inst/tx_fifo_axis_tdata_reg[63]_i_343_n_2
    SLICE_X165Y421       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    41.830 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_304/CO[3]
                         net (fo=1, routed)           0.000    41.830    core_inst/tx_fifo_axis_tdata_reg[63]_i_304_n_0
    SLICE_X165Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.879 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_299/CO[3]
                         net (fo=1, routed)           0.000    41.879    core_inst/tx_fifo_axis_tdata_reg[63]_i_299_n_0
    SLICE_X165Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.928 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_287/CO[3]
                         net (fo=1, routed)           0.000    41.928    core_inst/tx_fifo_axis_tdata_reg[63]_i_287_n_0
    SLICE_X165Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.977 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_282/CO[3]
                         net (fo=1, routed)           0.007    41.983    core_inst/tx_fifo_axis_tdata_reg[63]_i_282_n_0
    SLICE_X165Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.032 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_277/CO[3]
                         net (fo=1, routed)           0.000    42.032    core_inst/tx_fifo_axis_tdata_reg[63]_i_277_n_0
    SLICE_X165Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.081 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_272/CO[3]
                         net (fo=1, routed)           0.000    42.081    core_inst/tx_fifo_axis_tdata_reg[63]_i_272_n_0
    SLICE_X165Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.130 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_267/CO[3]
                         net (fo=1, routed)           0.000    42.130    core_inst/tx_fifo_axis_tdata_reg[63]_i_267_n_0
    SLICE_X165Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.179 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_266/CO[3]
                         net (fo=1, routed)           0.000    42.179    core_inst/tx_fifo_axis_tdata_reg[63]_i_266_n_0
    SLICE_X165Y429       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    42.254 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_292/CO[1]
                         net (fo=35, routed)          0.494    42.749    core_inst/tx_fifo_axis_tdata_reg[63]_i_292_n_2
    SLICE_X164Y424       LUT3 (Prop_lut3_I0_O)        0.118    42.867 r  core_inst/tx_fifo_axis_tdata[63]_i_311/O
                         net (fo=1, routed)           0.000    42.867    core_inst/tx_fifo_axis_tdata[63]_i_311_n_0
    SLICE_X164Y424       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    43.113 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_257/CO[3]
                         net (fo=1, routed)           0.007    43.119    core_inst/tx_fifo_axis_tdata_reg[63]_i_257_n_0
    SLICE_X164Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.169 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_252/CO[3]
                         net (fo=1, routed)           0.000    43.169    core_inst/tx_fifo_axis_tdata_reg[63]_i_252_n_0
    SLICE_X164Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.219 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_247/CO[3]
                         net (fo=1, routed)           0.000    43.219    core_inst/tx_fifo_axis_tdata_reg[63]_i_247_n_0
    SLICE_X164Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.269 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_227/CO[3]
                         net (fo=1, routed)           0.000    43.269    core_inst/tx_fifo_axis_tdata_reg[63]_i_227_n_0
    SLICE_X164Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.319 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_222/CO[3]
                         net (fo=1, routed)           0.000    43.319    core_inst/tx_fifo_axis_tdata_reg[63]_i_222_n_0
    SLICE_X164Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.369 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_217/CO[3]
                         net (fo=1, routed)           0.000    43.369    core_inst/tx_fifo_axis_tdata_reg[63]_i_217_n_0
    SLICE_X164Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.419 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_212/CO[3]
                         net (fo=1, routed)           0.000    43.419    core_inst/tx_fifo_axis_tdata_reg[63]_i_212_n_0
    SLICE_X164Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.469 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_211/CO[3]
                         net (fo=1, routed)           0.000    43.469    core_inst/tx_fifo_axis_tdata_reg[63]_i_211_n_0
    SLICE_X164Y432       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    43.543 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_232/CO[1]
                         net (fo=35, routed)          0.549    44.092    core_inst/tx_fifo_axis_tdata_reg[63]_i_232_n_2
    SLICE_X162Y425       LUT3 (Prop_lut3_I0_O)        0.120    44.212 r  core_inst/tx_fifo_axis_tdata[63]_i_264/O
                         net (fo=1, routed)           0.000    44.212    core_inst/tx_fifo_axis_tdata[63]_i_264_n_0
    SLICE_X162Y425       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    44.458 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_192/CO[3]
                         net (fo=1, routed)           0.000    44.458    core_inst/tx_fifo_axis_tdata_reg[63]_i_192_n_0
    SLICE_X162Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.508 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_187/CO[3]
                         net (fo=1, routed)           0.000    44.508    core_inst/tx_fifo_axis_tdata_reg[63]_i_187_n_0
    SLICE_X162Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.558 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_182/CO[3]
                         net (fo=1, routed)           0.000    44.558    core_inst/tx_fifo_axis_tdata_reg[63]_i_182_n_0
    SLICE_X162Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.608 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_181/CO[3]
                         net (fo=1, routed)           0.000    44.608    core_inst/tx_fifo_axis_tdata_reg[63]_i_181_n_0
    SLICE_X162Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.658 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_150/CO[3]
                         net (fo=1, routed)           0.000    44.658    core_inst/tx_fifo_axis_tdata_reg[63]_i_150_n_0
    SLICE_X162Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.708 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_145/CO[3]
                         net (fo=1, routed)           0.000    44.708    core_inst/tx_fifo_axis_tdata_reg[63]_i_145_n_0
    SLICE_X162Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.758 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_140/CO[3]
                         net (fo=1, routed)           0.000    44.758    core_inst/tx_fifo_axis_tdata_reg[63]_i_140_n_0
    SLICE_X162Y432       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.808 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_139/CO[3]
                         net (fo=1, routed)           0.000    44.808    core_inst/tx_fifo_axis_tdata_reg[63]_i_139_n_0
    SLICE_X162Y433       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    44.882 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_155/CO[1]
                         net (fo=35, routed)          0.502    45.384    core_inst/tx_fifo_axis_tdata_reg[63]_i_155_n_2
    SLICE_X161Y427       LUT3 (Prop_lut3_I0_O)        0.120    45.504 r  core_inst/tx_fifo_axis_tdata[63]_i_246/O
                         net (fo=1, routed)           0.000    45.504    core_inst/tx_fifo_axis_tdata[63]_i_246_n_0
    SLICE_X161Y427       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    45.761 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_171/CO[3]
                         net (fo=1, routed)           0.000    45.761    core_inst/tx_fifo_axis_tdata_reg[63]_i_171_n_0
    SLICE_X161Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.810 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_112/CO[3]
                         net (fo=1, routed)           0.000    45.810    core_inst/tx_fifo_axis_tdata_reg[63]_i_112_n_0
    SLICE_X161Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.859 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_107/CO[3]
                         net (fo=1, routed)           0.000    45.859    core_inst/tx_fifo_axis_tdata_reg[63]_i_107_n_0
    SLICE_X161Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.908 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_106/CO[3]
                         net (fo=1, routed)           0.000    45.908    core_inst/tx_fifo_axis_tdata_reg[63]_i_106_n_0
    SLICE_X161Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.957 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_120/CO[3]
                         net (fo=1, routed)           0.000    45.957    core_inst/tx_fifo_axis_tdata_reg[63]_i_120_n_0
    SLICE_X161Y432       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.006 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_72/CO[3]
                         net (fo=1, routed)           0.000    46.006    core_inst/tx_fifo_axis_tdata_reg[63]_i_72_n_0
    SLICE_X161Y433       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.055 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_67/CO[3]
                         net (fo=1, routed)           0.000    46.055    core_inst/tx_fifo_axis_tdata_reg[63]_i_67_n_0
    SLICE_X161Y434       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.104 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_66/CO[3]
                         net (fo=1, routed)           0.000    46.104    core_inst/tx_fifo_axis_tdata_reg[63]_i_66_n_0
    SLICE_X161Y435       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    46.179 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_77/CO[1]
                         net (fo=35, routed)          0.514    46.693    core_inst/tx_fifo_axis_tdata_reg[63]_i_77_n_2
    SLICE_X160Y430       LUT3 (Prop_lut3_I0_O)        0.118    46.811 r  core_inst/tx_fifo_axis_tdata[63]_i_175/O
                         net (fo=1, routed)           0.000    46.811    core_inst/tx_fifo_axis_tdata[63]_i_175_n_0
    SLICE_X160Y430       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    47.057 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_101/CO[3]
                         net (fo=1, routed)           0.000    47.057    core_inst/tx_fifo_axis_tdata_reg[63]_i_101_n_0
    SLICE_X160Y431       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    47.159 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_103/O[0]
                         net (fo=4, routed)           0.364    47.523    core_inst/tx_fifo_axis_tdata_reg[63]_i_103_n_7
    SLICE_X159Y433       LUT4 (Prop_lut4_I3_O)        0.119    47.642 r  core_inst/tx_fifo_axis_tdata[63]_i_205/O
                         net (fo=1, routed)           0.342    47.984    core_inst/tx_fifo_axis_tdata[63]_i_205_n_0
    SLICE_X159Y433       LUT6 (Prop_lut6_I3_O)        0.043    48.027 r  core_inst/tx_fifo_axis_tdata[63]_i_132/O
                         net (fo=2, routed)           0.415    48.442    core_inst/tx_fifo_axis_tdata[63]_i_132_n_0
    SLICE_X159Y434       LUT6 (Prop_lut6_I1_O)        0.043    48.485 r  core_inst/tx_fifo_axis_tdata[63]_i_63/O
                         net (fo=7, routed)           0.094    48.579    core_inst/tx_fifo_axis_tdata[63]_i_63_n_0
    SLICE_X159Y434       LUT5 (Prop_lut5_I0_O)        0.043    48.622 r  core_inst/tx_fifo_axis_tdata[63]_i_59/O
                         net (fo=2, routed)           0.406    49.028    core_inst/tx_fifo_axis_tdata[63]_i_59_n_0
    SLICE_X158Y437       LUT6 (Prop_lut6_I1_O)        0.043    49.071 r  core_inst/tx_fifo_axis_tdata[63]_i_30/O
                         net (fo=1, routed)           0.315    49.386    core_inst/tx_fifo_axis_tdata[63]_i_30_n_0
    SLICE_X159Y437       LUT6 (Prop_lut6_I1_O)        0.043    49.429 f  core_inst/tx_fifo_axis_tdata[63]_i_15_comp_1/O
                         net (fo=2, routed)           0.466    49.895    core_inst/tx_fifo_axis_tdata[63]_i_15_n_0
    SLICE_X162Y437       LUT6 (Prop_lut6_I4_O)        0.043    49.938 f  core_inst/tx_fifo_axis_tdata[63]_i_8_comp/O
                         net (fo=1, routed)           0.169    50.107    core_inst/tx_fifo_axis_tdata[63]_i_8_n_0
    SLICE_X165Y437       LUT6 (Prop_lut6_I4_O)        0.043    50.150 r  core_inst/tx_fifo_axis_tdata[63]_i_3/O
                         net (fo=39, routed)          0.346    50.497    core_inst/tx_fifo_axis_tdata[63]_i_3_n_0
    SLICE_X164Y435       LUT6 (Prop_lut6_I4_O)        0.043    50.540 r  core_inst/tx_fifo_axis_tdata[23]_i_1/O
                         net (fo=1, routed)           0.000    50.540    core_inst/tx_fifo_axis_tdata[23]_i_1_n_0
    SLICE_X164Y435       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     9.836 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.366    11.202    core_inst/coreclk_out
    SLICE_X164Y435       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[23]/C
                         clock pessimism              1.194    12.396    
                         clock uncertainty           -0.035    12.360    
    SLICE_X164Y435       FDRE (Setup_fdre_C_D)        0.066    12.426    core_inst/tx_fifo_axis_tdata_reg[23]
  -------------------------------------------------------------------
                         required time                         12.426    
                         arrival time                         -50.540    
  -------------------------------------------------------------------
                         slack                                -38.113    

Slack (VIOLATED) :        -38.112ns  (required time - arrival time)
  Source:                 core_inst/pkt_n_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/tx_fifo_axis_tdata_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_mgt_refclk_p rise@6.400ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        44.509ns  (logic 26.177ns (58.813%)  route 18.332ns (41.187%))
  Logic Levels:           322  (CARRY4=287 LUT2=1 LUT3=25 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 11.202 - 6.400 ) 
    Source Clock Delay      (SCD):    6.030ns
    Clock Pessimism Removal (CPR):    1.194ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.560     6.030    core_inst/coreclk_out
    SLICE_X163Y355       FDRE                                         r  core_inst/pkt_n_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y355       FDRE (Prop_fdre_C_Q)         0.216     6.246 r  core_inst/pkt_n_reg_reg[0]_replica/Q
                         net (fo=1, routed)           0.170     6.416    core_inst/pkt_n_reg_reg[0]_repN
    SLICE_X162Y356       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.289     6.705 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_243/CO[3]
                         net (fo=1, routed)           0.000     6.705    core_inst/tx_fifo_axis_tdata_reg[63]_i_243_n_0
    SLICE_X162Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.755 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_393/CO[3]
                         net (fo=1, routed)           0.000     6.755    core_inst/tx_fifo_axis_tdata_reg[63]_i_393_n_0
    SLICE_X162Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.805 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_560/CO[3]
                         net (fo=1, routed)           0.000     6.805    core_inst/tx_fifo_axis_tdata_reg[63]_i_560_n_0
    SLICE_X162Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.855 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_729/CO[3]
                         net (fo=1, routed)           0.000     6.855    core_inst/tx_fifo_axis_tdata_reg[63]_i_729_n_0
    SLICE_X162Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.905 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_898/CO[3]
                         net (fo=1, routed)           0.000     6.905    core_inst/tx_fifo_axis_tdata_reg[63]_i_898_n_0
    SLICE_X162Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.955 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1067/CO[3]
                         net (fo=1, routed)           0.000     6.955    core_inst/tx_fifo_axis_tdata_reg[63]_i_1067_n_0
    SLICE_X162Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.005 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1236/CO[3]
                         net (fo=1, routed)           0.000     7.005    core_inst/tx_fifo_axis_tdata_reg[63]_i_1236_n_0
    SLICE_X162Y363       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     7.113 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1405/O[2]
                         net (fo=2, routed)           0.172     7.285    core_inst/p_0_in__0[31]
    SLICE_X163Y363       LUT2 (Prop_lut2_I1_O)        0.126     7.411 r  core_inst/tx_fifo_axis_tdata[63]_i_1515/O
                         net (fo=1, routed)           0.000     7.411    core_inst/tx_fifo_axis_tdata[63]_i_1515_n_0
    SLICE_X163Y363       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.662 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1442/CO[3]
                         net (fo=1, routed)           0.000     7.662    core_inst/tx_fifo_axis_tdata_reg[63]_i_1442_n_0
    SLICE_X163Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.711 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1437/CO[3]
                         net (fo=1, routed)           0.000     7.711    core_inst/tx_fifo_axis_tdata_reg[63]_i_1437_n_0
    SLICE_X163Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.760 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1432/CO[3]
                         net (fo=1, routed)           0.000     7.760    core_inst/tx_fifo_axis_tdata_reg[63]_i_1432_n_0
    SLICE_X163Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.809 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1427/CO[3]
                         net (fo=1, routed)           0.000     7.809    core_inst/tx_fifo_axis_tdata_reg[63]_i_1427_n_0
    SLICE_X163Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.858 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1422/CO[3]
                         net (fo=1, routed)           0.000     7.858    core_inst/tx_fifo_axis_tdata_reg[63]_i_1422_n_0
    SLICE_X163Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.907 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1417/CO[3]
                         net (fo=1, routed)           0.000     7.907    core_inst/tx_fifo_axis_tdata_reg[63]_i_1417_n_0
    SLICE_X163Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.956 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1412/CO[3]
                         net (fo=1, routed)           0.000     7.956    core_inst/tx_fifo_axis_tdata_reg[63]_i_1412_n_0
    SLICE_X163Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.005 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1411/CO[3]
                         net (fo=1, routed)           0.000     8.005    core_inst/tx_fifo_axis_tdata_reg[63]_i_1411_n_0
    SLICE_X163Y371       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     8.132 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1447/CO[0]
                         net (fo=35, routed)          0.543     8.675    core_inst/tx_fifo_axis_tdata_reg[63]_i_1447_n_3
    SLICE_X164Y363       LUT3 (Prop_lut3_I0_O)        0.130     8.805 r  core_inst/tx_fifo_axis_tdata[63]_i_1450/O
                         net (fo=1, routed)           0.000     8.805    core_inst/tx_fifo_axis_tdata[63]_i_1450_n_0
    SLICE_X164Y363       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     9.051 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1399/CO[3]
                         net (fo=1, routed)           0.000     9.051    core_inst/tx_fifo_axis_tdata_reg[63]_i_1399_n_0
    SLICE_X164Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.101 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1394/CO[3]
                         net (fo=1, routed)           0.000     9.101    core_inst/tx_fifo_axis_tdata_reg[63]_i_1394_n_0
    SLICE_X164Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.151 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1389/CO[3]
                         net (fo=1, routed)           0.000     9.151    core_inst/tx_fifo_axis_tdata_reg[63]_i_1389_n_0
    SLICE_X164Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.201 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1384/CO[3]
                         net (fo=1, routed)           0.000     9.201    core_inst/tx_fifo_axis_tdata_reg[63]_i_1384_n_0
    SLICE_X164Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.251 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1379/CO[3]
                         net (fo=1, routed)           0.000     9.251    core_inst/tx_fifo_axis_tdata_reg[63]_i_1379_n_0
    SLICE_X164Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.301 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1374/CO[3]
                         net (fo=1, routed)           0.000     9.301    core_inst/tx_fifo_axis_tdata_reg[63]_i_1374_n_0
    SLICE_X164Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.351 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1369/CO[3]
                         net (fo=1, routed)           0.000     9.351    core_inst/tx_fifo_axis_tdata_reg[63]_i_1369_n_0
    SLICE_X164Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.401 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1368/CO[3]
                         net (fo=1, routed)           0.000     9.401    core_inst/tx_fifo_axis_tdata_reg[63]_i_1368_n_0
    SLICE_X164Y371       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074     9.475 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1404/CO[1]
                         net (fo=35, routed)          0.473     9.948    core_inst/tx_fifo_axis_tdata_reg[63]_i_1404_n_2
    SLICE_X165Y363       LUT3 (Prop_lut3_I0_O)        0.120    10.068 r  core_inst/tx_fifo_axis_tdata[63]_i_1408/O
                         net (fo=1, routed)           0.000    10.068    core_inst/tx_fifo_axis_tdata[63]_i_1408_n_0
    SLICE_X165Y363       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    10.325 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1357/CO[3]
                         net (fo=1, routed)           0.000    10.325    core_inst/tx_fifo_axis_tdata_reg[63]_i_1357_n_0
    SLICE_X165Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.374 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1352/CO[3]
                         net (fo=1, routed)           0.000    10.374    core_inst/tx_fifo_axis_tdata_reg[63]_i_1352_n_0
    SLICE_X165Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.423 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1347/CO[3]
                         net (fo=1, routed)           0.000    10.423    core_inst/tx_fifo_axis_tdata_reg[63]_i_1347_n_0
    SLICE_X165Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.472 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1342/CO[3]
                         net (fo=1, routed)           0.000    10.472    core_inst/tx_fifo_axis_tdata_reg[63]_i_1342_n_0
    SLICE_X165Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.521 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1337/CO[3]
                         net (fo=1, routed)           0.000    10.521    core_inst/tx_fifo_axis_tdata_reg[63]_i_1337_n_0
    SLICE_X165Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.570 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1332/CO[3]
                         net (fo=1, routed)           0.000    10.570    core_inst/tx_fifo_axis_tdata_reg[63]_i_1332_n_0
    SLICE_X165Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.619 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1327/CO[3]
                         net (fo=1, routed)           0.000    10.619    core_inst/tx_fifo_axis_tdata_reg[63]_i_1327_n_0
    SLICE_X165Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.668 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1326/CO[3]
                         net (fo=1, routed)           0.000    10.668    core_inst/tx_fifo_axis_tdata_reg[63]_i_1326_n_0
    SLICE_X165Y371       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    10.743 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1362/CO[1]
                         net (fo=35, routed)          0.510    11.253    core_inst/tx_fifo_axis_tdata_reg[63]_i_1362_n_2
    SLICE_X166Y367       LUT3 (Prop_lut3_I0_O)        0.118    11.371 r  core_inst/tx_fifo_axis_tdata[63]_i_1361/O
                         net (fo=1, routed)           0.000    11.371    core_inst/tx_fifo_axis_tdata[63]_i_1361_n_0
    SLICE_X166Y367       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    11.609 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1310/CO[3]
                         net (fo=1, routed)           0.000    11.609    core_inst/tx_fifo_axis_tdata_reg[63]_i_1310_n_0
    SLICE_X166Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.659 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1305/CO[3]
                         net (fo=1, routed)           0.000    11.659    core_inst/tx_fifo_axis_tdata_reg[63]_i_1305_n_0
    SLICE_X166Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.709 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1300/CO[3]
                         net (fo=1, routed)           0.000    11.709    core_inst/tx_fifo_axis_tdata_reg[63]_i_1300_n_0
    SLICE_X166Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.759 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1295/CO[3]
                         net (fo=1, routed)           0.000    11.759    core_inst/tx_fifo_axis_tdata_reg[63]_i_1295_n_0
    SLICE_X166Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.809 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1290/CO[3]
                         net (fo=1, routed)           0.000    11.809    core_inst/tx_fifo_axis_tdata_reg[63]_i_1290_n_0
    SLICE_X166Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.859 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1285/CO[3]
                         net (fo=1, routed)           0.000    11.859    core_inst/tx_fifo_axis_tdata_reg[63]_i_1285_n_0
    SLICE_X166Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.909 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1284/CO[3]
                         net (fo=1, routed)           0.000    11.909    core_inst/tx_fifo_axis_tdata_reg[63]_i_1284_n_0
    SLICE_X166Y374       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    11.983 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1320/CO[1]
                         net (fo=35, routed)          0.466    12.449    core_inst/tx_fifo_axis_tdata_reg[63]_i_1320_n_2
    SLICE_X167Y369       LUT3 (Prop_lut3_I0_O)        0.120    12.569 r  core_inst/tx_fifo_axis_tdata[63]_i_1323/O
                         net (fo=1, routed)           0.000    12.569    core_inst/tx_fifo_axis_tdata[63]_i_1323_n_0
    SLICE_X167Y369       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    12.826 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1273/CO[3]
                         net (fo=1, routed)           0.000    12.826    core_inst/tx_fifo_axis_tdata_reg[63]_i_1273_n_0
    SLICE_X167Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.875 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1268/CO[3]
                         net (fo=1, routed)           0.000    12.875    core_inst/tx_fifo_axis_tdata_reg[63]_i_1268_n_0
    SLICE_X167Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.924 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1263/CO[3]
                         net (fo=1, routed)           0.000    12.924    core_inst/tx_fifo_axis_tdata_reg[63]_i_1263_n_0
    SLICE_X167Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.973 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1258/CO[3]
                         net (fo=1, routed)           0.000    12.973    core_inst/tx_fifo_axis_tdata_reg[63]_i_1258_n_0
    SLICE_X167Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.022 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1253/CO[3]
                         net (fo=1, routed)           0.000    13.022    core_inst/tx_fifo_axis_tdata_reg[63]_i_1253_n_0
    SLICE_X167Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.071 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1248/CO[3]
                         net (fo=1, routed)           0.007    13.078    core_inst/tx_fifo_axis_tdata_reg[63]_i_1248_n_0
    SLICE_X167Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.127 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1243/CO[3]
                         net (fo=1, routed)           0.000    13.127    core_inst/tx_fifo_axis_tdata_reg[63]_i_1243_n_0
    SLICE_X167Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.176 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1242/CO[3]
                         net (fo=1, routed)           0.000    13.176    core_inst/tx_fifo_axis_tdata_reg[63]_i_1242_n_0
    SLICE_X167Y377       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    13.251 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1278/CO[1]
                         net (fo=35, routed)          0.462    13.713    core_inst/tx_fifo_axis_tdata_reg[63]_i_1278_n_2
    SLICE_X165Y372       LUT3 (Prop_lut3_I0_O)        0.118    13.831 r  core_inst/tx_fifo_axis_tdata[63]_i_1281/O
                         net (fo=1, routed)           0.000    13.831    core_inst/tx_fifo_axis_tdata[63]_i_1281_n_0
    SLICE_X165Y372       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    14.088 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1230/CO[3]
                         net (fo=1, routed)           0.000    14.088    core_inst/tx_fifo_axis_tdata_reg[63]_i_1230_n_0
    SLICE_X165Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.137 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1225/CO[3]
                         net (fo=1, routed)           0.000    14.137    core_inst/tx_fifo_axis_tdata_reg[63]_i_1225_n_0
    SLICE_X165Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.186 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1220/CO[3]
                         net (fo=1, routed)           0.007    14.192    core_inst/tx_fifo_axis_tdata_reg[63]_i_1220_n_0
    SLICE_X165Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.241 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1215/CO[3]
                         net (fo=1, routed)           0.000    14.241    core_inst/tx_fifo_axis_tdata_reg[63]_i_1215_n_0
    SLICE_X165Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.290 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1210/CO[3]
                         net (fo=1, routed)           0.000    14.290    core_inst/tx_fifo_axis_tdata_reg[63]_i_1210_n_0
    SLICE_X165Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.339 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1205/CO[3]
                         net (fo=1, routed)           0.000    14.339    core_inst/tx_fifo_axis_tdata_reg[63]_i_1205_n_0
    SLICE_X165Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.388 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1200/CO[3]
                         net (fo=1, routed)           0.000    14.388    core_inst/tx_fifo_axis_tdata_reg[63]_i_1200_n_0
    SLICE_X165Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.437 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1199/CO[3]
                         net (fo=1, routed)           0.000    14.437    core_inst/tx_fifo_axis_tdata_reg[63]_i_1199_n_0
    SLICE_X165Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    14.512 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1235/CO[1]
                         net (fo=35, routed)          0.499    15.011    core_inst/tx_fifo_axis_tdata_reg[63]_i_1235_n_2
    SLICE_X164Y372       LUT3 (Prop_lut3_I0_O)        0.118    15.129 r  core_inst/tx_fifo_axis_tdata[63]_i_1239/O
                         net (fo=1, routed)           0.000    15.129    core_inst/tx_fifo_axis_tdata[63]_i_1239_n_0
    SLICE_X164Y372       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    15.375 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1188/CO[3]
                         net (fo=1, routed)           0.000    15.375    core_inst/tx_fifo_axis_tdata_reg[63]_i_1188_n_0
    SLICE_X164Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.425 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1183/CO[3]
                         net (fo=1, routed)           0.000    15.425    core_inst/tx_fifo_axis_tdata_reg[63]_i_1183_n_0
    SLICE_X164Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.475 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1178/CO[3]
                         net (fo=1, routed)           0.007    15.482    core_inst/tx_fifo_axis_tdata_reg[63]_i_1178_n_0
    SLICE_X164Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.532 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1173/CO[3]
                         net (fo=1, routed)           0.000    15.532    core_inst/tx_fifo_axis_tdata_reg[63]_i_1173_n_0
    SLICE_X164Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.582 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1168/CO[3]
                         net (fo=1, routed)           0.000    15.582    core_inst/tx_fifo_axis_tdata_reg[63]_i_1168_n_0
    SLICE_X164Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.632 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1163/CO[3]
                         net (fo=1, routed)           0.000    15.632    core_inst/tx_fifo_axis_tdata_reg[63]_i_1163_n_0
    SLICE_X164Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.682 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1158/CO[3]
                         net (fo=1, routed)           0.000    15.682    core_inst/tx_fifo_axis_tdata_reg[63]_i_1158_n_0
    SLICE_X164Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.732 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1157/CO[3]
                         net (fo=1, routed)           0.000    15.732    core_inst/tx_fifo_axis_tdata_reg[63]_i_1157_n_0
    SLICE_X164Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    15.806 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1193/CO[1]
                         net (fo=35, routed)          0.535    16.341    core_inst/tx_fifo_axis_tdata_reg[63]_i_1193_n_2
    SLICE_X163Y372       LUT3 (Prop_lut3_I0_O)        0.120    16.461 r  core_inst/tx_fifo_axis_tdata[63]_i_1196/O
                         net (fo=1, routed)           0.000    16.461    core_inst/tx_fifo_axis_tdata[63]_i_1196_n_0
    SLICE_X163Y372       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    16.718 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1146/CO[3]
                         net (fo=1, routed)           0.000    16.718    core_inst/tx_fifo_axis_tdata_reg[63]_i_1146_n_0
    SLICE_X163Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.767 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1141/CO[3]
                         net (fo=1, routed)           0.000    16.767    core_inst/tx_fifo_axis_tdata_reg[63]_i_1141_n_0
    SLICE_X163Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.816 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1136/CO[3]
                         net (fo=1, routed)           0.007    16.823    core_inst/tx_fifo_axis_tdata_reg[63]_i_1136_n_0
    SLICE_X163Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.872 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1131/CO[3]
                         net (fo=1, routed)           0.000    16.872    core_inst/tx_fifo_axis_tdata_reg[63]_i_1131_n_0
    SLICE_X163Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.921 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1126/CO[3]
                         net (fo=1, routed)           0.000    16.921    core_inst/tx_fifo_axis_tdata_reg[63]_i_1126_n_0
    SLICE_X163Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.970 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1121/CO[3]
                         net (fo=1, routed)           0.000    16.970    core_inst/tx_fifo_axis_tdata_reg[63]_i_1121_n_0
    SLICE_X163Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.019 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1116/CO[3]
                         net (fo=1, routed)           0.000    17.019    core_inst/tx_fifo_axis_tdata_reg[63]_i_1116_n_0
    SLICE_X163Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.068 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1115/CO[3]
                         net (fo=1, routed)           0.000    17.068    core_inst/tx_fifo_axis_tdata_reg[63]_i_1115_n_0
    SLICE_X163Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    17.143 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1151/CO[1]
                         net (fo=35, routed)          0.376    17.519    core_inst/tx_fifo_axis_tdata_reg[63]_i_1151_n_2
    SLICE_X162Y377       LUT3 (Prop_lut3_I0_O)        0.118    17.637 r  core_inst/tx_fifo_axis_tdata[63]_i_1154/O
                         net (fo=1, routed)           0.000    17.637    core_inst/tx_fifo_axis_tdata[63]_i_1154_n_0
    SLICE_X162Y377       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    17.883 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    17.883    core_inst/tx_fifo_axis_tdata_reg[63]_i_1104_n_0
    SLICE_X162Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.933 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1099/CO[3]
                         net (fo=1, routed)           0.000    17.933    core_inst/tx_fifo_axis_tdata_reg[63]_i_1099_n_0
    SLICE_X162Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.983 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    17.983    core_inst/tx_fifo_axis_tdata_reg[63]_i_1094_n_0
    SLICE_X162Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.033 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1089/CO[3]
                         net (fo=1, routed)           0.000    18.033    core_inst/tx_fifo_axis_tdata_reg[63]_i_1089_n_0
    SLICE_X162Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.083 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1084/CO[3]
                         net (fo=1, routed)           0.000    18.083    core_inst/tx_fifo_axis_tdata_reg[63]_i_1084_n_0
    SLICE_X162Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.133 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1079/CO[3]
                         net (fo=1, routed)           0.000    18.133    core_inst/tx_fifo_axis_tdata_reg[63]_i_1079_n_0
    SLICE_X162Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.183 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1074/CO[3]
                         net (fo=1, routed)           0.000    18.183    core_inst/tx_fifo_axis_tdata_reg[63]_i_1074_n_0
    SLICE_X162Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.233 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1073/CO[3]
                         net (fo=1, routed)           0.000    18.233    core_inst/tx_fifo_axis_tdata_reg[63]_i_1073_n_0
    SLICE_X162Y385       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    18.307 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1109/CO[1]
                         net (fo=35, routed)          0.422    18.729    core_inst/tx_fifo_axis_tdata_reg[63]_i_1109_n_2
    SLICE_X163Y381       LUT3 (Prop_lut3_I0_O)        0.120    18.849 r  core_inst/tx_fifo_axis_tdata[63]_i_1112/O
                         net (fo=1, routed)           0.000    18.849    core_inst/tx_fifo_axis_tdata[63]_i_1112_n_0
    SLICE_X163Y381       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    19.106 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1061/CO[3]
                         net (fo=1, routed)           0.000    19.106    core_inst/tx_fifo_axis_tdata_reg[63]_i_1061_n_0
    SLICE_X163Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.155 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1056/CO[3]
                         net (fo=1, routed)           0.000    19.155    core_inst/tx_fifo_axis_tdata_reg[63]_i_1056_n_0
    SLICE_X163Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.204 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1051/CO[3]
                         net (fo=1, routed)           0.000    19.204    core_inst/tx_fifo_axis_tdata_reg[63]_i_1051_n_0
    SLICE_X163Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.253 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1046/CO[3]
                         net (fo=1, routed)           0.000    19.253    core_inst/tx_fifo_axis_tdata_reg[63]_i_1046_n_0
    SLICE_X163Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.302 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1041/CO[3]
                         net (fo=1, routed)           0.000    19.302    core_inst/tx_fifo_axis_tdata_reg[63]_i_1041_n_0
    SLICE_X163Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.351 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1036/CO[3]
                         net (fo=1, routed)           0.000    19.351    core_inst/tx_fifo_axis_tdata_reg[63]_i_1036_n_0
    SLICE_X163Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.400 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1031/CO[3]
                         net (fo=1, routed)           0.000    19.400    core_inst/tx_fifo_axis_tdata_reg[63]_i_1031_n_0
    SLICE_X163Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.449 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1030/CO[3]
                         net (fo=1, routed)           0.000    19.449    core_inst/tx_fifo_axis_tdata_reg[63]_i_1030_n_0
    SLICE_X163Y389       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    19.524 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1066/CO[1]
                         net (fo=35, routed)          0.563    20.087    core_inst/tx_fifo_axis_tdata_reg[63]_i_1066_n_2
    SLICE_X164Y381       LUT3 (Prop_lut3_I0_O)        0.118    20.205 r  core_inst/tx_fifo_axis_tdata[63]_i_1069/O
                         net (fo=1, routed)           0.000    20.205    core_inst/tx_fifo_axis_tdata[63]_i_1069_n_0
    SLICE_X164Y381       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.177    20.382 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1019/CO[3]
                         net (fo=1, routed)           0.000    20.382    core_inst/tx_fifo_axis_tdata_reg[63]_i_1019_n_0
    SLICE_X164Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.432 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1014/CO[3]
                         net (fo=1, routed)           0.000    20.432    core_inst/tx_fifo_axis_tdata_reg[63]_i_1014_n_0
    SLICE_X164Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.482 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1009/CO[3]
                         net (fo=1, routed)           0.000    20.482    core_inst/tx_fifo_axis_tdata_reg[63]_i_1009_n_0
    SLICE_X164Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.532 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1004/CO[3]
                         net (fo=1, routed)           0.000    20.532    core_inst/tx_fifo_axis_tdata_reg[63]_i_1004_n_0
    SLICE_X164Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.582 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_999/CO[3]
                         net (fo=1, routed)           0.000    20.582    core_inst/tx_fifo_axis_tdata_reg[63]_i_999_n_0
    SLICE_X164Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.632 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_994/CO[3]
                         net (fo=1, routed)           0.000    20.632    core_inst/tx_fifo_axis_tdata_reg[63]_i_994_n_0
    SLICE_X164Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.682 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_989/CO[3]
                         net (fo=1, routed)           0.000    20.682    core_inst/tx_fifo_axis_tdata_reg[63]_i_989_n_0
    SLICE_X164Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.732 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_988/CO[3]
                         net (fo=1, routed)           0.000    20.732    core_inst/tx_fifo_axis_tdata_reg[63]_i_988_n_0
    SLICE_X164Y389       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    20.806 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1024/CO[1]
                         net (fo=35, routed)          0.415    21.221    core_inst/tx_fifo_axis_tdata_reg[63]_i_1024_n_2
    SLICE_X166Y384       LUT3 (Prop_lut3_I0_O)        0.120    21.341 r  core_inst/tx_fifo_axis_tdata[63]_i_1027/O
                         net (fo=1, routed)           0.000    21.341    core_inst/tx_fifo_axis_tdata[63]_i_1027_n_0
    SLICE_X166Y384       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    21.587 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_977/CO[3]
                         net (fo=1, routed)           0.000    21.587    core_inst/tx_fifo_axis_tdata_reg[63]_i_977_n_0
    SLICE_X166Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.637 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_972/CO[3]
                         net (fo=1, routed)           0.000    21.637    core_inst/tx_fifo_axis_tdata_reg[63]_i_972_n_0
    SLICE_X166Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.687 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_967/CO[3]
                         net (fo=1, routed)           0.000    21.687    core_inst/tx_fifo_axis_tdata_reg[63]_i_967_n_0
    SLICE_X166Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.737 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_962/CO[3]
                         net (fo=1, routed)           0.000    21.737    core_inst/tx_fifo_axis_tdata_reg[63]_i_962_n_0
    SLICE_X166Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.787 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_957/CO[3]
                         net (fo=1, routed)           0.000    21.787    core_inst/tx_fifo_axis_tdata_reg[63]_i_957_n_0
    SLICE_X166Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.837 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_952/CO[3]
                         net (fo=1, routed)           0.000    21.837    core_inst/tx_fifo_axis_tdata_reg[63]_i_952_n_0
    SLICE_X166Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.887 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_947/CO[3]
                         net (fo=1, routed)           0.000    21.887    core_inst/tx_fifo_axis_tdata_reg[63]_i_947_n_0
    SLICE_X166Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.937 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_946/CO[3]
                         net (fo=1, routed)           0.000    21.937    core_inst/tx_fifo_axis_tdata_reg[63]_i_946_n_0
    SLICE_X166Y392       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    22.011 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_982/CO[1]
                         net (fo=35, routed)          0.409    22.420    core_inst/tx_fifo_axis_tdata_reg[63]_i_982_n_2
    SLICE_X165Y387       LUT3 (Prop_lut3_I0_O)        0.120    22.540 r  core_inst/tx_fifo_axis_tdata[63]_i_985/O
                         net (fo=1, routed)           0.000    22.540    core_inst/tx_fifo_axis_tdata[63]_i_985_n_0
    SLICE_X165Y387       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    22.797 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_935/CO[3]
                         net (fo=1, routed)           0.000    22.797    core_inst/tx_fifo_axis_tdata_reg[63]_i_935_n_0
    SLICE_X165Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.846 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_930/CO[3]
                         net (fo=1, routed)           0.000    22.846    core_inst/tx_fifo_axis_tdata_reg[63]_i_930_n_0
    SLICE_X165Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.895 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_925/CO[3]
                         net (fo=1, routed)           0.000    22.895    core_inst/tx_fifo_axis_tdata_reg[63]_i_925_n_0
    SLICE_X165Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.944 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_920/CO[3]
                         net (fo=1, routed)           0.000    22.944    core_inst/tx_fifo_axis_tdata_reg[63]_i_920_n_0
    SLICE_X165Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.993 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_915/CO[3]
                         net (fo=1, routed)           0.000    22.993    core_inst/tx_fifo_axis_tdata_reg[63]_i_915_n_0
    SLICE_X165Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.042 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_910/CO[3]
                         net (fo=1, routed)           0.000    23.042    core_inst/tx_fifo_axis_tdata_reg[63]_i_910_n_0
    SLICE_X165Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.091 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_905/CO[3]
                         net (fo=1, routed)           0.000    23.091    core_inst/tx_fifo_axis_tdata_reg[63]_i_905_n_0
    SLICE_X165Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.140 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_904/CO[3]
                         net (fo=1, routed)           0.000    23.140    core_inst/tx_fifo_axis_tdata_reg[63]_i_904_n_0
    SLICE_X165Y395       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    23.215 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_940/CO[1]
                         net (fo=35, routed)          0.466    23.681    core_inst/tx_fifo_axis_tdata_reg[63]_i_940_n_2
    SLICE_X164Y390       LUT3 (Prop_lut3_I0_O)        0.118    23.799 r  core_inst/tx_fifo_axis_tdata[63]_i_943/O
                         net (fo=1, routed)           0.000    23.799    core_inst/tx_fifo_axis_tdata[63]_i_943_n_0
    SLICE_X164Y390       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    24.045 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_892/CO[3]
                         net (fo=1, routed)           0.000    24.045    core_inst/tx_fifo_axis_tdata_reg[63]_i_892_n_0
    SLICE_X164Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.095 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_887/CO[3]
                         net (fo=1, routed)           0.000    24.095    core_inst/tx_fifo_axis_tdata_reg[63]_i_887_n_0
    SLICE_X164Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.145 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_882/CO[3]
                         net (fo=1, routed)           0.000    24.145    core_inst/tx_fifo_axis_tdata_reg[63]_i_882_n_0
    SLICE_X164Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.195 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_877/CO[3]
                         net (fo=1, routed)           0.000    24.195    core_inst/tx_fifo_axis_tdata_reg[63]_i_877_n_0
    SLICE_X164Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.245 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_872/CO[3]
                         net (fo=1, routed)           0.000    24.245    core_inst/tx_fifo_axis_tdata_reg[63]_i_872_n_0
    SLICE_X164Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.295 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_867/CO[3]
                         net (fo=1, routed)           0.000    24.295    core_inst/tx_fifo_axis_tdata_reg[63]_i_867_n_0
    SLICE_X164Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.345 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_862/CO[3]
                         net (fo=1, routed)           0.000    24.345    core_inst/tx_fifo_axis_tdata_reg[63]_i_862_n_0
    SLICE_X164Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.395 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_861/CO[3]
                         net (fo=1, routed)           0.000    24.395    core_inst/tx_fifo_axis_tdata_reg[63]_i_861_n_0
    SLICE_X164Y398       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    24.469 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_897/CO[1]
                         net (fo=35, routed)          0.483    24.952    core_inst/tx_fifo_axis_tdata_reg[63]_i_897_n_2
    SLICE_X163Y390       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    25.308 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_850/CO[3]
                         net (fo=1, routed)           0.000    25.308    core_inst/tx_fifo_axis_tdata_reg[63]_i_850_n_0
    SLICE_X163Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.357 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_845/CO[3]
                         net (fo=1, routed)           0.000    25.357    core_inst/tx_fifo_axis_tdata_reg[63]_i_845_n_0
    SLICE_X163Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.406 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_840/CO[3]
                         net (fo=1, routed)           0.000    25.406    core_inst/tx_fifo_axis_tdata_reg[63]_i_840_n_0
    SLICE_X163Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.455 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_835/CO[3]
                         net (fo=1, routed)           0.000    25.455    core_inst/tx_fifo_axis_tdata_reg[63]_i_835_n_0
    SLICE_X163Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.504 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_830/CO[3]
                         net (fo=1, routed)           0.000    25.504    core_inst/tx_fifo_axis_tdata_reg[63]_i_830_n_0
    SLICE_X163Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.553 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_825/CO[3]
                         net (fo=1, routed)           0.000    25.553    core_inst/tx_fifo_axis_tdata_reg[63]_i_825_n_0
    SLICE_X163Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.602 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_820/CO[3]
                         net (fo=1, routed)           0.000    25.602    core_inst/tx_fifo_axis_tdata_reg[63]_i_820_n_0
    SLICE_X163Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.651 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_819/CO[3]
                         net (fo=1, routed)           0.000    25.651    core_inst/tx_fifo_axis_tdata_reg[63]_i_819_n_0
    SLICE_X163Y398       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    25.726 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_855/CO[1]
                         net (fo=35, routed)          0.474    26.200    core_inst/tx_fifo_axis_tdata_reg[63]_i_855_n_2
    SLICE_X161Y392       LUT3 (Prop_lut3_I0_O)        0.118    26.318 r  core_inst/tx_fifo_axis_tdata[63]_i_858/O
                         net (fo=1, routed)           0.000    26.318    core_inst/tx_fifo_axis_tdata[63]_i_858_n_0
    SLICE_X161Y392       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    26.575 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_808/CO[3]
                         net (fo=1, routed)           0.000    26.575    core_inst/tx_fifo_axis_tdata_reg[63]_i_808_n_0
    SLICE_X161Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.624 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_803/CO[3]
                         net (fo=1, routed)           0.000    26.624    core_inst/tx_fifo_axis_tdata_reg[63]_i_803_n_0
    SLICE_X161Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.673 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_798/CO[3]
                         net (fo=1, routed)           0.000    26.673    core_inst/tx_fifo_axis_tdata_reg[63]_i_798_n_0
    SLICE_X161Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.722 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_793/CO[3]
                         net (fo=1, routed)           0.000    26.722    core_inst/tx_fifo_axis_tdata_reg[63]_i_793_n_0
    SLICE_X161Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.771 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_788/CO[3]
                         net (fo=1, routed)           0.000    26.771    core_inst/tx_fifo_axis_tdata_reg[63]_i_788_n_0
    SLICE_X161Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.820 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_783/CO[3]
                         net (fo=1, routed)           0.000    26.820    core_inst/tx_fifo_axis_tdata_reg[63]_i_783_n_0
    SLICE_X161Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.869 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_778/CO[3]
                         net (fo=1, routed)           0.000    26.869    core_inst/tx_fifo_axis_tdata_reg[63]_i_778_n_0
    SLICE_X161Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.918 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_777/CO[3]
                         net (fo=1, routed)           0.001    26.918    core_inst/tx_fifo_axis_tdata_reg[63]_i_777_n_0
    SLICE_X161Y400       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    26.993 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_813/CO[1]
                         net (fo=35, routed)          0.502    27.495    core_inst/tx_fifo_axis_tdata_reg[63]_i_813_n_2
    SLICE_X162Y394       LUT3 (Prop_lut3_I0_O)        0.118    27.613 r  core_inst/tx_fifo_axis_tdata[63]_i_816/O
                         net (fo=1, routed)           0.000    27.613    core_inst/tx_fifo_axis_tdata[63]_i_816_n_0
    SLICE_X162Y394       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    27.859 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_766/CO[3]
                         net (fo=1, routed)           0.000    27.859    core_inst/tx_fifo_axis_tdata_reg[63]_i_766_n_0
    SLICE_X162Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    27.909 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_761/CO[3]
                         net (fo=1, routed)           0.000    27.909    core_inst/tx_fifo_axis_tdata_reg[63]_i_761_n_0
    SLICE_X162Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    27.959 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_756/CO[3]
                         net (fo=1, routed)           0.000    27.959    core_inst/tx_fifo_axis_tdata_reg[63]_i_756_n_0
    SLICE_X162Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.009 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_751/CO[3]
                         net (fo=1, routed)           0.000    28.009    core_inst/tx_fifo_axis_tdata_reg[63]_i_751_n_0
    SLICE_X162Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.059 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_746/CO[3]
                         net (fo=1, routed)           0.000    28.059    core_inst/tx_fifo_axis_tdata_reg[63]_i_746_n_0
    SLICE_X162Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.109 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_741/CO[3]
                         net (fo=1, routed)           0.001    28.110    core_inst/tx_fifo_axis_tdata_reg[63]_i_741_n_0
    SLICE_X162Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.160 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_736/CO[3]
                         net (fo=1, routed)           0.000    28.160    core_inst/tx_fifo_axis_tdata_reg[63]_i_736_n_0
    SLICE_X162Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.210 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_735/CO[3]
                         net (fo=1, routed)           0.000    28.210    core_inst/tx_fifo_axis_tdata_reg[63]_i_735_n_0
    SLICE_X162Y402       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    28.284 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_771/CO[1]
                         net (fo=35, routed)          0.376    28.660    core_inst/tx_fifo_axis_tdata_reg[63]_i_771_n_2
    SLICE_X165Y397       LUT3 (Prop_lut3_I0_O)        0.120    28.780 r  core_inst/tx_fifo_axis_tdata[63]_i_774/O
                         net (fo=1, routed)           0.000    28.780    core_inst/tx_fifo_axis_tdata[63]_i_774_n_0
    SLICE_X165Y397       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    29.037 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_723/CO[3]
                         net (fo=1, routed)           0.000    29.037    core_inst/tx_fifo_axis_tdata_reg[63]_i_723_n_0
    SLICE_X165Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.086 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_718/CO[3]
                         net (fo=1, routed)           0.000    29.086    core_inst/tx_fifo_axis_tdata_reg[63]_i_718_n_0
    SLICE_X165Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.135 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_713/CO[3]
                         net (fo=1, routed)           0.001    29.136    core_inst/tx_fifo_axis_tdata_reg[63]_i_713_n_0
    SLICE_X165Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.185 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_708/CO[3]
                         net (fo=1, routed)           0.000    29.185    core_inst/tx_fifo_axis_tdata_reg[63]_i_708_n_0
    SLICE_X165Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.234 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_703/CO[3]
                         net (fo=1, routed)           0.000    29.234    core_inst/tx_fifo_axis_tdata_reg[63]_i_703_n_0
    SLICE_X165Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.283 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_698/CO[3]
                         net (fo=1, routed)           0.000    29.283    core_inst/tx_fifo_axis_tdata_reg[63]_i_698_n_0
    SLICE_X165Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.332 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_693/CO[3]
                         net (fo=1, routed)           0.000    29.332    core_inst/tx_fifo_axis_tdata_reg[63]_i_693_n_0
    SLICE_X165Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.381 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_692/CO[3]
                         net (fo=1, routed)           0.000    29.381    core_inst/tx_fifo_axis_tdata_reg[63]_i_692_n_0
    SLICE_X165Y405       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    29.456 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_728/CO[1]
                         net (fo=35, routed)          0.468    29.923    core_inst/tx_fifo_axis_tdata_reg[63]_i_728_n_2
    SLICE_X164Y400       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    30.287 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_681/CO[3]
                         net (fo=1, routed)           0.000    30.287    core_inst/tx_fifo_axis_tdata_reg[63]_i_681_n_0
    SLICE_X164Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.337 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_676/CO[3]
                         net (fo=1, routed)           0.000    30.337    core_inst/tx_fifo_axis_tdata_reg[63]_i_676_n_0
    SLICE_X164Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.387 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_671/CO[3]
                         net (fo=1, routed)           0.000    30.387    core_inst/tx_fifo_axis_tdata_reg[63]_i_671_n_0
    SLICE_X164Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.437 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_666/CO[3]
                         net (fo=1, routed)           0.000    30.437    core_inst/tx_fifo_axis_tdata_reg[63]_i_666_n_0
    SLICE_X164Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.487 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_661/CO[3]
                         net (fo=1, routed)           0.000    30.487    core_inst/tx_fifo_axis_tdata_reg[63]_i_661_n_0
    SLICE_X164Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.537 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_656/CO[3]
                         net (fo=1, routed)           0.000    30.537    core_inst/tx_fifo_axis_tdata_reg[63]_i_656_n_0
    SLICE_X164Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.587 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_651/CO[3]
                         net (fo=1, routed)           0.000    30.587    core_inst/tx_fifo_axis_tdata_reg[63]_i_651_n_0
    SLICE_X164Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.637 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_650/CO[3]
                         net (fo=1, routed)           0.000    30.637    core_inst/tx_fifo_axis_tdata_reg[63]_i_650_n_0
    SLICE_X164Y408       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    30.711 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_686/CO[1]
                         net (fo=35, routed)          0.474    31.185    core_inst/tx_fifo_axis_tdata_reg[63]_i_686_n_2
    SLICE_X163Y402       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    31.541 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_639/CO[3]
                         net (fo=1, routed)           0.000    31.541    core_inst/tx_fifo_axis_tdata_reg[63]_i_639_n_0
    SLICE_X163Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.590 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_634/CO[3]
                         net (fo=1, routed)           0.000    31.590    core_inst/tx_fifo_axis_tdata_reg[63]_i_634_n_0
    SLICE_X163Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.639 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_629/CO[3]
                         net (fo=1, routed)           0.000    31.639    core_inst/tx_fifo_axis_tdata_reg[63]_i_629_n_0
    SLICE_X163Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.688 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_624/CO[3]
                         net (fo=1, routed)           0.000    31.688    core_inst/tx_fifo_axis_tdata_reg[63]_i_624_n_0
    SLICE_X163Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.737 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_619/CO[3]
                         net (fo=1, routed)           0.000    31.737    core_inst/tx_fifo_axis_tdata_reg[63]_i_619_n_0
    SLICE_X163Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.786 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_614/CO[3]
                         net (fo=1, routed)           0.000    31.786    core_inst/tx_fifo_axis_tdata_reg[63]_i_614_n_0
    SLICE_X163Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.835 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_609/CO[3]
                         net (fo=1, routed)           0.000    31.835    core_inst/tx_fifo_axis_tdata_reg[63]_i_609_n_0
    SLICE_X163Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.884 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_608/CO[3]
                         net (fo=1, routed)           0.000    31.884    core_inst/tx_fifo_axis_tdata_reg[63]_i_608_n_0
    SLICE_X163Y410       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    31.959 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_644/CO[1]
                         net (fo=35, routed)          0.510    32.469    core_inst/tx_fifo_axis_tdata_reg[63]_i_644_n_2
    SLICE_X162Y403       LUT3 (Prop_lut3_I0_O)        0.118    32.587 r  core_inst/tx_fifo_axis_tdata[63]_i_647/O
                         net (fo=1, routed)           0.000    32.587    core_inst/tx_fifo_axis_tdata[63]_i_647_n_0
    SLICE_X162Y403       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    32.833 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_597/CO[3]
                         net (fo=1, routed)           0.000    32.833    core_inst/tx_fifo_axis_tdata_reg[63]_i_597_n_0
    SLICE_X162Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.883 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_592/CO[3]
                         net (fo=1, routed)           0.000    32.883    core_inst/tx_fifo_axis_tdata_reg[63]_i_592_n_0
    SLICE_X162Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.933 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_587/CO[3]
                         net (fo=1, routed)           0.000    32.933    core_inst/tx_fifo_axis_tdata_reg[63]_i_587_n_0
    SLICE_X162Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.983 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_582/CO[3]
                         net (fo=1, routed)           0.000    32.983    core_inst/tx_fifo_axis_tdata_reg[63]_i_582_n_0
    SLICE_X162Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.033 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_577/CO[3]
                         net (fo=1, routed)           0.000    33.033    core_inst/tx_fifo_axis_tdata_reg[63]_i_577_n_0
    SLICE_X162Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.083 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_572/CO[3]
                         net (fo=1, routed)           0.000    33.083    core_inst/tx_fifo_axis_tdata_reg[63]_i_572_n_0
    SLICE_X162Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.133 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_567/CO[3]
                         net (fo=1, routed)           0.000    33.133    core_inst/tx_fifo_axis_tdata_reg[63]_i_567_n_0
    SLICE_X162Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.183 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_566/CO[3]
                         net (fo=1, routed)           0.000    33.183    core_inst/tx_fifo_axis_tdata_reg[63]_i_566_n_0
    SLICE_X162Y411       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    33.257 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_602/CO[1]
                         net (fo=35, routed)          0.514    33.771    core_inst/tx_fifo_axis_tdata_reg[63]_i_602_n_2
    SLICE_X160Y407       LUT3 (Prop_lut3_I0_O)        0.120    33.891 r  core_inst/tx_fifo_axis_tdata[63]_i_601/O
                         net (fo=1, routed)           0.000    33.891    core_inst/tx_fifo_axis_tdata[63]_i_601_n_0
    SLICE_X160Y407       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    34.129 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_549/CO[3]
                         net (fo=1, routed)           0.000    34.129    core_inst/tx_fifo_axis_tdata_reg[63]_i_549_n_0
    SLICE_X160Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.179 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_544/CO[3]
                         net (fo=1, routed)           0.000    34.179    core_inst/tx_fifo_axis_tdata_reg[63]_i_544_n_0
    SLICE_X160Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.229 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_539/CO[3]
                         net (fo=1, routed)           0.000    34.229    core_inst/tx_fifo_axis_tdata_reg[63]_i_539_n_0
    SLICE_X160Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.279 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_534/CO[3]
                         net (fo=1, routed)           0.000    34.279    core_inst/tx_fifo_axis_tdata_reg[63]_i_534_n_0
    SLICE_X160Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.329 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_529/CO[3]
                         net (fo=1, routed)           0.000    34.329    core_inst/tx_fifo_axis_tdata_reg[63]_i_529_n_0
    SLICE_X160Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.379 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_524/CO[3]
                         net (fo=1, routed)           0.000    34.379    core_inst/tx_fifo_axis_tdata_reg[63]_i_524_n_0
    SLICE_X160Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.429 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_523/CO[3]
                         net (fo=1, routed)           0.000    34.429    core_inst/tx_fifo_axis_tdata_reg[63]_i_523_n_0
    SLICE_X160Y414       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    34.503 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_559/CO[1]
                         net (fo=35, routed)          0.463    34.966    core_inst/tx_fifo_axis_tdata_reg[63]_i_559_n_2
    SLICE_X161Y409       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    35.322 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_512/CO[3]
                         net (fo=1, routed)           0.000    35.322    core_inst/tx_fifo_axis_tdata_reg[63]_i_512_n_0
    SLICE_X161Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.371 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_507/CO[3]
                         net (fo=1, routed)           0.000    35.371    core_inst/tx_fifo_axis_tdata_reg[63]_i_507_n_0
    SLICE_X161Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.420 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_502/CO[3]
                         net (fo=1, routed)           0.000    35.420    core_inst/tx_fifo_axis_tdata_reg[63]_i_502_n_0
    SLICE_X161Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.469 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_497/CO[3]
                         net (fo=1, routed)           0.000    35.469    core_inst/tx_fifo_axis_tdata_reg[63]_i_497_n_0
    SLICE_X161Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.518 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_492/CO[3]
                         net (fo=1, routed)           0.000    35.518    core_inst/tx_fifo_axis_tdata_reg[63]_i_492_n_0
    SLICE_X161Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.567 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_487/CO[3]
                         net (fo=1, routed)           0.000    35.567    core_inst/tx_fifo_axis_tdata_reg[63]_i_487_n_0
    SLICE_X161Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.616 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_482/CO[3]
                         net (fo=1, routed)           0.000    35.616    core_inst/tx_fifo_axis_tdata_reg[63]_i_482_n_0
    SLICE_X161Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.665 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_481/CO[3]
                         net (fo=1, routed)           0.000    35.665    core_inst/tx_fifo_axis_tdata_reg[63]_i_481_n_0
    SLICE_X161Y417       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    35.740 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_517/CO[1]
                         net (fo=35, routed)          0.591    36.331    core_inst/tx_fifo_axis_tdata_reg[63]_i_517_n_2
    SLICE_X162Y412       LUT3 (Prop_lut3_I0_O)        0.118    36.449 r  core_inst/tx_fifo_axis_tdata[63]_i_520/O
                         net (fo=1, routed)           0.000    36.449    core_inst/tx_fifo_axis_tdata[63]_i_520_n_0
    SLICE_X162Y412       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    36.695 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_470/CO[3]
                         net (fo=1, routed)           0.000    36.695    core_inst/tx_fifo_axis_tdata_reg[63]_i_470_n_0
    SLICE_X162Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.745 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_465/CO[3]
                         net (fo=1, routed)           0.000    36.745    core_inst/tx_fifo_axis_tdata_reg[63]_i_465_n_0
    SLICE_X162Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.795 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_460/CO[3]
                         net (fo=1, routed)           0.000    36.795    core_inst/tx_fifo_axis_tdata_reg[63]_i_460_n_0
    SLICE_X162Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.845 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_455/CO[3]
                         net (fo=1, routed)           0.000    36.845    core_inst/tx_fifo_axis_tdata_reg[63]_i_455_n_0
    SLICE_X162Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.895 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_450/CO[3]
                         net (fo=1, routed)           0.000    36.895    core_inst/tx_fifo_axis_tdata_reg[63]_i_450_n_0
    SLICE_X162Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.945 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_445/CO[3]
                         net (fo=1, routed)           0.000    36.945    core_inst/tx_fifo_axis_tdata_reg[63]_i_445_n_0
    SLICE_X162Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.995 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_440/CO[3]
                         net (fo=1, routed)           0.000    36.995    core_inst/tx_fifo_axis_tdata_reg[63]_i_440_n_0
    SLICE_X162Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    37.045 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_439/CO[3]
                         net (fo=1, routed)           0.000    37.045    core_inst/tx_fifo_axis_tdata_reg[63]_i_439_n_0
    SLICE_X162Y420       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    37.119 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_475/CO[1]
                         net (fo=35, routed)          0.542    37.661    core_inst/tx_fifo_axis_tdata_reg[63]_i_475_n_2
    SLICE_X163Y411       LUT3 (Prop_lut3_I0_O)        0.120    37.781 r  core_inst/tx_fifo_axis_tdata[63]_i_478/O
                         net (fo=1, routed)           0.000    37.781    core_inst/tx_fifo_axis_tdata[63]_i_478_n_0
    SLICE_X163Y411       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    38.038 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_428/CO[3]
                         net (fo=1, routed)           0.000    38.038    core_inst/tx_fifo_axis_tdata_reg[63]_i_428_n_0
    SLICE_X163Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.087 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_423/CO[3]
                         net (fo=1, routed)           0.000    38.087    core_inst/tx_fifo_axis_tdata_reg[63]_i_423_n_0
    SLICE_X163Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.136 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_418/CO[3]
                         net (fo=1, routed)           0.000    38.136    core_inst/tx_fifo_axis_tdata_reg[63]_i_418_n_0
    SLICE_X163Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.185 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_413/CO[3]
                         net (fo=1, routed)           0.000    38.185    core_inst/tx_fifo_axis_tdata_reg[63]_i_413_n_0
    SLICE_X163Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.234 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_408/CO[3]
                         net (fo=1, routed)           0.000    38.234    core_inst/tx_fifo_axis_tdata_reg[63]_i_408_n_0
    SLICE_X163Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.283 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_403/CO[3]
                         net (fo=1, routed)           0.000    38.283    core_inst/tx_fifo_axis_tdata_reg[63]_i_403_n_0
    SLICE_X163Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.332 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_398/CO[3]
                         net (fo=1, routed)           0.000    38.332    core_inst/tx_fifo_axis_tdata_reg[63]_i_398_n_0
    SLICE_X163Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    38.381 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_397/CO[3]
                         net (fo=1, routed)           0.000    38.381    core_inst/tx_fifo_axis_tdata_reg[63]_i_397_n_0
    SLICE_X163Y419       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    38.456 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_433/CO[1]
                         net (fo=35, routed)          0.471    38.928    core_inst/tx_fifo_axis_tdata_reg[63]_i_433_n_2
    SLICE_X165Y412       LUT3 (Prop_lut3_I0_O)        0.118    39.046 r  core_inst/tx_fifo_axis_tdata[63]_i_436/O
                         net (fo=1, routed)           0.000    39.046    core_inst/tx_fifo_axis_tdata[63]_i_436_n_0
    SLICE_X165Y412       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    39.303 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_385/CO[3]
                         net (fo=1, routed)           0.000    39.303    core_inst/tx_fifo_axis_tdata_reg[63]_i_385_n_0
    SLICE_X165Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.352 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_380/CO[3]
                         net (fo=1, routed)           0.000    39.352    core_inst/tx_fifo_axis_tdata_reg[63]_i_380_n_0
    SLICE_X165Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.401 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_375/CO[3]
                         net (fo=1, routed)           0.000    39.401    core_inst/tx_fifo_axis_tdata_reg[63]_i_375_n_0
    SLICE_X165Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.450 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_370/CO[3]
                         net (fo=1, routed)           0.000    39.450    core_inst/tx_fifo_axis_tdata_reg[63]_i_370_n_0
    SLICE_X165Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.499 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_365/CO[3]
                         net (fo=1, routed)           0.000    39.499    core_inst/tx_fifo_axis_tdata_reg[63]_i_365_n_0
    SLICE_X165Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.548 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_360/CO[3]
                         net (fo=1, routed)           0.000    39.548    core_inst/tx_fifo_axis_tdata_reg[63]_i_360_n_0
    SLICE_X165Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.597 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_355/CO[3]
                         net (fo=1, routed)           0.000    39.597    core_inst/tx_fifo_axis_tdata_reg[63]_i_355_n_0
    SLICE_X165Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.646 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_354/CO[3]
                         net (fo=1, routed)           0.000    39.646    core_inst/tx_fifo_axis_tdata_reg[63]_i_354_n_0
    SLICE_X165Y420       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    39.721 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_390/CO[1]
                         net (fo=35, routed)          0.486    40.207    core_inst/tx_fifo_axis_tdata_reg[63]_i_390_n_2
    SLICE_X166Y416       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    40.571 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_346/CO[3]
                         net (fo=1, routed)           0.000    40.571    core_inst/tx_fifo_axis_tdata_reg[63]_i_346_n_0
    SLICE_X166Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.621 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_338/CO[3]
                         net (fo=1, routed)           0.000    40.621    core_inst/tx_fifo_axis_tdata_reg[63]_i_338_n_0
    SLICE_X166Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.671 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_333/CO[3]
                         net (fo=1, routed)           0.000    40.671    core_inst/tx_fifo_axis_tdata_reg[63]_i_333_n_0
    SLICE_X166Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.721 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_328/CO[3]
                         net (fo=1, routed)           0.000    40.721    core_inst/tx_fifo_axis_tdata_reg[63]_i_328_n_0
    SLICE_X166Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.771 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_323/CO[3]
                         net (fo=1, routed)           0.000    40.771    core_inst/tx_fifo_axis_tdata_reg[63]_i_323_n_0
    SLICE_X166Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.821 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_318/CO[3]
                         net (fo=1, routed)           0.000    40.821    core_inst/tx_fifo_axis_tdata_reg[63]_i_318_n_0
    SLICE_X166Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.871 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_313/CO[3]
                         net (fo=1, routed)           0.000    40.871    core_inst/tx_fifo_axis_tdata_reg[63]_i_313_n_0
    SLICE_X166Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.921 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_312/CO[3]
                         net (fo=1, routed)           0.000    40.921    core_inst/tx_fifo_axis_tdata_reg[63]_i_312_n_0
    SLICE_X166Y424       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    40.995 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_343/CO[1]
                         net (fo=35, routed)          0.478    41.474    core_inst/tx_fifo_axis_tdata_reg[63]_i_343_n_2
    SLICE_X165Y421       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    41.830 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_304/CO[3]
                         net (fo=1, routed)           0.000    41.830    core_inst/tx_fifo_axis_tdata_reg[63]_i_304_n_0
    SLICE_X165Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.879 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_299/CO[3]
                         net (fo=1, routed)           0.000    41.879    core_inst/tx_fifo_axis_tdata_reg[63]_i_299_n_0
    SLICE_X165Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.928 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_287/CO[3]
                         net (fo=1, routed)           0.000    41.928    core_inst/tx_fifo_axis_tdata_reg[63]_i_287_n_0
    SLICE_X165Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.977 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_282/CO[3]
                         net (fo=1, routed)           0.007    41.983    core_inst/tx_fifo_axis_tdata_reg[63]_i_282_n_0
    SLICE_X165Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.032 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_277/CO[3]
                         net (fo=1, routed)           0.000    42.032    core_inst/tx_fifo_axis_tdata_reg[63]_i_277_n_0
    SLICE_X165Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.081 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_272/CO[3]
                         net (fo=1, routed)           0.000    42.081    core_inst/tx_fifo_axis_tdata_reg[63]_i_272_n_0
    SLICE_X165Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.130 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_267/CO[3]
                         net (fo=1, routed)           0.000    42.130    core_inst/tx_fifo_axis_tdata_reg[63]_i_267_n_0
    SLICE_X165Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.179 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_266/CO[3]
                         net (fo=1, routed)           0.000    42.179    core_inst/tx_fifo_axis_tdata_reg[63]_i_266_n_0
    SLICE_X165Y429       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    42.254 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_292/CO[1]
                         net (fo=35, routed)          0.494    42.749    core_inst/tx_fifo_axis_tdata_reg[63]_i_292_n_2
    SLICE_X164Y424       LUT3 (Prop_lut3_I0_O)        0.118    42.867 r  core_inst/tx_fifo_axis_tdata[63]_i_311/O
                         net (fo=1, routed)           0.000    42.867    core_inst/tx_fifo_axis_tdata[63]_i_311_n_0
    SLICE_X164Y424       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    43.113 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_257/CO[3]
                         net (fo=1, routed)           0.007    43.119    core_inst/tx_fifo_axis_tdata_reg[63]_i_257_n_0
    SLICE_X164Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.169 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_252/CO[3]
                         net (fo=1, routed)           0.000    43.169    core_inst/tx_fifo_axis_tdata_reg[63]_i_252_n_0
    SLICE_X164Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.219 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_247/CO[3]
                         net (fo=1, routed)           0.000    43.219    core_inst/tx_fifo_axis_tdata_reg[63]_i_247_n_0
    SLICE_X164Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.269 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_227/CO[3]
                         net (fo=1, routed)           0.000    43.269    core_inst/tx_fifo_axis_tdata_reg[63]_i_227_n_0
    SLICE_X164Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.319 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_222/CO[3]
                         net (fo=1, routed)           0.000    43.319    core_inst/tx_fifo_axis_tdata_reg[63]_i_222_n_0
    SLICE_X164Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.369 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_217/CO[3]
                         net (fo=1, routed)           0.000    43.369    core_inst/tx_fifo_axis_tdata_reg[63]_i_217_n_0
    SLICE_X164Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.419 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_212/CO[3]
                         net (fo=1, routed)           0.000    43.419    core_inst/tx_fifo_axis_tdata_reg[63]_i_212_n_0
    SLICE_X164Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.469 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_211/CO[3]
                         net (fo=1, routed)           0.000    43.469    core_inst/tx_fifo_axis_tdata_reg[63]_i_211_n_0
    SLICE_X164Y432       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    43.543 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_232/CO[1]
                         net (fo=35, routed)          0.549    44.092    core_inst/tx_fifo_axis_tdata_reg[63]_i_232_n_2
    SLICE_X162Y425       LUT3 (Prop_lut3_I0_O)        0.120    44.212 r  core_inst/tx_fifo_axis_tdata[63]_i_264/O
                         net (fo=1, routed)           0.000    44.212    core_inst/tx_fifo_axis_tdata[63]_i_264_n_0
    SLICE_X162Y425       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    44.458 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_192/CO[3]
                         net (fo=1, routed)           0.000    44.458    core_inst/tx_fifo_axis_tdata_reg[63]_i_192_n_0
    SLICE_X162Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.508 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_187/CO[3]
                         net (fo=1, routed)           0.000    44.508    core_inst/tx_fifo_axis_tdata_reg[63]_i_187_n_0
    SLICE_X162Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.558 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_182/CO[3]
                         net (fo=1, routed)           0.000    44.558    core_inst/tx_fifo_axis_tdata_reg[63]_i_182_n_0
    SLICE_X162Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.608 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_181/CO[3]
                         net (fo=1, routed)           0.000    44.608    core_inst/tx_fifo_axis_tdata_reg[63]_i_181_n_0
    SLICE_X162Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.658 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_150/CO[3]
                         net (fo=1, routed)           0.000    44.658    core_inst/tx_fifo_axis_tdata_reg[63]_i_150_n_0
    SLICE_X162Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.708 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_145/CO[3]
                         net (fo=1, routed)           0.000    44.708    core_inst/tx_fifo_axis_tdata_reg[63]_i_145_n_0
    SLICE_X162Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.758 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_140/CO[3]
                         net (fo=1, routed)           0.000    44.758    core_inst/tx_fifo_axis_tdata_reg[63]_i_140_n_0
    SLICE_X162Y432       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.808 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_139/CO[3]
                         net (fo=1, routed)           0.000    44.808    core_inst/tx_fifo_axis_tdata_reg[63]_i_139_n_0
    SLICE_X162Y433       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    44.882 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_155/CO[1]
                         net (fo=35, routed)          0.502    45.384    core_inst/tx_fifo_axis_tdata_reg[63]_i_155_n_2
    SLICE_X161Y427       LUT3 (Prop_lut3_I0_O)        0.120    45.504 r  core_inst/tx_fifo_axis_tdata[63]_i_246/O
                         net (fo=1, routed)           0.000    45.504    core_inst/tx_fifo_axis_tdata[63]_i_246_n_0
    SLICE_X161Y427       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    45.761 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_171/CO[3]
                         net (fo=1, routed)           0.000    45.761    core_inst/tx_fifo_axis_tdata_reg[63]_i_171_n_0
    SLICE_X161Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.810 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_112/CO[3]
                         net (fo=1, routed)           0.000    45.810    core_inst/tx_fifo_axis_tdata_reg[63]_i_112_n_0
    SLICE_X161Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.859 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_107/CO[3]
                         net (fo=1, routed)           0.000    45.859    core_inst/tx_fifo_axis_tdata_reg[63]_i_107_n_0
    SLICE_X161Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.908 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_106/CO[3]
                         net (fo=1, routed)           0.000    45.908    core_inst/tx_fifo_axis_tdata_reg[63]_i_106_n_0
    SLICE_X161Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.957 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_120/CO[3]
                         net (fo=1, routed)           0.000    45.957    core_inst/tx_fifo_axis_tdata_reg[63]_i_120_n_0
    SLICE_X161Y432       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.006 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_72/CO[3]
                         net (fo=1, routed)           0.000    46.006    core_inst/tx_fifo_axis_tdata_reg[63]_i_72_n_0
    SLICE_X161Y433       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.055 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_67/CO[3]
                         net (fo=1, routed)           0.000    46.055    core_inst/tx_fifo_axis_tdata_reg[63]_i_67_n_0
    SLICE_X161Y434       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.104 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_66/CO[3]
                         net (fo=1, routed)           0.000    46.104    core_inst/tx_fifo_axis_tdata_reg[63]_i_66_n_0
    SLICE_X161Y435       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    46.179 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_77/CO[1]
                         net (fo=35, routed)          0.514    46.693    core_inst/tx_fifo_axis_tdata_reg[63]_i_77_n_2
    SLICE_X160Y430       LUT3 (Prop_lut3_I0_O)        0.118    46.811 r  core_inst/tx_fifo_axis_tdata[63]_i_175/O
                         net (fo=1, routed)           0.000    46.811    core_inst/tx_fifo_axis_tdata[63]_i_175_n_0
    SLICE_X160Y430       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    47.057 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_101/CO[3]
                         net (fo=1, routed)           0.000    47.057    core_inst/tx_fifo_axis_tdata_reg[63]_i_101_n_0
    SLICE_X160Y431       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    47.159 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_103/O[0]
                         net (fo=4, routed)           0.364    47.523    core_inst/tx_fifo_axis_tdata_reg[63]_i_103_n_7
    SLICE_X159Y433       LUT4 (Prop_lut4_I3_O)        0.119    47.642 r  core_inst/tx_fifo_axis_tdata[63]_i_205/O
                         net (fo=1, routed)           0.342    47.984    core_inst/tx_fifo_axis_tdata[63]_i_205_n_0
    SLICE_X159Y433       LUT6 (Prop_lut6_I3_O)        0.043    48.027 r  core_inst/tx_fifo_axis_tdata[63]_i_132/O
                         net (fo=2, routed)           0.415    48.442    core_inst/tx_fifo_axis_tdata[63]_i_132_n_0
    SLICE_X159Y434       LUT6 (Prop_lut6_I1_O)        0.043    48.485 r  core_inst/tx_fifo_axis_tdata[63]_i_63/O
                         net (fo=7, routed)           0.094    48.579    core_inst/tx_fifo_axis_tdata[63]_i_63_n_0
    SLICE_X159Y434       LUT5 (Prop_lut5_I0_O)        0.043    48.622 r  core_inst/tx_fifo_axis_tdata[63]_i_59/O
                         net (fo=2, routed)           0.406    49.028    core_inst/tx_fifo_axis_tdata[63]_i_59_n_0
    SLICE_X158Y437       LUT6 (Prop_lut6_I1_O)        0.043    49.071 r  core_inst/tx_fifo_axis_tdata[63]_i_30/O
                         net (fo=1, routed)           0.315    49.386    core_inst/tx_fifo_axis_tdata[63]_i_30_n_0
    SLICE_X159Y437       LUT6 (Prop_lut6_I1_O)        0.043    49.429 f  core_inst/tx_fifo_axis_tdata[63]_i_15_comp_1/O
                         net (fo=2, routed)           0.466    49.895    core_inst/tx_fifo_axis_tdata[63]_i_15_n_0
    SLICE_X162Y437       LUT6 (Prop_lut6_I4_O)        0.043    49.938 f  core_inst/tx_fifo_axis_tdata[63]_i_8_comp/O
                         net (fo=1, routed)           0.169    50.107    core_inst/tx_fifo_axis_tdata[63]_i_8_n_0
    SLICE_X165Y437       LUT6 (Prop_lut6_I4_O)        0.043    50.150 r  core_inst/tx_fifo_axis_tdata[63]_i_3/O
                         net (fo=39, routed)          0.345    50.496    core_inst/tx_fifo_axis_tdata[63]_i_3_n_0
    SLICE_X164Y435       LUT6 (Prop_lut6_I4_O)        0.043    50.539 r  core_inst/tx_fifo_axis_tdata[40]_i_1/O
                         net (fo=1, routed)           0.000    50.539    core_inst/tx_fifo_axis_tdata[40]_i_1_n_0
    SLICE_X164Y435       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     9.836 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.366    11.202    core_inst/coreclk_out
    SLICE_X164Y435       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[40]/C
                         clock pessimism              1.194    12.396    
                         clock uncertainty           -0.035    12.360    
    SLICE_X164Y435       FDRE (Setup_fdre_C_D)        0.066    12.426    core_inst/tx_fifo_axis_tdata_reg[40]
  -------------------------------------------------------------------
                         required time                         12.426    
                         arrival time                         -50.539    
  -------------------------------------------------------------------
                         slack                                -38.112    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/m_axis_pipe_reg_reg[3][60]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_axis_rx_inst/m_eth_src_mac_reg_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk_p rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.118ns (55.551%)  route 0.094ns (44.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.249ns
    Source Clock Delay      (SCD):    2.672ns
    Clock Pessimism Removal (CPR):    0.457ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        0.899     2.672    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X158Y450       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/m_axis_pipe_reg_reg[3][60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y450       FDRE (Prop_fdre_C_Q)         0.118     2.790 r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/m_axis_pipe_reg_reg[3][60]/Q
                         net (fo=2, routed)           0.094     2.884    core_inst/eth_axis_rx_inst/s_axis_tready_reg_reg_0[60]
    SLICE_X161Y449       FDRE                                         r  core_inst/eth_axis_rx_inst/m_eth_src_mac_reg_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.087     3.249    core_inst/eth_axis_rx_inst/coreclk_out
    SLICE_X161Y449       FDRE                                         r  core_inst/eth_axis_rx_inst/m_eth_src_mac_reg_reg[36]/C
                         clock pessimism             -0.457     2.792    
    SLICE_X161Y449       FDRE (Hold_fdre_C_D)         0.040     2.832    core_inst/eth_axis_rx_inst/m_eth_src_mac_reg_reg[36]
  -------------------------------------------------------------------
                         required time                         -2.832    
                         arrival time                           2.884    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk_p rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.091ns (42.410%)  route 0.124ns (57.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.454ns
    Source Clock Delay      (SCD):    2.778ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.005     2.778    <hidden>
    SLICE_X207Y487       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y487       FDRE (Prop_fdre_C_Q)         0.091     2.869 r  <hidden>
                         net (fo=91, routed)          0.124     2.992    <hidden>
    SLICE_X206Y486       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.292     3.454    <hidden>
    SLICE_X206Y486       RAMD32                                       r  <hidden>
                         clock pessimism             -0.664     2.790    
    SLICE_X206Y486       RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.149     2.939    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.939    
                         arrival time                           2.992    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk_p rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.091ns (42.410%)  route 0.124ns (57.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.454ns
    Source Clock Delay      (SCD):    2.778ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.005     2.778    <hidden>
    SLICE_X207Y487       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y487       FDRE (Prop_fdre_C_Q)         0.091     2.869 r  <hidden>
                         net (fo=91, routed)          0.124     2.992    <hidden>
    SLICE_X206Y486       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.292     3.454    <hidden>
    SLICE_X206Y486       RAMD32                                       r  <hidden>
                         clock pessimism             -0.664     2.790    
    SLICE_X206Y486       RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.149     2.939    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.939    
                         arrival time                           2.992    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk_p rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.091ns (42.410%)  route 0.124ns (57.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.454ns
    Source Clock Delay      (SCD):    2.778ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.005     2.778    <hidden>
    SLICE_X207Y487       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y487       FDRE (Prop_fdre_C_Q)         0.091     2.869 r  <hidden>
                         net (fo=91, routed)          0.124     2.992    <hidden>
    SLICE_X206Y486       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.292     3.454    <hidden>
    SLICE_X206Y486       RAMD32                                       r  <hidden>
                         clock pessimism             -0.664     2.790    
    SLICE_X206Y486       RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.149     2.939    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.939    
                         arrival time                           2.992    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk_p rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.091ns (42.410%)  route 0.124ns (57.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.454ns
    Source Clock Delay      (SCD):    2.778ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.005     2.778    <hidden>
    SLICE_X207Y487       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y487       FDRE (Prop_fdre_C_Q)         0.091     2.869 r  <hidden>
                         net (fo=91, routed)          0.124     2.992    <hidden>
    SLICE_X206Y486       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.292     3.454    <hidden>
    SLICE_X206Y486       RAMD32                                       r  <hidden>
                         clock pessimism             -0.664     2.790    
    SLICE_X206Y486       RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.149     2.939    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.939    
                         arrival time                           2.992    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk_p rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.091ns (42.410%)  route 0.124ns (57.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.454ns
    Source Clock Delay      (SCD):    2.778ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.005     2.778    <hidden>
    SLICE_X207Y487       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y487       FDRE (Prop_fdre_C_Q)         0.091     2.869 r  <hidden>
                         net (fo=91, routed)          0.124     2.992    <hidden>
    SLICE_X206Y486       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.292     3.454    <hidden>
    SLICE_X206Y486       RAMD32                                       r  <hidden>
                         clock pessimism             -0.664     2.790    
    SLICE_X206Y486       RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.149     2.939    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.939    
                         arrival time                           2.992    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk_p rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.091ns (42.410%)  route 0.124ns (57.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.454ns
    Source Clock Delay      (SCD):    2.778ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.005     2.778    <hidden>
    SLICE_X207Y487       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y487       FDRE (Prop_fdre_C_Q)         0.091     2.869 r  <hidden>
                         net (fo=91, routed)          0.124     2.992    <hidden>
    SLICE_X206Y486       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.292     3.454    <hidden>
    SLICE_X206Y486       RAMD32                                       r  <hidden>
                         clock pessimism             -0.664     2.790    
    SLICE_X206Y486       RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.149     2.939    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.939    
                         arrival time                           2.992    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMS32 clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk_p rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.091ns (42.410%)  route 0.124ns (57.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.454ns
    Source Clock Delay      (SCD):    2.778ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.005     2.778    <hidden>
    SLICE_X207Y487       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y487       FDRE (Prop_fdre_C_Q)         0.091     2.869 r  <hidden>
                         net (fo=91, routed)          0.124     2.992    <hidden>
    SLICE_X206Y486       RAMS32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.292     3.454    <hidden>
    SLICE_X206Y486       RAMS32                                       r  <hidden>
                         clock pessimism             -0.664     2.790    
    SLICE_X206Y486       RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.149     2.939    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.939    
                         arrival time                           2.992    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMS32 clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk_p rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.091ns (42.410%)  route 0.124ns (57.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.454ns
    Source Clock Delay      (SCD):    2.778ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.005     2.778    <hidden>
    SLICE_X207Y487       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y487       FDRE (Prop_fdre_C_Q)         0.091     2.869 r  <hidden>
                         net (fo=91, routed)          0.124     2.992    <hidden>
    SLICE_X206Y486       RAMS32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.292     3.454    <hidden>
    SLICE_X206Y486       RAMS32                                       r  <hidden>
                         clock pessimism             -0.664     2.790    
    SLICE_X206Y486       RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.149     2.939    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.939    
                         arrival time                           2.992    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk_p rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.091ns (41.561%)  route 0.128ns (58.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.442ns
    Source Clock Delay      (SCD):    2.767ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        0.994     2.767    <hidden>
    SLICE_X197Y480       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y480       FDRE (Prop_fdre_C_Q)         0.091     2.858 r  <hidden>
                         net (fo=91, routed)          0.128     2.986    <hidden>
    SLICE_X196Y479       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.280     3.442    <hidden>
    SLICE_X196Y479       RAMD32                                       r  <hidden>
                         clock pessimism             -0.664     2.778    
    SLICE_X196Y479       RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.149     2.927    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.927    
                         arrival time                           2.986    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sfp_mgt_refclk_p
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { sfp_mgt_refclk_p }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         6.400       4.507      RAMB36_X10Y91   core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         6.400       4.507      RAMB36_X9Y92    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         6.400       4.507      RAMB36_X10Y94   core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         6.400       4.507      RAMB36_X10Y95   core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         6.400       4.507      RAMB36_X10Y92   core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         6.400       4.507      RAMB36_X10Y93   core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_13/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         6.400       4.507      RAMB36_X10Y96   core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         6.400       4.507      RAMB36_X9Y89    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         6.400       4.507      RAMB36_X10Y90   core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_16/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         6.400       4.507      RAMB36_X9Y93    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_17/CLKARDCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X172Y439  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X172Y439  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X172Y439  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X172Y439  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X172Y439  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X172Y439  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X172Y439  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X172Y439  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X172Y438  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_128_255_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X172Y438  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_128_255_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X172Y439  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X172Y439  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X172Y439  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X172Y439  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X172Y439  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X172Y439  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X172Y439  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X172Y439  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X172Y438  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_128_255_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X172Y438  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_128_255_0_0/DP.HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sfp_mgt_refclk_p
  To Clock:  clk_125mhz_mmcm_out

Setup :          112  Failing Endpoints,  Worst Slack       -8.992ns,  Total Violation     -716.532ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.992ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        9.113ns  (logic 1.022ns (11.215%)  route 8.091ns (88.785%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.123ns = ( 13.123 - 8.000 ) 
    Source Clock Delay      (SCD):    6.395ns = ( 12.795 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.925    12.795    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X180Y468       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y468       FDSE (Prop_fdse_C_Q)         0.232    13.027 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[5]/Q
                         net (fo=3, routed)           1.422    14.449    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[5]
    SLICE_X180Y468       LUT4 (Prop_lut4_I0_O)        0.119    14.568 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_2/O
                         net (fo=1, routed)           0.979    15.546    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_2_n_0
    SLICE_X181Y468       LUT5 (Prop_lut5_I4_O)        0.043    15.589 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1/O
                         net (fo=30, routed)          2.721    18.310    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0
    SLICE_X184Y475       LUT3 (Prop_lut3_I0_O)        0.043    18.353 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_10/O
                         net (fo=1, routed)           0.000    18.353    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_10_n_0
    SLICE_X184Y475       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    18.591 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.591    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[0]_i_2_n_0
    SLICE_X184Y476       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.641 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.641    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[4]_i_1_n_0
    SLICE_X184Y477       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.691 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.691    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[8]_i_1_n_0
    SLICE_X184Y478       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.741 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.741    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[12]_i_1_n_0
    SLICE_X184Y479       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.791 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.791    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[16]_i_1_n_0
    SLICE_X184Y480       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147    18.938 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           2.969    21.907    core_inst_n_50
    SLICE_X164Y452       FDCE                                         r  tx_timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.453    13.123    clk_125mhz_int
    SLICE_X164Y452       FDCE                                         r  tx_timer_reg[23]/C
                         clock pessimism              0.000    13.123    
                         clock uncertainty           -0.154    12.969    
    SLICE_X164Y452       FDCE (Setup_fdce_C_D)       -0.054    12.915    tx_timer_reg[23]
  -------------------------------------------------------------------
                         required time                         12.915    
                         arrival time                         -21.907    
  -------------------------------------------------------------------
                         slack                                 -8.992    

Slack (VIOLATED) :        -8.969ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        9.074ns  (logic 1.027ns (11.317%)  route 8.047ns (88.683%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.123ns = ( 13.123 - 8.000 ) 
    Source Clock Delay      (SCD):    6.395ns = ( 12.795 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.925    12.795    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X180Y468       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y468       FDSE (Prop_fdse_C_Q)         0.232    13.027 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[5]/Q
                         net (fo=3, routed)           1.422    14.449    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[5]
    SLICE_X180Y468       LUT4 (Prop_lut4_I0_O)        0.119    14.568 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_2/O
                         net (fo=1, routed)           0.979    15.546    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_2_n_0
    SLICE_X181Y468       LUT5 (Prop_lut5_I4_O)        0.043    15.589 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1/O
                         net (fo=30, routed)          2.721    18.310    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0
    SLICE_X184Y475       LUT3 (Prop_lut3_I0_O)        0.043    18.353 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_10/O
                         net (fo=1, routed)           0.000    18.353    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_10_n_0
    SLICE_X184Y475       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    18.591 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.591    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[0]_i_2_n_0
    SLICE_X184Y476       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.641 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.641    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[4]_i_1_n_0
    SLICE_X184Y477       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.691 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.691    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[8]_i_1_n_0
    SLICE_X184Y478       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.741 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.741    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[12]_i_1_n_0
    SLICE_X184Y479       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.791 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.791    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[16]_i_1_n_0
    SLICE_X184Y480       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    18.943 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[20]_i_1/O[1]
                         net (fo=1, routed)           2.926    21.869    core_inst_n_52
    SLICE_X164Y452       FDCE                                         r  tx_timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.453    13.123    clk_125mhz_int
    SLICE_X164Y452       FDCE                                         r  tx_timer_reg[21]/C
                         clock pessimism              0.000    13.123    
                         clock uncertainty           -0.154    12.969    
    SLICE_X164Y452       FDCE (Setup_fdce_C_D)       -0.069    12.900    tx_timer_reg[21]
  -------------------------------------------------------------------
                         required time                         12.900    
                         arrival time                         -21.869    
  -------------------------------------------------------------------
                         slack                                 -8.969    

Slack (VIOLATED) :        -8.939ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        9.054ns  (logic 0.983ns (10.858%)  route 8.071ns (89.142%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.123ns = ( 13.123 - 8.000 ) 
    Source Clock Delay      (SCD):    6.395ns = ( 12.795 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.925    12.795    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X180Y468       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y468       FDSE (Prop_fdse_C_Q)         0.232    13.027 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[5]/Q
                         net (fo=3, routed)           1.422    14.449    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[5]
    SLICE_X180Y468       LUT4 (Prop_lut4_I0_O)        0.119    14.568 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_2/O
                         net (fo=1, routed)           0.979    15.546    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_2_n_0
    SLICE_X181Y468       LUT5 (Prop_lut5_I4_O)        0.043    15.589 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1/O
                         net (fo=30, routed)          2.721    18.310    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0
    SLICE_X184Y475       LUT3 (Prop_lut3_I0_O)        0.043    18.353 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_10/O
                         net (fo=1, routed)           0.000    18.353    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_10_n_0
    SLICE_X184Y475       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    18.591 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.591    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[0]_i_2_n_0
    SLICE_X184Y476       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.641 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.641    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[4]_i_1_n_0
    SLICE_X184Y477       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.691 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.691    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[8]_i_1_n_0
    SLICE_X184Y478       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.741 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.741    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[12]_i_1_n_0
    SLICE_X184Y479       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.791 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.791    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[16]_i_1_n_0
    SLICE_X184Y480       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108    18.899 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[20]_i_1/O[2]
                         net (fo=1, routed)           2.949    21.848    core_inst_n_51
    SLICE_X164Y452       FDCE                                         r  tx_timer_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.453    13.123    clk_125mhz_int
    SLICE_X164Y452       FDCE                                         r  tx_timer_reg[22]/C
                         clock pessimism              0.000    13.123    
                         clock uncertainty           -0.154    12.969    
    SLICE_X164Y452       FDCE (Setup_fdce_C_D)       -0.060    12.909    tx_timer_reg[22]
  -------------------------------------------------------------------
                         required time                         12.909    
                         arrival time                         -21.848    
  -------------------------------------------------------------------
                         slack                                 -8.939    

Slack (VIOLATED) :        -8.866ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        8.866ns  (logic 1.000ns (11.279%)  route 7.866ns (88.721%))
  Logic Levels:           10  (CARRY4=7 LUT3=2 LUT6=1)
  Clock Path Skew:        -1.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 12.976 - 8.000 ) 
    Source Clock Delay      (SCD):    6.345ns = ( 12.745 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.875    12.745    <hidden>
    SLICE_X171Y477       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y477       FDRE (Prop_fdre_C_Q)         0.216    12.961 r  <hidden>
                         net (fo=21, routed)          1.318    14.278    sfp_1_rxc_int[7]
    SLICE_X170Y476       LUT3 (Prop_lut3_I1_O)        0.043    14.321 f  rx_active_prev_i_2_comp/O
                         net (fo=1, routed)           0.986    15.308    rx_active_prev_i_2_n_0
    SLICE_X170Y477       LUT6 (Prop_lut6_I4_O)        0.043    15.351 f  rx_active_prev_i_1_comp/O
                         net (fo=30, routed)          2.571    17.921    rx_active_now
    SLICE_X170Y482       LUT3 (Prop_lut3_I0_O)        0.043    17.964 r  rx_timer[0]_i_9/O
                         net (fo=1, routed)           0.000    17.964    rx_timer[0]_i_9_n_0
    SLICE_X170Y482       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    18.221 r  rx_timer_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.221    rx_timer_reg[0]_i_2_n_0
    SLICE_X170Y483       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.270 r  rx_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.270    rx_timer_reg[4]_i_1_n_0
    SLICE_X170Y484       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.319 r  rx_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.319    rx_timer_reg[8]_i_1_n_0
    SLICE_X170Y485       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.368 r  rx_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.368    rx_timer_reg[12]_i_1_n_0
    SLICE_X170Y486       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.417 r  rx_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.417    rx_timer_reg[16]_i_1_n_0
    SLICE_X170Y487       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.466 r  rx_timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.466    rx_timer_reg[20]_i_1_n_0
    SLICE_X170Y488       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153    18.619 r  rx_timer_reg[24]_i_1/O[1]
                         net (fo=1, routed)           2.992    21.611    rx_timer_reg[24]_i_1_n_6
    SLICE_X134Y444       FDCE                                         r  rx_timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.306    12.976    clk_125mhz_int
    SLICE_X134Y444       FDCE                                         r  rx_timer_reg[25]/C
                         clock pessimism              0.000    12.976    
                         clock uncertainty           -0.154    12.822    
    SLICE_X134Y444       FDCE (Setup_fdce_C_D)       -0.077    12.745    rx_timer_reg[25]
  -------------------------------------------------------------------
                         required time                         12.745    
                         arrival time                         -21.611    
  -------------------------------------------------------------------
                         slack                                 -8.866    

Slack (VIOLATED) :        -8.835ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        8.943ns  (logic 0.977ns (10.925%)  route 7.966ns (89.075%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.123ns = ( 13.123 - 8.000 ) 
    Source Clock Delay      (SCD):    6.395ns = ( 12.795 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.925    12.795    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X180Y468       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y468       FDSE (Prop_fdse_C_Q)         0.232    13.027 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[5]/Q
                         net (fo=3, routed)           1.422    14.449    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[5]
    SLICE_X180Y468       LUT4 (Prop_lut4_I0_O)        0.119    14.568 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_2/O
                         net (fo=1, routed)           0.979    15.546    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_2_n_0
    SLICE_X181Y468       LUT5 (Prop_lut5_I4_O)        0.043    15.589 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1/O
                         net (fo=30, routed)          2.721    18.310    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0
    SLICE_X184Y475       LUT3 (Prop_lut3_I0_O)        0.043    18.353 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_10/O
                         net (fo=1, routed)           0.000    18.353    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_10_n_0
    SLICE_X184Y475       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    18.591 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.591    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[0]_i_2_n_0
    SLICE_X184Y476       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.641 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.641    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[4]_i_1_n_0
    SLICE_X184Y477       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.691 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.691    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[8]_i_1_n_0
    SLICE_X184Y478       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.741 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.741    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[12]_i_1_n_0
    SLICE_X184Y479       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.791 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.791    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[16]_i_1_n_0
    SLICE_X184Y480       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    18.893 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[20]_i_1/O[0]
                         net (fo=1, routed)           2.844    21.738    core_inst_n_53
    SLICE_X164Y452       FDCE                                         r  tx_timer_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.453    13.123    clk_125mhz_int
    SLICE_X164Y452       FDCE                                         r  tx_timer_reg[20]/C
                         clock pessimism              0.000    13.123    
                         clock uncertainty           -0.154    12.969    
    SLICE_X164Y452       FDCE (Setup_fdce_C_D)       -0.067    12.902    tx_timer_reg[20]
  -------------------------------------------------------------------
                         required time                         12.902    
                         arrival time                         -21.738    
  -------------------------------------------------------------------
                         slack                                 -8.835    

Slack (VIOLATED) :        -8.810ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        8.899ns  (logic 0.943ns (10.597%)  route 7.956ns (89.403%))
  Logic Levels:           9  (CARRY4=6 LUT3=2 LUT6=1)
  Clock Path Skew:        -1.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.063ns = ( 13.063 - 8.000 ) 
    Source Clock Delay      (SCD):    6.345ns = ( 12.745 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.875    12.745    <hidden>
    SLICE_X171Y477       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y477       FDRE (Prop_fdre_C_Q)         0.216    12.961 r  <hidden>
                         net (fo=21, routed)          1.318    14.278    sfp_1_rxc_int[7]
    SLICE_X170Y476       LUT3 (Prop_lut3_I1_O)        0.043    14.321 f  rx_active_prev_i_2_comp/O
                         net (fo=1, routed)           0.986    15.308    rx_active_prev_i_2_n_0
    SLICE_X170Y477       LUT6 (Prop_lut6_I4_O)        0.043    15.351 f  rx_active_prev_i_1_comp/O
                         net (fo=30, routed)          2.571    17.921    rx_active_now
    SLICE_X170Y482       LUT3 (Prop_lut3_I0_O)        0.043    17.964 r  rx_timer[0]_i_9/O
                         net (fo=1, routed)           0.000    17.964    rx_timer[0]_i_9_n_0
    SLICE_X170Y482       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    18.221 r  rx_timer_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.221    rx_timer_reg[0]_i_2_n_0
    SLICE_X170Y483       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.270 r  rx_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.270    rx_timer_reg[4]_i_1_n_0
    SLICE_X170Y484       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.319 r  rx_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.319    rx_timer_reg[8]_i_1_n_0
    SLICE_X170Y485       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.368 r  rx_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.368    rx_timer_reg[12]_i_1_n_0
    SLICE_X170Y486       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.417 r  rx_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.417    rx_timer_reg[16]_i_1_n_0
    SLICE_X170Y487       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145    18.562 r  rx_timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           3.081    21.643    rx_timer_reg[20]_i_1_n_4
    SLICE_X144Y453       FDCE                                         r  rx_timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.393    13.063    clk_125mhz_int
    SLICE_X144Y453       FDCE                                         r  rx_timer_reg[23]/C
                         clock pessimism              0.000    13.063    
                         clock uncertainty           -0.154    12.909    
    SLICE_X144Y453       FDCE (Setup_fdce_C_D)       -0.076    12.833    rx_timer_reg[23]
  -------------------------------------------------------------------
                         required time                         12.833    
                         arrival time                         -21.643    
  -------------------------------------------------------------------
                         slack                                 -8.810    

Slack (VIOLATED) :        -8.664ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        8.764ns  (logic 0.951ns (10.851%)  route 7.813ns (89.149%))
  Logic Levels:           10  (CARRY4=7 LUT3=2 LUT6=1)
  Clock Path Skew:        -1.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.067ns = ( 13.067 - 8.000 ) 
    Source Clock Delay      (SCD):    6.345ns = ( 12.745 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.875    12.745    <hidden>
    SLICE_X171Y477       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y477       FDRE (Prop_fdre_C_Q)         0.216    12.961 r  <hidden>
                         net (fo=21, routed)          1.318    14.278    sfp_1_rxc_int[7]
    SLICE_X170Y476       LUT3 (Prop_lut3_I1_O)        0.043    14.321 f  rx_active_prev_i_2_comp/O
                         net (fo=1, routed)           0.986    15.308    rx_active_prev_i_2_n_0
    SLICE_X170Y477       LUT6 (Prop_lut6_I4_O)        0.043    15.351 f  rx_active_prev_i_1_comp/O
                         net (fo=30, routed)          2.571    17.921    rx_active_now
    SLICE_X170Y482       LUT3 (Prop_lut3_I0_O)        0.043    17.964 r  rx_timer[0]_i_9/O
                         net (fo=1, routed)           0.000    17.964    rx_timer[0]_i_9_n_0
    SLICE_X170Y482       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    18.221 r  rx_timer_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.221    rx_timer_reg[0]_i_2_n_0
    SLICE_X170Y483       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.270 r  rx_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.270    rx_timer_reg[4]_i_1_n_0
    SLICE_X170Y484       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.319 r  rx_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.319    rx_timer_reg[8]_i_1_n_0
    SLICE_X170Y485       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.368 r  rx_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.368    rx_timer_reg[12]_i_1_n_0
    SLICE_X170Y486       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.417 r  rx_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.417    rx_timer_reg[16]_i_1_n_0
    SLICE_X170Y487       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.466 r  rx_timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.466    rx_timer_reg[20]_i_1_n_0
    SLICE_X170Y488       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    18.570 r  rx_timer_reg[24]_i_1/O[0]
                         net (fo=1, routed)           2.938    21.509    rx_timer_reg[24]_i_1_n_7
    SLICE_X146Y450       FDCE                                         r  rx_timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.397    13.067    clk_125mhz_int
    SLICE_X146Y450       FDCE                                         r  rx_timer_reg[24]/C
                         clock pessimism              0.000    13.067    
                         clock uncertainty           -0.154    12.913    
    SLICE_X146Y450       FDCE (Setup_fdce_C_D)       -0.068    12.845    rx_timer_reg[24]
  -------------------------------------------------------------------
                         required time                         12.845    
                         arrival time                         -21.509    
  -------------------------------------------------------------------
                         slack                                 -8.664    

Slack (VIOLATED) :        -8.652ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        8.768ns  (logic 0.954ns (10.881%)  route 7.814ns (89.119%))
  Logic Levels:           10  (CARRY4=7 LUT3=2 LUT6=1)
  Clock Path Skew:        -1.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.067ns = ( 13.067 - 8.000 ) 
    Source Clock Delay      (SCD):    6.345ns = ( 12.745 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.875    12.745    <hidden>
    SLICE_X171Y477       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y477       FDRE (Prop_fdre_C_Q)         0.216    12.961 r  <hidden>
                         net (fo=21, routed)          1.318    14.278    sfp_1_rxc_int[7]
    SLICE_X170Y476       LUT3 (Prop_lut3_I1_O)        0.043    14.321 f  rx_active_prev_i_2_comp/O
                         net (fo=1, routed)           0.986    15.308    rx_active_prev_i_2_n_0
    SLICE_X170Y477       LUT6 (Prop_lut6_I4_O)        0.043    15.351 f  rx_active_prev_i_1_comp/O
                         net (fo=30, routed)          2.571    17.921    rx_active_now
    SLICE_X170Y482       LUT3 (Prop_lut3_I0_O)        0.043    17.964 r  rx_timer[0]_i_9/O
                         net (fo=1, routed)           0.000    17.964    rx_timer[0]_i_9_n_0
    SLICE_X170Y482       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    18.221 r  rx_timer_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.221    rx_timer_reg[0]_i_2_n_0
    SLICE_X170Y483       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.270 r  rx_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.270    rx_timer_reg[4]_i_1_n_0
    SLICE_X170Y484       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.319 r  rx_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.319    rx_timer_reg[8]_i_1_n_0
    SLICE_X170Y485       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.368 r  rx_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.368    rx_timer_reg[12]_i_1_n_0
    SLICE_X170Y486       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.417 r  rx_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.417    rx_timer_reg[16]_i_1_n_0
    SLICE_X170Y487       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.466 r  rx_timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.466    rx_timer_reg[20]_i_1_n_0
    SLICE_X170Y488       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107    18.573 r  rx_timer_reg[24]_i_1/O[2]
                         net (fo=1, routed)           2.940    21.513    rx_timer_reg[24]_i_1_n_5
    SLICE_X146Y450       FDCE                                         r  rx_timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.397    13.067    clk_125mhz_int
    SLICE_X146Y450       FDCE                                         r  rx_timer_reg[26]/C
                         clock pessimism              0.000    13.067    
                         clock uncertainty           -0.154    12.913    
    SLICE_X146Y450       FDCE (Setup_fdce_C_D)       -0.052    12.861    rx_timer_reg[26]
  -------------------------------------------------------------------
                         required time                         12.861    
                         arrival time                         -21.513    
  -------------------------------------------------------------------
                         slack                                 -8.652    

Slack (VIOLATED) :        -8.651ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        8.767ns  (logic 0.807ns (9.205%)  route 7.960ns (90.795%))
  Logic Levels:           7  (CARRY4=4 LUT3=2 LUT6=1)
  Clock Path Skew:        -1.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.067ns = ( 13.067 - 8.000 ) 
    Source Clock Delay      (SCD):    6.345ns = ( 12.745 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.875    12.745    <hidden>
    SLICE_X171Y477       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y477       FDRE (Prop_fdre_C_Q)         0.216    12.961 r  <hidden>
                         net (fo=21, routed)          1.318    14.278    sfp_1_rxc_int[7]
    SLICE_X170Y476       LUT3 (Prop_lut3_I1_O)        0.043    14.321 f  rx_active_prev_i_2_comp/O
                         net (fo=1, routed)           0.986    15.308    rx_active_prev_i_2_n_0
    SLICE_X170Y477       LUT6 (Prop_lut6_I4_O)        0.043    15.351 f  rx_active_prev_i_1_comp/O
                         net (fo=30, routed)          2.571    17.921    rx_active_now
    SLICE_X170Y482       LUT3 (Prop_lut3_I0_O)        0.043    17.964 r  rx_timer[0]_i_9/O
                         net (fo=1, routed)           0.000    17.964    rx_timer[0]_i_9_n_0
    SLICE_X170Y482       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    18.221 r  rx_timer_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.221    rx_timer_reg[0]_i_2_n_0
    SLICE_X170Y483       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.270 r  rx_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.270    rx_timer_reg[4]_i_1_n_0
    SLICE_X170Y484       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.319 r  rx_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.319    rx_timer_reg[8]_i_1_n_0
    SLICE_X170Y485       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107    18.426 r  rx_timer_reg[12]_i_1/O[2]
                         net (fo=1, routed)           3.086    21.512    rx_timer_reg[12]_i_1_n_5
    SLICE_X146Y450       FDCE                                         r  rx_timer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.397    13.067    clk_125mhz_int
    SLICE_X146Y450       FDCE                                         r  rx_timer_reg[14]/C
                         clock pessimism              0.000    13.067    
                         clock uncertainty           -0.154    12.913    
    SLICE_X146Y450       FDCE (Setup_fdce_C_D)       -0.052    12.861    rx_timer_reg[14]
  -------------------------------------------------------------------
                         required time                         12.861    
                         arrival time                         -21.512    
  -------------------------------------------------------------------
                         slack                                 -8.651    

Slack (VIOLATED) :        -8.651ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        8.644ns  (logic 0.755ns (8.735%)  route 7.889ns (91.265%))
  Logic Levels:           6  (CARRY4=3 LUT3=2 LUT6=1)
  Clock Path Skew:        -1.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.981ns = ( 12.981 - 8.000 ) 
    Source Clock Delay      (SCD):    6.345ns = ( 12.745 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.875    12.745    <hidden>
    SLICE_X171Y477       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y477       FDRE (Prop_fdre_C_Q)         0.216    12.961 r  <hidden>
                         net (fo=21, routed)          1.318    14.278    sfp_1_rxc_int[7]
    SLICE_X170Y476       LUT3 (Prop_lut3_I1_O)        0.043    14.321 f  rx_active_prev_i_2_comp/O
                         net (fo=1, routed)           0.986    15.308    rx_active_prev_i_2_n_0
    SLICE_X170Y477       LUT6 (Prop_lut6_I4_O)        0.043    15.351 f  rx_active_prev_i_1_comp/O
                         net (fo=30, routed)          2.571    17.921    rx_active_now
    SLICE_X170Y482       LUT3 (Prop_lut3_I0_O)        0.043    17.964 r  rx_timer[0]_i_9/O
                         net (fo=1, routed)           0.000    17.964    rx_timer[0]_i_9_n_0
    SLICE_X170Y482       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    18.221 r  rx_timer_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.221    rx_timer_reg[0]_i_2_n_0
    SLICE_X170Y483       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.270 r  rx_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.270    rx_timer_reg[4]_i_1_n_0
    SLICE_X170Y484       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    18.374 r  rx_timer_reg[8]_i_1/O[0]
                         net (fo=1, routed)           3.014    21.389    rx_timer_reg[8]_i_1_n_7
    SLICE_X145Y447       FDCE                                         r  rx_timer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.311    12.981    clk_125mhz_int
    SLICE_X145Y447       FDCE                                         r  rx_timer_reg[8]/C
                         clock pessimism              0.000    12.981    
                         clock uncertainty           -0.154    12.827    
    SLICE_X145Y447       FDCE (Setup_fdce_C_D)       -0.089    12.738    rx_timer_reg[8]
  -------------------------------------------------------------------
                         required time                         12.738    
                         arrival time                         -21.389    
  -------------------------------------------------------------------
                         slack                                 -8.651    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.392ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.483ns  (logic 0.221ns (8.899%)  route 2.262ns (91.101%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.582ns
    Source Clock Delay      (SCD):    2.737ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        0.964     2.737    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X180Y468       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y468       FDSE (Prop_fdse_C_Q)         0.118     2.855 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[1]/Q
                         net (fo=3, routed)           0.832     3.687    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[1]
    SLICE_X181Y468       LUT5 (Prop_lut5_I3_O)        0.028     3.715 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1/O
                         net (fo=30, routed)          1.431     5.145    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0
    SLICE_X184Y479       LUT3 (Prop_lut3_I0_O)        0.028     5.173 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[16]_i_4/O
                         net (fo=1, routed)           0.000     5.173    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[16]_i_4_n_0
    SLICE_X184Y479       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     5.220 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.220    core_inst_n_48
    SLICE_X184Y479       FDCE                                         r  tx_timer_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.250     3.582    clk_125mhz_int
    SLICE_X184Y479       FDCE                                         r  tx_timer_reg[17]/C
                         clock pessimism              0.000     3.582    
                         clock uncertainty            0.154     3.736    
    SLICE_X184Y479       FDCE (Hold_fdce_C_D)         0.092     3.828    tx_timer_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.828    
                         arrival time                           5.220    
  -------------------------------------------------------------------
                         slack                                  1.392    

Slack (MET) :             1.393ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.484ns  (logic 0.221ns (8.896%)  route 2.263ns (91.104%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.582ns
    Source Clock Delay      (SCD):    2.737ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        0.964     2.737    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X180Y468       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y468       FDSE (Prop_fdse_C_Q)         0.118     2.855 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[1]/Q
                         net (fo=3, routed)           0.832     3.687    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[1]
    SLICE_X181Y468       LUT5 (Prop_lut5_I3_O)        0.028     3.715 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1/O
                         net (fo=30, routed)          1.432     5.146    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0
    SLICE_X184Y479       LUT3 (Prop_lut3_I0_O)        0.028     5.174 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[16]_i_3/O
                         net (fo=1, routed)           0.000     5.174    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[16]_i_3_n_0
    SLICE_X184Y479       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.047     5.221 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.221    core_inst_n_47
    SLICE_X184Y479       FDCE                                         r  tx_timer_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.250     3.582    clk_125mhz_int
    SLICE_X184Y479       FDCE                                         r  tx_timer_reg[18]/C
                         clock pessimism              0.000     3.582    
                         clock uncertainty            0.154     3.736    
    SLICE_X184Y479       FDCE (Hold_fdce_C_D)         0.092     3.828    tx_timer_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.828    
                         arrival time                           5.221    
  -------------------------------------------------------------------
                         slack                                  1.393    

Slack (MET) :             1.394ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 0.306ns (12.373%)  route 2.167ns (87.627%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.559ns
    Source Clock Delay      (SCD):    2.706ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        0.933     2.706    <hidden>
    SLICE_X170Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y478       FDRE (Prop_fdre_C_Q)         0.100     2.806 r  <hidden>
                         net (fo=22, routed)          0.774     3.580    sfp_1_rxc_int[2]
    SLICE_X170Y477       LUT6 (Prop_lut6_I2_O)        0.028     3.608 f  rx_active_prev_i_1_comp/O
                         net (fo=30, routed)          1.393     5.001    rx_active_now
    SLICE_X170Y484       LUT3 (Prop_lut3_I0_O)        0.028     5.029 r  rx_timer[8]_i_2/O
                         net (fo=1, routed)           0.000     5.029    rx_timer[8]_i_2_n_0
    SLICE_X170Y484       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084     5.113 r  rx_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.113    rx_timer_reg[8]_i_1_n_0
    SLICE_X170Y485       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     5.138 r  rx_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.138    rx_timer_reg[12]_i_1_n_0
    SLICE_X170Y486       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     5.179 r  rx_timer_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.179    rx_timer_reg[16]_i_1_n_7
    SLICE_X170Y486       FDCE                                         r  rx_timer_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.227     3.559    clk_125mhz_int
    SLICE_X170Y486       FDCE                                         r  rx_timer_reg[16]/C
                         clock pessimism              0.000     3.559    
                         clock uncertainty            0.154     3.713    
    SLICE_X170Y486       FDCE (Hold_fdce_C_D)         0.071     3.784    rx_timer_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.784    
                         arrival time                           5.179    
  -------------------------------------------------------------------
                         slack                                  1.394    

Slack (MET) :             1.396ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.482ns  (logic 0.220ns (8.863%)  route 2.262ns (91.137%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.577ns
    Source Clock Delay      (SCD):    2.737ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        0.964     2.737    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X180Y468       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y468       FDSE (Prop_fdse_C_Q)         0.118     2.855 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[1]/Q
                         net (fo=3, routed)           0.832     3.687    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[1]
    SLICE_X181Y468       LUT5 (Prop_lut5_I3_O)        0.028     3.715 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1/O
                         net (fo=30, routed)          1.430     5.145    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0
    SLICE_X184Y475       LUT3 (Prop_lut3_I0_O)        0.028     5.173 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_7/O
                         net (fo=1, routed)           0.000     5.173    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_7_n_0
    SLICE_X184Y475       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     5.219 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     5.219    core_inst_n_30
    SLICE_X184Y475       FDCE                                         r  tx_timer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.245     3.577    clk_125mhz_int
    SLICE_X184Y475       FDCE                                         r  tx_timer_reg[3]/C
                         clock pessimism              0.000     3.577    
                         clock uncertainty            0.154     3.731    
    SLICE_X184Y475       FDCE (Hold_fdce_C_D)         0.092     3.823    tx_timer_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.823    
                         arrival time                           5.219    
  -------------------------------------------------------------------
                         slack                                  1.396    

Slack (MET) :             1.397ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.475ns  (logic 0.205ns (8.282%)  route 2.270ns (91.718%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.559ns
    Source Clock Delay      (SCD):    2.706ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        0.933     2.706    <hidden>
    SLICE_X170Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y478       FDRE (Prop_fdre_C_Q)         0.100     2.806 r  <hidden>
                         net (fo=22, routed)          0.774     3.580    sfp_1_rxc_int[2]
    SLICE_X170Y477       LUT6 (Prop_lut6_I2_O)        0.028     3.608 f  rx_active_prev_i_1_comp/O
                         net (fo=30, routed)          1.496     5.104    rx_active_now
    SLICE_X170Y486       LUT3 (Prop_lut3_I0_O)        0.028     5.132 r  rx_timer[16]_i_4/O
                         net (fo=1, routed)           0.000     5.132    rx_timer[16]_i_4_n_0
    SLICE_X170Y486       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     5.181 r  rx_timer_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.181    rx_timer_reg[16]_i_1_n_6
    SLICE_X170Y486       FDCE                                         r  rx_timer_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.227     3.559    clk_125mhz_int
    SLICE_X170Y486       FDCE                                         r  rx_timer_reg[17]/C
                         clock pessimism              0.000     3.559    
                         clock uncertainty            0.154     3.713    
    SLICE_X170Y486       FDCE (Hold_fdce_C_D)         0.071     3.784    rx_timer_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.784    
                         arrival time                           5.181    
  -------------------------------------------------------------------
                         slack                                  1.397    

Slack (MET) :             1.398ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.484ns  (logic 0.221ns (8.896%)  route 2.263ns (91.104%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.577ns
    Source Clock Delay      (SCD):    2.737ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        0.964     2.737    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X180Y468       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y468       FDSE (Prop_fdse_C_Q)         0.118     2.855 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[1]/Q
                         net (fo=3, routed)           0.832     3.687    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[1]
    SLICE_X181Y468       LUT5 (Prop_lut5_I3_O)        0.028     3.715 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1/O
                         net (fo=30, routed)          1.431     5.146    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0
    SLICE_X184Y475       LUT3 (Prop_lut3_I0_O)        0.028     5.174 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_8/O
                         net (fo=1, routed)           0.000     5.174    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_8_n_0
    SLICE_X184Y475       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.047     5.221 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     5.221    core_inst_n_31
    SLICE_X184Y475       FDCE                                         r  tx_timer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.245     3.577    clk_125mhz_int
    SLICE_X184Y475       FDCE                                         r  tx_timer_reg[2]/C
                         clock pessimism              0.000     3.577    
                         clock uncertainty            0.154     3.731    
    SLICE_X184Y475       FDCE (Hold_fdce_C_D)         0.092     3.823    tx_timer_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.823    
                         arrival time                           5.221    
  -------------------------------------------------------------------
                         slack                                  1.398    

Slack (MET) :             1.401ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.491ns  (logic 0.321ns (12.885%)  route 2.170ns (87.115%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        0.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.581ns
    Source Clock Delay      (SCD):    2.737ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        0.964     2.737    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X180Y468       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y468       FDSE (Prop_fdse_C_Q)         0.118     2.855 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[1]/Q
                         net (fo=3, routed)           0.832     3.687    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[1]
    SLICE_X181Y468       LUT5 (Prop_lut5_I3_O)        0.028     3.715 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1/O
                         net (fo=30, routed)          1.338     5.053    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0
    SLICE_X184Y477       LUT3 (Prop_lut3_I0_O)        0.028     5.081 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[8]_i_5/O
                         net (fo=1, routed)           0.000     5.081    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[8]_i_5_n_0
    SLICE_X184Y477       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.106     5.187 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.187    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[8]_i_1_n_0
    SLICE_X184Y478       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     5.228 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.228    core_inst_n_45
    SLICE_X184Y478       FDCE                                         r  tx_timer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.249     3.581    clk_125mhz_int
    SLICE_X184Y478       FDCE                                         r  tx_timer_reg[12]/C
                         clock pessimism              0.000     3.581    
                         clock uncertainty            0.154     3.735    
    SLICE_X184Y478       FDCE (Hold_fdce_C_D)         0.092     3.827    tx_timer_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.827    
                         arrival time                           5.228    
  -------------------------------------------------------------------
                         slack                                  1.401    

Slack (MET) :             1.405ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.484ns  (logic 0.317ns (12.761%)  route 2.167ns (87.239%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.559ns
    Source Clock Delay      (SCD):    2.706ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        0.933     2.706    <hidden>
    SLICE_X170Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y478       FDRE (Prop_fdre_C_Q)         0.100     2.806 r  <hidden>
                         net (fo=22, routed)          0.774     3.580    sfp_1_rxc_int[2]
    SLICE_X170Y477       LUT6 (Prop_lut6_I2_O)        0.028     3.608 f  rx_active_prev_i_1_comp/O
                         net (fo=30, routed)          1.393     5.001    rx_active_now
    SLICE_X170Y484       LUT3 (Prop_lut3_I0_O)        0.028     5.029 r  rx_timer[8]_i_2/O
                         net (fo=1, routed)           0.000     5.029    rx_timer[8]_i_2_n_0
    SLICE_X170Y484       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084     5.113 r  rx_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.113    rx_timer_reg[8]_i_1_n_0
    SLICE_X170Y485       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     5.138 r  rx_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.138    rx_timer_reg[12]_i_1_n_0
    SLICE_X170Y486       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     5.190 r  rx_timer_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.190    rx_timer_reg[16]_i_1_n_5
    SLICE_X170Y486       FDCE                                         r  rx_timer_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.227     3.559    clk_125mhz_int
    SLICE_X170Y486       FDCE                                         r  rx_timer_reg[18]/C
                         clock pessimism              0.000     3.559    
                         clock uncertainty            0.154     3.713    
    SLICE_X170Y486       FDCE (Hold_fdce_C_D)         0.071     3.784    rx_timer_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.784    
                         arrival time                           5.190    
  -------------------------------------------------------------------
                         slack                                  1.405    

Slack (MET) :             1.407ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.484ns  (logic 0.205ns (8.253%)  route 2.279ns (91.747%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.557ns
    Source Clock Delay      (SCD):    2.706ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        0.933     2.706    <hidden>
    SLICE_X170Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y478       FDRE (Prop_fdre_C_Q)         0.100     2.806 r  <hidden>
                         net (fo=22, routed)          0.774     3.580    sfp_1_rxc_int[2]
    SLICE_X170Y477       LUT6 (Prop_lut6_I2_O)        0.028     3.608 f  rx_active_prev_i_1_comp/O
                         net (fo=30, routed)          1.505     5.113    rx_active_now
    SLICE_X170Y483       LUT3 (Prop_lut3_I0_O)        0.028     5.141 r  rx_timer[4]_i_4/O
                         net (fo=1, routed)           0.000     5.141    rx_timer[4]_i_4_n_0
    SLICE_X170Y483       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     5.190 r  rx_timer_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.190    rx_timer_reg[4]_i_1_n_6
    SLICE_X170Y483       FDCE                                         r  rx_timer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.225     3.557    clk_125mhz_int
    SLICE_X170Y483       FDCE                                         r  rx_timer_reg[5]/C
                         clock pessimism              0.000     3.557    
                         clock uncertainty            0.154     3.711    
    SLICE_X170Y483       FDCE (Hold_fdce_C_D)         0.071     3.782    rx_timer_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.782    
                         arrival time                           5.190    
  -------------------------------------------------------------------
                         slack                                  1.407    

Slack (MET) :             1.409ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.497ns  (logic 0.220ns (8.811%)  route 2.277ns (91.189%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.578ns
    Source Clock Delay      (SCD):    2.737ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        0.964     2.737    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X180Y468       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y468       FDSE (Prop_fdse_C_Q)         0.118     2.855 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[1]/Q
                         net (fo=3, routed)           0.832     3.687    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[1]
    SLICE_X181Y468       LUT5 (Prop_lut5_I3_O)        0.028     3.715 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1/O
                         net (fo=30, routed)          1.445     5.160    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0
    SLICE_X184Y476       LUT3 (Prop_lut3_I0_O)        0.028     5.188 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[4]_i_2/O
                         net (fo=1, routed)           0.000     5.188    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[4]_i_2_n_0
    SLICE_X184Y476       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     5.234 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.234    core_inst_n_34
    SLICE_X184Y476       FDCE                                         r  tx_timer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.246     3.578    clk_125mhz_int
    SLICE_X184Y476       FDCE                                         r  tx_timer_reg[7]/C
                         clock pessimism              0.000     3.578    
                         clock uncertainty            0.154     3.732    
    SLICE_X184Y476       FDCE (Hold_fdce_C_D)         0.092     3.824    tx_timer_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.824    
                         arrival time                           5.234    
  -------------------------------------------------------------------
                         slack                                  1.409    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.437ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.437ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.573ns  (logic 0.232ns (40.480%)  route 0.341ns (59.519%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y481                                    0.000     0.000 r  <hidden>
    SLICE_X188Y481       FDRE (Prop_fdre_C_Q)         0.232     0.232 r  <hidden>
                         net (fo=1, routed)           0.341     0.573    <hidden>
    SLICE_X189Y486       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X189Y486       FDRE (Setup_fdre_C_D)       -0.090     3.010    <hidden>
  -------------------------------------------------------------------
                         required time                          3.010    
                         arrival time                          -0.573    
  -------------------------------------------------------------------
                         slack                                  2.437    

Slack (MET) :             2.693ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.396ns  (logic 0.216ns (54.512%)  route 0.180ns (45.488%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y491                                    0.000     0.000 r  <hidden>
    SLICE_X193Y491       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=1, routed)           0.180     0.396    <hidden>
    SLICE_X194Y491       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X194Y491       FDRE (Setup_fdre_C_D)       -0.011     3.089    <hidden>
  -------------------------------------------------------------------
                         required time                          3.089    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  2.693    

Slack (MET) :             5.824ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.565ns  (logic 0.216ns (38.250%)  route 0.349ns (61.750%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y476                                    0.000     0.000 r  <hidden>
    SLICE_X183Y476       FDSE (Prop_fdse_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=1, routed)           0.349     0.565    <hidden>
    SLICE_X182Y476       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X182Y476       FDRE (Setup_fdre_C_D)       -0.011     6.389    <hidden>
  -------------------------------------------------------------------
                         required time                          6.389    
                         arrival time                          -0.565    
  -------------------------------------------------------------------
                         slack                                  5.824    

Slack (MET) :             5.835ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.555ns  (logic 0.216ns (38.910%)  route 0.339ns (61.090%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y476                                    0.000     0.000 r  <hidden>
    SLICE_X183Y476       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=1, routed)           0.339     0.555    <hidden>
    SLICE_X182Y476       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X182Y476       FDRE (Setup_fdre_C_D)       -0.010     6.390    <hidden>
  -------------------------------------------------------------------
                         required time                          6.390    
                         arrival time                          -0.555    
  -------------------------------------------------------------------
                         slack                                  5.835    

Slack (MET) :             5.854ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.544ns  (logic 0.216ns (39.708%)  route 0.328ns (60.292%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y480                                    0.000     0.000 r  <hidden>
    SLICE_X181Y480       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=1, routed)           0.328     0.544    <hidden>
    SLICE_X179Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X179Y481       FDRE (Setup_fdre_C_D)       -0.002     6.398    <hidden>
  -------------------------------------------------------------------
                         required time                          6.398    
                         arrival time                          -0.544    
  -------------------------------------------------------------------
                         slack                                  5.854    

Slack (MET) :             5.897ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.492ns  (logic 0.216ns (43.889%)  route 0.276ns (56.111%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y480                                    0.000     0.000 r  <hidden>
    SLICE_X183Y480       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=1, routed)           0.276     0.492    <hidden>
    SLICE_X183Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X183Y481       FDRE (Setup_fdre_C_D)       -0.011     6.389    <hidden>
  -------------------------------------------------------------------
                         required time                          6.389    
                         arrival time                          -0.492    
  -------------------------------------------------------------------
                         slack                                  5.897    

Slack (MET) :             5.898ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.491ns  (logic 0.216ns (43.979%)  route 0.275ns (56.021%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y477                                    0.000     0.000 r  <hidden>
    SLICE_X183Y477       FDSE (Prop_fdse_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=1, routed)           0.275     0.491    <hidden>
    SLICE_X183Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X183Y479       FDRE (Setup_fdre_C_D)       -0.011     6.389    <hidden>
  -------------------------------------------------------------------
                         required time                          6.389    
                         arrival time                          -0.491    
  -------------------------------------------------------------------
                         slack                                  5.898    

Slack (MET) :             5.913ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.476ns  (logic 0.216ns (45.385%)  route 0.260ns (54.615%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y480                                    0.000     0.000 r  <hidden>
    SLICE_X183Y480       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=1, routed)           0.260     0.476    <hidden>
    SLICE_X182Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X182Y481       FDRE (Setup_fdre_C_D)       -0.011     6.389    <hidden>
  -------------------------------------------------------------------
                         required time                          6.389    
                         arrival time                          -0.476    
  -------------------------------------------------------------------
                         slack                                  5.913    

Slack (MET) :             5.919ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.470ns  (logic 0.216ns (45.946%)  route 0.254ns (54.054%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y479                                    0.000     0.000 r  <hidden>
    SLICE_X177Y479       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=1, routed)           0.254     0.470    <hidden>
    SLICE_X177Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X177Y481       FDRE (Setup_fdre_C_D)       -0.011     6.389    <hidden>
  -------------------------------------------------------------------
                         required time                          6.389    
                         arrival time                          -0.470    
  -------------------------------------------------------------------
                         slack                                  5.919    

Slack (MET) :             5.941ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.404ns  (logic 0.232ns (57.388%)  route 0.172ns (42.612%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y477                                    0.000     0.000 r  <hidden>
    SLICE_X178Y477       FDRE (Prop_fdre_C_Q)         0.232     0.232 r  <hidden>
                         net (fo=1, routed)           0.172     0.404    <hidden>
    SLICE_X178Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X178Y478       FDRE (Setup_fdre_C_D)       -0.055     6.345    <hidden>
  -------------------------------------------------------------------
                         required time                          6.345    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                  5.941    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        5.679ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.679ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.635ns  (logic 0.198ns (31.161%)  route 0.437ns (68.839%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y475                                    0.000     0.000 r  <hidden>
    SLICE_X197Y475       FDSE (Prop_fdse_C_Q)         0.198     0.198 r  <hidden>
                         net (fo=2, routed)           0.437     0.635    <hidden>
    SLICE_X199Y474       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X199Y474       FDRE (Setup_fdre_C_D)       -0.086     6.314    <hidden>
  -------------------------------------------------------------------
                         required time                          6.314    
                         arrival time                          -0.635    
  -------------------------------------------------------------------
                         slack                                  5.679    

Slack (MET) :             5.725ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.585ns  (logic 0.232ns (39.687%)  route 0.353ns (60.313%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y488                                    0.000     0.000 r  <hidden>
    SLICE_X206Y488       FDSE (Prop_fdse_C_Q)         0.232     0.232 r  <hidden>
                         net (fo=2, routed)           0.353     0.585    <hidden>
    SLICE_X211Y490       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X211Y490       FDRE (Setup_fdre_C_D)       -0.090     6.310    <hidden>
  -------------------------------------------------------------------
                         required time                          6.310    
                         arrival time                          -0.585    
  -------------------------------------------------------------------
                         slack                                  5.725    

Slack (MET) :             5.782ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.607ns  (logic 0.216ns (35.563%)  route 0.391ns (64.437%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y433                                    0.000     0.000 r  <hidden>
    SLICE_X211Y433       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=2, routed)           0.391     0.607    <hidden>
    SLICE_X215Y435       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X215Y435       FDRE (Setup_fdre_C_D)       -0.011     6.389    <hidden>
  -------------------------------------------------------------------
                         required time                          6.389    
                         arrival time                          -0.607    
  -------------------------------------------------------------------
                         slack                                  5.782    

Slack (MET) :             5.796ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.593ns  (logic 0.216ns (36.434%)  route 0.377ns (63.566%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y444                                    0.000     0.000 r  <hidden>
    SLICE_X213Y444       FDSE (Prop_fdse_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=2, routed)           0.377     0.593    <hidden>
    SLICE_X214Y444       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X214Y444       FDRE (Setup_fdre_C_D)       -0.011     6.389    <hidden>
  -------------------------------------------------------------------
                         required time                          6.389    
                         arrival time                          -0.593    
  -------------------------------------------------------------------
                         slack                                  5.796    

Slack (MET) :             5.812ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.501ns  (logic 0.198ns (39.554%)  route 0.303ns (60.446%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y445                                    0.000     0.000 r  <hidden>
    SLICE_X213Y445       FDSE (Prop_fdse_C_Q)         0.198     0.198 r  <hidden>
                         net (fo=2, routed)           0.303     0.501    <hidden>
    SLICE_X217Y445       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X217Y445       FDRE (Setup_fdre_C_D)       -0.087     6.313    <hidden>
  -------------------------------------------------------------------
                         required time                          6.313    
                         arrival time                          -0.501    
  -------------------------------------------------------------------
                         slack                                  5.812    

Slack (MET) :             5.813ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.576ns  (logic 0.216ns (37.513%)  route 0.360ns (62.487%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y433                                    0.000     0.000 r  <hidden>
    SLICE_X211Y433       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=2, routed)           0.360     0.576    <hidden>
    SLICE_X213Y434       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X213Y434       FDRE (Setup_fdre_C_D)       -0.011     6.389    <hidden>
  -------------------------------------------------------------------
                         required time                          6.389    
                         arrival time                          -0.576    
  -------------------------------------------------------------------
                         slack                                  5.813    

Slack (MET) :             5.820ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.569ns  (logic 0.216ns (37.929%)  route 0.353ns (62.071%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y444                                    0.000     0.000 r  <hidden>
    SLICE_X213Y444       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=2, routed)           0.353     0.569    <hidden>
    SLICE_X213Y443       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X213Y443       FDRE (Setup_fdre_C_D)       -0.011     6.389    <hidden>
  -------------------------------------------------------------------
                         required time                          6.389    
                         arrival time                          -0.569    
  -------------------------------------------------------------------
                         slack                                  5.820    

Slack (MET) :             5.832ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.557ns  (logic 0.216ns (38.768%)  route 0.341ns (61.232%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y488                                    0.000     0.000 r  <hidden>
    SLICE_X207Y488       FDSE (Prop_fdse_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=2, routed)           0.341     0.557    <hidden>
    SLICE_X209Y488       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X209Y488       FDRE (Setup_fdre_C_D)       -0.011     6.389    <hidden>
  -------------------------------------------------------------------
                         required time                          6.389    
                         arrival time                          -0.557    
  -------------------------------------------------------------------
                         slack                                  5.832    

Slack (MET) :             5.847ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.543ns  (logic 0.216ns (39.761%)  route 0.327ns (60.239%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y433                                    0.000     0.000 r  <hidden>
    SLICE_X211Y433       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=2, routed)           0.327     0.543    <hidden>
    SLICE_X214Y433       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X214Y433       FDRE (Setup_fdre_C_D)       -0.010     6.390    <hidden>
  -------------------------------------------------------------------
                         required time                          6.390    
                         arrival time                          -0.543    
  -------------------------------------------------------------------
                         slack                                  5.847    

Slack (MET) :             5.857ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.532ns  (logic 0.216ns (40.586%)  route 0.316ns (59.414%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y444                                    0.000     0.000 r  <hidden>
    SLICE_X213Y444       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=2, routed)           0.316     0.532    <hidden>
    SLICE_X217Y444       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X217Y444       FDRE (Setup_fdre_C_D)       -0.011     6.389    <hidden>
  -------------------------------------------------------------------
                         required time                          6.389    
                         arrival time                          -0.532    
  -------------------------------------------------------------------
                         slack                                  5.857    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.348ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.348ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.662ns  (logic 0.232ns (35.043%)  route 0.430ns (64.957%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y489                                    0.000     0.000 r  <hidden>
    SLICE_X212Y489       FDRE (Prop_fdre_C_Q)         0.232     0.232 r  <hidden>
                         net (fo=1, routed)           0.430     0.662    <hidden>
    SLICE_X214Y487       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X214Y487       FDRE (Setup_fdre_C_D)       -0.090     3.010    <hidden>
  -------------------------------------------------------------------
                         required time                          3.010    
                         arrival time                          -0.662    
  -------------------------------------------------------------------
                         slack                                  2.348    

Slack (MET) :             2.587ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.502ns  (logic 0.254ns (50.609%)  route 0.248ns (49.391%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y483                                    0.000     0.000 r  <hidden>
    SLICE_X216Y483       FDRE (Prop_fdre_C_Q)         0.254     0.254 r  <hidden>
                         net (fo=1, routed)           0.248     0.502    <hidden>
    SLICE_X215Y483       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X215Y483       FDRE (Setup_fdre_C_D)       -0.011     3.089    <hidden>
  -------------------------------------------------------------------
                         required time                          3.089    
                         arrival time                          -0.502    
  -------------------------------------------------------------------
                         slack                                  2.587    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.330ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.330ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.680ns  (logic 0.232ns (34.125%)  route 0.448ns (65.875%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y464                                    0.000     0.000 r  <hidden>
    SLICE_X204Y464       FDRE (Prop_fdre_C_Q)         0.232     0.232 r  <hidden>
                         net (fo=1, routed)           0.448     0.680    <hidden>
    SLICE_X207Y467       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X207Y467       FDRE (Setup_fdre_C_D)       -0.090     3.010    <hidden>
  -------------------------------------------------------------------
                         required time                          3.010    
                         arrival time                          -0.680    
  -------------------------------------------------------------------
                         slack                                  2.330    

Slack (MET) :             2.709ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.380ns  (logic 0.216ns (56.860%)  route 0.164ns (43.140%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y470                                    0.000     0.000 r  <hidden>
    SLICE_X213Y470       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=1, routed)           0.164     0.380    <hidden>
    SLICE_X211Y470       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X211Y470       FDRE (Setup_fdre_C_D)       -0.011     3.089    <hidden>
  -------------------------------------------------------------------
                         required time                          3.089    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  2.709    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.369ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.369ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.644ns  (logic 0.198ns (30.749%)  route 0.446ns (69.251%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y438                                    0.000     0.000 r  <hidden>
    SLICE_X205Y438       FDRE (Prop_fdre_C_Q)         0.198     0.198 r  <hidden>
                         net (fo=1, routed)           0.446     0.644    <hidden>
    SLICE_X201Y450       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X201Y450       FDRE (Setup_fdre_C_D)       -0.087     3.013    <hidden>
  -------------------------------------------------------------------
                         required time                          3.013    
                         arrival time                          -0.644    
  -------------------------------------------------------------------
                         slack                                  2.369    

Slack (MET) :             2.733ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.388ns  (logic 0.216ns (55.688%)  route 0.172ns (44.312%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y456                                    0.000     0.000 r  <hidden>
    SLICE_X199Y456       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=1, routed)           0.172     0.388    <hidden>
    SLICE_X200Y456       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X200Y456       FDRE (Setup_fdre_C_D)        0.021     3.121    <hidden>
  -------------------------------------------------------------------
                         required time                          3.121    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  2.733    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_mgt_refclk_p

Setup :            0  Failing Endpoints,  Worst Slack        2.456ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.456ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.633ns  (logic 0.216ns (34.139%)  route 0.417ns (65.861%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y478                                    0.000     0.000 r  <hidden>
    SLICE_X179Y478       FDSE (Prop_fdse_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=2, routed)           0.417     0.633    <hidden>
    SLICE_X185Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X185Y478       FDRE (Setup_fdre_C_D)       -0.011     3.089    <hidden>
  -------------------------------------------------------------------
                         required time                          3.089    
                         arrival time                          -0.633    
  -------------------------------------------------------------------
                         slack                                  2.456    

Slack (MET) :             2.457ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.633ns  (logic 0.216ns (34.105%)  route 0.417ns (65.895%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y478                                    0.000     0.000 r  <hidden>
    SLICE_X179Y478       FDSE (Prop_fdse_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=2, routed)           0.417     0.633    <hidden>
    SLICE_X182Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X182Y478       FDRE (Setup_fdre_C_D)       -0.010     3.090    <hidden>
  -------------------------------------------------------------------
                         required time                          3.090    
                         arrival time                          -0.633    
  -------------------------------------------------------------------
                         slack                                  2.457    

Slack (MET) :             2.549ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.541ns  (logic 0.216ns (39.937%)  route 0.325ns (60.063%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y478                                    0.000     0.000 r  <hidden>
    SLICE_X179Y478       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=2, routed)           0.325     0.541    <hidden>
    SLICE_X185Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X185Y478       FDRE (Setup_fdre_C_D)       -0.010     3.090    <hidden>
  -------------------------------------------------------------------
                         required time                          3.090    
                         arrival time                          -0.541    
  -------------------------------------------------------------------
                         slack                                  2.549    

Slack (MET) :             2.624ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.387ns  (logic 0.198ns (51.100%)  route 0.189ns (48.900%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y477                                    0.000     0.000 r  <hidden>
    SLICE_X181Y477       FDRE (Prop_fdre_C_Q)         0.198     0.198 r  <hidden>
                         net (fo=2, routed)           0.189     0.387    <hidden>
    SLICE_X182Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X182Y478       FDRE (Setup_fdre_C_D)       -0.089     3.011    <hidden>
  -------------------------------------------------------------------
                         required time                          3.011    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  2.624    

Slack (MET) :             2.705ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.384ns  (logic 0.216ns (56.232%)  route 0.168ns (43.768%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y478                                    0.000     0.000 r  <hidden>
    SLICE_X179Y478       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=2, routed)           0.168     0.384    <hidden>
    SLICE_X179Y477       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X179Y477       FDRE (Setup_fdre_C_D)       -0.011     3.089    <hidden>
  -------------------------------------------------------------------
                         required time                          3.089    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  2.705    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  To Clock:  sfp_mgt_refclk_p

Setup :            0  Failing Endpoints,  Worst Slack        2.444ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.444ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.578ns  (logic 0.232ns (40.118%)  route 0.346ns (59.882%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y474                                    0.000     0.000 r  <hidden>
    SLICE_X200Y474       FDSE (Prop_fdse_C_Q)         0.232     0.232 r  <hidden>
                         net (fo=1, routed)           0.346     0.578    <hidden>
    SLICE_X199Y475       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X199Y475       FDRE (Setup_fdre_C_D)       -0.078     3.022    <hidden>
  -------------------------------------------------------------------
                         required time                          3.022    
                         arrival time                          -0.578    
  -------------------------------------------------------------------
                         slack                                  2.444    

Slack (MET) :             2.484ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.529ns  (logic 0.198ns (37.433%)  route 0.331ns (62.567%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y444                                    0.000     0.000 r  <hidden>
    SLICE_X215Y444       FDSE (Prop_fdse_C_Q)         0.198     0.198 r  <hidden>
                         net (fo=1, routed)           0.331     0.529    <hidden>
    SLICE_X214Y443       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X214Y443       FDRE (Setup_fdre_C_D)       -0.087     3.013    <hidden>
  -------------------------------------------------------------------
                         required time                          3.013    
                         arrival time                          -0.529    
  -------------------------------------------------------------------
                         slack                                  2.484    

Slack (MET) :             2.508ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.502ns  (logic 0.232ns (46.256%)  route 0.270ns (53.744%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y474                                    0.000     0.000 r  <hidden>
    SLICE_X200Y474       FDRE (Prop_fdre_C_Q)         0.232     0.232 r  <hidden>
                         net (fo=1, routed)           0.270     0.502    <hidden>
    SLICE_X197Y474       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X197Y474       FDRE (Setup_fdre_C_D)       -0.090     3.010    <hidden>
  -------------------------------------------------------------------
                         required time                          3.010    
                         arrival time                          -0.502    
  -------------------------------------------------------------------
                         slack                                  2.508    

Slack (MET) :             2.524ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.490ns  (logic 0.198ns (40.370%)  route 0.292ns (59.630%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y433                                    0.000     0.000 r  <hidden>
    SLICE_X215Y433       FDSE (Prop_fdse_C_Q)         0.198     0.198 r  <hidden>
                         net (fo=1, routed)           0.292     0.490    <hidden>
    SLICE_X213Y433       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X213Y433       FDRE (Setup_fdre_C_D)       -0.086     3.014    <hidden>
  -------------------------------------------------------------------
                         required time                          3.014    
                         arrival time                          -0.490    
  -------------------------------------------------------------------
                         slack                                  2.524    

Slack (MET) :             2.532ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.591ns  (logic 0.254ns (43.014%)  route 0.337ns (56.986%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y489                                    0.000     0.000 r  <hidden>
    SLICE_X210Y489       FDRE (Prop_fdre_C_Q)         0.254     0.254 r  <hidden>
                         net (fo=1, routed)           0.337     0.591    <hidden>
    SLICE_X208Y489       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X208Y489       FDRE (Setup_fdre_C_D)        0.023     3.123    <hidden>
  -------------------------------------------------------------------
                         required time                          3.123    
                         arrival time                          -0.591    
  -------------------------------------------------------------------
                         slack                                  2.532    

Slack (MET) :             2.541ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.580ns  (logic 0.216ns (37.229%)  route 0.364ns (62.771%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y433                                    0.000     0.000 r  <hidden>
    SLICE_X215Y433       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=1, routed)           0.364     0.580    <hidden>
    SLICE_X212Y432       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X212Y432       FDRE (Setup_fdre_C_D)        0.021     3.121    <hidden>
  -------------------------------------------------------------------
                         required time                          3.121    
                         arrival time                          -0.580    
  -------------------------------------------------------------------
                         slack                                  2.541    

Slack (MET) :             2.570ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.519ns  (logic 0.254ns (48.945%)  route 0.265ns (51.055%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y473                                    0.000     0.000 r  <hidden>
    SLICE_X200Y473       FDRE (Prop_fdre_C_Q)         0.254     0.254 r  <hidden>
                         net (fo=1, routed)           0.265     0.519    <hidden>
    SLICE_X198Y473       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X198Y473       FDRE (Setup_fdre_C_D)       -0.011     3.089    <hidden>
  -------------------------------------------------------------------
                         required time                          3.089    
                         arrival time                          -0.519    
  -------------------------------------------------------------------
                         slack                                  2.570    

Slack (MET) :             2.586ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.503ns  (logic 0.254ns (50.523%)  route 0.249ns (49.477%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y490                                    0.000     0.000 r  <hidden>
    SLICE_X210Y490       FDSE (Prop_fdse_C_Q)         0.254     0.254 r  <hidden>
                         net (fo=1, routed)           0.249     0.503    <hidden>
    SLICE_X209Y490       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X209Y490       FDRE (Setup_fdre_C_D)       -0.011     3.089    <hidden>
  -------------------------------------------------------------------
                         required time                          3.089    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                  2.586    

Slack (MET) :             2.591ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.532ns  (logic 0.254ns (47.731%)  route 0.278ns (52.269%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y474                                    0.000     0.000 r  <hidden>
    SLICE_X200Y474       FDSE (Prop_fdse_C_Q)         0.254     0.254 r  <hidden>
                         net (fo=1, routed)           0.278     0.532    <hidden>
    SLICE_X200Y472       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X200Y472       FDRE (Setup_fdre_C_D)        0.023     3.123    <hidden>
  -------------------------------------------------------------------
                         required time                          3.123    
                         arrival time                          -0.532    
  -------------------------------------------------------------------
                         slack                                  2.591    

Slack (MET) :             2.593ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.528ns  (logic 0.254ns (48.066%)  route 0.274ns (51.934%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y489                                    0.000     0.000 r  <hidden>
    SLICE_X210Y489       FDSE (Prop_fdse_C_Q)         0.254     0.254 r  <hidden>
                         net (fo=1, routed)           0.274     0.528    <hidden>
    SLICE_X208Y489       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X208Y489       FDRE (Setup_fdre_C_D)        0.021     3.121    <hidden>
  -------------------------------------------------------------------
                         required time                          3.121    
                         arrival time                          -0.528    
  -------------------------------------------------------------------
                         slack                                  2.593    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sfp_mgt_refclk_p
  To Clock:  clk_125mhz_mmcm_out

Setup :           83  Failing Endpoints,  Worst Slack       -5.707ns,  Total Violation     -358.882ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.463ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.707ns  (required time - arrival time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            blink_cnt_reg[23]/CLR
                            (recovery check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        6.001ns  (logic 0.254ns (4.233%)  route 5.747ns (95.767%))
  Logic Levels:           0  
  Clock Path Skew:        -0.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.736ns = ( 12.736 - 8.000 ) 
    Source Clock Delay      (SCD):    5.682ns = ( 12.082 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.212    12.082    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y258        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y258        FDPE (Prop_fdpe_C_Q)         0.254    12.336 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         5.747    18.083    sfp_reset_in
    SLICE_X115Y324       FDCE                                         f  blink_cnt_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.066    12.736    clk_125mhz_int
    SLICE_X115Y324       FDCE                                         r  blink_cnt_reg[23]/C
                         clock pessimism              0.000    12.736    
                         clock uncertainty           -0.154    12.582    
    SLICE_X115Y324       FDCE (Recov_fdce_C_CLR)     -0.206    12.376    blink_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         12.376    
                         arrival time                         -18.083    
  -------------------------------------------------------------------
                         slack                                 -5.707    

Slack (VIOLATED) :        -4.687ns  (required time - arrival time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            blink_5hz_reg/CLR
                            (recovery check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        5.062ns  (logic 0.254ns (5.018%)  route 4.808ns (94.982%))
  Logic Levels:           0  
  Clock Path Skew:        -0.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.755ns = ( 12.755 - 8.000 ) 
    Source Clock Delay      (SCD):    5.682ns = ( 12.082 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.212    12.082    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y258        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y258        FDPE (Prop_fdpe_C_Q)         0.254    12.336 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         4.808    17.144    sfp_reset_in
    SLICE_X102Y301       FDCE                                         f  blink_5hz_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.085    12.755    clk_125mhz_int
    SLICE_X102Y301       FDCE                                         r  blink_5hz_reg/C
                         clock pessimism              0.000    12.755    
                         clock uncertainty           -0.154    12.601    
    SLICE_X102Y301       FDCE (Recov_fdce_C_CLR)     -0.145    12.456    blink_5hz_reg
  -------------------------------------------------------------------
                         required time                         12.456    
                         arrival time                         -17.144    
  -------------------------------------------------------------------
                         slack                                 -4.687    

Slack (VIOLATED) :        -4.528ns  (required time - arrival time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            blink_cnt_reg[19]/CLR
                            (recovery check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        5.284ns  (logic 0.254ns (4.807%)  route 5.030ns (95.193%))
  Logic Levels:           0  
  Clock Path Skew:        -0.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 13.137 - 8.000 ) 
    Source Clock Delay      (SCD):    5.682ns = ( 12.082 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.212    12.082    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y258        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y258        FDPE (Prop_fdpe_C_Q)         0.254    12.336 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         5.030    17.366    sfp_reset_in
    SLICE_X172Y490       FDCE                                         f  blink_cnt_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.467    13.137    clk_125mhz_int
    SLICE_X172Y490       FDCE                                         r  blink_cnt_reg[19]/C
                         clock pessimism              0.000    13.137    
                         clock uncertainty           -0.154    12.983    
    SLICE_X172Y490       FDCE (Recov_fdce_C_CLR)     -0.145    12.838    blink_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         12.838    
                         arrival time                         -17.366    
  -------------------------------------------------------------------
                         slack                                 -4.528    

Slack (VIOLATED) :        -4.419ns  (required time - arrival time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[24]/CLR
                            (recovery check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        5.213ns  (logic 0.254ns (4.872%)  route 4.959ns (95.128%))
  Logic Levels:           0  
  Clock Path Skew:        -0.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.175ns = ( 13.175 - 8.000 ) 
    Source Clock Delay      (SCD):    5.682ns = ( 12.082 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.212    12.082    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y258        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y258        FDPE (Prop_fdpe_C_Q)         0.254    12.336 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         4.959    17.295    sfp_reset_in
    SLICE_X184Y481       FDCE                                         f  tx_timer_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.505    13.175    clk_125mhz_int
    SLICE_X184Y481       FDCE                                         r  tx_timer_reg[24]/C
                         clock pessimism              0.000    13.175    
                         clock uncertainty           -0.154    13.021    
    SLICE_X184Y481       FDCE (Recov_fdce_C_CLR)     -0.145    12.876    tx_timer_reg[24]
  -------------------------------------------------------------------
                         required time                         12.876    
                         arrival time                         -17.295    
  -------------------------------------------------------------------
                         slack                                 -4.419    

Slack (VIOLATED) :        -4.419ns  (required time - arrival time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[25]/CLR
                            (recovery check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        5.213ns  (logic 0.254ns (4.872%)  route 4.959ns (95.128%))
  Logic Levels:           0  
  Clock Path Skew:        -0.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.175ns = ( 13.175 - 8.000 ) 
    Source Clock Delay      (SCD):    5.682ns = ( 12.082 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.212    12.082    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y258        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y258        FDPE (Prop_fdpe_C_Q)         0.254    12.336 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         4.959    17.295    sfp_reset_in
    SLICE_X184Y481       FDCE                                         f  tx_timer_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.505    13.175    clk_125mhz_int
    SLICE_X184Y481       FDCE                                         r  tx_timer_reg[25]/C
                         clock pessimism              0.000    13.175    
                         clock uncertainty           -0.154    13.021    
    SLICE_X184Y481       FDCE (Recov_fdce_C_CLR)     -0.145    12.876    tx_timer_reg[25]
  -------------------------------------------------------------------
                         required time                         12.876    
                         arrival time                         -17.295    
  -------------------------------------------------------------------
                         slack                                 -4.419    

Slack (VIOLATED) :        -4.419ns  (required time - arrival time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[26]/CLR
                            (recovery check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        5.213ns  (logic 0.254ns (4.872%)  route 4.959ns (95.128%))
  Logic Levels:           0  
  Clock Path Skew:        -0.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.175ns = ( 13.175 - 8.000 ) 
    Source Clock Delay      (SCD):    5.682ns = ( 12.082 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.212    12.082    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y258        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y258        FDPE (Prop_fdpe_C_Q)         0.254    12.336 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         4.959    17.295    sfp_reset_in
    SLICE_X184Y481       FDCE                                         f  tx_timer_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.505    13.175    clk_125mhz_int
    SLICE_X184Y481       FDCE                                         r  tx_timer_reg[26]/C
                         clock pessimism              0.000    13.175    
                         clock uncertainty           -0.154    13.021    
    SLICE_X184Y481       FDCE (Recov_fdce_C_CLR)     -0.145    12.876    tx_timer_reg[26]
  -------------------------------------------------------------------
                         required time                         12.876    
                         arrival time                         -17.295    
  -------------------------------------------------------------------
                         slack                                 -4.419    

Slack (VIOLATED) :        -4.414ns  (required time - arrival time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[12]/CLR
                            (recovery check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        5.205ns  (logic 0.254ns (4.880%)  route 4.951ns (95.120%))
  Logic Levels:           0  
  Clock Path Skew:        -0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns = ( 13.172 - 8.000 ) 
    Source Clock Delay      (SCD):    5.682ns = ( 12.082 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.212    12.082    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y258        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y258        FDPE (Prop_fdpe_C_Q)         0.254    12.336 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         4.951    17.287    sfp_reset_in
    SLICE_X184Y478       FDCE                                         f  tx_timer_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.502    13.172    clk_125mhz_int
    SLICE_X184Y478       FDCE                                         r  tx_timer_reg[12]/C
                         clock pessimism              0.000    13.172    
                         clock uncertainty           -0.154    13.018    
    SLICE_X184Y478       FDCE (Recov_fdce_C_CLR)     -0.145    12.873    tx_timer_reg[12]
  -------------------------------------------------------------------
                         required time                         12.873    
                         arrival time                         -17.287    
  -------------------------------------------------------------------
                         slack                                 -4.414    

Slack (VIOLATED) :        -4.414ns  (required time - arrival time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[13]/CLR
                            (recovery check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        5.205ns  (logic 0.254ns (4.880%)  route 4.951ns (95.120%))
  Logic Levels:           0  
  Clock Path Skew:        -0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns = ( 13.172 - 8.000 ) 
    Source Clock Delay      (SCD):    5.682ns = ( 12.082 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.212    12.082    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y258        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y258        FDPE (Prop_fdpe_C_Q)         0.254    12.336 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         4.951    17.287    sfp_reset_in
    SLICE_X184Y478       FDCE                                         f  tx_timer_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.502    13.172    clk_125mhz_int
    SLICE_X184Y478       FDCE                                         r  tx_timer_reg[13]/C
                         clock pessimism              0.000    13.172    
                         clock uncertainty           -0.154    13.018    
    SLICE_X184Y478       FDCE (Recov_fdce_C_CLR)     -0.145    12.873    tx_timer_reg[13]
  -------------------------------------------------------------------
                         required time                         12.873    
                         arrival time                         -17.287    
  -------------------------------------------------------------------
                         slack                                 -4.414    

Slack (VIOLATED) :        -4.414ns  (required time - arrival time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[14]/CLR
                            (recovery check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        5.205ns  (logic 0.254ns (4.880%)  route 4.951ns (95.120%))
  Logic Levels:           0  
  Clock Path Skew:        -0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns = ( 13.172 - 8.000 ) 
    Source Clock Delay      (SCD):    5.682ns = ( 12.082 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.212    12.082    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y258        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y258        FDPE (Prop_fdpe_C_Q)         0.254    12.336 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         4.951    17.287    sfp_reset_in
    SLICE_X184Y478       FDCE                                         f  tx_timer_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.502    13.172    clk_125mhz_int
    SLICE_X184Y478       FDCE                                         r  tx_timer_reg[14]/C
                         clock pessimism              0.000    13.172    
                         clock uncertainty           -0.154    13.018    
    SLICE_X184Y478       FDCE (Recov_fdce_C_CLR)     -0.145    12.873    tx_timer_reg[14]
  -------------------------------------------------------------------
                         required time                         12.873    
                         arrival time                         -17.287    
  -------------------------------------------------------------------
                         slack                                 -4.414    

Slack (VIOLATED) :        -4.414ns  (required time - arrival time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[15]/CLR
                            (recovery check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        5.205ns  (logic 0.254ns (4.880%)  route 4.951ns (95.120%))
  Logic Levels:           0  
  Clock Path Skew:        -0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns = ( 13.172 - 8.000 ) 
    Source Clock Delay      (SCD):    5.682ns = ( 12.082 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.212    12.082    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y258        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y258        FDPE (Prop_fdpe_C_Q)         0.254    12.336 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         4.951    17.287    sfp_reset_in
    SLICE_X184Y478       FDCE                                         f  tx_timer_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.502    13.172    clk_125mhz_int
    SLICE_X184Y478       FDCE                                         r  tx_timer_reg[15]/C
                         clock pessimism              0.000    13.172    
                         clock uncertainty           -0.154    13.018    
    SLICE_X184Y478       FDCE (Recov_fdce_C_CLR)     -0.145    12.873    tx_timer_reg[15]
  -------------------------------------------------------------------
                         required time                         12.873    
                         arrival time                         -17.287    
  -------------------------------------------------------------------
                         slack                                 -4.414    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.463ns  (arrival time - required time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            blink_cnt_reg[22]/CLR
                            (removal check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.572ns  (logic 0.118ns (4.587%)  route 2.454ns (95.413%))
  Logic Levels:           0  
  Clock Path Skew:        1.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.365ns
    Source Clock Delay      (SCD):    2.360ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        0.587     2.360    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y258        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y258        FDPE (Prop_fdpe_C_Q)         0.118     2.478 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         2.454     4.932    sfp_reset_in
    SLICE_X116Y413       FDCE                                         f  blink_cnt_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.033     3.365    clk_125mhz_int
    SLICE_X116Y413       FDCE                                         r  blink_cnt_reg[22]/C
                         clock pessimism              0.000     3.365    
                         clock uncertainty            0.154     3.519    
    SLICE_X116Y413       FDCE (Remov_fdce_C_CLR)     -0.050     3.469    blink_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.469    
                         arrival time                           4.932    
  -------------------------------------------------------------------
                         slack                                  1.463    

Slack (MET) :             1.465ns  (arrival time - required time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            blink_cnt_reg[7]/CLR
                            (removal check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.607ns  (logic 0.118ns (4.525%)  route 2.489ns (95.475%))
  Logic Levels:           0  
  Clock Path Skew:        1.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.398ns
    Source Clock Delay      (SCD):    2.360ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        0.587     2.360    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y258        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y258        FDPE (Prop_fdpe_C_Q)         0.118     2.478 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         2.489     4.967    sfp_reset_in
    SLICE_X132Y436       FDCE                                         f  blink_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.066     3.398    clk_125mhz_int
    SLICE_X132Y436       FDCE                                         r  blink_cnt_reg[7]/C
                         clock pessimism              0.000     3.398    
                         clock uncertainty            0.154     3.552    
    SLICE_X132Y436       FDCE (Remov_fdce_C_CLR)     -0.050     3.502    blink_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.502    
                         arrival time                           4.967    
  -------------------------------------------------------------------
                         slack                                  1.465    

Slack (MET) :             1.465ns  (arrival time - required time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            blink_cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.607ns  (logic 0.118ns (4.525%)  route 2.489ns (95.475%))
  Logic Levels:           0  
  Clock Path Skew:        1.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.398ns
    Source Clock Delay      (SCD):    2.360ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        0.587     2.360    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y258        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y258        FDPE (Prop_fdpe_C_Q)         0.118     2.478 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         2.489     4.967    sfp_reset_in
    SLICE_X132Y436       FDCE                                         f  blink_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.066     3.398    clk_125mhz_int
    SLICE_X132Y436       FDCE                                         r  blink_cnt_reg[8]/C
                         clock pessimism              0.000     3.398    
                         clock uncertainty            0.154     3.552    
    SLICE_X132Y436       FDCE (Remov_fdce_C_CLR)     -0.050     3.502    blink_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.502    
                         arrival time                           4.967    
  -------------------------------------------------------------------
                         slack                                  1.465    

Slack (MET) :             1.466ns  (arrival time - required time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            blink_cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.567ns  (logic 0.118ns (4.596%)  route 2.449ns (95.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.357ns
    Source Clock Delay      (SCD):    2.360ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        0.587     2.360    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y258        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y258        FDPE (Prop_fdpe_C_Q)         0.118     2.478 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         2.449     4.927    sfp_reset_in
    SLICE_X124Y426       FDCE                                         f  blink_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.025     3.357    clk_125mhz_int
    SLICE_X124Y426       FDCE                                         r  blink_cnt_reg[12]/C
                         clock pessimism              0.000     3.357    
                         clock uncertainty            0.154     3.511    
    SLICE_X124Y426       FDCE (Remov_fdce_C_CLR)     -0.050     3.461    blink_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.461    
                         arrival time                           4.927    
  -------------------------------------------------------------------
                         slack                                  1.466    

Slack (MET) :             1.466ns  (arrival time - required time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            blink_cnt_reg[20]/CLR
                            (removal check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.567ns  (logic 0.118ns (4.596%)  route 2.449ns (95.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.357ns
    Source Clock Delay      (SCD):    2.360ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        0.587     2.360    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y258        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y258        FDPE (Prop_fdpe_C_Q)         0.118     2.478 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         2.449     4.927    sfp_reset_in
    SLICE_X124Y426       FDCE                                         f  blink_cnt_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.025     3.357    clk_125mhz_int
    SLICE_X124Y426       FDCE                                         r  blink_cnt_reg[20]/C
                         clock pessimism              0.000     3.357    
                         clock uncertainty            0.154     3.511    
    SLICE_X124Y426       FDCE (Remov_fdce_C_CLR)     -0.050     3.461    blink_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.461    
                         arrival time                           4.927    
  -------------------------------------------------------------------
                         slack                                  1.466    

Slack (MET) :             1.469ns  (arrival time - required time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[23]/CLR
                            (removal check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.724ns  (logic 0.118ns (4.332%)  route 2.606ns (95.668%))
  Logic Levels:           0  
  Clock Path Skew:        1.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.511ns
    Source Clock Delay      (SCD):    2.360ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        0.587     2.360    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y258        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y258        FDPE (Prop_fdpe_C_Q)         0.118     2.478 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         2.606     5.084    sfp_reset_in
    SLICE_X144Y453       FDCE                                         f  rx_timer_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.179     3.511    clk_125mhz_int
    SLICE_X144Y453       FDCE                                         r  rx_timer_reg[23]/C
                         clock pessimism              0.000     3.511    
                         clock uncertainty            0.154     3.665    
    SLICE_X144Y453       FDCE (Remov_fdce_C_CLR)     -0.050     3.615    rx_timer_reg[23]
  -------------------------------------------------------------------
                         required time                         -3.615    
                         arrival time                           5.084    
  -------------------------------------------------------------------
                         slack                                  1.469    

Slack (MET) :             1.469ns  (arrival time - required time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            blink_cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.572ns  (logic 0.118ns (4.588%)  route 2.454ns (95.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.358ns
    Source Clock Delay      (SCD):    2.360ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        0.587     2.360    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y258        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y258        FDPE (Prop_fdpe_C_Q)         0.118     2.478 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         2.454     4.932    sfp_reset_in
    SLICE_X126Y426       FDCE                                         f  blink_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.026     3.358    clk_125mhz_int
    SLICE_X126Y426       FDCE                                         r  blink_cnt_reg[4]/C
                         clock pessimism              0.000     3.358    
                         clock uncertainty            0.154     3.512    
    SLICE_X126Y426       FDCE (Remov_fdce_C_CLR)     -0.050     3.462    blink_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.462    
                         arrival time                           4.932    
  -------------------------------------------------------------------
                         slack                                  1.469    

Slack (MET) :             1.477ns  (arrival time - required time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            blink_cnt_reg[13]/CLR
                            (removal check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.585ns  (logic 0.118ns (4.564%)  route 2.467ns (95.436%))
  Logic Levels:           0  
  Clock Path Skew:        1.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.364ns
    Source Clock Delay      (SCD):    2.360ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        0.587     2.360    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y258        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y258        FDPE (Prop_fdpe_C_Q)         0.118     2.478 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         2.467     4.945    sfp_reset_in
    SLICE_X124Y432       FDCE                                         f  blink_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.032     3.364    clk_125mhz_int
    SLICE_X124Y432       FDCE                                         r  blink_cnt_reg[13]/C
                         clock pessimism              0.000     3.364    
                         clock uncertainty            0.154     3.518    
    SLICE_X124Y432       FDCE (Remov_fdce_C_CLR)     -0.050     3.468    blink_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.468    
                         arrival time                           4.945    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             1.478ns  (arrival time - required time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[25]/CLR
                            (removal check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.118ns (4.490%)  route 2.510ns (95.510%))
  Logic Levels:           0  
  Clock Path Skew:        1.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.406ns
    Source Clock Delay      (SCD):    2.360ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        0.587     2.360    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y258        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y258        FDPE (Prop_fdpe_C_Q)         0.118     2.478 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         2.510     4.988    sfp_reset_in
    SLICE_X134Y444       FDCE                                         f  rx_timer_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.074     3.406    clk_125mhz_int
    SLICE_X134Y444       FDCE                                         r  rx_timer_reg[25]/C
                         clock pessimism              0.000     3.406    
                         clock uncertainty            0.154     3.560    
    SLICE_X134Y444       FDCE (Remov_fdce_C_CLR)     -0.050     3.510    rx_timer_reg[25]
  -------------------------------------------------------------------
                         required time                         -3.510    
                         arrival time                           4.988    
  -------------------------------------------------------------------
                         slack                                  1.478    

Slack (MET) :             1.490ns  (arrival time - required time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[12]/CLR
                            (removal check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.743ns  (logic 0.118ns (4.302%)  route 2.625ns (95.698%))
  Logic Levels:           0  
  Clock Path Skew:        1.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.509ns
    Source Clock Delay      (SCD):    2.360ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        0.587     2.360    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y258        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y258        FDPE (Prop_fdpe_C_Q)         0.118     2.478 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         2.625     5.103    sfp_reset_in
    SLICE_X158Y468       FDCE                                         f  rx_timer_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.177     3.509    clk_125mhz_int
    SLICE_X158Y468       FDCE                                         r  rx_timer_reg[12]/C
                         clock pessimism              0.000     3.509    
                         clock uncertainty            0.154     3.663    
    SLICE_X158Y468       FDCE (Remov_fdce_C_CLR)     -0.050     3.613    rx_timer_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.613    
                         arrival time                           5.103    
  -------------------------------------------------------------------
                         slack                                  1.490    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  To Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.032ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.414ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.032ns  (required time - arrival time)
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.254ns (32.543%)  route 0.526ns (67.457%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.864ns = ( 6.967 - 3.103 ) 
    Source Clock Delay      (SCD):    4.494ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.936     4.494    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/CLK
    SLICE_X184Y495       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y495       FDRE (Prop_fdre_C_Q)         0.254     4.748 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/Q
                         net (fo=1, routed)           0.526     5.274    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2
    SLICE_X191Y492       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.453 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.514     6.967    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK
    SLICE_X191Y492       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/C
                         clock pessimism              0.581     7.548    
                         clock uncertainty           -0.035     7.513    
    SLICE_X191Y492       FDCE (Recov_fdce_C_CLR)     -0.206     7.307    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg
  -------------------------------------------------------------------
                         required time                          7.307    
                         arrival time                          -5.274    
  -------------------------------------------------------------------
                         slack                                  2.032    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.118ns (30.931%)  route 0.263ns (69.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.890ns
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.972     2.500    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/CLK
    SLICE_X184Y495       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y495       FDRE (Prop_fdre_C_Q)         0.118     2.618 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/Q
                         net (fo=1, routed)           0.263     2.881    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2
    SLICE_X191Y492       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.261     2.890    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK
    SLICE_X191Y492       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/C
                         clock pessimism             -0.354     2.536    
    SLICE_X191Y492       FDCE (Remov_fdce_C_CLR)     -0.069     2.467    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg
  -------------------------------------------------------------------
                         required time                         -2.467    
                         arrival time                           2.881    
  -------------------------------------------------------------------
                         slack                                  0.414    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_mgt_refclk_p

Setup :            1  Failing Endpoint ,  Worst Slack       -2.137ns,  Total Violation       -2.137ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.796ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.137ns  (required time - arrival time)
  Source:                 sync_reset_156mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_mgt_refclk_p rise@6.400ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        8.246ns  (logic 0.216ns (2.620%)  route 8.030ns (97.380%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 11.296 - 6.400 ) 
    Source Clock Delay      (SCD):    6.388ns
    Clock Pessimism Removal (CPR):    1.407ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.918     6.388    sync_reset_156mhz_inst/coreclk_out
    SLICE_X187Y474       FDPE                                         r  sync_reset_156mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y474       FDPE (Prop_fdpe_C_Q)         0.216     6.604 f  sync_reset_156mhz_inst/sync_reg_reg[3]/Q
                         net (fo=843, routed)         8.030    14.634    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/Q[0]
    SLICE_X170Y468       FDPE                                         f  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     9.836 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.460    11.296    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X170Y468       FDPE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/C
                         clock pessimism              1.407    12.703    
                         clock uncertainty           -0.035    12.667    
    SLICE_X170Y468       FDPE (Recov_fdpe_C_PRE)     -0.171    12.496    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         12.496    
                         arrival time                         -14.634    
  -------------------------------------------------------------------
                         slack                                 -2.137    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.796ns  (arrival time - required time)
  Source:                 sync_reset_156mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk_p rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 0.100ns (2.112%)  route 4.634ns (97.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.385ns
    Source Clock Delay      (SCD):    2.733ns
    Clock Pessimism Removal (CPR):    0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        0.960     2.733    sync_reset_156mhz_inst/coreclk_out
    SLICE_X187Y474       FDPE                                         r  sync_reset_156mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y474       FDPE (Prop_fdpe_C_Q)         0.100     2.833 f  sync_reset_156mhz_inst/sync_reg_reg[3]/Q
                         net (fo=843, routed)         4.634     7.467    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/Q[0]
    SLICE_X170Y468       FDPE                                         f  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.223     3.385    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X170Y468       FDPE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/C
                         clock pessimism             -0.642     2.743    
    SLICE_X170Y468       FDPE (Remov_fdpe_C_PRE)     -0.072     2.671    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.671    
                         arrival time                           7.467    
  -------------------------------------------------------------------
                         slack                                  4.796    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_125mhz_mmcm_out
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blink_5hz_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_1_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.532ns  (logic 2.123ns (28.182%)  route 5.410ns (71.818%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.281     5.291    clk_125mhz_int
    SLICE_X102Y301       FDCE                                         r  blink_5hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y301       FDCE (Prop_fdce_C_Q)         0.254     5.545 r  blink_5hz_reg/Q
                         net (fo=3, routed)           3.859     9.404    blink_5hz
    SLICE_X172Y482       LUT3 (Prop_lut3_I1_O)        0.043     9.447 r  sfp_1_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.551    10.998    sfp_1_led_OBUF[1]
    L15                  OBUF (Prop_obuf_I_O)         1.826    12.824 r  sfp_1_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.824    sfp_1_led[1]
    L15                                                               r  sfp_1_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blink_5hz_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_1_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.451ns  (logic 2.244ns (30.124%)  route 5.206ns (69.875%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.281     5.291    clk_125mhz_int
    SLICE_X102Y301       FDCE                                         r  blink_5hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y301       FDCE (Prop_fdce_C_Q)         0.254     5.545 r  blink_5hz_reg/Q
                         net (fo=3, routed)           3.859     9.404    blink_5hz
    SLICE_X172Y482       LUT3 (Prop_lut3_I0_O)        0.048     9.452 r  sfp_1_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.348    10.800    sfp_1_led_OBUF[0]
    G13                  OBUF (Prop_obuf_I_O)         1.942    12.742 r  sfp_1_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.742    sfp_1_led[0]
    G13                                                               r  sfp_1_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_reset_125mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_clk_rst
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.317ns  (logic 2.084ns (32.994%)  route 4.233ns (67.006%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.215     5.225    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X57Y259        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y259        FDPE (Prop_fdpe_C_Q)         0.216     5.441 r  sync_reset_125mhz_inst/sync_reg_reg[3]/Q
                         net (fo=100, routed)         4.233     9.674    sfp_clk_rst_OBUF
    BA29                 OBUF (Prop_obuf_I_O)         1.868    11.543 r  sfp_clk_rst_OBUF_inst/O
                         net (fo=0)                   0.000    11.543    sfp_clk_rst
    BA29                                                              r  sfp_clk_rst (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_reset_125mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2c_mux_reset
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.903ns  (logic 2.200ns (56.372%)  route 1.703ns (43.628%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.215     5.225    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X57Y259        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y259        FDPE (Prop_fdpe_C_Q)         0.216     5.441 r  sync_reset_125mhz_inst/sync_reg_reg[3]/Q
                         net (fo=100, routed)         1.703     7.144    sfp_clk_rst_OBUF
    AM39                 OBUF (Prop_obuf_I_O)         1.984     9.128 r  i2c_mux_reset_OBUF_inst/O
                         net (fo=0)                   0.000     9.128    i2c_mux_reset
    AM39                                                              r  i2c_mux_reset (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 si5324_i2c_master_inst/scl_o_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2c_scl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.202ns  (logic 1.974ns (61.656%)  route 1.228ns (38.344%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.519     5.529    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X57Y105        FDSE                                         r  si5324_i2c_master_inst/scl_o_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y105        FDSE (Prop_fdse_C_Q)         0.216     5.745 r  si5324_i2c_master_inst/scl_o_reg_reg/Q
                         net (fo=4, routed)           1.228     6.973    i2c_scl_IOBUF_inst/I
    AK24                 OBUFT (Prop_obuft_I_O)       1.758     8.731 r  i2c_scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.731    i2c_scl
    AK24                                                              r  i2c_scl (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 si5324_i2c_master_inst/sda_o_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2c_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.120ns  (logic 2.009ns (64.405%)  route 1.110ns (35.595%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.518     5.528    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X56Y106        FDSE                                         r  si5324_i2c_master_inst/sda_o_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y106        FDSE (Prop_fdse_C_Q)         0.254     5.782 r  si5324_i2c_master_inst/sda_o_reg_reg/Q
                         net (fo=3, routed)           1.110     6.893    i2c_sda_IOBUF_inst/I
    AK25                 OBUFT (Prop_obuft_I_O)       1.755     8.648 r  i2c_sda_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.648    i2c_sda
    AK25                                                              r  i2c_sda (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 si5324_i2c_master_inst/sda_o_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2c_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.052ns  (logic 0.460ns (43.715%)  route 0.592ns (56.285%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.712     2.832    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X56Y106        FDSE                                         r  si5324_i2c_master_inst/sda_o_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y106        FDSE (Prop_fdse_C_Q)         0.118     2.950 r  si5324_i2c_master_inst/sda_o_reg_reg/Q
                         net (fo=3, routed)           0.592     3.542    i2c_sda_IOBUF_inst/T
    AK25                 OBUFT (TriStatD_obuft_T_O)
                                                      0.342     3.884 r  i2c_sda_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.884    i2c_sda
    AK25                                                              r  i2c_sda (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 si5324_i2c_master_inst/scl_o_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2c_scl
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.092ns  (logic 0.442ns (40.482%)  route 0.650ns (59.518%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.712     2.832    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X57Y105        FDSE                                         r  si5324_i2c_master_inst/scl_o_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y105        FDSE (Prop_fdse_C_Q)         0.100     2.932 r  si5324_i2c_master_inst/scl_o_reg_reg/Q
                         net (fo=4, routed)           0.650     3.582    i2c_scl_IOBUF_inst/T
    AK24                 OBUFT (TriStatD_obuft_T_O)
                                                      0.342     3.924 r  i2c_scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.924    i2c_scl
    AK24                                                              r  i2c_scl (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_reset_125mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2c_mux_reset
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.105ns  (logic 1.403ns (66.658%)  route 0.702ns (33.342%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.589     2.709    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X57Y259        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y259        FDPE (Prop_fdpe_C_Q)         0.100     2.809 r  sync_reset_125mhz_inst/sync_reg_reg[3]/Q
                         net (fo=100, routed)         0.702     3.511    sfp_clk_rst_OBUF
    AM39                 OBUF (Prop_obuf_I_O)         1.303     4.814 r  i2c_mux_reset_OBUF_inst/O
                         net (fo=0)                   0.000     4.814    i2c_mux_reset
    AM39                                                              r  i2c_mux_reset (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_blink_enable_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_1_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.218ns  (logic 1.292ns (58.250%)  route 0.926ns (41.750%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.939     3.059    clk_125mhz_int
    SLICE_X172Y485       FDCE                                         r  rx_blink_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y485       FDCE (Prop_fdce_C_Q)         0.118     3.177 f  rx_blink_enable_reg/Q
                         net (fo=6, routed)           0.251     3.428    rx_blink_enable
    SLICE_X172Y482       LUT3 (Prop_lut3_I0_O)        0.028     3.456 r  sfp_1_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.675     4.131    sfp_1_led_OBUF[1]
    L15                  OBUF (Prop_obuf_I_O)         1.146     5.277 r  sfp_1_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.277    sfp_1_led[1]
    L15                                                               r  sfp_1_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_blink_enable_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_1_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.456ns  (logic 1.365ns (55.560%)  route 1.091ns (44.440%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.965     3.085    clk_125mhz_int
    SLICE_X186Y480       FDCE                                         r  tx_blink_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y480       FDCE (Prop_fdce_C_Q)         0.118     3.203 f  tx_blink_enable_reg/Q
                         net (fo=6, routed)           0.530     3.733    tx_blink_enable
    SLICE_X172Y482       LUT3 (Prop_lut3_I1_O)        0.030     3.763 r  sfp_1_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.562     4.325    sfp_1_led_OBUF[0]
    G13                  OBUF (Prop_obuf_I_O)         1.217     5.541 r  sfp_1_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.541    sfp_1_led[0]
    G13                                                               r  sfp_1_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_reset_125mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_clk_rst
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.300ns  (logic 1.270ns (38.478%)  route 2.030ns (61.522%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.589     2.709    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X57Y259        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y259        FDPE (Prop_fdpe_C_Q)         0.100     2.809 r  sync_reset_125mhz_inst/sync_reg_reg[3]/Q
                         net (fo=100, routed)         2.030     4.839    sfp_clk_rst_OBUF
    BA29                 OBUF (Prop_obuf_I_O)         1.170     6.009 r  sfp_clk_rst_OBUF_inst/O
                         net (fo=0)                   0.000     6.009    sfp_clk_rst
    BA29                                                              r  sfp_clk_rst (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_mgt_refclk_p
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.110ns  (logic 2.204ns (27.174%)  route 5.906ns (72.826%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.984     6.454    <hidden>
    SLICE_X204Y464       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y464       FDRE (Prop_fdre_C_Q)         0.254     6.708 r  <hidden>
                         net (fo=1, routed)           5.906    12.614    sfp_3_led_OBUF[0]
    AY18                 OBUF (Prop_obuf_I_O)         1.950    14.564 r  sfp_3_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.564    sfp_3_led[0]
    AY18                                                              r  sfp_3_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.965ns  (logic 2.177ns (27.336%)  route 5.788ns (72.664%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.993     6.463    <hidden>
    SLICE_X210Y488       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y488       FDRE (Prop_fdre_C_Q)         0.254     6.717 r  <hidden>
                         net (fo=1, routed)           5.788    12.505    sfp_2_led_OBUF[0]
    AL22                 OBUF (Prop_obuf_I_O)         1.923    14.428 r  sfp_2_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.428    sfp_2_led[0]
    AL22                                                              r  sfp_2_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/rx_loopb_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.450ns  (logic 2.248ns (30.172%)  route 5.202ns (69.828%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.730     6.200    core_inst/coreclk_out
    SLICE_X172Y413       FDRE                                         r  core_inst/rx_loopb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y413       FDRE (Prop_fdre_C_Q)         0.232     6.432 r  core_inst/rx_loopb_reg/Q
                         net (fo=176, routed)         5.202    11.634    led_OBUF[0]
    AR22                 OBUF (Prop_obuf_I_O)         2.016    13.650 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.650    led[0]
    AR22                                                              r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.398ns  (logic 2.178ns (34.040%)  route 4.220ns (65.960%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.831     6.301    <hidden>
    SLICE_X205Y438       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y438       FDRE (Prop_fdre_C_Q)         0.216     6.517 r  <hidden>
                         net (fo=1, routed)           4.220    10.737    sfp_4_led_OBUF[0]
    P31                  OBUF (Prop_obuf_I_O)         1.962    12.698 r  sfp_4_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.698    sfp_4_led[0]
    P31                                                               r  sfp_4_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/rx_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.280ns  (logic 2.195ns (34.945%)  route 4.086ns (65.055%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.719     6.189    core_inst/coreclk_out
    SLICE_X166Y408       FDRE                                         r  core_inst/rx_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y408       FDRE (Prop_fdre_C_Q)         0.254     6.443 r  core_inst/rx_trigger_reg/Q
                         net (fo=15, routed)          4.086    10.528    led_OBUF[1]
    AR23                 OBUF (Prop_obuf_I_O)         1.941    12.469 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.469    led[1]
    AR23                                                              r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.268ns  (logic 2.085ns (48.846%)  route 2.183ns (51.154%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.926     6.396    <hidden>
    SLICE_X185Y482       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y482       FDRE (Prop_fdre_C_Q)         0.216     6.612 r  <hidden>
                         net (fo=2, routed)           0.632     7.244    sfp_1_status_vector[256]
    SLICE_X172Y482       LUT3 (Prop_lut3_I2_O)        0.043     7.287 r  sfp_1_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.551     8.838    sfp_1_led_OBUF[1]
    L15                  OBUF (Prop_obuf_I_O)         1.826    10.664 r  sfp_1_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.664    sfp_1_led[1]
    L15                                                               r  sfp_1_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.189ns  (logic 2.209ns (52.741%)  route 1.980ns (47.259%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.926     6.396    <hidden>
    SLICE_X185Y482       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y482       FDRE (Prop_fdre_C_Q)         0.216     6.612 r  <hidden>
                         net (fo=2, routed)           0.632     7.244    sfp_1_status_vector[256]
    SLICE_X172Y482       LUT3 (Prop_lut3_I2_O)        0.051     7.295 r  sfp_1_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.348     8.643    sfp_1_led_OBUF[0]
    G13                  OBUF (Prop_obuf_I_O)         1.942    10.585 r  sfp_1_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.585    sfp_1_led[0]
    G13                                                               r  sfp_1_led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.261ns  (logic 1.349ns (59.635%)  route 0.913ns (40.365%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        0.966     2.739    <hidden>
    SLICE_X185Y482       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y482       FDRE (Prop_fdre_C_Q)         0.100     2.839 r  <hidden>
                         net (fo=2, routed)           0.351     3.190    sfp_1_status_vector[256]
    SLICE_X172Y482       LUT3 (Prop_lut3_I2_O)        0.032     3.222 r  sfp_1_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.562     3.784    sfp_1_led_OBUF[0]
    G13                  OBUF (Prop_obuf_I_O)         1.217     5.000 r  sfp_1_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.000    sfp_1_led[0]
    G13                                                               r  sfp_1_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.300ns  (logic 1.274ns (55.389%)  route 1.026ns (44.611%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        0.966     2.739    <hidden>
    SLICE_X185Y482       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y482       FDRE (Prop_fdre_C_Q)         0.100     2.839 r  <hidden>
                         net (fo=2, routed)           0.351     3.190    sfp_1_status_vector[256]
    SLICE_X172Y482       LUT3 (Prop_lut3_I2_O)        0.028     3.218 r  sfp_1_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.675     3.893    sfp_1_led_OBUF[1]
    L15                  OBUF (Prop_obuf_I_O)         1.146     5.039 r  sfp_1_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.039    sfp_1_led[1]
    L15                                                               r  sfp_1_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/rx_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.343ns  (logic 1.378ns (41.224%)  route 1.965ns (58.776%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        0.851     2.624    core_inst/coreclk_out
    SLICE_X166Y408       FDRE                                         r  core_inst/rx_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y408       FDRE (Prop_fdre_C_Q)         0.118     2.742 r  core_inst/rx_trigger_reg/Q
                         net (fo=15, routed)          1.965     4.706    led_OBUF[1]
    AR23                 OBUF (Prop_obuf_I_O)         1.260     5.966 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.966    led[1]
    AR23                                                              r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.518ns  (logic 1.381ns (39.254%)  route 2.137ns (60.746%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        0.922     2.695    <hidden>
    SLICE_X205Y438       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y438       FDRE (Prop_fdre_C_Q)         0.100     2.795 r  <hidden>
                         net (fo=1, routed)           2.137     4.932    sfp_4_led_OBUF[0]
    P31                  OBUF (Prop_obuf_I_O)         1.281     6.212 r  sfp_4_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.212    sfp_4_led[0]
    P31                                                               r  sfp_4_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/rx_loopb_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.138ns  (logic 1.402ns (33.881%)  route 2.736ns (66.119%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        0.859     2.632    core_inst/coreclk_out
    SLICE_X172Y413       FDRE                                         r  core_inst/rx_loopb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y413       FDRE (Prop_fdre_C_Q)         0.107     2.739 r  core_inst/rx_loopb_reg/Q
                         net (fo=176, routed)         2.736     5.475    led_OBUF[0]
    AR22                 OBUF (Prop_obuf_I_O)         1.295     6.770 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.770    led[0]
    AR22                                                              r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.426ns  (logic 1.361ns (30.749%)  route 3.065ns (69.251%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.008     2.781    <hidden>
    SLICE_X210Y488       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y488       FDRE (Prop_fdre_C_Q)         0.118     2.899 r  <hidden>
                         net (fo=1, routed)           3.065     5.964    sfp_2_led_OBUF[0]
    AL22                 OBUF (Prop_obuf_I_O)         1.243     7.207 r  sfp_2_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.207    sfp_2_led[0]
    AL22                                                              r  sfp_2_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.445ns  (logic 1.387ns (31.203%)  route 3.058ns (68.797%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.000     2.773    <hidden>
    SLICE_X204Y464       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y464       FDRE (Prop_fdre_C_Q)         0.118     2.891 r  <hidden>
                         net (fo=1, routed)           3.058     5.949    sfp_3_led_OBUF[0]
    AY18                 OBUF (Prop_obuf_I_O)         1.269     7.218 r  sfp_3_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.218    sfp_3_led[0]
    AY18                                                              r  sfp_3_led[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_125mhz_mmcm_out
  To Clock:  clk_125mhz_mmcm_out

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2c_scl
                            (input port clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/scl_i_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.223ns  (logic 0.521ns (42.605%)  route 0.702ns (57.395%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        5.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    AK24                                              0.000     0.000 r  i2c_scl (INOUT)
                         net (fo=1, unset)            0.000     0.000    i2c_scl_IOBUF_inst/IO
    AK24                 IBUF (Prop_ibuf_I_O)         0.521     0.521 r  i2c_scl_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.702     1.223    si5324_i2c_master_inst/i2c_scl_IBUF
    SLICE_X53Y105        FDRE                                         r  si5324_i2c_master_inst/scl_i_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     0.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     1.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     1.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892     3.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     3.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.395     5.065    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X53Y105        FDRE                                         r  si5324_i2c_master_inst/scl_i_reg_reg/C

Slack:                    inf
  Source:                 i2c_sda
                            (input port clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/sda_i_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.174ns  (logic 0.518ns (44.159%)  route 0.655ns (55.841%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        5.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    AK25                                              0.000     0.000 r  i2c_sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    i2c_sda_IOBUF_inst/IO
    AK25                 IBUF (Prop_ibuf_I_O)         0.518     0.518 r  i2c_sda_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.655     1.174    si5324_i2c_master_inst/i2c_sda_IBUF
    SLICE_X53Y105        FDRE                                         r  si5324_i2c_master_inst/sda_i_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     0.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     1.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     1.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892     3.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     3.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.395     5.065    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X53Y105        FDRE                                         r  si5324_i2c_master_inst/sda_i_reg_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2c_sda
                            (input port clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/sda_i_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.407ns  (logic 0.058ns (14.174%)  route 0.349ns (85.826%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.289ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    AK25                                              0.000     0.000 r  i2c_sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    i2c_sda_IOBUF_inst/IO
    AK25                 IBUF (Prop_ibuf_I_O)         0.058     0.058 r  i2c_sda_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.349     0.407    si5324_i2c_master_inst/i2c_sda_IBUF
    SLICE_X53Y105        FDRE                                         r  si5324_i2c_master_inst/sda_i_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.957     3.289    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X53Y105        FDRE                                         r  si5324_i2c_master_inst/sda_i_reg_reg/C

Slack:                    inf
  Source:                 i2c_scl
                            (input port clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/scl_i_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.436ns  (logic 0.061ns (13.907%)  route 0.375ns (86.093%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.289ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    AK24                                              0.000     0.000 r  i2c_scl (INOUT)
                         net (fo=1, unset)            0.000     0.000    i2c_scl_IOBUF_inst/IO
    AK24                 IBUF (Prop_ibuf_I_O)         0.061     0.061 r  i2c_scl_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.375     0.436    si5324_i2c_master_inst/i2c_scl_IBUF
    SLICE_X53Y105        FDRE                                         r  si5324_i2c_master_inst/scl_i_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.957     3.289    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X53Y105        FDRE                                         r  si5324_i2c_master_inst/scl_i_reg_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.646ns  (logic 0.043ns (2.613%)  route 1.603ns (97.387%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.356     1.356    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X200Y488       LUT1 (Prop_lut1_I0_O)        0.043     1.399 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.247     1.646    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X200Y494       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.746     1.945    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X200Y494       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.646ns  (logic 0.043ns (2.613%)  route 1.603ns (97.387%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.356     1.356    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X200Y488       LUT1 (Prop_lut1_I0_O)        0.043     1.399 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.247     1.646    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X200Y494       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.746     1.945    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X200Y494       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.646ns  (logic 0.043ns (2.613%)  route 1.603ns (97.387%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.356     1.356    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X200Y488       LUT1 (Prop_lut1_I0_O)        0.043     1.399 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.247     1.646    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X200Y494       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.746     1.945    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X200Y494       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.646ns  (logic 0.043ns (2.613%)  route 1.603ns (97.387%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.356     1.356    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X200Y488       LUT1 (Prop_lut1_I0_O)        0.043     1.399 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.247     1.646    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X200Y494       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.746     1.945    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X200Y494       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.646ns  (logic 0.043ns (2.613%)  route 1.603ns (97.387%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.356     1.356    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X200Y488       LUT1 (Prop_lut1_I0_O)        0.043     1.399 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.247     1.646    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X200Y494       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.746     1.945    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X200Y494       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.911ns  (logic 0.028ns (3.074%)  route 0.883ns (96.926%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.763     0.763    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X200Y488       LUT1 (Prop_lut1_I0_O)        0.028     0.791 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.120     0.911    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X200Y494       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.602     1.240    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X200Y494       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.911ns  (logic 0.028ns (3.074%)  route 0.883ns (96.926%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.763     0.763    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X200Y488       LUT1 (Prop_lut1_I0_O)        0.028     0.791 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.120     0.911    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X200Y494       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.602     1.240    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X200Y494       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.911ns  (logic 0.028ns (3.074%)  route 0.883ns (96.926%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.763     0.763    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X200Y488       LUT1 (Prop_lut1_I0_O)        0.028     0.791 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.120     0.911    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X200Y494       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.602     1.240    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X200Y494       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.911ns  (logic 0.028ns (3.074%)  route 0.883ns (96.926%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.763     0.763    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X200Y488       LUT1 (Prop_lut1_I0_O)        0.028     0.791 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.120     0.911    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X200Y494       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.602     1.240    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X200Y494       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.911ns  (logic 0.028ns (3.074%)  route 0.883ns (96.926%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.763     0.763    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X200Y488       LUT1 (Prop_lut1_I0_O)        0.028     0.791 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.120     0.911    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X200Y494       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.602     1.240    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X200Y494       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.110ns  (logic 1.044ns (49.483%)  route 1.066ns (50.517%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    2.308ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.956     2.308    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/CLK
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                                r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.001     3.309 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXRESETDONE
                         net (fo=1, routed)           0.620     3.929    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_i
    SLICE_X211Y497       LUT2 (Prop_lut2_I0_O)        0.043     3.972 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.446     4.418    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg0
    SLICE_X206Y495       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.751     1.950    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X206Y495       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.012ns  (logic 1.044ns (51.880%)  route 0.968ns (48.120%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    2.308ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.956     2.308    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/CLK
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                                r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.001     3.309 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXRESETDONE
                         net (fo=1, routed)           0.620     3.929    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_i
    SLICE_X211Y497       LUT2 (Prop_lut2_I0_O)        0.043     3.972 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.348     4.320    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg0
    SLICE_X206Y495       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.751     1.950    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X206Y495       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.710ns  (logic 0.254ns (35.793%)  route 0.456ns (64.207%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.802     2.154    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X206Y495       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y495       FDRE (Prop_fdre_C_Q)         0.254     2.408 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/Q
                         net (fo=1, routed)           0.456     2.864    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg
    SLICE_X200Y489       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.743     1.942    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X200Y489       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.685ns  (logic 0.254ns (37.087%)  route 0.431ns (62.913%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.802     2.154    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X206Y495       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y495       FDRE (Prop_fdre_C_Q)         0.254     2.408 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/Q
                         net (fo=1, routed)           0.431     2.839    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/D[0]
    SLICE_X206Y494       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.751     1.950    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/CLK
    SLICE_X206Y494       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.666ns  (logic 0.216ns (32.416%)  route 0.450ns (67.584%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.795     2.147    <hidden>
    SLICE_X194Y495       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y495       FDRE (Prop_fdre_C_Q)         0.216     2.363 r  <hidden>
                         net (fo=147, routed)         0.450     2.813    <hidden>
    SLICE_X192Y489       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.740     1.939    <hidden>
    SLICE_X192Y489       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/signal_detect_comb_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.647ns  (logic 0.254ns (39.251%)  route 0.393ns (60.749%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.803     2.155    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X208Y494       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/signal_detect_comb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y494       FDRE (Prop_fdre_C_Q)         0.254     2.409 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/signal_detect_comb_reg/Q
                         net (fo=1, routed)           0.393     2.802    <hidden>
    SLICE_X202Y492       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.746     1.945    <hidden>
    SLICE_X202Y492       FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.100ns (29.382%)  route 0.240ns (70.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.445     0.983    <hidden>
    SLICE_X194Y495       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y495       FDRE (Prop_fdre_C_Q)         0.100     1.083 r  <hidden>
                         net (fo=147, routed)         0.240     1.323    <hidden>
    SLICE_X192Y489       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.598     1.236    <hidden>
    SLICE_X192Y489       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.347ns  (logic 0.118ns (34.018%)  route 0.229ns (65.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.451     0.989    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X206Y495       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y495       FDRE (Prop_fdre_C_Q)         0.118     1.107 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/Q
                         net (fo=1, routed)           0.229     1.336    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/D[0]
    SLICE_X206Y494       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.607     1.245    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/CLK
    SLICE_X206Y494       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/signal_detect_comb_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.348ns  (logic 0.118ns (33.897%)  route 0.230ns (66.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.240ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.451     0.989    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X208Y494       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/signal_detect_comb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y494       FDRE (Prop_fdre_C_Q)         0.118     1.107 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/signal_detect_comb_reg/Q
                         net (fo=1, routed)           0.230     1.337    <hidden>
    SLICE_X202Y492       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.602     1.240    <hidden>
    SLICE_X202Y492       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.378ns  (logic 0.118ns (31.246%)  route 0.260ns (68.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.451     0.989    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X206Y495       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y495       FDRE (Prop_fdre_C_Q)         0.118     1.107 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/Q
                         net (fo=1, routed)           0.260     1.367    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg
    SLICE_X200Y489       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.600     1.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X200Y489       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.536ns  (logic 0.128ns (23.893%)  route 0.408ns (76.107%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.986ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.448     0.986    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X203Y497       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y497       FDRE (Prop_fdre_C_Q)         0.100     1.086 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/data_out_reg/Q
                         net (fo=2, routed)           0.224     1.310    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_rxusrclk2
    SLICE_X211Y497       LUT2 (Prop_lut2_I1_O)        0.028     1.338 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.183     1.522    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg0
    SLICE_X206Y495       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.607     1.245    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X206Y495       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.587ns  (logic 0.128ns (21.799%)  route 0.459ns (78.201%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.986ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.448     0.986    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X203Y497       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y497       FDRE (Prop_fdre_C_Q)         0.100     1.086 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/data_out_reg/Q
                         net (fo=2, routed)           0.224     1.310    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_rxusrclk2
    SLICE_X211Y497       LUT2 (Prop_lut2_I1_O)        0.028     1.338 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.235     1.573    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg0
    SLICE_X206Y495       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.607     1.245    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X206Y495       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay            26 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.441ns  (logic 0.254ns (3.413%)  route 7.187ns (96.587%))
  Logic Levels:           0  
  Clock Path Skew:        -3.732ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    5.682ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.212     5.682    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y258        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y258        FDPE (Prop_fdpe_C_Q)         0.254     5.936 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         7.187    13.123    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/reset
    SLICE_X208Y491       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.751     1.950    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X208Y491       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.441ns  (logic 0.254ns (3.413%)  route 7.187ns (96.587%))
  Logic Levels:           0  
  Clock Path Skew:        -3.732ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    5.682ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.212     5.682    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y258        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y258        FDPE (Prop_fdpe_C_Q)         0.254     5.936 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         7.187    13.123    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/reset
    SLICE_X208Y491       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.751     1.950    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X208Y491       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.441ns  (logic 0.254ns (3.413%)  route 7.187ns (96.587%))
  Logic Levels:           0  
  Clock Path Skew:        -3.732ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    5.682ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.212     5.682    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y258        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y258        FDPE (Prop_fdpe_C_Q)         0.254     5.936 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         7.187    13.123    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/reset
    SLICE_X208Y491       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.751     1.950    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X208Y491       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.441ns  (logic 0.254ns (3.413%)  route 7.187ns (96.587%))
  Logic Levels:           0  
  Clock Path Skew:        -3.732ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    5.682ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.212     5.682    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y258        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y258        FDPE (Prop_fdpe_C_Q)         0.254     5.936 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         7.187    13.123    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/reset
    SLICE_X208Y491       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.751     1.950    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X208Y491       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.441ns  (logic 0.254ns (3.413%)  route 7.187ns (96.587%))
  Logic Levels:           0  
  Clock Path Skew:        -3.732ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    5.682ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.212     5.682    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y258        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y258        FDPE (Prop_fdpe_C_Q)         0.254     5.936 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         7.187    13.123    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/reset
    SLICE_X208Y491       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.751     1.950    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X208Y491       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.131ns  (logic 0.254ns (22.459%)  route 0.877ns (77.541%))
  Logic Levels:           0  
  Clock Path Skew:        -4.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    6.404ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.934     6.404    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/control_reg1_reg
    SLICE_X190Y488       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y488       FDRE (Prop_fdre_C_Q)         0.254     6.658 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.877     7.535    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X213Y493       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.752     1.951    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X213Y493       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.131ns  (logic 0.254ns (22.459%)  route 0.877ns (77.541%))
  Logic Levels:           0  
  Clock Path Skew:        -4.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    6.404ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.934     6.404    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/control_reg1_reg
    SLICE_X190Y488       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y488       FDRE (Prop_fdre_C_Q)         0.254     6.658 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.877     7.535    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X213Y493       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.752     1.951    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X213Y493       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.131ns  (logic 0.254ns (22.459%)  route 0.877ns (77.541%))
  Logic Levels:           0  
  Clock Path Skew:        -4.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    6.404ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.934     6.404    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/control_reg1_reg
    SLICE_X190Y488       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y488       FDRE (Prop_fdre_C_Q)         0.254     6.658 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.877     7.535    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X213Y493       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.752     1.951    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X213Y493       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.131ns  (logic 0.254ns (22.459%)  route 0.877ns (77.541%))
  Logic Levels:           0  
  Clock Path Skew:        -4.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    6.404ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.934     6.404    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/control_reg1_reg
    SLICE_X190Y488       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y488       FDRE (Prop_fdre_C_Q)         0.254     6.658 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.877     7.535    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X213Y493       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.752     1.951    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X213Y493       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.131ns  (logic 0.254ns (22.459%)  route 0.877ns (77.541%))
  Logic Levels:           0  
  Clock Path Skew:        -4.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    6.404ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.934     6.404    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/control_reg1_reg
    SLICE_X190Y488       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y488       FDRE (Prop_fdre_C_Q)         0.254     6.658 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.877     7.535    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X213Y493       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.752     1.951    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X213Y493       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.178ns  (logic 0.091ns (51.155%)  route 0.087ns (48.845%))
  Logic Levels:           0  
  Clock Path Skew:        -1.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    2.736ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        0.963     2.736    <hidden>
    SLICE_X182Y479       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y479       FDSE (Prop_fdse_C_Q)         0.091     2.827 r  <hidden>
                         net (fo=1, routed)           0.087     2.914    <hidden>
    SLICE_X183Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.560     1.198    <hidden>
    SLICE_X183Y479       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.193ns  (logic 0.100ns (51.771%)  route 0.093ns (48.229%))
  Logic Levels:           0  
  Clock Path Skew:        -1.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    2.733ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        0.960     2.733    <hidden>
    SLICE_X183Y476       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y476       FDRE (Prop_fdre_C_Q)         0.100     2.833 r  <hidden>
                         net (fo=1, routed)           0.093     2.926    <hidden>
    SLICE_X181Y476       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.555     1.193    <hidden>
    SLICE_X181Y476       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.198ns  (logic 0.107ns (53.968%)  route 0.091ns (46.033%))
  Logic Levels:           0  
  Clock Path Skew:        -1.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    2.733ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        0.960     2.733    <hidden>
    SLICE_X178Y477       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y477       FDRE (Prop_fdre_C_Q)         0.107     2.840 r  <hidden>
                         net (fo=1, routed)           0.091     2.931    <hidden>
    SLICE_X178Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.558     1.196    <hidden>
    SLICE_X178Y478       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.234ns  (logic 0.100ns (42.714%)  route 0.134ns (57.286%))
  Logic Levels:           0  
  Clock Path Skew:        -1.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    2.734ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        0.961     2.734    <hidden>
    SLICE_X177Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y479       FDRE (Prop_fdre_C_Q)         0.100     2.834 r  <hidden>
                         net (fo=1, routed)           0.134     2.968    <hidden>
    SLICE_X177Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.560     1.198    <hidden>
    SLICE_X177Y481       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.191%)  route 0.099ns (49.809%))
  Logic Levels:           0  
  Clock Path Skew:        -1.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    2.772ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        0.999     2.772    <hidden>
    SLICE_X193Y491       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y491       FDRE (Prop_fdre_C_Q)         0.100     2.872 r  <hidden>
                         net (fo=1, routed)           0.099     2.971    <hidden>
    SLICE_X194Y491       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.600     1.238    <hidden>
    SLICE_X194Y491       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.238ns  (logic 0.100ns (42.029%)  route 0.138ns (57.971%))
  Logic Levels:           0  
  Clock Path Skew:        -1.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    2.737ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        0.964     2.737    <hidden>
    SLICE_X183Y480       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y480       FDRE (Prop_fdre_C_Q)         0.100     2.837 r  <hidden>
                         net (fo=1, routed)           0.138     2.975    <hidden>
    SLICE_X182Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.562     1.200    <hidden>
    SLICE_X182Y481       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.792%)  route 0.145ns (59.208%))
  Logic Levels:           0  
  Clock Path Skew:        -1.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    2.734ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        0.961     2.734    <hidden>
    SLICE_X183Y477       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y477       FDSE (Prop_fdse_C_Q)         0.100     2.834 r  <hidden>
                         net (fo=1, routed)           0.145     2.979    <hidden>
    SLICE_X183Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.560     1.198    <hidden>
    SLICE_X183Y479       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.626%)  route 0.146ns (59.374%))
  Logic Levels:           0  
  Clock Path Skew:        -1.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    2.737ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        0.964     2.737    <hidden>
    SLICE_X183Y480       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y480       FDRE (Prop_fdre_C_Q)         0.100     2.837 r  <hidden>
                         net (fo=1, routed)           0.146     2.983    <hidden>
    SLICE_X183Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.562     1.200    <hidden>
    SLICE_X183Y481       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.100ns (37.882%)  route 0.164ns (62.118%))
  Logic Levels:           0  
  Clock Path Skew:        -1.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    2.736ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        0.963     2.736    <hidden>
    SLICE_X181Y480       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y480       FDRE (Prop_fdre_C_Q)         0.100     2.836 r  <hidden>
                         net (fo=1, routed)           0.164     3.000    <hidden>
    SLICE_X179Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.561     1.199    <hidden>
    SLICE_X179Y481       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.100ns (35.825%)  route 0.179ns (64.175%))
  Logic Levels:           0  
  Clock Path Skew:        -1.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    2.733ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        0.960     2.733    <hidden>
    SLICE_X183Y476       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y476       FDRE (Prop_fdre_C_Q)         0.100     2.833 r  <hidden>
                         net (fo=1, routed)           0.179     3.012    <hidden>
    SLICE_X182Y476       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.556     1.194    <hidden>
    SLICE_X182Y476       FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.414ns  (logic 0.043ns (1.781%)  route 2.371ns (98.219%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.356     1.356    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X200Y488       LUT1 (Prop_lut1_I0_O)        0.043     1.399 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          1.015     2.414    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X183Y485       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.509     3.859    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/CLK
    SLICE_X183Y485       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.414ns  (logic 0.043ns (1.781%)  route 2.371ns (98.219%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.356     1.356    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X200Y488       LUT1 (Prop_lut1_I0_O)        0.043     1.399 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          1.015     2.414    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X183Y485       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.509     3.859    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/CLK
    SLICE_X183Y485       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.414ns  (logic 0.043ns (1.781%)  route 2.371ns (98.219%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.356     1.356    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X200Y488       LUT1 (Prop_lut1_I0_O)        0.043     1.399 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          1.015     2.414    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X183Y485       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.509     3.859    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/CLK
    SLICE_X183Y485       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.414ns  (logic 0.043ns (1.781%)  route 2.371ns (98.219%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.356     1.356    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X200Y488       LUT1 (Prop_lut1_I0_O)        0.043     1.399 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          1.015     2.414    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X183Y485       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.509     3.859    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/CLK
    SLICE_X183Y485       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.414ns  (logic 0.043ns (1.781%)  route 2.371ns (98.219%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.356     1.356    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X200Y488       LUT1 (Prop_lut1_I0_O)        0.043     1.399 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          1.015     2.414    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X183Y485       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.509     3.859    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/CLK
    SLICE_X183Y485       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.755ns  (logic 0.043ns (2.451%)  route 1.712ns (97.549%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.356     1.356    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X200Y488       LUT1 (Prop_lut1_I0_O)        0.043     1.399 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.356     1.755    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X192Y494       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.563     3.913    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/CLK
    SLICE_X192Y494       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.755ns  (logic 0.043ns (2.451%)  route 1.712ns (97.549%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.356     1.356    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X200Y488       LUT1 (Prop_lut1_I0_O)        0.043     1.399 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.356     1.755    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X192Y494       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.563     3.913    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/CLK
    SLICE_X192Y494       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.755ns  (logic 0.043ns (2.451%)  route 1.712ns (97.549%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.356     1.356    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X200Y488       LUT1 (Prop_lut1_I0_O)        0.043     1.399 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.356     1.755    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X192Y494       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.563     3.913    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/CLK
    SLICE_X192Y494       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.755ns  (logic 0.043ns (2.451%)  route 1.712ns (97.549%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.356     1.356    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X200Y488       LUT1 (Prop_lut1_I0_O)        0.043     1.399 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.356     1.755    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X192Y494       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.563     3.913    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/CLK
    SLICE_X192Y494       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.755ns  (logic 0.043ns (2.451%)  route 1.712ns (97.549%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.356     1.356    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X200Y488       LUT1 (Prop_lut1_I0_O)        0.043     1.399 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.356     1.755    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X192Y494       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.563     3.913    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/CLK
    SLICE_X192Y494       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.627ns  (logic 0.028ns (4.467%)  route 0.599ns (95.533%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.437     0.437    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X209Y471       LUT1 (Prop_lut1_I0_O)        0.028     0.465 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.162     0.627    sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X206Y466       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.290     2.919    sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X206Y466       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.627ns  (logic 0.028ns (4.467%)  route 0.599ns (95.533%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.437     0.437    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X209Y471       LUT1 (Prop_lut1_I0_O)        0.028     0.465 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.162     0.627    sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X206Y466       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.290     2.919    sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X206Y466       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.627ns  (logic 0.028ns (4.467%)  route 0.599ns (95.533%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.437     0.437    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X209Y471       LUT1 (Prop_lut1_I0_O)        0.028     0.465 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.162     0.627    sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X206Y466       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.290     2.919    sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X206Y466       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.627ns  (logic 0.028ns (4.467%)  route 0.599ns (95.533%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.437     0.437    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X209Y471       LUT1 (Prop_lut1_I0_O)        0.028     0.465 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.162     0.627    sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X206Y466       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.290     2.919    sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X206Y466       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.627ns  (logic 0.028ns (4.467%)  route 0.599ns (95.533%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.437     0.437    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X209Y471       LUT1 (Prop_lut1_I0_O)        0.028     0.465 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.162     0.627    sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X206Y466       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.290     2.919    sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X206Y466       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.812ns  (logic 0.028ns (3.448%)  route 0.784ns (96.552%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.605     0.605    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X215Y449       LUT1 (Prop_lut1_I0_O)        0.028     0.633 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.179     0.812    sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X215Y445       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.201     2.830    sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X215Y445       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.812ns  (logic 0.028ns (3.448%)  route 0.784ns (96.552%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.605     0.605    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X215Y449       LUT1 (Prop_lut1_I0_O)        0.028     0.633 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.179     0.812    sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X215Y445       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.201     2.830    sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X215Y445       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.812ns  (logic 0.028ns (3.448%)  route 0.784ns (96.552%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.605     0.605    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X215Y449       LUT1 (Prop_lut1_I0_O)        0.028     0.633 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.179     0.812    sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X215Y445       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.201     2.830    sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X215Y445       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.812ns  (logic 0.028ns (3.448%)  route 0.784ns (96.552%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.605     0.605    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X215Y449       LUT1 (Prop_lut1_I0_O)        0.028     0.633 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.179     0.812    sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X215Y445       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.201     2.830    sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X215Y445       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.812ns  (logic 0.028ns (3.448%)  route 0.784ns (96.552%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.605     0.605    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X215Y449       LUT1 (Prop_lut1_I0_O)        0.028     0.633 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.179     0.812    sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X215Y445       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.201     2.830    sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X215Y445       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  To Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.424ns  (logic 1.022ns (42.158%)  route 1.402ns (57.842%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.858ns
    Source Clock Delay      (SCD):    4.707ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         2.149     4.707    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i_1
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                                r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL (Prop_gthe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.979     5.686 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXRESETDONE
                         net (fo=1, routed)           1.402     7.088    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_i
    SLICE_X179Y485       LUT2 (Prop_lut2_I0_O)        0.043     7.131 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_reg_i_1/O
                         net (fo=1, routed)           0.000     7.131    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg0
    SLICE_X179Y485       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.508     3.858    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/CLK
    SLICE_X179Y485       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.817ns  (logic 1.022ns (56.257%)  route 0.795ns (43.743%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns
    Source Clock Delay      (SCD):    4.698ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         2.140     4.698    sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/txusrclk2
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                                r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL (Prop_gthe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.979     5.677 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXRESETDONE
                         net (fo=1, routed)           0.795     6.472    sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_i
    SLICE_X203Y465       LUT2 (Prop_lut2_I0_O)        0.043     6.515 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_reg_i_1/O
                         net (fo=1, routed)           0.000     6.515    sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg0
    SLICE_X203Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.561     3.911    sfp_3_pcs_pma_inst/inst/txusrclk2
    SLICE_X203Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.699ns  (logic 1.022ns (60.139%)  route 0.677ns (39.861%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.925ns
    Source Clock Delay      (SCD):    4.698ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         2.140     4.698    sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/txusrclk2
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                                r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL (Prop_gthe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.979     5.677 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXRESETDONE
                         net (fo=1, routed)           0.677     6.354    sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_i
    SLICE_X220Y495       LUT2 (Prop_lut2_I0_O)        0.043     6.397 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_reg_i_1/O
                         net (fo=1, routed)           0.000     6.397    sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg0
    SLICE_X220Y495       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.575     3.925    sfp_2_pcs_pma_inst/inst/txusrclk2
    SLICE_X220Y495       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.675ns  (logic 1.022ns (61.025%)  route 0.653ns (38.975%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.843ns
    Source Clock Delay      (SCD):    4.707ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         2.149     4.707    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/txusrclk2
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                                r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL (Prop_gthe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.979     5.686 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXRESETDONE
                         net (fo=1, routed)           0.653     6.339    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_i
    SLICE_X218Y445       LUT2 (Prop_lut2_I0_O)        0.043     6.382 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_reg_i_1/O
                         net (fo=1, routed)           0.000     6.382    sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg0
    SLICE_X218Y445       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.493     3.843    sfp_4_pcs_pma_inst/inst/txusrclk2
    SLICE_X218Y445       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.354ns  (logic 0.254ns (71.821%)  route 0.100ns (28.179%))
  Logic Levels:           0  
  Clock Path Skew:        -0.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.925ns
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.999     4.557    sfp_2_pcs_pma_inst/inst/txusrclk2
    SLICE_X220Y495       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y495       FDRE (Prop_fdre_C_Q)         0.254     4.811 r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/Q
                         net (fo=1, routed)           0.100     4.911    sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg
    SLICE_X220Y495       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.575     3.925    sfp_2_pcs_pma_inst/inst/txusrclk2
    SLICE_X220Y495       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.316ns  (logic 0.216ns (68.429%)  route 0.100ns (31.571%))
  Logic Levels:           0  
  Clock Path Skew:        -0.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns
    Source Clock Delay      (SCD):    4.541ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.983     4.541    sfp_3_pcs_pma_inst/inst/txusrclk2
    SLICE_X203Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y465       FDRE (Prop_fdre_C_Q)         0.216     4.757 r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/Q
                         net (fo=1, routed)           0.100     4.857    sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg
    SLICE_X203Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.561     3.911    sfp_3_pcs_pma_inst/inst/txusrclk2
    SLICE_X203Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.316ns  (logic 0.216ns (68.429%)  route 0.100ns (31.571%))
  Logic Levels:           0  
  Clock Path Skew:        -0.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.858ns
    Source Clock Delay      (SCD):    4.487ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.929     4.487    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/CLK
    SLICE_X179Y485       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y485       FDRE (Prop_fdre_C_Q)         0.216     4.703 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/Q
                         net (fo=1, routed)           0.100     4.803    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg
    SLICE_X179Y485       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.508     3.858    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/CLK
    SLICE_X179Y485       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.321ns  (logic 0.216ns (67.361%)  route 0.105ns (32.639%))
  Logic Levels:           0  
  Clock Path Skew:        -0.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.843ns
    Source Clock Delay      (SCD):    4.401ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.843     4.401    sfp_4_pcs_pma_inst/inst/txusrclk2
    SLICE_X218Y445       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y445       FDRE (Prop_fdre_C_Q)         0.216     4.617 r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/Q
                         net (fo=1, routed)           0.105     4.722    sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg
    SLICE_X218Y445       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.493     3.843    sfp_4_pcs_pma_inst/inst/txusrclk2
    SLICE_X218Y445       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.633%)  route 0.060ns (37.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.830ns
    Source Clock Delay      (SCD):    2.459ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.931     2.459    sfp_4_pcs_pma_inst/inst/txusrclk2
    SLICE_X218Y445       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y445       FDRE (Prop_fdre_C_Q)         0.100     2.559 r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/Q
                         net (fo=1, routed)           0.060     2.619    sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg
    SLICE_X218Y445       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.201     2.830    sfp_4_pcs_pma_inst/inst/txusrclk2
    SLICE_X218Y445       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.884ns
    Source Clock Delay      (SCD):    2.495ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.967     2.495    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/CLK
    SLICE_X179Y485       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y485       FDRE (Prop_fdre_C_Q)         0.100     2.595 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/Q
                         net (fo=1, routed)           0.055     2.650    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg
    SLICE_X179Y485       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.255     2.884    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/CLK
    SLICE_X179Y485       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.916ns
    Source Clock Delay      (SCD):    2.528ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.000     2.528    sfp_3_pcs_pma_inst/inst/txusrclk2
    SLICE_X203Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y465       FDRE (Prop_fdre_C_Q)         0.100     2.628 r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/Q
                         net (fo=1, routed)           0.055     2.683    sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg
    SLICE_X203Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.287     2.916    sfp_3_pcs_pma_inst/inst/txusrclk2
    SLICE_X203Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.344%)  route 0.055ns (31.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.930ns
    Source Clock Delay      (SCD):    2.539ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.011     2.539    sfp_2_pcs_pma_inst/inst/txusrclk2
    SLICE_X220Y495       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y495       FDRE (Prop_fdre_C_Q)         0.118     2.657 r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/Q
                         net (fo=1, routed)           0.055     2.712    sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg
    SLICE_X220Y495       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.301     2.930    sfp_2_pcs_pma_inst/inst/txusrclk2
    SLICE_X220Y495       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.128ns (41.393%)  route 0.181ns (58.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.830ns
    Source Clock Delay      (SCD):    2.459ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.931     2.459    sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X218Y445       FDRE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y445       FDRE (Prop_fdre_C_Q)         0.100     2.559 r  sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/data_out_reg/Q
                         net (fo=1, routed)           0.181     2.740    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_txusrclk2
    SLICE_X218Y445       LUT2 (Prop_lut2_I1_O)        0.028     2.768 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_reg_i_1/O
                         net (fo=1, routed)           0.000     2.768    sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg0
    SLICE_X218Y445       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.201     2.830    sfp_4_pcs_pma_inst/inst/txusrclk2
    SLICE_X218Y445       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.561%)  route 0.180ns (58.439%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.884ns
    Source Clock Delay      (SCD):    2.495ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.967     2.495    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/CLK
    SLICE_X179Y485       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y485       FDRE (Prop_fdre_C_Q)         0.100     2.595 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/data_out_reg/Q
                         net (fo=1, routed)           0.180     2.775    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_txusrclk2
    SLICE_X179Y485       LUT2 (Prop_lut2_I1_O)        0.028     2.803 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_reg_i_1/O
                         net (fo=1, routed)           0.000     2.803    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg0
    SLICE_X179Y485       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.255     2.884    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/CLK
    SLICE_X179Y485       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.561%)  route 0.180ns (58.439%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.916ns
    Source Clock Delay      (SCD):    2.528ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.000     2.528    sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X203Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y465       FDRE (Prop_fdre_C_Q)         0.100     2.628 r  sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/data_out_reg/Q
                         net (fo=1, routed)           0.180     2.808    sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_txusrclk2
    SLICE_X203Y465       LUT2 (Prop_lut2_I1_O)        0.028     2.836 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_reg_i_1/O
                         net (fo=1, routed)           0.000     2.836    sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg0
    SLICE_X203Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.287     2.916    sfp_3_pcs_pma_inst/inst/txusrclk2
    SLICE_X203Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.146ns (43.979%)  route 0.186ns (56.021%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.930ns
    Source Clock Delay      (SCD):    2.539ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.011     2.539    sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X220Y495       FDRE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y495       FDRE (Prop_fdre_C_Q)         0.118     2.657 r  sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/data_out_reg/Q
                         net (fo=1, routed)           0.186     2.843    sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_txusrclk2
    SLICE_X220Y495       LUT2 (Prop_lut2_I1_O)        0.028     2.871 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_reg_i_1/O
                         net (fo=1, routed)           0.000     2.871    sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg0
    SLICE_X220Y495       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.301     2.930    sfp_2_pcs_pma_inst/inst/txusrclk2
    SLICE_X220Y495       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK

Max Delay           301 Endpoints
Min Delay           321 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/reset_pulse_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.354ns  (logic 0.216ns (15.957%)  route 1.138ns (84.043%))
  Logic Levels:           0  
  Clock Path Skew:        -2.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.864ns
    Source Clock Delay      (SCD):    6.443ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.973     6.443    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out
    SLICE_X201Y472       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/reset_pulse_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y472       FDRE (Prop_fdre_C_Q)         0.216     6.659 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/reset_pulse_reg[0]/Q
                         net (fo=30, routed)          1.138     7.796    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/Q[0]
    SLICE_X183Y494       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.514     3.864    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/CLK
    SLICE_X183Y494       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/reset_pulse_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.354ns  (logic 0.216ns (15.957%)  route 1.138ns (84.043%))
  Logic Levels:           0  
  Clock Path Skew:        -2.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.864ns
    Source Clock Delay      (SCD):    6.443ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.973     6.443    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out
    SLICE_X201Y472       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/reset_pulse_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y472       FDRE (Prop_fdre_C_Q)         0.216     6.659 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/reset_pulse_reg[0]/Q
                         net (fo=30, routed)          1.138     7.796    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/Q[0]
    SLICE_X183Y494       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.514     3.864    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/CLK
    SLICE_X183Y494       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/reset_pulse_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.354ns  (logic 0.216ns (15.957%)  route 1.138ns (84.043%))
  Logic Levels:           0  
  Clock Path Skew:        -2.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.864ns
    Source Clock Delay      (SCD):    6.443ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.973     6.443    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out
    SLICE_X201Y472       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/reset_pulse_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y472       FDRE (Prop_fdre_C_Q)         0.216     6.659 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/reset_pulse_reg[0]/Q
                         net (fo=30, routed)          1.138     7.796    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/Q[0]
    SLICE_X183Y494       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.514     3.864    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/CLK
    SLICE_X183Y494       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/reset_pulse_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.354ns  (logic 0.216ns (15.957%)  route 1.138ns (84.043%))
  Logic Levels:           0  
  Clock Path Skew:        -2.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.864ns
    Source Clock Delay      (SCD):    6.443ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.973     6.443    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out
    SLICE_X201Y472       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/reset_pulse_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y472       FDRE (Prop_fdre_C_Q)         0.216     6.659 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/reset_pulse_reg[0]/Q
                         net (fo=30, routed)          1.138     7.796    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/Q[0]
    SLICE_X183Y494       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.514     3.864    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/CLK
    SLICE_X183Y494       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/reset_pulse_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.354ns  (logic 0.216ns (15.957%)  route 1.138ns (84.043%))
  Logic Levels:           0  
  Clock Path Skew:        -2.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.864ns
    Source Clock Delay      (SCD):    6.443ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.973     6.443    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out
    SLICE_X201Y472       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/reset_pulse_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y472       FDRE (Prop_fdre_C_Q)         0.216     6.659 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/reset_pulse_reg[0]/Q
                         net (fo=30, routed)          1.138     7.796    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/Q[0]
    SLICE_X183Y494       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.514     3.864    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/CLK
    SLICE_X183Y494       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.418ns  (logic 0.254ns (17.914%)  route 1.164ns (82.086%))
  Logic Levels:           0  
  Clock Path Skew:        -2.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.839ns
    Source Clock Delay      (SCD):    6.305ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.835     6.305    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/coreclk
    SLICE_X206Y437       FDRE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y437       FDRE (Prop_fdre_C_Q)         0.254     6.559 f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/Q
                         net (fo=26, routed)          1.164     7.723    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/AS[0]
    SLICE_X215Y438       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.489     3.839    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/txusrclk2
    SLICE_X215Y438       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.418ns  (logic 0.254ns (17.914%)  route 1.164ns (82.086%))
  Logic Levels:           0  
  Clock Path Skew:        -2.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.839ns
    Source Clock Delay      (SCD):    6.305ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.835     6.305    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/coreclk
    SLICE_X206Y437       FDRE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y437       FDRE (Prop_fdre_C_Q)         0.254     6.559 f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/Q
                         net (fo=26, routed)          1.164     7.723    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/AS[0]
    SLICE_X215Y438       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.489     3.839    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/txusrclk2
    SLICE_X215Y438       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.418ns  (logic 0.254ns (17.914%)  route 1.164ns (82.086%))
  Logic Levels:           0  
  Clock Path Skew:        -2.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.839ns
    Source Clock Delay      (SCD):    6.305ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.835     6.305    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/coreclk
    SLICE_X206Y437       FDRE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y437       FDRE (Prop_fdre_C_Q)         0.254     6.559 f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/Q
                         net (fo=26, routed)          1.164     7.723    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/AS[0]
    SLICE_X215Y438       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.489     3.839    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/txusrclk2
    SLICE_X215Y438       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.418ns  (logic 0.254ns (17.914%)  route 1.164ns (82.086%))
  Logic Levels:           0  
  Clock Path Skew:        -2.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.839ns
    Source Clock Delay      (SCD):    6.305ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.835     6.305    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/coreclk
    SLICE_X206Y437       FDRE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y437       FDRE (Prop_fdre_C_Q)         0.254     6.559 f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/Q
                         net (fo=26, routed)          1.164     7.723    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/AS[0]
    SLICE_X215Y438       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.489     3.839    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/txusrclk2
    SLICE_X215Y438       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.418ns  (logic 0.254ns (17.914%)  route 1.164ns (82.086%))
  Logic Levels:           0  
  Clock Path Skew:        -2.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.839ns
    Source Clock Delay      (SCD):    6.305ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.835     6.305    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/coreclk
    SLICE_X206Y437       FDRE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y437       FDRE (Prop_fdre_C_Q)         0.254     6.559 f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/Q
                         net (fo=26, routed)          1.164     7.723    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/AS[0]
    SLICE_X215Y438       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.489     3.839    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/txusrclk2
    SLICE_X215Y438       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.163ns  (logic 0.100ns (61.237%)  route 0.063ns (38.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.905ns
    Source Clock Delay      (SCD):    2.764ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        0.991     2.764    <hidden>
    SLICE_X198Y474       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y474       FDRE (Prop_fdre_C_Q)         0.100     2.864 r  <hidden>
                         net (fo=2, routed)           0.063     2.927    <hidden>
    SLICE_X199Y474       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.276     2.905    <hidden>
    SLICE_X199Y474       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.233ns  (logic 0.100ns (43.004%)  route 0.133ns (56.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.823ns
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        0.927     2.700    <hidden>
    SLICE_X214Y434       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y434       FDSE (Prop_fdse_C_Q)         0.100     2.800 r  <hidden>
                         net (fo=2, routed)           0.133     2.932    <hidden>
    SLICE_X214Y433       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.194     2.823    <hidden>
    SLICE_X214Y433       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.118ns (45.775%)  route 0.140ns (54.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.822ns
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        0.926     2.699    <hidden>
    SLICE_X212Y434       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y434       FDSE (Prop_fdse_C_Q)         0.118     2.817 r  <hidden>
                         net (fo=2, routed)           0.140     2.957    <hidden>
    SLICE_X213Y434       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.193     2.822    <hidden>
    SLICE_X213Y434       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.091ns (33.384%)  route 0.182ns (66.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.830ns
    Source Clock Delay      (SCD):    2.703ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        0.930     2.703    <hidden>
    SLICE_X213Y445       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y445       FDSE (Prop_fdse_C_Q)         0.091     2.794 r  <hidden>
                         net (fo=2, routed)           0.182     2.975    <hidden>
    SLICE_X217Y445       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.201     2.830    <hidden>
    SLICE_X217Y445       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.215ns  (logic 0.100ns (46.556%)  route 0.115ns (53.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.906ns
    Source Clock Delay      (SCD):    2.764ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        0.991     2.764    <hidden>
    SLICE_X198Y474       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y474       FDSE (Prop_fdse_C_Q)         0.100     2.864 r  <hidden>
                         net (fo=2, routed)           0.115     2.979    <hidden>
    SLICE_X199Y473       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.277     2.906    <hidden>
    SLICE_X199Y473       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.290ns  (logic 0.100ns (34.507%)  route 0.190ns (65.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.822ns
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        0.925     2.698    <hidden>
    SLICE_X211Y433       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y433       FDRE (Prop_fdre_C_Q)         0.100     2.798 r  <hidden>
                         net (fo=2, routed)           0.190     2.988    <hidden>
    SLICE_X213Y434       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.193     2.822    <hidden>
    SLICE_X213Y434       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.287ns  (logic 0.100ns (34.884%)  route 0.187ns (65.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.830ns
    Source Clock Delay      (SCD):    2.703ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        0.930     2.703    <hidden>
    SLICE_X213Y444       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y444       FDRE (Prop_fdre_C_Q)         0.100     2.803 r  <hidden>
                         net (fo=2, routed)           0.187     2.989    <hidden>
    SLICE_X217Y444       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.201     2.830    <hidden>
    SLICE_X217Y444       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.293ns  (logic 0.100ns (34.106%)  route 0.193ns (65.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.830ns
    Source Clock Delay      (SCD):    2.703ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        0.930     2.703    <hidden>
    SLICE_X213Y444       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y444       FDRE (Prop_fdre_C_Q)         0.100     2.803 r  <hidden>
                         net (fo=2, routed)           0.193     2.996    <hidden>
    SLICE_X217Y444       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.201     2.830    <hidden>
    SLICE_X217Y444       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.100ns (42.585%)  route 0.135ns (57.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.906ns
    Source Clock Delay      (SCD):    2.764ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        0.991     2.764    <hidden>
    SLICE_X198Y474       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y474       FDRE (Prop_fdre_C_Q)         0.100     2.864 r  <hidden>
                         net (fo=2, routed)           0.135     2.999    <hidden>
    SLICE_X199Y473       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.277     2.906    <hidden>
    SLICE_X199Y473       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.100ns (33.085%)  route 0.202ns (66.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.823ns
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        0.925     2.698    <hidden>
    SLICE_X211Y433       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y433       FDRE (Prop_fdre_C_Q)         0.100     2.798 r  <hidden>
                         net (fo=2, routed)           0.202     3.000    <hidden>
    SLICE_X214Y433       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.194     2.823    <hidden>
    SLICE_X214Y433       FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.417ns  (logic 0.043ns (3.035%)  route 1.374ns (96.965%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.937     0.937    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X219Y492       LUT1 (Prop_lut1_I0_O)        0.043     0.980 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.437     1.417    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X219Y492       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.754     1.953    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X219Y492       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.417ns  (logic 0.043ns (3.035%)  route 1.374ns (96.965%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.937     0.937    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X219Y492       LUT1 (Prop_lut1_I0_O)        0.043     0.980 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.437     1.417    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X219Y492       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.754     1.953    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X219Y492       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.417ns  (logic 0.043ns (3.035%)  route 1.374ns (96.965%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.937     0.937    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X219Y492       LUT1 (Prop_lut1_I0_O)        0.043     0.980 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.437     1.417    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X219Y492       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.754     1.953    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X219Y492       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.417ns  (logic 0.043ns (3.035%)  route 1.374ns (96.965%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.937     0.937    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X219Y492       LUT1 (Prop_lut1_I0_O)        0.043     0.980 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.437     1.417    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X219Y492       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.754     1.953    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X219Y492       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.417ns  (logic 0.043ns (3.035%)  route 1.374ns (96.965%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.937     0.937    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X219Y492       LUT1 (Prop_lut1_I0_O)        0.043     0.980 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.437     1.417    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X219Y492       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.754     1.953    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X219Y492       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.743ns  (logic 0.028ns (3.770%)  route 0.715ns (96.230%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.496     0.496    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X219Y492       LUT1 (Prop_lut1_I0_O)        0.028     0.524 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.219     0.743    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X219Y492       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.610     1.248    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X219Y492       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.743ns  (logic 0.028ns (3.770%)  route 0.715ns (96.230%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.496     0.496    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X219Y492       LUT1 (Prop_lut1_I0_O)        0.028     0.524 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.219     0.743    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X219Y492       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.610     1.248    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X219Y492       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.743ns  (logic 0.028ns (3.770%)  route 0.715ns (96.230%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.496     0.496    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X219Y492       LUT1 (Prop_lut1_I0_O)        0.028     0.524 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.219     0.743    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X219Y492       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.610     1.248    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X219Y492       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.743ns  (logic 0.028ns (3.770%)  route 0.715ns (96.230%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.496     0.496    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X219Y492       LUT1 (Prop_lut1_I0_O)        0.028     0.524 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.219     0.743    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X219Y492       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.610     1.248    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X219Y492       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.743ns  (logic 0.028ns (3.770%)  route 0.715ns (96.230%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.496     0.496    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X219Y492       LUT1 (Prop_lut1_I0_O)        0.028     0.524 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.219     0.743    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X219Y492       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.610     1.248    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X219Y492       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.073ns  (logic 1.044ns (50.363%)  route 1.029ns (49.637%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    2.301ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.949     2.301    sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/CLK
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                                r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.001     3.302 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXRESETDONE
                         net (fo=1, routed)           0.533     3.835    sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_i
    SLICE_X218Y489       LUT2 (Prop_lut2_I0_O)        0.043     3.878 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.496     4.374    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X218Y486       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.751     1.950    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X218Y486       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.186ns  (logic 0.254ns (11.621%)  route 1.932ns (88.379%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.785     2.137    <hidden>
    SLICE_X210Y475       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y475       FDRE (Prop_fdre_C_Q)         0.254     2.391 r  <hidden>
                         net (fo=131, routed)         1.932     4.323    <hidden>
    SLICE_X214Y485       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.750     1.949    <hidden>
    SLICE_X214Y485       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.859ns  (logic 1.044ns (56.161%)  route 0.815ns (43.839%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    2.301ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.949     2.301    sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/CLK
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                                r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.001     3.302 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXRESETDONE
                         net (fo=1, routed)           0.533     3.835    sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_i
    SLICE_X218Y489       LUT2 (Prop_lut2_I0_O)        0.043     3.878 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.282     4.160    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X219Y490       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     1.952    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X219Y490       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/signal_detect_comb_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.589ns  (logic 0.216ns (36.650%)  route 0.373ns (63.350%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.801     2.153    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X215Y488       FDRE                                         r  sfp_2_pcs_pma_inst/inst/signal_detect_comb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y488       FDRE (Prop_fdre_C_Q)         0.216     2.369 r  sfp_2_pcs_pma_inst/inst/signal_detect_comb_reg/Q
                         net (fo=1, routed)           0.373     2.742    <hidden>
    SLICE_X212Y486       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.749     1.948    <hidden>
    SLICE_X212Y486       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.562ns  (logic 0.216ns (38.422%)  route 0.346ns (61.578%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    2.156ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.804     2.156    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X219Y490       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y490       FDRE (Prop_fdre_C_Q)         0.216     2.372 r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/Q
                         net (fo=1, routed)           0.346     2.718    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg
    SLICE_X219Y490       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     1.952    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X219Y490       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.389ns  (logic 0.216ns (55.539%)  route 0.173ns (44.461%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.801     2.153    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X218Y486       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y486       FDRE (Prop_fdre_C_Q)         0.216     2.369 r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/Q
                         net (fo=1, routed)           0.173     2.542    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/D[0]
    SLICE_X218Y485       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.750     1.949    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/CLK
    SLICE_X218Y485       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.194ns  (logic 0.100ns (51.569%)  route 0.094ns (48.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.450     0.988    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X218Y486       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y486       FDRE (Prop_fdre_C_Q)         0.100     1.088 r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/Q
                         net (fo=1, routed)           0.094     1.182    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/D[0]
    SLICE_X218Y485       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.606     1.244    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/CLK
    SLICE_X218Y485       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.281ns  (logic 0.100ns (35.565%)  route 0.181ns (64.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.453     0.991    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X219Y490       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y490       FDRE (Prop_fdre_C_Q)         0.100     1.091 r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/Q
                         net (fo=1, routed)           0.181     1.272    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg
    SLICE_X219Y490       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.610     1.248    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X219Y490       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/signal_detect_comb_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.100ns (31.913%)  route 0.213ns (68.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.452     0.990    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X215Y488       FDRE                                         r  sfp_2_pcs_pma_inst/inst/signal_detect_comb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y488       FDRE (Prop_fdre_C_Q)         0.100     1.090 r  sfp_2_pcs_pma_inst/inst/signal_detect_comb_reg/Q
                         net (fo=1, routed)           0.213     1.303    <hidden>
    SLICE_X212Y486       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.604     1.242    <hidden>
    SLICE_X212Y486       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.493ns  (logic 0.128ns (25.943%)  route 0.365ns (74.057%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.453     0.991    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X219Y490       FDRE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y490       FDRE (Prop_fdre_C_Q)         0.100     1.091 r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/Q
                         net (fo=2, routed)           0.218     1.309    sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_rxusrclk2
    SLICE_X218Y489       LUT2 (Prop_lut2_I1_O)        0.028     1.337 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.148     1.484    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X219Y490       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.610     1.248    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X219Y490       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.607ns  (logic 0.128ns (21.074%)  route 0.479ns (78.926%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.453     0.991    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X219Y490       FDRE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y490       FDRE (Prop_fdre_C_Q)         0.100     1.091 r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/Q
                         net (fo=2, routed)           0.218     1.309    sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_rxusrclk2
    SLICE_X218Y489       LUT2 (Prop_lut2_I1_O)        0.028     1.337 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.262     1.598    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X218Y486       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.606     1.244    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X218Y486       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.231ns  (logic 0.118ns (9.588%)  route 1.113ns (90.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.440     0.978    <hidden>
    SLICE_X210Y475       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y475       FDRE (Prop_fdre_C_Q)         0.118     1.096 r  <hidden>
                         net (fo=131, routed)         1.113     2.209    <hidden>
    SLICE_X214Y485       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.606     1.244    <hidden>
    SLICE_X214Y485       FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay            26 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.767ns  (logic 0.254ns (3.270%)  route 7.513ns (96.730%))
  Logic Levels:           0  
  Clock Path Skew:        -3.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    5.682ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.212     5.682    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y258        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y258        FDPE (Prop_fdpe_C_Q)         0.254     5.936 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         7.513    13.449    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X214Y491       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     1.952    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X214Y491       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.767ns  (logic 0.254ns (3.270%)  route 7.513ns (96.730%))
  Logic Levels:           0  
  Clock Path Skew:        -3.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    5.682ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.212     5.682    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y258        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y258        FDPE (Prop_fdpe_C_Q)         0.254     5.936 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         7.513    13.449    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X214Y491       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     1.952    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X214Y491       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.767ns  (logic 0.254ns (3.270%)  route 7.513ns (96.730%))
  Logic Levels:           0  
  Clock Path Skew:        -3.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    5.682ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.212     5.682    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y258        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y258        FDPE (Prop_fdpe_C_Q)         0.254     5.936 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         7.513    13.449    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X214Y491       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     1.952    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X214Y491       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.767ns  (logic 0.254ns (3.270%)  route 7.513ns (96.730%))
  Logic Levels:           0  
  Clock Path Skew:        -3.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    5.682ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.212     5.682    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y258        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y258        FDPE (Prop_fdpe_C_Q)         0.254     5.936 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         7.513    13.449    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X214Y491       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     1.952    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X214Y491       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.767ns  (logic 0.254ns (3.270%)  route 7.513ns (96.730%))
  Logic Levels:           0  
  Clock Path Skew:        -3.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    5.682ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.212     5.682    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y258        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y258        FDPE (Prop_fdpe_C_Q)         0.254     5.936 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         7.513    13.449    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X214Y491       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     1.952    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X214Y491       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.720ns  (logic 0.254ns (35.278%)  route 0.466ns (64.722%))
  Logic Levels:           0  
  Clock Path Skew:        -4.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    6.464ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.994     6.464    <hidden>
    SLICE_X212Y489       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y489       FDRE (Prop_fdre_C_Q)         0.254     6.718 r  <hidden>
                         net (fo=1, routed)           0.466     7.184    <hidden>
    SLICE_X214Y485       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.750     1.949    <hidden>
    SLICE_X214Y485       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.671ns  (logic 0.254ns (37.840%)  route 0.417ns (62.160%))
  Logic Levels:           0  
  Clock Path Skew:        -4.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    6.468ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.998     6.468    sfp_2_pcs_pma_inst/inst/coreclk
    SLICE_X216Y493       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y493       FDRE (Prop_fdre_C_Q)         0.254     6.722 f  sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.417     7.139    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X220Y486       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.751     1.950    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X220Y486       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.671ns  (logic 0.254ns (37.840%)  route 0.417ns (62.160%))
  Logic Levels:           0  
  Clock Path Skew:        -4.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    6.468ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.998     6.468    sfp_2_pcs_pma_inst/inst/coreclk
    SLICE_X216Y493       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y493       FDRE (Prop_fdre_C_Q)         0.254     6.722 f  sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.417     7.139    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X220Y486       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.751     1.950    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X220Y486       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.671ns  (logic 0.254ns (37.840%)  route 0.417ns (62.160%))
  Logic Levels:           0  
  Clock Path Skew:        -4.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    6.468ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.998     6.468    sfp_2_pcs_pma_inst/inst/coreclk
    SLICE_X216Y493       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y493       FDRE (Prop_fdre_C_Q)         0.254     6.722 f  sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.417     7.139    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X220Y486       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.751     1.950    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X220Y486       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.671ns  (logic 0.254ns (37.840%)  route 0.417ns (62.160%))
  Logic Levels:           0  
  Clock Path Skew:        -4.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    6.468ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.998     6.468    sfp_2_pcs_pma_inst/inst/coreclk
    SLICE_X216Y493       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y493       FDRE (Prop_fdre_C_Q)         0.254     6.722 f  sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.417     7.139    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X220Y486       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.751     1.950    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X220Y486       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.194ns  (logic 0.100ns (51.454%)  route 0.094ns (48.546%))
  Logic Levels:           0  
  Clock Path Skew:        -1.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    2.783ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.010     2.783    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X218Y492       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y492       FDRE (Prop_fdre_C_Q)         0.100     2.883 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.094     2.977    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X218Y493       FDPE                                         f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.611     1.249    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X218Y493       FDPE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.194ns  (logic 0.100ns (51.454%)  route 0.094ns (48.546%))
  Logic Levels:           0  
  Clock Path Skew:        -1.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    2.783ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.010     2.783    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X218Y492       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y492       FDRE (Prop_fdre_C_Q)         0.100     2.883 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.094     2.977    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X218Y493       FDPE                                         f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.611     1.249    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X218Y493       FDPE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.194ns  (logic 0.100ns (51.454%)  route 0.094ns (48.546%))
  Logic Levels:           0  
  Clock Path Skew:        -1.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    2.783ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.010     2.783    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X218Y492       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y492       FDRE (Prop_fdre_C_Q)         0.100     2.883 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.094     2.977    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X218Y493       FDPE                                         f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.611     1.249    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X218Y493       FDPE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.194ns  (logic 0.100ns (51.454%)  route 0.094ns (48.546%))
  Logic Levels:           0  
  Clock Path Skew:        -1.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    2.783ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.010     2.783    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X218Y492       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y492       FDRE (Prop_fdre_C_Q)         0.100     2.883 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.094     2.977    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X218Y493       FDPE                                         f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.611     1.249    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X218Y493       FDPE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.194ns  (logic 0.100ns (51.454%)  route 0.094ns (48.546%))
  Logic Levels:           0  
  Clock Path Skew:        -1.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    2.783ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.010     2.783    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X218Y492       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y492       FDRE (Prop_fdre_C_Q)         0.100     2.883 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.094     2.977    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X218Y493       FDPE                                         f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.611     1.249    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X218Y493       FDPE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.118ns (47.033%)  route 0.133ns (52.967%))
  Logic Levels:           0  
  Clock Path Skew:        -1.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    2.779ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.006     2.779    <hidden>
    SLICE_X216Y483       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y483       FDRE (Prop_fdre_C_Q)         0.118     2.897 r  <hidden>
                         net (fo=1, routed)           0.133     3.030    <hidden>
    SLICE_X215Y483       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.604     1.242    <hidden>
    SLICE_X215Y483       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.118ns (46.378%)  route 0.136ns (53.622%))
  Logic Levels:           0  
  Clock Path Skew:        -1.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.008     2.781    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/coreclk
    SLICE_X212Y489       FDRE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y489       FDRE (Prop_fdre_C_Q)         0.118     2.899 f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/Q
                         net (fo=5, routed)           0.136     3.035    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/AS[0]
    SLICE_X212Y488       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.607     1.245    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X212Y488       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.118ns (46.378%)  route 0.136ns (53.622%))
  Logic Levels:           0  
  Clock Path Skew:        -1.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.008     2.781    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/coreclk
    SLICE_X212Y489       FDRE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y489       FDRE (Prop_fdre_C_Q)         0.118     2.899 f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/Q
                         net (fo=5, routed)           0.136     3.035    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/AS[0]
    SLICE_X212Y488       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.607     1.245    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X212Y488       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.118ns (46.378%)  route 0.136ns (53.622%))
  Logic Levels:           0  
  Clock Path Skew:        -1.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.008     2.781    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/coreclk
    SLICE_X212Y489       FDRE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y489       FDRE (Prop_fdre_C_Q)         0.118     2.899 f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/Q
                         net (fo=5, routed)           0.136     3.035    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/AS[0]
    SLICE_X212Y488       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.607     1.245    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X212Y488       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.118ns (46.378%)  route 0.136ns (53.622%))
  Logic Levels:           0  
  Clock Path Skew:        -1.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.008     2.781    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/coreclk
    SLICE_X212Y489       FDRE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y489       FDRE (Prop_fdre_C_Q)         0.118     2.899 f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/Q
                         net (fo=5, routed)           0.136     3.035    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/AS[0]
    SLICE_X212Y488       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.607     1.245    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X212Y488       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.193ns  (logic 0.043ns (3.603%)  route 1.150ns (96.397%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.798     0.798    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X209Y471       LUT1 (Prop_lut1_I0_O)        0.043     0.841 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.352     1.193    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X208Y467       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.745     1.944    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X208Y467       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.193ns  (logic 0.043ns (3.603%)  route 1.150ns (96.397%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.798     0.798    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X209Y471       LUT1 (Prop_lut1_I0_O)        0.043     0.841 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.352     1.193    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X208Y467       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.745     1.944    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X208Y467       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.193ns  (logic 0.043ns (3.603%)  route 1.150ns (96.397%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.798     0.798    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X209Y471       LUT1 (Prop_lut1_I0_O)        0.043     0.841 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.352     1.193    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X208Y467       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.745     1.944    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X208Y467       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.193ns  (logic 0.043ns (3.603%)  route 1.150ns (96.397%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.798     0.798    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X209Y471       LUT1 (Prop_lut1_I0_O)        0.043     0.841 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.352     1.193    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X208Y467       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.745     1.944    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X208Y467       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.193ns  (logic 0.043ns (3.603%)  route 1.150ns (96.397%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.798     0.798    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X209Y471       LUT1 (Prop_lut1_I0_O)        0.043     0.841 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.352     1.193    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X208Y467       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.745     1.944    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X208Y467       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.638ns  (logic 0.028ns (4.387%)  route 0.610ns (95.613%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.437     0.437    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X209Y471       LUT1 (Prop_lut1_I0_O)        0.028     0.465 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.173     0.638    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X208Y467       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.600     1.238    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X208Y467       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.638ns  (logic 0.028ns (4.387%)  route 0.610ns (95.613%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.437     0.437    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X209Y471       LUT1 (Prop_lut1_I0_O)        0.028     0.465 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.173     0.638    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X208Y467       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.600     1.238    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X208Y467       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.638ns  (logic 0.028ns (4.387%)  route 0.610ns (95.613%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.437     0.437    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X209Y471       LUT1 (Prop_lut1_I0_O)        0.028     0.465 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.173     0.638    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X208Y467       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.600     1.238    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X208Y467       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.638ns  (logic 0.028ns (4.387%)  route 0.610ns (95.613%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.437     0.437    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X209Y471       LUT1 (Prop_lut1_I0_O)        0.028     0.465 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.173     0.638    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X208Y467       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.600     1.238    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X208Y467       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.638ns  (logic 0.028ns (4.387%)  route 0.610ns (95.613%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.437     0.437    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X209Y471       LUT1 (Prop_lut1_I0_O)        0.028     0.465 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.173     0.638    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X208Y467       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.600     1.238    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X208Y467       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.106ns  (logic 1.044ns (49.572%)  route 1.062ns (50.428%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    2.297ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.945     2.297    sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/CLK
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                                r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.001     3.298 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXRESETDONE
                         net (fo=1, routed)           0.523     3.821    sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_i
    SLICE_X217Y466       LUT2 (Prop_lut2_I0_O)        0.043     3.864 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.539     4.403    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X210Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.747     1.946    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X210Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.993ns  (logic 1.044ns (52.394%)  route 0.949ns (47.606%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    2.297ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.945     2.297    sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/CLK
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                                r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.001     3.298 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXRESETDONE
                         net (fo=1, routed)           0.523     3.821    sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_i
    SLICE_X217Y466       LUT2 (Prop_lut2_I0_O)        0.043     3.864 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.426     4.290    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X217Y468       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.746     1.945    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X217Y468       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/signal_detect_comb_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.616ns  (logic 0.216ns (35.088%)  route 0.400ns (64.912%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.797     2.149    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X217Y466       FDRE                                         r  sfp_3_pcs_pma_inst/inst/signal_detect_comb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y466       FDRE (Prop_fdre_C_Q)         0.216     2.365 r  sfp_3_pcs_pma_inst/inst/signal_detect_comb_reg/Q
                         net (fo=1, routed)           0.400     2.765    <hidden>
    SLICE_X212Y468       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.744     1.943    <hidden>
    SLICE_X212Y468       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.609ns  (logic 0.254ns (41.701%)  route 0.355ns (58.299%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.796     2.148    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X210Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y465       FDRE (Prop_fdre_C_Q)         0.254     2.402 r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/Q
                         net (fo=1, routed)           0.355     2.757    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg
    SLICE_X210Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.747     1.946    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X210Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.551ns  (logic 0.216ns (39.235%)  route 0.335ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.795     2.147    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X217Y468       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y468       FDRE (Prop_fdre_C_Q)         0.216     2.363 r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/Q
                         net (fo=1, routed)           0.335     2.698    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/D[0]
    SLICE_X217Y470       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.745     1.944    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/CLK
    SLICE_X217Y470       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.510ns  (logic 0.232ns (45.467%)  route 0.278ns (54.533%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.794     2.146    <hidden>
    SLICE_X208Y466       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y466       FDRE (Prop_fdre_C_Q)         0.232     2.378 r  <hidden>
                         net (fo=131, routed)         0.278     2.656    <hidden>
    SLICE_X210Y466       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.746     1.945    <hidden>
    SLICE_X210Y466       FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.107ns (42.586%)  route 0.144ns (57.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.240ns
    Source Clock Delay      (SCD):    0.984ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.446     0.984    <hidden>
    SLICE_X208Y466       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y466       FDRE (Prop_fdre_C_Q)         0.107     1.091 r  <hidden>
                         net (fo=131, routed)         0.144     1.235    <hidden>
    SLICE_X210Y466       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.602     1.240    <hidden>
    SLICE_X210Y466       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.100ns (37.239%)  route 0.169ns (62.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.985ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.447     0.985    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X217Y468       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y468       FDRE (Prop_fdre_C_Q)         0.100     1.085 r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/Q
                         net (fo=1, routed)           0.169     1.254    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/D[0]
    SLICE_X217Y470       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.600     1.238    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/CLK
    SLICE_X217Y470       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.307ns  (logic 0.118ns (38.424%)  route 0.189ns (61.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.987ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.449     0.987    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X210Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y465       FDRE (Prop_fdre_C_Q)         0.118     1.105 r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/Q
                         net (fo=1, routed)           0.189     1.294    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg
    SLICE_X210Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.603     1.241    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X210Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/signal_detect_comb_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.100ns (30.157%)  route 0.232ns (69.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.987ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.449     0.987    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X217Y466       FDRE                                         r  sfp_3_pcs_pma_inst/inst/signal_detect_comb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y466       FDRE (Prop_fdre_C_Q)         0.100     1.087 r  sfp_3_pcs_pma_inst/inst/signal_detect_comb_reg/Q
                         net (fo=1, routed)           0.232     1.319    <hidden>
    SLICE_X212Y468       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.600     1.238    <hidden>
    SLICE_X212Y468       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.717ns  (logic 0.157ns (21.905%)  route 0.560ns (78.095%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.240ns
    Source Clock Delay      (SCD):    0.984ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.446     0.984    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X209Y466       FDRE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y466       FDRE (Prop_fdre_C_Q)         0.091     1.075 r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/Q
                         net (fo=2, routed)           0.334     1.409    sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_rxusrclk2
    SLICE_X217Y466       LUT2 (Prop_lut2_I1_O)        0.066     1.475 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.226     1.701    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X217Y468       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.602     1.240    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X217Y468       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.802ns  (logic 0.157ns (19.572%)  route 0.645ns (80.428%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.984ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.446     0.984    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X209Y466       FDRE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y466       FDRE (Prop_fdre_C_Q)         0.091     1.075 r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/Q
                         net (fo=2, routed)           0.334     1.409    sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_rxusrclk2
    SLICE_X217Y466       LUT2 (Prop_lut2_I1_O)        0.066     1.475 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.311     1.786    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X210Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.603     1.241    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X210Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay            26 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.775ns  (logic 0.254ns (3.749%)  route 6.521ns (96.251%))
  Logic Levels:           0  
  Clock Path Skew:        -3.741ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    5.682ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.212     5.682    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y258        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y258        FDPE (Prop_fdpe_C_Q)         0.254     5.936 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         6.521    12.457    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X215Y472       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.742     1.941    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X215Y472       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.775ns  (logic 0.254ns (3.749%)  route 6.521ns (96.251%))
  Logic Levels:           0  
  Clock Path Skew:        -3.741ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    5.682ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.212     5.682    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y258        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y258        FDPE (Prop_fdpe_C_Q)         0.254     5.936 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         6.521    12.457    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X215Y472       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.742     1.941    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X215Y472       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.775ns  (logic 0.254ns (3.749%)  route 6.521ns (96.251%))
  Logic Levels:           0  
  Clock Path Skew:        -3.741ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    5.682ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.212     5.682    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y258        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y258        FDPE (Prop_fdpe_C_Q)         0.254     5.936 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         6.521    12.457    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X215Y472       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.742     1.941    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X215Y472       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.775ns  (logic 0.254ns (3.749%)  route 6.521ns (96.251%))
  Logic Levels:           0  
  Clock Path Skew:        -3.741ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    5.682ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.212     5.682    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y258        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y258        FDPE (Prop_fdpe_C_Q)         0.254     5.936 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         6.521    12.457    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X215Y472       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.742     1.941    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X215Y472       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.775ns  (logic 0.254ns (3.749%)  route 6.521ns (96.251%))
  Logic Levels:           0  
  Clock Path Skew:        -3.741ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    5.682ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.212     5.682    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y258        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y258        FDPE (Prop_fdpe_C_Q)         0.254     5.936 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         6.521    12.457    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X215Y472       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.742     1.941    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X215Y472       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.699ns  (logic 0.254ns (36.314%)  route 0.445ns (63.686%))
  Logic Levels:           0  
  Clock Path Skew:        -4.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    6.452ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.982     6.452    sfp_3_pcs_pma_inst/inst/coreclk
    SLICE_X210Y471       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y471       FDRE (Prop_fdre_C_Q)         0.254     6.706 f  sfp_3_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.445     7.151    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X215Y466       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.748     1.947    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X215Y466       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.699ns  (logic 0.254ns (36.314%)  route 0.445ns (63.686%))
  Logic Levels:           0  
  Clock Path Skew:        -4.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    6.452ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.982     6.452    sfp_3_pcs_pma_inst/inst/coreclk
    SLICE_X210Y471       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y471       FDRE (Prop_fdre_C_Q)         0.254     6.706 f  sfp_3_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.445     7.151    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X215Y466       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.748     1.947    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X215Y466       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.699ns  (logic 0.254ns (36.314%)  route 0.445ns (63.686%))
  Logic Levels:           0  
  Clock Path Skew:        -4.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    6.452ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.982     6.452    sfp_3_pcs_pma_inst/inst/coreclk
    SLICE_X210Y471       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y471       FDRE (Prop_fdre_C_Q)         0.254     6.706 f  sfp_3_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.445     7.151    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X215Y466       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.748     1.947    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X215Y466       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.699ns  (logic 0.254ns (36.314%)  route 0.445ns (63.686%))
  Logic Levels:           0  
  Clock Path Skew:        -4.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    6.452ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.982     6.452    sfp_3_pcs_pma_inst/inst/coreclk
    SLICE_X210Y471       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y471       FDRE (Prop_fdre_C_Q)         0.254     6.706 f  sfp_3_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.445     7.151    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X215Y466       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.748     1.947    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X215Y466       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.699ns  (logic 0.254ns (36.314%)  route 0.445ns (63.686%))
  Logic Levels:           0  
  Clock Path Skew:        -4.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    6.452ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.982     6.452    sfp_3_pcs_pma_inst/inst/coreclk
    SLICE_X210Y471       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y471       FDRE (Prop_fdre_C_Q)         0.254     6.706 f  sfp_3_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.445     7.151    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X215Y466       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.748     1.947    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X215Y466       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.185ns  (logic 0.100ns (54.090%)  route 0.085ns (45.910%))
  Logic Levels:           0  
  Clock Path Skew:        -1.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    2.774ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.001     2.774    <hidden>
    SLICE_X213Y470       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y470       FDRE (Prop_fdre_C_Q)         0.100     2.874 r  <hidden>
                         net (fo=1, routed)           0.085     2.959    <hidden>
    SLICE_X211Y470       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.598     1.236    <hidden>
    SLICE_X211Y470       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.278ns  (logic 0.100ns (35.983%)  route 0.178ns (64.017%))
  Logic Levels:           0  
  Clock Path Skew:        -1.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    2.774ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.001     2.774    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X214Y471       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y471       FDRE (Prop_fdre_C_Q)         0.100     2.874 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.178     3.052    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X215Y471       FDPE                                         f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.599     1.237    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X215Y471       FDPE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.278ns  (logic 0.100ns (35.983%)  route 0.178ns (64.017%))
  Logic Levels:           0  
  Clock Path Skew:        -1.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    2.774ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.001     2.774    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X214Y471       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y471       FDRE (Prop_fdre_C_Q)         0.100     2.874 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.178     3.052    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X215Y471       FDPE                                         f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.599     1.237    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X215Y471       FDPE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.278ns  (logic 0.100ns (35.983%)  route 0.178ns (64.017%))
  Logic Levels:           0  
  Clock Path Skew:        -1.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    2.774ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.001     2.774    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X214Y471       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y471       FDRE (Prop_fdre_C_Q)         0.100     2.874 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.178     3.052    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X215Y471       FDPE                                         f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.599     1.237    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X215Y471       FDPE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.278ns  (logic 0.100ns (35.983%)  route 0.178ns (64.017%))
  Logic Levels:           0  
  Clock Path Skew:        -1.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    2.774ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.001     2.774    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X214Y471       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y471       FDRE (Prop_fdre_C_Q)         0.100     2.874 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.178     3.052    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X215Y471       FDPE                                         f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.599     1.237    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X215Y471       FDPE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.278ns  (logic 0.100ns (35.983%)  route 0.178ns (64.017%))
  Logic Levels:           0  
  Clock Path Skew:        -1.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    2.774ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.001     2.774    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X214Y471       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y471       FDRE (Prop_fdre_C_Q)         0.100     2.874 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.178     3.052    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X215Y471       FDPE                                         f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.599     1.237    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X215Y471       FDPE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.281ns  (logic 0.100ns (35.580%)  route 0.181ns (64.420%))
  Logic Levels:           0  
  Clock Path Skew:        -1.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    2.773ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.000     2.773    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/coreclk
    SLICE_X205Y464       FDRE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y464       FDRE (Prop_fdre_C_Q)         0.100     2.873 f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/Q
                         net (fo=5, routed)           0.181     3.054    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/AS[0]
    SLICE_X205Y466       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.596     1.234    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X205Y466       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.281ns  (logic 0.100ns (35.580%)  route 0.181ns (64.420%))
  Logic Levels:           0  
  Clock Path Skew:        -1.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    2.773ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.000     2.773    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/coreclk
    SLICE_X205Y464       FDRE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y464       FDRE (Prop_fdre_C_Q)         0.100     2.873 f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/Q
                         net (fo=5, routed)           0.181     3.054    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/AS[0]
    SLICE_X205Y466       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.596     1.234    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X205Y466       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.281ns  (logic 0.100ns (35.580%)  route 0.181ns (64.420%))
  Logic Levels:           0  
  Clock Path Skew:        -1.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    2.773ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.000     2.773    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/coreclk
    SLICE_X205Y464       FDRE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y464       FDRE (Prop_fdre_C_Q)         0.100     2.873 f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/Q
                         net (fo=5, routed)           0.181     3.054    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/AS[0]
    SLICE_X205Y466       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.596     1.234    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X205Y466       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.281ns  (logic 0.100ns (35.580%)  route 0.181ns (64.420%))
  Logic Levels:           0  
  Clock Path Skew:        -1.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    2.773ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.000     2.773    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/coreclk
    SLICE_X205Y464       FDRE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y464       FDRE (Prop_fdre_C_Q)         0.100     2.873 f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/Q
                         net (fo=5, routed)           0.181     3.054    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/AS[0]
    SLICE_X205Y466       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.596     1.234    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X205Y466       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.530ns  (logic 0.043ns (2.810%)  route 1.487ns (97.190%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.159     1.159    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X215Y449       LUT1 (Prop_lut1_I0_O)        0.043     1.202 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.328     1.530    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X213Y450       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     1.952    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X213Y450       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.530ns  (logic 0.043ns (2.810%)  route 1.487ns (97.190%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.159     1.159    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X215Y449       LUT1 (Prop_lut1_I0_O)        0.043     1.202 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.328     1.530    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X213Y450       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     1.952    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X213Y450       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.530ns  (logic 0.043ns (2.810%)  route 1.487ns (97.190%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.159     1.159    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X215Y449       LUT1 (Prop_lut1_I0_O)        0.043     1.202 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.328     1.530    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X213Y450       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     1.952    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X213Y450       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.530ns  (logic 0.043ns (2.810%)  route 1.487ns (97.190%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.159     1.159    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X215Y449       LUT1 (Prop_lut1_I0_O)        0.043     1.202 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.328     1.530    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X213Y450       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     1.952    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X213Y450       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.530ns  (logic 0.043ns (2.810%)  route 1.487ns (97.190%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.159     1.159    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X215Y449       LUT1 (Prop_lut1_I0_O)        0.043     1.202 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.328     1.530    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X213Y450       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     1.952    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X213Y450       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.815ns  (logic 0.028ns (3.434%)  route 0.787ns (96.566%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.605     0.605    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X215Y449       LUT1 (Prop_lut1_I0_O)        0.028     0.633 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.182     0.815    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X213Y450       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.610     1.248    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X213Y450       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.815ns  (logic 0.028ns (3.434%)  route 0.787ns (96.566%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.605     0.605    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X215Y449       LUT1 (Prop_lut1_I0_O)        0.028     0.633 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.182     0.815    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X213Y450       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.610     1.248    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X213Y450       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.815ns  (logic 0.028ns (3.434%)  route 0.787ns (96.566%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.605     0.605    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X215Y449       LUT1 (Prop_lut1_I0_O)        0.028     0.633 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.182     0.815    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X213Y450       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.610     1.248    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X213Y450       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.815ns  (logic 0.028ns (3.434%)  route 0.787ns (96.566%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.605     0.605    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X215Y449       LUT1 (Prop_lut1_I0_O)        0.028     0.633 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.182     0.815    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X213Y450       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.610     1.248    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X213Y450       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.815ns  (logic 0.028ns (3.434%)  route 0.787ns (96.566%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.605     0.605    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X215Y449       LUT1 (Prop_lut1_I0_O)        0.028     0.633 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.182     0.815    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X213Y450       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.610     1.248    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X213Y450       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.980ns  (logic 1.044ns (52.722%)  route 0.936ns (47.278%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    2.307ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.955     2.307    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/CLK
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                                r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.001     3.308 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXRESETDONE
                         net (fo=1, routed)           0.555     3.863    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_i
    SLICE_X214Y451       LUT2 (Prop_lut2_I0_O)        0.043     3.906 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.382     4.287    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X210Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     1.952    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X210Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.979ns  (logic 1.044ns (52.766%)  route 0.935ns (47.234%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    2.307ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.955     2.307    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/CLK
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                                r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.001     3.308 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXRESETDONE
                         net (fo=1, routed)           0.555     3.863    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_i
    SLICE_X214Y451       LUT2 (Prop_lut2_I0_O)        0.043     3.906 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.380     4.285    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X210Y451       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     1.952    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X210Y451       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.549ns  (logic 0.254ns (46.301%)  route 0.295ns (53.699%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    2.156ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.804     2.156    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X210Y451       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y451       FDRE (Prop_fdre_C_Q)         0.254     2.410 r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/Q
                         net (fo=1, routed)           0.295     2.705    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg
    SLICE_X210Y451       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     1.952    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X210Y451       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.479ns  (logic 0.232ns (48.414%)  route 0.247ns (51.587%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.798     2.150    <hidden>
    SLICE_X204Y455       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y455       FDRE (Prop_fdre_C_Q)         0.232     2.382 r  <hidden>
                         net (fo=131, routed)         0.247     2.629    <hidden>
    SLICE_X204Y453       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.747     1.946    <hidden>
    SLICE_X204Y453       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.450ns  (logic 0.254ns (56.495%)  route 0.196ns (43.505%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    2.156ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.804     2.156    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X210Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y452       FDRE (Prop_fdre_C_Q)         0.254     2.410 r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/Q
                         net (fo=1, routed)           0.196     2.606    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/D[0]
    SLICE_X210Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     1.952    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/CLK
    SLICE_X210Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/signal_detect_comb_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.419ns  (logic 0.254ns (60.638%)  route 0.165ns (39.362%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.802     2.154    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X206Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/signal_detect_comb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y452       FDRE (Prop_fdre_C_Q)         0.254     2.408 r  sfp_4_pcs_pma_inst/inst/signal_detect_comb_reg/Q
                         net (fo=1, routed)           0.165     2.573    <hidden>
    SLICE_X207Y452       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.751     1.950    <hidden>
    SLICE_X207Y452       FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/signal_detect_comb_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.206ns  (logic 0.118ns (57.315%)  route 0.088ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.452     0.990    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X206Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/signal_detect_comb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y452       FDRE (Prop_fdre_C_Q)         0.118     1.108 r  sfp_4_pcs_pma_inst/inst/signal_detect_comb_reg/Q
                         net (fo=1, routed)           0.088     1.196    <hidden>
    SLICE_X207Y452       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.608     1.246    <hidden>
    SLICE_X207Y452       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.225ns  (logic 0.118ns (52.539%)  route 0.107ns (47.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.454     0.992    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X210Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y452       FDRE (Prop_fdre_C_Q)         0.118     1.110 r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/Q
                         net (fo=1, routed)           0.107     1.217    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/D[0]
    SLICE_X210Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.610     1.248    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/CLK
    SLICE_X210Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.237ns  (logic 0.107ns (45.109%)  route 0.130ns (54.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.985ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.447     0.985    <hidden>
    SLICE_X204Y455       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y455       FDRE (Prop_fdre_C_Q)         0.107     1.092 r  <hidden>
                         net (fo=131, routed)         0.130     1.222    <hidden>
    SLICE_X204Y453       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.603     1.241    <hidden>
    SLICE_X204Y453       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.118ns (42.819%)  route 0.158ns (57.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.454     0.992    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X210Y451       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y451       FDRE (Prop_fdre_C_Q)         0.118     1.110 r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/Q
                         net (fo=1, routed)           0.158     1.268    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg
    SLICE_X210Y451       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.610     1.248    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X210Y451       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.611ns  (logic 0.128ns (20.960%)  route 0.483ns (79.040%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.454     0.992    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X213Y451       FDRE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y451       FDRE (Prop_fdre_C_Q)         0.100     1.092 r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/Q
                         net (fo=2, routed)           0.269     1.361    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_rxusrclk2
    SLICE_X214Y451       LUT2 (Prop_lut2_I1_O)        0.028     1.389 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.214     1.603    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X210Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.610     1.248    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X210Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.612ns  (logic 0.128ns (20.914%)  route 0.484ns (79.086%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.454     0.992    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X213Y451       FDRE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y451       FDRE (Prop_fdre_C_Q)         0.100     1.092 r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/Q
                         net (fo=2, routed)           0.269     1.361    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_rxusrclk2
    SLICE_X214Y451       LUT2 (Prop_lut2_I1_O)        0.028     1.389 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.215     1.604    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X210Y451       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.610     1.248    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X210Y451       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay            26 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.173ns  (logic 0.254ns (4.114%)  route 5.919ns (95.886%))
  Logic Levels:           0  
  Clock Path Skew:        -3.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    5.682ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.212     5.682    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y258        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y258        FDPE (Prop_fdpe_C_Q)         0.254     5.936 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         5.919    11.855    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X213Y452       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     1.952    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X213Y452       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.173ns  (logic 0.254ns (4.114%)  route 5.919ns (95.886%))
  Logic Levels:           0  
  Clock Path Skew:        -3.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    5.682ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.212     5.682    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y258        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y258        FDPE (Prop_fdpe_C_Q)         0.254     5.936 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         5.919    11.855    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X213Y452       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     1.952    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X213Y452       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.173ns  (logic 0.254ns (4.114%)  route 5.919ns (95.886%))
  Logic Levels:           0  
  Clock Path Skew:        -3.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    5.682ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.212     5.682    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y258        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y258        FDPE (Prop_fdpe_C_Q)         0.254     5.936 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         5.919    11.855    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X213Y452       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     1.952    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X213Y452       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.173ns  (logic 0.254ns (4.114%)  route 5.919ns (95.886%))
  Logic Levels:           0  
  Clock Path Skew:        -3.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    5.682ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.212     5.682    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y258        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y258        FDPE (Prop_fdpe_C_Q)         0.254     5.936 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         5.919    11.855    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X213Y452       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     1.952    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X213Y452       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.173ns  (logic 0.254ns (4.114%)  route 5.919ns (95.886%))
  Logic Levels:           0  
  Clock Path Skew:        -3.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    5.682ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.212     5.682    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y258        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y258        FDPE (Prop_fdpe_C_Q)         0.254     5.936 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         5.919    11.855    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X213Y452       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     1.952    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X213Y452       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.850ns  (logic 0.216ns (25.425%)  route 0.634ns (74.575%))
  Logic Levels:           0  
  Clock Path Skew:        -4.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    6.301ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.831     6.301    <hidden>
    SLICE_X205Y438       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y438       FDRE (Prop_fdre_C_Q)         0.216     6.517 r  <hidden>
                         net (fo=1, routed)           0.634     7.150    <hidden>
    SLICE_X204Y453       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.747     1.946    <hidden>
    SLICE_X204Y453       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.777ns  (logic 0.216ns (27.785%)  route 0.561ns (72.215%))
  Logic Levels:           0  
  Clock Path Skew:        -4.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    6.313ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.843     6.313    sfp_4_pcs_pma_inst/inst/coreclk
    SLICE_X219Y447       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y447       FDRE (Prop_fdre_C_Q)         0.216     6.529 f  sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.561     7.090    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X218Y455       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X218Y455       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.777ns  (logic 0.216ns (27.785%)  route 0.561ns (72.215%))
  Logic Levels:           0  
  Clock Path Skew:        -4.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    6.313ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.843     6.313    sfp_4_pcs_pma_inst/inst/coreclk
    SLICE_X219Y447       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y447       FDRE (Prop_fdre_C_Q)         0.216     6.529 f  sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.561     7.090    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X218Y455       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X218Y455       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.777ns  (logic 0.216ns (27.785%)  route 0.561ns (72.215%))
  Logic Levels:           0  
  Clock Path Skew:        -4.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    6.313ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.843     6.313    sfp_4_pcs_pma_inst/inst/coreclk
    SLICE_X219Y447       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y447       FDRE (Prop_fdre_C_Q)         0.216     6.529 f  sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.561     7.090    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X218Y455       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X218Y455       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.777ns  (logic 0.216ns (27.785%)  route 0.561ns (72.215%))
  Logic Levels:           0  
  Clock Path Skew:        -4.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    6.313ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.843     6.313    sfp_4_pcs_pma_inst/inst/coreclk
    SLICE_X219Y447       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y447       FDRE (Prop_fdre_C_Q)         0.216     6.529 f  sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.561     7.090    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X218Y455       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X218Y455       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.189ns  (logic 0.100ns (52.944%)  route 0.089ns (47.056%))
  Logic Levels:           0  
  Clock Path Skew:        -1.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.240ns
    Source Clock Delay      (SCD):    2.777ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.004     2.777    <hidden>
    SLICE_X199Y456       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y456       FDRE (Prop_fdre_C_Q)         0.100     2.877 r  <hidden>
                         net (fo=1, routed)           0.089     2.966    <hidden>
    SLICE_X200Y456       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.602     1.240    <hidden>
    SLICE_X200Y456       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.190ns  (logic 0.100ns (52.609%)  route 0.090ns (47.391%))
  Logic Levels:           0  
  Clock Path Skew:        -1.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.012     2.785    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X219Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y450       FDRE (Prop_fdre_C_Q)         0.100     2.885 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.090     2.975    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X219Y451       FDPE                                         f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X219Y451       FDPE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.190ns  (logic 0.100ns (52.609%)  route 0.090ns (47.391%))
  Logic Levels:           0  
  Clock Path Skew:        -1.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.012     2.785    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X219Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y450       FDRE (Prop_fdre_C_Q)         0.100     2.885 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.090     2.975    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X219Y451       FDPE                                         f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X219Y451       FDPE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.190ns  (logic 0.100ns (52.609%)  route 0.090ns (47.391%))
  Logic Levels:           0  
  Clock Path Skew:        -1.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.012     2.785    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X219Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y450       FDRE (Prop_fdre_C_Q)         0.100     2.885 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.090     2.975    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X219Y451       FDPE                                         f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X219Y451       FDPE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.190ns  (logic 0.100ns (52.609%)  route 0.090ns (47.391%))
  Logic Levels:           0  
  Clock Path Skew:        -1.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.012     2.785    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X219Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y450       FDRE (Prop_fdre_C_Q)         0.100     2.885 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.090     2.975    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X219Y451       FDPE                                         f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X219Y451       FDPE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.190ns  (logic 0.100ns (52.609%)  route 0.090ns (47.391%))
  Logic Levels:           0  
  Clock Path Skew:        -1.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.012     2.785    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X219Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y450       FDRE (Prop_fdre_C_Q)         0.100     2.885 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.090     2.975    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X219Y451       FDPE                                         f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X219Y451       FDPE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.091ns (27.920%)  route 0.235ns (72.080%))
  Logic Levels:           0  
  Clock Path Skew:        -1.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    2.695ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        0.922     2.695    <hidden>
    SLICE_X205Y438       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y438       FDRE (Prop_fdre_C_Q)         0.091     2.786 r  <hidden>
                         net (fo=1, routed)           0.235     3.021    <hidden>
    SLICE_X201Y450       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.603     1.241    <hidden>
    SLICE_X201Y450       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.363ns  (logic 0.100ns (27.523%)  route 0.263ns (72.477%))
  Logic Levels:           0  
  Clock Path Skew:        -1.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    2.696ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        0.923     2.696    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/coreclk
    SLICE_X203Y440       FDRE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y440       FDRE (Prop_fdre_C_Q)         0.100     2.796 f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/Q
                         net (fo=5, routed)           0.263     3.059    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/AS[0]
    SLICE_X203Y450       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.604     1.242    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X203Y450       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.363ns  (logic 0.100ns (27.523%)  route 0.263ns (72.477%))
  Logic Levels:           0  
  Clock Path Skew:        -1.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    2.696ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        0.923     2.696    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/coreclk
    SLICE_X203Y440       FDRE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y440       FDRE (Prop_fdre_C_Q)         0.100     2.796 f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/Q
                         net (fo=5, routed)           0.263     3.059    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/AS[0]
    SLICE_X203Y450       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.604     1.242    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X203Y450       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.363ns  (logic 0.100ns (27.523%)  route 0.263ns (72.477%))
  Logic Levels:           0  
  Clock Path Skew:        -1.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    2.696ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        0.923     2.696    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/coreclk
    SLICE_X203Y440       FDRE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y440       FDRE (Prop_fdre_C_Q)         0.100     2.796 f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/Q
                         net (fo=5, routed)           0.263     3.059    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/AS[0]
    SLICE_X203Y450       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.604     1.242    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X203Y450       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sfp_mgt_refclk_p

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[0]/CLR
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.242ns  (logic 0.043ns (1.918%)  route 2.199ns (98.082%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.356     1.356    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X200Y488       LUT1 (Prop_lut1_I0_O)        0.043     1.399 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.843     2.242    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/AR[0]
    SLICE_X185Y485       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.509     4.945    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[4]_0
    SLICE_X185Y485       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[1]/CLR
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.242ns  (logic 0.043ns (1.918%)  route 2.199ns (98.082%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.356     1.356    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X200Y488       LUT1 (Prop_lut1_I0_O)        0.043     1.399 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.843     2.242    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/AR[0]
    SLICE_X185Y485       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.509     4.945    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[4]_0
    SLICE_X185Y485       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[2]/CLR
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.242ns  (logic 0.043ns (1.918%)  route 2.199ns (98.082%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.356     1.356    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X200Y488       LUT1 (Prop_lut1_I0_O)        0.043     1.399 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.843     2.242    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/AR[0]
    SLICE_X185Y485       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.509     4.945    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[4]_0
    SLICE_X185Y485       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[3]/CLR
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.242ns  (logic 0.043ns (1.918%)  route 2.199ns (98.082%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.356     1.356    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X200Y488       LUT1 (Prop_lut1_I0_O)        0.043     1.399 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.843     2.242    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/AR[0]
    SLICE_X185Y485       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.509     4.945    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[4]_0
    SLICE_X185Y485       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[4]/CLR
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.242ns  (logic 0.043ns (1.918%)  route 2.199ns (98.082%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.356     1.356    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X200Y488       LUT1 (Prop_lut1_I0_O)        0.043     1.399 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.843     2.242    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/AR[0]
    SLICE_X185Y485       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.509     4.945    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[4]_0
    SLICE_X185Y485       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[0]/CLR
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.505ns  (logic 0.043ns (2.857%)  route 1.462ns (97.143%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.937     0.937    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X219Y492       LUT1 (Prop_lut1_I0_O)        0.043     0.980 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.525     1.505    sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X219Y494       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.575     5.011    sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X219Y494       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[1]/CLR
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.505ns  (logic 0.043ns (2.857%)  route 1.462ns (97.143%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.937     0.937    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X219Y492       LUT1 (Prop_lut1_I0_O)        0.043     0.980 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.525     1.505    sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X219Y494       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.575     5.011    sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X219Y494       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[2]/CLR
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.505ns  (logic 0.043ns (2.857%)  route 1.462ns (97.143%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.937     0.937    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X219Y492       LUT1 (Prop_lut1_I0_O)        0.043     0.980 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.525     1.505    sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X219Y494       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.575     5.011    sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X219Y494       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[3]/CLR
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.505ns  (logic 0.043ns (2.857%)  route 1.462ns (97.143%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.937     0.937    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X219Y492       LUT1 (Prop_lut1_I0_O)        0.043     0.980 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.525     1.505    sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X219Y494       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.575     5.011    sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X219Y494       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[4]/CLR
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.505ns  (logic 0.043ns (2.857%)  route 1.462ns (97.143%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.937     0.937    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X219Y492       LUT1 (Prop_lut1_I0_O)        0.043     0.980 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.525     1.505    sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X219Y494       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.575     5.011    sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X219Y494       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[0]/CLR
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.563ns  (logic 0.028ns (4.973%)  route 0.535ns (95.027%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.437     0.437    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X209Y471       LUT1 (Prop_lut1_I0_O)        0.028     0.465 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.098     0.563    sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X206Y471       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.285     3.447    sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X206Y471       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[1]/CLR
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.563ns  (logic 0.028ns (4.973%)  route 0.535ns (95.027%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.437     0.437    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X209Y471       LUT1 (Prop_lut1_I0_O)        0.028     0.465 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.098     0.563    sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X206Y471       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.285     3.447    sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X206Y471       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[2]/CLR
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.563ns  (logic 0.028ns (4.973%)  route 0.535ns (95.027%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.437     0.437    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X209Y471       LUT1 (Prop_lut1_I0_O)        0.028     0.465 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.098     0.563    sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X206Y471       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.285     3.447    sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X206Y471       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[3]/CLR
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.563ns  (logic 0.028ns (4.973%)  route 0.535ns (95.027%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.437     0.437    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X209Y471       LUT1 (Prop_lut1_I0_O)        0.028     0.465 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.098     0.563    sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X206Y471       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.285     3.447    sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X206Y471       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[4]/CLR
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.563ns  (logic 0.028ns (4.973%)  route 0.535ns (95.027%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.437     0.437    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X209Y471       LUT1 (Prop_lut1_I0_O)        0.028     0.465 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.098     0.563    sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X206Y471       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.285     3.447    sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X206Y471       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[0]/CLR
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.737ns  (logic 0.028ns (3.799%)  route 0.709ns (96.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.605     0.605    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X215Y449       LUT1 (Prop_lut1_I0_O)        0.028     0.633 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.104     0.737    sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X215Y449       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.202     3.364    sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X215Y449       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[1]/CLR
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.737ns  (logic 0.028ns (3.799%)  route 0.709ns (96.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.605     0.605    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X215Y449       LUT1 (Prop_lut1_I0_O)        0.028     0.633 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.104     0.737    sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X215Y449       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.202     3.364    sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X215Y449       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[2]/CLR
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.737ns  (logic 0.028ns (3.799%)  route 0.709ns (96.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.605     0.605    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X215Y449       LUT1 (Prop_lut1_I0_O)        0.028     0.633 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.104     0.737    sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X215Y449       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.202     3.364    sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X215Y449       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[3]/CLR
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.737ns  (logic 0.028ns (3.799%)  route 0.709ns (96.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.605     0.605    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X215Y449       LUT1 (Prop_lut1_I0_O)        0.028     0.633 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.104     0.737    sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X215Y449       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.202     3.364    sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X215Y449       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[4]/CLR
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.737ns  (logic 0.028ns (3.799%)  route 0.709ns (96.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.605     0.605    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X215Y449       LUT1 (Prop_lut1_I0_O)        0.028     0.633 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.104     0.737    sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X215Y449       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.202     3.364    sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X215Y449       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_125mhz_mmcm_out
  To Clock:  sfp_mgt_refclk_p

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 si5324_i2c_init_inst/busy_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_sfp_inst/sync_reg_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.407ns  (logic 0.259ns (10.761%)  route 2.148ns (89.239%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.524ns
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.362     5.372    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X57Y163        FDRE                                         r  si5324_i2c_init_inst/busy_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y163        FDRE (Prop_fdre_C_Q)         0.216     5.588 f  si5324_i2c_init_inst/busy_reg_reg/Q
                         net (fo=1, routed)           1.866     7.454    si5324_i2c_init_inst/si5324_i2c_init_busy
    SLICE_X58Y258        LUT2 (Prop_lut2_I0_O)        0.043     7.497 f  si5324_i2c_init_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.282     7.779    sync_reset_sfp_inst/AS[0]
    SLICE_X58Y258        FDPE                                         f  sync_reset_sfp_inst/sync_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.088     4.524    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y258        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[0]/C

Slack:                    inf
  Source:                 si5324_i2c_init_inst/busy_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_sfp_inst/sync_reg_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.407ns  (logic 0.259ns (10.761%)  route 2.148ns (89.239%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.524ns
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.362     5.372    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X57Y163        FDRE                                         r  si5324_i2c_init_inst/busy_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y163        FDRE (Prop_fdre_C_Q)         0.216     5.588 f  si5324_i2c_init_inst/busy_reg_reg/Q
                         net (fo=1, routed)           1.866     7.454    si5324_i2c_init_inst/si5324_i2c_init_busy
    SLICE_X58Y258        LUT2 (Prop_lut2_I0_O)        0.043     7.497 f  si5324_i2c_init_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.282     7.779    sync_reset_sfp_inst/AS[0]
    SLICE_X58Y258        FDPE                                         f  sync_reset_sfp_inst/sync_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.088     4.524    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y258        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[1]/C

Slack:                    inf
  Source:                 si5324_i2c_init_inst/busy_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_sfp_inst/sync_reg_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.407ns  (logic 0.259ns (10.761%)  route 2.148ns (89.239%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.524ns
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.362     5.372    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X57Y163        FDRE                                         r  si5324_i2c_init_inst/busy_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y163        FDRE (Prop_fdre_C_Q)         0.216     5.588 f  si5324_i2c_init_inst/busy_reg_reg/Q
                         net (fo=1, routed)           1.866     7.454    si5324_i2c_init_inst/si5324_i2c_init_busy
    SLICE_X58Y258        LUT2 (Prop_lut2_I0_O)        0.043     7.497 f  si5324_i2c_init_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.282     7.779    sync_reset_sfp_inst/AS[0]
    SLICE_X58Y258        FDPE                                         f  sync_reset_sfp_inst/sync_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.088     4.524    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y258        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[2]/C

Slack:                    inf
  Source:                 si5324_i2c_init_inst/busy_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_sfp_inst/sync_reg_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.407ns  (logic 0.259ns (10.761%)  route 2.148ns (89.239%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.524ns
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.362     5.372    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X57Y163        FDRE                                         r  si5324_i2c_init_inst/busy_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y163        FDRE (Prop_fdre_C_Q)         0.216     5.588 f  si5324_i2c_init_inst/busy_reg_reg/Q
                         net (fo=1, routed)           1.866     7.454    si5324_i2c_init_inst/si5324_i2c_init_busy
    SLICE_X58Y258        LUT2 (Prop_lut2_I0_O)        0.043     7.497 f  si5324_i2c_init_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.282     7.779    sync_reset_sfp_inst/AS[0]
    SLICE_X58Y258        FDPE                                         f  sync_reset_sfp_inst/sync_reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.088     4.524    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y258        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync_reset_125mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_sfp_inst/sync_reg_reg[0]/PRE
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.508ns  (logic 0.128ns (25.200%)  route 0.380ns (74.800%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.956ns
    Source Clock Delay      (SCD):    2.709ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.589     2.709    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X57Y259        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y259        FDPE (Prop_fdpe_C_Q)         0.100     2.809 f  sync_reset_125mhz_inst/sync_reg_reg[3]/Q
                         net (fo=100, routed)         0.243     3.052    si5324_i2c_init_inst/Q[0]
    SLICE_X58Y258        LUT2 (Prop_lut2_I1_O)        0.028     3.080 f  si5324_i2c_init_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.137     3.217    sync_reset_sfp_inst/AS[0]
    SLICE_X58Y258        FDPE                                         f  sync_reset_sfp_inst/sync_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        0.794     2.956    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y258        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[0]/C

Slack:                    inf
  Source:                 sync_reset_125mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_sfp_inst/sync_reg_reg[1]/PRE
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.508ns  (logic 0.128ns (25.200%)  route 0.380ns (74.800%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.956ns
    Source Clock Delay      (SCD):    2.709ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.589     2.709    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X57Y259        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y259        FDPE (Prop_fdpe_C_Q)         0.100     2.809 f  sync_reset_125mhz_inst/sync_reg_reg[3]/Q
                         net (fo=100, routed)         0.243     3.052    si5324_i2c_init_inst/Q[0]
    SLICE_X58Y258        LUT2 (Prop_lut2_I1_O)        0.028     3.080 f  si5324_i2c_init_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.137     3.217    sync_reset_sfp_inst/AS[0]
    SLICE_X58Y258        FDPE                                         f  sync_reset_sfp_inst/sync_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        0.794     2.956    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y258        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[1]/C

Slack:                    inf
  Source:                 sync_reset_125mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_sfp_inst/sync_reg_reg[2]/PRE
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.508ns  (logic 0.128ns (25.200%)  route 0.380ns (74.800%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.956ns
    Source Clock Delay      (SCD):    2.709ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.589     2.709    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X57Y259        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y259        FDPE (Prop_fdpe_C_Q)         0.100     2.809 f  sync_reset_125mhz_inst/sync_reg_reg[3]/Q
                         net (fo=100, routed)         0.243     3.052    si5324_i2c_init_inst/Q[0]
    SLICE_X58Y258        LUT2 (Prop_lut2_I1_O)        0.028     3.080 f  si5324_i2c_init_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.137     3.217    sync_reset_sfp_inst/AS[0]
    SLICE_X58Y258        FDPE                                         f  sync_reset_sfp_inst/sync_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        0.794     2.956    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y258        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[2]/C

Slack:                    inf
  Source:                 sync_reset_125mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_sfp_inst/sync_reg_reg[3]/PRE
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.508ns  (logic 0.128ns (25.200%)  route 0.380ns (74.800%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.956ns
    Source Clock Delay      (SCD):    2.709ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.589     2.709    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X57Y259        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y259        FDPE (Prop_fdpe_C_Q)         0.100     2.809 f  sync_reset_125mhz_inst/sync_reg_reg[3]/Q
                         net (fo=100, routed)         0.243     3.052    si5324_i2c_init_inst/Q[0]
    SLICE_X58Y258        LUT2 (Prop_lut2_I1_O)        0.028     3.080 f  si5324_i2c_init_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.137     3.217    sync_reset_sfp_inst/AS[0]
    SLICE_X58Y258        FDPE                                         f  sync_reset_sfp_inst/sync_reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        0.794     2.956    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y258        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_mgt_refclk_p

Max Delay            80 Endpoints
Min Delay            85 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.243ns  (logic 0.685ns (55.091%)  route 0.558ns (44.909%))
  Logic Levels:           0  
  Clock Path Skew:        2.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.731     2.083    <hidden>
    SLICE_X174Y482       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y482       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.685     2.768 r  <hidden>
                         net (fo=1, routed)           0.558     3.326    <hidden>
    SLICE_X174Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.499     4.935    <hidden>
    SLICE_X174Y478       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.178ns  (logic 0.673ns (57.145%)  route 0.505ns (42.855%))
  Logic Levels:           0  
  Clock Path Skew:        2.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.731     2.083    <hidden>
    SLICE_X180Y480       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y480       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.673     2.756 r  <hidden>
                         net (fo=1, routed)           0.505     3.261    <hidden>
    SLICE_X181Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.501     4.937    <hidden>
    SLICE_X181Y478       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.169ns  (logic 0.673ns (57.583%)  route 0.496ns (42.417%))
  Logic Levels:           0  
  Clock Path Skew:        2.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    2.084ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.732     2.084    <hidden>
    SLICE_X180Y481       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y481       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.673     2.757 r  <hidden>
                         net (fo=1, routed)           0.496     3.253    <hidden>
    SLICE_X181Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.501     4.937    <hidden>
    SLICE_X181Y478       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.142ns  (logic 0.680ns (59.525%)  route 0.462ns (40.475%))
  Logic Levels:           0  
  Clock Path Skew:        2.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.733     2.085    <hidden>
    SLICE_X180Y482       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y482       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.680     2.765 r  <hidden>
                         net (fo=1, routed)           0.462     3.227    <hidden>
    SLICE_X177Y477       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.499     4.935    <hidden>
    SLICE_X177Y477       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.132ns  (logic 0.688ns (60.804%)  route 0.444ns (39.196%))
  Logic Levels:           0  
  Clock Path Skew:        2.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.731     2.083    <hidden>
    SLICE_X174Y482       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y482       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.688     2.771 r  <hidden>
                         net (fo=1, routed)           0.444     3.215    <hidden>
    SLICE_X174Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.499     4.935    <hidden>
    SLICE_X174Y478       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.114ns  (logic 0.688ns (61.787%)  route 0.426ns (38.213%))
  Logic Levels:           0  
  Clock Path Skew:        2.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.731     2.083    <hidden>
    SLICE_X176Y482       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y482       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.688     2.771 r  <hidden>
                         net (fo=1, routed)           0.426     3.197    <hidden>
    SLICE_X175Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.501     4.937    <hidden>
    SLICE_X175Y479       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.107ns  (logic 0.678ns (61.261%)  route 0.429ns (38.739%))
  Logic Levels:           0  
  Clock Path Skew:        2.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns
    Source Clock Delay      (SCD):    2.084ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.732     2.084    <hidden>
    SLICE_X176Y483       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y483       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.678     2.762 r  <hidden>
                         net (fo=1, routed)           0.429     3.191    <hidden>
    SLICE_X177Y482       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.504     4.940    <hidden>
    SLICE_X177Y482       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.088ns  (logic 0.688ns (63.207%)  route 0.400ns (36.793%))
  Logic Levels:           0  
  Clock Path Skew:        2.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    2.084ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.732     2.084    <hidden>
    SLICE_X174Y483       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y483       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.688     2.772 r  <hidden>
                         net (fo=1, routed)           0.400     3.172    <hidden>
    SLICE_X175Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.502     4.938    <hidden>
    SLICE_X175Y481       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.089ns  (logic 0.673ns (61.792%)  route 0.416ns (38.208%))
  Logic Levels:           0  
  Clock Path Skew:        2.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.731     2.083    <hidden>
    SLICE_X176Y482       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y482       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.673     2.756 r  <hidden>
                         net (fo=1, routed)           0.416     3.172    <hidden>
    SLICE_X175Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.501     4.937    <hidden>
    SLICE_X175Y479       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.086ns  (logic 0.685ns (63.068%)  route 0.401ns (36.932%))
  Logic Levels:           0  
  Clock Path Skew:        2.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    2.084ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.732     2.084    <hidden>
    SLICE_X174Y483       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y483       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.685     2.769 r  <hidden>
                         net (fo=1, routed)           0.401     3.170    <hidden>
    SLICE_X175Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.502     4.938    <hidden>
    SLICE_X175Y481       FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.189ns  (logic 0.100ns (52.875%)  route 0.089ns (47.125%))
  Logic Levels:           0  
  Clock Path Skew:        2.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.409ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.404     0.942    <hidden>
    SLICE_X179Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y478       FDRE (Prop_fdre_C_Q)         0.100     1.042 r  <hidden>
                         net (fo=2, routed)           0.089     1.131    <hidden>
    SLICE_X179Y477       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.247     3.409    <hidden>
    SLICE_X179Y477       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.194ns  (logic 0.091ns (46.792%)  route 0.103ns (53.208%))
  Logic Levels:           0  
  Clock Path Skew:        2.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.411ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.403     0.941    <hidden>
    SLICE_X181Y477       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y477       FDRE (Prop_fdre_C_Q)         0.091     1.032 r  <hidden>
                         net (fo=2, routed)           0.103     1.135    <hidden>
    SLICE_X182Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.249     3.411    <hidden>
    SLICE_X182Y478       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.636%)  route 0.097ns (49.364%))
  Logic Levels:           0  
  Clock Path Skew:        2.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.410ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.406     0.944    <hidden>
    SLICE_X177Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y481       FDRE (Prop_fdre_C_Q)         0.100     1.044 r  <hidden>
                         net (fo=1, routed)           0.097     1.141    <hidden>
    SLICE_X175Y480       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.248     3.410    <hidden>
    SLICE_X175Y480       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.367%)  route 0.148ns (59.633%))
  Logic Levels:           0  
  Clock Path Skew:        2.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.417ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.412     0.950    <hidden>
    SLICE_X187Y486       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y486       FDRE (Prop_fdre_C_Q)         0.100     1.050 r  <hidden>
                         net (fo=5, routed)           0.148     1.198    <hidden>
    SLICE_X187Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.255     3.417    <hidden>
    SLICE_X187Y484       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.100ns (39.283%)  route 0.155ns (60.717%))
  Logic Levels:           0  
  Clock Path Skew:        2.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.418ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.413     0.951    <hidden>
    SLICE_X187Y487       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y487       FDRE (Prop_fdre_C_Q)         0.100     1.051 r  <hidden>
                         net (fo=2, routed)           0.155     1.206    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_coreclk_sync_i/D[0]
    SLICE_X185Y486       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.256     3.418    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_coreclk_sync_i/data_out_reg_0
    SLICE_X185Y486       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_coreclk_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.100ns (37.195%)  route 0.169ns (62.805%))
  Logic Levels:           0  
  Clock Path Skew:        2.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.411ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.404     0.942    <hidden>
    SLICE_X179Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y478       FDRE (Prop_fdre_C_Q)         0.100     1.042 r  <hidden>
                         net (fo=2, routed)           0.169     1.211    <hidden>
    SLICE_X185Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.249     3.411    <hidden>
    SLICE_X185Y478       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.100ns (31.915%)  route 0.213ns (68.085%))
  Logic Levels:           0  
  Clock Path Skew:        2.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.411ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.404     0.942    <hidden>
    SLICE_X179Y478       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y478       FDSE (Prop_fdse_C_Q)         0.100     1.042 r  <hidden>
                         net (fo=2, routed)           0.213     1.255    <hidden>
    SLICE_X182Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.249     3.411    <hidden>
    SLICE_X182Y478       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.315ns  (logic 0.100ns (31.776%)  route 0.215ns (68.224%))
  Logic Levels:           0  
  Clock Path Skew:        2.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.411ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.404     0.942    <hidden>
    SLICE_X179Y478       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y478       FDSE (Prop_fdse_C_Q)         0.100     1.042 r  <hidden>
                         net (fo=2, routed)           0.215     1.257    <hidden>
    SLICE_X185Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.249     3.411    <hidden>
    SLICE_X185Y478       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.272ns  (logic 0.118ns (43.454%)  route 0.154ns (56.546%))
  Logic Levels:           0  
  Clock Path Skew:        2.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.460ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.451     0.989    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/CLK
    SLICE_X208Y495       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y495       FDRE (Prop_fdre_C_Q)         0.118     1.107 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_reg/Q
                         net (fo=5, routed)           0.154     1.261    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_sync_i/cable_pull_reset
    SLICE_X208Y496       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.298     3.460    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[4]_0
    SLICE_X208Y496       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.347ns  (logic 0.294ns (84.678%)  route 0.053ns (15.322%))
  Logic Levels:           0  
  Clock Path Skew:        2.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.411ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.405     0.943    <hidden>
    SLICE_X174Y481       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y481       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.294     1.237 r  <hidden>
                         net (fo=1, routed)           0.053     1.290    <hidden>
    SLICE_X175Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.249     3.411    <hidden>
    SLICE_X175Y481       FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  To Clock:  sfp_mgt_refclk_p

Max Delay             4 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.749ns  (logic 0.198ns (26.424%)  route 0.551ns (73.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    4.401ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.843     4.401    sfp_4_pcs_pma_inst/inst/txusrclk2
    SLICE_X218Y445       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y445       FDRE (Prop_fdre_C_Q)         0.198     4.599 r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.551     5.150    sfp_4_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X209Y438       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.487     4.923    sfp_4_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/coreclk
    SLICE_X209Y438       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.495ns  (logic 0.232ns (46.868%)  route 0.263ns (53.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.999     4.557    sfp_2_pcs_pma_inst/inst/txusrclk2
    SLICE_X220Y495       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y495       FDRE (Prop_fdre_C_Q)         0.232     4.789 r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.263     5.052    sfp_2_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X214Y495       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.575     5.011    sfp_2_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/coreclk
    SLICE_X214Y495       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.450ns  (logic 0.198ns (44.022%)  route 0.252ns (55.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    4.487ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.929     4.487    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/CLK
    SLICE_X179Y485       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y485       FDRE (Prop_fdre_C_Q)         0.198     4.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.252     4.937    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X183Y484       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.508     4.944    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/sync1_r_reg[4]_0
    SLICE_X183Y484       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.365ns  (logic 0.198ns (54.196%)  route 0.167ns (45.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns
    Source Clock Delay      (SCD):    4.541ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.983     4.541    sfp_3_pcs_pma_inst/inst/txusrclk2
    SLICE_X203Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y465       FDRE (Prop_fdre_C_Q)         0.198     4.739 r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.167     4.906    sfp_3_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X202Y464       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.562     4.998    sfp_3_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/coreclk
    SLICE_X202Y464       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.182ns  (logic 0.091ns (50.133%)  route 0.091ns (49.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.904ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.363ns
    Source Clock Delay      (SCD):    2.459ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.931     2.459    <hidden>
    SLICE_X215Y444       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y444       FDRE (Prop_fdre_C_Q)         0.091     2.550 r  <hidden>
                         net (fo=1, routed)           0.091     2.641    <hidden>
    SLICE_X214Y443       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.201     3.363    <hidden>
    SLICE_X214Y443       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.071%)  route 0.096ns (44.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.904ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.363ns
    Source Clock Delay      (SCD):    2.459ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.931     2.459    <hidden>
    SLICE_X216Y445       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y445       FDSE (Prop_fdse_C_Q)         0.118     2.577 r  <hidden>
                         net (fo=1, routed)           0.096     2.673    <hidden>
    SLICE_X214Y445       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.201     3.363    <hidden>
    SLICE_X214Y445       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.143%)  route 0.100ns (45.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.904ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.363ns
    Source Clock Delay      (SCD):    2.459ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.931     2.459    <hidden>
    SLICE_X216Y445       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y445       FDRE (Prop_fdre_C_Q)         0.118     2.577 r  <hidden>
                         net (fo=1, routed)           0.100     2.677    <hidden>
    SLICE_X214Y445       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.201     3.363    <hidden>
    SLICE_X214Y445       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.227ns  (logic 0.091ns (40.001%)  route 0.136ns (59.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.900ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.354ns
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.926     2.454    <hidden>
    SLICE_X215Y433       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y433       FDSE (Prop_fdse_C_Q)         0.091     2.545 r  <hidden>
                         net (fo=1, routed)           0.136     2.681    <hidden>
    SLICE_X213Y433       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.192     3.354    <hidden>
    SLICE_X213Y433       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.241ns  (logic 0.100ns (41.478%)  route 0.141ns (58.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.901ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.356ns
    Source Clock Delay      (SCD):    2.455ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.927     2.455    <hidden>
    SLICE_X214Y435       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y435       FDSE (Prop_fdse_C_Q)         0.100     2.555 r  <hidden>
                         net (fo=1, routed)           0.141     2.696    <hidden>
    SLICE_X212Y435       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.194     3.356    <hidden>
    SLICE_X212Y435       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.248ns  (logic 0.118ns (47.557%)  route 0.130ns (52.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.904ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.363ns
    Source Clock Delay      (SCD):    2.459ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.931     2.459    <hidden>
    SLICE_X216Y444       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y444       FDSE (Prop_fdse_C_Q)         0.118     2.577 r  <hidden>
                         net (fo=1, routed)           0.130     2.707    <hidden>
    SLICE_X216Y443       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.201     3.363    <hidden>
    SLICE_X216Y443       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.181ns  (logic 0.091ns (50.181%)  route 0.090ns (49.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.450ns
    Source Clock Delay      (SCD):    2.528ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.000     2.528    sfp_3_pcs_pma_inst/inst/txusrclk2
    SLICE_X203Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y465       FDRE (Prop_fdre_C_Q)         0.091     2.619 r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.090     2.709    sfp_3_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X202Y464       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.288     3.450    sfp_3_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/coreclk
    SLICE_X202Y464       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.091ns (34.540%)  route 0.172ns (65.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.900ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.354ns
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.926     2.454    <hidden>
    SLICE_X215Y433       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y433       FDSE (Prop_fdse_C_Q)         0.091     2.545 r  <hidden>
                         net (fo=1, routed)           0.172     2.717    <hidden>
    SLICE_X213Y433       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.192     3.354    <hidden>
    SLICE_X213Y433       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.091ns (35.143%)  route 0.168ns (64.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.904ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.363ns
    Source Clock Delay      (SCD):    2.459ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.931     2.459    <hidden>
    SLICE_X215Y444       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y444       FDSE (Prop_fdse_C_Q)         0.091     2.550 r  <hidden>
                         net (fo=1, routed)           0.168     2.718    <hidden>
    SLICE_X214Y443       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.201     3.363    <hidden>
    SLICE_X214Y443       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.224ns  (logic 0.091ns (40.666%)  route 0.133ns (59.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.417ns
    Source Clock Delay      (SCD):    2.495ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.967     2.495    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/CLK
    SLICE_X179Y485       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y485       FDRE (Prop_fdre_C_Q)         0.091     2.586 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.133     2.719    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X183Y484       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.255     3.417    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/sync1_r_reg[4]_0
    SLICE_X183Y484       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_mgt_refclk_p

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.872ns  (logic 0.254ns (29.117%)  route 0.618ns (70.883%))
  Logic Levels:           0  
  Clock Path Skew:        2.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.793     2.145    <hidden>
    SLICE_X212Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y481       FDRE (Prop_fdre_C_Q)         0.254     2.399 r  <hidden>
                         net (fo=2, routed)           0.618     3.017    sfp_2_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/D[0]
    SLICE_X212Y491       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.571     5.007    sfp_2_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/coreclk
    SLICE_X212Y491       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.867ns  (logic 0.254ns (29.298%)  route 0.613ns (70.702%))
  Logic Levels:           0  
  Clock Path Skew:        2.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.792     2.144    <hidden>
    SLICE_X212Y480       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y480       FDRE (Prop_fdre_C_Q)         0.254     2.398 r  <hidden>
                         net (fo=5, routed)           0.613     3.011    <hidden>
    SLICE_X211Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.567     5.003    <hidden>
    SLICE_X211Y484       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.722ns  (logic 0.254ns (35.171%)  route 0.468ns (64.829%))
  Logic Levels:           0  
  Clock Path Skew:        2.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.803     2.155    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X220Y489       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y489       FDRE (Prop_fdre_C_Q)         0.254     2.409 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/Q
                         net (fo=5, routed)           0.468     2.877    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/cable_pull_reset
    SLICE_X218Y492       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.574     5.010    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/coreclk
    SLICE_X218Y492       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.657ns  (logic 0.216ns (32.899%)  route 0.441ns (67.101%))
  Logic Levels:           0  
  Clock Path Skew:        2.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    2.156ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.804     2.156    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X218Y490       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y490       FDRE (Prop_fdre_C_Q)         0.216     2.372 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/Q
                         net (fo=7, routed)           0.441     2.813    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]_0
    SLICE_X217Y493       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.574     5.010    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/coreclk
    SLICE_X217Y493       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.400ns  (logic 0.216ns (54.061%)  route 0.184ns (45.939%))
  Logic Levels:           0  
  Clock Path Skew:        2.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    2.156ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.804     2.156    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X219Y490       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y490       FDRE (Prop_fdre_C_Q)         0.216     2.372 r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.184     2.556    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/D[0]
    SLICE_X214Y490       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.573     5.009    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/coreclk
    SLICE_X214Y490       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.113%)  route 0.100ns (49.887%))
  Logic Levels:           0  
  Clock Path Skew:        2.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.462ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.453     0.991    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X219Y490       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y490       FDRE (Prop_fdre_C_Q)         0.100     1.091 r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.100     1.191    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/D[0]
    SLICE_X214Y490       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.300     3.462    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/coreclk
    SLICE_X214Y490       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.346ns  (logic 0.100ns (28.939%)  route 0.246ns (71.061%))
  Logic Levels:           0  
  Clock Path Skew:        2.472ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.463ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.453     0.991    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X218Y490       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y490       FDRE (Prop_fdre_C_Q)         0.100     1.091 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/Q
                         net (fo=7, routed)           0.246     1.337    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]_0
    SLICE_X217Y493       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.301     3.463    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/coreclk
    SLICE_X217Y493       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.373ns  (logic 0.118ns (31.619%)  route 0.255ns (68.381%))
  Logic Levels:           0  
  Clock Path Skew:        2.472ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.462ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.452     0.990    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X220Y489       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y489       FDRE (Prop_fdre_C_Q)         0.118     1.108 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/Q
                         net (fo=5, routed)           0.255     1.363    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/cable_pull_reset
    SLICE_X218Y492       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.300     3.462    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/coreclk
    SLICE_X218Y492       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.486ns  (logic 0.118ns (24.282%)  route 0.368ns (75.718%))
  Logic Levels:           0  
  Clock Path Skew:        2.472ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.455ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.445     0.983    <hidden>
    SLICE_X212Y480       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y480       FDRE (Prop_fdre_C_Q)         0.118     1.101 r  <hidden>
                         net (fo=5, routed)           0.368     1.469    <hidden>
    SLICE_X211Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.293     3.455    <hidden>
    SLICE_X211Y484       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.494ns  (logic 0.118ns (23.870%)  route 0.376ns (76.130%))
  Logic Levels:           0  
  Clock Path Skew:        2.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.460ns
    Source Clock Delay      (SCD):    0.984ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.446     0.984    <hidden>
    SLICE_X212Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y481       FDRE (Prop_fdre_C_Q)         0.118     1.102 r  <hidden>
                         net (fo=2, routed)           0.376     1.478    sfp_2_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/D[0]
    SLICE_X212Y491       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.298     3.460    sfp_2_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/coreclk
    SLICE_X212Y491       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_mgt_refclk_p

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.684ns  (logic 0.254ns (37.153%)  route 0.430ns (62.847%))
  Logic Levels:           0  
  Clock Path Skew:        2.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.796     2.148    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X210Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y465       FDRE (Prop_fdre_C_Q)         0.254     2.402 r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.430     2.832    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/D[0]
    SLICE_X206Y462       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.567     5.003    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/coreclk
    SLICE_X206Y462       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.686ns  (logic 0.254ns (37.028%)  route 0.432ns (62.972%))
  Logic Levels:           0  
  Clock Path Skew:        2.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.793     2.145    <hidden>
    SLICE_X210Y468       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y468       FDRE (Prop_fdre_C_Q)         0.254     2.399 r  <hidden>
                         net (fo=5, routed)           0.432     2.831    <hidden>
    SLICE_X204Y466       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.560     4.996    <hidden>
    SLICE_X204Y466       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.647ns  (logic 0.254ns (39.255%)  route 0.393ns (60.745%))
  Logic Levels:           0  
  Clock Path Skew:        2.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.793     2.145    <hidden>
    SLICE_X212Y468       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y468       FDRE (Prop_fdre_C_Q)         0.254     2.399 r  <hidden>
                         net (fo=2, routed)           0.393     2.792    sfp_3_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/D[0]
    SLICE_X211Y473       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.559     4.995    sfp_3_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/coreclk
    SLICE_X211Y473       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.608ns  (logic 0.216ns (35.552%)  route 0.392ns (64.448%))
  Logic Levels:           0  
  Clock Path Skew:        2.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.793     2.145    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y470       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y470       FDRE (Prop_fdre_C_Q)         0.216     2.361 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/Q
                         net (fo=5, routed)           0.392     2.753    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/cable_pull_reset
    SLICE_X213Y470       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.563     4.999    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/coreclk
    SLICE_X213Y470       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.495ns  (logic 0.216ns (43.626%)  route 0.279ns (56.374%))
  Logic Levels:           0  
  Clock Path Skew:        2.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.793     2.145    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y470       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y470       FDRE (Prop_fdre_C_Q)         0.216     2.361 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/Q
                         net (fo=7, routed)           0.279     2.640    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]_0
    SLICE_X214Y471       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.563     4.999    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/coreclk
    SLICE_X214Y471       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.100ns (39.198%)  route 0.155ns (60.802%))
  Logic Levels:           0  
  Clock Path Skew:        2.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.451ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.445     0.983    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y470       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y470       FDRE (Prop_fdre_C_Q)         0.100     1.083 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/Q
                         net (fo=7, routed)           0.155     1.238    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]_0
    SLICE_X214Y471       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.289     3.451    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/coreclk
    SLICE_X214Y471       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.327ns  (logic 0.100ns (30.623%)  route 0.227ns (69.377%))
  Logic Levels:           0  
  Clock Path Skew:        2.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.450ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.445     0.983    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y470       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y470       FDRE (Prop_fdre_C_Q)         0.100     1.083 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/Q
                         net (fo=5, routed)           0.227     1.310    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/cable_pull_reset
    SLICE_X213Y470       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.288     3.450    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/coreclk
    SLICE_X213Y470       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.336ns  (logic 0.118ns (35.113%)  route 0.218ns (64.887%))
  Logic Levels:           0  
  Clock Path Skew:        2.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.446ns
    Source Clock Delay      (SCD):    0.984ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.446     0.984    <hidden>
    SLICE_X212Y468       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y468       FDRE (Prop_fdre_C_Q)         0.118     1.102 r  <hidden>
                         net (fo=2, routed)           0.218     1.320    sfp_3_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/D[0]
    SLICE_X211Y473       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.284     3.446    sfp_3_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/coreclk
    SLICE_X211Y473       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.345ns  (logic 0.118ns (34.236%)  route 0.227ns (65.764%))
  Logic Levels:           0  
  Clock Path Skew:        2.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.455ns
    Source Clock Delay      (SCD):    0.987ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.449     0.987    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X210Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y465       FDRE (Prop_fdre_C_Q)         0.118     1.105 r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.227     1.332    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/D[0]
    SLICE_X206Y462       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.293     3.455    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/coreclk
    SLICE_X206Y462       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.378ns  (logic 0.118ns (31.220%)  route 0.260ns (68.780%))
  Logic Levels:           0  
  Clock Path Skew:        2.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.448ns
    Source Clock Delay      (SCD):    0.984ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.446     0.984    <hidden>
    SLICE_X210Y468       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y468       FDRE (Prop_fdre_C_Q)         0.118     1.102 r  <hidden>
                         net (fo=5, routed)           0.260     1.362    <hidden>
    SLICE_X204Y466       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.286     3.448    <hidden>
    SLICE_X204Y466       FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_mgt_refclk_p

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.731ns  (logic 0.254ns (34.765%)  route 0.477ns (65.235%))
  Logic Levels:           0  
  Clock Path Skew:        2.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    2.156ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.804     2.156    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X210Y451       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y451       FDRE (Prop_fdre_C_Q)         0.254     2.410 r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.477     2.887    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/D[0]
    SLICE_X207Y443       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.488     4.924    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/coreclk
    SLICE_X207Y443       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.674ns  (logic 0.216ns (32.067%)  route 0.458ns (67.933%))
  Logic Levels:           0  
  Clock Path Skew:        2.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.805     2.157    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X214Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y452       FDRE (Prop_fdre_C_Q)         0.216     2.373 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/Q
                         net (fo=5, routed)           0.458     2.831    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/cable_pull_reset
    SLICE_X218Y449       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.493     4.929    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/coreclk
    SLICE_X218Y449       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.571ns  (logic 0.254ns (44.474%)  route 0.317ns (55.526%))
  Logic Levels:           0  
  Clock Path Skew:        2.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.796     2.148    <hidden>
    SLICE_X200Y452       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y452       FDRE (Prop_fdre_C_Q)         0.254     2.402 r  <hidden>
                         net (fo=2, routed)           0.317     2.719    sfp_4_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/D[0]
    SLICE_X200Y447       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.484     4.920    sfp_4_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/coreclk
    SLICE_X200Y447       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.568ns  (logic 0.216ns (38.009%)  route 0.352ns (61.991%))
  Logic Levels:           0  
  Clock Path Skew:        2.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.796     2.148    <hidden>
    SLICE_X201Y452       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y452       FDRE (Prop_fdre_C_Q)         0.216     2.364 r  <hidden>
                         net (fo=5, routed)           0.352     2.716    <hidden>
    SLICE_X203Y452       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.567     5.003    <hidden>
    SLICE_X203Y452       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.473ns  (logic 0.216ns (45.701%)  route 0.257ns (54.299%))
  Logic Levels:           0  
  Clock Path Skew:        2.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X218Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y452       FDRE (Prop_fdre_C_Q)         0.216     2.374 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/Q
                         net (fo=7, routed)           0.257     2.631    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]_0
    SLICE_X219Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.575     5.011    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/coreclk
    SLICE_X219Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.100ns (41.385%)  route 0.142ns (58.615%))
  Logic Levels:           0  
  Clock Path Skew:        2.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.464ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.455     0.993    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X218Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y452       FDRE (Prop_fdre_C_Q)         0.100     1.093 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/Q
                         net (fo=7, routed)           0.142     1.235    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]_0
    SLICE_X219Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.302     3.464    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/coreclk
    SLICE_X219Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.289ns  (logic 0.118ns (40.814%)  route 0.171ns (59.186%))
  Logic Levels:           0  
  Clock Path Skew:        2.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.355ns
    Source Clock Delay      (SCD):    0.986ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.448     0.986    <hidden>
    SLICE_X200Y452       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y452       FDRE (Prop_fdre_C_Q)         0.118     1.104 r  <hidden>
                         net (fo=2, routed)           0.171     1.275    sfp_4_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/D[0]
    SLICE_X200Y447       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.193     3.355    sfp_4_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/coreclk
    SLICE_X200Y447       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.292ns  (logic 0.100ns (34.213%)  route 0.192ns (65.787%))
  Logic Levels:           0  
  Clock Path Skew:        2.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.456ns
    Source Clock Delay      (SCD):    0.986ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.448     0.986    <hidden>
    SLICE_X201Y452       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y452       FDRE (Prop_fdre_C_Q)         0.100     1.086 r  <hidden>
                         net (fo=5, routed)           0.192     1.278    <hidden>
    SLICE_X203Y452       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.294     3.456    <hidden>
    SLICE_X203Y452       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.350ns  (logic 0.100ns (28.605%)  route 0.250ns (71.395%))
  Logic Levels:           0  
  Clock Path Skew:        2.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.364ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.455     0.993    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X214Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y452       FDRE (Prop_fdre_C_Q)         0.100     1.093 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/Q
                         net (fo=5, routed)           0.250     1.343    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/cable_pull_reset
    SLICE_X218Y449       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.202     3.364    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/coreclk
    SLICE_X218Y449       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.369ns  (logic 0.118ns (32.012%)  route 0.251ns (67.988%))
  Logic Levels:           0  
  Clock Path Skew:        2.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.359ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.454     0.992    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X210Y451       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y451       FDRE (Prop_fdre_C_Q)         0.118     1.110 r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.251     1.361    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/D[0]
    SLICE_X207Y443       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.197     3.359    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/coreclk
    SLICE_X207Y443       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_mgt_refclk_p

Max Delay            89 Endpoints
Min Delay           150 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.832ns  (logic 0.254ns (3.243%)  route 7.578ns (96.757%))
  Logic Levels:           0  
  Clock Path Skew:        -0.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    5.682ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.212     5.682    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y258        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y258        FDPE (Prop_fdpe_C_Q)         0.254     5.936 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         7.578    13.514    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/areset
    SLICE_X214Y489       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.572     5.008    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/coreclk
    SLICE_X214Y489       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.832ns  (logic 0.254ns (3.243%)  route 7.578ns (96.757%))
  Logic Levels:           0  
  Clock Path Skew:        -0.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    5.682ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.212     5.682    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y258        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y258        FDPE (Prop_fdpe_C_Q)         0.254     5.936 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         7.578    13.514    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/areset
    SLICE_X214Y489       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.572     5.008    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/coreclk
    SLICE_X214Y489       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.832ns  (logic 0.254ns (3.243%)  route 7.578ns (96.757%))
  Logic Levels:           0  
  Clock Path Skew:        -0.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    5.682ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.212     5.682    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y258        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y258        FDPE (Prop_fdpe_C_Q)         0.254     5.936 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         7.578    13.514    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/areset
    SLICE_X214Y489       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.572     5.008    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/coreclk
    SLICE_X214Y489       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.832ns  (logic 0.254ns (3.243%)  route 7.578ns (96.757%))
  Logic Levels:           0  
  Clock Path Skew:        -0.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    5.682ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.212     5.682    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y258        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y258        FDPE (Prop_fdpe_C_Q)         0.254     5.936 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         7.578    13.514    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/areset
    SLICE_X214Y489       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.572     5.008    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/coreclk
    SLICE_X214Y489       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[4]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.832ns  (logic 0.254ns (3.243%)  route 7.578ns (96.757%))
  Logic Levels:           0  
  Clock Path Skew:        -0.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    5.682ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.212     5.682    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y258        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y258        FDPE (Prop_fdpe_C_Q)         0.254     5.936 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         7.578    13.514    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/areset
    SLICE_X214Y489       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.572     5.008    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/coreclk
    SLICE_X214Y489       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.332ns  (logic 0.254ns (3.464%)  route 7.078ns (96.536%))
  Logic Levels:           0  
  Clock Path Skew:        -0.684ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns
    Source Clock Delay      (SCD):    5.682ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.212     5.682    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y258        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y258        FDPE (Prop_fdpe_C_Q)         0.254     5.936 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         7.078    13.014    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/reset
    SLICE_X207Y480       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.562     4.998    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/data_out_reg_0
    SLICE_X207Y480       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.332ns  (logic 0.254ns (3.464%)  route 7.078ns (96.536%))
  Logic Levels:           0  
  Clock Path Skew:        -0.684ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns
    Source Clock Delay      (SCD):    5.682ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.212     5.682    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y258        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y258        FDPE (Prop_fdpe_C_Q)         0.254     5.936 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         7.078    13.014    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/reset
    SLICE_X207Y480       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.562     4.998    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/data_out_reg_0
    SLICE_X207Y480       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.332ns  (logic 0.254ns (3.464%)  route 7.078ns (96.536%))
  Logic Levels:           0  
  Clock Path Skew:        -0.684ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns
    Source Clock Delay      (SCD):    5.682ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.212     5.682    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y258        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y258        FDPE (Prop_fdpe_C_Q)         0.254     5.936 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         7.078    13.014    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/reset
    SLICE_X207Y480       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.562     4.998    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/data_out_reg_0
    SLICE_X207Y480       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.332ns  (logic 0.254ns (3.464%)  route 7.078ns (96.536%))
  Logic Levels:           0  
  Clock Path Skew:        -0.684ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns
    Source Clock Delay      (SCD):    5.682ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.212     5.682    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y258        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y258        FDPE (Prop_fdpe_C_Q)         0.254     5.936 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         7.078    13.014    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/reset
    SLICE_X207Y480       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.562     4.998    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/data_out_reg_0
    SLICE_X207Y480       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/sync1_r_reg[4]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.332ns  (logic 0.254ns (3.464%)  route 7.078ns (96.536%))
  Logic Levels:           0  
  Clock Path Skew:        -0.684ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns
    Source Clock Delay      (SCD):    5.682ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.212     5.682    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y258        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y258        FDPE (Prop_fdpe_C_Q)         0.254     5.936 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         7.078    13.014    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/reset
    SLICE_X207Y480       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.562     4.998    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/data_out_reg_0
    SLICE_X207Y480       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/sync1_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.192ns  (logic 0.107ns (55.766%)  route 0.085ns (44.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.369ns
    Source Clock Delay      (SCD):    2.694ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        0.921     2.694    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X162Y467       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y467       FDRE (Prop_fdre_C_Q)         0.107     2.801 r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/Q
                         net (fo=2, routed)           0.085     2.886    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg
    SLICE_X162Y467       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.207     3.369    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X162Y467       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/C

Slack:                    inf
  Source:                 core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.222ns  (logic 0.100ns (45.050%)  route 0.122ns (54.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.342ns
    Source Clock Delay      (SCD):    2.667ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        0.894     2.667    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X161Y465       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y465       FDRE (Prop_fdre_C_Q)         0.100     2.767 r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/Q
                         net (fo=1, routed)           0.122     2.889    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg_n_0_[8]
    SLICE_X160Y465       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.180     3.342    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X160Y465       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[8]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.228ns  (logic 0.091ns (39.981%)  route 0.137ns (60.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.372ns
    Source Clock Delay      (SCD):    2.667ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        0.894     2.667    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X161Y463       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y463       FDRE (Prop_fdre_C_Q)         0.091     2.758 r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/Q
                         net (fo=1, routed)           0.137     2.894    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg_n_0_[3]
    SLICE_X162Y463       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.210     3.372    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X162Y463       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.229ns  (logic 0.091ns (39.790%)  route 0.138ns (60.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.372ns
    Source Clock Delay      (SCD):    2.667ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        0.894     2.667    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X161Y463       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y463       FDRE (Prop_fdre_C_Q)         0.091     2.758 r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/Q
                         net (fo=1, routed)           0.138     2.896    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg_n_0_[1]
    SLICE_X162Y463       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.210     3.372    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X162Y463       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/s_rst_sync2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.190ns  (logic 0.100ns (52.603%)  route 0.090ns (47.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.385ns
    Source Clock Delay      (SCD):    2.709ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        0.936     2.709    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X170Y468       FDPE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y468       FDPE (Prop_fdpe_C_Q)         0.100     2.809 r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/Q
                         net (fo=1, routed)           0.090     2.899    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/s_rst_sync2_reg_reg_0
    SLICE_X171Y468       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/s_rst_sync2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.223     3.385    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X171Y468       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/s_rst_sync2_reg_reg/C

Slack:                    inf
  Source:                 core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.929%)  route 0.157ns (61.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.343ns
    Source Clock Delay      (SCD):    2.667ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        0.894     2.667    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X161Y463       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y463       FDRE (Prop_fdre_C_Q)         0.100     2.767 r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/Q
                         net (fo=1, routed)           0.157     2.924    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg_n_0_[4]
    SLICE_X160Y464       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.181     3.343    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X160Y464       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.091ns (34.828%)  route 0.170ns (65.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.372ns
    Source Clock Delay      (SCD):    2.667ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        0.894     2.667    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X161Y463       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y463       FDRE (Prop_fdre_C_Q)         0.091     2.758 r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[11]/Q
                         net (fo=1, routed)           0.170     2.928    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg_n_0_[11]
    SLICE_X162Y463       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.210     3.372    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X162Y463       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[11]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.232ns  (logic 0.091ns (39.276%)  route 0.141ns (60.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.374ns
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        0.925     2.698    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X165Y463       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y463       FDRE (Prop_fdre_C_Q)         0.091     2.789 r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[4]/Q
                         net (fo=1, routed)           0.141     2.930    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg_n_0_[4]
    SLICE_X164Y463       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.212     3.374    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X164Y463       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.091ns (34.413%)  route 0.173ns (65.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.342ns
    Source Clock Delay      (SCD):    2.667ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        0.894     2.667    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X161Y465       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y465       FDRE (Prop_fdre_C_Q)         0.091     2.758 r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[9]/Q
                         net (fo=1, routed)           0.173     2.931    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg_n_0_[9]
    SLICE_X160Y465       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.180     3.342    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X160Y465       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[9]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.091ns (34.404%)  route 0.174ns (65.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.343ns
    Source Clock Delay      (SCD):    2.667ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        0.894     2.667    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X161Y465       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y465       FDRE (Prop_fdre_C_Q)         0.091     2.758 r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[7]/Q
                         net (fo=1, routed)           0.174     2.931    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg_n_0_[7]
    SLICE_X160Y464       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.181     3.343    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X160Y464       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 JA_FPGA_IN[1]
                            (input port)
  Destination:            JA_FPGA_OUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.128ns  (logic 2.746ns (20.920%)  route 10.382ns (79.080%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AW17                                              0.000     0.000 r  JA_FPGA_IN[1] (IN)
                         net (fo=0)                   0.000     0.000    JA_FPGA_IN[1]
    AW17                 IBUF (Prop_ibuf_I_O)         0.750     0.750 r  JA_FPGA_IN_IBUF[1]_inst/O
                         net (fo=4, routed)           4.532     5.282    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_IN_IBUF[1]
    SLICE_X159Y417       LUT6 (Prop_lut6_I1_O)        0.043     5.325 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.644     5.969    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/JA_FPGA_OUT[2]
    SLICE_X167Y417       LUT6 (Prop_lut6_I1_O)        0.043     6.012 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/JA_FPGA_OUT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.206    11.218    JA_FPGA_OUT_OBUF[2]
    AV16                 OBUF (Prop_obuf_I_O)         1.911    13.128 r  JA_FPGA_OUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.128    JA_FPGA_OUT[2]
    AV16                                                              r  JA_FPGA_OUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA_FPGA_IN[1]
                            (input port)
  Destination:            JA_FPGA_OUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.025ns  (logic 2.845ns (21.840%)  route 10.180ns (78.160%))
  Logic Levels:           6  (IBUF=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AW17                                              0.000     0.000 r  JA_FPGA_IN[1] (IN)
                         net (fo=0)                   0.000     0.000    JA_FPGA_IN[1]
    AW17                 IBUF (Prop_ibuf_I_O)         0.750     0.750 r  JA_FPGA_IN_IBUF[1]_inst/O
                         net (fo=4, routed)           4.625     5.375    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_IN_IBUF[1]
    SLICE_X159Y419       LUT6 (Prop_lut6_I1_O)        0.043     5.418 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.446     5.865    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[3]_inst_i_8_n_0
    SLICE_X167Y419       LUT5 (Prop_lut5_I4_O)        0.043     5.908 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.138     6.045    core_inst/udp_complete_inst/udp_64_inst/udp_ip_tx_64_inst/JA_FPGA_OUT_OBUF[3]_inst_i_1_0
    SLICE_X167Y419       LUT6 (Prop_lut6_I4_O)        0.043     6.088 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_tx_64_inst/JA_FPGA_OUT_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.224     6.313    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/JA_FPGA_OUT[3]
    SLICE_X167Y419       LUT6 (Prop_lut6_I0_O)        0.043     6.356 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/JA_FPGA_OUT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.746    11.102    JA_FPGA_OUT_OBUF[3]
    AW16                 OBUF (Prop_obuf_I_O)         1.923    13.025 r  JA_FPGA_OUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.025    JA_FPGA_OUT[3]
    AW16                                                              r  JA_FPGA_OUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA_FPGA_IN[1]
                            (input port)
  Destination:            JA_FPGA_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.665ns  (logic 2.743ns (21.657%)  route 9.922ns (78.343%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AW17                                              0.000     0.000 r  JA_FPGA_IN[1] (IN)
                         net (fo=0)                   0.000     0.000    JA_FPGA_IN[1]
    AW17                 IBUF (Prop_ibuf_I_O)         0.750     0.750 r  JA_FPGA_IN_IBUF[1]_inst/O
                         net (fo=4, routed)           4.683     5.433    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_IN_IBUF[1]
    SLICE_X160Y420       LUT6 (Prop_lut6_I1_O)        0.043     5.476 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.313     5.789    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/JA_FPGA_OUT[0]
    SLICE_X160Y420       LUT6 (Prop_lut6_I1_O)        0.043     5.832 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/JA_FPGA_OUT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.926    10.758    JA_FPGA_OUT_OBUF[0]
    AT20                 OBUF (Prop_obuf_I_O)         1.907    12.665 r  JA_FPGA_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.665    JA_FPGA_OUT[0]
    AT20                                                              r  JA_FPGA_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA_FPGA_IN[3]
                            (input port)
  Destination:            JA_FPGA_OUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.417ns  (logic 2.734ns (22.017%)  route 9.683ns (77.983%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV19                                              0.000     0.000 r  JA_FPGA_IN[3] (IN)
                         net (fo=0)                   0.000     0.000    JA_FPGA_IN[3]
    AV19                 IBUF (Prop_ibuf_I_O)         0.740     0.740 r  JA_FPGA_IN_IBUF[3]_inst/O
                         net (fo=4, routed)           4.548     5.288    core_inst/JA_FPGA_IN_IBUF[3]
    SLICE_X159Y418       LUT6 (Prop_lut6_I3_O)        0.043     5.331 r  core_inst/JA_FPGA_OUT_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.137     5.468    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/JA_FPGA_OUT[1]_1
    SLICE_X159Y418       LUT6 (Prop_lut6_I5_O)        0.043     5.511 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/JA_FPGA_OUT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.998    10.510    JA_FPGA_OUT_OBUF[1]
    AT19                 OBUF (Prop_obuf_I_O)         1.907    12.417 r  JA_FPGA_OUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.417    JA_FPGA_OUT[1]
    AT19                                                              r  JA_FPGA_OUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sfp_mgt_refclk_n
                            (input port)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.136ns  (logic 2.135ns (99.961%)  route 0.001ns (0.039%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E9                                                0.000     0.000 r  sfp_mgt_refclk_n (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_n
    E9                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_n_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_n_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.001     2.136    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/refclk
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                                 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_mgt_refclk_n
                            (input port)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.441ns (99.812%)  route 0.001ns (0.188%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E9                                                0.000     0.000 r  sfp_mgt_refclk_n (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_n
    E9                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_n_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_n_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.001     0.442    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/refclk
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                                 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA_FPGA_IN[2]
                            (input port)
  Destination:            JA_FPGA_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        6.317ns  (logic 1.440ns (22.793%)  route 4.877ns (77.207%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU19                                              0.000     0.000 r  JA_FPGA_IN[2] (IN)
                         net (fo=0)                   0.000     0.000    JA_FPGA_IN[2]
    AU19                 IBUF (Prop_ibuf_I_O)         0.157     0.157 r  JA_FPGA_IN_IBUF[2]_inst/O
                         net (fo=4, routed)           2.364     2.522    core_inst/JA_FPGA_IN_IBUF[2]
    SLICE_X160Y420       LUT6 (Prop_lut6_I5_O)        0.028     2.550 r  core_inst/JA_FPGA_OUT_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.080     2.629    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/JA_FPGA_OUT[0]_1
    SLICE_X160Y420       LUT6 (Prop_lut6_I5_O)        0.028     2.657 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/JA_FPGA_OUT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.433     5.090    JA_FPGA_OUT_OBUF[0]
    AT20                 OBUF (Prop_obuf_I_O)         1.227     6.317 r  JA_FPGA_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.317    JA_FPGA_OUT[0]
    AT20                                                              r  JA_FPGA_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA_FPGA_IN[0]
                            (input port)
  Destination:            JA_FPGA_OUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        6.402ns  (logic 1.448ns (22.617%)  route 4.954ns (77.383%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AW18                                              0.000     0.000 r  JA_FPGA_IN[0] (IN)
                         net (fo=0)                   0.000     0.000    JA_FPGA_IN[0]
    AW18                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  JA_FPGA_IN_IBUF[0]_inst/O
                         net (fo=4, routed)           2.421     2.585    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_IN_IBUF[0]
    SLICE_X159Y418       LUT6 (Prop_lut6_I5_O)        0.028     2.613 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.049     2.662    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/JA_FPGA_OUT[1]
    SLICE_X159Y418       LUT6 (Prop_lut6_I1_O)        0.028     2.690 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/JA_FPGA_OUT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.484     5.175    JA_FPGA_OUT_OBUF[1]
    AT19                 OBUF (Prop_obuf_I_O)         1.227     6.402 r  JA_FPGA_OUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.402    JA_FPGA_OUT[1]
    AT19                                                              r  JA_FPGA_OUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA_FPGA_IN[2]
                            (input port)
  Destination:            JA_FPGA_OUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        6.403ns  (logic 1.483ns (23.167%)  route 4.919ns (76.833%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU19                                              0.000     0.000 r  JA_FPGA_IN[2] (IN)
                         net (fo=0)                   0.000     0.000    JA_FPGA_IN[2]
    AU19                 IBUF (Prop_ibuf_I_O)         0.157     0.157 r  JA_FPGA_IN_IBUF[2]_inst/O
                         net (fo=4, routed)           2.296     2.453    core_inst/JA_FPGA_IN_IBUF[2]
    SLICE_X167Y419       LUT6 (Prop_lut6_I1_O)        0.028     2.481 r  core_inst/JA_FPGA_OUT_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.181     2.662    core_inst/udp_complete_inst/udp_64_inst/udp_ip_tx_64_inst/JA_FPGA_OUT_OBUF[3]_inst_i_1_1
    SLICE_X167Y419       LUT6 (Prop_lut6_I5_O)        0.028     2.690 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_tx_64_inst/JA_FPGA_OUT_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.120     2.810    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/JA_FPGA_OUT[3]
    SLICE_X167Y419       LUT6 (Prop_lut6_I0_O)        0.028     2.838 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/JA_FPGA_OUT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.322     5.161    JA_FPGA_OUT_OBUF[3]
    AW16                 OBUF (Prop_obuf_I_O)         1.242     6.403 r  JA_FPGA_OUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.403    JA_FPGA_OUT[3]
    AW16                                                              r  JA_FPGA_OUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA_FPGA_IN[2]
                            (input port)
  Destination:            JA_FPGA_OUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        6.611ns  (logic 1.443ns (21.832%)  route 5.168ns (78.168%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU19                                              0.000     0.000 r  JA_FPGA_IN[2] (IN)
                         net (fo=0)                   0.000     0.000    JA_FPGA_IN[2]
    AU19                 IBUF (Prop_ibuf_I_O)         0.157     0.157 r  JA_FPGA_IN_IBUF[2]_inst/O
                         net (fo=4, routed)           2.310     2.467    core_inst/JA_FPGA_IN_IBUF[2]
    SLICE_X167Y417       LUT6 (Prop_lut6_I5_O)        0.028     2.495 r  core_inst/JA_FPGA_OUT_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.075     2.570    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/JA_FPGA_OUT[2]_1
    SLICE_X167Y417       LUT6 (Prop_lut6_I5_O)        0.028     2.598 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/JA_FPGA_OUT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.783     5.381    JA_FPGA_OUT_OBUF[2]
    AV16                 OBUF (Prop_obuf_I_O)         1.230     6.611 r  JA_FPGA_OUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.611    JA_FPGA_OUT[2]
    AV16                                                              r  JA_FPGA_OUT[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mmcm_clkfb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_mmcm_inst/CLKFBOUT
                            (clock source 'mmcm_clkfb'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clk_mmcm_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.011ns  (logic 0.000ns (0.000%)  route 0.011ns (99.999%))
  Logic Levels:           0  
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.071ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkfb fall edge)
                                                      2.500     2.500 f  
    H19                                               0.000     2.500 f  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     2.500    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     3.355 f  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     4.317    clk_200mhz_ibufg
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.069     4.386 f  clk_mmcm_inst/CLKFBOUT
                         net (fo=1, routed)           0.011     4.397    mmcm_clkfb
    MMCME2_ADV_X1Y8      MMCME2_ADV                                   f  clk_mmcm_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_mmcm_inst/CLKFBOUT
                            (clock source 'mmcm_clkfb'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clk_mmcm_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.071ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkfb rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     0.938    mmcm_clkfb
    MMCME2_ADV_X1Y8      MMCME2_ADV                                   r  clk_mmcm_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_mgt_refclk_p
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/wr_ptr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            JA_FPGA_OUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.760ns  (logic 2.739ns (23.288%)  route 9.021ns (76.712%))
  Logic Levels:           7  (CARRY4=2 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.720     6.190    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/coreclk_out
    SLICE_X172Y421       FDRE                                         r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/wr_ptr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y421       FDRE (Prop_fdre_C_Q)         0.254     6.444 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/wr_ptr_reg_reg[8]/Q
                         net (fo=23, routed)          1.136     7.580    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/wr_ptr_reg_reg[8]
    SLICE_X170Y419       LUT6 (Prop_lut6_I5_O)        0.043     7.623 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_wr_carry_i_2__1/O
                         net (fo=1, routed)           0.000     7.623    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_wr_carry_i_2__1_n_0
    SLICE_X170Y419       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     7.811 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_wr_carry/CO[3]
                         net (fo=1, routed)           0.000     7.811    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_wr_carry_n_0
    SLICE_X170Y420       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     7.938 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_wr_carry__0/CO[0]
                         net (fo=40, routed)          0.509     8.446    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/CO[0]
    SLICE_X170Y422       LUT5 (Prop_lut5_I0_O)        0.130     8.576 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/mem_reg_0_i_9/O
                         net (fo=15, routed)          1.652    10.228    core_inst/udp_complete_inst/udp_64_inst/udp_ip_tx_64_inst/JA_FPGA_OUT_OBUF[0]_inst_i_1
    SLICE_X161Y420       LUT6 (Prop_lut6_I3_O)        0.043    10.271 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_tx_64_inst/JA_FPGA_OUT_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.520    10.791    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/JA_FPGA_OUT[2]_0
    SLICE_X167Y417       LUT6 (Prop_lut6_I4_O)        0.043    10.834 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/JA_FPGA_OUT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.206    16.039    JA_FPGA_OUT_OBUF[2]
    AV16                 OBUF (Prop_obuf_I_O)         1.911    17.950 r  JA_FPGA_OUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.950    JA_FPGA_OUT[2]
    AV16                                                              r  JA_FPGA_OUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/wr_ptr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            JA_FPGA_OUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.492ns  (logic 2.735ns (23.803%)  route 8.756ns (76.197%))
  Logic Levels:           7  (CARRY4=2 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.720     6.190    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/coreclk_out
    SLICE_X172Y421       FDRE                                         r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/wr_ptr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y421       FDRE (Prop_fdre_C_Q)         0.254     6.444 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/wr_ptr_reg_reg[8]/Q
                         net (fo=23, routed)          1.136     7.580    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/wr_ptr_reg_reg[8]
    SLICE_X170Y419       LUT6 (Prop_lut6_I5_O)        0.043     7.623 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_wr_carry_i_2__1/O
                         net (fo=1, routed)           0.000     7.623    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_wr_carry_i_2__1_n_0
    SLICE_X170Y419       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     7.811 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_wr_carry/CO[3]
                         net (fo=1, routed)           0.000     7.811    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_wr_carry_n_0
    SLICE_X170Y420       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     7.938 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_wr_carry__0/CO[0]
                         net (fo=40, routed)          0.509     8.446    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/CO[0]
    SLICE_X170Y422       LUT5 (Prop_lut5_I0_O)        0.130     8.576 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/mem_reg_0_i_9/O
                         net (fo=15, routed)          1.652    10.228    core_inst/udp_complete_inst/udp_64_inst/udp_ip_tx_64_inst/JA_FPGA_OUT_OBUF[0]_inst_i_1
    SLICE_X161Y420       LUT6 (Prop_lut6_I3_O)        0.043    10.271 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_tx_64_inst/JA_FPGA_OUT_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.462    10.733    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/JA_FPGA_OUT[1]_0
    SLICE_X159Y418       LUT6 (Prop_lut6_I4_O)        0.043    10.776 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/JA_FPGA_OUT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.998    15.774    JA_FPGA_OUT_OBUF[1]
    AT19                 OBUF (Prop_obuf_I_O)         1.907    17.682 r  JA_FPGA_OUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.682    JA_FPGA_OUT[1]
    AT19                                                              r  JA_FPGA_OUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/wr_ptr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            JA_FPGA_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.350ns  (logic 2.735ns (24.096%)  route 8.615ns (75.904%))
  Logic Levels:           7  (CARRY4=2 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.720     6.190    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/coreclk_out
    SLICE_X172Y421       FDRE                                         r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/wr_ptr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y421       FDRE (Prop_fdre_C_Q)         0.254     6.444 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/wr_ptr_reg_reg[8]/Q
                         net (fo=23, routed)          1.136     7.580    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/wr_ptr_reg_reg[8]
    SLICE_X170Y419       LUT6 (Prop_lut6_I5_O)        0.043     7.623 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_wr_carry_i_2__1/O
                         net (fo=1, routed)           0.000     7.623    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_wr_carry_i_2__1_n_0
    SLICE_X170Y419       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     7.811 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_wr_carry/CO[3]
                         net (fo=1, routed)           0.000     7.811    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_wr_carry_n_0
    SLICE_X170Y420       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     7.938 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_wr_carry__0/CO[0]
                         net (fo=40, routed)          0.509     8.446    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/CO[0]
    SLICE_X170Y422       LUT5 (Prop_lut5_I0_O)        0.130     8.576 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/mem_reg_0_i_9/O
                         net (fo=15, routed)          1.703    10.280    core_inst/udp_complete_inst/udp_64_inst/udp_ip_tx_64_inst/JA_FPGA_OUT_OBUF[0]_inst_i_1
    SLICE_X161Y420       LUT6 (Prop_lut6_I3_O)        0.043    10.323 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_tx_64_inst/JA_FPGA_OUT_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.342    10.664    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/JA_FPGA_OUT[0]_0
    SLICE_X160Y420       LUT6 (Prop_lut6_I4_O)        0.043    10.707 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/JA_FPGA_OUT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.926    15.633    JA_FPGA_OUT_OBUF[0]
    AT20                 OBUF (Prop_obuf_I_O)         1.907    17.540 r  JA_FPGA_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.540    JA_FPGA_OUT[0]
    AT20                                                              r  JA_FPGA_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/wr_ptr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            JA_FPGA_OUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.317ns  (logic 2.839ns (25.084%)  route 8.478ns (74.916%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        1.720     6.190    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/coreclk_out
    SLICE_X172Y421       FDRE                                         r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/wr_ptr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y421       FDRE (Prop_fdre_C_Q)         0.254     6.444 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/wr_ptr_reg_reg[8]/Q
                         net (fo=23, routed)          1.136     7.580    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/wr_ptr_reg_reg[8]
    SLICE_X170Y419       LUT6 (Prop_lut6_I5_O)        0.043     7.623 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_wr_carry_i_2__1/O
                         net (fo=1, routed)           0.000     7.623    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_wr_carry_i_2__1_n_0
    SLICE_X170Y419       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     7.811 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_wr_carry/CO[3]
                         net (fo=1, routed)           0.000     7.811    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_wr_carry_n_0
    SLICE_X170Y420       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     7.938 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_wr_carry__0/CO[0]
                         net (fo=40, routed)          0.509     8.446    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/CO[0]
    SLICE_X170Y422       LUT5 (Prop_lut5_I0_O)        0.130     8.576 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/mem_reg_0_i_9/O
                         net (fo=15, routed)          1.551    10.127    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/state_reg_reg[0]
    SLICE_X161Y421       LUT5 (Prop_lut5_I0_O)        0.048    10.175 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/JA_FPGA_OUT_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.537    10.712    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/JA_FPGA_OUT_OBUF[3]_inst_i_4_n_0
    SLICE_X167Y419       LUT6 (Prop_lut6_I5_O)        0.126    10.838 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/JA_FPGA_OUT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.746    15.584    JA_FPGA_OUT_OBUF[3]
    AW16                 OBUF (Prop_obuf_I_O)         1.923    17.507 r  JA_FPGA_OUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.507    JA_FPGA_OUT[3]
    AW16                                                              r  JA_FPGA_OUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sfp_mgt_refclk_p
                            (clock source 'sfp_mgt_refclk_p'  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.136ns  (logic 2.135ns (99.961%)  route 0.001ns (0.039%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p fall edge)
                                                      3.200     3.200 f  
    E10                                               0.000     3.200 f  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     3.200    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     3.200 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     3.200    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     5.335 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.001     5.336    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/refclk
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                                 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_mgt_refclk_p
                            (clock source 'sfp_mgt_refclk_p'  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.441ns (99.812%)  route 0.001ns (0.188%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.001     0.442    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/refclk
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                                 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/debug_signals_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            JA_FPGA_OUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.881ns  (logic 1.370ns (35.309%)  route 2.510ns (64.691%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        0.844     2.617    core_inst/coreclk_out
    SLICE_X167Y419       FDSE                                         r  core_inst/debug_signals_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y419       FDSE (Prop_fdse_C_Q)         0.100     2.717 f  core_inst/debug_signals_reg[15]/Q
                         net (fo=4, routed)           0.188     2.905    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/JA_FPGA_OUT[3]_0[3]
    SLICE_X167Y419       LUT6 (Prop_lut6_I2_O)        0.028     2.933 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/JA_FPGA_OUT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.322     5.255    JA_FPGA_OUT_OBUF[3]
    AW16                 OBUF (Prop_obuf_I_O)         1.242     6.497 r  JA_FPGA_OUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.497    JA_FPGA_OUT[3]
    AW16                                                              r  JA_FPGA_OUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/debug_signals_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            JA_FPGA_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.943ns  (logic 1.373ns (34.808%)  route 2.571ns (65.192%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        0.809     2.582    core_inst/coreclk_out
    SLICE_X160Y420       FDRE                                         r  core_inst/debug_signals_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y420       FDRE (Prop_fdre_C_Q)         0.118     2.700 r  core_inst/debug_signals_reg[3]/Q
                         net (fo=1, routed)           0.138     2.838    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/JA_FPGA_OUT[3]_0[3]
    SLICE_X160Y420       LUT6 (Prop_lut6_I2_O)        0.028     2.866 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/JA_FPGA_OUT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.433     5.299    JA_FPGA_OUT_OBUF[0]
    AT20                 OBUF (Prop_obuf_I_O)         1.227     6.525 r  JA_FPGA_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.525    JA_FPGA_OUT[0]
    AT20                                                              r  JA_FPGA_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/debug_signals_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            JA_FPGA_OUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.970ns  (logic 1.355ns (34.137%)  route 2.614ns (65.863%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        0.811     2.584    core_inst/coreclk_out
    SLICE_X159Y418       FDRE                                         r  core_inst/debug_signals_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y418       FDRE (Prop_fdre_C_Q)         0.100     2.684 r  core_inst/debug_signals_reg[7]/Q
                         net (fo=1, routed)           0.130     2.814    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/JA_FPGA_OUT[3]_0[7]
    SLICE_X159Y418       LUT6 (Prop_lut6_I2_O)        0.028     2.842 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/JA_FPGA_OUT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.484     5.326    JA_FPGA_OUT_OBUF[1]
    AT19                 OBUF (Prop_obuf_I_O)         1.227     6.553 r  JA_FPGA_OUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.553    JA_FPGA_OUT[1]
    AT19                                                              r  JA_FPGA_OUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/debug_signals_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            JA_FPGA_OUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.271ns  (logic 1.358ns (31.802%)  route 2.913ns (68.198%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9868, routed)        0.846     2.619    core_inst/coreclk_out
    SLICE_X167Y417       FDSE                                         r  core_inst/debug_signals_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y417       FDSE (Prop_fdse_C_Q)         0.100     2.719 r  core_inst/debug_signals_reg[10]/Q
                         net (fo=1, routed)           0.130     2.849    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/JA_FPGA_OUT[3]_0[10]
    SLICE_X167Y417       LUT6 (Prop_lut6_I3_O)        0.028     2.877 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/JA_FPGA_OUT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.783     5.659    JA_FPGA_OUT_OBUF[2]
    AV16                 OBUF (Prop_obuf_I_O)         1.230     6.890 r  JA_FPGA_OUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.890    JA_FPGA_OUT[2]
    AV16                                                              r  JA_FPGA_OUT[2] (OUT)
  -------------------------------------------------------------------    -------------------





