// Seed: 3136013986
module module_0;
  assign id_1 = 1;
  wire id_2;
  assign id_2 = id_2;
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_4 = 1 + 1;
  always @(id_7 or id_5) id_4 <= id_7 == id_8;
  assign id_2[1'b0] = id_3 == id_1 - id_1;
  wire id_9;
  module_0 modCall_1 ();
  initial begin : LABEL_0
    #1 disable id_10;
  end
endmodule
