Info: Generated by version: 21.4 build 67
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/dirren/IntelHLS/bicg/test-fpga.prj/components/bicg/bicg.ip --synthesis=VERILOG --output-directory=/home/dirren/IntelHLS/bicg/test-fpga.prj/components/bicg/bicg --family="Arria 10" --part=10AX115U1F45I1SG
Info: bicg: "Transforming system: bicg"
Info: bicg: "Naming system components in system: bicg"
Info: bicg: "Processing generation queue"
Info: bicg: "Generating: bicg"
Info: bicg: "Generating: bicg_internal"
Info: bicg: Done "bicg" with 2 modules, 221 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: IP-XACT
Info: qsys-generate /home/dirren/IntelHLS/bicg/test-fpga.prj/components/bicg/bicg.ip --synthesis=VERILOG --ipxact --output-directory=/home/dirren/IntelHLS/bicg/test-fpga.prj/components/bicg/bicg --family="Arria 10" --part=10AX115U1F45I1SG
Info: Finished: IP-XACT
