	component unnamed is
		port (
			streaming_source_data  : out std_logic_vector(12 downto 0);        -- data
			streaming_source_valid : out std_logic;                            -- valid
			slave_clk              : in  std_logic                     := 'X'; -- clk
			adc_clk                : in  std_logic                     := 'X'; -- clk
			CONVST                 : out std_logic;                            -- convst
			SCK                    : out std_logic;                            -- sck
			SDI                    : out std_logic;                            -- sdi
			SDO                    : in  std_logic                     := 'X'; -- sdo
			slave_reset            : in  std_logic                     := 'X'; -- reset
			slave_readdata         : out std_logic_vector(15 downto 0);        -- readdata
			slave_chipselect       : in  std_logic                     := 'X'; -- chipselect
			slave_read             : in  std_logic                     := 'X'; -- read
			slave_address          : in  std_logic                     := 'X'  -- address
		);
	end component unnamed;

