
---------- Begin Simulation Statistics ----------
final_tick                               3000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1098226                       # Simulator instruction rate (inst/s)
host_mem_usage                              134380800                       # Number of bytes of host memory used
host_op_rate                                  1274558                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3036.59                       # Real time elapsed on the host
host_tick_rate                              669437417                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3334867350                       # Number of instructions simulated
sim_ops                                    3870315152                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.032810                       # Number of seconds simulated
sim_ticks                                2032809535302                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   100                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5261331                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10522653                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 284491580                       # Number of branches fetched
system.switch_cpus.committedInsts          1334867349                       # Number of instructions committed
system.switch_cpus.committedOps            1553014121                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               4874842988                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         4874842988                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    512343825                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    477912744                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    226789304                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            42736982                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses    1383664726                       # Number of integer alu accesses
system.switch_cpus.num_int_insts           1383664726                       # number of integer instructions
system.switch_cpus.num_int_register_reads   1962728082                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes   1140416969                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           301750081                       # Number of load instructions
system.switch_cpus.num_mem_refs             530239788                       # number of memory refs
system.switch_cpus.num_store_insts          228489707                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses      25211225                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts             25211225                       # number of vector instructions
system.switch_cpus.num_vec_register_reads     16807450                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes      8403775                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu         962112048     61.95%     61.95% # Class of executed instruction
system.switch_cpus.op_class::IntMult         60662385      3.91%     65.86% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::MemRead        301750081     19.43%     85.29% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       228489707     14.71%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total         1553014221                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5261322                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5261313                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     10522645                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5261313                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5261122                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1212422                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4048909                       # Transaction distribution
system.membus.trans_dist::ReadExReq               200                       # Transaction distribution
system.membus.trans_dist::ReadExResp              200                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5261122                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      8120438                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      7663537                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     15783975                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               15783975                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    424604672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    404034560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    828639232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               828639232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5261322                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5261322    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5261322                       # Request fanout histogram
system.membus.reqLayer0.occupancy         12938375410                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         12382133095                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy        50001838034                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5261122                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2424835                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         9310222                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              200                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             200                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5261123                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     15783967                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              15783967                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    828638080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              828638080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6473735                       # Total snoops (count)
system.tol2bus.snoopTraffic                 155190016                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         11735058                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.448341                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.497324                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6473745     55.17%     55.17% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5261313     44.83%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           11735058                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6410247849                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       10969856370                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data    346471552                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         346471552                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     78133120                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       78133120                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      2706809                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            2706809                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       610415                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            610415                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data    170439751                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            170439751                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      38436026                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            38436026                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      38436026                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    170439751                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           208875777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   1220830.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   5413618.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000463770694                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        68946                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        68946                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            9237403                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           1156753                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    2706809                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    610415                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  5413618                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 1220830                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           230554                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           266352                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           243366                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           240562                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           416476                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           448494                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           656844                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           483566                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           361842                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           278586                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          409866                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          438680                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          214548                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          233752                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          205136                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          284994                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            13208                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           128080                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           204945                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6           205164                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7           208130                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            70444                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            32020                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10          204928                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11          153696                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14             200                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     24.95                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                117380373236                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               27068090000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           218885710736                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    21682.43                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               40432.43                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 3175714                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                1103841                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                58.66                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               90.42                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              5413618                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             1220830                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                2706809                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                2706809                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 58839                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 58839                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 68946                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 68946                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 68946                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 68946                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 68946                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 68946                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 68946                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 68946                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 68946                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 68946                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 68946                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 68946                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 68946                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 68946                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 68946                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 68946                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      2354868                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   180.308243                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   153.212322                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   160.195927                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127         9414      0.40%      0.40% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      1959972     83.23%     83.63% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       199961      8.49%     92.12% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        58111      2.47%     94.59% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        39349      1.67%     96.26% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        23269      0.99%     97.25% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895         8149      0.35%     97.59% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        11234      0.48%     98.07% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        45409      1.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      2354868                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        68946                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     78.519595                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    75.535371                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    21.703738                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31           79      0.11%      0.11% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39         3192      4.63%      4.74% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47           66      0.10%      4.84% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55         4865      7.06%     11.90% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63         9675     14.03%     25.93% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71        11035     16.01%     41.93% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79         9450     13.71%     55.64% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87         6566      9.52%     65.16% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95         9526     13.82%     78.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103         8108     11.76%     90.74% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111           27      0.04%     90.78% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119         3154      4.57%     95.35% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127            1      0.00%     95.36% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135         3202      4.64%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        68946                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        68946                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.706829                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.691891                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.707421                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           10107     14.66%     14.66% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           58838     85.34%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        68946                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             346471552                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               78132160                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              346471552                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            78133120                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      170.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       38.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   170.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    38.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.63                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    1.33                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.30                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 2032808862132                       # Total gap between requests
system.mem_ctrls0.avgGap                    612804.22                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    346471552                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     78132160                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 170439751.478501021862                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 38435553.672465659678                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      5413618                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      1220830                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 218885710736                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 46973130674922                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     40432.43                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  38476389.57                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   64.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          7866887700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          4181327205                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        17331664560                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        2407923360                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    160467752640.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    580328323050                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    291901311840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      1064485190355                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       523.652202                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 753400439647                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  67879760000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 1211529335655                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          8946941220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          4755396855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        21321567960                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        3964730940                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    160467752640.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    774630228570                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    128278536480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      1102365154665                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       542.286493                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 326404060849                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  67879760000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 1638525714453                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data    326977664                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         326977664                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     77056896                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       77056896                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      2554513                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            2554513                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       602007                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            602007                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data    160850123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            160850123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      37906599                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            37906599                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      37906599                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    160850123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           198756722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   1204014.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   5109026.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000296162548                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        68044                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        68044                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            8773160                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           1136332                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    2554513                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    602007                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  5109026                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 1204014                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           208130                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           276170                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           179328                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           301008                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           314004                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           416272                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           656852                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           467546                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           284990                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           265780                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          458094                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          345824                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          243360                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          224152                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          265780                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          201736                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3             3202                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           128080                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           204938                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6           204951                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7           204928                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            67242                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            35222                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          204928                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11          150494                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.02                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                103813560036                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               25545130000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           199607797536                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    20319.64                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               39069.64                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 3018086                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                1086450                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                59.07                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               90.24                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              5109026                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             1204014                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                2554513                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                2554513                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 56239                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 57641                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 69447                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 68045                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 68045                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 68045                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 68045                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 68045                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 68045                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 68045                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 68045                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 68045                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 68045                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 68045                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 68044                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 68044                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 68044                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 68044                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      2208468                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   182.946528                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   154.642376                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   164.731598                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         5571      0.25%      0.25% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      1823282     82.56%     82.81% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       201714      9.13%     91.94% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        55370      2.51%     94.45% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        35670      1.62%     96.07% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        22157      1.00%     97.07% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895         7428      0.34%     97.41% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023         9410      0.43%     97.83% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        47866      2.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      2208468                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        68044                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     75.083093                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    71.898907                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    22.591561                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39          801      1.18%      1.18% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47         5402      7.94%      9.12% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55         6205      9.12%     18.24% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63         9807     14.41%     32.65% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71        10405     15.29%     47.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79        13108     19.26%     67.20% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87         5505      8.09%     75.29% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95         2601      3.82%     79.12% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103         6204      9.12%     88.23% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111         2402      3.53%     91.76% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119         2400      3.53%     95.29% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127         1703      2.50%     97.79% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135          700      1.03%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-151          100      0.15%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::152-159          701      1.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        68044                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        68044                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.694213                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.674226                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.826412                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           11806     17.35%     17.35% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           54835     80.59%     97.94% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               1      0.00%     97.94% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            1402      2.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        68044                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             326977664                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               77055040                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              326977664                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            77056896                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      160.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       37.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   160.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    37.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.55                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    1.26                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.30                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 2032808978475                       # Total gap between requests
system.mem_ctrls1.avgGap                    644003.20                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    326977664                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     77055040                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 160850123.103846669197                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 37905686.028057955205                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      5109026                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      1204014                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 199607797536                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 46631290129144                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     39069.64                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  38729857.07                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   65.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          7276895220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          3867750150                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        16348572240                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        2390164920                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    160467752640.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    577832373420                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    294003124320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      1062186632910                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       522.521473                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 758829526363                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  67879760000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 1206100248939                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          8491616280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          4513385910                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        20129873400                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        3894636780                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    160467752640.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    730553385420                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    165395295840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      1093445946270                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       537.898867                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 422996012231                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  67879760000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 1541933763071                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_misses::.switch_cpus.data      5261323                       # number of demand (read+write) misses
system.l2.demand_misses::total                5261323                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      5261323                       # number of overall misses
system.l2.overall_misses::total               5261323                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 477348117819                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     477348117819                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 477348117819                       # number of overall miss cycles
system.l2.overall_miss_latency::total    477348117819                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      5261323                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5261323                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      5261323                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5261323                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total                   1                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total                  1                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 90727.772809                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90727.772809                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 90727.772809                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90727.772809                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1212422                       # number of writebacks
system.l2.writebacks::total                   1212422                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      5261323                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5261323                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      5261323                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5261323                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 432371235694                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 432371235694                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 432371235694                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 432371235694                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total              1                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total             1                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 82179.184911                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82179.184911                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 82179.184911                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82179.184911                       # average overall mshr miss latency
system.l2.replacements                        6473735                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1212413                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1212413                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1212413                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1212413                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      4048909                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       4048909                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data          200                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 200                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     17153295                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      17153295                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          200                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               200                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 85766.475000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85766.475000                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          200                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            200                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     15447561                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     15447561                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 77237.805000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77237.805000                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_misses::.switch_cpus.data      5261123                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         5261123                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 477330964524                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 477330964524                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      5261123                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5261123                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 90727.961411                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90727.961411                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      5261123                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      5261123                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 432355788133                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 432355788133                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 82179.372756                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82179.372756                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          128                       # Cycle average of tags in use
system.l2.tags.total_refs                     6473863                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6473863                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                             1                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      24.385220                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.001268                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   103.613512                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.190510                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.809481                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           128                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           85                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 174836055                       # Number of tag accesses
system.l2.tags.data_accesses                174836055                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    967190464698                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   2032809535302                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099734                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst   1334867450                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       3336967184                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099734                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst   1334867450                       # number of overall hits
system.cpu.icache.overall_hits::total      3336967184                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          831                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            831                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          831                       # number of overall misses
system.cpu.icache.overall_misses::total           831                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2002100565                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst   1334867450                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   3336968015                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100565                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst   1334867450                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   3336968015                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          207                       # number of writebacks
system.cpu.icache.writebacks::total               207                       # number of writebacks
system.cpu.icache.replacements                    207                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099734                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst   1334867450                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      3336967184                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          831                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           831                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100565                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst   1334867450                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   3336968015                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.810024                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          3336968015                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               831                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          4015605.312876                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.810024                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999696                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999696                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      130141753416                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     130141753416                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    713904073                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    497399206                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1211303279                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    713904073                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    497399206                       # number of overall hits
system.cpu.dcache.overall_hits::total      1211303279                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      9758740                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      5261223                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       15019963                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      9758740                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      5261223                       # number of overall misses
system.cpu.dcache.overall_misses::total      15019963                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 488343273579                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 488343273579                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 488343273579                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 488343273579                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    723662813                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    502660429                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1226323242                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    723662813                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    502660429                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1226323242                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013485                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.010467                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012248                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013485                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.010467                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012248                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 92819.345156                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32512.947840                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 92819.345156                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32512.947840                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      6136935                       # number of writebacks
system.cpu.dcache.writebacks::total           6136935                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      5261223                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5261223                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      5261223                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5261223                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 483955414431                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 483955414431                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 483955414431                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 483955414431                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010467                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004290                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010467                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004290                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 91985.345314                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 91985.345314                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 91985.345314                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 91985.345314                       # average overall mshr miss latency
system.cpu.dcache.replacements               15019965                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    395777213                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    283665979                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       679443192                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      6215347                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      5261023                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      11476370                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 488325703284                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 488325703284                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    401992560                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    288927002                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    690919562                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.015461                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018209                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016610                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 92819.534012                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42550.536736                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      5261023                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      5261023                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 483938010936                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 483938010936                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.018209                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007615                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 91985.534170                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 91985.534170                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    318126860                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    213733227                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      531860087                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3543393                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          200                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3543593                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     17570295                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     17570295                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    321670253                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    213733427                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    535403680                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011016                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000001                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006619                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 87851.475000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total     4.958328                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          200                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          200                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     17403495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     17403495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 87017.475000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 87017.475000                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     18837928                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     14756180                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     33594108                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          159                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          100                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          259                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      7415928                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      7415928                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     18838087                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     14756280                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     33594367                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000008                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000008                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 74159.280000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 28632.926641                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          100                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          100                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      7332528                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      7332528                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 73325.280000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73325.280000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     18838087                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     14756280                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     33594367                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     18838087                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     14756280                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     33594367                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999532                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1293511975                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          15020221                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             86.118039                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   117.771655                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   138.227877                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.460046                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.539953                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          167                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           52                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       41407403453                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      41407403453                       # Number of data accesses

---------- End Simulation Statistics   ----------
