# ğŸš€ Universal Asynchronous Receiver/Transmitter (UART)

<h1 class="center-text">
 [![Verilog](https://img.shields.io/badge/HDL-Verilog-blue.svg)]()
 [![FPGA](https://img.shields.io/badge/Target-FPGA-green.svg)]()
 [![Simulation](https://img.shields.io/badge/Tool-ModelSim-orange.svg)]()
</h1>

A **Verilog HDL** implementation of a **UART** system including **Transmitter, Receiver, Baud Generator, FIFO**, and a **Top module**.  
The design is fully parameterized, modular, and tested on a 50 MHz clock source.

---

## ğŸ“– Overview
This project demonstrates the design and implementation of a UART, a widely used serial communication protocol for asynchronous data transfer.  
It is designed for FPGA/ASIC projects and verified through simulation.

---

## âœ¨ Features
- Parameterized data bits, stop bits, and baud rate divisor  
- Independent **Transmitter** and **Receiver** modules  
- **FIFO buffers** for TX and RX  
- **Baud rate generator** for clock division  
- Fully tested with a dedicated **testbench**

---

## âš™ï¸ Parameters
```verilog```
```parameter BAUD_RATE = 115200;```
```parameter STOP_BIT  = 16;    // stop ticks```
```parameter DATA_BITS = 8;     // bits per frame```
```parameter DIVISOR   = 27;    // baud divisor (50 MHz / BAUD_RATE)```
```parameter FIFO      = 4;     // FIFO depth```

---

## ğŸ“‚ Repository Structure
â”œâ”€â”€ transmitter.v
â”‚   â”œâ”€â”€ receiver.v
â”‚   â”œâ”€â”€ baud_gen.v
â”‚   â”œâ”€â”€ fifo.v
â”‚   â””â”€â”€ uart.v 
|   â””â”€â”€ tb_uart.v
 â””â”€â”€ Readme.md

 ---

 ## ğŸ‘¨â€ğŸ’» Author
**Muhammad Taha Ansari**  
ğŸ“Œ Electrical Engineering Student @ NED University  
ğŸ”— [GitHub](https://github.com/Muhammad-Taha-Ansari) | [LinkedIn](https://linkedin.com/in/muhammad-taha-b93716299/)
