
<html><head><title>Virtuoso Power Manager Flows</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="deeptig" />
<meta name="CreateDate" content="2020-09-17" />
<meta name="CreateTime" content="1600389176" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes Virtuoso Power Manager that describes the power intent information of the designs." />
<meta name="DocTitle" content="Virtuoso Power Manager User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Virtuoso Power Manager Flows" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-3.2.1" />
<meta name="Keyword" content="vpm" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2020-09-17" />
<meta name="ModifiedTime" content="1600389176" />
<meta name="NextFile" content="chap1.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design,Custom IC Design,Custom IC Design" />
<meta name="PrevFile" content="Getting_Started.html" />
<meta name="c_product" content="Virtuoso Analog Design Environment,Virtuoso Layout Suite,Virtuoso Schematic Editor" />
<meta name="Product" content="Virtuoso Analog Design Environment,Virtuoso Layout Suite,Virtuoso Schematic Editor" />
<meta name="ProductFamily" content="Virtuoso Analog Design Environment,Virtuoso Layout Suite,Virtuoso Schematic Editor" />
<meta name="ProductVersion" content="ICADVM20.1" />
<meta name="RightsManagement" content="Copyright 2012-2020 Cadence Design Systems Inc." />
<meta name="Title" content="Virtuoso Power Manager User Guide -- Virtuoso Power Manager Flows" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="" />
<meta name="prod_subfeature" content="" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="0" />
<meta name="Version" content="ICADVM20.1" />
<meta name="SpaceKey" content="vpmICADVM201" />
<meta name="webflare-version" content="2.0" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" /></head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="vpmTOC.html">Contents</a></li><li><a class="prev" href="Getting_Started.html" title="Getting Started with Virtuoso Power Manager">Getting Started with Virtuoso  ...</a></li><li style="float: right;"><a class="viewPrint" href="vpm.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="chap1.html" title="Setup for Automatic Extraction of Power Intent">Setup for Automatic Extraction ...</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Virtuoso Power Manager User Guide<br />Product Version ICADVM20.1, October 2020</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<h1>2
<a id="pgfId-857691"></a></h1>
<h1>
<a id="pgfId-878194"></a><hr />
<a id="74586"></a>Virtuoso Power Manager Flows<hr />
</h1>
<p>
<a id="pgfId-931085"></a>The flows in Virtuoso Power Manager offer an automated solution for capturing the power intent of a design. Usually for small designs, it is convenient to write the power intent manually. As the design complexity increases, it becomes mandatory to have an automated solution. The complexity in designs can be about multiple power domains, different voltage levels, switchable power domains, or the functionality implemented using low power design techniques by the use of low power special cells, such as level shifters, isolation cells, and power switches,</p>
<p>
<a id="pgfId-931087"></a>You can seamlessly capture the power intent of digital, analog, and mixed-signal designs and verify that the power intent has been implemented correctly. In addition, you can also track power intent changes during IP authoring. You can export the power intent of the IP design in the standard IEEE 1801 format, which can be further utilized by the SOC verification team for full-chip low power verification. </p>
<p>
<a id="pgfId-911543"></a>The chapter includes the following sections:</p>

<ul><li>
<a id="pgfId-930140"></a><a href="flow.html#74991">Basic Flow in Power Manager</a></li><li>
<a id="pgfId-930141"></a><a href="flow.html#81346">Recommended Use Model for Power Intent Creation and Verification</a></li></ul>


<h2>
<a id="pgfId-737151"></a><a id="74991"></a>Basic Flow in Power Manager</h2>
<p>
<a id="pgfId-925189"></a>The basic Power Manager flow is illustrated below.</p>
<p>
<a id="pgfId-925210"></a></p>
<div class="webflare-div-image">
<img width="668" height="408" src="images/flow-2.gif" /></div>
<p>
<a id="pgfId-930234"></a>The Power Manager flow includes the following main tasks:</p>

<ul><li>
<a id="pgfId-930236"></a>Prepare setup for capturing power intent.</li><li>
<a id="pgfId-930237"></a>Import existing 1801 power intent on a hierarchical schematic.</li><li>
<a id="pgfId-930238"></a>Update design.</li><li>
<a id="pgfId-934067"></a>Run In-Design Checks.</li><li>
<a id="pgfId-930239"></a>Extract relevant power intent information from design. </li><li>
<a id="pgfId-930240"></a>Export the extracted design information in the IEEE 1801format.</li><li>
<a id="pgfId-930394"></a>Verify the exported power intent of the design. </li></ul>







<h2>
<a id="pgfId-930484"></a><a id="81346"></a>Recommended Use Model for Power Intent Creation and Verification</h2>
<p>
<a id="pgfId-930486"></a>Follow the use model described by the steps given below to get an accurate power intent for your design:</p>

<ol><li>
<a id="pgfId-934091"></a>Prepare a setup file for importing power intent on a design, running In-Design Checks, or extracting power intent from a design. <br />
<a id="pgfId-934442"></a>This requires registration of the components that describe power intent. For example, you can register power nets, ground nets, and special low power cells. <br />
<a id="pgfId-934448"></a>For more details, refer to <a href="chap1.html#65633">Setup for Automatic Extraction of Power Intent</a>.</li><li>
<a id="pgfId-930489"></a>Register special low power cells or custom standard cells by using the Liberty definitions or a 1801 special cell definition file. <br />
<a id="pgfId-934451"></a>For more details about how to register low power special cells, refer to Registration of Low Power Special Cells and Standard Cells.</li><li>
<a id="pgfId-930494"></a>If there is an incomplete hierarchical design that already has the power intent available, for example, a digital block, use the import 1801 flow to complete the power connectivity of that hierarchical design. <br />
<a id="pgfId-934457"></a>Perform the schematic hierarchy check while importing an existing 1801 power specification on a hierarchical schematic. <br />
<a id="pgfId-934463"></a>For details, refer to <a href="chap2.html#29412">Importing the Power Intent of a Design</a>. </li><li>
<a id="pgfId-930492"></a>Open the design in Power Manager and check for an existence of primitive cell instances or single supply cells, such as transistors or resistors at the top level of designs. If these cells exist at the top level, create one or more new blocks and move these cells to the new blocks. <br />
<a id="pgfId-934466"></a>This is required because the primitive instances do not have a power pin or ground pin and therefore, are not assigned to any power domain or domain mapping. In such a case, the design netlist generated for the verification includes these primitive cell instances, but the exported 1801 file does not include these instances. As a result, during power intent verification, when CLP does not find the power intent for these instances in the1801 file, it reports errors or warnings. These can be avoided during netlisting by using the appropriate flags to customize the netlist so that it does not extract primitives. <br />
<a id="pgfId-934472"></a>For details, refer to <a href="chap4.html#57685">Verifying Power Intent of a Design</a>.</li><li>
<a id="pgfId-930493"></a>Load the setup file, including the customizations required for running the In-Design checks. Check the analog or mixed signal custom blocks using static, pre-configured In-Design Checks, and verify the low power design implementation. <br />
<a id="pgfId-934475"></a>For more details, refer to <a href="indesignchecks.html#86062">Running In-Design Checks</a>. <br />
<a id="pgfId-934481"></a>Once the results obtained are satisfactory, extract the power intent details of the top design. Power Manager extracts the power intent of hierarchical design, which can be exported to a 1801 file. A separate OA view called the power view is also generated at the time of extraction that captures all the setup information, internal data structure, and the power intent details. This view can be reused in the same Virtuoso session. <br />
<a id="pgfId-934484"></a>For more details, see <a href="chap3.html#26645">Exporting Power Intent of a Design</a>.</li><li>
<a id="pgfId-930495"></a>The standard and special cells in the design should have their associated schematic or Verilog Symbol views with the PG pin information. This is a requirement for the tool to generate a Verilog netlist with the PG information, before verifying the power intent. <br /><div class="webflare-information-macro webflare-macro-tip">
<a id="pgfId-932362"></a>
CLP is a digital verification tool. It supports the inherited connections and global nets with explicit p/g connections to the standard cells because it needs maximum low power check coverage. CLP performs physical low power verification by tracing the explicit p/g nets and deriving power domain information accordingly. This is the most comprehensive design structural check.</div></li><li>
<a id="pgfId-930496"></a>Verify the power intent of your design. <br />
<a id="pgfId-934487"></a>For more details, refer to <a href="chap4.html#57685">Verifying Power Intent of a Design</a>.<br /><div class="webflare-information-macro webflare-macro-warning">
<a id="pgfId-930790"></a>
If the top design is large, the power intent extraction step might lead to memory-related issues. In such cases, follow the bottom-up approach, where you first extract the power intent of sub-blocks separately in 1801 files and then, associate the 1801 files with their respective instances in the top design. Consequently, when you extract power intent for the top design, the tool consumes less memory. Also, you can apply the bottom-up approach when extraction options cannot be shared between the top design and the sub-blocks. For example, when the power / ground nets definitions, power / ground net voltage definitions, or power net&#8211;ground net voltage pair definitions in the top design are different from the sub-block definitions, use the bottom-up approach.</div>
<a id="pgfId-930497"></a>
<a id="pgfId-928219"></a></li></ol>
























<p>
<a id="pgfId-928512"></a></p>
<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="Getting_Started.html" id="prev" title="Getting Started with Virtuoso Power Manager">Getting Started with Virtuoso  ...</a></em></b><b><em><a href="chap1.html" id="nex" title="Setup for Automatic Extraction of Power Intent">Setup for Automatic Extraction ...</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2020, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
</body></html>