
Smart-ScaleF303.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c178  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000021c  0800c308  0800c308  0001c308  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800c524  0800c524  0001c524  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800c52c  0800c52c  0001c52c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800c530  0800c530  0001c530  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000694  20000000  0800c534  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  00020694  2**0
                  CONTENTS
  8 .bss          00000b80  20000694  20000694  00020694  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  20001214  20001214  00020694  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00020694  2**0
                  CONTENTS, READONLY
 11 .debug_info   00011b48  00000000  00000000  000206c4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00002dd0  00000000  00000000  0003220c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 000010a0  00000000  00000000  00034fe0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000ef8  00000000  00000000  00036080  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   000089ae  00000000  00000000  00036f78  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00004c72  00000000  00000000  0003f926  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007e  00000000  00000000  00044598  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00004a54  00000000  00000000  00044618  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000694 	.word	0x20000694
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c2f0 	.word	0x0800c2f0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000698 	.word	0x20000698
 80001cc:	0800c2f0 	.word	0x0800c2f0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f092 0f00 	teq	r2, #0
 800056a:	bf14      	ite	ne
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	4770      	bxeq	lr
 8000572:	b530      	push	{r4, r5, lr}
 8000574:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000578:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800057c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000580:	e720      	b.n	80003c4 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_ul2d>:
 8000584:	ea50 0201 	orrs.w	r2, r0, r1
 8000588:	bf08      	it	eq
 800058a:	4770      	bxeq	lr
 800058c:	b530      	push	{r4, r5, lr}
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	e00a      	b.n	80005aa <__aeabi_l2d+0x16>

08000594 <__aeabi_l2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005a2:	d502      	bpl.n	80005aa <__aeabi_l2d+0x16>
 80005a4:	4240      	negs	r0, r0
 80005a6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005aa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ae:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005b2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005b6:	f43f aedc 	beq.w	8000372 <__adddf3+0xe6>
 80005ba:	f04f 0203 	mov.w	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005d2:	f1c2 0320 	rsb	r3, r2, #32
 80005d6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005da:	fa20 f002 	lsr.w	r0, r0, r2
 80005de:	fa01 fe03 	lsl.w	lr, r1, r3
 80005e2:	ea40 000e 	orr.w	r0, r0, lr
 80005e6:	fa21 f102 	lsr.w	r1, r1, r2
 80005ea:	4414      	add	r4, r2
 80005ec:	e6c1      	b.n	8000372 <__adddf3+0xe6>
 80005ee:	bf00      	nop

080005f0 <__aeabi_dmul>:
 80005f0:	b570      	push	{r4, r5, r6, lr}
 80005f2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005f6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005fa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005fe:	bf1d      	ittte	ne
 8000600:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000604:	ea94 0f0c 	teqne	r4, ip
 8000608:	ea95 0f0c 	teqne	r5, ip
 800060c:	f000 f8de 	bleq	80007cc <__aeabi_dmul+0x1dc>
 8000610:	442c      	add	r4, r5
 8000612:	ea81 0603 	eor.w	r6, r1, r3
 8000616:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800061a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800061e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000622:	bf18      	it	ne
 8000624:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000628:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800062c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000630:	d038      	beq.n	80006a4 <__aeabi_dmul+0xb4>
 8000632:	fba0 ce02 	umull	ip, lr, r0, r2
 8000636:	f04f 0500 	mov.w	r5, #0
 800063a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800063e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000642:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000646:	f04f 0600 	mov.w	r6, #0
 800064a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800064e:	f09c 0f00 	teq	ip, #0
 8000652:	bf18      	it	ne
 8000654:	f04e 0e01 	orrne.w	lr, lr, #1
 8000658:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800065c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000660:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000664:	d204      	bcs.n	8000670 <__aeabi_dmul+0x80>
 8000666:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800066a:	416d      	adcs	r5, r5
 800066c:	eb46 0606 	adc.w	r6, r6, r6
 8000670:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000674:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000678:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800067c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000680:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000684:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000688:	bf88      	it	hi
 800068a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800068e:	d81e      	bhi.n	80006ce <__aeabi_dmul+0xde>
 8000690:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000694:	bf08      	it	eq
 8000696:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800069a:	f150 0000 	adcs.w	r0, r0, #0
 800069e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a8:	ea46 0101 	orr.w	r1, r6, r1
 80006ac:	ea40 0002 	orr.w	r0, r0, r2
 80006b0:	ea81 0103 	eor.w	r1, r1, r3
 80006b4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b8:	bfc2      	ittt	gt
 80006ba:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006c2:	bd70      	popgt	{r4, r5, r6, pc}
 80006c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c8:	f04f 0e00 	mov.w	lr, #0
 80006cc:	3c01      	subs	r4, #1
 80006ce:	f300 80ab 	bgt.w	8000828 <__aeabi_dmul+0x238>
 80006d2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006d6:	bfde      	ittt	le
 80006d8:	2000      	movle	r0, #0
 80006da:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006de:	bd70      	pople	{r4, r5, r6, pc}
 80006e0:	f1c4 0400 	rsb	r4, r4, #0
 80006e4:	3c20      	subs	r4, #32
 80006e6:	da35      	bge.n	8000754 <__aeabi_dmul+0x164>
 80006e8:	340c      	adds	r4, #12
 80006ea:	dc1b      	bgt.n	8000724 <__aeabi_dmul+0x134>
 80006ec:	f104 0414 	add.w	r4, r4, #20
 80006f0:	f1c4 0520 	rsb	r5, r4, #32
 80006f4:	fa00 f305 	lsl.w	r3, r0, r5
 80006f8:	fa20 f004 	lsr.w	r0, r0, r4
 80006fc:	fa01 f205 	lsl.w	r2, r1, r5
 8000700:	ea40 0002 	orr.w	r0, r0, r2
 8000704:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000708:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800070c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000710:	fa21 f604 	lsr.w	r6, r1, r4
 8000714:	eb42 0106 	adc.w	r1, r2, r6
 8000718:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800071c:	bf08      	it	eq
 800071e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000722:	bd70      	pop	{r4, r5, r6, pc}
 8000724:	f1c4 040c 	rsb	r4, r4, #12
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f304 	lsl.w	r3, r0, r4
 8000730:	fa20 f005 	lsr.w	r0, r0, r5
 8000734:	fa01 f204 	lsl.w	r2, r1, r4
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000744:	f141 0100 	adc.w	r1, r1, #0
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f1c4 0520 	rsb	r5, r4, #32
 8000758:	fa00 f205 	lsl.w	r2, r0, r5
 800075c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000760:	fa20 f304 	lsr.w	r3, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea43 0302 	orr.w	r3, r3, r2
 800076c:	fa21 f004 	lsr.w	r0, r1, r4
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	fa21 f204 	lsr.w	r2, r1, r4
 8000778:	ea20 0002 	bic.w	r0, r0, r2
 800077c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f094 0f00 	teq	r4, #0
 8000790:	d10f      	bne.n	80007b2 <__aeabi_dmul+0x1c2>
 8000792:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000796:	0040      	lsls	r0, r0, #1
 8000798:	eb41 0101 	adc.w	r1, r1, r1
 800079c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a0:	bf08      	it	eq
 80007a2:	3c01      	subeq	r4, #1
 80007a4:	d0f7      	beq.n	8000796 <__aeabi_dmul+0x1a6>
 80007a6:	ea41 0106 	orr.w	r1, r1, r6
 80007aa:	f095 0f00 	teq	r5, #0
 80007ae:	bf18      	it	ne
 80007b0:	4770      	bxne	lr
 80007b2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007b6:	0052      	lsls	r2, r2, #1
 80007b8:	eb43 0303 	adc.w	r3, r3, r3
 80007bc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c0:	bf08      	it	eq
 80007c2:	3d01      	subeq	r5, #1
 80007c4:	d0f7      	beq.n	80007b6 <__aeabi_dmul+0x1c6>
 80007c6:	ea43 0306 	orr.w	r3, r3, r6
 80007ca:	4770      	bx	lr
 80007cc:	ea94 0f0c 	teq	r4, ip
 80007d0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007d4:	bf18      	it	ne
 80007d6:	ea95 0f0c 	teqne	r5, ip
 80007da:	d00c      	beq.n	80007f6 <__aeabi_dmul+0x206>
 80007dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e0:	bf18      	it	ne
 80007e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007e6:	d1d1      	bne.n	800078c <__aeabi_dmul+0x19c>
 80007e8:	ea81 0103 	eor.w	r1, r1, r3
 80007ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f0:	f04f 0000 	mov.w	r0, #0
 80007f4:	bd70      	pop	{r4, r5, r6, pc}
 80007f6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007fa:	bf06      	itte	eq
 80007fc:	4610      	moveq	r0, r2
 80007fe:	4619      	moveq	r1, r3
 8000800:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000804:	d019      	beq.n	800083a <__aeabi_dmul+0x24a>
 8000806:	ea94 0f0c 	teq	r4, ip
 800080a:	d102      	bne.n	8000812 <__aeabi_dmul+0x222>
 800080c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000810:	d113      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000812:	ea95 0f0c 	teq	r5, ip
 8000816:	d105      	bne.n	8000824 <__aeabi_dmul+0x234>
 8000818:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800081c:	bf1c      	itt	ne
 800081e:	4610      	movne	r0, r2
 8000820:	4619      	movne	r1, r3
 8000822:	d10a      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000824:	ea81 0103 	eor.w	r1, r1, r3
 8000828:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800082c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000830:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000834:	f04f 0000 	mov.w	r0, #0
 8000838:	bd70      	pop	{r4, r5, r6, pc}
 800083a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800083e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000842:	bd70      	pop	{r4, r5, r6, pc}

08000844 <__aeabi_ddiv>:
 8000844:	b570      	push	{r4, r5, r6, lr}
 8000846:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800084a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800084e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000852:	bf1d      	ittte	ne
 8000854:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000858:	ea94 0f0c 	teqne	r4, ip
 800085c:	ea95 0f0c 	teqne	r5, ip
 8000860:	f000 f8a7 	bleq	80009b2 <__aeabi_ddiv+0x16e>
 8000864:	eba4 0405 	sub.w	r4, r4, r5
 8000868:	ea81 0e03 	eor.w	lr, r1, r3
 800086c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000870:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000874:	f000 8088 	beq.w	8000988 <__aeabi_ddiv+0x144>
 8000878:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800087c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000880:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000884:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000888:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800088c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000890:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000894:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000898:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800089c:	429d      	cmp	r5, r3
 800089e:	bf08      	it	eq
 80008a0:	4296      	cmpeq	r6, r2
 80008a2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008a6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008aa:	d202      	bcs.n	80008b2 <__aeabi_ddiv+0x6e>
 80008ac:	085b      	lsrs	r3, r3, #1
 80008ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b2:	1ab6      	subs	r6, r6, r2
 80008b4:	eb65 0503 	sbc.w	r5, r5, r3
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008c2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	ea4f 0232 	mov.w	r2, r2, rrx
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000920:	ea55 0e06 	orrs.w	lr, r5, r6
 8000924:	d018      	beq.n	8000958 <__aeabi_ddiv+0x114>
 8000926:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800092a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800092e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000932:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000936:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800093a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800093e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000942:	d1c0      	bne.n	80008c6 <__aeabi_ddiv+0x82>
 8000944:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000948:	d10b      	bne.n	8000962 <__aeabi_ddiv+0x11e>
 800094a:	ea41 0100 	orr.w	r1, r1, r0
 800094e:	f04f 0000 	mov.w	r0, #0
 8000952:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000956:	e7b6      	b.n	80008c6 <__aeabi_ddiv+0x82>
 8000958:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800095c:	bf04      	itt	eq
 800095e:	4301      	orreq	r1, r0
 8000960:	2000      	moveq	r0, #0
 8000962:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000966:	bf88      	it	hi
 8000968:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800096c:	f63f aeaf 	bhi.w	80006ce <__aeabi_dmul+0xde>
 8000970:	ebb5 0c03 	subs.w	ip, r5, r3
 8000974:	bf04      	itt	eq
 8000976:	ebb6 0c02 	subseq.w	ip, r6, r2
 800097a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800097e:	f150 0000 	adcs.w	r0, r0, #0
 8000982:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000986:	bd70      	pop	{r4, r5, r6, pc}
 8000988:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800098c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000990:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000994:	bfc2      	ittt	gt
 8000996:	ebd4 050c 	rsbsgt	r5, r4, ip
 800099a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800099e:	bd70      	popgt	{r4, r5, r6, pc}
 80009a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009a4:	f04f 0e00 	mov.w	lr, #0
 80009a8:	3c01      	subs	r4, #1
 80009aa:	e690      	b.n	80006ce <__aeabi_dmul+0xde>
 80009ac:	ea45 0e06 	orr.w	lr, r5, r6
 80009b0:	e68d      	b.n	80006ce <__aeabi_dmul+0xde>
 80009b2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009b6:	ea94 0f0c 	teq	r4, ip
 80009ba:	bf08      	it	eq
 80009bc:	ea95 0f0c 	teqeq	r5, ip
 80009c0:	f43f af3b 	beq.w	800083a <__aeabi_dmul+0x24a>
 80009c4:	ea94 0f0c 	teq	r4, ip
 80009c8:	d10a      	bne.n	80009e0 <__aeabi_ddiv+0x19c>
 80009ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ce:	f47f af34 	bne.w	800083a <__aeabi_dmul+0x24a>
 80009d2:	ea95 0f0c 	teq	r5, ip
 80009d6:	f47f af25 	bne.w	8000824 <__aeabi_dmul+0x234>
 80009da:	4610      	mov	r0, r2
 80009dc:	4619      	mov	r1, r3
 80009de:	e72c      	b.n	800083a <__aeabi_dmul+0x24a>
 80009e0:	ea95 0f0c 	teq	r5, ip
 80009e4:	d106      	bne.n	80009f4 <__aeabi_ddiv+0x1b0>
 80009e6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009ea:	f43f aefd 	beq.w	80007e8 <__aeabi_dmul+0x1f8>
 80009ee:	4610      	mov	r0, r2
 80009f0:	4619      	mov	r1, r3
 80009f2:	e722      	b.n	800083a <__aeabi_dmul+0x24a>
 80009f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009fe:	f47f aec5 	bne.w	800078c <__aeabi_dmul+0x19c>
 8000a02:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a06:	f47f af0d 	bne.w	8000824 <__aeabi_dmul+0x234>
 8000a0a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a0e:	f47f aeeb 	bne.w	80007e8 <__aeabi_dmul+0x1f8>
 8000a12:	e712      	b.n	800083a <__aeabi_dmul+0x24a>

08000a14 <__gedf2>:
 8000a14:	f04f 3cff 	mov.w	ip, #4294967295
 8000a18:	e006      	b.n	8000a28 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__ledf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	e002      	b.n	8000a28 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__cmpdf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a38:	bf18      	it	ne
 8000a3a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a3e:	d01b      	beq.n	8000a78 <__cmpdf2+0x54>
 8000a40:	b001      	add	sp, #4
 8000a42:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a46:	bf0c      	ite	eq
 8000a48:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a4c:	ea91 0f03 	teqne	r1, r3
 8000a50:	bf02      	ittt	eq
 8000a52:	ea90 0f02 	teqeq	r0, r2
 8000a56:	2000      	moveq	r0, #0
 8000a58:	4770      	bxeq	lr
 8000a5a:	f110 0f00 	cmn.w	r0, #0
 8000a5e:	ea91 0f03 	teq	r1, r3
 8000a62:	bf58      	it	pl
 8000a64:	4299      	cmppl	r1, r3
 8000a66:	bf08      	it	eq
 8000a68:	4290      	cmpeq	r0, r2
 8000a6a:	bf2c      	ite	cs
 8000a6c:	17d8      	asrcs	r0, r3, #31
 8000a6e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a72:	f040 0001 	orr.w	r0, r0, #1
 8000a76:	4770      	bx	lr
 8000a78:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a7c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a80:	d102      	bne.n	8000a88 <__cmpdf2+0x64>
 8000a82:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a86:	d107      	bne.n	8000a98 <__cmpdf2+0x74>
 8000a88:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a90:	d1d6      	bne.n	8000a40 <__cmpdf2+0x1c>
 8000a92:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a96:	d0d3      	beq.n	8000a40 <__cmpdf2+0x1c>
 8000a98:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_cdrcmple>:
 8000aa0:	4684      	mov	ip, r0
 8000aa2:	4610      	mov	r0, r2
 8000aa4:	4662      	mov	r2, ip
 8000aa6:	468c      	mov	ip, r1
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	4663      	mov	r3, ip
 8000aac:	e000      	b.n	8000ab0 <__aeabi_cdcmpeq>
 8000aae:	bf00      	nop

08000ab0 <__aeabi_cdcmpeq>:
 8000ab0:	b501      	push	{r0, lr}
 8000ab2:	f7ff ffb7 	bl	8000a24 <__cmpdf2>
 8000ab6:	2800      	cmp	r0, #0
 8000ab8:	bf48      	it	mi
 8000aba:	f110 0f00 	cmnmi.w	r0, #0
 8000abe:	bd01      	pop	{r0, pc}

08000ac0 <__aeabi_dcmpeq>:
 8000ac0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac4:	f7ff fff4 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000ac8:	bf0c      	ite	eq
 8000aca:	2001      	moveq	r0, #1
 8000acc:	2000      	movne	r0, #0
 8000ace:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_dcmplt>:
 8000ad4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad8:	f7ff ffea 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000adc:	bf34      	ite	cc
 8000ade:	2001      	movcc	r0, #1
 8000ae0:	2000      	movcs	r0, #0
 8000ae2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_dcmple>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff ffe0 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000af0:	bf94      	ite	ls
 8000af2:	2001      	movls	r0, #1
 8000af4:	2000      	movhi	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmpge>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffce 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b04:	bf94      	ite	ls
 8000b06:	2001      	movls	r0, #1
 8000b08:	2000      	movhi	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmpgt>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffc4 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b18:	bf34      	ite	cc
 8000b1a:	2001      	movcc	r0, #1
 8000b1c:	2000      	movcs	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpun>:
 8000b24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b2c:	d102      	bne.n	8000b34 <__aeabi_dcmpun+0x10>
 8000b2e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b32:	d10a      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b3c:	d102      	bne.n	8000b44 <__aeabi_dcmpun+0x20>
 8000b3e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b42:	d102      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b44:	f04f 0000 	mov.w	r0, #0
 8000b48:	4770      	bx	lr
 8000b4a:	f04f 0001 	mov.w	r0, #1
 8000b4e:	4770      	bx	lr

08000b50 <__aeabi_d2iz>:
 8000b50:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b54:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b58:	d215      	bcs.n	8000b86 <__aeabi_d2iz+0x36>
 8000b5a:	d511      	bpl.n	8000b80 <__aeabi_d2iz+0x30>
 8000b5c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b60:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b64:	d912      	bls.n	8000b8c <__aeabi_d2iz+0x3c>
 8000b66:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b6a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b6e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b72:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b76:	fa23 f002 	lsr.w	r0, r3, r2
 8000b7a:	bf18      	it	ne
 8000b7c:	4240      	negne	r0, r0
 8000b7e:	4770      	bx	lr
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b8a:	d105      	bne.n	8000b98 <__aeabi_d2iz+0x48>
 8000b8c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b90:	bf08      	it	eq
 8000b92:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop

08000ba0 <__aeabi_uldivmod>:
 8000ba0:	b953      	cbnz	r3, 8000bb8 <__aeabi_uldivmod+0x18>
 8000ba2:	b94a      	cbnz	r2, 8000bb8 <__aeabi_uldivmod+0x18>
 8000ba4:	2900      	cmp	r1, #0
 8000ba6:	bf08      	it	eq
 8000ba8:	2800      	cmpeq	r0, #0
 8000baa:	bf1c      	itt	ne
 8000bac:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb0:	f04f 30ff 	movne.w	r0, #4294967295
 8000bb4:	f000 b97e 	b.w	8000eb4 <__aeabi_idiv0>
 8000bb8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bbc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc0:	f000 f806 	bl	8000bd0 <__udivmoddi4>
 8000bc4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bc8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bcc:	b004      	add	sp, #16
 8000bce:	4770      	bx	lr

08000bd0 <__udivmoddi4>:
 8000bd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bd4:	468c      	mov	ip, r1
 8000bd6:	460e      	mov	r6, r1
 8000bd8:	4604      	mov	r4, r0
 8000bda:	9d08      	ldr	r5, [sp, #32]
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d150      	bne.n	8000c82 <__udivmoddi4+0xb2>
 8000be0:	428a      	cmp	r2, r1
 8000be2:	4617      	mov	r7, r2
 8000be4:	d96c      	bls.n	8000cc0 <__udivmoddi4+0xf0>
 8000be6:	fab2 fe82 	clz	lr, r2
 8000bea:	f1be 0f00 	cmp.w	lr, #0
 8000bee:	d00b      	beq.n	8000c08 <__udivmoddi4+0x38>
 8000bf0:	f1ce 0420 	rsb	r4, lr, #32
 8000bf4:	fa20 f404 	lsr.w	r4, r0, r4
 8000bf8:	fa01 f60e 	lsl.w	r6, r1, lr
 8000bfc:	ea44 0c06 	orr.w	ip, r4, r6
 8000c00:	fa02 f70e 	lsl.w	r7, r2, lr
 8000c04:	fa00 f40e 	lsl.w	r4, r0, lr
 8000c08:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000c0c:	0c22      	lsrs	r2, r4, #16
 8000c0e:	fbbc f0f9 	udiv	r0, ip, r9
 8000c12:	fa1f f887 	uxth.w	r8, r7
 8000c16:	fb09 c610 	mls	r6, r9, r0, ip
 8000c1a:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
 8000c1e:	fb00 f308 	mul.w	r3, r0, r8
 8000c22:	42b3      	cmp	r3, r6
 8000c24:	d909      	bls.n	8000c3a <__udivmoddi4+0x6a>
 8000c26:	19f6      	adds	r6, r6, r7
 8000c28:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c2c:	f080 8122 	bcs.w	8000e74 <__udivmoddi4+0x2a4>
 8000c30:	42b3      	cmp	r3, r6
 8000c32:	f240 811f 	bls.w	8000e74 <__udivmoddi4+0x2a4>
 8000c36:	3802      	subs	r0, #2
 8000c38:	443e      	add	r6, r7
 8000c3a:	1af6      	subs	r6, r6, r3
 8000c3c:	b2a2      	uxth	r2, r4
 8000c3e:	fbb6 f3f9 	udiv	r3, r6, r9
 8000c42:	fb09 6613 	mls	r6, r9, r3, r6
 8000c46:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
 8000c4a:	fb03 f808 	mul.w	r8, r3, r8
 8000c4e:	45a0      	cmp	r8, r4
 8000c50:	d909      	bls.n	8000c66 <__udivmoddi4+0x96>
 8000c52:	19e4      	adds	r4, r4, r7
 8000c54:	f103 32ff 	add.w	r2, r3, #4294967295
 8000c58:	f080 810a 	bcs.w	8000e70 <__udivmoddi4+0x2a0>
 8000c5c:	45a0      	cmp	r8, r4
 8000c5e:	f240 8107 	bls.w	8000e70 <__udivmoddi4+0x2a0>
 8000c62:	3b02      	subs	r3, #2
 8000c64:	443c      	add	r4, r7
 8000c66:	ebc8 0404 	rsb	r4, r8, r4
 8000c6a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000c6e:	2100      	movs	r1, #0
 8000c70:	2d00      	cmp	r5, #0
 8000c72:	d062      	beq.n	8000d3a <__udivmoddi4+0x16a>
 8000c74:	fa24 f40e 	lsr.w	r4, r4, lr
 8000c78:	2300      	movs	r3, #0
 8000c7a:	602c      	str	r4, [r5, #0]
 8000c7c:	606b      	str	r3, [r5, #4]
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d907      	bls.n	8000c96 <__udivmoddi4+0xc6>
 8000c86:	2d00      	cmp	r5, #0
 8000c88:	d055      	beq.n	8000d36 <__udivmoddi4+0x166>
 8000c8a:	2100      	movs	r1, #0
 8000c8c:	e885 0041 	stmia.w	r5, {r0, r6}
 8000c90:	4608      	mov	r0, r1
 8000c92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c96:	fab3 f183 	clz	r1, r3
 8000c9a:	2900      	cmp	r1, #0
 8000c9c:	f040 8090 	bne.w	8000dc0 <__udivmoddi4+0x1f0>
 8000ca0:	42b3      	cmp	r3, r6
 8000ca2:	d302      	bcc.n	8000caa <__udivmoddi4+0xda>
 8000ca4:	4282      	cmp	r2, r0
 8000ca6:	f200 80f8 	bhi.w	8000e9a <__udivmoddi4+0x2ca>
 8000caa:	1a84      	subs	r4, r0, r2
 8000cac:	eb66 0603 	sbc.w	r6, r6, r3
 8000cb0:	2001      	movs	r0, #1
 8000cb2:	46b4      	mov	ip, r6
 8000cb4:	2d00      	cmp	r5, #0
 8000cb6:	d040      	beq.n	8000d3a <__udivmoddi4+0x16a>
 8000cb8:	e885 1010 	stmia.w	r5, {r4, ip}
 8000cbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc0:	b912      	cbnz	r2, 8000cc8 <__udivmoddi4+0xf8>
 8000cc2:	2701      	movs	r7, #1
 8000cc4:	fbb7 f7f2 	udiv	r7, r7, r2
 8000cc8:	fab7 fe87 	clz	lr, r7
 8000ccc:	f1be 0f00 	cmp.w	lr, #0
 8000cd0:	d135      	bne.n	8000d3e <__udivmoddi4+0x16e>
 8000cd2:	1bf3      	subs	r3, r6, r7
 8000cd4:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000cd8:	fa1f fc87 	uxth.w	ip, r7
 8000cdc:	2101      	movs	r1, #1
 8000cde:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ce2:	0c22      	lsrs	r2, r4, #16
 8000ce4:	fb08 3610 	mls	r6, r8, r0, r3
 8000ce8:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
 8000cec:	fb0c f300 	mul.w	r3, ip, r0
 8000cf0:	42b3      	cmp	r3, r6
 8000cf2:	d907      	bls.n	8000d04 <__udivmoddi4+0x134>
 8000cf4:	19f6      	adds	r6, r6, r7
 8000cf6:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x132>
 8000cfc:	42b3      	cmp	r3, r6
 8000cfe:	f200 80ce 	bhi.w	8000e9e <__udivmoddi4+0x2ce>
 8000d02:	4610      	mov	r0, r2
 8000d04:	1af6      	subs	r6, r6, r3
 8000d06:	b2a2      	uxth	r2, r4
 8000d08:	fbb6 f3f8 	udiv	r3, r6, r8
 8000d0c:	fb08 6613 	mls	r6, r8, r3, r6
 8000d10:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
 8000d14:	fb0c fc03 	mul.w	ip, ip, r3
 8000d18:	45a4      	cmp	ip, r4
 8000d1a:	d907      	bls.n	8000d2c <__udivmoddi4+0x15c>
 8000d1c:	19e4      	adds	r4, r4, r7
 8000d1e:	f103 32ff 	add.w	r2, r3, #4294967295
 8000d22:	d202      	bcs.n	8000d2a <__udivmoddi4+0x15a>
 8000d24:	45a4      	cmp	ip, r4
 8000d26:	f200 80b5 	bhi.w	8000e94 <__udivmoddi4+0x2c4>
 8000d2a:	4613      	mov	r3, r2
 8000d2c:	ebcc 0404 	rsb	r4, ip, r4
 8000d30:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000d34:	e79c      	b.n	8000c70 <__udivmoddi4+0xa0>
 8000d36:	4629      	mov	r1, r5
 8000d38:	4628      	mov	r0, r5
 8000d3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d3e:	f1ce 0120 	rsb	r1, lr, #32
 8000d42:	fa06 f30e 	lsl.w	r3, r6, lr
 8000d46:	fa07 f70e 	lsl.w	r7, r7, lr
 8000d4a:	fa20 f901 	lsr.w	r9, r0, r1
 8000d4e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d52:	40ce      	lsrs	r6, r1
 8000d54:	ea49 0903 	orr.w	r9, r9, r3
 8000d58:	fbb6 faf8 	udiv	sl, r6, r8
 8000d5c:	ea4f 4419 	mov.w	r4, r9, lsr #16
 8000d60:	fb08 661a 	mls	r6, r8, sl, r6
 8000d64:	fa1f fc87 	uxth.w	ip, r7
 8000d68:	ea44 4306 	orr.w	r3, r4, r6, lsl #16
 8000d6c:	fb0a f20c 	mul.w	r2, sl, ip
 8000d70:	429a      	cmp	r2, r3
 8000d72:	fa00 f40e 	lsl.w	r4, r0, lr
 8000d76:	d90a      	bls.n	8000d8e <__udivmoddi4+0x1be>
 8000d78:	19db      	adds	r3, r3, r7
 8000d7a:	f10a 31ff 	add.w	r1, sl, #4294967295
 8000d7e:	f080 8087 	bcs.w	8000e90 <__udivmoddi4+0x2c0>
 8000d82:	429a      	cmp	r2, r3
 8000d84:	f240 8084 	bls.w	8000e90 <__udivmoddi4+0x2c0>
 8000d88:	f1aa 0a02 	sub.w	sl, sl, #2
 8000d8c:	443b      	add	r3, r7
 8000d8e:	1a9b      	subs	r3, r3, r2
 8000d90:	fa1f f989 	uxth.w	r9, r9
 8000d94:	fbb3 f1f8 	udiv	r1, r3, r8
 8000d98:	fb08 3311 	mls	r3, r8, r1, r3
 8000d9c:	ea49 4303 	orr.w	r3, r9, r3, lsl #16
 8000da0:	fb01 f60c 	mul.w	r6, r1, ip
 8000da4:	429e      	cmp	r6, r3
 8000da6:	d907      	bls.n	8000db8 <__udivmoddi4+0x1e8>
 8000da8:	19db      	adds	r3, r3, r7
 8000daa:	f101 32ff 	add.w	r2, r1, #4294967295
 8000dae:	d26b      	bcs.n	8000e88 <__udivmoddi4+0x2b8>
 8000db0:	429e      	cmp	r6, r3
 8000db2:	d969      	bls.n	8000e88 <__udivmoddi4+0x2b8>
 8000db4:	3902      	subs	r1, #2
 8000db6:	443b      	add	r3, r7
 8000db8:	1b9b      	subs	r3, r3, r6
 8000dba:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8000dbe:	e78e      	b.n	8000cde <__udivmoddi4+0x10e>
 8000dc0:	f1c1 0e20 	rsb	lr, r1, #32
 8000dc4:	fa22 f40e 	lsr.w	r4, r2, lr
 8000dc8:	408b      	lsls	r3, r1
 8000dca:	4323      	orrs	r3, r4
 8000dcc:	fa20 f70e 	lsr.w	r7, r0, lr
 8000dd0:	fa06 f401 	lsl.w	r4, r6, r1
 8000dd4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000dd8:	fa26 f60e 	lsr.w	r6, r6, lr
 8000ddc:	433c      	orrs	r4, r7
 8000dde:	fbb6 f9fc 	udiv	r9, r6, ip
 8000de2:	0c27      	lsrs	r7, r4, #16
 8000de4:	fb0c 6619 	mls	r6, ip, r9, r6
 8000de8:	fa1f f883 	uxth.w	r8, r3
 8000dec:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
 8000df0:	fb09 f708 	mul.w	r7, r9, r8
 8000df4:	42b7      	cmp	r7, r6
 8000df6:	fa02 f201 	lsl.w	r2, r2, r1
 8000dfa:	fa00 fa01 	lsl.w	sl, r0, r1
 8000dfe:	d908      	bls.n	8000e12 <__udivmoddi4+0x242>
 8000e00:	18f6      	adds	r6, r6, r3
 8000e02:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e06:	d241      	bcs.n	8000e8c <__udivmoddi4+0x2bc>
 8000e08:	42b7      	cmp	r7, r6
 8000e0a:	d93f      	bls.n	8000e8c <__udivmoddi4+0x2bc>
 8000e0c:	f1a9 0902 	sub.w	r9, r9, #2
 8000e10:	441e      	add	r6, r3
 8000e12:	1bf6      	subs	r6, r6, r7
 8000e14:	b2a0      	uxth	r0, r4
 8000e16:	fbb6 f4fc 	udiv	r4, r6, ip
 8000e1a:	fb0c 6614 	mls	r6, ip, r4, r6
 8000e1e:	ea40 4706 	orr.w	r7, r0, r6, lsl #16
 8000e22:	fb04 f808 	mul.w	r8, r4, r8
 8000e26:	45b8      	cmp	r8, r7
 8000e28:	d907      	bls.n	8000e3a <__udivmoddi4+0x26a>
 8000e2a:	18ff      	adds	r7, r7, r3
 8000e2c:	f104 30ff 	add.w	r0, r4, #4294967295
 8000e30:	d228      	bcs.n	8000e84 <__udivmoddi4+0x2b4>
 8000e32:	45b8      	cmp	r8, r7
 8000e34:	d926      	bls.n	8000e84 <__udivmoddi4+0x2b4>
 8000e36:	3c02      	subs	r4, #2
 8000e38:	441f      	add	r7, r3
 8000e3a:	ea44 4009 	orr.w	r0, r4, r9, lsl #16
 8000e3e:	ebc8 0707 	rsb	r7, r8, r7
 8000e42:	fba0 8902 	umull	r8, r9, r0, r2
 8000e46:	454f      	cmp	r7, r9
 8000e48:	4644      	mov	r4, r8
 8000e4a:	464e      	mov	r6, r9
 8000e4c:	d314      	bcc.n	8000e78 <__udivmoddi4+0x2a8>
 8000e4e:	d029      	beq.n	8000ea4 <__udivmoddi4+0x2d4>
 8000e50:	b365      	cbz	r5, 8000eac <__udivmoddi4+0x2dc>
 8000e52:	ebba 0304 	subs.w	r3, sl, r4
 8000e56:	eb67 0706 	sbc.w	r7, r7, r6
 8000e5a:	fa07 fe0e 	lsl.w	lr, r7, lr
 8000e5e:	40cb      	lsrs	r3, r1
 8000e60:	40cf      	lsrs	r7, r1
 8000e62:	ea4e 0303 	orr.w	r3, lr, r3
 8000e66:	e885 0088 	stmia.w	r5, {r3, r7}
 8000e6a:	2100      	movs	r1, #0
 8000e6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e70:	4613      	mov	r3, r2
 8000e72:	e6f8      	b.n	8000c66 <__udivmoddi4+0x96>
 8000e74:	4610      	mov	r0, r2
 8000e76:	e6e0      	b.n	8000c3a <__udivmoddi4+0x6a>
 8000e78:	ebb8 0402 	subs.w	r4, r8, r2
 8000e7c:	eb69 0603 	sbc.w	r6, r9, r3
 8000e80:	3801      	subs	r0, #1
 8000e82:	e7e5      	b.n	8000e50 <__udivmoddi4+0x280>
 8000e84:	4604      	mov	r4, r0
 8000e86:	e7d8      	b.n	8000e3a <__udivmoddi4+0x26a>
 8000e88:	4611      	mov	r1, r2
 8000e8a:	e795      	b.n	8000db8 <__udivmoddi4+0x1e8>
 8000e8c:	4681      	mov	r9, r0
 8000e8e:	e7c0      	b.n	8000e12 <__udivmoddi4+0x242>
 8000e90:	468a      	mov	sl, r1
 8000e92:	e77c      	b.n	8000d8e <__udivmoddi4+0x1be>
 8000e94:	3b02      	subs	r3, #2
 8000e96:	443c      	add	r4, r7
 8000e98:	e748      	b.n	8000d2c <__udivmoddi4+0x15c>
 8000e9a:	4608      	mov	r0, r1
 8000e9c:	e70a      	b.n	8000cb4 <__udivmoddi4+0xe4>
 8000e9e:	3802      	subs	r0, #2
 8000ea0:	443e      	add	r6, r7
 8000ea2:	e72f      	b.n	8000d04 <__udivmoddi4+0x134>
 8000ea4:	45c2      	cmp	sl, r8
 8000ea6:	d3e7      	bcc.n	8000e78 <__udivmoddi4+0x2a8>
 8000ea8:	463e      	mov	r6, r7
 8000eaa:	e7d1      	b.n	8000e50 <__udivmoddi4+0x280>
 8000eac:	4629      	mov	r1, r5
 8000eae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eb2:	bf00      	nop

08000eb4 <__aeabi_idiv0>:
 8000eb4:	4770      	bx	lr
 8000eb6:	bf00      	nop

08000eb8 <HX711_Init>:
#include "hx711.h"

void HX711_Init(HX711 data)
{
 8000eb8:	b084      	sub	sp, #16
 8000eba:	b580      	push	{r7, lr}
 8000ebc:	b086      	sub	sp, #24
 8000ebe:	af00      	add	r7, sp, #0
 8000ec0:	f107 0e20 	add.w	lr, r7, #32
 8000ec4:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
	GPIO_InitTypeDef GPIO_InitStruct;
	GPIO_InitStruct.Pin = data.pinSck;
 8000ec8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000eca:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ecc:	2301      	movs	r3, #1
 8000ece:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(data.gpioSck, &GPIO_InitStruct);
 8000ed8:	6a3b      	ldr	r3, [r7, #32]
 8000eda:	1d3a      	adds	r2, r7, #4
 8000edc:	4611      	mov	r1, r2
 8000ede:	4618      	mov	r0, r3
 8000ee0:	f006 feb8 	bl	8007c54 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = data.pinData;
 8000ee4:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8000ee6:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ee8:	2300      	movs	r3, #0
 8000eea:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000eec:	2301      	movs	r3, #1
 8000eee:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(data.gpioData, &GPIO_InitStruct);
 8000ef4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ef6:	1d3a      	adds	r2, r7, #4
 8000ef8:	4611      	mov	r1, r2
 8000efa:	4618      	mov	r0, r3
 8000efc:	f006 feaa 	bl	8007c54 <HAL_GPIO_Init>

	HAL_GPIO_WritePin(data.gpioSck, data.pinSck, GPIO_PIN_SET);
 8000f00:	6a3b      	ldr	r3, [r7, #32]
 8000f02:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 8000f04:	2201      	movs	r2, #1
 8000f06:	4618      	mov	r0, r3
 8000f08:	f007 f83a 	bl	8007f80 <HAL_GPIO_WritePin>
	HAL_Delay(50);
 8000f0c:	2032      	movs	r0, #50	; 0x32
 8000f0e:	f008 fa67 	bl	80093e0 <HAL_Delay>
	HAL_GPIO_WritePin(data.gpioSck, data.pinSck, GPIO_PIN_RESET);
 8000f12:	6a3b      	ldr	r3, [r7, #32]
 8000f14:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 8000f16:	2200      	movs	r2, #0
 8000f18:	4618      	mov	r0, r3
 8000f1a:	f007 f831 	bl	8007f80 <HAL_GPIO_WritePin>

}
 8000f1e:	bf00      	nop
 8000f20:	3718      	adds	r7, #24
 8000f22:	46bd      	mov	sp, r7
 8000f24:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000f28:	b004      	add	sp, #16
 8000f2a:	4770      	bx	lr

08000f2c <HX711_Average_Value>:

int HX711_Average_Value(HX711 data, uint8_t times)
{
 8000f2c:	b084      	sub	sp, #16
 8000f2e:	b590      	push	{r4, r7, lr}
 8000f30:	b087      	sub	sp, #28
 8000f32:	af04      	add	r7, sp, #16
 8000f34:	f107 0418 	add.w	r4, r7, #24
 8000f38:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    long sum = 0;
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	607b      	str	r3, [r7, #4]
    for (int i = 0; i < times; i++)
 8000f40:	2300      	movs	r3, #0
 8000f42:	603b      	str	r3, [r7, #0]
 8000f44:	e011      	b.n	8000f6a <HX711_Average_Value+0x3e>
    {
        sum += HX711_Value(data);
 8000f46:	466c      	mov	r4, sp
 8000f48:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000f4c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000f4e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8000f52:	f107 0318 	add.w	r3, r7, #24
 8000f56:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000f58:	f000 f818 	bl	8000f8c <HX711_Value>
 8000f5c:	4602      	mov	r2, r0
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	4413      	add	r3, r2
 8000f62:	607b      	str	r3, [r7, #4]
}

int HX711_Average_Value(HX711 data, uint8_t times)
{
    long sum = 0;
    for (int i = 0; i < times; i++)
 8000f64:	683b      	ldr	r3, [r7, #0]
 8000f66:	3301      	adds	r3, #1
 8000f68:	603b      	str	r3, [r7, #0]
 8000f6a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8000f6e:	683b      	ldr	r3, [r7, #0]
 8000f70:	429a      	cmp	r2, r3
 8000f72:	dce8      	bgt.n	8000f46 <HX711_Average_Value+0x1a>
    {
        sum += HX711_Value(data);
    }

    return sum / times;
 8000f74:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8000f78:	687a      	ldr	r2, [r7, #4]
 8000f7a:	fb92 f3f3 	sdiv	r3, r2, r3
}
 8000f7e:	4618      	mov	r0, r3
 8000f80:	370c      	adds	r7, #12
 8000f82:	46bd      	mov	sp, r7
 8000f84:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8000f88:	b004      	add	sp, #16
 8000f8a:	4770      	bx	lr

08000f8c <HX711_Value>:

int HX711_Value(HX711 data)
{
 8000f8c:	b084      	sub	sp, #16
 8000f8e:	b580      	push	{r7, lr}
 8000f90:	b084      	sub	sp, #16
 8000f92:	af00      	add	r7, sp, #0
 8000f94:	f107 0e18 	add.w	lr, r7, #24
 8000f98:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
    int buffer;
    buffer = 0;
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	60fb      	str	r3, [r7, #12]

    while (HAL_GPIO_ReadPin(data.gpioData, data.pinData)==1)
 8000fa0:	bf00      	nop
 8000fa2:	69fb      	ldr	r3, [r7, #28]
 8000fa4:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8000fa6:	4611      	mov	r1, r2
 8000fa8:	4618      	mov	r0, r3
 8000faa:	f006 ffd1 	bl	8007f50 <HAL_GPIO_ReadPin>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	2b01      	cmp	r3, #1
 8000fb2:	d0f6      	beq.n	8000fa2 <HX711_Value+0x16>
    ;

    for (uint8_t i = 0; i < 24; i++)
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	72fb      	strb	r3, [r7, #11]
 8000fb8:	e01d      	b.n	8000ff6 <HX711_Value+0x6a>
    {
    	HAL_GPIO_WritePin(data.gpioSck, data.pinSck, GPIO_PIN_SET);
 8000fba:	69bb      	ldr	r3, [r7, #24]
 8000fbc:	8c39      	ldrh	r1, [r7, #32]
 8000fbe:	2201      	movs	r2, #1
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	f006 ffdd 	bl	8007f80 <HAL_GPIO_WritePin>

        buffer = buffer << 1 ;
 8000fc6:	68fb      	ldr	r3, [r7, #12]
 8000fc8:	005b      	lsls	r3, r3, #1
 8000fca:	60fb      	str	r3, [r7, #12]

        if (HAL_GPIO_ReadPin(data.gpioData, data.pinData))
 8000fcc:	69fb      	ldr	r3, [r7, #28]
 8000fce:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8000fd0:	4611      	mov	r1, r2
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	f006 ffbc 	bl	8007f50 <HAL_GPIO_ReadPin>
 8000fd8:	4603      	mov	r3, r0
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d002      	beq.n	8000fe4 <HX711_Value+0x58>
        {
            buffer++;
 8000fde:	68fb      	ldr	r3, [r7, #12]
 8000fe0:	3301      	adds	r3, #1
 8000fe2:	60fb      	str	r3, [r7, #12]
        }
        HAL_GPIO_WritePin(data.gpioSck, data.pinSck, GPIO_PIN_RESET);
 8000fe4:	69bb      	ldr	r3, [r7, #24]
 8000fe6:	8c39      	ldrh	r1, [r7, #32]
 8000fe8:	2200      	movs	r2, #0
 8000fea:	4618      	mov	r0, r3
 8000fec:	f006 ffc8 	bl	8007f80 <HAL_GPIO_WritePin>
    buffer = 0;

    while (HAL_GPIO_ReadPin(data.gpioData, data.pinData)==1)
    ;

    for (uint8_t i = 0; i < 24; i++)
 8000ff0:	7afb      	ldrb	r3, [r7, #11]
 8000ff2:	3301      	adds	r3, #1
 8000ff4:	72fb      	strb	r3, [r7, #11]
 8000ff6:	7afb      	ldrb	r3, [r7, #11]
 8000ff8:	2b17      	cmp	r3, #23
 8000ffa:	d9de      	bls.n	8000fba <HX711_Value+0x2e>
            buffer++;
        }
        HAL_GPIO_WritePin(data.gpioSck, data.pinSck, GPIO_PIN_RESET);
    }

    for (int i = 0; i < data.gain; i++)
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	607b      	str	r3, [r7, #4]
 8001000:	e00e      	b.n	8001020 <HX711_Value+0x94>
    {
    	HAL_GPIO_WritePin(data.gpioSck, data.pinSck, GPIO_PIN_SET);
 8001002:	69bb      	ldr	r3, [r7, #24]
 8001004:	8c39      	ldrh	r1, [r7, #32]
 8001006:	2201      	movs	r2, #1
 8001008:	4618      	mov	r0, r3
 800100a:	f006 ffb9 	bl	8007f80 <HAL_GPIO_WritePin>
    	HAL_GPIO_WritePin(data.gpioSck, data.pinSck, GPIO_PIN_RESET);
 800100e:	69bb      	ldr	r3, [r7, #24]
 8001010:	8c39      	ldrh	r1, [r7, #32]
 8001012:	2200      	movs	r2, #0
 8001014:	4618      	mov	r0, r3
 8001016:	f006 ffb3 	bl	8007f80 <HAL_GPIO_WritePin>
            buffer++;
        }
        HAL_GPIO_WritePin(data.gpioSck, data.pinSck, GPIO_PIN_RESET);
    }

    for (int i = 0; i < data.gain; i++)
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	3301      	adds	r3, #1
 800101e:	607b      	str	r3, [r7, #4]
 8001020:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	429a      	cmp	r2, r3
 8001026:	dcec      	bgt.n	8001002 <HX711_Value+0x76>
    {
    	HAL_GPIO_WritePin(data.gpioSck, data.pinSck, GPIO_PIN_SET);
    	HAL_GPIO_WritePin(data.gpioSck, data.pinSck, GPIO_PIN_RESET);
    }

    buffer ^= 0x800000;
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	f483 0300 	eor.w	r3, r3, #8388608	; 0x800000
 800102e:	60fb      	str	r3, [r7, #12]

    return buffer;
 8001030:	68fb      	ldr	r3, [r7, #12]
}
 8001032:	4618      	mov	r0, r3
 8001034:	3710      	adds	r7, #16
 8001036:	46bd      	mov	sp, r7
 8001038:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800103c:	b004      	add	sp, #16
 800103e:	4770      	bx	lr

08001040 <USBD_FS_DeviceDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_DeviceDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
 8001040:	b480      	push	{r7}
 8001042:	b083      	sub	sp, #12
 8001044:	af00      	add	r7, sp, #0
 8001046:	4603      	mov	r3, r0
 8001048:	6039      	str	r1, [r7, #0]
 800104a:	71fb      	strb	r3, [r7, #7]
  *length = sizeof(USBD_FS_DeviceDesc);
 800104c:	683b      	ldr	r3, [r7, #0]
 800104e:	2212      	movs	r2, #18
 8001050:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8001052:	4b03      	ldr	r3, [pc, #12]	; (8001060 <USBD_FS_DeviceDescriptor+0x20>)
}
 8001054:	4618      	mov	r0, r3
 8001056:	370c      	adds	r7, #12
 8001058:	46bd      	mov	sp, r7
 800105a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105e:	4770      	bx	lr
 8001060:	2000001c 	.word	0x2000001c

08001064 <USBD_FS_LangIDStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_LangIDStrDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
 8001064:	b480      	push	{r7}
 8001066:	b083      	sub	sp, #12
 8001068:	af00      	add	r7, sp, #0
 800106a:	4603      	mov	r3, r0
 800106c:	6039      	str	r1, [r7, #0]
 800106e:	71fb      	strb	r3, [r7, #7]
  *length =  sizeof(USBD_LangIDDesc);  
 8001070:	683b      	ldr	r3, [r7, #0]
 8001072:	2204      	movs	r2, #4
 8001074:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8001076:	4b03      	ldr	r3, [pc, #12]	; (8001084 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8001078:	4618      	mov	r0, r3
 800107a:	370c      	adds	r7, #12
 800107c:	46bd      	mov	sp, r7
 800107e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001082:	4770      	bx	lr
 8001084:	20000030 	.word	0x20000030

08001088 <USBD_FS_ProductStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_ProductStrDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b082      	sub	sp, #8
 800108c:	af00      	add	r7, sp, #0
 800108e:	4603      	mov	r3, r0
 8001090:	6039      	str	r1, [r7, #0]
 8001092:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8001094:	79fb      	ldrb	r3, [r7, #7]
 8001096:	2b00      	cmp	r3, #0
 8001098:	d105      	bne.n	80010a6 <USBD_FS_ProductStrDescriptor+0x1e>
  {   
    USBD_GetString (USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800109a:	683a      	ldr	r2, [r7, #0]
 800109c:	4907      	ldr	r1, [pc, #28]	; (80010bc <USBD_FS_ProductStrDescriptor+0x34>)
 800109e:	4808      	ldr	r0, [pc, #32]	; (80010c0 <USBD_FS_ProductStrDescriptor+0x38>)
 80010a0:	f001 fe84 	bl	8002dac <USBD_GetString>
 80010a4:	e004      	b.n	80010b0 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString (USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);    
 80010a6:	683a      	ldr	r2, [r7, #0]
 80010a8:	4904      	ldr	r1, [pc, #16]	; (80010bc <USBD_FS_ProductStrDescriptor+0x34>)
 80010aa:	4805      	ldr	r0, [pc, #20]	; (80010c0 <USBD_FS_ProductStrDescriptor+0x38>)
 80010ac:	f001 fe7e 	bl	8002dac <USBD_GetString>
  }
  return USBD_StrDesc;
 80010b0:	4b02      	ldr	r3, [pc, #8]	; (80010bc <USBD_FS_ProductStrDescriptor+0x34>)
}
 80010b2:	4618      	mov	r0, r3
 80010b4:	3708      	adds	r7, #8
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bd80      	pop	{r7, pc}
 80010ba:	bf00      	nop
 80010bc:	20000914 	.word	0x20000914
 80010c0:	0800c308 	.word	0x0800c308

080010c4 <USBD_FS_ManufacturerStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_ManufacturerStrDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b082      	sub	sp, #8
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	4603      	mov	r3, r0
 80010cc:	6039      	str	r1, [r7, #0]
 80010ce:	71fb      	strb	r3, [r7, #7]
  USBD_GetString (USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80010d0:	683a      	ldr	r2, [r7, #0]
 80010d2:	4904      	ldr	r1, [pc, #16]	; (80010e4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80010d4:	4804      	ldr	r0, [pc, #16]	; (80010e8 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80010d6:	f001 fe69 	bl	8002dac <USBD_GetString>
  return USBD_StrDesc;
 80010da:	4b02      	ldr	r3, [pc, #8]	; (80010e4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80010dc:	4618      	mov	r0, r3
 80010de:	3708      	adds	r7, #8
 80010e0:	46bd      	mov	sp, r7
 80010e2:	bd80      	pop	{r7, pc}
 80010e4:	20000914 	.word	0x20000914
 80010e8:	0800c320 	.word	0x0800c320

080010ec <USBD_FS_SerialStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_SerialStrDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b082      	sub	sp, #8
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	4603      	mov	r3, r0
 80010f4:	6039      	str	r1, [r7, #0]
 80010f6:	71fb      	strb	r3, [r7, #7]
  if(speed  == USBD_SPEED_HIGH)
 80010f8:	79fb      	ldrb	r3, [r7, #7]
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d105      	bne.n	800110a <USBD_FS_SerialStrDescriptor+0x1e>
  {    
    USBD_GetString (USBD_SERIALNUMBER_STRING_FS, USBD_StrDesc, length);
 80010fe:	683a      	ldr	r2, [r7, #0]
 8001100:	4907      	ldr	r1, [pc, #28]	; (8001120 <USBD_FS_SerialStrDescriptor+0x34>)
 8001102:	4808      	ldr	r0, [pc, #32]	; (8001124 <USBD_FS_SerialStrDescriptor+0x38>)
 8001104:	f001 fe52 	bl	8002dac <USBD_GetString>
 8001108:	e004      	b.n	8001114 <USBD_FS_SerialStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString (USBD_SERIALNUMBER_STRING_FS, USBD_StrDesc, length);    
 800110a:	683a      	ldr	r2, [r7, #0]
 800110c:	4904      	ldr	r1, [pc, #16]	; (8001120 <USBD_FS_SerialStrDescriptor+0x34>)
 800110e:	4805      	ldr	r0, [pc, #20]	; (8001124 <USBD_FS_SerialStrDescriptor+0x38>)
 8001110:	f001 fe4c 	bl	8002dac <USBD_GetString>
  }
  return USBD_StrDesc;
 8001114:	4b02      	ldr	r3, [pc, #8]	; (8001120 <USBD_FS_SerialStrDescriptor+0x34>)
}
 8001116:	4618      	mov	r0, r3
 8001118:	3708      	adds	r7, #8
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}
 800111e:	bf00      	nop
 8001120:	20000914 	.word	0x20000914
 8001124:	0800c334 	.word	0x0800c334

08001128 <USBD_FS_ConfigStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_ConfigStrDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b082      	sub	sp, #8
 800112c:	af00      	add	r7, sp, #0
 800112e:	4603      	mov	r3, r0
 8001130:	6039      	str	r1, [r7, #0]
 8001132:	71fb      	strb	r3, [r7, #7]
  if(speed  == USBD_SPEED_HIGH)
 8001134:	79fb      	ldrb	r3, [r7, #7]
 8001136:	2b00      	cmp	r3, #0
 8001138:	d105      	bne.n	8001146 <USBD_FS_ConfigStrDescriptor+0x1e>
  {  
    USBD_GetString (USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800113a:	683a      	ldr	r2, [r7, #0]
 800113c:	4907      	ldr	r1, [pc, #28]	; (800115c <USBD_FS_ConfigStrDescriptor+0x34>)
 800113e:	4808      	ldr	r0, [pc, #32]	; (8001160 <USBD_FS_ConfigStrDescriptor+0x38>)
 8001140:	f001 fe34 	bl	8002dac <USBD_GetString>
 8001144:	e004      	b.n	8001150 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString (USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length); 
 8001146:	683a      	ldr	r2, [r7, #0]
 8001148:	4904      	ldr	r1, [pc, #16]	; (800115c <USBD_FS_ConfigStrDescriptor+0x34>)
 800114a:	4805      	ldr	r0, [pc, #20]	; (8001160 <USBD_FS_ConfigStrDescriptor+0x38>)
 800114c:	f001 fe2e 	bl	8002dac <USBD_GetString>
  }
  return USBD_StrDesc;  
 8001150:	4b02      	ldr	r3, [pc, #8]	; (800115c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8001152:	4618      	mov	r0, r3
 8001154:	3708      	adds	r7, #8
 8001156:	46bd      	mov	sp, r7
 8001158:	bd80      	pop	{r7, pc}
 800115a:	bf00      	nop
 800115c:	20000914 	.word	0x20000914
 8001160:	0800c344 	.word	0x0800c344

08001164 <USBD_FS_InterfaceStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_InterfaceStrDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b082      	sub	sp, #8
 8001168:	af00      	add	r7, sp, #0
 800116a:	4603      	mov	r3, r0
 800116c:	6039      	str	r1, [r7, #0]
 800116e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8001170:	79fb      	ldrb	r3, [r7, #7]
 8001172:	2b00      	cmp	r3, #0
 8001174:	d105      	bne.n	8001182 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString (USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8001176:	683a      	ldr	r2, [r7, #0]
 8001178:	4907      	ldr	r1, [pc, #28]	; (8001198 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800117a:	4808      	ldr	r0, [pc, #32]	; (800119c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800117c:	f001 fe16 	bl	8002dac <USBD_GetString>
 8001180:	e004      	b.n	800118c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString (USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8001182:	683a      	ldr	r2, [r7, #0]
 8001184:	4904      	ldr	r1, [pc, #16]	; (8001198 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8001186:	4805      	ldr	r0, [pc, #20]	; (800119c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8001188:	f001 fe10 	bl	8002dac <USBD_GetString>
  }
  return USBD_StrDesc;  
 800118c:	4b02      	ldr	r3, [pc, #8]	; (8001198 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800118e:	4618      	mov	r0, r3
 8001190:	3708      	adds	r7, #8
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}
 8001196:	bf00      	nop
 8001198:	20000914 	.word	0x20000914
 800119c:	0800c350 	.word	0x0800c350

080011a0 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b088      	sub	sp, #32
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  if(pcdHandle->Instance==USB)
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	4a16      	ldr	r2, [pc, #88]	; (8001208 <HAL_PCD_MspInit+0x68>)
 80011ae:	4293      	cmp	r3, r2
 80011b0:	d125      	bne.n	80011fe <HAL_PCD_MspInit+0x5e>
  
    /**USB GPIO Configuration    
    PA11     ------> USB_DM
    PA12     ------> USB_DP 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80011b2:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80011b6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011b8:	2302      	movs	r3, #2
 80011ba:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011bc:	2300      	movs	r3, #0
 80011be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80011c0:	2303      	movs	r3, #3
 80011c2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 80011c4:	230e      	movs	r3, #14
 80011c6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011c8:	f107 030c 	add.w	r3, r7, #12
 80011cc:	4619      	mov	r1, r3
 80011ce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011d2:	f006 fd3f 	bl	8007c54 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 80011d6:	4a0d      	ldr	r2, [pc, #52]	; (800120c <HAL_PCD_MspInit+0x6c>)
 80011d8:	4b0c      	ldr	r3, [pc, #48]	; (800120c <HAL_PCD_MspInit+0x6c>)
 80011da:	69db      	ldr	r3, [r3, #28]
 80011dc:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80011e0:	61d3      	str	r3, [r2, #28]
 80011e2:	4b0a      	ldr	r3, [pc, #40]	; (800120c <HAL_PCD_MspInit+0x6c>)
 80011e4:	69db      	ldr	r3, [r3, #28]
 80011e6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80011ea:	60bb      	str	r3, [r7, #8]
 80011ec:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN_RX0_IRQn, 0, 0);
 80011ee:	2200      	movs	r2, #0
 80011f0:	2100      	movs	r1, #0
 80011f2:	2014      	movs	r0, #20
 80011f4:	f007 f8a2 	bl	800833c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN_RX0_IRQn);
 80011f8:	2014      	movs	r0, #20
 80011fa:	f007 f8bb 	bl	8008374 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 80011fe:	bf00      	nop
 8001200:	3720      	adds	r7, #32
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}
 8001206:	bf00      	nop
 8001208:	40005c00 	.word	0x40005c00
 800120c:	40021000 	.word	0x40021000

08001210 <HAL_PCD_SetupStageCallback>:
  * @brief  Setup Stage callback
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b082      	sub	sp, #8
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	f8d3 23a4 	ldr.w	r2, [r3, #932]	; 0x3a4
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	f503 735d 	add.w	r3, r3, #884	; 0x374
 8001224:	4619      	mov	r1, r3
 8001226:	4610      	mov	r0, r2
 8001228:	f001 feae 	bl	8002f88 <USBD_LL_SetupStage>
}
 800122c:	bf00      	nop
 800122e:	3708      	adds	r7, #8
 8001230:	46bd      	mov	sp, r7
 8001232:	bd80      	pop	{r7, pc}

08001234 <HAL_PCD_DataOutStageCallback>:
  * @param  hpcd: PCD handle
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b082      	sub	sp, #8
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
 800123c:	460b      	mov	r3, r1
 800123e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	f8d3 03a4 	ldr.w	r0, [r3, #932]	; 0x3a4
 8001246:	78fa      	ldrb	r2, [r7, #3]
 8001248:	6879      	ldr	r1, [r7, #4]
 800124a:	4613      	mov	r3, r2
 800124c:	00db      	lsls	r3, r3, #3
 800124e:	1a9b      	subs	r3, r3, r2
 8001250:	009b      	lsls	r3, r3, #2
 8001252:	440b      	add	r3, r1
 8001254:	f503 73ee 	add.w	r3, r3, #476	; 0x1dc
 8001258:	681a      	ldr	r2, [r3, #0]
 800125a:	78fb      	ldrb	r3, [r7, #3]
 800125c:	4619      	mov	r1, r3
 800125e:	f001 fedd 	bl	800301c <USBD_LL_DataOutStage>
}
 8001262:	bf00      	nop
 8001264:	3708      	adds	r7, #8
 8001266:	46bd      	mov	sp, r7
 8001268:	bd80      	pop	{r7, pc}
 800126a:	bf00      	nop

0800126c <HAL_PCD_DataInStageCallback>:
  * @param  hpcd: PCD handle
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b082      	sub	sp, #8
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
 8001274:	460b      	mov	r3, r1
 8001276:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	f8d3 03a4 	ldr.w	r0, [r3, #932]	; 0x3a4
 800127e:	78fa      	ldrb	r2, [r7, #3]
 8001280:	6879      	ldr	r1, [r7, #4]
 8001282:	4613      	mov	r3, r2
 8001284:	00db      	lsls	r3, r3, #3
 8001286:	1a9b      	subs	r3, r3, r2
 8001288:	009b      	lsls	r3, r3, #2
 800128a:	440b      	add	r3, r1
 800128c:	3338      	adds	r3, #56	; 0x38
 800128e:	681a      	ldr	r2, [r3, #0]
 8001290:	78fb      	ldrb	r3, [r7, #3]
 8001292:	4619      	mov	r1, r3
 8001294:	f001 ff1e 	bl	80030d4 <USBD_LL_DataInStage>
}
 8001298:	bf00      	nop
 800129a:	3708      	adds	r7, #8
 800129c:	46bd      	mov	sp, r7
 800129e:	bd80      	pop	{r7, pc}

080012a0 <HAL_PCD_SOFCallback>:
  * @brief  SOF callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b082      	sub	sp, #8
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	f8d3 33a4 	ldr.w	r3, [r3, #932]	; 0x3a4
 80012ae:	4618      	mov	r0, r3
 80012b0:	f002 f808 	bl	80032c4 <USBD_LL_SOF>
}
 80012b4:	bf00      	nop
 80012b6:	3708      	adds	r7, #8
 80012b8:	46bd      	mov	sp, r7
 80012ba:	bd80      	pop	{r7, pc}

080012bc <HAL_PCD_ResetCallback>:
  * @brief  Reset callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{ 
 80012bc:	b580      	push	{r7, lr}
 80012be:	b084      	sub	sp, #16
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80012c4:	2301      	movs	r3, #1
 80012c6:	73fb      	strb	r3, [r7, #15]

  /*Set USB Current Speed*/
  switch (hpcd->Init.speed)
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	689b      	ldr	r3, [r3, #8]
 80012cc:	2b02      	cmp	r3, #2
 80012ce:	d102      	bne.n	80012d6 <HAL_PCD_ResetCallback+0x1a>
  {
  case PCD_SPEED_FULL:
    speed = USBD_SPEED_FULL;    
 80012d0:	2301      	movs	r3, #1
 80012d2:	73fb      	strb	r3, [r7, #15]
    break;
 80012d4:	e002      	b.n	80012dc <HAL_PCD_ResetCallback+0x20>
	
  default:
    speed = USBD_SPEED_FULL;    
 80012d6:	2301      	movs	r3, #1
 80012d8:	73fb      	strb	r3, [r7, #15]
    break;    
 80012da:	bf00      	nop
  }
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);  
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	f8d3 33a4 	ldr.w	r3, [r3, #932]	; 0x3a4
 80012e2:	7bfa      	ldrb	r2, [r7, #15]
 80012e4:	4611      	mov	r1, r2
 80012e6:	4618      	mov	r0, r3
 80012e8:	f001 ffb4 	bl	8003254 <USBD_LL_SetSpeed>
  
  /*Reset Device*/
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	f8d3 33a4 	ldr.w	r3, [r3, #932]	; 0x3a4
 80012f2:	4618      	mov	r0, r3
 80012f4:	f001 ff7e 	bl	80031f4 <USBD_LL_Reset>
}
 80012f8:	bf00      	nop
 80012fa:	3710      	adds	r7, #16
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bd80      	pop	{r7, pc}

08001300 <HAL_PCD_SuspendCallback>:
  * When Low power mode is enabled the debug cannot be used (IAR, Keil doesn't support it)
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b082      	sub	sp, #8
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	f8d3 33a4 	ldr.w	r3, [r3, #932]	; 0x3a4
 800130e:	4618      	mov	r0, r3
 8001310:	f001 ffb0 	bl	8003274 <USBD_LL_Suspend>
  /*Enter in STOP mode */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	699b      	ldr	r3, [r3, #24]
 8001318:	2b00      	cmp	r3, #0
 800131a:	d005      	beq.n	8001328 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800131c:	4a04      	ldr	r2, [pc, #16]	; (8001330 <HAL_PCD_SuspendCallback+0x30>)
 800131e:	4b04      	ldr	r3, [pc, #16]	; (8001330 <HAL_PCD_SuspendCallback+0x30>)
 8001320:	691b      	ldr	r3, [r3, #16]
 8001322:	f043 0306 	orr.w	r3, r3, #6
 8001326:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8001328:	bf00      	nop
 800132a:	3708      	adds	r7, #8
 800132c:	46bd      	mov	sp, r7
 800132e:	bd80      	pop	{r7, pc}
 8001330:	e000ed00 	.word	0xe000ed00

08001334 <HAL_PCD_ResumeCallback>:
  * When Low power mode is enabled the debug cannot be used (IAR, Keil doesn't support it)
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b082      	sub	sp, #8
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	f8d3 33a4 	ldr.w	r3, [r3, #932]	; 0x3a4
 8001342:	4618      	mov	r0, r3
 8001344:	f001 ffac 	bl	80032a0 <USBD_LL_Resume>
  
}
 8001348:	bf00      	nop
 800134a:	3708      	adds	r7, #8
 800134c:	46bd      	mov	sp, r7
 800134e:	bd80      	pop	{r7, pc}

08001350 <USBD_LL_Init>:
  * @brief  Initializes the Low Level portion of the Device driver.
  * @param  pdev: Device handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_Init (USBD_HandleTypeDef *pdev)
{ 
 8001350:	b580      	push	{r7, lr}
 8001352:	b082      	sub	sp, #8
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  /* Link The driver to the stack */
  hpcd_USB_FS.pData = pdev;
 8001358:	4a29      	ldr	r2, [pc, #164]	; (8001400 <USBD_LL_Init+0xb0>)
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	f8c2 33a4 	str.w	r3, [r2, #932]	; 0x3a4
  pdev->pData = &hpcd_USB_FS;
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	4a27      	ldr	r2, [pc, #156]	; (8001400 <USBD_LL_Init+0xb0>)
 8001364:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220

  hpcd_USB_FS.Instance = USB;
 8001368:	4b25      	ldr	r3, [pc, #148]	; (8001400 <USBD_LL_Init+0xb0>)
 800136a:	4a26      	ldr	r2, [pc, #152]	; (8001404 <USBD_LL_Init+0xb4>)
 800136c:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800136e:	4b24      	ldr	r3, [pc, #144]	; (8001400 <USBD_LL_Init+0xb0>)
 8001370:	2208      	movs	r2, #8
 8001372:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8001374:	4b22      	ldr	r3, [pc, #136]	; (8001400 <USBD_LL_Init+0xb0>)
 8001376:	2202      	movs	r2, #2
 8001378:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.ep0_mps = DEP0CTL_MPS_64;
 800137a:	4b21      	ldr	r3, [pc, #132]	; (8001400 <USBD_LL_Init+0xb0>)
 800137c:	2200      	movs	r2, #0
 800137e:	60da      	str	r2, [r3, #12]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001380:	4b1f      	ldr	r3, [pc, #124]	; (8001400 <USBD_LL_Init+0xb0>)
 8001382:	2202      	movs	r2, #2
 8001384:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8001386:	4b1e      	ldr	r3, [pc, #120]	; (8001400 <USBD_LL_Init+0xb0>)
 8001388:	2200      	movs	r2, #0
 800138a:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800138c:	4b1c      	ldr	r3, [pc, #112]	; (8001400 <USBD_LL_Init+0xb0>)
 800138e:	2200      	movs	r2, #0
 8001390:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8001392:	481b      	ldr	r0, [pc, #108]	; (8001400 <USBD_LL_Init+0xb0>)
 8001394:	f004 fdcc 	bl	8005f30 <HAL_PCD_Init>
 8001398:	4603      	mov	r3, r0
 800139a:	2b00      	cmp	r3, #0
 800139c:	d001      	beq.n	80013a2 <USBD_LL_Init+0x52>
  {
    Error_Handler();
 800139e:	f000 fed3 	bl	8002148 <Error_Handler>
  }

  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	f8d3 0220 	ldr.w	r0, [r3, #544]	; 0x220
 80013a8:	2318      	movs	r3, #24
 80013aa:	2200      	movs	r2, #0
 80013ac:	2100      	movs	r1, #0
 80013ae:	f004 fd09 	bl	8005dc4 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	f8d3 0220 	ldr.w	r0, [r3, #544]	; 0x220
 80013b8:	2358      	movs	r3, #88	; 0x58
 80013ba:	2200      	movs	r2, #0
 80013bc:	2180      	movs	r1, #128	; 0x80
 80013be:	f004 fd01 	bl	8005dc4 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);  
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	f8d3 0220 	ldr.w	r0, [r3, #544]	; 0x220
 80013c8:	23c0      	movs	r3, #192	; 0xc0
 80013ca:	2200      	movs	r2, #0
 80013cc:	2181      	movs	r1, #129	; 0x81
 80013ce:	f004 fcf9 	bl	8005dc4 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	f8d3 0220 	ldr.w	r0, [r3, #544]	; 0x220
 80013d8:	f44f 7388 	mov.w	r3, #272	; 0x110
 80013dc:	2200      	movs	r2, #0
 80013de:	2101      	movs	r1, #1
 80013e0:	f004 fcf0 	bl	8005dc4 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);  
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	f8d3 0220 	ldr.w	r0, [r3, #544]	; 0x220
 80013ea:	f44f 7380 	mov.w	r3, #256	; 0x100
 80013ee:	2200      	movs	r2, #0
 80013f0:	2182      	movs	r1, #130	; 0x82
 80013f2:	f004 fce7 	bl	8005dc4 <HAL_PCDEx_PMAConfig>
  return USBD_OK;
 80013f6:	2300      	movs	r3, #0
}
 80013f8:	4618      	mov	r0, r3
 80013fa:	3708      	adds	r7, #8
 80013fc:	46bd      	mov	sp, r7
 80013fe:	bd80      	pop	{r7, pc}
 8001400:	20000b14 	.word	0x20000b14
 8001404:	40005c00 	.word	0x40005c00

08001408 <USBD_LL_Start>:
  * @brief  Starts the Low Level portion of the Device driver. 
  * @param  pdev: Device handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b082      	sub	sp, #8
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
  HAL_PCD_Start((PCD_HandleTypeDef*)pdev->pData);
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8001416:	4618      	mov	r0, r3
 8001418:	f004 fe6a 	bl	80060f0 <HAL_PCD_Start>
  return USBD_OK;
 800141c:	2300      	movs	r3, #0
}
 800141e:	4618      	mov	r0, r3
 8001420:	3708      	adds	r7, #8
 8001422:	46bd      	mov	sp, r7
 8001424:	bd80      	pop	{r7, pc}
 8001426:	bf00      	nop

08001428 <USBD_LL_OpenEP>:
  */
USBD_StatusTypeDef  USBD_LL_OpenEP  (USBD_HandleTypeDef *pdev, 
                                      uint8_t  ep_addr,                                      
                                      uint8_t  ep_type,
                                      uint16_t ep_mps)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b082      	sub	sp, #8
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
 8001430:	4608      	mov	r0, r1
 8001432:	4611      	mov	r1, r2
 8001434:	461a      	mov	r2, r3
 8001436:	4603      	mov	r3, r0
 8001438:	70fb      	strb	r3, [r7, #3]
 800143a:	460b      	mov	r3, r1
 800143c:	70bb      	strb	r3, [r7, #2]
 800143e:	4613      	mov	r3, r2
 8001440:	803b      	strh	r3, [r7, #0]
  HAL_PCD_EP_Open((PCD_HandleTypeDef*) pdev->pData,
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	f8d3 0220 	ldr.w	r0, [r3, #544]	; 0x220
 8001448:	78bb      	ldrb	r3, [r7, #2]
 800144a:	883a      	ldrh	r2, [r7, #0]
 800144c:	78f9      	ldrb	r1, [r7, #3]
 800144e:	f005 faa9 	bl	80069a4 <HAL_PCD_EP_Open>
                  ep_addr,
                  ep_mps,
                  ep_type);
  
  return USBD_OK; 
 8001452:	2300      	movs	r3, #0
}
 8001454:	4618      	mov	r0, r3
 8001456:	3708      	adds	r7, #8
 8001458:	46bd      	mov	sp, r7
 800145a:	bd80      	pop	{r7, pc}

0800145c <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_CloseEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b082      	sub	sp, #8
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
 8001464:	460b      	mov	r3, r1
 8001466:	70fb      	strb	r3, [r7, #3]
  HAL_PCD_EP_Close((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 800146e:	78fa      	ldrb	r2, [r7, #3]
 8001470:	4611      	mov	r1, r2
 8001472:	4618      	mov	r0, r3
 8001474:	f005 fe2e 	bl	80070d4 <HAL_PCD_EP_Close>
  return USBD_OK;
 8001478:	2300      	movs	r3, #0
}
 800147a:	4618      	mov	r0, r3
 800147c:	3708      	adds	r7, #8
 800147e:	46bd      	mov	sp, r7
 8001480:	bd80      	pop	{r7, pc}
 8001482:	bf00      	nop

08001484 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_StallEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b082      	sub	sp, #8
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
 800148c:	460b      	mov	r3, r1
 800148e:	70fb      	strb	r3, [r7, #3]
  HAL_PCD_EP_SetStall((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8001496:	78fa      	ldrb	r2, [r7, #3]
 8001498:	4611      	mov	r1, r2
 800149a:	4618      	mov	r0, r3
 800149c:	f006 fa54 	bl	8007948 <HAL_PCD_EP_SetStall>
  return USBD_OK;
 80014a0:	2300      	movs	r3, #0
}
 80014a2:	4618      	mov	r0, r3
 80014a4:	3708      	adds	r7, #8
 80014a6:	46bd      	mov	sp, r7
 80014a8:	bd80      	pop	{r7, pc}
 80014aa:	bf00      	nop

080014ac <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_ClearStallEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b082      	sub	sp, #8
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]
 80014b4:	460b      	mov	r3, r1
 80014b6:	70fb      	strb	r3, [r7, #3]
  HAL_PCD_EP_ClrStall((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80014be:	78fa      	ldrb	r2, [r7, #3]
 80014c0:	4611      	mov	r1, r2
 80014c2:	4618      	mov	r0, r3
 80014c4:	f006 fae8 	bl	8007a98 <HAL_PCD_EP_ClrStall>
  return USBD_OK; 
 80014c8:	2300      	movs	r3, #0
}
 80014ca:	4618      	mov	r0, r3
 80014cc:	3708      	adds	r7, #8
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bd80      	pop	{r7, pc}
 80014d2:	bf00      	nop

080014d4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
 80014d4:	b480      	push	{r7}
 80014d6:	b085      	sub	sp, #20
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
 80014dc:	460b      	mov	r3, r1
 80014de:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80014e6:	60fb      	str	r3, [r7, #12]
  
  if((ep_addr & 0x80) == 0x80)
 80014e8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	da0b      	bge.n	8001508 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 80014f0:	78fb      	ldrb	r3, [r7, #3]
 80014f2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80014f6:	68f9      	ldr	r1, [r7, #12]
 80014f8:	4613      	mov	r3, r2
 80014fa:	00db      	lsls	r3, r3, #3
 80014fc:	1a9b      	subs	r3, r3, r2
 80014fe:	009b      	lsls	r3, r3, #2
 8001500:	440b      	add	r3, r1
 8001502:	332a      	adds	r3, #42	; 0x2a
 8001504:	781b      	ldrb	r3, [r3, #0]
 8001506:	e00b      	b.n	8001520 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 8001508:	78fb      	ldrb	r3, [r7, #3]
 800150a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800150e:	68f9      	ldr	r1, [r7, #12]
 8001510:	4613      	mov	r3, r2
 8001512:	00db      	lsls	r3, r3, #3
 8001514:	1a9b      	subs	r3, r3, r2
 8001516:	009b      	lsls	r3, r3, #2
 8001518:	440b      	add	r3, r1
 800151a:	f503 73e7 	add.w	r3, r3, #462	; 0x1ce
 800151e:	781b      	ldrb	r3, [r3, #0]
  }
}
 8001520:	4618      	mov	r0, r3
 8001522:	3714      	adds	r7, #20
 8001524:	46bd      	mov	sp, r7
 8001526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152a:	4770      	bx	lr

0800152c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_SetUSBAddress (USBD_HandleTypeDef *pdev, uint8_t dev_addr)   
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b082      	sub	sp, #8
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
 8001534:	460b      	mov	r3, r1
 8001536:	70fb      	strb	r3, [r7, #3]
  HAL_PCD_SetAddress((PCD_HandleTypeDef*) pdev->pData, dev_addr);
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 800153e:	78fa      	ldrb	r2, [r7, #3]
 8001540:	4611      	mov	r1, r2
 8001542:	4618      	mov	r0, r3
 8001544:	f005 fa04 	bl	8006950 <HAL_PCD_SetAddress>
  return USBD_OK; 
 8001548:	2300      	movs	r3, #0
}
 800154a:	4618      	mov	r0, r3
 800154c:	3708      	adds	r7, #8
 800154e:	46bd      	mov	sp, r7
 8001550:	bd80      	pop	{r7, pc}
 8001552:	bf00      	nop

08001554 <USBD_LL_Transmit>:
  */
USBD_StatusTypeDef  USBD_LL_Transmit (USBD_HandleTypeDef *pdev, 
                                      uint8_t  ep_addr,                                      
                                      uint8_t  *pbuf,
                                      uint16_t  size)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b084      	sub	sp, #16
 8001558:	af00      	add	r7, sp, #0
 800155a:	60f8      	str	r0, [r7, #12]
 800155c:	607a      	str	r2, [r7, #4]
 800155e:	461a      	mov	r2, r3
 8001560:	460b      	mov	r3, r1
 8001562:	72fb      	strb	r3, [r7, #11]
 8001564:	4613      	mov	r3, r2
 8001566:	813b      	strh	r3, [r7, #8]
  HAL_PCD_EP_Transmit((PCD_HandleTypeDef*) pdev->pData, ep_addr, pbuf, size);
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	f8d3 0220 	ldr.w	r0, [r3, #544]	; 0x220
 800156e:	893b      	ldrh	r3, [r7, #8]
 8001570:	7af9      	ldrb	r1, [r7, #11]
 8001572:	687a      	ldr	r2, [r7, #4]
 8001574:	f006 f8f4 	bl	8007760 <HAL_PCD_EP_Transmit>
  return USBD_OK;
 8001578:	2300      	movs	r3, #0
}
 800157a:	4618      	mov	r0, r3
 800157c:	3710      	adds	r7, #16
 800157e:	46bd      	mov	sp, r7
 8001580:	bd80      	pop	{r7, pc}
 8001582:	bf00      	nop

08001584 <USBD_LL_PrepareReceive>:
  */
USBD_StatusTypeDef  USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, 
                                           uint8_t  ep_addr,                                      
                                           uint8_t  *pbuf,
                                           uint16_t  size)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b084      	sub	sp, #16
 8001588:	af00      	add	r7, sp, #0
 800158a:	60f8      	str	r0, [r7, #12]
 800158c:	607a      	str	r2, [r7, #4]
 800158e:	461a      	mov	r2, r3
 8001590:	460b      	mov	r3, r1
 8001592:	72fb      	strb	r3, [r7, #11]
 8001594:	4613      	mov	r3, r2
 8001596:	813b      	strh	r3, [r7, #8]
  HAL_PCD_EP_Receive((PCD_HandleTypeDef*) pdev->pData, ep_addr, pbuf, size);
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	f8d3 0220 	ldr.w	r0, [r3, #544]	; 0x220
 800159e:	893b      	ldrh	r3, [r7, #8]
 80015a0:	7af9      	ldrb	r1, [r7, #11]
 80015a2:	687a      	ldr	r2, [r7, #4]
 80015a4:	f005 ffae 	bl	8007504 <HAL_PCD_EP_Receive>
  return USBD_OK;
 80015a8:	2300      	movs	r3, #0
}
 80015aa:	4618      	mov	r0, r3
 80015ac:	3710      	adds	r7, #16
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bd80      	pop	{r7, pc}
 80015b2:	bf00      	nop

080015b4 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize  (USBD_HandleTypeDef *pdev, uint8_t  ep_addr)  
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b082      	sub	sp, #8
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
 80015bc:	460b      	mov	r3, r1
 80015be:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80015c6:	78fa      	ldrb	r2, [r7, #3]
 80015c8:	4611      	mov	r1, r2
 80015ca:	4618      	mov	r0, r3
 80015cc:	f006 f8ae 	bl	800772c <HAL_PCD_EP_GetRxCount>
 80015d0:	4603      	mov	r3, r0
}
 80015d2:	4618      	mov	r0, r3
 80015d4:	3708      	adds	r7, #8
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bd80      	pop	{r7, pc}
 80015da:	bf00      	nop

080015dc <USBD_static_malloc>:
  * @brief  static single allocation.
  * @param  size: size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80015dc:	b480      	push	{r7}
 80015de:	b083      	sub	sp, #12
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];//On 32-bit boundary
  return mem;
 80015e4:	4b03      	ldr	r3, [pc, #12]	; (80015f4 <USBD_static_malloc+0x18>)
}
 80015e6:	4618      	mov	r0, r3
 80015e8:	370c      	adds	r7, #12
 80015ea:	46bd      	mov	sp, r7
 80015ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f0:	4770      	bx	lr
 80015f2:	bf00      	nop
 80015f4:	200006b0 	.word	0x200006b0

080015f8 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  *p pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b082      	sub	sp, #8
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]
  free(p);
 8001600:	6878      	ldr	r0, [r7, #4]
 8001602:	f007 ffa3 	bl	800954c <free>
}
 8001606:	bf00      	nop
 8001608:	3708      	adds	r7, #8
 800160a:	46bd      	mov	sp, r7
 800160c:	bd80      	pop	{r7, pc}
 800160e:	bf00      	nop

08001610 <HAL_PCDEx_SetConnectionState>:
* @param hpcd: PCD handle
* @param state: connection state (0 : disconnected / 1: connected) 
* @retval None
*/
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
{
 8001610:	b480      	push	{r7}
 8001612:	b083      	sub	sp, #12
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
 8001618:	460b      	mov	r3, r1
 800161a:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High Connection State */
   
  } 
/* USER CODE END 4 */
}
 800161c:	bf00      	nop
 800161e:	370c      	adds	r7, #12
 8001620:	46bd      	mov	sp, r7
 8001622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001626:	4770      	bx	lr

08001628 <CDC_Init_FS>:
  *         Initializes the CDC media low layer over the FS USB IP
  * @param  None
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{ 
 8001628:	b580      	push	{r7, lr}
 800162a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */ 
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800162c:	2200      	movs	r2, #0
 800162e:	4905      	ldr	r1, [pc, #20]	; (8001644 <CDC_Init_FS+0x1c>)
 8001630:	4805      	ldr	r0, [pc, #20]	; (8001648 <CDC_Init_FS+0x20>)
 8001632:	f002 f81f 	bl	8003674 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8001636:	4905      	ldr	r1, [pc, #20]	; (800164c <CDC_Init_FS+0x24>)
 8001638:	4803      	ldr	r0, [pc, #12]	; (8001648 <CDC_Init_FS+0x20>)
 800163a:	f002 f835 	bl	80036a8 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800163e:	2300      	movs	r3, #0
  /* USER CODE END 3 */ 
}
 8001640:	4618      	mov	r0, r3
 8001642:	bd80      	pop	{r7, pc}
 8001644:	20000ec8 	.word	0x20000ec8
 8001648:	20000ed4 	.word	0x20000ed4
 800164c:	20000ebc 	.word	0x20000ebc

08001650 <CDC_DeInit_FS>:
  *         DeInitializes the CDC media low layer
  * @param  None
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8001650:	b480      	push	{r7}
 8001652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */ 
  return (USBD_OK);
 8001654:	2300      	movs	r3, #0
  /* USER CODE END 4 */ 
}
 8001656:	4618      	mov	r0, r3
 8001658:	46bd      	mov	sp, r7
 800165a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165e:	4770      	bx	lr

08001660 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS  (uint8_t cmd, uint8_t* pbuf, uint16_t length)
{ 
 8001660:	b480      	push	{r7}
 8001662:	b083      	sub	sp, #12
 8001664:	af00      	add	r7, sp, #0
 8001666:	4603      	mov	r3, r0
 8001668:	6039      	str	r1, [r7, #0]
 800166a:	71fb      	strb	r3, [r7, #7]
 800166c:	4613      	mov	r3, r2
 800166e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch (cmd)
 8001670:	79fb      	ldrb	r3, [r7, #7]
 8001672:	2b23      	cmp	r3, #35	; 0x23
 8001674:	d84a      	bhi.n	800170c <CDC_Control_FS+0xac>
 8001676:	a201      	add	r2, pc, #4	; (adr r2, 800167c <CDC_Control_FS+0x1c>)
 8001678:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800167c:	0800170d 	.word	0x0800170d
 8001680:	0800170d 	.word	0x0800170d
 8001684:	0800170d 	.word	0x0800170d
 8001688:	0800170d 	.word	0x0800170d
 800168c:	0800170d 	.word	0x0800170d
 8001690:	0800170d 	.word	0x0800170d
 8001694:	0800170d 	.word	0x0800170d
 8001698:	0800170d 	.word	0x0800170d
 800169c:	0800170d 	.word	0x0800170d
 80016a0:	0800170d 	.word	0x0800170d
 80016a4:	0800170d 	.word	0x0800170d
 80016a8:	0800170d 	.word	0x0800170d
 80016ac:	0800170d 	.word	0x0800170d
 80016b0:	0800170d 	.word	0x0800170d
 80016b4:	0800170d 	.word	0x0800170d
 80016b8:	0800170d 	.word	0x0800170d
 80016bc:	0800170d 	.word	0x0800170d
 80016c0:	0800170d 	.word	0x0800170d
 80016c4:	0800170d 	.word	0x0800170d
 80016c8:	0800170d 	.word	0x0800170d
 80016cc:	0800170d 	.word	0x0800170d
 80016d0:	0800170d 	.word	0x0800170d
 80016d4:	0800170d 	.word	0x0800170d
 80016d8:	0800170d 	.word	0x0800170d
 80016dc:	0800170d 	.word	0x0800170d
 80016e0:	0800170d 	.word	0x0800170d
 80016e4:	0800170d 	.word	0x0800170d
 80016e8:	0800170d 	.word	0x0800170d
 80016ec:	0800170d 	.word	0x0800170d
 80016f0:	0800170d 	.word	0x0800170d
 80016f4:	0800170d 	.word	0x0800170d
 80016f8:	0800170d 	.word	0x0800170d
 80016fc:	0800170d 	.word	0x0800170d
 8001700:	0800170d 	.word	0x0800170d
 8001704:	0800170d 	.word	0x0800170d
 8001708:	0800170d 	.word	0x0800170d
  case CDC_SEND_BREAK:
 
    break;    
    
  default:
    break;
 800170c:	bf00      	nop
  }

  return (USBD_OK);
 800170e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8001710:	4618      	mov	r0, r3
 8001712:	370c      	adds	r7, #12
 8001714:	46bd      	mov	sp, r7
 8001716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171a:	4770      	bx	lr

0800171c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS (uint8_t* Buf, uint32_t *Len)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b082      	sub	sp, #8
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
 8001724:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8001726:	6879      	ldr	r1, [r7, #4]
 8001728:	4807      	ldr	r0, [pc, #28]	; (8001748 <CDC_Receive_FS+0x2c>)
 800172a:	f001 ffbd 	bl	80036a8 <USBD_CDC_SetRxBuffer>
	USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800172e:	4806      	ldr	r0, [pc, #24]	; (8001748 <CDC_Receive_FS+0x2c>)
 8001730:	f001 fff8 	bl	8003724 <USBD_CDC_ReceivePacket>
	Commands_BufferHandle(Buf, Len);
 8001734:	6839      	ldr	r1, [r7, #0]
 8001736:	6878      	ldr	r0, [r7, #4]
 8001738:	f000 fd0a 	bl	8002150 <Commands_BufferHandle>
	return (USBD_OK);
 800173c:	2300      	movs	r3, #0
  /* USER CODE END 6 */ 
}
 800173e:	4618      	mov	r0, r3
 8001740:	3708      	adds	r7, #8
 8001742:	46bd      	mov	sp, r7
 8001744:	bd80      	pop	{r7, pc}
 8001746:	bf00      	nop
 8001748:	20000ed4 	.word	0x20000ed4

0800174c <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be send
  * @param  Len: Number of data to be send (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b084      	sub	sp, #16
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
 8001754:	460b      	mov	r3, r1
 8001756:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8001758:	2300      	movs	r3, #0
 800175a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */ 
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800175c:	4b0d      	ldr	r3, [pc, #52]	; (8001794 <CDC_Transmit_FS+0x48>)
 800175e:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8001762:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8001764:	68bb      	ldr	r3, [r7, #8]
 8001766:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800176a:	2b00      	cmp	r3, #0
 800176c:	d001      	beq.n	8001772 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800176e:	2301      	movs	r3, #1
 8001770:	e00b      	b.n	800178a <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8001772:	887b      	ldrh	r3, [r7, #2]
 8001774:	461a      	mov	r2, r3
 8001776:	6879      	ldr	r1, [r7, #4]
 8001778:	4806      	ldr	r0, [pc, #24]	; (8001794 <CDC_Transmit_FS+0x48>)
 800177a:	f001 ff7b 	bl	8003674 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800177e:	4805      	ldr	r0, [pc, #20]	; (8001794 <CDC_Transmit_FS+0x48>)
 8001780:	f001 ffa6 	bl	80036d0 <USBD_CDC_TransmitPacket>
 8001784:	4603      	mov	r3, r0
 8001786:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */ 
  return result;
 8001788:	7bfb      	ldrb	r3, [r7, #15]
}
 800178a:	4618      	mov	r0, r3
 800178c:	3710      	adds	r7, #16
 800178e:	46bd      	mov	sp, r7
 8001790:	bd80      	pop	{r7, pc}
 8001792:	bf00      	nop
 8001794:	20000ed4 	.word	0x20000ed4

08001798 <MX_USB_DEVICE_Init>:
/* USB Device Core handle declaration */
USBD_HandleTypeDef hUsbDeviceFS;

/* init function */				        
void MX_USB_DEVICE_Init(void)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	af00      	add	r7, sp, #0
  /* Init Device Library,Add Supported Class and Start the library*/
  USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS);
 800179c:	2200      	movs	r2, #0
 800179e:	4908      	ldr	r1, [pc, #32]	; (80017c0 <MX_USB_DEVICE_Init+0x28>)
 80017a0:	4808      	ldr	r0, [pc, #32]	; (80017c4 <MX_USB_DEVICE_Init+0x2c>)
 80017a2:	f001 fb5f 	bl	8002e64 <USBD_Init>

  USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC);
 80017a6:	4908      	ldr	r1, [pc, #32]	; (80017c8 <MX_USB_DEVICE_Init+0x30>)
 80017a8:	4806      	ldr	r0, [pc, #24]	; (80017c4 <MX_USB_DEVICE_Init+0x2c>)
 80017aa:	f001 fb87 	bl	8002ebc <USBD_RegisterClass>

  USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS);
 80017ae:	4907      	ldr	r1, [pc, #28]	; (80017cc <MX_USB_DEVICE_Init+0x34>)
 80017b0:	4804      	ldr	r0, [pc, #16]	; (80017c4 <MX_USB_DEVICE_Init+0x2c>)
 80017b2:	f001 ff47 	bl	8003644 <USBD_CDC_RegisterInterface>

  USBD_Start(&hUsbDeviceFS);
 80017b6:	4803      	ldr	r0, [pc, #12]	; (80017c4 <MX_USB_DEVICE_Init+0x2c>)
 80017b8:	f001 fb9a 	bl	8002ef0 <USBD_Start>

}
 80017bc:	bf00      	nop
 80017be:	bd80      	pop	{r7, pc}
 80017c0:	20000000 	.word	0x20000000
 80017c4:	20000ed4 	.word	0x20000ed4
 80017c8:	20000050 	.word	0x20000050
 80017cc:	20000034 	.word	0x20000034

080017d0 <NMI_Handler>:

/**
* @brief This function handles Non maskable interrupt.
*/
void NMI_Handler(void)
{
 80017d0:	b480      	push	{r7}
 80017d2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80017d4:	bf00      	nop
 80017d6:	46bd      	mov	sp, r7
 80017d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017dc:	4770      	bx	lr
 80017de:	bf00      	nop

080017e0 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 80017e0:	b480      	push	{r7}
 80017e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
  }
 80017e4:	e7fe      	b.n	80017e4 <HardFault_Handler+0x4>
 80017e6:	bf00      	nop

080017e8 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 80017e8:	b480      	push	{r7}
 80017ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
  {
  }
 80017ec:	e7fe      	b.n	80017ec <MemManage_Handler+0x4>
 80017ee:	bf00      	nop

080017f0 <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 80017f0:	b480      	push	{r7}
 80017f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
  {
  }
 80017f4:	e7fe      	b.n	80017f4 <BusFault_Handler+0x4>
 80017f6:	bf00      	nop

080017f8 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 80017f8:	b480      	push	{r7}
 80017fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
  {
  }
 80017fc:	e7fe      	b.n	80017fc <UsageFault_Handler+0x4>
 80017fe:	bf00      	nop

08001800 <SVC_Handler>:

/**
* @brief This function handles System service call via SWI instruction.
*/
void SVC_Handler(void)
{
 8001800:	b480      	push	{r7}
 8001802:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001804:	bf00      	nop
 8001806:	46bd      	mov	sp, r7
 8001808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180c:	4770      	bx	lr
 800180e:	bf00      	nop

08001810 <DebugMon_Handler>:

/**
* @brief This function handles Debug monitor.
*/
void DebugMon_Handler(void)
{
 8001810:	b480      	push	{r7}
 8001812:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001814:	bf00      	nop
 8001816:	46bd      	mov	sp, r7
 8001818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181c:	4770      	bx	lr
 800181e:	bf00      	nop

08001820 <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 8001820:	b480      	push	{r7}
 8001822:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001824:	bf00      	nop
 8001826:	46bd      	mov	sp, r7
 8001828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182c:	4770      	bx	lr
 800182e:	bf00      	nop

08001830 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001834:	f007 fdba 	bl	80093ac <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 8001838:	f006 fdd2 	bl	80083e0 <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800183c:	bf00      	nop
 800183e:	bd80      	pop	{r7, pc}

08001840 <USB_LP_CAN_RX0_IRQHandler>:

/**
* @brief This function handles USB low priority or CAN_RX0 interrupts.
*/
void USB_LP_CAN_RX0_IRQHandler(void)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8001844:	4802      	ldr	r0, [pc, #8]	; (8001850 <USB_LP_CAN_RX0_IRQHandler+0x10>)
 8001846:	f004 ff95 	bl	8006774 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 1 */
}
 800184a:	bf00      	nop
 800184c:	bd80      	pop	{r7, pc}
 800184e:	bf00      	nop
 8001850:	20000b14 	.word	0x20000b14

08001854 <HAL_MspInit>:

/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b082      	sub	sp, #8
 8001858:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800185a:	4a1e      	ldr	r2, [pc, #120]	; (80018d4 <HAL_MspInit+0x80>)
 800185c:	4b1d      	ldr	r3, [pc, #116]	; (80018d4 <HAL_MspInit+0x80>)
 800185e:	699b      	ldr	r3, [r3, #24]
 8001860:	f043 0301 	orr.w	r3, r3, #1
 8001864:	6193      	str	r3, [r2, #24]
 8001866:	4b1b      	ldr	r3, [pc, #108]	; (80018d4 <HAL_MspInit+0x80>)
 8001868:	699b      	ldr	r3, [r3, #24]
 800186a:	f003 0301 	and.w	r3, r3, #1
 800186e:	607b      	str	r3, [r7, #4]
 8001870:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001872:	2003      	movs	r0, #3
 8001874:	f006 fd56 	bl	8008324 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8001878:	2200      	movs	r2, #0
 800187a:	2100      	movs	r1, #0
 800187c:	f06f 000b 	mvn.w	r0, #11
 8001880:	f006 fd5c 	bl	800833c <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8001884:	2200      	movs	r2, #0
 8001886:	2100      	movs	r1, #0
 8001888:	f06f 000a 	mvn.w	r0, #10
 800188c:	f006 fd56 	bl	800833c <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8001890:	2200      	movs	r2, #0
 8001892:	2100      	movs	r1, #0
 8001894:	f06f 0009 	mvn.w	r0, #9
 8001898:	f006 fd50 	bl	800833c <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 800189c:	2200      	movs	r2, #0
 800189e:	2100      	movs	r1, #0
 80018a0:	f06f 0004 	mvn.w	r0, #4
 80018a4:	f006 fd4a 	bl	800833c <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 80018a8:	2200      	movs	r2, #0
 80018aa:	2100      	movs	r1, #0
 80018ac:	f06f 0003 	mvn.w	r0, #3
 80018b0:	f006 fd44 	bl	800833c <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 80018b4:	2200      	movs	r2, #0
 80018b6:	2100      	movs	r1, #0
 80018b8:	f06f 0001 	mvn.w	r0, #1
 80018bc:	f006 fd3e 	bl	800833c <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80018c0:	2200      	movs	r2, #0
 80018c2:	2100      	movs	r1, #0
 80018c4:	f04f 30ff 	mov.w	r0, #4294967295
 80018c8:	f006 fd38 	bl	800833c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018cc:	bf00      	nop
 80018ce:	3708      	adds	r7, #8
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bd80      	pop	{r7, pc}
 80018d4:	40021000 	.word	0x40021000

080018d8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80018d8:	b480      	push	{r7}
 80018da:	b085      	sub	sp, #20
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]

  if(hadc->Instance==ADC1)
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80018e8:	d10b      	bne.n	8001902 <HAL_ADC_MspInit+0x2a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80018ea:	4a09      	ldr	r2, [pc, #36]	; (8001910 <HAL_ADC_MspInit+0x38>)
 80018ec:	4b08      	ldr	r3, [pc, #32]	; (8001910 <HAL_ADC_MspInit+0x38>)
 80018ee:	695b      	ldr	r3, [r3, #20]
 80018f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018f4:	6153      	str	r3, [r2, #20]
 80018f6:	4b06      	ldr	r3, [pc, #24]	; (8001910 <HAL_ADC_MspInit+0x38>)
 80018f8:	695b      	ldr	r3, [r3, #20]
 80018fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018fe:	60fb      	str	r3, [r7, #12]
 8001900:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001902:	bf00      	nop
 8001904:	3714      	adds	r7, #20
 8001906:	46bd      	mov	sp, r7
 8001908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190c:	4770      	bx	lr
 800190e:	bf00      	nop
 8001910:	40021000 	.word	0x40021000

08001914 <HAL_CRC_MspInit>:
  /* USER CODE END ADC1_MspDeInit 1 */

}

void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8001914:	b480      	push	{r7}
 8001916:	b085      	sub	sp, #20
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]

  if(hcrc->Instance==CRC)
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	4a0a      	ldr	r2, [pc, #40]	; (800194c <HAL_CRC_MspInit+0x38>)
 8001922:	4293      	cmp	r3, r2
 8001924:	d10b      	bne.n	800193e <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8001926:	4a0a      	ldr	r2, [pc, #40]	; (8001950 <HAL_CRC_MspInit+0x3c>)
 8001928:	4b09      	ldr	r3, [pc, #36]	; (8001950 <HAL_CRC_MspInit+0x3c>)
 800192a:	695b      	ldr	r3, [r3, #20]
 800192c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001930:	6153      	str	r3, [r2, #20]
 8001932:	4b07      	ldr	r3, [pc, #28]	; (8001950 <HAL_CRC_MspInit+0x3c>)
 8001934:	695b      	ldr	r3, [r3, #20]
 8001936:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800193a:	60fb      	str	r3, [r7, #12]
 800193c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 800193e:	bf00      	nop
 8001940:	3714      	adds	r7, #20
 8001942:	46bd      	mov	sp, r7
 8001944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001948:	4770      	bx	lr
 800194a:	bf00      	nop
 800194c:	40023000 	.word	0x40023000
 8001950:	40021000 	.word	0x40021000

08001954 <HAL_TIM_PWM_MspInit>:
  /* USER CODE END CRC_MspDeInit 1 */

}

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001954:	b480      	push	{r7}
 8001956:	b085      	sub	sp, #20
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]

  if(htim_pwm->Instance==TIM15)
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	4a0a      	ldr	r2, [pc, #40]	; (800198c <HAL_TIM_PWM_MspInit+0x38>)
 8001962:	4293      	cmp	r3, r2
 8001964:	d10b      	bne.n	800197e <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM15_MspInit 0 */

  /* USER CODE END TIM15_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM15_CLK_ENABLE();
 8001966:	4a0a      	ldr	r2, [pc, #40]	; (8001990 <HAL_TIM_PWM_MspInit+0x3c>)
 8001968:	4b09      	ldr	r3, [pc, #36]	; (8001990 <HAL_TIM_PWM_MspInit+0x3c>)
 800196a:	699b      	ldr	r3, [r3, #24]
 800196c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001970:	6193      	str	r3, [r2, #24]
 8001972:	4b07      	ldr	r3, [pc, #28]	; (8001990 <HAL_TIM_PWM_MspInit+0x3c>)
 8001974:	699b      	ldr	r3, [r3, #24]
 8001976:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800197a:	60fb      	str	r3, [r7, #12]
 800197c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }

}
 800197e:	bf00      	nop
 8001980:	3714      	adds	r7, #20
 8001982:	46bd      	mov	sp, r7
 8001984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001988:	4770      	bx	lr
 800198a:	bf00      	nop
 800198c:	40014000 	.word	0x40014000
 8001990:	40021000 	.word	0x40021000

08001994 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b088      	sub	sp, #32
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim->Instance==TIM15)
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	4a0b      	ldr	r2, [pc, #44]	; (80019d0 <HAL_TIM_MspPostInit+0x3c>)
 80019a2:	4293      	cmp	r3, r2
 80019a4:	d110      	bne.n	80019c8 <HAL_TIM_MspPostInit+0x34>
  /* USER CODE END TIM15_MspPostInit 0 */
  
    /**TIM15 GPIO Configuration    
    PB15     ------> TIM15_CH2 
    */
    GPIO_InitStruct.Pin = DO_LED_2_Pin;
 80019a6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80019aa:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019ac:	2302      	movs	r3, #2
 80019ae:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019b0:	2300      	movs	r3, #0
 80019b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019b4:	2300      	movs	r3, #0
 80019b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM15;
 80019b8:	2301      	movs	r3, #1
 80019ba:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DO_LED_2_GPIO_Port, &GPIO_InitStruct);
 80019bc:	f107 030c 	add.w	r3, r7, #12
 80019c0:	4619      	mov	r1, r3
 80019c2:	4804      	ldr	r0, [pc, #16]	; (80019d4 <HAL_TIM_MspPostInit+0x40>)
 80019c4:	f006 f946 	bl	8007c54 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM15_MspPostInit 1 */

  /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 80019c8:	bf00      	nop
 80019ca:	3720      	adds	r7, #32
 80019cc:	46bd      	mov	sp, r7
 80019ce:	bd80      	pop	{r7, pc}
 80019d0:	40014000 	.word	0x40014000
 80019d4:	48000400 	.word	0x48000400

080019d8 <NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__STATIC_INLINE void NVIC_SystemReset(void)
{
 80019d8:	b480      	push	{r7}
 80019da:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80019dc:	f3bf 8f4f 	dsb	sy
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80019e0:	4905      	ldr	r1, [pc, #20]	; (80019f8 <NVIC_SystemReset+0x20>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80019e2:	4b05      	ldr	r3, [pc, #20]	; (80019f8 <NVIC_SystemReset+0x20>)
 80019e4:	68db      	ldr	r3, [r3, #12]
 80019e6:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 */
__STATIC_INLINE void NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80019ea:	4b04      	ldr	r3, [pc, #16]	; (80019fc <NVIC_SystemReset+0x24>)
 80019ec:	4313      	orrs	r3, r2
 80019ee:	60cb      	str	r3, [r1, #12]
 80019f0:	f3bf 8f4f 	dsb	sy
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 80019f4:	bf00      	nop
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
  }
 80019f6:	e7fd      	b.n	80019f4 <NVIC_SystemReset+0x1c>
 80019f8:	e000ed00 	.word	0xe000ed00
 80019fc:	05fa0004 	.word	0x05fa0004

08001a00 <main>:
/* USER CODE BEGIN 0 */

/* USER CODE END 0 */

int main(void)
{
 8001a00:	b5b0      	push	{r4, r5, r7, lr}
 8001a02:	b08c      	sub	sp, #48	; 0x30
 8001a04:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration----------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a06:	f007 fc9f 	bl	8009348 <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 8001a0a:	f000 f9fb 	bl	8001e04 <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a0e:	f000 fb31 	bl	8002074 <MX_GPIO_Init>
  MX_CRC_Init();
 8001a12:	f000 faa1 	bl	8001f58 <MX_CRC_Init>
  MX_USB_DEVICE_Init();
 8001a16:	f7ff febf 	bl	8001798 <MX_USB_DEVICE_Init>
  MX_TIM15_Init();
 8001a1a:	f000 fabf 	bl	8001f9c <MX_TIM15_Init>
  MX_ADC1_Init();
 8001a1e:	f000 fa4b 	bl	8001eb8 <MX_ADC1_Init>

  /* USER CODE BEGIN 2 */
	HAL_TIM_PWM_Start(&htim15, TIM_CHANNEL_2);
 8001a22:	2104      	movs	r1, #4
 8001a24:	4893      	ldr	r0, [pc, #588]	; (8001c74 <main+0x274>)
 8001a26:	f002 f9af 	bl	8003d88 <HAL_TIM_PWM_Start>
	HAL_ADC_Start(&hadc1);
 8001a2a:	4893      	ldr	r0, [pc, #588]	; (8001c78 <main+0x278>)
 8001a2c:	f006 fec4 	bl	80087b8 <HAL_ADC_Start>

	uint16_t ts_cal1 = *((uint16_t*)0x1FFFF7B8);
 8001a30:	4b92      	ldr	r3, [pc, #584]	; (8001c7c <main+0x27c>)
 8001a32:	881b      	ldrh	r3, [r3, #0]
 8001a34:	82fb      	strh	r3, [r7, #22]
	uint16_t ts_cal2 = *((uint16_t*)0x1FFFF7C2);
 8001a36:	4b92      	ldr	r3, [pc, #584]	; (8001c80 <main+0x280>)
 8001a38:	881b      	ldrh	r3, [r3, #0]
 8001a3a:	82bb      	strh	r3, [r7, #20]
	float Avg_Slope = ((float)(ts_cal1 - ts_cal2)) / (110 - 30);
 8001a3c:	8afa      	ldrh	r2, [r7, #22]
 8001a3e:	8abb      	ldrh	r3, [r7, #20]
 8001a40:	1ad3      	subs	r3, r2, r3
 8001a42:	ee07 3a90 	vmov	s15, r3
 8001a46:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a4a:	eddf 6a8e 	vldr	s13, [pc, #568]	; 8001c84 <main+0x284>
 8001a4e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a52:	edc7 7a04 	vstr	s15, [r7, #16]
	uint16_t v25 = 1774;
 8001a56:	f240 63ee 	movw	r3, #1774	; 0x6ee
 8001a5a:	81fb      	strh	r3, [r7, #14]

	//IC3
	hx1.gpioSck = DO_SCK_1_GPIO_Port;
 8001a5c:	4b8a      	ldr	r3, [pc, #552]	; (8001c88 <main+0x288>)
 8001a5e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001a62:	601a      	str	r2, [r3, #0]
	hx1.gpioData = DI_DATA_1_GPIO_Port;
 8001a64:	4b88      	ldr	r3, [pc, #544]	; (8001c88 <main+0x288>)
 8001a66:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001a6a:	605a      	str	r2, [r3, #4]
	hx1.pinSck = DO_SCK_1_Pin;
 8001a6c:	4b86      	ldr	r3, [pc, #536]	; (8001c88 <main+0x288>)
 8001a6e:	2202      	movs	r2, #2
 8001a70:	811a      	strh	r2, [r3, #8]
	hx1.pinData = DI_DATA_1_Pin;
 8001a72:	4b85      	ldr	r3, [pc, #532]	; (8001c88 <main+0x288>)
 8001a74:	2204      	movs	r2, #4
 8001a76:	815a      	strh	r2, [r3, #10]
	hx1.gain = 3;
 8001a78:	4b83      	ldr	r3, [pc, #524]	; (8001c88 <main+0x288>)
 8001a7a:	2203      	movs	r2, #3
 8001a7c:	61da      	str	r2, [r3, #28]
	hx1.offsetA = 0;
 8001a7e:	4b82      	ldr	r3, [pc, #520]	; (8001c88 <main+0x288>)
 8001a80:	2200      	movs	r2, #0
 8001a82:	60da      	str	r2, [r3, #12]
	hx1.offsetB = 0;
 8001a84:	4b80      	ldr	r3, [pc, #512]	; (8001c88 <main+0x288>)
 8001a86:	2200      	movs	r2, #0
 8001a88:	611a      	str	r2, [r3, #16]
	hx1.readingA = 0;
 8001a8a:	4b7f      	ldr	r3, [pc, #508]	; (8001c88 <main+0x288>)
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	615a      	str	r2, [r3, #20]
	hx1.readingB = 0;
 8001a90:	4b7d      	ldr	r3, [pc, #500]	; (8001c88 <main+0x288>)
 8001a92:	2200      	movs	r2, #0
 8001a94:	619a      	str	r2, [r3, #24]
	HX711_Init(hx1);
 8001a96:	4c7c      	ldr	r4, [pc, #496]	; (8001c88 <main+0x288>)
 8001a98:	466d      	mov	r5, sp
 8001a9a:	f104 0310 	add.w	r3, r4, #16
 8001a9e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001aa0:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001aa4:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001aa8:	f7ff fa06 	bl	8000eb8 <HX711_Init>

	//IC2
	hx2.gpioSck = DO_SCK_2_GPIO_Port;
 8001aac:	4b77      	ldr	r3, [pc, #476]	; (8001c8c <main+0x28c>)
 8001aae:	4a78      	ldr	r2, [pc, #480]	; (8001c90 <main+0x290>)
 8001ab0:	601a      	str	r2, [r3, #0]
	hx2.gpioData = DI_DATA_2_GPIO_Port;
 8001ab2:	4b76      	ldr	r3, [pc, #472]	; (8001c8c <main+0x28c>)
 8001ab4:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001ab8:	605a      	str	r2, [r3, #4]
	hx2.pinSck = DO_SCK_2_Pin;
 8001aba:	4b74      	ldr	r3, [pc, #464]	; (8001c8c <main+0x28c>)
 8001abc:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001ac0:	811a      	strh	r2, [r3, #8]
	hx2.pinData = DI_DATA_2_Pin;
 8001ac2:	4b72      	ldr	r3, [pc, #456]	; (8001c8c <main+0x28c>)
 8001ac4:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001ac8:	815a      	strh	r2, [r3, #10]
	hx2.gain = 3;
 8001aca:	4b70      	ldr	r3, [pc, #448]	; (8001c8c <main+0x28c>)
 8001acc:	2203      	movs	r2, #3
 8001ace:	61da      	str	r2, [r3, #28]
	hx2.offsetA = 0;
 8001ad0:	4b6e      	ldr	r3, [pc, #440]	; (8001c8c <main+0x28c>)
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	60da      	str	r2, [r3, #12]
	hx2.offsetB = 0;
 8001ad6:	4b6d      	ldr	r3, [pc, #436]	; (8001c8c <main+0x28c>)
 8001ad8:	2200      	movs	r2, #0
 8001ada:	611a      	str	r2, [r3, #16]
	hx2.readingA = 0;
 8001adc:	4b6b      	ldr	r3, [pc, #428]	; (8001c8c <main+0x28c>)
 8001ade:	2200      	movs	r2, #0
 8001ae0:	615a      	str	r2, [r3, #20]
	hx2.readingB = 0;
 8001ae2:	4b6a      	ldr	r3, [pc, #424]	; (8001c8c <main+0x28c>)
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	619a      	str	r2, [r3, #24]
	HX711_Init(hx2);
 8001ae8:	4c68      	ldr	r4, [pc, #416]	; (8001c8c <main+0x28c>)
 8001aea:	466d      	mov	r5, sp
 8001aec:	f104 0310 	add.w	r3, r4, #16
 8001af0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001af2:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001af6:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001afa:	f7ff f9dd 	bl	8000eb8 <HX711_Init>

	iTare = 1;
 8001afe:	4b65      	ldr	r3, [pc, #404]	; (8001c94 <main+0x294>)
 8001b00:	2201      	movs	r2, #1
 8001b02:	701a      	strb	r2, [r3, #0]
  while (1)
  {
  /* USER CODE END WHILE */

  /* USER CODE BEGIN 3 */
	  if(iDFU)
 8001b04:	4b64      	ldr	r3, [pc, #400]	; (8001c98 <main+0x298>)
 8001b06:	781b      	ldrb	r3, [r3, #0]
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d00a      	beq.n	8001b22 <main+0x122>
	  {
		HAL_GPIO_WritePin(DO_BOOT_SET_GPIO_Port, DO_BOOT_SET_Pin, GPIO_PIN_SET);
 8001b0c:	2201      	movs	r2, #1
 8001b0e:	2180      	movs	r1, #128	; 0x80
 8001b10:	485f      	ldr	r0, [pc, #380]	; (8001c90 <main+0x290>)
 8001b12:	f006 fa35 	bl	8007f80 <HAL_GPIO_WritePin>
		HAL_Delay(1000);
 8001b16:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001b1a:	f007 fc61 	bl	80093e0 <HAL_Delay>
		NVIC_SystemReset();
 8001b1e:	f7ff ff5b 	bl	80019d8 <NVIC_SystemReset>
	  }

	  if (HAL_ADC_PollForConversion(&hadc1, 10) == HAL_OK)
 8001b22:	210a      	movs	r1, #10
 8001b24:	4854      	ldr	r0, [pc, #336]	; (8001c78 <main+0x278>)
 8001b26:	f006 ff5d 	bl	80089e4 <HAL_ADC_PollForConversion>
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d11e      	bne.n	8001b6e <main+0x16e>
	  {
		  temperature = HAL_ADC_GetValue(&hadc1);
 8001b30:	4851      	ldr	r0, [pc, #324]	; (8001c78 <main+0x278>)
 8001b32:	f007 f851 	bl	8008bd8 <HAL_ADC_GetValue>
 8001b36:	4603      	mov	r3, r0
 8001b38:	b29a      	uxth	r2, r3
 8001b3a:	4b58      	ldr	r3, [pc, #352]	; (8001c9c <main+0x29c>)
 8001b3c:	801a      	strh	r2, [r3, #0]
		  temperature = ((v25 - temperature)/Avg_Slope) + 25;
 8001b3e:	89fb      	ldrh	r3, [r7, #14]
 8001b40:	4a56      	ldr	r2, [pc, #344]	; (8001c9c <main+0x29c>)
 8001b42:	8812      	ldrh	r2, [r2, #0]
 8001b44:	1a9b      	subs	r3, r3, r2
 8001b46:	ee07 3a90 	vmov	s15, r3
 8001b4a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001b4e:	ed97 7a04 	vldr	s14, [r7, #16]
 8001b52:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001b56:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 8001b5a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001b5e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001b62:	edc7 7a01 	vstr	s15, [r7, #4]
 8001b66:	88bb      	ldrh	r3, [r7, #4]
 8001b68:	b29a      	uxth	r2, r3
 8001b6a:	4b4c      	ldr	r3, [pc, #304]	; (8001c9c <main+0x29c>)
 8001b6c:	801a      	strh	r2, [r3, #0]
	  }
	  if (iTare)
 8001b6e:	4b49      	ldr	r3, [pc, #292]	; (8001c94 <main+0x294>)
 8001b70:	781b      	ldrb	r3, [r3, #0]
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	f000 8094 	beq.w	8001ca0 <main+0x2a0>
	  {
		HX711_Average_Value(hx1, 100);
 8001b78:	4c43      	ldr	r4, [pc, #268]	; (8001c88 <main+0x288>)
 8001b7a:	2364      	movs	r3, #100	; 0x64
 8001b7c:	9304      	str	r3, [sp, #16]
 8001b7e:	466d      	mov	r5, sp
 8001b80:	f104 0310 	add.w	r3, r4, #16
 8001b84:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001b86:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001b8a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001b8e:	f7ff f9cd 	bl	8000f2c <HX711_Average_Value>
		HX711_Average_Value(hx2, 100);
 8001b92:	4c3e      	ldr	r4, [pc, #248]	; (8001c8c <main+0x28c>)
 8001b94:	2364      	movs	r3, #100	; 0x64
 8001b96:	9304      	str	r3, [sp, #16]
 8001b98:	466d      	mov	r5, sp
 8001b9a:	f104 0310 	add.w	r3, r4, #16
 8001b9e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001ba0:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001ba4:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001ba8:	f7ff f9c0 	bl	8000f2c <HX711_Average_Value>

		hx1.offsetA = HX711_Average_Value(hx1, 20);
 8001bac:	4c36      	ldr	r4, [pc, #216]	; (8001c88 <main+0x288>)
 8001bae:	2314      	movs	r3, #20
 8001bb0:	9304      	str	r3, [sp, #16]
 8001bb2:	466d      	mov	r5, sp
 8001bb4:	f104 0310 	add.w	r3, r4, #16
 8001bb8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001bba:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001bbe:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001bc2:	f7ff f9b3 	bl	8000f2c <HX711_Average_Value>
 8001bc6:	4602      	mov	r2, r0
 8001bc8:	4b2f      	ldr	r3, [pc, #188]	; (8001c88 <main+0x288>)
 8001bca:	60da      	str	r2, [r3, #12]
		hx2.offsetA = HX711_Average_Value(hx2, 20);
 8001bcc:	4c2f      	ldr	r4, [pc, #188]	; (8001c8c <main+0x28c>)
 8001bce:	2314      	movs	r3, #20
 8001bd0:	9304      	str	r3, [sp, #16]
 8001bd2:	466d      	mov	r5, sp
 8001bd4:	f104 0310 	add.w	r3, r4, #16
 8001bd8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001bda:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001bde:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001be2:	f7ff f9a3 	bl	8000f2c <HX711_Average_Value>
 8001be6:	4602      	mov	r2, r0
 8001be8:	4b28      	ldr	r3, [pc, #160]	; (8001c8c <main+0x28c>)
 8001bea:	60da      	str	r2, [r3, #12]

		hx1.gain = 2;
 8001bec:	4b26      	ldr	r3, [pc, #152]	; (8001c88 <main+0x288>)
 8001bee:	2202      	movs	r2, #2
 8001bf0:	61da      	str	r2, [r3, #28]
		hx2.gain = 2;
 8001bf2:	4b26      	ldr	r3, [pc, #152]	; (8001c8c <main+0x28c>)
 8001bf4:	2202      	movs	r2, #2
 8001bf6:	61da      	str	r2, [r3, #28]

		HX711_Average_Value(hx1, 100);
 8001bf8:	4c23      	ldr	r4, [pc, #140]	; (8001c88 <main+0x288>)
 8001bfa:	2364      	movs	r3, #100	; 0x64
 8001bfc:	9304      	str	r3, [sp, #16]
 8001bfe:	466d      	mov	r5, sp
 8001c00:	f104 0310 	add.w	r3, r4, #16
 8001c04:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001c06:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001c0a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001c0e:	f7ff f98d 	bl	8000f2c <HX711_Average_Value>
		HX711_Average_Value(hx2, 100);
 8001c12:	4c1e      	ldr	r4, [pc, #120]	; (8001c8c <main+0x28c>)
 8001c14:	2364      	movs	r3, #100	; 0x64
 8001c16:	9304      	str	r3, [sp, #16]
 8001c18:	466d      	mov	r5, sp
 8001c1a:	f104 0310 	add.w	r3, r4, #16
 8001c1e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001c20:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001c24:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001c28:	f7ff f980 	bl	8000f2c <HX711_Average_Value>

		hx1.offsetB = HX711_Average_Value(hx1, 20);
 8001c2c:	4c16      	ldr	r4, [pc, #88]	; (8001c88 <main+0x288>)
 8001c2e:	2314      	movs	r3, #20
 8001c30:	9304      	str	r3, [sp, #16]
 8001c32:	466d      	mov	r5, sp
 8001c34:	f104 0310 	add.w	r3, r4, #16
 8001c38:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001c3a:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001c3e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001c42:	f7ff f973 	bl	8000f2c <HX711_Average_Value>
 8001c46:	4602      	mov	r2, r0
 8001c48:	4b0f      	ldr	r3, [pc, #60]	; (8001c88 <main+0x288>)
 8001c4a:	611a      	str	r2, [r3, #16]
		hx2.offsetB = HX711_Average_Value(hx2, 20);
 8001c4c:	4c0f      	ldr	r4, [pc, #60]	; (8001c8c <main+0x28c>)
 8001c4e:	2314      	movs	r3, #20
 8001c50:	9304      	str	r3, [sp, #16]
 8001c52:	466d      	mov	r5, sp
 8001c54:	f104 0310 	add.w	r3, r4, #16
 8001c58:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001c5a:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001c5e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001c62:	f7ff f963 	bl	8000f2c <HX711_Average_Value>
 8001c66:	4602      	mov	r2, r0
 8001c68:	4b08      	ldr	r3, [pc, #32]	; (8001c8c <main+0x28c>)
 8001c6a:	611a      	str	r2, [r3, #16]
		iTare = 0;
 8001c6c:	4b09      	ldr	r3, [pc, #36]	; (8001c94 <main+0x294>)
 8001c6e:	2200      	movs	r2, #0
 8001c70:	701a      	strb	r2, [r3, #0]
 8001c72:	e0b9      	b.n	8001de8 <main+0x3e8>
 8001c74:	200010f8 	.word	0x200010f8
 8001c78:	20001158 	.word	0x20001158
 8001c7c:	1ffff7b8 	.word	0x1ffff7b8
 8001c80:	1ffff7c2 	.word	0x1ffff7c2
 8001c84:	42a00000 	.word	0x42a00000
 8001c88:	200011ec 	.word	0x200011ec
 8001c8c:	200011cc 	.word	0x200011cc
 8001c90:	48000400 	.word	0x48000400
 8001c94:	200008d3 	.word	0x200008d3
 8001c98:	200008d6 	.word	0x200008d6
 8001c9c:	200008d4 	.word	0x200008d4
	  }
	  else
	  {
		  hx1.gain = 2;
 8001ca0:	4b54      	ldr	r3, [pc, #336]	; (8001df4 <main+0x3f4>)
 8001ca2:	2202      	movs	r2, #2
 8001ca4:	61da      	str	r2, [r3, #28]
		  hx2.gain = 2;
 8001ca6:	4b54      	ldr	r3, [pc, #336]	; (8001df8 <main+0x3f8>)
 8001ca8:	2202      	movs	r2, #2
 8001caa:	61da      	str	r2, [r3, #28]
		  HX711_Average_Value(hx1, 1);
 8001cac:	4c51      	ldr	r4, [pc, #324]	; (8001df4 <main+0x3f4>)
 8001cae:	2301      	movs	r3, #1
 8001cb0:	9304      	str	r3, [sp, #16]
 8001cb2:	466d      	mov	r5, sp
 8001cb4:	f104 0310 	add.w	r3, r4, #16
 8001cb8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001cba:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001cbe:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001cc2:	f7ff f933 	bl	8000f2c <HX711_Average_Value>
		  HX711_Average_Value(hx2, 1);
 8001cc6:	4c4c      	ldr	r4, [pc, #304]	; (8001df8 <main+0x3f8>)
 8001cc8:	2301      	movs	r3, #1
 8001cca:	9304      	str	r3, [sp, #16]
 8001ccc:	466d      	mov	r5, sp
 8001cce:	f104 0310 	add.w	r3, r4, #16
 8001cd2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001cd4:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001cd8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001cdc:	f7ff f926 	bl	8000f2c <HX711_Average_Value>
		  hx1.readingB = (HX711_Average_Value(hx1, 1) - hx1.offsetB)/10;
 8001ce0:	4c44      	ldr	r4, [pc, #272]	; (8001df4 <main+0x3f4>)
 8001ce2:	2301      	movs	r3, #1
 8001ce4:	9304      	str	r3, [sp, #16]
 8001ce6:	466d      	mov	r5, sp
 8001ce8:	f104 0310 	add.w	r3, r4, #16
 8001cec:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001cee:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001cf2:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001cf6:	f7ff f919 	bl	8000f2c <HX711_Average_Value>
 8001cfa:	4602      	mov	r2, r0
 8001cfc:	4b3d      	ldr	r3, [pc, #244]	; (8001df4 <main+0x3f4>)
 8001cfe:	691b      	ldr	r3, [r3, #16]
 8001d00:	1ad3      	subs	r3, r2, r3
 8001d02:	4a3e      	ldr	r2, [pc, #248]	; (8001dfc <main+0x3fc>)
 8001d04:	fb82 1203 	smull	r1, r2, r2, r3
 8001d08:	1092      	asrs	r2, r2, #2
 8001d0a:	17db      	asrs	r3, r3, #31
 8001d0c:	1ad3      	subs	r3, r2, r3
 8001d0e:	4a39      	ldr	r2, [pc, #228]	; (8001df4 <main+0x3f4>)
 8001d10:	6193      	str	r3, [r2, #24]
		  hx2.readingB = (HX711_Average_Value(hx2, 1) - hx2.offsetB)/10;
 8001d12:	4c39      	ldr	r4, [pc, #228]	; (8001df8 <main+0x3f8>)
 8001d14:	2301      	movs	r3, #1
 8001d16:	9304      	str	r3, [sp, #16]
 8001d18:	466d      	mov	r5, sp
 8001d1a:	f104 0310 	add.w	r3, r4, #16
 8001d1e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001d20:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001d24:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001d28:	f7ff f900 	bl	8000f2c <HX711_Average_Value>
 8001d2c:	4602      	mov	r2, r0
 8001d2e:	4b32      	ldr	r3, [pc, #200]	; (8001df8 <main+0x3f8>)
 8001d30:	691b      	ldr	r3, [r3, #16]
 8001d32:	1ad3      	subs	r3, r2, r3
 8001d34:	4a31      	ldr	r2, [pc, #196]	; (8001dfc <main+0x3fc>)
 8001d36:	fb82 1203 	smull	r1, r2, r2, r3
 8001d3a:	1092      	asrs	r2, r2, #2
 8001d3c:	17db      	asrs	r3, r3, #31
 8001d3e:	1ad3      	subs	r3, r2, r3
 8001d40:	4a2d      	ldr	r2, [pc, #180]	; (8001df8 <main+0x3f8>)
 8001d42:	6193      	str	r3, [r2, #24]
		  hx1.gain = 3;
 8001d44:	4b2b      	ldr	r3, [pc, #172]	; (8001df4 <main+0x3f4>)
 8001d46:	2203      	movs	r2, #3
 8001d48:	61da      	str	r2, [r3, #28]
		  hx2.gain = 3;
 8001d4a:	4b2b      	ldr	r3, [pc, #172]	; (8001df8 <main+0x3f8>)
 8001d4c:	2203      	movs	r2, #3
 8001d4e:	61da      	str	r2, [r3, #28]
		  HX711_Average_Value(hx1, 1);
 8001d50:	4c28      	ldr	r4, [pc, #160]	; (8001df4 <main+0x3f4>)
 8001d52:	2301      	movs	r3, #1
 8001d54:	9304      	str	r3, [sp, #16]
 8001d56:	466d      	mov	r5, sp
 8001d58:	f104 0310 	add.w	r3, r4, #16
 8001d5c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001d5e:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001d62:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001d66:	f7ff f8e1 	bl	8000f2c <HX711_Average_Value>
		  HX711_Average_Value(hx2, 1);
 8001d6a:	4c23      	ldr	r4, [pc, #140]	; (8001df8 <main+0x3f8>)
 8001d6c:	2301      	movs	r3, #1
 8001d6e:	9304      	str	r3, [sp, #16]
 8001d70:	466d      	mov	r5, sp
 8001d72:	f104 0310 	add.w	r3, r4, #16
 8001d76:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001d78:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001d7c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001d80:	f7ff f8d4 	bl	8000f2c <HX711_Average_Value>
		  hx1.readingA = (HX711_Average_Value(hx1, 1) - hx1.offsetA)/20;
 8001d84:	4c1b      	ldr	r4, [pc, #108]	; (8001df4 <main+0x3f4>)
 8001d86:	2301      	movs	r3, #1
 8001d88:	9304      	str	r3, [sp, #16]
 8001d8a:	466d      	mov	r5, sp
 8001d8c:	f104 0310 	add.w	r3, r4, #16
 8001d90:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001d92:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001d96:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001d9a:	f7ff f8c7 	bl	8000f2c <HX711_Average_Value>
 8001d9e:	4602      	mov	r2, r0
 8001da0:	4b14      	ldr	r3, [pc, #80]	; (8001df4 <main+0x3f4>)
 8001da2:	68db      	ldr	r3, [r3, #12]
 8001da4:	1ad3      	subs	r3, r2, r3
 8001da6:	4a15      	ldr	r2, [pc, #84]	; (8001dfc <main+0x3fc>)
 8001da8:	fb82 1203 	smull	r1, r2, r2, r3
 8001dac:	10d2      	asrs	r2, r2, #3
 8001dae:	17db      	asrs	r3, r3, #31
 8001db0:	1ad3      	subs	r3, r2, r3
 8001db2:	4a10      	ldr	r2, [pc, #64]	; (8001df4 <main+0x3f4>)
 8001db4:	6153      	str	r3, [r2, #20]
		  hx2.readingA = (HX711_Average_Value(hx2, 1) - hx2.offsetA)/20;
 8001db6:	4c10      	ldr	r4, [pc, #64]	; (8001df8 <main+0x3f8>)
 8001db8:	2301      	movs	r3, #1
 8001dba:	9304      	str	r3, [sp, #16]
 8001dbc:	466d      	mov	r5, sp
 8001dbe:	f104 0310 	add.w	r3, r4, #16
 8001dc2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001dc4:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001dc8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001dcc:	f7ff f8ae 	bl	8000f2c <HX711_Average_Value>
 8001dd0:	4602      	mov	r2, r0
 8001dd2:	4b09      	ldr	r3, [pc, #36]	; (8001df8 <main+0x3f8>)
 8001dd4:	68db      	ldr	r3, [r3, #12]
 8001dd6:	1ad3      	subs	r3, r2, r3
 8001dd8:	4a08      	ldr	r2, [pc, #32]	; (8001dfc <main+0x3fc>)
 8001dda:	fb82 1203 	smull	r1, r2, r2, r3
 8001dde:	10d2      	asrs	r2, r2, #3
 8001de0:	17db      	asrs	r3, r3, #31
 8001de2:	1ad3      	subs	r3, r2, r3
 8001de4:	4a04      	ldr	r2, [pc, #16]	; (8001df8 <main+0x3f8>)
 8001de6:	6153      	str	r3, [r2, #20]
	  }
	  HAL_GPIO_TogglePin(DO_LED_1_GPIO_Port, DO_LED_1_Pin);
 8001de8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001dec:	4804      	ldr	r0, [pc, #16]	; (8001e00 <main+0x400>)
 8001dee:	f006 f8df 	bl	8007fb0 <HAL_GPIO_TogglePin>
  }
 8001df2:	e687      	b.n	8001b04 <main+0x104>
 8001df4:	200011ec 	.word	0x200011ec
 8001df8:	200011cc 	.word	0x200011cc
 8001dfc:	66666667 	.word	0x66666667
 8001e00:	48000400 	.word	0x48000400

08001e04 <SystemClock_Config>:
}

/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b09e      	sub	sp, #120	; 0x78
 8001e08:	af00      	add	r7, sp, #0

  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001e0a:	2301      	movs	r3, #1
 8001e0c:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001e0e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001e12:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001e14:	2300      	movs	r3, #0
 8001e16:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e18:	2302      	movs	r3, #2
 8001e1a:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001e1c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001e20:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8001e22:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001e26:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e28:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	f002 fc95 	bl	800475c <HAL_RCC_OscConfig>
 8001e32:	4603      	mov	r3, r0
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d001      	beq.n	8001e3c <SystemClock_Config+0x38>
  {
    Error_Handler();
 8001e38:	f000 f986 	bl	8002148 <Error_Handler>
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e3c:	230f      	movs	r3, #15
 8001e3e:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e40:	2302      	movs	r3, #2
 8001e42:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e44:	2300      	movs	r3, #0
 8001e46:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001e48:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001e4c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001e52:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001e56:	2101      	movs	r1, #1
 8001e58:	4618      	mov	r0, r3
 8001e5a:	f003 fd41 	bl	80058e0 <HAL_RCC_ClockConfig>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d001      	beq.n	8001e68 <SystemClock_Config+0x64>
  {
    Error_Handler();
 8001e64:	f000 f970 	bl	8002148 <Error_Handler>
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8001e68:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001e6c:	603b      	str	r3, [r7, #0]
  PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL;
 8001e6e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001e72:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001e74:	463b      	mov	r3, r7
 8001e76:	4618      	mov	r0, r3
 8001e78:	f002 faa2 	bl	80043c0 <HAL_RCCEx_PeriphCLKConfig>
 8001e7c:	4603      	mov	r3, r0
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d001      	beq.n	8001e86 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001e82:	f000 f961 	bl	8002148 <Error_Handler>
  }

  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8001e86:	f003 ff91 	bl	8005dac <HAL_RCC_GetHCLKFreq>
 8001e8a:	4602      	mov	r2, r0
 8001e8c:	4b09      	ldr	r3, [pc, #36]	; (8001eb4 <SystemClock_Config+0xb0>)
 8001e8e:	fba3 2302 	umull	r2, r3, r3, r2
 8001e92:	099b      	lsrs	r3, r3, #6
 8001e94:	4618      	mov	r0, r3
 8001e96:	f006 fa7b 	bl	8008390 <HAL_SYSTICK_Config>

  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8001e9a:	2004      	movs	r0, #4
 8001e9c:	f006 fa84 	bl	80083a8 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	2100      	movs	r1, #0
 8001ea4:	f04f 30ff 	mov.w	r0, #4294967295
 8001ea8:	f006 fa48 	bl	800833c <HAL_NVIC_SetPriority>
}
 8001eac:	bf00      	nop
 8001eae:	3778      	adds	r7, #120	; 0x78
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	bd80      	pop	{r7, pc}
 8001eb4:	10624dd3 	.word	0x10624dd3

08001eb8 <MX_ADC1_Init>:

/* ADC1 init function */
static void MX_ADC1_Init(void)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b086      	sub	sp, #24
 8001ebc:	af00      	add	r7, sp, #0

  ADC_ChannelConfTypeDef sConfig;

    /**Common config 
    */
  hadc1.Instance = ADC1;
 8001ebe:	4b25      	ldr	r3, [pc, #148]	; (8001f54 <MX_ADC1_Init+0x9c>)
 8001ec0:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8001ec4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001ec6:	4b23      	ldr	r3, [pc, #140]	; (8001f54 <MX_ADC1_Init+0x9c>)
 8001ec8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001ecc:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001ece:	4b21      	ldr	r3, [pc, #132]	; (8001f54 <MX_ADC1_Init+0x9c>)
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001ed4:	4b1f      	ldr	r3, [pc, #124]	; (8001f54 <MX_ADC1_Init+0x9c>)
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001eda:	4b1e      	ldr	r3, [pc, #120]	; (8001f54 <MX_ADC1_Init+0x9c>)
 8001edc:	2201      	movs	r2, #1
 8001ede:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001ee0:	4b1c      	ldr	r3, [pc, #112]	; (8001f54 <MX_ADC1_Init+0x9c>)
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001ee6:	4b1b      	ldr	r3, [pc, #108]	; (8001f54 <MX_ADC1_Init+0x9c>)
 8001ee8:	2200      	movs	r2, #0
 8001eea:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001eec:	4b19      	ldr	r3, [pc, #100]	; (8001f54 <MX_ADC1_Init+0x9c>)
 8001eee:	2200      	movs	r2, #0
 8001ef0:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001ef2:	4b18      	ldr	r3, [pc, #96]	; (8001f54 <MX_ADC1_Init+0x9c>)
 8001ef4:	2201      	movs	r2, #1
 8001ef6:	621a      	str	r2, [r3, #32]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001ef8:	4b16      	ldr	r3, [pc, #88]	; (8001f54 <MX_ADC1_Init+0x9c>)
 8001efa:	2201      	movs	r2, #1
 8001efc:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001efe:	4b15      	ldr	r3, [pc, #84]	; (8001f54 <MX_ADC1_Init+0x9c>)
 8001f00:	2204      	movs	r2, #4
 8001f02:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001f04:	4b13      	ldr	r3, [pc, #76]	; (8001f54 <MX_ADC1_Init+0x9c>)
 8001f06:	2200      	movs	r2, #0
 8001f08:	619a      	str	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001f0a:	4b12      	ldr	r3, [pc, #72]	; (8001f54 <MX_ADC1_Init+0x9c>)
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	639a      	str	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001f10:	4810      	ldr	r0, [pc, #64]	; (8001f54 <MX_ADC1_Init+0x9c>)
 8001f12:	f006 fa73 	bl	80083fc <HAL_ADC_Init>
 8001f16:	4603      	mov	r3, r0
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d001      	beq.n	8001f20 <MX_ADC1_Init+0x68>
  {
    Error_Handler();
 8001f1c:	f000 f914 	bl	8002148 <Error_Handler>
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8001f20:	2310      	movs	r3, #16
 8001f22:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001f24:	2301      	movs	r3, #1
 8001f26:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_4CYCLES_5;
 8001f2c:	2302      	movs	r3, #2
 8001f2e:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001f30:	2300      	movs	r3, #0
 8001f32:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001f34:	2300      	movs	r3, #0
 8001f36:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001f38:	463b      	mov	r3, r7
 8001f3a:	4619      	mov	r1, r3
 8001f3c:	4805      	ldr	r0, [pc, #20]	; (8001f54 <MX_ADC1_Init+0x9c>)
 8001f3e:	f006 fe59 	bl	8008bf4 <HAL_ADC_ConfigChannel>
 8001f42:	4603      	mov	r3, r0
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d001      	beq.n	8001f4c <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8001f48:	f000 f8fe 	bl	8002148 <Error_Handler>
  }

}
 8001f4c:	bf00      	nop
 8001f4e:	3718      	adds	r7, #24
 8001f50:	46bd      	mov	sp, r7
 8001f52:	bd80      	pop	{r7, pc}
 8001f54:	20001158 	.word	0x20001158

08001f58 <MX_CRC_Init>:

/* CRC init function */
static void MX_CRC_Init(void)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	af00      	add	r7, sp, #0

  hcrc.Instance = CRC;
 8001f5c:	4b0d      	ldr	r3, [pc, #52]	; (8001f94 <MX_CRC_Init+0x3c>)
 8001f5e:	4a0e      	ldr	r2, [pc, #56]	; (8001f98 <MX_CRC_Init+0x40>)
 8001f60:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8001f62:	4b0c      	ldr	r3, [pc, #48]	; (8001f94 <MX_CRC_Init+0x3c>)
 8001f64:	2200      	movs	r2, #0
 8001f66:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8001f68:	4b0a      	ldr	r3, [pc, #40]	; (8001f94 <MX_CRC_Init+0x3c>)
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8001f6e:	4b09      	ldr	r3, [pc, #36]	; (8001f94 <MX_CRC_Init+0x3c>)
 8001f70:	2200      	movs	r2, #0
 8001f72:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8001f74:	4b07      	ldr	r3, [pc, #28]	; (8001f94 <MX_CRC_Init+0x3c>)
 8001f76:	2200      	movs	r2, #0
 8001f78:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8001f7a:	4b06      	ldr	r3, [pc, #24]	; (8001f94 <MX_CRC_Init+0x3c>)
 8001f7c:	2201      	movs	r2, #1
 8001f7e:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8001f80:	4804      	ldr	r0, [pc, #16]	; (8001f94 <MX_CRC_Init+0x3c>)
 8001f82:	f006 f8a1 	bl	80080c8 <HAL_CRC_Init>
 8001f86:	4603      	mov	r3, r0
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d001      	beq.n	8001f90 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8001f8c:	f000 f8dc 	bl	8002148 <Error_Handler>
  }

}
 8001f90:	bf00      	nop
 8001f92:	bd80      	pop	{r7, pc}
 8001f94:	20001134 	.word	0x20001134
 8001f98:	40023000 	.word	0x40023000

08001f9c <MX_TIM15_Init>:

/* TIM15 init function */
static void MX_TIM15_Init(void)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b096      	sub	sp, #88	; 0x58
 8001fa0:	af00      	add	r7, sp, #0

  TIM_MasterConfigTypeDef sMasterConfig;
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig;
  TIM_OC_InitTypeDef sConfigOC;

  htim15.Instance = TIM15;
 8001fa2:	4b32      	ldr	r3, [pc, #200]	; (800206c <MX_TIM15_Init+0xd0>)
 8001fa4:	4a32      	ldr	r2, [pc, #200]	; (8002070 <MX_TIM15_Init+0xd4>)
 8001fa6:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 30000;
 8001fa8:	4b30      	ldr	r3, [pc, #192]	; (800206c <MX_TIM15_Init+0xd0>)
 8001faa:	f247 5230 	movw	r2, #30000	; 0x7530
 8001fae:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fb0:	4b2e      	ldr	r3, [pc, #184]	; (800206c <MX_TIM15_Init+0xd0>)
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 255;
 8001fb6:	4b2d      	ldr	r3, [pc, #180]	; (800206c <MX_TIM15_Init+0xd0>)
 8001fb8:	22ff      	movs	r2, #255	; 0xff
 8001fba:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fbc:	4b2b      	ldr	r3, [pc, #172]	; (800206c <MX_TIM15_Init+0xd0>)
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8001fc2:	4b2a      	ldr	r3, [pc, #168]	; (800206c <MX_TIM15_Init+0xd0>)
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 8001fc8:	4828      	ldr	r0, [pc, #160]	; (800206c <MX_TIM15_Init+0xd0>)
 8001fca:	f001 feb1 	bl	8003d30 <HAL_TIM_PWM_Init>
 8001fce:	4603      	mov	r3, r0
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d001      	beq.n	8001fd8 <MX_TIM15_Init+0x3c>
  {
    Error_Handler();
 8001fd4:	f000 f8b8 	bl	8002148 <Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001fd8:	2300      	movs	r3, #0
 8001fda:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001fdc:	2300      	movs	r3, #0
 8001fde:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8001fe0:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001fe4:	4619      	mov	r1, r3
 8001fe6:	4821      	ldr	r0, [pc, #132]	; (800206c <MX_TIM15_Init+0xd0>)
 8001fe8:	f001 fcde 	bl	80039a8 <HAL_TIMEx_MasterConfigSynchronization>
 8001fec:	4603      	mov	r3, r0
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d001      	beq.n	8001ff6 <MX_TIM15_Init+0x5a>
  {
    Error_Handler();
 8001ff2:	f000 f8a9 	bl	8002148 <Error_Handler>
  }

  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.DeadTime = 0;
 8001ffe:	2300      	movs	r3, #0
 8002000:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002002:	2300      	movs	r3, #0
 8002004:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002006:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800200a:	637b      	str	r3, [r7, #52]	; 0x34
  sBreakDeadTimeConfig.BreakFilter = 0;
 800200c:	2300      	movs	r3, #0
 800200e:	63bb      	str	r3, [r7, #56]	; 0x38
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002010:	2300      	movs	r3, #0
 8002012:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 8002014:	f107 0320 	add.w	r3, r7, #32
 8002018:	4619      	mov	r1, r3
 800201a:	4814      	ldr	r0, [pc, #80]	; (800206c <MX_TIM15_Init+0xd0>)
 800201c:	f001 fd18 	bl	8003a50 <HAL_TIMEx_ConfigBreakDeadTime>
 8002020:	4603      	mov	r3, r0
 8002022:	2b00      	cmp	r3, #0
 8002024:	d001      	beq.n	800202a <MX_TIM15_Init+0x8e>
  {
    Error_Handler();
 8002026:	f000 f88f 	bl	8002148 <Error_Handler>
  }

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800202a:	2360      	movs	r3, #96	; 0x60
 800202c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 100;
 800202e:	2364      	movs	r3, #100	; 0x64
 8002030:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002032:	2300      	movs	r3, #0
 8002034:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002036:	2300      	movs	r3, #0
 8002038:	613b      	str	r3, [r7, #16]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800203a:	2300      	movs	r3, #0
 800203c:	617b      	str	r3, [r7, #20]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800203e:	2300      	movs	r3, #0
 8002040:	61bb      	str	r3, [r7, #24]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002042:	2300      	movs	r3, #0
 8002044:	61fb      	str	r3, [r7, #28]
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002046:	1d3b      	adds	r3, r7, #4
 8002048:	2204      	movs	r2, #4
 800204a:	4619      	mov	r1, r3
 800204c:	4807      	ldr	r0, [pc, #28]	; (800206c <MX_TIM15_Init+0xd0>)
 800204e:	f001 fb93 	bl	8003778 <HAL_TIM_PWM_ConfigChannel>
 8002052:	4603      	mov	r3, r0
 8002054:	2b00      	cmp	r3, #0
 8002056:	d001      	beq.n	800205c <MX_TIM15_Init+0xc0>
  {
    Error_Handler();
 8002058:	f000 f876 	bl	8002148 <Error_Handler>
  }

  HAL_TIM_MspPostInit(&htim15);
 800205c:	4803      	ldr	r0, [pc, #12]	; (800206c <MX_TIM15_Init+0xd0>)
 800205e:	f7ff fc99 	bl	8001994 <HAL_TIM_MspPostInit>

}
 8002062:	bf00      	nop
 8002064:	3758      	adds	r7, #88	; 0x58
 8002066:	46bd      	mov	sp, r7
 8002068:	bd80      	pop	{r7, pc}
 800206a:	bf00      	nop
 800206c:	200010f8 	.word	0x200010f8
 8002070:	40014000 	.word	0x40014000

08002074 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
static void MX_GPIO_Init(void)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b088      	sub	sp, #32
 8002078:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800207a:	4a31      	ldr	r2, [pc, #196]	; (8002140 <MX_GPIO_Init+0xcc>)
 800207c:	4b30      	ldr	r3, [pc, #192]	; (8002140 <MX_GPIO_Init+0xcc>)
 800207e:	695b      	ldr	r3, [r3, #20]
 8002080:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002084:	6153      	str	r3, [r2, #20]
 8002086:	4b2e      	ldr	r3, [pc, #184]	; (8002140 <MX_GPIO_Init+0xcc>)
 8002088:	695b      	ldr	r3, [r3, #20]
 800208a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800208e:	60bb      	str	r3, [r7, #8]
 8002090:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002092:	4a2b      	ldr	r2, [pc, #172]	; (8002140 <MX_GPIO_Init+0xcc>)
 8002094:	4b2a      	ldr	r3, [pc, #168]	; (8002140 <MX_GPIO_Init+0xcc>)
 8002096:	695b      	ldr	r3, [r3, #20]
 8002098:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800209c:	6153      	str	r3, [r2, #20]
 800209e:	4b28      	ldr	r3, [pc, #160]	; (8002140 <MX_GPIO_Init+0xcc>)
 80020a0:	695b      	ldr	r3, [r3, #20]
 80020a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020a6:	607b      	str	r3, [r7, #4]
 80020a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80020aa:	4a25      	ldr	r2, [pc, #148]	; (8002140 <MX_GPIO_Init+0xcc>)
 80020ac:	4b24      	ldr	r3, [pc, #144]	; (8002140 <MX_GPIO_Init+0xcc>)
 80020ae:	695b      	ldr	r3, [r3, #20]
 80020b0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80020b4:	6153      	str	r3, [r2, #20]
 80020b6:	4b22      	ldr	r3, [pc, #136]	; (8002140 <MX_GPIO_Init+0xcc>)
 80020b8:	695b      	ldr	r3, [r3, #20]
 80020ba:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80020be:	603b      	str	r3, [r7, #0]
 80020c0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DO_SCK_1_Pin|DO_USBPWREN_Pin, GPIO_PIN_RESET);
 80020c2:	2200      	movs	r2, #0
 80020c4:	f248 0102 	movw	r1, #32770	; 0x8002
 80020c8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80020cc:	f005 ff58 	bl	8007f80 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SPI_CS_Pin|DO_LED_1_Pin|DO_SCK_2_Pin|DO_BOOT_SET_Pin, GPIO_PIN_RESET);
 80020d0:	2200      	movs	r2, #0
 80020d2:	f44f 41e1 	mov.w	r1, #28800	; 0x7080
 80020d6:	481b      	ldr	r0, [pc, #108]	; (8002144 <MX_GPIO_Init+0xd0>)
 80020d8:	f005 ff52 	bl	8007f80 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : DO_SCK_1_Pin DO_USBPWREN_Pin */
  GPIO_InitStruct.Pin = DO_SCK_1_Pin|DO_USBPWREN_Pin;
 80020dc:	f248 0302 	movw	r3, #32770	; 0x8002
 80020e0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020e2:	2301      	movs	r3, #1
 80020e4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020e6:	2300      	movs	r3, #0
 80020e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020ea:	2300      	movs	r3, #0
 80020ec:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020ee:	f107 030c 	add.w	r3, r7, #12
 80020f2:	4619      	mov	r1, r3
 80020f4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80020f8:	f005 fdac 	bl	8007c54 <HAL_GPIO_Init>

  /*Configure GPIO pins : DI_DATA_1_Pin DI_DATA_2_Pin */
  GPIO_InitStruct.Pin = DI_DATA_1_Pin|DI_DATA_2_Pin;
 80020fc:	f44f 7382 	mov.w	r3, #260	; 0x104
 8002100:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002102:	2300      	movs	r3, #0
 8002104:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002106:	2300      	movs	r3, #0
 8002108:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800210a:	f107 030c 	add.w	r3, r7, #12
 800210e:	4619      	mov	r1, r3
 8002110:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002114:	f005 fd9e 	bl	8007c54 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI_CS_Pin DO_LED_1_Pin DO_SCK_2_Pin DO_BOOT_SET_Pin */
  GPIO_InitStruct.Pin = SPI_CS_Pin|DO_LED_1_Pin|DO_SCK_2_Pin|DO_BOOT_SET_Pin;
 8002118:	f44f 43e1 	mov.w	r3, #28800	; 0x7080
 800211c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800211e:	2301      	movs	r3, #1
 8002120:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002122:	2300      	movs	r3, #0
 8002124:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002126:	2300      	movs	r3, #0
 8002128:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800212a:	f107 030c 	add.w	r3, r7, #12
 800212e:	4619      	mov	r1, r3
 8002130:	4804      	ldr	r0, [pc, #16]	; (8002144 <MX_GPIO_Init+0xd0>)
 8002132:	f005 fd8f 	bl	8007c54 <HAL_GPIO_Init>

}
 8002136:	bf00      	nop
 8002138:	3720      	adds	r7, #32
 800213a:	46bd      	mov	sp, r7
 800213c:	bd80      	pop	{r7, pc}
 800213e:	bf00      	nop
 8002140:	40021000 	.word	0x40021000
 8002144:	48000400 	.word	0x48000400

08002148 <Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
void Error_Handler(void)
{
 8002148:	b480      	push	{r7}
 800214a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler */
  /* User can add his own implementation to report the HAL error return state */
  while(1) 
  {
  }
 800214c:	e7fe      	b.n	800214c <Error_Handler+0x4>
 800214e:	bf00      	nop

08002150 <Commands_BufferHandle>:
uint8_t iTare = 0;
uint16_t temperature = 0;
uint8_t iDFU = 0;

void Commands_BufferHandle(uint8_t* Buf, uint32_t *Len)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b084      	sub	sp, #16
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
 8002158:	6039      	str	r1, [r7, #0]
	if (status == 0 && Buf[0] == '|')
 800215a:	4b23      	ldr	r3, [pc, #140]	; (80021e8 <Commands_BufferHandle+0x98>)
 800215c:	781b      	ldrb	r3, [r3, #0]
 800215e:	2b00      	cmp	r3, #0
 8002160:	d109      	bne.n	8002176 <Commands_BufferHandle+0x26>
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	781b      	ldrb	r3, [r3, #0]
 8002166:	2b7c      	cmp	r3, #124	; 0x7c
 8002168:	d105      	bne.n	8002176 <Commands_BufferHandle+0x26>
	{
	  status = 1;
 800216a:	4b1f      	ldr	r3, [pc, #124]	; (80021e8 <Commands_BufferHandle+0x98>)
 800216c:	2201      	movs	r2, #1
 800216e:	701a      	strb	r2, [r3, #0]
	  length = 0;
 8002170:	4b1e      	ldr	r3, [pc, #120]	; (80021ec <Commands_BufferHandle+0x9c>)
 8002172:	2200      	movs	r2, #0
 8002174:	801a      	strh	r2, [r3, #0]
	}

	if (status == 1)
 8002176:	4b1c      	ldr	r3, [pc, #112]	; (80021e8 <Commands_BufferHandle+0x98>)
 8002178:	781b      	ldrb	r3, [r3, #0]
 800217a:	2b01      	cmp	r3, #1
 800217c:	d119      	bne.n	80021b2 <Commands_BufferHandle+0x62>
	{
	  for (int i = 0; i < *Len; i++)
 800217e:	2300      	movs	r3, #0
 8002180:	60fb      	str	r3, [r7, #12]
 8002182:	e011      	b.n	80021a8 <Commands_BufferHandle+0x58>
	  {
		  command[length] = Buf[i];
 8002184:	4b19      	ldr	r3, [pc, #100]	; (80021ec <Commands_BufferHandle+0x9c>)
 8002186:	881b      	ldrh	r3, [r3, #0]
 8002188:	4619      	mov	r1, r3
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	687a      	ldr	r2, [r7, #4]
 800218e:	4413      	add	r3, r2
 8002190:	781a      	ldrb	r2, [r3, #0]
 8002192:	4b17      	ldr	r3, [pc, #92]	; (80021f0 <Commands_BufferHandle+0xa0>)
 8002194:	545a      	strb	r2, [r3, r1]
		  length++;
 8002196:	4b15      	ldr	r3, [pc, #84]	; (80021ec <Commands_BufferHandle+0x9c>)
 8002198:	881b      	ldrh	r3, [r3, #0]
 800219a:	3301      	adds	r3, #1
 800219c:	b29a      	uxth	r2, r3
 800219e:	4b13      	ldr	r3, [pc, #76]	; (80021ec <Commands_BufferHandle+0x9c>)
 80021a0:	801a      	strh	r2, [r3, #0]
	  length = 0;
	}

	if (status == 1)
	{
	  for (int i = 0; i < *Len; i++)
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	3301      	adds	r3, #1
 80021a6:	60fb      	str	r3, [r7, #12]
 80021a8:	683b      	ldr	r3, [r7, #0]
 80021aa:	681a      	ldr	r2, [r3, #0]
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	429a      	cmp	r2, r3
 80021b0:	d8e8      	bhi.n	8002184 <Commands_BufferHandle+0x34>
		  command[length] = Buf[i];
		  length++;
	  }
	}

	if (status == 1 && Buf[*Len-1] == '\n')
 80021b2:	4b0d      	ldr	r3, [pc, #52]	; (80021e8 <Commands_BufferHandle+0x98>)
 80021b4:	781b      	ldrb	r3, [r3, #0]
 80021b6:	2b01      	cmp	r3, #1
 80021b8:	d111      	bne.n	80021de <Commands_BufferHandle+0x8e>
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	3b01      	subs	r3, #1
 80021c0:	687a      	ldr	r2, [r7, #4]
 80021c2:	4413      	add	r3, r2
 80021c4:	781b      	ldrb	r3, [r3, #0]
 80021c6:	2b0a      	cmp	r3, #10
 80021c8:	d109      	bne.n	80021de <Commands_BufferHandle+0x8e>
	{
		status = 0;
 80021ca:	4b07      	ldr	r3, [pc, #28]	; (80021e8 <Commands_BufferHandle+0x98>)
 80021cc:	2200      	movs	r2, #0
 80021ce:	701a      	strb	r2, [r3, #0]
		Commands_Parse(command, length);
 80021d0:	4b06      	ldr	r3, [pc, #24]	; (80021ec <Commands_BufferHandle+0x9c>)
 80021d2:	881b      	ldrh	r3, [r3, #0]
 80021d4:	b2db      	uxtb	r3, r3
 80021d6:	4619      	mov	r1, r3
 80021d8:	4805      	ldr	r0, [pc, #20]	; (80021f0 <Commands_BufferHandle+0xa0>)
 80021da:	f000 f839 	bl	8002250 <Commands_Parse>
	}

}
 80021de:	bf00      	nop
 80021e0:	3710      	adds	r7, #16
 80021e2:	46bd      	mov	sp, r7
 80021e4:	bd80      	pop	{r7, pc}
 80021e6:	bf00      	nop
 80021e8:	200008d2 	.word	0x200008d2
 80021ec:	200008d0 	.word	0x200008d0
 80021f0:	200011ac 	.word	0x200011ac

080021f4 <_cmd_check>:

uint8_t _cmd_check(uint8_t* buf, uint8_t bufsize, uint8_t* cmd, uint8_t cmdsize)
{
 80021f4:	b480      	push	{r7}
 80021f6:	b087      	sub	sp, #28
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	60f8      	str	r0, [r7, #12]
 80021fc:	607a      	str	r2, [r7, #4]
 80021fe:	461a      	mov	r2, r3
 8002200:	460b      	mov	r3, r1
 8002202:	72fb      	strb	r3, [r7, #11]
 8002204:	4613      	mov	r3, r2
 8002206:	72bb      	strb	r3, [r7, #10]
	if(cmdsize >= bufsize)
 8002208:	7aba      	ldrb	r2, [r7, #10]
 800220a:	7afb      	ldrb	r3, [r7, #11]
 800220c:	429a      	cmp	r2, r3
 800220e:	d301      	bcc.n	8002214 <_cmd_check+0x20>
	{
		return 0;
 8002210:	2300      	movs	r3, #0
 8002212:	e017      	b.n	8002244 <_cmd_check+0x50>
	}

	for(int i = 1; i <= cmdsize; i++)
 8002214:	2301      	movs	r3, #1
 8002216:	617b      	str	r3, [r7, #20]
 8002218:	e00f      	b.n	800223a <_cmd_check+0x46>
	{
		if(buf[i] != cmd[i-1])
 800221a:	697b      	ldr	r3, [r7, #20]
 800221c:	68fa      	ldr	r2, [r7, #12]
 800221e:	4413      	add	r3, r2
 8002220:	781a      	ldrb	r2, [r3, #0]
 8002222:	697b      	ldr	r3, [r7, #20]
 8002224:	3b01      	subs	r3, #1
 8002226:	6879      	ldr	r1, [r7, #4]
 8002228:	440b      	add	r3, r1
 800222a:	781b      	ldrb	r3, [r3, #0]
 800222c:	429a      	cmp	r2, r3
 800222e:	d001      	beq.n	8002234 <_cmd_check+0x40>
		{
			return 0;
 8002230:	2300      	movs	r3, #0
 8002232:	e007      	b.n	8002244 <_cmd_check+0x50>
	if(cmdsize >= bufsize)
	{
		return 0;
	}

	for(int i = 1; i <= cmdsize; i++)
 8002234:	697b      	ldr	r3, [r7, #20]
 8002236:	3301      	adds	r3, #1
 8002238:	617b      	str	r3, [r7, #20]
 800223a:	7aba      	ldrb	r2, [r7, #10]
 800223c:	697b      	ldr	r3, [r7, #20]
 800223e:	429a      	cmp	r2, r3
 8002240:	daeb      	bge.n	800221a <_cmd_check+0x26>
		{
			return 0;
		}
	}

	return 1;
 8002242:	2301      	movs	r3, #1
}
 8002244:	4618      	mov	r0, r3
 8002246:	371c      	adds	r7, #28
 8002248:	46bd      	mov	sp, r7
 800224a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224e:	4770      	bx	lr

08002250 <Commands_Parse>:

void Commands_Parse(uint8_t* buf, uint8_t len)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b08e      	sub	sp, #56	; 0x38
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
 8002258:	460b      	mov	r3, r1
 800225a:	70fb      	strb	r3, [r7, #3]
	uint8_t msg[30];
	msg[0] = '|';
 800225c:	237c      	movs	r3, #124	; 0x7c
 800225e:	733b      	strb	r3, [r7, #12]
	uint16_t offset = 1;
 8002260:	2301      	movs	r3, #1
 8002262:	86fb      	strh	r3, [r7, #54]	; 0x36

	if(_cmd_check(buf, len, "id", 2))
 8002264:	78f9      	ldrb	r1, [r7, #3]
 8002266:	2302      	movs	r3, #2
 8002268:	4a7c      	ldr	r2, [pc, #496]	; (800245c <Commands_Parse+0x20c>)
 800226a:	6878      	ldr	r0, [r7, #4]
 800226c:	f7ff ffc2 	bl	80021f4 <_cmd_check>
 8002270:	4603      	mov	r3, r0
 8002272:	2b00      	cmp	r3, #0
 8002274:	d02d      	beq.n	80022d2 <Commands_Parse+0x82>
	{
	  unsigned long *id = (unsigned long *)0x1FFFF7AC;
 8002276:	4b7a      	ldr	r3, [pc, #488]	; (8002460 <Commands_Parse+0x210>)
 8002278:	62fb      	str	r3, [r7, #44]	; 0x2c
	  for( int i = 0; i < 3; i++)
 800227a:	2300      	movs	r3, #0
 800227c:	633b      	str	r3, [r7, #48]	; 0x30
 800227e:	e014      	b.n	80022aa <Commands_Parse+0x5a>
	  {
		  offset += sprintf(&msg[offset], "%08X", id[i]);
 8002280:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8002282:	f107 020c 	add.w	r2, r7, #12
 8002286:	18d0      	adds	r0, r2, r3
 8002288:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800228a:	009b      	lsls	r3, r3, #2
 800228c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800228e:	4413      	add	r3, r2
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	461a      	mov	r2, r3
 8002294:	4973      	ldr	r1, [pc, #460]	; (8002464 <Commands_Parse+0x214>)
 8002296:	f007 fb9f 	bl	80099d8 <sprintf>
 800229a:	4603      	mov	r3, r0
 800229c:	b29a      	uxth	r2, r3
 800229e:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80022a0:	4413      	add	r3, r2
 80022a2:	86fb      	strh	r3, [r7, #54]	; 0x36
	uint16_t offset = 1;

	if(_cmd_check(buf, len, "id", 2))
	{
	  unsigned long *id = (unsigned long *)0x1FFFF7AC;
	  for( int i = 0; i < 3; i++)
 80022a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022a6:	3301      	adds	r3, #1
 80022a8:	633b      	str	r3, [r7, #48]	; 0x30
 80022aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022ac:	2b02      	cmp	r3, #2
 80022ae:	dde7      	ble.n	8002280 <Commands_Parse+0x30>
	  {
		  offset += sprintf(&msg[offset], "%08X", id[i]);
	  }
	  msg[offset++] = '\n';
 80022b0:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80022b2:	1c5a      	adds	r2, r3, #1
 80022b4:	86fa      	strh	r2, [r7, #54]	; 0x36
 80022b6:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80022ba:	4413      	add	r3, r2
 80022bc:	220a      	movs	r2, #10
 80022be:	f803 2c2c 	strb.w	r2, [r3, #-44]
	  CDC_Transmit_FS(msg, offset);
 80022c2:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 80022c4:	f107 030c 	add.w	r3, r7, #12
 80022c8:	4611      	mov	r1, r2
 80022ca:	4618      	mov	r0, r3
 80022cc:	f7ff fa3e 	bl	800174c <CDC_Transmit_FS>
	else if(_cmd_check(buf, len, "dfu", 3))
	{
		iDFU = 1;
	}

}
 80022d0:	e0bf      	b.n	8002452 <Commands_Parse+0x202>
		  offset += sprintf(&msg[offset], "%08X", id[i]);
	  }
	  msg[offset++] = '\n';
	  CDC_Transmit_FS(msg, offset);
	}
	else if(_cmd_check(buf, len, "val", 3))
 80022d2:	78f9      	ldrb	r1, [r7, #3]
 80022d4:	2303      	movs	r3, #3
 80022d6:	4a64      	ldr	r2, [pc, #400]	; (8002468 <Commands_Parse+0x218>)
 80022d8:	6878      	ldr	r0, [r7, #4]
 80022da:	f7ff ff8b 	bl	80021f4 <_cmd_check>
 80022de:	4603      	mov	r3, r0
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d05b      	beq.n	800239c <Commands_Parse+0x14c>
	{
	  offset += sprintf(&msg[offset], ":%03X", hx1.readingA);
 80022e4:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80022e6:	f107 020c 	add.w	r2, r7, #12
 80022ea:	18d0      	adds	r0, r2, r3
 80022ec:	4b5f      	ldr	r3, [pc, #380]	; (800246c <Commands_Parse+0x21c>)
 80022ee:	695b      	ldr	r3, [r3, #20]
 80022f0:	461a      	mov	r2, r3
 80022f2:	495f      	ldr	r1, [pc, #380]	; (8002470 <Commands_Parse+0x220>)
 80022f4:	f007 fb70 	bl	80099d8 <sprintf>
 80022f8:	4603      	mov	r3, r0
 80022fa:	b29a      	uxth	r2, r3
 80022fc:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80022fe:	4413      	add	r3, r2
 8002300:	86fb      	strh	r3, [r7, #54]	; 0x36
	  offset += sprintf(&msg[offset], ":%03X", hx1.readingB);
 8002302:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8002304:	f107 020c 	add.w	r2, r7, #12
 8002308:	18d0      	adds	r0, r2, r3
 800230a:	4b58      	ldr	r3, [pc, #352]	; (800246c <Commands_Parse+0x21c>)
 800230c:	699b      	ldr	r3, [r3, #24]
 800230e:	461a      	mov	r2, r3
 8002310:	4957      	ldr	r1, [pc, #348]	; (8002470 <Commands_Parse+0x220>)
 8002312:	f007 fb61 	bl	80099d8 <sprintf>
 8002316:	4603      	mov	r3, r0
 8002318:	b29a      	uxth	r2, r3
 800231a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800231c:	4413      	add	r3, r2
 800231e:	86fb      	strh	r3, [r7, #54]	; 0x36
	  offset += sprintf(&msg[offset], ":%03X", hx2.readingA);
 8002320:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8002322:	f107 020c 	add.w	r2, r7, #12
 8002326:	18d0      	adds	r0, r2, r3
 8002328:	4b52      	ldr	r3, [pc, #328]	; (8002474 <Commands_Parse+0x224>)
 800232a:	695b      	ldr	r3, [r3, #20]
 800232c:	461a      	mov	r2, r3
 800232e:	4950      	ldr	r1, [pc, #320]	; (8002470 <Commands_Parse+0x220>)
 8002330:	f007 fb52 	bl	80099d8 <sprintf>
 8002334:	4603      	mov	r3, r0
 8002336:	b29a      	uxth	r2, r3
 8002338:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800233a:	4413      	add	r3, r2
 800233c:	86fb      	strh	r3, [r7, #54]	; 0x36
	  offset += sprintf(&msg[offset], ":%03X", hx2.readingB);
 800233e:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8002340:	f107 020c 	add.w	r2, r7, #12
 8002344:	18d0      	adds	r0, r2, r3
 8002346:	4b4b      	ldr	r3, [pc, #300]	; (8002474 <Commands_Parse+0x224>)
 8002348:	699b      	ldr	r3, [r3, #24]
 800234a:	461a      	mov	r2, r3
 800234c:	4948      	ldr	r1, [pc, #288]	; (8002470 <Commands_Parse+0x220>)
 800234e:	f007 fb43 	bl	80099d8 <sprintf>
 8002352:	4603      	mov	r3, r0
 8002354:	b29a      	uxth	r2, r3
 8002356:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8002358:	4413      	add	r3, r2
 800235a:	86fb      	strh	r3, [r7, #54]	; 0x36
	  offset += sprintf(&msg[offset], ":%03X", temperature);
 800235c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800235e:	f107 020c 	add.w	r2, r7, #12
 8002362:	18d0      	adds	r0, r2, r3
 8002364:	4b44      	ldr	r3, [pc, #272]	; (8002478 <Commands_Parse+0x228>)
 8002366:	881b      	ldrh	r3, [r3, #0]
 8002368:	461a      	mov	r2, r3
 800236a:	4941      	ldr	r1, [pc, #260]	; (8002470 <Commands_Parse+0x220>)
 800236c:	f007 fb34 	bl	80099d8 <sprintf>
 8002370:	4603      	mov	r3, r0
 8002372:	b29a      	uxth	r2, r3
 8002374:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8002376:	4413      	add	r3, r2
 8002378:	86fb      	strh	r3, [r7, #54]	; 0x36

	  msg[offset++] = '\n';
 800237a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800237c:	1c5a      	adds	r2, r3, #1
 800237e:	86fa      	strh	r2, [r7, #54]	; 0x36
 8002380:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002384:	4413      	add	r3, r2
 8002386:	220a      	movs	r2, #10
 8002388:	f803 2c2c 	strb.w	r2, [r3, #-44]
	  CDC_Transmit_FS(msg, offset);
 800238c:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800238e:	f107 030c 	add.w	r3, r7, #12
 8002392:	4611      	mov	r1, r2
 8002394:	4618      	mov	r0, r3
 8002396:	f7ff f9d9 	bl	800174c <CDC_Transmit_FS>
	else if(_cmd_check(buf, len, "dfu", 3))
	{
		iDFU = 1;
	}

}
 800239a:	e05a      	b.n	8002452 <Commands_Parse+0x202>
	  offset += sprintf(&msg[offset], ":%03X", hx2.readingB);
	  offset += sprintf(&msg[offset], ":%03X", temperature);

	  msg[offset++] = '\n';
	  CDC_Transmit_FS(msg, offset);
	} else if(_cmd_check(buf, len, "cal", 3))
 800239c:	78f9      	ldrb	r1, [r7, #3]
 800239e:	2303      	movs	r3, #3
 80023a0:	4a36      	ldr	r2, [pc, #216]	; (800247c <Commands_Parse+0x22c>)
 80023a2:	6878      	ldr	r0, [r7, #4]
 80023a4:	f7ff ff26 	bl	80021f4 <_cmd_check>
 80023a8:	4603      	mov	r3, r0
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d01c      	beq.n	80023e8 <Commands_Parse+0x198>
	{
	  memcpy(&msg[offset], "OK", 2);
 80023ae:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80023b0:	f107 020c 	add.w	r2, r7, #12
 80023b4:	4413      	add	r3, r2
 80023b6:	2202      	movs	r2, #2
 80023b8:	4931      	ldr	r1, [pc, #196]	; (8002480 <Commands_Parse+0x230>)
 80023ba:	4618      	mov	r0, r3
 80023bc:	f007 faee 	bl	800999c <memcpy>
	  offset += 2;
 80023c0:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80023c2:	3302      	adds	r3, #2
 80023c4:	86fb      	strh	r3, [r7, #54]	; 0x36
	  msg[offset++] = '\n';
 80023c6:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80023c8:	1c5a      	adds	r2, r3, #1
 80023ca:	86fa      	strh	r2, [r7, #54]	; 0x36
 80023cc:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80023d0:	4413      	add	r3, r2
 80023d2:	220a      	movs	r2, #10
 80023d4:	f803 2c2c 	strb.w	r2, [r3, #-44]

	  CDC_Transmit_FS(msg, offset);
 80023d8:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 80023da:	f107 030c 	add.w	r3, r7, #12
 80023de:	4611      	mov	r1, r2
 80023e0:	4618      	mov	r0, r3
 80023e2:	f7ff f9b3 	bl	800174c <CDC_Transmit_FS>
	else if(_cmd_check(buf, len, "dfu", 3))
	{
		iDFU = 1;
	}

}
 80023e6:	e034      	b.n	8002452 <Commands_Parse+0x202>
	  memcpy(&msg[offset], "OK", 2);
	  offset += 2;
	  msg[offset++] = '\n';

	  CDC_Transmit_FS(msg, offset);
	} else if(_cmd_check(buf, len, "tare", 4))
 80023e8:	78f9      	ldrb	r1, [r7, #3]
 80023ea:	2304      	movs	r3, #4
 80023ec:	4a25      	ldr	r2, [pc, #148]	; (8002484 <Commands_Parse+0x234>)
 80023ee:	6878      	ldr	r0, [r7, #4]
 80023f0:	f7ff ff00 	bl	80021f4 <_cmd_check>
 80023f4:	4603      	mov	r3, r0
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d01f      	beq.n	800243a <Commands_Parse+0x1ea>
	{
	  iTare = 1;
 80023fa:	4b23      	ldr	r3, [pc, #140]	; (8002488 <Commands_Parse+0x238>)
 80023fc:	2201      	movs	r2, #1
 80023fe:	701a      	strb	r2, [r3, #0]
	  memcpy(&msg[offset], "OK", 2);
 8002400:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8002402:	f107 020c 	add.w	r2, r7, #12
 8002406:	4413      	add	r3, r2
 8002408:	2202      	movs	r2, #2
 800240a:	491d      	ldr	r1, [pc, #116]	; (8002480 <Commands_Parse+0x230>)
 800240c:	4618      	mov	r0, r3
 800240e:	f007 fac5 	bl	800999c <memcpy>
	  offset += 2;
 8002412:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8002414:	3302      	adds	r3, #2
 8002416:	86fb      	strh	r3, [r7, #54]	; 0x36
	  msg[offset++] = '\n';
 8002418:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800241a:	1c5a      	adds	r2, r3, #1
 800241c:	86fa      	strh	r2, [r7, #54]	; 0x36
 800241e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002422:	4413      	add	r3, r2
 8002424:	220a      	movs	r2, #10
 8002426:	f803 2c2c 	strb.w	r2, [r3, #-44]

	  CDC_Transmit_FS(msg, offset);
 800242a:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800242c:	f107 030c 	add.w	r3, r7, #12
 8002430:	4611      	mov	r1, r2
 8002432:	4618      	mov	r0, r3
 8002434:	f7ff f98a 	bl	800174c <CDC_Transmit_FS>
	else if(_cmd_check(buf, len, "dfu", 3))
	{
		iDFU = 1;
	}

}
 8002438:	e00b      	b.n	8002452 <Commands_Parse+0x202>
	  offset += 2;
	  msg[offset++] = '\n';

	  CDC_Transmit_FS(msg, offset);
	}
	else if(_cmd_check(buf, len, "dfu", 3))
 800243a:	78f9      	ldrb	r1, [r7, #3]
 800243c:	2303      	movs	r3, #3
 800243e:	4a13      	ldr	r2, [pc, #76]	; (800248c <Commands_Parse+0x23c>)
 8002440:	6878      	ldr	r0, [r7, #4]
 8002442:	f7ff fed7 	bl	80021f4 <_cmd_check>
 8002446:	4603      	mov	r3, r0
 8002448:	2b00      	cmp	r3, #0
 800244a:	d002      	beq.n	8002452 <Commands_Parse+0x202>
	{
		iDFU = 1;
 800244c:	4b10      	ldr	r3, [pc, #64]	; (8002490 <Commands_Parse+0x240>)
 800244e:	2201      	movs	r2, #1
 8002450:	701a      	strb	r2, [r3, #0]
	}

}
 8002452:	bf00      	nop
 8002454:	3738      	adds	r7, #56	; 0x38
 8002456:	46bd      	mov	sp, r7
 8002458:	bd80      	pop	{r7, pc}
 800245a:	bf00      	nop
 800245c:	0800c360 	.word	0x0800c360
 8002460:	1ffff7ac 	.word	0x1ffff7ac
 8002464:	0800c364 	.word	0x0800c364
 8002468:	0800c36c 	.word	0x0800c36c
 800246c:	200011ec 	.word	0x200011ec
 8002470:	0800c370 	.word	0x0800c370
 8002474:	200011cc 	.word	0x200011cc
 8002478:	200008d4 	.word	0x200008d4
 800247c:	0800c378 	.word	0x0800c378
 8002480:	0800c37c 	.word	0x0800c37c
 8002484:	0800c380 	.word	0x0800c380
 8002488:	200008d3 	.word	0x200008d3
 800248c:	0800c388 	.word	0x0800c388
 8002490:	200008d6 	.word	0x200008d6

08002494 <USBD_CtlSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendData (USBD_HandleTypeDef  *pdev, 
                               uint8_t *pbuf,
                               uint16_t len)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b084      	sub	sp, #16
 8002498:	af00      	add	r7, sp, #0
 800249a:	60f8      	str	r0, [r7, #12]
 800249c:	60b9      	str	r1, [r7, #8]
 800249e:	4613      	mov	r3, r2
 80024a0:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state          = USBD_EP0_DATA_IN;                                      
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	2202      	movs	r2, #2
 80024a6:	f8c3 21f4 	str.w	r2, [r3, #500]	; 0x1f4
  pdev->ep_in[0].total_length = len;
 80024aa:	88fa      	ldrh	r2, [r7, #6]
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	619a      	str	r2, [r3, #24]
  pdev->ep_in[0].rem_length   = len;
 80024b0:	88fa      	ldrh	r2, [r7, #6]
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	61da      	str	r2, [r3, #28]
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);  
 80024b6:	88fb      	ldrh	r3, [r7, #6]
 80024b8:	68ba      	ldr	r2, [r7, #8]
 80024ba:	2100      	movs	r1, #0
 80024bc:	68f8      	ldr	r0, [r7, #12]
 80024be:	f7ff f849 	bl	8001554 <USBD_LL_Transmit>
  
  return USBD_OK;
 80024c2:	2300      	movs	r3, #0
}
 80024c4:	4618      	mov	r0, r3
 80024c6:	3710      	adds	r7, #16
 80024c8:	46bd      	mov	sp, r7
 80024ca:	bd80      	pop	{r7, pc}

080024cc <USBD_CtlContinueSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueSendData (USBD_HandleTypeDef  *pdev, 
                                       uint8_t *pbuf,
                                       uint16_t len)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b084      	sub	sp, #16
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	60f8      	str	r0, [r7, #12]
 80024d4:	60b9      	str	r1, [r7, #8]
 80024d6:	4613      	mov	r3, r2
 80024d8:	80fb      	strh	r3, [r7, #6]
 /* Start the next transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);   
 80024da:	88fb      	ldrh	r3, [r7, #6]
 80024dc:	68ba      	ldr	r2, [r7, #8]
 80024de:	2100      	movs	r1, #0
 80024e0:	68f8      	ldr	r0, [r7, #12]
 80024e2:	f7ff f837 	bl	8001554 <USBD_LL_Transmit>
  
  return USBD_OK;
 80024e6:	2300      	movs	r3, #0
}
 80024e8:	4618      	mov	r0, r3
 80024ea:	3710      	adds	r7, #16
 80024ec:	46bd      	mov	sp, r7
 80024ee:	bd80      	pop	{r7, pc}

080024f0 <USBD_CtlPrepareRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlPrepareRx (USBD_HandleTypeDef  *pdev,
                                  uint8_t *pbuf,                                  
                                  uint16_t len)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b084      	sub	sp, #16
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	60f8      	str	r0, [r7, #12]
 80024f8:	60b9      	str	r1, [r7, #8]
 80024fa:	4613      	mov	r3, r2
 80024fc:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT; 
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	2203      	movs	r2, #3
 8002502:	f8c3 21f4 	str.w	r2, [r3, #500]	; 0x1f4
  pdev->ep_out[0].total_length = len;
 8002506:	88fa      	ldrh	r2, [r7, #6]
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
  pdev->ep_out[0].rem_length   = len;
 800250e:	88fa      	ldrh	r2, [r7, #6]
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
  /* Start the transfer */
  USBD_LL_PrepareReceive (pdev,
 8002516:	88fb      	ldrh	r3, [r7, #6]
 8002518:	68ba      	ldr	r2, [r7, #8]
 800251a:	2100      	movs	r1, #0
 800251c:	68f8      	ldr	r0, [r7, #12]
 800251e:	f7ff f831 	bl	8001584 <USBD_LL_PrepareReceive>
                          0,
                          pbuf,
                         len);
  
  return USBD_OK;
 8002522:	2300      	movs	r3, #0
}
 8002524:	4618      	mov	r0, r3
 8002526:	3710      	adds	r7, #16
 8002528:	46bd      	mov	sp, r7
 800252a:	bd80      	pop	{r7, pc}

0800252c <USBD_CtlContinueRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueRx (USBD_HandleTypeDef  *pdev, 
                                          uint8_t *pbuf,                                          
                                          uint16_t len)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	b084      	sub	sp, #16
 8002530:	af00      	add	r7, sp, #0
 8002532:	60f8      	str	r0, [r7, #12]
 8002534:	60b9      	str	r1, [r7, #8]
 8002536:	4613      	mov	r3, r2
 8002538:	80fb      	strh	r3, [r7, #6]

  USBD_LL_PrepareReceive (pdev,
 800253a:	88fb      	ldrh	r3, [r7, #6]
 800253c:	68ba      	ldr	r2, [r7, #8]
 800253e:	2100      	movs	r1, #0
 8002540:	68f8      	ldr	r0, [r7, #12]
 8002542:	f7ff f81f 	bl	8001584 <USBD_LL_PrepareReceive>
                          0,                     
                          pbuf,                         
                          len);
  return USBD_OK;
 8002546:	2300      	movs	r3, #0
}
 8002548:	4618      	mov	r0, r3
 800254a:	3710      	adds	r7, #16
 800254c:	46bd      	mov	sp, r7
 800254e:	bd80      	pop	{r7, pc}

08002550 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendStatus (USBD_HandleTypeDef  *pdev)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b082      	sub	sp, #8
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]

  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	2204      	movs	r2, #4
 800255c:	f8c3 21f4 	str.w	r2, [r3, #500]	; 0x1f4
  
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, NULL, 0);   
 8002560:	2300      	movs	r3, #0
 8002562:	2200      	movs	r2, #0
 8002564:	2100      	movs	r1, #0
 8002566:	6878      	ldr	r0, [r7, #4]
 8002568:	f7fe fff4 	bl	8001554 <USBD_LL_Transmit>
  
  return USBD_OK;
 800256c:	2300      	movs	r3, #0
}
 800256e:	4618      	mov	r0, r3
 8002570:	3708      	adds	r7, #8
 8002572:	46bd      	mov	sp, r7
 8002574:	bd80      	pop	{r7, pc}
 8002576:	bf00      	nop

08002578 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlReceiveStatus (USBD_HandleTypeDef  *pdev)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b082      	sub	sp, #8
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT; 
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	2205      	movs	r2, #5
 8002584:	f8c3 21f4 	str.w	r2, [r3, #500]	; 0x1f4
  
 /* Start the transfer */  
  USBD_LL_PrepareReceive ( pdev,
 8002588:	2300      	movs	r3, #0
 800258a:	2200      	movs	r2, #0
 800258c:	2100      	movs	r1, #0
 800258e:	6878      	ldr	r0, [r7, #4]
 8002590:	f7fe fff8 	bl	8001584 <USBD_LL_PrepareReceive>
                    0,
                    NULL,
                    0);  

  return USBD_OK;
 8002594:	2300      	movs	r3, #0
}
 8002596:	4618      	mov	r0, r3
 8002598:	3708      	adds	r7, #8
 800259a:	46bd      	mov	sp, r7
 800259c:	bd80      	pop	{r7, pc}
 800259e:	bf00      	nop

080025a0 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b084      	sub	sp, #16
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
 80025a8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;  
 80025aa:	2300      	movs	r3, #0
 80025ac:	73fb      	strb	r3, [r7, #15]
  
  switch (req->bRequest) 
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	785b      	ldrb	r3, [r3, #1]
 80025b2:	2b09      	cmp	r3, #9
 80025b4:	d839      	bhi.n	800262a <USBD_StdDevReq+0x8a>
 80025b6:	a201      	add	r2, pc, #4	; (adr r2, 80025bc <USBD_StdDevReq+0x1c>)
 80025b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025bc:	0800260d 	.word	0x0800260d
 80025c0:	08002621 	.word	0x08002621
 80025c4:	0800262b 	.word	0x0800262b
 80025c8:	08002617 	.word	0x08002617
 80025cc:	0800262b 	.word	0x0800262b
 80025d0:	080025ef 	.word	0x080025ef
 80025d4:	080025e5 	.word	0x080025e5
 80025d8:	0800262b 	.word	0x0800262b
 80025dc:	08002603 	.word	0x08002603
 80025e0:	080025f9 	.word	0x080025f9
  {
  case USB_REQ_GET_DESCRIPTOR: 
    
    USBD_GetDescriptor (pdev, req) ;
 80025e4:	6839      	ldr	r1, [r7, #0]
 80025e6:	6878      	ldr	r0, [r7, #4]
 80025e8:	f000 f936 	bl	8002858 <USBD_GetDescriptor>
    break;
 80025ec:	e022      	b.n	8002634 <USBD_StdDevReq+0x94>
    
  case USB_REQ_SET_ADDRESS:                      
    USBD_SetAddress(pdev, req);
 80025ee:	6839      	ldr	r1, [r7, #0]
 80025f0:	6878      	ldr	r0, [r7, #4]
 80025f2:	f000 fa25 	bl	8002a40 <USBD_SetAddress>
    break;
 80025f6:	e01d      	b.n	8002634 <USBD_StdDevReq+0x94>
    
  case USB_REQ_SET_CONFIGURATION:                    
    USBD_SetConfig (pdev , req);
 80025f8:	6839      	ldr	r1, [r7, #0]
 80025fa:	6878      	ldr	r0, [r7, #4]
 80025fc:	f000 fa5e 	bl	8002abc <USBD_SetConfig>
    break;
 8002600:	e018      	b.n	8002634 <USBD_StdDevReq+0x94>
    
  case USB_REQ_GET_CONFIGURATION:                 
    USBD_GetConfig (pdev , req);
 8002602:	6839      	ldr	r1, [r7, #0]
 8002604:	6878      	ldr	r0, [r7, #4]
 8002606:	f000 fae1 	bl	8002bcc <USBD_GetConfig>
    break;
 800260a:	e013      	b.n	8002634 <USBD_StdDevReq+0x94>
    
  case USB_REQ_GET_STATUS:                                  
    USBD_GetStatus (pdev , req);
 800260c:	6839      	ldr	r1, [r7, #0]
 800260e:	6878      	ldr	r0, [r7, #4]
 8002610:	f000 fb0e 	bl	8002c30 <USBD_GetStatus>
    break;
 8002614:	e00e      	b.n	8002634 <USBD_StdDevReq+0x94>
    
    
  case USB_REQ_SET_FEATURE:   
    USBD_SetFeature (pdev , req);    
 8002616:	6839      	ldr	r1, [r7, #0]
 8002618:	6878      	ldr	r0, [r7, #4]
 800261a:	f000 fb33 	bl	8002c84 <USBD_SetFeature>
    break;
 800261e:	e009      	b.n	8002634 <USBD_StdDevReq+0x94>
    
  case USB_REQ_CLEAR_FEATURE:                                   
    USBD_ClrFeature (pdev , req);
 8002620:	6839      	ldr	r1, [r7, #0]
 8002622:	6878      	ldr	r0, [r7, #4]
 8002624:	f000 fb4a 	bl	8002cbc <USBD_ClrFeature>
    break;
 8002628:	e004      	b.n	8002634 <USBD_StdDevReq+0x94>
    
  default:  
    USBD_CtlError(pdev , req);
 800262a:	6839      	ldr	r1, [r7, #0]
 800262c:	6878      	ldr	r0, [r7, #4]
 800262e:	f000 fbab 	bl	8002d88 <USBD_CtlError>
    break;
 8002632:	bf00      	nop
  }
  
  return ret;
 8002634:	7bfb      	ldrb	r3, [r7, #15]
}
 8002636:	4618      	mov	r0, r3
 8002638:	3710      	adds	r7, #16
 800263a:	46bd      	mov	sp, r7
 800263c:	bd80      	pop	{r7, pc}
 800263e:	bf00      	nop

08002640 <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b084      	sub	sp, #16
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
 8002648:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK; 
 800264a:	2300      	movs	r3, #0
 800264c:	73fb      	strb	r3, [r7, #15]
  
  switch (pdev->dev_state) 
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8002654:	2b03      	cmp	r3, #3
 8002656:	d11b      	bne.n	8002690 <USBD_StdItfReq+0x50>
  {
  case USBD_STATE_CONFIGURED:
    
    if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES) 
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	889b      	ldrh	r3, [r3, #4]
 800265c:	b2db      	uxtb	r3, r3
 800265e:	2b01      	cmp	r3, #1
 8002660:	d811      	bhi.n	8002686 <USBD_StdItfReq+0x46>
    {
      pdev->pClass->Setup (pdev, req); 
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8002668:	689b      	ldr	r3, [r3, #8]
 800266a:	6839      	ldr	r1, [r7, #0]
 800266c:	6878      	ldr	r0, [r7, #4]
 800266e:	4798      	blx	r3
      
      if((req->wLength == 0)&& (ret == USBD_OK))
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	88db      	ldrh	r3, [r3, #6]
 8002674:	2b00      	cmp	r3, #0
 8002676:	d110      	bne.n	800269a <USBD_StdItfReq+0x5a>
 8002678:	7bfb      	ldrb	r3, [r7, #15]
 800267a:	2b00      	cmp	r3, #0
 800267c:	d10d      	bne.n	800269a <USBD_StdItfReq+0x5a>
      {
         USBD_CtlSendStatus(pdev);
 800267e:	6878      	ldr	r0, [r7, #4]
 8002680:	f7ff ff66 	bl	8002550 <USBD_CtlSendStatus>
    } 
    else 
    {                                               
       USBD_CtlError(pdev , req);
    }
    break;
 8002684:	e009      	b.n	800269a <USBD_StdItfReq+0x5a>
         USBD_CtlSendStatus(pdev);
      }
    } 
    else 
    {                                               
       USBD_CtlError(pdev , req);
 8002686:	6839      	ldr	r1, [r7, #0]
 8002688:	6878      	ldr	r0, [r7, #4]
 800268a:	f000 fb7d 	bl	8002d88 <USBD_CtlError>
    }
    break;
 800268e:	e004      	b.n	800269a <USBD_StdItfReq+0x5a>
    
  default:
     USBD_CtlError(pdev , req);
 8002690:	6839      	ldr	r1, [r7, #0]
 8002692:	6878      	ldr	r0, [r7, #4]
 8002694:	f000 fb78 	bl	8002d88 <USBD_CtlError>
    break;
 8002698:	e000      	b.n	800269c <USBD_StdItfReq+0x5c>
    } 
    else 
    {                                               
       USBD_CtlError(pdev , req);
    }
    break;
 800269a:	bf00      	nop
    
  default:
     USBD_CtlError(pdev , req);
    break;
  }
  return USBD_OK;
 800269c:	2300      	movs	r3, #0
}
 800269e:	4618      	mov	r0, r3
 80026a0:	3710      	adds	r7, #16
 80026a2:	46bd      	mov	sp, r7
 80026a4:	bd80      	pop	{r7, pc}
 80026a6:	bf00      	nop

080026a8 <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b084      	sub	sp, #16
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
 80026b0:	6039      	str	r1, [r7, #0]
  
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK; 
 80026b2:	2300      	movs	r3, #0
 80026b4:	73fb      	strb	r3, [r7, #15]
  USBD_EndpointTypeDef   *pep;
  ep_addr  = LOBYTE(req->wIndex);   
 80026b6:	683b      	ldr	r3, [r7, #0]
 80026b8:	889b      	ldrh	r3, [r3, #4]
 80026ba:	73bb      	strb	r3, [r7, #14]
  
  /* Check if it is a class request */
  if ((req->bmRequest & 0x60) == 0x20)
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	781b      	ldrb	r3, [r3, #0]
 80026c0:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80026c4:	2b20      	cmp	r3, #32
 80026c6:	d108      	bne.n	80026da <USBD_StdEPReq+0x32>
  {
    pdev->pClass->Setup (pdev, req);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80026ce:	689b      	ldr	r3, [r3, #8]
 80026d0:	6839      	ldr	r1, [r7, #0]
 80026d2:	6878      	ldr	r0, [r7, #4]
 80026d4:	4798      	blx	r3
    
    return USBD_OK;
 80026d6:	2300      	movs	r3, #0
 80026d8:	e0ba      	b.n	8002850 <USBD_StdEPReq+0x1a8>
  }
  
  switch (req->bRequest) 
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	785b      	ldrb	r3, [r3, #1]
 80026de:	2b01      	cmp	r3, #1
 80026e0:	d039      	beq.n	8002756 <USBD_StdEPReq+0xae>
 80026e2:	2b03      	cmp	r3, #3
 80026e4:	d002      	beq.n	80026ec <USBD_StdEPReq+0x44>
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d06b      	beq.n	80027c2 <USBD_StdEPReq+0x11a>
      break;
    }
    break;
    
  default:
    break;
 80026ea:	e0b0      	b.n	800284e <USBD_StdEPReq+0x1a6>
  switch (req->bRequest) 
  {
    
  case USB_REQ_SET_FEATURE :
    
    switch (pdev->dev_state) 
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 80026f2:	2b02      	cmp	r3, #2
 80026f4:	d002      	beq.n	80026fc <USBD_StdEPReq+0x54>
 80026f6:	2b03      	cmp	r3, #3
 80026f8:	d00c      	beq.n	8002714 <USBD_StdEPReq+0x6c>
 80026fa:	e025      	b.n	8002748 <USBD_StdEPReq+0xa0>
    {
    case USBD_STATE_ADDRESSED:          
      if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 80026fc:	7bbb      	ldrb	r3, [r7, #14]
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d027      	beq.n	8002752 <USBD_StdEPReq+0xaa>
 8002702:	7bbb      	ldrb	r3, [r7, #14]
 8002704:	2b80      	cmp	r3, #128	; 0x80
 8002706:	d024      	beq.n	8002752 <USBD_StdEPReq+0xaa>
      {
        USBD_LL_StallEP(pdev , ep_addr);
 8002708:	7bbb      	ldrb	r3, [r7, #14]
 800270a:	4619      	mov	r1, r3
 800270c:	6878      	ldr	r0, [r7, #4]
 800270e:	f7fe feb9 	bl	8001484 <USBD_LL_StallEP>
      }
      break;	
 8002712:	e01e      	b.n	8002752 <USBD_StdEPReq+0xaa>
      
    case USBD_STATE_CONFIGURED:   
      if (req->wValue == USB_FEATURE_EP_HALT)
 8002714:	683b      	ldr	r3, [r7, #0]
 8002716:	885b      	ldrh	r3, [r3, #2]
 8002718:	2b00      	cmp	r3, #0
 800271a:	d10a      	bne.n	8002732 <USBD_StdEPReq+0x8a>
      {
        if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 800271c:	7bbb      	ldrb	r3, [r7, #14]
 800271e:	2b00      	cmp	r3, #0
 8002720:	d007      	beq.n	8002732 <USBD_StdEPReq+0x8a>
 8002722:	7bbb      	ldrb	r3, [r7, #14]
 8002724:	2b80      	cmp	r3, #128	; 0x80
 8002726:	d004      	beq.n	8002732 <USBD_StdEPReq+0x8a>
        { 
          USBD_LL_StallEP(pdev , ep_addr);
 8002728:	7bbb      	ldrb	r3, [r7, #14]
 800272a:	4619      	mov	r1, r3
 800272c:	6878      	ldr	r0, [r7, #4]
 800272e:	f7fe fea9 	bl	8001484 <USBD_LL_StallEP>
          
        }
      }
      pdev->pClass->Setup (pdev, req);   
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8002738:	689b      	ldr	r3, [r3, #8]
 800273a:	6839      	ldr	r1, [r7, #0]
 800273c:	6878      	ldr	r0, [r7, #4]
 800273e:	4798      	blx	r3
      USBD_CtlSendStatus(pdev);
 8002740:	6878      	ldr	r0, [r7, #4]
 8002742:	f7ff ff05 	bl	8002550 <USBD_CtlSendStatus>
      
      break;
 8002746:	e005      	b.n	8002754 <USBD_StdEPReq+0xac>
      
    default:                         
      USBD_CtlError(pdev , req);
 8002748:	6839      	ldr	r1, [r7, #0]
 800274a:	6878      	ldr	r0, [r7, #4]
 800274c:	f000 fb1c 	bl	8002d88 <USBD_CtlError>
      break;    
 8002750:	e000      	b.n	8002754 <USBD_StdEPReq+0xac>
    case USBD_STATE_ADDRESSED:          
      if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
      {
        USBD_LL_StallEP(pdev , ep_addr);
      }
      break;	
 8002752:	bf00      	nop
      
    default:                         
      USBD_CtlError(pdev , req);
      break;    
    }
    break;
 8002754:	e07b      	b.n	800284e <USBD_StdEPReq+0x1a6>
    
  case USB_REQ_CLEAR_FEATURE :
    
    switch (pdev->dev_state) 
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 800275c:	2b02      	cmp	r3, #2
 800275e:	d002      	beq.n	8002766 <USBD_StdEPReq+0xbe>
 8002760:	2b03      	cmp	r3, #3
 8002762:	d00c      	beq.n	800277e <USBD_StdEPReq+0xd6>
 8002764:	e024      	b.n	80027b0 <USBD_StdEPReq+0x108>
    {
    case USBD_STATE_ADDRESSED:          
      if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 8002766:	7bbb      	ldrb	r3, [r7, #14]
 8002768:	2b00      	cmp	r3, #0
 800276a:	d026      	beq.n	80027ba <USBD_StdEPReq+0x112>
 800276c:	7bbb      	ldrb	r3, [r7, #14]
 800276e:	2b80      	cmp	r3, #128	; 0x80
 8002770:	d023      	beq.n	80027ba <USBD_StdEPReq+0x112>
      {
        USBD_LL_StallEP(pdev , ep_addr);
 8002772:	7bbb      	ldrb	r3, [r7, #14]
 8002774:	4619      	mov	r1, r3
 8002776:	6878      	ldr	r0, [r7, #4]
 8002778:	f7fe fe84 	bl	8001484 <USBD_LL_StallEP>
      }
      break;	
 800277c:	e01d      	b.n	80027ba <USBD_StdEPReq+0x112>
      
    case USBD_STATE_CONFIGURED:   
      if (req->wValue == USB_FEATURE_EP_HALT)
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	885b      	ldrh	r3, [r3, #2]
 8002782:	2b00      	cmp	r3, #0
 8002784:	d11b      	bne.n	80027be <USBD_StdEPReq+0x116>
      {
        if ((ep_addr & 0x7F) != 0x00) 
 8002786:	7bbb      	ldrb	r3, [r7, #14]
 8002788:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800278c:	2b00      	cmp	r3, #0
 800278e:	d00b      	beq.n	80027a8 <USBD_StdEPReq+0x100>
        {        
          USBD_LL_ClearStallEP(pdev , ep_addr);
 8002790:	7bbb      	ldrb	r3, [r7, #14]
 8002792:	4619      	mov	r1, r3
 8002794:	6878      	ldr	r0, [r7, #4]
 8002796:	f7fe fe89 	bl	80014ac <USBD_LL_ClearStallEP>
          pdev->pClass->Setup (pdev, req);
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80027a0:	689b      	ldr	r3, [r3, #8]
 80027a2:	6839      	ldr	r1, [r7, #0]
 80027a4:	6878      	ldr	r0, [r7, #4]
 80027a6:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 80027a8:	6878      	ldr	r0, [r7, #4]
 80027aa:	f7ff fed1 	bl	8002550 <USBD_CtlSendStatus>
      }
      break;
 80027ae:	e006      	b.n	80027be <USBD_StdEPReq+0x116>
      
    default:                         
      USBD_CtlError(pdev , req);
 80027b0:	6839      	ldr	r1, [r7, #0]
 80027b2:	6878      	ldr	r0, [r7, #4]
 80027b4:	f000 fae8 	bl	8002d88 <USBD_CtlError>
      break;    
 80027b8:	e002      	b.n	80027c0 <USBD_StdEPReq+0x118>
    case USBD_STATE_ADDRESSED:          
      if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
      {
        USBD_LL_StallEP(pdev , ep_addr);
      }
      break;	
 80027ba:	bf00      	nop
 80027bc:	e047      	b.n	800284e <USBD_StdEPReq+0x1a6>
          USBD_LL_ClearStallEP(pdev , ep_addr);
          pdev->pClass->Setup (pdev, req);
        }
        USBD_CtlSendStatus(pdev);
      }
      break;
 80027be:	bf00      	nop
      
    default:                         
      USBD_CtlError(pdev , req);
      break;    
    }
    break;
 80027c0:	e045      	b.n	800284e <USBD_StdEPReq+0x1a6>
    
  case USB_REQ_GET_STATUS:                  
    switch (pdev->dev_state) 
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 80027c8:	2b02      	cmp	r3, #2
 80027ca:	d002      	beq.n	80027d2 <USBD_StdEPReq+0x12a>
 80027cc:	2b03      	cmp	r3, #3
 80027ce:	d00b      	beq.n	80027e8 <USBD_StdEPReq+0x140>
 80027d0:	e036      	b.n	8002840 <USBD_StdEPReq+0x198>
    {
    case USBD_STATE_ADDRESSED:          
      if ((ep_addr & 0x7F) != 0x00) 
 80027d2:	7bbb      	ldrb	r3, [r7, #14]
 80027d4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d036      	beq.n	800284a <USBD_StdEPReq+0x1a2>
      {
        USBD_LL_StallEP(pdev , ep_addr);
 80027dc:	7bbb      	ldrb	r3, [r7, #14]
 80027de:	4619      	mov	r1, r3
 80027e0:	6878      	ldr	r0, [r7, #4]
 80027e2:	f7fe fe4f 	bl	8001484 <USBD_LL_StallEP>
      }
      break;	
 80027e6:	e030      	b.n	800284a <USBD_StdEPReq+0x1a2>
      
    case USBD_STATE_CONFIGURED:
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 80027e8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	da08      	bge.n	8002802 <USBD_StdEPReq+0x15a>
 80027f0:	7bbb      	ldrb	r3, [r7, #14]
 80027f2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80027f6:	3301      	adds	r3, #1
 80027f8:	011b      	lsls	r3, r3, #4
 80027fa:	687a      	ldr	r2, [r7, #4]
 80027fc:	4413      	add	r3, r2
 80027fe:	3304      	adds	r3, #4
 8002800:	e007      	b.n	8002812 <USBD_StdEPReq+0x16a>
                                         &pdev->ep_out[ep_addr & 0x7F];
 8002802:	7bbb      	ldrb	r3, [r7, #14]
 8002804:	f003 037f 	and.w	r3, r3, #127	; 0x7f
        USBD_LL_StallEP(pdev , ep_addr);
      }
      break;	
      
    case USBD_STATE_CONFIGURED:
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 8002808:	3310      	adds	r3, #16
 800280a:	011b      	lsls	r3, r3, #4
 800280c:	687a      	ldr	r2, [r7, #4]
 800280e:	4413      	add	r3, r2
 8002810:	3304      	adds	r3, #4
 8002812:	60bb      	str	r3, [r7, #8]
                                         &pdev->ep_out[ep_addr & 0x7F];
      if(USBD_LL_IsStallEP(pdev, ep_addr))
 8002814:	7bbb      	ldrb	r3, [r7, #14]
 8002816:	4619      	mov	r1, r3
 8002818:	6878      	ldr	r0, [r7, #4]
 800281a:	f7fe fe5b 	bl	80014d4 <USBD_LL_IsStallEP>
 800281e:	4603      	mov	r3, r0
 8002820:	2b00      	cmp	r3, #0
 8002822:	d003      	beq.n	800282c <USBD_StdEPReq+0x184>
      {
        pep->status = 0x0001;     
 8002824:	68bb      	ldr	r3, [r7, #8]
 8002826:	2201      	movs	r2, #1
 8002828:	601a      	str	r2, [r3, #0]
 800282a:	e002      	b.n	8002832 <USBD_StdEPReq+0x18a>
      }
      else
      {
        pep->status = 0x0000;  
 800282c:	68bb      	ldr	r3, [r7, #8]
 800282e:	2200      	movs	r2, #0
 8002830:	601a      	str	r2, [r3, #0]
      }
      
      USBD_CtlSendData (pdev,
                        (uint8_t *)&pep->status,
 8002832:	68bb      	ldr	r3, [r7, #8]
      else
      {
        pep->status = 0x0000;  
      }
      
      USBD_CtlSendData (pdev,
 8002834:	2202      	movs	r2, #2
 8002836:	4619      	mov	r1, r3
 8002838:	6878      	ldr	r0, [r7, #4]
 800283a:	f7ff fe2b 	bl	8002494 <USBD_CtlSendData>
                        (uint8_t *)&pep->status,
                        2);
      break;
 800283e:	e005      	b.n	800284c <USBD_StdEPReq+0x1a4>
      
    default:                         
      USBD_CtlError(pdev , req);
 8002840:	6839      	ldr	r1, [r7, #0]
 8002842:	6878      	ldr	r0, [r7, #4]
 8002844:	f000 faa0 	bl	8002d88 <USBD_CtlError>
      break;
 8002848:	e000      	b.n	800284c <USBD_StdEPReq+0x1a4>
    case USBD_STATE_ADDRESSED:          
      if ((ep_addr & 0x7F) != 0x00) 
      {
        USBD_LL_StallEP(pdev , ep_addr);
      }
      break;	
 800284a:	bf00      	nop
      
    default:                         
      USBD_CtlError(pdev , req);
      break;
    }
    break;
 800284c:	bf00      	nop
    
  default:
    break;
  }
  return ret;
 800284e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002850:	4618      	mov	r0, r3
 8002852:	3710      	adds	r7, #16
 8002854:	46bd      	mov	sp, r7
 8002856:	bd80      	pop	{r7, pc}

08002858 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev , 
                               USBD_SetupReqTypedef *req)
{
 8002858:	b580      	push	{r7, lr}
 800285a:	b084      	sub	sp, #16
 800285c:	af00      	add	r7, sp, #0
 800285e:	6078      	str	r0, [r7, #4]
 8002860:	6039      	str	r1, [r7, #0]
  uint16_t len;
  uint8_t *pbuf;
  
    
  switch (req->wValue >> 8)
 8002862:	683b      	ldr	r3, [r7, #0]
 8002864:	885b      	ldrh	r3, [r3, #2]
 8002866:	0a1b      	lsrs	r3, r3, #8
 8002868:	b29b      	uxth	r3, r3
 800286a:	3b01      	subs	r3, #1
 800286c:	2b06      	cmp	r3, #6
 800286e:	f200 80c9 	bhi.w	8002a04 <USBD_GetDescriptor+0x1ac>
 8002872:	a201      	add	r2, pc, #4	; (adr r2, 8002878 <USBD_GetDescriptor+0x20>)
 8002874:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002878:	08002895 	.word	0x08002895
 800287c:	080028ad 	.word	0x080028ad
 8002880:	080028ed 	.word	0x080028ed
 8002884:	08002a05 	.word	0x08002a05
 8002888:	08002a05 	.word	0x08002a05
 800288c:	080029b1 	.word	0x080029b1
 8002890:	080029d7 	.word	0x080029d7
  case USB_DESC_TYPE_BOS:
    pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
    break;
#endif    
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	687a      	ldr	r2, [r7, #4]
 800289e:	7c12      	ldrb	r2, [r2, #16]
 80028a0:	f107 010a 	add.w	r1, r7, #10
 80028a4:	4610      	mov	r0, r2
 80028a6:	4798      	blx	r3
 80028a8:	60f8      	str	r0, [r7, #12]
    break;
 80028aa:	e0b0      	b.n	8002a0e <USBD_GetDescriptor+0x1b6>
    
  case USB_DESC_TYPE_CONFIGURATION:     
    if(pdev->dev_speed == USBD_SPEED_HIGH )   
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	7c1b      	ldrb	r3, [r3, #16]
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d10d      	bne.n	80028d0 <USBD_GetDescriptor+0x78>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetHSConfigDescriptor(&len);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80028ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028bc:	f107 020a 	add.w	r2, r7, #10
 80028c0:	4610      	mov	r0, r2
 80028c2:	4798      	blx	r3
 80028c4:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	3301      	adds	r3, #1
 80028ca:	2202      	movs	r2, #2
 80028cc:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 80028ce:	e09e      	b.n	8002a0e <USBD_GetDescriptor+0x1b6>
      pbuf   = (uint8_t *)pdev->pClass->GetHSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    else
    {
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80028d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028d8:	f107 020a 	add.w	r2, r7, #10
 80028dc:	4610      	mov	r0, r2
 80028de:	4798      	blx	r3
 80028e0:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	3301      	adds	r3, #1
 80028e6:	2202      	movs	r2, #2
 80028e8:	701a      	strb	r2, [r3, #0]
    }
    break;
 80028ea:	e090      	b.n	8002a0e <USBD_GetDescriptor+0x1b6>
    
  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 80028ec:	683b      	ldr	r3, [r7, #0]
 80028ee:	885b      	ldrh	r3, [r3, #2]
 80028f0:	b2db      	uxtb	r3, r3
 80028f2:	2b05      	cmp	r3, #5
 80028f4:	d856      	bhi.n	80029a4 <USBD_GetDescriptor+0x14c>
 80028f6:	a201      	add	r2, pc, #4	; (adr r2, 80028fc <USBD_GetDescriptor+0xa4>)
 80028f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028fc:	08002915 	.word	0x08002915
 8002900:	0800292d 	.word	0x0800292d
 8002904:	08002945 	.word	0x08002945
 8002908:	0800295d 	.word	0x0800295d
 800290c:	08002975 	.word	0x08002975
 8002910:	0800298d 	.word	0x0800298d
    {
    case USBD_IDX_LANGID_STR:
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);        
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800291a:	685b      	ldr	r3, [r3, #4]
 800291c:	687a      	ldr	r2, [r7, #4]
 800291e:	7c12      	ldrb	r2, [r2, #16]
 8002920:	f107 010a 	add.w	r1, r7, #10
 8002924:	4610      	mov	r0, r2
 8002926:	4798      	blx	r3
 8002928:	60f8      	str	r0, [r7, #12]
      break;
 800292a:	e040      	b.n	80029ae <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_MFC_STR:
      pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8002932:	689b      	ldr	r3, [r3, #8]
 8002934:	687a      	ldr	r2, [r7, #4]
 8002936:	7c12      	ldrb	r2, [r2, #16]
 8002938:	f107 010a 	add.w	r1, r7, #10
 800293c:	4610      	mov	r0, r2
 800293e:	4798      	blx	r3
 8002940:	60f8      	str	r0, [r7, #12]
      break;
 8002942:	e034      	b.n	80029ae <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_PRODUCT_STR:
      pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800294a:	68db      	ldr	r3, [r3, #12]
 800294c:	687a      	ldr	r2, [r7, #4]
 800294e:	7c12      	ldrb	r2, [r2, #16]
 8002950:	f107 010a 	add.w	r1, r7, #10
 8002954:	4610      	mov	r0, r2
 8002956:	4798      	blx	r3
 8002958:	60f8      	str	r0, [r7, #12]
      break;
 800295a:	e028      	b.n	80029ae <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_SERIAL_STR:
      pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8002962:	691b      	ldr	r3, [r3, #16]
 8002964:	687a      	ldr	r2, [r7, #4]
 8002966:	7c12      	ldrb	r2, [r2, #16]
 8002968:	f107 010a 	add.w	r1, r7, #10
 800296c:	4610      	mov	r0, r2
 800296e:	4798      	blx	r3
 8002970:	60f8      	str	r0, [r7, #12]
      break;
 8002972:	e01c      	b.n	80029ae <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_CONFIG_STR:
      pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800297a:	695b      	ldr	r3, [r3, #20]
 800297c:	687a      	ldr	r2, [r7, #4]
 800297e:	7c12      	ldrb	r2, [r2, #16]
 8002980:	f107 010a 	add.w	r1, r7, #10
 8002984:	4610      	mov	r0, r2
 8002986:	4798      	blx	r3
 8002988:	60f8      	str	r0, [r7, #12]
      break;
 800298a:	e010      	b.n	80029ae <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_INTERFACE_STR:
      pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8002992:	699b      	ldr	r3, [r3, #24]
 8002994:	687a      	ldr	r2, [r7, #4]
 8002996:	7c12      	ldrb	r2, [r2, #16]
 8002998:	f107 010a 	add.w	r1, r7, #10
 800299c:	4610      	mov	r0, r2
 800299e:	4798      	blx	r3
 80029a0:	60f8      	str	r0, [r7, #12]
      break;
 80029a2:	e004      	b.n	80029ae <USBD_GetDescriptor+0x156>
    default:
#if (USBD_SUPPORT_USER_STRING == 1)
      pbuf = pdev->pClass->GetUsrStrDescriptor(pdev, (req->wValue) , &len);
      break;
#else      
       USBD_CtlError(pdev , req);
 80029a4:	6839      	ldr	r1, [r7, #0]
 80029a6:	6878      	ldr	r0, [r7, #4]
 80029a8:	f000 f9ee 	bl	8002d88 <USBD_CtlError>
      return;
 80029ac:	e044      	b.n	8002a38 <USBD_GetDescriptor+0x1e0>
#endif   
    }
    break;
 80029ae:	e02e      	b.n	8002a0e <USBD_GetDescriptor+0x1b6>
  case USB_DESC_TYPE_DEVICE_QUALIFIER:                   

    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	7c1b      	ldrb	r3, [r3, #16]
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d109      	bne.n	80029cc <USBD_GetDescriptor+0x174>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetDeviceQualifierDescriptor(&len);
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80029be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80029c0:	f107 020a 	add.w	r2, r7, #10
 80029c4:	4610      	mov	r0, r2
 80029c6:	4798      	blx	r3
 80029c8:	60f8      	str	r0, [r7, #12]
      break;
 80029ca:	e020      	b.n	8002a0e <USBD_GetDescriptor+0x1b6>
    }
    else
    {
      USBD_CtlError(pdev , req);
 80029cc:	6839      	ldr	r1, [r7, #0]
 80029ce:	6878      	ldr	r0, [r7, #4]
 80029d0:	f000 f9da 	bl	8002d88 <USBD_CtlError>
      return;
 80029d4:	e030      	b.n	8002a38 <USBD_GetDescriptor+0x1e0>
    } 

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	7c1b      	ldrb	r3, [r3, #16]
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d10d      	bne.n	80029fa <USBD_GetDescriptor+0x1a2>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80029e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029e6:	f107 020a 	add.w	r2, r7, #10
 80029ea:	4610      	mov	r0, r2
 80029ec:	4798      	blx	r3
 80029ee:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	3301      	adds	r3, #1
 80029f4:	2207      	movs	r2, #7
 80029f6:	701a      	strb	r2, [r3, #0]
      break; 
 80029f8:	e009      	b.n	8002a0e <USBD_GetDescriptor+0x1b6>
    }
    else
    {
      USBD_CtlError(pdev , req);
 80029fa:	6839      	ldr	r1, [r7, #0]
 80029fc:	6878      	ldr	r0, [r7, #4]
 80029fe:	f000 f9c3 	bl	8002d88 <USBD_CtlError>
      return;
 8002a02:	e019      	b.n	8002a38 <USBD_GetDescriptor+0x1e0>
    }

  default: 
     USBD_CtlError(pdev , req);
 8002a04:	6839      	ldr	r1, [r7, #0]
 8002a06:	6878      	ldr	r0, [r7, #4]
 8002a08:	f000 f9be 	bl	8002d88 <USBD_CtlError>
    return;
 8002a0c:	e014      	b.n	8002a38 <USBD_GetDescriptor+0x1e0>
  }
  
  if((len != 0)&& (req->wLength != 0))
 8002a0e:	897b      	ldrh	r3, [r7, #10]
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d011      	beq.n	8002a38 <USBD_GetDescriptor+0x1e0>
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	88db      	ldrh	r3, [r3, #6]
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d00d      	beq.n	8002a38 <USBD_GetDescriptor+0x1e0>
  {
    
    len = MIN(len , req->wLength);
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	88da      	ldrh	r2, [r3, #6]
 8002a20:	897b      	ldrh	r3, [r7, #10]
 8002a22:	4293      	cmp	r3, r2
 8002a24:	bf28      	it	cs
 8002a26:	4613      	movcs	r3, r2
 8002a28:	b29b      	uxth	r3, r3
 8002a2a:	817b      	strh	r3, [r7, #10]
    
    USBD_CtlSendData (pdev, 
 8002a2c:	897b      	ldrh	r3, [r7, #10]
 8002a2e:	461a      	mov	r2, r3
 8002a30:	68f9      	ldr	r1, [r7, #12]
 8002a32:	6878      	ldr	r0, [r7, #4]
 8002a34:	f7ff fd2e 	bl	8002494 <USBD_CtlSendData>
                      pbuf,
                      len);
  }
  
}
 8002a38:	3710      	adds	r7, #16
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bd80      	pop	{r7, pc}
 8002a3e:	bf00      	nop

08002a40 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b084      	sub	sp, #16
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	6078      	str	r0, [r7, #4]
 8002a48:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr; 
  
  if ((req->wIndex == 0) && (req->wLength == 0)) 
 8002a4a:	683b      	ldr	r3, [r7, #0]
 8002a4c:	889b      	ldrh	r3, [r3, #4]
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d12c      	bne.n	8002aac <USBD_SetAddress+0x6c>
 8002a52:	683b      	ldr	r3, [r7, #0]
 8002a54:	88db      	ldrh	r3, [r3, #6]
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d128      	bne.n	8002aac <USBD_SetAddress+0x6c>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 8002a5a:	683b      	ldr	r3, [r7, #0]
 8002a5c:	885b      	ldrh	r3, [r3, #2]
 8002a5e:	b2db      	uxtb	r3, r3
 8002a60:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002a64:	73fb      	strb	r3, [r7, #15]
    
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8002a6c:	2b03      	cmp	r3, #3
 8002a6e:	d104      	bne.n	8002a7a <USBD_SetAddress+0x3a>
    {
      USBD_CtlError(pdev , req);
 8002a70:	6839      	ldr	r1, [r7, #0]
 8002a72:	6878      	ldr	r0, [r7, #4]
 8002a74:	f000 f988 	bl	8002d88 <USBD_CtlError>
  
  if ((req->wIndex == 0) && (req->wLength == 0)) 
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
    
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8002a78:	e01c      	b.n	8002ab4 <USBD_SetAddress+0x74>
    {
      USBD_CtlError(pdev , req);
    } 
    else 
    {
      pdev->dev_address = dev_addr;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	7bfa      	ldrb	r2, [r7, #15]
 8002a7e:	f883 21fe 	strb.w	r2, [r3, #510]	; 0x1fe
      USBD_LL_SetUSBAddress(pdev, dev_addr);               
 8002a82:	7bfb      	ldrb	r3, [r7, #15]
 8002a84:	4619      	mov	r1, r3
 8002a86:	6878      	ldr	r0, [r7, #4]
 8002a88:	f7fe fd50 	bl	800152c <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);                         
 8002a8c:	6878      	ldr	r0, [r7, #4]
 8002a8e:	f7ff fd5f 	bl	8002550 <USBD_CtlSendStatus>
      
      if (dev_addr != 0) 
 8002a92:	7bfb      	ldrb	r3, [r7, #15]
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d004      	beq.n	8002aa2 <USBD_SetAddress+0x62>
      {
        pdev->dev_state  = USBD_STATE_ADDRESSED;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2202      	movs	r2, #2
 8002a9c:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
  
  if ((req->wIndex == 0) && (req->wLength == 0)) 
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
    
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8002aa0:	e008      	b.n	8002ab4 <USBD_SetAddress+0x74>
      {
        pdev->dev_state  = USBD_STATE_ADDRESSED;
      } 
      else 
      {
        pdev->dev_state  = USBD_STATE_DEFAULT; 
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	2201      	movs	r2, #1
 8002aa6:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
  
  if ((req->wIndex == 0) && (req->wLength == 0)) 
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
    
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8002aaa:	e003      	b.n	8002ab4 <USBD_SetAddress+0x74>
      }
    }
  } 
  else 
  {
     USBD_CtlError(pdev , req);                        
 8002aac:	6839      	ldr	r1, [r7, #0]
 8002aae:	6878      	ldr	r0, [r7, #4]
 8002ab0:	f000 f96a 	bl	8002d88 <USBD_CtlError>
  } 
}
 8002ab4:	bf00      	nop
 8002ab6:	3710      	adds	r7, #16
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	bd80      	pop	{r7, pc}

08002abc <USBD_SetConfig>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev , 
                           USBD_SetupReqTypedef *req)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	b082      	sub	sp, #8
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
 8002ac4:	6039      	str	r1, [r7, #0]
  
  static uint8_t  cfgidx;
  
  cfgidx = (uint8_t)(req->wValue);                 
 8002ac6:	683b      	ldr	r3, [r7, #0]
 8002ac8:	885b      	ldrh	r3, [r3, #2]
 8002aca:	b2da      	uxtb	r2, r3
 8002acc:	4b3e      	ldr	r3, [pc, #248]	; (8002bc8 <USBD_SetConfig+0x10c>)
 8002ace:	701a      	strb	r2, [r3, #0]
  
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION ) 
 8002ad0:	4b3d      	ldr	r3, [pc, #244]	; (8002bc8 <USBD_SetConfig+0x10c>)
 8002ad2:	781b      	ldrb	r3, [r3, #0]
 8002ad4:	2b01      	cmp	r3, #1
 8002ad6:	d904      	bls.n	8002ae2 <USBD_SetConfig+0x26>
  {            
     USBD_CtlError(pdev , req);                              
 8002ad8:	6839      	ldr	r1, [r7, #0]
 8002ada:	6878      	ldr	r0, [r7, #4]
 8002adc:	f000 f954 	bl	8002d88 <USBD_CtlError>
 8002ae0:	e06f      	b.n	8002bc2 <USBD_SetConfig+0x106>
  } 
  else 
  {
    switch (pdev->dev_state) 
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8002ae8:	2b02      	cmp	r3, #2
 8002aea:	d002      	beq.n	8002af2 <USBD_SetConfig+0x36>
 8002aec:	2b03      	cmp	r3, #3
 8002aee:	d023      	beq.n	8002b38 <USBD_SetConfig+0x7c>
 8002af0:	e062      	b.n	8002bb8 <USBD_SetConfig+0xfc>
    {
    case USBD_STATE_ADDRESSED:
      if (cfgidx) 
 8002af2:	4b35      	ldr	r3, [pc, #212]	; (8002bc8 <USBD_SetConfig+0x10c>)
 8002af4:	781b      	ldrb	r3, [r3, #0]
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d01a      	beq.n	8002b30 <USBD_SetConfig+0x74>
      {                                			   							   							   				
        pdev->dev_config = cfgidx;
 8002afa:	4b33      	ldr	r3, [pc, #204]	; (8002bc8 <USBD_SetConfig+0x10c>)
 8002afc:	781b      	ldrb	r3, [r3, #0]
 8002afe:	461a      	mov	r2, r3
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	605a      	str	r2, [r3, #4]
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2203      	movs	r2, #3
 8002b08:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
        if(USBD_SetClassConfig(pdev , cfgidx) == USBD_FAIL)
 8002b0c:	4b2e      	ldr	r3, [pc, #184]	; (8002bc8 <USBD_SetConfig+0x10c>)
 8002b0e:	781b      	ldrb	r3, [r3, #0]
 8002b10:	4619      	mov	r1, r3
 8002b12:	6878      	ldr	r0, [r7, #4]
 8002b14:	f000 fa04 	bl	8002f20 <USBD_SetClassConfig>
 8002b18:	4603      	mov	r3, r0
 8002b1a:	2b02      	cmp	r3, #2
 8002b1c:	d104      	bne.n	8002b28 <USBD_SetConfig+0x6c>
        {
          USBD_CtlError(pdev , req);  
 8002b1e:	6839      	ldr	r1, [r7, #0]
 8002b20:	6878      	ldr	r0, [r7, #4]
 8002b22:	f000 f931 	bl	8002d88 <USBD_CtlError>
          return;
 8002b26:	e04c      	b.n	8002bc2 <USBD_SetConfig+0x106>
        }
        USBD_CtlSendStatus(pdev);
 8002b28:	6878      	ldr	r0, [r7, #4]
 8002b2a:	f7ff fd11 	bl	8002550 <USBD_CtlSendStatus>
      }
      else 
      {
         USBD_CtlSendStatus(pdev);
      }
      break;
 8002b2e:	e048      	b.n	8002bc2 <USBD_SetConfig+0x106>
        }
        USBD_CtlSendStatus(pdev);
      }
      else 
      {
         USBD_CtlSendStatus(pdev);
 8002b30:	6878      	ldr	r0, [r7, #4]
 8002b32:	f7ff fd0d 	bl	8002550 <USBD_CtlSendStatus>
      }
      break;
 8002b36:	e044      	b.n	8002bc2 <USBD_SetConfig+0x106>
      
    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0) 
 8002b38:	4b23      	ldr	r3, [pc, #140]	; (8002bc8 <USBD_SetConfig+0x10c>)
 8002b3a:	781b      	ldrb	r3, [r3, #0]
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d112      	bne.n	8002b66 <USBD_SetConfig+0xaa>
      {                           
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	2202      	movs	r2, #2
 8002b44:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
        pdev->dev_config = cfgidx;          
 8002b48:	4b1f      	ldr	r3, [pc, #124]	; (8002bc8 <USBD_SetConfig+0x10c>)
 8002b4a:	781b      	ldrb	r3, [r3, #0]
 8002b4c:	461a      	mov	r2, r3
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	605a      	str	r2, [r3, #4]
        USBD_ClrClassConfig(pdev , cfgidx);
 8002b52:	4b1d      	ldr	r3, [pc, #116]	; (8002bc8 <USBD_SetConfig+0x10c>)
 8002b54:	781b      	ldrb	r3, [r3, #0]
 8002b56:	4619      	mov	r1, r3
 8002b58:	6878      	ldr	r0, [r7, #4]
 8002b5a:	f000 fa01 	bl	8002f60 <USBD_ClrClassConfig>
        USBD_CtlSendStatus(pdev);
 8002b5e:	6878      	ldr	r0, [r7, #4]
 8002b60:	f7ff fcf6 	bl	8002550 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlSendStatus(pdev);
      }
      break;
 8002b64:	e02d      	b.n	8002bc2 <USBD_SetConfig+0x106>
        pdev->dev_config = cfgidx;          
        USBD_ClrClassConfig(pdev , cfgidx);
        USBD_CtlSendStatus(pdev);
        
      } 
      else  if (cfgidx != pdev->dev_config) 
 8002b66:	4b18      	ldr	r3, [pc, #96]	; (8002bc8 <USBD_SetConfig+0x10c>)
 8002b68:	781b      	ldrb	r3, [r3, #0]
 8002b6a:	461a      	mov	r2, r3
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	685b      	ldr	r3, [r3, #4]
 8002b70:	429a      	cmp	r2, r3
 8002b72:	d01d      	beq.n	8002bb0 <USBD_SetConfig+0xf4>
      {
        /* Clear old configuration */
        USBD_ClrClassConfig(pdev , pdev->dev_config);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	685b      	ldr	r3, [r3, #4]
 8002b78:	b2db      	uxtb	r3, r3
 8002b7a:	4619      	mov	r1, r3
 8002b7c:	6878      	ldr	r0, [r7, #4]
 8002b7e:	f000 f9ef 	bl	8002f60 <USBD_ClrClassConfig>
        
        /* set new configuration */
        pdev->dev_config = cfgidx;
 8002b82:	4b11      	ldr	r3, [pc, #68]	; (8002bc8 <USBD_SetConfig+0x10c>)
 8002b84:	781b      	ldrb	r3, [r3, #0]
 8002b86:	461a      	mov	r2, r3
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	605a      	str	r2, [r3, #4]
        if(USBD_SetClassConfig(pdev , cfgidx) == USBD_FAIL)
 8002b8c:	4b0e      	ldr	r3, [pc, #56]	; (8002bc8 <USBD_SetConfig+0x10c>)
 8002b8e:	781b      	ldrb	r3, [r3, #0]
 8002b90:	4619      	mov	r1, r3
 8002b92:	6878      	ldr	r0, [r7, #4]
 8002b94:	f000 f9c4 	bl	8002f20 <USBD_SetClassConfig>
 8002b98:	4603      	mov	r3, r0
 8002b9a:	2b02      	cmp	r3, #2
 8002b9c:	d104      	bne.n	8002ba8 <USBD_SetConfig+0xec>
        {
          USBD_CtlError(pdev , req);  
 8002b9e:	6839      	ldr	r1, [r7, #0]
 8002ba0:	6878      	ldr	r0, [r7, #4]
 8002ba2:	f000 f8f1 	bl	8002d88 <USBD_CtlError>
          return;
 8002ba6:	e00c      	b.n	8002bc2 <USBD_SetConfig+0x106>
        }
        USBD_CtlSendStatus(pdev);
 8002ba8:	6878      	ldr	r0, [r7, #4]
 8002baa:	f7ff fcd1 	bl	8002550 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlSendStatus(pdev);
      }
      break;
 8002bae:	e008      	b.n	8002bc2 <USBD_SetConfig+0x106>
        }
        USBD_CtlSendStatus(pdev);
      }
      else
      {
        USBD_CtlSendStatus(pdev);
 8002bb0:	6878      	ldr	r0, [r7, #4]
 8002bb2:	f7ff fccd 	bl	8002550 <USBD_CtlSendStatus>
      }
      break;
 8002bb6:	e004      	b.n	8002bc2 <USBD_SetConfig+0x106>
      
    default:					
       USBD_CtlError(pdev , req);                     
 8002bb8:	6839      	ldr	r1, [r7, #0]
 8002bba:	6878      	ldr	r0, [r7, #4]
 8002bbc:	f000 f8e4 	bl	8002d88 <USBD_CtlError>
      break;
 8002bc0:	bf00      	nop
    }
  }
}
 8002bc2:	3708      	adds	r7, #8
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	bd80      	pop	{r7, pc}
 8002bc8:	200008d7 	.word	0x200008d7

08002bcc <USBD_GetConfig>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev , 
                           USBD_SetupReqTypedef *req)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b082      	sub	sp, #8
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
 8002bd4:	6039      	str	r1, [r7, #0]

  if (req->wLength != 1) 
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	88db      	ldrh	r3, [r3, #6]
 8002bda:	2b01      	cmp	r3, #1
 8002bdc:	d004      	beq.n	8002be8 <USBD_GetConfig+0x1c>
  {                   
     USBD_CtlError(pdev , req);
 8002bde:	6839      	ldr	r1, [r7, #0]
 8002be0:	6878      	ldr	r0, [r7, #4]
 8002be2:	f000 f8d1 	bl	8002d88 <USBD_CtlError>
    default:
       USBD_CtlError(pdev , req);
      break;
    }
  }
}
 8002be6:	e01f      	b.n	8002c28 <USBD_GetConfig+0x5c>
  {                   
     USBD_CtlError(pdev , req);
  }
  else 
  {
    switch (pdev->dev_state )  
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8002bee:	2b02      	cmp	r3, #2
 8002bf0:	d002      	beq.n	8002bf8 <USBD_GetConfig+0x2c>
 8002bf2:	2b03      	cmp	r3, #3
 8002bf4:	d00b      	beq.n	8002c0e <USBD_GetConfig+0x42>
 8002bf6:	e012      	b.n	8002c1e <USBD_GetConfig+0x52>
    {
    case USBD_STATE_ADDRESSED:                     
      pdev->dev_default_config = 0;
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	609a      	str	r2, [r3, #8]
      USBD_CtlSendData (pdev, 
                        (uint8_t *)&pdev->dev_default_config,
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	3308      	adds	r3, #8
  {
    switch (pdev->dev_state )  
    {
    case USBD_STATE_ADDRESSED:                     
      pdev->dev_default_config = 0;
      USBD_CtlSendData (pdev, 
 8002c02:	2201      	movs	r2, #1
 8002c04:	4619      	mov	r1, r3
 8002c06:	6878      	ldr	r0, [r7, #4]
 8002c08:	f7ff fc44 	bl	8002494 <USBD_CtlSendData>
                        (uint8_t *)&pdev->dev_default_config,
                        1);
      break;
 8002c0c:	e00c      	b.n	8002c28 <USBD_GetConfig+0x5c>
      
    case USBD_STATE_CONFIGURED:   
      
      USBD_CtlSendData (pdev, 
                        (uint8_t *)&pdev->dev_config,
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	3304      	adds	r3, #4
                        1);
      break;
      
    case USBD_STATE_CONFIGURED:   
      
      USBD_CtlSendData (pdev, 
 8002c12:	2201      	movs	r2, #1
 8002c14:	4619      	mov	r1, r3
 8002c16:	6878      	ldr	r0, [r7, #4]
 8002c18:	f7ff fc3c 	bl	8002494 <USBD_CtlSendData>
                        (uint8_t *)&pdev->dev_config,
                        1);
      break;
 8002c1c:	e004      	b.n	8002c28 <USBD_GetConfig+0x5c>
      
    default:
       USBD_CtlError(pdev , req);
 8002c1e:	6839      	ldr	r1, [r7, #0]
 8002c20:	6878      	ldr	r0, [r7, #4]
 8002c22:	f000 f8b1 	bl	8002d88 <USBD_CtlError>
      break;
 8002c26:	bf00      	nop
    }
  }
}
 8002c28:	bf00      	nop
 8002c2a:	3708      	adds	r7, #8
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	bd80      	pop	{r7, pc}

08002c30 <USBD_GetStatus>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev , 
                           USBD_SetupReqTypedef *req)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b082      	sub	sp, #8
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
 8002c38:	6039      	str	r1, [r7, #0]
  
    
  switch (pdev->dev_state) 
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8002c40:	3b02      	subs	r3, #2
 8002c42:	2b01      	cmp	r3, #1
 8002c44:	d815      	bhi.n	8002c72 <USBD_GetStatus+0x42>
  {
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    
#if ( USBD_SELF_POWERED == 1)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;                                  
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	2201      	movs	r2, #1
 8002c4a:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0;                                   
#endif
                      
    if (pdev->dev_remote_wakeup) 
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d005      	beq.n	8002c62 <USBD_GetStatus+0x32>
    {
       pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;                                
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	68db      	ldr	r3, [r3, #12]
 8002c5a:	f043 0202 	orr.w	r2, r3, #2
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	60da      	str	r2, [r3, #12]
    }
    
    USBD_CtlSendData (pdev, 
                      (uint8_t *)& pdev->dev_config_status,
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	330c      	adds	r3, #12
    if (pdev->dev_remote_wakeup) 
    {
       pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;                                
    }
    
    USBD_CtlSendData (pdev, 
 8002c66:	2202      	movs	r2, #2
 8002c68:	4619      	mov	r1, r3
 8002c6a:	6878      	ldr	r0, [r7, #4]
 8002c6c:	f7ff fc12 	bl	8002494 <USBD_CtlSendData>
                      (uint8_t *)& pdev->dev_config_status,
                      2);
    break;
 8002c70:	e004      	b.n	8002c7c <USBD_GetStatus+0x4c>
    
  default :
    USBD_CtlError(pdev , req);                        
 8002c72:	6839      	ldr	r1, [r7, #0]
 8002c74:	6878      	ldr	r0, [r7, #4]
 8002c76:	f000 f887 	bl	8002d88 <USBD_CtlError>
    break;
 8002c7a:	bf00      	nop
  }
}
 8002c7c:	bf00      	nop
 8002c7e:	3708      	adds	r7, #8
 8002c80:	46bd      	mov	sp, r7
 8002c82:	bd80      	pop	{r7, pc}

08002c84 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b082      	sub	sp, #8
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
 8002c8c:	6039      	str	r1, [r7, #0]

  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8002c8e:	683b      	ldr	r3, [r7, #0]
 8002c90:	885b      	ldrh	r3, [r3, #2]
 8002c92:	2b01      	cmp	r3, #1
 8002c94:	d10d      	bne.n	8002cb2 <USBD_SetFeature+0x2e>
  {
    pdev->dev_remote_wakeup = 1;  
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	2201      	movs	r2, #1
 8002c9a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    pdev->pClass->Setup (pdev, req);   
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8002ca4:	689b      	ldr	r3, [r3, #8]
 8002ca6:	6839      	ldr	r1, [r7, #0]
 8002ca8:	6878      	ldr	r0, [r7, #4]
 8002caa:	4798      	blx	r3
    USBD_CtlSendStatus(pdev);
 8002cac:	6878      	ldr	r0, [r7, #4]
 8002cae:	f7ff fc4f 	bl	8002550 <USBD_CtlSendStatus>
  }

}
 8002cb2:	bf00      	nop
 8002cb4:	3708      	adds	r7, #8
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	bd80      	pop	{r7, pc}
 8002cba:	bf00      	nop

08002cbc <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b082      	sub	sp, #8
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
 8002cc4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8002ccc:	3b02      	subs	r3, #2
 8002cce:	2b01      	cmp	r3, #1
 8002cd0:	d812      	bhi.n	8002cf8 <USBD_ClrFeature+0x3c>
  {
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP) 
 8002cd2:	683b      	ldr	r3, [r7, #0]
 8002cd4:	885b      	ldrh	r3, [r3, #2]
 8002cd6:	2b01      	cmp	r3, #1
 8002cd8:	d113      	bne.n	8002d02 <USBD_ClrFeature+0x46>
    {
      pdev->dev_remote_wakeup = 0; 
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	2200      	movs	r2, #0
 8002cde:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
      pdev->pClass->Setup (pdev, req);   
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8002ce8:	689b      	ldr	r3, [r3, #8]
 8002cea:	6839      	ldr	r1, [r7, #0]
 8002cec:	6878      	ldr	r0, [r7, #4]
 8002cee:	4798      	blx	r3
      USBD_CtlSendStatus(pdev);
 8002cf0:	6878      	ldr	r0, [r7, #4]
 8002cf2:	f7ff fc2d 	bl	8002550 <USBD_CtlSendStatus>
    }
    break;
 8002cf6:	e004      	b.n	8002d02 <USBD_ClrFeature+0x46>
    
  default :
     USBD_CtlError(pdev , req);
 8002cf8:	6839      	ldr	r1, [r7, #0]
 8002cfa:	6878      	ldr	r0, [r7, #4]
 8002cfc:	f000 f844 	bl	8002d88 <USBD_CtlError>
    break;
 8002d00:	e000      	b.n	8002d04 <USBD_ClrFeature+0x48>
    {
      pdev->dev_remote_wakeup = 0; 
      pdev->pClass->Setup (pdev, req);   
      USBD_CtlSendStatus(pdev);
    }
    break;
 8002d02:	bf00      	nop
    
  default :
     USBD_CtlError(pdev , req);
    break;
  }
}
 8002d04:	bf00      	nop
 8002d06:	3708      	adds	r7, #8
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	bd80      	pop	{r7, pc}

08002d0c <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8002d0c:	b480      	push	{r7}
 8002d0e:	b083      	sub	sp, #12
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
 8002d14:	6039      	str	r1, [r7, #0]
  req->bmRequest     = *(uint8_t *)  (pdata);
 8002d16:	683b      	ldr	r3, [r7, #0]
 8002d18:	781a      	ldrb	r2, [r3, #0]
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	701a      	strb	r2, [r3, #0]
  req->bRequest      = *(uint8_t *)  (pdata +  1);
 8002d1e:	683b      	ldr	r3, [r7, #0]
 8002d20:	785a      	ldrb	r2, [r3, #1]
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	705a      	strb	r2, [r3, #1]
  req->wValue        = SWAPBYTE      (pdata +  2);
 8002d26:	683b      	ldr	r3, [r7, #0]
 8002d28:	3302      	adds	r3, #2
 8002d2a:	781b      	ldrb	r3, [r3, #0]
 8002d2c:	b29a      	uxth	r2, r3
 8002d2e:	683b      	ldr	r3, [r7, #0]
 8002d30:	3303      	adds	r3, #3
 8002d32:	781b      	ldrb	r3, [r3, #0]
 8002d34:	b29b      	uxth	r3, r3
 8002d36:	021b      	lsls	r3, r3, #8
 8002d38:	b29b      	uxth	r3, r3
 8002d3a:	4413      	add	r3, r2
 8002d3c:	b29a      	uxth	r2, r3
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	805a      	strh	r2, [r3, #2]
  req->wIndex        = SWAPBYTE      (pdata +  4);
 8002d42:	683b      	ldr	r3, [r7, #0]
 8002d44:	3304      	adds	r3, #4
 8002d46:	781b      	ldrb	r3, [r3, #0]
 8002d48:	b29a      	uxth	r2, r3
 8002d4a:	683b      	ldr	r3, [r7, #0]
 8002d4c:	3305      	adds	r3, #5
 8002d4e:	781b      	ldrb	r3, [r3, #0]
 8002d50:	b29b      	uxth	r3, r3
 8002d52:	021b      	lsls	r3, r3, #8
 8002d54:	b29b      	uxth	r3, r3
 8002d56:	4413      	add	r3, r2
 8002d58:	b29a      	uxth	r2, r3
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	809a      	strh	r2, [r3, #4]
  req->wLength       = SWAPBYTE      (pdata +  6);
 8002d5e:	683b      	ldr	r3, [r7, #0]
 8002d60:	3306      	adds	r3, #6
 8002d62:	781b      	ldrb	r3, [r3, #0]
 8002d64:	b29a      	uxth	r2, r3
 8002d66:	683b      	ldr	r3, [r7, #0]
 8002d68:	3307      	adds	r3, #7
 8002d6a:	781b      	ldrb	r3, [r3, #0]
 8002d6c:	b29b      	uxth	r3, r3
 8002d6e:	021b      	lsls	r3, r3, #8
 8002d70:	b29b      	uxth	r3, r3
 8002d72:	4413      	add	r3, r2
 8002d74:	b29a      	uxth	r2, r3
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	80da      	strh	r2, [r3, #6]

}
 8002d7a:	bf00      	nop
 8002d7c:	370c      	adds	r7, #12
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d84:	4770      	bx	lr
 8002d86:	bf00      	nop

08002d88 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b082      	sub	sp, #8
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
 8002d90:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev , 0x80);
 8002d92:	2180      	movs	r1, #128	; 0x80
 8002d94:	6878      	ldr	r0, [r7, #4]
 8002d96:	f7fe fb75 	bl	8001484 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev , 0);
 8002d9a:	2100      	movs	r1, #0
 8002d9c:	6878      	ldr	r0, [r7, #4]
 8002d9e:	f7fe fb71 	bl	8001484 <USBD_LL_StallEP>
}
 8002da2:	bf00      	nop
 8002da4:	3708      	adds	r7, #8
 8002da6:	46bd      	mov	sp, r7
 8002da8:	bd80      	pop	{r7, pc}
 8002daa:	bf00      	nop

08002dac <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b086      	sub	sp, #24
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	60f8      	str	r0, [r7, #12]
 8002db4:	60b9      	str	r1, [r7, #8]
 8002db6:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0;
 8002db8:	2300      	movs	r3, #0
 8002dba:	75fb      	strb	r3, [r7, #23]
  
  if (desc != NULL) 
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d033      	beq.n	8002e2a <USBD_GetString+0x7e>
  {
    *len =  USBD_GetLen(desc) * 2 + 2;    
 8002dc2:	68f8      	ldr	r0, [r7, #12]
 8002dc4:	f000 f836 	bl	8002e34 <USBD_GetLen>
 8002dc8:	4603      	mov	r3, r0
 8002dca:	3301      	adds	r3, #1
 8002dcc:	b29b      	uxth	r3, r3
 8002dce:	005b      	lsls	r3, r3, #1
 8002dd0:	b29a      	uxth	r2, r3
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *len;
 8002dd6:	7dfb      	ldrb	r3, [r7, #23]
 8002dd8:	1c5a      	adds	r2, r3, #1
 8002dda:	75fa      	strb	r2, [r7, #23]
 8002ddc:	461a      	mov	r2, r3
 8002dde:	68bb      	ldr	r3, [r7, #8]
 8002de0:	4413      	add	r3, r2
 8002de2:	687a      	ldr	r2, [r7, #4]
 8002de4:	8812      	ldrh	r2, [r2, #0]
 8002de6:	b2d2      	uxtb	r2, r2
 8002de8:	701a      	strb	r2, [r3, #0]
    unicode[idx++] =  USB_DESC_TYPE_STRING;
 8002dea:	7dfb      	ldrb	r3, [r7, #23]
 8002dec:	1c5a      	adds	r2, r3, #1
 8002dee:	75fa      	strb	r2, [r7, #23]
 8002df0:	461a      	mov	r2, r3
 8002df2:	68bb      	ldr	r3, [r7, #8]
 8002df4:	4413      	add	r3, r2
 8002df6:	2203      	movs	r2, #3
 8002df8:	701a      	strb	r2, [r3, #0]
    
    while (*desc != '\0') 
 8002dfa:	e012      	b.n	8002e22 <USBD_GetString+0x76>
    {
      unicode[idx++] = *desc++;
 8002dfc:	7dfb      	ldrb	r3, [r7, #23]
 8002dfe:	1c5a      	adds	r2, r3, #1
 8002e00:	75fa      	strb	r2, [r7, #23]
 8002e02:	461a      	mov	r2, r3
 8002e04:	68bb      	ldr	r3, [r7, #8]
 8002e06:	441a      	add	r2, r3
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	1c59      	adds	r1, r3, #1
 8002e0c:	60f9      	str	r1, [r7, #12]
 8002e0e:	781b      	ldrb	r3, [r3, #0]
 8002e10:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0x00;
 8002e12:	7dfb      	ldrb	r3, [r7, #23]
 8002e14:	1c5a      	adds	r2, r3, #1
 8002e16:	75fa      	strb	r2, [r7, #23]
 8002e18:	461a      	mov	r2, r3
 8002e1a:	68bb      	ldr	r3, [r7, #8]
 8002e1c:	4413      	add	r3, r2
 8002e1e:	2200      	movs	r2, #0
 8002e20:	701a      	strb	r2, [r3, #0]
  {
    *len =  USBD_GetLen(desc) * 2 + 2;    
    unicode[idx++] = *len;
    unicode[idx++] =  USB_DESC_TYPE_STRING;
    
    while (*desc != '\0') 
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	781b      	ldrb	r3, [r3, #0]
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d1e8      	bne.n	8002dfc <USBD_GetString+0x50>
    {
      unicode[idx++] = *desc++;
      unicode[idx++] =  0x00;
    }
  } 
}
 8002e2a:	bf00      	nop
 8002e2c:	3718      	adds	r7, #24
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	bd80      	pop	{r7, pc}
 8002e32:	bf00      	nop

08002e34 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8002e34:	b480      	push	{r7}
 8002e36:	b085      	sub	sp, #20
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
    uint8_t  len = 0;
 8002e3c:	2300      	movs	r3, #0
 8002e3e:	73fb      	strb	r3, [r7, #15]

    while (*buf != '\0') 
 8002e40:	e005      	b.n	8002e4e <USBD_GetLen+0x1a>
    {
        len++;
 8002e42:	7bfb      	ldrb	r3, [r7, #15]
 8002e44:	3301      	adds	r3, #1
 8002e46:	73fb      	strb	r3, [r7, #15]
        buf++;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	3301      	adds	r3, #1
 8002e4c:	607b      	str	r3, [r7, #4]
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
    uint8_t  len = 0;

    while (*buf != '\0') 
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	781b      	ldrb	r3, [r3, #0]
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d1f5      	bne.n	8002e42 <USBD_GetLen+0xe>
    {
        len++;
        buf++;
    }

    return len;
 8002e56:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e58:	4618      	mov	r0, r3
 8002e5a:	3714      	adds	r7, #20
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e62:	4770      	bx	lr

08002e64 <USBD_Init>:
* @param  pdesc: Descriptor structure address
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev, USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	b084      	sub	sp, #16
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	60f8      	str	r0, [r7, #12]
 8002e6c:	60b9      	str	r1, [r7, #8]
 8002e6e:	4613      	mov	r3, r2
 8002e70:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if(pdev == NULL)
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d101      	bne.n	8002e7c <USBD_Init+0x18>
  {
    USBD_ErrLog("Invalid Device handle");
    return USBD_FAIL; 
 8002e78:	2302      	movs	r3, #2
 8002e7a:	e01a      	b.n	8002eb2 <USBD_Init+0x4e>
  }
  
  /* Unlink previous class*/
  if(pdev->pClass != NULL)
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d003      	beq.n	8002e8e <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	2200      	movs	r2, #0
 8002e8a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  }
  
  /* Assign USBD Descriptors */
  if(pdesc != NULL)
 8002e8e:	68bb      	ldr	r3, [r7, #8]
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d003      	beq.n	8002e9c <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	68ba      	ldr	r2, [r7, #8]
 8002e98:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
  }
  
  /* Set Device initial State */
  pdev->dev_state  = USBD_STATE_DEFAULT;
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	2201      	movs	r2, #1
 8002ea0:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
  pdev->id = id;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	79fa      	ldrb	r2, [r7, #7]
 8002ea8:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8002eaa:	68f8      	ldr	r0, [r7, #12]
 8002eac:	f7fe fa50 	bl	8001350 <USBD_LL_Init>
  
  return USBD_OK; 
 8002eb0:	2300      	movs	r3, #0
}
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	3710      	adds	r7, #16
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	bd80      	pop	{r7, pc}
 8002eba:	bf00      	nop

08002ebc <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	b085      	sub	sp, #20
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
 8002ec4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef   status = USBD_OK;
 8002ec6:	2300      	movs	r3, #0
 8002ec8:	73fb      	strb	r3, [r7, #15]
  if(pclass != 0)
 8002eca:	683b      	ldr	r3, [r7, #0]
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d006      	beq.n	8002ede <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	683a      	ldr	r2, [r7, #0]
 8002ed4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    status = USBD_OK;
 8002ed8:	2300      	movs	r3, #0
 8002eda:	73fb      	strb	r3, [r7, #15]
 8002edc:	e001      	b.n	8002ee2 <USBD_RegisterClass+0x26>
  }
  else
  {
    USBD_ErrLog("Invalid Class handle");
    status = USBD_FAIL; 
 8002ede:	2302      	movs	r3, #2
 8002ee0:	73fb      	strb	r3, [r7, #15]
  }
  
  return status;
 8002ee2:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	3714      	adds	r7, #20
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eee:	4770      	bx	lr

08002ef0 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start  (USBD_HandleTypeDef *pdev)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	b082      	sub	sp, #8
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
  
  /* Start the low level driver  */
  USBD_LL_Start(pdev); 
 8002ef8:	6878      	ldr	r0, [r7, #4]
 8002efa:	f7fe fa85 	bl	8001408 <USBD_LL_Start>
  
  return USBD_OK;  
 8002efe:	2300      	movs	r3, #0
}
 8002f00:	4618      	mov	r0, r3
 8002f02:	3708      	adds	r7, #8
 8002f04:	46bd      	mov	sp, r7
 8002f06:	bd80      	pop	{r7, pc}

08002f08 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode (USBD_HandleTypeDef  *pdev) 
{
 8002f08:	b480      	push	{r7}
 8002f0a:	b083      	sub	sp, #12
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]
  return USBD_OK;
 8002f10:	2300      	movs	r3, #0
}
 8002f12:	4618      	mov	r0, r3
 8002f14:	370c      	adds	r7, #12
 8002f16:	46bd      	mov	sp, r7
 8002f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1c:	4770      	bx	lr
 8002f1e:	bf00      	nop

08002f20 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8002f20:	b580      	push	{r7, lr}
 8002f22:	b084      	sub	sp, #16
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]
 8002f28:	460b      	mov	r3, r1
 8002f2a:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef   ret = USBD_FAIL;
 8002f2c:	2302      	movs	r3, #2
 8002f2e:	73fb      	strb	r3, [r7, #15]
  
  if(pdev->pClass != NULL)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d00c      	beq.n	8002f54 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if(pdev->pClass->Init(pdev, cfgidx) == 0)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	78fa      	ldrb	r2, [r7, #3]
 8002f44:	4611      	mov	r1, r2
 8002f46:	6878      	ldr	r0, [r7, #4]
 8002f48:	4798      	blx	r3
 8002f4a:	4603      	mov	r3, r0
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d101      	bne.n	8002f54 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8002f50:	2300      	movs	r3, #0
 8002f52:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret; 
 8002f54:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f56:	4618      	mov	r0, r3
 8002f58:	3710      	adds	r7, #16
 8002f5a:	46bd      	mov	sp, r7
 8002f5c:	bd80      	pop	{r7, pc}
 8002f5e:	bf00      	nop

08002f60 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b082      	sub	sp, #8
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]
 8002f68:	460b      	mov	r3, r1
 8002f6a:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);  
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8002f72:	685b      	ldr	r3, [r3, #4]
 8002f74:	78fa      	ldrb	r2, [r7, #3]
 8002f76:	4611      	mov	r1, r2
 8002f78:	6878      	ldr	r0, [r7, #4]
 8002f7a:	4798      	blx	r3
  return USBD_OK;
 8002f7c:	2300      	movs	r3, #0
}
 8002f7e:	4618      	mov	r0, r3
 8002f80:	3708      	adds	r7, #8
 8002f82:	46bd      	mov	sp, r7
 8002f84:	bd80      	pop	{r7, pc}
 8002f86:	bf00      	nop

08002f88 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b082      	sub	sp, #8
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]
 8002f90:	6039      	str	r1, [r7, #0]

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8002f98:	6839      	ldr	r1, [r7, #0]
 8002f9a:	4618      	mov	r0, r3
 8002f9c:	f7ff feb6 	bl	8002d0c <USBD_ParseSetupRequest>
  
  pdev->ep0_state = USBD_EP0_SETUP;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2201      	movs	r2, #1
 8002fa4:	f8c3 21f4 	str.w	r2, [r3, #500]	; 0x1f4
  pdev->ep0_data_len = pdev->request.wLength;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	f8b3 320e 	ldrh.w	r3, [r3, #526]	; 0x20e
 8002fae:	461a      	mov	r2, r3
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	f8c3 21f8 	str.w	r2, [r3, #504]	; 0x1f8
  
  switch (pdev->request.bmRequest & 0x1F) 
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 8002fbc:	f003 031f 	and.w	r3, r3, #31
 8002fc0:	2b01      	cmp	r3, #1
 8002fc2:	d00b      	beq.n	8002fdc <USBD_LL_SetupStage+0x54>
 8002fc4:	2b02      	cmp	r3, #2
 8002fc6:	d011      	beq.n	8002fec <USBD_LL_SetupStage+0x64>
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d117      	bne.n	8002ffc <USBD_LL_SetupStage+0x74>
  {
  case USB_REQ_RECIPIENT_DEVICE:   
    USBD_StdDevReq (pdev, &pdev->request);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8002fd2:	4619      	mov	r1, r3
 8002fd4:	6878      	ldr	r0, [r7, #4]
 8002fd6:	f7ff fae3 	bl	80025a0 <USBD_StdDevReq>
    break;
 8002fda:	e01a      	b.n	8003012 <USBD_LL_SetupStage+0x8a>
    
  case USB_REQ_RECIPIENT_INTERFACE:     
    USBD_StdItfReq(pdev, &pdev->request);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8002fe2:	4619      	mov	r1, r3
 8002fe4:	6878      	ldr	r0, [r7, #4]
 8002fe6:	f7ff fb2b 	bl	8002640 <USBD_StdItfReq>
    break;
 8002fea:	e012      	b.n	8003012 <USBD_LL_SetupStage+0x8a>
    
  case USB_REQ_RECIPIENT_ENDPOINT:        
    USBD_StdEPReq(pdev, &pdev->request);   
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8002ff2:	4619      	mov	r1, r3
 8002ff4:	6878      	ldr	r0, [r7, #4]
 8002ff6:	f7ff fb57 	bl	80026a8 <USBD_StdEPReq>
    break;
 8002ffa:	e00a      	b.n	8003012 <USBD_LL_SetupStage+0x8a>
    
  default:           
    USBD_LL_StallEP(pdev , pdev->request.bmRequest & 0x80);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 8003002:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8003006:	b2db      	uxtb	r3, r3
 8003008:	4619      	mov	r1, r3
 800300a:	6878      	ldr	r0, [r7, #4]
 800300c:	f7fe fa3a 	bl	8001484 <USBD_LL_StallEP>
    break;
 8003010:	bf00      	nop
  }  
  return USBD_OK;  
 8003012:	2300      	movs	r3, #0
}
 8003014:	4618      	mov	r0, r3
 8003016:	3708      	adds	r7, #8
 8003018:	46bd      	mov	sp, r7
 800301a:	bd80      	pop	{r7, pc}

0800301c <USBD_LL_DataOutStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev , uint8_t epnum, uint8_t *pdata)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b086      	sub	sp, #24
 8003020:	af00      	add	r7, sp, #0
 8003022:	60f8      	str	r0, [r7, #12]
 8003024:	460b      	mov	r3, r1
 8003026:	607a      	str	r2, [r7, #4]
 8003028:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef    *pep;
  
  if(epnum == 0) 
 800302a:	7afb      	ldrb	r3, [r7, #11]
 800302c:	2b00      	cmp	r3, #0
 800302e:	d138      	bne.n	80030a2 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	f503 7382 	add.w	r3, r3, #260	; 0x104
 8003036:	617b      	str	r3, [r7, #20]
    
    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	f8d3 31f4 	ldr.w	r3, [r3, #500]	; 0x1f4
 800303e:	2b03      	cmp	r3, #3
 8003040:	d142      	bne.n	80030c8 <USBD_LL_DataOutStage+0xac>
    {
      if(pep->rem_length > pep->maxpacket)
 8003042:	697b      	ldr	r3, [r7, #20]
 8003044:	689a      	ldr	r2, [r3, #8]
 8003046:	697b      	ldr	r3, [r7, #20]
 8003048:	68db      	ldr	r3, [r3, #12]
 800304a:	429a      	cmp	r2, r3
 800304c:	d914      	bls.n	8003078 <USBD_LL_DataOutStage+0x5c>
      {
        pep->rem_length -=  pep->maxpacket;
 800304e:	697b      	ldr	r3, [r7, #20]
 8003050:	689a      	ldr	r2, [r3, #8]
 8003052:	697b      	ldr	r3, [r7, #20]
 8003054:	68db      	ldr	r3, [r3, #12]
 8003056:	1ad2      	subs	r2, r2, r3
 8003058:	697b      	ldr	r3, [r7, #20]
 800305a:	609a      	str	r2, [r3, #8]
       
        USBD_CtlContinueRx (pdev, 
                            pdata,
                            MIN(pep->rem_length ,pep->maxpacket));
 800305c:	697b      	ldr	r3, [r7, #20]
 800305e:	68da      	ldr	r2, [r3, #12]
 8003060:	697b      	ldr	r3, [r7, #20]
 8003062:	689b      	ldr	r3, [r3, #8]
 8003064:	4293      	cmp	r3, r2
 8003066:	bf28      	it	cs
 8003068:	4613      	movcs	r3, r2
    {
      if(pep->rem_length > pep->maxpacket)
      {
        pep->rem_length -=  pep->maxpacket;
       
        USBD_CtlContinueRx (pdev, 
 800306a:	b29b      	uxth	r3, r3
 800306c:	461a      	mov	r2, r3
 800306e:	6879      	ldr	r1, [r7, #4]
 8003070:	68f8      	ldr	r0, [r7, #12]
 8003072:	f7ff fa5b 	bl	800252c <USBD_CtlContinueRx>
 8003076:	e027      	b.n	80030c8 <USBD_LL_DataOutStage+0xac>
                            pdata,
                            MIN(pep->rem_length ,pep->maxpacket));
      }
      else
      {
        if((pdev->pClass->EP0_RxReady != NULL)&&
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800307e:	691b      	ldr	r3, [r3, #16]
 8003080:	2b00      	cmp	r3, #0
 8003082:	d00a      	beq.n	800309a <USBD_LL_DataOutStage+0x7e>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
                            pdata,
                            MIN(pep->rem_length ,pep->maxpacket));
      }
      else
      {
        if((pdev->pClass->EP0_RxReady != NULL)&&
 800308a:	2b03      	cmp	r3, #3
 800308c:	d105      	bne.n	800309a <USBD_LL_DataOutStage+0x7e>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
        {
          pdev->pClass->EP0_RxReady(pdev); 
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8003094:	691b      	ldr	r3, [r3, #16]
 8003096:	68f8      	ldr	r0, [r7, #12]
 8003098:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800309a:	68f8      	ldr	r0, [r7, #12]
 800309c:	f7ff fa58 	bl	8002550 <USBD_CtlSendStatus>
 80030a0:	e012      	b.n	80030c8 <USBD_LL_DataOutStage+0xac>
      }
    }
  }
  else if((pdev->pClass->DataOut != NULL)&&
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80030a8:	699b      	ldr	r3, [r3, #24]
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d00c      	beq.n	80030c8 <USBD_LL_DataOutStage+0xac>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
        }
        USBD_CtlSendStatus(pdev);
      }
    }
  }
  else if((pdev->pClass->DataOut != NULL)&&
 80030b4:	2b03      	cmp	r3, #3
 80030b6:	d107      	bne.n	80030c8 <USBD_LL_DataOutStage+0xac>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
  {
    pdev->pClass->DataOut(pdev, epnum); 
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80030be:	699b      	ldr	r3, [r3, #24]
 80030c0:	7afa      	ldrb	r2, [r7, #11]
 80030c2:	4611      	mov	r1, r2
 80030c4:	68f8      	ldr	r0, [r7, #12]
 80030c6:	4798      	blx	r3
  }  
  return USBD_OK;
 80030c8:	2300      	movs	r3, #0
}
 80030ca:	4618      	mov	r0, r3
 80030cc:	3718      	adds	r7, #24
 80030ce:	46bd      	mov	sp, r7
 80030d0:	bd80      	pop	{r7, pc}
 80030d2:	bf00      	nop

080030d4 <USBD_LL_DataInStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev ,uint8_t epnum, uint8_t *pdata)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	b086      	sub	sp, #24
 80030d8:	af00      	add	r7, sp, #0
 80030da:	60f8      	str	r0, [r7, #12]
 80030dc:	460b      	mov	r3, r1
 80030de:	607a      	str	r2, [r7, #4]
 80030e0:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef    *pep;
    
  if(epnum == 0) 
 80030e2:	7afb      	ldrb	r3, [r7, #11]
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d16c      	bne.n	80031c2 <USBD_LL_DataInStage+0xee>
  {
    pep = &pdev->ep_in[0];
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	3314      	adds	r3, #20
 80030ec:	617b      	str	r3, [r7, #20]
    
    if ( pdev->ep0_state == USBD_EP0_DATA_IN)
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	f8d3 31f4 	ldr.w	r3, [r3, #500]	; 0x1f4
 80030f4:	2b02      	cmp	r3, #2
 80030f6:	d157      	bne.n	80031a8 <USBD_LL_DataInStage+0xd4>
    {
      if(pep->rem_length > pep->maxpacket)
 80030f8:	697b      	ldr	r3, [r7, #20]
 80030fa:	689a      	ldr	r2, [r3, #8]
 80030fc:	697b      	ldr	r3, [r7, #20]
 80030fe:	68db      	ldr	r3, [r3, #12]
 8003100:	429a      	cmp	r2, r3
 8003102:	d915      	bls.n	8003130 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -=  pep->maxpacket;
 8003104:	697b      	ldr	r3, [r7, #20]
 8003106:	689a      	ldr	r2, [r3, #8]
 8003108:	697b      	ldr	r3, [r7, #20]
 800310a:	68db      	ldr	r3, [r3, #12]
 800310c:	1ad2      	subs	r2, r2, r3
 800310e:	697b      	ldr	r3, [r7, #20]
 8003110:	609a      	str	r2, [r3, #8]
        
        USBD_CtlContinueSendData (pdev, 
                                  pdata, 
                                  pep->rem_length);
 8003112:	697b      	ldr	r3, [r7, #20]
 8003114:	689b      	ldr	r3, [r3, #8]
    {
      if(pep->rem_length > pep->maxpacket)
      {
        pep->rem_length -=  pep->maxpacket;
        
        USBD_CtlContinueSendData (pdev, 
 8003116:	b29b      	uxth	r3, r3
 8003118:	461a      	mov	r2, r3
 800311a:	6879      	ldr	r1, [r7, #4]
 800311c:	68f8      	ldr	r0, [r7, #12]
 800311e:	f7ff f9d5 	bl	80024cc <USBD_CtlContinueSendData>
                                  pdata, 
                                  pep->rem_length);
        
        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 8003122:	2300      	movs	r3, #0
 8003124:	2200      	movs	r2, #0
 8003126:	2100      	movs	r1, #0
 8003128:	68f8      	ldr	r0, [r7, #12]
 800312a:	f7fe fa2b 	bl	8001584 <USBD_LL_PrepareReceive>
 800312e:	e03b      	b.n	80031a8 <USBD_LL_DataInStage+0xd4>
                                NULL,
                                0);  
      }
      else
      { /* last packet is MPS multiple, so send ZLP packet */
        if((pep->total_length % pep->maxpacket == 0) &&
 8003130:	697b      	ldr	r3, [r7, #20]
 8003132:	685b      	ldr	r3, [r3, #4]
 8003134:	697a      	ldr	r2, [r7, #20]
 8003136:	68d2      	ldr	r2, [r2, #12]
 8003138:	fbb3 f1f2 	udiv	r1, r3, r2
 800313c:	fb02 f201 	mul.w	r2, r2, r1
 8003140:	1a9b      	subs	r3, r3, r2
 8003142:	2b00      	cmp	r3, #0
 8003144:	d11c      	bne.n	8003180 <USBD_LL_DataInStage+0xac>
           (pep->total_length >= pep->maxpacket) &&
 8003146:	697b      	ldr	r3, [r7, #20]
 8003148:	685a      	ldr	r2, [r3, #4]
 800314a:	697b      	ldr	r3, [r7, #20]
 800314c:	68db      	ldr	r3, [r3, #12]
                                NULL,
                                0);  
      }
      else
      { /* last packet is MPS multiple, so send ZLP packet */
        if((pep->total_length % pep->maxpacket == 0) &&
 800314e:	429a      	cmp	r2, r3
 8003150:	d316      	bcc.n	8003180 <USBD_LL_DataInStage+0xac>
           (pep->total_length >= pep->maxpacket) &&
             (pep->total_length < pdev->ep0_data_len ))
 8003152:	697b      	ldr	r3, [r7, #20]
 8003154:	685a      	ldr	r2, [r3, #4]
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	f8d3 31f8 	ldr.w	r3, [r3, #504]	; 0x1f8
                                0);  
      }
      else
      { /* last packet is MPS multiple, so send ZLP packet */
        if((pep->total_length % pep->maxpacket == 0) &&
           (pep->total_length >= pep->maxpacket) &&
 800315c:	429a      	cmp	r2, r3
 800315e:	d20f      	bcs.n	8003180 <USBD_LL_DataInStage+0xac>
             (pep->total_length < pdev->ep0_data_len ))
        {
          
          USBD_CtlContinueSendData(pdev , NULL, 0);
 8003160:	2200      	movs	r2, #0
 8003162:	2100      	movs	r1, #0
 8003164:	68f8      	ldr	r0, [r7, #12]
 8003166:	f7ff f9b1 	bl	80024cc <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0;
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	2200      	movs	r2, #0
 800316e:	f8c3 21f8 	str.w	r2, [r3, #504]	; 0x1f8
          
        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 8003172:	2300      	movs	r3, #0
 8003174:	2200      	movs	r2, #0
 8003176:	2100      	movs	r1, #0
 8003178:	68f8      	ldr	r0, [r7, #12]
 800317a:	f7fe fa03 	bl	8001584 <USBD_LL_PrepareReceive>
 800317e:	e013      	b.n	80031a8 <USBD_LL_DataInStage+0xd4>
                                NULL,
                                0);
        }
        else
        {
          if((pdev->pClass->EP0_TxSent != NULL)&&
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8003186:	68db      	ldr	r3, [r3, #12]
 8003188:	2b00      	cmp	r3, #0
 800318a:	d00a      	beq.n	80031a2 <USBD_LL_DataInStage+0xce>
             (pdev->dev_state == USBD_STATE_CONFIGURED))
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
                                NULL,
                                0);
        }
        else
        {
          if((pdev->pClass->EP0_TxSent != NULL)&&
 8003192:	2b03      	cmp	r3, #3
 8003194:	d105      	bne.n	80031a2 <USBD_LL_DataInStage+0xce>
             (pdev->dev_state == USBD_STATE_CONFIGURED))
          {
            pdev->pClass->EP0_TxSent(pdev); 
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800319c:	68db      	ldr	r3, [r3, #12]
 800319e:	68f8      	ldr	r0, [r7, #12]
 80031a0:	4798      	blx	r3
          }          
          USBD_CtlReceiveStatus(pdev);
 80031a2:	68f8      	ldr	r0, [r7, #12]
 80031a4:	f7ff f9e8 	bl	8002578 <USBD_CtlReceiveStatus>
        }
      }
    }
    if (pdev->dev_test_mode == 1)
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 80031ae:	2b01      	cmp	r3, #1
 80031b0:	d11a      	bne.n	80031e8 <USBD_LL_DataInStage+0x114>
    {
      USBD_RunTestMode(pdev); 
 80031b2:	68f8      	ldr	r0, [r7, #12]
 80031b4:	f7ff fea8 	bl	8002f08 <USBD_RunTestMode>
      pdev->dev_test_mode = 0;
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	2200      	movs	r2, #0
 80031bc:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
 80031c0:	e012      	b.n	80031e8 <USBD_LL_DataInStage+0x114>
    }
  }
  else if((pdev->pClass->DataIn != NULL)&& 
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80031c8:	695b      	ldr	r3, [r3, #20]
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d00c      	beq.n	80031e8 <USBD_LL_DataInStage+0x114>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
    {
      USBD_RunTestMode(pdev); 
      pdev->dev_test_mode = 0;
    }
  }
  else if((pdev->pClass->DataIn != NULL)&& 
 80031d4:	2b03      	cmp	r3, #3
 80031d6:	d107      	bne.n	80031e8 <USBD_LL_DataInStage+0x114>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
  {
    pdev->pClass->DataIn(pdev, epnum); 
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80031de:	695b      	ldr	r3, [r3, #20]
 80031e0:	7afa      	ldrb	r2, [r7, #11]
 80031e2:	4611      	mov	r1, r2
 80031e4:	68f8      	ldr	r0, [r7, #12]
 80031e6:	4798      	blx	r3
  }  
  return USBD_OK;
 80031e8:	2300      	movs	r3, #0
}
 80031ea:	4618      	mov	r0, r3
 80031ec:	3718      	adds	r7, #24
 80031ee:	46bd      	mov	sp, r7
 80031f0:	bd80      	pop	{r7, pc}
 80031f2:	bf00      	nop

080031f4 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	b082      	sub	sp, #8
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev,
 80031fc:	2340      	movs	r3, #64	; 0x40
 80031fe:	2200      	movs	r2, #0
 8003200:	2100      	movs	r1, #0
 8003202:	6878      	ldr	r0, [r7, #4]
 8003204:	f7fe f910 	bl	8001428 <USBD_LL_OpenEP>
              0x00,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	2240      	movs	r2, #64	; 0x40
 800320c:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
  
  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev,
 8003210:	2340      	movs	r3, #64	; 0x40
 8003212:	2200      	movs	r2, #0
 8003214:	2180      	movs	r1, #128	; 0x80
 8003216:	6878      	ldr	r0, [r7, #4]
 8003218:	f7fe f906 	bl	8001428 <USBD_LL_OpenEP>
              0x80,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2240      	movs	r2, #64	; 0x40
 8003220:	621a      	str	r2, [r3, #32]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	2201      	movs	r2, #1
 8003226:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
  
  if (pdev->pClassData) 
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8003230:	2b00      	cmp	r3, #0
 8003232:	d009      	beq.n	8003248 <USBD_LL_Reset+0x54>
    pdev->pClass->DeInit(pdev, pdev->dev_config);  
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800323a:	685b      	ldr	r3, [r3, #4]
 800323c:	687a      	ldr	r2, [r7, #4]
 800323e:	6852      	ldr	r2, [r2, #4]
 8003240:	b2d2      	uxtb	r2, r2
 8003242:	4611      	mov	r1, r2
 8003244:	6878      	ldr	r0, [r7, #4]
 8003246:	4798      	blx	r3
 
  
  return USBD_OK;
 8003248:	2300      	movs	r3, #0
}
 800324a:	4618      	mov	r0, r3
 800324c:	3708      	adds	r7, #8
 800324e:	46bd      	mov	sp, r7
 8003250:	bd80      	pop	{r7, pc}
 8003252:	bf00      	nop

08003254 <USBD_LL_SetSpeed>:
*         Handle Reset event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef  *pdev, USBD_SpeedTypeDef speed)
{
 8003254:	b480      	push	{r7}
 8003256:	b083      	sub	sp, #12
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
 800325c:	460b      	mov	r3, r1
 800325e:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	78fa      	ldrb	r2, [r7, #3]
 8003264:	741a      	strb	r2, [r3, #16]
  return USBD_OK;
 8003266:	2300      	movs	r3, #0
}
 8003268:	4618      	mov	r0, r3
 800326a:	370c      	adds	r7, #12
 800326c:	46bd      	mov	sp, r7
 800326e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003272:	4770      	bx	lr

08003274 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef  *pdev)
{
 8003274:	b480      	push	{r7}
 8003276:	b083      	sub	sp, #12
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	f893 21fc 	ldrb.w	r2, [r3, #508]	; 0x1fc
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	f883 21fd 	strb.w	r2, [r3, #509]	; 0x1fd
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	2204      	movs	r2, #4
 800328c:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
  return USBD_OK;
 8003290:	2300      	movs	r3, #0
}
 8003292:	4618      	mov	r0, r3
 8003294:	370c      	adds	r7, #12
 8003296:	46bd      	mov	sp, r7
 8003298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329c:	4770      	bx	lr
 800329e:	bf00      	nop

080032a0 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef  *pdev)
{
 80032a0:	b480      	push	{r7}
 80032a2:	b083      	sub	sp, #12
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]
  pdev->dev_state = pdev->dev_old_state;  
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	f893 21fd 	ldrb.w	r2, [r3, #509]	; 0x1fd
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
  return USBD_OK;
 80032b4:	2300      	movs	r3, #0
}
 80032b6:	4618      	mov	r0, r3
 80032b8:	370c      	adds	r7, #12
 80032ba:	46bd      	mov	sp, r7
 80032bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c0:	4770      	bx	lr
 80032c2:	bf00      	nop

080032c4 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef  *pdev)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b082      	sub	sp, #8
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
  if(pdev->dev_state == USBD_STATE_CONFIGURED)
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 80032d2:	2b03      	cmp	r3, #3
 80032d4:	d10b      	bne.n	80032ee <USBD_LL_SOF+0x2a>
  {
    if(pdev->pClass->SOF != NULL)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80032dc:	69db      	ldr	r3, [r3, #28]
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d005      	beq.n	80032ee <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80032e8:	69db      	ldr	r3, [r3, #28]
 80032ea:	6878      	ldr	r0, [r7, #4]
 80032ec:	4798      	blx	r3
    }
  }
  return USBD_OK;
 80032ee:	2300      	movs	r3, #0
}
 80032f0:	4618      	mov	r0, r3
 80032f2:	3708      	adds	r7, #8
 80032f4:	46bd      	mov	sp, r7
 80032f6:	bd80      	pop	{r7, pc}

080032f8 <USBD_CDC_Init>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init (USBD_HandleTypeDef *pdev, 
                               uint8_t cfgidx)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b084      	sub	sp, #16
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
 8003300:	460b      	mov	r3, r1
 8003302:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0;
 8003304:	2300      	movs	r3, #0
 8003306:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;
  
  if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	7c1b      	ldrb	r3, [r3, #16]
 800330c:	2b00      	cmp	r3, #0
 800330e:	d10e      	bne.n	800332e <USBD_CDC_Init+0x36>
  {  
    /* Open EP IN */
    USBD_LL_OpenEP(pdev,
 8003310:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003314:	2202      	movs	r2, #2
 8003316:	2181      	movs	r1, #129	; 0x81
 8003318:	6878      	ldr	r0, [r7, #4]
 800331a:	f7fe f885 	bl	8001428 <USBD_LL_OpenEP>
                   CDC_IN_EP,
                   USBD_EP_TYPE_BULK,
                   CDC_DATA_HS_IN_PACKET_SIZE);
    
    /* Open EP OUT */
    USBD_LL_OpenEP(pdev,
 800331e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003322:	2202      	movs	r2, #2
 8003324:	2101      	movs	r1, #1
 8003326:	6878      	ldr	r0, [r7, #4]
 8003328:	f7fe f87e 	bl	8001428 <USBD_LL_OpenEP>
 800332c:	e00b      	b.n	8003346 <USBD_CDC_Init+0x4e>
    
  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev,
 800332e:	2340      	movs	r3, #64	; 0x40
 8003330:	2202      	movs	r2, #2
 8003332:	2181      	movs	r1, #129	; 0x81
 8003334:	6878      	ldr	r0, [r7, #4]
 8003336:	f7fe f877 	bl	8001428 <USBD_LL_OpenEP>
                   CDC_IN_EP,
                   USBD_EP_TYPE_BULK,
                   CDC_DATA_FS_IN_PACKET_SIZE);
    
    /* Open EP OUT */
    USBD_LL_OpenEP(pdev,
 800333a:	2340      	movs	r3, #64	; 0x40
 800333c:	2202      	movs	r2, #2
 800333e:	2101      	movs	r1, #1
 8003340:	6878      	ldr	r0, [r7, #4]
 8003342:	f7fe f871 	bl	8001428 <USBD_LL_OpenEP>
                   CDC_OUT_EP,
                   USBD_EP_TYPE_BULK,
                   CDC_DATA_FS_OUT_PACKET_SIZE);
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev,
 8003346:	2308      	movs	r3, #8
 8003348:	2203      	movs	r2, #3
 800334a:	2182      	movs	r1, #130	; 0x82
 800334c:	6878      	ldr	r0, [r7, #4]
 800334e:	f7fe f86b 	bl	8001428 <USBD_LL_OpenEP>
                 CDC_CMD_EP,
                 USBD_EP_TYPE_INTR,
                 CDC_CMD_PACKET_SIZE);
  
    
  pdev->pClassData = USBD_malloc(sizeof (USBD_CDC_HandleTypeDef));
 8003352:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8003356:	f7fe f941 	bl	80015dc <USBD_static_malloc>
 800335a:	4602      	mov	r2, r0
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
  
  if(pdev->pClassData == NULL)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8003368:	2b00      	cmp	r3, #0
 800336a:	d102      	bne.n	8003372 <USBD_CDC_Init+0x7a>
  {
    ret = 1; 
 800336c:	2301      	movs	r3, #1
 800336e:	73fb      	strb	r3, [r7, #15]
 8003370:	e026      	b.n	80033c0 <USBD_CDC_Init+0xc8>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8003378:	60bb      	str	r3, [r7, #8]
    
    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	4798      	blx	r3
    
    /* Init Xfer states */
    hcdc->TxState =0;
 8003384:	68bb      	ldr	r3, [r7, #8]
 8003386:	2200      	movs	r2, #0
 8003388:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState =0;
 800338c:	68bb      	ldr	r3, [r7, #8]
 800338e:	2200      	movs	r2, #0
 8003390:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
       
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	7c1b      	ldrb	r3, [r3, #16]
 8003398:	2b00      	cmp	r3, #0
 800339a:	d109      	bne.n	80033b0 <USBD_CDC_Init+0xb8>
    {      
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800339c:	68bb      	ldr	r3, [r7, #8]
 800339e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80033a2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80033a6:	2101      	movs	r1, #1
 80033a8:	6878      	ldr	r0, [r7, #4]
 80033aa:	f7fe f8eb 	bl	8001584 <USBD_LL_PrepareReceive>
 80033ae:	e007      	b.n	80033c0 <USBD_CDC_Init+0xc8>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 80033b0:	68bb      	ldr	r3, [r7, #8]
 80033b2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80033b6:	2340      	movs	r3, #64	; 0x40
 80033b8:	2101      	movs	r1, #1
 80033ba:	6878      	ldr	r0, [r7, #4]
 80033bc:	f7fe f8e2 	bl	8001584 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    
    
  }
  return ret;
 80033c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80033c2:	4618      	mov	r0, r3
 80033c4:	3710      	adds	r7, #16
 80033c6:	46bd      	mov	sp, r7
 80033c8:	bd80      	pop	{r7, pc}
 80033ca:	bf00      	nop

080033cc <USBD_CDC_DeInit>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit (USBD_HandleTypeDef *pdev, 
                                 uint8_t cfgidx)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	b084      	sub	sp, #16
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
 80033d4:	460b      	mov	r3, r1
 80033d6:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0;
 80033d8:	2300      	movs	r3, #0
 80033da:	73fb      	strb	r3, [r7, #15]
  
  /* Open EP IN */
  USBD_LL_CloseEP(pdev,
 80033dc:	2181      	movs	r1, #129	; 0x81
 80033de:	6878      	ldr	r0, [r7, #4]
 80033e0:	f7fe f83c 	bl	800145c <USBD_LL_CloseEP>
              CDC_IN_EP);
  
  /* Open EP OUT */
  USBD_LL_CloseEP(pdev,
 80033e4:	2101      	movs	r1, #1
 80033e6:	6878      	ldr	r0, [r7, #4]
 80033e8:	f7fe f838 	bl	800145c <USBD_LL_CloseEP>
              CDC_OUT_EP);
  
  /* Open Command IN EP */
  USBD_LL_CloseEP(pdev,
 80033ec:	2182      	movs	r1, #130	; 0x82
 80033ee:	6878      	ldr	r0, [r7, #4]
 80033f0:	f7fe f834 	bl	800145c <USBD_LL_CloseEP>
              CDC_CMD_EP);
  
  
  /* DeInit  physical Interface components */
  if(pdev->pClassData != NULL)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d00e      	beq.n	800341c <USBD_CDC_DeInit+0x50>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 8003404:	685b      	ldr	r3, [r3, #4]
 8003406:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800340e:	4618      	mov	r0, r3
 8003410:	f7fe f8f2 	bl	80015f8 <USBD_static_free>
    pdev->pClassData = NULL;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	2200      	movs	r2, #0
 8003418:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
  }
  
  return ret;
 800341c:	7bfb      	ldrb	r3, [r7, #15]
}
 800341e:	4618      	mov	r0, r3
 8003420:	3710      	adds	r7, #16
 8003422:	46bd      	mov	sp, r7
 8003424:	bd80      	pop	{r7, pc}
 8003426:	bf00      	nop

08003428 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup (USBD_HandleTypeDef *pdev, 
                                USBD_SetupReqTypedef *req)
{
 8003428:	b580      	push	{r7, lr}
 800342a:	b084      	sub	sp, #16
 800342c:	af00      	add	r7, sp, #0
 800342e:	6078      	str	r0, [r7, #4]
 8003430:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8003438:	60fb      	str	r3, [r7, #12]
  static uint8_t ifalt = 0;
    
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	781b      	ldrb	r3, [r3, #0]
 800343e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8003442:	2b00      	cmp	r3, #0
 8003444:	d03a      	beq.n	80034bc <USBD_CDC_Setup+0x94>
 8003446:	2b20      	cmp	r3, #32
 8003448:	d000      	beq.n	800344c <USBD_CDC_Setup+0x24>
    case USB_REQ_SET_INTERFACE :
      break;
    }
 
  default: 
    break;
 800344a:	e043      	b.n	80034d4 <USBD_CDC_Setup+0xac>
  static uint8_t ifalt = 0;
    
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
  {
  case USB_REQ_TYPE_CLASS :
    if (req->wLength)
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	88db      	ldrh	r3, [r3, #6]
 8003450:	2b00      	cmp	r3, #0
 8003452:	d029      	beq.n	80034a8 <USBD_CDC_Setup+0x80>
    {
      if (req->bmRequest & 0x80)
 8003454:	683b      	ldr	r3, [r7, #0]
 8003456:	781b      	ldrb	r3, [r3, #0]
 8003458:	b25b      	sxtb	r3, r3
 800345a:	2b00      	cmp	r3, #0
 800345c:	da11      	bge.n	8003482 <USBD_CDC_Setup+0x5a>
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 8003464:	689b      	ldr	r3, [r3, #8]
 8003466:	683a      	ldr	r2, [r7, #0]
 8003468:	7850      	ldrb	r0, [r2, #1]
                                                          (uint8_t *)hcdc->data,
 800346a:	68f9      	ldr	r1, [r7, #12]
  case USB_REQ_TYPE_CLASS :
    if (req->wLength)
    {
      if (req->bmRequest & 0x80)
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800346c:	683a      	ldr	r2, [r7, #0]
 800346e:	88d2      	ldrh	r2, [r2, #6]
 8003470:	4798      	blx	r3
                                                          (uint8_t *)hcdc->data,
                                                          req->wLength);
          USBD_CtlSendData (pdev, 
                            (uint8_t *)hcdc->data,
 8003472:	68f9      	ldr	r1, [r7, #12]
      if (req->bmRequest & 0x80)
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)hcdc->data,
                                                          req->wLength);
          USBD_CtlSendData (pdev, 
 8003474:	683b      	ldr	r3, [r7, #0]
 8003476:	88db      	ldrh	r3, [r3, #6]
 8003478:	461a      	mov	r2, r3
 800347a:	6878      	ldr	r0, [r7, #4]
 800347c:	f7ff f80a 	bl	8002494 <USBD_CtlSendData>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                        (uint8_t*)req,
                                                        0);
    }
    break;
 8003480:	e029      	b.n	80034d6 <USBD_CDC_Setup+0xae>
                            (uint8_t *)hcdc->data,
                            req->wLength);
      }
      else
      {
        hcdc->CmdOpCode = req->bRequest;
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	785a      	ldrb	r2, [r3, #1]
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
        hcdc->CmdLength = req->wLength;
 800348c:	683b      	ldr	r3, [r7, #0]
 800348e:	88db      	ldrh	r3, [r3, #6]
 8003490:	b2da      	uxtb	r2, r3
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
        
        USBD_CtlPrepareRx (pdev, 
                           (uint8_t *)hcdc->data,
 8003498:	68f9      	ldr	r1, [r7, #12]
      else
      {
        hcdc->CmdOpCode = req->bRequest;
        hcdc->CmdLength = req->wLength;
        
        USBD_CtlPrepareRx (pdev, 
 800349a:	683b      	ldr	r3, [r7, #0]
 800349c:	88db      	ldrh	r3, [r3, #6]
 800349e:	461a      	mov	r2, r3
 80034a0:	6878      	ldr	r0, [r7, #4]
 80034a2:	f7ff f825 	bl	80024f0 <USBD_CtlPrepareRx>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                        (uint8_t*)req,
                                                        0);
    }
    break;
 80034a6:	e016      	b.n	80034d6 <USBD_CDC_Setup+0xae>
      }
      
    }
    else
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 80034ae:	689b      	ldr	r3, [r3, #8]
 80034b0:	683a      	ldr	r2, [r7, #0]
 80034b2:	7850      	ldrb	r0, [r2, #1]
 80034b4:	2200      	movs	r2, #0
 80034b6:	6839      	ldr	r1, [r7, #0]
 80034b8:	4798      	blx	r3
                                                        (uint8_t*)req,
                                                        0);
    }
    break;
 80034ba:	e00c      	b.n	80034d6 <USBD_CDC_Setup+0xae>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 80034bc:	683b      	ldr	r3, [r7, #0]
 80034be:	785b      	ldrb	r3, [r3, #1]
 80034c0:	2b0a      	cmp	r3, #10
 80034c2:	d001      	beq.n	80034c8 <USBD_CDC_Setup+0xa0>
 80034c4:	2b0b      	cmp	r3, #11
                        &ifalt,
                        1);
      break;
      
    case USB_REQ_SET_INTERFACE :
      break;
 80034c6:	e005      	b.n	80034d4 <USBD_CDC_Setup+0xac>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
    {      
    case USB_REQ_GET_INTERFACE :
      USBD_CtlSendData (pdev,
 80034c8:	2201      	movs	r2, #1
 80034ca:	4905      	ldr	r1, [pc, #20]	; (80034e0 <USBD_CDC_Setup+0xb8>)
 80034cc:	6878      	ldr	r0, [r7, #4]
 80034ce:	f7fe ffe1 	bl	8002494 <USBD_CtlSendData>
                        &ifalt,
                        1);
      break;
 80034d2:	bf00      	nop
    case USB_REQ_SET_INTERFACE :
      break;
    }
 
  default: 
    break;
 80034d4:	bf00      	nop
  }
  return USBD_OK;
 80034d6:	2300      	movs	r3, #0
}
 80034d8:	4618      	mov	r0, r3
 80034da:	3710      	adds	r7, #16
 80034dc:	46bd      	mov	sp, r7
 80034de:	bd80      	pop	{r7, pc}
 80034e0:	200008d8 	.word	0x200008d8

080034e4 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80034e4:	b480      	push	{r7}
 80034e6:	b085      	sub	sp, #20
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	6078      	str	r0, [r7, #4]
 80034ec:	460b      	mov	r3, r1
 80034ee:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80034f6:	60fb      	str	r3, [r7, #12]
  
  if(pdev->pClassData != NULL)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d005      	beq.n	800350e <USBD_CDC_DataIn+0x2a>
  {
    
    hcdc->TxState = 0;
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	2200      	movs	r2, #0
 8003506:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    return USBD_OK;
 800350a:	2300      	movs	r3, #0
 800350c:	e000      	b.n	8003510 <USBD_CDC_DataIn+0x2c>
  }
  else
  {
    return USBD_FAIL;
 800350e:	2302      	movs	r3, #2
  }
}
 8003510:	4618      	mov	r0, r3
 8003512:	3714      	adds	r7, #20
 8003514:	46bd      	mov	sp, r7
 8003516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351a:	4770      	bx	lr

0800351c <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut (USBD_HandleTypeDef *pdev, uint8_t epnum)
{      
 800351c:	b580      	push	{r7, lr}
 800351e:	b084      	sub	sp, #16
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
 8003524:	460b      	mov	r3, r1
 8003526:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800352e:	60fb      	str	r3, [r7, #12]
  
  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize (pdev, epnum);
 8003530:	78fb      	ldrb	r3, [r7, #3]
 8003532:	4619      	mov	r1, r3
 8003534:	6878      	ldr	r0, [r7, #4]
 8003536:	f7fe f83d 	bl	80015b4 <USBD_LL_GetRxDataSize>
 800353a:	4602      	mov	r2, r0
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
  
  /* USB data will be immediately processed, this allow next USB traffic being 
  NAKed till the end of the application Xfer */
  if(pdev->pClassData != NULL)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8003548:	2b00      	cmp	r3, #0
 800354a:	d00d      	beq.n	8003568 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 8003552:	68db      	ldr	r3, [r3, #12]
 8003554:	68fa      	ldr	r2, [r7, #12]
 8003556:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800355a:	68fa      	ldr	r2, [r7, #12]
 800355c:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8003560:	4611      	mov	r1, r2
 8003562:	4798      	blx	r3

    return USBD_OK;
 8003564:	2300      	movs	r3, #0
 8003566:	e000      	b.n	800356a <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 8003568:	2302      	movs	r3, #2
  }
}
 800356a:	4618      	mov	r0, r3
 800356c:	3710      	adds	r7, #16
 800356e:	46bd      	mov	sp, r7
 8003570:	bd80      	pop	{r7, pc}
 8003572:	bf00      	nop

08003574 <USBD_CDC_EP0_RxReady>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady (USBD_HandleTypeDef *pdev)
{ 
 8003574:	b580      	push	{r7, lr}
 8003576:	b084      	sub	sp, #16
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8003582:	60fb      	str	r3, [r7, #12]
  
  if((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFF))
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 800358a:	2b00      	cmp	r3, #0
 800358c:	d015      	beq.n	80035ba <USBD_CDC_EP0_RxReady+0x46>
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8003594:	2bff      	cmp	r3, #255	; 0xff
 8003596:	d010      	beq.n	80035ba <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 800359e:	689b      	ldr	r3, [r3, #8]
 80035a0:	68fa      	ldr	r2, [r7, #12]
 80035a2:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 80035a6:	68f9      	ldr	r1, [r7, #12]
                                                      hcdc->CmdLength);
 80035a8:	68fa      	ldr	r2, [r7, #12]
 80035aa:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
{ 
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  
  if((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFF))
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80035ae:	b292      	uxth	r2, r2
 80035b0:	4798      	blx	r3
                                                      (uint8_t *)hcdc->data,
                                                      hcdc->CmdLength);
      hcdc->CmdOpCode = 0xFF; 
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	22ff      	movs	r2, #255	; 0xff
 80035b6:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
      
  }
  return USBD_OK;
 80035ba:	2300      	movs	r3, #0
}
 80035bc:	4618      	mov	r0, r3
 80035be:	3710      	adds	r7, #16
 80035c0:	46bd      	mov	sp, r7
 80035c2:	bd80      	pop	{r7, pc}

080035c4 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc (uint16_t *length)
{
 80035c4:	b480      	push	{r7}
 80035c6:	b083      	sub	sp, #12
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_CfgFSDesc);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	2243      	movs	r2, #67	; 0x43
 80035d0:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 80035d2:	4b03      	ldr	r3, [pc, #12]	; (80035e0 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 80035d4:	4618      	mov	r0, r3
 80035d6:	370c      	adds	r7, #12
 80035d8:	46bd      	mov	sp, r7
 80035da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035de:	4770      	bx	lr
 80035e0:	200000cc 	.word	0x200000cc

080035e4 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc (uint16_t *length)
{
 80035e4:	b480      	push	{r7}
 80035e6:	b083      	sub	sp, #12
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_CfgHSDesc);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2243      	movs	r2, #67	; 0x43
 80035f0:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 80035f2:	4b03      	ldr	r3, [pc, #12]	; (8003600 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 80035f4:	4618      	mov	r0, r3
 80035f6:	370c      	adds	r7, #12
 80035f8:	46bd      	mov	sp, r7
 80035fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fe:	4770      	bx	lr
 8003600:	20000088 	.word	0x20000088

08003604 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc (uint16_t *length)
{
 8003604:	b480      	push	{r7}
 8003606:	b083      	sub	sp, #12
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_OtherSpeedCfgDesc);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	2243      	movs	r2, #67	; 0x43
 8003610:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 8003612:	4b03      	ldr	r3, [pc, #12]	; (8003620 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8003614:	4618      	mov	r0, r3
 8003616:	370c      	adds	r7, #12
 8003618:	46bd      	mov	sp, r7
 800361a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361e:	4770      	bx	lr
 8003620:	20000110 	.word	0x20000110

08003624 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor (uint16_t *length)
{
 8003624:	b480      	push	{r7}
 8003626:	b083      	sub	sp, #12
 8003628:	af00      	add	r7, sp, #0
 800362a:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_DeviceQualifierDesc);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	220a      	movs	r2, #10
 8003630:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 8003632:	4b03      	ldr	r3, [pc, #12]	; (8003640 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8003634:	4618      	mov	r0, r3
 8003636:	370c      	adds	r7, #12
 8003638:	46bd      	mov	sp, r7
 800363a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800363e:	4770      	bx	lr
 8003640:	20000044 	.word	0x20000044

08003644 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface  (USBD_HandleTypeDef   *pdev, 
                                      USBD_CDC_ItfTypeDef *fops)
{
 8003644:	b480      	push	{r7}
 8003646:	b085      	sub	sp, #20
 8003648:	af00      	add	r7, sp, #0
 800364a:	6078      	str	r0, [r7, #4]
 800364c:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 800364e:	2302      	movs	r3, #2
 8003650:	73fb      	strb	r3, [r7, #15]
  
  if(fops != NULL)
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	2b00      	cmp	r3, #0
 8003656:	d005      	beq.n	8003664 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData= fops;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	683a      	ldr	r2, [r7, #0]
 800365c:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    ret = USBD_OK;    
 8003660:	2300      	movs	r3, #0
 8003662:	73fb      	strb	r3, [r7, #15]
  }
  
  return ret;
 8003664:	7bfb      	ldrb	r3, [r7, #15]
}
 8003666:	4618      	mov	r0, r3
 8003668:	3714      	adds	r7, #20
 800366a:	46bd      	mov	sp, r7
 800366c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003670:	4770      	bx	lr
 8003672:	bf00      	nop

08003674 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer  (USBD_HandleTypeDef   *pdev,
                                uint8_t  *pbuff,
                                uint16_t length)
{
 8003674:	b480      	push	{r7}
 8003676:	b087      	sub	sp, #28
 8003678:	af00      	add	r7, sp, #0
 800367a:	60f8      	str	r0, [r7, #12]
 800367c:	60b9      	str	r1, [r7, #8]
 800367e:	4613      	mov	r3, r2
 8003680:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8003688:	617b      	str	r3, [r7, #20]
  
  hcdc->TxBuffer = pbuff;
 800368a:	697b      	ldr	r3, [r7, #20]
 800368c:	68ba      	ldr	r2, [r7, #8]
 800368e:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;  
 8003692:	88fa      	ldrh	r2, [r7, #6]
 8003694:	697b      	ldr	r3, [r7, #20]
 8003696:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
  
  return USBD_OK;  
 800369a:	2300      	movs	r3, #0
}
 800369c:	4618      	mov	r0, r3
 800369e:	371c      	adds	r7, #28
 80036a0:	46bd      	mov	sp, r7
 80036a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a6:	4770      	bx	lr

080036a8 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer  (USBD_HandleTypeDef   *pdev,
                                   uint8_t  *pbuff)
{
 80036a8:	b480      	push	{r7}
 80036aa:	b085      	sub	sp, #20
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
 80036b0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80036b8:	60fb      	str	r3, [r7, #12]
  
  hcdc->RxBuffer = pbuff;
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	683a      	ldr	r2, [r7, #0]
 80036be:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
  
  return USBD_OK;
 80036c2:	2300      	movs	r3, #0
}
 80036c4:	4618      	mov	r0, r3
 80036c6:	3714      	adds	r7, #20
 80036c8:	46bd      	mov	sp, r7
 80036ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ce:	4770      	bx	lr

080036d0 <USBD_CDC_TransmitPacket>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{      
 80036d0:	b580      	push	{r7, lr}
 80036d2:	b084      	sub	sp, #16
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80036de:	60fb      	str	r3, [r7, #12]
  
  if(pdev->pClassData != NULL)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d017      	beq.n	800371a <USBD_CDC_TransmitPacket+0x4a>
  {
    if(hcdc->TxState == 0)
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d110      	bne.n	8003716 <USBD_CDC_TransmitPacket+0x46>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1;
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	2201      	movs	r2, #1
 80036f8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
      
      /* Transmit next packet */
      USBD_LL_Transmit(pdev,
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       CDC_IN_EP,
                       hcdc->TxBuffer,
                       hcdc->TxLength);
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1;
      
      /* Transmit next packet */
      USBD_LL_Transmit(pdev,
 8003708:	b29b      	uxth	r3, r3
 800370a:	2181      	movs	r1, #129	; 0x81
 800370c:	6878      	ldr	r0, [r7, #4]
 800370e:	f7fd ff21 	bl	8001554 <USBD_LL_Transmit>
                       CDC_IN_EP,
                       hcdc->TxBuffer,
                       hcdc->TxLength);
      
      return USBD_OK;
 8003712:	2300      	movs	r3, #0
 8003714:	e002      	b.n	800371c <USBD_CDC_TransmitPacket+0x4c>
    }
    else
    {
      return USBD_BUSY;
 8003716:	2301      	movs	r3, #1
 8003718:	e000      	b.n	800371c <USBD_CDC_TransmitPacket+0x4c>
    }
  }
  else
  {
    return USBD_FAIL;
 800371a:	2302      	movs	r3, #2
  }
}
 800371c:	4618      	mov	r0, r3
 800371e:	3710      	adds	r7, #16
 8003720:	46bd      	mov	sp, r7
 8003722:	bd80      	pop	{r7, pc}

08003724 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{      
 8003724:	b580      	push	{r7, lr}
 8003726:	b084      	sub	sp, #16
 8003728:	af00      	add	r7, sp, #0
 800372a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8003732:	60fb      	str	r3, [r7, #12]
  
  /* Suspend or Resume USB Out process */
  if(pdev->pClassData != NULL)
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800373a:	2b00      	cmp	r3, #0
 800373c:	d017      	beq.n	800376e <USBD_CDC_ReceivePacket+0x4a>
  {
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	7c1b      	ldrb	r3, [r3, #16]
 8003742:	2b00      	cmp	r3, #0
 8003744:	d109      	bne.n	800375a <USBD_CDC_ReceivePacket+0x36>
    {      
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800374c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003750:	2101      	movs	r1, #1
 8003752:	6878      	ldr	r0, [r7, #4]
 8003754:	f7fd ff16 	bl	8001584 <USBD_LL_PrepareReceive>
 8003758:	e007      	b.n	800376a <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003760:	2340      	movs	r3, #64	; 0x40
 8003762:	2101      	movs	r1, #1
 8003764:	6878      	ldr	r0, [r7, #4]
 8003766:	f7fd ff0d 	bl	8001584 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 800376a:	2300      	movs	r3, #0
 800376c:	e000      	b.n	8003770 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 800376e:	2302      	movs	r3, #2
  }
}
 8003770:	4618      	mov	r0, r3
 8003772:	3710      	adds	r7, #16
 8003774:	46bd      	mov	sp, r7
 8003776:	bd80      	pop	{r7, pc}

08003778 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, 
                                            TIM_OC_InitTypeDef* sConfig, 
                                            uint32_t Channel)
{
 8003778:	b580      	push	{r7, lr}
 800377a:	b084      	sub	sp, #16
 800377c:	af00      	add	r7, sp, #0
 800377e:	60f8      	str	r0, [r7, #12]
 8003780:	60b9      	str	r1, [r7, #8]
 8003782:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
  
  /* Check input state */
  __HAL_LOCK(htim);
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800378a:	2b01      	cmp	r3, #1
 800378c:	d101      	bne.n	8003792 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800378e:	2302      	movs	r3, #2
 8003790:	e105      	b.n	800399e <HAL_TIM_PWM_ConfigChannel+0x226>
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	2201      	movs	r2, #1
 8003796:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  htim->State = HAL_TIM_STATE_BUSY;
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	2202      	movs	r2, #2
 800379e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  switch (Channel)
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	2b14      	cmp	r3, #20
 80037a6:	f200 80f0 	bhi.w	800398a <HAL_TIM_PWM_ConfigChannel+0x212>
 80037aa:	a201      	add	r2, pc, #4	; (adr r2, 80037b0 <HAL_TIM_PWM_ConfigChannel+0x38>)
 80037ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037b0:	08003805 	.word	0x08003805
 80037b4:	0800398b 	.word	0x0800398b
 80037b8:	0800398b 	.word	0x0800398b
 80037bc:	0800398b 	.word	0x0800398b
 80037c0:	08003845 	.word	0x08003845
 80037c4:	0800398b 	.word	0x0800398b
 80037c8:	0800398b 	.word	0x0800398b
 80037cc:	0800398b 	.word	0x0800398b
 80037d0:	08003887 	.word	0x08003887
 80037d4:	0800398b 	.word	0x0800398b
 80037d8:	0800398b 	.word	0x0800398b
 80037dc:	0800398b 	.word	0x0800398b
 80037e0:	080038c7 	.word	0x080038c7
 80037e4:	0800398b 	.word	0x0800398b
 80037e8:	0800398b 	.word	0x0800398b
 80037ec:	0800398b 	.word	0x0800398b
 80037f0:	08003909 	.word	0x08003909
 80037f4:	0800398b 	.word	0x0800398b
 80037f8:	0800398b 	.word	0x0800398b
 80037fc:	0800398b 	.word	0x0800398b
 8003800:	08003949 	.word	0x08003949
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance)); 
      
      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	68b9      	ldr	r1, [r7, #8]
 800380a:	4618      	mov	r0, r3
 800380c:	f000 fb90 	bl	8003f30 <TIM_OC1_SetConfig>
      
      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	68fa      	ldr	r2, [r7, #12]
 8003816:	6812      	ldr	r2, [r2, #0]
 8003818:	6992      	ldr	r2, [r2, #24]
 800381a:	f042 0208 	orr.w	r2, r2, #8
 800381e:	619a      	str	r2, [r3, #24]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	68fa      	ldr	r2, [r7, #12]
 8003826:	6812      	ldr	r2, [r2, #0]
 8003828:	6992      	ldr	r2, [r2, #24]
 800382a:	f022 0204 	bic.w	r2, r2, #4
 800382e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	68fa      	ldr	r2, [r7, #12]
 8003836:	6812      	ldr	r2, [r2, #0]
 8003838:	6991      	ldr	r1, [r2, #24]
 800383a:	68ba      	ldr	r2, [r7, #8]
 800383c:	6912      	ldr	r2, [r2, #16]
 800383e:	430a      	orrs	r2, r1
 8003840:	619a      	str	r2, [r3, #24]
    }
    break;
 8003842:	e0a3      	b.n	800398c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance)); 
      
      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	68b9      	ldr	r1, [r7, #8]
 800384a:	4618      	mov	r0, r3
 800384c:	f000 fc06 	bl	800405c <TIM_OC2_SetConfig>
      
      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	68fa      	ldr	r2, [r7, #12]
 8003856:	6812      	ldr	r2, [r2, #0]
 8003858:	6992      	ldr	r2, [r2, #24]
 800385a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800385e:	619a      	str	r2, [r3, #24]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	68fa      	ldr	r2, [r7, #12]
 8003866:	6812      	ldr	r2, [r2, #0]
 8003868:	6992      	ldr	r2, [r2, #24]
 800386a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800386e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	68fa      	ldr	r2, [r7, #12]
 8003876:	6812      	ldr	r2, [r2, #0]
 8003878:	6991      	ldr	r1, [r2, #24]
 800387a:	68ba      	ldr	r2, [r7, #8]
 800387c:	6912      	ldr	r2, [r2, #16]
 800387e:	0212      	lsls	r2, r2, #8
 8003880:	430a      	orrs	r2, r1
 8003882:	619a      	str	r2, [r3, #24]
    }
    break;
 8003884:	e082      	b.n	800398c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance)); 
      
      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	68b9      	ldr	r1, [r7, #8]
 800388c:	4618      	mov	r0, r3
 800388e:	f000 fc75 	bl	800417c <TIM_OC3_SetConfig>
      
      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	68fa      	ldr	r2, [r7, #12]
 8003898:	6812      	ldr	r2, [r2, #0]
 800389a:	69d2      	ldr	r2, [r2, #28]
 800389c:	f042 0208 	orr.w	r2, r2, #8
 80038a0:	61da      	str	r2, [r3, #28]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	68fa      	ldr	r2, [r7, #12]
 80038a8:	6812      	ldr	r2, [r2, #0]
 80038aa:	69d2      	ldr	r2, [r2, #28]
 80038ac:	f022 0204 	bic.w	r2, r2, #4
 80038b0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	68fa      	ldr	r2, [r7, #12]
 80038b8:	6812      	ldr	r2, [r2, #0]
 80038ba:	69d1      	ldr	r1, [r2, #28]
 80038bc:	68ba      	ldr	r2, [r7, #8]
 80038be:	6912      	ldr	r2, [r2, #16]
 80038c0:	430a      	orrs	r2, r1
 80038c2:	61da      	str	r2, [r3, #28]
    }
    break;
 80038c4:	e062      	b.n	800398c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance)); 
      
      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	68b9      	ldr	r1, [r7, #8]
 80038cc:	4618      	mov	r0, r3
 80038ce:	f000 fce3 	bl	8004298 <TIM_OC4_SetConfig>
      
      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	68fa      	ldr	r2, [r7, #12]
 80038d8:	6812      	ldr	r2, [r2, #0]
 80038da:	69d2      	ldr	r2, [r2, #28]
 80038dc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80038e0:	61da      	str	r2, [r3, #28]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	68fa      	ldr	r2, [r7, #12]
 80038e8:	6812      	ldr	r2, [r2, #0]
 80038ea:	69d2      	ldr	r2, [r2, #28]
 80038ec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80038f0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;  
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	68fa      	ldr	r2, [r7, #12]
 80038f8:	6812      	ldr	r2, [r2, #0]
 80038fa:	69d1      	ldr	r1, [r2, #28]
 80038fc:	68ba      	ldr	r2, [r7, #8]
 80038fe:	6912      	ldr	r2, [r2, #16]
 8003900:	0212      	lsls	r2, r2, #8
 8003902:	430a      	orrs	r2, r1
 8003904:	61da      	str	r2, [r3, #28]
    }
    break;
 8003906:	e041      	b.n	800398c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
       /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance)); 
      
     /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	68b9      	ldr	r1, [r7, #8]
 800390e:	4618      	mov	r0, r3
 8003910:	f000 f938 	bl	8003b84 <TIM_OC5_SetConfig>
      
      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	68fa      	ldr	r2, [r7, #12]
 800391a:	6812      	ldr	r2, [r2, #0]
 800391c:	6d52      	ldr	r2, [r2, #84]	; 0x54
 800391e:	f042 0208 	orr.w	r2, r2, #8
 8003922:	655a      	str	r2, [r3, #84]	; 0x54
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	68fa      	ldr	r2, [r7, #12]
 800392a:	6812      	ldr	r2, [r2, #0]
 800392c:	6d52      	ldr	r2, [r2, #84]	; 0x54
 800392e:	f022 0204 	bic.w	r2, r2, #4
 8003932:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;  
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	68fa      	ldr	r2, [r7, #12]
 800393a:	6812      	ldr	r2, [r2, #0]
 800393c:	6d51      	ldr	r1, [r2, #84]	; 0x54
 800393e:	68ba      	ldr	r2, [r7, #8]
 8003940:	6912      	ldr	r2, [r2, #16]
 8003942:	430a      	orrs	r2, r1
 8003944:	655a      	str	r2, [r3, #84]	; 0x54
    }
    break;
 8003946:	e021      	b.n	800398c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
       /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance)); 
      
     /* Configure the Channel 5 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	68b9      	ldr	r1, [r7, #8]
 800394e:	4618      	mov	r0, r3
 8003950:	f000 f982 	bl	8003c58 <TIM_OC6_SetConfig>
      
      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	68fa      	ldr	r2, [r7, #12]
 800395a:	6812      	ldr	r2, [r2, #0]
 800395c:	6d52      	ldr	r2, [r2, #84]	; 0x54
 800395e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003962:	655a      	str	r2, [r3, #84]	; 0x54
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	68fa      	ldr	r2, [r7, #12]
 800396a:	6812      	ldr	r2, [r2, #0]
 800396c:	6d52      	ldr	r2, [r2, #84]	; 0x54
 800396e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003972:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8;  
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	68fa      	ldr	r2, [r7, #12]
 800397a:	6812      	ldr	r2, [r2, #0]
 800397c:	6d51      	ldr	r1, [r2, #84]	; 0x54
 800397e:	68ba      	ldr	r2, [r7, #8]
 8003980:	6912      	ldr	r2, [r2, #16]
 8003982:	0212      	lsls	r2, r2, #8
 8003984:	430a      	orrs	r2, r1
 8003986:	655a      	str	r2, [r3, #84]	; 0x54
    }
    break;
 8003988:	e000      	b.n	800398c <HAL_TIM_PWM_ConfigChannel+0x214>
    
    default:
    break;    
 800398a:	bf00      	nop
  }
  
  htim->State = HAL_TIM_STATE_READY;
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	2201      	movs	r2, #1
 8003990:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  __HAL_UNLOCK(htim);
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	2200      	movs	r2, #0
 8003998:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 800399c:	2300      	movs	r3, #0
}
 800399e:	4618      	mov	r0, r3
 80039a0:	3710      	adds	r7, #16
 80039a2:	46bd      	mov	sp, r7
 80039a4:	bd80      	pop	{r7, pc}
 80039a6:	bf00      	nop

080039a8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, 
                                                      TIM_MasterConfigTypeDef * sMasterConfig)
{
 80039a8:	b480      	push	{r7}
 80039aa:	b085      	sub	sp, #20
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
 80039b0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  /* Check input state */
  __HAL_LOCK(htim);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80039b8:	2b01      	cmp	r3, #1
 80039ba:	d101      	bne.n	80039c0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80039bc:	2302      	movs	r3, #2
 80039be:	e03d      	b.n	8003a3c <HAL_TIMEx_MasterConfigSynchronization+0x94>
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2201      	movs	r2, #1
 80039c4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

 /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	685b      	ldr	r3, [r3, #4]
 80039ce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	689b      	ldr	r3, [r3, #8]
 80039d6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	4a1a      	ldr	r2, [pc, #104]	; (8003a48 <HAL_TIMEx_MasterConfigSynchronization+0xa0>)
 80039de:	4293      	cmp	r3, r2
 80039e0:	d004      	beq.n	80039ec <HAL_TIMEx_MasterConfigSynchronization+0x44>
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	4a19      	ldr	r2, [pc, #100]	; (8003a4c <HAL_TIMEx_MasterConfigSynchronization+0xa4>)
 80039e8:	4293      	cmp	r3, r2
 80039ea:	d108      	bne.n	80039fe <HAL_TIMEx_MasterConfigSynchronization+0x56>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
    
    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80039f2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80039f4:	683b      	ldr	r3, [r7, #0]
 80039f6:	685b      	ldr	r3, [r3, #4]
 80039f8:	68fa      	ldr	r2, [r7, #12]
 80039fa:	4313      	orrs	r3, r2
 80039fc:	60fb      	str	r3, [r7, #12]
  }
  
  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a04:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003a06:	683b      	ldr	r3, [r7, #0]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	68fa      	ldr	r2, [r7, #12]
 8003a0c:	4313      	orrs	r3, r2
 8003a0e:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8003a10:	68bb      	ldr	r3, [r7, #8]
 8003a12:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003a16:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003a18:	683b      	ldr	r3, [r7, #0]
 8003a1a:	689b      	ldr	r3, [r3, #8]
 8003a1c:	68ba      	ldr	r2, [r7, #8]
 8003a1e:	4313      	orrs	r3, r2
 8003a20:	60bb      	str	r3, [r7, #8]
  
  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	68fa      	ldr	r2, [r7, #12]
 8003a28:	605a      	str	r2, [r3, #4]
  
  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	68ba      	ldr	r2, [r7, #8]
 8003a30:	609a      	str	r2, [r3, #8]

  __HAL_UNLOCK(htim);
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	2200      	movs	r2, #0
 8003a36:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 8003a3a:	2300      	movs	r3, #0
} 
 8003a3c:	4618      	mov	r0, r3
 8003a3e:	3714      	adds	r7, #20
 8003a40:	46bd      	mov	sp, r7
 8003a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a46:	4770      	bx	lr
 8003a48:	40012c00 	.word	0x40012c00
 8003a4c:	40013400 	.word	0x40013400

08003a50 <HAL_TIMEx_ConfigBreakDeadTime>:
            STM32F398xx and STM32F303x8 two break inputs can be configured.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim, 
                                                TIM_BreakDeadTimeConfigTypeDef * sBreakDeadTimeConfig)
{
 8003a50:	b480      	push	{r7}
 8003a52:	b085      	sub	sp, #20
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	6078      	str	r0, [r7, #4]
 8003a58:	6039      	str	r1, [r7, #0]
  uint32_t tmpbdtr = 0;
 8003a5a:	2300      	movs	r3, #0
 8003a5c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  
  /* Check input state */
  __HAL_LOCK(htim);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003a64:	2b01      	cmp	r3, #1
 8003a66:	d101      	bne.n	8003a6c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003a68:	2302      	movs	r3, #2
 8003a6a:	e081      	b.n	8003b70 <HAL_TIMEx_ConfigBreakDeadTime+0x120>
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	2201      	movs	r2, #1
 8003a70:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	4a40      	ldr	r2, [pc, #256]	; (8003b7c <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 8003a7a:	4293      	cmp	r3, r2
 8003a7c:	d004      	beq.n	8003a88 <HAL_TIMEx_ConfigBreakDeadTime+0x38>
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	4a3f      	ldr	r2, [pc, #252]	; (8003b80 <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 8003a84:	4293      	cmp	r3, r2
 8003a86:	d13d      	bne.n	8003b04 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    
    /* Clear the BDTR bits */
    tmpbdtr &= ~(TIM_BDTR_DTG | TIM_BDTR_LOCK |  TIM_BDTR_OSSI | 
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	f003 437c 	and.w	r3, r3, #4227858432	; 0xfc000000
 8003a8e:	60fb      	str	r3, [r7, #12]
                 TIM_BDTR_OSSR | TIM_BDTR_BKE | TIM_BDTR_BKP | 
                 TIM_BDTR_AOE | TIM_BDTR_MOE | TIM_BDTR_BKF |
                 TIM_BDTR_BK2F | TIM_BDTR_BK2E | TIM_BDTR_BK2P);

    /* Set the BDTR bits */
    tmpbdtr |= sBreakDeadTimeConfig->DeadTime;
 8003a90:	683b      	ldr	r3, [r7, #0]
 8003a92:	68db      	ldr	r3, [r3, #12]
 8003a94:	68fa      	ldr	r2, [r7, #12]
 8003a96:	4313      	orrs	r3, r2
 8003a98:	60fb      	str	r3, [r7, #12]
    tmpbdtr |= sBreakDeadTimeConfig->LockLevel;
 8003a9a:	683b      	ldr	r3, [r7, #0]
 8003a9c:	689b      	ldr	r3, [r3, #8]
 8003a9e:	68fa      	ldr	r2, [r7, #12]
 8003aa0:	4313      	orrs	r3, r2
 8003aa2:	60fb      	str	r3, [r7, #12]
    tmpbdtr |= sBreakDeadTimeConfig->OffStateIDLEMode;
 8003aa4:	683b      	ldr	r3, [r7, #0]
 8003aa6:	685b      	ldr	r3, [r3, #4]
 8003aa8:	68fa      	ldr	r2, [r7, #12]
 8003aaa:	4313      	orrs	r3, r2
 8003aac:	60fb      	str	r3, [r7, #12]
    tmpbdtr |= sBreakDeadTimeConfig->OffStateRunMode;
 8003aae:	683b      	ldr	r3, [r7, #0]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	68fa      	ldr	r2, [r7, #12]
 8003ab4:	4313      	orrs	r3, r2
 8003ab6:	60fb      	str	r3, [r7, #12]
    tmpbdtr |= sBreakDeadTimeConfig->BreakState;
 8003ab8:	683b      	ldr	r3, [r7, #0]
 8003aba:	691b      	ldr	r3, [r3, #16]
 8003abc:	68fa      	ldr	r2, [r7, #12]
 8003abe:	4313      	orrs	r3, r2
 8003ac0:	60fb      	str	r3, [r7, #12]
    tmpbdtr |= sBreakDeadTimeConfig->BreakPolarity;
 8003ac2:	683b      	ldr	r3, [r7, #0]
 8003ac4:	695b      	ldr	r3, [r3, #20]
 8003ac6:	68fa      	ldr	r2, [r7, #12]
 8003ac8:	4313      	orrs	r3, r2
 8003aca:	60fb      	str	r3, [r7, #12]
    tmpbdtr |= sBreakDeadTimeConfig->AutomaticOutput;
 8003acc:	683b      	ldr	r3, [r7, #0]
 8003ace:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ad0:	68fa      	ldr	r2, [r7, #12]
 8003ad2:	4313      	orrs	r3, r2
 8003ad4:	60fb      	str	r3, [r7, #12]
    tmpbdtr |= (sBreakDeadTimeConfig->BreakFilter << BDTR_BKF_SHIFT);
 8003ad6:	683b      	ldr	r3, [r7, #0]
 8003ad8:	699b      	ldr	r3, [r3, #24]
 8003ada:	041b      	lsls	r3, r3, #16
 8003adc:	68fa      	ldr	r2, [r7, #12]
 8003ade:	4313      	orrs	r3, r2
 8003ae0:	60fb      	str	r3, [r7, #12]
    tmpbdtr |= (sBreakDeadTimeConfig->Break2Filter << BDTR_BK2F_SHIFT);
 8003ae2:	683b      	ldr	r3, [r7, #0]
 8003ae4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ae6:	051b      	lsls	r3, r3, #20
 8003ae8:	68fa      	ldr	r2, [r7, #12]
 8003aea:	4313      	orrs	r3, r2
 8003aec:	60fb      	str	r3, [r7, #12]
    tmpbdtr |= sBreakDeadTimeConfig->Break2State;
 8003aee:	683b      	ldr	r3, [r7, #0]
 8003af0:	69db      	ldr	r3, [r3, #28]
 8003af2:	68fa      	ldr	r2, [r7, #12]
 8003af4:	4313      	orrs	r3, r2
 8003af6:	60fb      	str	r3, [r7, #12]
    tmpbdtr |= sBreakDeadTimeConfig->Break2Polarity;
 8003af8:	683b      	ldr	r3, [r7, #0]
 8003afa:	6a1b      	ldr	r3, [r3, #32]
 8003afc:	68fa      	ldr	r2, [r7, #12]
 8003afe:	4313      	orrs	r3, r2
 8003b00:	60fb      	str	r3, [r7, #12]
 8003b02:	e02c      	b.n	8003b5e <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
  }
  else
  {
    /* Clear the BDTR bits */
    tmpbdtr &= ~(TIM_BDTR_DTG | TIM_BDTR_LOCK |  TIM_BDTR_OSSI | 
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	0d1b      	lsrs	r3, r3, #20
 8003b08:	051b      	lsls	r3, r3, #20
 8003b0a:	60fb      	str	r3, [r7, #12]
                 TIM_BDTR_OSSR | TIM_BDTR_BKE | TIM_BDTR_BKP | 
                 TIM_BDTR_AOE | TIM_BDTR_MOE | TIM_BDTR_BKF);
    
    /* Set the BDTR bits */
    tmpbdtr |= sBreakDeadTimeConfig->DeadTime;
 8003b0c:	683b      	ldr	r3, [r7, #0]
 8003b0e:	68db      	ldr	r3, [r3, #12]
 8003b10:	68fa      	ldr	r2, [r7, #12]
 8003b12:	4313      	orrs	r3, r2
 8003b14:	60fb      	str	r3, [r7, #12]
    tmpbdtr |= sBreakDeadTimeConfig->LockLevel;
 8003b16:	683b      	ldr	r3, [r7, #0]
 8003b18:	689b      	ldr	r3, [r3, #8]
 8003b1a:	68fa      	ldr	r2, [r7, #12]
 8003b1c:	4313      	orrs	r3, r2
 8003b1e:	60fb      	str	r3, [r7, #12]
    tmpbdtr |= sBreakDeadTimeConfig->OffStateIDLEMode;
 8003b20:	683b      	ldr	r3, [r7, #0]
 8003b22:	685b      	ldr	r3, [r3, #4]
 8003b24:	68fa      	ldr	r2, [r7, #12]
 8003b26:	4313      	orrs	r3, r2
 8003b28:	60fb      	str	r3, [r7, #12]
    tmpbdtr |= sBreakDeadTimeConfig->OffStateRunMode;
 8003b2a:	683b      	ldr	r3, [r7, #0]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	68fa      	ldr	r2, [r7, #12]
 8003b30:	4313      	orrs	r3, r2
 8003b32:	60fb      	str	r3, [r7, #12]
    tmpbdtr |= sBreakDeadTimeConfig->BreakState;
 8003b34:	683b      	ldr	r3, [r7, #0]
 8003b36:	691b      	ldr	r3, [r3, #16]
 8003b38:	68fa      	ldr	r2, [r7, #12]
 8003b3a:	4313      	orrs	r3, r2
 8003b3c:	60fb      	str	r3, [r7, #12]
    tmpbdtr |= sBreakDeadTimeConfig->BreakPolarity;
 8003b3e:	683b      	ldr	r3, [r7, #0]
 8003b40:	695b      	ldr	r3, [r3, #20]
 8003b42:	68fa      	ldr	r2, [r7, #12]
 8003b44:	4313      	orrs	r3, r2
 8003b46:	60fb      	str	r3, [r7, #12]
    tmpbdtr |= sBreakDeadTimeConfig->AutomaticOutput;
 8003b48:	683b      	ldr	r3, [r7, #0]
 8003b4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b4c:	68fa      	ldr	r2, [r7, #12]
 8003b4e:	4313      	orrs	r3, r2
 8003b50:	60fb      	str	r3, [r7, #12]
    tmpbdtr |= (sBreakDeadTimeConfig->BreakFilter << BDTR_BKF_SHIFT);
 8003b52:	683b      	ldr	r3, [r7, #0]
 8003b54:	699b      	ldr	r3, [r3, #24]
 8003b56:	041b      	lsls	r3, r3, #16
 8003b58:	68fa      	ldr	r2, [r7, #12]
 8003b5a:	4313      	orrs	r3, r2
 8003b5c:	60fb      	str	r3, [r7, #12]
  }
  
  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	68fa      	ldr	r2, [r7, #12]
 8003b64:	645a      	str	r2, [r3, #68]	; 0x44
  
  __HAL_UNLOCK(htim);
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	2200      	movs	r2, #0
 8003b6a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 8003b6e:	2300      	movs	r3, #0
}
 8003b70:	4618      	mov	r0, r3
 8003b72:	3714      	adds	r7, #20
 8003b74:	46bd      	mov	sp, r7
 8003b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7a:	4770      	bx	lr
 8003b7c:	40012c00 	.word	0x40012c00
 8003b80:	40013400 	.word	0x40013400

08003b84 <TIM_OC5_SetConfig>:
  * @param  OC_Config: The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx, 
                              TIM_OC_InitTypeDef *OC_Config)
{
 8003b84:	b480      	push	{r7}
 8003b86:	b087      	sub	sp, #28
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	6078      	str	r0, [r7, #4]
 8003b8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0;
 8003b8e:	2300      	movs	r3, #0
 8003b90:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0;
 8003b92:	2300      	movs	r3, #0
 8003b94:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0; 
 8003b96:	2300      	movs	r3, #0
 8003b98:	617b      	str	r3, [r7, #20]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6a1b      	ldr	r3, [r3, #32]
 8003b9e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6a1b      	ldr	r3, [r3, #32]
 8003baa:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	685b      	ldr	r3, [r3, #4]
 8003bb0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bb6:	613b      	str	r3, [r7, #16]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8003bb8:	693b      	ldr	r3, [r7, #16]
 8003bba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003bbe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003bc2:	613b      	str	r3, [r7, #16]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003bc4:	683b      	ldr	r3, [r7, #0]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	693a      	ldr	r2, [r7, #16]
 8003bca:	4313      	orrs	r3, r2
 8003bcc:	613b      	str	r3, [r7, #16]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8003bd4:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16);
 8003bd6:	683b      	ldr	r3, [r7, #0]
 8003bd8:	689b      	ldr	r3, [r3, #8]
 8003bda:	041b      	lsls	r3, r3, #16
 8003bdc:	68fa      	ldr	r2, [r7, #12]
 8003bde:	4313      	orrs	r3, r2
 8003be0:	60fb      	str	r3, [r7, #12]

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	4a17      	ldr	r2, [pc, #92]	; (8003c44 <TIM_OC5_SetConfig+0xc0>)
 8003be6:	4293      	cmp	r3, r2
 8003be8:	d00f      	beq.n	8003c0a <TIM_OC5_SetConfig+0x86>
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	4a16      	ldr	r2, [pc, #88]	; (8003c48 <TIM_OC5_SetConfig+0xc4>)
 8003bee:	4293      	cmp	r3, r2
 8003bf0:	d00b      	beq.n	8003c0a <TIM_OC5_SetConfig+0x86>
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	4a15      	ldr	r2, [pc, #84]	; (8003c4c <TIM_OC5_SetConfig+0xc8>)
 8003bf6:	4293      	cmp	r3, r2
 8003bf8:	d007      	beq.n	8003c0a <TIM_OC5_SetConfig+0x86>
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	4a14      	ldr	r2, [pc, #80]	; (8003c50 <TIM_OC5_SetConfig+0xcc>)
 8003bfe:	4293      	cmp	r3, r2
 8003c00:	d003      	beq.n	8003c0a <TIM_OC5_SetConfig+0x86>
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	4a13      	ldr	r2, [pc, #76]	; (8003c54 <TIM_OC5_SetConfig+0xd0>)
 8003c06:	4293      	cmp	r3, r2
 8003c08:	d109      	bne.n	8003c1e <TIM_OC5_SetConfig+0x9a>
  {   
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8003c0a:	697b      	ldr	r3, [r7, #20]
 8003c0c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c10:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8);
 8003c12:	683b      	ldr	r3, [r7, #0]
 8003c14:	695b      	ldr	r3, [r3, #20]
 8003c16:	021b      	lsls	r3, r3, #8
 8003c18:	697a      	ldr	r2, [r7, #20]
 8003c1a:	4313      	orrs	r3, r2
 8003c1c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	697a      	ldr	r2, [r7, #20]
 8003c22:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	693a      	ldr	r2, [r7, #16]
 8003c28:	655a      	str	r2, [r3, #84]	; 0x54
  
  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8003c2a:	683b      	ldr	r3, [r7, #0]
 8003c2c:	685a      	ldr	r2, [r3, #4]
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	659a      	str	r2, [r3, #88]	; 0x58
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	68fa      	ldr	r2, [r7, #12]
 8003c36:	621a      	str	r2, [r3, #32]
}
 8003c38:	bf00      	nop
 8003c3a:	371c      	adds	r7, #28
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c42:	4770      	bx	lr
 8003c44:	40012c00 	.word	0x40012c00
 8003c48:	40013400 	.word	0x40013400
 8003c4c:	40014000 	.word	0x40014000
 8003c50:	40014400 	.word	0x40014400
 8003c54:	40014800 	.word	0x40014800

08003c58 <TIM_OC6_SetConfig>:
  * @param  OC_Config: The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx, 
                              TIM_OC_InitTypeDef *OC_Config)
{
 8003c58:	b480      	push	{r7}
 8003c5a:	b087      	sub	sp, #28
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	6078      	str	r0, [r7, #4]
 8003c60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0;
 8003c62:	2300      	movs	r3, #0
 8003c64:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0;
 8003c66:	2300      	movs	r3, #0
 8003c68:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0; 
 8003c6a:	2300      	movs	r3, #0
 8003c6c:	617b      	str	r3, [r7, #20]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6a1b      	ldr	r3, [r3, #32]
 8003c72:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	6a1b      	ldr	r3, [r3, #32]
 8003c7e:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	685b      	ldr	r3, [r3, #4]
 8003c84:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c8a:	613b      	str	r3, [r7, #16]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8003c8c:	693b      	ldr	r3, [r7, #16]
 8003c8e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003c92:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003c96:	613b      	str	r3, [r7, #16]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);
 8003c98:	683b      	ldr	r3, [r7, #0]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	021b      	lsls	r3, r3, #8
 8003c9e:	693a      	ldr	r2, [r7, #16]
 8003ca0:	4313      	orrs	r3, r2
 8003ca2:	613b      	str	r3, [r7, #16]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003caa:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20);
 8003cac:	683b      	ldr	r3, [r7, #0]
 8003cae:	689b      	ldr	r3, [r3, #8]
 8003cb0:	051b      	lsls	r3, r3, #20
 8003cb2:	68fa      	ldr	r2, [r7, #12]
 8003cb4:	4313      	orrs	r3, r2
 8003cb6:	60fb      	str	r3, [r7, #12]

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	4a18      	ldr	r2, [pc, #96]	; (8003d1c <TIM_OC6_SetConfig+0xc4>)
 8003cbc:	4293      	cmp	r3, r2
 8003cbe:	d00f      	beq.n	8003ce0 <TIM_OC6_SetConfig+0x88>
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	4a17      	ldr	r2, [pc, #92]	; (8003d20 <TIM_OC6_SetConfig+0xc8>)
 8003cc4:	4293      	cmp	r3, r2
 8003cc6:	d00b      	beq.n	8003ce0 <TIM_OC6_SetConfig+0x88>
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	4a16      	ldr	r2, [pc, #88]	; (8003d24 <TIM_OC6_SetConfig+0xcc>)
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	d007      	beq.n	8003ce0 <TIM_OC6_SetConfig+0x88>
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	4a15      	ldr	r2, [pc, #84]	; (8003d28 <TIM_OC6_SetConfig+0xd0>)
 8003cd4:	4293      	cmp	r3, r2
 8003cd6:	d003      	beq.n	8003ce0 <TIM_OC6_SetConfig+0x88>
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	4a14      	ldr	r2, [pc, #80]	; (8003d2c <TIM_OC6_SetConfig+0xd4>)
 8003cdc:	4293      	cmp	r3, r2
 8003cde:	d109      	bne.n	8003cf4 <TIM_OC6_SetConfig+0x9c>
  {   
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8003ce0:	697b      	ldr	r3, [r7, #20]
 8003ce2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003ce6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10);
 8003ce8:	683b      	ldr	r3, [r7, #0]
 8003cea:	695b      	ldr	r3, [r3, #20]
 8003cec:	029b      	lsls	r3, r3, #10
 8003cee:	697a      	ldr	r2, [r7, #20]
 8003cf0:	4313      	orrs	r3, r2
 8003cf2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	697a      	ldr	r2, [r7, #20]
 8003cf8:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	693a      	ldr	r2, [r7, #16]
 8003cfe:	655a      	str	r2, [r3, #84]	; 0x54
  
  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8003d00:	683b      	ldr	r3, [r7, #0]
 8003d02:	685a      	ldr	r2, [r3, #4]
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	65da      	str	r2, [r3, #92]	; 0x5c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	68fa      	ldr	r2, [r7, #12]
 8003d0c:	621a      	str	r2, [r3, #32]
} 
 8003d0e:	bf00      	nop
 8003d10:	371c      	adds	r7, #28
 8003d12:	46bd      	mov	sp, r7
 8003d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d18:	4770      	bx	lr
 8003d1a:	bf00      	nop
 8003d1c:	40012c00 	.word	0x40012c00
 8003d20:	40013400 	.word	0x40013400
 8003d24:	40014000 	.word	0x40014000
 8003d28:	40014400 	.word	0x40014400
 8003d2c:	40014800 	.word	0x40014800

08003d30 <HAL_TIM_PWM_Init>:
  *         parameters in the TIM_HandleTypeDef and create the associated handle.
  * @param  htim: TIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003d30:	b580      	push	{r7, lr}
 8003d32:	b082      	sub	sp, #8
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d101      	bne.n	8003d42 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003d3e:	2301      	movs	r3, #1
 8003d40:	e01d      	b.n	8003d7e <HAL_TIM_PWM_Init+0x4e>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));

  if(htim->State == HAL_TIM_STATE_RESET)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003d48:	b2db      	uxtb	r3, r3
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d106      	bne.n	8003d5c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	2200      	movs	r2, #0
 8003d52:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003d56:	6878      	ldr	r0, [r7, #4]
 8003d58:	f7fd fdfc 	bl	8001954 <HAL_TIM_PWM_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2202      	movs	r2, #2
 8003d60:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 
  /* Init the base time for the PWM */  
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681a      	ldr	r2, [r3, #0]
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	3304      	adds	r3, #4
 8003d6c:	4619      	mov	r1, r3
 8003d6e:	4610      	mov	r0, r2
 8003d70:	f000 f854 	bl	8003e1c <TIM_Base_SetConfig>
   
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	2201      	movs	r2, #1
 8003d78:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 8003d7c:	2300      	movs	r3, #0
}
 8003d7e:	4618      	mov	r0, r3
 8003d80:	3708      	adds	r7, #8
 8003d82:	46bd      	mov	sp, r7
 8003d84:	bd80      	pop	{r7, pc}
 8003d86:	bf00      	nop

08003d88 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b082      	sub	sp, #8
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
 8003d90:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
  
  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	2201      	movs	r2, #1
 8003d98:	6839      	ldr	r1, [r7, #0]
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	f000 faec 	bl	8004378 <TIM_CCxChannelCmd>
  
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)  
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	4a18      	ldr	r2, [pc, #96]	; (8003e08 <HAL_TIM_PWM_Start+0x80>)
 8003da6:	4293      	cmp	r3, r2
 8003da8:	d013      	beq.n	8003dd2 <HAL_TIM_PWM_Start+0x4a>
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	4a17      	ldr	r2, [pc, #92]	; (8003e0c <HAL_TIM_PWM_Start+0x84>)
 8003db0:	4293      	cmp	r3, r2
 8003db2:	d00e      	beq.n	8003dd2 <HAL_TIM_PWM_Start+0x4a>
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	4a15      	ldr	r2, [pc, #84]	; (8003e10 <HAL_TIM_PWM_Start+0x88>)
 8003dba:	4293      	cmp	r3, r2
 8003dbc:	d009      	beq.n	8003dd2 <HAL_TIM_PWM_Start+0x4a>
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	4a14      	ldr	r2, [pc, #80]	; (8003e14 <HAL_TIM_PWM_Start+0x8c>)
 8003dc4:	4293      	cmp	r3, r2
 8003dc6:	d004      	beq.n	8003dd2 <HAL_TIM_PWM_Start+0x4a>
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	4a12      	ldr	r2, [pc, #72]	; (8003e18 <HAL_TIM_PWM_Start+0x90>)
 8003dce:	4293      	cmp	r3, r2
 8003dd0:	d101      	bne.n	8003dd6 <HAL_TIM_PWM_Start+0x4e>
 8003dd2:	2301      	movs	r3, #1
 8003dd4:	e000      	b.n	8003dd8 <HAL_TIM_PWM_Start+0x50>
 8003dd6:	2300      	movs	r3, #0
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d007      	beq.n	8003dec <HAL_TIM_PWM_Start+0x64>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	687a      	ldr	r2, [r7, #4]
 8003de2:	6812      	ldr	r2, [r2, #0]
 8003de4:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8003de6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003dea:	645a      	str	r2, [r3, #68]	; 0x44
  }
    
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	687a      	ldr	r2, [r7, #4]
 8003df2:	6812      	ldr	r2, [r2, #0]
 8003df4:	6812      	ldr	r2, [r2, #0]
 8003df6:	f042 0201 	orr.w	r2, r2, #1
 8003dfa:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 8003dfc:	2300      	movs	r3, #0
} 
 8003dfe:	4618      	mov	r0, r3
 8003e00:	3708      	adds	r7, #8
 8003e02:	46bd      	mov	sp, r7
 8003e04:	bd80      	pop	{r7, pc}
 8003e06:	bf00      	nop
 8003e08:	40012c00 	.word	0x40012c00
 8003e0c:	40013400 	.word	0x40013400
 8003e10:	40014000 	.word	0x40014000
 8003e14:	40014400 	.word	0x40014400
 8003e18:	40014800 	.word	0x40014800

08003e1c <TIM_Base_SetConfig>:
  * @param  TIMx: TIM periheral
  * @param  Structure: TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003e1c:	b480      	push	{r7}
 8003e1e:	b085      	sub	sp, #20
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	6078      	str	r0, [r7, #4]
 8003e24:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0;
 8003e26:	2300      	movs	r3, #0
 8003e28:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	60fb      	str	r3, [r7, #12]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	4a38      	ldr	r2, [pc, #224]	; (8003f14 <TIM_Base_SetConfig+0xf8>)
 8003e34:	4293      	cmp	r3, r2
 8003e36:	d00f      	beq.n	8003e58 <TIM_Base_SetConfig+0x3c>
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e3e:	d00b      	beq.n	8003e58 <TIM_Base_SetConfig+0x3c>
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	4a35      	ldr	r2, [pc, #212]	; (8003f18 <TIM_Base_SetConfig+0xfc>)
 8003e44:	4293      	cmp	r3, r2
 8003e46:	d007      	beq.n	8003e58 <TIM_Base_SetConfig+0x3c>
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	4a34      	ldr	r2, [pc, #208]	; (8003f1c <TIM_Base_SetConfig+0x100>)
 8003e4c:	4293      	cmp	r3, r2
 8003e4e:	d003      	beq.n	8003e58 <TIM_Base_SetConfig+0x3c>
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	4a33      	ldr	r2, [pc, #204]	; (8003f20 <TIM_Base_SetConfig+0x104>)
 8003e54:	4293      	cmp	r3, r2
 8003e56:	d108      	bne.n	8003e6a <TIM_Base_SetConfig+0x4e>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e5e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003e60:	683b      	ldr	r3, [r7, #0]
 8003e62:	685b      	ldr	r3, [r3, #4]
 8003e64:	68fa      	ldr	r2, [r7, #12]
 8003e66:	4313      	orrs	r3, r2
 8003e68:	60fb      	str	r3, [r7, #12]
  }
 
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	4a29      	ldr	r2, [pc, #164]	; (8003f14 <TIM_Base_SetConfig+0xf8>)
 8003e6e:	4293      	cmp	r3, r2
 8003e70:	d01b      	beq.n	8003eaa <TIM_Base_SetConfig+0x8e>
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e78:	d017      	beq.n	8003eaa <TIM_Base_SetConfig+0x8e>
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	4a26      	ldr	r2, [pc, #152]	; (8003f18 <TIM_Base_SetConfig+0xfc>)
 8003e7e:	4293      	cmp	r3, r2
 8003e80:	d013      	beq.n	8003eaa <TIM_Base_SetConfig+0x8e>
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	4a25      	ldr	r2, [pc, #148]	; (8003f1c <TIM_Base_SetConfig+0x100>)
 8003e86:	4293      	cmp	r3, r2
 8003e88:	d00f      	beq.n	8003eaa <TIM_Base_SetConfig+0x8e>
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	4a24      	ldr	r2, [pc, #144]	; (8003f20 <TIM_Base_SetConfig+0x104>)
 8003e8e:	4293      	cmp	r3, r2
 8003e90:	d00b      	beq.n	8003eaa <TIM_Base_SetConfig+0x8e>
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	4a23      	ldr	r2, [pc, #140]	; (8003f24 <TIM_Base_SetConfig+0x108>)
 8003e96:	4293      	cmp	r3, r2
 8003e98:	d007      	beq.n	8003eaa <TIM_Base_SetConfig+0x8e>
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	4a22      	ldr	r2, [pc, #136]	; (8003f28 <TIM_Base_SetConfig+0x10c>)
 8003e9e:	4293      	cmp	r3, r2
 8003ea0:	d003      	beq.n	8003eaa <TIM_Base_SetConfig+0x8e>
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	4a21      	ldr	r2, [pc, #132]	; (8003f2c <TIM_Base_SetConfig+0x110>)
 8003ea6:	4293      	cmp	r3, r2
 8003ea8:	d108      	bne.n	8003ebc <TIM_Base_SetConfig+0xa0>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003eb0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003eb2:	683b      	ldr	r3, [r7, #0]
 8003eb4:	68db      	ldr	r3, [r3, #12]
 8003eb6:	68fa      	ldr	r2, [r7, #12]
 8003eb8:	4313      	orrs	r3, r2
 8003eba:	60fb      	str	r3, [r7, #12]
  }

  TIMx->CR1 = tmpcr1;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	68fa      	ldr	r2, [r7, #12]
 8003ec0:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003ec2:	683b      	ldr	r3, [r7, #0]
 8003ec4:	689a      	ldr	r2, [r3, #8]
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8003eca:	683b      	ldr	r3, [r7, #0]
 8003ecc:	681a      	ldr	r2, [r3, #0]
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	629a      	str	r2, [r3, #40]	; 0x28
    
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	4a0f      	ldr	r2, [pc, #60]	; (8003f14 <TIM_Base_SetConfig+0xf8>)
 8003ed6:	4293      	cmp	r3, r2
 8003ed8:	d00f      	beq.n	8003efa <TIM_Base_SetConfig+0xde>
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	4a10      	ldr	r2, [pc, #64]	; (8003f20 <TIM_Base_SetConfig+0x104>)
 8003ede:	4293      	cmp	r3, r2
 8003ee0:	d00b      	beq.n	8003efa <TIM_Base_SetConfig+0xde>
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	4a0f      	ldr	r2, [pc, #60]	; (8003f24 <TIM_Base_SetConfig+0x108>)
 8003ee6:	4293      	cmp	r3, r2
 8003ee8:	d007      	beq.n	8003efa <TIM_Base_SetConfig+0xde>
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	4a0e      	ldr	r2, [pc, #56]	; (8003f28 <TIM_Base_SetConfig+0x10c>)
 8003eee:	4293      	cmp	r3, r2
 8003ef0:	d003      	beq.n	8003efa <TIM_Base_SetConfig+0xde>
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	4a0d      	ldr	r2, [pc, #52]	; (8003f2c <TIM_Base_SetConfig+0x110>)
 8003ef6:	4293      	cmp	r3, r2
 8003ef8:	d103      	bne.n	8003f02 <TIM_Base_SetConfig+0xe6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003efa:	683b      	ldr	r3, [r7, #0]
 8003efc:	691a      	ldr	r2, [r3, #16]
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	2201      	movs	r2, #1
 8003f06:	615a      	str	r2, [r3, #20]
}
 8003f08:	bf00      	nop
 8003f0a:	3714      	adds	r7, #20
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f12:	4770      	bx	lr
 8003f14:	40012c00 	.word	0x40012c00
 8003f18:	40000400 	.word	0x40000400
 8003f1c:	40000800 	.word	0x40000800
 8003f20:	40013400 	.word	0x40013400
 8003f24:	40014000 	.word	0x40014000
 8003f28:	40014400 	.word	0x40014400
 8003f2c:	40014800 	.word	0x40014800

08003f30 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config: The ouput configuration structure
  * @retval None
  */
void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003f30:	b480      	push	{r7}
 8003f32:	b087      	sub	sp, #28
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	6078      	str	r0, [r7, #4]
 8003f38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0;
 8003f3a:	2300      	movs	r3, #0
 8003f3c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0;
 8003f3e:	2300      	movs	r3, #0
 8003f40:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0; 
 8003f42:	2300      	movs	r3, #0
 8003f44:	613b      	str	r3, [r7, #16]

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6a1b      	ldr	r3, [r3, #32]
 8003f4a:	f023 0201 	bic.w	r2, r3, #1
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	6a1b      	ldr	r3, [r3, #32]
 8003f56:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	685b      	ldr	r3, [r3, #4]
 8003f5c:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	699b      	ldr	r3, [r3, #24]
 8003f62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003f6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	f023 0303 	bic.w	r3, r3, #3
 8003f76:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003f78:	683b      	ldr	r3, [r7, #0]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	68fa      	ldr	r2, [r7, #12]
 8003f7e:	4313      	orrs	r3, r2
 8003f80:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003f82:	697b      	ldr	r3, [r7, #20]
 8003f84:	f023 0302 	bic.w	r3, r3, #2
 8003f88:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003f8a:	683b      	ldr	r3, [r7, #0]
 8003f8c:	689b      	ldr	r3, [r3, #8]
 8003f8e:	697a      	ldr	r2, [r7, #20]
 8003f90:	4313      	orrs	r3, r2
 8003f92:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	4a2c      	ldr	r2, [pc, #176]	; (8004048 <TIM_OC1_SetConfig+0x118>)
 8003f98:	4293      	cmp	r3, r2
 8003f9a:	d00f      	beq.n	8003fbc <TIM_OC1_SetConfig+0x8c>
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	4a2b      	ldr	r2, [pc, #172]	; (800404c <TIM_OC1_SetConfig+0x11c>)
 8003fa0:	4293      	cmp	r3, r2
 8003fa2:	d00b      	beq.n	8003fbc <TIM_OC1_SetConfig+0x8c>
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	4a2a      	ldr	r2, [pc, #168]	; (8004050 <TIM_OC1_SetConfig+0x120>)
 8003fa8:	4293      	cmp	r3, r2
 8003faa:	d007      	beq.n	8003fbc <TIM_OC1_SetConfig+0x8c>
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	4a29      	ldr	r2, [pc, #164]	; (8004054 <TIM_OC1_SetConfig+0x124>)
 8003fb0:	4293      	cmp	r3, r2
 8003fb2:	d003      	beq.n	8003fbc <TIM_OC1_SetConfig+0x8c>
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	4a28      	ldr	r2, [pc, #160]	; (8004058 <TIM_OC1_SetConfig+0x128>)
 8003fb8:	4293      	cmp	r3, r2
 8003fba:	d10c      	bne.n	8003fd6 <TIM_OC1_SetConfig+0xa6>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003fbc:	697b      	ldr	r3, [r7, #20]
 8003fbe:	f023 0308 	bic.w	r3, r3, #8
 8003fc2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003fc4:	683b      	ldr	r3, [r7, #0]
 8003fc6:	68db      	ldr	r3, [r3, #12]
 8003fc8:	697a      	ldr	r2, [r7, #20]
 8003fca:	4313      	orrs	r3, r2
 8003fcc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003fce:	697b      	ldr	r3, [r7, #20]
 8003fd0:	f023 0304 	bic.w	r3, r3, #4
 8003fd4:	617b      	str	r3, [r7, #20]
  }
  
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	4a1b      	ldr	r2, [pc, #108]	; (8004048 <TIM_OC1_SetConfig+0x118>)
 8003fda:	4293      	cmp	r3, r2
 8003fdc:	d00f      	beq.n	8003ffe <TIM_OC1_SetConfig+0xce>
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	4a1a      	ldr	r2, [pc, #104]	; (800404c <TIM_OC1_SetConfig+0x11c>)
 8003fe2:	4293      	cmp	r3, r2
 8003fe4:	d00b      	beq.n	8003ffe <TIM_OC1_SetConfig+0xce>
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	4a19      	ldr	r2, [pc, #100]	; (8004050 <TIM_OC1_SetConfig+0x120>)
 8003fea:	4293      	cmp	r3, r2
 8003fec:	d007      	beq.n	8003ffe <TIM_OC1_SetConfig+0xce>
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	4a18      	ldr	r2, [pc, #96]	; (8004054 <TIM_OC1_SetConfig+0x124>)
 8003ff2:	4293      	cmp	r3, r2
 8003ff4:	d003      	beq.n	8003ffe <TIM_OC1_SetConfig+0xce>
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	4a17      	ldr	r2, [pc, #92]	; (8004058 <TIM_OC1_SetConfig+0x128>)
 8003ffa:	4293      	cmp	r3, r2
 8003ffc:	d111      	bne.n	8004022 <TIM_OC1_SetConfig+0xf2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003ffe:	693b      	ldr	r3, [r7, #16]
 8004000:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004004:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004006:	693b      	ldr	r3, [r7, #16]
 8004008:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800400c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800400e:	683b      	ldr	r3, [r7, #0]
 8004010:	695b      	ldr	r3, [r3, #20]
 8004012:	693a      	ldr	r2, [r7, #16]
 8004014:	4313      	orrs	r3, r2
 8004016:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004018:	683b      	ldr	r3, [r7, #0]
 800401a:	699b      	ldr	r3, [r3, #24]
 800401c:	693a      	ldr	r2, [r7, #16]
 800401e:	4313      	orrs	r3, r2
 8004020:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	693a      	ldr	r2, [r7, #16]
 8004026:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	68fa      	ldr	r2, [r7, #12]
 800402c:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800402e:	683b      	ldr	r3, [r7, #0]
 8004030:	685a      	ldr	r2, [r3, #4]
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	697a      	ldr	r2, [r7, #20]
 800403a:	621a      	str	r2, [r3, #32]
} 
 800403c:	bf00      	nop
 800403e:	371c      	adds	r7, #28
 8004040:	46bd      	mov	sp, r7
 8004042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004046:	4770      	bx	lr
 8004048:	40012c00 	.word	0x40012c00
 800404c:	40013400 	.word	0x40013400
 8004050:	40014000 	.word	0x40014000
 8004054:	40014400 	.word	0x40014400
 8004058:	40014800 	.word	0x40014800

0800405c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config: The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800405c:	b480      	push	{r7}
 800405e:	b087      	sub	sp, #28
 8004060:	af00      	add	r7, sp, #0
 8004062:	6078      	str	r0, [r7, #4]
 8004064:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0;
 8004066:	2300      	movs	r3, #0
 8004068:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0;
 800406a:	2300      	movs	r3, #0
 800406c:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0; 
 800406e:	2300      	movs	r3, #0
 8004070:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	6a1b      	ldr	r3, [r3, #32]
 8004076:	f023 0210 	bic.w	r2, r3, #16
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	6a1b      	ldr	r3, [r3, #32]
 8004082:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	685b      	ldr	r3, [r3, #4]
 8004088:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	699b      	ldr	r3, [r3, #24]
 800408e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004096:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800409a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80040a2:	60fb      	str	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);
 80040a4:	683b      	ldr	r3, [r7, #0]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	021b      	lsls	r3, r3, #8
 80040aa:	68fa      	ldr	r2, [r7, #12]
 80040ac:	4313      	orrs	r3, r2
 80040ae:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80040b0:	697b      	ldr	r3, [r7, #20]
 80040b2:	f023 0320 	bic.w	r3, r3, #32
 80040b6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4);
 80040b8:	683b      	ldr	r3, [r7, #0]
 80040ba:	689b      	ldr	r3, [r3, #8]
 80040bc:	011b      	lsls	r3, r3, #4
 80040be:	697a      	ldr	r2, [r7, #20]
 80040c0:	4313      	orrs	r3, r2
 80040c2:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	4a28      	ldr	r2, [pc, #160]	; (8004168 <TIM_OC2_SetConfig+0x10c>)
 80040c8:	4293      	cmp	r3, r2
 80040ca:	d003      	beq.n	80040d4 <TIM_OC2_SetConfig+0x78>
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	4a27      	ldr	r2, [pc, #156]	; (800416c <TIM_OC2_SetConfig+0x110>)
 80040d0:	4293      	cmp	r3, r2
 80040d2:	d10d      	bne.n	80040f0 <TIM_OC2_SetConfig+0x94>
  {   
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80040d4:	697b      	ldr	r3, [r7, #20]
 80040d6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80040da:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4);
 80040dc:	683b      	ldr	r3, [r7, #0]
 80040de:	68db      	ldr	r3, [r3, #12]
 80040e0:	011b      	lsls	r3, r3, #4
 80040e2:	697a      	ldr	r2, [r7, #20]
 80040e4:	4313      	orrs	r3, r2
 80040e6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80040e8:	697b      	ldr	r3, [r7, #20]
 80040ea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80040ee:	617b      	str	r3, [r7, #20]
    
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	4a1d      	ldr	r2, [pc, #116]	; (8004168 <TIM_OC2_SetConfig+0x10c>)
 80040f4:	4293      	cmp	r3, r2
 80040f6:	d00f      	beq.n	8004118 <TIM_OC2_SetConfig+0xbc>
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	4a1c      	ldr	r2, [pc, #112]	; (800416c <TIM_OC2_SetConfig+0x110>)
 80040fc:	4293      	cmp	r3, r2
 80040fe:	d00b      	beq.n	8004118 <TIM_OC2_SetConfig+0xbc>
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	4a1b      	ldr	r2, [pc, #108]	; (8004170 <TIM_OC2_SetConfig+0x114>)
 8004104:	4293      	cmp	r3, r2
 8004106:	d007      	beq.n	8004118 <TIM_OC2_SetConfig+0xbc>
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	4a1a      	ldr	r2, [pc, #104]	; (8004174 <TIM_OC2_SetConfig+0x118>)
 800410c:	4293      	cmp	r3, r2
 800410e:	d003      	beq.n	8004118 <TIM_OC2_SetConfig+0xbc>
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	4a19      	ldr	r2, [pc, #100]	; (8004178 <TIM_OC2_SetConfig+0x11c>)
 8004114:	4293      	cmp	r3, r2
 8004116:	d113      	bne.n	8004140 <TIM_OC2_SetConfig+0xe4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004118:	693b      	ldr	r3, [r7, #16]
 800411a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800411e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004120:	693b      	ldr	r3, [r7, #16]
 8004122:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004126:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 8004128:	683b      	ldr	r3, [r7, #0]
 800412a:	695b      	ldr	r3, [r3, #20]
 800412c:	009b      	lsls	r3, r3, #2
 800412e:	693a      	ldr	r2, [r7, #16]
 8004130:	4313      	orrs	r3, r2
 8004132:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8004134:	683b      	ldr	r3, [r7, #0]
 8004136:	699b      	ldr	r3, [r3, #24]
 8004138:	009b      	lsls	r3, r3, #2
 800413a:	693a      	ldr	r2, [r7, #16]
 800413c:	4313      	orrs	r3, r2
 800413e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	693a      	ldr	r2, [r7, #16]
 8004144:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	68fa      	ldr	r2, [r7, #12]
 800414a:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800414c:	683b      	ldr	r3, [r7, #0]
 800414e:	685a      	ldr	r2, [r3, #4]
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	697a      	ldr	r2, [r7, #20]
 8004158:	621a      	str	r2, [r3, #32]
}
 800415a:	bf00      	nop
 800415c:	371c      	adds	r7, #28
 800415e:	46bd      	mov	sp, r7
 8004160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004164:	4770      	bx	lr
 8004166:	bf00      	nop
 8004168:	40012c00 	.word	0x40012c00
 800416c:	40013400 	.word	0x40013400
 8004170:	40014000 	.word	0x40014000
 8004174:	40014400 	.word	0x40014400
 8004178:	40014800 	.word	0x40014800

0800417c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config: The ouput configuration structure
  * @retval None
  */
void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800417c:	b480      	push	{r7}
 800417e:	b087      	sub	sp, #28
 8004180:	af00      	add	r7, sp, #0
 8004182:	6078      	str	r0, [r7, #4]
 8004184:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0;
 8004186:	2300      	movs	r3, #0
 8004188:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0;
 800418a:	2300      	movs	r3, #0
 800418c:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0; 
 800418e:	2300      	movs	r3, #0
 8004190:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	6a1b      	ldr	r3, [r3, #32]
 8004196:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	6a1b      	ldr	r3, [r3, #32]
 80041a2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	685b      	ldr	r3, [r3, #4]
 80041a8:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	69db      	ldr	r3, [r3, #28]
 80041ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80041b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80041ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	f023 0303 	bic.w	r3, r3, #3
 80041c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80041c4:	683b      	ldr	r3, [r7, #0]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	68fa      	ldr	r2, [r7, #12]
 80041ca:	4313      	orrs	r3, r2
 80041cc:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80041ce:	697b      	ldr	r3, [r7, #20]
 80041d0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80041d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8);
 80041d6:	683b      	ldr	r3, [r7, #0]
 80041d8:	689b      	ldr	r3, [r3, #8]
 80041da:	021b      	lsls	r3, r3, #8
 80041dc:	697a      	ldr	r2, [r7, #20]
 80041de:	4313      	orrs	r3, r2
 80041e0:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	4a27      	ldr	r2, [pc, #156]	; (8004284 <TIM_OC3_SetConfig+0x108>)
 80041e6:	4293      	cmp	r3, r2
 80041e8:	d003      	beq.n	80041f2 <TIM_OC3_SetConfig+0x76>
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	4a26      	ldr	r2, [pc, #152]	; (8004288 <TIM_OC3_SetConfig+0x10c>)
 80041ee:	4293      	cmp	r3, r2
 80041f0:	d10d      	bne.n	800420e <TIM_OC3_SetConfig+0x92>
  {   
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80041f2:	697b      	ldr	r3, [r7, #20]
 80041f4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80041f8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8);
 80041fa:	683b      	ldr	r3, [r7, #0]
 80041fc:	68db      	ldr	r3, [r3, #12]
 80041fe:	021b      	lsls	r3, r3, #8
 8004200:	697a      	ldr	r2, [r7, #20]
 8004202:	4313      	orrs	r3, r2
 8004204:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004206:	697b      	ldr	r3, [r7, #20]
 8004208:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800420c:	617b      	str	r3, [r7, #20]
  }
  
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	4a1c      	ldr	r2, [pc, #112]	; (8004284 <TIM_OC3_SetConfig+0x108>)
 8004212:	4293      	cmp	r3, r2
 8004214:	d00f      	beq.n	8004236 <TIM_OC3_SetConfig+0xba>
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	4a1b      	ldr	r2, [pc, #108]	; (8004288 <TIM_OC3_SetConfig+0x10c>)
 800421a:	4293      	cmp	r3, r2
 800421c:	d00b      	beq.n	8004236 <TIM_OC3_SetConfig+0xba>
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	4a1a      	ldr	r2, [pc, #104]	; (800428c <TIM_OC3_SetConfig+0x110>)
 8004222:	4293      	cmp	r3, r2
 8004224:	d007      	beq.n	8004236 <TIM_OC3_SetConfig+0xba>
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	4a19      	ldr	r2, [pc, #100]	; (8004290 <TIM_OC3_SetConfig+0x114>)
 800422a:	4293      	cmp	r3, r2
 800422c:	d003      	beq.n	8004236 <TIM_OC3_SetConfig+0xba>
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	4a18      	ldr	r2, [pc, #96]	; (8004294 <TIM_OC3_SetConfig+0x118>)
 8004232:	4293      	cmp	r3, r2
 8004234:	d113      	bne.n	800425e <TIM_OC3_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004236:	693b      	ldr	r3, [r7, #16]
 8004238:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800423c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800423e:	693b      	ldr	r3, [r7, #16]
 8004240:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004244:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4);
 8004246:	683b      	ldr	r3, [r7, #0]
 8004248:	695b      	ldr	r3, [r3, #20]
 800424a:	011b      	lsls	r3, r3, #4
 800424c:	693a      	ldr	r2, [r7, #16]
 800424e:	4313      	orrs	r3, r2
 8004250:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4);
 8004252:	683b      	ldr	r3, [r7, #0]
 8004254:	699b      	ldr	r3, [r3, #24]
 8004256:	011b      	lsls	r3, r3, #4
 8004258:	693a      	ldr	r2, [r7, #16]
 800425a:	4313      	orrs	r3, r2
 800425c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	693a      	ldr	r2, [r7, #16]
 8004262:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	68fa      	ldr	r2, [r7, #12]
 8004268:	61da      	str	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800426a:	683b      	ldr	r3, [r7, #0]
 800426c:	685a      	ldr	r2, [r3, #4]
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	697a      	ldr	r2, [r7, #20]
 8004276:	621a      	str	r2, [r3, #32]
}
 8004278:	bf00      	nop
 800427a:	371c      	adds	r7, #28
 800427c:	46bd      	mov	sp, r7
 800427e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004282:	4770      	bx	lr
 8004284:	40012c00 	.word	0x40012c00
 8004288:	40013400 	.word	0x40013400
 800428c:	40014000 	.word	0x40014000
 8004290:	40014400 	.word	0x40014400
 8004294:	40014800 	.word	0x40014800

08004298 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config: The ouput configuration structure
  * @retval None
  */
void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004298:	b480      	push	{r7}
 800429a:	b087      	sub	sp, #28
 800429c:	af00      	add	r7, sp, #0
 800429e:	6078      	str	r0, [r7, #4]
 80042a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0;
 80042a2:	2300      	movs	r3, #0
 80042a4:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0;
 80042a6:	2300      	movs	r3, #0
 80042a8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0; 
 80042aa:	2300      	movs	r3, #0
 80042ac:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	6a1b      	ldr	r3, [r3, #32]
 80042b2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	6a1b      	ldr	r3, [r3, #32]
 80042be:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	685b      	ldr	r3, [r3, #4]
 80042c4:	617b      	str	r3, [r7, #20]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	69db      	ldr	r3, [r3, #28]
 80042ca:	613b      	str	r3, [r7, #16]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80042cc:	693b      	ldr	r3, [r7, #16]
 80042ce:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80042d2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80042d6:	613b      	str	r3, [r7, #16]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80042d8:	693b      	ldr	r3, [r7, #16]
 80042da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80042de:	613b      	str	r3, [r7, #16]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);
 80042e0:	683b      	ldr	r3, [r7, #0]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	021b      	lsls	r3, r3, #8
 80042e6:	693a      	ldr	r2, [r7, #16]
 80042e8:	4313      	orrs	r3, r2
 80042ea:	613b      	str	r3, [r7, #16]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80042f2:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12);
 80042f4:	683b      	ldr	r3, [r7, #0]
 80042f6:	689b      	ldr	r3, [r3, #8]
 80042f8:	031b      	lsls	r3, r3, #12
 80042fa:	68fa      	ldr	r2, [r7, #12]
 80042fc:	4313      	orrs	r3, r2
 80042fe:	60fb      	str	r3, [r7, #12]

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	4a18      	ldr	r2, [pc, #96]	; (8004364 <TIM_OC4_SetConfig+0xcc>)
 8004304:	4293      	cmp	r3, r2
 8004306:	d00f      	beq.n	8004328 <TIM_OC4_SetConfig+0x90>
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	4a17      	ldr	r2, [pc, #92]	; (8004368 <TIM_OC4_SetConfig+0xd0>)
 800430c:	4293      	cmp	r3, r2
 800430e:	d00b      	beq.n	8004328 <TIM_OC4_SetConfig+0x90>
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	4a16      	ldr	r2, [pc, #88]	; (800436c <TIM_OC4_SetConfig+0xd4>)
 8004314:	4293      	cmp	r3, r2
 8004316:	d007      	beq.n	8004328 <TIM_OC4_SetConfig+0x90>
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	4a15      	ldr	r2, [pc, #84]	; (8004370 <TIM_OC4_SetConfig+0xd8>)
 800431c:	4293      	cmp	r3, r2
 800431e:	d003      	beq.n	8004328 <TIM_OC4_SetConfig+0x90>
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	4a14      	ldr	r2, [pc, #80]	; (8004374 <TIM_OC4_SetConfig+0xdc>)
 8004324:	4293      	cmp	r3, r2
 8004326:	d109      	bne.n	800433c <TIM_OC4_SetConfig+0xa4>
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004328:	697b      	ldr	r3, [r7, #20]
 800432a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800432e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 8004330:	683b      	ldr	r3, [r7, #0]
 8004332:	695b      	ldr	r3, [r3, #20]
 8004334:	019b      	lsls	r3, r3, #6
 8004336:	697a      	ldr	r2, [r7, #20]
 8004338:	4313      	orrs	r3, r2
 800433a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	697a      	ldr	r2, [r7, #20]
 8004340:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	693a      	ldr	r2, [r7, #16]
 8004346:	61da      	str	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	685a      	ldr	r2, [r3, #4]
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	68fa      	ldr	r2, [r7, #12]
 8004354:	621a      	str	r2, [r3, #32]
}
 8004356:	bf00      	nop
 8004358:	371c      	adds	r7, #28
 800435a:	46bd      	mov	sp, r7
 800435c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004360:	4770      	bx	lr
 8004362:	bf00      	nop
 8004364:	40012c00 	.word	0x40012c00
 8004368:	40013400 	.word	0x40013400
 800436c:	40014000 	.word	0x40014000
 8004370:	40014400 	.word	0x40014400
 8004374:	40014800 	.word	0x40014800

08004378 <TIM_CCxChannelCmd>:
  * @param  ChannelState: specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable. 
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004378:	b480      	push	{r7}
 800437a:	b087      	sub	sp, #28
 800437c:	af00      	add	r7, sp, #0
 800437e:	60f8      	str	r0, [r7, #12]
 8004380:	60b9      	str	r1, [r7, #8]
 8004382:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0;
 8004384:	2300      	movs	r3, #0
 8004386:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx)); 
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 8004388:	2201      	movs	r2, #1
 800438a:	68bb      	ldr	r3, [r7, #8]
 800438c:	fa02 f303 	lsl.w	r3, r2, r3
 8004390:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	6a1a      	ldr	r2, [r3, #32]
 8004396:	697b      	ldr	r3, [r7, #20]
 8004398:	43db      	mvns	r3, r3
 800439a:	401a      	ands	r2, r3
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	6a1a      	ldr	r2, [r3, #32]
 80043a4:	6879      	ldr	r1, [r7, #4]
 80043a6:	68bb      	ldr	r3, [r7, #8]
 80043a8:	fa01 f303 	lsl.w	r3, r1, r3
 80043ac:	431a      	orrs	r2, r3
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	621a      	str	r2, [r3, #32]
}
 80043b2:	bf00      	nop
 80043b4:	371c      	adds	r7, #28
 80043b6:	46bd      	mov	sp, r7
 80043b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043bc:	4770      	bx	lr
 80043be:	bf00      	nop

080043c0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80043c0:	b580      	push	{r7, lr}
 80043c2:	b092      	sub	sp, #72	; 0x48
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80043c8:	2300      	movs	r3, #0
 80043ca:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0;
 80043cc:	2300      	movs	r3, #0
 80043ce:	63fb      	str	r3, [r7, #60]	; 0x3c
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80043d8:	2b00      	cmp	r3, #0
 80043da:	f000 80f5 	beq.w	80045c8 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 80043de:	2300      	movs	r3, #0
 80043e0:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80043e4:	4b60      	ldr	r3, [pc, #384]	; (8004568 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80043e6:	69db      	ldr	r3, [r3, #28]
 80043e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d10e      	bne.n	800440e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80043f0:	4a5d      	ldr	r2, [pc, #372]	; (8004568 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80043f2:	4b5d      	ldr	r3, [pc, #372]	; (8004568 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80043f4:	69db      	ldr	r3, [r3, #28]
 80043f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80043fa:	61d3      	str	r3, [r2, #28]
 80043fc:	4b5a      	ldr	r3, [pc, #360]	; (8004568 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80043fe:	69db      	ldr	r3, [r3, #28]
 8004400:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004404:	60bb      	str	r3, [r7, #8]
 8004406:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004408:	2301      	movs	r3, #1
 800440a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800440e:	4b57      	ldr	r3, [pc, #348]	; (800456c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004416:	2b00      	cmp	r3, #0
 8004418:	d118      	bne.n	800444c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800441a:	4a54      	ldr	r2, [pc, #336]	; (800456c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800441c:	4b53      	ldr	r3, [pc, #332]	; (800456c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004424:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004426:	f004 ffcf 	bl	80093c8 <HAL_GetTick>
 800442a:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800442c:	e008      	b.n	8004440 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800442e:	f004 ffcb 	bl	80093c8 <HAL_GetTick>
 8004432:	4602      	mov	r2, r0
 8004434:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004436:	1ad3      	subs	r3, r2, r3
 8004438:	2b64      	cmp	r3, #100	; 0x64
 800443a:	d901      	bls.n	8004440 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 800443c:	2303      	movs	r3, #3
 800443e:	e187      	b.n	8004750 <HAL_RCCEx_PeriphCLKConfig+0x390>
      SET_BIT(PWR->CR, PWR_CR_DBP);
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004440:	4b4a      	ldr	r3, [pc, #296]	; (800456c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004448:	2b00      	cmp	r3, #0
 800444a:	d0f0      	beq.n	800442e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800444c:	4b46      	ldr	r3, [pc, #280]	; (8004568 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 800444e:	6a1b      	ldr	r3, [r3, #32]
 8004450:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004454:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004456:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004458:	2b00      	cmp	r3, #0
 800445a:	f000 80a2 	beq.w	80045a2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	685b      	ldr	r3, [r3, #4]
 8004462:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8004466:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004468:	429a      	cmp	r2, r3
 800446a:	f000 809a 	beq.w	80045a2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800446e:	4b3e      	ldr	r3, [pc, #248]	; (8004568 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8004470:	6a1b      	ldr	r3, [r3, #32]
 8004472:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004476:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004478:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800447c:	637b      	str	r3, [r7, #52]	; 0x34
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800447e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004480:	fa93 f3a3 	rbit	r3, r3
 8004484:	61fb      	str	r3, [r7, #28]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8004486:	69fb      	ldr	r3, [r7, #28]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004488:	fab3 f383 	clz	r3, r3
 800448c:	009b      	lsls	r3, r3, #2
 800448e:	461a      	mov	r2, r3
 8004490:	4b37      	ldr	r3, [pc, #220]	; (8004570 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8004492:	4413      	add	r3, r2
 8004494:	461a      	mov	r2, r3
 8004496:	2301      	movs	r3, #1
 8004498:	6013      	str	r3, [r2, #0]
 800449a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800449e:	627b      	str	r3, [r7, #36]	; 0x24
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044a2:	fa93 f3a3 	rbit	r3, r3
 80044a6:	623b      	str	r3, [r7, #32]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80044a8:	6a3b      	ldr	r3, [r7, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80044aa:	fab3 f383 	clz	r3, r3
 80044ae:	009b      	lsls	r3, r3, #2
 80044b0:	461a      	mov	r2, r3
 80044b2:	4b2f      	ldr	r3, [pc, #188]	; (8004570 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80044b4:	4413      	add	r3, r2
 80044b6:	461a      	mov	r2, r3
 80044b8:	2300      	movs	r3, #0
 80044ba:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80044bc:	4a2a      	ldr	r2, [pc, #168]	; (8004568 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80044be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80044c0:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80044c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80044c4:	f003 0301 	and.w	r3, r3, #1
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d06a      	beq.n	80045a2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044cc:	f004 ff7c 	bl	80093c8 <HAL_GetTick>
 80044d0:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044d2:	e00a      	b.n	80044ea <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80044d4:	f004 ff78 	bl	80093c8 <HAL_GetTick>
 80044d8:	4602      	mov	r2, r0
 80044da:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80044dc:	1ad3      	subs	r3, r2, r3
 80044de:	f241 3288 	movw	r2, #5000	; 0x1388
 80044e2:	4293      	cmp	r3, r2
 80044e4:	d901      	bls.n	80044ea <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 80044e6:	2303      	movs	r3, #3
 80044e8:	e132      	b.n	8004750 <HAL_RCCEx_PeriphCLKConfig+0x390>
 80044ea:	2302      	movs	r3, #2
 80044ec:	63bb      	str	r3, [r7, #56]	; 0x38
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044f0:	fa93 f3a3 	rbit	r3, r3
 80044f4:	61bb      	str	r3, [r7, #24]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80044f6:	69bb      	ldr	r3, [r7, #24]
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044f8:	fab3 f383 	clz	r3, r3
 80044fc:	b25b      	sxtb	r3, r3
 80044fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004502:	b25b      	sxtb	r3, r3
 8004504:	b2db      	uxtb	r3, r3
 8004506:	095b      	lsrs	r3, r3, #5
 8004508:	b2db      	uxtb	r3, r3
 800450a:	2b01      	cmp	r3, #1
 800450c:	d102      	bne.n	8004514 <HAL_RCCEx_PeriphCLKConfig+0x154>
 800450e:	4b16      	ldr	r3, [pc, #88]	; (8004568 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	e031      	b.n	8004578 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8004514:	2302      	movs	r3, #2
 8004516:	633b      	str	r3, [r7, #48]	; 0x30
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004518:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800451a:	fa93 f3a3 	rbit	r3, r3
 800451e:	617b      	str	r3, [r7, #20]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8004520:	697b      	ldr	r3, [r7, #20]
 8004522:	fab3 f383 	clz	r3, r3
 8004526:	b25b      	sxtb	r3, r3
 8004528:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800452c:	b25b      	sxtb	r3, r3
 800452e:	b2db      	uxtb	r3, r3
 8004530:	095b      	lsrs	r3, r3, #5
 8004532:	b2db      	uxtb	r3, r3
 8004534:	2b02      	cmp	r3, #2
 8004536:	d102      	bne.n	800453e <HAL_RCCEx_PeriphCLKConfig+0x17e>
 8004538:	4b0b      	ldr	r3, [pc, #44]	; (8004568 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 800453a:	6a1b      	ldr	r3, [r3, #32]
 800453c:	e01c      	b.n	8004578 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 800453e:	2302      	movs	r3, #2
 8004540:	62fb      	str	r3, [r7, #44]	; 0x2c
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004542:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004544:	fa93 f3a3 	rbit	r3, r3
 8004548:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800454a:	693b      	ldr	r3, [r7, #16]
 800454c:	fab3 f383 	clz	r3, r3
 8004550:	b25b      	sxtb	r3, r3
 8004552:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004556:	b25b      	sxtb	r3, r3
 8004558:	b2db      	uxtb	r3, r3
 800455a:	095b      	lsrs	r3, r3, #5
 800455c:	b2db      	uxtb	r3, r3
 800455e:	2b04      	cmp	r3, #4
 8004560:	d108      	bne.n	8004574 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 8004562:	4b01      	ldr	r3, [pc, #4]	; (8004568 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8004564:	685b      	ldr	r3, [r3, #4]
 8004566:	e007      	b.n	8004578 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8004568:	40021000 	.word	0x40021000
 800456c:	40007000 	.word	0x40007000
 8004570:	42420400 	.word	0x42420400
 8004574:	4b78      	ldr	r3, [pc, #480]	; (8004758 <HAL_RCCEx_PeriphCLKConfig+0x398>)
 8004576:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004578:	2202      	movs	r2, #2
 800457a:	62ba      	str	r2, [r7, #40]	; 0x28
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800457c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800457e:	fa92 f2a2 	rbit	r2, r2
 8004582:	60fa      	str	r2, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8004584:	68fa      	ldr	r2, [r7, #12]
 8004586:	fab2 f282 	clz	r2, r2
 800458a:	b252      	sxtb	r2, r2
 800458c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004590:	b252      	sxtb	r2, r2
 8004592:	b2d2      	uxtb	r2, r2
 8004594:	f002 021f 	and.w	r2, r2, #31
 8004598:	40d3      	lsrs	r3, r2
 800459a:	f003 0301 	and.w	r3, r3, #1
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d098      	beq.n	80044d4 <HAL_RCCEx_PeriphCLKConfig+0x114>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80045a2:	496d      	ldr	r1, [pc, #436]	; (8004758 <HAL_RCCEx_PeriphCLKConfig+0x398>)
 80045a4:	4b6c      	ldr	r3, [pc, #432]	; (8004758 <HAL_RCCEx_PeriphCLKConfig+0x398>)
 80045a6:	6a1b      	ldr	r3, [r3, #32]
 80045a8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	685b      	ldr	r3, [r3, #4]
 80045b0:	4313      	orrs	r3, r2
 80045b2:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80045b4:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80045b8:	2b01      	cmp	r3, #1
 80045ba:	d105      	bne.n	80045c8 <HAL_RCCEx_PeriphCLKConfig+0x208>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80045bc:	4a66      	ldr	r2, [pc, #408]	; (8004758 <HAL_RCCEx_PeriphCLKConfig+0x398>)
 80045be:	4b66      	ldr	r3, [pc, #408]	; (8004758 <HAL_RCCEx_PeriphCLKConfig+0x398>)
 80045c0:	69db      	ldr	r3, [r3, #28]
 80045c2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80045c6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	f003 0301 	and.w	r3, r3, #1
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d008      	beq.n	80045e6 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80045d4:	4960      	ldr	r1, [pc, #384]	; (8004758 <HAL_RCCEx_PeriphCLKConfig+0x398>)
 80045d6:	4b60      	ldr	r3, [pc, #384]	; (8004758 <HAL_RCCEx_PeriphCLKConfig+0x398>)
 80045d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045da:	f023 0203 	bic.w	r2, r3, #3
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	689b      	ldr	r3, [r3, #8]
 80045e2:	4313      	orrs	r3, r2
 80045e4:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f003 0302 	and.w	r3, r3, #2
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d008      	beq.n	8004604 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80045f2:	4959      	ldr	r1, [pc, #356]	; (8004758 <HAL_RCCEx_PeriphCLKConfig+0x398>)
 80045f4:	4b58      	ldr	r3, [pc, #352]	; (8004758 <HAL_RCCEx_PeriphCLKConfig+0x398>)
 80045f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045f8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	68db      	ldr	r3, [r3, #12]
 8004600:	4313      	orrs	r3, r2
 8004602:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f003 0304 	and.w	r3, r3, #4
 800460c:	2b00      	cmp	r3, #0
 800460e:	d008      	beq.n	8004622 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004610:	4951      	ldr	r1, [pc, #324]	; (8004758 <HAL_RCCEx_PeriphCLKConfig+0x398>)
 8004612:	4b51      	ldr	r3, [pc, #324]	; (8004758 <HAL_RCCEx_PeriphCLKConfig+0x398>)
 8004614:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004616:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	691b      	ldr	r3, [r3, #16]
 800461e:	4313      	orrs	r3, r2
 8004620:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f003 0320 	and.w	r3, r3, #32
 800462a:	2b00      	cmp	r3, #0
 800462c:	d008      	beq.n	8004640 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800462e:	494a      	ldr	r1, [pc, #296]	; (8004758 <HAL_RCCEx_PeriphCLKConfig+0x398>)
 8004630:	4b49      	ldr	r3, [pc, #292]	; (8004758 <HAL_RCCEx_PeriphCLKConfig+0x398>)
 8004632:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004634:	f023 0210 	bic.w	r2, r3, #16
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	69db      	ldr	r3, [r3, #28]
 800463c:	4313      	orrs	r3, r2
 800463e:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004648:	2b00      	cmp	r3, #0
 800464a:	d008      	beq.n	800465e <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 800464c:	4942      	ldr	r1, [pc, #264]	; (8004758 <HAL_RCCEx_PeriphCLKConfig+0x398>)
 800464e:	4b42      	ldr	r3, [pc, #264]	; (8004758 <HAL_RCCEx_PeriphCLKConfig+0x398>)
 8004650:	685b      	ldr	r3, [r3, #4]
 8004652:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800465a:	4313      	orrs	r3, r2
 800465c:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004666:	2b00      	cmp	r3, #0
 8004668:	d008      	beq.n	800467c <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800466a:	493b      	ldr	r1, [pc, #236]	; (8004758 <HAL_RCCEx_PeriphCLKConfig+0x398>)
 800466c:	4b3a      	ldr	r3, [pc, #232]	; (8004758 <HAL_RCCEx_PeriphCLKConfig+0x398>)
 800466e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004670:	f023 0220 	bic.w	r2, r3, #32
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	6a1b      	ldr	r3, [r3, #32]
 8004678:	4313      	orrs	r3, r2
 800467a:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f003 0308 	and.w	r3, r3, #8
 8004684:	2b00      	cmp	r3, #0
 8004686:	d008      	beq.n	800469a <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004688:	4933      	ldr	r1, [pc, #204]	; (8004758 <HAL_RCCEx_PeriphCLKConfig+0x398>)
 800468a:	4b33      	ldr	r3, [pc, #204]	; (8004758 <HAL_RCCEx_PeriphCLKConfig+0x398>)
 800468c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800468e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	695b      	ldr	r3, [r3, #20]
 8004696:	4313      	orrs	r3, r2
 8004698:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f003 0310 	and.w	r3, r3, #16
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d008      	beq.n	80046b8 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80046a6:	492c      	ldr	r1, [pc, #176]	; (8004758 <HAL_RCCEx_PeriphCLKConfig+0x398>)
 80046a8:	4b2b      	ldr	r3, [pc, #172]	; (8004758 <HAL_RCCEx_PeriphCLKConfig+0x398>)
 80046aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046ac:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	699b      	ldr	r3, [r3, #24]
 80046b4:	4313      	orrs	r3, r2
 80046b6:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d008      	beq.n	80046d6 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80046c4:	4924      	ldr	r1, [pc, #144]	; (8004758 <HAL_RCCEx_PeriphCLKConfig+0x398>)
 80046c6:	4b24      	ldr	r3, [pc, #144]	; (8004758 <HAL_RCCEx_PeriphCLKConfig+0x398>)
 80046c8:	685b      	ldr	r3, [r3, #4]
 80046ca:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046d2:	4313      	orrs	r3, r2
 80046d4:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d008      	beq.n	80046f4 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80046e2:	491d      	ldr	r1, [pc, #116]	; (8004758 <HAL_RCCEx_PeriphCLKConfig+0x398>)
 80046e4:	4b1c      	ldr	r3, [pc, #112]	; (8004758 <HAL_RCCEx_PeriphCLKConfig+0x398>)
 80046e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046e8:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046f0:	4313      	orrs	r3, r2
 80046f2:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d008      	beq.n	8004712 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8004700:	4915      	ldr	r1, [pc, #84]	; (8004758 <HAL_RCCEx_PeriphCLKConfig+0x398>)
 8004702:	4b15      	ldr	r3, [pc, #84]	; (8004758 <HAL_RCCEx_PeriphCLKConfig+0x398>)
 8004704:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004706:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800470e:	4313      	orrs	r3, r2
 8004710:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800471a:	2b00      	cmp	r3, #0
 800471c:	d008      	beq.n	8004730 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800471e:	490e      	ldr	r1, [pc, #56]	; (8004758 <HAL_RCCEx_PeriphCLKConfig+0x398>)
 8004720:	4b0d      	ldr	r3, [pc, #52]	; (8004758 <HAL_RCCEx_PeriphCLKConfig+0x398>)
 8004722:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004724:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800472c:	4313      	orrs	r3, r2
 800472e:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004738:	2b00      	cmp	r3, #0
 800473a:	d008      	beq.n	800474e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 800473c:	4906      	ldr	r1, [pc, #24]	; (8004758 <HAL_RCCEx_PeriphCLKConfig+0x398>)
 800473e:	4b06      	ldr	r3, [pc, #24]	; (8004758 <HAL_RCCEx_PeriphCLKConfig+0x398>)
 8004740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004742:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800474a:	4313      	orrs	r3, r2
 800474c:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 800474e:	2300      	movs	r3, #0
}
 8004750:	4618      	mov	r0, r3
 8004752:	3748      	adds	r7, #72	; 0x48
 8004754:	46bd      	mov	sp, r7
 8004756:	bd80      	pop	{r7, pc}
 8004758:	40021000 	.word	0x40021000

0800475c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800475c:	b590      	push	{r4, r7, lr}
 800475e:	f5ad 7d01 	sub.w	sp, sp, #516	; 0x204
 8004762:	af00      	add	r7, sp, #0
 8004764:	1d3b      	adds	r3, r7, #4
 8004766:	6018      	str	r0, [r3, #0]
   uint32_t tickstart = 0;
 8004768:	2300      	movs	r3, #0
 800476a:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800476e:	1d3b      	adds	r3, r7, #4
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	f003 0301 	and.w	r3, r3, #1
 8004778:	2b00      	cmp	r3, #0
 800477a:	f000 81e8 	beq.w	8004b4e <HAL_RCC_OscConfig+0x3f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
        
    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800477e:	4bb8      	ldr	r3, [pc, #736]	; (8004a60 <HAL_RCC_OscConfig+0x304>)
 8004780:	685b      	ldr	r3, [r3, #4]
 8004782:	f003 030c 	and.w	r3, r3, #12
 8004786:	2b04      	cmp	r3, #4
 8004788:	d00c      	beq.n	80047a4 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800478a:	4bb5      	ldr	r3, [pc, #724]	; (8004a60 <HAL_RCC_OscConfig+0x304>)
 800478c:	685b      	ldr	r3, [r3, #4]
 800478e:	f003 030c 	and.w	r3, r3, #12
 8004792:	2b08      	cmp	r3, #8
 8004794:	f040 8082 	bne.w	800489c <HAL_RCC_OscConfig+0x140>
 8004798:	4bb1      	ldr	r3, [pc, #708]	; (8004a60 <HAL_RCC_OscConfig+0x304>)
 800479a:	685b      	ldr	r3, [r3, #4]
 800479c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d07b      	beq.n	800489c <HAL_RCC_OscConfig+0x140>
 80047a4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80047a8:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80047b0:	fa93 f2a3 	rbit	r2, r3
 80047b4:	f507 7380 	add.w	r3, r7, #256	; 0x100
 80047b8:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80047ba:	f507 7380 	add.w	r3, r7, #256	; 0x100
 80047be:	681b      	ldr	r3, [r3, #0]
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80047c0:	fab3 f383 	clz	r3, r3
 80047c4:	b25b      	sxtb	r3, r3
 80047c6:	f043 0320 	orr.w	r3, r3, #32
 80047ca:	b25b      	sxtb	r3, r3
 80047cc:	b2db      	uxtb	r3, r3
 80047ce:	095b      	lsrs	r3, r3, #5
 80047d0:	b2db      	uxtb	r3, r3
 80047d2:	2b01      	cmp	r3, #1
 80047d4:	d102      	bne.n	80047dc <HAL_RCC_OscConfig+0x80>
 80047d6:	4ba2      	ldr	r3, [pc, #648]	; (8004a60 <HAL_RCC_OscConfig+0x304>)
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	e039      	b.n	8004850 <HAL_RCC_OscConfig+0xf4>
 80047dc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80047e0:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047e4:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 80047e8:	fa93 f2a3 	rbit	r2, r3
 80047ec:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 80047f0:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80047f2:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	fab3 f383 	clz	r3, r3
 80047fc:	b25b      	sxtb	r3, r3
 80047fe:	f043 0320 	orr.w	r3, r3, #32
 8004802:	b25b      	sxtb	r3, r3
 8004804:	b2db      	uxtb	r3, r3
 8004806:	095b      	lsrs	r3, r3, #5
 8004808:	b2db      	uxtb	r3, r3
 800480a:	2b02      	cmp	r3, #2
 800480c:	d102      	bne.n	8004814 <HAL_RCC_OscConfig+0xb8>
 800480e:	4b94      	ldr	r3, [pc, #592]	; (8004a60 <HAL_RCC_OscConfig+0x304>)
 8004810:	6a1b      	ldr	r3, [r3, #32]
 8004812:	e01d      	b.n	8004850 <HAL_RCC_OscConfig+0xf4>
 8004814:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004818:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800481c:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8004820:	fa93 f2a3 	rbit	r2, r3
 8004824:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8004828:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800482a:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	fab3 f383 	clz	r3, r3
 8004834:	b25b      	sxtb	r3, r3
 8004836:	f043 0320 	orr.w	r3, r3, #32
 800483a:	b25b      	sxtb	r3, r3
 800483c:	b2db      	uxtb	r3, r3
 800483e:	095b      	lsrs	r3, r3, #5
 8004840:	b2db      	uxtb	r3, r3
 8004842:	2b04      	cmp	r3, #4
 8004844:	d102      	bne.n	800484c <HAL_RCC_OscConfig+0xf0>
 8004846:	4b86      	ldr	r3, [pc, #536]	; (8004a60 <HAL_RCC_OscConfig+0x304>)
 8004848:	685b      	ldr	r3, [r3, #4]
 800484a:	e001      	b.n	8004850 <HAL_RCC_OscConfig+0xf4>
 800484c:	4b84      	ldr	r3, [pc, #528]	; (8004a60 <HAL_RCC_OscConfig+0x304>)
 800484e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004850:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004854:	f8c7 21cc 	str.w	r2, [r7, #460]	; 0x1cc
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004858:	f8d7 21cc 	ldr.w	r2, [r7, #460]	; 0x1cc
 800485c:	fa92 f1a2 	rbit	r1, r2
 8004860:	f107 02f4 	add.w	r2, r7, #244	; 0xf4
 8004864:	6011      	str	r1, [r2, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8004866:	f107 02f4 	add.w	r2, r7, #244	; 0xf4
 800486a:	6812      	ldr	r2, [r2, #0]
 800486c:	fab2 f282 	clz	r2, r2
 8004870:	b252      	sxtb	r2, r2
 8004872:	f042 0220 	orr.w	r2, r2, #32
 8004876:	b252      	sxtb	r2, r2
 8004878:	b2d2      	uxtb	r2, r2
 800487a:	f002 021f 	and.w	r2, r2, #31
 800487e:	40d3      	lsrs	r3, r2
 8004880:	f003 0301 	and.w	r3, r3, #1
 8004884:	2b00      	cmp	r3, #0
 8004886:	f000 8161 	beq.w	8004b4c <HAL_RCC_OscConfig+0x3f0>
 800488a:	1d3b      	adds	r3, r7, #4
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	685b      	ldr	r3, [r3, #4]
 8004890:	2b00      	cmp	r3, #0
 8004892:	f040 815b 	bne.w	8004b4c <HAL_RCC_OscConfig+0x3f0>
      {
        return HAL_ERROR;
 8004896:	2301      	movs	r3, #1
 8004898:	f001 b81a 	b.w	80058d0 <HAL_RCC_OscConfig+0x1174>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800489c:	1d3b      	adds	r3, r7, #4
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	685b      	ldr	r3, [r3, #4]
 80048a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80048a6:	d106      	bne.n	80048b6 <HAL_RCC_OscConfig+0x15a>
 80048a8:	4a6d      	ldr	r2, [pc, #436]	; (8004a60 <HAL_RCC_OscConfig+0x304>)
 80048aa:	4b6d      	ldr	r3, [pc, #436]	; (8004a60 <HAL_RCC_OscConfig+0x304>)
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80048b2:	6013      	str	r3, [r2, #0]
 80048b4:	e030      	b.n	8004918 <HAL_RCC_OscConfig+0x1bc>
 80048b6:	1d3b      	adds	r3, r7, #4
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	685b      	ldr	r3, [r3, #4]
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d10c      	bne.n	80048da <HAL_RCC_OscConfig+0x17e>
 80048c0:	4a67      	ldr	r2, [pc, #412]	; (8004a60 <HAL_RCC_OscConfig+0x304>)
 80048c2:	4b67      	ldr	r3, [pc, #412]	; (8004a60 <HAL_RCC_OscConfig+0x304>)
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80048ca:	6013      	str	r3, [r2, #0]
 80048cc:	4a64      	ldr	r2, [pc, #400]	; (8004a60 <HAL_RCC_OscConfig+0x304>)
 80048ce:	4b64      	ldr	r3, [pc, #400]	; (8004a60 <HAL_RCC_OscConfig+0x304>)
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80048d6:	6013      	str	r3, [r2, #0]
 80048d8:	e01e      	b.n	8004918 <HAL_RCC_OscConfig+0x1bc>
 80048da:	1d3b      	adds	r3, r7, #4
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	685b      	ldr	r3, [r3, #4]
 80048e0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80048e4:	d10c      	bne.n	8004900 <HAL_RCC_OscConfig+0x1a4>
 80048e6:	4a5e      	ldr	r2, [pc, #376]	; (8004a60 <HAL_RCC_OscConfig+0x304>)
 80048e8:	4b5d      	ldr	r3, [pc, #372]	; (8004a60 <HAL_RCC_OscConfig+0x304>)
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80048f0:	6013      	str	r3, [r2, #0]
 80048f2:	4a5b      	ldr	r2, [pc, #364]	; (8004a60 <HAL_RCC_OscConfig+0x304>)
 80048f4:	4b5a      	ldr	r3, [pc, #360]	; (8004a60 <HAL_RCC_OscConfig+0x304>)
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80048fc:	6013      	str	r3, [r2, #0]
 80048fe:	e00b      	b.n	8004918 <HAL_RCC_OscConfig+0x1bc>
 8004900:	4a57      	ldr	r2, [pc, #348]	; (8004a60 <HAL_RCC_OscConfig+0x304>)
 8004902:	4b57      	ldr	r3, [pc, #348]	; (8004a60 <HAL_RCC_OscConfig+0x304>)
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800490a:	6013      	str	r3, [r2, #0]
 800490c:	4a54      	ldr	r2, [pc, #336]	; (8004a60 <HAL_RCC_OscConfig+0x304>)
 800490e:	4b54      	ldr	r3, [pc, #336]	; (8004a60 <HAL_RCC_OscConfig+0x304>)
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004916:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004918:	4951      	ldr	r1, [pc, #324]	; (8004a60 <HAL_RCC_OscConfig+0x304>)
 800491a:	4b51      	ldr	r3, [pc, #324]	; (8004a60 <HAL_RCC_OscConfig+0x304>)
 800491c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800491e:	f023 020f 	bic.w	r2, r3, #15
 8004922:	1d3b      	adds	r3, r7, #4
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	689b      	ldr	r3, [r3, #8]
 8004928:	4313      	orrs	r3, r2
 800492a:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800492c:	1d3b      	adds	r3, r7, #4
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	685b      	ldr	r3, [r3, #4]
 8004932:	2b00      	cmp	r3, #0
 8004934:	f000 8083 	beq.w	8004a3e <HAL_RCC_OscConfig+0x2e2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004938:	f004 fd46 	bl	80093c8 <HAL_GetTick>
 800493c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004940:	e00a      	b.n	8004958 <HAL_RCC_OscConfig+0x1fc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004942:	f004 fd41 	bl	80093c8 <HAL_GetTick>
 8004946:	4602      	mov	r2, r0
 8004948:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800494c:	1ad3      	subs	r3, r2, r3
 800494e:	2b64      	cmp	r3, #100	; 0x64
 8004950:	d902      	bls.n	8004958 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8004952:	2303      	movs	r3, #3
 8004954:	f000 bfbc 	b.w	80058d0 <HAL_RCC_OscConfig+0x1174>
 8004958:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800495c:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004960:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8004964:	fa93 f2a3 	rbit	r2, r3
 8004968:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 800496c:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800496e:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8004972:	681b      	ldr	r3, [r3, #0]
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004974:	fab3 f383 	clz	r3, r3
 8004978:	b25b      	sxtb	r3, r3
 800497a:	f043 0320 	orr.w	r3, r3, #32
 800497e:	b25b      	sxtb	r3, r3
 8004980:	b2db      	uxtb	r3, r3
 8004982:	095b      	lsrs	r3, r3, #5
 8004984:	b2db      	uxtb	r3, r3
 8004986:	2b01      	cmp	r3, #1
 8004988:	d102      	bne.n	8004990 <HAL_RCC_OscConfig+0x234>
 800498a:	4b35      	ldr	r3, [pc, #212]	; (8004a60 <HAL_RCC_OscConfig+0x304>)
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	e039      	b.n	8004a04 <HAL_RCC_OscConfig+0x2a8>
 8004990:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004994:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004998:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800499c:	fa93 f2a3 	rbit	r2, r3
 80049a0:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80049a4:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80049a6:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	fab3 f383 	clz	r3, r3
 80049b0:	b25b      	sxtb	r3, r3
 80049b2:	f043 0320 	orr.w	r3, r3, #32
 80049b6:	b25b      	sxtb	r3, r3
 80049b8:	b2db      	uxtb	r3, r3
 80049ba:	095b      	lsrs	r3, r3, #5
 80049bc:	b2db      	uxtb	r3, r3
 80049be:	2b02      	cmp	r3, #2
 80049c0:	d102      	bne.n	80049c8 <HAL_RCC_OscConfig+0x26c>
 80049c2:	4b27      	ldr	r3, [pc, #156]	; (8004a60 <HAL_RCC_OscConfig+0x304>)
 80049c4:	6a1b      	ldr	r3, [r3, #32]
 80049c6:	e01d      	b.n	8004a04 <HAL_RCC_OscConfig+0x2a8>
 80049c8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80049cc:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049d0:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 80049d4:	fa93 f2a3 	rbit	r2, r3
 80049d8:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80049dc:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80049de:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	fab3 f383 	clz	r3, r3
 80049e8:	b25b      	sxtb	r3, r3
 80049ea:	f043 0320 	orr.w	r3, r3, #32
 80049ee:	b25b      	sxtb	r3, r3
 80049f0:	b2db      	uxtb	r3, r3
 80049f2:	095b      	lsrs	r3, r3, #5
 80049f4:	b2db      	uxtb	r3, r3
 80049f6:	2b04      	cmp	r3, #4
 80049f8:	d102      	bne.n	8004a00 <HAL_RCC_OscConfig+0x2a4>
 80049fa:	4b19      	ldr	r3, [pc, #100]	; (8004a60 <HAL_RCC_OscConfig+0x304>)
 80049fc:	685b      	ldr	r3, [r3, #4]
 80049fe:	e001      	b.n	8004a04 <HAL_RCC_OscConfig+0x2a8>
 8004a00:	4b17      	ldr	r3, [pc, #92]	; (8004a60 <HAL_RCC_OscConfig+0x304>)
 8004a02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a04:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004a08:	f8c7 21ec 	str.w	r2, [r7, #492]	; 0x1ec
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a0c:	f8d7 21ec 	ldr.w	r2, [r7, #492]	; 0x1ec
 8004a10:	fa92 f1a2 	rbit	r1, r2
 8004a14:	f107 02e4 	add.w	r2, r7, #228	; 0xe4
 8004a18:	6011      	str	r1, [r2, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8004a1a:	f107 02e4 	add.w	r2, r7, #228	; 0xe4
 8004a1e:	6812      	ldr	r2, [r2, #0]
 8004a20:	fab2 f282 	clz	r2, r2
 8004a24:	b252      	sxtb	r2, r2
 8004a26:	f042 0220 	orr.w	r2, r2, #32
 8004a2a:	b252      	sxtb	r2, r2
 8004a2c:	b2d2      	uxtb	r2, r2
 8004a2e:	f002 021f 	and.w	r2, r2, #31
 8004a32:	40d3      	lsrs	r3, r2
 8004a34:	f003 0301 	and.w	r3, r3, #1
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d082      	beq.n	8004942 <HAL_RCC_OscConfig+0x1e6>
 8004a3c:	e087      	b.n	8004b4e <HAL_RCC_OscConfig+0x3f2>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a3e:	f004 fcc3 	bl	80093c8 <HAL_GetTick>
 8004a42:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004a46:	e00d      	b.n	8004a64 <HAL_RCC_OscConfig+0x308>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004a48:	f004 fcbe 	bl	80093c8 <HAL_GetTick>
 8004a4c:	4602      	mov	r2, r0
 8004a4e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004a52:	1ad3      	subs	r3, r2, r3
 8004a54:	2b64      	cmp	r3, #100	; 0x64
 8004a56:	d905      	bls.n	8004a64 <HAL_RCC_OscConfig+0x308>
          {
            return HAL_TIMEOUT;
 8004a58:	2303      	movs	r3, #3
 8004a5a:	f000 bf39 	b.w	80058d0 <HAL_RCC_OscConfig+0x1174>
 8004a5e:	bf00      	nop
 8004a60:	40021000 	.word	0x40021000
 8004a64:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004a68:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a6c:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8004a70:	fa93 f2a3 	rbit	r2, r3
 8004a74:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8004a78:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8004a7a:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8004a7e:	681b      	ldr	r3, [r3, #0]
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004a80:	fab3 f383 	clz	r3, r3
 8004a84:	b25b      	sxtb	r3, r3
 8004a86:	f043 0320 	orr.w	r3, r3, #32
 8004a8a:	b25b      	sxtb	r3, r3
 8004a8c:	b2db      	uxtb	r3, r3
 8004a8e:	095b      	lsrs	r3, r3, #5
 8004a90:	b2db      	uxtb	r3, r3
 8004a92:	2b01      	cmp	r3, #1
 8004a94:	d102      	bne.n	8004a9c <HAL_RCC_OscConfig+0x340>
 8004a96:	4bb6      	ldr	r3, [pc, #728]	; (8004d70 <HAL_RCC_OscConfig+0x614>)
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	e039      	b.n	8004b10 <HAL_RCC_OscConfig+0x3b4>
 8004a9c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004aa0:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004aa4:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8004aa8:	fa93 f2a3 	rbit	r2, r3
 8004aac:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8004ab0:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8004ab2:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	fab3 f383 	clz	r3, r3
 8004abc:	b25b      	sxtb	r3, r3
 8004abe:	f043 0320 	orr.w	r3, r3, #32
 8004ac2:	b25b      	sxtb	r3, r3
 8004ac4:	b2db      	uxtb	r3, r3
 8004ac6:	095b      	lsrs	r3, r3, #5
 8004ac8:	b2db      	uxtb	r3, r3
 8004aca:	2b02      	cmp	r3, #2
 8004acc:	d102      	bne.n	8004ad4 <HAL_RCC_OscConfig+0x378>
 8004ace:	4ba8      	ldr	r3, [pc, #672]	; (8004d70 <HAL_RCC_OscConfig+0x614>)
 8004ad0:	6a1b      	ldr	r3, [r3, #32]
 8004ad2:	e01d      	b.n	8004b10 <HAL_RCC_OscConfig+0x3b4>
 8004ad4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004ad8:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004adc:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8004ae0:	fa93 f2a3 	rbit	r2, r3
 8004ae4:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8004ae8:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8004aea:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	fab3 f383 	clz	r3, r3
 8004af4:	b25b      	sxtb	r3, r3
 8004af6:	f043 0320 	orr.w	r3, r3, #32
 8004afa:	b25b      	sxtb	r3, r3
 8004afc:	b2db      	uxtb	r3, r3
 8004afe:	095b      	lsrs	r3, r3, #5
 8004b00:	b2db      	uxtb	r3, r3
 8004b02:	2b04      	cmp	r3, #4
 8004b04:	d102      	bne.n	8004b0c <HAL_RCC_OscConfig+0x3b0>
 8004b06:	4b9a      	ldr	r3, [pc, #616]	; (8004d70 <HAL_RCC_OscConfig+0x614>)
 8004b08:	685b      	ldr	r3, [r3, #4]
 8004b0a:	e001      	b.n	8004b10 <HAL_RCC_OscConfig+0x3b4>
 8004b0c:	4b98      	ldr	r3, [pc, #608]	; (8004d70 <HAL_RCC_OscConfig+0x614>)
 8004b0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b10:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004b14:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b18:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8004b1c:	fa92 f1a2 	rbit	r1, r2
 8004b20:	f107 02d4 	add.w	r2, r7, #212	; 0xd4
 8004b24:	6011      	str	r1, [r2, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8004b26:	f107 02d4 	add.w	r2, r7, #212	; 0xd4
 8004b2a:	6812      	ldr	r2, [r2, #0]
 8004b2c:	fab2 f282 	clz	r2, r2
 8004b30:	b252      	sxtb	r2, r2
 8004b32:	f042 0220 	orr.w	r2, r2, #32
 8004b36:	b252      	sxtb	r2, r2
 8004b38:	b2d2      	uxtb	r2, r2
 8004b3a:	f002 021f 	and.w	r2, r2, #31
 8004b3e:	40d3      	lsrs	r3, r2
 8004b40:	f003 0301 	and.w	r3, r3, #1
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	f47f af7f 	bne.w	8004a48 <HAL_RCC_OscConfig+0x2ec>
 8004b4a:	e000      	b.n	8004b4e <HAL_RCC_OscConfig+0x3f2>
        
    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b4c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004b4e:	1d3b      	adds	r3, r7, #4
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f003 0302 	and.w	r3, r3, #2
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	f000 81f4 	beq.w	8004f46 <HAL_RCC_OscConfig+0x7ea>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8004b5e:	4b84      	ldr	r3, [pc, #528]	; (8004d70 <HAL_RCC_OscConfig+0x614>)
 8004b60:	685b      	ldr	r3, [r3, #4]
 8004b62:	f003 030c 	and.w	r3, r3, #12
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d00d      	beq.n	8004b86 <HAL_RCC_OscConfig+0x42a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8004b6a:	4b81      	ldr	r3, [pc, #516]	; (8004d70 <HAL_RCC_OscConfig+0x614>)
 8004b6c:	685b      	ldr	r3, [r3, #4]
 8004b6e:	f003 030c 	and.w	r3, r3, #12
 8004b72:	2b08      	cmp	r3, #8
 8004b74:	f040 8099 	bne.w	8004caa <HAL_RCC_OscConfig+0x54e>
 8004b78:	4b7d      	ldr	r3, [pc, #500]	; (8004d70 <HAL_RCC_OscConfig+0x614>)
 8004b7a:	685b      	ldr	r3, [r3, #4]
 8004b7c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	f040 8092 	bne.w	8004caa <HAL_RCC_OscConfig+0x54e>
 8004b86:	2302      	movs	r3, #2
 8004b88:	f8c7 31d8 	str.w	r3, [r7, #472]	; 0x1d8
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b8c:	f8d7 31d8 	ldr.w	r3, [r7, #472]	; 0x1d8
 8004b90:	fa93 f2a3 	rbit	r2, r3
 8004b94:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8004b98:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8004b9a:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8004b9e:	681b      	ldr	r3, [r3, #0]
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004ba0:	fab3 f383 	clz	r3, r3
 8004ba4:	b25b      	sxtb	r3, r3
 8004ba6:	f043 0320 	orr.w	r3, r3, #32
 8004baa:	b25b      	sxtb	r3, r3
 8004bac:	b2db      	uxtb	r3, r3
 8004bae:	095b      	lsrs	r3, r3, #5
 8004bb0:	b2db      	uxtb	r3, r3
 8004bb2:	2b01      	cmp	r3, #1
 8004bb4:	d102      	bne.n	8004bbc <HAL_RCC_OscConfig+0x460>
 8004bb6:	4b6e      	ldr	r3, [pc, #440]	; (8004d70 <HAL_RCC_OscConfig+0x614>)
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	e037      	b.n	8004c2c <HAL_RCC_OscConfig+0x4d0>
 8004bbc:	2302      	movs	r3, #2
 8004bbe:	f8c7 3198 	str.w	r3, [r7, #408]	; 0x198
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bc2:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
 8004bc6:	fa93 f2a3 	rbit	r2, r3
 8004bca:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8004bce:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8004bd0:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	fab3 f383 	clz	r3, r3
 8004bda:	b25b      	sxtb	r3, r3
 8004bdc:	f043 0320 	orr.w	r3, r3, #32
 8004be0:	b25b      	sxtb	r3, r3
 8004be2:	b2db      	uxtb	r3, r3
 8004be4:	095b      	lsrs	r3, r3, #5
 8004be6:	b2db      	uxtb	r3, r3
 8004be8:	2b02      	cmp	r3, #2
 8004bea:	d102      	bne.n	8004bf2 <HAL_RCC_OscConfig+0x496>
 8004bec:	4b60      	ldr	r3, [pc, #384]	; (8004d70 <HAL_RCC_OscConfig+0x614>)
 8004bee:	6a1b      	ldr	r3, [r3, #32]
 8004bf0:	e01c      	b.n	8004c2c <HAL_RCC_OscConfig+0x4d0>
 8004bf2:	2302      	movs	r3, #2
 8004bf4:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bf8:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8004bfc:	fa93 f2a3 	rbit	r2, r3
 8004c00:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8004c04:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8004c06:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	fab3 f383 	clz	r3, r3
 8004c10:	b25b      	sxtb	r3, r3
 8004c12:	f043 0320 	orr.w	r3, r3, #32
 8004c16:	b25b      	sxtb	r3, r3
 8004c18:	b2db      	uxtb	r3, r3
 8004c1a:	095b      	lsrs	r3, r3, #5
 8004c1c:	b2db      	uxtb	r3, r3
 8004c1e:	2b04      	cmp	r3, #4
 8004c20:	d102      	bne.n	8004c28 <HAL_RCC_OscConfig+0x4cc>
 8004c22:	4b53      	ldr	r3, [pc, #332]	; (8004d70 <HAL_RCC_OscConfig+0x614>)
 8004c24:	685b      	ldr	r3, [r3, #4]
 8004c26:	e001      	b.n	8004c2c <HAL_RCC_OscConfig+0x4d0>
 8004c28:	4b51      	ldr	r3, [pc, #324]	; (8004d70 <HAL_RCC_OscConfig+0x614>)
 8004c2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c2c:	2202      	movs	r2, #2
 8004c2e:	f8c7 2190 	str.w	r2, [r7, #400]	; 0x190
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c32:	f8d7 2190 	ldr.w	r2, [r7, #400]	; 0x190
 8004c36:	fa92 f1a2 	rbit	r1, r2
 8004c3a:	f107 02c4 	add.w	r2, r7, #196	; 0xc4
 8004c3e:	6011      	str	r1, [r2, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8004c40:	f107 02c4 	add.w	r2, r7, #196	; 0xc4
 8004c44:	6812      	ldr	r2, [r2, #0]
 8004c46:	fab2 f282 	clz	r2, r2
 8004c4a:	b252      	sxtb	r2, r2
 8004c4c:	f042 0220 	orr.w	r2, r2, #32
 8004c50:	b252      	sxtb	r2, r2
 8004c52:	b2d2      	uxtb	r2, r2
 8004c54:	f002 021f 	and.w	r2, r2, #31
 8004c58:	40d3      	lsrs	r3, r2
 8004c5a:	f003 0301 	and.w	r3, r3, #1
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d007      	beq.n	8004c72 <HAL_RCC_OscConfig+0x516>
 8004c62:	1d3b      	adds	r3, r7, #4
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	691b      	ldr	r3, [r3, #16]
 8004c68:	2b01      	cmp	r3, #1
 8004c6a:	d002      	beq.n	8004c72 <HAL_RCC_OscConfig+0x516>
      {
        return HAL_ERROR;
 8004c6c:	2301      	movs	r3, #1
 8004c6e:	f000 be2f 	b.w	80058d0 <HAL_RCC_OscConfig+0x1174>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c72:	4c3f      	ldr	r4, [pc, #252]	; (8004d70 <HAL_RCC_OscConfig+0x614>)
 8004c74:	4b3e      	ldr	r3, [pc, #248]	; (8004d70 <HAL_RCC_OscConfig+0x614>)
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004c7c:	1d3b      	adds	r3, r7, #4
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	6959      	ldr	r1, [r3, #20]
 8004c82:	23f8      	movs	r3, #248	; 0xf8
 8004c84:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c88:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8004c8c:	fa93 f0a3 	rbit	r0, r3
 8004c90:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8004c94:	6018      	str	r0, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8004c96:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	fab3 f383 	clz	r3, r3
 8004ca0:	fa01 f303 	lsl.w	r3, r1, r3
 8004ca4:	4313      	orrs	r3, r2
 8004ca6:	6023      	str	r3, [r4, #0]
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004ca8:	e14d      	b.n	8004f46 <HAL_RCC_OscConfig+0x7ea>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004caa:	1d3b      	adds	r3, r7, #4
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	691b      	ldr	r3, [r3, #16]
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	f000 80b3 	beq.w	8004e1c <HAL_RCC_OscConfig+0x6c0>
 8004cb6:	2301      	movs	r3, #1
 8004cb8:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cbc:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8004cc0:	fa93 f2a3 	rbit	r2, r3
 8004cc4:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8004cc8:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8004cca:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8004cce:	681b      	ldr	r3, [r3, #0]
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004cd0:	fab3 f383 	clz	r3, r3
 8004cd4:	009b      	lsls	r3, r3, #2
 8004cd6:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8004cda:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8004cde:	461a      	mov	r2, r3
 8004ce0:	2301      	movs	r3, #1
 8004ce2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ce4:	f004 fb70 	bl	80093c8 <HAL_GetTick>
 8004ce8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004cec:	e00a      	b.n	8004d04 <HAL_RCC_OscConfig+0x5a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004cee:	f004 fb6b 	bl	80093c8 <HAL_GetTick>
 8004cf2:	4602      	mov	r2, r0
 8004cf4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004cf8:	1ad3      	subs	r3, r2, r3
 8004cfa:	2b02      	cmp	r3, #2
 8004cfc:	d902      	bls.n	8004d04 <HAL_RCC_OscConfig+0x5a8>
          {
            return HAL_TIMEOUT;
 8004cfe:	2303      	movs	r3, #3
 8004d00:	f000 bde6 	b.w	80058d0 <HAL_RCC_OscConfig+0x1174>
 8004d04:	2302      	movs	r3, #2
 8004d06:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d0a:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8004d0e:	fa93 f2a3 	rbit	r2, r3
 8004d12:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8004d16:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8004d18:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8004d1c:	681b      	ldr	r3, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d1e:	fab3 f383 	clz	r3, r3
 8004d22:	b25b      	sxtb	r3, r3
 8004d24:	f043 0320 	orr.w	r3, r3, #32
 8004d28:	b25b      	sxtb	r3, r3
 8004d2a:	b2db      	uxtb	r3, r3
 8004d2c:	095b      	lsrs	r3, r3, #5
 8004d2e:	b2db      	uxtb	r3, r3
 8004d30:	2b01      	cmp	r3, #1
 8004d32:	d102      	bne.n	8004d3a <HAL_RCC_OscConfig+0x5de>
 8004d34:	4b0e      	ldr	r3, [pc, #56]	; (8004d70 <HAL_RCC_OscConfig+0x614>)
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	e039      	b.n	8004dae <HAL_RCC_OscConfig+0x652>
 8004d3a:	2302      	movs	r3, #2
 8004d3c:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d40:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8004d44:	fa93 f2a3 	rbit	r2, r3
 8004d48:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8004d4c:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8004d4e:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	fab3 f383 	clz	r3, r3
 8004d58:	b25b      	sxtb	r3, r3
 8004d5a:	f043 0320 	orr.w	r3, r3, #32
 8004d5e:	b25b      	sxtb	r3, r3
 8004d60:	b2db      	uxtb	r3, r3
 8004d62:	095b      	lsrs	r3, r3, #5
 8004d64:	b2db      	uxtb	r3, r3
 8004d66:	2b02      	cmp	r3, #2
 8004d68:	d104      	bne.n	8004d74 <HAL_RCC_OscConfig+0x618>
 8004d6a:	4b01      	ldr	r3, [pc, #4]	; (8004d70 <HAL_RCC_OscConfig+0x614>)
 8004d6c:	6a1b      	ldr	r3, [r3, #32]
 8004d6e:	e01e      	b.n	8004dae <HAL_RCC_OscConfig+0x652>
 8004d70:	40021000 	.word	0x40021000
 8004d74:	2302      	movs	r3, #2
 8004d76:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d7a:	f8d7 31bc 	ldr.w	r3, [r7, #444]	; 0x1bc
 8004d7e:	fa93 f2a3 	rbit	r2, r3
 8004d82:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8004d86:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8004d88:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	fab3 f383 	clz	r3, r3
 8004d92:	b25b      	sxtb	r3, r3
 8004d94:	f043 0320 	orr.w	r3, r3, #32
 8004d98:	b25b      	sxtb	r3, r3
 8004d9a:	b2db      	uxtb	r3, r3
 8004d9c:	095b      	lsrs	r3, r3, #5
 8004d9e:	b2db      	uxtb	r3, r3
 8004da0:	2b04      	cmp	r3, #4
 8004da2:	d102      	bne.n	8004daa <HAL_RCC_OscConfig+0x64e>
 8004da4:	4bb9      	ldr	r3, [pc, #740]	; (800508c <HAL_RCC_OscConfig+0x930>)
 8004da6:	685b      	ldr	r3, [r3, #4]
 8004da8:	e001      	b.n	8004dae <HAL_RCC_OscConfig+0x652>
 8004daa:	4bb8      	ldr	r3, [pc, #736]	; (800508c <HAL_RCC_OscConfig+0x930>)
 8004dac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dae:	2202      	movs	r2, #2
 8004db0:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004db4:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8004db8:	fa92 f1a2 	rbit	r1, r2
 8004dbc:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8004dc0:	6011      	str	r1, [r2, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8004dc2:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8004dc6:	6812      	ldr	r2, [r2, #0]
 8004dc8:	fab2 f282 	clz	r2, r2
 8004dcc:	b252      	sxtb	r2, r2
 8004dce:	f042 0220 	orr.w	r2, r2, #32
 8004dd2:	b252      	sxtb	r2, r2
 8004dd4:	b2d2      	uxtb	r2, r2
 8004dd6:	f002 021f 	and.w	r2, r2, #31
 8004dda:	40d3      	lsrs	r3, r2
 8004ddc:	f003 0301 	and.w	r3, r3, #1
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d084      	beq.n	8004cee <HAL_RCC_OscConfig+0x592>
            return HAL_TIMEOUT;
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004de4:	4ca9      	ldr	r4, [pc, #676]	; (800508c <HAL_RCC_OscConfig+0x930>)
 8004de6:	4ba9      	ldr	r3, [pc, #676]	; (800508c <HAL_RCC_OscConfig+0x930>)
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004dee:	1d3b      	adds	r3, r7, #4
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	6959      	ldr	r1, [r3, #20]
 8004df4:	23f8      	movs	r3, #248	; 0xf8
 8004df6:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004dfa:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8004dfe:	fa93 f0a3 	rbit	r0, r3
 8004e02:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8004e06:	6018      	str	r0, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8004e08:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	fab3 f383 	clz	r3, r3
 8004e12:	fa01 f303 	lsl.w	r3, r1, r3
 8004e16:	4313      	orrs	r3, r2
 8004e18:	6023      	str	r3, [r4, #0]
 8004e1a:	e094      	b.n	8004f46 <HAL_RCC_OscConfig+0x7ea>
 8004e1c:	2301      	movs	r3, #1
 8004e1e:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e22:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8004e26:	fa93 f2a3 	rbit	r2, r3
 8004e2a:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8004e2e:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8004e30:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8004e34:	681b      	ldr	r3, [r3, #0]
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004e36:	fab3 f383 	clz	r3, r3
 8004e3a:	009b      	lsls	r3, r3, #2
 8004e3c:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8004e40:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8004e44:	461a      	mov	r2, r3
 8004e46:	2300      	movs	r3, #0
 8004e48:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e4a:	f004 fabd 	bl	80093c8 <HAL_GetTick>
 8004e4e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004e52:	e00a      	b.n	8004e6a <HAL_RCC_OscConfig+0x70e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004e54:	f004 fab8 	bl	80093c8 <HAL_GetTick>
 8004e58:	4602      	mov	r2, r0
 8004e5a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004e5e:	1ad3      	subs	r3, r2, r3
 8004e60:	2b02      	cmp	r3, #2
 8004e62:	d902      	bls.n	8004e6a <HAL_RCC_OscConfig+0x70e>
          {
            return HAL_TIMEOUT;
 8004e64:	2303      	movs	r3, #3
 8004e66:	f000 bd33 	b.w	80058d0 <HAL_RCC_OscConfig+0x1174>
 8004e6a:	2302      	movs	r3, #2
 8004e6c:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e70:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8004e74:	fa93 f2a3 	rbit	r2, r3
 8004e78:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8004e7c:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8004e7e:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8004e82:	681b      	ldr	r3, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004e84:	fab3 f383 	clz	r3, r3
 8004e88:	b25b      	sxtb	r3, r3
 8004e8a:	f043 0320 	orr.w	r3, r3, #32
 8004e8e:	b25b      	sxtb	r3, r3
 8004e90:	b2db      	uxtb	r3, r3
 8004e92:	095b      	lsrs	r3, r3, #5
 8004e94:	b2db      	uxtb	r3, r3
 8004e96:	2b01      	cmp	r3, #1
 8004e98:	d102      	bne.n	8004ea0 <HAL_RCC_OscConfig+0x744>
 8004e9a:	4b7c      	ldr	r3, [pc, #496]	; (800508c <HAL_RCC_OscConfig+0x930>)
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	e037      	b.n	8004f10 <HAL_RCC_OscConfig+0x7b4>
 8004ea0:	2302      	movs	r3, #2
 8004ea2:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ea6:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8004eaa:	fa93 f2a3 	rbit	r2, r3
 8004eae:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8004eb2:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8004eb4:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	fab3 f383 	clz	r3, r3
 8004ebe:	b25b      	sxtb	r3, r3
 8004ec0:	f043 0320 	orr.w	r3, r3, #32
 8004ec4:	b25b      	sxtb	r3, r3
 8004ec6:	b2db      	uxtb	r3, r3
 8004ec8:	095b      	lsrs	r3, r3, #5
 8004eca:	b2db      	uxtb	r3, r3
 8004ecc:	2b02      	cmp	r3, #2
 8004ece:	d102      	bne.n	8004ed6 <HAL_RCC_OscConfig+0x77a>
 8004ed0:	4b6e      	ldr	r3, [pc, #440]	; (800508c <HAL_RCC_OscConfig+0x930>)
 8004ed2:	6a1b      	ldr	r3, [r3, #32]
 8004ed4:	e01c      	b.n	8004f10 <HAL_RCC_OscConfig+0x7b4>
 8004ed6:	2302      	movs	r3, #2
 8004ed8:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004edc:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8004ee0:	fa93 f2a3 	rbit	r2, r3
 8004ee4:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8004ee8:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8004eea:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	fab3 f383 	clz	r3, r3
 8004ef4:	b25b      	sxtb	r3, r3
 8004ef6:	f043 0320 	orr.w	r3, r3, #32
 8004efa:	b25b      	sxtb	r3, r3
 8004efc:	b2db      	uxtb	r3, r3
 8004efe:	095b      	lsrs	r3, r3, #5
 8004f00:	b2db      	uxtb	r3, r3
 8004f02:	2b04      	cmp	r3, #4
 8004f04:	d102      	bne.n	8004f0c <HAL_RCC_OscConfig+0x7b0>
 8004f06:	4b61      	ldr	r3, [pc, #388]	; (800508c <HAL_RCC_OscConfig+0x930>)
 8004f08:	685b      	ldr	r3, [r3, #4]
 8004f0a:	e001      	b.n	8004f10 <HAL_RCC_OscConfig+0x7b4>
 8004f0c:	4b5f      	ldr	r3, [pc, #380]	; (800508c <HAL_RCC_OscConfig+0x930>)
 8004f0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f10:	2202      	movs	r2, #2
 8004f12:	f8c7 21a0 	str.w	r2, [r7, #416]	; 0x1a0
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f16:	f8d7 21a0 	ldr.w	r2, [r7, #416]	; 0x1a0
 8004f1a:	fa92 f1a2 	rbit	r1, r2
 8004f1e:	f107 0294 	add.w	r2, r7, #148	; 0x94
 8004f22:	6011      	str	r1, [r2, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8004f24:	f107 0294 	add.w	r2, r7, #148	; 0x94
 8004f28:	6812      	ldr	r2, [r2, #0]
 8004f2a:	fab2 f282 	clz	r2, r2
 8004f2e:	b252      	sxtb	r2, r2
 8004f30:	f042 0220 	orr.w	r2, r2, #32
 8004f34:	b252      	sxtb	r2, r2
 8004f36:	b2d2      	uxtb	r2, r2
 8004f38:	f002 021f 	and.w	r2, r2, #31
 8004f3c:	40d3      	lsrs	r3, r2
 8004f3e:	f003 0301 	and.w	r3, r3, #1
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d186      	bne.n	8004e54 <HAL_RCC_OscConfig+0x6f8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004f46:	1d3b      	adds	r3, r7, #4
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	f003 0308 	and.w	r3, r3, #8
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	f000 8132 	beq.w	80051ba <HAL_RCC_OscConfig+0xa5e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004f56:	1d3b      	adds	r3, r7, #4
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	699b      	ldr	r3, [r3, #24]
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	f000 8099 	beq.w	8005094 <HAL_RCC_OscConfig+0x938>
 8004f62:	2301      	movs	r3, #1
 8004f64:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f68:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 8004f6c:	fa93 f2a3 	rbit	r2, r3
 8004f70:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8004f74:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8004f76:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8004f7a:	681b      	ldr	r3, [r3, #0]
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004f7c:	fab3 f383 	clz	r3, r3
 8004f80:	009b      	lsls	r3, r3, #2
 8004f82:	461a      	mov	r2, r3
 8004f84:	4b42      	ldr	r3, [pc, #264]	; (8005090 <HAL_RCC_OscConfig+0x934>)
 8004f86:	4413      	add	r3, r2
 8004f88:	461a      	mov	r2, r3
 8004f8a:	2301      	movs	r3, #1
 8004f8c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004f8e:	f004 fa1b 	bl	80093c8 <HAL_GetTick>
 8004f92:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004f96:	e00a      	b.n	8004fae <HAL_RCC_OscConfig+0x852>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004f98:	f004 fa16 	bl	80093c8 <HAL_GetTick>
 8004f9c:	4602      	mov	r2, r0
 8004f9e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004fa2:	1ad3      	subs	r3, r2, r3
 8004fa4:	2b02      	cmp	r3, #2
 8004fa6:	d902      	bls.n	8004fae <HAL_RCC_OscConfig+0x852>
        {
          return HAL_TIMEOUT;
 8004fa8:	2303      	movs	r3, #3
 8004faa:	f000 bc91 	b.w	80058d0 <HAL_RCC_OscConfig+0x1174>
 8004fae:	2302      	movs	r3, #2
 8004fb0:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fb4:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8004fb8:	fa93 f2a3 	rbit	r2, r3
 8004fbc:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8004fc0:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8004fc2:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8004fc6:	681b      	ldr	r3, [r3, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004fc8:	fab3 f383 	clz	r3, r3
 8004fcc:	b25b      	sxtb	r3, r3
 8004fce:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004fd2:	b25b      	sxtb	r3, r3
 8004fd4:	b2db      	uxtb	r3, r3
 8004fd6:	095b      	lsrs	r3, r3, #5
 8004fd8:	b2db      	uxtb	r3, r3
 8004fda:	2b01      	cmp	r3, #1
 8004fdc:	d102      	bne.n	8004fe4 <HAL_RCC_OscConfig+0x888>
 8004fde:	4b2b      	ldr	r3, [pc, #172]	; (800508c <HAL_RCC_OscConfig+0x930>)
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	e037      	b.n	8005054 <HAL_RCC_OscConfig+0x8f8>
 8004fe4:	2302      	movs	r3, #2
 8004fe6:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fea:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8004fee:	fa93 f2a3 	rbit	r2, r3
 8004ff2:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8004ff6:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8004ff8:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	fab3 f383 	clz	r3, r3
 8005002:	b25b      	sxtb	r3, r3
 8005004:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8005008:	b25b      	sxtb	r3, r3
 800500a:	b2db      	uxtb	r3, r3
 800500c:	095b      	lsrs	r3, r3, #5
 800500e:	b2db      	uxtb	r3, r3
 8005010:	2b02      	cmp	r3, #2
 8005012:	d102      	bne.n	800501a <HAL_RCC_OscConfig+0x8be>
 8005014:	4b1d      	ldr	r3, [pc, #116]	; (800508c <HAL_RCC_OscConfig+0x930>)
 8005016:	6a1b      	ldr	r3, [r3, #32]
 8005018:	e01c      	b.n	8005054 <HAL_RCC_OscConfig+0x8f8>
 800501a:	2302      	movs	r3, #2
 800501c:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005020:	f8d7 317c 	ldr.w	r3, [r7, #380]	; 0x17c
 8005024:	fa93 f2a3 	rbit	r2, r3
 8005028:	f107 0384 	add.w	r3, r7, #132	; 0x84
 800502c:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800502e:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	fab3 f383 	clz	r3, r3
 8005038:	b25b      	sxtb	r3, r3
 800503a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800503e:	b25b      	sxtb	r3, r3
 8005040:	b2db      	uxtb	r3, r3
 8005042:	095b      	lsrs	r3, r3, #5
 8005044:	b2db      	uxtb	r3, r3
 8005046:	2b04      	cmp	r3, #4
 8005048:	d102      	bne.n	8005050 <HAL_RCC_OscConfig+0x8f4>
 800504a:	4b10      	ldr	r3, [pc, #64]	; (800508c <HAL_RCC_OscConfig+0x930>)
 800504c:	685b      	ldr	r3, [r3, #4]
 800504e:	e001      	b.n	8005054 <HAL_RCC_OscConfig+0x8f8>
 8005050:	4b0e      	ldr	r3, [pc, #56]	; (800508c <HAL_RCC_OscConfig+0x930>)
 8005052:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005054:	2202      	movs	r2, #2
 8005056:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800505a:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 800505e:	fa92 f1a2 	rbit	r1, r2
 8005062:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8005066:	6011      	str	r1, [r2, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8005068:	f107 0280 	add.w	r2, r7, #128	; 0x80
 800506c:	6812      	ldr	r2, [r2, #0]
 800506e:	fab2 f282 	clz	r2, r2
 8005072:	b252      	sxtb	r2, r2
 8005074:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8005078:	b252      	sxtb	r2, r2
 800507a:	b2d2      	uxtb	r2, r2
 800507c:	f002 021f 	and.w	r2, r2, #31
 8005080:	40d3      	lsrs	r3, r2
 8005082:	f003 0301 	and.w	r3, r3, #1
 8005086:	2b00      	cmp	r3, #0
 8005088:	d086      	beq.n	8004f98 <HAL_RCC_OscConfig+0x83c>
 800508a:	e096      	b.n	80051ba <HAL_RCC_OscConfig+0xa5e>
 800508c:	40021000 	.word	0x40021000
 8005090:	42420480 	.word	0x42420480
 8005094:	2301      	movs	r3, #1
 8005096:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800509a:	f8d7 3174 	ldr.w	r3, [r7, #372]	; 0x174
 800509e:	fa93 f2a3 	rbit	r2, r3
 80050a2:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80050a6:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80050a8:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80050ac:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80050ae:	fab3 f383 	clz	r3, r3
 80050b2:	009b      	lsls	r3, r3, #2
 80050b4:	461a      	mov	r2, r3
 80050b6:	4bb5      	ldr	r3, [pc, #724]	; (800538c <HAL_RCC_OscConfig+0xc30>)
 80050b8:	4413      	add	r3, r2
 80050ba:	461a      	mov	r2, r3
 80050bc:	2300      	movs	r3, #0
 80050be:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80050c0:	f004 f982 	bl	80093c8 <HAL_GetTick>
 80050c4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80050c8:	e009      	b.n	80050de <HAL_RCC_OscConfig+0x982>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80050ca:	f004 f97d 	bl	80093c8 <HAL_GetTick>
 80050ce:	4602      	mov	r2, r0
 80050d0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80050d4:	1ad3      	subs	r3, r2, r3
 80050d6:	2b02      	cmp	r3, #2
 80050d8:	d901      	bls.n	80050de <HAL_RCC_OscConfig+0x982>
        {
          return HAL_TIMEOUT;
 80050da:	2303      	movs	r3, #3
 80050dc:	e3f8      	b.n	80058d0 <HAL_RCC_OscConfig+0x1174>
 80050de:	2302      	movs	r3, #2
 80050e0:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050e4:	f8d7 3170 	ldr.w	r3, [r7, #368]	; 0x170
 80050e8:	fa93 f2a3 	rbit	r2, r3
 80050ec:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80050f0:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80050f2:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80050f6:	681b      	ldr	r3, [r3, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80050f8:	fab3 f383 	clz	r3, r3
 80050fc:	b25b      	sxtb	r3, r3
 80050fe:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8005102:	b25b      	sxtb	r3, r3
 8005104:	b2db      	uxtb	r3, r3
 8005106:	095b      	lsrs	r3, r3, #5
 8005108:	b2db      	uxtb	r3, r3
 800510a:	2b01      	cmp	r3, #1
 800510c:	d102      	bne.n	8005114 <HAL_RCC_OscConfig+0x9b8>
 800510e:	4ba0      	ldr	r3, [pc, #640]	; (8005390 <HAL_RCC_OscConfig+0xc34>)
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	e037      	b.n	8005184 <HAL_RCC_OscConfig+0xa28>
 8005114:	2302      	movs	r3, #2
 8005116:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800511a:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 800511e:	fa93 f2a3 	rbit	r2, r3
 8005122:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8005126:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8005128:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	fab3 f383 	clz	r3, r3
 8005132:	b25b      	sxtb	r3, r3
 8005134:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8005138:	b25b      	sxtb	r3, r3
 800513a:	b2db      	uxtb	r3, r3
 800513c:	095b      	lsrs	r3, r3, #5
 800513e:	b2db      	uxtb	r3, r3
 8005140:	2b02      	cmp	r3, #2
 8005142:	d102      	bne.n	800514a <HAL_RCC_OscConfig+0x9ee>
 8005144:	4b92      	ldr	r3, [pc, #584]	; (8005390 <HAL_RCC_OscConfig+0xc34>)
 8005146:	6a1b      	ldr	r3, [r3, #32]
 8005148:	e01c      	b.n	8005184 <HAL_RCC_OscConfig+0xa28>
 800514a:	2302      	movs	r3, #2
 800514c:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005150:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8005154:	fa93 f2a3 	rbit	r2, r3
 8005158:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800515c:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800515e:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	fab3 f383 	clz	r3, r3
 8005168:	b25b      	sxtb	r3, r3
 800516a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800516e:	b25b      	sxtb	r3, r3
 8005170:	b2db      	uxtb	r3, r3
 8005172:	095b      	lsrs	r3, r3, #5
 8005174:	b2db      	uxtb	r3, r3
 8005176:	2b04      	cmp	r3, #4
 8005178:	d102      	bne.n	8005180 <HAL_RCC_OscConfig+0xa24>
 800517a:	4b85      	ldr	r3, [pc, #532]	; (8005390 <HAL_RCC_OscConfig+0xc34>)
 800517c:	685b      	ldr	r3, [r3, #4]
 800517e:	e001      	b.n	8005184 <HAL_RCC_OscConfig+0xa28>
 8005180:	4b83      	ldr	r3, [pc, #524]	; (8005390 <HAL_RCC_OscConfig+0xc34>)
 8005182:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005184:	2202      	movs	r2, #2
 8005186:	f8c7 2164 	str.w	r2, [r7, #356]	; 0x164
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800518a:	f8d7 2164 	ldr.w	r2, [r7, #356]	; 0x164
 800518e:	fa92 f1a2 	rbit	r1, r2
 8005192:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 8005196:	6011      	str	r1, [r2, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8005198:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 800519c:	6812      	ldr	r2, [r2, #0]
 800519e:	fab2 f282 	clz	r2, r2
 80051a2:	b252      	sxtb	r2, r2
 80051a4:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 80051a8:	b252      	sxtb	r2, r2
 80051aa:	b2d2      	uxtb	r2, r2
 80051ac:	f002 021f 	and.w	r2, r2, #31
 80051b0:	40d3      	lsrs	r3, r2
 80051b2:	f003 0301 	and.w	r3, r3, #1
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d187      	bne.n	80050ca <HAL_RCC_OscConfig+0x96e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80051ba:	1d3b      	adds	r3, r7, #4
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f003 0304 	and.w	r3, r3, #4
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	f000 818f 	beq.w	80054e8 <HAL_RCC_OscConfig+0xd8c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80051ca:	2300      	movs	r3, #0
 80051cc:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80051d0:	4b6f      	ldr	r3, [pc, #444]	; (8005390 <HAL_RCC_OscConfig+0xc34>)
 80051d2:	69db      	ldr	r3, [r3, #28]
 80051d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d112      	bne.n	8005202 <HAL_RCC_OscConfig+0xaa6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80051dc:	4a6c      	ldr	r2, [pc, #432]	; (8005390 <HAL_RCC_OscConfig+0xc34>)
 80051de:	4b6c      	ldr	r3, [pc, #432]	; (8005390 <HAL_RCC_OscConfig+0xc34>)
 80051e0:	69db      	ldr	r3, [r3, #28]
 80051e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80051e6:	61d3      	str	r3, [r2, #28]
 80051e8:	4b69      	ldr	r3, [pc, #420]	; (8005390 <HAL_RCC_OscConfig+0xc34>)
 80051ea:	69db      	ldr	r3, [r3, #28]
 80051ec:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80051f0:	f107 030c 	add.w	r3, r7, #12
 80051f4:	601a      	str	r2, [r3, #0]
 80051f6:	f107 030c 	add.w	r3, r7, #12
 80051fa:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80051fc:	2301      	movs	r3, #1
 80051fe:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005202:	4b64      	ldr	r3, [pc, #400]	; (8005394 <HAL_RCC_OscConfig+0xc38>)
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800520a:	2b00      	cmp	r3, #0
 800520c:	d11a      	bne.n	8005244 <HAL_RCC_OscConfig+0xae8>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800520e:	4a61      	ldr	r2, [pc, #388]	; (8005394 <HAL_RCC_OscConfig+0xc38>)
 8005210:	4b60      	ldr	r3, [pc, #384]	; (8005394 <HAL_RCC_OscConfig+0xc38>)
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005218:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800521a:	f004 f8d5 	bl	80093c8 <HAL_GetTick>
 800521e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005222:	e009      	b.n	8005238 <HAL_RCC_OscConfig+0xadc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005224:	f004 f8d0 	bl	80093c8 <HAL_GetTick>
 8005228:	4602      	mov	r2, r0
 800522a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800522e:	1ad3      	subs	r3, r2, r3
 8005230:	2b64      	cmp	r3, #100	; 0x64
 8005232:	d901      	bls.n	8005238 <HAL_RCC_OscConfig+0xadc>
        {
          return HAL_TIMEOUT;
 8005234:	2303      	movs	r3, #3
 8005236:	e34b      	b.n	80058d0 <HAL_RCC_OscConfig+0x1174>
      SET_BIT(PWR->CR, PWR_CR_DBP);
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005238:	4b56      	ldr	r3, [pc, #344]	; (8005394 <HAL_RCC_OscConfig+0xc38>)
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005240:	2b00      	cmp	r3, #0
 8005242:	d0ef      	beq.n	8005224 <HAL_RCC_OscConfig+0xac8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005244:	1d3b      	adds	r3, r7, #4
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	68db      	ldr	r3, [r3, #12]
 800524a:	2b01      	cmp	r3, #1
 800524c:	d106      	bne.n	800525c <HAL_RCC_OscConfig+0xb00>
 800524e:	4a50      	ldr	r2, [pc, #320]	; (8005390 <HAL_RCC_OscConfig+0xc34>)
 8005250:	4b4f      	ldr	r3, [pc, #316]	; (8005390 <HAL_RCC_OscConfig+0xc34>)
 8005252:	6a1b      	ldr	r3, [r3, #32]
 8005254:	f043 0301 	orr.w	r3, r3, #1
 8005258:	6213      	str	r3, [r2, #32]
 800525a:	e02f      	b.n	80052bc <HAL_RCC_OscConfig+0xb60>
 800525c:	1d3b      	adds	r3, r7, #4
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	68db      	ldr	r3, [r3, #12]
 8005262:	2b00      	cmp	r3, #0
 8005264:	d10c      	bne.n	8005280 <HAL_RCC_OscConfig+0xb24>
 8005266:	4a4a      	ldr	r2, [pc, #296]	; (8005390 <HAL_RCC_OscConfig+0xc34>)
 8005268:	4b49      	ldr	r3, [pc, #292]	; (8005390 <HAL_RCC_OscConfig+0xc34>)
 800526a:	6a1b      	ldr	r3, [r3, #32]
 800526c:	f023 0301 	bic.w	r3, r3, #1
 8005270:	6213      	str	r3, [r2, #32]
 8005272:	4a47      	ldr	r2, [pc, #284]	; (8005390 <HAL_RCC_OscConfig+0xc34>)
 8005274:	4b46      	ldr	r3, [pc, #280]	; (8005390 <HAL_RCC_OscConfig+0xc34>)
 8005276:	6a1b      	ldr	r3, [r3, #32]
 8005278:	f023 0304 	bic.w	r3, r3, #4
 800527c:	6213      	str	r3, [r2, #32]
 800527e:	e01d      	b.n	80052bc <HAL_RCC_OscConfig+0xb60>
 8005280:	1d3b      	adds	r3, r7, #4
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	68db      	ldr	r3, [r3, #12]
 8005286:	2b05      	cmp	r3, #5
 8005288:	d10c      	bne.n	80052a4 <HAL_RCC_OscConfig+0xb48>
 800528a:	4a41      	ldr	r2, [pc, #260]	; (8005390 <HAL_RCC_OscConfig+0xc34>)
 800528c:	4b40      	ldr	r3, [pc, #256]	; (8005390 <HAL_RCC_OscConfig+0xc34>)
 800528e:	6a1b      	ldr	r3, [r3, #32]
 8005290:	f043 0304 	orr.w	r3, r3, #4
 8005294:	6213      	str	r3, [r2, #32]
 8005296:	4a3e      	ldr	r2, [pc, #248]	; (8005390 <HAL_RCC_OscConfig+0xc34>)
 8005298:	4b3d      	ldr	r3, [pc, #244]	; (8005390 <HAL_RCC_OscConfig+0xc34>)
 800529a:	6a1b      	ldr	r3, [r3, #32]
 800529c:	f043 0301 	orr.w	r3, r3, #1
 80052a0:	6213      	str	r3, [r2, #32]
 80052a2:	e00b      	b.n	80052bc <HAL_RCC_OscConfig+0xb60>
 80052a4:	4a3a      	ldr	r2, [pc, #232]	; (8005390 <HAL_RCC_OscConfig+0xc34>)
 80052a6:	4b3a      	ldr	r3, [pc, #232]	; (8005390 <HAL_RCC_OscConfig+0xc34>)
 80052a8:	6a1b      	ldr	r3, [r3, #32]
 80052aa:	f023 0301 	bic.w	r3, r3, #1
 80052ae:	6213      	str	r3, [r2, #32]
 80052b0:	4a37      	ldr	r2, [pc, #220]	; (8005390 <HAL_RCC_OscConfig+0xc34>)
 80052b2:	4b37      	ldr	r3, [pc, #220]	; (8005390 <HAL_RCC_OscConfig+0xc34>)
 80052b4:	6a1b      	ldr	r3, [r3, #32]
 80052b6:	f023 0304 	bic.w	r3, r3, #4
 80052ba:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80052bc:	1d3b      	adds	r3, r7, #4
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	68db      	ldr	r3, [r3, #12]
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	f000 8087 	beq.w	80053d6 <HAL_RCC_OscConfig+0xc7a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80052c8:	f004 f87e 	bl	80093c8 <HAL_GetTick>
 80052cc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80052d0:	e00b      	b.n	80052ea <HAL_RCC_OscConfig+0xb8e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80052d2:	f004 f879 	bl	80093c8 <HAL_GetTick>
 80052d6:	4602      	mov	r2, r0
 80052d8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80052dc:	1ad3      	subs	r3, r2, r3
 80052de:	f241 3288 	movw	r2, #5000	; 0x1388
 80052e2:	4293      	cmp	r3, r2
 80052e4:	d901      	bls.n	80052ea <HAL_RCC_OscConfig+0xb8e>
        {
          return HAL_TIMEOUT;
 80052e6:	2303      	movs	r3, #3
 80052e8:	e2f2      	b.n	80058d0 <HAL_RCC_OscConfig+0x1174>
 80052ea:	2302      	movs	r3, #2
 80052ec:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052f0:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 80052f4:	fa93 f2a3 	rbit	r2, r3
 80052f8:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80052fc:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80052fe:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8005302:	681b      	ldr	r3, [r3, #0]
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005304:	fab3 f383 	clz	r3, r3
 8005308:	b25b      	sxtb	r3, r3
 800530a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800530e:	b25b      	sxtb	r3, r3
 8005310:	b2db      	uxtb	r3, r3
 8005312:	095b      	lsrs	r3, r3, #5
 8005314:	b2db      	uxtb	r3, r3
 8005316:	2b01      	cmp	r3, #1
 8005318:	d102      	bne.n	8005320 <HAL_RCC_OscConfig+0xbc4>
 800531a:	4b1d      	ldr	r3, [pc, #116]	; (8005390 <HAL_RCC_OscConfig+0xc34>)
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	e03d      	b.n	800539c <HAL_RCC_OscConfig+0xc40>
 8005320:	2302      	movs	r3, #2
 8005322:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005326:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 800532a:	fa93 f2a3 	rbit	r2, r3
 800532e:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8005332:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8005334:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	fab3 f383 	clz	r3, r3
 800533e:	b25b      	sxtb	r3, r3
 8005340:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005344:	b25b      	sxtb	r3, r3
 8005346:	b2db      	uxtb	r3, r3
 8005348:	095b      	lsrs	r3, r3, #5
 800534a:	b2db      	uxtb	r3, r3
 800534c:	2b02      	cmp	r3, #2
 800534e:	d102      	bne.n	8005356 <HAL_RCC_OscConfig+0xbfa>
 8005350:	4b0f      	ldr	r3, [pc, #60]	; (8005390 <HAL_RCC_OscConfig+0xc34>)
 8005352:	6a1b      	ldr	r3, [r3, #32]
 8005354:	e022      	b.n	800539c <HAL_RCC_OscConfig+0xc40>
 8005356:	2302      	movs	r3, #2
 8005358:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800535c:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8005360:	fa93 f2a3 	rbit	r2, r3
 8005364:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8005368:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800536a:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	fab3 f383 	clz	r3, r3
 8005374:	b25b      	sxtb	r3, r3
 8005376:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800537a:	b25b      	sxtb	r3, r3
 800537c:	b2db      	uxtb	r3, r3
 800537e:	095b      	lsrs	r3, r3, #5
 8005380:	b2db      	uxtb	r3, r3
 8005382:	2b04      	cmp	r3, #4
 8005384:	d108      	bne.n	8005398 <HAL_RCC_OscConfig+0xc3c>
 8005386:	4b02      	ldr	r3, [pc, #8]	; (8005390 <HAL_RCC_OscConfig+0xc34>)
 8005388:	685b      	ldr	r3, [r3, #4]
 800538a:	e007      	b.n	800539c <HAL_RCC_OscConfig+0xc40>
 800538c:	42420480 	.word	0x42420480
 8005390:	40021000 	.word	0x40021000
 8005394:	40007000 	.word	0x40007000
 8005398:	4bbf      	ldr	r3, [pc, #764]	; (8005698 <HAL_RCC_OscConfig+0xf3c>)
 800539a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800539c:	2202      	movs	r2, #2
 800539e:	f8c7 2154 	str.w	r2, [r7, #340]	; 0x154
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053a2:	f8d7 2154 	ldr.w	r2, [r7, #340]	; 0x154
 80053a6:	fa92 f1a2 	rbit	r1, r2
 80053aa:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 80053ae:	6011      	str	r1, [r2, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80053b0:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 80053b4:	6812      	ldr	r2, [r2, #0]
 80053b6:	fab2 f282 	clz	r2, r2
 80053ba:	b252      	sxtb	r2, r2
 80053bc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80053c0:	b252      	sxtb	r2, r2
 80053c2:	b2d2      	uxtb	r2, r2
 80053c4:	f002 021f 	and.w	r2, r2, #31
 80053c8:	40d3      	lsrs	r3, r2
 80053ca:	f003 0301 	and.w	r3, r3, #1
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	f43f af7f 	beq.w	80052d2 <HAL_RCC_OscConfig+0xb76>
 80053d4:	e07e      	b.n	80054d4 <HAL_RCC_OscConfig+0xd78>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80053d6:	f003 fff7 	bl	80093c8 <HAL_GetTick>
 80053da:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80053de:	e00b      	b.n	80053f8 <HAL_RCC_OscConfig+0xc9c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80053e0:	f003 fff2 	bl	80093c8 <HAL_GetTick>
 80053e4:	4602      	mov	r2, r0
 80053e6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80053ea:	1ad3      	subs	r3, r2, r3
 80053ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80053f0:	4293      	cmp	r3, r2
 80053f2:	d901      	bls.n	80053f8 <HAL_RCC_OscConfig+0xc9c>
        {
          return HAL_TIMEOUT;
 80053f4:	2303      	movs	r3, #3
 80053f6:	e26b      	b.n	80058d0 <HAL_RCC_OscConfig+0x1174>
 80053f8:	2302      	movs	r3, #2
 80053fa:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053fe:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8005402:	fa93 f2a3 	rbit	r2, r3
 8005406:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800540a:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800540c:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8005410:	681b      	ldr	r3, [r3, #0]
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005412:	fab3 f383 	clz	r3, r3
 8005416:	b25b      	sxtb	r3, r3
 8005418:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800541c:	b25b      	sxtb	r3, r3
 800541e:	b2db      	uxtb	r3, r3
 8005420:	095b      	lsrs	r3, r3, #5
 8005422:	b2db      	uxtb	r3, r3
 8005424:	2b01      	cmp	r3, #1
 8005426:	d102      	bne.n	800542e <HAL_RCC_OscConfig+0xcd2>
 8005428:	4b9b      	ldr	r3, [pc, #620]	; (8005698 <HAL_RCC_OscConfig+0xf3c>)
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	e037      	b.n	800549e <HAL_RCC_OscConfig+0xd42>
 800542e:	2302      	movs	r3, #2
 8005430:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005434:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8005438:	fa93 f2a3 	rbit	r2, r3
 800543c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8005440:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8005442:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	fab3 f383 	clz	r3, r3
 800544c:	b25b      	sxtb	r3, r3
 800544e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005452:	b25b      	sxtb	r3, r3
 8005454:	b2db      	uxtb	r3, r3
 8005456:	095b      	lsrs	r3, r3, #5
 8005458:	b2db      	uxtb	r3, r3
 800545a:	2b02      	cmp	r3, #2
 800545c:	d102      	bne.n	8005464 <HAL_RCC_OscConfig+0xd08>
 800545e:	4b8e      	ldr	r3, [pc, #568]	; (8005698 <HAL_RCC_OscConfig+0xf3c>)
 8005460:	6a1b      	ldr	r3, [r3, #32]
 8005462:	e01c      	b.n	800549e <HAL_RCC_OscConfig+0xd42>
 8005464:	2302      	movs	r3, #2
 8005466:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800546a:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 800546e:	fa93 f2a3 	rbit	r2, r3
 8005472:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8005476:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8005478:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	fab3 f383 	clz	r3, r3
 8005482:	b25b      	sxtb	r3, r3
 8005484:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005488:	b25b      	sxtb	r3, r3
 800548a:	b2db      	uxtb	r3, r3
 800548c:	095b      	lsrs	r3, r3, #5
 800548e:	b2db      	uxtb	r3, r3
 8005490:	2b04      	cmp	r3, #4
 8005492:	d102      	bne.n	800549a <HAL_RCC_OscConfig+0xd3e>
 8005494:	4b80      	ldr	r3, [pc, #512]	; (8005698 <HAL_RCC_OscConfig+0xf3c>)
 8005496:	685b      	ldr	r3, [r3, #4]
 8005498:	e001      	b.n	800549e <HAL_RCC_OscConfig+0xd42>
 800549a:	4b7f      	ldr	r3, [pc, #508]	; (8005698 <HAL_RCC_OscConfig+0xf3c>)
 800549c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800549e:	2202      	movs	r2, #2
 80054a0:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054a4:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 80054a8:	fa92 f1a2 	rbit	r1, r2
 80054ac:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 80054b0:	6011      	str	r1, [r2, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80054b2:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 80054b6:	6812      	ldr	r2, [r2, #0]
 80054b8:	fab2 f282 	clz	r2, r2
 80054bc:	b252      	sxtb	r2, r2
 80054be:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80054c2:	b252      	sxtb	r2, r2
 80054c4:	b2d2      	uxtb	r2, r2
 80054c6:	f002 021f 	and.w	r2, r2, #31
 80054ca:	40d3      	lsrs	r3, r2
 80054cc:	f003 0301 	and.w	r3, r3, #1
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d185      	bne.n	80053e0 <HAL_RCC_OscConfig+0xc84>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80054d4:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 80054d8:	2b01      	cmp	r3, #1
 80054da:	d105      	bne.n	80054e8 <HAL_RCC_OscConfig+0xd8c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80054dc:	4a6e      	ldr	r2, [pc, #440]	; (8005698 <HAL_RCC_OscConfig+0xf3c>)
 80054de:	4b6e      	ldr	r3, [pc, #440]	; (8005698 <HAL_RCC_OscConfig+0xf3c>)
 80054e0:	69db      	ldr	r3, [r3, #28]
 80054e2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80054e6:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80054e8:	1d3b      	adds	r3, r7, #4
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	69db      	ldr	r3, [r3, #28]
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	f000 81ed 	beq.w	80058ce <HAL_RCC_OscConfig+0x1172>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80054f4:	4b68      	ldr	r3, [pc, #416]	; (8005698 <HAL_RCC_OscConfig+0xf3c>)
 80054f6:	685b      	ldr	r3, [r3, #4]
 80054f8:	f003 030c 	and.w	r3, r3, #12
 80054fc:	2b08      	cmp	r3, #8
 80054fe:	f000 81e4 	beq.w	80058ca <HAL_RCC_OscConfig+0x116e>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005502:	1d3b      	adds	r3, r7, #4
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	69db      	ldr	r3, [r3, #28]
 8005508:	2b02      	cmp	r3, #2
 800550a:	f040 8144 	bne.w	8005796 <HAL_RCC_OscConfig+0x103a>
 800550e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005512:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005516:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 800551a:	fa93 f2a3 	rbit	r2, r3
 800551e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8005522:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8005524:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8005528:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800552a:	fab3 f383 	clz	r3, r3
 800552e:	009b      	lsls	r3, r3, #2
 8005530:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8005534:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8005538:	461a      	mov	r2, r3
 800553a:	2300      	movs	r3, #0
 800553c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800553e:	f003 ff43 	bl	80093c8 <HAL_GetTick>
 8005542:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005546:	e009      	b.n	800555c <HAL_RCC_OscConfig+0xe00>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005548:	f003 ff3e 	bl	80093c8 <HAL_GetTick>
 800554c:	4602      	mov	r2, r0
 800554e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005552:	1ad3      	subs	r3, r2, r3
 8005554:	2b02      	cmp	r3, #2
 8005556:	d901      	bls.n	800555c <HAL_RCC_OscConfig+0xe00>
          {
            return HAL_TIMEOUT;
 8005558:	2303      	movs	r3, #3
 800555a:	e1b9      	b.n	80058d0 <HAL_RCC_OscConfig+0x1174>
 800555c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005560:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005564:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8005568:	fa93 f2a3 	rbit	r2, r3
 800556c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8005570:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8005572:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8005576:	681b      	ldr	r3, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005578:	fab3 f383 	clz	r3, r3
 800557c:	b25b      	sxtb	r3, r3
 800557e:	f043 0320 	orr.w	r3, r3, #32
 8005582:	b25b      	sxtb	r3, r3
 8005584:	b2db      	uxtb	r3, r3
 8005586:	095b      	lsrs	r3, r3, #5
 8005588:	b2db      	uxtb	r3, r3
 800558a:	2b01      	cmp	r3, #1
 800558c:	d102      	bne.n	8005594 <HAL_RCC_OscConfig+0xe38>
 800558e:	4b42      	ldr	r3, [pc, #264]	; (8005698 <HAL_RCC_OscConfig+0xf3c>)
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	e039      	b.n	8005608 <HAL_RCC_OscConfig+0xeac>
 8005594:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005598:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800559c:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80055a0:	fa93 f2a3 	rbit	r2, r3
 80055a4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80055a8:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80055aa:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	fab3 f383 	clz	r3, r3
 80055b4:	b25b      	sxtb	r3, r3
 80055b6:	f043 0320 	orr.w	r3, r3, #32
 80055ba:	b25b      	sxtb	r3, r3
 80055bc:	b2db      	uxtb	r3, r3
 80055be:	095b      	lsrs	r3, r3, #5
 80055c0:	b2db      	uxtb	r3, r3
 80055c2:	2b02      	cmp	r3, #2
 80055c4:	d102      	bne.n	80055cc <HAL_RCC_OscConfig+0xe70>
 80055c6:	4b34      	ldr	r3, [pc, #208]	; (8005698 <HAL_RCC_OscConfig+0xf3c>)
 80055c8:	6a1b      	ldr	r3, [r3, #32]
 80055ca:	e01d      	b.n	8005608 <HAL_RCC_OscConfig+0xeac>
 80055cc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80055d0:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055d4:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80055d8:	fa93 f2a3 	rbit	r2, r3
 80055dc:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80055e0:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80055e2:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	fab3 f383 	clz	r3, r3
 80055ec:	b25b      	sxtb	r3, r3
 80055ee:	f043 0320 	orr.w	r3, r3, #32
 80055f2:	b25b      	sxtb	r3, r3
 80055f4:	b2db      	uxtb	r3, r3
 80055f6:	095b      	lsrs	r3, r3, #5
 80055f8:	b2db      	uxtb	r3, r3
 80055fa:	2b04      	cmp	r3, #4
 80055fc:	d102      	bne.n	8005604 <HAL_RCC_OscConfig+0xea8>
 80055fe:	4b26      	ldr	r3, [pc, #152]	; (8005698 <HAL_RCC_OscConfig+0xf3c>)
 8005600:	685b      	ldr	r3, [r3, #4]
 8005602:	e001      	b.n	8005608 <HAL_RCC_OscConfig+0xeac>
 8005604:	4b24      	ldr	r3, [pc, #144]	; (8005698 <HAL_RCC_OscConfig+0xf3c>)
 8005606:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005608:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800560c:	f8c7 2130 	str.w	r2, [r7, #304]	; 0x130
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005610:	f8d7 2130 	ldr.w	r2, [r7, #304]	; 0x130
 8005614:	fa92 f1a2 	rbit	r1, r2
 8005618:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800561c:	6011      	str	r1, [r2, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800561e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8005622:	6812      	ldr	r2, [r2, #0]
 8005624:	fab2 f282 	clz	r2, r2
 8005628:	b252      	sxtb	r2, r2
 800562a:	f042 0220 	orr.w	r2, r2, #32
 800562e:	b252      	sxtb	r2, r2
 8005630:	b2d2      	uxtb	r2, r2
 8005632:	f002 021f 	and.w	r2, r2, #31
 8005636:	40d3      	lsrs	r3, r2
 8005638:	f003 0301 	and.w	r3, r3, #1
 800563c:	2b00      	cmp	r3, #0
 800563e:	d183      	bne.n	8005548 <HAL_RCC_OscConfig+0xdec>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005640:	4815      	ldr	r0, [pc, #84]	; (8005698 <HAL_RCC_OscConfig+0xf3c>)
 8005642:	4b15      	ldr	r3, [pc, #84]	; (8005698 <HAL_RCC_OscConfig+0xf3c>)
 8005644:	685b      	ldr	r3, [r3, #4]
 8005646:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800564a:	1d3b      	adds	r3, r7, #4
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8005650:	1d3b      	adds	r3, r7, #4
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	6a1b      	ldr	r3, [r3, #32]
 8005656:	430b      	orrs	r3, r1
 8005658:	4313      	orrs	r3, r2
 800565a:	6043      	str	r3, [r0, #4]
 800565c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005660:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005664:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005668:	fa93 f2a3 	rbit	r2, r3
 800566c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8005670:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8005672:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8005676:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005678:	fab3 f383 	clz	r3, r3
 800567c:	009b      	lsls	r3, r3, #2
 800567e:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8005682:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8005686:	461a      	mov	r2, r3
 8005688:	2301      	movs	r3, #1
 800568a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800568c:	f003 fe9c 	bl	80093c8 <HAL_GetTick>
 8005690:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005694:	e00c      	b.n	80056b0 <HAL_RCC_OscConfig+0xf54>
 8005696:	bf00      	nop
 8005698:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800569c:	f003 fe94 	bl	80093c8 <HAL_GetTick>
 80056a0:	4602      	mov	r2, r0
 80056a2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80056a6:	1ad3      	subs	r3, r2, r3
 80056a8:	2b02      	cmp	r3, #2
 80056aa:	d901      	bls.n	80056b0 <HAL_RCC_OscConfig+0xf54>
          {
            return HAL_TIMEOUT;
 80056ac:	2303      	movs	r3, #3
 80056ae:	e10f      	b.n	80058d0 <HAL_RCC_OscConfig+0x1174>
 80056b0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80056b4:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056b8:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80056bc:	fa93 f2a3 	rbit	r2, r3
 80056c0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80056c4:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80056c6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80056ca:	681b      	ldr	r3, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80056cc:	fab3 f383 	clz	r3, r3
 80056d0:	b25b      	sxtb	r3, r3
 80056d2:	f043 0320 	orr.w	r3, r3, #32
 80056d6:	b25b      	sxtb	r3, r3
 80056d8:	b2db      	uxtb	r3, r3
 80056da:	095b      	lsrs	r3, r3, #5
 80056dc:	b2db      	uxtb	r3, r3
 80056de:	2b01      	cmp	r3, #1
 80056e0:	d102      	bne.n	80056e8 <HAL_RCC_OscConfig+0xf8c>
 80056e2:	4b7e      	ldr	r3, [pc, #504]	; (80058dc <HAL_RCC_OscConfig+0x1180>)
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	e039      	b.n	800575c <HAL_RCC_OscConfig+0x1000>
 80056e8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80056ec:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056f0:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 80056f4:	fa93 f2a3 	rbit	r2, r3
 80056f8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80056fc:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80056fe:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	fab3 f383 	clz	r3, r3
 8005708:	b25b      	sxtb	r3, r3
 800570a:	f043 0320 	orr.w	r3, r3, #32
 800570e:	b25b      	sxtb	r3, r3
 8005710:	b2db      	uxtb	r3, r3
 8005712:	095b      	lsrs	r3, r3, #5
 8005714:	b2db      	uxtb	r3, r3
 8005716:	2b02      	cmp	r3, #2
 8005718:	d102      	bne.n	8005720 <HAL_RCC_OscConfig+0xfc4>
 800571a:	4b70      	ldr	r3, [pc, #448]	; (80058dc <HAL_RCC_OscConfig+0x1180>)
 800571c:	6a1b      	ldr	r3, [r3, #32]
 800571e:	e01d      	b.n	800575c <HAL_RCC_OscConfig+0x1000>
 8005720:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005724:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005728:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800572c:	fa93 f2a3 	rbit	r2, r3
 8005730:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005734:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8005736:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	fab3 f383 	clz	r3, r3
 8005740:	b25b      	sxtb	r3, r3
 8005742:	f043 0320 	orr.w	r3, r3, #32
 8005746:	b25b      	sxtb	r3, r3
 8005748:	b2db      	uxtb	r3, r3
 800574a:	095b      	lsrs	r3, r3, #5
 800574c:	b2db      	uxtb	r3, r3
 800574e:	2b04      	cmp	r3, #4
 8005750:	d102      	bne.n	8005758 <HAL_RCC_OscConfig+0xffc>
 8005752:	4b62      	ldr	r3, [pc, #392]	; (80058dc <HAL_RCC_OscConfig+0x1180>)
 8005754:	685b      	ldr	r3, [r3, #4]
 8005756:	e001      	b.n	800575c <HAL_RCC_OscConfig+0x1000>
 8005758:	4b60      	ldr	r3, [pc, #384]	; (80058dc <HAL_RCC_OscConfig+0x1180>)
 800575a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800575c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005760:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005764:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8005768:	fa92 f1a2 	rbit	r1, r2
 800576c:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8005770:	6011      	str	r1, [r2, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8005772:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8005776:	6812      	ldr	r2, [r2, #0]
 8005778:	fab2 f282 	clz	r2, r2
 800577c:	b252      	sxtb	r2, r2
 800577e:	f042 0220 	orr.w	r2, r2, #32
 8005782:	b252      	sxtb	r2, r2
 8005784:	b2d2      	uxtb	r2, r2
 8005786:	f002 021f 	and.w	r2, r2, #31
 800578a:	40d3      	lsrs	r3, r2
 800578c:	f003 0301 	and.w	r3, r3, #1
 8005790:	2b00      	cmp	r3, #0
 8005792:	d083      	beq.n	800569c <HAL_RCC_OscConfig+0xf40>
 8005794:	e09b      	b.n	80058ce <HAL_RCC_OscConfig+0x1172>
 8005796:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800579a:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800579e:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 80057a2:	fa93 f2a3 	rbit	r2, r3
 80057a6:	f107 0320 	add.w	r3, r7, #32
 80057aa:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80057ac:	f107 0320 	add.w	r3, r7, #32
 80057b0:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80057b2:	fab3 f383 	clz	r3, r3
 80057b6:	009b      	lsls	r3, r3, #2
 80057b8:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 80057bc:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 80057c0:	461a      	mov	r2, r3
 80057c2:	2300      	movs	r3, #0
 80057c4:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80057c6:	f003 fdff 	bl	80093c8 <HAL_GetTick>
 80057ca:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80057ce:	e009      	b.n	80057e4 <HAL_RCC_OscConfig+0x1088>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80057d0:	f003 fdfa 	bl	80093c8 <HAL_GetTick>
 80057d4:	4602      	mov	r2, r0
 80057d6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80057da:	1ad3      	subs	r3, r2, r3
 80057dc:	2b02      	cmp	r3, #2
 80057de:	d901      	bls.n	80057e4 <HAL_RCC_OscConfig+0x1088>
          {
            return HAL_TIMEOUT;
 80057e0:	2303      	movs	r3, #3
 80057e2:	e075      	b.n	80058d0 <HAL_RCC_OscConfig+0x1174>
 80057e4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80057e8:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80057f0:	fa93 f2a3 	rbit	r2, r3
 80057f4:	f107 031c 	add.w	r3, r7, #28
 80057f8:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80057fa:	f107 031c 	add.w	r3, r7, #28
 80057fe:	681b      	ldr	r3, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005800:	fab3 f383 	clz	r3, r3
 8005804:	b25b      	sxtb	r3, r3
 8005806:	f043 0320 	orr.w	r3, r3, #32
 800580a:	b25b      	sxtb	r3, r3
 800580c:	b2db      	uxtb	r3, r3
 800580e:	095b      	lsrs	r3, r3, #5
 8005810:	b2db      	uxtb	r3, r3
 8005812:	2b01      	cmp	r3, #1
 8005814:	d102      	bne.n	800581c <HAL_RCC_OscConfig+0x10c0>
 8005816:	4b31      	ldr	r3, [pc, #196]	; (80058dc <HAL_RCC_OscConfig+0x1180>)
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	e039      	b.n	8005890 <HAL_RCC_OscConfig+0x1134>
 800581c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005820:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005824:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8005828:	fa93 f2a3 	rbit	r2, r3
 800582c:	f107 0318 	add.w	r3, r7, #24
 8005830:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8005832:	f107 0318 	add.w	r3, r7, #24
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	fab3 f383 	clz	r3, r3
 800583c:	b25b      	sxtb	r3, r3
 800583e:	f043 0320 	orr.w	r3, r3, #32
 8005842:	b25b      	sxtb	r3, r3
 8005844:	b2db      	uxtb	r3, r3
 8005846:	095b      	lsrs	r3, r3, #5
 8005848:	b2db      	uxtb	r3, r3
 800584a:	2b02      	cmp	r3, #2
 800584c:	d102      	bne.n	8005854 <HAL_RCC_OscConfig+0x10f8>
 800584e:	4b23      	ldr	r3, [pc, #140]	; (80058dc <HAL_RCC_OscConfig+0x1180>)
 8005850:	6a1b      	ldr	r3, [r3, #32]
 8005852:	e01d      	b.n	8005890 <HAL_RCC_OscConfig+0x1134>
 8005854:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005858:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800585c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005860:	fa93 f2a3 	rbit	r2, r3
 8005864:	f107 0314 	add.w	r3, r7, #20
 8005868:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800586a:	f107 0314 	add.w	r3, r7, #20
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	fab3 f383 	clz	r3, r3
 8005874:	b25b      	sxtb	r3, r3
 8005876:	f043 0320 	orr.w	r3, r3, #32
 800587a:	b25b      	sxtb	r3, r3
 800587c:	b2db      	uxtb	r3, r3
 800587e:	095b      	lsrs	r3, r3, #5
 8005880:	b2db      	uxtb	r3, r3
 8005882:	2b04      	cmp	r3, #4
 8005884:	d102      	bne.n	800588c <HAL_RCC_OscConfig+0x1130>
 8005886:	4b15      	ldr	r3, [pc, #84]	; (80058dc <HAL_RCC_OscConfig+0x1180>)
 8005888:	685b      	ldr	r3, [r3, #4]
 800588a:	e001      	b.n	8005890 <HAL_RCC_OscConfig+0x1134>
 800588c:	4b13      	ldr	r3, [pc, #76]	; (80058dc <HAL_RCC_OscConfig+0x1180>)
 800588e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005890:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005894:	f8c7 2108 	str.w	r2, [r7, #264]	; 0x108
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005898:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 800589c:	fa92 f1a2 	rbit	r1, r2
 80058a0:	f107 0210 	add.w	r2, r7, #16
 80058a4:	6011      	str	r1, [r2, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80058a6:	f107 0210 	add.w	r2, r7, #16
 80058aa:	6812      	ldr	r2, [r2, #0]
 80058ac:	fab2 f282 	clz	r2, r2
 80058b0:	b252      	sxtb	r2, r2
 80058b2:	f042 0220 	orr.w	r2, r2, #32
 80058b6:	b252      	sxtb	r2, r2
 80058b8:	b2d2      	uxtb	r2, r2
 80058ba:	f002 021f 	and.w	r2, r2, #31
 80058be:	40d3      	lsrs	r3, r2
 80058c0:	f003 0301 	and.w	r3, r3, #1
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d183      	bne.n	80057d0 <HAL_RCC_OscConfig+0x1074>
 80058c8:	e001      	b.n	80058ce <HAL_RCC_OscConfig+0x1172>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80058ca:	2301      	movs	r3, #1
 80058cc:	e000      	b.n	80058d0 <HAL_RCC_OscConfig+0x1174>
    }
  }
  
  return HAL_OK;
 80058ce:	2300      	movs	r3, #0
}
 80058d0:	4618      	mov	r0, r3
 80058d2:	f507 7701 	add.w	r7, r7, #516	; 0x204
 80058d6:	46bd      	mov	sp, r7
 80058d8:	bd90      	pop	{r4, r7, pc}
 80058da:	bf00      	nop
 80058dc:	40021000 	.word	0x40021000

080058e0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80058e0:	b580      	push	{r7, lr}
 80058e2:	b09e      	sub	sp, #120	; 0x78
 80058e4:	af00      	add	r7, sp, #0
 80058e6:	6078      	str	r0, [r7, #4]
 80058e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80058ea:	2300      	movs	r3, #0
 80058ec:	677b      	str	r3, [r7, #116]	; 0x74
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80058ee:	4ba3      	ldr	r3, [pc, #652]	; (8005b7c <HAL_RCC_ClockConfig+0x29c>)
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	f003 0207 	and.w	r2, r3, #7
 80058f6:	683b      	ldr	r3, [r7, #0]
 80058f8:	429a      	cmp	r2, r3
 80058fa:	d210      	bcs.n	800591e <HAL_RCC_ClockConfig+0x3e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80058fc:	499f      	ldr	r1, [pc, #636]	; (8005b7c <HAL_RCC_ClockConfig+0x29c>)
 80058fe:	4b9f      	ldr	r3, [pc, #636]	; (8005b7c <HAL_RCC_ClockConfig+0x29c>)
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	f023 0207 	bic.w	r2, r3, #7
 8005906:	683b      	ldr	r3, [r7, #0]
 8005908:	4313      	orrs	r3, r2
 800590a:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800590c:	4b9b      	ldr	r3, [pc, #620]	; (8005b7c <HAL_RCC_ClockConfig+0x29c>)
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	f003 0207 	and.w	r2, r3, #7
 8005914:	683b      	ldr	r3, [r7, #0]
 8005916:	429a      	cmp	r2, r3
 8005918:	d001      	beq.n	800591e <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 800591a:	2301      	movs	r3, #1
 800591c:	e1d0      	b.n	8005cc0 <HAL_RCC_ClockConfig+0x3e0>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f003 0302 	and.w	r3, r3, #2
 8005926:	2b00      	cmp	r3, #0
 8005928:	d008      	beq.n	800593c <HAL_RCC_ClockConfig+0x5c>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800592a:	4995      	ldr	r1, [pc, #596]	; (8005b80 <HAL_RCC_ClockConfig+0x2a0>)
 800592c:	4b94      	ldr	r3, [pc, #592]	; (8005b80 <HAL_RCC_ClockConfig+0x2a0>)
 800592e:	685b      	ldr	r3, [r3, #4]
 8005930:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	689b      	ldr	r3, [r3, #8]
 8005938:	4313      	orrs	r3, r2
 800593a:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	f003 0301 	and.w	r3, r3, #1
 8005944:	2b00      	cmp	r3, #0
 8005946:	f000 8168 	beq.w	8005c1a <HAL_RCC_ClockConfig+0x33a>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	685b      	ldr	r3, [r3, #4]
 800594e:	2b01      	cmp	r3, #1
 8005950:	d15c      	bne.n	8005a0c <HAL_RCC_ClockConfig+0x12c>
 8005952:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005956:	643b      	str	r3, [r7, #64]	; 0x40
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005958:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800595a:	fa93 f3a3 	rbit	r3, r3
 800595e:	63fb      	str	r3, [r7, #60]	; 0x3c
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8005960:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005962:	fab3 f383 	clz	r3, r3
 8005966:	b25b      	sxtb	r3, r3
 8005968:	f043 0320 	orr.w	r3, r3, #32
 800596c:	b25b      	sxtb	r3, r3
 800596e:	b2db      	uxtb	r3, r3
 8005970:	095b      	lsrs	r3, r3, #5
 8005972:	b2db      	uxtb	r3, r3
 8005974:	2b01      	cmp	r3, #1
 8005976:	d102      	bne.n	800597e <HAL_RCC_ClockConfig+0x9e>
 8005978:	4b81      	ldr	r3, [pc, #516]	; (8005b80 <HAL_RCC_ClockConfig+0x2a0>)
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	e02d      	b.n	80059da <HAL_RCC_ClockConfig+0xfa>
 800597e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005982:	673b      	str	r3, [r7, #112]	; 0x70
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005984:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005986:	fa93 f3a3 	rbit	r3, r3
 800598a:	63bb      	str	r3, [r7, #56]	; 0x38
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800598c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800598e:	fab3 f383 	clz	r3, r3
 8005992:	b25b      	sxtb	r3, r3
 8005994:	f043 0320 	orr.w	r3, r3, #32
 8005998:	b25b      	sxtb	r3, r3
 800599a:	b2db      	uxtb	r3, r3
 800599c:	095b      	lsrs	r3, r3, #5
 800599e:	b2db      	uxtb	r3, r3
 80059a0:	2b02      	cmp	r3, #2
 80059a2:	d102      	bne.n	80059aa <HAL_RCC_ClockConfig+0xca>
 80059a4:	4b76      	ldr	r3, [pc, #472]	; (8005b80 <HAL_RCC_ClockConfig+0x2a0>)
 80059a6:	6a1b      	ldr	r3, [r3, #32]
 80059a8:	e017      	b.n	80059da <HAL_RCC_ClockConfig+0xfa>
 80059aa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80059ae:	66fb      	str	r3, [r7, #108]	; 0x6c
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059b2:	fa93 f3a3 	rbit	r3, r3
 80059b6:	637b      	str	r3, [r7, #52]	; 0x34
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80059b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80059ba:	fab3 f383 	clz	r3, r3
 80059be:	b25b      	sxtb	r3, r3
 80059c0:	f043 0320 	orr.w	r3, r3, #32
 80059c4:	b25b      	sxtb	r3, r3
 80059c6:	b2db      	uxtb	r3, r3
 80059c8:	095b      	lsrs	r3, r3, #5
 80059ca:	b2db      	uxtb	r3, r3
 80059cc:	2b04      	cmp	r3, #4
 80059ce:	d102      	bne.n	80059d6 <HAL_RCC_ClockConfig+0xf6>
 80059d0:	4b6b      	ldr	r3, [pc, #428]	; (8005b80 <HAL_RCC_ClockConfig+0x2a0>)
 80059d2:	685b      	ldr	r3, [r3, #4]
 80059d4:	e001      	b.n	80059da <HAL_RCC_ClockConfig+0xfa>
 80059d6:	4b6a      	ldr	r3, [pc, #424]	; (8005b80 <HAL_RCC_ClockConfig+0x2a0>)
 80059d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059da:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80059de:	66ba      	str	r2, [r7, #104]	; 0x68
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059e0:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80059e2:	fa92 f2a2 	rbit	r2, r2
 80059e6:	633a      	str	r2, [r7, #48]	; 0x30
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80059e8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80059ea:	fab2 f282 	clz	r2, r2
 80059ee:	b252      	sxtb	r2, r2
 80059f0:	f042 0220 	orr.w	r2, r2, #32
 80059f4:	b252      	sxtb	r2, r2
 80059f6:	b2d2      	uxtb	r2, r2
 80059f8:	f002 021f 	and.w	r2, r2, #31
 80059fc:	40d3      	lsrs	r3, r2
 80059fe:	f003 0301 	and.w	r3, r3, #1
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	f040 80be 	bne.w	8005b84 <HAL_RCC_ClockConfig+0x2a4>
      {
        return HAL_ERROR;
 8005a08:	2301      	movs	r3, #1
 8005a0a:	e159      	b.n	8005cc0 <HAL_RCC_ClockConfig+0x3e0>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	685b      	ldr	r3, [r3, #4]
 8005a10:	2b02      	cmp	r3, #2
 8005a12:	d15b      	bne.n	8005acc <HAL_RCC_ClockConfig+0x1ec>
 8005a14:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005a18:	667b      	str	r3, [r7, #100]	; 0x64
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a1a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005a1c:	fa93 f3a3 	rbit	r3, r3
 8005a20:	62fb      	str	r3, [r7, #44]	; 0x2c
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8005a22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005a24:	fab3 f383 	clz	r3, r3
 8005a28:	b25b      	sxtb	r3, r3
 8005a2a:	f043 0320 	orr.w	r3, r3, #32
 8005a2e:	b25b      	sxtb	r3, r3
 8005a30:	b2db      	uxtb	r3, r3
 8005a32:	095b      	lsrs	r3, r3, #5
 8005a34:	b2db      	uxtb	r3, r3
 8005a36:	2b01      	cmp	r3, #1
 8005a38:	d102      	bne.n	8005a40 <HAL_RCC_ClockConfig+0x160>
 8005a3a:	4b51      	ldr	r3, [pc, #324]	; (8005b80 <HAL_RCC_ClockConfig+0x2a0>)
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	e02d      	b.n	8005a9c <HAL_RCC_ClockConfig+0x1bc>
 8005a40:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005a44:	663b      	str	r3, [r7, #96]	; 0x60
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a46:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005a48:	fa93 f3a3 	rbit	r3, r3
 8005a4c:	62bb      	str	r3, [r7, #40]	; 0x28
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8005a4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a50:	fab3 f383 	clz	r3, r3
 8005a54:	b25b      	sxtb	r3, r3
 8005a56:	f043 0320 	orr.w	r3, r3, #32
 8005a5a:	b25b      	sxtb	r3, r3
 8005a5c:	b2db      	uxtb	r3, r3
 8005a5e:	095b      	lsrs	r3, r3, #5
 8005a60:	b2db      	uxtb	r3, r3
 8005a62:	2b02      	cmp	r3, #2
 8005a64:	d102      	bne.n	8005a6c <HAL_RCC_ClockConfig+0x18c>
 8005a66:	4b46      	ldr	r3, [pc, #280]	; (8005b80 <HAL_RCC_ClockConfig+0x2a0>)
 8005a68:	6a1b      	ldr	r3, [r3, #32]
 8005a6a:	e017      	b.n	8005a9c <HAL_RCC_ClockConfig+0x1bc>
 8005a6c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005a70:	65fb      	str	r3, [r7, #92]	; 0x5c
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a72:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005a74:	fa93 f3a3 	rbit	r3, r3
 8005a78:	627b      	str	r3, [r7, #36]	; 0x24
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8005a7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a7c:	fab3 f383 	clz	r3, r3
 8005a80:	b25b      	sxtb	r3, r3
 8005a82:	f043 0320 	orr.w	r3, r3, #32
 8005a86:	b25b      	sxtb	r3, r3
 8005a88:	b2db      	uxtb	r3, r3
 8005a8a:	095b      	lsrs	r3, r3, #5
 8005a8c:	b2db      	uxtb	r3, r3
 8005a8e:	2b04      	cmp	r3, #4
 8005a90:	d102      	bne.n	8005a98 <HAL_RCC_ClockConfig+0x1b8>
 8005a92:	4b3b      	ldr	r3, [pc, #236]	; (8005b80 <HAL_RCC_ClockConfig+0x2a0>)
 8005a94:	685b      	ldr	r3, [r3, #4]
 8005a96:	e001      	b.n	8005a9c <HAL_RCC_ClockConfig+0x1bc>
 8005a98:	4b39      	ldr	r3, [pc, #228]	; (8005b80 <HAL_RCC_ClockConfig+0x2a0>)
 8005a9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a9c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005aa0:	65ba      	str	r2, [r7, #88]	; 0x58
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005aa2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005aa4:	fa92 f2a2 	rbit	r2, r2
 8005aa8:	623a      	str	r2, [r7, #32]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8005aaa:	6a3a      	ldr	r2, [r7, #32]
 8005aac:	fab2 f282 	clz	r2, r2
 8005ab0:	b252      	sxtb	r2, r2
 8005ab2:	f042 0220 	orr.w	r2, r2, #32
 8005ab6:	b252      	sxtb	r2, r2
 8005ab8:	b2d2      	uxtb	r2, r2
 8005aba:	f002 021f 	and.w	r2, r2, #31
 8005abe:	40d3      	lsrs	r3, r2
 8005ac0:	f003 0301 	and.w	r3, r3, #1
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d15d      	bne.n	8005b84 <HAL_RCC_ClockConfig+0x2a4>
      {
        return HAL_ERROR;
 8005ac8:	2301      	movs	r3, #1
 8005aca:	e0f9      	b.n	8005cc0 <HAL_RCC_ClockConfig+0x3e0>
 8005acc:	2302      	movs	r3, #2
 8005ace:	657b      	str	r3, [r7, #84]	; 0x54
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ad0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005ad2:	fa93 f3a3 	rbit	r3, r3
 8005ad6:	61fb      	str	r3, [r7, #28]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8005ad8:	69fb      	ldr	r3, [r7, #28]
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005ada:	fab3 f383 	clz	r3, r3
 8005ade:	b25b      	sxtb	r3, r3
 8005ae0:	f043 0320 	orr.w	r3, r3, #32
 8005ae4:	b25b      	sxtb	r3, r3
 8005ae6:	b2db      	uxtb	r3, r3
 8005ae8:	095b      	lsrs	r3, r3, #5
 8005aea:	b2db      	uxtb	r3, r3
 8005aec:	2b01      	cmp	r3, #1
 8005aee:	d102      	bne.n	8005af6 <HAL_RCC_ClockConfig+0x216>
 8005af0:	4b23      	ldr	r3, [pc, #140]	; (8005b80 <HAL_RCC_ClockConfig+0x2a0>)
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	e02b      	b.n	8005b4e <HAL_RCC_ClockConfig+0x26e>
 8005af6:	2302      	movs	r3, #2
 8005af8:	653b      	str	r3, [r7, #80]	; 0x50
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005afa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005afc:	fa93 f3a3 	rbit	r3, r3
 8005b00:	61bb      	str	r3, [r7, #24]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8005b02:	69bb      	ldr	r3, [r7, #24]
 8005b04:	fab3 f383 	clz	r3, r3
 8005b08:	b25b      	sxtb	r3, r3
 8005b0a:	f043 0320 	orr.w	r3, r3, #32
 8005b0e:	b25b      	sxtb	r3, r3
 8005b10:	b2db      	uxtb	r3, r3
 8005b12:	095b      	lsrs	r3, r3, #5
 8005b14:	b2db      	uxtb	r3, r3
 8005b16:	2b02      	cmp	r3, #2
 8005b18:	d102      	bne.n	8005b20 <HAL_RCC_ClockConfig+0x240>
 8005b1a:	4b19      	ldr	r3, [pc, #100]	; (8005b80 <HAL_RCC_ClockConfig+0x2a0>)
 8005b1c:	6a1b      	ldr	r3, [r3, #32]
 8005b1e:	e016      	b.n	8005b4e <HAL_RCC_ClockConfig+0x26e>
 8005b20:	2302      	movs	r3, #2
 8005b22:	64fb      	str	r3, [r7, #76]	; 0x4c
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b24:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005b26:	fa93 f3a3 	rbit	r3, r3
 8005b2a:	617b      	str	r3, [r7, #20]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8005b2c:	697b      	ldr	r3, [r7, #20]
 8005b2e:	fab3 f383 	clz	r3, r3
 8005b32:	b25b      	sxtb	r3, r3
 8005b34:	f043 0320 	orr.w	r3, r3, #32
 8005b38:	b25b      	sxtb	r3, r3
 8005b3a:	b2db      	uxtb	r3, r3
 8005b3c:	095b      	lsrs	r3, r3, #5
 8005b3e:	b2db      	uxtb	r3, r3
 8005b40:	2b04      	cmp	r3, #4
 8005b42:	d102      	bne.n	8005b4a <HAL_RCC_ClockConfig+0x26a>
 8005b44:	4b0e      	ldr	r3, [pc, #56]	; (8005b80 <HAL_RCC_ClockConfig+0x2a0>)
 8005b46:	685b      	ldr	r3, [r3, #4]
 8005b48:	e001      	b.n	8005b4e <HAL_RCC_ClockConfig+0x26e>
 8005b4a:	4b0d      	ldr	r3, [pc, #52]	; (8005b80 <HAL_RCC_ClockConfig+0x2a0>)
 8005b4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b4e:	2202      	movs	r2, #2
 8005b50:	64ba      	str	r2, [r7, #72]	; 0x48
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b52:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005b54:	fa92 f2a2 	rbit	r2, r2
 8005b58:	613a      	str	r2, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8005b5a:	693a      	ldr	r2, [r7, #16]
 8005b5c:	fab2 f282 	clz	r2, r2
 8005b60:	b252      	sxtb	r2, r2
 8005b62:	f042 0220 	orr.w	r2, r2, #32
 8005b66:	b252      	sxtb	r2, r2
 8005b68:	b2d2      	uxtb	r2, r2
 8005b6a:	f002 021f 	and.w	r2, r2, #31
 8005b6e:	40d3      	lsrs	r3, r2
 8005b70:	f003 0301 	and.w	r3, r3, #1
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d105      	bne.n	8005b84 <HAL_RCC_ClockConfig+0x2a4>
      {
        return HAL_ERROR;
 8005b78:	2301      	movs	r3, #1
 8005b7a:	e0a1      	b.n	8005cc0 <HAL_RCC_ClockConfig+0x3e0>
 8005b7c:	40022000 	.word	0x40022000
 8005b80:	40021000 	.word	0x40021000
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005b84:	4950      	ldr	r1, [pc, #320]	; (8005cc8 <HAL_RCC_ClockConfig+0x3e8>)
 8005b86:	4b50      	ldr	r3, [pc, #320]	; (8005cc8 <HAL_RCC_ClockConfig+0x3e8>)
 8005b88:	685b      	ldr	r3, [r3, #4]
 8005b8a:	f023 0203 	bic.w	r2, r3, #3
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	685b      	ldr	r3, [r3, #4]
 8005b92:	4313      	orrs	r3, r2
 8005b94:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005b96:	f003 fc17 	bl	80093c8 <HAL_GetTick>
 8005b9a:	6778      	str	r0, [r7, #116]	; 0x74
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	685b      	ldr	r3, [r3, #4]
 8005ba0:	2b01      	cmp	r3, #1
 8005ba2:	d112      	bne.n	8005bca <HAL_RCC_ClockConfig+0x2ea>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8005ba4:	e00a      	b.n	8005bbc <HAL_RCC_ClockConfig+0x2dc>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005ba6:	f003 fc0f 	bl	80093c8 <HAL_GetTick>
 8005baa:	4602      	mov	r2, r0
 8005bac:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005bae:	1ad3      	subs	r3, r2, r3
 8005bb0:	f241 3288 	movw	r2, #5000	; 0x1388
 8005bb4:	4293      	cmp	r3, r2
 8005bb6:	d901      	bls.n	8005bbc <HAL_RCC_ClockConfig+0x2dc>
        {
          return HAL_TIMEOUT;
 8005bb8:	2303      	movs	r3, #3
 8005bba:	e081      	b.n	8005cc0 <HAL_RCC_ClockConfig+0x3e0>
    /* Get Start Tick */
    tickstart = HAL_GetTick();
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8005bbc:	4b42      	ldr	r3, [pc, #264]	; (8005cc8 <HAL_RCC_ClockConfig+0x3e8>)
 8005bbe:	685b      	ldr	r3, [r3, #4]
 8005bc0:	f003 030c 	and.w	r3, r3, #12
 8005bc4:	2b04      	cmp	r3, #4
 8005bc6:	d1ee      	bne.n	8005ba6 <HAL_RCC_ClockConfig+0x2c6>
 8005bc8:	e027      	b.n	8005c1a <HAL_RCC_ClockConfig+0x33a>
        {
          return HAL_TIMEOUT;
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	685b      	ldr	r3, [r3, #4]
 8005bce:	2b02      	cmp	r3, #2
 8005bd0:	d11d      	bne.n	8005c0e <HAL_RCC_ClockConfig+0x32e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005bd2:	e00a      	b.n	8005bea <HAL_RCC_ClockConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005bd4:	f003 fbf8 	bl	80093c8 <HAL_GetTick>
 8005bd8:	4602      	mov	r2, r0
 8005bda:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005bdc:	1ad3      	subs	r3, r2, r3
 8005bde:	f241 3288 	movw	r2, #5000	; 0x1388
 8005be2:	4293      	cmp	r3, r2
 8005be4:	d901      	bls.n	8005bea <HAL_RCC_ClockConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8005be6:	2303      	movs	r3, #3
 8005be8:	e06a      	b.n	8005cc0 <HAL_RCC_ClockConfig+0x3e0>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005bea:	4b37      	ldr	r3, [pc, #220]	; (8005cc8 <HAL_RCC_ClockConfig+0x3e8>)
 8005bec:	685b      	ldr	r3, [r3, #4]
 8005bee:	f003 030c 	and.w	r3, r3, #12
 8005bf2:	2b08      	cmp	r3, #8
 8005bf4:	d1ee      	bne.n	8005bd4 <HAL_RCC_ClockConfig+0x2f4>
 8005bf6:	e010      	b.n	8005c1a <HAL_RCC_ClockConfig+0x33a>
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005bf8:	f003 fbe6 	bl	80093c8 <HAL_GetTick>
 8005bfc:	4602      	mov	r2, r0
 8005bfe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005c00:	1ad3      	subs	r3, r2, r3
 8005c02:	f241 3288 	movw	r2, #5000	; 0x1388
 8005c06:	4293      	cmp	r3, r2
 8005c08:	d901      	bls.n	8005c0e <HAL_RCC_ClockConfig+0x32e>
        {
          return HAL_TIMEOUT;
 8005c0a:	2303      	movs	r3, #3
 8005c0c:	e058      	b.n	8005cc0 <HAL_RCC_ClockConfig+0x3e0>
        }
      }
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8005c0e:	4b2e      	ldr	r3, [pc, #184]	; (8005cc8 <HAL_RCC_ClockConfig+0x3e8>)
 8005c10:	685b      	ldr	r3, [r3, #4]
 8005c12:	f003 030c 	and.w	r3, r3, #12
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d1ee      	bne.n	8005bf8 <HAL_RCC_ClockConfig+0x318>
        }
      }
    }      
  }    
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8005c1a:	4b2c      	ldr	r3, [pc, #176]	; (8005ccc <HAL_RCC_ClockConfig+0x3ec>)
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	f003 0207 	and.w	r2, r3, #7
 8005c22:	683b      	ldr	r3, [r7, #0]
 8005c24:	429a      	cmp	r2, r3
 8005c26:	d910      	bls.n	8005c4a <HAL_RCC_ClockConfig+0x36a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005c28:	4928      	ldr	r1, [pc, #160]	; (8005ccc <HAL_RCC_ClockConfig+0x3ec>)
 8005c2a:	4b28      	ldr	r3, [pc, #160]	; (8005ccc <HAL_RCC_ClockConfig+0x3ec>)
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	f023 0207 	bic.w	r2, r3, #7
 8005c32:	683b      	ldr	r3, [r7, #0]
 8005c34:	4313      	orrs	r3, r2
 8005c36:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005c38:	4b24      	ldr	r3, [pc, #144]	; (8005ccc <HAL_RCC_ClockConfig+0x3ec>)
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	f003 0207 	and.w	r2, r3, #7
 8005c40:	683b      	ldr	r3, [r7, #0]
 8005c42:	429a      	cmp	r2, r3
 8005c44:	d001      	beq.n	8005c4a <HAL_RCC_ClockConfig+0x36a>
    {
      return HAL_ERROR;
 8005c46:	2301      	movs	r3, #1
 8005c48:	e03a      	b.n	8005cc0 <HAL_RCC_ClockConfig+0x3e0>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	f003 0304 	and.w	r3, r3, #4
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d008      	beq.n	8005c68 <HAL_RCC_ClockConfig+0x388>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005c56:	491c      	ldr	r1, [pc, #112]	; (8005cc8 <HAL_RCC_ClockConfig+0x3e8>)
 8005c58:	4b1b      	ldr	r3, [pc, #108]	; (8005cc8 <HAL_RCC_ClockConfig+0x3e8>)
 8005c5a:	685b      	ldr	r3, [r3, #4]
 8005c5c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	68db      	ldr	r3, [r3, #12]
 8005c64:	4313      	orrs	r3, r2
 8005c66:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	f003 0308 	and.w	r3, r3, #8
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d009      	beq.n	8005c88 <HAL_RCC_ClockConfig+0x3a8>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005c74:	4914      	ldr	r1, [pc, #80]	; (8005cc8 <HAL_RCC_ClockConfig+0x3e8>)
 8005c76:	4b14      	ldr	r3, [pc, #80]	; (8005cc8 <HAL_RCC_ClockConfig+0x3e8>)
 8005c78:	685b      	ldr	r3, [r3, #4]
 8005c7a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	691b      	ldr	r3, [r3, #16]
 8005c82:	00db      	lsls	r3, r3, #3
 8005c84:	4313      	orrs	r3, r2
 8005c86:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8005c88:	f000 f826 	bl	8005cd8 <HAL_RCC_GetSysClockFreq>
 8005c8c:	4601      	mov	r1, r0
 8005c8e:	4b0e      	ldr	r3, [pc, #56]	; (8005cc8 <HAL_RCC_ClockConfig+0x3e8>)
 8005c90:	685b      	ldr	r3, [r3, #4]
 8005c92:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005c96:	23f0      	movs	r3, #240	; 0xf0
 8005c98:	647b      	str	r3, [r7, #68]	; 0x44
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c9a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005c9c:	fa93 f3a3 	rbit	r3, r3
 8005ca0:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	fab3 f383 	clz	r3, r3
 8005ca8:	fa22 f303 	lsr.w	r3, r2, r3
 8005cac:	4a08      	ldr	r2, [pc, #32]	; (8005cd0 <HAL_RCC_ClockConfig+0x3f0>)
 8005cae:	5cd3      	ldrb	r3, [r2, r3]
 8005cb0:	fa21 f303 	lsr.w	r3, r1, r3
 8005cb4:	4a07      	ldr	r2, [pc, #28]	; (8005cd4 <HAL_RCC_ClockConfig+0x3f4>)
 8005cb6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8005cb8:	2000      	movs	r0, #0
 8005cba:	f003 fb5b 	bl	8009374 <HAL_InitTick>
  
  return HAL_OK;
 8005cbe:	2300      	movs	r3, #0
}
 8005cc0:	4618      	mov	r0, r3
 8005cc2:	3778      	adds	r7, #120	; 0x78
 8005cc4:	46bd      	mov	sp, r7
 8005cc6:	bd80      	pop	{r7, pc}
 8005cc8:	40021000 	.word	0x40021000
 8005ccc:	40022000 	.word	0x40022000
 8005cd0:	0800c3ac 	.word	0x0800c3ac
 8005cd4:	20000154 	.word	0x20000154

08005cd8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005cd8:	b480      	push	{r7}
 8005cda:	b08b      	sub	sp, #44	; 0x2c
 8005cdc:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0, prediv = 0, pllclk = 0, pllmul = 0;
 8005cde:	2300      	movs	r3, #0
 8005ce0:	61fb      	str	r3, [r7, #28]
 8005ce2:	2300      	movs	r3, #0
 8005ce4:	61bb      	str	r3, [r7, #24]
 8005ce6:	2300      	movs	r3, #0
 8005ce8:	627b      	str	r3, [r7, #36]	; 0x24
 8005cea:	2300      	movs	r3, #0
 8005cec:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0;
 8005cee:	2300      	movs	r3, #0
 8005cf0:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8005cf2:	4b29      	ldr	r3, [pc, #164]	; (8005d98 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005cf4:	685b      	ldr	r3, [r3, #4]
 8005cf6:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005cf8:	69fb      	ldr	r3, [r7, #28]
 8005cfa:	f003 030c 	and.w	r3, r3, #12
 8005cfe:	2b04      	cmp	r3, #4
 8005d00:	d002      	beq.n	8005d08 <HAL_RCC_GetSysClockFreq+0x30>
 8005d02:	2b08      	cmp	r3, #8
 8005d04:	d003      	beq.n	8005d0e <HAL_RCC_GetSysClockFreq+0x36>
 8005d06:	e03c      	b.n	8005d82 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005d08:	4b24      	ldr	r3, [pc, #144]	; (8005d9c <HAL_RCC_GetSysClockFreq+0xc4>)
 8005d0a:	623b      	str	r3, [r7, #32]
      break;
 8005d0c:	e03c      	b.n	8005d88 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8005d0e:	69fb      	ldr	r3, [r7, #28]
 8005d10:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8005d14:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 8005d18:	613b      	str	r3, [r7, #16]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d1a:	693b      	ldr	r3, [r7, #16]
 8005d1c:	fa93 f3a3 	rbit	r3, r3
 8005d20:	607b      	str	r3, [r7, #4]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	fab3 f383 	clz	r3, r3
 8005d28:	fa22 f303 	lsr.w	r3, r2, r3
 8005d2c:	4a1c      	ldr	r2, [pc, #112]	; (8005da0 <HAL_RCC_GetSysClockFreq+0xc8>)
 8005d2e:	5cd3      	ldrb	r3, [r2, r3]
 8005d30:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8005d32:	4b19      	ldr	r3, [pc, #100]	; (8005d98 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005d34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d36:	f003 020f 	and.w	r2, r3, #15
 8005d3a:	230f      	movs	r3, #15
 8005d3c:	60fb      	str	r3, [r7, #12]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	fa93 f3a3 	rbit	r3, r3
 8005d44:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8005d46:	68bb      	ldr	r3, [r7, #8]
 8005d48:	fab3 f383 	clz	r3, r3
 8005d4c:	fa22 f303 	lsr.w	r3, r2, r3
 8005d50:	4a14      	ldr	r2, [pc, #80]	; (8005da4 <HAL_RCC_GetSysClockFreq+0xcc>)
 8005d52:	5cd3      	ldrb	r3, [r2, r3]
 8005d54:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8005d56:	69fb      	ldr	r3, [r7, #28]
 8005d58:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d008      	beq.n	8005d72 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8005d60:	4a0e      	ldr	r2, [pc, #56]	; (8005d9c <HAL_RCC_GetSysClockFreq+0xc4>)
 8005d62:	69bb      	ldr	r3, [r7, #24]
 8005d64:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d68:	697a      	ldr	r2, [r7, #20]
 8005d6a:	fb02 f303 	mul.w	r3, r2, r3
 8005d6e:	627b      	str	r3, [r7, #36]	; 0x24
 8005d70:	e004      	b.n	8005d7c <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (HSI_VALUE >> 1) * pllmul;
 8005d72:	697b      	ldr	r3, [r7, #20]
 8005d74:	4a0c      	ldr	r2, [pc, #48]	; (8005da8 <HAL_RCC_GetSysClockFreq+0xd0>)
 8005d76:	fb02 f303 	mul.w	r3, r2, r3
 8005d7a:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8005d7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d7e:	623b      	str	r3, [r7, #32]
      break;
 8005d80:	e002      	b.n	8005d88 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005d82:	4b06      	ldr	r3, [pc, #24]	; (8005d9c <HAL_RCC_GetSysClockFreq+0xc4>)
 8005d84:	623b      	str	r3, [r7, #32]
      break;
 8005d86:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005d88:	6a3b      	ldr	r3, [r7, #32]
}
 8005d8a:	4618      	mov	r0, r3
 8005d8c:	372c      	adds	r7, #44	; 0x2c
 8005d8e:	46bd      	mov	sp, r7
 8005d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d94:	4770      	bx	lr
 8005d96:	bf00      	nop
 8005d98:	40021000 	.word	0x40021000
 8005d9c:	007a1200 	.word	0x007a1200
 8005da0:	0800c38c 	.word	0x0800c38c
 8005da4:	0800c39c 	.word	0x0800c39c
 8005da8:	003d0900 	.word	0x003d0900

08005dac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005dac:	b480      	push	{r7}
 8005dae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005db0:	4b03      	ldr	r3, [pc, #12]	; (8005dc0 <HAL_RCC_GetHCLKFreq+0x14>)
 8005db2:	681b      	ldr	r3, [r3, #0]
}
 8005db4:	4618      	mov	r0, r3
 8005db6:	46bd      	mov	sp, r7
 8005db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dbc:	4770      	bx	lr
 8005dbe:	bf00      	nop
 8005dc0:	20000154 	.word	0x20000154

08005dc4 <HAL_PCDEx_PMAConfig>:
HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, 
                        uint16_t ep_addr,
                        uint16_t ep_kind,
                        uint32_t pmaadress)

{
 8005dc4:	b480      	push	{r7}
 8005dc6:	b087      	sub	sp, #28
 8005dc8:	af00      	add	r7, sp, #0
 8005dca:	60f8      	str	r0, [r7, #12]
 8005dcc:	607b      	str	r3, [r7, #4]
 8005dce:	460b      	mov	r3, r1
 8005dd0:	817b      	strh	r3, [r7, #10]
 8005dd2:	4613      	mov	r3, r2
 8005dd4:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;
  
  /* initialize ep structure*/
  if ((0x80 & ep_addr) == 0x80)
 8005dd6:	897b      	ldrh	r3, [r7, #10]
 8005dd8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ddc:	b29b      	uxth	r3, r3
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d00b      	beq.n	8005dfa <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8005de2:	897b      	ldrh	r3, [r7, #10]
 8005de4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8005de8:	4613      	mov	r3, r2
 8005dea:	00db      	lsls	r3, r3, #3
 8005dec:	1a9b      	subs	r3, r3, r2
 8005dee:	009b      	lsls	r3, r3, #2
 8005df0:	3328      	adds	r3, #40	; 0x28
 8005df2:	68fa      	ldr	r2, [r7, #12]
 8005df4:	4413      	add	r3, r2
 8005df6:	617b      	str	r3, [r7, #20]
 8005df8:	e00a      	b.n	8005e10 <HAL_PCDEx_PMAConfig+0x4c>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8005dfa:	897a      	ldrh	r2, [r7, #10]
 8005dfc:	4613      	mov	r3, r2
 8005dfe:	00db      	lsls	r3, r3, #3
 8005e00:	1a9b      	subs	r3, r3, r2
 8005e02:	009b      	lsls	r3, r3, #2
 8005e04:	f503 73e4 	add.w	r3, r3, #456	; 0x1c8
 8005e08:	68fa      	ldr	r2, [r7, #12]
 8005e0a:	4413      	add	r3, r2
 8005e0c:	3304      	adds	r3, #4
 8005e0e:	617b      	str	r3, [r7, #20]
  }
  
  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8005e10:	893b      	ldrh	r3, [r7, #8]
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d107      	bne.n	8005e26 <HAL_PCDEx_PMAConfig+0x62>
  {
    /*Single Buffer*/
    ep->doublebuffer = 0;
 8005e16:	697b      	ldr	r3, [r7, #20]
 8005e18:	2200      	movs	r2, #0
 8005e1a:	729a      	strb	r2, [r3, #10]
    /*Configure the PMA*/
    ep->pmaadress = (uint16_t)pmaadress;
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	b29a      	uxth	r2, r3
 8005e20:	697b      	ldr	r3, [r7, #20]
 8005e22:	809a      	strh	r2, [r3, #4]
 8005e24:	e00b      	b.n	8005e3e <HAL_PCDEx_PMAConfig+0x7a>
  }
  else /*USB_DBL_BUF*/
  {
    /*Double Buffer Endpoint*/
    ep->doublebuffer = 1;
 8005e26:	697b      	ldr	r3, [r7, #20]
 8005e28:	2201      	movs	r2, #1
 8005e2a:	729a      	strb	r2, [r3, #10]
    /*Configure the PMA*/
    ep->pmaaddr0 =  pmaadress & 0xFFFF;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	b29a      	uxth	r2, r3
 8005e30:	697b      	ldr	r3, [r7, #20]
 8005e32:	80da      	strh	r2, [r3, #6]
    ep->pmaaddr1 =  (pmaadress & 0xFFFF0000U) >> 16;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	0c1b      	lsrs	r3, r3, #16
 8005e38:	b29a      	uxth	r2, r3
 8005e3a:	697b      	ldr	r3, [r7, #20]
 8005e3c:	811a      	strh	r2, [r3, #8]
  }
  
  return HAL_OK; 
 8005e3e:	2300      	movs	r3, #0
}
 8005e40:	4618      	mov	r0, r3
 8005e42:	371c      	adds	r7, #28
 8005e44:	46bd      	mov	sp, r7
 8005e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e4a:	4770      	bx	lr

08005e4c <PCD_WritePMA>:
  * @param   wPMABufAddr: address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void PCD_WritePMA(USB_TypeDef  *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8005e4c:	b480      	push	{r7}
 8005e4e:	b08b      	sub	sp, #44	; 0x2c
 8005e50:	af00      	add	r7, sp, #0
 8005e52:	60f8      	str	r0, [r7, #12]
 8005e54:	60b9      	str	r1, [r7, #8]
 8005e56:	4611      	mov	r1, r2
 8005e58:	461a      	mov	r2, r3
 8005e5a:	460b      	mov	r3, r1
 8005e5c:	80fb      	strh	r3, [r7, #6]
 8005e5e:	4613      	mov	r3, r2
 8005e60:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
 8005e62:	88bb      	ldrh	r3, [r7, #4]
 8005e64:	3301      	adds	r3, #1
 8005e66:	105b      	asrs	r3, r3, #1
 8005e68:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  uint16_t *pdwVal;
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400);
 8005e6a:	88fb      	ldrh	r3, [r7, #6]
 8005e6c:	005b      	lsls	r3, r3, #1
 8005e6e:	461a      	mov	r2, r3
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	4413      	add	r3, r2
 8005e74:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005e78:	623b      	str	r3, [r7, #32]
  for (i = n; i != 0; i--)
 8005e7a:	69fb      	ldr	r3, [r7, #28]
 8005e7c:	627b      	str	r3, [r7, #36]	; 0x24
 8005e7e:	e01b      	b.n	8005eb8 <PCD_WritePMA+0x6c>
  {
    temp1 = (uint16_t) * pbUsrBuf;
 8005e80:	68bb      	ldr	r3, [r7, #8]
 8005e82:	781b      	ldrb	r3, [r3, #0]
 8005e84:	61bb      	str	r3, [r7, #24]
    pbUsrBuf++;
 8005e86:	68bb      	ldr	r3, [r7, #8]
 8005e88:	3301      	adds	r3, #1
 8005e8a:	60bb      	str	r3, [r7, #8]
    temp2 = temp1 | (uint16_t) * pbUsrBuf << 8;
 8005e8c:	68bb      	ldr	r3, [r7, #8]
 8005e8e:	781b      	ldrb	r3, [r3, #0]
 8005e90:	021b      	lsls	r3, r3, #8
 8005e92:	461a      	mov	r2, r3
 8005e94:	69bb      	ldr	r3, [r7, #24]
 8005e96:	4313      	orrs	r3, r2
 8005e98:	617b      	str	r3, [r7, #20]
    *pdwVal++ = temp2;
 8005e9a:	6a3b      	ldr	r3, [r7, #32]
 8005e9c:	1c9a      	adds	r2, r3, #2
 8005e9e:	623a      	str	r2, [r7, #32]
 8005ea0:	697a      	ldr	r2, [r7, #20]
 8005ea2:	b292      	uxth	r2, r2
 8005ea4:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8005ea6:	6a3b      	ldr	r3, [r7, #32]
 8005ea8:	3302      	adds	r3, #2
 8005eaa:	623b      	str	r3, [r7, #32]
    pbUsrBuf++;
 8005eac:	68bb      	ldr	r3, [r7, #8]
 8005eae:	3301      	adds	r3, #1
 8005eb0:	60bb      	str	r3, [r7, #8]
{
  uint32_t n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
  uint32_t i, temp1, temp2;
  uint16_t *pdwVal;
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400);
  for (i = n; i != 0; i--)
 8005eb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005eb4:	3b01      	subs	r3, #1
 8005eb6:	627b      	str	r3, [r7, #36]	; 0x24
 8005eb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d1e0      	bne.n	8005e80 <PCD_WritePMA+0x34>
    temp2 = temp1 | (uint16_t) * pbUsrBuf << 8;
    *pdwVal++ = temp2;
    pdwVal++;
    pbUsrBuf++;
  }
}
 8005ebe:	bf00      	nop
 8005ec0:	372c      	adds	r7, #44	; 0x2c
 8005ec2:	46bd      	mov	sp, r7
 8005ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec8:	4770      	bx	lr
 8005eca:	bf00      	nop

08005ecc <PCD_ReadPMA>:
  * @param   wPMABufAddr: address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void PCD_ReadPMA(USB_TypeDef  *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8005ecc:	b480      	push	{r7}
 8005ece:	b089      	sub	sp, #36	; 0x24
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	60f8      	str	r0, [r7, #12]
 8005ed4:	60b9      	str	r1, [r7, #8]
 8005ed6:	4611      	mov	r1, r2
 8005ed8:	461a      	mov	r2, r3
 8005eda:	460b      	mov	r3, r1
 8005edc:	80fb      	strh	r3, [r7, #6]
 8005ede:	4613      	mov	r3, r2
 8005ee0:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (wNBytes + 1) >> 1;/* /2*/
 8005ee2:	88bb      	ldrh	r3, [r7, #4]
 8005ee4:	3301      	adds	r3, #1
 8005ee6:	105b      	asrs	r3, r3, #1
 8005ee8:	617b      	str	r3, [r7, #20]
  uint32_t i;
  uint32_t *pdwVal;
  pdwVal = (uint32_t *)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400);
 8005eea:	88fb      	ldrh	r3, [r7, #6]
 8005eec:	005b      	lsls	r3, r3, #1
 8005eee:	461a      	mov	r2, r3
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	4413      	add	r3, r2
 8005ef4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005ef8:	61bb      	str	r3, [r7, #24]
  for (i = n; i != 0; i--)
 8005efa:	697b      	ldr	r3, [r7, #20]
 8005efc:	61fb      	str	r3, [r7, #28]
 8005efe:	e00e      	b.n	8005f1e <PCD_ReadPMA+0x52>
  {
    *(uint16_t*)pbUsrBuf++ = *pdwVal++;
 8005f00:	68bb      	ldr	r3, [r7, #8]
 8005f02:	1c5a      	adds	r2, r3, #1
 8005f04:	60ba      	str	r2, [r7, #8]
 8005f06:	69ba      	ldr	r2, [r7, #24]
 8005f08:	1d11      	adds	r1, r2, #4
 8005f0a:	61b9      	str	r1, [r7, #24]
 8005f0c:	6812      	ldr	r2, [r2, #0]
 8005f0e:	b292      	uxth	r2, r2
 8005f10:	801a      	strh	r2, [r3, #0]
    pbUsrBuf++;
 8005f12:	68bb      	ldr	r3, [r7, #8]
 8005f14:	3301      	adds	r3, #1
 8005f16:	60bb      	str	r3, [r7, #8]
{
  uint32_t n = (wNBytes + 1) >> 1;/* /2*/
  uint32_t i;
  uint32_t *pdwVal;
  pdwVal = (uint32_t *)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400);
  for (i = n; i != 0; i--)
 8005f18:	69fb      	ldr	r3, [r7, #28]
 8005f1a:	3b01      	subs	r3, #1
 8005f1c:	61fb      	str	r3, [r7, #28]
 8005f1e:	69fb      	ldr	r3, [r7, #28]
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d1ed      	bne.n	8005f00 <PCD_ReadPMA+0x34>
  {
    *(uint16_t*)pbUsrBuf++ = *pdwVal++;
    pbUsrBuf++;
  }
}
 8005f24:	bf00      	nop
 8005f26:	3724      	adds	r7, #36	; 0x24
 8005f28:	46bd      	mov	sp, r7
 8005f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f2e:	4770      	bx	lr

08005f30 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and create the associated handle.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{ 
 8005f30:	b580      	push	{r7, lr}
 8005f32:	b084      	sub	sp, #16
 8005f34:	af00      	add	r7, sp, #0
 8005f36:	6078      	str	r0, [r7, #4]
  uint32_t i = 0;
 8005f38:	2300      	movs	r3, #0
 8005f3a:	60fb      	str	r3, [r7, #12]

  uint32_t wInterrupt_Mask = 0;
 8005f3c:	2300      	movs	r3, #0
 8005f3e:	60bb      	str	r3, [r7, #8]
  
  /* Check the PCD handle allocation */
  if(hpcd == NULL)
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d101      	bne.n	8005f4a <HAL_PCD_Init+0x1a>
  {
    return HAL_ERROR;
 8005f46:	2301      	movs	r3, #1
 8005f48:	e0ce      	b.n	80060e8 <HAL_PCD_Init+0x1b8>
  }
  
  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if(hpcd->State == HAL_PCD_STATE_RESET)
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	f893 3371 	ldrb.w	r3, [r3, #881]	; 0x371
 8005f50:	b2db      	uxtb	r3, r3
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d106      	bne.n	8005f64 <HAL_PCD_Init+0x34>
  {  
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	2200      	movs	r2, #0
 8005f5a:	f883 2370 	strb.w	r2, [r3, #880]	; 0x370
  
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005f5e:	6878      	ldr	r0, [r7, #4]
 8005f60:	f7fb f91e 	bl	80011a0 <HAL_PCD_MspInit>
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	2203      	movs	r2, #3
 8005f68:	f883 2371 	strb.w	r2, [r3, #881]	; 0x371
 
 /* Init endpoints structures */
 for (i = 0; i < hpcd->Init.dev_endpoints ; i++)
 8005f6c:	2300      	movs	r3, #0
 8005f6e:	60fb      	str	r3, [r7, #12]
 8005f70:	e040      	b.n	8005ff4 <HAL_PCD_Init+0xc4>
 {
   /* Init ep structure */
   hpcd->IN_ep[i].is_in = 1;
 8005f72:	6879      	ldr	r1, [r7, #4]
 8005f74:	68fa      	ldr	r2, [r7, #12]
 8005f76:	4613      	mov	r3, r2
 8005f78:	00db      	lsls	r3, r3, #3
 8005f7a:	1a9b      	subs	r3, r3, r2
 8005f7c:	009b      	lsls	r3, r3, #2
 8005f7e:	440b      	add	r3, r1
 8005f80:	3329      	adds	r3, #41	; 0x29
 8005f82:	2201      	movs	r2, #1
 8005f84:	701a      	strb	r2, [r3, #0]
   hpcd->IN_ep[i].num = i;
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	b2d8      	uxtb	r0, r3
 8005f8a:	6879      	ldr	r1, [r7, #4]
 8005f8c:	68fa      	ldr	r2, [r7, #12]
 8005f8e:	4613      	mov	r3, r2
 8005f90:	00db      	lsls	r3, r3, #3
 8005f92:	1a9b      	subs	r3, r3, r2
 8005f94:	009b      	lsls	r3, r3, #2
 8005f96:	440b      	add	r3, r1
 8005f98:	3328      	adds	r3, #40	; 0x28
 8005f9a:	4602      	mov	r2, r0
 8005f9c:	701a      	strb	r2, [r3, #0]
   /* Control until ep is actvated */
   hpcd->IN_ep[i].type = PCD_EP_TYPE_CTRL;
 8005f9e:	6879      	ldr	r1, [r7, #4]
 8005fa0:	68fa      	ldr	r2, [r7, #12]
 8005fa2:	4613      	mov	r3, r2
 8005fa4:	00db      	lsls	r3, r3, #3
 8005fa6:	1a9b      	subs	r3, r3, r2
 8005fa8:	009b      	lsls	r3, r3, #2
 8005faa:	440b      	add	r3, r1
 8005fac:	332b      	adds	r3, #43	; 0x2b
 8005fae:	2200      	movs	r2, #0
 8005fb0:	701a      	strb	r2, [r3, #0]
   hpcd->IN_ep[i].maxpacket =  0;
 8005fb2:	6879      	ldr	r1, [r7, #4]
 8005fb4:	68fa      	ldr	r2, [r7, #12]
 8005fb6:	4613      	mov	r3, r2
 8005fb8:	00db      	lsls	r3, r3, #3
 8005fba:	1a9b      	subs	r3, r3, r2
 8005fbc:	009b      	lsls	r3, r3, #2
 8005fbe:	440b      	add	r3, r1
 8005fc0:	3334      	adds	r3, #52	; 0x34
 8005fc2:	2200      	movs	r2, #0
 8005fc4:	601a      	str	r2, [r3, #0]
   hpcd->IN_ep[i].xfer_buff = 0;
 8005fc6:	6879      	ldr	r1, [r7, #4]
 8005fc8:	68fa      	ldr	r2, [r7, #12]
 8005fca:	4613      	mov	r3, r2
 8005fcc:	00db      	lsls	r3, r3, #3
 8005fce:	1a9b      	subs	r3, r3, r2
 8005fd0:	009b      	lsls	r3, r3, #2
 8005fd2:	440b      	add	r3, r1
 8005fd4:	3338      	adds	r3, #56	; 0x38
 8005fd6:	2200      	movs	r2, #0
 8005fd8:	601a      	str	r2, [r3, #0]
   hpcd->IN_ep[i].xfer_len = 0;
 8005fda:	6879      	ldr	r1, [r7, #4]
 8005fdc:	68fa      	ldr	r2, [r7, #12]
 8005fde:	4613      	mov	r3, r2
 8005fe0:	00db      	lsls	r3, r3, #3
 8005fe2:	1a9b      	subs	r3, r3, r2
 8005fe4:	009b      	lsls	r3, r3, #2
 8005fe6:	440b      	add	r3, r1
 8005fe8:	333c      	adds	r3, #60	; 0x3c
 8005fea:	2200      	movs	r2, #0
 8005fec:	601a      	str	r2, [r3, #0]
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 
 /* Init endpoints structures */
 for (i = 0; i < hpcd->Init.dev_endpoints ; i++)
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	3301      	adds	r3, #1
 8005ff2:	60fb      	str	r3, [r7, #12]
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	685a      	ldr	r2, [r3, #4]
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	429a      	cmp	r2, r3
 8005ffc:	d8b9      	bhi.n	8005f72 <HAL_PCD_Init+0x42>
   hpcd->IN_ep[i].maxpacket =  0;
   hpcd->IN_ep[i].xfer_buff = 0;
   hpcd->IN_ep[i].xfer_len = 0;
 }
 
 for (i = 0; i < hpcd->Init.dev_endpoints ; i++)
 8005ffe:	2300      	movs	r3, #0
 8006000:	60fb      	str	r3, [r7, #12]
 8006002:	e046      	b.n	8006092 <HAL_PCD_Init+0x162>
 {
   hpcd->OUT_ep[i].is_in = 0;
 8006004:	6879      	ldr	r1, [r7, #4]
 8006006:	68fa      	ldr	r2, [r7, #12]
 8006008:	4613      	mov	r3, r2
 800600a:	00db      	lsls	r3, r3, #3
 800600c:	1a9b      	subs	r3, r3, r2
 800600e:	009b      	lsls	r3, r3, #2
 8006010:	440b      	add	r3, r1
 8006012:	f203 13cd 	addw	r3, r3, #461	; 0x1cd
 8006016:	2200      	movs	r2, #0
 8006018:	701a      	strb	r2, [r3, #0]
   hpcd->OUT_ep[i].num = i;
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	b2d8      	uxtb	r0, r3
 800601e:	6879      	ldr	r1, [r7, #4]
 8006020:	68fa      	ldr	r2, [r7, #12]
 8006022:	4613      	mov	r3, r2
 8006024:	00db      	lsls	r3, r3, #3
 8006026:	1a9b      	subs	r3, r3, r2
 8006028:	009b      	lsls	r3, r3, #2
 800602a:	440b      	add	r3, r1
 800602c:	f503 73e6 	add.w	r3, r3, #460	; 0x1cc
 8006030:	4602      	mov	r2, r0
 8006032:	701a      	strb	r2, [r3, #0]
   /* Control until ep is activated */
   hpcd->OUT_ep[i].type = PCD_EP_TYPE_CTRL;
 8006034:	6879      	ldr	r1, [r7, #4]
 8006036:	68fa      	ldr	r2, [r7, #12]
 8006038:	4613      	mov	r3, r2
 800603a:	00db      	lsls	r3, r3, #3
 800603c:	1a9b      	subs	r3, r3, r2
 800603e:	009b      	lsls	r3, r3, #2
 8006040:	440b      	add	r3, r1
 8006042:	f203 13cf 	addw	r3, r3, #463	; 0x1cf
 8006046:	2200      	movs	r2, #0
 8006048:	701a      	strb	r2, [r3, #0]
   hpcd->OUT_ep[i].maxpacket = 0;
 800604a:	6879      	ldr	r1, [r7, #4]
 800604c:	68fa      	ldr	r2, [r7, #12]
 800604e:	4613      	mov	r3, r2
 8006050:	00db      	lsls	r3, r3, #3
 8006052:	1a9b      	subs	r3, r3, r2
 8006054:	009b      	lsls	r3, r3, #2
 8006056:	440b      	add	r3, r1
 8006058:	f503 73ec 	add.w	r3, r3, #472	; 0x1d8
 800605c:	2200      	movs	r2, #0
 800605e:	601a      	str	r2, [r3, #0]
   hpcd->OUT_ep[i].xfer_buff = 0;
 8006060:	6879      	ldr	r1, [r7, #4]
 8006062:	68fa      	ldr	r2, [r7, #12]
 8006064:	4613      	mov	r3, r2
 8006066:	00db      	lsls	r3, r3, #3
 8006068:	1a9b      	subs	r3, r3, r2
 800606a:	009b      	lsls	r3, r3, #2
 800606c:	440b      	add	r3, r1
 800606e:	f503 73ee 	add.w	r3, r3, #476	; 0x1dc
 8006072:	2200      	movs	r2, #0
 8006074:	601a      	str	r2, [r3, #0]
   hpcd->OUT_ep[i].xfer_len = 0;
 8006076:	6879      	ldr	r1, [r7, #4]
 8006078:	68fa      	ldr	r2, [r7, #12]
 800607a:	4613      	mov	r3, r2
 800607c:	00db      	lsls	r3, r3, #3
 800607e:	1a9b      	subs	r3, r3, r2
 8006080:	009b      	lsls	r3, r3, #2
 8006082:	440b      	add	r3, r1
 8006084:	f503 73f0 	add.w	r3, r3, #480	; 0x1e0
 8006088:	2200      	movs	r2, #0
 800608a:	601a      	str	r2, [r3, #0]
   hpcd->IN_ep[i].maxpacket =  0;
   hpcd->IN_ep[i].xfer_buff = 0;
   hpcd->IN_ep[i].xfer_len = 0;
 }
 
 for (i = 0; i < hpcd->Init.dev_endpoints ; i++)
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	3301      	adds	r3, #1
 8006090:	60fb      	str	r3, [r7, #12]
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	685a      	ldr	r2, [r3, #4]
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	429a      	cmp	r2, r3
 800609a:	d8b3      	bhi.n	8006004 <HAL_PCD_Init+0xd4>
   hpcd->OUT_ep[i].xfer_len = 0;
 }
  
 /* Init Device */
 /*CNTR_FRES = 1*/
 hpcd->Instance->CNTR = USB_CNTR_FRES;
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	2201      	movs	r2, #1
 80060a2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
 
 /*CNTR_FRES = 0*/
 hpcd->Instance->CNTR = 0;
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	2200      	movs	r2, #0
 80060ac:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
 
 /*Clear pending interrupts*/
 hpcd->Instance->ISTR = 0;
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	2200      	movs	r2, #0
 80060b6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
 
  /*Set Btable Adress*/
 hpcd->Instance->BTABLE = BTABLE_ADDRESS;
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	2200      	movs	r2, #0
 80060c0:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
  
  /*set wInterrupt_Mask global variable*/
  wInterrupt_Mask = USB_CNTR_CTRM  | USB_CNTR_WKUPM | USB_CNTR_SUSPM | USB_CNTR_ERRM \
 80060c4:	f44f 433d 	mov.w	r3, #48384	; 0xbd00
 80060c8:	60bb      	str	r3, [r7, #8]
    | USB_CNTR_ESOFM | USB_CNTR_RESETM;
  
  /*Set interrupt mask*/
  hpcd->Instance->CNTR = wInterrupt_Mask;
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	68ba      	ldr	r2, [r7, #8]
 80060d0:	b292      	uxth	r2, r2
 80060d2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
  
  hpcd->USB_Address = 0;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	2200      	movs	r2, #0
 80060da:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State= HAL_PCD_STATE_READY;
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	2201      	movs	r2, #1
 80060e2:	f883 2371 	strb.w	r2, [r3, #881]	; 0x371

 return HAL_OK;
 80060e6:	2300      	movs	r3, #0
}
 80060e8:	4618      	mov	r0, r3
 80060ea:	3710      	adds	r7, #16
 80060ec:	46bd      	mov	sp, r7
 80060ee:	bd80      	pop	{r7, pc}

080060f0 <HAL_PCD_Start>:
  * @brief  Start the USB device.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{ 
 80060f0:	b580      	push	{r7, lr}
 80060f2:	b082      	sub	sp, #8
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	6078      	str	r0, [r7, #4]
  /*  DP Pull-Down is external */
  HAL_PCDEx_SetConnectionState (hpcd, 1);
 80060f8:	2101      	movs	r1, #1
 80060fa:	6878      	ldr	r0, [r7, #4]
 80060fc:	f7fb fa88 	bl	8001610 <HAL_PCDEx_SetConnectionState>
  
  return HAL_OK;
 8006100:	2300      	movs	r3, #0
}
 8006102:	4618      	mov	r0, r3
 8006104:	3708      	adds	r7, #8
 8006106:	46bd      	mov	sp, r7
 8006108:	bd80      	pop	{r7, pc}
 800610a:	bf00      	nop

0800610c <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 800610c:	b590      	push	{r4, r7, lr}
 800610e:	b089      	sub	sp, #36	; 0x24
 8006110:	af00      	add	r7, sp, #0
 8006112:	6078      	str	r0, [r7, #4]
  PCD_EPTypeDef *ep;
  uint16_t count=0;
 8006114:	2300      	movs	r3, #0
 8006116:	83fb      	strh	r3, [r7, #30]
  uint8_t EPindex;
  __IO uint16_t wIstr;  
  __IO uint16_t wEPVal = 0;
 8006118:	2300      	movs	r3, #0
 800611a:	81bb      	strh	r3, [r7, #12]
  
  /* stay in loop while pending interrupts */
  while (((wIstr = hpcd->Instance->ISTR) & USB_ISTR_CTR) != 0)
 800611c:	e318      	b.n	8006750 <PCD_EP_ISR_Handler+0x644>
  {
    /* extract highest priority endpoint number */
    EPindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 800611e:	89fb      	ldrh	r3, [r7, #14]
 8006120:	b29b      	uxth	r3, r3
 8006122:	b2db      	uxtb	r3, r3
 8006124:	f003 030f 	and.w	r3, r3, #15
 8006128:	76fb      	strb	r3, [r7, #27]
    
    if (EPindex == 0)
 800612a:	7efb      	ldrb	r3, [r7, #27]
 800612c:	2b00      	cmp	r3, #0
 800612e:	f040 812c 	bne.w	800638a <PCD_EP_ISR_Handler+0x27e>
    {
      /* Decode and service control endpoint interrupt */
      
      /* DIR bit = origin of the interrupt */   
      if ((wIstr & USB_ISTR_DIR) == 0)
 8006132:	89fb      	ldrh	r3, [r7, #14]
 8006134:	b29b      	uxth	r3, r3
 8006136:	f003 0310 	and.w	r3, r3, #16
 800613a:	2b00      	cmp	r3, #0
 800613c:	d14d      	bne.n	80061da <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */
        
        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681a      	ldr	r2, [r3, #0]
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	881b      	ldrh	r3, [r3, #0]
 8006148:	b29b      	uxth	r3, r3
 800614a:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 800614e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006152:	b29b      	uxth	r3, r3
 8006154:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	3328      	adds	r3, #40	; 0x28
 800615a:	617b      	str	r3, [r7, #20]
        
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006164:	b29b      	uxth	r3, r3
 8006166:	461a      	mov	r2, r3
 8006168:	697b      	ldr	r3, [r7, #20]
 800616a:	781b      	ldrb	r3, [r3, #0]
 800616c:	00db      	lsls	r3, r3, #3
 800616e:	4413      	add	r3, r2
 8006170:	3302      	adds	r3, #2
 8006172:	005b      	lsls	r3, r3, #1
 8006174:	461a      	mov	r2, r3
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	4413      	add	r3, r2
 800617c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8006186:	697b      	ldr	r3, [r7, #20]
 8006188:	619a      	str	r2, [r3, #24]
        ep->xfer_buff += ep->xfer_count;
 800618a:	697b      	ldr	r3, [r7, #20]
 800618c:	691a      	ldr	r2, [r3, #16]
 800618e:	697b      	ldr	r3, [r7, #20]
 8006190:	699b      	ldr	r3, [r3, #24]
 8006192:	441a      	add	r2, r3
 8006194:	697b      	ldr	r3, [r7, #20]
 8006196:	611a      	str	r2, [r3, #16]
 
        /* TX COMPLETE */
        HAL_PCD_DataInStageCallback(hpcd, 0);
 8006198:	2100      	movs	r1, #0
 800619a:	6878      	ldr	r0, [r7, #4]
 800619c:	f7fb f866 	bl	800126c <HAL_PCD_DataInStageCallback>
        
        
        if((hpcd->USB_Address > 0)&& ( ep->xfer_len == 0))
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80061a6:	b2db      	uxtb	r3, r3
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	f000 82d1 	beq.w	8006750 <PCD_EP_ISR_Handler+0x644>
 80061ae:	697b      	ldr	r3, [r7, #20]
 80061b0:	695b      	ldr	r3, [r3, #20]
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	f040 82cc 	bne.w	8006750 <PCD_EP_ISR_Handler+0x644>
        {
          hpcd->Instance->DADDR = (hpcd->USB_Address | USB_DADDR_EF);
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	687a      	ldr	r2, [r7, #4]
 80061be:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 80061c2:	b2d2      	uxtb	r2, r2
 80061c4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80061c8:	b2d2      	uxtb	r2, r2
 80061ca:	b292      	uxth	r2, r2
 80061cc:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0;
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	2200      	movs	r2, #0
 80061d4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80061d8:	e2ba      	b.n	8006750 <PCD_EP_ISR_Handler+0x644>
      {
        /* DIR = 1 */
        
        /* DIR = 1 & CTR_RX       => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	f503 73e6 	add.w	r3, r3, #460	; 0x1cc
 80061e0:	617b      	str	r3, [r7, #20]
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	881b      	ldrh	r3, [r3, #0]
 80061e8:	b29b      	uxth	r3, r3
 80061ea:	81bb      	strh	r3, [r7, #12]
        
        if ((wEPVal & USB_EP_SETUP) != 0)
 80061ec:	89bb      	ldrh	r3, [r7, #12]
 80061ee:	b29b      	uxth	r3, r3
 80061f0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d031      	beq.n	800625c <PCD_EP_ISR_Handler+0x150>
        {
          /* Get SETUP Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006200:	b29b      	uxth	r3, r3
 8006202:	461a      	mov	r2, r3
 8006204:	697b      	ldr	r3, [r7, #20]
 8006206:	781b      	ldrb	r3, [r3, #0]
 8006208:	00db      	lsls	r3, r3, #3
 800620a:	4413      	add	r3, r2
 800620c:	3306      	adds	r3, #6
 800620e:	005b      	lsls	r3, r3, #1
 8006210:	461a      	mov	r2, r3
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	4413      	add	r3, r2
 8006218:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8006222:	697b      	ldr	r3, [r7, #20]
 8006224:	619a      	str	r2, [r3, #24]
          PCD_ReadPMA(hpcd->Instance, (uint8_t*)hpcd->Setup ,ep->pmaadress , ep->xfer_count);       
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	6818      	ldr	r0, [r3, #0]
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	f503 715d 	add.w	r1, r3, #884	; 0x374
 8006230:	697b      	ldr	r3, [r7, #20]
 8006232:	889a      	ldrh	r2, [r3, #4]
 8006234:	697b      	ldr	r3, [r7, #20]
 8006236:	699b      	ldr	r3, [r3, #24]
 8006238:	b29b      	uxth	r3, r3
 800623a:	f7ff fe47 	bl	8005ecc <PCD_ReadPMA>
          /* SETUP bit kept frozen while CTR_RX = 1*/ 
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0); 
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681a      	ldr	r2, [r3, #0]
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	881b      	ldrh	r3, [r3, #0]
 8006248:	b299      	uxth	r1, r3
 800624a:	f640 738f 	movw	r3, #3983	; 0xf8f
 800624e:	400b      	ands	r3, r1
 8006250:	b29b      	uxth	r3, r3
 8006252:	8013      	strh	r3, [r2, #0]
          
          /* Process SETUP Packet*/
          HAL_PCD_SetupStageCallback(hpcd);
 8006254:	6878      	ldr	r0, [r7, #4]
 8006256:	f7fa ffdb 	bl	8001210 <HAL_PCD_SetupStageCallback>
 800625a:	e279      	b.n	8006750 <PCD_EP_ISR_Handler+0x644>
        }
        
        else if ((wEPVal & USB_EP_CTR_RX) != 0)
 800625c:	89bb      	ldrh	r3, [r7, #12]
 800625e:	b29b      	uxth	r3, r3
 8006260:	b21b      	sxth	r3, r3
 8006262:	2b00      	cmp	r3, #0
 8006264:	f280 8274 	bge.w	8006750 <PCD_EP_ISR_Handler+0x644>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681a      	ldr	r2, [r3, #0]
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	881b      	ldrh	r3, [r3, #0]
 8006272:	b299      	uxth	r1, r3
 8006274:	f640 738f 	movw	r3, #3983	; 0xf8f
 8006278:	400b      	ands	r3, r1
 800627a:	b29b      	uxth	r3, r3
 800627c:	8013      	strh	r3, [r2, #0]
          /* Get Control Data OUT Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006286:	b29b      	uxth	r3, r3
 8006288:	461a      	mov	r2, r3
 800628a:	697b      	ldr	r3, [r7, #20]
 800628c:	781b      	ldrb	r3, [r3, #0]
 800628e:	00db      	lsls	r3, r3, #3
 8006290:	4413      	add	r3, r2
 8006292:	3306      	adds	r3, #6
 8006294:	005b      	lsls	r3, r3, #1
 8006296:	461a      	mov	r2, r3
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	4413      	add	r3, r2
 800629e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80062a8:	697b      	ldr	r3, [r7, #20]
 80062aa:	619a      	str	r2, [r3, #24]
          
          if (ep->xfer_count != 0)
 80062ac:	697b      	ldr	r3, [r7, #20]
 80062ae:	699b      	ldr	r3, [r3, #24]
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d011      	beq.n	80062d8 <PCD_EP_ISR_Handler+0x1cc>
          {
            PCD_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, ep->xfer_count);
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	6818      	ldr	r0, [r3, #0]
 80062b8:	697b      	ldr	r3, [r7, #20]
 80062ba:	6919      	ldr	r1, [r3, #16]
 80062bc:	697b      	ldr	r3, [r7, #20]
 80062be:	889a      	ldrh	r2, [r3, #4]
 80062c0:	697b      	ldr	r3, [r7, #20]
 80062c2:	699b      	ldr	r3, [r3, #24]
 80062c4:	b29b      	uxth	r3, r3
 80062c6:	f7ff fe01 	bl	8005ecc <PCD_ReadPMA>
            ep->xfer_buff+=ep->xfer_count;
 80062ca:	697b      	ldr	r3, [r7, #20]
 80062cc:	691a      	ldr	r2, [r3, #16]
 80062ce:	697b      	ldr	r3, [r7, #20]
 80062d0:	699b      	ldr	r3, [r3, #24]
 80062d2:	441a      	add	r2, r3
 80062d4:	697b      	ldr	r3, [r7, #20]
 80062d6:	611a      	str	r2, [r3, #16]
          }
          
          /* Process Control Data OUT Packet*/
           HAL_PCD_DataOutStageCallback(hpcd, 0);
 80062d8:	2100      	movs	r1, #0
 80062da:	6878      	ldr	r0, [r7, #4]
 80062dc:	f7fa ffaa 	bl	8001234 <HAL_PCD_DataOutStageCallback>
          
          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80062e8:	b29b      	uxth	r3, r3
 80062ea:	3306      	adds	r3, #6
 80062ec:	005b      	lsls	r3, r3, #1
 80062ee:	461a      	mov	r2, r3
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	4413      	add	r3, r2
 80062f6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80062fa:	613b      	str	r3, [r7, #16]
 80062fc:	697b      	ldr	r3, [r7, #20]
 80062fe:	68db      	ldr	r3, [r3, #12]
 8006300:	2b3e      	cmp	r3, #62	; 0x3e
 8006302:	d919      	bls.n	8006338 <PCD_EP_ISR_Handler+0x22c>
 8006304:	697b      	ldr	r3, [r7, #20]
 8006306:	68db      	ldr	r3, [r3, #12]
 8006308:	095b      	lsrs	r3, r3, #5
 800630a:	83bb      	strh	r3, [r7, #28]
 800630c:	697b      	ldr	r3, [r7, #20]
 800630e:	68db      	ldr	r3, [r3, #12]
 8006310:	f003 031f 	and.w	r3, r3, #31
 8006314:	2b00      	cmp	r3, #0
 8006316:	d102      	bne.n	800631e <PCD_EP_ISR_Handler+0x212>
 8006318:	8bbb      	ldrh	r3, [r7, #28]
 800631a:	3b01      	subs	r3, #1
 800631c:	83bb      	strh	r3, [r7, #28]
 800631e:	8bbb      	ldrh	r3, [r7, #28]
 8006320:	029b      	lsls	r3, r3, #10
 8006322:	b21b      	sxth	r3, r3
 8006324:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006328:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800632c:	b21b      	sxth	r3, r3
 800632e:	b29b      	uxth	r3, r3
 8006330:	461a      	mov	r2, r3
 8006332:	693b      	ldr	r3, [r7, #16]
 8006334:	601a      	str	r2, [r3, #0]
 8006336:	e012      	b.n	800635e <PCD_EP_ISR_Handler+0x252>
 8006338:	697b      	ldr	r3, [r7, #20]
 800633a:	68db      	ldr	r3, [r3, #12]
 800633c:	085b      	lsrs	r3, r3, #1
 800633e:	83bb      	strh	r3, [r7, #28]
 8006340:	697b      	ldr	r3, [r7, #20]
 8006342:	68db      	ldr	r3, [r3, #12]
 8006344:	f003 0301 	and.w	r3, r3, #1
 8006348:	2b00      	cmp	r3, #0
 800634a:	d002      	beq.n	8006352 <PCD_EP_ISR_Handler+0x246>
 800634c:	8bbb      	ldrh	r3, [r7, #28]
 800634e:	3301      	adds	r3, #1
 8006350:	83bb      	strh	r3, [r7, #28]
 8006352:	8bbb      	ldrh	r3, [r7, #28]
 8006354:	029b      	lsls	r3, r3, #10
 8006356:	b29b      	uxth	r3, r3
 8006358:	461a      	mov	r2, r3
 800635a:	693b      	ldr	r3, [r7, #16]
 800635c:	601a      	str	r2, [r3, #0]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	881b      	ldrh	r3, [r3, #0]
 8006364:	b29b      	uxth	r3, r3
 8006366:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800636a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800636e:	b29c      	uxth	r4, r3
 8006370:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8006374:	b29c      	uxth	r4, r3
 8006376:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 800637a:	b29c      	uxth	r4, r3
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681a      	ldr	r2, [r3, #0]
 8006380:	4b9e      	ldr	r3, [pc, #632]	; (80065fc <PCD_EP_ISR_Handler+0x4f0>)
 8006382:	4323      	orrs	r3, r4
 8006384:	b29b      	uxth	r3, r3
 8006386:	8013      	strh	r3, [r2, #0]
 8006388:	e1e2      	b.n	8006750 <PCD_EP_ISR_Handler+0x644>
    {
      
      /* Decode and service non control endpoints interrupt  */
      
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, EPindex);
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	461a      	mov	r2, r3
 8006390:	7efb      	ldrb	r3, [r7, #27]
 8006392:	009b      	lsls	r3, r3, #2
 8006394:	4413      	add	r3, r2
 8006396:	881b      	ldrh	r3, [r3, #0]
 8006398:	b29b      	uxth	r3, r3
 800639a:	81bb      	strh	r3, [r7, #12]
      if ((wEPVal & USB_EP_CTR_RX) != 0)
 800639c:	89bb      	ldrh	r3, [r7, #12]
 800639e:	b29b      	uxth	r3, r3
 80063a0:	b21b      	sxth	r3, r3
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	f280 80d9 	bge.w	800655a <PCD_EP_ISR_Handler+0x44e>
      {  
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, EPindex);
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	461a      	mov	r2, r3
 80063ae:	7efb      	ldrb	r3, [r7, #27]
 80063b0:	009b      	lsls	r3, r3, #2
 80063b2:	441a      	add	r2, r3
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	4619      	mov	r1, r3
 80063ba:	7efb      	ldrb	r3, [r7, #27]
 80063bc:	009b      	lsls	r3, r3, #2
 80063be:	440b      	add	r3, r1
 80063c0:	881b      	ldrh	r3, [r3, #0]
 80063c2:	b299      	uxth	r1, r3
 80063c4:	f640 738f 	movw	r3, #3983	; 0xf8f
 80063c8:	400b      	ands	r3, r1
 80063ca:	b29b      	uxth	r3, r3
 80063cc:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->OUT_ep[EPindex];
 80063ce:	7efa      	ldrb	r2, [r7, #27]
 80063d0:	4613      	mov	r3, r2
 80063d2:	00db      	lsls	r3, r3, #3
 80063d4:	1a9b      	subs	r3, r3, r2
 80063d6:	009b      	lsls	r3, r3, #2
 80063d8:	f503 73e4 	add.w	r3, r3, #456	; 0x1c8
 80063dc:	687a      	ldr	r2, [r7, #4]
 80063de:	4413      	add	r3, r2
 80063e0:	3304      	adds	r3, #4
 80063e2:	617b      	str	r3, [r7, #20]
        
        /* OUT double Buffering*/
        if (ep->doublebuffer == 0)
 80063e4:	697b      	ldr	r3, [r7, #20]
 80063e6:	7a9b      	ldrb	r3, [r3, #10]
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d123      	bne.n	8006434 <PCD_EP_ISR_Handler+0x328>
        {
          count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80063f4:	b29b      	uxth	r3, r3
 80063f6:	461a      	mov	r2, r3
 80063f8:	697b      	ldr	r3, [r7, #20]
 80063fa:	781b      	ldrb	r3, [r3, #0]
 80063fc:	00db      	lsls	r3, r3, #3
 80063fe:	4413      	add	r3, r2
 8006400:	3306      	adds	r3, #6
 8006402:	005b      	lsls	r3, r3, #1
 8006404:	461a      	mov	r2, r3
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	4413      	add	r3, r2
 800640c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	b29b      	uxth	r3, r3
 8006414:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006418:	83fb      	strh	r3, [r7, #30]
          if (count != 0)
 800641a:	8bfb      	ldrh	r3, [r7, #30]
 800641c:	2b00      	cmp	r3, #0
 800641e:	d077      	beq.n	8006510 <PCD_EP_ISR_Handler+0x404>
          {
            PCD_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	6818      	ldr	r0, [r3, #0]
 8006424:	697b      	ldr	r3, [r7, #20]
 8006426:	6919      	ldr	r1, [r3, #16]
 8006428:	697b      	ldr	r3, [r7, #20]
 800642a:	889a      	ldrh	r2, [r3, #4]
 800642c:	8bfb      	ldrh	r3, [r7, #30]
 800642e:	f7ff fd4d 	bl	8005ecc <PCD_ReadPMA>
 8006432:	e06d      	b.n	8006510 <PCD_EP_ISR_Handler+0x404>
          }
        }
        else
        {
          if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX)
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	461a      	mov	r2, r3
 800643a:	697b      	ldr	r3, [r7, #20]
 800643c:	781b      	ldrb	r3, [r3, #0]
 800643e:	009b      	lsls	r3, r3, #2
 8006440:	4413      	add	r3, r2
 8006442:	881b      	ldrh	r3, [r3, #0]
 8006444:	b29b      	uxth	r3, r3
 8006446:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800644a:	2b00      	cmp	r3, #0
 800644c:	d023      	beq.n	8006496 <PCD_EP_ISR_Handler+0x38a>
          {
            /*read from endpoint BUF0Addr buffer*/
            count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006456:	b29b      	uxth	r3, r3
 8006458:	461a      	mov	r2, r3
 800645a:	697b      	ldr	r3, [r7, #20]
 800645c:	781b      	ldrb	r3, [r3, #0]
 800645e:	00db      	lsls	r3, r3, #3
 8006460:	4413      	add	r3, r2
 8006462:	3302      	adds	r3, #2
 8006464:	005b      	lsls	r3, r3, #1
 8006466:	461a      	mov	r2, r3
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	4413      	add	r3, r2
 800646e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	b29b      	uxth	r3, r3
 8006476:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800647a:	83fb      	strh	r3, [r7, #30]
            if (count != 0)
 800647c:	8bfb      	ldrh	r3, [r7, #30]
 800647e:	2b00      	cmp	r3, #0
 8006480:	d02c      	beq.n	80064dc <PCD_EP_ISR_Handler+0x3d0>
            {
              PCD_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	6818      	ldr	r0, [r3, #0]
 8006486:	697b      	ldr	r3, [r7, #20]
 8006488:	6919      	ldr	r1, [r3, #16]
 800648a:	697b      	ldr	r3, [r7, #20]
 800648c:	88da      	ldrh	r2, [r3, #6]
 800648e:	8bfb      	ldrh	r3, [r7, #30]
 8006490:	f7ff fd1c 	bl	8005ecc <PCD_ReadPMA>
 8006494:	e022      	b.n	80064dc <PCD_EP_ISR_Handler+0x3d0>
            }
          }
          else
          {
            /*read from endpoint BUF1Addr buffer*/
            count = PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800649e:	b29b      	uxth	r3, r3
 80064a0:	461a      	mov	r2, r3
 80064a2:	697b      	ldr	r3, [r7, #20]
 80064a4:	781b      	ldrb	r3, [r3, #0]
 80064a6:	00db      	lsls	r3, r3, #3
 80064a8:	4413      	add	r3, r2
 80064aa:	3306      	adds	r3, #6
 80064ac:	005b      	lsls	r3, r3, #1
 80064ae:	461a      	mov	r2, r3
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	4413      	add	r3, r2
 80064b6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	b29b      	uxth	r3, r3
 80064be:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80064c2:	83fb      	strh	r3, [r7, #30]
            if (count != 0)
 80064c4:	8bfb      	ldrh	r3, [r7, #30]
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d008      	beq.n	80064dc <PCD_EP_ISR_Handler+0x3d0>
            {
              PCD_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	6818      	ldr	r0, [r3, #0]
 80064ce:	697b      	ldr	r3, [r7, #20]
 80064d0:	6919      	ldr	r1, [r3, #16]
 80064d2:	697b      	ldr	r3, [r7, #20]
 80064d4:	891a      	ldrh	r2, [r3, #8]
 80064d6:	8bfb      	ldrh	r3, [r7, #30]
 80064d8:	f7ff fcf8 	bl	8005ecc <PCD_ReadPMA>
            }
          }
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_OUT);  
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	461a      	mov	r2, r3
 80064e2:	697b      	ldr	r3, [r7, #20]
 80064e4:	781b      	ldrb	r3, [r3, #0]
 80064e6:	009b      	lsls	r3, r3, #2
 80064e8:	441a      	add	r2, r3
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	4619      	mov	r1, r3
 80064f0:	697b      	ldr	r3, [r7, #20]
 80064f2:	781b      	ldrb	r3, [r3, #0]
 80064f4:	009b      	lsls	r3, r3, #2
 80064f6:	440b      	add	r3, r1
 80064f8:	881b      	ldrh	r3, [r3, #0]
 80064fa:	b29b      	uxth	r3, r3
 80064fc:	b219      	sxth	r1, r3
 80064fe:	f640 730f 	movw	r3, #3855	; 0xf0f
 8006502:	400b      	ands	r3, r1
 8006504:	b219      	sxth	r1, r3
 8006506:	4b3e      	ldr	r3, [pc, #248]	; (8006600 <PCD_EP_ISR_Handler+0x4f4>)
 8006508:	430b      	orrs	r3, r1
 800650a:	b21b      	sxth	r3, r3
 800650c:	b29b      	uxth	r3, r3
 800650e:	8013      	strh	r3, [r2, #0]
        }
        /*multi-packet on the NON control OUT endpoint*/
        ep->xfer_count+=count;
 8006510:	697b      	ldr	r3, [r7, #20]
 8006512:	699a      	ldr	r2, [r3, #24]
 8006514:	8bfb      	ldrh	r3, [r7, #30]
 8006516:	441a      	add	r2, r3
 8006518:	697b      	ldr	r3, [r7, #20]
 800651a:	619a      	str	r2, [r3, #24]
        ep->xfer_buff+=count;
 800651c:	697b      	ldr	r3, [r7, #20]
 800651e:	691a      	ldr	r2, [r3, #16]
 8006520:	8bfb      	ldrh	r3, [r7, #30]
 8006522:	441a      	add	r2, r3
 8006524:	697b      	ldr	r3, [r7, #20]
 8006526:	611a      	str	r2, [r3, #16]
       
        if ((ep->xfer_len == 0) || (count < ep->maxpacket))
 8006528:	697b      	ldr	r3, [r7, #20]
 800652a:	695b      	ldr	r3, [r3, #20]
 800652c:	2b00      	cmp	r3, #0
 800652e:	d004      	beq.n	800653a <PCD_EP_ISR_Handler+0x42e>
 8006530:	8bfa      	ldrh	r2, [r7, #30]
 8006532:	697b      	ldr	r3, [r7, #20]
 8006534:	68db      	ldr	r3, [r3, #12]
 8006536:	429a      	cmp	r2, r3
 8006538:	d206      	bcs.n	8006548 <PCD_EP_ISR_Handler+0x43c>
        {
          /* RX COMPLETE */
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800653a:	697b      	ldr	r3, [r7, #20]
 800653c:	781b      	ldrb	r3, [r3, #0]
 800653e:	4619      	mov	r1, r3
 8006540:	6878      	ldr	r0, [r7, #4]
 8006542:	f7fa fe77 	bl	8001234 <HAL_PCD_DataOutStageCallback>
 8006546:	e008      	b.n	800655a <PCD_EP_ISR_Handler+0x44e>
        }
        else
        {
          HAL_PCD_EP_Receive(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 8006548:	697b      	ldr	r3, [r7, #20]
 800654a:	7819      	ldrb	r1, [r3, #0]
 800654c:	697b      	ldr	r3, [r7, #20]
 800654e:	691a      	ldr	r2, [r3, #16]
 8006550:	697b      	ldr	r3, [r7, #20]
 8006552:	695b      	ldr	r3, [r3, #20]
 8006554:	6878      	ldr	r0, [r7, #4]
 8006556:	f000 ffd5 	bl	8007504 <HAL_PCD_EP_Receive>
        }
        
      } /* if((wEPVal & EP_CTR_RX) */
      
      if ((wEPVal & USB_EP_CTR_TX) != 0)
 800655a:	89bb      	ldrh	r3, [r7, #12]
 800655c:	b29b      	uxth	r3, r3
 800655e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006562:	2b00      	cmp	r3, #0
 8006564:	f000 80f4 	beq.w	8006750 <PCD_EP_ISR_Handler+0x644>
      {
        ep = &hpcd->IN_ep[EPindex];
 8006568:	7efa      	ldrb	r2, [r7, #27]
 800656a:	4613      	mov	r3, r2
 800656c:	00db      	lsls	r3, r3, #3
 800656e:	1a9b      	subs	r3, r3, r2
 8006570:	009b      	lsls	r3, r3, #2
 8006572:	3328      	adds	r3, #40	; 0x28
 8006574:	687a      	ldr	r2, [r7, #4]
 8006576:	4413      	add	r3, r2
 8006578:	617b      	str	r3, [r7, #20]
        
        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, EPindex);
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	461a      	mov	r2, r3
 8006580:	7efb      	ldrb	r3, [r7, #27]
 8006582:	009b      	lsls	r3, r3, #2
 8006584:	441a      	add	r2, r3
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	4619      	mov	r1, r3
 800658c:	7efb      	ldrb	r3, [r7, #27]
 800658e:	009b      	lsls	r3, r3, #2
 8006590:	440b      	add	r3, r1
 8006592:	881b      	ldrh	r3, [r3, #0]
 8006594:	b29b      	uxth	r3, r3
 8006596:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 800659a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800659e:	b29b      	uxth	r3, r3
 80065a0:	8013      	strh	r3, [r2, #0]
        
        /* IN double Buffering*/
        if (ep->doublebuffer == 0)
 80065a2:	697b      	ldr	r3, [r7, #20]
 80065a4:	7a9b      	ldrb	r3, [r3, #10]
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d12c      	bne.n	8006604 <PCD_EP_ISR_Handler+0x4f8>
        {
          ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80065b2:	b29b      	uxth	r3, r3
 80065b4:	461a      	mov	r2, r3
 80065b6:	697b      	ldr	r3, [r7, #20]
 80065b8:	781b      	ldrb	r3, [r3, #0]
 80065ba:	00db      	lsls	r3, r3, #3
 80065bc:	4413      	add	r3, r2
 80065be:	3302      	adds	r3, #2
 80065c0:	005b      	lsls	r3, r3, #1
 80065c2:	461a      	mov	r2, r3
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	4413      	add	r3, r2
 80065ca:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80065d4:	697b      	ldr	r3, [r7, #20]
 80065d6:	619a      	str	r2, [r3, #24]
          if (ep->xfer_count != 0)
 80065d8:	697b      	ldr	r3, [r7, #20]
 80065da:	699b      	ldr	r3, [r3, #24]
 80065dc:	2b00      	cmp	r3, #0
 80065de:	f000 8085 	beq.w	80066ec <PCD_EP_ISR_Handler+0x5e0>
          {
            PCD_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, ep->xfer_count);
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	6818      	ldr	r0, [r3, #0]
 80065e6:	697b      	ldr	r3, [r7, #20]
 80065e8:	6919      	ldr	r1, [r3, #16]
 80065ea:	697b      	ldr	r3, [r7, #20]
 80065ec:	889a      	ldrh	r2, [r3, #4]
 80065ee:	697b      	ldr	r3, [r7, #20]
 80065f0:	699b      	ldr	r3, [r3, #24]
 80065f2:	b29b      	uxth	r3, r3
 80065f4:	f7ff fc2a 	bl	8005e4c <PCD_WritePMA>
 80065f8:	e078      	b.n	80066ec <PCD_EP_ISR_Handler+0x5e0>
 80065fa:	bf00      	nop
 80065fc:	ffff8080 	.word	0xffff8080
 8006600:	ffff80c0 	.word	0xffff80c0
          }
        }
        else
        {
          if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_TX)
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	461a      	mov	r2, r3
 800660a:	697b      	ldr	r3, [r7, #20]
 800660c:	781b      	ldrb	r3, [r3, #0]
 800660e:	009b      	lsls	r3, r3, #2
 8006610:	4413      	add	r3, r2
 8006612:	881b      	ldrh	r3, [r3, #0]
 8006614:	b29b      	uxth	r3, r3
 8006616:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800661a:	2b00      	cmp	r3, #0
 800661c:	d026      	beq.n	800666c <PCD_EP_ISR_Handler+0x560>
          {
            /*read from endpoint BUF0Addr buffer*/
            ep->xfer_count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006626:	b29b      	uxth	r3, r3
 8006628:	461a      	mov	r2, r3
 800662a:	697b      	ldr	r3, [r7, #20]
 800662c:	781b      	ldrb	r3, [r3, #0]
 800662e:	00db      	lsls	r3, r3, #3
 8006630:	4413      	add	r3, r2
 8006632:	3302      	adds	r3, #2
 8006634:	005b      	lsls	r3, r3, #1
 8006636:	461a      	mov	r2, r3
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	4413      	add	r3, r2
 800663e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8006648:	697b      	ldr	r3, [r7, #20]
 800664a:	619a      	str	r2, [r3, #24]
            if (ep->xfer_count != 0)
 800664c:	697b      	ldr	r3, [r7, #20]
 800664e:	699b      	ldr	r3, [r3, #24]
 8006650:	2b00      	cmp	r3, #0
 8006652:	d031      	beq.n	80066b8 <PCD_EP_ISR_Handler+0x5ac>
            {
              PCD_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, ep->xfer_count);
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	6818      	ldr	r0, [r3, #0]
 8006658:	697b      	ldr	r3, [r7, #20]
 800665a:	6919      	ldr	r1, [r3, #16]
 800665c:	697b      	ldr	r3, [r7, #20]
 800665e:	88da      	ldrh	r2, [r3, #6]
 8006660:	697b      	ldr	r3, [r7, #20]
 8006662:	699b      	ldr	r3, [r3, #24]
 8006664:	b29b      	uxth	r3, r3
 8006666:	f7ff fbf1 	bl	8005e4c <PCD_WritePMA>
 800666a:	e025      	b.n	80066b8 <PCD_EP_ISR_Handler+0x5ac>
            }
          }
          else
          {
            /*read from endpoint BUF1Addr buffer*/
            ep->xfer_count = PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006674:	b29b      	uxth	r3, r3
 8006676:	461a      	mov	r2, r3
 8006678:	697b      	ldr	r3, [r7, #20]
 800667a:	781b      	ldrb	r3, [r3, #0]
 800667c:	00db      	lsls	r3, r3, #3
 800667e:	4413      	add	r3, r2
 8006680:	3306      	adds	r3, #6
 8006682:	005b      	lsls	r3, r3, #1
 8006684:	461a      	mov	r2, r3
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	4413      	add	r3, r2
 800668c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8006696:	697b      	ldr	r3, [r7, #20]
 8006698:	619a      	str	r2, [r3, #24]
            if (ep->xfer_count != 0)
 800669a:	697b      	ldr	r3, [r7, #20]
 800669c:	699b      	ldr	r3, [r3, #24]
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d00a      	beq.n	80066b8 <PCD_EP_ISR_Handler+0x5ac>
            {
              PCD_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, ep->xfer_count);
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	6818      	ldr	r0, [r3, #0]
 80066a6:	697b      	ldr	r3, [r7, #20]
 80066a8:	6919      	ldr	r1, [r3, #16]
 80066aa:	697b      	ldr	r3, [r7, #20]
 80066ac:	891a      	ldrh	r2, [r3, #8]
 80066ae:	697b      	ldr	r3, [r7, #20]
 80066b0:	699b      	ldr	r3, [r3, #24]
 80066b2:	b29b      	uxth	r3, r3
 80066b4:	f7ff fbca 	bl	8005e4c <PCD_WritePMA>
            }
          }
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_IN);  
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	461a      	mov	r2, r3
 80066be:	697b      	ldr	r3, [r7, #20]
 80066c0:	781b      	ldrb	r3, [r3, #0]
 80066c2:	009b      	lsls	r3, r3, #2
 80066c4:	441a      	add	r2, r3
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	4619      	mov	r1, r3
 80066cc:	697b      	ldr	r3, [r7, #20]
 80066ce:	781b      	ldrb	r3, [r3, #0]
 80066d0:	009b      	lsls	r3, r3, #2
 80066d2:	440b      	add	r3, r1
 80066d4:	881b      	ldrh	r3, [r3, #0]
 80066d6:	b29b      	uxth	r3, r3
 80066d8:	b219      	sxth	r1, r3
 80066da:	f640 730f 	movw	r3, #3855	; 0xf0f
 80066de:	400b      	ands	r3, r1
 80066e0:	b219      	sxth	r1, r3
 80066e2:	4b23      	ldr	r3, [pc, #140]	; (8006770 <PCD_EP_ISR_Handler+0x664>)
 80066e4:	430b      	orrs	r3, r1
 80066e6:	b21b      	sxth	r3, r3
 80066e8:	b29b      	uxth	r3, r3
 80066ea:	8013      	strh	r3, [r2, #0]
        }
        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80066f4:	b29b      	uxth	r3, r3
 80066f6:	461a      	mov	r2, r3
 80066f8:	697b      	ldr	r3, [r7, #20]
 80066fa:	781b      	ldrb	r3, [r3, #0]
 80066fc:	00db      	lsls	r3, r3, #3
 80066fe:	4413      	add	r3, r2
 8006700:	3302      	adds	r3, #2
 8006702:	005b      	lsls	r3, r3, #1
 8006704:	461a      	mov	r2, r3
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	4413      	add	r3, r2
 800670c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8006716:	697b      	ldr	r3, [r7, #20]
 8006718:	619a      	str	r2, [r3, #24]
        ep->xfer_buff+=ep->xfer_count;
 800671a:	697b      	ldr	r3, [r7, #20]
 800671c:	691a      	ldr	r2, [r3, #16]
 800671e:	697b      	ldr	r3, [r7, #20]
 8006720:	699b      	ldr	r3, [r3, #24]
 8006722:	441a      	add	r2, r3
 8006724:	697b      	ldr	r3, [r7, #20]
 8006726:	611a      	str	r2, [r3, #16]
       
        /* Zero Length Packet? */
        if (ep->xfer_len == 0)
 8006728:	697b      	ldr	r3, [r7, #20]
 800672a:	695b      	ldr	r3, [r3, #20]
 800672c:	2b00      	cmp	r3, #0
 800672e:	d106      	bne.n	800673e <PCD_EP_ISR_Handler+0x632>
        {
          /* TX COMPLETE */
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8006730:	697b      	ldr	r3, [r7, #20]
 8006732:	781b      	ldrb	r3, [r3, #0]
 8006734:	4619      	mov	r1, r3
 8006736:	6878      	ldr	r0, [r7, #4]
 8006738:	f7fa fd98 	bl	800126c <HAL_PCD_DataInStageCallback>
 800673c:	e008      	b.n	8006750 <PCD_EP_ISR_Handler+0x644>
        }
        else
        {
          HAL_PCD_EP_Transmit(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 800673e:	697b      	ldr	r3, [r7, #20]
 8006740:	7819      	ldrb	r1, [r3, #0]
 8006742:	697b      	ldr	r3, [r7, #20]
 8006744:	691a      	ldr	r2, [r3, #16]
 8006746:	697b      	ldr	r3, [r7, #20]
 8006748:	695b      	ldr	r3, [r3, #20]
 800674a:	6878      	ldr	r0, [r7, #4]
 800674c:	f001 f808 	bl	8007760 <HAL_PCD_EP_Transmit>
  uint8_t EPindex;
  __IO uint16_t wIstr;  
  __IO uint16_t wEPVal = 0;
  
  /* stay in loop while pending interrupts */
  while (((wIstr = hpcd->Instance->ISTR) & USB_ISTR_CTR) != 0)
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8006758:	b29b      	uxth	r3, r3
 800675a:	461a      	mov	r2, r3
 800675c:	81fa      	strh	r2, [r7, #14]
 800675e:	b21b      	sxth	r3, r3
 8006760:	2b00      	cmp	r3, #0
 8006762:	f6ff acdc 	blt.w	800611e <PCD_EP_ISR_Handler+0x12>
          HAL_PCD_EP_Transmit(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
        }
      } 
    }
  }
  return HAL_OK;
 8006766:	2300      	movs	r3, #0
}
 8006768:	4618      	mov	r0, r3
 800676a:	3724      	adds	r7, #36	; 0x24
 800676c:	46bd      	mov	sp, r7
 800676e:	bd90      	pop	{r4, r7, pc}
 8006770:	ffffc080 	.word	0xffffc080

08006774 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8006774:	b580      	push	{r7, lr}
 8006776:	b084      	sub	sp, #16
 8006778:	af00      	add	r7, sp, #0
 800677a:	6078      	str	r0, [r7, #4]
  uint32_t wInterrupt_Mask = 0;
 800677c:	2300      	movs	r3, #0
 800677e:	60fb      	str	r3, [r7, #12]
  
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_CTR))
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8006788:	b29b      	uxth	r3, r3
 800678a:	b21b      	sxth	r3, r3
 800678c:	2b00      	cmp	r3, #0
 800678e:	da02      	bge.n	8006796 <HAL_PCD_IRQHandler+0x22>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    PCD_EP_ISR_Handler(hpcd);
 8006790:	6878      	ldr	r0, [r7, #4]
 8006792:	f7ff fcbb 	bl	800610c <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_RESET))
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800679e:	b29b      	uxth	r3, r3
 80067a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d012      	beq.n	80067ce <HAL_PCD_IRQHandler+0x5a>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	687a      	ldr	r2, [r7, #4]
 80067ae:	6812      	ldr	r2, [r2, #0]
 80067b0:	f8b2 2044 	ldrh.w	r2, [r2, #68]	; 0x44
 80067b4:	b292      	uxth	r2, r2
 80067b6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80067ba:	b292      	uxth	r2, r2
 80067bc:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    HAL_PCD_ResetCallback(hpcd);
 80067c0:	6878      	ldr	r0, [r7, #4]
 80067c2:	f7fa fd7b 	bl	80012bc <HAL_PCD_ResetCallback>
    HAL_PCD_SetAddress(hpcd, 0);
 80067c6:	2100      	movs	r1, #0
 80067c8:	6878      	ldr	r0, [r7, #4]
 80067ca:	f000 f8c1 	bl	8006950 <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_PMAOVR))
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80067d6:	b29b      	uxth	r3, r3
 80067d8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d00b      	beq.n	80067f8 <HAL_PCD_IRQHandler+0x84>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);    
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	687a      	ldr	r2, [r7, #4]
 80067e6:	6812      	ldr	r2, [r2, #0]
 80067e8:	f8b2 2044 	ldrh.w	r2, [r2, #68]	; 0x44
 80067ec:	b292      	uxth	r2, r2
 80067ee:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80067f2:	b292      	uxth	r2, r2
 80067f4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_ERR))
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8006800:	b29b      	uxth	r3, r3
 8006802:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006806:	2b00      	cmp	r3, #0
 8006808:	d00b      	beq.n	8006822 <HAL_PCD_IRQHandler+0xae>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR); 
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	687a      	ldr	r2, [r7, #4]
 8006810:	6812      	ldr	r2, [r2, #0]
 8006812:	f8b2 2044 	ldrh.w	r2, [r2, #68]	; 0x44
 8006816:	b292      	uxth	r2, r2
 8006818:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800681c:	b292      	uxth	r2, r2
 800681e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_WKUP))
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800682a:	b29b      	uxth	r3, r3
 800682c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006830:	2b00      	cmp	r3, #0
 8006832:	d023      	beq.n	800687c <HAL_PCD_IRQHandler+0x108>
  {
    hpcd->Instance->CNTR &= ~(USB_CNTR_LPMODE);
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	687a      	ldr	r2, [r7, #4]
 800683a:	6812      	ldr	r2, [r2, #0]
 800683c:	f8b2 2040 	ldrh.w	r2, [r2, #64]	; 0x40
 8006840:	b292      	uxth	r2, r2
 8006842:	f022 0204 	bic.w	r2, r2, #4
 8006846:	b292      	uxth	r2, r2
 8006848:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /*set wInterrupt_Mask global variable*/
    wInterrupt_Mask = USB_CNTR_CTRM  | USB_CNTR_WKUPM | USB_CNTR_SUSPM | USB_CNTR_ERRM \
 800684c:	f44f 433d 	mov.w	r3, #48384	; 0xbd00
 8006850:	60fb      	str	r3, [r7, #12]
      | USB_CNTR_ESOFM | USB_CNTR_RESETM;
    
    /*Set interrupt mask*/
    hpcd->Instance->CNTR = wInterrupt_Mask;
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	68fa      	ldr	r2, [r7, #12]
 8006858:	b292      	uxth	r2, r2
 800685a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    
    HAL_PCD_ResumeCallback(hpcd);
 800685e:	6878      	ldr	r0, [r7, #4]
 8006860:	f7fa fd68 	bl	8001334 <HAL_PCD_ResumeCallback>
    
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);     
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	687a      	ldr	r2, [r7, #4]
 800686a:	6812      	ldr	r2, [r2, #0]
 800686c:	f8b2 2044 	ldrh.w	r2, [r2, #68]	; 0x44
 8006870:	b292      	uxth	r2, r2
 8006872:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006876:	b292      	uxth	r2, r2
 8006878:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_SUSP))
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8006884:	b29b      	uxth	r3, r3
 8006886:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800688a:	2b00      	cmp	r3, #0
 800688c:	d02f      	beq.n	80068ee <HAL_PCD_IRQHandler+0x17a>
  {    
    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);  
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	687a      	ldr	r2, [r7, #4]
 8006894:	6812      	ldr	r2, [r2, #0]
 8006896:	f8b2 2044 	ldrh.w	r2, [r2, #68]	; 0x44
 800689a:	b292      	uxth	r2, r2
 800689c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80068a0:	b292      	uxth	r2, r2
 80068a2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= USB_CNTR_FSUSP;
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	687a      	ldr	r2, [r7, #4]
 80068ac:	6812      	ldr	r2, [r2, #0]
 80068ae:	f8b2 2040 	ldrh.w	r2, [r2, #64]	; 0x40
 80068b2:	b292      	uxth	r2, r2
 80068b4:	f042 0208 	orr.w	r2, r2, #8
 80068b8:	b292      	uxth	r2, r2
 80068ba:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR |= USB_CNTR_LPMODE;
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	687a      	ldr	r2, [r7, #4]
 80068c4:	6812      	ldr	r2, [r2, #0]
 80068c6:	f8b2 2040 	ldrh.w	r2, [r2, #64]	; 0x40
 80068ca:	b292      	uxth	r2, r2
 80068cc:	f042 0204 	orr.w	r2, r2, #4
 80068d0:	b292      	uxth	r2, r2
 80068d2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_WKUP) == 0)
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80068de:	b29b      	uxth	r3, r3
 80068e0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d102      	bne.n	80068ee <HAL_PCD_IRQHandler+0x17a>
    {
      HAL_PCD_SuspendCallback(hpcd);
 80068e8:	6878      	ldr	r0, [r7, #4]
 80068ea:	f7fa fd09 	bl	8001300 <HAL_PCD_SuspendCallback>
    }
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_SOF))
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80068f6:	b29b      	uxth	r3, r3
 80068f8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d00e      	beq.n	800691e <HAL_PCD_IRQHandler+0x1aa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF); 
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	687a      	ldr	r2, [r7, #4]
 8006906:	6812      	ldr	r2, [r2, #0]
 8006908:	f8b2 2044 	ldrh.w	r2, [r2, #68]	; 0x44
 800690c:	b292      	uxth	r2, r2
 800690e:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8006912:	b292      	uxth	r2, r2
 8006914:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    HAL_PCD_SOFCallback(hpcd);
 8006918:	6878      	ldr	r0, [r7, #4]
 800691a:	f7fa fcc1 	bl	80012a0 <HAL_PCD_SOFCallback>
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_ESOF))
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8006926:	b29b      	uxth	r3, r3
 8006928:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800692c:	2b00      	cmp	r3, #0
 800692e:	d00b      	beq.n	8006948 <HAL_PCD_IRQHandler+0x1d4>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF); 
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	687a      	ldr	r2, [r7, #4]
 8006936:	6812      	ldr	r2, [r2, #0]
 8006938:	f8b2 2044 	ldrh.w	r2, [r2, #68]	; 0x44
 800693c:	b292      	uxth	r2, r2
 800693e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006942:	b292      	uxth	r2, r2
 8006944:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 8006948:	bf00      	nop
 800694a:	3710      	adds	r7, #16
 800694c:	46bd      	mov	sp, r7
 800694e:	bd80      	pop	{r7, pc}

08006950 <HAL_PCD_SetAddress>:
  * @param  hpcd: PCD handle
  * @param  address: new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8006950:	b480      	push	{r7}
 8006952:	b083      	sub	sp, #12
 8006954:	af00      	add	r7, sp, #0
 8006956:	6078      	str	r0, [r7, #4]
 8006958:	460b      	mov	r3, r1
 800695a:	70fb      	strb	r3, [r7, #3]
   __HAL_LOCK(hpcd); 
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	f893 3370 	ldrb.w	r3, [r3, #880]	; 0x370
 8006962:	2b01      	cmp	r3, #1
 8006964:	d101      	bne.n	800696a <HAL_PCD_SetAddress+0x1a>
 8006966:	2302      	movs	r3, #2
 8006968:	e015      	b.n	8006996 <HAL_PCD_SetAddress+0x46>
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	2201      	movs	r2, #1
 800696e:	f883 2370 	strb.w	r2, [r3, #880]	; 0x370

   if(address == 0) 
 8006972:	78fb      	ldrb	r3, [r7, #3]
 8006974:	2b00      	cmp	r3, #0
 8006976:	d105      	bne.n	8006984 <HAL_PCD_SetAddress+0x34>
   {
     /* set device address and enable function */
     hpcd->Instance->DADDR = USB_DADDR_EF;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	2280      	movs	r2, #128	; 0x80
 800697e:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
 8006982:	e003      	b.n	800698c <HAL_PCD_SetAddress+0x3c>
   }
   else /* USB Address will be applied later */
   {
     hpcd->USB_Address = address;
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	78fa      	ldrb	r2, [r7, #3]
 8006988:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   }

  __HAL_UNLOCK(hpcd);   
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	2200      	movs	r2, #0
 8006990:	f883 2370 	strb.w	r2, [r3, #880]	; 0x370
  return HAL_OK;
 8006994:	2300      	movs	r3, #0
}
 8006996:	4618      	mov	r0, r3
 8006998:	370c      	adds	r7, #12
 800699a:	46bd      	mov	sp, r7
 800699c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a0:	4770      	bx	lr
 80069a2:	bf00      	nop

080069a4 <HAL_PCD_EP_Open>:
  * @param  ep_mps: endpoint max packet size
  * @param  ep_type: endpoint type   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 80069a4:	b490      	push	{r4, r7}
 80069a6:	b086      	sub	sp, #24
 80069a8:	af00      	add	r7, sp, #0
 80069aa:	6078      	str	r0, [r7, #4]
 80069ac:	4608      	mov	r0, r1
 80069ae:	4611      	mov	r1, r2
 80069b0:	461a      	mov	r2, r3
 80069b2:	4603      	mov	r3, r0
 80069b4:	70fb      	strb	r3, [r7, #3]
 80069b6:	460b      	mov	r3, r1
 80069b8:	803b      	strh	r3, [r7, #0]
 80069ba:	4613      	mov	r3, r2
 80069bc:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80069be:	2300      	movs	r3, #0
 80069c0:	747b      	strb	r3, [r7, #17]
  PCD_EPTypeDef *ep;
  
  if ((ep_addr & 0x80) == 0x80)
 80069c2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	da0b      	bge.n	80069e2 <HAL_PCD_EP_Open+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 80069ca:	78fb      	ldrb	r3, [r7, #3]
 80069cc:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80069d0:	4613      	mov	r3, r2
 80069d2:	00db      	lsls	r3, r3, #3
 80069d4:	1a9b      	subs	r3, r3, r2
 80069d6:	009b      	lsls	r3, r3, #2
 80069d8:	3328      	adds	r3, #40	; 0x28
 80069da:	687a      	ldr	r2, [r7, #4]
 80069dc:	4413      	add	r3, r2
 80069de:	617b      	str	r3, [r7, #20]
 80069e0:	e00c      	b.n	80069fc <HAL_PCD_EP_Open+0x58>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 80069e2:	78fb      	ldrb	r3, [r7, #3]
 80069e4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80069e8:	4613      	mov	r3, r2
 80069ea:	00db      	lsls	r3, r3, #3
 80069ec:	1a9b      	subs	r3, r3, r2
 80069ee:	009b      	lsls	r3, r3, #2
 80069f0:	f503 73e4 	add.w	r3, r3, #456	; 0x1c8
 80069f4:	687a      	ldr	r2, [r7, #4]
 80069f6:	4413      	add	r3, r2
 80069f8:	3304      	adds	r3, #4
 80069fa:	617b      	str	r3, [r7, #20]
  }
  ep->num   = ep_addr & 0x7F;
 80069fc:	78fb      	ldrb	r3, [r7, #3]
 80069fe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006a02:	b2da      	uxtb	r2, r3
 8006a04:	697b      	ldr	r3, [r7, #20]
 8006a06:	701a      	strb	r2, [r3, #0]
  
  ep->is_in = (0x80 & ep_addr) != 0;
 8006a08:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006a0c:	b2db      	uxtb	r3, r3
 8006a0e:	09db      	lsrs	r3, r3, #7
 8006a10:	b2db      	uxtb	r3, r3
 8006a12:	461a      	mov	r2, r3
 8006a14:	697b      	ldr	r3, [r7, #20]
 8006a16:	705a      	strb	r2, [r3, #1]
  ep->maxpacket = ep_mps;
 8006a18:	883a      	ldrh	r2, [r7, #0]
 8006a1a:	697b      	ldr	r3, [r7, #20]
 8006a1c:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 8006a1e:	697b      	ldr	r3, [r7, #20]
 8006a20:	78ba      	ldrb	r2, [r7, #2]
 8006a22:	70da      	strb	r2, [r3, #3]
  
  __HAL_LOCK(hpcd); 
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	f893 3370 	ldrb.w	r3, [r3, #880]	; 0x370
 8006a2a:	2b01      	cmp	r3, #1
 8006a2c:	d101      	bne.n	8006a32 <HAL_PCD_EP_Open+0x8e>
 8006a2e:	2302      	movs	r3, #2
 8006a30:	e345      	b.n	80070be <HAL_PCD_EP_Open+0x71a>
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	2201      	movs	r2, #1
 8006a36:	f883 2370 	strb.w	r2, [r3, #880]	; 0x370

  /* initialize Endpoint */
  switch (ep->type)
 8006a3a:	697b      	ldr	r3, [r7, #20]
 8006a3c:	78db      	ldrb	r3, [r3, #3]
 8006a3e:	2b03      	cmp	r3, #3
 8006a40:	d875      	bhi.n	8006b2e <HAL_PCD_EP_Open+0x18a>
 8006a42:	a201      	add	r2, pc, #4	; (adr r2, 8006a48 <HAL_PCD_EP_Open+0xa4>)
 8006a44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a48:	08006a59 	.word	0x08006a59
 8006a4c:	08006af7 	.word	0x08006af7
 8006a50:	08006a91 	.word	0x08006a91
 8006a54:	08006abf 	.word	0x08006abf
  {
  case PCD_EP_TYPE_CTRL:
    PCD_SET_EPTYPE(hpcd->Instance, ep->num, USB_EP_CONTROL);
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	461a      	mov	r2, r3
 8006a5e:	697b      	ldr	r3, [r7, #20]
 8006a60:	781b      	ldrb	r3, [r3, #0]
 8006a62:	009b      	lsls	r3, r3, #2
 8006a64:	441a      	add	r2, r3
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	4619      	mov	r1, r3
 8006a6c:	697b      	ldr	r3, [r7, #20]
 8006a6e:	781b      	ldrb	r3, [r3, #0]
 8006a70:	009b      	lsls	r3, r3, #2
 8006a72:	440b      	add	r3, r1
 8006a74:	881b      	ldrh	r3, [r3, #0]
 8006a76:	b29b      	uxth	r3, r3
 8006a78:	b21b      	sxth	r3, r3
 8006a7a:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8006a7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a82:	b21b      	sxth	r3, r3
 8006a84:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006a88:	b21b      	sxth	r3, r3
 8006a8a:	b29b      	uxth	r3, r3
 8006a8c:	8013      	strh	r3, [r2, #0]
    break;
 8006a8e:	e04e      	b.n	8006b2e <HAL_PCD_EP_Open+0x18a>
  case PCD_EP_TYPE_BULK:
    PCD_SET_EPTYPE(hpcd->Instance, ep->num, USB_EP_BULK);
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	461a      	mov	r2, r3
 8006a96:	697b      	ldr	r3, [r7, #20]
 8006a98:	781b      	ldrb	r3, [r3, #0]
 8006a9a:	009b      	lsls	r3, r3, #2
 8006a9c:	441a      	add	r2, r3
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	4619      	mov	r1, r3
 8006aa4:	697b      	ldr	r3, [r7, #20]
 8006aa6:	781b      	ldrb	r3, [r3, #0]
 8006aa8:	009b      	lsls	r3, r3, #2
 8006aaa:	440b      	add	r3, r1
 8006aac:	881b      	ldrh	r3, [r3, #0]
 8006aae:	b29b      	uxth	r3, r3
 8006ab0:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8006ab4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ab8:	b29b      	uxth	r3, r3
 8006aba:	8013      	strh	r3, [r2, #0]
    break;
 8006abc:	e037      	b.n	8006b2e <HAL_PCD_EP_Open+0x18a>
  case PCD_EP_TYPE_INTR:
    PCD_SET_EPTYPE(hpcd->Instance, ep->num, USB_EP_INTERRUPT);
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	461a      	mov	r2, r3
 8006ac4:	697b      	ldr	r3, [r7, #20]
 8006ac6:	781b      	ldrb	r3, [r3, #0]
 8006ac8:	009b      	lsls	r3, r3, #2
 8006aca:	441a      	add	r2, r3
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	4619      	mov	r1, r3
 8006ad2:	697b      	ldr	r3, [r7, #20]
 8006ad4:	781b      	ldrb	r3, [r3, #0]
 8006ad6:	009b      	lsls	r3, r3, #2
 8006ad8:	440b      	add	r3, r1
 8006ada:	881b      	ldrh	r3, [r3, #0]
 8006adc:	b29b      	uxth	r3, r3
 8006ade:	b21b      	sxth	r3, r3
 8006ae0:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8006ae4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ae8:	b21b      	sxth	r3, r3
 8006aea:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8006aee:	b21b      	sxth	r3, r3
 8006af0:	b29b      	uxth	r3, r3
 8006af2:	8013      	strh	r3, [r2, #0]
    break;
 8006af4:	e01b      	b.n	8006b2e <HAL_PCD_EP_Open+0x18a>
  case PCD_EP_TYPE_ISOC:
    PCD_SET_EPTYPE(hpcd->Instance, ep->num, USB_EP_ISOCHRONOUS);
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	461a      	mov	r2, r3
 8006afc:	697b      	ldr	r3, [r7, #20]
 8006afe:	781b      	ldrb	r3, [r3, #0]
 8006b00:	009b      	lsls	r3, r3, #2
 8006b02:	441a      	add	r2, r3
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	4619      	mov	r1, r3
 8006b0a:	697b      	ldr	r3, [r7, #20]
 8006b0c:	781b      	ldrb	r3, [r3, #0]
 8006b0e:	009b      	lsls	r3, r3, #2
 8006b10:	440b      	add	r3, r1
 8006b12:	881b      	ldrh	r3, [r3, #0]
 8006b14:	b29b      	uxth	r3, r3
 8006b16:	b21b      	sxth	r3, r3
 8006b18:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8006b1c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b20:	b21b      	sxth	r3, r3
 8006b22:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006b26:	b21b      	sxth	r3, r3
 8006b28:	b29b      	uxth	r3, r3
 8006b2a:	8013      	strh	r3, [r2, #0]
    break;
 8006b2c:	bf00      	nop
  } 
  
  PCD_SET_EP_ADDRESS(hpcd->Instance, ep->num, ep->num);
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	461a      	mov	r2, r3
 8006b34:	697b      	ldr	r3, [r7, #20]
 8006b36:	781b      	ldrb	r3, [r3, #0]
 8006b38:	009b      	lsls	r3, r3, #2
 8006b3a:	441a      	add	r2, r3
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	4619      	mov	r1, r3
 8006b42:	697b      	ldr	r3, [r7, #20]
 8006b44:	781b      	ldrb	r3, [r3, #0]
 8006b46:	009b      	lsls	r3, r3, #2
 8006b48:	440b      	add	r3, r1
 8006b4a:	881b      	ldrh	r3, [r3, #0]
 8006b4c:	b29b      	uxth	r3, r3
 8006b4e:	b219      	sxth	r1, r3
 8006b50:	f640 730f 	movw	r3, #3855	; 0xf0f
 8006b54:	400b      	ands	r3, r1
 8006b56:	b219      	sxth	r1, r3
 8006b58:	4b89      	ldr	r3, [pc, #548]	; (8006d80 <HAL_PCD_EP_Open+0x3dc>)
 8006b5a:	430b      	orrs	r3, r1
 8006b5c:	b219      	sxth	r1, r3
 8006b5e:	697b      	ldr	r3, [r7, #20]
 8006b60:	781b      	ldrb	r3, [r3, #0]
 8006b62:	b21b      	sxth	r3, r3
 8006b64:	430b      	orrs	r3, r1
 8006b66:	b21b      	sxth	r3, r3
 8006b68:	b29b      	uxth	r3, r3
 8006b6a:	8013      	strh	r3, [r2, #0]
  
  if (ep->doublebuffer == 0) 
 8006b6c:	697b      	ldr	r3, [r7, #20]
 8006b6e:	7a9b      	ldrb	r3, [r3, #10]
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	f040 810b 	bne.w	8006d8c <HAL_PCD_EP_Open+0x3e8>
  {
    if (ep->is_in)
 8006b76:	697b      	ldr	r3, [r7, #20]
 8006b78:	785b      	ldrb	r3, [r3, #1]
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d05b      	beq.n	8006c36 <HAL_PCD_EP_Open+0x292>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(hpcd->Instance, ep->num, ep->pmaadress);
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006b86:	b29b      	uxth	r3, r3
 8006b88:	461a      	mov	r2, r3
 8006b8a:	697b      	ldr	r3, [r7, #20]
 8006b8c:	781b      	ldrb	r3, [r3, #0]
 8006b8e:	00db      	lsls	r3, r3, #3
 8006b90:	4413      	add	r3, r2
 8006b92:	005b      	lsls	r3, r3, #1
 8006b94:	461a      	mov	r2, r3
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	4413      	add	r3, r2
 8006b9c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006ba0:	461a      	mov	r2, r3
 8006ba2:	697b      	ldr	r3, [r7, #20]
 8006ba4:	889b      	ldrh	r3, [r3, #4]
 8006ba6:	085b      	lsrs	r3, r3, #1
 8006ba8:	b29b      	uxth	r3, r3
 8006baa:	005b      	lsls	r3, r3, #1
 8006bac:	6013      	str	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num);
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	461a      	mov	r2, r3
 8006bb4:	697b      	ldr	r3, [r7, #20]
 8006bb6:	781b      	ldrb	r3, [r3, #0]
 8006bb8:	009b      	lsls	r3, r3, #2
 8006bba:	4413      	add	r3, r2
 8006bbc:	881b      	ldrh	r3, [r3, #0]
 8006bbe:	b29b      	uxth	r3, r3
 8006bc0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d019      	beq.n	8006bfc <HAL_PCD_EP_Open+0x258>
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	461a      	mov	r2, r3
 8006bce:	697b      	ldr	r3, [r7, #20]
 8006bd0:	781b      	ldrb	r3, [r3, #0]
 8006bd2:	009b      	lsls	r3, r3, #2
 8006bd4:	441a      	add	r2, r3
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	4619      	mov	r1, r3
 8006bdc:	697b      	ldr	r3, [r7, #20]
 8006bde:	781b      	ldrb	r3, [r3, #0]
 8006be0:	009b      	lsls	r3, r3, #2
 8006be2:	440b      	add	r3, r1
 8006be4:	881b      	ldrh	r3, [r3, #0]
 8006be6:	b29b      	uxth	r3, r3
 8006be8:	b219      	sxth	r1, r3
 8006bea:	f640 730f 	movw	r3, #3855	; 0xf0f
 8006bee:	400b      	ands	r3, r1
 8006bf0:	b219      	sxth	r1, r3
 8006bf2:	4b64      	ldr	r3, [pc, #400]	; (8006d84 <HAL_PCD_EP_Open+0x3e0>)
 8006bf4:	430b      	orrs	r3, r1
 8006bf6:	b21b      	sxth	r3, r3
 8006bf8:	b29b      	uxth	r3, r3
 8006bfa:	8013      	strh	r3, [r2, #0]
      /* Configure NAK status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK); 
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	461a      	mov	r2, r3
 8006c02:	697b      	ldr	r3, [r7, #20]
 8006c04:	781b      	ldrb	r3, [r3, #0]
 8006c06:	009b      	lsls	r3, r3, #2
 8006c08:	4413      	add	r3, r2
 8006c0a:	881b      	ldrh	r3, [r3, #0]
 8006c0c:	b29b      	uxth	r3, r3
 8006c0e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006c12:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006c16:	b29c      	uxth	r4, r3
 8006c18:	f084 0320 	eor.w	r3, r4, #32
 8006c1c:	b29c      	uxth	r4, r3
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	461a      	mov	r2, r3
 8006c24:	697b      	ldr	r3, [r7, #20]
 8006c26:	781b      	ldrb	r3, [r3, #0]
 8006c28:	009b      	lsls	r3, r3, #2
 8006c2a:	441a      	add	r2, r3
 8006c2c:	4b54      	ldr	r3, [pc, #336]	; (8006d80 <HAL_PCD_EP_Open+0x3dc>)
 8006c2e:	4323      	orrs	r3, r4
 8006c30:	b29b      	uxth	r3, r3
 8006c32:	8013      	strh	r3, [r2, #0]
 8006c34:	e23e      	b.n	80070b4 <HAL_PCD_EP_Open+0x710>
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(hpcd->Instance, ep->num, ep->pmaadress);
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006c3e:	b29b      	uxth	r3, r3
 8006c40:	461a      	mov	r2, r3
 8006c42:	697b      	ldr	r3, [r7, #20]
 8006c44:	781b      	ldrb	r3, [r3, #0]
 8006c46:	00db      	lsls	r3, r3, #3
 8006c48:	4413      	add	r3, r2
 8006c4a:	3304      	adds	r3, #4
 8006c4c:	005b      	lsls	r3, r3, #1
 8006c4e:	461a      	mov	r2, r3
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	4413      	add	r3, r2
 8006c56:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006c5a:	461a      	mov	r2, r3
 8006c5c:	697b      	ldr	r3, [r7, #20]
 8006c5e:	889b      	ldrh	r3, [r3, #4]
 8006c60:	085b      	lsrs	r3, r3, #1
 8006c62:	b29b      	uxth	r3, r3
 8006c64:	005b      	lsls	r3, r3, #1
 8006c66:	6013      	str	r3, [r2, #0]
      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(hpcd->Instance, ep->num, ep->maxpacket);
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006c70:	b29b      	uxth	r3, r3
 8006c72:	461a      	mov	r2, r3
 8006c74:	697b      	ldr	r3, [r7, #20]
 8006c76:	781b      	ldrb	r3, [r3, #0]
 8006c78:	00db      	lsls	r3, r3, #3
 8006c7a:	4413      	add	r3, r2
 8006c7c:	3306      	adds	r3, #6
 8006c7e:	005b      	lsls	r3, r3, #1
 8006c80:	461a      	mov	r2, r3
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	4413      	add	r3, r2
 8006c88:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006c8c:	60fb      	str	r3, [r7, #12]
 8006c8e:	697b      	ldr	r3, [r7, #20]
 8006c90:	68db      	ldr	r3, [r3, #12]
 8006c92:	2b3e      	cmp	r3, #62	; 0x3e
 8006c94:	d919      	bls.n	8006cca <HAL_PCD_EP_Open+0x326>
 8006c96:	697b      	ldr	r3, [r7, #20]
 8006c98:	68db      	ldr	r3, [r3, #12]
 8006c9a:	095b      	lsrs	r3, r3, #5
 8006c9c:	827b      	strh	r3, [r7, #18]
 8006c9e:	697b      	ldr	r3, [r7, #20]
 8006ca0:	68db      	ldr	r3, [r3, #12]
 8006ca2:	f003 031f 	and.w	r3, r3, #31
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d102      	bne.n	8006cb0 <HAL_PCD_EP_Open+0x30c>
 8006caa:	8a7b      	ldrh	r3, [r7, #18]
 8006cac:	3b01      	subs	r3, #1
 8006cae:	827b      	strh	r3, [r7, #18]
 8006cb0:	8a7b      	ldrh	r3, [r7, #18]
 8006cb2:	029b      	lsls	r3, r3, #10
 8006cb4:	b21b      	sxth	r3, r3
 8006cb6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006cba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006cbe:	b21b      	sxth	r3, r3
 8006cc0:	b29b      	uxth	r3, r3
 8006cc2:	461a      	mov	r2, r3
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	601a      	str	r2, [r3, #0]
 8006cc8:	e012      	b.n	8006cf0 <HAL_PCD_EP_Open+0x34c>
 8006cca:	697b      	ldr	r3, [r7, #20]
 8006ccc:	68db      	ldr	r3, [r3, #12]
 8006cce:	085b      	lsrs	r3, r3, #1
 8006cd0:	827b      	strh	r3, [r7, #18]
 8006cd2:	697b      	ldr	r3, [r7, #20]
 8006cd4:	68db      	ldr	r3, [r3, #12]
 8006cd6:	f003 0301 	and.w	r3, r3, #1
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d002      	beq.n	8006ce4 <HAL_PCD_EP_Open+0x340>
 8006cde:	8a7b      	ldrh	r3, [r7, #18]
 8006ce0:	3301      	adds	r3, #1
 8006ce2:	827b      	strh	r3, [r7, #18]
 8006ce4:	8a7b      	ldrh	r3, [r7, #18]
 8006ce6:	029b      	lsls	r3, r3, #10
 8006ce8:	b29b      	uxth	r3, r3
 8006cea:	461a      	mov	r2, r3
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num);
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	461a      	mov	r2, r3
 8006cf6:	697b      	ldr	r3, [r7, #20]
 8006cf8:	781b      	ldrb	r3, [r3, #0]
 8006cfa:	009b      	lsls	r3, r3, #2
 8006cfc:	4413      	add	r3, r2
 8006cfe:	881b      	ldrh	r3, [r3, #0]
 8006d00:	b29b      	uxth	r3, r3
 8006d02:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d019      	beq.n	8006d3e <HAL_PCD_EP_Open+0x39a>
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	461a      	mov	r2, r3
 8006d10:	697b      	ldr	r3, [r7, #20]
 8006d12:	781b      	ldrb	r3, [r3, #0]
 8006d14:	009b      	lsls	r3, r3, #2
 8006d16:	441a      	add	r2, r3
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	4619      	mov	r1, r3
 8006d1e:	697b      	ldr	r3, [r7, #20]
 8006d20:	781b      	ldrb	r3, [r3, #0]
 8006d22:	009b      	lsls	r3, r3, #2
 8006d24:	440b      	add	r3, r1
 8006d26:	881b      	ldrh	r3, [r3, #0]
 8006d28:	b29b      	uxth	r3, r3
 8006d2a:	b219      	sxth	r1, r3
 8006d2c:	f640 730f 	movw	r3, #3855	; 0xf0f
 8006d30:	400b      	ands	r3, r1
 8006d32:	b219      	sxth	r1, r3
 8006d34:	4b14      	ldr	r3, [pc, #80]	; (8006d88 <HAL_PCD_EP_Open+0x3e4>)
 8006d36:	430b      	orrs	r3, r1
 8006d38:	b21b      	sxth	r3, r3
 8006d3a:	b29b      	uxth	r3, r3
 8006d3c:	8013      	strh	r3, [r2, #0]
      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_VALID);
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	461a      	mov	r2, r3
 8006d44:	697b      	ldr	r3, [r7, #20]
 8006d46:	781b      	ldrb	r3, [r3, #0]
 8006d48:	009b      	lsls	r3, r3, #2
 8006d4a:	4413      	add	r3, r2
 8006d4c:	881b      	ldrh	r3, [r3, #0]
 8006d4e:	b29b      	uxth	r3, r3
 8006d50:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006d54:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d58:	b29c      	uxth	r4, r3
 8006d5a:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8006d5e:	b29c      	uxth	r4, r3
 8006d60:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8006d64:	b29c      	uxth	r4, r3
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	461a      	mov	r2, r3
 8006d6c:	697b      	ldr	r3, [r7, #20]
 8006d6e:	781b      	ldrb	r3, [r3, #0]
 8006d70:	009b      	lsls	r3, r3, #2
 8006d72:	441a      	add	r2, r3
 8006d74:	4b02      	ldr	r3, [pc, #8]	; (8006d80 <HAL_PCD_EP_Open+0x3dc>)
 8006d76:	4323      	orrs	r3, r4
 8006d78:	b29b      	uxth	r3, r3
 8006d7a:	8013      	strh	r3, [r2, #0]
 8006d7c:	e19a      	b.n	80070b4 <HAL_PCD_EP_Open+0x710>
 8006d7e:	bf00      	nop
 8006d80:	ffff8080 	.word	0xffff8080
 8006d84:	ffff80c0 	.word	0xffff80c0
 8006d88:	ffffc080 	.word	0xffffc080
  }
  /*Double Buffer*/
  else
  {
    /*Set the endpoint as double buffered*/
    PCD_SET_EP_DBUF(hpcd->Instance, ep->num);
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	461a      	mov	r2, r3
 8006d92:	697b      	ldr	r3, [r7, #20]
 8006d94:	781b      	ldrb	r3, [r3, #0]
 8006d96:	009b      	lsls	r3, r3, #2
 8006d98:	441a      	add	r2, r3
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	4619      	mov	r1, r3
 8006da0:	697b      	ldr	r3, [r7, #20]
 8006da2:	781b      	ldrb	r3, [r3, #0]
 8006da4:	009b      	lsls	r3, r3, #2
 8006da6:	440b      	add	r3, r1
 8006da8:	881b      	ldrh	r3, [r3, #0]
 8006daa:	b29b      	uxth	r3, r3
 8006dac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006db0:	b29b      	uxth	r3, r3
 8006db2:	b219      	sxth	r1, r3
 8006db4:	f640 730f 	movw	r3, #3855	; 0xf0f
 8006db8:	400b      	ands	r3, r1
 8006dba:	b219      	sxth	r1, r3
 8006dbc:	4b6d      	ldr	r3, [pc, #436]	; (8006f74 <HAL_PCD_EP_Open+0x5d0>)
 8006dbe:	430b      	orrs	r3, r1
 8006dc0:	b21b      	sxth	r3, r3
 8006dc2:	b29b      	uxth	r3, r3
 8006dc4:	8013      	strh	r3, [r2, #0]
    /*Set buffer address for double buffered mode*/
    PCD_SET_EP_DBUF_ADDR(hpcd->Instance, ep->num,ep->pmaaddr0, ep->pmaaddr1);
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006dce:	b29b      	uxth	r3, r3
 8006dd0:	461a      	mov	r2, r3
 8006dd2:	697b      	ldr	r3, [r7, #20]
 8006dd4:	781b      	ldrb	r3, [r3, #0]
 8006dd6:	00db      	lsls	r3, r3, #3
 8006dd8:	4413      	add	r3, r2
 8006dda:	005b      	lsls	r3, r3, #1
 8006ddc:	461a      	mov	r2, r3
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	4413      	add	r3, r2
 8006de4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006de8:	461a      	mov	r2, r3
 8006dea:	697b      	ldr	r3, [r7, #20]
 8006dec:	88db      	ldrh	r3, [r3, #6]
 8006dee:	085b      	lsrs	r3, r3, #1
 8006df0:	b29b      	uxth	r3, r3
 8006df2:	005b      	lsls	r3, r3, #1
 8006df4:	6013      	str	r3, [r2, #0]
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006dfe:	b29b      	uxth	r3, r3
 8006e00:	461a      	mov	r2, r3
 8006e02:	697b      	ldr	r3, [r7, #20]
 8006e04:	781b      	ldrb	r3, [r3, #0]
 8006e06:	00db      	lsls	r3, r3, #3
 8006e08:	4413      	add	r3, r2
 8006e0a:	3304      	adds	r3, #4
 8006e0c:	005b      	lsls	r3, r3, #1
 8006e0e:	461a      	mov	r2, r3
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	4413      	add	r3, r2
 8006e16:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006e1a:	461a      	mov	r2, r3
 8006e1c:	697b      	ldr	r3, [r7, #20]
 8006e1e:	891b      	ldrh	r3, [r3, #8]
 8006e20:	085b      	lsrs	r3, r3, #1
 8006e22:	b29b      	uxth	r3, r3
 8006e24:	005b      	lsls	r3, r3, #1
 8006e26:	6013      	str	r3, [r2, #0]
    
    if (ep->is_in==0)
 8006e28:	697b      	ldr	r3, [r7, #20]
 8006e2a:	785b      	ldrb	r3, [r3, #1]
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	f040 80a7 	bne.w	8006f80 <HAL_PCD_EP_Open+0x5dc>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num);
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	461a      	mov	r2, r3
 8006e38:	697b      	ldr	r3, [r7, #20]
 8006e3a:	781b      	ldrb	r3, [r3, #0]
 8006e3c:	009b      	lsls	r3, r3, #2
 8006e3e:	4413      	add	r3, r2
 8006e40:	881b      	ldrh	r3, [r3, #0]
 8006e42:	b29b      	uxth	r3, r3
 8006e44:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d019      	beq.n	8006e80 <HAL_PCD_EP_Open+0x4dc>
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	461a      	mov	r2, r3
 8006e52:	697b      	ldr	r3, [r7, #20]
 8006e54:	781b      	ldrb	r3, [r3, #0]
 8006e56:	009b      	lsls	r3, r3, #2
 8006e58:	441a      	add	r2, r3
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	4619      	mov	r1, r3
 8006e60:	697b      	ldr	r3, [r7, #20]
 8006e62:	781b      	ldrb	r3, [r3, #0]
 8006e64:	009b      	lsls	r3, r3, #2
 8006e66:	440b      	add	r3, r1
 8006e68:	881b      	ldrh	r3, [r3, #0]
 8006e6a:	b29b      	uxth	r3, r3
 8006e6c:	b219      	sxth	r1, r3
 8006e6e:	f640 730f 	movw	r3, #3855	; 0xf0f
 8006e72:	400b      	ands	r3, r1
 8006e74:	b219      	sxth	r1, r3
 8006e76:	4b40      	ldr	r3, [pc, #256]	; (8006f78 <HAL_PCD_EP_Open+0x5d4>)
 8006e78:	430b      	orrs	r3, r1
 8006e7a:	b21b      	sxth	r3, r3
 8006e7c:	b29b      	uxth	r3, r3
 8006e7e:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num);
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	461a      	mov	r2, r3
 8006e86:	697b      	ldr	r3, [r7, #20]
 8006e88:	781b      	ldrb	r3, [r3, #0]
 8006e8a:	009b      	lsls	r3, r3, #2
 8006e8c:	4413      	add	r3, r2
 8006e8e:	881b      	ldrh	r3, [r3, #0]
 8006e90:	b29b      	uxth	r3, r3
 8006e92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d019      	beq.n	8006ece <HAL_PCD_EP_Open+0x52a>
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	461a      	mov	r2, r3
 8006ea0:	697b      	ldr	r3, [r7, #20]
 8006ea2:	781b      	ldrb	r3, [r3, #0]
 8006ea4:	009b      	lsls	r3, r3, #2
 8006ea6:	441a      	add	r2, r3
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	4619      	mov	r1, r3
 8006eae:	697b      	ldr	r3, [r7, #20]
 8006eb0:	781b      	ldrb	r3, [r3, #0]
 8006eb2:	009b      	lsls	r3, r3, #2
 8006eb4:	440b      	add	r3, r1
 8006eb6:	881b      	ldrh	r3, [r3, #0]
 8006eb8:	b29b      	uxth	r3, r3
 8006eba:	b219      	sxth	r1, r3
 8006ebc:	f640 730f 	movw	r3, #3855	; 0xf0f
 8006ec0:	400b      	ands	r3, r1
 8006ec2:	b219      	sxth	r1, r3
 8006ec4:	4b2d      	ldr	r3, [pc, #180]	; (8006f7c <HAL_PCD_EP_Open+0x5d8>)
 8006ec6:	430b      	orrs	r3, r1
 8006ec8:	b21b      	sxth	r3, r3
 8006eca:	b29b      	uxth	r3, r3
 8006ecc:	8013      	strh	r3, [r2, #0]
      
      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(hpcd->Instance, ep->num);
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	461a      	mov	r2, r3
 8006ed4:	697b      	ldr	r3, [r7, #20]
 8006ed6:	781b      	ldrb	r3, [r3, #0]
 8006ed8:	009b      	lsls	r3, r3, #2
 8006eda:	441a      	add	r2, r3
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	4619      	mov	r1, r3
 8006ee2:	697b      	ldr	r3, [r7, #20]
 8006ee4:	781b      	ldrb	r3, [r3, #0]
 8006ee6:	009b      	lsls	r3, r3, #2
 8006ee8:	440b      	add	r3, r1
 8006eea:	881b      	ldrh	r3, [r3, #0]
 8006eec:	b29b      	uxth	r3, r3
 8006eee:	b219      	sxth	r1, r3
 8006ef0:	f640 730f 	movw	r3, #3855	; 0xf0f
 8006ef4:	400b      	ands	r3, r1
 8006ef6:	b219      	sxth	r1, r3
 8006ef8:	4b20      	ldr	r3, [pc, #128]	; (8006f7c <HAL_PCD_EP_Open+0x5d8>)
 8006efa:	430b      	orrs	r3, r1
 8006efc:	b21b      	sxth	r3, r3
 8006efe:	b29b      	uxth	r3, r3
 8006f00:	8013      	strh	r3, [r2, #0]
      
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_VALID);
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	461a      	mov	r2, r3
 8006f08:	697b      	ldr	r3, [r7, #20]
 8006f0a:	781b      	ldrb	r3, [r3, #0]
 8006f0c:	009b      	lsls	r3, r3, #2
 8006f0e:	4413      	add	r3, r2
 8006f10:	881b      	ldrh	r3, [r3, #0]
 8006f12:	b29b      	uxth	r3, r3
 8006f14:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006f18:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f1c:	b29c      	uxth	r4, r3
 8006f1e:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8006f22:	b29c      	uxth	r4, r3
 8006f24:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8006f28:	b29c      	uxth	r4, r3
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	461a      	mov	r2, r3
 8006f30:	697b      	ldr	r3, [r7, #20]
 8006f32:	781b      	ldrb	r3, [r3, #0]
 8006f34:	009b      	lsls	r3, r3, #2
 8006f36:	441a      	add	r2, r3
 8006f38:	4b0e      	ldr	r3, [pc, #56]	; (8006f74 <HAL_PCD_EP_Open+0x5d0>)
 8006f3a:	4323      	orrs	r3, r4
 8006f3c:	b29b      	uxth	r3, r3
 8006f3e:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_DIS);
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	461a      	mov	r2, r3
 8006f46:	697b      	ldr	r3, [r7, #20]
 8006f48:	781b      	ldrb	r3, [r3, #0]
 8006f4a:	009b      	lsls	r3, r3, #2
 8006f4c:	4413      	add	r3, r2
 8006f4e:	881b      	ldrh	r3, [r3, #0]
 8006f50:	b29b      	uxth	r3, r3
 8006f52:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006f56:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006f5a:	b29c      	uxth	r4, r3
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	461a      	mov	r2, r3
 8006f62:	697b      	ldr	r3, [r7, #20]
 8006f64:	781b      	ldrb	r3, [r3, #0]
 8006f66:	009b      	lsls	r3, r3, #2
 8006f68:	441a      	add	r2, r3
 8006f6a:	4b02      	ldr	r3, [pc, #8]	; (8006f74 <HAL_PCD_EP_Open+0x5d0>)
 8006f6c:	4323      	orrs	r3, r4
 8006f6e:	b29b      	uxth	r3, r3
 8006f70:	8013      	strh	r3, [r2, #0]
 8006f72:	e09f      	b.n	80070b4 <HAL_PCD_EP_Open+0x710>
 8006f74:	ffff8080 	.word	0xffff8080
 8006f78:	ffffc080 	.word	0xffffc080
 8006f7c:	ffff80c0 	.word	0xffff80c0
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num);
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	461a      	mov	r2, r3
 8006f86:	697b      	ldr	r3, [r7, #20]
 8006f88:	781b      	ldrb	r3, [r3, #0]
 8006f8a:	009b      	lsls	r3, r3, #2
 8006f8c:	4413      	add	r3, r2
 8006f8e:	881b      	ldrh	r3, [r3, #0]
 8006f90:	b29b      	uxth	r3, r3
 8006f92:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d019      	beq.n	8006fce <HAL_PCD_EP_Open+0x62a>
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	461a      	mov	r2, r3
 8006fa0:	697b      	ldr	r3, [r7, #20]
 8006fa2:	781b      	ldrb	r3, [r3, #0]
 8006fa4:	009b      	lsls	r3, r3, #2
 8006fa6:	441a      	add	r2, r3
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	4619      	mov	r1, r3
 8006fae:	697b      	ldr	r3, [r7, #20]
 8006fb0:	781b      	ldrb	r3, [r3, #0]
 8006fb2:	009b      	lsls	r3, r3, #2
 8006fb4:	440b      	add	r3, r1
 8006fb6:	881b      	ldrh	r3, [r3, #0]
 8006fb8:	b29b      	uxth	r3, r3
 8006fba:	b219      	sxth	r1, r3
 8006fbc:	f640 730f 	movw	r3, #3855	; 0xf0f
 8006fc0:	400b      	ands	r3, r1
 8006fc2:	b219      	sxth	r1, r3
 8006fc4:	4b40      	ldr	r3, [pc, #256]	; (80070c8 <HAL_PCD_EP_Open+0x724>)
 8006fc6:	430b      	orrs	r3, r1
 8006fc8:	b21b      	sxth	r3, r3
 8006fca:	b29b      	uxth	r3, r3
 8006fcc:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num);
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	461a      	mov	r2, r3
 8006fd4:	697b      	ldr	r3, [r7, #20]
 8006fd6:	781b      	ldrb	r3, [r3, #0]
 8006fd8:	009b      	lsls	r3, r3, #2
 8006fda:	4413      	add	r3, r2
 8006fdc:	881b      	ldrh	r3, [r3, #0]
 8006fde:	b29b      	uxth	r3, r3
 8006fe0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d019      	beq.n	800701c <HAL_PCD_EP_Open+0x678>
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	461a      	mov	r2, r3
 8006fee:	697b      	ldr	r3, [r7, #20]
 8006ff0:	781b      	ldrb	r3, [r3, #0]
 8006ff2:	009b      	lsls	r3, r3, #2
 8006ff4:	441a      	add	r2, r3
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	4619      	mov	r1, r3
 8006ffc:	697b      	ldr	r3, [r7, #20]
 8006ffe:	781b      	ldrb	r3, [r3, #0]
 8007000:	009b      	lsls	r3, r3, #2
 8007002:	440b      	add	r3, r1
 8007004:	881b      	ldrh	r3, [r3, #0]
 8007006:	b29b      	uxth	r3, r3
 8007008:	b219      	sxth	r1, r3
 800700a:	f640 730f 	movw	r3, #3855	; 0xf0f
 800700e:	400b      	ands	r3, r1
 8007010:	b219      	sxth	r1, r3
 8007012:	4b2e      	ldr	r3, [pc, #184]	; (80070cc <HAL_PCD_EP_Open+0x728>)
 8007014:	430b      	orrs	r3, r1
 8007016:	b21b      	sxth	r3, r3
 8007018:	b29b      	uxth	r3, r3
 800701a:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(hpcd->Instance, ep->num);
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	461a      	mov	r2, r3
 8007022:	697b      	ldr	r3, [r7, #20]
 8007024:	781b      	ldrb	r3, [r3, #0]
 8007026:	009b      	lsls	r3, r3, #2
 8007028:	441a      	add	r2, r3
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	4619      	mov	r1, r3
 8007030:	697b      	ldr	r3, [r7, #20]
 8007032:	781b      	ldrb	r3, [r3, #0]
 8007034:	009b      	lsls	r3, r3, #2
 8007036:	440b      	add	r3, r1
 8007038:	881b      	ldrh	r3, [r3, #0]
 800703a:	b29b      	uxth	r3, r3
 800703c:	b219      	sxth	r1, r3
 800703e:	f640 730f 	movw	r3, #3855	; 0xf0f
 8007042:	400b      	ands	r3, r1
 8007044:	b219      	sxth	r1, r3
 8007046:	4b20      	ldr	r3, [pc, #128]	; (80070c8 <HAL_PCD_EP_Open+0x724>)
 8007048:	430b      	orrs	r3, r1
 800704a:	b21b      	sxth	r3, r3
 800704c:	b29b      	uxth	r3, r3
 800704e:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_DIS);
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	461a      	mov	r2, r3
 8007056:	697b      	ldr	r3, [r7, #20]
 8007058:	781b      	ldrb	r3, [r3, #0]
 800705a:	009b      	lsls	r3, r3, #2
 800705c:	4413      	add	r3, r2
 800705e:	881b      	ldrh	r3, [r3, #0]
 8007060:	b29b      	uxth	r3, r3
 8007062:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007066:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800706a:	b29c      	uxth	r4, r3
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	461a      	mov	r2, r3
 8007072:	697b      	ldr	r3, [r7, #20]
 8007074:	781b      	ldrb	r3, [r3, #0]
 8007076:	009b      	lsls	r3, r3, #2
 8007078:	441a      	add	r2, r3
 800707a:	4b15      	ldr	r3, [pc, #84]	; (80070d0 <HAL_PCD_EP_Open+0x72c>)
 800707c:	4323      	orrs	r3, r4
 800707e:	b29b      	uxth	r3, r3
 8007080:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_DIS);
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	461a      	mov	r2, r3
 8007088:	697b      	ldr	r3, [r7, #20]
 800708a:	781b      	ldrb	r3, [r3, #0]
 800708c:	009b      	lsls	r3, r3, #2
 800708e:	4413      	add	r3, r2
 8007090:	881b      	ldrh	r3, [r3, #0]
 8007092:	b29b      	uxth	r3, r3
 8007094:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007098:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800709c:	b29c      	uxth	r4, r3
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	461a      	mov	r2, r3
 80070a4:	697b      	ldr	r3, [r7, #20]
 80070a6:	781b      	ldrb	r3, [r3, #0]
 80070a8:	009b      	lsls	r3, r3, #2
 80070aa:	441a      	add	r2, r3
 80070ac:	4b08      	ldr	r3, [pc, #32]	; (80070d0 <HAL_PCD_EP_Open+0x72c>)
 80070ae:	4323      	orrs	r3, r4
 80070b0:	b29b      	uxth	r3, r3
 80070b2:	8013      	strh	r3, [r2, #0]
    }
  } 
  
  __HAL_UNLOCK(hpcd);   
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	2200      	movs	r2, #0
 80070b8:	f883 2370 	strb.w	r2, [r3, #880]	; 0x370
  return ret;
 80070bc:	7c7b      	ldrb	r3, [r7, #17]
}
 80070be:	4618      	mov	r0, r3
 80070c0:	3718      	adds	r7, #24
 80070c2:	46bd      	mov	sp, r7
 80070c4:	bc90      	pop	{r4, r7}
 80070c6:	4770      	bx	lr
 80070c8:	ffffc080 	.word	0xffffc080
 80070cc:	ffff80c0 	.word	0xffff80c0
 80070d0:	ffff8080 	.word	0xffff8080

080070d4 <HAL_PCD_EP_Close>:
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{  
 80070d4:	b490      	push	{r4, r7}
 80070d6:	b084      	sub	sp, #16
 80070d8:	af00      	add	r7, sp, #0
 80070da:	6078      	str	r0, [r7, #4]
 80070dc:	460b      	mov	r3, r1
 80070de:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;
  
  if ((ep_addr & 0x80) == 0x80)
 80070e0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	da0b      	bge.n	8007100 <HAL_PCD_EP_Close+0x2c>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 80070e8:	78fb      	ldrb	r3, [r7, #3]
 80070ea:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80070ee:	4613      	mov	r3, r2
 80070f0:	00db      	lsls	r3, r3, #3
 80070f2:	1a9b      	subs	r3, r3, r2
 80070f4:	009b      	lsls	r3, r3, #2
 80070f6:	3328      	adds	r3, #40	; 0x28
 80070f8:	687a      	ldr	r2, [r7, #4]
 80070fa:	4413      	add	r3, r2
 80070fc:	60fb      	str	r3, [r7, #12]
 80070fe:	e00c      	b.n	800711a <HAL_PCD_EP_Close+0x46>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8007100:	78fb      	ldrb	r3, [r7, #3]
 8007102:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007106:	4613      	mov	r3, r2
 8007108:	00db      	lsls	r3, r3, #3
 800710a:	1a9b      	subs	r3, r3, r2
 800710c:	009b      	lsls	r3, r3, #2
 800710e:	f503 73e4 	add.w	r3, r3, #456	; 0x1c8
 8007112:	687a      	ldr	r2, [r7, #4]
 8007114:	4413      	add	r3, r2
 8007116:	3304      	adds	r3, #4
 8007118:	60fb      	str	r3, [r7, #12]
  }
  ep->num   = ep_addr & 0x7F;
 800711a:	78fb      	ldrb	r3, [r7, #3]
 800711c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007120:	b2da      	uxtb	r2, r3
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	701a      	strb	r2, [r3, #0]
  
  ep->is_in = (0x80 & ep_addr) != 0;
 8007126:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800712a:	b2db      	uxtb	r3, r3
 800712c:	09db      	lsrs	r3, r3, #7
 800712e:	b2db      	uxtb	r3, r3
 8007130:	461a      	mov	r2, r3
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	705a      	strb	r2, [r3, #1]
  
  __HAL_LOCK(hpcd); 
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	f893 3370 	ldrb.w	r3, [r3, #880]	; 0x370
 800713c:	2b01      	cmp	r3, #1
 800713e:	d101      	bne.n	8007144 <HAL_PCD_EP_Close+0x70>
 8007140:	2302      	movs	r3, #2
 8007142:	e1d4      	b.n	80074ee <HAL_PCD_EP_Close+0x41a>
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	2201      	movs	r2, #1
 8007148:	f883 2370 	strb.w	r2, [r3, #880]	; 0x370

  if (ep->doublebuffer == 0) 
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	7a9b      	ldrb	r3, [r3, #10]
 8007150:	2b00      	cmp	r3, #0
 8007152:	f040 8086 	bne.w	8007262 <HAL_PCD_EP_Close+0x18e>
  {
    if (ep->is_in)
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	785b      	ldrb	r3, [r3, #1]
 800715a:	2b00      	cmp	r3, #0
 800715c:	d040      	beq.n	80071e0 <HAL_PCD_EP_Close+0x10c>
    {
      PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num);
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	461a      	mov	r2, r3
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	781b      	ldrb	r3, [r3, #0]
 8007168:	009b      	lsls	r3, r3, #2
 800716a:	4413      	add	r3, r2
 800716c:	881b      	ldrh	r3, [r3, #0]
 800716e:	b29b      	uxth	r3, r3
 8007170:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007174:	2b00      	cmp	r3, #0
 8007176:	d019      	beq.n	80071ac <HAL_PCD_EP_Close+0xd8>
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	461a      	mov	r2, r3
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	781b      	ldrb	r3, [r3, #0]
 8007182:	009b      	lsls	r3, r3, #2
 8007184:	441a      	add	r2, r3
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	4619      	mov	r1, r3
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	781b      	ldrb	r3, [r3, #0]
 8007190:	009b      	lsls	r3, r3, #2
 8007192:	440b      	add	r3, r1
 8007194:	881b      	ldrh	r3, [r3, #0]
 8007196:	b29b      	uxth	r3, r3
 8007198:	b219      	sxth	r1, r3
 800719a:	f640 730f 	movw	r3, #3855	; 0xf0f
 800719e:	400b      	ands	r3, r1
 80071a0:	b219      	sxth	r1, r3
 80071a2:	4b80      	ldr	r3, [pc, #512]	; (80073a4 <HAL_PCD_EP_Close+0x2d0>)
 80071a4:	430b      	orrs	r3, r1
 80071a6:	b21b      	sxth	r3, r3
 80071a8:	b29b      	uxth	r3, r3
 80071aa:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_DIS); 
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	461a      	mov	r2, r3
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	781b      	ldrb	r3, [r3, #0]
 80071b6:	009b      	lsls	r3, r3, #2
 80071b8:	4413      	add	r3, r2
 80071ba:	881b      	ldrh	r3, [r3, #0]
 80071bc:	b29b      	uxth	r3, r3
 80071be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80071c2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80071c6:	b29c      	uxth	r4, r3
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	461a      	mov	r2, r3
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	781b      	ldrb	r3, [r3, #0]
 80071d2:	009b      	lsls	r3, r3, #2
 80071d4:	441a      	add	r2, r3
 80071d6:	4b74      	ldr	r3, [pc, #464]	; (80073a8 <HAL_PCD_EP_Close+0x2d4>)
 80071d8:	4323      	orrs	r3, r4
 80071da:	b29b      	uxth	r3, r3
 80071dc:	8013      	strh	r3, [r2, #0]
 80071de:	e181      	b.n	80074e4 <HAL_PCD_EP_Close+0x410>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num);
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	461a      	mov	r2, r3
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	781b      	ldrb	r3, [r3, #0]
 80071ea:	009b      	lsls	r3, r3, #2
 80071ec:	4413      	add	r3, r2
 80071ee:	881b      	ldrh	r3, [r3, #0]
 80071f0:	b29b      	uxth	r3, r3
 80071f2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d019      	beq.n	800722e <HAL_PCD_EP_Close+0x15a>
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	461a      	mov	r2, r3
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	781b      	ldrb	r3, [r3, #0]
 8007204:	009b      	lsls	r3, r3, #2
 8007206:	441a      	add	r2, r3
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	4619      	mov	r1, r3
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	781b      	ldrb	r3, [r3, #0]
 8007212:	009b      	lsls	r3, r3, #2
 8007214:	440b      	add	r3, r1
 8007216:	881b      	ldrh	r3, [r3, #0]
 8007218:	b29b      	uxth	r3, r3
 800721a:	b219      	sxth	r1, r3
 800721c:	f640 730f 	movw	r3, #3855	; 0xf0f
 8007220:	400b      	ands	r3, r1
 8007222:	b219      	sxth	r1, r3
 8007224:	4b61      	ldr	r3, [pc, #388]	; (80073ac <HAL_PCD_EP_Close+0x2d8>)
 8007226:	430b      	orrs	r3, r1
 8007228:	b21b      	sxth	r3, r3
 800722a:	b29b      	uxth	r3, r3
 800722c:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_DIS);
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	461a      	mov	r2, r3
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	781b      	ldrb	r3, [r3, #0]
 8007238:	009b      	lsls	r3, r3, #2
 800723a:	4413      	add	r3, r2
 800723c:	881b      	ldrh	r3, [r3, #0]
 800723e:	b29b      	uxth	r3, r3
 8007240:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007244:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007248:	b29c      	uxth	r4, r3
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	461a      	mov	r2, r3
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	781b      	ldrb	r3, [r3, #0]
 8007254:	009b      	lsls	r3, r3, #2
 8007256:	441a      	add	r2, r3
 8007258:	4b53      	ldr	r3, [pc, #332]	; (80073a8 <HAL_PCD_EP_Close+0x2d4>)
 800725a:	4323      	orrs	r3, r4
 800725c:	b29b      	uxth	r3, r3
 800725e:	8013      	strh	r3, [r2, #0]
 8007260:	e140      	b.n	80074e4 <HAL_PCD_EP_Close+0x410>
    }
  }
  /*Double Buffer*/
  else
  { 
    if (ep->is_in==0)
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	785b      	ldrb	r3, [r3, #1]
 8007266:	2b00      	cmp	r3, #0
 8007268:	f040 80a2 	bne.w	80073b0 <HAL_PCD_EP_Close+0x2dc>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num);
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	461a      	mov	r2, r3
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	781b      	ldrb	r3, [r3, #0]
 8007276:	009b      	lsls	r3, r3, #2
 8007278:	4413      	add	r3, r2
 800727a:	881b      	ldrh	r3, [r3, #0]
 800727c:	b29b      	uxth	r3, r3
 800727e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007282:	2b00      	cmp	r3, #0
 8007284:	d019      	beq.n	80072ba <HAL_PCD_EP_Close+0x1e6>
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	461a      	mov	r2, r3
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	781b      	ldrb	r3, [r3, #0]
 8007290:	009b      	lsls	r3, r3, #2
 8007292:	441a      	add	r2, r3
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	4619      	mov	r1, r3
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	781b      	ldrb	r3, [r3, #0]
 800729e:	009b      	lsls	r3, r3, #2
 80072a0:	440b      	add	r3, r1
 80072a2:	881b      	ldrh	r3, [r3, #0]
 80072a4:	b29b      	uxth	r3, r3
 80072a6:	b219      	sxth	r1, r3
 80072a8:	f640 730f 	movw	r3, #3855	; 0xf0f
 80072ac:	400b      	ands	r3, r1
 80072ae:	b219      	sxth	r1, r3
 80072b0:	4b3e      	ldr	r3, [pc, #248]	; (80073ac <HAL_PCD_EP_Close+0x2d8>)
 80072b2:	430b      	orrs	r3, r1
 80072b4:	b21b      	sxth	r3, r3
 80072b6:	b29b      	uxth	r3, r3
 80072b8:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num);
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	461a      	mov	r2, r3
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	781b      	ldrb	r3, [r3, #0]
 80072c4:	009b      	lsls	r3, r3, #2
 80072c6:	4413      	add	r3, r2
 80072c8:	881b      	ldrh	r3, [r3, #0]
 80072ca:	b29b      	uxth	r3, r3
 80072cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d019      	beq.n	8007308 <HAL_PCD_EP_Close+0x234>
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	461a      	mov	r2, r3
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	781b      	ldrb	r3, [r3, #0]
 80072de:	009b      	lsls	r3, r3, #2
 80072e0:	441a      	add	r2, r3
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	4619      	mov	r1, r3
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	781b      	ldrb	r3, [r3, #0]
 80072ec:	009b      	lsls	r3, r3, #2
 80072ee:	440b      	add	r3, r1
 80072f0:	881b      	ldrh	r3, [r3, #0]
 80072f2:	b29b      	uxth	r3, r3
 80072f4:	b219      	sxth	r1, r3
 80072f6:	f640 730f 	movw	r3, #3855	; 0xf0f
 80072fa:	400b      	ands	r3, r1
 80072fc:	b219      	sxth	r1, r3
 80072fe:	4b29      	ldr	r3, [pc, #164]	; (80073a4 <HAL_PCD_EP_Close+0x2d0>)
 8007300:	430b      	orrs	r3, r1
 8007302:	b21b      	sxth	r3, r3
 8007304:	b29b      	uxth	r3, r3
 8007306:	8013      	strh	r3, [r2, #0]
      
      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(hpcd->Instance, ep->num);
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	461a      	mov	r2, r3
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	781b      	ldrb	r3, [r3, #0]
 8007312:	009b      	lsls	r3, r3, #2
 8007314:	441a      	add	r2, r3
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	4619      	mov	r1, r3
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	781b      	ldrb	r3, [r3, #0]
 8007320:	009b      	lsls	r3, r3, #2
 8007322:	440b      	add	r3, r1
 8007324:	881b      	ldrh	r3, [r3, #0]
 8007326:	b29b      	uxth	r3, r3
 8007328:	b219      	sxth	r1, r3
 800732a:	f640 730f 	movw	r3, #3855	; 0xf0f
 800732e:	400b      	ands	r3, r1
 8007330:	b219      	sxth	r1, r3
 8007332:	4b1c      	ldr	r3, [pc, #112]	; (80073a4 <HAL_PCD_EP_Close+0x2d0>)
 8007334:	430b      	orrs	r3, r1
 8007336:	b21b      	sxth	r3, r3
 8007338:	b29b      	uxth	r3, r3
 800733a:	8013      	strh	r3, [r2, #0]
      
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_DIS);
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	461a      	mov	r2, r3
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	781b      	ldrb	r3, [r3, #0]
 8007346:	009b      	lsls	r3, r3, #2
 8007348:	4413      	add	r3, r2
 800734a:	881b      	ldrh	r3, [r3, #0]
 800734c:	b29b      	uxth	r3, r3
 800734e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007352:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007356:	b29c      	uxth	r4, r3
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	461a      	mov	r2, r3
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	781b      	ldrb	r3, [r3, #0]
 8007362:	009b      	lsls	r3, r3, #2
 8007364:	441a      	add	r2, r3
 8007366:	4b10      	ldr	r3, [pc, #64]	; (80073a8 <HAL_PCD_EP_Close+0x2d4>)
 8007368:	4323      	orrs	r3, r4
 800736a:	b29b      	uxth	r3, r3
 800736c:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_DIS);
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	461a      	mov	r2, r3
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	781b      	ldrb	r3, [r3, #0]
 8007378:	009b      	lsls	r3, r3, #2
 800737a:	4413      	add	r3, r2
 800737c:	881b      	ldrh	r3, [r3, #0]
 800737e:	b29b      	uxth	r3, r3
 8007380:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007384:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007388:	b29c      	uxth	r4, r3
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	461a      	mov	r2, r3
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	781b      	ldrb	r3, [r3, #0]
 8007394:	009b      	lsls	r3, r3, #2
 8007396:	441a      	add	r2, r3
 8007398:	4b03      	ldr	r3, [pc, #12]	; (80073a8 <HAL_PCD_EP_Close+0x2d4>)
 800739a:	4323      	orrs	r3, r4
 800739c:	b29b      	uxth	r3, r3
 800739e:	8013      	strh	r3, [r2, #0]
 80073a0:	e0a0      	b.n	80074e4 <HAL_PCD_EP_Close+0x410>
 80073a2:	bf00      	nop
 80073a4:	ffff80c0 	.word	0xffff80c0
 80073a8:	ffff8080 	.word	0xffff8080
 80073ac:	ffffc080 	.word	0xffffc080
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num);
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	461a      	mov	r2, r3
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	781b      	ldrb	r3, [r3, #0]
 80073ba:	009b      	lsls	r3, r3, #2
 80073bc:	4413      	add	r3, r2
 80073be:	881b      	ldrh	r3, [r3, #0]
 80073c0:	b29b      	uxth	r3, r3
 80073c2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d019      	beq.n	80073fe <HAL_PCD_EP_Close+0x32a>
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	461a      	mov	r2, r3
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	781b      	ldrb	r3, [r3, #0]
 80073d4:	009b      	lsls	r3, r3, #2
 80073d6:	441a      	add	r2, r3
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	4619      	mov	r1, r3
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	781b      	ldrb	r3, [r3, #0]
 80073e2:	009b      	lsls	r3, r3, #2
 80073e4:	440b      	add	r3, r1
 80073e6:	881b      	ldrh	r3, [r3, #0]
 80073e8:	b29b      	uxth	r3, r3
 80073ea:	b219      	sxth	r1, r3
 80073ec:	f640 730f 	movw	r3, #3855	; 0xf0f
 80073f0:	400b      	ands	r3, r1
 80073f2:	b219      	sxth	r1, r3
 80073f4:	4b40      	ldr	r3, [pc, #256]	; (80074f8 <HAL_PCD_EP_Close+0x424>)
 80073f6:	430b      	orrs	r3, r1
 80073f8:	b21b      	sxth	r3, r3
 80073fa:	b29b      	uxth	r3, r3
 80073fc:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num);
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	461a      	mov	r2, r3
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	781b      	ldrb	r3, [r3, #0]
 8007408:	009b      	lsls	r3, r3, #2
 800740a:	4413      	add	r3, r2
 800740c:	881b      	ldrh	r3, [r3, #0]
 800740e:	b29b      	uxth	r3, r3
 8007410:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007414:	2b00      	cmp	r3, #0
 8007416:	d019      	beq.n	800744c <HAL_PCD_EP_Close+0x378>
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	461a      	mov	r2, r3
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	781b      	ldrb	r3, [r3, #0]
 8007422:	009b      	lsls	r3, r3, #2
 8007424:	441a      	add	r2, r3
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	4619      	mov	r1, r3
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	781b      	ldrb	r3, [r3, #0]
 8007430:	009b      	lsls	r3, r3, #2
 8007432:	440b      	add	r3, r1
 8007434:	881b      	ldrh	r3, [r3, #0]
 8007436:	b29b      	uxth	r3, r3
 8007438:	b219      	sxth	r1, r3
 800743a:	f640 730f 	movw	r3, #3855	; 0xf0f
 800743e:	400b      	ands	r3, r1
 8007440:	b219      	sxth	r1, r3
 8007442:	4b2e      	ldr	r3, [pc, #184]	; (80074fc <HAL_PCD_EP_Close+0x428>)
 8007444:	430b      	orrs	r3, r1
 8007446:	b21b      	sxth	r3, r3
 8007448:	b29b      	uxth	r3, r3
 800744a:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(hpcd->Instance, ep->num);
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	461a      	mov	r2, r3
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	781b      	ldrb	r3, [r3, #0]
 8007456:	009b      	lsls	r3, r3, #2
 8007458:	441a      	add	r2, r3
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	4619      	mov	r1, r3
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	781b      	ldrb	r3, [r3, #0]
 8007464:	009b      	lsls	r3, r3, #2
 8007466:	440b      	add	r3, r1
 8007468:	881b      	ldrh	r3, [r3, #0]
 800746a:	b29b      	uxth	r3, r3
 800746c:	b219      	sxth	r1, r3
 800746e:	f640 730f 	movw	r3, #3855	; 0xf0f
 8007472:	400b      	ands	r3, r1
 8007474:	b219      	sxth	r1, r3
 8007476:	4b20      	ldr	r3, [pc, #128]	; (80074f8 <HAL_PCD_EP_Close+0x424>)
 8007478:	430b      	orrs	r3, r1
 800747a:	b21b      	sxth	r3, r3
 800747c:	b29b      	uxth	r3, r3
 800747e:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_DIS);
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	461a      	mov	r2, r3
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	781b      	ldrb	r3, [r3, #0]
 800748a:	009b      	lsls	r3, r3, #2
 800748c:	4413      	add	r3, r2
 800748e:	881b      	ldrh	r3, [r3, #0]
 8007490:	b29b      	uxth	r3, r3
 8007492:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007496:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800749a:	b29c      	uxth	r4, r3
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	461a      	mov	r2, r3
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	781b      	ldrb	r3, [r3, #0]
 80074a6:	009b      	lsls	r3, r3, #2
 80074a8:	441a      	add	r2, r3
 80074aa:	4b15      	ldr	r3, [pc, #84]	; (8007500 <HAL_PCD_EP_Close+0x42c>)
 80074ac:	4323      	orrs	r3, r4
 80074ae:	b29b      	uxth	r3, r3
 80074b0:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_DIS);
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	461a      	mov	r2, r3
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	781b      	ldrb	r3, [r3, #0]
 80074bc:	009b      	lsls	r3, r3, #2
 80074be:	4413      	add	r3, r2
 80074c0:	881b      	ldrh	r3, [r3, #0]
 80074c2:	b29b      	uxth	r3, r3
 80074c4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80074c8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80074cc:	b29c      	uxth	r4, r3
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	461a      	mov	r2, r3
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	781b      	ldrb	r3, [r3, #0]
 80074d8:	009b      	lsls	r3, r3, #2
 80074da:	441a      	add	r2, r3
 80074dc:	4b08      	ldr	r3, [pc, #32]	; (8007500 <HAL_PCD_EP_Close+0x42c>)
 80074de:	4323      	orrs	r3, r4
 80074e0:	b29b      	uxth	r3, r3
 80074e2:	8013      	strh	r3, [r2, #0]
    }
  } 
  
  __HAL_UNLOCK(hpcd);   
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	2200      	movs	r2, #0
 80074e8:	f883 2370 	strb.w	r2, [r3, #880]	; 0x370
  return HAL_OK;
 80074ec:	2300      	movs	r3, #0
}
 80074ee:	4618      	mov	r0, r3
 80074f0:	3710      	adds	r7, #16
 80074f2:	46bd      	mov	sp, r7
 80074f4:	bc90      	pop	{r4, r7}
 80074f6:	4770      	bx	lr
 80074f8:	ffffc080 	.word	0xffffc080
 80074fc:	ffff80c0 	.word	0xffff80c0
 8007500:	ffff8080 	.word	0xffff8080

08007504 <HAL_PCD_EP_Receive>:
  * @param  pBuf: pointer to the reception buffer   
  * @param  len: amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8007504:	b490      	push	{r4, r7}
 8007506:	b088      	sub	sp, #32
 8007508:	af00      	add	r7, sp, #0
 800750a:	60f8      	str	r0, [r7, #12]
 800750c:	607a      	str	r2, [r7, #4]
 800750e:	603b      	str	r3, [r7, #0]
 8007510:	460b      	mov	r3, r1
 8007512:	72fb      	strb	r3, [r7, #11]
  
 PCD_EPTypeDef *ep;
  
  ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8007514:	7afb      	ldrb	r3, [r7, #11]
 8007516:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800751a:	4613      	mov	r3, r2
 800751c:	00db      	lsls	r3, r3, #3
 800751e:	1a9b      	subs	r3, r3, r2
 8007520:	009b      	lsls	r3, r3, #2
 8007522:	f503 73e4 	add.w	r3, r3, #456	; 0x1c8
 8007526:	68fa      	ldr	r2, [r7, #12]
 8007528:	4413      	add	r3, r2
 800752a:	3304      	adds	r3, #4
 800752c:	61bb      	str	r3, [r7, #24]
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
 800752e:	69bb      	ldr	r3, [r7, #24]
 8007530:	687a      	ldr	r2, [r7, #4]
 8007532:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8007534:	69bb      	ldr	r3, [r7, #24]
 8007536:	683a      	ldr	r2, [r7, #0]
 8007538:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0;
 800753a:	69bb      	ldr	r3, [r7, #24]
 800753c:	2200      	movs	r2, #0
 800753e:	619a      	str	r2, [r3, #24]
  ep->is_in = 0;
 8007540:	69bb      	ldr	r3, [r7, #24]
 8007542:	2200      	movs	r2, #0
 8007544:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & 0x7F;
 8007546:	7afb      	ldrb	r3, [r7, #11]
 8007548:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800754c:	b2da      	uxtb	r2, r3
 800754e:	69bb      	ldr	r3, [r7, #24]
 8007550:	701a      	strb	r2, [r3, #0]
   
  __HAL_LOCK(hpcd); 
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	f893 3370 	ldrb.w	r3, [r3, #880]	; 0x370
 8007558:	2b01      	cmp	r3, #1
 800755a:	d101      	bne.n	8007560 <HAL_PCD_EP_Receive+0x5c>
 800755c:	2302      	movs	r3, #2
 800755e:	e0de      	b.n	800771e <HAL_PCD_EP_Receive+0x21a>
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	2201      	movs	r2, #1
 8007564:	f883 2370 	strb.w	r2, [r3, #880]	; 0x370
   
  /* Multi packet transfer*/
  if (ep->xfer_len > ep->maxpacket)
 8007568:	69bb      	ldr	r3, [r7, #24]
 800756a:	695a      	ldr	r2, [r3, #20]
 800756c:	69bb      	ldr	r3, [r7, #24]
 800756e:	68db      	ldr	r3, [r3, #12]
 8007570:	429a      	cmp	r2, r3
 8007572:	d909      	bls.n	8007588 <HAL_PCD_EP_Receive+0x84>
  {
    len=ep->maxpacket;
 8007574:	69bb      	ldr	r3, [r7, #24]
 8007576:	68db      	ldr	r3, [r3, #12]
 8007578:	603b      	str	r3, [r7, #0]
    ep->xfer_len-=len; 
 800757a:	69bb      	ldr	r3, [r7, #24]
 800757c:	695a      	ldr	r2, [r3, #20]
 800757e:	683b      	ldr	r3, [r7, #0]
 8007580:	1ad2      	subs	r2, r2, r3
 8007582:	69bb      	ldr	r3, [r7, #24]
 8007584:	615a      	str	r2, [r3, #20]
 8007586:	e005      	b.n	8007594 <HAL_PCD_EP_Receive+0x90>
  }
  else
  {
    len=ep->xfer_len;
 8007588:	69bb      	ldr	r3, [r7, #24]
 800758a:	695b      	ldr	r3, [r3, #20]
 800758c:	603b      	str	r3, [r7, #0]
    ep->xfer_len =0;
 800758e:	69bb      	ldr	r3, [r7, #24]
 8007590:	2200      	movs	r2, #0
 8007592:	615a      	str	r2, [r3, #20]
  }
  
  /* configure and validate Rx endpoint */
  if (ep->doublebuffer == 0) 
 8007594:	69bb      	ldr	r3, [r7, #24]
 8007596:	7a9b      	ldrb	r3, [r3, #10]
 8007598:	2b00      	cmp	r3, #0
 800759a:	d13f      	bne.n	800761c <HAL_PCD_EP_Receive+0x118>
  {
    /*Set RX buffer count*/
    PCD_SET_EP_RX_CNT(hpcd->Instance, ep->num, len);
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80075a4:	b29b      	uxth	r3, r3
 80075a6:	461a      	mov	r2, r3
 80075a8:	69bb      	ldr	r3, [r7, #24]
 80075aa:	781b      	ldrb	r3, [r3, #0]
 80075ac:	00db      	lsls	r3, r3, #3
 80075ae:	4413      	add	r3, r2
 80075b0:	3306      	adds	r3, #6
 80075b2:	005b      	lsls	r3, r3, #1
 80075b4:	461a      	mov	r2, r3
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	4413      	add	r3, r2
 80075bc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80075c0:	617b      	str	r3, [r7, #20]
 80075c2:	683b      	ldr	r3, [r7, #0]
 80075c4:	2b3e      	cmp	r3, #62	; 0x3e
 80075c6:	d917      	bls.n	80075f8 <HAL_PCD_EP_Receive+0xf4>
 80075c8:	683b      	ldr	r3, [r7, #0]
 80075ca:	095b      	lsrs	r3, r3, #5
 80075cc:	83fb      	strh	r3, [r7, #30]
 80075ce:	683b      	ldr	r3, [r7, #0]
 80075d0:	f003 031f 	and.w	r3, r3, #31
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d102      	bne.n	80075de <HAL_PCD_EP_Receive+0xda>
 80075d8:	8bfb      	ldrh	r3, [r7, #30]
 80075da:	3b01      	subs	r3, #1
 80075dc:	83fb      	strh	r3, [r7, #30]
 80075de:	8bfb      	ldrh	r3, [r7, #30]
 80075e0:	029b      	lsls	r3, r3, #10
 80075e2:	b21b      	sxth	r3, r3
 80075e4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80075e8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80075ec:	b21b      	sxth	r3, r3
 80075ee:	b29b      	uxth	r3, r3
 80075f0:	461a      	mov	r2, r3
 80075f2:	697b      	ldr	r3, [r7, #20]
 80075f4:	601a      	str	r2, [r3, #0]
 80075f6:	e06e      	b.n	80076d6 <HAL_PCD_EP_Receive+0x1d2>
 80075f8:	683b      	ldr	r3, [r7, #0]
 80075fa:	085b      	lsrs	r3, r3, #1
 80075fc:	83fb      	strh	r3, [r7, #30]
 80075fe:	683b      	ldr	r3, [r7, #0]
 8007600:	f003 0301 	and.w	r3, r3, #1
 8007604:	2b00      	cmp	r3, #0
 8007606:	d002      	beq.n	800760e <HAL_PCD_EP_Receive+0x10a>
 8007608:	8bfb      	ldrh	r3, [r7, #30]
 800760a:	3301      	adds	r3, #1
 800760c:	83fb      	strh	r3, [r7, #30]
 800760e:	8bfb      	ldrh	r3, [r7, #30]
 8007610:	029b      	lsls	r3, r3, #10
 8007612:	b29b      	uxth	r3, r3
 8007614:	461a      	mov	r2, r3
 8007616:	697b      	ldr	r3, [r7, #20]
 8007618:	601a      	str	r2, [r3, #0]
 800761a:	e05c      	b.n	80076d6 <HAL_PCD_EP_Receive+0x1d2>
  }
  else
  {
    /*Set the Double buffer counter*/
    PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800761c:	69bb      	ldr	r3, [r7, #24]
 800761e:	785b      	ldrb	r3, [r3, #1]
 8007620:	2b00      	cmp	r3, #0
 8007622:	d13f      	bne.n	80076a4 <HAL_PCD_EP_Receive+0x1a0>
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800762c:	b29b      	uxth	r3, r3
 800762e:	461a      	mov	r2, r3
 8007630:	69bb      	ldr	r3, [r7, #24]
 8007632:	781b      	ldrb	r3, [r3, #0]
 8007634:	00db      	lsls	r3, r3, #3
 8007636:	4413      	add	r3, r2
 8007638:	3306      	adds	r3, #6
 800763a:	005b      	lsls	r3, r3, #1
 800763c:	461a      	mov	r2, r3
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	4413      	add	r3, r2
 8007644:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007648:	613b      	str	r3, [r7, #16]
 800764a:	683b      	ldr	r3, [r7, #0]
 800764c:	2b3e      	cmp	r3, #62	; 0x3e
 800764e:	d917      	bls.n	8007680 <HAL_PCD_EP_Receive+0x17c>
 8007650:	683b      	ldr	r3, [r7, #0]
 8007652:	095b      	lsrs	r3, r3, #5
 8007654:	83bb      	strh	r3, [r7, #28]
 8007656:	683b      	ldr	r3, [r7, #0]
 8007658:	f003 031f 	and.w	r3, r3, #31
 800765c:	2b00      	cmp	r3, #0
 800765e:	d102      	bne.n	8007666 <HAL_PCD_EP_Receive+0x162>
 8007660:	8bbb      	ldrh	r3, [r7, #28]
 8007662:	3b01      	subs	r3, #1
 8007664:	83bb      	strh	r3, [r7, #28]
 8007666:	8bbb      	ldrh	r3, [r7, #28]
 8007668:	029b      	lsls	r3, r3, #10
 800766a:	b21b      	sxth	r3, r3
 800766c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007670:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007674:	b21b      	sxth	r3, r3
 8007676:	b29b      	uxth	r3, r3
 8007678:	461a      	mov	r2, r3
 800767a:	693b      	ldr	r3, [r7, #16]
 800767c:	601a      	str	r2, [r3, #0]
 800767e:	e02a      	b.n	80076d6 <HAL_PCD_EP_Receive+0x1d2>
 8007680:	683b      	ldr	r3, [r7, #0]
 8007682:	085b      	lsrs	r3, r3, #1
 8007684:	83bb      	strh	r3, [r7, #28]
 8007686:	683b      	ldr	r3, [r7, #0]
 8007688:	f003 0301 	and.w	r3, r3, #1
 800768c:	2b00      	cmp	r3, #0
 800768e:	d002      	beq.n	8007696 <HAL_PCD_EP_Receive+0x192>
 8007690:	8bbb      	ldrh	r3, [r7, #28]
 8007692:	3301      	adds	r3, #1
 8007694:	83bb      	strh	r3, [r7, #28]
 8007696:	8bbb      	ldrh	r3, [r7, #28]
 8007698:	029b      	lsls	r3, r3, #10
 800769a:	b29b      	uxth	r3, r3
 800769c:	461a      	mov	r2, r3
 800769e:	693b      	ldr	r3, [r7, #16]
 80076a0:	601a      	str	r2, [r3, #0]
 80076a2:	e018      	b.n	80076d6 <HAL_PCD_EP_Receive+0x1d2>
 80076a4:	69bb      	ldr	r3, [r7, #24]
 80076a6:	785b      	ldrb	r3, [r3, #1]
 80076a8:	2b01      	cmp	r3, #1
 80076aa:	d114      	bne.n	80076d6 <HAL_PCD_EP_Receive+0x1d2>
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80076b4:	b29b      	uxth	r3, r3
 80076b6:	461a      	mov	r2, r3
 80076b8:	69bb      	ldr	r3, [r7, #24]
 80076ba:	781b      	ldrb	r3, [r3, #0]
 80076bc:	00db      	lsls	r3, r3, #3
 80076be:	4413      	add	r3, r2
 80076c0:	3306      	adds	r3, #6
 80076c2:	005b      	lsls	r3, r3, #1
 80076c4:	461a      	mov	r2, r3
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	4413      	add	r3, r2
 80076cc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80076d0:	461a      	mov	r2, r3
 80076d2:	683b      	ldr	r3, [r7, #0]
 80076d4:	6013      	str	r3, [r2, #0]
  } 
  
  PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_VALID);
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	461a      	mov	r2, r3
 80076dc:	69bb      	ldr	r3, [r7, #24]
 80076de:	781b      	ldrb	r3, [r3, #0]
 80076e0:	009b      	lsls	r3, r3, #2
 80076e2:	4413      	add	r3, r2
 80076e4:	881b      	ldrh	r3, [r3, #0]
 80076e6:	b29b      	uxth	r3, r3
 80076e8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80076ec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80076f0:	b29c      	uxth	r4, r3
 80076f2:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 80076f6:	b29c      	uxth	r4, r3
 80076f8:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 80076fc:	b29c      	uxth	r4, r3
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	461a      	mov	r2, r3
 8007704:	69bb      	ldr	r3, [r7, #24]
 8007706:	781b      	ldrb	r3, [r3, #0]
 8007708:	009b      	lsls	r3, r3, #2
 800770a:	441a      	add	r2, r3
 800770c:	4b06      	ldr	r3, [pc, #24]	; (8007728 <HAL_PCD_EP_Receive+0x224>)
 800770e:	4323      	orrs	r3, r4
 8007710:	b29b      	uxth	r3, r3
 8007712:	8013      	strh	r3, [r2, #0]
  
  __HAL_UNLOCK(hpcd); 
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	2200      	movs	r2, #0
 8007718:	f883 2370 	strb.w	r2, [r3, #880]	; 0x370
  
  return HAL_OK;
 800771c:	2300      	movs	r3, #0
}
 800771e:	4618      	mov	r0, r3
 8007720:	3720      	adds	r7, #32
 8007722:	46bd      	mov	sp, r7
 8007724:	bc90      	pop	{r4, r7}
 8007726:	4770      	bx	lr
 8007728:	ffff8080 	.word	0xffff8080

0800772c <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval Data Size
  */
uint16_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800772c:	b480      	push	{r7}
 800772e:	b083      	sub	sp, #12
 8007730:	af00      	add	r7, sp, #0
 8007732:	6078      	str	r0, [r7, #4]
 8007734:	460b      	mov	r3, r1
 8007736:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & 0x7F].xfer_count;
 8007738:	78fb      	ldrb	r3, [r7, #3]
 800773a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800773e:	6879      	ldr	r1, [r7, #4]
 8007740:	4613      	mov	r3, r2
 8007742:	00db      	lsls	r3, r3, #3
 8007744:	1a9b      	subs	r3, r3, r2
 8007746:	009b      	lsls	r3, r3, #2
 8007748:	440b      	add	r3, r1
 800774a:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	b29b      	uxth	r3, r3
}
 8007752:	4618      	mov	r0, r3
 8007754:	370c      	adds	r7, #12
 8007756:	46bd      	mov	sp, r7
 8007758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800775c:	4770      	bx	lr
 800775e:	bf00      	nop

08007760 <HAL_PCD_EP_Transmit>:
  * @param  pBuf: pointer to the transmission buffer   
  * @param  len: amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8007760:	b590      	push	{r4, r7, lr}
 8007762:	b087      	sub	sp, #28
 8007764:	af00      	add	r7, sp, #0
 8007766:	60f8      	str	r0, [r7, #12]
 8007768:	607a      	str	r2, [r7, #4]
 800776a:	603b      	str	r3, [r7, #0]
 800776c:	460b      	mov	r3, r1
 800776e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;
  uint16_t pmabuffer = 0;
 8007770:	2300      	movs	r3, #0
 8007772:	82fb      	strh	r3, [r7, #22]
    
  ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8007774:	7afb      	ldrb	r3, [r7, #11]
 8007776:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800777a:	4613      	mov	r3, r2
 800777c:	00db      	lsls	r3, r3, #3
 800777e:	1a9b      	subs	r3, r3, r2
 8007780:	009b      	lsls	r3, r3, #2
 8007782:	3328      	adds	r3, #40	; 0x28
 8007784:	68fa      	ldr	r2, [r7, #12]
 8007786:	4413      	add	r3, r2
 8007788:	613b      	str	r3, [r7, #16]
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
 800778a:	693b      	ldr	r3, [r7, #16]
 800778c:	687a      	ldr	r2, [r7, #4]
 800778e:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8007790:	693b      	ldr	r3, [r7, #16]
 8007792:	683a      	ldr	r2, [r7, #0]
 8007794:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0;
 8007796:	693b      	ldr	r3, [r7, #16]
 8007798:	2200      	movs	r2, #0
 800779a:	619a      	str	r2, [r3, #24]
  ep->is_in = 1;
 800779c:	693b      	ldr	r3, [r7, #16]
 800779e:	2201      	movs	r2, #1
 80077a0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & 0x7F;
 80077a2:	7afb      	ldrb	r3, [r7, #11]
 80077a4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80077a8:	b2da      	uxtb	r2, r3
 80077aa:	693b      	ldr	r3, [r7, #16]
 80077ac:	701a      	strb	r2, [r3, #0]
  
  __HAL_LOCK(hpcd); 
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	f893 3370 	ldrb.w	r3, [r3, #880]	; 0x370
 80077b4:	2b01      	cmp	r3, #1
 80077b6:	d101      	bne.n	80077bc <HAL_PCD_EP_Transmit+0x5c>
 80077b8:	2302      	movs	r3, #2
 80077ba:	e0bb      	b.n	8007934 <HAL_PCD_EP_Transmit+0x1d4>
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	2201      	movs	r2, #1
 80077c0:	f883 2370 	strb.w	r2, [r3, #880]	; 0x370
  
  /*Multi packet transfer*/
  if (ep->xfer_len > ep->maxpacket)
 80077c4:	693b      	ldr	r3, [r7, #16]
 80077c6:	695a      	ldr	r2, [r3, #20]
 80077c8:	693b      	ldr	r3, [r7, #16]
 80077ca:	68db      	ldr	r3, [r3, #12]
 80077cc:	429a      	cmp	r2, r3
 80077ce:	d909      	bls.n	80077e4 <HAL_PCD_EP_Transmit+0x84>
  {
    len=ep->maxpacket;
 80077d0:	693b      	ldr	r3, [r7, #16]
 80077d2:	68db      	ldr	r3, [r3, #12]
 80077d4:	603b      	str	r3, [r7, #0]
    ep->xfer_len-=len; 
 80077d6:	693b      	ldr	r3, [r7, #16]
 80077d8:	695a      	ldr	r2, [r3, #20]
 80077da:	683b      	ldr	r3, [r7, #0]
 80077dc:	1ad2      	subs	r2, r2, r3
 80077de:	693b      	ldr	r3, [r7, #16]
 80077e0:	615a      	str	r2, [r3, #20]
 80077e2:	e005      	b.n	80077f0 <HAL_PCD_EP_Transmit+0x90>
  }
  else
  {  
    len=ep->xfer_len;
 80077e4:	693b      	ldr	r3, [r7, #16]
 80077e6:	695b      	ldr	r3, [r3, #20]
 80077e8:	603b      	str	r3, [r7, #0]
    ep->xfer_len =0;
 80077ea:	693b      	ldr	r3, [r7, #16]
 80077ec:	2200      	movs	r2, #0
 80077ee:	615a      	str	r2, [r3, #20]
  }
  
  /* configure and validate Tx endpoint */
  if (ep->doublebuffer == 0) 
 80077f0:	693b      	ldr	r3, [r7, #16]
 80077f2:	7a9b      	ldrb	r3, [r3, #10]
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d11f      	bne.n	8007838 <HAL_PCD_EP_Transmit+0xd8>
  {
    PCD_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, len);
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	6818      	ldr	r0, [r3, #0]
 80077fc:	693b      	ldr	r3, [r7, #16]
 80077fe:	6919      	ldr	r1, [r3, #16]
 8007800:	693b      	ldr	r3, [r7, #16]
 8007802:	889a      	ldrh	r2, [r3, #4]
 8007804:	683b      	ldr	r3, [r7, #0]
 8007806:	b29b      	uxth	r3, r3
 8007808:	f7fe fb20 	bl	8005e4c <PCD_WritePMA>
    PCD_SET_EP_TX_CNT(hpcd->Instance, ep->num, len);
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007814:	b29b      	uxth	r3, r3
 8007816:	461a      	mov	r2, r3
 8007818:	693b      	ldr	r3, [r7, #16]
 800781a:	781b      	ldrb	r3, [r3, #0]
 800781c:	00db      	lsls	r3, r3, #3
 800781e:	4413      	add	r3, r2
 8007820:	3302      	adds	r3, #2
 8007822:	005b      	lsls	r3, r3, #1
 8007824:	461a      	mov	r2, r3
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	4413      	add	r3, r2
 800782c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007830:	461a      	mov	r2, r3
 8007832:	683b      	ldr	r3, [r7, #0]
 8007834:	6013      	str	r3, [r2, #0]
 8007836:	e059      	b.n	80078ec <HAL_PCD_EP_Transmit+0x18c>
  }
  else
  {
    /*Write the data to the USB endpoint*/
    if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num)& USB_EP_DTOG_TX)
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	461a      	mov	r2, r3
 800783e:	693b      	ldr	r3, [r7, #16]
 8007840:	781b      	ldrb	r3, [r3, #0]
 8007842:	009b      	lsls	r3, r3, #2
 8007844:	4413      	add	r3, r2
 8007846:	881b      	ldrh	r3, [r3, #0]
 8007848:	b29b      	uxth	r3, r3
 800784a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800784e:	2b00      	cmp	r3, #0
 8007850:	d003      	beq.n	800785a <HAL_PCD_EP_Transmit+0xfa>
    {
      pmabuffer = ep->pmaaddr1;
 8007852:	693b      	ldr	r3, [r7, #16]
 8007854:	891b      	ldrh	r3, [r3, #8]
 8007856:	82fb      	strh	r3, [r7, #22]
 8007858:	e002      	b.n	8007860 <HAL_PCD_EP_Transmit+0x100>
    }
    else
    {
      pmabuffer = ep->pmaaddr0;
 800785a:	693b      	ldr	r3, [r7, #16]
 800785c:	88db      	ldrh	r3, [r3, #6]
 800785e:	82fb      	strh	r3, [r7, #22]
    }
    PCD_WritePMA(hpcd->Instance, ep->xfer_buff, pmabuffer, len);
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	6818      	ldr	r0, [r3, #0]
 8007864:	693b      	ldr	r3, [r7, #16]
 8007866:	6919      	ldr	r1, [r3, #16]
 8007868:	683b      	ldr	r3, [r7, #0]
 800786a:	b29b      	uxth	r3, r3
 800786c:	8afa      	ldrh	r2, [r7, #22]
 800786e:	f7fe faed 	bl	8005e4c <PCD_WritePMA>
    PCD_FreeUserBuffer(hpcd->Instance, ep->num, ep->is_in);
 8007872:	693b      	ldr	r3, [r7, #16]
 8007874:	785b      	ldrb	r3, [r3, #1]
 8007876:	2b00      	cmp	r3, #0
 8007878:	d11a      	bne.n	80078b0 <HAL_PCD_EP_Transmit+0x150>
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	461a      	mov	r2, r3
 8007880:	693b      	ldr	r3, [r7, #16]
 8007882:	781b      	ldrb	r3, [r3, #0]
 8007884:	009b      	lsls	r3, r3, #2
 8007886:	441a      	add	r2, r3
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	4619      	mov	r1, r3
 800788e:	693b      	ldr	r3, [r7, #16]
 8007890:	781b      	ldrb	r3, [r3, #0]
 8007892:	009b      	lsls	r3, r3, #2
 8007894:	440b      	add	r3, r1
 8007896:	881b      	ldrh	r3, [r3, #0]
 8007898:	b29b      	uxth	r3, r3
 800789a:	b219      	sxth	r1, r3
 800789c:	f640 730f 	movw	r3, #3855	; 0xf0f
 80078a0:	400b      	ands	r3, r1
 80078a2:	b219      	sxth	r1, r3
 80078a4:	4b25      	ldr	r3, [pc, #148]	; (800793c <HAL_PCD_EP_Transmit+0x1dc>)
 80078a6:	430b      	orrs	r3, r1
 80078a8:	b21b      	sxth	r3, r3
 80078aa:	b29b      	uxth	r3, r3
 80078ac:	8013      	strh	r3, [r2, #0]
 80078ae:	e01d      	b.n	80078ec <HAL_PCD_EP_Transmit+0x18c>
 80078b0:	693b      	ldr	r3, [r7, #16]
 80078b2:	785b      	ldrb	r3, [r3, #1]
 80078b4:	2b01      	cmp	r3, #1
 80078b6:	d119      	bne.n	80078ec <HAL_PCD_EP_Transmit+0x18c>
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	461a      	mov	r2, r3
 80078be:	693b      	ldr	r3, [r7, #16]
 80078c0:	781b      	ldrb	r3, [r3, #0]
 80078c2:	009b      	lsls	r3, r3, #2
 80078c4:	441a      	add	r2, r3
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	4619      	mov	r1, r3
 80078cc:	693b      	ldr	r3, [r7, #16]
 80078ce:	781b      	ldrb	r3, [r3, #0]
 80078d0:	009b      	lsls	r3, r3, #2
 80078d2:	440b      	add	r3, r1
 80078d4:	881b      	ldrh	r3, [r3, #0]
 80078d6:	b29b      	uxth	r3, r3
 80078d8:	b219      	sxth	r1, r3
 80078da:	f640 730f 	movw	r3, #3855	; 0xf0f
 80078de:	400b      	ands	r3, r1
 80078e0:	b219      	sxth	r1, r3
 80078e2:	4b17      	ldr	r3, [pc, #92]	; (8007940 <HAL_PCD_EP_Transmit+0x1e0>)
 80078e4:	430b      	orrs	r3, r1
 80078e6:	b21b      	sxth	r3, r3
 80078e8:	b29b      	uxth	r3, r3
 80078ea:	8013      	strh	r3, [r2, #0]
  }

  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	461a      	mov	r2, r3
 80078f2:	693b      	ldr	r3, [r7, #16]
 80078f4:	781b      	ldrb	r3, [r3, #0]
 80078f6:	009b      	lsls	r3, r3, #2
 80078f8:	4413      	add	r3, r2
 80078fa:	881b      	ldrh	r3, [r3, #0]
 80078fc:	b29b      	uxth	r3, r3
 80078fe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007902:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007906:	b29c      	uxth	r4, r3
 8007908:	f084 0310 	eor.w	r3, r4, #16
 800790c:	b29c      	uxth	r4, r3
 800790e:	f084 0320 	eor.w	r3, r4, #32
 8007912:	b29c      	uxth	r4, r3
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	461a      	mov	r2, r3
 800791a:	693b      	ldr	r3, [r7, #16]
 800791c:	781b      	ldrb	r3, [r3, #0]
 800791e:	009b      	lsls	r3, r3, #2
 8007920:	441a      	add	r2, r3
 8007922:	4b08      	ldr	r3, [pc, #32]	; (8007944 <HAL_PCD_EP_Transmit+0x1e4>)
 8007924:	4323      	orrs	r3, r4
 8007926:	b29b      	uxth	r3, r3
 8007928:	8013      	strh	r3, [r2, #0]
  
  __HAL_UNLOCK(hpcd);
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	2200      	movs	r2, #0
 800792e:	f883 2370 	strb.w	r2, [r3, #880]	; 0x370
     
  return HAL_OK;
 8007932:	2300      	movs	r3, #0
}
 8007934:	4618      	mov	r0, r3
 8007936:	371c      	adds	r7, #28
 8007938:	46bd      	mov	sp, r7
 800793a:	bd90      	pop	{r4, r7, pc}
 800793c:	ffff80c0 	.word	0xffff80c0
 8007940:	ffffc080 	.word	0xffffc080
 8007944:	ffff8080 	.word	0xffff8080

08007948 <HAL_PCD_EP_SetStall>:
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007948:	b490      	push	{r4, r7}
 800794a:	b084      	sub	sp, #16
 800794c:	af00      	add	r7, sp, #0
 800794e:	6078      	str	r0, [r7, #4]
 8007950:	460b      	mov	r3, r1
 8007952:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;
   
  __HAL_LOCK(hpcd); 
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	f893 3370 	ldrb.w	r3, [r3, #880]	; 0x370
 800795a:	2b01      	cmp	r3, #1
 800795c:	d101      	bne.n	8007962 <HAL_PCD_EP_SetStall+0x1a>
 800795e:	2302      	movs	r3, #2
 8007960:	e092      	b.n	8007a88 <HAL_PCD_EP_SetStall+0x140>
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	2201      	movs	r2, #1
 8007966:	f883 2370 	strb.w	r2, [r3, #880]	; 0x370
   
  if ((0x80 & ep_addr) == 0x80)
 800796a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800796e:	2b00      	cmp	r3, #0
 8007970:	da0b      	bge.n	800798a <HAL_PCD_EP_SetStall+0x42>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8007972:	78fb      	ldrb	r3, [r7, #3]
 8007974:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007978:	4613      	mov	r3, r2
 800797a:	00db      	lsls	r3, r3, #3
 800797c:	1a9b      	subs	r3, r3, r2
 800797e:	009b      	lsls	r3, r3, #2
 8007980:	3328      	adds	r3, #40	; 0x28
 8007982:	687a      	ldr	r2, [r7, #4]
 8007984:	4413      	add	r3, r2
 8007986:	60fb      	str	r3, [r7, #12]
 8007988:	e00a      	b.n	80079a0 <HAL_PCD_EP_SetStall+0x58>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800798a:	78fa      	ldrb	r2, [r7, #3]
 800798c:	4613      	mov	r3, r2
 800798e:	00db      	lsls	r3, r3, #3
 8007990:	1a9b      	subs	r3, r3, r2
 8007992:	009b      	lsls	r3, r3, #2
 8007994:	f503 73e4 	add.w	r3, r3, #456	; 0x1c8
 8007998:	687a      	ldr	r2, [r7, #4]
 800799a:	4413      	add	r3, r2
 800799c:	3304      	adds	r3, #4
 800799e:	60fb      	str	r3, [r7, #12]
  }
  
  ep->is_stall = 1;
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	2201      	movs	r2, #1
 80079a4:	709a      	strb	r2, [r3, #2]
  ep->num   = ep_addr & 0x7F;
 80079a6:	78fb      	ldrb	r3, [r7, #3]
 80079a8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80079ac:	b2da      	uxtb	r2, r3
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	701a      	strb	r2, [r3, #0]
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 80079b2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80079b6:	b2db      	uxtb	r3, r3
 80079b8:	09db      	lsrs	r3, r3, #7
 80079ba:	b2db      	uxtb	r3, r3
 80079bc:	461a      	mov	r2, r3
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	705a      	strb	r2, [r3, #1]
  
  if (ep->num == 0)
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	781b      	ldrb	r3, [r3, #0]
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d11c      	bne.n	8007a04 <HAL_PCD_EP_SetStall+0xbc>
  {
    /* This macro sets STALL status for RX & TX*/ 
    PCD_SET_EP_TXRX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_STALL, USB_EP_TX_STALL); 
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	461a      	mov	r2, r3
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	781b      	ldrb	r3, [r3, #0]
 80079d4:	009b      	lsls	r3, r3, #2
 80079d6:	4413      	add	r3, r2
 80079d8:	881b      	ldrh	r3, [r3, #0]
 80079da:	b29b      	uxth	r3, r3
 80079dc:	f64b 74bf 	movw	r4, #49087	; 0xbfbf
 80079e0:	401c      	ands	r4, r3
 80079e2:	f484 5480 	eor.w	r4, r4, #4096	; 0x1000
 80079e6:	f084 0410 	eor.w	r4, r4, #16
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	461a      	mov	r2, r3
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	781b      	ldrb	r3, [r3, #0]
 80079f4:	009b      	lsls	r3, r3, #2
 80079f6:	441a      	add	r2, r3
 80079f8:	b2a1      	uxth	r1, r4
 80079fa:	4b26      	ldr	r3, [pc, #152]	; (8007a94 <HAL_PCD_EP_SetStall+0x14c>)
 80079fc:	430b      	orrs	r3, r1
 80079fe:	b29b      	uxth	r3, r3
 8007a00:	8013      	strh	r3, [r2, #0]
 8007a02:	e03c      	b.n	8007a7e <HAL_PCD_EP_SetStall+0x136>
  }
  else
  {
    if (ep->is_in)
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	785b      	ldrb	r3, [r3, #1]
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d01c      	beq.n	8007a46 <HAL_PCD_EP_SetStall+0xfe>
    {
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num , USB_EP_TX_STALL); 
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	461a      	mov	r2, r3
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	781b      	ldrb	r3, [r3, #0]
 8007a16:	009b      	lsls	r3, r3, #2
 8007a18:	4413      	add	r3, r2
 8007a1a:	881b      	ldrh	r3, [r3, #0]
 8007a1c:	b29b      	uxth	r3, r3
 8007a1e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007a22:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007a26:	b29c      	uxth	r4, r3
 8007a28:	f084 0310 	eor.w	r3, r4, #16
 8007a2c:	b29c      	uxth	r4, r3
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	461a      	mov	r2, r3
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	781b      	ldrb	r3, [r3, #0]
 8007a38:	009b      	lsls	r3, r3, #2
 8007a3a:	441a      	add	r2, r3
 8007a3c:	4b15      	ldr	r3, [pc, #84]	; (8007a94 <HAL_PCD_EP_SetStall+0x14c>)
 8007a3e:	4323      	orrs	r3, r4
 8007a40:	b29b      	uxth	r3, r3
 8007a42:	8013      	strh	r3, [r2, #0]
 8007a44:	e01b      	b.n	8007a7e <HAL_PCD_EP_SetStall+0x136>
    }
    else
    {
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num , USB_EP_RX_STALL);
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	461a      	mov	r2, r3
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	781b      	ldrb	r3, [r3, #0]
 8007a50:	009b      	lsls	r3, r3, #2
 8007a52:	4413      	add	r3, r2
 8007a54:	881b      	ldrh	r3, [r3, #0]
 8007a56:	b29b      	uxth	r3, r3
 8007a58:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007a5c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a60:	b29c      	uxth	r4, r3
 8007a62:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8007a66:	b29c      	uxth	r4, r3
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	461a      	mov	r2, r3
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	781b      	ldrb	r3, [r3, #0]
 8007a72:	009b      	lsls	r3, r3, #2
 8007a74:	441a      	add	r2, r3
 8007a76:	4b07      	ldr	r3, [pc, #28]	; (8007a94 <HAL_PCD_EP_SetStall+0x14c>)
 8007a78:	4323      	orrs	r3, r4
 8007a7a:	b29b      	uxth	r3, r3
 8007a7c:	8013      	strh	r3, [r2, #0]
    }
  }
  __HAL_UNLOCK(hpcd); 
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	2200      	movs	r2, #0
 8007a82:	f883 2370 	strb.w	r2, [r3, #880]	; 0x370
  
  return HAL_OK;
 8007a86:	2300      	movs	r3, #0
}
 8007a88:	4618      	mov	r0, r3
 8007a8a:	3710      	adds	r7, #16
 8007a8c:	46bd      	mov	sp, r7
 8007a8e:	bc90      	pop	{r4, r7}
 8007a90:	4770      	bx	lr
 8007a92:	bf00      	nop
 8007a94:	ffff8080 	.word	0xffff8080

08007a98 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007a98:	b490      	push	{r4, r7}
 8007a9a:	b084      	sub	sp, #16
 8007a9c:	af00      	add	r7, sp, #0
 8007a9e:	6078      	str	r0, [r7, #4]
 8007aa0:	460b      	mov	r3, r1
 8007aa2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;
  
  if ((0x80 & ep_addr) == 0x80)
 8007aa4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	da0b      	bge.n	8007ac4 <HAL_PCD_EP_ClrStall+0x2c>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8007aac:	78fb      	ldrb	r3, [r7, #3]
 8007aae:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007ab2:	4613      	mov	r3, r2
 8007ab4:	00db      	lsls	r3, r3, #3
 8007ab6:	1a9b      	subs	r3, r3, r2
 8007ab8:	009b      	lsls	r3, r3, #2
 8007aba:	3328      	adds	r3, #40	; 0x28
 8007abc:	687a      	ldr	r2, [r7, #4]
 8007abe:	4413      	add	r3, r2
 8007ac0:	60fb      	str	r3, [r7, #12]
 8007ac2:	e00a      	b.n	8007ada <HAL_PCD_EP_ClrStall+0x42>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8007ac4:	78fa      	ldrb	r2, [r7, #3]
 8007ac6:	4613      	mov	r3, r2
 8007ac8:	00db      	lsls	r3, r3, #3
 8007aca:	1a9b      	subs	r3, r3, r2
 8007acc:	009b      	lsls	r3, r3, #2
 8007ace:	f503 73e4 	add.w	r3, r3, #456	; 0x1c8
 8007ad2:	687a      	ldr	r2, [r7, #4]
 8007ad4:	4413      	add	r3, r2
 8007ad6:	3304      	adds	r3, #4
 8007ad8:	60fb      	str	r3, [r7, #12]
  }
  
  ep->is_stall = 0;
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	2200      	movs	r2, #0
 8007ade:	709a      	strb	r2, [r3, #2]
  ep->num   = ep_addr & 0x7F;
 8007ae0:	78fb      	ldrb	r3, [r7, #3]
 8007ae2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007ae6:	b2da      	uxtb	r2, r3
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	701a      	strb	r2, [r3, #0]
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 8007aec:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007af0:	b2db      	uxtb	r3, r3
 8007af2:	09db      	lsrs	r3, r3, #7
 8007af4:	b2db      	uxtb	r3, r3
 8007af6:	461a      	mov	r2, r3
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	705a      	strb	r2, [r3, #1]
  
  __HAL_LOCK(hpcd); 
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	f893 3370 	ldrb.w	r3, [r3, #880]	; 0x370
 8007b02:	2b01      	cmp	r3, #1
 8007b04:	d101      	bne.n	8007b0a <HAL_PCD_EP_ClrStall+0x72>
 8007b06:	2302      	movs	r3, #2
 8007b08:	e099      	b.n	8007c3e <HAL_PCD_EP_ClrStall+0x1a6>
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	2201      	movs	r2, #1
 8007b0e:	f883 2370 	strb.w	r2, [r3, #880]	; 0x370
  
  if (ep->is_in)
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	785b      	ldrb	r3, [r3, #1]
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d046      	beq.n	8007ba8 <HAL_PCD_EP_ClrStall+0x110>
  {
    PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num);
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	461a      	mov	r2, r3
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	781b      	ldrb	r3, [r3, #0]
 8007b24:	009b      	lsls	r3, r3, #2
 8007b26:	4413      	add	r3, r2
 8007b28:	881b      	ldrh	r3, [r3, #0]
 8007b2a:	b29b      	uxth	r3, r3
 8007b2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d019      	beq.n	8007b68 <HAL_PCD_EP_ClrStall+0xd0>
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	461a      	mov	r2, r3
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	781b      	ldrb	r3, [r3, #0]
 8007b3e:	009b      	lsls	r3, r3, #2
 8007b40:	441a      	add	r2, r3
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	4619      	mov	r1, r3
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	781b      	ldrb	r3, [r3, #0]
 8007b4c:	009b      	lsls	r3, r3, #2
 8007b4e:	440b      	add	r3, r1
 8007b50:	881b      	ldrh	r3, [r3, #0]
 8007b52:	b29b      	uxth	r3, r3
 8007b54:	b219      	sxth	r1, r3
 8007b56:	f640 730f 	movw	r3, #3855	; 0xf0f
 8007b5a:	400b      	ands	r3, r1
 8007b5c:	b219      	sxth	r1, r3
 8007b5e:	4b3a      	ldr	r3, [pc, #232]	; (8007c48 <HAL_PCD_EP_ClrStall+0x1b0>)
 8007b60:	430b      	orrs	r3, r1
 8007b62:	b21b      	sxth	r3, r3
 8007b64:	b29b      	uxth	r3, r3
 8007b66:	8013      	strh	r3, [r2, #0]
    PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	461a      	mov	r2, r3
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	781b      	ldrb	r3, [r3, #0]
 8007b72:	009b      	lsls	r3, r3, #2
 8007b74:	4413      	add	r3, r2
 8007b76:	881b      	ldrh	r3, [r3, #0]
 8007b78:	b29b      	uxth	r3, r3
 8007b7a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007b7e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007b82:	b29c      	uxth	r4, r3
 8007b84:	f084 0310 	eor.w	r3, r4, #16
 8007b88:	b29c      	uxth	r4, r3
 8007b8a:	f084 0320 	eor.w	r3, r4, #32
 8007b8e:	b29c      	uxth	r4, r3
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	461a      	mov	r2, r3
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	781b      	ldrb	r3, [r3, #0]
 8007b9a:	009b      	lsls	r3, r3, #2
 8007b9c:	441a      	add	r2, r3
 8007b9e:	4b2b      	ldr	r3, [pc, #172]	; (8007c4c <HAL_PCD_EP_ClrStall+0x1b4>)
 8007ba0:	4323      	orrs	r3, r4
 8007ba2:	b29b      	uxth	r3, r3
 8007ba4:	8013      	strh	r3, [r2, #0]
 8007ba6:	e045      	b.n	8007c34 <HAL_PCD_EP_ClrStall+0x19c>
  }
  else
  {
    PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num);
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	461a      	mov	r2, r3
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	781b      	ldrb	r3, [r3, #0]
 8007bb2:	009b      	lsls	r3, r3, #2
 8007bb4:	4413      	add	r3, r2
 8007bb6:	881b      	ldrh	r3, [r3, #0]
 8007bb8:	b29b      	uxth	r3, r3
 8007bba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d019      	beq.n	8007bf6 <HAL_PCD_EP_ClrStall+0x15e>
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	461a      	mov	r2, r3
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	781b      	ldrb	r3, [r3, #0]
 8007bcc:	009b      	lsls	r3, r3, #2
 8007bce:	441a      	add	r2, r3
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	4619      	mov	r1, r3
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	781b      	ldrb	r3, [r3, #0]
 8007bda:	009b      	lsls	r3, r3, #2
 8007bdc:	440b      	add	r3, r1
 8007bde:	881b      	ldrh	r3, [r3, #0]
 8007be0:	b29b      	uxth	r3, r3
 8007be2:	b219      	sxth	r1, r3
 8007be4:	f640 730f 	movw	r3, #3855	; 0xf0f
 8007be8:	400b      	ands	r3, r1
 8007bea:	b219      	sxth	r1, r3
 8007bec:	4b18      	ldr	r3, [pc, #96]	; (8007c50 <HAL_PCD_EP_ClrStall+0x1b8>)
 8007bee:	430b      	orrs	r3, r1
 8007bf0:	b21b      	sxth	r3, r3
 8007bf2:	b29b      	uxth	r3, r3
 8007bf4:	8013      	strh	r3, [r2, #0]
    PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_VALID);
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	461a      	mov	r2, r3
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	781b      	ldrb	r3, [r3, #0]
 8007c00:	009b      	lsls	r3, r3, #2
 8007c02:	4413      	add	r3, r2
 8007c04:	881b      	ldrh	r3, [r3, #0]
 8007c06:	b29b      	uxth	r3, r3
 8007c08:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007c0c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c10:	b29c      	uxth	r4, r3
 8007c12:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8007c16:	b29c      	uxth	r4, r3
 8007c18:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8007c1c:	b29c      	uxth	r4, r3
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	461a      	mov	r2, r3
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	781b      	ldrb	r3, [r3, #0]
 8007c28:	009b      	lsls	r3, r3, #2
 8007c2a:	441a      	add	r2, r3
 8007c2c:	4b07      	ldr	r3, [pc, #28]	; (8007c4c <HAL_PCD_EP_ClrStall+0x1b4>)
 8007c2e:	4323      	orrs	r3, r4
 8007c30:	b29b      	uxth	r3, r3
 8007c32:	8013      	strh	r3, [r2, #0]
  }
  __HAL_UNLOCK(hpcd); 
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	2200      	movs	r2, #0
 8007c38:	f883 2370 	strb.w	r2, [r3, #880]	; 0x370
    
  return HAL_OK;
 8007c3c:	2300      	movs	r3, #0
}
 8007c3e:	4618      	mov	r0, r3
 8007c40:	3710      	adds	r7, #16
 8007c42:	46bd      	mov	sp, r7
 8007c44:	bc90      	pop	{r4, r7}
 8007c46:	4770      	bx	lr
 8007c48:	ffff80c0 	.word	0xffff80c0
 8007c4c:	ffff8080 	.word	0xffff8080
 8007c50:	ffffc080 	.word	0xffffc080

08007c54 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007c54:	b480      	push	{r7}
 8007c56:	b087      	sub	sp, #28
 8007c58:	af00      	add	r7, sp, #0
 8007c5a:	6078      	str	r0, [r7, #4]
 8007c5c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8007c5e:	2300      	movs	r3, #0
 8007c60:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8007c62:	2300      	movs	r3, #0
 8007c64:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 8007c66:	2300      	movs	r3, #0
 8007c68:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8007c6a:	e154      	b.n	8007f16 <HAL_GPIO_Init+0x2c2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8007c6c:	683b      	ldr	r3, [r7, #0]
 8007c6e:	681a      	ldr	r2, [r3, #0]
 8007c70:	2101      	movs	r1, #1
 8007c72:	697b      	ldr	r3, [r7, #20]
 8007c74:	fa01 f303 	lsl.w	r3, r1, r3
 8007c78:	4013      	ands	r3, r2
 8007c7a:	60fb      	str	r3, [r7, #12]

    if(iocurrent)
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	f000 8146 	beq.w	8007f10 <HAL_GPIO_Init+0x2bc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8007c84:	683b      	ldr	r3, [r7, #0]
 8007c86:	685b      	ldr	r3, [r3, #4]
 8007c88:	2b02      	cmp	r3, #2
 8007c8a:	d003      	beq.n	8007c94 <HAL_GPIO_Init+0x40>
 8007c8c:	683b      	ldr	r3, [r7, #0]
 8007c8e:	685b      	ldr	r3, [r3, #4]
 8007c90:	2b12      	cmp	r3, #18
 8007c92:	d123      	bne.n	8007cdc <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8007c94:	697b      	ldr	r3, [r7, #20]
 8007c96:	08da      	lsrs	r2, r3, #3
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	3208      	adds	r2, #8
 8007c9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ca0:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8007ca2:	697b      	ldr	r3, [r7, #20]
 8007ca4:	f003 0307 	and.w	r3, r3, #7
 8007ca8:	009b      	lsls	r3, r3, #2
 8007caa:	220f      	movs	r2, #15
 8007cac:	fa02 f303 	lsl.w	r3, r2, r3
 8007cb0:	43db      	mvns	r3, r3
 8007cb2:	693a      	ldr	r2, [r7, #16]
 8007cb4:	4013      	ands	r3, r2
 8007cb6:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8007cb8:	683b      	ldr	r3, [r7, #0]
 8007cba:	691a      	ldr	r2, [r3, #16]
 8007cbc:	697b      	ldr	r3, [r7, #20]
 8007cbe:	f003 0307 	and.w	r3, r3, #7
 8007cc2:	009b      	lsls	r3, r3, #2
 8007cc4:	fa02 f303 	lsl.w	r3, r2, r3
 8007cc8:	693a      	ldr	r2, [r7, #16]
 8007cca:	4313      	orrs	r3, r2
 8007ccc:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8007cce:	697b      	ldr	r3, [r7, #20]
 8007cd0:	08da      	lsrs	r2, r3, #3
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	3208      	adds	r2, #8
 8007cd6:	6939      	ldr	r1, [r7, #16]
 8007cd8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8007ce2:	697b      	ldr	r3, [r7, #20]
 8007ce4:	005b      	lsls	r3, r3, #1
 8007ce6:	2203      	movs	r2, #3
 8007ce8:	fa02 f303 	lsl.w	r3, r2, r3
 8007cec:	43db      	mvns	r3, r3
 8007cee:	693a      	ldr	r2, [r7, #16]
 8007cf0:	4013      	ands	r3, r2
 8007cf2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8007cf4:	683b      	ldr	r3, [r7, #0]
 8007cf6:	685b      	ldr	r3, [r3, #4]
 8007cf8:	f003 0203 	and.w	r2, r3, #3
 8007cfc:	697b      	ldr	r3, [r7, #20]
 8007cfe:	005b      	lsls	r3, r3, #1
 8007d00:	fa02 f303 	lsl.w	r3, r2, r3
 8007d04:	693a      	ldr	r2, [r7, #16]
 8007d06:	4313      	orrs	r3, r2
 8007d08:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	693a      	ldr	r2, [r7, #16]
 8007d0e:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8007d10:	683b      	ldr	r3, [r7, #0]
 8007d12:	685b      	ldr	r3, [r3, #4]
 8007d14:	2b01      	cmp	r3, #1
 8007d16:	d00b      	beq.n	8007d30 <HAL_GPIO_Init+0xdc>
 8007d18:	683b      	ldr	r3, [r7, #0]
 8007d1a:	685b      	ldr	r3, [r3, #4]
 8007d1c:	2b02      	cmp	r3, #2
 8007d1e:	d007      	beq.n	8007d30 <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8007d20:	683b      	ldr	r3, [r7, #0]
 8007d22:	685b      	ldr	r3, [r3, #4]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
      GPIOx->MODER = temp;

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8007d24:	2b11      	cmp	r3, #17
 8007d26:	d003      	beq.n	8007d30 <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8007d28:	683b      	ldr	r3, [r7, #0]
 8007d2a:	685b      	ldr	r3, [r3, #4]
 8007d2c:	2b12      	cmp	r3, #18
 8007d2e:	d130      	bne.n	8007d92 <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	689b      	ldr	r3, [r3, #8]
 8007d34:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8007d36:	697b      	ldr	r3, [r7, #20]
 8007d38:	005b      	lsls	r3, r3, #1
 8007d3a:	2203      	movs	r2, #3
 8007d3c:	fa02 f303 	lsl.w	r3, r2, r3
 8007d40:	43db      	mvns	r3, r3
 8007d42:	693a      	ldr	r2, [r7, #16]
 8007d44:	4013      	ands	r3, r2
 8007d46:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2));
 8007d48:	683b      	ldr	r3, [r7, #0]
 8007d4a:	68da      	ldr	r2, [r3, #12]
 8007d4c:	697b      	ldr	r3, [r7, #20]
 8007d4e:	005b      	lsls	r3, r3, #1
 8007d50:	fa02 f303 	lsl.w	r3, r2, r3
 8007d54:	693a      	ldr	r2, [r7, #16]
 8007d56:	4313      	orrs	r3, r2
 8007d58:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	693a      	ldr	r2, [r7, #16]
 8007d5e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	685b      	ldr	r3, [r3, #4]
 8007d64:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007d66:	2201      	movs	r2, #1
 8007d68:	697b      	ldr	r3, [r7, #20]
 8007d6a:	fa02 f303 	lsl.w	r3, r2, r3
 8007d6e:	43db      	mvns	r3, r3
 8007d70:	693a      	ldr	r2, [r7, #16]
 8007d72:	4013      	ands	r3, r2
 8007d74:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8007d76:	683b      	ldr	r3, [r7, #0]
 8007d78:	685b      	ldr	r3, [r3, #4]
 8007d7a:	091b      	lsrs	r3, r3, #4
 8007d7c:	f003 0201 	and.w	r2, r3, #1
 8007d80:	697b      	ldr	r3, [r7, #20]
 8007d82:	fa02 f303 	lsl.w	r3, r2, r3
 8007d86:	693a      	ldr	r2, [r7, #16]
 8007d88:	4313      	orrs	r3, r2
 8007d8a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	693a      	ldr	r2, [r7, #16]
 8007d90:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	68db      	ldr	r3, [r3, #12]
 8007d96:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8007d98:	697b      	ldr	r3, [r7, #20]
 8007d9a:	005b      	lsls	r3, r3, #1
 8007d9c:	2203      	movs	r2, #3
 8007d9e:	fa02 f303 	lsl.w	r3, r2, r3
 8007da2:	43db      	mvns	r3, r3
 8007da4:	693a      	ldr	r2, [r7, #16]
 8007da6:	4013      	ands	r3, r2
 8007da8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8007daa:	683b      	ldr	r3, [r7, #0]
 8007dac:	689a      	ldr	r2, [r3, #8]
 8007dae:	697b      	ldr	r3, [r7, #20]
 8007db0:	005b      	lsls	r3, r3, #1
 8007db2:	fa02 f303 	lsl.w	r3, r2, r3
 8007db6:	693a      	ldr	r2, [r7, #16]
 8007db8:	4313      	orrs	r3, r2
 8007dba:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	693a      	ldr	r2, [r7, #16]
 8007dc0:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8007dc2:	683b      	ldr	r3, [r7, #0]
 8007dc4:	685b      	ldr	r3, [r3, #4]
 8007dc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	f000 80a0 	beq.w	8007f10 <HAL_GPIO_Init+0x2bc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007dd0:	4a58      	ldr	r2, [pc, #352]	; (8007f34 <HAL_GPIO_Init+0x2e0>)
 8007dd2:	4b58      	ldr	r3, [pc, #352]	; (8007f34 <HAL_GPIO_Init+0x2e0>)
 8007dd4:	699b      	ldr	r3, [r3, #24]
 8007dd6:	f043 0301 	orr.w	r3, r3, #1
 8007dda:	6193      	str	r3, [r2, #24]
 8007ddc:	4b55      	ldr	r3, [pc, #340]	; (8007f34 <HAL_GPIO_Init+0x2e0>)
 8007dde:	699b      	ldr	r3, [r3, #24]
 8007de0:	f003 0301 	and.w	r3, r3, #1
 8007de4:	60bb      	str	r3, [r7, #8]
 8007de6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 8007de8:	4a53      	ldr	r2, [pc, #332]	; (8007f38 <HAL_GPIO_Init+0x2e4>)
 8007dea:	697b      	ldr	r3, [r7, #20]
 8007dec:	089b      	lsrs	r3, r3, #2
 8007dee:	3302      	adds	r3, #2
 8007df0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007df4:	613b      	str	r3, [r7, #16]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8007df6:	697b      	ldr	r3, [r7, #20]
 8007df8:	f003 0303 	and.w	r3, r3, #3
 8007dfc:	009b      	lsls	r3, r3, #2
 8007dfe:	220f      	movs	r2, #15
 8007e00:	fa02 f303 	lsl.w	r3, r2, r3
 8007e04:	43db      	mvns	r3, r3
 8007e06:	693a      	ldr	r2, [r7, #16]
 8007e08:	4013      	ands	r3, r2
 8007e0a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03)));
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8007e12:	d019      	beq.n	8007e48 <HAL_GPIO_Init+0x1f4>
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	4a49      	ldr	r2, [pc, #292]	; (8007f3c <HAL_GPIO_Init+0x2e8>)
 8007e18:	4293      	cmp	r3, r2
 8007e1a:	d013      	beq.n	8007e44 <HAL_GPIO_Init+0x1f0>
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	4a48      	ldr	r2, [pc, #288]	; (8007f40 <HAL_GPIO_Init+0x2ec>)
 8007e20:	4293      	cmp	r3, r2
 8007e22:	d00d      	beq.n	8007e40 <HAL_GPIO_Init+0x1ec>
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	4a47      	ldr	r2, [pc, #284]	; (8007f44 <HAL_GPIO_Init+0x2f0>)
 8007e28:	4293      	cmp	r3, r2
 8007e2a:	d007      	beq.n	8007e3c <HAL_GPIO_Init+0x1e8>
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	4a46      	ldr	r2, [pc, #280]	; (8007f48 <HAL_GPIO_Init+0x2f4>)
 8007e30:	4293      	cmp	r3, r2
 8007e32:	d101      	bne.n	8007e38 <HAL_GPIO_Init+0x1e4>
 8007e34:	2304      	movs	r3, #4
 8007e36:	e008      	b.n	8007e4a <HAL_GPIO_Init+0x1f6>
 8007e38:	2305      	movs	r3, #5
 8007e3a:	e006      	b.n	8007e4a <HAL_GPIO_Init+0x1f6>
 8007e3c:	2303      	movs	r3, #3
 8007e3e:	e004      	b.n	8007e4a <HAL_GPIO_Init+0x1f6>
 8007e40:	2302      	movs	r3, #2
 8007e42:	e002      	b.n	8007e4a <HAL_GPIO_Init+0x1f6>
 8007e44:	2301      	movs	r3, #1
 8007e46:	e000      	b.n	8007e4a <HAL_GPIO_Init+0x1f6>
 8007e48:	2300      	movs	r3, #0
 8007e4a:	697a      	ldr	r2, [r7, #20]
 8007e4c:	f002 0203 	and.w	r2, r2, #3
 8007e50:	0092      	lsls	r2, r2, #2
 8007e52:	4093      	lsls	r3, r2
 8007e54:	693a      	ldr	r2, [r7, #16]
 8007e56:	4313      	orrs	r3, r2
 8007e58:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8007e5a:	4937      	ldr	r1, [pc, #220]	; (8007f38 <HAL_GPIO_Init+0x2e4>)
 8007e5c:	697b      	ldr	r3, [r7, #20]
 8007e5e:	089b      	lsrs	r3, r3, #2
 8007e60:	3302      	adds	r3, #2
 8007e62:	693a      	ldr	r2, [r7, #16]
 8007e64:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8007e68:	4b38      	ldr	r3, [pc, #224]	; (8007f4c <HAL_GPIO_Init+0x2f8>)
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	43db      	mvns	r3, r3
 8007e72:	693a      	ldr	r2, [r7, #16]
 8007e74:	4013      	ands	r3, r2
 8007e76:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8007e78:	683b      	ldr	r3, [r7, #0]
 8007e7a:	685b      	ldr	r3, [r3, #4]
 8007e7c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d003      	beq.n	8007e8c <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8007e84:	693a      	ldr	r2, [r7, #16]
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	4313      	orrs	r3, r2
 8007e8a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8007e8c:	4a2f      	ldr	r2, [pc, #188]	; (8007f4c <HAL_GPIO_Init+0x2f8>)
 8007e8e:	693b      	ldr	r3, [r7, #16]
 8007e90:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8007e92:	4b2e      	ldr	r3, [pc, #184]	; (8007f4c <HAL_GPIO_Init+0x2f8>)
 8007e94:	685b      	ldr	r3, [r3, #4]
 8007e96:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	43db      	mvns	r3, r3
 8007e9c:	693a      	ldr	r2, [r7, #16]
 8007e9e:	4013      	ands	r3, r2
 8007ea0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8007ea2:	683b      	ldr	r3, [r7, #0]
 8007ea4:	685b      	ldr	r3, [r3, #4]
 8007ea6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d003      	beq.n	8007eb6 <HAL_GPIO_Init+0x262>
        {
          temp |= iocurrent;
 8007eae:	693a      	ldr	r2, [r7, #16]
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	4313      	orrs	r3, r2
 8007eb4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8007eb6:	4a25      	ldr	r2, [pc, #148]	; (8007f4c <HAL_GPIO_Init+0x2f8>)
 8007eb8:	693b      	ldr	r3, [r7, #16]
 8007eba:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8007ebc:	4b23      	ldr	r3, [pc, #140]	; (8007f4c <HAL_GPIO_Init+0x2f8>)
 8007ebe:	689b      	ldr	r3, [r3, #8]
 8007ec0:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	43db      	mvns	r3, r3
 8007ec6:	693a      	ldr	r2, [r7, #16]
 8007ec8:	4013      	ands	r3, r2
 8007eca:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8007ecc:	683b      	ldr	r3, [r7, #0]
 8007ece:	685b      	ldr	r3, [r3, #4]
 8007ed0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d003      	beq.n	8007ee0 <HAL_GPIO_Init+0x28c>
        {
          temp |= iocurrent;
 8007ed8:	693a      	ldr	r2, [r7, #16]
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	4313      	orrs	r3, r2
 8007ede:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8007ee0:	4a1a      	ldr	r2, [pc, #104]	; (8007f4c <HAL_GPIO_Init+0x2f8>)
 8007ee2:	693b      	ldr	r3, [r7, #16]
 8007ee4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8007ee6:	4b19      	ldr	r3, [pc, #100]	; (8007f4c <HAL_GPIO_Init+0x2f8>)
 8007ee8:	68db      	ldr	r3, [r3, #12]
 8007eea:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	43db      	mvns	r3, r3
 8007ef0:	693a      	ldr	r2, [r7, #16]
 8007ef2:	4013      	ands	r3, r2
 8007ef4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8007ef6:	683b      	ldr	r3, [r7, #0]
 8007ef8:	685b      	ldr	r3, [r3, #4]
 8007efa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d003      	beq.n	8007f0a <HAL_GPIO_Init+0x2b6>
        {
          temp |= iocurrent;
 8007f02:	693a      	ldr	r2, [r7, #16]
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	4313      	orrs	r3, r2
 8007f08:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8007f0a:	4a10      	ldr	r2, [pc, #64]	; (8007f4c <HAL_GPIO_Init+0x2f8>)
 8007f0c:	693b      	ldr	r3, [r7, #16]
 8007f0e:	60d3      	str	r3, [r2, #12]
      }
    }
    
    position++;
 8007f10:	697b      	ldr	r3, [r7, #20]
 8007f12:	3301      	adds	r3, #1
 8007f14:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8007f16:	683b      	ldr	r3, [r7, #0]
 8007f18:	681a      	ldr	r2, [r3, #0]
 8007f1a:	697b      	ldr	r3, [r7, #20]
 8007f1c:	fa22 f303 	lsr.w	r3, r2, r3
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	f47f aea3 	bne.w	8007c6c <HAL_GPIO_Init+0x18>
      }
    }
    
    position++;
  }
}
 8007f26:	bf00      	nop
 8007f28:	371c      	adds	r7, #28
 8007f2a:	46bd      	mov	sp, r7
 8007f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f30:	4770      	bx	lr
 8007f32:	bf00      	nop
 8007f34:	40021000 	.word	0x40021000
 8007f38:	40010000 	.word	0x40010000
 8007f3c:	48000400 	.word	0x48000400
 8007f40:	48000800 	.word	0x48000800
 8007f44:	48000c00 	.word	0x48000c00
 8007f48:	48001000 	.word	0x48001000
 8007f4c:	40010400 	.word	0x40010400

08007f50 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8007f50:	b480      	push	{r7}
 8007f52:	b085      	sub	sp, #20
 8007f54:	af00      	add	r7, sp, #0
 8007f56:	6078      	str	r0, [r7, #4]
 8007f58:	460b      	mov	r3, r1
 8007f5a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	691a      	ldr	r2, [r3, #16]
 8007f60:	887b      	ldrh	r3, [r7, #2]
 8007f62:	4013      	ands	r3, r2
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d002      	beq.n	8007f6e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007f68:	2301      	movs	r3, #1
 8007f6a:	73fb      	strb	r3, [r7, #15]
 8007f6c:	e001      	b.n	8007f72 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8007f6e:	2300      	movs	r3, #0
 8007f70:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8007f72:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f74:	4618      	mov	r0, r3
 8007f76:	3714      	adds	r7, #20
 8007f78:	46bd      	mov	sp, r7
 8007f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f7e:	4770      	bx	lr

08007f80 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007f80:	b480      	push	{r7}
 8007f82:	b083      	sub	sp, #12
 8007f84:	af00      	add	r7, sp, #0
 8007f86:	6078      	str	r0, [r7, #4]
 8007f88:	460b      	mov	r3, r1
 8007f8a:	807b      	strh	r3, [r7, #2]
 8007f8c:	4613      	mov	r3, r2
 8007f8e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8007f90:	787b      	ldrb	r3, [r7, #1]
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d003      	beq.n	8007f9e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8007f96:	887a      	ldrh	r2, [r7, #2]
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8007f9c:	e002      	b.n	8007fa4 <HAL_GPIO_WritePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8007f9e:	887a      	ldrh	r2, [r7, #2]
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	629a      	str	r2, [r3, #40]	; 0x28
  }
}
 8007fa4:	bf00      	nop
 8007fa6:	370c      	adds	r7, #12
 8007fa8:	46bd      	mov	sp, r7
 8007faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fae:	4770      	bx	lr

08007fb0 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin: specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8007fb0:	b480      	push	{r7}
 8007fb2:	b083      	sub	sp, #12
 8007fb4:	af00      	add	r7, sp, #0
 8007fb6:	6078      	str	r0, [r7, #4]
 8007fb8:	460b      	mov	r3, r1
 8007fba:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	695a      	ldr	r2, [r3, #20]
 8007fc0:	887b      	ldrh	r3, [r7, #2]
 8007fc2:	405a      	eors	r2, r3
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	615a      	str	r2, [r3, #20]
}
 8007fc8:	bf00      	nop
 8007fca:	370c      	adds	r7, #12
 8007fcc:	46bd      	mov	sp, r7
 8007fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd2:	4770      	bx	lr

08007fd4 <HAL_CRCEx_Polynomial_Set>:
  *          @arg CRC_POLYLENGTH_16B: 16-bit long CRC (generating polynomial of degree 16)
  *          @arg CRC_POLYLENGTH_32B: 32-bit long CRC (generating polynomial of degree 32)                
  * @retval HAL status
  */                                   
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8007fd4:	b480      	push	{r7}
 8007fd6:	b087      	sub	sp, #28
 8007fd8:	af00      	add	r7, sp, #0
 8007fda:	60f8      	str	r0, [r7, #12]
 8007fdc:	60b9      	str	r1, [r7, #8]
 8007fde:	607a      	str	r2, [r7, #4]
  uint32_t msb = 31; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8007fe0:	231f      	movs	r3, #31
 8007fe2:	617b      	str	r3, [r7, #20]
   * definition. HAL_ERROR is reported if Pol degree is 
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while (((Pol & (1U << msb)) == 0) && (msb-- > 0)){}
 8007fe4:	bf00      	nop
 8007fe6:	2201      	movs	r2, #1
 8007fe8:	697b      	ldr	r3, [r7, #20]
 8007fea:	409a      	lsls	r2, r3
 8007fec:	68bb      	ldr	r3, [r7, #8]
 8007fee:	4013      	ands	r3, r2
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d104      	bne.n	8007ffe <HAL_CRCEx_Polynomial_Set+0x2a>
 8007ff4:	697b      	ldr	r3, [r7, #20]
 8007ff6:	1e5a      	subs	r2, r3, #1
 8007ff8:	617a      	str	r2, [r7, #20]
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d1f3      	bne.n	8007fe6 <HAL_CRCEx_Polynomial_Set+0x12>

  switch (PolyLength)
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	2b18      	cmp	r3, #24
 8008002:	d844      	bhi.n	800808e <HAL_CRCEx_Polynomial_Set+0xba>
 8008004:	a201      	add	r2, pc, #4	; (adr r2, 800800c <HAL_CRCEx_Polynomial_Set+0x38>)
 8008006:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800800a:	bf00      	nop
 800800c:	0800808f 	.word	0x0800808f
 8008010:	0800808f 	.word	0x0800808f
 8008014:	0800808f 	.word	0x0800808f
 8008018:	0800808f 	.word	0x0800808f
 800801c:	0800808f 	.word	0x0800808f
 8008020:	0800808f 	.word	0x0800808f
 8008024:	0800808f 	.word	0x0800808f
 8008028:	0800808f 	.word	0x0800808f
 800802c:	08008085 	.word	0x08008085
 8008030:	0800808f 	.word	0x0800808f
 8008034:	0800808f 	.word	0x0800808f
 8008038:	0800808f 	.word	0x0800808f
 800803c:	0800808f 	.word	0x0800808f
 8008040:	0800808f 	.word	0x0800808f
 8008044:	0800808f 	.word	0x0800808f
 8008048:	0800808f 	.word	0x0800808f
 800804c:	0800807b 	.word	0x0800807b
 8008050:	0800808f 	.word	0x0800808f
 8008054:	0800808f 	.word	0x0800808f
 8008058:	0800808f 	.word	0x0800808f
 800805c:	0800808f 	.word	0x0800808f
 8008060:	0800808f 	.word	0x0800808f
 8008064:	0800808f 	.word	0x0800808f
 8008068:	0800808f 	.word	0x0800808f
 800806c:	08008071 	.word	0x08008071
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B) 
 8008070:	697b      	ldr	r3, [r7, #20]
 8008072:	2b06      	cmp	r3, #6
 8008074:	d90d      	bls.n	8008092 <HAL_CRCEx_Polynomial_Set+0xbe>
      {
        return  HAL_ERROR;
 8008076:	2301      	movs	r3, #1
 8008078:	e01f      	b.n	80080ba <HAL_CRCEx_Polynomial_Set+0xe6>
      }
      break;
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
 800807a:	697b      	ldr	r3, [r7, #20]
 800807c:	2b07      	cmp	r3, #7
 800807e:	d90a      	bls.n	8008096 <HAL_CRCEx_Polynomial_Set+0xc2>
      {
        return  HAL_ERROR;
 8008080:	2301      	movs	r3, #1
 8008082:	e01a      	b.n	80080ba <HAL_CRCEx_Polynomial_Set+0xe6>
      }      
      break;
    case CRC_POLYLENGTH_16B:
      if (msb >= HAL_CRC_LENGTH_16B)
 8008084:	697b      	ldr	r3, [r7, #20]
 8008086:	2b0f      	cmp	r3, #15
 8008088:	d907      	bls.n	800809a <HAL_CRCEx_Polynomial_Set+0xc6>
      {
        return  HAL_ERROR;
 800808a:	2301      	movs	r3, #1
 800808c:	e015      	b.n	80080ba <HAL_CRCEx_Polynomial_Set+0xe6>
      break;
    case CRC_POLYLENGTH_32B:
      /* no polynomial definition vs. polynomial length issue possible */
      break; 
    default:
      break;                  
 800808e:	bf00      	nop
 8008090:	e004      	b.n	800809c <HAL_CRCEx_Polynomial_Set+0xc8>
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B) 
      {
        return  HAL_ERROR;
      }
      break;
 8008092:	bf00      	nop
 8008094:	e002      	b.n	800809c <HAL_CRCEx_Polynomial_Set+0xc8>
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
      {
        return  HAL_ERROR;
      }      
      break;
 8008096:	bf00      	nop
 8008098:	e000      	b.n	800809c <HAL_CRCEx_Polynomial_Set+0xc8>
    case CRC_POLYLENGTH_16B:
      if (msb >= HAL_CRC_LENGTH_16B)
      {
        return  HAL_ERROR;
      }      
      break;
 800809a:	bf00      	nop
    default:
      break;                  
  }

  /* set generating polynomial */
  WRITE_REG(hcrc->Instance->POL, Pol);
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	68ba      	ldr	r2, [r7, #8]
 80080a2:	615a      	str	r2, [r3, #20]
  
  /* set generating polynomial size */
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);  
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	68fa      	ldr	r2, [r7, #12]
 80080aa:	6812      	ldr	r2, [r2, #0]
 80080ac:	6892      	ldr	r2, [r2, #8]
 80080ae:	f022 0118 	bic.w	r1, r2, #24
 80080b2:	687a      	ldr	r2, [r7, #4]
 80080b4:	430a      	orrs	r2, r1
 80080b6:	609a      	str	r2, [r3, #8]
  
  /* Return function status */
  return HAL_OK;
 80080b8:	2300      	movs	r3, #0
}
 80080ba:	4618      	mov	r0, r3
 80080bc:	371c      	adds	r7, #28
 80080be:	46bd      	mov	sp, r7
 80080c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080c4:	4770      	bx	lr
 80080c6:	bf00      	nop

080080c8 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and initialize the associated handle.
  * @param  hcrc: CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 80080c8:	b580      	push	{r7, lr}
 80080ca:	b082      	sub	sp, #8
 80080cc:	af00      	add	r7, sp, #0
 80080ce:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if(hcrc == NULL)
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d101      	bne.n	80080da <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 80080d6:	2301      	movs	r3, #1
 80080d8:	e054      	b.n	8008184 <HAL_CRC_Init+0xbc>
  }
  
  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if(hcrc->State == HAL_CRC_STATE_RESET)
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	7f5b      	ldrb	r3, [r3, #29]
 80080de:	b2db      	uxtb	r3, r3
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	d105      	bne.n	80080f0 <HAL_CRC_Init+0x28>
  {   
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	2200      	movs	r2, #0
 80080e8:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80080ea:	6878      	ldr	r0, [r7, #4]
 80080ec:	f7f9 fc12 	bl	8001914 <HAL_CRC_MspInit>
  }
  
  hcrc->State = HAL_CRC_STATE_BUSY; 
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	2202      	movs	r2, #2
 80080f4:	775a      	strb	r2, [r3, #29]
  
  /* check whether or not non-default generating polynomial has been 
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse)); 
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	791b      	ldrb	r3, [r3, #4]
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d10c      	bne.n	8008118 <HAL_CRC_Init+0x50>
  {
    /* initialize IP with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);  
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	4a22      	ldr	r2, [pc, #136]	; (800818c <HAL_CRC_Init+0xc4>)
 8008104:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	687a      	ldr	r2, [r7, #4]
 800810c:	6812      	ldr	r2, [r2, #0]
 800810e:	6892      	ldr	r2, [r2, #8]
 8008110:	f022 0218 	bic.w	r2, r2, #24
 8008114:	609a      	str	r2, [r3, #8]
 8008116:	e00c      	b.n	8008132 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC IP with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	6899      	ldr	r1, [r3, #8]
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	68db      	ldr	r3, [r3, #12]
 8008120:	461a      	mov	r2, r3
 8008122:	6878      	ldr	r0, [r7, #4]
 8008124:	f7ff ff56 	bl	8007fd4 <HAL_CRCEx_Polynomial_Set>
 8008128:	4603      	mov	r3, r0
 800812a:	2b00      	cmp	r3, #0
 800812c:	d001      	beq.n	8008132 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 800812e:	2301      	movs	r3, #1
 8008130:	e028      	b.n	8008184 <HAL_CRC_Init+0xbc>
  }
  
  /* check whether or not non-default CRC initial value has been 
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	795b      	ldrb	r3, [r3, #5]
 8008136:	2b00      	cmp	r3, #0
 8008138:	d105      	bne.n	8008146 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);  
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	f04f 32ff 	mov.w	r2, #4294967295
 8008142:	611a      	str	r2, [r3, #16]
 8008144:	e004      	b.n	8008150 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	687a      	ldr	r2, [r7, #4]
 800814c:	6912      	ldr	r2, [r2, #16]
 800814e:	611a      	str	r2, [r3, #16]
  }
  

  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode)); 
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode); 
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	687a      	ldr	r2, [r7, #4]
 8008156:	6812      	ldr	r2, [r2, #0]
 8008158:	6892      	ldr	r2, [r2, #8]
 800815a:	f022 0160 	bic.w	r1, r2, #96	; 0x60
 800815e:	687a      	ldr	r2, [r7, #4]
 8008160:	6952      	ldr	r2, [r2, #20]
 8008162:	430a      	orrs	r2, r1
 8008164:	609a      	str	r2, [r3, #8]
  
  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode)); 
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);  
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	687a      	ldr	r2, [r7, #4]
 800816c:	6812      	ldr	r2, [r2, #0]
 800816e:	6892      	ldr	r2, [r2, #8]
 8008170:	f022 0180 	bic.w	r1, r2, #128	; 0x80
 8008174:	687a      	ldr	r2, [r7, #4]
 8008176:	6992      	ldr	r2, [r2, #24]
 8008178:	430a      	orrs	r2, r1
 800817a:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	2201      	movs	r2, #1
 8008180:	775a      	strb	r2, [r3, #29]
  
  /* Return function status */
  return HAL_OK;
 8008182:	2300      	movs	r3, #0
}
 8008184:	4618      	mov	r0, r3
 8008186:	3708      	adds	r7, #8
 8008188:	46bd      	mov	sp, r7
 800818a:	bd80      	pop	{r7, pc}
 800818c:	04c11db7 	.word	0x04c11db7

08008190 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008190:	b480      	push	{r7}
 8008192:	b085      	sub	sp, #20
 8008194:	af00      	add	r7, sp, #0
 8008196:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	f003 0307 	and.w	r3, r3, #7
 800819e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80081a0:	4b0c      	ldr	r3, [pc, #48]	; (80081d4 <NVIC_SetPriorityGrouping+0x44>)
 80081a2:	68db      	ldr	r3, [r3, #12]
 80081a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80081a6:	68ba      	ldr	r2, [r7, #8]
 80081a8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80081ac:	4013      	ands	r3, r2
 80081ae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	021a      	lsls	r2, r3, #8
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80081b4:	68bb      	ldr	r3, [r7, #8]
 80081b6:	4313      	orrs	r3, r2
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
 80081b8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80081bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80081c0:	60bb      	str	r3, [r7, #8]
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 80081c2:	4a04      	ldr	r2, [pc, #16]	; (80081d4 <NVIC_SetPriorityGrouping+0x44>)
 80081c4:	68bb      	ldr	r3, [r7, #8]
 80081c6:	60d3      	str	r3, [r2, #12]
}
 80081c8:	bf00      	nop
 80081ca:	3714      	adds	r7, #20
 80081cc:	46bd      	mov	sp, r7
 80081ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d2:	4770      	bx	lr
 80081d4:	e000ed00 	.word	0xe000ed00

080081d8 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 80081d8:	b480      	push	{r7}
 80081da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80081dc:	4b04      	ldr	r3, [pc, #16]	; (80081f0 <NVIC_GetPriorityGrouping+0x18>)
 80081de:	68db      	ldr	r3, [r3, #12]
 80081e0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80081e4:	0a1b      	lsrs	r3, r3, #8
}
 80081e6:	4618      	mov	r0, r3
 80081e8:	46bd      	mov	sp, r7
 80081ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ee:	4770      	bx	lr
 80081f0:	e000ed00 	.word	0xe000ed00

080081f4 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80081f4:	b480      	push	{r7}
 80081f6:	b083      	sub	sp, #12
 80081f8:	af00      	add	r7, sp, #0
 80081fa:	4603      	mov	r3, r0
 80081fc:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80081fe:	4909      	ldr	r1, [pc, #36]	; (8008224 <NVIC_EnableIRQ+0x30>)
 8008200:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008204:	095b      	lsrs	r3, r3, #5
 8008206:	79fa      	ldrb	r2, [r7, #7]
 8008208:	f002 021f 	and.w	r2, r2, #31
 800820c:	2001      	movs	r0, #1
 800820e:	fa00 f202 	lsl.w	r2, r0, r2
 8008212:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8008216:	bf00      	nop
 8008218:	370c      	adds	r7, #12
 800821a:	46bd      	mov	sp, r7
 800821c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008220:	4770      	bx	lr
 8008222:	bf00      	nop
 8008224:	e000e100 	.word	0xe000e100

08008228 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8008228:	b480      	push	{r7}
 800822a:	b083      	sub	sp, #12
 800822c:	af00      	add	r7, sp, #0
 800822e:	4603      	mov	r3, r0
 8008230:	6039      	str	r1, [r7, #0]
 8008232:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8008234:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008238:	2b00      	cmp	r3, #0
 800823a:	da0b      	bge.n	8008254 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800823c:	490d      	ldr	r1, [pc, #52]	; (8008274 <NVIC_SetPriority+0x4c>)
 800823e:	79fb      	ldrb	r3, [r7, #7]
 8008240:	f003 030f 	and.w	r3, r3, #15
 8008244:	3b04      	subs	r3, #4
 8008246:	683a      	ldr	r2, [r7, #0]
 8008248:	b2d2      	uxtb	r2, r2
 800824a:	0112      	lsls	r2, r2, #4
 800824c:	b2d2      	uxtb	r2, r2
 800824e:	440b      	add	r3, r1
 8008250:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8008252:	e009      	b.n	8008268 <NVIC_SetPriority+0x40>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008254:	4908      	ldr	r1, [pc, #32]	; (8008278 <NVIC_SetPriority+0x50>)
 8008256:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800825a:	683a      	ldr	r2, [r7, #0]
 800825c:	b2d2      	uxtb	r2, r2
 800825e:	0112      	lsls	r2, r2, #4
 8008260:	b2d2      	uxtb	r2, r2
 8008262:	440b      	add	r3, r1
 8008264:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
}
 8008268:	bf00      	nop
 800826a:	370c      	adds	r7, #12
 800826c:	46bd      	mov	sp, r7
 800826e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008272:	4770      	bx	lr
 8008274:	e000ed00 	.word	0xe000ed00
 8008278:	e000e100 	.word	0xe000e100

0800827c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800827c:	b480      	push	{r7}
 800827e:	b089      	sub	sp, #36	; 0x24
 8008280:	af00      	add	r7, sp, #0
 8008282:	60f8      	str	r0, [r7, #12]
 8008284:	60b9      	str	r1, [r7, #8]
 8008286:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	f003 0307 	and.w	r3, r3, #7
 800828e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8008290:	69fb      	ldr	r3, [r7, #28]
 8008292:	f1c3 0307 	rsb	r3, r3, #7
 8008296:	2b04      	cmp	r3, #4
 8008298:	bf28      	it	cs
 800829a:	2304      	movcs	r3, #4
 800829c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800829e:	69fb      	ldr	r3, [r7, #28]
 80082a0:	3304      	adds	r3, #4
 80082a2:	2b06      	cmp	r3, #6
 80082a4:	d902      	bls.n	80082ac <NVIC_EncodePriority+0x30>
 80082a6:	69fb      	ldr	r3, [r7, #28]
 80082a8:	3b03      	subs	r3, #3
 80082aa:	e000      	b.n	80082ae <NVIC_EncodePriority+0x32>
 80082ac:	2300      	movs	r3, #0
 80082ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80082b0:	2201      	movs	r2, #1
 80082b2:	69bb      	ldr	r3, [r7, #24]
 80082b4:	fa02 f303 	lsl.w	r3, r2, r3
 80082b8:	1e5a      	subs	r2, r3, #1
 80082ba:	68bb      	ldr	r3, [r7, #8]
 80082bc:	401a      	ands	r2, r3
 80082be:	697b      	ldr	r3, [r7, #20]
 80082c0:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80082c2:	2101      	movs	r1, #1
 80082c4:	697b      	ldr	r3, [r7, #20]
 80082c6:	fa01 f303 	lsl.w	r3, r1, r3
 80082ca:	1e59      	subs	r1, r3, #1
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	400b      	ands	r3, r1
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
 80082d0:	4313      	orrs	r3, r2
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
         );
}
 80082d2:	4618      	mov	r0, r3
 80082d4:	3724      	adds	r7, #36	; 0x24
 80082d6:	46bd      	mov	sp, r7
 80082d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082dc:	4770      	bx	lr
 80082de:	bf00      	nop

080082e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80082e0:	b580      	push	{r7, lr}
 80082e2:	b082      	sub	sp, #8
 80082e4:	af00      	add	r7, sp, #0
 80082e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	3b01      	subs	r3, #1
 80082ec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80082f0:	d301      	bcc.n	80082f6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80082f2:	2301      	movs	r3, #1
 80082f4:	e00f      	b.n	8008316 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80082f6:	4a0a      	ldr	r2, [pc, #40]	; (8008320 <SysTick_Config+0x40>)
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	3b01      	subs	r3, #1
 80082fc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80082fe:	210f      	movs	r1, #15
 8008300:	f04f 30ff 	mov.w	r0, #4294967295
 8008304:	f7ff ff90 	bl	8008228 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8008308:	4b05      	ldr	r3, [pc, #20]	; (8008320 <SysTick_Config+0x40>)
 800830a:	2200      	movs	r2, #0
 800830c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800830e:	4b04      	ldr	r3, [pc, #16]	; (8008320 <SysTick_Config+0x40>)
 8008310:	2207      	movs	r2, #7
 8008312:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8008314:	2300      	movs	r3, #0
}
 8008316:	4618      	mov	r0, r3
 8008318:	3708      	adds	r7, #8
 800831a:	46bd      	mov	sp, r7
 800831c:	bd80      	pop	{r7, pc}
 800831e:	bf00      	nop
 8008320:	e000e010 	.word	0xe000e010

08008324 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008324:	b580      	push	{r7, lr}
 8008326:	b082      	sub	sp, #8
 8008328:	af00      	add	r7, sp, #0
 800832a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800832c:	6878      	ldr	r0, [r7, #4]
 800832e:	f7ff ff2f 	bl	8008190 <NVIC_SetPriorityGrouping>
}
 8008332:	bf00      	nop
 8008334:	3708      	adds	r7, #8
 8008336:	46bd      	mov	sp, r7
 8008338:	bd80      	pop	{r7, pc}
 800833a:	bf00      	nop

0800833c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800833c:	b580      	push	{r7, lr}
 800833e:	b086      	sub	sp, #24
 8008340:	af00      	add	r7, sp, #0
 8008342:	4603      	mov	r3, r0
 8008344:	60b9      	str	r1, [r7, #8]
 8008346:	607a      	str	r2, [r7, #4]
 8008348:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800834a:	2300      	movs	r3, #0
 800834c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800834e:	f7ff ff43 	bl	80081d8 <NVIC_GetPriorityGrouping>
 8008352:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8008354:	687a      	ldr	r2, [r7, #4]
 8008356:	68b9      	ldr	r1, [r7, #8]
 8008358:	6978      	ldr	r0, [r7, #20]
 800835a:	f7ff ff8f 	bl	800827c <NVIC_EncodePriority>
 800835e:	4602      	mov	r2, r0
 8008360:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008364:	4611      	mov	r1, r2
 8008366:	4618      	mov	r0, r3
 8008368:	f7ff ff5e 	bl	8008228 <NVIC_SetPriority>
}
 800836c:	bf00      	nop
 800836e:	3718      	adds	r7, #24
 8008370:	46bd      	mov	sp, r7
 8008372:	bd80      	pop	{r7, pc}

08008374 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008374:	b580      	push	{r7, lr}
 8008376:	b082      	sub	sp, #8
 8008378:	af00      	add	r7, sp, #0
 800837a:	4603      	mov	r3, r0
 800837c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800837e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008382:	4618      	mov	r0, r3
 8008384:	f7ff ff36 	bl	80081f4 <NVIC_EnableIRQ>
}
 8008388:	bf00      	nop
 800838a:	3708      	adds	r7, #8
 800838c:	46bd      	mov	sp, r7
 800838e:	bd80      	pop	{r7, pc}

08008390 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8008390:	b580      	push	{r7, lr}
 8008392:	b082      	sub	sp, #8
 8008394:	af00      	add	r7, sp, #0
 8008396:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8008398:	6878      	ldr	r0, [r7, #4]
 800839a:	f7ff ffa1 	bl	80082e0 <SysTick_Config>
 800839e:	4603      	mov	r3, r0
}
 80083a0:	4618      	mov	r0, r3
 80083a2:	3708      	adds	r7, #8
 80083a4:	46bd      	mov	sp, r7
 80083a6:	bd80      	pop	{r7, pc}

080083a8 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80083a8:	b480      	push	{r7}
 80083aa:	b083      	sub	sp, #12
 80083ac:	af00      	add	r7, sp, #0
 80083ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	2b04      	cmp	r3, #4
 80083b4:	d106      	bne.n	80083c4 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80083b6:	4a09      	ldr	r2, [pc, #36]	; (80083dc <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80083b8:	4b08      	ldr	r3, [pc, #32]	; (80083dc <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	f043 0304 	orr.w	r3, r3, #4
 80083c0:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 80083c2:	e005      	b.n	80083d0 <HAL_SYSTICK_CLKSourceConfig+0x28>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80083c4:	4a05      	ldr	r2, [pc, #20]	; (80083dc <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80083c6:	4b05      	ldr	r3, [pc, #20]	; (80083dc <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	f023 0304 	bic.w	r3, r3, #4
 80083ce:	6013      	str	r3, [r2, #0]
  }
}
 80083d0:	bf00      	nop
 80083d2:	370c      	adds	r7, #12
 80083d4:	46bd      	mov	sp, r7
 80083d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083da:	4770      	bx	lr
 80083dc:	e000e010 	.word	0xe000e010

080083e0 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 80083e0:	b580      	push	{r7, lr}
 80083e2:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 80083e4:	f000 f802 	bl	80083ec <HAL_SYSTICK_Callback>
}
 80083e8:	bf00      	nop
 80083ea:	bd80      	pop	{r7, pc}

080083ec <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80083ec:	b480      	push	{r7}
 80083ee:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 80083f0:	bf00      	nop
 80083f2:	46bd      	mov	sp, r7
 80083f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083f8:	4770      	bx	lr
 80083fa:	bf00      	nop

080083fc <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80083fc:	b580      	push	{r7, lr}
 80083fe:	b09c      	sub	sp, #112	; 0x70
 8008400:	af00      	add	r7, sp, #0
 8008402:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8008404:	2300      	movs	r3, #0
 8008406:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0;
 800840a:	2300      	movs	r3, #0
 800840c:	66bb      	str	r3, [r7, #104]	; 0x68
  __IO uint32_t wait_loop_index = 0;
 800840e:	2300      	movs	r3, #0
 8008410:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	2b00      	cmp	r3, #0
 8008416:	d101      	bne.n	800841c <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8008418:	2301      	movs	r3, #1
 800841a:	e1c6      	b.n	80087aa <HAL_ADC_Init+0x3ae>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	691b      	ldr	r3, [r3, #16]
 8008420:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008426:	f003 0310 	and.w	r3, r3, #16
 800842a:	2b00      	cmp	r3, #0
 800842c:	d175      	bne.n	800851a <HAL_ADC_Init+0x11e>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008432:	2b00      	cmp	r3, #0
 8008434:	d152      	bne.n	80084dc <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	2200      	movs	r2, #0
 800843a:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0;
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	2200      	movs	r2, #0
 8008440:	651a      	str	r2, [r3, #80]	; 0x50
      hadc->InjectionConfig.ContextQueue = 0;
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	2200      	movs	r2, #0
 8008446:	64da      	str	r2, [r3, #76]	; 0x4c
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	2200      	movs	r2, #0
 800844c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      
      /* Init the low level hardware */
      HAL_ADC_MspInit(hadc);
 8008450:	6878      	ldr	r0, [r7, #4]
 8008452:	f7f9 fa41 	bl	80018d8 <HAL_ADC_MspInit>
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	689b      	ldr	r3, [r3, #8]
 800845c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008460:	2b00      	cmp	r3, #0
 8008462:	d13b      	bne.n	80084dc <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8008464:	6878      	ldr	r0, [r7, #4]
 8008466:	f000 ff0f 	bl	8009288 <ADC_Disable>
 800846a:	4603      	mov	r3, r0
 800846c:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008474:	f003 0310 	and.w	r3, r3, #16
 8008478:	2b00      	cmp	r3, #0
 800847a:	d12f      	bne.n	80084dc <HAL_ADC_Init+0xe0>
 800847c:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8008480:	2b00      	cmp	r3, #0
 8008482:	d12b      	bne.n	80084dc <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008488:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800848c:	f023 0302 	bic.w	r3, r3, #2
 8008490:	f043 0202 	orr.w	r2, r3, #2
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	645a      	str	r2, [r3, #68]	; 0x44
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	687a      	ldr	r2, [r7, #4]
 800849e:	6812      	ldr	r2, [r2, #0]
 80084a0:	6892      	ldr	r2, [r2, #8]
 80084a2:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80084a6:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01 */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	687a      	ldr	r2, [r7, #4]
 80084ae:	6812      	ldr	r2, [r2, #0]
 80084b0:	6892      	ldr	r2, [r2, #8]
 80084b2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80084b6:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 80084b8:	4b85      	ldr	r3, [pc, #532]	; (80086d0 <HAL_ADC_Init+0x2d4>)
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	4a85      	ldr	r2, [pc, #532]	; (80086d4 <HAL_ADC_Init+0x2d8>)
 80084be:	fba2 2303 	umull	r2, r3, r2, r3
 80084c2:	0c9a      	lsrs	r2, r3, #18
 80084c4:	4613      	mov	r3, r2
 80084c6:	009b      	lsls	r3, r3, #2
 80084c8:	4413      	add	r3, r2
 80084ca:	005b      	lsls	r3, r3, #1
 80084cc:	60fb      	str	r3, [r7, #12]
          while(wait_loop_index != 0)
 80084ce:	e002      	b.n	80084d6 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	3b01      	subs	r3, #1
 80084d4:	60fb      	str	r3, [r7, #12]
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
          while(wait_loop_index != 0)
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	2b00      	cmp	r3, #0
 80084da:	d1f9      	bne.n	80084d0 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	689b      	ldr	r3, [r3, #8]
 80084e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d006      	beq.n	80084f8 <HAL_ADC_Init+0xfc>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	689b      	ldr	r3, [r3, #8]
 80084f0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d010      	beq.n	800851a <HAL_ADC_Init+0x11e>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80084fc:	f023 0312 	bic.w	r3, r3, #18
 8008500:	f043 0210 	orr.w	r2, r3, #16
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	645a      	str	r2, [r3, #68]	; 0x44
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800850c:	f043 0201 	orr.w	r2, r3, #1
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	649a      	str	r2, [r3, #72]	; 0x48
      
      tmp_hal_status = HAL_ERROR;
 8008514:	2301      	movs	r3, #1
 8008516:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800851e:	f003 0310 	and.w	r3, r3, #16
 8008522:	2b00      	cmp	r3, #0
 8008524:	f040 8134 	bne.w	8008790 <HAL_ADC_Init+0x394>
 8008528:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800852c:	2b00      	cmp	r3, #0
 800852e:	f040 812f 	bne.w	8008790 <HAL_ADC_Init+0x394>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	689b      	ldr	r3, [r3, #8]
 8008538:	f003 0304 	and.w	r3, r3, #4
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
      (tmp_hal_status == HAL_OK)                                &&
 800853c:	2b00      	cmp	r3, #0
 800853e:	f040 8127 	bne.w	8008790 <HAL_ADC_Init+0x394>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008546:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800854a:	f043 0202 	orr.w	r2, r3, #2
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800855a:	d004      	beq.n	8008566 <HAL_ADC_Init+0x16a>
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	4a5d      	ldr	r2, [pc, #372]	; (80086d8 <HAL_ADC_Init+0x2dc>)
 8008562:	4293      	cmp	r3, r2
 8008564:	d101      	bne.n	800856a <HAL_ADC_Init+0x16e>
 8008566:	4b5d      	ldr	r3, [pc, #372]	; (80086dc <HAL_ADC_Init+0x2e0>)
 8008568:	e000      	b.n	800856c <HAL_ADC_Init+0x170>
 800856a:	4b5d      	ldr	r3, [pc, #372]	; (80086e0 <HAL_ADC_Init+0x2e4>)
 800856c:	667b      	str	r3, [r7, #100]	; 0x64
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008576:	d102      	bne.n	800857e <HAL_ADC_Init+0x182>
 8008578:	4b57      	ldr	r3, [pc, #348]	; (80086d8 <HAL_ADC_Init+0x2dc>)
 800857a:	613b      	str	r3, [r7, #16]
 800857c:	e01a      	b.n	80085b4 <HAL_ADC_Init+0x1b8>
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	4a55      	ldr	r2, [pc, #340]	; (80086d8 <HAL_ADC_Init+0x2dc>)
 8008584:	4293      	cmp	r3, r2
 8008586:	d103      	bne.n	8008590 <HAL_ADC_Init+0x194>
 8008588:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800858c:	613b      	str	r3, [r7, #16]
 800858e:	e011      	b.n	80085b4 <HAL_ADC_Init+0x1b8>
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	4a53      	ldr	r2, [pc, #332]	; (80086e4 <HAL_ADC_Init+0x2e8>)
 8008596:	4293      	cmp	r3, r2
 8008598:	d102      	bne.n	80085a0 <HAL_ADC_Init+0x1a4>
 800859a:	4b53      	ldr	r3, [pc, #332]	; (80086e8 <HAL_ADC_Init+0x2ec>)
 800859c:	613b      	str	r3, [r7, #16]
 800859e:	e009      	b.n	80085b4 <HAL_ADC_Init+0x1b8>
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	4a50      	ldr	r2, [pc, #320]	; (80086e8 <HAL_ADC_Init+0x2ec>)
 80085a6:	4293      	cmp	r3, r2
 80085a8:	d102      	bne.n	80085b0 <HAL_ADC_Init+0x1b4>
 80085aa:	4b4e      	ldr	r3, [pc, #312]	; (80086e4 <HAL_ADC_Init+0x2e8>)
 80085ac:	613b      	str	r3, [r7, #16]
 80085ae:	e001      	b.n	80085b4 <HAL_ADC_Init+0x1b8>
 80085b0:	2300      	movs	r3, #0
 80085b2:	613b      	str	r3, [r7, #16]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	689b      	ldr	r3, [r3, #8]
 80085ba:	f003 0303 	and.w	r3, r3, #3
 80085be:	2b01      	cmp	r3, #1
 80085c0:	d108      	bne.n	80085d4 <HAL_ADC_Init+0x1d8>
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	f003 0301 	and.w	r3, r3, #1
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d001      	beq.n	80085d4 <HAL_ADC_Init+0x1d8>
 80085d0:	2301      	movs	r3, #1
 80085d2:	e000      	b.n	80085d6 <HAL_ADC_Init+0x1da>
 80085d4:	2300      	movs	r3, #0
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d11c      	bne.n	8008614 <HAL_ADC_Init+0x218>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80085da:	693b      	ldr	r3, [r7, #16]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d010      	beq.n	8008602 <HAL_ADC_Init+0x206>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80085e0:	693b      	ldr	r3, [r7, #16]
 80085e2:	689b      	ldr	r3, [r3, #8]
 80085e4:	f003 0303 	and.w	r3, r3, #3
 80085e8:	2b01      	cmp	r3, #1
 80085ea:	d107      	bne.n	80085fc <HAL_ADC_Init+0x200>
 80085ec:	693b      	ldr	r3, [r7, #16]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	f003 0301 	and.w	r3, r3, #1
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d001      	beq.n	80085fc <HAL_ADC_Init+0x200>
 80085f8:	2301      	movs	r3, #1
 80085fa:	e000      	b.n	80085fe <HAL_ADC_Init+0x202>
 80085fc:	2300      	movs	r3, #0
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80085fe:	2b00      	cmp	r3, #0
 8008600:	d108      	bne.n	8008614 <HAL_ADC_Init+0x218>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8008602:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008604:	689b      	ldr	r3, [r3, #8]
 8008606:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	685b      	ldr	r3, [r3, #4]
 800860e:	431a      	orrs	r2, r3
 8008610:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008612:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS(hadc->Init.ContinuousConvMode) |
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	69db      	ldr	r3, [r3, #28]
 8008618:	035a      	lsls	r2, r3, #13
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800861e:	2b01      	cmp	r3, #1
 8008620:	d002      	beq.n	8008628 <HAL_ADC_Init+0x22c>
 8008622:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008626:	e000      	b.n	800862a <HAL_ADC_Init+0x22e>
 8008628:	2300      	movs	r3, #0
 800862a:	431a      	orrs	r2, r3
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	68db      	ldr	r3, [r3, #12]
 8008630:	431a      	orrs	r2, r3
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	689b      	ldr	r3, [r3, #8]
 8008636:	4313      	orrs	r3, r2
 8008638:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800863a:	4313      	orrs	r3, r2
 800863c:	66bb      	str	r3, [r7, #104]	; 0x68
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008642:	2b01      	cmp	r3, #1
 8008644:	d11b      	bne.n	800867e <HAL_ADC_Init+0x282>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	69db      	ldr	r3, [r3, #28]
 800864a:	2b00      	cmp	r3, #0
 800864c:	d109      	bne.n	8008662 <HAL_ADC_Init+0x266>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008652:	3b01      	subs	r3, #1
 8008654:	045a      	lsls	r2, r3, #17
 8008656:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008658:	4313      	orrs	r3, r2
 800865a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800865e:	66bb      	str	r3, [r7, #104]	; 0x68
 8008660:	e00d      	b.n	800867e <HAL_ADC_Init+0x282>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008666:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800866a:	f043 0220 	orr.w	r2, r3, #32
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	645a      	str	r2, [r3, #68]	; 0x44
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008676:	f043 0201 	orr.w	r2, r3, #1
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	649a      	str	r2, [r3, #72]	; 0x48
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008682:	2b01      	cmp	r3, #1
 8008684:	d03a      	beq.n	80086fc <HAL_ADC_Init+0x300>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	4a16      	ldr	r2, [pc, #88]	; (80086e4 <HAL_ADC_Init+0x2e8>)
 800868c:	4293      	cmp	r3, r2
 800868e:	d004      	beq.n	800869a <HAL_ADC_Init+0x29e>
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	4a14      	ldr	r2, [pc, #80]	; (80086e8 <HAL_ADC_Init+0x2ec>)
 8008696:	4293      	cmp	r3, r2
 8008698:	d128      	bne.n	80086ec <HAL_ADC_Init+0x2f0>
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800869e:	f5b3 7f30 	cmp.w	r3, #704	; 0x2c0
 80086a2:	d012      	beq.n	80086ca <HAL_ADC_Init+0x2ce>
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086a8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80086ac:	d00a      	beq.n	80086c4 <HAL_ADC_Init+0x2c8>
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086b2:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 80086b6:	d002      	beq.n	80086be <HAL_ADC_Init+0x2c2>
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086bc:	e018      	b.n	80086f0 <HAL_ADC_Init+0x2f4>
 80086be:	f44f 7380 	mov.w	r3, #256	; 0x100
 80086c2:	e015      	b.n	80086f0 <HAL_ADC_Init+0x2f4>
 80086c4:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 80086c8:	e012      	b.n	80086f0 <HAL_ADC_Init+0x2f4>
 80086ca:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 80086ce:	e00f      	b.n	80086f0 <HAL_ADC_Init+0x2f4>
 80086d0:	20000154 	.word	0x20000154
 80086d4:	431bde83 	.word	0x431bde83
 80086d8:	50000100 	.word	0x50000100
 80086dc:	50000300 	.word	0x50000300
 80086e0:	50000700 	.word	0x50000700
 80086e4:	50000400 	.word	0x50000400
 80086e8:	50000500 	.word	0x50000500
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086f0:	687a      	ldr	r2, [r7, #4]
 80086f2:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80086f4:	4313      	orrs	r3, r2
 80086f6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80086f8:	4313      	orrs	r3, r2
 80086fa:	66bb      	str	r3, [r7, #104]	; 0x68
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	689b      	ldr	r3, [r3, #8]
 8008702:	f003 030c 	and.w	r3, r3, #12
 8008706:	2b00      	cmp	r3, #0
 8008708:	d113      	bne.n	8008732 <HAL_ADC_Init+0x336>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	681a      	ldr	r2, [r3, #0]
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	68db      	ldr	r3, [r3, #12]
 8008714:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008718:	f023 0302 	bic.w	r3, r3, #2
 800871c:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT(hadc->Init.LowPowerAutoWait)       |
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	699b      	ldr	r3, [r3, #24]
 8008722:	039a      	lsls	r2, r3, #14
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008728:	005b      	lsls	r3, r3, #1
 800872a:	4313      	orrs	r3, r2
 800872c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800872e:	4313      	orrs	r3, r2
 8008730:	66bb      	str	r3, [r7, #104]	; 0x68
                       ADC_CFGR_DMACONTREQ(hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	681a      	ldr	r2, [r3, #0]
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	68d9      	ldr	r1, [r3, #12]
 800873c:	4b1d      	ldr	r3, [pc, #116]	; (80087b4 <HAL_ADC_Init+0x3b8>)
 800873e:	400b      	ands	r3, r1
 8008740:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008742:	430b      	orrs	r3, r1
 8008744:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	691b      	ldr	r3, [r3, #16]
 800874a:	2b01      	cmp	r3, #1
 800874c:	d10c      	bne.n	8008768 <HAL_ADC_Init+0x36c>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	687a      	ldr	r2, [r7, #4]
 8008754:	6812      	ldr	r2, [r2, #0]
 8008756:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8008758:	f022 010f 	bic.w	r1, r2, #15
 800875c:	687a      	ldr	r2, [r7, #4]
 800875e:	6a12      	ldr	r2, [r2, #32]
 8008760:	3a01      	subs	r2, #1
 8008762:	430a      	orrs	r2, r1
 8008764:	631a      	str	r2, [r3, #48]	; 0x30
 8008766:	e007      	b.n	8008778 <HAL_ADC_Init+0x37c>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	687a      	ldr	r2, [r7, #4]
 800876e:	6812      	ldr	r2, [r2, #0]
 8008770:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8008772:	f022 020f 	bic.w	r2, r2, #15
 8008776:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	2200      	movs	r2, #0
 800877c:	649a      	str	r2, [r3, #72]	; 0x48
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008782:	f023 0303 	bic.w	r3, r3, #3
 8008786:	f043 0201 	orr.w	r2, r3, #1
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	645a      	str	r2, [r3, #68]	; 0x44
 800878e:	e00a      	b.n	80087a6 <HAL_ADC_Init+0x3aa>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008794:	f023 0312 	bic.w	r3, r3, #18
 8008798:	f043 0210 	orr.w	r2, r3, #16
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	645a      	str	r2, [r3, #68]	; 0x44
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 80087a0:	2301      	movs	r3, #1
 80087a2:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 80087a6:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
}
 80087aa:	4618      	mov	r0, r3
 80087ac:	3770      	adds	r7, #112	; 0x70
 80087ae:	46bd      	mov	sp, r7
 80087b0:	bd80      	pop	{r7, pc}
 80087b2:	bf00      	nop
 80087b4:	fff0c007 	.word	0xfff0c007

080087b8 <HAL_ADC_Start>:
  *         if ADC is master, ADC is enabled and multimode conversion is started.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80087b8:	b580      	push	{r7, lr}
 80087ba:	b084      	sub	sp, #16
 80087bc:	af00      	add	r7, sp, #0
 80087be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80087c0:	2300      	movs	r3, #0
 80087c2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	689b      	ldr	r3, [r3, #8]
 80087ca:	f003 0304 	and.w	r3, r3, #4
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	f040 80f8 	bne.w	80089c4 <HAL_ADC_Start+0x20c>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80087da:	2b01      	cmp	r3, #1
 80087dc:	d101      	bne.n	80087e2 <HAL_ADC_Start+0x2a>
 80087de:	2302      	movs	r3, #2
 80087e0:	e0f3      	b.n	80089ca <HAL_ADC_Start+0x212>
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	2201      	movs	r2, #1
 80087e6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80087ea:	6878      	ldr	r0, [r7, #4]
 80087ec:	f000 fcee 	bl	80091cc <ADC_Enable>
 80087f0:	4603      	mov	r3, r0
 80087f2:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80087f4:	7bfb      	ldrb	r3, [r7, #15]
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	f040 80df 	bne.w	80089ba <HAL_ADC_Start+0x202>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008800:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8008804:	f023 0301 	bic.w	r3, r3, #1
 8008808:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	645a      	str	r2, [r3, #68]	; 0x44
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set group injected state (from auto-injection) and multimode state   */
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008818:	d004      	beq.n	8008824 <HAL_ADC_Start+0x6c>
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	4a6d      	ldr	r2, [pc, #436]	; (80089d4 <HAL_ADC_Start+0x21c>)
 8008820:	4293      	cmp	r3, r2
 8008822:	d106      	bne.n	8008832 <HAL_ADC_Start+0x7a>
 8008824:	4b6c      	ldr	r3, [pc, #432]	; (80089d8 <HAL_ADC_Start+0x220>)
 8008826:	689b      	ldr	r3, [r3, #8]
 8008828:	f003 031f 	and.w	r3, r3, #31
 800882c:	2b00      	cmp	r3, #0
 800882e:	d010      	beq.n	8008852 <HAL_ADC_Start+0x9a>
 8008830:	e005      	b.n	800883e <HAL_ADC_Start+0x86>
 8008832:	4b6a      	ldr	r3, [pc, #424]	; (80089dc <HAL_ADC_Start+0x224>)
 8008834:	689b      	ldr	r3, [r3, #8]
 8008836:	f003 031f 	and.w	r3, r3, #31
 800883a:	2b00      	cmp	r3, #0
 800883c:	d009      	beq.n	8008852 <HAL_ADC_Start+0x9a>
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008846:	d004      	beq.n	8008852 <HAL_ADC_Start+0x9a>
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	4a64      	ldr	r2, [pc, #400]	; (80089e0 <HAL_ADC_Start+0x228>)
 800884e:	4293      	cmp	r3, r2
 8008850:	d115      	bne.n	800887e <HAL_ADC_Start+0xc6>
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008856:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	645a      	str	r2, [r3, #68]	; 0x44
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	68db      	ldr	r3, [r3, #12]
 8008864:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008868:	2b00      	cmp	r3, #0
 800886a:	d036      	beq.n	80088da <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008870:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8008874:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	645a      	str	r2, [r3, #68]	; 0x44
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 800887c:	e02d      	b.n	80088da <HAL_ADC_Start+0x122>
        }
      }
      else
      {
        /* Set ADC state (ADC slave) */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008882:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	645a      	str	r2, [r3, #68]	; 0x44
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008892:	d004      	beq.n	800889e <HAL_ADC_Start+0xe6>
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	4a4e      	ldr	r2, [pc, #312]	; (80089d4 <HAL_ADC_Start+0x21c>)
 800889a:	4293      	cmp	r3, r2
 800889c:	d10a      	bne.n	80088b4 <HAL_ADC_Start+0xfc>
 800889e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80088a2:	68db      	ldr	r3, [r3, #12]
 80088a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	bf14      	ite	ne
 80088ac:	2301      	movne	r3, #1
 80088ae:	2300      	moveq	r3, #0
 80088b0:	b2db      	uxtb	r3, r3
 80088b2:	e008      	b.n	80088c6 <HAL_ADC_Start+0x10e>
 80088b4:	4b4a      	ldr	r3, [pc, #296]	; (80089e0 <HAL_ADC_Start+0x228>)
 80088b6:	68db      	ldr	r3, [r3, #12]
 80088b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80088bc:	2b00      	cmp	r3, #0
 80088be:	bf14      	ite	ne
 80088c0:	2301      	movne	r3, #1
 80088c2:	2300      	moveq	r3, #0
 80088c4:	b2db      	uxtb	r3, r3
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d007      	beq.n	80088da <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80088ce:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80088d2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	645a      	str	r2, [r3, #68]	; 0x44
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80088de:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	d006      	beq.n	80088f4 <HAL_ADC_Start+0x13c>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80088ea:	f023 0206 	bic.w	r2, r3, #6
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	649a      	str	r2, [r3, #72]	; 0x48
 80088f2:	e002      	b.n	80088fa <HAL_ADC_Start+0x142>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	2200      	movs	r2, #0
 80088f8:	649a      	str	r2, [r3, #72]	; 0x48
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	2200      	movs	r2, #0
 80088fe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	221c      	movs	r2, #28
 8008908:	601a      	str	r2, [r3, #0]
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008912:	d004      	beq.n	800891e <HAL_ADC_Start+0x166>
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	4a2e      	ldr	r2, [pc, #184]	; (80089d4 <HAL_ADC_Start+0x21c>)
 800891a:	4293      	cmp	r3, r2
 800891c:	d106      	bne.n	800892c <HAL_ADC_Start+0x174>
 800891e:	4b2e      	ldr	r3, [pc, #184]	; (80089d8 <HAL_ADC_Start+0x220>)
 8008920:	689b      	ldr	r3, [r3, #8]
 8008922:	f003 031f 	and.w	r3, r3, #31
 8008926:	2b00      	cmp	r3, #0
 8008928:	d03e      	beq.n	80089a8 <HAL_ADC_Start+0x1f0>
 800892a:	e005      	b.n	8008938 <HAL_ADC_Start+0x180>
 800892c:	4b2b      	ldr	r3, [pc, #172]	; (80089dc <HAL_ADC_Start+0x224>)
 800892e:	689b      	ldr	r3, [r3, #8]
 8008930:	f003 031f 	and.w	r3, r3, #31
 8008934:	2b00      	cmp	r3, #0
 8008936:	d037      	beq.n	80089a8 <HAL_ADC_Start+0x1f0>
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008940:	d004      	beq.n	800894c <HAL_ADC_Start+0x194>
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	4a23      	ldr	r2, [pc, #140]	; (80089d4 <HAL_ADC_Start+0x21c>)
 8008948:	4293      	cmp	r3, r2
 800894a:	d106      	bne.n	800895a <HAL_ADC_Start+0x1a2>
 800894c:	4b22      	ldr	r3, [pc, #136]	; (80089d8 <HAL_ADC_Start+0x220>)
 800894e:	689b      	ldr	r3, [r3, #8]
 8008950:	f003 031f 	and.w	r3, r3, #31
 8008954:	2b05      	cmp	r3, #5
 8008956:	d027      	beq.n	80089a8 <HAL_ADC_Start+0x1f0>
 8008958:	e005      	b.n	8008966 <HAL_ADC_Start+0x1ae>
 800895a:	4b20      	ldr	r3, [pc, #128]	; (80089dc <HAL_ADC_Start+0x224>)
 800895c:	689b      	ldr	r3, [r3, #8]
 800895e:	f003 031f 	and.w	r3, r3, #31
 8008962:	2b05      	cmp	r3, #5
 8008964:	d020      	beq.n	80089a8 <HAL_ADC_Start+0x1f0>
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800896e:	d004      	beq.n	800897a <HAL_ADC_Start+0x1c2>
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	4a17      	ldr	r2, [pc, #92]	; (80089d4 <HAL_ADC_Start+0x21c>)
 8008976:	4293      	cmp	r3, r2
 8008978:	d106      	bne.n	8008988 <HAL_ADC_Start+0x1d0>
 800897a:	4b17      	ldr	r3, [pc, #92]	; (80089d8 <HAL_ADC_Start+0x220>)
 800897c:	689b      	ldr	r3, [r3, #8]
 800897e:	f003 031f 	and.w	r3, r3, #31
 8008982:	2b09      	cmp	r3, #9
 8008984:	d010      	beq.n	80089a8 <HAL_ADC_Start+0x1f0>
 8008986:	e005      	b.n	8008994 <HAL_ADC_Start+0x1dc>
 8008988:	4b14      	ldr	r3, [pc, #80]	; (80089dc <HAL_ADC_Start+0x224>)
 800898a:	689b      	ldr	r3, [r3, #8]
 800898c:	f003 031f 	and.w	r3, r3, #31
 8008990:	2b09      	cmp	r3, #9
 8008992:	d009      	beq.n	80089a8 <HAL_ADC_Start+0x1f0>
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800899c:	d004      	beq.n	80089a8 <HAL_ADC_Start+0x1f0>
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	4a0f      	ldr	r2, [pc, #60]	; (80089e0 <HAL_ADC_Start+0x228>)
 80089a4:	4293      	cmp	r3, r2
 80089a6:	d10f      	bne.n	80089c8 <HAL_ADC_Start+0x210>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	687a      	ldr	r2, [r7, #4]
 80089ae:	6812      	ldr	r2, [r2, #0]
 80089b0:	6892      	ldr	r2, [r2, #8]
 80089b2:	f042 0204 	orr.w	r2, r2, #4
 80089b6:	609a      	str	r2, [r3, #8]
 80089b8:	e006      	b.n	80089c8 <HAL_ADC_Start+0x210>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	2200      	movs	r2, #0
 80089be:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80089c2:	e001      	b.n	80089c8 <HAL_ADC_Start+0x210>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80089c4:	2302      	movs	r3, #2
 80089c6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80089c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80089ca:	4618      	mov	r0, r3
 80089cc:	3710      	adds	r7, #16
 80089ce:	46bd      	mov	sp, r7
 80089d0:	bd80      	pop	{r7, pc}
 80089d2:	bf00      	nop
 80089d4:	50000100 	.word	0x50000100
 80089d8:	50000300 	.word	0x50000300
 80089dc:	50000700 	.word	0x50000700
 80089e0:	50000400 	.word	0x50000400

080089e4 <HAL_ADC_PollForConversion>:
  * @note   Depending on init parameter "EOCSelection", flags EOS or EOC is 
  *         checked and cleared depending on autodelay status (bit AUTDLY).     
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80089e4:	b580      	push	{r7, lr}
 80089e6:	b086      	sub	sp, #24
 80089e8:	af00      	add	r7, sp, #0
 80089ea:	6078      	str	r0, [r7, #4]
 80089ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_EOC;
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0;
 80089ee:	2300      	movs	r3, #0
 80089f0:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

/* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	695b      	ldr	r3, [r3, #20]
 80089f6:	2b08      	cmp	r3, #8
 80089f8:	d102      	bne.n	8008a00 <HAL_ADC_PollForConversion+0x1c>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 80089fa:	2308      	movs	r3, #8
 80089fc:	617b      	str	r3, [r7, #20]
 80089fe:	e03a      	b.n	8008a76 <HAL_ADC_PollForConversion+0x92>
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008a08:	d004      	beq.n	8008a14 <HAL_ADC_PollForConversion+0x30>
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	4a6e      	ldr	r2, [pc, #440]	; (8008bc8 <HAL_ADC_PollForConversion+0x1e4>)
 8008a10:	4293      	cmp	r3, r2
 8008a12:	d101      	bne.n	8008a18 <HAL_ADC_PollForConversion+0x34>
 8008a14:	4b6d      	ldr	r3, [pc, #436]	; (8008bcc <HAL_ADC_PollForConversion+0x1e8>)
 8008a16:	e000      	b.n	8008a1a <HAL_ADC_PollForConversion+0x36>
 8008a18:	4b6d      	ldr	r3, [pc, #436]	; (8008bd0 <HAL_ADC_PollForConversion+0x1ec>)
 8008a1a:	60fb      	str	r3, [r7, #12]
    
    /* Check DMA configuration, depending on MultiMode set or not */
    if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	689b      	ldr	r3, [r3, #8]
 8008a20:	f003 031f 	and.w	r3, r3, #31
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d112      	bne.n	8008a4e <HAL_ADC_PollForConversion+0x6a>
    {
      if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	68db      	ldr	r3, [r3, #12]
 8008a2e:	f003 0301 	and.w	r3, r3, #1
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d01d      	beq.n	8008a72 <HAL_ADC_PollForConversion+0x8e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008a3a:	f043 0220 	orr.w	r2, r3, #32
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	645a      	str	r2, [r3, #68]	; 0x44
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	2200      	movs	r2, #0
 8008a46:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        
        return HAL_ERROR;
 8008a4a:	2301      	movs	r3, #1
 8008a4c:	e0b8      	b.n	8008bc0 <HAL_ADC_PollForConversion+0x1dc>
      }
    }
    else
    {
      /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	689b      	ldr	r3, [r3, #8]
 8008a52:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d00b      	beq.n	8008a72 <HAL_ADC_PollForConversion+0x8e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008a5e:	f043 0220 	orr.w	r2, r3, #32
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	645a      	str	r2, [r3, #68]	; 0x44
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	2200      	movs	r2, #0
 8008a6a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        
        return HAL_ERROR;
 8008a6e:	2301      	movs	r3, #1
 8008a70:	e0a6      	b.n	8008bc0 <HAL_ADC_PollForConversion+0x1dc>
      }
    }
    
    tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 8008a72:	230c      	movs	r3, #12
 8008a74:	617b      	str	r3, [r7, #20]
  }
  
  /* Get relevant register CFGR in ADC instance of ADC master or slave      */
  /* in function of multimode state (for devices with multimode             */
  /* available).                                                            */
  if(ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008a7e:	d004      	beq.n	8008a8a <HAL_ADC_PollForConversion+0xa6>
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	4a50      	ldr	r2, [pc, #320]	; (8008bc8 <HAL_ADC_PollForConversion+0x1e4>)
 8008a86:	4293      	cmp	r3, r2
 8008a88:	d106      	bne.n	8008a98 <HAL_ADC_PollForConversion+0xb4>
 8008a8a:	4b50      	ldr	r3, [pc, #320]	; (8008bcc <HAL_ADC_PollForConversion+0x1e8>)
 8008a8c:	689b      	ldr	r3, [r3, #8]
 8008a8e:	f003 031f 	and.w	r3, r3, #31
 8008a92:	2b00      	cmp	r3, #0
 8008a94:	d010      	beq.n	8008ab8 <HAL_ADC_PollForConversion+0xd4>
 8008a96:	e005      	b.n	8008aa4 <HAL_ADC_PollForConversion+0xc0>
 8008a98:	4b4d      	ldr	r3, [pc, #308]	; (8008bd0 <HAL_ADC_PollForConversion+0x1ec>)
 8008a9a:	689b      	ldr	r3, [r3, #8]
 8008a9c:	f003 031f 	and.w	r3, r3, #31
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	d009      	beq.n	8008ab8 <HAL_ADC_PollForConversion+0xd4>
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008aac:	d004      	beq.n	8008ab8 <HAL_ADC_PollForConversion+0xd4>
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	4a48      	ldr	r2, [pc, #288]	; (8008bd4 <HAL_ADC_PollForConversion+0x1f0>)
 8008ab4:	4293      	cmp	r3, r2
 8008ab6:	d104      	bne.n	8008ac2 <HAL_ADC_PollForConversion+0xde>
  {
    tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	68db      	ldr	r3, [r3, #12]
 8008abe:	613b      	str	r3, [r7, #16]
 8008ac0:	e00f      	b.n	8008ae2 <HAL_ADC_PollForConversion+0xfe>
  }
  else
  {
    tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008aca:	d004      	beq.n	8008ad6 <HAL_ADC_PollForConversion+0xf2>
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	4a3d      	ldr	r2, [pc, #244]	; (8008bc8 <HAL_ADC_PollForConversion+0x1e4>)
 8008ad2:	4293      	cmp	r3, r2
 8008ad4:	d102      	bne.n	8008adc <HAL_ADC_PollForConversion+0xf8>
 8008ad6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8008ada:	e000      	b.n	8008ade <HAL_ADC_PollForConversion+0xfa>
 8008adc:	4b3d      	ldr	r3, [pc, #244]	; (8008bd4 <HAL_ADC_PollForConversion+0x1f0>)
 8008ade:	68db      	ldr	r3, [r3, #12]
 8008ae0:	613b      	str	r3, [r7, #16]
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();  
 8008ae2:	f000 fc71 	bl	80093c8 <HAL_GetTick>
 8008ae6:	60b8      	str	r0, [r7, #8]
  
  /* Wait until End of Conversion or End of Sequence flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8008ae8:	e01a      	b.n	8008b20 <HAL_ADC_PollForConversion+0x13c>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8008aea:	683b      	ldr	r3, [r7, #0]
 8008aec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008af0:	d016      	beq.n	8008b20 <HAL_ADC_PollForConversion+0x13c>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart) > Timeout))
 8008af2:	683b      	ldr	r3, [r7, #0]
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d007      	beq.n	8008b08 <HAL_ADC_PollForConversion+0x124>
 8008af8:	f000 fc66 	bl	80093c8 <HAL_GetTick>
 8008afc:	4602      	mov	r2, r0
 8008afe:	68bb      	ldr	r3, [r7, #8]
 8008b00:	1ad2      	subs	r2, r2, r3
 8008b02:	683b      	ldr	r3, [r7, #0]
 8008b04:	429a      	cmp	r2, r3
 8008b06:	d90b      	bls.n	8008b20 <HAL_ADC_PollForConversion+0x13c>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008b0c:	f043 0204 	orr.w	r2, r3, #4
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	645a      	str	r2, [r3, #68]	; 0x44
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	2200      	movs	r2, #0
 8008b18:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        
        return HAL_TIMEOUT;
 8008b1c:	2303      	movs	r3, #3
 8008b1e:	e04f      	b.n	8008bc0 <HAL_ADC_PollForConversion+0x1dc>
  
  /* Get tick count */
  tickstart = HAL_GetTick();  
  
  /* Wait until End of Conversion or End of Sequence flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	681a      	ldr	r2, [r3, #0]
 8008b26:	697b      	ldr	r3, [r7, #20]
 8008b28:	4013      	ands	r3, r2
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d0dd      	beq.n	8008aea <HAL_ADC_PollForConversion+0x106>
      }
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008b32:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	68db      	ldr	r3, [r3, #12]
 8008b40:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d131      	bne.n	8008bac <HAL_ADC_PollForConversion+0x1c8>
     (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )
 8008b48:	693b      	ldr	r3, [r7, #16]
 8008b4a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d12c      	bne.n	8008bac <HAL_ADC_PollForConversion+0x1c8>
     (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	f003 0308 	and.w	r3, r3, #8
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	d025      	beq.n	8008bac <HAL_ADC_PollForConversion+0x1c8>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	689b      	ldr	r3, [r3, #8]
 8008b66:	f003 0304 	and.w	r3, r3, #4
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d112      	bne.n	8008b94 <HAL_ADC_PollForConversion+0x1b0>
      {        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008b72:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	645a      	str	r2, [r3, #68]	; 0x44
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008b7e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d112      	bne.n	8008bac <HAL_ADC_PollForConversion+0x1c8>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008b8a:	f043 0201 	orr.w	r2, r3, #1
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	645a      	str	r2, [r3, #68]	; 0x44
 8008b92:	e00b      	b.n	8008bac <HAL_ADC_PollForConversion+0x1c8>
        }
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008b98:	f043 0220 	orr.w	r2, r3, #32
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	645a      	str	r2, [r3, #68]	; 0x44
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008ba4:	f043 0201 	orr.w	r2, r3, #1
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	649a      	str	r2, [r3, #72]	; 0x48
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (READ_BIT (tmp_cfgr, ADC_CFGR_AUTDLY) == RESET)
 8008bac:	693b      	ldr	r3, [r7, #16]
 8008bae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d103      	bne.n	8008bbe <HAL_ADC_PollForConversion+0x1da>
  {
    /* Clear regular group conversion flag */
    /* (EOC or EOS depending on HAL ADC initialization parameter) */
    __HAL_ADC_CLEAR_FLAG(hadc, tmp_Flag_EOC);
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	697a      	ldr	r2, [r7, #20]
 8008bbc:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 8008bbe:	2300      	movs	r3, #0
}
 8008bc0:	4618      	mov	r0, r3
 8008bc2:	3718      	adds	r7, #24
 8008bc4:	46bd      	mov	sp, r7
 8008bc6:	bd80      	pop	{r7, pc}
 8008bc8:	50000100 	.word	0x50000100
 8008bcc:	50000300 	.word	0x50000300
 8008bd0:	50000700 	.word	0x50000700
 8008bd4:	50000400 	.word	0x50000400

08008bd8 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8008bd8:	b480      	push	{r7}
 8008bda:	b083      	sub	sp, #12
 8008bdc:	af00      	add	r7, sp, #0
 8008bde:	6078      	str	r0, [r7, #4]

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8008be6:	4618      	mov	r0, r3
 8008be8:	370c      	adds	r7, #12
 8008bea:	46bd      	mov	sp, r7
 8008bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bf0:	4770      	bx	lr
 8008bf2:	bf00      	nop

08008bf4 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8008bf4:	b490      	push	{r4, r7}
 8008bf6:	b09c      	sub	sp, #112	; 0x70
 8008bf8:	af00      	add	r7, sp, #0
 8008bfa:	6078      	str	r0, [r7, #4]
 8008bfc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8008bfe:	2300      	movs	r3, #0
 8008c00:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0;
 8008c04:	2300      	movs	r3, #0
 8008c06:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008c0e:	2b01      	cmp	r3, #1
 8008c10:	d101      	bne.n	8008c16 <HAL_ADC_ConfigChannel+0x22>
 8008c12:	2302      	movs	r3, #2
 8008c14:	e2cd      	b.n	80091b2 <HAL_ADC_ConfigChannel+0x5be>
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	2201      	movs	r2, #1
 8008c1a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	689b      	ldr	r3, [r3, #8]
 8008c24:	f003 0304 	and.w	r3, r3, #4
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	f040 82b1 	bne.w	8009190 <HAL_ADC_ConfigChannel+0x59c>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4 */
    if (sConfig->Rank < 5)
 8008c2e:	683b      	ldr	r3, [r7, #0]
 8008c30:	685b      	ldr	r3, [r3, #4]
 8008c32:	2b04      	cmp	r3, #4
 8008c34:	d81c      	bhi.n	8008c70 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	6819      	ldr	r1, [r3, #0]
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8008c40:	683b      	ldr	r3, [r7, #0]
 8008c42:	685a      	ldr	r2, [r3, #4]
 8008c44:	4613      	mov	r3, r2
 8008c46:	005b      	lsls	r3, r3, #1
 8008c48:	4413      	add	r3, r2
 8008c4a:	005b      	lsls	r3, r3, #1
 8008c4c:	461a      	mov	r2, r3
 8008c4e:	231f      	movs	r3, #31
 8008c50:	4093      	lsls	r3, r2
 8008c52:	43db      	mvns	r3, r3
 8008c54:	4018      	ands	r0, r3
 8008c56:	683b      	ldr	r3, [r7, #0]
 8008c58:	681c      	ldr	r4, [r3, #0]
 8008c5a:	683b      	ldr	r3, [r7, #0]
 8008c5c:	685a      	ldr	r2, [r3, #4]
 8008c5e:	4613      	mov	r3, r2
 8008c60:	005b      	lsls	r3, r3, #1
 8008c62:	4413      	add	r3, r2
 8008c64:	005b      	lsls	r3, r3, #1
 8008c66:	fa04 f303 	lsl.w	r3, r4, r3
 8008c6a:	4303      	orrs	r3, r0
 8008c6c:	630b      	str	r3, [r1, #48]	; 0x30
 8008c6e:	e063      	b.n	8008d38 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9 */
    else if (sConfig->Rank < 10)
 8008c70:	683b      	ldr	r3, [r7, #0]
 8008c72:	685b      	ldr	r3, [r3, #4]
 8008c74:	2b09      	cmp	r3, #9
 8008c76:	d81e      	bhi.n	8008cb6 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	6819      	ldr	r1, [r3, #0]
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8008c82:	683b      	ldr	r3, [r7, #0]
 8008c84:	685a      	ldr	r2, [r3, #4]
 8008c86:	4613      	mov	r3, r2
 8008c88:	005b      	lsls	r3, r3, #1
 8008c8a:	4413      	add	r3, r2
 8008c8c:	005b      	lsls	r3, r3, #1
 8008c8e:	3b1e      	subs	r3, #30
 8008c90:	221f      	movs	r2, #31
 8008c92:	fa02 f303 	lsl.w	r3, r2, r3
 8008c96:	43db      	mvns	r3, r3
 8008c98:	4018      	ands	r0, r3
 8008c9a:	683b      	ldr	r3, [r7, #0]
 8008c9c:	681c      	ldr	r4, [r3, #0]
 8008c9e:	683b      	ldr	r3, [r7, #0]
 8008ca0:	685a      	ldr	r2, [r3, #4]
 8008ca2:	4613      	mov	r3, r2
 8008ca4:	005b      	lsls	r3, r3, #1
 8008ca6:	4413      	add	r3, r2
 8008ca8:	005b      	lsls	r3, r3, #1
 8008caa:	3b1e      	subs	r3, #30
 8008cac:	fa04 f303 	lsl.w	r3, r4, r3
 8008cb0:	4303      	orrs	r3, r0
 8008cb2:	634b      	str	r3, [r1, #52]	; 0x34
 8008cb4:	e040      	b.n	8008d38 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14 */
    else if (sConfig->Rank < 15)
 8008cb6:	683b      	ldr	r3, [r7, #0]
 8008cb8:	685b      	ldr	r3, [r3, #4]
 8008cba:	2b0e      	cmp	r3, #14
 8008cbc:	d81e      	bhi.n	8008cfc <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	6819      	ldr	r1, [r3, #0]
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8008cc8:	683b      	ldr	r3, [r7, #0]
 8008cca:	685a      	ldr	r2, [r3, #4]
 8008ccc:	4613      	mov	r3, r2
 8008cce:	005b      	lsls	r3, r3, #1
 8008cd0:	4413      	add	r3, r2
 8008cd2:	005b      	lsls	r3, r3, #1
 8008cd4:	3b3c      	subs	r3, #60	; 0x3c
 8008cd6:	221f      	movs	r2, #31
 8008cd8:	fa02 f303 	lsl.w	r3, r2, r3
 8008cdc:	43db      	mvns	r3, r3
 8008cde:	4018      	ands	r0, r3
 8008ce0:	683b      	ldr	r3, [r7, #0]
 8008ce2:	681c      	ldr	r4, [r3, #0]
 8008ce4:	683b      	ldr	r3, [r7, #0]
 8008ce6:	685a      	ldr	r2, [r3, #4]
 8008ce8:	4613      	mov	r3, r2
 8008cea:	005b      	lsls	r3, r3, #1
 8008cec:	4413      	add	r3, r2
 8008cee:	005b      	lsls	r3, r3, #1
 8008cf0:	3b3c      	subs	r3, #60	; 0x3c
 8008cf2:	fa04 f303 	lsl.w	r3, r4, r3
 8008cf6:	4303      	orrs	r3, r0
 8008cf8:	638b      	str	r3, [r1, #56]	; 0x38
 8008cfa:	e01d      	b.n	8008d38 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16 */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	6819      	ldr	r1, [r3, #0]
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8008d06:	683b      	ldr	r3, [r7, #0]
 8008d08:	685a      	ldr	r2, [r3, #4]
 8008d0a:	4613      	mov	r3, r2
 8008d0c:	005b      	lsls	r3, r3, #1
 8008d0e:	4413      	add	r3, r2
 8008d10:	005b      	lsls	r3, r3, #1
 8008d12:	3b5a      	subs	r3, #90	; 0x5a
 8008d14:	221f      	movs	r2, #31
 8008d16:	fa02 f303 	lsl.w	r3, r2, r3
 8008d1a:	43db      	mvns	r3, r3
 8008d1c:	4018      	ands	r0, r3
 8008d1e:	683b      	ldr	r3, [r7, #0]
 8008d20:	681c      	ldr	r4, [r3, #0]
 8008d22:	683b      	ldr	r3, [r7, #0]
 8008d24:	685a      	ldr	r2, [r3, #4]
 8008d26:	4613      	mov	r3, r2
 8008d28:	005b      	lsls	r3, r3, #1
 8008d2a:	4413      	add	r3, r2
 8008d2c:	005b      	lsls	r3, r3, #1
 8008d2e:	3b5a      	subs	r3, #90	; 0x5a
 8008d30:	fa04 f303 	lsl.w	r3, r4, r3
 8008d34:	4303      	orrs	r3, r0
 8008d36:	63cb      	str	r3, [r1, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	689b      	ldr	r3, [r3, #8]
 8008d3e:	f003 030c 	and.w	r3, r3, #12
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	f040 80e5 	bne.w	8008f12 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18 */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8008d48:	683b      	ldr	r3, [r7, #0]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	2b09      	cmp	r3, #9
 8008d4e:	d91c      	bls.n	8008d8a <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	6819      	ldr	r1, [r3, #0]
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	6998      	ldr	r0, [r3, #24]
 8008d5a:	683b      	ldr	r3, [r7, #0]
 8008d5c:	681a      	ldr	r2, [r3, #0]
 8008d5e:	4613      	mov	r3, r2
 8008d60:	005b      	lsls	r3, r3, #1
 8008d62:	4413      	add	r3, r2
 8008d64:	3b1e      	subs	r3, #30
 8008d66:	2207      	movs	r2, #7
 8008d68:	fa02 f303 	lsl.w	r3, r2, r3
 8008d6c:	43db      	mvns	r3, r3
 8008d6e:	4018      	ands	r0, r3
 8008d70:	683b      	ldr	r3, [r7, #0]
 8008d72:	689c      	ldr	r4, [r3, #8]
 8008d74:	683b      	ldr	r3, [r7, #0]
 8008d76:	681a      	ldr	r2, [r3, #0]
 8008d78:	4613      	mov	r3, r2
 8008d7a:	005b      	lsls	r3, r3, #1
 8008d7c:	4413      	add	r3, r2
 8008d7e:	3b1e      	subs	r3, #30
 8008d80:	fa04 f303 	lsl.w	r3, r4, r3
 8008d84:	4303      	orrs	r3, r0
 8008d86:	618b      	str	r3, [r1, #24]
 8008d88:	e019      	b.n	8008dbe <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9 */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	6819      	ldr	r1, [r3, #0]
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	6958      	ldr	r0, [r3, #20]
 8008d94:	683b      	ldr	r3, [r7, #0]
 8008d96:	681a      	ldr	r2, [r3, #0]
 8008d98:	4613      	mov	r3, r2
 8008d9a:	005b      	lsls	r3, r3, #1
 8008d9c:	4413      	add	r3, r2
 8008d9e:	2207      	movs	r2, #7
 8008da0:	fa02 f303 	lsl.w	r3, r2, r3
 8008da4:	43db      	mvns	r3, r3
 8008da6:	4018      	ands	r0, r3
 8008da8:	683b      	ldr	r3, [r7, #0]
 8008daa:	689c      	ldr	r4, [r3, #8]
 8008dac:	683b      	ldr	r3, [r7, #0]
 8008dae:	681a      	ldr	r2, [r3, #0]
 8008db0:	4613      	mov	r3, r2
 8008db2:	005b      	lsls	r3, r3, #1
 8008db4:	4413      	add	r3, r2
 8008db6:	fa04 f303 	lsl.w	r3, r4, r3
 8008dba:	4303      	orrs	r3, r0
 8008dbc:	614b      	str	r3, [r1, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8008dbe:	683b      	ldr	r3, [r7, #0]
 8008dc0:	695a      	ldr	r2, [r3, #20]
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	68db      	ldr	r3, [r3, #12]
 8008dc8:	f003 0318 	and.w	r3, r3, #24
 8008dcc:	08db      	lsrs	r3, r3, #3
 8008dce:	005b      	lsls	r3, r3, #1
 8008dd0:	fa02 f303 	lsl.w	r3, r2, r3
 8008dd4:	66bb      	str	r3, [r7, #104]	; 0x68
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8008dd6:	683b      	ldr	r3, [r7, #0]
 8008dd8:	691b      	ldr	r3, [r3, #16]
 8008dda:	3b01      	subs	r3, #1
 8008ddc:	2b03      	cmp	r3, #3
 8008dde:	d84f      	bhi.n	8008e80 <HAL_ADC_ConfigChannel+0x28c>
 8008de0:	a201      	add	r2, pc, #4	; (adr r2, 8008de8 <HAL_ADC_ConfigChannel+0x1f4>)
 8008de2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008de6:	bf00      	nop
 8008de8:	08008df9 	.word	0x08008df9
 8008dec:	08008e1b 	.word	0x08008e1b
 8008df0:	08008e3d 	.word	0x08008e3d
 8008df4:	08008e5f 	.word	0x08008e5f
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1 */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	681a      	ldr	r2, [r3, #0]
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	6e19      	ldr	r1, [r3, #96]	; 0x60
 8008e02:	4ba1      	ldr	r3, [pc, #644]	; (8009088 <HAL_ADC_ConfigChannel+0x494>)
 8008e04:	400b      	ands	r3, r1
 8008e06:	6839      	ldr	r1, [r7, #0]
 8008e08:	6809      	ldr	r1, [r1, #0]
 8008e0a:	0688      	lsls	r0, r1, #26
 8008e0c:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008e0e:	4301      	orrs	r1, r0
 8008e10:	430b      	orrs	r3, r1
 8008e12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008e16:	6613      	str	r3, [r2, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8008e18:	e07b      	b.n	8008f12 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2 */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	681a      	ldr	r2, [r3, #0]
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	6e59      	ldr	r1, [r3, #100]	; 0x64
 8008e24:	4b98      	ldr	r3, [pc, #608]	; (8009088 <HAL_ADC_ConfigChannel+0x494>)
 8008e26:	400b      	ands	r3, r1
 8008e28:	6839      	ldr	r1, [r7, #0]
 8008e2a:	6809      	ldr	r1, [r1, #0]
 8008e2c:	0688      	lsls	r0, r1, #26
 8008e2e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008e30:	4301      	orrs	r1, r0
 8008e32:	430b      	orrs	r3, r1
 8008e34:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008e38:	6653      	str	r3, [r2, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8008e3a:	e06a      	b.n	8008f12 <HAL_ADC_ConfigChannel+0x31e>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3 */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	681a      	ldr	r2, [r3, #0]
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	6e99      	ldr	r1, [r3, #104]	; 0x68
 8008e46:	4b90      	ldr	r3, [pc, #576]	; (8009088 <HAL_ADC_ConfigChannel+0x494>)
 8008e48:	400b      	ands	r3, r1
 8008e4a:	6839      	ldr	r1, [r7, #0]
 8008e4c:	6809      	ldr	r1, [r1, #0]
 8008e4e:	0688      	lsls	r0, r1, #26
 8008e50:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008e52:	4301      	orrs	r1, r0
 8008e54:	430b      	orrs	r3, r1
 8008e56:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008e5a:	6693      	str	r3, [r2, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8008e5c:	e059      	b.n	8008f12 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4 */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	681a      	ldr	r2, [r3, #0]
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
 8008e68:	4b87      	ldr	r3, [pc, #540]	; (8009088 <HAL_ADC_ConfigChannel+0x494>)
 8008e6a:	400b      	ands	r3, r1
 8008e6c:	6839      	ldr	r1, [r7, #0]
 8008e6e:	6809      	ldr	r1, [r1, #0]
 8008e70:	0688      	lsls	r0, r1, #26
 8008e72:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008e74:	4301      	orrs	r1, r0
 8008e76:	430b      	orrs	r3, r1
 8008e78:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008e7c:	66d3      	str	r3, [r2, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8008e7e:	e048      	b.n	8008f12 <HAL_ADC_ConfigChannel+0x31e>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008e86:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8008e8a:	683b      	ldr	r3, [r7, #0]
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	069b      	lsls	r3, r3, #26
 8008e90:	429a      	cmp	r2, r3
 8008e92:	d107      	bne.n	8008ea4 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	687a      	ldr	r2, [r7, #4]
 8008e9a:	6812      	ldr	r2, [r2, #0]
 8008e9c:	6e12      	ldr	r2, [r2, #96]	; 0x60
 8008e9e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8008ea2:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008eaa:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8008eae:	683b      	ldr	r3, [r7, #0]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	069b      	lsls	r3, r3, #26
 8008eb4:	429a      	cmp	r2, r3
 8008eb6:	d107      	bne.n	8008ec8 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	687a      	ldr	r2, [r7, #4]
 8008ebe:	6812      	ldr	r2, [r2, #0]
 8008ec0:	6e52      	ldr	r2, [r2, #100]	; 0x64
 8008ec2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8008ec6:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008ece:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8008ed2:	683b      	ldr	r3, [r7, #0]
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	069b      	lsls	r3, r3, #26
 8008ed8:	429a      	cmp	r2, r3
 8008eda:	d107      	bne.n	8008eec <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	687a      	ldr	r2, [r7, #4]
 8008ee2:	6812      	ldr	r2, [r2, #0]
 8008ee4:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8008ee6:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8008eea:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008ef2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8008ef6:	683b      	ldr	r3, [r7, #0]
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	069b      	lsls	r3, r3, #26
 8008efc:	429a      	cmp	r2, r3
 8008efe:	d107      	bne.n	8008f10 <HAL_ADC_ConfigChannel+0x31c>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	687a      	ldr	r2, [r7, #4]
 8008f06:	6812      	ldr	r2, [r2, #0]
 8008f08:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8008f0a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8008f0e:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8008f10:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	689b      	ldr	r3, [r3, #8]
 8008f18:	f003 0303 	and.w	r3, r3, #3
 8008f1c:	2b01      	cmp	r3, #1
 8008f1e:	d108      	bne.n	8008f32 <HAL_ADC_ConfigChannel+0x33e>
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	f003 0301 	and.w	r3, r3, #1
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d001      	beq.n	8008f32 <HAL_ADC_ConfigChannel+0x33e>
 8008f2e:	2301      	movs	r3, #1
 8008f30:	e000      	b.n	8008f34 <HAL_ADC_ConfigChannel+0x340>
 8008f32:	2300      	movs	r3, #0
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	f040 8136 	bne.w	80091a6 <HAL_ADC_ConfigChannel+0x5b2>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8008f3a:	683b      	ldr	r3, [r7, #0]
 8008f3c:	68db      	ldr	r3, [r3, #12]
 8008f3e:	2b01      	cmp	r3, #1
 8008f40:	d00f      	beq.n	8008f62 <HAL_ADC_ConfigChannel+0x36e>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	687a      	ldr	r2, [r7, #4]
 8008f48:	6812      	ldr	r2, [r2, #0]
 8008f4a:	f8d2 10b0 	ldr.w	r1, [r2, #176]	; 0xb0
 8008f4e:	683a      	ldr	r2, [r7, #0]
 8008f50:	6812      	ldr	r2, [r2, #0]
 8008f52:	2001      	movs	r0, #1
 8008f54:	fa00 f202 	lsl.w	r2, r0, r2
 8008f58:	43d2      	mvns	r2, r2
 8008f5a:	400a      	ands	r2, r1
 8008f5c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8008f60:	e04a      	b.n	8008ff8 <HAL_ADC_ConfigChannel+0x404>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	687a      	ldr	r2, [r7, #4]
 8008f68:	6812      	ldr	r2, [r2, #0]
 8008f6a:	f8d2 10b0 	ldr.w	r1, [r2, #176]	; 0xb0
 8008f6e:	683a      	ldr	r2, [r7, #0]
 8008f70:	6812      	ldr	r2, [r2, #0]
 8008f72:	2001      	movs	r0, #1
 8008f74:	fa00 f202 	lsl.w	r2, r0, r2
 8008f78:	430a      	orrs	r2, r1
 8008f7a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18 */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8008f7e:	683b      	ldr	r3, [r7, #0]
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	2b09      	cmp	r3, #9
 8008f84:	d91c      	bls.n	8008fc0 <HAL_ADC_ConfigChannel+0x3cc>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	6819      	ldr	r1, [r3, #0]
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	6998      	ldr	r0, [r3, #24]
 8008f90:	683b      	ldr	r3, [r7, #0]
 8008f92:	681a      	ldr	r2, [r3, #0]
 8008f94:	4613      	mov	r3, r2
 8008f96:	005b      	lsls	r3, r3, #1
 8008f98:	4413      	add	r3, r2
 8008f9a:	3b1b      	subs	r3, #27
 8008f9c:	2207      	movs	r2, #7
 8008f9e:	fa02 f303 	lsl.w	r3, r2, r3
 8008fa2:	43db      	mvns	r3, r3
 8008fa4:	4018      	ands	r0, r3
 8008fa6:	683b      	ldr	r3, [r7, #0]
 8008fa8:	689c      	ldr	r4, [r3, #8]
 8008faa:	683b      	ldr	r3, [r7, #0]
 8008fac:	681a      	ldr	r2, [r3, #0]
 8008fae:	4613      	mov	r3, r2
 8008fb0:	005b      	lsls	r3, r3, #1
 8008fb2:	4413      	add	r3, r2
 8008fb4:	3b1b      	subs	r3, #27
 8008fb6:	fa04 f303 	lsl.w	r3, r4, r3
 8008fba:	4303      	orrs	r3, r0
 8008fbc:	618b      	str	r3, [r1, #24]
 8008fbe:	e01b      	b.n	8008ff8 <HAL_ADC_ConfigChannel+0x404>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1) );
      }
      else /* For channels 1 to 9 */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	6819      	ldr	r1, [r3, #0]
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	6958      	ldr	r0, [r3, #20]
 8008fca:	683b      	ldr	r3, [r7, #0]
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	1c5a      	adds	r2, r3, #1
 8008fd0:	4613      	mov	r3, r2
 8008fd2:	005b      	lsls	r3, r3, #1
 8008fd4:	4413      	add	r3, r2
 8008fd6:	2207      	movs	r2, #7
 8008fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8008fdc:	43db      	mvns	r3, r3
 8008fde:	4018      	ands	r0, r3
 8008fe0:	683b      	ldr	r3, [r7, #0]
 8008fe2:	689c      	ldr	r4, [r3, #8]
 8008fe4:	683b      	ldr	r3, [r7, #0]
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	1c5a      	adds	r2, r3, #1
 8008fea:	4613      	mov	r3, r2
 8008fec:	005b      	lsls	r3, r3, #1
 8008fee:	4413      	add	r3, r2
 8008ff0:	fa04 f303 	lsl.w	r3, r4, r3
 8008ff4:	4303      	orrs	r3, r0
 8008ff6:	614b      	str	r3, [r1, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009000:	d004      	beq.n	800900c <HAL_ADC_ConfigChannel+0x418>
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	4a21      	ldr	r2, [pc, #132]	; (800908c <HAL_ADC_ConfigChannel+0x498>)
 8009008:	4293      	cmp	r3, r2
 800900a:	d101      	bne.n	8009010 <HAL_ADC_ConfigChannel+0x41c>
 800900c:	4b20      	ldr	r3, [pc, #128]	; (8009090 <HAL_ADC_ConfigChannel+0x49c>)
 800900e:	e000      	b.n	8009012 <HAL_ADC_ConfigChannel+0x41e>
 8009010:	4b20      	ldr	r3, [pc, #128]	; (8009094 <HAL_ADC_ConfigChannel+0x4a0>)
 8009012:	667b      	str	r3, [r7, #100]	; 0x64
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8009014:	683b      	ldr	r3, [r7, #0]
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	2b10      	cmp	r3, #16
 800901a:	d105      	bne.n	8009028 <HAL_ADC_ConfigChannel+0x434>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800901c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800901e:	689b      	ldr	r3, [r3, #8]
 8009020:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8009024:	2b00      	cmp	r3, #0
 8009026:	d015      	beq.n	8009054 <HAL_ADC_ConfigChannel+0x460>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8009028:	683b      	ldr	r3, [r7, #0]
 800902a:	681b      	ldr	r3, [r3, #0]
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800902c:	2b11      	cmp	r3, #17
 800902e:	d105      	bne.n	800903c <HAL_ADC_ConfigChannel+0x448>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8009030:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009032:	689b      	ldr	r3, [r3, #8]
 8009034:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8009038:	2b00      	cmp	r3, #0
 800903a:	d00b      	beq.n	8009054 <HAL_ADC_ConfigChannel+0x460>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 800903c:	683b      	ldr	r3, [r7, #0]
 800903e:	681b      	ldr	r3, [r3, #0]
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8009040:	2b12      	cmp	r3, #18
 8009042:	f040 80b0 	bne.w	80091a6 <HAL_ADC_ConfigChannel+0x5b2>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8009046:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009048:	689b      	ldr	r3, [r3, #8]
 800904a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 800904e:	2b00      	cmp	r3, #0
 8009050:	f040 80a9 	bne.w	80091a6 <HAL_ADC_ConfigChannel+0x5b2>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800905c:	d102      	bne.n	8009064 <HAL_ADC_ConfigChannel+0x470>
 800905e:	4b0b      	ldr	r3, [pc, #44]	; (800908c <HAL_ADC_ConfigChannel+0x498>)
 8009060:	613b      	str	r3, [r7, #16]
 8009062:	e027      	b.n	80090b4 <HAL_ADC_ConfigChannel+0x4c0>
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	4a08      	ldr	r2, [pc, #32]	; (800908c <HAL_ADC_ConfigChannel+0x498>)
 800906a:	4293      	cmp	r3, r2
 800906c:	d103      	bne.n	8009076 <HAL_ADC_ConfigChannel+0x482>
 800906e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8009072:	613b      	str	r3, [r7, #16]
 8009074:	e01e      	b.n	80090b4 <HAL_ADC_ConfigChannel+0x4c0>
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	4a07      	ldr	r2, [pc, #28]	; (8009098 <HAL_ADC_ConfigChannel+0x4a4>)
 800907c:	4293      	cmp	r3, r2
 800907e:	d10f      	bne.n	80090a0 <HAL_ADC_ConfigChannel+0x4ac>
 8009080:	4b06      	ldr	r3, [pc, #24]	; (800909c <HAL_ADC_ConfigChannel+0x4a8>)
 8009082:	613b      	str	r3, [r7, #16]
 8009084:	e016      	b.n	80090b4 <HAL_ADC_ConfigChannel+0x4c0>
 8009086:	bf00      	nop
 8009088:	83fff000 	.word	0x83fff000
 800908c:	50000100 	.word	0x50000100
 8009090:	50000300 	.word	0x50000300
 8009094:	50000700 	.word	0x50000700
 8009098:	50000400 	.word	0x50000400
 800909c:	50000500 	.word	0x50000500
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	4a45      	ldr	r2, [pc, #276]	; (80091bc <HAL_ADC_ConfigChannel+0x5c8>)
 80090a6:	4293      	cmp	r3, r2
 80090a8:	d102      	bne.n	80090b0 <HAL_ADC_ConfigChannel+0x4bc>
 80090aa:	4b45      	ldr	r3, [pc, #276]	; (80091c0 <HAL_ADC_ConfigChannel+0x5cc>)
 80090ac:	613b      	str	r3, [r7, #16]
 80090ae:	e001      	b.n	80090b4 <HAL_ADC_ConfigChannel+0x4c0>
 80090b0:	2300      	movs	r3, #0
 80090b2:	613b      	str	r3, [r7, #16]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	689b      	ldr	r3, [r3, #8]
 80090ba:	f003 0303 	and.w	r3, r3, #3
 80090be:	2b01      	cmp	r3, #1
 80090c0:	d108      	bne.n	80090d4 <HAL_ADC_ConfigChannel+0x4e0>
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	f003 0301 	and.w	r3, r3, #1
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d001      	beq.n	80090d4 <HAL_ADC_ConfigChannel+0x4e0>
 80090d0:	2301      	movs	r3, #1
 80090d2:	e000      	b.n	80090d6 <HAL_ADC_ConfigChannel+0x4e2>
 80090d4:	2300      	movs	r3, #0
 80090d6:	2b00      	cmp	r3, #0
 80090d8:	d150      	bne.n	800917c <HAL_ADC_ConfigChannel+0x588>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80090da:	693b      	ldr	r3, [r7, #16]
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80090dc:	2b00      	cmp	r3, #0
 80090de:	d010      	beq.n	8009102 <HAL_ADC_ConfigChannel+0x50e>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80090e0:	693b      	ldr	r3, [r7, #16]
 80090e2:	689b      	ldr	r3, [r3, #8]
 80090e4:	f003 0303 	and.w	r3, r3, #3
 80090e8:	2b01      	cmp	r3, #1
 80090ea:	d107      	bne.n	80090fc <HAL_ADC_ConfigChannel+0x508>
 80090ec:	693b      	ldr	r3, [r7, #16]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	f003 0301 	and.w	r3, r3, #1
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	d001      	beq.n	80090fc <HAL_ADC_ConfigChannel+0x508>
 80090f8:	2301      	movs	r3, #1
 80090fa:	e000      	b.n	80090fe <HAL_ADC_ConfigChannel+0x50a>
 80090fc:	2300      	movs	r3, #0
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d13c      	bne.n	800917c <HAL_ADC_ConfigChannel+0x588>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8009102:	683b      	ldr	r3, [r7, #0]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	2b10      	cmp	r3, #16
 8009108:	d11d      	bne.n	8009146 <HAL_ADC_ConfigChannel+0x552>
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009112:	d118      	bne.n	8009146 <HAL_ADC_ConfigChannel+0x552>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8009114:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009116:	689b      	ldr	r3, [r3, #8]
 8009118:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800911c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800911e:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8009120:	4b28      	ldr	r3, [pc, #160]	; (80091c4 <HAL_ADC_ConfigChannel+0x5d0>)
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	4a28      	ldr	r2, [pc, #160]	; (80091c8 <HAL_ADC_ConfigChannel+0x5d4>)
 8009126:	fba2 2303 	umull	r2, r3, r2, r3
 800912a:	0c9a      	lsrs	r2, r3, #18
 800912c:	4613      	mov	r3, r2
 800912e:	009b      	lsls	r3, r3, #2
 8009130:	4413      	add	r3, r2
 8009132:	005b      	lsls	r3, r3, #1
 8009134:	60fb      	str	r3, [r7, #12]
          while(wait_loop_index != 0)
 8009136:	e002      	b.n	800913e <HAL_ADC_ConfigChannel+0x54a>
          {
            wait_loop_index--;
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	3b01      	subs	r3, #1
 800913c:	60fb      	str	r3, [r7, #12]
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
          while(wait_loop_index != 0)
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	2b00      	cmp	r3, #0
 8009142:	d1f9      	bne.n	8009138 <HAL_ADC_ConfigChannel+0x544>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8009144:	e02e      	b.n	80091a4 <HAL_ADC_ConfigChannel+0x5b0>
            wait_loop_index--;
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8009146:	683b      	ldr	r3, [r7, #0]
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	2b11      	cmp	r3, #17
 800914c:	d10b      	bne.n	8009166 <HAL_ADC_ConfigChannel+0x572>
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009156:	d106      	bne.n	8009166 <HAL_ADC_ConfigChannel+0x572>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8009158:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800915a:	689b      	ldr	r3, [r3, #8]
 800915c:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8009160:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009162:	609a      	str	r2, [r3, #8]
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8009164:	e01e      	b.n	80091a4 <HAL_ADC_ConfigChannel+0x5b0>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8009166:	683b      	ldr	r3, [r7, #0]
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	2b12      	cmp	r3, #18
 800916c:	d11a      	bne.n	80091a4 <HAL_ADC_ConfigChannel+0x5b0>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 800916e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009170:	689b      	ldr	r3, [r3, #8]
 8009172:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8009176:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009178:	609a      	str	r2, [r3, #8]
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800917a:	e013      	b.n	80091a4 <HAL_ADC_ConfigChannel+0x5b0>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009180:	f043 0220 	orr.w	r2, r3, #32
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	645a      	str	r2, [r3, #68]	; 0x44
        
        tmp_hal_status = HAL_ERROR;
 8009188:	2301      	movs	r3, #1
 800918a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
 800918e:	e00a      	b.n	80091a6 <HAL_ADC_ConfigChannel+0x5b2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009194:	f043 0220 	orr.w	r2, r3, #32
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	645a      	str	r2, [r3, #68]	; 0x44
    
    tmp_hal_status = HAL_ERROR;
 800919c:	2301      	movs	r3, #1
 800919e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
 80091a2:	e000      	b.n	80091a6 <HAL_ADC_ConfigChannel+0x5b2>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80091a4:	bf00      	nop
    
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	2200      	movs	r2, #0
 80091aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  
  /* Return function status */
  return tmp_hal_status;
 80091ae:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
}
 80091b2:	4618      	mov	r0, r3
 80091b4:	3770      	adds	r7, #112	; 0x70
 80091b6:	46bd      	mov	sp, r7
 80091b8:	bc90      	pop	{r4, r7}
 80091ba:	4770      	bx	lr
 80091bc:	50000500 	.word	0x50000500
 80091c0:	50000400 	.word	0x50000400
 80091c4:	20000154 	.word	0x20000154
 80091c8:	431bde83 	.word	0x431bde83

080091cc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80091cc:	b580      	push	{r7, lr}
 80091ce:	b084      	sub	sp, #16
 80091d0:	af00      	add	r7, sp, #0
 80091d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80091d4:	2300      	movs	r3, #0
 80091d6:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	689b      	ldr	r3, [r3, #8]
 80091de:	f003 0303 	and.w	r3, r3, #3
 80091e2:	2b01      	cmp	r3, #1
 80091e4:	d108      	bne.n	80091f8 <ADC_Enable+0x2c>
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	f003 0301 	and.w	r3, r3, #1
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d001      	beq.n	80091f8 <ADC_Enable+0x2c>
 80091f4:	2301      	movs	r3, #1
 80091f6:	e000      	b.n	80091fa <ADC_Enable+0x2e>
 80091f8:	2300      	movs	r3, #0
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	d13c      	bne.n	8009278 <ADC_Enable+0xac>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	689a      	ldr	r2, [r3, #8]
 8009204:	4b1f      	ldr	r3, [pc, #124]	; (8009284 <ADC_Enable+0xb8>)
 8009206:	4013      	ands	r3, r2
 8009208:	2b00      	cmp	r3, #0
 800920a:	d00d      	beq.n	8009228 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009210:	f043 0210 	orr.w	r2, r3, #16
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800921c:	f043 0201 	orr.w	r2, r3, #1
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	649a      	str	r2, [r3, #72]	; 0x48
      
      return HAL_ERROR;
 8009224:	2301      	movs	r3, #1
 8009226:	e028      	b.n	800927a <ADC_Enable+0xae>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	687a      	ldr	r2, [r7, #4]
 800922e:	6812      	ldr	r2, [r2, #0]
 8009230:	6892      	ldr	r2, [r2, #8]
 8009232:	f042 0201 	orr.w	r2, r2, #1
 8009236:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8009238:	f000 f8c6 	bl	80093c8 <HAL_GetTick>
 800923c:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800923e:	e014      	b.n	800926a <ADC_Enable+0x9e>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8009240:	f000 f8c2 	bl	80093c8 <HAL_GetTick>
 8009244:	4602      	mov	r2, r0
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	1ad3      	subs	r3, r2, r3
 800924a:	2b02      	cmp	r3, #2
 800924c:	d90d      	bls.n	800926a <ADC_Enable+0x9e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009252:	f043 0210 	orr.w	r2, r3, #16
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	645a      	str	r2, [r3, #68]	; 0x44
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800925e:	f043 0201 	orr.w	r2, r3, #1
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	649a      	str	r2, [r3, #72]	; 0x48
      
        return HAL_ERROR;
 8009266:	2301      	movs	r3, #1
 8009268:	e007      	b.n	800927a <ADC_Enable+0xae>
    __HAL_ADC_ENABLE(hadc);
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	f003 0301 	and.w	r3, r3, #1
 8009274:	2b00      	cmp	r3, #0
 8009276:	d0e3      	beq.n	8009240 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8009278:	2300      	movs	r3, #0
}
 800927a:	4618      	mov	r0, r3
 800927c:	3710      	adds	r7, #16
 800927e:	46bd      	mov	sp, r7
 8009280:	bd80      	pop	{r7, pc}
 8009282:	bf00      	nop
 8009284:	8000003f 	.word	0x8000003f

08009288 <ADC_Disable>:
  *         stopped.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8009288:	b580      	push	{r7, lr}
 800928a:	b084      	sub	sp, #16
 800928c:	af00      	add	r7, sp, #0
 800928e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8009290:	2300      	movs	r3, #0
 8009292:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	689b      	ldr	r3, [r3, #8]
 800929a:	f003 0303 	and.w	r3, r3, #3
 800929e:	2b01      	cmp	r3, #1
 80092a0:	d108      	bne.n	80092b4 <ADC_Disable+0x2c>
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	f003 0301 	and.w	r3, r3, #1
 80092ac:	2b00      	cmp	r3, #0
 80092ae:	d001      	beq.n	80092b4 <ADC_Disable+0x2c>
 80092b0:	2301      	movs	r3, #1
 80092b2:	e000      	b.n	80092b6 <ADC_Disable+0x2e>
 80092b4:	2300      	movs	r3, #0
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d040      	beq.n	800933c <ADC_Disable+0xb4>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	689b      	ldr	r3, [r3, #8]
 80092c0:	f003 030d 	and.w	r3, r3, #13
 80092c4:	2b01      	cmp	r3, #1
 80092c6:	d10f      	bne.n	80092e8 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	687a      	ldr	r2, [r7, #4]
 80092ce:	6812      	ldr	r2, [r2, #0]
 80092d0:	6892      	ldr	r2, [r2, #8]
 80092d2:	f042 0202 	orr.w	r2, r2, #2
 80092d6:	609a      	str	r2, [r3, #8]
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	2203      	movs	r2, #3
 80092de:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 80092e0:	f000 f872 	bl	80093c8 <HAL_GetTick>
 80092e4:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80092e6:	e022      	b.n	800932e <ADC_Disable+0xa6>
      __HAL_ADC_DISABLE(hadc);
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80092ec:	f043 0210 	orr.w	r2, r3, #16
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80092f8:	f043 0201 	orr.w	r2, r3, #1
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	649a      	str	r2, [r3, #72]	; 0x48
      
      return HAL_ERROR;
 8009300:	2301      	movs	r3, #1
 8009302:	e01c      	b.n	800933e <ADC_Disable+0xb6>
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8009304:	f000 f860 	bl	80093c8 <HAL_GetTick>
 8009308:	4602      	mov	r2, r0
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	1ad3      	subs	r3, r2, r3
 800930e:	2b02      	cmp	r3, #2
 8009310:	d90d      	bls.n	800932e <ADC_Disable+0xa6>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009316:	f043 0210 	orr.w	r2, r3, #16
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	645a      	str	r2, [r3, #68]	; 0x44
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009322:	f043 0201 	orr.w	r2, r3, #1
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	649a      	str	r2, [r3, #72]	; 0x48
        
        return HAL_ERROR;
 800932a:	2301      	movs	r3, #1
 800932c:	e007      	b.n	800933e <ADC_Disable+0xb6>
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	689b      	ldr	r3, [r3, #8]
 8009334:	f003 0301 	and.w	r3, r3, #1
 8009338:	2b00      	cmp	r3, #0
 800933a:	d1e3      	bne.n	8009304 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800933c:	2300      	movs	r3, #0
}
 800933e:	4618      	mov	r0, r3
 8009340:	3710      	adds	r7, #16
 8009342:	46bd      	mov	sp, r7
 8009344:	bd80      	pop	{r7, pc}
 8009346:	bf00      	nop

08009348 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8009348:	b580      	push	{r7, lr}
 800934a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800934c:	4a08      	ldr	r2, [pc, #32]	; (8009370 <HAL_Init+0x28>)
 800934e:	4b08      	ldr	r3, [pc, #32]	; (8009370 <HAL_Init+0x28>)
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	f043 0310 	orr.w	r3, r3, #16
 8009356:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8009358:	2003      	movs	r0, #3
 800935a:	f7fe ffe3 	bl	8008324 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800935e:	2000      	movs	r0, #0
 8009360:	f000 f808 	bl	8009374 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8009364:	f7f8 fa76 	bl	8001854 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8009368:	2300      	movs	r3, #0
}
 800936a:	4618      	mov	r0, r3
 800936c:	bd80      	pop	{r7, pc}
 800936e:	bf00      	nop
 8009370:	40022000 	.word	0x40022000

08009374 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8009374:	b580      	push	{r7, lr}
 8009376:	b082      	sub	sp, #8
 8009378:	af00      	add	r7, sp, #0
 800937a:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock / 1000);
 800937c:	4b09      	ldr	r3, [pc, #36]	; (80093a4 <HAL_InitTick+0x30>)
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	4a09      	ldr	r2, [pc, #36]	; (80093a8 <HAL_InitTick+0x34>)
 8009382:	fba2 2303 	umull	r2, r3, r2, r3
 8009386:	099b      	lsrs	r3, r3, #6
 8009388:	4618      	mov	r0, r3
 800938a:	f7ff f801 	bl	8008390 <HAL_SYSTICK_Config>
 
  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0);
 800938e:	2200      	movs	r2, #0
 8009390:	6879      	ldr	r1, [r7, #4]
 8009392:	f04f 30ff 	mov.w	r0, #4294967295
 8009396:	f7fe ffd1 	bl	800833c <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
 800939a:	2300      	movs	r3, #0
}
 800939c:	4618      	mov	r0, r3
 800939e:	3708      	adds	r7, #8
 80093a0:	46bd      	mov	sp, r7
 80093a2:	bd80      	pop	{r7, pc}
 80093a4:	20000154 	.word	0x20000154
 80093a8:	10624dd3 	.word	0x10624dd3

080093ac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80093ac:	b480      	push	{r7}
 80093ae:	af00      	add	r7, sp, #0
  uwTick++;
 80093b0:	4b04      	ldr	r3, [pc, #16]	; (80093c4 <HAL_IncTick+0x18>)
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	3301      	adds	r3, #1
 80093b6:	4a03      	ldr	r2, [pc, #12]	; (80093c4 <HAL_IncTick+0x18>)
 80093b8:	6013      	str	r3, [r2, #0]
}
 80093ba:	bf00      	nop
 80093bc:	46bd      	mov	sp, r7
 80093be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093c2:	4770      	bx	lr
 80093c4:	2000120c 	.word	0x2000120c

080093c8 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80093c8:	b480      	push	{r7}
 80093ca:	af00      	add	r7, sp, #0
  return uwTick;  
 80093cc:	4b03      	ldr	r3, [pc, #12]	; (80093dc <HAL_GetTick+0x14>)
 80093ce:	681b      	ldr	r3, [r3, #0]
}
 80093d0:	4618      	mov	r0, r3
 80093d2:	46bd      	mov	sp, r7
 80093d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093d8:	4770      	bx	lr
 80093da:	bf00      	nop
 80093dc:	2000120c 	.word	0x2000120c

080093e0 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 80093e0:	b580      	push	{r7, lr}
 80093e2:	b084      	sub	sp, #16
 80093e4:	af00      	add	r7, sp, #0
 80093e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80093e8:	f7ff ffee 	bl	80093c8 <HAL_GetTick>
 80093ec:	60f8      	str	r0, [r7, #12]
  while((HAL_GetTick() - tickstart) < Delay)
 80093ee:	bf00      	nop
 80093f0:	f7ff ffea 	bl	80093c8 <HAL_GetTick>
 80093f4:	4602      	mov	r2, r0
 80093f6:	68fb      	ldr	r3, [r7, #12]
 80093f8:	1ad2      	subs	r2, r2, r3
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	429a      	cmp	r2, r3
 80093fe:	d3f7      	bcc.n	80093f0 <HAL_Delay+0x10>
  {
  }
}
 8009400:	bf00      	nop
 8009402:	3710      	adds	r7, #16
 8009404:	46bd      	mov	sp, r7
 8009406:	bd80      	pop	{r7, pc}

08009408 <SystemInit>:
  *         Initialize the FPU setting, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8009408:	b480      	push	{r7}
 800940a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800940c:	4a1f      	ldr	r2, [pc, #124]	; (800948c <SystemInit+0x84>)
 800940e:	4b1f      	ldr	r3, [pc, #124]	; (800948c <SystemInit+0x84>)
 8009410:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009414:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8009418:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 800941c:	4a1c      	ldr	r2, [pc, #112]	; (8009490 <SystemInit+0x88>)
 800941e:	4b1c      	ldr	r3, [pc, #112]	; (8009490 <SystemInit+0x88>)
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	f043 0301 	orr.w	r3, r3, #1
 8009426:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 8009428:	4919      	ldr	r1, [pc, #100]	; (8009490 <SystemInit+0x88>)
 800942a:	4b19      	ldr	r3, [pc, #100]	; (8009490 <SystemInit+0x88>)
 800942c:	685a      	ldr	r2, [r3, #4]
 800942e:	4b19      	ldr	r3, [pc, #100]	; (8009494 <SystemInit+0x8c>)
 8009430:	4013      	ands	r3, r2
 8009432:	604b      	str	r3, [r1, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8009434:	4a16      	ldr	r2, [pc, #88]	; (8009490 <SystemInit+0x88>)
 8009436:	4b16      	ldr	r3, [pc, #88]	; (8009490 <SystemInit+0x88>)
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800943e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009442:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8009444:	4a12      	ldr	r2, [pc, #72]	; (8009490 <SystemInit+0x88>)
 8009446:	4b12      	ldr	r3, [pc, #72]	; (8009490 <SystemInit+0x88>)
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800944e:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8009450:	4a0f      	ldr	r2, [pc, #60]	; (8009490 <SystemInit+0x88>)
 8009452:	4b0f      	ldr	r3, [pc, #60]	; (8009490 <SystemInit+0x88>)
 8009454:	685b      	ldr	r3, [r3, #4]
 8009456:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800945a:	6053      	str	r3, [r2, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;
 800945c:	4a0c      	ldr	r2, [pc, #48]	; (8009490 <SystemInit+0x88>)
 800945e:	4b0c      	ldr	r3, [pc, #48]	; (8009490 <SystemInit+0x88>)
 8009460:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009462:	f023 030f 	bic.w	r3, r3, #15
 8009466:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 8009468:	4909      	ldr	r1, [pc, #36]	; (8009490 <SystemInit+0x88>)
 800946a:	4b09      	ldr	r3, [pc, #36]	; (8009490 <SystemInit+0x88>)
 800946c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800946e:	4b0a      	ldr	r3, [pc, #40]	; (8009498 <SystemInit+0x90>)
 8009470:	4013      	ands	r3, r2
 8009472:	630b      	str	r3, [r1, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8009474:	4b06      	ldr	r3, [pc, #24]	; (8009490 <SystemInit+0x88>)
 8009476:	2200      	movs	r2, #0
 8009478:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800947a:	4b04      	ldr	r3, [pc, #16]	; (800948c <SystemInit+0x84>)
 800947c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8009480:	609a      	str	r2, [r3, #8]
#endif
}
 8009482:	bf00      	nop
 8009484:	46bd      	mov	sp, r7
 8009486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800948a:	4770      	bx	lr
 800948c:	e000ed00 	.word	0xe000ed00
 8009490:	40021000 	.word	0x40021000
 8009494:	f87fc00c 	.word	0xf87fc00c
 8009498:	ff00fccc 	.word	0xff00fccc

0800949c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800949c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80094d4 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80094a0:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80094a2:	e003      	b.n	80094ac <LoopCopyDataInit>

080094a4 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80094a4:	4b0c      	ldr	r3, [pc, #48]	; (80094d8 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80094a6:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80094a8:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80094aa:	3104      	adds	r1, #4

080094ac <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80094ac:	480b      	ldr	r0, [pc, #44]	; (80094dc <LoopForever+0xa>)
	ldr	r3, =_edata
 80094ae:	4b0c      	ldr	r3, [pc, #48]	; (80094e0 <LoopForever+0xe>)
	adds	r2, r0, r1
 80094b0:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80094b2:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80094b4:	d3f6      	bcc.n	80094a4 <CopyDataInit>
	ldr	r2, =_sbss
 80094b6:	4a0b      	ldr	r2, [pc, #44]	; (80094e4 <LoopForever+0x12>)
	b	LoopFillZerobss
 80094b8:	e002      	b.n	80094c0 <LoopFillZerobss>

080094ba <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80094ba:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80094bc:	f842 3b04 	str.w	r3, [r2], #4

080094c0 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80094c0:	4b09      	ldr	r3, [pc, #36]	; (80094e8 <LoopForever+0x16>)
	cmp	r2, r3
 80094c2:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80094c4:	d3f9      	bcc.n	80094ba <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80094c6:	f7ff ff9f 	bl	8009408 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80094ca:	f000 f811 	bl	80094f0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80094ce:	f7f8 fa97 	bl	8001a00 <main>

080094d2 <LoopForever>:

LoopForever:
    b LoopForever
 80094d2:	e7fe      	b.n	80094d2 <LoopForever>

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80094d4:	20008000 	.word	0x20008000
/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
  b	LoopCopyDataInit

CopyDataInit:
	ldr	r3, =_sidata
 80094d8:	0800c534 	.word	0x0800c534
	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
	adds	r1, r1, #4

LoopCopyDataInit:
	ldr	r0, =_sdata
 80094dc:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80094e0:	20000694 	.word	0x20000694
	adds	r2, r0, r1
	cmp	r2, r3
	bcc	CopyDataInit
	ldr	r2, =_sbss
 80094e4:	20000694 	.word	0x20000694
FillZerobss:
	movs	r3, #0
	str	r3, [r2], #4

LoopFillZerobss:
	ldr	r3, = _ebss
 80094e8:	20001214 	.word	0x20001214

080094ec <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80094ec:	e7fe      	b.n	80094ec <ADC1_2_IRQHandler>
	...

080094f0 <__libc_init_array>:
 80094f0:	b570      	push	{r4, r5, r6, lr}
 80094f2:	4b0e      	ldr	r3, [pc, #56]	; (800952c <__libc_init_array+0x3c>)
 80094f4:	4c0e      	ldr	r4, [pc, #56]	; (8009530 <__libc_init_array+0x40>)
 80094f6:	1ae4      	subs	r4, r4, r3
 80094f8:	10a4      	asrs	r4, r4, #2
 80094fa:	2500      	movs	r5, #0
 80094fc:	461e      	mov	r6, r3
 80094fe:	42a5      	cmp	r5, r4
 8009500:	d004      	beq.n	800950c <__libc_init_array+0x1c>
 8009502:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009506:	4798      	blx	r3
 8009508:	3501      	adds	r5, #1
 800950a:	e7f8      	b.n	80094fe <__libc_init_array+0xe>
 800950c:	f002 fef0 	bl	800c2f0 <_init>
 8009510:	4c08      	ldr	r4, [pc, #32]	; (8009534 <__libc_init_array+0x44>)
 8009512:	4b09      	ldr	r3, [pc, #36]	; (8009538 <__libc_init_array+0x48>)
 8009514:	1ae4      	subs	r4, r4, r3
 8009516:	10a4      	asrs	r4, r4, #2
 8009518:	2500      	movs	r5, #0
 800951a:	461e      	mov	r6, r3
 800951c:	42a5      	cmp	r5, r4
 800951e:	d004      	beq.n	800952a <__libc_init_array+0x3a>
 8009520:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009524:	4798      	blx	r3
 8009526:	3501      	adds	r5, #1
 8009528:	e7f8      	b.n	800951c <__libc_init_array+0x2c>
 800952a:	bd70      	pop	{r4, r5, r6, pc}
 800952c:	0800c52c 	.word	0x0800c52c
 8009530:	0800c52c 	.word	0x0800c52c
 8009534:	0800c530 	.word	0x0800c530
 8009538:	0800c52c 	.word	0x0800c52c

0800953c <malloc>:
 800953c:	4b02      	ldr	r3, [pc, #8]	; (8009548 <malloc+0xc>)
 800953e:	4601      	mov	r1, r0
 8009540:	6818      	ldr	r0, [r3, #0]
 8009542:	f000 b80b 	b.w	800955c <_malloc_r>
 8009546:	bf00      	nop
 8009548:	20000658 	.word	0x20000658

0800954c <free>:
 800954c:	4b02      	ldr	r3, [pc, #8]	; (8009558 <free+0xc>)
 800954e:	4601      	mov	r1, r0
 8009550:	6818      	ldr	r0, [r3, #0]
 8009552:	f002 b8af 	b.w	800b6b4 <_free_r>
 8009556:	bf00      	nop
 8009558:	20000658 	.word	0x20000658

0800955c <_malloc_r>:
 800955c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009560:	f101 040b 	add.w	r4, r1, #11
 8009564:	2c16      	cmp	r4, #22
 8009566:	b085      	sub	sp, #20
 8009568:	4681      	mov	r9, r0
 800956a:	d903      	bls.n	8009574 <_malloc_r+0x18>
 800956c:	f034 0407 	bics.w	r4, r4, #7
 8009570:	d501      	bpl.n	8009576 <_malloc_r+0x1a>
 8009572:	e002      	b.n	800957a <_malloc_r+0x1e>
 8009574:	2410      	movs	r4, #16
 8009576:	428c      	cmp	r4, r1
 8009578:	d203      	bcs.n	8009582 <_malloc_r+0x26>
 800957a:	230c      	movs	r3, #12
 800957c:	f8c9 3000 	str.w	r3, [r9]
 8009580:	e1ea      	b.n	8009958 <_malloc_r+0x3fc>
 8009582:	4648      	mov	r0, r9
 8009584:	f000 fa15 	bl	80099b2 <__malloc_lock>
 8009588:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 800958c:	4d9e      	ldr	r5, [pc, #632]	; (8009808 <_malloc_r+0x2ac>)
 800958e:	d217      	bcs.n	80095c0 <_malloc_r+0x64>
 8009590:	f104 0208 	add.w	r2, r4, #8
 8009594:	442a      	add	r2, r5
 8009596:	f1a2 0108 	sub.w	r1, r2, #8
 800959a:	6856      	ldr	r6, [r2, #4]
 800959c:	428e      	cmp	r6, r1
 800959e:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 80095a2:	d102      	bne.n	80095aa <_malloc_r+0x4e>
 80095a4:	68d6      	ldr	r6, [r2, #12]
 80095a6:	42b2      	cmp	r2, r6
 80095a8:	d008      	beq.n	80095bc <_malloc_r+0x60>
 80095aa:	6873      	ldr	r3, [r6, #4]
 80095ac:	68f2      	ldr	r2, [r6, #12]
 80095ae:	68b1      	ldr	r1, [r6, #8]
 80095b0:	f023 0303 	bic.w	r3, r3, #3
 80095b4:	60ca      	str	r2, [r1, #12]
 80095b6:	4433      	add	r3, r6
 80095b8:	6091      	str	r1, [r2, #8]
 80095ba:	e02f      	b.n	800961c <_malloc_r+0xc0>
 80095bc:	3302      	adds	r3, #2
 80095be:	e03d      	b.n	800963c <_malloc_r+0xe0>
 80095c0:	0a63      	lsrs	r3, r4, #9
 80095c2:	d01a      	beq.n	80095fa <_malloc_r+0x9e>
 80095c4:	2b04      	cmp	r3, #4
 80095c6:	d802      	bhi.n	80095ce <_malloc_r+0x72>
 80095c8:	09a3      	lsrs	r3, r4, #6
 80095ca:	3338      	adds	r3, #56	; 0x38
 80095cc:	e018      	b.n	8009600 <_malloc_r+0xa4>
 80095ce:	2b14      	cmp	r3, #20
 80095d0:	d801      	bhi.n	80095d6 <_malloc_r+0x7a>
 80095d2:	335b      	adds	r3, #91	; 0x5b
 80095d4:	e014      	b.n	8009600 <_malloc_r+0xa4>
 80095d6:	2b54      	cmp	r3, #84	; 0x54
 80095d8:	d802      	bhi.n	80095e0 <_malloc_r+0x84>
 80095da:	0b23      	lsrs	r3, r4, #12
 80095dc:	336e      	adds	r3, #110	; 0x6e
 80095de:	e00f      	b.n	8009600 <_malloc_r+0xa4>
 80095e0:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 80095e4:	d802      	bhi.n	80095ec <_malloc_r+0x90>
 80095e6:	0be3      	lsrs	r3, r4, #15
 80095e8:	3377      	adds	r3, #119	; 0x77
 80095ea:	e009      	b.n	8009600 <_malloc_r+0xa4>
 80095ec:	f240 5254 	movw	r2, #1364	; 0x554
 80095f0:	4293      	cmp	r3, r2
 80095f2:	d804      	bhi.n	80095fe <_malloc_r+0xa2>
 80095f4:	0ca3      	lsrs	r3, r4, #18
 80095f6:	337c      	adds	r3, #124	; 0x7c
 80095f8:	e002      	b.n	8009600 <_malloc_r+0xa4>
 80095fa:	233f      	movs	r3, #63	; 0x3f
 80095fc:	e000      	b.n	8009600 <_malloc_r+0xa4>
 80095fe:	237e      	movs	r3, #126	; 0x7e
 8009600:	1c5a      	adds	r2, r3, #1
 8009602:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8009606:	f1a2 0008 	sub.w	r0, r2, #8
 800960a:	6856      	ldr	r6, [r2, #4]
 800960c:	e00c      	b.n	8009628 <_malloc_r+0xcc>
 800960e:	2900      	cmp	r1, #0
 8009610:	68f1      	ldr	r1, [r6, #12]
 8009612:	db08      	blt.n	8009626 <_malloc_r+0xca>
 8009614:	68b3      	ldr	r3, [r6, #8]
 8009616:	60d9      	str	r1, [r3, #12]
 8009618:	608b      	str	r3, [r1, #8]
 800961a:	18b3      	adds	r3, r6, r2
 800961c:	685a      	ldr	r2, [r3, #4]
 800961e:	f042 0201 	orr.w	r2, r2, #1
 8009622:	605a      	str	r2, [r3, #4]
 8009624:	e1a3      	b.n	800996e <_malloc_r+0x412>
 8009626:	460e      	mov	r6, r1
 8009628:	4286      	cmp	r6, r0
 800962a:	d006      	beq.n	800963a <_malloc_r+0xde>
 800962c:	6872      	ldr	r2, [r6, #4]
 800962e:	f022 0203 	bic.w	r2, r2, #3
 8009632:	1b11      	subs	r1, r2, r4
 8009634:	290f      	cmp	r1, #15
 8009636:	ddea      	ble.n	800960e <_malloc_r+0xb2>
 8009638:	3b01      	subs	r3, #1
 800963a:	3301      	adds	r3, #1
 800963c:	4a72      	ldr	r2, [pc, #456]	; (8009808 <_malloc_r+0x2ac>)
 800963e:	692e      	ldr	r6, [r5, #16]
 8009640:	f102 0708 	add.w	r7, r2, #8
 8009644:	42be      	cmp	r6, r7
 8009646:	4639      	mov	r1, r7
 8009648:	d079      	beq.n	800973e <_malloc_r+0x1e2>
 800964a:	6870      	ldr	r0, [r6, #4]
 800964c:	f020 0003 	bic.w	r0, r0, #3
 8009650:	ebc4 0e00 	rsb	lr, r4, r0
 8009654:	f1be 0f0f 	cmp.w	lr, #15
 8009658:	dd0d      	ble.n	8009676 <_malloc_r+0x11a>
 800965a:	1933      	adds	r3, r6, r4
 800965c:	f044 0401 	orr.w	r4, r4, #1
 8009660:	6074      	str	r4, [r6, #4]
 8009662:	6153      	str	r3, [r2, #20]
 8009664:	6113      	str	r3, [r2, #16]
 8009666:	f04e 0201 	orr.w	r2, lr, #1
 800966a:	60df      	str	r7, [r3, #12]
 800966c:	609f      	str	r7, [r3, #8]
 800966e:	605a      	str	r2, [r3, #4]
 8009670:	f843 e00e 	str.w	lr, [r3, lr]
 8009674:	e17b      	b.n	800996e <_malloc_r+0x412>
 8009676:	f1be 0f00 	cmp.w	lr, #0
 800967a:	6157      	str	r7, [r2, #20]
 800967c:	6117      	str	r7, [r2, #16]
 800967e:	db05      	blt.n	800968c <_malloc_r+0x130>
 8009680:	4430      	add	r0, r6
 8009682:	6843      	ldr	r3, [r0, #4]
 8009684:	f043 0301 	orr.w	r3, r3, #1
 8009688:	6043      	str	r3, [r0, #4]
 800968a:	e170      	b.n	800996e <_malloc_r+0x412>
 800968c:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8009690:	d215      	bcs.n	80096be <_malloc_r+0x162>
 8009692:	08c0      	lsrs	r0, r0, #3
 8009694:	ea4f 0ea0 	mov.w	lr, r0, asr #2
 8009698:	2701      	movs	r7, #1
 800969a:	fa07 fe0e 	lsl.w	lr, r7, lr
 800969e:	6857      	ldr	r7, [r2, #4]
 80096a0:	3001      	adds	r0, #1
 80096a2:	ea4e 0707 	orr.w	r7, lr, r7
 80096a6:	6057      	str	r7, [r2, #4]
 80096a8:	eb02 07c0 	add.w	r7, r2, r0, lsl #3
 80096ac:	f852 e030 	ldr.w	lr, [r2, r0, lsl #3]
 80096b0:	f8c6 e008 	str.w	lr, [r6, #8]
 80096b4:	3f08      	subs	r7, #8
 80096b6:	60f7      	str	r7, [r6, #12]
 80096b8:	f842 6030 	str.w	r6, [r2, r0, lsl #3]
 80096bc:	e03d      	b.n	800973a <_malloc_r+0x1de>
 80096be:	0a42      	lsrs	r2, r0, #9
 80096c0:	2a04      	cmp	r2, #4
 80096c2:	d802      	bhi.n	80096ca <_malloc_r+0x16e>
 80096c4:	0982      	lsrs	r2, r0, #6
 80096c6:	3238      	adds	r2, #56	; 0x38
 80096c8:	e015      	b.n	80096f6 <_malloc_r+0x19a>
 80096ca:	2a14      	cmp	r2, #20
 80096cc:	d801      	bhi.n	80096d2 <_malloc_r+0x176>
 80096ce:	325b      	adds	r2, #91	; 0x5b
 80096d0:	e011      	b.n	80096f6 <_malloc_r+0x19a>
 80096d2:	2a54      	cmp	r2, #84	; 0x54
 80096d4:	d802      	bhi.n	80096dc <_malloc_r+0x180>
 80096d6:	0b02      	lsrs	r2, r0, #12
 80096d8:	326e      	adds	r2, #110	; 0x6e
 80096da:	e00c      	b.n	80096f6 <_malloc_r+0x19a>
 80096dc:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 80096e0:	d802      	bhi.n	80096e8 <_malloc_r+0x18c>
 80096e2:	0bc2      	lsrs	r2, r0, #15
 80096e4:	3277      	adds	r2, #119	; 0x77
 80096e6:	e006      	b.n	80096f6 <_malloc_r+0x19a>
 80096e8:	f240 5754 	movw	r7, #1364	; 0x554
 80096ec:	42ba      	cmp	r2, r7
 80096ee:	bf9a      	itte	ls
 80096f0:	0c82      	lsrls	r2, r0, #18
 80096f2:	327c      	addls	r2, #124	; 0x7c
 80096f4:	227e      	movhi	r2, #126	; 0x7e
 80096f6:	1c57      	adds	r7, r2, #1
 80096f8:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 80096fc:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 8009700:	f8df c104 	ldr.w	ip, [pc, #260]	; 8009808 <_malloc_r+0x2ac>
 8009704:	45be      	cmp	lr, r7
 8009706:	d10d      	bne.n	8009724 <_malloc_r+0x1c8>
 8009708:	2001      	movs	r0, #1
 800970a:	1092      	asrs	r2, r2, #2
 800970c:	fa00 f202 	lsl.w	r2, r0, r2
 8009710:	f8dc 0004 	ldr.w	r0, [ip, #4]
 8009714:	4310      	orrs	r0, r2
 8009716:	f8cc 0004 	str.w	r0, [ip, #4]
 800971a:	4672      	mov	r2, lr
 800971c:	e009      	b.n	8009732 <_malloc_r+0x1d6>
 800971e:	68bf      	ldr	r7, [r7, #8]
 8009720:	45be      	cmp	lr, r7
 8009722:	d004      	beq.n	800972e <_malloc_r+0x1d2>
 8009724:	687a      	ldr	r2, [r7, #4]
 8009726:	f022 0203 	bic.w	r2, r2, #3
 800972a:	4290      	cmp	r0, r2
 800972c:	d3f7      	bcc.n	800971e <_malloc_r+0x1c2>
 800972e:	68fa      	ldr	r2, [r7, #12]
 8009730:	46be      	mov	lr, r7
 8009732:	60f2      	str	r2, [r6, #12]
 8009734:	f8c6 e008 	str.w	lr, [r6, #8]
 8009738:	6096      	str	r6, [r2, #8]
 800973a:	f8ce 600c 	str.w	r6, [lr, #12]
 800973e:	2001      	movs	r0, #1
 8009740:	109a      	asrs	r2, r3, #2
 8009742:	fa00 f202 	lsl.w	r2, r0, r2
 8009746:	6868      	ldr	r0, [r5, #4]
 8009748:	4282      	cmp	r2, r0
 800974a:	d85f      	bhi.n	800980c <_malloc_r+0x2b0>
 800974c:	4202      	tst	r2, r0
 800974e:	d106      	bne.n	800975e <_malloc_r+0x202>
 8009750:	f023 0303 	bic.w	r3, r3, #3
 8009754:	0052      	lsls	r2, r2, #1
 8009756:	4202      	tst	r2, r0
 8009758:	f103 0304 	add.w	r3, r3, #4
 800975c:	d0fa      	beq.n	8009754 <_malloc_r+0x1f8>
 800975e:	eb05 08c3 	add.w	r8, r5, r3, lsl #3
 8009762:	46c2      	mov	sl, r8
 8009764:	469c      	mov	ip, r3
 8009766:	f8da 600c 	ldr.w	r6, [sl, #12]
 800976a:	4556      	cmp	r6, sl
 800976c:	d02c      	beq.n	80097c8 <_malloc_r+0x26c>
 800976e:	6870      	ldr	r0, [r6, #4]
 8009770:	68f7      	ldr	r7, [r6, #12]
 8009772:	f020 0003 	bic.w	r0, r0, #3
 8009776:	ebc4 0e00 	rsb	lr, r4, r0
 800977a:	f1be 0f0f 	cmp.w	lr, #15
 800977e:	dd11      	ble.n	80097a4 <_malloc_r+0x248>
 8009780:	1933      	adds	r3, r6, r4
 8009782:	f044 0401 	orr.w	r4, r4, #1
 8009786:	6074      	str	r4, [r6, #4]
 8009788:	f856 2f08 	ldr.w	r2, [r6, #8]!
 800978c:	60d7      	str	r7, [r2, #12]
 800978e:	60ba      	str	r2, [r7, #8]
 8009790:	f04e 0201 	orr.w	r2, lr, #1
 8009794:	616b      	str	r3, [r5, #20]
 8009796:	612b      	str	r3, [r5, #16]
 8009798:	60d9      	str	r1, [r3, #12]
 800979a:	6099      	str	r1, [r3, #8]
 800979c:	605a      	str	r2, [r3, #4]
 800979e:	f843 e00e 	str.w	lr, [r3, lr]
 80097a2:	e00b      	b.n	80097bc <_malloc_r+0x260>
 80097a4:	f1be 0f00 	cmp.w	lr, #0
 80097a8:	db0c      	blt.n	80097c4 <_malloc_r+0x268>
 80097aa:	1833      	adds	r3, r6, r0
 80097ac:	685a      	ldr	r2, [r3, #4]
 80097ae:	f042 0201 	orr.w	r2, r2, #1
 80097b2:	605a      	str	r2, [r3, #4]
 80097b4:	f856 3f08 	ldr.w	r3, [r6, #8]!
 80097b8:	60df      	str	r7, [r3, #12]
 80097ba:	60bb      	str	r3, [r7, #8]
 80097bc:	4648      	mov	r0, r9
 80097be:	f000 f8f9 	bl	80099b4 <__malloc_unlock>
 80097c2:	e0d8      	b.n	8009976 <_malloc_r+0x41a>
 80097c4:	463e      	mov	r6, r7
 80097c6:	e7d0      	b.n	800976a <_malloc_r+0x20e>
 80097c8:	f10c 0c01 	add.w	ip, ip, #1
 80097cc:	f01c 0f03 	tst.w	ip, #3
 80097d0:	f10a 0a08 	add.w	sl, sl, #8
 80097d4:	d1c7      	bne.n	8009766 <_malloc_r+0x20a>
 80097d6:	0798      	lsls	r0, r3, #30
 80097d8:	d104      	bne.n	80097e4 <_malloc_r+0x288>
 80097da:	686b      	ldr	r3, [r5, #4]
 80097dc:	ea23 0302 	bic.w	r3, r3, r2
 80097e0:	606b      	str	r3, [r5, #4]
 80097e2:	e005      	b.n	80097f0 <_malloc_r+0x294>
 80097e4:	f858 0908 	ldr.w	r0, [r8], #-8
 80097e8:	4580      	cmp	r8, r0
 80097ea:	f103 33ff 	add.w	r3, r3, #4294967295
 80097ee:	d0f2      	beq.n	80097d6 <_malloc_r+0x27a>
 80097f0:	6868      	ldr	r0, [r5, #4]
 80097f2:	0052      	lsls	r2, r2, #1
 80097f4:	4282      	cmp	r2, r0
 80097f6:	d809      	bhi.n	800980c <_malloc_r+0x2b0>
 80097f8:	b142      	cbz	r2, 800980c <_malloc_r+0x2b0>
 80097fa:	4663      	mov	r3, ip
 80097fc:	4202      	tst	r2, r0
 80097fe:	d1ae      	bne.n	800975e <_malloc_r+0x202>
 8009800:	3304      	adds	r3, #4
 8009802:	0052      	lsls	r2, r2, #1
 8009804:	e7fa      	b.n	80097fc <_malloc_r+0x2a0>
 8009806:	bf00      	nop
 8009808:	20000158 	.word	0x20000158
 800980c:	f8d5 b008 	ldr.w	fp, [r5, #8]
 8009810:	f8db 6004 	ldr.w	r6, [fp, #4]
 8009814:	f026 0603 	bic.w	r6, r6, #3
 8009818:	42b4      	cmp	r4, r6
 800981a:	d803      	bhi.n	8009824 <_malloc_r+0x2c8>
 800981c:	1b33      	subs	r3, r6, r4
 800981e:	2b0f      	cmp	r3, #15
 8009820:	f300 809c 	bgt.w	800995c <_malloc_r+0x400>
 8009824:	4a56      	ldr	r2, [pc, #344]	; (8009980 <_malloc_r+0x424>)
 8009826:	4957      	ldr	r1, [pc, #348]	; (8009984 <_malloc_r+0x428>)
 8009828:	6812      	ldr	r2, [r2, #0]
 800982a:	6808      	ldr	r0, [r1, #0]
 800982c:	9101      	str	r1, [sp, #4]
 800982e:	f102 0810 	add.w	r8, r2, #16
 8009832:	4a55      	ldr	r2, [pc, #340]	; (8009988 <_malloc_r+0x42c>)
 8009834:	9203      	str	r2, [sp, #12]
 8009836:	3001      	adds	r0, #1
 8009838:	bf18      	it	ne
 800983a:	f102 31ff 	addne.w	r1, r2, #4294967295
 800983e:	44a0      	add	r8, r4
 8009840:	bf1e      	ittt	ne
 8009842:	4488      	addne	r8, r1
 8009844:	4251      	negne	r1, r2
 8009846:	ea01 0808 	andne.w	r8, r1, r8
 800984a:	eb0b 0306 	add.w	r3, fp, r6
 800984e:	4641      	mov	r1, r8
 8009850:	4648      	mov	r0, r9
 8009852:	9302      	str	r3, [sp, #8]
 8009854:	f000 f8b0 	bl	80099b8 <_sbrk_r>
 8009858:	1c42      	adds	r2, r0, #1
 800985a:	4607      	mov	r7, r0
 800985c:	d06f      	beq.n	800993e <_malloc_r+0x3e2>
 800985e:	9b02      	ldr	r3, [sp, #8]
 8009860:	9a03      	ldr	r2, [sp, #12]
 8009862:	4283      	cmp	r3, r0
 8009864:	d901      	bls.n	800986a <_malloc_r+0x30e>
 8009866:	45ab      	cmp	fp, r5
 8009868:	d169      	bne.n	800993e <_malloc_r+0x3e2>
 800986a:	f8df a128 	ldr.w	sl, [pc, #296]	; 8009994 <_malloc_r+0x438>
 800986e:	f8df c128 	ldr.w	ip, [pc, #296]	; 8009998 <_malloc_r+0x43c>
 8009872:	f8da 0000 	ldr.w	r0, [sl]
 8009876:	42bb      	cmp	r3, r7
 8009878:	4440      	add	r0, r8
 800987a:	f8ca 0000 	str.w	r0, [sl]
 800987e:	d108      	bne.n	8009892 <_malloc_r+0x336>
 8009880:	ea13 0f0c 	tst.w	r3, ip
 8009884:	d105      	bne.n	8009892 <_malloc_r+0x336>
 8009886:	68ab      	ldr	r3, [r5, #8]
 8009888:	4446      	add	r6, r8
 800988a:	f046 0601 	orr.w	r6, r6, #1
 800988e:	605e      	str	r6, [r3, #4]
 8009890:	e049      	b.n	8009926 <_malloc_r+0x3ca>
 8009892:	9901      	ldr	r1, [sp, #4]
 8009894:	f8d1 e000 	ldr.w	lr, [r1]
 8009898:	f1be 3fff 	cmp.w	lr, #4294967295
 800989c:	bf15      	itete	ne
 800989e:	1afb      	subne	r3, r7, r3
 80098a0:	4b38      	ldreq	r3, [pc, #224]	; (8009984 <_malloc_r+0x428>)
 80098a2:	181b      	addne	r3, r3, r0
 80098a4:	601f      	streq	r7, [r3, #0]
 80098a6:	bf18      	it	ne
 80098a8:	f8ca 3000 	strne.w	r3, [sl]
 80098ac:	f017 0307 	ands.w	r3, r7, #7
 80098b0:	bf1c      	itt	ne
 80098b2:	f1c3 0308 	rsbne	r3, r3, #8
 80098b6:	18ff      	addne	r7, r7, r3
 80098b8:	44b8      	add	r8, r7
 80098ba:	441a      	add	r2, r3
 80098bc:	ea08 080c 	and.w	r8, r8, ip
 80098c0:	ebc8 0802 	rsb	r8, r8, r2
 80098c4:	4641      	mov	r1, r8
 80098c6:	4648      	mov	r0, r9
 80098c8:	f000 f876 	bl	80099b8 <_sbrk_r>
 80098cc:	1c43      	adds	r3, r0, #1
 80098ce:	bf04      	itt	eq
 80098d0:	4638      	moveq	r0, r7
 80098d2:	f04f 0800 	moveq.w	r8, #0
 80098d6:	f8da 3000 	ldr.w	r3, [sl]
 80098da:	60af      	str	r7, [r5, #8]
 80098dc:	1bc2      	subs	r2, r0, r7
 80098de:	4442      	add	r2, r8
 80098e0:	4443      	add	r3, r8
 80098e2:	f042 0201 	orr.w	r2, r2, #1
 80098e6:	45ab      	cmp	fp, r5
 80098e8:	f8ca 3000 	str.w	r3, [sl]
 80098ec:	607a      	str	r2, [r7, #4]
 80098ee:	d01a      	beq.n	8009926 <_malloc_r+0x3ca>
 80098f0:	2e0f      	cmp	r6, #15
 80098f2:	d802      	bhi.n	80098fa <_malloc_r+0x39e>
 80098f4:	2301      	movs	r3, #1
 80098f6:	607b      	str	r3, [r7, #4]
 80098f8:	e021      	b.n	800993e <_malloc_r+0x3e2>
 80098fa:	f8db 3004 	ldr.w	r3, [fp, #4]
 80098fe:	3e0c      	subs	r6, #12
 8009900:	f026 0607 	bic.w	r6, r6, #7
 8009904:	f003 0301 	and.w	r3, r3, #1
 8009908:	4333      	orrs	r3, r6
 800990a:	f8cb 3004 	str.w	r3, [fp, #4]
 800990e:	eb0b 0306 	add.w	r3, fp, r6
 8009912:	2205      	movs	r2, #5
 8009914:	2e0f      	cmp	r6, #15
 8009916:	605a      	str	r2, [r3, #4]
 8009918:	609a      	str	r2, [r3, #8]
 800991a:	d904      	bls.n	8009926 <_malloc_r+0x3ca>
 800991c:	f10b 0108 	add.w	r1, fp, #8
 8009920:	4648      	mov	r0, r9
 8009922:	f001 fec7 	bl	800b6b4 <_free_r>
 8009926:	4a19      	ldr	r2, [pc, #100]	; (800998c <_malloc_r+0x430>)
 8009928:	f8da 3000 	ldr.w	r3, [sl]
 800992c:	6811      	ldr	r1, [r2, #0]
 800992e:	428b      	cmp	r3, r1
 8009930:	bf88      	it	hi
 8009932:	6013      	strhi	r3, [r2, #0]
 8009934:	4a16      	ldr	r2, [pc, #88]	; (8009990 <_malloc_r+0x434>)
 8009936:	6811      	ldr	r1, [r2, #0]
 8009938:	428b      	cmp	r3, r1
 800993a:	bf88      	it	hi
 800993c:	6013      	strhi	r3, [r2, #0]
 800993e:	68ab      	ldr	r3, [r5, #8]
 8009940:	685a      	ldr	r2, [r3, #4]
 8009942:	f022 0203 	bic.w	r2, r2, #3
 8009946:	4294      	cmp	r4, r2
 8009948:	eba2 0304 	sub.w	r3, r2, r4
 800994c:	d801      	bhi.n	8009952 <_malloc_r+0x3f6>
 800994e:	2b0f      	cmp	r3, #15
 8009950:	dc04      	bgt.n	800995c <_malloc_r+0x400>
 8009952:	4648      	mov	r0, r9
 8009954:	f000 f82e 	bl	80099b4 <__malloc_unlock>
 8009958:	2600      	movs	r6, #0
 800995a:	e00c      	b.n	8009976 <_malloc_r+0x41a>
 800995c:	68ae      	ldr	r6, [r5, #8]
 800995e:	f044 0201 	orr.w	r2, r4, #1
 8009962:	4434      	add	r4, r6
 8009964:	f043 0301 	orr.w	r3, r3, #1
 8009968:	6072      	str	r2, [r6, #4]
 800996a:	60ac      	str	r4, [r5, #8]
 800996c:	6063      	str	r3, [r4, #4]
 800996e:	4648      	mov	r0, r9
 8009970:	f000 f820 	bl	80099b4 <__malloc_unlock>
 8009974:	3608      	adds	r6, #8
 8009976:	4630      	mov	r0, r6
 8009978:	b005      	add	sp, #20
 800997a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800997e:	bf00      	nop
 8009980:	200008e4 	.word	0x200008e4
 8009984:	20000564 	.word	0x20000564
 8009988:	00000080 	.word	0x00000080
 800998c:	200008e0 	.word	0x200008e0
 8009990:	200008dc 	.word	0x200008dc
 8009994:	200008e8 	.word	0x200008e8
 8009998:	0000007f 	.word	0x0000007f

0800999c <memcpy>:
 800999c:	b510      	push	{r4, lr}
 800999e:	1e43      	subs	r3, r0, #1
 80099a0:	440a      	add	r2, r1
 80099a2:	4291      	cmp	r1, r2
 80099a4:	d004      	beq.n	80099b0 <memcpy+0x14>
 80099a6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80099aa:	f803 4f01 	strb.w	r4, [r3, #1]!
 80099ae:	e7f8      	b.n	80099a2 <memcpy+0x6>
 80099b0:	bd10      	pop	{r4, pc}

080099b2 <__malloc_lock>:
 80099b2:	4770      	bx	lr

080099b4 <__malloc_unlock>:
 80099b4:	4770      	bx	lr
	...

080099b8 <_sbrk_r>:
 80099b8:	b538      	push	{r3, r4, r5, lr}
 80099ba:	4c06      	ldr	r4, [pc, #24]	; (80099d4 <_sbrk_r+0x1c>)
 80099bc:	2300      	movs	r3, #0
 80099be:	4605      	mov	r5, r0
 80099c0:	4608      	mov	r0, r1
 80099c2:	6023      	str	r3, [r4, #0]
 80099c4:	f002 fc86 	bl	800c2d4 <_sbrk>
 80099c8:	1c43      	adds	r3, r0, #1
 80099ca:	d102      	bne.n	80099d2 <_sbrk_r+0x1a>
 80099cc:	6823      	ldr	r3, [r4, #0]
 80099ce:	b103      	cbz	r3, 80099d2 <_sbrk_r+0x1a>
 80099d0:	602b      	str	r3, [r5, #0]
 80099d2:	bd38      	pop	{r3, r4, r5, pc}
 80099d4:	20001210 	.word	0x20001210

080099d8 <sprintf>:
 80099d8:	b40e      	push	{r1, r2, r3}
 80099da:	b500      	push	{lr}
 80099dc:	b09c      	sub	sp, #112	; 0x70
 80099de:	f44f 7102 	mov.w	r1, #520	; 0x208
 80099e2:	ab1d      	add	r3, sp, #116	; 0x74
 80099e4:	f8ad 1014 	strh.w	r1, [sp, #20]
 80099e8:	9002      	str	r0, [sp, #8]
 80099ea:	9006      	str	r0, [sp, #24]
 80099ec:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80099f0:	480a      	ldr	r0, [pc, #40]	; (8009a1c <sprintf+0x44>)
 80099f2:	9104      	str	r1, [sp, #16]
 80099f4:	9107      	str	r1, [sp, #28]
 80099f6:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80099fa:	f853 2b04 	ldr.w	r2, [r3], #4
 80099fe:	f8ad 1016 	strh.w	r1, [sp, #22]
 8009a02:	6800      	ldr	r0, [r0, #0]
 8009a04:	9301      	str	r3, [sp, #4]
 8009a06:	a902      	add	r1, sp, #8
 8009a08:	f000 f80a 	bl	8009a20 <_svfprintf_r>
 8009a0c:	9b02      	ldr	r3, [sp, #8]
 8009a0e:	2200      	movs	r2, #0
 8009a10:	701a      	strb	r2, [r3, #0]
 8009a12:	b01c      	add	sp, #112	; 0x70
 8009a14:	f85d eb04 	ldr.w	lr, [sp], #4
 8009a18:	b003      	add	sp, #12
 8009a1a:	4770      	bx	lr
 8009a1c:	20000658 	.word	0x20000658

08009a20 <_svfprintf_r>:
 8009a20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a24:	b0bd      	sub	sp, #244	; 0xf4
 8009a26:	468b      	mov	fp, r1
 8009a28:	9205      	str	r2, [sp, #20]
 8009a2a:	461f      	mov	r7, r3
 8009a2c:	4682      	mov	sl, r0
 8009a2e:	f001 feff 	bl	800b830 <_localeconv_r>
 8009a32:	6803      	ldr	r3, [r0, #0]
 8009a34:	930d      	str	r3, [sp, #52]	; 0x34
 8009a36:	4618      	mov	r0, r3
 8009a38:	f7f6 fc1a 	bl	8000270 <strlen>
 8009a3c:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8009a40:	9008      	str	r0, [sp, #32]
 8009a42:	0619      	lsls	r1, r3, #24
 8009a44:	d515      	bpl.n	8009a72 <_svfprintf_r+0x52>
 8009a46:	f8db 3010 	ldr.w	r3, [fp, #16]
 8009a4a:	b993      	cbnz	r3, 8009a72 <_svfprintf_r+0x52>
 8009a4c:	2140      	movs	r1, #64	; 0x40
 8009a4e:	4650      	mov	r0, sl
 8009a50:	f7ff fd84 	bl	800955c <_malloc_r>
 8009a54:	f8cb 0000 	str.w	r0, [fp]
 8009a58:	f8cb 0010 	str.w	r0, [fp, #16]
 8009a5c:	b930      	cbnz	r0, 8009a6c <_svfprintf_r+0x4c>
 8009a5e:	230c      	movs	r3, #12
 8009a60:	f8ca 3000 	str.w	r3, [sl]
 8009a64:	f04f 30ff 	mov.w	r0, #4294967295
 8009a68:	f000 bf95 	b.w	800a996 <_svfprintf_r+0xf76>
 8009a6c:	2340      	movs	r3, #64	; 0x40
 8009a6e:	f8cb 3014 	str.w	r3, [fp, #20]
 8009a72:	ed9f 7b99 	vldr	d7, [pc, #612]	; 8009cd8 <_svfprintf_r+0x2b8>
 8009a76:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009a7a:	2300      	movs	r3, #0
 8009a7c:	ac2c      	add	r4, sp, #176	; 0xb0
 8009a7e:	941f      	str	r4, [sp, #124]	; 0x7c
 8009a80:	9321      	str	r3, [sp, #132]	; 0x84
 8009a82:	9320      	str	r3, [sp, #128]	; 0x80
 8009a84:	9304      	str	r3, [sp, #16]
 8009a86:	9311      	str	r3, [sp, #68]	; 0x44
 8009a88:	9310      	str	r3, [sp, #64]	; 0x40
 8009a8a:	930a      	str	r3, [sp, #40]	; 0x28
 8009a8c:	9d05      	ldr	r5, [sp, #20]
 8009a8e:	462b      	mov	r3, r5
 8009a90:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009a94:	b11a      	cbz	r2, 8009a9e <_svfprintf_r+0x7e>
 8009a96:	2a25      	cmp	r2, #37	; 0x25
 8009a98:	d001      	beq.n	8009a9e <_svfprintf_r+0x7e>
 8009a9a:	461d      	mov	r5, r3
 8009a9c:	e7f7      	b.n	8009a8e <_svfprintf_r+0x6e>
 8009a9e:	9b05      	ldr	r3, [sp, #20]
 8009aa0:	1aee      	subs	r6, r5, r3
 8009aa2:	d017      	beq.n	8009ad4 <_svfprintf_r+0xb4>
 8009aa4:	e884 0048 	stmia.w	r4, {r3, r6}
 8009aa8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009aaa:	4433      	add	r3, r6
 8009aac:	9321      	str	r3, [sp, #132]	; 0x84
 8009aae:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009ab0:	3301      	adds	r3, #1
 8009ab2:	2b07      	cmp	r3, #7
 8009ab4:	9320      	str	r3, [sp, #128]	; 0x80
 8009ab6:	dc01      	bgt.n	8009abc <_svfprintf_r+0x9c>
 8009ab8:	3408      	adds	r4, #8
 8009aba:	e008      	b.n	8009ace <_svfprintf_r+0xae>
 8009abc:	aa1f      	add	r2, sp, #124	; 0x7c
 8009abe:	4659      	mov	r1, fp
 8009ac0:	4650      	mov	r0, sl
 8009ac2:	f002 f98f 	bl	800bde4 <__ssprint_r>
 8009ac6:	2800      	cmp	r0, #0
 8009ac8:	f040 862c 	bne.w	800a724 <_svfprintf_r+0xd04>
 8009acc:	ac2c      	add	r4, sp, #176	; 0xb0
 8009ace:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009ad0:	4433      	add	r3, r6
 8009ad2:	930a      	str	r3, [sp, #40]	; 0x28
 8009ad4:	782b      	ldrb	r3, [r5, #0]
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	f000 861d 	beq.w	800a716 <_svfprintf_r+0xcf6>
 8009adc:	2200      	movs	r2, #0
 8009ade:	1c6b      	adds	r3, r5, #1
 8009ae0:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8009ae4:	4611      	mov	r1, r2
 8009ae6:	f04f 39ff 	mov.w	r9, #4294967295
 8009aea:	9209      	str	r2, [sp, #36]	; 0x24
 8009aec:	4615      	mov	r5, r2
 8009aee:	200a      	movs	r0, #10
 8009af0:	1c5e      	adds	r6, r3, #1
 8009af2:	781b      	ldrb	r3, [r3, #0]
 8009af4:	9605      	str	r6, [sp, #20]
 8009af6:	9302      	str	r3, [sp, #8]
 8009af8:	9b02      	ldr	r3, [sp, #8]
 8009afa:	3b20      	subs	r3, #32
 8009afc:	2b58      	cmp	r3, #88	; 0x58
 8009afe:	f200 8263 	bhi.w	8009fc8 <_svfprintf_r+0x5a8>
 8009b02:	e8df f013 	tbh	[pc, r3, lsl #1]
 8009b06:	005c      	.short	0x005c
 8009b08:	02610261 	.word	0x02610261
 8009b0c:	0261006b 	.word	0x0261006b
 8009b10:	02610261 	.word	0x02610261
 8009b14:	02610261 	.word	0x02610261
 8009b18:	006e0261 	.word	0x006e0261
 8009b1c:	02610059 	.word	0x02610059
 8009b20:	007c0079 	.word	0x007c0079
 8009b24:	00a30261 	.word	0x00a30261
 8009b28:	00a600a6 	.word	0x00a600a6
 8009b2c:	00a600a6 	.word	0x00a600a6
 8009b30:	00a600a6 	.word	0x00a600a6
 8009b34:	00a600a6 	.word	0x00a600a6
 8009b38:	026100a6 	.word	0x026100a6
 8009b3c:	02610261 	.word	0x02610261
 8009b40:	02610261 	.word	0x02610261
 8009b44:	02610261 	.word	0x02610261
 8009b48:	02610261 	.word	0x02610261
 8009b4c:	00d60261 	.word	0x00d60261
 8009b50:	0261010b 	.word	0x0261010b
 8009b54:	0261010b 	.word	0x0261010b
 8009b58:	02610261 	.word	0x02610261
 8009b5c:	00b90261 	.word	0x00b90261
 8009b60:	02610261 	.word	0x02610261
 8009b64:	02610152 	.word	0x02610152
 8009b68:	02610261 	.word	0x02610261
 8009b6c:	02610261 	.word	0x02610261
 8009b70:	02610199 	.word	0x02610199
 8009b74:	00660261 	.word	0x00660261
 8009b78:	02610261 	.word	0x02610261
 8009b7c:	02610261 	.word	0x02610261
 8009b80:	02610261 	.word	0x02610261
 8009b84:	02610261 	.word	0x02610261
 8009b88:	02610261 	.word	0x02610261
 8009b8c:	006100cd 	.word	0x006100cd
 8009b90:	010b010b 	.word	0x010b010b
 8009b94:	00bc010b 	.word	0x00bc010b
 8009b98:	02610061 	.word	0x02610061
 8009b9c:	00bf0261 	.word	0x00bf0261
 8009ba0:	01340261 	.word	0x01340261
 8009ba4:	016f0154 	.word	0x016f0154
 8009ba8:	026100ca 	.word	0x026100ca
 8009bac:	02610180 	.word	0x02610180
 8009bb0:	0261019b 	.word	0x0261019b
 8009bb4:	01b30261 	.word	0x01b30261
 8009bb8:	2201      	movs	r2, #1
 8009bba:	212b      	movs	r1, #43	; 0x2b
 8009bbc:	e002      	b.n	8009bc4 <_svfprintf_r+0x1a4>
 8009bbe:	b909      	cbnz	r1, 8009bc4 <_svfprintf_r+0x1a4>
 8009bc0:	2201      	movs	r2, #1
 8009bc2:	2120      	movs	r1, #32
 8009bc4:	9b05      	ldr	r3, [sp, #20]
 8009bc6:	e793      	b.n	8009af0 <_svfprintf_r+0xd0>
 8009bc8:	2a00      	cmp	r2, #0
 8009bca:	d077      	beq.n	8009cbc <_svfprintf_r+0x29c>
 8009bcc:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8009bd0:	e074      	b.n	8009cbc <_svfprintf_r+0x29c>
 8009bd2:	b10a      	cbz	r2, 8009bd8 <_svfprintf_r+0x1b8>
 8009bd4:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8009bd8:	4b41      	ldr	r3, [pc, #260]	; (8009ce0 <_svfprintf_r+0x2c0>)
 8009bda:	e14b      	b.n	8009e74 <_svfprintf_r+0x454>
 8009bdc:	f045 0501 	orr.w	r5, r5, #1
 8009be0:	e7f0      	b.n	8009bc4 <_svfprintf_r+0x1a4>
 8009be2:	683e      	ldr	r6, [r7, #0]
 8009be4:	9609      	str	r6, [sp, #36]	; 0x24
 8009be6:	2e00      	cmp	r6, #0
 8009be8:	f107 0304 	add.w	r3, r7, #4
 8009bec:	db01      	blt.n	8009bf2 <_svfprintf_r+0x1d2>
 8009bee:	461f      	mov	r7, r3
 8009bf0:	e7e8      	b.n	8009bc4 <_svfprintf_r+0x1a4>
 8009bf2:	4276      	negs	r6, r6
 8009bf4:	9609      	str	r6, [sp, #36]	; 0x24
 8009bf6:	461f      	mov	r7, r3
 8009bf8:	f045 0504 	orr.w	r5, r5, #4
 8009bfc:	e7e2      	b.n	8009bc4 <_svfprintf_r+0x1a4>
 8009bfe:	9e05      	ldr	r6, [sp, #20]
 8009c00:	9b05      	ldr	r3, [sp, #20]
 8009c02:	7836      	ldrb	r6, [r6, #0]
 8009c04:	9602      	str	r6, [sp, #8]
 8009c06:	2e2a      	cmp	r6, #42	; 0x2a
 8009c08:	f103 0301 	add.w	r3, r3, #1
 8009c0c:	d002      	beq.n	8009c14 <_svfprintf_r+0x1f4>
 8009c0e:	f04f 0900 	mov.w	r9, #0
 8009c12:	e00a      	b.n	8009c2a <_svfprintf_r+0x20a>
 8009c14:	f8d7 9000 	ldr.w	r9, [r7]
 8009c18:	9305      	str	r3, [sp, #20]
 8009c1a:	1d3e      	adds	r6, r7, #4
 8009c1c:	f1b9 0f00 	cmp.w	r9, #0
 8009c20:	4637      	mov	r7, r6
 8009c22:	dacf      	bge.n	8009bc4 <_svfprintf_r+0x1a4>
 8009c24:	f04f 39ff 	mov.w	r9, #4294967295
 8009c28:	e7cc      	b.n	8009bc4 <_svfprintf_r+0x1a4>
 8009c2a:	9305      	str	r3, [sp, #20]
 8009c2c:	9b02      	ldr	r3, [sp, #8]
 8009c2e:	3b30      	subs	r3, #48	; 0x30
 8009c30:	2b09      	cmp	r3, #9
 8009c32:	d808      	bhi.n	8009c46 <_svfprintf_r+0x226>
 8009c34:	fb00 3909 	mla	r9, r0, r9, r3
 8009c38:	9b05      	ldr	r3, [sp, #20]
 8009c3a:	461e      	mov	r6, r3
 8009c3c:	f816 3b01 	ldrb.w	r3, [r6], #1
 8009c40:	9302      	str	r3, [sp, #8]
 8009c42:	4633      	mov	r3, r6
 8009c44:	e7f1      	b.n	8009c2a <_svfprintf_r+0x20a>
 8009c46:	ea49 79e9 	orr.w	r9, r9, r9, asr #31
 8009c4a:	e755      	b.n	8009af8 <_svfprintf_r+0xd8>
 8009c4c:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 8009c50:	e7b8      	b.n	8009bc4 <_svfprintf_r+0x1a4>
 8009c52:	2300      	movs	r3, #0
 8009c54:	9309      	str	r3, [sp, #36]	; 0x24
 8009c56:	9b02      	ldr	r3, [sp, #8]
 8009c58:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8009c5a:	3b30      	subs	r3, #48	; 0x30
 8009c5c:	fb00 3306 	mla	r3, r0, r6, r3
 8009c60:	9309      	str	r3, [sp, #36]	; 0x24
 8009c62:	9b05      	ldr	r3, [sp, #20]
 8009c64:	461e      	mov	r6, r3
 8009c66:	f816 3b01 	ldrb.w	r3, [r6], #1
 8009c6a:	9302      	str	r3, [sp, #8]
 8009c6c:	9b02      	ldr	r3, [sp, #8]
 8009c6e:	9605      	str	r6, [sp, #20]
 8009c70:	3b30      	subs	r3, #48	; 0x30
 8009c72:	2b09      	cmp	r3, #9
 8009c74:	d9ef      	bls.n	8009c56 <_svfprintf_r+0x236>
 8009c76:	e73f      	b.n	8009af8 <_svfprintf_r+0xd8>
 8009c78:	f045 0508 	orr.w	r5, r5, #8
 8009c7c:	e7a2      	b.n	8009bc4 <_svfprintf_r+0x1a4>
 8009c7e:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 8009c82:	e79f      	b.n	8009bc4 <_svfprintf_r+0x1a4>
 8009c84:	9b05      	ldr	r3, [sp, #20]
 8009c86:	781b      	ldrb	r3, [r3, #0]
 8009c88:	2b6c      	cmp	r3, #108	; 0x6c
 8009c8a:	d103      	bne.n	8009c94 <_svfprintf_r+0x274>
 8009c8c:	9b05      	ldr	r3, [sp, #20]
 8009c8e:	3301      	adds	r3, #1
 8009c90:	9305      	str	r3, [sp, #20]
 8009c92:	e002      	b.n	8009c9a <_svfprintf_r+0x27a>
 8009c94:	f045 0510 	orr.w	r5, r5, #16
 8009c98:	e794      	b.n	8009bc4 <_svfprintf_r+0x1a4>
 8009c9a:	f045 0520 	orr.w	r5, r5, #32
 8009c9e:	e791      	b.n	8009bc4 <_svfprintf_r+0x1a4>
 8009ca0:	1d3b      	adds	r3, r7, #4
 8009ca2:	9303      	str	r3, [sp, #12]
 8009ca4:	2600      	movs	r6, #0
 8009ca6:	683b      	ldr	r3, [r7, #0]
 8009ca8:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 8009cac:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8009cb0:	e199      	b.n	8009fe6 <_svfprintf_r+0x5c6>
 8009cb2:	b10a      	cbz	r2, 8009cb8 <_svfprintf_r+0x298>
 8009cb4:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8009cb8:	f045 0510 	orr.w	r5, r5, #16
 8009cbc:	06aa      	lsls	r2, r5, #26
 8009cbe:	d511      	bpl.n	8009ce4 <_svfprintf_r+0x2c4>
 8009cc0:	3707      	adds	r7, #7
 8009cc2:	f027 0707 	bic.w	r7, r7, #7
 8009cc6:	f107 0308 	add.w	r3, r7, #8
 8009cca:	9303      	str	r3, [sp, #12]
 8009ccc:	e9d7 6700 	ldrd	r6, r7, [r7]
 8009cd0:	e017      	b.n	8009d02 <_svfprintf_r+0x2e2>
 8009cd2:	bf00      	nop
 8009cd4:	f3af 8000 	nop.w
	...
 8009ce0:	0800c3dc 	.word	0x0800c3dc
 8009ce4:	f015 0f10 	tst.w	r5, #16
 8009ce8:	f107 0304 	add.w	r3, r7, #4
 8009cec:	d002      	beq.n	8009cf4 <_svfprintf_r+0x2d4>
 8009cee:	9303      	str	r3, [sp, #12]
 8009cf0:	683e      	ldr	r6, [r7, #0]
 8009cf2:	e005      	b.n	8009d00 <_svfprintf_r+0x2e0>
 8009cf4:	683e      	ldr	r6, [r7, #0]
 8009cf6:	9303      	str	r3, [sp, #12]
 8009cf8:	f015 0f40 	tst.w	r5, #64	; 0x40
 8009cfc:	bf18      	it	ne
 8009cfe:	b236      	sxthne	r6, r6
 8009d00:	17f7      	asrs	r7, r6, #31
 8009d02:	2e00      	cmp	r6, #0
 8009d04:	f177 0300 	sbcs.w	r3, r7, #0
 8009d08:	f280 80de 	bge.w	8009ec8 <_svfprintf_r+0x4a8>
 8009d0c:	4276      	negs	r6, r6
 8009d0e:	f04f 032d 	mov.w	r3, #45	; 0x2d
 8009d12:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8009d16:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8009d1a:	e0d5      	b.n	8009ec8 <_svfprintf_r+0x4a8>
 8009d1c:	b10a      	cbz	r2, 8009d22 <_svfprintf_r+0x302>
 8009d1e:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8009d22:	3707      	adds	r7, #7
 8009d24:	f027 0707 	bic.w	r7, r7, #7
 8009d28:	f107 0308 	add.w	r3, r7, #8
 8009d2c:	9303      	str	r3, [sp, #12]
 8009d2e:	ed97 7b00 	vldr	d7, [r7]
 8009d32:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009d36:	9b06      	ldr	r3, [sp, #24]
 8009d38:	9312      	str	r3, [sp, #72]	; 0x48
 8009d3a:	9b07      	ldr	r3, [sp, #28]
 8009d3c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009d40:	9313      	str	r3, [sp, #76]	; 0x4c
 8009d42:	f04f 32ff 	mov.w	r2, #4294967295
 8009d46:	4bab      	ldr	r3, [pc, #684]	; (8009ff4 <_svfprintf_r+0x5d4>)
 8009d48:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8009d4c:	f7f6 feea 	bl	8000b24 <__aeabi_dcmpun>
 8009d50:	2800      	cmp	r0, #0
 8009d52:	f040 84f1 	bne.w	800a738 <_svfprintf_r+0xd18>
 8009d56:	f04f 32ff 	mov.w	r2, #4294967295
 8009d5a:	4ba6      	ldr	r3, [pc, #664]	; (8009ff4 <_svfprintf_r+0x5d4>)
 8009d5c:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8009d60:	f7f6 fec2 	bl	8000ae8 <__aeabi_dcmple>
 8009d64:	2800      	cmp	r0, #0
 8009d66:	f040 84e7 	bne.w	800a738 <_svfprintf_r+0xd18>
 8009d6a:	f000 bdfd 	b.w	800a968 <_svfprintf_r+0xf48>
 8009d6e:	b10a      	cbz	r2, 8009d74 <_svfprintf_r+0x354>
 8009d70:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8009d74:	f015 0f20 	tst.w	r5, #32
 8009d78:	f107 0304 	add.w	r3, r7, #4
 8009d7c:	d007      	beq.n	8009d8e <_svfprintf_r+0x36e>
 8009d7e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8009d80:	683a      	ldr	r2, [r7, #0]
 8009d82:	17ce      	asrs	r6, r1, #31
 8009d84:	4608      	mov	r0, r1
 8009d86:	4631      	mov	r1, r6
 8009d88:	e9c2 0100 	strd	r0, r1, [r2]
 8009d8c:	e00b      	b.n	8009da6 <_svfprintf_r+0x386>
 8009d8e:	06e9      	lsls	r1, r5, #27
 8009d90:	d406      	bmi.n	8009da0 <_svfprintf_r+0x380>
 8009d92:	066a      	lsls	r2, r5, #25
 8009d94:	d504      	bpl.n	8009da0 <_svfprintf_r+0x380>
 8009d96:	683a      	ldr	r2, [r7, #0]
 8009d98:	f8bd 1028 	ldrh.w	r1, [sp, #40]	; 0x28
 8009d9c:	8011      	strh	r1, [r2, #0]
 8009d9e:	e002      	b.n	8009da6 <_svfprintf_r+0x386>
 8009da0:	683a      	ldr	r2, [r7, #0]
 8009da2:	990a      	ldr	r1, [sp, #40]	; 0x28
 8009da4:	6011      	str	r1, [r2, #0]
 8009da6:	461f      	mov	r7, r3
 8009da8:	e670      	b.n	8009a8c <_svfprintf_r+0x6c>
 8009daa:	f045 0510 	orr.w	r5, r5, #16
 8009dae:	f015 0320 	ands.w	r3, r5, #32
 8009db2:	d009      	beq.n	8009dc8 <_svfprintf_r+0x3a8>
 8009db4:	3707      	adds	r7, #7
 8009db6:	f027 0707 	bic.w	r7, r7, #7
 8009dba:	f107 0308 	add.w	r3, r7, #8
 8009dbe:	e9d7 6700 	ldrd	r6, r7, [r7]
 8009dc2:	9303      	str	r3, [sp, #12]
 8009dc4:	2300      	movs	r3, #0
 8009dc6:	e07b      	b.n	8009ec0 <_svfprintf_r+0x4a0>
 8009dc8:	1d3a      	adds	r2, r7, #4
 8009dca:	f015 0110 	ands.w	r1, r5, #16
 8009dce:	9203      	str	r2, [sp, #12]
 8009dd0:	d105      	bne.n	8009dde <_svfprintf_r+0x3be>
 8009dd2:	f015 0340 	ands.w	r3, r5, #64	; 0x40
 8009dd6:	d002      	beq.n	8009dde <_svfprintf_r+0x3be>
 8009dd8:	883e      	ldrh	r6, [r7, #0]
 8009dda:	2700      	movs	r7, #0
 8009ddc:	e7f2      	b.n	8009dc4 <_svfprintf_r+0x3a4>
 8009dde:	683e      	ldr	r6, [r7, #0]
 8009de0:	2700      	movs	r7, #0
 8009de2:	e06d      	b.n	8009ec0 <_svfprintf_r+0x4a0>
 8009de4:	1d3b      	adds	r3, r7, #4
 8009de6:	9303      	str	r3, [sp, #12]
 8009de8:	2330      	movs	r3, #48	; 0x30
 8009dea:	2278      	movs	r2, #120	; 0x78
 8009dec:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 8009df0:	4b81      	ldr	r3, [pc, #516]	; (8009ff8 <_svfprintf_r+0x5d8>)
 8009df2:	683e      	ldr	r6, [r7, #0]
 8009df4:	9311      	str	r3, [sp, #68]	; 0x44
 8009df6:	2700      	movs	r7, #0
 8009df8:	f045 0502 	orr.w	r5, r5, #2
 8009dfc:	f88d 2061 	strb.w	r2, [sp, #97]	; 0x61
 8009e00:	2302      	movs	r3, #2
 8009e02:	9202      	str	r2, [sp, #8]
 8009e04:	e05c      	b.n	8009ec0 <_svfprintf_r+0x4a0>
 8009e06:	2600      	movs	r6, #0
 8009e08:	1d3b      	adds	r3, r7, #4
 8009e0a:	45b1      	cmp	r9, r6
 8009e0c:	9303      	str	r3, [sp, #12]
 8009e0e:	f8d7 8000 	ldr.w	r8, [r7]
 8009e12:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8009e16:	db0a      	blt.n	8009e2e <_svfprintf_r+0x40e>
 8009e18:	464a      	mov	r2, r9
 8009e1a:	4631      	mov	r1, r6
 8009e1c:	4640      	mov	r0, r8
 8009e1e:	f7f6 f9d7 	bl	80001d0 <memchr>
 8009e22:	2800      	cmp	r0, #0
 8009e24:	f000 80ea 	beq.w	8009ffc <_svfprintf_r+0x5dc>
 8009e28:	ebc8 0900 	rsb	r9, r8, r0
 8009e2c:	e0e7      	b.n	8009ffe <_svfprintf_r+0x5de>
 8009e2e:	4640      	mov	r0, r8
 8009e30:	f7f6 fa1e 	bl	8000270 <strlen>
 8009e34:	4681      	mov	r9, r0
 8009e36:	e0e2      	b.n	8009ffe <_svfprintf_r+0x5de>
 8009e38:	f045 0510 	orr.w	r5, r5, #16
 8009e3c:	06ae      	lsls	r6, r5, #26
 8009e3e:	d508      	bpl.n	8009e52 <_svfprintf_r+0x432>
 8009e40:	3707      	adds	r7, #7
 8009e42:	f027 0707 	bic.w	r7, r7, #7
 8009e46:	f107 0308 	add.w	r3, r7, #8
 8009e4a:	9303      	str	r3, [sp, #12]
 8009e4c:	e9d7 6700 	ldrd	r6, r7, [r7]
 8009e50:	e00a      	b.n	8009e68 <_svfprintf_r+0x448>
 8009e52:	1d3b      	adds	r3, r7, #4
 8009e54:	f015 0f10 	tst.w	r5, #16
 8009e58:	9303      	str	r3, [sp, #12]
 8009e5a:	d103      	bne.n	8009e64 <_svfprintf_r+0x444>
 8009e5c:	0668      	lsls	r0, r5, #25
 8009e5e:	d501      	bpl.n	8009e64 <_svfprintf_r+0x444>
 8009e60:	883e      	ldrh	r6, [r7, #0]
 8009e62:	e000      	b.n	8009e66 <_svfprintf_r+0x446>
 8009e64:	683e      	ldr	r6, [r7, #0]
 8009e66:	2700      	movs	r7, #0
 8009e68:	2301      	movs	r3, #1
 8009e6a:	e029      	b.n	8009ec0 <_svfprintf_r+0x4a0>
 8009e6c:	b10a      	cbz	r2, 8009e72 <_svfprintf_r+0x452>
 8009e6e:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8009e72:	4b61      	ldr	r3, [pc, #388]	; (8009ff8 <_svfprintf_r+0x5d8>)
 8009e74:	9311      	str	r3, [sp, #68]	; 0x44
 8009e76:	06a9      	lsls	r1, r5, #26
 8009e78:	d508      	bpl.n	8009e8c <_svfprintf_r+0x46c>
 8009e7a:	3707      	adds	r7, #7
 8009e7c:	f027 0707 	bic.w	r7, r7, #7
 8009e80:	f107 0308 	add.w	r3, r7, #8
 8009e84:	9303      	str	r3, [sp, #12]
 8009e86:	e9d7 6700 	ldrd	r6, r7, [r7]
 8009e8a:	e00a      	b.n	8009ea2 <_svfprintf_r+0x482>
 8009e8c:	1d3b      	adds	r3, r7, #4
 8009e8e:	f015 0f10 	tst.w	r5, #16
 8009e92:	9303      	str	r3, [sp, #12]
 8009e94:	d103      	bne.n	8009e9e <_svfprintf_r+0x47e>
 8009e96:	066a      	lsls	r2, r5, #25
 8009e98:	d501      	bpl.n	8009e9e <_svfprintf_r+0x47e>
 8009e9a:	883e      	ldrh	r6, [r7, #0]
 8009e9c:	e000      	b.n	8009ea0 <_svfprintf_r+0x480>
 8009e9e:	683e      	ldr	r6, [r7, #0]
 8009ea0:	2700      	movs	r7, #0
 8009ea2:	07eb      	lsls	r3, r5, #31
 8009ea4:	d50b      	bpl.n	8009ebe <_svfprintf_r+0x49e>
 8009ea6:	ea56 0307 	orrs.w	r3, r6, r7
 8009eaa:	d008      	beq.n	8009ebe <_svfprintf_r+0x49e>
 8009eac:	2330      	movs	r3, #48	; 0x30
 8009eae:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 8009eb2:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8009eb6:	f88d 3061 	strb.w	r3, [sp, #97]	; 0x61
 8009eba:	f045 0502 	orr.w	r5, r5, #2
 8009ebe:	2302      	movs	r3, #2
 8009ec0:	2200      	movs	r2, #0
 8009ec2:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8009ec6:	e000      	b.n	8009eca <_svfprintf_r+0x4aa>
 8009ec8:	2301      	movs	r3, #1
 8009eca:	f1b9 0f00 	cmp.w	r9, #0
 8009ece:	f2c0 855c 	blt.w	800a98a <_svfprintf_r+0xf6a>
 8009ed2:	ea56 0207 	orrs.w	r2, r6, r7
 8009ed6:	f025 0180 	bic.w	r1, r5, #128	; 0x80
 8009eda:	d103      	bne.n	8009ee4 <_svfprintf_r+0x4c4>
 8009edc:	f1b9 0f00 	cmp.w	r9, #0
 8009ee0:	d05f      	beq.n	8009fa2 <_svfprintf_r+0x582>
 8009ee2:	e006      	b.n	8009ef2 <_svfprintf_r+0x4d2>
 8009ee4:	460d      	mov	r5, r1
 8009ee6:	2b01      	cmp	r3, #1
 8009ee8:	d025      	beq.n	8009f36 <_svfprintf_r+0x516>
 8009eea:	2b02      	cmp	r3, #2
 8009eec:	d046      	beq.n	8009f7c <_svfprintf_r+0x55c>
 8009eee:	4629      	mov	r1, r5
 8009ef0:	e007      	b.n	8009f02 <_svfprintf_r+0x4e2>
 8009ef2:	460d      	mov	r5, r1
 8009ef4:	2b01      	cmp	r3, #1
 8009ef6:	d022      	beq.n	8009f3e <_svfprintf_r+0x51e>
 8009ef8:	2b02      	cmp	r3, #2
 8009efa:	d03d      	beq.n	8009f78 <_svfprintf_r+0x558>
 8009efc:	4629      	mov	r1, r5
 8009efe:	2600      	movs	r6, #0
 8009f00:	2700      	movs	r7, #0
 8009f02:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8009f06:	08f2      	lsrs	r2, r6, #3
 8009f08:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 8009f0c:	08f8      	lsrs	r0, r7, #3
 8009f0e:	f006 0307 	and.w	r3, r6, #7
 8009f12:	4607      	mov	r7, r0
 8009f14:	4616      	mov	r6, r2
 8009f16:	3330      	adds	r3, #48	; 0x30
 8009f18:	ea56 0207 	orrs.w	r2, r6, r7
 8009f1c:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8009f20:	d1f1      	bne.n	8009f06 <_svfprintf_r+0x4e6>
 8009f22:	07e8      	lsls	r0, r5, #31
 8009f24:	d548      	bpl.n	8009fb8 <_svfprintf_r+0x598>
 8009f26:	2b30      	cmp	r3, #48	; 0x30
 8009f28:	d046      	beq.n	8009fb8 <_svfprintf_r+0x598>
 8009f2a:	2330      	movs	r3, #48	; 0x30
 8009f2c:	f808 3c01 	strb.w	r3, [r8, #-1]
 8009f30:	f108 38ff 	add.w	r8, r8, #4294967295
 8009f34:	e040      	b.n	8009fb8 <_svfprintf_r+0x598>
 8009f36:	2f00      	cmp	r7, #0
 8009f38:	bf08      	it	eq
 8009f3a:	2e0a      	cmpeq	r6, #10
 8009f3c:	d205      	bcs.n	8009f4a <_svfprintf_r+0x52a>
 8009f3e:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 8009f42:	3630      	adds	r6, #48	; 0x30
 8009f44:	f808 6d41 	strb.w	r6, [r8, #-65]!
 8009f48:	e029      	b.n	8009f9e <_svfprintf_r+0x57e>
 8009f4a:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8009f4e:	4630      	mov	r0, r6
 8009f50:	4639      	mov	r1, r7
 8009f52:	220a      	movs	r2, #10
 8009f54:	2300      	movs	r3, #0
 8009f56:	f7f6 fe23 	bl	8000ba0 <__aeabi_uldivmod>
 8009f5a:	3230      	adds	r2, #48	; 0x30
 8009f5c:	f808 2d01 	strb.w	r2, [r8, #-1]!
 8009f60:	2300      	movs	r3, #0
 8009f62:	4630      	mov	r0, r6
 8009f64:	4639      	mov	r1, r7
 8009f66:	220a      	movs	r2, #10
 8009f68:	f7f6 fe1a 	bl	8000ba0 <__aeabi_uldivmod>
 8009f6c:	4606      	mov	r6, r0
 8009f6e:	460f      	mov	r7, r1
 8009f70:	ea56 0307 	orrs.w	r3, r6, r7
 8009f74:	d1eb      	bne.n	8009f4e <_svfprintf_r+0x52e>
 8009f76:	e012      	b.n	8009f9e <_svfprintf_r+0x57e>
 8009f78:	2600      	movs	r6, #0
 8009f7a:	2700      	movs	r7, #0
 8009f7c:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8009f80:	f006 030f 	and.w	r3, r6, #15
 8009f84:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8009f86:	5cd3      	ldrb	r3, [r2, r3]
 8009f88:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8009f8c:	0933      	lsrs	r3, r6, #4
 8009f8e:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8009f92:	093a      	lsrs	r2, r7, #4
 8009f94:	461e      	mov	r6, r3
 8009f96:	4617      	mov	r7, r2
 8009f98:	ea56 0307 	orrs.w	r3, r6, r7
 8009f9c:	d1f0      	bne.n	8009f80 <_svfprintf_r+0x560>
 8009f9e:	4629      	mov	r1, r5
 8009fa0:	e00a      	b.n	8009fb8 <_svfprintf_r+0x598>
 8009fa2:	b93b      	cbnz	r3, 8009fb4 <_svfprintf_r+0x594>
 8009fa4:	07ea      	lsls	r2, r5, #31
 8009fa6:	d505      	bpl.n	8009fb4 <_svfprintf_r+0x594>
 8009fa8:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 8009fac:	2330      	movs	r3, #48	; 0x30
 8009fae:	f808 3d41 	strb.w	r3, [r8, #-65]!
 8009fb2:	e001      	b.n	8009fb8 <_svfprintf_r+0x598>
 8009fb4:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8009fb8:	464e      	mov	r6, r9
 8009fba:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 8009fbe:	ebc8 0909 	rsb	r9, r8, r9
 8009fc2:	460d      	mov	r5, r1
 8009fc4:	2700      	movs	r7, #0
 8009fc6:	e01b      	b.n	800a000 <_svfprintf_r+0x5e0>
 8009fc8:	b10a      	cbz	r2, 8009fce <_svfprintf_r+0x5ae>
 8009fca:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8009fce:	9b02      	ldr	r3, [sp, #8]
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	f000 83a0 	beq.w	800a716 <_svfprintf_r+0xcf6>
 8009fd6:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8009fda:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 8009fde:	2600      	movs	r6, #0
 8009fe0:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8009fe4:	9703      	str	r7, [sp, #12]
 8009fe6:	f04f 0901 	mov.w	r9, #1
 8009fea:	4637      	mov	r7, r6
 8009fec:	f10d 0888 	add.w	r8, sp, #136	; 0x88
 8009ff0:	e006      	b.n	800a000 <_svfprintf_r+0x5e0>
 8009ff2:	bf00      	nop
 8009ff4:	7fefffff 	.word	0x7fefffff
 8009ff8:	0800c3ed 	.word	0x0800c3ed
 8009ffc:	4606      	mov	r6, r0
 8009ffe:	4637      	mov	r7, r6
 800a000:	454e      	cmp	r6, r9
 800a002:	4633      	mov	r3, r6
 800a004:	bfb8      	it	lt
 800a006:	464b      	movlt	r3, r9
 800a008:	930b      	str	r3, [sp, #44]	; 0x2c
 800a00a:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 800a00e:	b113      	cbz	r3, 800a016 <_svfprintf_r+0x5f6>
 800a010:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a012:	3301      	adds	r3, #1
 800a014:	930b      	str	r3, [sp, #44]	; 0x2c
 800a016:	f015 0302 	ands.w	r3, r5, #2
 800a01a:	9314      	str	r3, [sp, #80]	; 0x50
 800a01c:	bf1e      	ittt	ne
 800a01e:	9b0b      	ldrne	r3, [sp, #44]	; 0x2c
 800a020:	3302      	addne	r3, #2
 800a022:	930b      	strne	r3, [sp, #44]	; 0x2c
 800a024:	f015 0384 	ands.w	r3, r5, #132	; 0x84
 800a028:	9315      	str	r3, [sp, #84]	; 0x54
 800a02a:	d139      	bne.n	800a0a0 <_svfprintf_r+0x680>
 800a02c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a02e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a030:	1a9b      	subs	r3, r3, r2
 800a032:	2b00      	cmp	r3, #0
 800a034:	930c      	str	r3, [sp, #48]	; 0x30
 800a036:	dd33      	ble.n	800a0a0 <_svfprintf_r+0x680>
 800a038:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a03a:	2b10      	cmp	r3, #16
 800a03c:	4ba6      	ldr	r3, [pc, #664]	; (800a2d8 <_svfprintf_r+0x8b8>)
 800a03e:	6023      	str	r3, [r4, #0]
 800a040:	dd18      	ble.n	800a074 <_svfprintf_r+0x654>
 800a042:	2310      	movs	r3, #16
 800a044:	6063      	str	r3, [r4, #4]
 800a046:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a048:	3310      	adds	r3, #16
 800a04a:	9321      	str	r3, [sp, #132]	; 0x84
 800a04c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a04e:	3301      	adds	r3, #1
 800a050:	2b07      	cmp	r3, #7
 800a052:	9320      	str	r3, [sp, #128]	; 0x80
 800a054:	dc01      	bgt.n	800a05a <_svfprintf_r+0x63a>
 800a056:	3408      	adds	r4, #8
 800a058:	e008      	b.n	800a06c <_svfprintf_r+0x64c>
 800a05a:	aa1f      	add	r2, sp, #124	; 0x7c
 800a05c:	4659      	mov	r1, fp
 800a05e:	4650      	mov	r0, sl
 800a060:	f001 fec0 	bl	800bde4 <__ssprint_r>
 800a064:	2800      	cmp	r0, #0
 800a066:	f040 835d 	bne.w	800a724 <_svfprintf_r+0xd04>
 800a06a:	ac2c      	add	r4, sp, #176	; 0xb0
 800a06c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a06e:	3b10      	subs	r3, #16
 800a070:	930c      	str	r3, [sp, #48]	; 0x30
 800a072:	e7e1      	b.n	800a038 <_svfprintf_r+0x618>
 800a074:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a076:	6063      	str	r3, [r4, #4]
 800a078:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a07a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a07c:	4413      	add	r3, r2
 800a07e:	9321      	str	r3, [sp, #132]	; 0x84
 800a080:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a082:	3301      	adds	r3, #1
 800a084:	2b07      	cmp	r3, #7
 800a086:	9320      	str	r3, [sp, #128]	; 0x80
 800a088:	dc01      	bgt.n	800a08e <_svfprintf_r+0x66e>
 800a08a:	3408      	adds	r4, #8
 800a08c:	e008      	b.n	800a0a0 <_svfprintf_r+0x680>
 800a08e:	aa1f      	add	r2, sp, #124	; 0x7c
 800a090:	4659      	mov	r1, fp
 800a092:	4650      	mov	r0, sl
 800a094:	f001 fea6 	bl	800bde4 <__ssprint_r>
 800a098:	2800      	cmp	r0, #0
 800a09a:	f040 8343 	bne.w	800a724 <_svfprintf_r+0xd04>
 800a09e:	ac2c      	add	r4, sp, #176	; 0xb0
 800a0a0:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 800a0a4:	b1bb      	cbz	r3, 800a0d6 <_svfprintf_r+0x6b6>
 800a0a6:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
 800a0aa:	6023      	str	r3, [r4, #0]
 800a0ac:	2301      	movs	r3, #1
 800a0ae:	6063      	str	r3, [r4, #4]
 800a0b0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a0b2:	3301      	adds	r3, #1
 800a0b4:	9321      	str	r3, [sp, #132]	; 0x84
 800a0b6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a0b8:	3301      	adds	r3, #1
 800a0ba:	2b07      	cmp	r3, #7
 800a0bc:	9320      	str	r3, [sp, #128]	; 0x80
 800a0be:	dc01      	bgt.n	800a0c4 <_svfprintf_r+0x6a4>
 800a0c0:	3408      	adds	r4, #8
 800a0c2:	e008      	b.n	800a0d6 <_svfprintf_r+0x6b6>
 800a0c4:	aa1f      	add	r2, sp, #124	; 0x7c
 800a0c6:	4659      	mov	r1, fp
 800a0c8:	4650      	mov	r0, sl
 800a0ca:	f001 fe8b 	bl	800bde4 <__ssprint_r>
 800a0ce:	2800      	cmp	r0, #0
 800a0d0:	f040 8328 	bne.w	800a724 <_svfprintf_r+0xd04>
 800a0d4:	ac2c      	add	r4, sp, #176	; 0xb0
 800a0d6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a0d8:	b1b3      	cbz	r3, 800a108 <_svfprintf_r+0x6e8>
 800a0da:	ab18      	add	r3, sp, #96	; 0x60
 800a0dc:	6023      	str	r3, [r4, #0]
 800a0de:	2302      	movs	r3, #2
 800a0e0:	6063      	str	r3, [r4, #4]
 800a0e2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a0e4:	3302      	adds	r3, #2
 800a0e6:	9321      	str	r3, [sp, #132]	; 0x84
 800a0e8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a0ea:	3301      	adds	r3, #1
 800a0ec:	2b07      	cmp	r3, #7
 800a0ee:	9320      	str	r3, [sp, #128]	; 0x80
 800a0f0:	dc01      	bgt.n	800a0f6 <_svfprintf_r+0x6d6>
 800a0f2:	3408      	adds	r4, #8
 800a0f4:	e008      	b.n	800a108 <_svfprintf_r+0x6e8>
 800a0f6:	aa1f      	add	r2, sp, #124	; 0x7c
 800a0f8:	4659      	mov	r1, fp
 800a0fa:	4650      	mov	r0, sl
 800a0fc:	f001 fe72 	bl	800bde4 <__ssprint_r>
 800a100:	2800      	cmp	r0, #0
 800a102:	f040 830f 	bne.w	800a724 <_svfprintf_r+0xd04>
 800a106:	ac2c      	add	r4, sp, #176	; 0xb0
 800a108:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a10a:	2b80      	cmp	r3, #128	; 0x80
 800a10c:	d135      	bne.n	800a17a <_svfprintf_r+0x75a>
 800a10e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a110:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a112:	1a9b      	subs	r3, r3, r2
 800a114:	2b00      	cmp	r3, #0
 800a116:	dd30      	ble.n	800a17a <_svfprintf_r+0x75a>
 800a118:	4a70      	ldr	r2, [pc, #448]	; (800a2dc <_svfprintf_r+0x8bc>)
 800a11a:	6022      	str	r2, [r4, #0]
 800a11c:	2b10      	cmp	r3, #16
 800a11e:	dd18      	ble.n	800a152 <_svfprintf_r+0x732>
 800a120:	2210      	movs	r2, #16
 800a122:	6062      	str	r2, [r4, #4]
 800a124:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a126:	3210      	adds	r2, #16
 800a128:	9221      	str	r2, [sp, #132]	; 0x84
 800a12a:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800a12c:	3201      	adds	r2, #1
 800a12e:	2a07      	cmp	r2, #7
 800a130:	9220      	str	r2, [sp, #128]	; 0x80
 800a132:	dc01      	bgt.n	800a138 <_svfprintf_r+0x718>
 800a134:	3408      	adds	r4, #8
 800a136:	e00a      	b.n	800a14e <_svfprintf_r+0x72e>
 800a138:	aa1f      	add	r2, sp, #124	; 0x7c
 800a13a:	4659      	mov	r1, fp
 800a13c:	4650      	mov	r0, sl
 800a13e:	930c      	str	r3, [sp, #48]	; 0x30
 800a140:	f001 fe50 	bl	800bde4 <__ssprint_r>
 800a144:	2800      	cmp	r0, #0
 800a146:	f040 82ed 	bne.w	800a724 <_svfprintf_r+0xd04>
 800a14a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a14c:	ac2c      	add	r4, sp, #176	; 0xb0
 800a14e:	3b10      	subs	r3, #16
 800a150:	e7e2      	b.n	800a118 <_svfprintf_r+0x6f8>
 800a152:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a154:	6063      	str	r3, [r4, #4]
 800a156:	4413      	add	r3, r2
 800a158:	9321      	str	r3, [sp, #132]	; 0x84
 800a15a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a15c:	3301      	adds	r3, #1
 800a15e:	2b07      	cmp	r3, #7
 800a160:	9320      	str	r3, [sp, #128]	; 0x80
 800a162:	dc01      	bgt.n	800a168 <_svfprintf_r+0x748>
 800a164:	3408      	adds	r4, #8
 800a166:	e008      	b.n	800a17a <_svfprintf_r+0x75a>
 800a168:	aa1f      	add	r2, sp, #124	; 0x7c
 800a16a:	4659      	mov	r1, fp
 800a16c:	4650      	mov	r0, sl
 800a16e:	f001 fe39 	bl	800bde4 <__ssprint_r>
 800a172:	2800      	cmp	r0, #0
 800a174:	f040 82d6 	bne.w	800a724 <_svfprintf_r+0xd04>
 800a178:	ac2c      	add	r4, sp, #176	; 0xb0
 800a17a:	ebc9 0606 	rsb	r6, r9, r6
 800a17e:	2e00      	cmp	r6, #0
 800a180:	dd2e      	ble.n	800a1e0 <_svfprintf_r+0x7c0>
 800a182:	4b56      	ldr	r3, [pc, #344]	; (800a2dc <_svfprintf_r+0x8bc>)
 800a184:	6023      	str	r3, [r4, #0]
 800a186:	2e10      	cmp	r6, #16
 800a188:	dd16      	ble.n	800a1b8 <_svfprintf_r+0x798>
 800a18a:	2310      	movs	r3, #16
 800a18c:	6063      	str	r3, [r4, #4]
 800a18e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a190:	3310      	adds	r3, #16
 800a192:	9321      	str	r3, [sp, #132]	; 0x84
 800a194:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a196:	3301      	adds	r3, #1
 800a198:	2b07      	cmp	r3, #7
 800a19a:	9320      	str	r3, [sp, #128]	; 0x80
 800a19c:	dc01      	bgt.n	800a1a2 <_svfprintf_r+0x782>
 800a19e:	3408      	adds	r4, #8
 800a1a0:	e008      	b.n	800a1b4 <_svfprintf_r+0x794>
 800a1a2:	aa1f      	add	r2, sp, #124	; 0x7c
 800a1a4:	4659      	mov	r1, fp
 800a1a6:	4650      	mov	r0, sl
 800a1a8:	f001 fe1c 	bl	800bde4 <__ssprint_r>
 800a1ac:	2800      	cmp	r0, #0
 800a1ae:	f040 82b9 	bne.w	800a724 <_svfprintf_r+0xd04>
 800a1b2:	ac2c      	add	r4, sp, #176	; 0xb0
 800a1b4:	3e10      	subs	r6, #16
 800a1b6:	e7e4      	b.n	800a182 <_svfprintf_r+0x762>
 800a1b8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a1ba:	9821      	ldr	r0, [sp, #132]	; 0x84
 800a1bc:	6066      	str	r6, [r4, #4]
 800a1be:	3301      	adds	r3, #1
 800a1c0:	4406      	add	r6, r0
 800a1c2:	2b07      	cmp	r3, #7
 800a1c4:	9621      	str	r6, [sp, #132]	; 0x84
 800a1c6:	9320      	str	r3, [sp, #128]	; 0x80
 800a1c8:	dc01      	bgt.n	800a1ce <_svfprintf_r+0x7ae>
 800a1ca:	3408      	adds	r4, #8
 800a1cc:	e008      	b.n	800a1e0 <_svfprintf_r+0x7c0>
 800a1ce:	aa1f      	add	r2, sp, #124	; 0x7c
 800a1d0:	4659      	mov	r1, fp
 800a1d2:	4650      	mov	r0, sl
 800a1d4:	f001 fe06 	bl	800bde4 <__ssprint_r>
 800a1d8:	2800      	cmp	r0, #0
 800a1da:	f040 82a3 	bne.w	800a724 <_svfprintf_r+0xd04>
 800a1de:	ac2c      	add	r4, sp, #176	; 0xb0
 800a1e0:	05eb      	lsls	r3, r5, #23
 800a1e2:	d414      	bmi.n	800a20e <_svfprintf_r+0x7ee>
 800a1e4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a1e6:	e884 0300 	stmia.w	r4, {r8, r9}
 800a1ea:	444b      	add	r3, r9
 800a1ec:	9321      	str	r3, [sp, #132]	; 0x84
 800a1ee:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a1f0:	3301      	adds	r3, #1
 800a1f2:	2b07      	cmp	r3, #7
 800a1f4:	9320      	str	r3, [sp, #128]	; 0x80
 800a1f6:	f340 8244 	ble.w	800a682 <_svfprintf_r+0xc62>
 800a1fa:	aa1f      	add	r2, sp, #124	; 0x7c
 800a1fc:	4659      	mov	r1, fp
 800a1fe:	4650      	mov	r0, sl
 800a200:	f001 fdf0 	bl	800bde4 <__ssprint_r>
 800a204:	2800      	cmp	r0, #0
 800a206:	f040 828d 	bne.w	800a724 <_svfprintf_r+0xd04>
 800a20a:	ac2c      	add	r4, sp, #176	; 0xb0
 800a20c:	e23a      	b.n	800a684 <_svfprintf_r+0xc64>
 800a20e:	9b02      	ldr	r3, [sp, #8]
 800a210:	2b65      	cmp	r3, #101	; 0x65
 800a212:	f340 81ad 	ble.w	800a570 <_svfprintf_r+0xb50>
 800a216:	2200      	movs	r2, #0
 800a218:	2300      	movs	r3, #0
 800a21a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a21e:	f7f6 fc4f 	bl	8000ac0 <__aeabi_dcmpeq>
 800a222:	2800      	cmp	r0, #0
 800a224:	d05e      	beq.n	800a2e4 <_svfprintf_r+0x8c4>
 800a226:	4b2e      	ldr	r3, [pc, #184]	; (800a2e0 <_svfprintf_r+0x8c0>)
 800a228:	6023      	str	r3, [r4, #0]
 800a22a:	2301      	movs	r3, #1
 800a22c:	6063      	str	r3, [r4, #4]
 800a22e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a230:	3301      	adds	r3, #1
 800a232:	9321      	str	r3, [sp, #132]	; 0x84
 800a234:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a236:	3301      	adds	r3, #1
 800a238:	2b07      	cmp	r3, #7
 800a23a:	9320      	str	r3, [sp, #128]	; 0x80
 800a23c:	dc01      	bgt.n	800a242 <_svfprintf_r+0x822>
 800a23e:	3408      	adds	r4, #8
 800a240:	e008      	b.n	800a254 <_svfprintf_r+0x834>
 800a242:	aa1f      	add	r2, sp, #124	; 0x7c
 800a244:	4659      	mov	r1, fp
 800a246:	4650      	mov	r0, sl
 800a248:	f001 fdcc 	bl	800bde4 <__ssprint_r>
 800a24c:	2800      	cmp	r0, #0
 800a24e:	f040 8269 	bne.w	800a724 <_svfprintf_r+0xd04>
 800a252:	ac2c      	add	r4, sp, #176	; 0xb0
 800a254:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a256:	9a04      	ldr	r2, [sp, #16]
 800a258:	4293      	cmp	r3, r2
 800a25a:	db02      	blt.n	800a262 <_svfprintf_r+0x842>
 800a25c:	07ee      	lsls	r6, r5, #31
 800a25e:	f140 8211 	bpl.w	800a684 <_svfprintf_r+0xc64>
 800a262:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a264:	6023      	str	r3, [r4, #0]
 800a266:	9b08      	ldr	r3, [sp, #32]
 800a268:	6063      	str	r3, [r4, #4]
 800a26a:	9a08      	ldr	r2, [sp, #32]
 800a26c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a26e:	4413      	add	r3, r2
 800a270:	9321      	str	r3, [sp, #132]	; 0x84
 800a272:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a274:	3301      	adds	r3, #1
 800a276:	2b07      	cmp	r3, #7
 800a278:	9320      	str	r3, [sp, #128]	; 0x80
 800a27a:	dc01      	bgt.n	800a280 <_svfprintf_r+0x860>
 800a27c:	3408      	adds	r4, #8
 800a27e:	e008      	b.n	800a292 <_svfprintf_r+0x872>
 800a280:	aa1f      	add	r2, sp, #124	; 0x7c
 800a282:	4659      	mov	r1, fp
 800a284:	4650      	mov	r0, sl
 800a286:	f001 fdad 	bl	800bde4 <__ssprint_r>
 800a28a:	2800      	cmp	r0, #0
 800a28c:	f040 824a 	bne.w	800a724 <_svfprintf_r+0xd04>
 800a290:	ac2c      	add	r4, sp, #176	; 0xb0
 800a292:	9b04      	ldr	r3, [sp, #16]
 800a294:	1e5e      	subs	r6, r3, #1
 800a296:	2e00      	cmp	r6, #0
 800a298:	f340 81f4 	ble.w	800a684 <_svfprintf_r+0xc64>
 800a29c:	4f0f      	ldr	r7, [pc, #60]	; (800a2dc <_svfprintf_r+0x8bc>)
 800a29e:	f04f 0810 	mov.w	r8, #16
 800a2a2:	2e10      	cmp	r6, #16
 800a2a4:	f340 8159 	ble.w	800a55a <_svfprintf_r+0xb3a>
 800a2a8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a2aa:	3310      	adds	r3, #16
 800a2ac:	9321      	str	r3, [sp, #132]	; 0x84
 800a2ae:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a2b0:	3301      	adds	r3, #1
 800a2b2:	2b07      	cmp	r3, #7
 800a2b4:	e884 0180 	stmia.w	r4, {r7, r8}
 800a2b8:	9320      	str	r3, [sp, #128]	; 0x80
 800a2ba:	dc01      	bgt.n	800a2c0 <_svfprintf_r+0x8a0>
 800a2bc:	3408      	adds	r4, #8
 800a2be:	e008      	b.n	800a2d2 <_svfprintf_r+0x8b2>
 800a2c0:	aa1f      	add	r2, sp, #124	; 0x7c
 800a2c2:	4659      	mov	r1, fp
 800a2c4:	4650      	mov	r0, sl
 800a2c6:	f001 fd8d 	bl	800bde4 <__ssprint_r>
 800a2ca:	2800      	cmp	r0, #0
 800a2cc:	f040 822a 	bne.w	800a724 <_svfprintf_r+0xd04>
 800a2d0:	ac2c      	add	r4, sp, #176	; 0xb0
 800a2d2:	3e10      	subs	r6, #16
 800a2d4:	e7e5      	b.n	800a2a2 <_svfprintf_r+0x882>
 800a2d6:	bf00      	nop
 800a2d8:	0800c400 	.word	0x0800c400
 800a2dc:	0800c3bc 	.word	0x0800c3bc
 800a2e0:	0800c3fe 	.word	0x0800c3fe
 800a2e4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a2e6:	2b00      	cmp	r3, #0
 800a2e8:	dc7c      	bgt.n	800a3e4 <_svfprintf_r+0x9c4>
 800a2ea:	4b9f      	ldr	r3, [pc, #636]	; (800a568 <_svfprintf_r+0xb48>)
 800a2ec:	6023      	str	r3, [r4, #0]
 800a2ee:	2301      	movs	r3, #1
 800a2f0:	6063      	str	r3, [r4, #4]
 800a2f2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a2f4:	3301      	adds	r3, #1
 800a2f6:	9321      	str	r3, [sp, #132]	; 0x84
 800a2f8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a2fa:	3301      	adds	r3, #1
 800a2fc:	2b07      	cmp	r3, #7
 800a2fe:	9320      	str	r3, [sp, #128]	; 0x80
 800a300:	dc01      	bgt.n	800a306 <_svfprintf_r+0x8e6>
 800a302:	3408      	adds	r4, #8
 800a304:	e008      	b.n	800a318 <_svfprintf_r+0x8f8>
 800a306:	aa1f      	add	r2, sp, #124	; 0x7c
 800a308:	4659      	mov	r1, fp
 800a30a:	4650      	mov	r0, sl
 800a30c:	f001 fd6a 	bl	800bde4 <__ssprint_r>
 800a310:	2800      	cmp	r0, #0
 800a312:	f040 8207 	bne.w	800a724 <_svfprintf_r+0xd04>
 800a316:	ac2c      	add	r4, sp, #176	; 0xb0
 800a318:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a31a:	b923      	cbnz	r3, 800a326 <_svfprintf_r+0x906>
 800a31c:	9b04      	ldr	r3, [sp, #16]
 800a31e:	b913      	cbnz	r3, 800a326 <_svfprintf_r+0x906>
 800a320:	07e8      	lsls	r0, r5, #31
 800a322:	f140 81af 	bpl.w	800a684 <_svfprintf_r+0xc64>
 800a326:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a328:	6023      	str	r3, [r4, #0]
 800a32a:	9b08      	ldr	r3, [sp, #32]
 800a32c:	6063      	str	r3, [r4, #4]
 800a32e:	9a08      	ldr	r2, [sp, #32]
 800a330:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a332:	4413      	add	r3, r2
 800a334:	9321      	str	r3, [sp, #132]	; 0x84
 800a336:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a338:	3301      	adds	r3, #1
 800a33a:	2b07      	cmp	r3, #7
 800a33c:	9320      	str	r3, [sp, #128]	; 0x80
 800a33e:	dc02      	bgt.n	800a346 <_svfprintf_r+0x926>
 800a340:	f104 0308 	add.w	r3, r4, #8
 800a344:	e008      	b.n	800a358 <_svfprintf_r+0x938>
 800a346:	aa1f      	add	r2, sp, #124	; 0x7c
 800a348:	4659      	mov	r1, fp
 800a34a:	4650      	mov	r0, sl
 800a34c:	f001 fd4a 	bl	800bde4 <__ssprint_r>
 800a350:	2800      	cmp	r0, #0
 800a352:	f040 81e7 	bne.w	800a724 <_svfprintf_r+0xd04>
 800a356:	ab2c      	add	r3, sp, #176	; 0xb0
 800a358:	9e19      	ldr	r6, [sp, #100]	; 0x64
 800a35a:	4276      	negs	r6, r6
 800a35c:	2e00      	cmp	r6, #0
 800a35e:	dd30      	ble.n	800a3c2 <_svfprintf_r+0x9a2>
 800a360:	4f82      	ldr	r7, [pc, #520]	; (800a56c <_svfprintf_r+0xb4c>)
 800a362:	2410      	movs	r4, #16
 800a364:	2e10      	cmp	r6, #16
 800a366:	dd16      	ble.n	800a396 <_svfprintf_r+0x976>
 800a368:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a36a:	601f      	str	r7, [r3, #0]
 800a36c:	3210      	adds	r2, #16
 800a36e:	9221      	str	r2, [sp, #132]	; 0x84
 800a370:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800a372:	605c      	str	r4, [r3, #4]
 800a374:	3201      	adds	r2, #1
 800a376:	2a07      	cmp	r2, #7
 800a378:	9220      	str	r2, [sp, #128]	; 0x80
 800a37a:	dc01      	bgt.n	800a380 <_svfprintf_r+0x960>
 800a37c:	3308      	adds	r3, #8
 800a37e:	e008      	b.n	800a392 <_svfprintf_r+0x972>
 800a380:	aa1f      	add	r2, sp, #124	; 0x7c
 800a382:	4659      	mov	r1, fp
 800a384:	4650      	mov	r0, sl
 800a386:	f001 fd2d 	bl	800bde4 <__ssprint_r>
 800a38a:	2800      	cmp	r0, #0
 800a38c:	f040 81ca 	bne.w	800a724 <_svfprintf_r+0xd04>
 800a390:	ab2c      	add	r3, sp, #176	; 0xb0
 800a392:	3e10      	subs	r6, #16
 800a394:	e7e6      	b.n	800a364 <_svfprintf_r+0x944>
 800a396:	4a75      	ldr	r2, [pc, #468]	; (800a56c <_svfprintf_r+0xb4c>)
 800a398:	e883 0044 	stmia.w	r3, {r2, r6}
 800a39c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a39e:	4416      	add	r6, r2
 800a3a0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800a3a2:	9621      	str	r6, [sp, #132]	; 0x84
 800a3a4:	3201      	adds	r2, #1
 800a3a6:	2a07      	cmp	r2, #7
 800a3a8:	9220      	str	r2, [sp, #128]	; 0x80
 800a3aa:	dc01      	bgt.n	800a3b0 <_svfprintf_r+0x990>
 800a3ac:	3308      	adds	r3, #8
 800a3ae:	e008      	b.n	800a3c2 <_svfprintf_r+0x9a2>
 800a3b0:	aa1f      	add	r2, sp, #124	; 0x7c
 800a3b2:	4659      	mov	r1, fp
 800a3b4:	4650      	mov	r0, sl
 800a3b6:	f001 fd15 	bl	800bde4 <__ssprint_r>
 800a3ba:	2800      	cmp	r0, #0
 800a3bc:	f040 81b2 	bne.w	800a724 <_svfprintf_r+0xd04>
 800a3c0:	ab2c      	add	r3, sp, #176	; 0xb0
 800a3c2:	9a04      	ldr	r2, [sp, #16]
 800a3c4:	605a      	str	r2, [r3, #4]
 800a3c6:	9904      	ldr	r1, [sp, #16]
 800a3c8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a3ca:	f8c3 8000 	str.w	r8, [r3]
 800a3ce:	440a      	add	r2, r1
 800a3d0:	9221      	str	r2, [sp, #132]	; 0x84
 800a3d2:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800a3d4:	3201      	adds	r2, #1
 800a3d6:	2a07      	cmp	r2, #7
 800a3d8:	9220      	str	r2, [sp, #128]	; 0x80
 800a3da:	f73f af0e 	bgt.w	800a1fa <_svfprintf_r+0x7da>
 800a3de:	f103 0408 	add.w	r4, r3, #8
 800a3e2:	e14f      	b.n	800a684 <_svfprintf_r+0xc64>
 800a3e4:	9b04      	ldr	r3, [sp, #16]
 800a3e6:	42bb      	cmp	r3, r7
 800a3e8:	bfa8      	it	ge
 800a3ea:	463b      	movge	r3, r7
 800a3ec:	2b00      	cmp	r3, #0
 800a3ee:	461e      	mov	r6, r3
 800a3f0:	dd15      	ble.n	800a41e <_svfprintf_r+0x9fe>
 800a3f2:	6063      	str	r3, [r4, #4]
 800a3f4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a3f6:	f8c4 8000 	str.w	r8, [r4]
 800a3fa:	4433      	add	r3, r6
 800a3fc:	9321      	str	r3, [sp, #132]	; 0x84
 800a3fe:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a400:	3301      	adds	r3, #1
 800a402:	2b07      	cmp	r3, #7
 800a404:	9320      	str	r3, [sp, #128]	; 0x80
 800a406:	dc01      	bgt.n	800a40c <_svfprintf_r+0x9ec>
 800a408:	3408      	adds	r4, #8
 800a40a:	e008      	b.n	800a41e <_svfprintf_r+0x9fe>
 800a40c:	aa1f      	add	r2, sp, #124	; 0x7c
 800a40e:	4659      	mov	r1, fp
 800a410:	4650      	mov	r0, sl
 800a412:	f001 fce7 	bl	800bde4 <__ssprint_r>
 800a416:	2800      	cmp	r0, #0
 800a418:	f040 8184 	bne.w	800a724 <_svfprintf_r+0xd04>
 800a41c:	ac2c      	add	r4, sp, #176	; 0xb0
 800a41e:	2e00      	cmp	r6, #0
 800a420:	bfac      	ite	ge
 800a422:	1bbe      	subge	r6, r7, r6
 800a424:	463e      	movlt	r6, r7
 800a426:	2e00      	cmp	r6, #0
 800a428:	dd30      	ble.n	800a48c <_svfprintf_r+0xa6c>
 800a42a:	f04f 0910 	mov.w	r9, #16
 800a42e:	4b4f      	ldr	r3, [pc, #316]	; (800a56c <_svfprintf_r+0xb4c>)
 800a430:	6023      	str	r3, [r4, #0]
 800a432:	2e10      	cmp	r6, #16
 800a434:	dd16      	ble.n	800a464 <_svfprintf_r+0xa44>
 800a436:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a438:	f8c4 9004 	str.w	r9, [r4, #4]
 800a43c:	3310      	adds	r3, #16
 800a43e:	9321      	str	r3, [sp, #132]	; 0x84
 800a440:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a442:	3301      	adds	r3, #1
 800a444:	2b07      	cmp	r3, #7
 800a446:	9320      	str	r3, [sp, #128]	; 0x80
 800a448:	dc01      	bgt.n	800a44e <_svfprintf_r+0xa2e>
 800a44a:	3408      	adds	r4, #8
 800a44c:	e008      	b.n	800a460 <_svfprintf_r+0xa40>
 800a44e:	aa1f      	add	r2, sp, #124	; 0x7c
 800a450:	4659      	mov	r1, fp
 800a452:	4650      	mov	r0, sl
 800a454:	f001 fcc6 	bl	800bde4 <__ssprint_r>
 800a458:	2800      	cmp	r0, #0
 800a45a:	f040 8163 	bne.w	800a724 <_svfprintf_r+0xd04>
 800a45e:	ac2c      	add	r4, sp, #176	; 0xb0
 800a460:	3e10      	subs	r6, #16
 800a462:	e7e4      	b.n	800a42e <_svfprintf_r+0xa0e>
 800a464:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a466:	6066      	str	r6, [r4, #4]
 800a468:	441e      	add	r6, r3
 800a46a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a46c:	9621      	str	r6, [sp, #132]	; 0x84
 800a46e:	3301      	adds	r3, #1
 800a470:	2b07      	cmp	r3, #7
 800a472:	9320      	str	r3, [sp, #128]	; 0x80
 800a474:	dc01      	bgt.n	800a47a <_svfprintf_r+0xa5a>
 800a476:	3408      	adds	r4, #8
 800a478:	e008      	b.n	800a48c <_svfprintf_r+0xa6c>
 800a47a:	aa1f      	add	r2, sp, #124	; 0x7c
 800a47c:	4659      	mov	r1, fp
 800a47e:	4650      	mov	r0, sl
 800a480:	f001 fcb0 	bl	800bde4 <__ssprint_r>
 800a484:	2800      	cmp	r0, #0
 800a486:	f040 814d 	bne.w	800a724 <_svfprintf_r+0xd04>
 800a48a:	ac2c      	add	r4, sp, #176	; 0xb0
 800a48c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a48e:	9a04      	ldr	r2, [sp, #16]
 800a490:	4293      	cmp	r3, r2
 800a492:	4447      	add	r7, r8
 800a494:	db01      	blt.n	800a49a <_svfprintf_r+0xa7a>
 800a496:	07e9      	lsls	r1, r5, #31
 800a498:	d517      	bpl.n	800a4ca <_svfprintf_r+0xaaa>
 800a49a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a49c:	6023      	str	r3, [r4, #0]
 800a49e:	9b08      	ldr	r3, [sp, #32]
 800a4a0:	6063      	str	r3, [r4, #4]
 800a4a2:	9a08      	ldr	r2, [sp, #32]
 800a4a4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a4a6:	4413      	add	r3, r2
 800a4a8:	9321      	str	r3, [sp, #132]	; 0x84
 800a4aa:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a4ac:	3301      	adds	r3, #1
 800a4ae:	2b07      	cmp	r3, #7
 800a4b0:	9320      	str	r3, [sp, #128]	; 0x80
 800a4b2:	dc01      	bgt.n	800a4b8 <_svfprintf_r+0xa98>
 800a4b4:	3408      	adds	r4, #8
 800a4b6:	e008      	b.n	800a4ca <_svfprintf_r+0xaaa>
 800a4b8:	aa1f      	add	r2, sp, #124	; 0x7c
 800a4ba:	4659      	mov	r1, fp
 800a4bc:	4650      	mov	r0, sl
 800a4be:	f001 fc91 	bl	800bde4 <__ssprint_r>
 800a4c2:	2800      	cmp	r0, #0
 800a4c4:	f040 812e 	bne.w	800a724 <_svfprintf_r+0xd04>
 800a4c8:	ac2c      	add	r4, sp, #176	; 0xb0
 800a4ca:	9b04      	ldr	r3, [sp, #16]
 800a4cc:	9a04      	ldr	r2, [sp, #16]
 800a4ce:	eb08 0603 	add.w	r6, r8, r3
 800a4d2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a4d4:	1bf6      	subs	r6, r6, r7
 800a4d6:	1ad3      	subs	r3, r2, r3
 800a4d8:	429e      	cmp	r6, r3
 800a4da:	bfa8      	it	ge
 800a4dc:	461e      	movge	r6, r3
 800a4de:	2e00      	cmp	r6, #0
 800a4e0:	dd14      	ble.n	800a50c <_svfprintf_r+0xaec>
 800a4e2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a4e4:	6027      	str	r7, [r4, #0]
 800a4e6:	4433      	add	r3, r6
 800a4e8:	9321      	str	r3, [sp, #132]	; 0x84
 800a4ea:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a4ec:	6066      	str	r6, [r4, #4]
 800a4ee:	3301      	adds	r3, #1
 800a4f0:	2b07      	cmp	r3, #7
 800a4f2:	9320      	str	r3, [sp, #128]	; 0x80
 800a4f4:	dc01      	bgt.n	800a4fa <_svfprintf_r+0xada>
 800a4f6:	3408      	adds	r4, #8
 800a4f8:	e008      	b.n	800a50c <_svfprintf_r+0xaec>
 800a4fa:	aa1f      	add	r2, sp, #124	; 0x7c
 800a4fc:	4659      	mov	r1, fp
 800a4fe:	4650      	mov	r0, sl
 800a500:	f001 fc70 	bl	800bde4 <__ssprint_r>
 800a504:	2800      	cmp	r0, #0
 800a506:	f040 810d 	bne.w	800a724 <_svfprintf_r+0xd04>
 800a50a:	ac2c      	add	r4, sp, #176	; 0xb0
 800a50c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a50e:	9a04      	ldr	r2, [sp, #16]
 800a510:	2e00      	cmp	r6, #0
 800a512:	eba2 0303 	sub.w	r3, r2, r3
 800a516:	bfac      	ite	ge
 800a518:	1b9e      	subge	r6, r3, r6
 800a51a:	461e      	movlt	r6, r3
 800a51c:	2e00      	cmp	r6, #0
 800a51e:	f340 80b1 	ble.w	800a684 <_svfprintf_r+0xc64>
 800a522:	4f12      	ldr	r7, [pc, #72]	; (800a56c <_svfprintf_r+0xb4c>)
 800a524:	f04f 0810 	mov.w	r8, #16
 800a528:	2e10      	cmp	r6, #16
 800a52a:	dd16      	ble.n	800a55a <_svfprintf_r+0xb3a>
 800a52c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a52e:	3310      	adds	r3, #16
 800a530:	9321      	str	r3, [sp, #132]	; 0x84
 800a532:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a534:	3301      	adds	r3, #1
 800a536:	2b07      	cmp	r3, #7
 800a538:	e884 0180 	stmia.w	r4, {r7, r8}
 800a53c:	9320      	str	r3, [sp, #128]	; 0x80
 800a53e:	dc01      	bgt.n	800a544 <_svfprintf_r+0xb24>
 800a540:	3408      	adds	r4, #8
 800a542:	e008      	b.n	800a556 <_svfprintf_r+0xb36>
 800a544:	aa1f      	add	r2, sp, #124	; 0x7c
 800a546:	4659      	mov	r1, fp
 800a548:	4650      	mov	r0, sl
 800a54a:	f001 fc4b 	bl	800bde4 <__ssprint_r>
 800a54e:	2800      	cmp	r0, #0
 800a550:	f040 80e8 	bne.w	800a724 <_svfprintf_r+0xd04>
 800a554:	ac2c      	add	r4, sp, #176	; 0xb0
 800a556:	3e10      	subs	r6, #16
 800a558:	e7e6      	b.n	800a528 <_svfprintf_r+0xb08>
 800a55a:	4b04      	ldr	r3, [pc, #16]	; (800a56c <_svfprintf_r+0xb4c>)
 800a55c:	e884 0048 	stmia.w	r4, {r3, r6}
 800a560:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a562:	441e      	add	r6, r3
 800a564:	9621      	str	r6, [sp, #132]	; 0x84
 800a566:	e642      	b.n	800a1ee <_svfprintf_r+0x7ce>
 800a568:	0800c3fe 	.word	0x0800c3fe
 800a56c:	0800c3bc 	.word	0x0800c3bc
 800a570:	9b04      	ldr	r3, [sp, #16]
 800a572:	2b01      	cmp	r3, #1
 800a574:	dc01      	bgt.n	800a57a <_svfprintf_r+0xb5a>
 800a576:	07ea      	lsls	r2, r5, #31
 800a578:	d573      	bpl.n	800a662 <_svfprintf_r+0xc42>
 800a57a:	2301      	movs	r3, #1
 800a57c:	6063      	str	r3, [r4, #4]
 800a57e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a580:	f8c4 8000 	str.w	r8, [r4]
 800a584:	3301      	adds	r3, #1
 800a586:	9321      	str	r3, [sp, #132]	; 0x84
 800a588:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a58a:	3301      	adds	r3, #1
 800a58c:	2b07      	cmp	r3, #7
 800a58e:	9320      	str	r3, [sp, #128]	; 0x80
 800a590:	dc01      	bgt.n	800a596 <_svfprintf_r+0xb76>
 800a592:	3408      	adds	r4, #8
 800a594:	e008      	b.n	800a5a8 <_svfprintf_r+0xb88>
 800a596:	aa1f      	add	r2, sp, #124	; 0x7c
 800a598:	4659      	mov	r1, fp
 800a59a:	4650      	mov	r0, sl
 800a59c:	f001 fc22 	bl	800bde4 <__ssprint_r>
 800a5a0:	2800      	cmp	r0, #0
 800a5a2:	f040 80bf 	bne.w	800a724 <_svfprintf_r+0xd04>
 800a5a6:	ac2c      	add	r4, sp, #176	; 0xb0
 800a5a8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a5aa:	6023      	str	r3, [r4, #0]
 800a5ac:	9b08      	ldr	r3, [sp, #32]
 800a5ae:	6063      	str	r3, [r4, #4]
 800a5b0:	9a08      	ldr	r2, [sp, #32]
 800a5b2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a5b4:	4413      	add	r3, r2
 800a5b6:	9321      	str	r3, [sp, #132]	; 0x84
 800a5b8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a5ba:	3301      	adds	r3, #1
 800a5bc:	2b07      	cmp	r3, #7
 800a5be:	9320      	str	r3, [sp, #128]	; 0x80
 800a5c0:	dc01      	bgt.n	800a5c6 <_svfprintf_r+0xba6>
 800a5c2:	3408      	adds	r4, #8
 800a5c4:	e008      	b.n	800a5d8 <_svfprintf_r+0xbb8>
 800a5c6:	aa1f      	add	r2, sp, #124	; 0x7c
 800a5c8:	4659      	mov	r1, fp
 800a5ca:	4650      	mov	r0, sl
 800a5cc:	f001 fc0a 	bl	800bde4 <__ssprint_r>
 800a5d0:	2800      	cmp	r0, #0
 800a5d2:	f040 80a7 	bne.w	800a724 <_svfprintf_r+0xd04>
 800a5d6:	ac2c      	add	r4, sp, #176	; 0xb0
 800a5d8:	2300      	movs	r3, #0
 800a5da:	2200      	movs	r2, #0
 800a5dc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a5e0:	f7f6 fa6e 	bl	8000ac0 <__aeabi_dcmpeq>
 800a5e4:	9b04      	ldr	r3, [sp, #16]
 800a5e6:	1e5e      	subs	r6, r3, #1
 800a5e8:	b9b8      	cbnz	r0, 800a61a <_svfprintf_r+0xbfa>
 800a5ea:	f108 0301 	add.w	r3, r8, #1
 800a5ee:	e884 0048 	stmia.w	r4, {r3, r6}
 800a5f2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a5f4:	9a04      	ldr	r2, [sp, #16]
 800a5f6:	3b01      	subs	r3, #1
 800a5f8:	4413      	add	r3, r2
 800a5fa:	9321      	str	r3, [sp, #132]	; 0x84
 800a5fc:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a5fe:	3301      	adds	r3, #1
 800a600:	2b07      	cmp	r3, #7
 800a602:	9320      	str	r3, [sp, #128]	; 0x80
 800a604:	dd34      	ble.n	800a670 <_svfprintf_r+0xc50>
 800a606:	aa1f      	add	r2, sp, #124	; 0x7c
 800a608:	4659      	mov	r1, fp
 800a60a:	4650      	mov	r0, sl
 800a60c:	f001 fbea 	bl	800bde4 <__ssprint_r>
 800a610:	2800      	cmp	r0, #0
 800a612:	f040 8087 	bne.w	800a724 <_svfprintf_r+0xd04>
 800a616:	ac2c      	add	r4, sp, #176	; 0xb0
 800a618:	e02b      	b.n	800a672 <_svfprintf_r+0xc52>
 800a61a:	2e00      	cmp	r6, #0
 800a61c:	dd29      	ble.n	800a672 <_svfprintf_r+0xc52>
 800a61e:	4fa7      	ldr	r7, [pc, #668]	; (800a8bc <_svfprintf_r+0xe9c>)
 800a620:	f04f 0810 	mov.w	r8, #16
 800a624:	2e10      	cmp	r6, #16
 800a626:	dd15      	ble.n	800a654 <_svfprintf_r+0xc34>
 800a628:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a62a:	3310      	adds	r3, #16
 800a62c:	9321      	str	r3, [sp, #132]	; 0x84
 800a62e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a630:	3301      	adds	r3, #1
 800a632:	2b07      	cmp	r3, #7
 800a634:	e884 0180 	stmia.w	r4, {r7, r8}
 800a638:	9320      	str	r3, [sp, #128]	; 0x80
 800a63a:	dc01      	bgt.n	800a640 <_svfprintf_r+0xc20>
 800a63c:	3408      	adds	r4, #8
 800a63e:	e007      	b.n	800a650 <_svfprintf_r+0xc30>
 800a640:	aa1f      	add	r2, sp, #124	; 0x7c
 800a642:	4659      	mov	r1, fp
 800a644:	4650      	mov	r0, sl
 800a646:	f001 fbcd 	bl	800bde4 <__ssprint_r>
 800a64a:	2800      	cmp	r0, #0
 800a64c:	d16a      	bne.n	800a724 <_svfprintf_r+0xd04>
 800a64e:	ac2c      	add	r4, sp, #176	; 0xb0
 800a650:	3e10      	subs	r6, #16
 800a652:	e7e7      	b.n	800a624 <_svfprintf_r+0xc04>
 800a654:	4b99      	ldr	r3, [pc, #612]	; (800a8bc <_svfprintf_r+0xe9c>)
 800a656:	e884 0048 	stmia.w	r4, {r3, r6}
 800a65a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a65c:	441e      	add	r6, r3
 800a65e:	9621      	str	r6, [sp, #132]	; 0x84
 800a660:	e7cc      	b.n	800a5fc <_svfprintf_r+0xbdc>
 800a662:	2301      	movs	r3, #1
 800a664:	6063      	str	r3, [r4, #4]
 800a666:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a668:	f8c4 8000 	str.w	r8, [r4]
 800a66c:	3301      	adds	r3, #1
 800a66e:	e7c4      	b.n	800a5fa <_svfprintf_r+0xbda>
 800a670:	3408      	adds	r4, #8
 800a672:	ab1b      	add	r3, sp, #108	; 0x6c
 800a674:	6023      	str	r3, [r4, #0]
 800a676:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a678:	6063      	str	r3, [r4, #4]
 800a67a:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a67c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a67e:	4413      	add	r3, r2
 800a680:	e5b4      	b.n	800a1ec <_svfprintf_r+0x7cc>
 800a682:	3408      	adds	r4, #8
 800a684:	076b      	lsls	r3, r5, #29
 800a686:	d40b      	bmi.n	800a6a0 <_svfprintf_r+0xc80>
 800a688:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a68a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a68c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a68e:	428a      	cmp	r2, r1
 800a690:	bfac      	ite	ge
 800a692:	189b      	addge	r3, r3, r2
 800a694:	185b      	addlt	r3, r3, r1
 800a696:	930a      	str	r3, [sp, #40]	; 0x28
 800a698:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a69a:	2b00      	cmp	r3, #0
 800a69c:	d035      	beq.n	800a70a <_svfprintf_r+0xcea>
 800a69e:	e02e      	b.n	800a6fe <_svfprintf_r+0xcde>
 800a6a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a6a2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a6a4:	1a9d      	subs	r5, r3, r2
 800a6a6:	2d00      	cmp	r5, #0
 800a6a8:	ddee      	ble.n	800a688 <_svfprintf_r+0xc68>
 800a6aa:	2610      	movs	r6, #16
 800a6ac:	4b84      	ldr	r3, [pc, #528]	; (800a8c0 <_svfprintf_r+0xea0>)
 800a6ae:	6023      	str	r3, [r4, #0]
 800a6b0:	2d10      	cmp	r5, #16
 800a6b2:	dd13      	ble.n	800a6dc <_svfprintf_r+0xcbc>
 800a6b4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a6b6:	6066      	str	r6, [r4, #4]
 800a6b8:	3310      	adds	r3, #16
 800a6ba:	9321      	str	r3, [sp, #132]	; 0x84
 800a6bc:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a6be:	3301      	adds	r3, #1
 800a6c0:	2b07      	cmp	r3, #7
 800a6c2:	9320      	str	r3, [sp, #128]	; 0x80
 800a6c4:	dc01      	bgt.n	800a6ca <_svfprintf_r+0xcaa>
 800a6c6:	3408      	adds	r4, #8
 800a6c8:	e006      	b.n	800a6d8 <_svfprintf_r+0xcb8>
 800a6ca:	aa1f      	add	r2, sp, #124	; 0x7c
 800a6cc:	4659      	mov	r1, fp
 800a6ce:	4650      	mov	r0, sl
 800a6d0:	f001 fb88 	bl	800bde4 <__ssprint_r>
 800a6d4:	bb30      	cbnz	r0, 800a724 <_svfprintf_r+0xd04>
 800a6d6:	ac2c      	add	r4, sp, #176	; 0xb0
 800a6d8:	3d10      	subs	r5, #16
 800a6da:	e7e7      	b.n	800a6ac <_svfprintf_r+0xc8c>
 800a6dc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a6de:	6065      	str	r5, [r4, #4]
 800a6e0:	441d      	add	r5, r3
 800a6e2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a6e4:	9521      	str	r5, [sp, #132]	; 0x84
 800a6e6:	3301      	adds	r3, #1
 800a6e8:	2b07      	cmp	r3, #7
 800a6ea:	9320      	str	r3, [sp, #128]	; 0x80
 800a6ec:	ddcc      	ble.n	800a688 <_svfprintf_r+0xc68>
 800a6ee:	aa1f      	add	r2, sp, #124	; 0x7c
 800a6f0:	4659      	mov	r1, fp
 800a6f2:	4650      	mov	r0, sl
 800a6f4:	f001 fb76 	bl	800bde4 <__ssprint_r>
 800a6f8:	2800      	cmp	r0, #0
 800a6fa:	d0c5      	beq.n	800a688 <_svfprintf_r+0xc68>
 800a6fc:	e012      	b.n	800a724 <_svfprintf_r+0xd04>
 800a6fe:	aa1f      	add	r2, sp, #124	; 0x7c
 800a700:	4659      	mov	r1, fp
 800a702:	4650      	mov	r0, sl
 800a704:	f001 fb6e 	bl	800bde4 <__ssprint_r>
 800a708:	b960      	cbnz	r0, 800a724 <_svfprintf_r+0xd04>
 800a70a:	2300      	movs	r3, #0
 800a70c:	9320      	str	r3, [sp, #128]	; 0x80
 800a70e:	9f03      	ldr	r7, [sp, #12]
 800a710:	ac2c      	add	r4, sp, #176	; 0xb0
 800a712:	f7ff b9bb 	b.w	8009a8c <_svfprintf_r+0x6c>
 800a716:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a718:	b123      	cbz	r3, 800a724 <_svfprintf_r+0xd04>
 800a71a:	aa1f      	add	r2, sp, #124	; 0x7c
 800a71c:	4659      	mov	r1, fp
 800a71e:	4650      	mov	r0, sl
 800a720:	f001 fb60 	bl	800bde4 <__ssprint_r>
 800a724:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 800a728:	f013 0f40 	tst.w	r3, #64	; 0x40
 800a72c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a72e:	bf18      	it	ne
 800a730:	f04f 33ff 	movne.w	r3, #4294967295
 800a734:	4618      	mov	r0, r3
 800a736:	e12e      	b.n	800a996 <_svfprintf_r+0xf76>
 800a738:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a73c:	4610      	mov	r0, r2
 800a73e:	4619      	mov	r1, r3
 800a740:	f7f6 f9f0 	bl	8000b24 <__aeabi_dcmpun>
 800a744:	b160      	cbz	r0, 800a760 <_svfprintf_r+0xd40>
 800a746:	4b5f      	ldr	r3, [pc, #380]	; (800a8c4 <_svfprintf_r+0xea4>)
 800a748:	4a5f      	ldr	r2, [pc, #380]	; (800a8c8 <_svfprintf_r+0xea8>)
 800a74a:	9902      	ldr	r1, [sp, #8]
 800a74c:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 800a750:	2947      	cmp	r1, #71	; 0x47
 800a752:	bfcc      	ite	gt
 800a754:	4690      	movgt	r8, r2
 800a756:	4698      	movle	r8, r3
 800a758:	f04f 0903 	mov.w	r9, #3
 800a75c:	2600      	movs	r6, #0
 800a75e:	e44e      	b.n	8009ffe <_svfprintf_r+0x5de>
 800a760:	f1b9 3fff 	cmp.w	r9, #4294967295
 800a764:	d00a      	beq.n	800a77c <_svfprintf_r+0xd5c>
 800a766:	9b02      	ldr	r3, [sp, #8]
 800a768:	f023 0320 	bic.w	r3, r3, #32
 800a76c:	2b47      	cmp	r3, #71	; 0x47
 800a76e:	d107      	bne.n	800a780 <_svfprintf_r+0xd60>
 800a770:	f1b9 0f00 	cmp.w	r9, #0
 800a774:	bf08      	it	eq
 800a776:	f04f 0901 	moveq.w	r9, #1
 800a77a:	e001      	b.n	800a780 <_svfprintf_r+0xd60>
 800a77c:	f04f 0906 	mov.w	r9, #6
 800a780:	f445 7380 	orr.w	r3, r5, #256	; 0x100
 800a784:	930c      	str	r3, [sp, #48]	; 0x30
 800a786:	9b07      	ldr	r3, [sp, #28]
 800a788:	2b00      	cmp	r3, #0
 800a78a:	da07      	bge.n	800a79c <_svfprintf_r+0xd7c>
 800a78c:	9b06      	ldr	r3, [sp, #24]
 800a78e:	930e      	str	r3, [sp, #56]	; 0x38
 800a790:	9b07      	ldr	r3, [sp, #28]
 800a792:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800a796:	930f      	str	r3, [sp, #60]	; 0x3c
 800a798:	232d      	movs	r3, #45	; 0x2d
 800a79a:	e004      	b.n	800a7a6 <_svfprintf_r+0xd86>
 800a79c:	ed9d 7b06 	vldr	d7, [sp, #24]
 800a7a0:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 800a7a4:	2300      	movs	r3, #0
 800a7a6:	930b      	str	r3, [sp, #44]	; 0x2c
 800a7a8:	9b02      	ldr	r3, [sp, #8]
 800a7aa:	f023 0720 	bic.w	r7, r3, #32
 800a7ae:	2f46      	cmp	r7, #70	; 0x46
 800a7b0:	d004      	beq.n	800a7bc <_svfprintf_r+0xd9c>
 800a7b2:	2f45      	cmp	r7, #69	; 0x45
 800a7b4:	d105      	bne.n	800a7c2 <_svfprintf_r+0xda2>
 800a7b6:	f109 0601 	add.w	r6, r9, #1
 800a7ba:	e003      	b.n	800a7c4 <_svfprintf_r+0xda4>
 800a7bc:	464e      	mov	r6, r9
 800a7be:	2103      	movs	r1, #3
 800a7c0:	e001      	b.n	800a7c6 <_svfprintf_r+0xda6>
 800a7c2:	464e      	mov	r6, r9
 800a7c4:	2102      	movs	r1, #2
 800a7c6:	ab1d      	add	r3, sp, #116	; 0x74
 800a7c8:	9301      	str	r3, [sp, #4]
 800a7ca:	ab1a      	add	r3, sp, #104	; 0x68
 800a7cc:	9300      	str	r3, [sp, #0]
 800a7ce:	4632      	mov	r2, r6
 800a7d0:	ab19      	add	r3, sp, #100	; 0x64
 800a7d2:	ed9d 0b0e 	vldr	d0, [sp, #56]	; 0x38
 800a7d6:	4650      	mov	r0, sl
 800a7d8:	f000 f976 	bl	800aac8 <_dtoa_r>
 800a7dc:	2f47      	cmp	r7, #71	; 0x47
 800a7de:	4680      	mov	r8, r0
 800a7e0:	d102      	bne.n	800a7e8 <_svfprintf_r+0xdc8>
 800a7e2:	07eb      	lsls	r3, r5, #31
 800a7e4:	f140 80cd 	bpl.w	800a982 <_svfprintf_r+0xf62>
 800a7e8:	eb08 0306 	add.w	r3, r8, r6
 800a7ec:	2f46      	cmp	r7, #70	; 0x46
 800a7ee:	9304      	str	r3, [sp, #16]
 800a7f0:	d111      	bne.n	800a816 <_svfprintf_r+0xdf6>
 800a7f2:	f898 3000 	ldrb.w	r3, [r8]
 800a7f6:	2b30      	cmp	r3, #48	; 0x30
 800a7f8:	d109      	bne.n	800a80e <_svfprintf_r+0xdee>
 800a7fa:	2200      	movs	r2, #0
 800a7fc:	2300      	movs	r3, #0
 800a7fe:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800a802:	f7f6 f95d 	bl	8000ac0 <__aeabi_dcmpeq>
 800a806:	b910      	cbnz	r0, 800a80e <_svfprintf_r+0xdee>
 800a808:	f1c6 0601 	rsb	r6, r6, #1
 800a80c:	9619      	str	r6, [sp, #100]	; 0x64
 800a80e:	9a04      	ldr	r2, [sp, #16]
 800a810:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a812:	441a      	add	r2, r3
 800a814:	9204      	str	r2, [sp, #16]
 800a816:	2200      	movs	r2, #0
 800a818:	2300      	movs	r3, #0
 800a81a:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800a81e:	f7f6 f94f 	bl	8000ac0 <__aeabi_dcmpeq>
 800a822:	b908      	cbnz	r0, 800a828 <_svfprintf_r+0xe08>
 800a824:	2230      	movs	r2, #48	; 0x30
 800a826:	e002      	b.n	800a82e <_svfprintf_r+0xe0e>
 800a828:	9b04      	ldr	r3, [sp, #16]
 800a82a:	931d      	str	r3, [sp, #116]	; 0x74
 800a82c:	e007      	b.n	800a83e <_svfprintf_r+0xe1e>
 800a82e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a830:	9904      	ldr	r1, [sp, #16]
 800a832:	4299      	cmp	r1, r3
 800a834:	d903      	bls.n	800a83e <_svfprintf_r+0xe1e>
 800a836:	1c59      	adds	r1, r3, #1
 800a838:	911d      	str	r1, [sp, #116]	; 0x74
 800a83a:	701a      	strb	r2, [r3, #0]
 800a83c:	e7f7      	b.n	800a82e <_svfprintf_r+0xe0e>
 800a83e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a840:	2f47      	cmp	r7, #71	; 0x47
 800a842:	ebc8 0303 	rsb	r3, r8, r3
 800a846:	9304      	str	r3, [sp, #16]
 800a848:	d108      	bne.n	800a85c <_svfprintf_r+0xe3c>
 800a84a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a84c:	1cdf      	adds	r7, r3, #3
 800a84e:	db01      	blt.n	800a854 <_svfprintf_r+0xe34>
 800a850:	4599      	cmp	r9, r3
 800a852:	da68      	bge.n	800a926 <_svfprintf_r+0xf06>
 800a854:	9b02      	ldr	r3, [sp, #8]
 800a856:	3b02      	subs	r3, #2
 800a858:	9302      	str	r3, [sp, #8]
 800a85a:	e002      	b.n	800a862 <_svfprintf_r+0xe42>
 800a85c:	9b02      	ldr	r3, [sp, #8]
 800a85e:	2b65      	cmp	r3, #101	; 0x65
 800a860:	dc4a      	bgt.n	800a8f8 <_svfprintf_r+0xed8>
 800a862:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a864:	f89d 2008 	ldrb.w	r2, [sp, #8]
 800a868:	f88d 206c 	strb.w	r2, [sp, #108]	; 0x6c
 800a86c:	3b01      	subs	r3, #1
 800a86e:	2b00      	cmp	r3, #0
 800a870:	9319      	str	r3, [sp, #100]	; 0x64
 800a872:	bfba      	itte	lt
 800a874:	425b      	neglt	r3, r3
 800a876:	222d      	movlt	r2, #45	; 0x2d
 800a878:	222b      	movge	r2, #43	; 0x2b
 800a87a:	2b09      	cmp	r3, #9
 800a87c:	f88d 206d 	strb.w	r2, [sp, #109]	; 0x6d
 800a880:	dd24      	ble.n	800a8cc <_svfprintf_r+0xeac>
 800a882:	f10d 027b 	add.w	r2, sp, #123	; 0x7b
 800a886:	200a      	movs	r0, #10
 800a888:	fb93 f1f0 	sdiv	r1, r3, r0
 800a88c:	fb00 3311 	mls	r3, r0, r1, r3
 800a890:	3330      	adds	r3, #48	; 0x30
 800a892:	2909      	cmp	r1, #9
 800a894:	f802 3d01 	strb.w	r3, [r2, #-1]!
 800a898:	460b      	mov	r3, r1
 800a89a:	dcf5      	bgt.n	800a888 <_svfprintf_r+0xe68>
 800a89c:	3330      	adds	r3, #48	; 0x30
 800a89e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800a8a2:	1e51      	subs	r1, r2, #1
 800a8a4:	f10d 036e 	add.w	r3, sp, #110	; 0x6e
 800a8a8:	f10d 007b 	add.w	r0, sp, #123	; 0x7b
 800a8ac:	4281      	cmp	r1, r0
 800a8ae:	461a      	mov	r2, r3
 800a8b0:	d213      	bcs.n	800a8da <_svfprintf_r+0xeba>
 800a8b2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a8b6:	f803 2b01 	strb.w	r2, [r3], #1
 800a8ba:	e7f7      	b.n	800a8ac <_svfprintf_r+0xe8c>
 800a8bc:	0800c3bc 	.word	0x0800c3bc
 800a8c0:	0800c400 	.word	0x0800c400
 800a8c4:	0800c3d4 	.word	0x0800c3d4
 800a8c8:	0800c3d8 	.word	0x0800c3d8
 800a8cc:	2230      	movs	r2, #48	; 0x30
 800a8ce:	4413      	add	r3, r2
 800a8d0:	f88d 206e 	strb.w	r2, [sp, #110]	; 0x6e
 800a8d4:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
 800a8d8:	aa1c      	add	r2, sp, #112	; 0x70
 800a8da:	ab1b      	add	r3, sp, #108	; 0x6c
 800a8dc:	1ad3      	subs	r3, r2, r3
 800a8de:	9a04      	ldr	r2, [sp, #16]
 800a8e0:	9310      	str	r3, [sp, #64]	; 0x40
 800a8e2:	2a01      	cmp	r2, #1
 800a8e4:	eb03 0902 	add.w	r9, r3, r2
 800a8e8:	dc02      	bgt.n	800a8f0 <_svfprintf_r+0xed0>
 800a8ea:	f015 0701 	ands.w	r7, r5, #1
 800a8ee:	d032      	beq.n	800a956 <_svfprintf_r+0xf36>
 800a8f0:	9b08      	ldr	r3, [sp, #32]
 800a8f2:	2700      	movs	r7, #0
 800a8f4:	4499      	add	r9, r3
 800a8f6:	e02e      	b.n	800a956 <_svfprintf_r+0xf36>
 800a8f8:	9b02      	ldr	r3, [sp, #8]
 800a8fa:	2b66      	cmp	r3, #102	; 0x66
 800a8fc:	d113      	bne.n	800a926 <_svfprintf_r+0xf06>
 800a8fe:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a900:	2b00      	cmp	r3, #0
 800a902:	dd07      	ble.n	800a914 <_svfprintf_r+0xef4>
 800a904:	f1b9 0f00 	cmp.w	r9, #0
 800a908:	d101      	bne.n	800a90e <_svfprintf_r+0xeee>
 800a90a:	07ee      	lsls	r6, r5, #31
 800a90c:	d521      	bpl.n	800a952 <_svfprintf_r+0xf32>
 800a90e:	9a08      	ldr	r2, [sp, #32]
 800a910:	4413      	add	r3, r2
 800a912:	e006      	b.n	800a922 <_svfprintf_r+0xf02>
 800a914:	f1b9 0f00 	cmp.w	r9, #0
 800a918:	d101      	bne.n	800a91e <_svfprintf_r+0xefe>
 800a91a:	07ed      	lsls	r5, r5, #31
 800a91c:	d514      	bpl.n	800a948 <_svfprintf_r+0xf28>
 800a91e:	9b08      	ldr	r3, [sp, #32]
 800a920:	3301      	adds	r3, #1
 800a922:	444b      	add	r3, r9
 800a924:	e015      	b.n	800a952 <_svfprintf_r+0xf32>
 800a926:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a928:	9a04      	ldr	r2, [sp, #16]
 800a92a:	4293      	cmp	r3, r2
 800a92c:	db03      	blt.n	800a936 <_svfprintf_r+0xf16>
 800a92e:	07e8      	lsls	r0, r5, #31
 800a930:	d50d      	bpl.n	800a94e <_svfprintf_r+0xf2e>
 800a932:	9a08      	ldr	r2, [sp, #32]
 800a934:	e006      	b.n	800a944 <_svfprintf_r+0xf24>
 800a936:	9a04      	ldr	r2, [sp, #16]
 800a938:	9908      	ldr	r1, [sp, #32]
 800a93a:	2b00      	cmp	r3, #0
 800a93c:	440a      	add	r2, r1
 800a93e:	dc05      	bgt.n	800a94c <_svfprintf_r+0xf2c>
 800a940:	f1c3 0301 	rsb	r3, r3, #1
 800a944:	4413      	add	r3, r2
 800a946:	e002      	b.n	800a94e <_svfprintf_r+0xf2e>
 800a948:	2301      	movs	r3, #1
 800a94a:	e002      	b.n	800a952 <_svfprintf_r+0xf32>
 800a94c:	4613      	mov	r3, r2
 800a94e:	2267      	movs	r2, #103	; 0x67
 800a950:	9202      	str	r2, [sp, #8]
 800a952:	9f19      	ldr	r7, [sp, #100]	; 0x64
 800a954:	4699      	mov	r9, r3
 800a956:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a958:	b113      	cbz	r3, 800a960 <_svfprintf_r+0xf40>
 800a95a:	232d      	movs	r3, #45	; 0x2d
 800a95c:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 800a960:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a962:	2600      	movs	r6, #0
 800a964:	f7ff bb4c 	b.w	800a000 <_svfprintf_r+0x5e0>
 800a968:	2200      	movs	r2, #0
 800a96a:	2300      	movs	r3, #0
 800a96c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a970:	f7f6 f8b0 	bl	8000ad4 <__aeabi_dcmplt>
 800a974:	b110      	cbz	r0, 800a97c <_svfprintf_r+0xf5c>
 800a976:	232d      	movs	r3, #45	; 0x2d
 800a978:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 800a97c:	4b07      	ldr	r3, [pc, #28]	; (800a99c <_svfprintf_r+0xf7c>)
 800a97e:	4a08      	ldr	r2, [pc, #32]	; (800a9a0 <_svfprintf_r+0xf80>)
 800a980:	e6e3      	b.n	800a74a <_svfprintf_r+0xd2a>
 800a982:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a984:	1a1b      	subs	r3, r3, r0
 800a986:	9304      	str	r3, [sp, #16]
 800a988:	e75f      	b.n	800a84a <_svfprintf_r+0xe2a>
 800a98a:	ea56 0207 	orrs.w	r2, r6, r7
 800a98e:	f47f aaaa 	bne.w	8009ee6 <_svfprintf_r+0x4c6>
 800a992:	f7ff baaf 	b.w	8009ef4 <_svfprintf_r+0x4d4>
 800a996:	b03d      	add	sp, #244	; 0xf4
 800a998:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a99c:	0800c3cc 	.word	0x0800c3cc
 800a9a0:	0800c3d0 	.word	0x0800c3d0

0800a9a4 <quorem>:
 800a9a4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a9a8:	6903      	ldr	r3, [r0, #16]
 800a9aa:	690c      	ldr	r4, [r1, #16]
 800a9ac:	429c      	cmp	r4, r3
 800a9ae:	4680      	mov	r8, r0
 800a9b0:	f300 8083 	bgt.w	800aaba <quorem+0x116>
 800a9b4:	3c01      	subs	r4, #1
 800a9b6:	f101 0714 	add.w	r7, r1, #20
 800a9ba:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 800a9be:	f100 0614 	add.w	r6, r0, #20
 800a9c2:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800a9c6:	eb06 030e 	add.w	r3, r6, lr
 800a9ca:	9301      	str	r3, [sp, #4]
 800a9cc:	3501      	adds	r5, #1
 800a9ce:	f856 3024 	ldr.w	r3, [r6, r4, lsl #2]
 800a9d2:	fbb3 f5f5 	udiv	r5, r3, r5
 800a9d6:	eb07 090e 	add.w	r9, r7, lr
 800a9da:	2d00      	cmp	r5, #0
 800a9dc:	d039      	beq.n	800aa52 <quorem+0xae>
 800a9de:	f04f 0a00 	mov.w	sl, #0
 800a9e2:	4638      	mov	r0, r7
 800a9e4:	46b4      	mov	ip, r6
 800a9e6:	46d3      	mov	fp, sl
 800a9e8:	f850 2b04 	ldr.w	r2, [r0], #4
 800a9ec:	b293      	uxth	r3, r2
 800a9ee:	fb05 a303 	mla	r3, r5, r3, sl
 800a9f2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a9f6:	b29b      	uxth	r3, r3
 800a9f8:	ebc3 030b 	rsb	r3, r3, fp
 800a9fc:	0c12      	lsrs	r2, r2, #16
 800a9fe:	f8bc b000 	ldrh.w	fp, [ip]
 800aa02:	fb05 a202 	mla	r2, r5, r2, sl
 800aa06:	fa13 f38b 	uxtah	r3, r3, fp
 800aa0a:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800aa0e:	fa1f fb82 	uxth.w	fp, r2
 800aa12:	f8dc 2000 	ldr.w	r2, [ip]
 800aa16:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800aa1a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800aa1e:	b29b      	uxth	r3, r3
 800aa20:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800aa24:	4581      	cmp	r9, r0
 800aa26:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800aa2a:	f84c 3b04 	str.w	r3, [ip], #4
 800aa2e:	d2db      	bcs.n	800a9e8 <quorem+0x44>
 800aa30:	f856 300e 	ldr.w	r3, [r6, lr]
 800aa34:	b96b      	cbnz	r3, 800aa52 <quorem+0xae>
 800aa36:	9b01      	ldr	r3, [sp, #4]
 800aa38:	3b04      	subs	r3, #4
 800aa3a:	429e      	cmp	r6, r3
 800aa3c:	461a      	mov	r2, r3
 800aa3e:	d302      	bcc.n	800aa46 <quorem+0xa2>
 800aa40:	f8c8 4010 	str.w	r4, [r8, #16]
 800aa44:	e005      	b.n	800aa52 <quorem+0xae>
 800aa46:	6812      	ldr	r2, [r2, #0]
 800aa48:	3b04      	subs	r3, #4
 800aa4a:	2a00      	cmp	r2, #0
 800aa4c:	d1f8      	bne.n	800aa40 <quorem+0x9c>
 800aa4e:	3c01      	subs	r4, #1
 800aa50:	e7f3      	b.n	800aa3a <quorem+0x96>
 800aa52:	4640      	mov	r0, r8
 800aa54:	f001 f8fd 	bl	800bc52 <__mcmp>
 800aa58:	2800      	cmp	r0, #0
 800aa5a:	db2c      	blt.n	800aab6 <quorem+0x112>
 800aa5c:	3501      	adds	r5, #1
 800aa5e:	4630      	mov	r0, r6
 800aa60:	f04f 0e00 	mov.w	lr, #0
 800aa64:	f857 1b04 	ldr.w	r1, [r7], #4
 800aa68:	f8d0 c000 	ldr.w	ip, [r0]
 800aa6c:	b28a      	uxth	r2, r1
 800aa6e:	ebc2 030e 	rsb	r3, r2, lr
 800aa72:	0c09      	lsrs	r1, r1, #16
 800aa74:	fa13 f38c 	uxtah	r3, r3, ip
 800aa78:	ebc1 421c 	rsb	r2, r1, ip, lsr #16
 800aa7c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800aa80:	b29b      	uxth	r3, r3
 800aa82:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800aa86:	45b9      	cmp	r9, r7
 800aa88:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800aa8c:	f840 3b04 	str.w	r3, [r0], #4
 800aa90:	d2e8      	bcs.n	800aa64 <quorem+0xc0>
 800aa92:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800aa96:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800aa9a:	b962      	cbnz	r2, 800aab6 <quorem+0x112>
 800aa9c:	3b04      	subs	r3, #4
 800aa9e:	429e      	cmp	r6, r3
 800aaa0:	461a      	mov	r2, r3
 800aaa2:	d302      	bcc.n	800aaaa <quorem+0x106>
 800aaa4:	f8c8 4010 	str.w	r4, [r8, #16]
 800aaa8:	e005      	b.n	800aab6 <quorem+0x112>
 800aaaa:	6812      	ldr	r2, [r2, #0]
 800aaac:	3b04      	subs	r3, #4
 800aaae:	2a00      	cmp	r2, #0
 800aab0:	d1f8      	bne.n	800aaa4 <quorem+0x100>
 800aab2:	3c01      	subs	r4, #1
 800aab4:	e7f3      	b.n	800aa9e <quorem+0xfa>
 800aab6:	4628      	mov	r0, r5
 800aab8:	e000      	b.n	800aabc <quorem+0x118>
 800aaba:	2000      	movs	r0, #0
 800aabc:	b003      	add	sp, #12
 800aabe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aac2:	0000      	movs	r0, r0
 800aac4:	0000      	movs	r0, r0
	...

0800aac8 <_dtoa_r>:
 800aac8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aacc:	ec59 8b10 	vmov	r8, r9, d0
 800aad0:	b097      	sub	sp, #92	; 0x5c
 800aad2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800aad4:	9106      	str	r1, [sp, #24]
 800aad6:	4682      	mov	sl, r0
 800aad8:	9209      	str	r2, [sp, #36]	; 0x24
 800aada:	9310      	str	r3, [sp, #64]	; 0x40
 800aadc:	9c20      	ldr	r4, [sp, #128]	; 0x80
 800aade:	e9cd 8900 	strd	r8, r9, [sp]
 800aae2:	b945      	cbnz	r5, 800aaf6 <_dtoa_r+0x2e>
 800aae4:	2010      	movs	r0, #16
 800aae6:	f7fe fd29 	bl	800953c <malloc>
 800aaea:	f8ca 0024 	str.w	r0, [sl, #36]	; 0x24
 800aaee:	6045      	str	r5, [r0, #4]
 800aaf0:	6085      	str	r5, [r0, #8]
 800aaf2:	6005      	str	r5, [r0, #0]
 800aaf4:	60c5      	str	r5, [r0, #12]
 800aaf6:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
 800aafa:	6819      	ldr	r1, [r3, #0]
 800aafc:	b159      	cbz	r1, 800ab16 <_dtoa_r+0x4e>
 800aafe:	685a      	ldr	r2, [r3, #4]
 800ab00:	604a      	str	r2, [r1, #4]
 800ab02:	2301      	movs	r3, #1
 800ab04:	4093      	lsls	r3, r2
 800ab06:	608b      	str	r3, [r1, #8]
 800ab08:	4650      	mov	r0, sl
 800ab0a:	f000 feca 	bl	800b8a2 <_Bfree>
 800ab0e:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
 800ab12:	2200      	movs	r2, #0
 800ab14:	601a      	str	r2, [r3, #0]
 800ab16:	9b01      	ldr	r3, [sp, #4]
 800ab18:	4a9f      	ldr	r2, [pc, #636]	; (800ad98 <_dtoa_r+0x2d0>)
 800ab1a:	2b00      	cmp	r3, #0
 800ab1c:	bfbf      	itttt	lt
 800ab1e:	2301      	movlt	r3, #1
 800ab20:	6023      	strlt	r3, [r4, #0]
 800ab22:	9b01      	ldrlt	r3, [sp, #4]
 800ab24:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800ab28:	bfb8      	it	lt
 800ab2a:	9301      	strlt	r3, [sp, #4]
 800ab2c:	9f01      	ldr	r7, [sp, #4]
 800ab2e:	bfa4      	itt	ge
 800ab30:	2300      	movge	r3, #0
 800ab32:	6023      	strge	r3, [r4, #0]
 800ab34:	f027 4300 	bic.w	r3, r7, #2147483648	; 0x80000000
 800ab38:	0d1b      	lsrs	r3, r3, #20
 800ab3a:	051b      	lsls	r3, r3, #20
 800ab3c:	4293      	cmp	r3, r2
 800ab3e:	d11d      	bne.n	800ab7c <_dtoa_r+0xb4>
 800ab40:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800ab42:	f242 730f 	movw	r3, #9999	; 0x270f
 800ab46:	6013      	str	r3, [r2, #0]
 800ab48:	9b00      	ldr	r3, [sp, #0]
 800ab4a:	b943      	cbnz	r3, 800ab5e <_dtoa_r+0x96>
 800ab4c:	4a93      	ldr	r2, [pc, #588]	; (800ad9c <_dtoa_r+0x2d4>)
 800ab4e:	4b94      	ldr	r3, [pc, #592]	; (800ada0 <_dtoa_r+0x2d8>)
 800ab50:	f3c7 0013 	ubfx	r0, r7, #0, #20
 800ab54:	2800      	cmp	r0, #0
 800ab56:	bf14      	ite	ne
 800ab58:	4618      	movne	r0, r3
 800ab5a:	4610      	moveq	r0, r2
 800ab5c:	e000      	b.n	800ab60 <_dtoa_r+0x98>
 800ab5e:	4890      	ldr	r0, [pc, #576]	; (800ada0 <_dtoa_r+0x2d8>)
 800ab60:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ab62:	2b00      	cmp	r3, #0
 800ab64:	f000 854a 	beq.w	800b5fc <_dtoa_r+0xb34>
 800ab68:	78c3      	ldrb	r3, [r0, #3]
 800ab6a:	b113      	cbz	r3, 800ab72 <_dtoa_r+0xaa>
 800ab6c:	f100 0308 	add.w	r3, r0, #8
 800ab70:	e000      	b.n	800ab74 <_dtoa_r+0xac>
 800ab72:	1cc3      	adds	r3, r0, #3
 800ab74:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800ab76:	6013      	str	r3, [r2, #0]
 800ab78:	f000 bd40 	b.w	800b5fc <_dtoa_r+0xb34>
 800ab7c:	e9dd 4500 	ldrd	r4, r5, [sp]
 800ab80:	2200      	movs	r2, #0
 800ab82:	2300      	movs	r3, #0
 800ab84:	4620      	mov	r0, r4
 800ab86:	4629      	mov	r1, r5
 800ab88:	f7f5 ff9a 	bl	8000ac0 <__aeabi_dcmpeq>
 800ab8c:	4680      	mov	r8, r0
 800ab8e:	b158      	cbz	r0, 800aba8 <_dtoa_r+0xe0>
 800ab90:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800ab92:	2301      	movs	r3, #1
 800ab94:	6013      	str	r3, [r2, #0]
 800ab96:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ab98:	2b00      	cmp	r3, #0
 800ab9a:	f000 8522 	beq.w	800b5e2 <_dtoa_r+0xb1a>
 800ab9e:	4881      	ldr	r0, [pc, #516]	; (800ada4 <_dtoa_r+0x2dc>)
 800aba0:	6018      	str	r0, [r3, #0]
 800aba2:	3801      	subs	r0, #1
 800aba4:	f000 bd2a 	b.w	800b5fc <_dtoa_r+0xb34>
 800aba8:	aa14      	add	r2, sp, #80	; 0x50
 800abaa:	a915      	add	r1, sp, #84	; 0x54
 800abac:	ec45 4b10 	vmov	d0, r4, r5
 800abb0:	4650      	mov	r0, sl
 800abb2:	f001 f8c9 	bl	800bd48 <__d2b>
 800abb6:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800abba:	9002      	str	r0, [sp, #8]
 800abbc:	b15e      	cbz	r6, 800abd6 <_dtoa_r+0x10e>
 800abbe:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800abc2:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800abc6:	4620      	mov	r0, r4
 800abc8:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800abcc:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
 800abd0:	f8cd 8044 	str.w	r8, [sp, #68]	; 0x44
 800abd4:	e01d      	b.n	800ac12 <_dtoa_r+0x14a>
 800abd6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800abd8:	9e14      	ldr	r6, [sp, #80]	; 0x50
 800abda:	441e      	add	r6, r3
 800abdc:	f206 4332 	addw	r3, r6, #1074	; 0x432
 800abe0:	2b20      	cmp	r3, #32
 800abe2:	dd0a      	ble.n	800abfa <_dtoa_r+0x132>
 800abe4:	9a00      	ldr	r2, [sp, #0]
 800abe6:	f206 4012 	addw	r0, r6, #1042	; 0x412
 800abea:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 800abee:	fa22 f000 	lsr.w	r0, r2, r0
 800abf2:	fa07 f303 	lsl.w	r3, r7, r3
 800abf6:	4318      	orrs	r0, r3
 800abf8:	e004      	b.n	800ac04 <_dtoa_r+0x13c>
 800abfa:	f1c3 0020 	rsb	r0, r3, #32
 800abfe:	9b00      	ldr	r3, [sp, #0]
 800ac00:	fa03 f000 	lsl.w	r0, r3, r0
 800ac04:	f7f5 fc7e 	bl	8000504 <__aeabi_ui2d>
 800ac08:	2301      	movs	r3, #1
 800ac0a:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800ac0e:	3e01      	subs	r6, #1
 800ac10:	9311      	str	r3, [sp, #68]	; 0x44
 800ac12:	2200      	movs	r2, #0
 800ac14:	4b64      	ldr	r3, [pc, #400]	; (800ada8 <_dtoa_r+0x2e0>)
 800ac16:	f7f5 fb37 	bl	8000288 <__aeabi_dsub>
 800ac1a:	a359      	add	r3, pc, #356	; (adr r3, 800ad80 <_dtoa_r+0x2b8>)
 800ac1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac20:	f7f5 fce6 	bl	80005f0 <__aeabi_dmul>
 800ac24:	a358      	add	r3, pc, #352	; (adr r3, 800ad88 <_dtoa_r+0x2c0>)
 800ac26:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac2a:	f7f5 fb2f 	bl	800028c <__adddf3>
 800ac2e:	4604      	mov	r4, r0
 800ac30:	4630      	mov	r0, r6
 800ac32:	460d      	mov	r5, r1
 800ac34:	f7f5 fc76 	bl	8000524 <__aeabi_i2d>
 800ac38:	a355      	add	r3, pc, #340	; (adr r3, 800ad90 <_dtoa_r+0x2c8>)
 800ac3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac3e:	f7f5 fcd7 	bl	80005f0 <__aeabi_dmul>
 800ac42:	4602      	mov	r2, r0
 800ac44:	460b      	mov	r3, r1
 800ac46:	4620      	mov	r0, r4
 800ac48:	4629      	mov	r1, r5
 800ac4a:	f7f5 fb1f 	bl	800028c <__adddf3>
 800ac4e:	4604      	mov	r4, r0
 800ac50:	460d      	mov	r5, r1
 800ac52:	f7f5 ff7d 	bl	8000b50 <__aeabi_d2iz>
 800ac56:	2200      	movs	r2, #0
 800ac58:	4683      	mov	fp, r0
 800ac5a:	2300      	movs	r3, #0
 800ac5c:	4620      	mov	r0, r4
 800ac5e:	4629      	mov	r1, r5
 800ac60:	f7f5 ff38 	bl	8000ad4 <__aeabi_dcmplt>
 800ac64:	b158      	cbz	r0, 800ac7e <_dtoa_r+0x1b6>
 800ac66:	4658      	mov	r0, fp
 800ac68:	f7f5 fc5c 	bl	8000524 <__aeabi_i2d>
 800ac6c:	4602      	mov	r2, r0
 800ac6e:	460b      	mov	r3, r1
 800ac70:	4620      	mov	r0, r4
 800ac72:	4629      	mov	r1, r5
 800ac74:	f7f5 ff24 	bl	8000ac0 <__aeabi_dcmpeq>
 800ac78:	b908      	cbnz	r0, 800ac7e <_dtoa_r+0x1b6>
 800ac7a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800ac7e:	f1bb 0f16 	cmp.w	fp, #22
 800ac82:	d80d      	bhi.n	800aca0 <_dtoa_r+0x1d8>
 800ac84:	4949      	ldr	r1, [pc, #292]	; (800adac <_dtoa_r+0x2e4>)
 800ac86:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 800ac8a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ac8e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ac92:	f7f5 ff3d 	bl	8000b10 <__aeabi_dcmpgt>
 800ac96:	b130      	cbz	r0, 800aca6 <_dtoa_r+0x1de>
 800ac98:	f10b 3bff 	add.w	fp, fp, #4294967295
 800ac9c:	2300      	movs	r3, #0
 800ac9e:	e000      	b.n	800aca2 <_dtoa_r+0x1da>
 800aca0:	2301      	movs	r3, #1
 800aca2:	930d      	str	r3, [sp, #52]	; 0x34
 800aca4:	e000      	b.n	800aca8 <_dtoa_r+0x1e0>
 800aca6:	900d      	str	r0, [sp, #52]	; 0x34
 800aca8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800acaa:	1b9e      	subs	r6, r3, r6
 800acac:	1e73      	subs	r3, r6, #1
 800acae:	9305      	str	r3, [sp, #20]
 800acb0:	bf43      	ittte	mi
 800acb2:	f1c3 0900 	rsbmi	r9, r3, #0
 800acb6:	2300      	movmi	r3, #0
 800acb8:	9305      	strmi	r3, [sp, #20]
 800acba:	f04f 0900 	movpl.w	r9, #0
 800acbe:	f1bb 0f00 	cmp.w	fp, #0
 800acc2:	db07      	blt.n	800acd4 <_dtoa_r+0x20c>
 800acc4:	9b05      	ldr	r3, [sp, #20]
 800acc6:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
 800acca:	445b      	add	r3, fp
 800accc:	9305      	str	r3, [sp, #20]
 800acce:	2300      	movs	r3, #0
 800acd0:	9307      	str	r3, [sp, #28]
 800acd2:	e006      	b.n	800ace2 <_dtoa_r+0x21a>
 800acd4:	f1cb 0300 	rsb	r3, fp, #0
 800acd8:	9307      	str	r3, [sp, #28]
 800acda:	2300      	movs	r3, #0
 800acdc:	ebcb 0909 	rsb	r9, fp, r9
 800ace0:	930c      	str	r3, [sp, #48]	; 0x30
 800ace2:	9b06      	ldr	r3, [sp, #24]
 800ace4:	2b09      	cmp	r3, #9
 800ace6:	d827      	bhi.n	800ad38 <_dtoa_r+0x270>
 800ace8:	2b05      	cmp	r3, #5
 800acea:	bfc4      	itt	gt
 800acec:	3b04      	subgt	r3, #4
 800acee:	9306      	strgt	r3, [sp, #24]
 800acf0:	9b06      	ldr	r3, [sp, #24]
 800acf2:	f1a3 0302 	sub.w	r3, r3, #2
 800acf6:	bfcc      	ite	gt
 800acf8:	2500      	movgt	r5, #0
 800acfa:	2501      	movle	r5, #1
 800acfc:	2b03      	cmp	r3, #3
 800acfe:	d820      	bhi.n	800ad42 <_dtoa_r+0x27a>
 800ad00:	e8df f003 	tbb	[pc, r3]
 800ad04:	04020e06 	.word	0x04020e06
 800ad08:	2301      	movs	r3, #1
 800ad0a:	e002      	b.n	800ad12 <_dtoa_r+0x24a>
 800ad0c:	2301      	movs	r3, #1
 800ad0e:	e008      	b.n	800ad22 <_dtoa_r+0x25a>
 800ad10:	2300      	movs	r3, #0
 800ad12:	9308      	str	r3, [sp, #32]
 800ad14:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ad16:	2b00      	cmp	r3, #0
 800ad18:	dd1c      	ble.n	800ad54 <_dtoa_r+0x28c>
 800ad1a:	9303      	str	r3, [sp, #12]
 800ad1c:	4698      	mov	r8, r3
 800ad1e:	e01e      	b.n	800ad5e <_dtoa_r+0x296>
 800ad20:	2300      	movs	r3, #0
 800ad22:	9308      	str	r3, [sp, #32]
 800ad24:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ad26:	445b      	add	r3, fp
 800ad28:	f103 0801 	add.w	r8, r3, #1
 800ad2c:	9303      	str	r3, [sp, #12]
 800ad2e:	4643      	mov	r3, r8
 800ad30:	2b01      	cmp	r3, #1
 800ad32:	bfb8      	it	lt
 800ad34:	2301      	movlt	r3, #1
 800ad36:	e012      	b.n	800ad5e <_dtoa_r+0x296>
 800ad38:	2501      	movs	r5, #1
 800ad3a:	2300      	movs	r3, #0
 800ad3c:	9306      	str	r3, [sp, #24]
 800ad3e:	9508      	str	r5, [sp, #32]
 800ad40:	e001      	b.n	800ad46 <_dtoa_r+0x27e>
 800ad42:	2301      	movs	r3, #1
 800ad44:	9308      	str	r3, [sp, #32]
 800ad46:	f04f 33ff 	mov.w	r3, #4294967295
 800ad4a:	9303      	str	r3, [sp, #12]
 800ad4c:	4698      	mov	r8, r3
 800ad4e:	2200      	movs	r2, #0
 800ad50:	2312      	movs	r3, #18
 800ad52:	e003      	b.n	800ad5c <_dtoa_r+0x294>
 800ad54:	2301      	movs	r3, #1
 800ad56:	9303      	str	r3, [sp, #12]
 800ad58:	4698      	mov	r8, r3
 800ad5a:	461a      	mov	r2, r3
 800ad5c:	9209      	str	r2, [sp, #36]	; 0x24
 800ad5e:	f8da 4024 	ldr.w	r4, [sl, #36]	; 0x24
 800ad62:	2200      	movs	r2, #0
 800ad64:	6062      	str	r2, [r4, #4]
 800ad66:	2104      	movs	r1, #4
 800ad68:	f101 0214 	add.w	r2, r1, #20
 800ad6c:	429a      	cmp	r2, r3
 800ad6e:	d81f      	bhi.n	800adb0 <_dtoa_r+0x2e8>
 800ad70:	6862      	ldr	r2, [r4, #4]
 800ad72:	3201      	adds	r2, #1
 800ad74:	6062      	str	r2, [r4, #4]
 800ad76:	0049      	lsls	r1, r1, #1
 800ad78:	e7f6      	b.n	800ad68 <_dtoa_r+0x2a0>
 800ad7a:	bf00      	nop
 800ad7c:	f3af 8000 	nop.w
 800ad80:	636f4361 	.word	0x636f4361
 800ad84:	3fd287a7 	.word	0x3fd287a7
 800ad88:	8b60c8b3 	.word	0x8b60c8b3
 800ad8c:	3fc68a28 	.word	0x3fc68a28
 800ad90:	509f79fb 	.word	0x509f79fb
 800ad94:	3fd34413 	.word	0x3fd34413
 800ad98:	7ff00000 	.word	0x7ff00000
 800ad9c:	0800c410 	.word	0x0800c410
 800ada0:	0800c419 	.word	0x0800c419
 800ada4:	0800c3ff 	.word	0x0800c3ff
 800ada8:	3ff80000 	.word	0x3ff80000
 800adac:	0800c428 	.word	0x0800c428
 800adb0:	6861      	ldr	r1, [r4, #4]
 800adb2:	4650      	mov	r0, sl
 800adb4:	f000 fd40 	bl	800b838 <_Balloc>
 800adb8:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
 800adbc:	6020      	str	r0, [r4, #0]
 800adbe:	681b      	ldr	r3, [r3, #0]
 800adc0:	9304      	str	r3, [sp, #16]
 800adc2:	f1b8 0f0e 	cmp.w	r8, #14
 800adc6:	f200 815d 	bhi.w	800b084 <_dtoa_r+0x5bc>
 800adca:	2d00      	cmp	r5, #0
 800adcc:	f000 815a 	beq.w	800b084 <_dtoa_r+0x5bc>
 800add0:	ed9d 7b00 	vldr	d7, [sp]
 800add4:	f1bb 0f00 	cmp.w	fp, #0
 800add8:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 800addc:	dd31      	ble.n	800ae42 <_dtoa_r+0x37a>
 800adde:	4aa0      	ldr	r2, [pc, #640]	; (800b060 <_dtoa_r+0x598>)
 800ade0:	f00b 030f 	and.w	r3, fp, #15
 800ade4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800ade8:	ed93 7b00 	vldr	d7, [r3]
 800adec:	ea4f 142b 	mov.w	r4, fp, asr #4
 800adf0:	06e2      	lsls	r2, r4, #27
 800adf2:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800adf6:	d50c      	bpl.n	800ae12 <_dtoa_r+0x34a>
 800adf8:	4b9a      	ldr	r3, [pc, #616]	; (800b064 <_dtoa_r+0x59c>)
 800adfa:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800adfe:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ae02:	f7f5 fd1f 	bl	8000844 <__aeabi_ddiv>
 800ae06:	f004 040f 	and.w	r4, r4, #15
 800ae0a:	e9cd 0100 	strd	r0, r1, [sp]
 800ae0e:	2603      	movs	r6, #3
 800ae10:	e000      	b.n	800ae14 <_dtoa_r+0x34c>
 800ae12:	2602      	movs	r6, #2
 800ae14:	4d93      	ldr	r5, [pc, #588]	; (800b064 <_dtoa_r+0x59c>)
 800ae16:	b16c      	cbz	r4, 800ae34 <_dtoa_r+0x36c>
 800ae18:	07e3      	lsls	r3, r4, #31
 800ae1a:	d508      	bpl.n	800ae2e <_dtoa_r+0x366>
 800ae1c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800ae20:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ae24:	f7f5 fbe4 	bl	80005f0 <__aeabi_dmul>
 800ae28:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800ae2c:	3601      	adds	r6, #1
 800ae2e:	1064      	asrs	r4, r4, #1
 800ae30:	3508      	adds	r5, #8
 800ae32:	e7f0      	b.n	800ae16 <_dtoa_r+0x34e>
 800ae34:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800ae38:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ae3c:	f7f5 fd02 	bl	8000844 <__aeabi_ddiv>
 800ae40:	e020      	b.n	800ae84 <_dtoa_r+0x3bc>
 800ae42:	f1cb 0400 	rsb	r4, fp, #0
 800ae46:	b304      	cbz	r4, 800ae8a <_dtoa_r+0x3c2>
 800ae48:	4b85      	ldr	r3, [pc, #532]	; (800b060 <_dtoa_r+0x598>)
 800ae4a:	4d86      	ldr	r5, [pc, #536]	; (800b064 <_dtoa_r+0x59c>)
 800ae4c:	f004 020f 	and.w	r2, r4, #15
 800ae50:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ae54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae58:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800ae5c:	f7f5 fbc8 	bl	80005f0 <__aeabi_dmul>
 800ae60:	e9cd 0100 	strd	r0, r1, [sp]
 800ae64:	1124      	asrs	r4, r4, #4
 800ae66:	2300      	movs	r3, #0
 800ae68:	2602      	movs	r6, #2
 800ae6a:	b154      	cbz	r4, 800ae82 <_dtoa_r+0x3ba>
 800ae6c:	07e7      	lsls	r7, r4, #31
 800ae6e:	d505      	bpl.n	800ae7c <_dtoa_r+0x3b4>
 800ae70:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ae74:	f7f5 fbbc 	bl	80005f0 <__aeabi_dmul>
 800ae78:	3601      	adds	r6, #1
 800ae7a:	2301      	movs	r3, #1
 800ae7c:	1064      	asrs	r4, r4, #1
 800ae7e:	3508      	adds	r5, #8
 800ae80:	e7f3      	b.n	800ae6a <_dtoa_r+0x3a2>
 800ae82:	b11b      	cbz	r3, 800ae8c <_dtoa_r+0x3c4>
 800ae84:	e9cd 0100 	strd	r0, r1, [sp]
 800ae88:	e000      	b.n	800ae8c <_dtoa_r+0x3c4>
 800ae8a:	2602      	movs	r6, #2
 800ae8c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ae8e:	b1eb      	cbz	r3, 800aecc <_dtoa_r+0x404>
 800ae90:	e9dd 4500 	ldrd	r4, r5, [sp]
 800ae94:	2200      	movs	r2, #0
 800ae96:	4b74      	ldr	r3, [pc, #464]	; (800b068 <_dtoa_r+0x5a0>)
 800ae98:	4620      	mov	r0, r4
 800ae9a:	4629      	mov	r1, r5
 800ae9c:	f7f5 fe1a 	bl	8000ad4 <__aeabi_dcmplt>
 800aea0:	b1a0      	cbz	r0, 800aecc <_dtoa_r+0x404>
 800aea2:	f1b8 0f00 	cmp.w	r8, #0
 800aea6:	d011      	beq.n	800aecc <_dtoa_r+0x404>
 800aea8:	9b03      	ldr	r3, [sp, #12]
 800aeaa:	2b00      	cmp	r3, #0
 800aeac:	f340 80e6 	ble.w	800b07c <_dtoa_r+0x5b4>
 800aeb0:	f10b 33ff 	add.w	r3, fp, #4294967295
 800aeb4:	930a      	str	r3, [sp, #40]	; 0x28
 800aeb6:	2200      	movs	r2, #0
 800aeb8:	4b6c      	ldr	r3, [pc, #432]	; (800b06c <_dtoa_r+0x5a4>)
 800aeba:	4620      	mov	r0, r4
 800aebc:	4629      	mov	r1, r5
 800aebe:	f7f5 fb97 	bl	80005f0 <__aeabi_dmul>
 800aec2:	3601      	adds	r6, #1
 800aec4:	e9cd 0100 	strd	r0, r1, [sp]
 800aec8:	9f03      	ldr	r7, [sp, #12]
 800aeca:	e002      	b.n	800aed2 <_dtoa_r+0x40a>
 800aecc:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 800aed0:	4647      	mov	r7, r8
 800aed2:	4630      	mov	r0, r6
 800aed4:	f7f5 fb26 	bl	8000524 <__aeabi_i2d>
 800aed8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800aedc:	f7f5 fb88 	bl	80005f0 <__aeabi_dmul>
 800aee0:	2200      	movs	r2, #0
 800aee2:	4b63      	ldr	r3, [pc, #396]	; (800b070 <_dtoa_r+0x5a8>)
 800aee4:	f7f5 f9d2 	bl	800028c <__adddf3>
 800aee8:	4604      	mov	r4, r0
 800aeea:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 800aeee:	b9cf      	cbnz	r7, 800af24 <_dtoa_r+0x45c>
 800aef0:	2200      	movs	r2, #0
 800aef2:	4b60      	ldr	r3, [pc, #384]	; (800b074 <_dtoa_r+0x5ac>)
 800aef4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800aef8:	f7f5 f9c6 	bl	8000288 <__aeabi_dsub>
 800aefc:	4622      	mov	r2, r4
 800aefe:	462b      	mov	r3, r5
 800af00:	e9cd 0100 	strd	r0, r1, [sp]
 800af04:	f7f5 fe04 	bl	8000b10 <__aeabi_dcmpgt>
 800af08:	2800      	cmp	r0, #0
 800af0a:	f040 8241 	bne.w	800b390 <_dtoa_r+0x8c8>
 800af0e:	4622      	mov	r2, r4
 800af10:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800af14:	e9dd 0100 	ldrd	r0, r1, [sp]
 800af18:	f7f5 fddc 	bl	8000ad4 <__aeabi_dcmplt>
 800af1c:	2800      	cmp	r0, #0
 800af1e:	f040 822e 	bne.w	800b37e <_dtoa_r+0x8b6>
 800af22:	e0ab      	b.n	800b07c <_dtoa_r+0x5b4>
 800af24:	9a08      	ldr	r2, [sp, #32]
 800af26:	4b4e      	ldr	r3, [pc, #312]	; (800b060 <_dtoa_r+0x598>)
 800af28:	1e79      	subs	r1, r7, #1
 800af2a:	2a00      	cmp	r2, #0
 800af2c:	d04a      	beq.n	800afc4 <_dtoa_r+0x4fc>
 800af2e:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 800af32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af36:	2000      	movs	r0, #0
 800af38:	494f      	ldr	r1, [pc, #316]	; (800b078 <_dtoa_r+0x5b0>)
 800af3a:	f7f5 fc83 	bl	8000844 <__aeabi_ddiv>
 800af3e:	4622      	mov	r2, r4
 800af40:	462b      	mov	r3, r5
 800af42:	f7f5 f9a1 	bl	8000288 <__aeabi_dsub>
 800af46:	9c04      	ldr	r4, [sp, #16]
 800af48:	4605      	mov	r5, r0
 800af4a:	460e      	mov	r6, r1
 800af4c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800af50:	f7f5 fdfe 	bl	8000b50 <__aeabi_d2iz>
 800af54:	9012      	str	r0, [sp, #72]	; 0x48
 800af56:	f7f5 fae5 	bl	8000524 <__aeabi_i2d>
 800af5a:	4602      	mov	r2, r0
 800af5c:	460b      	mov	r3, r1
 800af5e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800af62:	f7f5 f991 	bl	8000288 <__aeabi_dsub>
 800af66:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800af68:	3330      	adds	r3, #48	; 0x30
 800af6a:	f804 3b01 	strb.w	r3, [r4], #1
 800af6e:	462a      	mov	r2, r5
 800af70:	4633      	mov	r3, r6
 800af72:	e9cd 0100 	strd	r0, r1, [sp]
 800af76:	f7f5 fdad 	bl	8000ad4 <__aeabi_dcmplt>
 800af7a:	2800      	cmp	r0, #0
 800af7c:	f040 8321 	bne.w	800b5c2 <_dtoa_r+0xafa>
 800af80:	e9dd 2300 	ldrd	r2, r3, [sp]
 800af84:	2000      	movs	r0, #0
 800af86:	4938      	ldr	r1, [pc, #224]	; (800b068 <_dtoa_r+0x5a0>)
 800af88:	f7f5 f97e 	bl	8000288 <__aeabi_dsub>
 800af8c:	462a      	mov	r2, r5
 800af8e:	4633      	mov	r3, r6
 800af90:	f7f5 fda0 	bl	8000ad4 <__aeabi_dcmplt>
 800af94:	2800      	cmp	r0, #0
 800af96:	f040 80d2 	bne.w	800b13e <_dtoa_r+0x676>
 800af9a:	9b04      	ldr	r3, [sp, #16]
 800af9c:	1ae3      	subs	r3, r4, r3
 800af9e:	42bb      	cmp	r3, r7
 800afa0:	da6c      	bge.n	800b07c <_dtoa_r+0x5b4>
 800afa2:	2200      	movs	r2, #0
 800afa4:	4b31      	ldr	r3, [pc, #196]	; (800b06c <_dtoa_r+0x5a4>)
 800afa6:	4628      	mov	r0, r5
 800afa8:	4631      	mov	r1, r6
 800afaa:	f7f5 fb21 	bl	80005f0 <__aeabi_dmul>
 800afae:	2200      	movs	r2, #0
 800afb0:	4605      	mov	r5, r0
 800afb2:	460e      	mov	r6, r1
 800afb4:	4b2d      	ldr	r3, [pc, #180]	; (800b06c <_dtoa_r+0x5a4>)
 800afb6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800afba:	f7f5 fb19 	bl	80005f0 <__aeabi_dmul>
 800afbe:	e9cd 0100 	strd	r0, r1, [sp]
 800afc2:	e7c3      	b.n	800af4c <_dtoa_r+0x484>
 800afc4:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800afc8:	4622      	mov	r2, r4
 800afca:	462b      	mov	r3, r5
 800afcc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800afd0:	f7f5 fb0e 	bl	80005f0 <__aeabi_dmul>
 800afd4:	9b04      	ldr	r3, [sp, #16]
 800afd6:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
 800afda:	19dc      	adds	r4, r3, r7
 800afdc:	461d      	mov	r5, r3
 800afde:	e9dd 0100 	ldrd	r0, r1, [sp]
 800afe2:	f7f5 fdb5 	bl	8000b50 <__aeabi_d2iz>
 800afe6:	4606      	mov	r6, r0
 800afe8:	f7f5 fa9c 	bl	8000524 <__aeabi_i2d>
 800afec:	3630      	adds	r6, #48	; 0x30
 800afee:	4602      	mov	r2, r0
 800aff0:	460b      	mov	r3, r1
 800aff2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800aff6:	f7f5 f947 	bl	8000288 <__aeabi_dsub>
 800affa:	f805 6b01 	strb.w	r6, [r5], #1
 800affe:	42ac      	cmp	r4, r5
 800b000:	e9cd 0100 	strd	r0, r1, [sp]
 800b004:	f04f 0200 	mov.w	r2, #0
 800b008:	d123      	bne.n	800b052 <_dtoa_r+0x58a>
 800b00a:	4b1b      	ldr	r3, [pc, #108]	; (800b078 <_dtoa_r+0x5b0>)
 800b00c:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 800b010:	f7f5 f93c 	bl	800028c <__adddf3>
 800b014:	4602      	mov	r2, r0
 800b016:	460b      	mov	r3, r1
 800b018:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b01c:	f7f5 fd78 	bl	8000b10 <__aeabi_dcmpgt>
 800b020:	2800      	cmp	r0, #0
 800b022:	f040 808c 	bne.w	800b13e <_dtoa_r+0x676>
 800b026:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 800b02a:	2000      	movs	r0, #0
 800b02c:	4912      	ldr	r1, [pc, #72]	; (800b078 <_dtoa_r+0x5b0>)
 800b02e:	f7f5 f92b 	bl	8000288 <__aeabi_dsub>
 800b032:	4602      	mov	r2, r0
 800b034:	460b      	mov	r3, r1
 800b036:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b03a:	f7f5 fd4b 	bl	8000ad4 <__aeabi_dcmplt>
 800b03e:	b1e8      	cbz	r0, 800b07c <_dtoa_r+0x5b4>
 800b040:	f814 3c01 	ldrb.w	r3, [r4, #-1]
 800b044:	2b30      	cmp	r3, #48	; 0x30
 800b046:	f104 32ff 	add.w	r2, r4, #4294967295
 800b04a:	f040 82ba 	bne.w	800b5c2 <_dtoa_r+0xafa>
 800b04e:	4614      	mov	r4, r2
 800b050:	e7f6      	b.n	800b040 <_dtoa_r+0x578>
 800b052:	4b06      	ldr	r3, [pc, #24]	; (800b06c <_dtoa_r+0x5a4>)
 800b054:	f7f5 facc 	bl	80005f0 <__aeabi_dmul>
 800b058:	e9cd 0100 	strd	r0, r1, [sp]
 800b05c:	e7bf      	b.n	800afde <_dtoa_r+0x516>
 800b05e:	bf00      	nop
 800b060:	0800c428 	.word	0x0800c428
 800b064:	0800c4f0 	.word	0x0800c4f0
 800b068:	3ff00000 	.word	0x3ff00000
 800b06c:	40240000 	.word	0x40240000
 800b070:	401c0000 	.word	0x401c0000
 800b074:	40140000 	.word	0x40140000
 800b078:	3fe00000 	.word	0x3fe00000
 800b07c:	e9dd 340e 	ldrd	r3, r4, [sp, #56]	; 0x38
 800b080:	e88d 0018 	stmia.w	sp, {r3, r4}
 800b084:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b086:	2b00      	cmp	r3, #0
 800b088:	db7c      	blt.n	800b184 <_dtoa_r+0x6bc>
 800b08a:	f1bb 0f0e 	cmp.w	fp, #14
 800b08e:	dc79      	bgt.n	800b184 <_dtoa_r+0x6bc>
 800b090:	4b8f      	ldr	r3, [pc, #572]	; (800b2d0 <_dtoa_r+0x808>)
 800b092:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800b096:	e9d3 6700 	ldrd	r6, r7, [r3]
 800b09a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b09c:	2b00      	cmp	r3, #0
 800b09e:	da14      	bge.n	800b0ca <_dtoa_r+0x602>
 800b0a0:	f1b8 0f00 	cmp.w	r8, #0
 800b0a4:	dc11      	bgt.n	800b0ca <_dtoa_r+0x602>
 800b0a6:	f040 816c 	bne.w	800b382 <_dtoa_r+0x8ba>
 800b0aa:	2200      	movs	r2, #0
 800b0ac:	4b89      	ldr	r3, [pc, #548]	; (800b2d4 <_dtoa_r+0x80c>)
 800b0ae:	4630      	mov	r0, r6
 800b0b0:	4639      	mov	r1, r7
 800b0b2:	f7f5 fa9d 	bl	80005f0 <__aeabi_dmul>
 800b0b6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b0ba:	f7f5 fd1f 	bl	8000afc <__aeabi_dcmpge>
 800b0be:	4645      	mov	r5, r8
 800b0c0:	4646      	mov	r6, r8
 800b0c2:	2800      	cmp	r0, #0
 800b0c4:	f040 815f 	bne.w	800b386 <_dtoa_r+0x8be>
 800b0c8:	e166      	b.n	800b398 <_dtoa_r+0x8d0>
 800b0ca:	9c04      	ldr	r4, [sp, #16]
 800b0cc:	4632      	mov	r2, r6
 800b0ce:	463b      	mov	r3, r7
 800b0d0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b0d4:	f7f5 fbb6 	bl	8000844 <__aeabi_ddiv>
 800b0d8:	f7f5 fd3a 	bl	8000b50 <__aeabi_d2iz>
 800b0dc:	4605      	mov	r5, r0
 800b0de:	f7f5 fa21 	bl	8000524 <__aeabi_i2d>
 800b0e2:	4632      	mov	r2, r6
 800b0e4:	463b      	mov	r3, r7
 800b0e6:	f7f5 fa83 	bl	80005f0 <__aeabi_dmul>
 800b0ea:	460b      	mov	r3, r1
 800b0ec:	4602      	mov	r2, r0
 800b0ee:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b0f2:	f7f5 f8c9 	bl	8000288 <__aeabi_dsub>
 800b0f6:	f105 0e30 	add.w	lr, r5, #48	; 0x30
 800b0fa:	f804 eb01 	strb.w	lr, [r4], #1
 800b0fe:	9b04      	ldr	r3, [sp, #16]
 800b100:	ebc3 0e04 	rsb	lr, r3, r4
 800b104:	45f0      	cmp	r8, lr
 800b106:	e9cd 0100 	strd	r0, r1, [sp]
 800b10a:	d12e      	bne.n	800b16a <_dtoa_r+0x6a2>
 800b10c:	4602      	mov	r2, r0
 800b10e:	460b      	mov	r3, r1
 800b110:	f7f5 f8bc 	bl	800028c <__adddf3>
 800b114:	4680      	mov	r8, r0
 800b116:	4689      	mov	r9, r1
 800b118:	4602      	mov	r2, r0
 800b11a:	460b      	mov	r3, r1
 800b11c:	4630      	mov	r0, r6
 800b11e:	4639      	mov	r1, r7
 800b120:	f7f5 fcd8 	bl	8000ad4 <__aeabi_dcmplt>
 800b124:	b978      	cbnz	r0, 800b146 <_dtoa_r+0x67e>
 800b126:	4642      	mov	r2, r8
 800b128:	464b      	mov	r3, r9
 800b12a:	4630      	mov	r0, r6
 800b12c:	4639      	mov	r1, r7
 800b12e:	f7f5 fcc7 	bl	8000ac0 <__aeabi_dcmpeq>
 800b132:	2800      	cmp	r0, #0
 800b134:	f000 8247 	beq.w	800b5c6 <_dtoa_r+0xafe>
 800b138:	07e9      	lsls	r1, r5, #31
 800b13a:	d404      	bmi.n	800b146 <_dtoa_r+0x67e>
 800b13c:	e243      	b.n	800b5c6 <_dtoa_r+0xafe>
 800b13e:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 800b142:	e000      	b.n	800b146 <_dtoa_r+0x67e>
 800b144:	461c      	mov	r4, r3
 800b146:	f814 2c01 	ldrb.w	r2, [r4, #-1]
 800b14a:	2a39      	cmp	r2, #57	; 0x39
 800b14c:	f104 33ff 	add.w	r3, r4, #4294967295
 800b150:	d107      	bne.n	800b162 <_dtoa_r+0x69a>
 800b152:	9a04      	ldr	r2, [sp, #16]
 800b154:	429a      	cmp	r2, r3
 800b156:	d1f5      	bne.n	800b144 <_dtoa_r+0x67c>
 800b158:	9904      	ldr	r1, [sp, #16]
 800b15a:	2230      	movs	r2, #48	; 0x30
 800b15c:	f10b 0b01 	add.w	fp, fp, #1
 800b160:	700a      	strb	r2, [r1, #0]
 800b162:	781a      	ldrb	r2, [r3, #0]
 800b164:	3201      	adds	r2, #1
 800b166:	701a      	strb	r2, [r3, #0]
 800b168:	e22d      	b.n	800b5c6 <_dtoa_r+0xafe>
 800b16a:	2200      	movs	r2, #0
 800b16c:	4b5a      	ldr	r3, [pc, #360]	; (800b2d8 <_dtoa_r+0x810>)
 800b16e:	f7f5 fa3f 	bl	80005f0 <__aeabi_dmul>
 800b172:	2200      	movs	r2, #0
 800b174:	2300      	movs	r3, #0
 800b176:	e9cd 0100 	strd	r0, r1, [sp]
 800b17a:	f7f5 fca1 	bl	8000ac0 <__aeabi_dcmpeq>
 800b17e:	2800      	cmp	r0, #0
 800b180:	d0a4      	beq.n	800b0cc <_dtoa_r+0x604>
 800b182:	e220      	b.n	800b5c6 <_dtoa_r+0xafe>
 800b184:	9a08      	ldr	r2, [sp, #32]
 800b186:	2a00      	cmp	r2, #0
 800b188:	d02d      	beq.n	800b1e6 <_dtoa_r+0x71e>
 800b18a:	9a06      	ldr	r2, [sp, #24]
 800b18c:	2a01      	cmp	r2, #1
 800b18e:	dc0a      	bgt.n	800b1a6 <_dtoa_r+0x6de>
 800b190:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800b192:	b112      	cbz	r2, 800b19a <_dtoa_r+0x6d2>
 800b194:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800b198:	e002      	b.n	800b1a0 <_dtoa_r+0x6d8>
 800b19a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b19c:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800b1a0:	9d07      	ldr	r5, [sp, #28]
 800b1a2:	464c      	mov	r4, r9
 800b1a4:	e015      	b.n	800b1d2 <_dtoa_r+0x70a>
 800b1a6:	9b07      	ldr	r3, [sp, #28]
 800b1a8:	f108 35ff 	add.w	r5, r8, #4294967295
 800b1ac:	42ab      	cmp	r3, r5
 800b1ae:	bfbf      	itttt	lt
 800b1b0:	9b07      	ldrlt	r3, [sp, #28]
 800b1b2:	9507      	strlt	r5, [sp, #28]
 800b1b4:	1aea      	sublt	r2, r5, r3
 800b1b6:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 800b1b8:	bfb7      	itett	lt
 800b1ba:	189b      	addlt	r3, r3, r2
 800b1bc:	1b5d      	subge	r5, r3, r5
 800b1be:	930c      	strlt	r3, [sp, #48]	; 0x30
 800b1c0:	2500      	movlt	r5, #0
 800b1c2:	f1b8 0f00 	cmp.w	r8, #0
 800b1c6:	bfb9      	ittee	lt
 800b1c8:	ebc8 0409 	rsblt	r4, r8, r9
 800b1cc:	2300      	movlt	r3, #0
 800b1ce:	464c      	movge	r4, r9
 800b1d0:	4643      	movge	r3, r8
 800b1d2:	9a05      	ldr	r2, [sp, #20]
 800b1d4:	2101      	movs	r1, #1
 800b1d6:	441a      	add	r2, r3
 800b1d8:	4650      	mov	r0, sl
 800b1da:	4499      	add	r9, r3
 800b1dc:	9205      	str	r2, [sp, #20]
 800b1de:	f000 fbff 	bl	800b9e0 <__i2b>
 800b1e2:	4606      	mov	r6, r0
 800b1e4:	e002      	b.n	800b1ec <_dtoa_r+0x724>
 800b1e6:	9d07      	ldr	r5, [sp, #28]
 800b1e8:	9e08      	ldr	r6, [sp, #32]
 800b1ea:	464c      	mov	r4, r9
 800b1ec:	b15c      	cbz	r4, 800b206 <_dtoa_r+0x73e>
 800b1ee:	9b05      	ldr	r3, [sp, #20]
 800b1f0:	2b00      	cmp	r3, #0
 800b1f2:	dd08      	ble.n	800b206 <_dtoa_r+0x73e>
 800b1f4:	42a3      	cmp	r3, r4
 800b1f6:	9a05      	ldr	r2, [sp, #20]
 800b1f8:	bfa8      	it	ge
 800b1fa:	4623      	movge	r3, r4
 800b1fc:	ebc3 0909 	rsb	r9, r3, r9
 800b200:	1ae4      	subs	r4, r4, r3
 800b202:	1ad3      	subs	r3, r2, r3
 800b204:	9305      	str	r3, [sp, #20]
 800b206:	9b07      	ldr	r3, [sp, #28]
 800b208:	2b00      	cmp	r3, #0
 800b20a:	dd1d      	ble.n	800b248 <_dtoa_r+0x780>
 800b20c:	9b08      	ldr	r3, [sp, #32]
 800b20e:	b1ab      	cbz	r3, 800b23c <_dtoa_r+0x774>
 800b210:	b185      	cbz	r5, 800b234 <_dtoa_r+0x76c>
 800b212:	4631      	mov	r1, r6
 800b214:	462a      	mov	r2, r5
 800b216:	4650      	mov	r0, sl
 800b218:	f000 fc7c 	bl	800bb14 <__pow5mult>
 800b21c:	9a02      	ldr	r2, [sp, #8]
 800b21e:	4601      	mov	r1, r0
 800b220:	4606      	mov	r6, r0
 800b222:	4650      	mov	r0, sl
 800b224:	f000 fbe5 	bl	800b9f2 <__multiply>
 800b228:	9902      	ldr	r1, [sp, #8]
 800b22a:	4607      	mov	r7, r0
 800b22c:	4650      	mov	r0, sl
 800b22e:	f000 fb38 	bl	800b8a2 <_Bfree>
 800b232:	9702      	str	r7, [sp, #8]
 800b234:	9b07      	ldr	r3, [sp, #28]
 800b236:	1b5a      	subs	r2, r3, r5
 800b238:	d006      	beq.n	800b248 <_dtoa_r+0x780>
 800b23a:	e000      	b.n	800b23e <_dtoa_r+0x776>
 800b23c:	9a07      	ldr	r2, [sp, #28]
 800b23e:	9902      	ldr	r1, [sp, #8]
 800b240:	4650      	mov	r0, sl
 800b242:	f000 fc67 	bl	800bb14 <__pow5mult>
 800b246:	9002      	str	r0, [sp, #8]
 800b248:	2101      	movs	r1, #1
 800b24a:	4650      	mov	r0, sl
 800b24c:	f000 fbc8 	bl	800b9e0 <__i2b>
 800b250:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b252:	4605      	mov	r5, r0
 800b254:	b35b      	cbz	r3, 800b2ae <_dtoa_r+0x7e6>
 800b256:	461a      	mov	r2, r3
 800b258:	4601      	mov	r1, r0
 800b25a:	4650      	mov	r0, sl
 800b25c:	f000 fc5a 	bl	800bb14 <__pow5mult>
 800b260:	9b06      	ldr	r3, [sp, #24]
 800b262:	2b01      	cmp	r3, #1
 800b264:	4605      	mov	r5, r0
 800b266:	dc18      	bgt.n	800b29a <_dtoa_r+0x7d2>
 800b268:	9b00      	ldr	r3, [sp, #0]
 800b26a:	b983      	cbnz	r3, 800b28e <_dtoa_r+0x7c6>
 800b26c:	9b01      	ldr	r3, [sp, #4]
 800b26e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b272:	b973      	cbnz	r3, 800b292 <_dtoa_r+0x7ca>
 800b274:	9b01      	ldr	r3, [sp, #4]
 800b276:	f023 4700 	bic.w	r7, r3, #2147483648	; 0x80000000
 800b27a:	0d3f      	lsrs	r7, r7, #20
 800b27c:	053f      	lsls	r7, r7, #20
 800b27e:	b14f      	cbz	r7, 800b294 <_dtoa_r+0x7cc>
 800b280:	9b05      	ldr	r3, [sp, #20]
 800b282:	3301      	adds	r3, #1
 800b284:	f109 0901 	add.w	r9, r9, #1
 800b288:	9305      	str	r3, [sp, #20]
 800b28a:	2701      	movs	r7, #1
 800b28c:	e002      	b.n	800b294 <_dtoa_r+0x7cc>
 800b28e:	2700      	movs	r7, #0
 800b290:	e000      	b.n	800b294 <_dtoa_r+0x7cc>
 800b292:	9f00      	ldr	r7, [sp, #0]
 800b294:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b296:	b173      	cbz	r3, 800b2b6 <_dtoa_r+0x7ee>
 800b298:	e000      	b.n	800b29c <_dtoa_r+0x7d4>
 800b29a:	2700      	movs	r7, #0
 800b29c:	692b      	ldr	r3, [r5, #16]
 800b29e:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800b2a2:	6918      	ldr	r0, [r3, #16]
 800b2a4:	f000 fb4f 	bl	800b946 <__hi0bits>
 800b2a8:	f1c0 0020 	rsb	r0, r0, #32
 800b2ac:	e004      	b.n	800b2b8 <_dtoa_r+0x7f0>
 800b2ae:	9b06      	ldr	r3, [sp, #24]
 800b2b0:	2b01      	cmp	r3, #1
 800b2b2:	ddd9      	ble.n	800b268 <_dtoa_r+0x7a0>
 800b2b4:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 800b2b6:	2001      	movs	r0, #1
 800b2b8:	9b05      	ldr	r3, [sp, #20]
 800b2ba:	4418      	add	r0, r3
 800b2bc:	f010 001f 	ands.w	r0, r0, #31
 800b2c0:	d00e      	beq.n	800b2e0 <_dtoa_r+0x818>
 800b2c2:	f1c0 0320 	rsb	r3, r0, #32
 800b2c6:	2b04      	cmp	r3, #4
 800b2c8:	dd08      	ble.n	800b2dc <_dtoa_r+0x814>
 800b2ca:	f1c0 001c 	rsb	r0, r0, #28
 800b2ce:	e008      	b.n	800b2e2 <_dtoa_r+0x81a>
 800b2d0:	0800c428 	.word	0x0800c428
 800b2d4:	40140000 	.word	0x40140000
 800b2d8:	40240000 	.word	0x40240000
 800b2dc:	d006      	beq.n	800b2ec <_dtoa_r+0x824>
 800b2de:	4618      	mov	r0, r3
 800b2e0:	301c      	adds	r0, #28
 800b2e2:	9b05      	ldr	r3, [sp, #20]
 800b2e4:	4403      	add	r3, r0
 800b2e6:	4481      	add	r9, r0
 800b2e8:	4404      	add	r4, r0
 800b2ea:	9305      	str	r3, [sp, #20]
 800b2ec:	f1b9 0f00 	cmp.w	r9, #0
 800b2f0:	dd05      	ble.n	800b2fe <_dtoa_r+0x836>
 800b2f2:	464a      	mov	r2, r9
 800b2f4:	9902      	ldr	r1, [sp, #8]
 800b2f6:	4650      	mov	r0, sl
 800b2f8:	f000 fc5a 	bl	800bbb0 <__lshift>
 800b2fc:	9002      	str	r0, [sp, #8]
 800b2fe:	9b05      	ldr	r3, [sp, #20]
 800b300:	2b00      	cmp	r3, #0
 800b302:	dd05      	ble.n	800b310 <_dtoa_r+0x848>
 800b304:	4629      	mov	r1, r5
 800b306:	461a      	mov	r2, r3
 800b308:	4650      	mov	r0, sl
 800b30a:	f000 fc51 	bl	800bbb0 <__lshift>
 800b30e:	4605      	mov	r5, r0
 800b310:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b312:	b1eb      	cbz	r3, 800b350 <_dtoa_r+0x888>
 800b314:	4629      	mov	r1, r5
 800b316:	9802      	ldr	r0, [sp, #8]
 800b318:	f000 fc9b 	bl	800bc52 <__mcmp>
 800b31c:	2800      	cmp	r0, #0
 800b31e:	da17      	bge.n	800b350 <_dtoa_r+0x888>
 800b320:	2300      	movs	r3, #0
 800b322:	220a      	movs	r2, #10
 800b324:	9902      	ldr	r1, [sp, #8]
 800b326:	4650      	mov	r0, sl
 800b328:	f000 fad2 	bl	800b8d0 <__multadd>
 800b32c:	9b08      	ldr	r3, [sp, #32]
 800b32e:	9002      	str	r0, [sp, #8]
 800b330:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b334:	2b00      	cmp	r3, #0
 800b336:	f000 8158 	beq.w	800b5ea <_dtoa_r+0xb22>
 800b33a:	2300      	movs	r3, #0
 800b33c:	4631      	mov	r1, r6
 800b33e:	220a      	movs	r2, #10
 800b340:	4650      	mov	r0, sl
 800b342:	f000 fac5 	bl	800b8d0 <__multadd>
 800b346:	9b03      	ldr	r3, [sp, #12]
 800b348:	2b00      	cmp	r3, #0
 800b34a:	4606      	mov	r6, r0
 800b34c:	dc37      	bgt.n	800b3be <_dtoa_r+0x8f6>
 800b34e:	e033      	b.n	800b3b8 <_dtoa_r+0x8f0>
 800b350:	f1b8 0f00 	cmp.w	r8, #0
 800b354:	dc2a      	bgt.n	800b3ac <_dtoa_r+0x8e4>
 800b356:	9b06      	ldr	r3, [sp, #24]
 800b358:	2b02      	cmp	r3, #2
 800b35a:	dd27      	ble.n	800b3ac <_dtoa_r+0x8e4>
 800b35c:	f8cd 800c 	str.w	r8, [sp, #12]
 800b360:	9b03      	ldr	r3, [sp, #12]
 800b362:	b983      	cbnz	r3, 800b386 <_dtoa_r+0x8be>
 800b364:	4629      	mov	r1, r5
 800b366:	2205      	movs	r2, #5
 800b368:	4650      	mov	r0, sl
 800b36a:	f000 fab1 	bl	800b8d0 <__multadd>
 800b36e:	4601      	mov	r1, r0
 800b370:	4605      	mov	r5, r0
 800b372:	9802      	ldr	r0, [sp, #8]
 800b374:	f000 fc6d 	bl	800bc52 <__mcmp>
 800b378:	2800      	cmp	r0, #0
 800b37a:	dc0d      	bgt.n	800b398 <_dtoa_r+0x8d0>
 800b37c:	e003      	b.n	800b386 <_dtoa_r+0x8be>
 800b37e:	463d      	mov	r5, r7
 800b380:	e000      	b.n	800b384 <_dtoa_r+0x8bc>
 800b382:	2500      	movs	r5, #0
 800b384:	462e      	mov	r6, r5
 800b386:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b388:	9c04      	ldr	r4, [sp, #16]
 800b38a:	ea6f 0b03 	mvn.w	fp, r3
 800b38e:	e00a      	b.n	800b3a6 <_dtoa_r+0x8de>
 800b390:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 800b394:	463d      	mov	r5, r7
 800b396:	463e      	mov	r6, r7
 800b398:	9b04      	ldr	r3, [sp, #16]
 800b39a:	9a04      	ldr	r2, [sp, #16]
 800b39c:	1c5c      	adds	r4, r3, #1
 800b39e:	2331      	movs	r3, #49	; 0x31
 800b3a0:	7013      	strb	r3, [r2, #0]
 800b3a2:	f10b 0b01 	add.w	fp, fp, #1
 800b3a6:	46b0      	mov	r8, r6
 800b3a8:	2600      	movs	r6, #0
 800b3aa:	e0f7      	b.n	800b59c <_dtoa_r+0xad4>
 800b3ac:	9b08      	ldr	r3, [sp, #32]
 800b3ae:	f8cd 800c 	str.w	r8, [sp, #12]
 800b3b2:	b923      	cbnz	r3, 800b3be <_dtoa_r+0x8f6>
 800b3b4:	9c04      	ldr	r4, [sp, #16]
 800b3b6:	e0b1      	b.n	800b51c <_dtoa_r+0xa54>
 800b3b8:	9b06      	ldr	r3, [sp, #24]
 800b3ba:	2b02      	cmp	r3, #2
 800b3bc:	dcd0      	bgt.n	800b360 <_dtoa_r+0x898>
 800b3be:	2c00      	cmp	r4, #0
 800b3c0:	dd05      	ble.n	800b3ce <_dtoa_r+0x906>
 800b3c2:	4631      	mov	r1, r6
 800b3c4:	4622      	mov	r2, r4
 800b3c6:	4650      	mov	r0, sl
 800b3c8:	f000 fbf2 	bl	800bbb0 <__lshift>
 800b3cc:	4606      	mov	r6, r0
 800b3ce:	b19f      	cbz	r7, 800b3f8 <_dtoa_r+0x930>
 800b3d0:	6871      	ldr	r1, [r6, #4]
 800b3d2:	4650      	mov	r0, sl
 800b3d4:	f000 fa30 	bl	800b838 <_Balloc>
 800b3d8:	6932      	ldr	r2, [r6, #16]
 800b3da:	3202      	adds	r2, #2
 800b3dc:	4604      	mov	r4, r0
 800b3de:	0092      	lsls	r2, r2, #2
 800b3e0:	f106 010c 	add.w	r1, r6, #12
 800b3e4:	300c      	adds	r0, #12
 800b3e6:	f7fe fad9 	bl	800999c <memcpy>
 800b3ea:	2201      	movs	r2, #1
 800b3ec:	4621      	mov	r1, r4
 800b3ee:	4650      	mov	r0, sl
 800b3f0:	f000 fbde 	bl	800bbb0 <__lshift>
 800b3f4:	4680      	mov	r8, r0
 800b3f6:	e000      	b.n	800b3fa <_dtoa_r+0x932>
 800b3f8:	46b0      	mov	r8, r6
 800b3fa:	9b00      	ldr	r3, [sp, #0]
 800b3fc:	f8dd 9010 	ldr.w	r9, [sp, #16]
 800b400:	f003 0301 	and.w	r3, r3, #1
 800b404:	9305      	str	r3, [sp, #20]
 800b406:	4629      	mov	r1, r5
 800b408:	9802      	ldr	r0, [sp, #8]
 800b40a:	f7ff facb 	bl	800a9a4 <quorem>
 800b40e:	4631      	mov	r1, r6
 800b410:	4604      	mov	r4, r0
 800b412:	f100 0730 	add.w	r7, r0, #48	; 0x30
 800b416:	9802      	ldr	r0, [sp, #8]
 800b418:	f000 fc1b 	bl	800bc52 <__mcmp>
 800b41c:	4642      	mov	r2, r8
 800b41e:	9000      	str	r0, [sp, #0]
 800b420:	4629      	mov	r1, r5
 800b422:	4650      	mov	r0, sl
 800b424:	f000 fc31 	bl	800bc8a <__mdiff>
 800b428:	68c3      	ldr	r3, [r0, #12]
 800b42a:	4602      	mov	r2, r0
 800b42c:	b93b      	cbnz	r3, 800b43e <_dtoa_r+0x976>
 800b42e:	4601      	mov	r1, r0
 800b430:	9007      	str	r0, [sp, #28]
 800b432:	9802      	ldr	r0, [sp, #8]
 800b434:	f000 fc0d 	bl	800bc52 <__mcmp>
 800b438:	9a07      	ldr	r2, [sp, #28]
 800b43a:	4603      	mov	r3, r0
 800b43c:	e000      	b.n	800b440 <_dtoa_r+0x978>
 800b43e:	2301      	movs	r3, #1
 800b440:	4611      	mov	r1, r2
 800b442:	4650      	mov	r0, sl
 800b444:	9307      	str	r3, [sp, #28]
 800b446:	f000 fa2c 	bl	800b8a2 <_Bfree>
 800b44a:	9b07      	ldr	r3, [sp, #28]
 800b44c:	b94b      	cbnz	r3, 800b462 <_dtoa_r+0x99a>
 800b44e:	9a06      	ldr	r2, [sp, #24]
 800b450:	b93a      	cbnz	r2, 800b462 <_dtoa_r+0x99a>
 800b452:	9a05      	ldr	r2, [sp, #20]
 800b454:	b92a      	cbnz	r2, 800b462 <_dtoa_r+0x99a>
 800b456:	2f39      	cmp	r7, #57	; 0x39
 800b458:	d028      	beq.n	800b4ac <_dtoa_r+0x9e4>
 800b45a:	9b00      	ldr	r3, [sp, #0]
 800b45c:	2b00      	cmp	r3, #0
 800b45e:	dc1a      	bgt.n	800b496 <_dtoa_r+0x9ce>
 800b460:	e01b      	b.n	800b49a <_dtoa_r+0x9d2>
 800b462:	9a00      	ldr	r2, [sp, #0]
 800b464:	2a00      	cmp	r2, #0
 800b466:	db04      	blt.n	800b472 <_dtoa_r+0x9aa>
 800b468:	d11a      	bne.n	800b4a0 <_dtoa_r+0x9d8>
 800b46a:	9a06      	ldr	r2, [sp, #24]
 800b46c:	b9c2      	cbnz	r2, 800b4a0 <_dtoa_r+0x9d8>
 800b46e:	9a05      	ldr	r2, [sp, #20]
 800b470:	b9b2      	cbnz	r2, 800b4a0 <_dtoa_r+0x9d8>
 800b472:	2b00      	cmp	r3, #0
 800b474:	dd11      	ble.n	800b49a <_dtoa_r+0x9d2>
 800b476:	2201      	movs	r2, #1
 800b478:	9902      	ldr	r1, [sp, #8]
 800b47a:	4650      	mov	r0, sl
 800b47c:	f000 fb98 	bl	800bbb0 <__lshift>
 800b480:	4629      	mov	r1, r5
 800b482:	9002      	str	r0, [sp, #8]
 800b484:	f000 fbe5 	bl	800bc52 <__mcmp>
 800b488:	2800      	cmp	r0, #0
 800b48a:	dc02      	bgt.n	800b492 <_dtoa_r+0x9ca>
 800b48c:	d105      	bne.n	800b49a <_dtoa_r+0x9d2>
 800b48e:	07fa      	lsls	r2, r7, #31
 800b490:	d503      	bpl.n	800b49a <_dtoa_r+0x9d2>
 800b492:	2f39      	cmp	r7, #57	; 0x39
 800b494:	d00a      	beq.n	800b4ac <_dtoa_r+0x9e4>
 800b496:	f104 0731 	add.w	r7, r4, #49	; 0x31
 800b49a:	f109 0401 	add.w	r4, r9, #1
 800b49e:	e00c      	b.n	800b4ba <_dtoa_r+0x9f2>
 800b4a0:	2b00      	cmp	r3, #0
 800b4a2:	f109 0401 	add.w	r4, r9, #1
 800b4a6:	dd0b      	ble.n	800b4c0 <_dtoa_r+0x9f8>
 800b4a8:	2f39      	cmp	r7, #57	; 0x39
 800b4aa:	d105      	bne.n	800b4b8 <_dtoa_r+0x9f0>
 800b4ac:	2339      	movs	r3, #57	; 0x39
 800b4ae:	f889 3000 	strb.w	r3, [r9]
 800b4b2:	f109 0901 	add.w	r9, r9, #1
 800b4b6:	e054      	b.n	800b562 <_dtoa_r+0xa9a>
 800b4b8:	3701      	adds	r7, #1
 800b4ba:	f889 7000 	strb.w	r7, [r9]
 800b4be:	e06d      	b.n	800b59c <_dtoa_r+0xad4>
 800b4c0:	9b04      	ldr	r3, [sp, #16]
 800b4c2:	9a03      	ldr	r2, [sp, #12]
 800b4c4:	f804 7c01 	strb.w	r7, [r4, #-1]
 800b4c8:	1ae3      	subs	r3, r4, r3
 800b4ca:	4293      	cmp	r3, r2
 800b4cc:	46a1      	mov	r9, r4
 800b4ce:	d03a      	beq.n	800b546 <_dtoa_r+0xa7e>
 800b4d0:	2300      	movs	r3, #0
 800b4d2:	220a      	movs	r2, #10
 800b4d4:	9902      	ldr	r1, [sp, #8]
 800b4d6:	4650      	mov	r0, sl
 800b4d8:	f000 f9fa 	bl	800b8d0 <__multadd>
 800b4dc:	4546      	cmp	r6, r8
 800b4de:	9002      	str	r0, [sp, #8]
 800b4e0:	f04f 0300 	mov.w	r3, #0
 800b4e4:	f04f 020a 	mov.w	r2, #10
 800b4e8:	4631      	mov	r1, r6
 800b4ea:	4650      	mov	r0, sl
 800b4ec:	d104      	bne.n	800b4f8 <_dtoa_r+0xa30>
 800b4ee:	f000 f9ef 	bl	800b8d0 <__multadd>
 800b4f2:	4606      	mov	r6, r0
 800b4f4:	4680      	mov	r8, r0
 800b4f6:	e786      	b.n	800b406 <_dtoa_r+0x93e>
 800b4f8:	f000 f9ea 	bl	800b8d0 <__multadd>
 800b4fc:	4641      	mov	r1, r8
 800b4fe:	4606      	mov	r6, r0
 800b500:	2300      	movs	r3, #0
 800b502:	220a      	movs	r2, #10
 800b504:	4650      	mov	r0, sl
 800b506:	f000 f9e3 	bl	800b8d0 <__multadd>
 800b50a:	4680      	mov	r8, r0
 800b50c:	e77b      	b.n	800b406 <_dtoa_r+0x93e>
 800b50e:	2300      	movs	r3, #0
 800b510:	220a      	movs	r2, #10
 800b512:	9902      	ldr	r1, [sp, #8]
 800b514:	4650      	mov	r0, sl
 800b516:	f000 f9db 	bl	800b8d0 <__multadd>
 800b51a:	9002      	str	r0, [sp, #8]
 800b51c:	4629      	mov	r1, r5
 800b51e:	9802      	ldr	r0, [sp, #8]
 800b520:	f7ff fa40 	bl	800a9a4 <quorem>
 800b524:	f100 0730 	add.w	r7, r0, #48	; 0x30
 800b528:	f804 7b01 	strb.w	r7, [r4], #1
 800b52c:	9b04      	ldr	r3, [sp, #16]
 800b52e:	9a03      	ldr	r2, [sp, #12]
 800b530:	1ae3      	subs	r3, r4, r3
 800b532:	4293      	cmp	r3, r2
 800b534:	dbeb      	blt.n	800b50e <_dtoa_r+0xa46>
 800b536:	9b04      	ldr	r3, [sp, #16]
 800b538:	2a01      	cmp	r2, #1
 800b53a:	bfac      	ite	ge
 800b53c:	189b      	addge	r3, r3, r2
 800b53e:	3301      	addlt	r3, #1
 800b540:	46b0      	mov	r8, r6
 800b542:	4699      	mov	r9, r3
 800b544:	2600      	movs	r6, #0
 800b546:	2201      	movs	r2, #1
 800b548:	9902      	ldr	r1, [sp, #8]
 800b54a:	4650      	mov	r0, sl
 800b54c:	f000 fb30 	bl	800bbb0 <__lshift>
 800b550:	4629      	mov	r1, r5
 800b552:	9002      	str	r0, [sp, #8]
 800b554:	f000 fb7d 	bl	800bc52 <__mcmp>
 800b558:	2800      	cmp	r0, #0
 800b55a:	dc02      	bgt.n	800b562 <_dtoa_r+0xa9a>
 800b55c:	d115      	bne.n	800b58a <_dtoa_r+0xac2>
 800b55e:	07fb      	lsls	r3, r7, #31
 800b560:	d513      	bpl.n	800b58a <_dtoa_r+0xac2>
 800b562:	464c      	mov	r4, r9
 800b564:	f814 3c01 	ldrb.w	r3, [r4, #-1]
 800b568:	2b39      	cmp	r3, #57	; 0x39
 800b56a:	f104 32ff 	add.w	r2, r4, #4294967295
 800b56e:	d109      	bne.n	800b584 <_dtoa_r+0xabc>
 800b570:	9b04      	ldr	r3, [sp, #16]
 800b572:	4293      	cmp	r3, r2
 800b574:	d104      	bne.n	800b580 <_dtoa_r+0xab8>
 800b576:	f10b 0b01 	add.w	fp, fp, #1
 800b57a:	2331      	movs	r3, #49	; 0x31
 800b57c:	9a04      	ldr	r2, [sp, #16]
 800b57e:	e002      	b.n	800b586 <_dtoa_r+0xabe>
 800b580:	4614      	mov	r4, r2
 800b582:	e7ef      	b.n	800b564 <_dtoa_r+0xa9c>
 800b584:	3301      	adds	r3, #1
 800b586:	7013      	strb	r3, [r2, #0]
 800b588:	e008      	b.n	800b59c <_dtoa_r+0xad4>
 800b58a:	464c      	mov	r4, r9
 800b58c:	f814 3c01 	ldrb.w	r3, [r4, #-1]
 800b590:	2b30      	cmp	r3, #48	; 0x30
 800b592:	f104 32ff 	add.w	r2, r4, #4294967295
 800b596:	d101      	bne.n	800b59c <_dtoa_r+0xad4>
 800b598:	4614      	mov	r4, r2
 800b59a:	e7f7      	b.n	800b58c <_dtoa_r+0xac4>
 800b59c:	4629      	mov	r1, r5
 800b59e:	4650      	mov	r0, sl
 800b5a0:	f000 f97f 	bl	800b8a2 <_Bfree>
 800b5a4:	f1b8 0f00 	cmp.w	r8, #0
 800b5a8:	d00d      	beq.n	800b5c6 <_dtoa_r+0xafe>
 800b5aa:	b12e      	cbz	r6, 800b5b8 <_dtoa_r+0xaf0>
 800b5ac:	4546      	cmp	r6, r8
 800b5ae:	d003      	beq.n	800b5b8 <_dtoa_r+0xaf0>
 800b5b0:	4631      	mov	r1, r6
 800b5b2:	4650      	mov	r0, sl
 800b5b4:	f000 f975 	bl	800b8a2 <_Bfree>
 800b5b8:	4641      	mov	r1, r8
 800b5ba:	4650      	mov	r0, sl
 800b5bc:	f000 f971 	bl	800b8a2 <_Bfree>
 800b5c0:	e001      	b.n	800b5c6 <_dtoa_r+0xafe>
 800b5c2:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 800b5c6:	9902      	ldr	r1, [sp, #8]
 800b5c8:	4650      	mov	r0, sl
 800b5ca:	f000 f96a 	bl	800b8a2 <_Bfree>
 800b5ce:	2300      	movs	r3, #0
 800b5d0:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b5d2:	7023      	strb	r3, [r4, #0]
 800b5d4:	f10b 0301 	add.w	r3, fp, #1
 800b5d8:	6013      	str	r3, [r2, #0]
 800b5da:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b5dc:	b11b      	cbz	r3, 800b5e6 <_dtoa_r+0xb1e>
 800b5de:	601c      	str	r4, [r3, #0]
 800b5e0:	e001      	b.n	800b5e6 <_dtoa_r+0xb1e>
 800b5e2:	4808      	ldr	r0, [pc, #32]	; (800b604 <_dtoa_r+0xb3c>)
 800b5e4:	e00a      	b.n	800b5fc <_dtoa_r+0xb34>
 800b5e6:	9804      	ldr	r0, [sp, #16]
 800b5e8:	e008      	b.n	800b5fc <_dtoa_r+0xb34>
 800b5ea:	9b03      	ldr	r3, [sp, #12]
 800b5ec:	2b00      	cmp	r3, #0
 800b5ee:	f73f aee1 	bgt.w	800b3b4 <_dtoa_r+0x8ec>
 800b5f2:	9b06      	ldr	r3, [sp, #24]
 800b5f4:	2b02      	cmp	r3, #2
 800b5f6:	f77f aedd 	ble.w	800b3b4 <_dtoa_r+0x8ec>
 800b5fa:	e6b1      	b.n	800b360 <_dtoa_r+0x898>
 800b5fc:	b017      	add	sp, #92	; 0x5c
 800b5fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b602:	bf00      	nop
 800b604:	0800c3fe 	.word	0x0800c3fe

0800b608 <_malloc_trim_r>:
 800b608:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b60c:	4f25      	ldr	r7, [pc, #148]	; (800b6a4 <_malloc_trim_r+0x9c>)
 800b60e:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 800b6b0 <_malloc_trim_r+0xa8>
 800b612:	4689      	mov	r9, r1
 800b614:	4606      	mov	r6, r0
 800b616:	f7fe f9cc 	bl	80099b2 <__malloc_lock>
 800b61a:	68bb      	ldr	r3, [r7, #8]
 800b61c:	685d      	ldr	r5, [r3, #4]
 800b61e:	f1a8 0411 	sub.w	r4, r8, #17
 800b622:	f025 0503 	bic.w	r5, r5, #3
 800b626:	442c      	add	r4, r5
 800b628:	ebc9 0404 	rsb	r4, r9, r4
 800b62c:	fbb4 f4f8 	udiv	r4, r4, r8
 800b630:	3c01      	subs	r4, #1
 800b632:	fb08 f404 	mul.w	r4, r8, r4
 800b636:	4544      	cmp	r4, r8
 800b638:	da05      	bge.n	800b646 <_malloc_trim_r+0x3e>
 800b63a:	4630      	mov	r0, r6
 800b63c:	f7fe f9ba 	bl	80099b4 <__malloc_unlock>
 800b640:	2000      	movs	r0, #0
 800b642:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b646:	2100      	movs	r1, #0
 800b648:	4630      	mov	r0, r6
 800b64a:	f7fe f9b5 	bl	80099b8 <_sbrk_r>
 800b64e:	68bb      	ldr	r3, [r7, #8]
 800b650:	442b      	add	r3, r5
 800b652:	4298      	cmp	r0, r3
 800b654:	d1f1      	bne.n	800b63a <_malloc_trim_r+0x32>
 800b656:	4261      	negs	r1, r4
 800b658:	4630      	mov	r0, r6
 800b65a:	f7fe f9ad 	bl	80099b8 <_sbrk_r>
 800b65e:	3001      	adds	r0, #1
 800b660:	d110      	bne.n	800b684 <_malloc_trim_r+0x7c>
 800b662:	2100      	movs	r1, #0
 800b664:	4630      	mov	r0, r6
 800b666:	f7fe f9a7 	bl	80099b8 <_sbrk_r>
 800b66a:	68ba      	ldr	r2, [r7, #8]
 800b66c:	1a83      	subs	r3, r0, r2
 800b66e:	2b0f      	cmp	r3, #15
 800b670:	dde3      	ble.n	800b63a <_malloc_trim_r+0x32>
 800b672:	490d      	ldr	r1, [pc, #52]	; (800b6a8 <_malloc_trim_r+0xa0>)
 800b674:	6809      	ldr	r1, [r1, #0]
 800b676:	1a40      	subs	r0, r0, r1
 800b678:	490c      	ldr	r1, [pc, #48]	; (800b6ac <_malloc_trim_r+0xa4>)
 800b67a:	f043 0301 	orr.w	r3, r3, #1
 800b67e:	6008      	str	r0, [r1, #0]
 800b680:	6053      	str	r3, [r2, #4]
 800b682:	e7da      	b.n	800b63a <_malloc_trim_r+0x32>
 800b684:	68bb      	ldr	r3, [r7, #8]
 800b686:	4a09      	ldr	r2, [pc, #36]	; (800b6ac <_malloc_trim_r+0xa4>)
 800b688:	1b2d      	subs	r5, r5, r4
 800b68a:	f045 0501 	orr.w	r5, r5, #1
 800b68e:	605d      	str	r5, [r3, #4]
 800b690:	6813      	ldr	r3, [r2, #0]
 800b692:	4630      	mov	r0, r6
 800b694:	1b1c      	subs	r4, r3, r4
 800b696:	6014      	str	r4, [r2, #0]
 800b698:	f7fe f98c 	bl	80099b4 <__malloc_unlock>
 800b69c:	2001      	movs	r0, #1
 800b69e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b6a2:	bf00      	nop
 800b6a4:	20000158 	.word	0x20000158
 800b6a8:	20000564 	.word	0x20000564
 800b6ac:	200008e8 	.word	0x200008e8
 800b6b0:	00000080 	.word	0x00000080

0800b6b4 <_free_r>:
 800b6b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b6b8:	4604      	mov	r4, r0
 800b6ba:	4688      	mov	r8, r1
 800b6bc:	2900      	cmp	r1, #0
 800b6be:	f000 80ad 	beq.w	800b81c <_free_r+0x168>
 800b6c2:	f7fe f976 	bl	80099b2 <__malloc_lock>
 800b6c6:	f858 2c04 	ldr.w	r2, [r8, #-4]
 800b6ca:	4d55      	ldr	r5, [pc, #340]	; (800b820 <_free_r+0x16c>)
 800b6cc:	f022 0001 	bic.w	r0, r2, #1
 800b6d0:	f1a8 0308 	sub.w	r3, r8, #8
 800b6d4:	181f      	adds	r7, r3, r0
 800b6d6:	68a9      	ldr	r1, [r5, #8]
 800b6d8:	687e      	ldr	r6, [r7, #4]
 800b6da:	428f      	cmp	r7, r1
 800b6dc:	f026 0603 	bic.w	r6, r6, #3
 800b6e0:	f002 0201 	and.w	r2, r2, #1
 800b6e4:	d11b      	bne.n	800b71e <_free_r+0x6a>
 800b6e6:	4430      	add	r0, r6
 800b6e8:	b93a      	cbnz	r2, 800b6fa <_free_r+0x46>
 800b6ea:	f858 2c08 	ldr.w	r2, [r8, #-8]
 800b6ee:	1a9b      	subs	r3, r3, r2
 800b6f0:	4410      	add	r0, r2
 800b6f2:	6899      	ldr	r1, [r3, #8]
 800b6f4:	68da      	ldr	r2, [r3, #12]
 800b6f6:	60ca      	str	r2, [r1, #12]
 800b6f8:	6091      	str	r1, [r2, #8]
 800b6fa:	f040 0201 	orr.w	r2, r0, #1
 800b6fe:	605a      	str	r2, [r3, #4]
 800b700:	60ab      	str	r3, [r5, #8]
 800b702:	4b48      	ldr	r3, [pc, #288]	; (800b824 <_free_r+0x170>)
 800b704:	681b      	ldr	r3, [r3, #0]
 800b706:	4298      	cmp	r0, r3
 800b708:	d304      	bcc.n	800b714 <_free_r+0x60>
 800b70a:	4b47      	ldr	r3, [pc, #284]	; (800b828 <_free_r+0x174>)
 800b70c:	4620      	mov	r0, r4
 800b70e:	6819      	ldr	r1, [r3, #0]
 800b710:	f7ff ff7a 	bl	800b608 <_malloc_trim_r>
 800b714:	4620      	mov	r0, r4
 800b716:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b71a:	f7fe b94b 	b.w	80099b4 <__malloc_unlock>
 800b71e:	607e      	str	r6, [r7, #4]
 800b720:	b97a      	cbnz	r2, 800b742 <_free_r+0x8e>
 800b722:	f858 1c08 	ldr.w	r1, [r8, #-8]
 800b726:	1a5b      	subs	r3, r3, r1
 800b728:	4408      	add	r0, r1
 800b72a:	6899      	ldr	r1, [r3, #8]
 800b72c:	f105 0e08 	add.w	lr, r5, #8
 800b730:	4571      	cmp	r1, lr
 800b732:	d008      	beq.n	800b746 <_free_r+0x92>
 800b734:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 800b738:	f8c1 e00c 	str.w	lr, [r1, #12]
 800b73c:	f8ce 1008 	str.w	r1, [lr, #8]
 800b740:	e002      	b.n	800b748 <_free_r+0x94>
 800b742:	2200      	movs	r2, #0
 800b744:	e000      	b.n	800b748 <_free_r+0x94>
 800b746:	2201      	movs	r2, #1
 800b748:	19b9      	adds	r1, r7, r6
 800b74a:	6849      	ldr	r1, [r1, #4]
 800b74c:	07c9      	lsls	r1, r1, #31
 800b74e:	d40e      	bmi.n	800b76e <_free_r+0xba>
 800b750:	4430      	add	r0, r6
 800b752:	68b9      	ldr	r1, [r7, #8]
 800b754:	b942      	cbnz	r2, 800b768 <_free_r+0xb4>
 800b756:	4e35      	ldr	r6, [pc, #212]	; (800b82c <_free_r+0x178>)
 800b758:	42b1      	cmp	r1, r6
 800b75a:	d105      	bne.n	800b768 <_free_r+0xb4>
 800b75c:	616b      	str	r3, [r5, #20]
 800b75e:	612b      	str	r3, [r5, #16]
 800b760:	2201      	movs	r2, #1
 800b762:	60d9      	str	r1, [r3, #12]
 800b764:	6099      	str	r1, [r3, #8]
 800b766:	e002      	b.n	800b76e <_free_r+0xba>
 800b768:	68fe      	ldr	r6, [r7, #12]
 800b76a:	60ce      	str	r6, [r1, #12]
 800b76c:	60b1      	str	r1, [r6, #8]
 800b76e:	f040 0101 	orr.w	r1, r0, #1
 800b772:	6059      	str	r1, [r3, #4]
 800b774:	5018      	str	r0, [r3, r0]
 800b776:	2a00      	cmp	r2, #0
 800b778:	d1cc      	bne.n	800b714 <_free_r+0x60>
 800b77a:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800b77e:	d212      	bcs.n	800b7a6 <_free_r+0xf2>
 800b780:	08c0      	lsrs	r0, r0, #3
 800b782:	1081      	asrs	r1, r0, #2
 800b784:	2201      	movs	r2, #1
 800b786:	fa02 f101 	lsl.w	r1, r2, r1
 800b78a:	686a      	ldr	r2, [r5, #4]
 800b78c:	3001      	adds	r0, #1
 800b78e:	430a      	orrs	r2, r1
 800b790:	606a      	str	r2, [r5, #4]
 800b792:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 800b796:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 800b79a:	6099      	str	r1, [r3, #8]
 800b79c:	3a08      	subs	r2, #8
 800b79e:	60da      	str	r2, [r3, #12]
 800b7a0:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 800b7a4:	e038      	b.n	800b818 <_free_r+0x164>
 800b7a6:	0a42      	lsrs	r2, r0, #9
 800b7a8:	2a04      	cmp	r2, #4
 800b7aa:	d802      	bhi.n	800b7b2 <_free_r+0xfe>
 800b7ac:	0982      	lsrs	r2, r0, #6
 800b7ae:	3238      	adds	r2, #56	; 0x38
 800b7b0:	e015      	b.n	800b7de <_free_r+0x12a>
 800b7b2:	2a14      	cmp	r2, #20
 800b7b4:	d801      	bhi.n	800b7ba <_free_r+0x106>
 800b7b6:	325b      	adds	r2, #91	; 0x5b
 800b7b8:	e011      	b.n	800b7de <_free_r+0x12a>
 800b7ba:	2a54      	cmp	r2, #84	; 0x54
 800b7bc:	d802      	bhi.n	800b7c4 <_free_r+0x110>
 800b7be:	0b02      	lsrs	r2, r0, #12
 800b7c0:	326e      	adds	r2, #110	; 0x6e
 800b7c2:	e00c      	b.n	800b7de <_free_r+0x12a>
 800b7c4:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800b7c8:	d802      	bhi.n	800b7d0 <_free_r+0x11c>
 800b7ca:	0bc2      	lsrs	r2, r0, #15
 800b7cc:	3277      	adds	r2, #119	; 0x77
 800b7ce:	e006      	b.n	800b7de <_free_r+0x12a>
 800b7d0:	f240 5154 	movw	r1, #1364	; 0x554
 800b7d4:	428a      	cmp	r2, r1
 800b7d6:	bf9a      	itte	ls
 800b7d8:	0c82      	lsrls	r2, r0, #18
 800b7da:	327c      	addls	r2, #124	; 0x7c
 800b7dc:	227e      	movhi	r2, #126	; 0x7e
 800b7de:	1c51      	adds	r1, r2, #1
 800b7e0:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 800b7e4:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 800b7e8:	4f0d      	ldr	r7, [pc, #52]	; (800b820 <_free_r+0x16c>)
 800b7ea:	428e      	cmp	r6, r1
 800b7ec:	d10b      	bne.n	800b806 <_free_r+0x152>
 800b7ee:	2101      	movs	r1, #1
 800b7f0:	1092      	asrs	r2, r2, #2
 800b7f2:	fa01 f202 	lsl.w	r2, r1, r2
 800b7f6:	6879      	ldr	r1, [r7, #4]
 800b7f8:	4311      	orrs	r1, r2
 800b7fa:	6079      	str	r1, [r7, #4]
 800b7fc:	4631      	mov	r1, r6
 800b7fe:	e008      	b.n	800b812 <_free_r+0x15e>
 800b800:	6889      	ldr	r1, [r1, #8]
 800b802:	428e      	cmp	r6, r1
 800b804:	d004      	beq.n	800b810 <_free_r+0x15c>
 800b806:	684a      	ldr	r2, [r1, #4]
 800b808:	f022 0203 	bic.w	r2, r2, #3
 800b80c:	4290      	cmp	r0, r2
 800b80e:	d3f7      	bcc.n	800b800 <_free_r+0x14c>
 800b810:	68ce      	ldr	r6, [r1, #12]
 800b812:	60de      	str	r6, [r3, #12]
 800b814:	6099      	str	r1, [r3, #8]
 800b816:	60b3      	str	r3, [r6, #8]
 800b818:	60cb      	str	r3, [r1, #12]
 800b81a:	e77b      	b.n	800b714 <_free_r+0x60>
 800b81c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b820:	20000158 	.word	0x20000158
 800b824:	20000560 	.word	0x20000560
 800b828:	200008e4 	.word	0x200008e4
 800b82c:	20000160 	.word	0x20000160

0800b830 <_localeconv_r>:
 800b830:	4800      	ldr	r0, [pc, #0]	; (800b834 <_localeconv_r+0x4>)
 800b832:	4770      	bx	lr
 800b834:	2000065c 	.word	0x2000065c

0800b838 <_Balloc>:
 800b838:	b570      	push	{r4, r5, r6, lr}
 800b83a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800b83c:	4604      	mov	r4, r0
 800b83e:	460e      	mov	r6, r1
 800b840:	b93d      	cbnz	r5, 800b852 <_Balloc+0x1a>
 800b842:	2010      	movs	r0, #16
 800b844:	f7fd fe7a 	bl	800953c <malloc>
 800b848:	6260      	str	r0, [r4, #36]	; 0x24
 800b84a:	6045      	str	r5, [r0, #4]
 800b84c:	6085      	str	r5, [r0, #8]
 800b84e:	6005      	str	r5, [r0, #0]
 800b850:	60c5      	str	r5, [r0, #12]
 800b852:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800b854:	68eb      	ldr	r3, [r5, #12]
 800b856:	b143      	cbz	r3, 800b86a <_Balloc+0x32>
 800b858:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b85a:	68db      	ldr	r3, [r3, #12]
 800b85c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800b860:	b178      	cbz	r0, 800b882 <_Balloc+0x4a>
 800b862:	6802      	ldr	r2, [r0, #0]
 800b864:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800b868:	e017      	b.n	800b89a <_Balloc+0x62>
 800b86a:	2221      	movs	r2, #33	; 0x21
 800b86c:	2104      	movs	r1, #4
 800b86e:	4620      	mov	r0, r4
 800b870:	f000 fb37 	bl	800bee2 <_calloc_r>
 800b874:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b876:	60e8      	str	r0, [r5, #12]
 800b878:	68db      	ldr	r3, [r3, #12]
 800b87a:	2b00      	cmp	r3, #0
 800b87c:	d1ec      	bne.n	800b858 <_Balloc+0x20>
 800b87e:	2000      	movs	r0, #0
 800b880:	bd70      	pop	{r4, r5, r6, pc}
 800b882:	2101      	movs	r1, #1
 800b884:	fa01 f506 	lsl.w	r5, r1, r6
 800b888:	1d6a      	adds	r2, r5, #5
 800b88a:	0092      	lsls	r2, r2, #2
 800b88c:	4620      	mov	r0, r4
 800b88e:	f000 fb28 	bl	800bee2 <_calloc_r>
 800b892:	2800      	cmp	r0, #0
 800b894:	d0f3      	beq.n	800b87e <_Balloc+0x46>
 800b896:	6046      	str	r6, [r0, #4]
 800b898:	6085      	str	r5, [r0, #8]
 800b89a:	2300      	movs	r3, #0
 800b89c:	6103      	str	r3, [r0, #16]
 800b89e:	60c3      	str	r3, [r0, #12]
 800b8a0:	bd70      	pop	{r4, r5, r6, pc}

0800b8a2 <_Bfree>:
 800b8a2:	b570      	push	{r4, r5, r6, lr}
 800b8a4:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800b8a6:	4606      	mov	r6, r0
 800b8a8:	460d      	mov	r5, r1
 800b8aa:	b93c      	cbnz	r4, 800b8bc <_Bfree+0x1a>
 800b8ac:	2010      	movs	r0, #16
 800b8ae:	f7fd fe45 	bl	800953c <malloc>
 800b8b2:	6270      	str	r0, [r6, #36]	; 0x24
 800b8b4:	6044      	str	r4, [r0, #4]
 800b8b6:	6084      	str	r4, [r0, #8]
 800b8b8:	6004      	str	r4, [r0, #0]
 800b8ba:	60c4      	str	r4, [r0, #12]
 800b8bc:	b13d      	cbz	r5, 800b8ce <_Bfree+0x2c>
 800b8be:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800b8c0:	686a      	ldr	r2, [r5, #4]
 800b8c2:	68db      	ldr	r3, [r3, #12]
 800b8c4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b8c8:	6029      	str	r1, [r5, #0]
 800b8ca:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800b8ce:	bd70      	pop	{r4, r5, r6, pc}

0800b8d0 <__multadd>:
 800b8d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b8d4:	690d      	ldr	r5, [r1, #16]
 800b8d6:	461f      	mov	r7, r3
 800b8d8:	4606      	mov	r6, r0
 800b8da:	460c      	mov	r4, r1
 800b8dc:	f101 0e14 	add.w	lr, r1, #20
 800b8e0:	2300      	movs	r3, #0
 800b8e2:	f8de 0000 	ldr.w	r0, [lr]
 800b8e6:	b281      	uxth	r1, r0
 800b8e8:	fb02 7101 	mla	r1, r2, r1, r7
 800b8ec:	0c0f      	lsrs	r7, r1, #16
 800b8ee:	0c00      	lsrs	r0, r0, #16
 800b8f0:	fb02 7000 	mla	r0, r2, r0, r7
 800b8f4:	b289      	uxth	r1, r1
 800b8f6:	3301      	adds	r3, #1
 800b8f8:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800b8fc:	429d      	cmp	r5, r3
 800b8fe:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800b902:	f84e 1b04 	str.w	r1, [lr], #4
 800b906:	dcec      	bgt.n	800b8e2 <__multadd+0x12>
 800b908:	b1d7      	cbz	r7, 800b940 <__multadd+0x70>
 800b90a:	68a3      	ldr	r3, [r4, #8]
 800b90c:	429d      	cmp	r5, r3
 800b90e:	db12      	blt.n	800b936 <__multadd+0x66>
 800b910:	6861      	ldr	r1, [r4, #4]
 800b912:	4630      	mov	r0, r6
 800b914:	3101      	adds	r1, #1
 800b916:	f7ff ff8f 	bl	800b838 <_Balloc>
 800b91a:	6922      	ldr	r2, [r4, #16]
 800b91c:	3202      	adds	r2, #2
 800b91e:	f104 010c 	add.w	r1, r4, #12
 800b922:	4680      	mov	r8, r0
 800b924:	0092      	lsls	r2, r2, #2
 800b926:	300c      	adds	r0, #12
 800b928:	f7fe f838 	bl	800999c <memcpy>
 800b92c:	4621      	mov	r1, r4
 800b92e:	4630      	mov	r0, r6
 800b930:	f7ff ffb7 	bl	800b8a2 <_Bfree>
 800b934:	4644      	mov	r4, r8
 800b936:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b93a:	3501      	adds	r5, #1
 800b93c:	615f      	str	r7, [r3, #20]
 800b93e:	6125      	str	r5, [r4, #16]
 800b940:	4620      	mov	r0, r4
 800b942:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800b946 <__hi0bits>:
 800b946:	0c03      	lsrs	r3, r0, #16
 800b948:	041b      	lsls	r3, r3, #16
 800b94a:	b913      	cbnz	r3, 800b952 <__hi0bits+0xc>
 800b94c:	0400      	lsls	r0, r0, #16
 800b94e:	2310      	movs	r3, #16
 800b950:	e000      	b.n	800b954 <__hi0bits+0xe>
 800b952:	2300      	movs	r3, #0
 800b954:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800b958:	bf04      	itt	eq
 800b95a:	0200      	lsleq	r0, r0, #8
 800b95c:	3308      	addeq	r3, #8
 800b95e:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800b962:	bf04      	itt	eq
 800b964:	0100      	lsleq	r0, r0, #4
 800b966:	3304      	addeq	r3, #4
 800b968:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800b96c:	bf04      	itt	eq
 800b96e:	0080      	lsleq	r0, r0, #2
 800b970:	3302      	addeq	r3, #2
 800b972:	2800      	cmp	r0, #0
 800b974:	db03      	blt.n	800b97e <__hi0bits+0x38>
 800b976:	0042      	lsls	r2, r0, #1
 800b978:	d503      	bpl.n	800b982 <__hi0bits+0x3c>
 800b97a:	1c58      	adds	r0, r3, #1
 800b97c:	4770      	bx	lr
 800b97e:	4618      	mov	r0, r3
 800b980:	4770      	bx	lr
 800b982:	2020      	movs	r0, #32
 800b984:	4770      	bx	lr

0800b986 <__lo0bits>:
 800b986:	6803      	ldr	r3, [r0, #0]
 800b988:	f013 0207 	ands.w	r2, r3, #7
 800b98c:	d00b      	beq.n	800b9a6 <__lo0bits+0x20>
 800b98e:	07d9      	lsls	r1, r3, #31
 800b990:	d422      	bmi.n	800b9d8 <__lo0bits+0x52>
 800b992:	079a      	lsls	r2, r3, #30
 800b994:	bf4b      	itete	mi
 800b996:	085b      	lsrmi	r3, r3, #1
 800b998:	089b      	lsrpl	r3, r3, #2
 800b99a:	6003      	strmi	r3, [r0, #0]
 800b99c:	6003      	strpl	r3, [r0, #0]
 800b99e:	bf4c      	ite	mi
 800b9a0:	2001      	movmi	r0, #1
 800b9a2:	2002      	movpl	r0, #2
 800b9a4:	4770      	bx	lr
 800b9a6:	b299      	uxth	r1, r3
 800b9a8:	b909      	cbnz	r1, 800b9ae <__lo0bits+0x28>
 800b9aa:	0c1b      	lsrs	r3, r3, #16
 800b9ac:	2210      	movs	r2, #16
 800b9ae:	f013 0fff 	tst.w	r3, #255	; 0xff
 800b9b2:	bf04      	itt	eq
 800b9b4:	0a1b      	lsreq	r3, r3, #8
 800b9b6:	3208      	addeq	r2, #8
 800b9b8:	0719      	lsls	r1, r3, #28
 800b9ba:	bf04      	itt	eq
 800b9bc:	091b      	lsreq	r3, r3, #4
 800b9be:	3204      	addeq	r2, #4
 800b9c0:	0799      	lsls	r1, r3, #30
 800b9c2:	bf04      	itt	eq
 800b9c4:	089b      	lsreq	r3, r3, #2
 800b9c6:	3202      	addeq	r2, #2
 800b9c8:	07d9      	lsls	r1, r3, #31
 800b9ca:	d402      	bmi.n	800b9d2 <__lo0bits+0x4c>
 800b9cc:	085b      	lsrs	r3, r3, #1
 800b9ce:	d005      	beq.n	800b9dc <__lo0bits+0x56>
 800b9d0:	3201      	adds	r2, #1
 800b9d2:	6003      	str	r3, [r0, #0]
 800b9d4:	4610      	mov	r0, r2
 800b9d6:	4770      	bx	lr
 800b9d8:	2000      	movs	r0, #0
 800b9da:	4770      	bx	lr
 800b9dc:	2020      	movs	r0, #32
 800b9de:	4770      	bx	lr

0800b9e0 <__i2b>:
 800b9e0:	b510      	push	{r4, lr}
 800b9e2:	460c      	mov	r4, r1
 800b9e4:	2101      	movs	r1, #1
 800b9e6:	f7ff ff27 	bl	800b838 <_Balloc>
 800b9ea:	2201      	movs	r2, #1
 800b9ec:	6144      	str	r4, [r0, #20]
 800b9ee:	6102      	str	r2, [r0, #16]
 800b9f0:	bd10      	pop	{r4, pc}

0800b9f2 <__multiply>:
 800b9f2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b9f6:	4614      	mov	r4, r2
 800b9f8:	690a      	ldr	r2, [r1, #16]
 800b9fa:	6923      	ldr	r3, [r4, #16]
 800b9fc:	429a      	cmp	r2, r3
 800b9fe:	bfb8      	it	lt
 800ba00:	460b      	movlt	r3, r1
 800ba02:	4688      	mov	r8, r1
 800ba04:	bfbc      	itt	lt
 800ba06:	46a0      	movlt	r8, r4
 800ba08:	461c      	movlt	r4, r3
 800ba0a:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800ba0e:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800ba12:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ba16:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800ba1a:	eb07 0609 	add.w	r6, r7, r9
 800ba1e:	429e      	cmp	r6, r3
 800ba20:	bfc8      	it	gt
 800ba22:	3101      	addgt	r1, #1
 800ba24:	f7ff ff08 	bl	800b838 <_Balloc>
 800ba28:	f100 0514 	add.w	r5, r0, #20
 800ba2c:	eb05 0c86 	add.w	ip, r5, r6, lsl #2
 800ba30:	462b      	mov	r3, r5
 800ba32:	2200      	movs	r2, #0
 800ba34:	4563      	cmp	r3, ip
 800ba36:	d202      	bcs.n	800ba3e <__multiply+0x4c>
 800ba38:	f843 2b04 	str.w	r2, [r3], #4
 800ba3c:	e7fa      	b.n	800ba34 <__multiply+0x42>
 800ba3e:	f104 0214 	add.w	r2, r4, #20
 800ba42:	f108 0114 	add.w	r1, r8, #20
 800ba46:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800ba4a:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800ba4e:	9300      	str	r3, [sp, #0]
 800ba50:	9b00      	ldr	r3, [sp, #0]
 800ba52:	9201      	str	r2, [sp, #4]
 800ba54:	4293      	cmp	r3, r2
 800ba56:	d957      	bls.n	800bb08 <__multiply+0x116>
 800ba58:	f8b2 b000 	ldrh.w	fp, [r2]
 800ba5c:	f1bb 0f00 	cmp.w	fp, #0
 800ba60:	d023      	beq.n	800baaa <__multiply+0xb8>
 800ba62:	4689      	mov	r9, r1
 800ba64:	46ae      	mov	lr, r5
 800ba66:	f04f 0800 	mov.w	r8, #0
 800ba6a:	f859 4b04 	ldr.w	r4, [r9], #4
 800ba6e:	f8be a000 	ldrh.w	sl, [lr]
 800ba72:	b2a3      	uxth	r3, r4
 800ba74:	fb0b a303 	mla	r3, fp, r3, sl
 800ba78:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800ba7c:	f8de 4000 	ldr.w	r4, [lr]
 800ba80:	4443      	add	r3, r8
 800ba82:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800ba86:	fb0b 840a 	mla	r4, fp, sl, r8
 800ba8a:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800ba8e:	46f2      	mov	sl, lr
 800ba90:	b29b      	uxth	r3, r3
 800ba92:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800ba96:	454f      	cmp	r7, r9
 800ba98:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800ba9c:	f84a 3b04 	str.w	r3, [sl], #4
 800baa0:	d901      	bls.n	800baa6 <__multiply+0xb4>
 800baa2:	46d6      	mov	lr, sl
 800baa4:	e7e1      	b.n	800ba6a <__multiply+0x78>
 800baa6:	f8ce 8004 	str.w	r8, [lr, #4]
 800baaa:	9b01      	ldr	r3, [sp, #4]
 800baac:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800bab0:	3204      	adds	r2, #4
 800bab2:	f1ba 0f00 	cmp.w	sl, #0
 800bab6:	d021      	beq.n	800bafc <__multiply+0x10a>
 800bab8:	682b      	ldr	r3, [r5, #0]
 800baba:	462c      	mov	r4, r5
 800babc:	4689      	mov	r9, r1
 800babe:	f04f 0800 	mov.w	r8, #0
 800bac2:	f8b9 e000 	ldrh.w	lr, [r9]
 800bac6:	f8b4 b002 	ldrh.w	fp, [r4, #2]
 800baca:	fb0a be0e 	mla	lr, sl, lr, fp
 800bace:	44f0      	add	r8, lr
 800bad0:	46a3      	mov	fp, r4
 800bad2:	b29b      	uxth	r3, r3
 800bad4:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800bad8:	f84b 3b04 	str.w	r3, [fp], #4
 800badc:	f859 3b04 	ldr.w	r3, [r9], #4
 800bae0:	f8b4 e004 	ldrh.w	lr, [r4, #4]
 800bae4:	0c1b      	lsrs	r3, r3, #16
 800bae6:	fb0a e303 	mla	r3, sl, r3, lr
 800baea:	eb03 4318 	add.w	r3, r3, r8, lsr #16
 800baee:	454f      	cmp	r7, r9
 800baf0:	ea4f 4813 	mov.w	r8, r3, lsr #16
 800baf4:	d901      	bls.n	800bafa <__multiply+0x108>
 800baf6:	465c      	mov	r4, fp
 800baf8:	e7e3      	b.n	800bac2 <__multiply+0xd0>
 800bafa:	6063      	str	r3, [r4, #4]
 800bafc:	3504      	adds	r5, #4
 800bafe:	e7a7      	b.n	800ba50 <__multiply+0x5e>
 800bb00:	f85c 3d04 	ldr.w	r3, [ip, #-4]!
 800bb04:	b913      	cbnz	r3, 800bb0c <__multiply+0x11a>
 800bb06:	3e01      	subs	r6, #1
 800bb08:	2e00      	cmp	r6, #0
 800bb0a:	dcf9      	bgt.n	800bb00 <__multiply+0x10e>
 800bb0c:	6106      	str	r6, [r0, #16]
 800bb0e:	b003      	add	sp, #12
 800bb10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800bb14 <__pow5mult>:
 800bb14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bb18:	4615      	mov	r5, r2
 800bb1a:	f012 0203 	ands.w	r2, r2, #3
 800bb1e:	4606      	mov	r6, r0
 800bb20:	460f      	mov	r7, r1
 800bb22:	d007      	beq.n	800bb34 <__pow5mult+0x20>
 800bb24:	3a01      	subs	r2, #1
 800bb26:	4c21      	ldr	r4, [pc, #132]	; (800bbac <__pow5mult+0x98>)
 800bb28:	2300      	movs	r3, #0
 800bb2a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800bb2e:	f7ff fecf 	bl	800b8d0 <__multadd>
 800bb32:	4607      	mov	r7, r0
 800bb34:	10ad      	asrs	r5, r5, #2
 800bb36:	d036      	beq.n	800bba6 <__pow5mult+0x92>
 800bb38:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800bb3a:	b93c      	cbnz	r4, 800bb4c <__pow5mult+0x38>
 800bb3c:	2010      	movs	r0, #16
 800bb3e:	f7fd fcfd 	bl	800953c <malloc>
 800bb42:	6270      	str	r0, [r6, #36]	; 0x24
 800bb44:	6044      	str	r4, [r0, #4]
 800bb46:	6084      	str	r4, [r0, #8]
 800bb48:	6004      	str	r4, [r0, #0]
 800bb4a:	60c4      	str	r4, [r0, #12]
 800bb4c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800bb50:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800bb54:	b94c      	cbnz	r4, 800bb6a <__pow5mult+0x56>
 800bb56:	f240 2171 	movw	r1, #625	; 0x271
 800bb5a:	4630      	mov	r0, r6
 800bb5c:	f7ff ff40 	bl	800b9e0 <__i2b>
 800bb60:	2300      	movs	r3, #0
 800bb62:	f8c8 0008 	str.w	r0, [r8, #8]
 800bb66:	4604      	mov	r4, r0
 800bb68:	6003      	str	r3, [r0, #0]
 800bb6a:	f04f 0800 	mov.w	r8, #0
 800bb6e:	07eb      	lsls	r3, r5, #31
 800bb70:	d50a      	bpl.n	800bb88 <__pow5mult+0x74>
 800bb72:	4639      	mov	r1, r7
 800bb74:	4622      	mov	r2, r4
 800bb76:	4630      	mov	r0, r6
 800bb78:	f7ff ff3b 	bl	800b9f2 <__multiply>
 800bb7c:	4639      	mov	r1, r7
 800bb7e:	4681      	mov	r9, r0
 800bb80:	4630      	mov	r0, r6
 800bb82:	f7ff fe8e 	bl	800b8a2 <_Bfree>
 800bb86:	464f      	mov	r7, r9
 800bb88:	106d      	asrs	r5, r5, #1
 800bb8a:	d00c      	beq.n	800bba6 <__pow5mult+0x92>
 800bb8c:	6820      	ldr	r0, [r4, #0]
 800bb8e:	b108      	cbz	r0, 800bb94 <__pow5mult+0x80>
 800bb90:	4604      	mov	r4, r0
 800bb92:	e7ec      	b.n	800bb6e <__pow5mult+0x5a>
 800bb94:	4622      	mov	r2, r4
 800bb96:	4621      	mov	r1, r4
 800bb98:	4630      	mov	r0, r6
 800bb9a:	f7ff ff2a 	bl	800b9f2 <__multiply>
 800bb9e:	6020      	str	r0, [r4, #0]
 800bba0:	f8c0 8000 	str.w	r8, [r0]
 800bba4:	e7f4      	b.n	800bb90 <__pow5mult+0x7c>
 800bba6:	4638      	mov	r0, r7
 800bba8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bbac:	0800c518 	.word	0x0800c518

0800bbb0 <__lshift>:
 800bbb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bbb4:	460c      	mov	r4, r1
 800bbb6:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800bbba:	6926      	ldr	r6, [r4, #16]
 800bbbc:	6849      	ldr	r1, [r1, #4]
 800bbbe:	68a3      	ldr	r3, [r4, #8]
 800bbc0:	4456      	add	r6, sl
 800bbc2:	4607      	mov	r7, r0
 800bbc4:	4691      	mov	r9, r2
 800bbc6:	1c75      	adds	r5, r6, #1
 800bbc8:	42ab      	cmp	r3, r5
 800bbca:	da02      	bge.n	800bbd2 <__lshift+0x22>
 800bbcc:	3101      	adds	r1, #1
 800bbce:	005b      	lsls	r3, r3, #1
 800bbd0:	e7fa      	b.n	800bbc8 <__lshift+0x18>
 800bbd2:	4638      	mov	r0, r7
 800bbd4:	f7ff fe30 	bl	800b838 <_Balloc>
 800bbd8:	2300      	movs	r3, #0
 800bbda:	4680      	mov	r8, r0
 800bbdc:	f100 0114 	add.w	r1, r0, #20
 800bbe0:	461a      	mov	r2, r3
 800bbe2:	4553      	cmp	r3, sl
 800bbe4:	da03      	bge.n	800bbee <__lshift+0x3e>
 800bbe6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800bbea:	3301      	adds	r3, #1
 800bbec:	e7f9      	b.n	800bbe2 <__lshift+0x32>
 800bbee:	ea2a 73ea 	bic.w	r3, sl, sl, asr #31
 800bbf2:	6920      	ldr	r0, [r4, #16]
 800bbf4:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800bbf8:	f019 091f 	ands.w	r9, r9, #31
 800bbfc:	f104 0114 	add.w	r1, r4, #20
 800bc00:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 800bc04:	d014      	beq.n	800bc30 <__lshift+0x80>
 800bc06:	f1c9 0c20 	rsb	ip, r9, #32
 800bc0a:	2200      	movs	r2, #0
 800bc0c:	6808      	ldr	r0, [r1, #0]
 800bc0e:	fa00 f009 	lsl.w	r0, r0, r9
 800bc12:	4302      	orrs	r2, r0
 800bc14:	469a      	mov	sl, r3
 800bc16:	f843 2b04 	str.w	r2, [r3], #4
 800bc1a:	f851 2b04 	ldr.w	r2, [r1], #4
 800bc1e:	458e      	cmp	lr, r1
 800bc20:	fa22 f20c 	lsr.w	r2, r2, ip
 800bc24:	d8f2      	bhi.n	800bc0c <__lshift+0x5c>
 800bc26:	f8ca 2004 	str.w	r2, [sl, #4]
 800bc2a:	b142      	cbz	r2, 800bc3e <__lshift+0x8e>
 800bc2c:	1cb5      	adds	r5, r6, #2
 800bc2e:	e006      	b.n	800bc3e <__lshift+0x8e>
 800bc30:	3b04      	subs	r3, #4
 800bc32:	f851 2b04 	ldr.w	r2, [r1], #4
 800bc36:	f843 2f04 	str.w	r2, [r3, #4]!
 800bc3a:	458e      	cmp	lr, r1
 800bc3c:	d8f9      	bhi.n	800bc32 <__lshift+0x82>
 800bc3e:	3d01      	subs	r5, #1
 800bc40:	4638      	mov	r0, r7
 800bc42:	f8c8 5010 	str.w	r5, [r8, #16]
 800bc46:	4621      	mov	r1, r4
 800bc48:	f7ff fe2b 	bl	800b8a2 <_Bfree>
 800bc4c:	4640      	mov	r0, r8
 800bc4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800bc52 <__mcmp>:
 800bc52:	6903      	ldr	r3, [r0, #16]
 800bc54:	690a      	ldr	r2, [r1, #16]
 800bc56:	1a9b      	subs	r3, r3, r2
 800bc58:	b510      	push	{r4, lr}
 800bc5a:	d111      	bne.n	800bc80 <__mcmp+0x2e>
 800bc5c:	0092      	lsls	r2, r2, #2
 800bc5e:	3014      	adds	r0, #20
 800bc60:	3114      	adds	r1, #20
 800bc62:	1883      	adds	r3, r0, r2
 800bc64:	440a      	add	r2, r1
 800bc66:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 800bc6a:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800bc6e:	428c      	cmp	r4, r1
 800bc70:	d002      	beq.n	800bc78 <__mcmp+0x26>
 800bc72:	d307      	bcc.n	800bc84 <__mcmp+0x32>
 800bc74:	2001      	movs	r0, #1
 800bc76:	bd10      	pop	{r4, pc}
 800bc78:	4298      	cmp	r0, r3
 800bc7a:	d3f4      	bcc.n	800bc66 <__mcmp+0x14>
 800bc7c:	2000      	movs	r0, #0
 800bc7e:	bd10      	pop	{r4, pc}
 800bc80:	4618      	mov	r0, r3
 800bc82:	bd10      	pop	{r4, pc}
 800bc84:	f04f 30ff 	mov.w	r0, #4294967295
 800bc88:	bd10      	pop	{r4, pc}

0800bc8a <__mdiff>:
 800bc8a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bc8e:	460c      	mov	r4, r1
 800bc90:	4607      	mov	r7, r0
 800bc92:	4611      	mov	r1, r2
 800bc94:	4620      	mov	r0, r4
 800bc96:	4615      	mov	r5, r2
 800bc98:	f7ff ffdb 	bl	800bc52 <__mcmp>
 800bc9c:	1e06      	subs	r6, r0, #0
 800bc9e:	d108      	bne.n	800bcb2 <__mdiff+0x28>
 800bca0:	4631      	mov	r1, r6
 800bca2:	4638      	mov	r0, r7
 800bca4:	f7ff fdc8 	bl	800b838 <_Balloc>
 800bca8:	2301      	movs	r3, #1
 800bcaa:	6103      	str	r3, [r0, #16]
 800bcac:	6146      	str	r6, [r0, #20]
 800bcae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bcb2:	bfbc      	itt	lt
 800bcb4:	4623      	movlt	r3, r4
 800bcb6:	462c      	movlt	r4, r5
 800bcb8:	4638      	mov	r0, r7
 800bcba:	6861      	ldr	r1, [r4, #4]
 800bcbc:	bfba      	itte	lt
 800bcbe:	461d      	movlt	r5, r3
 800bcc0:	2601      	movlt	r6, #1
 800bcc2:	2600      	movge	r6, #0
 800bcc4:	f7ff fdb8 	bl	800b838 <_Balloc>
 800bcc8:	692b      	ldr	r3, [r5, #16]
 800bcca:	60c6      	str	r6, [r0, #12]
 800bccc:	6926      	ldr	r6, [r4, #16]
 800bcce:	f105 0914 	add.w	r9, r5, #20
 800bcd2:	3414      	adds	r4, #20
 800bcd4:	eb04 0786 	add.w	r7, r4, r6, lsl #2
 800bcd8:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800bcdc:	f100 0514 	add.w	r5, r0, #20
 800bce0:	f04f 0c00 	mov.w	ip, #0
 800bce4:	f854 3b04 	ldr.w	r3, [r4], #4
 800bce8:	f859 2b04 	ldr.w	r2, [r9], #4
 800bcec:	fa1c f183 	uxtah	r1, ip, r3
 800bcf0:	fa1f fe82 	uxth.w	lr, r2
 800bcf4:	0c12      	lsrs	r2, r2, #16
 800bcf6:	ebce 0101 	rsb	r1, lr, r1
 800bcfa:	ebc2 4313 	rsb	r3, r2, r3, lsr #16
 800bcfe:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800bd02:	b289      	uxth	r1, r1
 800bd04:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800bd08:	45c8      	cmp	r8, r9
 800bd0a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800bd0e:	46a6      	mov	lr, r4
 800bd10:	f845 3b04 	str.w	r3, [r5], #4
 800bd14:	d8e6      	bhi.n	800bce4 <__mdiff+0x5a>
 800bd16:	45be      	cmp	lr, r7
 800bd18:	d20e      	bcs.n	800bd38 <__mdiff+0xae>
 800bd1a:	f85e 1b04 	ldr.w	r1, [lr], #4
 800bd1e:	fa1c f281 	uxtah	r2, ip, r1
 800bd22:	1413      	asrs	r3, r2, #16
 800bd24:	eb03 4311 	add.w	r3, r3, r1, lsr #16
 800bd28:	b292      	uxth	r2, r2
 800bd2a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800bd2e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800bd32:	f845 2b04 	str.w	r2, [r5], #4
 800bd36:	e7ee      	b.n	800bd16 <__mdiff+0x8c>
 800bd38:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800bd3c:	b90b      	cbnz	r3, 800bd42 <__mdiff+0xb8>
 800bd3e:	3e01      	subs	r6, #1
 800bd40:	e7fa      	b.n	800bd38 <__mdiff+0xae>
 800bd42:	6106      	str	r6, [r0, #16]
 800bd44:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0800bd48 <__d2b>:
 800bd48:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800bd4c:	460e      	mov	r6, r1
 800bd4e:	2101      	movs	r1, #1
 800bd50:	ec59 8b10 	vmov	r8, r9, d0
 800bd54:	4615      	mov	r5, r2
 800bd56:	f7ff fd6f 	bl	800b838 <_Balloc>
 800bd5a:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800bd5e:	4607      	mov	r7, r0
 800bd60:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bd64:	b10c      	cbz	r4, 800bd6a <__d2b+0x22>
 800bd66:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bd6a:	9301      	str	r3, [sp, #4]
 800bd6c:	f1b8 0f00 	cmp.w	r8, #0
 800bd70:	d019      	beq.n	800bda6 <__d2b+0x5e>
 800bd72:	a802      	add	r0, sp, #8
 800bd74:	f840 8d08 	str.w	r8, [r0, #-8]!
 800bd78:	f7ff fe05 	bl	800b986 <__lo0bits>
 800bd7c:	9b00      	ldr	r3, [sp, #0]
 800bd7e:	b148      	cbz	r0, 800bd94 <__d2b+0x4c>
 800bd80:	9a01      	ldr	r2, [sp, #4]
 800bd82:	f1c0 0120 	rsb	r1, r0, #32
 800bd86:	fa02 f101 	lsl.w	r1, r2, r1
 800bd8a:	430b      	orrs	r3, r1
 800bd8c:	40c2      	lsrs	r2, r0
 800bd8e:	617b      	str	r3, [r7, #20]
 800bd90:	9201      	str	r2, [sp, #4]
 800bd92:	e000      	b.n	800bd96 <__d2b+0x4e>
 800bd94:	617b      	str	r3, [r7, #20]
 800bd96:	9b01      	ldr	r3, [sp, #4]
 800bd98:	61bb      	str	r3, [r7, #24]
 800bd9a:	2b00      	cmp	r3, #0
 800bd9c:	bf14      	ite	ne
 800bd9e:	2102      	movne	r1, #2
 800bda0:	2101      	moveq	r1, #1
 800bda2:	6139      	str	r1, [r7, #16]
 800bda4:	e007      	b.n	800bdb6 <__d2b+0x6e>
 800bda6:	a801      	add	r0, sp, #4
 800bda8:	f7ff fded 	bl	800b986 <__lo0bits>
 800bdac:	9b01      	ldr	r3, [sp, #4]
 800bdae:	617b      	str	r3, [r7, #20]
 800bdb0:	2101      	movs	r1, #1
 800bdb2:	6139      	str	r1, [r7, #16]
 800bdb4:	3020      	adds	r0, #32
 800bdb6:	b134      	cbz	r4, 800bdc6 <__d2b+0x7e>
 800bdb8:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800bdbc:	4404      	add	r4, r0
 800bdbe:	6034      	str	r4, [r6, #0]
 800bdc0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800bdc4:	e009      	b.n	800bdda <__d2b+0x92>
 800bdc6:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800bdca:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800bdce:	6030      	str	r0, [r6, #0]
 800bdd0:	6918      	ldr	r0, [r3, #16]
 800bdd2:	f7ff fdb8 	bl	800b946 <__hi0bits>
 800bdd6:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800bdda:	6028      	str	r0, [r5, #0]
 800bddc:	4638      	mov	r0, r7
 800bdde:	b003      	add	sp, #12
 800bde0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800bde4 <__ssprint_r>:
 800bde4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bde8:	4693      	mov	fp, r2
 800bdea:	6892      	ldr	r2, [r2, #8]
 800bdec:	4681      	mov	r9, r0
 800bdee:	460c      	mov	r4, r1
 800bdf0:	b34a      	cbz	r2, 800be46 <__ssprint_r+0x62>
 800bdf2:	2300      	movs	r3, #0
 800bdf4:	f8db a000 	ldr.w	sl, [fp]
 800bdf8:	9301      	str	r3, [sp, #4]
 800bdfa:	461f      	mov	r7, r3
 800bdfc:	e006      	b.n	800be0c <__ssprint_r+0x28>
 800bdfe:	f8da 3000 	ldr.w	r3, [sl]
 800be02:	f8da 7004 	ldr.w	r7, [sl, #4]
 800be06:	9301      	str	r3, [sp, #4]
 800be08:	f10a 0a08 	add.w	sl, sl, #8
 800be0c:	2f00      	cmp	r7, #0
 800be0e:	d0f6      	beq.n	800bdfe <__ssprint_r+0x1a>
 800be10:	68a6      	ldr	r6, [r4, #8]
 800be12:	42b7      	cmp	r7, r6
 800be14:	d360      	bcc.n	800bed8 <__ssprint_r+0xf4>
 800be16:	89a0      	ldrh	r0, [r4, #12]
 800be18:	f410 6f90 	tst.w	r0, #1152	; 0x480
 800be1c:	d117      	bne.n	800be4e <__ssprint_r+0x6a>
 800be1e:	42b7      	cmp	r7, r6
 800be20:	d35a      	bcc.n	800bed8 <__ssprint_r+0xf4>
 800be22:	4632      	mov	r2, r6
 800be24:	9901      	ldr	r1, [sp, #4]
 800be26:	6820      	ldr	r0, [r4, #0]
 800be28:	f000 f888 	bl	800bf3c <memmove>
 800be2c:	68a2      	ldr	r2, [r4, #8]
 800be2e:	1b92      	subs	r2, r2, r6
 800be30:	60a2      	str	r2, [r4, #8]
 800be32:	6822      	ldr	r2, [r4, #0]
 800be34:	4416      	add	r6, r2
 800be36:	f8db 2008 	ldr.w	r2, [fp, #8]
 800be3a:	6026      	str	r6, [r4, #0]
 800be3c:	1bd7      	subs	r7, r2, r7
 800be3e:	f8cb 7008 	str.w	r7, [fp, #8]
 800be42:	2f00      	cmp	r7, #0
 800be44:	d1db      	bne.n	800bdfe <__ssprint_r+0x1a>
 800be46:	2000      	movs	r0, #0
 800be48:	f8cb 0004 	str.w	r0, [fp, #4]
 800be4c:	e046      	b.n	800bedc <__ssprint_r+0xf8>
 800be4e:	6825      	ldr	r5, [r4, #0]
 800be50:	6921      	ldr	r1, [r4, #16]
 800be52:	ebc1 0805 	rsb	r8, r1, r5
 800be56:	f108 0201 	add.w	r2, r8, #1
 800be5a:	6965      	ldr	r5, [r4, #20]
 800be5c:	443a      	add	r2, r7
 800be5e:	2302      	movs	r3, #2
 800be60:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800be64:	fb95 f5f3 	sdiv	r5, r5, r3
 800be68:	4295      	cmp	r5, r2
 800be6a:	bf38      	it	cc
 800be6c:	4615      	movcc	r5, r2
 800be6e:	0543      	lsls	r3, r0, #21
 800be70:	d510      	bpl.n	800be94 <__ssprint_r+0xb0>
 800be72:	4629      	mov	r1, r5
 800be74:	4648      	mov	r0, r9
 800be76:	f7fd fb71 	bl	800955c <_malloc_r>
 800be7a:	4606      	mov	r6, r0
 800be7c:	b1a0      	cbz	r0, 800bea8 <__ssprint_r+0xc4>
 800be7e:	4642      	mov	r2, r8
 800be80:	6921      	ldr	r1, [r4, #16]
 800be82:	f7fd fd8b 	bl	800999c <memcpy>
 800be86:	89a2      	ldrh	r2, [r4, #12]
 800be88:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800be8c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800be90:	81a2      	strh	r2, [r4, #12]
 800be92:	e018      	b.n	800bec6 <__ssprint_r+0xe2>
 800be94:	462a      	mov	r2, r5
 800be96:	4648      	mov	r0, r9
 800be98:	f000 f874 	bl	800bf84 <_realloc_r>
 800be9c:	4606      	mov	r6, r0
 800be9e:	b990      	cbnz	r0, 800bec6 <__ssprint_r+0xe2>
 800bea0:	6921      	ldr	r1, [r4, #16]
 800bea2:	4648      	mov	r0, r9
 800bea4:	f7ff fc06 	bl	800b6b4 <_free_r>
 800bea8:	220c      	movs	r2, #12
 800beaa:	f8c9 2000 	str.w	r2, [r9]
 800beae:	89a2      	ldrh	r2, [r4, #12]
 800beb0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800beb4:	81a2      	strh	r2, [r4, #12]
 800beb6:	2200      	movs	r2, #0
 800beb8:	f8cb 2008 	str.w	r2, [fp, #8]
 800bebc:	f8cb 2004 	str.w	r2, [fp, #4]
 800bec0:	f04f 30ff 	mov.w	r0, #4294967295
 800bec4:	e00a      	b.n	800bedc <__ssprint_r+0xf8>
 800bec6:	6126      	str	r6, [r4, #16]
 800bec8:	6165      	str	r5, [r4, #20]
 800beca:	4446      	add	r6, r8
 800becc:	ebc8 0505 	rsb	r5, r8, r5
 800bed0:	6026      	str	r6, [r4, #0]
 800bed2:	60a5      	str	r5, [r4, #8]
 800bed4:	463e      	mov	r6, r7
 800bed6:	e7a2      	b.n	800be1e <__ssprint_r+0x3a>
 800bed8:	463e      	mov	r6, r7
 800beda:	e7a2      	b.n	800be22 <__ssprint_r+0x3e>
 800bedc:	b003      	add	sp, #12
 800bede:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800bee2 <_calloc_r>:
 800bee2:	b510      	push	{r4, lr}
 800bee4:	4351      	muls	r1, r2
 800bee6:	f7fd fb39 	bl	800955c <_malloc_r>
 800beea:	4604      	mov	r4, r0
 800beec:	b320      	cbz	r0, 800bf38 <_calloc_r+0x56>
 800beee:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800bef2:	f022 0203 	bic.w	r2, r2, #3
 800bef6:	3a04      	subs	r2, #4
 800bef8:	2a24      	cmp	r2, #36	; 0x24
 800befa:	d81a      	bhi.n	800bf32 <_calloc_r+0x50>
 800befc:	2a13      	cmp	r2, #19
 800befe:	d912      	bls.n	800bf26 <_calloc_r+0x44>
 800bf00:	2100      	movs	r1, #0
 800bf02:	2a1b      	cmp	r2, #27
 800bf04:	6001      	str	r1, [r0, #0]
 800bf06:	6041      	str	r1, [r0, #4]
 800bf08:	d802      	bhi.n	800bf10 <_calloc_r+0x2e>
 800bf0a:	f100 0308 	add.w	r3, r0, #8
 800bf0e:	e00b      	b.n	800bf28 <_calloc_r+0x46>
 800bf10:	2a24      	cmp	r2, #36	; 0x24
 800bf12:	6081      	str	r1, [r0, #8]
 800bf14:	60c1      	str	r1, [r0, #12]
 800bf16:	bf11      	iteee	ne
 800bf18:	f100 0310 	addne.w	r3, r0, #16
 800bf1c:	6101      	streq	r1, [r0, #16]
 800bf1e:	f100 0318 	addeq.w	r3, r0, #24
 800bf22:	6141      	streq	r1, [r0, #20]
 800bf24:	e000      	b.n	800bf28 <_calloc_r+0x46>
 800bf26:	4603      	mov	r3, r0
 800bf28:	2200      	movs	r2, #0
 800bf2a:	601a      	str	r2, [r3, #0]
 800bf2c:	605a      	str	r2, [r3, #4]
 800bf2e:	609a      	str	r2, [r3, #8]
 800bf30:	e002      	b.n	800bf38 <_calloc_r+0x56>
 800bf32:	2100      	movs	r1, #0
 800bf34:	f000 f81d 	bl	800bf72 <memset>
 800bf38:	4620      	mov	r0, r4
 800bf3a:	bd10      	pop	{r4, pc}

0800bf3c <memmove>:
 800bf3c:	4288      	cmp	r0, r1
 800bf3e:	b510      	push	{r4, lr}
 800bf40:	eb01 0302 	add.w	r3, r1, r2
 800bf44:	d801      	bhi.n	800bf4a <memmove+0xe>
 800bf46:	1e42      	subs	r2, r0, #1
 800bf48:	e00b      	b.n	800bf62 <memmove+0x26>
 800bf4a:	4298      	cmp	r0, r3
 800bf4c:	d2fb      	bcs.n	800bf46 <memmove+0xa>
 800bf4e:	1881      	adds	r1, r0, r2
 800bf50:	1ad2      	subs	r2, r2, r3
 800bf52:	42d3      	cmn	r3, r2
 800bf54:	d004      	beq.n	800bf60 <memmove+0x24>
 800bf56:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bf5a:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800bf5e:	e7f8      	b.n	800bf52 <memmove+0x16>
 800bf60:	bd10      	pop	{r4, pc}
 800bf62:	4299      	cmp	r1, r3
 800bf64:	d004      	beq.n	800bf70 <memmove+0x34>
 800bf66:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bf6a:	f802 4f01 	strb.w	r4, [r2, #1]!
 800bf6e:	e7f8      	b.n	800bf62 <memmove+0x26>
 800bf70:	bd10      	pop	{r4, pc}

0800bf72 <memset>:
 800bf72:	4402      	add	r2, r0
 800bf74:	4603      	mov	r3, r0
 800bf76:	4293      	cmp	r3, r2
 800bf78:	d002      	beq.n	800bf80 <memset+0xe>
 800bf7a:	f803 1b01 	strb.w	r1, [r3], #1
 800bf7e:	e7fa      	b.n	800bf76 <memset+0x4>
 800bf80:	4770      	bx	lr
	...

0800bf84 <_realloc_r>:
 800bf84:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf88:	4681      	mov	r9, r0
 800bf8a:	460c      	mov	r4, r1
 800bf8c:	b929      	cbnz	r1, 800bf9a <_realloc_r+0x16>
 800bf8e:	4611      	mov	r1, r2
 800bf90:	b003      	add	sp, #12
 800bf92:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf96:	f7fd bae1 	b.w	800955c <_malloc_r>
 800bf9a:	9201      	str	r2, [sp, #4]
 800bf9c:	f7fd fd09 	bl	80099b2 <__malloc_lock>
 800bfa0:	9a01      	ldr	r2, [sp, #4]
 800bfa2:	f854 ec04 	ldr.w	lr, [r4, #-4]
 800bfa6:	f102 080b 	add.w	r8, r2, #11
 800bfaa:	f1b8 0f16 	cmp.w	r8, #22
 800bfae:	f1a4 0b08 	sub.w	fp, r4, #8
 800bfb2:	f02e 0503 	bic.w	r5, lr, #3
 800bfb6:	d903      	bls.n	800bfc0 <_realloc_r+0x3c>
 800bfb8:	f038 0807 	bics.w	r8, r8, #7
 800bfbc:	d502      	bpl.n	800bfc4 <_realloc_r+0x40>
 800bfbe:	e003      	b.n	800bfc8 <_realloc_r+0x44>
 800bfc0:	f04f 0810 	mov.w	r8, #16
 800bfc4:	4590      	cmp	r8, r2
 800bfc6:	d204      	bcs.n	800bfd2 <_realloc_r+0x4e>
 800bfc8:	230c      	movs	r3, #12
 800bfca:	f8c9 3000 	str.w	r3, [r9]
 800bfce:	2000      	movs	r0, #0
 800bfd0:	e17d      	b.n	800c2ce <_realloc_r+0x34a>
 800bfd2:	45a8      	cmp	r8, r5
 800bfd4:	f340 8150 	ble.w	800c278 <_realloc_r+0x2f4>
 800bfd8:	4ba6      	ldr	r3, [pc, #664]	; (800c274 <_realloc_r+0x2f0>)
 800bfda:	6898      	ldr	r0, [r3, #8]
 800bfdc:	eb0b 0105 	add.w	r1, fp, r5
 800bfe0:	4281      	cmp	r1, r0
 800bfe2:	684f      	ldr	r7, [r1, #4]
 800bfe4:	d005      	beq.n	800bff2 <_realloc_r+0x6e>
 800bfe6:	f027 0601 	bic.w	r6, r7, #1
 800bfea:	440e      	add	r6, r1
 800bfec:	6876      	ldr	r6, [r6, #4]
 800bfee:	07f6      	lsls	r6, r6, #31
 800bff0:	d426      	bmi.n	800c040 <_realloc_r+0xbc>
 800bff2:	f027 0a03 	bic.w	sl, r7, #3
 800bff6:	4281      	cmp	r1, r0
 800bff8:	eb05 070a 	add.w	r7, r5, sl
 800bffc:	d118      	bne.n	800c030 <_realloc_r+0xac>
 800bffe:	f108 0610 	add.w	r6, r8, #16
 800c002:	42b7      	cmp	r7, r6
 800c004:	db1f      	blt.n	800c046 <_realloc_r+0xc2>
 800c006:	eb0b 0008 	add.w	r0, fp, r8
 800c00a:	ebc8 0707 	rsb	r7, r8, r7
 800c00e:	f047 0701 	orr.w	r7, r7, #1
 800c012:	6098      	str	r0, [r3, #8]
 800c014:	6047      	str	r7, [r0, #4]
 800c016:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800c01a:	f003 0301 	and.w	r3, r3, #1
 800c01e:	ea43 0308 	orr.w	r3, r3, r8
 800c022:	4648      	mov	r0, r9
 800c024:	f844 3c04 	str.w	r3, [r4, #-4]
 800c028:	f7fd fcc4 	bl	80099b4 <__malloc_unlock>
 800c02c:	4620      	mov	r0, r4
 800c02e:	e14e      	b.n	800c2ce <_realloc_r+0x34a>
 800c030:	45b8      	cmp	r8, r7
 800c032:	dc08      	bgt.n	800c046 <_realloc_r+0xc2>
 800c034:	68cb      	ldr	r3, [r1, #12]
 800c036:	688a      	ldr	r2, [r1, #8]
 800c038:	463d      	mov	r5, r7
 800c03a:	60d3      	str	r3, [r2, #12]
 800c03c:	609a      	str	r2, [r3, #8]
 800c03e:	e11b      	b.n	800c278 <_realloc_r+0x2f4>
 800c040:	f04f 0a00 	mov.w	sl, #0
 800c044:	4651      	mov	r1, sl
 800c046:	f01e 0f01 	tst.w	lr, #1
 800c04a:	f040 80c3 	bne.w	800c1d4 <_realloc_r+0x250>
 800c04e:	f854 7c08 	ldr.w	r7, [r4, #-8]
 800c052:	ebc7 070b 	rsb	r7, r7, fp
 800c056:	687e      	ldr	r6, [r7, #4]
 800c058:	f026 0603 	bic.w	r6, r6, #3
 800c05c:	442e      	add	r6, r5
 800c05e:	2900      	cmp	r1, #0
 800c060:	f000 8083 	beq.w	800c16a <_realloc_r+0x1e6>
 800c064:	4281      	cmp	r1, r0
 800c066:	44b2      	add	sl, r6
 800c068:	d147      	bne.n	800c0fa <_realloc_r+0x176>
 800c06a:	f108 0110 	add.w	r1, r8, #16
 800c06e:	458a      	cmp	sl, r1
 800c070:	db7b      	blt.n	800c16a <_realloc_r+0x1e6>
 800c072:	463e      	mov	r6, r7
 800c074:	68fa      	ldr	r2, [r7, #12]
 800c076:	f856 1f08 	ldr.w	r1, [r6, #8]!
 800c07a:	60ca      	str	r2, [r1, #12]
 800c07c:	6091      	str	r1, [r2, #8]
 800c07e:	1f2a      	subs	r2, r5, #4
 800c080:	2a24      	cmp	r2, #36	; 0x24
 800c082:	d825      	bhi.n	800c0d0 <_realloc_r+0x14c>
 800c084:	2a13      	cmp	r2, #19
 800c086:	d91b      	bls.n	800c0c0 <_realloc_r+0x13c>
 800c088:	6821      	ldr	r1, [r4, #0]
 800c08a:	60b9      	str	r1, [r7, #8]
 800c08c:	6861      	ldr	r1, [r4, #4]
 800c08e:	60f9      	str	r1, [r7, #12]
 800c090:	2a1b      	cmp	r2, #27
 800c092:	d803      	bhi.n	800c09c <_realloc_r+0x118>
 800c094:	f107 0210 	add.w	r2, r7, #16
 800c098:	3408      	adds	r4, #8
 800c09a:	e012      	b.n	800c0c2 <_realloc_r+0x13e>
 800c09c:	68a1      	ldr	r1, [r4, #8]
 800c09e:	6139      	str	r1, [r7, #16]
 800c0a0:	68e1      	ldr	r1, [r4, #12]
 800c0a2:	6179      	str	r1, [r7, #20]
 800c0a4:	2a24      	cmp	r2, #36	; 0x24
 800c0a6:	bf01      	itttt	eq
 800c0a8:	6922      	ldreq	r2, [r4, #16]
 800c0aa:	61ba      	streq	r2, [r7, #24]
 800c0ac:	6961      	ldreq	r1, [r4, #20]
 800c0ae:	61f9      	streq	r1, [r7, #28]
 800c0b0:	bf19      	ittee	ne
 800c0b2:	f107 0218 	addne.w	r2, r7, #24
 800c0b6:	3410      	addne	r4, #16
 800c0b8:	f107 0220 	addeq.w	r2, r7, #32
 800c0bc:	3418      	addeq	r4, #24
 800c0be:	e000      	b.n	800c0c2 <_realloc_r+0x13e>
 800c0c0:	4632      	mov	r2, r6
 800c0c2:	6821      	ldr	r1, [r4, #0]
 800c0c4:	6011      	str	r1, [r2, #0]
 800c0c6:	6861      	ldr	r1, [r4, #4]
 800c0c8:	6051      	str	r1, [r2, #4]
 800c0ca:	68a1      	ldr	r1, [r4, #8]
 800c0cc:	6091      	str	r1, [r2, #8]
 800c0ce:	e005      	b.n	800c0dc <_realloc_r+0x158>
 800c0d0:	4621      	mov	r1, r4
 800c0d2:	4630      	mov	r0, r6
 800c0d4:	9301      	str	r3, [sp, #4]
 800c0d6:	f7ff ff31 	bl	800bf3c <memmove>
 800c0da:	9b01      	ldr	r3, [sp, #4]
 800c0dc:	eb07 0208 	add.w	r2, r7, r8
 800c0e0:	ebc8 0a0a 	rsb	sl, r8, sl
 800c0e4:	609a      	str	r2, [r3, #8]
 800c0e6:	f04a 0301 	orr.w	r3, sl, #1
 800c0ea:	6053      	str	r3, [r2, #4]
 800c0ec:	687b      	ldr	r3, [r7, #4]
 800c0ee:	f003 0301 	and.w	r3, r3, #1
 800c0f2:	ea43 0308 	orr.w	r3, r3, r8
 800c0f6:	607b      	str	r3, [r7, #4]
 800c0f8:	e0b6      	b.n	800c268 <_realloc_r+0x2e4>
 800c0fa:	45d0      	cmp	r8, sl
 800c0fc:	dc35      	bgt.n	800c16a <_realloc_r+0x1e6>
 800c0fe:	68cb      	ldr	r3, [r1, #12]
 800c100:	688a      	ldr	r2, [r1, #8]
 800c102:	4638      	mov	r0, r7
 800c104:	60d3      	str	r3, [r2, #12]
 800c106:	609a      	str	r2, [r3, #8]
 800c108:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800c10c:	68fb      	ldr	r3, [r7, #12]
 800c10e:	60d3      	str	r3, [r2, #12]
 800c110:	609a      	str	r2, [r3, #8]
 800c112:	1f2a      	subs	r2, r5, #4
 800c114:	2a24      	cmp	r2, #36	; 0x24
 800c116:	d823      	bhi.n	800c160 <_realloc_r+0x1dc>
 800c118:	2a13      	cmp	r2, #19
 800c11a:	d91a      	bls.n	800c152 <_realloc_r+0x1ce>
 800c11c:	6823      	ldr	r3, [r4, #0]
 800c11e:	60bb      	str	r3, [r7, #8]
 800c120:	6863      	ldr	r3, [r4, #4]
 800c122:	60fb      	str	r3, [r7, #12]
 800c124:	2a1b      	cmp	r2, #27
 800c126:	d803      	bhi.n	800c130 <_realloc_r+0x1ac>
 800c128:	f107 0010 	add.w	r0, r7, #16
 800c12c:	3408      	adds	r4, #8
 800c12e:	e010      	b.n	800c152 <_realloc_r+0x1ce>
 800c130:	68a3      	ldr	r3, [r4, #8]
 800c132:	613b      	str	r3, [r7, #16]
 800c134:	68e3      	ldr	r3, [r4, #12]
 800c136:	617b      	str	r3, [r7, #20]
 800c138:	2a24      	cmp	r2, #36	; 0x24
 800c13a:	bf01      	itttt	eq
 800c13c:	6923      	ldreq	r3, [r4, #16]
 800c13e:	61bb      	streq	r3, [r7, #24]
 800c140:	6963      	ldreq	r3, [r4, #20]
 800c142:	61fb      	streq	r3, [r7, #28]
 800c144:	bf19      	ittee	ne
 800c146:	f107 0018 	addne.w	r0, r7, #24
 800c14a:	3410      	addne	r4, #16
 800c14c:	f107 0020 	addeq.w	r0, r7, #32
 800c150:	3418      	addeq	r4, #24
 800c152:	6823      	ldr	r3, [r4, #0]
 800c154:	6003      	str	r3, [r0, #0]
 800c156:	6863      	ldr	r3, [r4, #4]
 800c158:	6043      	str	r3, [r0, #4]
 800c15a:	68a3      	ldr	r3, [r4, #8]
 800c15c:	6083      	str	r3, [r0, #8]
 800c15e:	e002      	b.n	800c166 <_realloc_r+0x1e2>
 800c160:	4621      	mov	r1, r4
 800c162:	f7ff feeb 	bl	800bf3c <memmove>
 800c166:	4655      	mov	r5, sl
 800c168:	e02e      	b.n	800c1c8 <_realloc_r+0x244>
 800c16a:	45b0      	cmp	r8, r6
 800c16c:	dc32      	bgt.n	800c1d4 <_realloc_r+0x250>
 800c16e:	4638      	mov	r0, r7
 800c170:	68fb      	ldr	r3, [r7, #12]
 800c172:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800c176:	60d3      	str	r3, [r2, #12]
 800c178:	609a      	str	r2, [r3, #8]
 800c17a:	1f2a      	subs	r2, r5, #4
 800c17c:	2a24      	cmp	r2, #36	; 0x24
 800c17e:	d825      	bhi.n	800c1cc <_realloc_r+0x248>
 800c180:	2a13      	cmp	r2, #19
 800c182:	d91a      	bls.n	800c1ba <_realloc_r+0x236>
 800c184:	6823      	ldr	r3, [r4, #0]
 800c186:	60bb      	str	r3, [r7, #8]
 800c188:	6863      	ldr	r3, [r4, #4]
 800c18a:	60fb      	str	r3, [r7, #12]
 800c18c:	2a1b      	cmp	r2, #27
 800c18e:	d803      	bhi.n	800c198 <_realloc_r+0x214>
 800c190:	f107 0010 	add.w	r0, r7, #16
 800c194:	3408      	adds	r4, #8
 800c196:	e010      	b.n	800c1ba <_realloc_r+0x236>
 800c198:	68a3      	ldr	r3, [r4, #8]
 800c19a:	613b      	str	r3, [r7, #16]
 800c19c:	68e3      	ldr	r3, [r4, #12]
 800c19e:	617b      	str	r3, [r7, #20]
 800c1a0:	2a24      	cmp	r2, #36	; 0x24
 800c1a2:	bf01      	itttt	eq
 800c1a4:	6923      	ldreq	r3, [r4, #16]
 800c1a6:	61bb      	streq	r3, [r7, #24]
 800c1a8:	6963      	ldreq	r3, [r4, #20]
 800c1aa:	61fb      	streq	r3, [r7, #28]
 800c1ac:	bf19      	ittee	ne
 800c1ae:	f107 0018 	addne.w	r0, r7, #24
 800c1b2:	3410      	addne	r4, #16
 800c1b4:	f107 0020 	addeq.w	r0, r7, #32
 800c1b8:	3418      	addeq	r4, #24
 800c1ba:	6823      	ldr	r3, [r4, #0]
 800c1bc:	6003      	str	r3, [r0, #0]
 800c1be:	6863      	ldr	r3, [r4, #4]
 800c1c0:	6043      	str	r3, [r0, #4]
 800c1c2:	68a3      	ldr	r3, [r4, #8]
 800c1c4:	6083      	str	r3, [r0, #8]
 800c1c6:	4635      	mov	r5, r6
 800c1c8:	46bb      	mov	fp, r7
 800c1ca:	e055      	b.n	800c278 <_realloc_r+0x2f4>
 800c1cc:	4621      	mov	r1, r4
 800c1ce:	f7ff feb5 	bl	800bf3c <memmove>
 800c1d2:	e7f8      	b.n	800c1c6 <_realloc_r+0x242>
 800c1d4:	4611      	mov	r1, r2
 800c1d6:	4648      	mov	r0, r9
 800c1d8:	f7fd f9c0 	bl	800955c <_malloc_r>
 800c1dc:	4606      	mov	r6, r0
 800c1de:	2800      	cmp	r0, #0
 800c1e0:	d042      	beq.n	800c268 <_realloc_r+0x2e4>
 800c1e2:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800c1e6:	f023 0301 	bic.w	r3, r3, #1
 800c1ea:	f1a0 0208 	sub.w	r2, r0, #8
 800c1ee:	445b      	add	r3, fp
 800c1f0:	429a      	cmp	r2, r3
 800c1f2:	d105      	bne.n	800c200 <_realloc_r+0x27c>
 800c1f4:	f850 3c04 	ldr.w	r3, [r0, #-4]
 800c1f8:	f023 0303 	bic.w	r3, r3, #3
 800c1fc:	441d      	add	r5, r3
 800c1fe:	e03b      	b.n	800c278 <_realloc_r+0x2f4>
 800c200:	1f2a      	subs	r2, r5, #4
 800c202:	2a24      	cmp	r2, #36	; 0x24
 800c204:	d829      	bhi.n	800c25a <_realloc_r+0x2d6>
 800c206:	2a13      	cmp	r2, #19
 800c208:	d91e      	bls.n	800c248 <_realloc_r+0x2c4>
 800c20a:	6823      	ldr	r3, [r4, #0]
 800c20c:	6003      	str	r3, [r0, #0]
 800c20e:	6863      	ldr	r3, [r4, #4]
 800c210:	6043      	str	r3, [r0, #4]
 800c212:	2a1b      	cmp	r2, #27
 800c214:	d804      	bhi.n	800c220 <_realloc_r+0x29c>
 800c216:	f100 0308 	add.w	r3, r0, #8
 800c21a:	f104 0208 	add.w	r2, r4, #8
 800c21e:	e015      	b.n	800c24c <_realloc_r+0x2c8>
 800c220:	68a3      	ldr	r3, [r4, #8]
 800c222:	6083      	str	r3, [r0, #8]
 800c224:	68e3      	ldr	r3, [r4, #12]
 800c226:	60c3      	str	r3, [r0, #12]
 800c228:	2a24      	cmp	r2, #36	; 0x24
 800c22a:	bf01      	itttt	eq
 800c22c:	6923      	ldreq	r3, [r4, #16]
 800c22e:	6103      	streq	r3, [r0, #16]
 800c230:	6961      	ldreq	r1, [r4, #20]
 800c232:	6141      	streq	r1, [r0, #20]
 800c234:	bf19      	ittee	ne
 800c236:	f100 0310 	addne.w	r3, r0, #16
 800c23a:	f104 0210 	addne.w	r2, r4, #16
 800c23e:	f100 0318 	addeq.w	r3, r0, #24
 800c242:	f104 0218 	addeq.w	r2, r4, #24
 800c246:	e001      	b.n	800c24c <_realloc_r+0x2c8>
 800c248:	4603      	mov	r3, r0
 800c24a:	4622      	mov	r2, r4
 800c24c:	6811      	ldr	r1, [r2, #0]
 800c24e:	6019      	str	r1, [r3, #0]
 800c250:	6851      	ldr	r1, [r2, #4]
 800c252:	6059      	str	r1, [r3, #4]
 800c254:	6892      	ldr	r2, [r2, #8]
 800c256:	609a      	str	r2, [r3, #8]
 800c258:	e002      	b.n	800c260 <_realloc_r+0x2dc>
 800c25a:	4621      	mov	r1, r4
 800c25c:	f7ff fe6e 	bl	800bf3c <memmove>
 800c260:	4621      	mov	r1, r4
 800c262:	4648      	mov	r0, r9
 800c264:	f7ff fa26 	bl	800b6b4 <_free_r>
 800c268:	4648      	mov	r0, r9
 800c26a:	f7fd fba3 	bl	80099b4 <__malloc_unlock>
 800c26e:	4630      	mov	r0, r6
 800c270:	e02d      	b.n	800c2ce <_realloc_r+0x34a>
 800c272:	bf00      	nop
 800c274:	20000158 	.word	0x20000158
 800c278:	ebc8 0205 	rsb	r2, r8, r5
 800c27c:	2a0f      	cmp	r2, #15
 800c27e:	f8db 3004 	ldr.w	r3, [fp, #4]
 800c282:	d914      	bls.n	800c2ae <_realloc_r+0x32a>
 800c284:	f003 0301 	and.w	r3, r3, #1
 800c288:	eb0b 0108 	add.w	r1, fp, r8
 800c28c:	ea43 0308 	orr.w	r3, r3, r8
 800c290:	f8cb 3004 	str.w	r3, [fp, #4]
 800c294:	f042 0301 	orr.w	r3, r2, #1
 800c298:	440a      	add	r2, r1
 800c29a:	604b      	str	r3, [r1, #4]
 800c29c:	6853      	ldr	r3, [r2, #4]
 800c29e:	f043 0301 	orr.w	r3, r3, #1
 800c2a2:	6053      	str	r3, [r2, #4]
 800c2a4:	3108      	adds	r1, #8
 800c2a6:	4648      	mov	r0, r9
 800c2a8:	f7ff fa04 	bl	800b6b4 <_free_r>
 800c2ac:	e00a      	b.n	800c2c4 <_realloc_r+0x340>
 800c2ae:	f003 0301 	and.w	r3, r3, #1
 800c2b2:	432b      	orrs	r3, r5
 800c2b4:	eb0b 0205 	add.w	r2, fp, r5
 800c2b8:	f8cb 3004 	str.w	r3, [fp, #4]
 800c2bc:	6853      	ldr	r3, [r2, #4]
 800c2be:	f043 0301 	orr.w	r3, r3, #1
 800c2c2:	6053      	str	r3, [r2, #4]
 800c2c4:	4648      	mov	r0, r9
 800c2c6:	f7fd fb75 	bl	80099b4 <__malloc_unlock>
 800c2ca:	f10b 0008 	add.w	r0, fp, #8
 800c2ce:	b003      	add	sp, #12
 800c2d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c2d4 <_sbrk>:
 800c2d4:	4b04      	ldr	r3, [pc, #16]	; (800c2e8 <_sbrk+0x14>)
 800c2d6:	6819      	ldr	r1, [r3, #0]
 800c2d8:	4602      	mov	r2, r0
 800c2da:	b909      	cbnz	r1, 800c2e0 <_sbrk+0xc>
 800c2dc:	4903      	ldr	r1, [pc, #12]	; (800c2ec <_sbrk+0x18>)
 800c2de:	6019      	str	r1, [r3, #0]
 800c2e0:	6818      	ldr	r0, [r3, #0]
 800c2e2:	4402      	add	r2, r0
 800c2e4:	601a      	str	r2, [r3, #0]
 800c2e6:	4770      	bx	lr
 800c2e8:	20000910 	.word	0x20000910
 800c2ec:	20001214 	.word	0x20001214

0800c2f0 <_init>:
 800c2f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c2f2:	bf00      	nop
 800c2f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c2f6:	bc08      	pop	{r3}
 800c2f8:	469e      	mov	lr, r3
 800c2fa:	4770      	bx	lr

0800c2fc <_fini>:
 800c2fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c2fe:	bf00      	nop
 800c300:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c302:	bc08      	pop	{r3}
 800c304:	469e      	mov	lr, r3
 800c306:	4770      	bx	lr
