Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\tag2\TAG_NIOS\tag_nios_system.qsys --block-symbol-file --output-directory=D:\tag2\TAG_NIOS\tag_nios_system --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading TAG_NIOS/tag_nios_system.qsys
Progress: Reading input file
Progress: Adding bt_rs232_uart [altera_up_avalon_rs232 15.0]
Progress: Parameterizing module bt_rs232_uart
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 15.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0 [altera_avalon_pio 15.0]
Progress: Parameterizing module pio_0
Progress: Adding pll_0 [altera_pll 15.0]
Progress: Parameterizing module pll_0
Progress: Adding sd_card_ic [Altera_UP_SD_Card_Avalon_Interface 15.0]
Progress: Parameterizing module sd_card_ic
Progress: Adding sdram_controller [altera_avalon_new_sdram_controller 15.0]
Progress: Parameterizing module sdram_controller
Progress: Adding wifi_rs232_uart [altera_up_avalon_rs232 15.0]
Progress: Parameterizing module wifi_rs232_uart
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: tag_nios_system.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: tag_nios_system.pll_0: Able to implement PLL with user settings
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\tag2\TAG_NIOS\tag_nios_system.qsys --synthesis=VERILOG --output-directory=D:\tag2\TAG_NIOS\tag_nios_system\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading TAG_NIOS/tag_nios_system.qsys
Progress: Reading input file
Progress: Adding bt_rs232_uart [altera_up_avalon_rs232 15.0]
Progress: Parameterizing module bt_rs232_uart
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 15.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0 [altera_avalon_pio 15.0]
Progress: Parameterizing module pio_0
Progress: Adding pll_0 [altera_pll 15.0]
Progress: Parameterizing module pll_0
Progress: Adding sd_card_ic [Altera_UP_SD_Card_Avalon_Interface 15.0]
Progress: Parameterizing module sd_card_ic
Progress: Adding sdram_controller [altera_avalon_new_sdram_controller 15.0]
Progress: Parameterizing module sdram_controller
Progress: Adding wifi_rs232_uart [altera_up_avalon_rs232 15.0]
Progress: Parameterizing module wifi_rs232_uart
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: tag_nios_system.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: tag_nios_system.pll_0: Able to implement PLL with user settings
Info: tag_nios_system: Generating tag_nios_system "tag_nios_system" for QUARTUS_SYNTH
Info: bt_rs232_uart: Starting Generation of RS232 UART
Info: bt_rs232_uart: "tag_nios_system" instantiated altera_up_avalon_rs232 "bt_rs232_uart"
Info: jtag_uart_0: Starting RTL generation for module 'tag_nios_system_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=tag_nios_system_jtag_uart_0 --dir=C:/Users/shade/AppData/Local/Temp/alt8723_6660383387751541802.dir/0004_jtag_uart_0_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/shade/AppData/Local/Temp/alt8723_6660383387751541802.dir/0004_jtag_uart_0_gen//tag_nios_system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'tag_nios_system_jtag_uart_0'
Info: jtag_uart_0: "tag_nios_system" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_gen2_0: "tag_nios_system" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'tag_nios_system_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=tag_nios_system_onchip_memory2_0 --dir=C:/Users/shade/AppData/Local/Temp/alt8723_6660383387751541802.dir/0005_onchip_memory2_0_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/shade/AppData/Local/Temp/alt8723_6660383387751541802.dir/0005_onchip_memory2_0_gen//tag_nios_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'tag_nios_system_onchip_memory2_0'
Info: onchip_memory2_0: "tag_nios_system" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: pio_0: Starting RTL generation for module 'tag_nios_system_pio_0'
Info: pio_0:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=tag_nios_system_pio_0 --dir=C:/Users/shade/AppData/Local/Temp/alt8723_6660383387751541802.dir/0006_pio_0_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/shade/AppData/Local/Temp/alt8723_6660383387751541802.dir/0006_pio_0_gen//tag_nios_system_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_0: Done RTL generation for module 'tag_nios_system_pio_0'
Info: pio_0: "tag_nios_system" instantiated altera_avalon_pio "pio_0"
Info: pll_0: "tag_nios_system" instantiated altera_pll "pll_0"
Info: sd_card_ic: "tag_nios_system" instantiated Altera_UP_SD_Card_Avalon_Interface "sd_card_ic"
Info: sdram_controller: Starting RTL generation for module 'tag_nios_system_sdram_controller'
Info: sdram_controller:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=tag_nios_system_sdram_controller --dir=C:/Users/shade/AppData/Local/Temp/alt8723_6660383387751541802.dir/0008_sdram_controller_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/shade/AppData/Local/Temp/alt8723_6660383387751541802.dir/0008_sdram_controller_gen//tag_nios_system_sdram_controller_component_configuration.pl  --do_build_sim=0  ]
Info: sdram_controller: Done RTL generation for module 'tag_nios_system_sdram_controller'
Info: sdram_controller: "tag_nios_system" instantiated altera_avalon_new_sdram_controller "sdram_controller"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "tag_nios_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "tag_nios_system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "tag_nios_system" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'tag_nios_system_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/altera/15.0/quartus/bin64/eperlcmd.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=tag_nios_system_nios2_gen2_0_cpu --dir=C:/Users/shade/AppData/Local/Temp/alt8723_6660383387751541802.dir/0011_cpu_gen/ --quartus_bindir=C:/altera/15.0/quartus/bin64 --verilog --config=C:/Users/shade/AppData/Local/Temp/alt8723_6660383387751541802.dir/0011_cpu_gen//tag_nios_system_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2021.04.06 15:29:09 (*) Starting Nios II generation
Info: cpu: # 2021.04.06 15:29:09 (*)   Checking for plaintext license.
Info: cpu: # 2021.04.06 15:29:11 (*)   Couldn't query license setup in Quartus directory C:/altera/15.0/quartus/bin64
Info: cpu: # 2021.04.06 15:29:11 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2021.04.06 15:29:11 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2021.04.06 15:29:11 (*)   Plaintext license not found.
Info: cpu: # 2021.04.06 15:29:11 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2021.04.06 15:29:11 (*)   Elaborating CPU configuration settings
Info: cpu: # 2021.04.06 15:29:11 (*)   Creating all objects for CPU
Info: cpu: # 2021.04.06 15:29:12 (*)   Generating RTL from CPU objects
Info: cpu: # 2021.04.06 15:29:12 (*)   Creating plain-text RTL
Info: cpu: # 2021.04.06 15:29:12 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'tag_nios_system_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_009: "mm_interconnect_0" instantiated altera_merlin_router "router_009"
Info: sdram_controller_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_controller_s1_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file D:/tag2/TAG_NIOS/tag_nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/tag2/TAG_NIOS/tag_nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file D:/tag2/TAG_NIOS/tag_nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sdram_controller_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_controller_s1_rsp_width_adapter"
Info: Reusing file D:/tag2/TAG_NIOS/tag_nios_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/tag2/TAG_NIOS/tag_nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_007: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_007"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_007" instantiated error_adapter "error_adapter_0"
Info: tag_nios_system: Done "tag_nios_system" with 37 modules, 75 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
