

================================================================
== Vitis HLS Report for 'fft32_Pipeline_bit_rev_assign_loop'
================================================================
* Date:           Tue Jun 24 23:09:44 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        FFT_sol
* Solution:       no_opt (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z030-sbv485-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.644 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  0.340 us|  0.340 us|   34|   34|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- bit_rev_assign_loop  |       32|       32|         2|          1|          1|    32|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.41>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 5 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %i_1"   --->   Operation 6 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc23"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = load i6 %i_1" [FFT32_sol.cpp:84]   --->   Operation 8 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 9 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.82ns)   --->   "%icmp_ln84 = icmp_eq  i6 %i, i6 32" [FFT32_sol.cpp:84]   --->   Operation 10 'icmp' 'icmp_ln84' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (1.82ns)   --->   "%add_ln84 = add i6 %i, i6 1" [FFT32_sol.cpp:84]   --->   Operation 11 'add' 'add_ln84' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln84 = br i1 %icmp_ln84, void %for.inc23.split, void %arrayctor.loop29.preheader.exitStub" [FFT32_sol.cpp:84]   --->   Operation 12 'br' 'br_ln84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%or_ln57_3 = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %i, i32 4, i32 0" [FFT32_sol.cpp:57->FFT32_sol.cpp:86]   --->   Operation 13 'partselect' 'or_ln57_3' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i5 %or_ln57_3" [FFT32_sol.cpp:86]   --->   Operation 14 'zext' 'zext_ln86' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%data_real_addr = getelementptr i16 %data_real, i64 0, i64 %zext_ln86" [FFT32_sol.cpp:86]   --->   Operation 15 'getelementptr' 'data_real_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%data_imag_addr = getelementptr i16 %data_imag, i64 0, i64 %zext_ln86" [FFT32_sol.cpp:86]   --->   Operation 16 'getelementptr' 'data_imag_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (2.32ns)   --->   "%data_real_load = load i5 %data_real_addr" [FFT32_sol.cpp:86]   --->   Operation 17 'load' 'data_real_load' <Predicate = (!icmp_ln84)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 18 [2/2] (2.32ns)   --->   "%data_imag_load = load i5 %data_imag_addr" [FFT32_sol.cpp:86]   --->   Operation 18 'load' 'data_imag_load' <Predicate = (!icmp_ln84)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln84 = store i6 %add_ln84, i6 %i_1" [FFT32_sol.cpp:84]   --->   Operation 19 'store' 'store_ln84' <Predicate = (!icmp_ln84)> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 30 'ret' 'ret_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.64>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i_3_cast = zext i6 %i" [FFT32_sol.cpp:84]   --->   Operation 20 'zext' 'i_3_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%speclooptripcount_ln84 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [FFT32_sol.cpp:84]   --->   Operation 21 'speclooptripcount' 'speclooptripcount_ln84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln84 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [FFT32_sol.cpp:84]   --->   Operation 22 'specloopname' 'specloopname_ln84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%stage0_real_addr = getelementptr i16 %stage0_real, i64 0, i64 %i_3_cast" [FFT32_sol.cpp:86]   --->   Operation 23 'getelementptr' 'stage0_real_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%stage0_imag_addr = getelementptr i16 %stage0_imag, i64 0, i64 %i_3_cast" [FFT32_sol.cpp:86]   --->   Operation 24 'getelementptr' 'stage0_imag_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/2] (2.32ns)   --->   "%data_real_load = load i5 %data_real_addr" [FFT32_sol.cpp:86]   --->   Operation 25 'load' 'data_real_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 26 [1/2] (2.32ns)   --->   "%data_imag_load = load i5 %data_imag_addr" [FFT32_sol.cpp:86]   --->   Operation 26 'load' 'data_imag_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 27 [1/1] (2.32ns)   --->   "%store_ln86 = store i16 %data_real_load, i5 %stage0_real_addr" [FFT32_sol.cpp:86]   --->   Operation 27 'store' 'store_ln86' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 28 [1/1] (2.32ns)   --->   "%store_ln86 = store i16 %data_imag_load, i5 %stage0_imag_addr" [FFT32_sol.cpp:86]   --->   Operation 28 'store' 'store_ln86' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln84 = br void %for.inc23" [FFT32_sol.cpp:84]   --->   Operation 29 'br' 'br_ln84' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ stage0_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ stage0_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_1                    (alloca           ) [ 010]
store_ln0              (store            ) [ 000]
br_ln0                 (br               ) [ 000]
i                      (load             ) [ 011]
specpipeline_ln0       (specpipeline     ) [ 000]
icmp_ln84              (icmp             ) [ 010]
add_ln84               (add              ) [ 000]
br_ln84                (br               ) [ 000]
or_ln57_3              (partselect       ) [ 000]
zext_ln86              (zext             ) [ 000]
data_real_addr         (getelementptr    ) [ 011]
data_imag_addr         (getelementptr    ) [ 011]
store_ln84             (store            ) [ 000]
i_3_cast               (zext             ) [ 000]
speclooptripcount_ln84 (speclooptripcount) [ 000]
specloopname_ln84      (specloopname     ) [ 000]
stage0_real_addr       (getelementptr    ) [ 000]
stage0_imag_addr       (getelementptr    ) [ 000]
data_real_load         (load             ) [ 000]
data_imag_load         (load             ) [ 000]
store_ln86             (store            ) [ 000]
store_ln86             (store            ) [ 000]
br_ln84                (br               ) [ 000]
ret_ln0                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_real">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_real"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_imag">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_imag"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="stage0_real">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage0_real"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="stage0_imag">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage0_imag"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="i_1_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="data_real_addr_gep_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="16" slack="0"/>
<pin id="44" dir="0" index="1" bw="1" slack="0"/>
<pin id="45" dir="0" index="2" bw="5" slack="0"/>
<pin id="46" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_real_addr/1 "/>
</bind>
</comp>

<comp id="49" class="1004" name="data_imag_addr_gep_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="16" slack="0"/>
<pin id="51" dir="0" index="1" bw="1" slack="0"/>
<pin id="52" dir="0" index="2" bw="5" slack="0"/>
<pin id="53" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_imag_addr/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_access_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="5" slack="0"/>
<pin id="58" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="59" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="60" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_real_load/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_access_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="5" slack="0"/>
<pin id="64" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="65" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="66" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_imag_load/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="stage0_real_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="16" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="6" slack="0"/>
<pin id="72" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="stage0_real_addr/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="stage0_imag_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="16" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="6" slack="0"/>
<pin id="79" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="stage0_imag_addr/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="store_ln86_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="5" slack="0"/>
<pin id="84" dir="0" index="1" bw="16" slack="0"/>
<pin id="85" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="store_ln86_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="5" slack="0"/>
<pin id="91" dir="0" index="1" bw="16" slack="0"/>
<pin id="92" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="store_ln0_store_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="6" slack="0"/>
<pin id="99" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="i_load_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="6" slack="0"/>
<pin id="103" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="icmp_ln84_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="6" slack="0"/>
<pin id="106" dir="0" index="1" bw="6" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln84/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="add_ln84_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="6" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="or_ln57_3_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="5" slack="0"/>
<pin id="118" dir="0" index="1" bw="6" slack="0"/>
<pin id="119" dir="0" index="2" bw="4" slack="0"/>
<pin id="120" dir="0" index="3" bw="1" slack="0"/>
<pin id="121" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="or_ln57_3/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="zext_ln86_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="5" slack="0"/>
<pin id="128" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln86/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="store_ln84_store_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="6" slack="0"/>
<pin id="134" dir="0" index="1" bw="6" slack="0"/>
<pin id="135" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="i_3_cast_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="6" slack="1"/>
<pin id="139" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_3_cast/2 "/>
</bind>
</comp>

<comp id="142" class="1005" name="i_1_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="6" slack="0"/>
<pin id="144" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="149" class="1005" name="i_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="6" slack="1"/>
<pin id="151" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="157" class="1005" name="data_real_addr_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="5" slack="1"/>
<pin id="159" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="data_real_addr "/>
</bind>
</comp>

<comp id="162" class="1005" name="data_imag_addr_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="5" slack="1"/>
<pin id="164" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="data_imag_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="8" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="28" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="54"><net_src comp="2" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="55"><net_src comp="28" pin="0"/><net_sink comp="49" pin=1"/></net>

<net id="61"><net_src comp="42" pin="3"/><net_sink comp="56" pin=0"/></net>

<net id="67"><net_src comp="49" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="28" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="6" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="28" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="56" pin="3"/><net_sink comp="82" pin=1"/></net>

<net id="88"><net_src comp="68" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="94"><net_src comp="62" pin="3"/><net_sink comp="89" pin=1"/></net>

<net id="95"><net_src comp="75" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="100"><net_src comp="10" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="108"><net_src comp="101" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="20" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="101" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="22" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="24" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="101" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="124"><net_src comp="26" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="125"><net_src comp="16" pin="0"/><net_sink comp="116" pin=3"/></net>

<net id="129"><net_src comp="116" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="42" pin=2"/></net>

<net id="131"><net_src comp="126" pin="1"/><net_sink comp="49" pin=2"/></net>

<net id="136"><net_src comp="110" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="137" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="145"><net_src comp="38" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="147"><net_src comp="142" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="148"><net_src comp="142" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="152"><net_src comp="101" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="160"><net_src comp="42" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="165"><net_src comp="49" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="62" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stage0_real | {2 }
	Port: stage0_imag | {2 }
 - Input state : 
	Port: fft32_Pipeline_bit_rev_assign_loop : data_real | {1 2 }
	Port: fft32_Pipeline_bit_rev_assign_loop : data_imag | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		icmp_ln84 : 2
		add_ln84 : 2
		br_ln84 : 3
		or_ln57_3 : 2
		zext_ln86 : 3
		data_real_addr : 4
		data_imag_addr : 4
		data_real_load : 5
		data_imag_load : 5
		store_ln84 : 3
	State 2
		stage0_real_addr : 1
		stage0_imag_addr : 1
		store_ln86 : 2
		store_ln86 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|
| Operation|  Functional Unit |    FF   |   LUT   |
|----------|------------------|---------|---------|
|   icmp   | icmp_ln84_fu_104 |    0    |    14   |
|----------|------------------|---------|---------|
|    add   |  add_ln84_fu_110 |    0    |    14   |
|----------|------------------|---------|---------|
|partselect| or_ln57_3_fu_116 |    0    |    0    |
|----------|------------------|---------|---------|
|   zext   | zext_ln86_fu_126 |    0    |    0    |
|          |  i_3_cast_fu_137 |    0    |    0    |
|----------|------------------|---------|---------|
|   Total  |                  |    0    |    28   |
|----------|------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|data_imag_addr_reg_162|    5   |
|data_real_addr_reg_157|    5   |
|      i_1_reg_142     |    6   |
|       i_reg_149      |    6   |
+----------------------+--------+
|         Total        |   22   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_56 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_62 |  p0  |   2  |   5  |   10   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   20   ||  3.176  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   28   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   22   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   22   |   46   |
+-----------+--------+--------+--------+
