Loading plugins phase: Elapsed time ==> 0s.233ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\bogda\ExamTester\74374_OctalDFlipFlop.cydsn\74374_OctalDFlipFlop.cyprj -d CY8C4248FNI-BL583 -s C:\Users\bogda\ExamTester\74374_OctalDFlipFlop.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.438ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.163ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  74374_OctalDFlipFlop.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bogda\ExamTester\74374_OctalDFlipFlop.cydsn\74374_OctalDFlipFlop.cyprj -dcpsoc3 74374_OctalDFlipFlop.v -verilog
======================================================================

======================================================================
Compiling:  74374_OctalDFlipFlop.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bogda\ExamTester\74374_OctalDFlipFlop.cydsn\74374_OctalDFlipFlop.cyprj -dcpsoc3 74374_OctalDFlipFlop.v -verilog
======================================================================

======================================================================
Compiling:  74374_OctalDFlipFlop.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bogda\ExamTester\74374_OctalDFlipFlop.cydsn\74374_OctalDFlipFlop.cyprj -dcpsoc3 -verilog 74374_OctalDFlipFlop.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon Jan 17 15:55:24 2022


======================================================================
Compiling:  74374_OctalDFlipFlop.v
Program  :   vpp
Options  :    -yv2 -q10 74374_OctalDFlipFlop.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon Jan 17 15:55:24 2022

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_dffe_v1_0\cy_dffe_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xnor_v1_0\xnor_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file '74374_OctalDFlipFlop.ctl'.

vlogfe:  No errors.


======================================================================
Compiling:  74374_OctalDFlipFlop.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bogda\ExamTester\74374_OctalDFlipFlop.cydsn\74374_OctalDFlipFlop.cyprj -dcpsoc3 -verilog 74374_OctalDFlipFlop.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon Jan 17 15:55:24 2022

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\bogda\ExamTester\74374_OctalDFlipFlop.cydsn\codegentemp\74374_OctalDFlipFlop.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_dffe_v1_0\cy_dffe_v1_0.v'.
Linking 'C:\Users\bogda\ExamTester\74374_OctalDFlipFlop.cydsn\codegentemp\74374_OctalDFlipFlop.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xnor_v1_0\xnor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.

tovif:  No errors.


======================================================================
Compiling:  74374_OctalDFlipFlop.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bogda\ExamTester\74374_OctalDFlipFlop.cydsn\74374_OctalDFlipFlop.cyprj -dcpsoc3 -verilog 74374_OctalDFlipFlop.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon Jan 17 15:55:24 2022

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\bogda\ExamTester\74374_OctalDFlipFlop.cydsn\codegentemp\74374_OctalDFlipFlop.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_dffe_v1_0\cy_dffe_v1_0.v'.
Linking 'C:\Users\bogda\ExamTester\74374_OctalDFlipFlop.cydsn\codegentemp\74374_OctalDFlipFlop.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xnor_v1_0\xnor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART:Net_1257\
	\UART:uncfg_rx_irq\
	\UART:Net_1099\
	\UART:Net_1258\
	Net_25
	Net_26
	Net_27
	Net_28
	Net_29
	Net_30
	Net_31
	Net_34
	Net_35
	Net_42
	Net_165
	Net_166
	Net_167
	Net_168
	Net_169
	Net_170
	Net_171


Deleted 21 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__Pin_C_net_0
Aliasing tmpOE__Pin_nEN_net_0 to tmpOE__Pin_C_net_0
Aliasing Net_53 to zero
Aliasing tmpOE__Port_Q_net_7 to tmpOE__Pin_C_net_0
Aliasing tmpOE__Port_Q_net_6 to tmpOE__Pin_C_net_0
Aliasing tmpOE__Port_Q_net_5 to tmpOE__Pin_C_net_0
Aliasing tmpOE__Port_Q_net_4 to tmpOE__Pin_C_net_0
Aliasing tmpOE__Port_Q_net_3 to tmpOE__Pin_C_net_0
Aliasing tmpOE__Port_Q_net_2 to tmpOE__Pin_C_net_0
Aliasing tmpOE__Port_Q_net_1 to tmpOE__Pin_C_net_0
Aliasing tmpOE__Port_Q_net_0 to tmpOE__Pin_C_net_0
Aliasing tmpOE__Port_D_net_7 to tmpOE__Pin_C_net_0
Aliasing tmpOE__Port_D_net_6 to tmpOE__Pin_C_net_0
Aliasing tmpOE__Port_D_net_5 to tmpOE__Pin_C_net_0
Aliasing tmpOE__Port_D_net_4 to tmpOE__Pin_C_net_0
Aliasing tmpOE__Port_D_net_3 to tmpOE__Pin_C_net_0
Aliasing tmpOE__Port_D_net_2 to tmpOE__Pin_C_net_0
Aliasing tmpOE__Port_D_net_1 to tmpOE__Pin_C_net_0
Aliasing tmpOE__Port_D_net_0 to tmpOE__Pin_C_net_0
Aliasing Net_140 to tmpOE__Pin_C_net_0
Aliasing Net_136 to tmpOE__Pin_C_net_0
Aliasing Net_132 to tmpOE__Pin_C_net_0
Aliasing Net_128 to tmpOE__Pin_C_net_0
Aliasing Net_124 to tmpOE__Pin_C_net_0
Aliasing \D_Reg:clk\ to zero
Aliasing \D_Reg:rst\ to zero
Aliasing Net_96 to tmpOE__Pin_C_net_0
Aliasing Net_120 to tmpOE__Pin_C_net_0
Aliasing tmpOE__Pin_ERR_net_0 to tmpOE__Pin_C_net_0
Aliasing tmpOE__Pin_OK_net_0 to tmpOE__Pin_C_net_0
Aliasing \UART:select_s_wire\ to zero
Aliasing \UART:sclk_s_wire\ to zero
Aliasing \UART:mosi_s_wire\ to zero
Aliasing \UART:miso_m_wire\ to zero
Aliasing \UART:tmpOE__tx_net_0\ to tmpOE__Pin_C_net_0
Aliasing \UART:tmpOE__rx_net_0\ to tmpOE__Pin_C_net_0
Aliasing \UART:cts_wire\ to zero
Aliasing Net_144 to tmpOE__Pin_C_net_0
Aliasing \C_Reg:clk\ to zero
Aliasing \C_Reg:rst\ to zero
Aliasing \Eq_Reg:status_1\ to zero
Aliasing \Eq_Reg:status_2\ to zero
Aliasing \Eq_Reg:status_3\ to zero
Aliasing \Eq_Reg:status_4\ to zero
Aliasing \Eq_Reg:status_5\ to zero
Aliasing \Eq_Reg:status_6\ to zero
Aliasing \Eq_Reg:status_7\ to zero
Removing Rhs of wire Net_173[2] = \C_Reg:control_out_0\[196]
Removing Rhs of wire Net_173[2] = \C_Reg:control_0\[219]
Removing Lhs of wire one[7] = tmpOE__Pin_C_net_0[1]
Removing Lhs of wire tmpOE__Pin_nEN_net_0[10] = tmpOE__Pin_C_net_0[1]
Removing Lhs of wire Net_53[11] = zero[6]
Removing Lhs of wire tmpOE__Port_Q_net_7[17] = tmpOE__Pin_C_net_0[1]
Removing Lhs of wire tmpOE__Port_Q_net_6[18] = tmpOE__Pin_C_net_0[1]
Removing Lhs of wire tmpOE__Port_Q_net_5[19] = tmpOE__Pin_C_net_0[1]
Removing Lhs of wire tmpOE__Port_Q_net_4[20] = tmpOE__Pin_C_net_0[1]
Removing Lhs of wire tmpOE__Port_Q_net_3[21] = tmpOE__Pin_C_net_0[1]
Removing Lhs of wire tmpOE__Port_Q_net_2[22] = tmpOE__Pin_C_net_0[1]
Removing Lhs of wire tmpOE__Port_Q_net_1[23] = tmpOE__Pin_C_net_0[1]
Removing Lhs of wire tmpOE__Port_Q_net_0[24] = tmpOE__Pin_C_net_0[1]
Removing Lhs of wire tmpOE__Port_D_net_7[44] = tmpOE__Pin_C_net_0[1]
Removing Lhs of wire tmpOE__Port_D_net_6[45] = tmpOE__Pin_C_net_0[1]
Removing Lhs of wire tmpOE__Port_D_net_5[46] = tmpOE__Pin_C_net_0[1]
Removing Lhs of wire tmpOE__Port_D_net_4[47] = tmpOE__Pin_C_net_0[1]
Removing Lhs of wire tmpOE__Port_D_net_3[48] = tmpOE__Pin_C_net_0[1]
Removing Lhs of wire tmpOE__Port_D_net_2[49] = tmpOE__Pin_C_net_0[1]
Removing Lhs of wire tmpOE__Port_D_net_1[50] = tmpOE__Pin_C_net_0[1]
Removing Lhs of wire tmpOE__Port_D_net_0[51] = tmpOE__Pin_C_net_0[1]
Removing Rhs of wire Net_149_7[52] = \D_Reg:control_out_7\[95]
Removing Rhs of wire Net_149_7[52] = \D_Reg:control_7\[104]
Removing Rhs of wire Net_149_6[53] = \D_Reg:control_out_6\[96]
Removing Rhs of wire Net_149_6[53] = \D_Reg:control_6\[105]
Removing Rhs of wire Net_149_5[54] = \D_Reg:control_out_5\[97]
Removing Rhs of wire Net_149_5[54] = \D_Reg:control_5\[106]
Removing Rhs of wire Net_149_4[55] = \D_Reg:control_out_4\[98]
Removing Rhs of wire Net_149_4[55] = \D_Reg:control_4\[107]
Removing Rhs of wire Net_149_3[56] = \D_Reg:control_out_3\[99]
Removing Rhs of wire Net_149_3[56] = \D_Reg:control_3\[108]
Removing Rhs of wire Net_149_2[57] = \D_Reg:control_out_2\[100]
Removing Rhs of wire Net_149_2[57] = \D_Reg:control_2\[109]
Removing Rhs of wire Net_149_1[58] = \D_Reg:control_out_1\[101]
Removing Rhs of wire Net_149_1[58] = \D_Reg:control_1\[110]
Removing Rhs of wire Net_149_0[59] = \D_Reg:control_out_0\[102]
Removing Rhs of wire Net_149_0[59] = \D_Reg:control_0\[111]
Removing Lhs of wire Net_140[79] = tmpOE__Pin_C_net_0[1]
Removing Lhs of wire Net_208[80] = cy_dffe_7[78]
Removing Lhs of wire Net_136[82] = tmpOE__Pin_C_net_0[1]
Removing Lhs of wire Net_205[83] = cy_dffe_6[81]
Removing Lhs of wire Net_132[85] = tmpOE__Pin_C_net_0[1]
Removing Lhs of wire Net_202[86] = cy_dffe_5[84]
Removing Lhs of wire Net_128[88] = tmpOE__Pin_C_net_0[1]
Removing Lhs of wire Net_199[89] = cy_dffe_4[87]
Removing Lhs of wire Net_124[91] = tmpOE__Pin_C_net_0[1]
Removing Lhs of wire Net_193[92] = cy_dffe_3[90]
Removing Lhs of wire \D_Reg:clk\[93] = zero[6]
Removing Lhs of wire \D_Reg:rst\[94] = zero[6]
Removing Lhs of wire Net_96[113] = tmpOE__Pin_C_net_0[1]
Removing Lhs of wire Net_179[114] = cy_dffe_1[112]
Removing Lhs of wire Net_120[116] = tmpOE__Pin_C_net_0[1]
Removing Lhs of wire Net_190[117] = cy_dffe_2[115]
Removing Lhs of wire tmpOE__Pin_ERR_net_0[119] = tmpOE__Pin_C_net_0[1]
Removing Lhs of wire tmpOE__Pin_OK_net_0[126] = tmpOE__Pin_C_net_0[1]
Removing Lhs of wire \UART:select_s_wire\[141] = zero[6]
Removing Rhs of wire \UART:rx_wire\[142] = \UART:Net_1268\[143]
Removing Lhs of wire \UART:Net_1170\[146] = \UART:Net_847\[140]
Removing Lhs of wire \UART:sclk_s_wire\[147] = zero[6]
Removing Lhs of wire \UART:mosi_s_wire\[148] = zero[6]
Removing Lhs of wire \UART:miso_m_wire\[149] = zero[6]
Removing Lhs of wire \UART:tmpOE__tx_net_0\[151] = tmpOE__Pin_C_net_0[1]
Removing Lhs of wire \UART:tmpOE__rx_net_0\[160] = tmpOE__Pin_C_net_0[1]
Removing Lhs of wire \UART:cts_wire\[164] = zero[6]
Removing Lhs of wire Net_144[192] = tmpOE__Pin_C_net_0[1]
Removing Lhs of wire Net_211[193] = cy_dffe_8[191]
Removing Lhs of wire \C_Reg:clk\[194] = zero[6]
Removing Lhs of wire \C_Reg:rst\[195] = zero[6]
Removing Lhs of wire \Eq_Reg:status_0\[229] = Net_235[228]
Removing Lhs of wire \Eq_Reg:status_1\[230] = zero[6]
Removing Lhs of wire \Eq_Reg:status_2\[231] = zero[6]
Removing Lhs of wire \Eq_Reg:status_3\[232] = zero[6]
Removing Lhs of wire \Eq_Reg:status_4\[233] = zero[6]
Removing Lhs of wire \Eq_Reg:status_5\[234] = zero[6]
Removing Lhs of wire \Eq_Reg:status_6\[235] = zero[6]
Removing Lhs of wire \Eq_Reg:status_7\[236] = zero[6]

------------------------------------------------------
Aliased 0 equations, 76 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__Pin_C_net_0' (cost = 0):
tmpOE__Pin_C_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'Net_214' (cost = 2):
Net_214 <= ((not Net_213_0 and not cy_dffe_1)
	OR (Net_213_0 and cy_dffe_1));

Note:  Expanding virtual equation for 'Net_215' (cost = 4):
Net_215 <= ((not Net_213_1 and not cy_dffe_2)
	OR (Net_213_1 and cy_dffe_2));

Note:  Expanding virtual equation for 'Net_217' (cost = 8):
Net_217 <= ((not Net_213_2 and not cy_dffe_3)
	OR (Net_213_2 and cy_dffe_3));

Note:  Expanding virtual equation for 'Net_218' (cost = 16):
Net_218 <= ((not Net_213_3 and not cy_dffe_4)
	OR (Net_213_3 and cy_dffe_4));

Note:  Expanding virtual equation for 'Net_219' (cost = 32):
Net_219 <= ((not Net_213_4 and not cy_dffe_5)
	OR (Net_213_4 and cy_dffe_5));

Note:  Expanding virtual equation for 'Net_220' (cost = 64):
Net_220 <= ((not Net_213_5 and not cy_dffe_6)
	OR (Net_213_5 and cy_dffe_6));

Note:  Virtual signal Net_221 with ( cost: 128 or cost_inv: -1)  > 90 or with size: 2 > 102 has been made a (soft) node.
Net_221 <= ((not Net_213_6 and not cy_dffe_7)
	OR (Net_213_6 and cy_dffe_7));

Note:  Virtual signal Net_222 with ( cost: 128 or cost_inv: -1)  > 90 or with size: 2 > 102 has been made a (soft) node.
Net_222 <= ((not Net_213_7 and not cy_dffe_8)
	OR (Net_213_7 and cy_dffe_8));


Substituting virtuals - pass 2:


----------------------------------------------------------
Circuit simplification results:

	Expanded 7 signals.
	Turned 2 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Removing Lhs of wire cy_dffe_7D[240] = Net_149_6[53]
Removing Lhs of wire cy_dffe_6D[241] = Net_149_5[54]
Removing Lhs of wire cy_dffe_5D[242] = Net_149_4[55]
Removing Lhs of wire cy_dffe_4D[243] = Net_149_3[56]
Removing Lhs of wire cy_dffe_3D[244] = Net_149_2[57]
Removing Lhs of wire cy_dffe_1D[245] = Net_149_0[59]
Removing Lhs of wire cy_dffe_2D[246] = Net_149_1[58]
Removing Lhs of wire cy_dffe_8D[247] = Net_149_7[52]

------------------------------------------------------
Aliased 0 equations, 8 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bogda\ExamTester\74374_OctalDFlipFlop.cydsn\74374_OctalDFlipFlop.cyprj -dcpsoc3 74374_OctalDFlipFlop.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.458ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Monday, 17 January 2022 15:55:25
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bogda\ExamTester\74374_OctalDFlipFlop.cydsn\74374_OctalDFlipFlop.cyprj -d CY8C4248FNI-BL583 74374_OctalDFlipFlop.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.047ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Alignment-Only Clock: Automatic-assigning  clock 'Clock_1'. Fanout=0
    Fixed Function Clock 1: Automatic-assigning  clock 'UART_SCBCLK'. Signal=\UART:Net_847_ff1\
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: \C_Reg:Sync:ctrl_reg\:controlcell.control_0
        Effective Clock: HFClk
        Enable Signal: \C_Reg:Sync:ctrl_reg\:controlcell.control_0
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Pin_C(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_C(0)__PA ,
            pin_input => Net_173 ,
            pad => Pin_C(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_nEN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_nEN(0)__PA ,
            pad => Pin_nEN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Port_Q(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Port_Q(0)__PA ,
            fb => Net_213_0 ,
            pad => Port_Q(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Port_Q(1)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Port_Q(1)__PA ,
            fb => Net_213_1 ,
            pad => Port_Q(1)_PAD );
        Properties:
        {
        }

    Pin : Name = Port_Q(2)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Port_Q(2)__PA ,
            fb => Net_213_2 ,
            pad => Port_Q(2)_PAD );
        Properties:
        {
        }

    Pin : Name = Port_Q(3)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Port_Q(3)__PA ,
            fb => Net_213_3 ,
            pad => Port_Q(3)_PAD );
        Properties:
        {
        }

    Pin : Name = Port_Q(4)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Port_Q(4)__PA ,
            fb => Net_213_4 ,
            pad => Port_Q(4)_PAD );
        Properties:
        {
        }

    Pin : Name = Port_Q(5)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Port_Q(5)__PA ,
            fb => Net_213_5 ,
            pad => Port_Q(5)_PAD );
        Properties:
        {
        }

    Pin : Name = Port_Q(6)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Port_Q(6)__PA ,
            fb => Net_213_6 ,
            pad => Port_Q(6)_PAD );
        Properties:
        {
        }

    Pin : Name = Port_Q(7)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Port_Q(7)__PA ,
            fb => Net_213_7 ,
            pad => Port_Q(7)_PAD );
        Properties:
        {
        }

    Pin : Name = Port_D(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Port_D(0)__PA ,
            pin_input => Net_149_0 ,
            pad => Port_D(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Port_D(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Port_D(1)__PA ,
            pin_input => Net_149_1 ,
            pad => Port_D(1)_PAD );
        Properties:
        {
        }

    Pin : Name = Port_D(2)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Port_D(2)__PA ,
            pin_input => Net_149_2 ,
            pad => Port_D(2)_PAD );
        Properties:
        {
        }

    Pin : Name = Port_D(3)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Port_D(3)__PA ,
            pin_input => Net_149_3 ,
            pad => Port_D(3)_PAD );
        Properties:
        {
        }

    Pin : Name = Port_D(4)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Port_D(4)__PA ,
            pin_input => Net_149_4 ,
            pad => Port_D(4)_PAD );
        Properties:
        {
        }

    Pin : Name = Port_D(5)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Port_D(5)__PA ,
            pin_input => Net_149_5 ,
            pad => Port_D(5)_PAD );
        Properties:
        {
        }

    Pin : Name = Port_D(6)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Port_D(6)__PA ,
            pin_input => Net_149_6 ,
            pad => Port_D(6)_PAD );
        Properties:
        {
        }

    Pin : Name = Port_D(7)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Port_D(7)__PA ,
            pin_input => Net_149_7 ,
            pad => Port_D(7)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_ERR(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_ERR(0)__PA ,
            annotation => Net_9 ,
            pad => Pin_ERR(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_OK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_OK(0)__PA ,
            annotation => Net_15 ,
            pad => Pin_OK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \UART:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART:tx(0)\__PA ,
            pin_input => \UART:tx_wire\ ,
            pad => \UART:tx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \UART:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART:rx(0)\__PA ,
            fb => \UART:rx_wire\ ,
            pad => \UART:rx(0)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_235_split, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_213_5 * !cy_dffe_6
            + Net_213_4 * !cy_dffe_5
            + Net_213_3 * !cy_dffe_4
            + Net_213_2 * !cy_dffe_3
            + !Net_213_1 * cy_dffe_2
            + Net_213_1 * !cy_dffe_2
            + !Net_213_0 * cy_dffe_1
            + Net_213_0 * !cy_dffe_1
        );
        Output = Net_235_split (fanout=1)

    MacroCell: Name=Net_221, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_213_6 * !cy_dffe_7
            + Net_213_6 * cy_dffe_7
        );
        Output = Net_221 (fanout=1)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_222, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_213_7 * !cy_dffe_8
            + Net_213_7 * cy_dffe_8
        );
        Output = Net_222 (fanout=1)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_235, Mode=(Combinatorial)
        Total # of inputs        : 11
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_213_5 * cy_dffe_6
            + !Net_213_4 * cy_dffe_5
            + !Net_213_3 * cy_dffe_4
            + !Net_213_2 * cy_dffe_3
            + !Net_221
            + !Net_222
            + Net_235_split
        );
        Output = Net_235 (fanout=1)

    MacroCell: Name=cy_dffe_7, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFClk) => Global
            Clock Enable: PosEdge(Net_173)
        Main Equation            : 1 pterm
        (
              Net_149_6
        );
        Output = cy_dffe_7 (fanout=1)

    MacroCell: Name=cy_dffe_6, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFClk) => Global
            Clock Enable: PosEdge(Net_173)
        Main Equation            : 1 pterm
        (
              Net_149_5
        );
        Output = cy_dffe_6 (fanout=2)

    MacroCell: Name=cy_dffe_5, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFClk) => Global
            Clock Enable: PosEdge(Net_173)
        Main Equation            : 1 pterm
        (
              Net_149_4
        );
        Output = cy_dffe_5 (fanout=2)

    MacroCell: Name=cy_dffe_4, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFClk) => Global
            Clock Enable: PosEdge(Net_173)
        Main Equation            : 1 pterm
        (
              Net_149_3
        );
        Output = cy_dffe_4 (fanout=2)

    MacroCell: Name=cy_dffe_3, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFClk) => Global
            Clock Enable: PosEdge(Net_173)
        Main Equation            : 1 pterm
        (
              Net_149_2
        );
        Output = cy_dffe_3 (fanout=2)

    MacroCell: Name=cy_dffe_1, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFClk) => Global
            Clock Enable: PosEdge(Net_173)
        Main Equation            : 1 pterm
        (
              Net_149_0
        );
        Output = cy_dffe_1 (fanout=1)

    MacroCell: Name=cy_dffe_2, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFClk) => Global
            Clock Enable: PosEdge(Net_173)
        Main Equation            : 1 pterm
        (
              Net_149_1
        );
        Output = cy_dffe_2 (fanout=1)

    MacroCell: Name=cy_dffe_8, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFClk) => Global
            Clock Enable: PosEdge(Net_173)
        Main Equation            : 1 pterm
        (
              Net_149_7
        );
        Output = cy_dffe_8 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\Eq_Reg:sts:sts_reg\
        PORT MAP (
            status_0 => Net_235 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\D_Reg:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_149_7 ,
            control_6 => Net_149_6 ,
            control_5 => Net_149_5 ,
            control_4 => Net_149_4 ,
            control_3 => Net_149_3 ,
            control_2 => Net_149_2 ,
            control_1 => Net_149_1 ,
            control_0 => Net_149_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\C_Reg:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \C_Reg:control_7\ ,
            control_6 => \C_Reg:control_6\ ,
            control_5 => \C_Reg:control_5\ ,
            control_4 => \C_Reg:control_4\ ,
            control_3 => \C_Reg:control_3\ ,
            control_2 => \C_Reg:control_2\ ,
            control_1 => \C_Reg:control_1\ ,
            control_0 => Net_173 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    0 :    4 :    4 :  0.00 %
Interrupts                    :    0 :   32 :   32 :  0.00 %
IO                            :   26 :   12 :   38 : 68.42 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    1 :    1 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    1 :    1 :    2 : 50.00 %
BLE                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :    8 :    8 :  0.00 %
Timer/Counter/PWM             :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   12 :   20 :   32 : 37.50 %
  Unique P-terms              :   27 :   37 :   64 : 42.19 %
  Total P-terms               :   27 :      :      :        
  Datapath Cells              :    0 :    4 :    4 :  0.00 %
  Status Cells                :    1 :    3 :    4 : 25.00 %
    Status Registers          :    1 :      :      :        
  Control Cells               :    2 :    2 :    4 : 50.00 %
    Control Registers         :    2 :      :      :        
Comparator/Opamp              :    0 :    4 :    4 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    1 :    1 :  0.00 %
  8-bit IDAC                  :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.211ms
Tech Mapping phase: Elapsed time ==> 0s.492ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="FFB & IO Pre Placement">
<CYPRESSTAG name="Placement" icon="FILE_RPT_PLACEMENT">

Cell                                : Block                              
=========================================================================
Pin_C(0)                            : [IOP=(0)][IoId=(0)]                
Pin_nEN(0)                          : [IOP=(2)][IoId=(5)]                
Port_Q(0)                           : [IOP=(0)][IoId=(3)]                
Port_Q(1)                           : [IOP=(2)][IoId=(1)]                
Port_Q(2)                           : [IOP=(1)][IoId=(0)]                
Port_Q(3)                           : [IOP=(0)][IoId=(4)]                
Port_Q(4)                           : [IOP=(2)][IoId=(2)]                
Port_Q(5)                           : [IOP=(0)][IoId=(1)]                
Port_Q(6)                           : [IOP=(1)][IoId=(2)]                
Port_Q(7)                           : [IOP=(1)][IoId=(3)]                
Port_D(0)                           : [IOP=(0)][IoId=(5)]                
Port_D(1)                           : [IOP=(0)][IoId=(2)]                
Port_D(2)                           : [IOP=(1)][IoId=(7)]                
Port_D(3)                           : [IOP=(2)][IoId=(4)]                
Port_D(4)                           : [IOP=(1)][IoId=(6)]                
Port_D(5)                           : [IOP=(1)][IoId=(1)]                
Port_D(6)                           : [IOP=(2)][IoId=(3)]                
Port_D(7)                           : [IOP=(2)][IoId=(0)]                
Pin_ERR(0)                          : [IOP=(2)][IoId=(6)]                
Pin_OK(0)                           : [IOP=(3)][IoId=(6)]                
\UART:tx(0)\                        : [IOP=(1)][IoId=(5)]                
\UART:rx(0)\                        : [IOP=(1)][IoId=(4)]                
ClockGenBlock                       : CLK_GEN_[FFB(CLK_GEN,0)]           
\UART:SCB\                          : SCB_[FFB(SCB,0)]                   

</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Real Analog Placement">
Elapsed time ==> 0.1456657s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.656ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0006631 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.070ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.093ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.5 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    5 :    3 :    8 :  62.50%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.00
                   Pterms :            5.40
               Macrocells :            2.40
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          3 :       9.00 :       4.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=cy_dffe_7, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFClk) => Global
            Clock Enable: PosEdge(Net_173)
        Main Equation            : 1 pterm
        (
              Net_149_6
        );
        Output = cy_dffe_7 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,1)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_222, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_213_7 * !cy_dffe_8
            + Net_213_7 * cy_dffe_8
        );
        Output = Net_222 (fanout=1)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=cy_dffe_8, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFClk) => Global
            Clock Enable: PosEdge(Net_173)
        Main Equation            : 1 pterm
        (
              Net_149_7
        );
        Output = cy_dffe_8 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=cy_dffe_2, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFClk) => Global
            Clock Enable: PosEdge(Net_173)
        Main Equation            : 1 pterm
        (
              Net_149_1
        );
        Output = cy_dffe_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=cy_dffe_6, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFClk) => Global
            Clock Enable: PosEdge(Net_173)
        Main Equation            : 1 pterm
        (
              Net_149_5
        );
        Output = cy_dffe_6 (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=4, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_221, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_213_6 * !cy_dffe_7
            + Net_213_6 * cy_dffe_7
        );
        Output = Net_221 (fanout=1)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=cy_dffe_3, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFClk) => Global
            Clock Enable: PosEdge(Net_173)
        Main Equation            : 1 pterm
        (
              Net_149_2
        );
        Output = cy_dffe_3 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=cy_dffe_4, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFClk) => Global
            Clock Enable: PosEdge(Net_173)
        Main Equation            : 1 pterm
        (
              Net_149_3
        );
        Output = cy_dffe_4 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=cy_dffe_5, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFClk) => Global
            Clock Enable: PosEdge(Net_173)
        Main Equation            : 1 pterm
        (
              Net_149_4
        );
        Output = cy_dffe_5 (fanout=2)
        Properties               : 
        {
        }
}

controlcell: Name =\C_Reg:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \C_Reg:control_7\ ,
        control_6 => \C_Reg:control_6\ ,
        control_5 => \C_Reg:control_5\ ,
        control_4 => \C_Reg:control_4\ ,
        control_3 => \C_Reg:control_3\ ,
        control_2 => \C_Reg:control_2\ ,
        control_1 => \C_Reg:control_1\ ,
        control_0 => Net_173 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_235_split, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_213_5 * !cy_dffe_6
            + Net_213_4 * !cy_dffe_5
            + Net_213_3 * !cy_dffe_4
            + Net_213_2 * !cy_dffe_3
            + !Net_213_1 * cy_dffe_2
            + Net_213_1 * !cy_dffe_2
            + !Net_213_0 * cy_dffe_1
            + Net_213_0 * !cy_dffe_1
        );
        Output = Net_235_split (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_235, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_213_5 * cy_dffe_6
            + !Net_213_4 * cy_dffe_5
            + !Net_213_3 * cy_dffe_4
            + !Net_213_2 * cy_dffe_3
            + !Net_221
            + !Net_222
            + Net_235_split
        );
        Output = Net_235 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=cy_dffe_1, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFClk) => Global
            Clock Enable: PosEdge(Net_173)
        Main Equation            : 1 pterm
        (
              Net_149_0
        );
        Output = cy_dffe_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statuscell: Name =\Eq_Reg:sts:sts_reg\
    PORT MAP (
        status_0 => Net_235 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\D_Reg:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_149_7 ,
        control_6 => Net_149_6 ,
        control_5 => Net_149_5 ,
        control_4 => Net_149_4 ,
        control_3 => Net_149_3 ,
        control_2 => Net_149_2 ,
        control_1 => Net_149_1 ,
        control_0 => Net_149_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: empty
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_C(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_C(0)__PA ,
        pin_input => Net_173 ,
        pad => Pin_C(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Port_Q(5)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Port_Q(5)__PA ,
        fb => Net_213_5 ,
        pad => Port_Q(5)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Port_D(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Port_D(1)__PA ,
        pin_input => Net_149_1 ,
        pad => Port_D(1)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Port_Q(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Port_Q(0)__PA ,
        fb => Net_213_0 ,
        pad => Port_Q(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Port_Q(3)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Port_Q(3)__PA ,
        fb => Net_213_3 ,
        pad => Port_Q(3)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Port_D(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Port_D(0)__PA ,
        pin_input => Net_149_0 ,
        pad => Port_D(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = Port_Q(2)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Port_Q(2)__PA ,
        fb => Net_213_2 ,
        pad => Port_Q(2)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Port_D(5)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Port_D(5)__PA ,
        pin_input => Net_149_5 ,
        pad => Port_D(5)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Port_Q(6)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Port_Q(6)__PA ,
        fb => Net_213_6 ,
        pad => Port_Q(6)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Port_Q(7)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Port_Q(7)__PA ,
        fb => Net_213_7 ,
        pad => Port_Q(7)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \UART:rx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART:rx(0)\__PA ,
        fb => \UART:rx_wire\ ,
        pad => \UART:rx(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \UART:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART:tx(0)\__PA ,
        pin_input => \UART:tx_wire\ ,
        pad => \UART:tx(0)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Port_D(4)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Port_D(4)__PA ,
        pin_input => Net_149_4 ,
        pad => Port_D(4)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Port_D(2)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Port_D(2)__PA ,
        pin_input => Net_149_2 ,
        pad => Port_D(2)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Port_D(7)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Port_D(7)__PA ,
        pin_input => Net_149_7 ,
        pad => Port_D(7)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Port_Q(1)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Port_Q(1)__PA ,
        fb => Net_213_1 ,
        pad => Port_Q(1)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Port_Q(4)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Port_Q(4)__PA ,
        fb => Net_213_4 ,
        pad => Port_Q(4)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Port_D(6)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Port_D(6)__PA ,
        pin_input => Net_149_6 ,
        pad => Port_D(6)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Port_D(3)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Port_D(3)__PA ,
        pin_input => Net_149_3 ,
        pad => Port_D(3)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_nEN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_nEN(0)__PA ,
        pad => Pin_nEN(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_ERR(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_ERR(0)__PA ,
        annotation => Net_9 ,
        pad => Pin_ERR(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=6]: 
Pin : Name = Pin_OK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_OK(0)__PA ,
        annotation => Net_15 ,
        pad => Pin_OK(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
Port 5 contains the following IO cells:
Port 6 contains the following IO cells:
ARM group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFClk ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_ExtClk ,
            sysclk => ClockBlock_SysClk ,
            eco => ClockBlock_ECO ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFClk ,
            wco => ClockBlock_WCO ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_1 => \UART:Net_847_ff1\ );
        Properties:
        {
        }
LCD group 0: empty
PICU group 0: empty
LPCOMP group 0: empty
SCB group 0: 
    SCB Block @ F(SCB,0): 
    m0s8scbcell: Name =\UART:SCB\
        PORT MAP (
            clock => \UART:Net_847_ff1\ ,
            interrupt => Net_23 ,
            uart_rx => \UART:rx_wire\ ,
            uart_tx => \UART:tx_wire\ ,
            uart_rts => \UART:rts_wire\ ,
            mosi_m => \UART:mosi_m_wire\ ,
            select_m_3 => \UART:select_m_wire_3\ ,
            select_m_2 => \UART:select_m_wire_2\ ,
            select_m_1 => \UART:select_m_wire_1\ ,
            select_m_0 => \UART:select_m_wire_0\ ,
            sclk_m => \UART:sclk_m_wire\ ,
            miso_s => \UART:miso_s_wire\ ,
            tr_tx_req => Net_41 ,
            tr_rx_req => Net_32 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
CSD group 0: empty
CSIDAC8 group 0: empty
CSIDAC7 group 0: empty
TCPWM group 0: empty
OA group 0: empty
TEMP group 0: empty
SARADC group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
             );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
BLE group 0: empty
WCO group 0: empty
SRSS group 0: empty
CPUSS group 0: empty
IOSS group 0: empty
EXCO group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |              | 
Port | Pin | Fixed |      Type |       Drive Mode |         Name | Connections
-----+-----+-------+-----------+------------------+--------------+-------------------
   0 |   0 |     * |      NONE |         CMOS_OUT |     Pin_C(0) | In(Net_173)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |    Port_Q(5) | FB(Net_213_5)
     |   2 |     * |      NONE |         CMOS_OUT |    Port_D(1) | In(Net_149_1)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |    Port_Q(0) | FB(Net_213_0)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |    Port_Q(3) | FB(Net_213_3)
     |   5 |     * |      NONE |         CMOS_OUT |    Port_D(0) | In(Net_149_0)
-----+-----+-------+-----------+------------------+--------------+-------------------
   1 |   0 |     * |      NONE |     HI_Z_DIGITAL |    Port_Q(2) | FB(Net_213_2)
     |   1 |     * |      NONE |         CMOS_OUT |    Port_D(5) | In(Net_149_5)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |    Port_Q(6) | FB(Net_213_6)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |    Port_Q(7) | FB(Net_213_7)
     |   4 |     * |      NONE |     HI_Z_DIGITAL | \UART:rx(0)\ | FB(\UART:rx_wire\)
     |   5 |     * |      NONE |         CMOS_OUT | \UART:tx(0)\ | In(\UART:tx_wire\)
     |   6 |     * |      NONE |         CMOS_OUT |    Port_D(4) | In(Net_149_4)
     |   7 |     * |      NONE |         CMOS_OUT |    Port_D(2) | In(Net_149_2)
-----+-----+-------+-----------+------------------+--------------+-------------------
   2 |   0 |     * |      NONE |         CMOS_OUT |    Port_D(7) | In(Net_149_7)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |    Port_Q(1) | FB(Net_213_1)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |    Port_Q(4) | FB(Net_213_4)
     |   3 |     * |      NONE |         CMOS_OUT |    Port_D(6) | In(Net_149_6)
     |   4 |     * |      NONE |         CMOS_OUT |    Port_D(3) | In(Net_149_3)
     |   5 |     * |      NONE |         CMOS_OUT |   Pin_nEN(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |   Pin_ERR(0) | 
-----+-----+-------+-----------+------------------+--------------+-------------------
   3 |   6 |     * |      NONE |         CMOS_OUT |    Pin_OK(0) | 
-------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.070ms
Digital Placement phase: Elapsed time ==> 1s.125ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc4/3/256dma/route_arch-rrg.cydata" --vh2-path "74374_OctalDFlipFlop_r.vh2" --pcf-path "74374_OctalDFlipFlop.pco" --des-name "74374_OctalDFlipFlop" --dsf-path "74374_OctalDFlipFlop.dsf" --sdc-path "74374_OctalDFlipFlop.sdc" --lib-path "74374_OctalDFlipFlop_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.148ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.421ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.117ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in 74374_OctalDFlipFlop_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.445ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.304ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 5s.016ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 5s.016ms
API generation phase: Elapsed time ==> 3s.381ms
Dependency generation phase: Elapsed time ==> 0s.134ms
Cleanup phase: Elapsed time ==> 0s.069ms
