// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module system_top_p_find_left_and_right_boundaries11 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        num_points_address0,
        num_points_ce0,
        num_points_q0,
        points_address0,
        points_ce0,
        points_q0,
        left_bound,
        left_bound_ap_vld,
        right_bound,
        right_bound_ap_vld,
        i_dout,
        i_empty_n,
        i_read,
        lbVal_constprop_i,
        lbVal_constprop_o,
        lbVal_constprop_o_ap_vld,
        rbVal_constprop_i,
        rbVal_constprop_o,
        rbVal_constprop_o_ap_vld
);

parameter    ap_ST_fsm_state1 = 15'd1;
parameter    ap_ST_fsm_state2 = 15'd2;
parameter    ap_ST_fsm_pp0_stage0 = 15'd4;
parameter    ap_ST_fsm_pp0_stage1 = 15'd8;
parameter    ap_ST_fsm_pp0_stage2 = 15'd16;
parameter    ap_ST_fsm_pp0_stage3 = 15'd32;
parameter    ap_ST_fsm_pp0_stage4 = 15'd64;
parameter    ap_ST_fsm_pp0_stage5 = 15'd128;
parameter    ap_ST_fsm_pp0_stage6 = 15'd256;
parameter    ap_ST_fsm_pp0_stage7 = 15'd512;
parameter    ap_ST_fsm_pp0_stage8 = 15'd1024;
parameter    ap_ST_fsm_pp0_stage9 = 15'd2048;
parameter    ap_ST_fsm_pp0_stage10 = 15'd4096;
parameter    ap_ST_fsm_pp0_stage11 = 15'd8192;
parameter    ap_ST_fsm_state25 = 15'd16384;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [2:0] num_points_address0;
output   num_points_ce0;
input  [31:0] num_points_q0;
output  [11:0] points_address0;
output   points_ce0;
input  [127:0] points_q0;
output  [31:0] left_bound;
output   left_bound_ap_vld;
output  [31:0] right_bound;
output   right_bound_ap_vld;
input  [2:0] i_dout;
input   i_empty_n;
output   i_read;
input  [31:0] lbVal_constprop_i;
output  [31:0] lbVal_constprop_o;
output   lbVal_constprop_o_ap_vld;
input  [31:0] rbVal_constprop_i;
output  [31:0] rbVal_constprop_o;
output   rbVal_constprop_o_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg num_points_ce0;
reg points_ce0;
reg[31:0] left_bound;
reg left_bound_ap_vld;
reg[31:0] right_bound;
reg right_bound_ap_vld;
reg i_read;
reg[31:0] lbVal_constprop_o;
reg lbVal_constprop_o_ap_vld;
reg[31:0] rbVal_constprop_o;
reg rbVal_constprop_o_ap_vld;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [14:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [2:0] get_trapezoid_edgestrapezoid_edges_address0;
reg    get_trapezoid_edgestrapezoid_edges_ce0;
wire   [31:0] get_trapezoid_edgestrapezoid_edges_q0;
reg    i_blk_n;
reg   [31:0] j_reg_207;
reg   [31:0] j_reg_207_pp0_iter1_reg;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state3_pp0_stage0_iter0;
wire    ap_block_state15_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [31:0] grp_fu_221_p2;
reg   [31:0] reg_232;
wire    ap_CS_fsm_pp0_stage7;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state10_pp0_stage7_iter0;
wire    ap_block_state22_pp0_stage7_iter1;
wire    ap_block_pp0_stage7_11001;
reg   [0:0] icmp_ln317_reg_2372;
reg    ap_enable_reg_pp0_iter1;
reg   [2:0] i_16_reg_2342;
reg   [31:0] num_points_load_reg_2357;
wire    ap_CS_fsm_state2;
reg   [31:0] get_trapezoid_edgestrapezoid_edges_load_reg_2362;
wire   [15:0] shl_ln_fu_244_p3;
reg   [15:0] shl_ln_reg_2367;
wire   [0:0] icmp_ln317_fu_251_p2;
wire   [0:0] icmp_ln935_fu_304_p2;
reg   [0:0] icmp_ln935_reg_2381;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state4_pp0_stage1_iter0;
wire    ap_block_state16_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
wire   [0:0] p_Result_84_fu_310_p3;
reg   [0:0] p_Result_84_reg_2386;
wire   [31:0] m_49_fu_324_p3;
reg   [31:0] m_49_reg_2391;
reg   [31:0] p_Result_85_fu_332_p4;
reg   [31:0] p_Result_85_reg_2398;
wire   [0:0] icmp_ln958_fu_441_p2;
reg   [0:0] icmp_ln958_reg_2403;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state5_pp0_stage2_iter0;
wire    ap_block_state17_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_11001;
wire   [31:0] sub_ln959_fu_453_p2;
reg   [31:0] sub_ln959_reg_2408;
wire   [31:0] add_ln958_fu_467_p2;
reg   [31:0] add_ln958_reg_2413;
wire   [0:0] select_ln958_fu_473_p3;
reg   [0:0] select_ln958_reg_2418;
wire   [7:0] trunc_ln943_fu_481_p1;
reg   [7:0] trunc_ln943_reg_2423;
wire   [31:0] select_ln935_fu_590_p3;
reg   [31:0] select_ln935_reg_2428;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state6_pp0_stage3_iter0;
wire    ap_block_state18_pp0_stage3_iter1;
wire    ap_block_pp0_stage3_11001;
wire   [0:0] icmp_ln935_3_fu_601_p2;
reg   [0:0] icmp_ln935_3_reg_2433;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state9_pp0_stage6_iter0;
wire    ap_block_state21_pp0_stage6_iter1;
wire    ap_block_pp0_stage6_11001;
wire   [0:0] p_Result_96_fu_607_p3;
reg   [0:0] p_Result_96_reg_2438;
wire   [31:0] m_53_fu_621_p3;
reg   [31:0] m_53_reg_2443;
wire   [31:0] sub_ln944_4_fu_647_p2;
reg   [31:0] sub_ln944_4_reg_2449;
wire   [31:0] lsb_index_5_fu_653_p2;
reg   [31:0] lsb_index_5_reg_2455;
reg   [30:0] tmp_76_reg_2462;
wire   [5:0] sub_ln947_4_fu_673_p2;
reg   [5:0] sub_ln947_4_reg_2467;
wire   [0:0] p_Result_98_fu_679_p3;
reg   [0:0] p_Result_98_reg_2472;
wire   [7:0] trunc_ln943_4_fu_687_p1;
reg   [7:0] trunc_ln943_4_reg_2478;
reg   [62:0] m_54_reg_2483;
reg   [0:0] p_Result_66_reg_2488;
wire   [30:0] p_Result_95_fu_838_p1;
reg   [30:0] p_Result_95_reg_2493;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state11_pp0_stage8_iter0;
wire    ap_block_state23_pp0_stage8_iter1;
wire    ap_block_pp0_stage8_11001;
wire   [31:0] select_ln935_3_fu_890_p3;
reg   [31:0] select_ln935_3_reg_2498;
wire   [0:0] icmp_ln935_2_fu_901_p2;
reg   [0:0] icmp_ln935_2_reg_2503;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state12_pp0_stage9_iter0;
wire    ap_block_state24_pp0_stage9_iter1;
wire    ap_block_pp0_stage9_11001;
wire   [0:0] p_Result_89_fu_907_p3;
reg   [0:0] p_Result_89_reg_2508;
wire   [31:0] m_51_fu_921_p3;
reg   [31:0] m_51_reg_2513;
wire   [31:0] sub_ln944_3_fu_947_p2;
reg   [31:0] sub_ln944_3_reg_2519;
wire   [31:0] lsb_index_4_fu_953_p2;
reg   [31:0] lsb_index_4_reg_2525;
reg   [30:0] tmp_69_reg_2532;
wire   [5:0] sub_ln947_3_fu_973_p2;
reg   [5:0] sub_ln947_3_reg_2537;
wire   [0:0] p_Result_91_fu_979_p3;
reg   [0:0] p_Result_91_reg_2542;
wire   [7:0] trunc_ln943_3_fu_987_p1;
reg   [7:0] trunc_ln943_3_reg_2548;
wire   [31:0] bitcast_ln351_2_fu_994_p1;
reg   [31:0] bitcast_ln351_2_reg_2553;
reg   [62:0] m_52_reg_2559;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_state13_pp0_stage10_iter0;
wire    ap_block_pp0_stage10_11001;
reg   [0:0] p_Result_58_reg_2564;
wire   [31:0] add_ln317_fu_1142_p2;
reg   [31:0] add_ln317_reg_2569;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_state14_pp0_stage11_iter0;
wire    ap_block_pp0_stage11_11001;
wire   [30:0] p_Result_88_fu_1152_p1;
reg   [30:0] p_Result_88_reg_2574;
wire   [31:0] select_ln935_2_fu_1204_p3;
reg   [31:0] select_ln935_2_reg_2579;
wire   [31:0] bitcast_ln351_fu_1214_p1;
reg   [31:0] bitcast_ln351_reg_2584;
reg   [0:0] p_Result_100_reg_2590;
wire   [51:0] trunc_ln565_1_fu_1249_p1;
reg   [51:0] trunc_ln565_1_reg_2595;
wire   [0:0] icmp_ln571_1_fu_1253_p2;
reg   [0:0] icmp_ln571_1_reg_2600;
wire   [0:0] icmp_ln581_1_fu_1265_p2;
reg   [0:0] icmp_ln581_1_reg_2606;
wire   [11:0] add_ln581_1_fu_1271_p2;
reg   [11:0] add_ln581_1_reg_2613;
wire   [11:0] sub_ln581_1_fu_1277_p2;
reg   [11:0] sub_ln581_1_reg_2618;
wire   [0:0] icmp_ln582_1_fu_1283_p2;
reg   [0:0] icmp_ln582_1_reg_2623;
reg   [31:0] v_assign_reg_2629;
wire  signed [11:0] sh_amt_1_fu_1313_p3;
reg  signed [11:0] sh_amt_1_reg_2635;
wire   [31:0] trunc_ln583_1_fu_1318_p1;
reg   [31:0] trunc_ln583_1_reg_2640;
wire   [0:0] xor_ln571_1_fu_1362_p2;
reg   [0:0] xor_ln571_1_reg_2645;
wire   [0:0] and_ln603_1_fu_1416_p2;
reg   [0:0] and_ln603_1_reg_2650;
wire   [0:0] or_ln603_3_fu_1422_p2;
reg   [0:0] or_ln603_3_reg_2655;
wire   [31:0] select_ln603_1_fu_1428_p3;
reg   [31:0] select_ln603_1_reg_2660;
wire   [0:0] or_ln603_5_fu_1442_p2;
reg   [0:0] or_ln603_5_reg_2665;
wire   [0:0] and_ln1495_3_fu_1502_p2;
reg   [0:0] and_ln1495_3_reg_2670;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state7_pp0_stage4_iter0;
wire    ap_block_state19_pp0_stage4_iter1;
wire    ap_block_pp0_stage4_11001;
reg   [0:0] p_Result_93_reg_2674;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state8_pp0_stage5_iter0;
wire    ap_block_state20_pp0_stage5_iter1;
wire    ap_block_pp0_stage5_11001;
wire   [51:0] trunc_ln565_fu_1537_p1;
reg   [51:0] trunc_ln565_reg_2679;
wire   [0:0] icmp_ln571_fu_1541_p2;
reg   [0:0] icmp_ln571_reg_2684;
wire   [0:0] icmp_ln581_fu_1553_p2;
reg   [0:0] icmp_ln581_reg_2690;
wire   [11:0] add_ln581_fu_1559_p2;
reg   [11:0] add_ln581_reg_2697;
wire   [11:0] sub_ln581_fu_1565_p2;
reg   [11:0] sub_ln581_reg_2702;
wire   [0:0] icmp_ln582_fu_1571_p2;
reg   [0:0] icmp_ln582_reg_2707;
reg   [0:0] p_Result_104_reg_2713;
wire   [51:0] trunc_ln565_3_fu_1607_p1;
reg   [51:0] trunc_ln565_3_reg_2718;
wire   [0:0] icmp_ln571_3_fu_1611_p2;
reg   [0:0] icmp_ln571_3_reg_2723;
wire   [0:0] icmp_ln581_3_fu_1623_p2;
reg   [0:0] icmp_ln581_3_reg_2730;
wire   [11:0] add_ln581_3_fu_1629_p2;
reg   [11:0] add_ln581_3_reg_2737;
wire   [11:0] sub_ln581_3_fu_1635_p2;
reg   [11:0] sub_ln581_3_reg_2742;
wire   [0:0] icmp_ln582_3_fu_1641_p2;
reg   [0:0] icmp_ln582_3_reg_2747;
wire   [53:0] man_V_4_fu_1664_p3;
reg   [53:0] man_V_4_reg_2753;
wire  signed [11:0] sh_amt_fu_1671_p3;
reg  signed [11:0] sh_amt_reg_2758;
wire   [0:0] and_ln585_fu_1727_p2;
reg   [0:0] and_ln585_reg_2763;
wire   [0:0] and_ln603_fu_1756_p2;
reg   [0:0] and_ln603_reg_2768;
wire   [0:0] or_ln603_fu_1762_p2;
reg   [0:0] or_ln603_reg_2773;
wire   [0:0] select_ln603_4_fu_1784_p3;
reg   [0:0] select_ln603_4_reg_2779;
wire   [0:0] and_ln1495_1_fu_2068_p2;
reg   [0:0] and_ln1495_1_reg_2784;
reg   [0:0] p_Result_102_reg_2788;
wire   [51:0] trunc_ln565_2_fu_2104_p1;
reg   [51:0] trunc_ln565_2_reg_2793;
wire   [0:0] icmp_ln571_2_fu_2108_p2;
reg   [0:0] icmp_ln571_2_reg_2798;
wire   [0:0] icmp_ln581_2_fu_2120_p2;
reg   [0:0] icmp_ln581_2_reg_2805;
wire   [11:0] add_ln581_2_fu_2126_p2;
reg   [11:0] add_ln581_2_reg_2812;
wire   [11:0] sub_ln581_2_fu_2132_p2;
reg   [11:0] sub_ln581_2_reg_2817;
wire   [0:0] icmp_ln582_2_fu_2138_p2;
reg   [0:0] icmp_ln582_2_reg_2822;
wire    ap_block_pp0_stage11_subdone;
reg    ap_condition_pp0_exit_iter0_state14;
reg   [31:0] ap_phi_mux_j_phi_fu_213_p4;
wire    ap_block_pp0_stage0;
wire   [63:0] idxprom_i_fu_238_p1;
wire   [63:0] zext_ln318_fu_295_p1;
wire   [31:0] select_ln585_3_fu_2328_p3;
wire    ap_block_pp0_stage9;
reg   [31:0] ap_sig_allocacmp_p_Val2_s;
wire   [31:0] select_ln585_7_fu_1976_p3;
wire    ap_block_pp0_stage6;
reg   [31:0] ap_sig_allocacmp_p_Val2_48;
reg    ap_block_state1;
reg   [31:0] right_bound_preg;
wire    ap_block_pp0_stage4_01001;
reg   [31:0] left_bound_preg;
wire    ap_block_pp0_stage7_01001;
reg   [31:0] grp_fu_221_p0;
reg   [31:0] grp_fu_221_p1;
wire    ap_block_pp0_stage4;
wire    ap_block_pp0_stage5;
wire    ap_block_pp0_stage8;
reg   [31:0] grp_fu_226_p0;
wire    ap_block_pp0_stage1;
wire    ap_block_pp0_stage7;
wire   [11:0] trunc_ln318_fu_256_p1;
wire   [15:0] shl_ln318_1_fu_260_p3;
wire   [15:0] add_ln318_fu_268_p2;
wire   [2:0] lshr_ln_fu_273_p4;
wire   [8:0] trunc_ln318_1_fu_283_p1;
wire   [11:0] tmp_s_fu_287_p3;
wire   [31:0] z_bits_fu_300_p1;
wire   [31:0] tmp_V_fu_318_p2;
wire    ap_block_pp0_stage2;
reg   [31:0] l_fu_342_p3;
wire   [31:0] sub_ln944_fu_349_p2;
wire   [31:0] lsb_index_fu_355_p2;
wire   [30:0] tmp_fu_361_p4;
wire   [5:0] trunc_ln947_fu_377_p1;
wire   [5:0] sub_ln947_fu_381_p2;
wire   [31:0] zext_ln947_fu_387_p1;
wire   [31:0] lshr_ln947_fu_391_p2;
wire   [31:0] shl_ln949_fu_397_p2;
wire   [31:0] or_ln949_5_fu_403_p2;
wire   [31:0] and_ln949_fu_409_p2;
wire   [0:0] tmp_66_fu_420_p3;
wire   [0:0] p_Result_86_fu_434_p3;
wire   [0:0] xor_ln949_fu_428_p2;
wire   [0:0] icmp_ln946_fu_371_p2;
wire   [0:0] icmp_ln949_fu_414_p2;
wire   [0:0] select_ln946_fu_459_p3;
wire   [0:0] and_ln949_6_fu_447_p2;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln959_fu_485_p1;
wire   [63:0] zext_ln959_5_fu_488_p1;
wire   [63:0] zext_ln958_fu_497_p1;
wire   [63:0] lshr_ln958_fu_500_p2;
wire   [63:0] shl_ln959_fu_491_p2;
wire   [63:0] m_fu_506_p3;
wire   [63:0] zext_ln961_fu_513_p1;
wire   [63:0] m_32_fu_516_p2;
wire   [62:0] m_50_fu_522_p4;
wire   [0:0] p_Result_s_fu_536_p3;
wire   [7:0] sub_ln964_fu_552_p2;
wire   [7:0] select_ln943_fu_544_p3;
wire   [7:0] add_ln964_fu_557_p2;
wire   [63:0] zext_ln962_fu_532_p1;
wire   [8:0] tmp_16_i_fu_563_p3;
wire   [63:0] p_Result_87_fu_570_p5;
wire   [31:0] LD_fu_582_p1;
wire   [31:0] bitcast_ln744_fu_586_p1;
wire   [31:0] tmp_V_14_fu_615_p2;
reg   [31:0] p_Result_97_fu_629_p4;
reg   [31:0] l_5_fu_639_p3;
wire   [5:0] trunc_ln947_4_fu_669_p1;
wire   [31:0] zext_ln947_4_fu_696_p1;
wire   [31:0] lshr_ln947_4_fu_699_p2;
wire   [31:0] shl_ln949_4_fu_705_p2;
wire   [31:0] or_ln949_6_fu_710_p2;
wire   [31:0] and_ln949_10_fu_716_p2;
wire   [0:0] tmp_77_fu_727_p3;
wire   [0:0] xor_ln949_4_fu_734_p2;
wire   [31:0] sub_ln959_4_fu_753_p2;
wire   [63:0] zext_ln959_8_fu_750_p1;
wire   [63:0] zext_ln959_9_fu_758_p1;
wire   [0:0] icmp_ln946_4_fu_691_p2;
wire   [0:0] icmp_ln949_4_fu_721_p2;
wire   [31:0] add_ln958_4_fu_775_p2;
wire   [63:0] zext_ln958_4_fu_780_p1;
wire   [0:0] icmp_ln958_4_fu_740_p2;
wire   [0:0] select_ln946_4_fu_768_p3;
wire   [0:0] and_ln949_8_fu_745_p2;
wire   [63:0] lshr_ln958_4_fu_784_p2;
wire   [63:0] shl_ln959_4_fu_762_p2;
wire   [0:0] select_ln958_9_fu_790_p3;
wire   [63:0] m_40_fu_798_p3;
wire   [63:0] zext_ln961_4_fu_806_p1;
wire   [63:0] m_41_fu_810_p2;
wire   [31:0] data_V_2_fu_834_p1;
wire   [7:0] sub_ln964_4_fu_852_p2;
wire   [7:0] select_ln943_4_fu_845_p3;
wire   [7:0] add_ln964_4_fu_857_p2;
wire   [63:0] zext_ln962_4_fu_842_p1;
wire   [8:0] tmp_20_i_fu_863_p3;
wire   [63:0] p_Result_99_fu_870_p5;
wire   [31:0] LD_6_fu_882_p1;
wire   [31:0] bitcast_ln744_3_fu_886_p1;
wire   [31:0] tmp_V_11_fu_915_p2;
reg   [31:0] p_Result_90_fu_929_p4;
reg   [31:0] l_4_fu_939_p3;
wire   [5:0] trunc_ln947_3_fu_969_p1;
wire   [31:0] zext_ln368_1_fu_991_p1;
wire    ap_block_pp0_stage10;
wire   [31:0] zext_ln947_3_fu_1004_p1;
wire   [31:0] lshr_ln947_3_fu_1007_p2;
wire   [31:0] shl_ln949_3_fu_1013_p2;
wire   [31:0] or_ln949_fu_1018_p2;
wire   [31:0] and_ln949_9_fu_1024_p2;
wire   [0:0] tmp_70_fu_1035_p3;
wire   [0:0] xor_ln949_3_fu_1042_p2;
wire   [31:0] sub_ln959_3_fu_1061_p2;
wire   [63:0] zext_ln959_6_fu_1058_p1;
wire   [63:0] zext_ln959_7_fu_1066_p1;
wire   [0:0] icmp_ln946_3_fu_999_p2;
wire   [0:0] icmp_ln949_3_fu_1029_p2;
wire   [31:0] add_ln958_3_fu_1083_p2;
wire   [63:0] zext_ln958_3_fu_1088_p1;
wire   [0:0] icmp_ln958_3_fu_1048_p2;
wire   [0:0] select_ln946_3_fu_1076_p3;
wire   [0:0] and_ln949_7_fu_1053_p2;
wire   [63:0] lshr_ln958_3_fu_1092_p2;
wire   [63:0] shl_ln959_3_fu_1070_p2;
wire   [0:0] select_ln958_7_fu_1098_p3;
wire   [63:0] m_36_fu_1106_p3;
wire   [63:0] zext_ln961_3_fu_1114_p1;
wire   [63:0] m_37_fu_1118_p2;
wire    ap_block_pp0_stage11;
wire   [31:0] data_V_fu_1148_p1;
wire   [7:0] sub_ln964_3_fu_1166_p2;
wire   [7:0] select_ln943_3_fu_1159_p3;
wire   [7:0] add_ln964_3_fu_1171_p2;
wire   [63:0] zext_ln962_3_fu_1156_p1;
wire   [8:0] tmp_17_i_fu_1177_p3;
wire   [63:0] p_Result_92_fu_1184_p5;
wire   [31:0] LD_4_fu_1196_p1;
wire   [31:0] bitcast_ln744_2_fu_1200_p1;
wire   [31:0] zext_ln368_fu_1211_p1;
wire   [63:0] grp_fu_226_p1;
wire   [63:0] ireg_1_fu_1219_p1;
wire   [10:0] exp_tmp_1_fu_1235_p4;
wire   [62:0] trunc_ln555_1_fu_1223_p1;
wire   [11:0] zext_ln455_1_fu_1245_p1;
wire   [11:0] F2_1_fu_1259_p2;
wire   [52:0] p_Result_101_fu_1289_p3;
wire   [53:0] zext_ln569_1_fu_1296_p1;
wire   [53:0] man_V_6_fu_1300_p2;
wire   [53:0] man_V_7_fu_1306_p3;
wire   [6:0] tmp_80_fu_1328_p4;
wire   [5:0] trunc_ln586_2_fu_1344_p1;
wire   [53:0] zext_ln586_1_fu_1348_p1;
wire   [53:0] ashr_ln586_1_fu_1352_p2;
wire   [0:0] or_ln582_1_fu_1372_p2;
wire   [0:0] xor_ln582_1_fu_1376_p2;
wire   [0:0] and_ln581_1_fu_1382_p2;
wire   [0:0] icmp_ln585_1_fu_1322_p2;
wire   [0:0] xor_ln585_1_fu_1393_p2;
wire   [0:0] or_ln581_1_fu_1405_p2;
wire   [0:0] icmp_ln603_1_fu_1338_p2;
wire   [0:0] xor_ln581_1_fu_1410_p2;
wire   [0:0] and_ln585_3_fu_1399_p2;
wire   [0:0] and_ln585_2_fu_1387_p2;
wire   [31:0] trunc_ln586_3_fu_1358_p1;
wire   [0:0] and_ln582_1_fu_1367_p2;
wire   [0:0] or_ln603_4_fu_1436_p2;
wire   [31:0] bitcast_ln702_3_fu_1451_p1;
wire   [0:0] tmp_81_fu_1455_p3;
wire  signed [31:0] sext_ln581_1_fu_1448_p1;
wire   [31:0] shl_ln604_1_fu_1471_p2;
wire   [31:0] select_ln588_fu_1463_p3;
wire   [31:0] select_ln603_fu_1476_p3;
wire   [31:0] select_ln603_2_fu_1483_p3;
wire   [0:0] tmp_87_fu_1489_p3;
wire   [0:0] and_ln1495_2_fu_1497_p2;
wire   [63:0] ireg_fu_1507_p1;
wire   [10:0] exp_tmp_fu_1523_p4;
wire   [62:0] trunc_ln555_fu_1511_p1;
wire   [11:0] zext_ln455_fu_1533_p1;
wire   [11:0] F2_fu_1547_p2;
wire   [63:0] grp_fu_229_p1;
wire   [63:0] ireg_3_fu_1577_p1;
wire   [10:0] exp_tmp_3_fu_1593_p4;
wire   [62:0] trunc_ln555_3_fu_1581_p1;
wire   [11:0] zext_ln455_3_fu_1603_p1;
wire   [11:0] F2_3_fu_1617_p2;
wire   [52:0] p_Result_94_fu_1647_p3;
wire   [53:0] zext_ln569_fu_1654_p1;
wire   [53:0] man_V_3_fu_1658_p2;
wire   [6:0] tmp_73_fu_1682_p4;
wire   [5:0] trunc_ln586_fu_1698_p1;
wire   [53:0] zext_ln586_fu_1702_p1;
wire   [0:0] or_ln582_fu_1712_p2;
wire   [0:0] xor_ln582_fu_1716_p2;
wire   [0:0] and_ln581_fu_1722_p2;
wire   [0:0] icmp_ln585_fu_1676_p2;
wire   [0:0] xor_ln585_fu_1733_p2;
wire   [0:0] or_ln581_fu_1745_p2;
wire   [0:0] icmp_ln603_fu_1692_p2;
wire   [0:0] xor_ln581_fu_1750_p2;
wire   [0:0] and_ln585_1_fu_1739_p2;
wire   [53:0] ashr_ln586_fu_1706_p2;
wire   [0:0] tmp_83_fu_1768_p3;
wire   [0:0] tmp_84_fu_1776_p3;
wire   [52:0] p_Result_105_fu_1792_p3;
wire   [53:0] zext_ln569_3_fu_1799_p1;
wire   [53:0] man_V_12_fu_1803_p2;
wire  signed [11:0] sh_amt_3_fu_1816_p3;
wire   [53:0] man_V_13_fu_1809_p3;
wire   [6:0] tmp_89_fu_1835_p4;
wire   [5:0] trunc_ln586_6_fu_1851_p1;
wire   [53:0] zext_ln586_3_fu_1855_p1;
wire   [53:0] ashr_ln586_3_fu_1859_p2;
wire   [31:0] trunc_ln583_3_fu_1825_p1;
wire  signed [31:0] sext_ln581_3_fu_1821_p1;
wire   [0:0] xor_ln571_3_fu_1875_p2;
wire   [0:0] or_ln582_3_fu_1885_p2;
wire   [0:0] xor_ln582_3_fu_1889_p2;
wire   [0:0] and_ln581_3_fu_1895_p2;
wire   [0:0] icmp_ln585_3_fu_1829_p2;
wire   [0:0] or_ln581_3_fu_1906_p2;
wire   [0:0] icmp_ln603_3_fu_1845_p2;
wire   [0:0] xor_ln581_3_fu_1911_p2;
wire   [0:0] xor_ln585_3_fu_1923_p2;
wire   [0:0] and_ln585_7_fu_1929_p2;
wire   [0:0] and_ln603_3_fu_1917_p2;
wire   [31:0] shl_ln604_3_fu_1869_p2;
wire   [31:0] trunc_ln586_7_fu_1865_p1;
wire   [0:0] and_ln585_6_fu_1900_p2;
wire   [0:0] and_ln582_3_fu_1880_p2;
wire   [0:0] or_ln585_3_fu_1935_p2;
wire   [31:0] select_ln585_4_fu_1940_p3;
wire   [0:0] or_ln585_4_fu_1948_p2;
wire   [0:0] or_ln585_5_fu_1970_p2;
wire   [31:0] select_ln585_6_fu_1962_p3;
wire   [31:0] select_ln585_5_fu_1954_p3;
wire   [31:0] bitcast_ln702_fu_1996_p1;
wire   [31:0] trunc_ln583_fu_1993_p1;
wire  signed [31:0] sext_ln581_fu_1990_p1;
wire   [0:0] xor_ln571_fu_2013_p2;
wire   [0:0] and_ln582_fu_2018_p2;
wire   [0:0] or_ln603_1_fu_2023_p2;
wire   [31:0] shl_ln604_fu_2007_p2;
wire   [0:0] tmp_74_fu_1999_p3;
wire   [0:0] tmp_82_fu_2033_p3;
wire   [0:0] select_ln588_1_fu_2041_p3;
wire   [0:0] select_ln603_3_fu_2049_p3;
wire   [0:0] or_ln603_2_fu_2028_p2;
wire   [0:0] select_ln603_5_fu_2056_p3;
wire   [0:0] and_ln1495_fu_2062_p2;
wire   [63:0] ireg_2_fu_2074_p1;
wire   [10:0] exp_tmp_2_fu_2090_p4;
wire   [62:0] trunc_ln555_2_fu_2078_p1;
wire   [11:0] zext_ln455_2_fu_2100_p1;
wire   [11:0] F2_2_fu_2114_p2;
wire   [52:0] p_Result_103_fu_2144_p3;
wire   [53:0] zext_ln569_2_fu_2151_p1;
wire   [53:0] man_V_9_fu_2155_p2;
wire  signed [11:0] sh_amt_2_fu_2168_p3;
wire   [53:0] man_V_10_fu_2161_p3;
wire   [6:0] tmp_86_fu_2187_p4;
wire   [5:0] trunc_ln586_4_fu_2203_p1;
wire   [53:0] zext_ln586_2_fu_2207_p1;
wire   [53:0] ashr_ln586_2_fu_2211_p2;
wire   [31:0] trunc_ln583_2_fu_2177_p1;
wire  signed [31:0] sext_ln581_2_fu_2173_p1;
wire   [0:0] xor_ln571_2_fu_2227_p2;
wire   [0:0] or_ln582_2_fu_2237_p2;
wire   [0:0] xor_ln582_2_fu_2241_p2;
wire   [0:0] and_ln581_2_fu_2247_p2;
wire   [0:0] icmp_ln585_2_fu_2181_p2;
wire   [0:0] or_ln581_2_fu_2258_p2;
wire   [0:0] icmp_ln603_2_fu_2197_p2;
wire   [0:0] xor_ln581_2_fu_2263_p2;
wire   [0:0] xor_ln585_2_fu_2275_p2;
wire   [0:0] and_ln585_5_fu_2281_p2;
wire   [0:0] and_ln603_2_fu_2269_p2;
wire   [31:0] shl_ln604_2_fu_2221_p2;
wire   [31:0] trunc_ln586_5_fu_2217_p1;
wire   [0:0] and_ln585_4_fu_2252_p2;
wire   [0:0] and_ln582_2_fu_2232_p2;
wire   [0:0] or_ln585_fu_2287_p2;
wire   [31:0] select_ln585_fu_2292_p3;
wire   [0:0] or_ln585_1_fu_2300_p2;
wire   [0:0] or_ln585_2_fu_2322_p2;
wire   [31:0] select_ln585_2_fu_2314_p3;
wire   [31:0] select_ln585_1_fu_2306_p3;
reg   [1:0] grp_fu_221_opcode;
wire    ap_block_pp0_stage4_00001;
wire    ap_block_pp0_stage8_00001;
wire    ap_block_pp0_stage5_00001;
wire    ap_block_pp0_stage9_00001;
wire    ap_block_pp0_stage0_00001;
wire    ap_CS_fsm_state25;
reg   [14:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 15'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 right_bound_preg = 32'd0;
#0 left_bound_preg = 32'd0;
end

system_top_p_find_left_and_right_boundaries11_get_trapezoid_edgestrapezoid_edges #(
    .DataWidth( 32 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
get_trapezoid_edgestrapezoid_edges_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(get_trapezoid_edgestrapezoid_edges_address0),
    .ce0(get_trapezoid_edgestrapezoid_edges_ce0),
    .q0(get_trapezoid_edgestrapezoid_edges_q0)
);

system_top_faddfsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_4_full_dsp_1_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_221_p0),
    .din1(grp_fu_221_p1),
    .opcode(grp_fu_221_opcode),
    .ce(1'b1),
    .dout(grp_fu_221_p2)
);

system_top_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_226_p0),
    .ce(1'b1),
    .dout(grp_fu_226_p1)
);

system_top_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(bitcast_ln351_2_reg_2553),
    .ce(1'b1),
    .dout(grp_fu_229_p1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state25)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage11_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state14) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state2)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage11_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state14) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state14);
        end else if (((1'b0 == ap_block_pp0_stage11_subdone) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((1'b1 == ap_CS_fsm_state2)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        left_bound_preg <= 32'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_01001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'd1 == and_ln1495_1_fu_2068_p2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            left_bound_preg <= j_reg_207_pp0_iter1_reg;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        right_bound_preg <= 32'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_01001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'd1 == and_ln1495_3_fu_1502_p2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            right_bound_preg <= j_reg_207_pp0_iter1_reg;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln317_reg_2372 == 1'd0))) begin
        j_reg_207 <= add_ln317_reg_2569;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        j_reg_207 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        add_ln317_reg_2569 <= add_ln317_fu_1142_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add_ln581_1_reg_2613 <= add_ln581_1_fu_1271_p2;
        icmp_ln571_1_reg_2600 <= icmp_ln571_1_fu_1253_p2;
        icmp_ln581_1_reg_2606 <= icmp_ln581_1_fu_1265_p2;
        icmp_ln582_1_reg_2623 <= icmp_ln582_1_fu_1283_p2;
        p_Result_100_reg_2590 <= ireg_1_fu_1219_p1[32'd63];
        sub_ln581_1_reg_2618 <= sub_ln581_1_fu_1277_p2;
        trunc_ln565_1_reg_2595 <= trunc_ln565_1_fu_1249_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'd1 == and_ln1495_1_reg_2784))) begin
        add_ln581_2_reg_2812 <= add_ln581_2_fu_2126_p2;
        icmp_ln571_2_reg_2798 <= icmp_ln571_2_fu_2108_p2;
        icmp_ln581_2_reg_2805 <= icmp_ln581_2_fu_2120_p2;
        icmp_ln582_2_reg_2822 <= icmp_ln582_2_fu_2138_p2;
        p_Result_102_reg_2788 <= ireg_2_fu_2074_p1[32'd63];
        sub_ln581_2_reg_2817 <= sub_ln581_2_fu_2132_p2;
        trunc_ln565_2_reg_2793 <= trunc_ln565_2_fu_2104_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'd1 == and_ln1495_3_reg_2670))) begin
        add_ln581_3_reg_2737 <= add_ln581_3_fu_1629_p2;
        icmp_ln571_3_reg_2723 <= icmp_ln571_3_fu_1611_p2;
        icmp_ln581_3_reg_2730 <= icmp_ln581_3_fu_1623_p2;
        icmp_ln582_3_reg_2747 <= icmp_ln582_3_fu_1641_p2;
        p_Result_104_reg_2713 <= ireg_3_fu_1577_p1[32'd63];
        sub_ln581_3_reg_2742 <= sub_ln581_3_fu_1635_p2;
        trunc_ln565_3_reg_2718 <= trunc_ln565_3_fu_1607_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        add_ln581_reg_2697 <= add_ln581_fu_1559_p2;
        icmp_ln571_reg_2684 <= icmp_ln571_fu_1541_p2;
        icmp_ln581_reg_2690 <= icmp_ln581_fu_1553_p2;
        icmp_ln582_reg_2707 <= icmp_ln582_fu_1571_p2;
        p_Result_93_reg_2674 <= ireg_fu_1507_p1[32'd63];
        sub_ln581_reg_2702 <= sub_ln581_fu_1565_p2;
        trunc_ln565_reg_2679 <= trunc_ln565_fu_1537_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln935_reg_2381 == 1'd1) & (icmp_ln317_reg_2372 == 1'd0))) begin
        add_ln958_reg_2413 <= add_ln958_fu_467_p2;
        icmp_ln958_reg_2403 <= icmp_ln958_fu_441_p2;
        select_ln958_reg_2418 <= select_ln958_fu_473_p3;
        sub_ln959_reg_2408 <= sub_ln959_fu_453_p2;
        trunc_ln943_reg_2423 <= trunc_ln943_fu_481_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        and_ln1495_1_reg_2784 <= and_ln1495_1_fu_2068_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        and_ln1495_3_reg_2670 <= and_ln1495_3_fu_1502_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        and_ln585_reg_2763 <= and_ln585_fu_1727_p2;
        and_ln603_reg_2768 <= and_ln603_fu_1756_p2;
        man_V_4_reg_2753 <= man_V_4_fu_1664_p3;
        or_ln603_reg_2773 <= or_ln603_fu_1762_p2;
        select_ln603_4_reg_2779 <= select_ln603_4_fu_1784_p3;
        sh_amt_reg_2758 <= sh_amt_fu_1671_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        and_ln603_1_reg_2650 <= and_ln603_1_fu_1416_p2;
        or_ln603_3_reg_2655 <= or_ln603_3_fu_1422_p2;
        or_ln603_5_reg_2665 <= or_ln603_5_fu_1442_p2;
        select_ln603_1_reg_2660 <= select_ln603_1_fu_1428_p3;
        sh_amt_1_reg_2635 <= sh_amt_1_fu_1313_p3;
        trunc_ln583_1_reg_2640 <= trunc_ln583_1_fu_1318_p1;
        xor_ln571_1_reg_2645 <= xor_ln571_1_fu_1362_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (icmp_ln317_reg_2372 == 1'd0))) begin
        bitcast_ln351_2_reg_2553[30 : 0] <= bitcast_ln351_2_fu_994_p1[30 : 0];
        icmp_ln935_2_reg_2503 <= icmp_ln935_2_fu_901_p2;
        lsb_index_4_reg_2525 <= lsb_index_4_fu_953_p2;
        m_51_reg_2513 <= m_51_fu_921_p3;
        p_Result_89_reg_2508 <= ap_sig_allocacmp_p_Val2_s[32'd31];
        p_Result_91_reg_2542 <= p_Result_91_fu_979_p3;
        sub_ln944_3_reg_2519 <= sub_ln944_3_fu_947_p2;
        sub_ln947_3_reg_2537 <= sub_ln947_3_fu_973_p2;
        tmp_69_reg_2532 <= {{lsb_index_4_fu_953_p2[31:1]}};
        trunc_ln943_3_reg_2548 <= trunc_ln943_3_fu_987_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bitcast_ln351_reg_2584[30 : 0] <= bitcast_ln351_fu_1214_p1[30 : 0];
        icmp_ln317_reg_2372 <= icmp_ln317_fu_251_p2;
        j_reg_207_pp0_iter1_reg <= j_reg_207;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        get_trapezoid_edgestrapezoid_edges_load_reg_2362 <= get_trapezoid_edgestrapezoid_edges_q0;
        num_points_load_reg_2357 <= num_points_q0;
        shl_ln_reg_2367[15 : 13] <= shl_ln_fu_244_p3[15 : 13];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        i_16_reg_2342 <= i_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln317_reg_2372 == 1'd0))) begin
        icmp_ln935_3_reg_2433 <= icmp_ln935_3_fu_601_p2;
        lsb_index_5_reg_2455 <= lsb_index_5_fu_653_p2;
        m_53_reg_2443 <= m_53_fu_621_p3;
        p_Result_96_reg_2438 <= ap_sig_allocacmp_p_Val2_48[32'd31];
        p_Result_98_reg_2472 <= p_Result_98_fu_679_p3;
        sub_ln944_4_reg_2449 <= sub_ln944_4_fu_647_p2;
        sub_ln947_4_reg_2467 <= sub_ln947_4_fu_673_p2;
        tmp_76_reg_2462 <= {{lsb_index_5_fu_653_p2[31:1]}};
        trunc_ln943_4_reg_2478 <= trunc_ln943_4_fu_687_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln317_reg_2372 == 1'd0))) begin
        icmp_ln935_reg_2381 <= icmp_ln935_fu_304_p2;
        m_49_reg_2391 <= m_49_fu_324_p3;
        p_Result_84_reg_2386 <= points_q0[32'd31];
        p_Result_85_reg_2398 <= p_Result_85_fu_332_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (icmp_ln935_2_reg_2503 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (icmp_ln317_reg_2372 == 1'd0))) begin
        m_52_reg_2559 <= {{m_37_fu_1118_p2[63:1]}};
        p_Result_58_reg_2564 <= m_37_fu_1118_p2[32'd25];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln935_3_reg_2433 == 1'd0) & (icmp_ln317_reg_2372 == 1'd0))) begin
        m_54_reg_2483 <= {{m_41_fu_810_p2[63:1]}};
        p_Result_66_reg_2488 <= m_41_fu_810_p2[32'd25];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (icmp_ln317_reg_2372 == 1'd0))) begin
        p_Result_88_reg_2574 <= p_Result_88_fu_1152_p1;
        select_ln935_2_reg_2579 <= select_ln935_2_fu_1204_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (icmp_ln317_reg_2372 == 1'd0))) begin
        p_Result_95_reg_2493 <= p_Result_95_fu_838_p1;
        select_ln935_3_reg_2498 <= select_ln935_3_fu_890_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln317_reg_2372 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        reg_232 <= grp_fu_221_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln317_reg_2372 == 1'd0))) begin
        select_ln935_reg_2428 <= select_ln935_fu_590_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        v_assign_reg_2629 <= grp_fu_221_p2;
    end
end

always @ (*) begin
    if ((icmp_ln317_reg_2372 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state14 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state14 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln317_reg_2372 == 1'd0))) begin
        ap_phi_mux_j_phi_fu_213_p4 = add_ln317_reg_2569;
    end else begin
        ap_phi_mux_j_phi_fu_213_p4 = j_reg_207;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'd1 == and_ln1495_3_reg_2670) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_sig_allocacmp_p_Val2_48 = select_ln585_7_fu_1976_p3;
    end else begin
        ap_sig_allocacmp_p_Val2_48 = rbVal_constprop_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'd1 == and_ln1495_1_reg_2784) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_sig_allocacmp_p_Val2_s = select_ln585_3_fu_2328_p3;
    end else begin
        ap_sig_allocacmp_p_Val2_s = lbVal_constprop_i;
    end
end

always @ (*) begin
    if ((~((i_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        get_trapezoid_edgestrapezoid_edges_ce0 = 1'b1;
    end else begin
        get_trapezoid_edgestrapezoid_edges_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9_00001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (icmp_ln317_reg_2372 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5_00001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln317_reg_2372 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_00001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        grp_fu_221_opcode = 2'd1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage8_00001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (icmp_ln317_reg_2372 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_00001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln317_reg_2372 == 1'd0)))) begin
        grp_fu_221_opcode = 2'd0;
    end else begin
        grp_fu_221_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_221_p0 = bitcast_ln351_fu_1214_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_221_p0 = bitcast_ln351_2_fu_994_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_221_p0 = reg_232;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_221_p0 = select_ln935_reg_2428;
    end else begin
        grp_fu_221_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_221_p1 = select_ln935_2_reg_2579;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_221_p1 = select_ln935_3_reg_2498;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_221_p1 = 32'd0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_221_p1 = get_trapezoid_edgestrapezoid_edges_load_reg_2362;
    end else begin
        grp_fu_221_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            grp_fu_226_p0 = bitcast_ln351_reg_2584;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_226_p0 = v_assign_reg_2629;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_226_p0 = reg_232;
        end else begin
            grp_fu_226_p0 = 'bx;
        end
    end else begin
        grp_fu_226_p0 = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_blk_n = i_empty_n;
    end else begin
        i_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((i_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_read = 1'b1;
    end else begin
        i_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'd1 == and_ln1495_1_reg_2784) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        lbVal_constprop_o = select_ln585_3_fu_2328_p3;
    end else begin
        lbVal_constprop_o = lbVal_constprop_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'd1 == and_ln1495_1_reg_2784) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        lbVal_constprop_o_ap_vld = 1'b1;
    end else begin
        lbVal_constprop_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7_01001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'd1 == and_ln1495_1_fu_2068_p2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        left_bound = j_reg_207_pp0_iter1_reg;
    end else begin
        left_bound = left_bound_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'd1 == and_ln1495_1_fu_2068_p2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        left_bound_ap_vld = 1'b1;
    end else begin
        left_bound_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((~((i_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        num_points_ce0 = 1'b1;
    end else begin
        num_points_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        points_ce0 = 1'b1;
    end else begin
        points_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'd1 == and_ln1495_3_reg_2670) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rbVal_constprop_o = select_ln585_7_fu_1976_p3;
    end else begin
        rbVal_constprop_o = rbVal_constprop_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'd1 == and_ln1495_3_reg_2670) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rbVal_constprop_o_ap_vld = 1'b1;
    end else begin
        rbVal_constprop_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_01001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'd1 == and_ln1495_3_fu_1502_p2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        right_bound = j_reg_207_pp0_iter1_reg;
    end else begin
        right_bound = right_bound_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'd1 == and_ln1495_3_fu_1502_p2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        right_bound_ap_vld = 1'b1;
    end else begin
        right_bound_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((i_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((~((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11_subdone) & (icmp_ln317_reg_2372 == 1'd1)) & (1'b0 == ap_block_pp0_stage11_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11_subdone) & (icmp_ln317_reg_2372 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign F2_1_fu_1259_p2 = (12'd1075 - zext_ln455_1_fu_1245_p1);

assign F2_2_fu_2114_p2 = (12'd1075 - zext_ln455_2_fu_2100_p1);

assign F2_3_fu_1617_p2 = (12'd1075 - zext_ln455_3_fu_1603_p1);

assign F2_fu_1547_p2 = (12'd1075 - zext_ln455_fu_1533_p1);

assign LD_4_fu_1196_p1 = p_Result_92_fu_1184_p5[31:0];

assign LD_6_fu_882_p1 = p_Result_99_fu_870_p5[31:0];

assign LD_fu_582_p1 = p_Result_87_fu_570_p5[31:0];

assign add_ln317_fu_1142_p2 = (j_reg_207 + 32'd1);

assign add_ln318_fu_268_p2 = (shl_ln318_1_fu_260_p3 + shl_ln_reg_2367);

assign add_ln581_1_fu_1271_p2 = ($signed(F2_1_fu_1259_p2) + $signed(12'd4076));

assign add_ln581_2_fu_2126_p2 = ($signed(F2_2_fu_2114_p2) + $signed(12'd4076));

assign add_ln581_3_fu_1629_p2 = ($signed(F2_3_fu_1617_p2) + $signed(12'd4076));

assign add_ln581_fu_1559_p2 = ($signed(F2_fu_1547_p2) + $signed(12'd4076));

assign add_ln958_3_fu_1083_p2 = ($signed(sub_ln944_3_reg_2519) + $signed(32'd4294967271));

assign add_ln958_4_fu_775_p2 = ($signed(sub_ln944_4_reg_2449) + $signed(32'd4294967271));

assign add_ln958_fu_467_p2 = ($signed(sub_ln944_fu_349_p2) + $signed(32'd4294967271));

assign add_ln964_3_fu_1171_p2 = (sub_ln964_3_fu_1166_p2 + select_ln943_3_fu_1159_p3);

assign add_ln964_4_fu_857_p2 = (sub_ln964_4_fu_852_p2 + select_ln943_4_fu_845_p3);

assign add_ln964_fu_557_p2 = (sub_ln964_fu_552_p2 + select_ln943_fu_544_p3);

assign and_ln1495_1_fu_2068_p2 = (xor_ln571_fu_2013_p2 & and_ln1495_fu_2062_p2);

assign and_ln1495_2_fu_1497_p2 = (tmp_87_fu_1489_p3 & or_ln603_5_reg_2665);

assign and_ln1495_3_fu_1502_p2 = (xor_ln571_1_reg_2645 & and_ln1495_2_fu_1497_p2);

assign and_ln1495_fu_2062_p2 = (select_ln603_5_fu_2056_p3 & or_ln603_2_fu_2028_p2);

assign and_ln581_1_fu_1382_p2 = (xor_ln582_1_fu_1376_p2 & icmp_ln581_1_reg_2606);

assign and_ln581_2_fu_2247_p2 = (xor_ln582_2_fu_2241_p2 & icmp_ln581_2_reg_2805);

assign and_ln581_3_fu_1895_p2 = (xor_ln582_3_fu_1889_p2 & icmp_ln581_3_reg_2730);

assign and_ln581_fu_1722_p2 = (xor_ln582_fu_1716_p2 & icmp_ln581_reg_2690);

assign and_ln582_1_fu_1367_p2 = (xor_ln571_1_fu_1362_p2 & icmp_ln582_1_reg_2623);

assign and_ln582_2_fu_2232_p2 = (xor_ln571_2_fu_2227_p2 & icmp_ln582_2_reg_2822);

assign and_ln582_3_fu_1880_p2 = (xor_ln571_3_fu_1875_p2 & icmp_ln582_3_reg_2747);

assign and_ln582_fu_2018_p2 = (xor_ln571_fu_2013_p2 & icmp_ln582_reg_2707);

assign and_ln585_1_fu_1739_p2 = (xor_ln585_fu_1733_p2 & and_ln581_fu_1722_p2);

assign and_ln585_2_fu_1387_p2 = (icmp_ln585_1_fu_1322_p2 & and_ln581_1_fu_1382_p2);

assign and_ln585_3_fu_1399_p2 = (xor_ln585_1_fu_1393_p2 & and_ln581_1_fu_1382_p2);

assign and_ln585_4_fu_2252_p2 = (icmp_ln585_2_fu_2181_p2 & and_ln581_2_fu_2247_p2);

assign and_ln585_5_fu_2281_p2 = (xor_ln585_2_fu_2275_p2 & and_ln581_2_fu_2247_p2);

assign and_ln585_6_fu_1900_p2 = (icmp_ln585_3_fu_1829_p2 & and_ln581_3_fu_1895_p2);

assign and_ln585_7_fu_1929_p2 = (xor_ln585_3_fu_1923_p2 & and_ln581_3_fu_1895_p2);

assign and_ln585_fu_1727_p2 = (icmp_ln585_fu_1676_p2 & and_ln581_fu_1722_p2);

assign and_ln603_1_fu_1416_p2 = (xor_ln581_1_fu_1410_p2 & icmp_ln603_1_fu_1338_p2);

assign and_ln603_2_fu_2269_p2 = (xor_ln581_2_fu_2263_p2 & icmp_ln603_2_fu_2197_p2);

assign and_ln603_3_fu_1917_p2 = (xor_ln581_3_fu_1911_p2 & icmp_ln603_3_fu_1845_p2);

assign and_ln603_fu_1756_p2 = (xor_ln581_fu_1750_p2 & icmp_ln603_fu_1692_p2);

assign and_ln949_10_fu_716_p2 = (or_ln949_6_fu_710_p2 & m_53_reg_2443);

assign and_ln949_6_fu_447_p2 = (xor_ln949_fu_428_p2 & p_Result_86_fu_434_p3);

assign and_ln949_7_fu_1053_p2 = (xor_ln949_3_fu_1042_p2 & p_Result_91_reg_2542);

assign and_ln949_8_fu_745_p2 = (xor_ln949_4_fu_734_p2 & p_Result_98_reg_2472);

assign and_ln949_9_fu_1024_p2 = (or_ln949_fu_1018_p2 & m_51_reg_2513);

assign and_ln949_fu_409_p2 = (or_ln949_5_fu_403_p2 & m_49_reg_2391);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd14];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1 = ((i_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign ap_block_state10_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage8_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage9_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ashr_ln586_1_fu_1352_p2 = $signed(man_V_7_fu_1306_p3) >>> zext_ln586_1_fu_1348_p1;

assign ashr_ln586_2_fu_2211_p2 = $signed(man_V_10_fu_2161_p3) >>> zext_ln586_2_fu_2207_p1;

assign ashr_ln586_3_fu_1859_p2 = $signed(man_V_13_fu_1809_p3) >>> zext_ln586_3_fu_1855_p1;

assign ashr_ln586_fu_1706_p2 = $signed(man_V_4_fu_1664_p3) >>> zext_ln586_fu_1702_p1;

assign bitcast_ln351_2_fu_994_p1 = zext_ln368_1_fu_991_p1;

assign bitcast_ln351_fu_1214_p1 = zext_ln368_fu_1211_p1;

assign bitcast_ln702_3_fu_1451_p1 = reg_232;

assign bitcast_ln702_fu_1996_p1 = v_assign_reg_2629;

assign bitcast_ln744_2_fu_1200_p1 = LD_4_fu_1196_p1;

assign bitcast_ln744_3_fu_886_p1 = LD_6_fu_882_p1;

assign bitcast_ln744_fu_586_p1 = LD_fu_582_p1;

assign data_V_2_fu_834_p1 = grp_fu_221_p2;

assign data_V_fu_1148_p1 = grp_fu_221_p2;

assign exp_tmp_1_fu_1235_p4 = {{ireg_1_fu_1219_p1[62:52]}};

assign exp_tmp_2_fu_2090_p4 = {{ireg_2_fu_2074_p1[62:52]}};

assign exp_tmp_3_fu_1593_p4 = {{ireg_3_fu_1577_p1[62:52]}};

assign exp_tmp_fu_1523_p4 = {{ireg_fu_1507_p1[62:52]}};

assign get_trapezoid_edgestrapezoid_edges_address0 = idxprom_i_fu_238_p1;

assign icmp_ln317_fu_251_p2 = ((ap_phi_mux_j_phi_fu_213_p4 == num_points_load_reg_2357) ? 1'b1 : 1'b0);

assign icmp_ln571_1_fu_1253_p2 = ((trunc_ln555_1_fu_1223_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln571_2_fu_2108_p2 = ((trunc_ln555_2_fu_2078_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln571_3_fu_1611_p2 = ((trunc_ln555_3_fu_1581_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln571_fu_1541_p2 = ((trunc_ln555_fu_1511_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln581_1_fu_1265_p2 = (($signed(F2_1_fu_1259_p2) > $signed(12'd20)) ? 1'b1 : 1'b0);

assign icmp_ln581_2_fu_2120_p2 = (($signed(F2_2_fu_2114_p2) > $signed(12'd20)) ? 1'b1 : 1'b0);

assign icmp_ln581_3_fu_1623_p2 = (($signed(F2_3_fu_1617_p2) > $signed(12'd20)) ? 1'b1 : 1'b0);

assign icmp_ln581_fu_1553_p2 = (($signed(F2_fu_1547_p2) > $signed(12'd20)) ? 1'b1 : 1'b0);

assign icmp_ln582_1_fu_1283_p2 = ((F2_1_fu_1259_p2 == 12'd20) ? 1'b1 : 1'b0);

assign icmp_ln582_2_fu_2138_p2 = ((F2_2_fu_2114_p2 == 12'd20) ? 1'b1 : 1'b0);

assign icmp_ln582_3_fu_1641_p2 = ((F2_3_fu_1617_p2 == 12'd20) ? 1'b1 : 1'b0);

assign icmp_ln582_fu_1571_p2 = ((F2_fu_1547_p2 == 12'd20) ? 1'b1 : 1'b0);

assign icmp_ln585_1_fu_1322_p2 = ((sh_amt_1_fu_1313_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln585_2_fu_2181_p2 = ((sh_amt_2_fu_2168_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln585_3_fu_1829_p2 = ((sh_amt_3_fu_1816_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln585_fu_1676_p2 = ((sh_amt_fu_1671_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln603_1_fu_1338_p2 = ((tmp_80_fu_1328_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln603_2_fu_2197_p2 = ((tmp_86_fu_2187_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln603_3_fu_1845_p2 = ((tmp_89_fu_1835_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln603_fu_1692_p2 = ((tmp_73_fu_1682_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln935_2_fu_901_p2 = ((ap_sig_allocacmp_p_Val2_s == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln935_3_fu_601_p2 = ((ap_sig_allocacmp_p_Val2_48 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln935_fu_304_p2 = ((z_bits_fu_300_p1 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln946_3_fu_999_p2 = (($signed(tmp_69_reg_2532) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln946_4_fu_691_p2 = (($signed(tmp_76_reg_2462) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln946_fu_371_p2 = (($signed(tmp_fu_361_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln949_3_fu_1029_p2 = ((and_ln949_9_fu_1024_p2 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln949_4_fu_721_p2 = ((and_ln949_10_fu_716_p2 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln949_fu_414_p2 = ((and_ln949_fu_409_p2 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln958_3_fu_1048_p2 = (($signed(lsb_index_4_reg_2525) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln958_4_fu_740_p2 = (($signed(lsb_index_5_reg_2455) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln958_fu_441_p2 = (($signed(lsb_index_fu_355_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign idxprom_i_fu_238_p1 = i_dout;

assign ireg_1_fu_1219_p1 = grp_fu_226_p1;

assign ireg_2_fu_2074_p1 = grp_fu_226_p1;

assign ireg_3_fu_1577_p1 = grp_fu_229_p1;

assign ireg_fu_1507_p1 = grp_fu_226_p1;


always @ (p_Result_90_fu_929_p4) begin
    if (p_Result_90_fu_929_p4[0] == 1'b1) begin
        l_4_fu_939_p3 = 32'd0;
    end else if (p_Result_90_fu_929_p4[1] == 1'b1) begin
        l_4_fu_939_p3 = 32'd1;
    end else if (p_Result_90_fu_929_p4[2] == 1'b1) begin
        l_4_fu_939_p3 = 32'd2;
    end else if (p_Result_90_fu_929_p4[3] == 1'b1) begin
        l_4_fu_939_p3 = 32'd3;
    end else if (p_Result_90_fu_929_p4[4] == 1'b1) begin
        l_4_fu_939_p3 = 32'd4;
    end else if (p_Result_90_fu_929_p4[5] == 1'b1) begin
        l_4_fu_939_p3 = 32'd5;
    end else if (p_Result_90_fu_929_p4[6] == 1'b1) begin
        l_4_fu_939_p3 = 32'd6;
    end else if (p_Result_90_fu_929_p4[7] == 1'b1) begin
        l_4_fu_939_p3 = 32'd7;
    end else if (p_Result_90_fu_929_p4[8] == 1'b1) begin
        l_4_fu_939_p3 = 32'd8;
    end else if (p_Result_90_fu_929_p4[9] == 1'b1) begin
        l_4_fu_939_p3 = 32'd9;
    end else if (p_Result_90_fu_929_p4[10] == 1'b1) begin
        l_4_fu_939_p3 = 32'd10;
    end else if (p_Result_90_fu_929_p4[11] == 1'b1) begin
        l_4_fu_939_p3 = 32'd11;
    end else if (p_Result_90_fu_929_p4[12] == 1'b1) begin
        l_4_fu_939_p3 = 32'd12;
    end else if (p_Result_90_fu_929_p4[13] == 1'b1) begin
        l_4_fu_939_p3 = 32'd13;
    end else if (p_Result_90_fu_929_p4[14] == 1'b1) begin
        l_4_fu_939_p3 = 32'd14;
    end else if (p_Result_90_fu_929_p4[15] == 1'b1) begin
        l_4_fu_939_p3 = 32'd15;
    end else if (p_Result_90_fu_929_p4[16] == 1'b1) begin
        l_4_fu_939_p3 = 32'd16;
    end else if (p_Result_90_fu_929_p4[17] == 1'b1) begin
        l_4_fu_939_p3 = 32'd17;
    end else if (p_Result_90_fu_929_p4[18] == 1'b1) begin
        l_4_fu_939_p3 = 32'd18;
    end else if (p_Result_90_fu_929_p4[19] == 1'b1) begin
        l_4_fu_939_p3 = 32'd19;
    end else if (p_Result_90_fu_929_p4[20] == 1'b1) begin
        l_4_fu_939_p3 = 32'd20;
    end else if (p_Result_90_fu_929_p4[21] == 1'b1) begin
        l_4_fu_939_p3 = 32'd21;
    end else if (p_Result_90_fu_929_p4[22] == 1'b1) begin
        l_4_fu_939_p3 = 32'd22;
    end else if (p_Result_90_fu_929_p4[23] == 1'b1) begin
        l_4_fu_939_p3 = 32'd23;
    end else if (p_Result_90_fu_929_p4[24] == 1'b1) begin
        l_4_fu_939_p3 = 32'd24;
    end else if (p_Result_90_fu_929_p4[25] == 1'b1) begin
        l_4_fu_939_p3 = 32'd25;
    end else if (p_Result_90_fu_929_p4[26] == 1'b1) begin
        l_4_fu_939_p3 = 32'd26;
    end else if (p_Result_90_fu_929_p4[27] == 1'b1) begin
        l_4_fu_939_p3 = 32'd27;
    end else if (p_Result_90_fu_929_p4[28] == 1'b1) begin
        l_4_fu_939_p3 = 32'd28;
    end else if (p_Result_90_fu_929_p4[29] == 1'b1) begin
        l_4_fu_939_p3 = 32'd29;
    end else if (p_Result_90_fu_929_p4[30] == 1'b1) begin
        l_4_fu_939_p3 = 32'd30;
    end else if (p_Result_90_fu_929_p4[31] == 1'b1) begin
        l_4_fu_939_p3 = 32'd31;
    end else begin
        l_4_fu_939_p3 = 32'd32;
    end
end


always @ (p_Result_97_fu_629_p4) begin
    if (p_Result_97_fu_629_p4[0] == 1'b1) begin
        l_5_fu_639_p3 = 32'd0;
    end else if (p_Result_97_fu_629_p4[1] == 1'b1) begin
        l_5_fu_639_p3 = 32'd1;
    end else if (p_Result_97_fu_629_p4[2] == 1'b1) begin
        l_5_fu_639_p3 = 32'd2;
    end else if (p_Result_97_fu_629_p4[3] == 1'b1) begin
        l_5_fu_639_p3 = 32'd3;
    end else if (p_Result_97_fu_629_p4[4] == 1'b1) begin
        l_5_fu_639_p3 = 32'd4;
    end else if (p_Result_97_fu_629_p4[5] == 1'b1) begin
        l_5_fu_639_p3 = 32'd5;
    end else if (p_Result_97_fu_629_p4[6] == 1'b1) begin
        l_5_fu_639_p3 = 32'd6;
    end else if (p_Result_97_fu_629_p4[7] == 1'b1) begin
        l_5_fu_639_p3 = 32'd7;
    end else if (p_Result_97_fu_629_p4[8] == 1'b1) begin
        l_5_fu_639_p3 = 32'd8;
    end else if (p_Result_97_fu_629_p4[9] == 1'b1) begin
        l_5_fu_639_p3 = 32'd9;
    end else if (p_Result_97_fu_629_p4[10] == 1'b1) begin
        l_5_fu_639_p3 = 32'd10;
    end else if (p_Result_97_fu_629_p4[11] == 1'b1) begin
        l_5_fu_639_p3 = 32'd11;
    end else if (p_Result_97_fu_629_p4[12] == 1'b1) begin
        l_5_fu_639_p3 = 32'd12;
    end else if (p_Result_97_fu_629_p4[13] == 1'b1) begin
        l_5_fu_639_p3 = 32'd13;
    end else if (p_Result_97_fu_629_p4[14] == 1'b1) begin
        l_5_fu_639_p3 = 32'd14;
    end else if (p_Result_97_fu_629_p4[15] == 1'b1) begin
        l_5_fu_639_p3 = 32'd15;
    end else if (p_Result_97_fu_629_p4[16] == 1'b1) begin
        l_5_fu_639_p3 = 32'd16;
    end else if (p_Result_97_fu_629_p4[17] == 1'b1) begin
        l_5_fu_639_p3 = 32'd17;
    end else if (p_Result_97_fu_629_p4[18] == 1'b1) begin
        l_5_fu_639_p3 = 32'd18;
    end else if (p_Result_97_fu_629_p4[19] == 1'b1) begin
        l_5_fu_639_p3 = 32'd19;
    end else if (p_Result_97_fu_629_p4[20] == 1'b1) begin
        l_5_fu_639_p3 = 32'd20;
    end else if (p_Result_97_fu_629_p4[21] == 1'b1) begin
        l_5_fu_639_p3 = 32'd21;
    end else if (p_Result_97_fu_629_p4[22] == 1'b1) begin
        l_5_fu_639_p3 = 32'd22;
    end else if (p_Result_97_fu_629_p4[23] == 1'b1) begin
        l_5_fu_639_p3 = 32'd23;
    end else if (p_Result_97_fu_629_p4[24] == 1'b1) begin
        l_5_fu_639_p3 = 32'd24;
    end else if (p_Result_97_fu_629_p4[25] == 1'b1) begin
        l_5_fu_639_p3 = 32'd25;
    end else if (p_Result_97_fu_629_p4[26] == 1'b1) begin
        l_5_fu_639_p3 = 32'd26;
    end else if (p_Result_97_fu_629_p4[27] == 1'b1) begin
        l_5_fu_639_p3 = 32'd27;
    end else if (p_Result_97_fu_629_p4[28] == 1'b1) begin
        l_5_fu_639_p3 = 32'd28;
    end else if (p_Result_97_fu_629_p4[29] == 1'b1) begin
        l_5_fu_639_p3 = 32'd29;
    end else if (p_Result_97_fu_629_p4[30] == 1'b1) begin
        l_5_fu_639_p3 = 32'd30;
    end else if (p_Result_97_fu_629_p4[31] == 1'b1) begin
        l_5_fu_639_p3 = 32'd31;
    end else begin
        l_5_fu_639_p3 = 32'd32;
    end
end


always @ (p_Result_85_reg_2398) begin
    if (p_Result_85_reg_2398[0] == 1'b1) begin
        l_fu_342_p3 = 32'd0;
    end else if (p_Result_85_reg_2398[1] == 1'b1) begin
        l_fu_342_p3 = 32'd1;
    end else if (p_Result_85_reg_2398[2] == 1'b1) begin
        l_fu_342_p3 = 32'd2;
    end else if (p_Result_85_reg_2398[3] == 1'b1) begin
        l_fu_342_p3 = 32'd3;
    end else if (p_Result_85_reg_2398[4] == 1'b1) begin
        l_fu_342_p3 = 32'd4;
    end else if (p_Result_85_reg_2398[5] == 1'b1) begin
        l_fu_342_p3 = 32'd5;
    end else if (p_Result_85_reg_2398[6] == 1'b1) begin
        l_fu_342_p3 = 32'd6;
    end else if (p_Result_85_reg_2398[7] == 1'b1) begin
        l_fu_342_p3 = 32'd7;
    end else if (p_Result_85_reg_2398[8] == 1'b1) begin
        l_fu_342_p3 = 32'd8;
    end else if (p_Result_85_reg_2398[9] == 1'b1) begin
        l_fu_342_p3 = 32'd9;
    end else if (p_Result_85_reg_2398[10] == 1'b1) begin
        l_fu_342_p3 = 32'd10;
    end else if (p_Result_85_reg_2398[11] == 1'b1) begin
        l_fu_342_p3 = 32'd11;
    end else if (p_Result_85_reg_2398[12] == 1'b1) begin
        l_fu_342_p3 = 32'd12;
    end else if (p_Result_85_reg_2398[13] == 1'b1) begin
        l_fu_342_p3 = 32'd13;
    end else if (p_Result_85_reg_2398[14] == 1'b1) begin
        l_fu_342_p3 = 32'd14;
    end else if (p_Result_85_reg_2398[15] == 1'b1) begin
        l_fu_342_p3 = 32'd15;
    end else if (p_Result_85_reg_2398[16] == 1'b1) begin
        l_fu_342_p3 = 32'd16;
    end else if (p_Result_85_reg_2398[17] == 1'b1) begin
        l_fu_342_p3 = 32'd17;
    end else if (p_Result_85_reg_2398[18] == 1'b1) begin
        l_fu_342_p3 = 32'd18;
    end else if (p_Result_85_reg_2398[19] == 1'b1) begin
        l_fu_342_p3 = 32'd19;
    end else if (p_Result_85_reg_2398[20] == 1'b1) begin
        l_fu_342_p3 = 32'd20;
    end else if (p_Result_85_reg_2398[21] == 1'b1) begin
        l_fu_342_p3 = 32'd21;
    end else if (p_Result_85_reg_2398[22] == 1'b1) begin
        l_fu_342_p3 = 32'd22;
    end else if (p_Result_85_reg_2398[23] == 1'b1) begin
        l_fu_342_p3 = 32'd23;
    end else if (p_Result_85_reg_2398[24] == 1'b1) begin
        l_fu_342_p3 = 32'd24;
    end else if (p_Result_85_reg_2398[25] == 1'b1) begin
        l_fu_342_p3 = 32'd25;
    end else if (p_Result_85_reg_2398[26] == 1'b1) begin
        l_fu_342_p3 = 32'd26;
    end else if (p_Result_85_reg_2398[27] == 1'b1) begin
        l_fu_342_p3 = 32'd27;
    end else if (p_Result_85_reg_2398[28] == 1'b1) begin
        l_fu_342_p3 = 32'd28;
    end else if (p_Result_85_reg_2398[29] == 1'b1) begin
        l_fu_342_p3 = 32'd29;
    end else if (p_Result_85_reg_2398[30] == 1'b1) begin
        l_fu_342_p3 = 32'd30;
    end else if (p_Result_85_reg_2398[31] == 1'b1) begin
        l_fu_342_p3 = 32'd31;
    end else begin
        l_fu_342_p3 = 32'd32;
    end
end

assign lsb_index_4_fu_953_p2 = ($signed(sub_ln944_3_fu_947_p2) + $signed(32'd4294967272));

assign lsb_index_5_fu_653_p2 = ($signed(sub_ln944_4_fu_647_p2) + $signed(32'd4294967272));

assign lsb_index_fu_355_p2 = ($signed(sub_ln944_fu_349_p2) + $signed(32'd4294967272));

assign lshr_ln947_3_fu_1007_p2 = 32'd4294967295 >> zext_ln947_3_fu_1004_p1;

assign lshr_ln947_4_fu_699_p2 = 32'd4294967295 >> zext_ln947_4_fu_696_p1;

assign lshr_ln947_fu_391_p2 = 32'd4294967295 >> zext_ln947_fu_387_p1;

assign lshr_ln958_3_fu_1092_p2 = zext_ln959_6_fu_1058_p1 >> zext_ln958_3_fu_1088_p1;

assign lshr_ln958_4_fu_784_p2 = zext_ln959_8_fu_750_p1 >> zext_ln958_4_fu_780_p1;

assign lshr_ln958_fu_500_p2 = zext_ln959_fu_485_p1 >> zext_ln958_fu_497_p1;

assign lshr_ln_fu_273_p4 = {{add_ln318_fu_268_p2[15:13]}};

assign m_32_fu_516_p2 = (m_fu_506_p3 + zext_ln961_fu_513_p1);

assign m_36_fu_1106_p3 = ((icmp_ln958_3_fu_1048_p2[0:0] == 1'b1) ? lshr_ln958_3_fu_1092_p2 : shl_ln959_3_fu_1070_p2);

assign m_37_fu_1118_p2 = (m_36_fu_1106_p3 + zext_ln961_3_fu_1114_p1);

assign m_40_fu_798_p3 = ((icmp_ln958_4_fu_740_p2[0:0] == 1'b1) ? lshr_ln958_4_fu_784_p2 : shl_ln959_4_fu_762_p2);

assign m_41_fu_810_p2 = (m_40_fu_798_p3 + zext_ln961_4_fu_806_p1);

assign m_49_fu_324_p3 = ((p_Result_84_fu_310_p3[0:0] == 1'b1) ? tmp_V_fu_318_p2 : z_bits_fu_300_p1);

assign m_50_fu_522_p4 = {{m_32_fu_516_p2[63:1]}};

assign m_51_fu_921_p3 = ((p_Result_89_fu_907_p3[0:0] == 1'b1) ? tmp_V_11_fu_915_p2 : ap_sig_allocacmp_p_Val2_s);

assign m_53_fu_621_p3 = ((p_Result_96_fu_607_p3[0:0] == 1'b1) ? tmp_V_14_fu_615_p2 : ap_sig_allocacmp_p_Val2_48);

assign m_fu_506_p3 = ((icmp_ln958_reg_2403[0:0] == 1'b1) ? lshr_ln958_fu_500_p2 : shl_ln959_fu_491_p2);

assign man_V_10_fu_2161_p3 = ((p_Result_102_reg_2788[0:0] == 1'b1) ? man_V_9_fu_2155_p2 : zext_ln569_2_fu_2151_p1);

assign man_V_12_fu_1803_p2 = (54'd0 - zext_ln569_3_fu_1799_p1);

assign man_V_13_fu_1809_p3 = ((p_Result_104_reg_2713[0:0] == 1'b1) ? man_V_12_fu_1803_p2 : zext_ln569_3_fu_1799_p1);

assign man_V_3_fu_1658_p2 = (54'd0 - zext_ln569_fu_1654_p1);

assign man_V_4_fu_1664_p3 = ((p_Result_93_reg_2674[0:0] == 1'b1) ? man_V_3_fu_1658_p2 : zext_ln569_fu_1654_p1);

assign man_V_6_fu_1300_p2 = (54'd0 - zext_ln569_1_fu_1296_p1);

assign man_V_7_fu_1306_p3 = ((p_Result_100_reg_2590[0:0] == 1'b1) ? man_V_6_fu_1300_p2 : zext_ln569_1_fu_1296_p1);

assign man_V_9_fu_2155_p2 = (54'd0 - zext_ln569_2_fu_2151_p1);

assign num_points_address0 = idxprom_i_fu_238_p1;

assign or_ln581_1_fu_1405_p2 = (or_ln582_1_fu_1372_p2 | icmp_ln581_1_reg_2606);

assign or_ln581_2_fu_2258_p2 = (or_ln582_2_fu_2237_p2 | icmp_ln581_2_reg_2805);

assign or_ln581_3_fu_1906_p2 = (or_ln582_3_fu_1885_p2 | icmp_ln581_3_reg_2730);

assign or_ln581_fu_1745_p2 = (or_ln582_fu_1712_p2 | icmp_ln581_reg_2690);

assign or_ln582_1_fu_1372_p2 = (icmp_ln582_1_reg_2623 | icmp_ln571_1_reg_2600);

assign or_ln582_2_fu_2237_p2 = (icmp_ln582_2_reg_2822 | icmp_ln571_2_reg_2798);

assign or_ln582_3_fu_1885_p2 = (icmp_ln582_3_reg_2747 | icmp_ln571_3_reg_2723);

assign or_ln582_fu_1712_p2 = (icmp_ln582_reg_2707 | icmp_ln571_reg_2684);

assign or_ln585_1_fu_2300_p2 = (and_ln603_2_fu_2269_p2 | and_ln585_4_fu_2252_p2);

assign or_ln585_2_fu_2322_p2 = (or_ln585_fu_2287_p2 | or_ln585_1_fu_2300_p2);

assign or_ln585_3_fu_1935_p2 = (icmp_ln571_3_reg_2723 | and_ln585_7_fu_1929_p2);

assign or_ln585_4_fu_1948_p2 = (and_ln603_3_fu_1917_p2 | and_ln585_6_fu_1900_p2);

assign or_ln585_5_fu_1970_p2 = (or_ln585_4_fu_1948_p2 | or_ln585_3_fu_1935_p2);

assign or_ln585_fu_2287_p2 = (icmp_ln571_2_reg_2798 | and_ln585_5_fu_2281_p2);

assign or_ln603_1_fu_2023_p2 = (and_ln585_reg_2763 | and_ln582_fu_2018_p2);

assign or_ln603_2_fu_2028_p2 = (or_ln603_reg_2773 | or_ln603_1_fu_2023_p2);

assign or_ln603_3_fu_1422_p2 = (and_ln603_1_fu_1416_p2 | and_ln585_3_fu_1399_p2);

assign or_ln603_4_fu_1436_p2 = (and_ln585_2_fu_1387_p2 | and_ln582_1_fu_1367_p2);

assign or_ln603_5_fu_1442_p2 = (or_ln603_4_fu_1436_p2 | or_ln603_3_fu_1422_p2);

assign or_ln603_fu_1762_p2 = (and_ln603_fu_1756_p2 | and_ln585_1_fu_1739_p2);

assign or_ln949_5_fu_403_p2 = (shl_ln949_fu_397_p2 | lshr_ln947_fu_391_p2);

assign or_ln949_6_fu_710_p2 = (shl_ln949_4_fu_705_p2 | lshr_ln947_4_fu_699_p2);

assign or_ln949_fu_1018_p2 = (shl_ln949_3_fu_1013_p2 | lshr_ln947_3_fu_1007_p2);

assign p_Result_101_fu_1289_p3 = {{1'd1}, {trunc_ln565_1_reg_2595}};

assign p_Result_103_fu_2144_p3 = {{1'd1}, {trunc_ln565_2_reg_2793}};

assign p_Result_105_fu_1792_p3 = {{1'd1}, {trunc_ln565_3_reg_2718}};

assign p_Result_84_fu_310_p3 = points_q0[32'd31];

integer ap_tvar_int_0;

always @ (m_49_fu_324_p3) begin
    for (ap_tvar_int_0 = 32 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 31 - 0) begin
            p_Result_85_fu_332_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_85_fu_332_p4[ap_tvar_int_0] = m_49_fu_324_p3[31 - ap_tvar_int_0];
        end
    end
end

assign p_Result_86_fu_434_p3 = m_49_reg_2391[lsb_index_fu_355_p2];

assign p_Result_87_fu_570_p5 = {{zext_ln962_fu_532_p1[63:32]}, {tmp_16_i_fu_563_p3}, {zext_ln962_fu_532_p1[22:0]}};

assign p_Result_88_fu_1152_p1 = data_V_fu_1148_p1[30:0];

assign p_Result_89_fu_907_p3 = ap_sig_allocacmp_p_Val2_s[32'd31];

integer ap_tvar_int_1;

always @ (m_51_fu_921_p3) begin
    for (ap_tvar_int_1 = 32 - 1; ap_tvar_int_1 >= 0; ap_tvar_int_1 = ap_tvar_int_1 - 1) begin
        if (ap_tvar_int_1 > 31 - 0) begin
            p_Result_90_fu_929_p4[ap_tvar_int_1] = 1'b0;
        end else begin
            p_Result_90_fu_929_p4[ap_tvar_int_1] = m_51_fu_921_p3[31 - ap_tvar_int_1];
        end
    end
end

assign p_Result_91_fu_979_p3 = m_51_fu_921_p3[lsb_index_4_fu_953_p2];

assign p_Result_92_fu_1184_p5 = {{zext_ln962_3_fu_1156_p1[63:32]}, {tmp_17_i_fu_1177_p3}, {zext_ln962_3_fu_1156_p1[22:0]}};

assign p_Result_94_fu_1647_p3 = {{1'd1}, {trunc_ln565_reg_2679}};

assign p_Result_95_fu_838_p1 = data_V_2_fu_834_p1[30:0];

assign p_Result_96_fu_607_p3 = ap_sig_allocacmp_p_Val2_48[32'd31];

integer ap_tvar_int_2;

always @ (m_53_fu_621_p3) begin
    for (ap_tvar_int_2 = 32 - 1; ap_tvar_int_2 >= 0; ap_tvar_int_2 = ap_tvar_int_2 - 1) begin
        if (ap_tvar_int_2 > 31 - 0) begin
            p_Result_97_fu_629_p4[ap_tvar_int_2] = 1'b0;
        end else begin
            p_Result_97_fu_629_p4[ap_tvar_int_2] = m_53_fu_621_p3[31 - ap_tvar_int_2];
        end
    end
end

assign p_Result_98_fu_679_p3 = m_53_fu_621_p3[lsb_index_5_fu_653_p2];

assign p_Result_99_fu_870_p5 = {{zext_ln962_4_fu_842_p1[63:32]}, {tmp_20_i_fu_863_p3}, {zext_ln962_4_fu_842_p1[22:0]}};

assign p_Result_s_fu_536_p3 = m_32_fu_516_p2[32'd25];

assign points_address0 = zext_ln318_fu_295_p1;

assign select_ln585_1_fu_2306_p3 = ((and_ln582_2_fu_2232_p2[0:0] == 1'b1) ? trunc_ln583_2_fu_2177_p1 : 32'd0);

assign select_ln585_2_fu_2314_p3 = ((or_ln585_fu_2287_p2[0:0] == 1'b1) ? 32'd0 : select_ln585_fu_2292_p3);

assign select_ln585_3_fu_2328_p3 = ((or_ln585_2_fu_2322_p2[0:0] == 1'b1) ? select_ln585_2_fu_2314_p3 : select_ln585_1_fu_2306_p3);

assign select_ln585_4_fu_1940_p3 = ((and_ln603_3_fu_1917_p2[0:0] == 1'b1) ? shl_ln604_3_fu_1869_p2 : trunc_ln586_7_fu_1865_p1);

assign select_ln585_5_fu_1954_p3 = ((and_ln582_3_fu_1880_p2[0:0] == 1'b1) ? trunc_ln583_3_fu_1825_p1 : 32'd0);

assign select_ln585_6_fu_1962_p3 = ((or_ln585_3_fu_1935_p2[0:0] == 1'b1) ? 32'd0 : select_ln585_4_fu_1940_p3);

assign select_ln585_7_fu_1976_p3 = ((or_ln585_5_fu_1970_p2[0:0] == 1'b1) ? select_ln585_6_fu_1962_p3 : select_ln585_5_fu_1954_p3);

assign select_ln585_fu_2292_p3 = ((and_ln603_2_fu_2269_p2[0:0] == 1'b1) ? shl_ln604_2_fu_2221_p2 : trunc_ln586_5_fu_2217_p1);

assign select_ln588_1_fu_2041_p3 = ((tmp_74_fu_1999_p3[0:0] == 1'b1) ? 1'd1 : 1'd0);

assign select_ln588_fu_1463_p3 = ((tmp_81_fu_1455_p3[0:0] == 1'b1) ? 32'd4294967295 : 32'd0);

assign select_ln603_1_fu_1428_p3 = ((and_ln585_2_fu_1387_p2[0:0] == 1'b1) ? trunc_ln586_3_fu_1358_p1 : trunc_ln583_1_fu_1318_p1);

assign select_ln603_2_fu_1483_p3 = ((or_ln603_3_reg_2655[0:0] == 1'b1) ? select_ln603_fu_1476_p3 : select_ln603_1_reg_2660);

assign select_ln603_3_fu_2049_p3 = ((and_ln603_reg_2768[0:0] == 1'b1) ? tmp_82_fu_2033_p3 : select_ln588_1_fu_2041_p3);

assign select_ln603_4_fu_1784_p3 = ((and_ln585_fu_1727_p2[0:0] == 1'b1) ? tmp_83_fu_1768_p3 : tmp_84_fu_1776_p3);

assign select_ln603_5_fu_2056_p3 = ((or_ln603_reg_2773[0:0] == 1'b1) ? select_ln603_3_fu_2049_p3 : select_ln603_4_reg_2779);

assign select_ln603_fu_1476_p3 = ((and_ln603_1_reg_2650[0:0] == 1'b1) ? shl_ln604_1_fu_1471_p2 : select_ln588_fu_1463_p3);

assign select_ln935_2_fu_1204_p3 = ((icmp_ln935_2_reg_2503[0:0] == 1'b1) ? 32'd0 : bitcast_ln744_2_fu_1200_p1);

assign select_ln935_3_fu_890_p3 = ((icmp_ln935_3_reg_2433[0:0] == 1'b1) ? 32'd0 : bitcast_ln744_3_fu_886_p1);

assign select_ln935_fu_590_p3 = ((icmp_ln935_reg_2381[0:0] == 1'b1) ? bitcast_ln744_fu_586_p1 : 32'd0);

assign select_ln943_3_fu_1159_p3 = ((p_Result_58_reg_2564[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln943_4_fu_845_p3 = ((p_Result_66_reg_2488[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln943_fu_544_p3 = ((p_Result_s_fu_536_p3[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln946_3_fu_1076_p3 = ((icmp_ln946_3_fu_999_p2[0:0] == 1'b1) ? icmp_ln949_3_fu_1029_p2 : p_Result_91_reg_2542);

assign select_ln946_4_fu_768_p3 = ((icmp_ln946_4_fu_691_p2[0:0] == 1'b1) ? icmp_ln949_4_fu_721_p2 : p_Result_98_reg_2472);

assign select_ln946_fu_459_p3 = ((icmp_ln946_fu_371_p2[0:0] == 1'b1) ? icmp_ln949_fu_414_p2 : p_Result_86_fu_434_p3);

assign select_ln958_7_fu_1098_p3 = ((icmp_ln958_3_fu_1048_p2[0:0] == 1'b1) ? select_ln946_3_fu_1076_p3 : and_ln949_7_fu_1053_p2);

assign select_ln958_9_fu_790_p3 = ((icmp_ln958_4_fu_740_p2[0:0] == 1'b1) ? select_ln946_4_fu_768_p3 : and_ln949_8_fu_745_p2);

assign select_ln958_fu_473_p3 = ((icmp_ln958_fu_441_p2[0:0] == 1'b1) ? select_ln946_fu_459_p3 : and_ln949_6_fu_447_p2);

assign sext_ln581_1_fu_1448_p1 = sh_amt_1_reg_2635;

assign sext_ln581_2_fu_2173_p1 = sh_amt_2_fu_2168_p3;

assign sext_ln581_3_fu_1821_p1 = sh_amt_3_fu_1816_p3;

assign sext_ln581_fu_1990_p1 = sh_amt_reg_2758;

assign sh_amt_1_fu_1313_p3 = ((icmp_ln581_1_reg_2606[0:0] == 1'b1) ? add_ln581_1_reg_2613 : sub_ln581_1_reg_2618);

assign sh_amt_2_fu_2168_p3 = ((icmp_ln581_2_reg_2805[0:0] == 1'b1) ? add_ln581_2_reg_2812 : sub_ln581_2_reg_2817);

assign sh_amt_3_fu_1816_p3 = ((icmp_ln581_3_reg_2730[0:0] == 1'b1) ? add_ln581_3_reg_2737 : sub_ln581_3_reg_2742);

assign sh_amt_fu_1671_p3 = ((icmp_ln581_reg_2690[0:0] == 1'b1) ? add_ln581_reg_2697 : sub_ln581_reg_2702);

assign shl_ln318_1_fu_260_p3 = {{trunc_ln318_fu_256_p1}, {4'd0}};

assign shl_ln604_1_fu_1471_p2 = trunc_ln583_1_reg_2640 << sext_ln581_1_fu_1448_p1;

assign shl_ln604_2_fu_2221_p2 = trunc_ln583_2_fu_2177_p1 << sext_ln581_2_fu_2173_p1;

assign shl_ln604_3_fu_1869_p2 = trunc_ln583_3_fu_1825_p1 << sext_ln581_3_fu_1821_p1;

assign shl_ln604_fu_2007_p2 = trunc_ln583_fu_1993_p1 << sext_ln581_fu_1990_p1;

assign shl_ln949_3_fu_1013_p2 = 32'd1 << lsb_index_4_reg_2525;

assign shl_ln949_4_fu_705_p2 = 32'd1 << lsb_index_5_reg_2455;

assign shl_ln949_fu_397_p2 = 32'd1 << lsb_index_fu_355_p2;

assign shl_ln959_3_fu_1070_p2 = zext_ln959_6_fu_1058_p1 << zext_ln959_7_fu_1066_p1;

assign shl_ln959_4_fu_762_p2 = zext_ln959_8_fu_750_p1 << zext_ln959_9_fu_758_p1;

assign shl_ln959_fu_491_p2 = zext_ln959_fu_485_p1 << zext_ln959_5_fu_488_p1;

assign shl_ln_fu_244_p3 = {{i_16_reg_2342}, {13'd0}};

assign sub_ln581_1_fu_1277_p2 = (12'd20 - F2_1_fu_1259_p2);

assign sub_ln581_2_fu_2132_p2 = (12'd20 - F2_2_fu_2114_p2);

assign sub_ln581_3_fu_1635_p2 = (12'd20 - F2_3_fu_1617_p2);

assign sub_ln581_fu_1565_p2 = (12'd20 - F2_fu_1547_p2);

assign sub_ln944_3_fu_947_p2 = (32'd32 - l_4_fu_939_p3);

assign sub_ln944_4_fu_647_p2 = (32'd32 - l_5_fu_639_p3);

assign sub_ln944_fu_349_p2 = (32'd32 - l_fu_342_p3);

assign sub_ln947_3_fu_973_p2 = ($signed(6'd57) - $signed(trunc_ln947_3_fu_969_p1));

assign sub_ln947_4_fu_673_p2 = ($signed(6'd57) - $signed(trunc_ln947_4_fu_669_p1));

assign sub_ln947_fu_381_p2 = ($signed(6'd57) - $signed(trunc_ln947_fu_377_p1));

assign sub_ln959_3_fu_1061_p2 = (32'd25 - sub_ln944_3_reg_2519);

assign sub_ln959_4_fu_753_p2 = (32'd25 - sub_ln944_4_reg_2449);

assign sub_ln959_fu_453_p2 = (32'd25 - sub_ln944_fu_349_p2);

assign sub_ln964_3_fu_1166_p2 = (8'd12 - trunc_ln943_3_reg_2548);

assign sub_ln964_4_fu_852_p2 = (8'd12 - trunc_ln943_4_reg_2478);

assign sub_ln964_fu_552_p2 = (8'd12 - trunc_ln943_reg_2423);

assign tmp_16_i_fu_563_p3 = {{p_Result_84_reg_2386}, {add_ln964_fu_557_p2}};

assign tmp_17_i_fu_1177_p3 = {{p_Result_89_reg_2508}, {add_ln964_3_fu_1171_p2}};

assign tmp_20_i_fu_863_p3 = {{p_Result_96_reg_2438}, {add_ln964_4_fu_857_p2}};

assign tmp_66_fu_420_p3 = lsb_index_fu_355_p2[32'd31];

assign tmp_70_fu_1035_p3 = lsb_index_4_reg_2525[32'd31];

assign tmp_73_fu_1682_p4 = {{sh_amt_fu_1671_p3[11:5]}};

assign tmp_74_fu_1999_p3 = bitcast_ln702_fu_1996_p1[32'd31];

assign tmp_77_fu_727_p3 = lsb_index_5_reg_2455[32'd31];

assign tmp_80_fu_1328_p4 = {{sh_amt_1_fu_1313_p3[11:5]}};

assign tmp_81_fu_1455_p3 = bitcast_ln702_3_fu_1451_p1[32'd31];

assign tmp_82_fu_2033_p3 = shl_ln604_fu_2007_p2[32'd31];

assign tmp_83_fu_1768_p3 = ashr_ln586_fu_1706_p2[32'd31];

assign tmp_84_fu_1776_p3 = man_V_4_fu_1664_p3[32'd31];

assign tmp_86_fu_2187_p4 = {{sh_amt_2_fu_2168_p3[11:5]}};

assign tmp_87_fu_1489_p3 = select_ln603_2_fu_1483_p3[32'd31];

assign tmp_89_fu_1835_p4 = {{sh_amt_3_fu_1816_p3[11:5]}};

assign tmp_V_11_fu_915_p2 = (32'd0 - ap_sig_allocacmp_p_Val2_s);

assign tmp_V_14_fu_615_p2 = (32'd0 - ap_sig_allocacmp_p_Val2_48);

assign tmp_V_fu_318_p2 = (32'd0 - z_bits_fu_300_p1);

assign tmp_fu_361_p4 = {{lsb_index_fu_355_p2[31:1]}};

assign tmp_s_fu_287_p3 = {{lshr_ln_fu_273_p4}, {trunc_ln318_1_fu_283_p1}};

assign trunc_ln318_1_fu_283_p1 = ap_phi_mux_j_phi_fu_213_p4[8:0];

assign trunc_ln318_fu_256_p1 = ap_phi_mux_j_phi_fu_213_p4[11:0];

assign trunc_ln555_1_fu_1223_p1 = ireg_1_fu_1219_p1[62:0];

assign trunc_ln555_2_fu_2078_p1 = ireg_2_fu_2074_p1[62:0];

assign trunc_ln555_3_fu_1581_p1 = ireg_3_fu_1577_p1[62:0];

assign trunc_ln555_fu_1511_p1 = ireg_fu_1507_p1[62:0];

assign trunc_ln565_1_fu_1249_p1 = ireg_1_fu_1219_p1[51:0];

assign trunc_ln565_2_fu_2104_p1 = ireg_2_fu_2074_p1[51:0];

assign trunc_ln565_3_fu_1607_p1 = ireg_3_fu_1577_p1[51:0];

assign trunc_ln565_fu_1537_p1 = ireg_fu_1507_p1[51:0];

assign trunc_ln583_1_fu_1318_p1 = man_V_7_fu_1306_p3[31:0];

assign trunc_ln583_2_fu_2177_p1 = man_V_10_fu_2161_p3[31:0];

assign trunc_ln583_3_fu_1825_p1 = man_V_13_fu_1809_p3[31:0];

assign trunc_ln583_fu_1993_p1 = man_V_4_reg_2753[31:0];

assign trunc_ln586_2_fu_1344_p1 = sh_amt_1_fu_1313_p3[5:0];

assign trunc_ln586_3_fu_1358_p1 = ashr_ln586_1_fu_1352_p2[31:0];

assign trunc_ln586_4_fu_2203_p1 = sh_amt_2_fu_2168_p3[5:0];

assign trunc_ln586_5_fu_2217_p1 = ashr_ln586_2_fu_2211_p2[31:0];

assign trunc_ln586_6_fu_1851_p1 = sh_amt_3_fu_1816_p3[5:0];

assign trunc_ln586_7_fu_1865_p1 = ashr_ln586_3_fu_1859_p2[31:0];

assign trunc_ln586_fu_1698_p1 = sh_amt_fu_1671_p3[5:0];

assign trunc_ln943_3_fu_987_p1 = l_4_fu_939_p3[7:0];

assign trunc_ln943_4_fu_687_p1 = l_5_fu_639_p3[7:0];

assign trunc_ln943_fu_481_p1 = l_fu_342_p3[7:0];

assign trunc_ln947_3_fu_969_p1 = sub_ln944_3_fu_947_p2[5:0];

assign trunc_ln947_4_fu_669_p1 = sub_ln944_4_fu_647_p2[5:0];

assign trunc_ln947_fu_377_p1 = sub_ln944_fu_349_p2[5:0];

assign xor_ln571_1_fu_1362_p2 = (icmp_ln571_1_reg_2600 ^ 1'd1);

assign xor_ln571_2_fu_2227_p2 = (icmp_ln571_2_reg_2798 ^ 1'd1);

assign xor_ln571_3_fu_1875_p2 = (icmp_ln571_3_reg_2723 ^ 1'd1);

assign xor_ln571_fu_2013_p2 = (icmp_ln571_reg_2684 ^ 1'd1);

assign xor_ln581_1_fu_1410_p2 = (or_ln581_1_fu_1405_p2 ^ 1'd1);

assign xor_ln581_2_fu_2263_p2 = (or_ln581_2_fu_2258_p2 ^ 1'd1);

assign xor_ln581_3_fu_1911_p2 = (or_ln581_3_fu_1906_p2 ^ 1'd1);

assign xor_ln581_fu_1750_p2 = (or_ln581_fu_1745_p2 ^ 1'd1);

assign xor_ln582_1_fu_1376_p2 = (or_ln582_1_fu_1372_p2 ^ 1'd1);

assign xor_ln582_2_fu_2241_p2 = (or_ln582_2_fu_2237_p2 ^ 1'd1);

assign xor_ln582_3_fu_1889_p2 = (or_ln582_3_fu_1885_p2 ^ 1'd1);

assign xor_ln582_fu_1716_p2 = (or_ln582_fu_1712_p2 ^ 1'd1);

assign xor_ln585_1_fu_1393_p2 = (icmp_ln585_1_fu_1322_p2 ^ 1'd1);

assign xor_ln585_2_fu_2275_p2 = (icmp_ln585_2_fu_2181_p2 ^ 1'd1);

assign xor_ln585_3_fu_1923_p2 = (icmp_ln585_3_fu_1829_p2 ^ 1'd1);

assign xor_ln585_fu_1733_p2 = (icmp_ln585_fu_1676_p2 ^ 1'd1);

assign xor_ln949_3_fu_1042_p2 = (tmp_70_fu_1035_p3 ^ 1'd1);

assign xor_ln949_4_fu_734_p2 = (tmp_77_fu_727_p3 ^ 1'd1);

assign xor_ln949_fu_428_p2 = (tmp_66_fu_420_p3 ^ 1'd1);

assign z_bits_fu_300_p1 = points_q0[31:0];

assign zext_ln318_fu_295_p1 = tmp_s_fu_287_p3;

assign zext_ln368_1_fu_991_p1 = p_Result_95_reg_2493;

assign zext_ln368_fu_1211_p1 = p_Result_88_reg_2574;

assign zext_ln455_1_fu_1245_p1 = exp_tmp_1_fu_1235_p4;

assign zext_ln455_2_fu_2100_p1 = exp_tmp_2_fu_2090_p4;

assign zext_ln455_3_fu_1603_p1 = exp_tmp_3_fu_1593_p4;

assign zext_ln455_fu_1533_p1 = exp_tmp_fu_1523_p4;

assign zext_ln569_1_fu_1296_p1 = p_Result_101_fu_1289_p3;

assign zext_ln569_2_fu_2151_p1 = p_Result_103_fu_2144_p3;

assign zext_ln569_3_fu_1799_p1 = p_Result_105_fu_1792_p3;

assign zext_ln569_fu_1654_p1 = p_Result_94_fu_1647_p3;

assign zext_ln586_1_fu_1348_p1 = trunc_ln586_2_fu_1344_p1;

assign zext_ln586_2_fu_2207_p1 = trunc_ln586_4_fu_2203_p1;

assign zext_ln586_3_fu_1855_p1 = trunc_ln586_6_fu_1851_p1;

assign zext_ln586_fu_1702_p1 = trunc_ln586_fu_1698_p1;

assign zext_ln947_3_fu_1004_p1 = sub_ln947_3_reg_2537;

assign zext_ln947_4_fu_696_p1 = sub_ln947_4_reg_2467;

assign zext_ln947_fu_387_p1 = sub_ln947_fu_381_p2;

assign zext_ln958_3_fu_1088_p1 = add_ln958_3_fu_1083_p2;

assign zext_ln958_4_fu_780_p1 = add_ln958_4_fu_775_p2;

assign zext_ln958_fu_497_p1 = add_ln958_reg_2413;

assign zext_ln959_5_fu_488_p1 = sub_ln959_reg_2408;

assign zext_ln959_6_fu_1058_p1 = m_51_reg_2513;

assign zext_ln959_7_fu_1066_p1 = sub_ln959_3_fu_1061_p2;

assign zext_ln959_8_fu_750_p1 = m_53_reg_2443;

assign zext_ln959_9_fu_758_p1 = sub_ln959_4_fu_753_p2;

assign zext_ln959_fu_485_p1 = m_49_reg_2391;

assign zext_ln961_3_fu_1114_p1 = select_ln958_7_fu_1098_p3;

assign zext_ln961_4_fu_806_p1 = select_ln958_9_fu_790_p3;

assign zext_ln961_fu_513_p1 = select_ln958_reg_2418;

assign zext_ln962_3_fu_1156_p1 = m_52_reg_2559;

assign zext_ln962_4_fu_842_p1 = m_54_reg_2483;

assign zext_ln962_fu_532_p1 = m_50_fu_522_p4;

always @ (posedge ap_clk) begin
    shl_ln_reg_2367[12:0] <= 13'b0000000000000;
    bitcast_ln351_2_reg_2553[31] <= 1'b0;
    bitcast_ln351_reg_2584[31] <= 1'b0;
end

endmodule //system_top_p_find_left_and_right_boundaries11
