
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.093654                       # Number of seconds simulated
sim_ticks                                 93654151764                       # Number of ticks simulated
final_tick                               606263354652                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 170603                       # Simulator instruction rate (inst/s)
host_op_rate                                   216564                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1897236                       # Simulator tick rate (ticks/s)
host_mem_usage                               67345584                       # Number of bytes of host memory used
host_seconds                                 49363.46                       # Real time elapsed on the host
sim_insts                                  8421565004                       # Number of instructions simulated
sim_ops                                   10690333412                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2970880                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2630912                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1246080                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1819264                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      2977536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      2983680                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      1820544                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      2620288                       # Number of bytes read from this memory
system.physmem.bytes_read::total             19109760                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           40576                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      3887744                       # Number of bytes written to this memory
system.physmem.bytes_written::total           3887744                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        23210                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        20554                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         9735                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        14213                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        23262                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        23310                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        14223                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data        20471                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                149295                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           30373                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                30373                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        58769                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     31721818                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        53302                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     28091782                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        57403                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     13305123                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        49202                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     19425343                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        57403                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     31792888                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        56036                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     31858492                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        47836                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     19439010                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        53302                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     27978343                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               204046053                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        58769                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        53302                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        57403                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        49202                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        57403                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        56036                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        47836                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        53302                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             433254                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          41511710                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               41511710                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          41511710                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        58769                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     31721818                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        53302                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     28091782                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        57403                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     13305123                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        49202                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     19425343                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        57403                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     31792888                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        56036                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     31858492                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        47836                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     19439010                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        53302                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     27978343                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              245557763                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  23                       # Number of system calls
system.switch_cpus0.numCycles               224590293                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        17529167                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     15816388                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       919152                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      6601796                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         6269769                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          969339                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        40651                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    185817181                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             110297717                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           17529167                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      7239108                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             21810735                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        2883183                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4153731                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         10666014                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       923892                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    213722702                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.605445                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.933750                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       191911967     89.79%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          778545      0.36%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1595160      0.75%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          663991      0.31%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3628770      1.70%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3224076      1.51%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          626586      0.29%     94.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1307333      0.61%     95.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         9986274      4.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    213722702                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.078050                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.491106                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       184807462                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5174735                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         21731540                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        68399                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       1940560                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      1539541                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          495                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     129336924                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2767                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       1940560                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       184993324                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3644633                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       947386                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         21624926                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       571867                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     129270433                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           76                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        241849                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       208816                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         3006                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    151759614                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    608900299                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    608900299                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    134722847                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        17036750                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        15010                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         7573                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          1451962                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     30509736                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     15437414                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       139855                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       748257                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         129022795                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        15056                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        124105005                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        63216                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      9869760                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     23609605                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           77                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    213722702                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.580682                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.378335                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    169659930     79.38%     79.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     13165428      6.16%     85.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10841166      5.07%     90.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      4678250      2.19%     92.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      5934390      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      5756911      2.69%     98.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3267658      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       257320      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       161649      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    213722702                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         314318     11.08%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       2450823     86.41%     97.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        71068      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     77845546     62.73%     62.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1084463      0.87%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         7432      0.01%     63.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     29763604     23.98%     87.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     15403960     12.41%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     124105005                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.552584                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            2836209                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.022853                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    464832137                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    138910794                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    123051666                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     126941214                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       222950                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1161693                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          493                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         3190                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        92078                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads        11006                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       1940560                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3323776                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       160940                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    129037924                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1332                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     30509736                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     15437414                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         7578                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        110168                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           59                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         3190                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       535981                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       542290                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1078271                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    123239077                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     29662097                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       865928                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   73                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            45064759                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        16147084                       # Number of branches executed
system.switch_cpus0.iew.exec_stores          15402662                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.548728                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             123055609                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            123051666                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         66445683                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        130885347                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.547894                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.507663                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    117516368                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     11534097                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        14979                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       939318                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    211782142                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.554893                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.378713                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    169191658     79.89%     79.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     15523430      7.33%     87.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      7289598      3.44%     90.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      7214000      3.41%     94.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      1960123      0.93%     94.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      8394984      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       626648      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       457166      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1124535      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    211782142                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     117516368                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              44693368                       # Number of memory references committed
system.switch_cpus0.commit.loads             29348035                       # Number of loads committed
system.switch_cpus0.commit.membars               7478                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          15518718                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        104500046                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1138202                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1124535                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           339707773                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          260041697                       # The number of ROB writes
system.switch_cpus0.timesIdled                4077902                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               10867591                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            117516368                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.245903                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.245903                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.445255                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.445255                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       609288917                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      142888645                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      154043600                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         14956                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  45                       # Number of system calls
system.switch_cpus1.numCycles               224590293                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        18283674                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     14951462                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1783267                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      7526181                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7207437                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1880908                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        79454                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    177421342                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             103796262                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           18283674                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      9088345                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             21747497                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5191426                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3048070                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         10909187                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1797527                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    205585879                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.616850                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.968709                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       183838382     89.42%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1180977      0.57%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1862366      0.91%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2968983      1.44%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1224272      0.60%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1364790      0.66%     93.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1466271      0.71%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          954363      0.46%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10725475      5.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    205585879                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081409                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.462158                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       175803560                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4678945                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         21679900                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        54947                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3368524                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      2999290                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          448                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     126737094                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2852                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3368524                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       176076133                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1481258                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2423093                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         21466344                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       770524                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     126666609                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        16870                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        217164                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       293538                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents        28579                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    175861799                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    589260268                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    589260268                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    150084930                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        25776835                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        32275                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17759                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2338789                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     12059650                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6487525                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       195941                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1478220                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         126493838                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        32361                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        119687324                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       147774                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     16093666                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     35880700                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         3094                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    205585879                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.582177                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.274143                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    155135116     75.46%     75.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20242639      9.85%     85.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11065450      5.38%     90.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7554149      3.67%     94.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7066821      3.44%     97.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2025102      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1589335      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       535602      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       371665      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    205585879                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          27903     12.46%     12.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         86795     38.76%     51.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       109221     48.78%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    100261988     83.77%     83.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1895436      1.58%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        14511      0.01%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11059375      9.24%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      6456014      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     119687324                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.532914                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             223919                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001871                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    445332219                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    142621169                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    117763443                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     119911243                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       359840                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2154061                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          277                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         1335                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       190601                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         7493                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3368524                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1016848                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       106550                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    126526322                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        50136                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     12059650                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6487525                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17742                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         78454                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           28                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         1335                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1041655                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1017892                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2059547                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    117983338                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     10399901                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1703985                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  123                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            16854259                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        16598616                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6454358                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.525327                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             117764371                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            117763443                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         68849923                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        179890099                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.524348                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.382733                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     88160673                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    108061574                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     18464943                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        29267                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1821110                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    202217355                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.534383                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.388019                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    158346007     78.30%     78.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21248259     10.51%     88.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8272082      4.09%     92.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4455545      2.20%     95.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3335639      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1863614      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1149970      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1027842      0.51%     98.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2518397      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    202217355                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     88160673                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     108061574                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16202510                       # Number of memory references committed
system.switch_cpus1.commit.loads              9905586                       # Number of loads committed
system.switch_cpus1.commit.membars              14602                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15511907                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         97371258                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2195147                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2518397                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           326224890                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          256421785                       # The number of ROB writes
system.switch_cpus1.timesIdled                2859796                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               19004414                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           88160673                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            108061574                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     88160673                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.547511                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.547511                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.392540                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.392540                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       532041068                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      163235369                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      118215107                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         29240                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  48                       # Number of system calls
system.switch_cpus2.numCycles               224590293                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        18584256                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     15204984                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1811179                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      7657429                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         7311766                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1920749                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        82485                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    178937021                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             103942173                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           18584256                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      9232515                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             21684495                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        4940721                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3932717                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         10943983                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1813116                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    207660145                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.614656                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.957534                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       185975650     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1002823      0.48%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1598949      0.77%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2175661      1.05%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2235941      1.08%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1894536      0.91%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1067247      0.51%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1582726      0.76%     95.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        10126612      4.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    207660145                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.082747                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.462808                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       177119986                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5765071                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         21646273                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        23263                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3105549                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3060104                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          364                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     127544209                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1932                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3105549                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       177601447                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1204621                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3447934                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         21194367                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1106224                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     127504932                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          135                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        149583                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       483129                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    177910684                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    593178916                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    593178916                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    154337379                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        23573282                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        31729                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        16557                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          3293287                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     11921818                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      6471271                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        76295                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1602937                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         127367353                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        31845                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        120987529                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        16616                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     14020438                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     33562364                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         1244                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    207660145                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.582623                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.273056                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    156422234     75.33%     75.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     21108747     10.17%     85.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     10664417      5.14%     90.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8030019      3.87%     94.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6321869      3.04%     97.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2564583      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1599410      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       837888      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       110978      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    207660145                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          23386     11.68%     11.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         73747     36.83%     48.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       103088     51.49%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    101756581     84.11%     84.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1808394      1.49%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15170      0.01%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     10955895      9.06%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      6451489      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     120987529                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.538703                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             200221                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001655                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    449852038                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    141420133                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    119192022                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     121187750                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       246678                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      1895740                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          120                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          499                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        93070                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3105549                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         954934                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       107023                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    127399332                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          127                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     11921818                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      6471271                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        16559                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         90586                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          499                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1054593                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1018322                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2072915                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    119333860                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     10310295                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1653667                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                  134                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            16761537                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        16954425                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           6451242                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.531340                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             119192248                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            119192022                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         68410715                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        184341102                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.530709                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.371109                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     89968438                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    110704714                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     16694616                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        30601                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1834107                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    204554596                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.541199                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.389357                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    159103705     77.78%     77.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     22548088     11.02%     88.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8495410      4.15%     92.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4056248      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3440364      1.68%     96.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1960483      0.96%     97.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1696423      0.83%     98.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       776347      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2477528      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    204554596                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     89968438                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     110704714                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              16404279                       # Number of memory references committed
system.switch_cpus2.commit.loads             10026078                       # Number of loads committed
system.switch_cpus2.commit.membars              15266                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          15963652                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         99743712                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2279637                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2477528                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           329475774                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          257904280                       # The number of ROB writes
system.switch_cpus2.timesIdled                2707007                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               16930148                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           89968438                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            110704714                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     89968438                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.496323                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.496323                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.400589                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.400589                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       537087644                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      166021714                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      118244858                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         30574                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  22                       # Number of system calls
system.switch_cpus3.numCycles               224590293                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        17111178                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     15276448                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1360038                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     11372689                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        11160238                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         1026392                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        40884                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    180738078                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              97191810                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           17111178                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     12186630                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             21668666                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        4468662                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       2596404                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         10933071                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1335103                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    208104117                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.523281                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.765715                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       186435451     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         3302004      1.59%     91.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1669071      0.80%     91.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3268610      1.57%     93.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1049433      0.50%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         3019168      1.45%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          477624      0.23%     95.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          770429      0.37%     96.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         8112327      3.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    208104117                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.076188                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.432752                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       178478223                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      4897751                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         21625959                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        17241                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3084939                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      1618008                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred        16030                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     108724409                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        30515                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3084939                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       178730888                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        2960670                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1172380                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         21397128                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       758108                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     108571282                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          127                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         83354                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       610373                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    142299566                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    492071252                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    492071252                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    115404995                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        26894571                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        14579                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         7380                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          1633831                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     19569319                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      3185335                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        19252                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       723447                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         108012106                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        14631                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        101137444                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        65193                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     19480416                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     39929301                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          111                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    208104117                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.485994                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.098489                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    163737054     78.68%     78.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     14016020      6.74%     85.42% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     14797393      7.11%     92.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8630884      4.15%     96.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      4436969      2.13%     98.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      1111825      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1317044      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        30703      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        26225      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    208104117                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         169545     57.36%     57.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         68698     23.24%     80.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        57321     19.39%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     79311734     78.42%     78.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       792932      0.78%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         7200      0.01%     79.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     17867473     17.67%     96.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      3158105      3.12%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     101137444                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.450320                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             295564                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002922                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    410739762                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    127507416                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     98575528                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     101433008                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        78760                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      3976230                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           80                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          270                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        79176                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3084939                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        1960587                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        94856                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    108026807                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        14171                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     19569319                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      3185335                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         7377                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         36369                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents         1735                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          270                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       917027                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       525595                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      1442622                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     99860279                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     17615705                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1277165                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   70                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            20773648                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        15180199                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           3157943                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.444633                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              98597714                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             98575528                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         59645915                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        129916539                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.438913                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.459109                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     78526338                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     88410236                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     19620696                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        14520                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1351456                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    205019178                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.431229                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.302051                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    172097351     83.94%     83.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     12934417      6.31%     90.25% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8310628      4.05%     94.30% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      2617574      1.28%     95.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4341866      2.12%     97.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       846296      0.41%     98.11% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       537098      0.26%     98.37% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       491275      0.24%     98.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2842673      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    205019178                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     78526338                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      88410236                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18699248                       # Number of memory references committed
system.switch_cpus3.commit.loads             15593089                       # Number of loads committed
system.switch_cpus3.commit.membars               7244                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          13564972                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         77263762                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      1105878                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2842673                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           310207151                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          219149261                       # The number of ROB writes
system.switch_cpus3.timesIdled                4013086                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               16486176                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           78526338                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             88410236                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     78526338                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.860063                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.860063                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.349643                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.349643                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       464168510                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      128438545                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      115469812                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         14508                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  23                       # Number of system calls
system.switch_cpus4.numCycles               224590293                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        17529044                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     15816612                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       919664                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      6670033                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         6272926                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          969616                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        40851                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    185822480                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             110299629                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           17529044                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      7242542                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             21813384                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        2881334                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       4153658                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         10667206                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       924526                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    213728239                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.605433                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.933682                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       191914855     89.79%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          780648      0.37%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         1594204      0.75%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          665051      0.31%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         3630393      1.70%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         3223639      1.51%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          627806      0.29%     94.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7         1305864      0.61%     95.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         9985779      4.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    213728239                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.078049                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.491115                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       184813371                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      5174015                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         21734182                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        68443                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       1938222                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      1539256                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          495                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     129337582                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         2752                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       1938222                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       184998796                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        3644899                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       947206                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         21627986                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       571124                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     129271123                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           94                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        242098                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       208580                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents         2811                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands    151759774                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    608904662                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    608904662                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    134732744                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        17027003                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        15013                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         7577                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          1448545                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     30510491                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores     15437773                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads       140295                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       746581                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         129021697                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        15059                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        124115636                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        63376                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      9857878                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     23546761                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           76                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    213728239                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.580717                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.378378                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    169662683     79.38%     79.38% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     13167161      6.16%     85.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     10838447      5.07%     90.61% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      4679060      2.19%     92.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      5937128      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      5757784      2.69%     98.28% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      3266512      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       257815      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       161649      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    213728239                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu         314511     11.09%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead       2450877     86.41%     97.49% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        71104      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     77854720     62.73%     62.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      1084298      0.87%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         7433      0.01%     63.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     29764580     23.98%     87.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite     15404605     12.41%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     124115636                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.552631                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt            2836492                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.022854                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    464859378                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    138897798                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    123062132                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     126952128                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       224109                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      1161041                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          483                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation         3171                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        91654                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads        11007                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       1938222                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        3323893                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       160955                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    129036830                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         1286                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     30510491                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts     15437773                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         7579                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents        110178                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           70                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents         3171                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       536872                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       541861                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      1078733                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    123249301                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     29663977                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       866334                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   74                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            45067325                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        16147570                       # Number of branches executed
system.switch_cpus4.iew.exec_stores          15403348                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.548774                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             123066019                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            123062132                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         66454850                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        130907651                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.547941                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.507647                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts    100006665                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    117524185                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     11525267                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        14983                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       939814                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    211790017                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.554909                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.378745                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    169197789     79.89%     79.89% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     15523154      7.33%     87.22% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      7289934      3.44%     90.66% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      7214818      3.41%     94.07% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      1960316      0.93%     94.99% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      8395569      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       626542      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       456812      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      1125083      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    211790017                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts    100006665                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     117524185                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              44695569                       # Number of memory references committed
system.switch_cpus4.commit.loads             29349450                       # Number of loads committed
system.switch_cpus4.commit.membars               7480                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          15519755                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        104507018                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      1138290                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      1125083                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           339714087                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          260037323                       # The number of ROB writes
system.switch_cpus4.timesIdled                4078362                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               10862054                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts          100006665                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            117524185                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total    100006665                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.245753                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.245753                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.445285                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.445285                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       609341769                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      142898860                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      154048150                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         14960                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  23                       # Number of system calls
system.switch_cpus5.numCycles               224590293                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        17530625                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     15817837                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       919644                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      6516919                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         6268454                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          970092                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        40763                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    185799011                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             110311431                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           17530625                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      7238546                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             21812041                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        2884194                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       4176563                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         10665541                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       923974                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    213729211                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.605490                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.933856                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       191917170     89.79%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          779402      0.36%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         1593585      0.75%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          664266      0.31%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         3629248      1.70%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         3223683      1.51%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          625375      0.29%     94.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7         1307917      0.61%     95.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         9988565      4.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    213729211                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.078056                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.491167                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       184788826                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      5198197                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         21732565                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        68510                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       1941107                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      1539230                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          489                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     129349233                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         2674                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       1941107                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       184975569                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        3666520                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       947642                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         21625088                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       573279                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     129280426                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          101                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents        242374                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       209283                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents         3077                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands    151773328                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    608946738                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    608946738                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    134727054                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        17046255                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        15398                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         7962                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          1455247                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     30510885                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores     15438137                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads       139457                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       747642                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         129031369                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        15446                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        124117040                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        63559                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      9870559                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     23591878                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          462                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    213729211                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.580721                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.378437                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    169669669     79.39%     79.39% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     13159021      6.16%     85.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     10839132      5.07%     90.61% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      4678346      2.19%     92.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      5937932      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      5758301      2.69%     98.28% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      3267796      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       257404      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       161610      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    213729211                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu         314336     11.08%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead       2451161     86.41%     97.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        71061      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     77855583     62.73%     62.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      1084597      0.87%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         7433      0.01%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     29764938     23.98%     87.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite     15404489     12.41%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     124117040                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.552638                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt            2836558                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.022854                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    464863406                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    138920535                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    123061473                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     126953598                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       224116                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      1161794                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          483                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation         3165                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        92240                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads        11004                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       1941107                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        3345226                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       161510                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    129046892                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         1318                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     30510885                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts     15438137                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         7965                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents        110663                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           72                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents         3165                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       535235                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       543423                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      1078658                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    123249979                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     29664634                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       867059                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   77                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            45067868                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        16147059                       # Number of branches executed
system.switch_cpus5.iew.exec_stores          15403234                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.548777                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             123065482                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            123061473                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         66455568                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        130910536                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.547938                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.507641                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts    100003398                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    117520169                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     11539369                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        14984                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       939802                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    211788104                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.554895                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.378760                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    169199052     79.89%     79.89% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     15521232      7.33%     87.22% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      7289490      3.44%     90.66% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      7214286      3.41%     94.07% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      1958723      0.92%     94.99% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      8396750      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       626541      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       457029      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      1125001      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    211788104                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts    100003398                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     117520169                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              44694988                       # Number of memory references committed
system.switch_cpus5.commit.loads             29349091                       # Number of loads committed
system.switch_cpus5.commit.membars               7480                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          15519161                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        104503437                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      1138219                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      1125001                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           339722342                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          260060388                       # The number of ROB writes
system.switch_cpus5.timesIdled                4077726                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               10861082                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts          100003398                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            117520169                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total    100003398                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.245827                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.245827                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.445270                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.445270                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       609341075                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      142901592                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      154059412                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         14962                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  22                       # Number of system calls
system.switch_cpus6.numCycles               224590293                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        17115386                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     15275964                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      1358874                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups     11352759                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits        11159392                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         1026500                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        40957                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    180741727                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              97203130                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           17115386                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches     12185892                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             21660863                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        4464625                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       2609487                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.MiscStallCycles            9                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus6.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus6.fetch.CacheLines         10931125                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1333779                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    208110203                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.523304                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.765946                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       186449340     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         3300738      1.59%     91.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         1663588      0.80%     91.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         3262199      1.57%     93.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         1047851      0.50%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         3019680      1.45%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          478060      0.23%     95.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          777787      0.37%     96.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         8110960      3.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    208110203                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.076207                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.432802                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       178484606                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      4908088                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         21618039                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        17397                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       3082069                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      1622807                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred        16022                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     108732093                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts        30459                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       3082069                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       178736953                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        2962375                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      1180521                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         21389118                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       759163                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     108579607                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          130                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         84555                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       610181                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands    142288487                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    492078769                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    492078769                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    115422629                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        26865832                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        14566                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         7368                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          1636124                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     19567656                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      3184701                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        20500                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       727342                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         108017926                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        14616                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        101154789                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        64558                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     19470112                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     39863384                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           98                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    208110203                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.486064                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.098536                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    163736511     78.68%     78.68% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     14015323      6.73%     85.41% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     14800327      7.11%     92.52% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      8636722      4.15%     96.67% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      4435256      2.13%     98.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      1111663      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      1317597      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        30707      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        26097      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    208110203                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu         168935     57.29%     57.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         68679     23.29%     80.58% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        57250     19.42%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     79326289     78.42%     78.42% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       793114      0.78%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         7200      0.01%     79.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     17870083     17.67%     96.88% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      3158103      3.12%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     101154789                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.450397                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             294864                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002915                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    410779203                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    127502921                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     98594662                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     101449653                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        80215                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      3970090                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          105                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          277                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        78528                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       3082069                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        1961554                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        94772                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    108032621                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         4803                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     19567656                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      3184701                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         7364                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         36436                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents         1762                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          277                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       916150                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       525310                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      1441460                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     99876915                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     17617622                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      1277874                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   79                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            20775556                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        15183585                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           3157934                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.444707                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              98616695                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             98594662                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         59655471                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        129942332                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.438998                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.459092                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     78541277                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     88425175                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     19611484                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        14518                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      1350306                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    205028134                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.431283                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.302178                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    172103880     83.94%     83.94% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     12932482      6.31%     90.25% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      8312360      4.05%     94.30% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      2619828      1.28%     95.58% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      4341263      2.12%     97.70% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       845932      0.41%     98.11% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       537066      0.26%     98.37% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       491203      0.24%     98.61% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      2844120      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    205028134                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     78541277                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      88425175                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              18703732                       # Number of memory references committed
system.switch_cpus6.commit.loads             15597559                       # Number of loads committed
system.switch_cpus6.commit.membars               7244                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          13567435                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         77276254                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      1105886                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      2844120                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           310220387                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          219157866                       # The number of ROB writes
system.switch_cpus6.timesIdled                4011221                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               16480090                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           78541277                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             88425175                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     78541277                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.859519                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.859519                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.349709                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.349709                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       464248507                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      128456169                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      115485404                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         14504                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  45                       # Number of system calls
system.switch_cpus7.numCycles               224590293                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        18275574                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     14946297                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      1785620                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      7630929                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         7216741                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         1880597                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        79349                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    177449918                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             103667643                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           18275574                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      9097338                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             21734745                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        5181026                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       3030985                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         10910968                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      1799933                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    205571811                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.616268                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.967633                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       183837066     89.43%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         1181177      0.57%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         1864588      0.91%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         2969855      1.44%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         1225057      0.60%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         1373201      0.67%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6         1456018      0.71%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          953688      0.46%     94.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        10711161      5.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    205571811                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081373                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.461586                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       175834420                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      4659381                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         21667314                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        54972                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3355721                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      2996298                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          444                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     126609733                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         2856                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3355721                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       176105640                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        1488450                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      2398759                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         21454644                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       768594                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     126538297                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents        17548                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        216391                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       292505                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents        29264                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands    175679288                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    588625153                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    588625153                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    150080157                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        25599117                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        32311                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        17798                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          2333033                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     12067464                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      6481075                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads       195673                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1472684                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         126366757                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        32395                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        119650501                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued       147415                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     15969025                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     35414789                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         3131                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    205571811                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.582037                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.273916                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    155125070     75.46%     75.46% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     20245373      9.85%     85.31% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     11076998      5.39%     90.70% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      7543308      3.67%     94.37% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      7057550      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      2027474      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      1589217      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       536232      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       370589      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    205571811                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          27957     12.49%     12.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         87089     38.90%     51.39% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       108830     48.61%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    100236521     83.77%     83.77% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      1889910      1.58%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        14510      0.01%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     11059405      9.24%     94.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      6450155      5.39%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     119650501                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.532750                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             223876                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001871                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    445244104                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    142369482                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    117720168                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     119874377                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       360623                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2162214                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          287                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation         1332                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       184377                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads         7457                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3355721                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        1017034                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       106985                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    126399277                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        48388                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     12067464                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      6481075                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        17780                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         78783                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           26                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents         1332                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1044730                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1017581                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2062311                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    117941185                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     10401276                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      1709316                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                  125                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            16849964                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        16596461                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           6448688                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.525139                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             117721054                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            117720168                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         68831443                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        179829577                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.524155                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.382759                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     88157752                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    108058099                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     18341375                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        29264                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      1823529                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    202216090                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.534369                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.387916                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    158343705     78.30%     78.30% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     21248502     10.51%     88.81% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      8272137      4.09%     92.90% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      4455973      2.20%     95.11% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      3338123      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      1863213      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1149420      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7      1027809      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2517208      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    202216090                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     88157752                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     108058099                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              16201944                       # Number of memory references committed
system.switch_cpus7.commit.loads              9905246                       # Number of loads committed
system.switch_cpus7.commit.membars              14600                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          15511444                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         97368095                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2195082                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2517208                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           326097771                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          256154854                       # The number of ROB writes
system.switch_cpus7.timesIdled                2860489                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               19018482                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           88157752                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            108058099                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     88157752                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.547596                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.547596                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.392527                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.392527                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       531864546                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      163182189                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      118081070                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         29238                       # number of misc regfile writes
system.l2.replacements                         149308                       # number of replacements
system.l2.tagsinuse                      32765.916677                       # Cycle average of tags in use
system.l2.total_refs                          1793419                       # Total number of references to valid blocks.
system.l2.sampled_refs                         182076                       # Sample count of references to valid blocks.
system.l2.avg_refs                           9.849837                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           165.594313                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      7.172727                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   4052.339308                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      6.782329                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   3005.003267                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      8.502170                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1738.802626                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      6.703374                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   2468.506554                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst      6.902297                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data   4048.865422                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst      7.095533                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   4077.140825                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst      7.153465                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data   2463.449928                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst      7.376506                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data   2971.513116                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1054.453534                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1021.049826                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            747.229872                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data            879.881692                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           1059.385458                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           1033.737504                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data            879.353115                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           1041.921919                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.005054                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000219                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.123668                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000207                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.091705                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000259                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.053064                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000205                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.075333                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000211                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.123562                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000217                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.124424                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000218                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.075179                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000225                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.090683                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.032179                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.031160                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.022804                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.026852                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.032330                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.031547                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.026836                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.031797                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999936                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data        48330                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        43508                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        26639                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        35032                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data        48322                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data        48263                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data        34982                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data        43634                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  328719                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            94133                       # number of Writeback hits
system.l2.Writeback_hits::total                 94133                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           69                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          120                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data          138                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           65                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data           69                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data           69                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data           64                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data          119                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   713                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        48399                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        43628                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        26777                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        35097                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data        48391                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data        48332                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data        35046                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data        43753                       # number of demand (read+write) hits
system.l2.demand_hits::total                   329432                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        48399                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        43628                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        26777                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        35097                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data        48391                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data        48332                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data        35046                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data        43753                       # number of overall hits
system.l2.overall_hits::total                  329432                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        23210                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        20554                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         9735                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        14213                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data        23262                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data        23309                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data        14223                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data        20471                       # number of ReadReq misses
system.l2.ReadReq_misses::total                149294                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus5.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   1                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        23210                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        20554                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         9735                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        14213                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data        23262                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data        23310                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data        14223                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data        20471                       # number of demand (read+write) misses
system.l2.demand_misses::total                 149295                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        23210                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        20554                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         9735                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        14213                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data        23262                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data        23310                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data        14223                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data        20471                       # number of overall misses
system.l2.overall_misses::total                149295                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      6451126                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   3733144573                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      6026738                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   3324146418                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      6317782                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   1571551233                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      5376294                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   2276078220                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      6423177                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data   3734664561                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      6173894                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data   3743975982                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      5368061                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data   2276306890                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      5926407                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data   3309613252                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     24017544608                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus5.data       183889                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        183889                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      6451126                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   3733144573                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      6026738                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   3324146418                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      6317782                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   1571551233                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      5376294                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   2276078220                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      6423177                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data   3734664561                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      6173894                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data   3744159871                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      5368061                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data   2276306890                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      5926407                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data   3309613252                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      24017728497                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      6451126                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   3733144573                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      6026738                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   3324146418                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      6317782                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   1571551233                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      5376294                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   2276078220                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      6423177                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data   3734664561                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      6173894                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data   3744159871                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      5368061                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data   2276306890                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      5926407                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data   3309613252                       # number of overall miss cycles
system.l2.overall_miss_latency::total     24017728497                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        71540                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        64062                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        36374                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        49245                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data        71584                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data        71572                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data        49205                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data        64105                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              478013                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        94133                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             94133                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           69                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          120                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data          138                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           65                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data           69                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           70                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data           64                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data          119                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               714                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        71609                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        64182                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        36512                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        49310                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data        71653                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data        71642                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data        49269                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data        64224                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               478727                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        71609                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        64182                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        36512                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        49310                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data        71653                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data        71642                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data        49269                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data        64224                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              478727                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.977273                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.324434                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.320845                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.954545                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.267636                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.288618                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.976744                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.324961                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.976190                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.325672                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.289056                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.975000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.319335                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.312322                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data     0.014286                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.001401                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.977273                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.324121                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.320246                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.954545                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.266625                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.288238                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.976744                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.324648                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.976190                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.325368                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.288681                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.975000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.318744                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.311858                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.977273                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.324121                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.320246                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.954545                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.266625                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.288238                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.976744                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.324648                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.976190                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.325368                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.288681                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.975000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.318744                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.311858                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 150026.186047                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 160842.075528                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 154531.743590                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 161727.469982                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 150423.380952                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 161433.100462                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 149341.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 160140.591008                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 152932.785714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 160547.870389                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 150582.780488                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 160623.621005                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 153373.171429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 160044.075793                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 151959.153846                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 161673.257389                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 160874.145029                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus5.data       183889                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total       183889                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 150026.186047                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 160842.075528                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 154531.743590                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 161727.469982                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 150423.380952                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 161433.100462                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 149341.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 160140.591008                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 152932.785714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 160547.870389                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 150582.780488                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 160624.619091                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 153373.171429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 160044.075793                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 151959.153846                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 161673.257389                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 160874.299186                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 150026.186047                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 160842.075528                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 154531.743590                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 161727.469982                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 150423.380952                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 161433.100462                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 149341.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 160140.591008                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 152932.785714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 160547.870389                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 150582.780488                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 160624.619091                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 153373.171429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 160044.075793                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 151959.153846                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 161673.257389                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 160874.299186                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                30373                       # number of writebacks
system.l2.writebacks::total                     30373                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        23210                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        20554                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         9735                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        14213                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data        23262                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data        23309                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data        14223                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data        20471                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           149294                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus5.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              1                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        23210                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        20554                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         9735                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        14213                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data        23262                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data        23310                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data        14223                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data        20471                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            149295                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        23210                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        20554                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         9735                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        14213                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data        23262                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data        23310                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data        14223                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data        20471                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           149295                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3949941                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   2381751578                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3755852                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   2126909252                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3871641                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1004600464                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3277807                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data   1447956365                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3981761                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data   2380303909                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3789667                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data   2387034387                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3331334                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data   1447629649                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3653368                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data   2117364276                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  15323161251                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus5.data       125975                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       125975                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3949941                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   2381751578                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3755852                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   2126909252                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3871641                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1004600464                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3277807                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   1447956365                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3981761                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data   2380303909                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3789667                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data   2387160362                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3331334                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data   1447629649                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3653368                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data   2117364276                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15323287226                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3949941                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   2381751578                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3755852                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   2126909252                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3871641                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1004600464                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3277807                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   1447956365                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3981761                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data   2380303909                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3789667                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data   2387160362                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3331334                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data   1447629649                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3653368                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data   2117364276                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15323287226                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.977273                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.324434                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.320845                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.267636                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.288618                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.976744                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.324961                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.325672                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.289056                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.319335                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.312322                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus5.data     0.014286                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.001401                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.977273                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.324121                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.320246                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.954545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.266625                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.288238                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.976744                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.324648                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.976190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.325368                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.288681                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.975000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.318744                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.311858                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.977273                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.324121                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.320246                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.954545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.266625                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.288238                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.976744                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.324648                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.976190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.325368                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.288681                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.975000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.318744                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.311858                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 91859.093023                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 102617.474278                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 96303.897436                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 103479.091758                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 92181.928571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 103194.706112                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 91050.194444                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 101875.491803                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 94803.833333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 102325.849411                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 92430.902439                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 102408.270925                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 95180.971429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 101780.893553                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 93676.102564                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 103432.381222                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 102637.488787                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus5.data       125975                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total       125975                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 91859.093023                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 102617.474278                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 96303.897436                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 103479.091758                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 92181.928571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 103194.706112                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 91050.194444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 101875.491803                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 94803.833333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 102325.849411                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 92430.902439                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 102409.281939                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 95180.971429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 101780.893553                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 93676.102564                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 103432.381222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 102637.645105                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 91859.093023                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 102617.474278                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 96303.897436                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 103479.091758                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 92181.928571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 103194.706112                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 91050.194444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 101875.491803                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 94803.833333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 102325.849411                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 92430.902439                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 102409.281939                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 95180.971429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 101780.893553                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 93676.102564                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 103432.381222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 102637.645105                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     2                       # number of replacements
system.cpu0.icache.tagsinuse               582.843933                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1010673846                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   587                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1721761.236797                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    41.771064                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   541.072869                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.066941                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.867104                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.934045                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     10665956                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       10665956                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     10665956                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        10665956                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     10665956                       # number of overall hits
system.cpu0.icache.overall_hits::total       10665956                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           58                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           58                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           58                       # number of overall misses
system.cpu0.icache.overall_misses::total           58                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      9533840                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      9533840                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      9533840                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      9533840                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      9533840                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      9533840                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     10666014                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     10666014                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     10666014                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     10666014                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     10666014                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     10666014                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 164376.551724                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 164376.551724                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 164376.551724                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 164376.551724                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 164376.551724                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 164376.551724                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           14                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           14                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      7743603                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      7743603                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      7743603                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      7743603                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      7743603                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      7743603                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 175990.977273                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 175990.977273                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 175990.977273                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 175990.977273                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 175990.977273                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 175990.977273                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 71609                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               432111420                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 71865                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               6012.821540                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   111.878186                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   144.121814                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.437024                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.562976                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     27997306                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       27997306                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     15329922                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      15329922                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         7488                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         7488                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         7478                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         7478                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     43327228                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        43327228                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     43327228                       # number of overall hits
system.cpu0.dcache.overall_hits::total       43327228                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       251327                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       251327                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          229                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          229                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       251556                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        251556                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       251556                       # number of overall misses
system.cpu0.dcache.overall_misses::total       251556                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  28250155469                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  28250155469                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     20194540                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     20194540                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  28270350009                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  28270350009                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  28270350009                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  28270350009                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     28248633                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     28248633                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     15330151                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     15330151                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         7488                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7488                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         7478                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         7478                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     43578784                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     43578784                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     43578784                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     43578784                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008897                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008897                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005772                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005772                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005772                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005772                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 112403.981542                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 112403.981542                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 88185.764192                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 88185.764192                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 112381.934873                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 112381.934873                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 112381.934873                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 112381.934873                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        17277                       # number of writebacks
system.cpu0.dcache.writebacks::total            17277                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       179787                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       179787                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          160                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          160                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       179947                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       179947                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       179947                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       179947                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        71540                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        71540                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           69                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           69                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        71609                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        71609                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        71609                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        71609                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   7301623028                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7301623028                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      4920132                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      4920132                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   7306543160                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7306543160                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   7306543160                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7306543160                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002533                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002533                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001643                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001643                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001643                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001643                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 102063.503327                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 102063.503327                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 71306.260870                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 71306.260870                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 102033.866693                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 102033.866693                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 102033.866693                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 102033.866693                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               527.930589                       # Cycle average of tags in use
system.cpu1.icache.total_refs               987012649                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   530                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1862288.016981                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    37.930589                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          490                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.060786                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.785256                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.846043                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     10909134                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       10909134                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     10909134                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        10909134                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     10909134                       # number of overall hits
system.cpu1.icache.overall_hits::total       10909134                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           53                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           53                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           53                       # number of overall misses
system.cpu1.icache.overall_misses::total           53                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      8050003                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      8050003                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      8050003                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      8050003                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      8050003                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      8050003                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     10909187                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     10909187                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     10909187                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     10909187                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     10909187                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     10909187                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 151886.849057                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 151886.849057                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 151886.849057                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 151886.849057                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 151886.849057                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 151886.849057                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           13                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           13                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6559182                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6559182                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6559182                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6559182                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6559182                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6559182                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 163979.550000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 163979.550000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 163979.550000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 163979.550000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 163979.550000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 163979.550000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 64182                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               175174897                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 64438                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2718.503011                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.301128                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.698872                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.915239                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.084761                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      7564433                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        7564433                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6266664                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6266664                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17555                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17555                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        14620                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        14620                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     13831097                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13831097                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     13831097                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13831097                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       162601                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       162601                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          724                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          724                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       163325                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        163325                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       163325                       # number of overall misses
system.cpu1.dcache.overall_misses::total       163325                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  18546497219                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  18546497219                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     61730534                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     61730534                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  18608227753                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  18608227753                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  18608227753                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  18608227753                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      7727034                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      7727034                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6267388                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6267388                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17555                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17555                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        14620                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        14620                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     13994422                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     13994422                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     13994422                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     13994422                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021043                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021043                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000116                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000116                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.011671                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.011671                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.011671                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011671                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 114061.397033                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 114061.397033                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 85263.168508                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 85263.168508                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 113933.737964                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 113933.737964                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 113933.737964                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 113933.737964                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10691                       # number of writebacks
system.cpu1.dcache.writebacks::total            10691                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        98539                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        98539                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          604                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          604                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        99143                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        99143                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        99143                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        99143                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        64062                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        64062                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          120                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          120                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        64182                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        64182                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        64182                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        64182                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6414320331                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6414320331                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      7939406                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      7939406                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6422259737                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6422259737                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6422259737                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6422259737                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008291                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008291                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004586                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004586                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004586                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004586                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 100126.757376                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 100126.757376                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 66161.716667                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 66161.716667                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 100063.253513                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 100063.253513                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 100063.253513                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 100063.253513                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               517.953434                       # Cycle average of tags in use
system.cpu2.icache.total_refs               981394295                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1890933.131021                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    42.953434                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.068836                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.830054                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     10943933                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       10943933                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     10943933                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        10943933                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     10943933                       # number of overall hits
system.cpu2.icache.overall_hits::total       10943933                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           50                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           50                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           50                       # number of overall misses
system.cpu2.icache.overall_misses::total           50                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      7883744                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      7883744                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      7883744                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      7883744                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      7883744                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      7883744                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     10943983                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     10943983                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     10943983                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     10943983                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     10943983                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     10943983                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 157674.880000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 157674.880000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 157674.880000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 157674.880000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 157674.880000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 157674.880000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            6                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            6                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           44                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           44                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           44                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      6841375                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6841375                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      6841375                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6841375                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      6841375                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6841375                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 155485.795455                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 155485.795455                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 155485.795455                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 155485.795455                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 155485.795455                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 155485.795455                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 36512                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               160529303                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 36768                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4366.005847                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.746009                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.253991                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.913070                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.086930                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      7538198                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        7538198                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6348064                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6348064                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16437                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16437                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15287                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15287                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     13886262                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        13886262                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     13886262                       # number of overall hits
system.cpu2.dcache.overall_hits::total       13886262                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       117000                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       117000                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          812                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          812                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       117812                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        117812                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       117812                       # number of overall misses
system.cpu2.dcache.overall_misses::total       117812                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  13486865084                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  13486865084                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     69743858                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     69743858                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  13556608942                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  13556608942                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  13556608942                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  13556608942                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      7655198                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      7655198                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6348876                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6348876                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16437                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16437                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15287                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15287                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     14004074                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     14004074                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     14004074                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     14004074                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015284                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015284                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000128                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000128                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008413                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008413                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008413                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008413                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 115272.351145                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 115272.351145                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 85891.450739                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 85891.450739                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 115069.848080                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 115069.848080                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 115069.848080                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 115069.848080                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         7715                       # number of writebacks
system.cpu2.dcache.writebacks::total             7715                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        80626                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        80626                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          674                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          674                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        81300                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        81300                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        81300                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        81300                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        36374                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        36374                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          138                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          138                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        36512                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        36512                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        36512                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        36512                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3427838529                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3427838529                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      9097427                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      9097427                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3436935956                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3436935956                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3436935956                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3436935956                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004752                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004752                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002607                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002607                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002607                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002607                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 94238.701518                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 94238.701518                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 65923.384058                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 65923.384058                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 94131.681529                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 94131.681529                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 94131.681529                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 94131.681529                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     2                       # number of replacements
system.cpu3.icache.tagsinuse               559.877860                       # Cycle average of tags in use
system.cpu3.icache.total_refs               898748873                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   564                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1593526.370567                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    34.633775                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   525.244084                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.055503                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.841737                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.897240                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     10933026                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       10933026                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     10933026                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        10933026                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     10933026                       # number of overall hits
system.cpu3.icache.overall_hits::total       10933026                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           45                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           45                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           45                       # number of overall misses
system.cpu3.icache.overall_misses::total           45                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      6896502                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      6896502                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      6896502                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      6896502                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      6896502                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      6896502                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     10933071                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     10933071                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     10933071                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     10933071                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     10933071                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     10933071                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 153255.600000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 153255.600000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 153255.600000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 153255.600000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 153255.600000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 153255.600000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            8                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            8                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           37                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           37                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           37                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      5861221                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      5861221                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      5861221                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      5861221                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      5861221                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      5861221                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 158411.378378                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 158411.378378                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 158411.378378                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 158411.378378                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 158411.378378                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 158411.378378                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 49310                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               216608743                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 49566                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4370.107392                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   200.185599                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    55.814401                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.781975                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.218025                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     16091845                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       16091845                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      3091180                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       3091180                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         7314                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         7314                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         7254                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         7254                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     19183025                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        19183025                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     19183025                       # number of overall hits
system.cpu3.dcache.overall_hits::total       19183025                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       168497                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       168497                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          320                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          320                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       168817                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        168817                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       168817                       # number of overall misses
system.cpu3.dcache.overall_misses::total       168817                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  18018002085                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  18018002085                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     28243720                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     28243720                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  18046245805                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  18046245805                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  18046245805                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  18046245805                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     16260342                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     16260342                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      3091500                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3091500                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         7314                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         7314                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         7254                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         7254                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     19351842                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     19351842                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     19351842                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     19351842                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.010362                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.010362                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000104                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000104                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008724                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008724                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008724                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008724                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 106933.666979                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 106933.666979                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 88261.625000                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 88261.625000                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 106898.273308                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 106898.273308                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 106898.273308                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 106898.273308                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         6262                       # number of writebacks
system.cpu3.dcache.writebacks::total             6262                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       119252                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       119252                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          255                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          255                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       119507                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       119507                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       119507                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       119507                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        49245                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        49245                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           65                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           65                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        49310                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        49310                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        49310                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        49310                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   4741652578                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   4741652578                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      4342353                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      4342353                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   4745994931                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   4745994931                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   4745994931                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   4745994931                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003029                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003029                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002548                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002548                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002548                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002548                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 96286.985034                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 96286.985034                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 66805.430769                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 66805.430769                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 96248.122713                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 96248.122713                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 96248.122713                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 96248.122713                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     2                       # number of replacements
system.cpu4.icache.tagsinuse               581.515613                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1010675039                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   586                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1724701.431741                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    40.442718                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   541.072895                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.064812                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.867104                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.931916                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     10667149                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       10667149                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     10667149                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        10667149                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     10667149                       # number of overall hits
system.cpu4.icache.overall_hits::total       10667149                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           57                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           57                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           57                       # number of overall misses
system.cpu4.icache.overall_misses::total           57                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      9025673                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      9025673                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      9025673                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      9025673                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      9025673                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      9025673                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     10667206                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     10667206                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     10667206                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     10667206                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     10667206                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     10667206                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 158345.140351                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 158345.140351                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 158345.140351                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 158345.140351                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 158345.140351                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 158345.140351                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           14                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           14                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           14                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           43                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           43                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           43                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      7161345                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      7161345                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      7161345                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      7161345                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      7161345                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      7161345                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 166542.906977                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 166542.906977                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 166542.906977                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 166542.906977                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 166542.906977                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 166542.906977                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 71653                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               432112685                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 71909                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               6009.159980                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   111.878197                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   144.121803                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.437024                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.562976                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data     27997780                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       27997780                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data     15330708                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total      15330708                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         7491                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         7491                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         7480                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         7480                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     43328488                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        43328488                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     43328488                       # number of overall hits
system.cpu4.dcache.overall_hits::total       43328488                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       251447                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       251447                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          228                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          228                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       251675                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        251675                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       251675                       # number of overall misses
system.cpu4.dcache.overall_misses::total       251675                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  28271020217                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  28271020217                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     20121268                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     20121268                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  28291141485                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  28291141485                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  28291141485                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  28291141485                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data     28249227                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     28249227                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data     15330936                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total     15330936                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         7491                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         7491                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         7480                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         7480                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     43580163                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     43580163                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     43580163                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     43580163                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.008901                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.008901                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000015                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005775                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005775                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005775                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005775                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 112433.316830                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 112433.316830                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 88251.175439                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 88251.175439                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 112411.409496                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 112411.409496                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 112411.409496                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 112411.409496                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        17639                       # number of writebacks
system.cpu4.dcache.writebacks::total            17639                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       179863                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       179863                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          159                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          159                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       180022                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       180022                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       180022                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       180022                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        71584                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        71584                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           69                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           69                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        71653                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        71653                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        71653                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        71653                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   7303426539                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   7303426539                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      4931681                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      4931681                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   7308358220                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   7308358220                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   7308358220                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   7308358220                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.002534                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.002534                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.001644                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.001644                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.001644                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.001644                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 102025.963050                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 102025.963050                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 71473.637681                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 71473.637681                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 101996.541945                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 101996.541945                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 101996.541945                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 101996.541945                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     3                       # number of replacements
system.cpu5.icache.tagsinuse               580.229780                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1010673379                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   585                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1727646.801709                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    40.185038                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   540.044742                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.064399                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.865456                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.929855                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     10665489                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       10665489                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     10665489                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        10665489                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     10665489                       # number of overall hits
system.cpu5.icache.overall_hits::total       10665489                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           52                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           52                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           52                       # number of overall misses
system.cpu5.icache.overall_misses::total           52                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      8859727                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      8859727                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      8859727                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      8859727                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      8859727                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      8859727                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     10665541                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     10665541                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     10665541                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     10665541                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     10665541                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     10665541                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 170379.365385                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 170379.365385                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 170379.365385                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 170379.365385                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 170379.365385                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 170379.365385                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           10                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           10                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           10                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           42                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           42                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           42                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      7356586                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      7356586                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      7356586                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      7356586                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      7356586                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      7356586                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 175156.809524                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 175156.809524                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 175156.809524                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 175156.809524                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 175156.809524                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 175156.809524                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 71642                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               432112864                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 71898                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               6010.081838                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   111.877906                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   144.122094                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.437023                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.562977                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data     27997792                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       27997792                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data     15330479                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total      15330479                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         7886                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         7886                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         7481                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         7481                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     43328271                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        43328271                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     43328271                       # number of overall hits
system.cpu5.dcache.overall_hits::total       43328271                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       251820                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       251820                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          235                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          235                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       252055                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        252055                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       252055                       # number of overall misses
system.cpu5.dcache.overall_misses::total       252055                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  28331813545                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  28331813545                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     22025255                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     22025255                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  28353838800                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  28353838800                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  28353838800                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  28353838800                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data     28249612                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     28249612                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data     15330714                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total     15330714                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         7886                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         7886                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         7481                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         7481                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     43580326                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     43580326                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     43580326                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     43580326                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.008914                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.008914                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000015                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005784                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005784                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005784                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005784                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 112508.194524                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 112508.194524                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 93724.489362                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 93724.489362                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 112490.681796                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 112490.681796                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 112490.681796                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 112490.681796                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        17623                       # number of writebacks
system.cpu5.dcache.writebacks::total            17623                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       180248                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       180248                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          165                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          165                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       180413                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       180413                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       180413                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       180413                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        71572                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        71572                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           70                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           70                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        71642                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        71642                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        71642                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        71642                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   7315354308                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   7315354308                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      5403503                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      5403503                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   7320757811                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   7320757811                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   7320757811                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   7320757811                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002534                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002534                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.001644                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.001644                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.001644                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.001644                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 102209.723188                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 102209.723188                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 77192.900000                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 77192.900000                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 102185.279738                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 102185.279738                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 102185.279738                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 102185.279738                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     2                       # number of replacements
system.cpu6.icache.tagsinuse               559.074670                       # Cycle average of tags in use
system.cpu6.icache.total_refs               898746927                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   563                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1596353.333925                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    33.962770                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   525.111900                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.054428                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.841525                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.895953                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     10931080                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       10931080                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     10931080                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        10931080                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     10931080                       # number of overall hits
system.cpu6.icache.overall_hits::total       10931080                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           45                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           45                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           45                       # number of overall misses
system.cpu6.icache.overall_misses::total           45                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      7134812                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      7134812                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      7134812                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      7134812                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      7134812                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      7134812                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     10931125                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     10931125                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     10931125                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     10931125                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     10931125                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     10931125                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 158551.377778                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 158551.377778                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 158551.377778                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 158551.377778                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 158551.377778                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 158551.377778                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            9                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            9                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            9                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           36                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           36                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           36                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      5857521                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      5857521                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      5857521                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      5857521                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      5857521                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      5857521                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 162708.916667                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 162708.916667                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 162708.916667                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 162708.916667                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 162708.916667                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 162708.916667                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 49269                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               216608876                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 49525                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               4373.727935                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   200.209910                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    55.790090                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.782070                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.217930                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data     16091967                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       16091967                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      3091205                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       3091205                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         7302                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         7302                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         7252                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         7252                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     19183172                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        19183172                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     19183172                       # number of overall hits
system.cpu6.dcache.overall_hits::total       19183172                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       168865                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       168865                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          311                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          311                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       169176                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        169176                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       169176                       # number of overall misses
system.cpu6.dcache.overall_misses::total       169176                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  18044741041                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  18044741041                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     27039860                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     27039860                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  18071780901                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  18071780901                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  18071780901                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  18071780901                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data     16260832                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     16260832                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      3091516                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      3091516                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         7302                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         7302                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         7252                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         7252                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     19352348                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     19352348                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     19352348                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     19352348                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.010385                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.010385                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000101                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000101                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.008742                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.008742                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.008742                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.008742                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 106858.976348                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 106858.976348                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 86944.887460                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 86944.887460                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 106822.367836                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 106822.367836                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 106822.367836                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 106822.367836                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         6157                       # number of writebacks
system.cpu6.dcache.writebacks::total             6157                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       119660                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       119660                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          247                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          247                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       119907                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       119907                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       119907                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       119907                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        49205                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        49205                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           64                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           64                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        49269                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        49269                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        49269                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        49269                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   4739670261                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   4739670261                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      4275176                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      4275176                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   4743945437                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   4743945437                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   4743945437                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   4743945437                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003026                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003026                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002546                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002546                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002546                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002546                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 96324.972279                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 96324.972279                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 66799.625000                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 66799.625000                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 96286.619111                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 96286.619111                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 96286.619111                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 96286.619111                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               528.922462                       # Cycle average of tags in use
system.cpu7.icache.total_refs               987014431                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   530                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1862291.379245                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    38.922462                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          490                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.062376                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.785256                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.847632                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     10910916                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       10910916                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     10910916                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        10910916                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     10910916                       # number of overall hits
system.cpu7.icache.overall_hits::total       10910916                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           52                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           52                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           52                       # number of overall misses
system.cpu7.icache.overall_misses::total           52                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      7959234                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      7959234                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      7959234                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      7959234                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      7959234                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      7959234                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     10910968                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     10910968                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     10910968                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     10910968                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     10910968                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     10910968                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 153062.192308                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 153062.192308                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 153062.192308                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 153062.192308                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 153062.192308                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 153062.192308                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           12                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           12                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           12                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           40                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           40                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           40                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      6449015                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      6449015                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      6449015                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      6449015                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      6449015                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      6449015                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 161225.375000                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 161225.375000                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 161225.375000                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 161225.375000                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 161225.375000                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 161225.375000                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 64224                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               175174650                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 64480                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               2716.728443                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   234.304779                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    21.695221                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.915253                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.084747                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      7564367                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        7564367                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      6266443                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       6266443                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        17596                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        17596                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        14619                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        14619                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     13830810                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        13830810                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     13830810                       # number of overall hits
system.cpu7.dcache.overall_hits::total       13830810                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       163297                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       163297                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          721                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          721                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       164018                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        164018                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       164018                       # number of overall misses
system.cpu7.dcache.overall_misses::total       164018                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  18614271254                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  18614271254                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     61896840                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     61896840                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  18676168094                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  18676168094                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  18676168094                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  18676168094                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      7727664                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      7727664                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      6267164                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      6267164                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        17596                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        17596                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        14619                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        14619                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     13994828                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     13994828                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     13994828                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     13994828                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021131                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021131                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000115                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000115                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.011720                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.011720                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.011720                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.011720                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 113990.283067                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 113990.283067                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 85848.599168                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 85848.599168                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 113866.576193                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 113866.576193                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 113866.576193                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 113866.576193                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        10769                       # number of writebacks
system.cpu7.dcache.writebacks::total            10769                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        99192                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        99192                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          602                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          602                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        99794                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        99794                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        99794                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        99794                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        64105                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        64105                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          119                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          119                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        64224                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        64224                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        64224                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        64224                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   6408782145                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   6408782145                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      7957705                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      7957705                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   6416739850                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   6416739850                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   6416739850                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   6416739850                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.008296                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.008296                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.004589                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.004589                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.004589                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.004589                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 99973.202480                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 99973.202480                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 66871.470588                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 66871.470588                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 99911.868616                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 99911.868616                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 99911.868616                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 99911.868616                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
