Covered -- Verilog Coverage Verbose Report
==========================================

LINE COVERAGE RESULTS BY INSTANCE
---------------------------------
Instance                  Parent                  Hit/Miss/Total    Percent hit
-------------------------------------------------------------------------------
  main                    <root>                    38/   0/  38      100%
=================================================================================

TOGGLE COVERAGE RESULTS BY INSTANCE
-----------------------------------
Instance                  Parent                           Toggle 0 -> 1                    Toggle 1 -> 0
                                                  Hit/Miss/Total    Percent hit    Hit/Miss/Total    Percent hit
----------------------------------------------------------------------------------------------------------------
  main                    <root>                    79/ 185/ 264       30%           79/ 185/ 264       30%

Module: main, File: assign1.v, Instance: main
--------------------------------------------------------
Signals not getting 100% toggle coverage

Signal                    Toggle
----------------------------------------------------------------------------------
w0                        0->1: 1'b0
......................... 1->0: 1'b0 ...
x0                        0->1: 32'b00000000000000000000000000000001
......................... 1->0: 32'b00000000000000000000000000000001 ...
x1                        0->1: 32'b00000000000000000000000000000001
......................... 1->0: 32'b00000000000000000000000000000001 ...
x2                        0->1: 32'b00000000000000000000000000000001
......................... 1->0: 32'b00000000000000000000000000000001 ...
x6                        0->1: 32'b00000000000000000000000000000001
......................... 1->0: 32'b00000000000000000000000000000001 ...
x5                        0->1: 32'b00000000000000000000000000000011
......................... 1->0: 32'b00000000000000000000000000000011 ...
x3                        0->1: 32'b00000000000000000000000000000011
......................... 1->0: 32'b00000000000000000000000000000011 ...
===============================================================================================================

COMBINATIONAL LOGIC COVERAGE RESULTS BY INSTANCE
------------------------------------------------
Instance                  Parent                       Logic Combinations
                                                  Hit/Miss/Total    Percent hit
-------------------------------------------------------------------------------
  main                    <root>                    76/   0/  76      100%
