#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Feb 11 15:30:50 2020
# Process ID: 10548
# Current directory: D:/isa/isa_test_0828
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5288 D:\isa\isa_test_0828\project_1.xpr
# Log file: D:/isa/isa_test_0828/vivado.log
# Journal file: D:/isa/isa_test_0828\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/isa/isa_test_0828/project_1.xpr
INFO: [Project 1-313] Project file moved from 'D:/change_sola/sola/sola/isa_test_0828' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/isa/isa_controller_0828_timeout/isa_controller_0828_timeout.srcs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/vivadoanzhuang/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 817.039 ; gain = 143.547
update_compile_order -fileset sources_1
open_bd_design {D:/isa/isa_test_0828/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:user:axi_isa:1.0 - axi_isa_0
Adding cell -- xilinx.com:user:axi_isa:1.0 - axi_isa_1
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /axi_isa_0/clk_16m_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /axi_isa_1/clk_16m_i(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <D:/isa/isa_test_0828/project_1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 848.340 ; gain = 14.102
open_bd_design {D:/isa/isa_test_0828/project_1.srcs/sources_1/bd/design_1/design_1.bd}
reset_run synth_1
launch_runs synth_1 -jobs 2
[Tue Feb 11 15:35:37 2020] Launched synth_1...
Run output will be captured here: D:/isa/isa_test_0828/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Tue Feb 11 15:36:00 2020] Launched synth_1...
Run output will be captured here: D:/isa/isa_test_0828/project_1.runs/synth_1/runme.log
set_property location {2.5 657 537} [get_bd_cells processing_system7_0]
exit
INFO: [Common 17-206] Exiting Vivado at Tue Feb 11 16:55:17 2020...
