<dec f='llvm/build/lib/Target/X86/X86GenInstrInfo.inc' l='7107' type='7092'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='14619'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='29070'/>
<use f='llvm/build/lib/Target/X86/X86GenFastISel.inc' l='11299' u='r' c='_ZN12_GLOBAL__N_111X86FastISel37fastEmit_X86ISD_FGETEXPS_MVT_v2f64_rrEN4llvm3MVTEjbjb'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='282080' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='282080' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrFoldTables.cpp' l='1863'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='5145' c='_ZL17hasUndefRegUpdatejjb'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='5941' c='_ZL32isNonFoldablePartialRegisterLoadRKN4llvm12MachineInstrES2_RKNS_15MachineFunctionE'/>
