{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646185911923 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646185911923 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar  1 22:51:51 2022 " "Processing started: Tue Mar  1 22:51:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646185911923 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646185911923 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de10_lite -c de10_lite " "Command: quartus_map --read_settings_files=on --write_settings_files=off de10_lite -c de10_lite" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646185911923 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1646185912159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/primitives/activation/heaviside.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/primitives/activation/heaviside.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 heaviside-rtl " "Found design unit 1: heaviside-rtl" {  } { { "../../primitives/activation/heaviside.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/primitives/activation/heaviside.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646185921398 ""} { "Info" "ISGN_ENTITY_NAME" "1 heaviside " "Found entity 1: heaviside" {  } { { "../../primitives/activation/heaviside.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/primitives/activation/heaviside.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646185921398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646185921398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/primitives/scalar_product/scalar_product.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/primitives/scalar_product/scalar_product.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scalar_product-rtl " "Found design unit 1: scalar_product-rtl" {  } { { "../../primitives/scalar_product/scalar_product.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/primitives/scalar_product/scalar_product.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646185921399 ""} { "Info" "ISGN_ENTITY_NAME" "1 scalar_product " "Found entity 1: scalar_product" {  } { { "../../primitives/scalar_product/scalar_product.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/primitives/scalar_product/scalar_product.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646185921399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646185921399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/primitives/neuron/perceptron.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/primitives/neuron/perceptron.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 perceptron-rtl " "Found design unit 1: perceptron-rtl" {  } { { "../../primitives/neuron/perceptron.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/primitives/neuron/perceptron.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646185921399 ""} { "Info" "ISGN_ENTITY_NAME" "1 perceptron " "Found entity 1: perceptron" {  } { { "../../primitives/neuron/perceptron.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/primitives/neuron/perceptron.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646185921399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646185921399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/nn_accelerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/nn_accelerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nn_accelerator-RTL " "Found design unit 1: nn_accelerator-RTL" {  } { { "../../nn_accelerator.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/nn_accelerator.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646185921400 ""} { "Info" "ISGN_ENTITY_NAME" "1 nn_accelerator " "Found entity 1: nn_accelerator" {  } { { "../../nn_accelerator.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/nn_accelerator.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646185921400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646185921400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/alu/m/quick_clz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/alu/m/quick_clz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 quick_clz-RTL " "Found design unit 1: quick_clz-RTL" {  } { { "../../../../alu/m/quick_clz.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/alu/m/quick_clz.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646185921401 ""} { "Info" "ISGN_ENTITY_NAME" "1 quick_clz " "Found entity 1: quick_clz" {  } { { "../../../../alu/m/quick_clz.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/alu/m/quick_clz.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646185921401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646185921401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/alu/m/division_functions.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/alu/m/division_functions.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 division_functions " "Found design unit 1: division_functions" {  } { { "../../../../alu/m/division_functions.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/alu/m/division_functions.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646185921401 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 division_functions-body " "Found design unit 2: division_functions-body" {  } { { "../../../../alu/m/division_functions.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/alu/m/division_functions.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646185921401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646185921401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/alu/m/quick_naive.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/alu/m/quick_naive.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 quick_naive-behave " "Found design unit 1: quick_naive-behave" {  } { { "../../../../alu/m/quick_naive.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/alu/m/quick_naive.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646185921402 ""} { "Info" "ISGN_ENTITY_NAME" "1 quick_naive " "Found entity 1: quick_naive" {  } { { "../../../../alu/m/quick_naive.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/alu/m/quick_naive.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646185921402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646185921402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/memory/periphdatabusmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/memory/periphdatabusmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 periphdatabusmux-RTL " "Found design unit 1: periphdatabusmux-RTL" {  } { { "../../../../memory/periphdatabusmux.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/memory/periphdatabusmux.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646185921403 ""} { "Info" "ISGN_ENTITY_NAME" "1 periphdatabusmux " "Found entity 1: periphdatabusmux" {  } { { "../../../../memory/periphdatabusmux.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/memory/periphdatabusmux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646185921403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646185921403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/timer/Timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/timer/Timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer-RTL " "Found design unit 1: Timer-RTL" {  } { { "../../../timer/Timer.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/timer/Timer.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646185921404 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "../../../timer/Timer.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/timer/Timer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646185921404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646185921404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/core/csr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/core/csr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 csr-RTL " "Found design unit 1: csr-RTL" {  } { { "../../../../core/csr.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/core/csr.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646185921405 ""} { "Info" "ISGN_ENTITY_NAME" "1 csr " "Found entity 1: csr" {  } { { "../../../../core/csr.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/core/csr.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646185921405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646185921405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/registers/register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/registers/register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-RTL " "Found design unit 1: register_file-RTL" {  } { { "../../../../registers/register_file.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/registers/register_file.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646185921406 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../../../../registers/register_file.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/registers/register_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646185921406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646185921406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/memory/instructionbusmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/memory/instructionbusmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instructionbusmux-RTL " "Found design unit 1: instructionbusmux-RTL" {  } { { "../../../../memory/instructionbusmux.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/memory/instructionbusmux.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646185921407 ""} { "Info" "ISGN_ENTITY_NAME" "1 instructionbusmux " "Found entity 1: instructionbusmux" {  } { { "../../../../memory/instructionbusmux.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/memory/instructionbusmux.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646185921407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646185921407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/memory/iodatabusmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/memory/iodatabusmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iodatabusmux-RTL " "Found design unit 1: iodatabusmux-RTL" {  } { { "../../../../memory/iodatabusmux.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/memory/iodatabusmux.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646185921407 ""} { "Info" "ISGN_ENTITY_NAME" "1 iodatabusmux " "Found entity 1: iodatabusmux" {  } { { "../../../../memory/iodatabusmux.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/memory/iodatabusmux.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646185921407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646185921407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/memory/databusmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/memory/databusmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 databusmux-RTL " "Found design unit 1: databusmux-RTL" {  } { { "../../../../memory/databusmux.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/memory/databusmux.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646185921408 ""} { "Info" "ISGN_ENTITY_NAME" "1 databusmux " "Found entity 1: databusmux" {  } { { "../../../../memory/databusmux.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/memory/databusmux.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646185921408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646185921408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/memory/iram_quartus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/memory/iram_quartus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iram_quartus-SYN " "Found design unit 1: iram_quartus-SYN" {  } { { "../../../../memory/iram_quartus.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/memory/iram_quartus.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646185921409 ""} { "Info" "ISGN_ENTITY_NAME" "1 iram_quartus " "Found entity 1: iram_quartus" {  } { { "../../../../memory/iram_quartus.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/memory/iram_quartus.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646185921409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646185921409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/memory/dmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/memory/dmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmemory-RTL " "Found design unit 1: dmemory-RTL" {  } { { "../../../../memory/dmemory.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/memory/dmemory.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646185921409 ""} { "Info" "ISGN_ENTITY_NAME" "1 dmemory " "Found entity 1: dmemory" {  } { { "../../../../memory/dmemory.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/memory/dmemory.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646185921409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646185921409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/decoder/iregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/decoder/iregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iregister-RTL " "Found design unit 1: iregister-RTL" {  } { { "../../../../decoder/iregister.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/decoder/iregister.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646185921410 ""} { "Info" "ISGN_ENTITY_NAME" "1 iregister " "Found entity 1: iregister" {  } { { "../../../../decoder/iregister.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/decoder/iregister.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646185921410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646185921410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/decoder/decoder_types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/decoder/decoder_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_types " "Found design unit 1: decoder_types" {  } { { "../../../../decoder/decoder_types.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/decoder/decoder_types.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646185921411 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 decoder_types-body " "Found design unit 2: decoder_types-body" {  } { { "../../../../decoder/decoder_types.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/decoder/decoder_types.vhd" 147 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646185921411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646185921411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/decoder/decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/decoder/decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-RTL " "Found design unit 1: decoder-RTL" {  } { { "../../../../decoder/decoder.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/decoder/decoder.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646185921412 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../../../../decoder/decoder.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/decoder/decoder.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646185921412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646185921412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/core/core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/core/core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 core-RTL " "Found design unit 1: core-RTL" {  } { { "../../../../core/core.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/core/core.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646185921413 ""} { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "../../../../core/core.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/core/core.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646185921413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646185921413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/alu/m/M_types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/alu/m/M_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 M_types " "Found design unit 1: M_types" {  } { { "../../../../alu/m/M_types.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/alu/m/M_types.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646185921414 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 M_types-body " "Found design unit 2: M_types-body" {  } { { "../../../../alu/m/M_types.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/alu/m/M_types.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646185921414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646185921414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/alu/m/M.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/alu/m/M.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 M-RTL " "Found design unit 1: M-RTL" {  } { { "../../../../alu/m/M.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/alu/m/M.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646185921414 ""} { "Info" "ISGN_ENTITY_NAME" "1 M " "Found entity 1: M" {  } { { "../../../../alu/m/M.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/alu/m/M.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646185921414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646185921414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/alu/alu_types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/alu/alu_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_types " "Found design unit 1: alu_types" {  } { { "../../../../alu/alu_types.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/alu/alu_types.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646185921415 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alu_types-body " "Found design unit 2: alu_types-body" {  } { { "../../../../alu/alu_types.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/alu/alu_types.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646185921415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646185921415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/alu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-RTL " "Found design unit 1: ULA-RTL" {  } { { "../../../../alu/alu.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/alu/alu.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646185921416 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "../../../../alu/alu.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/alu/alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646185921416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646185921416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lite.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de0_lite.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0_lite-rtl " "Found design unit 1: de0_lite-rtl" {  } { { "de0_lite.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/sint/de10_lite/de0_lite.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646185921416 ""} { "Info" "ISGN_ENTITY_NAME" "1 de0_lite " "Found entity 1: de0_lite" {  } { { "de0_lite.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/sint/de10_lite/de0_lite.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646185921416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646185921416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/sint/de10_lite/pll.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646185921417 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/sint/de10_lite/pll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646185921417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646185921417 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de0_lite " "Elaborating entity \"de0_lite\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1646185921503 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_ADDR de0_lite.vhd(27) " "VHDL Signal Declaration warning at de0_lite.vhd(27): used implicit default value for signal \"DRAM_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/sint/de10_lite/de0_lite.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646185921505 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_BA de0_lite.vhd(28) " "VHDL Signal Declaration warning at de0_lite.vhd(28): used implicit default value for signal \"DRAM_BA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/sint/de10_lite/de0_lite.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646185921505 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CAS_N de0_lite.vhd(29) " "VHDL Signal Declaration warning at de0_lite.vhd(29): used implicit default value for signal \"DRAM_CAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/sint/de10_lite/de0_lite.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646185921505 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CKE de0_lite.vhd(30) " "VHDL Signal Declaration warning at de0_lite.vhd(30): used implicit default value for signal \"DRAM_CKE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/sint/de10_lite/de0_lite.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646185921505 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CLK de0_lite.vhd(31) " "VHDL Signal Declaration warning at de0_lite.vhd(31): used implicit default value for signal \"DRAM_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/sint/de10_lite/de0_lite.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646185921505 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CS_N de0_lite.vhd(32) " "VHDL Signal Declaration warning at de0_lite.vhd(32): used implicit default value for signal \"DRAM_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/sint/de10_lite/de0_lite.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646185921505 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_LDQM de0_lite.vhd(34) " "VHDL Signal Declaration warning at de0_lite.vhd(34): used implicit default value for signal \"DRAM_LDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/sint/de10_lite/de0_lite.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646185921506 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_RAS_N de0_lite.vhd(35) " "VHDL Signal Declaration warning at de0_lite.vhd(35): used implicit default value for signal \"DRAM_RAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/sint/de10_lite/de0_lite.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646185921506 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_UDQM de0_lite.vhd(36) " "VHDL Signal Declaration warning at de0_lite.vhd(36): used implicit default value for signal \"DRAM_UDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/sint/de10_lite/de0_lite.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646185921506 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_WE_N de0_lite.vhd(37) " "VHDL Signal Declaration warning at de0_lite.vhd(37): used implicit default value for signal \"DRAM_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/sint/de10_lite/de0_lite.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646185921506 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX0 de0_lite.vhd(40) " "VHDL Signal Declaration warning at de0_lite.vhd(40): used implicit default value for signal \"HEX0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/sint/de10_lite/de0_lite.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646185921506 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX1 de0_lite.vhd(41) " "VHDL Signal Declaration warning at de0_lite.vhd(41): used implicit default value for signal \"HEX1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/sint/de10_lite/de0_lite.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646185921506 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX2 de0_lite.vhd(42) " "VHDL Signal Declaration warning at de0_lite.vhd(42): used implicit default value for signal \"HEX2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/sint/de10_lite/de0_lite.vhd" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646185921506 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX3 de0_lite.vhd(43) " "VHDL Signal Declaration warning at de0_lite.vhd(43): used implicit default value for signal \"HEX3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/sint/de10_lite/de0_lite.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646185921506 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX4 de0_lite.vhd(44) " "VHDL Signal Declaration warning at de0_lite.vhd(44): used implicit default value for signal \"HEX4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/sint/de10_lite/de0_lite.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646185921506 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX5 de0_lite.vhd(45) " "VHDL Signal Declaration warning at de0_lite.vhd(45): used implicit default value for signal \"HEX5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/sint/de10_lite/de0_lite.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646185921506 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_B de0_lite.vhd(57) " "VHDL Signal Declaration warning at de0_lite.vhd(57): used implicit default value for signal \"VGA_B\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/sint/de10_lite/de0_lite.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646185921506 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_G de0_lite.vhd(58) " "VHDL Signal Declaration warning at de0_lite.vhd(58): used implicit default value for signal \"VGA_G\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/sint/de10_lite/de0_lite.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646185921506 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_HS de0_lite.vhd(59) " "VHDL Signal Declaration warning at de0_lite.vhd(59): used implicit default value for signal \"VGA_HS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/sint/de10_lite/de0_lite.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646185921506 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_R de0_lite.vhd(60) " "VHDL Signal Declaration warning at de0_lite.vhd(60): used implicit default value for signal \"VGA_R\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/sint/de10_lite/de0_lite.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646185921507 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_VS de0_lite.vhd(61) " "VHDL Signal Declaration warning at de0_lite.vhd(61): used implicit default value for signal \"VGA_VS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/sint/de10_lite/de0_lite.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646185921507 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GSENSOR_CS_N de0_lite.vhd(64) " "VHDL Signal Declaration warning at de0_lite.vhd(64): used implicit default value for signal \"GSENSOR_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/sint/de10_lite/de0_lite.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646185921507 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GSENSOR_SCLK de0_lite.vhd(66) " "VHDL Signal Declaration warning at de0_lite.vhd(66): used implicit default value for signal \"GSENSOR_SCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/sint/de10_lite/de0_lite.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646185921507 "|de0_lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "locked_sig de0_lite.vhd(84) " "Verilog HDL or VHDL warning at de0_lite.vhd(84): object \"locked_sig\" assigned a value but never read" {  } { { "de0_lite.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/sint/de10_lite/de0_lite.vhd" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646185921507 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ddata_r_sdram de0_lite.vhd(103) " "VHDL Signal Declaration warning at de0_lite.vhd(103): used implicit default value for signal \"ddata_r_sdram\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/sint/de10_lite/de0_lite.vhd" 103 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646185921507 "|de0_lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state de0_lite.vhd(106) " "Verilog HDL or VHDL warning at de0_lite.vhd(106): object \"state\" assigned a value but never read" {  } { { "de0_lite.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/sint/de10_lite/de0_lite.vhd" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646185921507 "|de0_lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gpio_input de0_lite.vhd(110) " "Verilog HDL or VHDL warning at de0_lite.vhd(110): object \"gpio_input\" assigned a value but never read" {  } { { "de0_lite.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/sint/de10_lite/de0_lite.vhd" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646185921507 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "gpio_output de0_lite.vhd(111) " "VHDL Signal Declaration warning at de0_lite.vhd(111): used implicit default value for signal \"gpio_output\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/sint/de10_lite/de0_lite.vhd" 111 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646185921507 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ddata_r_segments de0_lite.vhd(117) " "VHDL Signal Declaration warning at de0_lite.vhd(117): used implicit default value for signal \"ddata_r_segments\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/sint/de10_lite/de0_lite.vhd" 117 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646185921507 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ddata_r_uart de0_lite.vhd(118) " "VHDL Signal Declaration warning at de0_lite.vhd(118): used implicit default value for signal \"ddata_r_uart\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/sint/de10_lite/de0_lite.vhd" 118 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646185921508 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ddata_r_adc de0_lite.vhd(119) " "VHDL Signal Declaration warning at de0_lite.vhd(119): used implicit default value for signal \"ddata_r_adc\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/sint/de10_lite/de0_lite.vhd" 119 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646185921508 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ddata_r_i2c de0_lite.vhd(120) " "VHDL Signal Declaration warning at de0_lite.vhd(120): used implicit default value for signal \"ddata_r_i2c\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/sint/de10_lite/de0_lite.vhd" 120 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646185921508 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ddata_r_dig_fil de0_lite.vhd(121) " "VHDL Signal Declaration warning at de0_lite.vhd(121): used implicit default value for signal \"ddata_r_dig_fil\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/sint/de10_lite/de0_lite.vhd" 121 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646185921508 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ddata_r_stepmot de0_lite.vhd(122) " "VHDL Signal Declaration warning at de0_lite.vhd(122): used implicit default value for signal \"ddata_r_stepmot\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/sint/de10_lite/de0_lite.vhd" 122 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646185921508 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "gpio_interrupts de0_lite.vhd(130) " "VHDL Signal Declaration warning at de0_lite.vhd(130): used implicit default value for signal \"gpio_interrupts\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/sint/de10_lite/de0_lite.vhd" 130 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646185921508 "|de0_lite"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[8\] de0_lite.vhd(51) " "Using initial value X (don't care) for net \"LEDR\[8\]\" at de0_lite.vhd(51)" {  } { { "de0_lite.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/sint/de10_lite/de0_lite.vhd" 51 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646185921520 "|de0_lite"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "interrupts\[31\] de0_lite.vhd(129) " "Using initial value X (don't care) for net \"interrupts\[31\]\" at de0_lite.vhd(129)" {  } { { "de0_lite.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/sint/de10_lite/de0_lite.vhd" 129 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646185921520 "|de0_lite"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "interrupts\[17..0\] de0_lite.vhd(129) " "Using initial value X (don't care) for net \"interrupts\[17..0\]\" at de0_lite.vhd(129)" {  } { { "de0_lite.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/sint/de10_lite/de0_lite.vhd" 129 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646185921520 "|de0_lite"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "de0_lite.vhd" "pll_inst" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/sint/de10_lite/de0_lite.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646185921558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.vhd" "altpll_component" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/sint/de10_lite/pll.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646185921634 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/sint/de10_lite/pll.vhd" 149 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646185921647 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50 " "Parameter \"clk0_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921647 ""}  } { { "pll.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/sint/de10_lite/pll.vhd" 149 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646185921647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/sint/de10_lite/db/pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646185921688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646185921688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/benitez/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646185921689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iram_quartus iram_quartus:iram_quartus_inst " "Elaborating entity \"iram_quartus\" for hierarchy \"iram_quartus:iram_quartus_inst\"" {  } { { "de0_lite.vhd" "iram_quartus_inst" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/sint/de10_lite/de0_lite.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646185921719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\"" {  } { { "../../../../memory/iram_quartus.vhd" "altsyncram_component" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/memory/iram_quartus.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646185921782 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\"" {  } { { "../../../../memory/iram_quartus.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/memory/iram_quartus.vhd" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646185921791 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../software/quartus_blink.hex " "Parameter \"init_file\" = \"../../software/quartus_blink.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=1 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185921791 ""}  } { { "../../../../memory/iram_quartus.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/memory/iram_quartus.vhd" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646185921791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n004.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n004.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n004 " "Found entity 1: altsyncram_n004" {  } { { "db/altsyncram_n004.tdf" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/sint/de10_lite/db/altsyncram_n004.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646185921827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646185921827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n004 iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_n004:auto_generated " "Elaborating entity \"altsyncram_n004\" for hierarchy \"iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_n004:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/benitez/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646185921827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nrt2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nrt2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nrt2 " "Found entity 1: altsyncram_nrt2" {  } { { "db/altsyncram_nrt2.tdf" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/sint/de10_lite/db/altsyncram_nrt2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646185921872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646185921872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nrt2 iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_n004:auto_generated\|altsyncram_nrt2:altsyncram1 " "Elaborating entity \"altsyncram_nrt2\" for hierarchy \"iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_n004:auto_generated\|altsyncram_nrt2:altsyncram1\"" {  } { { "db/altsyncram_n004.tdf" "altsyncram1" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/sint/de10_lite/db/altsyncram_n004.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646185921872 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "../../software/quartus_blink.hex " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File ../../software/quartus_blink.hex -- setting all initial values to 0" {  } { { "../../../../memory/iram_quartus.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/memory/iram_quartus.vhd" 63 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1646185921883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_n004:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_n004:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_n004.tdf" "mgl_prim2" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/sint/de10_lite/db/altsyncram_n004.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646185922093 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_n004:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_n004:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_n004.tdf" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/sint/de10_lite/db/altsyncram_n004.tdf" 39 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646185922107 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_n004:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_n004:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185922107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185922107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185922107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 822083584 " "Parameter \"NODE_NAME\" = \"822083584\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185922107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1024 " "Parameter \"NUMWORDS\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185922107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185922107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185922107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 10 " "Parameter \"WIDTHAD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646185922107 ""}  } { { "db/altsyncram_n004.tdf" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/sint/de10_lite/db/altsyncram_n004.tdf" 39 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646185922107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_n004:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_n004:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "/home/benitez/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646185922298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_n004:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_n004:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/benitez/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646185922495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_n004:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_n004:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "/home/benitez/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646185922675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionbusmux instructionbusmux:instr_mux " "Elaborating entity \"instructionbusmux\" for hierarchy \"instructionbusmux:instr_mux\"" {  } { { "de0_lite.vhd" "instr_mux" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/sint/de10_lite/de0_lite.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646185922757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmemory dmemory:dmem " "Elaborating entity \"dmemory\" for hierarchy \"dmemory:dmem\"" {  } { { "de0_lite.vhd" "dmem" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/sint/de10_lite/de0_lite.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646185922760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "databusmux databusmux:datamux " "Elaborating entity \"databusmux\" for hierarchy \"databusmux:datamux\"" {  } { { "de0_lite.vhd" "datamux" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/sint/de10_lite/de0_lite.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646185922778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core core:myRiscv " "Elaborating entity \"core\" for hierarchy \"core:myRiscv\"" {  } { { "de0_lite.vhd" "myRiscv" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/sint/de10_lite/de0_lite.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646185922783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr core:myRiscv\|csr:ins_csr " "Elaborating entity \"csr\" for hierarchy \"core:myRiscv\|csr:ins_csr\"" {  } { { "../../../../core/core.vhd" "ins_csr" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/core/core.vhd" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646185922817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iregister core:myRiscv\|iregister:ins_register " "Elaborating entity \"iregister\" for hierarchy \"core:myRiscv\|iregister:ins_register\"" {  } { { "../../../../core/core.vhd" "ins_register" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/core/core.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646185922904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file core:myRiscv\|register_file:registers " "Elaborating entity \"register_file\" for hierarchy \"core:myRiscv\|register_file:registers\"" {  } { { "../../../../core/core.vhd" "registers" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/core/core.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646185922917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder core:myRiscv\|decoder:decoder0 " "Elaborating entity \"decoder\" for hierarchy \"core:myRiscv\|decoder:decoder0\"" {  } { { "../../../../core/core.vhd" "decoder0" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/core/core.vhd" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646185922927 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "dmemory.bus_lag decoder.vhd(15) " "Using initial value X (don't care) for net \"dmemory.bus_lag\" at decoder.vhd(15)" {  } { { "../../../../decoder/decoder.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/decoder/decoder.vhd" 15 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646185922933 "|de0_lite|core:myRiscv|decoder:decoder0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA core:myRiscv\|ULA:alu_0 " "Elaborating entity \"ULA\" for hierarchy \"core:myRiscv\|ULA:alu_0\"" {  } { { "../../../../core/core.vhd" "alu_0" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/core/core.vhd" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646185922946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M core:myRiscv\|M:M_0 " "Elaborating entity \"M\" for hierarchy \"core:myRiscv\|M:M_0\"" {  } { { "../../../../core/core.vhd" "M_0" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/core/core.vhd" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646185922955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "quick_naive core:myRiscv\|M:M_0\|quick_naive:quick_div_signed " "Elaborating entity \"quick_naive\" for hierarchy \"core:myRiscv\|M:M_0\|quick_naive:quick_div_signed\"" {  } { { "../../../../alu/m/M.vhd" "quick_div_signed" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/alu/m/M.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646185922976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iodatabusmux iodatabusmux:io_data_bus_mux " "Elaborating entity \"iodatabusmux\" for hierarchy \"iodatabusmux:io_data_bus_mux\"" {  } { { "de0_lite.vhd" "io_data_bus_mux" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/sint/de10_lite/de0_lite.vhd" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646185923008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nn_accelerator nn_accelerator:my_nn_accelerator " "Elaborating entity \"nn_accelerator\" for hierarchy \"nn_accelerator:my_nn_accelerator\"" {  } { { "de0_lite.vhd" "my_nn_accelerator" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/sint/de10_lite/de0_lite.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646185923016 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "output_0 nn_accelerator.vhd(45) " "Verilog HDL or VHDL warning at nn_accelerator.vhd(45): object \"output_0\" assigned a value but never read" {  } { { "../../nn_accelerator.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/nn_accelerator.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646185923017 "|de0_lite|nn_accelerator:my_nn_accelerator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "output_1 nn_accelerator.vhd(50) " "Verilog HDL or VHDL warning at nn_accelerator.vhd(50): object \"output_1\" assigned a value but never read" {  } { { "../../nn_accelerator.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/nn_accelerator.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646185923017 "|de0_lite|nn_accelerator:my_nn_accelerator"}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "8 32 nn_accelerator.vhd(105) " "VHDL expression error at nn_accelerator.vhd(105): expression has 8 elements, but must have 32 elements" {  } { { "../../nn_accelerator.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/nn_accelerator.vhd" 105 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1646185923018 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "nn_accelerator:my_nn_accelerator " "Can't elaborate user hierarchy \"nn_accelerator:my_nn_accelerator\"" {  } { { "de0_lite.vhd" "my_nn_accelerator" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/nn_accelerator/sint/de10_lite/de0_lite.vhd" 246 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646185923019 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 42 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 42 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "453 " "Peak virtual memory: 453 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646185923659 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar  1 22:52:03 2022 " "Processing ended: Tue Mar  1 22:52:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646185923659 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646185923659 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646185923659 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1646185923659 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 42 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 42 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1646185924359 ""}
