`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 21.15-s080_1
// Generated on: Jun  9 2025 16:44:11 CST (Jun  9 2025 08:44:11 UTC)

module dut_Add_16Ux10U_16U_4(in2, in1, out1);
  input [15:0] in2;
  input [9:0] in1;
  output [15:0] out1;
  wire [15:0] in2;
  wire [9:0] in1;
  wire [15:0] out1;
  wire add_16_23_n_0, add_16_23_n_1, add_16_23_n_2, add_16_23_n_3,
       add_16_23_n_4, add_16_23_n_5, add_16_23_n_6, add_16_23_n_7;
  wire add_16_23_n_8, add_16_23_n_9, add_16_23_n_10, add_16_23_n_11,
       add_16_23_n_12, add_16_23_n_13, add_16_23_n_14, add_16_23_n_15;
  wire add_16_23_n_16, add_16_23_n_17, add_16_23_n_18, add_16_23_n_19,
       add_16_23_n_20, add_16_23_n_21, add_16_23_n_22, add_16_23_n_23;
  wire add_16_23_n_24, add_16_23_n_25, add_16_23_n_26, add_16_23_n_27,
       add_16_23_n_28, add_16_23_n_29, add_16_23_n_30, add_16_23_n_31;
  wire add_16_23_n_34, add_16_23_n_35, add_16_23_n_37, add_16_23_n_38,
       add_16_23_n_40, add_16_23_n_42, add_16_23_n_43, add_16_23_n_44;
  wire add_16_23_n_45, add_16_23_n_48, add_16_23_n_49, add_16_23_n_51,
       add_16_23_n_52, add_16_23_n_54, add_16_23_n_55, add_16_23_n_56;
  wire add_16_23_n_60;
  XNOR2X1 add_16_23_g324(.A (in2[15]), .B (add_16_23_n_60), .Y
       (out1[15]));
  XNOR2X1 add_16_23_g325(.A (in2[13]), .B (add_16_23_n_55), .Y
       (out1[13]));
  XNOR2X1 add_16_23_g326(.A (in2[11]), .B (add_16_23_n_56), .Y
       (out1[11]));
  XNOR2X1 add_16_23_g327(.A (in2[14]), .B (add_16_23_n_54), .Y
       (out1[14]));
  NAND2BX1 add_16_23_g328(.AN (add_16_23_n_54), .B (in2[14]), .Y
       (add_16_23_n_60));
  XNOR2X1 add_16_23_g329(.A (in2[10]), .B (add_16_23_n_52), .Y
       (out1[10]));
  XNOR2X1 add_16_23_g330(.A (in2[12]), .B (add_16_23_n_49), .Y
       (out1[12]));
  XNOR2X1 add_16_23_g331(.A (add_16_23_n_22), .B (add_16_23_n_51), .Y
       (out1[9]));
  NAND2BX1 add_16_23_g332(.AN (add_16_23_n_52), .B (in2[10]), .Y
       (add_16_23_n_56));
  NAND2BX1 add_16_23_g333(.AN (add_16_23_n_49), .B (in2[12]), .Y
       (add_16_23_n_55));
  NAND3BXL add_16_23_g334(.AN (add_16_23_n_49), .B (in2[13]), .C
       (in2[12]), .Y (add_16_23_n_54));
  XNOR2X1 add_16_23_g335(.A (add_16_23_n_20), .B (add_16_23_n_48), .Y
       (out1[7]));
  AOI21X1 add_16_23_g336(.A0 (add_16_23_n_21), .A1 (add_16_23_n_45),
       .B0 (add_16_23_n_28), .Y (add_16_23_n_52));
  OAI21X1 add_16_23_g337(.A0 (add_16_23_n_1), .A1 (add_16_23_n_44), .B0
       (add_16_23_n_6), .Y (add_16_23_n_51));
  XNOR2X1 add_16_23_g338(.A (add_16_23_n_19), .B (add_16_23_n_45), .Y
       (out1[8]));
  AOI32X1 add_16_23_g339(.A0 (add_16_23_n_45), .A1 (add_16_23_n_8), .A2
       (add_16_23_n_21), .B0 (add_16_23_n_8), .B1 (add_16_23_n_28), .Y
       (add_16_23_n_49));
  OAI21X1 add_16_23_g340(.A0 (add_16_23_n_2), .A1 (add_16_23_n_43), .B0
       (add_16_23_n_13), .Y (add_16_23_n_48));
  XNOR2X1 add_16_23_g341(.A (add_16_23_n_23), .B (add_16_23_n_43), .Y
       (out1[6]));
  XNOR2X1 add_16_23_g342(.A (add_16_23_n_18), .B (add_16_23_n_42), .Y
       (out1[5]));
  INVX1 add_16_23_g343(.A (add_16_23_n_44), .Y (add_16_23_n_45));
  AOI221X1 add_16_23_g344(.A0 (add_16_23_n_24), .A1 (add_16_23_n_30),
       .B0 (add_16_23_n_24), .B1 (add_16_23_n_40), .C0
       (add_16_23_n_29), .Y (add_16_23_n_44));
  NOR2X1 add_16_23_g345(.A (add_16_23_n_30), .B (add_16_23_n_40), .Y
       (add_16_23_n_43));
  OAI2BB1X1 add_16_23_g346(.A0N (add_16_23_n_4), .A1N (add_16_23_n_38),
       .B0 (add_16_23_n_0), .Y (add_16_23_n_42));
  XNOR2X1 add_16_23_g347(.A (add_16_23_n_26), .B (add_16_23_n_38), .Y
       (out1[4]));
  NOR3BX1 add_16_23_g348(.AN (add_16_23_n_38), .B (add_16_23_n_7), .C
       (add_16_23_n_3), .Y (add_16_23_n_40));
  XNOR2X1 add_16_23_g349(.A (add_16_23_n_25), .B (add_16_23_n_37), .Y
       (out1[3]));
  OAI221X1 add_16_23_g350(.A0 (add_16_23_n_5), .A1 (add_16_23_n_35),
       .B0 (add_16_23_n_11), .B1 (add_16_23_n_5), .C0 (add_16_23_n_17),
       .Y (add_16_23_n_38));
  NAND2X1 add_16_23_g351(.A (add_16_23_n_11), .B (add_16_23_n_35), .Y
       (add_16_23_n_37));
  XNOR2X1 add_16_23_g352(.A (add_16_23_n_27), .B (add_16_23_n_34), .Y
       (out1[2]));
  NAND2BX1 add_16_23_g353(.AN (add_16_23_n_14), .B (add_16_23_n_34), .Y
       (add_16_23_n_35));
  ADDFX1 add_16_23_g354(.A (add_16_23_n_31), .B (in1[1]), .CI (in2[1]),
       .CO (add_16_23_n_34), .S (out1[1]));
  ADDHX1 add_16_23_g355(.A (in2[0]), .B (in1[0]), .CO (add_16_23_n_31),
       .S (out1[0]));
  OAI21X1 add_16_23_g356(.A0 (add_16_23_n_0), .A1 (add_16_23_n_7), .B0
       (add_16_23_n_16), .Y (add_16_23_n_30));
  OAI21X1 add_16_23_g357(.A0 (add_16_23_n_13), .A1 (add_16_23_n_12),
       .B0 (add_16_23_n_9), .Y (add_16_23_n_29));
  OAI21X1 add_16_23_g358(.A0 (add_16_23_n_6), .A1 (add_16_23_n_10), .B0
       (add_16_23_n_15), .Y (add_16_23_n_28));
  NAND2BX1 add_16_23_g359(.AN (add_16_23_n_14), .B (add_16_23_n_11), .Y
       (add_16_23_n_27));
  NAND2X1 add_16_23_g360(.A (add_16_23_n_0), .B (add_16_23_n_4), .Y
       (add_16_23_n_26));
  NAND2BX1 add_16_23_g361(.AN (add_16_23_n_5), .B (add_16_23_n_17), .Y
       (add_16_23_n_25));
  NOR2X1 add_16_23_g362(.A (add_16_23_n_12), .B (add_16_23_n_2), .Y
       (add_16_23_n_24));
  NOR2BX1 add_16_23_g363(.AN (add_16_23_n_13), .B (add_16_23_n_2), .Y
       (add_16_23_n_23));
  NAND2BX1 add_16_23_g364(.AN (add_16_23_n_10), .B (add_16_23_n_15), .Y
       (add_16_23_n_22));
  NOR2X1 add_16_23_g365(.A (add_16_23_n_10), .B (add_16_23_n_1), .Y
       (add_16_23_n_21));
  NAND2BX1 add_16_23_g366(.AN (add_16_23_n_12), .B (add_16_23_n_9), .Y
       (add_16_23_n_20));
  NAND2BX1 add_16_23_g367(.AN (add_16_23_n_1), .B (add_16_23_n_6), .Y
       (add_16_23_n_19));
  NAND2BX1 add_16_23_g368(.AN (add_16_23_n_7), .B (add_16_23_n_16), .Y
       (add_16_23_n_18));
  NAND2X1 add_16_23_g369(.A (in2[3]), .B (in1[3]), .Y (add_16_23_n_17));
  NAND2X1 add_16_23_g370(.A (in2[5]), .B (in1[5]), .Y (add_16_23_n_16));
  NAND2X1 add_16_23_g371(.A (in2[9]), .B (in1[9]), .Y (add_16_23_n_15));
  NOR2X1 add_16_23_g372(.A (in2[2]), .B (in1[2]), .Y (add_16_23_n_14));
  NAND2X1 add_16_23_g373(.A (in2[6]), .B (in1[6]), .Y (add_16_23_n_13));
  NOR2X1 add_16_23_g374(.A (in2[7]), .B (in1[7]), .Y (add_16_23_n_12));
  NAND2X1 add_16_23_g375(.A (in2[2]), .B (in1[2]), .Y (add_16_23_n_11));
  NOR2X1 add_16_23_g376(.A (in2[9]), .B (in1[9]), .Y (add_16_23_n_10));
  INVX1 add_16_23_g377(.A (add_16_23_n_3), .Y (add_16_23_n_4));
  NAND2X1 add_16_23_g378(.A (in2[7]), .B (in1[7]), .Y (add_16_23_n_9));
  AND2XL add_16_23_g379(.A (in2[11]), .B (in2[10]), .Y (add_16_23_n_8));
  NOR2X1 add_16_23_g380(.A (in2[5]), .B (in1[5]), .Y (add_16_23_n_7));
  NAND2X1 add_16_23_g381(.A (in2[8]), .B (in1[8]), .Y (add_16_23_n_6));
  NOR2X1 add_16_23_g382(.A (in2[3]), .B (in1[3]), .Y (add_16_23_n_5));
  NOR2X1 add_16_23_g383(.A (in2[4]), .B (in1[4]), .Y (add_16_23_n_3));
  NOR2X1 add_16_23_g384(.A (in2[6]), .B (in1[6]), .Y (add_16_23_n_2));
  NOR2X1 add_16_23_g385(.A (in2[8]), .B (in1[8]), .Y (add_16_23_n_1));
  NAND2X1 add_16_23_g386(.A (in2[4]), .B (in1[4]), .Y (add_16_23_n_0));
endmodule


