<HTML><HEAD>
<TITLE>Area and delay estimation summary</TITLE></HEAD>
<BODY BGCOLOR="#ffffff"><FONT FACE="Arial"><H1><FONT COLOR="#333399">&gt;: Area and delay estimation summary</FONT></H1>
Compiled for ep2c35f672c6<H2>Area estimation by file</H2>
<TABLE CELLSPACING=5><TR><TH ALIGN=LEFT>File name<TH ALIGN=RIGHT>LUT<TH ALIGN=RIGHT>FF<TH ALIGN=RIGHT>Mem<TH ALIGN=RIGHT>ALUs</TR>
<TR><TD><A HREF="SourceFile2.html">H:\ISEProject\ISEProject.hcc</A></TD><TD ALIGN=RIGHT>5675</TD><TD ALIGN=RIGHT>1684</TD><TD ALIGN=RIGHT>53248</TD><TD ALIGN=RIGHT>10</TD></TR>
<TR><TD><A HREF="SourceFile3.html">H:\de2lib\DE2.hch</A></TD><TD ALIGN=RIGHT>136</TD><TD ALIGN=RIGHT>0</TD><TD ALIGN=RIGHT>0</TD><TD ALIGN=RIGHT>0</TD></TR>
<TR><TD><A HREF="SourceFile0.html">C:\EEE\DK5\PDK\Hardware\Lib\stdlib.hcl</A></TD><TD ALIGN=RIGHT>98</TD><TD ALIGN=RIGHT>0</TD><TD ALIGN=RIGHT>0</TD><TD ALIGN=RIGHT>0</TD></TR>
<TR><TD><A HREF="SourceFile1.html">C:\Users\Christos\Documents\ISEproject\de2lib\de2.hcc</A></TD><TD ALIGN=RIGHT>0</TD><TD ALIGN=RIGHT>7</TD><TD ALIGN=RIGHT>0</TD><TD ALIGN=RIGHT>0</TD></TR>
<TR><TD><B>TOTAL</TD><TD ALIGN=RIGHT><B>5909</TD><TD ALIGN=RIGHT><B>1691</TD><TD ALIGN=RIGHT><B>53248</TD><TD ALIGN=RIGHT><B>10</TD></TR>
</TABLE><H2>Longest paths summary</H2>
<TABLE CELLSPACING=5><TR><TH ALIGN=LEFT>Path<TH ALIGN=RIGHT>Timing for speed grade 6</TR><TR><TD>Maximum logic and routing delay from <B>Flip flop to Flip flop</TD><TD ALIGN=RIGHT>55.90ns</TD>
</TR>
<TR><TD>Maximum logic and routing delay from <B>Flip flop to Pin</TD><TD ALIGN=RIGHT>32.78ns</TD>
</TR>
<TR><TD>Maximum logic and routing delay from <B>Flip flop to RAM</TD><TD ALIGN=RIGHT>10.92ns</TD>
</TR>
<TR><TD>Maximum logic and routing delay from <B>Pin to Flip flop</TD><TD ALIGN=RIGHT>3.69ns</TD>
</TR>
<TR><TD>Maximum logic and routing delay from <B>RAM to Flip flop</TD><TD ALIGN=RIGHT>3.03ns</TD>
</TR>
</TABLE><A HREF="DelayEstimate.html">Detailed path information</A><BR><BR><BR><BR><I>Note: All area and delay estimates given here are approximate.
Longest paths include estimates of both logic and routing delays.
For full information about the size and speed of a design, use the appropriate vendor's
place and route and timing analysis software.</I>
</FONT></BODY></HTML>
