{
  "creator": "Next Generation Place and Route (Version nextpnr-0.8-55-g1d605ed7)",
  "modules": {
    "top": {
      "settings": {
        "route": "00000000000000000000000000000001",
        "router/tmg_ripup": "0 ",
        "router1/useEstimate": "1 ",
        "router1/fullCleanupReroute": "1 ",
        "router1/cleanupReroute": "1 ",
        "place": "00000000000000000000000000000001",
        "placer1/startTemp": "1.000000",
        "placer1/minBelsForGridPick": "64",
        "placer1/netShareWeight": "0.000000",
        "placer1/constraintWeight": "10.000000",
        "placerHeap/cellPlacementTimeout": "8",
        "placerHeap/maxHops": "15",
        "placerHeap/netShareWeight": "0.000000",
        "placerHeap/parallelRefine": "0 ",
        "pack": "00000000000000000000000000000001",
        "synth": "00000000000000000000000000000001",
        "placerHeap/timingWeight": "10 ",
        "placerHeap/exportInitPlacement": " ",
        "placerHeap/legalisationStrategy": "largest-marco",
        "placerHeap/criticalityExponent": "2",
        "placerHeap/alpha": "0.100000",
        "seed": "0011000101000001010110010010011001010011010110001001011110010011",
        "arch.type": " ",
        "arch.name": "ARCHNAME",
        "router": "router1",
        "placer": "heap",
        "auto_freq": "00000000000000000000000000000000",
        "slack_redist_iter": "00000000000000000000000000000000",
        "timing_driven": "00000000000000000000000000000001",
        "target_freq": "12000000.000000",
        "router1/maxIterCnt": "20000",
        "placerHeap/congestionAwareFactor": "0.000000",
        "placerHeap/archConnectivityFactor": "0.000000",
        "placerHeap/seedPlacementStrategy": "graph_grid",
        "placerHeap/beta": "0.900000",
        "constrain-pair": "/home/kelvin/FABulous_fork/myProject/.FABulous/hycube_constrain_pair.inc",
        "fdc.filename": "/home/kelvin/FABulous_fork/myProject/user_design/test.fdc"
      },
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:1.1-124.10",
        "hdlname": "fft_transpose_dfg_0",
        "dynports": "00000000000000000000000000000001"
      },
      "ports": {
      },
      "cells": {
        "inst_i_data_y": {
          "hide_name": 0,
          "type": "IO",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y0/c0.S_IO",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:95.15-95.81",
            "module_not_derived": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "to_fabric": "output"
          },
          "connections": {
            "to_fabric": [ 3219, 3220, 3221, 3222, 3223, 3224, 3225, 3226, 3227, 3228, 3229, 3230, 3231, 3232, 3233, 3234, 3235, 3236, 3237, 3238, 3239, 3240, 3241, 3242, 3243, 3244, 3245, 3246, 3247, 3248, 3249, 3250 ]
          }
        },
        "inst_i_data_x": {
          "hide_name": 0,
          "type": "IO",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y0/c0.S_IO",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:94.15-94.81",
            "module_not_derived": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "to_fabric": "output"
          },
          "connections": {
            "to_fabric": [ 3186, 3187, 3188, 3189, 3190, 3191, 3192, 3193, 3194, 3195, 3196, 3197, 3198, 3199, 3200, 3201, 3202, 3203, 3204, 3205, 3206, 3207, 3208, 3209, 3210, 3211, 3212, 3213, 3214, 3215, 3216, 3217 ]
          }
        },
        "inst_i_conv2_i": {
          "hide_name": 0,
          "type": "IO",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y3/c0.W_IO",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:89.15-89.83",
            "module_not_derived": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "to_fabric": "output"
          },
          "connections": {
            "to_fabric": [ 3153, 3154, 3155, 3156, 3157, 3158, 3159, 3160, 3161, 3162, 3163, 3164, 3165, 3166, 3167, 3168, 3169, 3170, 3171, 3172, 3173, 3174, 3175, 3176, 3177, 3178, 3179, 3180, 3181, 3182, 3183, 3184 ]
          }
        },
        "inst__exclaim_dbg__exclaim_767": {
          "hide_name": 0,
          "type": "IO",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y2/c0.W_IO",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:98.15-98.115",
            "module_not_derived": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "to_fabric": "output"
          },
          "connections": {
            "to_fabric": [ 3120, 3121, 3122, 3123, 3124, 3125, 3126, 3127, 3128, 3129, 3130, 3131, 3132, 3133, 3134, 3135, 3136, 3137, 3138, 3139, 3140, 3141, 3142, 3143, 3144, 3145, 3146, 3147, 3148, 3149, 3150, 3151 ]
          }
        },
        "inst__at___const_fft_reversed": {
          "hide_name": 0,
          "type": "IO",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y1/c0.W_IO",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:80.15-80.113",
            "module_not_derived": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "to_fabric": "output"
          },
          "connections": {
            "to_fabric": [ 3085, 3086, 3087, 3088, 3089, 3090, 3091, 3092, 3093, 3094, 3095, 3096, 3097, 3098, 3099, 3100, 3101, 3102, 3103, 3104, 3105, 3106, 3107, 3108, 3109, 3110, 3111, 3112, 3113, 3114, 3115, 3116 ]
          }
        }
      },
      "netnames": {
        "i_data_y[31]": {
          "hide_name": 0,
          "bits": [ 3250 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:27.17-27.25"
          }
        },
        "i_data_y[30]": {
          "hide_name": 0,
          "bits": [ 3249 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:27.17-27.25"
          }
        },
        "i_data_y[29]": {
          "hide_name": 0,
          "bits": [ 3248 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:27.17-27.25"
          }
        },
        "i_data_y[28]": {
          "hide_name": 0,
          "bits": [ 3247 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:27.17-27.25"
          }
        },
        "i_data_y[27]": {
          "hide_name": 0,
          "bits": [ 3246 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:27.17-27.25"
          }
        },
        "i_data_y[26]": {
          "hide_name": 0,
          "bits": [ 3245 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:27.17-27.25"
          }
        },
        "i_data_y[25]": {
          "hide_name": 0,
          "bits": [ 3244 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:27.17-27.25"
          }
        },
        "i_data_y[24]": {
          "hide_name": 0,
          "bits": [ 3243 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:27.17-27.25"
          }
        },
        "i_data_y[23]": {
          "hide_name": 0,
          "bits": [ 3242 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:27.17-27.25"
          }
        },
        "i_data_y[22]": {
          "hide_name": 0,
          "bits": [ 3241 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:27.17-27.25"
          }
        },
        "i_data_y[21]": {
          "hide_name": 0,
          "bits": [ 3240 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:27.17-27.25"
          }
        },
        "i_data_y[20]": {
          "hide_name": 0,
          "bits": [ 3239 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:27.17-27.25"
          }
        },
        "i_data_y[19]": {
          "hide_name": 0,
          "bits": [ 3238 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:27.17-27.25"
          }
        },
        "i_data_y[18]": {
          "hide_name": 0,
          "bits": [ 3237 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:27.17-27.25"
          }
        },
        "i_data_y[17]": {
          "hide_name": 0,
          "bits": [ 3236 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:27.17-27.25"
          }
        },
        "i_data_y[16]": {
          "hide_name": 0,
          "bits": [ 3235 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:27.17-27.25"
          }
        },
        "i_data_y[15]": {
          "hide_name": 0,
          "bits": [ 3234 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:27.17-27.25"
          }
        },
        "i_data_y[14]": {
          "hide_name": 0,
          "bits": [ 3233 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:27.17-27.25"
          }
        },
        "i_data_y[13]": {
          "hide_name": 0,
          "bits": [ 3232 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:27.17-27.25"
          }
        },
        "i_data_y[12]": {
          "hide_name": 0,
          "bits": [ 3231 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:27.17-27.25"
          }
        },
        "i_data_y[11]": {
          "hide_name": 0,
          "bits": [ 3230 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:27.17-27.25"
          }
        },
        "i_data_y[10]": {
          "hide_name": 0,
          "bits": [ 3229 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:27.17-27.25"
          }
        },
        "i_data_y[9]": {
          "hide_name": 0,
          "bits": [ 3228 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:27.17-27.25"
          }
        },
        "i_data_y[8]": {
          "hide_name": 0,
          "bits": [ 3227 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:27.17-27.25"
          }
        },
        "i_data_y[7]": {
          "hide_name": 0,
          "bits": [ 3226 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:27.17-27.25"
          }
        },
        "i_data_y[6]": {
          "hide_name": 0,
          "bits": [ 3225 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:27.17-27.25"
          }
        },
        "i_data_y[5]": {
          "hide_name": 0,
          "bits": [ 3224 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:27.17-27.25"
          }
        },
        "i_data_y[4]": {
          "hide_name": 0,
          "bits": [ 3223 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:27.17-27.25"
          }
        },
        "i_data_y[3]": {
          "hide_name": 0,
          "bits": [ 3222 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:27.17-27.25"
          }
        },
        "i_data_y[2]": {
          "hide_name": 0,
          "bits": [ 3221 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:27.17-27.25"
          }
        },
        "i_data_y[1]": {
          "hide_name": 0,
          "bits": [ 3220 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:27.17-27.25"
          }
        },
        "i_data_y[0]": {
          "hide_name": 0,
          "bits": [ 3219 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:27.17-27.25"
          }
        },
        "i_data_x[31]": {
          "hide_name": 0,
          "bits": [ 3217 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:26.17-26.25"
          }
        },
        "i_data_x[30]": {
          "hide_name": 0,
          "bits": [ 3216 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:26.17-26.25"
          }
        },
        "i_data_x[29]": {
          "hide_name": 0,
          "bits": [ 3215 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:26.17-26.25"
          }
        },
        "i_data_x[28]": {
          "hide_name": 0,
          "bits": [ 3214 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:26.17-26.25"
          }
        },
        "i_data_x[27]": {
          "hide_name": 0,
          "bits": [ 3213 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:26.17-26.25"
          }
        },
        "i_data_x[26]": {
          "hide_name": 0,
          "bits": [ 3212 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:26.17-26.25"
          }
        },
        "i_data_x[25]": {
          "hide_name": 0,
          "bits": [ 3211 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:26.17-26.25"
          }
        },
        "i_data_x[24]": {
          "hide_name": 0,
          "bits": [ 3210 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:26.17-26.25"
          }
        },
        "i_data_x[23]": {
          "hide_name": 0,
          "bits": [ 3209 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:26.17-26.25"
          }
        },
        "i_data_x[22]": {
          "hide_name": 0,
          "bits": [ 3208 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:26.17-26.25"
          }
        },
        "i_data_x[21]": {
          "hide_name": 0,
          "bits": [ 3207 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:26.17-26.25"
          }
        },
        "i_data_x[20]": {
          "hide_name": 0,
          "bits": [ 3206 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:26.17-26.25"
          }
        },
        "i_data_x[19]": {
          "hide_name": 0,
          "bits": [ 3205 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:26.17-26.25"
          }
        },
        "i_data_x[18]": {
          "hide_name": 0,
          "bits": [ 3204 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:26.17-26.25"
          }
        },
        "i_data_x[17]": {
          "hide_name": 0,
          "bits": [ 3203 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:26.17-26.25"
          }
        },
        "i_data_x[16]": {
          "hide_name": 0,
          "bits": [ 3202 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:26.17-26.25"
          }
        },
        "i_data_x[15]": {
          "hide_name": 0,
          "bits": [ 3201 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:26.17-26.25"
          }
        },
        "i_data_x[14]": {
          "hide_name": 0,
          "bits": [ 3200 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:26.17-26.25"
          }
        },
        "i_data_x[13]": {
          "hide_name": 0,
          "bits": [ 3199 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:26.17-26.25"
          }
        },
        "i_data_x[12]": {
          "hide_name": 0,
          "bits": [ 3198 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:26.17-26.25"
          }
        },
        "i_data_x[11]": {
          "hide_name": 0,
          "bits": [ 3197 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:26.17-26.25"
          }
        },
        "i_data_x[10]": {
          "hide_name": 0,
          "bits": [ 3196 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:26.17-26.25"
          }
        },
        "i_data_x[9]": {
          "hide_name": 0,
          "bits": [ 3195 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:26.17-26.25"
          }
        },
        "i_data_x[8]": {
          "hide_name": 0,
          "bits": [ 3194 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:26.17-26.25"
          }
        },
        "i_data_x[7]": {
          "hide_name": 0,
          "bits": [ 3193 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:26.17-26.25"
          }
        },
        "i_data_x[6]": {
          "hide_name": 0,
          "bits": [ 3192 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:26.17-26.25"
          }
        },
        "i_data_x[5]": {
          "hide_name": 0,
          "bits": [ 3191 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:26.17-26.25"
          }
        },
        "i_data_x[4]": {
          "hide_name": 0,
          "bits": [ 3190 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:26.17-26.25"
          }
        },
        "i_data_x[3]": {
          "hide_name": 0,
          "bits": [ 3189 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:26.17-26.25"
          }
        },
        "i_data_x[2]": {
          "hide_name": 0,
          "bits": [ 3188 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:26.17-26.25"
          }
        },
        "i_data_x[1]": {
          "hide_name": 0,
          "bits": [ 3187 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:26.17-26.25"
          }
        },
        "i_data_x[0]": {
          "hide_name": 0,
          "bits": [ 3186 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:26.17-26.25"
          }
        },
        "i_conv2_i[31]": {
          "hide_name": 0,
          "bits": [ 3184 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:23.17-23.26"
          }
        },
        "i_conv2_i[30]": {
          "hide_name": 0,
          "bits": [ 3183 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:23.17-23.26"
          }
        },
        "i_conv2_i[29]": {
          "hide_name": 0,
          "bits": [ 3182 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:23.17-23.26"
          }
        },
        "i_conv2_i[28]": {
          "hide_name": 0,
          "bits": [ 3181 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:23.17-23.26"
          }
        },
        "i_conv2_i[27]": {
          "hide_name": 0,
          "bits": [ 3180 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:23.17-23.26"
          }
        },
        "i_conv2_i[26]": {
          "hide_name": 0,
          "bits": [ 3179 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:23.17-23.26"
          }
        },
        "i_conv2_i[25]": {
          "hide_name": 0,
          "bits": [ 3178 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:23.17-23.26"
          }
        },
        "i_conv2_i[24]": {
          "hide_name": 0,
          "bits": [ 3177 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:23.17-23.26"
          }
        },
        "i_conv2_i[23]": {
          "hide_name": 0,
          "bits": [ 3176 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:23.17-23.26"
          }
        },
        "i_conv2_i[22]": {
          "hide_name": 0,
          "bits": [ 3175 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:23.17-23.26"
          }
        },
        "i_conv2_i[21]": {
          "hide_name": 0,
          "bits": [ 3174 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:23.17-23.26"
          }
        },
        "i_conv2_i[20]": {
          "hide_name": 0,
          "bits": [ 3173 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:23.17-23.26"
          }
        },
        "i_conv2_i[19]": {
          "hide_name": 0,
          "bits": [ 3172 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:23.17-23.26"
          }
        },
        "i_conv2_i[18]": {
          "hide_name": 0,
          "bits": [ 3171 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:23.17-23.26"
          }
        },
        "i_conv2_i[17]": {
          "hide_name": 0,
          "bits": [ 3170 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:23.17-23.26"
          }
        },
        "i_conv2_i[16]": {
          "hide_name": 0,
          "bits": [ 3169 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:23.17-23.26"
          }
        },
        "i_conv2_i[15]": {
          "hide_name": 0,
          "bits": [ 3168 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:23.17-23.26"
          }
        },
        "i_conv2_i[14]": {
          "hide_name": 0,
          "bits": [ 3167 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:23.17-23.26"
          }
        },
        "i_conv2_i[13]": {
          "hide_name": 0,
          "bits": [ 3166 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:23.17-23.26"
          }
        },
        "i_conv2_i[12]": {
          "hide_name": 0,
          "bits": [ 3165 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:23.17-23.26"
          }
        },
        "i_conv2_i[11]": {
          "hide_name": 0,
          "bits": [ 3164 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:23.17-23.26"
          }
        },
        "i_conv2_i[10]": {
          "hide_name": 0,
          "bits": [ 3163 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:23.17-23.26"
          }
        },
        "i_conv2_i[9]": {
          "hide_name": 0,
          "bits": [ 3162 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:23.17-23.26"
          }
        },
        "i_conv2_i[8]": {
          "hide_name": 0,
          "bits": [ 3161 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:23.17-23.26"
          }
        },
        "i_conv2_i[7]": {
          "hide_name": 0,
          "bits": [ 3160 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:23.17-23.26"
          }
        },
        "i_conv2_i[6]": {
          "hide_name": 0,
          "bits": [ 3159 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:23.17-23.26"
          }
        },
        "i_conv2_i[5]": {
          "hide_name": 0,
          "bits": [ 3158 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:23.17-23.26"
          }
        },
        "i_conv2_i[4]": {
          "hide_name": 0,
          "bits": [ 3157 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:23.17-23.26"
          }
        },
        "i_conv2_i[3]": {
          "hide_name": 0,
          "bits": [ 3156 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:23.17-23.26"
          }
        },
        "i_conv2_i[2]": {
          "hide_name": 0,
          "bits": [ 3155 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:23.17-23.26"
          }
        },
        "i_conv2_i[1]": {
          "hide_name": 0,
          "bits": [ 3154 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:23.17-23.26"
          }
        },
        "i_conv2_i[0]": {
          "hide_name": 0,
          "bits": [ 3153 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:23.17-23.26"
          }
        },
        "_exclaim_dbg__exclaim_767[31]": {
          "hide_name": 0,
          "bits": [ 3151 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:29.17-29.42"
          }
        },
        "_exclaim_dbg__exclaim_767[30]": {
          "hide_name": 0,
          "bits": [ 3150 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:29.17-29.42"
          }
        },
        "_exclaim_dbg__exclaim_767[29]": {
          "hide_name": 0,
          "bits": [ 3149 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:29.17-29.42"
          }
        },
        "_exclaim_dbg__exclaim_767[28]": {
          "hide_name": 0,
          "bits": [ 3148 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:29.17-29.42"
          }
        },
        "_exclaim_dbg__exclaim_767[27]": {
          "hide_name": 0,
          "bits": [ 3147 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:29.17-29.42"
          }
        },
        "_exclaim_dbg__exclaim_767[26]": {
          "hide_name": 0,
          "bits": [ 3146 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:29.17-29.42"
          }
        },
        "_exclaim_dbg__exclaim_767[25]": {
          "hide_name": 0,
          "bits": [ 3145 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:29.17-29.42"
          }
        },
        "_exclaim_dbg__exclaim_767[24]": {
          "hide_name": 0,
          "bits": [ 3144 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:29.17-29.42"
          }
        },
        "_exclaim_dbg__exclaim_767[23]": {
          "hide_name": 0,
          "bits": [ 3143 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:29.17-29.42"
          }
        },
        "_exclaim_dbg__exclaim_767[22]": {
          "hide_name": 0,
          "bits": [ 3142 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:29.17-29.42"
          }
        },
        "_exclaim_dbg__exclaim_767[21]": {
          "hide_name": 0,
          "bits": [ 3141 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:29.17-29.42"
          }
        },
        "_exclaim_dbg__exclaim_767[20]": {
          "hide_name": 0,
          "bits": [ 3140 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:29.17-29.42"
          }
        },
        "_exclaim_dbg__exclaim_767[19]": {
          "hide_name": 0,
          "bits": [ 3139 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:29.17-29.42"
          }
        },
        "_exclaim_dbg__exclaim_767[18]": {
          "hide_name": 0,
          "bits": [ 3138 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:29.17-29.42"
          }
        },
        "_exclaim_dbg__exclaim_767[17]": {
          "hide_name": 0,
          "bits": [ 3137 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:29.17-29.42"
          }
        },
        "_exclaim_dbg__exclaim_767[16]": {
          "hide_name": 0,
          "bits": [ 3136 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:29.17-29.42"
          }
        },
        "_exclaim_dbg__exclaim_767[15]": {
          "hide_name": 0,
          "bits": [ 3135 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:29.17-29.42"
          }
        },
        "_exclaim_dbg__exclaim_767[14]": {
          "hide_name": 0,
          "bits": [ 3134 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:29.17-29.42"
          }
        },
        "_exclaim_dbg__exclaim_767[13]": {
          "hide_name": 0,
          "bits": [ 3133 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:29.17-29.42"
          }
        },
        "_exclaim_dbg__exclaim_767[12]": {
          "hide_name": 0,
          "bits": [ 3132 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:29.17-29.42"
          }
        },
        "_exclaim_dbg__exclaim_767[11]": {
          "hide_name": 0,
          "bits": [ 3131 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:29.17-29.42"
          }
        },
        "_exclaim_dbg__exclaim_767[10]": {
          "hide_name": 0,
          "bits": [ 3130 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:29.17-29.42"
          }
        },
        "_exclaim_dbg__exclaim_767[9]": {
          "hide_name": 0,
          "bits": [ 3129 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:29.17-29.42"
          }
        },
        "_exclaim_dbg__exclaim_767[8]": {
          "hide_name": 0,
          "bits": [ 3128 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:29.17-29.42"
          }
        },
        "_exclaim_dbg__exclaim_767[7]": {
          "hide_name": 0,
          "bits": [ 3127 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:29.17-29.42"
          }
        },
        "_exclaim_dbg__exclaim_767[6]": {
          "hide_name": 0,
          "bits": [ 3126 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:29.17-29.42"
          }
        },
        "_exclaim_dbg__exclaim_767[5]": {
          "hide_name": 0,
          "bits": [ 3125 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:29.17-29.42"
          }
        },
        "_exclaim_dbg__exclaim_767[4]": {
          "hide_name": 0,
          "bits": [ 3124 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:29.17-29.42"
          }
        },
        "_exclaim_dbg__exclaim_767[3]": {
          "hide_name": 0,
          "bits": [ 3123 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:29.17-29.42"
          }
        },
        "_exclaim_dbg__exclaim_767[2]": {
          "hide_name": 0,
          "bits": [ 3122 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:29.17-29.42"
          }
        },
        "_exclaim_dbg__exclaim_767[1]": {
          "hide_name": 0,
          "bits": [ 3121 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:29.17-29.42"
          }
        },
        "_exclaim_dbg__exclaim_767[0]": {
          "hide_name": 0,
          "bits": [ 3120 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:29.17-29.42"
          }
        },
        "_at___const_fft_reversed[31]": {
          "hide_name": 0,
          "bits": [ 3116 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:17.17-17.41"
          }
        },
        "_at___const_fft_reversed[30]": {
          "hide_name": 0,
          "bits": [ 3115 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:17.17-17.41"
          }
        },
        "_at___const_fft_reversed[29]": {
          "hide_name": 0,
          "bits": [ 3114 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:17.17-17.41"
          }
        },
        "_at___const_fft_reversed[28]": {
          "hide_name": 0,
          "bits": [ 3113 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:17.17-17.41"
          }
        },
        "_at___const_fft_reversed[27]": {
          "hide_name": 0,
          "bits": [ 3112 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:17.17-17.41"
          }
        },
        "_at___const_fft_reversed[26]": {
          "hide_name": 0,
          "bits": [ 3111 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:17.17-17.41"
          }
        },
        "_at___const_fft_reversed[25]": {
          "hide_name": 0,
          "bits": [ 3110 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:17.17-17.41"
          }
        },
        "_at___const_fft_reversed[24]": {
          "hide_name": 0,
          "bits": [ 3109 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:17.17-17.41"
          }
        },
        "_at___const_fft_reversed[23]": {
          "hide_name": 0,
          "bits": [ 3108 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:17.17-17.41"
          }
        },
        "_at___const_fft_reversed[22]": {
          "hide_name": 0,
          "bits": [ 3107 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:17.17-17.41"
          }
        },
        "_at___const_fft_reversed[21]": {
          "hide_name": 0,
          "bits": [ 3106 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:17.17-17.41"
          }
        },
        "_at___const_fft_reversed[20]": {
          "hide_name": 0,
          "bits": [ 3105 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:17.17-17.41"
          }
        },
        "_at___const_fft_reversed[19]": {
          "hide_name": 0,
          "bits": [ 3104 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:17.17-17.41"
          }
        },
        "_at___const_fft_reversed[18]": {
          "hide_name": 0,
          "bits": [ 3103 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:17.17-17.41"
          }
        },
        "_at___const_fft_reversed[17]": {
          "hide_name": 0,
          "bits": [ 3102 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:17.17-17.41"
          }
        },
        "_at___const_fft_reversed[16]": {
          "hide_name": 0,
          "bits": [ 3101 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:17.17-17.41"
          }
        },
        "_at___const_fft_reversed[15]": {
          "hide_name": 0,
          "bits": [ 3100 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:17.17-17.41"
          }
        },
        "_at___const_fft_reversed[14]": {
          "hide_name": 0,
          "bits": [ 3099 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:17.17-17.41"
          }
        },
        "_at___const_fft_reversed[13]": {
          "hide_name": 0,
          "bits": [ 3098 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:17.17-17.41"
          }
        },
        "_at___const_fft_reversed[12]": {
          "hide_name": 0,
          "bits": [ 3097 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:17.17-17.41"
          }
        },
        "_at___const_fft_reversed[11]": {
          "hide_name": 0,
          "bits": [ 3096 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:17.17-17.41"
          }
        },
        "_at___const_fft_reversed[10]": {
          "hide_name": 0,
          "bits": [ 3095 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:17.17-17.41"
          }
        },
        "_at___const_fft_reversed[9]": {
          "hide_name": 0,
          "bits": [ 3094 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:17.17-17.41"
          }
        },
        "_at___const_fft_reversed[8]": {
          "hide_name": 0,
          "bits": [ 3093 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:17.17-17.41"
          }
        },
        "_at___const_fft_reversed[7]": {
          "hide_name": 0,
          "bits": [ 3092 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:17.17-17.41"
          }
        },
        "_at___const_fft_reversed[6]": {
          "hide_name": 0,
          "bits": [ 3091 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:17.17-17.41"
          }
        },
        "_at___const_fft_reversed[5]": {
          "hide_name": 0,
          "bits": [ 3090 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:17.17-17.41"
          }
        },
        "_at___const_fft_reversed[4]": {
          "hide_name": 0,
          "bits": [ 3089 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:17.17-17.41"
          }
        },
        "_at___const_fft_reversed[3]": {
          "hide_name": 0,
          "bits": [ 3088 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:17.17-17.41"
          }
        },
        "_at___const_fft_reversed[2]": {
          "hide_name": 0,
          "bits": [ 3087 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:17.17-17.41"
          }
        },
        "_at___const_fft_reversed[1]": {
          "hide_name": 0,
          "bits": [ 3086 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:17.17-17.41"
          }
        },
        "_at___const_fft_reversed[0]": {
          "hide_name": 0,
          "bits": [ 3085 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/kelvin/FABulous_fork/myProject/PnR/generated_verilog/fft_transpose/Loop0_fft_transpose_dfg_0.v:17.17-17.41"
          }
        }
      }
    }
  }
}
