--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml spi_96_bit_test.twx spi_96_bit_test.ncd -o
spi_96_bit_test.twr spi_96_bit_test.pcf

Design file:              spi_96_bit_test.ncd
Physical constraint file: spi_96_bit_test.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock i_Clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
dead_end    |    9.252(R)|      SLOW  |   -0.539(R)|      SLOW  |i_Clk_BUFGP       |   0.000|
dead_endx   |   12.290(R)|      SLOW  |   -1.029(R)|      FAST  |i_Clk_BUFGP       |   0.000|
dead_endy   |   10.666(R)|      SLOW  |   -1.361(R)|      FAST  |i_Clk_BUFGP       |   0.000|
i_Rst_L     |    8.256(R)|      SLOW  |   -0.120(R)|      SLOW  |i_Clk_BUFGP       |   0.000|
i_Tx_DV     |    8.858(R)|      SLOW  |    0.015(R)|      SLOW  |i_Clk_BUFGP       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock i_SPI_Clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
i_SPI_CS_n  |    4.924(R)|      SLOW  |   -0.653(R)|      FAST  |i_SPI_Clk_BUFGP   |   0.000|
i_SPI_MOSI  |    3.005(R)|      SLOW  |   -1.178(R)|      FAST  |i_SPI_Clk_BUFGP   |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock i_Clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
o_RX_Byte<0>|         8.756(R)|      SLOW  |         3.550(R)|      FAST  |i_Clk_BUFGP       |   0.000|
o_RX_Byte<1>|         8.827(R)|      SLOW  |         3.611(R)|      FAST  |i_Clk_BUFGP       |   0.000|
o_RX_Byte<2>|         8.806(R)|      SLOW  |         3.600(R)|      FAST  |i_Clk_BUFGP       |   0.000|
o_RX_Byte<3>|         8.623(R)|      SLOW  |         3.503(R)|      FAST  |i_Clk_BUFGP       |   0.000|
o_RX_Byte<4>|         8.711(R)|      SLOW  |         3.519(R)|      FAST  |i_Clk_BUFGP       |   0.000|
o_RX_Byte<5>|         8.680(R)|      SLOW  |         3.503(R)|      FAST  |i_Clk_BUFGP       |   0.000|
o_RX_Byte<6>|         8.750(R)|      SLOW  |         3.552(R)|      FAST  |i_Clk_BUFGP       |   0.000|
o_RX_Byte<7>|         8.716(R)|      SLOW  |         3.518(R)|      FAST  |i_Clk_BUFGP       |   0.000|
o_RX_DV     |         8.646(R)|      SLOW  |         3.555(R)|      FAST  |i_Clk_BUFGP       |   0.000|
o_TX_sent   |         8.871(R)|      SLOW  |         3.672(R)|      FAST  |i_Clk_BUFGP       |   0.000|
o_Tx_Active |         8.677(R)|      SLOW  |         3.542(R)|      FAST  |i_Clk_BUFGP       |   0.000|
o_Tx_Done   |         9.492(R)|      SLOW  |         4.102(R)|      FAST  |i_Clk_BUFGP       |   0.000|
o_Tx_Serial |         9.516(R)|      SLOW  |         4.075(R)|      FAST  |i_Clk_BUFGP       |   0.000|
pin1        |         8.704(R)|      SLOW  |         3.542(R)|      FAST  |i_Clk_BUFGP       |   0.000|
pin1x       |         9.676(R)|      SLOW  |         4.153(R)|      FAST  |i_Clk_BUFGP       |   0.000|
pin1y       |         9.820(R)|      SLOW  |         4.137(R)|      FAST  |i_Clk_BUFGP       |   0.000|
pin2        |         9.690(R)|      SLOW  |         4.249(R)|      FAST  |i_Clk_BUFGP       |   0.000|
pin2x       |         9.695(R)|      SLOW  |         4.172(R)|      FAST  |i_Clk_BUFGP       |   0.000|
pin2y       |         9.719(R)|      SLOW  |         4.100(R)|      FAST  |i_Clk_BUFGP       |   0.000|
pulses      |         8.873(R)|      SLOW  |         3.637(R)|      FAST  |i_Clk_BUFGP       |   0.000|
pulses_x    |         9.294(R)|      SLOW  |         3.941(R)|      FAST  |i_Clk_BUFGP       |   0.000|
pulses_y    |         9.219(R)|      SLOW  |         3.845(R)|      FAST  |i_Clk_BUFGP       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock i_Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_Clk          |   73.623|         |         |         |
i_SPI_Clk      |    6.155|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock i_SPI_Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_SPI_Clk      |    2.699|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
i_SPI_CS_n     |o_SPI_MISO     |    7.457|
---------------+---------------+---------+


Analysis completed Tue Sep 12 15:27:56 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4616 MB



