/* Generated by Yosys 0.38 (git sha1 543faed9c8c, clang++ 17.0.6 -fPIC -Os) */

module Pipeline_top(clk, rst);
  input clk;
  wire clk;
  input rst;
  wire rst;
endmodule
