

================================================================
== Vivado HLS Report for 'add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_s'
================================================================
* Date:           Tue Jul 30 11:16:17 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 2.78 ns | 2.303 ns |   0.35 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4099|     4099| 11.387 us | 11.387 us |  4099|  4099|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- AddLoop  |     4097|     4097|         3|          1|          1|  4096|    yes   |
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1669, i32 0, i32 0, [1 x i8]* @p_str1670, [1 x i8]* @p_str1671, [1 x i8]* @p_str1672, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1673, [1 x i8]* @p_str1674)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1662, i32 0, i32 0, [1 x i8]* @p_str1663, [1 x i8]* @p_str1664, [1 x i8]* @p_str1665, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1666, [1 x i8]* @p_str1667)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1655, i32 0, i32 0, [1 x i8]* @p_str1656, [1 x i8]* @p_str1657, [1 x i8]* @p_str1658, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1659, [1 x i8]* @p_str1660)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1648, i32 0, i32 0, [1 x i8]* @p_str1649, [1 x i8]* @p_str1650, [1 x i8]* @p_str1651, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1652, [1 x i8]* @p_str1653)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data2_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1641, i32 0, i32 0, [1 x i8]* @p_str1642, [1 x i8]* @p_str1643, [1 x i8]* @p_str1644, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1645, [1 x i8]* @p_str1646)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data2_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1634, i32 0, i32 0, [1 x i8]* @p_str1635, [1 x i8]* @p_str1636, [1 x i8]* @p_str1637, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1638, [1 x i8]* @p_str1639)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data2_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1627, i32 0, i32 0, [1 x i8]* @p_str1628, [1 x i8]* @p_str1629, [1 x i8]* @p_str1630, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1631, [1 x i8]* @p_str1632)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data2_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1620, i32 0, i32 0, [1 x i8]* @p_str1621, [1 x i8]* @p_str1622, [1 x i8]* @p_str1623, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1624, [1 x i8]* @p_str1625)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data1_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1613, i32 0, i32 0, [1 x i8]* @p_str1614, [1 x i8]* @p_str1615, [1 x i8]* @p_str1616, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1617, [1 x i8]* @p_str1618)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data1_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1606, i32 0, i32 0, [1 x i8]* @p_str1607, [1 x i8]* @p_str1608, [1 x i8]* @p_str1609, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1610, [1 x i8]* @p_str1611)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data1_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1599, i32 0, i32 0, [1 x i8]* @p_str1600, [1 x i8]* @p_str1601, [1 x i8]* @p_str1602, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1603, [1 x i8]* @p_str1604)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data1_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1592, i32 0, i32 0, [1 x i8]* @p_str1593, [1 x i8]* @p_str1594, [1 x i8]* @p_str1595, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1596, [1 x i8]* @p_str1597)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.60ns)   --->   "br label %1" [firmware/nnet_utils/nnet_merge_stream.h:15]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.64>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i_0 = phi i13 [ 0, %0 ], [ %i, %AddLoop ]"   --->   Operation 19 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.64ns)   --->   "%icmp_ln15 = icmp eq i13 %i_0, -4096" [firmware/nnet_utils/nnet_merge_stream.h:15]   --->   Operation 20 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096)"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.54ns)   --->   "%i = add i13 %i_0, 1" [firmware/nnet_utils/nnet_merge_stream.h:15]   --->   Operation 22 'add' 'i' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %icmp_ln15, label %2, label %AddLoop" [firmware/nnet_utils/nnet_merge_stream.h:15]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.30>
ST_3 : Operation 24 [1/1] (1.21ns)   --->   "%empty_352 = call { i8, i8, i8, i8 } @_ssdm_op_Read.ap_fifo.volatile.i8P.i8P.i8P.i8P(i8* %data1_V_data_0_V, i8* %data1_V_data_1_V, i8* %data1_V_data_2_V, i8* %data1_V_data_3_V)" [firmware/nnet_utils/nnet_merge_stream.h:18]   --->   Operation 24 'read' 'empty_352' <Predicate = (!icmp_ln15)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_data_0_V = extractvalue { i8, i8, i8, i8 } %empty_352, 0" [firmware/nnet_utils/nnet_merge_stream.h:18]   --->   Operation 25 'extractvalue' 'tmp_data_0_V' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_data_1_V = extractvalue { i8, i8, i8, i8 } %empty_352, 1" [firmware/nnet_utils/nnet_merge_stream.h:18]   --->   Operation 26 'extractvalue' 'tmp_data_1_V' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_data_2_V = extractvalue { i8, i8, i8, i8 } %empty_352, 2" [firmware/nnet_utils/nnet_merge_stream.h:18]   --->   Operation 27 'extractvalue' 'tmp_data_2_V' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_data_3_V = extractvalue { i8, i8, i8, i8 } %empty_352, 3" [firmware/nnet_utils/nnet_merge_stream.h:18]   --->   Operation 28 'extractvalue' 'tmp_data_3_V' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.21ns)   --->   "%empty_353 = call { i8, i8, i8, i8 } @_ssdm_op_Read.ap_fifo.volatile.i8P.i8P.i8P.i8P(i8* %data2_V_data_0_V, i8* %data2_V_data_1_V, i8* %data2_V_data_2_V, i8* %data2_V_data_3_V)" [firmware/nnet_utils/nnet_merge_stream.h:19]   --->   Operation 29 'read' 'empty_353' <Predicate = (!icmp_ln15)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_data_0_V_44 = extractvalue { i8, i8, i8, i8 } %empty_353, 0" [firmware/nnet_utils/nnet_merge_stream.h:19]   --->   Operation 30 'extractvalue' 'tmp_data_0_V_44' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_data_1_V_40 = extractvalue { i8, i8, i8, i8 } %empty_353, 1" [firmware/nnet_utils/nnet_merge_stream.h:19]   --->   Operation 31 'extractvalue' 'tmp_data_1_V_40' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_data_2_V_40 = extractvalue { i8, i8, i8, i8 } %empty_353, 2" [firmware/nnet_utils/nnet_merge_stream.h:19]   --->   Operation 32 'extractvalue' 'tmp_data_2_V_40' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_data_3_V_40 = extractvalue { i8, i8, i8, i8 } %empty_353, 3" [firmware/nnet_utils/nnet_merge_stream.h:19]   --->   Operation 33 'extractvalue' 'tmp_data_3_V_40' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i8 %tmp_data_0_V to i9" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 34 'sext' 'sext_ln703' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln703_2667 = sext i8 %tmp_data_0_V_44 to i9" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 35 'sext' 'sext_ln703_2667' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.48ns)   --->   "%add_ln1192 = add nsw i9 %sext_ln703_2667, %sext_ln703" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 36 'add' 'add_ln1192' <Predicate = (!icmp_ln15)> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_4852 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln1192, i32 8)" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 37 'bitselect' 'tmp_4852' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.48ns)   --->   "%add_ln703 = add i8 %tmp_data_0_V, %tmp_data_0_V_44" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 38 'add' 'add_ln703' <Predicate = (!icmp_ln15)> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_4853 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln703, i32 7)" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 39 'bitselect' 'tmp_4853' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%xor_ln786 = xor i1 %tmp_4853, true" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 40 'xor' 'xor_ln786' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%and_ln786 = and i1 %tmp_4852, %xor_ln786" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 41 'and' 'and_ln786' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_0_V_45)   --->   "%xor_ln340_1945 = xor i1 %tmp_4852, %tmp_4853" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 42 'xor' 'xor_ln340_1945' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_0_V_45)   --->   "%xor_ln340 = xor i1 %tmp_4852, true" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 43 'xor' 'xor_ln340' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_0_V_45)   --->   "%or_ln340 = or i1 %tmp_4853, %xor_ln340" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 44 'or' 'or_ln340' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_0_V_45)   --->   "%select_ln340 = select i1 %xor_ln340_1945, i8 127, i8 %add_ln703" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 45 'select' 'select_ln340' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln388 = select i1 %and_ln786, i8 -128, i8 %add_ln703" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 46 'select' 'select_ln388' <Predicate = (!icmp_ln15)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.30ns) (out node of the LUT)   --->   "%tmp_data_0_V_45 = select i1 %or_ln340, i8 %select_ln340, i8 %select_ln388" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 47 'select' 'tmp_data_0_V_45' <Predicate = (!icmp_ln15)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln703_2668 = sext i8 %tmp_data_1_V to i9" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 48 'sext' 'sext_ln703_2668' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln703_2669 = sext i8 %tmp_data_1_V_40 to i9" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 49 'sext' 'sext_ln703_2669' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.48ns)   --->   "%add_ln1192_1471 = add nsw i9 %sext_ln703_2669, %sext_ln703_2668" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 50 'add' 'add_ln1192_1471' <Predicate = (!icmp_ln15)> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_4854 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln1192_1471, i32 8)" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 51 'bitselect' 'tmp_4854' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.48ns)   --->   "%add_ln703_1363 = add i8 %tmp_data_1_V, %tmp_data_1_V_40" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 52 'add' 'add_ln703_1363' <Predicate = (!icmp_ln15)> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_4855 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln703_1363, i32 7)" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 53 'bitselect' 'tmp_4855' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_1)   --->   "%xor_ln786_1 = xor i1 %tmp_4855, true" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 54 'xor' 'xor_ln786_1' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_1)   --->   "%and_ln786_1396 = and i1 %tmp_4854, %xor_ln786_1" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 55 'and' 'and_ln786_1396' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_1_V_41)   --->   "%xor_ln340_1946 = xor i1 %tmp_4854, %tmp_4855" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 56 'xor' 'xor_ln340_1946' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_1_V_41)   --->   "%xor_ln340_1 = xor i1 %tmp_4854, true" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 57 'xor' 'xor_ln340_1' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_1_V_41)   --->   "%or_ln340_1415 = or i1 %tmp_4855, %xor_ln340_1" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 58 'or' 'or_ln340_1415' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_1_V_41)   --->   "%select_ln340_1 = select i1 %xor_ln340_1946, i8 127, i8 %add_ln703_1363" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 59 'select' 'select_ln340_1' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln388_1 = select i1 %and_ln786_1396, i8 -128, i8 %add_ln703_1363" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 60 'select' 'select_ln388_1' <Predicate = (!icmp_ln15)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.30ns) (out node of the LUT)   --->   "%tmp_data_1_V_41 = select i1 %or_ln340_1415, i8 %select_ln340_1, i8 %select_ln388_1" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 61 'select' 'tmp_data_1_V_41' <Predicate = (!icmp_ln15)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln703_2670 = sext i8 %tmp_data_2_V to i9" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 62 'sext' 'sext_ln703_2670' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln703_2671 = sext i8 %tmp_data_2_V_40 to i9" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 63 'sext' 'sext_ln703_2671' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.48ns)   --->   "%add_ln1192_1472 = add nsw i9 %sext_ln703_2670, %sext_ln703_2671" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 64 'add' 'add_ln1192_1472' <Predicate = (!icmp_ln15)> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_4856 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln1192_1472, i32 8)" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 65 'bitselect' 'tmp_4856' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.48ns)   --->   "%add_ln703_1364 = add i8 %tmp_data_2_V_40, %tmp_data_2_V" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 66 'add' 'add_ln703_1364' <Predicate = (!icmp_ln15)> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_4857 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln703_1364, i32 7)" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 67 'bitselect' 'tmp_4857' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_2)   --->   "%xor_ln786_2 = xor i1 %tmp_4857, true" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 68 'xor' 'xor_ln786_2' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_2)   --->   "%and_ln786_1397 = and i1 %tmp_4856, %xor_ln786_2" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 69 'and' 'and_ln786_1397' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_2_V_41)   --->   "%xor_ln340_1947 = xor i1 %tmp_4856, %tmp_4857" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 70 'xor' 'xor_ln340_1947' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_2_V_41)   --->   "%xor_ln340_2 = xor i1 %tmp_4856, true" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 71 'xor' 'xor_ln340_2' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_2_V_41)   --->   "%or_ln340_1416 = or i1 %tmp_4857, %xor_ln340_2" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 72 'or' 'or_ln340_1416' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_2_V_41)   --->   "%select_ln340_2 = select i1 %xor_ln340_1947, i8 127, i8 %add_ln703_1364" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 73 'select' 'select_ln340_2' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln388_2 = select i1 %and_ln786_1397, i8 -128, i8 %add_ln703_1364" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 74 'select' 'select_ln388_2' <Predicate = (!icmp_ln15)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.30ns) (out node of the LUT)   --->   "%tmp_data_2_V_41 = select i1 %or_ln340_1416, i8 %select_ln340_2, i8 %select_ln388_2" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 75 'select' 'tmp_data_2_V_41' <Predicate = (!icmp_ln15)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln703_2672 = sext i8 %tmp_data_3_V to i9" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 76 'sext' 'sext_ln703_2672' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln703_2673 = sext i8 %tmp_data_3_V_40 to i9" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 77 'sext' 'sext_ln703_2673' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.48ns)   --->   "%add_ln1192_1473 = add nsw i9 %sext_ln703_2672, %sext_ln703_2673" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 78 'add' 'add_ln1192_1473' <Predicate = (!icmp_ln15)> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_4858 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln1192_1473, i32 8)" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 79 'bitselect' 'tmp_4858' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.48ns)   --->   "%add_ln703_1365 = add i8 %tmp_data_3_V_40, %tmp_data_3_V" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 80 'add' 'add_ln703_1365' <Predicate = (!icmp_ln15)> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_4859 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln703_1365, i32 7)" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 81 'bitselect' 'tmp_4859' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_3)   --->   "%xor_ln786_3 = xor i1 %tmp_4859, true" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 82 'xor' 'xor_ln786_3' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_3)   --->   "%and_ln786_1398 = and i1 %tmp_4858, %xor_ln786_3" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 83 'and' 'and_ln786_1398' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_3_V_41)   --->   "%xor_ln340_1948 = xor i1 %tmp_4858, %tmp_4859" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 84 'xor' 'xor_ln340_1948' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_3_V_41)   --->   "%xor_ln340_3 = xor i1 %tmp_4858, true" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 85 'xor' 'xor_ln340_3' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_3_V_41)   --->   "%or_ln340_1417 = or i1 %tmp_4859, %xor_ln340_3" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 86 'or' 'or_ln340_1417' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_3_V_41)   --->   "%select_ln340_3 = select i1 %xor_ln340_1948, i8 127, i8 %add_ln703_1365" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 87 'select' 'select_ln340_3' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln388_3 = select i1 %and_ln786_1398, i8 -128, i8 %add_ln703_1365" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 88 'select' 'select_ln388_3' <Predicate = (!icmp_ln15)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.30ns) (out node of the LUT)   --->   "%tmp_data_3_V_41 = select i1 %or_ln340_1417, i8 %select_ln340_3, i8 %select_ln388_3" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 89 'select' 'tmp_data_3_V_41' <Predicate = (!icmp_ln15)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.21>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str110) nounwind" [firmware/nnet_utils/nnet_merge_stream.h:15]   --->   Operation 90 'specloopname' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str110)" [firmware/nnet_utils/nnet_merge_stream.h:15]   --->   Operation 91 'specregionbegin' 'tmp' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str38) nounwind" [firmware/nnet_utils/nnet_merge_stream.h:16]   --->   Operation 92 'specpipeline' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P.i8P.i8P.i8P(i8* %res_V_data_0_V, i8* %res_V_data_1_V, i8* %res_V_data_2_V, i8* %res_V_data_3_V, i8 %tmp_data_0_V_45, i8 %tmp_data_1_V_41, i8 %tmp_data_2_V_41, i8 %tmp_data_3_V_41)" [firmware/nnet_utils/nnet_merge_stream.h:29]   --->   Operation 93 'write' <Predicate = (!icmp_ln15)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%empty_354 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str110, i32 %tmp)" [firmware/nnet_utils/nnet_merge_stream.h:30]   --->   Operation 94 'specregionend' 'empty_354' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "br label %1" [firmware/nnet_utils/nnet_merge_stream.h:15]   --->   Operation 95 'br' <Predicate = (!icmp_ln15)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_merge_stream.h:31]   --->   Operation 96 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 2.78ns, clock uncertainty: 0.347ns.

 <State 1>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', firmware/nnet_utils/nnet_merge_stream.h:15) [27]  (0.603 ns)

 <State 2>: 0.64ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', firmware/nnet_utils/nnet_merge_stream.h:15) [27]  (0 ns)
	'icmp' operation ('icmp_ln15', firmware/nnet_utils/nnet_merge_stream.h:15) [28]  (0.64 ns)

 <State 3>: 2.3ns
The critical path consists of the following:
	fifo read on port 'data1_V_data_0_V' (firmware/nnet_utils/nnet_merge_stream.h:18) [36]  (1.22 ns)
	'add' operation ('add_ln703', firmware/nnet_utils/nnet_merge_stream.h:26) [50]  (0.481 ns)
	'select' operation ('select_ln388', firmware/nnet_utils/nnet_merge_stream.h:26) [58]  (0.303 ns)
	'select' operation ('tmp.data[0].V', firmware/nnet_utils/nnet_merge_stream.h:26) [59]  (0.303 ns)

 <State 4>: 1.22ns
The critical path consists of the following:
	fifo write on port 'res_V_data_0_V' (firmware/nnet_utils/nnet_merge_stream.h:29) [102]  (1.22 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
