--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml cnc2.twx
cnc2.ncd -o cnc2.twr cnc2.pcf -ucf cnc2.ucf

Design file:              cnc2.ncd
Physical constraint file: cnc2.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 577057365 paths analyzed, 17334 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.233ns.
--------------------------------------------------------------------------------

Paths for end point SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_235 (SLICE_X2Y3.B1), 372205 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_6 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_235 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.177ns (Levels of Logic = 9)
  Clock Path Skew:      -0.021ns (0.710 - 0.731)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_6 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_235
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y48.CQ       Tcko                  0.391   DDA_Partition_1/m_DDATimeBase<7>
                                                       DDA_Partition_1/m_DDATimeBase_6
    SLICE_X18Y47.C3      net (fanout=17)       2.066   DDA_Partition_1/m_DDATimeBase<6>
    SLICE_X18Y47.COUT    Topcyc                0.295   RemoteIO_Partition_1/NBusStop/m_XmtDataIn_56
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_lut<9>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X18Y48.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X18Y48.BMUX    Tcinb                 0.260   RemoteIO_Partition_1/NBusStop/m_XmtDataIn_63
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
    SLICE_X16Y50.B2      net (fanout=1)        0.855   DDA_Partition_1/Controller/m_DDACountChkValue<13>
    SLICE_X16Y50.COUT    Topcyb                0.380   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X16Y51.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X16Y51.AMUX    Tcina                 0.212   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X12Y46.B1      net (fanout=146)      1.158   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X12Y46.DMUX    Topbd                 0.571   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1911
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X16Y47.B1      net (fanout=1)        1.025   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<11>
    SLICE_X16Y47.COUT    Topcyb                0.380   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X16Y48.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X16Y48.BMUX    Tcinb                 0.268   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>11
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>12_cy
    SLICE_X5Y4.C1        net (fanout=395)      5.614   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X5Y4.C         Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<307>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn161
    SLICE_X2Y3.B1        net (fanout=16)       1.093   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<19>
    SLICE_X2Y3.CLK       Tas                   0.341   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<240>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[6][23]_m_DataIn[23]_mux_10_OUT111
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_235
    -------------------------------------------------  ---------------------------
    Total                                     15.177ns (3.357ns logic, 11.820ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.812ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_6 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_235 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.132ns (Levels of Logic = 9)
  Clock Path Skew:      -0.021ns (0.710 - 0.731)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_6 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_235
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y48.CQ       Tcko                  0.391   DDA_Partition_1/m_DDATimeBase<7>
                                                       DDA_Partition_1/m_DDATimeBase_6
    SLICE_X18Y47.C3      net (fanout=17)       2.066   DDA_Partition_1/m_DDATimeBase<6>
    SLICE_X18Y47.COUT    Topcyc                0.295   RemoteIO_Partition_1/NBusStop/m_XmtDataIn_56
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_lut<9>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X18Y48.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X18Y48.DMUX    Tcind                 0.272   RemoteIO_Partition_1/NBusStop/m_XmtDataIn_63
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
    SLICE_X16Y50.C1      net (fanout=1)        0.898   DDA_Partition_1/Controller/m_DDACountChkValue<15>
    SLICE_X16Y50.COUT    Topcyc                0.280   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lutdi6
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X16Y51.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X16Y51.AMUX    Tcina                 0.212   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X12Y46.B1      net (fanout=146)      1.158   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X12Y46.DMUX    Topbd                 0.571   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1911
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X16Y47.B1      net (fanout=1)        1.025   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<11>
    SLICE_X16Y47.COUT    Topcyb                0.380   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X16Y48.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X16Y48.BMUX    Tcinb                 0.268   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>11
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>12_cy
    SLICE_X5Y4.C1        net (fanout=395)      5.614   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X5Y4.C         Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<307>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn161
    SLICE_X2Y3.B1        net (fanout=16)       1.093   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<19>
    SLICE_X2Y3.CLK       Tas                   0.341   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<240>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[6][23]_m_DataIn[23]_mux_10_OUT111
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_235
    -------------------------------------------------  ---------------------------
    Total                                     15.132ns (3.269ns logic, 11.863ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.815ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_6 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_235 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.129ns (Levels of Logic = 9)
  Clock Path Skew:      -0.021ns (0.710 - 0.731)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_6 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_235
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y48.CQ       Tcko                  0.391   DDA_Partition_1/m_DDATimeBase<7>
                                                       DDA_Partition_1/m_DDATimeBase_6
    SLICE_X18Y47.C3      net (fanout=17)       2.066   DDA_Partition_1/m_DDATimeBase<6>
    SLICE_X18Y47.COUT    Topcyc                0.295   RemoteIO_Partition_1/NBusStop/m_XmtDataIn_56
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_lut<9>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X18Y48.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X18Y48.DMUX    Tcind                 0.272   RemoteIO_Partition_1/NBusStop/m_XmtDataIn_63
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
    SLICE_X16Y50.C1      net (fanout=1)        0.898   DDA_Partition_1/Controller/m_DDACountChkValue<15>
    SLICE_X16Y50.COUT    Topcyc                0.277   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lut<6>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X16Y51.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X16Y51.AMUX    Tcina                 0.212   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X12Y46.B1      net (fanout=146)      1.158   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X12Y46.DMUX    Topbd                 0.571   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1911
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X16Y47.B1      net (fanout=1)        1.025   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<11>
    SLICE_X16Y47.COUT    Topcyb                0.380   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X16Y48.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X16Y48.BMUX    Tcinb                 0.268   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>11
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>12_cy
    SLICE_X5Y4.C1        net (fanout=395)      5.614   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X5Y4.C         Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<307>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn161
    SLICE_X2Y3.B1        net (fanout=16)       1.093   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<19>
    SLICE_X2Y3.CLK       Tas                   0.341   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<240>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[6][23]_m_DataIn[23]_mux_10_OUT111
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_235
    -------------------------------------------------  ---------------------------
    Total                                     15.129ns (3.266ns logic, 11.863ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------

Paths for end point SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_211 (SLICE_X1Y3.B3), 372205 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.924ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_6 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_211 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.019ns (Levels of Logic = 9)
  Clock Path Skew:      -0.022ns (0.709 - 0.731)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_6 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_211
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y48.CQ       Tcko                  0.391   DDA_Partition_1/m_DDATimeBase<7>
                                                       DDA_Partition_1/m_DDATimeBase_6
    SLICE_X18Y47.C3      net (fanout=17)       2.066   DDA_Partition_1/m_DDATimeBase<6>
    SLICE_X18Y47.COUT    Topcyc                0.295   RemoteIO_Partition_1/NBusStop/m_XmtDataIn_56
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_lut<9>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X18Y48.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X18Y48.BMUX    Tcinb                 0.260   RemoteIO_Partition_1/NBusStop/m_XmtDataIn_63
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
    SLICE_X16Y50.B2      net (fanout=1)        0.855   DDA_Partition_1/Controller/m_DDACountChkValue<13>
    SLICE_X16Y50.COUT    Topcyb                0.380   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X16Y51.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X16Y51.AMUX    Tcina                 0.212   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X12Y46.B1      net (fanout=146)      1.158   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X12Y46.DMUX    Topbd                 0.571   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1911
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X16Y47.B1      net (fanout=1)        1.025   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<11>
    SLICE_X16Y47.COUT    Topcyb                0.380   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X16Y48.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X16Y48.BMUX    Tcinb                 0.268   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>11
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>12_cy
    SLICE_X5Y4.C1        net (fanout=395)      5.614   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X5Y4.C         Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<307>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn161
    SLICE_X1Y3.B3        net (fanout=16)       0.954   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<19>
    SLICE_X1Y3.CLK       Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<216>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[7][23]_m_DataIn[23]_mux_9_OUT111
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_211
    -------------------------------------------------  ---------------------------
    Total                                     15.019ns (3.338ns logic, 11.681ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.969ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_6 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_211 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.974ns (Levels of Logic = 9)
  Clock Path Skew:      -0.022ns (0.709 - 0.731)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_6 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_211
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y48.CQ       Tcko                  0.391   DDA_Partition_1/m_DDATimeBase<7>
                                                       DDA_Partition_1/m_DDATimeBase_6
    SLICE_X18Y47.C3      net (fanout=17)       2.066   DDA_Partition_1/m_DDATimeBase<6>
    SLICE_X18Y47.COUT    Topcyc                0.295   RemoteIO_Partition_1/NBusStop/m_XmtDataIn_56
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_lut<9>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X18Y48.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X18Y48.DMUX    Tcind                 0.272   RemoteIO_Partition_1/NBusStop/m_XmtDataIn_63
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
    SLICE_X16Y50.C1      net (fanout=1)        0.898   DDA_Partition_1/Controller/m_DDACountChkValue<15>
    SLICE_X16Y50.COUT    Topcyc                0.280   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lutdi6
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X16Y51.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X16Y51.AMUX    Tcina                 0.212   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X12Y46.B1      net (fanout=146)      1.158   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X12Y46.DMUX    Topbd                 0.571   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1911
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X16Y47.B1      net (fanout=1)        1.025   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<11>
    SLICE_X16Y47.COUT    Topcyb                0.380   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X16Y48.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X16Y48.BMUX    Tcinb                 0.268   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>11
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>12_cy
    SLICE_X5Y4.C1        net (fanout=395)      5.614   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X5Y4.C         Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<307>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn161
    SLICE_X1Y3.B3        net (fanout=16)       0.954   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<19>
    SLICE_X1Y3.CLK       Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<216>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[7][23]_m_DataIn[23]_mux_9_OUT111
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_211
    -------------------------------------------------  ---------------------------
    Total                                     14.974ns (3.250ns logic, 11.724ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.972ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_6 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_211 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.971ns (Levels of Logic = 9)
  Clock Path Skew:      -0.022ns (0.709 - 0.731)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_6 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_211
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y48.CQ       Tcko                  0.391   DDA_Partition_1/m_DDATimeBase<7>
                                                       DDA_Partition_1/m_DDATimeBase_6
    SLICE_X18Y47.C3      net (fanout=17)       2.066   DDA_Partition_1/m_DDATimeBase<6>
    SLICE_X18Y47.COUT    Topcyc                0.295   RemoteIO_Partition_1/NBusStop/m_XmtDataIn_56
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_lut<9>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X18Y48.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X18Y48.DMUX    Tcind                 0.272   RemoteIO_Partition_1/NBusStop/m_XmtDataIn_63
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
    SLICE_X16Y50.C1      net (fanout=1)        0.898   DDA_Partition_1/Controller/m_DDACountChkValue<15>
    SLICE_X16Y50.COUT    Topcyc                0.277   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lut<6>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X16Y51.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X16Y51.AMUX    Tcina                 0.212   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X12Y46.B1      net (fanout=146)      1.158   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X12Y46.DMUX    Topbd                 0.571   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1911
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X16Y47.B1      net (fanout=1)        1.025   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<11>
    SLICE_X16Y47.COUT    Topcyb                0.380   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X16Y48.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X16Y48.BMUX    Tcinb                 0.268   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>11
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>12_cy
    SLICE_X5Y4.C1        net (fanout=395)      5.614   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X5Y4.C         Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<307>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn161
    SLICE_X1Y3.B3        net (fanout=16)       0.954   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<19>
    SLICE_X1Y3.CLK       Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<216>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[7][23]_m_DataIn[23]_mux_9_OUT111
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_211
    -------------------------------------------------  ---------------------------
    Total                                     14.971ns (3.247ns logic, 11.724ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------

Paths for end point SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_259 (SLICE_X3Y5.B5), 372205 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_6 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_259 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.897ns (Levels of Logic = 9)
  Clock Path Skew:      -0.026ns (0.705 - 0.731)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_6 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_259
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y48.CQ       Tcko                  0.391   DDA_Partition_1/m_DDATimeBase<7>
                                                       DDA_Partition_1/m_DDATimeBase_6
    SLICE_X18Y47.C3      net (fanout=17)       2.066   DDA_Partition_1/m_DDATimeBase<6>
    SLICE_X18Y47.COUT    Topcyc                0.295   RemoteIO_Partition_1/NBusStop/m_XmtDataIn_56
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_lut<9>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X18Y48.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X18Y48.BMUX    Tcinb                 0.260   RemoteIO_Partition_1/NBusStop/m_XmtDataIn_63
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
    SLICE_X16Y50.B2      net (fanout=1)        0.855   DDA_Partition_1/Controller/m_DDACountChkValue<13>
    SLICE_X16Y50.COUT    Topcyb                0.380   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X16Y51.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X16Y51.AMUX    Tcina                 0.212   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X12Y46.B1      net (fanout=146)      1.158   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X12Y46.DMUX    Topbd                 0.571   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1911
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X16Y47.B1      net (fanout=1)        1.025   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<11>
    SLICE_X16Y47.COUT    Topcyb                0.380   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X16Y48.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X16Y48.BMUX    Tcinb                 0.268   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>11
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>12_cy
    SLICE_X5Y4.C1        net (fanout=395)      5.614   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X5Y4.C         Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<307>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn161
    SLICE_X3Y5.B5        net (fanout=16)       0.832   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<19>
    SLICE_X3Y5.CLK       Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<264>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[5][23]_m_DataIn[23]_mux_11_OUT111
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_259
    -------------------------------------------------  ---------------------------
    Total                                     14.897ns (3.338ns logic, 11.559ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_6 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_259 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.852ns (Levels of Logic = 9)
  Clock Path Skew:      -0.026ns (0.705 - 0.731)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_6 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_259
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y48.CQ       Tcko                  0.391   DDA_Partition_1/m_DDATimeBase<7>
                                                       DDA_Partition_1/m_DDATimeBase_6
    SLICE_X18Y47.C3      net (fanout=17)       2.066   DDA_Partition_1/m_DDATimeBase<6>
    SLICE_X18Y47.COUT    Topcyc                0.295   RemoteIO_Partition_1/NBusStop/m_XmtDataIn_56
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_lut<9>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X18Y48.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X18Y48.DMUX    Tcind                 0.272   RemoteIO_Partition_1/NBusStop/m_XmtDataIn_63
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
    SLICE_X16Y50.C1      net (fanout=1)        0.898   DDA_Partition_1/Controller/m_DDACountChkValue<15>
    SLICE_X16Y50.COUT    Topcyc                0.280   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lutdi6
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X16Y51.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X16Y51.AMUX    Tcina                 0.212   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X12Y46.B1      net (fanout=146)      1.158   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X12Y46.DMUX    Topbd                 0.571   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1911
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X16Y47.B1      net (fanout=1)        1.025   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<11>
    SLICE_X16Y47.COUT    Topcyb                0.380   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X16Y48.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X16Y48.BMUX    Tcinb                 0.268   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>11
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>12_cy
    SLICE_X5Y4.C1        net (fanout=395)      5.614   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X5Y4.C         Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<307>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn161
    SLICE_X3Y5.B5        net (fanout=16)       0.832   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<19>
    SLICE_X3Y5.CLK       Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<264>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[5][23]_m_DataIn[23]_mux_11_OUT111
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_259
    -------------------------------------------------  ---------------------------
    Total                                     14.852ns (3.250ns logic, 11.602ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_6 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_259 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.849ns (Levels of Logic = 9)
  Clock Path Skew:      -0.026ns (0.705 - 0.731)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_6 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_259
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y48.CQ       Tcko                  0.391   DDA_Partition_1/m_DDATimeBase<7>
                                                       DDA_Partition_1/m_DDATimeBase_6
    SLICE_X18Y47.C3      net (fanout=17)       2.066   DDA_Partition_1/m_DDATimeBase<6>
    SLICE_X18Y47.COUT    Topcyc                0.295   RemoteIO_Partition_1/NBusStop/m_XmtDataIn_56
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_lut<9>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X18Y48.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X18Y48.DMUX    Tcind                 0.272   RemoteIO_Partition_1/NBusStop/m_XmtDataIn_63
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
    SLICE_X16Y50.C1      net (fanout=1)        0.898   DDA_Partition_1/Controller/m_DDACountChkValue<15>
    SLICE_X16Y50.COUT    Topcyc                0.277   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lut<6>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X16Y51.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X16Y51.AMUX    Tcina                 0.212   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X12Y46.B1      net (fanout=146)      1.158   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X12Y46.DMUX    Topbd                 0.571   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1911
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X16Y47.B1      net (fanout=1)        1.025   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<11>
    SLICE_X16Y47.COUT    Topcyb                0.380   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X16Y48.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X16Y48.BMUX    Tcinb                 0.268   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>11
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>12_cy
    SLICE_X5Y4.C1        net (fanout=395)      5.614   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X5Y4.C         Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<307>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn161
    SLICE_X3Y5.B5        net (fanout=16)       0.832   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<19>
    SLICE_X3Y5.CLK       Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<264>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[5][23]_m_DataIn[23]_mux_11_OUT111
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_259
    -------------------------------------------------  ---------------------------
    Total                                     14.849ns (3.247ns logic, 11.602ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point IOENC_Partition_1/G1.Channel[2].Receiver/Controller/m_State_FSM_FFd2 (SLICE_X14Y9.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.378ns (requirement - (clock path skew + uncertainty - data path))
  Source:               IOENC_Partition_1/G1.Channel[2].Receiver/Controller/m_State_FSM_FFd3 (FF)
  Destination:          IOENC_Partition_1/G1.Channel[2].Receiver/Controller/m_State_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.380ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.034 - 0.032)
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: IOENC_Partition_1/G1.Channel[2].Receiver/Controller/m_State_FSM_FFd3 to IOENC_Partition_1/G1.Channel[2].Receiver/Controller/m_State_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y9.BQ       Tcko                  0.198   IOENC_Partition_1/G1.Channel[2].Receiver/Controller/m_State_FSM_FFd3
                                                       IOENC_Partition_1/G1.Channel[2].Receiver/Controller/m_State_FSM_FFd3
    SLICE_X14Y9.A5       net (fanout=4)        0.061   IOENC_Partition_1/G1.Channel[2].Receiver/Controller/m_State_FSM_FFd3
    SLICE_X14Y9.CLK      Tah         (-Th)    -0.121   IOENC_Partition_1/G1.Channel[2].Receiver/Controller/_n0114_inv
                                                       IOENC_Partition_1/G1.Channel[2].Receiver/Controller/m_State_FSM_FFd2-In1
                                                       IOENC_Partition_1/G1.Channel[2].Receiver/Controller/m_State_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.380ns (0.319ns logic, 0.061ns route)
                                                       (83.9% logic, 16.1% route)

--------------------------------------------------------------------------------

Paths for end point DDA_Partition_1/G1.Channel[2].SvoAlarmdFilter/m_stack_11 (SLICE_X14Y16.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DDA_Partition_1/G1.Channel[2].SvoAlarmdFilter/m_stack_10 (FF)
  Destination:          DDA_Partition_1/G1.Channel[2].SvoAlarmdFilter/m_stack_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DDA_Partition_1/G1.Channel[2].SvoAlarmdFilter/m_stack_10 to DDA_Partition_1/G1.Channel[2].SvoAlarmdFilter/m_stack_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y16.CQ      Tcko                  0.200   DDA_Partition_1/G1.Channel[2].SvoAlarmdFilter/m_stack<11>
                                                       DDA_Partition_1/G1.Channel[2].SvoAlarmdFilter/m_stack_10
    SLICE_X14Y16.DX      net (fanout=3)        0.131   DDA_Partition_1/G1.Channel[2].SvoAlarmdFilter/m_stack<10>
    SLICE_X14Y16.CLK     Tckdi       (-Th)    -0.048   DDA_Partition_1/G1.Channel[2].SvoAlarmdFilter/m_stack<11>
                                                       DDA_Partition_1/G1.Channel[2].SvoAlarmdFilter/m_stack_11
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.248ns logic, 0.131ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point Encoder_Partition_1/G1.Channel[2].Receiver/FilterQB/m_stack_4 (SLICE_X22Y15.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.382ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Encoder_Partition_1/G1.Channel[2].Receiver/FilterQB/m_stack_3 (FF)
  Destination:          Encoder_Partition_1/G1.Channel[2].Receiver/FilterQB/m_stack_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.449ns (Levels of Logic = 0)
  Clock Path Skew:      0.067ns (0.370 - 0.303)
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Encoder_Partition_1/G1.Channel[2].Receiver/FilterQB/m_stack_3 to Encoder_Partition_1/G1.Channel[2].Receiver/FilterQB/m_stack_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y16.DQ      Tcko                  0.198   Encoder_Partition_1/G1.Channel[2].Receiver/FilterQB/m_stack<3>
                                                       Encoder_Partition_1/G1.Channel[2].Receiver/FilterQB/m_stack_3
    SLICE_X22Y15.AX      net (fanout=3)        0.203   Encoder_Partition_1/G1.Channel[2].Receiver/FilterQB/m_stack<3>
    SLICE_X22Y15.CLK     Tckdi       (-Th)    -0.048   Encoder_Partition_1/G1.Channel[2].Receiver/FilterQB/m_stack<5>
                                                       Encoder_Partition_1/G1.Channel[2].Receiver/FilterQB/m_stack_4
    -------------------------------------------------  ---------------------------
    Total                                      0.449ns (0.246ns logic, 0.203ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: g_clk_BUFGP/BUFG/I0
  Logical resource: g_clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y16.I0
  Clock network: g_clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram8_RAMD_O/CLK
  Logical resource: DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram8_RAMA/CLK
  Location pin: SLICE_X0Y9.CLK
  Clock network: g_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram8_RAMD_O/CLK
  Logical resource: DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram8_RAMB/CLK
  Location pin: SLICE_X0Y9.CLK
  Clock network: g_clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |   15.233|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 577057365 paths, 0 nets, and 22227 connections

Design statistics:
   Minimum period:  15.233ns{1}   (Maximum frequency:  65.647MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jun 28 12:04:23 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 181 MB



