// Seed: 3728247332
module module_0 (
    output supply1 id_0,
    output wor id_1,
    input wire id_2,
    output wand id_3,
    output wire id_4
);
  logic id_6;
  assign module_1.id_15 = 0;
  parameter id_7 = 1;
endmodule
module module_1 #(
    parameter id_16 = 32'd28
) (
    input supply0 id_0,
    input supply0 id_1,
    output supply0 id_2,
    output supply1 id_3,
    output supply0 id_4,
    input wor id_5,
    input tri0 id_6,
    input tri id_7,
    output tri0 id_8,
    output wire id_9,
    input tri id_10,
    input wor id_11,
    input tri1 id_12,
    output uwire id_13,
    output tri0 id_14,
    output wor id_15,
    input wor _id_16,
    output tri0 id_17
    , id_22,
    output wand id_18,
    output wire id_19,
    output wand id_20
);
  wire [id_16 : -1] id_23;
  module_0 modCall_1 (
      id_20,
      id_17,
      id_1,
      id_2,
      id_9
  );
endmodule
