// Seed: 2897324793
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_5 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    output wor id_1,
    input supply0 id_2,
    input wire id_3,
    input tri1 id_4,
    input wand id_5,
    input tri id_6,
    input tri1 id_7,
    input supply1 id_8
    , id_21,
    input supply1 id_9,
    output uwire id_10,
    input tri id_11,
    output tri id_12,
    input supply1 id_13,
    input tri id_14,
    output uwire id_15,
    input wor id_16,
    output tri1 id_17,
    input wire id_18,
    output supply0 id_19
);
  generate
    if (1) begin
      id_22(
          .id_0(id_15), .id_1(1), .id_2(1), .id_3(""), .id_4(id_7)
      );
    end else wire id_23;
  endgenerate
  module_0(
      id_23, id_21, id_23, id_23, id_21
  );
endmodule
