<html><body><samp><pre>
<!@TC:1663715749>

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M-SP1
Install: C:\Microchip\Libero_SoC_v2022.2\SynplifyPro
OS: Windows 6.2

Hostname: GFLAP319

Implementation : synthesis

# Written on Tue Sep 20 16:15:49 2022

##### DESIGN INFO #######################################################

Top View:                "Timer"
Constraint File(s):      "C:\Users\robin.yuan\OneDrive - General Fusion Inc\Desktop\First_FPGA_TEST\designer\Timer\synthesis.fdc"




##### SUMMARY ############################################################

Found 0 issues in 0 out of 0 constraints


##### DETAILS ############################################################



<a name=clockRelationships48></a>Clock Relationships</a>
*******************

Starting                            Ending                              |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Timer|CLK_LOCKED_inferred_clock     Timer|CLK_LOCKED_inferred_clock     |     10.000           |     No paths         |     No paths         |     No paths                         
===================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


<a name=UnconstrainedStartEndPointsCCK49></a>Unconstrained Start/End Points</a>
******************************

p:CLOCK_50
p:LED
p:reset


<a name=InapplicableconstraintsCCK50></a>Inapplicable constraints</a>
************************

(none)


<a name=ApplicableConstraintsWithIssuesCCK51></a>Applicable constraints with issues</a>
**********************************

(none)


<a name=ConstraintsWithMatchingWildcardExpressionsCCK52></a>Constraints with matching wildcard expressions</a>
**********************************************

(none)


<a name=LibraryReportCCK53></a>Library Report</a>
**************


# End of Constraint Checker Report

</pre></samp></body></html>
