sram_16b_2 10000
GEOMETRY.NONORTHOGONAL
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
GEOMETRY.NONORTHOGONAL
Non-orthogonal shapes are not allowed
WELL.W.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
WELL.W.1
Minimum horizontal width of WELL is 108 nm.
WELL.W.2
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
WELL.W.2
Minimum vertical width of WELL is 54 nm.
WELL.S.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
WELL.S.1
Minimum vertical spacing between WELL layer polygons is 108 nm.
WELL.S.2
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
WELL.S.2
Minimum horizontal spacing between WELL layer polygons is 54 nm.
WELL.A.1A
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
WELL.A.1A
Minimum area of WELL is 5832 nm-sq.
WELL.A.1B
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
WELL.A.1B
Minimum enclosed area of WELL is 5832 nm-sq.
WELL.GATE.EX.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
WELL.GATE.EX.1
Minimum horizontal extension of WELL past GATE (not cut by GCUT layer) is 7 nm
WELL.GATE.EX.2
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
WELL.GATE.EX.2
Minimum vertical extension of WELL past GATE (not cut by GCUT layer)
that does not interact with SRAMDRC, is 7 nm
FIN.W.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
FIN.W.1
Exact vertical FIN width is 7 nm.
FIN.W.2
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
FIN.W.2
Minimum horizontal FIN width is 108 nm.
FIN.S.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
FIN.S.1
Exact vertical FIN pitch is 27 nm. 
FIN.AUX.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
FIN.AUX.1
FIN may not bend.
GATE.W.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
GATE.W.1
Exact horizontal GATE width is 20 nm.
GATE.W.2
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
GATE.W.2
Minimum vertical GATE width is 40 nm.
GATE.S.1
120 120 3 Jun 12 19:53:22 2025                 
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
GATE.S.1
Exact horizontal GATE pitch is 54 nm.
e 1 2
CN sram_16b_2 c 1 0 0 1 0 0 0
50960 39585 50970 39585
50960 39710 50970 39710
e 2 2
51500 39585 51510 39585
51500 39710 51510 39710
e 3 2
52040 39585 52050 39585
52040 39710 52050 39710
e 4 2
52580 39585 52590 39585
52580 39710 52590 39710
e 5 2
53120 39585 53130 39585
53120 39710 53130 39710
e 6 2
53660 39585 53670 39585
53660 39710 53670 39710
e 7 2
54200 39585 54210 39585
54200 39710 54210 39710
e 8 2
54740 39585 54750 39585
54740 39710 54750 39710
e 9 2
50960 56945 50970 56945
50960 57070 50970 57070
e 10 2
51500 56945 51510 56945
51500 57070 51510 57070
e 11 2
52040 56945 52050 56945
52040 57070 52050 57070
e 12 2
52580 56945 52590 56945
52580 57070 52590 57070
e 13 2
53120 56945 53130 56945
53120 57070 53130 57070
e 14 2
53660 56945 53670 56945
53660 57070 53670 57070
e 15 2
54200 56945 54210 56945
54200 57070 54210 57070
e 16 2
54740 56945 54750 56945
54740 57070 54750 57070
e 17 2
50960 74305 50970 74305
50960 74430 50970 74430
e 18 2
51500 74305 51510 74305
51500 74430 51510 74430
e 19 2
52040 74305 52050 74305
52040 74430 52050 74430
e 20 2
52580 74305 52590 74305
52580 74430 52590 74430
e 21 2
53120 74305 53130 74305
53120 74430 53130 74430
e 22 2
53660 74305 53670 74305
53660 74430 53670 74430
e 23 2
54200 74305 54210 74305
54200 74430 54210 74430
e 24 2
54740 74305 54750 74305
54740 74430 54750 74430
e 25 2
50960 82985 50970 82985
50960 83110 50970 83110
e 26 2
50960 65625 50970 65625
50960 65750 50970 65750
e 27 2
50960 48265 50970 48265
50960 48390 50970 48390
e 28 2
50960 30905 50970 30905
50960 31030 50970 31030
e 29 2
51500 82985 51510 82985
51500 83110 51510 83110
e 30 2
51500 65625 51510 65625
51500 65750 51510 65750
e 31 2
51500 48265 51510 48265
51500 48390 51510 48390
e 32 2
51500 30905 51510 30905
51500 31030 51510 31030
e 33 2
52040 82985 52050 82985
52040 83110 52050 83110
e 34 2
52040 65625 52050 65625
52040 65750 52050 65750
e 35 2
52040 48265 52050 48265
52040 48390 52050 48390
e 36 2
52040 30905 52050 30905
52040 31030 52050 31030
e 37 2
52580 82985 52590 82985
52580 83110 52590 83110
e 38 2
52580 65625 52590 65625
52580 65750 52590 65750
e 39 2
52580 48265 52590 48265
52580 48390 52590 48390
e 40 2
52580 30905 52590 30905
52580 31030 52590 31030
e 41 2
53120 82985 53130 82985
53120 83110 53130 83110
e 42 2
53120 65625 53130 65625
53120 65750 53130 65750
e 43 2
53120 48265 53130 48265
53120 48390 53130 48390
e 44 2
53120 30905 53130 30905
53120 31030 53130 31030
e 45 2
53660 82985 53670 82985
53660 83110 53670 83110
e 46 2
53660 65625 53670 65625
53660 65750 53670 65750
e 47 2
53660 48265 53670 48265
53660 48390 53670 48390
e 48 2
53660 30905 53670 30905
53660 31030 53670 31030
e 49 2
54200 82985 54210 82985
54200 83110 54210 83110
e 50 2
54200 65625 54210 65625
54200 65750 54210 65750
e 51 2
54200 48265 54210 48265
54200 48390 54210 48390
e 52 2
54200 30905 54210 30905
54200 31030 54210 31030
e 53 2
54740 82985 54750 82985
54740 83110 54750 83110
e 54 2
54740 65625 54750 65625
54740 65750 54750 65750
e 55 2
54740 48265 54750 48265
54740 48390 54750 48390
e 56 2
54740 30905 54750 30905
54740 31030 54750 31030
e 57 2
50960 35245 50970 35245
50960 35370 50970 35370
e 58 2
50960 52605 50970 52605
50960 52730 50970 52730
e 59 2
50960 69965 50970 69965
50960 70090 50970 70090
e 60 2
50960 87325 50970 87325
50960 87450 50970 87450
e 61 2
50960 26565 50970 26565
50960 26690 50970 26690
e 62 2
50960 43925 50970 43925
50960 44050 50970 44050
e 63 2
50960 61285 50970 61285
50960 61410 50970 61410
e 64 2
50960 78645 50970 78645
50960 78770 50970 78770
e 65 2
51500 35245 51510 35245
51500 35370 51510 35370
e 66 2
51500 52605 51510 52605
51500 52730 51510 52730
e 67 2
51500 69965 51510 69965
51500 70090 51510 70090
e 68 2
51500 87325 51510 87325
51500 87450 51510 87450
e 69 2
51500 26565 51510 26565
51500 26690 51510 26690
e 70 2
51500 43925 51510 43925
51500 44050 51510 44050
e 71 2
51500 61285 51510 61285
51500 61410 51510 61410
e 72 2
51500 78645 51510 78645
51500 78770 51510 78770
e 73 2
52040 35245 52050 35245
52040 35370 52050 35370
e 74 2
52040 52605 52050 52605
52040 52730 52050 52730
e 75 2
52040 69965 52050 69965
52040 70090 52050 70090
e 76 2
52040 87325 52050 87325
52040 87450 52050 87450
e 77 2
52040 26565 52050 26565
52040 26690 52050 26690
e 78 2
52040 43925 52050 43925
52040 44050 52050 44050
e 79 2
52040 61285 52050 61285
52040 61410 52050 61410
e 80 2
52040 78645 52050 78645
52040 78770 52050 78770
e 81 2
52580 35245 52590 35245
52580 35370 52590 35370
e 82 2
52580 52605 52590 52605
52580 52730 52590 52730
e 83 2
52580 69965 52590 69965
52580 70090 52590 70090
e 84 2
52580 87325 52590 87325
52580 87450 52590 87450
e 85 2
52580 26565 52590 26565
52580 26690 52590 26690
e 86 2
52580 43925 52590 43925
52580 44050 52590 44050
e 87 2
52580 61285 52590 61285
52580 61410 52590 61410
e 88 2
52580 78645 52590 78645
52580 78770 52590 78770
e 89 2
53120 35245 53130 35245
53120 35370 53130 35370
e 90 2
53120 52605 53130 52605
53120 52730 53130 52730
e 91 2
53120 69965 53130 69965
53120 70090 53130 70090
e 92 2
53120 87325 53130 87325
53120 87450 53130 87450
e 93 2
53120 26565 53130 26565
53120 26690 53130 26690
e 94 2
53120 43925 53130 43925
53120 44050 53130 44050
e 95 2
53120 61285 53130 61285
53120 61410 53130 61410
e 96 2
53120 78645 53130 78645
53120 78770 53130 78770
e 97 2
53660 35245 53670 35245
53660 35370 53670 35370
e 98 2
53660 52605 53670 52605
53660 52730 53670 52730
e 99 2
53660 69965 53670 69965
53660 70090 53670 70090
e 100 2
53660 87325 53670 87325
53660 87450 53670 87450
e 101 2
53660 26565 53670 26565
53660 26690 53670 26690
e 102 2
53660 43925 53670 43925
53660 44050 53670 44050
e 103 2
53660 61285 53670 61285
53660 61410 53670 61410
e 104 2
53660 78645 53670 78645
53660 78770 53670 78770
e 105 2
54200 35245 54210 35245
54200 35370 54210 35370
e 106 2
54200 52605 54210 52605
54200 52730 54210 52730
e 107 2
54200 69965 54210 69965
54200 70090 54210 70090
e 108 2
54200 87325 54210 87325
54200 87450 54210 87450
e 109 2
54200 26565 54210 26565
54200 26690 54210 26690
e 110 2
54200 43925 54210 43925
54200 44050 54210 44050
e 111 2
54200 61285 54210 61285
54200 61410 54210 61410
e 112 2
54200 78645 54210 78645
54200 78770 54210 78770
e 113 2
54740 35245 54750 35245
54740 35370 54750 35370
e 114 2
54740 52605 54750 52605
54740 52730 54750 52730
e 115 2
54740 69965 54750 69965
54740 70090 54750 70090
e 116 2
54740 87325 54750 87325
54740 87450 54750 87450
e 117 2
54740 26565 54750 26565
54740 26690 54750 26690
e 118 2
54740 43925 54750 43925
54740 44050 54750 44050
e 119 2
54740 61285 54750 61285
54740 61410 54750 61410
e 120 2
54740 78645 54750 78645
54740 78770 54750 78770
GATE.S.2
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
GATE.S2
Minimum horizontal GATE spacing is 34 nm.
GATE.S.3
0 0 6 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
GATE.S.3
Every GATE (not cut by GCUT and not interacting with the layer SRAMDRC)
must have at least one other GATE within 54 nm of its surrounding along the
horizontal axis. The spacing being the distance between centers of the two
GATE layer polygons. 
GATE.AUX.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
GATE.AUX.1 
GATE may not bend.
GATE.AUX.2
960 960 4 Jun 12 19:53:22 2025                 
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
GATE.AUX.2
GATE may not be discontinuous along the vertical axis. Use GCUT layer to
mark cuts in the GATE.
e 1 2
CN sram_16b_2 c 1 0 0 1 0 0 0
50870 26565 51070 26565
50870 87450 51070 87450
e 2 2
50870 26565 51070 26565
50870 83110 51070 83110
e 3 2
50870 26565 51070 26565
50870 78770 51070 78770
e 4 2
50870 26565 51070 26565
50870 74430 51070 74430
e 5 2
50870 26565 51070 26565
50870 70090 51070 70090
e 6 2
50870 26565 51070 26565
50870 65750 51070 65750
e 7 2
50870 26565 51070 26565
50870 61410 51070 61410
e 8 2
50870 26565 51070 26565
50870 57070 51070 57070
e 9 2
50870 26565 51070 26565
50870 39710 51070 39710
e 10 2
50870 26565 51070 26565
50870 44050 51070 44050
e 11 2
50870 26565 51070 26565
50870 48390 51070 48390
e 12 2
50870 26565 51070 26565
50870 52730 51070 52730
e 13 2
51410 26565 51610 26565
51410 83110 51610 83110
e 14 2
51410 26565 51610 26565
51410 78770 51610 78770
e 15 2
51410 26565 51610 26565
51410 74430 51610 74430
e 16 2
51410 26565 51610 26565
51410 70090 51610 70090
e 17 2
51410 26565 51610 26565
51410 65750 51610 65750
e 18 2
51410 26565 51610 26565
51410 61410 51610 61410
e 19 2
51410 26565 51610 26565
51410 57070 51610 57070
e 20 2
51410 26565 51610 26565
51410 52730 51610 52730
e 21 2
51410 26565 51610 26565
51410 48390 51610 48390
e 22 2
51410 26565 51610 26565
51410 44050 51610 44050
e 23 2
51410 26565 51610 26565
51410 39710 51610 39710
e 24 2
51410 26565 51610 26565
51410 87450 51610 87450
e 25 2
51950 26565 52150 26565
51950 39710 52150 39710
e 26 2
51950 26565 52150 26565
51950 44050 52150 44050
e 27 2
51950 26565 52150 26565
51950 48390 52150 48390
e 28 2
51950 26565 52150 26565
51950 52730 52150 52730
e 29 2
51950 26565 52150 26565
51950 57070 52150 57070
e 30 2
51950 26565 52150 26565
51950 61410 52150 61410
e 31 2
51950 26565 52150 26565
51950 65750 52150 65750
e 32 2
51950 26565 52150 26565
51950 70090 52150 70090
e 33 2
51950 26565 52150 26565
51950 74430 52150 74430
e 34 2
51950 26565 52150 26565
51950 78770 52150 78770
e 35 2
51950 26565 52150 26565
51950 83110 52150 83110
e 36 2
51950 26565 52150 26565
51950 87450 52150 87450
e 37 2
52490 26565 52690 26565
52490 87450 52690 87450
e 38 2
52490 26565 52690 26565
52490 39710 52690 39710
e 39 2
52490 26565 52690 26565
52490 44050 52690 44050
e 40 2
52490 26565 52690 26565
52490 48390 52690 48390
e 41 2
52490 26565 52690 26565
52490 52730 52690 52730
e 42 2
52490 26565 52690 26565
52490 57070 52690 57070
e 43 2
52490 26565 52690 26565
52490 61410 52690 61410
e 44 2
52490 26565 52690 26565
52490 65750 52690 65750
e 45 2
52490 26565 52690 26565
52490 70090 52690 70090
e 46 2
52490 26565 52690 26565
52490 74430 52690 74430
e 47 2
52490 26565 52690 26565
52490 78770 52690 78770
e 48 2
52490 26565 52690 26565
52490 83110 52690 83110
e 49 2
53030 26565 53230 26565
53030 57070 53230 57070
e 50 2
53030 26565 53230 26565
53030 87450 53230 87450
e 51 2
53030 26565 53230 26565
53030 83110 53230 83110
e 52 2
53030 26565 53230 26565
53030 78770 53230 78770
e 53 2
53030 26565 53230 26565
53030 74430 53230 74430
e 54 2
53030 26565 53230 26565
53030 70090 53230 70090
e 55 2
53030 26565 53230 26565
53030 65750 53230 65750
e 56 2
53030 26565 53230 26565
53030 61410 53230 61410
e 57 2
53030 26565 53230 26565
53030 39710 53230 39710
e 58 2
53030 26565 53230 26565
53030 44050 53230 44050
e 59 2
53030 26565 53230 26565
53030 48390 53230 48390
e 60 2
53030 26565 53230 26565
53030 52730 53230 52730
e 61 2
53570 26565 53770 26565
53570 83110 53770 83110
e 62 2
53570 26565 53770 26565
53570 78770 53770 78770
e 63 2
53570 26565 53770 26565
53570 74430 53770 74430
e 64 2
53570 26565 53770 26565
53570 70090 53770 70090
e 65 2
53570 26565 53770 26565
53570 65750 53770 65750
e 66 2
53570 26565 53770 26565
53570 61410 53770 61410
e 67 2
53570 26565 53770 26565
53570 57070 53770 57070
e 68 2
53570 26565 53770 26565
53570 52730 53770 52730
e 69 2
53570 26565 53770 26565
53570 87450 53770 87450
e 70 2
53570 26565 53770 26565
53570 44050 53770 44050
e 71 2
53570 26565 53770 26565
53570 39710 53770 39710
e 72 2
53570 26565 53770 26565
53570 48390 53770 48390
e 73 2
54110 26565 54310 26565
54110 74430 54310 74430
e 74 2
54110 26565 54310 26565
54110 78770 54310 78770
e 75 2
54110 26565 54310 26565
54110 87450 54310 87450
e 76 2
54110 26565 54310 26565
54110 70090 54310 70090
e 77 2
54110 26565 54310 26565
54110 83110 54310 83110
e 78 2
54110 26565 54310 26565
54110 39710 54310 39710
e 79 2
54110 26565 54310 26565
54110 65750 54310 65750
e 80 2
54110 26565 54310 26565
54110 61410 54310 61410
e 81 2
54110 26565 54310 26565
54110 57070 54310 57070
e 82 2
54110 26565 54310 26565
54110 52730 54310 52730
e 83 2
54110 26565 54310 26565
54110 48390 54310 48390
e 84 2
54110 26565 54310 26565
54110 44050 54310 44050
e 85 2
54650 26565 54850 26565
54650 61410 54850 61410
e 86 2
54650 26565 54850 26565
54650 65750 54850 65750
e 87 2
54650 26565 54850 26565
54650 70090 54850 70090
e 88 2
54650 26565 54850 26565
54650 74430 54850 74430
e 89 2
54650 26565 54850 26565
54650 57070 54850 57070
e 90 2
54650 26565 54850 26565
54650 87450 54850 87450
e 91 2
54650 26565 54850 26565
54650 83110 54850 83110
e 92 2
54650 26565 54850 26565
54650 78770 54850 78770
e 93 2
54650 26565 54850 26565
54650 52730 54850 52730
e 94 2
54650 26565 54850 26565
54650 48390 54850 48390
e 95 2
54650 26565 54850 26565
54650 44050 54850 44050
e 96 2
54650 26565 54850 26565
54650 39710 54850 39710
e 97 2
50870 30905 51070 30905
50870 44050 51070 44050
e 98 2
50870 30905 51070 30905
50870 48390 51070 48390
e 99 2
50870 30905 51070 30905
50870 39710 51070 39710
e 100 2
50870 30905 51070 30905
50870 57070 51070 57070
e 101 2
50870 30905 51070 30905
50870 61410 51070 61410
e 102 2
50870 30905 51070 30905
50870 65750 51070 65750
e 103 2
50870 30905 51070 30905
50870 70090 51070 70090
e 104 2
50870 30905 51070 30905
50870 52730 51070 52730
e 105 2
50870 30905 51070 30905
50870 87450 51070 87450
e 106 2
50870 30905 51070 30905
50870 83110 51070 83110
e 107 2
50870 30905 51070 30905
50870 78770 51070 78770
e 108 2
50870 30905 51070 30905
50870 74430 51070 74430
e 109 2
51410 30905 51610 30905
51410 87450 51610 87450
e 110 2
51410 30905 51610 30905
51410 83110 51610 83110
e 111 2
51410 30905 51610 30905
51410 78770 51610 78770
e 112 2
51410 30905 51610 30905
51410 74430 51610 74430
e 113 2
51410 30905 51610 30905
51410 70090 51610 70090
e 114 2
51410 30905 51610 30905
51410 65750 51610 65750
e 115 2
51410 30905 51610 30905
51410 61410 51610 61410
e 116 2
51410 30905 51610 30905
51410 57070 51610 57070
e 117 2
51410 30905 51610 30905
51410 52730 51610 52730
e 118 2
51410 30905 51610 30905
51410 48390 51610 48390
e 119 2
51410 30905 51610 30905
51410 44050 51610 44050
e 120 2
51410 30905 51610 30905
51410 39710 51610 39710
e 121 2
51950 30905 52150 30905
51950 65750 52150 65750
e 122 2
51950 30905 52150 30905
51950 87450 52150 87450
e 123 2
51950 30905 52150 30905
51950 83110 52150 83110
e 124 2
51950 30905 52150 30905
51950 78770 52150 78770
e 125 2
51950 30905 52150 30905
51950 74430 52150 74430
e 126 2
51950 30905 52150 30905
51950 70090 52150 70090
e 127 2
51950 30905 52150 30905
51950 61410 52150 61410
e 128 2
51950 30905 52150 30905
51950 57070 52150 57070
e 129 2
51950 30905 52150 30905
51950 39710 52150 39710
e 130 2
51950 30905 52150 30905
51950 44050 52150 44050
e 131 2
51950 30905 52150 30905
51950 48390 52150 48390
e 132 2
51950 30905 52150 30905
51950 52730 52150 52730
e 133 2
52490 30905 52690 30905
52490 74430 52690 74430
e 134 2
52490 30905 52690 30905
52490 78770 52690 78770
e 135 2
52490 30905 52690 30905
52490 83110 52690 83110
e 136 2
52490 30905 52690 30905
52490 70090 52690 70090
e 137 2
52490 30905 52690 30905
52490 65750 52690 65750
e 138 2
52490 30905 52690 30905
52490 61410 52690 61410
e 139 2
52490 30905 52690 30905
52490 39710 52690 39710
e 140 2
52490 30905 52690 30905
52490 44050 52690 44050
e 141 2
52490 30905 52690 30905
52490 48390 52690 48390
e 142 2
52490 30905 52690 30905
52490 87450 52690 87450
e 143 2
52490 30905 52690 30905
52490 57070 52690 57070
e 144 2
52490 30905 52690 30905
52490 52730 52690 52730
e 145 2
53030 30905 53230 30905
53030 52730 53230 52730
e 146 2
53030 30905 53230 30905
53030 39710 53230 39710
e 147 2
53030 30905 53230 30905
53030 44050 53230 44050
e 148 2
53030 30905 53230 30905
53030 87450 53230 87450
e 149 2
53030 30905 53230 30905
53030 83110 53230 83110
e 150 2
53030 30905 53230 30905
53030 78770 53230 78770
e 151 2
53030 30905 53230 30905
53030 74430 53230 74430
e 152 2
53030 30905 53230 30905
53030 48390 53230 48390
e 153 2
53030 30905 53230 30905
53030 65750 53230 65750
e 154 2
53030 30905 53230 30905
53030 61410 53230 61410
e 155 2
53030 30905 53230 30905
53030 57070 53230 57070
e 156 2
53030 30905 53230 30905
53030 70090 53230 70090
e 157 2
53570 30905 53770 30905
53570 78770 53770 78770
e 158 2
53570 30905 53770 30905
53570 70090 53770 70090
e 159 2
53570 30905 53770 30905
53570 74430 53770 74430
e 160 2
53570 30905 53770 30905
53570 87450 53770 87450
e 161 2
53570 30905 53770 30905
53570 83110 53770 83110
e 162 2
53570 30905 53770 30905
53570 65750 53770 65750
e 163 2
53570 30905 53770 30905
53570 61410 53770 61410
e 164 2
53570 30905 53770 30905
53570 57070 53770 57070
e 165 2
53570 30905 53770 30905
53570 52730 53770 52730
e 166 2
53570 30905 53770 30905
53570 48390 53770 48390
e 167 2
53570 30905 53770 30905
53570 44050 53770 44050
e 168 2
53570 30905 53770 30905
53570 39710 53770 39710
e 169 2
54110 30905 54310 30905
54110 83110 54310 83110
e 170 2
54110 30905 54310 30905
54110 87450 54310 87450
e 171 2
54110 30905 54310 30905
54110 78770 54310 78770
e 172 2
54110 30905 54310 30905
54110 74430 54310 74430
e 173 2
54110 30905 54310 30905
54110 70090 54310 70090
e 174 2
54110 30905 54310 30905
54110 65750 54310 65750
e 175 2
54110 30905 54310 30905
54110 39710 54310 39710
e 176 2
54110 30905 54310 30905
54110 44050 54310 44050
e 177 2
54110 30905 54310 30905
54110 48390 54310 48390
e 178 2
54110 30905 54310 30905
54110 52730 54310 52730
e 179 2
54110 30905 54310 30905
54110 57070 54310 57070
e 180 2
54110 30905 54310 30905
54110 61410 54310 61410
e 181 2
54650 30905 54850 30905
54650 44050 54850 44050
e 182 2
54650 30905 54850 30905
54650 48390 54850 48390
e 183 2
54650 30905 54850 30905
54650 87450 54850 87450
e 184 2
54650 30905 54850 30905
54650 83110 54850 83110
e 185 2
54650 30905 54850 30905
54650 78770 54850 78770
e 186 2
54650 30905 54850 30905
54650 74430 54850 74430
e 187 2
54650 30905 54850 30905
54650 39710 54850 39710
e 188 2
54650 30905 54850 30905
54650 70090 54850 70090
e 189 2
54650 30905 54850 30905
54650 65750 54850 65750
e 190 2
54650 30905 54850 30905
54650 61410 54850 61410
e 191 2
54650 30905 54850 30905
54650 57070 54850 57070
e 192 2
54650 30905 54850 30905
54650 52730 54850 52730
e 193 2
50870 35245 51070 35245
50870 57070 51070 57070
e 194 2
50870 35245 51070 35245
50870 39710 51070 39710
e 195 2
50870 35245 51070 35245
50870 44050 51070 44050
e 196 2
50870 35245 51070 35245
50870 48390 51070 48390
e 197 2
50870 35245 51070 35245
50870 52730 51070 52730
e 198 2
50870 35245 51070 35245
50870 78770 51070 78770
e 199 2
50870 35245 51070 35245
50870 74430 51070 74430
e 200 2
50870 35245 51070 35245
50870 87450 51070 87450
e 201 2
50870 35245 51070 35245
50870 83110 51070 83110
e 202 2
50870 35245 51070 35245
50870 70090 51070 70090
e 203 2
50870 35245 51070 35245
50870 65750 51070 65750
e 204 2
50870 35245 51070 35245
50870 61410 51070 61410
e 205 2
51410 35245 51610 35245
51410 70090 51610 70090
e 206 2
51410 35245 51610 35245
51410 74430 51610 74430
e 207 2
51410 35245 51610 35245
51410 78770 51610 78770
e 208 2
51410 35245 51610 35245
51410 83110 51610 83110
e 209 2
51410 35245 51610 35245
51410 87450 51610 87450
e 210 2
51410 35245 51610 35245
51410 65750 51610 65750
e 211 2
51410 35245 51610 35245
51410 61410 51610 61410
e 212 2
51410 35245 51610 35245
51410 57070 51610 57070
e 213 2
51410 35245 51610 35245
51410 52730 51610 52730
e 214 2
51410 35245 51610 35245
51410 48390 51610 48390
e 215 2
51410 35245 51610 35245
51410 44050 51610 44050
e 216 2
51410 35245 51610 35245
51410 39710 51610 39710
e 217 2
51950 35245 52150 35245
51950 48390 52150 48390
e 218 2
51950 35245 52150 35245
51950 39710 52150 39710
e 219 2
51950 35245 52150 35245
51950 44050 52150 44050
e 220 2
51950 35245 52150 35245
51950 52730 52150 52730
e 221 2
51950 35245 52150 35245
51950 57070 52150 57070
e 222 2
51950 35245 52150 35245
51950 61410 52150 61410
e 223 2
51950 35245 52150 35245
51950 65750 52150 65750
e 224 2
51950 35245 52150 35245
51950 70090 52150 70090
e 225 2
51950 35245 52150 35245
51950 74430 52150 74430
e 226 2
51950 35245 52150 35245
51950 78770 52150 78770
e 227 2
51950 35245 52150 35245
51950 83110 52150 83110
e 228 2
51950 35245 52150 35245
51950 87450 52150 87450
e 229 2
52490 35245 52690 35245
52490 39710 52690 39710
e 230 2
52490 35245 52690 35245
52490 44050 52690 44050
e 231 2
52490 35245 52690 35245
52490 52730 52690 52730
e 232 2
52490 35245 52690 35245
52490 57070 52690 57070
e 233 2
52490 35245 52690 35245
52490 61410 52690 61410
e 234 2
52490 35245 52690 35245
52490 65750 52690 65750
e 235 2
52490 35245 52690 35245
52490 70090 52690 70090
e 236 2
52490 35245 52690 35245
52490 74430 52690 74430
e 237 2
52490 35245 52690 35245
52490 78770 52690 78770
e 238 2
52490 35245 52690 35245
52490 83110 52690 83110
e 239 2
52490 35245 52690 35245
52490 87450 52690 87450
e 240 2
52490 35245 52690 35245
52490 48390 52690 48390
e 241 2
53030 35245 53230 35245
53030 87450 53230 87450
e 242 2
53030 35245 53230 35245
53030 44050 53230 44050
e 243 2
53030 35245 53230 35245
53030 48390 53230 48390
e 244 2
53030 35245 53230 35245
53030 52730 53230 52730
e 245 2
53030 35245 53230 35245
53030 57070 53230 57070
e 246 2
53030 35245 53230 35245
53030 61410 53230 61410
e 247 2
53030 35245 53230 35245
53030 65750 53230 65750
e 248 2
53030 35245 53230 35245
53030 70090 53230 70090
e 249 2
53030 35245 53230 35245
53030 74430 53230 74430
e 250 2
53030 35245 53230 35245
53030 78770 53230 78770
e 251 2
53030 35245 53230 35245
53030 83110 53230 83110
e 252 2
53030 35245 53230 35245
53030 39710 53230 39710
e 253 2
53570 35245 53770 35245
53570 39710 53770 39710
e 254 2
53570 35245 53770 35245
53570 74430 53770 74430
e 255 2
53570 35245 53770 35245
53570 78770 53770 78770
e 256 2
53570 35245 53770 35245
53570 83110 53770 83110
e 257 2
53570 35245 53770 35245
53570 87450 53770 87450
e 258 2
53570 35245 53770 35245
53570 65750 53770 65750
e 259 2
53570 35245 53770 35245
53570 61410 53770 61410
e 260 2
53570 35245 53770 35245
53570 57070 53770 57070
e 261 2
53570 35245 53770 35245
53570 52730 53770 52730
e 262 2
53570 35245 53770 35245
53570 48390 53770 48390
e 263 2
53570 35245 53770 35245
53570 44050 53770 44050
e 264 2
53570 35245 53770 35245
53570 70090 53770 70090
e 265 2
54110 35245 54310 35245
54110 65750 54310 65750
e 266 2
54110 35245 54310 35245
54110 39710 54310 39710
e 267 2
54110 35245 54310 35245
54110 44050 54310 44050
e 268 2
54110 35245 54310 35245
54110 48390 54310 48390
e 269 2
54110 35245 54310 35245
54110 52730 54310 52730
e 270 2
54110 35245 54310 35245
54110 57070 54310 57070
e 271 2
54110 35245 54310 35245
54110 61410 54310 61410
e 272 2
54110 35245 54310 35245
54110 70090 54310 70090
e 273 2
54110 35245 54310 35245
54110 74430 54310 74430
e 274 2
54110 35245 54310 35245
54110 78770 54310 78770
e 275 2
54110 35245 54310 35245
54110 83110 54310 83110
e 276 2
54110 35245 54310 35245
54110 87450 54310 87450
e 277 2
54650 35245 54850 35245
54650 39710 54850 39710
e 278 2
54650 35245 54850 35245
54650 44050 54850 44050
e 279 2
54650 35245 54850 35245
54650 48390 54850 48390
e 280 2
54650 35245 54850 35245
54650 87450 54850 87450
e 281 2
54650 35245 54850 35245
54650 74430 54850 74430
e 282 2
54650 35245 54850 35245
54650 70090 54850 70090
e 283 2
54650 35245 54850 35245
54650 65750 54850 65750
e 284 2
54650 35245 54850 35245
54650 61410 54850 61410
e 285 2
54650 35245 54850 35245
54650 57070 54850 57070
e 286 2
54650 35245 54850 35245
54650 52730 54850 52730
e 287 2
54650 35245 54850 35245
54650 83110 54850 83110
e 288 2
54650 35245 54850 35245
54650 78770 54850 78770
e 289 2
50870 39585 51070 39585
50870 83110 51070 83110
e 290 2
50870 39585 51070 39585
50870 87450 51070 87450
e 291 2
50870 39585 51070 39585
50870 74430 51070 74430
e 292 2
50870 39585 51070 39585
50870 70090 51070 70090
e 293 2
50870 39585 51070 39585
50870 78770 51070 78770
e 294 2
50870 39585 51070 39585
50870 39710 51070 39710
e 295 2
50870 39585 51070 39585
50870 44050 51070 44050
e 296 2
50870 39585 51070 39585
50870 48390 51070 48390
e 297 2
50870 39585 51070 39585
50870 52730 51070 52730
e 298 2
50870 39585 51070 39585
50870 57070 51070 57070
e 299 2
50870 39585 51070 39585
50870 61410 51070 61410
e 300 2
50870 39585 51070 39585
50870 65750 51070 65750
e 301 2
51410 39585 51610 39585
51410 87450 51610 87450
e 302 2
51410 39585 51610 39585
51410 78770 51610 78770
e 303 2
51410 39585 51610 39585
51410 74430 51610 74430
e 304 2
51410 39585 51610 39585
51410 70090 51610 70090
e 305 2
51410 39585 51610 39585
51410 65750 51610 65750
e 306 2
51410 39585 51610 39585
51410 61410 51610 61410
e 307 2
51410 39585 51610 39585
51410 57070 51610 57070
e 308 2
51410 39585 51610 39585
51410 52730 51610 52730
e 309 2
51410 39585 51610 39585
51410 48390 51610 48390
e 310 2
51410 39585 51610 39585
51410 44050 51610 44050
e 311 2
51410 39585 51610 39585
51410 39710 51610 39710
e 312 2
51410 39585 51610 39585
51410 83110 51610 83110
e 313 2
51950 39585 52150 39585
51950 48390 52150 48390
e 314 2
51950 39585 52150 39585
51950 39710 52150 39710
e 315 2
51950 39585 52150 39585
51950 87450 52150 87450
e 316 2
51950 39585 52150 39585
51950 83110 52150 83110
e 317 2
51950 39585 52150 39585
51950 78770 52150 78770
e 318 2
51950 39585 52150 39585
51950 74430 52150 74430
e 319 2
51950 39585 52150 39585
51950 70090 52150 70090
e 320 2
51950 39585 52150 39585
51950 65750 52150 65750
e 321 2
51950 39585 52150 39585
51950 44050 52150 44050
e 322 2
51950 39585 52150 39585
51950 61410 52150 61410
e 323 2
51950 39585 52150 39585
51950 57070 52150 57070
e 324 2
51950 39585 52150 39585
51950 52730 52150 52730
e 325 2
52490 39585 52690 39585
52490 74430 52690 74430
e 326 2
52490 39585 52690 39585
52490 78770 52690 78770
e 327 2
52490 39585 52690 39585
52490 83110 52690 83110
e 328 2
52490 39585 52690 39585
52490 44050 52690 44050
e 329 2
52490 39585 52690 39585
52490 39710 52690 39710
e 330 2
52490 39585 52690 39585
52490 65750 52690 65750
e 331 2
52490 39585 52690 39585
52490 87450 52690 87450
e 332 2
52490 39585 52690 39585
52490 48390 52690 48390
e 333 2
52490 39585 52690 39585
52490 61410 52690 61410
e 334 2
52490 39585 52690 39585
52490 57070 52690 57070
e 335 2
52490 39585 52690 39585
52490 52730 52690 52730
e 336 2
52490 39585 52690 39585
52490 70090 52690 70090
e 337 2
53030 39585 53230 39585
53030 57070 53230 57070
e 338 2
53030 39585 53230 39585
53030 74430 53230 74430
e 339 2
53030 39585 53230 39585
53030 65750 53230 65750
e 340 2
53030 39585 53230 39585
53030 70090 53230 70090
e 341 2
53030 39585 53230 39585
53030 61410 53230 61410
e 342 2
53030 39585 53230 39585
53030 52730 53230 52730
e 343 2
53030 39585 53230 39585
53030 48390 53230 48390
e 344 2
53030 39585 53230 39585
53030 44050 53230 44050
e 345 2
53030 39585 53230 39585
53030 39710 53230 39710
e 346 2
53030 39585 53230 39585
53030 78770 53230 78770
e 347 2
53030 39585 53230 39585
53030 83110 53230 83110
e 348 2
53030 39585 53230 39585
53030 87450 53230 87450
e 349 2
53570 39585 53770 39585
53570 65750 53770 65750
e 350 2
53570 39585 53770 39585
53570 70090 53770 70090
e 351 2
53570 39585 53770 39585
53570 87450 53770 87450
e 352 2
53570 39585 53770 39585
53570 83110 53770 83110
e 353 2
53570 39585 53770 39585
53570 78770 53770 78770
e 354 2
53570 39585 53770 39585
53570 74430 53770 74430
e 355 2
53570 39585 53770 39585
53570 61410 53770 61410
e 356 2
53570 39585 53770 39585
53570 57070 53770 57070
e 357 2
53570 39585 53770 39585
53570 52730 53770 52730
e 358 2
53570 39585 53770 39585
53570 48390 53770 48390
e 359 2
53570 39585 53770 39585
53570 44050 53770 44050
e 360 2
53570 39585 53770 39585
53570 39710 53770 39710
e 361 2
54110 39585 54310 39585
54110 83110 54310 83110
e 362 2
54110 39585 54310 39585
54110 87450 54310 87450
e 363 2
54110 39585 54310 39585
54110 70090 54310 70090
e 364 2
54110 39585 54310 39585
54110 65750 54310 65750
e 365 2
54110 39585 54310 39585
54110 61410 54310 61410
e 366 2
54110 39585 54310 39585
54110 78770 54310 78770
e 367 2
54110 39585 54310 39585
54110 74430 54310 74430
e 368 2
54110 39585 54310 39585
54110 39710 54310 39710
e 369 2
54110 39585 54310 39585
54110 57070 54310 57070
e 370 2
54110 39585 54310 39585
54110 52730 54310 52730
e 371 2
54110 39585 54310 39585
54110 48390 54310 48390
e 372 2
54110 39585 54310 39585
54110 44050 54310 44050
e 373 2
54650 39585 54850 39585
54650 74430 54850 74430
e 374 2
54650 39585 54850 39585
54650 70090 54850 70090
e 375 2
54650 39585 54850 39585
54650 44050 54850 44050
e 376 2
54650 39585 54850 39585
54650 39710 54850 39710
e 377 2
54650 39585 54850 39585
54650 87450 54850 87450
e 378 2
54650 39585 54850 39585
54650 83110 54850 83110
e 379 2
54650 39585 54850 39585
54650 65750 54850 65750
e 380 2
54650 39585 54850 39585
54650 61410 54850 61410
e 381 2
54650 39585 54850 39585
54650 57070 54850 57070
e 382 2
54650 39585 54850 39585
54650 52730 54850 52730
e 383 2
54650 39585 54850 39585
54650 48390 54850 48390
e 384 2
54650 39585 54850 39585
54650 78770 54850 78770
e 385 2
50870 43925 51070 43925
50870 87450 51070 87450
e 386 2
50870 43925 51070 43925
50870 83110 51070 83110
e 387 2
50870 43925 51070 43925
50870 78770 51070 78770
e 388 2
50870 43925 51070 43925
50870 74430 51070 74430
e 389 2
50870 43925 51070 43925
50870 70090 51070 70090
e 390 2
50870 43925 51070 43925
50870 61410 51070 61410
e 391 2
50870 43925 51070 43925
50870 65750 51070 65750
e 392 2
50870 43925 51070 43925
50870 57070 51070 57070
e 393 2
51410 43925 51610 43925
51410 57070 51610 57070
e 394 2
51410 43925 51610 43925
51410 61410 51610 61410
e 395 2
51410 43925 51610 43925
51410 65750 51610 65750
e 396 2
51410 43925 51610 43925
51410 70090 51610 70090
e 397 2
51410 43925 51610 43925
51410 74430 51610 74430
e 398 2
51410 43925 51610 43925
51410 78770 51610 78770
e 399 2
51410 43925 51610 43925
51410 83110 51610 83110
e 400 2
51410 43925 51610 43925
51410 87450 51610 87450
e 401 2
51950 43925 52150 43925
51950 57070 52150 57070
e 402 2
51950 43925 52150 43925
51950 61410 52150 61410
e 403 2
51950 43925 52150 43925
51950 65750 52150 65750
e 404 2
51950 43925 52150 43925
51950 70090 52150 70090
e 405 2
51950 43925 52150 43925
51950 74430 52150 74430
e 406 2
51950 43925 52150 43925
51950 78770 52150 78770
e 407 2
51950 43925 52150 43925
51950 83110 52150 83110
e 408 2
51950 43925 52150 43925
51950 87450 52150 87450
e 409 2
52490 43925 52690 43925
52490 74430 52690 74430
e 410 2
52490 43925 52690 43925
52490 78770 52690 78770
e 411 2
52490 43925 52690 43925
52490 83110 52690 83110
e 412 2
52490 43925 52690 43925
52490 70090 52690 70090
e 413 2
52490 43925 52690 43925
52490 65750 52690 65750
e 414 2
52490 43925 52690 43925
52490 61410 52690 61410
e 415 2
52490 43925 52690 43925
52490 57070 52690 57070
e 416 2
52490 43925 52690 43925
52490 87450 52690 87450
e 417 2
53030 43925 53230 43925
53030 61410 53230 61410
e 418 2
53030 43925 53230 43925
53030 87450 53230 87450
e 419 2
53030 43925 53230 43925
53030 83110 53230 83110
e 420 2
53030 43925 53230 43925
53030 78770 53230 78770
e 421 2
53030 43925 53230 43925
53030 74430 53230 74430
e 422 2
53030 43925 53230 43925
53030 57070 53230 57070
e 423 2
53030 43925 53230 43925
53030 65750 53230 65750
e 424 2
53030 43925 53230 43925
53030 70090 53230 70090
e 425 2
53570 43925 53770 43925
53570 61410 53770 61410
e 426 2
53570 43925 53770 43925
53570 74430 53770 74430
e 427 2
53570 43925 53770 43925
53570 70090 53770 70090
e 428 2
53570 43925 53770 43925
53570 65750 53770 65750
e 429 2
53570 43925 53770 43925
53570 57070 53770 57070
e 430 2
53570 43925 53770 43925
53570 78770 53770 78770
e 431 2
53570 43925 53770 43925
53570 83110 53770 83110
e 432 2
53570 43925 53770 43925
53570 87450 53770 87450
e 433 2
54110 43925 54310 43925
54110 61410 54310 61410
e 434 2
54110 43925 54310 43925
54110 57070 54310 57070
e 435 2
54110 43925 54310 43925
54110 65750 54310 65750
e 436 2
54110 43925 54310 43925
54110 70090 54310 70090
e 437 2
54110 43925 54310 43925
54110 74430 54310 74430
e 438 2
54110 43925 54310 43925
54110 78770 54310 78770
e 439 2
54110 43925 54310 43925
54110 83110 54310 83110
e 440 2
54110 43925 54310 43925
54110 87450 54310 87450
e 441 2
54650 43925 54850 43925
54650 57070 54850 57070
e 442 2
54650 43925 54850 43925
54650 61410 54850 61410
e 443 2
54650 43925 54850 43925
54650 65750 54850 65750
e 444 2
54650 43925 54850 43925
54650 83110 54850 83110
e 445 2
54650 43925 54850 43925
54650 78770 54850 78770
e 446 2
54650 43925 54850 43925
54650 74430 54850 74430
e 447 2
54650 43925 54850 43925
54650 70090 54850 70090
e 448 2
54650 43925 54850 43925
54650 87450 54850 87450
e 449 2
50870 48265 51070 48265
50870 83110 51070 83110
e 450 2
50870 48265 51070 48265
50870 78770 51070 78770
e 451 2
50870 48265 51070 48265
50870 74430 51070 74430
e 452 2
50870 48265 51070 48265
50870 70090 51070 70090
e 453 2
50870 48265 51070 48265
50870 65750 51070 65750
e 454 2
50870 48265 51070 48265
50870 61410 51070 61410
e 455 2
50870 48265 51070 48265
50870 57070 51070 57070
e 456 2
50870 48265 51070 48265
50870 87450 51070 87450
e 457 2
51410 48265 51610 48265
51410 87450 51610 87450
e 458 2
51410 48265 51610 48265
51410 83110 51610 83110
e 459 2
51410 48265 51610 48265
51410 78770 51610 78770
e 460 2
51410 48265 51610 48265
51410 74430 51610 74430
e 461 2
51410 48265 51610 48265
51410 70090 51610 70090
e 462 2
51410 48265 51610 48265
51410 65750 51610 65750
e 463 2
51410 48265 51610 48265
51410 61410 51610 61410
e 464 2
51410 48265 51610 48265
51410 57070 51610 57070
e 465 2
51950 48265 52150 48265
51950 61410 52150 61410
e 466 2
51950 48265 52150 48265
51950 83110 52150 83110
e 467 2
51950 48265 52150 48265
51950 78770 52150 78770
e 468 2
51950 48265 52150 48265
51950 74430 52150 74430
e 469 2
51950 48265 52150 48265
51950 70090 52150 70090
e 470 2
51950 48265 52150 48265
51950 65750 52150 65750
e 471 2
51950 48265 52150 48265
51950 57070 52150 57070
e 472 2
51950 48265 52150 48265
51950 87450 52150 87450
e 473 2
52490 48265 52690 48265
52490 57070 52690 57070
e 474 2
52490 48265 52690 48265
52490 87450 52690 87450
e 475 2
52490 48265 52690 48265
52490 83110 52690 83110
e 476 2
52490 48265 52690 48265
52490 78770 52690 78770
e 477 2
52490 48265 52690 48265
52490 74430 52690 74430
e 478 2
52490 48265 52690 48265
52490 70090 52690 70090
e 479 2
52490 48265 52690 48265
52490 65750 52690 65750
e 480 2
52490 48265 52690 48265
52490 61410 52690 61410
e 481 2
53030 48265 53230 48265
53030 87450 53230 87450
e 482 2
53030 48265 53230 48265
53030 74430 53230 74430
e 483 2
53030 48265 53230 48265
53030 70090 53230 70090
e 484 2
53030 48265 53230 48265
53030 65750 53230 65750
e 485 2
53030 48265 53230 48265
53030 61410 53230 61410
e 486 2
53030 48265 53230 48265
53030 57070 53230 57070
e 487 2
53030 48265 53230 48265
53030 78770 53230 78770
e 488 2
53030 48265 53230 48265
53030 83110 53230 83110
e 489 2
53570 48265 53770 48265
53570 87450 53770 87450
e 490 2
53570 48265 53770 48265
53570 83110 53770 83110
e 491 2
53570 48265 53770 48265
53570 78770 53770 78770
e 492 2
53570 48265 53770 48265
53570 74430 53770 74430
e 493 2
53570 48265 53770 48265
53570 70090 53770 70090
e 494 2
53570 48265 53770 48265
53570 65750 53770 65750
e 495 2
53570 48265 53770 48265
53570 61410 53770 61410
e 496 2
53570 48265 53770 48265
53570 57070 53770 57070
e 497 2
54110 48265 54310 48265
54110 61410 54310 61410
e 498 2
54110 48265 54310 48265
54110 65750 54310 65750
e 499 2
54110 48265 54310 48265
54110 70090 54310 70090
e 500 2
54110 48265 54310 48265
54110 74430 54310 74430
e 501 2
54110 48265 54310 48265
54110 78770 54310 78770
e 502 2
54110 48265 54310 48265
54110 83110 54310 83110
e 503 2
54110 48265 54310 48265
54110 57070 54310 57070
e 504 2
54110 48265 54310 48265
54110 87450 54310 87450
e 505 2
54650 48265 54850 48265
54650 65750 54850 65750
e 506 2
54650 48265 54850 48265
54650 57070 54850 57070
e 507 2
54650 48265 54850 48265
54650 61410 54850 61410
e 508 2
54650 48265 54850 48265
54650 70090 54850 70090
e 509 2
54650 48265 54850 48265
54650 87450 54850 87450
e 510 2
54650 48265 54850 48265
54650 74430 54850 74430
e 511 2
54650 48265 54850 48265
54650 78770 54850 78770
e 512 2
54650 48265 54850 48265
54650 83110 54850 83110
e 513 2
50870 52605 51070 52605
50870 87450 51070 87450
e 514 2
50870 52605 51070 52605
50870 83110 51070 83110
e 515 2
50870 52605 51070 52605
50870 78770 51070 78770
e 516 2
50870 52605 51070 52605
50870 74430 51070 74430
e 517 2
50870 52605 51070 52605
50870 70090 51070 70090
e 518 2
50870 52605 51070 52605
50870 65750 51070 65750
e 519 2
50870 52605 51070 52605
50870 57070 51070 57070
e 520 2
50870 52605 51070 52605
50870 61410 51070 61410
e 521 2
51410 52605 51610 52605
51410 83110 51610 83110
e 522 2
51410 52605 51610 52605
51410 74430 51610 74430
e 523 2
51410 52605 51610 52605
51410 57070 51610 57070
e 524 2
51410 52605 51610 52605
51410 61410 51610 61410
e 525 2
51410 52605 51610 52605
51410 65750 51610 65750
e 526 2
51410 52605 51610 52605
51410 70090 51610 70090
e 527 2
51410 52605 51610 52605
51410 78770 51610 78770
e 528 2
51410 52605 51610 52605
51410 87450 51610 87450
e 529 2
51950 52605 52150 52605
51950 61410 52150 61410
e 530 2
51950 52605 52150 52605
51950 65750 52150 65750
e 531 2
51950 52605 52150 52605
51950 70090 52150 70090
e 532 2
51950 52605 52150 52605
51950 74430 52150 74430
e 533 2
51950 52605 52150 52605
51950 78770 52150 78770
e 534 2
51950 52605 52150 52605
51950 87450 52150 87450
e 535 2
51950 52605 52150 52605
51950 83110 52150 83110
e 536 2
51950 52605 52150 52605
51950 57070 52150 57070
e 537 2
52490 52605 52690 52605
52490 57070 52690 57070
e 538 2
52490 52605 52690 52605
52490 61410 52690 61410
e 539 2
52490 52605 52690 52605
52490 65750 52690 65750
e 540 2
52490 52605 52690 52605
52490 70090 52690 70090
e 541 2
52490 52605 52690 52605
52490 87450 52690 87450
e 542 2
52490 52605 52690 52605
52490 74430 52690 74430
e 543 2
52490 52605 52690 52605
52490 83110 52690 83110
e 544 2
52490 52605 52690 52605
52490 78770 52690 78770
e 545 2
53030 52605 53230 52605
53030 57070 53230 57070
e 546 2
53030 52605 53230 52605
53030 61410 53230 61410
e 547 2
53030 52605 53230 52605
53030 65750 53230 65750
e 548 2
53030 52605 53230 52605
53030 70090 53230 70090
e 549 2
53030 52605 53230 52605
53030 74430 53230 74430
e 550 2
53030 52605 53230 52605
53030 83110 53230 83110
e 551 2
53030 52605 53230 52605
53030 78770 53230 78770
e 552 2
53030 52605 53230 52605
53030 87450 53230 87450
e 553 2
53570 52605 53770 52605
53570 65750 53770 65750
e 554 2
53570 52605 53770 52605
53570 78770 53770 78770
e 555 2
53570 52605 53770 52605
53570 74430 53770 74430
e 556 2
53570 52605 53770 52605
53570 57070 53770 57070
e 557 2
53570 52605 53770 52605
53570 61410 53770 61410
e 558 2
53570 52605 53770 52605
53570 87450 53770 87450
e 559 2
53570 52605 53770 52605
53570 83110 53770 83110
e 560 2
53570 52605 53770 52605
53570 70090 53770 70090
e 561 2
54110 52605 54310 52605
54110 57070 54310 57070
e 562 2
54110 52605 54310 52605
54110 61410 54310 61410
e 563 2
54110 52605 54310 52605
54110 65750 54310 65750
e 564 2
54110 52605 54310 52605
54110 70090 54310 70090
e 565 2
54110 52605 54310 52605
54110 74430 54310 74430
e 566 2
54110 52605 54310 52605
54110 78770 54310 78770
e 567 2
54110 52605 54310 52605
54110 83110 54310 83110
e 568 2
54110 52605 54310 52605
54110 87450 54310 87450
e 569 2
54650 52605 54850 52605
54650 78770 54850 78770
e 570 2
54650 52605 54850 52605
54650 74430 54850 74430
e 571 2
54650 52605 54850 52605
54650 70090 54850 70090
e 572 2
54650 52605 54850 52605
54650 65750 54850 65750
e 573 2
54650 52605 54850 52605
54650 61410 54850 61410
e 574 2
54650 52605 54850 52605
54650 57070 54850 57070
e 575 2
54650 52605 54850 52605
54650 87450 54850 87450
e 576 2
54650 52605 54850 52605
54650 83110 54850 83110
e 577 2
50870 56945 51070 56945
50870 87450 51070 87450
e 578 2
50870 56945 51070 56945
50870 83110 51070 83110
e 579 2
50870 56945 51070 56945
50870 78770 51070 78770
e 580 2
50870 56945 51070 56945
50870 74430 51070 74430
e 581 2
50870 56945 51070 56945
50870 65750 51070 65750
e 582 2
50870 56945 51070 56945
50870 61410 51070 61410
e 583 2
50870 56945 51070 56945
50870 57070 51070 57070
e 584 2
50870 56945 51070 56945
50870 70090 51070 70090
e 585 2
51410 56945 51610 56945
51410 87450 51610 87450
e 586 2
51410 56945 51610 56945
51410 61410 51610 61410
e 587 2
51410 56945 51610 56945
51410 83110 51610 83110
e 588 2
51410 56945 51610 56945
51410 78770 51610 78770
e 589 2
51410 56945 51610 56945
51410 74430 51610 74430
e 590 2
51410 56945 51610 56945
51410 70090 51610 70090
e 591 2
51410 56945 51610 56945
51410 65750 51610 65750
e 592 2
51410 56945 51610 56945
51410 57070 51610 57070
e 593 2
51950 56945 52150 56945
51950 83110 52150 83110
e 594 2
51950 56945 52150 56945
51950 74430 52150 74430
e 595 2
51950 56945 52150 56945
51950 70090 52150 70090
e 596 2
51950 56945 52150 56945
51950 65750 52150 65750
e 597 2
51950 56945 52150 56945
51950 61410 52150 61410
e 598 2
51950 56945 52150 56945
51950 57070 52150 57070
e 599 2
51950 56945 52150 56945
51950 78770 52150 78770
e 600 2
51950 56945 52150 56945
51950 87450 52150 87450
e 601 2
52490 56945 52690 56945
52490 87450 52690 87450
e 602 2
52490 56945 52690 56945
52490 61410 52690 61410
e 603 2
52490 56945 52690 56945
52490 65750 52690 65750
e 604 2
52490 56945 52690 56945
52490 70090 52690 70090
e 605 2
52490 56945 52690 56945
52490 74430 52690 74430
e 606 2
52490 56945 52690 56945
52490 78770 52690 78770
e 607 2
52490 56945 52690 56945
52490 83110 52690 83110
e 608 2
52490 56945 52690 56945
52490 57070 52690 57070
e 609 2
53030 56945 53230 56945
53030 61410 53230 61410
e 610 2
53030 56945 53230 56945
53030 65750 53230 65750
e 611 2
53030 56945 53230 56945
53030 70090 53230 70090
e 612 2
53030 56945 53230 56945
53030 74430 53230 74430
e 613 2
53030 56945 53230 56945
53030 78770 53230 78770
e 614 2
53030 56945 53230 56945
53030 83110 53230 83110
e 615 2
53030 56945 53230 56945
53030 87450 53230 87450
e 616 2
53030 56945 53230 56945
53030 57070 53230 57070
e 617 2
53570 56945 53770 56945
53570 61410 53770 61410
e 618 2
53570 56945 53770 56945
53570 57070 53770 57070
e 619 2
53570 56945 53770 56945
53570 65750 53770 65750
e 620 2
53570 56945 53770 56945
53570 70090 53770 70090
e 621 2
53570 56945 53770 56945
53570 74430 53770 74430
e 622 2
53570 56945 53770 56945
53570 78770 53770 78770
e 623 2
53570 56945 53770 56945
53570 83110 53770 83110
e 624 2
53570 56945 53770 56945
53570 87450 53770 87450
e 625 2
54110 56945 54310 56945
54110 57070 54310 57070
e 626 2
54110 56945 54310 56945
54110 74430 54310 74430
e 627 2
54110 56945 54310 56945
54110 78770 54310 78770
e 628 2
54110 56945 54310 56945
54110 83110 54310 83110
e 629 2
54110 56945 54310 56945
54110 87450 54310 87450
e 630 2
54110 56945 54310 56945
54110 61410 54310 61410
e 631 2
54110 56945 54310 56945
54110 70090 54310 70090
e 632 2
54110 56945 54310 56945
54110 65750 54310 65750
e 633 2
54650 56945 54850 56945
54650 78770 54850 78770
e 634 2
54650 56945 54850 56945
54650 74430 54850 74430
e 635 2
54650 56945 54850 56945
54650 70090 54850 70090
e 636 2
54650 56945 54850 56945
54650 61410 54850 61410
e 637 2
54650 56945 54850 56945
54650 87450 54850 87450
e 638 2
54650 56945 54850 56945
54650 65750 54850 65750
e 639 2
54650 56945 54850 56945
54650 57070 54850 57070
e 640 2
54650 56945 54850 56945
54650 83110 54850 83110
e 641 2
50870 61285 51070 61285
50870 83110 51070 83110
e 642 2
50870 61285 51070 61285
50870 78770 51070 78770
e 643 2
50870 61285 51070 61285
50870 74430 51070 74430
e 644 2
50870 61285 51070 61285
50870 87450 51070 87450
e 645 2
51410 61285 51610 61285
51410 74430 51610 74430
e 646 2
51410 61285 51610 61285
51410 78770 51610 78770
e 647 2
51410 61285 51610 61285
51410 83110 51610 83110
e 648 2
51410 61285 51610 61285
51410 87450 51610 87450
e 649 2
51950 61285 52150 61285
51950 87450 52150 87450
e 650 2
51950 61285 52150 61285
51950 83110 52150 83110
e 651 2
51950 61285 52150 61285
51950 78770 52150 78770
e 652 2
51950 61285 52150 61285
51950 74430 52150 74430
e 653 2
52490 61285 52690 61285
52490 87450 52690 87450
e 654 2
52490 61285 52690 61285
52490 83110 52690 83110
e 655 2
52490 61285 52690 61285
52490 78770 52690 78770
e 656 2
52490 61285 52690 61285
52490 74430 52690 74430
e 657 2
53030 61285 53230 61285
53030 74430 53230 74430
e 658 2
53030 61285 53230 61285
53030 87450 53230 87450
e 659 2
53030 61285 53230 61285
53030 83110 53230 83110
e 660 2
53030 61285 53230 61285
53030 78770 53230 78770
e 661 2
53570 61285 53770 61285
53570 83110 53770 83110
e 662 2
53570 61285 53770 61285
53570 78770 53770 78770
e 663 2
53570 61285 53770 61285
53570 87450 53770 87450
e 664 2
53570 61285 53770 61285
53570 74430 53770 74430
e 665 2
54110 61285 54310 61285
54110 74430 54310 74430
e 666 2
54110 61285 54310 61285
54110 78770 54310 78770
e 667 2
54110 61285 54310 61285
54110 83110 54310 83110
e 668 2
54110 61285 54310 61285
54110 87450 54310 87450
e 669 2
54650 61285 54850 61285
54650 74430 54850 74430
e 670 2
54650 61285 54850 61285
54650 78770 54850 78770
e 671 2
54650 61285 54850 61285
54650 83110 54850 83110
e 672 2
54650 61285 54850 61285
54650 87450 54850 87450
e 673 2
50870 65625 51070 65625
50870 87450 51070 87450
e 674 2
50870 65625 51070 65625
50870 83110 51070 83110
e 675 2
50870 65625 51070 65625
50870 78770 51070 78770
e 676 2
50870 65625 51070 65625
50870 74430 51070 74430
e 677 2
51410 65625 51610 65625
51410 74430 51610 74430
e 678 2
51410 65625 51610 65625
51410 78770 51610 78770
e 679 2
51410 65625 51610 65625
51410 83110 51610 83110
e 680 2
51410 65625 51610 65625
51410 87450 51610 87450
e 681 2
51950 65625 52150 65625
51950 87450 52150 87450
e 682 2
51950 65625 52150 65625
51950 83110 52150 83110
e 683 2
51950 65625 52150 65625
51950 78770 52150 78770
e 684 2
51950 65625 52150 65625
51950 74430 52150 74430
e 685 2
52490 65625 52690 65625
52490 87450 52690 87450
e 686 2
52490 65625 52690 65625
52490 83110 52690 83110
e 687 2
52490 65625 52690 65625
52490 78770 52690 78770
e 688 2
52490 65625 52690 65625
52490 74430 52690 74430
e 689 2
53030 65625 53230 65625
53030 87450 53230 87450
e 690 2
53030 65625 53230 65625
53030 83110 53230 83110
e 691 2
53030 65625 53230 65625
53030 78770 53230 78770
e 692 2
53030 65625 53230 65625
53030 74430 53230 74430
e 693 2
53570 65625 53770 65625
53570 83110 53770 83110
e 694 2
53570 65625 53770 65625
53570 78770 53770 78770
e 695 2
53570 65625 53770 65625
53570 87450 53770 87450
e 696 2
53570 65625 53770 65625
53570 74430 53770 74430
e 697 2
54110 65625 54310 65625
54110 87450 54310 87450
e 698 2
54110 65625 54310 65625
54110 83110 54310 83110
e 699 2
54110 65625 54310 65625
54110 78770 54310 78770
e 700 2
54110 65625 54310 65625
54110 74430 54310 74430
e 701 2
54650 65625 54850 65625
54650 74430 54850 74430
e 702 2
54650 65625 54850 65625
54650 78770 54850 78770
e 703 2
54650 65625 54850 65625
54650 83110 54850 83110
e 704 2
54650 65625 54850 65625
54650 87450 54850 87450
e 705 2
50870 69965 51070 69965
50870 83110 51070 83110
e 706 2
50870 69965 51070 69965
50870 78770 51070 78770
e 707 2
50870 69965 51070 69965
50870 87450 51070 87450
e 708 2
50870 69965 51070 69965
50870 74430 51070 74430
e 709 2
51410 69965 51610 69965
51410 87450 51610 87450
e 710 2
51410 69965 51610 69965
51410 74430 51610 74430
e 711 2
51410 69965 51610 69965
51410 83110 51610 83110
e 712 2
51410 69965 51610 69965
51410 78770 51610 78770
e 713 2
51950 69965 52150 69965
51950 74430 52150 74430
e 714 2
51950 69965 52150 69965
51950 78770 52150 78770
e 715 2
51950 69965 52150 69965
51950 83110 52150 83110
e 716 2
51950 69965 52150 69965
51950 87450 52150 87450
e 717 2
52490 69965 52690 69965
52490 78770 52690 78770
e 718 2
52490 69965 52690 69965
52490 83110 52690 83110
e 719 2
52490 69965 52690 69965
52490 87450 52690 87450
e 720 2
52490 69965 52690 69965
52490 74430 52690 74430
e 721 2
53030 69965 53230 69965
53030 87450 53230 87450
e 722 2
53030 69965 53230 69965
53030 83110 53230 83110
e 723 2
53030 69965 53230 69965
53030 78770 53230 78770
e 724 2
53030 69965 53230 69965
53030 74430 53230 74430
e 725 2
53570 69965 53770 69965
53570 74430 53770 74430
e 726 2
53570 69965 53770 69965
53570 78770 53770 78770
e 727 2
53570 69965 53770 69965
53570 83110 53770 83110
e 728 2
53570 69965 53770 69965
53570 87450 53770 87450
e 729 2
54110 69965 54310 69965
54110 74430 54310 74430
e 730 2
54110 69965 54310 69965
54110 87450 54310 87450
e 731 2
54110 69965 54310 69965
54110 83110 54310 83110
e 732 2
54110 69965 54310 69965
54110 78770 54310 78770
e 733 2
54650 69965 54850 69965
54650 78770 54850 78770
e 734 2
54650 69965 54850 69965
54650 87450 54850 87450
e 735 2
54650 69965 54850 69965
54650 83110 54850 83110
e 736 2
54650 69965 54850 69965
54650 74430 54850 74430
e 737 2
50870 74305 51070 74305
50870 87450 51070 87450
e 738 2
50870 74305 51070 74305
50870 83110 51070 83110
e 739 2
50870 74305 51070 74305
50870 78770 51070 78770
e 740 2
50870 74305 51070 74305
50870 74430 51070 74430
e 741 2
51410 74305 51610 74305
51410 74430 51610 74430
e 742 2
51410 74305 51610 74305
51410 78770 51610 78770
e 743 2
51410 74305 51610 74305
51410 83110 51610 83110
e 744 2
51410 74305 51610 74305
51410 87450 51610 87450
e 745 2
51950 74305 52150 74305
51950 74430 52150 74430
e 746 2
51950 74305 52150 74305
51950 78770 52150 78770
e 747 2
51950 74305 52150 74305
51950 83110 52150 83110
e 748 2
51950 74305 52150 74305
51950 87450 52150 87450
e 749 2
52490 74305 52690 74305
52490 74430 52690 74430
e 750 2
52490 74305 52690 74305
52490 87450 52690 87450
e 751 2
52490 74305 52690 74305
52490 83110 52690 83110
e 752 2
52490 74305 52690 74305
52490 78770 52690 78770
e 753 2
53030 74305 53230 74305
53030 87450 53230 87450
e 754 2
53030 74305 53230 74305
53030 83110 53230 83110
e 755 2
53030 74305 53230 74305
53030 78770 53230 78770
e 756 2
53030 74305 53230 74305
53030 74430 53230 74430
e 757 2
53570 74305 53770 74305
53570 83110 53770 83110
e 758 2
53570 74305 53770 74305
53570 74430 53770 74430
e 759 2
53570 74305 53770 74305
53570 87450 53770 87450
e 760 2
53570 74305 53770 74305
53570 78770 53770 78770
e 761 2
54110 74305 54310 74305
54110 87450 54310 87450
e 762 2
54110 74305 54310 74305
54110 83110 54310 83110
e 763 2
54110 74305 54310 74305
54110 78770 54310 78770
e 764 2
54110 74305 54310 74305
54110 74430 54310 74430
e 765 2
54650 74305 54850 74305
54650 78770 54850 78770
e 766 2
54650 74305 54850 74305
54650 87450 54850 87450
e 767 2
54650 74305 54850 74305
54650 83110 54850 83110
e 768 2
54650 74305 54850 74305
54650 74430 54850 74430
e 769 2
50870 78645 51070 78645
50870 83110 51070 83110
e 770 2
50870 61285 51070 61285
50870 65750 51070 65750
e 771 2
50870 43925 51070 43925
50870 48390 51070 48390
e 772 2
50870 26565 51070 26565
50870 31030 51070 31030
e 773 2
50870 78645 51070 78645
50870 87450 51070 87450
e 774 2
50870 61285 51070 61285
50870 70090 51070 70090
e 775 2
50870 43925 51070 43925
50870 52730 51070 52730
e 776 2
50870 26565 51070 26565
50870 35370 51070 35370
e 777 2
51410 78645 51610 78645
51410 87450 51610 87450
e 778 2
51410 61285 51610 61285
51410 70090 51610 70090
e 779 2
51410 43925 51610 43925
51410 52730 51610 52730
e 780 2
51410 26565 51610 26565
51410 35370 51610 35370
e 781 2
51410 78645 51610 78645
51410 83110 51610 83110
e 782 2
51410 61285 51610 61285
51410 65750 51610 65750
e 783 2
51410 43925 51610 43925
51410 48390 51610 48390
e 784 2
51410 26565 51610 26565
51410 31030 51610 31030
e 785 2
51950 78645 52150 78645
51950 87450 52150 87450
e 786 2
51950 61285 52150 61285
51950 70090 52150 70090
e 787 2
51950 43925 52150 43925
51950 52730 52150 52730
e 788 2
51950 26565 52150 26565
51950 35370 52150 35370
e 789 2
51950 78645 52150 78645
51950 83110 52150 83110
e 790 2
51950 61285 52150 61285
51950 65750 52150 65750
e 791 2
51950 43925 52150 43925
51950 48390 52150 48390
e 792 2
51950 26565 52150 26565
51950 31030 52150 31030
e 793 2
52490 78645 52690 78645
52490 83110 52690 83110
e 794 2
52490 61285 52690 61285
52490 65750 52690 65750
e 795 2
52490 43925 52690 43925
52490 48390 52690 48390
e 796 2
52490 26565 52690 26565
52490 31030 52690 31030
e 797 2
52490 78645 52690 78645
52490 87450 52690 87450
e 798 2
52490 61285 52690 61285
52490 70090 52690 70090
e 799 2
52490 43925 52690 43925
52490 52730 52690 52730
e 800 2
52490 26565 52690 26565
52490 35370 52690 35370
e 801 2
53030 78645 53230 78645
53030 83110 53230 83110
e 802 2
53030 61285 53230 61285
53030 65750 53230 65750
e 803 2
53030 43925 53230 43925
53030 48390 53230 48390
e 804 2
53030 26565 53230 26565
53030 31030 53230 31030
e 805 2
53030 78645 53230 78645
53030 87450 53230 87450
e 806 2
53030 61285 53230 61285
53030 70090 53230 70090
e 807 2
53030 43925 53230 43925
53030 52730 53230 52730
e 808 2
53030 26565 53230 26565
53030 35370 53230 35370
e 809 2
53570 78645 53770 78645
53570 83110 53770 83110
e 810 2
53570 61285 53770 61285
53570 65750 53770 65750
e 811 2
53570 43925 53770 43925
53570 48390 53770 48390
e 812 2
53570 26565 53770 26565
53570 31030 53770 31030
e 813 2
53570 78645 53770 78645
53570 87450 53770 87450
e 814 2
53570 61285 53770 61285
53570 70090 53770 70090
e 815 2
53570 43925 53770 43925
53570 52730 53770 52730
e 816 2
53570 26565 53770 26565
53570 35370 53770 35370
e 817 2
54110 78645 54310 78645
54110 83110 54310 83110
e 818 2
54110 61285 54310 61285
54110 65750 54310 65750
e 819 2
54110 43925 54310 43925
54110 48390 54310 48390
e 820 2
54110 26565 54310 26565
54110 31030 54310 31030
e 821 2
54110 78645 54310 78645
54110 87450 54310 87450
e 822 2
54110 61285 54310 61285
54110 70090 54310 70090
e 823 2
54110 43925 54310 43925
54110 52730 54310 52730
e 824 2
54110 26565 54310 26565
54110 35370 54310 35370
e 825 2
54650 78645 54850 78645
54650 87450 54850 87450
e 826 2
54650 61285 54850 61285
54650 70090 54850 70090
e 827 2
54650 43925 54850 43925
54650 52730 54850 52730
e 828 2
54650 26565 54850 26565
54650 35370 54850 35370
e 829 2
54650 78645 54850 78645
54650 83110 54850 83110
e 830 2
54650 61285 54850 61285
54650 65750 54850 65750
e 831 2
54650 43925 54850 43925
54650 48390 54850 48390
e 832 2
54650 26565 54850 26565
54650 31030 54850 31030
e 833 2
50870 82985 51070 82985
50870 87450 51070 87450
e 834 2
50870 65625 51070 65625
50870 70090 51070 70090
e 835 2
50870 48265 51070 48265
50870 52730 51070 52730
e 836 2
50870 30905 51070 30905
50870 35370 51070 35370
e 837 2
50870 82985 51070 82985
50870 83110 51070 83110
e 838 2
50870 65625 51070 65625
50870 65750 51070 65750
e 839 2
50870 48265 51070 48265
50870 48390 51070 48390
e 840 2
50870 30905 51070 30905
50870 31030 51070 31030
e 841 2
51410 82985 51610 82985
51410 83110 51610 83110
e 842 2
51410 65625 51610 65625
51410 65750 51610 65750
e 843 2
51410 48265 51610 48265
51410 48390 51610 48390
e 844 2
51410 30905 51610 30905
51410 31030 51610 31030
e 845 2
51410 82985 51610 82985
51410 87450 51610 87450
e 846 2
51410 65625 51610 65625
51410 70090 51610 70090
e 847 2
51410 48265 51610 48265
51410 52730 51610 52730
e 848 2
51410 30905 51610 30905
51410 35370 51610 35370
e 849 2
51950 82985 52150 82985
51950 83110 52150 83110
e 850 2
51950 65625 52150 65625
51950 65750 52150 65750
e 851 2
51950 48265 52150 48265
51950 48390 52150 48390
e 852 2
51950 30905 52150 30905
51950 31030 52150 31030
e 853 2
51950 82985 52150 82985
51950 87450 52150 87450
e 854 2
51950 65625 52150 65625
51950 70090 52150 70090
e 855 2
51950 48265 52150 48265
51950 52730 52150 52730
e 856 2
51950 30905 52150 30905
51950 35370 52150 35370
e 857 2
52490 82985 52690 82985
52490 87450 52690 87450
e 858 2
52490 65625 52690 65625
52490 70090 52690 70090
e 859 2
52490 48265 52690 48265
52490 52730 52690 52730
e 860 2
52490 30905 52690 30905
52490 35370 52690 35370
e 861 2
52490 82985 52690 82985
52490 83110 52690 83110
e 862 2
52490 65625 52690 65625
52490 65750 52690 65750
e 863 2
52490 48265 52690 48265
52490 48390 52690 48390
e 864 2
52490 30905 52690 30905
52490 31030 52690 31030
e 865 2
53030 82985 53230 82985
53030 87450 53230 87450
e 866 2
53030 65625 53230 65625
53030 70090 53230 70090
e 867 2
53030 48265 53230 48265
53030 52730 53230 52730
e 868 2
53030 30905 53230 30905
53030 35370 53230 35370
e 869 2
53030 82985 53230 82985
53030 83110 53230 83110
e 870 2
53030 65625 53230 65625
53030 65750 53230 65750
e 871 2
53030 48265 53230 48265
53030 48390 53230 48390
e 872 2
53030 30905 53230 30905
53030 31030 53230 31030
e 873 2
53570 82985 53770 82985
53570 83110 53770 83110
e 874 2
53570 65625 53770 65625
53570 65750 53770 65750
e 875 2
53570 48265 53770 48265
53570 48390 53770 48390
e 876 2
53570 30905 53770 30905
53570 31030 53770 31030
e 877 2
53570 82985 53770 82985
53570 87450 53770 87450
e 878 2
53570 65625 53770 65625
53570 70090 53770 70090
e 879 2
53570 48265 53770 48265
53570 52730 53770 52730
e 880 2
53570 30905 53770 30905
53570 35370 53770 35370
e 881 2
54110 82985 54310 82985
54110 87450 54310 87450
e 882 2
54110 65625 54310 65625
54110 70090 54310 70090
e 883 2
54110 48265 54310 48265
54110 52730 54310 52730
e 884 2
54110 30905 54310 30905
54110 35370 54310 35370
e 885 2
54110 82985 54310 82985
54110 83110 54310 83110
e 886 2
54110 65625 54310 65625
54110 65750 54310 65750
e 887 2
54110 48265 54310 48265
54110 48390 54310 48390
e 888 2
54110 30905 54310 30905
54110 31030 54310 31030
e 889 2
54650 82985 54850 82985
54650 87450 54850 87450
e 890 2
54650 65625 54850 65625
54650 70090 54850 70090
e 891 2
54650 48265 54850 48265
54650 52730 54850 52730
e 892 2
54650 30905 54850 30905
54650 35370 54850 35370
e 893 2
54650 82985 54850 82985
54650 83110 54850 83110
e 894 2
54650 65625 54850 65625
54650 65750 54850 65750
e 895 2
54650 48265 54850 48265
54650 48390 54850 48390
e 896 2
54650 30905 54850 30905
54650 31030 54850 31030
e 897 2
50870 35245 51070 35245
50870 35370 51070 35370
e 898 2
50870 52605 51070 52605
50870 52730 51070 52730
e 899 2
50870 69965 51070 69965
50870 70090 51070 70090
e 900 2
50870 87325 51070 87325
50870 87450 51070 87450
e 901 2
50870 26565 51070 26565
50870 26690 51070 26690
e 902 2
50870 43925 51070 43925
50870 44050 51070 44050
e 903 2
50870 61285 51070 61285
50870 61410 51070 61410
e 904 2
50870 78645 51070 78645
50870 78770 51070 78770
e 905 2
51410 35245 51610 35245
51410 35370 51610 35370
e 906 2
51410 52605 51610 52605
51410 52730 51610 52730
e 907 2
51410 69965 51610 69965
51410 70090 51610 70090
e 908 2
51410 87325 51610 87325
51410 87450 51610 87450
e 909 2
51410 26565 51610 26565
51410 26690 51610 26690
e 910 2
51410 43925 51610 43925
51410 44050 51610 44050
e 911 2
51410 61285 51610 61285
51410 61410 51610 61410
e 912 2
51410 78645 51610 78645
51410 78770 51610 78770
e 913 2
51950 35245 52150 35245
51950 35370 52150 35370
e 914 2
51950 52605 52150 52605
51950 52730 52150 52730
e 915 2
51950 69965 52150 69965
51950 70090 52150 70090
e 916 2
51950 87325 52150 87325
51950 87450 52150 87450
e 917 2
51950 26565 52150 26565
51950 26690 52150 26690
e 918 2
51950 43925 52150 43925
51950 44050 52150 44050
e 919 2
51950 61285 52150 61285
51950 61410 52150 61410
e 920 2
51950 78645 52150 78645
51950 78770 52150 78770
e 921 2
52490 35245 52690 35245
52490 35370 52690 35370
e 922 2
52490 52605 52690 52605
52490 52730 52690 52730
e 923 2
52490 69965 52690 69965
52490 70090 52690 70090
e 924 2
52490 87325 52690 87325
52490 87450 52690 87450
e 925 2
52490 26565 52690 26565
52490 26690 52690 26690
e 926 2
52490 43925 52690 43925
52490 44050 52690 44050
e 927 2
52490 61285 52690 61285
52490 61410 52690 61410
e 928 2
52490 78645 52690 78645
52490 78770 52690 78770
e 929 2
53030 35245 53230 35245
53030 35370 53230 35370
e 930 2
53030 52605 53230 52605
53030 52730 53230 52730
e 931 2
53030 69965 53230 69965
53030 70090 53230 70090
e 932 2
53030 87325 53230 87325
53030 87450 53230 87450
e 933 2
53030 26565 53230 26565
53030 26690 53230 26690
e 934 2
53030 43925 53230 43925
53030 44050 53230 44050
e 935 2
53030 61285 53230 61285
53030 61410 53230 61410
e 936 2
53030 78645 53230 78645
53030 78770 53230 78770
e 937 2
53570 35245 53770 35245
53570 35370 53770 35370
e 938 2
53570 52605 53770 52605
53570 52730 53770 52730
e 939 2
53570 69965 53770 69965
53570 70090 53770 70090
e 940 2
53570 87325 53770 87325
53570 87450 53770 87450
e 941 2
53570 26565 53770 26565
53570 26690 53770 26690
e 942 2
53570 43925 53770 43925
53570 44050 53770 44050
e 943 2
53570 61285 53770 61285
53570 61410 53770 61410
e 944 2
53570 78645 53770 78645
53570 78770 53770 78770
e 945 2
54110 35245 54310 35245
54110 35370 54310 35370
e 946 2
54110 52605 54310 52605
54110 52730 54310 52730
e 947 2
54110 69965 54310 69965
54110 70090 54310 70090
e 948 2
54110 87325 54310 87325
54110 87450 54310 87450
e 949 2
54110 26565 54310 26565
54110 26690 54310 26690
e 950 2
54110 43925 54310 43925
54110 44050 54310 44050
e 951 2
54110 61285 54310 61285
54110 61410 54310 61410
e 952 2
54110 78645 54310 78645
54110 78770 54310 78770
e 953 2
54650 35245 54850 35245
54650 35370 54850 35370
e 954 2
54650 52605 54850 52605
54650 52730 54850 52730
e 955 2
54650 69965 54850 69965
54650 70090 54850 70090
e 956 2
54650 87325 54850 87325
54650 87450 54850 87450
e 957 2
54650 26565 54850 26565
54650 26690 54850 26690
e 958 2
54650 43925 54850 43925
54650 44050 54850 44050
e 959 2
54650 61285 54850 61285
54650 61410 54850 61410
e 960 2
54650 78645 54850 78645
54650 78770 54850 78770
GATE.ACTIVE.AUX.3
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
GATE.ACTIVE.AUX.3
ACTIVE layer vertical edge may not lie inside, or coincide with, the GATE layer.
GATE.ACTIVE.EX.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
GATE.ACTIVE.EX1
Minimum vertical extension of GATE (not cut by GCUT) past ACTIVE is 4 nm.
GATE.ACTIVE.EX.2
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
GATE.ACTIVE.EX2
Minimum horizontal extension of ACTIVE interacting with GATE (not cut by
GCUT layer) past GATE (not cut by GCUT layer) is 25 nm.
GATE.ACTIVE.S.4
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
GATE.ACTIVE.S.4
Minimum horizontal spacing between ACTIVE and GATE (not cut by GCUT and not
interacting with ACTIVE) is 9 nm.
ACTIVE.FIN.EX.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
ACTIVE.FIN.EX.1
Minimum vertical extension of ACTIVE past FIN is 10 nm.
ACTIVE.W.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
ACTIVE.W.1
Minimum vertical width of ACTIVE layer is 27 nm.		 
ACTIVE.W.2
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
ACTIVE.W.2
ACTIVE layer vertical width increment is an integer multiple of 27 nm.
ACTIVE.W.3
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
ACTIVE.W.3
Minimum horizontal width of ACTIVE is 16 nm.
ACTIVE.S.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
ACTIVE.S.1
Minimum vertical spacing of ACTIVE is 27 nm. 
ACTIVE.S.2A
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
ACTIVE.S.2A	
Minimum horizontal spacing between ACTIVE layers forming source/drain
regions (of different transistors) on different nets is 92 nm.
ACTIVE.S.2B
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
ACTIVE.S.2B
Minimum horizontal spacing of ACTIVE is 38 nm.
ACTIVE.WELL.S.4
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
ACTIVE.WELL.S.4
Minimum spacing of ACTIVE (outside the layer SRAMDRC) to WELL is 27 nm.
SRAM.ACTIVE.WELL.S.5
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
SRAM.ACTIVE.WELL.S.5
Minimum spacing of ACTIVE (interacting with the layer SRAMDRC) to WELL
is 13.5 nm.
ACTIVE.WELL.EN.1
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
ACTIVE.WELL.EN.1
Minimum enclosure of ACTIVE (outside the layer SRAMDRC) by WELL is 27
nm.
SRAM.ACTIVE.WELL.EN.2
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
SRAM.ACTIVE.WELL.EN.2
Minimum enclosure of ACTIVE (interacting with the layer SRAMDRC) by WELL
is 13.5 nm.
ACTIVE.A.1A
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
ACTIVE.A.1A
Minimum area of an ACTIVE layer polygon that does not interact with the
layer SRAMDRC is 864 nm-sq.
ACTIVE.A.1B
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
ACTIVE.A.1B
Minimum enclosed area of an ACTIVE layer polygon that does not interact with the
layer SRAMDRC is 864 nm-sq.
SRAM.ACTIVE.A.2A
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
SRAM.ACTIVE.A.2A
Minimum area of an ACTIVE layer polygon that interacts with the
layer SRAMDRC is 432 nm-sq
SRAM.ACTIVE.A.2B
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
SRAM.ACTIVE.A.2B
Minimum enclosed area of an ACTIVE layer polygon that interacts with the
layer SRAMDRC is 432 nm-sq.
ACTIVE.AUX.1
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
ACTIVE.AUX.1
ACTIVE must always be enclosed by NSELECT or PSELECT, such that no ACTIVE
layer edge(s) coincide with NSELECT or PSELECT layer edge(s). 
SRAM.ACTIVE.AUX.2
0 0 5 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
SRAM.ACTIVE.AUX.2
ACTIVE layer polygons not belonging to an SRAM cell, i.e. those that are
either completely outside the SRAMDRC layer or those that do not
intersect the SRAMDRC layer, may not touch the SRAMDRC layer.
ACTIVE.AUX.3
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
ACTIVE.AUX.3
A notch in ACTIVE along vertical axis is not allowed. 
ACTIVE.LUP.1
0 0 5 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
ACTIVE.LUP.1
Maximum distance, to prevent latch-up, between ACTIVE forming a MOS
device and ACTIVE forming a bulk/substrate contact within the same
WELL/substrate is 30 um.
GCUT.W.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
GCUT.W.1
Minimum vertical width of GCUT is 17 nm.
GCUT.ACTIVE.S.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
GCUT.ACTIVE.S.1
Minimum vertical spacing between GCUT and channel is 4 nm.
GCUT.GATE.EX.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
GCUT.GATE.EX.1
Minimum horizontal extension of GCUT past GATE is 17 nm. 
GCUT.GATE.S.2
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
GCUT.GATE.S.2
Minimum spacing of GCUT to GATE, when the former is not being used to
cut a particular polygon drawn using the latter, is 17 nm.
GCUT.S.3
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
GCUT.S.3
Minimum vertical spacing between two GCUT layer polygons is 35 nm.
GCUT.AUX.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
GCUT.AUX.1 
GCUT layer may not exist without the layer GATE.
GCUT.AUX.2
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
GCUT.AUX.2
GCUT layer vertical edge may not lie inside, or coincide with, the GATE layer.
GCUT.AUX.3
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
GCUT.AUX.3
GCUT may not interact with channel.
NSELECT.W.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
NSELECT.W.1 
Minimum horizontal width of NSELECT is 108 nm.
NSELECT.W.2
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
NSELECT.W.2 
Minimum vertical width of NSELECT is 54 nm.
NSELECT.ACTIVE.EN.1
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
NSELECT.ACTIVE.EN.1
Minimum horizontal enclosure of ACTIVE (not interacting with SRAMDRC) by
NSELECT is 46 nm.
NSELECT.ACTIVE.EN.2
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
NSELECT.ACTIVE.EN.2
Minimum vertical enclosure of ACTIVE (not interacting with SRAMDRC) by
NSELECT is 27 nm.
SRAM.NSELECT.ACTIVE.EN.3
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
SRAM.NSELECT.ACTIVE.EN.3
Minimum horizontal enclosure of ACTIVE (interacting with SRAMDRC) by
NSELECT is 13.5 nm.
SRAM.NSELECT.ACTIVE.EN.4
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
SRAM.NSELECT.ACTIVE.EN.4
Minimum vertical enclosure of ACTIVE (interacting with SRAMDRC) by
NSELECT is 13.5 nm.
NSELECT.GATE.EX.1
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
NSELECT.GATE.EX.1 
Minimum horizontal extension of NSELECT past GATE (not cut by GCUT) is
7 nm.
NSELECT.GATE.EX.2
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
NSELECT.GATE.EX.2
Minimum vertical extension of NSELECT past GATE (not cut by GCUT layer)
is 7 nm.
PSELECT.W.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
PSELECT.W.1 
Minimum horizontal width of PSELECT is 108 nm.
PSELECT.W.2
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
PSELECT.W.2 
Minimum vertical width of PSELECT is 54 nm.
PSELECT.ACTIVE.EN.1
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
PSELECT.ACTIVE.EN.1
Minimum horizontal enclosure of ACTIVE (not interacting with SRAMDRC) by
PSELECT 46 nm.
PSELECT.ACTIVE.EN.2
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
PSELECT.ACTIVE.EN.2
Minimum vertical enclosure of ACTIVE (not interacting with SRAMDRC) by
PSELECT is 27 nm.
SRAM.PSELECT.ACTIVE.EN.3
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
SRAM.PSELECT.ACTIVE.EN.3
Minimum horizontal enclosure of ACTIVE (interacting with SRAMDRC) by
PSELECT is 13.5 nm.
SRAM.PSELECT.ACTIVE.EN.4
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
SRAM.PSELECT.ACTIVE.EN.4
Minimum vertical enclosure of ACTIVE (interacting with SRAMDRC) by
PSELECT is 13.5 nm.
PSELECT.GATE.EX.1
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
PSELECT.GATE.EX.1 
Minimum horizontal extension of PSELECT past GATE (not cut by GCUT) is 
7 nm.
PSELECT.GATE.EX.2
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
PSELECT.GATE.EX.2
Minimum vertical extension of PSELECT past GATE (not cut by GCUT layer)
is 7 nm.
NSELECT.PSELECT.AUX.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
NSELECT.PSELECT.AUX.1
NSELECT and PSELECT may not overlap
SLVT.W.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
SLVT.W.1 
Minimum horizontal width of SLVT is 108 nm.
SLVT.W.2
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
SLVT.W.2 
Minimum vertical width of SLVT is 54 nm.
SLVT.ACTIVE.EN.1
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
SLVT.ACTIVE.EN.1
Minimum horizontal enclosure of ACTIVE (not interacting with SRAMDRC) by
SLVT is 46 nm.
SLVT.ACTIVE.EN.2
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
SLVT.ACTIVE.EN.2
Minimum vertical enclosure of ACTIVE (not interacting with SRAMDRC) by
SLVT is 27 nm.
SRAM.SLVT.ACTIVE.EN.3
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
SRAM.SLVT.ACTIVE.EN.3
Minimum horizontal enclosure of ACTIVE (interacting with SRAMDRC) by
SLVT is 13.5 nm.
SRAM.SLVT.ACTIVE.EN.4
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
SRAM.SLVT.ACTIVE.EN.4
Minimum vertical enclosure of ACTIVE (interacting with SRAMDRC) by
SLVT is 13.5 nm.
SLVT.GATE.EX.1
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
SLVT.GATE.EX.1 
Minimum horizontal extension of SLVT past GATE (not cut by GCUT) is
7 nm.
SLVT.GATE.EX.2
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
SLVT.GATE.EX.2
Minimum vertical extension of SLVT past GATE (not cut by GCUT layer) is
7 nm.
LVT.W.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
LVT.W.1 
Minimum horizontal width of LVT is 108 nm.
LVT.W.2
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
LVT.W.2 
Minimum vertical width of LVT is 54 nm.
LVT.ACTIVE.EN.1
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
LVT.ACTIVE.EN.1
Minimum horizontal enclosure of ACTIVE (not interacting with SRAMDRC) by
LVT is 46 nm.
LVT.ACTIVE.EN.2
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
LVT.ACTIVE.EN.2
Minimum vertical enclosure of ACTIVE (not interacting with SRAMDRC) by
LVT is 27 nm.
SRAM.LVT.ACTIVE.EN.3
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
SRAM.LVT.ACTIVE.EN.3
Minimum horizontal enclosure of ACTIVE (interacting with SRAMDRC) by
LVT is 13.5 nm.
SRAM.LVT.ACTIVE.EN.4
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
SRAM.LVT.ACTIVE.EN.4
Minimum vertical enclosure of ACTIVE (interacting with SRAMDRC) by
LVT is 13.5 nm.
LVT.GATE.EX.1
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
LVT.GATE.EX.1 
Minimum horizontal extension of LVT past GATE (not cut by GCUT) is
7 nm.
LVT.GATE.EX.2
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
LVT.GATE.EX.2
Minimum vertical extension of LVT past GATE (not cut by GCUT layer) is 7 nm.
SRAMVT.W.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
SRAMVT.W.1 
Minimum horizontal width of SRAMVT is 108 nm.
SRAMVT.W.2
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
SRAMVT.W.2 
Minimum vertical width of SRAMVT is 54 nm.
SRAMVT.ACTIVE.EN.1
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
SRAMVT.ACTIVE.EN.1
Minimum horizontal enclosure of ACTIVE (not interacting with SRAMDRC) by
SRAMVT is 46 nm.
SRAMVT.ACTIVE.EN.2
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
SRAMVT.ACTIVE.EN.2
Minimum vertical enclosure of ACTIVE (not interacting with SRAMDRC) by
SRAMVT is 27 nm.
SRAM.SRAMVT.ACTIVE.EN.3
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
SRAM.SRAMVT.ACTIVE.EN.3
Minimum horizontal enclosure of ACTIVE (interacting with SRAMDRC) by
SRAMVT is 13.5 nm.
SRAM.SRAMVT.ACTIVE.EN.4
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
SRAM.SRAMVT.ACTIVE.EN.4
Minimum vertical enclosure of ACTIVE (interacting with SRAMDRC) by
SRAMVT is 13.5 nm.
SRAMVT.GATE.EX.1
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
SRAMVT.GATE.EX.1 
Minimum horizontal extension of SRAMVT past GATE (not cut by GCUT) is
7 nm.
SRAMVT.GATE.EX.2
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
SRAMVT.GATE.EX.2
Minimum vertical extension of SRAMVT past GATE (not cut by GCUT layer)
is 7 nm.
VT.AUX.2
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
VT.AUX.2
VT layers (LVT, SLVT, and SRAMVT) may not overlap.
DUMMY.W.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
DUMMY.W.1
Width of dummy should be 40 nm 
DUMMY.CHANNEL.S.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
DUMMY.CHANNEL.S.1
DUMMY spacing from CHANNEL in horizontal direction is 24 nm
DUMMY.CHANNEL.AUX.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
DUMMY.CHANNEL.AUX.1
DUMMY must exactly overlap active and may not extend beyond it vertically
DUMMY.AUX.2
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
DUMMY.AUX.2
DUMMY must overlap active. DUMMY without active is not allowed
SDT.W.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
SDT.W.1
Minimum horizontal width of SDT is 24 nm.
SDT.W.2
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
SDT.W.2
Minimum vertical width of SDT (not interacting with SRAMDRC) is 27 nm. 
SDT.W.3
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
SDT.W.3
SDT (not interacting with SRAMDRC) layer vertical width increment is an
integer multiple of 27 nm.
SRAM.SDT.W.4
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
SRAM.SDT.W.4
Minimum vertical width of SDT (interacting with SRAMDRC) is 17 nm.
SDT.S.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
SDT.S.1
Minimum horizontal spacing between two SDT layer polygons is 30 nm.
SDT.GATE.S.2
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
SDT.GATE.S.2
Minimum horizontal spacing between SDT and GATE is 5 nm.
SDT.ACTIVE.OV.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
SDT.ACTIVE.OV.1
Minimum vertical overlap between SDT and ACTIVE is 27 nm. 
SDT.LISD.OV.2
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
SDT.LISD.OV.2
Minimum vertical overlap between SDT and LISD is 27 nm. 
SRAM.SDT.ACTIVE.OV.3
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
SRAM.SDT.ACTIVE.OV.3
Minimum vertical overlap between SDT (interacting with SRAMDRC) and
ACTIVE is 17 nm.
SRAM.SDT.LISD.OV.4
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
SRAM.SDT.LISD.OV.4
Minimum vertical overlap between SDT (interacting with SRAMDRC) and LISD
is 17 nm.
SDT.GATE.AUX.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
SDT.GATE.AUX.1
SDT and GATE may not overlap or touch.
SDT.ACTIVE.AUX.2
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
SDT.ACTIVE.AUX.2
SDT (not interacting with SRAMDRC) horizontal edges must coincide with
ACTIVE horizontal edges.
SDT.ACTIVE.AUX.3
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
SDT.ACTIVE.AUX.3
SDT may not be entirely outside ACTIVE.
SDT.LISD.AUX.4
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
SDT.LISD.AUX.4
SDT must always be inside LISD.
LISD.W.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
LISD.W.1
Minimum width of LISD is 24 nm.
LISD.S.1
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
LISD.S.1
Minimum (side-to-side) spacing between two LISD layer polygons' edges, when
both edges are > 36 nm, is 18 nm.
LISD.S.2
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
LISD.S.2
Minimum (tip-to-side) spacing between two LISD layer polygons' edges, when
one edge is <= 36 nm and the other edge is > 36 nm, is 25 nm.
LISD.S.3
0 0 5 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
LISD.S.3
Minimum (tip-to-tip) spacing between two LISD layer polygons' (lying
completely outside the layer SRAMDRC) edges, when both edges are >= 24
nm and <= 36 nm, is 27 nm.
SRAM.LISD.S.4
0 0 5 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
SRAM.LISD.S.4
Minimum (tip-to-tip) spacing between two LISD layer polygons'
(interacting with the layer SRAMDRC) edges, when both edges are <=
36 nm, is 27 nm. 
LISD.A.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
LISD.A.1
Minimum LISD area is 648 nm-sq.
SRAM.LISD.AUX.1
0 0 5 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
SRAM.LISD.AUX.1
LISD layer polygons, which are either completely outside the SRAMDRC
layer or which do not intersect the SRAMDRC layer, may not touch the SRAMDRC
layer.
LIG.W.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
LIG.W.1
Minimum width of LIG is 16 nm.
LIG.S.1
30 30 4 Jun 12 19:53:22 2025                   
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
LIG.S.1
Minimum (side-to-side) spacing between two LIG layer polygons' edges, when
both edges are > 36 nm, is 18 nm.
e 1 2
CN sram_16b_2 c 1 0 0 1 0 0 0
52710 39600 52860 39600
52860 39700 53010 39700
e 2 2
52710 56960 52860 56960
52860 57060 53010 57060
e 3 2
52710 74320 52860 74320
52860 74420 53010 74420
e 4 2
53940 39600 54090 39600
53790 39700 53940 39700
e 5 2
53940 56960 54090 56960
53790 57060 53940 57060
e 6 2
53940 74320 54090 74320
53790 74420 53940 74420
e 7 2
52710 83000 52860 83000
52860 83100 53010 83100
e 8 2
52710 65640 52860 65640
52860 65740 53010 65740
e 9 2
52710 48280 52860 48280
52860 48380 53010 48380
e 10 2
52710 30920 52860 30920
52860 31020 53010 31020
e 11 2
53940 83000 54090 83000
53790 83100 53940 83100
e 12 2
53940 65640 54090 65640
53790 65740 53940 65740
e 13 2
53940 48280 54090 48280
53790 48380 53940 48380
e 14 2
53940 30920 54090 30920
53790 31020 53940 31020
e 15 2
52710 35260 52860 35260
52860 35360 53010 35360
e 16 2
52710 52620 52860 52620
52860 52720 53010 52720
e 17 2
52710 69980 52860 69980
52860 70080 53010 70080
e 18 2
52710 87340 52860 87340
52860 87440 53010 87440
e 19 2
52710 26580 52860 26580
52860 26680 53010 26680
e 20 2
52710 43940 52860 43940
52860 44040 53010 44040
e 21 2
52710 61300 52860 61300
52860 61400 53010 61400
e 22 2
52710 78660 52860 78660
52860 78760 53010 78760
e 23 2
53940 35260 54090 35260
53790 35360 53940 35360
e 24 2
53940 52620 54090 52620
53790 52720 53940 52720
e 25 2
53940 69980 54090 69980
53790 70080 53940 70080
e 26 2
53940 87340 54090 87340
53790 87440 53940 87440
e 27 2
53940 26580 54090 26580
53790 26680 53940 26680
e 28 2
53940 43940 54090 43940
53790 44040 53940 44040
e 29 2
53940 61300 54090 61300
53790 61400 53940 61400
e 30 2
53940 78660 54090 78660
53790 78760 53940 78760
LIG.S.2
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
LIG.S.2
Minimum (tip-to-side) spacing between two LIG layer polygons' edges, when
one edge is <= 36 nm and the other edge is > 36 nm, is 25 nm.
LIG.S.3
0 0 5 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
LIG.S.3
Minimum (tip-to-tip) spacing between two LIG layer polygons' (lying
completely outside the layer SRAMDRC) edges, when both edges are >= 24 nm
and <= 36 nm, is 27 nm.
LIG.S.4
0 0 5 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
LIG.S.4
Minimum (tip-to-tip) spacing between two LIG layer polygons' (lying
completely outside the layer SRAMDRC) edges, when both edges are < 24 nm,
is 31 nm.
LIG.S.5
0 0 5 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
LIG.S.5
Minimum (tip-to-tip) spacing between two LIG layer polygons' (lying
completely outside the layer SRAMDRC) edges, when one of the edges is >=
24 nm and <= 36 nm, and the other is < 24 nm, is 31 nm.
LIG.LISD.S.6
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
LIG.LISD.S.6
Minimum spacing between LIG and LISD layer polygons not on the same net
is 14 nm.
LIG.LISD.S.7
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
LIG.LISD.S.7
Minimum corner-to-corner spacing between LISD and LIG not on the same net
is 15 nm.
LIG.SDT.S.8
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
LIG.SDT.S.8
Minimum spacing between LIG and SDT layer polygons not on the same net is
14 nm.
LIG.GATE.S.9A
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
LIG.GATE.S.9A
Minimum vertical spacing between LIG and GATE (not cut using GCUT) layer
polygons is 14 nm.
LIG.GATE.S.9B
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
LIG.GATE.S.9B
Minimum horizontal spacing between LIG and GATE (not cut using GCUT) layer
polygons is 17 nm.
LIG.GATE.S.10
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
LIG.GATE.S.10
Minimum spacing between LIG and GATE (not cut using GCUT) forming
a channel (GATE layer polygon over ACTIVE) is 5 nm. 
LIG.GCUT.S.11
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
LIG.GCUT.S.11
Minimum vertical spacing between LIG and GCUT is 5 nm.
LIG.A.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
LIG.A.1
Minimum LIG area is 324 nm-sq.
LIG.LISD.A.2
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
LIG.LISD.A.2
Minimum area of overlap between LIG and LISD is 128 nm-sq.
LIG.GATE.A.3
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
LIG.GATE.A.3
Minimum area of overlap between LIG (lying completely outside the layer
SRAMDRC) and GATE (not cut using GCUT) is 320 nm-sq.
SRAM.LIG.GATE.A.4
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
SRAM.LIG.GATE.A.4
Minimum area of overlap between LIG (interacting with the layer
SRAMDRC) and GATE (not cut using GCUT) is 240 nm-sq.
LIG.GATE.AUX.1
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
LIG.GATE.AUX.1
LIG layer (lying completely outside the layer SRAMDRC) vertical edge may
not lie inside, or coincide with, the GATE layer.
SRAM.LIG.AUX.2
0 0 5 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
SRAM.LIG.AUX.2
LIG layer polygons, which are either completely outside the SRAMDRC
layer or which do not intersect the SRAMDRC layer, may not touch the SRAMDRC
layer.
LIG.GATE.EX.1
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
LIG.GATE.EX.1
Minimum extension of LIG (lying completely outside the layer SRAMDRC)
over GATE (not cut using GCUT) on both opposite sides is 1 nm.
LIG.LISD.OV.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
LIG.LISD.OV.1
Minimum overlap between LIG and LISD connected together is 8 nm.
SRAM.LIG.GATE.OV.2
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
SRAM.LIG.GATE.OV.2
Minimum overlap of LIG (interacting with the layer SRAMDRC) and GATE (not
cut using GCUT) is 15 nm.
V0.W.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V0.W.1
Minimum width of a V0 instance along the length of M1 is 18 nm.
V0.S.1
0 0 9 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V0.S.1
Minimum spacing between V0 instances [on the same M1 track | on parallel M1
tracks, if they are not aligned with each other | on parallel M1 tracks, if
they are fully or partially aligned with each other], is [18 nm | 27 nm |
18 nm]. 
NOTE: The lower bound in the last case will be set by M1, precluding any
occurrence of V0 instances at a distance smaller than the minimum spacing
between M1. 
V0.S.2
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V0.S.2
Minimum corner-to-corner spacing between two V0 instances——both with a 5
nm M1 end-cap——is 23 nm.
V0.S.3
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V0.S.3
Minimum corner-to-corner spacing between two V0 instance——both without a
5 nm M1 end-cap——is 30 nm.
V0.S.4
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V0.S.4
Minimum corner-to-corner spacing between two V0 instances——one with
and another without, a 5 nm M1 end-cap——is 27 nm.
V0.M1.EN.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V0.M1.EN.1
Minimum enclosure of V0 by M1 on two opposite sides is 5 & 5 nm or 5 & 0 nm. 
V0.LISD.EN.2
0 0 5 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V0.LISD.EN.2
Minimum enclosure of V0 (interacting with LISD, but not with LIG) by LISD
on at least two opposite sides is 3 nm and such a V0 must lie 
completely inside LISD. 
V0.LISD.EN.3
0 0 5 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V0.LISD.EN.3
Minimum enclosure of V0 (sharing some, but not all its area with LISD) by
LISD (interacting with LIG) on at least two opposite sides is 3 nm and such a
V0 does not need to lie completely inside LISD. 
V0.LIG.EN.4
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V0.LIG.EN.4
Minimum enclosure of LIG by V0 (interacting with LIG and not inside LISD)
on two opposite sides is 1 nm. 
V0.LIG.A.1
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V0.LIG.A.1
Minimum area of overlap between V0 (interacting with LIG and not inside
LISD) and LIG is 288 nm-sq.
V0.AUX.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V0.AUX.1
V0 must always interact with M1 and [LISD|LIG]. 
V0.LIG.AUX.2
0 0 5 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V0.LIG.AUX.2
An instance of V0 (interacting with LIG but not inside LIG and not inside
LISD) with an edge (parallel to the LIG length) lying inside, or touching
LIG, is not permitted.
V0.M1.AUX.3
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V0.M1.AUX.3
V0 must exactly be the same width as M1 along the direction perpendicular
to the M1 length.
M1.W.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M1.W.1
Minimum width of M1 is 18 nm.
M1.S.1
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M1.S.1
Minimum (side-to-side) spacing between two M1 layer polygons' edges, when both
edges are > 36 nm, is 18 nm. 
M1.S.2
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M1.S.2
Minimum (tip-to-side) spacing between two M1 layer polygons' edges, when
one of the edges is <= 36 nm and the other is > 36 nm, is 25 nm. 
M1.S.3
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M1.S.3
Minimum (tip-to-tip) spacing between two M1 layer polygons' edges, when
both edges are >= 24 nm and <= 36 nm, is 27 nm.
M1.S.4
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M1.S.4
Minimum (tip-to-tip) spacing between two M1 layer polygons' edges, when
both edges are < 24 nm, is 31 nm.
M1.S.5
0 0 5 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M1.S.5
Minimum (tip-to-tip) spacing between two M1 layer polygons' edges, when
one of the edges is >= 24 nm and <= 36 nm, and the other is < 24 nm, is
31 nm.
M1.S.6
60 60 3 Jun 12 19:53:22 2025                   
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M1.S.6
Minimum corner-to-corner spacing between two M1 polygons is 20 nm.
e 1 2
CN sram_16b_2 c 1 0 0 1 0 0 0
52510 39650 52515 39650
52405 39820 52410 39820
e 2 2
52410 39820 52410 39823
52510 39647 52510 39650
e 3 2
52510 57010 52515 57010
52405 57180 52410 57180
e 4 2
52410 57180 52410 57183
52510 57007 52510 57010
e 5 2
52510 74370 52515 74370
52405 74540 52410 74540
e 6 2
52410 74540 52410 74543
52510 74367 52510 74370
e 7 2
54285 39650 54290 39650
54390 39820 54395 39820
e 8 2
54290 39647 54290 39650
54390 39820 54390 39823
e 9 2
54285 57010 54290 57010
54390 57180 54395 57180
e 10 2
54290 57007 54290 57010
54390 57180 54390 57183
e 11 2
54285 74370 54290 74370
54390 74540 54395 74540
e 12 2
54290 74367 54290 74370
54390 74540 54390 74543
e 13 2
52510 83050 52515 83050
52405 83220 52410 83220
e 14 2
52510 65690 52515 65690
52405 65860 52410 65860
e 15 2
52510 48330 52515 48330
52405 48500 52410 48500
e 16 2
52510 30970 52515 30970
52405 31140 52410 31140
e 17 2
52410 83220 52410 83223
52510 83047 52510 83050
e 18 2
52410 65860 52410 65863
52510 65687 52510 65690
e 19 2
52410 48500 52410 48503
52510 48327 52510 48330
e 20 2
52410 31140 52410 31143
52510 30967 52510 30970
e 21 2
54285 83050 54290 83050
54390 83220 54395 83220
e 22 2
54285 65690 54290 65690
54390 65860 54395 65860
e 23 2
54285 48330 54290 48330
54390 48500 54395 48500
e 24 2
54285 30970 54290 30970
54390 31140 54395 31140
e 25 2
54290 83047 54290 83050
54390 83220 54390 83223
e 26 2
54290 65687 54290 65690
54390 65860 54390 65863
e 27 2
54290 48327 54290 48330
54390 48500 54390 48503
e 28 2
54290 30967 54290 30970
54390 31140 54390 31143
e 29 2
52510 35310 52515 35310
52405 35480 52410 35480
e 30 2
52510 52670 52515 52670
52405 52840 52410 52840
e 31 2
52510 70030 52515 70030
52405 70200 52410 70200
e 32 2
52510 87390 52515 87390
52405 87560 52410 87560
e 33 2
52510 26630 52515 26630
52405 26800 52410 26800
e 34 2
52510 43990 52515 43990
52405 44160 52410 44160
e 35 2
52510 61350 52515 61350
52405 61520 52410 61520
e 36 2
52510 78710 52515 78710
52405 78880 52410 78880
e 37 2
52410 35480 52410 35483
52510 35307 52510 35310
e 38 2
52410 52840 52410 52843
52510 52667 52510 52670
e 39 2
52410 70200 52410 70203
52510 70027 52510 70030
e 40 2
52410 87560 52410 87563
52510 87387 52510 87390
e 41 2
52410 26800 52410 26803
52510 26627 52510 26630
e 42 2
52410 44160 52410 44163
52510 43987 52510 43990
e 43 2
52410 61520 52410 61523
52510 61347 52510 61350
e 44 2
52410 78880 52410 78883
52510 78707 52510 78710
e 45 2
54285 35310 54290 35310
54390 35480 54395 35480
e 46 2
54285 52670 54290 52670
54390 52840 54395 52840
e 47 2
54285 70030 54290 70030
54390 70200 54395 70200
e 48 2
54285 87390 54290 87390
54390 87560 54395 87560
e 49 2
54285 26630 54290 26630
54390 26800 54395 26800
e 50 2
54285 43990 54290 43990
54390 44160 54395 44160
e 51 2
54285 61350 54290 61350
54390 61520 54395 61520
e 52 2
54285 78710 54290 78710
54390 78880 54395 78880
e 53 2
54290 35307 54290 35310
54390 35480 54390 35483
e 54 2
54290 52667 54290 52670
54390 52840 54390 52843
e 55 2
54290 70027 54290 70030
54390 70200 54390 70203
e 56 2
54290 87387 54290 87390
54390 87560 54390 87563
e 57 2
54290 26627 54290 26630
54390 26800 54390 26803
e 58 2
54290 43987 54290 43990
54390 44160 54390 44163
e 59 2
54290 61347 54290 61350
54390 61520 54390 61523
e 60 2
54290 78707 54290 78710
54390 78880 54390 78883
M1.A.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M1.A.1
Minimum M1 area is 504 nm-sq.
M2.W.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M2.W.1
Minimum width of M2 is 18 nm.
M2.S.1
30 30 4 Jun 12 19:53:22 2025                   
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M2.S.1
Minimum (side-to-side) spacing between two M2 layer polygons' edges, when both
edges are > 36 nm, is 18 nm. 
e 1 2
CN sram_16b_2 c 1 0 0 1 0 0 0
52500 39600 53000 39600
52650 39700 53150 39700
e 2 2
52500 56960 53000 56960
52650 57060 53150 57060
e 3 2
52500 74320 53000 74320
52650 74420 53150 74420
e 4 2
53800 39600 54300 39600
53650 39700 54150 39700
e 5 2
53800 56960 54300 56960
53650 57060 54150 57060
e 6 2
53800 74320 54300 74320
53650 74420 54150 74420
e 7 2
52500 83000 53000 83000
52650 83100 53150 83100
e 8 2
52500 65640 53000 65640
52650 65740 53150 65740
e 9 2
52500 48280 53000 48280
52650 48380 53150 48380
e 10 2
52500 30920 53000 30920
52650 31020 53150 31020
e 11 2
53800 83000 54300 83000
53650 83100 54150 83100
e 12 2
53800 65640 54300 65640
53650 65740 54150 65740
e 13 2
53800 48280 54300 48280
53650 48380 54150 48380
e 14 2
53800 30920 54300 30920
53650 31020 54150 31020
e 15 2
52500 35260 53000 35260
52650 35360 53150 35360
e 16 2
52500 52620 53000 52620
52650 52720 53150 52720
e 17 2
52500 69980 53000 69980
52650 70080 53150 70080
e 18 2
52500 87340 53000 87340
52650 87440 53150 87440
e 19 2
52500 26580 53000 26580
52650 26680 53150 26680
e 20 2
52500 43940 53000 43940
52650 44040 53150 44040
e 21 2
52500 61300 53000 61300
52650 61400 53150 61400
e 22 2
52500 78660 53000 78660
52650 78760 53150 78760
e 23 2
53800 35260 54300 35260
53650 35360 54150 35360
e 24 2
53800 52620 54300 52620
53650 52720 54150 52720
e 25 2
53800 69980 54300 69980
53650 70080 54150 70080
e 26 2
53800 87340 54300 87340
53650 87440 54150 87440
e 27 2
53800 26580 54300 26580
53650 26680 54150 26680
e 28 2
53800 43940 54300 43940
53650 44040 54150 44040
e 29 2
53800 61300 54300 61300
53650 61400 54150 61400
e 30 2
53800 78660 54300 78660
53650 78760 54150 78760
M2.S.2
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M2.S.2
Minimum (tip-to-side) spacing between two M2 layer polygons' edges, when
one of the edges is <= 36 nm and the other is > 36 nm, is 25 nm. 
M2.S.3
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M2.S.3
Minimum (tip-to-tip) spacing between two M2 layer polygons' edges, when
both edges are >= 24 nm and <= 36 nm, is 27 nm.
M2.S.4
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M2.S.4
Minimum (tip-to-tip) spacing between two M2 layer polygons' edges, when
both edges are < 24 nm, is 31 nm.
M2.S.5
0 0 5 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M2.S.5
Minimum (tip-to-tip) spacing between two M2 layer polygons' edges, when
one of the edges is >= 24 nm and <= 36 nm, and the other is < 24 nm, is
31 nm.
M2.S.6
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M2.S.6
Minimum corner-to-corner spacing between two M2 polygons is 20 nm.
M2.A.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M2.A.1
Minimum M2 area is 504 nm-sq.
M3.W.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M3.W.1
Minimum width of M3 is 18 nm.
M3.S.1
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M3.S.1
Minimum (side-to-side) spacing between two M3 layer polygons' edges, when both
edges are > 36 nm, is 18 nm. 
M3.S.2
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M3.S.2
Minimum (tip-to-side) spacing between two M3 layer polygons' edges, when
one of the edges is <= 36 nm and the other is > 36 nm, is 25 nm. 
M3.S.3
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M3.S.3
Minimum (tip-to-tip) spacing between two M3 layer polygons' edges, when
both edges are >= 24 nm and <= 36 nm, is 27 nm.
M3.S.4
30 30 4 Jun 12 19:53:22 2025                   
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M3.S.4
Minimum (tip-to-tip) spacing between two M3 layer polygons' edges, when
both edges are < 24 nm, is 31 nm.
e 1 2
CN sram_16b_2 c 1 0 0 1 0 0 0
52770 39650 52950 39650
52770 39700 52950 39700
e 2 2
52770 57010 52950 57010
52770 57060 52950 57060
e 3 2
52770 74370 52950 74370
52770 74420 52950 74420
e 4 2
53850 39650 54030 39650
53850 39700 54030 39700
e 5 2
53850 57010 54030 57010
53850 57060 54030 57060
e 6 2
53850 74370 54030 74370
53850 74420 54030 74420
e 7 2
52770 83050 52950 83050
52770 83100 52950 83100
e 8 2
52770 65690 52950 65690
52770 65740 52950 65740
e 9 2
52770 48330 52950 48330
52770 48380 52950 48380
e 10 2
52770 30970 52950 30970
52770 31020 52950 31020
e 11 2
53850 83050 54030 83050
53850 83100 54030 83100
e 12 2
53850 65690 54030 65690
53850 65740 54030 65740
e 13 2
53850 48330 54030 48330
53850 48380 54030 48380
e 14 2
53850 30970 54030 30970
53850 31020 54030 31020
e 15 2
52770 35310 52950 35310
52770 35360 52950 35360
e 16 2
52770 52670 52950 52670
52770 52720 52950 52720
e 17 2
52770 70030 52950 70030
52770 70080 52950 70080
e 18 2
52770 87390 52950 87390
52770 87440 52950 87440
e 19 2
52770 26630 52950 26630
52770 26680 52950 26680
e 20 2
52770 43990 52950 43990
52770 44040 52950 44040
e 21 2
52770 61350 52950 61350
52770 61400 52950 61400
e 22 2
52770 78710 52950 78710
52770 78760 52950 78760
e 23 2
53850 35310 54030 35310
53850 35360 54030 35360
e 24 2
53850 52670 54030 52670
53850 52720 54030 52720
e 25 2
53850 70030 54030 70030
53850 70080 54030 70080
e 26 2
53850 87390 54030 87390
53850 87440 54030 87440
e 27 2
53850 26630 54030 26630
53850 26680 54030 26680
e 28 2
53850 43990 54030 43990
53850 44040 54030 44040
e 29 2
53850 61350 54030 61350
53850 61400 54030 61400
e 30 2
53850 78710 54030 78710
53850 78760 54030 78760
M3.S.5
0 0 5 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M3.S.5
Minimum (tip-to-tip) spacing between two M3 layer polygons' edges, when
one of the edges is >= 24 nm and <= 36 nm, and the other is < 24 nm, is
31 nm.
M3.S.6
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M3.S.6
Minimum corner-to-corner spacing between two M3 polygons is 20 nm.
M3.A.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M3.A.1
Minimum M3 area is 504 nm-sq.
V1.W.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V1.W.1
Minimum width of a V1 instance along the length of M2 is 18 nm.
V1.S.1
0 0 9 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V1.S.1
Minimum spacing between V1 instances [on the same M2 track | on parallel M2
tracks, if they are not aligned with each other | on parallel M2 tracks, if
they are fully or partially aligned with each other], is [18 nm | 27 nm |
18 nm]. 
NOTE: The lower bound in the last case will be set by M2, precluding any
occurrence of V1 instances at a distance smaller than the minimum spacing
between M2. 
V1.S.2
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V1.S.2
Minimum corner-to-corner spacing between two V1 instances——both with a 5
nm M2 end-cap——is 23 nm.
V1.S.3
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V1.S.3
Minimum corner-to-corner spacing between two V1 instances——both without a
5 nm M2 end-cap——is 30 nm.
V1.S.4
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V1.S.4
Minimum corner-to-corner spacing between two V1 instances——one with
and another without, a 5 nm M2 end-cap——is 27 nm.
V1.M1.EN.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V1.M1.EN.1
Minimum enclosure of V1 by M1 on two opposite sides is 5 & 2 nm.
V1.M2.EN.2
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V1.M2.EN.2
Minimum enclosure of V1 by M2 on two opposite sides is 5 & 5 nm or 5 & 0 nm. 
V1.AUX.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V1.AUX.1
V1 must be inside M1 and M2.
V1.M2.AUX.2
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V1.M2.AUX.2
V1 must exactly be the same width as M2 along the direction perpendicular
to the M2 length.
V2.W.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V2.W.1
Minimum width of a V2 instance along the length of M3 is 18 nm.
V2.S.1
0 0 9 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V2.S.1
Minimum spacing between V2 instances [on the same M3 track | on parallel M3
tracks, if they are not aligned with each other | on parallel M3 tracks, if
they are fully or partially aligned with each other], is [18 nm | 27 nm |
18 nm]. 
NOTE: The lower bound in the last case will be set by M3, precluding any
occurrence of V2 instances at a distance smaller than the minimum spacing
between M3. 
V2.S.2
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V2.S.2
Minimum corner-to-corner spacing between two V2 instances——both with a 5
nm M3 end-cap——is 23 nm.
V2.S.3
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V2.S.3
Minimum corner-to-corner spacing between two V2 instances——both without a
5 nm M3 end-cap——is 30 nm.
V2.S.4
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V2.S.4
Minimum corner-to-corner spacing between two V2 instances——one with
and another without, a 5 nm M3 end-cap——is 27 nm.
V2.M2.EN.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V2.M2.EN.1
Minimum enclosure of V2 by M2 on at least two opposite sides is 5 nm.
V2.M3.EN.2
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V2.M3.EN.2
Minimum enclosure of V2 by M3 on two opposite sides is 5 & 5 nm or 5 & 0 nm.
V2.AUX.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V2.AUX.1
V2 must be inside M2 and M3.
V2.M3.AUX.2
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V2.M3.AUX.2
V2 must exactly be the same width as M3 along the direction perpendicular
to the M3 length.
V3.W.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V3.W.1
Minimum width of a V3 instance along the length of M4 is 18 nm.
V3.S.1
0 0 9 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V3.S.1
Minimum spacing between V3 instances [on the same M4 track | on parallel M4
tracks, if they are not aligned with each other | on parallel M4 tracks, if
they are fully or partially aligned with each other], is [18 nm | 27 nm |
18 nm]. 
NOTE: The lower bound in the last case will be set by M4, precluding any
occurrence of V3 instances at a distance smaller than the minimum spacing
between M4. 
V3.S.2
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V3.S.2
Minimum corner-to-corner spacing between two V3 instances——both with a 5
nm M4 end-cap——is 23 nm.
V3.S.3
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V3.S.3
Minimum corner-to-corner spacing between two V3 instances——both without a
5 nm M4 end-cap——is 30 nm.
V3.S.4
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V3.S.4
Minimum corner-to-corner spacing between two V3 instances——one with
and another without, a 5 nm M4 end-cap——is 27 nm.
V3.M3.EN.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V3.M3.EN.1
Minimum enclosure of V3 by M3 on at least two opposite sides is 5 nm.
V3.M4.EN.2
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V3.M4.EN.2
Minimum enclosure of V3 by M4 on at least two opposite sides is 11 nm.
V3.AUX.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V3.AUX.1
V3 must be inside M3 and M4.
V3.M4.AUX.2
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V3.M4.AUX.2
V3 must exactly be the same width as M4 along the direction perpendicular
to the M4 length.
M4.W.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M4.W.1
Minimum vertical width of M4 is 24 nm.
M4.W.2
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M4.W.2
Maximum vertical width of M4 is 480 nm.
M4.W.3
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M4.W.3
M4 vertical width may not be an even integer multiple of its minimum
width. 
M4.W.4
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M4.W.4
M4 vertical width, resulting in the polygon spanning an even number of
minimum width routing tracks vertically, is not allowed.
M4.W.5
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M4.W.5
Minimum horizontal width of M4 is 44 nm.
M4.S.1
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M4.S.1
Minimum vertical spacing between two M4 layer polygons'
edges, regardless of the edge lengths and mask colors, is 24 nm.
M4.S.2
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M4.S.2
Minimum horizontal spacing between two M4 layer polygons'
edges, regardless of the edge lengths and mask colors, is 40 nm.
M4.S.3
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M4.S.3
Minimum tip-to-tip spacing between two M4 layer polygons——that do not
share a parallel run length——on adjacent tracks is 40 nm.
M4.S.4
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M4.S.4
Minimum tip-to-tip spacing between two M4 layer polygons——that 
share a parallel run length——on adjacent tracks is 40 nm.
M4.S.5
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M4.S.5
Minimum parallel run length of two M4 layer polygons on adjacent
tracks is 44 nm.
M4.AUX.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M4.AUX.1
M4 horizontal edges must be at a grid of 24 nm.
M4.AUX.2
0 0 5 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M4.AUX.2
Minimum width M4 tracks must lie along the horizontal routing tracks. 
These tracks are located at a spacing equal to:
2N x minimum metal width + offset from the origin, where N ϵ Z-+.
M4.AUX.3
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M4.AUX.3
M4 may not bend.
M4.AUX.4
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M4.AUX.4
Outside edge of a wide M4 layer polygon may not touch a routing track
edge.
M5.W.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M5.W.1
Minimum horizontal width of M5 is 24 nm.
M5.W.2
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M5.W.2
Maximum horizontal width of M5 is 480 nm.
M5.W.3
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M5.W.3
M5 horizontal width may not be an even integer multiple of its minimum
width. 
M5.W.4
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M5.W.4
M5 horizontal width, resulting in the polygon spanning an even number of
minimum width routing tracks horizontally, is not allowed.
M5.W.5
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M5.W.5
Minimum vertical width of M5 is 44 nm.
M5.S.1
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M5.S.1
Minimum horizontal spacing between two M5 layer polygons'
edges, regardless of the edge lengths and mask colors, is 24 nm.
M5.S.2
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M5.S.2
Minimum vertical spacing between two M5 layer polygons'
edges, regardless of the edge lengths and mask colors, is 40 nm.
M5.S.3
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M5.S.3
Minimum tip-to-tip spacing between two M5 layer polygons——that do not
share a parallel run length——on adjacent tracks is 40 nm.
M5.S.4
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M5.S.4
Minimum tip-to-tip spacing between two M5 layer polygons——that 
share a parallel run length——on adjacent tracks is 40 nm.
M5.S.5
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M5.S.5
Minimum parallel run length of two M5 layer polygons on adjacent
tracks is 44 nm.
M5.AUX.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M5.AUX.1
M5 vertical edges must be at a grid of 24 nm.
M5.AUX.2
0 0 5 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M5.AUX.2
Minimum width M5 tracks must lie along the vertical routing tracks. 
These tracks are located at a spacing equal to:
2N x minimum metal width + offset from the origin, where N ϵ Z-+.
M5.AUX.3
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M5.AUX.3
M5 may not bend.
M5.AUX.4
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M5.AUX.4
Outside edge of a wide M5 layer polygon may not touch a routing track
edge.
M6.W.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M6.W.1
Minimum vertical width of M6 is 32 nm.
M6.W.2
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M6.W.2
Maximum vertical width of M6 is 640 nm.
M6.W.3
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M6.W.3
M6 vertical width may not be an even integer multiple of its minimum
width. 
M6.W.4
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M6.W.4
M6 vertical width, resulting in the polygon spanning an even number of
minimum width routing tracks vertically, is not allowed.
M6.W.5
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M6.W.5
Minimum horizontal width of M6 is 44 nm.
M6.S.1
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M6.S.1
Minimum vertical spacing between two M6 layer polygons'
edges, regardless of the edge lengths and mask colors, is 32 nm.
M6.S.2
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M6.S.2
Minimum horizontal spacing between two M6 layer polygons'
edges, regardless of the edge lengths and mask colors, is 40 nm.
M6.S.3
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M6.S.3
Minimum tip-to-tip spacing between two M6 layer polygons——that do not
share a parallel run length——on adjacent tracks is 40 nm.
M6.S.4
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M6.S.4
Minimum tip-to-tip spacing between two M6 layer polygons——that
share a parallel run length——on adjacent tracks is 40 nm.
M6.S.5
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M6.S.5
Minimum parallel run length of two M6 layer polygons on adjacent
tracks is 44 nm.
M6.AUX.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M6.AUX.1
M6 horizontal edges must be at a grid of 32 nm.
M6.AUX.2
0 0 5 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M6.AUX.2
Minimum width M6 tracks must lie along the horizontal routing tracks. 
These tracks are located at a spacing equal to:
2N x minimum metal width + offset from the origin, where N ϵ Z-+.
M6.AUX.3
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M6.AUX.3
M6 may not bend.
M6.AUX.4
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M6.AUX.4
Outside edge of a wide M6 layer polygon may not touch a routing track
edge.
M7.W.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M7.W.1
Minimum horizontal width of M7 is 32 nm.
M7.W.2
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M7.W.2
Maximum horizontal width of M7 is 640 nm.
M7.W.3
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M7.W.3
M7 horizontal width may not be an even integer multiple of its minimum
width. 
M7.W.4
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M7.W.4
M7 horizontal width, resulting in the polygon spanning an even number of
minimum width routing tracks horizontally, is not allowed.
M7.W.5
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M7.W.5
Minimum vertical width of M7 is 44 nm.
M7.S.1
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M7.S.1
Minimum horizontal spacing between two M7 layer polygons'
edges, regardless of the edge lengths and mask colors, is 32 nm.
M7.S.2
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M7.S.2
Minimum vertical spacing between two M7 layer polygons'
edges, regardless of the edge lengths and mask colors, is 40 nm.
M7.S.3
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M7.S.3
Minimum tip-to-tip spacing between two M7 layer polygons——that do not
share a parallel run length——on adjacent tracks is 40 nm.
M7.S.4
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M7.S.4
Minimum tip-to-tip spacing between two M7 layer polygons——that
share a parallel run length——on adjacent tracks is 40 nm.
M7.S.5
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M7.S.5
Minimum parallel run length of two M7 layer polygons on adjacent
tracks is 44 nm.
M7.AUX.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M7.AUX.1
M7 vertical edges must be at a grid of 32 nm.
M7.AUX.2
0 0 5 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M7.AUX.2
Minimum width M7 tracks must lie along the vertical routing tracks. 
These tracks are located at a spacing equal to:
2N x minimum metal width + offset from the origin, where N ϵ Z-+.
M7.AUX.3
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M7.AUX.3
M7 may not bend.
M7.AUX.4
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M7.AUX.4
Outside edge of a wide M7 layer polygon may not touch a routing track
edge.
V4.W.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V4.W.1
Minimum width of a V4 instance along the length of M5 is 24 nm.
V4.S.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V4.S.1
Minimum spacing between V4 instances on the same net is 33 nm.
V4.S.2
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V4.S.2
Minimum spacing between V4 instances on different nets is 33 nm.
V4.S.3
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V4.S.3
Minimum corner-to-corner spacing between two V4 instances is 33 nm.
V4.M4.EN.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V4.M4.EN.1
Minimum enclosure of V4 by M4 on at least two opposite sides is 11 nm. 		
V4.M5.EN.2
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V4.M5.EN.2
Minimum enclosure of V4 by M5 on two opposite sides is 11 nm. 		
V4.AUX.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V4.AUX.1
V4 must be inside M4 and M5.
V4.M5.AUX.2
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V4.M5.AUX.2
V4 must exactly be the same width as M5 along the direction perpendicular
to the M5 length.
V5.W.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V5.W.1
Minimum width of a V5 instance along the length of M6 is 24 nm.
V5.S.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V5.S.1
Minimum spacing between V5 instances on the same net is 33 nm.
V5.S.2
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V5.S.2
Minimum spacing between V5 instances on different nets is 33 nm.
V5.S.3
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V5.S.3
Minimum corner-to-corner spacing between two V5 instances is 33 nm.
V5.M5.EN.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V5.M5.EN.1
Minimum enclosure of V5 by M5 on at least two opposite sides is 11 nm. 		
V5.M6.EN.2
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V5.M6.EN.2
Minimum enclosure of V5 by M6 on two opposite sides is 11 nm. 		
V5.AUX.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V5.AUX.1
V5 must be inside M5 and M6.
V5.M6.AUX.2
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V5.M6.AUX.2
V5 must exactly be the same width as M6 along the direction perpendicular
to the M6 length.
V6.W.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V6.W.1
Minimum width of a V6 instance along the length of M7 is 32 nm.
V6.S.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V6.S.1
Minimum spacing between V6 instances on the same net is 45 nm.
V6.S.2
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V6.S.2
Minimum spacing between V6 instances on different nets is 45 nm.
V6.S.3
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V6.S.3
Minimum corner-to-corner spacing between two V6 instances is 45 nm.
V6.M6.EN.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V6.M6.EN.1
Minimum enclosure of V6 by M6 on at least two opposite sides is 11 nm. 		
V6.M7.EN.2
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V6.M7.EN.2
Minimum enclosure of V6 by M7 on two opposite sides is 11 nm. 		
V6.AUX.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V6.AUX.1
V6 must be inside M6 and M7.
V6.M7.AUX.2
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V6.M7.AUX.2
V6 must exactly be the same width as M7 along the direction perpendicular
to the M7 length.
V7.W.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V7.W.1
Minimum width of a V7 instance along the length of M8 is 32 nm.
V7.S.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V7.S.1
Minimum spacing between V7 instances on the same net is 45 nm.
V7.S.2
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V7.S.2
Minimum spacing between V7 instances on different nets is 45 nm.
V7.S.3
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V7.S.3
Minimum corner-to-corner spacing between two V7 instances is 45 nm.
V7.M7.EN.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V7.M7.EN.1
Minimum enclosure of V7 by M7 on at least two opposite sides is 11 nm. 		
V7.M8.EN.2
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V7.M8.EN.2
Minimum enclosure of V7 by M8 on two opposite sides is 11 nm. 		
V7.AUX.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V7.AUX.1
V7 must be inside M7 and M8.
V7.M8.AUX.2
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V7.M8.AUX.2
V7 must exactly be the same width as M8 along the direction perpendicular
to the M8 length.
M8.W.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M8.W.1
Minimum width of M8 is 40 nm.
M8.W.2
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M8.W.2
Minimum width of M8, when its length >= 400 nm and < 1200 nm, is 60 nm.
M8.W.3
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M8.W.3
Minimum width of M8, when its length >= 1200 nm and < 1800 nm, is 80 nm.
M8.W.4
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M8.W.4
Minimum width of M8, when its length >= 1800 nm, is 120 nm.
M8.W.5
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M8.W.5
Maximum width of M8 is 2000 nm.
M8.S.1
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M8.S.1
Minimum (side-to-side) spacing between two M8 layer polygons' edges, when both
edges are >= 80 nm, is 40 nm. 
M8.S.2
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M8.S.2
Minimum (tip-to-side) spacing between two M8 layer polygons' edges, when
one of the edges is < 80 nm and the other is >= 80 nm, is 43 nm. 
M8.S.3
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M8.S.3
Minimum (tip-to-tip) spacing between two M8 layer polygons' edges, when
both edges are < 80 nm, is 46 nm.
M8.S.4
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M8.S.4
Minimum spacing between two M8 layer polygons' edges, when one of the
edges is >= 60 nm and < 80 nm, is 60 nm.
M8.S.5
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M8.S.5
Minimum spacing between two M8 layer polygons' edges, when one of the
edges is >= 80 nm and < 120 nm, is 80 nm.
M8.S.6
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M8.S.6
Minimum spacing between two M8 layer polygons' edges, when one of the
edges is >= 120 nm and < 500 nm, is 120 nm.
M8.S.7
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M8.S.7
Minimum spacing between two M8 layer polygons' edges, when one of the
edges is >= 500 nm and < 1000 nm, is 500 nm.
M8.S.8
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M8.S.8
Minimum spacing between two M8 layer polygons' edges, when one of the
edges is >= 1000 nm, is 1000 nm.
M8.A.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M8.A.1
Minimum area of M8 is 7520 nm-sq.
M8.L.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M8.L.1
Minimum feature length of M8 is 40 nm.
M9.W.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M9.W.1
Minimum width of M9 is 40 nm.
M9.W.2
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M9.W.2
Minimum width of M9, when its length >= 400 nm and < 1200 nm, is 60 nm.
M9.W.3
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M9.W.3
Minimum width of M9, when its length >= 1200 nm and < 1800 nm, is 80 nm.
M9.W.4
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M9.W.4
Minimum width of M9, when its length >= 1800 nm, is 120 nm.
M9.W.5
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M9.W.5
Maximum width of M9 is 2000 nm.
M9.S.1
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M9.S.1
Minimum (side-to-side) spacing between two M9 layer polygons' edges, when both
edges are >= 80 nm, is 40 nm. 
M9.S.2
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M9.S.2
Minimum (tip-to-side) spacing between two M9 layer polygons' edges, when
one of the edges is < 80 nm and the other is >= 80 nm, is 43 nm. 
M9.S.3
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M9.S.3
Minimum (tip-to-tip) spacing between two M9 layer polygons' edges, when
both edges are < 80 nm, is 46 nm.
M9.S.4
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M9.S.4
Minimum spacing between two M9 layer polygons' edges, when one of the
edges is >= 60 nm and < 80 nm, is 60 nm.
M9.S.5
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M9.S.5
Minimum spacing between two M9 layer polygons' edges, when one of the
edges is >= 80 nm and < 120 nm, is 80 nm.
M9.S.6
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M9.S.6
Minimum spacing between two M9 layer polygons' edges, when one of the
edges is >= 120 nm and < 500 nm, is 120 nm.
M9.S.7
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M9.S.7
Minimum spacing between two M9 layer polygons' edges, when one of the
edges is >= 500 nm and < 1000 nm, is 500 nm.
M9.S.8
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M9.S.8
Minimum spacing between two M9 layer polygons' edges, when one of the
edges is >= 1000 nm, is 1000 nm.
M9.A.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M9.A.1
Minimum area of M9 is 7520 nm-sq.
M9.L.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
M9.L.1
Minimum feature length of M9 is 40 nm.
V8.W.1
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V8.W.1
Exact width of a V8 instance is [40 nm x 40 nm | 40 nm x 120 nm |
120 nm x 40 nm].
V8.S.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V8.S.1
Minimum spacing between two V8 instances is 57 nm.
V8.S.2
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V8.S.2
Minimum corner-to-corner spacing between V8 instances is 57 nm.
V8.M8.EN.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V8.M8.EN.1
Minimum enclosure of V8 by M8 on at least two opposite sides is 20 nm.
V8.M9.EN.2
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V8.M9.EN.2
Minimum enclosure of V8 by M9 on at least two opposite sides is 20 nm.
V8.AUX.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V8.AUX.1
V8 must be inside M8 and M9.
V9.W.1
0 0 4 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V9.W.1
Exact width of a V9 instance is [40 nm x 40 nm | 40 nm x 120 nm |
120 nm x 40 nm].
V9.S.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V9.S.1
Minimum spacing between two V9 instances is 57 nm.
V9.S.2
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V9.S.2
Minimum corner-to-corner spacing between V9 instances is 57 nm.
V9.M9.EN.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V9.M9.EN.1
Minimum enclosure of V9 by M9 on at least two opposite sides is 20 nm.
V9.PAD.EN.2
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V9.PAD.EN.2
Minimum enclosure of V9 by PAD on at least two opposite sides is 20 nm.
V9.AUX.1
0 0 3 Jun 12 19:53:22 2025                     
Rule File Pathname: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS027/Documents/cadence/memory_project/sram_16b_2/_drcRules_calibre_asap7.rul_
V9.AUX.1
V9 must be inside M9 and PAD.
