//==============================================================================
// Copyright (c) 2010-2020 Advanced Micro Devices, Inc. All rights reserved.
/// \author AMD Developer Tools Team
/// \file
/// \brief  CL counter definitions for GFX9
//==============================================================================

// This file is autogenerated by the ConvertHWEnums project

#ifndef _GPA_HW_COUNTER_CL_GFX9_H_
#define _GPA_HW_COUNTER_CL_GFX9_H_

#include <set>

struct GPA_HardwareCounterDesc;
struct GPA_CounterGroupDesc;
struct GPA_SQCounterGroupDesc;

namespace countergfx9
{
    extern GPA_HardwareCounterDesc*           cl_counter_group_array_gfx9[]; ///< Array of hardware counter groups for cl for gfx9 family
    extern GPA_HardwareCounterDesc*           cl_exposed_counters_group_array_gfx9[]; ///< Array of hardware exposed counter groups for cl for gfx9 family
    extern GPA_CounterGroupDesc               hw_cl_groups_gfx9[]; ///< Array of counter groups for cl for gfx9 family
    extern GPA_CounterGroupExposedCounterDesc hw_cl_exposed_counters_by_group_gfx9[]; ///< Array of exposed counter groups for cl for gfx9 family
    extern GPA_PaddedCounterDesc              cl_padded_counter_by_group_gfx9[]; ///< Array of reserved counter for cl for gfx9 family
    extern GPA_SQCounterGroupDesc             hw_cl_sq_groups_gfx9[]; ///< Array of SQ groups for cl for gfx9 family
    extern unsigned int                       hw_cl_sq_isolated_groups_gfx9[]; ///< Array of counter groups isolated from SQ counter groups for cl for gfx9 family
    extern const std::set<unsigned int>       hw_cl_timestamp_block_ids_gfx9; ///< Timestamp block id's for cl for gfx9 family
    extern const std::set<unsigned int>       hw_cl_time_counter_indices_gfx9; ///< Timestamp counter indices for cl for gfx9 family
    extern const unsigned int                 hw_cl_group_count_gfx9; ///< Hardware Group Count for cl for gfx9 family
    extern const unsigned int                 hw_cl_exposed_counters_group_count_gfx9; ///< Whitelist hardware counter Group Count for cl for gfx9 family
    extern const unsigned int                 cl_padded_counter_group_count_gfx9; ///< reserved counter group count for cl for gfx9 family
    extern const unsigned int                 hw_cl_sq_group_count_gfx9; ///< Hardware SQ Group Count for cl for gfx9 family
    extern const unsigned int                 hw_cl_sq_isolated_group_count_gfx9; ///< Hardware Isolated Group Count for cl for gfx9 family
}; // namespace

#endif  // _GPA_HW_COUNTER_CL_GFX9_H_
