Analysis & Synthesis report for TOP_HybridControl_theta_phi_CL
Tue May 14 13:03:57 2024
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: PLL_theta_phi_OL:PLL_inst|altpll:altpll_component
 15. Parameter Settings for User Entity Instance: hybrid_control_mixed:hybrid_control_mixed_inst
 16. Parameter Settings for User Entity Instance: hybrid_control_mixed:hybrid_control_mixed_inst|regularization:regularization_4bit_inst
 17. Parameter Settings for User Entity Instance: hybrid_control_mixed:hybrid_control_mixed_inst|regularization:regularization_4bit_inst|regularization_core:REG[0].reg_core
 18. Parameter Settings for User Entity Instance: hybrid_control_mixed:hybrid_control_mixed_inst|regularization:regularization_4bit_inst|regularization_core:REG[0].reg_core|debounce:debounce_inst
 19. Parameter Settings for User Entity Instance: hybrid_control_mixed:hybrid_control_mixed_inst|regularization:regularization_4bit_inst|regularization_core:REG[0].reg_core|debounce:debounce_inst|debounce_core:DB[0].db_core
 20. Parameter Settings for User Entity Instance: hybrid_control_mixed:hybrid_control_mixed_inst|regularization:regularization_4bit_inst|regularization_core:REG[1].reg_core
 21. Parameter Settings for User Entity Instance: hybrid_control_mixed:hybrid_control_mixed_inst|regularization:regularization_4bit_inst|regularization_core:REG[1].reg_core|debounce:debounce_inst
 22. Parameter Settings for User Entity Instance: hybrid_control_mixed:hybrid_control_mixed_inst|regularization:regularization_4bit_inst|regularization_core:REG[1].reg_core|debounce:debounce_inst|debounce_core:DB[0].db_core
 23. Parameter Settings for User Entity Instance: value_control:phi_control
 24. Parameter Settings for User Entity Instance: value_control:delta_control
 25. Parameter Settings for User Entity Instance: value_control:Iref_control
 26. Parameter Settings for User Entity Instance: PI:PI_inst
 27. Parameter Settings for User Entity Instance: dead_time:dead_time_inst_1
 28. Parameter Settings for User Entity Instance: dead_time:dead_time_inst_1|dead_time_core:DT[0].dt_core
 29. Parameter Settings for User Entity Instance: dead_time:dead_time_inst_1|dead_time_core:DT[1].dt_core
 30. Parameter Settings for User Entity Instance: dead_time:dead_time_inst_1|dead_time_core:DT[2].dt_core
 31. Parameter Settings for User Entity Instance: dead_time:dead_time_inst_1|dead_time_core:DT[3].dt_core
 32. Parameter Settings for User Entity Instance: dead_time:dead_time_inst_2
 33. Parameter Settings for User Entity Instance: dead_time:dead_time_inst_2|dead_time_core:DT[0].dt_core
 34. Parameter Settings for User Entity Instance: dead_time:dead_time_inst_2|dead_time_core:DT[1].dt_core
 35. Parameter Settings for User Entity Instance: dead_time:dead_time_inst_2|dead_time_core:DT[2].dt_core
 36. Parameter Settings for User Entity Instance: dead_time:dead_time_inst_2|dead_time_core:DT[3].dt_core
 37. Parameter Settings for User Entity Instance: dead_time:dead_time_inst_4
 38. Parameter Settings for User Entity Instance: dead_time:dead_time_inst_4|dead_time_core:DT[0].dt_core
 39. Parameter Settings for User Entity Instance: dead_time:dead_time_inst_4|dead_time_core:DT[1].dt_core
 40. Parameter Settings for User Entity Instance: dead_time:dead_time_inst_4|dead_time_core:DT[2].dt_core
 41. Parameter Settings for User Entity Instance: dead_time:dead_time_inst_4|dead_time_core:DT[3].dt_core
 42. Parameter Settings for User Entity Instance: dead_time:dead_time_inst_6
 43. Parameter Settings for User Entity Instance: dead_time:dead_time_inst_6|dead_time_core:DT[0].dt_core
 44. Parameter Settings for User Entity Instance: dead_time:dead_time_inst_6|dead_time_core:DT[1].dt_core
 45. Parameter Settings for User Entity Instance: dead_time:dead_time_inst_6|dead_time_core:DT[2].dt_core
 46. Parameter Settings for User Entity Instance: dead_time:dead_time_inst_6|dead_time_core:DT[3].dt_core
 47. Parameter Settings for User Entity Instance: debounce:debounce_4bit_inst
 48. Parameter Settings for User Entity Instance: debounce:debounce_4bit_inst|debounce_core:DB[0].db_core
 49. Parameter Settings for User Entity Instance: debounce:debounce_4bit_inst|debounce_core:DB[1].db_core
 50. Parameter Settings for User Entity Instance: debounce:debounce_4bit_inst|debounce_core:DB[2].db_core
 51. Parameter Settings for User Entity Instance: debounce:debounce_4bit_inst|debounce_core:DB[3].db_core
 52. Parameter Settings for User Entity Instance: debounce:debounce_SWITCH_inst
 53. Parameter Settings for User Entity Instance: debounce:debounce_SWITCH_inst|debounce_core:DB[0].db_core
 54. Parameter Settings for User Entity Instance: debounce:debounce_SWITCH_inst|debounce_core:DB[1].db_core
 55. Parameter Settings for User Entity Instance: debounce:debounce_SWITCH_inst|debounce_core:DB[2].db_core
 56. Parameter Settings for User Entity Instance: debounce:debounce_SWITCH_inst|debounce_core:DB[3].db_core
 57. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0
 58. Parameter Settings for Inferred Entity Instance: sensing_Ibat:sensing_Ibat_inst|lpm_mult:Mult0
 59. Parameter Settings for Inferred Entity Instance: sensing_Vbat:sensing_Vbat_inst|lpm_mult:Mult0
 60. Parameter Settings for Inferred Entity Instance: hybrid_control_mixed:hybrid_control_mixed_inst|lpm_mult:Mult0
 61. Parameter Settings for Inferred Entity Instance: hybrid_control_mixed:hybrid_control_mixed_inst|lpm_mult:Mult2
 62. Parameter Settings for Inferred Entity Instance: hybrid_control_mixed:hybrid_control_mixed_inst|lpm_mult:Mult1
 63. Parameter Settings for Inferred Entity Instance: hybrid_control_mixed:hybrid_control_mixed_inst|lpm_mult:Mult3
 64. Parameter Settings for Inferred Entity Instance: hybrid_control_mixed:hybrid_control_mixed_inst|lpm_mult:Mult4
 65. Parameter Settings for Inferred Entity Instance: hybrid_control_mixed:hybrid_control_mixed_inst|lpm_mult:Mult5
 66. altpll Parameter Settings by Entity Instance
 67. lpm_mult Parameter Settings by Entity Instance
 68. Port Connectivity Checks: "debug_display:debug_display_inst"
 69. Port Connectivity Checks: "sensing_Vbat:sensing_Vbat_inst|num2seg:num2seg_Vbat"
 70. Port Connectivity Checks: "sensing_Vbat:sensing_Vbat_inst|hex2seg_couple:VbatHEX2display"
 71. Port Connectivity Checks: "sensing_Vbat:sensing_Vbat_inst"
 72. Port Connectivity Checks: "sensing_Ibat:sensing_Ibat_inst|num2seg:num2seg_Ibat"
 73. Port Connectivity Checks: "sensing_Ibat:sensing_Ibat_inst|hex2seg_couple:IbatHEX2display"
 74. Port Connectivity Checks: "sensing_Ibat:sensing_Ibat_inst"
 75. Port Connectivity Checks: "PI:PI_inst"
 76. Port Connectivity Checks: "value_control:Iref_control|num2seg:num2seg_Ibat"
 77. Port Connectivity Checks: "value_control:Iref_control"
 78. Port Connectivity Checks: "value_control:delta_control|num2seg:num2seg_Ibat"
 79. Port Connectivity Checks: "value_control:delta_control"
 80. Port Connectivity Checks: "value_control:phi_control|num2seg:num2seg_Ibat"
 81. Port Connectivity Checks: "value_control:phi_control"
 82. Port Connectivity Checks: "num2seg:num2seg_PHI"
 83. Port Connectivity Checks: "hybrid_control_mixed:hybrid_control_mixed_inst|regularization:regularization_4bit_inst"
 84. Port Connectivity Checks: "hybrid_control_mixed:hybrid_control_mixed_inst"
 85. Port Connectivity Checks: "PLL_theta_phi_OL:PLL_inst"
 86. Post-Synthesis Netlist Statistics for Top Partition
 87. Elapsed Time Per Partition
 88. Analysis & Synthesis Messages
 89. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+-----------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status       ; Successful - Tue May 14 13:03:57 2024           ;
; Quartus Prime Version             ; 21.1.0 Build 842 10/21/2021 SJ Standard Edition ;
; Revision Name                     ; TOP_HybridControl_theta_phi_CL                  ;
; Top-level Entity Name             ; TOP_HybridControl_theta_phi_CL                  ;
; Family                            ; Stratix IV                                      ;
; Logic utilization                 ; N/A                                             ;
;     Combinational ALUTs           ; 2,451                                           ;
;     Memory ALUTs                  ; 0                                               ;
;     Dedicated logic registers     ; 712                                             ;
; Total registers                   ; 712                                             ;
; Total pins                        ; 185                                             ;
; Total virtual pins                ; 0                                               ;
; Total block memory bits           ; 0                                               ;
; DSP block 18-bit elements         ; 16                                              ;
; Total GXB Receiver Channel PCS    ; 0                                               ;
; Total GXB Receiver Channel PMA    ; 0                                               ;
; Total GXB Transmitter Channel PCS ; 0                                               ;
; Total GXB Transmitter Channel PMA ; 0                                               ;
; Total PLLs                        ; 1                                               ;
; Total DLLs                        ; 0                                               ;
+-----------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                                     ;
+---------------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                                          ; Setting                        ; Default Value                  ;
+---------------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                                          ; EP4SGX230KF40C2                ;                                ;
; Top-level entity name                                                           ; TOP_HybridControl_theta_phi_CL ; TOP_HybridControl_theta_phi_CL ;
; Family name                                                                     ; Stratix IV                     ; Cyclone V                      ;
; Use smart compilation                                                           ; Off                            ; Off                            ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                             ; On                             ;
; Enable compact report table                                                     ; Off                            ; Off                            ;
; Restructure Multiplexers                                                        ; Auto                           ; Auto                           ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                            ; Off                            ;
; Create Debugging Nodes for IP Cores                                             ; Off                            ; Off                            ;
; Preserve fewer node names                                                       ; On                             ; On                             ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable                         ; Enable                         ;
; Verilog Version                                                                 ; Verilog_2001                   ; Verilog_2001                   ;
; VHDL Version                                                                    ; VHDL_1993                      ; VHDL_1993                      ;
; State Machine Processing                                                        ; Auto                           ; Auto                           ;
; Safe State Machine                                                              ; Off                            ; Off                            ;
; Extract Verilog State Machines                                                  ; On                             ; On                             ;
; Extract VHDL State Machines                                                     ; On                             ; On                             ;
; Ignore Verilog initial constructs                                               ; Off                            ; Off                            ;
; Iteration limit for constant Verilog loops                                      ; 5000                           ; 5000                           ;
; Iteration limit for non-constant Verilog loops                                  ; 250                            ; 250                            ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                             ; On                             ;
; Infer RAMs from Raw Logic                                                       ; On                             ; On                             ;
; Parallel Synthesis                                                              ; On                             ; On                             ;
; DSP Block Balancing                                                             ; Auto                           ; Auto                           ;
; NOT Gate Push-Back                                                              ; On                             ; On                             ;
; Power-Up Don't Care                                                             ; On                             ; On                             ;
; Remove Redundant Logic Cells                                                    ; Off                            ; Off                            ;
; Remove Duplicate Registers                                                      ; On                             ; On                             ;
; Ignore CARRY Buffers                                                            ; Off                            ; Off                            ;
; Ignore CASCADE Buffers                                                          ; Off                            ; Off                            ;
; Ignore GLOBAL Buffers                                                           ; Off                            ; Off                            ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                            ; Off                            ;
; Ignore LCELL Buffers                                                            ; Off                            ; Off                            ;
; Ignore SOFT Buffers                                                             ; On                             ; On                             ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                            ; Off                            ;
; Optimization Technique                                                          ; Balanced                       ; Balanced                       ;
; Carry Chain Length                                                              ; 70                             ; 70                             ;
; Auto Carry Chains                                                               ; On                             ; On                             ;
; Auto Open-Drain Pins                                                            ; On                             ; On                             ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                            ; Off                            ;
; Auto ROM Replacement                                                            ; On                             ; On                             ;
; Auto RAM Replacement                                                            ; On                             ; On                             ;
; Auto DSP Block Replacement                                                      ; On                             ; On                             ;
; Auto Shift Register Replacement                                                 ; Auto                           ; Auto                           ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                           ; Auto                           ;
; Auto Clock Enable Replacement                                                   ; On                             ; On                             ;
; Strict RAM Replacement                                                          ; Off                            ; Off                            ;
; Allow Synchronous Control Signals                                               ; On                             ; On                             ;
; Force Use of Synchronous Clear Signals                                          ; Off                            ; Off                            ;
; Auto RAM Block Balancing                                                        ; On                             ; On                             ;
; Auto RAM to Logic Cell Conversion                                               ; Off                            ; Off                            ;
; Auto Resource Sharing                                                           ; Off                            ; Off                            ;
; Allow Any RAM Size For Recognition                                              ; Off                            ; Off                            ;
; Allow Any ROM Size For Recognition                                              ; Off                            ; Off                            ;
; Allow Any Shift Register Size For Recognition                                   ; Off                            ; Off                            ;
; Use LogicLock Constraints during Resource Balancing                             ; On                             ; On                             ;
; Ignore translate_off and synthesis_off directives                               ; Off                            ; Off                            ;
; Timing-Driven Synthesis                                                         ; On                             ; On                             ;
; Report Parameter Settings                                                       ; On                             ; On                             ;
; Report Source Assignments                                                       ; On                             ; On                             ;
; Report Connectivity Checks                                                      ; On                             ; On                             ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                            ; Off                            ;
; Synchronization Register Chain Length                                           ; 3                              ; 3                              ;
; Power Optimization During Synthesis                                             ; Normal compilation             ; Normal compilation             ;
; HDL message level                                                               ; Level2                         ; Level2                         ;
; Suppress Register Optimization Related Messages                                 ; Off                            ; Off                            ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                           ; 5000                           ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                           ; 5000                           ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                            ; 100                            ;
; Clock MUX Protection                                                            ; On                             ; On                             ;
; Auto Gated Clock Conversion                                                     ; Off                            ; Off                            ;
; Block Design Naming                                                             ; Auto                           ; Auto                           ;
; SDC constraint protection                                                       ; Off                            ; Off                            ;
; Synthesis Effort                                                                ; Auto                           ; Auto                           ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                             ; On                             ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                            ; Off                            ;
; Analysis & Synthesis Message Level                                              ; Medium                         ; Medium                         ;
; Disable Register Merging Across Hierarchies                                     ; Auto                           ; Auto                           ;
; Resource Aware Inference For Block RAM                                          ; On                             ; On                             ;
+---------------------------------------------------------------------------------+--------------------------------+--------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                     ;
+--------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                 ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                 ; Library ;
+--------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; ../blocks/debug.v                                ; yes             ; User Verilog HDL File        ; C:/FPGA/Projects/blocks/debug.v                                              ;         ;
; ../blocks/control.v                              ; yes             ; User Verilog HDL File        ; C:/FPGA/Projects/blocks/control.v                                            ;         ;
; ../blocks/trigonometry.v                         ; yes             ; User Verilog HDL File        ; C:/FPGA/Projects/blocks/trigonometry.v                                       ;         ;
; ../blocks/regularization.v                       ; yes             ; User Verilog HDL File        ; C:/FPGA/Projects/blocks/regularization.v                                     ;         ;
; ../blocks/rectifier_sensing.v                    ; yes             ; User Verilog HDL File        ; C:/FPGA/Projects/blocks/rectifier_sensing.v                                  ;         ;
; ../blocks/manual_value_control.v                 ; yes             ; User Verilog HDL File        ; C:/FPGA/Projects/blocks/manual_value_control.v                               ;         ;
; ../blocks/hybrid_control_mixed.v                 ; yes             ; User Verilog HDL File        ; C:/FPGA/Projects/blocks/hybrid_control_mixed.v                               ;         ;
; ../blocks/display_7seg.v                         ; yes             ; User Verilog HDL File        ; C:/FPGA/Projects/blocks/display_7seg.v                                       ;         ;
; ../blocks/debounce.v                             ; yes             ; User Verilog HDL File        ; C:/FPGA/Projects/blocks/debounce.v                                           ;         ;
; ../blocks/dead_time.v                            ; yes             ; User Verilog HDL File        ; C:/FPGA/Projects/blocks/dead_time.v                                          ;         ;
; ../blocks/counter.v                              ; yes             ; User Verilog HDL File        ; C:/FPGA/Projects/blocks/counter.v                                            ;         ;
; ../HybridControl_theta_phi_OL/PLL_theta_phi_OL.v ; yes             ; User Verilog HDL File        ; C:/FPGA/Projects/HybridControl_theta_phi_OL/PLL_theta_phi_OL.v               ;         ;
; top_hybridcontrol_theta_phi_cl.v                 ; yes             ; Auto-Found Verilog HDL File  ; C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v ;         ;
; altpll.tdf                                       ; yes             ; Megafunction                 ; c:/fpga/21.1/quartus/libraries/megafunctions/altpll.tdf                      ;         ;
; aglobal211.inc                                   ; yes             ; Megafunction                 ; c:/fpga/21.1/quartus/libraries/megafunctions/aglobal211.inc                  ;         ;
; stratix_pll.inc                                  ; yes             ; Megafunction                 ; c:/fpga/21.1/quartus/libraries/megafunctions/stratix_pll.inc                 ;         ;
; stratixii_pll.inc                                ; yes             ; Megafunction                 ; c:/fpga/21.1/quartus/libraries/megafunctions/stratixii_pll.inc               ;         ;
; cycloneii_pll.inc                                ; yes             ; Megafunction                 ; c:/fpga/21.1/quartus/libraries/megafunctions/cycloneii_pll.inc               ;         ;
; db/pll_altpll.v                                  ; yes             ; Auto-Generated Megafunction  ; C:/FPGA/Projects/HybridControl_theta_phi_CL/db/pll_altpll.v                  ;         ;
; lpm_mult.tdf                                     ; yes             ; Megafunction                 ; c:/fpga/21.1/quartus/libraries/megafunctions/lpm_mult.tdf                    ;         ;
; lpm_add_sub.inc                                  ; yes             ; Megafunction                 ; c:/fpga/21.1/quartus/libraries/megafunctions/lpm_add_sub.inc                 ;         ;
; multcore.inc                                     ; yes             ; Megafunction                 ; c:/fpga/21.1/quartus/libraries/megafunctions/multcore.inc                    ;         ;
; bypassff.inc                                     ; yes             ; Megafunction                 ; c:/fpga/21.1/quartus/libraries/megafunctions/bypassff.inc                    ;         ;
; altshift.inc                                     ; yes             ; Megafunction                 ; c:/fpga/21.1/quartus/libraries/megafunctions/altshift.inc                    ;         ;
; multcore.tdf                                     ; yes             ; Megafunction                 ; c:/fpga/21.1/quartus/libraries/megafunctions/multcore.tdf                    ;         ;
; csa_add.inc                                      ; yes             ; Megafunction                 ; c:/fpga/21.1/quartus/libraries/megafunctions/csa_add.inc                     ;         ;
; mpar_add.inc                                     ; yes             ; Megafunction                 ; c:/fpga/21.1/quartus/libraries/megafunctions/mpar_add.inc                    ;         ;
; muleabz.inc                                      ; yes             ; Megafunction                 ; c:/fpga/21.1/quartus/libraries/megafunctions/muleabz.inc                     ;         ;
; mul_lfrg.inc                                     ; yes             ; Megafunction                 ; c:/fpga/21.1/quartus/libraries/megafunctions/mul_lfrg.inc                    ;         ;
; mul_boothc.inc                                   ; yes             ; Megafunction                 ; c:/fpga/21.1/quartus/libraries/megafunctions/mul_boothc.inc                  ;         ;
; alt_ded_mult.inc                                 ; yes             ; Megafunction                 ; c:/fpga/21.1/quartus/libraries/megafunctions/alt_ded_mult.inc                ;         ;
; alt_ded_mult_y.inc                               ; yes             ; Megafunction                 ; c:/fpga/21.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc              ;         ;
; dffpipe.inc                                      ; yes             ; Megafunction                 ; c:/fpga/21.1/quartus/libraries/megafunctions/dffpipe.inc                     ;         ;
; mpar_add.tdf                                     ; yes             ; Megafunction                 ; c:/fpga/21.1/quartus/libraries/megafunctions/mpar_add.tdf                    ;         ;
; lpm_add_sub.tdf                                  ; yes             ; Megafunction                 ; c:/fpga/21.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                 ;         ;
; addcore.inc                                      ; yes             ; Megafunction                 ; c:/fpga/21.1/quartus/libraries/megafunctions/addcore.inc                     ;         ;
; look_add.inc                                     ; yes             ; Megafunction                 ; c:/fpga/21.1/quartus/libraries/megafunctions/look_add.inc                    ;         ;
; alt_stratix_add_sub.inc                          ; yes             ; Megafunction                 ; c:/fpga/21.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc         ;         ;
; db/add_sub_hdh.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/FPGA/Projects/HybridControl_theta_phi_CL/db/add_sub_hdh.tdf               ;         ;
; altshift.tdf                                     ; yes             ; Megafunction                 ; c:/fpga/21.1/quartus/libraries/megafunctions/altshift.tdf                    ;         ;
; db/add_sub_idh.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/FPGA/Projects/HybridControl_theta_phi_CL/db/add_sub_idh.tdf               ;         ;
; db/add_sub_7ch.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/FPGA/Projects/HybridControl_theta_phi_CL/db/add_sub_7ch.tdf               ;         ;
; db/add_sub_9hh.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/FPGA/Projects/HybridControl_theta_phi_CL/db/add_sub_9hh.tdf               ;         ;
; db/add_sub_f6h.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/FPGA/Projects/HybridControl_theta_phi_CL/db/add_sub_f6h.tdf               ;         ;
; db/add_sub_dhh.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/FPGA/Projects/HybridControl_theta_phi_CL/db/add_sub_dhh.tdf               ;         ;
; db/mult_q2t.tdf                                  ; yes             ; Auto-Generated Megafunction  ; C:/FPGA/Projects/HybridControl_theta_phi_CL/db/mult_q2t.tdf                  ;         ;
+--------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                  ;
+-----------------------------------------------+----------------------------------------------------------------------------------------------+
; Resource                                      ; Usage                                                                                        ;
+-----------------------------------------------+----------------------------------------------------------------------------------------------+
; Estimated ALUTs Used                          ; 2451                                                                                         ;
;     -- Combinational ALUTs                    ; 2451                                                                                         ;
;     -- Memory ALUTs                           ; 0                                                                                            ;
;     -- LUT_REGs                               ; 0                                                                                            ;
; Dedicated logic registers                     ; 712                                                                                          ;
;                                               ;                                                                                              ;
; Estimated ALUTs Unavailable                   ; 786                                                                                          ;
;     -- Due to unpartnered combinational logic ; 786                                                                                          ;
;     -- Due to Memory ALUTs                    ; 0                                                                                            ;
;                                               ;                                                                                              ;
; Total combinational functions                 ; 2451                                                                                         ;
; Combinational ALUT usage by number of inputs  ;                                                                                              ;
;     -- 7 input functions                      ; 5                                                                                            ;
;     -- 6 input functions                      ; 810                                                                                          ;
;     -- 5 input functions                      ; 285                                                                                          ;
;     -- 4 input functions                      ; 249                                                                                          ;
;     -- <=3 input functions                    ; 1102                                                                                         ;
;                                               ;                                                                                              ;
; Combinational ALUTs by mode                   ;                                                                                              ;
;     -- normal mode                            ; 1561                                                                                         ;
;     -- extended LUT mode                      ; 5                                                                                            ;
;     -- arithmetic mode                        ; 846                                                                                          ;
;     -- shared arithmetic mode                 ; 39                                                                                           ;
;                                               ;                                                                                              ;
; Estimated ALUT/register pairs used            ; 3271                                                                                         ;
;                                               ;                                                                                              ;
; Total registers                               ; 712                                                                                          ;
;     -- Dedicated logic registers              ; 712                                                                                          ;
;     -- I/O registers                          ; 0                                                                                            ;
;     -- LUT_REGs                               ; 0                                                                                            ;
;                                               ;                                                                                              ;
;                                               ;                                                                                              ;
; I/O pins                                      ; 185                                                                                          ;
;                                               ;                                                                                              ;
; DSP block 18-bit elements                     ; 16                                                                                           ;
;                                               ;                                                                                              ;
; Total PLLs                                    ; 1                                                                                            ;
;     -- PLLs                                   ; 1                                                                                            ;
;                                               ;                                                                                              ;
; Maximum fan-out node                          ; PLL_theta_phi_OL:PLL_inst|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                               ; 660                                                                                          ;
; Total fan-out                                 ; 12950                                                                                        ;
; Average fan-out                               ; 3.64                                                                                         ;
+-----------------------------------------------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------+---------------------+---------------------------+-------------------+---------------------+---------+-----------+-----------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+
; Compilation Hierarchy Node                          ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP 18-bit Elements ; DSP 9x9 ; DSP 12x12 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                           ; Entity Name                    ; Library Name ;
+-----------------------------------------------------+---------------------+---------------------------+-------------------+---------------------+---------+-----------+-----------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+
; |TOP_HybridControl_theta_phi_CL                     ; 2451 (195)          ; 712 (59)                  ; 0                 ; 16                  ; 0       ; 0         ; 0         ; 4         ; 185  ; 0            ; |TOP_HybridControl_theta_phi_CL                                                                                                                                                                               ; TOP_HybridControl_theta_phi_CL ; work         ;
;    |PI:PI_inst|                                     ; 22 (22)             ; 44 (44)                   ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|PI:PI_inst                                                                                                                                                                    ; PI                             ; work         ;
;    |PLL_theta_phi_OL:PLL_inst|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|PLL_theta_phi_OL:PLL_inst                                                                                                                                                     ; PLL_theta_phi_OL               ; work         ;
;       |altpll:altpll_component|                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|PLL_theta_phi_OL:PLL_inst|altpll:altpll_component                                                                                                                             ; altpll                         ; work         ;
;          |PLL_altpll:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|PLL_theta_phi_OL:PLL_inst|altpll:altpll_component|PLL_altpll:auto_generated                                                                                                   ; PLL_altpll                     ; work         ;
;    |counter_up:counter_up_inst|                     ; 8 (8)               ; 8 (8)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|counter_up:counter_up_inst                                                                                                                                                    ; counter_up                     ; work         ;
;    |dead_time:dead_time_inst_1|                     ; 48 (0)              ; 44 (0)                    ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|dead_time:dead_time_inst_1                                                                                                                                                    ; dead_time                      ; work         ;
;       |dead_time_core:DT[0].dt_core|                ; 12 (12)             ; 11 (11)                   ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|dead_time:dead_time_inst_1|dead_time_core:DT[0].dt_core                                                                                                                       ; dead_time_core                 ; work         ;
;       |dead_time_core:DT[1].dt_core|                ; 12 (12)             ; 11 (11)                   ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|dead_time:dead_time_inst_1|dead_time_core:DT[1].dt_core                                                                                                                       ; dead_time_core                 ; work         ;
;       |dead_time_core:DT[2].dt_core|                ; 12 (12)             ; 11 (11)                   ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|dead_time:dead_time_inst_1|dead_time_core:DT[2].dt_core                                                                                                                       ; dead_time_core                 ; work         ;
;       |dead_time_core:DT[3].dt_core|                ; 12 (12)             ; 11 (11)                   ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|dead_time:dead_time_inst_1|dead_time_core:DT[3].dt_core                                                                                                                       ; dead_time_core                 ; work         ;
;    |dead_time:dead_time_inst_2|                     ; 48 (0)              ; 44 (0)                    ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|dead_time:dead_time_inst_2                                                                                                                                                    ; dead_time                      ; work         ;
;       |dead_time_core:DT[0].dt_core|                ; 12 (12)             ; 11 (11)                   ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|dead_time:dead_time_inst_2|dead_time_core:DT[0].dt_core                                                                                                                       ; dead_time_core                 ; work         ;
;       |dead_time_core:DT[1].dt_core|                ; 12 (12)             ; 11 (11)                   ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|dead_time:dead_time_inst_2|dead_time_core:DT[1].dt_core                                                                                                                       ; dead_time_core                 ; work         ;
;       |dead_time_core:DT[2].dt_core|                ; 12 (12)             ; 11 (11)                   ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|dead_time:dead_time_inst_2|dead_time_core:DT[2].dt_core                                                                                                                       ; dead_time_core                 ; work         ;
;       |dead_time_core:DT[3].dt_core|                ; 12 (12)             ; 11 (11)                   ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|dead_time:dead_time_inst_2|dead_time_core:DT[3].dt_core                                                                                                                       ; dead_time_core                 ; work         ;
;    |dead_time:dead_time_inst_4|                     ; 48 (0)              ; 44 (0)                    ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|dead_time:dead_time_inst_4                                                                                                                                                    ; dead_time                      ; work         ;
;       |dead_time_core:DT[0].dt_core|                ; 12 (12)             ; 11 (11)                   ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|dead_time:dead_time_inst_4|dead_time_core:DT[0].dt_core                                                                                                                       ; dead_time_core                 ; work         ;
;       |dead_time_core:DT[1].dt_core|                ; 12 (12)             ; 11 (11)                   ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|dead_time:dead_time_inst_4|dead_time_core:DT[1].dt_core                                                                                                                       ; dead_time_core                 ; work         ;
;       |dead_time_core:DT[2].dt_core|                ; 12 (12)             ; 11 (11)                   ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|dead_time:dead_time_inst_4|dead_time_core:DT[2].dt_core                                                                                                                       ; dead_time_core                 ; work         ;
;       |dead_time_core:DT[3].dt_core|                ; 12 (12)             ; 11 (11)                   ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|dead_time:dead_time_inst_4|dead_time_core:DT[3].dt_core                                                                                                                       ; dead_time_core                 ; work         ;
;    |dead_time:dead_time_inst_6|                     ; 52 (0)              ; 44 (0)                    ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|dead_time:dead_time_inst_6                                                                                                                                                    ; dead_time                      ; work         ;
;       |dead_time_core:DT[0].dt_core|                ; 13 (13)             ; 11 (11)                   ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|dead_time:dead_time_inst_6|dead_time_core:DT[0].dt_core                                                                                                                       ; dead_time_core                 ; work         ;
;       |dead_time_core:DT[1].dt_core|                ; 13 (13)             ; 11 (11)                   ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|dead_time:dead_time_inst_6|dead_time_core:DT[1].dt_core                                                                                                                       ; dead_time_core                 ; work         ;
;       |dead_time_core:DT[2].dt_core|                ; 13 (13)             ; 11 (11)                   ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|dead_time:dead_time_inst_6|dead_time_core:DT[2].dt_core                                                                                                                       ; dead_time_core                 ; work         ;
;       |dead_time_core:DT[3].dt_core|                ; 13 (13)             ; 11 (11)                   ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|dead_time:dead_time_inst_6|dead_time_core:DT[3].dt_core                                                                                                                       ; dead_time_core                 ; work         ;
;    |debounce:debounce_4bit_inst|                    ; 174 (0)             ; 132 (0)                   ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|debounce:debounce_4bit_inst                                                                                                                                                   ; debounce                       ; work         ;
;       |debounce_core:DB[0].db_core|                 ; 43 (43)             ; 33 (33)                   ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|debounce:debounce_4bit_inst|debounce_core:DB[0].db_core                                                                                                                       ; debounce_core                  ; work         ;
;       |debounce_core:DB[1].db_core|                 ; 43 (43)             ; 33 (33)                   ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|debounce:debounce_4bit_inst|debounce_core:DB[1].db_core                                                                                                                       ; debounce_core                  ; work         ;
;       |debounce_core:DB[2].db_core|                 ; 44 (44)             ; 33 (33)                   ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|debounce:debounce_4bit_inst|debounce_core:DB[2].db_core                                                                                                                       ; debounce_core                  ; work         ;
;       |debounce_core:DB[3].db_core|                 ; 44 (44)             ; 33 (33)                   ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|debounce:debounce_4bit_inst|debounce_core:DB[3].db_core                                                                                                                       ; debounce_core                  ; work         ;
;    |debounce:debounce_SWITCH_inst|                  ; 175 (0)             ; 132 (0)                   ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|debounce:debounce_SWITCH_inst                                                                                                                                                 ; debounce                       ; work         ;
;       |debounce_core:DB[0].db_core|                 ; 44 (44)             ; 33 (33)                   ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|debounce:debounce_SWITCH_inst|debounce_core:DB[0].db_core                                                                                                                     ; debounce_core                  ; work         ;
;       |debounce_core:DB[1].db_core|                 ; 44 (44)             ; 33 (33)                   ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|debounce:debounce_SWITCH_inst|debounce_core:DB[1].db_core                                                                                                                     ; debounce_core                  ; work         ;
;       |debounce_core:DB[2].db_core|                 ; 44 (44)             ; 33 (33)                   ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|debounce:debounce_SWITCH_inst|debounce_core:DB[2].db_core                                                                                                                     ; debounce_core                  ; work         ;
;       |debounce_core:DB[3].db_core|                 ; 43 (43)             ; 33 (33)                   ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|debounce:debounce_SWITCH_inst|debounce_core:DB[3].db_core                                                                                                                     ; debounce_core                  ; work         ;
;    |hybrid_control_mixed:hybrid_control_mixed_inst| ; 1470 (141)          ; 139 (7)                   ; 0                 ; 16                  ; 0       ; 0         ; 0         ; 4         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|hybrid_control_mixed:hybrid_control_mixed_inst                                                                                                                                ; hybrid_control_mixed           ; work         ;
;       |lpm_mult:Mult0|                              ; 57 (0)              ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|hybrid_control_mixed:hybrid_control_mixed_inst|lpm_mult:Mult0                                                                                                                 ; lpm_mult                       ; work         ;
;          |multcore:mult_core|                       ; 57 (24)             ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|hybrid_control_mixed:hybrid_control_mixed_inst|lpm_mult:Mult0|multcore:mult_core                                                                                              ; multcore                       ; work         ;
;             |mpar_add:padder|                       ; 33 (0)              ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|hybrid_control_mixed:hybrid_control_mixed_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                              ; mpar_add                       ; work         ;
;                |lpm_add_sub:adder[0]|               ; 11 (0)              ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|hybrid_control_mixed:hybrid_control_mixed_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                         ; lpm_add_sub                    ; work         ;
;                   |add_sub_f6h:auto_generated|      ; 11 (11)             ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|hybrid_control_mixed:hybrid_control_mixed_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_f6h:auto_generated                              ; add_sub_f6h                    ; work         ;
;                |lpm_add_sub:adder[1]|               ; 9 (0)               ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|hybrid_control_mixed:hybrid_control_mixed_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                         ; lpm_add_sub                    ; work         ;
;                   |add_sub_9hh:auto_generated|      ; 9 (9)               ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|hybrid_control_mixed:hybrid_control_mixed_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_9hh:auto_generated                              ; add_sub_9hh                    ; work         ;
;                |mpar_add:sub_par_add|               ; 13 (0)              ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|hybrid_control_mixed:hybrid_control_mixed_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                         ; mpar_add                       ; work         ;
;                   |lpm_add_sub:adder[0]|            ; 13 (0)              ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|hybrid_control_mixed:hybrid_control_mixed_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                    ; lpm_add_sub                    ; work         ;
;                      |add_sub_dhh:auto_generated|   ; 13 (13)             ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|hybrid_control_mixed:hybrid_control_mixed_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_dhh:auto_generated         ; add_sub_dhh                    ; work         ;
;       |lpm_mult:Mult1|                              ; 57 (0)              ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|hybrid_control_mixed:hybrid_control_mixed_inst|lpm_mult:Mult1                                                                                                                 ; lpm_mult                       ; work         ;
;          |multcore:mult_core|                       ; 57 (24)             ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|hybrid_control_mixed:hybrid_control_mixed_inst|lpm_mult:Mult1|multcore:mult_core                                                                                              ; multcore                       ; work         ;
;             |mpar_add:padder|                       ; 33 (0)              ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|hybrid_control_mixed:hybrid_control_mixed_inst|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                              ; mpar_add                       ; work         ;
;                |lpm_add_sub:adder[0]|               ; 11 (0)              ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|hybrid_control_mixed:hybrid_control_mixed_inst|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                         ; lpm_add_sub                    ; work         ;
;                   |add_sub_f6h:auto_generated|      ; 11 (11)             ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|hybrid_control_mixed:hybrid_control_mixed_inst|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_f6h:auto_generated                              ; add_sub_f6h                    ; work         ;
;                |lpm_add_sub:adder[1]|               ; 9 (0)               ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|hybrid_control_mixed:hybrid_control_mixed_inst|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                         ; lpm_add_sub                    ; work         ;
;                   |add_sub_9hh:auto_generated|      ; 9 (9)               ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|hybrid_control_mixed:hybrid_control_mixed_inst|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_9hh:auto_generated                              ; add_sub_9hh                    ; work         ;
;                |mpar_add:sub_par_add|               ; 13 (0)              ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|hybrid_control_mixed:hybrid_control_mixed_inst|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                         ; mpar_add                       ; work         ;
;                   |lpm_add_sub:adder[0]|            ; 13 (0)              ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|hybrid_control_mixed:hybrid_control_mixed_inst|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                    ; lpm_add_sub                    ; work         ;
;                      |add_sub_dhh:auto_generated|   ; 13 (13)             ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|hybrid_control_mixed:hybrid_control_mixed_inst|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_dhh:auto_generated         ; add_sub_dhh                    ; work         ;
;       |lpm_mult:Mult2|                              ; 0 (0)               ; 0 (0)                     ; 0                 ; 4                   ; 0       ; 0         ; 0         ; 1         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|hybrid_control_mixed:hybrid_control_mixed_inst|lpm_mult:Mult2                                                                                                                 ; lpm_mult                       ; work         ;
;          |mult_q2t:auto_generated|                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 4                   ; 0       ; 0         ; 0         ; 1         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|hybrid_control_mixed:hybrid_control_mixed_inst|lpm_mult:Mult2|mult_q2t:auto_generated                                                                                         ; mult_q2t                       ; work         ;
;       |lpm_mult:Mult3|                              ; 0 (0)               ; 0 (0)                     ; 0                 ; 4                   ; 0       ; 0         ; 0         ; 1         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|hybrid_control_mixed:hybrid_control_mixed_inst|lpm_mult:Mult3                                                                                                                 ; lpm_mult                       ; work         ;
;          |mult_q2t:auto_generated|                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 4                   ; 0       ; 0         ; 0         ; 1         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|hybrid_control_mixed:hybrid_control_mixed_inst|lpm_mult:Mult3|mult_q2t:auto_generated                                                                                         ; mult_q2t                       ; work         ;
;       |lpm_mult:Mult4|                              ; 0 (0)               ; 0 (0)                     ; 0                 ; 4                   ; 0       ; 0         ; 0         ; 1         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|hybrid_control_mixed:hybrid_control_mixed_inst|lpm_mult:Mult4                                                                                                                 ; lpm_mult                       ; work         ;
;          |mult_q2t:auto_generated|                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 4                   ; 0       ; 0         ; 0         ; 1         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|hybrid_control_mixed:hybrid_control_mixed_inst|lpm_mult:Mult4|mult_q2t:auto_generated                                                                                         ; mult_q2t                       ; work         ;
;       |lpm_mult:Mult5|                              ; 0 (0)               ; 0 (0)                     ; 0                 ; 4                   ; 0       ; 0         ; 0         ; 1         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|hybrid_control_mixed:hybrid_control_mixed_inst|lpm_mult:Mult5                                                                                                                 ; lpm_mult                       ; work         ;
;          |mult_q2t:auto_generated|                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 4                   ; 0       ; 0         ; 0         ; 1         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|hybrid_control_mixed:hybrid_control_mixed_inst|lpm_mult:Mult5|mult_q2t:auto_generated                                                                                         ; mult_q2t                       ; work         ;
;       |regularization:regularization_4bit_inst|     ; 236 (0)             ; 132 (0)                   ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|hybrid_control_mixed:hybrid_control_mixed_inst|regularization:regularization_4bit_inst                                                                                        ; regularization                 ; work         ;
;          |regularization_core:REG[0].reg_core|      ; 118 (75)            ; 66 (33)                   ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|hybrid_control_mixed:hybrid_control_mixed_inst|regularization:regularization_4bit_inst|regularization_core:REG[0].reg_core                                                    ; regularization_core            ; work         ;
;             |debounce:debounce_inst|                ; 43 (0)              ; 33 (0)                    ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|hybrid_control_mixed:hybrid_control_mixed_inst|regularization:regularization_4bit_inst|regularization_core:REG[0].reg_core|debounce:debounce_inst                             ; debounce                       ; work         ;
;                |debounce_core:DB[0].db_core|        ; 43 (43)             ; 33 (33)                   ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|hybrid_control_mixed:hybrid_control_mixed_inst|regularization:regularization_4bit_inst|regularization_core:REG[0].reg_core|debounce:debounce_inst|debounce_core:DB[0].db_core ; debounce_core                  ; work         ;
;          |regularization_core:REG[1].reg_core|      ; 118 (75)            ; 66 (33)                   ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|hybrid_control_mixed:hybrid_control_mixed_inst|regularization:regularization_4bit_inst|regularization_core:REG[1].reg_core                                                    ; regularization_core            ; work         ;
;             |debounce:debounce_inst|                ; 43 (0)              ; 33 (0)                    ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|hybrid_control_mixed:hybrid_control_mixed_inst|regularization:regularization_4bit_inst|regularization_core:REG[1].reg_core|debounce:debounce_inst                             ; debounce                       ; work         ;
;                |debounce_core:DB[0].db_core|        ; 43 (43)             ; 33 (33)                   ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|hybrid_control_mixed:hybrid_control_mixed_inst|regularization:regularization_4bit_inst|regularization_core:REG[1].reg_core|debounce:debounce_inst|debounce_core:DB[0].db_core ; debounce_core                  ; work         ;
;       |trigonometry_deg:trigonometry_ZVS_inst|      ; 20 (20)             ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|hybrid_control_mixed:hybrid_control_mixed_inst|trigonometry_deg:trigonometry_ZVS_inst                                                                                         ; trigonometry_deg               ; work         ;
;       |trigonometry_deg:trigonometry_phi_ZVS_inst|  ; 959 (959)           ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|hybrid_control_mixed:hybrid_control_mixed_inst|trigonometry_deg:trigonometry_phi_ZVS_inst                                                                                     ; trigonometry_deg               ; work         ;
;    |lpm_mult:Mult0|                                 ; 18 (0)              ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|lpm_mult:Mult0                                                                                                                                                                ; lpm_mult                       ; work         ;
;       |multcore:mult_core|                          ; 18 (10)             ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|lpm_mult:Mult0|multcore:mult_core                                                                                                                                             ; multcore                       ; work         ;
;          |mpar_add:padder|                          ; 8 (0)               ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                             ; mpar_add                       ; work         ;
;             |lpm_add_sub:adder[0]|                  ; 8 (0)               ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                        ; lpm_add_sub                    ; work         ;
;                |add_sub_hdh:auto_generated|         ; 8 (8)               ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_hdh:auto_generated                                                                             ; add_sub_hdh                    ; work         ;
;    |num2seg:num2seg_PHI|                            ; 21 (0)              ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|num2seg:num2seg_PHI                                                                                                                                                           ; num2seg                        ; work         ;
;       |dec2hex:dec2hex_inst|                        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|num2seg:num2seg_PHI|dec2hex:dec2hex_inst                                                                                                                                      ; dec2hex                        ; work         ;
;       |hex2seg:hex2seg_0|                           ; 7 (7)               ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|num2seg:num2seg_PHI|hex2seg:hex2seg_0                                                                                                                                         ; hex2seg                        ; work         ;
;       |hex2seg:hex2seg_1|                           ; 7 (7)               ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|num2seg:num2seg_PHI|hex2seg:hex2seg_1                                                                                                                                         ; hex2seg                        ; work         ;
;    |sensing_Ibat:sensing_Ibat_inst|                 ; 62 (8)              ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|sensing_Ibat:sensing_Ibat_inst                                                                                                                                                ; sensing_Ibat                   ; work         ;
;       |hex2seg_couple:IbatHEX2display|              ; 14 (0)              ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|sensing_Ibat:sensing_Ibat_inst|hex2seg_couple:IbatHEX2display                                                                                                                 ; hex2seg_couple                 ; work         ;
;          |hex2seg:hex2seg_0|                        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|sensing_Ibat:sensing_Ibat_inst|hex2seg_couple:IbatHEX2display|hex2seg:hex2seg_0                                                                                               ; hex2seg                        ; work         ;
;          |hex2seg:hex2seg_1|                        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|sensing_Ibat:sensing_Ibat_inst|hex2seg_couple:IbatHEX2display|hex2seg:hex2seg_1                                                                                               ; hex2seg                        ; work         ;
;       |lpm_mult:Mult0|                              ; 19 (0)              ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|sensing_Ibat:sensing_Ibat_inst|lpm_mult:Mult0                                                                                                                                 ; lpm_mult                       ; work         ;
;          |multcore:mult_core|                       ; 19 (7)              ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|sensing_Ibat:sensing_Ibat_inst|lpm_mult:Mult0|multcore:mult_core                                                                                                              ; multcore                       ; work         ;
;             |mpar_add:padder|                       ; 12 (0)              ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|sensing_Ibat:sensing_Ibat_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                              ; mpar_add                       ; work         ;
;                |lpm_add_sub:adder[0]|               ; 12 (0)              ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|sensing_Ibat:sensing_Ibat_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                         ; lpm_add_sub                    ; work         ;
;                   |add_sub_idh:auto_generated|      ; 12 (12)             ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|sensing_Ibat:sensing_Ibat_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_idh:auto_generated                                              ; add_sub_idh                    ; work         ;
;       |num2seg:num2seg_Ibat|                        ; 21 (0)              ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|sensing_Ibat:sensing_Ibat_inst|num2seg:num2seg_Ibat                                                                                                                           ; num2seg                        ; work         ;
;          |dec2hex:dec2hex_inst|                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|sensing_Ibat:sensing_Ibat_inst|num2seg:num2seg_Ibat|dec2hex:dec2hex_inst                                                                                                      ; dec2hex                        ; work         ;
;          |hex2seg:hex2seg_0|                        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|sensing_Ibat:sensing_Ibat_inst|num2seg:num2seg_Ibat|hex2seg:hex2seg_0                                                                                                         ; hex2seg                        ; work         ;
;          |hex2seg:hex2seg_1|                        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|sensing_Ibat:sensing_Ibat_inst|num2seg:num2seg_Ibat|hex2seg:hex2seg_1                                                                                                         ; hex2seg                        ; work         ;
;    |sensing_Vbat:sensing_Vbat_inst|                 ; 54 (0)              ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|sensing_Vbat:sensing_Vbat_inst                                                                                                                                                ; sensing_Vbat                   ; work         ;
;       |hex2seg_couple:VbatHEX2display|              ; 14 (0)              ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|sensing_Vbat:sensing_Vbat_inst|hex2seg_couple:VbatHEX2display                                                                                                                 ; hex2seg_couple                 ; work         ;
;          |hex2seg:hex2seg_0|                        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|sensing_Vbat:sensing_Vbat_inst|hex2seg_couple:VbatHEX2display|hex2seg:hex2seg_0                                                                                               ; hex2seg                        ; work         ;
;          |hex2seg:hex2seg_1|                        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|sensing_Vbat:sensing_Vbat_inst|hex2seg_couple:VbatHEX2display|hex2seg:hex2seg_1                                                                                               ; hex2seg                        ; work         ;
;       |lpm_mult:Mult0|                              ; 19 (0)              ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|sensing_Vbat:sensing_Vbat_inst|lpm_mult:Mult0                                                                                                                                 ; lpm_mult                       ; work         ;
;          |multcore:mult_core|                       ; 19 (11)             ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|sensing_Vbat:sensing_Vbat_inst|lpm_mult:Mult0|multcore:mult_core                                                                                                              ; multcore                       ; work         ;
;             |mpar_add:padder|                       ; 8 (0)               ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|sensing_Vbat:sensing_Vbat_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                              ; mpar_add                       ; work         ;
;                |lpm_add_sub:adder[0]|               ; 8 (0)               ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|sensing_Vbat:sensing_Vbat_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                         ; lpm_add_sub                    ; work         ;
;                   |add_sub_7ch:auto_generated|      ; 8 (8)               ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|sensing_Vbat:sensing_Vbat_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_7ch:auto_generated                                              ; add_sub_7ch                    ; work         ;
;       |num2seg:num2seg_Vbat|                        ; 21 (0)              ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|sensing_Vbat:sensing_Vbat_inst|num2seg:num2seg_Vbat                                                                                                                           ; num2seg                        ; work         ;
;          |dec2hex:dec2hex_inst|                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|sensing_Vbat:sensing_Vbat_inst|num2seg:num2seg_Vbat|dec2hex:dec2hex_inst                                                                                                      ; dec2hex                        ; work         ;
;          |hex2seg:hex2seg_0|                        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|sensing_Vbat:sensing_Vbat_inst|num2seg:num2seg_Vbat|hex2seg:hex2seg_0                                                                                                         ; hex2seg                        ; work         ;
;          |hex2seg:hex2seg_1|                        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|sensing_Vbat:sensing_Vbat_inst|num2seg:num2seg_Vbat|hex2seg:hex2seg_1                                                                                                         ; hex2seg                        ; work         ;
;    |value_control:Iref_control|                     ; 23 (8)              ; 7 (7)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|value_control:Iref_control                                                                                                                                                    ; value_control                  ; work         ;
;       |num2seg:num2seg_Ibat|                        ; 15 (0)              ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|value_control:Iref_control|num2seg:num2seg_Ibat                                                                                                                               ; num2seg                        ; work         ;
;          |dec2hex:dec2hex_inst|                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|value_control:Iref_control|num2seg:num2seg_Ibat|dec2hex:dec2hex_inst                                                                                                          ; dec2hex                        ; work         ;
;          |hex2seg:hex2seg_0|                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|value_control:Iref_control|num2seg:num2seg_Ibat|hex2seg:hex2seg_0                                                                                                             ; hex2seg                        ; work         ;
;          |hex2seg:hex2seg_1|                        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|value_control:Iref_control|num2seg:num2seg_Ibat|hex2seg:hex2seg_1                                                                                                             ; hex2seg                        ; work         ;
;    |value_control:delta_control|                    ; 22 (9)              ; 7 (7)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|value_control:delta_control                                                                                                                                                   ; value_control                  ; work         ;
;       |num2seg:num2seg_Ibat|                        ; 13 (0)              ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|value_control:delta_control|num2seg:num2seg_Ibat                                                                                                                              ; num2seg                        ; work         ;
;          |dec2hex:dec2hex_inst|                     ; 5 (5)               ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|value_control:delta_control|num2seg:num2seg_Ibat|dec2hex:dec2hex_inst                                                                                                         ; dec2hex                        ; work         ;
;          |hex2seg:hex2seg_0|                        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|value_control:delta_control|num2seg:num2seg_Ibat|hex2seg:hex2seg_0                                                                                                            ; hex2seg                        ; work         ;
;          |hex2seg:hex2seg_1|                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|value_control:delta_control|num2seg:num2seg_Ibat|hex2seg:hex2seg_1                                                                                                            ; hex2seg                        ; work         ;
;    |value_control:phi_control|                      ; 11 (11)             ; 8 (8)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TOP_HybridControl_theta_phi_CL|value_control:phi_control                                                                                                                                                     ; value_control                  ; work         ;
+-----------------------------------------------------+---------------------+---------------------------+-------------------+---------------------+---------+-----------+-----------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary                        ;
+-------------------------------------------------------+-------------+
; Statistic                                             ; Number Used ;
+-------------------------------------------------------+-------------+
; Simple Multipliers (9-bit)                            ; 0           ;
; Simple Multipliers (12-bit)                           ; 0           ;
; Simple Multipliers (18-bit)                           ; 0           ;
; Simple Multipliers (36-bit)                           ; 4           ;
; Multiply Accumulators (18-bit)                        ; 0           ;
; Multiply Accumulator with Chain-out Adders (18-bit)   ; 0           ;
; Two-Multipliers Adders (18-bit)                       ; 0           ;
; Loopback Multipliers (18-bit)                         ; 0           ;
; Four-Multipliers Adders (18-bit)                      ; 0           ;
; Four-Multipliers Adder with Chain-out Adders (18-bit) ; 0           ;
; Shift DSP Blocks (32-bit)                             ; 0           ;
; Double DSP Blocks                                     ; 0           ;
; DSP Blocks                                            ; --          ;
; DSP Block 18-bit Elements                             ; 16          ;
; Signed Multipliers                                    ; 4           ;
; Unsigned Multipliers                                  ; 0           ;
; Mixed Sign Multipliers                                ; 0           ;
; Variable Sign Multipliers                             ; 0           ;
; Dedicated Shift Register Chains                       ; 0           ;
; Dedicated Output Adder Chains                         ; 0           ;
+-------------------------------------------------------+-------------+
Note: number of DSP Blocks used is only available after a successful fit.


+-------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                  ;
+--------------------------------------------+----------------------------------------+
; Register name                              ; Reason for Removal                     ;
+--------------------------------------------+----------------------------------------+
; value_control:Iref_control|dec_btn_prev    ; Stuck at GND due to stuck port data_in ;
; value_control:delta_control|dec_btn_prev   ; Stuck at GND due to stuck port data_in ;
; value_control:phi_control|dec_btn_prev     ; Stuck at GND due to stuck port data_in ;
; value_control:Iref_control|count_reg[0]    ; Stuck at GND due to stuck port data_in ;
; PI:PI_inst|err_sum[0]                      ; Lost fanout                            ;
; PI:PI_inst|err_sum_prev[0]                 ; Stuck at GND due to stuck port data_in ;
; PI:PI_inst|err_sum[1,2]                    ; Stuck at GND due to stuck port data_in ;
; PI:PI_inst|err_sum_prev[1,2]               ; Stuck at GND due to stuck port data_in ;
; value_control:Iref_control|count_reg[7]    ; Stuck at GND due to stuck port data_in ;
; value_control:phi_control|count_reg[7]     ; Stuck at GND due to stuck port data_in ;
; value_control:delta_control|count_reg[6,7] ; Stuck at GND due to stuck port data_in ;
; PI:PI_inst|err_sum_prev[25..31]            ; Lost fanout                            ;
; PI:PI_inst|err_sum[25..31]                 ; Lost fanout                            ;
; Total Number of Removed Registers = 28     ;                                        ;
+--------------------------------------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                               ;
+------------------------------------------+---------------------------+------------------------------------------------------------------------------------+
; Register name                            ; Reason for Removal        ; Registers Removed due to This Register                                             ;
+------------------------------------------+---------------------------+------------------------------------------------------------------------------------+
; PI:PI_inst|err_sum_prev[0]               ; Stuck at GND              ; PI:PI_inst|err_sum_prev[25], PI:PI_inst|err_sum_prev[26],                          ;
;                                          ; due to stuck port data_in ; PI:PI_inst|err_sum_prev[27], PI:PI_inst|err_sum_prev[28],                          ;
;                                          ;                           ; PI:PI_inst|err_sum_prev[29], PI:PI_inst|err_sum_prev[30],                          ;
;                                          ;                           ; PI:PI_inst|err_sum_prev[31], PI:PI_inst|err_sum[25], PI:PI_inst|err_sum[26],       ;
;                                          ;                           ; PI:PI_inst|err_sum[27], PI:PI_inst|err_sum[28], PI:PI_inst|err_sum[29],            ;
;                                          ;                           ; PI:PI_inst|err_sum[30], PI:PI_inst|err_sum[31]                                     ;
; value_control:Iref_control|dec_btn_prev  ; Stuck at GND              ; value_control:Iref_control|count_reg[0], value_control:Iref_control|count_reg[7]   ;
;                                          ; due to stuck port data_in ;                                                                                    ;
; value_control:delta_control|dec_btn_prev ; Stuck at GND              ; value_control:delta_control|count_reg[7], value_control:delta_control|count_reg[6] ;
;                                          ; due to stuck port data_in ;                                                                                    ;
; value_control:phi_control|dec_btn_prev   ; Stuck at GND              ; value_control:phi_control|count_reg[7]                                             ;
;                                          ; due to stuck port data_in ;                                                                                    ;
; PI:PI_inst|err_sum[2]                    ; Stuck at GND              ; PI:PI_inst|err_sum_prev[2]                                                         ;
;                                          ; due to stuck port data_in ;                                                                                    ;
; PI:PI_inst|err_sum[1]                    ; Stuck at GND              ; PI:PI_inst|err_sum_prev[1]                                                         ;
;                                          ; due to stuck port data_in ;                                                                                    ;
+------------------------------------------+---------------------------+------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 712   ;
; Number of registers using Synchronous Clear  ; 544   ;
; Number of registers using Synchronous Load   ; 7     ;
; Number of registers using Asynchronous Clear ; 396   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 251   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------+
; Inverted Register Statistics                                        ;
+-----------------------------------------------------------+---------+
; Inverted Register                                         ; Fan out ;
+-----------------------------------------------------------+---------+
; hybrid_control_mixed:hybrid_control_mixed_inst|counter[1] ; 22      ;
; value_control:Iref_control|count_reg[2]                   ; 17      ;
; value_control:Iref_control|count_reg[1]                   ; 20      ;
; Total number of inverted registers = 3                    ;         ;
+-----------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 ALUTs      ; 0 ALUTs              ; 20 ALUTs               ; Yes        ; |TOP_HybridControl_theta_phi_CL|dead_time:dead_time_inst_1|dead_time_core:DT[2].dt_core|delay[1]                                                                       ;
; 3:1                ; 10 bits   ; 20 ALUTs      ; 0 ALUTs              ; 20 ALUTs               ; Yes        ; |TOP_HybridControl_theta_phi_CL|dead_time:dead_time_inst_2|dead_time_core:DT[2].dt_core|delay[9]                                                                       ;
; 3:1                ; 10 bits   ; 20 ALUTs      ; 0 ALUTs              ; 20 ALUTs               ; Yes        ; |TOP_HybridControl_theta_phi_CL|dead_time:dead_time_inst_4|dead_time_core:DT[2].dt_core|delay[6]                                                                       ;
; 3:1                ; 10 bits   ; 20 ALUTs      ; 0 ALUTs              ; 20 ALUTs               ; Yes        ; |TOP_HybridControl_theta_phi_CL|dead_time:dead_time_inst_6|dead_time_core:DT[2].dt_core|delay[6]                                                                       ;
; 3:1                ; 10 bits   ; 20 ALUTs      ; 0 ALUTs              ; 20 ALUTs               ; Yes        ; |TOP_HybridControl_theta_phi_CL|dead_time:dead_time_inst_1|dead_time_core:DT[0].dt_core|delay[6]                                                                       ;
; 3:1                ; 10 bits   ; 20 ALUTs      ; 0 ALUTs              ; 20 ALUTs               ; Yes        ; |TOP_HybridControl_theta_phi_CL|dead_time:dead_time_inst_2|dead_time_core:DT[0].dt_core|delay[4]                                                                       ;
; 3:1                ; 10 bits   ; 20 ALUTs      ; 0 ALUTs              ; 20 ALUTs               ; Yes        ; |TOP_HybridControl_theta_phi_CL|dead_time:dead_time_inst_4|dead_time_core:DT[0].dt_core|delay[1]                                                                       ;
; 3:1                ; 10 bits   ; 20 ALUTs      ; 0 ALUTs              ; 20 ALUTs               ; Yes        ; |TOP_HybridControl_theta_phi_CL|dead_time:dead_time_inst_6|dead_time_core:DT[0].dt_core|delay[9]                                                                       ;
; 3:1                ; 10 bits   ; 20 ALUTs      ; 0 ALUTs              ; 20 ALUTs               ; Yes        ; |TOP_HybridControl_theta_phi_CL|dead_time:dead_time_inst_1|dead_time_core:DT[3].dt_core|delay[9]                                                                       ;
; 3:1                ; 10 bits   ; 20 ALUTs      ; 0 ALUTs              ; 20 ALUTs               ; Yes        ; |TOP_HybridControl_theta_phi_CL|dead_time:dead_time_inst_2|dead_time_core:DT[3].dt_core|delay[7]                                                                       ;
; 3:1                ; 10 bits   ; 20 ALUTs      ; 0 ALUTs              ; 20 ALUTs               ; Yes        ; |TOP_HybridControl_theta_phi_CL|dead_time:dead_time_inst_4|dead_time_core:DT[3].dt_core|delay[0]                                                                       ;
; 3:1                ; 10 bits   ; 20 ALUTs      ; 0 ALUTs              ; 20 ALUTs               ; Yes        ; |TOP_HybridControl_theta_phi_CL|dead_time:dead_time_inst_6|dead_time_core:DT[3].dt_core|delay[2]                                                                       ;
; 3:1                ; 10 bits   ; 20 ALUTs      ; 0 ALUTs              ; 20 ALUTs               ; Yes        ; |TOP_HybridControl_theta_phi_CL|dead_time:dead_time_inst_1|dead_time_core:DT[1].dt_core|delay[8]                                                                       ;
; 3:1                ; 10 bits   ; 20 ALUTs      ; 0 ALUTs              ; 20 ALUTs               ; Yes        ; |TOP_HybridControl_theta_phi_CL|dead_time:dead_time_inst_2|dead_time_core:DT[1].dt_core|delay[0]                                                                       ;
; 3:1                ; 10 bits   ; 20 ALUTs      ; 0 ALUTs              ; 20 ALUTs               ; Yes        ; |TOP_HybridControl_theta_phi_CL|dead_time:dead_time_inst_4|dead_time_core:DT[1].dt_core|delay[0]                                                                       ;
; 3:1                ; 10 bits   ; 20 ALUTs      ; 0 ALUTs              ; 20 ALUTs               ; Yes        ; |TOP_HybridControl_theta_phi_CL|dead_time:dead_time_inst_6|dead_time_core:DT[1].dt_core|delay[9]                                                                       ;
; 4:1                ; 32 bits   ; 64 ALUTs      ; 32 ALUTs             ; 32 ALUTs               ; Yes        ; |TOP_HybridControl_theta_phi_CL|hybrid_control_mixed:hybrid_control_mixed_inst|regularization:regularization_4bit_inst|regularization_core:REG[0].reg_core|counter[12] ;
; 4:1                ; 32 bits   ; 64 ALUTs      ; 32 ALUTs             ; 32 ALUTs               ; Yes        ; |TOP_HybridControl_theta_phi_CL|hybrid_control_mixed:hybrid_control_mixed_inst|regularization:regularization_4bit_inst|regularization_core:REG[1].reg_core|counter[2]  ;
; 4:1                ; 4 bits    ; 8 ALUTs       ; 8 ALUTs              ; 0 ALUTs                ; No         ; |TOP_HybridControl_theta_phi_CL|Mux1                                                                                                                                   ;
; 65:1               ; 14 bits   ; 602 ALUTs     ; 210 ALUTs            ; 392 ALUTs              ; No         ; |TOP_HybridControl_theta_phi_CL|SEG0                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_theta_phi_OL:PLL_inst|altpll:altpll_component ;
+-------------------------------+-----------------------+----------------------------------------+
; Parameter Name                ; Value                 ; Type                                   ;
+-------------------------------+-----------------------+----------------------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                                ;
; PLL_TYPE                      ; AUTO                  ; Untyped                                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped                                ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                                ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                                ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                                ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer                         ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                                ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                                ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                                ;
; LOCK_HIGH                     ; 1                     ; Untyped                                ;
; LOCK_LOW                      ; 1                     ; Untyped                                ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                                ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                                ;
; SKIP_VCO                      ; OFF                   ; Untyped                                ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                                ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                                ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                                ;
; BANDWIDTH                     ; 0                     ; Untyped                                ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                                ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                                ;
; DOWN_SPREAD                   ; 0                     ; Untyped                                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                                ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                                ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                                ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                                ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                                ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                                ;
; CLK4_MULTIPLY_BY              ; 1                     ; Signed Integer                         ;
; CLK3_MULTIPLY_BY              ; 1                     ; Signed Integer                         ;
; CLK2_MULTIPLY_BY              ; 1                     ; Signed Integer                         ;
; CLK1_MULTIPLY_BY              ; 2                     ; Signed Integer                         ;
; CLK0_MULTIPLY_BY              ; 6                     ; Signed Integer                         ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                                ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                                ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                                ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                                ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                                ;
; CLK4_DIVIDE_BY                ; 5000                  ; Signed Integer                         ;
; CLK3_DIVIDE_BY                ; 500                   ; Signed Integer                         ;
; CLK2_DIVIDE_BY                ; 50                    ; Signed Integer                         ;
; CLK1_DIVIDE_BY                ; 1                     ; Signed Integer                         ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer                         ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                                ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                                ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                                ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                                ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                                ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                                ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                                ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                                ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                                ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                                ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                                ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                                ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                                ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                                ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                                ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                                ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                                ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                                ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                                ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                                ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                                ;
; CLK4_DUTY_CYCLE               ; 10                    ; Signed Integer                         ;
; CLK3_DUTY_CYCLE               ; 50                    ; Signed Integer                         ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer                         ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer                         ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer                         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                                ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                                ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                                ;
; DPA_DIVIDER                   ; 0                     ; Untyped                                ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                                ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                                ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                                ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                                ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                                ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                                ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                                ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                                ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                                ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                                ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                                ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                                ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                                ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                                ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                                ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                                ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                                ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                                ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                                ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                                ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                                ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                                ;
; VCO_MIN                       ; 0                     ; Untyped                                ;
; VCO_MAX                       ; 0                     ; Untyped                                ;
; VCO_CENTER                    ; 0                     ; Untyped                                ;
; PFD_MIN                       ; 0                     ; Untyped                                ;
; PFD_MAX                       ; 0                     ; Untyped                                ;
; M_INITIAL                     ; 0                     ; Untyped                                ;
; M                             ; 0                     ; Untyped                                ;
; N                             ; 1                     ; Untyped                                ;
; M2                            ; 1                     ; Untyped                                ;
; N2                            ; 1                     ; Untyped                                ;
; SS                            ; 1                     ; Untyped                                ;
; C0_HIGH                       ; 0                     ; Untyped                                ;
; C1_HIGH                       ; 0                     ; Untyped                                ;
; C2_HIGH                       ; 0                     ; Untyped                                ;
; C3_HIGH                       ; 0                     ; Untyped                                ;
; C4_HIGH                       ; 0                     ; Untyped                                ;
; C5_HIGH                       ; 0                     ; Untyped                                ;
; C6_HIGH                       ; 0                     ; Untyped                                ;
; C7_HIGH                       ; 0                     ; Untyped                                ;
; C8_HIGH                       ; 0                     ; Untyped                                ;
; C9_HIGH                       ; 0                     ; Untyped                                ;
; C0_LOW                        ; 0                     ; Untyped                                ;
; C1_LOW                        ; 0                     ; Untyped                                ;
; C2_LOW                        ; 0                     ; Untyped                                ;
; C3_LOW                        ; 0                     ; Untyped                                ;
; C4_LOW                        ; 0                     ; Untyped                                ;
; C5_LOW                        ; 0                     ; Untyped                                ;
; C6_LOW                        ; 0                     ; Untyped                                ;
; C7_LOW                        ; 0                     ; Untyped                                ;
; C8_LOW                        ; 0                     ; Untyped                                ;
; C9_LOW                        ; 0                     ; Untyped                                ;
; C0_INITIAL                    ; 0                     ; Untyped                                ;
; C1_INITIAL                    ; 0                     ; Untyped                                ;
; C2_INITIAL                    ; 0                     ; Untyped                                ;
; C3_INITIAL                    ; 0                     ; Untyped                                ;
; C4_INITIAL                    ; 0                     ; Untyped                                ;
; C5_INITIAL                    ; 0                     ; Untyped                                ;
; C6_INITIAL                    ; 0                     ; Untyped                                ;
; C7_INITIAL                    ; 0                     ; Untyped                                ;
; C8_INITIAL                    ; 0                     ; Untyped                                ;
; C9_INITIAL                    ; 0                     ; Untyped                                ;
; C0_MODE                       ; BYPASS                ; Untyped                                ;
; C1_MODE                       ; BYPASS                ; Untyped                                ;
; C2_MODE                       ; BYPASS                ; Untyped                                ;
; C3_MODE                       ; BYPASS                ; Untyped                                ;
; C4_MODE                       ; BYPASS                ; Untyped                                ;
; C5_MODE                       ; BYPASS                ; Untyped                                ;
; C6_MODE                       ; BYPASS                ; Untyped                                ;
; C7_MODE                       ; BYPASS                ; Untyped                                ;
; C8_MODE                       ; BYPASS                ; Untyped                                ;
; C9_MODE                       ; BYPASS                ; Untyped                                ;
; C0_PH                         ; 0                     ; Untyped                                ;
; C1_PH                         ; 0                     ; Untyped                                ;
; C2_PH                         ; 0                     ; Untyped                                ;
; C3_PH                         ; 0                     ; Untyped                                ;
; C4_PH                         ; 0                     ; Untyped                                ;
; C5_PH                         ; 0                     ; Untyped                                ;
; C6_PH                         ; 0                     ; Untyped                                ;
; C7_PH                         ; 0                     ; Untyped                                ;
; C8_PH                         ; 0                     ; Untyped                                ;
; C9_PH                         ; 0                     ; Untyped                                ;
; L0_HIGH                       ; 1                     ; Untyped                                ;
; L1_HIGH                       ; 1                     ; Untyped                                ;
; G0_HIGH                       ; 1                     ; Untyped                                ;
; G1_HIGH                       ; 1                     ; Untyped                                ;
; G2_HIGH                       ; 1                     ; Untyped                                ;
; G3_HIGH                       ; 1                     ; Untyped                                ;
; E0_HIGH                       ; 1                     ; Untyped                                ;
; E1_HIGH                       ; 1                     ; Untyped                                ;
; E2_HIGH                       ; 1                     ; Untyped                                ;
; E3_HIGH                       ; 1                     ; Untyped                                ;
; L0_LOW                        ; 1                     ; Untyped                                ;
; L1_LOW                        ; 1                     ; Untyped                                ;
; G0_LOW                        ; 1                     ; Untyped                                ;
; G1_LOW                        ; 1                     ; Untyped                                ;
; G2_LOW                        ; 1                     ; Untyped                                ;
; G3_LOW                        ; 1                     ; Untyped                                ;
; E0_LOW                        ; 1                     ; Untyped                                ;
; E1_LOW                        ; 1                     ; Untyped                                ;
; E2_LOW                        ; 1                     ; Untyped                                ;
; E3_LOW                        ; 1                     ; Untyped                                ;
; L0_INITIAL                    ; 1                     ; Untyped                                ;
; L1_INITIAL                    ; 1                     ; Untyped                                ;
; G0_INITIAL                    ; 1                     ; Untyped                                ;
; G1_INITIAL                    ; 1                     ; Untyped                                ;
; G2_INITIAL                    ; 1                     ; Untyped                                ;
; G3_INITIAL                    ; 1                     ; Untyped                                ;
; E0_INITIAL                    ; 1                     ; Untyped                                ;
; E1_INITIAL                    ; 1                     ; Untyped                                ;
; E2_INITIAL                    ; 1                     ; Untyped                                ;
; E3_INITIAL                    ; 1                     ; Untyped                                ;
; L0_MODE                       ; BYPASS                ; Untyped                                ;
; L1_MODE                       ; BYPASS                ; Untyped                                ;
; G0_MODE                       ; BYPASS                ; Untyped                                ;
; G1_MODE                       ; BYPASS                ; Untyped                                ;
; G2_MODE                       ; BYPASS                ; Untyped                                ;
; G3_MODE                       ; BYPASS                ; Untyped                                ;
; E0_MODE                       ; BYPASS                ; Untyped                                ;
; E1_MODE                       ; BYPASS                ; Untyped                                ;
; E2_MODE                       ; BYPASS                ; Untyped                                ;
; E3_MODE                       ; BYPASS                ; Untyped                                ;
; L0_PH                         ; 0                     ; Untyped                                ;
; L1_PH                         ; 0                     ; Untyped                                ;
; G0_PH                         ; 0                     ; Untyped                                ;
; G1_PH                         ; 0                     ; Untyped                                ;
; G2_PH                         ; 0                     ; Untyped                                ;
; G3_PH                         ; 0                     ; Untyped                                ;
; E0_PH                         ; 0                     ; Untyped                                ;
; E1_PH                         ; 0                     ; Untyped                                ;
; E2_PH                         ; 0                     ; Untyped                                ;
; E3_PH                         ; 0                     ; Untyped                                ;
; M_PH                          ; 0                     ; Untyped                                ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                                ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                                ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                                ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                                ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                                ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                                ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                                ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                                ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                                ;
; CLK0_COUNTER                  ; G0                    ; Untyped                                ;
; CLK1_COUNTER                  ; G0                    ; Untyped                                ;
; CLK2_COUNTER                  ; G0                    ; Untyped                                ;
; CLK3_COUNTER                  ; G0                    ; Untyped                                ;
; CLK4_COUNTER                  ; G0                    ; Untyped                                ;
; CLK5_COUNTER                  ; G0                    ; Untyped                                ;
; CLK6_COUNTER                  ; E0                    ; Untyped                                ;
; CLK7_COUNTER                  ; E1                    ; Untyped                                ;
; CLK8_COUNTER                  ; E2                    ; Untyped                                ;
; CLK9_COUNTER                  ; E3                    ; Untyped                                ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                                ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                                ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                                ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                                ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                                ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                                ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                                ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                                ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                                ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                                ;
; M_TIME_DELAY                  ; 0                     ; Untyped                                ;
; N_TIME_DELAY                  ; 0                     ; Untyped                                ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                                ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                                ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                                ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                                ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                                ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                                ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                                ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                                ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                                ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                                ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                                ;
; VCO_POST_SCALE                ; 0                     ; Untyped                                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                ;
; INTENDED_DEVICE_FAMILY        ; Stratix IV            ; Untyped                                ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                                ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                                ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                                ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                                ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                                ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                                ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY     ; Untyped                                ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY     ; Untyped                                ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY     ; Untyped                                ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY     ; Untyped                                ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                                ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                                ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                                ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                                ;
; PORT_CLK2                     ; PORT_USED             ; Untyped                                ;
; PORT_CLK3                     ; PORT_USED             ; Untyped                                ;
; PORT_CLK4                     ; PORT_USED             ; Untyped                                ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                                ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                                ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                                ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                                ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                                ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                                ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                                ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                                ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                                ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                                ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                                ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                                ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                                ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                                ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                                ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                                ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                                ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                                ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                                ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                                ;
; PORT_FBOUT                    ; PORT_UNUSED           ; Untyped                                ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                                ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                                ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                                ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                                ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                                ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                                ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                                ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                                ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                                ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                                ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                                ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                                ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                                ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                                ;
; CBXI_PARAMETER                ; PLL_altpll            ; Untyped                                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                                ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                                ;
; WIDTH_CLOCK                   ; 10                    ; Signed Integer                         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                                ;
; DEVICE_FAMILY                 ; Stratix IV            ; Untyped                                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                                ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE                         ;
+-------------------------------+-----------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hybrid_control_mixed:hybrid_control_mixed_inst ;
+----------------+----------------------------------+-----------------------------------------+
; Parameter Name ; Value                            ; Type                                    ;
+----------------+----------------------------------+-----------------------------------------+
; mu_z1          ; 00000000000000000000000001010110 ; Unsigned Binary                         ;
; mu_z2          ; 00000000000000000000000001011010 ; Unsigned Binary                         ;
+----------------+----------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hybrid_control_mixed:hybrid_control_mixed_inst|regularization:regularization_4bit_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; DEBOUNCE_TIME  ; 2     ; Signed Integer                                                                                             ;
; DELAY          ; 100   ; Signed Integer                                                                                             ;
; N              ; 2     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hybrid_control_mixed:hybrid_control_mixed_inst|regularization:regularization_4bit_inst|regularization_core:REG[0].reg_core ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; DEBOUNCE_TIME  ; 2     ; Signed Integer                                                                                                                                 ;
; DELAY          ; 100   ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hybrid_control_mixed:hybrid_control_mixed_inst|regularization:regularization_4bit_inst|regularization_core:REG[0].reg_core|debounce:debounce_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEBOUNCE_TIME  ; 2     ; Signed Integer                                                                                                                                                        ;
; N              ; 1     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hybrid_control_mixed:hybrid_control_mixed_inst|regularization:regularization_4bit_inst|regularization_core:REG[0].reg_core|debounce:debounce_inst|debounce_core:DB[0].db_core ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEBOUNCE_TIME  ; 2     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hybrid_control_mixed:hybrid_control_mixed_inst|regularization:regularization_4bit_inst|regularization_core:REG[1].reg_core ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; DEBOUNCE_TIME  ; 2     ; Signed Integer                                                                                                                                 ;
; DELAY          ; 100   ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hybrid_control_mixed:hybrid_control_mixed_inst|regularization:regularization_4bit_inst|regularization_core:REG[1].reg_core|debounce:debounce_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEBOUNCE_TIME  ; 2     ; Signed Integer                                                                                                                                                        ;
; N              ; 1     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hybrid_control_mixed:hybrid_control_mixed_inst|regularization:regularization_4bit_inst|regularization_core:REG[1].reg_core|debounce:debounce_inst|debounce_core:DB[0].db_core ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEBOUNCE_TIME  ; 2     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: value_control:phi_control ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; INTEGER_STEP   ; 5     ; Signed Integer                                ;
; INTEGER_MIN    ; 0     ; Signed Integer                                ;
; INTEGER_MAX    ; 90    ; Signed Integer                                ;
; N_BIT          ; 8     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: value_control:delta_control ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; INTEGER_STEP   ; 1     ; Signed Integer                                  ;
; INTEGER_MIN    ; 0     ; Signed Integer                                  ;
; INTEGER_MAX    ; 40    ; Signed Integer                                  ;
; N_BIT          ; 8     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: value_control:Iref_control ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; INTEGER_STEP   ; 2     ; Signed Integer                                 ;
; INTEGER_MIN    ; 6     ; Signed Integer                                 ;
; INTEGER_MAX    ; 100   ; Signed Integer                                 ;
; N_BIT          ; 8     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: PI:PI_inst ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; KP             ; 1     ; Signed Integer                 ;
; TsKI           ; 1     ; Signed Integer                 ;
; Kaw            ; 0     ; Signed Integer                 ;
; shift_KP       ; 1     ; Signed Integer                 ;
; shift_KI       ; 8     ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dead_time:dead_time_inst_1 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; DEADTIME       ; 80    ; Signed Integer                                 ;
; N              ; 4     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dead_time:dead_time_inst_1|dead_time_core:DT[0].dt_core ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; DEADTIME       ; 80    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dead_time:dead_time_inst_1|dead_time_core:DT[1].dt_core ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; DEADTIME       ; 80    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dead_time:dead_time_inst_1|dead_time_core:DT[2].dt_core ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; DEADTIME       ; 80    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dead_time:dead_time_inst_1|dead_time_core:DT[3].dt_core ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; DEADTIME       ; 80    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dead_time:dead_time_inst_2 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; DEADTIME       ; 20    ; Signed Integer                                 ;
; N              ; 4     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dead_time:dead_time_inst_2|dead_time_core:DT[0].dt_core ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; DEADTIME       ; 20    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dead_time:dead_time_inst_2|dead_time_core:DT[1].dt_core ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; DEADTIME       ; 20    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dead_time:dead_time_inst_2|dead_time_core:DT[2].dt_core ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; DEADTIME       ; 20    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dead_time:dead_time_inst_2|dead_time_core:DT[3].dt_core ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; DEADTIME       ; 20    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dead_time:dead_time_inst_4 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; DEADTIME       ; 40    ; Signed Integer                                 ;
; N              ; 4     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dead_time:dead_time_inst_4|dead_time_core:DT[0].dt_core ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; DEADTIME       ; 40    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dead_time:dead_time_inst_4|dead_time_core:DT[1].dt_core ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; DEADTIME       ; 40    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dead_time:dead_time_inst_4|dead_time_core:DT[2].dt_core ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; DEADTIME       ; 40    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dead_time:dead_time_inst_4|dead_time_core:DT[3].dt_core ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; DEADTIME       ; 40    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dead_time:dead_time_inst_6 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; DEADTIME       ; 60    ; Signed Integer                                 ;
; N              ; 4     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dead_time:dead_time_inst_6|dead_time_core:DT[0].dt_core ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; DEADTIME       ; 60    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dead_time:dead_time_inst_6|dead_time_core:DT[1].dt_core ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; DEADTIME       ; 60    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dead_time:dead_time_inst_6|dead_time_core:DT[2].dt_core ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; DEADTIME       ; 60    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dead_time:dead_time_inst_6|dead_time_core:DT[3].dt_core ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; DEADTIME       ; 60    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce:debounce_4bit_inst ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; DEBOUNCE_TIME  ; 5000  ; Signed Integer                                  ;
; N              ; 4     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce:debounce_4bit_inst|debounce_core:DB[0].db_core ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; DEBOUNCE_TIME  ; 5000  ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce:debounce_4bit_inst|debounce_core:DB[1].db_core ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; DEBOUNCE_TIME  ; 5000  ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce:debounce_4bit_inst|debounce_core:DB[2].db_core ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; DEBOUNCE_TIME  ; 5000  ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce:debounce_4bit_inst|debounce_core:DB[3].db_core ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; DEBOUNCE_TIME  ; 5000  ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce:debounce_SWITCH_inst ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; DEBOUNCE_TIME  ; 5000  ; Signed Integer                                    ;
; N              ; 4     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce:debounce_SWITCH_inst|debounce_core:DB[0].db_core ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; DEBOUNCE_TIME  ; 5000  ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce:debounce_SWITCH_inst|debounce_core:DB[1].db_core ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; DEBOUNCE_TIME  ; 5000  ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce:debounce_SWITCH_inst|debounce_core:DB[2].db_core ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; DEBOUNCE_TIME  ; 5000  ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce:debounce_SWITCH_inst|debounce_core:DB[3].db_core ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; DEBOUNCE_TIME  ; 5000  ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0                   ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 7          ; Untyped             ;
; LPM_WIDTHB                                     ; 7          ; Untyped             ;
; LPM_WIDTHP                                     ; 14         ; Untyped             ;
; LPM_WIDTHR                                     ; 14         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Stratix IV ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sensing_Ibat:sensing_Ibat_inst|lpm_mult:Mult0 ;
+------------------------------------------------+------------+----------------------------------+
; Parameter Name                                 ; Value      ; Type                             ;
+------------------------------------------------+------------+----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                   ;
; LPM_WIDTHA                                     ; 8          ; Untyped                          ;
; LPM_WIDTHB                                     ; 8          ; Untyped                          ;
; LPM_WIDTHP                                     ; 16         ; Untyped                          ;
; LPM_WIDTHR                                     ; 16         ; Untyped                          ;
; LPM_WIDTHS                                     ; 1          ; Untyped                          ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                          ;
; LPM_PIPELINE                                   ; 0          ; Untyped                          ;
; LATENCY                                        ; 0          ; Untyped                          ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                          ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped                          ;
; USE_EAB                                        ; OFF        ; Untyped                          ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                          ;
; DEVICE_FAMILY                                  ; Stratix IV ; Untyped                          ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                          ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                          ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                          ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                          ;
+------------------------------------------------+------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sensing_Vbat:sensing_Vbat_inst|lpm_mult:Mult0 ;
+------------------------------------------------+------------+----------------------------------+
; Parameter Name                                 ; Value      ; Type                             ;
+------------------------------------------------+------------+----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                   ;
; LPM_WIDTHA                                     ; 8          ; Untyped                          ;
; LPM_WIDTHB                                     ; 4          ; Untyped                          ;
; LPM_WIDTHP                                     ; 12         ; Untyped                          ;
; LPM_WIDTHR                                     ; 12         ; Untyped                          ;
; LPM_WIDTHS                                     ; 1          ; Untyped                          ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                          ;
; LPM_PIPELINE                                   ; 0          ; Untyped                          ;
; LATENCY                                        ; 0          ; Untyped                          ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                          ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped                          ;
; USE_EAB                                        ; OFF        ; Untyped                          ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                          ;
; DEVICE_FAMILY                                  ; Stratix IV ; Untyped                          ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                          ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                          ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                          ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                          ;
+------------------------------------------------+------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hybrid_control_mixed:hybrid_control_mixed_inst|lpm_mult:Mult0 ;
+------------------------------------------------+------------+--------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                             ;
+------------------------------------------------+------------+--------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                   ;
; LPM_WIDTHA                                     ; 8          ; Untyped                                          ;
; LPM_WIDTHB                                     ; 14         ; Untyped                                          ;
; LPM_WIDTHP                                     ; 22         ; Untyped                                          ;
; LPM_WIDTHR                                     ; 22         ; Untyped                                          ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                          ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                          ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                          ;
; LATENCY                                        ; 0          ; Untyped                                          ;
; INPUT_A_IS_CONSTANT                            ; YES        ; Untyped                                          ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                          ;
; USE_EAB                                        ; OFF        ; Untyped                                          ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped                                          ;
; DEVICE_FAMILY                                  ; Stratix IV ; Untyped                                          ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                          ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                          ;
+------------------------------------------------+------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hybrid_control_mixed:hybrid_control_mixed_inst|lpm_mult:Mult2 ;
+------------------------------------------------+------------+--------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                             ;
+------------------------------------------------+------------+--------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                   ;
; LPM_WIDTHA                                     ; 22         ; Untyped                                          ;
; LPM_WIDTHB                                     ; 11         ; Untyped                                          ;
; LPM_WIDTHP                                     ; 33         ; Untyped                                          ;
; LPM_WIDTHR                                     ; 33         ; Untyped                                          ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                          ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                          ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                          ;
; LATENCY                                        ; 0          ; Untyped                                          ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                          ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                          ;
; USE_EAB                                        ; OFF        ; Untyped                                          ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped                                          ;
; DEVICE_FAMILY                                  ; Stratix IV ; Untyped                                          ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                          ;
; CBXI_PARAMETER                                 ; mult_q2t   ; Untyped                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                          ;
+------------------------------------------------+------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hybrid_control_mixed:hybrid_control_mixed_inst|lpm_mult:Mult1 ;
+------------------------------------------------+------------+--------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                             ;
+------------------------------------------------+------------+--------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                   ;
; LPM_WIDTHA                                     ; 8          ; Untyped                                          ;
; LPM_WIDTHB                                     ; 14         ; Untyped                                          ;
; LPM_WIDTHP                                     ; 22         ; Untyped                                          ;
; LPM_WIDTHR                                     ; 22         ; Untyped                                          ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                          ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                          ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                          ;
; LATENCY                                        ; 0          ; Untyped                                          ;
; INPUT_A_IS_CONSTANT                            ; YES        ; Untyped                                          ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                          ;
; USE_EAB                                        ; OFF        ; Untyped                                          ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped                                          ;
; DEVICE_FAMILY                                  ; Stratix IV ; Untyped                                          ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                          ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                          ;
+------------------------------------------------+------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hybrid_control_mixed:hybrid_control_mixed_inst|lpm_mult:Mult3 ;
+------------------------------------------------+------------+--------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                             ;
+------------------------------------------------+------------+--------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                   ;
; LPM_WIDTHA                                     ; 22         ; Untyped                                          ;
; LPM_WIDTHB                                     ; 11         ; Untyped                                          ;
; LPM_WIDTHP                                     ; 33         ; Untyped                                          ;
; LPM_WIDTHR                                     ; 33         ; Untyped                                          ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                          ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                          ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                          ;
; LATENCY                                        ; 0          ; Untyped                                          ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                          ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                          ;
; USE_EAB                                        ; OFF        ; Untyped                                          ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped                                          ;
; DEVICE_FAMILY                                  ; Stratix IV ; Untyped                                          ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                          ;
; CBXI_PARAMETER                                 ; mult_q2t   ; Untyped                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                          ;
+------------------------------------------------+------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hybrid_control_mixed:hybrid_control_mixed_inst|lpm_mult:Mult4 ;
+------------------------------------------------+------------+--------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                             ;
+------------------------------------------------+------------+--------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                   ;
; LPM_WIDTHA                                     ; 22         ; Untyped                                          ;
; LPM_WIDTHB                                     ; 11         ; Untyped                                          ;
; LPM_WIDTHP                                     ; 33         ; Untyped                                          ;
; LPM_WIDTHR                                     ; 33         ; Untyped                                          ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                          ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                          ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                          ;
; LATENCY                                        ; 0          ; Untyped                                          ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                          ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                          ;
; USE_EAB                                        ; OFF        ; Untyped                                          ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped                                          ;
; DEVICE_FAMILY                                  ; Stratix IV ; Untyped                                          ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                          ;
; CBXI_PARAMETER                                 ; mult_q2t   ; Untyped                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                          ;
+------------------------------------------------+------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hybrid_control_mixed:hybrid_control_mixed_inst|lpm_mult:Mult5 ;
+------------------------------------------------+------------+--------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                             ;
+------------------------------------------------+------------+--------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                   ;
; LPM_WIDTHA                                     ; 22         ; Untyped                                          ;
; LPM_WIDTHB                                     ; 11         ; Untyped                                          ;
; LPM_WIDTHP                                     ; 33         ; Untyped                                          ;
; LPM_WIDTHR                                     ; 33         ; Untyped                                          ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                          ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                          ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                          ;
; LATENCY                                        ; 0          ; Untyped                                          ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                          ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                          ;
; USE_EAB                                        ; OFF        ; Untyped                                          ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped                                          ;
; DEVICE_FAMILY                                  ; Stratix IV ; Untyped                                          ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                          ;
; CBXI_PARAMETER                                 ; mult_q2t   ; Untyped                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                          ;
+------------------------------------------------+------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                      ;
+-------------------------------+---------------------------------------------------+
; Name                          ; Value                                             ;
+-------------------------------+---------------------------------------------------+
; Number of entity instances    ; 1                                                 ;
; Entity Instance               ; PLL_theta_phi_OL:PLL_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                            ;
;     -- PLL_TYPE               ; AUTO                                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                                 ;
+-------------------------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                        ;
+---------------------------------------+---------------------------------------------------------------+
; Name                                  ; Value                                                         ;
+---------------------------------------+---------------------------------------------------------------+
; Number of entity instances            ; 9                                                             ;
; Entity Instance                       ; lpm_mult:Mult0                                                ;
;     -- LPM_WIDTHA                     ; 7                                                             ;
;     -- LPM_WIDTHB                     ; 7                                                             ;
;     -- LPM_WIDTHP                     ; 14                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                           ;
;     -- USE_EAB                        ; OFF                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                            ;
; Entity Instance                       ; sensing_Ibat:sensing_Ibat_inst|lpm_mult:Mult0                 ;
;     -- LPM_WIDTHA                     ; 8                                                             ;
;     -- LPM_WIDTHB                     ; 8                                                             ;
;     -- LPM_WIDTHP                     ; 16                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                           ;
;     -- USE_EAB                        ; OFF                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                            ;
; Entity Instance                       ; sensing_Vbat:sensing_Vbat_inst|lpm_mult:Mult0                 ;
;     -- LPM_WIDTHA                     ; 8                                                             ;
;     -- LPM_WIDTHB                     ; 4                                                             ;
;     -- LPM_WIDTHP                     ; 12                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                           ;
;     -- USE_EAB                        ; OFF                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                            ;
; Entity Instance                       ; hybrid_control_mixed:hybrid_control_mixed_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                                                             ;
;     -- LPM_WIDTHB                     ; 14                                                            ;
;     -- LPM_WIDTHP                     ; 22                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                            ;
;     -- USE_EAB                        ; OFF                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                            ;
; Entity Instance                       ; hybrid_control_mixed:hybrid_control_mixed_inst|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 22                                                            ;
;     -- LPM_WIDTHB                     ; 11                                                            ;
;     -- LPM_WIDTHP                     ; 33                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                            ;
;     -- USE_EAB                        ; OFF                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                            ;
; Entity Instance                       ; hybrid_control_mixed:hybrid_control_mixed_inst|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 8                                                             ;
;     -- LPM_WIDTHB                     ; 14                                                            ;
;     -- LPM_WIDTHP                     ; 22                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                            ;
;     -- USE_EAB                        ; OFF                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                            ;
; Entity Instance                       ; hybrid_control_mixed:hybrid_control_mixed_inst|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 22                                                            ;
;     -- LPM_WIDTHB                     ; 11                                                            ;
;     -- LPM_WIDTHP                     ; 33                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                            ;
;     -- USE_EAB                        ; OFF                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                            ;
; Entity Instance                       ; hybrid_control_mixed:hybrid_control_mixed_inst|lpm_mult:Mult4 ;
;     -- LPM_WIDTHA                     ; 22                                                            ;
;     -- LPM_WIDTHB                     ; 11                                                            ;
;     -- LPM_WIDTHP                     ; 33                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                            ;
;     -- USE_EAB                        ; OFF                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                            ;
; Entity Instance                       ; hybrid_control_mixed:hybrid_control_mixed_inst|lpm_mult:Mult5 ;
;     -- LPM_WIDTHA                     ; 22                                                            ;
;     -- LPM_WIDTHB                     ; 11                                                            ;
;     -- LPM_WIDTHP                     ; 33                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                            ;
;     -- USE_EAB                        ; OFF                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                            ;
+---------------------------------------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "debug_display:debug_display_inst"                                                                                                            ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; SEL   ; Input ; Warning  ; Input port expression (6 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "SEL[7..6]" will be connected to GND.  ;
; SEG_G ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SEG_H ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "sensing_Vbat:sensing_Vbat_inst|num2seg:num2seg_Vbat" ;
+----------+-------+----------+---------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                           ;
+----------+-------+----------+---------------------------------------------------+
; i_num[7] ; Input ; Info     ; Stuck at GND                                      ;
; i_DP     ; Input ; Info     ; Stuck at VCC                                      ;
+----------+-------+----------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sensing_Vbat:sensing_Vbat_inst|hex2seg_couple:VbatHEX2display" ;
+------+-------+----------+-----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                         ;
+------+-------+----------+-----------------------------------------------------------------+
; i_DP ; Input ; Info     ; Stuck at VCC                                                    ;
+------+-------+----------+-----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sensing_Vbat:sensing_Vbat_inst"                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Vbat_DEC ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "sensing_Ibat:sensing_Ibat_inst|num2seg:num2seg_Ibat" ;
+---------+-------+----------+----------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                            ;
+---------+-------+----------+----------------------------------------------------+
; i_DP[1] ; Input ; Info     ; Stuck at GND                                       ;
; i_DP[0] ; Input ; Info     ; Stuck at VCC                                       ;
+---------+-------+----------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sensing_Ibat:sensing_Ibat_inst|hex2seg_couple:IbatHEX2display" ;
+------+-------+----------+-----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                         ;
+------+-------+----------+-----------------------------------------------------------------+
; i_DP ; Input ; Info     ; Stuck at VCC                                                    ;
+------+-------+----------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sensing_Ibat:sensing_Ibat_inst"                                                              ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Ibat_mA[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PI:PI_inst"                                                                               ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; o_PI[9..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "value_control:Iref_control|num2seg:num2seg_Ibat" ;
+------+-------+----------+---------------------------------------------------+
; Port ; Type  ; Severity ; Details                                           ;
+------+-------+----------+---------------------------------------------------+
; i_DP ; Input ; Info     ; Stuck at VCC                                      ;
+------+-------+----------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "value_control:Iref_control"                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dec_btn ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; count   ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (32 bits) it drives.  The 24 most-significant bit(s) in the port expression will be connected to GND. ;
; o_seg0  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                ;
; o_seg1  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "value_control:delta_control|num2seg:num2seg_Ibat" ;
+------+-------+----------+----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                            ;
+------+-------+----------+----------------------------------------------------+
; i_DP ; Input ; Info     ; Stuck at VCC                                       ;
+------+-------+----------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "value_control:delta_control"                                                                                                                                               ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dec_btn ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; count   ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (32 bits) it drives.  The 24 most-significant bit(s) in the port expression will be connected to GND. ;
; o_seg0  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                ;
; o_seg1  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "value_control:phi_control|num2seg:num2seg_Ibat" ;
+------+-------+----------+--------------------------------------------------+
; Port ; Type  ; Severity ; Details                                          ;
+------+-------+----------+--------------------------------------------------+
; i_DP ; Input ; Info     ; Stuck at VCC                                     ;
+------+-------+----------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "value_control:phi_control"                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dec_btn ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; count   ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (32 bits) it drives.  The 24 most-significant bit(s) in the port expression will be connected to GND. ;
; o_seg0  ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "o_seg0[7..1]" have no fanouts                                               ;
; o_seg0  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; o_seg1  ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "o_seg1[7..1]" have no fanouts                                               ;
; o_seg1  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; o_seg   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "num2seg:num2seg_PHI"                                                                                                                                                               ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i_num ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i_DP  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hybrid_control_mixed:hybrid_control_mixed_inst|regularization:regularization_4bit_inst"                                                              ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                          ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; o_signal ; Output ; Warning  ; Output or bidir port (3 bits) is wider than the port expression (2 bits) it drives; bit(s) "o_signal[2..2]" have no fanouts                      ;
; i_signal ; Input  ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "i_signal[2..2]" will be connected to GND. ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hybrid_control_mixed:hybrid_control_mixed_inst"                                                                                                                                    ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                 ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; o_sigma         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; o_debug         ; Output ; Warning  ; Output or bidir port (30 bits) is smaller than the port expression (32 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND. ;
; o_debug[29..21] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; o_debug[6..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; i_sigma         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                            ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL_theta_phi_OL:PLL_inst"                                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 185                         ;
; stratixiv_ff          ; 712                         ;
;     CLR               ; 49                          ;
;     CLR SCLR          ; 320                         ;
;     ENA CLR           ; 20                          ;
;     ENA CLR SLD       ; 7                           ;
;     ENA SCLR          ; 224                         ;
;     plain             ; 92                          ;
; stratixiv_io_obuf     ; 6                           ;
; stratixiv_lcell_comb  ; 2455                        ;
;     arith             ; 846                         ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 667                         ;
;         2 data inputs ; 153                         ;
;         3 data inputs ; 12                          ;
;         4 data inputs ; 7                           ;
;         5 data inputs ; 2                           ;
;     extend            ; 5                           ;
;         7 data inputs ; 5                           ;
;     normal            ; 1565                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 19                          ;
;         2 data inputs ; 50                          ;
;         3 data inputs ; 159                         ;
;         4 data inputs ; 242                         ;
;         5 data inputs ; 283                         ;
;         6 data inputs ; 810                         ;
;     shared            ; 39                          ;
;         0 data inputs ; 12                          ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 22                          ;
; stratixiv_mac_mult    ; 16                          ;
; stratixiv_mac_out     ; 4                           ;
; stratixiv_pll         ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 11.50                       ;
; Average LUT depth     ; 4.87                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:14     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition
    Info: Processing started: Tue May 14 13:03:35 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off HybridControl_theta_phi_CL -c TOP_HybridControl_theta_phi_CL
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20032): Parallel compilation is enabled and will use up to 8 processors
Info (12021): Found 2 design units, including 2 entities, in source file /fpga/projects/blocks/debug.v
    Info (12023): Found entity 1: debug_display_old File: C:/FPGA/Projects/blocks/debug.v Line: 17
    Info (12023): Found entity 2: debug_display File: C:/FPGA/Projects/blocks/debug.v Line: 71
Info (12021): Found 4 design units, including 4 entities, in source file /fpga/projects/blocks/control.v
    Info (12023): Found entity 1: PI File: C:/FPGA/Projects/blocks/control.v Line: 24
    Info (12023): Found entity 2: saturation File: C:/FPGA/Projects/blocks/control.v Line: 79
    Info (12023): Found entity 3: saturation_complex File: C:/FPGA/Projects/blocks/control.v Line: 109
    Info (12023): Found entity 4: saturation_old File: C:/FPGA/Projects/blocks/control.v Line: 145
Info (12021): Found 2 design units, including 2 entities, in source file /fpga/projects/blocks/trigonometry.v
    Info (12023): Found entity 1: trigonometry_deg File: C:/FPGA/Projects/blocks/trigonometry.v Line: 19
    Info (12023): Found entity 2: trigonometry_rad File: C:/FPGA/Projects/blocks/trigonometry.v Line: 1155
Info (12021): Found 2 design units, including 2 entities, in source file /fpga/projects/blocks/regularization.v
    Info (12023): Found entity 1: regularization_core File: C:/FPGA/Projects/blocks/regularization.v Line: 20
    Info (12023): Found entity 2: regularization File: C:/FPGA/Projects/blocks/regularization.v Line: 66
Info (12021): Found 2 design units, including 2 entities, in source file /fpga/projects/blocks/rectifier_sensing.v
    Info (12023): Found entity 1: sensing_Ibat File: C:/FPGA/Projects/blocks/rectifier_sensing.v Line: 28
    Info (12023): Found entity 2: sensing_Vbat File: C:/FPGA/Projects/blocks/rectifier_sensing.v Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/pll.v
    Info (12023): Found entity 1: PLL File: C:/FPGA/Projects/blocks/PLL.v Line: 49
Info (12021): Found 4 design units, including 4 entities, in source file /fpga/projects/blocks/manual_value_control.v
    Info (12023): Found entity 1: value_control File: C:/FPGA/Projects/blocks/manual_value_control.v Line: 28
    Info (12023): Found entity 2: theta_control File: C:/FPGA/Projects/blocks/manual_value_control.v Line: 119
    Info (12023): Found entity 3: phi_control File: C:/FPGA/Projects/blocks/manual_value_control.v Line: 222
    Info (12023): Found entity 4: angle_control_theta_phi File: C:/FPGA/Projects/blocks/manual_value_control.v Line: 338
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/hybrid_control_theta_phi.v
    Info (12023): Found entity 1: hybrid_control_theta_phi File: C:/FPGA/Projects/blocks/hybrid_control_theta_phi.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/hybrid_control_theta.v
    Info (12023): Found entity 1: hybrid_control_theta File: C:/FPGA/Projects/blocks/hybrid_control_theta.v Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file /fpga/projects/blocks/hybrid_control_phi.v
    Info (12023): Found entity 1: hybrid_control_phi_x File: C:/FPGA/Projects/blocks/hybrid_control_phi.v Line: 30
    Info (12023): Found entity 2: hybrid_control_phi File: C:/FPGA/Projects/blocks/hybrid_control_phi.v Line: 167
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/hybrid_control_mixed.v
    Info (12023): Found entity 1: hybrid_control_mixed File: C:/FPGA/Projects/blocks/hybrid_control_mixed.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/frequency_control.v
    Info (12023): Found entity 1: frequency_control File: C:/FPGA/Projects/blocks/frequency_control.v Line: 17
Info (12021): Found 5 design units, including 5 entities, in source file /fpga/projects/blocks/display_7seg.v
    Info (12023): Found entity 1: hex2seg File: C:/FPGA/Projects/blocks/display_7seg.v Line: 46
    Info (12023): Found entity 2: dec2hex File: C:/FPGA/Projects/blocks/display_7seg.v Line: 79
    Info (12023): Found entity 3: dec2seg File: C:/FPGA/Projects/blocks/display_7seg.v Line: 198
    Info (12023): Found entity 4: num2seg File: C:/FPGA/Projects/blocks/display_7seg.v Line: 318
    Info (12023): Found entity 5: hex2seg_couple File: C:/FPGA/Projects/blocks/display_7seg.v Line: 349
Info (12021): Found 2 design units, including 2 entities, in source file /fpga/projects/blocks/debounce.v
    Info (12023): Found entity 1: debounce_core File: C:/FPGA/Projects/blocks/debounce.v Line: 19
    Info (12023): Found entity 2: debounce File: C:/FPGA/Projects/blocks/debounce.v Line: 59
Info (12021): Found 2 design units, including 2 entities, in source file /fpga/projects/blocks/dead_time.v
    Info (12023): Found entity 1: dead_time_core File: C:/FPGA/Projects/blocks/dead_time.v Line: 21
    Info (12023): Found entity 2: dead_time File: C:/FPGA/Projects/blocks/dead_time.v Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/counter.v
    Info (12023): Found entity 1: counter_up File: C:/FPGA/Projects/blocks/counter.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/abs.v
    Info (12023): Found entity 1: ABS File: C:/FPGA/Projects/blocks/ABS.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/projects/hybridcontrol_theta_phi_ol/pll_theta_phi_ol.v
    Info (12023): Found entity 1: PLL_theta_phi_OL File: C:/FPGA/Projects/HybridControl_theta_phi_OL/PLL_theta_phi_OL.v Line: 50
Warning (10236): Verilog HDL Implicit Net warning at hybrid_control_mixed.v(87): created implicit net for "C0" File: C:/FPGA/Projects/blocks/hybrid_control_mixed.v Line: 87
Warning (12125): Using design file top_hybridcontrol_theta_phi_cl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: TOP_HybridControl_theta_phi_CL File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 44
Warning (10236): Verilog HDL Implicit Net warning at top_hybridcontrol_theta_phi_cl.v(334): created implicit net for "SEG0_PHI" File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 334
Warning (10236): Verilog HDL Implicit Net warning at top_hybridcontrol_theta_phi_cl.v(335): created implicit net for "SEG1_PHI" File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 335
Info (12127): Elaborating entity "TOP_HybridControl_theta_phi_CL" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at top_hybridcontrol_theta_phi_cl.v(119): object "DAA_copy" assigned a value but never read File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 119
Warning (10036): Verilog HDL or VHDL warning at top_hybridcontrol_theta_phi_cl.v(133): object "deadtime" assigned a value but never read File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 133
Warning (10858): Verilog HDL warning at top_hybridcontrol_theta_phi_cl.v(140): object test used but never assigned File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 140
Warning (10030): Net "test[1]" at top_hybridcontrol_theta_phi_cl.v(140) has no driver or initial value, using a default initial value '0' File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 140
Warning (10034): Output port "GPIO0[35..25]" at top_hybridcontrol_theta_phi_cl.v(95) has no driver File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 95
Warning (10034): Output port "GPIO0[23]" at top_hybridcontrol_theta_phi_cl.v(95) has no driver File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 95
Warning (10034): Output port "GPIO0[21]" at top_hybridcontrol_theta_phi_cl.v(95) has no driver File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 95
Warning (10034): Output port "GPIO0[19]" at top_hybridcontrol_theta_phi_cl.v(95) has no driver File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 95
Warning (10034): Output port "GPIO0[17]" at top_hybridcontrol_theta_phi_cl.v(95) has no driver File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 95
Warning (10034): Output port "GPIO0[15]" at top_hybridcontrol_theta_phi_cl.v(95) has no driver File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 95
Warning (10034): Output port "GPIO0[13]" at top_hybridcontrol_theta_phi_cl.v(95) has no driver File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 95
Warning (10034): Output port "GPIO0[11]" at top_hybridcontrol_theta_phi_cl.v(95) has no driver File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 95
Warning (10034): Output port "GPIO0[9..0]" at top_hybridcontrol_theta_phi_cl.v(95) has no driver File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 95
Info (12128): Elaborating entity "PLL_theta_phi_OL" for hierarchy "PLL_theta_phi_OL:PLL_inst" File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 294
Info (12128): Elaborating entity "altpll" for hierarchy "PLL_theta_phi_OL:PLL_inst|altpll:altpll_component" File: C:/FPGA/Projects/HybridControl_theta_phi_OL/PLL_theta_phi_OL.v Line: 117
Info (12130): Elaborated megafunction instantiation "PLL_theta_phi_OL:PLL_inst|altpll:altpll_component" File: C:/FPGA/Projects/HybridControl_theta_phi_OL/PLL_theta_phi_OL.v Line: 117
Info (12133): Instantiated megafunction "PLL_theta_phi_OL:PLL_inst|altpll:altpll_component" with the following parameter: File: C:/FPGA/Projects/HybridControl_theta_phi_OL/PLL_theta_phi_OL.v Line: 117
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "6"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "50"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "500"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "1"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "clk4_divide_by" = "5000"
    Info (12134): Parameter "clk4_duty_cycle" = "10"
    Info (12134): Parameter "clk4_multiply_by" = "1"
    Info (12134): Parameter "clk4_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbout" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_USED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk6" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk7" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk8" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk9" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "using_fbmimicbidir_port" = "OFF"
    Info (12134): Parameter "width_clock" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: PLL_altpll File: C:/FPGA/Projects/HybridControl_theta_phi_CL/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "PLL_altpll" for hierarchy "PLL_theta_phi_OL:PLL_inst|altpll:altpll_component|PLL_altpll:auto_generated" File: c:/fpga/21.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "hybrid_control_mixed" for hierarchy "hybrid_control_mixed:hybrid_control_mixed_inst" File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 313
Warning (10858): Verilog HDL warning at hybrid_control_mixed.v(58): object S3 used but never assigned File: C:/FPGA/Projects/blocks/hybrid_control_mixed.v Line: 58
Warning (10230): Verilog HDL assignment warning at hybrid_control_mixed.v(110): truncated value with size 31 to match size of target (30) File: C:/FPGA/Projects/blocks/hybrid_control_mixed.v Line: 110
Warning (10030): Net "S3[30..17]" at hybrid_control_mixed.v(58) has no driver or initial value, using a default initial value '0' File: C:/FPGA/Projects/blocks/hybrid_control_mixed.v Line: 58
Info (12128): Elaborating entity "trigonometry_deg" for hierarchy "hybrid_control_mixed:hybrid_control_mixed_inst|trigonometry_deg:trigonometry_ZVS_inst" File: C:/FPGA/Projects/blocks/hybrid_control_mixed.v Line: 126
Warning (10762): Verilog HDL Case Statement warning at trigonometry.v(40): can't check case statement for completeness because the case expression has too many possible states File: C:/FPGA/Projects/blocks/trigonometry.v Line: 40
Warning (10762): Verilog HDL Case Statement warning at trigonometry.v(585): can't check case statement for completeness because the case expression has too many possible states File: C:/FPGA/Projects/blocks/trigonometry.v Line: 585
Info (12128): Elaborating entity "regularization" for hierarchy "hybrid_control_mixed:hybrid_control_mixed_inst|regularization:regularization_4bit_inst" File: C:/FPGA/Projects/blocks/hybrid_control_mixed.v Line: 148
Warning (10034): Output port "o_signal[2]" at regularization.v(71) has no driver File: C:/FPGA/Projects/blocks/regularization.v Line: 71
Info (12128): Elaborating entity "regularization_core" for hierarchy "hybrid_control_mixed:hybrid_control_mixed_inst|regularization:regularization_4bit_inst|regularization_core:REG[0].reg_core" File: C:/FPGA/Projects/blocks/regularization.v Line: 89
Info (12128): Elaborating entity "debounce" for hierarchy "hybrid_control_mixed:hybrid_control_mixed_inst|regularization:regularization_4bit_inst|regularization_core:REG[0].reg_core|debounce:debounce_inst" File: C:/FPGA/Projects/blocks/regularization.v Line: 44
Info (12128): Elaborating entity "debounce_core" for hierarchy "hybrid_control_mixed:hybrid_control_mixed_inst|regularization:regularization_4bit_inst|regularization_core:REG[0].reg_core|debounce:debounce_inst|debounce_core:DB[0].db_core" File: C:/FPGA/Projects/blocks/debounce.v Line: 78
Info (12128): Elaborating entity "num2seg" for hierarchy "num2seg:num2seg_PHI" File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 319
Info (12128): Elaborating entity "dec2hex" for hierarchy "num2seg:num2seg_PHI|dec2hex:dec2hex_inst" File: C:/FPGA/Projects/blocks/display_7seg.v Line: 331
Info (12128): Elaborating entity "hex2seg" for hierarchy "num2seg:num2seg_PHI|hex2seg:hex2seg_0" File: C:/FPGA/Projects/blocks/display_7seg.v Line: 336
Info (12128): Elaborating entity "value_control" for hierarchy "value_control:phi_control" File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 336
Warning (10230): Verilog HDL assignment warning at manual_value_control.v(81): truncated value with size 32 to match size of target (8) File: C:/FPGA/Projects/blocks/manual_value_control.v Line: 81
Warning (10230): Verilog HDL assignment warning at manual_value_control.v(88): truncated value with size 32 to match size of target (8) File: C:/FPGA/Projects/blocks/manual_value_control.v Line: 88
Warning (10230): Verilog HDL assignment warning at manual_value_control.v(95): truncated value with size 32 to match size of target (8) File: C:/FPGA/Projects/blocks/manual_value_control.v Line: 95
Warning (10230): Verilog HDL assignment warning at manual_value_control.v(97): truncated value with size 32 to match size of target (8) File: C:/FPGA/Projects/blocks/manual_value_control.v Line: 97
Warning (10230): Verilog HDL assignment warning at manual_value_control.v(101): truncated value with size 32 to match size of target (8) File: C:/FPGA/Projects/blocks/manual_value_control.v Line: 101
Warning (10230): Verilog HDL assignment warning at manual_value_control.v(103): truncated value with size 32 to match size of target (8) File: C:/FPGA/Projects/blocks/manual_value_control.v Line: 103
Info (12128): Elaborating entity "value_control" for hierarchy "value_control:delta_control" File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 351
Warning (10230): Verilog HDL assignment warning at manual_value_control.v(81): truncated value with size 32 to match size of target (8) File: C:/FPGA/Projects/blocks/manual_value_control.v Line: 81
Warning (10230): Verilog HDL assignment warning at manual_value_control.v(88): truncated value with size 32 to match size of target (8) File: C:/FPGA/Projects/blocks/manual_value_control.v Line: 88
Warning (10230): Verilog HDL assignment warning at manual_value_control.v(95): truncated value with size 32 to match size of target (8) File: C:/FPGA/Projects/blocks/manual_value_control.v Line: 95
Warning (10230): Verilog HDL assignment warning at manual_value_control.v(97): truncated value with size 32 to match size of target (8) File: C:/FPGA/Projects/blocks/manual_value_control.v Line: 97
Warning (10230): Verilog HDL assignment warning at manual_value_control.v(101): truncated value with size 32 to match size of target (8) File: C:/FPGA/Projects/blocks/manual_value_control.v Line: 101
Warning (10230): Verilog HDL assignment warning at manual_value_control.v(103): truncated value with size 32 to match size of target (8) File: C:/FPGA/Projects/blocks/manual_value_control.v Line: 103
Info (12128): Elaborating entity "value_control" for hierarchy "value_control:Iref_control" File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 366
Warning (10230): Verilog HDL assignment warning at manual_value_control.v(81): truncated value with size 32 to match size of target (8) File: C:/FPGA/Projects/blocks/manual_value_control.v Line: 81
Warning (10230): Verilog HDL assignment warning at manual_value_control.v(88): truncated value with size 32 to match size of target (8) File: C:/FPGA/Projects/blocks/manual_value_control.v Line: 88
Warning (10230): Verilog HDL assignment warning at manual_value_control.v(95): truncated value with size 32 to match size of target (8) File: C:/FPGA/Projects/blocks/manual_value_control.v Line: 95
Warning (10230): Verilog HDL assignment warning at manual_value_control.v(97): truncated value with size 32 to match size of target (8) File: C:/FPGA/Projects/blocks/manual_value_control.v Line: 97
Warning (10230): Verilog HDL assignment warning at manual_value_control.v(101): truncated value with size 32 to match size of target (8) File: C:/FPGA/Projects/blocks/manual_value_control.v Line: 101
Warning (10230): Verilog HDL assignment warning at manual_value_control.v(103): truncated value with size 32 to match size of target (8) File: C:/FPGA/Projects/blocks/manual_value_control.v Line: 103
Info (12128): Elaborating entity "PI" for hierarchy "PI:PI_inst" File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 394
Info (12128): Elaborating entity "dead_time" for hierarchy "dead_time:dead_time_inst_1" File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 412
Info (12128): Elaborating entity "dead_time_core" for hierarchy "dead_time:dead_time_inst_1|dead_time_core:DT[0].dt_core" File: C:/FPGA/Projects/blocks/dead_time.v Line: 73
Info (12128): Elaborating entity "dead_time" for hierarchy "dead_time:dead_time_inst_2" File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 417
Info (12128): Elaborating entity "dead_time_core" for hierarchy "dead_time:dead_time_inst_2|dead_time_core:DT[0].dt_core" File: C:/FPGA/Projects/blocks/dead_time.v Line: 73
Info (12128): Elaborating entity "dead_time" for hierarchy "dead_time:dead_time_inst_4" File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 422
Info (12128): Elaborating entity "dead_time_core" for hierarchy "dead_time:dead_time_inst_4|dead_time_core:DT[0].dt_core" File: C:/FPGA/Projects/blocks/dead_time.v Line: 73
Info (12128): Elaborating entity "dead_time" for hierarchy "dead_time:dead_time_inst_6" File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 427
Info (12128): Elaborating entity "dead_time_core" for hierarchy "dead_time:dead_time_inst_6|dead_time_core:DT[0].dt_core" File: C:/FPGA/Projects/blocks/dead_time.v Line: 73
Info (12128): Elaborating entity "debounce" for hierarchy "debounce:debounce_4bit_inst" File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 436
Info (12128): Elaborating entity "debounce_core" for hierarchy "debounce:debounce_4bit_inst|debounce_core:DB[0].db_core" File: C:/FPGA/Projects/blocks/debounce.v Line: 78
Info (12128): Elaborating entity "counter_up" for hierarchy "counter_up:counter_up_inst" File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 453
Info (12128): Elaborating entity "sensing_Ibat" for hierarchy "sensing_Ibat:sensing_Ibat_inst" File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 463
Warning (10230): Verilog HDL assignment warning at rectifier_sensing.v(40): truncated value with size 32 to match size of target (8) File: C:/FPGA/Projects/blocks/rectifier_sensing.v Line: 40
Info (12128): Elaborating entity "hex2seg_couple" for hierarchy "sensing_Ibat:sensing_Ibat_inst|hex2seg_couple:IbatHEX2display" File: C:/FPGA/Projects/blocks/rectifier_sensing.v Line: 51
Info (12128): Elaborating entity "sensing_Vbat" for hierarchy "sensing_Vbat:sensing_Vbat_inst" File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 470
Warning (10230): Verilog HDL assignment warning at rectifier_sensing.v(96): truncated value with size 32 to match size of target (8) File: C:/FPGA/Projects/blocks/rectifier_sensing.v Line: 96
Info (12128): Elaborating entity "debug_display" for hierarchy "debug_display:debug_display_inst" File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 535
Info (10264): Verilog HDL Case Statement information at debug.v(91): all case item expressions in this case statement are onehot File: C:/FPGA/Projects/blocks/debug.v Line: 91
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "delta[31]" is missing source, defaulting to GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 143
    Warning (12110): Net "delta[30]" is missing source, defaulting to GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 143
    Warning (12110): Net "delta[29]" is missing source, defaulting to GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 143
    Warning (12110): Net "delta[28]" is missing source, defaulting to GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 143
    Warning (12110): Net "delta[27]" is missing source, defaulting to GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 143
    Warning (12110): Net "delta[26]" is missing source, defaulting to GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 143
    Warning (12110): Net "delta[25]" is missing source, defaulting to GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 143
    Warning (12110): Net "delta[24]" is missing source, defaulting to GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 143
    Warning (12110): Net "delta[23]" is missing source, defaulting to GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 143
    Warning (12110): Net "delta[22]" is missing source, defaulting to GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 143
    Warning (12110): Net "delta[21]" is missing source, defaulting to GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 143
    Warning (12110): Net "delta[20]" is missing source, defaulting to GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 143
    Warning (12110): Net "delta[19]" is missing source, defaulting to GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 143
    Warning (12110): Net "delta[18]" is missing source, defaulting to GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 143
    Warning (12110): Net "delta[17]" is missing source, defaulting to GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 143
    Warning (12110): Net "delta[16]" is missing source, defaulting to GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 143
    Warning (12110): Net "delta[15]" is missing source, defaulting to GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 143
    Warning (12110): Net "delta[14]" is missing source, defaulting to GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 143
    Warning (12110): Net "delta[13]" is missing source, defaulting to GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 143
    Warning (12110): Net "delta[12]" is missing source, defaulting to GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 143
    Warning (12110): Net "delta[11]" is missing source, defaulting to GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 143
    Warning (12110): Net "delta[10]" is missing source, defaulting to GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 143
    Warning (12110): Net "delta[9]" is missing source, defaulting to GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 143
    Warning (12110): Net "delta[8]" is missing source, defaulting to GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 143
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "delta[31]" is missing source, defaulting to GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 143
    Warning (12110): Net "delta[30]" is missing source, defaulting to GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 143
    Warning (12110): Net "delta[29]" is missing source, defaulting to GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 143
    Warning (12110): Net "delta[28]" is missing source, defaulting to GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 143
    Warning (12110): Net "delta[27]" is missing source, defaulting to GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 143
    Warning (12110): Net "delta[26]" is missing source, defaulting to GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 143
    Warning (12110): Net "delta[25]" is missing source, defaulting to GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 143
    Warning (12110): Net "delta[24]" is missing source, defaulting to GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 143
    Warning (12110): Net "delta[23]" is missing source, defaulting to GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 143
    Warning (12110): Net "delta[22]" is missing source, defaulting to GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 143
    Warning (12110): Net "delta[21]" is missing source, defaulting to GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 143
    Warning (12110): Net "delta[20]" is missing source, defaulting to GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 143
    Warning (12110): Net "delta[19]" is missing source, defaulting to GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 143
    Warning (12110): Net "delta[18]" is missing source, defaulting to GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 143
    Warning (12110): Net "delta[17]" is missing source, defaulting to GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 143
    Warning (12110): Net "delta[16]" is missing source, defaulting to GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 143
    Warning (12110): Net "delta[15]" is missing source, defaulting to GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 143
    Warning (12110): Net "delta[14]" is missing source, defaulting to GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 143
    Warning (12110): Net "delta[13]" is missing source, defaulting to GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 143
    Warning (12110): Net "delta[12]" is missing source, defaulting to GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 143
    Warning (12110): Net "delta[11]" is missing source, defaulting to GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 143
    Warning (12110): Net "delta[10]" is missing source, defaulting to GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 143
    Warning (12110): Net "delta[9]" is missing source, defaulting to GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 143
    Warning (12110): Net "delta[8]" is missing source, defaulting to GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 143
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer hybrid_control_mixed:hybrid_control_mixed_inst|regularization:regularization_4bit_inst|regularization_core:REG[1].reg_core|o_signal File: C:/FPGA/Projects/blocks/regularization.v Line: 24
    Warning (19017): Found clock multiplexer hybrid_control_mixed:hybrid_control_mixed_inst|regularization:regularization_4bit_inst|regularization_core:REG[0].reg_core|o_signal File: C:/FPGA/Projects/blocks/regularization.v Line: 24
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "sensing_Vbat:sensing_Vbat_inst|num2seg:num2seg_Vbat|dec2hex:dec2hex_inst|o_seg[0]" feeding internal logic into a wire File: C:/FPGA/Projects/blocks/display_7seg.v Line: 80
    Warning (13049): Converted tri-state buffer "sensing_Vbat:sensing_Vbat_inst|num2seg:num2seg_Vbat|dec2hex:dec2hex_inst|o_seg[1]" feeding internal logic into a wire File: C:/FPGA/Projects/blocks/display_7seg.v Line: 80
    Warning (13049): Converted tri-state buffer "sensing_Vbat:sensing_Vbat_inst|num2seg:num2seg_Vbat|dec2hex:dec2hex_inst|o_seg[2]" feeding internal logic into a wire File: C:/FPGA/Projects/blocks/display_7seg.v Line: 80
    Warning (13049): Converted tri-state buffer "sensing_Vbat:sensing_Vbat_inst|num2seg:num2seg_Vbat|dec2hex:dec2hex_inst|o_seg[3]" feeding internal logic into a wire File: C:/FPGA/Projects/blocks/display_7seg.v Line: 80
    Warning (13049): Converted tri-state buffer "sensing_Vbat:sensing_Vbat_inst|num2seg:num2seg_Vbat|dec2hex:dec2hex_inst|o_seg[4]" feeding internal logic into a wire File: C:/FPGA/Projects/blocks/display_7seg.v Line: 80
    Warning (13049): Converted tri-state buffer "sensing_Vbat:sensing_Vbat_inst|num2seg:num2seg_Vbat|dec2hex:dec2hex_inst|o_seg[5]" feeding internal logic into a wire File: C:/FPGA/Projects/blocks/display_7seg.v Line: 80
    Warning (13049): Converted tri-state buffer "sensing_Vbat:sensing_Vbat_inst|num2seg:num2seg_Vbat|dec2hex:dec2hex_inst|o_seg[6]" feeding internal logic into a wire File: C:/FPGA/Projects/blocks/display_7seg.v Line: 80
    Warning (13049): Converted tri-state buffer "sensing_Vbat:sensing_Vbat_inst|num2seg:num2seg_Vbat|dec2hex:dec2hex_inst|o_seg[7]" feeding internal logic into a wire File: C:/FPGA/Projects/blocks/display_7seg.v Line: 80
    Warning (13049): Converted tri-state buffer "sensing_Ibat:sensing_Ibat_inst|num2seg:num2seg_Ibat|dec2hex:dec2hex_inst|o_seg[0]" feeding internal logic into a wire File: C:/FPGA/Projects/blocks/display_7seg.v Line: 80
    Warning (13049): Converted tri-state buffer "sensing_Ibat:sensing_Ibat_inst|num2seg:num2seg_Ibat|dec2hex:dec2hex_inst|o_seg[1]" feeding internal logic into a wire File: C:/FPGA/Projects/blocks/display_7seg.v Line: 80
    Warning (13049): Converted tri-state buffer "sensing_Ibat:sensing_Ibat_inst|num2seg:num2seg_Ibat|dec2hex:dec2hex_inst|o_seg[2]" feeding internal logic into a wire File: C:/FPGA/Projects/blocks/display_7seg.v Line: 80
    Warning (13049): Converted tri-state buffer "sensing_Ibat:sensing_Ibat_inst|num2seg:num2seg_Ibat|dec2hex:dec2hex_inst|o_seg[3]" feeding internal logic into a wire File: C:/FPGA/Projects/blocks/display_7seg.v Line: 80
    Warning (13049): Converted tri-state buffer "sensing_Ibat:sensing_Ibat_inst|num2seg:num2seg_Ibat|dec2hex:dec2hex_inst|o_seg[4]" feeding internal logic into a wire File: C:/FPGA/Projects/blocks/display_7seg.v Line: 80
    Warning (13049): Converted tri-state buffer "sensing_Ibat:sensing_Ibat_inst|num2seg:num2seg_Ibat|dec2hex:dec2hex_inst|o_seg[5]" feeding internal logic into a wire File: C:/FPGA/Projects/blocks/display_7seg.v Line: 80
    Warning (13049): Converted tri-state buffer "sensing_Ibat:sensing_Ibat_inst|num2seg:num2seg_Ibat|dec2hex:dec2hex_inst|o_seg[6]" feeding internal logic into a wire File: C:/FPGA/Projects/blocks/display_7seg.v Line: 80
    Warning (13049): Converted tri-state buffer "sensing_Ibat:sensing_Ibat_inst|num2seg:num2seg_Ibat|dec2hex:dec2hex_inst|o_seg[7]" feeding internal logic into a wire File: C:/FPGA/Projects/blocks/display_7seg.v Line: 80
    Warning (13049): Converted tri-state buffer "value_control:Iref_control|num2seg:num2seg_Ibat|dec2hex:dec2hex_inst|o_seg[0]" feeding internal logic into a wire File: C:/FPGA/Projects/blocks/display_7seg.v Line: 80
    Warning (13049): Converted tri-state buffer "value_control:Iref_control|num2seg:num2seg_Ibat|dec2hex:dec2hex_inst|o_seg[1]" feeding internal logic into a wire File: C:/FPGA/Projects/blocks/display_7seg.v Line: 80
    Warning (13049): Converted tri-state buffer "value_control:Iref_control|num2seg:num2seg_Ibat|dec2hex:dec2hex_inst|o_seg[2]" feeding internal logic into a wire File: C:/FPGA/Projects/blocks/display_7seg.v Line: 80
    Warning (13049): Converted tri-state buffer "value_control:Iref_control|num2seg:num2seg_Ibat|dec2hex:dec2hex_inst|o_seg[3]" feeding internal logic into a wire File: C:/FPGA/Projects/blocks/display_7seg.v Line: 80
    Warning (13049): Converted tri-state buffer "value_control:Iref_control|num2seg:num2seg_Ibat|dec2hex:dec2hex_inst|o_seg[4]" feeding internal logic into a wire File: C:/FPGA/Projects/blocks/display_7seg.v Line: 80
    Warning (13049): Converted tri-state buffer "value_control:Iref_control|num2seg:num2seg_Ibat|dec2hex:dec2hex_inst|o_seg[5]" feeding internal logic into a wire File: C:/FPGA/Projects/blocks/display_7seg.v Line: 80
    Warning (13049): Converted tri-state buffer "value_control:Iref_control|num2seg:num2seg_Ibat|dec2hex:dec2hex_inst|o_seg[6]" feeding internal logic into a wire File: C:/FPGA/Projects/blocks/display_7seg.v Line: 80
    Warning (13049): Converted tri-state buffer "value_control:Iref_control|num2seg:num2seg_Ibat|dec2hex:dec2hex_inst|o_seg[7]" feeding internal logic into a wire File: C:/FPGA/Projects/blocks/display_7seg.v Line: 80
    Warning (13049): Converted tri-state buffer "value_control:delta_control|num2seg:num2seg_Ibat|dec2hex:dec2hex_inst|o_seg[0]" feeding internal logic into a wire File: C:/FPGA/Projects/blocks/display_7seg.v Line: 80
    Warning (13049): Converted tri-state buffer "value_control:delta_control|num2seg:num2seg_Ibat|dec2hex:dec2hex_inst|o_seg[1]" feeding internal logic into a wire File: C:/FPGA/Projects/blocks/display_7seg.v Line: 80
    Warning (13049): Converted tri-state buffer "value_control:delta_control|num2seg:num2seg_Ibat|dec2hex:dec2hex_inst|o_seg[2]" feeding internal logic into a wire File: C:/FPGA/Projects/blocks/display_7seg.v Line: 80
    Warning (13049): Converted tri-state buffer "value_control:delta_control|num2seg:num2seg_Ibat|dec2hex:dec2hex_inst|o_seg[3]" feeding internal logic into a wire File: C:/FPGA/Projects/blocks/display_7seg.v Line: 80
    Warning (13049): Converted tri-state buffer "value_control:delta_control|num2seg:num2seg_Ibat|dec2hex:dec2hex_inst|o_seg[4]" feeding internal logic into a wire File: C:/FPGA/Projects/blocks/display_7seg.v Line: 80
    Warning (13049): Converted tri-state buffer "value_control:delta_control|num2seg:num2seg_Ibat|dec2hex:dec2hex_inst|o_seg[5]" feeding internal logic into a wire File: C:/FPGA/Projects/blocks/display_7seg.v Line: 80
    Warning (13049): Converted tri-state buffer "value_control:delta_control|num2seg:num2seg_Ibat|dec2hex:dec2hex_inst|o_seg[6]" feeding internal logic into a wire File: C:/FPGA/Projects/blocks/display_7seg.v Line: 80
    Warning (13049): Converted tri-state buffer "value_control:delta_control|num2seg:num2seg_Ibat|dec2hex:dec2hex_inst|o_seg[7]" feeding internal logic into a wire File: C:/FPGA/Projects/blocks/display_7seg.v Line: 80
    Warning (13049): Converted tri-state buffer "num2seg:num2seg_PHI|dec2hex:dec2hex_inst|o_seg[0]" feeding internal logic into a wire File: C:/FPGA/Projects/blocks/display_7seg.v Line: 80
    Warning (13049): Converted tri-state buffer "num2seg:num2seg_PHI|dec2hex:dec2hex_inst|o_seg[1]" feeding internal logic into a wire File: C:/FPGA/Projects/blocks/display_7seg.v Line: 80
    Warning (13049): Converted tri-state buffer "num2seg:num2seg_PHI|dec2hex:dec2hex_inst|o_seg[2]" feeding internal logic into a wire File: C:/FPGA/Projects/blocks/display_7seg.v Line: 80
    Warning (13049): Converted tri-state buffer "num2seg:num2seg_PHI|dec2hex:dec2hex_inst|o_seg[3]" feeding internal logic into a wire File: C:/FPGA/Projects/blocks/display_7seg.v Line: 80
    Warning (13049): Converted tri-state buffer "num2seg:num2seg_PHI|dec2hex:dec2hex_inst|o_seg[4]" feeding internal logic into a wire File: C:/FPGA/Projects/blocks/display_7seg.v Line: 80
    Warning (13049): Converted tri-state buffer "num2seg:num2seg_PHI|dec2hex:dec2hex_inst|o_seg[5]" feeding internal logic into a wire File: C:/FPGA/Projects/blocks/display_7seg.v Line: 80
    Warning (13049): Converted tri-state buffer "num2seg:num2seg_PHI|dec2hex:dec2hex_inst|o_seg[6]" feeding internal logic into a wire File: C:/FPGA/Projects/blocks/display_7seg.v Line: 80
    Warning (13049): Converted tri-state buffer "num2seg:num2seg_PHI|dec2hex:dec2hex_inst|o_seg[7]" feeding internal logic into a wire File: C:/FPGA/Projects/blocks/display_7seg.v Line: 80
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer hybrid_control_mixed:hybrid_control_mixed_inst|CLK_jump_OR~0 File: C:/FPGA/Projects/blocks/hybrid_control_mixed.v Line: 66
Info (278001): Inferred 9 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult0" File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 382
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "sensing_Ibat:sensing_Ibat_inst|Mult0" File: C:/FPGA/Projects/blocks/rectifier_sensing.v Line: 43
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "sensing_Vbat:sensing_Vbat_inst|Mult0" File: C:/FPGA/Projects/blocks/rectifier_sensing.v Line: 96
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "hybrid_control_mixed:hybrid_control_mixed_inst|Mult0" File: C:/FPGA/Projects/blocks/hybrid_control_mixed.v Line: 173
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "hybrid_control_mixed:hybrid_control_mixed_inst|Mult2" File: C:/FPGA/Projects/blocks/hybrid_control_mixed.v Line: 177
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "hybrid_control_mixed:hybrid_control_mixed_inst|Mult1" File: C:/FPGA/Projects/blocks/hybrid_control_mixed.v Line: 174
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "hybrid_control_mixed:hybrid_control_mixed_inst|Mult3" File: C:/FPGA/Projects/blocks/hybrid_control_mixed.v Line: 177
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "hybrid_control_mixed:hybrid_control_mixed_inst|Mult4" File: C:/FPGA/Projects/blocks/hybrid_control_mixed.v Line: 178
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "hybrid_control_mixed:hybrid_control_mixed_inst|Mult5" File: C:/FPGA/Projects/blocks/hybrid_control_mixed.v Line: 178
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult0" File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 382
Info (12133): Instantiated megafunction "lpm_mult:Mult0" with the following parameter: File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 382
    Info (12134): Parameter "LPM_WIDTHA" = "7"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "14"
    Info (12134): Parameter "LPM_WIDTHR" = "14"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/fpga/21.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/fpga/21.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/fpga/21.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_hdh.tdf
    Info (12023): Found entity 1: add_sub_hdh File: C:/FPGA/Projects/HybridControl_theta_phi_CL/db/add_sub_hdh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/fpga/21.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "sensing_Ibat:sensing_Ibat_inst|lpm_mult:Mult0" File: C:/FPGA/Projects/blocks/rectifier_sensing.v Line: 43
Info (12133): Instantiated megafunction "sensing_Ibat:sensing_Ibat_inst|lpm_mult:Mult0" with the following parameter: File: C:/FPGA/Projects/blocks/rectifier_sensing.v Line: 43
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "16"
    Info (12134): Parameter "LPM_WIDTHR" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "sensing_Ibat:sensing_Ibat_inst|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "sensing_Ibat:sensing_Ibat_inst|lpm_mult:Mult0" File: c:/fpga/21.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "sensing_Ibat:sensing_Ibat_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "sensing_Ibat:sensing_Ibat_inst|lpm_mult:Mult0" File: c:/fpga/21.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "sensing_Ibat:sensing_Ibat_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "sensing_Ibat:sensing_Ibat_inst|lpm_mult:Mult0" File: c:/fpga/21.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_idh.tdf
    Info (12023): Found entity 1: add_sub_idh File: C:/FPGA/Projects/HybridControl_theta_phi_CL/db/add_sub_idh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "sensing_Ibat:sensing_Ibat_inst|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "sensing_Ibat:sensing_Ibat_inst|lpm_mult:Mult0" File: c:/fpga/21.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "sensing_Vbat:sensing_Vbat_inst|lpm_mult:Mult0" File: C:/FPGA/Projects/blocks/rectifier_sensing.v Line: 96
Info (12133): Instantiated megafunction "sensing_Vbat:sensing_Vbat_inst|lpm_mult:Mult0" with the following parameter: File: C:/FPGA/Projects/blocks/rectifier_sensing.v Line: 96
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "4"
    Info (12134): Parameter "LPM_WIDTHP" = "12"
    Info (12134): Parameter "LPM_WIDTHR" = "12"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "sensing_Vbat:sensing_Vbat_inst|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "sensing_Vbat:sensing_Vbat_inst|lpm_mult:Mult0" File: c:/fpga/21.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "sensing_Vbat:sensing_Vbat_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "sensing_Vbat:sensing_Vbat_inst|lpm_mult:Mult0" File: c:/fpga/21.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "sensing_Vbat:sensing_Vbat_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "sensing_Vbat:sensing_Vbat_inst|lpm_mult:Mult0" File: c:/fpga/21.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7ch.tdf
    Info (12023): Found entity 1: add_sub_7ch File: C:/FPGA/Projects/HybridControl_theta_phi_CL/db/add_sub_7ch.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "sensing_Vbat:sensing_Vbat_inst|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "sensing_Vbat:sensing_Vbat_inst|lpm_mult:Mult0" File: c:/fpga/21.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "hybrid_control_mixed:hybrid_control_mixed_inst|lpm_mult:Mult0" File: C:/FPGA/Projects/blocks/hybrid_control_mixed.v Line: 173
Info (12133): Instantiated megafunction "hybrid_control_mixed:hybrid_control_mixed_inst|lpm_mult:Mult0" with the following parameter: File: C:/FPGA/Projects/blocks/hybrid_control_mixed.v Line: 173
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "14"
    Info (12134): Parameter "LPM_WIDTHP" = "22"
    Info (12134): Parameter "LPM_WIDTHR" = "22"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "hybrid_control_mixed:hybrid_control_mixed_inst|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "hybrid_control_mixed:hybrid_control_mixed_inst|lpm_mult:Mult0" File: c:/fpga/21.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "hybrid_control_mixed:hybrid_control_mixed_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "hybrid_control_mixed:hybrid_control_mixed_inst|lpm_mult:Mult0" File: c:/fpga/21.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "hybrid_control_mixed:hybrid_control_mixed_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "hybrid_control_mixed:hybrid_control_mixed_inst|lpm_mult:Mult0" File: c:/fpga/21.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_9hh.tdf
    Info (12023): Found entity 1: add_sub_9hh File: C:/FPGA/Projects/HybridControl_theta_phi_CL/db/add_sub_9hh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "hybrid_control_mixed:hybrid_control_mixed_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "hybrid_control_mixed:hybrid_control_mixed_inst|lpm_mult:Mult0" File: c:/fpga/21.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_f6h.tdf
    Info (12023): Found entity 1: add_sub_f6h File: C:/FPGA/Projects/HybridControl_theta_phi_CL/db/add_sub_f6h.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "hybrid_control_mixed:hybrid_control_mixed_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "hybrid_control_mixed:hybrid_control_mixed_inst|lpm_mult:Mult0" File: c:/fpga/21.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "hybrid_control_mixed:hybrid_control_mixed_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "hybrid_control_mixed:hybrid_control_mixed_inst|lpm_mult:Mult0" File: c:/fpga/21.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_dhh.tdf
    Info (12023): Found entity 1: add_sub_dhh File: C:/FPGA/Projects/HybridControl_theta_phi_CL/db/add_sub_dhh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "hybrid_control_mixed:hybrid_control_mixed_inst|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "hybrid_control_mixed:hybrid_control_mixed_inst|lpm_mult:Mult0" File: c:/fpga/21.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "hybrid_control_mixed:hybrid_control_mixed_inst|lpm_mult:Mult2" File: C:/FPGA/Projects/blocks/hybrid_control_mixed.v Line: 177
Info (12133): Instantiated megafunction "hybrid_control_mixed:hybrid_control_mixed_inst|lpm_mult:Mult2" with the following parameter: File: C:/FPGA/Projects/blocks/hybrid_control_mixed.v Line: 177
    Info (12134): Parameter "LPM_WIDTHA" = "22"
    Info (12134): Parameter "LPM_WIDTHB" = "11"
    Info (12134): Parameter "LPM_WIDTHP" = "33"
    Info (12134): Parameter "LPM_WIDTHR" = "33"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_q2t.tdf
    Info (12023): Found entity 1: mult_q2t File: C:/FPGA/Projects/HybridControl_theta_phi_CL/db/mult_q2t.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "hybrid_control_mixed:hybrid_control_mixed_inst|lpm_mult:Mult1" File: C:/FPGA/Projects/blocks/hybrid_control_mixed.v Line: 174
Info (12133): Instantiated megafunction "hybrid_control_mixed:hybrid_control_mixed_inst|lpm_mult:Mult1" with the following parameter: File: C:/FPGA/Projects/blocks/hybrid_control_mixed.v Line: 174
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "14"
    Info (12134): Parameter "LPM_WIDTHP" = "22"
    Info (12134): Parameter "LPM_WIDTHR" = "22"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12130): Elaborated megafunction instantiation "hybrid_control_mixed:hybrid_control_mixed_inst|lpm_mult:Mult4" File: C:/FPGA/Projects/blocks/hybrid_control_mixed.v Line: 178
Info (12133): Instantiated megafunction "hybrid_control_mixed:hybrid_control_mixed_inst|lpm_mult:Mult4" with the following parameter: File: C:/FPGA/Projects/blocks/hybrid_control_mixed.v Line: 178
    Info (12134): Parameter "LPM_WIDTHA" = "22"
    Info (12134): Parameter "LPM_WIDTHB" = "11"
    Info (12134): Parameter "LPM_WIDTHP" = "33"
    Info (12134): Parameter "LPM_WIDTHR" = "33"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Warning (12241): 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "FPGA_CLK_A_N" and its non-tri-state driver. File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 66
    Warning (13035): Inserted always-enabled tri-state buffer between "FPGA_CLK_A_P" and its non-tri-state driver. File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 67
    Warning (13035): Inserted always-enabled tri-state buffer between "FPGA_CLK_B_N" and its non-tri-state driver. File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 68
    Warning (13035): Inserted always-enabled tri-state buffer between "FPGA_CLK_B_P" and its non-tri-state driver. File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 69
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "AD_SCLK" is fed by VCC File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 60
    Warning (13033): The pin "AD_SDIO" is fed by GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 61
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "AD_SCLK~synth" File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 60
    Warning (13010): Node "FPGA_CLK_A_N~synth" File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 66
    Warning (13010): Node "FPGA_CLK_A_P~synth" File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 67
    Warning (13010): Node "FPGA_CLK_B_N~synth" File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 68
    Warning (13010): Node "FPGA_CLK_B_P~synth" File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 69
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DA[3]" is stuck at GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 56
    Warning (13410): Pin "DA[4]" is stuck at GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 56
    Warning (13410): Pin "DA[5]" is stuck at GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 56
    Warning (13410): Pin "DA[6]" is stuck at GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 56
    Warning (13410): Pin "DA[9]" is stuck at GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 56
    Warning (13410): Pin "DA[10]" is stuck at GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 56
    Warning (13410): Pin "DA[11]" is stuck at GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 56
    Warning (13410): Pin "DA[12]" is stuck at GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 56
    Warning (13410): Pin "DA[13]" is stuck at GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 56
    Warning (13410): Pin "ADA_OE" is stuck at GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 62
    Warning (13410): Pin "ADA_SPI_CS" is stuck at VCC File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 63
    Warning (13410): Pin "ADB_OE" is stuck at GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 64
    Warning (13410): Pin "ADB_SPI_CS" is stuck at VCC File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 65
    Warning (13410): Pin "EX[7]" is stuck at GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 86
    Warning (13410): Pin "EX[8]" is stuck at GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 86
    Warning (13410): Pin "LED[0]" is stuck at VCC File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 91
    Warning (13410): Pin "LED[1]" is stuck at VCC File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 91
    Warning (13410): Pin "LED[2]" is stuck at VCC File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 91
    Warning (13410): Pin "LED[3]" is stuck at VCC File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 91
    Warning (13410): Pin "LED[4]" is stuck at VCC File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 91
    Warning (13410): Pin "LED[5]" is stuck at VCC File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 91
    Warning (13410): Pin "LED[6]" is stuck at VCC File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 91
    Warning (13410): Pin "LED[7]" is stuck at VCC File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 91
    Warning (13410): Pin "SEG0[7]" is stuck at VCC File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 92
    Warning (13410): Pin "GPIO0[0]" is stuck at GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 95
    Warning (13410): Pin "GPIO0[1]" is stuck at GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 95
    Warning (13410): Pin "GPIO0[2]" is stuck at GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 95
    Warning (13410): Pin "GPIO0[3]" is stuck at GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 95
    Warning (13410): Pin "GPIO0[4]" is stuck at GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 95
    Warning (13410): Pin "GPIO0[5]" is stuck at GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 95
    Warning (13410): Pin "GPIO0[6]" is stuck at GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 95
    Warning (13410): Pin "GPIO0[7]" is stuck at GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 95
    Warning (13410): Pin "GPIO0[8]" is stuck at GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 95
    Warning (13410): Pin "GPIO0[9]" is stuck at GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 95
    Warning (13410): Pin "GPIO0[11]" is stuck at GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 95
    Warning (13410): Pin "GPIO0[13]" is stuck at GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 95
    Warning (13410): Pin "GPIO0[15]" is stuck at GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 95
    Warning (13410): Pin "GPIO0[17]" is stuck at GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 95
    Warning (13410): Pin "GPIO0[19]" is stuck at GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 95
    Warning (13410): Pin "GPIO0[21]" is stuck at GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 95
    Warning (13410): Pin "GPIO0[23]" is stuck at GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 95
    Warning (13410): Pin "GPIO0[25]" is stuck at GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 95
    Warning (13410): Pin "GPIO0[26]" is stuck at GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 95
    Warning (13410): Pin "GPIO0[27]" is stuck at GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 95
    Warning (13410): Pin "GPIO0[28]" is stuck at GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 95
    Warning (13410): Pin "GPIO0[29]" is stuck at GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 95
    Warning (13410): Pin "GPIO0[30]" is stuck at GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 95
    Warning (13410): Pin "GPIO0[31]" is stuck at GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 95
    Warning (13410): Pin "GPIO0[32]" is stuck at GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 95
    Warning (13410): Pin "GPIO0[33]" is stuck at GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 95
    Warning (13410): Pin "GPIO0[34]" is stuck at GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 95
    Warning (13410): Pin "GPIO0[35]" is stuck at GND File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 95
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register hybrid_control_mixed:hybrid_control_mixed_inst|counter[1] will power up to High File: C:/FPGA/Projects/blocks/hybrid_control_mixed.v Line: 167
Info (17049): 15 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/FPGA/Projects/HybridControl_theta_phi_CL/output_files/TOP_HybridControl_theta_phi_CL.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15897): PLL "PLL_theta_phi_OL:PLL_inst|altpll:altpll_component|PLL_altpll:auto_generated|pll1" has parameter compensate_clock set to clock0 but port CLK[0] is not connected File: C:/FPGA/Projects/HybridControl_theta_phi_CL/db/pll_altpll.v Line: 44
Warning (15899): PLL "PLL_theta_phi_OL:PLL_inst|altpll:altpll_component|PLL_altpll:auto_generated|pll1" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected File: C:/FPGA/Projects/HybridControl_theta_phi_CL/db/pll_altpll.v Line: 44
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADA_OR" File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 58
    Warning (15610): No output dependent on input pin "ADB_OR" File: C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v Line: 59
Info (21057): Implemented 2723 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 68 input pins
    Info (21059): Implemented 111 output pins
    Info (21060): Implemented 6 bidirectional pins
    Info (21061): Implemented 2521 logic cells
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 16 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 215 warnings
    Info: Peak virtual memory: 4943 megabytes
    Info: Processing ended: Tue May 14 13:03:57 2024
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:32


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/FPGA/Projects/HybridControl_theta_phi_CL/output_files/TOP_HybridControl_theta_phi_CL.map.smsg.


