GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\Armin\Desktop\Isam_slova_konacno\fpga_project\src\ascii_table_cpp_generated.v'
Analyzing Verilog file 'C:\Users\Armin\Desktop\Isam_slova_konacno\fpga_project\src\gowin_prom\gowin_prom_ascii.v'
Analyzing Verilog file 'C:\Users\Armin\Desktop\Isam_slova_konacno\fpga_project\src\gowin_rpll\gowin_rpll.v'
Analyzing Verilog file 'C:\Users\Armin\Desktop\Isam_slova_konacno\fpga_project\src\top.v'
Analyzing Verilog file 'C:\Users\Armin\Desktop\Isam_slova_konacno\fpga_project\src\rom_0.v'
Compiling module 'TOP'("C:\Users\Armin\Desktop\Isam_slova_konacno\fpga_project\src\top.v":1)
Compiling module 'Gowin_rPLL'("C:\Users\Armin\Desktop\Isam_slova_konacno\fpga_project\src\gowin_rpll\gowin_rpll.v":10)
Compiling module 'ascii_table_cpp_generated'("C:\Users\Armin\Desktop\Isam_slova_konacno\fpga_project\src\ascii_table_cpp_generated.v":1)
Compiling module 'Gowin_pROM_ascii'("C:\Users\Armin\Desktop\Isam_slova_konacno\fpga_project\src\gowin_prom\gowin_prom_ascii.v":10)
WARN  (EX3670) : Actual bit length 17 differs from formal bit length 11 for port 'ad'("C:\Users\Armin\Desktop\Isam_slova_konacno\fpga_project\src\ascii_table_cpp_generated.v":49)
Compiling module 'rom_0'("C:\Users\Armin\Desktop\Isam_slova_konacno\fpga_project\src\rom_0.v":1)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 12("C:\Users\Armin\Desktop\Isam_slova_konacno\fpga_project\src\ascii_table_cpp_generated.v":100)
NOTE  (EX0101) : Current top module is "TOP"
[5%] Running netlist conversion ...
WARN  (CV0016) : Input Reset_Button is unused("C:\Users\Armin\Desktop\Isam_slova_konacno\fpga_project\src\top.v":3)
WARN  (CV0016) : Input User_Button is unused("C:\Users\Armin\Desktop\Isam_slova_konacno\fpga_project\src\top.v":4)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\Armin\Desktop\Isam_slova_konacno\fpga_project\impl\gwsynthesis\fpga_project.vg" completed
[100%] Generate report file "C:\Users\Armin\Desktop\Isam_slova_konacno\fpga_project\impl\gwsynthesis\fpga_project_syn.rpt.html" completed
GowinSynthesis finish
