{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743108140192 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743108140196 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 27 21:42:04 2025 " "Processing started: Thu Mar 27 21:42:04 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743108140196 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743108140196 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cic -c cic " "Command: quartus_map --read_settings_files=on --write_settings_files=off cic -c cic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743108140196 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1743108140745 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1743108140745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/master_1/pds-practicas/practica3/p3/src/cic_wrp.sv 1 1 " "Found 1 design units, including 1 entities, in source file /master_1/pds-practicas/practica3/p3/src/cic_wrp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cic_wrp " "Found entity 1: cic_wrp" {  } { { "../src/cic_wrp.sv" "" { Text "W:/MASTER_1/PDS-Practicas/Practica3/P3/src/cic_wrp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743108151397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743108151397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/master_1/pds-practicas/practica3/p3/src/cic_pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /master_1/pds-practicas/practica3/p3/src/cic_pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cic_pc " "Found entity 1: cic_pc" {  } { { "../src/cic_pc.sv" "" { Text "W:/MASTER_1/PDS-Practicas/Practica3/P3/src/cic_pc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743108151422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743108151422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/master_1/pds-practicas/practica3/p3/src/cic_int.sv 1 1 " "Found 1 design units, including 1 entities, in source file /master_1/pds-practicas/practica3/p3/src/cic_int.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cic_int " "Found entity 1: cic_int" {  } { { "../src/cic_int.sv" "" { Text "W:/MASTER_1/PDS-Practicas/Practica3/P3/src/cic_int.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743108151444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743108151444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/master_1/pds-practicas/practica3/p3/src/cic_expander.sv 1 1 " "Found 1 design units, including 1 entities, in source file /master_1/pds-practicas/practica3/p3/src/cic_expander.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cic_expander " "Found entity 1: cic_expander" {  } { { "../src/cic_expander.sv" "" { Text "W:/MASTER_1/PDS-Practicas/Practica3/P3/src/cic_expander.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743108151458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743108151458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/master_1/pds-practicas/practica3/p3/src/cic_comb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /master_1/pds-practicas/practica3/p3/src/cic_comb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cic_comb " "Found entity 1: cic_comb" {  } { { "../src/cic_comb.sv" "" { Text "W:/MASTER_1/PDS-Practicas/Practica3/P3/src/cic_comb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743108151478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743108151478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/master_1/pds-practicas/practica3/p3/src/cic.sv 1 1 " "Found 1 design units, including 1 entities, in source file /master_1/pds-practicas/practica3/p3/src/cic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cic " "Found entity 1: cic" {  } { { "../src/cic.sv" "" { Text "W:/MASTER_1/PDS-Practicas/Practica3/P3/src/cic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743108151498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743108151498 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "XX cic_wrp.sv(47) " "Verilog HDL error at cic_wrp.sv(47): object \"XX\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../src/cic_wrp.sv" "" { Text "W:/MASTER_1/PDS-Practicas/Practica3/P3/src/cic_wrp.sv" 47 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1743108151499 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "601 " "Peak virtual memory: 601 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743108151741 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 27 21:42:31 2025 " "Processing ended: Thu Mar 27 21:42:31 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743108151741 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743108151741 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743108151741 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1743108151741 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1743108152775 ""}
