Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Dec  3 02:29:16 2020
| Host         : LAPTOP-AHOKB06N running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.366        0.000                      0                 1108        0.138        0.000                      0                 1108        4.500        0.000                       0                   418  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.366        0.000                      0                 1108        0.138        0.000                      0                 1108        4.500        0.000                       0                   418  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.366ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 game/controlUnit/FSM_sequential_M_full_fsm_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/controlUnit/FSM_sequential_M_full_fsm_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.404ns  (logic 3.159ns (33.591%)  route 6.245ns (66.409%))
  Logic Levels:           11  (CARRY4=3 LUT3=2 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.559     5.143    game/controlUnit/clk_IBUF_BUFG
    SLICE_X57Y96         FDRE                                         r  game/controlUnit/FSM_sequential_M_full_fsm_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y96         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  game/controlUnit/FSM_sequential_M_full_fsm_q_reg[2]/Q
                         net (fo=87, routed)          1.293     6.892    game/controlUnit/FSM_sequential_M_full_fsm_q_reg[4]_0[2]
    SLICE_X58Y97         LUT5 (Prop_lut5_I2_O)        0.152     7.044 r  game/controlUnit/M_registers_q[142]_i_27/O
                         net (fo=19, routed)          1.107     8.151    game/regfiles/M_regfiles_read_address_b[1]
    SLICE_X49Y94         MUXF7 (Prop_muxf7_S_O)       0.484     8.635 r  game/regfiles/M_registers_q_reg[133]_i_4/O
                         net (fo=1, routed)           0.505     9.140    game/controlUnit/M_regfiles_out_b[2]
    SLICE_X54Y95         LUT6 (Prop_lut6_I0_O)        0.299     9.439 r  game/controlUnit/M_registers_q[133]_i_3/O
                         net (fo=2, routed)           0.443     9.881    game/controlUnit/M_registers_q[133]_i_3_n_0
    SLICE_X56Y95         LUT3 (Prop_lut3_I0_O)        0.124    10.005 r  game/controlUnit/M_registers_q[135]_i_11/O
                         net (fo=1, routed)           0.000    10.005    game/controlUnit/M_registers_q[135]_i_11_n_0
    SLICE_X56Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.538 r  game/controlUnit/M_registers_q_reg[135]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.538    game/controlUnit/M_registers_q_reg[135]_i_2_n_0
    SLICE_X56Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.655 r  game/controlUnit/M_registers_q_reg[139]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.655    game/controlUnit/M_registers_q_reg[139]_i_2_n_0
    SLICE_X56Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.970 f  game/controlUnit/M_registers_q_reg[142]_i_3/O[3]
                         net (fo=3, routed)           0.646    11.616    game/controlUnit/M_registers_q_reg[142]_i_3_n_4
    SLICE_X57Y97         LUT4 (Prop_lut4_I0_O)        0.307    11.923 r  game/controlUnit/M_registers_q[128]_i_15/O
                         net (fo=1, routed)           0.645    12.568    game/controlUnit/M_registers_q[128]_i_15_n_0
    SLICE_X57Y96         LUT5 (Prop_lut5_I1_O)        0.124    12.692 r  game/controlUnit/M_registers_q[128]_i_6/O
                         net (fo=9, routed)           0.601    13.293    game/controlUnit/M_registers_q[128]_i_6_n_0
    SLICE_X57Y95         LUT3 (Prop_lut3_I0_O)        0.124    13.417 f  game/controlUnit/FSM_sequential_M_full_fsm_q[4]_i_7/O
                         net (fo=1, routed)           0.402    13.820    game/controlUnit/randomGenerator/random_number/FSM_sequential_M_full_fsm_q_reg[0]_3
    SLICE_X57Y95         LUT6 (Prop_lut6_I4_O)        0.124    13.944 r  game/controlUnit/randomGenerator/random_number/FSM_sequential_M_full_fsm_q[4]_i_1/O
                         net (fo=5, routed)           0.603    14.547    game/controlUnit/randomGenerator_n_0
    SLICE_X56Y95         FDRE                                         r  game/controlUnit/FSM_sequential_M_full_fsm_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.443    14.847    game/controlUnit/clk_IBUF_BUFG
    SLICE_X56Y95         FDRE                                         r  game/controlUnit/FSM_sequential_M_full_fsm_q_reg[4]/C
                         clock pessimism              0.271    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X56Y95         FDRE (Setup_fdre_C_CE)      -0.169    14.914    game/controlUnit/FSM_sequential_M_full_fsm_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.914    
                         arrival time                         -14.547    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.417ns  (required time - arrival time)
  Source:                 game/controlUnit/FSM_sequential_M_full_fsm_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/controlUnit/FSM_sequential_M_full_fsm_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.304ns  (logic 3.159ns (33.954%)  route 6.145ns (66.046%))
  Logic Levels:           11  (CARRY4=3 LUT3=2 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.559     5.143    game/controlUnit/clk_IBUF_BUFG
    SLICE_X57Y96         FDRE                                         r  game/controlUnit/FSM_sequential_M_full_fsm_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y96         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  game/controlUnit/FSM_sequential_M_full_fsm_q_reg[2]/Q
                         net (fo=87, routed)          1.293     6.892    game/controlUnit/FSM_sequential_M_full_fsm_q_reg[4]_0[2]
    SLICE_X58Y97         LUT5 (Prop_lut5_I2_O)        0.152     7.044 r  game/controlUnit/M_registers_q[142]_i_27/O
                         net (fo=19, routed)          1.107     8.151    game/regfiles/M_regfiles_read_address_b[1]
    SLICE_X49Y94         MUXF7 (Prop_muxf7_S_O)       0.484     8.635 r  game/regfiles/M_registers_q_reg[133]_i_4/O
                         net (fo=1, routed)           0.505     9.140    game/controlUnit/M_regfiles_out_b[2]
    SLICE_X54Y95         LUT6 (Prop_lut6_I0_O)        0.299     9.439 r  game/controlUnit/M_registers_q[133]_i_3/O
                         net (fo=2, routed)           0.443     9.881    game/controlUnit/M_registers_q[133]_i_3_n_0
    SLICE_X56Y95         LUT3 (Prop_lut3_I0_O)        0.124    10.005 r  game/controlUnit/M_registers_q[135]_i_11/O
                         net (fo=1, routed)           0.000    10.005    game/controlUnit/M_registers_q[135]_i_11_n_0
    SLICE_X56Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.538 r  game/controlUnit/M_registers_q_reg[135]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.538    game/controlUnit/M_registers_q_reg[135]_i_2_n_0
    SLICE_X56Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.655 r  game/controlUnit/M_registers_q_reg[139]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.655    game/controlUnit/M_registers_q_reg[139]_i_2_n_0
    SLICE_X56Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.970 f  game/controlUnit/M_registers_q_reg[142]_i_3/O[3]
                         net (fo=3, routed)           0.646    11.616    game/controlUnit/M_registers_q_reg[142]_i_3_n_4
    SLICE_X57Y97         LUT4 (Prop_lut4_I0_O)        0.307    11.923 r  game/controlUnit/M_registers_q[128]_i_15/O
                         net (fo=1, routed)           0.645    12.568    game/controlUnit/M_registers_q[128]_i_15_n_0
    SLICE_X57Y96         LUT5 (Prop_lut5_I1_O)        0.124    12.692 r  game/controlUnit/M_registers_q[128]_i_6/O
                         net (fo=9, routed)           0.601    13.293    game/controlUnit/M_registers_q[128]_i_6_n_0
    SLICE_X57Y95         LUT3 (Prop_lut3_I0_O)        0.124    13.417 f  game/controlUnit/FSM_sequential_M_full_fsm_q[4]_i_7/O
                         net (fo=1, routed)           0.402    13.820    game/controlUnit/randomGenerator/random_number/FSM_sequential_M_full_fsm_q_reg[0]_3
    SLICE_X57Y95         LUT6 (Prop_lut6_I4_O)        0.124    13.944 r  game/controlUnit/randomGenerator/random_number/FSM_sequential_M_full_fsm_q[4]_i_1/O
                         net (fo=5, routed)           0.503    14.447    game/controlUnit/randomGenerator_n_0
    SLICE_X55Y96         FDRE                                         r  game/controlUnit/FSM_sequential_M_full_fsm_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.442    14.846    game/controlUnit/clk_IBUF_BUFG
    SLICE_X55Y96         FDRE                                         r  game/controlUnit/FSM_sequential_M_full_fsm_q_reg[1]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X55Y96         FDRE (Setup_fdre_C_CE)      -0.205    14.864    game/controlUnit/FSM_sequential_M_full_fsm_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                         -14.447    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.520ns  (required time - arrival time)
  Source:                 game/controlUnit/FSM_sequential_M_full_fsm_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/controlUnit/FSM_sequential_M_full_fsm_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.215ns  (logic 3.159ns (34.281%)  route 6.056ns (65.719%))
  Logic Levels:           11  (CARRY4=3 LUT3=2 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.559     5.143    game/controlUnit/clk_IBUF_BUFG
    SLICE_X57Y96         FDRE                                         r  game/controlUnit/FSM_sequential_M_full_fsm_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y96         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  game/controlUnit/FSM_sequential_M_full_fsm_q_reg[2]/Q
                         net (fo=87, routed)          1.293     6.892    game/controlUnit/FSM_sequential_M_full_fsm_q_reg[4]_0[2]
    SLICE_X58Y97         LUT5 (Prop_lut5_I2_O)        0.152     7.044 r  game/controlUnit/M_registers_q[142]_i_27/O
                         net (fo=19, routed)          1.107     8.151    game/regfiles/M_regfiles_read_address_b[1]
    SLICE_X49Y94         MUXF7 (Prop_muxf7_S_O)       0.484     8.635 r  game/regfiles/M_registers_q_reg[133]_i_4/O
                         net (fo=1, routed)           0.505     9.140    game/controlUnit/M_regfiles_out_b[2]
    SLICE_X54Y95         LUT6 (Prop_lut6_I0_O)        0.299     9.439 r  game/controlUnit/M_registers_q[133]_i_3/O
                         net (fo=2, routed)           0.443     9.881    game/controlUnit/M_registers_q[133]_i_3_n_0
    SLICE_X56Y95         LUT3 (Prop_lut3_I0_O)        0.124    10.005 r  game/controlUnit/M_registers_q[135]_i_11/O
                         net (fo=1, routed)           0.000    10.005    game/controlUnit/M_registers_q[135]_i_11_n_0
    SLICE_X56Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.538 r  game/controlUnit/M_registers_q_reg[135]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.538    game/controlUnit/M_registers_q_reg[135]_i_2_n_0
    SLICE_X56Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.655 r  game/controlUnit/M_registers_q_reg[139]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.655    game/controlUnit/M_registers_q_reg[139]_i_2_n_0
    SLICE_X56Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.970 f  game/controlUnit/M_registers_q_reg[142]_i_3/O[3]
                         net (fo=3, routed)           0.646    11.616    game/controlUnit/M_registers_q_reg[142]_i_3_n_4
    SLICE_X57Y97         LUT4 (Prop_lut4_I0_O)        0.307    11.923 r  game/controlUnit/M_registers_q[128]_i_15/O
                         net (fo=1, routed)           0.645    12.568    game/controlUnit/M_registers_q[128]_i_15_n_0
    SLICE_X57Y96         LUT5 (Prop_lut5_I1_O)        0.124    12.692 r  game/controlUnit/M_registers_q[128]_i_6/O
                         net (fo=9, routed)           0.601    13.293    game/controlUnit/M_registers_q[128]_i_6_n_0
    SLICE_X57Y95         LUT3 (Prop_lut3_I0_O)        0.124    13.417 f  game/controlUnit/FSM_sequential_M_full_fsm_q[4]_i_7/O
                         net (fo=1, routed)           0.402    13.820    game/controlUnit/randomGenerator/random_number/FSM_sequential_M_full_fsm_q_reg[0]_3
    SLICE_X57Y95         LUT6 (Prop_lut6_I4_O)        0.124    13.944 r  game/controlUnit/randomGenerator/random_number/FSM_sequential_M_full_fsm_q[4]_i_1/O
                         net (fo=5, routed)           0.414    14.358    game/controlUnit/randomGenerator_n_0
    SLICE_X57Y95         FDRE                                         r  game/controlUnit/FSM_sequential_M_full_fsm_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.443    14.847    game/controlUnit/clk_IBUF_BUFG
    SLICE_X57Y95         FDRE                                         r  game/controlUnit/FSM_sequential_M_full_fsm_q_reg[0]/C
                         clock pessimism              0.271    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X57Y95         FDRE (Setup_fdre_C_CE)      -0.205    14.878    game/controlUnit/FSM_sequential_M_full_fsm_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                         -14.358    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.605ns  (required time - arrival time)
  Source:                 game/controlUnit/FSM_sequential_M_full_fsm_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/controlUnit/FSM_sequential_M_full_fsm_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.154ns  (logic 3.159ns (34.508%)  route 5.995ns (65.492%))
  Logic Levels:           11  (CARRY4=3 LUT3=2 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.559     5.143    game/controlUnit/clk_IBUF_BUFG
    SLICE_X57Y96         FDRE                                         r  game/controlUnit/FSM_sequential_M_full_fsm_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y96         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  game/controlUnit/FSM_sequential_M_full_fsm_q_reg[2]/Q
                         net (fo=87, routed)          1.293     6.892    game/controlUnit/FSM_sequential_M_full_fsm_q_reg[4]_0[2]
    SLICE_X58Y97         LUT5 (Prop_lut5_I2_O)        0.152     7.044 r  game/controlUnit/M_registers_q[142]_i_27/O
                         net (fo=19, routed)          1.107     8.151    game/regfiles/M_regfiles_read_address_b[1]
    SLICE_X49Y94         MUXF7 (Prop_muxf7_S_O)       0.484     8.635 r  game/regfiles/M_registers_q_reg[133]_i_4/O
                         net (fo=1, routed)           0.505     9.140    game/controlUnit/M_regfiles_out_b[2]
    SLICE_X54Y95         LUT6 (Prop_lut6_I0_O)        0.299     9.439 r  game/controlUnit/M_registers_q[133]_i_3/O
                         net (fo=2, routed)           0.443     9.881    game/controlUnit/M_registers_q[133]_i_3_n_0
    SLICE_X56Y95         LUT3 (Prop_lut3_I0_O)        0.124    10.005 r  game/controlUnit/M_registers_q[135]_i_11/O
                         net (fo=1, routed)           0.000    10.005    game/controlUnit/M_registers_q[135]_i_11_n_0
    SLICE_X56Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.538 r  game/controlUnit/M_registers_q_reg[135]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.538    game/controlUnit/M_registers_q_reg[135]_i_2_n_0
    SLICE_X56Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.655 r  game/controlUnit/M_registers_q_reg[139]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.655    game/controlUnit/M_registers_q_reg[139]_i_2_n_0
    SLICE_X56Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.970 f  game/controlUnit/M_registers_q_reg[142]_i_3/O[3]
                         net (fo=3, routed)           0.646    11.616    game/controlUnit/M_registers_q_reg[142]_i_3_n_4
    SLICE_X57Y97         LUT4 (Prop_lut4_I0_O)        0.307    11.923 r  game/controlUnit/M_registers_q[128]_i_15/O
                         net (fo=1, routed)           0.645    12.568    game/controlUnit/M_registers_q[128]_i_15_n_0
    SLICE_X57Y96         LUT5 (Prop_lut5_I1_O)        0.124    12.692 r  game/controlUnit/M_registers_q[128]_i_6/O
                         net (fo=9, routed)           0.601    13.293    game/controlUnit/M_registers_q[128]_i_6_n_0
    SLICE_X57Y95         LUT3 (Prop_lut3_I0_O)        0.124    13.417 f  game/controlUnit/FSM_sequential_M_full_fsm_q[4]_i_7/O
                         net (fo=1, routed)           0.402    13.820    game/controlUnit/randomGenerator/random_number/FSM_sequential_M_full_fsm_q_reg[0]_3
    SLICE_X57Y95         LUT6 (Prop_lut6_I4_O)        0.124    13.944 r  game/controlUnit/randomGenerator/random_number/FSM_sequential_M_full_fsm_q[4]_i_1/O
                         net (fo=5, routed)           0.354    14.297    game/controlUnit/randomGenerator_n_0
    SLICE_X57Y96         FDRE                                         r  game/controlUnit/FSM_sequential_M_full_fsm_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.443    14.847    game/controlUnit/clk_IBUF_BUFG
    SLICE_X57Y96         FDRE                                         r  game/controlUnit/FSM_sequential_M_full_fsm_q_reg[2]/C
                         clock pessimism              0.296    15.143    
                         clock uncertainty           -0.035    15.108    
    SLICE_X57Y96         FDRE (Setup_fdre_C_CE)      -0.205    14.903    game/controlUnit/FSM_sequential_M_full_fsm_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.903    
                         arrival time                         -14.297    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (required time - arrival time)
  Source:                 game/controlUnit/FSM_sequential_M_full_fsm_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/controlUnit/FSM_sequential_M_full_fsm_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.154ns  (logic 3.159ns (34.508%)  route 5.995ns (65.492%))
  Logic Levels:           11  (CARRY4=3 LUT3=2 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.559     5.143    game/controlUnit/clk_IBUF_BUFG
    SLICE_X57Y96         FDRE                                         r  game/controlUnit/FSM_sequential_M_full_fsm_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y96         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  game/controlUnit/FSM_sequential_M_full_fsm_q_reg[2]/Q
                         net (fo=87, routed)          1.293     6.892    game/controlUnit/FSM_sequential_M_full_fsm_q_reg[4]_0[2]
    SLICE_X58Y97         LUT5 (Prop_lut5_I2_O)        0.152     7.044 r  game/controlUnit/M_registers_q[142]_i_27/O
                         net (fo=19, routed)          1.107     8.151    game/regfiles/M_regfiles_read_address_b[1]
    SLICE_X49Y94         MUXF7 (Prop_muxf7_S_O)       0.484     8.635 r  game/regfiles/M_registers_q_reg[133]_i_4/O
                         net (fo=1, routed)           0.505     9.140    game/controlUnit/M_regfiles_out_b[2]
    SLICE_X54Y95         LUT6 (Prop_lut6_I0_O)        0.299     9.439 r  game/controlUnit/M_registers_q[133]_i_3/O
                         net (fo=2, routed)           0.443     9.881    game/controlUnit/M_registers_q[133]_i_3_n_0
    SLICE_X56Y95         LUT3 (Prop_lut3_I0_O)        0.124    10.005 r  game/controlUnit/M_registers_q[135]_i_11/O
                         net (fo=1, routed)           0.000    10.005    game/controlUnit/M_registers_q[135]_i_11_n_0
    SLICE_X56Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.538 r  game/controlUnit/M_registers_q_reg[135]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.538    game/controlUnit/M_registers_q_reg[135]_i_2_n_0
    SLICE_X56Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.655 r  game/controlUnit/M_registers_q_reg[139]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.655    game/controlUnit/M_registers_q_reg[139]_i_2_n_0
    SLICE_X56Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.970 f  game/controlUnit/M_registers_q_reg[142]_i_3/O[3]
                         net (fo=3, routed)           0.646    11.616    game/controlUnit/M_registers_q_reg[142]_i_3_n_4
    SLICE_X57Y97         LUT4 (Prop_lut4_I0_O)        0.307    11.923 r  game/controlUnit/M_registers_q[128]_i_15/O
                         net (fo=1, routed)           0.645    12.568    game/controlUnit/M_registers_q[128]_i_15_n_0
    SLICE_X57Y96         LUT5 (Prop_lut5_I1_O)        0.124    12.692 r  game/controlUnit/M_registers_q[128]_i_6/O
                         net (fo=9, routed)           0.601    13.293    game/controlUnit/M_registers_q[128]_i_6_n_0
    SLICE_X57Y95         LUT3 (Prop_lut3_I0_O)        0.124    13.417 f  game/controlUnit/FSM_sequential_M_full_fsm_q[4]_i_7/O
                         net (fo=1, routed)           0.402    13.820    game/controlUnit/randomGenerator/random_number/FSM_sequential_M_full_fsm_q_reg[0]_3
    SLICE_X57Y95         LUT6 (Prop_lut6_I4_O)        0.124    13.944 r  game/controlUnit/randomGenerator/random_number/FSM_sequential_M_full_fsm_q[4]_i_1/O
                         net (fo=5, routed)           0.354    14.297    game/controlUnit/randomGenerator_n_0
    SLICE_X57Y96         FDRE                                         r  game/controlUnit/FSM_sequential_M_full_fsm_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.443    14.847    game/controlUnit/clk_IBUF_BUFG
    SLICE_X57Y96         FDRE                                         r  game/controlUnit/FSM_sequential_M_full_fsm_q_reg[3]/C
                         clock pessimism              0.296    15.143    
                         clock uncertainty           -0.035    15.108    
    SLICE_X57Y96         FDRE (Setup_fdre_C_CE)      -0.205    14.903    game/controlUnit/FSM_sequential_M_full_fsm_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.903    
                         arrival time                         -14.297    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.830ns  (required time - arrival time)
  Source:                 game/controlUnit/FSM_sequential_M_full_fsm_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/controlUnit/FSM_sequential_M_full_fsm_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.140ns  (logic 3.159ns (34.561%)  route 5.981ns (65.439%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.559     5.143    game/controlUnit/clk_IBUF_BUFG
    SLICE_X57Y96         FDRE                                         r  game/controlUnit/FSM_sequential_M_full_fsm_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y96         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  game/controlUnit/FSM_sequential_M_full_fsm_q_reg[2]/Q
                         net (fo=87, routed)          1.293     6.892    game/controlUnit/FSM_sequential_M_full_fsm_q_reg[4]_0[2]
    SLICE_X58Y97         LUT5 (Prop_lut5_I2_O)        0.152     7.044 r  game/controlUnit/M_registers_q[142]_i_27/O
                         net (fo=19, routed)          1.107     8.151    game/regfiles/M_regfiles_read_address_b[1]
    SLICE_X49Y94         MUXF7 (Prop_muxf7_S_O)       0.484     8.635 r  game/regfiles/M_registers_q_reg[133]_i_4/O
                         net (fo=1, routed)           0.505     9.140    game/controlUnit/M_regfiles_out_b[2]
    SLICE_X54Y95         LUT6 (Prop_lut6_I0_O)        0.299     9.439 r  game/controlUnit/M_registers_q[133]_i_3/O
                         net (fo=2, routed)           0.443     9.881    game/controlUnit/M_registers_q[133]_i_3_n_0
    SLICE_X56Y95         LUT3 (Prop_lut3_I0_O)        0.124    10.005 r  game/controlUnit/M_registers_q[135]_i_11/O
                         net (fo=1, routed)           0.000    10.005    game/controlUnit/M_registers_q[135]_i_11_n_0
    SLICE_X56Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.538 r  game/controlUnit/M_registers_q_reg[135]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.538    game/controlUnit/M_registers_q_reg[135]_i_2_n_0
    SLICE_X56Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.655 r  game/controlUnit/M_registers_q_reg[139]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.655    game/controlUnit/M_registers_q_reg[139]_i_2_n_0
    SLICE_X56Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.970 r  game/controlUnit/M_registers_q_reg[142]_i_3/O[3]
                         net (fo=3, routed)           0.646    11.616    game/controlUnit/M_registers_q_reg[142]_i_3_n_4
    SLICE_X57Y97         LUT4 (Prop_lut4_I0_O)        0.307    11.923 f  game/controlUnit/M_registers_q[128]_i_15/O
                         net (fo=1, routed)           0.645    12.568    game/controlUnit/M_registers_q[128]_i_15_n_0
    SLICE_X57Y96         LUT5 (Prop_lut5_I1_O)        0.124    12.692 f  game/controlUnit/M_registers_q[128]_i_6/O
                         net (fo=9, routed)           0.701    13.394    game/controlUnit/M_registers_q[128]_i_6_n_0
    SLICE_X58Y96         LUT6 (Prop_lut6_I2_O)        0.124    13.518 r  game/controlUnit/FSM_sequential_M_full_fsm_q[0]_i_6/O
                         net (fo=1, routed)           0.642    14.159    game/controlUnit/FSM_sequential_M_full_fsm_q[0]_i_6_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I5_O)        0.124    14.283 r  game/controlUnit/FSM_sequential_M_full_fsm_q[0]_i_1/O
                         net (fo=1, routed)           0.000    14.283    game/controlUnit/M_full_fsm_d__0[0]
    SLICE_X57Y95         FDRE                                         r  game/controlUnit/FSM_sequential_M_full_fsm_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.443    14.847    game/controlUnit/clk_IBUF_BUFG
    SLICE_X57Y95         FDRE                                         r  game/controlUnit/FSM_sequential_M_full_fsm_q_reg[0]/C
                         clock pessimism              0.271    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X57Y95         FDRE (Setup_fdre_C_D)        0.031    15.114    game/controlUnit/FSM_sequential_M_full_fsm_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -14.283    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             1.065ns  (required time - arrival time)
  Source:                 game/controlUnit/FSM_sequential_M_full_fsm_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/controlUnit/FSM_sequential_M_full_fsm_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.890ns  (logic 3.159ns (35.535%)  route 5.731ns (64.465%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.559     5.143    game/controlUnit/clk_IBUF_BUFG
    SLICE_X57Y96         FDRE                                         r  game/controlUnit/FSM_sequential_M_full_fsm_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y96         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  game/controlUnit/FSM_sequential_M_full_fsm_q_reg[2]/Q
                         net (fo=87, routed)          1.293     6.892    game/controlUnit/FSM_sequential_M_full_fsm_q_reg[4]_0[2]
    SLICE_X58Y97         LUT5 (Prop_lut5_I2_O)        0.152     7.044 r  game/controlUnit/M_registers_q[142]_i_27/O
                         net (fo=19, routed)          1.107     8.151    game/regfiles/M_regfiles_read_address_b[1]
    SLICE_X49Y94         MUXF7 (Prop_muxf7_S_O)       0.484     8.635 r  game/regfiles/M_registers_q_reg[133]_i_4/O
                         net (fo=1, routed)           0.505     9.140    game/controlUnit/M_regfiles_out_b[2]
    SLICE_X54Y95         LUT6 (Prop_lut6_I0_O)        0.299     9.439 r  game/controlUnit/M_registers_q[133]_i_3/O
                         net (fo=2, routed)           0.443     9.881    game/controlUnit/M_registers_q[133]_i_3_n_0
    SLICE_X56Y95         LUT3 (Prop_lut3_I0_O)        0.124    10.005 r  game/controlUnit/M_registers_q[135]_i_11/O
                         net (fo=1, routed)           0.000    10.005    game/controlUnit/M_registers_q[135]_i_11_n_0
    SLICE_X56Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.538 r  game/controlUnit/M_registers_q_reg[135]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.538    game/controlUnit/M_registers_q_reg[135]_i_2_n_0
    SLICE_X56Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.655 r  game/controlUnit/M_registers_q_reg[139]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.655    game/controlUnit/M_registers_q_reg[139]_i_2_n_0
    SLICE_X56Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.970 f  game/controlUnit/M_registers_q_reg[142]_i_3/O[3]
                         net (fo=3, routed)           0.646    11.616    game/controlUnit/M_registers_q_reg[142]_i_3_n_4
    SLICE_X57Y97         LUT4 (Prop_lut4_I0_O)        0.307    11.923 r  game/controlUnit/M_registers_q[128]_i_15/O
                         net (fo=1, routed)           0.645    12.568    game/controlUnit/M_registers_q[128]_i_15_n_0
    SLICE_X57Y96         LUT5 (Prop_lut5_I1_O)        0.124    12.692 r  game/controlUnit/M_registers_q[128]_i_6/O
                         net (fo=9, routed)           0.555    13.247    game/controlUnit/M_registers_q[128]_i_6_n_0
    SLICE_X58Y96         LUT6 (Prop_lut6_I2_O)        0.124    13.371 r  game/controlUnit/FSM_sequential_M_full_fsm_q[1]_i_3/O
                         net (fo=1, routed)           0.538    13.909    game/controlUnit/FSM_sequential_M_full_fsm_q[1]_i_3_n_0
    SLICE_X55Y96         LUT6 (Prop_lut6_I2_O)        0.124    14.033 r  game/controlUnit/FSM_sequential_M_full_fsm_q[1]_i_1/O
                         net (fo=1, routed)           0.000    14.033    game/controlUnit/M_full_fsm_d__0[1]
    SLICE_X55Y96         FDRE                                         r  game/controlUnit/FSM_sequential_M_full_fsm_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.442    14.846    game/controlUnit/clk_IBUF_BUFG
    SLICE_X55Y96         FDRE                                         r  game/controlUnit/FSM_sequential_M_full_fsm_q_reg[1]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X55Y96         FDRE (Setup_fdre_C_D)        0.029    15.098    game/controlUnit/FSM_sequential_M_full_fsm_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -14.033    
  -------------------------------------------------------------------
                         slack                                  1.065    

Slack (MET) :             1.120ns  (required time - arrival time)
  Source:                 game/controlUnit/FSM_sequential_M_full_fsm_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/regfiles/M_registers_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.904ns  (logic 3.159ns (35.478%)  route 5.745ns (64.522%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.559     5.143    game/controlUnit/clk_IBUF_BUFG
    SLICE_X57Y96         FDRE                                         r  game/controlUnit/FSM_sequential_M_full_fsm_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y96         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  game/controlUnit/FSM_sequential_M_full_fsm_q_reg[2]/Q
                         net (fo=87, routed)          1.293     6.892    game/controlUnit/FSM_sequential_M_full_fsm_q_reg[4]_0[2]
    SLICE_X58Y97         LUT5 (Prop_lut5_I2_O)        0.152     7.044 r  game/controlUnit/M_registers_q[142]_i_27/O
                         net (fo=19, routed)          1.107     8.151    game/regfiles/M_regfiles_read_address_b[1]
    SLICE_X49Y94         MUXF7 (Prop_muxf7_S_O)       0.484     8.635 r  game/regfiles/M_registers_q_reg[133]_i_4/O
                         net (fo=1, routed)           0.505     9.140    game/controlUnit/M_regfiles_out_b[2]
    SLICE_X54Y95         LUT6 (Prop_lut6_I0_O)        0.299     9.439 r  game/controlUnit/M_registers_q[133]_i_3/O
                         net (fo=2, routed)           0.443     9.881    game/controlUnit/M_registers_q[133]_i_3_n_0
    SLICE_X56Y95         LUT3 (Prop_lut3_I0_O)        0.124    10.005 r  game/controlUnit/M_registers_q[135]_i_11/O
                         net (fo=1, routed)           0.000    10.005    game/controlUnit/M_registers_q[135]_i_11_n_0
    SLICE_X56Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.538 r  game/controlUnit/M_registers_q_reg[135]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.538    game/controlUnit/M_registers_q_reg[135]_i_2_n_0
    SLICE_X56Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.655 r  game/controlUnit/M_registers_q_reg[139]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.655    game/controlUnit/M_registers_q_reg[139]_i_2_n_0
    SLICE_X56Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.970 f  game/controlUnit/M_registers_q_reg[142]_i_3/O[3]
                         net (fo=3, routed)           0.646    11.616    game/controlUnit/M_registers_q_reg[142]_i_3_n_4
    SLICE_X57Y97         LUT4 (Prop_lut4_I0_O)        0.307    11.923 r  game/controlUnit/M_registers_q[128]_i_15/O
                         net (fo=1, routed)           0.645    12.568    game/controlUnit/M_registers_q[128]_i_15_n_0
    SLICE_X57Y96         LUT5 (Prop_lut5_I1_O)        0.124    12.692 r  game/controlUnit/M_registers_q[128]_i_6/O
                         net (fo=9, routed)           0.592    13.284    game/controlUnit/M_registers_q[128]_i_6_n_0
    SLICE_X58Y95         LUT6 (Prop_lut6_I2_O)        0.124    13.408 r  game/controlUnit/M_registers_q[128]_i_3/O
                         net (fo=8, routed)           0.515    13.923    game/controlUnit/randomGenerator/random_number/M_registers_q_reg[0]
    SLICE_X62Y95         LUT5 (Prop_lut5_I3_O)        0.124    14.047 r  game/controlUnit/randomGenerator/random_number/M_registers_q[16]_i_1/O
                         net (fo=1, routed)           0.000    14.047    game/regfiles/D[16]
    SLICE_X62Y95         FDRE                                         r  game/regfiles/M_registers_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.509    14.913    game/regfiles/clk_IBUF_BUFG
    SLICE_X62Y95         FDRE                                         r  game/regfiles/M_registers_q_reg[16]/C
                         clock pessimism              0.258    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X62Y95         FDRE (Setup_fdre_C_D)        0.031    15.167    game/regfiles/M_registers_q_reg[16]
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                         -14.047    
  -------------------------------------------------------------------
                         slack                                  1.120    

Slack (MET) :             1.138ns  (required time - arrival time)
  Source:                 game/controlUnit/FSM_sequential_M_full_fsm_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/regfiles/M_registers_q_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.883ns  (logic 3.159ns (35.562%)  route 5.724ns (64.438%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.559     5.143    game/controlUnit/clk_IBUF_BUFG
    SLICE_X57Y96         FDRE                                         r  game/controlUnit/FSM_sequential_M_full_fsm_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y96         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  game/controlUnit/FSM_sequential_M_full_fsm_q_reg[2]/Q
                         net (fo=87, routed)          1.293     6.892    game/controlUnit/FSM_sequential_M_full_fsm_q_reg[4]_0[2]
    SLICE_X58Y97         LUT5 (Prop_lut5_I2_O)        0.152     7.044 r  game/controlUnit/M_registers_q[142]_i_27/O
                         net (fo=19, routed)          1.107     8.151    game/regfiles/M_regfiles_read_address_b[1]
    SLICE_X49Y94         MUXF7 (Prop_muxf7_S_O)       0.484     8.635 r  game/regfiles/M_registers_q_reg[133]_i_4/O
                         net (fo=1, routed)           0.505     9.140    game/controlUnit/M_regfiles_out_b[2]
    SLICE_X54Y95         LUT6 (Prop_lut6_I0_O)        0.299     9.439 r  game/controlUnit/M_registers_q[133]_i_3/O
                         net (fo=2, routed)           0.443     9.881    game/controlUnit/M_registers_q[133]_i_3_n_0
    SLICE_X56Y95         LUT3 (Prop_lut3_I0_O)        0.124    10.005 r  game/controlUnit/M_registers_q[135]_i_11/O
                         net (fo=1, routed)           0.000    10.005    game/controlUnit/M_registers_q[135]_i_11_n_0
    SLICE_X56Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.538 r  game/controlUnit/M_registers_q_reg[135]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.538    game/controlUnit/M_registers_q_reg[135]_i_2_n_0
    SLICE_X56Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.655 r  game/controlUnit/M_registers_q_reg[139]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.655    game/controlUnit/M_registers_q_reg[139]_i_2_n_0
    SLICE_X56Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.970 f  game/controlUnit/M_registers_q_reg[142]_i_3/O[3]
                         net (fo=3, routed)           0.646    11.616    game/controlUnit/M_registers_q_reg[142]_i_3_n_4
    SLICE_X57Y97         LUT4 (Prop_lut4_I0_O)        0.307    11.923 r  game/controlUnit/M_registers_q[128]_i_15/O
                         net (fo=1, routed)           0.645    12.568    game/controlUnit/M_registers_q[128]_i_15_n_0
    SLICE_X57Y96         LUT5 (Prop_lut5_I1_O)        0.124    12.692 r  game/controlUnit/M_registers_q[128]_i_6/O
                         net (fo=9, routed)           0.592    13.284    game/controlUnit/M_registers_q[128]_i_6_n_0
    SLICE_X58Y95         LUT6 (Prop_lut6_I2_O)        0.124    13.408 r  game/controlUnit/M_registers_q[128]_i_3/O
                         net (fo=8, routed)           0.494    13.902    game/controlUnit/randomGenerator/random_number/M_registers_q_reg[0]
    SLICE_X58Y92         LUT5 (Prop_lut5_I3_O)        0.124    14.026 r  game/controlUnit/randomGenerator/random_number/M_registers_q[64]_i_1/O
                         net (fo=1, routed)           0.000    14.026    game/regfiles/D[64]
    SLICE_X58Y92         FDRE                                         r  game/regfiles/M_registers_q_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.507    14.911    game/regfiles/clk_IBUF_BUFG
    SLICE_X58Y92         FDRE                                         r  game/regfiles/M_registers_q_reg[64]/C
                         clock pessimism              0.258    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X58Y92         FDRE (Setup_fdre_C_D)        0.031    15.165    game/regfiles/M_registers_q_reg[64]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                         -14.026    
  -------------------------------------------------------------------
                         slack                                  1.138    

Slack (MET) :             1.141ns  (required time - arrival time)
  Source:                 game/controlUnit/FSM_sequential_M_full_fsm_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/regfiles/M_registers_q_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.879ns  (logic 3.159ns (35.579%)  route 5.720ns (64.421%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.559     5.143    game/controlUnit/clk_IBUF_BUFG
    SLICE_X57Y96         FDRE                                         r  game/controlUnit/FSM_sequential_M_full_fsm_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y96         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  game/controlUnit/FSM_sequential_M_full_fsm_q_reg[2]/Q
                         net (fo=87, routed)          1.293     6.892    game/controlUnit/FSM_sequential_M_full_fsm_q_reg[4]_0[2]
    SLICE_X58Y97         LUT5 (Prop_lut5_I2_O)        0.152     7.044 r  game/controlUnit/M_registers_q[142]_i_27/O
                         net (fo=19, routed)          1.107     8.151    game/regfiles/M_regfiles_read_address_b[1]
    SLICE_X49Y94         MUXF7 (Prop_muxf7_S_O)       0.484     8.635 r  game/regfiles/M_registers_q_reg[133]_i_4/O
                         net (fo=1, routed)           0.505     9.140    game/controlUnit/M_regfiles_out_b[2]
    SLICE_X54Y95         LUT6 (Prop_lut6_I0_O)        0.299     9.439 r  game/controlUnit/M_registers_q[133]_i_3/O
                         net (fo=2, routed)           0.443     9.881    game/controlUnit/M_registers_q[133]_i_3_n_0
    SLICE_X56Y95         LUT3 (Prop_lut3_I0_O)        0.124    10.005 r  game/controlUnit/M_registers_q[135]_i_11/O
                         net (fo=1, routed)           0.000    10.005    game/controlUnit/M_registers_q[135]_i_11_n_0
    SLICE_X56Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.538 r  game/controlUnit/M_registers_q_reg[135]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.538    game/controlUnit/M_registers_q_reg[135]_i_2_n_0
    SLICE_X56Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.655 r  game/controlUnit/M_registers_q_reg[139]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.655    game/controlUnit/M_registers_q_reg[139]_i_2_n_0
    SLICE_X56Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.970 f  game/controlUnit/M_registers_q_reg[142]_i_3/O[3]
                         net (fo=3, routed)           0.646    11.616    game/controlUnit/M_registers_q_reg[142]_i_3_n_4
    SLICE_X57Y97         LUT4 (Prop_lut4_I0_O)        0.307    11.923 r  game/controlUnit/M_registers_q[128]_i_15/O
                         net (fo=1, routed)           0.645    12.568    game/controlUnit/M_registers_q[128]_i_15_n_0
    SLICE_X57Y96         LUT5 (Prop_lut5_I1_O)        0.124    12.692 r  game/controlUnit/M_registers_q[128]_i_6/O
                         net (fo=9, routed)           0.592    13.284    game/controlUnit/M_registers_q[128]_i_6_n_0
    SLICE_X58Y95         LUT6 (Prop_lut6_I2_O)        0.124    13.408 r  game/controlUnit/M_registers_q[128]_i_3/O
                         net (fo=8, routed)           0.490    13.898    game/controlUnit/randomGenerator/random_number/M_registers_q_reg[0]
    SLICE_X59Y92         LUT5 (Prop_lut5_I3_O)        0.124    14.022 r  game/controlUnit/randomGenerator/random_number/M_registers_q[48]_i_1/O
                         net (fo=1, routed)           0.000    14.022    game/regfiles/D[48]
    SLICE_X59Y92         FDRE                                         r  game/regfiles/M_registers_q_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.507    14.911    game/regfiles/clk_IBUF_BUFG
    SLICE_X59Y92         FDRE                                         r  game/regfiles/M_registers_q_reg[48]/C
                         clock pessimism              0.258    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X59Y92         FDRE (Setup_fdre_C_D)        0.029    15.163    game/regfiles/M_registers_q_reg[48]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                         -14.022    
  -------------------------------------------------------------------
                         slack                                  1.141    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 game/controlUnit/randomGenerator/random_number/M_x_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/controlUnit/randomGenerator/random_number/M_w_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.563     1.507    game/controlUnit/randomGenerator/random_number/clk_IBUF_BUFG
    SLICE_X53Y90         FDRE                                         r  game/controlUnit/randomGenerator/random_number/M_x_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y90         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  game/controlUnit/randomGenerator/random_number/M_x_q_reg[8]/Q
                         net (fo=4, routed)           0.086     1.734    game/controlUnit/randomGenerator/random_number/M_x_q[8]
    SLICE_X52Y90         LUT6 (Prop_lut6_I1_O)        0.045     1.779 r  game/controlUnit/randomGenerator/random_number/M_w_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.779    game/controlUnit/randomGenerator/random_number/M_w_d[0]
    SLICE_X52Y90         FDRE                                         r  game/controlUnit/randomGenerator/random_number/M_w_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.833     2.023    game/controlUnit/randomGenerator/random_number/clk_IBUF_BUFG
    SLICE_X52Y90         FDRE                                         r  game/controlUnit/randomGenerator/random_number/M_w_q_reg[0]/C
                         clock pessimism             -0.504     1.520    
    SLICE_X52Y90         FDRE (Hold_fdre_C_D)         0.121     1.641    game/controlUnit/randomGenerator/random_number/M_w_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 game/controlUnit/randomGenerator/random_number/M_x_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/controlUnit/randomGenerator/random_number/M_w_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.773%)  route 0.088ns (32.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.563     1.507    game/controlUnit/randomGenerator/random_number/clk_IBUF_BUFG
    SLICE_X53Y90         FDRE                                         r  game/controlUnit/randomGenerator/random_number/M_x_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y90         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  game/controlUnit/randomGenerator/random_number/M_x_q_reg[8]/Q
                         net (fo=4, routed)           0.088     1.736    game/controlUnit/randomGenerator/random_number/M_x_q[8]
    SLICE_X52Y90         LUT6 (Prop_lut6_I1_O)        0.045     1.781 r  game/controlUnit/randomGenerator/random_number/M_w_q[8]_i_1/O
                         net (fo=1, routed)           0.000     1.781    game/controlUnit/randomGenerator/random_number/M_w_d[8]
    SLICE_X52Y90         FDRE                                         r  game/controlUnit/randomGenerator/random_number/M_w_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.833     2.023    game/controlUnit/randomGenerator/random_number/clk_IBUF_BUFG
    SLICE_X52Y90         FDRE                                         r  game/controlUnit/randomGenerator/random_number/M_w_q_reg[8]/C
                         clock pessimism             -0.504     1.520    
    SLICE_X52Y90         FDRE (Hold_fdre_C_D)         0.121     1.641    game/controlUnit/randomGenerator/random_number/M_w_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 game/controlUnit/randomGenerator/M_seed_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/controlUnit/randomGenerator/random_number/M_w_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.849%)  route 0.092ns (33.151%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.562     1.506    game/controlUnit/randomGenerator/clk_IBUF_BUFG
    SLICE_X51Y88         FDRE                                         r  game/controlUnit/randomGenerator/M_seed_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  game/controlUnit/randomGenerator/M_seed_q_reg[3]/Q
                         net (fo=2, routed)           0.092     1.739    game/controlUnit/randomGenerator/random_number/M_seed_q_reg[3]
    SLICE_X50Y88         LUT5 (Prop_lut5_I4_O)        0.045     1.784 r  game/controlUnit/randomGenerator/random_number/M_w_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.784    game/controlUnit/randomGenerator/random_number/M_w_d[3]
    SLICE_X50Y88         FDRE                                         r  game/controlUnit/randomGenerator/random_number/M_w_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.832     2.022    game/controlUnit/randomGenerator/random_number/clk_IBUF_BUFG
    SLICE_X50Y88         FDRE                                         r  game/controlUnit/randomGenerator/random_number/M_w_q_reg[3]/C
                         clock pessimism             -0.504     1.519    
    SLICE_X50Y88         FDRE (Hold_fdre_C_D)         0.121     1.640    game/controlUnit/randomGenerator/random_number/M_w_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 game/controlUnit/randomGenerator/random_number/M_x_q_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/controlUnit/randomGenerator/random_number/M_w_q_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.765%)  route 0.066ns (26.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.563     1.507    game/controlUnit/randomGenerator/random_number/clk_IBUF_BUFG
    SLICE_X48Y92         FDSE                                         r  game/controlUnit/randomGenerator/random_number/M_x_q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDSE (Prop_fdse_C_Q)         0.141     1.648 r  game/controlUnit/randomGenerator/random_number/M_x_q_reg[29]/Q
                         net (fo=2, routed)           0.066     1.714    game/controlUnit/randomGenerator/random_number/M_x_q[29]
    SLICE_X49Y92         LUT5 (Prop_lut5_I3_O)        0.045     1.759 r  game/controlUnit/randomGenerator/random_number/M_w_q[21]_i_1/O
                         net (fo=1, routed)           0.000     1.759    game/controlUnit/randomGenerator/random_number/M_w_q[21]_i_1_n_0
    SLICE_X49Y92         FDSE                                         r  game/controlUnit/randomGenerator/random_number/M_w_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.832     2.022    game/controlUnit/randomGenerator/random_number/clk_IBUF_BUFG
    SLICE_X49Y92         FDSE                                         r  game/controlUnit/randomGenerator/random_number/M_w_q_reg[21]/C
                         clock pessimism             -0.503     1.520    
    SLICE_X49Y92         FDSE (Hold_fdse_C_D)         0.091     1.611    game/controlUnit/randomGenerator/random_number/M_w_q_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 game/controlUnit/randomGenerator/M_seed_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/controlUnit/randomGenerator/random_number/M_w_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.562     1.506    game/controlUnit/randomGenerator/clk_IBUF_BUFG
    SLICE_X51Y89         FDRE                                         r  game/controlUnit/randomGenerator/M_seed_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDRE (Prop_fdre_C_Q)         0.141     1.647 f  game/controlUnit/randomGenerator/M_seed_q_reg[4]/Q
                         net (fo=2, routed)           0.103     1.750    game/controlUnit/randomGenerator/random_number/M_seed_q_reg[4]
    SLICE_X50Y89         LUT3 (Prop_lut3_I1_O)        0.045     1.795 r  game/controlUnit/randomGenerator/random_number/M_w_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.795    game/controlUnit/randomGenerator/random_number/M_w_d[4]
    SLICE_X50Y89         FDRE                                         r  game/controlUnit/randomGenerator/random_number/M_w_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.832     2.022    game/controlUnit/randomGenerator/random_number/clk_IBUF_BUFG
    SLICE_X50Y89         FDRE                                         r  game/controlUnit/randomGenerator/random_number/M_w_q_reg[4]/C
                         clock pessimism             -0.504     1.519    
    SLICE_X50Y89         FDRE (Hold_fdre_C_D)         0.121     1.640    game/controlUnit/randomGenerator/random_number/M_w_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 game/controlUnit/randomGenerator/random_number/M_x_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/controlUnit/randomGenerator/random_number/M_w_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.293%)  route 0.103ns (35.707%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.562     1.506    game/controlUnit/randomGenerator/random_number/clk_IBUF_BUFG
    SLICE_X53Y89         FDSE                                         r  game/controlUnit/randomGenerator/random_number/M_x_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y89         FDSE (Prop_fdse_C_Q)         0.141     1.647 r  game/controlUnit/randomGenerator/random_number/M_x_q_reg[1]/Q
                         net (fo=3, routed)           0.103     1.750    game/controlUnit/randomGenerator/random_number/M_x_q[1]
    SLICE_X52Y89         LUT6 (Prop_lut6_I0_O)        0.045     1.795 r  game/controlUnit/randomGenerator/random_number/M_w_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.795    game/controlUnit/randomGenerator/random_number/M_w_d[1]
    SLICE_X52Y89         FDRE                                         r  game/controlUnit/randomGenerator/random_number/M_w_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.832     2.022    game/controlUnit/randomGenerator/random_number/clk_IBUF_BUFG
    SLICE_X52Y89         FDRE                                         r  game/controlUnit/randomGenerator/random_number/M_w_q_reg[1]/C
                         clock pessimism             -0.504     1.519    
    SLICE_X52Y89         FDRE (Hold_fdre_C_D)         0.121     1.640    game/controlUnit/randomGenerator/random_number/M_w_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 game/controlUnit/randomGenerator/random_number/M_x_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/controlUnit/randomGenerator/random_number/M_w_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.186ns (69.483%)  route 0.082ns (30.517%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.563     1.507    game/controlUnit/randomGenerator/random_number/clk_IBUF_BUFG
    SLICE_X49Y90         FDRE                                         r  game/controlUnit/randomGenerator/random_number/M_x_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  game/controlUnit/randomGenerator/random_number/M_x_q_reg[7]/Q
                         net (fo=3, routed)           0.082     1.729    game/controlUnit/randomGenerator/random_number/M_x_q[7]
    SLICE_X48Y90         LUT6 (Prop_lut6_I3_O)        0.045     1.774 r  game/controlUnit/randomGenerator/random_number/M_w_q[7]_i_1/O
                         net (fo=1, routed)           0.000     1.774    game/controlUnit/randomGenerator/random_number/M_w_d[7]
    SLICE_X48Y90         FDRE                                         r  game/controlUnit/randomGenerator/random_number/M_w_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.832     2.022    game/controlUnit/randomGenerator/random_number/clk_IBUF_BUFG
    SLICE_X48Y90         FDRE                                         r  game/controlUnit/randomGenerator/random_number/M_w_q_reg[7]/C
                         clock pessimism             -0.503     1.520    
    SLICE_X48Y90         FDRE (Hold_fdre_C_D)         0.092     1.612    game/controlUnit/randomGenerator/random_number/M_w_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 game/controlUnit/randomGenerator/random_number/M_x_q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/controlUnit/randomGenerator/random_number/M_w_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.545%)  route 0.121ns (39.455%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.563     1.507    game/controlUnit/randomGenerator/random_number/clk_IBUF_BUFG
    SLICE_X53Y91         FDRE                                         r  game/controlUnit/randomGenerator/random_number/M_x_q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  game/controlUnit/randomGenerator/random_number/M_x_q_reg[27]/Q
                         net (fo=2, routed)           0.121     1.769    game/controlUnit/randomGenerator/random_number/M_x_q[27]
    SLICE_X52Y90         LUT6 (Prop_lut6_I1_O)        0.045     1.814 r  game/controlUnit/randomGenerator/random_number/M_w_q[19]_i_1/O
                         net (fo=1, routed)           0.000     1.814    game/controlUnit/randomGenerator/random_number/M_w_d[19]
    SLICE_X52Y90         FDRE                                         r  game/controlUnit/randomGenerator/random_number/M_w_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.833     2.023    game/controlUnit/randomGenerator/random_number/clk_IBUF_BUFG
    SLICE_X52Y90         FDRE                                         r  game/controlUnit/randomGenerator/random_number/M_w_q_reg[19]/C
                         clock pessimism             -0.501     1.523    
    SLICE_X52Y90         FDRE (Hold_fdre_C_D)         0.120     1.643    game/controlUnit/randomGenerator/random_number/M_w_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 game/controlUnit/randomGenerator/random_number/M_y_q_reg[30]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/controlUnit/randomGenerator/random_number/M_x_q_reg[30]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.148ns (72.105%)  route 0.057ns (27.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.563     1.507    game/controlUnit/randomGenerator/random_number/clk_IBUF_BUFG
    SLICE_X50Y90         FDSE                                         r  game/controlUnit/randomGenerator/random_number/M_y_q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDSE (Prop_fdse_C_Q)         0.148     1.655 r  game/controlUnit/randomGenerator/random_number/M_y_q_reg[30]/Q
                         net (fo=1, routed)           0.057     1.712    game/controlUnit/randomGenerator/random_number/M_y_q[30]
    SLICE_X50Y90         FDSE                                         r  game/controlUnit/randomGenerator/random_number/M_x_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.833     2.023    game/controlUnit/randomGenerator/random_number/clk_IBUF_BUFG
    SLICE_X50Y90         FDSE                                         r  game/controlUnit/randomGenerator/random_number/M_x_q_reg[30]/C
                         clock pessimism             -0.517     1.507    
    SLICE_X50Y90         FDSE (Hold_fdse_C_D)         0.023     1.530    game/controlUnit/randomGenerator/random_number/M_x_q_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 game/controlUnit/randomGenerator/random_number/M_w_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/controlUnit/randomGenerator/random_number/M_z_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.938%)  route 0.130ns (48.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.563     1.507    game/controlUnit/randomGenerator/random_number/clk_IBUF_BUFG
    SLICE_X48Y90         FDRE                                         r  game/controlUnit/randomGenerator/random_number/M_w_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  game/controlUnit/randomGenerator/random_number/M_w_q_reg[7]/Q
                         net (fo=2, routed)           0.130     1.778    game/controlUnit/randomGenerator/random_number/M_w_q_reg_n_0_[7]
    SLICE_X49Y90         FDRE                                         r  game/controlUnit/randomGenerator/random_number/M_z_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.832     2.022    game/controlUnit/randomGenerator/random_number/clk_IBUF_BUFG
    SLICE_X49Y90         FDRE                                         r  game/controlUnit/randomGenerator/random_number/M_z_q_reg[7]/C
                         clock pessimism             -0.503     1.520    
    SLICE_X49Y90         FDRE (Hold_fdre_C_D)         0.076     1.596    game/controlUnit/randomGenerator/random_number/M_z_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y94   buttons/a_button/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y96   buttons/a_button/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y96   buttons/a_button/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y83   buttons/b_button/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y85   buttons/b_button/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y85   buttons/b_button/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y86   buttons/b_button/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y88   game/controlUnit/randomGenerator/M_seed_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y90   game/controlUnit/randomGenerator/M_seed_q_reg[10]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X50Y87   game/controlUnit/randomGenerator/random_number/M_w_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y87   game/controlUnit/randomGenerator/random_number/M_y_q_reg[15]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X49Y87   game/controlUnit/randomGenerator/random_number/M_y_q_reg[17]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X49Y87   game/controlUnit/randomGenerator/random_number/M_y_q_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y87   game/controlUnit/randomGenerator/random_number/M_y_q_reg[28]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y85   game/controlUnit/randomGenerator/slowclock_forvariablecounter/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y85   game/controlUnit/randomGenerator/slowclock_forvariablecounter/M_ctr_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y85   game/controlUnit/randomGenerator/slowclock_forvariablecounter/M_ctr_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y86   game/controlUnit/randomGenerator/slowclock_forvariablecounter/M_ctr_q_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y86   game/controlUnit/randomGenerator/slowclock_forvariablecounter/M_ctr_q_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y94   buttons/a_button/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y96   buttons/a_button/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y96   buttons/a_button/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y88   game/controlUnit/randomGenerator/M_seed_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y90   game/controlUnit/randomGenerator/M_seed_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y90   game/controlUnit/randomGenerator/M_seed_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y88   game/controlUnit/randomGenerator/M_seed_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y88   game/controlUnit/randomGenerator/M_seed_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y88   game/controlUnit/randomGenerator/M_seed_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y90   game/controlUnit/randomGenerator/random_number/M_w_q_reg[0]/C



