
*** Running vivado
    with args -log PmodKYPD.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source PmodKYPD.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source PmodKYPD.tcl -notrace
Command: synth_design -top PmodKYPD -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8028 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 322.355 ; gain = 112.953
---------------------------------------------------------------------------------
WARNING: [Synth 8-2551] possible infinite loop; process does not have a wait statement [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/PmodKYPD.vhd:118]
INFO: [Synth 8-638] synthesizing module 'PmodKYPD' [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/PmodKYPD.vhd:24]
INFO: [Synth 8-638] synthesizing module 'Decoder' [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/Decooder.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'Decoder' (1#1) [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/Decooder.vhd:15]
INFO: [Synth 8-638] synthesizing module 'debounce' [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/Debounce.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'debounce' (2#1) [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/Debounce.vhd:13]
INFO: [Synth 8-638] synthesizing module 'main' [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/main.vhd:18]
INFO: [Synth 8-638] synthesizing module 'CompExp' [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/CompExp.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'CompExp' (3#1) [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/CompExp.vhd:14]
INFO: [Synth 8-638] synthesizing module 'ShiftRight' [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/ShiftRight.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'ShiftRight' (4#1) [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/ShiftRight.vhd:12]
INFO: [Synth 8-638] synthesizing module 'Adder' [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/Adder.vhd:20]
INFO: [Synth 8-638] synthesizing module 'SignOut' [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/SignOut.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'SignOut' (5#1) [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/SignOut.vhd:17]
INFO: [Synth 8-638] synthesizing module 'FractionAdd' [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/FractionAdd.vhd:15]
INFO: [Synth 8-3491] module 'SumatorElementar' declared at 'D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/SE.vhd:5' bound to instance 'sumator_0comp' of component 'SumatorElementar' [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/FractionAdd.vhd:34]
INFO: [Synth 8-638] synthesizing module 'SumatorElementar' [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/SE.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'SumatorElementar' (6#1) [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/SE.vhd:13]
INFO: [Synth 8-3491] module 'SumatorElementar' declared at 'D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/SE.vhd:5' bound to instance 'sumator_icomp' of component 'SumatorElementar' [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/FractionAdd.vhd:37]
INFO: [Synth 8-3491] module 'SumatorElementar' declared at 'D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/SE.vhd:5' bound to instance 'sumator_icomp' of component 'SumatorElementar' [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/FractionAdd.vhd:37]
INFO: [Synth 8-3491] module 'SumatorElementar' declared at 'D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/SE.vhd:5' bound to instance 'sumator_icomp' of component 'SumatorElementar' [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/FractionAdd.vhd:37]
INFO: [Synth 8-3491] module 'SumatorElementar' declared at 'D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/SE.vhd:5' bound to instance 'sumator_icomp' of component 'SumatorElementar' [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/FractionAdd.vhd:37]
INFO: [Synth 8-3491] module 'SumatorElementar' declared at 'D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/SE.vhd:5' bound to instance 'sumator_icomp' of component 'SumatorElementar' [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/FractionAdd.vhd:37]
INFO: [Synth 8-3491] module 'SumatorElementar' declared at 'D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/SE.vhd:5' bound to instance 'sumator_icomp' of component 'SumatorElementar' [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/FractionAdd.vhd:37]
INFO: [Synth 8-3491] module 'SumatorElementar' declared at 'D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/SE.vhd:5' bound to instance 'sumator_icomp' of component 'SumatorElementar' [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/FractionAdd.vhd:37]
INFO: [Synth 8-3491] module 'SumatorElementar' declared at 'D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/SE.vhd:5' bound to instance 'sumator_icomp' of component 'SumatorElementar' [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/FractionAdd.vhd:37]
INFO: [Synth 8-3491] module 'SumatorElementar' declared at 'D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/SE.vhd:5' bound to instance 'sumator_icomp' of component 'SumatorElementar' [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/FractionAdd.vhd:37]
INFO: [Synth 8-3491] module 'SumatorElementar' declared at 'D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/SE.vhd:5' bound to instance 'sumator_icomp' of component 'SumatorElementar' [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/FractionAdd.vhd:37]
INFO: [Synth 8-3491] module 'SumatorElementar' declared at 'D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/SE.vhd:5' bound to instance 'sumator_icomp' of component 'SumatorElementar' [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/FractionAdd.vhd:37]
INFO: [Synth 8-3491] module 'SumatorElementar' declared at 'D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/SE.vhd:5' bound to instance 'sumator_icomp' of component 'SumatorElementar' [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/FractionAdd.vhd:37]
INFO: [Synth 8-3491] module 'SumatorElementar' declared at 'D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/SE.vhd:5' bound to instance 'sumator_icomp' of component 'SumatorElementar' [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/FractionAdd.vhd:37]
INFO: [Synth 8-3491] module 'SumatorElementar' declared at 'D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/SE.vhd:5' bound to instance 'sumator_icomp' of component 'SumatorElementar' [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/FractionAdd.vhd:37]
INFO: [Synth 8-3491] module 'SumatorElementar' declared at 'D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/SE.vhd:5' bound to instance 'sumator_icomp' of component 'SumatorElementar' [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/FractionAdd.vhd:37]
INFO: [Synth 8-3491] module 'SumatorElementar' declared at 'D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/SE.vhd:5' bound to instance 'sumator_icomp' of component 'SumatorElementar' [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/FractionAdd.vhd:37]
INFO: [Synth 8-3491] module 'SumatorElementar' declared at 'D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/SE.vhd:5' bound to instance 'sumator_icomp' of component 'SumatorElementar' [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/FractionAdd.vhd:37]
INFO: [Synth 8-3491] module 'SumatorElementar' declared at 'D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/SE.vhd:5' bound to instance 'sumator_icomp' of component 'SumatorElementar' [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/FractionAdd.vhd:37]
INFO: [Synth 8-3491] module 'SumatorElementar' declared at 'D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/SE.vhd:5' bound to instance 'sumator_icomp' of component 'SumatorElementar' [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/FractionAdd.vhd:37]
INFO: [Synth 8-3491] module 'SumatorElementar' declared at 'D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/SE.vhd:5' bound to instance 'sumator_icomp' of component 'SumatorElementar' [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/FractionAdd.vhd:37]
INFO: [Synth 8-3491] module 'SumatorElementar' declared at 'D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/SE.vhd:5' bound to instance 'sumator_icomp' of component 'SumatorElementar' [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/FractionAdd.vhd:37]
INFO: [Synth 8-3491] module 'SumatorElementar' declared at 'D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/SE.vhd:5' bound to instance 'sumator_icomp' of component 'SumatorElementar' [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/FractionAdd.vhd:37]
INFO: [Synth 8-3491] module 'SumatorElementar' declared at 'D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/SE.vhd:5' bound to instance 'sumator_23comp' of component 'SumatorElementar' [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/FractionAdd.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'FractionAdd' (7#1) [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/FractionAdd.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'Adder' (8#1) [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/Adder.vhd:20]
INFO: [Synth 8-638] synthesizing module 'DepExpBlock' [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/DepExpBlock.vhd:17]
WARNING: [Synth 8-614] signal 'p' is read in the process but is not in the sensitivity list [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/DepExpBlock.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'DepExpBlock' (9#1) [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/DepExpBlock.vhd:17]
INFO: [Synth 8-638] synthesizing module 'Normalizare' [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/Normalizare.vhd:16]
INFO: [Synth 8-638] synthesizing module 'CountLeadingZeroes' [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/CountLeadingZero.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'CountLeadingZeroes' (10#1) [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/CountLeadingZero.vhd:10]
INFO: [Synth 8-638] synthesizing module 'ShiftLeft' [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/ShiftLeft.vhd:12]
WARNING: [Synth 8-614] signal 'shift1' is read in the process but is not in the sensitivity list [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/ShiftLeft.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'ShiftLeft' (11#1) [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/ShiftLeft.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Normalizare' (12#1) [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/Normalizare.vhd:16]
INFO: [Synth 8-638] synthesizing module 'UC' [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/UC.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'UC' (13#1) [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/UC.vhd:30]
WARNING: [Synth 8-614] signal 'MoutShift' is read in the process but is not in the sensitivity list [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/main.vhd:49]
WARNING: [Synth 8-614] signal 'A' is read in the process but is not in the sensitivity list [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/main.vhd:56]
WARNING: [Synth 8-614] signal 'B' is read in the process but is not in the sensitivity list [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/main.vhd:56]
WARNING: [Synth 8-614] signal 'A' is read in the process but is not in the sensitivity list [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/main.vhd:67]
WARNING: [Synth 8-614] signal 'B' is read in the process but is not in the sensitivity list [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/main.vhd:67]
WARNING: [Synth 8-614] signal 'semn' is read in the process but is not in the sensitivity list [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/main.vhd:80]
WARNING: [Synth 8-614] signal 'GExp' is read in the process but is not in the sensitivity list [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/main.vhd:80]
WARNING: [Synth 8-614] signal 'M2' is read in the process but is not in the sensitivity list [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/main.vhd:80]
WARNING: [Synth 8-614] signal 'S_aux' is read in the process but is not in the sensitivity list [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/main.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'main' (14#1) [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/main.vhd:18]
INFO: [Synth 8-638] synthesizing module 'SSD' [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/SSD.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'SSD' (15#1) [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/SSD.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'PmodKYPD' (16#1) [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/PmodKYPD.vhd:24]
WARNING: [Synth 8-3917] design PmodKYPD has port NaN driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 359.594 ; gain = 150.191
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 359.594 ; gain = 150.191
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/constrs_1/new/adunare_scadere_constrangeri.xdc]
WARNING: [Vivado 12-584] No ports matched 'lk'. [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/constrs_1/new/adunare_scadere_constrangeri.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports lk]'. [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/constrs_1/new/adunare_scadere_constrangeri.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'DepasireSup'. [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/constrs_1/new/adunare_scadere_constrangeri.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/constrs_1/new/adunare_scadere_constrangeri.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DepasireInf'. [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/constrs_1/new/adunare_scadere_constrangeri.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/constrs_1/new/adunare_scadere_constrangeri.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DepasireSup'. [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/constrs_1/new/adunare_scadere_constrangeri.xdc:255]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/constrs_1/new/adunare_scadere_constrangeri.xdc:255]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DepasireInf'. [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/constrs_1/new/adunare_scadere_constrangeri.xdc:256]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/constrs_1/new/adunare_scadere_constrangeri.xdc:256]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/constrs_1/new/adunare_scadere_constrangeri.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/constrs_1/new/adunare_scadere_constrangeri.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/PmodKYPD_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/PmodKYPD_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 671.191 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 671.191 ; gain = 461.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 671.191 ; gain = 461.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 671.191 ; gain = 461.789
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "DecodeOut" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DecodeOut" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DecodeOut" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DecodeOut" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'StareCur_reg' in module 'UC'
INFO: [Synth 8-5544] ROM "EnableMoutShift" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "StareCur" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "StareCur" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "StareCur" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "StareCur" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "StareCur" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'ExpOut_aux_reg' [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/DepExpBlock.vhd:30]
WARNING: [Synth 8-327] inferring latch for variable 'Mout_aux_reg' [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/DepExpBlock.vhd:31]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s1 |                             0000 |                             0000
                      s2 |                             0001 |                             0001
                      s3 |                             0010 |                             0010
                      s4 |                             0011 |                             0011
                      s5 |                             0100 |                             0100
                   sproc |                             0101 |                             0101
                      s6 |                             0110 |                             0110
                      s7 |                             1000 |                             0111
                      s8 |                             1001 |                             1000
                      s9 |                             1010 |                             1001
                     s10 |                             1011 |                             1010
                     s11 |                             1100 |                             1011
                     s12 |                             1101 |                             1100
                    stop |                             0111 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'StareCur_reg' using encoding 'sequential' in module 'UC'
WARNING: [Synth 8-327] inferring latch for variable 'dep_reg' [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/main.vhd:88]
WARNING: [Synth 8-327] inferring latch for variable 'M2_reg' [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/main.vhd:36]
WARNING: [Synth 8-327] inferring latch for variable 'GExp_reg' [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/main.vhd:38]
WARNING: [Synth 8-327] inferring latch for variable 'semn_reg' [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/main.vhd:59]
WARNING: [Synth 8-327] inferring latch for variable 'MoutShift_aux_reg' [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/main.vhd:42]
WARNING: [Synth 8-327] inferring latch for variable 'M1_reg' [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/main.vhd:34]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 671.191 ; gain = 461.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 74    
+---Registers : 
	               32 Bit    Registers := 3     
	               20 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   9 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 5     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 16    
	  11 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	  23 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 16    
	   5 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PmodKYPD 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                3 Bit    Registers := 1     
+---Muxes : 
	   9 Input     32 Bit        Muxes := 1     
Module Decoder 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 16    
	  11 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module CompExp 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module ShiftRight 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module SignOut 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module SumatorElementar 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FractionAdd 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 24    
Module Adder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module DepExpBlock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ShiftLeft 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module Normalizare 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module UC 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  23 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	  14 Input      1 Bit        Muxes := 12    
Module main 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SSD 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "Afisare/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design PmodKYPD has port NaN driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 671.191 ; gain = 461.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 671.191 ; gain = 461.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 671.191 ; gain = 461.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 691.027 ; gain = 481.625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 691.027 ; gain = 481.625
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 691.027 ; gain = 481.625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 691.027 ; gain = 481.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 691.027 ; gain = 481.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 691.027 ; gain = 481.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 691.027 ; gain = 481.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    22|
|3     |LUT1   |    55|
|4     |LUT2   |    71|
|5     |LUT3   |   180|
|6     |LUT4   |   140|
|7     |LUT5   |   110|
|8     |LUT6   |   281|
|9     |FDRE   |   163|
|10    |LD     |   109|
|11    |LDC    |     2|
|12    |IBUF   |    10|
|13    |OBUF   |    23|
+------+-------+------+

Report Instance Areas: 
+------+---------------------+------------+------+
|      |Instance             |Module      |Cells |
+------+---------------------+------------+------+
|1     |top                  |            |  1168|
|2     |  Afisare            |SSD         |    77|
|3     |  Calculare_rezultat |main        |   793|
|4     |    comp1            |CompExp     |   285|
|5     |    comp3            |Adder       |     3|
|6     |      comp1          |SignOut     |     3|
|7     |    comp4            |DepExpBlock |   200|
|8     |    comp5            |Normalizare |     3|
|9     |    comp6            |UC          |   174|
|10    |  Debounce           |debounce    |    15|
|11    |  Decodare           |Decoder     |   147|
+------+---------------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 691.027 ; gain = 481.625
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 691.027 ; gain = 129.969
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 691.027 ; gain = 481.625
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 143 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 31 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 111 instances were transformed.
  LD => LDCE: 78 instances
  LD => LDCE (inverted pins: G): 31 instances
  LDC => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
98 Infos, 27 Warnings, 5 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 691.027 ; gain = 452.438
INFO: [Common 17-1381] The checkpoint 'D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.runs/synth_1/PmodKYPD.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 691.027 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jan 15 05:02:52 2024...
