//
// Written by Synplify Pro 
// Product Version "V-2023.09M"
// Program "Synplify Pro", Mapper "map202309act, Build 044R"
// Thu Jul 24 13:21:55 2025
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\generic\smartfusion2.v "
// file 1 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\vlog\hypermods.v "
// file 2 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\vlog\umr_capim.v "
// file 3 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\vlog\scemi_objects.v "
// file 4 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\vlog\scemi_pipes.svh "
// file 5 "\c:\users\lucas\documents\nascerr\fpga_design\fpga2memory\hdl\design.sv "
// file 6 "\c:\users\lucas\documents\nascerr\fpga_design\fpga2memory\hdl\ecc_design.sv "
// file 7 "\c:\users\lucas\documents\nascerr\fpga_design\fpga2memory\hdl\tbec_rsc_encoder.sv "
// file 8 "\c:\users\lucas\documents\nascerr\fpga_design\fpga2memory\hdl\tbec_rsc_decoder.sv "
// file 9 "\c:\users\lucas\documents\nascerr\fpga_design\fpga2memory\hdl\mrsc_encoder.sv "
// file 10 "\c:\users\lucas\documents\nascerr\fpga_design\fpga2memory\hdl\mrsc_decoder.sv "
// file 11 "\c:\users\lucas\documents\nascerr\fpga_design\fpga2memory\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v "
// file 12 "\c:\users\lucas\documents\nascerr\fpga_design\fpga2memory\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v "
// file 13 "\c:\users\lucas\documents\nascerr\fpga_design\fpga2memory\component\work\prj_2_memory_sb_sb\ccc_0\prj_2_memory_sb_sb_ccc_0_fccc.v "
// file 14 "\c:\users\lucas\documents\nascerr\fpga_design\fpga2memory\component\actel\sgcore\osc\2.0.101\osc_comps.v "
// file 15 "\c:\users\lucas\documents\nascerr\fpga_design\fpga2memory\component\work\prj_2_memory_sb_sb\fabosc_0\prj_2_memory_sb_sb_fabosc_0_osc.v "
// file 16 "\c:\users\lucas\documents\nascerr\fpga_design\fpga2memory\component\work\prj_2_memory_sb_sb_mss\prj_2_memory_sb_sb_mss_syn.v "
// file 17 "\c:\users\lucas\documents\nascerr\fpga_design\fpga2memory\component\work\prj_2_memory_sb_sb_mss\prj_2_memory_sb_sb_mss.v "
// file 18 "\c:\users\lucas\documents\nascerr\fpga_design\fpga2memory\component\work\prj_2_memory_sb_sb\prj_2_memory_sb_sb.v "
// file 19 "\c:\users\lucas\documents\nascerr\fpga_design\fpga2memory\component\work\prj_2_memory_sb\prj_2_memory_sb.v "
// file 20 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\nlconst.dat "
// file 21 "\c:\users\lucas\documents\nascerr\fpga_design\fpga2memory\designer\prj_2_memory_sb\synthesis.fdc "

`timescale 100 ps/100 ps
module prj_2_memory_sb_sb_CCC_0_FCCC (
  FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC,
  LOCK,
  prj_2_memory_sb_sb_0_FAB_CCC_GL0
)
;
input FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
output LOCK ;
output prj_2_memory_sb_sb_0_FAB_CCC_GL0 ;
wire FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire LOCK ;
wire prj_2_memory_sb_sb_0_FAB_CCC_GL0 ;
wire [7:0] PRDATA;
wire GL0_net ;
wire Y0 ;
wire Y1 ;
wire Y2 ;
wire Y3 ;
wire BUSY ;
wire VCC ;
wire GND ;
wire GL1 ;
wire GL2 ;
wire GL3 ;
// @13:18
  CLKINT GL0_INST (
	.Y(prj_2_memory_sb_sb_0_FAB_CCC_GL0),
	.A(GL0_net)
);
//@18:146
// @13:20
  CCC CCC_INST (
	.Y0(Y0),
	.Y1(Y1),
	.Y2(Y2),
	.Y3(Y3),
	.PRDATA(PRDATA[7:0]),
	.LOCK(LOCK),
	.BUSY(BUSY),
	.CLK0(VCC),
	.CLK1(VCC),
	.CLK2(VCC),
	.CLK3(VCC),
	.NGMUX0_SEL(GND),
	.NGMUX1_SEL(GND),
	.NGMUX2_SEL(GND),
	.NGMUX3_SEL(GND),
	.NGMUX0_HOLD_N(VCC),
	.NGMUX1_HOLD_N(VCC),
	.NGMUX2_HOLD_N(VCC),
	.NGMUX3_HOLD_N(VCC),
	.NGMUX0_ARST_N(VCC),
	.NGMUX1_ARST_N(VCC),
	.NGMUX2_ARST_N(VCC),
	.NGMUX3_ARST_N(VCC),
	.PLL_BYPASS_N(VCC),
	.PLL_ARST_N(VCC),
	.PLL_POWERDOWN_N(VCC),
	.GPD0_ARST_N(VCC),
	.GPD1_ARST_N(VCC),
	.GPD2_ARST_N(VCC),
	.GPD3_ARST_N(VCC),
	.PRESET_N(GND),
	.PCLK(VCC),
	.PSEL(VCC),
	.PENABLE(VCC),
	.PWRITE(VCC),
	.PADDR({VCC, VCC, VCC, VCC, VCC, VCC}),
	.PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.CLK0_PAD(GND),
	.CLK1_PAD(GND),
	.CLK2_PAD(GND),
	.CLK3_PAD(GND),
	.GL0(GL0_net),
	.GL1(GL1),
	.GL2(GL2),
	.GL3(GL3),
	.RCOSC_25_50MHZ(FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC),
	.RCOSC_1MHZ(GND),
	.XTLOSC(GND)
);
defparam CCC_INST.INIT=210'h0000007FB8000044D74000318C6318C1F18C61EC0404040400301;
defparam CCC_INST.VCOFREQUENCY=800.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* prj_2_memory_sb_sb_CCC_0_FCCC */

module prj_2_memory_sb_sb_FABOSC_0_OSC (
  FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
)
;
output FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire GND ;
wire VCC ;
//@18:250
// @15:26
  RCOSC_25_50MHZ I_RCOSC_25_50MHZ (
	.CLKOUT(FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
defparam I_RCOSC_25_50MHZ.FREQUENCY=50.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* prj_2_memory_sb_sb_FABOSC_0_OSC */

module prj_2_memory_sb_sb_MSS (
  prj_2_memory_sb_sb_0_FAB_CCC_GL0,
  SPI_0_DI_F2M_c,
  MMUART_1_RXD_F2M_c,
  MMUART_0_RXD_F2M_c,
  LOCK,
  SPI_0_SS0_M2F_c,
  SPI_0_DO_M2F_c,
  SPI_0_CLK_M2F_c,
  MMUART_1_TXD_M2F_c,
  MMUART_0_TXD_M2F_c
)
;
input prj_2_memory_sb_sb_0_FAB_CCC_GL0 ;
input SPI_0_DI_F2M_c ;
input MMUART_1_RXD_F2M_c ;
input MMUART_0_RXD_F2M_c ;
input LOCK ;
output SPI_0_SS0_M2F_c ;
output SPI_0_DO_M2F_c ;
output SPI_0_CLK_M2F_c ;
output MMUART_1_TXD_M2F_c ;
output MMUART_0_TXD_M2F_c ;
wire prj_2_memory_sb_sb_0_FAB_CCC_GL0 ;
wire SPI_0_DI_F2M_c ;
wire MMUART_1_RXD_F2M_c ;
wire MMUART_0_RXD_F2M_c ;
wire LOCK ;
wire SPI_0_SS0_M2F_c ;
wire SPI_0_DO_M2F_c ;
wire SPI_0_CLK_M2F_c ;
wire MMUART_1_TXD_M2F_c ;
wire MMUART_0_TXD_M2F_c ;
wire [7:0] EDAC_ERROR;
wire [31:0] F_FM0_RDATA;
wire [31:0] F_HM0_ADDR;
wire [1:0] F_HM0_SIZE;
wire [31:0] F_HM0_WDATA;
wire [1:0] FAB_OPMODE;
wire [3:0] FAB_VCONTROL;
wire [1:0] FAB_XCVRSEL;
wire [7:0] FAB_XDATAOUT;
wire [1:0] FIC32_0_MASTER;
wire [1:0] FIC32_1_MASTER;
wire [15:0] H2F_INTERRUPT;
wire [15:2] FIC_2_APB_M_PADDR;
wire [31:0] FIC_2_APB_M_PWDATA;
wire [9:0] TCGF;
wire [3:0] TRACEDATA;
wire [3:0] TXD_RIF;
wire [7:0] TXDF;
wire [3:0] F_BID;
wire [1:0] F_BRESP_HRESP0;
wire [63:0] F_RDATA_HRDATA01;
wire [3:0] F_RID;
wire [1:0] F_RRESP_HRESP1;
wire [15:0] MDDR_FABRIC_PRDATA;
wire [15:0] DRAM_ADDR;
wire [2:0] DRAM_BA;
wire [2:0] DRAM_DM_RDQS_OUT;
wire [17:0] DRAM_DQ_OUT;
wire [2:0] DRAM_DQS_OUT;
wire [1:0] DRAM_FIFO_WE_OUT;
wire [2:0] DM_OE;
wire [17:0] DRAM_DQ_OE;
wire [2:0] DRAM_DQS_OE;
wire CAN_RXBUS_MGPIO3A_H2F_A ;
wire CAN_RXBUS_MGPIO3A_H2F_B ;
wire CAN_TX_EBL_MGPIO4A_H2F_A ;
wire CAN_TX_EBL_MGPIO4A_H2F_B ;
wire CAN_TXBUS_MGPIO2A_H2F_A ;
wire CAN_TXBUS_MGPIO2A_H2F_B ;
wire FIC_2_APB_M_PCLK ;
wire COMMS_INT ;
wire FIC_2_APB_M_PRESET_N ;
wire F_FM0_READYOUT ;
wire F_FM0_RESP ;
wire F_HM0_ENABLE ;
wire F_HM0_SEL ;
wire F_HM0_TRANS1 ;
wire F_HM0_WRITE ;
wire FAB_CHRGVBUS ;
wire FAB_DISCHRGVBUS ;
wire FAB_DMPULLDOWN ;
wire FAB_DPPULLDOWN ;
wire FAB_DRVVBUS ;
wire FAB_IDPULLUP ;
wire FAB_SUSPENDM ;
wire FAB_TERMSEL ;
wire FAB_TXVALID ;
wire FAB_VCONTROLLOADM ;
wire FACC_GLMUX_SEL ;
wire MSS_RESET_N_M2F ;
wire GTX_CLK ;
wire H2F_NMI ;
wire H2FCALIB ;
wire I2C0_SCL_MGPIO31B_H2F_A ;
wire I2C0_SCL_MGPIO31B_H2F_B ;
wire I2C0_SDA_MGPIO30B_H2F_A ;
wire I2C0_SDA_MGPIO30B_H2F_B ;
wire I2C1_SCL_MGPIO1A_H2F_A ;
wire I2C1_SCL_MGPIO1A_H2F_B ;
wire I2C1_SDA_MGPIO0A_H2F_A ;
wire I2C1_SDA_MGPIO0A_H2F_B ;
wire MDCF ;
wire MDOENF ;
wire MDOF ;
wire MMUART0_CTS_MGPIO19B_H2F_A ;
wire MMUART0_CTS_MGPIO19B_H2F_B ;
wire MMUART0_DCD_MGPIO22B_H2F_A ;
wire MMUART0_DCD_MGPIO22B_H2F_B ;
wire MMUART0_DSR_MGPIO20B_H2F_A ;
wire MMUART0_DSR_MGPIO20B_H2F_B ;
wire MMUART0_DTR_MGPIO18B_H2F_A ;
wire MMUART0_DTR_MGPIO18B_H2F_B ;
wire MMUART0_RI_MGPIO21B_H2F_A ;
wire MMUART0_RI_MGPIO21B_H2F_B ;
wire MMUART0_RTS_MGPIO17B_H2F_A ;
wire MMUART0_RTS_MGPIO17B_H2F_B ;
wire MMUART0_RXD_MGPIO28B_H2F_A ;
wire MMUART0_RXD_MGPIO28B_H2F_B ;
wire MMUART0_SCK_MGPIO29B_H2F_A ;
wire MMUART0_SCK_MGPIO29B_H2F_B ;
wire MMUART0_TXD_MGPIO27B_H2F_B ;
wire MMUART1_DTR_MGPIO12B_H2F_A ;
wire MMUART1_RTS_MGPIO11B_H2F_A ;
wire MMUART1_RTS_MGPIO11B_H2F_B ;
wire MMUART1_RXD_MGPIO26B_H2F_A ;
wire MMUART1_RXD_MGPIO26B_H2F_B ;
wire MMUART1_SCK_MGPIO25B_H2F_A ;
wire MMUART1_SCK_MGPIO25B_H2F_B ;
wire MMUART1_TXD_MGPIO24B_H2F_B ;
wire MPLL_LOCK ;
wire FIC_2_APB_M_PENABLE ;
wire FIC_2_APB_M_PSEL ;
wire FIC_2_APB_M_PWRITE ;
wire RTC_MATCH ;
wire SLEEPDEEP ;
wire SLEEPHOLDACK ;
wire SLEEPING ;
wire SMBALERT_NO0 ;
wire SMBALERT_NO1 ;
wire SMBSUS_NO0 ;
wire SMBSUS_NO1 ;
wire SPI0_SDI_MGPIO5A_H2F_A ;
wire SPI0_SDI_MGPIO5A_H2F_B ;
wire SPI0_SDO_MGPIO6A_H2F_B ;
wire SPI0_SS0_MGPIO7A_H2F_B ;
wire SPI0_SS1_MGPIO8A_H2F_A ;
wire SPI0_SS1_MGPIO8A_H2F_B ;
wire SPI0_SS2_MGPIO9A_H2F_A ;
wire SPI0_SS2_MGPIO9A_H2F_B ;
wire SPI0_SS3_MGPIO10A_H2F_A ;
wire SPI0_SS3_MGPIO10A_H2F_B ;
wire SPI0_SS4_MGPIO19A_H2F_A ;
wire SPI0_SS5_MGPIO20A_H2F_A ;
wire SPI0_SS6_MGPIO21A_H2F_A ;
wire SPI0_SS7_MGPIO22A_H2F_A ;
wire SPI1_CLK_OUT ;
wire SPI1_SDI_MGPIO11A_H2F_A ;
wire SPI1_SDI_MGPIO11A_H2F_B ;
wire SPI1_SDO_MGPIO12A_H2F_A ;
wire SPI1_SDO_MGPIO12A_H2F_B ;
wire SPI1_SS0_MGPIO13A_H2F_A ;
wire SPI1_SS0_MGPIO13A_H2F_B ;
wire SPI1_SS1_MGPIO14A_H2F_A ;
wire SPI1_SS1_MGPIO14A_H2F_B ;
wire SPI1_SS2_MGPIO15A_H2F_A ;
wire SPI1_SS2_MGPIO15A_H2F_B ;
wire SPI1_SS3_MGPIO16A_H2F_A ;
wire SPI1_SS3_MGPIO16A_H2F_B ;
wire SPI1_SS4_MGPIO17A_H2F_A ;
wire SPI1_SS5_MGPIO18A_H2F_A ;
wire SPI1_SS6_MGPIO23A_H2F_A ;
wire SPI1_SS7_MGPIO24A_H2F_A ;
wire TRACECLK ;
wire TX_CLK ;
wire TX_ENF ;
wire TX_ERRF ;
wire TXCTL_EN_RIF ;
wire TXEV ;
wire WDOGTIMEOUT ;
wire F_ARREADY_HREADYOUT1 ;
wire F_AWREADY_HREADYOUT0 ;
wire F_BVALID ;
wire F_RLAST ;
wire F_RVALID ;
wire F_WREADY ;
wire MDDR_FABRIC_PREADY ;
wire MDDR_FABRIC_PSLVERR ;
wire VCC ;
wire GND ;
wire CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT ;
wire CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT ;
wire CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT ;
wire DRAM_CASN ;
wire DRAM_CKE ;
wire DRAM_CLK ;
wire DRAM_CSN ;
wire DRAM_ODT ;
wire DRAM_RASN ;
wire DRAM_RSTN ;
wire DRAM_WEN ;
wire I2C0_SCL_USBC_DATA1_MGPIO31B_OUT ;
wire I2C0_SDA_USBC_DATA0_MGPIO30B_OUT ;
wire I2C1_SCL_USBA_DATA4_MGPIO1A_OUT ;
wire I2C1_SDA_USBA_DATA3_MGPIO0A_OUT ;
wire MGPIO25A_OUT ;
wire MGPIO26A_OUT ;
wire MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT ;
wire MMUART0_DCD_MGPIO22B_OUT ;
wire MMUART0_DSR_MGPIO20B_OUT ;
wire MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT ;
wire MMUART0_RI_MGPIO21B_OUT ;
wire MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT ;
wire MMUART0_RXD_USBC_STP_MGPIO28B_OUT ;
wire MMUART0_SCK_USBC_NXT_MGPIO29B_OUT ;
wire MMUART0_TXD_USBC_DIR_MGPIO27B_OUT ;
wire MMUART1_CTS_MGPIO13B_OUT ;
wire MMUART1_DCD_MGPIO16B_OUT ;
wire MMUART1_DSR_MGPIO14B_OUT ;
wire MMUART1_DTR_MGPIO12B_OUT ;
wire MMUART1_RI_MGPIO15B_OUT ;
wire MMUART1_RTS_MGPIO11B_OUT ;
wire MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT ;
wire MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT ;
wire MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT ;
wire RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT ;
wire RGMII_MDC_RMII_MDC_OUT ;
wire RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT ;
wire RGMII_RX_CLK_OUT ;
wire RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT ;
wire RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT ;
wire RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT ;
wire RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT ;
wire RGMII_RXD3_USBB_DATA4_OUT ;
wire RGMII_TX_CLK_OUT ;
wire RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT ;
wire RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT ;
wire RGMII_TXD1_RMII_TXD1_USBB_STP_OUT ;
wire RGMII_TXD2_USBB_DATA5_OUT ;
wire RGMII_TXD3_USBB_DATA6_OUT ;
wire SPI0_SCK_USBA_XCLK_OUT ;
wire SPI0_SDI_USBA_DIR_MGPIO5A_OUT ;
wire SPI0_SDO_USBA_STP_MGPIO6A_OUT ;
wire SPI0_SS0_USBA_NXT_MGPIO7A_OUT ;
wire SPI0_SS1_USBA_DATA5_MGPIO8A_OUT ;
wire SPI0_SS2_USBA_DATA6_MGPIO9A_OUT ;
wire SPI0_SS3_USBA_DATA7_MGPIO10A_OUT ;
wire SPI0_SS4_MGPIO19A_OUT ;
wire SPI0_SS5_MGPIO20A_OUT ;
wire SPI0_SS6_MGPIO21A_OUT ;
wire SPI0_SS7_MGPIO22A_OUT ;
wire SPI1_SCK_OUT ;
wire SPI1_SDI_MGPIO11A_OUT ;
wire SPI1_SDO_MGPIO12A_OUT ;
wire SPI1_SS0_MGPIO13A_OUT ;
wire SPI1_SS1_MGPIO14A_OUT ;
wire SPI1_SS2_MGPIO15A_OUT ;
wire SPI1_SS3_MGPIO16A_OUT ;
wire SPI1_SS4_MGPIO17A_OUT ;
wire SPI1_SS5_MGPIO18A_OUT ;
wire SPI1_SS6_MGPIO23A_OUT ;
wire SPI1_SS7_MGPIO24A_OUT ;
wire USBC_XCLK_OUT ;
wire CAN_RXBUS_USBA_DATA1_MGPIO3A_OE ;
wire CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE ;
wire CAN_TXBUS_USBA_DATA0_MGPIO2A_OE ;
wire I2C0_SCL_USBC_DATA1_MGPIO31B_OE ;
wire I2C0_SDA_USBC_DATA0_MGPIO30B_OE ;
wire I2C1_SCL_USBA_DATA4_MGPIO1A_OE ;
wire I2C1_SDA_USBA_DATA3_MGPIO0A_OE ;
wire MGPIO25A_OE ;
wire MGPIO26A_OE ;
wire MMUART0_CTS_USBC_DATA7_MGPIO19B_OE ;
wire MMUART0_DCD_MGPIO22B_OE ;
wire MMUART0_DSR_MGPIO20B_OE ;
wire MMUART0_DTR_USBC_DATA6_MGPIO18B_OE ;
wire MMUART0_RI_MGPIO21B_OE ;
wire MMUART0_RTS_USBC_DATA5_MGPIO17B_OE ;
wire MMUART0_RXD_USBC_STP_MGPIO28B_OE ;
wire MMUART0_SCK_USBC_NXT_MGPIO29B_OE ;
wire MMUART0_TXD_USBC_DIR_MGPIO27B_OE ;
wire MMUART1_CTS_MGPIO13B_OE ;
wire MMUART1_DCD_MGPIO16B_OE ;
wire MMUART1_DSR_MGPIO14B_OE ;
wire MMUART1_DTR_MGPIO12B_OE ;
wire MMUART1_RI_MGPIO15B_OE ;
wire MMUART1_RTS_MGPIO11B_OE ;
wire MMUART1_RXD_USBC_DATA3_MGPIO26B_OE ;
wire MMUART1_SCK_USBC_DATA4_MGPIO25B_OE ;
wire MMUART1_TXD_USBC_DATA2_MGPIO24B_OE ;
wire RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE ;
wire RGMII_MDC_RMII_MDC_OE ;
wire RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE ;
wire RGMII_RX_CLK_OE ;
wire RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE ;
wire RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE ;
wire RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE ;
wire RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE ;
wire RGMII_RXD3_USBB_DATA4_OE ;
wire RGMII_TX_CLK_OE ;
wire RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE ;
wire RGMII_TXD0_RMII_TXD0_USBB_DIR_OE ;
wire RGMII_TXD1_RMII_TXD1_USBB_STP_OE ;
wire RGMII_TXD2_USBB_DATA5_OE ;
wire RGMII_TXD3_USBB_DATA6_OE ;
wire SPI0_SCK_USBA_XCLK_OE ;
wire SPI0_SDI_USBA_DIR_MGPIO5A_OE ;
wire SPI0_SDO_USBA_STP_MGPIO6A_OE ;
wire SPI0_SS0_USBA_NXT_MGPIO7A_OE ;
wire SPI0_SS1_USBA_DATA5_MGPIO8A_OE ;
wire SPI0_SS2_USBA_DATA6_MGPIO9A_OE ;
wire SPI0_SS3_USBA_DATA7_MGPIO10A_OE ;
wire SPI0_SS4_MGPIO19A_OE ;
wire SPI0_SS5_MGPIO20A_OE ;
wire SPI0_SS6_MGPIO21A_OE ;
wire SPI0_SS7_MGPIO22A_OE ;
wire SPI1_SCK_OE ;
wire SPI1_SDI_MGPIO11A_OE ;
wire SPI1_SDO_MGPIO12A_OE ;
wire SPI1_SS0_MGPIO13A_OE ;
wire SPI1_SS1_MGPIO14A_OE ;
wire SPI1_SS2_MGPIO15A_OE ;
wire SPI1_SS3_MGPIO16A_OE ;
wire SPI1_SS4_MGPIO17A_OE ;
wire SPI1_SS5_MGPIO18A_OE ;
wire SPI1_SS6_MGPIO23A_OE ;
wire SPI1_SS7_MGPIO24A_OE ;
wire USBC_XCLK_OE ;
// @17:230
  MSS_025 MSS_ADLIB_INST (
	.CAN_RXBUS_MGPIO3A_H2F_A(CAN_RXBUS_MGPIO3A_H2F_A),
	.CAN_RXBUS_MGPIO3A_H2F_B(CAN_RXBUS_MGPIO3A_H2F_B),
	.CAN_TX_EBL_MGPIO4A_H2F_A(CAN_TX_EBL_MGPIO4A_H2F_A),
	.CAN_TX_EBL_MGPIO4A_H2F_B(CAN_TX_EBL_MGPIO4A_H2F_B),
	.CAN_TXBUS_MGPIO2A_H2F_A(CAN_TXBUS_MGPIO2A_H2F_A),
	.CAN_TXBUS_MGPIO2A_H2F_B(CAN_TXBUS_MGPIO2A_H2F_B),
	.CLK_CONFIG_APB(FIC_2_APB_M_PCLK),
	.COMMS_INT(COMMS_INT),
	.CONFIG_PRESET_N(FIC_2_APB_M_PRESET_N),
	.EDAC_ERROR(EDAC_ERROR[7:0]),
	.F_FM0_RDATA(F_FM0_RDATA[31:0]),
	.F_FM0_READYOUT(F_FM0_READYOUT),
	.F_FM0_RESP(F_FM0_RESP),
	.F_HM0_ADDR(F_HM0_ADDR[31:0]),
	.F_HM0_ENABLE(F_HM0_ENABLE),
	.F_HM0_SEL(F_HM0_SEL),
	.F_HM0_SIZE(F_HM0_SIZE[1:0]),
	.F_HM0_TRANS1(F_HM0_TRANS1),
	.F_HM0_WDATA(F_HM0_WDATA[31:0]),
	.F_HM0_WRITE(F_HM0_WRITE),
	.FAB_CHRGVBUS(FAB_CHRGVBUS),
	.FAB_DISCHRGVBUS(FAB_DISCHRGVBUS),
	.FAB_DMPULLDOWN(FAB_DMPULLDOWN),
	.FAB_DPPULLDOWN(FAB_DPPULLDOWN),
	.FAB_DRVVBUS(FAB_DRVVBUS),
	.FAB_IDPULLUP(FAB_IDPULLUP),
	.FAB_OPMODE(FAB_OPMODE[1:0]),
	.FAB_SUSPENDM(FAB_SUSPENDM),
	.FAB_TERMSEL(FAB_TERMSEL),
	.FAB_TXVALID(FAB_TXVALID),
	.FAB_VCONTROL(FAB_VCONTROL[3:0]),
	.FAB_VCONTROLLOADM(FAB_VCONTROLLOADM),
	.FAB_XCVRSEL(FAB_XCVRSEL[1:0]),
	.FAB_XDATAOUT(FAB_XDATAOUT[7:0]),
	.FACC_GLMUX_SEL(FACC_GLMUX_SEL),
	.FIC32_0_MASTER(FIC32_0_MASTER[1:0]),
	.FIC32_1_MASTER(FIC32_1_MASTER[1:0]),
	.FPGA_RESET_N(MSS_RESET_N_M2F),
	.GTX_CLK(GTX_CLK),
	.H2F_INTERRUPT(H2F_INTERRUPT[15:0]),
	.H2F_NMI(H2F_NMI),
	.H2FCALIB(H2FCALIB),
	.I2C0_SCL_MGPIO31B_H2F_A(I2C0_SCL_MGPIO31B_H2F_A),
	.I2C0_SCL_MGPIO31B_H2F_B(I2C0_SCL_MGPIO31B_H2F_B),
	.I2C0_SDA_MGPIO30B_H2F_A(I2C0_SDA_MGPIO30B_H2F_A),
	.I2C0_SDA_MGPIO30B_H2F_B(I2C0_SDA_MGPIO30B_H2F_B),
	.I2C1_SCL_MGPIO1A_H2F_A(I2C1_SCL_MGPIO1A_H2F_A),
	.I2C1_SCL_MGPIO1A_H2F_B(I2C1_SCL_MGPIO1A_H2F_B),
	.I2C1_SDA_MGPIO0A_H2F_A(I2C1_SDA_MGPIO0A_H2F_A),
	.I2C1_SDA_MGPIO0A_H2F_B(I2C1_SDA_MGPIO0A_H2F_B),
	.MDCF(MDCF),
	.MDOENF(MDOENF),
	.MDOF(MDOF),
	.MMUART0_CTS_MGPIO19B_H2F_A(MMUART0_CTS_MGPIO19B_H2F_A),
	.MMUART0_CTS_MGPIO19B_H2F_B(MMUART0_CTS_MGPIO19B_H2F_B),
	.MMUART0_DCD_MGPIO22B_H2F_A(MMUART0_DCD_MGPIO22B_H2F_A),
	.MMUART0_DCD_MGPIO22B_H2F_B(MMUART0_DCD_MGPIO22B_H2F_B),
	.MMUART0_DSR_MGPIO20B_H2F_A(MMUART0_DSR_MGPIO20B_H2F_A),
	.MMUART0_DSR_MGPIO20B_H2F_B(MMUART0_DSR_MGPIO20B_H2F_B),
	.MMUART0_DTR_MGPIO18B_H2F_A(MMUART0_DTR_MGPIO18B_H2F_A),
	.MMUART0_DTR_MGPIO18B_H2F_B(MMUART0_DTR_MGPIO18B_H2F_B),
	.MMUART0_RI_MGPIO21B_H2F_A(MMUART0_RI_MGPIO21B_H2F_A),
	.MMUART0_RI_MGPIO21B_H2F_B(MMUART0_RI_MGPIO21B_H2F_B),
	.MMUART0_RTS_MGPIO17B_H2F_A(MMUART0_RTS_MGPIO17B_H2F_A),
	.MMUART0_RTS_MGPIO17B_H2F_B(MMUART0_RTS_MGPIO17B_H2F_B),
	.MMUART0_RXD_MGPIO28B_H2F_A(MMUART0_RXD_MGPIO28B_H2F_A),
	.MMUART0_RXD_MGPIO28B_H2F_B(MMUART0_RXD_MGPIO28B_H2F_B),
	.MMUART0_SCK_MGPIO29B_H2F_A(MMUART0_SCK_MGPIO29B_H2F_A),
	.MMUART0_SCK_MGPIO29B_H2F_B(MMUART0_SCK_MGPIO29B_H2F_B),
	.MMUART0_TXD_MGPIO27B_H2F_A(MMUART_0_TXD_M2F_c),
	.MMUART0_TXD_MGPIO27B_H2F_B(MMUART0_TXD_MGPIO27B_H2F_B),
	.MMUART1_DTR_MGPIO12B_H2F_A(MMUART1_DTR_MGPIO12B_H2F_A),
	.MMUART1_RTS_MGPIO11B_H2F_A(MMUART1_RTS_MGPIO11B_H2F_A),
	.MMUART1_RTS_MGPIO11B_H2F_B(MMUART1_RTS_MGPIO11B_H2F_B),
	.MMUART1_RXD_MGPIO26B_H2F_A(MMUART1_RXD_MGPIO26B_H2F_A),
	.MMUART1_RXD_MGPIO26B_H2F_B(MMUART1_RXD_MGPIO26B_H2F_B),
	.MMUART1_SCK_MGPIO25B_H2F_A(MMUART1_SCK_MGPIO25B_H2F_A),
	.MMUART1_SCK_MGPIO25B_H2F_B(MMUART1_SCK_MGPIO25B_H2F_B),
	.MMUART1_TXD_MGPIO24B_H2F_A(MMUART_1_TXD_M2F_c),
	.MMUART1_TXD_MGPIO24B_H2F_B(MMUART1_TXD_MGPIO24B_H2F_B),
	.MPLL_LOCK(MPLL_LOCK),
	.PER2_FABRIC_PADDR(FIC_2_APB_M_PADDR[15:2]),
	.PER2_FABRIC_PENABLE(FIC_2_APB_M_PENABLE),
	.PER2_FABRIC_PSEL(FIC_2_APB_M_PSEL),
	.PER2_FABRIC_PWDATA(FIC_2_APB_M_PWDATA[31:0]),
	.PER2_FABRIC_PWRITE(FIC_2_APB_M_PWRITE),
	.RTC_MATCH(RTC_MATCH),
	.SLEEPDEEP(SLEEPDEEP),
	.SLEEPHOLDACK(SLEEPHOLDACK),
	.SLEEPING(SLEEPING),
	.SMBALERT_NO0(SMBALERT_NO0),
	.SMBALERT_NO1(SMBALERT_NO1),
	.SMBSUS_NO0(SMBSUS_NO0),
	.SMBSUS_NO1(SMBSUS_NO1),
	.SPI0_CLK_OUT(SPI_0_CLK_M2F_c),
	.SPI0_SDI_MGPIO5A_H2F_A(SPI0_SDI_MGPIO5A_H2F_A),
	.SPI0_SDI_MGPIO5A_H2F_B(SPI0_SDI_MGPIO5A_H2F_B),
	.SPI0_SDO_MGPIO6A_H2F_A(SPI_0_DO_M2F_c),
	.SPI0_SDO_MGPIO6A_H2F_B(SPI0_SDO_MGPIO6A_H2F_B),
	.SPI0_SS0_MGPIO7A_H2F_A(SPI_0_SS0_M2F_c),
	.SPI0_SS0_MGPIO7A_H2F_B(SPI0_SS0_MGPIO7A_H2F_B),
	.SPI0_SS1_MGPIO8A_H2F_A(SPI0_SS1_MGPIO8A_H2F_A),
	.SPI0_SS1_MGPIO8A_H2F_B(SPI0_SS1_MGPIO8A_H2F_B),
	.SPI0_SS2_MGPIO9A_H2F_A(SPI0_SS2_MGPIO9A_H2F_A),
	.SPI0_SS2_MGPIO9A_H2F_B(SPI0_SS2_MGPIO9A_H2F_B),
	.SPI0_SS3_MGPIO10A_H2F_A(SPI0_SS3_MGPIO10A_H2F_A),
	.SPI0_SS3_MGPIO10A_H2F_B(SPI0_SS3_MGPIO10A_H2F_B),
	.SPI0_SS4_MGPIO19A_H2F_A(SPI0_SS4_MGPIO19A_H2F_A),
	.SPI0_SS5_MGPIO20A_H2F_A(SPI0_SS5_MGPIO20A_H2F_A),
	.SPI0_SS6_MGPIO21A_H2F_A(SPI0_SS6_MGPIO21A_H2F_A),
	.SPI0_SS7_MGPIO22A_H2F_A(SPI0_SS7_MGPIO22A_H2F_A),
	.SPI1_CLK_OUT(SPI1_CLK_OUT),
	.SPI1_SDI_MGPIO11A_H2F_A(SPI1_SDI_MGPIO11A_H2F_A),
	.SPI1_SDI_MGPIO11A_H2F_B(SPI1_SDI_MGPIO11A_H2F_B),
	.SPI1_SDO_MGPIO12A_H2F_A(SPI1_SDO_MGPIO12A_H2F_A),
	.SPI1_SDO_MGPIO12A_H2F_B(SPI1_SDO_MGPIO12A_H2F_B),
	.SPI1_SS0_MGPIO13A_H2F_A(SPI1_SS0_MGPIO13A_H2F_A),
	.SPI1_SS0_MGPIO13A_H2F_B(SPI1_SS0_MGPIO13A_H2F_B),
	.SPI1_SS1_MGPIO14A_H2F_A(SPI1_SS1_MGPIO14A_H2F_A),
	.SPI1_SS1_MGPIO14A_H2F_B(SPI1_SS1_MGPIO14A_H2F_B),
	.SPI1_SS2_MGPIO15A_H2F_A(SPI1_SS2_MGPIO15A_H2F_A),
	.SPI1_SS2_MGPIO15A_H2F_B(SPI1_SS2_MGPIO15A_H2F_B),
	.SPI1_SS3_MGPIO16A_H2F_A(SPI1_SS3_MGPIO16A_H2F_A),
	.SPI1_SS3_MGPIO16A_H2F_B(SPI1_SS3_MGPIO16A_H2F_B),
	.SPI1_SS4_MGPIO17A_H2F_A(SPI1_SS4_MGPIO17A_H2F_A),
	.SPI1_SS5_MGPIO18A_H2F_A(SPI1_SS5_MGPIO18A_H2F_A),
	.SPI1_SS6_MGPIO23A_H2F_A(SPI1_SS6_MGPIO23A_H2F_A),
	.SPI1_SS7_MGPIO24A_H2F_A(SPI1_SS7_MGPIO24A_H2F_A),
	.TCGF(TCGF[9:0]),
	.TRACECLK(TRACECLK),
	.TRACEDATA(TRACEDATA[3:0]),
	.TX_CLK(TX_CLK),
	.TX_ENF(TX_ENF),
	.TX_ERRF(TX_ERRF),
	.TXCTL_EN_RIF(TXCTL_EN_RIF),
	.TXD_RIF(TXD_RIF[3:0]),
	.TXDF(TXDF[7:0]),
	.TXEV(TXEV),
	.WDOGTIMEOUT(WDOGTIMEOUT),
	.F_ARREADY_HREADYOUT1(F_ARREADY_HREADYOUT1),
	.F_AWREADY_HREADYOUT0(F_AWREADY_HREADYOUT0),
	.F_BID(F_BID[3:0]),
	.F_BRESP_HRESP0(F_BRESP_HRESP0[1:0]),
	.F_BVALID(F_BVALID),
	.F_RDATA_HRDATA01(F_RDATA_HRDATA01[63:0]),
	.F_RID(F_RID[3:0]),
	.F_RLAST(F_RLAST),
	.F_RRESP_HRESP1(F_RRESP_HRESP1[1:0]),
	.F_RVALID(F_RVALID),
	.F_WREADY(F_WREADY),
	.MDDR_FABRIC_PRDATA(MDDR_FABRIC_PRDATA[15:0]),
	.MDDR_FABRIC_PREADY(MDDR_FABRIC_PREADY),
	.MDDR_FABRIC_PSLVERR(MDDR_FABRIC_PSLVERR),
	.CAN_RXBUS_F2H_SCP(VCC),
	.CAN_TX_EBL_F2H_SCP(VCC),
	.CAN_TXBUS_F2H_SCP(VCC),
	.COLF(VCC),
	.CRSF(VCC),
	.F2_DMAREADY({VCC, VCC}),
	.F2H_INTERRUPT({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F2HCALIB(VCC),
	.F_DMAREADY({VCC, VCC}),
	.F_FM0_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_FM0_ENABLE(GND),
	.F_FM0_MASTLOCK(GND),
	.F_FM0_READY(VCC),
	.F_FM0_SEL(GND),
	.F_FM0_SIZE({GND, GND}),
	.F_FM0_TRANS1(GND),
	.F_FM0_WDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_FM0_WRITE(GND),
	.F_HM0_RDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_HM0_READY(VCC),
	.F_HM0_RESP(GND),
	.FAB_AVALID(VCC),
	.FAB_HOSTDISCON(VCC),
	.FAB_IDDIG(VCC),
	.FAB_LINESTATE({VCC, VCC}),
	.FAB_M3_RESET_N(VCC),
	.FAB_PLL_LOCK(LOCK),
	.FAB_RXACTIVE(VCC),
	.FAB_RXERROR(VCC),
	.FAB_RXVALID(VCC),
	.FAB_RXVALIDH(GND),
	.FAB_SESSEND(VCC),
	.FAB_TXREADY(VCC),
	.FAB_VBUSVALID(VCC),
	.FAB_VSTATUS({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.FAB_XDATAIN({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.GTX_CLKPF(VCC),
	.I2C0_BCLK(VCC),
	.I2C0_SCL_F2H_SCP(VCC),
	.I2C0_SDA_F2H_SCP(VCC),
	.I2C1_BCLK(VCC),
	.I2C1_SCL_F2H_SCP(VCC),
	.I2C1_SDA_F2H_SCP(VCC),
	.MDIF(VCC),
	.MGPIO0A_F2H_GPIN(VCC),
	.MGPIO10A_F2H_GPIN(VCC),
	.MGPIO11A_F2H_GPIN(VCC),
	.MGPIO11B_F2H_GPIN(VCC),
	.MGPIO12A_F2H_GPIN(VCC),
	.MGPIO13A_F2H_GPIN(VCC),
	.MGPIO14A_F2H_GPIN(VCC),
	.MGPIO15A_F2H_GPIN(VCC),
	.MGPIO16A_F2H_GPIN(VCC),
	.MGPIO17B_F2H_GPIN(VCC),
	.MGPIO18B_F2H_GPIN(VCC),
	.MGPIO19B_F2H_GPIN(VCC),
	.MGPIO1A_F2H_GPIN(VCC),
	.MGPIO20B_F2H_GPIN(VCC),
	.MGPIO21B_F2H_GPIN(VCC),
	.MGPIO22B_F2H_GPIN(VCC),
	.MGPIO24B_F2H_GPIN(VCC),
	.MGPIO25B_F2H_GPIN(VCC),
	.MGPIO26B_F2H_GPIN(VCC),
	.MGPIO27B_F2H_GPIN(VCC),
	.MGPIO28B_F2H_GPIN(VCC),
	.MGPIO29B_F2H_GPIN(VCC),
	.MGPIO2A_F2H_GPIN(VCC),
	.MGPIO30B_F2H_GPIN(VCC),
	.MGPIO31B_F2H_GPIN(VCC),
	.MGPIO3A_F2H_GPIN(VCC),
	.MGPIO4A_F2H_GPIN(VCC),
	.MGPIO5A_F2H_GPIN(VCC),
	.MGPIO6A_F2H_GPIN(VCC),
	.MGPIO7A_F2H_GPIN(VCC),
	.MGPIO8A_F2H_GPIN(VCC),
	.MGPIO9A_F2H_GPIN(VCC),
	.MMUART0_CTS_F2H_SCP(VCC),
	.MMUART0_DCD_F2H_SCP(VCC),
	.MMUART0_DSR_F2H_SCP(VCC),
	.MMUART0_DTR_F2H_SCP(VCC),
	.MMUART0_RI_F2H_SCP(VCC),
	.MMUART0_RTS_F2H_SCP(VCC),
	.MMUART0_RXD_F2H_SCP(MMUART_0_RXD_F2M_c),
	.MMUART0_SCK_F2H_SCP(VCC),
	.MMUART0_TXD_F2H_SCP(VCC),
	.MMUART1_CTS_F2H_SCP(VCC),
	.MMUART1_DCD_F2H_SCP(VCC),
	.MMUART1_DSR_F2H_SCP(VCC),
	.MMUART1_RI_F2H_SCP(VCC),
	.MMUART1_RTS_F2H_SCP(VCC),
	.MMUART1_RXD_F2H_SCP(MMUART_1_RXD_F2M_c),
	.MMUART1_SCK_F2H_SCP(VCC),
	.MMUART1_TXD_F2H_SCP(VCC),
	.PER2_FABRIC_PRDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.PER2_FABRIC_PREADY(VCC),
	.PER2_FABRIC_PSLVERR(GND),
	.RCGF({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.RX_CLKPF(VCC),
	.RX_DVF(VCC),
	.RX_ERRF(VCC),
	.RX_EV(VCC),
	.RXDF({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.SLEEPHOLDREQ(GND),
	.SMBALERT_NI0(VCC),
	.SMBALERT_NI1(VCC),
	.SMBSUS_NI0(VCC),
	.SMBSUS_NI1(VCC),
	.SPI0_CLK_IN(VCC),
	.SPI0_SDI_F2H_SCP(SPI_0_DI_F2M_c),
	.SPI0_SDO_F2H_SCP(VCC),
	.SPI0_SS0_F2H_SCP(VCC),
	.SPI0_SS1_F2H_SCP(VCC),
	.SPI0_SS2_F2H_SCP(VCC),
	.SPI0_SS3_F2H_SCP(VCC),
	.SPI1_CLK_IN(VCC),
	.SPI1_SDI_F2H_SCP(VCC),
	.SPI1_SDO_F2H_SCP(VCC),
	.SPI1_SS0_F2H_SCP(VCC),
	.SPI1_SS1_F2H_SCP(VCC),
	.SPI1_SS2_F2H_SCP(VCC),
	.SPI1_SS3_F2H_SCP(VCC),
	.TX_CLKPF(VCC),
	.USER_MSS_GPIO_RESET_N(VCC),
	.USER_MSS_RESET_N(VCC),
	.XCLK_FAB(VCC),
	.CLK_BASE(prj_2_memory_sb_sb_0_FAB_CCC_GL0),
	.CLK_MDDR_APB(VCC),
	.F_ARADDR_HADDR1({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_ARBURST_HTRANS1({GND, GND}),
	.F_ARID_HSEL1({GND, GND, GND, GND}),
	.F_ARLEN_HBURST1({GND, GND, GND, GND}),
	.F_ARLOCK_HMASTLOCK1({GND, GND}),
	.F_ARSIZE_HSIZE1({GND, GND}),
	.F_ARVALID_HWRITE1(GND),
	.F_AWADDR_HADDR0({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_AWBURST_HTRANS0({GND, GND}),
	.F_AWID_HSEL0({GND, GND, GND, GND}),
	.F_AWLEN_HBURST0({GND, GND, GND, GND}),
	.F_AWLOCK_HMASTLOCK0({GND, GND}),
	.F_AWSIZE_HSIZE0({GND, GND}),
	.F_AWVALID_HWRITE0(GND),
	.F_BREADY(GND),
	.F_RMW_AXI(GND),
	.F_RREADY(GND),
	.F_WDATA_HWDATA01({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_WID_HREADY01({GND, GND, GND, GND}),
	.F_WLAST(GND),
	.F_WSTRB({GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_WVALID(GND),
	.FPGA_MDDR_ARESET_N(VCC),
	.MDDR_FABRIC_PADDR({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.MDDR_FABRIC_PENABLE(VCC),
	.MDDR_FABRIC_PSEL(VCC),
	.MDDR_FABRIC_PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.MDDR_FABRIC_PWRITE(VCC),
	.PRESET_N(GND),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_IN(GND),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_IN(GND),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_IN(GND),
	.DM_IN({GND, GND, GND}),
	.DRAM_DQ_IN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.DRAM_DQS_IN({GND, GND, GND}),
	.DRAM_FIFO_WE_IN({GND, GND}),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_IN(GND),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_IN(GND),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_IN(GND),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_IN(GND),
	.MGPIO25A_IN(GND),
	.MGPIO26A_IN(GND),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_IN(GND),
	.MMUART0_DCD_MGPIO22B_IN(GND),
	.MMUART0_DSR_MGPIO20B_IN(GND),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_IN(GND),
	.MMUART0_RI_MGPIO21B_IN(GND),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_IN(GND),
	.MMUART0_RXD_USBC_STP_MGPIO28B_IN(GND),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_IN(GND),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_IN(GND),
	.MMUART1_CTS_MGPIO13B_IN(GND),
	.MMUART1_DCD_MGPIO16B_IN(GND),
	.MMUART1_DSR_MGPIO14B_IN(GND),
	.MMUART1_DTR_MGPIO12B_IN(GND),
	.MMUART1_RI_MGPIO15B_IN(GND),
	.MMUART1_RTS_MGPIO11B_IN(GND),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_IN(GND),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_IN(GND),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_IN(GND),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_IN(GND),
	.RGMII_MDC_RMII_MDC_IN(GND),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_IN(GND),
	.RGMII_RX_CLK_IN(GND),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_IN(GND),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_IN(GND),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_IN(GND),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_IN(GND),
	.RGMII_RXD3_USBB_DATA4_IN(GND),
	.RGMII_TX_CLK_IN(GND),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_IN(GND),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_IN(GND),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_IN(GND),
	.RGMII_TXD2_USBB_DATA5_IN(GND),
	.RGMII_TXD3_USBB_DATA6_IN(GND),
	.SPI0_SCK_USBA_XCLK_IN(GND),
	.SPI0_SDI_USBA_DIR_MGPIO5A_IN(GND),
	.SPI0_SDO_USBA_STP_MGPIO6A_IN(GND),
	.SPI0_SS0_USBA_NXT_MGPIO7A_IN(GND),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_IN(GND),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_IN(GND),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_IN(GND),
	.SPI0_SS4_MGPIO19A_IN(GND),
	.SPI0_SS5_MGPIO20A_IN(GND),
	.SPI0_SS6_MGPIO21A_IN(GND),
	.SPI0_SS7_MGPIO22A_IN(GND),
	.SPI1_SCK_IN(GND),
	.SPI1_SDI_MGPIO11A_IN(GND),
	.SPI1_SDO_MGPIO12A_IN(GND),
	.SPI1_SS0_MGPIO13A_IN(GND),
	.SPI1_SS1_MGPIO14A_IN(GND),
	.SPI1_SS2_MGPIO15A_IN(GND),
	.SPI1_SS3_MGPIO16A_IN(GND),
	.SPI1_SS4_MGPIO17A_IN(GND),
	.SPI1_SS5_MGPIO18A_IN(GND),
	.SPI1_SS6_MGPIO23A_IN(GND),
	.SPI1_SS7_MGPIO24A_IN(GND),
	.USBC_XCLK_IN(GND),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT(CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT(CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT(CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT),
	.DRAM_ADDR(DRAM_ADDR[15:0]),
	.DRAM_BA(DRAM_BA[2:0]),
	.DRAM_CASN(DRAM_CASN),
	.DRAM_CKE(DRAM_CKE),
	.DRAM_CLK(DRAM_CLK),
	.DRAM_CSN(DRAM_CSN),
	.DRAM_DM_RDQS_OUT(DRAM_DM_RDQS_OUT[2:0]),
	.DRAM_DQ_OUT(DRAM_DQ_OUT[17:0]),
	.DRAM_DQS_OUT(DRAM_DQS_OUT[2:0]),
	.DRAM_FIFO_WE_OUT(DRAM_FIFO_WE_OUT[1:0]),
	.DRAM_ODT(DRAM_ODT),
	.DRAM_RASN(DRAM_RASN),
	.DRAM_RSTN(DRAM_RSTN),
	.DRAM_WEN(DRAM_WEN),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_OUT(I2C0_SCL_USBC_DATA1_MGPIO31B_OUT),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_OUT(I2C0_SDA_USBC_DATA0_MGPIO30B_OUT),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_OUT(I2C1_SCL_USBA_DATA4_MGPIO1A_OUT),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_OUT(I2C1_SDA_USBA_DATA3_MGPIO0A_OUT),
	.MGPIO25A_OUT(MGPIO25A_OUT),
	.MGPIO26A_OUT(MGPIO26A_OUT),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT(MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT),
	.MMUART0_DCD_MGPIO22B_OUT(MMUART0_DCD_MGPIO22B_OUT),
	.MMUART0_DSR_MGPIO20B_OUT(MMUART0_DSR_MGPIO20B_OUT),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT(MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT),
	.MMUART0_RI_MGPIO21B_OUT(MMUART0_RI_MGPIO21B_OUT),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT(MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT),
	.MMUART0_RXD_USBC_STP_MGPIO28B_OUT(MMUART0_RXD_USBC_STP_MGPIO28B_OUT),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_OUT(MMUART0_SCK_USBC_NXT_MGPIO29B_OUT),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_OUT(MMUART0_TXD_USBC_DIR_MGPIO27B_OUT),
	.MMUART1_CTS_MGPIO13B_OUT(MMUART1_CTS_MGPIO13B_OUT),
	.MMUART1_DCD_MGPIO16B_OUT(MMUART1_DCD_MGPIO16B_OUT),
	.MMUART1_DSR_MGPIO14B_OUT(MMUART1_DSR_MGPIO14B_OUT),
	.MMUART1_DTR_MGPIO12B_OUT(MMUART1_DTR_MGPIO12B_OUT),
	.MMUART1_RI_MGPIO15B_OUT(MMUART1_RI_MGPIO15B_OUT),
	.MMUART1_RTS_MGPIO11B_OUT(MMUART1_RTS_MGPIO11B_OUT),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT(MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT(MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT(MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT(RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT),
	.RGMII_MDC_RMII_MDC_OUT(RGMII_MDC_RMII_MDC_OUT),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT(RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT),
	.RGMII_RX_CLK_OUT(RGMII_RX_CLK_OUT),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT(RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT(RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT(RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT(RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT),
	.RGMII_RXD3_USBB_DATA4_OUT(RGMII_RXD3_USBB_DATA4_OUT),
	.RGMII_TX_CLK_OUT(RGMII_TX_CLK_OUT),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT(RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT(RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_OUT(RGMII_TXD1_RMII_TXD1_USBB_STP_OUT),
	.RGMII_TXD2_USBB_DATA5_OUT(RGMII_TXD2_USBB_DATA5_OUT),
	.RGMII_TXD3_USBB_DATA6_OUT(RGMII_TXD3_USBB_DATA6_OUT),
	.SPI0_SCK_USBA_XCLK_OUT(SPI0_SCK_USBA_XCLK_OUT),
	.SPI0_SDI_USBA_DIR_MGPIO5A_OUT(SPI0_SDI_USBA_DIR_MGPIO5A_OUT),
	.SPI0_SDO_USBA_STP_MGPIO6A_OUT(SPI0_SDO_USBA_STP_MGPIO6A_OUT),
	.SPI0_SS0_USBA_NXT_MGPIO7A_OUT(SPI0_SS0_USBA_NXT_MGPIO7A_OUT),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_OUT(SPI0_SS1_USBA_DATA5_MGPIO8A_OUT),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_OUT(SPI0_SS2_USBA_DATA6_MGPIO9A_OUT),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_OUT(SPI0_SS3_USBA_DATA7_MGPIO10A_OUT),
	.SPI0_SS4_MGPIO19A_OUT(SPI0_SS4_MGPIO19A_OUT),
	.SPI0_SS5_MGPIO20A_OUT(SPI0_SS5_MGPIO20A_OUT),
	.SPI0_SS6_MGPIO21A_OUT(SPI0_SS6_MGPIO21A_OUT),
	.SPI0_SS7_MGPIO22A_OUT(SPI0_SS7_MGPIO22A_OUT),
	.SPI1_SCK_OUT(SPI1_SCK_OUT),
	.SPI1_SDI_MGPIO11A_OUT(SPI1_SDI_MGPIO11A_OUT),
	.SPI1_SDO_MGPIO12A_OUT(SPI1_SDO_MGPIO12A_OUT),
	.SPI1_SS0_MGPIO13A_OUT(SPI1_SS0_MGPIO13A_OUT),
	.SPI1_SS1_MGPIO14A_OUT(SPI1_SS1_MGPIO14A_OUT),
	.SPI1_SS2_MGPIO15A_OUT(SPI1_SS2_MGPIO15A_OUT),
	.SPI1_SS3_MGPIO16A_OUT(SPI1_SS3_MGPIO16A_OUT),
	.SPI1_SS4_MGPIO17A_OUT(SPI1_SS4_MGPIO17A_OUT),
	.SPI1_SS5_MGPIO18A_OUT(SPI1_SS5_MGPIO18A_OUT),
	.SPI1_SS6_MGPIO23A_OUT(SPI1_SS6_MGPIO23A_OUT),
	.SPI1_SS7_MGPIO24A_OUT(SPI1_SS7_MGPIO24A_OUT),
	.USBC_XCLK_OUT(USBC_XCLK_OUT),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_OE(CAN_RXBUS_USBA_DATA1_MGPIO3A_OE),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE(CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_OE(CAN_TXBUS_USBA_DATA0_MGPIO2A_OE),
	.DM_OE(DM_OE[2:0]),
	.DRAM_DQ_OE(DRAM_DQ_OE[17:0]),
	.DRAM_DQS_OE(DRAM_DQS_OE[2:0]),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_OE(I2C0_SCL_USBC_DATA1_MGPIO31B_OE),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_OE(I2C0_SDA_USBC_DATA0_MGPIO30B_OE),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_OE(I2C1_SCL_USBA_DATA4_MGPIO1A_OE),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_OE(I2C1_SDA_USBA_DATA3_MGPIO0A_OE),
	.MGPIO25A_OE(MGPIO25A_OE),
	.MGPIO26A_OE(MGPIO26A_OE),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_OE(MMUART0_CTS_USBC_DATA7_MGPIO19B_OE),
	.MMUART0_DCD_MGPIO22B_OE(MMUART0_DCD_MGPIO22B_OE),
	.MMUART0_DSR_MGPIO20B_OE(MMUART0_DSR_MGPIO20B_OE),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_OE(MMUART0_DTR_USBC_DATA6_MGPIO18B_OE),
	.MMUART0_RI_MGPIO21B_OE(MMUART0_RI_MGPIO21B_OE),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_OE(MMUART0_RTS_USBC_DATA5_MGPIO17B_OE),
	.MMUART0_RXD_USBC_STP_MGPIO28B_OE(MMUART0_RXD_USBC_STP_MGPIO28B_OE),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_OE(MMUART0_SCK_USBC_NXT_MGPIO29B_OE),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_OE(MMUART0_TXD_USBC_DIR_MGPIO27B_OE),
	.MMUART1_CTS_MGPIO13B_OE(MMUART1_CTS_MGPIO13B_OE),
	.MMUART1_DCD_MGPIO16B_OE(MMUART1_DCD_MGPIO16B_OE),
	.MMUART1_DSR_MGPIO14B_OE(MMUART1_DSR_MGPIO14B_OE),
	.MMUART1_DTR_MGPIO12B_OE(MMUART1_DTR_MGPIO12B_OE),
	.MMUART1_RI_MGPIO15B_OE(MMUART1_RI_MGPIO15B_OE),
	.MMUART1_RTS_MGPIO11B_OE(MMUART1_RTS_MGPIO11B_OE),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_OE(MMUART1_RXD_USBC_DATA3_MGPIO26B_OE),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_OE(MMUART1_SCK_USBC_DATA4_MGPIO25B_OE),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_OE(MMUART1_TXD_USBC_DATA2_MGPIO24B_OE),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE(RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE),
	.RGMII_MDC_RMII_MDC_OE(RGMII_MDC_RMII_MDC_OE),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE(RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE),
	.RGMII_RX_CLK_OE(RGMII_RX_CLK_OE),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE(RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE(RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE(RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE(RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE),
	.RGMII_RXD3_USBB_DATA4_OE(RGMII_RXD3_USBB_DATA4_OE),
	.RGMII_TX_CLK_OE(RGMII_TX_CLK_OE),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE(RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_OE(RGMII_TXD0_RMII_TXD0_USBB_DIR_OE),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_OE(RGMII_TXD1_RMII_TXD1_USBB_STP_OE),
	.RGMII_TXD2_USBB_DATA5_OE(RGMII_TXD2_USBB_DATA5_OE),
	.RGMII_TXD3_USBB_DATA6_OE(RGMII_TXD3_USBB_DATA6_OE),
	.SPI0_SCK_USBA_XCLK_OE(SPI0_SCK_USBA_XCLK_OE),
	.SPI0_SDI_USBA_DIR_MGPIO5A_OE(SPI0_SDI_USBA_DIR_MGPIO5A_OE),
	.SPI0_SDO_USBA_STP_MGPIO6A_OE(SPI0_SDO_USBA_STP_MGPIO6A_OE),
	.SPI0_SS0_USBA_NXT_MGPIO7A_OE(SPI0_SS0_USBA_NXT_MGPIO7A_OE),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_OE(SPI0_SS1_USBA_DATA5_MGPIO8A_OE),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_OE(SPI0_SS2_USBA_DATA6_MGPIO9A_OE),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_OE(SPI0_SS3_USBA_DATA7_MGPIO10A_OE),
	.SPI0_SS4_MGPIO19A_OE(SPI0_SS4_MGPIO19A_OE),
	.SPI0_SS5_MGPIO20A_OE(SPI0_SS5_MGPIO20A_OE),
	.SPI0_SS6_MGPIO21A_OE(SPI0_SS6_MGPIO21A_OE),
	.SPI0_SS7_MGPIO22A_OE(SPI0_SS7_MGPIO22A_OE),
	.SPI1_SCK_OE(SPI1_SCK_OE),
	.SPI1_SDI_MGPIO11A_OE(SPI1_SDI_MGPIO11A_OE),
	.SPI1_SDO_MGPIO12A_OE(SPI1_SDO_MGPIO12A_OE),
	.SPI1_SS0_MGPIO13A_OE(SPI1_SS0_MGPIO13A_OE),
	.SPI1_SS1_MGPIO14A_OE(SPI1_SS1_MGPIO14A_OE),
	.SPI1_SS2_MGPIO15A_OE(SPI1_SS2_MGPIO15A_OE),
	.SPI1_SS3_MGPIO16A_OE(SPI1_SS3_MGPIO16A_OE),
	.SPI1_SS4_MGPIO17A_OE(SPI1_SS4_MGPIO17A_OE),
	.SPI1_SS5_MGPIO18A_OE(SPI1_SS5_MGPIO18A_OE),
	.SPI1_SS6_MGPIO23A_OE(SPI1_SS6_MGPIO23A_OE),
	.SPI1_SS7_MGPIO24A_OE(SPI1_SS7_MGPIO24A_OE),
	.USBC_XCLK_OE(USBC_XCLK_OE)
);
defparam MSS_ADLIB_INST.INIT=1438'h0000000000000030000000000000000000000C00000000000000000000000000000000000000000000000000000000000C030000000000000000000000000000000000000000000F00000000F000000000000000000000000000000007FFFFFFFB000001007C33F00000000E09500700003FFFFE400000000000410000000000F01C000001FE5F04010842108421000001FE34001FF8000000400000000020051007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam MSS_ADLIB_INST.ACT_UBITS=56'hFFFFFFFFFFFFFF;
defparam MSS_ADLIB_INST.MEMORYFILE="ENVM_init.mem";
defparam MSS_ADLIB_INST.RTC_MAIN_XTL_FREQ=0.0;
defparam MSS_ADLIB_INST.RTC_MAIN_XTL_MODE="";
defparam MSS_ADLIB_INST.DDR_CLK_FREQ=50.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* prj_2_memory_sb_sb_MSS */

module prj_2_memory_sb_sb (
  MMUART_0_TXD_M2F_c,
  MMUART_1_TXD_M2F_c,
  SPI_0_CLK_M2F_c,
  SPI_0_DO_M2F_c,
  SPI_0_SS0_M2F_c,
  MMUART_0_RXD_F2M_c,
  MMUART_1_RXD_F2M_c,
  SPI_0_DI_F2M_c,
  prj_2_memory_sb_sb_0_FAB_CCC_GL0
)
;
output MMUART_0_TXD_M2F_c ;
output MMUART_1_TXD_M2F_c ;
output SPI_0_CLK_M2F_c ;
output SPI_0_DO_M2F_c ;
output SPI_0_SS0_M2F_c ;
input MMUART_0_RXD_F2M_c ;
input MMUART_1_RXD_F2M_c ;
input SPI_0_DI_F2M_c ;
output prj_2_memory_sb_sb_0_FAB_CCC_GL0 ;
wire MMUART_0_TXD_M2F_c ;
wire MMUART_1_TXD_M2F_c ;
wire SPI_0_CLK_M2F_c ;
wire SPI_0_DO_M2F_c ;
wire SPI_0_SS0_M2F_c ;
wire MMUART_0_RXD_F2M_c ;
wire MMUART_1_RXD_F2M_c ;
wire SPI_0_DI_F2M_c ;
wire prj_2_memory_sb_sb_0_FAB_CCC_GL0 ;
wire FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire LOCK ;
wire GND ;
wire VCC ;
// @18:146
  prj_2_memory_sb_sb_CCC_0_FCCC CCC_0 (
	.FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC),
	.LOCK(LOCK),
	.prj_2_memory_sb_sb_0_FAB_CCC_GL0(prj_2_memory_sb_sb_0_FAB_CCC_GL0)
);
// @18:250
  prj_2_memory_sb_sb_FABOSC_0_OSC FABOSC_0 (
	.FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
// @18:263
  prj_2_memory_sb_sb_MSS prj_2_memory_sb_sb_MSS_0 (
	.prj_2_memory_sb_sb_0_FAB_CCC_GL0(prj_2_memory_sb_sb_0_FAB_CCC_GL0),
	.SPI_0_DI_F2M_c(SPI_0_DI_F2M_c),
	.MMUART_1_RXD_F2M_c(MMUART_1_RXD_F2M_c),
	.MMUART_0_RXD_F2M_c(MMUART_0_RXD_F2M_c),
	.LOCK(LOCK),
	.SPI_0_SS0_M2F_c(SPI_0_SS0_M2F_c),
	.SPI_0_DO_M2F_c(SPI_0_DO_M2F_c),
	.SPI_0_CLK_M2F_c(SPI_0_CLK_M2F_c),
	.MMUART_1_TXD_M2F_c(MMUART_1_TXD_M2F_c),
	.MMUART_0_TXD_M2F_c(MMUART_0_TXD_M2F_c)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* prj_2_memory_sb_sb */

module TBEC_RSC_encoder (
  encoder_output1,
  mcu_fpga_io_in
)
;
output [29:16] encoder_output1 ;
input [15:0] mcu_fpga_io_in ;
wire GND ;
wire VCC ;
// @7:20
  CFG2 \Cb[0][0]  (
	.A(mcu_fpga_io_in[13]),
	.B(mcu_fpga_io_in[15]),
	.Y(encoder_output1[24])
);
defparam \Cb[0][0] .INIT=4'h6;
// @7:21
  CFG2 \Cb[1][1]  (
	.A(mcu_fpga_io_in[8]),
	.B(mcu_fpga_io_in[10]),
	.Y(encoder_output1[27])
);
defparam \Cb[1][1] .INIT=4'h6;
// @7:21
  CFG2 \Cb[2][1]  (
	.A(mcu_fpga_io_in[4]),
	.B(mcu_fpga_io_in[6]),
	.Y(encoder_output1[29])
);
defparam \Cb[2][1] .INIT=4'h6;
// @7:21
  CFG2 \Cb[0][1]  (
	.A(mcu_fpga_io_in[14]),
	.B(mcu_fpga_io_in[12]),
	.Y(encoder_output1[25])
);
defparam \Cb[0][1] .INIT=4'h6;
// @7:20
  CFG2 \Cb[2][0]  (
	.A(mcu_fpga_io_in[5]),
	.B(mcu_fpga_io_in[7]),
	.Y(encoder_output1[28])
);
defparam \Cb[2][0] .INIT=4'h6;
// @7:20
  CFG2 \Cb[1][0]  (
	.A(mcu_fpga_io_in[11]),
	.B(mcu_fpga_io_in[9]),
	.Y(encoder_output1[26])
);
defparam \Cb[1][0] .INIT=4'h6;
// @7:32
  CFG4 \Di[3]  (
	.A(mcu_fpga_io_in[12]),
	.B(mcu_fpga_io_in[9]),
	.C(mcu_fpga_io_in[4]),
	.D(mcu_fpga_io_in[1]),
	.Y(encoder_output1[17])
);
defparam \Di[3] .INIT=16'h6996;
// @7:30
  CFG4 \Di[1]  (
	.A(mcu_fpga_io_in[6]),
	.B(mcu_fpga_io_in[14]),
	.C(mcu_fpga_io_in[11]),
	.D(mcu_fpga_io_in[3]),
	.Y(encoder_output1[18])
);
defparam \Di[1] .INIT=16'h6996;
// @7:29
  CFG4 \Di[0]  (
	.A(mcu_fpga_io_in[15]),
	.B(mcu_fpga_io_in[7]),
	.C(mcu_fpga_io_in[10]),
	.D(mcu_fpga_io_in[2]),
	.Y(encoder_output1[16])
);
defparam \Di[0] .INIT=16'h6996;
// @7:31
  CFG4 \Di[2]  (
	.A(mcu_fpga_io_in[0]),
	.B(mcu_fpga_io_in[13]),
	.C(mcu_fpga_io_in[5]),
	.D(mcu_fpga_io_in[8]),
	.Y(encoder_output1[19])
);
defparam \Di[2] .INIT=16'h6996;
// @7:26
  CFG4 \P[2]  (
	.A(mcu_fpga_io_in[12]),
	.B(mcu_fpga_io_in[9]),
	.C(mcu_fpga_io_in[13]),
	.D(mcu_fpga_io_in[8]),
	.Y(encoder_output1[23])
);
defparam \P[2] .INIT=16'h6996;
// @7:27
  CFG4 \P[3]  (
	.A(mcu_fpga_io_in[0]),
	.B(mcu_fpga_io_in[5]),
	.C(mcu_fpga_io_in[4]),
	.D(mcu_fpga_io_in[1]),
	.Y(encoder_output1[21])
);
defparam \P[3] .INIT=16'h6996;
// @7:25
  CFG4 \P[1]  (
	.A(mcu_fpga_io_in[6]),
	.B(mcu_fpga_io_in[7]),
	.C(mcu_fpga_io_in[3]),
	.D(mcu_fpga_io_in[2]),
	.Y(encoder_output1[22])
);
defparam \P[1] .INIT=16'h6996;
// @7:24
  CFG4 \P[0]  (
	.A(mcu_fpga_io_in[14]),
	.B(mcu_fpga_io_in[11]),
	.C(mcu_fpga_io_in[15]),
	.D(mcu_fpga_io_in[10]),
	.Y(encoder_output1[20])
);
defparam \P[0] .INIT=16'h6996;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* TBEC_RSC_encoder */

module TBEC_RSC_decoder (
  decoder_output1_8,
  decoder_output1_12,
  decoder_output1_0,
  decoder_output1_4,
  decoder_output1_5,
  decoder_output1_13,
  decoder_output1_1,
  decoder_output1_9,
  SUM_0_a3_7_0,
  decoder_input_up,
  decoder_input_down_8,
  decoder_input_down_0,
  decoder_input_down_7,
  SDi_0,
  SDi_3_0,
  SUM_0_a3_6_0,
  linsin_0__1_0,
  signal_3__6,
  mcu_mem_io_down_in,
  signal_0__6,
  signal_0__3_0,
  signal_2__6,
  signal_1__6,
  signal_1__3,
  signal_2__3,
  SDi_4_0,
  mcu_mem_io_up_in_8,
  mcu_mem_io_up_in_5,
  mcu_mem_io_up_in_4,
  mcu_mem_io_up_in_0,
  signal_3__3,
  SDi_2_0,
  quad2_0,
  flag,
  N_136_0,
  CO0_2,
  CO0_1,
  un1_SDi_2_1z,
  N_124,
  N_121,
  fpga_mem_io_down_1,
  fpga_mem_io_up_1,
  N_73,
  signal_0__0_sqmuxa_1z,
  signal_0__1_sqmuxa_1z
)
;
output decoder_output1_8 ;
output decoder_output1_12 ;
output decoder_output1_0 ;
output decoder_output1_4 ;
output decoder_output1_5 ;
output decoder_output1_13 ;
output decoder_output1_1 ;
output decoder_output1_9 ;
output SUM_0_a3_7_0 ;
input [15:1] decoder_input_up ;
input decoder_input_down_8 ;
input decoder_input_down_0 ;
input decoder_input_down_7 ;
output SDi_0 ;
output SDi_3_0 ;
output SUM_0_a3_6_0 ;
output linsin_0__1_0 ;
output [3:2] signal_3__6 ;
input [15:0] mcu_mem_io_down_in ;
output [3:2] signal_0__6 ;
output signal_0__3_0 ;
output [3:2] signal_2__6 ;
output [3:2] signal_1__6 ;
output [1:0] signal_1__3 ;
output [1:0] signal_2__3 ;
output SDi_4_0 ;
input mcu_mem_io_up_in_8 ;
input mcu_mem_io_up_in_5 ;
input mcu_mem_io_up_in_4 ;
input mcu_mem_io_up_in_0 ;
output [1:0] signal_3__3 ;
output SDi_2_0 ;
output quad2_0 ;
output [2:0] flag ;
output N_136_0 ;
input CO0_2 ;
input CO0_1 ;
output un1_SDi_2_1z ;
input N_124 ;
input N_121 ;
input fpga_mem_io_down_1 ;
input fpga_mem_io_up_1 ;
input N_73 ;
output signal_0__0_sqmuxa_1z ;
output signal_0__1_sqmuxa_1z ;
wire decoder_output1_8 ;
wire decoder_output1_12 ;
wire decoder_output1_0 ;
wire decoder_output1_4 ;
wire decoder_output1_5 ;
wire decoder_output1_13 ;
wire decoder_output1_1 ;
wire decoder_output1_9 ;
wire SUM_0_a3_7_0 ;
wire decoder_input_down_8 ;
wire decoder_input_down_0 ;
wire decoder_input_down_7 ;
wire SDi_0 ;
wire SDi_3_0 ;
wire SUM_0_a3_6_0 ;
wire linsin_0__1_0 ;
wire signal_0__3_0 ;
wire SDi_4_0 ;
wire mcu_mem_io_up_in_8 ;
wire mcu_mem_io_up_in_5 ;
wire mcu_mem_io_up_in_4 ;
wire mcu_mem_io_up_in_0 ;
wire SDi_2_0 ;
wire quad2_0 ;
wire N_136_0 ;
wire CO0_2 ;
wire CO0_1 ;
wire un1_SDi_2_1z ;
wire N_124 ;
wire N_121 ;
wire fpga_mem_io_down_1 ;
wire fpga_mem_io_up_1 ;
wire N_73 ;
wire signal_0__0_sqmuxa_1z ;
wire signal_0__1_sqmuxa_1z ;
wire [0:0] SP_2;
wire [2:1] quad1;
wire [1:1] quad2;
wire [2:2] SP_4;
wire [1:1] linsin_3_;
wire [0:0] SDi_2_0_a3_2_Z;
wire [0:0] SP_2_0_a2_0_Z;
wire [11:8] data_in_m;
wire [0:0] SUM_0_a3_1;
wire [3:3] SP;
wire [1:1] signal_0__0_iv_0_tz;
wire [2:2] SDi_4_0_a3_2_Z;
wire [1:0] linsin_2_;
wire [0:0] linsin_1_;
wire [8:8] decoder_input_down;
wire [1:1] SDi_3_2_Z;
wire [0:0] SUM_0_a3_3;
wire [3:3] SDi_0_a3_0_Z;
wire [1:1] SP_3;
wire [0:0] SUM_0_a3_0;
wire [0:0] SUM_0_a3_5;
wire un1_quad118_Z ;
wire un1_quad118_i_0 ;
wire un1_quad118_3_Z ;
wire un1_quad118_3_i_0 ;
wire un1_quad118_2_Z ;
wire un1_quad118_2_i_0 ;
wire VCC ;
wire GND ;
wire signal_0__2_sqmuxa ;
wire N_91 ;
wire CO2_0_tz ;
wire bit18 ;
wire CO2_1_1 ;
wire N_115 ;
wire N_88 ;
wire N_137 ;
wire N_122 ;
wire N_125 ;
wire N_130 ;
wire bit17 ;
wire un1_quad1_NE_i ;
wire un1_SDi_3_i ;
wire quad117_Z ;
wire N_123 ;
wire N_136 ;
wire N_127 ;
wire CO0 ;
wire sumSP_15_0_a3_2 ;
wire N_96 ;
wire N_99 ;
wire un1_SP_1_0_Z ;
wire N_97 ;
wire N_100 ;
wire un1_SDi_6_1_Z ;
wire un1_SDi_6_0_Z ;
wire CO0_0 ;
wire un1_SP_3_Z ;
wire un1_quad1_NE_0_Z ;
  CFG1 bit3_RNO (
	.A(un1_quad118_Z),
	.Y(un1_quad118_i_0)
);
defparam bit3_RNO.INIT=2'h1;
  CFG1 bit1_RNO (
	.A(un1_quad118_3_Z),
	.Y(un1_quad118_3_i_0)
);
defparam bit1_RNO.INIT=2'h1;
  CFG1 bit2_RNO (
	.A(un1_quad118_2_Z),
	.Y(un1_quad118_2_i_0)
);
defparam bit2_RNO.INIT=2'h1;
// @8:49
  SLE bit2 (
	.Q(flag[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(un1_quad118_2_i_0),
	.D(signal_0__1_sqmuxa_1z),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @8:49
  SLE bit1 (
	.Q(flag[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(un1_quad118_3_i_0),
	.D(signal_0__0_sqmuxa_1z),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @8:49
  SLE bit3 (
	.Q(flag[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(un1_quad118_i_0),
	.D(signal_0__2_sqmuxa),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @8:53
  CFG4 \bit18_1.CO2  (
	.A(N_91),
	.B(SP_2[0]),
	.C(N_73),
	.D(CO2_0_tz),
	.Y(bit18)
);
defparam \bit18_1.CO2 .INIT=16'h7F00;
// @8:53
  CFG4 \bit17_1.CO2_1_1  (
	.A(quad2_0),
	.B(N_73),
	.C(quad1[1]),
	.D(quad2[1]),
	.Y(CO2_1_1)
);
defparam \bit17_1.CO2_1_1 .INIT=16'hEF0E;
// @6:32
  CFG3 \SP_4_0_a3_RNIOAD3I2[2]  (
	.A(N_115),
	.B(SP_4[2]),
	.C(N_88),
	.Y(quad2[1])
);
defparam \SP_4_0_a3_RNIOAD3I2[2] .INIT=8'h78;
// @8:32
  CFG3 \linsin[3][1]  (
	.A(fpga_mem_io_up_1),
	.B(mcu_mem_io_up_in_8),
	.C(signal_3__3[1]),
	.Y(linsin_3_[1])
);
defparam \linsin[3][1] .INIT=8'hB4;
// @8:40
  CFG4 \SDi_2_0_a3[0]  (
	.A(fpga_mem_io_up_1),
	.B(mcu_mem_io_up_in_8),
	.C(decoder_input_up[13]),
	.D(SDi_2_0_a3_2_Z[0]),
	.Y(SDi_2_0)
);
defparam \SDi_2_0_a3[0] .INIT=16'h4BB4;
// @8:69
  CFG4 \_l3.signal[3]_6[3]  (
	.A(fpga_mem_io_up_1),
	.B(mcu_mem_io_up_in_8),
	.C(mcu_mem_io_down_in[0]),
	.D(fpga_mem_io_down_1),
	.Y(signal_3__6[3])
);
defparam \_l3.signal[3]_6[3] .INIT=16'h44B4;
// @6:32
  CFG4 quad2_7_0_a2 (
	.A(mcu_mem_io_down_in[10]),
	.B(N_137),
	.C(mcu_mem_io_down_in[8]),
	.D(fpga_mem_io_down_1),
	.Y(quad2_0)
);
defparam quad2_7_0_a2.INIT=16'hCC96;
// @8:35
  CFG4 \SP_2_0_a2_0[0]  (
	.A(decoder_input_up[11]),
	.B(decoder_input_up[10]),
	.C(fpga_mem_io_down_1),
	.D(mcu_mem_io_down_in[11]),
	.Y(SP_2_0_a2_0_Z[0])
);
defparam \SP_2_0_a2_0[0] .INIT=16'h6966;
// @8:49
  CFG3 \signal[2]_0_iv_RNO[2]  (
	.A(fpga_mem_io_up_1),
	.B(mcu_mem_io_up_in_5),
	.C(N_122),
	.Y(data_in_m[10])
);
defparam \signal[2]_0_iv_RNO[2] .INIT=8'h40;
// @6:32
  CFG4 \N_23_1.SUM_0_a3_1[0]  (
	.A(fpga_mem_io_up_1),
	.B(mcu_mem_io_up_in_5),
	.C(decoder_input_up[6]),
	.D(signal_1__6[2]),
	.Y(SUM_0_a3_1[0])
);
defparam \N_23_1.SUM_0_a3_1[0] .INIT=16'h4BB4;
// @6:32
  CFG4 \N_23_1.SUM_1_i[0]  (
	.A(fpga_mem_io_up_1),
	.B(mcu_mem_io_up_in_5),
	.C(fpga_mem_io_down_1),
	.D(mcu_mem_io_down_in[3]),
	.Y(signal_2__3[0])
);
defparam \N_23_1.SUM_1_i[0] .INIT=16'h4B44;
// @6:32
  CFG4 \N_25_1.SUM_0_a2_0[0]  (
	.A(fpga_mem_io_up_1),
	.B(mcu_mem_io_up_in_5),
	.C(N_125),
	.D(decoder_input_up[6]),
	.Y(N_130)
);
defparam \N_25_1.SUM_0_a2_0[0] .INIT=16'h4BB4;
// @8:38
  CFG4 \SP_0_a3[3]  (
	.A(fpga_mem_io_up_1),
	.B(mcu_mem_io_up_in_5),
	.C(N_125),
	.D(decoder_input_down_8),
	.Y(SP[3])
);
defparam \SP_0_a3[3] .INIT=16'h4BB4;
// @8:49
  CFG3 \signal[3]_0_iv_RNO[2]  (
	.A(fpga_mem_io_up_1),
	.B(mcu_mem_io_up_in_4),
	.C(N_122),
	.Y(data_in_m[11])
);
defparam \signal[3]_0_iv_RNO[2] .INIT=8'h40;
// @6:32
  CFG4 \N_21_1.SUM_1_i[0]  (
	.A(fpga_mem_io_up_1),
	.B(mcu_mem_io_up_in_4),
	.C(fpga_mem_io_down_1),
	.D(mcu_mem_io_down_in[1]),
	.Y(signal_3__3[0])
);
defparam \N_21_1.SUM_1_i[0] .INIT=16'h4B44;
// @8:38
  CFG4 \SP_0_a2[3]  (
	.A(mcu_mem_io_up_in_4),
	.B(decoder_input_up[1]),
	.C(mcu_mem_io_up_in_0),
	.D(fpga_mem_io_up_1),
	.Y(N_125)
);
defparam \SP_0_a2[3] .INIT=16'hCC96;
// @8:49
  CFG4 \signal[0][2]  (
	.A(bit17),
	.B(un1_quad1_NE_i),
	.C(un1_SDi_3_i),
	.D(quad117_Z),
	.Y(N_122)
);
defparam \signal[0][2] .INIT=16'hEAFF;
// @8:49
  CFG4 \signal[0][1]  (
	.A(bit17),
	.B(quad117_Z),
	.C(un1_SDi_3_i),
	.D(un1_quad1_NE_i),
	.Y(N_123)
);
defparam \signal[0][1] .INIT=16'h8C88;
// @8:49
  CFG4 \signal[0]_0_iv_0_tz[1]  (
	.A(bit18),
	.B(un1_quad1_NE_i),
	.C(un1_SDi_3_i),
	.D(quad117_Z),
	.Y(signal_0__0_iv_0_tz[1])
);
defparam \signal[0]_0_iv_0_tz[1] .INIT=16'hEAFF;
// @8:42
  CFG4 \SDi_4_0_a3[2]  (
	.A(fpga_mem_io_up_1),
	.B(mcu_mem_io_up_in_0),
	.C(decoder_input_up[2]),
	.D(SDi_4_0_a3_2_Z[2]),
	.Y(SDi_4_0)
);
defparam \SDi_4_0_a3[2] .INIT=16'h4BB4;
// @6:32
  CFG4 \N_21_1.SUM_4_i[0]  (
	.A(fpga_mem_io_up_1),
	.B(mcu_mem_io_up_in_0),
	.C(mcu_mem_io_down_in[0]),
	.D(fpga_mem_io_down_1),
	.Y(signal_3__3[1])
);
defparam \N_21_1.SUM_4_i[0] .INIT=16'h44B4;
// @6:32
  CFG3 \N_25_1.SUM_0_a2_1[0]  (
	.A(fpga_mem_io_down_1),
	.B(mcu_mem_io_down_in[0]),
	.C(decoder_input_down_0),
	.Y(N_136)
);
defparam \N_25_1.SUM_0_a2_1[0] .INIT=8'hB4;
// @8:37
  CFG4 \SP_4_0_a3[2]  (
	.A(fpga_mem_io_down_1),
	.B(mcu_mem_io_down_in[8]),
	.C(N_127),
	.D(decoder_input_up[6]),
	.Y(SP_4[2])
);
defparam \SP_4_0_a3[2] .INIT=16'h4BB4;
// @8:30
  CFG3 \linsin[2]_i[1]  (
	.A(decoder_input_up[1]),
	.B(decoder_input_down_0),
	.C(decoder_input_up[9]),
	.Y(linsin_2_[1])
);
defparam \linsin[2]_i[1] .INIT=8'h96;
// @8:29
  CFG4 \linsin[2]_i[0]  (
	.A(decoder_input_up[13]),
	.B(fpga_mem_io_down_1),
	.C(mcu_mem_io_down_in[3]),
	.D(decoder_input_up[5]),
	.Y(linsin_2_[0])
);
defparam \linsin[2]_i[0] .INIT=16'h659A;
// @8:27
  CFG4 \linsin[1]_i[0]  (
	.A(decoder_input_up[14]),
	.B(fpga_mem_io_down_1),
	.C(mcu_mem_io_down_in[5]),
	.D(decoder_input_up[6]),
	.Y(linsin_1_[0])
);
defparam \linsin[1]_i[0] .INIT=16'h659A;
// @8:53
  CFG4 \bit17_1.CO2_1  (
	.A(CO0),
	.B(quad1[2]),
	.C(CO2_1_1),
	.D(N_88),
	.Y(bit17)
);
defparam \bit17_1.CO2_1 .INIT=16'h45CF;
// @8:49
  CFG2 un1_quad118 (
	.A(un1_quad1_NE_i),
	.B(quad117_Z),
	.Y(un1_quad118_Z)
);
defparam un1_quad118.INIT=4'h7;
// @8:53
  CFG2 \signal[0]_0_sqmuxa  (
	.A(quad117_Z),
	.B(bit17),
	.Y(signal_0__0_sqmuxa_1z)
);
defparam \signal[0]_0_sqmuxa .INIT=4'h8;
// @8:53
  CFG2 \signal[0]_1_sqmuxa  (
	.A(bit18),
	.B(quad117_Z),
	.Y(signal_0__1_sqmuxa_1z)
);
defparam \signal[0]_1_sqmuxa .INIT=4'h8;
// @8:69
  CFG2 \_l2.signal[2]_6_i[3]  (
	.A(decoder_input_up[9]),
	.B(decoder_input_down_0),
	.Y(signal_2__6[3])
);
defparam \_l2.signal[2]_6_i[3] .INIT=4'h6;
  CFG2 un1_SDi_6_0_RNO_0 (
	.A(fpga_mem_io_down_1),
	.B(mcu_mem_io_down_in[8]),
	.Y(decoder_input_down[8])
);
defparam un1_SDi_6_0_RNO_0.INIT=4'h4;
// @8:59
  CFG2 \_l2.signal[2]_3_i[1]  (
	.A(decoder_input_up[1]),
	.B(decoder_input_down_0),
	.Y(signal_2__3[1])
);
defparam \_l2.signal[2]_3_i[1] .INIT=4'h6;
// @8:41
  CFG4 \SDi_3_2[1]  (
	.A(mcu_mem_io_down_in[13]),
	.B(fpga_mem_io_down_1),
	.C(decoder_input_up[11]),
	.D(decoder_input_up[14]),
	.Y(SDi_3_2_Z[1])
);
defparam \SDi_3_2[1] .INIT=16'h2DD2;
// @6:32
  CFG3 \N_25_1.SUM_0_a3_3[0]  (
	.A(mcu_mem_io_down_in[3]),
	.B(mcu_mem_io_down_in[1]),
	.C(fpga_mem_io_down_1),
	.Y(SUM_0_a3_3[0])
);
defparam \N_25_1.SUM_0_a3_3[0] .INIT=8'h06;
// @8:40
  CFG4 \SDi_2_0_a3_2[0]  (
	.A(mcu_mem_io_down_in[15]),
	.B(fpga_mem_io_down_1),
	.C(decoder_input_up[15]),
	.D(decoder_input_up[10]),
	.Y(SDi_2_0_a3_2_Z[0])
);
defparam \SDi_2_0_a3_2[0] .INIT=16'h2DD2;
// @6:32
  CFG3 \N_23_1.SUM_4_i[0]  (
	.A(mcu_mem_io_down_in[5]),
	.B(fpga_mem_io_down_1),
	.C(decoder_input_up[6]),
	.Y(signal_1__3[0])
);
defparam \N_23_1.SUM_4_i[0] .INIT=8'hD2;
// @6:32
  CFG3 \N_1_1.SUM_0_a2[0]  (
	.A(decoder_input_up[7]),
	.B(decoder_input_up[2]),
	.C(decoder_input_up[3]),
	.Y(N_127)
);
defparam \N_1_1.SUM_0_a2[0] .INIT=8'h96;
// @8:59
  CFG3 \_l1.signal[1]_3_i[1]  (
	.A(mcu_mem_io_down_in[4]),
	.B(fpga_mem_io_down_1),
	.C(decoder_input_up[2]),
	.Y(signal_1__3[1])
);
defparam \_l1.signal[1]_3_i[1] .INIT=8'hD2;
// @8:69
  CFG3 \_l1.signal[1]_6_i_o3[3]  (
	.A(mcu_mem_io_down_in[4]),
	.B(fpga_mem_io_down_1),
	.C(decoder_input_up[10]),
	.Y(signal_1__6[3])
);
defparam \_l1.signal[1]_6_i_o3[3] .INIT=8'hD2;
// @8:69
  CFG3 \_l0.signal[0]_6[2]  (
	.A(mcu_mem_io_down_in[7]),
	.B(fpga_mem_io_down_1),
	.C(decoder_input_up[15]),
	.Y(signal_0__6[2])
);
defparam \_l0.signal[0]_6[2] .INIT=8'hD2;
// @8:69
  CFG3 \_l2.signal[2]_6_i_o3[2]  (
	.A(mcu_mem_io_down_in[3]),
	.B(fpga_mem_io_down_1),
	.C(decoder_input_up[13]),
	.Y(signal_2__6[2])
);
defparam \_l2.signal[2]_6_i_o3[2] .INIT=8'hD2;
// @6:32
  CFG3 sumSL_17_10_i (
	.A(mcu_mem_io_down_in[7]),
	.B(fpga_mem_io_down_1),
	.C(decoder_input_up[7]),
	.Y(signal_0__3_0)
);
defparam sumSL_17_10_i.INIT=8'hD2;
// @8:53
  CFG3 \signal[0]_2_sqmuxa  (
	.A(quad117_Z),
	.B(un1_SDi_3_i),
	.C(un1_quad1_NE_i),
	.Y(signal_0__2_sqmuxa)
);
defparam \signal[0]_2_sqmuxa .INIT=8'h20;
// @8:69
  CFG3 \_l0.signal[0]_6_i[3]  (
	.A(mcu_mem_io_down_in[6]),
	.B(fpga_mem_io_down_1),
	.C(decoder_input_up[11]),
	.Y(signal_0__6[3])
);
defparam \_l0.signal[0]_6_i[3] .INIT=8'hD2;
// @8:69
  CFG3 \_l1.signal[1]_6_i_o3[2]  (
	.A(mcu_mem_io_down_in[5]),
	.B(fpga_mem_io_down_1),
	.C(decoder_input_up[14]),
	.Y(signal_1__6[2])
);
defparam \_l1.signal[1]_6_i_o3[2] .INIT=8'hD2;
// @6:32
  CFG3 \N_1_1.SUM_0_a2_0[0]  (
	.A(mcu_mem_io_down_in[14]),
	.B(mcu_mem_io_down_in[12]),
	.C(fpga_mem_io_down_1),
	.Y(N_137)
);
defparam \N_1_1.SUM_0_a2_0[0] .INIT=8'h06;
// @8:69
  CFG3 \_l3.signal[3]_6_i_o3[2]  (
	.A(mcu_mem_io_down_in[1]),
	.B(fpga_mem_io_down_1),
	.C(decoder_input_up[12]),
	.Y(signal_3__6[2])
);
defparam \_l3.signal[3]_6_i_o3[2] .INIT=8'hD2;
// @8:26
  CFG3 \linsin[0]_i_1[1]  (
	.A(mcu_mem_io_down_in[6]),
	.B(fpga_mem_io_down_1),
	.C(decoder_input_up[3]),
	.Y(linsin_0__1_0)
);
defparam \linsin[0]_i_1[1] .INIT=8'hD2;
// @8:43
  CFG4 \SDi_0_a3_0[3]  (
	.A(mcu_mem_io_down_in[14]),
	.B(decoder_input_up[4]),
	.C(fpga_mem_io_down_1),
	.D(decoder_input_up[1]),
	.Y(SDi_0_a3_0_Z[3])
);
defparam \SDi_0_a3_0[3] .INIT=16'h39C6;
// @6:32
  CFG4 \N_25_1.SUM_0_a3_6[0]  (
	.A(mcu_mem_io_down_in[6]),
	.B(mcu_mem_io_down_in[4]),
	.C(SUM_0_a3_3[0]),
	.D(fpga_mem_io_down_1),
	.Y(SUM_0_a3_6_0)
);
defparam \N_25_1.SUM_0_a3_6[0] .INIT=16'hF096;
// @8:42
  CFG4 \SDi_4_0_a3_2[2]  (
	.A(mcu_mem_io_down_in[12]),
	.B(decoder_input_up[5]),
	.C(fpga_mem_io_down_1),
	.D(decoder_input_up[7]),
	.Y(SDi_4_0_a3_2_Z[2])
);
defparam \SDi_4_0_a3_2[2] .INIT=16'h39C6;
// @8:49
  CFG4 un1_quad118_2 (
	.A(bit17),
	.B(quad117_Z),
	.C(un1_SDi_3_i),
	.D(un1_quad1_NE_i),
	.Y(un1_quad118_2_Z)
);
defparam un1_quad118_2.INIT=16'hBFBB;
// @8:49
  CFG4 un1_quad118_3 (
	.A(quad117_Z),
	.B(bit18),
	.C(un1_SDi_3_i),
	.D(un1_quad1_NE_i),
	.Y(un1_quad118_3_Z)
);
defparam un1_quad118_3.INIT=16'hDFDD;
// @8:35
  CFG3 \SP_2_0_a2[0]  (
	.A(SP_2_0_a2_0_Z[0]),
	.B(decoder_input_up[15]),
	.C(decoder_input_up[14]),
	.Y(SP_2[0])
);
defparam \SP_2_0_a2[0] .INIT=8'h96;
// @8:41
  CFG3 \SDi_3[1]  (
	.A(SDi_3_2_Z[1]),
	.B(decoder_input_up[12]),
	.C(decoder_input_up[9]),
	.Y(SDi_3_0)
);
defparam \SDi_3[1] .INIT=8'h96;
// @6:32
  CFG4 un1_SDi_6_0_RNO (
	.A(SP_2[0]),
	.B(decoder_input_down_8),
	.C(decoder_input_down[8]),
	.D(N_127),
	.Y(sumSP_15_0_a3_2)
);
defparam un1_SDi_6_0_RNO.INIT=16'h6996;
// @8:43
  CFG3 \SDi_0_a3[3]  (
	.A(SDi_0_a3_0_Z[3]),
	.B(decoder_input_up[6]),
	.C(decoder_input_up[3]),
	.Y(SDi_0)
);
defparam \SDi_0_a3[3] .INIT=8'h96;
// @6:32
  CFG4 \N_1_1.SUM_0_a3[0]  (
	.A(decoder_input_down_8),
	.B(decoder_input_up[6]),
	.C(N_137),
	.D(N_127),
	.Y(N_115)
);
defparam \N_1_1.SUM_0_a3[0] .INIT=16'h6996;
// @8:36
  CFG4 \SP_3_0_a2[1]  (
	.A(decoder_input_down_7),
	.B(decoder_input_up[13]),
	.C(decoder_input_up[12]),
	.D(N_121),
	.Y(SP_3[1])
);
defparam \SP_3_0_a2[1] .INIT=16'h6996;
// @6:32
  CFG4 \N_25_1.SUM_0_a3_0[0]  (
	.A(decoder_input_up[13]),
	.B(decoder_input_up[12]),
	.C(N_130),
	.D(N_121),
	.Y(SUM_0_a3_0[0])
);
defparam \N_25_1.SUM_0_a3_0[0] .INIT=16'h6996;
// @6:32
  CFG4 \N_21_1.SUM_0_a3[0]  (
	.A(signal_3__6[2]),
	.B(N_136),
	.C(N_125),
	.D(N_121),
	.Y(N_96)
);
defparam \N_21_1.SUM_0_a3[0] .INIT=16'h6996;
// @6:32
  CFG4 \N_23_1.SUM_0_a3[0]  (
	.A(signal_2__6[2]),
	.B(signal_1__6[3]),
	.C(SUM_0_a3_1[0]),
	.D(decoder_input_up[2]),
	.Y(N_99)
);
defparam \N_23_1.SUM_0_a3[0] .INIT=16'h6996;
// @8:49
  CFG2 un1_SP_1_0 (
	.A(SP[3]),
	.B(SP_4[2]),
	.Y(un1_SP_1_0_Z)
);
defparam un1_SP_1_0.INIT=4'h1;
// @6:32
  CFG2 \SP_4_0_a3_RNIJH0L32[2]  (
	.A(N_115),
	.B(SP_4[2]),
	.Y(CO0)
);
defparam \SP_4_0_a3_RNIJH0L32[2] .INIT=4'h8;
// @8:49
  CFG2 \signal[0]_0_iv_RNO[2]  (
	.A(decoder_input_up[7]),
	.B(N_122),
	.Y(data_in_m[8])
);
defparam \signal[0]_0_iv_RNO[2] .INIT=4'h8;
// @8:49
  CFG2 \signal[1]_0_iv_RNO[2]  (
	.A(decoder_input_up[6]),
	.B(N_122),
	.Y(data_in_m[9])
);
defparam \signal[1]_0_iv_RNO[2] .INIT=4'h8;
// @6:32
  CFG4 \N_25_1.SUM_0_a3_5[0]  (
	.A(SUM_0_a3_0[0]),
	.B(decoder_input_up[2]),
	.C(decoder_input_up[3]),
	.D(N_124),
	.Y(SUM_0_a3_5[0])
);
defparam \N_25_1.SUM_0_a3_5[0] .INIT=16'h6996;
// @8:49
  CFG4 un1_SDi_2 (
	.A(SDi_4_0),
	.B(SDi_3_0),
	.C(SDi_2_0),
	.D(SDi_0),
	.Y(un1_SDi_2_1z)
);
defparam un1_SDi_2.INIT=16'h0001;
// @8:73
  CFG4 un1_SDi_3 (
	.A(SP_3[1]),
	.B(SP_2[0]),
	.C(SDi_3_0),
	.D(SDi_2_0),
	.Y(un1_SDi_3_i)
);
defparam un1_SDi_3.INIT=16'h0001;
// @8:49
  CFG4 \signal[2]_0_iv[1]  (
	.A(signal_0__0_iv_0_tz[1]),
	.B(signal_2__3[1]),
	.C(N_123),
	.D(decoder_input_up[9]),
	.Y(decoder_output1_8)
);
defparam \signal[2]_0_iv[1] .INIT=16'hEAC0;
// @8:49
  CFG4 \signal[3]_0_iv[1]  (
	.A(signal_0__0_iv_0_tz[1]),
	.B(signal_3__3[1]),
	.C(N_123),
	.D(decoder_input_up[8]),
	.Y(decoder_output1_12)
);
defparam \signal[3]_0_iv[1] .INIT=16'hEAC0;
// @8:49
  CFG4 \signal[0]_0_iv[1]  (
	.A(signal_0__0_iv_0_tz[1]),
	.B(linsin_0__1_0),
	.C(N_123),
	.D(decoder_input_up[11]),
	.Y(decoder_output1_0)
);
defparam \signal[0]_0_iv[1] .INIT=16'hEAC0;
// @6:32
  CFG4 \N_21_1.CO0  (
	.A(linsin_3_[1]),
	.B(linsin_2_[1]),
	.C(signal_3__6[2]),
	.D(decoder_input_up[4]),
	.Y(N_97)
);
defparam \N_21_1.CO0 .INIT=16'h8EE8;
// @6:32
  CFG4 \N_23_1.CO0  (
	.A(linsin_2_[0]),
	.B(linsin_1_[0]),
	.C(signal_1__6[3]),
	.D(decoder_input_up[2]),
	.Y(N_100)
);
defparam \N_23_1.CO0 .INIT=16'h8EE8;
// @8:49
  CFG4 \signal[1]_0_iv[1]  (
	.A(signal_0__0_iv_0_tz[1]),
	.B(signal_1__3[1]),
	.C(N_123),
	.D(decoder_input_up[10]),
	.Y(decoder_output1_4)
);
defparam \signal[1]_0_iv[1] .INIT=16'hEAC0;
// @6:32
  CFG3 \N_25_1.SUM_0_a3_7[0]  (
	.A(signal_1__6[2]),
	.B(SUM_0_a3_5[0]),
	.C(N_136),
	.Y(SUM_0_a3_7_0)
);
defparam \N_25_1.SUM_0_a3_7[0] .INIT=8'h96;
// @8:49
  CFG3 un1_SDi_6_1 (
	.A(SP_4[2]),
	.B(SP_3[1]),
	.C(SP[3]),
	.Y(un1_SDi_6_1_Z)
);
defparam un1_SDi_6_1.INIT=8'h17;
// @8:49
  CFG4 un1_SDi_6_0 (
	.A(un1_SDi_2_1z),
	.B(sumSP_15_0_a3_2),
	.C(SP_3[1]),
	.D(N_130),
	.Y(un1_SDi_6_0_Z)
);
defparam un1_SDi_6_0.INIT=16'h8228;
// @8:49
  CFG4 \signal[1]_0_iv[2]  (
	.A(signal_0__2_sqmuxa),
	.B(signal_0__1_sqmuxa_1z),
	.C(data_in_m[9]),
	.D(signal_1__6[2]),
	.Y(decoder_output1_5)
);
defparam \signal[1]_0_iv[2] .INIT=16'hFEF0;
// @8:49
  CFG4 \signal[3]_0_iv[2]  (
	.A(signal_0__2_sqmuxa),
	.B(signal_0__1_sqmuxa_1z),
	.C(data_in_m[11]),
	.D(signal_3__6[2]),
	.Y(decoder_output1_13)
);
defparam \signal[3]_0_iv[2] .INIT=16'hFEF0;
// @8:49
  CFG4 \signal[0]_0_iv[2]  (
	.A(signal_0__2_sqmuxa),
	.B(signal_0__1_sqmuxa_1z),
	.C(data_in_m[8]),
	.D(signal_0__6[2]),
	.Y(decoder_output1_1)
);
defparam \signal[0]_0_iv[2] .INIT=16'hFEF0;
// @8:49
  CFG4 \signal[2]_0_iv[2]  (
	.A(signal_0__2_sqmuxa),
	.B(signal_0__1_sqmuxa_1z),
	.C(data_in_m[10]),
	.D(signal_2__6[2]),
	.Y(decoder_output1_9)
);
defparam \signal[2]_0_iv[2] .INIT=16'hFEF0;
// @6:32
  CFG3 \N_8_1.CO0  (
	.A(SP_3[1]),
	.B(SDi_3_0),
	.C(SDi_2_0),
	.Y(N_91)
);
defparam \N_8_1.CO0 .INIT=8'hE8;
// @6:32
  CFG3 \N_1_1.CO0  (
	.A(SP[3]),
	.B(SDi_4_0),
	.C(SDi_0),
	.Y(N_88)
);
defparam \N_1_1.CO0 .INIT=8'hE8;
// @6:32
  CFG4 \N_25_1.CO0  (
	.A(linsin_0__1_0),
	.B(N_99),
	.C(N_96),
	.D(decoder_input_up[11]),
	.Y(CO0_0)
);
defparam \N_25_1.CO0 .INIT=16'hD4E8;
// @6:32
  CFG3 \SP_2_0_a2_RNINSOP21[0]  (
	.A(N_73),
	.B(SP_2[0]),
	.C(N_91),
	.Y(quad1[2])
);
defparam \SP_2_0_a2_RNINSOP21[0] .INIT=8'h80;
// @6:32
  CFG3 \SP_2_0_a2_RNINSOP21_0[0]  (
	.A(N_73),
	.B(SP_2[0]),
	.C(N_91),
	.Y(quad1[1])
);
defparam \SP_2_0_a2_RNINSOP21_0[0] .INIT=8'h78;
// @8:49
  CFG4 un1_SP_3 (
	.A(un1_SP_1_0_Z),
	.B(un1_SDi_2_1z),
	.C(SP_3[1]),
	.D(SP_2[0]),
	.Y(un1_SP_3_Z)
);
defparam un1_SP_3.INIT=16'h3331;
// @8:73
  CFG4 un1_quad1_NE_0 (
	.A(N_73),
	.B(quad2[1]),
	.C(quad2_0),
	.D(quad1[1]),
	.Y(un1_quad1_NE_0_Z)
);
defparam un1_quad1_NE_0.INIT=16'hB7ED;
// @8:53
  CFG4 \bit18_1.CO2_0_tz  (
	.A(CO0_1),
	.B(CO0),
	.C(quad1[1]),
	.D(N_88),
	.Y(CO2_0_tz)
);
defparam \bit18_1.CO2_0_tz .INIT=16'hEF8E;
// @8:49
  CFG4 \un2_1.CO3  (
	.A(CO0_2),
	.B(CO0_0),
	.C(N_100),
	.D(N_97),
	.Y(N_136_0)
);
defparam \un2_1.CO3 .INIT=16'hFFFE;
// @8:49
  CFG4 un1_quad1_NE_0_RNI2QCRS3 (
	.A(un1_quad1_NE_0_Z),
	.B(CO0),
	.C(quad1[2]),
	.D(N_88),
	.Y(un1_quad1_NE_i)
);
defparam un1_quad1_NE_0_RNI2QCRS3.INIT=16'h4105;
// @8:49
  CFG4 quad117 (
	.A(un1_SP_3_Z),
	.B(un1_SDi_6_1_Z),
	.C(un1_SDi_6_0_Z),
	.D(N_136_0),
	.Y(quad117_Z)
);
defparam quad117.INIT=16'h3FAA;
//@6:32
//@6:32
//@6:32
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* TBEC_RSC_decoder */

module MRSC_encoder (
  encoder_output2,
  mcu_fpga_io_in
)
;
output [23:20] encoder_output2 ;
input [15:0] mcu_fpga_io_in ;
wire GND ;
wire VCC ;
// @9:23
  CFG4 \P[2]  (
	.A(mcu_fpga_io_in[9]),
	.B(mcu_fpga_io_in[13]),
	.C(mcu_fpga_io_in[5]),
	.D(mcu_fpga_io_in[1]),
	.Y(encoder_output2[23])
);
defparam \P[2] .INIT=16'h6996;
// @9:24
  CFG4 \P[3]  (
	.A(mcu_fpga_io_in[12]),
	.B(mcu_fpga_io_in[0]),
	.C(mcu_fpga_io_in[8]),
	.D(mcu_fpga_io_in[4]),
	.Y(encoder_output2[21])
);
defparam \P[3] .INIT=16'h6996;
// @9:22
  CFG4 \P[1]  (
	.A(mcu_fpga_io_in[6]),
	.B(mcu_fpga_io_in[14]),
	.C(mcu_fpga_io_in[10]),
	.D(mcu_fpga_io_in[2]),
	.Y(encoder_output2[22])
);
defparam \P[1] .INIT=16'h6996;
// @9:21
  CFG4 \P[0]  (
	.A(mcu_fpga_io_in[11]),
	.B(mcu_fpga_io_in[15]),
	.C(mcu_fpga_io_in[7]),
	.D(mcu_fpga_io_in[3]),
	.Y(encoder_output2[20])
);
defparam \P[0] .INIT=16'h6996;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* MRSC_encoder */

module MRSC_decoder (
  SUM_0_a3_6_0,
  SUM_0_a3_7_0,
  signal_0__3_0,
  decoder_output2_9,
  decoder_output2_8,
  decoder_output2_12,
  decoder_output2_0,
  decoder_output2_4,
  decoder_output2_13,
  decoder_output2_1,
  signal_0__6_0,
  signal_3__6_0,
  signal_1__3_0,
  linsin_0__1_0,
  decoder_input_up,
  signal_3__3_0,
  signal_2__3_0,
  signal_1__0_iv_0_0,
  SDi_2_0,
  SDi_3_0,
  mcu_mem_io_down_in_1,
  mcu_mem_io_down_in_5,
  mcu_mem_io_down_in_2,
  mcu_mem_io_down_in_0,
  mcu_mem_io_down_in_3,
  mcu_mem_io_down_in_7,
  signal_2__6_0,
  signal_1__8_m_0_0,
  signal_1__6_0,
  mcu_mem_io_up_in_8,
  mcu_mem_io_up_in_4,
  mcu_mem_io_up_in_0,
  decoder_input_down_0,
  SDi_4_0,
  SDi_0,
  quad2_0,
  N_136,
  un1_SDi_2,
  CO0_2,
  CO0_0,
  signal_0__0_sqmuxa_1z,
  signal_0__1_sqmuxa_1z,
  N_124,
  N_121,
  fpga_mem_io_up_1,
  fpga_mem_io_down_1,
  N_73
)
;
input SUM_0_a3_6_0 ;
input SUM_0_a3_7_0 ;
input signal_0__3_0 ;
output decoder_output2_9 ;
output decoder_output2_8 ;
output decoder_output2_12 ;
output decoder_output2_0 ;
output decoder_output2_4 ;
output decoder_output2_13 ;
output decoder_output2_1 ;
input signal_0__6_0 ;
input signal_3__6_0 ;
input signal_1__3_0 ;
input linsin_0__1_0 ;
input [15:1] decoder_input_up ;
input signal_3__3_0 ;
input signal_2__3_0 ;
output signal_1__0_iv_0_0 ;
input SDi_2_0 ;
input SDi_3_0 ;
input mcu_mem_io_down_in_1 ;
input mcu_mem_io_down_in_5 ;
input mcu_mem_io_down_in_2 ;
input mcu_mem_io_down_in_0 ;
input mcu_mem_io_down_in_3 ;
input mcu_mem_io_down_in_7 ;
input signal_2__6_0 ;
output signal_1__8_m_0_0 ;
input signal_1__6_0 ;
input mcu_mem_io_up_in_8 ;
input mcu_mem_io_up_in_4 ;
input mcu_mem_io_up_in_0 ;
input decoder_input_down_0 ;
input SDi_4_0 ;
input SDi_0 ;
input quad2_0 ;
input N_136 ;
input un1_SDi_2 ;
output CO0_2 ;
output CO0_0 ;
output signal_0__0_sqmuxa_1z ;
output signal_0__1_sqmuxa_1z ;
output N_124 ;
output N_121 ;
input fpga_mem_io_up_1 ;
input fpga_mem_io_down_1 ;
output N_73 ;
wire SUM_0_a3_6_0 ;
wire SUM_0_a3_7_0 ;
wire signal_0__3_0 ;
wire decoder_output2_9 ;
wire decoder_output2_8 ;
wire decoder_output2_12 ;
wire decoder_output2_0 ;
wire decoder_output2_4 ;
wire decoder_output2_13 ;
wire decoder_output2_1 ;
wire signal_0__6_0 ;
wire signal_3__6_0 ;
wire signal_1__3_0 ;
wire linsin_0__1_0 ;
wire signal_3__3_0 ;
wire signal_2__3_0 ;
wire signal_1__0_iv_0_0 ;
wire SDi_2_0 ;
wire SDi_3_0 ;
wire mcu_mem_io_down_in_1 ;
wire mcu_mem_io_down_in_5 ;
wire mcu_mem_io_down_in_2 ;
wire mcu_mem_io_down_in_0 ;
wire mcu_mem_io_down_in_3 ;
wire mcu_mem_io_down_in_7 ;
wire signal_2__6_0 ;
wire signal_1__8_m_0_0 ;
wire signal_1__6_0 ;
wire mcu_mem_io_up_in_8 ;
wire mcu_mem_io_up_in_4 ;
wire mcu_mem_io_up_in_0 ;
wire decoder_input_down_0 ;
wire SDi_4_0 ;
wire SDi_0 ;
wire quad2_0 ;
wire N_136 ;
wire un1_SDi_2 ;
wire CO0_2 ;
wire CO0_0 ;
wire signal_0__0_sqmuxa_1z ;
wire signal_0__1_sqmuxa_1z ;
wire N_124 ;
wire N_121 ;
wire fpga_mem_io_up_1 ;
wire fpga_mem_io_down_1 ;
wire N_73 ;
wire [0:0] SP_2;
wire [2:2] SP_4;
wire [3:3] SP;
wire [1:1] quad2;
wire [0:0] SUM_0_a3_0;
wire [3:3] SP_0_a3_0_Z;
wire [1:1] SP_3;
wire [11:8] data_in_m;
wire [2:2] SP_4_0_a3_0_Z;
wire [1:1] signal_0__0_iv_0_tz;
wire [2:2] signal_2__0_iv_1;
wire [0:0] SP_2_0_a3_0_Z;
wire [2:1] quad1;
wire N_74 ;
wire b33_i_tz ;
wire b33 ;
wire N_71 ;
wire b32_i_tz ;
wire b32 ;
wire CO0 ;
wire N_94 ;
wire un1_quad1_NE_i ;
wire un1_SDi_3_i ;
wire quad117_Z ;
wire N_95 ;
wire signal_0__2_sqmuxa ;
wire CO0_1 ;
wire un1_SP_1_Z ;
wire un1_quad1_NE_0_Z ;
wire GND ;
wire VCC ;
// @10:48
  CFG4 \b33_1.CO2_1  (
	.A(N_73),
	.B(N_74),
	.C(SP_2[0]),
	.D(b33_i_tz),
	.Y(b33)
);
defparam \b33_1.CO2_1 .INIT=16'h7F00;
// @10:48
  CFG4 \b32_1.CO2_1  (
	.A(quad2_0),
	.B(SP_4[2]),
	.C(N_71),
	.D(b32_i_tz),
	.Y(b32)
);
defparam \b32_1.CO2_1 .INIT=16'hBF00;
// @6:35
  CFG4 \SP_0_a3_RNI1C1E81[3]  (
	.A(SDi_0),
	.B(SDi_4_0),
	.C(SP[3]),
	.D(CO0),
	.Y(quad2[1])
);
defparam \SP_0_a3_RNI1C1E81[3] .INIT=16'h17E8;
// @6:35
  CFG4 \N_8_1.SUM_0_a3[0]  (
	.A(mcu_mem_io_down_in_1),
	.B(fpga_mem_io_down_1),
	.C(SUM_0_a3_0[0]),
	.D(mcu_mem_io_down_in_5),
	.Y(N_73)
);
defparam \N_8_1.SUM_0_a3[0] .INIT=16'hE1D2;
// @10:33
  CFG3 \SP_3_0_a2[1]  (
	.A(fpga_mem_io_up_1),
	.B(mcu_mem_io_up_in_8),
	.C(decoder_input_up[9]),
	.Y(N_121)
);
defparam \SP_3_0_a2[1] .INIT=8'hB4;
// @10:35
  CFG4 \SP_0_a3_0[3]  (
	.A(fpga_mem_io_down_1),
	.B(mcu_mem_io_down_in_2),
	.C(decoder_input_up[3]),
	.D(decoder_input_up[2]),
	.Y(SP_0_a3_0_Z[3])
);
defparam \SP_0_a3_0[3] .INIT=16'h4BB4;
// @10:33
  CFG4 \SP_3_0_a3[1]  (
	.A(decoder_input_up[11]),
	.B(decoder_input_up[10]),
	.C(N_121),
	.D(decoder_input_down_0),
	.Y(SP_3[1])
);
defparam \SP_3_0_a3[1] .INIT=16'h6996;
// @10:44
  CFG3 \signal[3]_0_iv_RNO[2]  (
	.A(fpga_mem_io_up_1),
	.B(mcu_mem_io_up_in_4),
	.C(N_94),
	.Y(data_in_m[11])
);
defparam \signal[3]_0_iv_RNO[2] .INIT=8'h40;
// @10:34
  CFG4 \SP_4_0_a3_0[2]  (
	.A(fpga_mem_io_up_1),
	.B(mcu_mem_io_up_in_4),
	.C(mcu_mem_io_down_in_0),
	.D(fpga_mem_io_down_1),
	.Y(SP_4_0_a3_0_Z[2])
);
defparam \SP_4_0_a3_0[2] .INIT=16'h44B4;
// @10:44
  CFG4 \signal[0]_0_iv_0_tz[1]  (
	.A(b33),
	.B(un1_quad1_NE_i),
	.C(un1_SDi_3_i),
	.D(quad117_Z),
	.Y(signal_0__0_iv_0_tz[1])
);
defparam \signal[0]_0_iv_0_tz[1] .INIT=16'hEAFF;
// @10:44
  CFG4 \signal[2]_0_iv_1[2]  (
	.A(b33),
	.B(quad117_Z),
	.C(un1_SDi_3_i),
	.D(un1_quad1_NE_i),
	.Y(signal_2__0_iv_1[2])
);
defparam \signal[2]_0_iv_1[2] .INIT=16'h7377;
// @10:35
  CFG4 \SP_0_a3[3]  (
	.A(fpga_mem_io_up_1),
	.B(mcu_mem_io_up_in_0),
	.C(decoder_input_up[1]),
	.D(SP_0_a3_0_Z[3]),
	.Y(SP[3])
);
defparam \SP_0_a3[3] .INIT=16'h4BB4;
// @10:44
  CFG4 \signal[0][2]  (
	.A(b32),
	.B(un1_quad1_NE_i),
	.C(un1_SDi_3_i),
	.D(quad117_Z),
	.Y(N_94)
);
defparam \signal[0][2] .INIT=16'hEAFF;
// @10:44
  CFG4 \signal[0][1]  (
	.A(b32),
	.B(quad117_Z),
	.C(un1_SDi_3_i),
	.D(un1_quad1_NE_i),
	.Y(N_95)
);
defparam \signal[0][1] .INIT=16'h8C88;
// @10:44
  CFG4 \signal[1]_8_m_0[2]  (
	.A(un1_quad1_NE_i),
	.B(un1_SDi_3_i),
	.C(quad117_Z),
	.D(signal_1__6_0),
	.Y(signal_1__8_m_0_0)
);
defparam \signal[1]_8_m_0[2] .INIT=16'h2000;
// @10:44
  CFG4 \signal[2]_0_iv[2]  (
	.A(signal_2__0_iv_1[2]),
	.B(N_94),
	.C(signal_2__6_0),
	.D(decoder_input_up[5]),
	.Y(decoder_output2_9)
);
defparam \signal[2]_0_iv[2] .INIT=16'hDC50;
// @10:33
  CFG2 \SP_3_0_a2_0[1]  (
	.A(decoder_input_up[11]),
	.B(decoder_input_up[10]),
	.Y(N_124)
);
defparam \SP_3_0_a2_0[1] .INIT=4'h6;
// @10:48
  CFG2 \signal[0]_1_sqmuxa  (
	.A(b33),
	.B(quad117_Z),
	.Y(signal_0__1_sqmuxa_1z)
);
defparam \signal[0]_1_sqmuxa .INIT=4'h8;
// @10:48
  CFG2 \signal[0]_0_sqmuxa  (
	.A(quad117_Z),
	.B(b32),
	.Y(signal_0__0_sqmuxa_1z)
);
defparam \signal[0]_0_sqmuxa .INIT=4'h8;
// @10:32
  CFG4 \SP_2_0_a3_0[0]  (
	.A(mcu_mem_io_down_in_3),
	.B(fpga_mem_io_down_1),
	.C(decoder_input_up[15]),
	.D(decoder_input_up[14]),
	.Y(SP_2_0_a3_0_Z[0])
);
defparam \SP_2_0_a3_0[0] .INIT=16'h2DD2;
// @6:35
  CFG3 \N_8_1.SUM_0_a3_0[0]  (
	.A(mcu_mem_io_down_in_7),
	.B(mcu_mem_io_down_in_3),
	.C(fpga_mem_io_down_1),
	.Y(SUM_0_a3_0[0])
);
defparam \N_8_1.SUM_0_a3_0[0] .INIT=8'hF9;
// @10:48
  CFG3 \signal[0]_2_sqmuxa  (
	.A(quad117_Z),
	.B(un1_SDi_3_i),
	.C(un1_quad1_NE_i),
	.Y(signal_0__2_sqmuxa)
);
defparam \signal[0]_2_sqmuxa .INIT=8'h20;
// @10:32
  CFG3 \SP_2_0_a3[0]  (
	.A(SP_2_0_a3_0_Z[0]),
	.B(decoder_input_up[13]),
	.C(decoder_input_up[12]),
	.Y(SP_2[0])
);
defparam \SP_2_0_a3[0] .INIT=8'h96;
// @10:34
  CFG4 \SP_4_0_a3[2]  (
	.A(SP_4_0_a3_0_Z[2]),
	.B(decoder_input_up[5]),
	.C(decoder_input_up[7]),
	.D(decoder_input_up[6]),
	.Y(SP_4[2])
);
defparam \SP_4_0_a3[2] .INIT=16'h6996;
// @10:48
  CFG2 \b33_1.ANB0  (
	.A(quad2_0),
	.B(N_73),
	.Y(CO0_0)
);
defparam \b33_1.ANB0 .INIT=4'h8;
// @10:48
  CFG2 \b32_1.ANB0  (
	.A(quad2_0),
	.B(N_73),
	.Y(CO0_1)
);
defparam \b32_1.ANB0 .INIT=4'h1;
// @10:66
  CFG4 un1_SDi_3 (
	.A(SP_3[1]),
	.B(SP_2[0]),
	.C(SDi_3_0),
	.D(SDi_2_0),
	.Y(un1_SDi_3_i)
);
defparam un1_SDi_3.INIT=16'h0001;
// @10:44
  CFG2 \signal[0]_0_iv_RNO[2]  (
	.A(decoder_input_up[7]),
	.B(N_94),
	.Y(data_in_m[8])
);
defparam \signal[0]_0_iv_RNO[2] .INIT=4'h8;
// @6:35
  CFG2 \SP_4_0_a3_RNIR7TOQ[2]  (
	.A(quad2_0),
	.B(SP_4[2]),
	.Y(CO0)
);
defparam \SP_4_0_a3_RNIR7TOQ[2] .INIT=4'h4;
// @10:44
  CFG4 \signal[1]_0_iv_0[2]  (
	.A(signal_0__1_sqmuxa_1z),
	.B(N_94),
	.C(signal_1__6_0),
	.D(decoder_input_up[6]),
	.Y(signal_1__0_iv_0_0)
);
defparam \signal[1]_0_iv_0[2] .INIT=16'hECA0;
// @10:44
  CFG4 un1_SP_1 (
	.A(SP_4[2]),
	.B(SP_3[1]),
	.C(SP_2[0]),
	.D(SP[3]),
	.Y(un1_SP_1_Z)
);
defparam un1_SP_1.INIT=16'h0001;
// @6:35
  CFG3 \N_8_1.CO0  (
	.A(SP_3[1]),
	.B(SDi_3_0),
	.C(SDi_2_0),
	.Y(N_74)
);
defparam \N_8_1.CO0 .INIT=8'hE8;
// @10:44
  CFG4 \signal[2]_0_iv[1]  (
	.A(signal_0__0_iv_0_tz[1]),
	.B(N_95),
	.C(signal_2__3_0),
	.D(decoder_input_up[9]),
	.Y(decoder_output2_8)
);
defparam \signal[2]_0_iv[1] .INIT=16'hEAC0;
// @10:44
  CFG4 \signal[3]_0_iv[1]  (
	.A(signal_0__0_iv_0_tz[1]),
	.B(N_95),
	.C(signal_3__3_0),
	.D(decoder_input_up[8]),
	.Y(decoder_output2_12)
);
defparam \signal[3]_0_iv[1] .INIT=16'hEAC0;
// @10:44
  CFG4 \signal[0]_0_iv[1]  (
	.A(signal_0__0_iv_0_tz[1]),
	.B(N_95),
	.C(linsin_0__1_0),
	.D(decoder_input_up[11]),
	.Y(decoder_output2_0)
);
defparam \signal[0]_0_iv[1] .INIT=16'hEAC0;
// @10:44
  CFG4 \signal[1]_0_iv[1]  (
	.A(signal_0__0_iv_0_tz[1]),
	.B(N_95),
	.C(signal_1__3_0),
	.D(decoder_input_up[10]),
	.Y(decoder_output2_4)
);
defparam \signal[1]_0_iv[1] .INIT=16'hEAC0;
// @10:44
  CFG4 \signal[3]_0_iv[2]  (
	.A(signal_0__2_sqmuxa),
	.B(signal_0__1_sqmuxa_1z),
	.C(data_in_m[11]),
	.D(signal_3__6_0),
	.Y(decoder_output2_13)
);
defparam \signal[3]_0_iv[2] .INIT=16'hFEF0;
// @10:44
  CFG4 \signal[0]_0_iv[2]  (
	.A(signal_0__2_sqmuxa),
	.B(signal_0__1_sqmuxa_1z),
	.C(data_in_m[8]),
	.D(signal_0__6_0),
	.Y(decoder_output2_1)
);
defparam \signal[0]_0_iv[2] .INIT=16'hFEF0;
// @6:35
  CFG3 \N_1_1.CO0  (
	.A(SP[3]),
	.B(SDi_4_0),
	.C(SDi_0),
	.Y(N_71)
);
defparam \N_1_1.CO0 .INIT=8'hE8;
// @6:35
  CFG3 \SP_2_0_a3_RNIRSRSA1[0]  (
	.A(SP_2[0]),
	.B(N_74),
	.C(N_73),
	.Y(quad1[2])
);
defparam \SP_2_0_a3_RNIRSRSA1[0] .INIT=8'h80;
// @6:35
  CFG3 \SP_2_0_a3_RNIRSRSA1_0[0]  (
	.A(SP_2[0]),
	.B(N_74),
	.C(N_73),
	.Y(quad1[1])
);
defparam \SP_2_0_a3_RNIRSRSA1_0[0] .INIT=8'h6C;
// @6:35
  CFG4 sumSL_9 (
	.A(signal_0__3_0),
	.B(SUM_0_a3_7_0),
	.C(SUM_0_a3_6_0),
	.D(decoder_input_up[15]),
	.Y(CO0_2)
);
defparam sumSL_9.INIT=16'h1428;
// @10:66
  CFG4 un1_quad1_NE_0 (
	.A(quad2[1]),
	.B(quad1[1]),
	.C(N_73),
	.D(quad2_0),
	.Y(un1_quad1_NE_0_Z)
);
defparam un1_quad1_NE_0.INIT=16'hF66F;
// @10:48
  CFG4 \b32_1.CO2_1_tz  (
	.A(quad2[1]),
	.B(quad1[2]),
	.C(quad1[1]),
	.D(CO0_1),
	.Y(b32_i_tz)
);
defparam \b32_1.CO2_1_tz .INIT=16'hFDDC;
// @10:48
  CFG4 \b33_1.CO2_1_tz  (
	.A(CO0),
	.B(quad1[1]),
	.C(CO0_0),
	.D(N_71),
	.Y(b33_i_tz)
);
defparam \b33_1.CO2_1_tz .INIT=16'hFBB2;
// @10:44
  CFG4 un1_quad1_NE_0_RNIGADJM2 (
	.A(un1_quad1_NE_0_Z),
	.B(CO0),
	.C(quad1[2]),
	.D(N_71),
	.Y(un1_quad1_NE_i)
);
defparam un1_quad1_NE_0_RNIGADJM2.INIT=16'h4105;
// @10:44
  CFG3 quad117 (
	.A(un1_SP_1_Z),
	.B(un1_SDi_2),
	.C(N_136),
	.Y(quad117_Z)
);
defparam quad117.INIT=8'hF1;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* MRSC_decoder */

module ecc_design (
  mcu_mem_io_down_in,
  flag,
  mcu_mem_io_up_in_8,
  mcu_mem_io_up_in_5,
  mcu_mem_io_up_in_4,
  mcu_mem_io_up_in_0,
  decoder_input_down_0,
  decoder_input_down_7,
  decoder_input_down_8,
  decoder_input_up,
  mcu_fpga_io_in,
  decoder_output3,
  decoder_output8,
  decoder_output0,
  decoder_output12,
  decoder_output7,
  decoder_output15,
  decoder_output11,
  decoder_output4,
  encoder_output_down13,
  encoder_output_down14,
  encoder_output_down15,
  encoder_output_down12,
  encoder_output_up7,
  encoder_output_up11,
  encoder_output_up13,
  encoder_output_up14,
  encoder_output_down1,
  encoder_output_down3,
  encoder_output_down5,
  encoder_output_down6,
  encoder_output_down4,
  encoder_output_down2,
  encoder_output_down0,
  encoder_output_down7,
  encoder_output_up12,
  encoder_output_up9,
  encoder_output_up8,
  encoder_output_up6,
  encoder_output_up4,
  encoder_output_up3,
  encoder_output_up2,
  encoder_output_up1,
  SRAM_CS2_c,
  SRAM_CS1_c,
  MCU_CS_c,
  encoder_output_down8,
  encoder_output_down10,
  encoder_output_down9,
  encoder_output_down11,
  encoder_output_up5,
  encoder_output_up0,
  encoder_output_up15,
  encoder_output_up10,
  decoder_output14,
  decoder_output13,
  decoder_output10,
  decoder_output9,
  decoder_output6,
  decoder_output5,
  decoder_output2,
  decoder_output1,
  ecc_sel0_c,
  fpga_mem_io_down_1,
  fpga_mem_io_up_1,
  ecc_sel2_c,
  ecc_sel1_c
)
;
input [15:0] mcu_mem_io_down_in ;
output [2:0] flag ;
input mcu_mem_io_up_in_8 ;
input mcu_mem_io_up_in_5 ;
input mcu_mem_io_up_in_4 ;
input mcu_mem_io_up_in_0 ;
input decoder_input_down_0 ;
input decoder_input_down_7 ;
input decoder_input_down_8 ;
input [15:0] decoder_input_up ;
input [15:0] mcu_fpga_io_in ;
output decoder_output3 ;
output decoder_output8 ;
output decoder_output0 ;
output decoder_output12 ;
output decoder_output7 ;
output decoder_output15 ;
output decoder_output11 ;
output decoder_output4 ;
output encoder_output_down13 ;
output encoder_output_down14 ;
output encoder_output_down15 ;
output encoder_output_down12 ;
output encoder_output_up7 ;
output encoder_output_up11 ;
output encoder_output_up13 ;
output encoder_output_up14 ;
output encoder_output_down1 ;
output encoder_output_down3 ;
output encoder_output_down5 ;
output encoder_output_down6 ;
output encoder_output_down4 ;
output encoder_output_down2 ;
output encoder_output_down0 ;
output encoder_output_down7 ;
output encoder_output_up12 ;
output encoder_output_up9 ;
output encoder_output_up8 ;
output encoder_output_up6 ;
output encoder_output_up4 ;
output encoder_output_up3 ;
output encoder_output_up2 ;
output encoder_output_up1 ;
output SRAM_CS2_c ;
output SRAM_CS1_c ;
input MCU_CS_c ;
output encoder_output_down8 ;
output encoder_output_down10 ;
output encoder_output_down9 ;
output encoder_output_down11 ;
output encoder_output_up5 ;
output encoder_output_up0 ;
output encoder_output_up15 ;
output encoder_output_up10 ;
output decoder_output14 ;
output decoder_output13 ;
output decoder_output10 ;
output decoder_output9 ;
output decoder_output6 ;
output decoder_output5 ;
output decoder_output2 ;
output decoder_output1 ;
input ecc_sel0_c ;
input fpga_mem_io_down_1 ;
input fpga_mem_io_up_1 ;
input ecc_sel2_c ;
input ecc_sel1_c ;
wire mcu_mem_io_up_in_8 ;
wire mcu_mem_io_up_in_5 ;
wire mcu_mem_io_up_in_4 ;
wire mcu_mem_io_up_in_0 ;
wire decoder_input_down_0 ;
wire decoder_input_down_7 ;
wire decoder_input_down_8 ;
wire decoder_output3 ;
wire decoder_output8 ;
wire decoder_output0 ;
wire decoder_output12 ;
wire decoder_output7 ;
wire decoder_output15 ;
wire decoder_output11 ;
wire decoder_output4 ;
wire encoder_output_down13 ;
wire encoder_output_down14 ;
wire encoder_output_down15 ;
wire encoder_output_down12 ;
wire encoder_output_up7 ;
wire encoder_output_up11 ;
wire encoder_output_up13 ;
wire encoder_output_up14 ;
wire encoder_output_down1 ;
wire encoder_output_down3 ;
wire encoder_output_down5 ;
wire encoder_output_down6 ;
wire encoder_output_down4 ;
wire encoder_output_down2 ;
wire encoder_output_down0 ;
wire encoder_output_down7 ;
wire encoder_output_up12 ;
wire encoder_output_up9 ;
wire encoder_output_up8 ;
wire encoder_output_up6 ;
wire encoder_output_up4 ;
wire encoder_output_up3 ;
wire encoder_output_up2 ;
wire encoder_output_up1 ;
wire SRAM_CS2_c ;
wire SRAM_CS1_c ;
wire MCU_CS_c ;
wire encoder_output_down8 ;
wire encoder_output_down10 ;
wire encoder_output_down9 ;
wire encoder_output_down11 ;
wire encoder_output_up5 ;
wire encoder_output_up0 ;
wire encoder_output_up15 ;
wire encoder_output_up10 ;
wire decoder_output14 ;
wire decoder_output13 ;
wire decoder_output10 ;
wire decoder_output9 ;
wire decoder_output6 ;
wire decoder_output5 ;
wire decoder_output2 ;
wire decoder_output1 ;
wire ecc_sel0_c ;
wire fpga_mem_io_down_1 ;
wire fpga_mem_io_up_1 ;
wire ecc_sel2_c ;
wire ecc_sel1_c ;
wire [14:1] decoder_output1_Z;
wire [14:1] decoder_output2_Z;
wire [29:16] encoder_output1;
wire [0:0] signal_0__3;
wire [3:2] signal_3__6;
wire [3:2] signal_2__6;
wire [1:0] signal_3__3;
wire [23:20] encoder_output2;
wire [3:2] signal_0__6;
wire [3:2] signal_1__6;
wire [1:0] signal_1__3;
wire [1:0] signal_2__3;
wire [2:2] signal_1__8_m_0;
wire [2:2] signal_1__0_iv_0;
wire [0:0] SUM_0_a3_7;
wire [3:3] SDi;
wire [1:1] SDi_3;
wire [0:0] SUM_0_a3_6;
wire [1:1] linsin_0__1;
wire [2:2] SDi_4;
wire [0:0] SDi_2;
wire [0:0] quad2;
wire N_133 ;
wire N_134_2 ;
wire N_134 ;
wire N_136 ;
wire N_137 ;
wire N_138_2 ;
wire N_138 ;
wire N_139_2 ;
wire N_139 ;
wire N_140 ;
wire N_141 ;
wire N_128 ;
wire N_129 ;
wire N_130_2 ;
wire N_130 ;
wire N_135_2 ;
wire data_out_left_sn_N_2 ;
wire N_135 ;
wire N_120 ;
wire N_132 ;
wire N_131_2 ;
wire N_131 ;
wire N_111 ;
wire N_112 ;
wire N_115 ;
wire N_116 ;
wire N_119 ;
wire N_123 ;
wire N_124 ;
wire N_110_1 ;
wire N_118_1 ;
wire chip_sel_out_ss0_Z ;
wire N_85_2 ;
wire N_83_2 ;
wire N_84_2 ;
wire N_82_2 ;
wire data_out_left_sn_N_5_mux ;
wire data_out_right_up11_Z ;
wire signal_0__0_sqmuxa ;
wire N_27_mux ;
wire signal_0__1_sqmuxa ;
wire N_26_mux ;
wire N_113_1 ;
wire N_122_1 ;
wire signal_0__1_sqmuxa_0 ;
wire N_114_2 ;
wire N_114_1 ;
wire N_121_1 ;
wire N_125_1 ;
wire N_117_1 ;
wire signal_0__0_sqmuxa_0 ;
wire N_113_2 ;
wire N_122_2 ;
wire N_118_2 ;
wire N_121_2 ;
wire N_125_2 ;
wire N_110_2 ;
wire N_117_2 ;
wire N_389 ;
wire N_390 ;
wire N_136_0 ;
wire CO0 ;
wire CO0_0 ;
wire un1_SDi_2 ;
wire N_124_0 ;
wire N_121 ;
wire N_73 ;
wire N_391 ;
wire GND ;
wire VCC ;
// @6:42
  CFG4 \data_out_left_1[9]  (
	.A(ecc_sel1_c),
	.B(ecc_sel2_c),
	.C(decoder_input_up[6]),
	.D(decoder_output1_Z[9]),
	.Y(N_133)
);
defparam \data_out_left_1[9] .INIT=16'hF2D0;
// @6:42
  CFG4 \data_out_left_1[8]  (
	.A(ecc_sel1_c),
	.B(ecc_sel2_c),
	.C(decoder_input_up[7]),
	.D(N_134_2),
	.Y(N_134)
);
defparam \data_out_left_1[8] .INIT=16'hFFD0;
// @6:42
  CFG4 \data_out_left_1[6]  (
	.A(ecc_sel1_c),
	.B(ecc_sel2_c),
	.C(decoder_input_up[9]),
	.D(decoder_output1_Z[6]),
	.Y(N_136)
);
defparam \data_out_left_1[6] .INIT=16'hF2D0;
// @6:42
  CFG4 \data_out_left_1[5]  (
	.A(ecc_sel1_c),
	.B(ecc_sel2_c),
	.C(decoder_input_up[10]),
	.D(decoder_output1_Z[5]),
	.Y(N_137)
);
defparam \data_out_left_1[5] .INIT=16'hF2D0;
// @6:42
  CFG4 \data_out_left_1[4]  (
	.A(ecc_sel1_c),
	.B(ecc_sel2_c),
	.C(decoder_input_up[11]),
	.D(N_138_2),
	.Y(N_138)
);
defparam \data_out_left_1[4] .INIT=16'hFFD0;
// @6:42
  CFG4 \data_out_left_1[3]  (
	.A(ecc_sel1_c),
	.B(ecc_sel2_c),
	.C(decoder_input_up[12]),
	.D(N_139_2),
	.Y(N_139)
);
defparam \data_out_left_1[3] .INIT=16'hFFD0;
// @6:42
  CFG4 \data_out_left_1[2]  (
	.A(ecc_sel1_c),
	.B(ecc_sel2_c),
	.C(decoder_input_up[13]),
	.D(decoder_output1_Z[2]),
	.Y(N_140)
);
defparam \data_out_left_1[2] .INIT=16'hF2D0;
// @6:42
  CFG4 \data_out_left_1[1]  (
	.A(ecc_sel1_c),
	.B(ecc_sel2_c),
	.C(decoder_input_up[14]),
	.D(decoder_output1_Z[1]),
	.Y(N_141)
);
defparam \data_out_left_1[1] .INIT=16'hF2D0;
// @6:42
  CFG4 \data_out_left_1[14]  (
	.A(ecc_sel1_c),
	.B(ecc_sel2_c),
	.C(decoder_input_up[1]),
	.D(decoder_output1_Z[14]),
	.Y(N_128)
);
defparam \data_out_left_1[14] .INIT=16'hF2D0;
// @6:42
  CFG4 \data_out_left_1[13]  (
	.A(ecc_sel1_c),
	.B(ecc_sel2_c),
	.C(decoder_input_up[2]),
	.D(decoder_output1_Z[13]),
	.Y(N_129)
);
defparam \data_out_left_1[13] .INIT=16'hF2D0;
// @6:42
  CFG4 \data_out_left_1[12]  (
	.A(ecc_sel1_c),
	.B(ecc_sel2_c),
	.C(decoder_input_up[3]),
	.D(N_130_2),
	.Y(N_130)
);
defparam \data_out_left_1[12] .INIT=16'hFFD0;
// @6:42
  CFG4 \data_out_left_1[7]  (
	.A(fpga_mem_io_up_1),
	.B(mcu_mem_io_up_in_8),
	.C(N_135_2),
	.D(data_out_left_sn_N_2),
	.Y(N_135)
);
defparam \data_out_left_1[7] .INIT=16'hF0F4;
// @6:42
  CFG4 \data_out_left_0[5]  (
	.A(fpga_mem_io_down_1),
	.B(mcu_mem_io_down_in[10]),
	.C(decoder_output2_Z[5]),
	.D(ecc_sel1_c),
	.Y(N_120)
);
defparam \data_out_left_0[5] .INIT=16'hF044;
// @6:42
  CFG4 \data_out_left_1[10]  (
	.A(fpga_mem_io_up_1),
	.B(mcu_mem_io_up_in_5),
	.C(data_out_left_sn_N_2),
	.D(decoder_output1_Z[10]),
	.Y(N_132)
);
defparam \data_out_left_1[10] .INIT=16'hF404;
// @6:42
  CFG4 \data_out_left_1[11]  (
	.A(fpga_mem_io_up_1),
	.B(mcu_mem_io_up_in_4),
	.C(N_131_2),
	.D(data_out_left_sn_N_2),
	.Y(N_131)
);
defparam \data_out_left_1[11] .INIT=16'hF0F4;
// @6:42
  CFG4 \data_out_left[14]  (
	.A(ecc_sel0_c),
	.B(ecc_sel2_c),
	.C(N_111),
	.D(N_128),
	.Y(decoder_output1)
);
defparam \data_out_left[14] .INIT=16'hFD20;
// @6:42
  CFG4 \data_out_left[13]  (
	.A(ecc_sel0_c),
	.B(ecc_sel2_c),
	.C(N_112),
	.D(N_129),
	.Y(decoder_output2)
);
defparam \data_out_left[13] .INIT=16'hFD20;
// @6:42
  CFG4 \data_out_left[10]  (
	.A(ecc_sel0_c),
	.B(ecc_sel2_c),
	.C(N_115),
	.D(N_132),
	.Y(decoder_output5)
);
defparam \data_out_left[10] .INIT=16'hFD20;
// @6:42
  CFG4 \data_out_left[9]  (
	.A(ecc_sel0_c),
	.B(ecc_sel2_c),
	.C(N_116),
	.D(N_133),
	.Y(decoder_output6)
);
defparam \data_out_left[9] .INIT=16'hFD20;
// @6:42
  CFG4 \data_out_left[6]  (
	.A(ecc_sel0_c),
	.B(ecc_sel2_c),
	.C(N_119),
	.D(N_136),
	.Y(decoder_output9)
);
defparam \data_out_left[6] .INIT=16'hFD20;
// @6:42
  CFG4 \data_out_left[5]  (
	.A(ecc_sel0_c),
	.B(ecc_sel2_c),
	.C(N_120),
	.D(N_137),
	.Y(decoder_output10)
);
defparam \data_out_left[5] .INIT=16'hFD20;
// @6:42
  CFG4 \data_out_left[2]  (
	.A(ecc_sel0_c),
	.B(ecc_sel2_c),
	.C(N_123),
	.D(N_140),
	.Y(decoder_output13)
);
defparam \data_out_left[2] .INIT=16'hFD20;
// @6:42
  CFG4 \data_out_left[1]  (
	.A(ecc_sel0_c),
	.B(ecc_sel2_c),
	.C(N_124),
	.D(N_141),
	.Y(decoder_output14)
);
defparam \data_out_left[1] .INIT=16'hFD20;
// @6:42
  CFG3 \data_out_left_0_1[15]  (
	.A(fpga_mem_io_down_1),
	.B(mcu_mem_io_down_in[0]),
	.C(ecc_sel1_c),
	.Y(N_110_1)
);
defparam \data_out_left_0_1[15] .INIT=8'h04;
// @6:42
  CFG3 \data_out_left_0_1[7]  (
	.A(fpga_mem_io_down_1),
	.B(mcu_mem_io_down_in[8]),
	.C(ecc_sel1_c),
	.Y(N_118_1)
);
defparam \data_out_left_0_1[7] .INIT=8'h04;
// @6:48
  CFG4 \data_out_right_up[5]  (
	.A(ecc_sel0_c),
	.B(ecc_sel1_c),
	.C(ecc_sel2_c),
	.D(mcu_fpga_io_in[10]),
	.Y(encoder_output_up10)
);
defparam \data_out_right_up[5] .INIT=16'hFD00;
// @6:48
  CFG4 \data_out_right_up[0]  (
	.A(ecc_sel0_c),
	.B(ecc_sel1_c),
	.C(ecc_sel2_c),
	.D(mcu_fpga_io_in[15]),
	.Y(encoder_output_up15)
);
defparam \data_out_right_up[0] .INIT=16'hFD00;
// @6:48
  CFG4 \data_out_right_up[15]  (
	.A(ecc_sel0_c),
	.B(ecc_sel1_c),
	.C(ecc_sel2_c),
	.D(mcu_fpga_io_in[0]),
	.Y(encoder_output_up0)
);
defparam \data_out_right_up[15] .INIT=16'hFD00;
// @6:48
  CFG4 \data_out_right_up[10]  (
	.A(ecc_sel0_c),
	.B(ecc_sel1_c),
	.C(ecc_sel2_c),
	.D(mcu_fpga_io_in[5]),
	.Y(encoder_output_up5)
);
defparam \data_out_right_up[10] .INIT=16'hFD00;
// @6:42
  CFG4 \data_out_right_down[4]  (
	.A(ecc_sel1_c),
	.B(chip_sel_out_ss0_Z),
	.C(N_85_2),
	.D(mcu_fpga_io_in[11]),
	.Y(encoder_output_down11)
);
defparam \data_out_right_down[4] .INIT=16'h3130;
// @6:42
  CFG4 \data_out_right_down[6]  (
	.A(ecc_sel1_c),
	.B(chip_sel_out_ss0_Z),
	.C(N_83_2),
	.D(mcu_fpga_io_in[9]),
	.Y(encoder_output_down9)
);
defparam \data_out_right_down[6] .INIT=16'h3130;
// @6:42
  CFG4 \data_out_right_down[5]  (
	.A(ecc_sel1_c),
	.B(chip_sel_out_ss0_Z),
	.C(N_84_2),
	.D(mcu_fpga_io_in[10]),
	.Y(encoder_output_down10)
);
defparam \data_out_right_down[5] .INIT=16'h3130;
// @6:42
  CFG4 \data_out_right_down[7]  (
	.A(ecc_sel1_c),
	.B(chip_sel_out_ss0_Z),
	.C(N_82_2),
	.D(mcu_fpga_io_in[8]),
	.Y(encoder_output_down8)
);
defparam \data_out_right_down[7] .INIT=16'h3130;
// @6:48
  CFG2 data_out_left_sn_m1 (
	.A(ecc_sel1_c),
	.B(ecc_sel2_c),
	.Y(data_out_left_sn_N_2)
);
defparam data_out_left_sn_m1.INIT=4'h2;
// @6:53
  CFG2 data_out_left_sn_m3 (
	.A(ecc_sel0_c),
	.B(ecc_sel2_c),
	.Y(data_out_left_sn_N_5_mux)
);
defparam data_out_left_sn_m3.INIT=4'h2;
// @6:48
  CFG3 data_out_right_up11 (
	.A(ecc_sel2_c),
	.B(ecc_sel1_c),
	.C(ecc_sel0_c),
	.Y(data_out_right_up11_Z)
);
defparam data_out_right_up11.INIT=8'h10;
// @6:42
  CFG4 \chip_sel_out[0]  (
	.A(ecc_sel2_c),
	.B(ecc_sel1_c),
	.C(ecc_sel0_c),
	.D(MCU_CS_c),
	.Y(SRAM_CS1_c)
);
defparam \chip_sel_out[0] .INIT=16'hFEAB;
// @6:42
  CFG4 \chip_sel_out[1]  (
	.A(ecc_sel2_c),
	.B(ecc_sel1_c),
	.C(ecc_sel0_c),
	.D(MCU_CS_c),
	.Y(SRAM_CS2_c)
);
defparam \chip_sel_out[1] .INIT=16'hEFBA;
// @6:42
  CFG3 chip_sel_out_ss0 (
	.A(ecc_sel2_c),
	.B(ecc_sel1_c),
	.C(ecc_sel0_c),
	.Y(chip_sel_out_ss0_Z)
);
defparam chip_sel_out_ss0.INIT=8'hAB;
// @6:42
  CFG4 \data_out_right_up[14]  (
	.A(data_out_right_up11_Z),
	.B(data_out_left_sn_N_2),
	.C(mcu_fpga_io_in[4]),
	.D(mcu_fpga_io_in[1]),
	.Y(encoder_output_up1)
);
defparam \data_out_right_up[14] .INIT=16'h5140;
// @6:42
  CFG4 \data_out_right_up[13]  (
	.A(data_out_right_up11_Z),
	.B(data_out_left_sn_N_2),
	.C(mcu_fpga_io_in[8]),
	.D(mcu_fpga_io_in[2]),
	.Y(encoder_output_up2)
);
defparam \data_out_right_up[13] .INIT=16'h5140;
// @6:42
  CFG4 \data_out_right_up[12]  (
	.A(data_out_right_up11_Z),
	.B(data_out_left_sn_N_2),
	.C(mcu_fpga_io_in[12]),
	.D(mcu_fpga_io_in[3]),
	.Y(encoder_output_up3)
);
defparam \data_out_right_up[12] .INIT=16'h5140;
// @6:42
  CFG4 \data_out_right_up[11]  (
	.A(data_out_right_up11_Z),
	.B(data_out_left_sn_N_2),
	.C(mcu_fpga_io_in[4]),
	.D(mcu_fpga_io_in[1]),
	.Y(encoder_output_up4)
);
defparam \data_out_right_up[11] .INIT=16'h5410;
// @6:42
  CFG4 \data_out_right_up[9]  (
	.A(data_out_right_up11_Z),
	.B(data_out_left_sn_N_2),
	.C(mcu_fpga_io_in[9]),
	.D(mcu_fpga_io_in[6]),
	.Y(encoder_output_up6)
);
defparam \data_out_right_up[9] .INIT=16'h5140;
// @6:42
  CFG4 \data_out_right_up[7]  (
	.A(data_out_right_up11_Z),
	.B(data_out_left_sn_N_2),
	.C(mcu_fpga_io_in[8]),
	.D(mcu_fpga_io_in[2]),
	.Y(encoder_output_up8)
);
defparam \data_out_right_up[7] .INIT=16'h5410;
// @6:42
  CFG4 \data_out_right_up[6]  (
	.A(data_out_right_up11_Z),
	.B(data_out_left_sn_N_2),
	.C(mcu_fpga_io_in[9]),
	.D(mcu_fpga_io_in[6]),
	.Y(encoder_output_up9)
);
defparam \data_out_right_up[6] .INIT=16'h5410;
// @6:42
  CFG4 \data_out_right_up[3]  (
	.A(data_out_right_up11_Z),
	.B(data_out_left_sn_N_2),
	.C(mcu_fpga_io_in[12]),
	.D(mcu_fpga_io_in[3]),
	.Y(encoder_output_up12)
);
defparam \data_out_right_up[3] .INIT=16'h5410;
// @6:42
  CFG4 \data_out_right_down[8]  (
	.A(ecc_sel1_c),
	.B(encoder_output1[24]),
	.C(chip_sel_out_ss0_Z),
	.D(mcu_fpga_io_in[7]),
	.Y(encoder_output_down7)
);
defparam \data_out_right_down[8] .INIT=16'h0D08;
// @6:42
  CFG4 \data_out_right_down[15]  (
	.A(ecc_sel1_c),
	.B(chip_sel_out_ss0_Z),
	.C(mcu_fpga_io_in[0]),
	.D(mcu_fpga_io_in[2]),
	.Y(encoder_output_down0)
);
defparam \data_out_right_down[15] .INIT=16'h1230;
// @6:42
  CFG4 \data_out_right_down[13]  (
	.A(ecc_sel1_c),
	.B(encoder_output1[29]),
	.C(chip_sel_out_ss0_Z),
	.D(mcu_fpga_io_in[2]),
	.Y(encoder_output_down2)
);
defparam \data_out_right_down[13] .INIT=16'h0D08;
// @6:42
  CFG4 \data_out_right_down[11]  (
	.A(ecc_sel1_c),
	.B(encoder_output1[27]),
	.C(chip_sel_out_ss0_Z),
	.D(mcu_fpga_io_in[4]),
	.Y(encoder_output_down4)
);
defparam \data_out_right_down[11] .INIT=16'h0D08;
// @6:42
  CFG4 \data_out_right_down[9]  (
	.A(ecc_sel1_c),
	.B(encoder_output1[25]),
	.C(chip_sel_out_ss0_Z),
	.D(mcu_fpga_io_in[6]),
	.Y(encoder_output_down6)
);
defparam \data_out_right_down[9] .INIT=16'h0D08;
// @6:42
  CFG4 \data_out_right_down[10]  (
	.A(ecc_sel1_c),
	.B(encoder_output1[26]),
	.C(chip_sel_out_ss0_Z),
	.D(mcu_fpga_io_in[5]),
	.Y(encoder_output_down5)
);
defparam \data_out_right_down[10] .INIT=16'h0D08;
// @6:42
  CFG4 \data_out_right_down[12]  (
	.A(ecc_sel1_c),
	.B(encoder_output1[28]),
	.C(chip_sel_out_ss0_Z),
	.D(mcu_fpga_io_in[3]),
	.Y(encoder_output_down3)
);
defparam \data_out_right_down[12] .INIT=16'h0D08;
// @6:42
  CFG4 \data_out_right_down[14]  (
	.A(ecc_sel1_c),
	.B(chip_sel_out_ss0_Z),
	.C(mcu_fpga_io_in[3]),
	.D(mcu_fpga_io_in[1]),
	.Y(encoder_output_down1)
);
defparam \data_out_right_down[14] .INIT=16'h1320;
// @6:42
  CFG4 \data_out_right_up[1]  (
	.A(data_out_right_up11_Z),
	.B(data_out_left_sn_N_2),
	.C(mcu_fpga_io_in[14]),
	.D(mcu_fpga_io_in[11]),
	.Y(encoder_output_up14)
);
defparam \data_out_right_up[1] .INIT=16'h5410;
// @6:42
  CFG4 \data_out_right_up[2]  (
	.A(data_out_right_up11_Z),
	.B(data_out_left_sn_N_2),
	.C(mcu_fpga_io_in[13]),
	.D(mcu_fpga_io_in[7]),
	.Y(encoder_output_up13)
);
defparam \data_out_right_up[2] .INIT=16'h5410;
// @6:42
  CFG4 \data_out_right_up[4]  (
	.A(data_out_right_up11_Z),
	.B(data_out_left_sn_N_2),
	.C(mcu_fpga_io_in[14]),
	.D(mcu_fpga_io_in[11]),
	.Y(encoder_output_up11)
);
defparam \data_out_right_up[4] .INIT=16'h5140;
// @6:42
  CFG4 \data_out_right_up[8]  (
	.A(data_out_right_up11_Z),
	.B(data_out_left_sn_N_2),
	.C(mcu_fpga_io_in[13]),
	.D(mcu_fpga_io_in[7]),
	.Y(encoder_output_up7)
);
defparam \data_out_right_up[8] .INIT=16'h5140;
  CFG4 \data_out_left_RNO[0]  (
	.A(signal_0__0_sqmuxa),
	.B(signal_0__3[0]),
	.C(data_out_left_sn_N_2),
	.D(decoder_input_up[15]),
	.Y(N_27_mux)
);
defparam \data_out_left_RNO[0] .INIT=16'hDF80;
  CFG4 \data_out_left_RNO[15]  (
	.A(signal_0__1_sqmuxa),
	.B(signal_3__6[3]),
	.C(data_out_left_sn_N_2),
	.D(decoder_input_up[0]),
	.Y(N_26_mux)
);
defparam \data_out_left_RNO[15] .INIT=16'hDF80;
// @6:42
  CFG3 \data_out_left_0_1[12]  (
	.A(mcu_mem_io_down_in[3]),
	.B(ecc_sel1_c),
	.C(fpga_mem_io_down_1),
	.Y(N_113_1)
);
defparam \data_out_left_0_1[12] .INIT=8'h02;
// @6:42
  CFG3 \data_out_left_0_1[3]  (
	.A(mcu_mem_io_down_in[12]),
	.B(ecc_sel1_c),
	.C(fpga_mem_io_down_1),
	.Y(N_122_1)
);
defparam \data_out_left_0_1[3] .INIT=8'h02;
// @6:42
  CFG4 \data_out_left_0_2[11]  (
	.A(ecc_sel1_c),
	.B(signal_0__1_sqmuxa_0),
	.C(signal_2__6[3]),
	.D(decoder_input_up[1]),
	.Y(N_114_2)
);
defparam \data_out_left_0_2[11] .INIT=16'hA280;
// @6:42
  CFG3 \data_out_left_0_1[11]  (
	.A(mcu_mem_io_down_in[4]),
	.B(ecc_sel1_c),
	.C(fpga_mem_io_down_1),
	.Y(N_114_1)
);
defparam \data_out_left_0_1[11] .INIT=8'h02;
// @6:42
  CFG4 \data_out_left_1_2[11]  (
	.A(signal_0__1_sqmuxa),
	.B(signal_2__6[3]),
	.C(data_out_left_sn_N_2),
	.D(decoder_input_up[1]),
	.Y(N_131_2)
);
defparam \data_out_left_1_2[11] .INIT=16'hD080;
// @6:42
  CFG3 \data_out_left_0_1[4]  (
	.A(mcu_mem_io_down_in[11]),
	.B(ecc_sel1_c),
	.C(fpga_mem_io_down_1),
	.Y(N_121_1)
);
defparam \data_out_left_0_1[4] .INIT=8'h02;
// @6:42
  CFG3 \data_out_left_0_1[0]  (
	.A(mcu_mem_io_down_in[15]),
	.B(ecc_sel1_c),
	.C(fpga_mem_io_down_1),
	.Y(N_125_1)
);
defparam \data_out_left_0_1[0] .INIT=8'h02;
// @6:42
  CFG3 \data_out_left_0_1[8]  (
	.A(mcu_mem_io_down_in[7]),
	.B(ecc_sel1_c),
	.C(fpga_mem_io_down_1),
	.Y(N_117_1)
);
defparam \data_out_left_0_1[8] .INIT=8'h02;
// @6:42
  CFG4 \data_out_right_down[3]  (
	.A(ecc_sel1_c),
	.B(encoder_output1[19]),
	.C(chip_sel_out_ss0_Z),
	.D(mcu_fpga_io_in[12]),
	.Y(encoder_output_down12)
);
defparam \data_out_right_down[3] .INIT=16'h0D08;
// @6:42
  CFG4 \data_out_right_down[0]  (
	.A(ecc_sel1_c),
	.B(encoder_output1[16]),
	.C(chip_sel_out_ss0_Z),
	.D(mcu_fpga_io_in[15]),
	.Y(encoder_output_down15)
);
defparam \data_out_right_down[0] .INIT=16'h0D08;
// @6:42
  CFG4 \data_out_right_down[1]  (
	.A(ecc_sel1_c),
	.B(encoder_output1[17]),
	.C(chip_sel_out_ss0_Z),
	.D(mcu_fpga_io_in[14]),
	.Y(encoder_output_down14)
);
defparam \data_out_right_down[1] .INIT=16'h0D08;
// @6:42
  CFG4 \data_out_right_down[2]  (
	.A(ecc_sel1_c),
	.B(encoder_output1[18]),
	.C(chip_sel_out_ss0_Z),
	.D(mcu_fpga_io_in[13]),
	.Y(encoder_output_down13)
);
defparam \data_out_right_down[2] .INIT=16'h0D08;
// @6:42
  CFG4 \data_out_left_1_2[12]  (
	.A(signal_0__0_sqmuxa),
	.B(signal_3__3[0]),
	.C(data_out_left_sn_N_2),
	.D(decoder_input_up[12]),
	.Y(N_130_2)
);
defparam \data_out_left_1_2[12] .INIT=16'hD080;
// @6:42
  CFG4 \data_out_left_0_2[12]  (
	.A(ecc_sel1_c),
	.B(signal_0__0_sqmuxa_0),
	.C(signal_3__3[0]),
	.D(decoder_input_up[12]),
	.Y(N_113_2)
);
defparam \data_out_left_0_2[12] .INIT=16'hA280;
// @6:42
  CFG4 \data_out_right_down_1_2[5]  (
	.A(ecc_sel1_c),
	.B(ecc_sel0_c),
	.C(encoder_output2[21]),
	.D(encoder_output1[21]),
	.Y(N_84_2)
);
defparam \data_out_right_down_1_2[5] .INIT=16'hA280;
// @6:42
  CFG4 \data_out_left_0_2[3]  (
	.A(ecc_sel1_c),
	.B(signal_0__1_sqmuxa_0),
	.C(signal_0__6[3]),
	.D(decoder_input_up[3]),
	.Y(N_122_2)
);
defparam \data_out_left_0_2[3] .INIT=16'hA280;
// @6:42
  CFG4 \data_out_left_0_2[7]  (
	.A(ecc_sel1_c),
	.B(signal_0__1_sqmuxa_0),
	.C(signal_1__6[3]),
	.D(decoder_input_up[2]),
	.Y(N_118_2)
);
defparam \data_out_left_0_2[7] .INIT=16'hA280;
// @6:42
  CFG4 \data_out_left_0_2[4]  (
	.A(ecc_sel1_c),
	.B(signal_0__0_sqmuxa_0),
	.C(signal_1__3[0]),
	.D(decoder_input_up[14]),
	.Y(N_121_2)
);
defparam \data_out_left_0_2[4] .INIT=16'hA280;
// @6:42
  CFG4 \data_out_left_0_2[0]  (
	.A(ecc_sel1_c),
	.B(signal_0__0_sqmuxa_0),
	.C(signal_0__3[0]),
	.D(decoder_input_up[15]),
	.Y(N_125_2)
);
defparam \data_out_left_0_2[0] .INIT=16'hA280;
// @6:42
  CFG4 \data_out_left_1_2[3]  (
	.A(signal_0__1_sqmuxa),
	.B(signal_0__6[3]),
	.C(data_out_left_sn_N_2),
	.D(decoder_input_up[3]),
	.Y(N_139_2)
);
defparam \data_out_left_1_2[3] .INIT=16'hD080;
// @6:42
  CFG4 \data_out_right_down_1_2[6]  (
	.A(ecc_sel1_c),
	.B(ecc_sel0_c),
	.C(encoder_output2[22]),
	.D(encoder_output1[22]),
	.Y(N_83_2)
);
defparam \data_out_right_down_1_2[6] .INIT=16'hA280;
// @6:42
  CFG4 \data_out_left_0_2[15]  (
	.A(ecc_sel1_c),
	.B(signal_0__1_sqmuxa_0),
	.C(signal_3__6[3]),
	.D(decoder_input_up[0]),
	.Y(N_110_2)
);
defparam \data_out_left_0_2[15] .INIT=16'hA280;
// @6:42
  CFG4 \data_out_left_1_2[7]  (
	.A(signal_0__1_sqmuxa),
	.B(signal_1__6[3]),
	.C(data_out_left_sn_N_2),
	.D(decoder_input_up[2]),
	.Y(N_135_2)
);
defparam \data_out_left_1_2[7] .INIT=16'hD080;
// @6:42
  CFG4 \data_out_left_1_2[4]  (
	.A(signal_0__0_sqmuxa),
	.B(signal_1__3[0]),
	.C(data_out_left_sn_N_2),
	.D(decoder_input_up[14]),
	.Y(N_138_2)
);
defparam \data_out_left_1_2[4] .INIT=16'hD080;
// @6:42
  CFG4 \data_out_right_down_1_2[7]  (
	.A(ecc_sel1_c),
	.B(ecc_sel0_c),
	.C(encoder_output2[23]),
	.D(encoder_output1[23]),
	.Y(N_82_2)
);
defparam \data_out_right_down_1_2[7] .INIT=16'hA280;
// @6:42
  CFG4 \data_out_left_1_2[8]  (
	.A(signal_0__0_sqmuxa),
	.B(signal_2__3[0]),
	.C(data_out_left_sn_N_2),
	.D(decoder_input_up[13]),
	.Y(N_134_2)
);
defparam \data_out_left_1_2[8] .INIT=16'hD080;
// @6:42
  CFG4 \data_out_left_0_2[8]  (
	.A(ecc_sel1_c),
	.B(signal_0__0_sqmuxa_0),
	.C(signal_2__3[0]),
	.D(decoder_input_up[13]),
	.Y(N_117_2)
);
defparam \data_out_left_0_2[8] .INIT=16'hA280;
// @6:42
  CFG4 \data_out_right_down_1_2[4]  (
	.A(ecc_sel1_c),
	.B(ecc_sel0_c),
	.C(encoder_output2[20]),
	.D(encoder_output1[20]),
	.Y(N_85_2)
);
defparam \data_out_right_down_1_2[4] .INIT=16'hA280;
// @6:42
  CFG4 \data_out_left[11]  (
	.A(data_out_left_sn_N_5_mux),
	.B(N_131),
	.C(N_114_2),
	.D(N_114_1),
	.Y(decoder_output4)
);
defparam \data_out_left[11] .INIT=16'hEEE4;
// @6:42
  CFG4 \data_out_left[4]  (
	.A(data_out_left_sn_N_5_mux),
	.B(N_138),
	.C(N_121_2),
	.D(N_121_1),
	.Y(decoder_output11)
);
defparam \data_out_left[4] .INIT=16'hEEE4;
// @6:42
  CFG4 \data_out_left[0]  (
	.A(data_out_left_sn_N_5_mux),
	.B(N_125_2),
	.C(N_125_1),
	.D(N_27_mux),
	.Y(decoder_output15)
);
defparam \data_out_left[0] .INIT=16'hFDA8;
// @6:42
  CFG4 \data_out_left[8]  (
	.A(data_out_left_sn_N_5_mux),
	.B(N_134),
	.C(N_117_2),
	.D(N_117_1),
	.Y(decoder_output7)
);
defparam \data_out_left[8] .INIT=16'hEEE4;
// @6:42
  CFG4 \data_out_left[3]  (
	.A(data_out_left_sn_N_5_mux),
	.B(N_139),
	.C(N_122_2),
	.D(N_122_1),
	.Y(decoder_output12)
);
defparam \data_out_left[3] .INIT=16'hEEE4;
// @6:42
  CFG4 \data_out_left[15]  (
	.A(data_out_left_sn_N_5_mux),
	.B(N_110_2),
	.C(N_110_1),
	.D(N_26_mux),
	.Y(decoder_output0)
);
defparam \data_out_left[15] .INIT=16'hFDA8;
// @6:42
  CFG4 \data_out_left[7]  (
	.A(data_out_left_sn_N_5_mux),
	.B(N_135),
	.C(N_118_2),
	.D(N_118_1),
	.Y(decoder_output8)
);
defparam \data_out_left[7] .INIT=16'hEEE4;
// @6:42
  CFG4 \data_out_left[12]  (
	.A(data_out_left_sn_N_5_mux),
	.B(N_130),
	.C(N_113_2),
	.D(N_113_1),
	.Y(decoder_output3)
);
defparam \data_out_left[12] .INIT=16'hEEE4;
// @6:42
  CFG3 \data_out_left_0[13]  (
	.A(ecc_sel1_c),
	.B(decoder_output2_Z[13]),
	.C(decoder_input_down_0),
	.Y(N_112)
);
defparam \data_out_left_0[13] .INIT=8'hD8;
// @6:42
  CFG4 \data_out_left_0[1]  (
	.A(mcu_mem_io_down_in[14]),
	.B(ecc_sel1_c),
	.C(decoder_output2_Z[1]),
	.D(fpga_mem_io_down_1),
	.Y(N_124)
);
defparam \data_out_left_0[1] .INIT=16'hC0E2;
// @6:42
  CFG4 \data_out_left_0[9]  (
	.A(mcu_mem_io_down_in[6]),
	.B(ecc_sel1_c),
	.C(decoder_output2_Z[9]),
	.D(fpga_mem_io_down_1),
	.Y(N_116)
);
defparam \data_out_left_0[9] .INIT=16'hC0E2;
// @6:42
  CFG4 \data_out_left_0[2]  (
	.A(mcu_mem_io_down_in[13]),
	.B(ecc_sel1_c),
	.C(decoder_output2_Z[2]),
	.D(fpga_mem_io_down_1),
	.Y(N_123)
);
defparam \data_out_left_0[2] .INIT=16'hC0E2;
// @6:42
  CFG4 \data_out_left_0[10]  (
	.A(mcu_mem_io_down_in[5]),
	.B(ecc_sel1_c),
	.C(decoder_output2_Z[10]),
	.D(fpga_mem_io_down_1),
	.Y(N_115)
);
defparam \data_out_left_0[10] .INIT=16'hC0E2;
// @6:42
  CFG4 \data_out_left_0[6]  (
	.A(ecc_sel1_c),
	.B(signal_1__8_m_0[2]),
	.C(signal_1__0_iv_0[2]),
	.D(decoder_input_down_7),
	.Y(N_119)
);
defparam \data_out_left_0[6] .INIT=16'hFDA8;
// @6:42
  CFG4 \data_out_left_0[14]  (
	.A(mcu_mem_io_down_in[1]),
	.B(ecc_sel1_c),
	.C(decoder_output2_Z[14]),
	.D(fpga_mem_io_down_1),
	.Y(N_111)
);
defparam \data_out_left_0[14] .INIT=16'hC0E2;
// @6:31
  TBEC_RSC_encoder codificador1 (
	.encoder_output1(encoder_output1[29:16]),
	.mcu_fpga_io_in(mcu_fpga_io_in[15:0])
);
// @6:32
  TBEC_RSC_decoder decodificador1 (
	.decoder_output1_8(decoder_output1_Z[9]),
	.decoder_output1_12(decoder_output1_Z[13]),
	.decoder_output1_0(decoder_output1_Z[1]),
	.decoder_output1_4(decoder_output1_Z[5]),
	.decoder_output1_5(decoder_output1_Z[6]),
	.decoder_output1_13(decoder_output1_Z[14]),
	.decoder_output1_1(decoder_output1_Z[2]),
	.decoder_output1_9(decoder_output1_Z[10]),
	.SUM_0_a3_7_0(SUM_0_a3_7[0]),
	.decoder_input_up(decoder_input_up[15:1]),
	.decoder_input_down_8(decoder_input_down_8),
	.decoder_input_down_0(decoder_input_down_0),
	.decoder_input_down_7(decoder_input_down_7),
	.SDi_0(SDi[3]),
	.SDi_3_0(SDi_3[1]),
	.SUM_0_a3_6_0(SUM_0_a3_6[0]),
	.linsin_0__1_0(linsin_0__1[1]),
	.signal_3__6(signal_3__6[3:2]),
	.mcu_mem_io_down_in({mcu_mem_io_down_in[15:10], N_390, mcu_mem_io_down_in[8:3], N_389, mcu_mem_io_down_in[1:0]}),
	.signal_0__6(signal_0__6[3:2]),
	.signal_0__3_0(signal_0__3[0]),
	.signal_2__6(signal_2__6[3:2]),
	.signal_1__6(signal_1__6[3:2]),
	.signal_1__3(signal_1__3[1:0]),
	.signal_2__3(signal_2__3[1:0]),
	.SDi_4_0(SDi_4[2]),
	.mcu_mem_io_up_in_8(mcu_mem_io_up_in_8),
	.mcu_mem_io_up_in_5(mcu_mem_io_up_in_5),
	.mcu_mem_io_up_in_4(mcu_mem_io_up_in_4),
	.mcu_mem_io_up_in_0(mcu_mem_io_up_in_0),
	.signal_3__3(signal_3__3[1:0]),
	.SDi_2_0(SDi_2[0]),
	.quad2_0(quad2[0]),
	.flag(flag[2:0]),
	.N_136_0(N_136_0),
	.CO0_2(CO0),
	.CO0_1(CO0_0),
	.un1_SDi_2_1z(un1_SDi_2),
	.N_124(N_124_0),
	.N_121(N_121),
	.fpga_mem_io_down_1(fpga_mem_io_down_1),
	.fpga_mem_io_up_1(fpga_mem_io_up_1),
	.N_73(N_73),
	.signal_0__0_sqmuxa_1z(signal_0__0_sqmuxa),
	.signal_0__1_sqmuxa_1z(signal_0__1_sqmuxa)
);
// @6:34
  MRSC_encoder codificador2 (
	.encoder_output2(encoder_output2[23:20]),
	.mcu_fpga_io_in(mcu_fpga_io_in[15:0])
);
// @6:35
  MRSC_decoder decodificador2 (
	.SUM_0_a3_6_0(SUM_0_a3_6[0]),
	.SUM_0_a3_7_0(SUM_0_a3_7[0]),
	.signal_0__3_0(signal_0__3[0]),
	.decoder_output2_9(decoder_output2_Z[10]),
	.decoder_output2_8(decoder_output2_Z[9]),
	.decoder_output2_12(decoder_output2_Z[13]),
	.decoder_output2_0(decoder_output2_Z[1]),
	.decoder_output2_4(decoder_output2_Z[5]),
	.decoder_output2_13(decoder_output2_Z[14]),
	.decoder_output2_1(decoder_output2_Z[2]),
	.signal_0__6_0(signal_0__6[2]),
	.signal_3__6_0(signal_3__6[2]),
	.signal_1__3_0(signal_1__3[1]),
	.linsin_0__1_0(linsin_0__1[1]),
	.decoder_input_up({decoder_input_up[15:5], N_391, decoder_input_up[3:1]}),
	.signal_3__3_0(signal_3__3[1]),
	.signal_2__3_0(signal_2__3[1]),
	.signal_1__0_iv_0_0(signal_1__0_iv_0[2]),
	.SDi_2_0(SDi_2[0]),
	.SDi_3_0(SDi_3[1]),
	.mcu_mem_io_down_in_1(mcu_mem_io_down_in[9]),
	.mcu_mem_io_down_in_5(mcu_mem_io_down_in[13]),
	.mcu_mem_io_down_in_2(mcu_mem_io_down_in[10]),
	.mcu_mem_io_down_in_0(mcu_mem_io_down_in[8]),
	.mcu_mem_io_down_in_3(mcu_mem_io_down_in[11]),
	.mcu_mem_io_down_in_7(mcu_mem_io_down_in[15]),
	.signal_2__6_0(signal_2__6[2]),
	.signal_1__8_m_0_0(signal_1__8_m_0[2]),
	.signal_1__6_0(signal_1__6[2]),
	.mcu_mem_io_up_in_8(mcu_mem_io_up_in_8),
	.mcu_mem_io_up_in_4(mcu_mem_io_up_in_4),
	.mcu_mem_io_up_in_0(mcu_mem_io_up_in_0),
	.decoder_input_down_0(decoder_input_down_7),
	.SDi_4_0(SDi_4[2]),
	.SDi_0(SDi[3]),
	.quad2_0(quad2[0]),
	.N_136(N_136_0),
	.un1_SDi_2(un1_SDi_2),
	.CO0_2(CO0),
	.CO0_0(CO0_0),
	.signal_0__0_sqmuxa_1z(signal_0__0_sqmuxa_0),
	.signal_0__1_sqmuxa_1z(signal_0__1_sqmuxa_0),
	.N_124(N_124_0),
	.N_121(N_121),
	.fpga_mem_io_up_1(fpga_mem_io_up_1),
	.fpga_mem_io_down_1(fpga_mem_io_down_1),
	.N_73(N_73)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ecc_design */

module fpga_top_design (
  mcu_fpga_io_in,
  mcu_mem_io_down_in,
  mcu_mem_io_up_in,
  ecc_sel0_c,
  decoder_output1,
  decoder_output2,
  decoder_output5,
  decoder_output6,
  decoder_output9,
  decoder_output10,
  decoder_output13,
  decoder_output14,
  encoder_output_up10,
  encoder_output_up15,
  encoder_output_up0,
  encoder_output_up5,
  encoder_output_down11,
  encoder_output_down9,
  encoder_output_down10,
  encoder_output_down8,
  encoder_output_up1,
  encoder_output_up2,
  encoder_output_up3,
  encoder_output_up4,
  encoder_output_up6,
  encoder_output_up8,
  encoder_output_up9,
  encoder_output_up12,
  encoder_output_down7,
  encoder_output_down0,
  encoder_output_down2,
  encoder_output_down4,
  encoder_output_down6,
  encoder_output_down5,
  encoder_output_down3,
  encoder_output_down1,
  encoder_output_up14,
  encoder_output_up13,
  encoder_output_up11,
  encoder_output_up7,
  encoder_output_down12,
  encoder_output_down15,
  encoder_output_down14,
  encoder_output_down13,
  decoder_output4,
  decoder_output11,
  decoder_output15,
  decoder_output7,
  decoder_output12,
  decoder_output0,
  decoder_output8,
  decoder_output3,
  MCU_OE_c,
  SRAM_CS1_c,
  SRAM_CS2_c,
  fpga_mem_io_down_1_1z,
  fpga_mem_io_up_1_1z,
  MCU_WE_c,
  ecc_sel2_c,
  ecc_sel1_c,
  MCU_CS_c,
  flag3_c,
  flag1_c,
  prj_2_memory_sb_sb_0_FAB_CCC_GL0,
  flag0_c,
  mcu_fpga_io_1_i
)
;
input [15:0] mcu_fpga_io_in ;
input [15:0] mcu_mem_io_down_in ;
input [15:0] mcu_mem_io_up_in ;
input ecc_sel0_c ;
output decoder_output1 ;
output decoder_output2 ;
output decoder_output5 ;
output decoder_output6 ;
output decoder_output9 ;
output decoder_output10 ;
output decoder_output13 ;
output decoder_output14 ;
output encoder_output_up10 ;
output encoder_output_up15 ;
output encoder_output_up0 ;
output encoder_output_up5 ;
output encoder_output_down11 ;
output encoder_output_down9 ;
output encoder_output_down10 ;
output encoder_output_down8 ;
output encoder_output_up1 ;
output encoder_output_up2 ;
output encoder_output_up3 ;
output encoder_output_up4 ;
output encoder_output_up6 ;
output encoder_output_up8 ;
output encoder_output_up9 ;
output encoder_output_up12 ;
output encoder_output_down7 ;
output encoder_output_down0 ;
output encoder_output_down2 ;
output encoder_output_down4 ;
output encoder_output_down6 ;
output encoder_output_down5 ;
output encoder_output_down3 ;
output encoder_output_down1 ;
output encoder_output_up14 ;
output encoder_output_up13 ;
output encoder_output_up11 ;
output encoder_output_up7 ;
output encoder_output_down12 ;
output encoder_output_down15 ;
output encoder_output_down14 ;
output encoder_output_down13 ;
output decoder_output4 ;
output decoder_output11 ;
output decoder_output15 ;
output decoder_output7 ;
output decoder_output12 ;
output decoder_output0 ;
output decoder_output8 ;
output decoder_output3 ;
input MCU_OE_c ;
output SRAM_CS1_c ;
output SRAM_CS2_c ;
output fpga_mem_io_down_1_1z ;
output fpga_mem_io_up_1_1z ;
input MCU_WE_c ;
input ecc_sel2_c ;
input ecc_sel1_c ;
input MCU_CS_c ;
output flag3_c ;
output flag1_c ;
input prj_2_memory_sb_sb_0_FAB_CCC_GL0 ;
output flag0_c ;
output mcu_fpga_io_1_i ;
wire ecc_sel0_c ;
wire decoder_output1 ;
wire decoder_output2 ;
wire decoder_output5 ;
wire decoder_output6 ;
wire decoder_output9 ;
wire decoder_output10 ;
wire decoder_output13 ;
wire decoder_output14 ;
wire encoder_output_up10 ;
wire encoder_output_up15 ;
wire encoder_output_up0 ;
wire encoder_output_up5 ;
wire encoder_output_down11 ;
wire encoder_output_down9 ;
wire encoder_output_down10 ;
wire encoder_output_down8 ;
wire encoder_output_up1 ;
wire encoder_output_up2 ;
wire encoder_output_up3 ;
wire encoder_output_up4 ;
wire encoder_output_up6 ;
wire encoder_output_up8 ;
wire encoder_output_up9 ;
wire encoder_output_up12 ;
wire encoder_output_down7 ;
wire encoder_output_down0 ;
wire encoder_output_down2 ;
wire encoder_output_down4 ;
wire encoder_output_down6 ;
wire encoder_output_down5 ;
wire encoder_output_down3 ;
wire encoder_output_down1 ;
wire encoder_output_up14 ;
wire encoder_output_up13 ;
wire encoder_output_up11 ;
wire encoder_output_up7 ;
wire encoder_output_down12 ;
wire encoder_output_down15 ;
wire encoder_output_down14 ;
wire encoder_output_down13 ;
wire decoder_output4 ;
wire decoder_output11 ;
wire decoder_output15 ;
wire decoder_output7 ;
wire decoder_output12 ;
wire decoder_output0 ;
wire decoder_output8 ;
wire decoder_output3 ;
wire MCU_OE_c ;
wire SRAM_CS1_c ;
wire SRAM_CS2_c ;
wire fpga_mem_io_down_1_1z ;
wire fpga_mem_io_up_1_1z ;
wire MCU_WE_c ;
wire ecc_sel2_c ;
wire ecc_sel1_c ;
wire MCU_CS_c ;
wire flag3_c ;
wire flag1_c ;
wire prj_2_memory_sb_sb_0_FAB_CCC_GL0 ;
wire flag0_c ;
wire mcu_fpga_io_1_i ;
wire [2:0] flag_out_1_Z;
wire [0:0] flag_outce_Z;
wire [15:0] decoder_input_up;
wire [10:2] decoder_input_down;
wire [2:0] flag;
wire mcu_fpga_io_1_Z ;
wire VCC ;
wire GND ;
wire un8_mcu_fpga_io_Z ;
wire N_392 ;
  CFG1 mcu_fpga_io_1_RNIF86G (
	.A(mcu_fpga_io_1_Z),
	.Y(mcu_fpga_io_1_i)
);
defparam mcu_fpga_io_1_RNIF86G.INIT=2'h1;
// @5:55
  SLE \flag_out[0]  (
	.Q(flag0_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(prj_2_memory_sb_sb_0_FAB_CCC_GL0),
	.D(flag_out_1_Z[0]),
	.EN(flag_outce_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:55
  SLE \flag_out[1]  (
	.Q(flag1_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(prj_2_memory_sb_sb_0_FAB_CCC_GL0),
	.D(flag_out_1_Z[1]),
	.EN(flag_outce_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:55
  SLE \flag_out[2]  (
	.Q(flag3_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(prj_2_memory_sb_sb_0_FAB_CCC_GL0),
	.D(flag_out_1_Z[2]),
	.EN(flag_outce_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:25
  CFG4 mcu_fpga_io_1 (
	.A(MCU_CS_c),
	.B(ecc_sel1_c),
	.C(ecc_sel2_c),
	.D(MCU_WE_c),
	.Y(mcu_fpga_io_1_Z)
);
defparam mcu_fpga_io_1.INIT=16'h0007;
  CFG2 fpga_mem_io_up_1_RNIS98VC (
	.A(fpga_mem_io_up_1_1z),
	.B(mcu_mem_io_up_in[14]),
	.Y(decoder_input_up[14])
);
defparam fpga_mem_io_up_1_RNIS98VC.INIT=4'h4;
  CFG2 fpga_mem_io_down_1_RNIMM4OB (
	.A(fpga_mem_io_down_1_1z),
	.B(mcu_mem_io_down_in[9]),
	.Y(decoder_input_down[9])
);
defparam fpga_mem_io_down_1_RNIMM4OB.INIT=4'h4;
  CFG2 fpga_mem_io_up_1_RNIFTF5D (
	.A(fpga_mem_io_up_1_1z),
	.B(mcu_mem_io_up_in[8]),
	.Y(decoder_input_up[8])
);
defparam fpga_mem_io_up_1_RNIFTF5D.INIT=4'h4;
  CFG2 fpga_mem_io_up_1_RNIO58VC (
	.A(fpga_mem_io_up_1_1z),
	.B(mcu_mem_io_up_in[10]),
	.Y(decoder_input_up[10])
);
defparam fpga_mem_io_up_1_RNIO58VC.INIT=4'h4;
  CFG2 fpga_mem_io_down_1_RNIUGC55 (
	.A(fpga_mem_io_down_1_1z),
	.B(mcu_mem_io_down_in[10]),
	.Y(decoder_input_down[10])
);
defparam fpga_mem_io_down_1_RNIUGC55.INIT=4'h4;
  CFG2 fpga_mem_io_up_1_RNITA8VC (
	.A(fpga_mem_io_up_1_1z),
	.B(mcu_mem_io_up_in[15]),
	.Y(decoder_input_up[15])
);
defparam fpga_mem_io_up_1_RNITA8VC.INIT=4'h4;
  CFG2 fpga_mem_io_up_1_RNIR88VC (
	.A(fpga_mem_io_up_1_1z),
	.B(mcu_mem_io_up_in[13]),
	.Y(decoder_input_up[13])
);
defparam fpga_mem_io_up_1_RNIR88VC.INIT=4'h4;
  CFG2 fpga_mem_io_up_1_RNIP68VC (
	.A(fpga_mem_io_up_1_1z),
	.B(mcu_mem_io_up_in[11]),
	.Y(decoder_input_up[11])
);
defparam fpga_mem_io_up_1_RNIP68VC.INIT=4'h4;
  CFG2 fpga_mem_io_up_1_RNIESF5D (
	.A(fpga_mem_io_up_1_1z),
	.B(mcu_mem_io_up_in[7]),
	.Y(decoder_input_up[7])
);
defparam fpga_mem_io_up_1_RNIESF5D.INIT=4'h4;
  CFG2 fpga_mem_io_up_1_RNIDRF5D (
	.A(fpga_mem_io_up_1_1z),
	.B(mcu_mem_io_up_in[6]),
	.Y(decoder_input_up[6])
);
defparam fpga_mem_io_up_1_RNIDRF5D.INIT=4'h4;
  CFG2 fpga_mem_io_up_1_RNICQF5D (
	.A(fpga_mem_io_up_1_1z),
	.B(mcu_mem_io_up_in[5]),
	.Y(decoder_input_up[5])
);
defparam fpga_mem_io_up_1_RNICQF5D.INIT=4'h4;
  CFG2 fpga_mem_io_up_1_RNIBPF5D (
	.A(fpga_mem_io_up_1_1z),
	.B(mcu_mem_io_up_in[4]),
	.Y(decoder_input_up[4])
);
defparam fpga_mem_io_up_1_RNIBPF5D.INIT=4'h4;
  CFG2 fpga_mem_io_up_1_RNIAOF5D (
	.A(fpga_mem_io_up_1_1z),
	.B(mcu_mem_io_up_in[3]),
	.Y(decoder_input_up[3])
);
defparam fpga_mem_io_up_1_RNIAOF5D.INIT=4'h4;
  CFG2 fpga_mem_io_up_1_RNI9NF5D (
	.A(fpga_mem_io_up_1_1z),
	.B(mcu_mem_io_up_in[2]),
	.Y(decoder_input_up[2])
);
defparam fpga_mem_io_up_1_RNI9NF5D.INIT=4'h4;
  CFG2 fpga_mem_io_up_1_RNI7LF5D (
	.A(fpga_mem_io_up_1_1z),
	.B(mcu_mem_io_up_in[0]),
	.Y(decoder_input_up[0])
);
defparam fpga_mem_io_up_1_RNI7LF5D.INIT=4'h4;
  CFG2 fpga_mem_io_up_1_RNI8MF5D (
	.A(fpga_mem_io_up_1_1z),
	.B(mcu_mem_io_up_in[1]),
	.Y(decoder_input_up[1])
);
defparam fpga_mem_io_up_1_RNI8MF5D.INIT=4'h4;
  CFG2 fpga_mem_io_up_1_RNIQ78VC (
	.A(fpga_mem_io_up_1_1z),
	.B(mcu_mem_io_up_in[12]),
	.Y(decoder_input_up[12])
);
defparam fpga_mem_io_up_1_RNIQ78VC.INIT=4'h4;
  CFG2 fpga_mem_io_down_1_RNIFF4OB (
	.A(fpga_mem_io_down_1_1z),
	.B(mcu_mem_io_down_in[2]),
	.Y(decoder_input_down[2])
);
defparam fpga_mem_io_down_1_RNIFF4OB.INIT=4'h4;
  CFG2 fpga_mem_io_up_1_RNIGUF5D (
	.A(fpga_mem_io_up_1_1z),
	.B(mcu_mem_io_up_in[9]),
	.Y(decoder_input_up[9])
);
defparam fpga_mem_io_up_1_RNIGUF5D.INIT=4'h4;
// @5:25
  CFG3 un8_mcu_fpga_io (
	.A(ecc_sel2_c),
	.B(ecc_sel1_c),
	.C(MCU_CS_c),
	.Y(un8_mcu_fpga_io_Z)
);
defparam un8_mcu_fpga_io.INIT=8'h15;
// @5:31
  CFG2 fpga_mem_io_up_1 (
	.A(MCU_WE_c),
	.B(SRAM_CS2_c),
	.Y(fpga_mem_io_up_1_1z)
);
defparam fpga_mem_io_up_1.INIT=4'h1;
// @5:38
  CFG2 fpga_mem_io_down_1 (
	.A(MCU_WE_c),
	.B(SRAM_CS1_c),
	.Y(fpga_mem_io_down_1_1z)
);
defparam fpga_mem_io_down_1.INIT=4'h1;
// @5:55
  CFG3 \flag_outce[0]  (
	.A(un8_mcu_fpga_io_Z),
	.B(mcu_fpga_io_1_Z),
	.C(MCU_OE_c),
	.Y(flag_outce_Z[0])
);
defparam \flag_outce[0] .INIT=8'hCE;
// @5:55
  CFG2 \flag_out_1[0]  (
	.A(flag[0]),
	.B(mcu_fpga_io_1_Z),
	.Y(flag_out_1_Z[0])
);
defparam \flag_out_1[0] .INIT=4'h2;
// @5:55
  CFG2 \flag_out_1[1]  (
	.A(flag[1]),
	.B(mcu_fpga_io_1_Z),
	.Y(flag_out_1_Z[1])
);
defparam \flag_out_1[1] .INIT=4'h2;
// @5:55
  CFG2 \flag_out_1[2]  (
	.A(flag[2]),
	.B(mcu_fpga_io_1_Z),
	.Y(flag_out_1_Z[2])
);
defparam \flag_out_1[2] .INIT=4'h2;
// @5:68
  ecc_design modulo (
	.mcu_mem_io_down_in({mcu_mem_io_down_in[15:3], N_392, mcu_mem_io_down_in[1:0]}),
	.flag(flag[2:0]),
	.mcu_mem_io_up_in_8(mcu_mem_io_up_in[8]),
	.mcu_mem_io_up_in_5(mcu_mem_io_up_in[5]),
	.mcu_mem_io_up_in_4(mcu_mem_io_up_in[4]),
	.mcu_mem_io_up_in_0(mcu_mem_io_up_in[0]),
	.decoder_input_down_0(decoder_input_down[2]),
	.decoder_input_down_7(decoder_input_down[9]),
	.decoder_input_down_8(decoder_input_down[10]),
	.decoder_input_up(decoder_input_up[15:0]),
	.mcu_fpga_io_in(mcu_fpga_io_in[15:0]),
	.decoder_output3(decoder_output3),
	.decoder_output8(decoder_output8),
	.decoder_output0(decoder_output0),
	.decoder_output12(decoder_output12),
	.decoder_output7(decoder_output7),
	.decoder_output15(decoder_output15),
	.decoder_output11(decoder_output11),
	.decoder_output4(decoder_output4),
	.encoder_output_down13(encoder_output_down13),
	.encoder_output_down14(encoder_output_down14),
	.encoder_output_down15(encoder_output_down15),
	.encoder_output_down12(encoder_output_down12),
	.encoder_output_up7(encoder_output_up7),
	.encoder_output_up11(encoder_output_up11),
	.encoder_output_up13(encoder_output_up13),
	.encoder_output_up14(encoder_output_up14),
	.encoder_output_down1(encoder_output_down1),
	.encoder_output_down3(encoder_output_down3),
	.encoder_output_down5(encoder_output_down5),
	.encoder_output_down6(encoder_output_down6),
	.encoder_output_down4(encoder_output_down4),
	.encoder_output_down2(encoder_output_down2),
	.encoder_output_down0(encoder_output_down0),
	.encoder_output_down7(encoder_output_down7),
	.encoder_output_up12(encoder_output_up12),
	.encoder_output_up9(encoder_output_up9),
	.encoder_output_up8(encoder_output_up8),
	.encoder_output_up6(encoder_output_up6),
	.encoder_output_up4(encoder_output_up4),
	.encoder_output_up3(encoder_output_up3),
	.encoder_output_up2(encoder_output_up2),
	.encoder_output_up1(encoder_output_up1),
	.SRAM_CS2_c(SRAM_CS2_c),
	.SRAM_CS1_c(SRAM_CS1_c),
	.MCU_CS_c(MCU_CS_c),
	.encoder_output_down8(encoder_output_down8),
	.encoder_output_down10(encoder_output_down10),
	.encoder_output_down9(encoder_output_down9),
	.encoder_output_down11(encoder_output_down11),
	.encoder_output_up5(encoder_output_up5),
	.encoder_output_up0(encoder_output_up0),
	.encoder_output_up15(encoder_output_up15),
	.encoder_output_up10(encoder_output_up10),
	.decoder_output14(decoder_output14),
	.decoder_output13(decoder_output13),
	.decoder_output10(decoder_output10),
	.decoder_output9(decoder_output9),
	.decoder_output6(decoder_output6),
	.decoder_output5(decoder_output5),
	.decoder_output2(decoder_output2),
	.decoder_output1(decoder_output1),
	.ecc_sel0_c(ecc_sel0_c),
	.fpga_mem_io_down_1(fpga_mem_io_down_1_1z),
	.fpga_mem_io_up_1(fpga_mem_io_up_1_1z),
	.ecc_sel2_c(ecc_sel2_c),
	.ecc_sel1_c(ecc_sel1_c)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fpga_top_design */

module prj_2_memory_sb (
  DEVRST_N,
  MCU_A_0,
  MCU_A_1,
  MCU_A_10,
  MCU_A_11,
  MCU_A_12,
  MCU_A_13,
  MCU_A_14,
  MCU_A_15,
  MCU_A_16,
  MCU_A_17,
  MCU_A_18,
  MCU_A_19,
  MCU_A_2,
  MCU_A_20,
  MCU_A_3,
  MCU_A_4,
  MCU_A_5,
  MCU_A_6,
  MCU_A_7,
  MCU_A_8,
  MCU_A_9,
  MCU_CS,
  MCU_LB,
  MCU_OE,
  MCU_UB,
  MCU_WE,
  MMUART_0_RXD_F2M,
  MMUART_1_RXD_F2M,
  SPI_0_DI_F2M,
  ecc_sel0,
  ecc_sel1,
  ecc_sel2,
  LED1,
  LED2,
  MMUART_0_TXD_M2F,
  MMUART_1_TXD_M2F,
  SPI_0_CLK_M2F,
  SPI_0_DO_M2F,
  SPI_0_SS0_M2F,
  SRAM_A_0,
  SRAM_A_1,
  SRAM_A_10,
  SRAM_A_11,
  SRAM_A_12,
  SRAM_A_13,
  SRAM_A_14,
  SRAM_A_15,
  SRAM_A_16,
  SRAM_A_17,
  SRAM_A_18,
  SRAM_A_19,
  SRAM_A_2,
  SRAM_A_20,
  SRAM_A_3,
  SRAM_A_4,
  SRAM_A_5,
  SRAM_A_6,
  SRAM_A_7,
  SRAM_A_8,
  SRAM_A_9,
  SRAM_CS1,
  SRAM_CS2,
  SRAM_LB,
  SRAM_OE,
  SRAM_UB,
  SRAM_WE,
  flag0,
  flag1,
  flag3,
  mcu_fpga_io,
  mcu_mem_io_down,
  mcu_mem_io_up
)
;
input DEVRST_N ;
input MCU_A_0 ;
input MCU_A_1 ;
input MCU_A_10 ;
input MCU_A_11 ;
input MCU_A_12 ;
input MCU_A_13 ;
input MCU_A_14 ;
input MCU_A_15 ;
input MCU_A_16 ;
input MCU_A_17 ;
input MCU_A_18 ;
input MCU_A_19 ;
input MCU_A_2 ;
input MCU_A_20 ;
input MCU_A_3 ;
input MCU_A_4 ;
input MCU_A_5 ;
input MCU_A_6 ;
input MCU_A_7 ;
input MCU_A_8 ;
input MCU_A_9 ;
input MCU_CS ;
input MCU_LB ;
input MCU_OE ;
input MCU_UB ;
input MCU_WE ;
input MMUART_0_RXD_F2M ;
input MMUART_1_RXD_F2M ;
input SPI_0_DI_F2M ;
input ecc_sel0 ;
input ecc_sel1 ;
input ecc_sel2 ;
output LED1 ;
output LED2 ;
output MMUART_0_TXD_M2F ;
output MMUART_1_TXD_M2F ;
output SPI_0_CLK_M2F ;
output SPI_0_DO_M2F ;
output SPI_0_SS0_M2F ;
output SRAM_A_0 ;
output SRAM_A_1 ;
output SRAM_A_10 ;
output SRAM_A_11 ;
output SRAM_A_12 ;
output SRAM_A_13 ;
output SRAM_A_14 ;
output SRAM_A_15 ;
output SRAM_A_16 ;
output SRAM_A_17 ;
output SRAM_A_18 ;
output SRAM_A_19 ;
output SRAM_A_2 ;
output SRAM_A_20 ;
output SRAM_A_3 ;
output SRAM_A_4 ;
output SRAM_A_5 ;
output SRAM_A_6 ;
output SRAM_A_7 ;
output SRAM_A_8 ;
output SRAM_A_9 ;
output SRAM_CS1 ;
output SRAM_CS2 ;
output SRAM_LB ;
output SRAM_OE ;
output SRAM_UB ;
output SRAM_WE ;
output flag0 ;
output flag1 ;
output flag3 ;
inout [15:0] mcu_fpga_io /* synthesis syn_tristate = 1 */ ;
inout [15:0] mcu_mem_io_down /* synthesis syn_tristate = 1 */ ;
inout [15:0] mcu_mem_io_up /* synthesis syn_tristate = 1 */ ;
wire DEVRST_N ;
wire MCU_A_0 ;
wire MCU_A_1 ;
wire MCU_A_10 ;
wire MCU_A_11 ;
wire MCU_A_12 ;
wire MCU_A_13 ;
wire MCU_A_14 ;
wire MCU_A_15 ;
wire MCU_A_16 ;
wire MCU_A_17 ;
wire MCU_A_18 ;
wire MCU_A_19 ;
wire MCU_A_2 ;
wire MCU_A_20 ;
wire MCU_A_3 ;
wire MCU_A_4 ;
wire MCU_A_5 ;
wire MCU_A_6 ;
wire MCU_A_7 ;
wire MCU_A_8 ;
wire MCU_A_9 ;
wire MCU_CS ;
wire MCU_LB ;
wire MCU_OE ;
wire MCU_UB ;
wire MCU_WE ;
wire MMUART_0_RXD_F2M ;
wire MMUART_1_RXD_F2M ;
wire SPI_0_DI_F2M ;
wire ecc_sel0 ;
wire ecc_sel1 ;
wire ecc_sel2 ;
wire LED1 ;
wire LED2 ;
wire MMUART_0_TXD_M2F ;
wire MMUART_1_TXD_M2F ;
wire SPI_0_CLK_M2F ;
wire SPI_0_DO_M2F ;
wire SPI_0_SS0_M2F ;
wire SRAM_A_0 ;
wire SRAM_A_1 ;
wire SRAM_A_10 ;
wire SRAM_A_11 ;
wire SRAM_A_12 ;
wire SRAM_A_13 ;
wire SRAM_A_14 ;
wire SRAM_A_15 ;
wire SRAM_A_16 ;
wire SRAM_A_17 ;
wire SRAM_A_18 ;
wire SRAM_A_19 ;
wire SRAM_A_2 ;
wire SRAM_A_20 ;
wire SRAM_A_3 ;
wire SRAM_A_4 ;
wire SRAM_A_5 ;
wire SRAM_A_6 ;
wire SRAM_A_7 ;
wire SRAM_A_8 ;
wire SRAM_A_9 ;
wire SRAM_CS1 ;
wire SRAM_CS2 ;
wire SRAM_LB ;
wire SRAM_OE ;
wire SRAM_UB ;
wire SRAM_WE ;
wire flag0 ;
wire flag1 ;
wire flag3 ;
wire [15:0] mcu_mem_io_down_in;
wire [15:0] mcu_mem_io_up_in;
wire [15:0] mcu_fpga_io_in;
wire prj_2_memory_sb_sb_0_FAB_CCC_GL0 ;
wire VCC ;
wire encoder_output_down1 ;
wire encoder_output_down2 ;
wire encoder_output_down3 ;
wire encoder_output_down4 ;
wire encoder_output_down5 ;
wire encoder_output_down6 ;
wire encoder_output_down7 ;
wire encoder_output_down8 ;
wire encoder_output_down9 ;
wire encoder_output_down10 ;
wire encoder_output_down11 ;
wire encoder_output_down12 ;
wire encoder_output_down13 ;
wire encoder_output_down14 ;
wire encoder_output_down15 ;
wire encoder_output_up0 ;
wire encoder_output_up1 ;
wire encoder_output_up2 ;
wire encoder_output_up3 ;
wire encoder_output_up4 ;
wire encoder_output_up5 ;
wire encoder_output_up6 ;
wire encoder_output_up7 ;
wire encoder_output_up8 ;
wire encoder_output_up9 ;
wire encoder_output_up10 ;
wire encoder_output_up11 ;
wire encoder_output_up12 ;
wire encoder_output_up13 ;
wire encoder_output_up14 ;
wire encoder_output_up15 ;
wire GND ;
wire decoder_output12 ;
wire decoder_output3 ;
wire decoder_output1 ;
wire decoder_output4 ;
wire decoder_output2 ;
wire decoder_output8 ;
wire decoder_output10 ;
wire decoder_output13 ;
wire decoder_output7 ;
wire decoder_output5 ;
wire decoder_output9 ;
wire decoder_output11 ;
wire decoder_output14 ;
wire decoder_output6 ;
wire decoder_output15 ;
wire decoder_output0 ;
wire MCU_A_0_c ;
wire MCU_A_1_c ;
wire MCU_A_10_c ;
wire MCU_A_11_c ;
wire MCU_A_12_c ;
wire MCU_A_13_c ;
wire MCU_A_14_c ;
wire MCU_A_15_c ;
wire MCU_A_16_c ;
wire MCU_A_17_c ;
wire MCU_A_18_c ;
wire MCU_A_19_c ;
wire MCU_A_2_c ;
wire MCU_A_20_c ;
wire MCU_A_3_c ;
wire MCU_A_4_c ;
wire MCU_A_5_c ;
wire MCU_A_6_c ;
wire MCU_A_7_c ;
wire MCU_A_8_c ;
wire MCU_A_9_c ;
wire MCU_CS_c ;
wire MCU_LB_c ;
wire MCU_OE_c ;
wire MCU_UB_c ;
wire MCU_WE_c ;
wire MMUART_0_RXD_F2M_c ;
wire MMUART_1_RXD_F2M_c ;
wire SPI_0_DI_F2M_c ;
wire ecc_sel0_c ;
wire ecc_sel1_c ;
wire ecc_sel2_c ;
wire MMUART_0_TXD_M2F_c ;
wire MMUART_1_TXD_M2F_c ;
wire SPI_0_CLK_M2F_c ;
wire SPI_0_DO_M2F_c ;
wire SPI_0_SS0_M2F_c ;
wire SRAM_CS1_c ;
wire SRAM_CS2_c ;
wire flag0_c ;
wire flag1_c ;
wire flag3_c ;
wire encoder_output_down0 ;
wire fpga_mem_io_up_1 ;
wire fpga_mem_io_down_1 ;
wire fpga_top_design_0_mcu_fpga_io_1_i ;
// @19:92
  INBUF MCU_A_0_ibuf (
	.Y(MCU_A_0_c),
	.PAD(MCU_A_0)
);
// @19:93
  INBUF MCU_A_1_ibuf (
	.Y(MCU_A_1_c),
	.PAD(MCU_A_1)
);
// @19:94
  INBUF MCU_A_10_ibuf (
	.Y(MCU_A_10_c),
	.PAD(MCU_A_10)
);
// @19:95
  INBUF MCU_A_11_ibuf (
	.Y(MCU_A_11_c),
	.PAD(MCU_A_11)
);
// @19:96
  INBUF MCU_A_12_ibuf (
	.Y(MCU_A_12_c),
	.PAD(MCU_A_12)
);
// @19:97
  INBUF MCU_A_13_ibuf (
	.Y(MCU_A_13_c),
	.PAD(MCU_A_13)
);
// @19:98
  INBUF MCU_A_14_ibuf (
	.Y(MCU_A_14_c),
	.PAD(MCU_A_14)
);
// @19:99
  INBUF MCU_A_15_ibuf (
	.Y(MCU_A_15_c),
	.PAD(MCU_A_15)
);
// @19:100
  INBUF MCU_A_16_ibuf (
	.Y(MCU_A_16_c),
	.PAD(MCU_A_16)
);
// @19:101
  INBUF MCU_A_17_ibuf (
	.Y(MCU_A_17_c),
	.PAD(MCU_A_17)
);
// @19:102
  INBUF MCU_A_18_ibuf (
	.Y(MCU_A_18_c),
	.PAD(MCU_A_18)
);
// @19:103
  INBUF MCU_A_19_ibuf (
	.Y(MCU_A_19_c),
	.PAD(MCU_A_19)
);
// @19:104
  INBUF MCU_A_2_ibuf (
	.Y(MCU_A_2_c),
	.PAD(MCU_A_2)
);
// @19:105
  INBUF MCU_A_20_ibuf (
	.Y(MCU_A_20_c),
	.PAD(MCU_A_20)
);
// @19:106
  INBUF MCU_A_3_ibuf (
	.Y(MCU_A_3_c),
	.PAD(MCU_A_3)
);
// @19:107
  INBUF MCU_A_4_ibuf (
	.Y(MCU_A_4_c),
	.PAD(MCU_A_4)
);
// @19:108
  INBUF MCU_A_5_ibuf (
	.Y(MCU_A_5_c),
	.PAD(MCU_A_5)
);
// @19:109
  INBUF MCU_A_6_ibuf (
	.Y(MCU_A_6_c),
	.PAD(MCU_A_6)
);
// @19:110
  INBUF MCU_A_7_ibuf (
	.Y(MCU_A_7_c),
	.PAD(MCU_A_7)
);
// @19:111
  INBUF MCU_A_8_ibuf (
	.Y(MCU_A_8_c),
	.PAD(MCU_A_8)
);
// @19:112
  INBUF MCU_A_9_ibuf (
	.Y(MCU_A_9_c),
	.PAD(MCU_A_9)
);
// @19:113
  INBUF MCU_CS_ibuf (
	.Y(MCU_CS_c),
	.PAD(MCU_CS)
);
// @19:114
  INBUF MCU_LB_ibuf (
	.Y(MCU_LB_c),
	.PAD(MCU_LB)
);
// @19:115
  INBUF MCU_OE_ibuf (
	.Y(MCU_OE_c),
	.PAD(MCU_OE)
);
// @19:116
  INBUF MCU_UB_ibuf (
	.Y(MCU_UB_c),
	.PAD(MCU_UB)
);
// @19:117
  INBUF MCU_WE_ibuf (
	.Y(MCU_WE_c),
	.PAD(MCU_WE)
);
// @19:118
  INBUF MMUART_0_RXD_F2M_ibuf (
	.Y(MMUART_0_RXD_F2M_c),
	.PAD(MMUART_0_RXD_F2M)
);
// @19:119
  INBUF MMUART_1_RXD_F2M_ibuf (
	.Y(MMUART_1_RXD_F2M_c),
	.PAD(MMUART_1_RXD_F2M)
);
// @19:120
  INBUF SPI_0_DI_F2M_ibuf (
	.Y(SPI_0_DI_F2M_c),
	.PAD(SPI_0_DI_F2M)
);
// @19:121
  INBUF ecc_sel0_ibuf (
	.Y(ecc_sel0_c),
	.PAD(ecc_sel0)
);
// @19:122
  INBUF ecc_sel1_ibuf (
	.Y(ecc_sel1_c),
	.PAD(ecc_sel1)
);
// @19:123
  INBUF ecc_sel2_ibuf (
	.Y(ecc_sel2_c),
	.PAD(ecc_sel2)
);
// @19:167
  BIBUF \mcu_fpga_io_iobuf[0]  (
	.Y(mcu_fpga_io_in[0]),
	.PAD(mcu_fpga_io[0]),
	.D(decoder_output0),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @19:167
  BIBUF \mcu_fpga_io_iobuf[1]  (
	.Y(mcu_fpga_io_in[1]),
	.PAD(mcu_fpga_io[1]),
	.D(decoder_output1),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @19:167
  BIBUF \mcu_fpga_io_iobuf[2]  (
	.Y(mcu_fpga_io_in[2]),
	.PAD(mcu_fpga_io[2]),
	.D(decoder_output2),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @19:167
  BIBUF \mcu_fpga_io_iobuf[3]  (
	.Y(mcu_fpga_io_in[3]),
	.PAD(mcu_fpga_io[3]),
	.D(decoder_output3),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @19:167
  BIBUF \mcu_fpga_io_iobuf[4]  (
	.Y(mcu_fpga_io_in[4]),
	.PAD(mcu_fpga_io[4]),
	.D(decoder_output4),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @19:167
  BIBUF \mcu_fpga_io_iobuf[5]  (
	.Y(mcu_fpga_io_in[5]),
	.PAD(mcu_fpga_io[5]),
	.D(decoder_output5),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @19:167
  BIBUF \mcu_fpga_io_iobuf[6]  (
	.Y(mcu_fpga_io_in[6]),
	.PAD(mcu_fpga_io[6]),
	.D(decoder_output6),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @19:167
  BIBUF \mcu_fpga_io_iobuf[7]  (
	.Y(mcu_fpga_io_in[7]),
	.PAD(mcu_fpga_io[7]),
	.D(decoder_output7),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @19:167
  BIBUF \mcu_fpga_io_iobuf[8]  (
	.Y(mcu_fpga_io_in[8]),
	.PAD(mcu_fpga_io[8]),
	.D(decoder_output8),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @19:167
  BIBUF \mcu_fpga_io_iobuf[9]  (
	.Y(mcu_fpga_io_in[9]),
	.PAD(mcu_fpga_io[9]),
	.D(decoder_output9),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @19:167
  BIBUF \mcu_fpga_io_iobuf[10]  (
	.Y(mcu_fpga_io_in[10]),
	.PAD(mcu_fpga_io[10]),
	.D(decoder_output10),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @19:167
  BIBUF \mcu_fpga_io_iobuf[11]  (
	.Y(mcu_fpga_io_in[11]),
	.PAD(mcu_fpga_io[11]),
	.D(decoder_output11),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @19:167
  BIBUF \mcu_fpga_io_iobuf[12]  (
	.Y(mcu_fpga_io_in[12]),
	.PAD(mcu_fpga_io[12]),
	.D(decoder_output12),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @19:167
  BIBUF \mcu_fpga_io_iobuf[13]  (
	.Y(mcu_fpga_io_in[13]),
	.PAD(mcu_fpga_io[13]),
	.D(decoder_output13),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @19:167
  BIBUF \mcu_fpga_io_iobuf[14]  (
	.Y(mcu_fpga_io_in[14]),
	.PAD(mcu_fpga_io[14]),
	.D(decoder_output14),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @19:167
  BIBUF \mcu_fpga_io_iobuf[15]  (
	.Y(mcu_fpga_io_in[15]),
	.PAD(mcu_fpga_io[15]),
	.D(decoder_output15),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @19:168
  BIBUF \mcu_mem_io_down_iobuf[0]  (
	.Y(mcu_mem_io_down_in[0]),
	.PAD(mcu_mem_io_down[0]),
	.D(encoder_output_down0),
	.E(fpga_mem_io_down_1)
);
// @19:168
  BIBUF \mcu_mem_io_down_iobuf[1]  (
	.Y(mcu_mem_io_down_in[1]),
	.PAD(mcu_mem_io_down[1]),
	.D(encoder_output_down1),
	.E(fpga_mem_io_down_1)
);
// @19:168
  BIBUF \mcu_mem_io_down_iobuf[2]  (
	.Y(mcu_mem_io_down_in[2]),
	.PAD(mcu_mem_io_down[2]),
	.D(encoder_output_down2),
	.E(fpga_mem_io_down_1)
);
// @19:168
  BIBUF \mcu_mem_io_down_iobuf[3]  (
	.Y(mcu_mem_io_down_in[3]),
	.PAD(mcu_mem_io_down[3]),
	.D(encoder_output_down3),
	.E(fpga_mem_io_down_1)
);
// @19:168
  BIBUF \mcu_mem_io_down_iobuf[4]  (
	.Y(mcu_mem_io_down_in[4]),
	.PAD(mcu_mem_io_down[4]),
	.D(encoder_output_down4),
	.E(fpga_mem_io_down_1)
);
// @19:168
  BIBUF \mcu_mem_io_down_iobuf[5]  (
	.Y(mcu_mem_io_down_in[5]),
	.PAD(mcu_mem_io_down[5]),
	.D(encoder_output_down5),
	.E(fpga_mem_io_down_1)
);
// @19:168
  BIBUF \mcu_mem_io_down_iobuf[6]  (
	.Y(mcu_mem_io_down_in[6]),
	.PAD(mcu_mem_io_down[6]),
	.D(encoder_output_down6),
	.E(fpga_mem_io_down_1)
);
// @19:168
  BIBUF \mcu_mem_io_down_iobuf[7]  (
	.Y(mcu_mem_io_down_in[7]),
	.PAD(mcu_mem_io_down[7]),
	.D(encoder_output_down7),
	.E(fpga_mem_io_down_1)
);
// @19:168
  BIBUF \mcu_mem_io_down_iobuf[8]  (
	.Y(mcu_mem_io_down_in[8]),
	.PAD(mcu_mem_io_down[8]),
	.D(encoder_output_down8),
	.E(fpga_mem_io_down_1)
);
// @19:168
  BIBUF \mcu_mem_io_down_iobuf[9]  (
	.Y(mcu_mem_io_down_in[9]),
	.PAD(mcu_mem_io_down[9]),
	.D(encoder_output_down9),
	.E(fpga_mem_io_down_1)
);
// @19:168
  BIBUF \mcu_mem_io_down_iobuf[10]  (
	.Y(mcu_mem_io_down_in[10]),
	.PAD(mcu_mem_io_down[10]),
	.D(encoder_output_down10),
	.E(fpga_mem_io_down_1)
);
// @19:168
  BIBUF \mcu_mem_io_down_iobuf[11]  (
	.Y(mcu_mem_io_down_in[11]),
	.PAD(mcu_mem_io_down[11]),
	.D(encoder_output_down11),
	.E(fpga_mem_io_down_1)
);
// @19:168
  BIBUF \mcu_mem_io_down_iobuf[12]  (
	.Y(mcu_mem_io_down_in[12]),
	.PAD(mcu_mem_io_down[12]),
	.D(encoder_output_down12),
	.E(fpga_mem_io_down_1)
);
// @19:168
  BIBUF \mcu_mem_io_down_iobuf[13]  (
	.Y(mcu_mem_io_down_in[13]),
	.PAD(mcu_mem_io_down[13]),
	.D(encoder_output_down13),
	.E(fpga_mem_io_down_1)
);
// @19:168
  BIBUF \mcu_mem_io_down_iobuf[14]  (
	.Y(mcu_mem_io_down_in[14]),
	.PAD(mcu_mem_io_down[14]),
	.D(encoder_output_down14),
	.E(fpga_mem_io_down_1)
);
// @19:168
  BIBUF \mcu_mem_io_down_iobuf[15]  (
	.Y(mcu_mem_io_down_in[15]),
	.PAD(mcu_mem_io_down[15]),
	.D(encoder_output_down15),
	.E(fpga_mem_io_down_1)
);
// @19:169
  BIBUF \mcu_mem_io_up_iobuf[0]  (
	.Y(mcu_mem_io_up_in[0]),
	.PAD(mcu_mem_io_up[0]),
	.D(encoder_output_up0),
	.E(fpga_mem_io_up_1)
);
// @19:169
  BIBUF \mcu_mem_io_up_iobuf[1]  (
	.Y(mcu_mem_io_up_in[1]),
	.PAD(mcu_mem_io_up[1]),
	.D(encoder_output_up1),
	.E(fpga_mem_io_up_1)
);
// @19:169
  BIBUF \mcu_mem_io_up_iobuf[2]  (
	.Y(mcu_mem_io_up_in[2]),
	.PAD(mcu_mem_io_up[2]),
	.D(encoder_output_up2),
	.E(fpga_mem_io_up_1)
);
// @19:169
  BIBUF \mcu_mem_io_up_iobuf[3]  (
	.Y(mcu_mem_io_up_in[3]),
	.PAD(mcu_mem_io_up[3]),
	.D(encoder_output_up3),
	.E(fpga_mem_io_up_1)
);
// @19:169
  BIBUF \mcu_mem_io_up_iobuf[4]  (
	.Y(mcu_mem_io_up_in[4]),
	.PAD(mcu_mem_io_up[4]),
	.D(encoder_output_up4),
	.E(fpga_mem_io_up_1)
);
// @19:169
  BIBUF \mcu_mem_io_up_iobuf[5]  (
	.Y(mcu_mem_io_up_in[5]),
	.PAD(mcu_mem_io_up[5]),
	.D(encoder_output_up5),
	.E(fpga_mem_io_up_1)
);
// @19:169
  BIBUF \mcu_mem_io_up_iobuf[6]  (
	.Y(mcu_mem_io_up_in[6]),
	.PAD(mcu_mem_io_up[6]),
	.D(encoder_output_up6),
	.E(fpga_mem_io_up_1)
);
// @19:169
  BIBUF \mcu_mem_io_up_iobuf[7]  (
	.Y(mcu_mem_io_up_in[7]),
	.PAD(mcu_mem_io_up[7]),
	.D(encoder_output_up7),
	.E(fpga_mem_io_up_1)
);
// @19:169
  BIBUF \mcu_mem_io_up_iobuf[8]  (
	.Y(mcu_mem_io_up_in[8]),
	.PAD(mcu_mem_io_up[8]),
	.D(encoder_output_up8),
	.E(fpga_mem_io_up_1)
);
// @19:169
  BIBUF \mcu_mem_io_up_iobuf[9]  (
	.Y(mcu_mem_io_up_in[9]),
	.PAD(mcu_mem_io_up[9]),
	.D(encoder_output_up9),
	.E(fpga_mem_io_up_1)
);
// @19:169
  BIBUF \mcu_mem_io_up_iobuf[10]  (
	.Y(mcu_mem_io_up_in[10]),
	.PAD(mcu_mem_io_up[10]),
	.D(encoder_output_up10),
	.E(fpga_mem_io_up_1)
);
// @19:169
  BIBUF \mcu_mem_io_up_iobuf[11]  (
	.Y(mcu_mem_io_up_in[11]),
	.PAD(mcu_mem_io_up[11]),
	.D(encoder_output_up11),
	.E(fpga_mem_io_up_1)
);
// @19:169
  BIBUF \mcu_mem_io_up_iobuf[12]  (
	.Y(mcu_mem_io_up_in[12]),
	.PAD(mcu_mem_io_up[12]),
	.D(encoder_output_up12),
	.E(fpga_mem_io_up_1)
);
// @19:169
  BIBUF \mcu_mem_io_up_iobuf[13]  (
	.Y(mcu_mem_io_up_in[13]),
	.PAD(mcu_mem_io_up[13]),
	.D(encoder_output_up13),
	.E(fpga_mem_io_up_1)
);
// @19:169
  BIBUF \mcu_mem_io_up_iobuf[14]  (
	.Y(mcu_mem_io_up_in[14]),
	.PAD(mcu_mem_io_up[14]),
	.D(encoder_output_up14),
	.E(fpga_mem_io_up_1)
);
// @19:169
  BIBUF \mcu_mem_io_up_iobuf[15]  (
	.Y(mcu_mem_io_up_in[15]),
	.PAD(mcu_mem_io_up[15]),
	.D(encoder_output_up15),
	.E(fpga_mem_io_up_1)
);
// @19:127
  OUTBUF LED1_obuf (
	.PAD(LED1),
	.D(flag0_c)
);
// @19:128
  OUTBUF LED2_obuf (
	.PAD(LED2),
	.D(flag1_c)
);
// @19:129
  OUTBUF MMUART_0_TXD_M2F_obuf (
	.PAD(MMUART_0_TXD_M2F),
	.D(MMUART_0_TXD_M2F_c)
);
// @19:130
  OUTBUF MMUART_1_TXD_M2F_obuf (
	.PAD(MMUART_1_TXD_M2F),
	.D(MMUART_1_TXD_M2F_c)
);
// @19:131
  OUTBUF SPI_0_CLK_M2F_obuf (
	.PAD(SPI_0_CLK_M2F),
	.D(SPI_0_CLK_M2F_c)
);
// @19:132
  OUTBUF SPI_0_DO_M2F_obuf (
	.PAD(SPI_0_DO_M2F),
	.D(SPI_0_DO_M2F_c)
);
// @19:133
  OUTBUF SPI_0_SS0_M2F_obuf (
	.PAD(SPI_0_SS0_M2F),
	.D(SPI_0_SS0_M2F_c)
);
// @19:134
  OUTBUF SRAM_A_0_obuf (
	.PAD(SRAM_A_0),
	.D(MCU_A_0_c)
);
// @19:135
  OUTBUF SRAM_A_1_obuf (
	.PAD(SRAM_A_1),
	.D(MCU_A_1_c)
);
// @19:136
  OUTBUF SRAM_A_10_obuf (
	.PAD(SRAM_A_10),
	.D(MCU_A_10_c)
);
// @19:137
  OUTBUF SRAM_A_11_obuf (
	.PAD(SRAM_A_11),
	.D(MCU_A_11_c)
);
// @19:138
  OUTBUF SRAM_A_12_obuf (
	.PAD(SRAM_A_12),
	.D(MCU_A_12_c)
);
// @19:139
  OUTBUF SRAM_A_13_obuf (
	.PAD(SRAM_A_13),
	.D(MCU_A_13_c)
);
// @19:140
  OUTBUF SRAM_A_14_obuf (
	.PAD(SRAM_A_14),
	.D(MCU_A_14_c)
);
// @19:141
  OUTBUF SRAM_A_15_obuf (
	.PAD(SRAM_A_15),
	.D(MCU_A_15_c)
);
// @19:142
  OUTBUF SRAM_A_16_obuf (
	.PAD(SRAM_A_16),
	.D(MCU_A_16_c)
);
// @19:143
  OUTBUF SRAM_A_17_obuf (
	.PAD(SRAM_A_17),
	.D(MCU_A_17_c)
);
// @19:144
  OUTBUF SRAM_A_18_obuf (
	.PAD(SRAM_A_18),
	.D(MCU_A_18_c)
);
// @19:145
  OUTBUF SRAM_A_19_obuf (
	.PAD(SRAM_A_19),
	.D(MCU_A_19_c)
);
// @19:146
  OUTBUF SRAM_A_2_obuf (
	.PAD(SRAM_A_2),
	.D(MCU_A_2_c)
);
// @19:147
  OUTBUF SRAM_A_20_obuf (
	.PAD(SRAM_A_20),
	.D(MCU_A_20_c)
);
// @19:148
  OUTBUF SRAM_A_3_obuf (
	.PAD(SRAM_A_3),
	.D(MCU_A_3_c)
);
// @19:149
  OUTBUF SRAM_A_4_obuf (
	.PAD(SRAM_A_4),
	.D(MCU_A_4_c)
);
// @19:150
  OUTBUF SRAM_A_5_obuf (
	.PAD(SRAM_A_5),
	.D(MCU_A_5_c)
);
// @19:151
  OUTBUF SRAM_A_6_obuf (
	.PAD(SRAM_A_6),
	.D(MCU_A_6_c)
);
// @19:152
  OUTBUF SRAM_A_7_obuf (
	.PAD(SRAM_A_7),
	.D(MCU_A_7_c)
);
// @19:153
  OUTBUF SRAM_A_8_obuf (
	.PAD(SRAM_A_8),
	.D(MCU_A_8_c)
);
// @19:154
  OUTBUF SRAM_A_9_obuf (
	.PAD(SRAM_A_9),
	.D(MCU_A_9_c)
);
// @19:155
  OUTBUF SRAM_CS1_obuf (
	.PAD(SRAM_CS1),
	.D(SRAM_CS1_c)
);
// @19:156
  OUTBUF SRAM_CS2_obuf (
	.PAD(SRAM_CS2),
	.D(SRAM_CS2_c)
);
// @19:157
  OUTBUF SRAM_LB_obuf (
	.PAD(SRAM_LB),
	.D(MCU_LB_c)
);
// @19:158
  OUTBUF SRAM_OE_obuf (
	.PAD(SRAM_OE),
	.D(MCU_OE_c)
);
// @19:159
  OUTBUF SRAM_UB_obuf (
	.PAD(SRAM_UB),
	.D(MCU_UB_c)
);
// @19:160
  OUTBUF SRAM_WE_obuf (
	.PAD(SRAM_WE),
	.D(MCU_WE_c)
);
// @19:161
  OUTBUF flag0_obuf (
	.PAD(flag0),
	.D(flag0_c)
);
// @19:162
  OUTBUF flag1_obuf (
	.PAD(flag1),
	.D(flag1_c)
);
// @19:163
  OUTBUF flag3_obuf (
	.PAD(flag3),
	.D(flag3_c)
);
// @19:378
  prj_2_memory_sb_sb prj_2_memory_sb_sb_0 (
	.MMUART_0_TXD_M2F_c(MMUART_0_TXD_M2F_c),
	.MMUART_1_TXD_M2F_c(MMUART_1_TXD_M2F_c),
	.SPI_0_CLK_M2F_c(SPI_0_CLK_M2F_c),
	.SPI_0_DO_M2F_c(SPI_0_DO_M2F_c),
	.SPI_0_SS0_M2F_c(SPI_0_SS0_M2F_c),
	.MMUART_0_RXD_F2M_c(MMUART_0_RXD_F2M_c),
	.MMUART_1_RXD_F2M_c(MMUART_1_RXD_F2M_c),
	.SPI_0_DI_F2M_c(SPI_0_DI_F2M_c),
	.prj_2_memory_sb_sb_0_FAB_CCC_GL0(prj_2_memory_sb_sb_0_FAB_CCC_GL0)
);
  fpga_top_design fpga_top_design_0 (
	.mcu_fpga_io_in(mcu_fpga_io_in[15:0]),
	.mcu_mem_io_down_in(mcu_mem_io_down_in[15:0]),
	.mcu_mem_io_up_in(mcu_mem_io_up_in[15:0]),
	.ecc_sel0_c(ecc_sel0_c),
	.decoder_output1(decoder_output1),
	.decoder_output2(decoder_output2),
	.decoder_output5(decoder_output5),
	.decoder_output6(decoder_output6),
	.decoder_output9(decoder_output9),
	.decoder_output10(decoder_output10),
	.decoder_output13(decoder_output13),
	.decoder_output14(decoder_output14),
	.encoder_output_up10(encoder_output_up10),
	.encoder_output_up15(encoder_output_up15),
	.encoder_output_up0(encoder_output_up0),
	.encoder_output_up5(encoder_output_up5),
	.encoder_output_down11(encoder_output_down11),
	.encoder_output_down9(encoder_output_down9),
	.encoder_output_down10(encoder_output_down10),
	.encoder_output_down8(encoder_output_down8),
	.encoder_output_up1(encoder_output_up1),
	.encoder_output_up2(encoder_output_up2),
	.encoder_output_up3(encoder_output_up3),
	.encoder_output_up4(encoder_output_up4),
	.encoder_output_up6(encoder_output_up6),
	.encoder_output_up8(encoder_output_up8),
	.encoder_output_up9(encoder_output_up9),
	.encoder_output_up12(encoder_output_up12),
	.encoder_output_down7(encoder_output_down7),
	.encoder_output_down0(encoder_output_down0),
	.encoder_output_down2(encoder_output_down2),
	.encoder_output_down4(encoder_output_down4),
	.encoder_output_down6(encoder_output_down6),
	.encoder_output_down5(encoder_output_down5),
	.encoder_output_down3(encoder_output_down3),
	.encoder_output_down1(encoder_output_down1),
	.encoder_output_up14(encoder_output_up14),
	.encoder_output_up13(encoder_output_up13),
	.encoder_output_up11(encoder_output_up11),
	.encoder_output_up7(encoder_output_up7),
	.encoder_output_down12(encoder_output_down12),
	.encoder_output_down15(encoder_output_down15),
	.encoder_output_down14(encoder_output_down14),
	.encoder_output_down13(encoder_output_down13),
	.decoder_output4(decoder_output4),
	.decoder_output11(decoder_output11),
	.decoder_output15(decoder_output15),
	.decoder_output7(decoder_output7),
	.decoder_output12(decoder_output12),
	.decoder_output0(decoder_output0),
	.decoder_output8(decoder_output8),
	.decoder_output3(decoder_output3),
	.MCU_OE_c(MCU_OE_c),
	.SRAM_CS1_c(SRAM_CS1_c),
	.SRAM_CS2_c(SRAM_CS2_c),
	.fpga_mem_io_down_1_1z(fpga_mem_io_down_1),
	.fpga_mem_io_up_1_1z(fpga_mem_io_up_1),
	.MCU_WE_c(MCU_WE_c),
	.ecc_sel2_c(ecc_sel2_c),
	.ecc_sel1_c(ecc_sel1_c),
	.MCU_CS_c(MCU_CS_c),
	.flag3_c(flag3_c),
	.flag1_c(flag1_c),
	.prj_2_memory_sb_sb_0_FAB_CCC_GL0(prj_2_memory_sb_sb_0_FAB_CCC_GL0),
	.flag0_c(flag0_c),
	.mcu_fpga_io_1_i(fpga_top_design_0_mcu_fpga_io_1_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* prj_2_memory_sb */

