; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

define void @triton_poi_fused_cat_1(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, i32 %5) local_unnamed_addr !dbg !7 {
  %7 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #1, !dbg !10
  %8 = shl i32 %7, 8, !dbg !11
  %9 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %10 = shl i32 %9, 1, !dbg !12
  %11 = and i32 %10, 254, !dbg !12
  %12 = or disjoint i32 %8, %11, !dbg !13
  %13 = icmp slt i32 %12, 512, !dbg !14
  %14 = sdiv i32 %12, 16, !dbg !15
  %.frozen = freeze i32 %12, !dbg !16
  %15 = sdiv i32 %.frozen, 128, !dbg !16
  %16 = mul i32 %15, 128, !dbg !17
  %srem.decomposed = sub i32 %.frozen, %16, !dbg !17
  %17 = shl nsw i32 %15, 6, !dbg !18
  %18 = add nsw i32 %17, %srem.decomposed, !dbg !19
  %19 = sext i32 %18 to i64, !dbg !20
  %20 = getelementptr float, ptr addrspace(1) %0, i64 %19, !dbg !20
  %21 = insertelement <2 x i32> poison, i32 %12, i64 0, !dbg !21
  %22 = insertelement <2 x i32> %21, i32 %14, i64 1, !dbg !21
  %23 = srem <2 x i32> %22, <i32 16, i32 8>, !dbg !21
  %24 = extractelement <2 x i32> %23, i64 1, !dbg !22
  %25 = icmp slt i32 %24, 4, !dbg !23
  %26 = and i1 %13, %25, !dbg !24
  %27 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %20, i1 %26, i32 0, i1 %26, i32 0, i1 %26) #1, !dbg !25
  %28 = extractvalue { i32, i32 } %27, 0, !dbg !25
  %29 = extractvalue { i32, i32 } %27, 1, !dbg !25
  %30 = icmp sgt i32 %24, 3, !dbg !22
  %31 = insertelement <2 x i32> <i32 poison, i32 -4>, i32 %17, i64 0, !dbg !26
  %32 = add nsw <2 x i32> %31, %23, !dbg !26
  %33 = extractelement <2 x i32> %32, i64 1, !dbg !27
  %34 = shl nsw i32 %33, 4, !dbg !27
  %35 = extractelement <2 x i32> %32, i64 0, !dbg !28
  %36 = add nsw i32 %35, %34, !dbg !28
  %37 = sext i32 %36 to i64, !dbg !29
  %38 = getelementptr i1, ptr addrspace(1) %1, i64 %37, !dbg !29
  %39 = and i1 %13, %30, !dbg !30
  %40 = tail call i16 asm sideeffect "mov.u16 $0, 0x0;\0A\09@$2 ld.global.b16 { $0 }, [ $1 + 0 ];\0A\09@!$3 mov.u16 $0, 0x0;", "=c,l,b,b"(ptr addrspace(1) %38, i1 %39, i1 %39) #1, !dbg !31
  %41 = bitcast i16 %40 to <2 x i8>, !dbg !31
  %42 = icmp eq <2 x i8> %41, zeroinitializer, !dbg !31
  %43 = getelementptr float, ptr addrspace(1) %2, i64 %37, !dbg !32
  %44 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %43, i1 %39, i32 0, i1 %39, i32 0, i1 %39) #1, !dbg !33
  %45 = extractvalue { i32, i32 } %44, 0, !dbg !33
  %46 = extractvalue { i32, i32 } %44, 1, !dbg !33
  %47 = bitcast i32 %45 to float, !dbg !33
  %48 = bitcast i32 %46 to float, !dbg !33
  %49 = sext i32 %33 to i64, !dbg !34
  %50 = getelementptr float, ptr addrspace(1) %3, i64 %49, !dbg !34
  %51 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %50, i1 %39, i32 0, i1 %39) #1, !dbg !35
  %52 = bitcast i32 %51 to float, !dbg !35
  %53 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %50, i1 %39, i32 0, i1 %39) #1, !dbg !35
  %54 = bitcast i32 %53 to float, !dbg !35
  %55 = fadd float %47, %52, !dbg !36
  %56 = fadd float %48, %54, !dbg !36
  %57 = fmul float %55, 0x3F847AE140000000, !dbg !37
  %58 = fmul float %56, 0x3F847AE140000000, !dbg !37
  %59 = extractelement <2 x i1> %42, i64 0, !dbg !38
  %60 = select i1 %59, float %57, float %55, !dbg !38
  %61 = extractelement <2 x i1> %42, i64 1, !dbg !38
  %62 = select i1 %61, float %58, float %56, !dbg !38
  %63 = sext i32 %12 to i64, !dbg !39
  %64 = getelementptr float, ptr addrspace(1) %4, i64 %63, !dbg !39
  %65 = bitcast float %60 to i32, !dbg !40
  %66 = select i1 %25, i32 %28, i32 %65, !dbg !41
  %67 = bitcast float %62 to i32, !dbg !40
  %68 = select i1 %25, i32 %29, i32 %67, !dbg !41
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %66, i32 %68, ptr addrspace(1) %64, i1 %13) #1, !dbg !40
  ret void, !dbg !42
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "crxkxmk5aiup4qj6dblmyzgizg6d75ehkrhutp3e7vmzsnrrshsl.py", directory: "inductor_cache/rx")
!4 = !{ptr @triton_poi_fused_cat_1, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_cat_1, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_cat_1", linkageName: "triton_poi_fused_cat_1", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 23, column: 21, scope: !7)
!15 = !DILocation(line: 24, column: 21, scope: !7)
!16 = !DILocation(line: 26, column: 19, scope: !7)
!17 = !DILocation(line: 33, column: 35, scope: !7)
!18 = !DILocation(line: 33, column: 48, scope: !7)
!19 = !DILocation(line: 33, column: 45, scope: !7)
!20 = !DILocation(line: 33, column: 30, scope: !7)
!21 = !DILocation(line: 25, column: 19, scope: !7)
!22 = !DILocation(line: 34, column: 19, scope: !7)
!23 = !DILocation(line: 32, column: 18, scope: !7)
!24 = !DILocation(line: 33, column: 60, scope: !7)
!25 = !DILocation(line: 33, column: 53, scope: !7)
!26 = !DILocation(line: 37, column: 35, scope: !7)
!27 = !DILocation(line: 37, column: 39, scope: !7)
!28 = !DILocation(line: 37, column: 52, scope: !7)
!29 = !DILocation(line: 37, column: 30, scope: !7)
!30 = !DILocation(line: 37, column: 67, scope: !7)
!31 = !DILocation(line: 37, column: 60, scope: !7)
!32 = !DILocation(line: 38, column: 31, scope: !7)
!33 = !DILocation(line: 38, column: 61, scope: !7)
!34 = !DILocation(line: 39, column: 31, scope: !7)
!35 = !DILocation(line: 39, column: 43, scope: !7)
!36 = !DILocation(line: 40, column: 20, scope: !7)
!37 = !DILocation(line: 42, column: 20, scope: !7)
!38 = !DILocation(line: 43, column: 34, scope: !7)
!39 = !DILocation(line: 47, column: 25, scope: !7)
!40 = !DILocation(line: 47, column: 37, scope: !7)
!41 = !DILocation(line: 46, column: 33, scope: !7)
!42 = !DILocation(line: 47, column: 4, scope: !7)
