

================================================================
== Vivado HLS Report for 'orcaPLGate'
================================================================
* Date:           Sun Feb 16 13:41:14 2020

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        orcaPLGate
* Solution:       orcaPLGate
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     1.769|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 false), !map !44"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %pulse_V), !map !50"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2 %PS_V), !map !54"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @orcaPLGate_str) nounwind"   --->   Operation 6 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %pulse_V, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [orcaPLGate.cpp:5]   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i2 %PS_V, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [orcaPLGate.cpp:6]   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [orcaPLGate.cpp:7]   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%PS_V_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %PS_V)"   --->   Operation 11 'read' 'PS_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%pulse_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %pulse_V)"   --->   Operation 12 'read' 'pulse_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %PS_V_read, i32 1)" [orcaPLGate.cpp:8]   --->   Operation 13 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.76ns)   --->   "br i1 %tmp, label %4, label %1" [orcaPLGate.cpp:8]   --->   Operation 14 'br' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %pulse_V_read, label %2, label %._crit_edge" [orcaPLGate.cpp:11]   --->   Operation 15 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i2 %PS_V_read to i1" [orcaPLGate.cpp:11]   --->   Operation 16 'trunc' 'tmp_1' <Predicate = (!tmp & pulse_V_read)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %3, label %._crit_edge" [orcaPLGate.cpp:11]   --->   Operation 17 'br' <Predicate = (!tmp & pulse_V_read)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "store i1 true, i1* @state_V, align 1" [orcaPLGate.cpp:12]   --->   Operation 18 'store' <Predicate = (!tmp & pulse_V_read & tmp_1)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "br label %._crit_edge" [orcaPLGate.cpp:13]   --->   Operation 19 'br' <Predicate = (!tmp & pulse_V_read & tmp_1)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%state_V_load = load i1* @state_V, align 1" [orcaPLGate.cpp:14]   --->   Operation 20 'load' 'state_V_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.76ns)   --->   "br label %4" [orcaPLGate.cpp:14]   --->   Operation 21 'br' <Predicate = (!tmp)> <Delay = 1.76>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%agg_result_V = phi i1 [ %state_V_load, %._crit_edge ], [ true, %0 ]" [orcaPLGate.cpp:14]   --->   Operation 22 'phi' 'agg_result_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "ret i1 %agg_result_V" [orcaPLGate.cpp:15]   --->   Operation 23 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	wire read on port 'PS_V' [12]  (0 ns)
	multiplexor before 'phi' operation ('agg_result_V', orcaPLGate.cpp:14) with incoming values : ('state_V_load', orcaPLGate.cpp:14) [28]  (1.77 ns)

 <State 2>: 1.77ns
The critical path consists of the following:
	'load' operation ('state_V_load', orcaPLGate.cpp:14) on static variable 'state_V' [25]  (0 ns)
	multiplexor before 'phi' operation ('agg_result_V', orcaPLGate.cpp:14) with incoming values : ('state_V_load', orcaPLGate.cpp:14) [28]  (1.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
