$date
	Sun May 14 00:48:24 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module alu_control_tb $end
$var wire 3 ! alu_control [2:0] $end
$var reg 1 " clk $end
$var reg 3 # func3 [2:0] $end
$var reg 7 $ func7 [6:0] $end
$var reg 7 % opcode [6:0] $end
$scope module uut $end
$var wire 1 & clk $end
$var wire 3 ' func3 [2:0] $end
$var wire 7 ( func7 [6:0] $end
$var wire 7 ) opcode [6:0] $end
$var reg 3 * alu_control [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx *
bx )
bx (
bx '
0&
bx %
bx $
bx #
0"
bx !
$end
#1000
b110011 %
b110011 )
1"
1&
#2000
0"
0&
#3000
1"
1&
#4000
0"
0&
b0 $
b0 (
b111 #
b111 '
#5000
b0 *
b0 !
1"
1&
#6000
0"
0&
b110 #
b110 '
#7000
b1 *
b1 !
1"
1&
#8000
0"
0&
b0 #
b0 '
#9000
b10 *
b10 !
1"
1&
#10000
0"
0&
b100000 $
b100000 (
#11000
b11 *
b11 !
1"
1&
#12000
0"
0&
b100011 %
b100011 )
#13000
b10 *
b10 !
1"
1&
#14000
0"
0&
b10011 %
b10011 )
#15000
1"
1&
#16000
0"
0&
b11 %
b11 )
#17000
1"
1&
#18000
0"
0&
b100 #
b100 '
b1100011 %
b1100011 )
#19000
b100 *
b100 !
1"
1&
#20000
0"
0&
b10 #
b10 '
#21000
b101 *
b101 !
1"
1&
#22000
0"
0&
b0 #
b0 '
#23000
b110 *
b110 !
1"
1&
#24000
0"
0&
b1101111 %
b1101111 )
#25000
b10 *
b10 !
1"
1&
#26000
0"
0&
b1100111 %
b1100111 )
#27000
1"
1&
#28000
0"
0&
