\hypertarget{group___a_d_c___common__mode}{}\section{A\+D\+C\+\_\+\+Common\+\_\+mode}
\label{group___a_d_c___common__mode}\index{A\+D\+C\+\_\+\+Common\+\_\+mode@{A\+D\+C\+\_\+\+Common\+\_\+mode}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries A\+D\+C\+\_\+\+Mode\+\_\+\+Independent}~((uint32\+\_\+t)0x00000000)\hypertarget{group___a_d_c___common__mode_ga2754d3a35559dc10e3d6a7d920e83432}{}\label{group___a_d_c___common__mode_ga2754d3a35559dc10e3d6a7d920e83432}

\item 
\#define {\bfseries A\+D\+C\+\_\+\+Dual\+Mode\+\_\+\+Reg\+Simult\+\_\+\+Injec\+Simult}~((uint32\+\_\+t)0x00000001)\hypertarget{group___a_d_c___common__mode_ga38fa8229dfad1f0a5ba5fc970c26eb3e}{}\label{group___a_d_c___common__mode_ga38fa8229dfad1f0a5ba5fc970c26eb3e}

\item 
\#define {\bfseries A\+D\+C\+\_\+\+Dual\+Mode\+\_\+\+Reg\+Simult\+\_\+\+Alter\+Trig}~((uint32\+\_\+t)0x00000002)\hypertarget{group___a_d_c___common__mode_ga72c43d1829ae3185c10371218ca44a10}{}\label{group___a_d_c___common__mode_ga72c43d1829ae3185c10371218ca44a10}

\item 
\#define {\bfseries A\+D\+C\+\_\+\+Dual\+Mode\+\_\+\+Injec\+Simult}~((uint32\+\_\+t)0x00000005)\hypertarget{group___a_d_c___common__mode_ga5142663866a4056075238d1acb4131f4}{}\label{group___a_d_c___common__mode_ga5142663866a4056075238d1acb4131f4}

\item 
\#define {\bfseries A\+D\+C\+\_\+\+Dual\+Mode\+\_\+\+Reg\+Simult}~((uint32\+\_\+t)0x00000006)\hypertarget{group___a_d_c___common__mode_ga1d1d124663bea9b961e6aa17ba8289c6}{}\label{group___a_d_c___common__mode_ga1d1d124663bea9b961e6aa17ba8289c6}

\item 
\#define {\bfseries A\+D\+C\+\_\+\+Dual\+Mode\+\_\+\+Interl}~((uint32\+\_\+t)0x00000007)\hypertarget{group___a_d_c___common__mode_gacd4ec897b0132d4add24e0b1f9936aa7}{}\label{group___a_d_c___common__mode_gacd4ec897b0132d4add24e0b1f9936aa7}

\item 
\#define {\bfseries A\+D\+C\+\_\+\+Dual\+Mode\+\_\+\+Alter\+Trig}~((uint32\+\_\+t)0x00000009)\hypertarget{group___a_d_c___common__mode_gacb0bc560893b92647b797d3e142c94c5}{}\label{group___a_d_c___common__mode_gacb0bc560893b92647b797d3e142c94c5}

\item 
\#define {\bfseries A\+D\+C\+\_\+\+Triple\+Mode\+\_\+\+Reg\+Simult\+\_\+\+Injec\+Simult}~((uint32\+\_\+t)0x00000011)\hypertarget{group___a_d_c___common__mode_gac0d121ce388a1e64471bf09e9732726a}{}\label{group___a_d_c___common__mode_gac0d121ce388a1e64471bf09e9732726a}

\item 
\#define {\bfseries A\+D\+C\+\_\+\+Triple\+Mode\+\_\+\+Reg\+Simult\+\_\+\+Alter\+Trig}~((uint32\+\_\+t)0x00000012)\hypertarget{group___a_d_c___common__mode_gadb5bb36fac8d08c5fd9274a2492800b5}{}\label{group___a_d_c___common__mode_gadb5bb36fac8d08c5fd9274a2492800b5}

\item 
\#define {\bfseries A\+D\+C\+\_\+\+Triple\+Mode\+\_\+\+Injec\+Simult}~((uint32\+\_\+t)0x00000015)\hypertarget{group___a_d_c___common__mode_ga69124fd48774e61928d519247eaadb45}{}\label{group___a_d_c___common__mode_ga69124fd48774e61928d519247eaadb45}

\item 
\#define {\bfseries A\+D\+C\+\_\+\+Triple\+Mode\+\_\+\+Reg\+Simult}~((uint32\+\_\+t)0x00000016)\hypertarget{group___a_d_c___common__mode_ga1f12f12eda7ca6a3c246a4cf2ce62cff}{}\label{group___a_d_c___common__mode_ga1f12f12eda7ca6a3c246a4cf2ce62cff}

\item 
\#define {\bfseries A\+D\+C\+\_\+\+Triple\+Mode\+\_\+\+Interl}~((uint32\+\_\+t)0x00000017)\hypertarget{group___a_d_c___common__mode_gabe85b7b50d4ce2e3955efab8df9e2a50}{}\label{group___a_d_c___common__mode_gabe85b7b50d4ce2e3955efab8df9e2a50}

\item 
\#define {\bfseries A\+D\+C\+\_\+\+Triple\+Mode\+\_\+\+Alter\+Trig}~((uint32\+\_\+t)0x00000019)\hypertarget{group___a_d_c___common__mode_gad455f7fcc1f7a3b50f7ec38b5a101a0c}{}\label{group___a_d_c___common__mode_gad455f7fcc1f7a3b50f7ec38b5a101a0c}

\item 
\#define {\bfseries I\+S\+\_\+\+A\+D\+C\+\_\+\+M\+O\+DE}(M\+O\+DE)
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\index{A\+D\+C\+\_\+\+Common\+\_\+mode@{A\+D\+C\+\_\+\+Common\+\_\+mode}!I\+S\+\_\+\+A\+D\+C\+\_\+\+M\+O\+DE@{I\+S\+\_\+\+A\+D\+C\+\_\+\+M\+O\+DE}}
\index{I\+S\+\_\+\+A\+D\+C\+\_\+\+M\+O\+DE@{I\+S\+\_\+\+A\+D\+C\+\_\+\+M\+O\+DE}!A\+D\+C\+\_\+\+Common\+\_\+mode@{A\+D\+C\+\_\+\+Common\+\_\+mode}}
\subsubsection[{\texorpdfstring{I\+S\+\_\+\+A\+D\+C\+\_\+\+M\+O\+DE}{IS_ADC_MODE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I\+S\+\_\+\+A\+D\+C\+\_\+\+M\+O\+DE(
\begin{DoxyParamCaption}
\item[{}]{M\+O\+DE}
\end{DoxyParamCaption}
)}\hypertarget{group___a_d_c___common__mode_ga4abf4c7de28a42d7b124c9e403a6e537}{}\label{group___a_d_c___common__mode_ga4abf4c7de28a42d7b124c9e403a6e537}
{\bfseries Value\+:}
\begin{DoxyCode}
(((MODE) == ADC\_Mode\_Independent) || \(\backslash\)
                           ((MODE) == ADC\_DualMode\_RegSimult\_InjecSimult) || \(\backslash\)
                           ((MODE) == ADC\_DualMode\_RegSimult\_AlterTrig) || \(\backslash\)
                           ((MODE) == ADC\_DualMode\_InjecSimult) || \(\backslash\)
                           ((MODE) == ADC\_DualMode\_RegSimult) || \(\backslash\)
                           ((MODE) == ADC\_DualMode\_Interl) || \(\backslash\)
                           ((MODE) == ADC\_DualMode\_AlterTrig) || \(\backslash\)
                           ((MODE) == ADC\_TripleMode\_RegSimult\_InjecSimult) || \(\backslash\)
                           ((MODE) == ADC\_TripleMode\_RegSimult\_AlterTrig) || \(\backslash\)
                           ((MODE) == ADC\_TripleMode\_InjecSimult) || \(\backslash\)
                           ((MODE) == ADC\_TripleMode\_RegSimult) || \(\backslash\)
                           ((MODE) == ADC\_TripleMode\_Interl) || \(\backslash\)
                           ((MODE) == ADC\_TripleMode\_AlterTrig))
\end{DoxyCode}
