
*** Running vivado
    with args -log design_1_axi_traffic_gen_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_traffic_gen_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_axi_traffic_gen_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 325.086 ; gain = 115.297
INFO: [Synth 8-638] synthesizing module 'design_1_axi_traffic_gen_0_0' [c:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/ip/design_1_axi_traffic_gen_0_0_2/synth/design_1_axi_traffic_gen_0_0.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_traffic_gen_v2_0_12_top' [c:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/ipshared/e3ab/hdl/axi_traffic_gen_v2_0_rfs.v:14414]
INFO: [Synth 8-638] synthesizing module 'axi_traffic_gen_v2_0_12_systeminit_top' [c:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/ipshared/e3ab/hdl/axi_traffic_gen_v2_0_rfs.v:13986]
INFO: [Synth 8-638] synthesizing module 'axi_traffic_gen_v2_0_12_systeminit_dmg' [c:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/ipshared/e3ab/hdl/axi_traffic_gen_v2_0_rfs.v:12988]
INFO: [Synth 8-256] done synthesizing module 'axi_traffic_gen_v2_0_12_systeminit_dmg' (4#1) [c:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/ipshared/e3ab/hdl/axi_traffic_gen_v2_0_rfs.v:12988]
INFO: [Synth 8-638] synthesizing module 'axi_traffic_gen_v2_0_12_systeminit_dmg__parameterized0' [c:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/ipshared/e3ab/hdl/axi_traffic_gen_v2_0_rfs.v:12988]
INFO: [Synth 8-256] done synthesizing module 'axi_traffic_gen_v2_0_12_systeminit_dmg__parameterized0' (4#1) [c:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/ipshared/e3ab/hdl/axi_traffic_gen_v2_0_rfs.v:12988]
INFO: [Synth 8-638] synthesizing module 'axi_traffic_gen_v2_0_12_static_cmdgen' [c:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/ipshared/e3ab/hdl/axi_traffic_gen_v2_0_rfs.v:9292]
INFO: [Synth 8-256] done synthesizing module 'axi_traffic_gen_v2_0_12_static_cmdgen' (5#1) [c:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/ipshared/e3ab/hdl/axi_traffic_gen_v2_0_rfs.v:9292]
INFO: [Synth 8-638] synthesizing module 'axi_traffic_gen_v2_0_12_systeminit_mrdwr' [c:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/ipshared/e3ab/hdl/axi_traffic_gen_v2_0_rfs.v:13157]
INFO: [Synth 8-256] done synthesizing module 'axi_traffic_gen_v2_0_12_systeminit_mrdwr' (6#1) [c:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/ipshared/e3ab/hdl/axi_traffic_gen_v2_0_rfs.v:13157]
INFO: [Synth 8-256] done synthesizing module 'axi_traffic_gen_v2_0_12_systeminit_top' (7#1) [c:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/ipshared/e3ab/hdl/axi_traffic_gen_v2_0_rfs.v:13986]
INFO: [Synth 8-638] synthesizing module 'axi_traffic_gen_v2_0_12_asynch_rst_ff' [c:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/ipshared/e3ab/hdl/axi_traffic_gen_v2_0_rfs.v:55]
INFO: [Synth 8-256] done synthesizing module 'axi_traffic_gen_v2_0_12_asynch_rst_ff' (8#1) [c:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/ipshared/e3ab/hdl/axi_traffic_gen_v2_0_rfs.v:55]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (9#1) [c:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_traffic_gen_v2_0_12_top' (10#1) [c:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/ipshared/e3ab/hdl/axi_traffic_gen_v2_0_rfs.v:14414]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_traffic_gen_0_0' (11#1) [c:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/ip/design_1_axi_traffic_gen_0_0_2/synth/design_1_axi_traffic_gen_0_0.v:62]
Finished RTL Elaboration : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 433.625 ; gain = 223.836
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 433.625 ; gain = 223.836
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 661.250 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:40 ; elapsed = 00:00:50 . Memory (MB): peak = 661.250 ; gain = 451.461
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:40 ; elapsed = 00:00:50 . Memory (MB): peak = 661.250 ; gain = 451.461
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:50 . Memory (MB): peak = 661.250 ; gain = 451.461
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:41 ; elapsed = 00:00:50 . Memory (MB): peak = 661.250 ; gain = 451.461
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:52 . Memory (MB): peak = 661.250 ; gain = 451.461
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------------+------------------------------------------------------+---------------+----------------+
|Module Name          | RTL Object                                           | Depth x Width | Implemented As | 
+---------------------+------------------------------------------------------+---------------+----------------+
|rom                  | rom[15]                                              | 16x31         | LUT            | 
|rom                  | rom[15]                                              | 16x5          | LUT            | 
|dist_mem_gen_v8_0_11 | synth_options.dist_mem_inst/gen_rom.rom_inst/rom[15] | 16x31         | LUT            | 
|dist_mem_gen_v8_0_11 | synth_options.dist_mem_inst/gen_rom.rom_inst/rom[15] | 16x5          | LUT            | 
+---------------------+------------------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:57 ; elapsed = 00:01:07 . Memory (MB): peak = 661.250 ; gain = 451.461
Finished Timing Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:01:08 . Memory (MB): peak = 661.250 ; gain = 451.461
Finished Technology Mapping : Time (s): cpu = 00:00:57 ; elapsed = 00:01:08 . Memory (MB): peak = 661.250 ; gain = 451.461
Finished IO Insertion : Time (s): cpu = 00:00:58 ; elapsed = 00:01:09 . Memory (MB): peak = 661.250 ; gain = 451.461
Finished Renaming Generated Instances : Time (s): cpu = 00:00:58 ; elapsed = 00:01:09 . Memory (MB): peak = 661.250 ; gain = 451.461
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:58 ; elapsed = 00:01:09 . Memory (MB): peak = 661.250 ; gain = 451.461
Finished Renaming Generated Ports : Time (s): cpu = 00:00:58 ; elapsed = 00:01:09 . Memory (MB): peak = 661.250 ; gain = 451.461
Finished Handling Custom Attributes : Time (s): cpu = 00:00:58 ; elapsed = 00:01:09 . Memory (MB): peak = 661.250 ; gain = 451.461
Finished Renaming Generated Nets : Time (s): cpu = 00:00:58 ; elapsed = 00:01:09 . Memory (MB): peak = 661.250 ; gain = 451.461

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    18|
|2     |LUT1   |    66|
|3     |LUT2   |     9|
|4     |LUT3   |    11|
|5     |LUT4   |    24|
|6     |LUT5   |    27|
|7     |LUT6   |     5|
|8     |FDPE   |     4|
|9     |FDRE   |   123|
+------+-------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:58 ; elapsed = 00:01:09 . Memory (MB): peak = 661.250 ; gain = 451.461
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:01:01 . Memory (MB): peak = 661.250 ; gain = 441.941
