<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="cpu_v2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CPU.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="CPU.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="CPU.xst"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mips_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="mips_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_txt_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1702889085" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1702889085">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1702889146" xil_pn:in_ck="-2818264604437573310" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1702889146">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AT_controller.v"/>
      <outfile xil_pn:name="Bridge.v"/>
      <outfile xil_pn:name="CP0.v"/>
      <outfile xil_pn:name="CPU.v"/>
      <outfile xil_pn:name="D_CMP.v"/>
      <outfile xil_pn:name="D_EXT.v"/>
      <outfile xil_pn:name="D_E_register.v"/>
      <outfile xil_pn:name="D_ExcCoder.v"/>
      <outfile xil_pn:name="D_MUX_st_3_1.v"/>
      <outfile xil_pn:name="E_ALU.v"/>
      <outfile xil_pn:name="E_ExcCoder.v"/>
      <outfile xil_pn:name="E_GRF_Wdata.v"/>
      <outfile xil_pn:name="E_MD.v"/>
      <outfile xil_pn:name="E_MUX_data12_3_1.v"/>
      <outfile xil_pn:name="E_MUX_data2_3_1.v"/>
      <outfile xil_pn:name="E_M_register.v"/>
      <outfile xil_pn:name="Exccoder.v"/>
      <outfile xil_pn:name="F_D_register.v"/>
      <outfile xil_pn:name="F_ExcCoder.v"/>
      <outfile xil_pn:name="F_MUX_NPC_4_1.v"/>
      <outfile xil_pn:name="F_PC.v"/>
      <outfile xil_pn:name="GRF.v"/>
      <outfile xil_pn:name="M_EXT.v"/>
      <outfile xil_pn:name="M_GRF_Wdata_3_1.v"/>
      <outfile xil_pn:name="M_MUX_Rdata2_3_1.v"/>
      <outfile xil_pn:name="M_W_register.v"/>
      <outfile xil_pn:name="W_MUX_Wdata_3_1.v"/>
      <outfile xil_pn:name="W_MUX_Wreg_3_1.v"/>
      <outfile xil_pn:name="controller.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="mips_tb.v"/>
      <outfile xil_pn:name="timer.v"/>
    </transform>
    <transform xil_pn:end_ts="1730871347" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-108373080525765968" xil_pn:start_ts="1730871347">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1730871347" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8743792214050962030" xil_pn:start_ts="1730871347">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1702889106" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4307240307545364505" xil_pn:start_ts="1702889106">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1730871347" xil_pn:in_ck="-2818264604437573310" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1730871347">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AT_controller.v"/>
      <outfile xil_pn:name="Bridge.v"/>
      <outfile xil_pn:name="CP0.v"/>
      <outfile xil_pn:name="CPU.v"/>
      <outfile xil_pn:name="D_CMP.v"/>
      <outfile xil_pn:name="D_EXT.v"/>
      <outfile xil_pn:name="D_E_register.v"/>
      <outfile xil_pn:name="D_ExcCoder.v"/>
      <outfile xil_pn:name="D_MUX_st_3_1.v"/>
      <outfile xil_pn:name="E_ALU.v"/>
      <outfile xil_pn:name="E_ExcCoder.v"/>
      <outfile xil_pn:name="E_GRF_Wdata.v"/>
      <outfile xil_pn:name="E_MD.v"/>
      <outfile xil_pn:name="E_MUX_data12_3_1.v"/>
      <outfile xil_pn:name="E_MUX_data2_3_1.v"/>
      <outfile xil_pn:name="E_M_register.v"/>
      <outfile xil_pn:name="Exccoder.v"/>
      <outfile xil_pn:name="F_D_register.v"/>
      <outfile xil_pn:name="F_ExcCoder.v"/>
      <outfile xil_pn:name="F_MUX_NPC_4_1.v"/>
      <outfile xil_pn:name="F_PC.v"/>
      <outfile xil_pn:name="GRF.v"/>
      <outfile xil_pn:name="M_EXT.v"/>
      <outfile xil_pn:name="M_GRF_Wdata_3_1.v"/>
      <outfile xil_pn:name="M_MUX_Rdata2_3_1.v"/>
      <outfile xil_pn:name="M_W_register.v"/>
      <outfile xil_pn:name="W_MUX_Wdata_3_1.v"/>
      <outfile xil_pn:name="W_MUX_Wreg_3_1.v"/>
      <outfile xil_pn:name="controller.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="mips_tb.v"/>
      <outfile xil_pn:name="timer.v"/>
    </transform>
    <transform xil_pn:end_ts="1730871352" xil_pn:in_ck="-2818264604437573310" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-3558857794981515905" xil_pn:start_ts="1730871347">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="mips_beh.prj"/>
      <outfile xil_pn:name="mips_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1730871352" xil_pn:in_ck="9014628845382255496" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3149695758179738718" xil_pn:start_ts="1730871352">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="mips_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
