#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Mon Feb 27 15:06:50 2017
# Process ID: 6592
# Log file: C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.runs/synth_1/MIPS_CPU.vds
# Journal file: C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source MIPS_CPU.tcl -notrace
Command: synth_design -top MIPS_CPU -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 264.727 ; gain = 86.109
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MIPS_CPU' [C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/MIPS_CPU.v:3]
INFO: [Synth 8-638] synthesizing module 'IF' [C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/IF.v:23]
INFO: [Synth 8-638] synthesizing module 'ROM' [C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/ROM.v:23]
INFO: [Synth 8-3876] $readmem data file 'D:\kuozhaninstr.hex' is read successfully [C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/ROM.v:31]
INFO: [Synth 8-3876] $readmem data file 'D:\zhongduan.hex' is read successfully [C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/ROM.v:36]
INFO: [Synth 8-256] done synthesizing module 'ROM' (1#1) [C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/ROM.v:23]
INFO: [Synth 8-256] done synthesizing module 'IF' (2#1) [C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/IF.v:23]
INFO: [Synth 8-638] synthesizing module 'IF_ID' [C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/IF_ID.v:23]
INFO: [Synth 8-256] done synthesizing module 'IF_ID' (3#1) [C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/IF_ID.v:23]
INFO: [Synth 8-638] synthesizing module 'ID' [C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/ID.v:21]
INFO: [Synth 8-638] synthesizing module 'ControlUnit' [C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/ControlUnit.v:23]
INFO: [Synth 8-256] done synthesizing module 'ControlUnit' (4#1) [C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/ControlUnit.v:23]
INFO: [Synth 8-638] synthesizing module 'RegFile' [C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/RegFile.v:23]
INFO: [Synth 8-256] done synthesizing module 'RegFile' (5#1) [C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/RegFile.v:23]
INFO: [Synth 8-638] synthesizing module 'CP0' [C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/CP0.v:23]
INFO: [Synth 8-256] done synthesizing module 'CP0' (6#1) [C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/CP0.v:23]
INFO: [Synth 8-256] done synthesizing module 'ID' (7#1) [C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/ID.v:21]
INFO: [Synth 8-638] synthesizing module 'ID_EX' [C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/ID_EX.v:23]
INFO: [Synth 8-256] done synthesizing module 'ID_EX' (8#1) [C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/ID_EX.v:23]
INFO: [Synth 8-638] synthesizing module 'EX' [C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/EX.v:21]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/ALU.v:3]
INFO: [Synth 8-256] done synthesizing module 'ALU' (9#1) [C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/ALU.v:3]
INFO: [Synth 8-256] done synthesizing module 'EX' (10#1) [C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/EX.v:21]
INFO: [Synth 8-638] synthesizing module 'EX_MEM' [C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/EX_MEM.v:23]
INFO: [Synth 8-256] done synthesizing module 'EX_MEM' (11#1) [C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/EX_MEM.v:23]
INFO: [Synth 8-638] synthesizing module 'MEM' [C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/MEM.v:23]
INFO: [Synth 8-638] synthesizing module 'RAM' [C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/RAM.v:23]
INFO: [Synth 8-256] done synthesizing module 'RAM' (12#1) [C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/RAM.v:23]
INFO: [Synth 8-256] done synthesizing module 'MEM' (13#1) [C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/MEM.v:23]
INFO: [Synth 8-638] synthesizing module 'MEM_WB' [C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/MEM_WB.v:23]
INFO: [Synth 8-256] done synthesizing module 'MEM_WB' (14#1) [C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/MEM_WB.v:23]
INFO: [Synth 8-638] synthesizing module 'WB' [C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/WB.v:22]
INFO: [Synth 8-256] done synthesizing module 'WB' (15#1) [C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/WB.v:22]
INFO: [Synth 8-638] synthesizing module 'HazardUnit' [C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/HazardUnit.v:23]
INFO: [Synth 8-256] done synthesizing module 'HazardUnit' (16#1) [C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/HazardUnit.v:23]
INFO: [Synth 8-638] synthesizing module 'led_unit' [C:/Users/YANGQING/Desktop/open-hust-verilog-master/led_unit.v:1]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'data_to_segment' [C:/Users/YANGQING/Desktop/open-hust-verilog-master/data_to_segment.v:1]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'integer_to_segment' [C:/Users/YANGQING/Desktop/open-hust-verilog-master/integer_to_segment.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/YANGQING/Desktop/open-hust-verilog-master/integer_to_segment.v:8]
INFO: [Synth 8-256] done synthesizing module 'integer_to_segment' (17#1) [C:/Users/YANGQING/Desktop/open-hust-verilog-master/integer_to_segment.v:1]
INFO: [Synth 8-256] done synthesizing module 'data_to_segment' (18#1) [C:/Users/YANGQING/Desktop/open-hust-verilog-master/data_to_segment.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/YANGQING/Desktop/open-hust-verilog-master/led_unit.v:31]
WARNING: [Synth 8-567] referenced signal 'seg_data' should be on the sensitivity list [C:/Users/YANGQING/Desktop/open-hust-verilog-master/led_unit.v:30]
INFO: [Synth 8-256] done synthesizing module 'led_unit' (19#1) [C:/Users/YANGQING/Desktop/open-hust-verilog-master/led_unit.v:1]
INFO: [Synth 8-638] synthesizing module 'tick_divider' [C:/Users/YANGQING/Desktop/open-hust-verilog-master/tick_divider.v:1]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tick_divider' (20#1) [C:/Users/YANGQING/Desktop/open-hust-verilog-master/tick_divider.v:1]
INFO: [Synth 8-256] done synthesizing module 'MIPS_CPU' (21#1) [C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/MIPS_CPU.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 300.715 ; gain = 122.098
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 300.715 ; gain = 122.098
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/yingjiao.xdc]
WARNING: [Vivado 12-507] No nets matched 'ExpSrc1_IBUF'. [C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/yingjiao.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/yingjiao.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'ExpSrc2_IBUF'. [C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/yingjiao.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/yingjiao.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'ExpSrc3_IBUF'. [C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/yingjiao.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/yingjiao.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/yingjiao.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 614.934 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 614.934 ; gain = 436.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 614.934 ; gain = 436.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 614.934 ; gain = 436.316
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "rom2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rom1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "jal" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "beq" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bne" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "jr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "syscall" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sltu" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_nor" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_or" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sub" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "srl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sra" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_and" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "andi" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ori" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lw" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sw" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slti" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "xori" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sltiu" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sh" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bgez" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addu" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addi" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addiu" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sll" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "j" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/ALU.v:18]
WARNING: [Synth 8-327] inferring latch for variable 'ALUout_reg' [C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/ALU.v:19]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 614.934 ; gain = 436.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 20    
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 39    
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	  56 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 25    
	  14 Input     32 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 8     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 60    
	   2 Input      1 Bit        Muxes := 34    
	  14 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MIPS_CPU 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ROM 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	  56 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module IF 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module IF_ID 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ControlUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 59    
Module RegFile 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module CP0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module ID 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
Module ID_EX 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 7     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 20    
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	  14 Input     32 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 1     
Module EX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 11    
Module EX_MEM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
Module MEM 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module MEM_WB 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module WB 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module integer_to_segment 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      8 Bit        Muxes := 1     
Module led_unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 614.934 ; gain = 436.316
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "ControlUnit_1/sw" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ControlUnit_1/sh" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ControlUnit_1/slti" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ControlUnit_1/addi" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ControlUnit_1/addiu" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ControlUnit_1/lw" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ControlUnit_1/sltiu" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ControlUnit_1/ori" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ControlUnit_1/andi" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ControlUnit_1/xori" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ControlUnit_1/jal" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ControlUnit_1/j" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ControlUnit_1/addu" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ControlUnit_1/add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ControlUnit_1/i_and" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ControlUnit_1/sra" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ControlUnit_1/slt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ControlUnit_1/sub" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ControlUnit_1/srl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ControlUnit_1/i_nor" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ControlUnit_1/sltu" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ControlUnit_1/i_or" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ControlUnit_1/sll" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ControlUnit_1/jr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ControlUnit_1/syscall" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP ALUout0, operation Mode is: A*B.
DSP Report: operator ALUout0 is absorbed into DSP ALUout0.
DSP Report: operator ALUout0 is absorbed into DSP ALUout0.
DSP Report: Generating DSP ALUout0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUout0 is absorbed into DSP ALUout0.
DSP Report: operator ALUout0 is absorbed into DSP ALUout0.
DSP Report: Generating DSP ALUout0, operation Mode is: A*B.
DSP Report: operator ALUout0 is absorbed into DSP ALUout0.
DSP Report: operator ALUout0 is absorbed into DSP ALUout0.
DSP Report: Generating DSP ALUout0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUout0 is absorbed into DSP ALUout0.
DSP Report: operator ALUout0 is absorbed into DSP ALUout0.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 614.934 ; gain = 436.316
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 614.934 ; gain = 436.316

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: 
+------------+-------------+-----------+----------------------+-------------------+---------------------+
|Module Name | RTL Object  | Inference | Size (Depth x Width) | Primitives        | Hierarchical Name   | 
+------------+-------------+-----------+----------------------+-------------------+---------------------+
|MIPS_CPU    | ram/ram_reg | Implied   | 1 K x 32             | RAM256X1S x 128   | MIPS_CPU/MEM/ram__2 | 
+------------+-------------+-----------+----------------------+-------------------+---------------------+

Note: The table shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the Distributed RAM name as it appears in the hierarchical module and only part of it is displayed.
DSP:
+------------+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | Neg Edge Clk | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU         | A*B            | No           | 18     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B | No           | 16     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|ALU         | A*B            | No           | 18     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B | No           | 18     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
+------------+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\If_id/IRID_reg[21] )
WARNING: [Synth 8-3332] Sequential element (\clk_divider/clk_group_reg[23] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\clk_divider/clk_group_reg[24] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\clk_divider/clk_group_reg[25] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\clk_divider/clk_group_reg[26] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\clk_divider/clk_group_reg[27] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\clk_divider/clk_group_reg[28] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\clk_divider/clk_group_reg[29] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\clk_divider/clk_group_reg[30] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\clk_divider/clk_group_reg[31] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\If_id/IRID_reg[31] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\If_id/IRID_reg[21] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\If_id/IRID_reg[10] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\If_id/IRID_reg[7] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/IMMEX_reg[30] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/IMMEX_reg[29] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/IMMEX_reg[28] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/IMMEX_reg[27] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/IMMEX_reg[26] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/IMMEX_reg[25] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/IMMEX_reg[24] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/IMMEX_reg[23] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/IMMEX_reg[22] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/IMMEX_reg[21] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/IMMEX_reg[20] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/IMMEX_reg[19] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/IMMEX_reg[18] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/IMMEX_reg[17] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/IMMEX_reg[16] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/IREX_reg[31] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/IREX_reg[30] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/IREX_reg[29] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/IREX_reg[28] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/IREX_reg[27] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/IREX_reg[26] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/IREX_reg[21] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/ShEX_reg ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Ex_mem/ShMEM_reg ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/IREX_reg[15] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/IREX_reg[14] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/IREX_reg[13] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/cp0regwriteEX_reg[0] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/IREX_reg[11] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/cp0regwriteEX_reg[1] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/IREX_reg[12] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/ShamtEX_reg[4] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/IREX_reg[10] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/ShamtEX_reg[1] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/IREX_reg[7] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/IREX_reg[8] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/IREX_reg[6] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/IREX_reg[9] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/IREX_reg[5] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/IREX_reg[0] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/IREX_reg[4] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/IREX_reg[1] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/IREX_reg[3] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/IREX_reg[2] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/ShamtEX_reg[5] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/ShamtEX_reg[6] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/IMMEX_reg[6] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/ShamtEX_reg[7] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/IMMEX_reg[7] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/ShamtEX_reg[8] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/IMMEX_reg[8] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/ShamtEX_reg[9] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/IMMEX_reg[9] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/ShamtEX_reg[10] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/IMMEX_reg[10] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/ShamtEX_reg[11] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/ShamtEX_reg[12] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/ShamtEX_reg[13] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/ShamtEX_reg[14] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/ShamtEX_reg[15] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/ShamtEX_reg[16] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/ShamtEX_reg[17] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/ShamtEX_reg[18] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/ShamtEX_reg[19] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/ShamtEX_reg[20] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/ShamtEX_reg[21] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/ShamtEX_reg[22] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/ShamtEX_reg[23] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/ShamtEX_reg[24] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/ShamtEX_reg[25] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/ShamtEX_reg[26] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/ShamtEX_reg[27] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/ShamtEX_reg[28] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/ShamtEX_reg[29] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/ShamtEX_reg[30] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/ShamtEX_reg[31] ) is unused and will be removed from module MIPS_CPU.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 614.934 ; gain = 436.316
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 614.934 ; gain = 436.316

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 614.934 ; gain = 436.316
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:14 ; elapsed = 00:01:20 . Memory (MB): peak = 644.703 ; gain = 466.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:01:21 . Memory (MB): peak = 647.566 ; gain = 468.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Id_ex/JalEX_reg )
WARNING: [Synth 8-3332] Sequential element (\Id_ex/J_jalEX_reg ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/JalEX_reg ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Ex_mem/JalMEM_reg ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Mem_wb/JalWB_reg ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/IREX_reg[25] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/IREX_reg[24] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/IREX_reg[23] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/IREX_reg[22] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/IREX_reg[20] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/IREX_reg[19] ) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (\Id_ex/IREX_reg[18] ) is unused and will be removed from module MIPS_CPU.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:25 ; elapsed = 00:01:31 . Memory (MB): peak = 716.945 ; gain = 538.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:26 ; elapsed = 00:01:33 . Memory (MB): peak = 716.945 ; gain = 538.328
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:27 ; elapsed = 00:01:33 . Memory (MB): peak = 716.945 ; gain = 538.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:27 ; elapsed = 00:01:34 . Memory (MB): peak = 716.945 ; gain = 538.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:01:27 ; elapsed = 00:01:34 . Memory (MB): peak = 716.945 ; gain = 538.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:27 ; elapsed = 00:01:34 . Memory (MB): peak = 716.945 ; gain = 538.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     7|
|2     |CARRY4    |   333|
|3     |DSP48E1   |     3|
|4     |LUT1      |    94|
|5     |LUT2      |   130|
|6     |LUT3      |  1201|
|7     |LUT4      |   160|
|8     |LUT5      |   283|
|9     |LUT6      |  1050|
|10    |MUXF7     |   288|
|11    |RAM256X1S |   128|
|12    |FDCE      |     3|
|13    |FDRE      |  1645|
|14    |FDSE      |     1|
|15    |LD        |    32|
|16    |IBUF      |     4|
|17    |OBUF      |    16|
+------+----------+------+

Report Instance Areas: 
+------+--------------+-------------+------+
|      |Instance      |Module       |Cells |
+------+--------------+-------------+------+
|1     |top           |             |  5378|
|2     |  Ex          |EX           |    55|
|3     |    alu       |ALU          |    55|
|4     |  Ex_mem      |EX_MEM       |   146|
|5     |  Hazardunit  |HazardUnit   |     4|
|6     |  Id          |ID           |  2046|
|7     |    Regfile   |RegFile      |  1927|
|8     |    cp0       |CP0          |   119|
|9     |  Id_ex       |ID_EX        |  2301|
|10    |  If          |IF           |   158|
|11    |    Rom       |ROM          |    22|
|12    |  If_id       |IF_ID        |   177|
|13    |  Mem         |MEM          |   192|
|14    |    ram       |RAM          |   160|
|15    |  Mem_wb      |MEM_WB       |   171|
|16    |  Wb          |WB           |     1|
|17    |  clk_divider |tick_divider |    55|
|18    |  led         |led_unit     |    14|
+------+--------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:27 ; elapsed = 00:01:34 . Memory (MB): peak = 716.945 ; gain = 538.328
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 167 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:07 ; elapsed = 00:01:19 . Memory (MB): peak = 716.945 ; gain = 188.039
Synthesis Optimization Complete : Time (s): cpu = 00:01:28 ; elapsed = 00:01:35 . Memory (MB): peak = 716.945 ; gain = 538.328
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 500 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 3 inverter(s) to 1126 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 160 instances were transformed.
  LD => LDCE: 32 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 128 instances

INFO: [Common 17-83] Releasing license: Synthesis
149 Infos, 105 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:29 ; elapsed = 00:01:35 . Memory (MB): peak = 716.945 ; gain = 506.617
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.281 . Memory (MB): peak = 716.945 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Feb 27 15:08:33 2017...
