0.6
2019.2
Nov  6 2019
21:57:16
D:/Xilinx/workspace/Project_1_U19EC027/Project_1_U19EC027.sim/sim_1/synth/timing/xsim/gates_time_synth.v,1661104604,verilog,,,,gates;glbl,,,,,,,,
