  ===== Simulator configuration =====
  L1_BLOCKSIZE:                    64
  L1_SIZE:                       8192
  L1_ASSOC:                         2
  L1_REPLACEMENT_POLICY:            1
  L1_WRITE_POLICY:                  0
  trace_file:           gcc_trace.txt
  ===================================

===== L1 contents =====
set   0:   40033 D   7b035 D
set   1:   40056 D   40033 D
set   2:   7b035 D   4001f  
set   3:   40056 D   40055 D
set   4:   40054 D   40056 D
set   5:   40056 D   7b035 D
set   6:   42355     4001f  
set   7:   40056 D   4003f D
set   8:   40038 D   40056 D
set   9:   40048     40038 D
set  10:   40001     40029  
set  11:   4001f     40001  
set  12:   4001f     40001  
set  13:   40001     40051 D
set  14:   40051 D   40031 D
set  15:   40035 D   40051 D
set  16:   40051 D   40031  
set  17:   40031     40051 D
set  18:   40031     4002f  
set  19:     df8     4001f  
set  20:   4001f     40035  
set  21:   40027     4001f  
set  22:   40027     4003e  
set  23:   40027     40051 D
set  24:   4002a D   4001f  
set  25:     df8     40044 D
set  26:   40051 D   4003e D
set  27:   40051 D   40037 D
set  28:   40051 D   4002f D
set  29:   40035 D   40051 D
set  30:   40035     40051 D
set  31:   40051 D   40055 D
set  32:   40136 D   4003e D
set  33:   40035 D   40051 D
set  34:   40051 D   40055 D
set  35:   40035 D   40051 D
set  36:   40138 D   7b033 D
set  37:   7b033 D   40042 D
set  38:   40051 D   40055 D
set  39:   40055 D   40051 D
set  40:   7b033 D   40051 D
set  41:   40055 D   40051 D
set  42:   40051 D   40055 D
set  43:   40055 D   40051 D
set  44:   40055 D   40051 D
set  45:   40051 D   40055 D
set  46:   40031 D   40051 D
set  47:   40051 D   40031 D
set  48:   40051 D   40055 D
set  49:   40051 D   40055 D
set  50:   7b034 D   40051 D
set  51:   7b034 D   4003e D
set  52:   40055 D   40054 D
set  53:   7b034 D   40035  
set  54:   4003f D   40055 D
set  55:   40055 D   40036 D
set  56:   40055 D   40039  
set  57:   40022 D   4003e D
set  58:   40047     40031 D
set  59:   40047     40055 D
set  60:   40047     7b034 D
set  61:   7b034 D   40047  
set  62:   40031 D   4001e  
set  63:   4001c     40032 D

  ====== Simulation results (raw) ======
  a. number of L1 reads:           63640
  b. number of L1 read misses:      3478
  c. number of L1 writes:          36360
  d. number of L1 write misses:     2052
  e. L1 miss rate:                0.0553
  f. number of writebacks from L1:  2363
  g. total memory traffic:          7893

  ==== Simulation results (performance) ====
  1. average access time:        1.6205 ns0.403906 22.000000 
