{"vcs1":{"timestamp_begin":1750407799.931853295, "rt":5.56, "ut":5.39, "st":0.12}}
{"vcselab":{"timestamp_begin":1750407805.557392854, "rt":0.16, "ut":0.10, "st":0.04}}
{"link":{"timestamp_begin":1750407805.770811847, "rt":0.63, "ut":0.49, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1750407799.600628811}
{"VCS_COMP_START_TIME": 1750407799.600628811}
{"VCS_COMP_END_TIME": 1750407806.511370671}
{"VCS_USER_OPTIONS": "-full64 -sverilog design.sv tx.sv rx.sv tb.sv -ntb_opts uvm-1.2 -debug_access+all -o simv"}
{"vcs1": {"peak_mem": 359312}}
{"vcselab": {"peak_mem": 145392}}
