<project>
<block name="peu">
<input name="psr_peu_rd_b0sds0"/>
<input name="psr_peu_rd_b1sds0"/>
<input name="psr_peu_rd_b2sds0"/>
<input name="psr_peu_rd_b3sds0"/>
<input name="psr_peu_rd_b0sds1"/>
<input name="psr_peu_rd_b1sds1"/>
<input name="psr_peu_rd_b2sds1"/>
<input name="psr_peu_rd_b3sds1"/>
<input name="psr_peu_rxbclk_b0sds0"/>
<input name="psr_peu_rxbclk_b1sds0"/>
<input name="psr_peu_rxbclk_b2sds0"/>
<input name="psr_peu_rxbclk_b3sds0"/>
<input name="psr_peu_rxbclk_b0sds1"/>
<input name="psr_peu_rxbclk_b1sds1"/>
<input name="psr_peu_rxbclk_b2sds1"/>
<input name="psr_peu_rxbclk_b3sds1"/>
<input name="psr_peu_bsrxn_b0sds0"/>
<input name="psr_peu_bsrxn_b1sds0"/>
<input name="psr_peu_bsrxn_b2sds0"/>
<input name="psr_peu_bsrxn_b3sds0"/>
<input name="psr_peu_bsrxn_b0sds1"/>
<input name="psr_peu_bsrxn_b1sds1"/>
<input name="psr_peu_bsrxn_b2sds1"/>
<input name="psr_peu_bsrxn_b3sds1"/>
<input name="psr_peu_bsrxp_b0sds0"/>
<input name="psr_peu_bsrxp_b1sds0"/>
<input name="psr_peu_bsrxp_b2sds0"/>
<input name="psr_peu_bsrxp_b3sds0"/>
<input name="psr_peu_bsrxp_b0sds1"/>
<input name="psr_peu_bsrxp_b1sds1"/>
<input name="psr_peu_bsrxp_b2sds1"/>
<input name="psr_peu_bsrxp_b3sds1"/>
<input name="psr_peu_losdtct_b0sds0"/>
<input name="psr_peu_losdtct_b1sds0"/>
<input name="psr_peu_losdtct_b2sds0"/>
<input name="psr_peu_losdtct_b3sds0"/>
<input name="psr_peu_losdtct_b0sds1"/>
<input name="psr_peu_losdtct_b1sds1"/>
<input name="psr_peu_losdtct_b2sds1"/>
<input name="psr_peu_losdtct_b3sds1"/>
<input name="psr_peu_sync_b0sds0"/>
<input name="psr_peu_sync_b1sds0"/>
<input name="psr_peu_sync_b2sds0"/>
<input name="psr_peu_sync_b3sds0"/>
<input name="psr_peu_sync_b0sds1"/>
<input name="psr_peu_sync_b1sds1"/>
<input name="psr_peu_sync_b2sds1"/>
<input name="psr_peu_sync_b3sds1"/>
<input name="psr_peu_rx_tstfail_b0sds0"/>
<input name="psr_peu_rx_tstfail_b1sds0"/>
<input name="psr_peu_rx_tstfail_b2sds0"/>
<input name="psr_peu_rx_tstfail_b3sds0"/>
<input name="psr_peu_rx_tstfail_b0sds1"/>
<input name="psr_peu_rx_tstfail_b1sds1"/>
<input name="psr_peu_rx_tstfail_b2sds1"/>
<input name="psr_peu_rx_tstfail_b3sds1"/>
<input name="psr_peu_rdtcip_b0sds0"/>
<input name="psr_peu_rdtcip_b1sds0"/>
<input name="psr_peu_rdtcip_b2sds0"/>
<input name="psr_peu_rdtcip_b3sds0"/>
<input name="psr_peu_rdtcip_b0sds1"/>
<input name="psr_peu_rdtcip_b1sds1"/>
<input name="psr_peu_rdtcip_b2sds1"/>
<input name="psr_peu_rdtcip_b3sds1"/>
<input name="psr_peu_tx_tstfail_b0sds0"/>
<input name="psr_peu_tx_tstfail_b1sds0"/>
<input name="psr_peu_tx_tstfail_b2sds0"/>
<input name="psr_peu_tx_tstfail_b3sds0"/>
<input name="psr_peu_tx_tstfail_b0sds1"/>
<input name="psr_peu_tx_tstfail_b1sds1"/>
<input name="psr_peu_tx_tstfail_b2sds1"/>
<input name="psr_peu_tx_tstfail_b3sds1"/>
<input name="psr_peu_lock_sds0"/>
<input name="psr_peu_lock_sds1"/>
<input name="gclk"/>
<input name="pc_clk"/>
<input name="ccu_io_out"/>
<input name="ccu_serdes_dtm"/>
<input name="cluster_arst_l"/>
<input name="rst_wmr_"/>
<input name="rst_por_"/>
<input name="rst_dmu_async_por_"/>
<input name="scan_in"/>
<input name="tcu_se_scancollar_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_peu_io_clk_stop"/>
<input name="tcu_peu_pc_clk_stop"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_atpg_mode"/>
<input name="tcu_array_wr_inhibit"/>
<input name="tcu_div_bypass"/>
<input name="tcu_peu_entestcfg"/>
<input name="tcu_peu_testmode"/>
<input name="tcu_peu_clk_ext"/>
<input name="tcu_scan_en"/>
<input name="tcu_test_protect"/>
<input name="tcu_mbist_bisi_en"/>
<input name="tcu_mbist_user_mode"/>
<input name="tcu_peu_mbist_start"/>
<input name="tcu_peu_mbist_scan_in"/>
<input name="tcu_sbs_scan_en"/>
<input name="tcu_sbs_aclk"/>
<input name="tcu_sbs_bclk"/>
<input name="tcu_sbs_clk"/>
<input name="tcu_sbs_uclk"/>
<input name="tcu_sbs_enbstx"/>
<input name="tcu_sbs_enbsrx"/>
<input name="tcu_sbs_enbspt"/>
<input name="tcu_sbs_acmode"/>
<input name="tcu_sbs_actestsignal"/>
<input name="peu_sbs_scan_in"/>
<input name="d2p_csr_ack"/>
<input name="d2p_csr_rcd"/>
<input name="d2p_csr_req"/>
<input name="d2p_cto_ack"/>
<input name="d2p_ech_wptr"/>
<input name="d2p_edb_addr"/>
<input name="d2p_edb_data"/>
<input name="d2p_edb_dpar"/>
<input name="d2p_edb_we"/>
<input name="d2p_ehb_addr"/>
<input name="d2p_ehb_data"/>
<input name="d2p_ehb_dpar"/>
<input name="d2p_ehb_we"/>
<input name="d2p_erh_wptr"/>
<input name="d2p_ibc_nhc"/>
<input name="d2p_ibc_pdc"/>
<input name="d2p_ibc_phc"/>
<input name="d2p_ibc_req"/>
<input name="d2p_idb_addr"/>
<input name="d2p_idb_rd"/>
<input name="d2p_ihb_addr"/>
<input name="d2p_ihb_rd"/>
<input name="d2p_req_id"/>
<input name="d2p_spare"/>
<output name="peu_psr_td_b0sds0"/>
<output name="peu_psr_td_b1sds0"/>
<output name="peu_psr_td_b2sds0"/>
<output name="peu_psr_td_b3sds0"/>
<output name="peu_psr_td_b0sds1"/>
<output name="peu_psr_td_b1sds1"/>
<output name="peu_psr_td_b2sds1"/>
<output name="peu_psr_td_b3sds1"/>
<output name="peu_psr_invpair_b0sds0"/>
<output name="peu_psr_invpair_b1sds0"/>
<output name="peu_psr_invpair_b2sds0"/>
<output name="peu_psr_invpair_b3sds0"/>
<output name="peu_psr_invpair_b0sds1"/>
<output name="peu_psr_invpair_b1sds1"/>
<output name="peu_psr_invpair_b2sds1"/>
<output name="peu_psr_invpair_b3sds1"/>
<output name="peu_psr_rx_lane_ctl_0"/>
<output name="peu_psr_rx_lane_ctl_1"/>
<output name="peu_psr_rx_lane_ctl_2"/>
<output name="peu_psr_rx_lane_ctl_3"/>
<output name="peu_psr_rx_lane_ctl_4"/>
<output name="peu_psr_rx_lane_ctl_5"/>
<output name="peu_psr_rx_lane_ctl_6"/>
<output name="peu_psr_rx_lane_ctl_7"/>
<output name="peu_psr_rdtct_b0sds0"/>
<output name="peu_psr_rdtct_b1sds0"/>
<output name="peu_psr_rdtct_b2sds0"/>
<output name="peu_psr_rdtct_b3sds0"/>
<output name="peu_psr_rdtct_b0sds1"/>
<output name="peu_psr_rdtct_b1sds1"/>
<output name="peu_psr_rdtct_b2sds1"/>
<output name="peu_psr_rdtct_b3sds1"/>
<output name="peu_psr_enidl_b0sds0"/>
<output name="peu_psr_enidl_b1sds0"/>
<output name="peu_psr_enidl_b2sds0"/>
<output name="peu_psr_enidl_b3sds0"/>
<output name="peu_psr_enidl_b0sds1"/>
<output name="peu_psr_enidl_b1sds1"/>
<output name="peu_psr_enidl_b2sds1"/>
<output name="peu_psr_enidl_b3sds1"/>
<output name="peu_psr_bstx_b0sds0"/>
<output name="peu_psr_bstx_b1sds0"/>
<output name="peu_psr_bstx_b2sds0"/>
<output name="peu_psr_bstx_b3sds0"/>
<output name="peu_psr_bstx_b0sds1"/>
<output name="peu_psr_bstx_b1sds1"/>
<output name="peu_psr_bstx_b2sds1"/>
<output name="peu_psr_bstx_b3sds1"/>
<output name="peu_psr_tx_lane_ctl_0"/>
<output name="peu_psr_tx_lane_ctl_1"/>
<output name="peu_psr_tx_lane_ctl_2"/>
<output name="peu_psr_tx_lane_ctl_3"/>
<output name="peu_psr_tx_lane_ctl_4"/>
<output name="peu_psr_tx_lane_ctl_5"/>
<output name="peu_psr_tx_lane_ctl_6"/>
<output name="peu_psr_tx_lane_ctl_7"/>
<output name="peu_psr_txbclkin"/>
<output name="peu_psr_testcfg_sds0"/>
<output name="peu_psr_testcfg_sds1"/>
<output name="peu_psr_pll_mpy"/>
<output name="peu_psr_pll_lb"/>
<output name="scan_out"/>
<output name="peu_tcu_mbist_done"/>
<output name="peu_tcu_mbist_fail"/>
<output name="peu_tcu_mbist_scan_out"/>
<output name="peu_sbs_scan_out"/>
<output name="peu_mio_debug_clk"/>
<output name="peu_mio_debug_bus_a"/>
<output name="peu_mio_debug_bus_b"/>
<output name="peu_mio_pipe_txdata"/>
<output name="peu_mio_pipe_txdatak"/>
<output name="p2d_ce_int"/>
<output name="p2d_csr_ack"/>
<output name="p2d_csr_rcd"/>
<output name="p2d_csr_req"/>
<output name="p2d_cto_req"/>
<output name="p2d_cto_tag"/>
<output name="p2d_drain"/>
<output name="p2d_ecd_rptr"/>
<output name="p2d_ech_rptr"/>
<output name="p2d_erd_rptr"/>
<output name="p2d_erh_rptr"/>
<output name="p2d_ibc_ack"/>
<output name="p2d_idb_data"/>
<output name="p2d_idb_dpar"/>
<output name="p2d_ihb_data"/>
<output name="p2d_ihb_dpar"/>
<output name="p2d_ihb_wptr"/>
<output name="p2d_mps"/>
<output name="p2d_oe_int"/>
<output name="p2d_spare"/>
<output name="p2d_ue_int"/>
<output name="p2d_npwr_stall_en"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="2977" nStmts="0" nExprs="1321" nInputs="136" nOutputs="93" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="2" nOther="1654" />
</block>
<block name="l2b_evict_dp">
<input name="l2clk"/>
<input name="wmr_l"/>
<input name="l2t_l2b_wbrd_en_r0"/>
<input name="wb_array_dout"/>
<input name="l2t_l2b_evict_en_r0"/>
<input name="l2t_l2b_ev_dword_r0"/>
<input name="l2t_l2b_rdma_rden_r0"/>
<input name="rdma_array_dout"/>
<input name="l2t_l2b_wbrd_wl_r0"/>
<input name="l2t_l2b_wbwr_wen_c6"/>
<input name="l2t_l2b_wbwr_wl_c6"/>
<input name="l2t_l2b_rdma_rdwl_r0"/>
<input name="l2t_l2b_rdma_wren_s2"/>
<input name="l2t_l2b_rdma_wrwl_s2"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_pce_ov"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<input name="tcu_muxtest"/>
<input name="tcu_dectest"/>
<input name="scan_in"/>
<input name="mbist_addr"/>
<input name="wb_mbist_data_in"/>
<input name="mbist_wb_array_wr_en"/>
<input name="mbist_wb_array_rd_en"/>
<input name="mbist_rdma_array_wr_en"/>
<input name="mbist_rdma_array_rd_en"/>
<input name="mbist_sel_wb_arrays"/>
<input name="mbist_evict_muxsel"/>
<input name="mbist_run"/>
<input name="l2t_l2b_clc_hdr"/>
<input name="select_delay_mcu"/>
<output name="scan_out"/>
<output name="wb_or_rdma_rw_fail"/>
<output name="evict_l2b_mcu_wr_data_r5"/>
<output name="evict_l2b_mcu_data_vld_r5"/>
<output name="evict_l2b_mcu_data_mecc_r5"/>
<output name="evict_l2b_mcu_data_secc_r5"/>
<output name="evict_l2b_l2t_ev_uerr_r5"/>
<output name="evict_l2b_l2t_ev_cerr_r5"/>
<output name="evict_l2t_l2b_wbrd_en_r1_v1"/>
<output name="evict_l2t_l2b_wbrd_en_r1_v2"/>
<output name="evict_l2t_l2b_wbrd_en_r1_v3"/>
<output name="evict_l2t_l2b_wbrd_en_r1_v4"/>
<output name="evict_l2t_l2b_wbrd_wl_r1_v1"/>
<output name="evict_l2t_l2b_wbrd_wl_r1_v2"/>
<output name="evict_l2t_l2b_wbrd_wl_r1_v3"/>
<output name="evict_l2t_l2b_wbrd_wl_r1_v4"/>
<output name="evict_l2t_l2b_wbwr_wen_c8_v1"/>
<output name="evict_l2t_l2b_wbwr_wen_c8_v2"/>
<output name="evict_l2t_l2b_wbwr_wen_c8_v3"/>
<output name="evict_l2t_l2b_wbwr_wen_c8_v4"/>
<output name="evict_l2t_l2b_wbwr_wl_c8_v1"/>
<output name="evict_l2t_l2b_wbwr_wl_c8_v2"/>
<output name="evict_l2t_l2b_wbwr_wl_c8_v3"/>
<output name="evict_l2t_l2b_wbwr_wl_c8_v4"/>
<output name="evict_l2t_l2b_rdma_rden_r1_v1"/>
<output name="evict_l2t_l2b_rdma_rden_r1_v2"/>
<output name="evict_l2t_l2b_rdma_rden_r1_v3"/>
<output name="evict_l2t_l2b_rdma_rden_r1_v4"/>
<output name="evict_l2t_l2b_rdma_rdwl_r1_v1"/>
<output name="evict_l2t_l2b_rdma_rdwl_r1_v2"/>
<output name="evict_l2t_l2b_rdma_rdwl_r1_v3"/>
<output name="evict_l2t_l2b_rdma_rdwl_r1_v4"/>
<output name="evict_l2t_l2b_rdma_wren_s3"/>
<output name="evict_l2t_l2b_rdma_wren_s3_v4"/>
<output name="evict_l2t_l2b_rdma_wren_s3_v3"/>
<output name="evict_l2t_l2b_rdma_wren_s3_v2"/>
<output name="evict_l2t_l2b_rdma_wren_s3_v1"/>
<output name="evict_l2t_l2b_rdma_wrwl_s3_v1"/>
<output name="evict_l2t_l2b_rdma_wrwl_s3_v2"/>
<output name="evict_l2t_l2b_rdma_wrwl_s3_v3"/>
<output name="evict_l2t_l2b_rdma_wrwl_s3_v4"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="1616" nStmts="0" nExprs="768" nInputs="33" nOutputs="41" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="79" nOther="769" />
</block>
<block name="l2b_mb0_ctl">
<input name="wb_or_rdma_rw_fail"/>
<input name="fb_rw_fail"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="mbist_start"/>
<input name="mbist_user_mode"/>
<input name="mbist_bisi_mode"/>
<output name="mbist_run"/>
<output name="mbist_addr"/>
<output name="mbist_wb_array_wr_en"/>
<output name="mbist_wb_array_rd_en"/>
<output name="mbist_rdma_array_wr_en"/>
<output name="mbist_rdma_array_rd_en"/>
<output name="mbist_fb_array_rd_en"/>
<output name="mbist_fb_array_wr_en"/>
<output name="mbist_sel_wb_arrays"/>
<output name="mbist_cmpsel"/>
<output name="mbist_compare_read_sel"/>
<output name="fb_mux_sel"/>
<output name="scan_out"/>
<output name="mbist_done"/>
<output name="mbist_fail"/>
<output name="rdma_mbist_enable"/>
<output name="rdma_mbist_data_in"/>
<output name="fb_mbist_enable"/>
<output name="fb_mbist_data_in"/>
<output name="wb_mbist_enable"/>
<output name="wb_mbist_data_in"/>
<complexity cyclo1="53" cyclo2="53" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="52" />
<volume nNodes="602" nStmts="0" nExprs="183" nInputs="12" nOutputs="21" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="235" nOther="184" />
</block>
<block name="l2b_rdmard_dp">
<input name="l2clk"/>
<input name="l2t_l2b_ctag_en_c7"/>
<input name="l2t_l2b_ctag_c7"/>
<input name="l2t_l2b_req_en_c7"/>
<input name="l2d_l2b_decc_out_c7"/>
<input name="l2t_l2b_word_c7"/>
<input name="l2t_l2b_word_vld_c7"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="scan_in"/>
<output name="l2b_dbg_sio_ctag_vld"/>
<output name="l2b_dbg_sio_ack_type"/>
<output name="l2b_dbg_sio_ack_dest"/>
<output name="scan_out"/>
<output name="rdmard_l2b_sio_ctag_vld"/>
<output name="rdmard_l2b_sio_data"/>
<output name="rdmard_l2b_sio_ue_err"/>
<output name="rdmard_l2b_l2t_rdma_uerr_c10"/>
<output name="rdmard_l2b_l2t_rdma_cerr_c10"/>
<output name="rdmard_l2b_l2t_rdma_notdata_c10"/>
<output name="rdmard_l2b_sio_parity"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="607" nStmts="0" nExprs="284" nInputs="13" nOutputs="11" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="38" nOther="285" />
</block>
<block name="l2b_siu_dp">
<input name="sii_l2t_req"/>
<input name="sii_l2b_ecc"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="scan_in"/>
<input name="l2clk"/>
<output name="scan_out"/>
<output name="evict_l2b_rdma_array_din"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="101" nStmts="0" nExprs="46" nInputs="9" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="8" nOther="47" />
</block>
<block name="l2b">
<input name="l2t_l2b_clc_hdr"/>
<input name="l2t_l2b_fbrd_en_c3"/>
<input name="l2t_l2b_fbrd_wl_c3"/>
<input name="l2t_l2b_fbwr_wen_r2"/>
<input name="l2t_l2b_fbwr_wl_r2"/>
<input name="l2t_l2b_fbd_stdatasel_c3"/>
<input name="l2t_l2b_stdecc_c2"/>
<input name="l2t_l2b_evict_en_r0"/>
<input name="l2t_l2b_wbwr_wen_c6"/>
<input name="l2t_l2b_wbwr_wl_c6"/>
<input name="l2t_l2b_wbrd_en_r0"/>
<input name="l2t_l2b_wbrd_wl_r0"/>
<input name="l2t_l2b_ev_dword_r0"/>
<input name="l2t_l2b_rdma_wren_s2"/>
<input name="l2t_l2b_rdma_wrwl_s2"/>
<input name="l2t_l2b_rdma_rden_r0"/>
<input name="l2t_l2b_rdma_rdwl_r0"/>
<input name="l2t_l2b_ctag_en_c7"/>
<input name="l2t_l2b_ctag_c7"/>
<input name="l2t_l2b_req_en_c7"/>
<input name="l2t_l2b_word_c7"/>
<input name="l2t_l2b_word_vld_c7"/>
<input name="sii_l2t_req"/>
<input name="sii_l2b_ecc"/>
<input name="l2d_l2b_decc_out_c7"/>
<input name="clc_l2b_rtn_data_r6"/>
<input name="clc_l2b_ecc_r6"/>
<input name="select_delay_mcu"/>
<input name="gclk"/>
<input name="rst_por_"/>
<input name="rst_wmr_"/>
<input name="rst_wmr_protect"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_muxtest"/>
<input name="tcu_dectest"/>
<input name="ccu_slow_cmp_sync_en"/>
<input name="ccu_cmp_slow_sync_en"/>
<input name="tcu_se_scancollar_in"/>
<input name="tcu_se_scancollar_out"/>
<input name="tcu_array_wr_inhibit"/>
<input name="tcu_atpg_mode"/>
<input name="tcu_array_bypass"/>
<input name="cluster_arst_l"/>
<input name="tcu_mbist_bisi_en"/>
<input name="tcu_l2b_mbist_start"/>
<input name="tcu_l2b_mbist_scan_in"/>
<input name="tcu_mbist_user_mode"/>
<input name="l2d_l2b_fuse_read_data"/>
<input name="efu_l2b_fuse_data"/>
<input name="efu_l2b_fuse_xfer_en"/>
<input name="efu_l2b_fuse_clr"/>
<output name="l2b_sio_ctag_vld"/>
<output name="l2b_sio_data"/>
<output name="l2b_sio_ue_err"/>
<output name="l2b_l2t_rdma_uerr_c10"/>
<output name="l2b_l2t_rdma_cerr_c10"/>
<output name="l2b_l2t_rdma_notdata_c10"/>
<output name="l2b_l2t_ev_uerr_r5"/>
<output name="l2b_l2t_ev_cerr_r5"/>
<output name="l2b_sio_parity"/>
<output name="l2b_l2d_fbdecc_c4"/>
<output name="l2b_clc_data_vld"/>
<output name="l2b_clc_data"/>
<output name="l2b_clc_data_mecc"/>
<output name="l2b_clc_data_secc"/>
<output name="scan_out"/>
<output name="l2b_tcu_mbist_done"/>
<output name="l2b_tcu_mbist_fail"/>
<output name="l2b_tcu_mbist_scan_out"/>
<output name="l2b_l2d_rvalue"/>
<output name="l2b_l2d_rid"/>
<output name="l2b_l2d_wr_en"/>
<output name="l2b_l2d_fuse_clr"/>
<output name="l2b_efu_fuse_xfer_en"/>
<output name="l2b_efu_fuse_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="1020" nStmts="0" nExprs="470" nInputs="56" nOutputs="24" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="79" nOther="471" />
</block>
<block name="sii_dqhr_ctl">
<input name="ipcs_dqhr_add_from_ipcs_ord"/>
<input name="ipcs_dqhr_add_from_ipcs_byp"/>
<input name="int_ord_din_f"/>
<input name="int_ord_dout_f"/>
<input name="int_byp_din_f"/>
<input name="int_byp_dout_f"/>
<input name="opcode_ord_din_f"/>
<input name="opcode_ord_dout_f"/>
<input name="opcode_byp_din_f"/>
<input name="opcode_byp_dout_f"/>
<input name="rel_ord_din_f"/>
<input name="rel_ord_dout_f"/>
<input name="rel_byp_din_f"/>
<input name="rel_byp_dout_f"/>
<input name="ipcc_dqhr_rd_adr_inc_ord"/>
<input name="ipcc_dqhr_rd_adr_inc_byp"/>
<input name="ipcc_dqhr_dmu_or_cnt_nonzero"/>
<input name="ipcc_dqhr_dmu_by_cnt_nonzero"/>
<input name="ipcc_dqhr_latch"/>
<input name="io_clk"/>
<input name="reset"/>
<input name="tcu_scan_en"/>
<input name="tcu_sii_data"/>
<input name="tcu_sii_vld"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="scan_in"/>
<output name="dqhr_ipcc_dmu_or_wr_inc"/>
<output name="dqhr_ipcc_dmu_by_wr_inc"/>
<output name="dqhr_ipcc_add_to_ipcc_ord"/>
<output name="dqhr_ipcc_add_to_ipcc_byp"/>
<output name="dqhr_ipcc_wri_inc"/>
<output name="dqhr_ipcc_wrm_inc"/>
<output name="scan_out"/>
<complexity cyclo1="104" cyclo2="40" nCaseStmts="2" nCaseItems="66" nLoops="0" nIfStmts="37" />
<volume nNodes="553" nStmts="2" nExprs="172" nInputs="29" nOutputs="7" nParams="0" nAlwaysClocks="2" nBAssign="66" nNBAssign="0" nWAssign="134" nOther="177" />
</block>
<block name="sii_ilc0_ctl">
<input name="l2t_sii_iq_dequeue"/>
<input name="l2t_sii_wib_dequeue"/>
<input name="sio_sii_olc_ilc_dequeue_r"/>
<input name="ipcc_data_58_56"/>
<input name="ipcc_ildq_wr_addr"/>
<input name="ipcc_ildq_wr_en"/>
<input name="ipcc_ilc_be"/>
<input name="ipcc_ilc_cmd"/>
<input name="ild_ilc_curhdr"/>
<input name="sii_mb0_run"/>
<input name="sii_mb0_rd_en"/>
<input name="sii_mb0_addr"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_scan_en"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<output name="sii_l2t_req_vld"/>
<output name="sii_dbg_l2t_req"/>
<output name="ilc_ipcc_wrm_be0"/>
<output name="ilc_ipcc_stop"/>
<output name="ilc_ipcc_dmu_wrm_dq"/>
<output name="ilc_ipcc_niu_wrm_dq"/>
<output name="ilc_ipcc_dmu_wrm"/>
<output name="ilc_ipcc_niu_wrm"/>
<output name="ilc_ild_de_sel"/>
<output name="ilc_ild_hdr_sel"/>
<output name="ilc_ild_cyc_sel"/>
<output name="ilc_ild_newhdr"/>
<output name="ilc_ild_ldhdr"/>
<output name="ilc_ild_addr_h"/>
<output name="ilc_ild_addr_lo"/>
<output name="ilc_ildq_rd_addr_m"/>
<output name="ilc_ildq_rd_en_m"/>
<output name="scan_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="9" nStmts="0" nExprs="4" nInputs="19" nOutputs="18" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="5" />
</block>
<block name="sii_ilc_ctl">
<input name="l2t_sii_iq_dequeue"/>
<input name="l2t_sii_wib_dequeue"/>
<input name="sio_sii_olc_ilc_dequeue_r"/>
<input name="ipcc_data_58_56"/>
<input name="ipcc_ildq_wr_addr"/>
<input name="ipcc_ildq_wr_en"/>
<input name="ipcc_ilc_be"/>
<input name="ipcc_ilc_cmd"/>
<input name="ild_ilc_curhdr"/>
<input name="sii_mb0_run"/>
<input name="sii_mb0_rd_en"/>
<input name="sii_mb0_addr"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_scan_en"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="spare1_in"/>
<input name="spare2_in"/>
<input name="spare3_in"/>
<output name="sii_l2t_req_vld"/>
<output name="sii_dbg_l2t_req"/>
<output name="ilc_ipcc_wrm_be0"/>
<output name="ilc_ipcc_stop"/>
<output name="ilc_ipcc_dmu_wrm_dq"/>
<output name="ilc_ipcc_niu_wrm_dq"/>
<output name="ilc_ipcc_dmu_wrm"/>
<output name="ilc_ipcc_niu_wrm"/>
<output name="ilc_ild_de_sel"/>
<output name="ilc_ild_hdr_sel"/>
<output name="ilc_ild_cyc_sel"/>
<output name="ilc_ild_newhdr"/>
<output name="ilc_ild_ldhdr"/>
<output name="ilc_ild_addr_h"/>
<output name="ilc_ild_addr_lo"/>
<output name="ilc_ildq_rd_addr_m"/>
<output name="ilc_ildq_rd_en_m"/>
<output name="scan_out"/>
<output name="spare1_out"/>
<output name="spare2_out"/>
<output name="spare3_out"/>
<complexity cyclo1="108" cyclo2="82" nCaseStmts="5" nCaseItems="31" nLoops="0" nIfStmts="76" />
<volume nNodes="1027" nStmts="13" nExprs="379" nInputs="22" nOutputs="21" nParams="0" nAlwaysClocks="19" nBAssign="48" nNBAssign="0" nWAssign="186" nOther="382" />
</block>
<block name="sii_ild3latch_dp">
<input name="sii_l2t_req_in"/>
<input name="sii_l2b_ecc_in"/>
<input name="sii_l2t_req_vld"/>
<input name="sii_dbg_l2t_req"/>
<input name="l2t_sii_iq_dequeue"/>
<input name="l2t_sii_wib_dequeue"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_scan_en"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<output name="sii_l2t_req_latched"/>
<output name="sii_l2b_ecc_latched"/>
<output name="sii_l2t_req_vld_latched"/>
<output name="sii_dbg_l2t_req_latched"/>
<output name="l2t_sii_iq_dequeue_latched"/>
<output name="l2t_sii_wib_dequeue_latched"/>
<output name="scan_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="18" nStmts="0" nExprs="6" nInputs="13" nOutputs="7" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="5" nOther="7" />
</block>
<block name="sii_ild_dp">
<input name="ilc_ild_de_sel"/>
<input name="ilc_ild_ldhdr"/>
<input name="ilc_ild_addr_h"/>
<input name="ilc_ild_addr_lo"/>
<input name="ilc_ild_hdr_sel"/>
<input name="ilc_ild_cyc_sel"/>
<input name="ilc_ild_newhdr"/>
<input name="ildq_ild_dout"/>
<input name="ipcc_data_out"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_scan_en"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="sii_mb0_wdata"/>
<output name="sii_l2t_req"/>
<output name="sii_l2b_ecc"/>
<output name="ild_ilc_curhdr"/>
<output name="scan_out"/>
<output name="sii_mb0_ild_fail"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="300" nStmts="0" nExprs="136" nInputs="17" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="27" nOther="137" />
</block>
<block name="sii_ipcc_ctl">
<input name="ilc_ipcc_stop0"/>
<input name="ilc_ipcc_stop1"/>
<input name="ilc_ipcc_stop2"/>
<input name="ilc_ipcc_stop3"/>
<input name="ilc_ipcc_stop4"/>
<input name="ilc_ipcc_stop5"/>
<input name="ilc_ipcc_stop6"/>
<input name="ilc_ipcc_stop7"/>
<input name="ilc_ipcc_dmu_wrm0"/>
<input name="ilc_ipcc_dmu_wrm1"/>
<input name="ilc_ipcc_dmu_wrm2"/>
<input name="ilc_ipcc_dmu_wrm3"/>
<input name="ilc_ipcc_dmu_wrm4"/>
<input name="ilc_ipcc_dmu_wrm5"/>
<input name="ilc_ipcc_dmu_wrm6"/>
<input name="ilc_ipcc_dmu_wrm7"/>
<input name="ilc_ipcc_niu_wrm0"/>
<input name="ilc_ipcc_niu_wrm1"/>
<input name="ilc_ipcc_niu_wrm2"/>
<input name="ilc_ipcc_niu_wrm3"/>
<input name="ilc_ipcc_niu_wrm4"/>
<input name="ilc_ipcc_niu_wrm5"/>
<input name="ilc_ipcc_niu_wrm6"/>
<input name="ilc_ipcc_niu_wrm7"/>
<input name="ilc_ipcc_dmu_wrm_dq0"/>
<input name="ilc_ipcc_dmu_wrm_dq1"/>
<input name="ilc_ipcc_dmu_wrm_dq2"/>
<input name="ilc_ipcc_dmu_wrm_dq3"/>
<input name="ilc_ipcc_dmu_wrm_dq4"/>
<input name="ilc_ipcc_dmu_wrm_dq5"/>
<input name="ilc_ipcc_dmu_wrm_dq6"/>
<input name="ilc_ipcc_dmu_wrm_dq7"/>
<input name="ilc_ipcc_niu_wrm_dq0"/>
<input name="ilc_ipcc_niu_wrm_dq1"/>
<input name="ilc_ipcc_niu_wrm_dq2"/>
<input name="ilc_ipcc_niu_wrm_dq3"/>
<input name="ilc_ipcc_niu_wrm_dq4"/>
<input name="ilc_ipcc_niu_wrm_dq5"/>
<input name="ilc_ipcc_niu_wrm_dq6"/>
<input name="ilc_ipcc_niu_wrm_dq7"/>
<input name="ilc_ipcc_wrm_be0"/>
<input name="array_wr_inhibit_cmp"/>
<input name="array_wr_inhibit_io"/>
<input name="inc_ipcc_stop"/>
<input name="ncu_sii_pm_in"/>
<input name="ncu_sii_ba01_in"/>
<input name="ncu_sii_ba23_in"/>
<input name="ncu_sii_ba45_in"/>
<input name="ncu_sii_ba67_in"/>
<input name="ncu_sii_l2_idx_hash_en_in"/>
<input name="sio_sii_opcc_ipcc_dmu_or_deq_r"/>
<input name="sio_sii_opcc_ipcc_dmu_by_deq_r"/>
<input name="sio_sii_opcc_ipcc_niu_or_deq_r"/>
<input name="sio_sii_opcc_ipcc_niu_by_deq_r"/>
<input name="sio_sii_opcc_ipcc_dmu_by_cnt_r"/>
<input name="sio_sii_opcc_ipcc_niu_by_cnt_r"/>
<input name="ipcc_dp_par_data"/>
<input name="curhdr"/>
<input name="ipcs_ipcc_dmu_or_dep"/>
<input name="ipcs_ipcc_dmu_by_dep"/>
<input name="ipcs_ipcc_niu_or_dep"/>
<input name="ipcs_ipcc_niu_by_dep"/>
<input name="ipcs_ipcc_add_dmu_or"/>
<input name="ipcs_ipcc_add_dmu_by"/>
<input name="ipcs_ipcc_add_niu_or"/>
<input name="ipcs_ipcc_add_niu_by"/>
<input name="dqhr_ipcc_dmu_or_wr_inc"/>
<input name="dqhr_ipcc_dmu_by_wr_inc"/>
<input name="dqhr_ipcc_wri_inc"/>
<input name="dqhr_ipcc_wrm_inc"/>
<input name="sii_dqhr_ipdohq_dout"/>
<input name="sii_dqhr_ipdbhq_dout"/>
<input name="sii_mb0_run"/>
<input name="sii_mb0_addr"/>
<input name="sii_mb0_wr_en"/>
<input name="sii_mb0_ind_wr_en"/>
<input name="sii_mb1_1of4ipd_sel"/>
<input name="sii_mb1_ipd_data_or_hdr_sel"/>
<input name="sii_mb1_ipd_data_hibits_sel"/>
<input name="sii_mb1_run"/>
<input name="sii_mb1_addr"/>
<input name="sii_mb1_ipdohq0_rd_en"/>
<input name="sii_mb1_ipdbhq0_rd_en"/>
<input name="sii_mb1_ipdodq0_rd_en"/>
<input name="sii_mb1_ipdbdq0_rd_en"/>
<input name="sii_mb1_ipdohq1_rd_en"/>
<input name="sii_mb1_ipdbhq1_rd_en"/>
<input name="sii_mb1_ipdodq1_rd_en"/>
<input name="sii_mb1_ipdbdq1_rd_en"/>
<input name="ipdohq0_dout58"/>
<input name="ipdbhq0_dout58"/>
<input name="ipdohq1_dout58"/>
<input name="ipdbhq1_dout58"/>
<input name="dmu_or_bank_ext"/>
<input name="dmu_by_bank_ext"/>
<input name="niu_or_bank_ext"/>
<input name="niu_by_bank_ext"/>
<input name="ipcs_ipdohq0_wr_en"/>
<input name="ipcs_ipdbhq0_wr_en"/>
<input name="ipcs_ipdodq0_wr_en"/>
<input name="ipcs_ipdbdq0_wr_en"/>
<input name="ipcs_ipdohq0_wr_addr"/>
<input name="ipcs_ipdbhq0_wr_addr"/>
<input name="ipcs_ipdodq0_wr_addr"/>
<input name="ipcs_ipdbdq0_wr_addr"/>
<input name="ipcs_ipdohq1_wr_addr"/>
<input name="ipcs_ipdbhq1_wr_addr"/>
<input name="ipcs_ipdodq1_wr_addr"/>
<input name="ipcs_ipdbdq1_wr_addr"/>
<input name="ipcs_ipdohq1_wr_en"/>
<input name="ipcs_ipdbhq1_wr_en"/>
<input name="ipcs_ipdodq1_wr_en"/>
<input name="ipcs_ipdbdq1_wr_en"/>
<input name="l2clk"/>
<input name="io_cmp_sync_en_in"/>
<input name="cmp_io_sync_en_in"/>
<input name="scan_in"/>
<input name="tcu_scan_en"/>
<input name="tcu_sii_data"/>
<input name="tcu_sii_vld"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<output name="ipcc_ilc_cmd0"/>
<output name="ipcc_ilc_cmd1"/>
<output name="ipcc_ilc_cmd2"/>
<output name="ipcc_ilc_cmd3"/>
<output name="ipcc_ilc_cmd4"/>
<output name="ipcc_ilc_cmd5"/>
<output name="ipcc_ilc_cmd6"/>
<output name="ipcc_ilc_cmd7"/>
<output name="array_wr_inhibit"/>
<output name="sii_ncu_niuctag_ue"/>
<output name="sii_ncu_niuctag_ce"/>
<output name="sii_ncu_niua_pe"/>
<output name="sii_ncu_niud_pe"/>
<output name="sii_ncu_dmuctag_ue"/>
<output name="sii_ncu_dmuctag_ce"/>
<output name="sii_ncu_dmua_pe"/>
<output name="sii_ncu_dmud_pe"/>
<output name="sii_ncu_syn_data"/>
<output name="sii_ncu_syn_vld"/>
<output name="data_sel"/>
<output name="gnt0_r_m"/>
<output name="hdr_data_sel"/>
<output name="newhdr_l2"/>
<output name="newhdr_nc"/>
<output name="new_c"/>
<output name="data_parity_err"/>
<output name="tcu_hdr"/>
<output name="tcu_data"/>
<output name="tcu_be_par"/>
<output name="ipcc_ipcs_dmu_or_go_lv"/>
<output name="ipcc_ipcs_dmu_by_go_lv"/>
<output name="ipcc_ipcs_dmu_or_ptr"/>
<output name="ipcc_ipcs_dmu_by_ptr"/>
<output name="ipcc_ipcs_dmu_tag"/>
<output name="ipcc_ipcs_wrack_lv"/>
<output name="ipcc_ipcs_dmu_wrack_p"/>
<output name="ipcc_ipcs_niu_or_go_lv"/>
<output name="ipcc_ipcs_niu_by_go_lv"/>
<output name="ipcc_ipcs_niu_or_ptr"/>
<output name="ipcc_ipcs_niu_by_ptr"/>
<output name="ipcc_dqhr_latch"/>
<output name="ipcc_dqhr_dmu_or_cnt_nonzero"/>
<output name="ipcc_dqhr_dmu_by_cnt_nonzero"/>
<output name="sii_dqhr_ipdohq_dout_sync"/>
<output name="sii_dqhr_ipdbhq_dout_sync"/>
<output name="sii_mb1_run_r"/>
<output name="ipcc_ildq_wr_addr0_m"/>
<output name="ipcc_ildq_wr_addr1_m"/>
<output name="ipcc_ildq_wr_addr2_m"/>
<output name="ipcc_ildq_wr_addr3_m"/>
<output name="ipcc_ildq_wr_addr4_m"/>
<output name="ipcc_ildq_wr_addr5_m"/>
<output name="ipcc_ildq_wr_addr6_m"/>
<output name="ipcc_ildq_wr_addr7_m"/>
<output name="ipcc_ildq_wr_en0_m"/>
<output name="ipcc_ildq_wr_en1_m"/>
<output name="ipcc_ildq_wr_en2_m"/>
<output name="ipcc_ildq_wr_en3_m"/>
<output name="ipcc_ildq_wr_en4_m"/>
<output name="ipcc_ildq_wr_en5_m"/>
<output name="ipcc_ildq_wr_en6_m"/>
<output name="ipcc_ildq_wr_en7_m"/>
<output name="ipcc_ildq_wr_addr0"/>
<output name="ipcc_ildq_wr_addr1"/>
<output name="ipcc_ildq_wr_addr2"/>
<output name="ipcc_ildq_wr_addr3"/>
<output name="ipcc_ildq_wr_addr4"/>
<output name="ipcc_ildq_wr_addr5"/>
<output name="ipcc_ildq_wr_addr6"/>
<output name="ipcc_ildq_wr_addr7"/>
<output name="ipcc_ildq_wr_en0"/>
<output name="ipcc_ildq_wr_en1"/>
<output name="ipcc_ildq_wr_en2"/>
<output name="ipcc_ildq_wr_en3"/>
<output name="ipcc_ildq_wr_en4"/>
<output name="ipcc_ildq_wr_en5"/>
<output name="ipcc_ildq_wr_en6"/>
<output name="ipcc_ildq_wr_en7"/>
<output name="ipcc_indq_wr_addr"/>
<output name="ipcc_indq_wr_en"/>
<output name="ipcc_inc_wr_ovfl"/>
<output name="ipcc_ipdodq0_rd_addr_m"/>
<output name="ipcc_ipdbdq0_rd_addr_m"/>
<output name="ipcc_ipdohq0_rd_addr_m"/>
<output name="ipcc_ipdbhq0_rd_addr_m"/>
<output name="ipcc_ipdohq0_rd_en_m"/>
<output name="ipcc_ipdbhq0_rd_en_m"/>
<output name="ipcc_ipdodq0_rd_en_m"/>
<output name="ipcc_ipdbdq0_rd_en_m"/>
<output name="ipcc_ipdodq1_rd_addr_m"/>
<output name="ipcc_ipdbdq1_rd_addr_m"/>
<output name="ipcc_ipdohq1_rd_addr_m"/>
<output name="ipcc_ipdbhq1_rd_addr_m"/>
<output name="ipcc_ipdohq1_rd_en_m"/>
<output name="ipcc_ipdbhq1_rd_en_m"/>
<output name="ipcc_ipdodq1_rd_en_m"/>
<output name="ipcc_ipdbdq1_rd_en_m"/>
<output name="scan_out"/>
<complexity cyclo1="483" cyclo2="237" nCaseStmts="21" nCaseItems="267" nLoops="0" nIfStmts="215" />
<volume nNodes="3263" nStmts="34" nExprs="1179" nInputs="124" nOutputs="98" nParams="0" nAlwaysClocks="104" nBAssign="295" nNBAssign="0" nWAssign="442" nOther="1209" />
</block>
<block name="sii_ipcc_dp">
<input name="sii_mb1_run_r"/>
<input name="data_sel"/>
<input name="gnt0_r_m"/>
<input name="hdr_data_sel"/>
<input name="new_c"/>
<input name="data_parity_err"/>
<input name="newhdr_l2"/>
<input name="newhdr_nc"/>
<input name="ipdohq0_dout"/>
<input name="ipdbhq0_dout"/>
<input name="ipdohq1_dout"/>
<input name="ipdbhq1_dout"/>
<input name="ipdodq0_dout"/>
<input name="ipdbdq0_dout"/>
<input name="ipdodq1_dout"/>
<input name="ipdbdq1_dout"/>
<input name="tcu_hdr"/>
<input name="tcu_data"/>
<input name="tcu_be_par"/>
<input name="scan_in"/>
<input name="l2clk"/>
<input name="tcu_muxtest"/>
<input name="tcu_dectest"/>
<input name="tcu_scan_en"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="sii_mb0_wdata"/>
<input name="sii_mb0_run"/>
<output name="ipcc_data_all0"/>
<output name="ipcc_data_all1"/>
<output name="ipcc_data_all2"/>
<output name="ipcc_data_all3"/>
<output name="sii_mb1_read_data"/>
<output name="ipcc_dp_par_data"/>
<output name="curhdr"/>
<output name="scan_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="777" nStmts="0" nExprs="358" nInputs="30" nOutputs="8" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="60" nOther="359" />
</block>
<block name="sii_ipcs_ctl">
<input name="ext_sii_hdr_vld"/>
<input name="ext_sii_reqbypass"/>
<input name="ext_sii_datareq"/>
<input name="ext_sii_datareq16"/>
<input name="ext_sii_data"/>
<input name="ext_sii_be"/>
<input name="ext_sii_parity"/>
<input name="ext_sii_be_parity"/>
<input name="ncu_sii_ctag_uei"/>
<input name="ncu_sii_ctag_cei"/>
<input name="ncu_sii_a_pei"/>
<input name="ncu_sii_d_pei"/>
<input name="ipcc_ipcs_or_go_lv"/>
<input name="ipcc_ipcs_by_go_lv"/>
<input name="ipcc_ipcs_or_ptr"/>
<input name="ipcc_ipcs_by_ptr"/>
<input name="ipcc_ipcs_dmu_tag"/>
<input name="ipcc_ipcs_dmu_wrack_p"/>
<input name="ipcc_ipcs_wrack_lv"/>
<input name="dmu_mode"/>
<input name="iol2clk"/>
<input name="scan_in"/>
<input name="tcu_scan_en"/>
<input name="tcu_dbr_gateoff"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="sii_mb1_ipdodq_wr_en"/>
<input name="sii_mb1_ipdbdq_wr_en"/>
<input name="sii_mb1_ipdohq_wr_en"/>
<input name="sii_mb1_ipdbhq_wr_en"/>
<input name="sii_mb1_run_r"/>
<input name="sii_mb1_wr_addr"/>
<input name="sii_mb1_wdata"/>
<output name="sii_ext_wrack_tag"/>
<output name="sii_ext_wrack_vld"/>
<output name="sii_ext_wrack_parity"/>
<output name="sii_ext_oqdq"/>
<output name="sii_ext_bqdq"/>
<output name="ipcs_ipcc_or_dep"/>
<output name="ipcs_ipcc_by_dep"/>
<output name="ipcs_ipcc_add_or"/>
<output name="ipcs_ipcc_add_by"/>
<output name="ipdohq_din"/>
<output name="ipdbhq_din"/>
<output name="ipdodq_din"/>
<output name="ipdbdq_din"/>
<output name="ipcs_ipdohq_wr_addr"/>
<output name="ipcs_ipdohq_wr_en"/>
<output name="ipcs_ipdbhq_wr_addr"/>
<output name="ipcs_ipdbhq_wr_en"/>
<output name="ipcs_ipdodq_wr_addr"/>
<output name="ipcs_ipdodq_wr_en"/>
<output name="ipcs_ipdbdq_wr_addr"/>
<output name="ipcs_ipdbdq_wr_en"/>
<output name="scan_out"/>
<complexity cyclo1="308" cyclo2="301" nCaseStmts="1" nCaseItems="8" nLoops="0" nIfStmts="299" />
<volume nNodes="1490" nStmts="109" nExprs="402" nInputs="35" nOutputs="22" nParams="0" nAlwaysClocks="205" nBAssign="148" nNBAssign="0" nWAssign="265" nOther="361" />
</block>
<block name="sii_ipcs_dqhr_ctl">
<input name="ext_sii_hdr_vld"/>
<input name="ext_sii_reqbypass"/>
<input name="ext_sii_datareq"/>
<input name="ext_sii_datareq16"/>
<input name="ext_sii_data"/>
<input name="ext_sii_be"/>
<input name="ext_sii_parity"/>
<input name="ext_sii_be_parity"/>
<input name="ncu_sii_ctag_uei"/>
<input name="ncu_sii_ctag_cei"/>
<input name="ncu_sii_a_pei"/>
<input name="ncu_sii_d_pei"/>
<input name="ipcc_ipcs_or_go_lv"/>
<input name="ipcc_ipcs_by_go_lv"/>
<input name="ipcc_ipcs_or_ptr"/>
<input name="ipcc_ipcs_by_ptr"/>
<input name="ipcc_ipcs_dmu_tag"/>
<input name="ipcc_ipcs_dmu_wrack_p"/>
<input name="ipcc_ipcs_wrack_lv"/>
<input name="dmu_mode"/>
<input name="iol2clk"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_scan_en"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="sii_mb1_ipdodq_wr_en"/>
<input name="sii_mb1_ipdbdq_wr_en"/>
<input name="sii_mb1_ipdohq_wr_en"/>
<input name="sii_mb1_ipdbhq_wr_en"/>
<input name="sii_mb1_run_r"/>
<input name="sii_mb1_wr_addr"/>
<input name="sii_mb1_wdata"/>
<input name="ipcs_dqhr_add_from_ipcs_ord"/>
<input name="ipcs_dqhr_add_from_ipcs_byp"/>
<input name="sii_dqhr_ipdohq_din"/>
<input name="sii_dqhr_ipdbhq_din"/>
<input name="sii_dqhr_ipdohq_dout_sync"/>
<input name="sii_dqhr_ipdbhq_dout_sync"/>
<input name="ipcc_dqhr_rd_adr_inc_ord"/>
<input name="ipcc_dqhr_rd_adr_inc_byp"/>
<input name="ipcc_dqhr_dmu_or_cnt_nonzero"/>
<input name="ipcc_dqhr_dmu_by_cnt_nonzero"/>
<input name="ipcc_dqhr_latch"/>
<input name="tcu_sii_data"/>
<input name="tcu_sii_vld"/>
<input name="tcu_dbr_gateoff"/>
<output name="sii_ext_wrack_tag"/>
<output name="sii_ext_wrack_vld"/>
<output name="sii_ext_wrack_parity"/>
<output name="sii_ext_oqdq"/>
<output name="sii_ext_bqdq"/>
<output name="ipcs_ipcc_or_dep"/>
<output name="ipcs_ipcc_by_dep"/>
<output name="ipcs_ipcc_add_or"/>
<output name="ipcs_ipcc_add_by"/>
<output name="ipdohq_din"/>
<output name="ipdbhq_din"/>
<output name="ipdodq_din"/>
<output name="ipdbdq_din"/>
<output name="ipcs_ipdohq_wr_addr"/>
<output name="ipcs_ipdohq_wr_en"/>
<output name="ipcs_ipdbhq_wr_addr"/>
<output name="ipcs_ipdbhq_wr_en"/>
<output name="ipcs_ipdodq_wr_addr"/>
<output name="ipcs_ipdodq_wr_en"/>
<output name="ipcs_ipdbdq_wr_addr"/>
<output name="ipcs_ipdbdq_wr_en"/>
<output name="scan_out"/>
<output name="dqhr_ipcc_add_to_ipcc_ord"/>
<output name="dqhr_ipcc_add_to_ipcc_byp"/>
<output name="dqhr_ipcc_dmu_or_wr_inc"/>
<output name="dqhr_ipcc_dmu_by_wr_inc"/>
<output name="dqhr_ipcc_wri_inc"/>
<output name="dqhr_ipcc_wrm_inc"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="44" nStmts="0" nExprs="20" nInputs="49" nOutputs="28" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="3" nOther="21" />
</block>
<block name="sii_mb0_ctl">
<input name="l2clk"/>
<input name="tcu_scan_en"/>
<input name="scan_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_sii_mb0_start"/>
<input name="sii_mb0_bisi_mode"/>
<input name="sii_mb0_user_mode"/>
<input name="sii_mb0_ild0_fail"/>
<input name="sii_mb0_ild1_fail"/>
<input name="sii_mb0_ild2_fail"/>
<input name="sii_mb0_ild3_fail"/>
<input name="sii_mb0_ild4_fail"/>
<input name="sii_mb0_ild5_fail"/>
<input name="sii_mb0_ild6_fail"/>
<input name="sii_mb0_ild7_fail"/>
<input name="sii_mb0_ind_fail"/>
<output name="sii_mb0_run"/>
<output name="sii_mb0_addr"/>
<output name="sii_mb0_wdata"/>
<output name="sii_mb0_wr_en"/>
<output name="sii_mb0_rd_en"/>
<output name="sii_mb0_ind_wr_en"/>
<output name="sii_mb0_ind_rd_en"/>
<output name="sii_mb0_done"/>
<output name="sii_mb0_fail"/>
<output name="scan_out"/>
<complexity cyclo1="55" cyclo2="55" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="54" />
<volume nNodes="477" nStmts="0" nExprs="162" nInputs="19" nOutputs="10" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="152" nOther="163" />
</block>
<block name="sii_mb1_ctl">
<input name="l2clk"/>
<input name="tcu_scan_en"/>
<input name="scan_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_sii_mb1_start"/>
<input name="sii_mb1_bisi_mode"/>
<input name="sii_mb1_user_mode"/>
<input name="sii_mb1_read_data"/>
<output name="sii_mb1_run"/>
<output name="sii_mb1_addr"/>
<output name="sii_mb1_wr_addr"/>
<output name="sii_mb1_1of4ipd_sel"/>
<output name="sii_mb1_ipd_data_or_hdr_sel"/>
<output name="sii_mb1_ipd_data_hibits_sel"/>
<output name="sii_mb1_wdata"/>
<output name="sii_mb1_ipdodq0_wr_en"/>
<output name="sii_mb1_ipdodq0_rd_en"/>
<output name="sii_mb1_ipdodq1_wr_en"/>
<output name="sii_mb1_ipdodq1_rd_en"/>
<output name="sii_mb1_ipdbdq0_wr_en"/>
<output name="sii_mb1_ipdbdq0_rd_en"/>
<output name="sii_mb1_ipdbdq1_wr_en"/>
<output name="sii_mb1_ipdbdq1_rd_en"/>
<output name="sii_mb1_ipdohq0_wr_en"/>
<output name="sii_mb1_ipdohq0_rd_en"/>
<output name="sii_mb1_ipdohq1_wr_en"/>
<output name="sii_mb1_ipdohq1_rd_en"/>
<output name="sii_mb1_ipdbhq0_wr_en"/>
<output name="sii_mb1_ipdbhq0_rd_en"/>
<output name="sii_mb1_ipdbhq1_wr_en"/>
<output name="sii_mb1_ipdbhq1_rd_en"/>
<output name="sii_mb1_done"/>
<output name="sii_mb1_fail"/>
<output name="scan_out"/>
<complexity cyclo1="86" cyclo2="86" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="85" />
<volume nNodes="752" nStmts="0" nExprs="262" nInputs="11" nOutputs="26" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="227" nOther="263" />
</block>
<block name="sii">
<input name="gclk"/>
<input name="ccu_io_out"/>
<input name="scan_in"/>
<input name="tcu_dbr_gateoff"/>
<input name="tcu_atpg_mode"/>
<input name="tcu_pce_ov_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_muxtest"/>
<input name="tcu_dectest"/>
<input name="tcu_sii_data"/>
<input name="tcu_sii_vld"/>
<input name="cluster_arst_l"/>
<input name="tcu_div_bypass"/>
<input name="tcu_array_wr_inhibit"/>
<input name="tcu_se_scancollar_in"/>
<input name="tcu_se_scancollar_out"/>
<input name="tcu_sii_clk_stop"/>
<input name="tcu_sii_io_clk_stop"/>
<input name="tcu_mbist_bisi_en"/>
<input name="tcu_mbist_user_mode"/>
<input name="tcu_sii_mbist_start"/>
<input name="tcu_sii_mbist_scan_in"/>
<input name="ccu_io_cmp_sync_en"/>
<input name="ccu_cmp_io_sync_en"/>
<input name="l2t0_sii_iq_dequeue"/>
<input name="l2t0_sii_wib_dequeue"/>
<input name="l2t1_sii_iq_dequeue"/>
<input name="l2t1_sii_wib_dequeue"/>
<input name="l2t2_sii_iq_dequeue"/>
<input name="l2t2_sii_wib_dequeue"/>
<input name="l2t3_sii_iq_dequeue"/>
<input name="l2t3_sii_wib_dequeue"/>
<input name="l2t4_sii_iq_dequeue"/>
<input name="l2t4_sii_wib_dequeue"/>
<input name="l2t5_sii_iq_dequeue"/>
<input name="l2t5_sii_wib_dequeue"/>
<input name="l2t6_sii_iq_dequeue"/>
<input name="l2t6_sii_wib_dequeue"/>
<input name="l2t7_sii_iq_dequeue"/>
<input name="l2t7_sii_wib_dequeue"/>
<input name="ncu_sii_niuctag_uei"/>
<input name="ncu_sii_niuctag_cei"/>
<input name="ncu_sii_niua_pei"/>
<input name="ncu_sii_niud_pei"/>
<input name="ncu_sii_dmuctag_uei"/>
<input name="ncu_sii_dmuctag_cei"/>
<input name="ncu_sii_dmua_pei"/>
<input name="ncu_sii_dmud_pei"/>
<input name="ncu_sii_gnt"/>
<input name="ncu_sii_pm"/>
<input name="ncu_sii_ba01"/>
<input name="ncu_sii_ba23"/>
<input name="ncu_sii_ba45"/>
<input name="ncu_sii_ba67"/>
<input name="ncu_sii_l2_idx_hash_en"/>
<input name="dmu_sii_hdr_vld"/>
<input name="dmu_sii_reqbypass"/>
<input name="dmu_sii_datareq"/>
<input name="dmu_sii_datareq16"/>
<input name="dmu_sii_data"/>
<input name="dmu_sii_parity"/>
<input name="dmu_sii_be_parity"/>
<input name="dmu_sii_be"/>
<input name="sio_sii_opcc_ipcc_niu_by_deq"/>
<input name="sio_sii_opcc_ipcc_niu_by_cnt"/>
<input name="sio_sii_opcc_ipcc_niu_or_deq"/>
<input name="sio_sii_opcc_ipcc_dmu_by_deq"/>
<input name="sio_sii_opcc_ipcc_dmu_by_cnt"/>
<input name="sio_sii_opcc_ipcc_dmu_or_deq"/>
<input name="sio_sii_olc0_ilc0_dequeue"/>
<input name="sio_sii_olc1_ilc1_dequeue"/>
<input name="sio_sii_olc2_ilc2_dequeue"/>
<input name="sio_sii_olc3_ilc3_dequeue"/>
<input name="sio_sii_olc4_ilc4_dequeue"/>
<input name="sio_sii_olc5_ilc5_dequeue"/>
<input name="sio_sii_olc6_ilc6_dequeue"/>
<input name="sio_sii_olc7_ilc7_dequeue"/>
<output name="sii_tcu_mbist_done"/>
<output name="sii_tcu_mbist_fail"/>
<output name="sii_tcu_mbist_scan_out"/>
<output name="scan_out"/>
<output name="sii_l2t0_req_vld"/>
<output name="sii_l2t0_req"/>
<output name="sii_l2b0_ecc"/>
<output name="sii_dbg1_l2t0_req"/>
<output name="sii_l2t1_req_vld"/>
<output name="sii_l2t1_req"/>
<output name="sii_l2b1_ecc"/>
<output name="sii_dbg1_l2t1_req"/>
<output name="sii_l2t2_req_vld"/>
<output name="sii_l2t2_req"/>
<output name="sii_l2b2_ecc"/>
<output name="sii_dbg1_l2t2_req"/>
<output name="sii_l2t3_req_vld"/>
<output name="sii_l2t3_req"/>
<output name="sii_l2b3_ecc"/>
<output name="sii_dbg1_l2t3_req"/>
<output name="sii_l2t4_req_vld"/>
<output name="sii_l2t4_req"/>
<output name="sii_l2b4_ecc"/>
<output name="sii_dbg1_l2t4_req"/>
<output name="sii_l2t5_req_vld"/>
<output name="sii_l2t5_req"/>
<output name="sii_l2b5_ecc"/>
<output name="sii_dbg1_l2t5_req"/>
<output name="sii_l2t6_req_vld"/>
<output name="sii_l2t6_req"/>
<output name="sii_l2b6_ecc"/>
<output name="sii_dbg1_l2t6_req"/>
<output name="sii_l2t7_req_vld"/>
<output name="sii_l2t7_req"/>
<output name="sii_l2b7_ecc"/>
<output name="sii_dbg1_l2t7_req"/>
<output name="sii_ncu_niuctag_ue"/>
<output name="sii_ncu_niuctag_ce"/>
<output name="sii_ncu_niua_pe"/>
<output name="sii_ncu_niud_pe"/>
<output name="sii_ncu_dmuctag_ue"/>
<output name="sii_ncu_dmuctag_ce"/>
<output name="sii_ncu_dmua_pe"/>
<output name="sii_ncu_dmud_pe"/>
<output name="sii_ncu_syn_data"/>
<output name="sii_ncu_syn_vld"/>
<output name="sii_ncu_dparity"/>
<output name="sii_ncu_data"/>
<output name="sii_ncu_req"/>
<output name="sii_dmu_wrack_vld"/>
<output name="sii_dmu_wrack_tag"/>
<output name="sii_dmu_wrack_parity"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="2701" nStmts="0" nExprs="1281" nInputs="79" nOutputs="52" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="138" nOther="1282" />
</block>
<block name="ncx_arbsel4_ctl">
<input name="priority"/>
<input name="arb"/>
<output name="sel"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="2" nStmts="0" nExprs="0" nInputs="2" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="1" />
</block>
<block name="ncx_arbsel8_ctl">
<input name="priority"/>
<input name="arb"/>
<output name="sel"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="2" nStmts="0" nExprs="0" nInputs="2" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="1" />
</block>
<block name="ncx_clc2ncxbuf_ctl">
<input name="clc_ncx_pckt_type_vld"/>
<input name="clc2ncx_pckt_accept"/>
<input name="clc_ncx_msg"/>
<input name="ncx_node_id"/>
<input name="ncx_1way"/>
<input name="ncx_2way"/>
<input name="ncx_3way"/>
<input name="ncx_4way"/>
<input name="ncx_clc_1way_pre"/>
<input name="ncx_clc_ext_hub_pre"/>
<input name="ncx_clc_node_id_pre"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<output name="ncx_clc_ack"/>
<output name="clc_ncu_data"/>
<output name="clc_data_vld_s2"/>
<output name="pckt_type_resp_s2"/>
<output name="pckt_type_req_s2"/>
<output name="pckt_type_req_data_s2"/>
<output name="pckt_type_resp_data_s2"/>
<output name="pckt_data_err_s2"/>
<output name="pckt_csr_s2"/>
<output name="ncx_clc_1way"/>
<output name="ncx_clc_ext_hub"/>
<output name="ncx_clc_node_id"/>
<output name="scan_out"/>
<complexity cyclo1="3" cyclo2="3" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="2" />
<volume nNodes="378" nStmts="0" nExprs="159" nInputs="18" nOutputs="13" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="59" nOther="160" />
</block>
<block name="ncx_clc2ncx_ctl">
<input name="clc0_ncu_data"/>
<input name="clc0_data_vld_s2"/>
<input name="clc0_pckt_type_resp_s2"/>
<input name="clc0_pckt_type_req_s2"/>
<input name="clc0_pckt_type_req_data_s2"/>
<input name="clc0_pckt_type_resp_data_s2"/>
<input name="clc0_pckt_data_err_s2"/>
<input name="clc0_pckt_csr_s2"/>
<input name="clc1_ncu_data"/>
<input name="clc1_data_vld_s2"/>
<input name="clc1_pckt_type_resp_s2"/>
<input name="clc1_pckt_type_req_s2"/>
<input name="clc1_pckt_type_req_data_s2"/>
<input name="clc1_pckt_type_resp_data_s2"/>
<input name="clc1_pckt_data_err_s2"/>
<input name="clc1_pckt_csr_s2"/>
<input name="clc2_ncu_data"/>
<input name="clc2_data_vld_s2"/>
<input name="clc2_pckt_type_resp_s2"/>
<input name="clc2_pckt_type_req_s2"/>
<input name="clc2_pckt_type_req_data_s2"/>
<input name="clc2_pckt_type_resp_data_s2"/>
<input name="clc2_pckt_data_err_s2"/>
<input name="clc2_pckt_csr_s2"/>
<input name="clc3_ncu_data"/>
<input name="clc3_data_vld_s2"/>
<input name="clc3_pckt_type_resp_s2"/>
<input name="clc3_pckt_type_req_s2"/>
<input name="clc3_pckt_type_req_data_s2"/>
<input name="clc3_pckt_type_resp_data_s2"/>
<input name="clc3_pckt_data_err_s2"/>
<input name="clc3_pckt_csr_s2"/>
<input name="ncfd_core_full"/>
<input name="nsid_dout"/>
<input name="misc_error_fse_enable"/>
<input name="misc_error_fde_enable"/>
<input name="misc_error_fre_enable"/>
<input name="ncx_node_id"/>
<input name="ncx_2way"/>
<input name="ncx_3way"/>
<input name="ncx_4way"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<output name="clc2ncx_pckt_accept"/>
<output name="ncfd_data"/>
<output name="ncfd_push"/>
<output name="ncfd_wr_core"/>
<output name="clc_ncfr_ncu_data"/>
<output name="clc_ncfr_vld"/>
<output name="clc_ncfr_pl_id"/>
<output name="nsid_rd_ptr"/>
<output name="nsid_clr"/>
<output name="nsid_clr_ptr"/>
<output name="clc2ncx_ack_rcvd"/>
<output name="clc2ncx_ack_vcid"/>
<output name="clc2ncx_ack_is_st"/>
<output name="clc2ncx_ack_pid"/>
<output name="clc2ncx_ack_nid"/>
<output name="clc2ncx_ack_clr_lookup"/>
<output name="clc_misc_ucb_ack_vld"/>
<output name="clc_misc_ucb_nack_vld"/>
<output name="clc_misc_ucb_wrack_vld"/>
<output name="clc_misc_ucb_data"/>
<output name="clc2ncx_error_fse"/>
<output name="clc2ncx_error_fde"/>
<output name="clc2ncx_error_fre"/>
<output name="clc2ncx_error_sid"/>
<output name="clc2ncx_error_addr"/>
<output name="scan_out"/>
<complexity cyclo1="10" cyclo2="6" nCaseStmts="1" nCaseItems="5" nLoops="0" nIfStmts="4" />
<volume nNodes="500" nStmts="1" nExprs="178" nInputs="48" nOutputs="26" nParams="0" nAlwaysClocks="1" nBAssign="5" nNBAssign="0" nWAssign="134" nOther="181" />
</block>
<block name="ncx_clcflow_ctl">
<input name="ncx_coherence_plane_en"/>
<input name="node0_plane_push"/>
<input name="node1_plane_push"/>
<input name="node2_plane_push"/>
<input name="node3_plane_push"/>
<input name="node0_plane_pop"/>
<input name="node1_plane_pop"/>
<input name="node2_plane_pop"/>
<input name="node3_plane_pop"/>
<input name="plane_push"/>
<input name="plane_pop"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="siclk"/>
<input name="soclk"/>
<output name="node0_plane_full"/>
<output name="node1_plane_full"/>
<output name="node2_plane_full"/>
<output name="node3_plane_full"/>
<output name="plane_full"/>
<output name="node_all_planes_full"/>
<output name="scan_out"/>
<complexity cyclo1="61" cyclo2="21" nCaseStmts="20" nCaseItems="60" nLoops="0" nIfStmts="0" />
<volume nNodes="609" nStmts="20" nExprs="190" nInputs="15" nOutputs="7" nParams="0" nAlwaysClocks="60" nBAssign="60" nNBAssign="0" nWAssign="48" nOther="231" />
</block>
<block name="ncx_fifo_slice_ctl">
<input name="push"/>
<input name="pop"/>
<input name="arb_sel"/>
<input name="arb_rtrn1"/>
<input name="arb_rtrn2"/>
<input name="l1clk"/>
<input name="siclk"/>
<input name="soclk"/>
<input name="scan_in"/>
<output name="arb"/>
<output name="full"/>
<output name="waddr"/>
<output name="raddr"/>
<output name="scan_out"/>
<param name="ADDR_WIDTH"/>
<complexity cyclo1="8" cyclo2="8" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="7" />
<volume nNodes="96" nStmts="9" nExprs="27" nInputs="9" nOutputs="5" nParams="1" nAlwaysClocks="12" nBAssign="4" nNBAssign="0" nWAssign="11" nOther="33" />
</block>
<block name="ncx_isobuf0_dp">
<input name="ncu_ncx_data_ca"/>
<input name="ncu_ncx_req_cq"/>
<input name="isolate_out_ncx_ncu_grant_cx"/>
<output name="ncx_ncu_grant_cx"/>
<output name="isolate_in_ncu_ncx_data_ca"/>
<output name="isolate_in_ncu_ncx_req_cq"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="649" nStmts="0" nExprs="324" nInputs="3" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="325" />
</block>
<block name="ncx_isobuf1_dp">
<input name="ncu_ncx_stall_pq"/>
<input name="isolate_out_ncx_ncu_data_rdy_px1"/>
<input name="isolate_out_ncx_ncu_data_px2"/>
<output name="ncx_ncu_data_rdy_px1"/>
<output name="ncx_ncu_data_px2"/>
<output name="isolate_in_ncu_ncx_stall_pq"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="529" nStmts="0" nExprs="264" nInputs="3" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="265" />
</block>
<block name="ncx_isobuf2_dp">
<input name="cpx_ncx_grant_cx"/>
<input name="isolate_out_ncx_cpx_data_ca"/>
<input name="isolate_out_ncx_cpx_req_cq"/>
<output name="ncx_cpx_data_ca"/>
<output name="ncx_cpx_req_cq"/>
<output name="isolate_in_cpx_ncx_grant_cx"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="649" nStmts="0" nExprs="324" nInputs="3" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="325" />
</block>
<block name="ncx_isobuf3_dp">
<input name="pcx_ncx_data_px2"/>
<input name="pcx_ncx_data_rdy_px1"/>
<input name="isolate_out_ncx_pcx_stall_pq"/>
<output name="ncx_pcx_stall_pq"/>
<output name="isolate_in_pcx_ncx_data_px2"/>
<output name="isolate_in_pcx_ncx_data_rdy_px1"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="529" nStmts="0" nExprs="264" nInputs="3" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="265" />
</block>
<block name="ncx_link_slice_ctl">
<input name="push"/>
<input name="push_link_addr"/>
<input name="pop"/>
<input name="head_link_addr"/>
<input name="arb_sel"/>
<input name="arb_link_addr"/>
<input name="arb_rtrn1"/>
<input name="arb_rtrn2"/>
<input name="l1clk"/>
<input name="siclk"/>
<input name="soclk"/>
<input name="scan_in"/>
<output name="arb"/>
<output name="arb_addr"/>
<output name="tail_addr"/>
<output name="empty"/>
<output name="scan_out"/>
<param name="ADDR_WIDTH"/>
<complexity cyclo1="22" cyclo2="13" nCaseStmts="2" nCaseItems="11" nLoops="0" nIfStmts="10" />
<volume nNodes="203" nStmts="16" nExprs="57" nInputs="12" nOutputs="5" nParams="1" nAlwaysClocks="34" nBAssign="22" nNBAssign="0" nWAssign="11" nOther="63" />
</block>
<block name="ncx_lowsel32_ctl">
<input name="array"/>
<output name="addr"/>
<complexity cyclo1="27" cyclo2="27" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="26" />
<volume nNodes="33" nStmts="0" nExprs="0" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="32" nOther="1" />
</block>
<block name="ncx_mb0_ctl">
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="mb0_start"/>
<input name="mb0_bisi_mode"/>
<input name="mb0_user_mode"/>
<input name="ncld_mb_dout_muxff"/>
<input name="ncnd_mb_dout_muxff"/>
<input name="ncfd_mb_dout_muxff"/>
<input name="ncnr_mb_dout_muxff"/>
<input name="ncfr_mb_dout_muxff"/>
<input name="ncid_mb_dout_muxff"/>
<output name="mb0_ncld_run"/>
<output name="mb0_ncld_cmpsel"/>
<output name="mb0_ncld_addr"/>
<output name="mb0_ncld_wdata"/>
<output name="mb0_ncld_wr_en"/>
<output name="mb0_ncld_rd_en"/>
<output name="mb0_ncnd_run"/>
<output name="mb0_ncnd_cmpsel"/>
<output name="mb0_ncnd_addr"/>
<output name="mb0_ncnd_wdata"/>
<output name="mb0_ncnd_wr_en"/>
<output name="mb0_ncnd_rd_en"/>
<output name="mb0_ncfd_run"/>
<output name="mb0_ncfd_cmpsel"/>
<output name="mb0_ncfd_addr"/>
<output name="mb0_ncfd_wdata"/>
<output name="mb0_ncfd_wr_en"/>
<output name="mb0_ncfd_rd_en"/>
<output name="mb0_ncnr_run"/>
<output name="mb0_ncnr_cmpsel"/>
<output name="mb0_ncnr_addr"/>
<output name="mb0_ncnr_wdata"/>
<output name="mb0_ncnr_wr_en"/>
<output name="mb0_ncnr_rd_en"/>
<output name="mb0_ncfr_run"/>
<output name="mb0_ncfr_cmpsel"/>
<output name="mb0_ncfr_addr"/>
<output name="mb0_ncfr_wdata"/>
<output name="mb0_ncfr_wr_en"/>
<output name="mb0_ncfr_rd_en"/>
<output name="mb0_ncid_run"/>
<output name="mb0_ncid_cmpsel"/>
<output name="mb0_ncid_addr"/>
<output name="mb0_ncid_wdata"/>
<output name="mb0_ncid_wr_en"/>
<output name="mb0_ncid_rd_en"/>
<output name="mb0_done"/>
<output name="mb0_fail"/>
<output name="scan_out"/>
<param name="CTL_WIDTH"/>
<param name="MSB"/>
<param name="BISI_WR_RD"/>
<param name="ASEL_HI"/>
<param name="ASEL_LO"/>
<param name="CMPSEL_HI"/>
<param name="CMPSEL_LO"/>
<param name="DCTL_HI"/>
<param name="DCTL_LO"/>
<param name="ADDR_MIX"/>
<param name="MARCH_HI"/>
<param name="MARCH_LO"/>
<param name="ADDR_HI"/>
<param name="ADDR_LO"/>
<param name="RW_CTL_HI"/>
<param name="RW_CTL_LO"/>
<complexity cyclo1="72" cyclo2="66" nCaseStmts="1" nCaseItems="7" nLoops="0" nIfStmts="64" />
<volume nNodes="529" nStmts="1" nExprs="153" nInputs="16" nOutputs="39" nParams="16" nAlwaysClocks="12" nBAssign="7" nNBAssign="0" nWAssign="200" nOther="156" />
</block>
<block name="ncx_misc_ctl">
<input name="ucb_ncx_rd_req_vld"/>
<input name="ucb_ncx_wr_req_vld"/>
<input name="ucb_ncx_thr_id"/>
<input name="ucb_ncx_buf_id"/>
<input name="ucb_ncx_addr"/>
<input name="ucb_ncx_data"/>
<input name="ncx2clc_ucb_sel"/>
<input name="clc_misc_ucb_ack_vld"/>
<input name="clc_misc_ucb_nack_vld"/>
<input name="clc_misc_ucb_wrack_vld"/>
<input name="clc_misc_ucb_data"/>
<input name="clc2ncx_error_fse"/>
<input name="clc2ncx_error_fde"/>
<input name="clc2ncx_error_fre"/>
<input name="clc2ncx_error_sid"/>
<input name="clc2ncx_error_addr"/>
<input name="nsid_timeout_fdr_error"/>
<input name="nsid_timeout_fsr_error"/>
<input name="nsid_timeout_vcid"/>
<input name="ccu_ncx_cmp_io_sync_en"/>
<input name="ccu_ncx_io_cmp_sync_en"/>
<input name="l2clk"/>
<input name="aclk_wmr"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<input name="wmr_protect"/>
<input name="wmr_scan_in"/>
<output name="ncx_rst_fatal_error"/>
<output name="ncx_ucb_ack_vld"/>
<output name="ncx_ucb_nack_vld"/>
<output name="ncx_ucb_wrack_vld"/>
<output name="ncx_ucb_data"/>
<output name="ncx_ucb_thr_id"/>
<output name="ncx_ucb_buf_id"/>
<output name="ncx_ucb_clc_vld"/>
<output name="ncx_ucb_clc_rw"/>
<output name="ncx_ucb_clc_addr"/>
<output name="ncx_ucb_clc_data"/>
<output name="ncx_ucb_clc_local"/>
<output name="ncx_ucb_clc_vcid"/>
<output name="ncx_coherence_plane_en"/>
<output name="misc_error_fse_enable"/>
<output name="misc_error_fde_enable"/>
<output name="misc_error_fre_enable"/>
<output name="misc_nsid_fsr_timeout_enable"/>
<output name="misc_nsid_fdr_timeout_enable"/>
<output name="misc_timeout_pulse"/>
<output name="ncx_2way"/>
<output name="ncx_3way"/>
<output name="ncx_4way"/>
<output name="ncx_mcu2_2way_pre"/>
<output name="ncx_mcu2_3way_pre"/>
<output name="ncx_mcu2_4way_pre"/>
<output name="ncx_node_id_pre"/>
<output name="ncx_1way_pre"/>
<output name="ncx_ext_hub_pre"/>
<output name="ncx_clc1_node_id_pre"/>
<output name="ncx_clc1_1way_pre"/>
<output name="ncx_clc1_ext_hub_pre"/>
<output name="ncx_clc2_node_id_pre"/>
<output name="ncx_clc2_1way_pre"/>
<output name="ncx_clc2_ext_hub_pre"/>
<output name="ncx_clc3_node_id_pre"/>
<output name="ncx_clc3_1way_pre"/>
<output name="ncx_clc3_ext_hub_pre"/>
<output name="ncx_slow_pulse"/>
<output name="misc_tick_en_slow"/>
<output name="ncx_1way_copy"/>
<output name="ncx_2way_copy"/>
<output name="ncx_3way_copy"/>
<output name="ncx_4way_copy"/>
<output name="ncx_ext_hub_copy"/>
<output name="ncx_node_id_copy1"/>
<output name="ncx_node_id_copy2"/>
<output name="ncnr_hwm_offset"/>
<output name="ncid_hwm"/>
<output name="ncid_lwm"/>
<output name="ncfd_arb_opt"/>
<output name="ncld_arb_opt"/>
<output name="ncnd_arb_opt"/>
<output name="ncnr_arb_opt"/>
<output name="scan_out"/>
<output name="wmr_scan_out"/>
<complexity cyclo1="8" cyclo2="8" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="7" />
<volume nNodes="1333" nStmts="3" nExprs="524" nInputs="31" nOutputs="56" nParams="0" nAlwaysClocks="5" nBAssign="0" nNBAssign="0" nWAssign="273" nOther="528" />
</block>
<block name="ncx_ncfdcs_ctl">
<input name="ncfdcs_din"/>
<input name="ncfdcs_rd_en"/>
<input name="ncfdcs_wr_en"/>
<input name="ncfdcs_clr"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<output name="ncfdcs_dout"/>
<output name="scan_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="538" nStmts="0" nExprs="247" nInputs="11" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="43" nOther="248" />
</block>
<block name="ncx_ncfd_ctl">
<input name="ncx2cpx_core_busy"/>
<input name="ncx2cpx_ncfd_sel"/>
<input name="ncfd_data"/>
<input name="ncfd_push"/>
<input name="ncfd_wr_core"/>
<input name="ncfd_dout"/>
<input name="mb0_ncfd_run"/>
<input name="mb0_ncfd_addr"/>
<input name="mb0_ncfd_wdata"/>
<input name="mb0_ncfd_wr_en"/>
<input name="mb0_ncfd_rd_en"/>
<input name="mb0_ncfd_cmpsel"/>
<input name="ncfd_arb_opt"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<output name="ncfd_ncx2cpx_vld"/>
<output name="ncfd_ncx2cpx_pkt"/>
<output name="ncfd_ncx2cpx_core"/>
<output name="ncfd_core_full"/>
<output name="ncfd_wr_en"/>
<output name="ncfd_rd_en"/>
<output name="ncfd_din"/>
<output name="ncfd_waddr"/>
<output name="ncfd_raddr"/>
<output name="ncfd_mb_dout_muxff"/>
<output name="scan_out"/>
<instance name="ncx_fifo_slice_ctl"/>
<instance name="ncx_fifo_slice_ctl"/>
<instance name="ncx_fifo_slice_ctl"/>
<instance name="ncx_fifo_slice_ctl"/>
<instance name="ncx_fifo_slice_ctl"/>
<instance name="ncx_fifo_slice_ctl"/>
<instance name="ncx_fifo_slice_ctl"/>
<instance name="ncx_fifo_slice_ctl"/>
<complexity cyclo1="19" cyclo2="11" nCaseStmts="1" nCaseItems="9" nLoops="0" nIfStmts="9" />
<volume nNodes="587" nStmts="8" nExprs="228" nInputs="20" nOutputs="11" nParams="0" nAlwaysClocks="27" nBAssign="11" nNBAssign="2" nWAssign="63" nOther="248" />
</block>
<block name="ncx_ncfd_slice_ctl">
<input name="push"/>
<input name="pop"/>
<input name="arb_sel"/>
<input name="arb_return"/>
<input name="l1clk"/>
<input name="siclk"/>
<input name="soclk"/>
<input name="scan_in"/>
<output name="waddr"/>
<output name="raddr"/>
<output name="full"/>
<output name="arb"/>
<output name="scan_out"/>
<complexity cyclo1="3" cyclo2="3" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="2" />
<volume nNodes="60" nStmts="2" nExprs="19" nInputs="8" nOutputs="5" nParams="0" nAlwaysClocks="4" nBAssign="3" nNBAssign="0" nWAssign="12" nOther="20" />
</block>
<block name="ncx_ncfrcs_ctl">
<input name="ncfrcs_req_vld"/>
<input name="ncfrr_wr_en"/>
<input name="ncfrcs_data_vld"/>
<input name="ncfrd_wr_en"/>
<input name="ncfrcs_rw"/>
<input name="ncfrcs_pl_id"/>
<input name="ncfr_wr_ptr"/>
<input name="ncfrcs_clr_ptr"/>
<input name="ncfr_rd_en"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="siclk"/>
<input name="soclk"/>
<output name="ncfrcs_dout0"/>
<output name="ncfrcs_dout1"/>
<output name="ncfrcs_dout2"/>
<output name="ncfrcs_dout3"/>
<output name="ncfrcs_dout4"/>
<output name="ncfrcs_dout5"/>
<output name="ncfrcs_dout6"/>
<output name="ncfrcs_dout7"/>
<output name="ncfrcs_dout8"/>
<output name="ncfrcs_dout9"/>
<output name="ncfrcs_dout10"/>
<output name="ncfrcs_dout11"/>
<output name="ncfrcs_dout12"/>
<output name="ncfrcs_dout13"/>
<output name="ncfrcs_dout14"/>
<output name="ncfrcs_dout15"/>
<output name="ncfrcs_dout16"/>
<output name="ncfrcs_dout17"/>
<output name="ncfrcs_dout18"/>
<output name="ncfrcs_dout19"/>
<output name="ncfrcs_dout20"/>
<output name="ncfrcs_dout21"/>
<output name="ncfrcs_dout22"/>
<output name="ncfrcs_dout23"/>
<output name="ncfrcs_dout24"/>
<output name="ncfrcs_dout25"/>
<output name="ncfrcs_dout26"/>
<output name="ncfrcs_dout27"/>
<output name="ncfrcs_dout28"/>
<output name="ncfrcs_dout29"/>
<output name="ncfrcs_dout30"/>
<output name="ncfrcs_dout31"/>
<output name="scan_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="1449" nStmts="0" nExprs="672" nInputs="13" nOutputs="33" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="104" nOther="673" />
</block>
<block name="ncx_ncfrcs_pick_ctl">
<input name="req_rd_en"/>
<input name="req_rdy"/>
<input name="data_rdy"/>
<input name="req_rw"/>
<input name="pl_id0"/>
<input name="pl_id1"/>
<input name="pl_id2"/>
<input name="pl_id3"/>
<input name="pl_id4"/>
<input name="pl_id5"/>
<input name="pl_id6"/>
<input name="pl_id7"/>
<input name="rqord_wr_en"/>
<input name="rqord_din"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<output name="pick_vld"/>
<output name="pick_data"/>
<output name="pick_ptr"/>
<output name="scan_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="155" nStmts="0" nExprs="60" nInputs="18" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="34" nOther="61" />
</block>
<block name="ncx_ncfr_ctl">
<input name="clc_ncfr_ncu_data"/>
<input name="clc_ncfr_vld"/>
<input name="clc_ncfr_pl_id"/>
<input name="pcx2ncu_ncfr_sel"/>
<input name="ncfrr_dout"/>
<input name="ncfrd_dout"/>
<input name="mb0_ncfr_run"/>
<input name="mb0_ncfr_wr_en"/>
<input name="mb0_ncfr_rd_en"/>
<input name="mb0_ncfr_wdata"/>
<input name="mb0_ncfr_addr"/>
<input name="mb0_ncfr_cmpsel"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<output name="ncfr_pcxpkt_rdy"/>
<output name="ncfr_pcxpkt"/>
<output name="ncfr_pcxpkt_tid"/>
<output name="ncfr_pcxpkt_plane_id"/>
<output name="ncfr_stall"/>
<output name="ncfr_raddr"/>
<output name="ncfr_rd_en"/>
<output name="ncfrr_din"/>
<output name="ncfrr_waddr"/>
<output name="ncfrr_wr_en"/>
<output name="ncfrd_waddr"/>
<output name="ncfrd_din"/>
<output name="ncfrd_wr_en"/>
<output name="ncfr_mb_dout_muxff"/>
<output name="scan_out"/>
<complexity cyclo1="18" cyclo2="18" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="17" />
<volume nNodes="605" nStmts="5" nExprs="237" nInputs="19" nOutputs="15" nParams="0" nAlwaysClocks="1" nBAssign="12" nNBAssign="0" nWAssign="115" nOther="235" />
</block>
<block name="ncx_ncidbufc_ctl">
<input name="ncid_ackq_raddr"/>
<input name="ncid_ackq_waddr"/>
<input name="ncid_ackq_wr_en"/>
<input name="ncid_waddr"/>
<input name="ncid_wr_en"/>
<input name="ncu2ncx_ncid_rptr"/>
<input name="ncid0"/>
<input name="ncid1"/>
<input name="ncid2"/>
<input name="ncid3"/>
<input name="ncid4"/>
<input name="ncid5"/>
<input name="ncid6"/>
<input name="ncid7"/>
<input name="ncid8"/>
<input name="ncid9"/>
<input name="ncid10"/>
<input name="ncid11"/>
<input name="ncid12"/>
<input name="ncid13"/>
<input name="ncid14"/>
<input name="ncid15"/>
<input name="ncid16"/>
<input name="ncid17"/>
<input name="ncid18"/>
<input name="ncid19"/>
<input name="ncid20"/>
<input name="ncid21"/>
<input name="ncid22"/>
<input name="ncid23"/>
<input name="ncid24"/>
<input name="ncid25"/>
<input name="ncid26"/>
<input name="ncid27"/>
<input name="ncid28"/>
<input name="ncid29"/>
<input name="ncid30"/>
<input name="ncid31"/>
<input name="ncid32"/>
<input name="ncid33"/>
<input name="ncid34"/>
<input name="ncid35"/>
<input name="ncid36"/>
<input name="ncid37"/>
<input name="ncid38"/>
<input name="ncid39"/>
<input name="ncid40"/>
<input name="ncid41"/>
<input name="ncid42"/>
<input name="ncid43"/>
<input name="ncid44"/>
<input name="ncid45"/>
<input name="ncid46"/>
<input name="ncid47"/>
<input name="ncid48"/>
<input name="ncid49"/>
<input name="ncid50"/>
<input name="ncid51"/>
<input name="ncid52"/>
<input name="ncid53"/>
<input name="ncid54"/>
<input name="ncid55"/>
<input name="ncid56"/>
<input name="ncid57"/>
<input name="ncid58"/>
<input name="ncid59"/>
<input name="ncid60"/>
<input name="ncid61"/>
<input name="ncid62"/>
<input name="ncid63"/>
<input name="ackq0"/>
<input name="ackq1"/>
<input name="ackq2"/>
<input name="ackq3"/>
<input name="ackq4"/>
<input name="ackq5"/>
<input name="ackq6"/>
<input name="ackq7"/>
<input name="ackq8"/>
<input name="ackq9"/>
<input name="ackq10"/>
<input name="ackq11"/>
<input name="ackq12"/>
<input name="ackq13"/>
<input name="ackq14"/>
<input name="ackq15"/>
<input name="ackq16"/>
<input name="ackq17"/>
<input name="ackq18"/>
<input name="ackq19"/>
<input name="ackq20"/>
<input name="ackq21"/>
<input name="ackq22"/>
<input name="ackq23"/>
<input name="ackq24"/>
<input name="ackq25"/>
<input name="ackq26"/>
<input name="ackq27"/>
<input name="ackq28"/>
<input name="ackq29"/>
<input name="ackq30"/>
<input name="ackq31"/>
<input name="ackq32"/>
<input name="ackq33"/>
<input name="ackq34"/>
<input name="ackq35"/>
<input name="ackq36"/>
<input name="ackq37"/>
<input name="ackq38"/>
<input name="ackq39"/>
<input name="ackq40"/>
<input name="ackq41"/>
<input name="ackq42"/>
<input name="ackq43"/>
<input name="ackq44"/>
<input name="ackq45"/>
<input name="ackq46"/>
<input name="ackq47"/>
<input name="ackq48"/>
<input name="ackq49"/>
<input name="ackq50"/>
<input name="ackq51"/>
<input name="ackq52"/>
<input name="ackq53"/>
<input name="ackq54"/>
<input name="ackq55"/>
<input name="ackq56"/>
<input name="ackq57"/>
<input name="ackq58"/>
<input name="ackq59"/>
<input name="ackq60"/>
<input name="ackq61"/>
<input name="ackq62"/>
<input name="ackq63"/>
<output name="ncid_ackq_dout"/>
<output name="ncid_ackq_ptr"/>
<output name="ncid_ncu2ncx_sid"/>
<output name="ncid_ncu2ncx_plane_id"/>
<output name="ncid_ncu2ncx_local"/>
<output name="ncid_buf_wr_en"/>
<output name="ackq_buf_wr_en"/>
<output name="ncid_rw"/>
<output name="ncid_nack"/>
<complexity cyclo1="321" cyclo2="6" nCaseStmts="5" nCaseItems="320" nLoops="0" nIfStmts="0" />
<volume nNodes="1185" nStmts="5" nExprs="325" nInputs="134" nOutputs="9" nParams="0" nAlwaysClocks="197" nBAssign="320" nNBAssign="0" nWAssign="7" nOther="331" />
</block>
<block name="ncx_ncidbuf_ctl">
<input name="ncid_buf_din"/>
<input name="ncid_waddr"/>
<input name="ncid_push"/>
<input name="ncu2ncx_ncid_rptr"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="siclk"/>
<input name="soclk"/>
<output name="ncid_ncu2ncx_sid"/>
<output name="ncid_ncu2ncx_plane_id"/>
<output name="ncid_ncu2ncx_local"/>
<output name="ncid_rw"/>
<output name="ncid_nack"/>
<output name="ncidbuf_wr_en"/>
<output name="scan_out"/>
<complexity cyclo1="129" cyclo2="3" nCaseStmts="2" nCaseItems="128" nLoops="0" nIfStmts="0" />
<volume nNodes="1331" nStmts="2" nExprs="529" nInputs="8" nOutputs="7" nParams="0" nAlwaysClocks="66" nBAssign="128" nNBAssign="0" nWAssign="74" nOther="532" />
</block>
<block name="ncx_ncid_ctl">
<input name="ncid_push"/>
<input name="ncid_din_local"/>
<input name="ncid_din_plane_id"/>
<input name="ncid_din_sid"/>
<input name="ncid_din_rw"/>
<input name="ncid_din_nack"/>
<input name="ncid_din_ifill"/>
<input name="ncid_din_bis"/>
<input name="ncu2ncx_ack_rcvd"/>
<input name="ncu2ncx_ack_rcvd_index"/>
<input name="ncu2ncx_ack_load_rtrn"/>
<input name="ncu2ncx_ncid_rptr"/>
<input name="ncx2cpx_ncid_sel"/>
<input name="ncnd_ncid_accpt"/>
<input name="ncid_ackq_dout"/>
<input name="mb0_run"/>
<input name="mb0_addr"/>
<input name="mb0_wdata"/>
<input name="mb0_ncid_wr_en"/>
<input name="mb0_ncid_rd_en"/>
<input name="mb0_cmpsel"/>
<input name="ncid_hwm"/>
<input name="ncid_lwm"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<output name="ncid_index_core_id"/>
<output name="ncid_index_thr_id"/>
<output name="ncid_full"/>
<output name="ncid_ncu2ncx_sid"/>
<output name="ncid_ncu2ncx_plane_id"/>
<output name="ncid_ncu2ncx_local"/>
<output name="ncid_ncx2cpx_vld"/>
<output name="ncid_ncx2cpx_pkt"/>
<output name="ncid_ncx2cpx_core"/>
<output name="ncid_ncnd_vld"/>
<output name="ncid_ncnd_plane_id"/>
<output name="ncid_ncnd_sid"/>
<output name="ncid_ncnd_rw"/>
<output name="ncid_ncnd_nack"/>
<output name="ncid_ackq_wr_en"/>
<output name="ncid_ackq_rd_en"/>
<output name="ncid_ackq_waddr"/>
<output name="ncid_ackq_raddr"/>
<output name="ncid_ackq_din"/>
<output name="ncid_mb_dout_muxff"/>
<output name="scan_out"/>
<complexity cyclo1="21" cyclo2="18" nCaseStmts="1" nCaseItems="4" nLoops="0" nIfStmts="16" />
<volume nNodes="407" nStmts="21" nExprs="116" nInputs="30" nOutputs="21" nParams="0" nAlwaysClocks="29" nBAssign="7" nNBAssign="0" nWAssign="102" nOther="132" />
</block>
<block name="ncx_ncld_ctl">
<input name="ncx2cpx_core_busy"/>
<input name="ncx2cpx_ncld_sel"/>
<input name="ncu2ncx_ncld_pkt_vld"/>
<input name="ncu2ncx_ncld_pkt"/>
<input name="ncu2ncx_ncld_req"/>
<input name="ncu2ncx_ncld_core_id"/>
<input name="ncld_dout"/>
<input name="mb0_ncld_run"/>
<input name="mb0_ncld_addr"/>
<input name="mb0_ncld_wdata"/>
<input name="mb0_ncld_wr_en"/>
<input name="mb0_ncld_rd_en"/>
<input name="mb0_ncld_cmpsel"/>
<input name="ncld_arb_opt"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<output name="ncld_ncx2cpx_vld"/>
<output name="ncld_ncx2cpx_pkt"/>
<output name="ncld_ncx2cpx_core"/>
<output name="ncld_ncu_grant"/>
<output name="ncld_wr_en"/>
<output name="ncld_waddr"/>
<output name="ncld_rd_en"/>
<output name="ncld_raddr"/>
<output name="ncld_din"/>
<output name="ncld_mb_dout_muxff"/>
<output name="scan_out"/>
<instance name="ncx_link_slice_ctl"/>
<instance name="ncx_link_slice_ctl"/>
<instance name="ncx_link_slice_ctl"/>
<instance name="ncx_link_slice_ctl"/>
<instance name="ncx_link_slice_ctl"/>
<instance name="ncx_link_slice_ctl"/>
<instance name="ncx_link_slice_ctl"/>
<instance name="ncx_link_slice_ctl"/>
<complexity cyclo1="70" cyclo2="26" nCaseStmts="4" nCaseItems="48" nLoops="0" nIfStmts="21" />
<volume nNodes="1154" nStmts="17" nExprs="427" nInputs="21" nOutputs="11" nParams="0" nAlwaysClocks="70" nBAssign="50" nNBAssign="2" nWAssign="135" nOther="453" />
</block>
<block name="ncx_ncnd_ctl">
<input name="ncid_ncnd_vld"/>
<input name="ncid_ncnd_plane_id"/>
<input name="ncid_ncnd_sid"/>
<input name="ncid_ncnd_rw"/>
<input name="ncid_ncnd_nack"/>
<input name="ncu2ncx_ncnd_pkt_vld"/>
<input name="ncu2ncx_ncnd_plane_id"/>
<input name="ncu2ncx_ncnd_sid"/>
<input name="ncu2ncx_ncnd_err"/>
<input name="ncu2ncx_ncnd_data"/>
<input name="ncx2clc_ncnd_sel"/>
<input name="ncx2clc_ncnd_pl_full"/>
<input name="ncnd_dout"/>
<input name="mb0_ncnd_run"/>
<input name="mb0_ncnd_addr"/>
<input name="mb0_ncnd_wdata"/>
<input name="mb0_ncnd_wr_en"/>
<input name="mb0_ncnd_rd_en"/>
<input name="mb0_ncnd_cmpsel"/>
<input name="ncnd_arb_opt"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<output name="ncnd_ncid_accpt"/>
<output name="ncnd_ncx2clc_vld"/>
<output name="ncnd_ncx2clc_plane"/>
<output name="ncnd_ncx2clc_data"/>
<output name="ncnd_ncx2clc_sid"/>
<output name="ncnd_ncx2clc_rw"/>
<output name="ncnd_ncx2clc_err"/>
<output name="ncnd_wr_en"/>
<output name="ncnd_din"/>
<output name="ncnd_waddr"/>
<output name="ncnd_rd_en"/>
<output name="ncnd_raddr"/>
<output name="ncnd_mb_dout_muxff"/>
<output name="scan_out"/>
<instance name="ncx_fifo_slice_ctl"/>
<instance name="ncx_fifo_slice_ctl"/>
<instance name="ncx_fifo_slice_ctl"/>
<instance name="ncx_fifo_slice_ctl"/>
<complexity cyclo1="21" cyclo2="15" nCaseStmts="2" nCaseItems="8" nLoops="0" nIfStmts="12" />
<volume nNodes="434" nStmts="9" nExprs="153" nInputs="27" nOutputs="14" nParams="0" nAlwaysClocks="20" nBAssign="10" nNBAssign="2" nWAssign="67" nOther="173" />
</block>
<block name="ncx_ncnd_slice_ctl">
<input name="push"/>
<input name="pop"/>
<input name="arb_sel"/>
<input name="arb_return"/>
<input name="l1clk"/>
<input name="siclk"/>
<input name="soclk"/>
<input name="scan_in"/>
<output name="waddr"/>
<output name="raddr"/>
<output name="arb"/>
<output name="scan_out"/>
<complexity cyclo1="3" cyclo2="3" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="2" />
<volume nNodes="59" nStmts="2" nExprs="19" nInputs="8" nOutputs="4" nParams="0" nAlwaysClocks="4" nBAssign="3" nNBAssign="0" nWAssign="11" nOther="20" />
</block>
<block name="ncx_ncnrcs_ctl">
<input name="ncnrcs_wr_en"/>
<input name="ncnrcs_waddr"/>
<input name="ncnrcs_din"/>
<input name="ncnrcs_raddr0"/>
<input name="ncnrcs_raddr1"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="siclk"/>
<input name="soclk"/>
<output name="ncnrcs_dout0"/>
<output name="ncnrcs_dout1"/>
<output name="scan_out"/>
<complexity cyclo1="65" cyclo2="3" nCaseStmts="2" nCaseItems="64" nLoops="0" nIfStmts="0" />
<volume nNodes="685" nStmts="2" nExprs="258" nInputs="9" nOutputs="3" nParams="0" nAlwaysClocks="66" nBAssign="64" nNBAssign="0" nWAssign="34" nOther="261" />
</block>
<block name="ncx_ncnrcs_pick_ctl">
<input name="ncnrcs_wr_ptr_d1"/>
<input name="pick_en"/>
<input name="rdy"/>
<input name="ncnrcs_wrap_bit"/>
<input name="ncnrcs_st_bit"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<output name="pick_vld"/>
<output name="pick_data"/>
<output name="pick_ptr"/>
<output name="gp_vld"/>
<output name="scan_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="179" nStmts="0" nExprs="48" nInputs="9" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="82" nOther="49" />
</block>
<block name="ncx_ncnr_ctl">
<input name="pcx2ncu_ncnr_drdy"/>
<input name="ncnr_req_pkt"/>
<input name="ncnr_data_pkt"/>
<input name="ncnr_rw"/>
<input name="ncnr_node_id"/>
<input name="ncx2clc_ncnr_sel"/>
<input name="ncx2clc_ncnr_node_full"/>
<input name="ncnrq_dout"/>
<input name="ncnrd_dout"/>
<input name="ncnr_hwm_offset"/>
<input name="ncnr_arb_opt"/>
<input name="mb0_ncnr_run"/>
<input name="mb0_ncnr_wr_en"/>
<input name="mb0_ncnr_rd_en"/>
<input name="mb0_ncnr_wdata"/>
<input name="mb0_ncnr_addr"/>
<input name="mb0_ncnr_cmpsel"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<output name="ncnr_full"/>
<output name="ncnr_ncx2clc_vld"/>
<output name="ncnr_ncx2clc_node"/>
<output name="ncnr_ncx2clc_rw"/>
<output name="ncnr_ncx2clc_req"/>
<output name="ncnr_ncx2clc_data"/>
<output name="ncnrq_din"/>
<output name="ncnrd_din"/>
<output name="ncnr_waddr"/>
<output name="ncnr_raddr"/>
<output name="ncnr_wr_en"/>
<output name="ncnr_rd_en"/>
<output name="ncnr_mb_dout_muxff"/>
<output name="scan_out"/>
<instance name="ncx_link_slice_ctl"/>
<instance name="ncx_link_slice_ctl"/>
<instance name="ncx_link_slice_ctl"/>
<instance name="ncx_link_slice_ctl"/>
<complexity cyclo1="25" cyclo2="17" nCaseStmts="3" nCaseItems="11" nLoops="0" nIfStmts="13" />
<volume nNodes="626" nStmts="22" nExprs="221" nInputs="24" nOutputs="14" nParams="0" nAlwaysClocks="36" nBAssign="13" nNBAssign="2" nWAssign="84" nOther="248" />
</block>
<block name="ncx_ncu2cpx_ctl">
<input name="cpx_ncx_grant_cx"/>
<input name="ncu_ncx_data_ca"/>
<input name="ncu_ncx_req_cq"/>
<input name="ncld_dout"/>
<input name="ncak_wr_en"/>
<input name="ncak_dout"/>
<input name="ncfd_wr_en"/>
<input name="ncfd_dout"/>
<input name="ncfdcs_dout"/>
<input name="nsid_dout0"/>
<input name="nsid_dout1"/>
<input name="nsid_dout2"/>
<input name="nsid_dout3"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<output name="ncx_cpx_data_ca"/>
<output name="ncx_cpx_req_cq"/>
<output name="ncx_ncu_grant_cx"/>
<output name="ncld_din"/>
<output name="ncld_rd_ptr"/>
<output name="ncld_wr_ptr"/>
<output name="ncld_rd_en"/>
<output name="ncld_wr_en"/>
<output name="ncak_rd_ptr"/>
<output name="ncak_wr_ptr"/>
<output name="ncak_rd_en"/>
<output name="ncak_stall"/>
<output name="ncak_full"/>
<output name="ncfd_rd_en"/>
<output name="ncfd_wr_ptr"/>
<output name="ncfd_rd_ptr"/>
<output name="ncfdcs_wr_en"/>
<output name="ncfdcs_rd_en"/>
<output name="ncfdcs_clr"/>
<output name="nsid_rd0_en"/>
<output name="nsid_rd1_en"/>
<output name="nsid_rd2_en"/>
<output name="nsid_rd3_en"/>
<output name="nsid_clr0"/>
<output name="nsid_clr1"/>
<output name="nsid_clr2"/>
<output name="nsid_clr3"/>
<output name="scan_out"/>
<complexity cyclo1="32" cyclo2="16" nCaseStmts="8" nCaseItems="24" nLoops="0" nIfStmts="7" />
<volume nNodes="757" nStmts="8" nExprs="248" nInputs="20" nOutputs="28" nParams="0" nAlwaysClocks="40" nBAssign="24" nNBAssign="0" nWAssign="172" nOther="265" />
</block>
<block name="ncx_ncu2ncx_ctl">
<input name="ncu_ncx_data_ca"/>
<input name="ncu_ncx_req_cq"/>
<input name="ncid_ncu2ncx_sid"/>
<input name="ncid_ncu2ncx_plane_id"/>
<input name="ncid_ncu2ncx_local"/>
<input name="ncld_ncu_grant"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<output name="ncx_ncu_grant_cx"/>
<output name="ncu2ncx_ncid_rptr"/>
<output name="ncu2ncx_ack_rcvd"/>
<output name="ncu2ncx_ack_rcvd_index"/>
<output name="ncu2ncx_ack_load_rtrn"/>
<output name="ncu2ncx_ncld_pkt_vld"/>
<output name="ncu2ncx_ncld_pkt"/>
<output name="ncu2ncx_ncld_req"/>
<output name="ncu2ncx_ncld_core_id"/>
<output name="ncu2ncx_ncnd_pkt_vld"/>
<output name="ncu2ncx_ncnd_plane_id"/>
<output name="ncu2ncx_ncnd_sid"/>
<output name="ncu2ncx_ncnd_err"/>
<output name="ncu2ncx_ncnd_data"/>
<output name="scan_out"/>
<complexity cyclo1="21" cyclo2="5" nCaseStmts="2" nCaseItems="18" nLoops="0" nIfStmts="2" />
<volume nNodes="239" nStmts="2" nExprs="84" nInputs="13" nOutputs="15" nParams="0" nAlwaysClocks="2" nBAssign="18" nNBAssign="0" nWAssign="44" nOther="89" />
</block>
<block name="ncx_ncx2clcbuf_ctl">
<input name="clc_req_packet_vld"/>
<input name="clc_resp_packet_vld"/>
<input name="clc_data_packet_vld"/>
<input name="packet_rw"/>
<input name="req_packet"/>
<input name="resp_packet"/>
<input name="data_packet"/>
<input name="ucb_local_req"/>
<input name="clc_ncx_ack"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<output name="clc_busy"/>
<output name="ncx_clc_local_req"/>
<output name="ncx_clc_pckt_type_vld"/>
<output name="ncx_clc_msg"/>
<output name="scan_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="361" nStmts="0" nExprs="141" nInputs="15" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="78" nOther="142" />
</block>
<block name="ncx_ncx2clc_ctl">
<input name="clc0_ncx_ack"/>
<input name="clc1_ncx_ack"/>
<input name="clc2_ncx_ack"/>
<input name="clc3_ncx_ack"/>
<input name="clc2ncx_ack_rcvd"/>
<input name="clc2ncx_ack_vcid"/>
<input name="clc2ncx_ack_is_st"/>
<input name="clc2ncx_ack_pid"/>
<input name="clc2ncx_ack_nid"/>
<input name="clc2ncx_ack_clr_lookup"/>
<input name="ncnr_ncx2clc_vld"/>
<input name="ncnr_ncx2clc_node"/>
<input name="ncnr_ncx2clc_rw"/>
<input name="ncnr_ncx2clc_req"/>
<input name="ncnr_ncx2clc_data"/>
<input name="ncnd_ncx2clc_vld"/>
<input name="ncnd_ncx2clc_plane"/>
<input name="ncnd_ncx2clc_data"/>
<input name="ncnd_ncx2clc_sid"/>
<input name="ncnd_ncx2clc_rw"/>
<input name="ncnd_ncx2clc_err"/>
<input name="ncx_ucb_clc_vld"/>
<input name="ncx_ucb_clc_rw"/>
<input name="ncx_ucb_clc_addr"/>
<input name="ncx_ucb_clc_data"/>
<input name="ncx_ucb_clc_vcid"/>
<input name="ncx_ucb_clc_local"/>
<input name="ncx_node_id"/>
<input name="ncx_coherence_plane_en"/>
<input name="nsid_node0_txn_id"/>
<input name="nsid_node1_txn_id"/>
<input name="nsid_node2_txn_id"/>
<input name="nsid_node3_txn_id"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<output name="ncx_clc0_local_req"/>
<output name="ncx_clc0_pckt_type_vld"/>
<output name="ncx_clc0_msg"/>
<output name="ncx_clc1_local_req"/>
<output name="ncx_clc1_pckt_type_vld"/>
<output name="ncx_clc1_msg"/>
<output name="ncx_clc2_local_req"/>
<output name="ncx_clc2_pckt_type_vld"/>
<output name="ncx_clc2_msg"/>
<output name="ncx_clc3_local_req"/>
<output name="ncx_clc3_pckt_type_vld"/>
<output name="ncx_clc3_msg"/>
<output name="ncx2clc_ncnr_sel"/>
<output name="ncx2clc_ncnr_node_full"/>
<output name="ncx2clc_ncnd_sel"/>
<output name="ncx2clc_ncnd_pl_full"/>
<output name="ncx2clc_ucb_sel"/>
<output name="ncx2clc_nsid_push"/>
<output name="ncx2clc_nsid_push_node_id"/>
<output name="ncx2clc_nsid_din"/>
<output name="scan_out"/>
<complexity cyclo1="34" cyclo2="11" nCaseStmts="7" nCaseItems="30" nLoops="0" nIfStmts="3" />
<volume nNodes="606" nStmts="7" nExprs="227" nInputs="40" nOutputs="21" nParams="0" nAlwaysClocks="19" nBAssign="30" nNBAssign="0" nWAssign="84" nOther="239" />
</block>
<block name="ncx_ncx2cpx_core_ctl">
<input name="cpx_ncx_grant_in"/>
<input name="next_ncx_cpx_req_cq"/>
<input name="l1clk"/>
<input name="siclk"/>
<input name="soclk"/>
<input name="scan_in"/>
<output name="cpx_buf_full"/>
<output name="cpx_buf_full_copy1"/>
<output name="cpx_buf_full_copy2"/>
<output name="scan_out"/>
<complexity cyclo1="4" cyclo2="2" nCaseStmts="1" nCaseItems="3" nLoops="0" nIfStmts="0" />
<volume nNodes="55" nStmts="1" nExprs="18" nInputs="6" nOutputs="4" nParams="0" nAlwaysClocks="3" nBAssign="3" nNBAssign="0" nWAssign="9" nOther="21" />
</block>
<block name="ncx_ncx2cpx_ctl">
<input name="cpx_ncx_grant_cx"/>
<input name="ncld_ncx2cpx_vld"/>
<input name="ncld_ncx2cpx_pkt"/>
<input name="ncld_ncx2cpx_core"/>
<input name="ncid_ncx2cpx_vld"/>
<input name="ncid_ncx2cpx_pkt"/>
<input name="ncid_ncx2cpx_core"/>
<input name="ncfd_ncx2cpx_vld"/>
<input name="ncfd_ncx2cpx_pkt"/>
<input name="ncfd_ncx2cpx_core"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<output name="ncx_cpx_data_ca"/>
<output name="ncx_cpx_req_cq"/>
<output name="ncx2cpx_ncld_sel"/>
<output name="ncx2cpx_ncld_core_busy"/>
<output name="ncx2cpx_ncid_sel"/>
<output name="ncx2cpx_ncfd_sel"/>
<output name="ncx2cpx_ncfd_core_busy"/>
<output name="scan_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="357" nStmts="0" nExprs="155" nInputs="17" nOutputs="8" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="46" nOther="156" />
</block>
<block name="ncx_nsid_ctl">
<input name="ncx2clc_nsid_push"/>
<input name="ncx2clc_nsid_push_node_id"/>
<input name="ncx2clc_nsid_din"/>
<input name="nsid_rd_ptr"/>
<input name="nsid_clr"/>
<input name="nsid_clr_ptr"/>
<input name="misc_nsid_fsr_timeout_enable"/>
<input name="misc_nsid_fdr_timeout_enable"/>
<input name="misc_timeout_pulse"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<output name="nsid_node0_txn_id"/>
<output name="nsid_node1_txn_id"/>
<output name="nsid_node2_txn_id"/>
<output name="nsid_node3_txn_id"/>
<output name="nsid_dout"/>
<output name="nsid_timeout_vcid"/>
<output name="nsid_timeout_fdr_error"/>
<output name="nsid_timeout_fsr_error"/>
<output name="scan_out"/>
<complexity cyclo1="114" cyclo2="48" nCaseStmts="3" nCaseItems="69" nLoops="0" nIfStmts="44" />
<volume nNodes="2138" nStmts="9" nExprs="878" nInputs="16" nOutputs="9" nParams="0" nAlwaysClocks="92" nBAssign="69" nNBAssign="0" nWAssign="205" nOther="885" />
</block>
<block name="ncx_nsid_to_ctl">
<input name="vld"/>
<input name="rw"/>
<input name="misc_nsid_fdr_timeout_enable"/>
<input name="misc_nsid_fsr_timeout_enable"/>
<input name="timeout_pulse"/>
<input name="l1clk"/>
<input name="siclk"/>
<input name="soclk"/>
<input name="scan_in"/>
<output name="timeout_err"/>
<output name="scan_out"/>
<complexity cyclo1="2" cyclo2="2" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="1" />
<volume nNodes="17" nStmts="0" nExprs="6" nInputs="9" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="4" nOther="7" />
</block>
<block name="ncx_pcx2ncu_ctl">
<input name="pcx_ncx_data_rdy_px1"/>
<input name="pcx_ncx_data_px2"/>
<input name="ncu_ncx_stall_pq"/>
<input name="ncx_1way"/>
<input name="ncx_2way"/>
<input name="ncx_3way"/>
<input name="ncx_ext_hub"/>
<input name="ncx_node_id"/>
<input name="ncnr_full"/>
<input name="ncfr_pcxpkt"/>
<input name="ncfr_pcxpkt_tid"/>
<input name="ncfr_pcxpkt_plane_id"/>
<input name="ncfr_pcxpkt_rdy"/>
<input name="ncfr_stall"/>
<input name="ncid_index_core_id"/>
<input name="ncid_index_thr_id"/>
<input name="ncid_full"/>
<input name="ncx_mcu2_2way_pre"/>
<input name="ncx_mcu2_3way_pre"/>
<input name="ncx_mcu2_4way_pre"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<output name="ncx_pcx_stall_pq"/>
<output name="ncx_ncu_data_rdy_px1"/>
<output name="ncx_ncu_data_px2"/>
<output name="pcx2ncu_ncnr_drdy"/>
<output name="ncnr_req_pkt"/>
<output name="ncnr_data_pkt"/>
<output name="ncnr_rw"/>
<output name="ncnr_node_id"/>
<output name="pcx2ncu_ncfr_sel"/>
<output name="ncid_push"/>
<output name="ncid_din_local"/>
<output name="ncid_din_plane_id"/>
<output name="ncid_din_sid"/>
<output name="ncid_din_rw"/>
<output name="ncid_din_nack"/>
<output name="ncid_din_ifill"/>
<output name="ncid_din_bis"/>
<output name="ncx_mcu2_2way"/>
<output name="ncx_mcu2_3way"/>
<output name="ncx_mcu2_4way"/>
<output name="scan_out"/>
<complexity cyclo1="28" cyclo2="24" nCaseStmts="1" nCaseItems="5" nLoops="0" nIfStmts="22" />
<volume nNodes="543" nStmts="12" nExprs="184" nInputs="27" nOutputs="21" nParams="0" nAlwaysClocks="15" nBAssign="11" nNBAssign="0" nWAssign="127" nOther="194" />
</block>
<block name="ncx_rrpicker4_ctl">
<input name="arb"/>
<input name="update_priority"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="siclk"/>
<input name="soclk"/>
<output name="sel"/>
<output name="priority"/>
<output name="scan_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="59" nStmts="0" nExprs="24" nInputs="6" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="10" nOther="25" />
</block>
<block name="ncx_store_pl_ctl">
<input name="vcid_pl_id_in"/>
<input name="vcid_wr"/>
<input name="vcid_store_en"/>
<input name="vcid_store_clr"/>
<input name="vcid_clr"/>
<input name="vcid_rd"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<output name="vcid_pl_id"/>
<output name="vcid_store_vld"/>
<output name="scan_out"/>
<complexity cyclo1="65" cyclo2="2" nCaseStmts="1" nCaseItems="64" nLoops="0" nIfStmts="0" />
<volume nNodes="2124" nStmts="1" nExprs="897" nInputs="10" nOutputs="3" nParams="0" nAlwaysClocks="66" nBAssign="128" nNBAssign="0" nWAssign="133" nOther="899" />
</block>
<block name="ncx">
<input name="pcx_ncx_data_rdy_px1"/>
<input name="pcx_ncx_data_px2"/>
<input name="cpx_ncx_grant_cx"/>
<input name="ncu_ncx_stall_pq"/>
<input name="ncu_ncx_data_ca"/>
<input name="ncu_ncx_req_cq"/>
<input name="clc0_ncx_ack"/>
<input name="clc0_ncx_pckt_type_vld"/>
<input name="clc0_ncx_msg"/>
<input name="clc1_ncx_ack"/>
<input name="clc1_ncx_pckt_type_vld"/>
<input name="clc1_ncx_msg"/>
<input name="clc2_ncx_ack"/>
<input name="clc2_ncx_pckt_type_vld"/>
<input name="clc2_ncx_msg"/>
<input name="clc3_ncx_ack"/>
<input name="clc3_ncx_pckt_type_vld"/>
<input name="clc3_ncx_msg"/>
<input name="ncu_ncx_vld"/>
<input name="ncu_ncx_data"/>
<input name="ncu_ncx_stall"/>
<input name="tcu_ncx_mbist_start"/>
<input name="tcu_ncx_mbist_scan_in"/>
<input name="tcu_mbist_user_mode"/>
<input name="tcu_mbist_bisi_en"/>
<input name="ncu_cmp_tick_enable"/>
<input name="gclk"/>
<input name="scan_in"/>
<input name="tcu_scan_en"/>
<input name="tcu_ncx_clk_stop"/>
<input name="tcu_ncx_io_clk_stop"/>
<input name="tcu_pce_ov"/>
<input name="rst_wmr_protect"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="ccu_cmp_io_sync_en"/>
<input name="ccu_io_cmp_sync_en"/>
<input name="tcu_array_wr_inhibit"/>
<input name="tcu_atpg_mode"/>
<input name="tcu_se_scancollar_in"/>
<input name="tcu_se_scancollar_out"/>
<input name="tcu_div_bypass"/>
<input name="ccu_io_out"/>
<input name="ccu_serdes_dtm"/>
<input name="cluster_arst_l"/>
<output name="ncx_rst_fatal_error"/>
<output name="ncx_pcx_stall_pq"/>
<output name="ncx_cpx_data_ca"/>
<output name="ncx_cpx_req_cq"/>
<output name="ncx_ncu_data_rdy_px1"/>
<output name="ncx_ncu_data_px2"/>
<output name="ncx_ncu_grant_cx"/>
<output name="ncx_clc0_pckt_type_vld"/>
<output name="ncx_clc0_msg"/>
<output name="ncx_clc0_local_req"/>
<output name="ncx_clc0_ack"/>
<output name="ncx_node_id"/>
<output name="ncx_1way"/>
<output name="ncx_ext_hub"/>
<output name="ncx_clc1_pckt_type_vld"/>
<output name="ncx_clc1_msg"/>
<output name="ncx_clc1_local_req"/>
<output name="ncx_clc1_ack"/>
<output name="ncx_clc1_node_id"/>
<output name="ncx_clc1_1way"/>
<output name="ncx_clc1_ext_hub"/>
<output name="ncx_clc2_pckt_type_vld"/>
<output name="ncx_clc2_msg"/>
<output name="ncx_clc2_local_req"/>
<output name="ncx_clc2_ack"/>
<output name="ncx_clc2_node_id"/>
<output name="ncx_clc2_1way"/>
<output name="ncx_clc2_ext_hub"/>
<output name="ncx_clc3_pckt_type_vld"/>
<output name="ncx_clc3_msg"/>
<output name="ncx_clc3_local_req"/>
<output name="ncx_clc3_ack"/>
<output name="ncx_clc3_node_id"/>
<output name="ncx_clc3_1way"/>
<output name="ncx_clc3_ext_hub"/>
<output name="ncx_ncu_stall"/>
<output name="ncx_ncu_vld"/>
<output name="ncx_ncu_data"/>
<output name="ncx_2way"/>
<output name="ncx_3way"/>
<output name="ncx_4way"/>
<output name="ncx_mcu2_2way"/>
<output name="ncx_mcu2_3way"/>
<output name="ncx_mcu2_4way"/>
<output name="ncx_tcu_mbist_done"/>
<output name="ncx_tcu_mbist_fail"/>
<output name="ncx_tcu_mbist_scan_out"/>
<output name="ncx_slow_pulse"/>
<output name="ncx_tick_en_slow"/>
<output name="scan_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="2060" nStmts="0" nExprs="1014" nInputs="45" nOutputs="50" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="30" nOther="1016" />
</block>
<block name="ncx_ucbbuf_ctl">
<input name="ncu_ncx_vld"/>
<input name="ncu_ncx_data"/>
<input name="req_acpted"/>
<input name="rd_ack_vld"/>
<input name="rd_nack_vld"/>
<input name="thr_id_out"/>
<input name="buf_id_out"/>
<input name="data_out"/>
<input name="ncu_ncx_stall"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<output name="ncx_ncu_stall"/>
<output name="rd_req_vld"/>
<output name="wr_req_vld"/>
<output name="thr_id_in"/>
<output name="buf_id_in"/>
<output name="addr_in"/>
<output name="data_in"/>
<output name="ack_busy"/>
<output name="ncx_ncu_vld"/>
<output name="ncx_ncu_data"/>
<output name="scan_out"/>
<complexity cyclo1="9" cyclo2="9" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="8" />
<volume nNodes="190" nStmts="0" nExprs="70" nInputs="13" nOutputs="11" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="49" nOther="71" />
</block>
<block name="ncx_ucb_ctl">
<input name="ncu_ncx_vld"/>
<input name="ncu_ncx_data"/>
<input name="ncx_ucb_ack_vld0"/>
<input name="ncx_ucb_nack_vld0"/>
<input name="ncx_ucb_wrack_vld0"/>
<input name="ncx_ucb_data0"/>
<input name="ncx_ucb_thr_id0"/>
<input name="ncx_ucb_buf_id0"/>
<input name="ncu_ncx_stall"/>
<input name="misc_tick_en_slow"/>
<input name="ncu_cmp_tick_enable"/>
<input name="iol2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<output name="ncx_ncu_stall"/>
<output name="ucb_ncx_rd_req_vld0"/>
<output name="ucb_ncx_wr_req_vld0"/>
<output name="ucb_ncx_thr_id"/>
<output name="ucb_ncx_buf_id"/>
<output name="ucb_ncx_addr"/>
<output name="ucb_ncx_data"/>
<output name="ncx_ncu_vld"/>
<output name="ncx_ncu_data"/>
<output name="ncx_tick_en_slow"/>
<output name="scan_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="191" nStmts="0" nExprs="78" nInputs="18" nOutputs="11" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="34" nOther="79" />
</block>
<block name="ncx_ucbin_ctl">
<input name="l1clk"/>
<input name="scan_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="vld"/>
<input name="data"/>
<input name="stall_a1"/>
<output name="scan_out"/>
<output name="stall"/>
<output name="indata_buf_vld"/>
<output name="indata_buf"/>
<complexity cyclo1="5" cyclo2="5" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="4" />
<volume nNodes="174" nStmts="0" nExprs="74" nInputs="7" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="25" nOther="75" />
</block>
<block name="ncx_ucbout_ctl">
<input name="l1clk"/>
<input name="scan_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="stall"/>
<input name="outdata_buf_in"/>
<input name="outdata_vec_in"/>
<input name="outdata_buf_wr"/>
<output name="scan_out"/>
<output name="vld"/>
<output name="data"/>
<output name="outdata_buf_busy"/>
<complexity cyclo1="5" cyclo2="5" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="4" />
<volume nNodes="44" nStmts="0" nExprs="15" nInputs="8" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="13" nOther="16" />
</block>
<block name="rst_cmp_ctl">
<input name="l2clk"/>
<input name="scan_in"/>
<input name="rst_aclk"/>
<input name="rst_bclk"/>
<input name="rst_scan_en"/>
<input name="tcu_pce_ov"/>
<input name="rst_clk_stop"/>
<input name="tcu_rst_scan_mode"/>
<input name="ccu_cmp_sys_sync_en"/>
<input name="ccu_sys_cmp_sync_en"/>
<input name="cmp_io_sync_en"/>
<input name="io_cmp_sync_en"/>
<input name="rst_cmp_ctl_wmr_sys2_"/>
<input name="mio_rst_pwron_rst_l"/>
<input name="tcu_rst_flush_init_ack"/>
<input name="tcu_rst_flush_stop_ack"/>
<input name="tcu_rst_asicflush_stop_ack"/>
<input name="rst_mcu_selfrsh_sys2"/>
<input name="rst_l2_por_sys2_"/>
<input name="rst_l2_wmr_sys2_"/>
<input name="rst_dmu_peu_por_sys2_"/>
<input name="rst_dmu_peu_wmr_sys2_"/>
<input name="rst_tcu_clk_stop_sys2"/>
<input name="rst_ncu_unpark_thread_sys2"/>
<input name="rst_ncu_xir_sys2_"/>
<input name="ncu_rst_xir_done_io"/>
<input name="tcu_rst_efu_done"/>
<input name="tcu_bisx_done"/>
<input name="ncu_rst_fatal_error_io"/>
<input name="tcu_test_protect_io"/>
<input name="ccu_rst_change_io"/>
<input name="l2ta_rst_fatal_error_io"/>
<input name="ncx_rst_fatal_error"/>
<input name="rt_flush_init_req_sys2"/>
<input name="rt_flush_stop_req_sys2"/>
<input name="rt_asicflush_stop_req_sys2"/>
<input name="rd_req_vld_io"/>
<input name="wr_req_vld_io"/>
<input name="req_acpted_sys"/>
<input name="rd_ack_vld_sys"/>
<input name="rd_nack_vld_sys"/>
<input name="addr_in_io"/>
<input name="data_in_io"/>
<input name="thr_id_in_io"/>
<input name="buf_id_in_io"/>
<input name="ack_busy_io"/>
<input name="data_out_sys2"/>
<input name="thr_id_out_sys"/>
<input name="buf_id_out_sys"/>
<input name="rst_tcu_dbr_gen_sys"/>
<input name="rst_rst_pwron_rst_l_sys2_"/>
<input name="mio_rst_pb_rst_sys_"/>
<input name="rst_rst_por_sys2_"/>
<input name="rst_rst_wmr_sys2_"/>
<input name="rst_clc_cnt_start_sys"/>
<output name="scan_out"/>
<output name="tr_flush_init_ack_cmp"/>
<output name="tr_flush_stop_ack_cmp"/>
<output name="tr_asicflush_stop_ack_cmp"/>
<output name="rst_tcu_flush_init_req"/>
<output name="rst_tcu_flush_stop_req"/>
<output name="rst_tcu_asicflush_stop_req"/>
<output name="rd_req_vld_sys"/>
<output name="wr_req_vld_sys"/>
<output name="req_acpted_cmp2"/>
<output name="rd_ack_vld_cmp2"/>
<output name="rd_nack_vld_cmp2"/>
<output name="addr_in_sys"/>
<output name="data_in_sys"/>
<output name="thr_id_in_sys"/>
<output name="buf_id_in_sys"/>
<output name="ack_busy_sys"/>
<output name="data_out_cmp2"/>
<output name="thr_id_out_cmp2"/>
<output name="buf_id_out_cmp2"/>
<output name="rst_mcu_selfrsh_cmp2"/>
<output name="rst_dmu_peu_por_"/>
<output name="rst_dmu_peu_wmr_"/>
<output name="rst_tcu_clk_stop"/>
<output name="rst_tcu_clk_stop_io"/>
<output name="rst_l2_por_"/>
<output name="rst_l2_wmr_"/>
<output name="rst_ncu_unpark_thread_cmp2"/>
<output name="rst_ncu_xir_cmp2_"/>
<output name="ncu_rst_xir_done_sys"/>
<output name="tcu_rst_efu_done_cmp"/>
<output name="tcu_bisx_done_cmp"/>
<output name="tcu_test_protect_cmp"/>
<output name="ccu_rst_change_cmp"/>
<output name="ncu_rst_fatal_error_cmp"/>
<output name="ncx_rst_fatal_error_cmp"/>
<output name="l2t7_rst_fatal_error_cmp"/>
<output name="l2t6_rst_fatal_error_cmp"/>
<output name="l2t5_rst_fatal_error_cmp"/>
<output name="l2t4_rst_fatal_error_cmp"/>
<output name="l2t3_rst_fatal_error_cmp"/>
<output name="l2t2_rst_fatal_error_cmp"/>
<output name="l2t1_rst_fatal_error_cmp"/>
<output name="l2t0_rst_fatal_error_cmp"/>
<output name="pwron_rst_h_scan_mode_en"/>
<output name="rst_tcu_dbr_gen"/>
<output name="rst_tcu_pwron_rst_l"/>
<output name="rst_rst_pwron_rst_l_io0_"/>
<output name="mio_rst_pb_rst_sys2_"/>
<output name="rst_rst_por_io0_"/>
<output name="rst_rst_wmr_io0_"/>
<output name="rst_clc_cnt_start"/>
<complexity cyclo1="8" cyclo2="8" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="7" />
<volume nNodes="1160" nStmts="0" nExprs="533" nInputs="55" nOutputs="52" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="93" nOther="534" />
</block>
<block name="rst_fsm_ctl">
<input name="ref_clk"/>
<input name="scan_in"/>
<input name="rst_aclk"/>
<input name="rst_bclk"/>
<input name="rst_scan_en"/>
<input name="tcu_pce_ov"/>
<input name="io_test_mode"/>
<input name="rd_req_vld_sys"/>
<input name="wr_req_vld_sys"/>
<input name="addr_in_sys"/>
<input name="data_in_sys"/>
<input name="thr_id_in_sys"/>
<input name="buf_id_in_sys"/>
<input name="ack_busy_sys"/>
<input name="mio_rst_pwron_rst_l"/>
<input name="mio_rst_button_xir_l"/>
<input name="ncu_rst_xir_done_sys"/>
<input name="mio_rst_pb_rst_l"/>
<input name="ccu_rst_change_cmp"/>
<input name="tcu_bisx_done_cmp"/>
<input name="tcu_rst_efu_done_cmp"/>
<input name="tr_flush_init_ack_cmp"/>
<input name="tr_flush_stop_ack_cmp"/>
<input name="tr_asicflush_stop_ack_cmp"/>
<input name="ncu_rst_fatal_error_cmp"/>
<input name="l2t0_rst_fatal_error_cmp"/>
<input name="l2t1_rst_fatal_error_cmp"/>
<input name="l2t2_rst_fatal_error_cmp"/>
<input name="l2t3_rst_fatal_error_cmp"/>
<input name="l2t4_rst_fatal_error_cmp"/>
<input name="l2t5_rst_fatal_error_cmp"/>
<input name="l2t6_rst_fatal_error_cmp"/>
<input name="l2t7_rst_fatal_error_cmp"/>
<input name="tcu_rst_scan_mode"/>
<input name="mio_rst_pb_rst_sys2_"/>
<input name="tcu_test_protect_cmp"/>
<input name="ncx_rst_fatal_error_cmp"/>
<output name="rst_fsm_ctl_scanout"/>
<output name="req_acpted_sys"/>
<output name="rd_ack_vld_sys"/>
<output name="rd_nack_vld_sys"/>
<output name="data_out_sys2"/>
<output name="thr_id_out_sys"/>
<output name="buf_id_out_sys"/>
<output name="rst_ccu_pll_"/>
<output name="rst_ccu_"/>
<output name="rst_l2_por_sys2_"/>
<output name="rst_l2_wmr_sys2_"/>
<output name="rst_cmp_ctl_wmr_sys2_"/>
<output name="rst_wmr_protect"/>
<output name="rst_tcu_clk_stop_sys2"/>
<output name="rst_mcu_selfrsh_sys2"/>
<output name="rst_dmu_peu_por_sys2_"/>
<output name="rst_dmu_peu_wmr_sys2_"/>
<output name="rt_flush_init_req_sys2"/>
<output name="rt_flush_stop_req_sys2"/>
<output name="rt_asicflush_stop_req_sys2"/>
<output name="rst_ncu_unpark_thread_sys2"/>
<output name="rst_ncu_xir_sys2_"/>
<output name="rst_mio_pex_reset_l"/>
<output name="rst_mio_ssi_sync_l"/>
<output name="rst_mio_rst_state"/>
<output name="cluster_arst_l"/>
<output name="rst_dmu_async_por_"/>
<output name="rst_rst_pwron_rst_l_sys2_"/>
<output name="rst_tcu_dbr_gen_sys"/>
<output name="rst_rst_por_sys2_"/>
<output name="rst_rst_wmr_sys2_"/>
<output name="mio_rst_pb_rst_sys_"/>
<output name="rst_mio_fatal_error"/>
<output name="rst_cmt_pd"/>
<output name="rst_cmt_maindiv"/>
<output name="rst_cmt_outdiv"/>
<output name="rst_cmt_enable"/>
<output name="rst_cmt_start"/>
<output name="rst_cmt_resetz"/>
<output name="rst_cmt_config"/>
<output name="rst_clc_cl_clk_sel"/>
<output name="rst_clc_cnt_start_sys"/>
<output name="rst_clc_syncpatlen"/>
<output name="rst_ssr_sel_comet"/>
<output name="rst_fsr_sel_comet"/>
<complexity cyclo1="193" cyclo2="123" nCaseStmts="5" nCaseItems="75" nLoops="0" nIfStmts="117" />
<volume nNodes="2384" nStmts="49" nExprs="810" nInputs="37" nOutputs="45" nParams="0" nAlwaysClocks="31" nBAssign="411" nNBAssign="0" nWAssign="306" nOther="777" />
</block>
<block name="rst_io_ctl">
<input name="iol2clk"/>
<input name="scan_in"/>
<input name="rst_aclk"/>
<input name="rst_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_pce_ov"/>
<input name="rst_clk_stop"/>
<input name="tcu_rst_scan_mode"/>
<input name="rst_rst_por_io0_"/>
<input name="rst_rst_wmr_io0_"/>
<input name="rd_req_vld"/>
<input name="wr_req_vld"/>
<input name="req_acpted_cmp2"/>
<input name="rd_ack_vld_cmp2"/>
<input name="rd_nack_vld_cmp2"/>
<input name="addr_in"/>
<input name="data_in"/>
<input name="thr_id_in"/>
<input name="buf_id_in"/>
<input name="ack_busy"/>
<input name="data_out_cmp2"/>
<input name="thr_id_out_cmp2"/>
<input name="buf_id_out_cmp2"/>
<input name="rst_ncu_unpark_thread_cmp2"/>
<input name="rst_ncu_xir_cmp2_"/>
<input name="ncu_rst_xir_done"/>
<input name="ccu_rst_change"/>
<input name="l2t0_rst_fatal_error"/>
<input name="l2t1_rst_fatal_error"/>
<input name="l2t2_rst_fatal_error"/>
<input name="l2t3_rst_fatal_error"/>
<input name="l2t4_rst_fatal_error"/>
<input name="l2t5_rst_fatal_error"/>
<input name="l2t6_rst_fatal_error"/>
<input name="l2t7_rst_fatal_error"/>
<input name="ncu_rst_fatal_error"/>
<input name="tcu_test_protect"/>
<input name="rst_mcu_selfrsh_cmp2"/>
<input name="rst_rst_pwron_rst_l_io0_"/>
<output name="scan_out"/>
<output name="rd_req_vld_io"/>
<output name="wr_req_vld_io"/>
<output name="req_acpted"/>
<output name="rd_ack_vld"/>
<output name="rd_nack_vld"/>
<output name="addr_in_io"/>
<output name="data_in_io"/>
<output name="thr_id_in_io"/>
<output name="buf_id_in_io"/>
<output name="ack_busy_io"/>
<output name="data_out"/>
<output name="thr_id_out"/>
<output name="buf_id_out"/>
<output name="rst_ncu_unpark_thread"/>
<output name="rst_ncu_xir_"/>
<output name="ncu_rst_xir_done_io"/>
<output name="ccu_rst_change_io"/>
<output name="l2ta_rst_fatal_error_io"/>
<output name="ncu_rst_fatal_error_io"/>
<output name="tcu_test_protect_io"/>
<output name="rst_rst_wmr_io_"/>
<output name="rst_mcu_selfrsh"/>
<complexity cyclo1="5" cyclo2="5" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="4" />
<volume nNodes="396" nStmts="0" nExprs="173" nInputs="39" nOutputs="23" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="49" nOther="174" />
</block>
<block name="rst">
<input name="ccu_rst_sys_clk"/>
<input name="gclk"/>
<input name="ccu_io_out"/>
<input name="scan_in"/>
<input name="tcu_div_bypass"/>
<input name="tcu_atpg_mode"/>
<input name="tcu_rst_clk_stop"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="io_test_mode"/>
<input name="ccu_cmp_sys_sync_en"/>
<input name="ccu_sys_cmp_sync_en"/>
<input name="ccu_cmp_io_sync_en"/>
<input name="ccu_io_cmp_sync_en"/>
<input name="tcu_test_protect"/>
<input name="ncu_rst_vld"/>
<input name="ncu_rst_data"/>
<input name="ncu_rst_stall"/>
<input name="mio_rst_pwron_rst_l"/>
<input name="mio_rst_button_xir_l"/>
<input name="ncu_rst_xir_done"/>
<input name="tcu_rst_flush_init_ack"/>
<input name="tcu_rst_flush_stop_ack"/>
<input name="tcu_rst_asicflush_stop_ack"/>
<input name="mio_rst_pb_rst_l"/>
<input name="ccu_rst_change"/>
<input name="tcu_bisx_done"/>
<input name="tcu_rst_efu_done"/>
<input name="l2t0_rst_fatal_error"/>
<input name="l2t1_rst_fatal_error"/>
<input name="l2t2_rst_fatal_error"/>
<input name="l2t3_rst_fatal_error"/>
<input name="l2t4_rst_fatal_error"/>
<input name="l2t5_rst_fatal_error"/>
<input name="l2t6_rst_fatal_error"/>
<input name="l2t7_rst_fatal_error"/>
<input name="ncu_rst_fatal_error"/>
<input name="tcu_rst_scan_mode"/>
<input name="ncx_rst_fatal_error"/>
<input name="ccu_rst_sync_stable"/>
<output name="scan_out"/>
<output name="rst_ncu_stall"/>
<output name="rst_ncu_vld"/>
<output name="rst_ncu_data"/>
<output name="rst_l2_por_"/>
<output name="rst_l2_wmr_"/>
<output name="rst_ccu_pll_"/>
<output name="rst_ccu_"/>
<output name="rst_wmr_protect"/>
<output name="rst_tcu_clk_stop"/>
<output name="rst_mcu_selfrsh"/>
<output name="rst_tcu_flush_init_req"/>
<output name="rst_tcu_flush_stop_req"/>
<output name="rst_tcu_asicflush_stop_req"/>
<output name="rst_dmu_peu_por_"/>
<output name="rst_dmu_peu_wmr_"/>
<output name="rst_ncu_unpark_thread"/>
<output name="rst_ncu_xir_"/>
<output name="rst_mio_pex_reset_l"/>
<output name="rst_mio_ssi_sync_l"/>
<output name="rst_mio_rst_state"/>
<output name="cluster_arst_l"/>
<output name="rst_tcu_dbr_gen"/>
<output name="rst_dmu_async_por_"/>
<output name="rst_tcu_pwron_rst_l"/>
<output name="rst_mio_fatal_error"/>
<output name="rst_cmt_pd"/>
<output name="rst_cmt_maindiv"/>
<output name="rst_cmt_outdiv"/>
<output name="rst_cmt_enable"/>
<output name="rst_cmt_start"/>
<output name="rst_cmt_config"/>
<output name="rst_cmt_resetz"/>
<output name="rst_clc_cl_clk_sel"/>
<output name="rst_ssr_sel_comet"/>
<output name="rst_fsr_sel_comet"/>
<output name="rst_clc_cnt_start"/>
<output name="rst_clc_syncpatlen"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="226" nStmts="0" nExprs="109" nInputs="42" nOutputs="38" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="7" nOther="110" />
</block>
<block name="rst_ucbbusin4_ctl">
<input name="iol2clk"/>
<input name="ucb_clr_io_"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="vld"/>
<input name="data"/>
<input name="stall_a1"/>
<output name="scan_out"/>
<output name="stall"/>
<output name="indata_buf_vld"/>
<output name="indata_buf"/>
<complexity cyclo1="5" cyclo2="5" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="4" />
<volume nNodes="211" nStmts="0" nExprs="91" nInputs="11" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="28" nOther="92" />
</block>
<block name="rst_ucbbusout4_ctl">
<input name="iol2clk"/>
<input name="ucb_clr_io_"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="stall"/>
<input name="outdata_buf_in"/>
<input name="outdata_vec_in"/>
<input name="outdata_buf_wr"/>
<output name="scan_out"/>
<output name="vld"/>
<output name="data"/>
<output name="outdata_buf_busy"/>
<complexity cyclo1="5" cyclo2="5" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="4" />
<volume nNodes="61" nStmts="0" nExprs="22" nInputs="12" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="16" nOther="23" />
</block>
<block name="rst_ucbflow_ctl">
<input name="iol2clk"/>
<input name="ucb_clr_io_"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="rst_clk_stop"/>
<input name="rst_aclk"/>
<input name="rst_bclk"/>
<input name="rst_scan_en"/>
<input name="tcu_rst_scan_mode"/>
<input name="ncu_rst_vld"/>
<input name="ncu_rst_data"/>
<input name="ncu_rst_stall"/>
<input name="req_acpted"/>
<input name="rd_ack_vld"/>
<input name="rd_nack_vld"/>
<input name="thr_id_out"/>
<input name="buf_id_out"/>
<input name="data_out"/>
<output name="ucb_ctl_scanout"/>
<output name="rst_ncu_stall"/>
<output name="rst_ncu_vld"/>
<output name="rst_ncu_data"/>
<output name="rd_req_vld"/>
<output name="wr_req_vld"/>
<output name="thr_id_in"/>
<output name="buf_id_in"/>
<output name="addr_in"/>
<output name="data_in"/>
<output name="ack_busy"/>
<complexity cyclo1="14" cyclo2="14" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="13" />
<volume nNodes="278" nStmts="0" nExprs="110" nInputs="18" nOutputs="11" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="57" nOther="111" />
</block>
<block name="db0_red_dp">
<input name="iol2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="wr_en0"/>
<input name="wr_en1"/>
<input name="wr_en2"/>
<input name="wr_en3"/>
<input name="mux1_sel0"/>
<input name="mux1_sel1"/>
<input name="mux1_sel2"/>
<input name="mux2_sel0"/>
<input name="mux2_sel1"/>
<input name="mux2_sel2"/>
<input name="mux3_sel0"/>
<input name="mux3_sel1"/>
<input name="mux3_sel2"/>
<input name="mux4_sel0"/>
<input name="mux4_sel1"/>
<input name="mux4_sel2"/>
<input name="mux5_sel0"/>
<input name="mux5_sel1"/>
<input name="mux5_sel2"/>
<input name="mux5_sel3"/>
<input name="dmu_ncu_wrack_vld"/>
<input name="dmu_ncu_wrack_tag"/>
<input name="dmu_ncu_data"/>
<input name="dmu_ncu_vld"/>
<input name="dmu_ncu_stall"/>
<input name="dmu_sii_hdr_vld"/>
<input name="dmu_sii_reqbypass"/>
<input name="dmu_sii_datareq"/>
<input name="dmu_sii_datareq16"/>
<input name="dmu_sii_data"/>
<input name="dmu_sii_be"/>
<input name="dmu_dbg0_debug_bus_a"/>
<input name="dmu_dbg0_debug_bus_b"/>
<output name="scan_out"/>
<output name="red_rtc_rep_bus"/>
<output name="dbg0_mio_debug_bus_a"/>
<output name="dbg0_mio_debug_bus_b"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="mux_macro"/>
<instance name="mux_macro"/>
<instance name="mux_macro"/>
<instance name="mux_macro"/>
<instance name="mux_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="241" nStmts="0" nExprs="103" nInputs="40" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="18" nOther="120" />
</block>
<block name="db0_reduct_ctl">
<input name="iol2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="dmu_ncu_vld"/>
<output name="scan_out"/>
<output name="wr_en0"/>
<output name="wr_en1"/>
<output name="wr_en2"/>
<output name="wr_en3"/>
<output name="mux1_sel0"/>
<output name="mux1_sel1"/>
<output name="mux1_sel2"/>
<output name="mux2_sel0"/>
<output name="mux2_sel1"/>
<output name="mux2_sel2"/>
<output name="mux3_sel0"/>
<output name="mux3_sel1"/>
<output name="mux3_sel2"/>
<output name="mux4_sel0"/>
<output name="mux4_sel1"/>
<output name="mux4_sel2"/>
<output name="mux5_sel0"/>
<output name="mux5_sel1"/>
<output name="mux5_sel2"/>
<output name="mux5_sel3"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="spare_ctl_macro"/>
<instance name="l1clkhdr_ctl_macro"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="229" nStmts="0" nExprs="83" nInputs="8" nOutputs="21" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="47" nOther="99" />
</block>
<block name="db0_rtc_dp">
<input name="l2clk"/>
<input name="io_cmp_sync_en"/>
<input name="cmp_io2x_sync_en"/>
<input name="red_rtc_rep_bus"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="dbg1_dbg0_debug_data"/>
<input name="l2t0_dbg0_err_event"/>
<input name="l2t2_dbg0_err_event"/>
<input name="spc0_dbg0_instr_cmt_grp0"/>
<input name="spc0_dbg0_instr_cmt_grp1"/>
<input name="spc2_dbg0_instr_cmt_grp0"/>
<input name="spc2_dbg0_instr_cmt_grp1"/>
<output name="scan_out"/>
<output name="dbg0_mio_dbg_dq"/>
<output name="dbg0_dbg1_debug_data"/>
<output name="dbg0_dbg1_l2t0_err_event"/>
<output name="dbg0_dbg1_l2t2_err_event"/>
<output name="dbg0_dbg1_spc0_instr_cmt_grp0"/>
<output name="dbg0_dbg1_spc0_instr_cmt_grp1"/>
<output name="dbg0_dbg1_spc2_instr_cmt_grp0"/>
<output name="dbg0_dbg1_spc2_instr_cmt_grp1"/>
<instance name="msff_macro"/>
<instance name="or_macro"/>
<instance name="or_macro"/>
<instance name="or_macro"/>
<instance name="or_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="mux_macro"/>
<instance name="mux_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="184" nStmts="0" nExprs="76" nInputs="17" nOutputs="9" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="16" nOther="92" />
</block>
<block name="db0">
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_atpg_mode"/>
<input name="cluster_arst_l"/>
<input name="ccu_io_out"/>
<input name="tcu_div_bypass"/>
<input name="scan_in"/>
<input name="dmu_ncu_wrack_vld"/>
<input name="dmu_ncu_wrack_tag"/>
<input name="dmu_ncu_data"/>
<input name="dmu_ncu_vld"/>
<input name="dmu_ncu_stall"/>
<input name="dmu_sii_hdr_vld"/>
<input name="dmu_sii_reqbypass"/>
<input name="dmu_sii_datareq"/>
<input name="dmu_sii_datareq16"/>
<input name="dmu_sii_data"/>
<input name="dmu_sii_be"/>
<input name="dmu_dbg0_debug_bus_a"/>
<input name="dmu_dbg0_debug_bus_b"/>
<input name="l2t0_dbg0_err_event"/>
<input name="l2t2_dbg0_err_event"/>
<input name="spc0_dbg0_instr_cmt_grp0"/>
<input name="spc0_dbg0_instr_cmt_grp1"/>
<input name="spc2_dbg0_instr_cmt_grp0"/>
<input name="spc2_dbg0_instr_cmt_grp1"/>
<input name="gclk"/>
<input name="io_cmp_sync_en"/>
<input name="cmp_io2x_sync_en"/>
<input name="dbg1_dbg0_debug_data"/>
<output name="scan_out"/>
<output name="dbg0_mio_dbg_dq_165_160"/>
<output name="dbg0_mio_dbg_dq_157_82"/>
<output name="dbg0_dbg1_debug_data"/>
<output name="dbg0_dbg1_l2t0_err_event"/>
<output name="dbg0_dbg1_l2t2_err_event"/>
<output name="dbg0_dbg1_spc0_instr_cmt_grp0"/>
<output name="dbg0_dbg1_spc0_instr_cmt_grp1"/>
<output name="dbg0_dbg1_spc2_instr_cmt_grp0"/>
<output name="dbg0_dbg1_spc2_instr_cmt_grp1"/>
<output name="dbg0_mio_debug_bus_a"/>
<output name="dbg0_mio_debug_bus_b"/>
<instance name="clkgen_db0_cmp"/>
<instance name="clkgen_db0_io"/>
<instance name="db0_rtc_dp"/>
<instance name="db0_red_dp"/>
<instance name="db0_reduct_ctl"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="179" nStmts="0" nExprs="74" nInputs="33" nOutputs="12" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="8" nOther="97" />
</block>
<block name="db1_csr_ctl">
<input name="mcu0_dbg1_rd_req_in_0"/>
<input name="mcu0_dbg1_rd_req_in_1"/>
<input name="mcu0_dbg1_rd_req_in_2"/>
<input name="mcu0_dbg1_rd_req_in_3"/>
<input name="mcu0_dbg1_rd_req_out"/>
<input name="mcu0_dbg1_wr_req_in_0"/>
<input name="mcu0_dbg1_wr_req_in_1"/>
<input name="mcu0_dbg1_wr_req_in_2"/>
<input name="mcu0_dbg1_wr_req_in_3"/>
<input name="mcu0_dbg1_wr_req_out"/>
<input name="mcu0_dbg1_mecc_err"/>
<input name="mcu0_dbg1_secc_err"/>
<input name="mcu0_dbg1_fbd_err"/>
<input name="mcu0_dbg1_err_mode"/>
<input name="mcu0_dbg1_err_event"/>
<input name="mcu2_dbg1_rd_req_in_0"/>
<input name="mcu2_dbg1_rd_req_in_1"/>
<input name="mcu2_dbg1_rd_req_in_2"/>
<input name="mcu2_dbg1_rd_req_in_3"/>
<input name="mcu2_dbg1_rd_req_out"/>
<input name="mcu2_dbg1_wr_req_in_0"/>
<input name="mcu2_dbg1_wr_req_in_1"/>
<input name="mcu2_dbg1_wr_req_in_2"/>
<input name="mcu2_dbg1_wr_req_in_3"/>
<input name="mcu2_dbg1_wr_req_out"/>
<input name="mcu2_dbg1_mecc_err"/>
<input name="mcu2_dbg1_secc_err"/>
<input name="mcu2_dbg1_fbd_err"/>
<input name="mcu2_dbg1_err_mode"/>
<input name="mcu2_dbg1_err_event"/>
<input name="niu_dbg1_stall_ack"/>
<input name="dmu_dbg1_stall_ack"/>
<input name="dmu_dbg1_err_event"/>
<input name="ncu_dbg1_error_event"/>
<input name="l2t_error_event_synced"/>
<input name="tcu_mio_jtag_membist_mode"/>
<input name="tcu_dbr_gateoff"/>
<input name="mio_dbg1_testmode"/>
<input name="mio_pll_testmode"/>
<input name="iol2clk"/>
<input name="scan_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="aclk_wmr"/>
<input name="wmr_protect"/>
<input name="rd_req_vld"/>
<input name="wr_req_vld"/>
<input name="addr_in"/>
<input name="data_in"/>
<input name="thr_id_in"/>
<input name="buf_id_in"/>
<input name="ack_busy"/>
<output name="dbg1_niu_stall"/>
<output name="dbg1_niu_resume"/>
<output name="dbg1_dmu_stall"/>
<output name="dbg1_dmu_resume"/>
<output name="dbg1_niu_dbg_sel"/>
<output name="dbg1_tcu_soc_hard_stop"/>
<output name="dbg1_tcu_soc_asrt_trigout"/>
<output name="scan_out"/>
<output name="rd_ack_vld"/>
<output name="rd_nack_vld"/>
<output name="req_acpted"/>
<output name="data_out"/>
<output name="thr_id_out"/>
<output name="buf_id_out"/>
<output name="mcu_dbg_signals"/>
<output name="mcu_dtm_signals"/>
<output name="sel_soc_obs_mode"/>
<output name="sel_soc_obs_daisy_mode"/>
<output name="sel_charac_mode"/>
<output name="sel_rep_mode"/>
<output name="sel_core_soc_debug_mode"/>
<output name="sel_train_mode"/>
<output name="dbg1_mio_sel_niu_debug_mode"/>
<output name="dbg1_mio_sel_pcix_debug_mode"/>
<output name="dbg1_mio_sel_soc_obs_mode"/>
<output name="sel_alt_dtm_mode"/>
<output name="sel_mcu0_alt_dtm_mode"/>
<output name="sel_mcu1_alt_dtm_mode"/>
<output name="dbg1_mio_drv_en_op_only"/>
<output name="dbg1_mio_drv_en_muxtest_op"/>
<output name="dbg1_mio_drv_en_muxbist_op"/>
<output name="dbg1_mio_drv_en_muxtest_inp"/>
<output name="dbg1_mio_drv_en_muxtestpll_inp"/>
<output name="dbg1_mio_drv_imped"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="spare_ctl_macro"/>
<instance name="l1clkhdr_ctl_macro"/>
<complexity cyclo1="4" cyclo2="4" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="3" />
<volume nNodes="304" nStmts="0" nExprs="105" nInputs="55" nOutputs="34" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="73" nOther="126" />
</block>
<block name="db1_dbgprt_dp">
<input name="io_cmp_sync_en"/>
<input name="cmp_io2x_sync_en"/>
<input name="dbg0_dbg1_l2t0_err_event"/>
<input name="dbg0_dbg1_l2t2_err_event"/>
<input name="l2t1_dbg1_err_event"/>
<input name="l2t3_dbg1_err_event"/>
<input name="l2t4_dbg1_err_event"/>
<input name="l2t5_dbg1_err_event"/>
<input name="l2t6_dbg1_err_event"/>
<input name="l2t7_dbg1_err_event"/>
<input name="dbg0_dbg1_debug_data"/>
<input name="mcu_dtm_signals"/>
<input name="ccu_dbg1_serdes_dtm"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="scan_in"/>
<input name="l2clk"/>
<input name="cmp_io_sync_en"/>
<input name="mcu_dbg_signals"/>
<input name="dbg_daisy"/>
<input name="sii_dbg1_l2t0_req"/>
<input name="sii_dbg1_l2t1_req"/>
<input name="sii_dbg1_l2t2_req"/>
<input name="sii_dbg1_l2t3_req"/>
<input name="sii_dbg1_l2t4_req"/>
<input name="sii_dbg1_l2t5_req"/>
<input name="sii_dbg1_l2t6_req"/>
<input name="sii_dbg1_l2t7_req"/>
<input name="spc1_dbg1_instr_cmt_grp0"/>
<input name="spc1_dbg1_instr_cmt_grp1"/>
<input name="spc3_dbg1_instr_cmt_grp0"/>
<input name="spc3_dbg1_instr_cmt_grp1"/>
<input name="spc4_dbg1_instr_cmt_grp0"/>
<input name="spc4_dbg1_instr_cmt_grp1"/>
<input name="spc5_dbg1_instr_cmt_grp0"/>
<input name="spc5_dbg1_instr_cmt_grp1"/>
<input name="spc6_dbg1_instr_cmt_grp0"/>
<input name="spc6_dbg1_instr_cmt_grp1"/>
<input name="spc7_dbg1_instr_cmt_grp0"/>
<input name="spc7_dbg1_instr_cmt_grp1"/>
<input name="dbg0_dbg1_spc0_instr_cmt_grp0"/>
<input name="dbg0_dbg1_spc0_instr_cmt_grp1"/>
<input name="dbg0_dbg1_spc2_instr_cmt_grp0"/>
<input name="dbg0_dbg1_spc2_instr_cmt_grp1"/>
<input name="sel_soc_obs_mode"/>
<input name="sel_soc_obs_daisy_mode"/>
<input name="sel_charac_mode"/>
<input name="sel_rep_mode"/>
<input name="sel_core_soc_debug_mode"/>
<input name="sel_train_mode"/>
<input name="sel_alt_dtm_mode"/>
<input name="sel_mcu0_alt_dtm_mode"/>
<input name="sel_mcu1_alt_dtm_mode"/>
<output name="scan_out"/>
<output name="dbg1_dbg0_debug_data"/>
<output name="l2t_error_event_synced"/>
<output name="dbg1_mio_dbg_dq"/>
<instance name="inv_macro"/>
<instance name="xor_macro"/>
<instance name="msff_macro"/>
<instance name="or_macro"/>
<instance name="or_macro"/>
<instance name="buff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="or_macro"/>
<instance name="or_macro"/>
<instance name="or_macro"/>
<instance name="or_macro"/>
<instance name="inv_macro"/>
<instance name="and_macro"/>
<instance name="and_macro"/>
<instance name="or_macro"/>
<instance name="or_macro"/>
<instance name="inv_macro"/>
<instance name="inv_macro"/>
<instance name="inv_macro"/>
<instance name="or_macro"/>
<instance name="or_macro"/>
<instance name="or_macro"/>
<instance name="or_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="mux_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="mux_macro"/>
<instance name="mux_macro"/>
<instance name="mux_macro"/>
<instance name="mux_macro"/>
<instance name="mux_macro"/>
<instance name="mux_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="and_macro"/>
<instance name="inv_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="mux_macro"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="784" nStmts="0" nExprs="334" nInputs="56" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="49" nOther="401" />
</block>
<block name="db1">
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_atpg_mode"/>
<input name="tcu_dbr_gateoff"/>
<input name="scan_in"/>
<input name="rst_wmr_protect"/>
<input name="cluster_arst_l"/>
<input name="ccu_io_out"/>
<input name="tcu_div_bypass"/>
<input name="ccu_dbg1_serdes_dtm"/>
<input name="l2t1_dbg1_err_event"/>
<input name="l2t3_dbg1_err_event"/>
<input name="l2t4_dbg1_err_event"/>
<input name="l2t5_dbg1_err_event"/>
<input name="l2t6_dbg1_err_event"/>
<input name="l2t7_dbg1_err_event"/>
<input name="spc1_dbg1_instr_cmt_grp0"/>
<input name="spc1_dbg1_instr_cmt_grp1"/>
<input name="spc3_dbg1_instr_cmt_grp0"/>
<input name="spc3_dbg1_instr_cmt_grp1"/>
<input name="spc4_dbg1_instr_cmt_grp0"/>
<input name="spc4_dbg1_instr_cmt_grp1"/>
<input name="spc5_dbg1_instr_cmt_grp0"/>
<input name="spc5_dbg1_instr_cmt_grp1"/>
<input name="spc6_dbg1_instr_cmt_grp0"/>
<input name="spc6_dbg1_instr_cmt_grp1"/>
<input name="spc7_dbg1_instr_cmt_grp0"/>
<input name="spc7_dbg1_instr_cmt_grp1"/>
<input name="mcu0_dbg1_rd_req_in_0"/>
<input name="mcu0_dbg1_rd_req_in_1"/>
<input name="mcu0_dbg1_rd_req_in_2"/>
<input name="mcu0_dbg1_rd_req_in_3"/>
<input name="mcu0_dbg1_rd_req_out"/>
<input name="mcu0_dbg1_wr_req_in_0"/>
<input name="mcu0_dbg1_wr_req_in_1"/>
<input name="mcu0_dbg1_wr_req_in_2"/>
<input name="mcu0_dbg1_wr_req_in_3"/>
<input name="mcu0_dbg1_wr_req_out"/>
<input name="mcu0_dbg1_mecc_err"/>
<input name="mcu0_dbg1_secc_err"/>
<input name="mcu0_dbg1_fbd_err"/>
<input name="mcu0_dbg1_err_mode"/>
<input name="mcu0_dbg1_err_event"/>
<input name="mcu2_dbg1_rd_req_in_0"/>
<input name="mcu2_dbg1_rd_req_in_1"/>
<input name="mcu2_dbg1_rd_req_in_2"/>
<input name="mcu2_dbg1_rd_req_in_3"/>
<input name="mcu2_dbg1_rd_req_out"/>
<input name="mcu2_dbg1_wr_req_in_0"/>
<input name="mcu2_dbg1_wr_req_in_1"/>
<input name="mcu2_dbg1_wr_req_in_2"/>
<input name="mcu2_dbg1_wr_req_in_3"/>
<input name="mcu2_dbg1_wr_req_out"/>
<input name="mcu2_dbg1_mecc_err"/>
<input name="mcu2_dbg1_secc_err"/>
<input name="mcu2_dbg1_fbd_err"/>
<input name="mcu2_dbg1_err_mode"/>
<input name="mcu2_dbg1_err_event"/>
<input name="niu_dbg1_stall_ack"/>
<input name="dmu_dbg1_stall_ack"/>
<input name="dmu_dbg1_err_event"/>
<input name="sii_dbg1_l2t0_req"/>
<input name="sii_dbg1_l2t1_req"/>
<input name="sii_dbg1_l2t2_req"/>
<input name="sii_dbg1_l2t3_req"/>
<input name="sii_dbg1_l2t4_req"/>
<input name="sii_dbg1_l2t5_req"/>
<input name="sii_dbg1_l2t6_req"/>
<input name="sii_dbg1_l2t7_req"/>
<input name="ncu_dbg1_error_event"/>
<input name="ncu_dbg1_stall"/>
<input name="ncu_dbg1_vld"/>
<input name="ncu_dbg1_data"/>
<input name="tcu_mio_jtag_membist_mode"/>
<input name="gclk"/>
<input name="io_cmp_sync_en"/>
<input name="cmp_io2x_sync_en"/>
<input name="cmp_io_sync_en"/>
<input name="mio_dbg1_testmode"/>
<input name="mio_pll_testmode"/>
<input name="dbg_daisy"/>
<input name="dbg0_dbg1_l2t0_err_event"/>
<input name="dbg0_dbg1_l2t2_err_event"/>
<input name="dbg0_dbg1_debug_data"/>
<input name="dbg0_dbg1_spc0_instr_cmt_grp0"/>
<input name="dbg0_dbg1_spc0_instr_cmt_grp1"/>
<input name="dbg0_dbg1_spc2_instr_cmt_grp0"/>
<input name="dbg0_dbg1_spc2_instr_cmt_grp1"/>
<output name="scan_out"/>
<output name="dbg1_niu_stall"/>
<output name="dbg1_niu_resume"/>
<output name="dbg1_dmu_stall"/>
<output name="dbg1_dmu_resume"/>
<output name="dbg1_ncu_stall"/>
<output name="dbg1_ncu_vld"/>
<output name="dbg1_ncu_data"/>
<output name="dbg1_tcu_soc_hard_stop"/>
<output name="dbg1_tcu_soc_asrt_trigout"/>
<output name="dbg1_niu_dbg_sel"/>
<output name="dbg1_mio_dbg_dq_159_158"/>
<output name="dbg1_mio_dbg_dq_81_0"/>
<output name="dbg1_mio_drv_en_op_only"/>
<output name="dbg1_mio_drv_en_muxtest_op"/>
<output name="dbg1_mio_drv_en_muxbist_op"/>
<output name="dbg1_mio_drv_en_muxtest_inp"/>
<output name="dbg1_mio_drv_en_muxtestpll_inp"/>
<output name="dbg1_mio_sel_niu_debug_mode"/>
<output name="dbg1_mio_sel_pcix_debug_mode"/>
<output name="dbg1_mio_sel_soc_obs_mode"/>
<output name="dbg1_mio_drv_imped"/>
<output name="dbg1_dbg0_debug_data"/>
<instance name="clkgen_db1_cmp"/>
<instance name="clkgen_db1_io"/>
<instance name="db1_ucbflow_ctl"/>
<instance name="db1_csr_ctl"/>
<instance name="db1_dbgprt_dp"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="184" nStmts="0" nExprs="78" nInputs="91" nOutputs="23" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="8" nOther="98" />
</block>
<block name="db1_ucbbusin4_ctl">
<input name="iol2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="vld"/>
<input name="data"/>
<input name="stall_a1"/>
<output name="scan_out"/>
<output name="stall"/>
<output name="indata_buf_vld"/>
<output name="indata_buf"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="l1clkhdr_ctl_macro"/>
<complexity cyclo1="5" cyclo2="5" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="4" />
<volume nNodes="197" nStmts="0" nExprs="77" nInputs="10" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="28" nOther="92" />
</block>
<block name="test10">
<input name="clk"/>
<output name="p"/>
<instance name="test6"/>
<instance name="test4"/>
<instance name="test12"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="13" nStmts="0" nExprs="3" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="10" />
</block>
<block name="n2_i_pcm_pmo">
<input name="cluster_arst_l"/>
<input name="ccu_io_out"/>
<input name="tcu_div_bypass"/>
<input name="tcu_atpg_mode"/>
<input name="ccu_mio_serdes_dtm"/>
<input name="ro_in"/>
<input name="mio1_mio0_testmode"/>
<input name="DBG_DQ_165_160"/>
<input name="DBG_DQ_157_82"/>
<input name="TRIGIN"/>
<input name="niu_mio_debug_data"/>
<input name="niu_mio_debug_clock"/>
<input name="dbg0_mio_debug_bus_a"/>
<input name="dbg0_mio_debug_bus_b"/>
<input name="peu_mio_debug_bus_a"/>
<input name="peu_mio_debug_bus_b"/>
<input name="peu_mio_pipe_txdata_63_58"/>
<input name="peu_mio_pipe_txdata_55_0"/>
<input name="peu_mio_pipe_txdatak"/>
<input name="peu_mio_debug_clk"/>
<input name="ccu_mio_pll_char_out"/>
<input name="dbg1_mio_dbg_dq_165_160"/>
<input name="dbg1_mio_dbg_dq_157_82"/>
<input name="tcu_mio_trigout"/>
<input name="dbg1_mio_drv_en_op_only"/>
<input name="dbg1_mio_drv_en_muxtest_inp"/>
<input name="dbg1_mio_drv_en_muxtestpll_inp"/>
<input name="dbg1_mio_drv_en_muxtest_op"/>
<input name="VDDO_PCM"/>
<input name="PMI"/>
<input name="BURNIN"/>
<input name="PB_RST_L"/>
<input name="BUTTON_XIR_L"/>
<input name="PWRON_RST_L"/>
<input name="SSI_MISO"/>
<input name="SSI_EXT_INT_L"/>
<input name="VREG_SELBG_L"/>
<input name="PLL_TESTMODE"/>
<input name="PWR_THRTTL_0"/>
<input name="PWR_THRTTL_1"/>
<input name="rst_mio_pex_reset_l"/>
<input name="rst_mio_rst_state"/>
<input name="ncu_mio_ssi_mosi"/>
<input name="ncu_mio_ssi_sck"/>
<input name="rst_mio_ssi_sync_l"/>
<input name="gclk"/>
<input name="gl_mio_clk_stop_c2_left"/>
<input name="gl_mio_io2x_sync_en_c2_left"/>
<input name="dbg1_mio_sel_niu_debug_mode"/>
<input name="dbg1_mio_sel_pcix_debug_mode"/>
<input name="dbg1_mio_sel_soc_obs_mode"/>
<input name="dbg1_mio_drv_imped"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_pce_ov"/>
<input name="mio1_mio0_scanout"/>
<input name="tcu_mio_pins_scan_out_23"/>
<input name="tcu_mio_bs_highz_l"/>
<input name="mio1_mio0_bs_scan_out"/>
<input name="tcu_mio_bs_scan_en"/>
<input name="tcu_mio_bs_clk"/>
<input name="tcu_mio_bs_aclk"/>
<input name="tcu_mio_bs_bclk"/>
<input name="tcu_mio_bs_uclk"/>
<input name="tcu_mio_bs_mode_ctl"/>
<input name="cmp_io2x_sync_en_out"/>
<input name="l2clk"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="scan_in"/>
<input name="din"/>
<input name="en"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="siclk"/>
<input name="soclk"/>
<input name="iol2clk"/>
<input name="dbg0_mio_debug_bus_a"/>
<input name="dbg0_mio_debug_bus_b"/>
<input name="ncu_mio_ssi_mosi"/>
<input name="ncu_mio_ssi_sck"/>
<input name="mio_ncu_ssi_miso_pin"/>
<input name="dbg1_mio_sel_niu_debug_mode"/>
<input name="dbg1_mio_sel_pcix_debug_mode"/>
<input name="dbg1_mio_sel_soc_obs_mode"/>
<input name="mio_tcu_testmode"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="muxsel_scanin"/>
<input name="l2clk"/>
<input name="se"/>
<input name="l1en"/>
<input name="pce_ov"/>
<input name="stop"/>
<input name="l2clk"/>
<input name="se"/>
<input name="l1en"/>
<input name="pce_ov"/>
<input name="stop"/>
<input name="ccu_mio_serdes_dtm"/>
<input name="data_oe"/>
<input name="tcu_mio_bs_clk"/>
<input name="tcu_mio_bs_aclk"/>
<input name="tcu_mio_bs_bclk"/>
<input name="tcu_mio_bs_uclk"/>
<input name="tcu_mio_bs_highz_l"/>
<input name="dbg1_mio_drv_imped"/>
<input name="bs_scan_in"/>
<input name="tcu_mio_bs_scan_en"/>
<input name="tcu_mio_bs_mode_ctl"/>
<input name="ain_mux_data"/>
<input name="dtm_data"/>
<input name="bin_mux_data"/>
<input name="cin_mux_data"/>
<input name="ain_mux_sel"/>
<input name="bin_mux_sel"/>
<input name="cin_mux_sel"/>
<input name="cmp_io2x_sync_en_fnl"/>
<input name="l2clk"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="scan_in"/>
<input name="din0"/>
<input name="sel0"/>
<input name="din1"/>
<input name="sel1"/>
<input name="din"/>
<input name="en"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="siclk"/>
<input name="soclk"/>
<input name="din0"/>
<input name="sel0"/>
<input name="din1"/>
<input name="sel1"/>
<input name="din2"/>
<input name="sel2"/>
<input name="ccu_mio_serdes_dtm"/>
<input name="data_oe"/>
<input name="tcu_mio_bs_clk"/>
<input name="tcu_mio_bs_aclk"/>
<input name="tcu_mio_bs_bclk"/>
<input name="tcu_mio_bs_uclk"/>
<input name="tcu_mio_bs_highz_l"/>
<input name="dbg1_mio_drv_imped"/>
<input name="bs_scan_in"/>
<input name="tcu_mio_bs_scan_en"/>
<input name="tcu_mio_bs_mode_ctl"/>
<input name="pad"/>
<input name="dtm_data"/>
<input name="ain_mux_data"/>
<input name="bin_mux_data"/>
<input name="cin_mux_data"/>
<input name="ain_mux_sel"/>
<input name="bin_mux_sel"/>
<input name="cin_mux_sel"/>
<input name="cmp_io2x_sync_en_fnl"/>
<input name="l2clk"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="scan_in"/>
<input name="pad"/>
<input name="pad"/>
<input name="data_oe"/>
<input name="dbg1_mio_drv_imped"/>
<input name="data_from_core"/>
<input name="tcu_mio_bs_clk"/>
<input name="tcu_mio_bs_aclk"/>
<input name="tcu_mio_bs_bclk"/>
<input name="tcu_mio_bs_uclk"/>
<input name="bs_scan_in"/>
<input name="tcu_mio_bs_scan_en"/>
<input name="tcu_mio_bs_mode_ctl"/>
<input name="pad"/>
<input name="tcu_mio_bs_clk"/>
<input name="tcu_mio_bs_aclk"/>
<input name="tcu_mio_bs_bclk"/>
<input name="tcu_mio_bs_uclk"/>
<input name="bs_scan_in"/>
<input name="tcu_mio_bs_scan_en"/>
<input name="tcu_mio_bs_mode_ctl"/>
<input name="pad"/>
<input name="ccu_mio_serdes_dtm"/>
<input name="data_oe"/>
<input name="tcu_mio_bs_clk"/>
<input name="tcu_mio_bs_aclk"/>
<input name="tcu_mio_bs_bclk"/>
<input name="tcu_mio_bs_uclk"/>
<input name="tcu_mio_bs_highz_l"/>
<input name="dbg1_mio_drv_imped"/>
<input name="bs_scan_in"/>
<input name="tcu_mio_bs_scan_en"/>
<input name="tcu_mio_bs_mode_ctl"/>
<input name="pad"/>
<input name="dtm_data"/>
<input name="ain_mux_data"/>
<input name="bin_mux_data"/>
<input name="cin_mux_data"/>
<input name="ain_mux_sel"/>
<input name="bin_mux_sel"/>
<input name="cin_mux_sel"/>
<input name="cmp_io2x_sync_en_fnl"/>
<input name="l2clk"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="scan_in"/>
<input name="ccu_mio_serdes_dtm"/>
<input name="data_oe"/>
<input name="tcu_mio_bs_clk"/>
<input name="tcu_mio_bs_aclk"/>
<input name="tcu_mio_bs_bclk"/>
<input name="tcu_mio_bs_uclk"/>
<input name="tcu_mio_bs_highz_l"/>
<input name="dbg1_mio_drv_imped"/>
<input name="bs_scan_in"/>
<input name="tcu_mio_bs_scan_en"/>
<input name="tcu_mio_bs_mode_ctl"/>
<input name="pad"/>
<input name="dtm_data"/>
<input name="ain_mux_data"/>
<input name="bin_mux_data"/>
<input name="cin_mux_data"/>
<input name="ain_mux_sel"/>
<input name="bin_mux_sel"/>
<input name="cin_mux_sel"/>
<input name="cmp_io2x_sync_en_fnl"/>
<input name="l2clk"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="scan_in"/>
<input name="tcu_mio_bs_clk"/>
<input name="tcu_mio_bs_aclk"/>
<input name="tcu_mio_bs_bclk"/>
<input name="tcu_mio_bs_uclk"/>
<input name="bs_scan_in"/>
<input name="tcu_mio_bs_scan_en"/>
<input name="tcu_mio_bs_mode_ctl"/>
<input name="pad"/>
<input name="ain_mux_data"/>
<input name="bin_mux_data"/>
<input name="cin_mux_data"/>
<input name="ain_mux_sel"/>
<input name="bin_mux_sel"/>
<input name="cin_mux_sel"/>
<input name="cmp_io2x_sync_en_fnl"/>
<input name="l2clk"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="scan_in"/>
<input name="l2clk"/>
<input name="l1en"/>
<input name="pce_ov"/>
<input name="stop"/>
<input name="se"/>
<input name="l2clk"/>
<input name="l1en"/>
<input name="pce_ov"/>
<input name="stop"/>
<input name="se"/>
<input name="sel_m3"/>
<input name="vdd_pcm"/>
<input name="vss_pcm"/>
<input name="vddo_pcm"/>
<input name="pmi"/>
<input name="burnin_pcm"/>
<input name="pcm_reset_l"/>
<input name="ro_in"/>
<input name="pmi0"/>
<input name="pmi1"/>
<input name="jt_burnin"/>
<input name="reset_l"/>
<input name="pmi0"/>
<input name="ck"/>
<input name="pmi1"/>
<input name="reset_l"/>
<input name="q"/>
<input name="burnin"/>
<input name="bypass"/>
<input name="burnin"/>
<input name="q"/>
<output name="io_burnin"/>
<output name="sel59"/>
<output name="sel60"/>
<output name="sel61"/>
<output name="mio_tcu_testmode_l"/>
<output name="DBG_DQ_165_160"/>
<output name="DBG_DQ_157_82"/>
<output name="DBG_CK0"/>
<output name="TRIGOUT"/>
<output name="mio_pll_testmode"/>
<output name="mio_ccu_pll_char_in"/>
<output name="mio_ccu_pll_div2"/>
<output name="mio_ccu_pll_trst_l"/>
<output name="mio_ccu_pll_clamp_fltr"/>
<output name="mio_ccu_pll_div4"/>
<output name="mio_ext_dr_clk"/>
<output name="mio_ext_cmp_clk"/>
<output name="mio_ccu_vreg_selbg_l"/>
<output name="mio_tcu_io_ac_testmode"/>
<output name="mio_tcu_io_ac_testtrig"/>
<output name="mio_tcu_io_aclk"/>
<output name="mio_tcu_io_bclk"/>
<output name="mio_tcu_io_scan_in"/>
<output name="mio_tcu_peu_clk_ext"/>
<output name="mio_tcu_niu_clk_ext_5"/>
<output name="mio_tcu_niu_clk_ext_0"/>
<output name="mio_tcu_trigin"/>
<output name="PMO"/>
<output name="PEX_RESET_L"/>
<output name="SSI_MOSI"/>
<output name="SSI_SCK"/>
<output name="SSI_SYNC_L"/>
<output name="PLL_CHAR_OUT"/>
<output name="mio_rst_pb_rst_l"/>
<output name="mio_rst_button_xir_l"/>
<output name="mio_rst_pwron_rst_l"/>
<output name="mio_ncu_ssi_miso"/>
<output name="mio_ncu_ext_int_l"/>
<output name="mio_spc_pwr_throttle_0"/>
<output name="mio_spc_pwr_throttle_1"/>
<output name="scan_out"/>
<output name="mio_tcu_bs_scan_out"/>
<output name="cmp_io2x_sync_en_fnl"/>
<output name="scan_out"/>
<output name="dout"/>
<output name="scan_out"/>
<output name="dbg0_mio_debug_bus_a_r"/>
<output name="dbg0_mio_debug_bus_b_r"/>
<output name="ncu_mio_ssi_mosi_r"/>
<output name="ncu_mio_ssi_sck_r"/>
<output name="mio_ncu_ssi_miso"/>
<output name="dbg1_mio_sel_niu_debug_mode_l"/>
<output name="dbg1_mio_sel_pcix_debug_mode_l"/>
<output name="dbg1_mio_sel_soc_obs_mode_l"/>
<output name="mio_tcu_testmode_l"/>
<output name="muxsel_scanout"/>
<output name="l1clk"/>
<output name="l1clk"/>
<output name="bs_scan_out"/>
<output name="pad"/>
<output name="scan_out"/>
<output name="dout"/>
<output name="dout"/>
<output name="scan_out"/>
<output name="dout"/>
<output name="data_to_core"/>
<output name="bs_scan_out"/>
<output name="pad"/>
<output name="scan_out"/>
<output name="data_to_core"/>
<output name="data_to_core"/>
<output name="pad"/>
<output name="data_to_core"/>
<output name="bs_scan_out"/>
<output name="data_to_core"/>
<output name="bs_scan_out"/>
<output name="data_to_core"/>
<output name="bs_scan_out"/>
<output name="pad"/>
<output name="scan_out"/>
<output name="data_to_core"/>
<output name="bs_scan_out"/>
<output name="pad"/>
<output name="scan_out"/>
<output name="data_to_core"/>
<output name="bs_scan_out"/>
<output name="pad"/>
<output name="scan_out"/>
<output name="l1clk"/>
<output name="l1clk"/>
<output name="pmo"/>
<output name="sel59"/>
<output name="sel60"/>
<output name="sel61"/>
<output name="qcorepcm"/>
<output name="out"/>
<output name="out"/>
<output name="qcorepcm"/>
<output name="sel59"/>
<output name="sel60"/>
<output name="sel61"/>
<output name="out"/>
<output name="sel56"/>
<output name="sel57"/>
<output name="sel58"/>
<output name="sel59"/>
<output name="sel60"/>
<output name="sel61"/>
<output name="pmo"/>
<instance name="clkgen_mio_cmp"/>
<instance name="clkgen_mio_io"/>
<instance name="mio_syncreg_ctl"/>
<instance name="mio_syncreg_ctl"/>
<instance name="mio_muxsel_ctl0"/>
<instance name="n2_pcm_main_blk"/>
<instance name="n2_mio_cell_in"/>
<instance name="n2_mio_cell_in_bscan"/>
<instance name="n2_mio_cell_in_bscan"/>
<instance name="n2_mio_cell_in_bscan"/>
<instance name="n2_mio_cell_in_bscan"/>
<instance name="n2_mio_cell_in_bscan"/>
<instance name="n2_mio_cell_in_bscan"/>
<instance name="n2_mio_cell_in_pd_bscan"/>
<instance name="n2_mio_cell_out_bscan"/>
<instance name="n2_mio_cell_out_bscan"/>
<instance name="n2_mio_cell_in_bscan"/>
<instance name="n2_mio_cell_in_bscan"/>
<instance name="n2_mio_cell_out_bscan"/>
<instance name="n2_mio_cell_in_bscan"/>
<instance name="n2_mio_cell_in_bscan"/>
<instance name="n2_mio_cell_in_bscan"/>
<instance name="n2_mio_cell_in_bscan"/>
<instance name="n2_mio_cell_out_bscan"/>
<instance name="n2_mio_cell_out_bscan"/>
<instance name="n2_mio_cell_out_bscan"/>
<instance name="n2_mio_cell_bi_pd_bscan"/>
<instance name="n2_mio_cell_bi_pu_bscan"/>
<instance name="n2_mio_cell_out_bscan"/>
<instance name="n2_mio_cell_bi_pu_bscan"/>
<instance name="n2_mio_cell_bi_bscan"/>
<instance name="n2_mio_cell_bi_bscan"/>
<instance name="n2_mio_cell_bi_pd_bscan"/>
<instance name="n2_mio_cell_bi_bscan"/>
<instance name="n2_mio_cell_bi_pd_bscan"/>
<instance name="n2_mio_cell_bi_bscan"/>
<instance name="n2_mio_cell_bi_bscan"/>
<instance name="n2_mio_cell_bi_bscan"/>
<instance name="n2_mio_cell_bi_bscan"/>
<instance name="n2_mio_cell_bi_bscan"/>
<instance name="n2_mio_cell_bi_bscan"/>
<instance name="n2_mio_cell_bi_bscan"/>
<instance name="n2_mio_cell_bi_bscan"/>
<instance name="n2_mio_cell_bi_bscan"/>
<instance name="n2_mio_cell_out_bscan"/>
<instance name="n2_mio_cell_bi_bscan"/>
<instance name="n2_mio_cell_bi_bscan"/>
<instance name="n2_mio_cell_bi_bscan"/>
<instance name="n2_mio_cell_out_bscan"/>
<instance name="n2_mio_cell_out_bscan"/>
<instance name="n2_mio_cell_bi_bscan"/>
<instance name="n2_mio_cell_out_bscan"/>
<instance name="n2_mio_cell_bi_bscan"/>
<instance name="n2_mio_cell_out_bscan"/>
<instance name="n2_mio_cell_out_bscan"/>
<instance name="n2_mio_cell_bi_bscan"/>
<instance name="n2_mio_cell_out_bscan"/>
<instance name="n2_mio_cell_out_bscan"/>
<instance name="n2_mio_cell_out_bscan"/>
<instance name="n2_mio_cell_out_bscan"/>
<instance name="n2_mio_cell_out_bscan"/>
<instance name="n2_mio_cell_out_bscan"/>
<instance name="n2_mio_cell_out_bscan"/>
<instance name="n2_mio_cell_bi_bscan"/>
<instance name="n2_mio_cell_bi_bscan"/>
<instance name="n2_mio_cell_out_bscan"/>
<instance name="n2_mio_cell_bi_bscan"/>
<instance name="n2_mio_cell_out_bscan"/>
<instance name="n2_mio_cell_out_bscan"/>
<instance name="n2_mio_cell_bi_bscan"/>
<instance name="n2_mio_cell_bi_bscan"/>
<instance name="n2_mio_cell_out_bscan"/>
<instance name="n2_mio_cell_out_bscan"/>
<instance name="n2_mio_cell_bi_bscan"/>
<instance name="n2_mio_cell_bi_bscan"/>
<instance name="n2_mio_cell_bi_bscan"/>
<instance name="n2_mio_cell_out_bscan"/>
<instance name="n2_mio_cell_bi_bscan"/>
<instance name="n2_mio_cell_bi_bscan"/>
<instance name="n2_mio_cell_bi_bscan"/>
<instance name="n2_mio_cell_bi_bscan"/>
<instance name="n2_mio_cell_bi_bscan"/>
<instance name="n2_mio_cell_bi_bscan"/>
<instance name="n2_mio_cell_bi_bscan"/>
<instance name="n2_mio_cell_bi_bscan"/>
<instance name="n2_mio_cell_bi_bscan"/>
<instance name="n2_mio_cell_bi_pd_bscan"/>
<instance name="n2_mio_cell_bi_bscan"/>
<instance name="n2_mio_cell_bi_bscan"/>
<instance name="n2_mio_cell_bi_pd_bscan"/>
<instance name="n2_mio_cell_bi_pu_bscan"/>
<instance name="n2_mio_cell_bi_bscan"/>
<instance name="n2_mio_cell_out_bscan"/>
<instance name="n2_mio_cell_bi_pd_bscan"/>
<instance name="n2_mio_cell_out_bscan"/>
<instance name="n2_mio_cell_out_bscan"/>
<instance name="n2_mio_cell_out_bscan"/>
<instance name="n2_mio_cell_in_bscan"/>
<instance name="n2_mio_cell_out_bscan"/>
<instance name="n2_mio_cell_bi_pu_bscan"/>
<instance name="n2_mio_cell_bi_pd_bscan"/>
<instance name="n2_mio_cell_out_bscan"/>
<instance name="n2_mio_cell_bi_bscan"/>
<instance name="n2_mio_cell_bi_bscan"/>
<instance name="n2_mio_cell_bi_pd_bscan"/>
<instance name="n2_mio_cell_out_bscan"/>
<instance name="n2_mio_cell_bi_pd_bscan"/>
<instance name="n2_mio_cell_bi_pu_bscan"/>
<instance name="n2_mio_cell_bi_pu_bscan"/>
<instance name="n2_mio_cell_out_bscan"/>
<instance name="n2_mio_cell_bi_pu_bscan"/>
<instance name="l1clkhdr_ctl_macro"/>
<instance name="msff_ctl_macro_en_1_width_1"/>
<instance name="cl_sc1_msff_4x"/>
<instance name="l1clkhdr_ctl_macro_dl1hdr_8x"/>
<instance name="l1clkhdr_ctl_macro_dl1hdr_8x"/>
<instance name="l1clkhdr_ctl_macro_dl1hdr_8x"/>
<instance name="l1clkhdr_ctl_macro_dl1hdr_8x"/>
<instance name="l1clkhdr_ctl_macro_dl1hdr_8x"/>
<instance name="l1clkhdr_ctl_macro_dl1hdr_8x"/>
<instance name="l1clkhdr_ctl_macro_dl1hdr_8x"/>
<instance name="l1clkhdr_ctl_macro_dl1hdr_8x"/>
<instance name="l1clkhdr_ctl_macro_dl1hdr_12x"/>
<instance name="cl_sc1_msff_4x"/>
<instance name="cl_sc1_msff_4x"/>
<instance name="cl_sc1_msff_4x"/>
<instance name="cl_sc1_msff_4x"/>
<instance name="cl_sc1_msff_4x"/>
<instance name="cl_sc1_msff_4x"/>
<instance name="cl_sc1_msff_4x"/>
<instance name="cl_sc1_msff_4x"/>
<instance name="cl_sc1_msff_4x"/>
<instance name="cl_sc1_msff_4x"/>
<instance name="cl_sc1_msff_4x"/>
<instance name="cl_sc1_msff_4x"/>
<instance name="cl_sc1_msff_4x"/>
<instance name="cl_sc1_msff_4x"/>
<instance name="cl_sc1_msff_4x"/>
<instance name="cl_sc1_msff_4x"/>
<instance name="cl_sc1_msff_4x"/>
<instance name="cl_sc1_msff_4x"/>
<instance name="cl_sc1_msff_4x"/>
<instance name="cl_sc1_l1hdr_8x"/>
<instance name="cl_sc1_l1hdr_12x"/>
<instance name="l1clkhdr_ctl_macro"/>
<instance name="mux_ctl_macro_mux_aonpe_ports_2_width_1"/>
<instance name="msff_ctl_macro_en_1_width_2"/>
<instance name="mux_ctl_macro_mux_aonpe_ports_3_width_1"/>
<instance name="cl_sc1_bs_cell2_4x"/>
<instance name="cl_sc1_bs_cell2_4x"/>
<instance name="l1clkhdr_ctl_macro"/>
<instance name="cl_sc1_msff_4x"/>
<instance name="cl_sc1_msff_4x"/>
<instance name="l1clkhdr_ctl_macro"/>
<instance name="mux_ctl_macro_mux_aonpe_ports_2_width_1"/>
<instance name="msff_ctl_macro_en_1_width_2"/>
<instance name="mux_ctl_macro_mux_aonpe_ports_3_width_1"/>
<instance name="cl_sc1_bs_cell2_4x"/>
<instance name="cl_sc1_bs_cell2_4x"/>
<instance name="cl_sc1_bs_cell2_4x"/>
<instance name="l1clkhdr_ctl_macro"/>
<instance name="cl_sc1_bs_cell2_4x"/>
<instance name="l1clkhdr_ctl_macro"/>
<instance name="cl_sc1_bs_cell2_4x"/>
<instance name="l1clkhdr_ctl_macro"/>
<instance name="l1clkhdr_ctl_macro"/>
<instance name="mux_ctl_macro_mux_aonpe_ports_2_width_1"/>
<instance name="msff_ctl_macro_en_1_width_2"/>
<instance name="mux_ctl_macro_mux_aonpe_ports_3_width_1"/>
<instance name="cl_sc1_bs_cell2_4x"/>
<instance name="cl_sc1_bs_cell2_4x"/>
<instance name="cl_sc1_bs_cell2_4x"/>
<instance name="l1clkhdr_ctl_macro"/>
<instance name="l1clkhdr_ctl_macro"/>
<instance name="mux_ctl_macro_mux_aonpe_ports_2_width_1"/>
<instance name="msff_ctl_macro_en_1_width_2"/>
<instance name="mux_ctl_macro_mux_aonpe_ports_3_width_1"/>
<instance name="cl_sc1_bs_cell2_4x"/>
<instance name="cl_sc1_bs_cell2_4x"/>
<instance name="cl_sc1_bs_cell2_4x"/>
<instance name="l1clkhdr_ctl_macro"/>
<instance name="l1clkhdr_ctl_macro"/>
<instance name="msff_ctl_macro_en_1_width_2"/>
<instance name="mux_ctl_macro_mux_aonpe_ports_3_width_1"/>
<instance name="cl_sc1_bs_cell2_4x"/>
<instance name="cl_sc1_bs_cell2_4x"/>
<instance name="l1clkhdr_ctl_macro"/>
<instance name="cl_sc1_l1hdr_24x"/>
<instance name="cl_sc1_l1hdr_8x"/>
<instance name="n2_i_hpcm_blk1_m2"/>
<instance name="n2_i_hpcm_blk3"/>
<instance name="n2_i_pcm_pmo"/>
<instance name="n2_i_pcm_schmitt_m2"/>
<instance name="n2_i_pcm_counter_m2"/>
<instance name="n2_i_hpcm_dec7_m2"/>
<complexity cyclo1="8" cyclo2="8" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="7" />
<volume nNodes="8018" nStmts="3" nExprs="3518" nInputs="303" nOutputs="109" nParams="0" nAlwaysClocks="2" nBAssign="4" nNBAssign="0" nWAssign="323" nOther="4168" />
</block>
<block name="dmu_clu_ctm_cmdctlfsm">
<input name="clk"/>
<input name="rst_l"/>
<input name="mm2cl_tcr_req"/>
<input name="icr_fifo_empty"/>
<input name="nxt_tag_avail"/>
<input name="mrd_vld"/>
<input name="mwr_vld"/>
<input name="eqwr_vld"/>
<input name="mdo_vld"/>
<input name="pio16_vld"/>
<input name="pio64_vld"/>
<input name="uns_vld"/>
<input name="null_vld"/>
<input name="mwr_err"/>
<input name="eqwr_err"/>
<input name="pio_err"/>
<input name="diu_dma_bufmgmt_bsy"/>
<input name="diu_eqw_bufmgmt_bsy"/>
<input name="diu_dma_empty"/>
<input name="diu_pio_empty"/>
<input name="icr_clsts"/>
<input name="dou_space_avail"/>
<input name="uns_req_crdt_avail"/>
<input name="ds2cl_stall"/>
<output name="d2j_cmd_vld"/>
<output name="d2j_data_vld"/>
<output name="cl2mm_tcr_ack"/>
<output name="ctm2crm_rcd_enq"/>
<output name="cmd_req_sel"/>
<output name="icr_fifo_rd"/>
<output name="nxt_tag_req"/>
<output name="dma_dptr_req"/>
<output name="proc_uns"/>
<output name="icr_grnt"/>
<output name="proc_pio_err"/>
<output name="cl2di_rd_en"/>
<output name="cmdctlfsm_state"/>
<output name="cmdctlfsm_idle"/>
<param name="STATE_NUM"/>
<param name="IDLE"/>
<param name="REQ_4DB_WAIT1"/>
<param name="REQ_4DB_WAIT2"/>
<param name="REQ_4DB_ENQ"/>
<param name="CPL_4DB_WAIT1"/>
<param name="CPL_4DB_WAIT2"/>
<param name="CPL_4DB_ENQ"/>
<param name="CPL_1DB_WAIT1"/>
<param name="CPL_1DB_WAIT2"/>
<param name="CPL_1DB_ENQ"/>
<param name="REQ_1DB_WAIT1"/>
<param name="REQ_1DB_WAIT2"/>
<param name="REQ_1DB_ENQ"/>
<param name="N"/>
<complexity cyclo1="34" cyclo2="16" nCaseStmts="4" nCaseItems="22" nLoops="0" nIfStmts="11" />
<volume nNodes="228" nStmts="15" nExprs="40" nInputs="24" nOutputs="14" nParams="15" nAlwaysClocks="15" nBAssign="26" nNBAssign="27" nWAssign="28" nOther="77" />
</block>
<block name="dmu_clu_ctm_cmdgen">
<input name="clk"/>
<input name="rst_l"/>
<input name="crm2ctm_rcd_deq"/>
<input name="proc_uns"/>
<input name="icr_typ"/>
<input name="icr_clsts"/>
<input name="icr_addr"/>
<input name="icr_cmdsts"/>
<input name="icr_sbdtag"/>
<input name="icr_ro"/>
<input name="tcr_addr"/>
<input name="tcr_mtag"/>
<input name="nxt_tag"/>
<input name="dma_dptr"/>
<input name="cmd_req_sel"/>
<output name="d2j_cmd"/>
<output name="d2j_addr"/>
<output name="d2j_ctag"/>
<output name="ctm2crm_rcd"/>
<output name="uns_req_crdt_avail"/>
<output name="mrd_vld"/>
<output name="mwr_vld"/>
<output name="mwr_err"/>
<output name="eqwr_vld"/>
<output name="eqwr_err"/>
<output name="mdo_vld"/>
<output name="uns_vld"/>
<output name="null_vld"/>
<output name="pio16_vld"/>
<output name="pio64_vld"/>
<output name="pio_err"/>
<param name="TAG_WDTH"/>
<param name="DMA_MRD_32BIT"/>
<param name="DMA_MRD_64BIT"/>
<param name="DMA_MRDLK_32BIT"/>
<param name="DMA_MRDLK_64BIT"/>
<param name="UNS_REQ"/>
<param name="DMA_MWR_32BIT"/>
<param name="DMA_MWR_64BIT"/>
<param name="MSI_EQ_WR_32BIT"/>
<param name="MSI_EQ_WR_64BIT"/>
<param name="MSG_EQ_WR_32BIT"/>
<param name="MSG_EQ_WR_64BIT"/>
<param name="NULL"/>
<param name="MONDO_REQ"/>
<param name="PIO_CPL"/>
<param name="PIO_CPLD"/>
<param name="DMA_MRD_ERR"/>
<param name="DMA_MRD_LK"/>
<param name="UNSUPPORTED"/>
<param name="DMA_WRF"/>
<param name="DMA_WRP"/>
<param name="DMA_RD"/>
<param name="DMA_RDS"/>
<param name="INT"/>
<param name="PIO_RD16"/>
<param name="PIO_RD64"/>
<param name="PIO_RDERR_TO"/>
<param name="PIO_RDERR_BUS"/>
<param name="UR_CPLSTS"/>
<param name="TO_CPLSTS"/>
<param name="UNS_CRDTCNT"/>
<param name="UNS_CRDTCNT_WDTH"/>
<complexity cyclo1="26" cyclo2="17" nCaseStmts="2" nCaseItems="11" nLoops="0" nIfStmts="14" />
<volume nNodes="198" nStmts="16" nExprs="33" nInputs="15" nOutputs="16" nParams="32" nAlwaysClocks="23" nBAssign="53" nNBAssign="12" nWAssign="2" nOther="59" />
</block>
<block name="dmu_clu_ctm_datactlfsm">
<input name="clk"/>
<input name="rst_l"/>
<input name="icr_fifo_empty"/>
<input name="icr_grnt"/>
<input name="nxt_tag_avail"/>
<input name="mwr_vld"/>
<input name="eqwr_vld"/>
<input name="mdo_vld"/>
<input name="pio16_vld"/>
<input name="pio64_vld"/>
<input name="null_vld"/>
<input name="mwr_err"/>
<input name="eqwr_err"/>
<input name="diu_dma_empty"/>
<input name="diu_pio_empty"/>
<output name="diu_dma_bufmgmt_bsy"/>
<output name="diu_eqw_bufmgmt_bsy"/>
<output name="diu_typ_sel"/>
<output name="inc_dma_blk_addr"/>
<output name="inc_pio_blk_addr"/>
<output name="inc_eqw_blk_addr"/>
<output name="inc_mdo_blk_addr"/>
<output name="ld_diu_addr"/>
<output name="inc_diu_row_ptr"/>
<output name="dpath_sel"/>
<output name="ld_diu_data"/>
<output name="datactlfsm_state"/>
<output name="datactlfsm_idle"/>
<param name="STATE_NUM"/>
<param name="IDLE"/>
<param name="DMA_DATA1"/>
<param name="DMA_DATA2"/>
<param name="DMA_DATA3"/>
<param name="DMA_STALL"/>
<param name="EQW_DATA1"/>
<param name="EQW_DATA2"/>
<param name="EQW_DATA3"/>
<param name="EQW_STALL"/>
<param name="MDO_DATA1"/>
<param name="MDO_DATA2"/>
<param name="MDO_DATA3"/>
<param name="MDO_STALL"/>
<param name="P16_DATA1"/>
<param name="P16_WAIT1"/>
<param name="P16_WAIT2"/>
<param name="P16_STALL"/>
<param name="P64_DATA1"/>
<param name="P64_DATA2"/>
<param name="P64_DATA3"/>
<param name="P64_STALL"/>
<complexity cyclo1="51" cyclo2="20" nCaseStmts="8" nCaseItems="39" nLoops="0" nIfStmts="11" />
<volume nNodes="251" nStmts="19" nExprs="65" nInputs="15" nOutputs="13" nParams="22" nAlwaysClocks="13" nBAssign="47" nNBAssign="12" nWAssign="17" nOther="78" />
</block>
<block name="dmu_clu_ctm_datapipe">
<input name="clk"/>
<input name="rst_l"/>
<input name="di2cl_data"/>
<input name="di2cl_bmask"/>
<input name="di2cl_dpar"/>
<input name="dpath_sel"/>
<input name="ld_diu_data"/>
<input name="proc_pio_err"/>
<output name="d2j_data"/>
<output name="d2j_bmsk"/>
<output name="d2j_data_par"/>
<complexity cyclo1="5" cyclo2="4" nCaseStmts="1" nCaseItems="2" nLoops="0" nIfStmts="2" />
<volume nNodes="44" nStmts="3" nExprs="5" nInputs="8" nOutputs="3" nParams="0" nAlwaysClocks="6" nBAssign="6" nNBAssign="6" nWAssign="0" nOther="18" />
</block>
<block name="dmu_clu_ctm_tagmgr">
<input name="clk"/>
<input name="rst_l"/>
<input name="tag_ret_0"/>
<input name="tag_ret_0_vld"/>
<input name="tag_ret_1"/>
<input name="tag_ret_1_vld"/>
<input name="nxt_tag_req"/>
<output name="nxt_tag"/>
<output name="tag_pool_full"/>
<output name="nxt_tag_avail"/>
<param name="TAG_NUM"/>
<param name="TAG_WDTH"/>
<complexity cyclo1="2" cyclo2="2" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="1" />
<volume nNodes="47" nStmts="1" nExprs="1" nInputs="7" nOutputs="3" nParams="2" nAlwaysClocks="6" nBAssign="10" nNBAssign="2" nWAssign="8" nOther="19" />
</block>
<block name="dmu_clu_ctm">
<input name="clk"/>
<input name="rst_l"/>
<input name="j2d_d_wrack_tag"/>
<input name="j2d_d_wrack_vld"/>
<input name="pm2cl_rcd"/>
<input name="pm2cl_rcd_ro"/>
<input name="pm2cl_rcd_enq"/>
<input name="mm2cl_tcr_rcd"/>
<input name="mm2cl_tcr_req"/>
<input name="rm2cl_bufrel"/>
<input name="rm2cl_bufrel_enq"/>
<input name="tm2cl_dma_wptr"/>
<input name="tm2cl_pio_wptr"/>
<input name="di2cl_data"/>
<input name="di2cl_bmask"/>
<input name="di2cl_dpar"/>
<input name="crm2ctm_rcd_deq"/>
<input name="crm2ctm_tag"/>
<input name="crm2ctm_tag_enq"/>
<input name="cr2cl_dbg_sel_a"/>
<input name="cr2cl_dbg_sel_b"/>
<input name="ds2cl_stall"/>
<output name="d2j_cmd"/>
<output name="d2j_addr"/>
<output name="d2j_ctag"/>
<output name="d2j_cmd_vld"/>
<output name="d2j_data"/>
<output name="d2j_bmsk"/>
<output name="d2j_data_par"/>
<output name="d2j_data_vld"/>
<output name="cl2pm_rcd_full"/>
<output name="cl2mm_tcr_ack"/>
<output name="cl2tm_dma_rptr"/>
<output name="cl2tm_int_rptr"/>
<output name="cl2di_addr"/>
<output name="cl2di_rd_en"/>
<output name="ctm2crm_rcd"/>
<output name="ctm2crm_rcd_enq"/>
<output name="ctm_dbg0_bus_a"/>
<output name="ctm_dbg0_bus_b"/>
<output name="ctm_dbg1_bus_a"/>
<output name="ctm_dbg1_bus_b"/>
<param name="ICR_FDEPTH"/>
<param name="ICR_FDEPTH_MINONE"/>
<param name="ICR_FPTR_WDTH"/>
<param name="TAG_WDTH"/>
<instance name="dmu_clu_ctm_tagmgr"/>
<instance name="dmu_clu_ctm_cmdctlfsm"/>
<instance name="dmu_clu_ctm_datactlfsm"/>
<instance name="dmu_clu_ctm_cmdgen"/>
<instance name="dmu_clu_ctm_bufmgr"/>
<instance name="dmu_clu_ctm_datapipe"/>
<instance name="dmu_common_simple_fifo"/>
<complexity cyclo1="25" cyclo2="11" nCaseStmts="2" nCaseItems="16" nLoops="6" nIfStmts="2" />
<volume nNodes="519" nStmts="10" nExprs="179" nInputs="22" nOutputs="20" nParams="4" nAlwaysClocks="26" nBAssign="32" nNBAssign="4" nWAssign="30" nOther="238" />
</block>
<block name="dmu_clu_debug">
<input name="clk"/>
<input name="rst_l"/>
<input name="cr2cl_dbg_sel_a"/>
<input name="cr2cl_dbg_sel_b"/>
<input name="ctm_dbg0_bus_a"/>
<input name="ctm_dbg0_bus_b"/>
<input name="ctm_dbg1_bus_a"/>
<input name="ctm_dbg1_bus_b"/>
<input name="crm_dbg0_bus_a"/>
<input name="crm_dbg0_bus_b"/>
<input name="crm_dbg1_bus_a"/>
<input name="crm_dbg1_bus_b"/>
<output name="cl2cr_dbg_a"/>
<output name="cl2cr_dbg_b"/>
<complexity cyclo1="18" cyclo2="4" nCaseStmts="2" nCaseItems="16" nLoops="0" nIfStmts="1" />
<volume nNodes="90" nStmts="3" nExprs="19" nInputs="12" nOutputs="2" nParams="0" nAlwaysClocks="11" nBAssign="16" nNBAssign="4" nWAssign="0" nOther="37" />
</block>
<block name="dmu_clu">
<input name="clk"/>
<input name="rst_l"/>
<input name="j2d_d_wrack_tag"/>
<input name="j2d_d_wrack_vld"/>
<input name="j2d_di_cmd"/>
<input name="j2d_di_ctag"/>
<input name="j2d_di_cmd_vld"/>
<input name="j2d_p_cmd"/>
<input name="j2d_p_addr"/>
<input name="j2d_p_bmsk"/>
<input name="j2d_p_ctag"/>
<input name="j2d_p_cmd_vld"/>
<input name="j2d_d_data"/>
<input name="j2d_d_data_par"/>
<input name="j2d_d_data_err"/>
<input name="j2d_d_data_vld"/>
<input name="j2d_p_data"/>
<input name="j2d_p_data_par"/>
<input name="j2d_p_data_vld"/>
<input name="ps2cl_e_rd_data"/>
<input name="ps2cl_e_gnt"/>
<input name="pm2cl_rcd"/>
<input name="pm2cl_rcd_ro"/>
<input name="pm2cl_rcd_enq"/>
<input name="cm2cl_rcd_full"/>
<input name="mm2cl_tcr_rcd"/>
<input name="mm2cl_tcr_req"/>
<input name="rm2cl_bufrel"/>
<input name="rm2cl_bufrel_enq"/>
<input name="tm2cl_dma_wptr"/>
<input name="tm2cl_pio_wptr"/>
<input name="di2cl_data"/>
<input name="di2cl_bmask"/>
<input name="di2cl_dpar"/>
<input name="cr2cl_dbg_sel_a"/>
<input name="cr2cl_dbg_sel_b"/>
<input name="cr2cl_bus_num"/>
<input name="ds2cl_stall"/>
<input name="p2d_npwr_stall_en"/>
<input name="rm2crm_npwr_wrack"/>
<input name="im2crm_bc_stall_en"/>
<input name="im2crm_ilu_stall_en"/>
<input name="il2cl_gr_16"/>
<output name="d2j_cmd"/>
<output name="d2j_addr"/>
<output name="d2j_ctag"/>
<output name="d2j_cmd_vld"/>
<output name="d2j_data"/>
<output name="d2j_bmsk"/>
<output name="d2j_data_par"/>
<output name="d2j_data_vld"/>
<output name="k2y_dou_dptr"/>
<output name="k2y_dou_err"/>
<output name="k2y_dou_vld"/>
<output name="cl2ps_e_cmd_type"/>
<output name="cl2ps_e_trn"/>
<output name="cl2ps_e_wr_data"/>
<output name="cl2ps_e_req"/>
<output name="cl2pm_rcd_full"/>
<output name="cl2cm_rcd"/>
<output name="cl2cm_rcd_enq"/>
<output name="cl2mm_tcr_ack"/>
<output name="cl2mm_tdr_rcd"/>
<output name="cl2mm_tdr_vld"/>
<output name="cl2tm_dma_rptr"/>
<output name="cl2tm_int_rptr"/>
<output name="cl2di_addr"/>
<output name="cl2di_rd_en"/>
<output name="cl2do_dma_data"/>
<output name="cl2do_dma_dpar"/>
<output name="cl2do_dma_addr"/>
<output name="cl2do_dma_wr"/>
<output name="cl2do_pio_data"/>
<output name="cl2do_pio_dpar"/>
<output name="cl2do_pio_addr"/>
<output name="cl2do_pio_wr"/>
<output name="cl2cr_dbg_a"/>
<output name="cl2cr_dbg_b"/>
<instance name="dmu_clu_ctm"/>
<instance name="dmu_clu_crm"/>
<instance name="dmu_clu_debug"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="310" nStmts="0" nExprs="114" nInputs="43" nOutputs="35" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="196" />
</block>
<block name="dmu_cmu_clst_aloc">
<input name="clk"/>
<input name="rst_l"/>
<input name="enq"/>
<input name="data_in"/>
<input name="deq"/>
<input name="sel"/>
<input name="nxdata"/>
<input name="nxsrdata"/>
<output name="data_out"/>
<output name="full"/>
<output name="empty"/>
<output name="overflow"/>
<output name="underflow"/>
<param name="WIDTH"/>
<param name="DEPTH"/>
<complexity cyclo1="33" cyclo2="17" nCaseStmts="4" nCaseItems="20" nLoops="2" nIfStmts="10" />
<volume nNodes="165" nStmts="11" nExprs="28" nInputs="8" nOutputs="5" nParams="2" nAlwaysClocks="12" nBAssign="17" nNBAssign="36" nWAssign="19" nOther="42" />
</block>
<block name="dmu_cmu_ctx_aloc">
<input name="clk"/>
<input name="rst_l"/>
<input name="enq"/>
<input name="data_in"/>
<input name="deq"/>
<output name="data_out"/>
<output name="valid"/>
<param name="WIDTH"/>
<param name="DEPTH"/>
<complexity cyclo1="11" cyclo2="7" nCaseStmts="2" nCaseItems="6" nLoops="2" nIfStmts="2" />
<volume nNodes="52" nStmts="6" nExprs="11" nInputs="5" nOutputs="2" nParams="2" nAlwaysClocks="2" nBAssign="4" nNBAssign="9" nWAssign="2" nOther="18" />
</block>
<block name="dmu_cmu_ctx_clstreg_array">
<input name="clk"/>
<input name="rst_l"/>
<input name="addr"/>
<input name="data_in"/>
<input name="rw"/>
<output name="data_out"/>
<param name="WIDTH"/>
<param name="DEPTH"/>
<param name="ADDR_WDTH"/>
<complexity cyclo1="5" cyclo2="5" nCaseStmts="0" nCaseItems="0" nLoops="2" nIfStmts="2" />
<volume nNodes="27" nStmts="4" nExprs="4" nInputs="5" nOutputs="1" nParams="3" nAlwaysClocks="1" nBAssign="4" nNBAssign="3" nWAssign="1" nOther="10" />
</block>
<block name="dmu_cmu_ctx_pkseqaloc">
<input name="clk"/>
<input name="rst_l"/>
<input name="enq"/>
<input name="data_in"/>
<input name="deq"/>
<output name="data_out"/>
<output name="valid"/>
<param name="WIDTH"/>
<param name="DEPTH"/>
<complexity cyclo1="11" cyclo2="7" nCaseStmts="2" nCaseItems="6" nLoops="2" nIfStmts="2" />
<volume nNodes="52" nStmts="6" nExprs="11" nInputs="5" nOutputs="2" nParams="2" nAlwaysClocks="2" nBAssign="4" nNBAssign="9" nWAssign="2" nOther="18" />
</block>
<block name="dmu_cmu_ctx_reg_array">
<input name="clk"/>
<input name="rst_l"/>
<input name="addr0"/>
<input name="data0_in"/>
<input name="rw0"/>
<input name="addr1"/>
<input name="data1_in"/>
<input name="rw1"/>
<output name="data0_out"/>
<output name="data1_out"/>
<param name="WIDTH"/>
<param name="DEPTH"/>
<param name="ADDR_WDTH"/>
<complexity cyclo1="8" cyclo2="5" nCaseStmts="1" nCaseItems="4" nLoops="2" nIfStmts="1" />
<volume nNodes="43" nStmts="4" nExprs="8" nInputs="8" nOutputs="2" nParams="3" nAlwaysClocks="1" nBAssign="4" nNBAssign="6" nWAssign="2" nOther="18" />
</block>
<block name="dmu_cmu_ctx">
<input name="clk"/>
<input name="rst_l"/>
<input name="rcm2ctx_ctx_req"/>
<input name="rcm2ctx_ctx_addr"/>
<input name="rcm2ctx_ctx_rw"/>
<input name="rcm2ctx_ctx"/>
<input name="rcm2ctx_seq_req"/>
<input name="rcm2ctx_pkseq_addr"/>
<input name="rcm2ctx_pkseq_rw"/>
<input name="rcm2ctx_pkseq"/>
<input name="tcm2ctx_ctx_addr"/>
<input name="tcm2ctx_ctx_rw"/>
<input name="tcm2ctx_ctx"/>
<input name="tcm2ctx_pkseq_addr"/>
<input name="tcm2ctx_pkseq_rw"/>
<input name="tcm2ctx_pkseq"/>
<input name="tcm2ctx_lst_req"/>
<input name="tcm2ctx_ctxlst_addr"/>
<input name="tcm2ctx_clst_rw"/>
<input name="tcm2ctx_lst"/>
<input name="tcm2ctx_ret_req"/>
<input name="tcm2ctx_ret_addr"/>
<input name="dbg2ctx_dbg_sel_a"/>
<input name="dbg2ctx_dbg_sel_b"/>
<output name="ctx2rcm_ctx_gnt"/>
<output name="ctx2rcm_nxctx_addr"/>
<output name="ctx2rcm_cur_ctx"/>
<output name="ctx2rcm_seq_gnt"/>
<output name="ctx2rcm_nxseq_addr"/>
<output name="ctx2tcm_cur_ctx"/>
<output name="ctx2tcm_cur_pkseq"/>
<output name="ctx2tcm_lst_gnt"/>
<output name="ctx2tcm_nxlst_addr"/>
<output name="ctx2tcm_cur_lst"/>
<output name="ctx2dbg_dbg_a"/>
<output name="ctx2dbg_dbg_b"/>
<param name="CTXARRAY_WDTH"/>
<param name="CTXARRAYMSB"/>
<param name="CTXARRAY_DEPTH"/>
<param name="CTXARRAY_ADDR_WDTH"/>
<param name="CTXARRAYADDRMSB"/>
<param name="CTXADDRLSB"/>
<param name="CTXADDR_WDTH"/>
<param name="CTXADDRMSB"/>
<param name="CTXALOC_WDTH"/>
<param name="CTXALOC_DEPTH"/>
<param name="PSEQARRAY_WDTH"/>
<param name="PSEQARRAYMSB"/>
<param name="PSEQARRAY_DEPTH"/>
<param name="PSEQARRAY_ADDR_WDTH"/>
<param name="PSEQARRAYADDRMSB"/>
<param name="PSEQADDRLSB"/>
<param name="PSEQADDR_WDTH"/>
<param name="PSEQADDRMSB"/>
<param name="PSEQALOC_WDTH"/>
<param name="PSEQALOC_DEPTH"/>
<param name="CLSTARRAY_WDTH"/>
<param name="CLSTARRAYMSB"/>
<param name="CLSTARRAY_DEPTH"/>
<param name="CLSTARRAY_ADDR_WDTH"/>
<param name="CLSTARRAYADDRMSB"/>
<param name="CLSTADDRLSB"/>
<param name="CLSTADDR_WDTH"/>
<param name="CLSTADDRMSB"/>
<param name="CLSTALOC_WDTH"/>
<param name="CLSTALOC_DEPTH"/>
<param name="RETADDRARRAY_WDTH"/>
<param name="RETADDRMSB"/>
<param name="RETCLSTADDRLSB"/>
<param name="RETCLSTADDR_WDTH"/>
<param name="RETCLSTADDRMSB"/>
<param name="RETCLSTLSB"/>
<param name="RETCLST_WDTH"/>
<param name="RETCLSTMSB"/>
<param name="RETPSEQADDRLSB"/>
<param name="RETPSEQADDR_WDTH"/>
<param name="RETPSEQADDRMSB"/>
<param name="RETPSEQLSB"/>
<param name="RETPSEQ_WDTH"/>
<param name="RETPSEQMSB"/>
<param name="RETCTXADDRLSB"/>
<param name="RETCTXADDR_WDTH"/>
<param name="RETCTXADDRMSB"/>
<param name="RETCTXLSB"/>
<param name="RETCTX_WDTH"/>
<param name="RETCTXMSB"/>
<param name="CTXIDLE"/>
<param name="CTXDEQ"/>
<param name="SEQIDLE"/>
<param name="SEQDEQ"/>
<param name="CLSTIDLE"/>
<param name="CLSTDEQ"/>
<instance name="dmu_cmu_ctx_aloc"/>
<instance name="dmu_cmu_ctx_reg_array"/>
<instance name="dmu_cmu_ctx_pkseqaloc"/>
<instance name="dmu_cmu_ctx_reg_array"/>
<instance name="dmu_cmu_clst_aloc"/>
<instance name="dmu_cmu_ctx_clstreg_array"/>
<complexity cyclo1="37" cyclo2="24" nCaseStmts="4" nCaseItems="17" nLoops="3" nIfStmts="16" />
<volume nNodes="391" nStmts="22" nExprs="97" nInputs="24" nOutputs="12" nParams="56" nAlwaysClocks="38" nBAssign="58" nNBAssign="16" nWAssign="11" nOther="149" />
</block>
<block name="dmu_cmu_dbg">
<input name="clk"/>
<input name="rst_l"/>
<input name="cr2cm_dbg_sel_a"/>
<input name="cr2cm_dbg_sel_b"/>
<input name="rcm2dbg_dbg_a"/>
<input name="rcm2dbg_dbg_b"/>
<input name="tcm2dbg_dbg_a"/>
<input name="tcm2dbg_dbg_b"/>
<input name="ctx2dbg_dbg_a"/>
<input name="ctx2dbg_dbg_b"/>
<output name="cm2cr_dbg_a"/>
<output name="cm2cr_dbg_b"/>
<output name="dbg2rcm_dbg_sel_a"/>
<output name="dbg2rcm_dbg_sel_b"/>
<output name="dbg2tcm_dbg_sel_a"/>
<output name="dbg2tcm_dbg_sel_b"/>
<output name="dbg2ctx_dbg_sel_a"/>
<output name="dbg2ctx_dbg_sel_b"/>
<complexity cyclo1="20" cyclo2="6" nCaseStmts="2" nCaseItems="16" nLoops="2" nIfStmts="1" />
<volume nNodes="106" nStmts="5" nExprs="21" nInputs="10" nOutputs="8" nParams="0" nAlwaysClocks="9" nBAssign="20" nNBAssign="2" nWAssign="8" nOther="41" />
</block>
<block name="dmu_cmu_rcm_schrcd_q">
<input name="clk"/>
<input name="rst_l"/>
<input name="rcd_in"/>
<input name="enq"/>
<input name="deq"/>
<output name="typ"/>
<output name="len"/>
<output name="dwbe"/>
<output name="addr"/>
<output name="addr_err"/>
<output name="dptr"/>
<output name="sbd_tag"/>
<output name="ro"/>
<output name="full"/>
<output name="overflow"/>
<output name="underflow"/>
<output name="empty"/>
<param name="DEPTH"/>
<param name="SRMSB"/>
<param name="SRTYP_WDTH"/>
<param name="SRLEN_WDTH"/>
<param name="SRDWBE_WDTH"/>
<param name="SRADDR_WDTH"/>
<param name="SRDPTR_WDTH"/>
<param name="SRSBDTAG_WDTH"/>
<param name="SRTYPMSB"/>
<param name="SRLENMSB"/>
<param name="SRDWBEMSB"/>
<param name="SRADDRMSB"/>
<param name="SRDPTRMSB"/>
<param name="SRSBDTAGMSB"/>
<param name="SBDTAGLSB"/>
<param name="SBDTAGMSB"/>
<param name="DPTRLSB"/>
<param name="DPTRMSB"/>
<param name="ADDRERRMSB"/>
<param name="ADDRLSB"/>
<param name="ADDRMSB"/>
<param name="DWBELSB"/>
<param name="DWBEMSB"/>
<param name="LENLSB"/>
<param name="LENMSB"/>
<param name="TYPLSB"/>
<param name="TYPMSB"/>
<param name="ROLSB"/>
<param name="ROMSB"/>
<instance name="fire_dmc_common_srfifo"/>
<instance name="fire_dmc_common_srfifo"/>
<instance name="fire_dmc_common_srfifo"/>
<instance name="fire_dmc_common_srfifo"/>
<instance name="fire_dmc_common_srfifo"/>
<instance name="fire_dmc_common_srfifo"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="175" nStmts="0" nExprs="67" nInputs="5" nOutputs="12" nParams="29" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="12" nOther="96" />
</block>
<block name="dmu_cmu_rcm">
<input name="clk"/>
<input name="rst_l"/>
<input name="mm2cm_rcd_enq"/>
<input name="mm2cm_rcd"/>
<input name="pm2cm_rcd_full"/>
<input name="ctx2rcm_ctx_gnt"/>
<input name="ctx2rcm_nxctx_addr"/>
<input name="ctx2rcm_cur_ctx"/>
<input name="ctx2rcm_seq_gnt"/>
<input name="ctx2rcm_nxseq_addr"/>
<input name="y2k_mps"/>
<input name="dbg2rcm_dbg_sel_a"/>
<input name="dbg2rcm_dbg_sel_b"/>
<input name="length"/>
<input name="payload"/>
<input name="length"/>
<input name="maxpayload"/>
<input name="length"/>
<input name="maxpayload"/>
<input name="length"/>
<input name="dwbe"/>
<output name="cm2mm_rcd_full"/>
<output name="cm2pm_rcd_enq"/>
<output name="cm2pm_rcd"/>
<output name="cm2pm_rcd_ro"/>
<output name="rcm2ctx_ctx_req"/>
<output name="rcm2ctx_ctx_addr"/>
<output name="rcm2ctx_ctx_rw"/>
<output name="rcm2ctx_ctx"/>
<output name="rcm2ctx_seq_req"/>
<output name="rcm2ctx_pkseq_addr"/>
<output name="rcm2ctx_pkseq_rw"/>
<output name="rcm2ctx_pkseq"/>
<output name="rcm2dbg_dbg_a"/>
<output name="rcm2dbg_dbg_b"/>
<param name="ISRMSB"/>
<param name="SRTYP_WDTH"/>
<param name="SRLEN_WDTH"/>
<param name="SRDWBE_WDTH"/>
<param name="SRADDR_WDTH"/>
<param name="SRDPTR_WDTH"/>
<param name="SRSBDTAG_WDTH"/>
<param name="SRTYPMSB"/>
<param name="SRLENMSB"/>
<param name="SRDWBEMSB"/>
<param name="SRADDRMSB"/>
<param name="SRDPTRMSB"/>
<param name="SRSBDTAGMSB"/>
<param name="EXPLENMSB"/>
<param name="IPRMSB"/>
<param name="PRTYP_WDTH"/>
<param name="PRLEN_WDTH"/>
<param name="PRBYTCNT_WDTH"/>
<param name="PRCNTXTNUM_WDTH"/>
<param name="PRSEQNUM_WDTH"/>
<param name="PRADDR_WDTH"/>
<param name="PRDPTR_WDTH"/>
<param name="PRSBDTAG_WDTH"/>
<param name="PRTYPMSB"/>
<param name="PRLENMSB"/>
<param name="PRBYTCNTMSB"/>
<param name="PRCNTXTNUMMSB"/>
<param name="PRSEQNUMMSB"/>
<param name="PRADDRMSB"/>
<param name="PRDPTRMSB"/>
<param name="PRSBDTAGMSB"/>
<param name="MPS_WDTH"/>
<param name="MPSMSB"/>
<param name="CTXARRAY_WDTH"/>
<param name="CTXARRAYMSB"/>
<param name="CTXADDRLSB"/>
<param name="CTXADDR_WDTH"/>
<param name="CTXADDRMSB"/>
<param name="PSEQARRAY_WDTH"/>
<param name="PSEQARRAYMSB"/>
<param name="PSEQADDRLSB"/>
<param name="PSEQADDR_WDTH"/>
<param name="PSEQADDRMSB"/>
<param name="CLSTADDRLSB"/>
<param name="CLSTADDR_WDTH"/>
<param name="CLSTADDRMSB"/>
<param name="CLTOT_WDTH"/>
<param name="CLTOTMSB"/>
<param name="ORDERBITLSB"/>
<param name="ORDERBIT_WDTH"/>
<param name="ORDERBITMSB"/>
<param name="DEQIDLE"/>
<param name="DEQPIPE"/>
<param name="DEQ"/>
<param name="CTXIDLE"/>
<param name="CTXGNT"/>
<param name="SEQIDLE"/>
<param name="SEQGNT"/>
<param name="SEQWAIT"/>
<param name="BLDIDLE"/>
<param name="BLDCNTX"/>
<param name="BLDBPAS"/>
<param name="CLASWR"/>
<param name="CLASRD"/>
<param name="CLASPIO"/>
<param name="CLASMSI"/>
<param name="CLASMSC"/>
<param name="CLASMDO"/>
<instance name="dmu_cmu_rcm_schrcd_q"/>
<complexity cyclo1="322" cyclo2="187" nCaseStmts="48" nCaseItems="183" nLoops="4" nIfStmts="134" />
<volume nNodes="1405" nStmts="95" nExprs="300" nInputs="21" nOutputs="14" nParams="68" nAlwaysClocks="98" nBAssign="358" nNBAssign="248" nWAssign="19" nOther="287" />
</block>
<block name="dmu_cmu_tcm_pkrcd_q">
<input name="clk"/>
<input name="rst_l"/>
<input name="rcd_in"/>
<input name="enq"/>
<input name="deq"/>
<output name="typ"/>
<output name="len"/>
<output name="dwbe"/>
<output name="addr"/>
<output name="sbd_tag"/>
<output name="dptr"/>
<output name="cntxt_num"/>
<output name="pkseq_num"/>
<output name="full"/>
<output name="overflow"/>
<output name="underflow"/>
<output name="empty"/>
<param name="DEPTH"/>
<param name="PRTYP_WDTH"/>
<param name="PRLEN_WDTH"/>
<param name="PRDWBE_WDTH"/>
<param name="PRADDR_WDTH"/>
<param name="PRSBDTAG_WDTH"/>
<param name="PRDPTR_WDTH"/>
<param name="PRSEQNUM_WDTH"/>
<param name="PRCNTXTNUM_WDTH"/>
<param name="PRCNTXTNUMLSB"/>
<param name="PRCNTXTNUMMSB"/>
<param name="PRSEQNUMLSB"/>
<param name="PRSEQNUMMSB"/>
<param name="PRDPTRLSB"/>
<param name="PRDPTRMSB"/>
<param name="PRSBDTAGLSB"/>
<param name="PRSBDTAGMSB"/>
<param name="PRADDRLSB"/>
<param name="PRADDRMSB"/>
<param name="PRDWBELSB"/>
<param name="PRDWBEMSB"/>
<param name="PRLENLSB"/>
<param name="PRLENMSB"/>
<param name="PRTYPLSB"/>
<param name="PRTYPMSB"/>
<param name="EPRMSB"/>
<instance name="fire_dmc_common_srfifo"/>
<instance name="fire_dmc_common_srfifo"/>
<instance name="fire_dmc_common_srfifo"/>
<instance name="fire_dmc_common_srfifo"/>
<instance name="fire_dmc_common_srfifo"/>
<instance name="fire_dmc_common_srfifo"/>
<instance name="fire_dmc_common_srfifo"/>
<instance name="fire_dmc_common_srfifo"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="223" nStmts="0" nExprs="89" nInputs="5" nOutputs="12" nParams="26" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="12" nOther="122" />
</block>
<block name="dmu_cmu_tcm">
<input name="clk"/>
<input name="rst_l"/>
<input name="cl2cm_rcd_enq"/>
<input name="cl2cm_rcd"/>
<input name="rm2cm_rcd_full"/>
<input name="ctx2tcm_cur_ctx"/>
<input name="ctx2tcm_cur_pkseq"/>
<input name="ctx2tcm_lst_gnt"/>
<input name="ctx2tcm_nxlst_addr"/>
<input name="ctx2tcm_cur_lst"/>
<input name="dbg2tcm_dbg_sel_a"/>
<input name="dbg2tcm_dbg_sel_b"/>
<output name="cm2cl_rcd_full"/>
<output name="cm2rm_rcd_enq"/>
<output name="cm2rm_rcd"/>
<output name="tcm2ctx_ctx_addr"/>
<output name="tcm2ctx_ctx_rw"/>
<output name="tcm2ctx_ctx"/>
<output name="tcm2ctx_pkseq_addr"/>
<output name="tcm2ctx_pkseq_rw"/>
<output name="tcm2ctx_pkseq"/>
<output name="tcm2ctx_lst_req"/>
<output name="tcm2ctx_ctxlst_addr"/>
<output name="tcm2ctx_clst_rw"/>
<output name="tcm2ctx_lst"/>
<output name="tcm2ctx_ret_req"/>
<output name="tcm2ctx_ret_addr"/>
<output name="tcm2dbg_dbg_a"/>
<output name="tcm2dbg_dbg_b"/>
<param name="EPRMSB"/>
<param name="PRTYP_WDTH"/>
<param name="PRLEN_WDTH"/>
<param name="PRDWBE_WDTH"/>
<param name="PRADDR_WDTH"/>
<param name="PRSBDTAG_WDTH"/>
<param name="PRDPTR_WDTH"/>
<param name="PRPKSEQNUM_WDTH"/>
<param name="PRCNTXTNUM_WDTH"/>
<param name="PRTYPMSB"/>
<param name="PRLENMSB"/>
<param name="PRDWBEMSB"/>
<param name="PRADDRMSB"/>
<param name="PRSBDTAGMSB"/>
<param name="PRDPTRMSB"/>
<param name="PRPKSEQNUMMSB"/>
<param name="PRCNTXTNUMMSB"/>
<param name="RRMSB"/>
<param name="RRTYP_WDTH"/>
<param name="RRLEN_WDTH"/>
<param name="RRFDWBE_WDTH"/>
<param name="RRLDWBE_WDTH"/>
<param name="RRADDR_WDTH"/>
<param name="RRSBDTAG_WDTH"/>
<param name="RRDPTR_WDTH"/>
<param name="RRTYPMSB"/>
<param name="RRLENMSB"/>
<param name="RRDWBEMSB"/>
<param name="RRADDRMSB"/>
<param name="RRSBDTAGMSB"/>
<param name="RRDPTRMSB"/>
<param name="CTXARRAY_WDTH"/>
<param name="CTXARRAYMSB"/>
<param name="CTXADDRLSB"/>
<param name="CTXADDR_WDTH"/>
<param name="CTXADDRMSB"/>
<param name="ORDERBITLSB"/>
<param name="ORDERBIT_WDTH"/>
<param name="ORDERBITMSB"/>
<param name="ERRLSB"/>
<param name="ERR_WDTH"/>
<param name="PSEQLSB"/>
<param name="PSEQ_WDTH"/>
<param name="PSEQMSB"/>
<param name="PKTOTLSB"/>
<param name="PKTOT_WDTH"/>
<param name="PKTOTMSB"/>
<param name="PSEQARRAY_WDTH"/>
<param name="PSEQARRAYMSB"/>
<param name="PSEQADDRLSB"/>
<param name="PSEQADDR_WDTH"/>
<param name="PSEQADDRMSB"/>
<param name="PTRCLSTLSB"/>
<param name="PTRCLST_WDTH"/>
<param name="PTRCLSTMSB"/>
<param name="CBITLSB"/>
<param name="CBIT_WDTH"/>
<param name="CBITMSB"/>
<param name="CLSTARRAY_WDTH"/>
<param name="CLSTARRAYMSB"/>
<param name="CLSTADDRLSB"/>
<param name="CLSTADDR_WDTH"/>
<param name="CLSTADDRMSB"/>
<param name="CPKSEQLSB"/>
<param name="CPKSEQ_WDTH"/>
<param name="CPKSEQMSB"/>
<param name="CDPTRLSB"/>
<param name="CDPTR_WDTH"/>
<param name="CDPTRMSB"/>
<param name="CSBDTAGLSB"/>
<param name="CSBDTAG_WDTH"/>
<param name="CSBDTAGMSB"/>
<param name="CADDRLSB"/>
<param name="CADDR_WDTH"/>
<param name="CADDRMSB"/>
<param name="CDWBELSB"/>
<param name="CDWBE_WDTH"/>
<param name="CDWBEMSB"/>
<param name="CLSTPKTLSB"/>
<param name="CLSTPKT_WDTH"/>
<param name="CLSTPKTMSB"/>
<param name="CLENLSB"/>
<param name="CLEN_WDTH"/>
<param name="CLENMSB"/>
<param name="CTYPLSB"/>
<param name="CTYP_WDTH"/>
<param name="CTYPMSB"/>
<param name="RETADDRARRAY_WDTH"/>
<param name="RETADDRMSB"/>
<param name="DEQIDLE"/>
<param name="DEQ"/>
<param name="CTXIDLE"/>
<param name="CTXSEQ"/>
<param name="CTXCHK"/>
<param name="CTXDIS"/>
<param name="CTXNXT"/>
<param name="LSTIDLE"/>
<param name="LSTGNT"/>
<param name="LSTUPD"/>
<param name="BLDIDLE"/>
<param name="BLDCNTX"/>
<param name="BLDBPAS"/>
<param name="CLASCP"/>
<param name="CLASCPD"/>
<param name="CLASPIO"/>
<param name="CLASMDO"/>
<param name="CLASUSP"/>
<instance name="dmu_cmu_tcm_pkrcd_q"/>
<complexity cyclo1="222" cyclo2="116" nCaseStmts="61" nCaseItems="167" nLoops="3" nIfStmts="51" />
<volume nNodes="1228" nStmts="81" nExprs="265" nInputs="12" nOutputs="17" nParams="107" nAlwaysClocks="115" nBAssign="328" nNBAssign="163" nWAssign="11" nOther="265" />
</block>
<block name="dmu_cmu">
<input name="clk"/>
<input name="rst_l"/>
<input name="mm2cm_rcd_enq"/>
<input name="mm2cm_rcd"/>
<input name="pm2cm_rcd_full"/>
<input name="cl2cm_rcd_enq"/>
<input name="cl2cm_rcd"/>
<input name="rm2cm_rcd_full"/>
<input name="y2k_mps"/>
<input name="cr2cm_dbg_sel_a"/>
<input name="cr2cm_dbg_sel_b"/>
<output name="cm2mm_rcd_full"/>
<output name="cm2pm_rcd_enq"/>
<output name="cm2pm_rcd"/>
<output name="cm2pm_rcd_ro"/>
<output name="cm2cl_rcd_full"/>
<output name="cm2rm_rcd_enq"/>
<output name="cm2rm_rcd"/>
<output name="cm2cr_dbg_a"/>
<output name="cm2cr_dbg_b"/>
<param name="SRMSB"/>
<param name="IPRMSB"/>
<param name="EPRMSB"/>
<param name="RRMSB"/>
<param name="MPS_WDTH"/>
<param name="MPSMSB"/>
<param name="CTXARRAY_WDTH"/>
<param name="CTXARRAYMSB"/>
<param name="CTXADDRLSB"/>
<param name="CTXADDR_WDTH"/>
<param name="CTXADDRMSB"/>
<param name="PSEQARRAY_WDTH"/>
<param name="PSEQARRAYMSB"/>
<param name="PSEQADDRLSB"/>
<param name="PSEQADDR_WDTH"/>
<param name="PSEQADDRMSB"/>
<param name="CLSTARRAY_WDTH"/>
<param name="CLSTARRAYMSB"/>
<param name="CLSTADDRLSB"/>
<param name="CLSTADDR_WDTH"/>
<param name="CLSTADDRMSB"/>
<param name="RETADDRARRAY_WDTH"/>
<param name="RETADDRMSB"/>
<instance name="dmu_cmu_rcm"/>
<instance name="dmu_cmu_tcm"/>
<instance name="dmu_cmu_ctx"/>
<instance name="dmu_cmu_dbg"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="245" nStmts="0" nExprs="110" nInputs="11" nOutputs="9" nParams="23" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="135" />
</block>
<block name="dmu_cru_addr_decode">
<input name="clk"/>
<input name="rst_l"/>
<input name="daemon_csrbus_valid"/>
<input name="daemon_csrbus_addr"/>
<input name="csrbus_src_bus"/>
<input name="daemon_csrbus_wr"/>
<input name="daemon_csrbus_wr_data"/>
<input name="daemon_transaction_in_progress"/>
<input name="instance_id"/>
<output name="daemon_csrbus_wr_out"/>
<output name="daemon_csrbus_wr_data_out"/>
<output name="daemon_csrbus_mapped"/>
<output name="csrbus_acc_vio"/>
<output name="daemon_csrbus_done"/>
<output name="dmc_dbg_sel_a_reg_select_pulse"/>
<output name="dmc_dbg_sel_b_reg_select_pulse"/>
<output name="dmc_pcie_cfg_select_pulse"/>
<complexity cyclo1="41" cyclo2="15" nCaseStmts="4" nCaseItems="30" nLoops="0" nIfStmts="10" />
<volume nNodes="200" nStmts="14" nExprs="40" nInputs="9" nOutputs="8" nParams="0" nAlwaysClocks="19" nBAssign="42" nNBAssign="18" nWAssign="3" nOther="64" />
</block>
<block name="dmu_cru_csr_dmc_dbg_sel_a_reg_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="dmc_dbg_sel_a_reg_csrbus_read_data"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="396" nStmts="0" nExprs="160" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="58" nOther="178" />
</block>
<block name="dmu_cru_csr_dmc_dbg_sel_a_reg">
<input name="clk"/>
<input name="rst_l"/>
<input name="dmc_dbg_sel_a_reg_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="dmc_dbg_sel_a_reg_csrbus_read_data"/>
<output name="dmc_dbg_sel_a_reg_block_sel_hw_read"/>
<output name="dmc_dbg_sel_a_reg_sub_sel_hw_read"/>
<output name="dmc_dbg_sel_a_reg_signal_sel_hw_read"/>
<instance name="dmu_cru_csr_dmc_dbg_sel_a_reg_entry"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="30" nStmts="0" nExprs="7" nInputs="4" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="3" nOther="18" />
</block>
<block name="dmu_cru_csr_dmc_dbg_sel_b_reg_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="dmc_dbg_sel_b_reg_csrbus_read_data"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="396" nStmts="0" nExprs="160" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="58" nOther="178" />
</block>
<block name="dmu_cru_csr_dmc_dbg_sel_b_reg">
<input name="clk"/>
<input name="rst_l"/>
<input name="dmc_dbg_sel_b_reg_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="dmc_dbg_sel_b_reg_csrbus_read_data"/>
<output name="dmc_dbg_sel_b_reg_block_sel_hw_read"/>
<output name="dmc_dbg_sel_b_reg_sub_sel_hw_read"/>
<output name="dmc_dbg_sel_b_reg_signal_sel_hw_read"/>
<instance name="dmu_cru_csr_dmc_dbg_sel_b_reg_entry"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="30" nStmts="0" nExprs="7" nInputs="4" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="3" nOther="18" />
</block>
<block name="dmu_cru_csr_dmc_pcie_cfg_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="dmc_pcie_cfg_csrbus_read_data"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="843" nStmts="0" nExprs="384" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="43" nOther="416" />
</block>
<block name="dmu_cru_csr_dmc_pcie_cfg">
<input name="clk"/>
<input name="rst_l"/>
<input name="dmc_pcie_cfg_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="dmc_pcie_cfg_csrbus_read_data"/>
<output name="dmc_pcie_cfg_bus_num_hw_read"/>
<output name="dmc_pcie_cfg_req_id_hw_read"/>
<instance name="dmu_cru_csr_dmc_pcie_cfg_entry"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="28" nStmts="0" nExprs="7" nInputs="4" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="2" nOther="17" />
</block>
<block name="dmu_cru_csr">
<input name="clk"/>
<input name="csrbus_addr"/>
<input name="csrbus_wr_data"/>
<input name="csrbus_wr"/>
<input name="csrbus_valid"/>
<input name="rst_l"/>
<input name="csrbus_src_bus"/>
<input name="instance_id"/>
<output name="csrbus_mapped"/>
<output name="csrbus_done"/>
<output name="csrbus_read_data"/>
<output name="csrbus_acc_vio"/>
<output name="dmc_dbg_sel_a_reg_block_sel_hw_read"/>
<output name="dmc_dbg_sel_a_reg_sub_sel_hw_read"/>
<output name="dmc_dbg_sel_a_reg_signal_sel_hw_read"/>
<output name="dmc_dbg_sel_b_reg_block_sel_hw_read"/>
<output name="dmc_dbg_sel_b_reg_sub_sel_hw_read"/>
<output name="dmc_dbg_sel_b_reg_signal_sel_hw_read"/>
<output name="dmc_pcie_cfg_bus_num_hw_read"/>
<output name="dmc_pcie_cfg_req_id_hw_read"/>
<instance name="pcie_dcm_daemon"/>
<instance name="dmu_cru_addr_decode"/>
<instance name="dmu_cru_default_grp"/>
<instance name="dmu_cru_stage_mux_only"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="158" nStmts="0" nExprs="66" nInputs="8" nOutputs="12" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="91" />
</block>
<block name="dmu_cru_default_grp">
<input name="clk"/>
<input name="dmc_dbg_sel_a_reg_select_pulse"/>
<input name="dmc_dbg_sel_b_reg_select_pulse"/>
<input name="dmc_pcie_cfg_select_pulse"/>
<input name="rst_l"/>
<input name="daemon_csrbus_wr_in"/>
<input name="daemon_csrbus_wr_data_in"/>
<output name="dmc_dbg_sel_a_reg_block_sel_hw_read"/>
<output name="dmc_dbg_sel_a_reg_sub_sel_hw_read"/>
<output name="dmc_dbg_sel_a_reg_signal_sel_hw_read"/>
<output name="dmc_dbg_sel_b_reg_block_sel_hw_read"/>
<output name="dmc_dbg_sel_b_reg_sub_sel_hw_read"/>
<output name="dmc_dbg_sel_b_reg_signal_sel_hw_read"/>
<output name="dmc_pcie_cfg_bus_num_hw_read"/>
<output name="dmc_pcie_cfg_req_id_hw_read"/>
<output name="read_data_0_out"/>
<instance name="dmu_cru_csrpipe_3"/>
<instance name="dmu_cru_csr_dmc_dbg_sel_a_reg"/>
<instance name="dmu_cru_csr_dmc_dbg_sel_b_reg"/>
<instance name="dmu_cru_csr_dmc_pcie_cfg"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="94" nStmts="0" nExprs="34" nInputs="7" nOutputs="9" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="5" nOther="55" />
</block>
<block name="dmu_cru_stage_mux_only">
<input name="clk"/>
<input name="read_data_0"/>
<input name="dmc_dbg_sel_a_reg_select_pulse"/>
<input name="dmc_dbg_sel_b_reg_select_pulse"/>
<input name="dmc_pcie_cfg_select_pulse"/>
<input name="daemon_csrbus_wr_in"/>
<input name="daemon_csrbus_wr_data_in"/>
<input name="rst_l"/>
<output name="dmc_dbg_sel_a_reg_select_pulse_out"/>
<output name="dmc_dbg_sel_b_reg_select_pulse_out"/>
<output name="dmc_pcie_cfg_select_pulse_out"/>
<output name="daemon_csrbus_wr_out"/>
<output name="daemon_csrbus_wr_data_out"/>
<output name="read_data_0_out"/>
<output name="rst_l_out"/>
<instance name="dmu_cru_csrpipe_5"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="53" nStmts="0" nExprs="15" nInputs="8" nOutputs="7" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="6" nOther="32" />
</block>
<block name="dmu_cru">
<input name="clk"/>
<input name="rst_l"/>
<input name="j2d_instance_id"/>
<input name="j2d_csr_ring_out"/>
<input name="y2k_csr_ring_in"/>
<input name="im2cr_csrbus_done"/>
<input name="im2cr_csrbus_mapped"/>
<input name="im2cr_csrbus_read_data"/>
<input name="im2cr_csrbus_acc_vio"/>
<input name="mm2cr_csrbus_done"/>
<input name="mm2cr_csrbus_mapped"/>
<input name="mm2cr_csrbus_read_data"/>
<input name="mm2cr_csrbus_acc_vio"/>
<input name="ps2cr_csrbus_done"/>
<input name="ps2cr_csrbus_mapped"/>
<input name="ps2cr_csrbus_read_data"/>
<input name="ps2cr_csrbus_acc_vio"/>
<input name="ts2cr_csrbus_done"/>
<input name="ts2cr_csrbus_mapped"/>
<input name="ts2cr_csrbus_read_data"/>
<input name="ts2cr_csrbus_acc_vio"/>
<input name="im2cr_dbg_a"/>
<input name="im2cr_dbg_b"/>
<input name="cm2cr_dbg_a"/>
<input name="cm2cr_dbg_b"/>
<input name="cl2cr_dbg_a"/>
<input name="cl2cr_dbg_b"/>
<input name="ts2cr_dbg_a"/>
<input name="ts2cr_dbg_b"/>
<input name="tm2cr_dbg_a"/>
<input name="tm2cr_dbg_b"/>
<input name="rm2cr_dbg_a"/>
<input name="rm2cr_dbg_b"/>
<input name="ps2cr_dbg_a"/>
<input name="ps2cr_dbg_b"/>
<input name="pm2cr_dbg_a"/>
<input name="pm2cr_dbg_b"/>
<input name="mm2cr_dbg_a"/>
<input name="mm2cr_dbg_b"/>
<input name="y2k_dbg_a"/>
<input name="y2k_dbg_b"/>
<input name="ds2cr_dbg_a"/>
<input name="ds2cr_dbg_b"/>
<output name="d2j_csr_ring_in"/>
<output name="k2y_csr_ring_out"/>
<output name="cr2im_csrbus_valid"/>
<output name="cr2im_csrbus_wr_data"/>
<output name="cr2im_csrbus_wr"/>
<output name="cr2im_csrbus_addr"/>
<output name="cr2im_csrbus_src_bus"/>
<output name="cr2mm_csrbus_valid"/>
<output name="cr2mm_csrbus_wr_data"/>
<output name="cr2mm_csrbus_wr"/>
<output name="cr2mm_csrbus_addr"/>
<output name="cr2mm_csrbus_src_bus"/>
<output name="cr2ps_csrbus_valid"/>
<output name="cr2ps_csrbus_wr_data"/>
<output name="cr2ps_csrbus_wr"/>
<output name="cr2ps_csrbus_addr"/>
<output name="cr2ps_csrbus_src_bus"/>
<output name="cr2ts_csrbus_valid"/>
<output name="cr2ts_csrbus_wr_data"/>
<output name="cr2ts_csrbus_wr"/>
<output name="cr2ts_csrbus_addr"/>
<output name="cr2ts_csrbus_src_bus"/>
<output name="cr2cl_bus_num"/>
<output name="cr2rm_req_id"/>
<output name="d2p_req_id"/>
<output name="cr2im_dbg_sel_a"/>
<output name="cr2im_dbg_sel_b"/>
<output name="cr2cm_dbg_sel_a"/>
<output name="cr2cm_dbg_sel_b"/>
<output name="cr2cl_dbg_sel_a"/>
<output name="cr2cl_dbg_sel_b"/>
<output name="cr2ts_dbg_sel_a"/>
<output name="cr2ts_dbg_sel_b"/>
<output name="cr2tm_dbg_sel_a"/>
<output name="cr2tm_dbg_sel_b"/>
<output name="cr2rm_dbg_sel_a"/>
<output name="cr2rm_dbg_sel_b"/>
<output name="cr2ps_dbg_sel_a"/>
<output name="cr2ps_dbg_sel_b"/>
<output name="cr2pm_dbg_sel_a"/>
<output name="cr2pm_dbg_sel_b"/>
<output name="cr2mm_dbg_sel_a"/>
<output name="cr2mm_dbg_sel_b"/>
<output name="k2y_dbg_sel_a"/>
<output name="k2y_dbg_sel_b"/>
<output name="cr2ds_dbg_sel_a"/>
<output name="cr2ds_dbg_sel_b"/>
<output name="dmu_mio_debug_bus_a"/>
<output name="dmu_mio_debug_bus_b"/>
<instance name="pcie_common_dcb"/>
<instance name="pcie_common_dcc"/>
<instance name="pcie_common_dcc"/>
<instance name="pcie_common_dcc"/>
<instance name="pcie_common_dcc"/>
<instance name="pcie_common_dcc"/>
<instance name="dmu_cru_csr"/>
<complexity cyclo1="48" cyclo2="9" nCaseStmts="5" nCaseItems="44" nLoops="0" nIfStmts="3" />
<volume nNodes="516" nStmts="8" nExprs="142" nInputs="43" nOutputs="49" nParams="0" nAlwaysClocks="34" nBAssign="44" nNBAssign="10" nWAssign="26" nOther="252" />
</block>
<block name="dmu_diu">
<input name="l2clk"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="scan_in"/>
<input name="tcu_array_bypass"/>
<input name="tcu_scan_en"/>
<input name="tcu_se_scancollar_in"/>
<input name="tcu_array_wr_inhibit"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tm2di_wr"/>
<input name="tm2di_addr"/>
<input name="tm2di_data"/>
<input name="tm2di_bmask"/>
<input name="tm2di_dpar"/>
<input name="im2di_wr"/>
<input name="im2di_addr"/>
<input name="im2di_data"/>
<input name="im2di_bmask"/>
<input name="im2di_dpar"/>
<input name="cl2di_addr"/>
<input name="cl2di_rd_en"/>
<input name="dmu_mb0_run"/>
<input name="dmu_mb0_addr"/>
<input name="dmu_mb0_wdata"/>
<input name="dmu_mb0_diu_wr_en"/>
<input name="dmu_mb0_diu_rd_en"/>
<output name="scan_out"/>
<output name="di2cl_data"/>
<output name="di2cl_dpar"/>
<output name="di2cl_bmask"/>
<output name="dmu_diu_read_data"/>
<param name="MEM_WIDTH"/>
<instance name="dmu_diu_idr"/>
<instance name="dmu_diu_idm"/>
<complexity cyclo1="4" cyclo2="4" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="3" />
<volume nNodes="129" nStmts="3" nExprs="36" nInputs="28" nOutputs="5" nParams="1" nAlwaysClocks="5" nBAssign="2" nNBAssign="4" nWAssign="4" nOther="75" />
</block>
<block name="dmu_dmc">
<input name="l2clk"/>
<input name="l1clk"/>
<input name="j2d_rst_l"/>
<input name="j2d_por_l"/>
<input name="scan_in"/>
<input name="tcu_scan_en"/>
<input name="tcu_array_bypass"/>
<input name="tcu_se_scancollar_in"/>
<input name="tcu_se_scancollar_out"/>
<input name="tcu_array_wr_inhibit"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="j2d_spare"/>
<input name="ds2cr_dbg_a"/>
<input name="ds2cr_dbg_b"/>
<input name="y2k_int_l"/>
<input name="j2d_jid"/>
<input name="j2d_instance_id"/>
<input name="j2d_csr_ring_out"/>
<input name="y2k_csr_ring_in"/>
<input name="y2k_rel_rcd"/>
<input name="y2k_rel_enq"/>
<input name="y2k_mps"/>
<input name="y2k_buf_addr_vld_monitor"/>
<input name="y2k_buf_addr"/>
<input name="j2d_d_wrack_tag"/>
<input name="j2d_d_wrack_vld"/>
<input name="j2d_di_cmd"/>
<input name="j2d_di_ctag"/>
<input name="j2d_di_cmd_vld"/>
<input name="j2d_p_cmd"/>
<input name="j2d_p_addr"/>
<input name="j2d_p_bmsk"/>
<input name="j2d_p_ctag"/>
<input name="j2d_p_cmd_vld"/>
<input name="j2d_d_data"/>
<input name="j2d_d_data_par"/>
<input name="j2d_d_data_err"/>
<input name="j2d_d_data_vld"/>
<input name="j2d_p_data"/>
<input name="j2d_p_data_par"/>
<input name="j2d_p_data_vld"/>
<input name="j2d_mmu_addr"/>
<input name="j2d_mmu_addr_vld"/>
<input name="y2k_buf_data"/>
<input name="y2k_buf_dpar"/>
<input name="y2k_rcd"/>
<input name="y2k_rcd_enq"/>
<input name="y2k_rcd_deq"/>
<input name="y2k_dbg_a"/>
<input name="y2k_dbg_b"/>
<input name="dsn_dmc_iei"/>
<input name="ds2cl_stall"/>
<input name="dmu_cb0_run"/>
<input name="dmu_cb0_addr"/>
<input name="dmu_cb0_wdata_key"/>
<input name="dmu_cb0_mmu_ptb_wr_en"/>
<input name="dmu_cb0_mmu_ptb_rd_en"/>
<input name="dmu_cb0_mmu_ptb_lkup_en"/>
<input name="dmu_cb0_mmu_vtb_wr_en"/>
<input name="dmu_cb0_mmu_vtb_rd_en"/>
<input name="dmu_cb0_mmu_vtb_lkup_en"/>
<input name="dmu_cb0_hld"/>
<input name="dmu_mb0_run"/>
<input name="dmu_mb0_addr"/>
<input name="dmu_mb0_wdata"/>
<input name="dmu_mb0_dev_wr_en"/>
<input name="dmu_mb0_dev_rd_en"/>
<input name="dmu_mb0_tsb_wr_en"/>
<input name="dmu_mb0_tsb_rd_en"/>
<input name="dmu_mb0_tdb_wr_en"/>
<input name="dmu_mb0_tdb_rd_en"/>
<input name="dmu_mb0_diu_wr_en"/>
<input name="dmu_mb0_diu_rd_en"/>
<input name="dmu_mb0_dou_pio_data_wr_en"/>
<input name="dmu_mb0_dou_pio_data_rd_en"/>
<input name="dmu_mb0_dou_dma_data_wr_en"/>
<input name="dmu_mb0_dou_dma_data_rd_en"/>
<input name="efu_dmu_data"/>
<input name="efu_dmu_xfer_en"/>
<input name="efu_dmu_clr"/>
<input name="p2d_npwr_stall_en"/>
<input name="il2cl_gr_16"/>
<output name="scan_out"/>
<output name="cr2ds_dbg_sel_a"/>
<output name="cr2ds_dbg_sel_b"/>
<output name="dmu_mio_debug_bus_a"/>
<output name="dmu_mio_debug_bus_b"/>
<output name="d2j_csr_ring_in"/>
<output name="k2y_csr_ring_out"/>
<output name="d2j_cmd"/>
<output name="d2j_addr"/>
<output name="d2j_ctag"/>
<output name="d2j_cmd_vld"/>
<output name="d2j_data"/>
<output name="d2j_bmsk"/>
<output name="d2j_data_par"/>
<output name="d2j_data_vld"/>
<output name="d2j_p_wrack_tag"/>
<output name="d2j_p_wrack_vld"/>
<output name="d2j_spare"/>
<output name="k2y_buf_data"/>
<output name="k2y_buf_dpar"/>
<output name="k2y_dou_dptr"/>
<output name="k2y_dou_err"/>
<output name="k2y_dou_vld"/>
<output name="k2y_buf_addr_vld_monitor"/>
<output name="k2y_buf_addr"/>
<output name="k2y_rcd_deq"/>
<output name="k2y_rcd"/>
<output name="k2y_rcd_enq"/>
<output name="k2y_rel_rcd"/>
<output name="k2y_rel_enq"/>
<output name="k2y_dbg_sel_a"/>
<output name="k2y_dbg_sel_b"/>
<output name="dmu_dbg_err_event"/>
<output name="mmu_ptb_hit"/>
<output name="mmu_vtb_hit"/>
<output name="vtb_dout_4msb"/>
<output name="mmu_ptb_read_data"/>
<output name="vtb2csr_rd"/>
<output name="dev_tsb_read_data"/>
<output name="tdb_dout_6msb"/>
<output name="tdb2csr_rd"/>
<output name="tdb2csr_rd_ro_dup"/>
<output name="dmu_diu_read_data"/>
<output name="dmu_dou_pio_read_data"/>
<output name="dmu_dou_dma_read_data"/>
<output name="dmu_efu_data"/>
<output name="dmu_efu_xfer_en"/>
<output name="d2p_idb_rd"/>
<output name="d2p_req_id"/>
<instance name="dmu_rmu"/>
<instance name="dmu_imu"/>
<instance name="dmu_cru"/>
<instance name="dmu_clu"/>
<instance name="dmu_cmu"/>
<instance name="dmu_pmu"/>
<instance name="dmu_dou"/>
<instance name="dmu_diu"/>
<instance name="dmu_mmu"/>
<instance name="dmu_psb"/>
<instance name="dmu_tsb"/>
<instance name="dmu_tmu"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="1221" nStmts="0" nExprs="535" nInputs="84" nOutputs="49" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="3" nOther="683" />
</block>
<block name="dmu">
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_pce_ov"/>
<input name="tcu_dmu_io_clk_stop"/>
<input name="tcu_div_bypass"/>
<input name="tcu_test_protect"/>
<input name="ccu_io_out"/>
<input name="cluster_arst_l"/>
<input name="ccu_serdes_dtm"/>
<input name="gclk"/>
<input name="ncu_dmu_data"/>
<input name="ncu_dmu_mmu_addr_vld"/>
<input name="ncu_dmu_mondo_ack"/>
<input name="ncu_dmu_mondo_id"/>
<input name="ncu_dmu_mondo_nack"/>
<input name="ncu_dmu_pio_data"/>
<input name="ncu_dmu_pio_hdr_vld"/>
<input name="ncu_dmu_stall"/>
<input name="ncu_dmu_vld"/>
<input name="ncu_dmu_mondo_id_par"/>
<input name="ncu_dmu_d_pei"/>
<input name="ncu_dmu_siicr_pei"/>
<input name="ncu_dmu_ctag_uei"/>
<input name="ncu_dmu_ctag_cei"/>
<input name="ncu_dmu_ncucr_pei"/>
<input name="ncu_dmu_iei"/>
<input name="p2d_ce_int"/>
<input name="p2d_csr_ack"/>
<input name="p2d_csr_rcd"/>
<input name="p2d_csr_req"/>
<input name="p2d_cto_req"/>
<input name="p2d_cto_tag"/>
<input name="p2d_drain"/>
<input name="p2d_ecd_rptr"/>
<input name="p2d_ech_rptr"/>
<input name="p2d_erd_rptr"/>
<input name="p2d_erh_rptr"/>
<input name="p2d_ibc_ack"/>
<input name="p2d_idb_data"/>
<input name="p2d_idb_dpar"/>
<input name="p2d_ihb_data"/>
<input name="p2d_ihb_dpar"/>
<input name="p2d_ihb_wptr"/>
<input name="p2d_mps"/>
<input name="p2d_oe_int"/>
<input name="p2d_spare"/>
<input name="p2d_ue_int"/>
<input name="p2d_npwr_stall_en"/>
<input name="rst_por_"/>
<input name="rst_dmu_async_por_"/>
<input name="rst_wmr_"/>
<input name="tcu_scan_en"/>
<input name="scan_in"/>
<input name="tcu_se_scancollar_in"/>
<input name="tcu_se_scancollar_out"/>
<input name="sii_dmu_wrack_tag"/>
<input name="sii_dmu_wrack_par"/>
<input name="sii_dmu_wrack_vld"/>
<input name="sio_dmu_data"/>
<input name="sio_dmu_hdr_vld"/>
<input name="sio_dmu_parity"/>
<input name="tcu_array_bypass"/>
<input name="tcu_array_wr_inhibit"/>
<input name="tcu_mbist_bisi_en"/>
<input name="tcu_mbist_user_mode"/>
<input name="tcu_dmu_mbist_start"/>
<input name="tcu_dmu_mbist_scan_in"/>
<input name="tcu_atpg_mode"/>
<input name="dbg1_dmu_stall"/>
<input name="dbg1_dmu_resume"/>
<input name="efu_dmu_data"/>
<input name="efu_dmu_xfer_en"/>
<input name="efu_dmu_clr"/>
<output name="d2p_ihb_rd"/>
<output name="d2p_idb_rd"/>
<output name="dmu_tcu_mbist_done"/>
<output name="dmu_tcu_mbist_fail"/>
<output name="dmu_tcu_mbist_scan_out"/>
<output name="d2p_csr_ack"/>
<output name="d2p_csr_rcd"/>
<output name="d2p_csr_req"/>
<output name="d2p_cto_ack"/>
<output name="d2p_ech_wptr"/>
<output name="d2p_edb_addr"/>
<output name="d2p_edb_data"/>
<output name="d2p_edb_dpar"/>
<output name="d2p_edb_we"/>
<output name="d2p_ehb_addr"/>
<output name="d2p_ehb_data"/>
<output name="d2p_ehb_dpar"/>
<output name="d2p_ehb_we"/>
<output name="d2p_erh_wptr"/>
<output name="d2p_ibc_nhc"/>
<output name="d2p_ibc_pdc"/>
<output name="d2p_ibc_phc"/>
<output name="d2p_ibc_req"/>
<output name="d2p_idb_addr"/>
<output name="d2p_ihb_addr"/>
<output name="d2p_spare"/>
<output name="dmu_ncu_data"/>
<output name="dmu_ncu_stall"/>
<output name="dmu_ncu_vld"/>
<output name="dmu_ncu_wrack_tag"/>
<output name="dmu_ncu_wrack_vld"/>
<output name="dmu_ncu_wrack_par"/>
<output name="dmu_ncu_d_pe"/>
<output name="dmu_ncu_siicr_pe"/>
<output name="dmu_ncu_ctag_ue"/>
<output name="dmu_ncu_ctag_ce"/>
<output name="dmu_ncu_ncucr_pe"/>
<output name="dmu_ncu_ie"/>
<output name="dmu_sii_be"/>
<output name="dmu_sii_data"/>
<output name="dmu_sii_datareq"/>
<output name="dmu_sii_datareq16"/>
<output name="dmu_sii_hdr_vld"/>
<output name="dmu_sii_parity"/>
<output name="dmu_sii_be_parity"/>
<output name="dmu_sii_reqbypass"/>
<output name="dmu_mio_debug_bus_a"/>
<output name="dmu_mio_debug_bus_b"/>
<output name="scan_out"/>
<output name="dmu_dbg_err_event"/>
<output name="dmu_dbg1_stall_ack"/>
<output name="dmu_efu_data"/>
<output name="dmu_efu_xfer_en"/>
<output name="dmu_psr_rate_scale"/>
<output name="dmu_psr_pll_en_sds0"/>
<output name="dmu_psr_pll_en_sds1"/>
<output name="dmu_psr_rx_en_b0_sds0"/>
<output name="dmu_psr_rx_en_b1_sds0"/>
<output name="dmu_psr_rx_en_b2_sds0"/>
<output name="dmu_psr_rx_en_b3_sds0"/>
<output name="dmu_psr_rx_en_b0_sds1"/>
<output name="dmu_psr_rx_en_b1_sds1"/>
<output name="dmu_psr_rx_en_b2_sds1"/>
<output name="dmu_psr_rx_en_b3_sds1"/>
<output name="dmu_psr_tx_en_b0_sds0"/>
<output name="dmu_psr_tx_en_b1_sds0"/>
<output name="dmu_psr_tx_en_b2_sds0"/>
<output name="dmu_psr_tx_en_b3_sds0"/>
<output name="dmu_psr_tx_en_b0_sds1"/>
<output name="dmu_psr_tx_en_b1_sds1"/>
<output name="dmu_psr_tx_en_b2_sds1"/>
<output name="dmu_psr_tx_en_b3_sds1"/>
<output name="d2p_req_id"/>
<instance name="clkgen_dmu_io"/>
<instance name="cl_a1_l1hdr_8x"/>
<instance name="dmu_dmc"/>
<instance name="dmu_dsn"/>
<instance name="dmu_ilu"/>
<instance name="dmu_mb0"/>
<instance name="dmu_cb0"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="969" nStmts="0" nExprs="404" nInputs="73" nOutputs="73" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="564" />
</block>
<block name="dmu_dou_edr">
<input name="l2clk"/>
<input name="clk"/>
<input name="scan_in"/>
<input name="tcu_array_bypass"/>
<input name="tcu_scan_en"/>
<input name="tcu_se_scancollar_in"/>
<input name="tcu_array_wr_inhibit"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="cl2do_dma_wr"/>
<input name="cl2do_dma_addr"/>
<input name="cl2do_dma_data"/>
<input name="cl2do_dma_dpar"/>
<input name="y2edr_addr"/>
<input name="dmu_mb0_run"/>
<input name="dmu_mb0_addr"/>
<input name="dmu_mb0_wdata"/>
<input name="dmu_mb0_dou_dma_data_wr_en"/>
<input name="dmu_mb0_dou_dma_data_rd_en"/>
<output name="scan_out"/>
<output name="edr2mux_dma_data_out"/>
<param name="MEM_WIDTH"/>
<param name="MEM_TIEHIGH"/>
<instance name="n2_dmu_dp_128x132s_cust"/>
<complexity cyclo1="7" cyclo2="7" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="6" />
<volume nNodes="62" nStmts="0" nExprs="16" nInputs="20" nOutputs="2" nParams="2" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="6" nOther="40" />
</block>
<block name="dmu_dou_epr">
<input name="l2clk"/>
<input name="clk"/>
<input name="scan_in"/>
<input name="tcu_array_bypass"/>
<input name="tcu_se_scancollar_in"/>
<input name="tcu_se_scancollar_out"/>
<input name="tcu_array_wr_inhibit"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="cl2do_pio_wr"/>
<input name="cl2do_pio_addr"/>
<input name="cl2do_pio_data"/>
<input name="cl2do_pio_dpar"/>
<input name="y2epr_addr"/>
<input name="dmu_mb0_run"/>
<input name="dmu_mb0_addr"/>
<input name="dmu_mb0_wdata"/>
<input name="dmu_mb0_dou_pio_data_wr_en"/>
<input name="dmu_mb0_dou_pio_data_rd_en"/>
<output name="scan_out"/>
<output name="epr2mux_pio_data_out"/>
<param name="MEM_WIDTH"/>
<param name="MEM_TIEHIGH"/>
<instance name="n2_com_dp_16x132s_cust"/>
<complexity cyclo1="7" cyclo2="7" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="6" />
<volume nNodes="66" nStmts="0" nExprs="18" nInputs="20" nOutputs="2" nParams="2" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="6" nOther="42" />
</block>
<block name="dmu_dou">
<input name="l2clk"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="scan_in"/>
<input name="tcu_array_bypass"/>
<input name="tcu_scan_en"/>
<input name="tcu_se_scancollar_in"/>
<input name="tcu_se_scancollar_out"/>
<input name="tcu_array_wr_inhibit"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="cl2do_dma_wr"/>
<input name="cl2do_dma_addr"/>
<input name="cl2do_dma_data"/>
<input name="cl2do_dma_dpar"/>
<input name="cl2do_pio_wr"/>
<input name="cl2do_pio_addr"/>
<input name="cl2do_pio_data"/>
<input name="cl2do_pio_dpar"/>
<input name="y2k_buf_addr"/>
<input name="dmu_mb0_run"/>
<input name="dmu_mb0_addr"/>
<input name="dmu_mb0_wdata"/>
<input name="dmu_mb0_dou_pio_data_wr_en"/>
<input name="dmu_mb0_dou_pio_data_rd_en"/>
<input name="dmu_mb0_dou_dma_data_wr_en"/>
<input name="dmu_mb0_dou_dma_data_rd_en"/>
<output name="scan_out"/>
<output name="k2y_buf_data"/>
<output name="k2y_buf_dpar"/>
<output name="dmu_dou_pio_read_data"/>
<output name="dmu_dou_dma_read_data"/>
<param name="MEM_WIDTH"/>
<instance name="dmu_dou_edr"/>
<instance name="dmu_dou_epr"/>
<complexity cyclo1="3" cyclo2="3" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="2" />
<volume nNodes="143" nStmts="2" nExprs="45" nInputs="28" nOutputs="5" nParams="1" nAlwaysClocks="4" nBAssign="2" nNBAssign="2" nWAssign="4" nOther="84" />
</block>
<block name="dmu_dsn_ctl">
<input name="l1clk"/>
<input name="rst_l"/>
<input name="sio_dmu_hdr_vld"/>
<input name="sii_dmu_wrack_tag"/>
<input name="sii_dmu_wrack_par"/>
<input name="sii_dmu_wrack_vld"/>
<input name="sio_dmu_data"/>
<input name="sio_dmu_parity"/>
<input name="ncu_dmu_pio_hdr_vld"/>
<input name="ncu_dmu_mmu_addr_vld"/>
<input name="ncu_dmu_pio_data"/>
<input name="ncu_dmu_d_pei"/>
<input name="ncu_dmu_siicr_pei"/>
<input name="ncu_dmu_ctag_uei"/>
<input name="ncu_dmu_ctag_cei"/>
<input name="ncu_dmu_ncucr_pei"/>
<input name="ncu_dmu_iei"/>
<input name="ncu_dmu_mondo_ack"/>
<input name="ncu_dmu_mondo_nack"/>
<input name="ncu_dmu_mondo_id"/>
<input name="ncu_dmu_mondo_id_par"/>
<input name="d2j_cmd"/>
<input name="d2j_addr"/>
<input name="d2j_ctag"/>
<input name="d2j_cmd_vld"/>
<input name="d2j_data"/>
<input name="d2j_bmsk"/>
<input name="d2j_data_par"/>
<input name="d2j_data_vld"/>
<input name="d2j_p_wrack_tag"/>
<input name="d2j_p_wrack_vld"/>
<input name="cr2ds_dbg_sel_a"/>
<input name="cr2ds_dbg_sel_b"/>
<input name="ucb2ctl_dbg_grp_a_1"/>
<input name="fsm2ctl_dbg_grp_b_1"/>
<input name="pkt2ctl_dbg_grp_b_1"/>
<input name="dbg1_dmu_stall"/>
<input name="dbg1_dmu_resume"/>
<input name="di"/>
<input name="di_tag"/>
<input name="di_ecc"/>
<output name="reset"/>
<output name="dmu_sii_hdr_vld"/>
<output name="dmu_sii_reqbypass"/>
<output name="dmu_sii_datareq"/>
<output name="dmu_sii_datareq16"/>
<output name="dmu_sii_data"/>
<output name="dmu_sii_parity"/>
<output name="dmu_sii_be_parity"/>
<output name="dmu_sii_be"/>
<output name="dmu_ncu_wrack_vld"/>
<output name="dmu_ncu_wrack_tag"/>
<output name="dmu_ncu_wrack_par"/>
<output name="dmu_ncu_d_pe"/>
<output name="dmu_ncu_siicr_pe"/>
<output name="dmu_ncu_ctag_ue"/>
<output name="dmu_ncu_ctag_ce"/>
<output name="dmu_ncu_ncucr_pe"/>
<output name="dmu_ncu_ie"/>
<output name="j2d_d_wrack_tag"/>
<output name="j2d_d_wrack_vld"/>
<output name="j2d_di_cmd"/>
<output name="j2d_di_ctag"/>
<output name="j2d_di_cmd_vld"/>
<output name="j2d_p_cmd"/>
<output name="j2d_p_addr"/>
<output name="j2d_p_bmsk"/>
<output name="j2d_p_ctag"/>
<output name="j2d_p_cmd_vld"/>
<output name="j2d_d_data"/>
<output name="j2d_d_data_par"/>
<output name="j2d_d_data_err"/>
<output name="j2d_d_data_vld"/>
<output name="j2d_p_data"/>
<output name="j2d_p_data_par"/>
<output name="j2d_p_data_vld"/>
<output name="j2d_mmu_addr_vld"/>
<output name="j2d_mmu_addr"/>
<output name="dsn_dmc_iei"/>
<output name="ds2cr_dbg_a"/>
<output name="ds2cr_dbg_b"/>
<output name="dmu_dbg1_stall_ack"/>
<output name="ds2cl_stall"/>
<instance name="dmu_dsn_mondo_fifo"/>
<complexity cyclo1="120" cyclo2="84" nCaseStmts="7" nCaseItems="43" nLoops="1" nIfStmts="75" />
<volume nNodes="714" nStmts="74" nExprs="122" nInputs="41" nOutputs="42" nParams="0" nAlwaysClocks="38" nBAssign="127" nNBAssign="80" nWAssign="106" nOther="167" />
</block>
<block name="dmu_dsn_ucb_flow">
<input name="enl2clk"/>
<input name="reset"/>
<input name="ncu_dmu_vld"/>
<input name="ncu_dmu_data"/>
<input name="ncu_dmu_stall"/>
<input name="req_acpted"/>
<input name="rd_ack_vld"/>
<input name="rd_nack_vld"/>
<input name="thr_id_out"/>
<input name="buf_id_out"/>
<input name="data_out"/>
<output name="dmu_ncu_stall"/>
<output name="dmu_ncu_vld"/>
<output name="dmu_ncu_data"/>
<output name="rd_req_vld"/>
<output name="wr_req_vld"/>
<output name="thr_id_in"/>
<output name="buf_id_in"/>
<output name="addr_in"/>
<output name="data_in"/>
<output name="ack_busy"/>
<output name="ucb2ctl_dbg_grp_a_1"/>
<instance name="dmu_dsn_ucb_in32"/>
<instance name="dmu_dsn_ucb_out32"/>
<complexity cyclo1="23" cyclo2="23" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="22" />
<volume nNodes="152" nStmts="12" nExprs="29" nInputs="11" nOutputs="11" nParams="0" nAlwaysClocks="9" nBAssign="0" nNBAssign="15" nWAssign="27" nOther="60" />
</block>
<block name="dmu_dsn">
<input name="l1clk"/>
<input name="rst_l"/>
<input name="sio_dmu_hdr_vld"/>
<input name="sii_dmu_wrack_tag"/>
<input name="sii_dmu_wrack_par"/>
<input name="sii_dmu_wrack_vld"/>
<input name="sio_dmu_data"/>
<input name="sio_dmu_parity"/>
<input name="ncu_dmu_vld"/>
<input name="ncu_dmu_data"/>
<input name="ncu_dmu_stall"/>
<input name="d2j_csr_ring_in"/>
<input name="ncu_dmu_pio_hdr_vld"/>
<input name="ncu_dmu_mmu_addr_vld"/>
<input name="ncu_dmu_pio_data"/>
<input name="ncu_dmu_d_pei"/>
<input name="ncu_dmu_siicr_pei"/>
<input name="ncu_dmu_ctag_uei"/>
<input name="ncu_dmu_ctag_cei"/>
<input name="ncu_dmu_ncucr_pei"/>
<input name="ncu_dmu_iei"/>
<input name="ncu_dmu_mondo_ack"/>
<input name="ncu_dmu_mondo_nack"/>
<input name="ncu_dmu_mondo_id"/>
<input name="ncu_dmu_mondo_id_par"/>
<input name="d2j_cmd"/>
<input name="d2j_addr"/>
<input name="d2j_ctag"/>
<input name="d2j_cmd_vld"/>
<input name="d2j_data"/>
<input name="d2j_bmsk"/>
<input name="d2j_data_par"/>
<input name="d2j_data_vld"/>
<input name="d2j_p_wrack_tag"/>
<input name="d2j_p_wrack_vld"/>
<input name="cr2ds_dbg_sel_a"/>
<input name="cr2ds_dbg_sel_b"/>
<input name="dbg1_dmu_stall"/>
<input name="dbg1_dmu_resume"/>
<output name="dmu_sii_hdr_vld"/>
<output name="dmu_sii_reqbypass"/>
<output name="dmu_sii_datareq"/>
<output name="dmu_sii_datareq16"/>
<output name="dmu_sii_data"/>
<output name="dmu_sii_parity"/>
<output name="dmu_sii_be_parity"/>
<output name="dmu_sii_be"/>
<output name="dmu_ncu_stall"/>
<output name="dmu_ncu_vld"/>
<output name="dmu_ncu_data"/>
<output name="j2d_csr_ring_out"/>
<output name="dmu_ncu_wrack_vld"/>
<output name="dmu_ncu_wrack_tag"/>
<output name="dmu_ncu_wrack_par"/>
<output name="dmu_ncu_d_pe"/>
<output name="dmu_ncu_siicr_pe"/>
<output name="dmu_ncu_ctag_ue"/>
<output name="dmu_ncu_ctag_ce"/>
<output name="dmu_ncu_ncucr_pe"/>
<output name="dmu_ncu_ie"/>
<output name="j2d_d_wrack_tag"/>
<output name="j2d_d_wrack_vld"/>
<output name="j2d_di_cmd"/>
<output name="j2d_di_ctag"/>
<output name="j2d_di_cmd_vld"/>
<output name="j2d_p_cmd"/>
<output name="j2d_p_addr"/>
<output name="j2d_p_bmsk"/>
<output name="j2d_p_ctag"/>
<output name="j2d_p_cmd_vld"/>
<output name="j2d_d_data"/>
<output name="j2d_d_data_par"/>
<output name="j2d_d_data_err"/>
<output name="j2d_d_data_vld"/>
<output name="j2d_p_data"/>
<output name="j2d_p_data_par"/>
<output name="j2d_p_data_vld"/>
<output name="j2d_mmu_addr_vld"/>
<output name="j2d_mmu_addr"/>
<output name="dsn_dmc_iei"/>
<output name="ds2cr_dbg_a"/>
<output name="ds2cr_dbg_b"/>
<output name="dmu_dbg1_stall_ack"/>
<output name="ds2cl_stall"/>
<instance name="dmu_dsn_ctl"/>
<instance name="dmu_dsn_ccc_fsm"/>
<instance name="dmu_dsn_ccc_pkt"/>
<instance name="dmu_dsn_ccc_dep"/>
<instance name="dmu_dsn_ucb_flow"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="352" nStmts="0" nExprs="131" nInputs="39" nOutputs="45" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="221" />
</block>
<block name="dmu_ilu_cib_cim">
<input name="clk"/>
<input name="rst_l"/>
<input name="p2d_mps"/>
<input name="p2d_ue_int"/>
<input name="p2d_ce_int"/>
<input name="p2d_oe_int"/>
<input name="p2d_drain"/>
<input name="iil2cib_ihb_pe"/>
<input name="pec_int_en_pec_hw_read"/>
<input name="pec_int_en_pec_ilu_hw_read"/>
<input name="pec_int_en_pec_ue_hw_read"/>
<input name="pec_int_en_pec_ce_hw_read"/>
<input name="pec_int_en_pec_oe_hw_read"/>
<input name="ilu_int_en_spare3_s_hw_read"/>
<input name="ilu_int_en_spare2_s_hw_read"/>
<input name="ilu_int_en_spare1_s_hw_read"/>
<input name="ilu_int_en_ihb_pe_s_hw_read"/>
<input name="ilu_int_en_spare3_p_hw_read"/>
<input name="ilu_int_en_spare2_p_hw_read"/>
<input name="ilu_int_en_spare1_p_hw_read"/>
<input name="ilu_int_en_ihb_pe_p_hw_read"/>
<input name="ilu_log_en_spare3_hw_read"/>
<input name="ilu_log_en_spare2_hw_read"/>
<input name="ilu_log_en_spare1_hw_read"/>
<input name="ilu_log_en_ihb_pe_hw_read"/>
<input name="ilu_log_err_spare3_s_hw_read"/>
<input name="ilu_log_err_spare2_s_hw_read"/>
<input name="ilu_log_err_spare1_s_hw_read"/>
<input name="ilu_log_err_ihb_pe_s_hw_read"/>
<input name="ilu_log_err_spare3_p_hw_read"/>
<input name="ilu_log_err_spare2_p_hw_read"/>
<input name="ilu_log_err_spare1_p_hw_read"/>
<input name="ilu_log_err_ihb_pe_p_hw_read"/>
<output name="dbg_ue_int"/>
<output name="dbg_ce_int"/>
<output name="dbg_oe_int"/>
<output name="y2k_mps"/>
<output name="y2k_int_l"/>
<output name="cib2iil_ihb_pe_drain"/>
<output name="cib2iil_pec_drain"/>
<output name="cib2eil_ihb_pe_drain"/>
<output name="cib2eil_pec_drain"/>
<output name="pec_en_err_ilu_ext_read_data"/>
<output name="pec_en_err_ue_ext_read_data"/>
<output name="pec_en_err_ce_ext_read_data"/>
<output name="pec_en_err_oe_ext_read_data"/>
<output name="ilu_en_err_spare3_s_ext_read_data"/>
<output name="ilu_en_err_spare2_s_ext_read_data"/>
<output name="ilu_en_err_spare1_s_ext_read_data"/>
<output name="ilu_en_err_ihb_pe_s_ext_read_data"/>
<output name="ilu_en_err_spare3_p_ext_read_data"/>
<output name="ilu_en_err_spare2_p_ext_read_data"/>
<output name="ilu_en_err_spare1_p_ext_read_data"/>
<output name="ilu_en_err_ihb_pe_p_ext_read_data"/>
<output name="ilu_log_err_spare3_s_hw_set"/>
<output name="ilu_log_err_spare2_s_hw_set"/>
<output name="ilu_log_err_spare1_s_hw_set"/>
<output name="ilu_log_err_ihb_pe_s_hw_set"/>
<output name="ilu_log_err_spare3_p_hw_set"/>
<output name="ilu_log_err_spare2_p_hw_set"/>
<output name="ilu_log_err_spare1_p_hw_set"/>
<output name="ilu_log_err_ihb_pe_p_hw_set"/>
<instance name="cl_a1_clksyncff_4x"/>
<instance name="cl_a1_clksyncff_4x"/>
<instance name="cl_a1_clksyncff_4x"/>
<instance name="cl_a1_clksyncff_4x"/>
<instance name="cl_a1_clksyncff_4x"/>
<instance name="cl_a1_clksyncff_4x"/>
<instance name="cl_a1_clksyncff_4x"/>
<complexity cyclo1="7" cyclo2="7" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="6" />
<volume nNodes="227" nStmts="6" nExprs="48" nInputs="33" nOutputs="29" nParams="0" nAlwaysClocks="4" nBAssign="0" nNBAssign="13" nWAssign="29" nOther="127" />
</block>
<block name="dmu_ilu_cib_csr_ilu_diagnos_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="por_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<input name="ilu_diagnos_edi_trig_hw_clr"/>
<input name="ilu_diagnos_ehi_trig_hw_clr"/>
<output name="ilu_diagnos_csrbus_read_data"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="1060" nStmts="0" nExprs="480" nInputs="9" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="59" nOther="521" />
</block>
<block name="dmu_ilu_cib_csr_ilu_diagnos">
<input name="clk"/>
<input name="rst_l"/>
<input name="por_l"/>
<input name="ilu_diagnos_w_ld"/>
<input name="csrbus_wr_data"/>
<input name="ilu_diagnos_edi_trig_hw_clr"/>
<input name="ilu_diagnos_ehi_trig_hw_clr"/>
<output name="ilu_diagnos_csrbus_read_data"/>
<output name="ilu_diagnos_enpll1_hw_read"/>
<output name="ilu_diagnos_enpll0_hw_read"/>
<output name="ilu_diagnos_entx7_hw_read"/>
<output name="ilu_diagnos_entx6_hw_read"/>
<output name="ilu_diagnos_entx5_hw_read"/>
<output name="ilu_diagnos_entx4_hw_read"/>
<output name="ilu_diagnos_entx3_hw_read"/>
<output name="ilu_diagnos_entx2_hw_read"/>
<output name="ilu_diagnos_entx1_hw_read"/>
<output name="ilu_diagnos_entx0_hw_read"/>
<output name="ilu_diagnos_enrx7_hw_read"/>
<output name="ilu_diagnos_enrx6_hw_read"/>
<output name="ilu_diagnos_enrx5_hw_read"/>
<output name="ilu_diagnos_enrx4_hw_read"/>
<output name="ilu_diagnos_enrx3_hw_read"/>
<output name="ilu_diagnos_enrx2_hw_read"/>
<output name="ilu_diagnos_enrx1_hw_read"/>
<output name="ilu_diagnos_enrx0_hw_read"/>
<output name="ilu_diagnos_edi_par_hw_read"/>
<output name="ilu_diagnos_ehi_par_hw_read"/>
<output name="ilu_diagnos_edi_trig_hw_read"/>
<output name="ilu_diagnos_ehi_trig_hw_read"/>
<output name="ilu_diagnos_rate_scale_hw_read"/>
<instance name="dmu_ilu_cib_csr_ilu_diagnos_entry"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="79" nStmts="0" nExprs="10" nInputs="7" nOutputs="24" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="23" nOther="44" />
</block>
<block name="dmu_ilu_cib_csr_ilu_int_en_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="ilu_int_en_csrbus_read_data"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="337" nStmts="0" nExprs="128" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="65" nOther="144" />
</block>
<block name="dmu_ilu_cib_csr_ilu_int_en">
<input name="clk"/>
<input name="rst_l"/>
<input name="ilu_int_en_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="ilu_int_en_csrbus_read_data"/>
<output name="ilu_int_en_spare3_s_hw_read"/>
<output name="ilu_int_en_spare2_s_hw_read"/>
<output name="ilu_int_en_spare1_s_hw_read"/>
<output name="ilu_int_en_ihb_pe_s_hw_read"/>
<output name="ilu_int_en_spare3_p_hw_read"/>
<output name="ilu_int_en_spare2_p_hw_read"/>
<output name="ilu_int_en_spare1_p_hw_read"/>
<output name="ilu_int_en_ihb_pe_p_hw_read"/>
<instance name="dmu_ilu_cib_csr_ilu_int_en_entry"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="40" nStmts="0" nExprs="7" nInputs="4" nOutputs="9" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="8" nOther="23" />
</block>
<block name="dmu_ilu_cib_csr_ilu_log_en_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="por_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="ilu_log_en_csrbus_read_data"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="205" nStmts="0" nExprs="64" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="65" nOther="76" />
</block>
<block name="dmu_ilu_cib_csr_ilu_log_en">
<input name="clk"/>
<input name="por_l"/>
<input name="ilu_log_en_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="ilu_log_en_csrbus_read_data"/>
<output name="ilu_log_en_spare3_hw_read"/>
<output name="ilu_log_en_spare2_hw_read"/>
<output name="ilu_log_en_spare1_hw_read"/>
<output name="ilu_log_en_ihb_pe_hw_read"/>
<instance name="dmu_ilu_cib_csr_ilu_log_en_entry"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="32" nStmts="0" nExprs="7" nInputs="4" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="4" nOther="19" />
</block>
<block name="dmu_ilu_cib_csr_ilu_log_err_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="omni_rw1c_alias"/>
<input name="omni_rw1s_alias"/>
<input name="clk"/>
<input name="por_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<input name="rw1c_alias"/>
<input name="rw1s_alias"/>
<input name="ilu_log_err_spare3_s_hw_set"/>
<input name="ilu_log_err_spare2_s_hw_set"/>
<input name="ilu_log_err_spare1_s_hw_set"/>
<input name="ilu_log_err_ihb_pe_s_hw_set"/>
<input name="ilu_log_err_spare3_p_hw_set"/>
<input name="ilu_log_err_spare2_p_hw_set"/>
<input name="ilu_log_err_spare1_p_hw_set"/>
<input name="ilu_log_err_ihb_pe_p_hw_set"/>
<output name="ilu_log_err_csrbus_read_data"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="349" nStmts="0" nExprs="128" nInputs="18" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="65" nOther="156" />
</block>
<block name="dmu_ilu_cib_csr_ilu_log_err">
<input name="clk"/>
<input name="por_l"/>
<input name="ilu_log_err_w_ld"/>
<input name="csrbus_wr_data"/>
<input name="rw1c_alias"/>
<input name="rw1s_alias"/>
<input name="ilu_log_err_spare3_s_hw_set"/>
<input name="ilu_log_err_spare2_s_hw_set"/>
<input name="ilu_log_err_spare1_s_hw_set"/>
<input name="ilu_log_err_ihb_pe_s_hw_set"/>
<input name="ilu_log_err_spare3_p_hw_set"/>
<input name="ilu_log_err_spare2_p_hw_set"/>
<input name="ilu_log_err_spare1_p_hw_set"/>
<input name="ilu_log_err_ihb_pe_p_hw_set"/>
<output name="ilu_log_err_csrbus_read_data"/>
<output name="ilu_log_err_spare3_s_hw_read"/>
<output name="ilu_log_err_spare2_s_hw_read"/>
<output name="ilu_log_err_spare1_s_hw_read"/>
<output name="ilu_log_err_ihb_pe_s_hw_read"/>
<output name="ilu_log_err_spare3_p_hw_read"/>
<output name="ilu_log_err_spare2_p_hw_read"/>
<output name="ilu_log_err_spare1_p_hw_read"/>
<output name="ilu_log_err_ihb_pe_p_hw_read"/>
<instance name="dmu_ilu_cib_csr_ilu_log_err_entry"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="76" nStmts="0" nExprs="19" nInputs="14" nOutputs="9" nParams="0" nAlwaysClocks="0" nBAssign="4" nNBAssign="0" nWAssign="8" nOther="45" />
</block>
<block name="dmu_ilu_cib_csr_pec_int_en_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="pec_int_en_csrbus_read_data"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="238" nStmts="0" nExprs="80" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="65" nOther="93" />
</block>
<block name="dmu_ilu_cib_csr_pec_int_en">
<input name="clk"/>
<input name="rst_l"/>
<input name="pec_int_en_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="pec_int_en_csrbus_read_data"/>
<output name="pec_int_en_pec_hw_read"/>
<output name="pec_int_en_pec_ilu_hw_read"/>
<output name="pec_int_en_pec_ue_hw_read"/>
<output name="pec_int_en_pec_ce_hw_read"/>
<output name="pec_int_en_pec_oe_hw_read"/>
<instance name="dmu_ilu_cib_csr_pec_int_en_entry"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="34" nStmts="0" nExprs="7" nInputs="4" nOutputs="6" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="5" nOther="20" />
</block>
<block name="dmu_ilu_cib_csrpipe_5">
<input name="clk"/>
<input name="rst_l"/>
<input name="reg_in"/>
<input name="reg_out"/>
<input name="data0"/>
<input name="data1"/>
<input name="data2"/>
<input name="data3"/>
<input name="data4"/>
<input name="sel0"/>
<input name="sel1"/>
<input name="sel2"/>
<input name="sel3"/>
<input name="sel4"/>
<output name="out"/>
<complexity cyclo1="8" cyclo2="8" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="7" />
<volume nNodes="40" nStmts="1" nExprs="1" nInputs="14" nOutputs="1" nParams="0" nAlwaysClocks="1" nBAssign="0" nNBAssign="12" nWAssign="7" nOther="18" />
</block>
<block name="dmu_ilu_cib_csr">
<input name="clk"/>
<input name="csrbus_addr"/>
<input name="csrbus_wr_data"/>
<input name="csrbus_wr"/>
<input name="csrbus_valid"/>
<input name="por_l"/>
<input name="rst_l"/>
<input name="csrbus_src_bus"/>
<input name="instance_id"/>
<input name="ilu_en_err_spare3_s_ext_read_data"/>
<input name="ilu_en_err_spare2_s_ext_read_data"/>
<input name="ilu_en_err_spare1_s_ext_read_data"/>
<input name="ilu_en_err_ihb_pe_s_ext_read_data"/>
<input name="ilu_en_err_spare3_p_ext_read_data"/>
<input name="ilu_en_err_spare2_p_ext_read_data"/>
<input name="ilu_en_err_spare1_p_ext_read_data"/>
<input name="ilu_en_err_ihb_pe_p_ext_read_data"/>
<input name="ilu_log_err_spare3_s_hw_set"/>
<input name="ilu_log_err_spare2_s_hw_set"/>
<input name="ilu_log_err_spare1_s_hw_set"/>
<input name="ilu_log_err_ihb_pe_s_hw_set"/>
<input name="ilu_log_err_spare3_p_hw_set"/>
<input name="ilu_log_err_spare2_p_hw_set"/>
<input name="ilu_log_err_spare1_p_hw_set"/>
<input name="ilu_log_err_ihb_pe_p_hw_set"/>
<input name="pec_en_err_ilu_ext_read_data"/>
<input name="pec_en_err_ue_ext_read_data"/>
<input name="pec_en_err_ce_ext_read_data"/>
<input name="pec_en_err_oe_ext_read_data"/>
<input name="ilu_diagnos_edi_trig_hw_clr"/>
<input name="ilu_diagnos_ehi_trig_hw_clr"/>
<output name="csrbus_mapped"/>
<output name="csrbus_done"/>
<output name="csrbus_read_data"/>
<output name="csrbus_acc_vio"/>
<output name="ilu_log_en_spare3_hw_read"/>
<output name="ilu_log_en_spare2_hw_read"/>
<output name="ilu_log_en_spare1_hw_read"/>
<output name="ilu_log_en_ihb_pe_hw_read"/>
<output name="ilu_int_en_spare3_s_hw_read"/>
<output name="ilu_int_en_spare2_s_hw_read"/>
<output name="ilu_int_en_spare1_s_hw_read"/>
<output name="ilu_int_en_ihb_pe_s_hw_read"/>
<output name="ilu_int_en_spare3_p_hw_read"/>
<output name="ilu_int_en_spare2_p_hw_read"/>
<output name="ilu_int_en_spare1_p_hw_read"/>
<output name="ilu_int_en_ihb_pe_p_hw_read"/>
<output name="ilu_log_err_spare3_s_hw_read"/>
<output name="ilu_log_err_spare2_s_hw_read"/>
<output name="ilu_log_err_spare1_s_hw_read"/>
<output name="ilu_log_err_ihb_pe_s_hw_read"/>
<output name="ilu_log_err_spare3_p_hw_read"/>
<output name="ilu_log_err_spare2_p_hw_read"/>
<output name="ilu_log_err_spare1_p_hw_read"/>
<output name="ilu_log_err_ihb_pe_p_hw_read"/>
<output name="pec_int_en_pec_hw_read"/>
<output name="pec_int_en_pec_ilu_hw_read"/>
<output name="pec_int_en_pec_ue_hw_read"/>
<output name="pec_int_en_pec_ce_hw_read"/>
<output name="pec_int_en_pec_oe_hw_read"/>
<output name="ilu_diagnos_enpll1_hw_read"/>
<output name="ilu_diagnos_enpll0_hw_read"/>
<output name="ilu_diagnos_entx7_hw_read"/>
<output name="ilu_diagnos_entx6_hw_read"/>
<output name="ilu_diagnos_entx5_hw_read"/>
<output name="ilu_diagnos_entx4_hw_read"/>
<output name="ilu_diagnos_entx3_hw_read"/>
<output name="ilu_diagnos_entx2_hw_read"/>
<output name="ilu_diagnos_entx1_hw_read"/>
<output name="ilu_diagnos_entx0_hw_read"/>
<output name="ilu_diagnos_enrx7_hw_read"/>
<output name="ilu_diagnos_enrx6_hw_read"/>
<output name="ilu_diagnos_enrx5_hw_read"/>
<output name="ilu_diagnos_enrx4_hw_read"/>
<output name="ilu_diagnos_enrx3_hw_read"/>
<output name="ilu_diagnos_enrx2_hw_read"/>
<output name="ilu_diagnos_enrx1_hw_read"/>
<output name="ilu_diagnos_enrx0_hw_read"/>
<output name="ilu_diagnos_edi_par_hw_read"/>
<output name="ilu_diagnos_ehi_par_hw_read"/>
<output name="ilu_diagnos_edi_trig_hw_read"/>
<output name="ilu_diagnos_ehi_trig_hw_read"/>
<output name="ilu_diagnos_rate_scale_hw_read"/>
<instance name="pcie_dcm_daemon"/>
<instance name="dmu_ilu_cib_addr_decode"/>
<instance name="dmu_ilu_cib_default_grp"/>
<instance name="dmu_ilu_cib_stage_mux_only"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="383" nStmts="0" nExprs="147" nInputs="31" nOutputs="52" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="235" />
</block>
<block name="dmu_ilu_cib_default_grp">
<input name="clk"/>
<input name="ilu_log_en_select_pulse"/>
<input name="ilu_int_en_select_pulse"/>
<input name="ilu_en_err_select"/>
<input name="ilu_en_err_ext_read_data"/>
<input name="ilu_log_err_spare3_s_hw_set"/>
<input name="ilu_log_err_spare2_s_hw_set"/>
<input name="ilu_log_err_spare1_s_hw_set"/>
<input name="ilu_log_err_ihb_pe_s_hw_set"/>
<input name="ilu_log_err_spare3_p_hw_set"/>
<input name="ilu_log_err_spare2_p_hw_set"/>
<input name="ilu_log_err_spare1_p_hw_set"/>
<input name="ilu_log_err_ihb_pe_p_hw_set"/>
<input name="ilu_log_err_select_pulse"/>
<input name="pec_int_en_select_pulse"/>
<input name="pec_en_err_select"/>
<input name="pec_en_err_ext_read_data"/>
<input name="ilu_diagnos_edi_trig_hw_clr"/>
<input name="ilu_diagnos_ehi_trig_hw_clr"/>
<input name="ilu_diagnos_select_pulse"/>
<input name="ilu_log_err_rw1c_alias"/>
<input name="ilu_log_err_rw1s_alias"/>
<input name="rst_l"/>
<input name="por_l"/>
<input name="daemon_csrbus_wr_in"/>
<input name="daemon_csrbus_wr_data_in"/>
<output name="ilu_log_en_spare3_hw_read"/>
<output name="ilu_log_en_spare2_hw_read"/>
<output name="ilu_log_en_spare1_hw_read"/>
<output name="ilu_log_en_ihb_pe_hw_read"/>
<output name="ilu_int_en_spare3_s_hw_read"/>
<output name="ilu_int_en_spare2_s_hw_read"/>
<output name="ilu_int_en_spare1_s_hw_read"/>
<output name="ilu_int_en_ihb_pe_s_hw_read"/>
<output name="ilu_int_en_spare3_p_hw_read"/>
<output name="ilu_int_en_spare2_p_hw_read"/>
<output name="ilu_int_en_spare1_p_hw_read"/>
<output name="ilu_int_en_ihb_pe_p_hw_read"/>
<output name="ilu_log_err_spare3_s_hw_read"/>
<output name="ilu_log_err_spare2_s_hw_read"/>
<output name="ilu_log_err_spare1_s_hw_read"/>
<output name="ilu_log_err_ihb_pe_s_hw_read"/>
<output name="ilu_log_err_spare3_p_hw_read"/>
<output name="ilu_log_err_spare2_p_hw_read"/>
<output name="ilu_log_err_spare1_p_hw_read"/>
<output name="ilu_log_err_ihb_pe_p_hw_read"/>
<output name="pec_int_en_pec_hw_read"/>
<output name="pec_int_en_pec_ilu_hw_read"/>
<output name="pec_int_en_pec_ue_hw_read"/>
<output name="pec_int_en_pec_ce_hw_read"/>
<output name="pec_int_en_pec_oe_hw_read"/>
<output name="ilu_diagnos_enpll1_hw_read"/>
<output name="ilu_diagnos_enpll0_hw_read"/>
<output name="ilu_diagnos_entx7_hw_read"/>
<output name="ilu_diagnos_entx6_hw_read"/>
<output name="ilu_diagnos_entx5_hw_read"/>
<output name="ilu_diagnos_entx4_hw_read"/>
<output name="ilu_diagnos_entx3_hw_read"/>
<output name="ilu_diagnos_entx2_hw_read"/>
<output name="ilu_diagnos_entx1_hw_read"/>
<output name="ilu_diagnos_entx0_hw_read"/>
<output name="ilu_diagnos_enrx7_hw_read"/>
<output name="ilu_diagnos_enrx6_hw_read"/>
<output name="ilu_diagnos_enrx5_hw_read"/>
<output name="ilu_diagnos_enrx4_hw_read"/>
<output name="ilu_diagnos_enrx3_hw_read"/>
<output name="ilu_diagnos_enrx2_hw_read"/>
<output name="ilu_diagnos_enrx1_hw_read"/>
<output name="ilu_diagnos_enrx0_hw_read"/>
<output name="ilu_diagnos_edi_par_hw_read"/>
<output name="ilu_diagnos_ehi_par_hw_read"/>
<output name="ilu_diagnos_edi_trig_hw_read"/>
<output name="ilu_diagnos_ehi_trig_hw_read"/>
<output name="ilu_diagnos_rate_scale_hw_read"/>
<output name="read_data_0_out"/>
<output name="read_data_1_out"/>
<instance name="dmu_ilu_cib_csrpipe_6"/>
<instance name="dmu_ilu_cib_csrpipe_6"/>
<instance name="dmu_ilu_cib_csr_ilu_log_en"/>
<instance name="dmu_ilu_cib_csr_ilu_int_en"/>
<instance name="dmu_ilu_cib_csr_ilu_log_err"/>
<instance name="dmu_ilu_cib_csr_pec_int_en"/>
<instance name="dmu_ilu_cib_csr_ilu_diagnos"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="331" nStmts="0" nExprs="120" nInputs="26" nOutputs="50" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="7" nOther="204" />
</block>
<block name="dmu_ilu_cib_stage_mux_only">
<input name="clk"/>
<input name="read_data_0"/>
<input name="read_data_1"/>
<input name="ilu_log_en_select_pulse"/>
<input name="ilu_int_en_select_pulse"/>
<input name="ilu_en_err_select"/>
<input name="ilu_log_err_select_pulse"/>
<input name="pec_int_en_select_pulse"/>
<input name="pec_en_err_select"/>
<input name="ilu_diagnos_select_pulse"/>
<input name="ilu_log_err_rw1c_alias"/>
<input name="ilu_log_err_rw1s_alias"/>
<input name="daemon_csrbus_wr_in"/>
<input name="daemon_csrbus_wr_data_in"/>
<input name="rst_l"/>
<input name="por_l"/>
<output name="ilu_log_en_select_pulse_out"/>
<output name="ilu_int_en_select_pulse_out"/>
<output name="ilu_en_err_select_out"/>
<output name="ilu_log_err_select_pulse_out"/>
<output name="pec_int_en_select_pulse_out"/>
<output name="pec_en_err_select_out"/>
<output name="ilu_diagnos_select_pulse_out"/>
<output name="ilu_log_err_rw1c_alias_out"/>
<output name="ilu_log_err_rw1s_alias_out"/>
<output name="daemon_csrbus_wr_out"/>
<output name="daemon_csrbus_wr_data_out"/>
<output name="read_data_0_out"/>
<output name="rst_l_out"/>
<output name="por_l_out"/>
<instance name="dmu_ilu_cib_csrpipe_5"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="75" nStmts="0" nExprs="15" nInputs="16" nOutputs="14" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="13" nOther="47" />
</block>
<block name="dmu_ilu_cib">
<input name="clk"/>
<input name="rst_wmr_"/>
<input name="por_l"/>
<input name="rst_l"/>
<input name="rst_dmu_async_por_"/>
<input name="j2d_instance_id"/>
<input name="p2d_mps"/>
<input name="p2d_ue_int"/>
<input name="p2d_ce_int"/>
<input name="p2d_oe_int"/>
<input name="p2d_drain"/>
<input name="k2y_csr_ring_out"/>
<input name="p2d_csr_ack"/>
<input name="p2d_csr_req"/>
<input name="p2d_csr_rcd"/>
<input name="iil2cib_ihb_pe"/>
<input name="low_dbg_sel_a"/>
<input name="low_dbg_sel_b"/>
<input name="ilu_diagnos_edi_trig_hw_clr"/>
<input name="ilu_diagnos_ehi_trig_hw_clr"/>
<input name="tcu_test_protect"/>
<output name="y2k_mps"/>
<output name="y2k_int_l"/>
<output name="y2k_csr_ring_in"/>
<output name="d2p_csr_req"/>
<output name="d2p_csr_rcd"/>
<output name="d2p_csr_ack"/>
<output name="cib2iil_ihb_pe_drain"/>
<output name="cib2iil_pec_drain"/>
<output name="cib2eil_ihb_pe_drain"/>
<output name="cib2eil_pec_drain"/>
<output name="cib_dbg_a"/>
<output name="cib_dbg_b"/>
<output name="ilu_diagnos_edi_par_hw_read"/>
<output name="ilu_diagnos_ehi_par_hw_read"/>
<output name="ilu_diagnos_edi_trig_hw_read"/>
<output name="ilu_diagnos_ehi_trig_hw_read"/>
<output name="dmu_psr_pll_en_sds0"/>
<output name="dmu_psr_pll_en_sds1"/>
<output name="dmu_psr_rx_en_b0_sds0"/>
<output name="dmu_psr_rx_en_b1_sds0"/>
<output name="dmu_psr_rx_en_b2_sds0"/>
<output name="dmu_psr_rx_en_b3_sds0"/>
<output name="dmu_psr_rx_en_b0_sds1"/>
<output name="dmu_psr_rx_en_b1_sds1"/>
<output name="dmu_psr_rx_en_b2_sds1"/>
<output name="dmu_psr_rx_en_b3_sds1"/>
<output name="dmu_psr_tx_en_b0_sds0"/>
<output name="dmu_psr_tx_en_b1_sds0"/>
<output name="dmu_psr_tx_en_b2_sds0"/>
<output name="dmu_psr_tx_en_b3_sds0"/>
<output name="dmu_psr_tx_en_b0_sds1"/>
<output name="dmu_psr_tx_en_b1_sds1"/>
<output name="dmu_psr_tx_en_b2_sds1"/>
<output name="dmu_psr_tx_en_b3_sds1"/>
<output name="ilu_diagnos_rate_scale_hw_read"/>
<instance name="cl_a1_clksyncff_4x"/>
<instance name="pcie_common_dcb"/>
<instance name="pcie_common_dcc"/>
<instance name="pcie_common_dcs"/>
<instance name="pcie_common_dcd"/>
<instance name="dmu_ilu_cib_csr"/>
<instance name="dmu_ilu_cib_cim"/>
<complexity cyclo1="35" cyclo2="28" nCaseStmts="1" nCaseItems="8" nLoops="3" nIfStmts="23" />
<volume nNodes="531" nStmts="7" nExprs="198" nInputs="21" nOutputs="35" nParams="0" nAlwaysClocks="13" nBAssign="16" nNBAssign="6" nWAssign="23" nOther="268" />
</block>
<block name="dmu_ilu_eil_bufmgr">
<input name="clk"/>
<input name="rst_l"/>
<input name="p2d_ech_rptr"/>
<input name="p2d_erh_rptr"/>
<input name="p2d_ecd_rptr"/>
<input name="p2d_erd_rptr"/>
<input name="cib2eil_drain"/>
<input name="cib2eil_pec_drain"/>
<input name="n_d2p_ehb_we"/>
<input name="edb_wptr_inc"/>
<input name="rcd_is_cpl"/>
<input name="rcd_is_cpl_reg"/>
<input name="gray"/>
<input name="gray"/>
<output name="d2p_ehb_addr"/>
<output name="il2cl_gr_16"/>
<output name="d2p_ech_wptr"/>
<output name="d2p_erh_wptr"/>
<output name="edb_wptr"/>
<output name="ehb_full"/>
<output name="ecd_full"/>
<output name="erd_full"/>
<output name="edb_full_adv"/>
<output name="erh_full"/>
<output name="ech_full"/>
<output name="erd_full_adv"/>
<output name="ecd_full_adv"/>
<instance name="cl_a1_clksyncff_4x"/>
<instance name="cl_a1_clksyncff_4x"/>
<instance name="cl_a1_clksyncff_4x"/>
<instance name="cl_a1_clksyncff_4x"/>
<instance name="cl_a1_clksyncff_4x"/>
<instance name="cl_a1_clksyncff_4x"/>
<instance name="cl_a1_clksyncff_4x"/>
<instance name="cl_a1_clksyncff_4x"/>
<instance name="cl_a1_clksyncff_4x"/>
<instance name="cl_a1_clksyncff_4x"/>
<instance name="cl_a1_clksyncff_4x"/>
<instance name="cl_a1_clksyncff_4x"/>
<instance name="cl_a1_clksyncff_4x"/>
<instance name="cl_a1_clksyncff_4x"/>
<instance name="cl_a1_clksyncff_4x"/>
<instance name="cl_a1_clksyncff_4x"/>
<instance name="cl_a1_clksyncff_4x"/>
<instance name="cl_a1_clksyncff_4x"/>
<instance name="cl_a1_clksyncff_4x"/>
<instance name="cl_a1_clksyncff_4x"/>
<instance name="cl_a1_clksyncff_4x"/>
<instance name="cl_a1_clksyncff_4x"/>
<instance name="cl_a1_clksyncff_4x"/>
<instance name="cl_a1_clksyncff_4x"/>
<instance name="cl_a1_clksyncff_4x"/>
<instance name="cl_a1_clksyncff_4x"/>
<instance name="cl_a1_clksyncff_4x"/>
<instance name="cl_a1_clksyncff_4x"/>
<complexity cyclo1="25" cyclo2="22" nCaseStmts="1" nCaseItems="4" nLoops="2" nIfStmts="18" />
<volume nNodes="558" nStmts="17" nExprs="191" nInputs="14" nOutputs="13" nParams="0" nAlwaysClocks="10" nBAssign="19" nNBAssign="30" nWAssign="21" nOther="270" />
</block>
<block name="dmu_ilu_eil">
<input name="clk"/>
<input name="rst_l"/>
<input name="k2y_rcd"/>
<input name="k2y_rcd_enq"/>
<input name="k2y_dou_dptr"/>
<input name="k2y_dou_err"/>
<input name="k2y_dou_vld"/>
<input name="k2y_buf_addr_vld_monitor"/>
<input name="k2y_buf_data"/>
<input name="k2y_buf_dpar"/>
<input name="p2d_ech_rptr"/>
<input name="p2d_erh_rptr"/>
<input name="p2d_ecd_rptr"/>
<input name="p2d_erd_rptr"/>
<input name="cib2eil_ihb_pe_drain"/>
<input name="cib2eil_pec_drain"/>
<input name="low_dbg_sel_a"/>
<input name="low_dbg_sel_b"/>
<input name="ilu_diagnos_edi_trig_hw_read"/>
<input name="ilu_diagnos_edi_par_hw_read"/>
<input name="ilu_diagnos_ehi_trig_hw_read"/>
<input name="ilu_diagnos_ehi_par_hw_read"/>
<output name="y2k_rcd_deq"/>
<output name="y2k_rel_enq"/>
<output name="y2k_rel_rcd"/>
<output name="il2cl_gr_16"/>
<output name="y2k_buf_addr_vld_monitor"/>
<output name="y2k_buf_addr"/>
<output name="d2p_ech_wptr"/>
<output name="d2p_erh_wptr"/>
<output name="d2p_ehb_we"/>
<output name="d2p_ehb_addr"/>
<output name="d2p_ehb_data"/>
<output name="d2p_ehb_dpar"/>
<output name="d2p_edb_we"/>
<output name="d2p_edb_addr"/>
<output name="d2p_edb_data"/>
<output name="d2p_edb_dpar"/>
<output name="eil2isb_log"/>
<output name="eil2isb_tag"/>
<output name="eil2isb_low_addr"/>
<output name="eil_dbg_0_a"/>
<output name="eil_dbg_0_b"/>
<output name="eil_dbg_1_a"/>
<output name="eil_dbg_1_b"/>
<output name="eil_is_idle"/>
<output name="ilu_diagnos_edi_trig_hw_clr"/>
<output name="ilu_diagnos_ehi_trig_hw_clr"/>
<instance name="dmu_ilu_eil_relgen"/>
<instance name="dmu_ilu_eil_bufmgr"/>
<instance name="dmu_ilu_eil_datafsm"/>
<instance name="dmu_ilu_eil_xfrfsm"/>
<instance name="dmu_ilu_eil_rcdbldr"/>
<complexity cyclo1="26" cyclo2="12" nCaseStmts="2" nCaseItems="16" nLoops="6" nIfStmts="3" />
<volume nNodes="499" nStmts="11" nExprs="161" nInputs="22" nOutputs="26" nParams="0" nAlwaysClocks="63" nBAssign="30" nNBAssign="6" nWAssign="6" nOther="222" />
</block>
<block name="dmu_ilu_iil_bufmgr">
<input name="clk"/>
<input name="rst_l"/>
<input name="p2d_ihb_wptr"/>
<input name="ihb_rptr_inc"/>
<input name="gray"/>
<output name="d2p_ihb_addr"/>
<output name="ihb_empty"/>
<output name="ihb_rptr"/>
<output name="ihb_wptr"/>
<instance name="cl_a1_clksyncff_4x"/>
<instance name="cl_a1_clksyncff_4x"/>
<instance name="cl_a1_clksyncff_4x"/>
<instance name="cl_a1_clksyncff_4x"/>
<instance name="cl_a1_clksyncff_4x"/>
<instance name="cl_a1_clksyncff_4x"/>
<instance name="cl_a1_clksyncff_4x"/>
<complexity cyclo1="4" cyclo2="4" nCaseStmts="0" nCaseItems="0" nLoops="1" nIfStmts="2" />
<volume nNodes="128" nStmts="3" nExprs="46" nInputs="5" nOutputs="4" nParams="0" nAlwaysClocks="1" nBAssign="5" nNBAssign="2" nWAssign="3" nOther="68" />
</block>
<block name="dmu_ilu_iil_crdtcnt">
<input name="clk"/>
<input name="rst_l"/>
<input name="k2y_rel_rcd"/>
<input name="k2y_rel_enq"/>
<input name="p2d_ibc_ack"/>
<input name="cib2iil_pec_drain"/>
<input name="credit_type"/>
<input name="is_ihb_rcd"/>
<output name="d2p_ibc_req"/>
<output name="d2p_ibc_nhc"/>
<output name="d2p_ibc_phc"/>
<output name="d2p_ibc_pdc"/>
<instance name="cl_a1_clksyncff_4x"/>
<complexity cyclo1="9" cyclo2="9" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="8" />
<volume nNodes="75" nStmts="8" nExprs="14" nInputs="8" nOutputs="4" nParams="0" nAlwaysClocks="4" nBAssign="0" nNBAssign="16" nWAssign="4" nOther="29" />
</block>
<block name="dmu_ilu_iil">
<input name="clk"/>
<input name="rst_l"/>
<input name="p2d_ihb_wptr"/>
<input name="p2d_ihb_data"/>
<input name="p2d_ihb_dpar"/>
<input name="p2d_idb_data"/>
<input name="p2d_idb_dpar"/>
<input name="p2d_ibc_ack"/>
<input name="p2d_cto_req"/>
<input name="p2d_cto_tag"/>
<input name="k2y_buf_addr"/>
<input name="k2y_rcd_deq"/>
<input name="k2y_rel_rcd"/>
<input name="k2y_rel_enq"/>
<input name="cib2iil_ihb_pe_drain"/>
<input name="cib2iil_pec_drain"/>
<input name="isb2iil_vld"/>
<input name="isb2iil_low_addr"/>
<input name="low_dbg_sel_a"/>
<input name="low_dbg_sel_b"/>
<input name="ilu_is_idle"/>
<output name="d2p_ihb_addr"/>
<output name="d2p_ihb_rd"/>
<output name="d2p_idb_addr"/>
<output name="d2p_ibc_req"/>
<output name="d2p_ibc_nhc"/>
<output name="d2p_ibc_phc"/>
<output name="d2p_ibc_pdc"/>
<output name="d2p_cto_ack"/>
<output name="y2k_buf_data"/>
<output name="y2k_buf_dpar"/>
<output name="y2k_rcd"/>
<output name="y2k_rcd_enq"/>
<output name="iil2cib_ihb_pe"/>
<output name="iil2isb_clr"/>
<output name="iil2isb_tag"/>
<output name="iil_dbg_a"/>
<output name="iil_dbg_b"/>
<output name="iil_is_idle"/>
<instance name="dmu_ilu_iil_bufmgr"/>
<instance name="dmu_ilu_iil_crdtcnt"/>
<instance name="dmu_ilu_iil_parchk"/>
<instance name="dmu_ilu_iil_rcdbldr"/>
<instance name="dmu_ilu_iil_xfrfsm"/>
<complexity cyclo1="13" cyclo2="6" nCaseStmts="1" nCaseItems="8" nLoops="3" nIfStmts="1" />
<volume nNodes="256" nStmts="5" nExprs="74" nInputs="21" nOutputs="18" nParams="0" nAlwaysClocks="31" nBAssign="16" nNBAssign="2" nWAssign="6" nOther="122" />
</block>
<block name="dmu_ilu_iil_xfrfsm">
<input name="clk"/>
<input name="rst_l"/>
<input name="p2d_cto_req"/>
<input name="p2d_cto_tag"/>
<input name="cib2iil_ihb_pe_drain"/>
<input name="cib2iil_pec_drain"/>
<input name="k2y_rcd_deq"/>
<input name="isb2iil_vld"/>
<input name="iil2cib_ihb_pe"/>
<input name="ihb_rcd_is_cpl"/>
<input name="ihb_empty"/>
<output name="d2p_cto_ack"/>
<output name="n_cto_req_reg"/>
<output name="y2k_rcd_enq"/>
<output name="iil2isb_clr"/>
<output name="ihb_rptr_inc"/>
<output name="is_ihb_rcd"/>
<output name="is_cto_rcd"/>
<output name="pio_tag_gen"/>
<output name="state"/>
<output name="is_fifo_space"/>
<output name="drop_inserted_rcd"/>
<output name="iil_is_idle"/>
<param name="IDLE"/>
<param name="IHB"/>
<param name="CTO_WAIT"/>
<param name="CTO_SERV"/>
<param name="DRAIN"/>
<param name="STATE_NUM"/>
<instance name="cl_a1_clksyncff_4x"/>
<complexity cyclo1="31" cyclo2="16" nCaseStmts="4" nCaseItems="19" nLoops="0" nIfStmts="11" />
<volume nNodes="208" nStmts="14" nExprs="47" nInputs="11" nOutputs="12" nParams="6" nAlwaysClocks="17" nBAssign="19" nNBAssign="25" nWAssign="17" nOther="69" />
</block>
<block name="dmu_ilu">
<input name="l1clk"/>
<input name="rst_wmr_"/>
<input name="j2d_por_l"/>
<input name="j2d_rst_l"/>
<input name="rst_dmu_async_por_"/>
<input name="j2d_instance_id"/>
<input name="p2d_ihb_wptr"/>
<input name="p2d_ihb_data"/>
<input name="p2d_ihb_dpar"/>
<input name="p2d_idb_data"/>
<input name="p2d_idb_dpar"/>
<input name="p2d_ibc_ack"/>
<input name="p2d_cto_req"/>
<input name="p2d_cto_tag"/>
<input name="p2d_ech_rptr"/>
<input name="p2d_erh_rptr"/>
<input name="p2d_ecd_rptr"/>
<input name="p2d_erd_rptr"/>
<input name="p2d_drain"/>
<input name="p2d_mps"/>
<input name="p2d_ue_int"/>
<input name="p2d_ce_int"/>
<input name="p2d_oe_int"/>
<input name="k2y_buf_addr_vld_monitor"/>
<input name="k2y_buf_addr"/>
<input name="k2y_buf_data"/>
<input name="k2y_buf_dpar"/>
<input name="k2y_rcd_deq"/>
<input name="k2y_rcd"/>
<input name="k2y_rcd_enq"/>
<input name="k2y_rel_rcd"/>
<input name="k2y_rel_enq"/>
<input name="k2y_dou_dptr"/>
<input name="k2y_dou_err"/>
<input name="k2y_dou_vld"/>
<input name="k2y_csr_ring_out"/>
<input name="p2d_csr_ack"/>
<input name="p2d_csr_req"/>
<input name="p2d_csr_rcd"/>
<input name="k2y_dbg_sel_a"/>
<input name="k2y_dbg_sel_b"/>
<input name="p2d_spare"/>
<input name="tcu_test_protect"/>
<output name="d2p_ihb_addr"/>
<output name="d2p_ihb_rd"/>
<output name="d2p_idb_addr"/>
<output name="d2p_ibc_req"/>
<output name="d2p_ibc_nhc"/>
<output name="d2p_ibc_phc"/>
<output name="d2p_ibc_pdc"/>
<output name="d2p_cto_ack"/>
<output name="d2p_ech_wptr"/>
<output name="d2p_erh_wptr"/>
<output name="d2p_ehb_we"/>
<output name="d2p_ehb_addr"/>
<output name="d2p_ehb_data"/>
<output name="d2p_ehb_dpar"/>
<output name="d2p_edb_we"/>
<output name="d2p_edb_addr"/>
<output name="d2p_edb_data"/>
<output name="d2p_edb_dpar"/>
<output name="y2k_buf_data"/>
<output name="y2k_buf_dpar"/>
<output name="y2k_buf_addr_vld_monitor"/>
<output name="y2k_buf_addr"/>
<output name="y2k_rcd"/>
<output name="y2k_rcd_enq"/>
<output name="y2k_rcd_deq"/>
<output name="y2k_rel_rcd"/>
<output name="y2k_rel_enq"/>
<output name="y2k_mps"/>
<output name="y2k_int_l"/>
<output name="y2k_csr_ring_in"/>
<output name="d2p_csr_req"/>
<output name="d2p_csr_rcd"/>
<output name="d2p_csr_ack"/>
<output name="y2k_dbg_a"/>
<output name="y2k_dbg_b"/>
<output name="d2p_spare"/>
<output name="dmu_psr_pll_en_sds0"/>
<output name="dmu_psr_pll_en_sds1"/>
<output name="dmu_psr_rx_en_b0_sds0"/>
<output name="dmu_psr_rx_en_b1_sds0"/>
<output name="dmu_psr_rx_en_b2_sds0"/>
<output name="dmu_psr_rx_en_b3_sds0"/>
<output name="dmu_psr_rx_en_b0_sds1"/>
<output name="dmu_psr_rx_en_b1_sds1"/>
<output name="dmu_psr_rx_en_b2_sds1"/>
<output name="dmu_psr_rx_en_b3_sds1"/>
<output name="dmu_psr_tx_en_b0_sds0"/>
<output name="dmu_psr_tx_en_b1_sds0"/>
<output name="dmu_psr_tx_en_b2_sds0"/>
<output name="dmu_psr_tx_en_b3_sds0"/>
<output name="dmu_psr_tx_en_b0_sds1"/>
<output name="dmu_psr_tx_en_b1_sds1"/>
<output name="dmu_psr_tx_en_b2_sds1"/>
<output name="dmu_psr_tx_en_b3_sds1"/>
<output name="dmu_psr_rate_scale"/>
<output name="il2cl_gr_16"/>
<instance name="dmu_ilu_iil"/>
<instance name="dmu_ilu_eil"/>
<instance name="dmu_ilu_cib"/>
<instance name="dmu_ilu_isb"/>
<complexity cyclo1="19" cyclo2="5" nCaseStmts="2" nCaseItems="16" nLoops="0" nIfStmts="2" />
<volume nNodes="507" nStmts="4" nExprs="177" nInputs="43" nOutputs="56" nParams="0" nAlwaysClocks="14" nBAssign="16" nNBAssign="6" nWAssign="5" nOther="285" />
</block>
<block name="dmu_pmu_prcd_q">
<input name="clk"/>
<input name="rst_l"/>
<input name="rcd_in"/>
<input name="rcd_in_ro"/>
<input name="enq"/>
<input name="deq"/>
<output name="typ"/>
<output name="len"/>
<output name="byt_cnt"/>
<output name="cntxt_num"/>
<output name="pkseq_num"/>
<output name="addr"/>
<output name="addr_err"/>
<output name="dptr"/>
<output name="sbd_tag"/>
<output name="ro"/>
<output name="full"/>
<output name="overflow"/>
<output name="underflow"/>
<output name="empty"/>
<param name="DEPTH"/>
<param name="SBDTAG_WDTH"/>
<param name="DPTR_WDTH"/>
<param name="ADDR_WDTH"/>
<param name="PKSEQNUM_WDTH"/>
<param name="CNTXTNUM_WDTH"/>
<param name="BYTCNT_WDTH"/>
<param name="LEN_WDTH"/>
<param name="TYP_WDTH"/>
<param name="SBDTAGMSB"/>
<param name="DPTRMSB"/>
<param name="ADDRMSB"/>
<param name="PKSEQNUMMSB"/>
<param name="CNTXTNUMMSB"/>
<param name="BYTCNTMSB"/>
<param name="LENMSB"/>
<param name="TYPMSB"/>
<param name="SBDTAG_LSB"/>
<param name="SBDTAG_MSB"/>
<param name="DPTR_LSB"/>
<param name="DPTR_MSB"/>
<param name="ADDRERR_MSB"/>
<param name="ADDR_LSB"/>
<param name="ADDR_MSB"/>
<param name="PKSEQNUM_LSB"/>
<param name="PKSEQNUM_MSB"/>
<param name="CNTXTNUM_LSB"/>
<param name="CNTXTNUM_MSB"/>
<param name="BYTCNT_LSB"/>
<param name="BYTCNT_MSB"/>
<param name="LEN_LSB"/>
<param name="LEN_MSB"/>
<param name="TYP_LSB"/>
<param name="TYP_MSB"/>
<param name="IPRMSB"/>
<instance name="fire_dmc_common_srfifo"/>
<instance name="fire_dmc_common_srfifo"/>
<instance name="fire_dmc_common_srfifo"/>
<instance name="fire_dmc_common_srfifo"/>
<instance name="fire_dmc_common_srfifo"/>
<instance name="fire_dmc_common_srfifo"/>
<instance name="fire_dmc_common_srfifo"/>
<instance name="fire_dmc_common_srfifo"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="228" nStmts="0" nExprs="89" nInputs="6" nOutputs="14" nParams="35" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="14" nOther="125" />
</block>
<block name="dmu_pmu_prm">
<input name="clk"/>
<input name="rst_l"/>
<input name="cm2pm_rcd_enq"/>
<input name="cm2pm_rcd"/>
<input name="cm2pm_rcd_ro"/>
<input name="cl2pm_rcd_full"/>
<input name="ps2pm_i_gnt"/>
<input name="ps2pm_i_n_trn"/>
<input name="ps2pm_i_full"/>
<input name="ps2pm_i_rd_data"/>
<input name="cr2pm_dbg_sel_a"/>
<input name="cr2pm_dbg_sel_b"/>
<output name="pm2cm_rcd_full"/>
<output name="pm2cl_rcd_enq"/>
<output name="pm2cl_rcd"/>
<output name="pm2cl_rcd_ro"/>
<output name="pm2ps_i_req"/>
<output name="pm2ps_i_trn"/>
<output name="pm2ps_i_cmd_type"/>
<output name="pm2ps_i_wr_data"/>
<output name="pm2cr_dbg_a"/>
<output name="pm2cr_dbg_b"/>
<param name="IPRMSB"/>
<param name="PRTYP_WDTH"/>
<param name="PRLEN_WDTH"/>
<param name="PRBYTCNT_WDTH"/>
<param name="PRCNTXTNUM_WDTH"/>
<param name="PRPKSEQNUM_WDTH"/>
<param name="PRADDR_WDTH"/>
<param name="PRADDRERR_WDTH"/>
<param name="PRDPTR_WDTH"/>
<param name="PRSBDTAG_WDTH"/>
<param name="PRTYPMSB"/>
<param name="PRLENMSB"/>
<param name="PRBYTCNTMSB"/>
<param name="PRCNTXTNUMMSB"/>
<param name="PRPKSEQNUMMSB"/>
<param name="PRADDRMSB"/>
<param name="PRADDRERRMSB"/>
<param name="PRDPTRMSB"/>
<param name="PRSBDTAGMSB"/>
<param name="ICRMSB"/>
<param name="CRTYP_WDTH"/>
<param name="CRADDR_WDTH"/>
<param name="CRSTAT_WDTH"/>
<param name="CRDPTR_WDTH"/>
<param name="CRSBDTAG_WDTH"/>
<param name="CRTYPMSB"/>
<param name="CRADDRMSB"/>
<param name="CRSTATMSB"/>
<param name="CRDPTRMSB"/>
<param name="CRSBDTAGMSB"/>
<param name="PM2PS_RCDWDTH"/>
<param name="PSRCDMSB"/>
<param name="PSCMDTYPE_WDTH"/>
<param name="PSCMDTRN_WDTH"/>
<param name="PSITRN_WDTH"/>
<param name="PSRDWDTH"/>
<param name="CLTOT_WDTH"/>
<param name="PSCMDTYPMSB"/>
<param name="PSCMDTRNMSB"/>
<param name="PSRDMSB"/>
<param name="PSITRNMSB"/>
<param name="CLTOTMSB"/>
<param name="DEQIDLE"/>
<param name="DEQGNT"/>
<param name="DEQ"/>
<param name="BLDIDLE"/>
<param name="BLDXFR"/>
<param name="CLASWR"/>
<param name="CLASRD"/>
<param name="CLASRDL"/>
<param name="CLASPIO"/>
<param name="CLASUNSP"/>
<param name="CLASMSG"/>
<param name="CLASMSI"/>
<param name="CLASMDO"/>
<param name="CLASNUL"/>
<instance name="dmu_pmu_prcd_q"/>
<complexity cyclo1="250" cyclo2="153" nCaseStmts="36" nCaseItems="133" nLoops="6" nIfStmts="110" />
<volume nNodes="1083" nStmts="81" nExprs="244" nInputs="12" nOutputs="10" nParams="56" nAlwaysClocks="99" nBAssign="269" nNBAssign="147" nWAssign="22" nOther="221" />
</block>
<block name="dmu_pmu">
<input name="clk"/>
<input name="rst_l"/>
<input name="cm2pm_rcd_enq"/>
<input name="cm2pm_rcd"/>
<input name="cm2pm_rcd_ro"/>
<input name="cl2pm_rcd_full"/>
<input name="ps2pm_i_gnt"/>
<input name="ps2pm_i_n_trn"/>
<input name="ps2pm_i_full"/>
<input name="ps2pm_i_rd_data"/>
<input name="cr2pm_dbg_sel_a"/>
<input name="cr2pm_dbg_sel_b"/>
<output name="pm2cm_rcd_full"/>
<output name="pm2cl_rcd_enq"/>
<output name="pm2cl_rcd"/>
<output name="pm2cl_rcd_ro"/>
<output name="pm2ps_i_trn"/>
<output name="pm2ps_i_req"/>
<output name="pm2ps_i_cmd_type"/>
<output name="pm2ps_i_wr_data"/>
<output name="pm2cr_dbg_a"/>
<output name="pm2cr_dbg_b"/>
<param name="PM2PS_RCDWDTH"/>
<param name="PSCMDTYPE_WDTH"/>
<param name="PSITRN_WDTH"/>
<param name="PSRDWDTH"/>
<param name="PSCMDTRN_WDTH"/>
<param name="IPRMSB"/>
<param name="ICRMSB"/>
<param name="PSRCDMSB"/>
<param name="PSCMDTYPMSB"/>
<param name="PSITRNMSB"/>
<param name="PSRDMSB"/>
<param name="PSCMDTRNMSB"/>
<instance name="dmu_pmu_prm"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="68" nStmts="0" nExprs="22" nInputs="12" nOutputs="10" nParams="12" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="46" />
</block>
<block name="dmu_imu_eqs_default_grp">
<input name="clk"/>
<input name="eq_base_address_select_pulse"/>
<input name="eq_ctrl_set_select_0"/>
<input name="eq_ctrl_set_select_1"/>
<input name="eq_ctrl_set_select_2"/>
<input name="eq_ctrl_set_select_3"/>
<input name="eq_ctrl_set_select_4"/>
<input name="eq_ctrl_set_select_5"/>
<input name="eq_ctrl_set_select_6"/>
<input name="eq_ctrl_set_select_7"/>
<input name="eq_ctrl_set_select_8"/>
<input name="eq_ctrl_set_select_9"/>
<input name="eq_ctrl_set_select_10"/>
<input name="eq_ctrl_set_select_11"/>
<input name="eq_ctrl_set_select_12"/>
<input name="eq_ctrl_set_select_13"/>
<input name="eq_ctrl_set_select_14"/>
<input name="eq_ctrl_set_select_15"/>
<input name="eq_ctrl_set_select_16"/>
<input name="eq_ctrl_set_select_17"/>
<input name="eq_ctrl_set_select_18"/>
<input name="eq_ctrl_set_select_19"/>
<input name="eq_ctrl_set_select_20"/>
<input name="eq_ctrl_set_select_21"/>
<input name="eq_ctrl_set_select_22"/>
<input name="eq_ctrl_set_select_23"/>
<input name="eq_ctrl_set_select_24"/>
<input name="eq_ctrl_set_select_25"/>
<input name="eq_ctrl_set_select_26"/>
<input name="eq_ctrl_set_select_27"/>
<input name="eq_ctrl_set_select_28"/>
<input name="eq_ctrl_set_select_29"/>
<input name="eq_ctrl_set_select_30"/>
<input name="eq_ctrl_set_select_31"/>
<input name="eq_ctrl_set_select_32"/>
<input name="eq_ctrl_set_select_33"/>
<input name="eq_ctrl_set_select_34"/>
<input name="eq_ctrl_set_select_35"/>
<input name="eq_ctrl_clr_select_0"/>
<input name="eq_ctrl_clr_select_1"/>
<input name="eq_ctrl_clr_select_2"/>
<input name="eq_ctrl_clr_select_3"/>
<input name="eq_ctrl_clr_select_4"/>
<input name="eq_ctrl_clr_select_5"/>
<input name="eq_ctrl_clr_select_6"/>
<input name="eq_ctrl_clr_select_7"/>
<input name="eq_ctrl_clr_select_8"/>
<input name="eq_ctrl_clr_select_9"/>
<input name="eq_ctrl_clr_select_10"/>
<input name="eq_ctrl_clr_select_11"/>
<input name="eq_ctrl_clr_select_12"/>
<input name="eq_ctrl_clr_select_13"/>
<input name="eq_ctrl_clr_select_14"/>
<input name="eq_ctrl_clr_select_15"/>
<input name="eq_ctrl_clr_select_16"/>
<input name="eq_ctrl_clr_select_17"/>
<input name="eq_ctrl_clr_select_18"/>
<input name="eq_ctrl_clr_select_19"/>
<input name="eq_ctrl_clr_select_20"/>
<input name="eq_ctrl_clr_select_21"/>
<input name="eq_ctrl_clr_select_22"/>
<input name="eq_ctrl_clr_select_23"/>
<input name="eq_ctrl_clr_select_24"/>
<input name="eq_ctrl_clr_select_25"/>
<input name="eq_ctrl_clr_select_26"/>
<input name="eq_ctrl_clr_select_27"/>
<input name="eq_ctrl_clr_select_28"/>
<input name="eq_ctrl_clr_select_29"/>
<input name="eq_ctrl_clr_select_30"/>
<input name="eq_ctrl_clr_select_31"/>
<input name="eq_ctrl_clr_select_32"/>
<input name="eq_ctrl_clr_select_33"/>
<input name="eq_ctrl_clr_select_34"/>
<input name="eq_ctrl_clr_select_35"/>
<input name="eq_state_select_0"/>
<input name="eq_state_select_1"/>
<input name="eq_state_select_2"/>
<input name="eq_state_select_3"/>
<input name="eq_state_select_4"/>
<input name="eq_state_select_5"/>
<input name="eq_state_select_6"/>
<input name="eq_state_select_7"/>
<input name="eq_state_select_8"/>
<input name="eq_state_select_9"/>
<input name="eq_state_select_10"/>
<input name="eq_state_select_11"/>
<input name="eq_state_select_12"/>
<input name="eq_state_select_13"/>
<input name="eq_state_select_14"/>
<input name="eq_state_select_15"/>
<input name="eq_state_select_16"/>
<input name="eq_state_select_17"/>
<input name="eq_state_select_18"/>
<input name="eq_state_select_19"/>
<input name="eq_state_select_20"/>
<input name="eq_state_select_21"/>
<input name="eq_state_select_22"/>
<input name="eq_state_select_23"/>
<input name="eq_state_select_24"/>
<input name="eq_state_select_25"/>
<input name="eq_state_select_26"/>
<input name="eq_state_select_27"/>
<input name="eq_state_select_28"/>
<input name="eq_state_select_29"/>
<input name="eq_state_select_30"/>
<input name="eq_state_select_31"/>
<input name="eq_state_select_32"/>
<input name="eq_state_select_33"/>
<input name="eq_state_select_34"/>
<input name="eq_state_select_35"/>
<input name="eq_state_ext_read_data_0"/>
<input name="eq_state_ext_read_data_1"/>
<input name="eq_state_ext_read_data_2"/>
<input name="eq_state_ext_read_data_3"/>
<input name="eq_state_ext_read_data_4"/>
<input name="eq_state_ext_read_data_5"/>
<input name="eq_state_ext_read_data_6"/>
<input name="eq_state_ext_read_data_7"/>
<input name="eq_state_ext_read_data_8"/>
<input name="eq_state_ext_read_data_9"/>
<input name="eq_state_ext_read_data_10"/>
<input name="eq_state_ext_read_data_11"/>
<input name="eq_state_ext_read_data_12"/>
<input name="eq_state_ext_read_data_13"/>
<input name="eq_state_ext_read_data_14"/>
<input name="eq_state_ext_read_data_15"/>
<input name="eq_state_ext_read_data_16"/>
<input name="eq_state_ext_read_data_17"/>
<input name="eq_state_ext_read_data_18"/>
<input name="eq_state_ext_read_data_19"/>
<input name="eq_state_ext_read_data_20"/>
<input name="eq_state_ext_read_data_21"/>
<input name="eq_state_ext_read_data_22"/>
<input name="eq_state_ext_read_data_23"/>
<input name="eq_state_ext_read_data_24"/>
<input name="eq_state_ext_read_data_25"/>
<input name="eq_state_ext_read_data_26"/>
<input name="eq_state_ext_read_data_27"/>
<input name="eq_state_ext_read_data_28"/>
<input name="eq_state_ext_read_data_29"/>
<input name="eq_state_ext_read_data_30"/>
<input name="eq_state_ext_read_data_31"/>
<input name="eq_state_ext_read_data_32"/>
<input name="eq_state_ext_read_data_33"/>
<input name="eq_state_ext_read_data_34"/>
<input name="eq_state_ext_read_data_35"/>
<input name="eq_tail_overr_hw_ld_0"/>
<input name="eq_tail_overr_hw_write_0"/>
<input name="eq_tail_tail_hw_ld_0"/>
<input name="eq_tail_tail_hw_write_0"/>
<input name="eq_tail_overr_hw_ld_1"/>
<input name="eq_tail_overr_hw_write_1"/>
<input name="eq_tail_tail_hw_ld_1"/>
<input name="eq_tail_tail_hw_write_1"/>
<input name="eq_tail_overr_hw_ld_2"/>
<input name="eq_tail_overr_hw_write_2"/>
<input name="eq_tail_tail_hw_ld_2"/>
<input name="eq_tail_tail_hw_write_2"/>
<input name="eq_tail_overr_hw_ld_3"/>
<input name="eq_tail_overr_hw_write_3"/>
<input name="eq_tail_tail_hw_ld_3"/>
<input name="eq_tail_tail_hw_write_3"/>
<input name="eq_tail_overr_hw_ld_4"/>
<input name="eq_tail_overr_hw_write_4"/>
<input name="eq_tail_tail_hw_ld_4"/>
<input name="eq_tail_tail_hw_write_4"/>
<input name="eq_tail_overr_hw_ld_5"/>
<input name="eq_tail_overr_hw_write_5"/>
<input name="eq_tail_tail_hw_ld_5"/>
<input name="eq_tail_tail_hw_write_5"/>
<input name="eq_tail_overr_hw_ld_6"/>
<input name="eq_tail_overr_hw_write_6"/>
<input name="eq_tail_tail_hw_ld_6"/>
<input name="eq_tail_tail_hw_write_6"/>
<input name="eq_tail_overr_hw_ld_7"/>
<input name="eq_tail_overr_hw_write_7"/>
<input name="eq_tail_tail_hw_ld_7"/>
<input name="eq_tail_tail_hw_write_7"/>
<input name="eq_tail_overr_hw_ld_8"/>
<input name="eq_tail_overr_hw_write_8"/>
<input name="eq_tail_tail_hw_ld_8"/>
<input name="eq_tail_tail_hw_write_8"/>
<input name="eq_tail_overr_hw_ld_9"/>
<input name="eq_tail_overr_hw_write_9"/>
<input name="eq_tail_tail_hw_ld_9"/>
<input name="eq_tail_tail_hw_write_9"/>
<input name="eq_tail_overr_hw_ld_10"/>
<input name="eq_tail_overr_hw_write_10"/>
<input name="eq_tail_tail_hw_ld_10"/>
<input name="eq_tail_tail_hw_write_10"/>
<input name="eq_tail_overr_hw_ld_11"/>
<input name="eq_tail_overr_hw_write_11"/>
<input name="eq_tail_tail_hw_ld_11"/>
<input name="eq_tail_tail_hw_write_11"/>
<input name="eq_tail_overr_hw_ld_12"/>
<input name="eq_tail_overr_hw_write_12"/>
<input name="eq_tail_tail_hw_ld_12"/>
<input name="eq_tail_tail_hw_write_12"/>
<input name="eq_tail_overr_hw_ld_13"/>
<input name="eq_tail_overr_hw_write_13"/>
<input name="eq_tail_tail_hw_ld_13"/>
<input name="eq_tail_tail_hw_write_13"/>
<input name="eq_tail_overr_hw_ld_14"/>
<input name="eq_tail_overr_hw_write_14"/>
<input name="eq_tail_tail_hw_ld_14"/>
<input name="eq_tail_tail_hw_write_14"/>
<input name="eq_tail_overr_hw_ld_15"/>
<input name="eq_tail_overr_hw_write_15"/>
<input name="eq_tail_tail_hw_ld_15"/>
<input name="eq_tail_tail_hw_write_15"/>
<input name="eq_tail_overr_hw_ld_16"/>
<input name="eq_tail_overr_hw_write_16"/>
<input name="eq_tail_tail_hw_ld_16"/>
<input name="eq_tail_tail_hw_write_16"/>
<input name="eq_tail_overr_hw_ld_17"/>
<input name="eq_tail_overr_hw_write_17"/>
<input name="eq_tail_tail_hw_ld_17"/>
<input name="eq_tail_tail_hw_write_17"/>
<input name="eq_tail_overr_hw_ld_18"/>
<input name="eq_tail_overr_hw_write_18"/>
<input name="eq_tail_tail_hw_ld_18"/>
<input name="eq_tail_tail_hw_write_18"/>
<input name="eq_tail_overr_hw_ld_19"/>
<input name="eq_tail_overr_hw_write_19"/>
<input name="eq_tail_tail_hw_ld_19"/>
<input name="eq_tail_tail_hw_write_19"/>
<input name="eq_tail_overr_hw_ld_20"/>
<input name="eq_tail_overr_hw_write_20"/>
<input name="eq_tail_tail_hw_ld_20"/>
<input name="eq_tail_tail_hw_write_20"/>
<input name="eq_tail_overr_hw_ld_21"/>
<input name="eq_tail_overr_hw_write_21"/>
<input name="eq_tail_tail_hw_ld_21"/>
<input name="eq_tail_tail_hw_write_21"/>
<input name="eq_tail_overr_hw_ld_22"/>
<input name="eq_tail_overr_hw_write_22"/>
<input name="eq_tail_tail_hw_ld_22"/>
<input name="eq_tail_tail_hw_write_22"/>
<input name="eq_tail_overr_hw_ld_23"/>
<input name="eq_tail_overr_hw_write_23"/>
<input name="eq_tail_tail_hw_ld_23"/>
<input name="eq_tail_tail_hw_write_23"/>
<input name="eq_tail_overr_hw_ld_24"/>
<input name="eq_tail_overr_hw_write_24"/>
<input name="eq_tail_tail_hw_ld_24"/>
<input name="eq_tail_tail_hw_write_24"/>
<input name="eq_tail_overr_hw_ld_25"/>
<input name="eq_tail_overr_hw_write_25"/>
<input name="eq_tail_tail_hw_ld_25"/>
<input name="eq_tail_tail_hw_write_25"/>
<input name="eq_tail_overr_hw_ld_26"/>
<input name="eq_tail_overr_hw_write_26"/>
<input name="eq_tail_tail_hw_ld_26"/>
<input name="eq_tail_tail_hw_write_26"/>
<input name="eq_tail_overr_hw_ld_27"/>
<input name="eq_tail_overr_hw_write_27"/>
<input name="eq_tail_tail_hw_ld_27"/>
<input name="eq_tail_tail_hw_write_27"/>
<input name="eq_tail_overr_hw_ld_28"/>
<input name="eq_tail_overr_hw_write_28"/>
<input name="eq_tail_tail_hw_ld_28"/>
<input name="eq_tail_tail_hw_write_28"/>
<input name="eq_tail_overr_hw_ld_29"/>
<input name="eq_tail_overr_hw_write_29"/>
<input name="eq_tail_tail_hw_ld_29"/>
<input name="eq_tail_tail_hw_write_29"/>
<input name="eq_tail_overr_hw_ld_30"/>
<input name="eq_tail_overr_hw_write_30"/>
<input name="eq_tail_tail_hw_ld_30"/>
<input name="eq_tail_tail_hw_write_30"/>
<input name="eq_tail_overr_hw_ld_31"/>
<input name="eq_tail_overr_hw_write_31"/>
<input name="eq_tail_tail_hw_ld_31"/>
<input name="eq_tail_tail_hw_write_31"/>
<input name="eq_tail_overr_hw_ld_32"/>
<input name="eq_tail_overr_hw_write_32"/>
<input name="eq_tail_tail_hw_ld_32"/>
<input name="eq_tail_tail_hw_write_32"/>
<input name="eq_tail_overr_hw_ld_33"/>
<input name="eq_tail_overr_hw_write_33"/>
<input name="eq_tail_tail_hw_ld_33"/>
<input name="eq_tail_tail_hw_write_33"/>
<input name="eq_tail_overr_hw_ld_34"/>
<input name="eq_tail_overr_hw_write_34"/>
<input name="eq_tail_tail_hw_ld_34"/>
<input name="eq_tail_tail_hw_write_34"/>
<input name="eq_tail_overr_hw_ld_35"/>
<input name="eq_tail_overr_hw_write_35"/>
<input name="eq_tail_tail_hw_ld_35"/>
<input name="eq_tail_tail_hw_write_35"/>
<input name="eq_tail_select_pulse_0"/>
<input name="eq_tail_select_pulse_1"/>
<input name="eq_tail_select_pulse_2"/>
<input name="eq_tail_select_pulse_3"/>
<input name="eq_tail_select_pulse_4"/>
<input name="eq_tail_select_pulse_5"/>
<input name="eq_tail_select_pulse_6"/>
<input name="eq_tail_select_pulse_7"/>
<input name="eq_tail_select_pulse_8"/>
<input name="eq_tail_select_pulse_9"/>
<input name="eq_tail_select_pulse_10"/>
<input name="eq_tail_select_pulse_11"/>
<input name="eq_tail_select_pulse_12"/>
<input name="eq_tail_select_pulse_13"/>
<input name="eq_tail_select_pulse_14"/>
<input name="eq_tail_select_pulse_15"/>
<input name="eq_tail_select_pulse_16"/>
<input name="eq_tail_select_pulse_17"/>
<input name="eq_tail_select_pulse_18"/>
<input name="eq_tail_select_pulse_19"/>
<input name="eq_tail_select_pulse_20"/>
<input name="eq_tail_select_pulse_21"/>
<input name="eq_tail_select_pulse_22"/>
<input name="eq_tail_select_pulse_23"/>
<input name="eq_tail_select_pulse_24"/>
<input name="eq_tail_select_pulse_25"/>
<input name="eq_tail_select_pulse_26"/>
<input name="eq_tail_select_pulse_27"/>
<input name="eq_tail_select_pulse_28"/>
<input name="eq_tail_select_pulse_29"/>
<input name="eq_tail_select_pulse_30"/>
<input name="eq_tail_select_pulse_31"/>
<input name="eq_tail_select_pulse_32"/>
<input name="eq_tail_select_pulse_33"/>
<input name="eq_tail_select_pulse_34"/>
<input name="eq_tail_select_pulse_35"/>
<input name="eq_head_select_pulse_0"/>
<input name="eq_head_select_pulse_1"/>
<input name="eq_head_select_pulse_2"/>
<input name="eq_head_select_pulse_3"/>
<input name="eq_head_select_pulse_4"/>
<input name="eq_head_select_pulse_5"/>
<input name="eq_head_select_pulse_6"/>
<input name="eq_head_select_pulse_7"/>
<input name="eq_head_select_pulse_8"/>
<input name="eq_head_select_pulse_9"/>
<input name="eq_head_select_pulse_10"/>
<input name="eq_head_select_pulse_11"/>
<input name="eq_head_select_pulse_12"/>
<input name="eq_head_select_pulse_13"/>
<input name="eq_head_select_pulse_14"/>
<input name="eq_head_select_pulse_15"/>
<input name="eq_head_select_pulse_16"/>
<input name="eq_head_select_pulse_17"/>
<input name="eq_head_select_pulse_18"/>
<input name="eq_head_select_pulse_19"/>
<input name="eq_head_select_pulse_20"/>
<input name="eq_head_select_pulse_21"/>
<input name="eq_head_select_pulse_22"/>
<input name="eq_head_select_pulse_23"/>
<input name="eq_head_select_pulse_24"/>
<input name="eq_head_select_pulse_25"/>
<input name="eq_head_select_pulse_26"/>
<input name="eq_head_select_pulse_27"/>
<input name="eq_head_select_pulse_28"/>
<input name="eq_head_select_pulse_29"/>
<input name="eq_head_select_pulse_30"/>
<input name="eq_head_select_pulse_31"/>
<input name="eq_head_select_pulse_32"/>
<input name="eq_head_select_pulse_33"/>
<input name="eq_head_select_pulse_34"/>
<input name="eq_head_select_pulse_35"/>
<input name="rst_l"/>
<input name="daemon_csrbus_wr_in"/>
<input name="daemon_csrbus_wr_data_in"/>
<output name="eq_base_address_address_hw_read"/>
<output name="eq_ctrl_set_ext_select_0"/>
<output name="eq_ctrl_set_ext_select_1"/>
<output name="eq_ctrl_set_ext_select_2"/>
<output name="eq_ctrl_set_ext_select_3"/>
<output name="eq_ctrl_set_ext_select_4"/>
<output name="eq_ctrl_set_ext_select_5"/>
<output name="eq_ctrl_set_ext_select_6"/>
<output name="eq_ctrl_set_ext_select_7"/>
<output name="eq_ctrl_set_ext_select_8"/>
<output name="eq_ctrl_set_ext_select_9"/>
<output name="eq_ctrl_set_ext_select_10"/>
<output name="eq_ctrl_set_ext_select_11"/>
<output name="eq_ctrl_set_ext_select_12"/>
<output name="eq_ctrl_set_ext_select_13"/>
<output name="eq_ctrl_set_ext_select_14"/>
<output name="eq_ctrl_set_ext_select_15"/>
<output name="eq_ctrl_set_ext_select_16"/>
<output name="eq_ctrl_set_ext_select_17"/>
<output name="eq_ctrl_set_ext_select_18"/>
<output name="eq_ctrl_set_ext_select_19"/>
<output name="eq_ctrl_set_ext_select_20"/>
<output name="eq_ctrl_set_ext_select_21"/>
<output name="eq_ctrl_set_ext_select_22"/>
<output name="eq_ctrl_set_ext_select_23"/>
<output name="eq_ctrl_set_ext_select_24"/>
<output name="eq_ctrl_set_ext_select_25"/>
<output name="eq_ctrl_set_ext_select_26"/>
<output name="eq_ctrl_set_ext_select_27"/>
<output name="eq_ctrl_set_ext_select_28"/>
<output name="eq_ctrl_set_ext_select_29"/>
<output name="eq_ctrl_set_ext_select_30"/>
<output name="eq_ctrl_set_ext_select_31"/>
<output name="eq_ctrl_set_ext_select_32"/>
<output name="eq_ctrl_set_ext_select_33"/>
<output name="eq_ctrl_set_ext_select_34"/>
<output name="eq_ctrl_set_ext_select_35"/>
<output name="eq_ctrl_set_enoverr_ext_wr_data"/>
<output name="eq_ctrl_set_en_ext_wr_data"/>
<output name="eq_ctrl_clr_ext_select_0"/>
<output name="eq_ctrl_clr_ext_select_1"/>
<output name="eq_ctrl_clr_ext_select_2"/>
<output name="eq_ctrl_clr_ext_select_3"/>
<output name="eq_ctrl_clr_ext_select_4"/>
<output name="eq_ctrl_clr_ext_select_5"/>
<output name="eq_ctrl_clr_ext_select_6"/>
<output name="eq_ctrl_clr_ext_select_7"/>
<output name="eq_ctrl_clr_ext_select_8"/>
<output name="eq_ctrl_clr_ext_select_9"/>
<output name="eq_ctrl_clr_ext_select_10"/>
<output name="eq_ctrl_clr_ext_select_11"/>
<output name="eq_ctrl_clr_ext_select_12"/>
<output name="eq_ctrl_clr_ext_select_13"/>
<output name="eq_ctrl_clr_ext_select_14"/>
<output name="eq_ctrl_clr_ext_select_15"/>
<output name="eq_ctrl_clr_ext_select_16"/>
<output name="eq_ctrl_clr_ext_select_17"/>
<output name="eq_ctrl_clr_ext_select_18"/>
<output name="eq_ctrl_clr_ext_select_19"/>
<output name="eq_ctrl_clr_ext_select_20"/>
<output name="eq_ctrl_clr_ext_select_21"/>
<output name="eq_ctrl_clr_ext_select_22"/>
<output name="eq_ctrl_clr_ext_select_23"/>
<output name="eq_ctrl_clr_ext_select_24"/>
<output name="eq_ctrl_clr_ext_select_25"/>
<output name="eq_ctrl_clr_ext_select_26"/>
<output name="eq_ctrl_clr_ext_select_27"/>
<output name="eq_ctrl_clr_ext_select_28"/>
<output name="eq_ctrl_clr_ext_select_29"/>
<output name="eq_ctrl_clr_ext_select_30"/>
<output name="eq_ctrl_clr_ext_select_31"/>
<output name="eq_ctrl_clr_ext_select_32"/>
<output name="eq_ctrl_clr_ext_select_33"/>
<output name="eq_ctrl_clr_ext_select_34"/>
<output name="eq_ctrl_clr_ext_select_35"/>
<output name="eq_ctrl_clr_coverr_ext_wr_data"/>
<output name="eq_ctrl_clr_e2i_ext_wr_data"/>
<output name="eq_ctrl_clr_dis_ext_wr_data"/>
<output name="eq_tail_tail_hw_read_0"/>
<output name="eq_tail_tail_hw_read_1"/>
<output name="eq_tail_tail_hw_read_2"/>
<output name="eq_tail_tail_hw_read_3"/>
<output name="eq_tail_tail_hw_read_4"/>
<output name="eq_tail_tail_hw_read_5"/>
<output name="eq_tail_tail_hw_read_6"/>
<output name="eq_tail_tail_hw_read_7"/>
<output name="eq_tail_tail_hw_read_8"/>
<output name="eq_tail_tail_hw_read_9"/>
<output name="eq_tail_tail_hw_read_10"/>
<output name="eq_tail_tail_hw_read_11"/>
<output name="eq_tail_tail_hw_read_12"/>
<output name="eq_tail_tail_hw_read_13"/>
<output name="eq_tail_tail_hw_read_14"/>
<output name="eq_tail_tail_hw_read_15"/>
<output name="eq_tail_tail_hw_read_16"/>
<output name="eq_tail_tail_hw_read_17"/>
<output name="eq_tail_tail_hw_read_18"/>
<output name="eq_tail_tail_hw_read_19"/>
<output name="eq_tail_tail_hw_read_20"/>
<output name="eq_tail_tail_hw_read_21"/>
<output name="eq_tail_tail_hw_read_22"/>
<output name="eq_tail_tail_hw_read_23"/>
<output name="eq_tail_tail_hw_read_24"/>
<output name="eq_tail_tail_hw_read_25"/>
<output name="eq_tail_tail_hw_read_26"/>
<output name="eq_tail_tail_hw_read_27"/>
<output name="eq_tail_tail_hw_read_28"/>
<output name="eq_tail_tail_hw_read_29"/>
<output name="eq_tail_tail_hw_read_30"/>
<output name="eq_tail_tail_hw_read_31"/>
<output name="eq_tail_tail_hw_read_32"/>
<output name="eq_tail_tail_hw_read_33"/>
<output name="eq_tail_tail_hw_read_34"/>
<output name="eq_tail_tail_hw_read_35"/>
<output name="eq_head_head_hw_read_0"/>
<output name="eq_head_head_hw_read_1"/>
<output name="eq_head_head_hw_read_2"/>
<output name="eq_head_head_hw_read_3"/>
<output name="eq_head_head_hw_read_4"/>
<output name="eq_head_head_hw_read_5"/>
<output name="eq_head_head_hw_read_6"/>
<output name="eq_head_head_hw_read_7"/>
<output name="eq_head_head_hw_read_8"/>
<output name="eq_head_head_hw_read_9"/>
<output name="eq_head_head_hw_read_10"/>
<output name="eq_head_head_hw_read_11"/>
<output name="eq_head_head_hw_read_12"/>
<output name="eq_head_head_hw_read_13"/>
<output name="eq_head_head_hw_read_14"/>
<output name="eq_head_head_hw_read_15"/>
<output name="eq_head_head_hw_read_16"/>
<output name="eq_head_head_hw_read_17"/>
<output name="eq_head_head_hw_read_18"/>
<output name="eq_head_head_hw_read_19"/>
<output name="eq_head_head_hw_read_20"/>
<output name="eq_head_head_hw_read_21"/>
<output name="eq_head_head_hw_read_22"/>
<output name="eq_head_head_hw_read_23"/>
<output name="eq_head_head_hw_read_24"/>
<output name="eq_head_head_hw_read_25"/>
<output name="eq_head_head_hw_read_26"/>
<output name="eq_head_head_hw_read_27"/>
<output name="eq_head_head_hw_read_28"/>
<output name="eq_head_head_hw_read_29"/>
<output name="eq_head_head_hw_read_30"/>
<output name="eq_head_head_hw_read_31"/>
<output name="eq_head_head_hw_read_32"/>
<output name="eq_head_head_hw_read_33"/>
<output name="eq_head_head_hw_read_34"/>
<output name="eq_head_head_hw_read_35"/>
<output name="daemon_csrbus_wr_out"/>
<output name="read_data_0_out"/>
<instance name="dmu_imu_eqs_csrpipe_109"/>
<instance name="dmu_imu_eqs_csr_eq_base_address"/>
<instance name="dmu_imu_eqs_csr_eq_tail"/>
<instance name="dmu_imu_eqs_csr_eq_head"/>
<complexity cyclo1="2" cyclo2="2" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="1" />
<volume nNodes="2158" nStmts="1" nExprs="596" nInputs="365" nOutputs="152" nParams="0" nAlwaysClocks="1" nBAssign="0" nNBAssign="288" nWAssign="153" nOther="1119" />
</block>
<block name="dmu_imu_eqs_csr_eq_base_address_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="eq_base_address_csrbus_read_data"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="1514" nStmts="0" nExprs="720" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="21" nOther="773" />
</block>
<block name="dmu_imu_eqs_csr_eq_base_address">
<input name="clk"/>
<input name="rst_l"/>
<input name="eq_base_address_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="eq_base_address_csrbus_read_data"/>
<output name="eq_base_address_address_hw_read"/>
<instance name="dmu_imu_eqs_csr_eq_base_address_entry"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="26" nStmts="0" nExprs="7" nInputs="4" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="1" nOther="16" />
</block>
<block name="dmu_imu_eqs_csr_eq_head_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="eq_head_csrbus_read_data"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="298" nStmts="0" nExprs="112" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="59" nOther="127" />
</block>
<block name="dmu_imu_eqs_csr_eq_head">
<input name="clk"/>
<input name="rst_l"/>
<input name="eq_head_w_ld_0"/>
<input name="eq_head_w_ld_1"/>
<input name="eq_head_w_ld_2"/>
<input name="eq_head_w_ld_3"/>
<input name="eq_head_w_ld_4"/>
<input name="eq_head_w_ld_5"/>
<input name="eq_head_w_ld_6"/>
<input name="eq_head_w_ld_7"/>
<input name="eq_head_w_ld_8"/>
<input name="eq_head_w_ld_9"/>
<input name="eq_head_w_ld_10"/>
<input name="eq_head_w_ld_11"/>
<input name="eq_head_w_ld_12"/>
<input name="eq_head_w_ld_13"/>
<input name="eq_head_w_ld_14"/>
<input name="eq_head_w_ld_15"/>
<input name="eq_head_w_ld_16"/>
<input name="eq_head_w_ld_17"/>
<input name="eq_head_w_ld_18"/>
<input name="eq_head_w_ld_19"/>
<input name="eq_head_w_ld_20"/>
<input name="eq_head_w_ld_21"/>
<input name="eq_head_w_ld_22"/>
<input name="eq_head_w_ld_23"/>
<input name="eq_head_w_ld_24"/>
<input name="eq_head_w_ld_25"/>
<input name="eq_head_w_ld_26"/>
<input name="eq_head_w_ld_27"/>
<input name="eq_head_w_ld_28"/>
<input name="eq_head_w_ld_29"/>
<input name="eq_head_w_ld_30"/>
<input name="eq_head_w_ld_31"/>
<input name="eq_head_w_ld_32"/>
<input name="eq_head_w_ld_33"/>
<input name="eq_head_w_ld_34"/>
<input name="eq_head_w_ld_35"/>
<input name="csrbus_wr_data"/>
<output name="eq_head_csrbus_read_data_0"/>
<output name="eq_head_csrbus_read_data_1"/>
<output name="eq_head_csrbus_read_data_2"/>
<output name="eq_head_csrbus_read_data_3"/>
<output name="eq_head_csrbus_read_data_4"/>
<output name="eq_head_csrbus_read_data_5"/>
<output name="eq_head_csrbus_read_data_6"/>
<output name="eq_head_csrbus_read_data_7"/>
<output name="eq_head_csrbus_read_data_8"/>
<output name="eq_head_csrbus_read_data_9"/>
<output name="eq_head_csrbus_read_data_10"/>
<output name="eq_head_csrbus_read_data_11"/>
<output name="eq_head_csrbus_read_data_12"/>
<output name="eq_head_csrbus_read_data_13"/>
<output name="eq_head_csrbus_read_data_14"/>
<output name="eq_head_csrbus_read_data_15"/>
<output name="eq_head_csrbus_read_data_16"/>
<output name="eq_head_csrbus_read_data_17"/>
<output name="eq_head_csrbus_read_data_18"/>
<output name="eq_head_csrbus_read_data_19"/>
<output name="eq_head_csrbus_read_data_20"/>
<output name="eq_head_csrbus_read_data_21"/>
<output name="eq_head_csrbus_read_data_22"/>
<output name="eq_head_csrbus_read_data_23"/>
<output name="eq_head_csrbus_read_data_24"/>
<output name="eq_head_csrbus_read_data_25"/>
<output name="eq_head_csrbus_read_data_26"/>
<output name="eq_head_csrbus_read_data_27"/>
<output name="eq_head_csrbus_read_data_28"/>
<output name="eq_head_csrbus_read_data_29"/>
<output name="eq_head_csrbus_read_data_30"/>
<output name="eq_head_csrbus_read_data_31"/>
<output name="eq_head_csrbus_read_data_32"/>
<output name="eq_head_csrbus_read_data_33"/>
<output name="eq_head_csrbus_read_data_34"/>
<output name="eq_head_csrbus_read_data_35"/>
<output name="eq_head_head_hw_read_0"/>
<output name="eq_head_head_hw_read_1"/>
<output name="eq_head_head_hw_read_2"/>
<output name="eq_head_head_hw_read_3"/>
<output name="eq_head_head_hw_read_4"/>
<output name="eq_head_head_hw_read_5"/>
<output name="eq_head_head_hw_read_6"/>
<output name="eq_head_head_hw_read_7"/>
<output name="eq_head_head_hw_read_8"/>
<output name="eq_head_head_hw_read_9"/>
<output name="eq_head_head_hw_read_10"/>
<output name="eq_head_head_hw_read_11"/>
<output name="eq_head_head_hw_read_12"/>
<output name="eq_head_head_hw_read_13"/>
<output name="eq_head_head_hw_read_14"/>
<output name="eq_head_head_hw_read_15"/>
<output name="eq_head_head_hw_read_16"/>
<output name="eq_head_head_hw_read_17"/>
<output name="eq_head_head_hw_read_18"/>
<output name="eq_head_head_hw_read_19"/>
<output name="eq_head_head_hw_read_20"/>
<output name="eq_head_head_hw_read_21"/>
<output name="eq_head_head_hw_read_22"/>
<output name="eq_head_head_hw_read_23"/>
<output name="eq_head_head_hw_read_24"/>
<output name="eq_head_head_hw_read_25"/>
<output name="eq_head_head_hw_read_26"/>
<output name="eq_head_head_hw_read_27"/>
<output name="eq_head_head_hw_read_28"/>
<output name="eq_head_head_hw_read_29"/>
<output name="eq_head_head_hw_read_30"/>
<output name="eq_head_head_hw_read_31"/>
<output name="eq_head_head_hw_read_32"/>
<output name="eq_head_head_hw_read_33"/>
<output name="eq_head_head_hw_read_34"/>
<output name="eq_head_head_hw_read_35"/>
<instance name="dmu_imu_eqs_csr_eq_head_entry"/>
<instance name="dmu_imu_eqs_csr_eq_head_entry"/>
<instance name="dmu_imu_eqs_csr_eq_head_entry"/>
<instance name="dmu_imu_eqs_csr_eq_head_entry"/>
<instance name="dmu_imu_eqs_csr_eq_head_entry"/>
<instance name="dmu_imu_eqs_csr_eq_head_entry"/>
<instance name="dmu_imu_eqs_csr_eq_head_entry"/>
<instance name="dmu_imu_eqs_csr_eq_head_entry"/>
<instance name="dmu_imu_eqs_csr_eq_head_entry"/>
<instance name="dmu_imu_eqs_csr_eq_head_entry"/>
<instance name="dmu_imu_eqs_csr_eq_head_entry"/>
<instance name="dmu_imu_eqs_csr_eq_head_entry"/>
<instance name="dmu_imu_eqs_csr_eq_head_entry"/>
<instance name="dmu_imu_eqs_csr_eq_head_entry"/>
<instance name="dmu_imu_eqs_csr_eq_head_entry"/>
<instance name="dmu_imu_eqs_csr_eq_head_entry"/>
<instance name="dmu_imu_eqs_csr_eq_head_entry"/>
<instance name="dmu_imu_eqs_csr_eq_head_entry"/>
<instance name="dmu_imu_eqs_csr_eq_head_entry"/>
<instance name="dmu_imu_eqs_csr_eq_head_entry"/>
<instance name="dmu_imu_eqs_csr_eq_head_entry"/>
<instance name="dmu_imu_eqs_csr_eq_head_entry"/>
<instance name="dmu_imu_eqs_csr_eq_head_entry"/>
<instance name="dmu_imu_eqs_csr_eq_head_entry"/>
<instance name="dmu_imu_eqs_csr_eq_head_entry"/>
<instance name="dmu_imu_eqs_csr_eq_head_entry"/>
<instance name="dmu_imu_eqs_csr_eq_head_entry"/>
<instance name="dmu_imu_eqs_csr_eq_head_entry"/>
<instance name="dmu_imu_eqs_csr_eq_head_entry"/>
<instance name="dmu_imu_eqs_csr_eq_head_entry"/>
<instance name="dmu_imu_eqs_csr_eq_head_entry"/>
<instance name="dmu_imu_eqs_csr_eq_head_entry"/>
<instance name="dmu_imu_eqs_csr_eq_head_entry"/>
<instance name="dmu_imu_eqs_csr_eq_head_entry"/>
<instance name="dmu_imu_eqs_csr_eq_head_entry"/>
<instance name="dmu_imu_eqs_csr_eq_head_entry"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="796" nStmts="0" nExprs="252" nInputs="39" nOutputs="72" nParams="0" nAlwaysClocks="0" nBAssign="72" nNBAssign="0" nWAssign="36" nOther="436" />
</block>
<block name="dmu_imu_eqs_csr_eq_tail_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<input name="eq_tail_overr_hw_ld"/>
<input name="eq_tail_overr_hw_write"/>
<input name="eq_tail_tail_hw_ld"/>
<input name="eq_tail_tail_hw_write"/>
<output name="eq_tail_csrbus_read_data"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="335" nStmts="0" nExprs="128" nInputs="10" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="59" nOther="148" />
</block>
<block name="dmu_imu_eqs_csr_eq_tail">
<input name="clk"/>
<input name="rst_l"/>
<input name="eq_tail_w_ld_0"/>
<input name="eq_tail_w_ld_1"/>
<input name="eq_tail_w_ld_2"/>
<input name="eq_tail_w_ld_3"/>
<input name="eq_tail_w_ld_4"/>
<input name="eq_tail_w_ld_5"/>
<input name="eq_tail_w_ld_6"/>
<input name="eq_tail_w_ld_7"/>
<input name="eq_tail_w_ld_8"/>
<input name="eq_tail_w_ld_9"/>
<input name="eq_tail_w_ld_10"/>
<input name="eq_tail_w_ld_11"/>
<input name="eq_tail_w_ld_12"/>
<input name="eq_tail_w_ld_13"/>
<input name="eq_tail_w_ld_14"/>
<input name="eq_tail_w_ld_15"/>
<input name="eq_tail_w_ld_16"/>
<input name="eq_tail_w_ld_17"/>
<input name="eq_tail_w_ld_18"/>
<input name="eq_tail_w_ld_19"/>
<input name="eq_tail_w_ld_20"/>
<input name="eq_tail_w_ld_21"/>
<input name="eq_tail_w_ld_22"/>
<input name="eq_tail_w_ld_23"/>
<input name="eq_tail_w_ld_24"/>
<input name="eq_tail_w_ld_25"/>
<input name="eq_tail_w_ld_26"/>
<input name="eq_tail_w_ld_27"/>
<input name="eq_tail_w_ld_28"/>
<input name="eq_tail_w_ld_29"/>
<input name="eq_tail_w_ld_30"/>
<input name="eq_tail_w_ld_31"/>
<input name="eq_tail_w_ld_32"/>
<input name="eq_tail_w_ld_33"/>
<input name="eq_tail_w_ld_34"/>
<input name="eq_tail_w_ld_35"/>
<input name="csrbus_wr_data"/>
<input name="eq_tail_overr_hw_ld_0"/>
<input name="eq_tail_overr_hw_ld_1"/>
<input name="eq_tail_overr_hw_ld_2"/>
<input name="eq_tail_overr_hw_ld_3"/>
<input name="eq_tail_overr_hw_ld_4"/>
<input name="eq_tail_overr_hw_ld_5"/>
<input name="eq_tail_overr_hw_ld_6"/>
<input name="eq_tail_overr_hw_ld_7"/>
<input name="eq_tail_overr_hw_ld_8"/>
<input name="eq_tail_overr_hw_ld_9"/>
<input name="eq_tail_overr_hw_ld_10"/>
<input name="eq_tail_overr_hw_ld_11"/>
<input name="eq_tail_overr_hw_ld_12"/>
<input name="eq_tail_overr_hw_ld_13"/>
<input name="eq_tail_overr_hw_ld_14"/>
<input name="eq_tail_overr_hw_ld_15"/>
<input name="eq_tail_overr_hw_ld_16"/>
<input name="eq_tail_overr_hw_ld_17"/>
<input name="eq_tail_overr_hw_ld_18"/>
<input name="eq_tail_overr_hw_ld_19"/>
<input name="eq_tail_overr_hw_ld_20"/>
<input name="eq_tail_overr_hw_ld_21"/>
<input name="eq_tail_overr_hw_ld_22"/>
<input name="eq_tail_overr_hw_ld_23"/>
<input name="eq_tail_overr_hw_ld_24"/>
<input name="eq_tail_overr_hw_ld_25"/>
<input name="eq_tail_overr_hw_ld_26"/>
<input name="eq_tail_overr_hw_ld_27"/>
<input name="eq_tail_overr_hw_ld_28"/>
<input name="eq_tail_overr_hw_ld_29"/>
<input name="eq_tail_overr_hw_ld_30"/>
<input name="eq_tail_overr_hw_ld_31"/>
<input name="eq_tail_overr_hw_ld_32"/>
<input name="eq_tail_overr_hw_ld_33"/>
<input name="eq_tail_overr_hw_ld_34"/>
<input name="eq_tail_overr_hw_ld_35"/>
<input name="eq_tail_overr_hw_write_0"/>
<input name="eq_tail_overr_hw_write_1"/>
<input name="eq_tail_overr_hw_write_2"/>
<input name="eq_tail_overr_hw_write_3"/>
<input name="eq_tail_overr_hw_write_4"/>
<input name="eq_tail_overr_hw_write_5"/>
<input name="eq_tail_overr_hw_write_6"/>
<input name="eq_tail_overr_hw_write_7"/>
<input name="eq_tail_overr_hw_write_8"/>
<input name="eq_tail_overr_hw_write_9"/>
<input name="eq_tail_overr_hw_write_10"/>
<input name="eq_tail_overr_hw_write_11"/>
<input name="eq_tail_overr_hw_write_12"/>
<input name="eq_tail_overr_hw_write_13"/>
<input name="eq_tail_overr_hw_write_14"/>
<input name="eq_tail_overr_hw_write_15"/>
<input name="eq_tail_overr_hw_write_16"/>
<input name="eq_tail_overr_hw_write_17"/>
<input name="eq_tail_overr_hw_write_18"/>
<input name="eq_tail_overr_hw_write_19"/>
<input name="eq_tail_overr_hw_write_20"/>
<input name="eq_tail_overr_hw_write_21"/>
<input name="eq_tail_overr_hw_write_22"/>
<input name="eq_tail_overr_hw_write_23"/>
<input name="eq_tail_overr_hw_write_24"/>
<input name="eq_tail_overr_hw_write_25"/>
<input name="eq_tail_overr_hw_write_26"/>
<input name="eq_tail_overr_hw_write_27"/>
<input name="eq_tail_overr_hw_write_28"/>
<input name="eq_tail_overr_hw_write_29"/>
<input name="eq_tail_overr_hw_write_30"/>
<input name="eq_tail_overr_hw_write_31"/>
<input name="eq_tail_overr_hw_write_32"/>
<input name="eq_tail_overr_hw_write_33"/>
<input name="eq_tail_overr_hw_write_34"/>
<input name="eq_tail_overr_hw_write_35"/>
<input name="eq_tail_tail_hw_ld_0"/>
<input name="eq_tail_tail_hw_ld_1"/>
<input name="eq_tail_tail_hw_ld_2"/>
<input name="eq_tail_tail_hw_ld_3"/>
<input name="eq_tail_tail_hw_ld_4"/>
<input name="eq_tail_tail_hw_ld_5"/>
<input name="eq_tail_tail_hw_ld_6"/>
<input name="eq_tail_tail_hw_ld_7"/>
<input name="eq_tail_tail_hw_ld_8"/>
<input name="eq_tail_tail_hw_ld_9"/>
<input name="eq_tail_tail_hw_ld_10"/>
<input name="eq_tail_tail_hw_ld_11"/>
<input name="eq_tail_tail_hw_ld_12"/>
<input name="eq_tail_tail_hw_ld_13"/>
<input name="eq_tail_tail_hw_ld_14"/>
<input name="eq_tail_tail_hw_ld_15"/>
<input name="eq_tail_tail_hw_ld_16"/>
<input name="eq_tail_tail_hw_ld_17"/>
<input name="eq_tail_tail_hw_ld_18"/>
<input name="eq_tail_tail_hw_ld_19"/>
<input name="eq_tail_tail_hw_ld_20"/>
<input name="eq_tail_tail_hw_ld_21"/>
<input name="eq_tail_tail_hw_ld_22"/>
<input name="eq_tail_tail_hw_ld_23"/>
<input name="eq_tail_tail_hw_ld_24"/>
<input name="eq_tail_tail_hw_ld_25"/>
<input name="eq_tail_tail_hw_ld_26"/>
<input name="eq_tail_tail_hw_ld_27"/>
<input name="eq_tail_tail_hw_ld_28"/>
<input name="eq_tail_tail_hw_ld_29"/>
<input name="eq_tail_tail_hw_ld_30"/>
<input name="eq_tail_tail_hw_ld_31"/>
<input name="eq_tail_tail_hw_ld_32"/>
<input name="eq_tail_tail_hw_ld_33"/>
<input name="eq_tail_tail_hw_ld_34"/>
<input name="eq_tail_tail_hw_ld_35"/>
<input name="eq_tail_tail_hw_write_0"/>
<input name="eq_tail_tail_hw_write_1"/>
<input name="eq_tail_tail_hw_write_2"/>
<input name="eq_tail_tail_hw_write_3"/>
<input name="eq_tail_tail_hw_write_4"/>
<input name="eq_tail_tail_hw_write_5"/>
<input name="eq_tail_tail_hw_write_6"/>
<input name="eq_tail_tail_hw_write_7"/>
<input name="eq_tail_tail_hw_write_8"/>
<input name="eq_tail_tail_hw_write_9"/>
<input name="eq_tail_tail_hw_write_10"/>
<input name="eq_tail_tail_hw_write_11"/>
<input name="eq_tail_tail_hw_write_12"/>
<input name="eq_tail_tail_hw_write_13"/>
<input name="eq_tail_tail_hw_write_14"/>
<input name="eq_tail_tail_hw_write_15"/>
<input name="eq_tail_tail_hw_write_16"/>
<input name="eq_tail_tail_hw_write_17"/>
<input name="eq_tail_tail_hw_write_18"/>
<input name="eq_tail_tail_hw_write_19"/>
<input name="eq_tail_tail_hw_write_20"/>
<input name="eq_tail_tail_hw_write_21"/>
<input name="eq_tail_tail_hw_write_22"/>
<input name="eq_tail_tail_hw_write_23"/>
<input name="eq_tail_tail_hw_write_24"/>
<input name="eq_tail_tail_hw_write_25"/>
<input name="eq_tail_tail_hw_write_26"/>
<input name="eq_tail_tail_hw_write_27"/>
<input name="eq_tail_tail_hw_write_28"/>
<input name="eq_tail_tail_hw_write_29"/>
<input name="eq_tail_tail_hw_write_30"/>
<input name="eq_tail_tail_hw_write_31"/>
<input name="eq_tail_tail_hw_write_32"/>
<input name="eq_tail_tail_hw_write_33"/>
<input name="eq_tail_tail_hw_write_34"/>
<input name="eq_tail_tail_hw_write_35"/>
<output name="eq_tail_csrbus_read_data_0"/>
<output name="eq_tail_csrbus_read_data_1"/>
<output name="eq_tail_csrbus_read_data_2"/>
<output name="eq_tail_csrbus_read_data_3"/>
<output name="eq_tail_csrbus_read_data_4"/>
<output name="eq_tail_csrbus_read_data_5"/>
<output name="eq_tail_csrbus_read_data_6"/>
<output name="eq_tail_csrbus_read_data_7"/>
<output name="eq_tail_csrbus_read_data_8"/>
<output name="eq_tail_csrbus_read_data_9"/>
<output name="eq_tail_csrbus_read_data_10"/>
<output name="eq_tail_csrbus_read_data_11"/>
<output name="eq_tail_csrbus_read_data_12"/>
<output name="eq_tail_csrbus_read_data_13"/>
<output name="eq_tail_csrbus_read_data_14"/>
<output name="eq_tail_csrbus_read_data_15"/>
<output name="eq_tail_csrbus_read_data_16"/>
<output name="eq_tail_csrbus_read_data_17"/>
<output name="eq_tail_csrbus_read_data_18"/>
<output name="eq_tail_csrbus_read_data_19"/>
<output name="eq_tail_csrbus_read_data_20"/>
<output name="eq_tail_csrbus_read_data_21"/>
<output name="eq_tail_csrbus_read_data_22"/>
<output name="eq_tail_csrbus_read_data_23"/>
<output name="eq_tail_csrbus_read_data_24"/>
<output name="eq_tail_csrbus_read_data_25"/>
<output name="eq_tail_csrbus_read_data_26"/>
<output name="eq_tail_csrbus_read_data_27"/>
<output name="eq_tail_csrbus_read_data_28"/>
<output name="eq_tail_csrbus_read_data_29"/>
<output name="eq_tail_csrbus_read_data_30"/>
<output name="eq_tail_csrbus_read_data_31"/>
<output name="eq_tail_csrbus_read_data_32"/>
<output name="eq_tail_csrbus_read_data_33"/>
<output name="eq_tail_csrbus_read_data_34"/>
<output name="eq_tail_csrbus_read_data_35"/>
<output name="eq_tail_tail_hw_read_0"/>
<output name="eq_tail_tail_hw_read_1"/>
<output name="eq_tail_tail_hw_read_2"/>
<output name="eq_tail_tail_hw_read_3"/>
<output name="eq_tail_tail_hw_read_4"/>
<output name="eq_tail_tail_hw_read_5"/>
<output name="eq_tail_tail_hw_read_6"/>
<output name="eq_tail_tail_hw_read_7"/>
<output name="eq_tail_tail_hw_read_8"/>
<output name="eq_tail_tail_hw_read_9"/>
<output name="eq_tail_tail_hw_read_10"/>
<output name="eq_tail_tail_hw_read_11"/>
<output name="eq_tail_tail_hw_read_12"/>
<output name="eq_tail_tail_hw_read_13"/>
<output name="eq_tail_tail_hw_read_14"/>
<output name="eq_tail_tail_hw_read_15"/>
<output name="eq_tail_tail_hw_read_16"/>
<output name="eq_tail_tail_hw_read_17"/>
<output name="eq_tail_tail_hw_read_18"/>
<output name="eq_tail_tail_hw_read_19"/>
<output name="eq_tail_tail_hw_read_20"/>
<output name="eq_tail_tail_hw_read_21"/>
<output name="eq_tail_tail_hw_read_22"/>
<output name="eq_tail_tail_hw_read_23"/>
<output name="eq_tail_tail_hw_read_24"/>
<output name="eq_tail_tail_hw_read_25"/>
<output name="eq_tail_tail_hw_read_26"/>
<output name="eq_tail_tail_hw_read_27"/>
<output name="eq_tail_tail_hw_read_28"/>
<output name="eq_tail_tail_hw_read_29"/>
<output name="eq_tail_tail_hw_read_30"/>
<output name="eq_tail_tail_hw_read_31"/>
<output name="eq_tail_tail_hw_read_32"/>
<output name="eq_tail_tail_hw_read_33"/>
<output name="eq_tail_tail_hw_read_34"/>
<output name="eq_tail_tail_hw_read_35"/>
<instance name="dmu_imu_eqs_csr_eq_tail_entry"/>
<instance name="dmu_imu_eqs_csr_eq_tail_entry"/>
<instance name="dmu_imu_eqs_csr_eq_tail_entry"/>
<instance name="dmu_imu_eqs_csr_eq_tail_entry"/>
<instance name="dmu_imu_eqs_csr_eq_tail_entry"/>
<instance name="dmu_imu_eqs_csr_eq_tail_entry"/>
<instance name="dmu_imu_eqs_csr_eq_tail_entry"/>
<instance name="dmu_imu_eqs_csr_eq_tail_entry"/>
<instance name="dmu_imu_eqs_csr_eq_tail_entry"/>
<instance name="dmu_imu_eqs_csr_eq_tail_entry"/>
<instance name="dmu_imu_eqs_csr_eq_tail_entry"/>
<instance name="dmu_imu_eqs_csr_eq_tail_entry"/>
<instance name="dmu_imu_eqs_csr_eq_tail_entry"/>
<instance name="dmu_imu_eqs_csr_eq_tail_entry"/>
<instance name="dmu_imu_eqs_csr_eq_tail_entry"/>
<instance name="dmu_imu_eqs_csr_eq_tail_entry"/>
<instance name="dmu_imu_eqs_csr_eq_tail_entry"/>
<instance name="dmu_imu_eqs_csr_eq_tail_entry"/>
<instance name="dmu_imu_eqs_csr_eq_tail_entry"/>
<instance name="dmu_imu_eqs_csr_eq_tail_entry"/>
<instance name="dmu_imu_eqs_csr_eq_tail_entry"/>
<instance name="dmu_imu_eqs_csr_eq_tail_entry"/>
<instance name="dmu_imu_eqs_csr_eq_tail_entry"/>
<instance name="dmu_imu_eqs_csr_eq_tail_entry"/>
<instance name="dmu_imu_eqs_csr_eq_tail_entry"/>
<instance name="dmu_imu_eqs_csr_eq_tail_entry"/>
<instance name="dmu_imu_eqs_csr_eq_tail_entry"/>
<instance name="dmu_imu_eqs_csr_eq_tail_entry"/>
<instance name="dmu_imu_eqs_csr_eq_tail_entry"/>
<instance name="dmu_imu_eqs_csr_eq_tail_entry"/>
<instance name="dmu_imu_eqs_csr_eq_tail_entry"/>
<instance name="dmu_imu_eqs_csr_eq_tail_entry"/>
<instance name="dmu_imu_eqs_csr_eq_tail_entry"/>
<instance name="dmu_imu_eqs_csr_eq_tail_entry"/>
<instance name="dmu_imu_eqs_csr_eq_tail_entry"/>
<instance name="dmu_imu_eqs_csr_eq_tail_entry"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="1228" nStmts="0" nExprs="396" nInputs="183" nOutputs="72" nParams="0" nAlwaysClocks="0" nBAssign="72" nNBAssign="0" nWAssign="36" nOther="724" />
</block>
<block name="dmu_imu_eqs_csr">
<input name="clk"/>
<input name="csrbus_addr"/>
<input name="csrbus_wr_data"/>
<input name="csrbus_wr"/>
<input name="csrbus_valid"/>
<input name="rst_l"/>
<input name="csrbus_src_bus"/>
<input name="instance_id"/>
<input name="eq_state_state_ext_read_data_0"/>
<input name="eq_state_state_ext_read_data_1"/>
<input name="eq_state_state_ext_read_data_2"/>
<input name="eq_state_state_ext_read_data_3"/>
<input name="eq_state_state_ext_read_data_4"/>
<input name="eq_state_state_ext_read_data_5"/>
<input name="eq_state_state_ext_read_data_6"/>
<input name="eq_state_state_ext_read_data_7"/>
<input name="eq_state_state_ext_read_data_8"/>
<input name="eq_state_state_ext_read_data_9"/>
<input name="eq_state_state_ext_read_data_10"/>
<input name="eq_state_state_ext_read_data_11"/>
<input name="eq_state_state_ext_read_data_12"/>
<input name="eq_state_state_ext_read_data_13"/>
<input name="eq_state_state_ext_read_data_14"/>
<input name="eq_state_state_ext_read_data_15"/>
<input name="eq_state_state_ext_read_data_16"/>
<input name="eq_state_state_ext_read_data_17"/>
<input name="eq_state_state_ext_read_data_18"/>
<input name="eq_state_state_ext_read_data_19"/>
<input name="eq_state_state_ext_read_data_20"/>
<input name="eq_state_state_ext_read_data_21"/>
<input name="eq_state_state_ext_read_data_22"/>
<input name="eq_state_state_ext_read_data_23"/>
<input name="eq_state_state_ext_read_data_24"/>
<input name="eq_state_state_ext_read_data_25"/>
<input name="eq_state_state_ext_read_data_26"/>
<input name="eq_state_state_ext_read_data_27"/>
<input name="eq_state_state_ext_read_data_28"/>
<input name="eq_state_state_ext_read_data_29"/>
<input name="eq_state_state_ext_read_data_30"/>
<input name="eq_state_state_ext_read_data_31"/>
<input name="eq_state_state_ext_read_data_32"/>
<input name="eq_state_state_ext_read_data_33"/>
<input name="eq_state_state_ext_read_data_34"/>
<input name="eq_state_state_ext_read_data_35"/>
<input name="eq_tail_overr_hw_ld_0"/>
<input name="eq_tail_overr_hw_ld_1"/>
<input name="eq_tail_overr_hw_ld_2"/>
<input name="eq_tail_overr_hw_ld_3"/>
<input name="eq_tail_overr_hw_ld_4"/>
<input name="eq_tail_overr_hw_ld_5"/>
<input name="eq_tail_overr_hw_ld_6"/>
<input name="eq_tail_overr_hw_ld_7"/>
<input name="eq_tail_overr_hw_ld_8"/>
<input name="eq_tail_overr_hw_ld_9"/>
<input name="eq_tail_overr_hw_ld_10"/>
<input name="eq_tail_overr_hw_ld_11"/>
<input name="eq_tail_overr_hw_ld_12"/>
<input name="eq_tail_overr_hw_ld_13"/>
<input name="eq_tail_overr_hw_ld_14"/>
<input name="eq_tail_overr_hw_ld_15"/>
<input name="eq_tail_overr_hw_ld_16"/>
<input name="eq_tail_overr_hw_ld_17"/>
<input name="eq_tail_overr_hw_ld_18"/>
<input name="eq_tail_overr_hw_ld_19"/>
<input name="eq_tail_overr_hw_ld_20"/>
<input name="eq_tail_overr_hw_ld_21"/>
<input name="eq_tail_overr_hw_ld_22"/>
<input name="eq_tail_overr_hw_ld_23"/>
<input name="eq_tail_overr_hw_ld_24"/>
<input name="eq_tail_overr_hw_ld_25"/>
<input name="eq_tail_overr_hw_ld_26"/>
<input name="eq_tail_overr_hw_ld_27"/>
<input name="eq_tail_overr_hw_ld_28"/>
<input name="eq_tail_overr_hw_ld_29"/>
<input name="eq_tail_overr_hw_ld_30"/>
<input name="eq_tail_overr_hw_ld_31"/>
<input name="eq_tail_overr_hw_ld_32"/>
<input name="eq_tail_overr_hw_ld_33"/>
<input name="eq_tail_overr_hw_ld_34"/>
<input name="eq_tail_overr_hw_ld_35"/>
<input name="eq_tail_overr_hw_write_0"/>
<input name="eq_tail_overr_hw_write_1"/>
<input name="eq_tail_overr_hw_write_2"/>
<input name="eq_tail_overr_hw_write_3"/>
<input name="eq_tail_overr_hw_write_4"/>
<input name="eq_tail_overr_hw_write_5"/>
<input name="eq_tail_overr_hw_write_6"/>
<input name="eq_tail_overr_hw_write_7"/>
<input name="eq_tail_overr_hw_write_8"/>
<input name="eq_tail_overr_hw_write_9"/>
<input name="eq_tail_overr_hw_write_10"/>
<input name="eq_tail_overr_hw_write_11"/>
<input name="eq_tail_overr_hw_write_12"/>
<input name="eq_tail_overr_hw_write_13"/>
<input name="eq_tail_overr_hw_write_14"/>
<input name="eq_tail_overr_hw_write_15"/>
<input name="eq_tail_overr_hw_write_16"/>
<input name="eq_tail_overr_hw_write_17"/>
<input name="eq_tail_overr_hw_write_18"/>
<input name="eq_tail_overr_hw_write_19"/>
<input name="eq_tail_overr_hw_write_20"/>
<input name="eq_tail_overr_hw_write_21"/>
<input name="eq_tail_overr_hw_write_22"/>
<input name="eq_tail_overr_hw_write_23"/>
<input name="eq_tail_overr_hw_write_24"/>
<input name="eq_tail_overr_hw_write_25"/>
<input name="eq_tail_overr_hw_write_26"/>
<input name="eq_tail_overr_hw_write_27"/>
<input name="eq_tail_overr_hw_write_28"/>
<input name="eq_tail_overr_hw_write_29"/>
<input name="eq_tail_overr_hw_write_30"/>
<input name="eq_tail_overr_hw_write_31"/>
<input name="eq_tail_overr_hw_write_32"/>
<input name="eq_tail_overr_hw_write_33"/>
<input name="eq_tail_overr_hw_write_34"/>
<input name="eq_tail_overr_hw_write_35"/>
<input name="eq_tail_tail_hw_ld_0"/>
<input name="eq_tail_tail_hw_ld_1"/>
<input name="eq_tail_tail_hw_ld_2"/>
<input name="eq_tail_tail_hw_ld_3"/>
<input name="eq_tail_tail_hw_ld_4"/>
<input name="eq_tail_tail_hw_ld_5"/>
<input name="eq_tail_tail_hw_ld_6"/>
<input name="eq_tail_tail_hw_ld_7"/>
<input name="eq_tail_tail_hw_ld_8"/>
<input name="eq_tail_tail_hw_ld_9"/>
<input name="eq_tail_tail_hw_ld_10"/>
<input name="eq_tail_tail_hw_ld_11"/>
<input name="eq_tail_tail_hw_ld_12"/>
<input name="eq_tail_tail_hw_ld_13"/>
<input name="eq_tail_tail_hw_ld_14"/>
<input name="eq_tail_tail_hw_ld_15"/>
<input name="eq_tail_tail_hw_ld_16"/>
<input name="eq_tail_tail_hw_ld_17"/>
<input name="eq_tail_tail_hw_ld_18"/>
<input name="eq_tail_tail_hw_ld_19"/>
<input name="eq_tail_tail_hw_ld_20"/>
<input name="eq_tail_tail_hw_ld_21"/>
<input name="eq_tail_tail_hw_ld_22"/>
<input name="eq_tail_tail_hw_ld_23"/>
<input name="eq_tail_tail_hw_ld_24"/>
<input name="eq_tail_tail_hw_ld_25"/>
<input name="eq_tail_tail_hw_ld_26"/>
<input name="eq_tail_tail_hw_ld_27"/>
<input name="eq_tail_tail_hw_ld_28"/>
<input name="eq_tail_tail_hw_ld_29"/>
<input name="eq_tail_tail_hw_ld_30"/>
<input name="eq_tail_tail_hw_ld_31"/>
<input name="eq_tail_tail_hw_ld_32"/>
<input name="eq_tail_tail_hw_ld_33"/>
<input name="eq_tail_tail_hw_ld_34"/>
<input name="eq_tail_tail_hw_ld_35"/>
<input name="eq_tail_tail_hw_write_0"/>
<input name="eq_tail_tail_hw_write_1"/>
<input name="eq_tail_tail_hw_write_2"/>
<input name="eq_tail_tail_hw_write_3"/>
<input name="eq_tail_tail_hw_write_4"/>
<input name="eq_tail_tail_hw_write_5"/>
<input name="eq_tail_tail_hw_write_6"/>
<input name="eq_tail_tail_hw_write_7"/>
<input name="eq_tail_tail_hw_write_8"/>
<input name="eq_tail_tail_hw_write_9"/>
<input name="eq_tail_tail_hw_write_10"/>
<input name="eq_tail_tail_hw_write_11"/>
<input name="eq_tail_tail_hw_write_12"/>
<input name="eq_tail_tail_hw_write_13"/>
<input name="eq_tail_tail_hw_write_14"/>
<input name="eq_tail_tail_hw_write_15"/>
<input name="eq_tail_tail_hw_write_16"/>
<input name="eq_tail_tail_hw_write_17"/>
<input name="eq_tail_tail_hw_write_18"/>
<input name="eq_tail_tail_hw_write_19"/>
<input name="eq_tail_tail_hw_write_20"/>
<input name="eq_tail_tail_hw_write_21"/>
<input name="eq_tail_tail_hw_write_22"/>
<input name="eq_tail_tail_hw_write_23"/>
<input name="eq_tail_tail_hw_write_24"/>
<input name="eq_tail_tail_hw_write_25"/>
<input name="eq_tail_tail_hw_write_26"/>
<input name="eq_tail_tail_hw_write_27"/>
<input name="eq_tail_tail_hw_write_28"/>
<input name="eq_tail_tail_hw_write_29"/>
<input name="eq_tail_tail_hw_write_30"/>
<input name="eq_tail_tail_hw_write_31"/>
<input name="eq_tail_tail_hw_write_32"/>
<input name="eq_tail_tail_hw_write_33"/>
<input name="eq_tail_tail_hw_write_34"/>
<input name="eq_tail_tail_hw_write_35"/>
<output name="csrbus_mapped"/>
<output name="csrbus_done"/>
<output name="csrbus_read_data"/>
<output name="csrbus_acc_vio"/>
<output name="ext_wr"/>
<output name="eq_base_address_address_hw_read"/>
<output name="eq_ctrl_set_enoverr_ext_wr_data"/>
<output name="eq_ctrl_set_en_ext_wr_data"/>
<output name="eq_ctrl_set_ext_select_0"/>
<output name="eq_ctrl_set_ext_select_1"/>
<output name="eq_ctrl_set_ext_select_2"/>
<output name="eq_ctrl_set_ext_select_3"/>
<output name="eq_ctrl_set_ext_select_4"/>
<output name="eq_ctrl_set_ext_select_5"/>
<output name="eq_ctrl_set_ext_select_6"/>
<output name="eq_ctrl_set_ext_select_7"/>
<output name="eq_ctrl_set_ext_select_8"/>
<output name="eq_ctrl_set_ext_select_9"/>
<output name="eq_ctrl_set_ext_select_10"/>
<output name="eq_ctrl_set_ext_select_11"/>
<output name="eq_ctrl_set_ext_select_12"/>
<output name="eq_ctrl_set_ext_select_13"/>
<output name="eq_ctrl_set_ext_select_14"/>
<output name="eq_ctrl_set_ext_select_15"/>
<output name="eq_ctrl_set_ext_select_16"/>
<output name="eq_ctrl_set_ext_select_17"/>
<output name="eq_ctrl_set_ext_select_18"/>
<output name="eq_ctrl_set_ext_select_19"/>
<output name="eq_ctrl_set_ext_select_20"/>
<output name="eq_ctrl_set_ext_select_21"/>
<output name="eq_ctrl_set_ext_select_22"/>
<output name="eq_ctrl_set_ext_select_23"/>
<output name="eq_ctrl_set_ext_select_24"/>
<output name="eq_ctrl_set_ext_select_25"/>
<output name="eq_ctrl_set_ext_select_26"/>
<output name="eq_ctrl_set_ext_select_27"/>
<output name="eq_ctrl_set_ext_select_28"/>
<output name="eq_ctrl_set_ext_select_29"/>
<output name="eq_ctrl_set_ext_select_30"/>
<output name="eq_ctrl_set_ext_select_31"/>
<output name="eq_ctrl_set_ext_select_32"/>
<output name="eq_ctrl_set_ext_select_33"/>
<output name="eq_ctrl_set_ext_select_34"/>
<output name="eq_ctrl_set_ext_select_35"/>
<output name="eq_ctrl_clr_coverr_ext_wr_data"/>
<output name="eq_ctrl_clr_e2i_ext_wr_data"/>
<output name="eq_ctrl_clr_dis_ext_wr_data"/>
<output name="eq_ctrl_clr_ext_select_0"/>
<output name="eq_ctrl_clr_ext_select_1"/>
<output name="eq_ctrl_clr_ext_select_2"/>
<output name="eq_ctrl_clr_ext_select_3"/>
<output name="eq_ctrl_clr_ext_select_4"/>
<output name="eq_ctrl_clr_ext_select_5"/>
<output name="eq_ctrl_clr_ext_select_6"/>
<output name="eq_ctrl_clr_ext_select_7"/>
<output name="eq_ctrl_clr_ext_select_8"/>
<output name="eq_ctrl_clr_ext_select_9"/>
<output name="eq_ctrl_clr_ext_select_10"/>
<output name="eq_ctrl_clr_ext_select_11"/>
<output name="eq_ctrl_clr_ext_select_12"/>
<output name="eq_ctrl_clr_ext_select_13"/>
<output name="eq_ctrl_clr_ext_select_14"/>
<output name="eq_ctrl_clr_ext_select_15"/>
<output name="eq_ctrl_clr_ext_select_16"/>
<output name="eq_ctrl_clr_ext_select_17"/>
<output name="eq_ctrl_clr_ext_select_18"/>
<output name="eq_ctrl_clr_ext_select_19"/>
<output name="eq_ctrl_clr_ext_select_20"/>
<output name="eq_ctrl_clr_ext_select_21"/>
<output name="eq_ctrl_clr_ext_select_22"/>
<output name="eq_ctrl_clr_ext_select_23"/>
<output name="eq_ctrl_clr_ext_select_24"/>
<output name="eq_ctrl_clr_ext_select_25"/>
<output name="eq_ctrl_clr_ext_select_26"/>
<output name="eq_ctrl_clr_ext_select_27"/>
<output name="eq_ctrl_clr_ext_select_28"/>
<output name="eq_ctrl_clr_ext_select_29"/>
<output name="eq_ctrl_clr_ext_select_30"/>
<output name="eq_ctrl_clr_ext_select_31"/>
<output name="eq_ctrl_clr_ext_select_32"/>
<output name="eq_ctrl_clr_ext_select_33"/>
<output name="eq_ctrl_clr_ext_select_34"/>
<output name="eq_ctrl_clr_ext_select_35"/>
<output name="eq_tail_tail_hw_read_0"/>
<output name="eq_tail_tail_hw_read_1"/>
<output name="eq_tail_tail_hw_read_2"/>
<output name="eq_tail_tail_hw_read_3"/>
<output name="eq_tail_tail_hw_read_4"/>
<output name="eq_tail_tail_hw_read_5"/>
<output name="eq_tail_tail_hw_read_6"/>
<output name="eq_tail_tail_hw_read_7"/>
<output name="eq_tail_tail_hw_read_8"/>
<output name="eq_tail_tail_hw_read_9"/>
<output name="eq_tail_tail_hw_read_10"/>
<output name="eq_tail_tail_hw_read_11"/>
<output name="eq_tail_tail_hw_read_12"/>
<output name="eq_tail_tail_hw_read_13"/>
<output name="eq_tail_tail_hw_read_14"/>
<output name="eq_tail_tail_hw_read_15"/>
<output name="eq_tail_tail_hw_read_16"/>
<output name="eq_tail_tail_hw_read_17"/>
<output name="eq_tail_tail_hw_read_18"/>
<output name="eq_tail_tail_hw_read_19"/>
<output name="eq_tail_tail_hw_read_20"/>
<output name="eq_tail_tail_hw_read_21"/>
<output name="eq_tail_tail_hw_read_22"/>
<output name="eq_tail_tail_hw_read_23"/>
<output name="eq_tail_tail_hw_read_24"/>
<output name="eq_tail_tail_hw_read_25"/>
<output name="eq_tail_tail_hw_read_26"/>
<output name="eq_tail_tail_hw_read_27"/>
<output name="eq_tail_tail_hw_read_28"/>
<output name="eq_tail_tail_hw_read_29"/>
<output name="eq_tail_tail_hw_read_30"/>
<output name="eq_tail_tail_hw_read_31"/>
<output name="eq_tail_tail_hw_read_32"/>
<output name="eq_tail_tail_hw_read_33"/>
<output name="eq_tail_tail_hw_read_34"/>
<output name="eq_tail_tail_hw_read_35"/>
<output name="eq_head_head_hw_read_0"/>
<output name="eq_head_head_hw_read_1"/>
<output name="eq_head_head_hw_read_2"/>
<output name="eq_head_head_hw_read_3"/>
<output name="eq_head_head_hw_read_4"/>
<output name="eq_head_head_hw_read_5"/>
<output name="eq_head_head_hw_read_6"/>
<output name="eq_head_head_hw_read_7"/>
<output name="eq_head_head_hw_read_8"/>
<output name="eq_head_head_hw_read_9"/>
<output name="eq_head_head_hw_read_10"/>
<output name="eq_head_head_hw_read_11"/>
<output name="eq_head_head_hw_read_12"/>
<output name="eq_head_head_hw_read_13"/>
<output name="eq_head_head_hw_read_14"/>
<output name="eq_head_head_hw_read_15"/>
<output name="eq_head_head_hw_read_16"/>
<output name="eq_head_head_hw_read_17"/>
<output name="eq_head_head_hw_read_18"/>
<output name="eq_head_head_hw_read_19"/>
<output name="eq_head_head_hw_read_20"/>
<output name="eq_head_head_hw_read_21"/>
<output name="eq_head_head_hw_read_22"/>
<output name="eq_head_head_hw_read_23"/>
<output name="eq_head_head_hw_read_24"/>
<output name="eq_head_head_hw_read_25"/>
<output name="eq_head_head_hw_read_26"/>
<output name="eq_head_head_hw_read_27"/>
<output name="eq_head_head_hw_read_28"/>
<output name="eq_head_head_hw_read_29"/>
<output name="eq_head_head_hw_read_30"/>
<output name="eq_head_head_hw_read_31"/>
<output name="eq_head_head_hw_read_32"/>
<output name="eq_head_head_hw_read_33"/>
<output name="eq_head_head_hw_read_34"/>
<output name="eq_head_head_hw_read_35"/>
<instance name="pcie_dcm_daemon"/>
<instance name="dmu_imu_eqs_addr_decode"/>
<instance name="dmu_imu_eqs_default_grp"/>
<instance name="dmu_imu_eqs_stage_mux_only"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="2551" nStmts="0" nExprs="1101" nInputs="188" nOutputs="155" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="1449" />
</block>
<block name="dmu_imu_eqs">
<input name="clk"/>
<input name="rst_l"/>
<input name="rds2eqs_eq"/>
<input name="rds2eqs_eq_sel"/>
<input name="csrbus_valid"/>
<input name="csrbus_wr_data"/>
<input name="csrbus_wr"/>
<input name="csrbus_addr"/>
<input name="csrbus_src_bus"/>
<input name="j2d_instance_id"/>
<input name="dbg2eqs_dbg_sel_a"/>
<input name="dbg2eqs_dbg_sel_b"/>
<output name="eqs2iss_eq_int_l"/>
<output name="eqs2scs_eq_ok"/>
<output name="eqs2scs_eq_not_en"/>
<output name="eqs2ors_eq_addr"/>
<output name="eqs2ors_sel"/>
<output name="eq_base_address_63"/>
<output name="eqs2ics_eq_over_error"/>
<output name="eqs2ics_error_data"/>
<output name="csrbus_done"/>
<output name="csrbus_mapped"/>
<output name="csrbus_read_data"/>
<output name="csrbus_acc_vio"/>
<output name="eqs2dbg_dbg_a"/>
<output name="eqs2dbg_dbg_b"/>
<param name="IDLE"/>
<param name="ACTIVE"/>
<instance name="dmu_imu_eqs_csr"/>
<instance name="dmu_imu_eqs_fsm"/>
<instance name="dmu_imu_eqs_fsm"/>
<instance name="dmu_imu_eqs_fsm"/>
<instance name="dmu_imu_eqs_fsm"/>
<instance name="dmu_imu_eqs_fsm"/>
<instance name="dmu_imu_eqs_fsm"/>
<instance name="dmu_imu_eqs_fsm"/>
<instance name="dmu_imu_eqs_fsm"/>
<instance name="dmu_imu_eqs_fsm"/>
<instance name="dmu_imu_eqs_fsm"/>
<instance name="dmu_imu_eqs_fsm"/>
<instance name="dmu_imu_eqs_fsm"/>
<instance name="dmu_imu_eqs_fsm"/>
<instance name="dmu_imu_eqs_fsm"/>
<instance name="dmu_imu_eqs_fsm"/>
<instance name="dmu_imu_eqs_fsm"/>
<instance name="dmu_imu_eqs_fsm"/>
<instance name="dmu_imu_eqs_fsm"/>
<instance name="dmu_imu_eqs_fsm"/>
<instance name="dmu_imu_eqs_fsm"/>
<instance name="dmu_imu_eqs_fsm"/>
<instance name="dmu_imu_eqs_fsm"/>
<instance name="dmu_imu_eqs_fsm"/>
<instance name="dmu_imu_eqs_fsm"/>
<instance name="dmu_imu_eqs_fsm"/>
<instance name="dmu_imu_eqs_fsm"/>
<instance name="dmu_imu_eqs_fsm"/>
<instance name="dmu_imu_eqs_fsm"/>
<instance name="dmu_imu_eqs_fsm"/>
<instance name="dmu_imu_eqs_fsm"/>
<instance name="dmu_imu_eqs_fsm"/>
<instance name="dmu_imu_eqs_fsm"/>
<instance name="dmu_imu_eqs_fsm"/>
<instance name="dmu_imu_eqs_fsm"/>
<instance name="dmu_imu_eqs_fsm"/>
<instance name="dmu_imu_eqs_fsm"/>
<complexity cyclo1="129" cyclo2="10" nCaseStmts="5" nCaseItems="124" nLoops="0" nIfStmts="4" />
<volume nNodes="2318" nStmts="9" nExprs="763" nInputs="12" nOutputs="14" nParams="2" nAlwaysClocks="134" nBAssign="124" nNBAssign="12" nWAssign="441" nOther="835" />
</block>
<block name="dmu_imu_gcs_gc">
<input name="clk"/>
<input name="rst_l"/>
<input name="int_req_vec"/>
<input name="gcs_gnt"/>
<input name="rss2gcs_rply"/>
<input name="rss2gcs_id"/>
<input name="rss2gcs_valid"/>
<input name="iss2gcs_counter_limit"/>
<input name="static_gc_id"/>
<output name="gcs_req"/>
<output name="gcs_ino"/>
<output name="fsm_dbg"/>
<instance name="pcie_common_frr_arbiter"/>
<instance name="dmu_imu_gcs_gc_cnt"/>
<instance name="dmu_imu_gcs_gc_fsm"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="68" nStmts="0" nExprs="26" nInputs="9" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="42" />
</block>
<block name="dmu_imu_gcs">
<input name="clk"/>
<input name="rst_l"/>
<input name="iss2gcs_gc_0_mdo_needed"/>
<input name="iss2gcs_gc_1_mdo_needed"/>
<input name="iss2gcs_gc_2_mdo_needed"/>
<input name="iss2gcs_gc_3_mdo_needed"/>
<input name="iss2gcs_tid_ack"/>
<input name="iss2gcs_tid"/>
<input name="iss2gcs_mondo_mode"/>
<input name="iss2gcs_counter_limit"/>
<input name="rss2gcs_rply"/>
<input name="rss2gcs_id"/>
<input name="rss2gcs_valid"/>
<input name="dbg2gcs_dbg_sel_a"/>
<input name="dbg2gcs_dbg_sel_b"/>
<output name="gcs2iss_tid_req"/>
<output name="gcs2iss_tid_sel"/>
<output name="gcs2iss_mdo_pending"/>
<output name="im2rm_mdo_enq"/>
<output name="im2rm_mdo"/>
<output name="gcs2dbg_dbg_a"/>
<output name="gcs2dbg_dbg_b"/>
<output name="gcs2dbg_idle"/>
<instance name="dmu_imu_gcs_gc"/>
<instance name="dmu_imu_gcs_gc"/>
<instance name="dmu_imu_gcs_gc"/>
<instance name="dmu_imu_gcs_gc"/>
<instance name="dmu_imu_gcs_arb"/>
<instance name="dmu_imu_gcs_csm"/>
<complexity cyclo1="18" cyclo2="4" nCaseStmts="2" nCaseItems="16" nLoops="0" nIfStmts="1" />
<volume nNodes="278" nStmts="3" nExprs="100" nInputs="15" nOutputs="8" nParams="0" nAlwaysClocks="19" nBAssign="16" nNBAssign="4" nWAssign="3" nOther="133" />
</block>
<block name="dmu_imu_ics_csr_dmc_interrupt_mask_reg_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="dmc_interrupt_mask_reg_csrbus_read_data"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="205" nStmts="0" nExprs="64" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="65" nOther="76" />
</block>
<block name="dmu_imu_ics_csr_dmc_interrupt_mask_reg">
<input name="clk"/>
<input name="rst_l"/>
<input name="dmc_interrupt_mask_reg_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="dmc_interrupt_mask_reg_csrbus_read_data"/>
<output name="dmc_interrupt_mask_reg_dmc_hw_read"/>
<output name="dmc_interrupt_mask_reg_debug_trig_en_hw_read"/>
<output name="dmc_interrupt_mask_reg_mmu_hw_read"/>
<output name="dmc_interrupt_mask_reg_imu_hw_read"/>
<instance name="dmu_imu_ics_csr_dmc_interrupt_mask_reg_entry"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="32" nStmts="0" nExprs="7" nInputs="4" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="4" nOther="19" />
</block>
<block name="dmu_imu_ics_csr_imu_eqs_error_log_reg_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="por_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<input name="imu_eqs_error_log_reg_hw_ld"/>
<input name="imu_eqs_error_log_reg_hw_write"/>
<output name="imu_eqs_error_log_reg_csrbus_read_data"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="268" nStmts="0" nExprs="96" nInputs="8" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="60" nOther="112" />
</block>
<block name="dmu_imu_ics_csr_imu_eqs_error_log_reg">
<input name="clk"/>
<input name="por_l"/>
<input name="imu_eqs_error_log_reg_w_ld"/>
<input name="csrbus_wr_data"/>
<input name="imu_eqs_error_log_reg_hw_ld"/>
<input name="imu_eqs_error_log_reg_hw_write"/>
<output name="imu_eqs_error_log_reg_csrbus_read_data"/>
<instance name="dmu_imu_ics_csr_imu_eqs_error_log_reg_entry"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="30" nStmts="0" nExprs="9" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="0" nOther="19" />
</block>
<block name="dmu_imu_ics_csr_imu_error_log_en_reg_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="por_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="imu_error_log_en_reg_csrbus_read_data"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="564" nStmts="0" nExprs="240" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="61" nOther="263" />
</block>
<block name="dmu_imu_ics_csr_imu_error_log_en_reg">
<input name="clk"/>
<input name="por_l"/>
<input name="imu_error_log_en_reg_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="imu_error_log_en_reg_csrbus_read_data"/>
<output name="imu_error_log_en_reg_spare_log_en_hw_read"/>
<output name="imu_error_log_en_reg_eq_over_log_en_hw_read"/>
<output name="imu_error_log_en_reg_eq_not_en_log_en_hw_read"/>
<output name="imu_error_log_en_reg_msi_mal_err_log_en_hw_read"/>
<output name="imu_error_log_en_reg_msi_par_err_log_en_hw_read"/>
<output name="imu_error_log_en_reg_pmeack_mes_not_en_log_en_hw_read"/>
<output name="imu_error_log_en_reg_pmpme_mes_not_en_log_en_hw_read"/>
<output name="imu_error_log_en_reg_fatal_mes_not_en_log_en_hw_read"/>
<output name="imu_error_log_en_reg_nonfatal_mes_not_en_log_en_hw_read"/>
<output name="imu_error_log_en_reg_cor_mes_not_en_log_en_hw_read"/>
<output name="imu_error_log_en_reg_msi_not_en_log_en_hw_read"/>
<instance name="dmu_imu_ics_csr_imu_error_log_en_reg_entry"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="46" nStmts="0" nExprs="7" nInputs="4" nOutputs="12" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="11" nOther="26" />
</block>
<block name="dmu_imu_ics_csr_imu_int_en_reg_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="imu_int_en_reg_csrbus_read_data"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="1055" nStmts="0" nExprs="480" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="57" nOther="518" />
</block>
<block name="dmu_imu_ics_csr_imu_int_en_reg">
<input name="clk"/>
<input name="rst_l"/>
<input name="imu_int_en_reg_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="imu_int_en_reg_csrbus_read_data"/>
<output name="imu_int_en_reg_spare_s_int_en_hw_read"/>
<output name="imu_int_en_reg_eq_over_s_int_en_hw_read"/>
<output name="imu_int_en_reg_eq_not_en_s_int_en_hw_read"/>
<output name="imu_int_en_reg_msi_mal_err_s_int_en_hw_read"/>
<output name="imu_int_en_reg_msi_par_err_s_int_en_hw_read"/>
<output name="imu_int_en_reg_pmeack_mes_not_en_s_int_en_hw_read"/>
<output name="imu_int_en_reg_pmpme_mes_not_en_s_int_en_hw_read"/>
<output name="imu_int_en_reg_fatal_mes_not_en_s_int_en_hw_read"/>
<output name="imu_int_en_reg_nonfatal_mes_not_en_s_int_en_hw_read"/>
<output name="imu_int_en_reg_cor_mes_not_en_s_int_en_hw_read"/>
<output name="imu_int_en_reg_msi_not_en_s_int_en_hw_read"/>
<output name="imu_int_en_reg_spare_p_int_en_hw_read"/>
<output name="imu_int_en_reg_eq_over_p_int_en_hw_read"/>
<output name="imu_int_en_reg_eq_not_en_p_int_en_hw_read"/>
<output name="imu_int_en_reg_msi_mal_err_p_int_en_hw_read"/>
<output name="imu_int_en_reg_msi_par_err_p_int_en_hw_read"/>
<output name="imu_int_en_reg_pmeack_mes_not_en_p_int_en_hw_read"/>
<output name="imu_int_en_reg_pmpme_mes_not_en_p_int_en_hw_read"/>
<output name="imu_int_en_reg_fatal_mes_not_en_p_int_en_hw_read"/>
<output name="imu_int_en_reg_nonfatal_mes_not_en_p_int_en_hw_read"/>
<output name="imu_int_en_reg_cor_mes_not_en_p_int_en_hw_read"/>
<output name="imu_int_en_reg_msi_not_en_p_int_en_hw_read"/>
<instance name="dmu_imu_ics_csr_imu_int_en_reg_entry"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="68" nStmts="0" nExprs="7" nInputs="4" nOutputs="23" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="22" nOther="37" />
</block>
<block name="dmu_imu_ics_csr_imu_logged_error_status_reg_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="omni_rw1c_alias"/>
<input name="omni_rw1s_alias"/>
<input name="clk"/>
<input name="por_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<input name="rw1c_alias"/>
<input name="rw1s_alias"/>
<input name="imu_logged_error_status_reg_spare_s_hw_set"/>
<input name="imu_logged_error_status_reg_eq_over_s_hw_set"/>
<input name="imu_logged_error_status_reg_eq_not_en_s_hw_set"/>
<input name="imu_logged_error_status_reg_msi_mal_err_s_hw_set"/>
<input name="imu_logged_error_status_reg_msi_par_err_s_hw_set"/>
<input name="imu_logged_error_status_reg_pmeack_mes_not_en_s_hw_set"/>
<input name="imu_logged_error_status_reg_pmpme_mes_not_en_s_hw_set"/>
<input name="imu_logged_error_status_reg_fatal_mes_not_en_s_hw_set"/>
<input name="imu_logged_error_status_reg_nonfatal_mes_not_en_s_hw_set"/>
<input name="imu_logged_error_status_reg_cor_mes_not_en_s_hw_set"/>
<input name="imu_logged_error_status_reg_msi_not_en_s_hw_set"/>
<input name="imu_logged_error_status_reg_spare_p_hw_set"/>
<input name="imu_logged_error_status_reg_eq_over_p_hw_set"/>
<input name="imu_logged_error_status_reg_eq_not_en_p_hw_set"/>
<input name="imu_logged_error_status_reg_msi_mal_err_p_hw_set"/>
<input name="imu_logged_error_status_reg_msi_par_err_p_hw_set"/>
<input name="imu_logged_error_status_reg_pmeack_mes_not_en_p_hw_set"/>
<input name="imu_logged_error_status_reg_pmpme_mes_not_en_p_hw_set"/>
<input name="imu_logged_error_status_reg_fatal_mes_not_en_p_hw_set"/>
<input name="imu_logged_error_status_reg_nonfatal_mes_not_en_p_hw_set"/>
<input name="imu_logged_error_status_reg_cor_mes_not_en_p_hw_set"/>
<input name="imu_logged_error_status_reg_msi_not_en_p_hw_set"/>
<output name="imu_logged_error_status_reg_csrbus_read_data"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="1081" nStmts="0" nExprs="480" nInputs="32" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="57" nOther="544" />
</block>
<block name="dmu_imu_ics_csr_imu_logged_error_status_reg">
<input name="clk"/>
<input name="por_l"/>
<input name="imu_logged_error_status_reg_w_ld"/>
<input name="csrbus_wr_data"/>
<input name="rw1c_alias"/>
<input name="rw1s_alias"/>
<input name="imu_logged_error_status_reg_spare_s_hw_set"/>
<input name="imu_logged_error_status_reg_eq_over_s_hw_set"/>
<input name="imu_logged_error_status_reg_eq_not_en_s_hw_set"/>
<input name="imu_logged_error_status_reg_msi_mal_err_s_hw_set"/>
<input name="imu_logged_error_status_reg_msi_par_err_s_hw_set"/>
<input name="imu_logged_error_status_reg_pmeack_mes_not_en_s_hw_set"/>
<input name="imu_logged_error_status_reg_pmpme_mes_not_en_s_hw_set"/>
<input name="imu_logged_error_status_reg_fatal_mes_not_en_s_hw_set"/>
<input name="imu_logged_error_status_reg_nonfatal_mes_not_en_s_hw_set"/>
<input name="imu_logged_error_status_reg_cor_mes_not_en_s_hw_set"/>
<input name="imu_logged_error_status_reg_msi_not_en_s_hw_set"/>
<input name="imu_logged_error_status_reg_spare_p_hw_set"/>
<input name="imu_logged_error_status_reg_eq_over_p_hw_set"/>
<input name="imu_logged_error_status_reg_eq_not_en_p_hw_set"/>
<input name="imu_logged_error_status_reg_msi_mal_err_p_hw_set"/>
<input name="imu_logged_error_status_reg_msi_par_err_p_hw_set"/>
<input name="imu_logged_error_status_reg_pmeack_mes_not_en_p_hw_set"/>
<input name="imu_logged_error_status_reg_pmpme_mes_not_en_p_hw_set"/>
<input name="imu_logged_error_status_reg_fatal_mes_not_en_p_hw_set"/>
<input name="imu_logged_error_status_reg_nonfatal_mes_not_en_p_hw_set"/>
<input name="imu_logged_error_status_reg_cor_mes_not_en_p_hw_set"/>
<input name="imu_logged_error_status_reg_msi_not_en_p_hw_set"/>
<output name="imu_logged_error_status_reg_csrbus_read_data"/>
<output name="imu_logged_error_status_reg_spare_s_hw_read"/>
<output name="imu_logged_error_status_reg_eq_over_s_hw_read"/>
<output name="imu_logged_error_status_reg_eq_not_en_s_hw_read"/>
<output name="imu_logged_error_status_reg_msi_mal_err_s_hw_read"/>
<output name="imu_logged_error_status_reg_msi_par_err_s_hw_read"/>
<output name="imu_logged_error_status_reg_pmeack_mes_not_en_s_hw_read"/>
<output name="imu_logged_error_status_reg_pmpme_mes_not_en_s_hw_read"/>
<output name="imu_logged_error_status_reg_fatal_mes_not_en_s_hw_read"/>
<output name="imu_logged_error_status_reg_nonfatal_mes_not_en_s_hw_read"/>
<output name="imu_logged_error_status_reg_cor_mes_not_en_s_hw_read"/>
<output name="imu_logged_error_status_reg_msi_not_en_s_hw_read"/>
<output name="imu_logged_error_status_reg_spare_p_hw_read"/>
<output name="imu_logged_error_status_reg_eq_over_p_hw_read"/>
<output name="imu_logged_error_status_reg_eq_not_en_p_hw_read"/>
<output name="imu_logged_error_status_reg_msi_mal_err_p_hw_read"/>
<output name="imu_logged_error_status_reg_msi_par_err_p_hw_read"/>
<output name="imu_logged_error_status_reg_pmeack_mes_not_en_p_hw_read"/>
<output name="imu_logged_error_status_reg_pmpme_mes_not_en_p_hw_read"/>
<output name="imu_logged_error_status_reg_fatal_mes_not_en_p_hw_read"/>
<output name="imu_logged_error_status_reg_nonfatal_mes_not_en_p_hw_read"/>
<output name="imu_logged_error_status_reg_cor_mes_not_en_p_hw_read"/>
<output name="imu_logged_error_status_reg_msi_not_en_p_hw_read"/>
<instance name="dmu_imu_ics_csr_imu_logged_error_status_reg_entry"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="146" nStmts="0" nExprs="33" nInputs="28" nOutputs="23" nParams="0" nAlwaysClocks="0" nBAssign="4" nNBAssign="0" nWAssign="22" nOther="87" />
</block>
<block name="dmu_imu_ics_csr_imu_perf_cnt0_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<input name="imu_perf_cnt0_cnt_hw_write"/>
<output name="imu_perf_cnt0_csrbus_read_data"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="2123" nStmts="0" nExprs="1024" nInputs="7" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="2" nOther="1097" />
</block>
<block name="dmu_imu_ics_csr_imu_perf_cnt0">
<input name="clk"/>
<input name="rst_l"/>
<input name="imu_perf_cnt0_w_ld"/>
<input name="csrbus_wr_data"/>
<input name="imu_perf_cnt0_cnt_hw_write"/>
<output name="imu_perf_cnt0_csrbus_read_data"/>
<output name="imu_perf_cnt0_cnt_hw_read"/>
<instance name="dmu_imu_ics_csr_imu_perf_cnt0_entry"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="29" nStmts="0" nExprs="8" nInputs="5" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="1" nOther="18" />
</block>
<block name="dmu_imu_ics_csr_imu_perf_cnt1_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<input name="imu_perf_cnt1_cnt_hw_write"/>
<output name="imu_perf_cnt1_csrbus_read_data"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="2123" nStmts="0" nExprs="1024" nInputs="7" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="2" nOther="1097" />
</block>
<block name="dmu_imu_ics_csr_imu_perf_cnt1">
<input name="clk"/>
<input name="rst_l"/>
<input name="imu_perf_cnt1_w_ld"/>
<input name="csrbus_wr_data"/>
<input name="imu_perf_cnt1_cnt_hw_write"/>
<output name="imu_perf_cnt1_csrbus_read_data"/>
<output name="imu_perf_cnt1_cnt_hw_read"/>
<instance name="dmu_imu_ics_csr_imu_perf_cnt1_entry"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="29" nStmts="0" nExprs="8" nInputs="5" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="1" nOther="18" />
</block>
<block name="dmu_imu_ics_csr_imu_perf_cntrl_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="imu_perf_cntrl_csrbus_read_data"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="587" nStmts="0" nExprs="256" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="51" nOther="280" />
</block>
<block name="dmu_imu_ics_csr_imu_perf_cntrl">
<input name="clk"/>
<input name="rst_l"/>
<input name="imu_perf_cntrl_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="imu_perf_cntrl_csrbus_read_data"/>
<output name="imu_perf_cntrl_sel1_hw_read"/>
<output name="imu_perf_cntrl_sel0_hw_read"/>
<instance name="dmu_imu_ics_csr_imu_perf_cntrl_entry"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="28" nStmts="0" nExprs="7" nInputs="4" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="2" nOther="17" />
</block>
<block name="dmu_imu_ics_csr_imu_rds_error_log_reg_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="por_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<input name="imu_rds_error_log_reg_hw_ld"/>
<input name="imu_rds_error_log_reg_hw_write"/>
<output name="imu_rds_error_log_reg_csrbus_read_data"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="2129" nStmts="0" nExprs="1024" nInputs="8" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="7" nOther="1098" />
</block>
<block name="dmu_imu_ics_csr_imu_rds_error_log_reg">
<input name="clk"/>
<input name="por_l"/>
<input name="imu_rds_error_log_reg_w_ld"/>
<input name="csrbus_wr_data"/>
<input name="imu_rds_error_log_reg_hw_ld"/>
<input name="imu_rds_error_log_reg_hw_write"/>
<output name="imu_rds_error_log_reg_csrbus_read_data"/>
<instance name="dmu_imu_ics_csr_imu_rds_error_log_reg_entry"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="30" nStmts="0" nExprs="9" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="0" nOther="19" />
</block>
<block name="dmu_imu_ics_csr_imu_scs_error_log_reg_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="por_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<input name="imu_scs_error_log_reg_hw_ld"/>
<input name="imu_scs_error_log_reg_hw_write"/>
<output name="imu_scs_error_log_reg_csrbus_read_data"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="1809" nStmts="0" nExprs="864" nInputs="8" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="17" nOther="928" />
</block>
<block name="dmu_imu_ics_csr_imu_scs_error_log_reg">
<input name="clk"/>
<input name="por_l"/>
<input name="imu_scs_error_log_reg_w_ld"/>
<input name="csrbus_wr_data"/>
<input name="imu_scs_error_log_reg_hw_ld"/>
<input name="imu_scs_error_log_reg_hw_write"/>
<output name="imu_scs_error_log_reg_csrbus_read_data"/>
<instance name="dmu_imu_ics_csr_imu_scs_error_log_reg_entry"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="30" nStmts="0" nExprs="9" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="0" nOther="19" />
</block>
<block name="dmu_imu_ics_csr_mem_64_pcie_offset_reg_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_7_hw_ld"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_7_hw_write"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_6_hw_ld"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_6_hw_write"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_5_hw_ld"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_5_hw_write"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_4_hw_ld"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_4_hw_write"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_3_hw_ld"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_3_hw_write"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_2_hw_ld"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_2_hw_write"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_1_hw_ld"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_1_hw_write"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_0_hw_ld"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_0_hw_write"/>
<input name="mem_64_pcie_offset_reg_spare_control_hw_write"/>
<output name="mem_64_pcie_offset_reg_csrbus_read_data"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="2149" nStmts="0" nExprs="1024" nInputs="23" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="12" nOther="1113" />
</block>
<block name="dmu_imu_ics_csr_mem_64_pcie_offset_reg">
<input name="clk"/>
<input name="rst_l"/>
<input name="mem_64_pcie_offset_reg_w_ld"/>
<input name="csrbus_wr_data"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_7_hw_ld"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_7_hw_write"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_6_hw_ld"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_6_hw_write"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_5_hw_ld"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_5_hw_write"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_4_hw_ld"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_4_hw_write"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_3_hw_ld"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_3_hw_write"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_2_hw_ld"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_2_hw_write"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_1_hw_ld"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_1_hw_write"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_0_hw_ld"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_0_hw_write"/>
<input name="mem_64_pcie_offset_reg_spare_control_hw_write"/>
<output name="mem_64_pcie_offset_reg_csrbus_read_data"/>
<output name="mem_64_pcie_offset_reg_addr_hw_read"/>
<output name="mem_64_pcie_offset_reg_spare_control_load_7_hw_read"/>
<output name="mem_64_pcie_offset_reg_spare_control_load_6_hw_read"/>
<output name="mem_64_pcie_offset_reg_spare_control_load_5_hw_read"/>
<output name="mem_64_pcie_offset_reg_spare_control_load_4_hw_read"/>
<output name="mem_64_pcie_offset_reg_spare_control_load_3_hw_read"/>
<output name="mem_64_pcie_offset_reg_spare_control_load_2_hw_read"/>
<output name="mem_64_pcie_offset_reg_spare_control_load_1_hw_read"/>
<output name="mem_64_pcie_offset_reg_spare_control_load_0_hw_read"/>
<output name="mem_64_pcie_offset_reg_spare_control_hw_read"/>
<output name="mem_64_pcie_offset_reg_spare_status_hw_read"/>
<instance name="dmu_imu_ics_csr_mem_64_pcie_offset_reg_entry"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="97" nStmts="0" nExprs="24" nInputs="21" nOutputs="12" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="11" nOther="60" />
</block>
<block name="dmu_imu_ics_csr_msi_32_addr_reg_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="msi_32_addr_reg_csrbus_read_data"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="586" nStmts="0" nExprs="256" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="50" nOther="280" />
</block>
<block name="dmu_imu_ics_csr_msi_32_addr_reg">
<input name="clk"/>
<input name="rst_l"/>
<input name="msi_32_addr_reg_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="msi_32_addr_reg_csrbus_read_data"/>
<output name="msi_32_addr_reg_addr_hw_read"/>
<instance name="dmu_imu_ics_csr_msi_32_addr_reg_entry"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="26" nStmts="0" nExprs="7" nInputs="4" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="1" nOther="16" />
</block>
<block name="dmu_imu_ics_csr_msi_64_addr_reg_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="msi_64_addr_reg_csrbus_read_data"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="1610" nStmts="0" nExprs="768" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="18" nOther="824" />
</block>
<block name="dmu_imu_ics_csr_msi_64_addr_reg">
<input name="clk"/>
<input name="rst_l"/>
<input name="msi_64_addr_reg_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="msi_64_addr_reg_csrbus_read_data"/>
<output name="msi_64_addr_reg_addr_hw_read"/>
<instance name="dmu_imu_ics_csr_msi_64_addr_reg_entry"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="26" nStmts="0" nExprs="7" nInputs="4" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="1" nOther="16" />
</block>
<block name="dmu_imu_ics_csr">
<input name="clk"/>
<input name="csrbus_addr"/>
<input name="csrbus_wr_data"/>
<input name="csrbus_wr"/>
<input name="csrbus_valid"/>
<input name="por_l"/>
<input name="rst_l"/>
<input name="csrbus_src_bus"/>
<input name="instance_id"/>
<input name="imu_enabled_error_status_reg_spare_s_ext_read_data"/>
<input name="imu_enabled_error_status_reg_eq_over_s_ext_read_data"/>
<input name="imu_enabled_error_status_reg_eq_not_en_s_ext_read_data"/>
<input name="imu_enabled_error_status_reg_msi_mal_err_s_ext_read_data"/>
<input name="imu_enabled_error_status_reg_msi_par_err_s_ext_read_data"/>
<input name="imu_enabled_error_status_reg_pmeack_mes_not_en_s_ext_read_data"/>
<input name="imu_enabled_error_status_reg_pmpme_mes_not_en_s_ext_read_data"/>
<input name="imu_enabled_error_status_reg_fatal_mes_not_en_s_ext_read_data"/>
<input name="imu_enabled_error_status_reg_nonfatal_mes_not_en_s_ext_read_data"/>
<input name="imu_enabled_error_status_reg_cor_mes_not_en_s_ext_read_data"/>
<input name="imu_enabled_error_status_reg_msi_not_en_s_ext_read_data"/>
<input name="imu_enabled_error_status_reg_spare_p_ext_read_data"/>
<input name="imu_enabled_error_status_reg_eq_over_p_ext_read_data"/>
<input name="imu_enabled_error_status_reg_eq_not_en_p_ext_read_data"/>
<input name="imu_enabled_error_status_reg_msi_mal_err_p_ext_read_data"/>
<input name="imu_enabled_error_status_reg_msi_par_err_p_ext_read_data"/>
<input name="imu_enabled_error_status_reg_pmeack_mes_not_en_p_ext_read_data"/>
<input name="imu_enabled_error_status_reg_pmpme_mes_not_en_p_ext_read_data"/>
<input name="imu_enabled_error_status_reg_fatal_mes_not_en_p_ext_read_data"/>
<input name="imu_enabled_error_status_reg_nonfatal_mes_not_en_p_ext_read_data"/>
<input name="imu_enabled_error_status_reg_cor_mes_not_en_p_ext_read_data"/>
<input name="imu_enabled_error_status_reg_msi_not_en_p_ext_read_data"/>
<input name="imu_logged_error_status_reg_spare_s_hw_set"/>
<input name="imu_logged_error_status_reg_eq_over_s_hw_set"/>
<input name="imu_logged_error_status_reg_eq_not_en_s_hw_set"/>
<input name="imu_logged_error_status_reg_msi_mal_err_s_hw_set"/>
<input name="imu_logged_error_status_reg_msi_par_err_s_hw_set"/>
<input name="imu_logged_error_status_reg_pmeack_mes_not_en_s_hw_set"/>
<input name="imu_logged_error_status_reg_pmpme_mes_not_en_s_hw_set"/>
<input name="imu_logged_error_status_reg_fatal_mes_not_en_s_hw_set"/>
<input name="imu_logged_error_status_reg_nonfatal_mes_not_en_s_hw_set"/>
<input name="imu_logged_error_status_reg_cor_mes_not_en_s_hw_set"/>
<input name="imu_logged_error_status_reg_msi_not_en_s_hw_set"/>
<input name="imu_logged_error_status_reg_spare_p_hw_set"/>
<input name="imu_logged_error_status_reg_eq_over_p_hw_set"/>
<input name="imu_logged_error_status_reg_eq_not_en_p_hw_set"/>
<input name="imu_logged_error_status_reg_msi_mal_err_p_hw_set"/>
<input name="imu_logged_error_status_reg_msi_par_err_p_hw_set"/>
<input name="imu_logged_error_status_reg_pmeack_mes_not_en_p_hw_set"/>
<input name="imu_logged_error_status_reg_pmpme_mes_not_en_p_hw_set"/>
<input name="imu_logged_error_status_reg_fatal_mes_not_en_p_hw_set"/>
<input name="imu_logged_error_status_reg_nonfatal_mes_not_en_p_hw_set"/>
<input name="imu_logged_error_status_reg_cor_mes_not_en_p_hw_set"/>
<input name="imu_logged_error_status_reg_msi_not_en_p_hw_set"/>
<input name="imu_rds_error_log_reg_hw_ld"/>
<input name="imu_rds_error_log_reg_hw_write"/>
<input name="imu_scs_error_log_reg_hw_ld"/>
<input name="imu_scs_error_log_reg_hw_write"/>
<input name="imu_eqs_error_log_reg_hw_ld"/>
<input name="imu_eqs_error_log_reg_hw_write"/>
<input name="dmc_interrupt_status_reg_mmu_ext_read_data"/>
<input name="dmc_interrupt_status_reg_imu_ext_read_data"/>
<input name="imu_perf_cnt0_cnt_hw_write"/>
<input name="imu_perf_cnt1_cnt_hw_write"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_7_hw_ld"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_7_hw_write"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_6_hw_ld"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_6_hw_write"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_5_hw_ld"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_5_hw_write"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_4_hw_ld"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_4_hw_write"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_3_hw_ld"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_3_hw_write"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_2_hw_ld"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_2_hw_write"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_1_hw_ld"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_1_hw_write"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_0_hw_ld"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_0_hw_write"/>
<input name="mem_64_pcie_offset_reg_spare_control_hw_write"/>
<output name="csrbus_mapped"/>
<output name="csrbus_done"/>
<output name="csrbus_read_data"/>
<output name="csrbus_acc_vio"/>
<output name="imu_error_log_en_reg_spare_log_en_hw_read"/>
<output name="imu_error_log_en_reg_eq_over_log_en_hw_read"/>
<output name="imu_error_log_en_reg_eq_not_en_log_en_hw_read"/>
<output name="imu_error_log_en_reg_msi_mal_err_log_en_hw_read"/>
<output name="imu_error_log_en_reg_msi_par_err_log_en_hw_read"/>
<output name="imu_error_log_en_reg_pmeack_mes_not_en_log_en_hw_read"/>
<output name="imu_error_log_en_reg_pmpme_mes_not_en_log_en_hw_read"/>
<output name="imu_error_log_en_reg_fatal_mes_not_en_log_en_hw_read"/>
<output name="imu_error_log_en_reg_nonfatal_mes_not_en_log_en_hw_read"/>
<output name="imu_error_log_en_reg_cor_mes_not_en_log_en_hw_read"/>
<output name="imu_error_log_en_reg_msi_not_en_log_en_hw_read"/>
<output name="imu_int_en_reg_spare_s_int_en_hw_read"/>
<output name="imu_int_en_reg_eq_over_s_int_en_hw_read"/>
<output name="imu_int_en_reg_eq_not_en_s_int_en_hw_read"/>
<output name="imu_int_en_reg_msi_mal_err_s_int_en_hw_read"/>
<output name="imu_int_en_reg_msi_par_err_s_int_en_hw_read"/>
<output name="imu_int_en_reg_pmeack_mes_not_en_s_int_en_hw_read"/>
<output name="imu_int_en_reg_pmpme_mes_not_en_s_int_en_hw_read"/>
<output name="imu_int_en_reg_fatal_mes_not_en_s_int_en_hw_read"/>
<output name="imu_int_en_reg_nonfatal_mes_not_en_s_int_en_hw_read"/>
<output name="imu_int_en_reg_cor_mes_not_en_s_int_en_hw_read"/>
<output name="imu_int_en_reg_msi_not_en_s_int_en_hw_read"/>
<output name="imu_int_en_reg_spare_p_int_en_hw_read"/>
<output name="imu_int_en_reg_eq_over_p_int_en_hw_read"/>
<output name="imu_int_en_reg_eq_not_en_p_int_en_hw_read"/>
<output name="imu_int_en_reg_msi_mal_err_p_int_en_hw_read"/>
<output name="imu_int_en_reg_msi_par_err_p_int_en_hw_read"/>
<output name="imu_int_en_reg_pmeack_mes_not_en_p_int_en_hw_read"/>
<output name="imu_int_en_reg_pmpme_mes_not_en_p_int_en_hw_read"/>
<output name="imu_int_en_reg_fatal_mes_not_en_p_int_en_hw_read"/>
<output name="imu_int_en_reg_nonfatal_mes_not_en_p_int_en_hw_read"/>
<output name="imu_int_en_reg_cor_mes_not_en_p_int_en_hw_read"/>
<output name="imu_int_en_reg_msi_not_en_p_int_en_hw_read"/>
<output name="imu_logged_error_status_reg_spare_s_hw_read"/>
<output name="imu_logged_error_status_reg_eq_over_s_hw_read"/>
<output name="imu_logged_error_status_reg_eq_not_en_s_hw_read"/>
<output name="imu_logged_error_status_reg_msi_mal_err_s_hw_read"/>
<output name="imu_logged_error_status_reg_msi_par_err_s_hw_read"/>
<output name="imu_logged_error_status_reg_pmeack_mes_not_en_s_hw_read"/>
<output name="imu_logged_error_status_reg_pmpme_mes_not_en_s_hw_read"/>
<output name="imu_logged_error_status_reg_fatal_mes_not_en_s_hw_read"/>
<output name="imu_logged_error_status_reg_nonfatal_mes_not_en_s_hw_read"/>
<output name="imu_logged_error_status_reg_cor_mes_not_en_s_hw_read"/>
<output name="imu_logged_error_status_reg_msi_not_en_s_hw_read"/>
<output name="imu_logged_error_status_reg_spare_p_hw_read"/>
<output name="imu_logged_error_status_reg_eq_over_p_hw_read"/>
<output name="imu_logged_error_status_reg_eq_not_en_p_hw_read"/>
<output name="imu_logged_error_status_reg_msi_mal_err_p_hw_read"/>
<output name="imu_logged_error_status_reg_msi_par_err_p_hw_read"/>
<output name="imu_logged_error_status_reg_pmeack_mes_not_en_p_hw_read"/>
<output name="imu_logged_error_status_reg_pmpme_mes_not_en_p_hw_read"/>
<output name="imu_logged_error_status_reg_fatal_mes_not_en_p_hw_read"/>
<output name="imu_logged_error_status_reg_nonfatal_mes_not_en_p_hw_read"/>
<output name="imu_logged_error_status_reg_cor_mes_not_en_p_hw_read"/>
<output name="imu_logged_error_status_reg_msi_not_en_p_hw_read"/>
<output name="dmc_interrupt_mask_reg_dmc_hw_read"/>
<output name="dmc_interrupt_mask_reg_debug_trig_en_hw_read"/>
<output name="dmc_interrupt_mask_reg_mmu_hw_read"/>
<output name="dmc_interrupt_mask_reg_imu_hw_read"/>
<output name="imu_perf_cntrl_sel1_hw_read"/>
<output name="imu_perf_cntrl_sel0_hw_read"/>
<output name="imu_perf_cnt0_cnt_hw_read"/>
<output name="imu_perf_cnt1_cnt_hw_read"/>
<output name="msi_32_addr_reg_addr_hw_read"/>
<output name="msi_64_addr_reg_addr_hw_read"/>
<output name="mem_64_pcie_offset_reg_addr_hw_read"/>
<output name="mem_64_pcie_offset_reg_spare_control_load_7_hw_read"/>
<output name="mem_64_pcie_offset_reg_spare_control_load_6_hw_read"/>
<output name="mem_64_pcie_offset_reg_spare_control_load_5_hw_read"/>
<output name="mem_64_pcie_offset_reg_spare_control_load_4_hw_read"/>
<output name="mem_64_pcie_offset_reg_spare_control_load_3_hw_read"/>
<output name="mem_64_pcie_offset_reg_spare_control_load_2_hw_read"/>
<output name="mem_64_pcie_offset_reg_spare_control_load_1_hw_read"/>
<output name="mem_64_pcie_offset_reg_spare_control_load_0_hw_read"/>
<output name="mem_64_pcie_offset_reg_spare_control_hw_read"/>
<output name="mem_64_pcie_offset_reg_spare_status_hw_read"/>
<instance name="pcie_dcm_daemon"/>
<instance name="dmu_imu_ics_addr_decode"/>
<instance name="dmu_imu_ics_default_grp"/>
<instance name="dmu_imu_ics_stage_mux_only"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="650" nStmts="0" nExprs="242" nInputs="80" nOutputs="80" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="407" />
</block>
<block name="dmu_imu_ics_default_grp">
<input name="clk"/>
<input name="imu_error_log_en_reg_select_pulse"/>
<input name="imu_int_en_reg_select_pulse"/>
<input name="imu_enabled_error_status_reg_select"/>
<input name="imu_enabled_error_status_reg_ext_read_data"/>
<input name="imu_logged_error_status_reg_spare_s_hw_set"/>
<input name="imu_logged_error_status_reg_eq_over_s_hw_set"/>
<input name="imu_logged_error_status_reg_eq_not_en_s_hw_set"/>
<input name="imu_logged_error_status_reg_msi_mal_err_s_hw_set"/>
<input name="imu_logged_error_status_reg_msi_par_err_s_hw_set"/>
<input name="imu_logged_error_status_reg_pmeack_mes_not_en_s_hw_set"/>
<input name="imu_logged_error_status_reg_pmpme_mes_not_en_s_hw_set"/>
<input name="imu_logged_error_status_reg_fatal_mes_not_en_s_hw_set"/>
<input name="imu_logged_error_status_reg_nonfatal_mes_not_en_s_hw_set"/>
<input name="imu_logged_error_status_reg_cor_mes_not_en_s_hw_set"/>
<input name="imu_logged_error_status_reg_msi_not_en_s_hw_set"/>
<input name="imu_logged_error_status_reg_spare_p_hw_set"/>
<input name="imu_logged_error_status_reg_eq_over_p_hw_set"/>
<input name="imu_logged_error_status_reg_eq_not_en_p_hw_set"/>
<input name="imu_logged_error_status_reg_msi_mal_err_p_hw_set"/>
<input name="imu_logged_error_status_reg_msi_par_err_p_hw_set"/>
<input name="imu_logged_error_status_reg_pmeack_mes_not_en_p_hw_set"/>
<input name="imu_logged_error_status_reg_pmpme_mes_not_en_p_hw_set"/>
<input name="imu_logged_error_status_reg_fatal_mes_not_en_p_hw_set"/>
<input name="imu_logged_error_status_reg_nonfatal_mes_not_en_p_hw_set"/>
<input name="imu_logged_error_status_reg_cor_mes_not_en_p_hw_set"/>
<input name="imu_logged_error_status_reg_msi_not_en_p_hw_set"/>
<input name="imu_logged_error_status_reg_select_pulse"/>
<input name="imu_rds_error_log_reg_hw_ld"/>
<input name="imu_rds_error_log_reg_hw_write"/>
<input name="imu_rds_error_log_reg_select_pulse"/>
<input name="imu_scs_error_log_reg_hw_ld"/>
<input name="imu_scs_error_log_reg_hw_write"/>
<input name="imu_scs_error_log_reg_select_pulse"/>
<input name="imu_eqs_error_log_reg_hw_ld"/>
<input name="imu_eqs_error_log_reg_hw_write"/>
<input name="imu_eqs_error_log_reg_select_pulse"/>
<input name="dmc_interrupt_mask_reg_select_pulse"/>
<input name="dmc_interrupt_status_reg_select"/>
<input name="dmc_interrupt_status_reg_ext_read_data"/>
<input name="imu_perf_cntrl_select_pulse"/>
<input name="imu_perf_cnt0_cnt_hw_write"/>
<input name="imu_perf_cnt0_select_pulse"/>
<input name="imu_perf_cnt1_cnt_hw_write"/>
<input name="imu_perf_cnt1_select_pulse"/>
<input name="msi_32_addr_reg_select_pulse"/>
<input name="msi_64_addr_reg_select_pulse"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_7_hw_ld"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_7_hw_write"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_6_hw_ld"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_6_hw_write"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_5_hw_ld"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_5_hw_write"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_4_hw_ld"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_4_hw_write"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_3_hw_ld"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_3_hw_write"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_2_hw_ld"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_2_hw_write"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_1_hw_ld"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_1_hw_write"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_0_hw_ld"/>
<input name="mem_64_pcie_offset_reg_spare_control_load_0_hw_write"/>
<input name="mem_64_pcie_offset_reg_spare_control_hw_write"/>
<input name="mem_64_pcie_offset_reg_select_pulse"/>
<input name="imu_logged_error_status_reg_rw1c_alias"/>
<input name="imu_logged_error_status_reg_rw1s_alias"/>
<input name="rst_l"/>
<input name="por_l"/>
<input name="daemon_csrbus_wr_in"/>
<input name="daemon_csrbus_wr_data_in"/>
<output name="imu_error_log_en_reg_spare_log_en_hw_read"/>
<output name="imu_error_log_en_reg_eq_over_log_en_hw_read"/>
<output name="imu_error_log_en_reg_eq_not_en_log_en_hw_read"/>
<output name="imu_error_log_en_reg_msi_mal_err_log_en_hw_read"/>
<output name="imu_error_log_en_reg_msi_par_err_log_en_hw_read"/>
<output name="imu_error_log_en_reg_pmeack_mes_not_en_log_en_hw_read"/>
<output name="imu_error_log_en_reg_pmpme_mes_not_en_log_en_hw_read"/>
<output name="imu_error_log_en_reg_fatal_mes_not_en_log_en_hw_read"/>
<output name="imu_error_log_en_reg_nonfatal_mes_not_en_log_en_hw_read"/>
<output name="imu_error_log_en_reg_cor_mes_not_en_log_en_hw_read"/>
<output name="imu_error_log_en_reg_msi_not_en_log_en_hw_read"/>
<output name="imu_int_en_reg_spare_s_int_en_hw_read"/>
<output name="imu_int_en_reg_eq_over_s_int_en_hw_read"/>
<output name="imu_int_en_reg_eq_not_en_s_int_en_hw_read"/>
<output name="imu_int_en_reg_msi_mal_err_s_int_en_hw_read"/>
<output name="imu_int_en_reg_msi_par_err_s_int_en_hw_read"/>
<output name="imu_int_en_reg_pmeack_mes_not_en_s_int_en_hw_read"/>
<output name="imu_int_en_reg_pmpme_mes_not_en_s_int_en_hw_read"/>
<output name="imu_int_en_reg_fatal_mes_not_en_s_int_en_hw_read"/>
<output name="imu_int_en_reg_nonfatal_mes_not_en_s_int_en_hw_read"/>
<output name="imu_int_en_reg_cor_mes_not_en_s_int_en_hw_read"/>
<output name="imu_int_en_reg_msi_not_en_s_int_en_hw_read"/>
<output name="imu_int_en_reg_spare_p_int_en_hw_read"/>
<output name="imu_int_en_reg_eq_over_p_int_en_hw_read"/>
<output name="imu_int_en_reg_eq_not_en_p_int_en_hw_read"/>
<output name="imu_int_en_reg_msi_mal_err_p_int_en_hw_read"/>
<output name="imu_int_en_reg_msi_par_err_p_int_en_hw_read"/>
<output name="imu_int_en_reg_pmeack_mes_not_en_p_int_en_hw_read"/>
<output name="imu_int_en_reg_pmpme_mes_not_en_p_int_en_hw_read"/>
<output name="imu_int_en_reg_fatal_mes_not_en_p_int_en_hw_read"/>
<output name="imu_int_en_reg_nonfatal_mes_not_en_p_int_en_hw_read"/>
<output name="imu_int_en_reg_cor_mes_not_en_p_int_en_hw_read"/>
<output name="imu_int_en_reg_msi_not_en_p_int_en_hw_read"/>
<output name="imu_logged_error_status_reg_spare_s_hw_read"/>
<output name="imu_logged_error_status_reg_eq_over_s_hw_read"/>
<output name="imu_logged_error_status_reg_eq_not_en_s_hw_read"/>
<output name="imu_logged_error_status_reg_msi_mal_err_s_hw_read"/>
<output name="imu_logged_error_status_reg_msi_par_err_s_hw_read"/>
<output name="imu_logged_error_status_reg_pmeack_mes_not_en_s_hw_read"/>
<output name="imu_logged_error_status_reg_pmpme_mes_not_en_s_hw_read"/>
<output name="imu_logged_error_status_reg_fatal_mes_not_en_s_hw_read"/>
<output name="imu_logged_error_status_reg_nonfatal_mes_not_en_s_hw_read"/>
<output name="imu_logged_error_status_reg_cor_mes_not_en_s_hw_read"/>
<output name="imu_logged_error_status_reg_msi_not_en_s_hw_read"/>
<output name="imu_logged_error_status_reg_spare_p_hw_read"/>
<output name="imu_logged_error_status_reg_eq_over_p_hw_read"/>
<output name="imu_logged_error_status_reg_eq_not_en_p_hw_read"/>
<output name="imu_logged_error_status_reg_msi_mal_err_p_hw_read"/>
<output name="imu_logged_error_status_reg_msi_par_err_p_hw_read"/>
<output name="imu_logged_error_status_reg_pmeack_mes_not_en_p_hw_read"/>
<output name="imu_logged_error_status_reg_pmpme_mes_not_en_p_hw_read"/>
<output name="imu_logged_error_status_reg_fatal_mes_not_en_p_hw_read"/>
<output name="imu_logged_error_status_reg_nonfatal_mes_not_en_p_hw_read"/>
<output name="imu_logged_error_status_reg_cor_mes_not_en_p_hw_read"/>
<output name="imu_logged_error_status_reg_msi_not_en_p_hw_read"/>
<output name="dmc_interrupt_mask_reg_dmc_hw_read"/>
<output name="dmc_interrupt_mask_reg_debug_trig_en_hw_read"/>
<output name="dmc_interrupt_mask_reg_mmu_hw_read"/>
<output name="dmc_interrupt_mask_reg_imu_hw_read"/>
<output name="imu_perf_cntrl_sel1_hw_read"/>
<output name="imu_perf_cntrl_sel0_hw_read"/>
<output name="imu_perf_cnt0_cnt_hw_read"/>
<output name="imu_perf_cnt1_cnt_hw_read"/>
<output name="msi_32_addr_reg_addr_hw_read"/>
<output name="msi_64_addr_reg_addr_hw_read"/>
<output name="mem_64_pcie_offset_reg_addr_hw_read"/>
<output name="mem_64_pcie_offset_reg_spare_control_load_7_hw_read"/>
<output name="mem_64_pcie_offset_reg_spare_control_load_6_hw_read"/>
<output name="mem_64_pcie_offset_reg_spare_control_load_5_hw_read"/>
<output name="mem_64_pcie_offset_reg_spare_control_load_4_hw_read"/>
<output name="mem_64_pcie_offset_reg_spare_control_load_3_hw_read"/>
<output name="mem_64_pcie_offset_reg_spare_control_load_2_hw_read"/>
<output name="mem_64_pcie_offset_reg_spare_control_load_1_hw_read"/>
<output name="mem_64_pcie_offset_reg_spare_control_load_0_hw_read"/>
<output name="mem_64_pcie_offset_reg_spare_control_hw_read"/>
<output name="mem_64_pcie_offset_reg_spare_status_hw_read"/>
<output name="read_data_0_out"/>
<instance name="dmu_imu_ics_csrpipe_15"/>
<instance name="dmu_imu_ics_csr_imu_error_log_en_reg"/>
<instance name="dmu_imu_ics_csr_imu_int_en_reg"/>
<instance name="dmu_imu_ics_csr_imu_logged_error_status_reg"/>
<instance name="dmu_imu_ics_csr_imu_rds_error_log_reg"/>
<instance name="dmu_imu_ics_csr_imu_scs_error_log_reg"/>
<instance name="dmu_imu_ics_csr_imu_eqs_error_log_reg"/>
<instance name="dmu_imu_ics_csr_dmc_interrupt_mask_reg"/>
<instance name="dmu_imu_ics_csr_imu_perf_cntrl"/>
<instance name="dmu_imu_ics_csr_imu_perf_cnt0"/>
<instance name="dmu_imu_ics_csr_imu_perf_cnt1"/>
<instance name="dmu_imu_ics_csr_msi_32_addr_reg"/>
<instance name="dmu_imu_ics_csr_msi_64_addr_reg"/>
<instance name="dmu_imu_ics_csr_mem_64_pcie_offset_reg"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="628" nStmts="0" nExprs="225" nInputs="71" nOutputs="77" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="15" nOther="388" />
</block>
<block name="dmu_imu_ics_stage_mux_only">
<input name="clk"/>
<input name="read_data_0"/>
<input name="imu_error_log_en_reg_select_pulse"/>
<input name="imu_int_en_reg_select_pulse"/>
<input name="imu_enabled_error_status_reg_select"/>
<input name="imu_logged_error_status_reg_select_pulse"/>
<input name="imu_rds_error_log_reg_select_pulse"/>
<input name="imu_scs_error_log_reg_select_pulse"/>
<input name="imu_eqs_error_log_reg_select_pulse"/>
<input name="dmc_interrupt_mask_reg_select_pulse"/>
<input name="dmc_interrupt_status_reg_select"/>
<input name="imu_perf_cntrl_select_pulse"/>
<input name="imu_perf_cnt0_select_pulse"/>
<input name="imu_perf_cnt1_select_pulse"/>
<input name="msi_32_addr_reg_select_pulse"/>
<input name="msi_64_addr_reg_select_pulse"/>
<input name="mem_64_pcie_offset_reg_select_pulse"/>
<input name="imu_logged_error_status_reg_rw1c_alias"/>
<input name="imu_logged_error_status_reg_rw1s_alias"/>
<input name="daemon_csrbus_wr_in"/>
<input name="daemon_csrbus_wr_data_in"/>
<input name="rst_l"/>
<input name="por_l"/>
<output name="imu_error_log_en_reg_select_pulse_out"/>
<output name="imu_int_en_reg_select_pulse_out"/>
<output name="imu_enabled_error_status_reg_select_out"/>
<output name="imu_logged_error_status_reg_select_pulse_out"/>
<output name="imu_rds_error_log_reg_select_pulse_out"/>
<output name="imu_scs_error_log_reg_select_pulse_out"/>
<output name="imu_eqs_error_log_reg_select_pulse_out"/>
<output name="dmc_interrupt_mask_reg_select_pulse_out"/>
<output name="dmc_interrupt_status_reg_select_out"/>
<output name="imu_perf_cntrl_select_pulse_out"/>
<output name="imu_perf_cnt0_select_pulse_out"/>
<output name="imu_perf_cnt1_select_pulse_out"/>
<output name="msi_32_addr_reg_select_pulse_out"/>
<output name="msi_64_addr_reg_select_pulse_out"/>
<output name="mem_64_pcie_offset_reg_select_pulse_out"/>
<output name="imu_logged_error_status_reg_rw1c_alias_out"/>
<output name="imu_logged_error_status_reg_rw1s_alias_out"/>
<output name="daemon_csrbus_wr_out"/>
<output name="daemon_csrbus_wr_data_out"/>
<output name="read_data_0_out"/>
<output name="rst_l_out"/>
<output name="por_l_out"/>
<instance name="dmu_imu_ics_csrpipe_5"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="98" nStmts="0" nExprs="15" nInputs="23" nOutputs="22" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="21" nOther="62" />
</block>
<block name="dmu_imu_ics">
<input name="clk"/>
<input name="rst_l"/>
<input name="por_l"/>
<input name="mm2im_int"/>
<input name="y2k_int_l"/>
<input name="rds2ics_msi_mal_error"/>
<input name="rds2ics_msi_par_error"/>
<input name="rds2ics_pmeack_mes_not_en_error"/>
<input name="rds2ics_pmpme_mes_not_en_error"/>
<input name="rds2ics_fatal_mes_not_en_error"/>
<input name="rds2ics_nonfatal_mes_not_en_error"/>
<input name="rds2ics_cor_mes_not_en_error"/>
<input name="rds2ics_msi_not_en_error"/>
<input name="rds2ics_error_data"/>
<input name="eqs2ics_eq_over_error"/>
<input name="eqs2ics_error_data"/>
<input name="scs2ics_eq_not_en_error"/>
<input name="scs2ics_error_data"/>
<input name="csrbus_valid"/>
<input name="csrbus_wr_data"/>
<input name="csrbus_wr"/>
<input name="csrbus_addr"/>
<input name="csrbus_src_bus"/>
<input name="j2d_instance_id"/>
<input name="ors2ics_perf_eq_mondos"/>
<input name="ors2ics_perf_mondos"/>
<input name="ors2ics_perf_msi"/>
<input name="ors2ics_perf_eq_wr"/>
<input name="rss2ics_perf_mondo_nacks"/>
<output name="ics2iss_mondo_62_int_l"/>
<output name="ics2iss_mondo_63_int_l"/>
<output name="im2tm_msi32_addr_reg"/>
<output name="im2tm_msi64_addr_reg"/>
<output name="im2rm_mem64_offset_reg"/>
<output name="csrbus_done"/>
<output name="csrbus_mapped"/>
<output name="csrbus_read_data"/>
<output name="csrbus_acc_vio"/>
<output name="dmu_dbg_err_event"/>
<output name="im2crm_bc_stall_en"/>
<output name="im2crm_ilu_stall_en"/>
<instance name="dmu_imu_ics_csr"/>
<complexity cyclo1="18" cyclo2="7" nCaseStmts="1" nCaseItems="12" nLoops="1" nIfStmts="4" />
<volume nNodes="533" nStmts="4" nExprs="175" nInputs="29" nOutputs="12" nParams="0" nAlwaysClocks="11" nBAssign="16" nNBAssign="9" nWAssign="95" nOther="223" />
</block>
<block name="dmu_imu_irs">
<input name="clk"/>
<input name="rst_l"/>
<input name="rm2im_rcd"/>
<input name="rm2im_rcd_enq"/>
<input name="rds2irs_rcd_deq"/>
<input name="tm2im_data"/>
<input name="tm2im_data_enq"/>
<input name="rds2irs_data_deq"/>
<input name="dbg2irs_dbg_sel_a"/>
<input name="dbg2irs_dbg_sel_b"/>
<output name="irs2rds_rcd"/>
<output name="irs2rds_rcd_empty"/>
<output name="irs2rds_data"/>
<output name="irs2rds_data_empty"/>
<output name="irs2dbg_dbg_a"/>
<output name="irs2dbg_dbg_b"/>
<instance name="dmu_common_simple_fifo"/>
<instance name="dmu_common_simple_fifo"/>
<complexity cyclo1="18" cyclo2="4" nCaseStmts="2" nCaseItems="16" nLoops="0" nIfStmts="1" />
<volume nNodes="152" nStmts="3" nExprs="41" nInputs="10" nOutputs="6" nParams="0" nAlwaysClocks="19" nBAssign="16" nNBAssign="4" nWAssign="2" nOther="67" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_20_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_20_csrbus_read_data"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="461" nStmts="0" nExprs="192" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="57" nOther="212" />
</block>
<block name="dmu_imu_iss_csr_interrupt_mapping_20">
<input name="clk"/>
<input name="rst_l"/>
<input name="interrupt_mapping_20_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_mapping_20_csrbus_read_data"/>
<output name="interrupt_mapping_20_mdo_mode_hw_read"/>
<output name="interrupt_mapping_20_v_hw_read"/>
<output name="interrupt_mapping_20_t_id_hw_read"/>
<output name="interrupt_mapping_20_int_cntrl_num_hw_read"/>
<instance name="dmu_imu_iss_csr_interrupt_mapping_20_entry"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="32" nStmts="0" nExprs="7" nInputs="4" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="4" nOther="19" />
</block>
<block name="dmu_imu_iss_csr_interrupt_retry_timer_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_retry_timer_csrbus_read_data"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="874" nStmts="0" nExprs="400" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="41" nOther="433" />
</block>
<block name="dmu_imu_iss_csr_interrupt_retry_timer">
<input name="clk"/>
<input name="rst_l"/>
<input name="interrupt_retry_timer_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="interrupt_retry_timer_csrbus_read_data"/>
<output name="interrupt_retry_timer_limit_hw_read"/>
<instance name="dmu_imu_iss_csr_interrupt_retry_timer_entry"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="26" nStmts="0" nExprs="7" nInputs="4" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="1" nOther="16" />
</block>
<block name="dmu_imu_iss_csrpipe_5">
<input name="clk"/>
<input name="rst_l"/>
<input name="reg_in"/>
<input name="reg_out"/>
<input name="data0"/>
<input name="data1"/>
<input name="data2"/>
<input name="data3"/>
<input name="data4"/>
<input name="sel0"/>
<input name="sel1"/>
<input name="sel2"/>
<input name="sel3"/>
<input name="sel4"/>
<output name="out"/>
<complexity cyclo1="8" cyclo2="8" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="7" />
<volume nNodes="40" nStmts="1" nExprs="1" nInputs="14" nOutputs="1" nParams="0" nAlwaysClocks="1" nBAssign="0" nNBAssign="12" nWAssign="7" nOther="18" />
</block>
<block name="dmu_imu_iss_csr">
<input name="clk"/>
<input name="csrbus_addr"/>
<input name="csrbus_wr_data"/>
<input name="csrbus_wr"/>
<input name="csrbus_valid"/>
<input name="rst_l"/>
<input name="csrbus_src_bus"/>
<input name="instance_id"/>
<input name="clr_int_reg_20_int_state_ext_read_data"/>
<input name="clr_int_reg_21_int_state_ext_read_data"/>
<input name="clr_int_reg_22_int_state_ext_read_data"/>
<input name="clr_int_reg_23_int_state_ext_read_data"/>
<input name="clr_int_reg_24_int_state_ext_read_data"/>
<input name="clr_int_reg_25_int_state_ext_read_data"/>
<input name="clr_int_reg_26_int_state_ext_read_data"/>
<input name="clr_int_reg_27_int_state_ext_read_data"/>
<input name="clr_int_reg_28_int_state_ext_read_data"/>
<input name="clr_int_reg_29_int_state_ext_read_data"/>
<input name="clr_int_reg_30_int_state_ext_read_data"/>
<input name="clr_int_reg_31_int_state_ext_read_data"/>
<input name="clr_int_reg_32_int_state_ext_read_data"/>
<input name="clr_int_reg_33_int_state_ext_read_data"/>
<input name="clr_int_reg_34_int_state_ext_read_data"/>
<input name="clr_int_reg_35_int_state_ext_read_data"/>
<input name="clr_int_reg_36_int_state_ext_read_data"/>
<input name="clr_int_reg_37_int_state_ext_read_data"/>
<input name="clr_int_reg_38_int_state_ext_read_data"/>
<input name="clr_int_reg_39_int_state_ext_read_data"/>
<input name="clr_int_reg_40_int_state_ext_read_data"/>
<input name="clr_int_reg_41_int_state_ext_read_data"/>
<input name="clr_int_reg_42_int_state_ext_read_data"/>
<input name="clr_int_reg_43_int_state_ext_read_data"/>
<input name="clr_int_reg_44_int_state_ext_read_data"/>
<input name="clr_int_reg_45_int_state_ext_read_data"/>
<input name="clr_int_reg_46_int_state_ext_read_data"/>
<input name="clr_int_reg_47_int_state_ext_read_data"/>
<input name="clr_int_reg_48_int_state_ext_read_data"/>
<input name="clr_int_reg_49_int_state_ext_read_data"/>
<input name="clr_int_reg_50_int_state_ext_read_data"/>
<input name="clr_int_reg_51_int_state_ext_read_data"/>
<input name="clr_int_reg_52_int_state_ext_read_data"/>
<input name="clr_int_reg_53_int_state_ext_read_data"/>
<input name="clr_int_reg_54_int_state_ext_read_data"/>
<input name="clr_int_reg_55_int_state_ext_read_data"/>
<input name="clr_int_reg_56_int_state_ext_read_data"/>
<input name="clr_int_reg_57_int_state_ext_read_data"/>
<input name="clr_int_reg_58_int_state_ext_read_data"/>
<input name="clr_int_reg_59_int_state_ext_read_data"/>
<input name="clr_int_reg_62_int_state_ext_read_data"/>
<input name="clr_int_reg_63_int_state_ext_read_data"/>
<input name="interrupt_state_status_1_state_ext_read_data"/>
<input name="interrupt_state_status_2_state_ext_read_data"/>
<output name="csrbus_mapped"/>
<output name="csrbus_done"/>
<output name="csrbus_read_data"/>
<output name="csrbus_acc_vio"/>
<output name="ext_wr"/>
<output name="interrupt_mapping_20_mdo_mode_hw_read"/>
<output name="interrupt_mapping_20_v_hw_read"/>
<output name="interrupt_mapping_20_t_id_hw_read"/>
<output name="interrupt_mapping_20_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_21_mdo_mode_hw_read"/>
<output name="interrupt_mapping_21_v_hw_read"/>
<output name="interrupt_mapping_21_t_id_hw_read"/>
<output name="interrupt_mapping_21_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_22_mdo_mode_hw_read"/>
<output name="interrupt_mapping_22_v_hw_read"/>
<output name="interrupt_mapping_22_t_id_hw_read"/>
<output name="interrupt_mapping_22_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_23_mdo_mode_hw_read"/>
<output name="interrupt_mapping_23_v_hw_read"/>
<output name="interrupt_mapping_23_t_id_hw_read"/>
<output name="interrupt_mapping_23_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_24_mdo_mode_hw_read"/>
<output name="interrupt_mapping_24_v_hw_read"/>
<output name="interrupt_mapping_24_t_id_hw_read"/>
<output name="interrupt_mapping_24_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_25_mdo_mode_hw_read"/>
<output name="interrupt_mapping_25_v_hw_read"/>
<output name="interrupt_mapping_25_t_id_hw_read"/>
<output name="interrupt_mapping_25_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_26_mdo_mode_hw_read"/>
<output name="interrupt_mapping_26_v_hw_read"/>
<output name="interrupt_mapping_26_t_id_hw_read"/>
<output name="interrupt_mapping_26_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_27_mdo_mode_hw_read"/>
<output name="interrupt_mapping_27_v_hw_read"/>
<output name="interrupt_mapping_27_t_id_hw_read"/>
<output name="interrupt_mapping_27_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_28_mdo_mode_hw_read"/>
<output name="interrupt_mapping_28_v_hw_read"/>
<output name="interrupt_mapping_28_t_id_hw_read"/>
<output name="interrupt_mapping_28_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_29_mdo_mode_hw_read"/>
<output name="interrupt_mapping_29_v_hw_read"/>
<output name="interrupt_mapping_29_t_id_hw_read"/>
<output name="interrupt_mapping_29_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_30_mdo_mode_hw_read"/>
<output name="interrupt_mapping_30_v_hw_read"/>
<output name="interrupt_mapping_30_t_id_hw_read"/>
<output name="interrupt_mapping_30_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_31_mdo_mode_hw_read"/>
<output name="interrupt_mapping_31_v_hw_read"/>
<output name="interrupt_mapping_31_t_id_hw_read"/>
<output name="interrupt_mapping_31_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_32_mdo_mode_hw_read"/>
<output name="interrupt_mapping_32_v_hw_read"/>
<output name="interrupt_mapping_32_t_id_hw_read"/>
<output name="interrupt_mapping_32_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_33_mdo_mode_hw_read"/>
<output name="interrupt_mapping_33_v_hw_read"/>
<output name="interrupt_mapping_33_t_id_hw_read"/>
<output name="interrupt_mapping_33_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_34_mdo_mode_hw_read"/>
<output name="interrupt_mapping_34_v_hw_read"/>
<output name="interrupt_mapping_34_t_id_hw_read"/>
<output name="interrupt_mapping_34_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_35_mdo_mode_hw_read"/>
<output name="interrupt_mapping_35_v_hw_read"/>
<output name="interrupt_mapping_35_t_id_hw_read"/>
<output name="interrupt_mapping_35_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_36_mdo_mode_hw_read"/>
<output name="interrupt_mapping_36_v_hw_read"/>
<output name="interrupt_mapping_36_t_id_hw_read"/>
<output name="interrupt_mapping_36_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_37_mdo_mode_hw_read"/>
<output name="interrupt_mapping_37_v_hw_read"/>
<output name="interrupt_mapping_37_t_id_hw_read"/>
<output name="interrupt_mapping_37_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_38_mdo_mode_hw_read"/>
<output name="interrupt_mapping_38_v_hw_read"/>
<output name="interrupt_mapping_38_t_id_hw_read"/>
<output name="interrupt_mapping_38_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_39_mdo_mode_hw_read"/>
<output name="interrupt_mapping_39_v_hw_read"/>
<output name="interrupt_mapping_39_t_id_hw_read"/>
<output name="interrupt_mapping_39_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_40_mdo_mode_hw_read"/>
<output name="interrupt_mapping_40_v_hw_read"/>
<output name="interrupt_mapping_40_t_id_hw_read"/>
<output name="interrupt_mapping_40_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_41_mdo_mode_hw_read"/>
<output name="interrupt_mapping_41_v_hw_read"/>
<output name="interrupt_mapping_41_t_id_hw_read"/>
<output name="interrupt_mapping_41_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_42_mdo_mode_hw_read"/>
<output name="interrupt_mapping_42_v_hw_read"/>
<output name="interrupt_mapping_42_t_id_hw_read"/>
<output name="interrupt_mapping_42_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_43_mdo_mode_hw_read"/>
<output name="interrupt_mapping_43_v_hw_read"/>
<output name="interrupt_mapping_43_t_id_hw_read"/>
<output name="interrupt_mapping_43_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_44_mdo_mode_hw_read"/>
<output name="interrupt_mapping_44_v_hw_read"/>
<output name="interrupt_mapping_44_t_id_hw_read"/>
<output name="interrupt_mapping_44_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_45_mdo_mode_hw_read"/>
<output name="interrupt_mapping_45_v_hw_read"/>
<output name="interrupt_mapping_45_t_id_hw_read"/>
<output name="interrupt_mapping_45_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_46_mdo_mode_hw_read"/>
<output name="interrupt_mapping_46_v_hw_read"/>
<output name="interrupt_mapping_46_t_id_hw_read"/>
<output name="interrupt_mapping_46_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_47_mdo_mode_hw_read"/>
<output name="interrupt_mapping_47_v_hw_read"/>
<output name="interrupt_mapping_47_t_id_hw_read"/>
<output name="interrupt_mapping_47_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_48_mdo_mode_hw_read"/>
<output name="interrupt_mapping_48_v_hw_read"/>
<output name="interrupt_mapping_48_t_id_hw_read"/>
<output name="interrupt_mapping_48_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_49_mdo_mode_hw_read"/>
<output name="interrupt_mapping_49_v_hw_read"/>
<output name="interrupt_mapping_49_t_id_hw_read"/>
<output name="interrupt_mapping_49_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_50_mdo_mode_hw_read"/>
<output name="interrupt_mapping_50_v_hw_read"/>
<output name="interrupt_mapping_50_t_id_hw_read"/>
<output name="interrupt_mapping_50_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_51_mdo_mode_hw_read"/>
<output name="interrupt_mapping_51_v_hw_read"/>
<output name="interrupt_mapping_51_t_id_hw_read"/>
<output name="interrupt_mapping_51_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_52_mdo_mode_hw_read"/>
<output name="interrupt_mapping_52_v_hw_read"/>
<output name="interrupt_mapping_52_t_id_hw_read"/>
<output name="interrupt_mapping_52_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_53_mdo_mode_hw_read"/>
<output name="interrupt_mapping_53_v_hw_read"/>
<output name="interrupt_mapping_53_t_id_hw_read"/>
<output name="interrupt_mapping_53_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_54_mdo_mode_hw_read"/>
<output name="interrupt_mapping_54_v_hw_read"/>
<output name="interrupt_mapping_54_t_id_hw_read"/>
<output name="interrupt_mapping_54_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_55_mdo_mode_hw_read"/>
<output name="interrupt_mapping_55_v_hw_read"/>
<output name="interrupt_mapping_55_t_id_hw_read"/>
<output name="interrupt_mapping_55_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_56_mdo_mode_hw_read"/>
<output name="interrupt_mapping_56_v_hw_read"/>
<output name="interrupt_mapping_56_t_id_hw_read"/>
<output name="interrupt_mapping_56_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_57_mdo_mode_hw_read"/>
<output name="interrupt_mapping_57_v_hw_read"/>
<output name="interrupt_mapping_57_t_id_hw_read"/>
<output name="interrupt_mapping_57_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_58_mdo_mode_hw_read"/>
<output name="interrupt_mapping_58_v_hw_read"/>
<output name="interrupt_mapping_58_t_id_hw_read"/>
<output name="interrupt_mapping_58_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_59_mdo_mode_hw_read"/>
<output name="interrupt_mapping_59_v_hw_read"/>
<output name="interrupt_mapping_59_t_id_hw_read"/>
<output name="interrupt_mapping_59_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_62_mdo_mode_hw_read"/>
<output name="interrupt_mapping_62_v_hw_read"/>
<output name="interrupt_mapping_62_t_id_hw_read"/>
<output name="interrupt_mapping_62_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_63_mdo_mode_hw_read"/>
<output name="interrupt_mapping_63_v_hw_read"/>
<output name="interrupt_mapping_63_t_id_hw_read"/>
<output name="interrupt_mapping_63_int_cntrl_num_hw_read"/>
<output name="clr_int_reg_20_int_state_ext_wr_data"/>
<output name="clr_int_reg_20_ext_select"/>
<output name="clr_int_reg_21_int_state_ext_wr_data"/>
<output name="clr_int_reg_21_ext_select"/>
<output name="clr_int_reg_22_int_state_ext_wr_data"/>
<output name="clr_int_reg_22_ext_select"/>
<output name="clr_int_reg_23_int_state_ext_wr_data"/>
<output name="clr_int_reg_23_ext_select"/>
<output name="clr_int_reg_24_int_state_ext_wr_data"/>
<output name="clr_int_reg_24_ext_select"/>
<output name="clr_int_reg_25_int_state_ext_wr_data"/>
<output name="clr_int_reg_25_ext_select"/>
<output name="clr_int_reg_26_int_state_ext_wr_data"/>
<output name="clr_int_reg_26_ext_select"/>
<output name="clr_int_reg_27_int_state_ext_wr_data"/>
<output name="clr_int_reg_27_ext_select"/>
<output name="clr_int_reg_28_int_state_ext_wr_data"/>
<output name="clr_int_reg_28_ext_select"/>
<output name="clr_int_reg_29_int_state_ext_wr_data"/>
<output name="clr_int_reg_29_ext_select"/>
<output name="clr_int_reg_30_int_state_ext_wr_data"/>
<output name="clr_int_reg_30_ext_select"/>
<output name="clr_int_reg_31_int_state_ext_wr_data"/>
<output name="clr_int_reg_31_ext_select"/>
<output name="clr_int_reg_32_int_state_ext_wr_data"/>
<output name="clr_int_reg_32_ext_select"/>
<output name="clr_int_reg_33_int_state_ext_wr_data"/>
<output name="clr_int_reg_33_ext_select"/>
<output name="clr_int_reg_34_int_state_ext_wr_data"/>
<output name="clr_int_reg_34_ext_select"/>
<output name="clr_int_reg_35_int_state_ext_wr_data"/>
<output name="clr_int_reg_35_ext_select"/>
<output name="clr_int_reg_36_int_state_ext_wr_data"/>
<output name="clr_int_reg_36_ext_select"/>
<output name="clr_int_reg_37_int_state_ext_wr_data"/>
<output name="clr_int_reg_37_ext_select"/>
<output name="clr_int_reg_38_int_state_ext_wr_data"/>
<output name="clr_int_reg_38_ext_select"/>
<output name="clr_int_reg_39_int_state_ext_wr_data"/>
<output name="clr_int_reg_39_ext_select"/>
<output name="clr_int_reg_40_int_state_ext_wr_data"/>
<output name="clr_int_reg_40_ext_select"/>
<output name="clr_int_reg_41_int_state_ext_wr_data"/>
<output name="clr_int_reg_41_ext_select"/>
<output name="clr_int_reg_42_int_state_ext_wr_data"/>
<output name="clr_int_reg_42_ext_select"/>
<output name="clr_int_reg_43_int_state_ext_wr_data"/>
<output name="clr_int_reg_43_ext_select"/>
<output name="clr_int_reg_44_int_state_ext_wr_data"/>
<output name="clr_int_reg_44_ext_select"/>
<output name="clr_int_reg_45_int_state_ext_wr_data"/>
<output name="clr_int_reg_45_ext_select"/>
<output name="clr_int_reg_46_int_state_ext_wr_data"/>
<output name="clr_int_reg_46_ext_select"/>
<output name="clr_int_reg_47_int_state_ext_wr_data"/>
<output name="clr_int_reg_47_ext_select"/>
<output name="clr_int_reg_48_int_state_ext_wr_data"/>
<output name="clr_int_reg_48_ext_select"/>
<output name="clr_int_reg_49_int_state_ext_wr_data"/>
<output name="clr_int_reg_49_ext_select"/>
<output name="clr_int_reg_50_int_state_ext_wr_data"/>
<output name="clr_int_reg_50_ext_select"/>
<output name="clr_int_reg_51_int_state_ext_wr_data"/>
<output name="clr_int_reg_51_ext_select"/>
<output name="clr_int_reg_52_int_state_ext_wr_data"/>
<output name="clr_int_reg_52_ext_select"/>
<output name="clr_int_reg_53_int_state_ext_wr_data"/>
<output name="clr_int_reg_53_ext_select"/>
<output name="clr_int_reg_54_int_state_ext_wr_data"/>
<output name="clr_int_reg_54_ext_select"/>
<output name="clr_int_reg_55_int_state_ext_wr_data"/>
<output name="clr_int_reg_55_ext_select"/>
<output name="clr_int_reg_56_int_state_ext_wr_data"/>
<output name="clr_int_reg_56_ext_select"/>
<output name="clr_int_reg_57_int_state_ext_wr_data"/>
<output name="clr_int_reg_57_ext_select"/>
<output name="clr_int_reg_58_int_state_ext_wr_data"/>
<output name="clr_int_reg_58_ext_select"/>
<output name="clr_int_reg_59_int_state_ext_wr_data"/>
<output name="clr_int_reg_59_ext_select"/>
<output name="clr_int_reg_62_int_state_ext_wr_data"/>
<output name="clr_int_reg_62_ext_select"/>
<output name="clr_int_reg_63_int_state_ext_wr_data"/>
<output name="clr_int_reg_63_ext_select"/>
<output name="interrupt_retry_timer_limit_hw_read"/>
<instance name="pcie_dcm_daemon"/>
<instance name="dmu_imu_iss_addr_decode"/>
<instance name="dmu_imu_iss_default_grp"/>
<instance name="dmu_imu_iss_stage_mux_only"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="1700" nStmts="0" nExprs="692" nInputs="52" nOutputs="258" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="1007" />
</block>
<block name="dmu_imu_iss_default_grp">
<input name="clk"/>
<input name="interrupt_mapping_20_select_pulse"/>
<input name="interrupt_mapping_21_select_pulse"/>
<input name="interrupt_mapping_22_select_pulse"/>
<input name="interrupt_mapping_23_select_pulse"/>
<input name="interrupt_mapping_24_select_pulse"/>
<input name="interrupt_mapping_25_select_pulse"/>
<input name="interrupt_mapping_26_select_pulse"/>
<input name="interrupt_mapping_27_select_pulse"/>
<input name="interrupt_mapping_28_select_pulse"/>
<input name="interrupt_mapping_29_select_pulse"/>
<input name="interrupt_mapping_30_select_pulse"/>
<input name="interrupt_mapping_31_select_pulse"/>
<input name="interrupt_mapping_32_select_pulse"/>
<input name="interrupt_mapping_33_select_pulse"/>
<input name="interrupt_mapping_34_select_pulse"/>
<input name="interrupt_mapping_35_select_pulse"/>
<input name="interrupt_mapping_36_select_pulse"/>
<input name="interrupt_mapping_37_select_pulse"/>
<input name="interrupt_mapping_38_select_pulse"/>
<input name="interrupt_mapping_39_select_pulse"/>
<input name="interrupt_mapping_40_select_pulse"/>
<input name="interrupt_mapping_41_select_pulse"/>
<input name="interrupt_mapping_42_select_pulse"/>
<input name="interrupt_mapping_43_select_pulse"/>
<input name="interrupt_mapping_44_select_pulse"/>
<input name="interrupt_mapping_45_select_pulse"/>
<input name="interrupt_mapping_46_select_pulse"/>
<input name="interrupt_mapping_47_select_pulse"/>
<input name="interrupt_mapping_48_select_pulse"/>
<input name="interrupt_mapping_49_select_pulse"/>
<input name="interrupt_mapping_50_select_pulse"/>
<input name="interrupt_mapping_51_select_pulse"/>
<input name="interrupt_mapping_52_select_pulse"/>
<input name="interrupt_mapping_53_select_pulse"/>
<input name="interrupt_mapping_54_select_pulse"/>
<input name="interrupt_mapping_55_select_pulse"/>
<input name="interrupt_mapping_56_select_pulse"/>
<input name="interrupt_mapping_57_select_pulse"/>
<input name="interrupt_mapping_58_select_pulse"/>
<input name="interrupt_mapping_59_select_pulse"/>
<input name="interrupt_mapping_62_select_pulse"/>
<input name="interrupt_mapping_63_select_pulse"/>
<input name="clr_int_reg_20_select"/>
<input name="clr_int_reg_20_ext_read_data"/>
<input name="clr_int_reg_21_select"/>
<input name="clr_int_reg_21_ext_read_data"/>
<input name="clr_int_reg_22_select"/>
<input name="clr_int_reg_22_ext_read_data"/>
<input name="clr_int_reg_23_select"/>
<input name="clr_int_reg_23_ext_read_data"/>
<input name="clr_int_reg_24_select"/>
<input name="clr_int_reg_24_ext_read_data"/>
<input name="clr_int_reg_25_select"/>
<input name="clr_int_reg_25_ext_read_data"/>
<input name="clr_int_reg_26_select"/>
<input name="clr_int_reg_26_ext_read_data"/>
<input name="clr_int_reg_27_select"/>
<input name="clr_int_reg_27_ext_read_data"/>
<input name="clr_int_reg_28_select"/>
<input name="clr_int_reg_28_ext_read_data"/>
<input name="clr_int_reg_29_select"/>
<input name="clr_int_reg_29_ext_read_data"/>
<input name="clr_int_reg_30_select"/>
<input name="clr_int_reg_30_ext_read_data"/>
<input name="clr_int_reg_31_select"/>
<input name="clr_int_reg_31_ext_read_data"/>
<input name="clr_int_reg_32_select"/>
<input name="clr_int_reg_32_ext_read_data"/>
<input name="clr_int_reg_33_select"/>
<input name="clr_int_reg_33_ext_read_data"/>
<input name="clr_int_reg_34_select"/>
<input name="clr_int_reg_34_ext_read_data"/>
<input name="clr_int_reg_35_select"/>
<input name="clr_int_reg_35_ext_read_data"/>
<input name="clr_int_reg_36_select"/>
<input name="clr_int_reg_36_ext_read_data"/>
<input name="clr_int_reg_37_select"/>
<input name="clr_int_reg_37_ext_read_data"/>
<input name="clr_int_reg_38_select"/>
<input name="clr_int_reg_38_ext_read_data"/>
<input name="clr_int_reg_39_select"/>
<input name="clr_int_reg_39_ext_read_data"/>
<input name="clr_int_reg_40_select"/>
<input name="clr_int_reg_40_ext_read_data"/>
<input name="clr_int_reg_41_select"/>
<input name="clr_int_reg_41_ext_read_data"/>
<input name="clr_int_reg_42_select"/>
<input name="clr_int_reg_42_ext_read_data"/>
<input name="clr_int_reg_43_select"/>
<input name="clr_int_reg_43_ext_read_data"/>
<input name="clr_int_reg_44_select"/>
<input name="clr_int_reg_44_ext_read_data"/>
<input name="clr_int_reg_45_select"/>
<input name="clr_int_reg_45_ext_read_data"/>
<input name="clr_int_reg_46_select"/>
<input name="clr_int_reg_46_ext_read_data"/>
<input name="clr_int_reg_47_select"/>
<input name="clr_int_reg_47_ext_read_data"/>
<input name="clr_int_reg_48_select"/>
<input name="clr_int_reg_48_ext_read_data"/>
<input name="clr_int_reg_49_select"/>
<input name="clr_int_reg_49_ext_read_data"/>
<input name="clr_int_reg_50_select"/>
<input name="clr_int_reg_50_ext_read_data"/>
<input name="clr_int_reg_51_select"/>
<input name="clr_int_reg_51_ext_read_data"/>
<input name="clr_int_reg_52_select"/>
<input name="clr_int_reg_52_ext_read_data"/>
<input name="clr_int_reg_53_select"/>
<input name="clr_int_reg_53_ext_read_data"/>
<input name="clr_int_reg_54_select"/>
<input name="clr_int_reg_54_ext_read_data"/>
<input name="clr_int_reg_55_select"/>
<input name="clr_int_reg_55_ext_read_data"/>
<input name="clr_int_reg_56_select"/>
<input name="clr_int_reg_56_ext_read_data"/>
<input name="clr_int_reg_57_select"/>
<input name="clr_int_reg_57_ext_read_data"/>
<input name="clr_int_reg_58_select"/>
<input name="clr_int_reg_58_ext_read_data"/>
<input name="clr_int_reg_59_select"/>
<input name="clr_int_reg_59_ext_read_data"/>
<input name="clr_int_reg_62_select"/>
<input name="clr_int_reg_62_ext_read_data"/>
<input name="clr_int_reg_63_select"/>
<input name="clr_int_reg_63_ext_read_data"/>
<input name="interrupt_retry_timer_select_pulse"/>
<input name="interrupt_state_status_1_select"/>
<input name="interrupt_state_status_1_ext_read_data"/>
<input name="interrupt_state_status_2_select"/>
<input name="interrupt_state_status_2_ext_read_data"/>
<input name="rst_l"/>
<input name="daemon_csrbus_wr_in"/>
<input name="daemon_csrbus_wr_data_in"/>
<output name="interrupt_mapping_20_mdo_mode_hw_read"/>
<output name="interrupt_mapping_20_v_hw_read"/>
<output name="interrupt_mapping_20_t_id_hw_read"/>
<output name="interrupt_mapping_20_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_21_mdo_mode_hw_read"/>
<output name="interrupt_mapping_21_v_hw_read"/>
<output name="interrupt_mapping_21_t_id_hw_read"/>
<output name="interrupt_mapping_21_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_22_mdo_mode_hw_read"/>
<output name="interrupt_mapping_22_v_hw_read"/>
<output name="interrupt_mapping_22_t_id_hw_read"/>
<output name="interrupt_mapping_22_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_23_mdo_mode_hw_read"/>
<output name="interrupt_mapping_23_v_hw_read"/>
<output name="interrupt_mapping_23_t_id_hw_read"/>
<output name="interrupt_mapping_23_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_24_mdo_mode_hw_read"/>
<output name="interrupt_mapping_24_v_hw_read"/>
<output name="interrupt_mapping_24_t_id_hw_read"/>
<output name="interrupt_mapping_24_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_25_mdo_mode_hw_read"/>
<output name="interrupt_mapping_25_v_hw_read"/>
<output name="interrupt_mapping_25_t_id_hw_read"/>
<output name="interrupt_mapping_25_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_26_mdo_mode_hw_read"/>
<output name="interrupt_mapping_26_v_hw_read"/>
<output name="interrupt_mapping_26_t_id_hw_read"/>
<output name="interrupt_mapping_26_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_27_mdo_mode_hw_read"/>
<output name="interrupt_mapping_27_v_hw_read"/>
<output name="interrupt_mapping_27_t_id_hw_read"/>
<output name="interrupt_mapping_27_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_28_mdo_mode_hw_read"/>
<output name="interrupt_mapping_28_v_hw_read"/>
<output name="interrupt_mapping_28_t_id_hw_read"/>
<output name="interrupt_mapping_28_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_29_mdo_mode_hw_read"/>
<output name="interrupt_mapping_29_v_hw_read"/>
<output name="interrupt_mapping_29_t_id_hw_read"/>
<output name="interrupt_mapping_29_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_30_mdo_mode_hw_read"/>
<output name="interrupt_mapping_30_v_hw_read"/>
<output name="interrupt_mapping_30_t_id_hw_read"/>
<output name="interrupt_mapping_30_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_31_mdo_mode_hw_read"/>
<output name="interrupt_mapping_31_v_hw_read"/>
<output name="interrupt_mapping_31_t_id_hw_read"/>
<output name="interrupt_mapping_31_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_32_mdo_mode_hw_read"/>
<output name="interrupt_mapping_32_v_hw_read"/>
<output name="interrupt_mapping_32_t_id_hw_read"/>
<output name="interrupt_mapping_32_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_33_mdo_mode_hw_read"/>
<output name="interrupt_mapping_33_v_hw_read"/>
<output name="interrupt_mapping_33_t_id_hw_read"/>
<output name="interrupt_mapping_33_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_34_mdo_mode_hw_read"/>
<output name="interrupt_mapping_34_v_hw_read"/>
<output name="interrupt_mapping_34_t_id_hw_read"/>
<output name="interrupt_mapping_34_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_35_mdo_mode_hw_read"/>
<output name="interrupt_mapping_35_v_hw_read"/>
<output name="interrupt_mapping_35_t_id_hw_read"/>
<output name="interrupt_mapping_35_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_36_mdo_mode_hw_read"/>
<output name="interrupt_mapping_36_v_hw_read"/>
<output name="interrupt_mapping_36_t_id_hw_read"/>
<output name="interrupt_mapping_36_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_37_mdo_mode_hw_read"/>
<output name="interrupt_mapping_37_v_hw_read"/>
<output name="interrupt_mapping_37_t_id_hw_read"/>
<output name="interrupt_mapping_37_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_38_mdo_mode_hw_read"/>
<output name="interrupt_mapping_38_v_hw_read"/>
<output name="interrupt_mapping_38_t_id_hw_read"/>
<output name="interrupt_mapping_38_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_39_mdo_mode_hw_read"/>
<output name="interrupt_mapping_39_v_hw_read"/>
<output name="interrupt_mapping_39_t_id_hw_read"/>
<output name="interrupt_mapping_39_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_40_mdo_mode_hw_read"/>
<output name="interrupt_mapping_40_v_hw_read"/>
<output name="interrupt_mapping_40_t_id_hw_read"/>
<output name="interrupt_mapping_40_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_41_mdo_mode_hw_read"/>
<output name="interrupt_mapping_41_v_hw_read"/>
<output name="interrupt_mapping_41_t_id_hw_read"/>
<output name="interrupt_mapping_41_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_42_mdo_mode_hw_read"/>
<output name="interrupt_mapping_42_v_hw_read"/>
<output name="interrupt_mapping_42_t_id_hw_read"/>
<output name="interrupt_mapping_42_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_43_mdo_mode_hw_read"/>
<output name="interrupt_mapping_43_v_hw_read"/>
<output name="interrupt_mapping_43_t_id_hw_read"/>
<output name="interrupt_mapping_43_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_44_mdo_mode_hw_read"/>
<output name="interrupt_mapping_44_v_hw_read"/>
<output name="interrupt_mapping_44_t_id_hw_read"/>
<output name="interrupt_mapping_44_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_45_mdo_mode_hw_read"/>
<output name="interrupt_mapping_45_v_hw_read"/>
<output name="interrupt_mapping_45_t_id_hw_read"/>
<output name="interrupt_mapping_45_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_46_mdo_mode_hw_read"/>
<output name="interrupt_mapping_46_v_hw_read"/>
<output name="interrupt_mapping_46_t_id_hw_read"/>
<output name="interrupt_mapping_46_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_47_mdo_mode_hw_read"/>
<output name="interrupt_mapping_47_v_hw_read"/>
<output name="interrupt_mapping_47_t_id_hw_read"/>
<output name="interrupt_mapping_47_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_48_mdo_mode_hw_read"/>
<output name="interrupt_mapping_48_v_hw_read"/>
<output name="interrupt_mapping_48_t_id_hw_read"/>
<output name="interrupt_mapping_48_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_49_mdo_mode_hw_read"/>
<output name="interrupt_mapping_49_v_hw_read"/>
<output name="interrupt_mapping_49_t_id_hw_read"/>
<output name="interrupt_mapping_49_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_50_mdo_mode_hw_read"/>
<output name="interrupt_mapping_50_v_hw_read"/>
<output name="interrupt_mapping_50_t_id_hw_read"/>
<output name="interrupt_mapping_50_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_51_mdo_mode_hw_read"/>
<output name="interrupt_mapping_51_v_hw_read"/>
<output name="interrupt_mapping_51_t_id_hw_read"/>
<output name="interrupt_mapping_51_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_52_mdo_mode_hw_read"/>
<output name="interrupt_mapping_52_v_hw_read"/>
<output name="interrupt_mapping_52_t_id_hw_read"/>
<output name="interrupt_mapping_52_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_53_mdo_mode_hw_read"/>
<output name="interrupt_mapping_53_v_hw_read"/>
<output name="interrupt_mapping_53_t_id_hw_read"/>
<output name="interrupt_mapping_53_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_54_mdo_mode_hw_read"/>
<output name="interrupt_mapping_54_v_hw_read"/>
<output name="interrupt_mapping_54_t_id_hw_read"/>
<output name="interrupt_mapping_54_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_55_mdo_mode_hw_read"/>
<output name="interrupt_mapping_55_v_hw_read"/>
<output name="interrupt_mapping_55_t_id_hw_read"/>
<output name="interrupt_mapping_55_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_56_mdo_mode_hw_read"/>
<output name="interrupt_mapping_56_v_hw_read"/>
<output name="interrupt_mapping_56_t_id_hw_read"/>
<output name="interrupt_mapping_56_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_57_mdo_mode_hw_read"/>
<output name="interrupt_mapping_57_v_hw_read"/>
<output name="interrupt_mapping_57_t_id_hw_read"/>
<output name="interrupt_mapping_57_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_58_mdo_mode_hw_read"/>
<output name="interrupt_mapping_58_v_hw_read"/>
<output name="interrupt_mapping_58_t_id_hw_read"/>
<output name="interrupt_mapping_58_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_59_mdo_mode_hw_read"/>
<output name="interrupt_mapping_59_v_hw_read"/>
<output name="interrupt_mapping_59_t_id_hw_read"/>
<output name="interrupt_mapping_59_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_62_mdo_mode_hw_read"/>
<output name="interrupt_mapping_62_v_hw_read"/>
<output name="interrupt_mapping_62_t_id_hw_read"/>
<output name="interrupt_mapping_62_int_cntrl_num_hw_read"/>
<output name="interrupt_mapping_63_mdo_mode_hw_read"/>
<output name="interrupt_mapping_63_v_hw_read"/>
<output name="interrupt_mapping_63_t_id_hw_read"/>
<output name="interrupt_mapping_63_int_cntrl_num_hw_read"/>
<output name="clr_int_reg_20_ext_select"/>
<output name="clr_int_reg_20_int_state_ext_wr_data"/>
<output name="clr_int_reg_21_ext_select"/>
<output name="clr_int_reg_21_int_state_ext_wr_data"/>
<output name="clr_int_reg_22_ext_select"/>
<output name="clr_int_reg_22_int_state_ext_wr_data"/>
<output name="clr_int_reg_23_ext_select"/>
<output name="clr_int_reg_23_int_state_ext_wr_data"/>
<output name="clr_int_reg_24_ext_select"/>
<output name="clr_int_reg_24_int_state_ext_wr_data"/>
<output name="clr_int_reg_25_ext_select"/>
<output name="clr_int_reg_25_int_state_ext_wr_data"/>
<output name="clr_int_reg_26_ext_select"/>
<output name="clr_int_reg_26_int_state_ext_wr_data"/>
<output name="clr_int_reg_27_ext_select"/>
<output name="clr_int_reg_27_int_state_ext_wr_data"/>
<output name="clr_int_reg_28_ext_select"/>
<output name="clr_int_reg_28_int_state_ext_wr_data"/>
<output name="clr_int_reg_29_ext_select"/>
<output name="clr_int_reg_29_int_state_ext_wr_data"/>
<output name="clr_int_reg_30_ext_select"/>
<output name="clr_int_reg_30_int_state_ext_wr_data"/>
<output name="clr_int_reg_31_ext_select"/>
<output name="clr_int_reg_31_int_state_ext_wr_data"/>
<output name="clr_int_reg_32_ext_select"/>
<output name="clr_int_reg_32_int_state_ext_wr_data"/>
<output name="clr_int_reg_33_ext_select"/>
<output name="clr_int_reg_33_int_state_ext_wr_data"/>
<output name="clr_int_reg_34_ext_select"/>
<output name="clr_int_reg_34_int_state_ext_wr_data"/>
<output name="clr_int_reg_35_ext_select"/>
<output name="clr_int_reg_35_int_state_ext_wr_data"/>
<output name="clr_int_reg_36_ext_select"/>
<output name="clr_int_reg_36_int_state_ext_wr_data"/>
<output name="clr_int_reg_37_ext_select"/>
<output name="clr_int_reg_37_int_state_ext_wr_data"/>
<output name="clr_int_reg_38_ext_select"/>
<output name="clr_int_reg_38_int_state_ext_wr_data"/>
<output name="clr_int_reg_39_ext_select"/>
<output name="clr_int_reg_39_int_state_ext_wr_data"/>
<output name="clr_int_reg_40_ext_select"/>
<output name="clr_int_reg_40_int_state_ext_wr_data"/>
<output name="clr_int_reg_41_ext_select"/>
<output name="clr_int_reg_41_int_state_ext_wr_data"/>
<output name="clr_int_reg_42_ext_select"/>
<output name="clr_int_reg_42_int_state_ext_wr_data"/>
<output name="clr_int_reg_43_ext_select"/>
<output name="clr_int_reg_43_int_state_ext_wr_data"/>
<output name="clr_int_reg_44_ext_select"/>
<output name="clr_int_reg_44_int_state_ext_wr_data"/>
<output name="clr_int_reg_45_ext_select"/>
<output name="clr_int_reg_45_int_state_ext_wr_data"/>
<output name="clr_int_reg_46_ext_select"/>
<output name="clr_int_reg_46_int_state_ext_wr_data"/>
<output name="clr_int_reg_47_ext_select"/>
<output name="clr_int_reg_47_int_state_ext_wr_data"/>
<output name="clr_int_reg_48_ext_select"/>
<output name="clr_int_reg_48_int_state_ext_wr_data"/>
<output name="clr_int_reg_49_ext_select"/>
<output name="clr_int_reg_49_int_state_ext_wr_data"/>
<output name="clr_int_reg_50_ext_select"/>
<output name="clr_int_reg_50_int_state_ext_wr_data"/>
<output name="clr_int_reg_51_ext_select"/>
<output name="clr_int_reg_51_int_state_ext_wr_data"/>
<output name="clr_int_reg_52_ext_select"/>
<output name="clr_int_reg_52_int_state_ext_wr_data"/>
<output name="clr_int_reg_53_ext_select"/>
<output name="clr_int_reg_53_int_state_ext_wr_data"/>
<output name="clr_int_reg_54_ext_select"/>
<output name="clr_int_reg_54_int_state_ext_wr_data"/>
<output name="clr_int_reg_55_ext_select"/>
<output name="clr_int_reg_55_int_state_ext_wr_data"/>
<output name="clr_int_reg_56_ext_select"/>
<output name="clr_int_reg_56_int_state_ext_wr_data"/>
<output name="clr_int_reg_57_ext_select"/>
<output name="clr_int_reg_57_int_state_ext_wr_data"/>
<output name="clr_int_reg_58_ext_select"/>
<output name="clr_int_reg_58_int_state_ext_wr_data"/>
<output name="clr_int_reg_59_ext_select"/>
<output name="clr_int_reg_59_int_state_ext_wr_data"/>
<output name="clr_int_reg_62_ext_select"/>
<output name="clr_int_reg_62_int_state_ext_wr_data"/>
<output name="clr_int_reg_63_ext_select"/>
<output name="clr_int_reg_63_int_state_ext_wr_data"/>
<output name="interrupt_retry_timer_limit_hw_read"/>
<output name="daemon_csrbus_wr_out"/>
<output name="read_data_0_out"/>
<instance name="dmu_imu_iss_csrpipe_87"/>
<instance name="dmu_imu_iss_csr_interrupt_mapping_20"/>
<instance name="dmu_imu_iss_csr_interrupt_mapping_21"/>
<instance name="dmu_imu_iss_csr_interrupt_mapping_22"/>
<instance name="dmu_imu_iss_csr_interrupt_mapping_23"/>
<instance name="dmu_imu_iss_csr_interrupt_mapping_24"/>
<instance name="dmu_imu_iss_csr_interrupt_mapping_25"/>
<instance name="dmu_imu_iss_csr_interrupt_mapping_26"/>
<instance name="dmu_imu_iss_csr_interrupt_mapping_27"/>
<instance name="dmu_imu_iss_csr_interrupt_mapping_28"/>
<instance name="dmu_imu_iss_csr_interrupt_mapping_29"/>
<instance name="dmu_imu_iss_csr_interrupt_mapping_30"/>
<instance name="dmu_imu_iss_csr_interrupt_mapping_31"/>
<instance name="dmu_imu_iss_csr_interrupt_mapping_32"/>
<instance name="dmu_imu_iss_csr_interrupt_mapping_33"/>
<instance name="dmu_imu_iss_csr_interrupt_mapping_34"/>
<instance name="dmu_imu_iss_csr_interrupt_mapping_35"/>
<instance name="dmu_imu_iss_csr_interrupt_mapping_36"/>
<instance name="dmu_imu_iss_csr_interrupt_mapping_37"/>
<instance name="dmu_imu_iss_csr_interrupt_mapping_38"/>
<instance name="dmu_imu_iss_csr_interrupt_mapping_39"/>
<instance name="dmu_imu_iss_csr_interrupt_mapping_40"/>
<instance name="dmu_imu_iss_csr_interrupt_mapping_41"/>
<instance name="dmu_imu_iss_csr_interrupt_mapping_42"/>
<instance name="dmu_imu_iss_csr_interrupt_mapping_43"/>
<instance name="dmu_imu_iss_csr_interrupt_mapping_44"/>
<instance name="dmu_imu_iss_csr_interrupt_mapping_45"/>
<instance name="dmu_imu_iss_csr_interrupt_mapping_46"/>
<instance name="dmu_imu_iss_csr_interrupt_mapping_47"/>
<instance name="dmu_imu_iss_csr_interrupt_mapping_48"/>
<instance name="dmu_imu_iss_csr_interrupt_mapping_49"/>
<instance name="dmu_imu_iss_csr_interrupt_mapping_50"/>
<instance name="dmu_imu_iss_csr_interrupt_mapping_51"/>
<instance name="dmu_imu_iss_csr_interrupt_mapping_52"/>
<instance name="dmu_imu_iss_csr_interrupt_mapping_53"/>
<instance name="dmu_imu_iss_csr_interrupt_mapping_54"/>
<instance name="dmu_imu_iss_csr_interrupt_mapping_55"/>
<instance name="dmu_imu_iss_csr_interrupt_mapping_56"/>
<instance name="dmu_imu_iss_csr_interrupt_mapping_57"/>
<instance name="dmu_imu_iss_csr_interrupt_mapping_58"/>
<instance name="dmu_imu_iss_csr_interrupt_mapping_59"/>
<instance name="dmu_imu_iss_csr_interrupt_mapping_62"/>
<instance name="dmu_imu_iss_csr_interrupt_mapping_63"/>
<instance name="dmu_imu_iss_csr_interrupt_retry_timer"/>
<complexity cyclo1="2" cyclo2="2" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="1" />
<volume nNodes="1864" nStmts="1" nExprs="564" nInputs="135" nOutputs="255" nParams="0" nAlwaysClocks="1" nBAssign="0" nNBAssign="168" nWAssign="130" nOther="1000" />
</block>
<block name="dmu_imu_iss_stage_mux_only">
<input name="clk"/>
<input name="read_data_0"/>
<input name="interrupt_mapping_20_select_pulse"/>
<input name="interrupt_mapping_21_select_pulse"/>
<input name="interrupt_mapping_22_select_pulse"/>
<input name="interrupt_mapping_23_select_pulse"/>
<input name="interrupt_mapping_24_select_pulse"/>
<input name="interrupt_mapping_25_select_pulse"/>
<input name="interrupt_mapping_26_select_pulse"/>
<input name="interrupt_mapping_27_select_pulse"/>
<input name="interrupt_mapping_28_select_pulse"/>
<input name="interrupt_mapping_29_select_pulse"/>
<input name="interrupt_mapping_30_select_pulse"/>
<input name="interrupt_mapping_31_select_pulse"/>
<input name="interrupt_mapping_32_select_pulse"/>
<input name="interrupt_mapping_33_select_pulse"/>
<input name="interrupt_mapping_34_select_pulse"/>
<input name="interrupt_mapping_35_select_pulse"/>
<input name="interrupt_mapping_36_select_pulse"/>
<input name="interrupt_mapping_37_select_pulse"/>
<input name="interrupt_mapping_38_select_pulse"/>
<input name="interrupt_mapping_39_select_pulse"/>
<input name="interrupt_mapping_40_select_pulse"/>
<input name="interrupt_mapping_41_select_pulse"/>
<input name="interrupt_mapping_42_select_pulse"/>
<input name="interrupt_mapping_43_select_pulse"/>
<input name="interrupt_mapping_44_select_pulse"/>
<input name="interrupt_mapping_45_select_pulse"/>
<input name="interrupt_mapping_46_select_pulse"/>
<input name="interrupt_mapping_47_select_pulse"/>
<input name="interrupt_mapping_48_select_pulse"/>
<input name="interrupt_mapping_49_select_pulse"/>
<input name="interrupt_mapping_50_select_pulse"/>
<input name="interrupt_mapping_51_select_pulse"/>
<input name="interrupt_mapping_52_select_pulse"/>
<input name="interrupt_mapping_53_select_pulse"/>
<input name="interrupt_mapping_54_select_pulse"/>
<input name="interrupt_mapping_55_select_pulse"/>
<input name="interrupt_mapping_56_select_pulse"/>
<input name="interrupt_mapping_57_select_pulse"/>
<input name="interrupt_mapping_58_select_pulse"/>
<input name="interrupt_mapping_59_select_pulse"/>
<input name="interrupt_mapping_62_select_pulse"/>
<input name="interrupt_mapping_63_select_pulse"/>
<input name="clr_int_reg_20_select"/>
<input name="clr_int_reg_21_select"/>
<input name="clr_int_reg_22_select"/>
<input name="clr_int_reg_23_select"/>
<input name="clr_int_reg_24_select"/>
<input name="clr_int_reg_25_select"/>
<input name="clr_int_reg_26_select"/>
<input name="clr_int_reg_27_select"/>
<input name="clr_int_reg_28_select"/>
<input name="clr_int_reg_29_select"/>
<input name="clr_int_reg_30_select"/>
<input name="clr_int_reg_31_select"/>
<input name="clr_int_reg_32_select"/>
<input name="clr_int_reg_33_select"/>
<input name="clr_int_reg_34_select"/>
<input name="clr_int_reg_35_select"/>
<input name="clr_int_reg_36_select"/>
<input name="clr_int_reg_37_select"/>
<input name="clr_int_reg_38_select"/>
<input name="clr_int_reg_39_select"/>
<input name="clr_int_reg_40_select"/>
<input name="clr_int_reg_41_select"/>
<input name="clr_int_reg_42_select"/>
<input name="clr_int_reg_43_select"/>
<input name="clr_int_reg_44_select"/>
<input name="clr_int_reg_45_select"/>
<input name="clr_int_reg_46_select"/>
<input name="clr_int_reg_47_select"/>
<input name="clr_int_reg_48_select"/>
<input name="clr_int_reg_49_select"/>
<input name="clr_int_reg_50_select"/>
<input name="clr_int_reg_51_select"/>
<input name="clr_int_reg_52_select"/>
<input name="clr_int_reg_53_select"/>
<input name="clr_int_reg_54_select"/>
<input name="clr_int_reg_55_select"/>
<input name="clr_int_reg_56_select"/>
<input name="clr_int_reg_57_select"/>
<input name="clr_int_reg_58_select"/>
<input name="clr_int_reg_59_select"/>
<input name="clr_int_reg_62_select"/>
<input name="clr_int_reg_63_select"/>
<input name="interrupt_retry_timer_select_pulse"/>
<input name="interrupt_state_status_1_select"/>
<input name="interrupt_state_status_2_select"/>
<input name="daemon_csrbus_wr_in"/>
<input name="daemon_csrbus_wr_data_in"/>
<input name="rst_l"/>
<output name="interrupt_mapping_20_select_pulse_out"/>
<output name="interrupt_mapping_21_select_pulse_out"/>
<output name="interrupt_mapping_22_select_pulse_out"/>
<output name="interrupt_mapping_23_select_pulse_out"/>
<output name="interrupt_mapping_24_select_pulse_out"/>
<output name="interrupt_mapping_25_select_pulse_out"/>
<output name="interrupt_mapping_26_select_pulse_out"/>
<output name="interrupt_mapping_27_select_pulse_out"/>
<output name="interrupt_mapping_28_select_pulse_out"/>
<output name="interrupt_mapping_29_select_pulse_out"/>
<output name="interrupt_mapping_30_select_pulse_out"/>
<output name="interrupt_mapping_31_select_pulse_out"/>
<output name="interrupt_mapping_32_select_pulse_out"/>
<output name="interrupt_mapping_33_select_pulse_out"/>
<output name="interrupt_mapping_34_select_pulse_out"/>
<output name="interrupt_mapping_35_select_pulse_out"/>
<output name="interrupt_mapping_36_select_pulse_out"/>
<output name="interrupt_mapping_37_select_pulse_out"/>
<output name="interrupt_mapping_38_select_pulse_out"/>
<output name="interrupt_mapping_39_select_pulse_out"/>
<output name="interrupt_mapping_40_select_pulse_out"/>
<output name="interrupt_mapping_41_select_pulse_out"/>
<output name="interrupt_mapping_42_select_pulse_out"/>
<output name="interrupt_mapping_43_select_pulse_out"/>
<output name="interrupt_mapping_44_select_pulse_out"/>
<output name="interrupt_mapping_45_select_pulse_out"/>
<output name="interrupt_mapping_46_select_pulse_out"/>
<output name="interrupt_mapping_47_select_pulse_out"/>
<output name="interrupt_mapping_48_select_pulse_out"/>
<output name="interrupt_mapping_49_select_pulse_out"/>
<output name="interrupt_mapping_50_select_pulse_out"/>
<output name="interrupt_mapping_51_select_pulse_out"/>
<output name="interrupt_mapping_52_select_pulse_out"/>
<output name="interrupt_mapping_53_select_pulse_out"/>
<output name="interrupt_mapping_54_select_pulse_out"/>
<output name="interrupt_mapping_55_select_pulse_out"/>
<output name="interrupt_mapping_56_select_pulse_out"/>
<output name="interrupt_mapping_57_select_pulse_out"/>
<output name="interrupt_mapping_58_select_pulse_out"/>
<output name="interrupt_mapping_59_select_pulse_out"/>
<output name="interrupt_mapping_62_select_pulse_out"/>
<output name="interrupt_mapping_63_select_pulse_out"/>
<output name="clr_int_reg_20_select_out"/>
<output name="clr_int_reg_21_select_out"/>
<output name="clr_int_reg_22_select_out"/>
<output name="clr_int_reg_23_select_out"/>
<output name="clr_int_reg_24_select_out"/>
<output name="clr_int_reg_25_select_out"/>
<output name="clr_int_reg_26_select_out"/>
<output name="clr_int_reg_27_select_out"/>
<output name="clr_int_reg_28_select_out"/>
<output name="clr_int_reg_29_select_out"/>
<output name="clr_int_reg_30_select_out"/>
<output name="clr_int_reg_31_select_out"/>
<output name="clr_int_reg_32_select_out"/>
<output name="clr_int_reg_33_select_out"/>
<output name="clr_int_reg_34_select_out"/>
<output name="clr_int_reg_35_select_out"/>
<output name="clr_int_reg_36_select_out"/>
<output name="clr_int_reg_37_select_out"/>
<output name="clr_int_reg_38_select_out"/>
<output name="clr_int_reg_39_select_out"/>
<output name="clr_int_reg_40_select_out"/>
<output name="clr_int_reg_41_select_out"/>
<output name="clr_int_reg_42_select_out"/>
<output name="clr_int_reg_43_select_out"/>
<output name="clr_int_reg_44_select_out"/>
<output name="clr_int_reg_45_select_out"/>
<output name="clr_int_reg_46_select_out"/>
<output name="clr_int_reg_47_select_out"/>
<output name="clr_int_reg_48_select_out"/>
<output name="clr_int_reg_49_select_out"/>
<output name="clr_int_reg_50_select_out"/>
<output name="clr_int_reg_51_select_out"/>
<output name="clr_int_reg_52_select_out"/>
<output name="clr_int_reg_53_select_out"/>
<output name="clr_int_reg_54_select_out"/>
<output name="clr_int_reg_55_select_out"/>
<output name="clr_int_reg_56_select_out"/>
<output name="clr_int_reg_57_select_out"/>
<output name="clr_int_reg_58_select_out"/>
<output name="clr_int_reg_59_select_out"/>
<output name="clr_int_reg_62_select_out"/>
<output name="clr_int_reg_63_select_out"/>
<output name="interrupt_retry_timer_select_pulse_out"/>
<output name="interrupt_state_status_1_select_out"/>
<output name="interrupt_state_status_2_select_out"/>
<output name="daemon_csrbus_wr_out"/>
<output name="daemon_csrbus_wr_data_out"/>
<output name="read_data_0_out"/>
<output name="rst_l_out"/>
<instance name="dmu_imu_iss_csrpipe_5"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="305" nStmts="0" nExprs="15" nInputs="92" nOutputs="91" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="90" nOther="200" />
</block>
<block name="dmu_imu_iss">
<input name="clk"/>
<input name="rst_l"/>
<input name="rds2iss_intx_int_l"/>
<input name="eqs2iss_eq_int_l"/>
<input name="ics2iss_mondo_62_int_l"/>
<input name="ics2iss_mondo_63_int_l"/>
<input name="gcs2iss_tid_req"/>
<input name="gcs2iss_tid_sel"/>
<input name="gcs2iss_mdo_pending"/>
<input name="csrbus_valid"/>
<input name="csrbus_wr_data"/>
<input name="csrbus_wr"/>
<input name="csrbus_addr"/>
<input name="csrbus_src_bus"/>
<input name="j2d_instance_id"/>
<input name="dbg2iss_dbg_sel_a"/>
<input name="dbg2iss_dbg_sel_b"/>
<output name="iss2gcs_gc_0_mdo_needed"/>
<output name="iss2gcs_gc_1_mdo_needed"/>
<output name="iss2gcs_gc_2_mdo_needed"/>
<output name="iss2gcs_gc_3_mdo_needed"/>
<output name="iss2gcs_tid_ack"/>
<output name="iss2gcs_tid"/>
<output name="iss2gcs_mondo_mode"/>
<output name="iss2gcs_counter_limit"/>
<output name="csrbus_done"/>
<output name="csrbus_mapped"/>
<output name="csrbus_read_data"/>
<output name="csrbus_acc_vio"/>
<output name="iss2dbg_dbg_a"/>
<output name="iss2dbg_dbg_b"/>
<instance name="dmu_imu_iss_csr"/>
<instance name="dmu_imu_iss_fsm"/>
<instance name="dmu_imu_iss_fsm"/>
<instance name="dmu_imu_iss_fsm"/>
<instance name="dmu_imu_iss_fsm"/>
<instance name="dmu_imu_iss_fsm"/>
<instance name="dmu_imu_iss_fsm"/>
<instance name="dmu_imu_iss_fsm"/>
<instance name="dmu_imu_iss_fsm"/>
<instance name="dmu_imu_iss_fsm"/>
<instance name="dmu_imu_iss_fsm"/>
<instance name="dmu_imu_iss_fsm"/>
<instance name="dmu_imu_iss_fsm"/>
<instance name="dmu_imu_iss_fsm"/>
<instance name="dmu_imu_iss_fsm"/>
<instance name="dmu_imu_iss_fsm"/>
<instance name="dmu_imu_iss_fsm"/>
<instance name="dmu_imu_iss_fsm"/>
<instance name="dmu_imu_iss_fsm"/>
<instance name="dmu_imu_iss_fsm"/>
<instance name="dmu_imu_iss_fsm"/>
<instance name="dmu_imu_iss_fsm"/>
<instance name="dmu_imu_iss_fsm"/>
<instance name="dmu_imu_iss_fsm"/>
<instance name="dmu_imu_iss_fsm"/>
<instance name="dmu_imu_iss_fsm"/>
<instance name="dmu_imu_iss_fsm"/>
<instance name="dmu_imu_iss_fsm"/>
<instance name="dmu_imu_iss_fsm"/>
<instance name="dmu_imu_iss_fsm"/>
<instance name="dmu_imu_iss_fsm"/>
<instance name="dmu_imu_iss_fsm"/>
<instance name="dmu_imu_iss_fsm"/>
<instance name="dmu_imu_iss_fsm"/>
<instance name="dmu_imu_iss_fsm"/>
<instance name="dmu_imu_iss_fsm"/>
<instance name="dmu_imu_iss_fsm"/>
<instance name="dmu_imu_iss_fsm"/>
<instance name="dmu_imu_iss_fsm"/>
<instance name="dmu_imu_iss_fsm"/>
<instance name="dmu_imu_iss_fsm"/>
<instance name="dmu_imu_iss_fsm"/>
<instance name="dmu_imu_iss_fsm"/>
<complexity cyclo1="75" cyclo2="12" nCaseStmts="9" nCaseItems="72" nLoops="0" nIfStmts="2" />
<volume nNodes="1817" nStmts="11" nExprs="729" nInputs="17" nOutputs="14" nParams="0" nAlwaysClocks="121" nBAssign="72" nNBAssign="6" nWAssign="63" nOther="815" />
</block>
<block name="dmu_imu_rds_intx_csr_int_a_int_clr_reg_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<input name="int_a_int_clr_reg_clr_hw_ld"/>
<input name="int_a_int_clr_reg_clr_hw_write"/>
<output name="int_a_int_clr_reg_csrbus_read_data"/>
<instance name="csr_sw"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="108" nStmts="0" nExprs="16" nInputs="8" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="65" nOther="27" />
</block>
<block name="dmu_imu_rds_intx_csr_int_a_int_clr_reg">
<input name="clk"/>
<input name="rst_l"/>
<input name="int_a_int_clr_reg_w_ld"/>
<input name="csrbus_wr_data"/>
<input name="int_a_int_clr_reg_clr_hw_ld"/>
<input name="int_a_int_clr_reg_clr_hw_write"/>
<output name="int_a_int_clr_reg_csrbus_read_data"/>
<output name="int_a_int_clr_reg_clr_hw_read"/>
<instance name="dmu_imu_rds_intx_csr_int_a_int_clr_reg_entry"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="32" nStmts="0" nExprs="9" nInputs="6" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="1" nOther="20" />
</block>
<block name="dmu_imu_rds_intx_csr_int_b_int_clr_reg_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<input name="int_b_int_clr_reg_clr_hw_ld"/>
<input name="int_b_int_clr_reg_clr_hw_write"/>
<output name="int_b_int_clr_reg_csrbus_read_data"/>
<instance name="csr_sw"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="108" nStmts="0" nExprs="16" nInputs="8" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="65" nOther="27" />
</block>
<block name="dmu_imu_rds_intx_csr_int_b_int_clr_reg">
<input name="clk"/>
<input name="rst_l"/>
<input name="int_b_int_clr_reg_w_ld"/>
<input name="csrbus_wr_data"/>
<input name="int_b_int_clr_reg_clr_hw_ld"/>
<input name="int_b_int_clr_reg_clr_hw_write"/>
<output name="int_b_int_clr_reg_csrbus_read_data"/>
<output name="int_b_int_clr_reg_clr_hw_read"/>
<instance name="dmu_imu_rds_intx_csr_int_b_int_clr_reg_entry"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="32" nStmts="0" nExprs="9" nInputs="6" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="1" nOther="20" />
</block>
<block name="dmu_imu_rds_intx_csr_int_c_int_clr_reg_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<input name="int_c_int_clr_reg_clr_hw_ld"/>
<input name="int_c_int_clr_reg_clr_hw_write"/>
<output name="int_c_int_clr_reg_csrbus_read_data"/>
<instance name="csr_sw"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="108" nStmts="0" nExprs="16" nInputs="8" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="65" nOther="27" />
</block>
<block name="dmu_imu_rds_intx_csr_int_c_int_clr_reg">
<input name="clk"/>
<input name="rst_l"/>
<input name="int_c_int_clr_reg_w_ld"/>
<input name="csrbus_wr_data"/>
<input name="int_c_int_clr_reg_clr_hw_ld"/>
<input name="int_c_int_clr_reg_clr_hw_write"/>
<output name="int_c_int_clr_reg_csrbus_read_data"/>
<output name="int_c_int_clr_reg_clr_hw_read"/>
<instance name="dmu_imu_rds_intx_csr_int_c_int_clr_reg_entry"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="32" nStmts="0" nExprs="9" nInputs="6" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="1" nOther="20" />
</block>
<block name="dmu_imu_rds_intx_csr_int_d_int_clr_reg_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<input name="int_d_int_clr_reg_clr_hw_ld"/>
<input name="int_d_int_clr_reg_clr_hw_write"/>
<output name="int_d_int_clr_reg_csrbus_read_data"/>
<instance name="csr_sw"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="108" nStmts="0" nExprs="16" nInputs="8" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="65" nOther="27" />
</block>
<block name="dmu_imu_rds_intx_csr_int_d_int_clr_reg">
<input name="clk"/>
<input name="rst_l"/>
<input name="int_d_int_clr_reg_w_ld"/>
<input name="csrbus_wr_data"/>
<input name="int_d_int_clr_reg_clr_hw_ld"/>
<input name="int_d_int_clr_reg_clr_hw_write"/>
<output name="int_d_int_clr_reg_csrbus_read_data"/>
<output name="int_d_int_clr_reg_clr_hw_read"/>
<instance name="dmu_imu_rds_intx_csr_int_d_int_clr_reg_entry"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="32" nStmts="0" nExprs="9" nInputs="6" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="1" nOther="20" />
</block>
<block name="dmu_imu_rds_intx_csr">
<input name="clk"/>
<input name="csrbus_addr"/>
<input name="csrbus_wr_data"/>
<input name="csrbus_wr"/>
<input name="csrbus_valid"/>
<input name="rst_l"/>
<input name="csrbus_src_bus"/>
<input name="instance_id"/>
<input name="intx_status_reg_int_a_ext_read_data"/>
<input name="intx_status_reg_int_b_ext_read_data"/>
<input name="intx_status_reg_int_c_ext_read_data"/>
<input name="intx_status_reg_int_d_ext_read_data"/>
<input name="int_a_int_clr_reg_clr_hw_ld"/>
<input name="int_a_int_clr_reg_clr_hw_write"/>
<input name="int_b_int_clr_reg_clr_hw_ld"/>
<input name="int_b_int_clr_reg_clr_hw_write"/>
<input name="int_c_int_clr_reg_clr_hw_ld"/>
<input name="int_c_int_clr_reg_clr_hw_write"/>
<input name="int_d_int_clr_reg_clr_hw_ld"/>
<input name="int_d_int_clr_reg_clr_hw_write"/>
<output name="csrbus_mapped"/>
<output name="csrbus_done"/>
<output name="csrbus_read_data"/>
<output name="csrbus_acc_vio"/>
<output name="int_a_int_clr_reg_clr_hw_read"/>
<output name="int_b_int_clr_reg_clr_hw_read"/>
<output name="int_c_int_clr_reg_clr_hw_read"/>
<output name="int_d_int_clr_reg_clr_hw_read"/>
<instance name="pcie_dcm_daemon"/>
<instance name="dmu_imu_rds_intx_addr_decode"/>
<instance name="dmu_imu_rds_intx_default_grp"/>
<instance name="dmu_imu_rds_intx_stage_mux_only"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="192" nStmts="0" nExprs="79" nInputs="20" nOutputs="8" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="112" />
</block>
<block name="dmu_imu_rds_intx_default_grp">
<input name="clk"/>
<input name="intx_status_reg_select"/>
<input name="intx_status_reg_ext_read_data"/>
<input name="int_a_int_clr_reg_clr_hw_ld"/>
<input name="int_a_int_clr_reg_clr_hw_write"/>
<input name="int_a_int_clr_reg_select_pulse"/>
<input name="int_b_int_clr_reg_clr_hw_ld"/>
<input name="int_b_int_clr_reg_clr_hw_write"/>
<input name="int_b_int_clr_reg_select_pulse"/>
<input name="int_c_int_clr_reg_clr_hw_ld"/>
<input name="int_c_int_clr_reg_clr_hw_write"/>
<input name="int_c_int_clr_reg_select_pulse"/>
<input name="int_d_int_clr_reg_clr_hw_ld"/>
<input name="int_d_int_clr_reg_clr_hw_write"/>
<input name="int_d_int_clr_reg_select_pulse"/>
<input name="rst_l"/>
<input name="daemon_csrbus_wr_in"/>
<input name="daemon_csrbus_wr_data_in"/>
<output name="int_a_int_clr_reg_clr_hw_read"/>
<output name="int_b_int_clr_reg_clr_hw_read"/>
<output name="int_c_int_clr_reg_clr_hw_read"/>
<output name="int_d_int_clr_reg_clr_hw_read"/>
<output name="read_data_0_out"/>
<instance name="dmu_imu_rds_intx_csrpipe_5"/>
<instance name="dmu_imu_rds_intx_csr_int_a_int_clr_reg"/>
<instance name="dmu_imu_rds_intx_csr_int_b_int_clr_reg"/>
<instance name="dmu_imu_rds_intx_csr_int_c_int_clr_reg"/>
<instance name="dmu_imu_rds_intx_csr_int_d_int_clr_reg"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="129" nStmts="0" nExprs="47" nInputs="18" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="6" nOther="76" />
</block>
<block name="dmu_imu_rds_intx_stage_mux_only">
<input name="clk"/>
<input name="read_data_0"/>
<input name="intx_status_reg_select"/>
<input name="int_a_int_clr_reg_select_pulse"/>
<input name="int_b_int_clr_reg_select_pulse"/>
<input name="int_c_int_clr_reg_select_pulse"/>
<input name="int_d_int_clr_reg_select_pulse"/>
<input name="daemon_csrbus_wr_in"/>
<input name="daemon_csrbus_wr_data_in"/>
<input name="rst_l"/>
<output name="intx_status_reg_select_out"/>
<output name="int_a_int_clr_reg_select_pulse_out"/>
<output name="int_b_int_clr_reg_select_pulse_out"/>
<output name="int_c_int_clr_reg_select_pulse_out"/>
<output name="int_d_int_clr_reg_select_pulse_out"/>
<output name="daemon_csrbus_wr_out"/>
<output name="daemon_csrbus_wr_data_out"/>
<output name="read_data_0_out"/>
<output name="rst_l_out"/>
<instance name="dmu_imu_rds_intx_csrpipe_1"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="43" nStmts="0" nExprs="7" nInputs="10" nOutputs="9" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="8" nOther="28" />
</block>
<block name="dmu_imu_rds_intx">
<input name="clk"/>
<input name="rst_l"/>
<input name="pipe_select_in"/>
<input name="message_code"/>
<input name="csrbus_valid"/>
<input name="csrbus_wr_data"/>
<input name="csrbus_wr"/>
<input name="csrbus_addr"/>
<input name="csrbus_src_bus"/>
<input name="j2d_instance_id"/>
<output name="pipe_select_out"/>
<output name="rds2iss_intx_int_l"/>
<output name="csrbus_done"/>
<output name="csrbus_mapped"/>
<output name="csrbus_read_data"/>
<output name="csrbus_acc_vio"/>
<param name="ASSERT_A"/>
<param name="ASSERT_B"/>
<param name="ASSERT_C"/>
<param name="ASSERT_D"/>
<param name="DEASSERT_A"/>
<param name="DEASSERT_B"/>
<param name="DEASSERT_C"/>
<param name="DEASSERT_D"/>
<instance name="dmu_imu_rds_intx_csr"/>
<complexity cyclo1="2" cyclo2="2" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="1" />
<volume nNodes="98" nStmts="1" nExprs="29" nInputs="10" nOutputs="6" nParams="8" nAlwaysClocks="1" nBAssign="0" nNBAssign="2" nWAssign="17" nOther="48" />
</block>
<block name="dmu_imu_rds_mess_csr_err_cor_mapping_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="err_cor_mapping_csrbus_read_data"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="299" nStmts="0" nExprs="112" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="60" nOther="127" />
</block>
<block name="dmu_imu_rds_mess_csr_err_cor_mapping">
<input name="clk"/>
<input name="rst_l"/>
<input name="err_cor_mapping_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="err_cor_mapping_csrbus_read_data"/>
<output name="err_cor_mapping_v_hw_read"/>
<output name="err_cor_mapping_eqnum_hw_read"/>
<instance name="dmu_imu_rds_mess_csr_err_cor_mapping_entry"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="28" nStmts="0" nExprs="7" nInputs="4" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="2" nOther="17" />
</block>
<block name="dmu_imu_rds_mess_csr_err_fatal_mapping_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="err_fatal_mapping_csrbus_read_data"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="299" nStmts="0" nExprs="112" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="60" nOther="127" />
</block>
<block name="dmu_imu_rds_mess_csr_err_fatal_mapping">
<input name="clk"/>
<input name="rst_l"/>
<input name="err_fatal_mapping_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="err_fatal_mapping_csrbus_read_data"/>
<output name="err_fatal_mapping_v_hw_read"/>
<output name="err_fatal_mapping_eqnum_hw_read"/>
<instance name="dmu_imu_rds_mess_csr_err_fatal_mapping_entry"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="28" nStmts="0" nExprs="7" nInputs="4" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="2" nOther="17" />
</block>
<block name="dmu_imu_rds_mess_csr_err_nonfatal_mapping_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="err_nonfatal_mapping_csrbus_read_data"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="299" nStmts="0" nExprs="112" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="60" nOther="127" />
</block>
<block name="dmu_imu_rds_mess_csr_err_nonfatal_mapping">
<input name="clk"/>
<input name="rst_l"/>
<input name="err_nonfatal_mapping_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="err_nonfatal_mapping_csrbus_read_data"/>
<output name="err_nonfatal_mapping_v_hw_read"/>
<output name="err_nonfatal_mapping_eqnum_hw_read"/>
<instance name="dmu_imu_rds_mess_csr_err_nonfatal_mapping_entry"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="28" nStmts="0" nExprs="7" nInputs="4" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="2" nOther="17" />
</block>
<block name="dmu_imu_rds_mess_csr_pme_to_ack_mapping_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="pme_to_ack_mapping_csrbus_read_data"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="299" nStmts="0" nExprs="112" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="60" nOther="127" />
</block>
<block name="dmu_imu_rds_mess_csr_pme_to_ack_mapping">
<input name="clk"/>
<input name="rst_l"/>
<input name="pme_to_ack_mapping_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="pme_to_ack_mapping_csrbus_read_data"/>
<output name="pme_to_ack_mapping_v_hw_read"/>
<output name="pme_to_ack_mapping_eqnum_hw_read"/>
<instance name="dmu_imu_rds_mess_csr_pme_to_ack_mapping_entry"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="28" nStmts="0" nExprs="7" nInputs="4" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="2" nOther="17" />
</block>
<block name="dmu_imu_rds_mess_csr_pm_pme_mapping_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="pm_pme_mapping_csrbus_read_data"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="299" nStmts="0" nExprs="112" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="60" nOther="127" />
</block>
<block name="dmu_imu_rds_mess_csr_pm_pme_mapping">
<input name="clk"/>
<input name="rst_l"/>
<input name="pm_pme_mapping_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="pm_pme_mapping_csrbus_read_data"/>
<output name="pm_pme_mapping_v_hw_read"/>
<output name="pm_pme_mapping_eqnum_hw_read"/>
<instance name="dmu_imu_rds_mess_csr_pm_pme_mapping_entry"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="28" nStmts="0" nExprs="7" nInputs="4" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="2" nOther="17" />
</block>
<block name="dmu_imu_rds_mess_csr">
<input name="clk"/>
<input name="csrbus_addr"/>
<input name="csrbus_wr_data"/>
<input name="csrbus_wr"/>
<input name="csrbus_valid"/>
<input name="rst_l"/>
<input name="csrbus_src_bus"/>
<input name="instance_id"/>
<output name="csrbus_mapped"/>
<output name="csrbus_done"/>
<output name="csrbus_read_data"/>
<output name="csrbus_acc_vio"/>
<output name="err_cor_mapping_v_hw_read"/>
<output name="err_cor_mapping_eqnum_hw_read"/>
<output name="err_nonfatal_mapping_v_hw_read"/>
<output name="err_nonfatal_mapping_eqnum_hw_read"/>
<output name="err_fatal_mapping_v_hw_read"/>
<output name="err_fatal_mapping_eqnum_hw_read"/>
<output name="pm_pme_mapping_v_hw_read"/>
<output name="pm_pme_mapping_eqnum_hw_read"/>
<output name="pme_to_ack_mapping_v_hw_read"/>
<output name="pme_to_ack_mapping_eqnum_hw_read"/>
<instance name="pcie_dcm_daemon"/>
<instance name="dmu_imu_rds_mess_addr_decode"/>
<instance name="dmu_imu_rds_mess_default_grp"/>
<instance name="dmu_imu_rds_mess_stage_mux_only"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="180" nStmts="0" nExprs="76" nInputs="8" nOutputs="14" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="103" />
</block>
<block name="dmu_imu_rds_mess_default_grp">
<input name="clk"/>
<input name="err_cor_mapping_select_pulse"/>
<input name="err_nonfatal_mapping_select_pulse"/>
<input name="err_fatal_mapping_select_pulse"/>
<input name="pm_pme_mapping_select_pulse"/>
<input name="pme_to_ack_mapping_select_pulse"/>
<input name="rst_l"/>
<input name="daemon_csrbus_wr_in"/>
<input name="daemon_csrbus_wr_data_in"/>
<output name="err_cor_mapping_v_hw_read"/>
<output name="err_cor_mapping_eqnum_hw_read"/>
<output name="err_nonfatal_mapping_v_hw_read"/>
<output name="err_nonfatal_mapping_eqnum_hw_read"/>
<output name="err_fatal_mapping_v_hw_read"/>
<output name="err_fatal_mapping_eqnum_hw_read"/>
<output name="pm_pme_mapping_v_hw_read"/>
<output name="pm_pme_mapping_eqnum_hw_read"/>
<output name="pme_to_ack_mapping_v_hw_read"/>
<output name="pme_to_ack_mapping_eqnum_hw_read"/>
<output name="read_data_0_out"/>
<instance name="dmu_imu_rds_mess_csrpipe_6"/>
<instance name="dmu_imu_rds_mess_csr_err_cor_mapping"/>
<instance name="dmu_imu_rds_mess_csr_err_nonfatal_mapping"/>
<instance name="dmu_imu_rds_mess_csr_err_fatal_mapping"/>
<instance name="dmu_imu_rds_mess_csr_pm_pme_mapping"/>
<instance name="dmu_imu_rds_mess_csr_pme_to_ack_mapping"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="138" nStmts="0" nExprs="52" nInputs="9" nOutputs="11" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="7" nOther="79" />
</block>
<block name="dmu_imu_rds_mess_stage_mux_only">
<input name="clk"/>
<input name="read_data_0"/>
<input name="err_cor_mapping_select_pulse"/>
<input name="err_nonfatal_mapping_select_pulse"/>
<input name="err_fatal_mapping_select_pulse"/>
<input name="pm_pme_mapping_select_pulse"/>
<input name="pme_to_ack_mapping_select_pulse"/>
<input name="daemon_csrbus_wr_in"/>
<input name="daemon_csrbus_wr_data_in"/>
<input name="rst_l"/>
<output name="err_cor_mapping_select_pulse_out"/>
<output name="err_nonfatal_mapping_select_pulse_out"/>
<output name="err_fatal_mapping_select_pulse_out"/>
<output name="pm_pme_mapping_select_pulse_out"/>
<output name="pme_to_ack_mapping_select_pulse_out"/>
<output name="daemon_csrbus_wr_out"/>
<output name="daemon_csrbus_wr_data_out"/>
<output name="read_data_0_out"/>
<output name="rst_l_out"/>
<instance name="dmu_imu_rds_mess_csrpipe_1"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="43" nStmts="0" nExprs="7" nInputs="10" nOutputs="9" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="8" nOther="28" />
</block>
<block name="dmu_imu_rds_mess">
<input name="clk"/>
<input name="rst_l"/>
<input name="pipe_select_in"/>
<input name="message_code"/>
<input name="csrbus_valid"/>
<input name="csrbus_wr_data"/>
<input name="csrbus_wr"/>
<input name="csrbus_addr"/>
<input name="csrbus_src_bus"/>
<input name="j2d_instance_id"/>
<output name="pipe_select_out"/>
<output name="header_good"/>
<output name="message_eq_num"/>
<output name="rds2ics_pmeack_mes_not_en_error"/>
<output name="rds2ics_pmpme_mes_not_en_error"/>
<output name="rds2ics_fatal_mes_not_en_error"/>
<output name="rds2ics_nonfatal_mes_not_en_error"/>
<output name="rds2ics_cor_mes_not_en_error"/>
<output name="csrbus_done"/>
<output name="csrbus_mapped"/>
<output name="csrbus_read_data"/>
<output name="csrbus_acc_vio"/>
<param name="ERR_COR_CODE"/>
<param name="ERR_NONFATAL_CODE"/>
<param name="ERR_FATAL_CODE"/>
<param name="PM_PME_CODE"/>
<param name="PME_TO_ACK_CODE"/>
<instance name="dmu_imu_rds_mess_csr"/>
<complexity cyclo1="8" cyclo2="3" nCaseStmts="1" nCaseItems="6" nLoops="0" nIfStmts="1" />
<volume nNodes="133" nStmts="2" nExprs="29" nInputs="10" nOutputs="12" nParams="5" nAlwaysClocks="2" nBAssign="6" nNBAssign="16" nWAssign="22" nOther="56" />
</block>
<block name="dmu_imu_rds_msi_csr_int_mondo_data_0_reg_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="int_mondo_data_0_reg_csrbus_read_data"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="1930" nStmts="0" nExprs="928" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="8" nOther="994" />
</block>
<block name="dmu_imu_rds_msi_csr_int_mondo_data_0_reg">
<input name="clk"/>
<input name="rst_l"/>
<input name="int_mondo_data_0_reg_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="int_mondo_data_0_reg_csrbus_read_data"/>
<output name="int_mondo_data_0_reg_data_hw_read"/>
<instance name="dmu_imu_rds_msi_csr_int_mondo_data_0_reg_entry"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="26" nStmts="0" nExprs="7" nInputs="4" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="1" nOther="16" />
</block>
<block name="dmu_imu_rds_msi_csr_int_mondo_data_1_reg_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="int_mondo_data_1_reg_csrbus_read_data"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="2122" nStmts="0" nExprs="1024" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="2" nOther="1096" />
</block>
<block name="dmu_imu_rds_msi_csr_int_mondo_data_1_reg">
<input name="clk"/>
<input name="rst_l"/>
<input name="int_mondo_data_1_reg_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="int_mondo_data_1_reg_csrbus_read_data"/>
<output name="int_mondo_data_1_reg_hw_read"/>
<instance name="dmu_imu_rds_msi_csr_int_mondo_data_1_reg_entry"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="26" nStmts="0" nExprs="7" nInputs="4" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="1" nOther="16" />
</block>
<block name="dmu_imu_rds_msi_csr">
<input name="clk"/>
<input name="csrbus_addr"/>
<input name="csrbus_wr_data"/>
<input name="csrbus_wr"/>
<input name="csrbus_valid"/>
<input name="rst_l"/>
<input name="csrbus_src_bus"/>
<input name="instance_id"/>
<input name="msi_mapping_ext_read_data"/>
<input name="msi_clear_reg_ext_read_data"/>
<output name="csrbus_mapped"/>
<output name="csrbus_done"/>
<output name="csrbus_read_data"/>
<output name="csrbus_acc_vio"/>
<output name="ext_addr"/>
<output name="ext_wr"/>
<output name="msi_mapping_v_ext_wr_data"/>
<output name="msi_mapping_eqnum_ext_wr_data"/>
<output name="msi_mapping_ext_select"/>
<output name="msi_clear_reg_eqwr_n_ext_wr_data"/>
<output name="msi_clear_reg_ext_select"/>
<output name="int_mondo_data_0_reg_data_hw_read"/>
<output name="int_mondo_data_1_reg_hw_read"/>
<instance name="pcie_dcm_daemon"/>
<instance name="dmu_imu_rds_msi_addr_decode"/>
<instance name="dmu_imu_rds_msi_default_grp"/>
<instance name="dmu_imu_rds_msi_stage_2_default_grp"/>
<instance name="dmu_imu_rds_msi_stage_mux_only"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="224" nStmts="0" nExprs="97" nInputs="10" nOutputs="13" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="126" />
</block>
<block name="dmu_imu_rds_msi_default_grp">
<input name="clk"/>
<input name="msi_mapping_select"/>
<input name="msi_mapping_ext_read_data"/>
<input name="msi_clear_reg_select"/>
<input name="msi_clear_reg_ext_read_data"/>
<input name="int_mondo_data_0_reg_select_pulse"/>
<input name="int_mondo_data_1_reg_select_pulse"/>
<input name="rst_l"/>
<input name="daemon_csrbus_wr_in"/>
<input name="daemon_csrbus_wr_data_in"/>
<input name="ext_addr_in"/>
<output name="msi_mapping_ext_select"/>
<output name="msi_mapping_v_ext_wr_data"/>
<output name="msi_mapping_eqnum_ext_wr_data"/>
<output name="msi_clear_reg_ext_select"/>
<output name="msi_clear_reg_eqwr_n_ext_wr_data"/>
<output name="int_mondo_data_0_reg_data_hw_read"/>
<output name="int_mondo_data_1_reg_hw_read"/>
<output name="daemon_csrbus_wr_out"/>
<output name="ext_addr_out"/>
<output name="read_data_0_out"/>
<output name="read_data_1_out"/>
<instance name="dmu_imu_rds_msi_csrpipe_3"/>
<instance name="dmu_imu_rds_msi_csrpipe_3"/>
<instance name="dmu_imu_rds_msi_csr_int_mondo_data_0_reg"/>
<instance name="dmu_imu_rds_msi_csr_int_mondo_data_1_reg"/>
<complexity cyclo1="2" cyclo2="2" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="1" />
<volume nNodes="119" nStmts="1" nExprs="35" nInputs="11" nOutputs="11" nParams="0" nAlwaysClocks="1" nBAssign="0" nNBAssign="8" nWAssign="11" nOther="63" />
</block>
<block name="dmu_imu_rds_msi_stage_2_default_grp">
<input name="clk"/>
<input name="read_data_0"/>
<input name="read_data_1"/>
<input name="msi_mapping_select"/>
<input name="msi_clear_reg_select"/>
<input name="int_mondo_data_0_reg_select_pulse"/>
<input name="int_mondo_data_1_reg_select_pulse"/>
<input name="rst_l"/>
<input name="daemon_csrbus_wr_in"/>
<input name="daemon_csrbus_wr_data_in"/>
<input name="ext_addr_in"/>
<output name="msi_mapping_select_out"/>
<output name="msi_clear_reg_select_out"/>
<output name="int_mondo_data_0_reg_select_pulse_out"/>
<output name="int_mondo_data_1_reg_select_pulse_out"/>
<output name="rst_l_out"/>
<output name="daemon_csrbus_wr_out"/>
<output name="daemon_csrbus_wr_data_out"/>
<output name="ext_addr_out"/>
<output name="read_data_0_out"/>
<instance name="dmu_imu_rds_msi_csrpipe_3"/>
<complexity cyclo1="2" cyclo2="2" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="1" />
<volume nNodes="61" nStmts="1" nExprs="12" nInputs="11" nOutputs="9" nParams="0" nAlwaysClocks="1" nBAssign="0" nNBAssign="8" nWAssign="4" nOther="35" />
</block>
<block name="dmu_imu_rds_msi_stage_mux_only">
<input name="clk"/>
<input name="read_data_0"/>
<input name="msi_mapping_select"/>
<input name="msi_clear_reg_select"/>
<input name="int_mondo_data_0_reg_select_pulse"/>
<input name="int_mondo_data_1_reg_select_pulse"/>
<input name="daemon_csrbus_wr_in"/>
<input name="daemon_csrbus_wr_data_in"/>
<input name="ext_addr_in"/>
<input name="rst_l"/>
<output name="msi_mapping_select_out"/>
<output name="msi_clear_reg_select_out"/>
<output name="int_mondo_data_0_reg_select_pulse_out"/>
<output name="int_mondo_data_1_reg_select_pulse_out"/>
<output name="daemon_csrbus_wr_out"/>
<output name="daemon_csrbus_wr_data_out"/>
<output name="ext_addr_out"/>
<output name="read_data_0_out"/>
<output name="rst_l_out"/>
<instance name="dmu_imu_rds_msi_csrpipe_1"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="43" nStmts="0" nExprs="7" nInputs="10" nOutputs="9" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="8" nOther="28" />
</block>
<block name="dmu_imu_rds_msi">
<input name="clk"/>
<input name="rst_l"/>
<input name="pipe_select_in"/>
<input name="msi_data"/>
<input name="msi_error"/>
<input name="csrbus_valid"/>
<input name="csrbus_wr_data"/>
<input name="csrbus_wr"/>
<input name="csrbus_addr"/>
<input name="csrbus_src_bus"/>
<input name="j2d_instance_id"/>
<output name="pipe_select_out"/>
<output name="header_good"/>
<output name="msi_eq_num"/>
<output name="msi_not_enabled_error"/>
<output name="sw_mondo_data_0"/>
<output name="sw_mondo_data_1"/>
<output name="csrbus_done"/>
<output name="csrbus_mapped"/>
<output name="csrbus_read_data"/>
<output name="csrbus_acc_vio"/>
<instance name="dmu_imu_rds_msi_csr"/>
<complexity cyclo1="17" cyclo2="17" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="16" />
<volume nNodes="184" nStmts="16" nExprs="39" nInputs="11" nOutputs="10" nParams="0" nAlwaysClocks="15" nBAssign="4" nNBAssign="31" nWAssign="11" nOther="68" />
</block>
<block name="dmu_imu_rds">
<input name="clk"/>
<input name="rst_l"/>
<input name="irs2rds_rcd"/>
<input name="irs2rds_rcd_empty"/>
<input name="irs2rds_data"/>
<input name="irs2rds_data_empty"/>
<input name="j2d_jid"/>
<input name="j2d_instance_id"/>
<input name="csrbus_valid"/>
<input name="csrbus_wr_data"/>
<input name="csrbus_wr"/>
<input name="csrbus_addr"/>
<input name="csrbus_src_bus"/>
<input name="dbg2rds_dbg_sel_a"/>
<input name="dbg2rds_dbg_sel_b"/>
<output name="rds2irs_rcd_deq"/>
<output name="rds2irs_data_deq"/>
<output name="rds2iss_intx_int_l"/>
<output name="rds2scs_rcd"/>
<output name="rds2scs_rcd_sel"/>
<output name="rds2scs_eq"/>
<output name="rds2eqs_eq"/>
<output name="rds2eqs_eq_sel"/>
<output name="rds2dms_data_sel"/>
<output name="rds2dms_data"/>
<output name="rds2dms_d_ptr"/>
<output name="rds2ics_msi_mal_error"/>
<output name="rds2ics_msi_par_error"/>
<output name="rds2ics_pmeack_mes_not_en_error"/>
<output name="rds2ics_pmpme_mes_not_en_error"/>
<output name="rds2ics_fatal_mes_not_en_error"/>
<output name="rds2ics_nonfatal_mes_not_en_error"/>
<output name="rds2ics_cor_mes_not_en_error"/>
<output name="rds2ics_msi_not_en_error"/>
<output name="rds2ics_error_data"/>
<output name="csrbus_done"/>
<output name="csrbus_mapped"/>
<output name="csrbus_read_data"/>
<output name="csrbus_acc_vio"/>
<output name="rds2dbg_dbg_a"/>
<output name="rds2dbg_dbg_b"/>
<output name="rds2dbg_idle"/>
<param name="EQ_WRITE_FIRST_DPTR"/>
<param name="EQ_WRITE_LAST_DPTR"/>
<instance name="dmu_imu_rds_mondo"/>
<instance name="dmu_imu_rds_mess"/>
<instance name="dmu_imu_rds_msi"/>
<instance name="dmu_imu_rds_intx"/>
<complexity cyclo1="47" cyclo2="25" nCaseStmts="3" nCaseItems="25" nLoops="0" nIfStmts="21" />
<volume nNodes="459" nStmts="12" nExprs="103" nInputs="15" nOutputs="27" nParams="2" nAlwaysClocks="62" nBAssign="34" nNBAssign="28" nWAssign="61" nOther="159" />
</block>
<block name="dmu_imu_eqs_stage_mux_only">
<input name="clk"/>
<input name="read_data_0"/>
<input name="eq_base_address_select_pulse"/>
<input name="eq_ctrl_set_select_0"/>
<input name="eq_ctrl_set_select_1"/>
<input name="eq_ctrl_set_select_2"/>
<input name="eq_ctrl_set_select_3"/>
<input name="eq_ctrl_set_select_4"/>
<input name="eq_ctrl_set_select_5"/>
<input name="eq_ctrl_set_select_6"/>
<input name="eq_ctrl_set_select_7"/>
<input name="eq_ctrl_set_select_8"/>
<input name="eq_ctrl_set_select_9"/>
<input name="eq_ctrl_set_select_10"/>
<input name="eq_ctrl_set_select_11"/>
<input name="eq_ctrl_set_select_12"/>
<input name="eq_ctrl_set_select_13"/>
<input name="eq_ctrl_set_select_14"/>
<input name="eq_ctrl_set_select_15"/>
<input name="eq_ctrl_set_select_16"/>
<input name="eq_ctrl_set_select_17"/>
<input name="eq_ctrl_set_select_18"/>
<input name="eq_ctrl_set_select_19"/>
<input name="eq_ctrl_set_select_20"/>
<input name="eq_ctrl_set_select_21"/>
<input name="eq_ctrl_set_select_22"/>
<input name="eq_ctrl_set_select_23"/>
<input name="eq_ctrl_set_select_24"/>
<input name="eq_ctrl_set_select_25"/>
<input name="eq_ctrl_set_select_26"/>
<input name="eq_ctrl_set_select_27"/>
<input name="eq_ctrl_set_select_28"/>
<input name="eq_ctrl_set_select_29"/>
<input name="eq_ctrl_set_select_30"/>
<input name="eq_ctrl_set_select_31"/>
<input name="eq_ctrl_set_select_32"/>
<input name="eq_ctrl_set_select_33"/>
<input name="eq_ctrl_set_select_34"/>
<input name="eq_ctrl_set_select_35"/>
<input name="eq_ctrl_clr_select_0"/>
<input name="eq_ctrl_clr_select_1"/>
<input name="eq_ctrl_clr_select_2"/>
<input name="eq_ctrl_clr_select_3"/>
<input name="eq_ctrl_clr_select_4"/>
<input name="eq_ctrl_clr_select_5"/>
<input name="eq_ctrl_clr_select_6"/>
<input name="eq_ctrl_clr_select_7"/>
<input name="eq_ctrl_clr_select_8"/>
<input name="eq_ctrl_clr_select_9"/>
<input name="eq_ctrl_clr_select_10"/>
<input name="eq_ctrl_clr_select_11"/>
<input name="eq_ctrl_clr_select_12"/>
<input name="eq_ctrl_clr_select_13"/>
<input name="eq_ctrl_clr_select_14"/>
<input name="eq_ctrl_clr_select_15"/>
<input name="eq_ctrl_clr_select_16"/>
<input name="eq_ctrl_clr_select_17"/>
<input name="eq_ctrl_clr_select_18"/>
<input name="eq_ctrl_clr_select_19"/>
<input name="eq_ctrl_clr_select_20"/>
<input name="eq_ctrl_clr_select_21"/>
<input name="eq_ctrl_clr_select_22"/>
<input name="eq_ctrl_clr_select_23"/>
<input name="eq_ctrl_clr_select_24"/>
<input name="eq_ctrl_clr_select_25"/>
<input name="eq_ctrl_clr_select_26"/>
<input name="eq_ctrl_clr_select_27"/>
<input name="eq_ctrl_clr_select_28"/>
<input name="eq_ctrl_clr_select_29"/>
<input name="eq_ctrl_clr_select_30"/>
<input name="eq_ctrl_clr_select_31"/>
<input name="eq_ctrl_clr_select_32"/>
<input name="eq_ctrl_clr_select_33"/>
<input name="eq_ctrl_clr_select_34"/>
<input name="eq_ctrl_clr_select_35"/>
<input name="eq_state_select_0"/>
<input name="eq_state_select_1"/>
<input name="eq_state_select_2"/>
<input name="eq_state_select_3"/>
<input name="eq_state_select_4"/>
<input name="eq_state_select_5"/>
<input name="eq_state_select_6"/>
<input name="eq_state_select_7"/>
<input name="eq_state_select_8"/>
<input name="eq_state_select_9"/>
<input name="eq_state_select_10"/>
<input name="eq_state_select_11"/>
<input name="eq_state_select_12"/>
<input name="eq_state_select_13"/>
<input name="eq_state_select_14"/>
<input name="eq_state_select_15"/>
<input name="eq_state_select_16"/>
<input name="eq_state_select_17"/>
<input name="eq_state_select_18"/>
<input name="eq_state_select_19"/>
<input name="eq_state_select_20"/>
<input name="eq_state_select_21"/>
<input name="eq_state_select_22"/>
<input name="eq_state_select_23"/>
<input name="eq_state_select_24"/>
<input name="eq_state_select_25"/>
<input name="eq_state_select_26"/>
<input name="eq_state_select_27"/>
<input name="eq_state_select_28"/>
<input name="eq_state_select_29"/>
<input name="eq_state_select_30"/>
<input name="eq_state_select_31"/>
<input name="eq_state_select_32"/>
<input name="eq_state_select_33"/>
<input name="eq_state_select_34"/>
<input name="eq_state_select_35"/>
<input name="eq_tail_select_pulse_0"/>
<input name="eq_tail_select_pulse_1"/>
<input name="eq_tail_select_pulse_2"/>
<input name="eq_tail_select_pulse_3"/>
<input name="eq_tail_select_pulse_4"/>
<input name="eq_tail_select_pulse_5"/>
<input name="eq_tail_select_pulse_6"/>
<input name="eq_tail_select_pulse_7"/>
<input name="eq_tail_select_pulse_8"/>
<input name="eq_tail_select_pulse_9"/>
<input name="eq_tail_select_pulse_10"/>
<input name="eq_tail_select_pulse_11"/>
<input name="eq_tail_select_pulse_12"/>
<input name="eq_tail_select_pulse_13"/>
<input name="eq_tail_select_pulse_14"/>
<input name="eq_tail_select_pulse_15"/>
<input name="eq_tail_select_pulse_16"/>
<input name="eq_tail_select_pulse_17"/>
<input name="eq_tail_select_pulse_18"/>
<input name="eq_tail_select_pulse_19"/>
<input name="eq_tail_select_pulse_20"/>
<input name="eq_tail_select_pulse_21"/>
<input name="eq_tail_select_pulse_22"/>
<input name="eq_tail_select_pulse_23"/>
<input name="eq_tail_select_pulse_24"/>
<input name="eq_tail_select_pulse_25"/>
<input name="eq_tail_select_pulse_26"/>
<input name="eq_tail_select_pulse_27"/>
<input name="eq_tail_select_pulse_28"/>
<input name="eq_tail_select_pulse_29"/>
<input name="eq_tail_select_pulse_30"/>
<input name="eq_tail_select_pulse_31"/>
<input name="eq_tail_select_pulse_32"/>
<input name="eq_tail_select_pulse_33"/>
<input name="eq_tail_select_pulse_34"/>
<input name="eq_tail_select_pulse_35"/>
<input name="eq_head_select_pulse_0"/>
<input name="eq_head_select_pulse_1"/>
<input name="eq_head_select_pulse_2"/>
<input name="eq_head_select_pulse_3"/>
<input name="eq_head_select_pulse_4"/>
<input name="eq_head_select_pulse_5"/>
<input name="eq_head_select_pulse_6"/>
<input name="eq_head_select_pulse_7"/>
<input name="eq_head_select_pulse_8"/>
<input name="eq_head_select_pulse_9"/>
<input name="eq_head_select_pulse_10"/>
<input name="eq_head_select_pulse_11"/>
<input name="eq_head_select_pulse_12"/>
<input name="eq_head_select_pulse_13"/>
<input name="eq_head_select_pulse_14"/>
<input name="eq_head_select_pulse_15"/>
<input name="eq_head_select_pulse_16"/>
<input name="eq_head_select_pulse_17"/>
<input name="eq_head_select_pulse_18"/>
<input name="eq_head_select_pulse_19"/>
<input name="eq_head_select_pulse_20"/>
<input name="eq_head_select_pulse_21"/>
<input name="eq_head_select_pulse_22"/>
<input name="eq_head_select_pulse_23"/>
<input name="eq_head_select_pulse_24"/>
<input name="eq_head_select_pulse_25"/>
<input name="eq_head_select_pulse_26"/>
<input name="eq_head_select_pulse_27"/>
<input name="eq_head_select_pulse_28"/>
<input name="eq_head_select_pulse_29"/>
<input name="eq_head_select_pulse_30"/>
<input name="eq_head_select_pulse_31"/>
<input name="eq_head_select_pulse_32"/>
<input name="eq_head_select_pulse_33"/>
<input name="eq_head_select_pulse_34"/>
<input name="eq_head_select_pulse_35"/>
<input name="daemon_csrbus_wr_in"/>
<input name="daemon_csrbus_wr_data_in"/>
<input name="rst_l"/>
<output name="eq_base_address_select_pulse_out"/>
<output name="eq_ctrl_set_select_0_out"/>
<output name="eq_ctrl_set_select_1_out"/>
<output name="eq_ctrl_set_select_2_out"/>
<output name="eq_ctrl_set_select_3_out"/>
<output name="eq_ctrl_set_select_4_out"/>
<output name="eq_ctrl_set_select_5_out"/>
<output name="eq_ctrl_set_select_6_out"/>
<output name="eq_ctrl_set_select_7_out"/>
<output name="eq_ctrl_set_select_8_out"/>
<output name="eq_ctrl_set_select_9_out"/>
<output name="eq_ctrl_set_select_10_out"/>
<output name="eq_ctrl_set_select_11_out"/>
<output name="eq_ctrl_set_select_12_out"/>
<output name="eq_ctrl_set_select_13_out"/>
<output name="eq_ctrl_set_select_14_out"/>
<output name="eq_ctrl_set_select_15_out"/>
<output name="eq_ctrl_set_select_16_out"/>
<output name="eq_ctrl_set_select_17_out"/>
<output name="eq_ctrl_set_select_18_out"/>
<output name="eq_ctrl_set_select_19_out"/>
<output name="eq_ctrl_set_select_20_out"/>
<output name="eq_ctrl_set_select_21_out"/>
<output name="eq_ctrl_set_select_22_out"/>
<output name="eq_ctrl_set_select_23_out"/>
<output name="eq_ctrl_set_select_24_out"/>
<output name="eq_ctrl_set_select_25_out"/>
<output name="eq_ctrl_set_select_26_out"/>
<output name="eq_ctrl_set_select_27_out"/>
<output name="eq_ctrl_set_select_28_out"/>
<output name="eq_ctrl_set_select_29_out"/>
<output name="eq_ctrl_set_select_30_out"/>
<output name="eq_ctrl_set_select_31_out"/>
<output name="eq_ctrl_set_select_32_out"/>
<output name="eq_ctrl_set_select_33_out"/>
<output name="eq_ctrl_set_select_34_out"/>
<output name="eq_ctrl_set_select_35_out"/>
<output name="eq_ctrl_clr_select_0_out"/>
<output name="eq_ctrl_clr_select_1_out"/>
<output name="eq_ctrl_clr_select_2_out"/>
<output name="eq_ctrl_clr_select_3_out"/>
<output name="eq_ctrl_clr_select_4_out"/>
<output name="eq_ctrl_clr_select_5_out"/>
<output name="eq_ctrl_clr_select_6_out"/>
<output name="eq_ctrl_clr_select_7_out"/>
<output name="eq_ctrl_clr_select_8_out"/>
<output name="eq_ctrl_clr_select_9_out"/>
<output name="eq_ctrl_clr_select_10_out"/>
<output name="eq_ctrl_clr_select_11_out"/>
<output name="eq_ctrl_clr_select_12_out"/>
<output name="eq_ctrl_clr_select_13_out"/>
<output name="eq_ctrl_clr_select_14_out"/>
<output name="eq_ctrl_clr_select_15_out"/>
<output name="eq_ctrl_clr_select_16_out"/>
<output name="eq_ctrl_clr_select_17_out"/>
<output name="eq_ctrl_clr_select_18_out"/>
<output name="eq_ctrl_clr_select_19_out"/>
<output name="eq_ctrl_clr_select_20_out"/>
<output name="eq_ctrl_clr_select_21_out"/>
<output name="eq_ctrl_clr_select_22_out"/>
<output name="eq_ctrl_clr_select_23_out"/>
<output name="eq_ctrl_clr_select_24_out"/>
<output name="eq_ctrl_clr_select_25_out"/>
<output name="eq_ctrl_clr_select_26_out"/>
<output name="eq_ctrl_clr_select_27_out"/>
<output name="eq_ctrl_clr_select_28_out"/>
<output name="eq_ctrl_clr_select_29_out"/>
<output name="eq_ctrl_clr_select_30_out"/>
<output name="eq_ctrl_clr_select_31_out"/>
<output name="eq_ctrl_clr_select_32_out"/>
<output name="eq_ctrl_clr_select_33_out"/>
<output name="eq_ctrl_clr_select_34_out"/>
<output name="eq_ctrl_clr_select_35_out"/>
<output name="eq_state_select_0_out"/>
<output name="eq_state_select_1_out"/>
<output name="eq_state_select_2_out"/>
<output name="eq_state_select_3_out"/>
<output name="eq_state_select_4_out"/>
<output name="eq_state_select_5_out"/>
<output name="eq_state_select_6_out"/>
<output name="eq_state_select_7_out"/>
<output name="eq_state_select_8_out"/>
<output name="eq_state_select_9_out"/>
<output name="eq_state_select_10_out"/>
<output name="eq_state_select_11_out"/>
<output name="eq_state_select_12_out"/>
<output name="eq_state_select_13_out"/>
<output name="eq_state_select_14_out"/>
<output name="eq_state_select_15_out"/>
<output name="eq_state_select_16_out"/>
<output name="eq_state_select_17_out"/>
<output name="eq_state_select_18_out"/>
<output name="eq_state_select_19_out"/>
<output name="eq_state_select_20_out"/>
<output name="eq_state_select_21_out"/>
<output name="eq_state_select_22_out"/>
<output name="eq_state_select_23_out"/>
<output name="eq_state_select_24_out"/>
<output name="eq_state_select_25_out"/>
<output name="eq_state_select_26_out"/>
<output name="eq_state_select_27_out"/>
<output name="eq_state_select_28_out"/>
<output name="eq_state_select_29_out"/>
<output name="eq_state_select_30_out"/>
<output name="eq_state_select_31_out"/>
<output name="eq_state_select_32_out"/>
<output name="eq_state_select_33_out"/>
<output name="eq_state_select_34_out"/>
<output name="eq_state_select_35_out"/>
<output name="eq_tail_select_pulse_0_out"/>
<output name="eq_tail_select_pulse_1_out"/>
<output name="eq_tail_select_pulse_2_out"/>
<output name="eq_tail_select_pulse_3_out"/>
<output name="eq_tail_select_pulse_4_out"/>
<output name="eq_tail_select_pulse_5_out"/>
<output name="eq_tail_select_pulse_6_out"/>
<output name="eq_tail_select_pulse_7_out"/>
<output name="eq_tail_select_pulse_8_out"/>
<output name="eq_tail_select_pulse_9_out"/>
<output name="eq_tail_select_pulse_10_out"/>
<output name="eq_tail_select_pulse_11_out"/>
<output name="eq_tail_select_pulse_12_out"/>
<output name="eq_tail_select_pulse_13_out"/>
<output name="eq_tail_select_pulse_14_out"/>
<output name="eq_tail_select_pulse_15_out"/>
<output name="eq_tail_select_pulse_16_out"/>
<output name="eq_tail_select_pulse_17_out"/>
<output name="eq_tail_select_pulse_18_out"/>
<output name="eq_tail_select_pulse_19_out"/>
<output name="eq_tail_select_pulse_20_out"/>
<output name="eq_tail_select_pulse_21_out"/>
<output name="eq_tail_select_pulse_22_out"/>
<output name="eq_tail_select_pulse_23_out"/>
<output name="eq_tail_select_pulse_24_out"/>
<output name="eq_tail_select_pulse_25_out"/>
<output name="eq_tail_select_pulse_26_out"/>
<output name="eq_tail_select_pulse_27_out"/>
<output name="eq_tail_select_pulse_28_out"/>
<output name="eq_tail_select_pulse_29_out"/>
<output name="eq_tail_select_pulse_30_out"/>
<output name="eq_tail_select_pulse_31_out"/>
<output name="eq_tail_select_pulse_32_out"/>
<output name="eq_tail_select_pulse_33_out"/>
<output name="eq_tail_select_pulse_34_out"/>
<output name="eq_tail_select_pulse_35_out"/>
<output name="eq_head_select_pulse_0_out"/>
<output name="eq_head_select_pulse_1_out"/>
<output name="eq_head_select_pulse_2_out"/>
<output name="eq_head_select_pulse_3_out"/>
<output name="eq_head_select_pulse_4_out"/>
<output name="eq_head_select_pulse_5_out"/>
<output name="eq_head_select_pulse_6_out"/>
<output name="eq_head_select_pulse_7_out"/>
<output name="eq_head_select_pulse_8_out"/>
<output name="eq_head_select_pulse_9_out"/>
<output name="eq_head_select_pulse_10_out"/>
<output name="eq_head_select_pulse_11_out"/>
<output name="eq_head_select_pulse_12_out"/>
<output name="eq_head_select_pulse_13_out"/>
<output name="eq_head_select_pulse_14_out"/>
<output name="eq_head_select_pulse_15_out"/>
<output name="eq_head_select_pulse_16_out"/>
<output name="eq_head_select_pulse_17_out"/>
<output name="eq_head_select_pulse_18_out"/>
<output name="eq_head_select_pulse_19_out"/>
<output name="eq_head_select_pulse_20_out"/>
<output name="eq_head_select_pulse_21_out"/>
<output name="eq_head_select_pulse_22_out"/>
<output name="eq_head_select_pulse_23_out"/>
<output name="eq_head_select_pulse_24_out"/>
<output name="eq_head_select_pulse_25_out"/>
<output name="eq_head_select_pulse_26_out"/>
<output name="eq_head_select_pulse_27_out"/>
<output name="eq_head_select_pulse_28_out"/>
<output name="eq_head_select_pulse_29_out"/>
<output name="eq_head_select_pulse_30_out"/>
<output name="eq_head_select_pulse_31_out"/>
<output name="eq_head_select_pulse_32_out"/>
<output name="eq_head_select_pulse_33_out"/>
<output name="eq_head_select_pulse_34_out"/>
<output name="eq_head_select_pulse_35_out"/>
<output name="daemon_csrbus_wr_out"/>
<output name="daemon_csrbus_wr_data_out"/>
<output name="read_data_0_out"/>
<output name="rst_l_out"/>
<instance name="dmu_imu_eqs_csrpipe_5"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="587" nStmts="0" nExprs="15" nInputs="186" nOutputs="185" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="184" nOther="388" />
</block>
<block name="dmu_imu">
<input name="clk"/>
<input name="rst_l"/>
<input name="por_l"/>
<input name="rm2im_rcd"/>
<input name="rm2im_rcd_enq"/>
<input name="tm2im_data"/>
<input name="tm2im_data_enq"/>
<input name="j2d_jid"/>
<input name="j2d_instance_id"/>
<input name="rm2im_rply_enq"/>
<input name="rm2im_rply"/>
<input name="mm2im_int"/>
<input name="y2k_int_l"/>
<input name="cr2im_csrbus_valid"/>
<input name="cr2im_csrbus_wr_data"/>
<input name="cr2im_csrbus_wr"/>
<input name="cr2im_csrbus_addr"/>
<input name="cr2im_csrbus_src_bus"/>
<input name="cr2im_dbg_sel_a"/>
<input name="cr2im_dbg_sel_b"/>
<input name="csr_sun4v_en"/>
<output name="im2rm_rcd"/>
<output name="im2rm_rcd_enq"/>
<output name="im2rm_mdo_enq"/>
<output name="im2rm_mdo"/>
<output name="im2di_wr"/>
<output name="im2di_addr"/>
<output name="im2di_data"/>
<output name="im2di_dpar"/>
<output name="im2di_bmask"/>
<output name="im2tm_msi32_addr_reg"/>
<output name="im2tm_msi64_addr_reg"/>
<output name="im2rm_mem64_offset_reg"/>
<output name="im2cr_csrbus_done"/>
<output name="im2cr_csrbus_mapped"/>
<output name="im2cr_csrbus_read_data"/>
<output name="im2cr_csrbus_acc_vio"/>
<output name="im2cr_dbg_a"/>
<output name="im2cr_dbg_b"/>
<output name="dmu_dbg_err_event"/>
<output name="im2tm_eqs_adr_63"/>
<output name="im2crm_bc_stall_en"/>
<output name="im2crm_ilu_stall_en"/>
<instance name="dmu_imu_irs"/>
<instance name="dmu_imu_rds"/>
<instance name="dmu_imu_scs"/>
<instance name="dmu_imu_ors"/>
<instance name="dmu_imu_eqs"/>
<instance name="dmu_imu_rss"/>
<instance name="dmu_imu_ics"/>
<instance name="dmu_imu_iss"/>
<instance name="dmu_imu_gcs"/>
<instance name="dmu_imu_dms"/>
<instance name="dmu_imu_dbg"/>
<complexity cyclo1="6" cyclo2="2" nCaseStmts="1" nCaseItems="5" nLoops="0" nIfStmts="0" />
<volume nNodes="632" nStmts="1" nExprs="276" nInputs="21" nOutputs="22" nParams="0" nAlwaysClocks="8" nBAssign="5" nNBAssign="0" nWAssign="9" nOther="333" />
</block>
<block name="dmu_mb0_msff_ctl_macro__library_a1__reset_1__width_6">
<input name="l1clk"/>
<input name="scan_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="rst_"/>
<input name="tcu_dmu_mb0_start"/>
<input name="dmu_mb0_bisi_mode"/>
<input name="dmu_mb0_user_mode"/>
<input name="dmu_diu_read_data"/>
<input name="dmu_tdb_read_data"/>
<input name="dmu_dou_dma_read_data"/>
<input name="dmu_dou_pio_read_data"/>
<input name="dev_tsb_read_data"/>
<input name="din"/>
<input name="reset"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="siclk"/>
<input name="soclk"/>
<input name="din"/>
<input name="reset"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="siclk"/>
<input name="soclk"/>
<input name="din"/>
<input name="reset"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="siclk"/>
<input name="soclk"/>
<input name="din"/>
<input name="reset"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="siclk"/>
<input name="soclk"/>
<input name="din"/>
<input name="reset"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="siclk"/>
<input name="soclk"/>
<input name="din"/>
<input name="reset"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="siclk"/>
<input name="soclk"/>
<input name="din"/>
<input name="reset"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="siclk"/>
<input name="soclk"/>
<input name="din"/>
<input name="reset"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="siclk"/>
<input name="soclk"/>
<input name="din"/>
<input name="reset"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="siclk"/>
<input name="soclk"/>
<output name="dmu_mb0_run"/>
<output name="dmu_mb0_addr"/>
<output name="dmu_mb0_wdata"/>
<output name="dmu_mb0_diu_wr_en"/>
<output name="dmu_mb0_diu_rd_en"/>
<output name="dmu_mb0_tdb_wr_en"/>
<output name="dmu_mb0_tdb_rd_en"/>
<output name="dmu_mb0_dou_dma_data_wr_en"/>
<output name="dmu_mb0_dou_dma_data_rd_en"/>
<output name="dmu_mb0_dou_pio_data_wr_en"/>
<output name="dmu_mb0_dou_pio_data_rd_en"/>
<output name="dmu_mb0_dev_wr_en"/>
<output name="dmu_mb0_dev_rd_en"/>
<output name="dmu_mb0_tsb_wr_en"/>
<output name="dmu_mb0_tsb_rd_en"/>
<output name="dmu_mb0_done"/>
<output name="dmu_mb0_fail"/>
<output name="scan_out"/>
<output name="dout"/>
<output name="scan_out"/>
<output name="dout"/>
<output name="scan_out"/>
<output name="dout"/>
<output name="scan_out"/>
<output name="dout"/>
<output name="scan_out"/>
<output name="dout"/>
<output name="scan_out"/>
<output name="dout"/>
<output name="scan_out"/>
<output name="dout"/>
<output name="scan_out"/>
<output name="dout"/>
<output name="scan_out"/>
<output name="dout"/>
<output name="scan_out"/>
<instance name="dmu_mb0_msff_ctl_macro__library_a1__reset_1__width_9"/>
<instance name="dmu_mb0_msff_ctl_macro__library_a1__reset_1__width_8"/>
<instance name="dmu_mb0_msff_ctl_macro__library_a1__reset_1__width_9"/>
<instance name="dmu_mb0_msff_ctl_macro__library_a1__reset_1__width_9"/>
<instance name="dmu_mb0_msff_ctl_macro__library_a1__reset_1__width_9"/>
<instance name="dmu_mb0_msff_ctl_macro__library_a1__reset_1__width_3"/>
<instance name="dmu_mb0_msff_ctl_macro__library_a1__reset_1__width_2"/>
<instance name="dmu_mb0_msff_ctl_macro__library_a1__reset_1__width_1"/>
<instance name="dmu_mb0_msff_ctl_macro__library_a1__reset_1__width_1"/>
<instance name="dmu_mb0_msff_ctl_macro__library_a1__reset_1__width_1"/>
<instance name="dmu_mb0_msff_ctl_macro__library_a1__reset_1__width_1"/>
<instance name="dmu_mb0_msff_ctl_macro__library_a1__reset_1__width_1"/>
<instance name="dmu_mb0_msff_ctl_macro__library_a1__reset_1__width_1"/>
<instance name="dmu_mb0_msff_ctl_macro__library_a1__reset_1__width_9"/>
<instance name="dmu_mb0_msff_ctl_macro__library_a1__reset_1__width_8"/>
<instance name="dmu_mb0_msff_ctl_macro__library_a1__reset_1__width_12"/>
<instance name="dmu_mb0_msff_ctl_macro__library_a1__reset_1__width_1"/>
<instance name="dmu_mb0_msff_ctl_macro__library_a1__reset_1__width_1"/>
<instance name="dmu_mb0_msff_ctl_macro__library_a1__reset_1__width_40"/>
<instance name="dmu_mb0_msff_ctl_macro__library_a1__reset_1__width_26"/>
<instance name="dmu_mb0_msff_ctl_macro__library_a1__reset_1__width_3"/>
<instance name="dmu_mb0_msff_ctl_macro__library_a1__reset_1__width_8"/>
<instance name="dmu_mb0_msff_ctl_macro__library_a1__reset_1__width_8"/>
<instance name="dmu_mb0_msff_ctl_macro__library_a1__reset_1__width_3"/>
<instance name="dmu_mb0_msff_ctl_macro__library_a1__reset_1__width_3"/>
<instance name="dmu_mb0_msff_ctl_macro__library_a1__reset_1__width_1"/>
<instance name="dmu_mb0_msff_ctl_macro__library_a1__reset_1__width_1"/>
<instance name="dmu_mb0_msff_ctl_macro__library_a1__reset_1__width_1"/>
<instance name="dmu_mb0_msff_ctl_macro__library_a1__reset_1__width_1"/>
<instance name="dmu_mb0_msff_ctl_macro__library_a1__reset_1__width_1"/>
<instance name="dmu_mb0_msff_ctl_macro__library_a1__reset_1__width_1"/>
<instance name="dmu_mb0_msff_ctl_macro__library_a1__reset_1__width_1"/>
<instance name="dmu_mb0_msff_ctl_macro__library_a1__reset_1__width_1"/>
<instance name="dmu_mb0_msff_ctl_macro__library_a1__reset_1__width_1"/>
<instance name="dmu_mb0_msff_ctl_macro__library_a1__reset_1__width_1"/>
<instance name="dmu_mb0_msff_ctl_macro__library_a1__reset_1__width_1"/>
<instance name="dmu_mb0_msff_ctl_macro__library_a1__reset_1__width_1"/>
<instance name="dmu_mb0_msff_ctl_macro__library_a1__reset_1__width_2"/>
<instance name="dmu_mb0_msff_ctl_macro__library_a1__reset_1__width_2"/>
<instance name="dmu_mb0_msff_ctl_macro__library_a1__reset_1__width_2"/>
<instance name="dmu_mb0_msff_ctl_macro__library_a1__reset_1__width_6"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<instance name="cl_a1_msff_syrst_4x"/>
<complexity cyclo1="106" cyclo2="88" nCaseStmts="1" nCaseItems="19" nLoops="0" nIfStmts="86" />
<volume nNodes="2888" nStmts="1" nExprs="1203" nInputs="67" nOutputs="36" nParams="0" nAlwaysClocks="12" nBAssign="19" nNBAssign="0" nWAssign="187" nOther="1466" />
</block>
<block name="dmu_mmu_csr_cim">
<input name="clk"/>
<input name="rst_l"/>
<input name="cr2mm_dbg_sel_a"/>
<input name="cr2mm_dbg_sel_b"/>
<input name="crb2csr_dbg_a"/>
<input name="crb2csr_dbg_b"/>
<input name="crb2csr_rd"/>
<input name="ptb2csr_rd"/>
<input name="qcb2csr_dbg_a"/>
<input name="qcb2csr_dbg_b"/>
<input name="qcb2csr_paq"/>
<input name="qcb2csr_vaq"/>
<input name="tcb2csr_dbg_a"/>
<input name="tcb2csr_dbg_b"/>
<input name="tcb2csr_err"/>
<input name="tcb2csr_prf"/>
<input name="tcb2csr_tcm"/>
<input name="tcb2csr_tip"/>
<input name="tcb2csr_tpl"/>
<input name="tdb2csr_rd"/>
<input name="tdb2csr_rd_ro_dup"/>
<input name="tlb2csr_addr"/>
<input name="tlb2csr_dbra"/>
<input name="tlb2csr_rqid"/>
<input name="tlb2csr_type"/>
<input name="vtb2csr_prf"/>
<input name="vtb2csr_rd"/>
<input name="csrbus_acc_vio"/>
<input name="ext_addr"/>
<input name="ext_wr"/>
<input name="ext_wr_data"/>
<input name="ctl_sparec_hw_read"/>
<input name="ctl_pd_hw_read"/>
<input name="ctl_se_hw_read"/>
<input name="ctl_cm_hw_read"/>
<input name="ctl_be_hw_read"/>
<input name="ctl_te_hw_read"/>
<input name="tsb_tb_hw_read"/>
<input name="tsb_ps_hw_read"/>
<input name="tsb_ts_hw_read"/>
<input name="int_en_hw_read"/>
<input name="log_en_hw_read"/>
<input name="err_hw_read"/>
<input name="prfc_sel1_hw_read"/>
<input name="prfc_sel0_hw_read"/>
<input name="prf0_cnt_hw_read"/>
<input name="prf1_cnt_hw_read"/>
<input name="inv_ext_select"/>
<input name="vtb_ext_select"/>
<input name="ptb_ext_select"/>
<input name="tdb_ext_select"/>
<input name="dev2iotsb_ext_select"/>
<input name="dev_iotsb2csr_rd"/>
<input name="IotsbDesc_ext_select"/>
<output name="mm2cr_dbg_a"/>
<output name="mm2cr_dbg_b"/>
<output name="mm2im_int"/>
<output name="csr2crb_ds_a"/>
<output name="csr2crb_ds_b"/>
<output name="csr2crb_ra"/>
<output name="csr2crb_wa"/>
<output name="csr2crb_wd"/>
<output name="csr2crb_we"/>
<output name="csr2pab_ps"/>
<output name="csr2ptb_inv"/>
<output name="csr2ptb_ra"/>
<output name="csr2ptb_wa"/>
<output name="csr2ptb_wd"/>
<output name="csr2ptb_we"/>
<output name="csr2qcb_ds_a"/>
<output name="csr2qcb_ds_b"/>
<output name="csr2rcb_se"/>
<output name="csr2tcb_av"/>
<output name="csr2tcb_be"/>
<output name="csr2tcb_cm"/>
<output name="csr2tcb_ds_a"/>
<output name="csr2tcb_ds_b"/>
<output name="csr2tcb_pd"/>
<output name="csr2tcb_te"/>
<output name="csr2tdb_ra"/>
<output name="csr2tdb_wa"/>
<output name="csr2tdb_wd"/>
<output name="csr2tdb_wd_ro"/>
<output name="csr2tdb_we"/>
<output name="csr2tlb_ps"/>
<output name="csr2tlb_tb"/>
<output name="csr2tlb_ts"/>
<output name="csr2vab_ps"/>
<output name="csr2vab_ts"/>
<output name="csr2vtb_ra"/>
<output name="csr2vtb_wa"/>
<output name="csr2vtb_wd"/>
<output name="csr2vtb_we"/>
<output name="ctl_spares_hw_write"/>
<output name="ctl_paq_hw_write"/>
<output name="ctl_vaq_hw_write"/>
<output name="ctl_tpl_hw_write"/>
<output name="ctl_tip_hw_write"/>
<output name="ctl_tcm_hw_write"/>
<output name="en_err_err_s_ext_read_data"/>
<output name="en_err_err_p_ext_read_data"/>
<output name="err_hw_set"/>
<output name="flta_va_hw_ld"/>
<output name="flta_va_hw_write"/>
<output name="flts_entry_hw_ld"/>
<output name="flts_entry_hw_write"/>
<output name="flts_type_hw_ld"/>
<output name="flts_type_hw_write"/>
<output name="flts_id_hw_ld"/>
<output name="flts_id_hw_write"/>
<output name="prf0_cnt_hw_write"/>
<output name="prf1_cnt_hw_write"/>
<output name="vtb_hw_acc_jtag_rd"/>
<output name="vtb_hw_acc_jtag_wr"/>
<output name="vtb_hw_acc_pio_slow_rd"/>
<output name="vtb_hw_acc_pio_slow_wr"/>
<output name="vtb_hw_acc_pio_med_rd"/>
<output name="vtb_hw_acc_pio_med_wr"/>
<output name="vtb_hw_acc_pio_fast_rd"/>
<output name="vtb_hw_acc_pio_fast_wr"/>
<output name="vtb_ext_read_data"/>
<output name="ptb_hw_acc_jtag_rd"/>
<output name="ptb_hw_acc_jtag_wr"/>
<output name="ptb_hw_acc_pio_slow_rd"/>
<output name="ptb_hw_acc_pio_slow_wr"/>
<output name="ptb_hw_acc_pio_med_rd"/>
<output name="ptb_hw_acc_pio_med_wr"/>
<output name="ptb_hw_acc_pio_fast_rd"/>
<output name="ptb_hw_acc_pio_fast_wr"/>
<output name="ptb_ext_read_data"/>
<output name="tdb_hw_acc_jtag_rd"/>
<output name="tdb_hw_acc_jtag_wr"/>
<output name="tdb_hw_acc_pio_slow_rd"/>
<output name="tdb_hw_acc_pio_slow_wr"/>
<output name="tdb_hw_acc_pio_med_rd"/>
<output name="tdb_hw_acc_pio_med_wr"/>
<output name="tdb_hw_acc_pio_fast_rd"/>
<output name="tdb_hw_acc_pio_fast_wr"/>
<output name="tdb_ext_read_data"/>
<output name="dev2iotsb_hw_acc_jtag_rd"/>
<output name="dev2iotsb_hw_acc_jtag_wr"/>
<output name="dev2iotsb_hw_acc_pio_slow_rd"/>
<output name="dev2iotsb_hw_acc_pio_slow_wr"/>
<output name="dev2iotsb_hw_acc_pio_med_rd"/>
<output name="dev2iotsb_hw_acc_pio_med_wr"/>
<output name="dev2iotsb_hw_acc_pio_fast_rd"/>
<output name="dev2iotsb_hw_acc_pio_fast_wr"/>
<output name="dev_iotsb_ext_read_data"/>
<output name="csr2dev_iotsb_rwa"/>
<output name="csr2dev_iotsb_wd"/>
<output name="csr2dev2iotsb_we"/>
<output name="csr2dev2iotsb_re"/>
<output name="IotsbDesc_hw_acc_jtag_rd"/>
<output name="IotsbDesc_hw_acc_jtag_wr"/>
<output name="IotsbDesc_hw_acc_pio_slow_rd"/>
<output name="IotsbDesc_hw_acc_pio_slow_wr"/>
<output name="IotsbDesc_hw_acc_pio_med_rd"/>
<output name="IotsbDesc_hw_acc_pio_med_wr"/>
<output name="IotsbDesc_hw_acc_pio_fast_rd"/>
<output name="IotsbDesc_hw_acc_pio_fast_wr"/>
<output name="csr2IotsbDesc_we"/>
<output name="csr2IotsbDesc_re"/>
<complexity cyclo1="39" cyclo2="15" nCaseStmts="3" nCaseItems="27" nLoops="3" nIfStmts="8" />
<volume nNodes="486" nStmts="10" nExprs="36" nInputs="54" nOutputs="108" nParams="0" nAlwaysClocks="18" nBAssign="35" nNBAssign="39" nWAssign="142" nOther="206" />
</block>
<block name="dmu_mmu_csr_csr">
<input name="clk"/>
<input name="csrbus_addr"/>
<input name="csrbus_wr_data"/>
<input name="csrbus_wr"/>
<input name="csrbus_valid"/>
<input name="rst_l"/>
<input name="por_l"/>
<input name="csrbus_src_bus"/>
<input name="instance_id"/>
<input name="ctl_spares_hw_write"/>
<input name="ctl_paq_hw_write"/>
<input name="ctl_vaq_hw_write"/>
<input name="ctl_tpl_hw_write"/>
<input name="ctl_tip_hw_write"/>
<input name="ctl_tcm_hw_write"/>
<input name="en_err_err_s_ext_read_data"/>
<input name="en_err_err_p_ext_read_data"/>
<input name="err_hw_set"/>
<input name="flta_va_hw_ld"/>
<input name="flta_va_hw_write"/>
<input name="flts_entry_hw_ld"/>
<input name="flts_entry_hw_write"/>
<input name="flts_type_hw_ld"/>
<input name="flts_type_hw_write"/>
<input name="flts_id_hw_ld"/>
<input name="flts_id_hw_write"/>
<input name="prf0_cnt_hw_write"/>
<input name="prf1_cnt_hw_write"/>
<input name="vtb_hw_acc_jtag_rd"/>
<input name="vtb_hw_acc_jtag_wr"/>
<input name="vtb_hw_acc_pio_slow_rd"/>
<input name="vtb_hw_acc_pio_slow_wr"/>
<input name="vtb_hw_acc_pio_med_rd"/>
<input name="vtb_hw_acc_pio_med_wr"/>
<input name="vtb_hw_acc_pio_fast_rd"/>
<input name="vtb_hw_acc_pio_fast_wr"/>
<input name="vtb_ext_read_data"/>
<input name="ptb_hw_acc_jtag_rd"/>
<input name="ptb_hw_acc_jtag_wr"/>
<input name="ptb_hw_acc_pio_slow_rd"/>
<input name="ptb_hw_acc_pio_slow_wr"/>
<input name="ptb_hw_acc_pio_med_rd"/>
<input name="ptb_hw_acc_pio_med_wr"/>
<input name="ptb_hw_acc_pio_fast_rd"/>
<input name="ptb_hw_acc_pio_fast_wr"/>
<input name="ptb_ext_read_data"/>
<input name="tdb_hw_acc_jtag_rd"/>
<input name="tdb_hw_acc_jtag_wr"/>
<input name="tdb_hw_acc_pio_slow_rd"/>
<input name="tdb_hw_acc_pio_slow_wr"/>
<input name="tdb_hw_acc_pio_med_rd"/>
<input name="tdb_hw_acc_pio_med_wr"/>
<input name="tdb_hw_acc_pio_fast_rd"/>
<input name="tdb_hw_acc_pio_fast_wr"/>
<input name="tdb_ext_read_data"/>
<input name="dev2iotsb_hw_acc_jtag_rd"/>
<input name="dev2iotsb_hw_acc_jtag_wr"/>
<input name="dev2iotsb_hw_acc_pio_slow_rd"/>
<input name="dev2iotsb_hw_acc_pio_slow_wr"/>
<input name="dev2iotsb_hw_acc_pio_med_rd"/>
<input name="dev2iotsb_hw_acc_pio_med_wr"/>
<input name="dev2iotsb_hw_acc_pio_fast_rd"/>
<input name="dev2iotsb_hw_acc_pio_fast_wr"/>
<input name="dev2iotsb_ext_read_data"/>
<input name="dev2iotsb_ext_done"/>
<input name="IotsbDesc_hw_acc_jtag_rd"/>
<input name="IotsbDesc_hw_acc_jtag_wr"/>
<input name="IotsbDesc_hw_acc_pio_slow_rd"/>
<input name="IotsbDesc_hw_acc_pio_slow_wr"/>
<input name="IotsbDesc_hw_acc_pio_med_rd"/>
<input name="IotsbDesc_hw_acc_pio_med_wr"/>
<input name="IotsbDesc_hw_acc_pio_fast_rd"/>
<input name="IotsbDesc_hw_acc_pio_fast_wr"/>
<input name="IotsbDesc_ext_read_data"/>
<input name="IotsbDesc_ext_done"/>
<output name="csrbus_mapped"/>
<output name="csrbus_done"/>
<output name="csrbus_read_data"/>
<output name="csrbus_acc_vio"/>
<output name="ext_addr"/>
<output name="ext_wr"/>
<output name="ext_wr_data"/>
<output name="ctl_sparec_hw_read"/>
<output name="ctl_pd_hw_read"/>
<output name="ctl_se_hw_read"/>
<output name="ctl_cm_hw_read"/>
<output name="ctl_busid_sel_hw_read"/>
<output name="ctl_sun4v_en_hw_read"/>
<output name="ctl_be_hw_read"/>
<output name="ctl_te_hw_read"/>
<output name="tsb_tb_hw_read"/>
<output name="tsb_ps_hw_read"/>
<output name="tsb_ts_hw_read"/>
<output name="inv_ext_select"/>
<output name="log_en_hw_read"/>
<output name="int_en_hw_read"/>
<output name="err_hw_read"/>
<output name="prfc_sel1_hw_read"/>
<output name="prfc_sel0_hw_read"/>
<output name="prf0_cnt_hw_read"/>
<output name="prf1_cnt_hw_read"/>
<output name="vtb_ext_select"/>
<output name="ptb_ext_select"/>
<output name="tdb_ext_select"/>
<output name="dev2iotsb_ext_select"/>
<output name="IotsbDesc_ext_select"/>
<instance name="pcie_dcm_daemon"/>
<instance name="dmu_mmu_csr_addr_decode"/>
<instance name="dmu_mmu_csr_default_grp"/>
<instance name="dmu_mmu_csr_stage_2_default_grp"/>
<instance name="dmu_mmu_csr_stage_mux_only"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="683" nStmts="0" nExprs="285" nInputs="75" nOutputs="31" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="397" />
</block>
<block name="dmu_mmu_csr_ctl_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<input name="ctl_spares_hw_write"/>
<input name="ctl_paq_hw_write"/>
<input name="ctl_vaq_hw_write"/>
<input name="ctl_tpl_hw_write"/>
<input name="ctl_tip_hw_write"/>
<input name="ctl_tcm_hw_write"/>
<output name="ctl_csrbus_read_data"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="797" nStmts="0" nExprs="352" nInputs="12" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="57" nOther="388" />
</block>
<block name="dmu_mmu_csr_ctl">
<input name="clk"/>
<input name="rst_l"/>
<input name="ctl_w_ld"/>
<input name="csrbus_wr_data"/>
<input name="ctl_spares_hw_write"/>
<input name="ctl_paq_hw_write"/>
<input name="ctl_vaq_hw_write"/>
<input name="ctl_tpl_hw_write"/>
<input name="ctl_tip_hw_write"/>
<input name="ctl_tcm_hw_write"/>
<output name="ctl_csrbus_read_data"/>
<output name="ctl_sparec_hw_read"/>
<output name="ctl_pd_hw_read"/>
<output name="ctl_se_hw_read"/>
<output name="ctl_cm_hw_read"/>
<output name="ctl_busid_sel_hw_read"/>
<output name="ctl_sun4v_en_hw_read"/>
<output name="ctl_be_hw_read"/>
<output name="ctl_te_hw_read"/>
<instance name="dmu_mmu_csr_ctl_entry"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="58" nStmts="0" nExprs="13" nInputs="10" nOutputs="9" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="8" nOther="35" />
</block>
<block name="dmu_mmu_csr_default_grp">
<input name="clk"/>
<input name="ctl_spares_hw_write"/>
<input name="ctl_paq_hw_write"/>
<input name="ctl_vaq_hw_write"/>
<input name="ctl_tpl_hw_write"/>
<input name="ctl_tip_hw_write"/>
<input name="ctl_tcm_hw_write"/>
<input name="ctl_select_pulse"/>
<input name="tsb_select_pulse"/>
<input name="fsh_select_pulse"/>
<input name="inv_select"/>
<input name="log_select_pulse"/>
<input name="int_en_select_pulse"/>
<input name="en_err_select"/>
<input name="en_err_ext_read_data"/>
<input name="err_hw_set"/>
<input name="err_select_pulse"/>
<input name="flta_va_hw_ld"/>
<input name="flta_va_hw_write"/>
<input name="flta_select_pulse"/>
<input name="flts_entry_hw_ld"/>
<input name="flts_entry_hw_write"/>
<input name="flts_type_hw_ld"/>
<input name="flts_type_hw_write"/>
<input name="flts_id_hw_ld"/>
<input name="flts_id_hw_write"/>
<input name="flts_select_pulse"/>
<input name="prfc_select_pulse"/>
<input name="prf0_cnt_hw_write"/>
<input name="prf0_select_pulse"/>
<input name="prf1_cnt_hw_write"/>
<input name="prf1_select_pulse"/>
<input name="vtb_select"/>
<input name="vtb_ext_read_data"/>
<input name="ptb_select"/>
<input name="ptb_ext_read_data"/>
<input name="tdb_select"/>
<input name="tdb_ext_read_data"/>
<input name="dev2iotsb_select"/>
<input name="dev2iotsb_ext_read_data"/>
<input name="dev2iotsb_ext_done"/>
<input name="IotsbDesc_select"/>
<input name="IotsbDesc_ext_read_data"/>
<input name="IotsbDesc_ext_done"/>
<input name="err_rw1c_alias"/>
<input name="err_rw1s_alias"/>
<input name="rst_l"/>
<input name="por_l"/>
<input name="daemon_csrbus_wr_in"/>
<input name="daemon_csrbus_wr_data_in"/>
<input name="ext_addr_in"/>
<output name="ctl_sparec_hw_read"/>
<output name="ctl_pd_hw_read"/>
<output name="ctl_se_hw_read"/>
<output name="ctl_cm_hw_read"/>
<output name="ctl_busid_sel_hw_read"/>
<output name="ctl_sun4v_en_hw_read"/>
<output name="ctl_be_hw_read"/>
<output name="ctl_te_hw_read"/>
<output name="tsb_tb_hw_read"/>
<output name="tsb_ps_hw_read"/>
<output name="tsb_ts_hw_read"/>
<output name="inv_ext_select"/>
<output name="log_en_hw_read"/>
<output name="int_en_hw_read"/>
<output name="err_hw_read"/>
<output name="prfc_sel1_hw_read"/>
<output name="prfc_sel0_hw_read"/>
<output name="prf0_cnt_hw_read"/>
<output name="prf1_cnt_hw_read"/>
<output name="vtb_ext_select"/>
<output name="ptb_ext_select"/>
<output name="tdb_ext_select"/>
<output name="dev2iotsb_ext_select"/>
<output name="IotsbDesc_ext_select"/>
<output name="daemon_csrbus_wr_out"/>
<output name="daemon_csrbus_wr_data_out"/>
<output name="ext_addr_out"/>
<output name="read_data_0_out"/>
<output name="read_data_1_out"/>
<output name="ext_done_0_out"/>
<instance name="dmu_mmu_csr_csrpipe_15"/>
<instance name="dmu_mmu_csr_csrpipe_15"/>
<instance name="dmu_mmu_csr_ctl"/>
<instance name="dmu_mmu_csr_tsb"/>
<instance name="dmu_mmu_csr_fsh"/>
<instance name="dmu_mmu_csr_log"/>
<instance name="dmu_mmu_csr_int_en"/>
<instance name="dmu_mmu_csr_err"/>
<instance name="dmu_mmu_csr_flta"/>
<instance name="dmu_mmu_csr_flts"/>
<instance name="dmu_mmu_csr_prfc"/>
<instance name="dmu_mmu_csr_prf0"/>
<instance name="dmu_mmu_csr_prf1"/>
<complexity cyclo1="2" cyclo2="2" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="1" />
<volume nNodes="472" nStmts="1" nExprs="163" nInputs="51" nOutputs="30" nParams="0" nAlwaysClocks="1" nBAssign="0" nNBAssign="26" nWAssign="22" nOther="259" />
</block>
<block name="dmu_mmu_csr_err_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="omni_rw1c_alias"/>
<input name="omni_rw1s_alias"/>
<input name="clk"/>
<input name="por_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<input name="rw1c_alias"/>
<input name="rw1s_alias"/>
<input name="err_hw_set"/>
<output name="err_csrbus_read_data"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="1464" nStmts="0" nExprs="672" nInputs="11" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="65" nOther="727" />
</block>
<block name="dmu_mmu_csr_err">
<input name="clk"/>
<input name="por_l"/>
<input name="err_w_ld"/>
<input name="csrbus_wr_data"/>
<input name="rw1c_alias"/>
<input name="rw1s_alias"/>
<input name="err_hw_set"/>
<output name="err_csrbus_read_data"/>
<output name="err_hw_read"/>
<instance name="dmu_mmu_csr_err_entry"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="41" nStmts="0" nExprs="12" nInputs="7" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="4" nNBAssign="0" nWAssign="1" nOther="24" />
</block>
<block name="dmu_mmu_csr_flta_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="por_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<input name="flta_va_hw_ld"/>
<input name="flta_va_hw_write"/>
<output name="flta_csrbus_read_data"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="2060" nStmts="0" nExprs="992" nInputs="8" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="4" nOther="1064" />
</block>
<block name="dmu_mmu_csr_flta">
<input name="clk"/>
<input name="por_l"/>
<input name="flta_w_ld"/>
<input name="csrbus_wr_data"/>
<input name="flta_va_hw_ld"/>
<input name="flta_va_hw_write"/>
<output name="flta_csrbus_read_data"/>
<instance name="dmu_mmu_csr_flta_entry"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="30" nStmts="0" nExprs="9" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="0" nOther="19" />
</block>
<block name="dmu_mmu_csr_flts_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="por_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<input name="flts_entry_hw_ld"/>
<input name="flts_entry_hw_write"/>
<input name="flts_type_hw_ld"/>
<input name="flts_type_hw_write"/>
<input name="flts_id_hw_ld"/>
<input name="flts_id_hw_write"/>
<output name="flts_csrbus_read_data"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="1106" nStmts="0" nExprs="512" nInputs="12" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="36" nOther="558" />
</block>
<block name="dmu_mmu_csr_flts">
<input name="clk"/>
<input name="por_l"/>
<input name="flts_w_ld"/>
<input name="csrbus_wr_data"/>
<input name="flts_entry_hw_ld"/>
<input name="flts_entry_hw_write"/>
<input name="flts_type_hw_ld"/>
<input name="flts_type_hw_write"/>
<input name="flts_id_hw_ld"/>
<input name="flts_id_hw_write"/>
<output name="flts_csrbus_read_data"/>
<instance name="dmu_mmu_csr_flts_entry"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="42" nStmts="0" nExprs="13" nInputs="10" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="0" nOther="27" />
</block>
<block name="dmu_mmu_csr_fsh_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="fsh_csrbus_read_data"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="1130" nStmts="0" nExprs="528" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="33" nOther="569" />
</block>
<block name="dmu_mmu_csr_fsh">
<input name="clk"/>
<input name="rst_l"/>
<input name="fsh_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="fsh_csrbus_read_data"/>
<instance name="dmu_mmu_csr_fsh_entry"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="24" nStmts="0" nExprs="7" nInputs="4" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="0" nOther="15" />
</block>
<block name="dmu_mmu_csr_int_en_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="int_en_csrbus_read_data"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="1419" nStmts="0" nExprs="672" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="25" nOther="722" />
</block>
<block name="dmu_mmu_csr_int_en">
<input name="clk"/>
<input name="rst_l"/>
<input name="int_en_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="int_en_csrbus_read_data"/>
<output name="int_en_hw_read"/>
<instance name="dmu_mmu_csr_int_en_entry"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="26" nStmts="0" nExprs="7" nInputs="4" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="1" nOther="16" />
</block>
<block name="dmu_mmu_csr_log_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="por_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="log_csrbus_read_data"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="746" nStmts="0" nExprs="336" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="45" nOther="365" />
</block>
<block name="dmu_mmu_csr_log">
<input name="clk"/>
<input name="por_l"/>
<input name="log_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="log_csrbus_read_data"/>
<output name="log_en_hw_read"/>
<instance name="dmu_mmu_csr_log_entry"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="26" nStmts="0" nExprs="7" nInputs="4" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="1" nOther="16" />
</block>
<block name="dmu_mmu_csr_prf0_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<input name="prf0_cnt_hw_write"/>
<output name="prf0_csrbus_read_data"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="2123" nStmts="0" nExprs="1024" nInputs="7" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="2" nOther="1097" />
</block>
<block name="dmu_mmu_csr_prf0">
<input name="clk"/>
<input name="rst_l"/>
<input name="prf0_w_ld"/>
<input name="csrbus_wr_data"/>
<input name="prf0_cnt_hw_write"/>
<output name="prf0_csrbus_read_data"/>
<output name="prf0_cnt_hw_read"/>
<instance name="dmu_mmu_csr_prf0_entry"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="29" nStmts="0" nExprs="8" nInputs="5" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="1" nOther="18" />
</block>
<block name="dmu_mmu_csr_prf1_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<input name="prf1_cnt_hw_write"/>
<output name="prf1_csrbus_read_data"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="2123" nStmts="0" nExprs="1024" nInputs="7" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="2" nOther="1097" />
</block>
<block name="dmu_mmu_csr_prf1">
<input name="clk"/>
<input name="rst_l"/>
<input name="prf1_w_ld"/>
<input name="csrbus_wr_data"/>
<input name="prf1_cnt_hw_write"/>
<output name="prf1_csrbus_read_data"/>
<output name="prf1_cnt_hw_read"/>
<instance name="dmu_mmu_csr_prf1_entry"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="29" nStmts="0" nExprs="8" nInputs="5" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="1" nOther="18" />
</block>
<block name="dmu_mmu_csr_prfc_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="prfc_csrbus_read_data"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="587" nStmts="0" nExprs="256" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="51" nOther="280" />
</block>
<block name="dmu_mmu_csr_prfc">
<input name="clk"/>
<input name="rst_l"/>
<input name="prfc_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="prfc_csrbus_read_data"/>
<output name="prfc_sel1_hw_read"/>
<output name="prfc_sel0_hw_read"/>
<instance name="dmu_mmu_csr_prfc_entry"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="28" nStmts="0" nExprs="7" nInputs="4" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="2" nOther="17" />
</block>
<block name="dmu_mmu_csr_stage_2_default_grp">
<input name="clk"/>
<input name="read_data_0"/>
<input name="read_data_1"/>
<input name="ext_done_0"/>
<input name="ctl_select_pulse"/>
<input name="tsb_select_pulse"/>
<input name="fsh_select_pulse"/>
<input name="inv_select"/>
<input name="log_select_pulse"/>
<input name="int_en_select_pulse"/>
<input name="en_err_select"/>
<input name="err_select_pulse"/>
<input name="flta_select_pulse"/>
<input name="flts_select_pulse"/>
<input name="prfc_select_pulse"/>
<input name="prf0_select_pulse"/>
<input name="prf1_select_pulse"/>
<input name="vtb_select"/>
<input name="ptb_select"/>
<input name="tdb_select"/>
<input name="dev2iotsb_select"/>
<input name="IotsbDesc_select"/>
<input name="err_rw1c_alias"/>
<input name="err_rw1s_alias"/>
<input name="rst_l"/>
<input name="por_l"/>
<input name="daemon_csrbus_wr_in"/>
<input name="daemon_csrbus_wr_data_in"/>
<input name="ext_addr_in"/>
<output name="ctl_select_pulse_out"/>
<output name="tsb_select_pulse_out"/>
<output name="fsh_select_pulse_out"/>
<output name="inv_select_out"/>
<output name="log_select_pulse_out"/>
<output name="int_en_select_pulse_out"/>
<output name="en_err_select_out"/>
<output name="err_select_pulse_out"/>
<output name="flta_select_pulse_out"/>
<output name="flts_select_pulse_out"/>
<output name="prfc_select_pulse_out"/>
<output name="prf0_select_pulse_out"/>
<output name="prf1_select_pulse_out"/>
<output name="vtb_select_out"/>
<output name="ptb_select_out"/>
<output name="tdb_select_out"/>
<output name="dev2iotsb_select_out"/>
<output name="IotsbDesc_select_out"/>
<output name="err_rw1c_alias_out"/>
<output name="err_rw1s_alias_out"/>
<output name="rst_l_out"/>
<output name="por_l_out"/>
<output name="daemon_csrbus_wr_out"/>
<output name="daemon_csrbus_wr_data_out"/>
<output name="ext_addr_out"/>
<output name="read_data_0_out"/>
<output name="ext_done_0_out"/>
<instance name="dmu_mmu_csr_csrpipe_15"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="157" nStmts="0" nExprs="35" nInputs="29" nOutputs="27" nParams="0" nAlwaysClocks="1" nBAssign="0" nNBAssign="19" nWAssign="7" nOther="95" />
</block>
<block name="dmu_mmu_csr_stage_mux_only">
<input name="clk"/>
<input name="read_data_0"/>
<input name="ext_done_0"/>
<input name="ctl_select_pulse"/>
<input name="tsb_select_pulse"/>
<input name="fsh_select_pulse"/>
<input name="inv_select"/>
<input name="log_select_pulse"/>
<input name="int_en_select_pulse"/>
<input name="en_err_select"/>
<input name="err_select_pulse"/>
<input name="flta_select_pulse"/>
<input name="flts_select_pulse"/>
<input name="prfc_select_pulse"/>
<input name="prf0_select_pulse"/>
<input name="prf1_select_pulse"/>
<input name="vtb_select"/>
<input name="ptb_select"/>
<input name="tdb_select"/>
<input name="dev2iotsb_select"/>
<input name="IotsbDesc_select"/>
<input name="err_rw1c_alias"/>
<input name="err_rw1s_alias"/>
<input name="daemon_csrbus_wr_in"/>
<input name="daemon_csrbus_wr_data_in"/>
<input name="ext_addr_in"/>
<input name="rst_l"/>
<input name="por_l"/>
<output name="ctl_select_pulse_out"/>
<output name="tsb_select_pulse_out"/>
<output name="fsh_select_pulse_out"/>
<output name="inv_select_out"/>
<output name="log_select_pulse_out"/>
<output name="int_en_select_pulse_out"/>
<output name="en_err_select_out"/>
<output name="err_select_pulse_out"/>
<output name="flta_select_pulse_out"/>
<output name="flts_select_pulse_out"/>
<output name="prfc_select_pulse_out"/>
<output name="prf0_select_pulse_out"/>
<output name="prf1_select_pulse_out"/>
<output name="vtb_select_out"/>
<output name="ptb_select_out"/>
<output name="tdb_select_out"/>
<output name="dev2iotsb_select_out"/>
<output name="IotsbDesc_select_out"/>
<output name="err_rw1c_alias_out"/>
<output name="err_rw1s_alias_out"/>
<output name="daemon_csrbus_wr_out"/>
<output name="daemon_csrbus_wr_data_out"/>
<output name="ext_addr_out"/>
<output name="read_data_0_out"/>
<output name="ext_done_0_out"/>
<output name="rst_l_out"/>
<output name="por_l_out"/>
<instance name="dmu_mmu_csr_csrpipe_1"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="97" nStmts="0" nExprs="7" nInputs="28" nOutputs="27" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="26" nOther="64" />
</block>
<block name="dmu_mmu_csr_tsb_entry">
<input name="omni_ld"/>
<input name="omni_data"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="w_ld"/>
<input name="csrbus_wr_data"/>
<output name="tsb_csrbus_read_data"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<instance name="csr_sw"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="1068" nStmts="0" nExprs="496" nInputs="6" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="37" nOther="535" />
</block>
<block name="dmu_mmu_csr_tsb">
<input name="clk"/>
<input name="rst_l"/>
<input name="tsb_w_ld"/>
<input name="csrbus_wr_data"/>
<output name="tsb_csrbus_read_data"/>
<output name="tsb_tb_hw_read"/>
<output name="tsb_ps_hw_read"/>
<output name="tsb_ts_hw_read"/>
<instance name="dmu_mmu_csr_tsb_entry"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="30" nStmts="0" nExprs="7" nInputs="4" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="3" nOther="18" />
</block>
<block name="dmu_mmu_csr">
<input name="clk"/>
<input name="por_l"/>
<input name="rst_l"/>
<input name="j2d_instance_id"/>
<input name="cr2mm_csrbus_addr"/>
<input name="cr2mm_csrbus_src_bus"/>
<input name="cr2mm_csrbus_valid"/>
<input name="cr2mm_csrbus_wr"/>
<input name="cr2mm_csrbus_wr_data"/>
<input name="cr2mm_dbg_sel_a"/>
<input name="cr2mm_dbg_sel_b"/>
<input name="crb2csr_dbg_a"/>
<input name="crb2csr_dbg_b"/>
<input name="crb2csr_rd"/>
<input name="ptb2csr_rd"/>
<input name="qcb2csr_dbg_a"/>
<input name="qcb2csr_dbg_b"/>
<input name="qcb2csr_paq"/>
<input name="qcb2csr_vaq"/>
<input name="tcb2csr_dbg_a"/>
<input name="tcb2csr_dbg_b"/>
<input name="tcb2csr_err"/>
<input name="tcb2csr_prf"/>
<input name="tcb2csr_tcm"/>
<input name="tcb2csr_tip"/>
<input name="tcb2csr_tpl"/>
<input name="tdb2csr_rd"/>
<input name="tdb2csr_rd_ro_dup"/>
<input name="tlb2csr_addr"/>
<input name="tlb2csr_dbra"/>
<input name="tlb2csr_rqid"/>
<input name="tlb2csr_type"/>
<input name="vtb2csr_prf"/>
<input name="vtb2csr_rd"/>
<input name="dev_iotsb2csr_rd"/>
<input name="dev_iotsb_ext_done"/>
<output name="mm2cr_csrbus_acc_vio"/>
<output name="mm2cr_csrbus_done"/>
<output name="mm2cr_csrbus_mapped"/>
<output name="mm2cr_csrbus_read_data"/>
<output name="mm2cr_dbg_a"/>
<output name="mm2cr_dbg_b"/>
<output name="mm2im_int"/>
<output name="csr2crb_ds_a"/>
<output name="csr2crb_ds_b"/>
<output name="csr2crb_ra"/>
<output name="csr2crb_wa"/>
<output name="csr2crb_wd"/>
<output name="csr2crb_we"/>
<output name="csr2pab_ps"/>
<output name="csr2ptb_inv"/>
<output name="csr2ptb_ra"/>
<output name="csr2ptb_wa"/>
<output name="csr2ptb_wd"/>
<output name="csr2ptb_we"/>
<output name="csr2qcb_ds_a"/>
<output name="csr2qcb_ds_b"/>
<output name="csr2rcb_se"/>
<output name="csr2tcb_av"/>
<output name="csr2tcb_be"/>
<output name="csr2tcb_cm"/>
<output name="csr2tcb_ds_a"/>
<output name="csr2tcb_ds_b"/>
<output name="csr2tcb_pd"/>
<output name="csr2tcb_te"/>
<output name="csr2tdb_ra"/>
<output name="csr2tdb_wa"/>
<output name="csr2tdb_wd"/>
<output name="csr2tdb_wd_ro"/>
<output name="csr2tdb_we"/>
<output name="csr2tlb_ps"/>
<output name="csr2tlb_tb"/>
<output name="csr2tlb_ts"/>
<output name="csr2vab_ps"/>
<output name="csr2vab_ts"/>
<output name="csr2vtb_ra"/>
<output name="csr2vtb_wa"/>
<output name="csr2vtb_wd"/>
<output name="csr2vtb_we"/>
<output name="csr2dev_iotsb_wd"/>
<output name="csr2dev2iotsb_we"/>
<output name="csr2dev2iotsb_re"/>
<output name="csr2IotsbDesc_we"/>
<output name="csr2IotsbDesc_re"/>
<output name="csr2dev_iotsb_rwa"/>
<output name="ctl_busid_sel_hw_read"/>
<output name="ctl_sun4v_en_hw_read"/>
<instance name="dmu_mmu_csr_csr"/>
<instance name="dmu_mmu_csr_cim"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="626" nStmts="0" nExprs="268" nInputs="36" nOutputs="51" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="358" />
</block>
<block name="dmu_mmu_irb">
<input name="rm2mm_rcd"/>
<input name="rm2mm_rcd_enq"/>
<input name="qcb2irb_full"/>
<output name="mm2rm_rcd_full"/>
<output name="irb2qcb_enq"/>
<output name="irb2rdq_rcd"/>
<output name="irb2vaq_rcd"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="18" nStmts="0" nExprs="0" nInputs="3" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="10" nOther="8" />
</block>
<block name="dmu_mmu_orb">
<input name="cm2mm_rcd_full"/>
<input name="qcb2orb_enq"/>
<input name="rdq2orb_rcd"/>
<input name="paq2orb_rcd"/>
<output name="mm2cm_rcd"/>
<output name="mm2cm_rcd_enq"/>
<output name="orb2qcb_full"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="18" nStmts="0" nExprs="0" nInputs="4" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="10" nOther="8" />
</block>
<block name="dmu_mmu_pab">
<input name="clk"/>
<input name="rst_l"/>
<input name="csr2pab_ps"/>
<input name="tcb2pab_err"/>
<input name="tcb2pab_sel"/>
<input name="tdb2pab_par"/>
<input name="tdb2pab_ppn"/>
<input name="tdb2pab_wrt"/>
<input name="tdb2pab_vld"/>
<input name="tlb2pab_addr"/>
<input name="tlb2pab_type"/>
<input name="tlb2pab_vld"/>
<input name="tlb2pab_wrt"/>
<input name="tlb2pab_pkt_ro"/>
<input name="tlb2pab_tablewalk_ro"/>
<input name="tdb2pab_key"/>
<input name="tdb2pab_fnm"/>
<input name="tdb2pab_keyvld"/>
<input name="tdb2pab_ro"/>
<input name="tlb2pab_sun4v_pgsz"/>
<input name="sun4v_mode"/>
<input name="tlb2pab_byp_ps2"/>
<output name="pab2paq_rcd"/>
<output name="pab2tcb_err"/>
<param name="PAM"/>
<param name="PAM_N2"/>
<param name="MEM_RDT"/>
<param name="MEM_RDB"/>
<param name="MEM_WRT"/>
<param name="MEM_WRB"/>
<param name="MSG_WRT"/>
<param name="MSG_WRB"/>
<param name="MSI_WRT"/>
<param name="MSI_WRB"/>
<complexity cyclo1="58" cyclo2="17" nCaseStmts="5" nCaseItems="46" nLoops="0" nIfStmts="11" />
<volume nNodes="252" nStmts="11" nExprs="53" nInputs="22" nOutputs="2" nParams="10" nAlwaysClocks="21" nBAssign="55" nNBAssign="8" nWAssign="19" nOther="85" />
</block>
<block name="dmu_mmu_ptb">
<input name="l2clk"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="scan_in"/>
<input name="tcu_array_bypass"/>
<input name="tcu_se_scancollar_in"/>
<input name="tcu_scan_en"/>
<input name="tcu_array_wr_inhibit"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="rcb2ptb_addr"/>
<input name="rcb2ptb_vld"/>
<input name="tlb2ptb_addr"/>
<input name="csr2ptb_inv"/>
<input name="csr2ptb_ra"/>
<input name="csr2ptb_wa"/>
<input name="csr2ptb_wd"/>
<input name="csr2ptb_we"/>
<input name="tcb2ptb_sel"/>
<input name="tcb2ptb_vld"/>
<input name="tcb2ptb_wa"/>
<input name="tcb2ptb_we"/>
<input name="dmu_cb0_run"/>
<input name="dmu_cb0_addr"/>
<input name="dmu_cb0_wdata_key"/>
<input name="dmu_cb0_mmu_ptb_wr_en"/>
<input name="dmu_cb0_mmu_ptb_rd_en"/>
<input name="dmu_cb0_mmu_ptb_lkup_en"/>
<output name="scan_out"/>
<output name="mmu_ptb_hit"/>
<output name="ptb2csr_rd"/>
<output name="ptb2tcb_hit"/>
<output name="ptb2vtb_inv"/>
<instance name="n2_mmu_cm_64x34s_cust"/>
<complexity cyclo1="15" cyclo2="15" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="14" />
<volume nNodes="134" nStmts="2" nExprs="22" nInputs="29" nOutputs="5" nParams="0" nAlwaysClocks="6" nBAssign="4" nNBAssign="6" nWAssign="30" nOther="64" />
</block>
<block name="dmu_mmu_qcb">
<input name="clk"/>
<input name="rst_l"/>
<input name="csr2qcb_ds_a"/>
<input name="csr2qcb_ds_b"/>
<input name="irb2qcb_enq"/>
<input name="orb2qcb_full"/>
<input name="tcb2qcb_hld"/>
<input name="tcb2qcb_vld"/>
<output name="qcb2csr_dbg_a"/>
<output name="qcb2csr_dbg_b"/>
<output name="qcb2csr_paq"/>
<output name="qcb2csr_vaq"/>
<output name="qcb2irb_full"/>
<output name="qcb2orb_enq"/>
<output name="qcb2paq_ld"/>
<output name="qcb2paq_ds"/>
<output name="qcb2rdq_ld"/>
<output name="qcb2rdq_ds"/>
<output name="qcb2tcb_hld"/>
<output name="qcb2tcb_vld"/>
<output name="qcb2vaq_ld"/>
<output name="qcb2vaq_ds"/>
<instance name="dmu_mmu_qcb_qmc"/>
<instance name="dmu_mmu_qcb_qgc"/>
<instance name="dmu_mmu_qcb_qgc"/>
<instance name="dmu_mmu_qcb_qgc"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="125" nStmts="0" nExprs="49" nInputs="8" nOutputs="14" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="76" />
</block>
<block name="dmu_mmu_rcb">
<input name="clk"/>
<input name="rst_l"/>
<input name="j2d_mmu_addr"/>
<input name="j2d_mmu_addr_vld"/>
<input name="cl2mm_tcr_ack"/>
<input name="cl2mm_tdr_rcd"/>
<input name="cl2mm_tdr_vld"/>
<input name="csr2rcb_se"/>
<input name="tcb2rcb_tag"/>
<input name="tcb2rcb_req"/>
<input name="tlb2rcb_addr"/>
<output name="mm2cl_tcr_rcd"/>
<output name="mm2cl_tcr_req"/>
<output name="rcb2ptb_addr"/>
<output name="rcb2ptb_vld"/>
<output name="rcb2tcb_ack"/>
<output name="rcb2tcb_err"/>
<output name="rcb2tcb_tag"/>
<output name="rcb2tcb_vld"/>
<output name="rcb2tlb_dhi"/>
<output name="rcb2tlb_dlo"/>
<output name="rcb2tlb_dhi_ro"/>
<output name="rcb2tlb_dlo_ro"/>
<complexity cyclo1="2" cyclo2="2" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="1" />
<volume nNodes="63" nStmts="1" nExprs="1" nInputs="11" nOutputs="12" nParams="0" nAlwaysClocks="1" nBAssign="0" nNBAssign="4" nWAssign="30" nOther="26" />
</block>
<block name="dmu_mmu_srq_iommu">
<input name="l2clk"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="por_l"/>
<input name="scan_in"/>
<input name="tcu_array_bypass"/>
<input name="tcu_scan_en"/>
<input name="tcu_se_scancollar_in"/>
<input name="tcu_array_wr_inhibit"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="ld"/>
<input name="ds"/>
<input name="di"/>
<input name="sun4v_mode"/>
<input name="csr2dev_iotsb_wd"/>
<input name="csr2dev2iotsb_we"/>
<input name="csr2dev2iotsb_re"/>
<input name="csr2IotsbDesc_we"/>
<input name="csr2IotsbDesc_re"/>
<input name="csr2dev_iotsb_rwa"/>
<input name="busid_sel"/>
<input name="dsn_dmc_iei"/>
<input name="dmu_mb0_run"/>
<input name="dmu_mb0_addr"/>
<input name="dmu_mb0_wdata"/>
<input name="dmu_mb0_dev_wr_en"/>
<input name="dmu_mb0_dev_rd_en"/>
<input name="dmu_mb0_tsb_wr_en"/>
<input name="dmu_mb0_tsb_rd_en"/>
<input name="efu_dmu_data"/>
<input name="efu_dmu_xfer_en"/>
<input name="efu_dmu_clr"/>
<output name="scan_out"/>
<output name="srq2vab_sun4v_pgsz"/>
<output name="srq2vab_sun4v_byp_ps0"/>
<output name="srq2tmc_sun4v_pgsz_err"/>
<output name="do"/>
<output name="iotsbno"/>
<output name="iotsb_basepa"/>
<output name="srq2vab_np"/>
<output name="srq2vab_adva"/>
<output name="srq2tmc_ivld"/>
<output name="srq2tmc_ipe"/>
<output name="dev_iotsb2csr_rd"/>
<output name="lkup_deque_en"/>
<output name="csr_done"/>
<output name="dmu_efu_data"/>
<output name="dmu_efu_xfer_en"/>
<param name="QD"/>
<param name="QW"/>
<instance name="dmu_mmu_arbiter_rrobin"/>
<instance name="n2_iom_sp_devtsb_cust"/>
<complexity cyclo1="64" cyclo2="48" nCaseStmts="2" nCaseItems="18" nLoops="0" nIfStmts="45" />
<volume nNodes="325" nStmts="17" nExprs="60" nInputs="34" nOutputs="16" nParams="2" nAlwaysClocks="13" nBAssign="20" nNBAssign="33" nWAssign="63" nOther="119" />
</block>
<block name="dmu_mmu_tcb">
<input name="clk"/>
<input name="rst_l"/>
<input name="crb2tcb_tag"/>
<input name="csr2tcb_av"/>
<input name="csr2tcb_be"/>
<input name="csr2tcb_cm"/>
<input name="csr2tcb_ds_a"/>
<input name="csr2tcb_ds_b"/>
<input name="csr2tcb_pd"/>
<input name="csr2tcb_te"/>
<input name="pab2tcb_err"/>
<input name="ptb2tcb_hit"/>
<input name="rcb2tcb_ack"/>
<input name="rcb2tcb_err"/>
<input name="rcb2tcb_tag"/>
<input name="rcb2tcb_vld"/>
<input name="tlb2tcb_hit"/>
<input name="vab2tcb_err"/>
<input name="vab2tcb_vld"/>
<input name="vab2tcb_sun4v_va_oor"/>
<input name="vab2tcb_4vor"/>
<input name="vab2tcb_s4uf"/>
<input name="qcb2tcb_hld"/>
<input name="qcb2tcb_vld"/>
<input name="vtb2tcb_hit"/>
<input name="vaq2tcb_deq_en"/>
<input name="tdb2tmc_kerr"/>
<input name="tlb2tmc_kerr"/>
<input name="srq2tmc_ipe"/>
<input name="srq2tmc_ivld"/>
<input name="sun4v_mode"/>
<input name="srq2tmc_sun4v_pgsz_err"/>
<output name="tcb2crb_req"/>
<output name="tcb2csr_dbg_a"/>
<output name="tcb2csr_dbg_b"/>
<output name="tcb2csr_err"/>
<output name="tcb2csr_prf"/>
<output name="tcb2csr_tcm"/>
<output name="tcb2csr_tip"/>
<output name="tcb2csr_tpl"/>
<output name="tcb2pab_err"/>
<output name="tcb2pab_sel"/>
<output name="tcb2ptb_sel"/>
<output name="tcb2ptb_vld"/>
<output name="tcb2ptb_wa"/>
<output name="tcb2ptb_we"/>
<output name="tcb2qcb_hld"/>
<output name="tcb2qcb_vld"/>
<output name="tcb2rcb_req"/>
<output name="tcb2rcb_tag"/>
<output name="tcb2tdb_sel"/>
<output name="tcb2tdb_wa"/>
<output name="tcb2tdb_we"/>
<output name="tcb2tlb_dld"/>
<output name="tcb2tlb_hld"/>
<output name="tcb2tlb_ra"/>
<output name="tcb2tlb_ras"/>
<output name="tcb2tlb_sel"/>
<output name="tcb2tlb_tld"/>
<output name="tcb2vab_hld"/>
<output name="tcb2vtb_hld"/>
<output name="tcb2vtb_sel"/>
<output name="tcb2vtb_tmv"/>
<output name="tcb2vtb_vld"/>
<output name="tcb2vtb_wa"/>
<output name="tcb2vtb_we"/>
<instance name="dmu_mmu_tcb_tcc"/>
<instance name="dmu_mmu_tcb_tdc"/>
<instance name="dmu_mmu_tcb_tmc"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="256" nStmts="0" nExprs="93" nInputs="32" nOutputs="34" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="163" />
</block>
<block name="dmu_mmu_tdb">
<input name="l2clk"/>
<input name="clk"/>
<input name="scan_in"/>
<input name="tcu_array_bypass"/>
<input name="tcu_scan_en"/>
<input name="tcu_se_scancollar_in"/>
<input name="tcu_array_wr_inhibit"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="csr2tdb_ra"/>
<input name="csr2tdb_wa"/>
<input name="csr2tdb_wd"/>
<input name="csr2tdb_wd_ro"/>
<input name="csr2tdb_we"/>
<input name="tcb2tdb_sel"/>
<input name="tcb2tdb_wa"/>
<input name="tcb2tdb_we"/>
<input name="tlb2tdb_data"/>
<input name="tlb2tdb_data_ro"/>
<input name="tlb2tdb_rqid"/>
<input name="vtb2tdb_dbra"/>
<input name="dsn_dmc_iei"/>
<input name="dmu_mb0_run"/>
<input name="dmu_mb0_addr"/>
<input name="dmu_mb0_wdata"/>
<input name="dmu_mb0_tdb_wr_en"/>
<input name="dmu_mb0_tdb_rd_en"/>
<output name="scan_out"/>
<output name="tdb2csr_rd"/>
<output name="tdb2csr_rd_ro_dup"/>
<output name="tdb2pab_par"/>
<output name="tdb2pab_ppn"/>
<output name="tdb2pab_key"/>
<output name="tdb2pab_fnm"/>
<output name="tdb2pab_vld"/>
<output name="tdb2pab_keyvld"/>
<output name="tdb2pab_wrt"/>
<output name="tdb2pab_ro"/>
<output name="tdb2tmc_kerr"/>
<output name="tdb_dout_6msb"/>
<instance name="n2_dmu_dp_512x60s_cust"/>
<complexity cyclo1="17" cyclo2="17" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="16" />
<volume nNodes="107" nStmts="0" nExprs="16" nInputs="28" nOutputs="13" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="32" nOther="59" />
</block>
<block name="dmu_mmu_tlb">
<input name="clk"/>
<input name="rst_l"/>
<input name="csr2tlb_ps"/>
<input name="csr2tlb_tb"/>
<input name="csr2tlb_ts"/>
<input name="rcb2tlb_dhi"/>
<input name="rcb2tlb_dlo"/>
<input name="rcb2tlb_dhi_ro"/>
<input name="rcb2tlb_dlo_ro"/>
<input name="tcb2tlb_dld"/>
<input name="tcb2tlb_hld"/>
<input name="tcb2tlb_ra"/>
<input name="tcb2tlb_ras"/>
<input name="tcb2tlb_sel"/>
<input name="tcb2tlb_tld"/>
<input name="vab2tlb_addr"/>
<input name="vab2tlb_rqid"/>
<input name="vab2tlb_type"/>
<input name="vab2tlb_ro"/>
<input name="vab2tlb_iotsbno"/>
<input name="vab2tlb_tsbbpa"/>
<input name="vab2tlb_sun4v_pgnmb"/>
<input name="vab2tlb_sun4v_pgsz"/>
<input name="vtb2tlb_dbra"/>
<input name="sun4v_mode"/>
<input name="vab2tlb_sun4v_byp_ps1"/>
<input name="va"/>
<input name="sun4v_pgnmb"/>
<input name="tb"/>
<input name="ts"/>
<input name="ps"/>
<input name="mode"/>
<input name="tsbbpa"/>
<output name="tlb2csr_addr"/>
<output name="tlb2csr_dbra"/>
<output name="tlb2csr_rqid"/>
<output name="tlb2csr_type"/>
<output name="tlb2tdb_rqid"/>
<output name="tlb2pab_addr"/>
<output name="tlb2pab_sun4v_pgsz"/>
<output name="tlb2pab_type"/>
<output name="tlb2pab_pkt_ro"/>
<output name="tlb2pab_tablewalk_ro"/>
<output name="tlb2pab_vld"/>
<output name="tlb2pab_wrt"/>
<output name="tlb2ptb_addr"/>
<output name="tlb2rcb_addr"/>
<output name="tlb2tcb_hit"/>
<output name="tlb2tdb_data"/>
<output name="tlb2tdb_data_ro"/>
<output name="tlb2vtb_addr"/>
<output name="tlb2vtb_iotsbno"/>
<output name="tlb2tmc_kerr"/>
<output name="tlb2pab_byp_ps2"/>
<param name="PAM"/>
<param name="VTL"/>
<param name="VTM"/>
<complexity cyclo1="60" cyclo2="27" nCaseStmts="4" nCaseItems="37" nLoops="0" nIfStmts="22" />
<volume nNodes="337" nStmts="19" nExprs="53" nInputs="33" nOutputs="21" nParams="3" nAlwaysClocks="24" nBAssign="62" nNBAssign="42" nWAssign="33" nOther="104" />
</block>
<block name="dmu_mmu_vab">
<input name="clk"/>
<input name="rst_l"/>
<input name="csr2vab_ps"/>
<input name="csr2vab_ts"/>
<input name="tcb2vab_hld"/>
<input name="vaq2vab_rcd"/>
<input name="vaq2vab_iotsbno"/>
<input name="vaq2vab_tsbbpa"/>
<input name="srq2vab_np"/>
<input name="srq2vab_adva"/>
<input name="srq2vab_sun4v_pgsz"/>
<input name="srq2vab_sun4v_byp_ps0"/>
<input name="sun4v_mode"/>
<output name="vab2tcb_err"/>
<output name="vab2tcb_vld"/>
<output name="vab2tcb_sun4v_va_oor"/>
<output name="vab2tcb_4vor"/>
<output name="vab2tcb_s4uf"/>
<output name="vab2tlb_addr"/>
<output name="vab2tlb_rqid"/>
<output name="vab2tlb_type"/>
<output name="vab2tlb_ro"/>
<output name="vab2tlb_iotsbno"/>
<output name="vab2tlb_tsbbpa"/>
<output name="vab2tlb_sun4v_pgnmb"/>
<output name="vab2tlb_sun4v_pgsz"/>
<output name="vab2vtb_addr"/>
<output name="vab2vtb_dbra"/>
<output name="vab2vtb_iotsbno"/>
<output name="vab2tlb_sun4v_byp_ps1"/>
<param name="VTL"/>
<param name="VTM"/>
<param name="MEM_RDT"/>
<param name="MEM_RDB"/>
<param name="MEM_WRT"/>
<param name="MEM_WRB"/>
<param name="MSG_WRT"/>
<param name="MSG_WRB"/>
<param name="MSI_WRT"/>
<param name="MSI_WRB"/>
<complexity cyclo1="77" cyclo2="14" nCaseStmts="5" nCaseItems="68" nLoops="0" nIfStmts="8" />
<volume nNodes="343" nStmts="10" nExprs="74" nInputs="13" nOutputs="17" nParams="10" nAlwaysClocks="21" nBAssign="79" nNBAssign="20" nWAssign="22" nOther="117" />
</block>
<block name="dmu_mmu_vtb">
<input name="l2clk"/>
<input name="clk"/>
<input name="rst_l"/>
<input name="scan_in"/>
<input name="tcu_array_bypass"/>
<input name="tcu_se_scancollar_in"/>
<input name="tcu_scan_en"/>
<input name="tcu_array_wr_inhibit"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="csr2vtb_ra"/>
<input name="csr2vtb_wa"/>
<input name="csr2vtb_wd"/>
<input name="csr2vtb_we"/>
<input name="ptb2vtb_inv"/>
<input name="tcb2vtb_hld"/>
<input name="tcb2vtb_sel"/>
<input name="tcb2vtb_tmv"/>
<input name="tcb2vtb_vld"/>
<input name="tcb2vtb_wa"/>
<input name="tcb2vtb_we"/>
<input name="tlb2vtb_addr"/>
<input name="tlb2vtb_iotsbno"/>
<input name="vab2vtb_addr"/>
<input name="vab2vtb_dbra"/>
<input name="vab2vtb_iotsbno"/>
<input name="sun4v_mode"/>
<input name="dmu_cb0_run"/>
<input name="dmu_cb0_addr"/>
<input name="dmu_cb0_wdata_key"/>
<input name="dmu_cb0_mmu_vtb_wr_en"/>
<input name="dmu_cb0_mmu_vtb_rd_en"/>
<input name="dmu_cb0_mmu_vtb_lkup_en"/>
<input name="dmu_cb0_hld"/>
<input name="di"/>
<output name="scan_out"/>
<output name="vtb2crb_hit"/>
<output name="vtb2crb_inv"/>
<output name="vtb2crb_tag"/>
<output name="vtb2crb_vld"/>
<output name="vtb2csr_prf"/>
<output name="vtb2csr_rd"/>
<output name="vtb2tcb_hit"/>
<output name="vtb2tdb_dbra"/>
<output name="vtb2tlb_dbra"/>
<output name="mmu_vtb_hit"/>
<output name="vtb_dout_4msb"/>
<param name="MAX"/>
<instance name="n2_mmu_cm_64x34s_cust"/>
<complexity cyclo1="23" cyclo2="23" nCaseStmts="0" nCaseItems="0" nLoops="1" nIfStmts="21" />
<volume nNodes="184" nStmts="7" nExprs="28" nInputs="36" nOutputs="12" nParams="1" nAlwaysClocks="10" nBAssign="11" nNBAssign="7" nWAssign="39" nOther="82" />
</block>
<block name="dmu_mmu">
<input name="l2clk"/>
<input name="clk"/>
<input name="por_l"/>
<input name="rst_l"/>
<input name="scan_in"/>
<input name="tcu_array_bypass"/>
<input name="tcu_scan_en"/>
<input name="tcu_se_scancollar_in"/>
<input name="tcu_array_wr_inhibit"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="j2d_instance_id"/>
<input name="j2d_mmu_addr"/>
<input name="j2d_mmu_addr_vld"/>
<input name="cl2mm_tcr_ack"/>
<input name="cm2mm_rcd_full"/>
<input name="cr2mm_csrbus_addr"/>
<input name="cr2mm_csrbus_src_bus"/>
<input name="cr2mm_csrbus_valid"/>
<input name="cr2mm_csrbus_wr"/>
<input name="cr2mm_csrbus_wr_data"/>
<input name="cr2mm_dbg_sel_a"/>
<input name="cr2mm_dbg_sel_b"/>
<input name="cl2mm_tdr_rcd"/>
<input name="cl2mm_tdr_vld"/>
<input name="rm2mm_rcd"/>
<input name="rm2mm_rcd_enq"/>
<input name="dsn_dmc_iei"/>
<input name="dmu_cb0_run"/>
<input name="dmu_cb0_addr"/>
<input name="dmu_cb0_wdata_key"/>
<input name="dmu_cb0_mmu_ptb_wr_en"/>
<input name="dmu_cb0_mmu_ptb_rd_en"/>
<input name="dmu_cb0_mmu_ptb_lkup_en"/>
<input name="dmu_cb0_mmu_vtb_wr_en"/>
<input name="dmu_cb0_mmu_vtb_rd_en"/>
<input name="dmu_cb0_mmu_vtb_lkup_en"/>
<input name="dmu_cb0_hld"/>
<input name="dmu_mb0_run"/>
<input name="dmu_mb0_addr"/>
<input name="dmu_mb0_wdata"/>
<input name="dmu_mb0_dev_wr_en"/>
<input name="dmu_mb0_dev_rd_en"/>
<input name="dmu_mb0_tsb_wr_en"/>
<input name="dmu_mb0_tsb_rd_en"/>
<input name="dmu_mb0_tdb_wr_en"/>
<input name="dmu_mb0_tdb_rd_en"/>
<input name="efu_dmu_data"/>
<input name="efu_dmu_xfer_en"/>
<input name="efu_dmu_clr"/>
<output name="scan_out"/>
<output name="mm2cl_tcr_rcd"/>
<output name="mm2cl_tcr_req"/>
<output name="mm2cm_rcd"/>
<output name="mm2cm_rcd_enq"/>
<output name="mm2cr_csrbus_acc_vio"/>
<output name="mm2cr_csrbus_done"/>
<output name="mm2cr_csrbus_mapped"/>
<output name="mm2cr_csrbus_read_data"/>
<output name="mm2cr_dbg_a"/>
<output name="mm2cr_dbg_b"/>
<output name="mm2im_int"/>
<output name="mm2rm_rcd_full"/>
<output name="mmu_ptb_hit"/>
<output name="mmu_vtb_hit"/>
<output name="vtb_dout_4msb"/>
<output name="ptb2csr_rd2"/>
<output name="vtb2csr_rd"/>
<output name="dev_iotsb2csr_rd"/>
<output name="tdb_dout_6msb"/>
<output name="tdb2csr_rd"/>
<output name="tdb2csr_rd_ro_dup"/>
<output name="dmu_efu_data"/>
<output name="dmu_efu_xfer_en"/>
<output name="csr_sun4v_en"/>
<instance name="dmu_mmu_crb"/>
<instance name="dmu_mmu_csr"/>
<instance name="dmu_mmu_irb"/>
<instance name="dmu_mmu_orb"/>
<instance name="dmu_mmu_pab"/>
<instance name="dmu_mmu_ptb"/>
<instance name="dmu_mmu_qcb"/>
<instance name="dmu_mmu_rcb"/>
<instance name="dmu_mmu_srq"/>
<instance name="dmu_mmu_srq"/>
<instance name="dmu_mmu_srq_iommu"/>
<instance name="dmu_mmu_tcb"/>
<instance name="dmu_mmu_tdb"/>
<instance name="dmu_mmu_tlb"/>
<instance name="dmu_mmu_vab"/>
<instance name="dmu_mmu_vtb"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="1130" nStmts="0" nExprs="517" nInputs="51" nOutputs="25" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="613" />
</block>
<block name="n2_mmu_cm_64x34s_cust_array">
<input name="clk"/>
<input name="rd_addr_array"/>
<input name="wr_addr_array"/>
<input name="wr_en_array"/>
<input name="wr_inhibit_array"/>
<input name="lkup_en_array"/>
<input name="hld_array"/>
<input name="din_array"/>
<input name="key_array"/>
<output name="dout_array"/>
<output name="hit_array"/>
<complexity cyclo1="8" cyclo2="8" nCaseStmts="0" nCaseItems="0" nLoops="2" nIfStmts="5" />
<volume nNodes="56" nStmts="7" nExprs="7" nInputs="9" nOutputs="2" nParams="0" nAlwaysClocks="12" nBAssign="11" nNBAssign="0" nWAssign="0" nOther="19" />
</block>
<block name="n2_mmu_cm_64x34s_cust">
<input name="clk"/>
<input name="scan_in"/>
<input name="se"/>
<input name="tcu_array_bypass"/>
<input name="se_scancollar_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_write_inhibit"/>
<input name="rd_addr"/>
<input name="wr_addr"/>
<input name="wr_en"/>
<input name="lkup_en"/>
<input name="hld"/>
<input name="key"/>
<input name="din"/>
<output name="scan_out"/>
<output name="dout"/>
<output name="hit"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="n2_mmu_cm_64x34s_cust_array"/>
<complexity cyclo1="2" cyclo2="2" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="1" />
<volume nNodes="1282" nStmts="0" nExprs="585" nInputs="17" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="8" nOther="689" />
</block>
<block name="dmu_psb_csr">
<input name="clk"/>
<input name="csrbus_addr"/>
<input name="csrbus_wr_data"/>
<input name="csrbus_wr"/>
<input name="csrbus_valid"/>
<input name="rst_l"/>
<input name="csrbus_src_bus"/>
<input name="instance_id"/>
<input name="psb_dma_entry_ext_read_data"/>
<input name="psb_dma_ext_done"/>
<input name="psb_pio_entry_ext_read_data"/>
<input name="psb_pio_ext_done"/>
<output name="csrbus_mapped"/>
<output name="csrbus_done"/>
<output name="csrbus_read_data"/>
<output name="csrbus_acc_vio"/>
<output name="ext_addr"/>
<output name="psb_dma_ext_select"/>
<output name="psb_pio_ext_select"/>
<instance name="pcie_dcm_daemon"/>
<instance name="dmu_psb_addr_decode"/>
<instance name="dmu_psb_default_grp"/>
<instance name="dmu_psb_stage_mux_only"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="145" nStmts="0" nExprs="59" nInputs="12" nOutputs="7" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="3" nOther="83" />
</block>
<block name="dmu_psb_default_grp">
<input name="clk"/>
<input name="psb_dma_select"/>
<input name="psb_dma_ext_read_data"/>
<input name="psb_dma_ext_done"/>
<input name="psb_pio_select"/>
<input name="psb_pio_ext_read_data"/>
<input name="psb_pio_ext_done"/>
<input name="rst_l"/>
<input name="ext_addr_in"/>
<output name="psb_dma_ext_select"/>
<output name="psb_pio_ext_select"/>
<output name="ext_addr_out"/>
<output name="read_data_0_out"/>
<output name="ext_done_0_out"/>
<instance name="dmu_psb_csrpipe_2"/>
<complexity cyclo1="2" cyclo2="2" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="1" />
<volume nNodes="48" nStmts="1" nExprs="10" nInputs="9" nOutputs="5" nParams="0" nAlwaysClocks="1" nBAssign="0" nNBAssign="6" nWAssign="3" nOther="27" />
</block>
<block name="dmu_psb_stage_mux_only">
<input name="clk"/>
<input name="read_data_0"/>
<input name="ext_done_0"/>
<input name="psb_dma_select"/>
<input name="psb_pio_select"/>
<input name="ext_addr_in"/>
<input name="rst_l"/>
<output name="psb_dma_select_out"/>
<output name="psb_pio_select_out"/>
<output name="ext_addr_out"/>
<output name="read_data_0_out"/>
<output name="ext_done_0_out"/>
<output name="rst_l_out"/>
<instance name="dmu_psb_csrpipe_1"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="34" nStmts="0" nExprs="7" nInputs="7" nOutputs="6" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="5" nOther="22" />
</block>
<block name="dmu_psb">
<input name="clk"/>
<input name="rst_l"/>
<input name="cr2ps_dbg_sel_a"/>
<input name="cr2ps_dbg_sel_b"/>
<input name="pm2ps_i_req"/>
<input name="pm2ps_i_cmd_type"/>
<input name="pm2ps_i_trn"/>
<input name="pm2ps_i_wr_data"/>
<input name="cl2ps_e_req"/>
<input name="cl2ps_e_cmd_type"/>
<input name="cl2ps_e_trn"/>
<input name="cl2ps_e_wr_data"/>
<input name="cr2ps_csrbus_src_bus"/>
<input name="cr2ps_csrbus_valid"/>
<input name="cr2ps_csrbus_addr"/>
<input name="cr2ps_csrbus_wr"/>
<input name="cr2ps_csrbus_wr_data"/>
<input name="j2d_instance_id"/>
<output name="ps2cr_dbg_a"/>
<output name="ps2cr_dbg_b"/>
<output name="ps2pm_i_full"/>
<output name="ps2pm_i_n_trn"/>
<output name="ps2pm_i_gnt"/>
<output name="ps2pm_i_rd_data"/>
<output name="ps2cl_e_gnt"/>
<output name="ps2cl_e_rd_data"/>
<output name="ps2cr_csrbus_read_data"/>
<output name="ps2cr_csrbus_done"/>
<output name="ps2cr_csrbus_mapped"/>
<output name="ps2cr_csrbus_acc_vio"/>
<instance name="dmu_psb_ptg"/>
<instance name="dmu_common_scoreboard_controller"/>
<instance name="dmu_common_scoreboard_controller"/>
<instance name="dmu_psb_pdl"/>
<instance name="dmu_psb_csr"/>
<instance name="dmu_psb_dbg"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="304" nStmts="0" nExprs="130" nInputs="18" nOutputs="12" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="174" />
</block>
<block name="dmu_rmu_lrm_octl">
<input name="clk"/>
<input name="rst_l"/>
<input name="mm2rm_rcd_full"/>
<input name="im2rm_rcd"/>
<input name="im2rm_rcd_enq"/>
<input name="lrm_rcd"/>
<input name="lrm_rcd_enq"/>
<output name="rm2mm_rcd"/>
<output name="rm2mm_rcd_enq"/>
<output name="lrm_rcd_deq"/>
<output name="iot_rcd_deq"/>
<output name="sr_lrm_empty"/>
<output name="sr_iot_empty"/>
<output name="ttag_match_iot"/>
<output name="ttag_match_lrm"/>
<param name="LRM_SR_WIDTH"/>
<param name="LRM_SR_DEPTH"/>
<param name="IOT_WDTH"/>
<param name="IOT_DPTH"/>
<param name="IOT_PTR_WDTH"/>
<param name="IOT_DPTH_MINUSONE"/>
<param name="MONDO"/>
<instance name="fire_dmc_common_srfifo"/>
<instance name="dmu_common_simple_fifo"/>
<complexity cyclo1="12" cyclo2="9" nCaseStmts="2" nCaseItems="5" nLoops="0" nIfStmts="6" />
<volume nNodes="148" nStmts="6" nExprs="30" nInputs="7" nOutputs="8" nParams="7" nAlwaysClocks="10" nBAssign="26" nNBAssign="7" nWAssign="11" nOther="58" />
</block>
<block name="dmu_rmu_lrm">
<input name="clk"/>
<input name="rst_l"/>
<input name="tm2rm_rcd"/>
<input name="tm2rm_rcd_enq"/>
<input name="im2rm_rcd"/>
<input name="im2rm_rcd_enq"/>
<input name="im2rm_mdo"/>
<input name="im2rm_mdo_enq"/>
<input name="ts2rm_i_gnt"/>
<input name="ts2rm_i_full"/>
<input name="ts2rm_i_n_trn"/>
<input name="mm2rm_rcd_full"/>
<input name="dbg2lrm_dbg_sel_a"/>
<input name="dbg2lrm_dbg_sel_b"/>
<output name="rm2tm_rcd_full"/>
<output name="rm2im_rcd"/>
<output name="rm2im_rcd_enq"/>
<output name="rm2ts_i_cmd_type"/>
<output name="rm2ts_i_wr_data"/>
<output name="rm2ts_i_req"/>
<output name="rm2mm_rcd"/>
<output name="rm2mm_rcd_enq"/>
<output name="lrm2rrm_cpl"/>
<output name="lrm2rrm_cpl_enq"/>
<output name="lrm2dbg_dbg_a"/>
<output name="lrm2dbg_dbg_b"/>
<instance name="dmu_rmu_lrm_ictl"/>
<instance name="dmu_rmu_lrm_itsb_fsm"/>
<instance name="dmu_rmu_lrm_octl"/>
<complexity cyclo1="18" cyclo2="4" nCaseStmts="2" nCaseItems="16" nLoops="0" nIfStmts="1" />
<volume nNodes="274" nStmts="3" nExprs="74" nInputs="14" nOutputs="12" nParams="0" nAlwaysClocks="67" nBAssign="16" nNBAssign="4" nWAssign="3" nOther="107" />
</block>
<block name="dmu_rmu_rrm">
<input name="clk"/>
<input name="rst_l"/>
<input name="y2k_rel_rcd"/>
<input name="y2k_rel_enq"/>
<input name="y2k_rcd_deq"/>
<input name="im2rm_mem64_offset_reg"/>
<input name="ts2rm_e_gnt"/>
<input name="ts2rm_e_rd_data"/>
<input name="cm2rm_rcd"/>
<input name="cm2rm_rcd_enq"/>
<input name="cr2rm_req_id"/>
<input name="lrm2rrm_cpl"/>
<input name="lrm2rrm_cpl_enq"/>
<input name="dbg2rrm_dbg_sel_a"/>
<input name="dbg2rrm_dbg_sel_b"/>
<output name="d2j_p_wrack_tag"/>
<output name="d2j_p_wrack_vld"/>
<output name="k2y_rcd"/>
<output name="k2y_rcd_enq"/>
<output name="rm2im_rply"/>
<output name="rm2im_rply_enq"/>
<output name="rm2ts_e_cmd_type"/>
<output name="rm2ts_e_wr_data"/>
<output name="rm2ts_e_trn"/>
<output name="rm2ts_e_req"/>
<output name="rm2cm_rcd_full"/>
<output name="rm2cl_bufrel"/>
<output name="rm2cl_bufrel_enq"/>
<output name="rrm2dbg_dbg_a"/>
<output name="rrm2dbg_dbg_b"/>
<output name="rm2crm_npwr_wrack"/>
<instance name="dmu_rmu_rrm_efsm"/>
<instance name="dmu_rmu_rrm_etsbfsm"/>
<instance name="dmu_rmu_rrm_erel"/>
<complexity cyclo1="18" cyclo2="4" nCaseStmts="2" nCaseItems="16" nLoops="0" nIfStmts="1" />
<volume nNodes="253" nStmts="3" nExprs="67" nInputs="15" nOutputs="16" nParams="0" nAlwaysClocks="55" nBAssign="16" nNBAssign="4" nWAssign="3" nOther="105" />
</block>
<block name="dmu_rmu">
<input name="clk"/>
<input name="rst_l"/>
<input name="y2k_rel_rcd"/>
<input name="y2k_rel_enq"/>
<input name="y2k_rcd_deq"/>
<input name="tm2rm_rcd"/>
<input name="tm2rm_rcd_enq"/>
<input name="cm2rm_rcd"/>
<input name="cm2rm_rcd_enq"/>
<input name="im2rm_rcd"/>
<input name="im2rm_rcd_enq"/>
<input name="im2rm_mdo"/>
<input name="im2rm_mdo_enq"/>
<input name="im2rm_mem64_offset_reg"/>
<input name="ts2rm_i_gnt"/>
<input name="ts2rm_i_full"/>
<input name="ts2rm_i_n_trn"/>
<input name="ts2rm_e_gnt"/>
<input name="ts2rm_e_rd_data"/>
<input name="mm2rm_rcd_full"/>
<input name="cr2rm_req_id"/>
<input name="cr2rm_dbg_sel_a"/>
<input name="cr2rm_dbg_sel_b"/>
<output name="d2j_p_wrack_tag"/>
<output name="d2j_p_wrack_vld"/>
<output name="k2y_rcd"/>
<output name="k2y_rcd_enq"/>
<output name="rm2tm_rcd_full"/>
<output name="rm2cm_rcd_full"/>
<output name="rm2im_rcd"/>
<output name="rm2im_rcd_enq"/>
<output name="rm2im_rply"/>
<output name="rm2im_rply_enq"/>
<output name="rm2ts_i_cmd_type"/>
<output name="rm2ts_i_wr_data"/>
<output name="rm2ts_i_req"/>
<output name="rm2ts_e_cmd_type"/>
<output name="rm2ts_e_wr_data"/>
<output name="rm2ts_e_trn"/>
<output name="rm2ts_e_req"/>
<output name="rm2mm_rcd"/>
<output name="rm2mm_rcd_enq"/>
<output name="rm2cl_bufrel"/>
<output name="rm2cl_bufrel_enq"/>
<output name="rm2crm_npwr_wrack"/>
<output name="rm2cr_dbg_a"/>
<output name="rm2cr_dbg_b"/>
<instance name="dmu_rmu_rrm"/>
<instance name="dmu_rmu_lrm"/>
<instance name="dmu_rmu_dbg"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="193" nStmts="0" nExprs="71" nInputs="23" nOutputs="24" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="122" />
</block>
<block name="dmu_tmu_dim">
<input name="clk"/>
<input name="rst_l"/>
<input name="y2k_buf_addr_vld_monitor"/>
<input name="y2k_buf_data"/>
<input name="y2k_buf_dpar"/>
<input name="y2k_rcd"/>
<input name="y2k_rcd_enq"/>
<input name="cl2tm_dma_rptr"/>
<input name="cl2tm_int_rptr"/>
<input name="rm2tm_rcd_full"/>
<input name="im2tm_msi32_addr_reg"/>
<input name="im2tm_msi64_addr_reg"/>
<input name="cr2tm_dbg_sel_a"/>
<input name="cr2tm_dbg_sel_b"/>
<input name="tmu_is_idle"/>
<input name="csr_sun4v_en"/>
<input name="im2tm_eqs_adr_63"/>
<output name="d2p_idb_rd"/>
<output name="k2y_buf_addr_vld_monitor"/>
<output name="k2y_buf_addr"/>
<output name="k2y_rcd_deq"/>
<output name="k2y_rel_rcd"/>
<output name="k2y_rel_enq"/>
<output name="tm2di_wr"/>
<output name="tm2di_addr"/>
<output name="tm2di_data"/>
<output name="tm2di_bmask"/>
<output name="tm2di_dpar"/>
<output name="tm2cl_dma_wptr"/>
<output name="tm2cl_pio_wptr"/>
<output name="tm2rm_rcd"/>
<output name="tm2rm_rcd_enq"/>
<output name="tm2im_data_enq"/>
<output name="tm2im_data"/>
<output name="tm2cr_dbg_a"/>
<output name="tm2cr_dbg_b"/>
<output name="dim_is_idle"/>
<instance name="dmu_tmu_dim_bufmgr"/>
<instance name="dmu_tmu_dim_datafsm"/>
<instance name="dmu_tmu_dim_datapath"/>
<instance name="dmu_tmu_dim_rcdbldr"/>
<instance name="dmu_tmu_dim_relgen"/>
<instance name="dmu_tmu_dim_xfrfsm"/>
<complexity cyclo1="18" cyclo2="4" nCaseStmts="2" nCaseItems="16" nLoops="0" nIfStmts="1" />
<volume nNodes="354" nStmts="3" nExprs="136" nInputs="17" nOutputs="20" nParams="0" nAlwaysClocks="7" nBAssign="16" nNBAssign="4" nWAssign="5" nOther="183" />
</block>
<block name="dmu_tmu">
<input name="clk"/>
<input name="rst_l"/>
<input name="y2k_buf_addr_vld_monitor"/>
<input name="y2k_buf_data"/>
<input name="y2k_buf_dpar"/>
<input name="y2k_rcd"/>
<input name="y2k_rcd_enq"/>
<input name="cl2tm_dma_rptr"/>
<input name="cl2tm_int_rptr"/>
<input name="rm2tm_rcd_full"/>
<input name="im2tm_msi32_addr_reg"/>
<input name="im2tm_msi64_addr_reg"/>
<input name="cr2tm_dbg_sel_a"/>
<input name="cr2tm_dbg_sel_b"/>
<input name="csr_sun4v_en"/>
<input name="im2tm_eqs_adr_63"/>
<output name="d2p_idb_rd"/>
<output name="k2y_buf_addr_vld_monitor"/>
<output name="k2y_buf_addr"/>
<output name="k2y_rcd_deq"/>
<output name="k2y_rel_rcd"/>
<output name="k2y_rel_enq"/>
<output name="tm2di_wr"/>
<output name="tm2di_addr"/>
<output name="tm2di_data"/>
<output name="tm2di_bmask"/>
<output name="tm2di_dpar"/>
<output name="tm2cl_dma_wptr"/>
<output name="tm2cl_pio_wptr"/>
<output name="tm2rm_rcd"/>
<output name="tm2rm_rcd_enq"/>
<output name="tm2im_data_enq"/>
<output name="tm2im_data"/>
<output name="tm2cr_dbg_a"/>
<output name="tm2cr_dbg_b"/>
<instance name="dmu_tmu_dim"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="115" nStmts="0" nExprs="37" nInputs="16" nOutputs="19" nParams="0" nAlwaysClocks="1" nBAssign="0" nNBAssign="1" nWAssign="0" nOther="76" />
</block>
<block name="dmu_tsb_csr">
<input name="clk"/>
<input name="csrbus_addr"/>
<input name="csrbus_wr_data"/>
<input name="csrbus_wr"/>
<input name="csrbus_valid"/>
<input name="rst_l"/>
<input name="csrbus_src_bus"/>
<input name="instance_id"/>
<input name="tsb_dma_entry_ext_read_data"/>
<input name="tsb_dma_ext_done"/>
<input name="tsb_sts_full_ext_read_data"/>
<input name="tsb_sts_num_pnd_dma_ext_read_data"/>
<input name="tsb_sts_empty_ext_read_data"/>
<input name="tsb_sts_ext_done"/>
<output name="csrbus_mapped"/>
<output name="csrbus_done"/>
<output name="csrbus_read_data"/>
<output name="csrbus_acc_vio"/>
<output name="ext_addr"/>
<output name="tsb_dma_ext_select"/>
<output name="tsb_sts_ext_select"/>
<instance name="pcie_dcm_daemon"/>
<complexity cyclo1="27" cyclo2="9" nCaseStmts="3" nCaseItems="21" nLoops="0" nIfStmts="5" />
<volume nNodes="174" nStmts="8" nExprs="44" nInputs="14" nOutputs="7" nParams="0" nAlwaysClocks="12" nBAssign="28" nNBAssign="2" nWAssign="10" nOther="70" />
</block>
<block name="dmu_tsb">
<input name="clk"/>
<input name="rst_l"/>
<input name="cr2ts_dbg_sel_a"/>
<input name="cr2ts_dbg_sel_b"/>
<input name="rm2ts_i_req"/>
<input name="rm2ts_i_cmd_type"/>
<input name="rm2ts_i_wr_data"/>
<input name="rm2ts_e_req"/>
<input name="rm2ts_e_cmd_type"/>
<input name="rm2ts_e_trn"/>
<input name="rm2ts_e_wr_data"/>
<input name="cr2ts_csrbus_src_bus"/>
<input name="cr2ts_csrbus_valid"/>
<input name="cr2ts_csrbus_addr"/>
<input name="cr2ts_csrbus_wr"/>
<input name="cr2ts_csrbus_wr_data"/>
<input name="j2d_instance_id"/>
<output name="ts2cr_dbg_a"/>
<output name="ts2cr_dbg_b"/>
<output name="ts2rm_i_full"/>
<output name="ts2rm_i_n_trn"/>
<output name="ts2rm_i_gnt"/>
<output name="ts2rm_e_gnt"/>
<output name="ts2rm_e_rd_data"/>
<output name="ts2cr_csrbus_read_data"/>
<output name="ts2cr_csrbus_done"/>
<output name="ts2cr_csrbus_mapped"/>
<output name="ts2cr_csrbus_acc_vio"/>
<instance name="dmu_tsb_ttg"/>
<instance name="dmu_common_scoreboard_controller"/>
<instance name="dmu_common_scoreboard_controller"/>
<instance name="dmu_tsb_tdl"/>
<instance name="dmu_tsb_csr"/>
<instance name="dmu_tsb_dbg"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="301" nStmts="0" nExprs="128" nInputs="17" nOutputs="11" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="173" />
</block>
<block name="tcu_clkstp_ctl">
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_int_se"/>
<input name="tcu_int_aclk"/>
<input name="tcu_int_bclk"/>
<input name="tcu_int_ce"/>
<input name="tcu_pce_ov"/>
<input name="cmp_dr_sync_en"/>
<input name="mt_mode_sync"/>
<input name="instr_mt_scan_rti"/>
<input name="pre_spc0_clk_stop"/>
<input name="pre_spc1_clk_stop"/>
<input name="pre_spc2_clk_stop"/>
<input name="pre_spc3_clk_stop"/>
<input name="pre_spc4_clk_stop"/>
<input name="pre_spc5_clk_stop"/>
<input name="pre_spc6_clk_stop"/>
<input name="pre_spc7_clk_stop"/>
<input name="pre_bnk0_clk_stop"/>
<input name="pre_l2t0_clk_stop"/>
<input name="pre_bnk1_clk_stop"/>
<input name="pre_l2t1_clk_stop"/>
<input name="pre_bnk2_clk_stop"/>
<input name="pre_l2t2_clk_stop"/>
<input name="pre_bnk3_clk_stop"/>
<input name="pre_l2t3_clk_stop"/>
<input name="pre_bnk4_clk_stop"/>
<input name="pre_l2t4_clk_stop"/>
<input name="pre_bnk5_clk_stop"/>
<input name="pre_l2t5_clk_stop"/>
<input name="pre_bnk6_clk_stop"/>
<input name="pre_l2t6_clk_stop"/>
<input name="pre_bnk7_clk_stop"/>
<input name="pre_l2t7_clk_stop"/>
<input name="pre_mcu0_clk_stop"/>
<input name="pre_mcu0_io_clk_stop"/>
<input name="pre_mcu0_dr_clk_stop"/>
<input name="pre_mcu0_fbd_clk_stop"/>
<input name="pre_mcu2_clk_stop"/>
<input name="pre_mcu2_io_clk_stop"/>
<input name="pre_mcu2_dr_clk_stop"/>
<input name="pre_mcu2_fbd_clk_stop"/>
<input name="pre_clc01_clk_stop"/>
<input name="pre_clc01_dr_clk_stop"/>
<input name="pre_clc23_clk_stop"/>
<input name="pre_clc23_dr_clk_stop"/>
<input name="pre_soc0_clk_stop"/>
<input name="pre_soc0_io_clk_stop"/>
<input name="pre_soc1_io_clk_stop"/>
<input name="pre_soc2_io_clk_stop"/>
<input name="pre_soc3_clk_stop"/>
<input name="pre_soc3_io_clk_stop"/>
<input name="tcu_spc_mbist_start_nxt"/>
<input name="l2b_tcu_mbist_done_nxt"/>
<input name="l2b_tcu_mbist_fail_nxt"/>
<input name="tcu_l2t_54_mbist_start_nxt"/>
<input name="tcu_l2t_10_mbist_start_nxt"/>
<input name="l2t_tcu_mbist_done_nxt"/>
<input name="l2t_tcu_mbist_fail_nxt"/>
<input name="spc0_tcu_mbist_done_nxt"/>
<input name="spc1_tcu_mbist_done_nxt"/>
<input name="spc4_tcu_mbist_done_nxt"/>
<input name="spc5_tcu_mbist_done_nxt"/>
<input name="spc0_tcu_mbist_fail_nxt"/>
<input name="spc1_tcu_mbist_fail_nxt"/>
<input name="spc4_tcu_mbist_fail_nxt"/>
<input name="spc5_tcu_mbist_fail_nxt"/>
<input name="spc0_trigger_pulse_nxt"/>
<input name="spc1_trigger_pulse_nxt"/>
<input name="spc4_trigger_pulse_nxt"/>
<input name="spc5_trigger_pulse_nxt"/>
<input name="spc0_softstop_request_nxt"/>
<input name="spc1_softstop_request_nxt"/>
<input name="spc4_softstop_request_nxt"/>
<input name="spc5_softstop_request_nxt"/>
<input name="spc0_hardstop_request_nxt"/>
<input name="spc1_hardstop_request_nxt"/>
<input name="spc4_hardstop_request_nxt"/>
<input name="spc5_hardstop_request_nxt"/>
<output name="scan_out"/>
<output name="tcu_spc0_clk_stop_local"/>
<output name="tcu_spc1_clk_stop_local"/>
<output name="tcu_spc2_clk_stop_local"/>
<output name="tcu_spc3_clk_stop_local"/>
<output name="tcu_spc4_clk_stop_local"/>
<output name="tcu_spc5_clk_stop_local"/>
<output name="tcu_spc6_clk_stop_local"/>
<output name="tcu_spc7_clk_stop_local"/>
<output name="tcu_l2t0_clk_stop_local"/>
<output name="tcu_l2t1_clk_stop_local"/>
<output name="tcu_l2t2_clk_stop_local"/>
<output name="tcu_l2t3_clk_stop_local"/>
<output name="tcu_l2t4_clk_stop_local"/>
<output name="tcu_l2t5_clk_stop_local"/>
<output name="tcu_l2t6_clk_stop_local"/>
<output name="tcu_l2t7_clk_stop_local"/>
<output name="tcu_spc0_clk_stop"/>
<output name="tcu_spc1_clk_stop"/>
<output name="tcu_spc2_clk_stop"/>
<output name="tcu_spc3_clk_stop"/>
<output name="tcu_spc4_clk_stop"/>
<output name="tcu_spc5_clk_stop"/>
<output name="tcu_spc6_clk_stop"/>
<output name="tcu_spc7_clk_stop"/>
<output name="tcu_l2d0_clk_stop"/>
<output name="tcu_l2d1_clk_stop"/>
<output name="tcu_l2d2_clk_stop"/>
<output name="tcu_l2d3_clk_stop"/>
<output name="tcu_l2d4_clk_stop"/>
<output name="tcu_l2d5_clk_stop"/>
<output name="tcu_l2d6_clk_stop"/>
<output name="tcu_l2d7_clk_stop"/>
<output name="tcu_l2b0_clk_stop"/>
<output name="tcu_l2b1_clk_stop"/>
<output name="tcu_l2b2_clk_stop"/>
<output name="tcu_l2b3_clk_stop"/>
<output name="tcu_l2b4_clk_stop"/>
<output name="tcu_l2b5_clk_stop"/>
<output name="tcu_l2b6_clk_stop"/>
<output name="tcu_l2b7_clk_stop"/>
<output name="tcu_l2t0_clk_stop"/>
<output name="tcu_l2t1_clk_stop"/>
<output name="tcu_l2t2_clk_stop"/>
<output name="tcu_l2t3_clk_stop"/>
<output name="tcu_l2t4_clk_stop"/>
<output name="tcu_l2t5_clk_stop"/>
<output name="tcu_l2t6_clk_stop"/>
<output name="tcu_l2t7_clk_stop"/>
<output name="tcu_mcu0_clk_stop"/>
<output name="tcu_mcu2_clk_stop"/>
<output name="tcu_mcu0_dr_clk_stop"/>
<output name="tcu_mcu2_dr_clk_stop"/>
<output name="tcu_mcu0_io_clk_stop"/>
<output name="tcu_mcu2_io_clk_stop"/>
<output name="tcu_mcu0_fbd_clk_stop"/>
<output name="tcu_mcu2_fbd_clk_stop"/>
<output name="tcu_clc0_clk_stop"/>
<output name="tcu_clc0_dr_clk_stop"/>
<output name="tcu_clc1_clk_stop"/>
<output name="tcu_clc1_dr_clk_stop"/>
<output name="tcu_clc2_clk_stop"/>
<output name="tcu_clc2_dr_clk_stop"/>
<output name="tcu_clc3_clk_stop"/>
<output name="tcu_clc3_dr_clk_stop"/>
<output name="tcu_ncx_clk_stop"/>
<output name="tcu_sii_clk_stop"/>
<output name="tcu_sio_clk_stop"/>
<output name="tcu_ncu_clk_stop"/>
<output name="tcu_ccx_clk_stop"/>
<output name="tcu_efu_clk_stop"/>
<output name="tcu_sii_io_clk_stop"/>
<output name="tcu_sio_io_clk_stop"/>
<output name="tcu_ncu_io_clk_stop"/>
<output name="tcu_efu_io_clk_stop"/>
<output name="tcu_db0_clk_stop"/>
<output name="tcu_db1_clk_stop"/>
<output name="tcu_mio_clk_stop"/>
<output name="tcu_spc_mbist_start_vf"/>
<output name="l2b_tcu_mbist_done_vf"/>
<output name="l2b_tcu_mbist_fail_vf"/>
<output name="tcu_l2t_54_mbist_start_vf"/>
<output name="tcu_l2t_10_mbist_start_vf"/>
<output name="l2t_tcu_mbist_done_vf"/>
<output name="l2t_tcu_mbist_fail_vf"/>
<output name="spc0_tcu_mbist_done_vf"/>
<output name="spc1_tcu_mbist_done_vf"/>
<output name="spc4_tcu_mbist_done_vf"/>
<output name="spc5_tcu_mbist_done_vf"/>
<output name="spc0_tcu_mbist_fail_vf"/>
<output name="spc1_tcu_mbist_fail_vf"/>
<output name="spc4_tcu_mbist_fail_vf"/>
<output name="spc5_tcu_mbist_fail_vf"/>
<output name="spc0_trigger_pulse_vf"/>
<output name="spc1_trigger_pulse_vf"/>
<output name="spc4_trigger_pulse_vf"/>
<output name="spc5_trigger_pulse_vf"/>
<output name="spc0_softstop_request_vf"/>
<output name="spc1_softstop_request_vf"/>
<output name="spc4_softstop_request_vf"/>
<output name="spc5_softstop_request_vf"/>
<output name="spc0_hardstop_request_vf"/>
<output name="spc1_hardstop_request_vf"/>
<output name="spc4_hardstop_request_vf"/>
<output name="spc5_hardstop_request_vf"/>
<output name="tcu_dmu_io_clk_stop"/>
<output name="tcu_peu_pc_clk_stop"/>
<output name="tcu_peu_io_clk_stop"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="595" nStmts="0" nExprs="204" nInputs="79" nOutputs="108" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="186" nOther="205" />
</block>
<block name="tcu_dbg_ctl">
<input name="scan_in"/>
<input name="tcu_int_se"/>
<input name="tcu_int_aclk"/>
<input name="tcu_int_bclk"/>
<input name="tcu_int_ce"/>
<input name="tcu_pce_ov"/>
<input name="l2clk"/>
<input name="cmp_io_sync_en_local"/>
<input name="io_cmp_sync_en_local"/>
<input name="cmp_io2x_sync_en_local"/>
<input name="spc_hstop_req"/>
<input name="spc_sstop_req"/>
<input name="spc_tp"/>
<input name="reset_event"/>
<input name="spc_crstat"/>
<input name="spc_crs"/>
<input name="spc_ss_comp"/>
<input name="ssreq_upd_sync"/>
<input name="dbg1_tcu_soc_hard_stop"/>
<input name="dbg1_tcu_soc_asrt_trigout"/>
<input name="mio_tcu_trigin"/>
<input name="mbist_clk_stop_req"/>
<input name="jtag_clock_start"/>
<input name="jtscan_off"/>
<input name="cyc_count"/>
<input name="cyc_count_upd_sync"/>
<input name="tcudcr_data"/>
<input name="tcudcr_upd_sync"/>
<input name="decnt_data"/>
<input name="decnt_upd_sync"/>
<input name="core_sel"/>
<input name="core_sel_upd_sync"/>
<input name="spc_doss_enab"/>
<input name="doss_mode"/>
<input name="doss_enab"/>
<input name="csmode"/>
<input name="csmode_upd_sync"/>
<input name="debug_reg_hard_stop_domain_1st"/>
<input name="ucb_csr_wr_sync"/>
<input name="ucb_csr_addr_sync"/>
<input name="ucb_data_out"/>
<output name="scan_out"/>
<output name="doss_stat"/>
<output name="tcu_ss_request"/>
<output name="tcu_ss_mode"/>
<output name="tcu_do_mode"/>
<output name="trigout_pulse"/>
<output name="cycle_stretch"/>
<output name="mbist_clk_stop"/>
<output name="cs_mode"/>
<output name="cs_mode_active"/>
<output name="jtagclkstop_ov"/>
<output name="de_count"/>
<output name="cycle_count"/>
<output name="tcu_dcr"/>
<output name="debug_cycle_counter_stop"/>
<output name="clock_domain_data"/>
<output name="dbg_upd_clock_domain"/>
<output name="tcu_dcr_en"/>
<output name="spc_ss_mode"/>
<output name="spc_ss_sel"/>
<output name="dbg_sstop_ready"/>
<output name="dbg_creg_access"/>
<output name="dbg_creg_addr"/>
<output name="dbg_creg_data"/>
<output name="dbg_creg_wr_en"/>
<output name="dbg_creg_addr_en"/>
<output name="dbg_creg_data_en"/>
<complexity cyclo1="55" cyclo2="55" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="54" />
<volume nNodes="417" nStmts="0" nExprs="130" nInputs="41" nOutputs="27" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="156" nOther="131" />
</block>
<block name="tcu_dmo_ctl">
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_int_se"/>
<input name="tcu_int_aclk"/>
<input name="tcu_int_bclk"/>
<input name="tcu_int_ce"/>
<input name="tcu_pce_ov"/>
<input name="cmp_io2x_sync_en_local"/>
<input name="mbist_start_io_sync"/>
<input name="spc4_dmo_dout"/>
<input name="spc6_dmo_dout"/>
<input name="l2t4_dmo_dout"/>
<input name="l2t6_dmo_dout"/>
<input name="jtag_dmo_enable"/>
<input name="jtag_dmo_control_upd"/>
<input name="jtag_dmo_control"/>
<input name="mbist_all_done"/>
<input name="mbist_one_fail"/>
<output name="scan_out"/>
<output name="tcu_mio_dmo_data"/>
<output name="tcu_mio_dmo_sync"/>
<output name="tcu_mio_mbist_done"/>
<output name="tcu_mio_mbist_fail"/>
<output name="tcu_mio_jtag_membist_mode"/>
<output name="dmo_coresel"/>
<output name="dmo_dcmuxctl"/>
<output name="dmo_icmuxctl"/>
<output name="dmo_l2tsel"/>
<output name="dmo_tagmuxctl"/>
<output name="dmo_cfg"/>
<complexity cyclo1="11" cyclo2="11" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="10" />
<volume nNodes="212" nStmts="0" nExprs="79" nInputs="18" nOutputs="12" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="53" nOther="80" />
</block>
<block name="tcu_mbist_ctl">
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_int_aclk"/>
<input name="tcu_int_bclk"/>
<input name="tcu_int_se"/>
<input name="tcu_int_ce"/>
<input name="tcu_pce_ov"/>
<input name="tcu_rst_flush_init_ack"/>
<input name="start_bisx_por"/>
<input name="start_bisx_wmr"/>
<input name="stop_bisx_wmr"/>
<input name="mbist_clkstpen"/>
<input name="mb_tcu_done"/>
<input name="mb_tcu_fail"/>
<input name="lb_tcu_done"/>
<input name="spc4_dmo_dout"/>
<input name="spc6_dmo_dout"/>
<input name="l2t4_dmo_dout"/>
<input name="l2t6_dmo_dout"/>
<input name="jtag_dmo_enable"/>
<input name="jtag_dmo_control_upd"/>
<input name="jtag_dmo_control"/>
<input name="cmp_io2x_sync_en"/>
<input name="io_cmp_sync_en"/>
<input name="cmp_io_sync_en"/>
<input name="ncu_spc0_core_available"/>
<input name="ncu_spc1_core_available"/>
<input name="ncu_spc2_core_available"/>
<input name="ncu_spc3_core_available"/>
<input name="ncu_spc4_core_available"/>
<input name="ncu_spc5_core_available"/>
<input name="ncu_spc6_core_available"/>
<input name="ncu_spc7_core_available"/>
<input name="ncu_spc0_core_enable_status"/>
<input name="ncu_spc1_core_enable_status"/>
<input name="ncu_spc2_core_enable_status"/>
<input name="ncu_spc3_core_enable_status"/>
<input name="ncu_spc4_core_enable_status"/>
<input name="ncu_spc5_core_enable_status"/>
<input name="ncu_spc6_core_enable_status"/>
<input name="ncu_spc7_core_enable_status"/>
<input name="ncu_spc_pm"/>
<input name="ncu_spc_ba01"/>
<input name="ncu_spc_ba23"/>
<input name="ncu_spc_ba45"/>
<input name="ncu_spc_ba67"/>
<input name="ncu_tcu_bank_avail"/>
<input name="tcu_test_protect"/>
<input name="jtag_csr_wr"/>
<input name="jtag_csr_addr"/>
<input name="jtag_csr_data"/>
<input name="ucb_csr_wr"/>
<input name="ucb_csr_addr"/>
<input name="ucb_data_out"/>
<input name="ac_test_mode"/>
<input name="csdel_data"/>
<input name="cycle_count"/>
<input name="tcu_dcr"/>
<input name="de_count"/>
<input name="debug_reg_hard_stop_domain_1st"/>
<input name="vf_mask_major_rev"/>
<input name="jtag_revid_out"/>
<output name="scan_out"/>
<output name="tcu_bisx_done"/>
<output name="mbist_clk_stop_req"/>
<output name="mbist_done"/>
<output name="mbist_fail"/>
<output name="mbist_done_fail"/>
<output name="core_avail"/>
<output name="lb_tcu_done_d"/>
<output name="tcu_mb_start"/>
<output name="tcu_mbist_bisi_en"/>
<output name="tcu_mbist_user_mode"/>
<output name="tcu_spc_lbist_start"/>
<output name="tcu_l2t_76_mbist_start_vf"/>
<output name="tcu_l2t_32_mbist_start_vf"/>
<output name="dmo_coresel"/>
<output name="dmo_dcmuxctl"/>
<output name="dmo_icmuxctl"/>
<output name="dmo_l2tsel"/>
<output name="dmo_tagmuxctl"/>
<output name="tcu_mio_dmo_data"/>
<output name="tcu_mio_dmo_sync"/>
<output name="tcu_mio_mbist_done"/>
<output name="tcu_mio_mbist_fail"/>
<output name="tcu_mio_jtag_membist_mode"/>
<output name="dmo_cfg"/>
<output name="bank_avail"/>
<output name="tcu_test_protect_cmp"/>
<output name="csr_ucb_data"/>
<output name="tcu_peu_entestcfg"/>
<complexity cyclo1="90" cyclo2="77" nCaseStmts="1" nCaseItems="14" nLoops="0" nIfStmts="75" />
<volume nNodes="1011" nStmts="18" nExprs="360" nInputs="62" nOutputs="29" nParams="0" nAlwaysClocks="17" nBAssign="81" nNBAssign="0" nWAssign="189" nOther="346" />
</block>
<block name="tcu_regs_ctl">
<input name="l2clk"/>
<input name="tcu_int_aclk"/>
<input name="tcu_int_bclk"/>
<input name="tcu_int_se"/>
<input name="tcu_int_ce"/>
<input name="tcu_pce_ov"/>
<input name="ac_test_mode"/>
<input name="cmp_io_sync_en"/>
<input name="io_cmp_sync_en"/>
<input name="cmp_io2x_sync_en"/>
<input name="ac_trans_test_counter_start"/>
<input name="jtag_clock_start"/>
<input name="clock_domain"/>
<input name="clock_domain_upd"/>
<input name="core_sel"/>
<input name="core_sel_upd"/>
<input name="decnt_data"/>
<input name="decnt_upd"/>
<input name="cyc_count"/>
<input name="cyc_count_upd"/>
<input name="tcudcr_data"/>
<input name="tcudcr_upd"/>
<input name="dossen"/>
<input name="dossen_upd"/>
<input name="dossmode"/>
<input name="dossmode_upd"/>
<input name="ssreq_upd"/>
<input name="csmode"/>
<input name="csmode_upd"/>
<input name="jtag_ser_scan"/>
<input name="jtag_mt_enable"/>
<input name="jtag_test_protect"/>
<input name="flush_test_protect"/>
<input name="rst_tcu_dbr_gen"/>
<input name="dbg1_tcu_soc_hard_stop"/>
<input name="spc0_hardstop_request"/>
<input name="spc1_hardstop_request"/>
<input name="spc2_hardstop_request"/>
<input name="spc3_hardstop_request"/>
<input name="spc4_hardstop_request"/>
<input name="spc5_hardstop_request"/>
<input name="spc6_hardstop_request"/>
<input name="spc7_hardstop_request"/>
<input name="spc0_ss_complete"/>
<input name="spc1_ss_complete"/>
<input name="spc2_ss_complete"/>
<input name="spc3_ss_complete"/>
<input name="spc4_ss_complete"/>
<input name="spc5_ss_complete"/>
<input name="spc6_ss_complete"/>
<input name="spc7_ss_complete"/>
<input name="spc0_softstop_request"/>
<input name="spc1_softstop_request"/>
<input name="spc2_softstop_request"/>
<input name="spc3_softstop_request"/>
<input name="spc4_softstop_request"/>
<input name="spc5_softstop_request"/>
<input name="spc6_softstop_request"/>
<input name="spc7_softstop_request"/>
<input name="spc0_ncu_core_running_status"/>
<input name="spc1_ncu_core_running_status"/>
<input name="spc2_ncu_core_running_status"/>
<input name="spc3_ncu_core_running_status"/>
<input name="spc4_ncu_core_running_status"/>
<input name="spc5_ncu_core_running_status"/>
<input name="spc6_ncu_core_running_status"/>
<input name="spc7_ncu_core_running_status"/>
<input name="spc0_trigger_pulse"/>
<input name="spc1_trigger_pulse"/>
<input name="spc2_trigger_pulse"/>
<input name="spc3_trigger_pulse"/>
<input name="spc4_trigger_pulse"/>
<input name="spc5_trigger_pulse"/>
<input name="spc6_trigger_pulse"/>
<input name="spc7_trigger_pulse"/>
<input name="dbg1_tcu_soc_asrt_trigout"/>
<input name="mio_tcu_trigin"/>
<input name="tcu_rst_flush_stop_ack"/>
<input name="por_one"/>
<input name="wmr_two"/>
<input name="tcu_sample_clk_domain"/>
<input name="mbist_clk_stop_req"/>
<input name="scan_in"/>
<input name="l2data_upd"/>
<input name="l2addr_upd"/>
<input name="l2rti"/>
<input name="instr_l2_wr"/>
<input name="instr_l2_rd"/>
<input name="sio_tcu_data"/>
<input name="sio_tcu_vld"/>
<input name="l2access"/>
<input name="ucb_csr_loop_rd"/>
<input name="ucb_csr_loop_wr"/>
<input name="ucb_csr_wr"/>
<input name="full_ucb_csr_addr"/>
<input name="ucb_csr_addr"/>
<input name="ucb_data_out"/>
<input name="clr_csr_l2_rdresp_vld"/>
<input name="clr_csr_l2_wrack"/>
<output name="debug_event_stop"/>
<output name="de_count"/>
<output name="cycle_count"/>
<output name="tcu_dcr"/>
<output name="doss_enab"/>
<output name="doss_mode"/>
<output name="cs_mode"/>
<output name="cs_mode_active"/>
<output name="jtagclkstop_ov"/>
<output name="tcu_tp_sync_2io"/>
<output name="mt_mode_sync"/>
<output name="tcu_dbr_gateoff"/>
<output name="cycle_stretch"/>
<output name="spc_crs"/>
<output name="doss_stat"/>
<output name="clk_stop_ac_trans_counter_initiated"/>
<output name="debug_reg_hard_stop_domain_1st"/>
<output name="debug_cycle_counter_stop"/>
<output name="tcu_ss_request"/>
<output name="tcu_do_mode"/>
<output name="tcu_ss_mode"/>
<output name="dbg_creg_access"/>
<output name="dbg_creg_addr"/>
<output name="dbg_creg_data"/>
<output name="dbg_creg_wr_en"/>
<output name="dbg_creg_addr_en"/>
<output name="dbg_creg_data_en"/>
<output name="spc_ss_mode"/>
<output name="spc_ss_sel"/>
<output name="dbg_sstop_ready"/>
<output name="tcu_mio_trigout"/>
<output name="mbist_clk_stop"/>
<output name="scan_out"/>
<output name="tcu_sii_data"/>
<output name="tcu_sii_vld"/>
<output name="l2rddata"/>
<output name="l2_read_vld"/>
<output name="csr_l2_rdresp_vld_io"/>
<output name="csr_l2_wrack_io"/>
<output name="csr_l2data"/>
<complexity cyclo1="26" cyclo2="26" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="25" />
<volume nNodes="1000" nStmts="0" nExprs="396" nInputs="99" nOutputs="40" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="207" nOther="397" />
</block>
<block name="tcu_sigmux_ctl">
<input name="mio_ext_cmp_clk"/>
<input name="mio_ext_dr_clk"/>
<input name="mbist_clk_stop"/>
<input name="tck_clk_tree"/>
<input name="mio_tcu_peu_clk_ext"/>
<input name="mio_tcu_pll_cmp_bypass"/>
<input name="mio_tcu_divider_bypass"/>
<input name="cmp_io_sync_en"/>
<input name="io_cmp_sync_en"/>
<input name="cmp_dr_sync_en"/>
<input name="io_aclk"/>
<input name="io_bclk"/>
<input name="l2clk"/>
<input name="io_tdi"/>
<input name="io_scan_in"/>
<input name="spc0_tcu_scan_in"/>
<input name="spc1_tcu_scan_in"/>
<input name="spc2_tcu_scan_in"/>
<input name="spc3_tcu_scan_in"/>
<input name="spc4_tcu_scan_in"/>
<input name="spc5_tcu_scan_in"/>
<input name="spc6_tcu_scan_in"/>
<input name="spc7_tcu_scan_in"/>
<input name="soca_tcu_scan_in"/>
<input name="socb_tcu_scan_in"/>
<input name="socc_tcu_scan_in"/>
<input name="socd_tcu_scan_in"/>
<input name="soce_tcu_scan_in"/>
<input name="socf_tcu_scan_in"/>
<input name="socg_tcu_scan_in"/>
<input name="soch_tcu_scan_in"/>
<input name="soc0_tcu_scan_in"/>
<input name="soc1_tcu_scan_in"/>
<input name="soc2_tcu_scan_in"/>
<input name="soc3_tcu_scan_in"/>
<input name="soc4_tcu_scan_in"/>
<input name="soc5_tcu_scan_in"/>
<input name="soc6_tcu_scan_in"/>
<input name="peu_tcu_scan_in"/>
<input name="ccu_tcu_scan_in"/>
<input name="jtag_sbs_scan_in"/>
<input name="mio_tcu_bs_scan_out"/>
<input name="io_test_mode"/>
<input name="jtag_ser_scan"/>
<input name="io_scan_en"/>
<input name="clk_stop_ac_trans_counter_initiated"/>
<input name="io_ac_test_mode"/>
<input name="io_ac_testtrig"/>
<input name="debug_reg_hard_stop_domain_1st"/>
<input name="debug_cycle_counter_stop"/>
<input name="debug_event_stop"/>
<input name="spc_ss_mode"/>
<input name="spc_ss_sel"/>
<input name="instr_sstop_csmode"/>
<input name="tcu_scan_chain"/>
<input name="POR_"/>
<input name="jtag_clk_stop_req"/>
<input name="jtagclkstop_ov"/>
<input name="rst_tcu_flush_init_req"/>
<input name="rst_tcu_flush_stop_req"/>
<input name="rst_tcu_asicflush_stop_req"/>
<input name="rst_wmr_protect"/>
<input name="rst_tcu_dbr_gen"/>
<input name="tcu_test_protect_cmp"/>
<input name="jtag_sck_byp"/>
<input name="jtag_por_enable"/>
<input name="jtag_efu_clear_instr"/>
<input name="jtag_efu_rvclr"/>
<input name="jt_scan_in"/>
<input name="jt_scan_en"/>
<input name="jt_scan_aclk"/>
<input name="jt_scan_bclk"/>
<input name="chain_select"/>
<input name="sel_chain"/>
<input name="tcu_spc_lbist_start"/>
<input name="tap_spc0_mb_aclk"/>
<input name="tap_spc0_mb_bclk"/>
<input name="tap_spc0_mb_scan_en"/>
<input name="tap_spc0_mb_clk_stop"/>
<input name="tap_spc1_mb_aclk"/>
<input name="tap_spc1_mb_bclk"/>
<input name="tap_spc1_mb_scan_en"/>
<input name="tap_spc1_mb_clk_stop"/>
<input name="tap_spc2_mb_aclk"/>
<input name="tap_spc2_mb_bclk"/>
<input name="tap_spc2_mb_scan_en"/>
<input name="tap_spc2_mb_clk_stop"/>
<input name="tap_spc3_mb_aclk"/>
<input name="tap_spc3_mb_bclk"/>
<input name="tap_spc3_mb_scan_en"/>
<input name="tap_spc3_mb_clk_stop"/>
<input name="tap_spc4_mb_aclk"/>
<input name="tap_spc4_mb_bclk"/>
<input name="tap_spc4_mb_scan_en"/>
<input name="tap_spc4_mb_clk_stop"/>
<input name="tap_spc5_mb_aclk"/>
<input name="tap_spc5_mb_bclk"/>
<input name="tap_spc5_mb_scan_en"/>
<input name="tap_spc5_mb_clk_stop"/>
<input name="tap_spc6_mb_aclk"/>
<input name="tap_spc6_mb_bclk"/>
<input name="tap_spc6_mb_scan_en"/>
<input name="tap_spc6_mb_clk_stop"/>
<input name="tap_spc7_mb_aclk"/>
<input name="tap_spc7_mb_bclk"/>
<input name="tap_spc7_mb_scan_en"/>
<input name="tap_spc7_mb_clk_stop"/>
<input name="scan_in"/>
<input name="jtag_mt_enable"/>
<input name="spc0_tcu_mbist_scan_in"/>
<input name="tap_spc0_mb_scan_out"/>
<input name="spc1_tcu_mbist_scan_in"/>
<input name="tap_spc1_mb_scan_out"/>
<input name="spc2_tcu_mbist_scan_in"/>
<input name="tap_spc2_mb_scan_out"/>
<input name="spc3_tcu_mbist_scan_in"/>
<input name="tap_spc3_mb_scan_out"/>
<input name="spc4_tcu_mbist_scan_in"/>
<input name="tap_spc4_mb_scan_out"/>
<input name="spc5_tcu_mbist_scan_in"/>
<input name="tap_spc5_mb_scan_out"/>
<input name="spc6_tcu_mbist_scan_in"/>
<input name="tap_spc6_mb_scan_out"/>
<input name="spc7_tcu_mbist_scan_in"/>
<input name="tap_spc7_mb_scan_out"/>
<input name="sii_tcu_mbist_scan_out"/>
<input name="sio_tcu_mbist_scan_out"/>
<input name="ncu_tcu_mbist_scan_out"/>
<input name="mcu0_tcu_mbist_scan_out"/>
<input name="mcu2_tcu_mbist_scan_out"/>
<input name="l2b0_tcu_mbist_scan_out"/>
<input name="l2b1_tcu_mbist_scan_out"/>
<input name="l2b2_tcu_mbist_scan_out"/>
<input name="l2b3_tcu_mbist_scan_out"/>
<input name="l2b4_tcu_mbist_scan_out"/>
<input name="l2b5_tcu_mbist_scan_out"/>
<input name="l2b6_tcu_mbist_scan_out"/>
<input name="l2b7_tcu_mbist_scan_out"/>
<input name="l2t0_tcu_mbist_scan_out"/>
<input name="l2t1_tcu_mbist_scan_out"/>
<input name="l2t2_tcu_mbist_scan_out"/>
<input name="l2t3_tcu_mbist_scan_out"/>
<input name="l2t4_tcu_mbist_scan_out"/>
<input name="l2t5_tcu_mbist_scan_out"/>
<input name="l2t6_tcu_mbist_scan_out"/>
<input name="l2t7_tcu_mbist_scan_out"/>
<input name="dmu_tcu_mbist_scan_out"/>
<input name="peu_tcu_mbist_scan_out"/>
<input name="cou0_tcu_mbist_scan_out"/>
<input name="lfu0_tcu_mbist_scan_out"/>
<input name="cou1_tcu_mbist_scan_out"/>
<input name="lfu1_tcu_mbist_scan_out"/>
<input name="cou2_tcu_mbist_scan_out"/>
<input name="lfu2_tcu_mbist_scan_out"/>
<input name="cou3_tcu_mbist_scan_out"/>
<input name="lfu3_tcu_mbist_scan_out"/>
<input name="ncx_tcu_mbist_scan_out"/>
<input name="spc0_tcu_lbist_scan_out"/>
<input name="spc1_tcu_lbist_scan_out"/>
<input name="spc2_tcu_lbist_scan_out"/>
<input name="spc3_tcu_lbist_scan_out"/>
<input name="spc4_tcu_lbist_scan_out"/>
<input name="spc5_tcu_lbist_scan_out"/>
<input name="spc6_tcu_lbist_scan_out"/>
<input name="spc7_tcu_lbist_scan_out"/>
<input name="spc0_tcu_shscan_scan_in"/>
<input name="spc1_tcu_shscan_scan_in"/>
<input name="spc2_tcu_shscan_scan_in"/>
<input name="spc3_tcu_shscan_scan_in"/>
<input name="spc4_tcu_shscan_scan_in"/>
<input name="spc5_tcu_shscan_scan_in"/>
<input name="spc6_tcu_shscan_scan_in"/>
<input name="spc7_tcu_shscan_scan_in"/>
<input name="tap_spc0_shscan_scan_out"/>
<input name="jtag_spc_shscanid"/>
<input name="jtag_spc_shscan_clk_stop_ps"/>
<input name="jtag_spc_shscan_pce_ov"/>
<input name="jtag_l2t_shscan_clk_stop_ps"/>
<input name="jtag_l2t_shscan_pce_ov"/>
<input name="core_avail"/>
<input name="ncu_spc0_core_enable_status"/>
<input name="ncu_spc1_core_enable_status"/>
<input name="ncu_spc2_core_enable_status"/>
<input name="ncu_spc3_core_enable_status"/>
<input name="ncu_spc4_core_enable_status"/>
<input name="ncu_spc5_core_enable_status"/>
<input name="ncu_spc6_core_enable_status"/>
<input name="ncu_spc7_core_enable_status"/>
<input name="bank_avail"/>
<input name="ncu_spc_pm"/>
<input name="ncu_spc_ba01"/>
<input name="ncu_spc_ba23"/>
<input name="ncu_spc_ba45"/>
<input name="ncu_spc_ba67"/>
<input name="jtag_upd_cntdly"/>
<input name="jtag_cntdly_data"/>
<input name="cycle_stretch"/>
<input name="instr_mbist_diag"/>
<input name="soc_mbist_aclk"/>
<input name="soc_mbist_bclk"/>
<input name="soc_mbist_scan_en"/>
<input name="soc0_mbist_clk_stop"/>
<input name="mcu0_mbist_clk_stop"/>
<input name="mcu2_mbist_clk_stop"/>
<input name="l2b0_mbist_clk_stop"/>
<input name="l2b1_mbist_clk_stop"/>
<input name="l2b2_mbist_clk_stop"/>
<input name="l2b3_mbist_clk_stop"/>
<input name="l2b4_mbist_clk_stop"/>
<input name="l2b5_mbist_clk_stop"/>
<input name="l2b6_mbist_clk_stop"/>
<input name="l2b7_mbist_clk_stop"/>
<input name="l2t0_mbist_clk_stop"/>
<input name="l2t1_mbist_clk_stop"/>
<input name="l2t2_mbist_clk_stop"/>
<input name="l2t3_mbist_clk_stop"/>
<input name="l2t4_mbist_clk_stop"/>
<input name="l2t5_mbist_clk_stop"/>
<input name="l2t6_mbist_clk_stop"/>
<input name="l2t7_mbist_clk_stop"/>
<input name="dmu_mbist_clk_stop"/>
<input name="peu_mbist_clk_stop"/>
<input name="clc01_mbist_clk_stop"/>
<input name="clc23_mbist_clk_stop"/>
<input name="mio_tcu_scan_in31"/>
<input name="srd_tcu_atpgq"/>
<input name="l2t0_tcu_shscan_scan_out"/>
<input name="l2t1_tcu_shscan_scan_out"/>
<input name="l2t2_tcu_shscan_scan_out"/>
<input name="l2t3_tcu_shscan_scan_out"/>
<input name="l2t4_tcu_shscan_scan_out"/>
<input name="l2t5_tcu_shscan_scan_out"/>
<input name="l2t6_tcu_shscan_scan_out"/>
<input name="l2t7_tcu_shscan_scan_out"/>
<input name="ucb_csr_wr"/>
<input name="ucb_csr_addr"/>
<input name="ucb_data_out"/>
<input name="tcu_spc0_clk_stop_local"/>
<input name="tcu_spc1_clk_stop_local"/>
<input name="tcu_spc2_clk_stop_local"/>
<input name="tcu_spc3_clk_stop_local"/>
<input name="tcu_spc4_clk_stop_local"/>
<input name="tcu_spc5_clk_stop_local"/>
<input name="tcu_spc6_clk_stop_local"/>
<input name="tcu_spc7_clk_stop_local"/>
<input name="tcu_l2t0_clk_stop_local"/>
<input name="tcu_l2t1_clk_stop_local"/>
<input name="tcu_l2t2_clk_stop_local"/>
<input name="tcu_l2t3_clk_stop_local"/>
<input name="tcu_l2t4_clk_stop_local"/>
<input name="tcu_l2t5_clk_stop_local"/>
<input name="tcu_l2t6_clk_stop_local"/>
<input name="tcu_l2t7_clk_stop_local"/>
<output name="tcu_ccu_ext_dr_clk"/>
<output name="tcu_ccu_ext_cmp_clk"/>
<output name="tcu_ccu_clk_stop"/>
<output name="tcu_ccu_io_clk_stop"/>
<output name="tcu_rst_clk_stop"/>
<output name="tcu_rst_io_clk_stop"/>
<output name="tcu_peu_clk_ext"/>
<output name="tcu_div_bypass"/>
<output name="tcu_peu_testmode"/>
<output name="tcu_mac_testmode"/>
<output name="tcu_spc0_test_mode"/>
<output name="tcu_spc1_test_mode"/>
<output name="tcu_spc2_test_mode"/>
<output name="tcu_spc3_test_mode"/>
<output name="tcu_spc4_test_mode"/>
<output name="tcu_spc5_test_mode"/>
<output name="tcu_spc6_test_mode"/>
<output name="tcu_spc7_test_mode"/>
<output name="tcu_rst_scan_mode"/>
<output name="tcu_atpg_mode"/>
<output name="tcu_mcu_testmode"/>
<output name="ac_test_mode"/>
<output name="tcu_rst_flush_init_ack"/>
<output name="tcu_rst_flush_stop_ack"/>
<output name="tcu_rst_asicflush_stop_ack"/>
<output name="tcu_rst_efu_done"/>
<output name="flush_test_protect"/>
<output name="tcu_sck_bypass"/>
<output name="jtag_por_status"/>
<output name="tcu_efu_read_start"/>
<output name="tcu_efu_rvclr"/>
<output name="ser_scan_out"/>
<output name="scan_out"/>
<output name="tcu_dectest"/>
<output name="tcu_muxtest"/>
<output name="tcu_jtag_flush_req"/>
<output name="tcu_jtag_flush_dly_req"/>
<output name="tcu_aclk"/>
<output name="tcu_bclk"/>
<output name="tcu_scan_en"/>
<output name="tcu_spc0_aclk"/>
<output name="tcu_spc0_bclk"/>
<output name="tcu_spc0_scan_en"/>
<output name="tcu_spc0_se_scancollar_in"/>
<output name="tcu_spc0_se_scancollar_out"/>
<output name="tcu_spc0_array_wr_inhibit"/>
<output name="tcu_spc1_aclk"/>
<output name="tcu_spc1_bclk"/>
<output name="tcu_spc1_scan_en"/>
<output name="tcu_spc1_se_scancollar_in"/>
<output name="tcu_spc1_se_scancollar_out"/>
<output name="tcu_spc1_array_wr_inhibit"/>
<output name="tcu_spc2_aclk"/>
<output name="tcu_spc2_bclk"/>
<output name="tcu_spc2_scan_en"/>
<output name="tcu_spc2_se_scancollar_in"/>
<output name="tcu_spc2_se_scancollar_out"/>
<output name="tcu_spc2_array_wr_inhibit"/>
<output name="tcu_spc3_aclk"/>
<output name="tcu_spc3_bclk"/>
<output name="tcu_spc3_scan_en"/>
<output name="tcu_spc3_se_scancollar_in"/>
<output name="tcu_spc3_se_scancollar_out"/>
<output name="tcu_spc3_array_wr_inhibit"/>
<output name="tcu_spc4_aclk"/>
<output name="tcu_spc4_bclk"/>
<output name="tcu_spc4_scan_en"/>
<output name="tcu_spc4_se_scancollar_in"/>
<output name="tcu_spc4_se_scancollar_out"/>
<output name="tcu_spc4_array_wr_inhibit"/>
<output name="tcu_spc5_aclk"/>
<output name="tcu_spc5_bclk"/>
<output name="tcu_spc5_scan_en"/>
<output name="tcu_spc5_se_scancollar_in"/>
<output name="tcu_spc5_se_scancollar_out"/>
<output name="tcu_spc5_array_wr_inhibit"/>
<output name="tcu_spc6_aclk"/>
<output name="tcu_spc6_bclk"/>
<output name="tcu_spc6_scan_en"/>
<output name="tcu_spc6_se_scancollar_in"/>
<output name="tcu_spc6_se_scancollar_out"/>
<output name="tcu_spc6_array_wr_inhibit"/>
<output name="tcu_spc7_aclk"/>
<output name="tcu_spc7_bclk"/>
<output name="tcu_spc7_scan_en"/>
<output name="tcu_spc7_se_scancollar_in"/>
<output name="tcu_spc7_se_scancollar_out"/>
<output name="tcu_spc7_array_wr_inhibit"/>
<output name="tcu_asic_aclk"/>
<output name="tcu_asic_bclk"/>
<output name="tcu_asic_scan_en"/>
<output name="tcu_asic_se_scancollar_in"/>
<output name="tcu_asic_se_scancollar_out"/>
<output name="tcu_asic_array_wr_inhibit"/>
<output name="tcu_int_se"/>
<output name="tcu_jtag_se"/>
<output name="tcu_int_aclk"/>
<output name="tcu_int_bclk"/>
<output name="tcu_int_ce_mbist"/>
<output name="tcu_int_ce_ucb"/>
<output name="tcu_int_ce_clkstp"/>
<output name="tcu_int_ce_regs"/>
<output name="tcu_sample_clk_domain"/>
<output name="tcu_int_pce_ov"/>
<output name="tcu_jtag_aclk"/>
<output name="tcu_spc0_scan_out"/>
<output name="tcu_spc1_scan_out"/>
<output name="tcu_spc2_scan_out"/>
<output name="tcu_spc3_scan_out"/>
<output name="tcu_spc4_scan_out"/>
<output name="tcu_spc5_scan_out"/>
<output name="tcu_spc6_scan_out"/>
<output name="tcu_spc7_scan_out"/>
<output name="tcu_soca_scan_out"/>
<output name="tcu_socb_scan_out"/>
<output name="tcu_socc_scan_out"/>
<output name="tcu_socd_scan_out"/>
<output name="tcu_soce_scan_out"/>
<output name="tcu_socf_scan_out"/>
<output name="tcu_socg_scan_out"/>
<output name="tcu_soch_scan_out"/>
<output name="tcu_soc0_scan_out"/>
<output name="tcu_soc1_scan_out"/>
<output name="tcu_soc2_scan_out"/>
<output name="tcu_soc3_scan_out"/>
<output name="tcu_soc4_scan_out"/>
<output name="tcu_soc5_scan_out"/>
<output name="tcu_soc6_scan_out"/>
<output name="tcu_peu_scan_out"/>
<output name="tcu_rst_scan_out"/>
<output name="tcu_sbs_scan_in"/>
<output name="tcu_pins_scan_out"/>
<output name="pre_spc0_clk_stop"/>
<output name="pre_spc1_clk_stop"/>
<output name="pre_spc2_clk_stop"/>
<output name="pre_spc3_clk_stop"/>
<output name="pre_spc4_clk_stop"/>
<output name="pre_spc5_clk_stop"/>
<output name="pre_spc6_clk_stop"/>
<output name="pre_spc7_clk_stop"/>
<output name="pre_bnk0_clk_stop"/>
<output name="pre_l2t0_clk_stop"/>
<output name="pre_bnk1_clk_stop"/>
<output name="pre_l2t1_clk_stop"/>
<output name="pre_bnk2_clk_stop"/>
<output name="pre_l2t2_clk_stop"/>
<output name="pre_bnk3_clk_stop"/>
<output name="pre_l2t3_clk_stop"/>
<output name="pre_bnk4_clk_stop"/>
<output name="pre_l2t4_clk_stop"/>
<output name="pre_bnk5_clk_stop"/>
<output name="pre_l2t5_clk_stop"/>
<output name="pre_bnk6_clk_stop"/>
<output name="pre_l2t6_clk_stop"/>
<output name="pre_bnk7_clk_stop"/>
<output name="pre_l2t7_clk_stop"/>
<output name="pre_mcu0_clk_stop"/>
<output name="pre_mcu0_io_clk_stop"/>
<output name="pre_mcu0_dr_clk_stop"/>
<output name="pre_mcu0_fbd_clk_stop"/>
<output name="pre_mcu2_clk_stop"/>
<output name="pre_mcu2_io_clk_stop"/>
<output name="pre_mcu2_dr_clk_stop"/>
<output name="pre_mcu2_fbd_clk_stop"/>
<output name="pre_clc01_clk_stop"/>
<output name="pre_clc01_dr_clk_stop"/>
<output name="pre_clc23_clk_stop"/>
<output name="pre_clc23_dr_clk_stop"/>
<output name="pre_soc0_clk_stop"/>
<output name="pre_soc0_io_clk_stop"/>
<output name="pre_soc1_io_clk_stop"/>
<output name="pre_soc2_io_clk_stop"/>
<output name="pre_soc3_clk_stop"/>
<output name="pre_soc3_io_clk_stop"/>
<output name="tcu_pce_ov"/>
<output name="ac_trans_test_counter_start"/>
<output name="tcu_spc0_mb_scan_out"/>
<output name="spc0_tap_mb_scan_in"/>
<output name="tcu_spc1_mb_scan_out"/>
<output name="spc1_tap_mb_scan_in"/>
<output name="tcu_spc2_mb_scan_out"/>
<output name="spc2_tap_mb_scan_in"/>
<output name="tcu_spc3_mb_scan_out"/>
<output name="spc3_tap_mb_scan_in"/>
<output name="tcu_spc4_mb_scan_out"/>
<output name="spc4_tap_mb_scan_in"/>
<output name="tcu_spc5_mb_scan_out"/>
<output name="spc5_tap_mb_scan_in"/>
<output name="tcu_spc6_mb_scan_out"/>
<output name="spc6_tap_mb_scan_in"/>
<output name="tcu_spc7_mb_scan_out"/>
<output name="spc7_tap_mb_scan_in"/>
<output name="tcu_sii_mbist_scan_in"/>
<output name="tcu_sio_mbist_scan_in"/>
<output name="tcu_ncu_mbist_scan_in"/>
<output name="tcu_mcu0_mbist_scan_in"/>
<output name="tcu_mcu2_mbist_scan_in"/>
<output name="tcu_l2b0_mbist_scan_in"/>
<output name="tcu_l2b1_mbist_scan_in"/>
<output name="tcu_l2b2_mbist_scan_in"/>
<output name="tcu_l2b3_mbist_scan_in"/>
<output name="tcu_l2b4_mbist_scan_in"/>
<output name="tcu_l2b5_mbist_scan_in"/>
<output name="tcu_l2b6_mbist_scan_in"/>
<output name="tcu_l2b7_mbist_scan_in"/>
<output name="tcu_l2t0_mbist_scan_in"/>
<output name="tcu_l2t1_mbist_scan_in"/>
<output name="tcu_l2t2_mbist_scan_in"/>
<output name="tcu_l2t3_mbist_scan_in"/>
<output name="tcu_l2t4_mbist_scan_in"/>
<output name="tcu_l2t5_mbist_scan_in"/>
<output name="tcu_l2t6_mbist_scan_in"/>
<output name="tcu_l2t7_mbist_scan_in"/>
<output name="tcu_dmu_mbist_scan_in"/>
<output name="tcu_peu_mbist_scan_in"/>
<output name="tcu_cou0_mbist_scan_in"/>
<output name="tcu_lfu0_mbist_scan_in"/>
<output name="tcu_cou1_mbist_scan_in"/>
<output name="tcu_lfu1_mbist_scan_in"/>
<output name="tcu_cou2_mbist_scan_in"/>
<output name="tcu_lfu2_mbist_scan_in"/>
<output name="tcu_cou3_mbist_scan_in"/>
<output name="tcu_lfu3_mbist_scan_in"/>
<output name="tcu_ncx_mbist_scan_in"/>
<output name="tcu_spc_lbist_scan_in"/>
<output name="tcu_spc0_shscan_scan_out"/>
<output name="tcu_spc1_shscan_scan_out"/>
<output name="tcu_spc2_shscan_scan_out"/>
<output name="tcu_spc3_shscan_scan_out"/>
<output name="tcu_spc4_shscan_scan_out"/>
<output name="tcu_spc5_shscan_scan_out"/>
<output name="tcu_spc6_shscan_scan_out"/>
<output name="tcu_spc7_shscan_scan_out"/>
<output name="spc7_tap_shscan_scan_in"/>
<output name="tcu_spc_shscanid"/>
<output name="tcu_spc0_shscan_clk_stop"/>
<output name="tcu_spc1_shscan_clk_stop"/>
<output name="tcu_spc2_shscan_clk_stop"/>
<output name="tcu_spc3_shscan_clk_stop"/>
<output name="tcu_spc4_shscan_clk_stop"/>
<output name="tcu_spc5_shscan_clk_stop"/>
<output name="tcu_spc6_shscan_clk_stop"/>
<output name="tcu_spc7_shscan_clk_stop"/>
<output name="tcu_spc_shscan_pce_ov"/>
<output name="tcu_l2t0_shscan_clk_stop"/>
<output name="tcu_l2t1_shscan_clk_stop"/>
<output name="tcu_l2t2_shscan_clk_stop"/>
<output name="tcu_l2t3_shscan_clk_stop"/>
<output name="tcu_l2t4_shscan_clk_stop"/>
<output name="tcu_l2t5_shscan_clk_stop"/>
<output name="tcu_l2t6_shscan_clk_stop"/>
<output name="tcu_l2t7_shscan_clk_stop"/>
<output name="tcu_l2t_shscan_pce_ov"/>
<output name="tcu_se_scancollar_in"/>
<output name="tcu_se_scancollar_out"/>
<output name="tcu_array_bypass"/>
<output name="tcu_array_wr_inhibit"/>
<output name="csdel_data"/>
<output name="clkseq_stop"/>
<output name="clkseq_strt"/>
<output name="tcu_ccu_clk_stretch"/>
<output name="tcu_ccu_mux_sel"/>
<output name="por_one"/>
<output name="wmr_two"/>
<output name="start_bisx_por"/>
<output name="start_bisx_wmr"/>
<output name="stop_bisx_wmr"/>
<output name="tcu_srd_atpgse"/>
<output name="tcu_srd_atpgd"/>
<output name="tcu_mio_scan_out31"/>
<output name="tcu_srd_atpgmode"/>
<output name="tcu_l2t0_shscan_scan_in"/>
<output name="tcu_l2t1_shscan_scan_in"/>
<output name="tcu_l2t2_shscan_scan_in"/>
<output name="tcu_l2t3_shscan_scan_in"/>
<output name="tcu_l2t4_shscan_scan_in"/>
<output name="tcu_l2t5_shscan_scan_in"/>
<output name="tcu_l2t6_shscan_scan_in"/>
<output name="tcu_l2t7_shscan_scan_in"/>
<complexity cyclo1="627" cyclo2="627" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="626" />
<volume nNodes="2989" nStmts="0" nExprs="962" nInputs="253" nOutputs="279" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1064" nOther="963" />
</block>
<block name="tcu">
<input name="gclk"/>
<input name="ccu_cmp_io_sync_en"/>
<input name="ccu_io_cmp_sync_en"/>
<input name="ccu_cmp_io2x_sync_en"/>
<input name="ccu_cmp_dr_sync_en"/>
<input name="ccu_io_out"/>
<input name="cluster_arst_l"/>
<input name="io_test_mode"/>
<input name="vf_mask_major_rev"/>
<input name="jtag_revid_out"/>
<input name="spc0_tcu_scan_in"/>
<input name="spc1_tcu_scan_in"/>
<input name="spc2_tcu_scan_in"/>
<input name="spc3_tcu_scan_in"/>
<input name="spc4_tcu_scan_in"/>
<input name="spc5_tcu_scan_in"/>
<input name="spc6_tcu_scan_in"/>
<input name="spc7_tcu_scan_in"/>
<input name="soca_tcu_scan_in"/>
<input name="socb_tcu_scan_in"/>
<input name="socc_tcu_scan_in"/>
<input name="socd_tcu_scan_in"/>
<input name="soce_tcu_scan_in"/>
<input name="socf_tcu_scan_in"/>
<input name="socg_tcu_scan_in"/>
<input name="soch_tcu_scan_in"/>
<input name="soc0_tcu_scan_in"/>
<input name="soc1_tcu_scan_in"/>
<input name="soc2_tcu_scan_in"/>
<input name="soc3_tcu_scan_in"/>
<input name="soc4_tcu_scan_in"/>
<input name="soc5_tcu_scan_in"/>
<input name="soc6_tcu_scan_in"/>
<input name="peu_tcu_scan_in"/>
<input name="ccu_tcu_scan_in"/>
<input name="io_tms"/>
<input name="io_tdi"/>
<input name="io_trst_l"/>
<input name="io_tck"/>
<input name="ncu_tcu_vld"/>
<input name="ncu_tcu_data"/>
<input name="ncu_tcu_stall"/>
<input name="sio_tcu_data"/>
<input name="sio_tcu_vld"/>
<input name="efu_tcu_data_out"/>
<input name="spc0_tcu_mbist_done"/>
<input name="spc0_tcu_mbist_fail"/>
<input name="spc0_tcu_mbist_scan_in"/>
<input name="spc1_tcu_mbist_done"/>
<input name="spc1_tcu_mbist_fail"/>
<input name="spc1_tcu_mbist_scan_in"/>
<input name="spc2_tcu_mbist_done"/>
<input name="spc2_tcu_mbist_fail"/>
<input name="spc2_tcu_mbist_scan_in"/>
<input name="spc3_tcu_mbist_done"/>
<input name="spc3_tcu_mbist_fail"/>
<input name="spc3_tcu_mbist_scan_in"/>
<input name="spc4_tcu_mbist_done"/>
<input name="spc4_tcu_mbist_fail"/>
<input name="spc4_tcu_mbist_scan_in"/>
<input name="spc5_tcu_mbist_done"/>
<input name="spc5_tcu_mbist_fail"/>
<input name="spc5_tcu_mbist_scan_in"/>
<input name="spc6_tcu_mbist_done"/>
<input name="spc6_tcu_mbist_fail"/>
<input name="spc6_tcu_mbist_scan_in"/>
<input name="spc7_tcu_mbist_done"/>
<input name="spc7_tcu_mbist_fail"/>
<input name="spc7_tcu_mbist_scan_in"/>
<input name="sii_tcu_mbist_done"/>
<input name="sii_tcu_mbist_fail"/>
<input name="sii_tcu_mbist_scan_out"/>
<input name="sio_tcu_mbist_done"/>
<input name="sio_tcu_mbist_fail"/>
<input name="sio_tcu_mbist_scan_out"/>
<input name="ncu_tcu_mbist_done"/>
<input name="ncu_tcu_mbist_fail"/>
<input name="ncu_tcu_mbist_scan_out"/>
<input name="mcu0_tcu_mbist_done"/>
<input name="mcu0_tcu_mbist_fail"/>
<input name="mcu0_tcu_mbist_scan_out"/>
<input name="mcu2_tcu_mbist_done"/>
<input name="mcu2_tcu_mbist_fail"/>
<input name="mcu2_tcu_mbist_scan_out"/>
<input name="l2b0_tcu_mbist_done"/>
<input name="l2b0_tcu_mbist_fail"/>
<input name="l2b0_tcu_mbist_scan_out"/>
<input name="l2b1_tcu_mbist_done"/>
<input name="l2b1_tcu_mbist_fail"/>
<input name="l2b1_tcu_mbist_scan_out"/>
<input name="l2b2_tcu_mbist_done"/>
<input name="l2b2_tcu_mbist_fail"/>
<input name="l2b2_tcu_mbist_scan_out"/>
<input name="l2b3_tcu_mbist_done"/>
<input name="l2b3_tcu_mbist_fail"/>
<input name="l2b3_tcu_mbist_scan_out"/>
<input name="l2b4_tcu_mbist_done"/>
<input name="l2b4_tcu_mbist_fail"/>
<input name="l2b4_tcu_mbist_scan_out"/>
<input name="l2b5_tcu_mbist_done"/>
<input name="l2b5_tcu_mbist_fail"/>
<input name="l2b5_tcu_mbist_scan_out"/>
<input name="l2b6_tcu_mbist_done"/>
<input name="l2b6_tcu_mbist_fail"/>
<input name="l2b6_tcu_mbist_scan_out"/>
<input name="l2b7_tcu_mbist_done"/>
<input name="l2b7_tcu_mbist_fail"/>
<input name="l2b7_tcu_mbist_scan_out"/>
<input name="l2t0_tcu_mbist_done"/>
<input name="l2t0_tcu_mbist_fail"/>
<input name="l2t0_tcu_mbist_scan_out"/>
<input name="l2t1_tcu_mbist_done"/>
<input name="l2t1_tcu_mbist_fail"/>
<input name="l2t1_tcu_mbist_scan_out"/>
<input name="l2t2_tcu_mbist_done"/>
<input name="l2t2_tcu_mbist_fail"/>
<input name="l2t2_tcu_mbist_scan_out"/>
<input name="l2t3_tcu_mbist_done"/>
<input name="l2t3_tcu_mbist_fail"/>
<input name="l2t3_tcu_mbist_scan_out"/>
<input name="l2t4_tcu_mbist_done"/>
<input name="l2t4_tcu_mbist_fail"/>
<input name="l2t4_tcu_mbist_scan_out"/>
<input name="l2t5_tcu_mbist_done"/>
<input name="l2t5_tcu_mbist_fail"/>
<input name="l2t5_tcu_mbist_scan_out"/>
<input name="l2t6_tcu_mbist_done"/>
<input name="l2t6_tcu_mbist_fail"/>
<input name="l2t6_tcu_mbist_scan_out"/>
<input name="l2t7_tcu_mbist_done"/>
<input name="l2t7_tcu_mbist_fail"/>
<input name="l2t7_tcu_mbist_scan_out"/>
<input name="dmu_tcu_mbist_done"/>
<input name="dmu_tcu_mbist_fail"/>
<input name="dmu_tcu_mbist_scan_out"/>
<input name="peu_tcu_mbist_done"/>
<input name="peu_tcu_mbist_fail"/>
<input name="peu_tcu_mbist_scan_out"/>
<input name="spc4_dmo_dout"/>
<input name="spc6_dmo_dout"/>
<input name="l2t4_dmo_dout"/>
<input name="l2t6_dmo_dout"/>
<input name="cou0_tcu_mbist_done"/>
<input name="cou0_tcu_mbist_fail"/>
<input name="cou0_tcu_mbist_scan_out"/>
<input name="lfu0_tcu_mbist_done"/>
<input name="lfu0_tcu_mbist_fail"/>
<input name="lfu0_tcu_mbist_scan_out"/>
<input name="cou1_tcu_mbist_done"/>
<input name="cou1_tcu_mbist_fail"/>
<input name="cou1_tcu_mbist_scan_out"/>
<input name="lfu1_tcu_mbist_done"/>
<input name="lfu1_tcu_mbist_fail"/>
<input name="lfu1_tcu_mbist_scan_out"/>
<input name="cou2_tcu_mbist_done"/>
<input name="cou2_tcu_mbist_fail"/>
<input name="cou2_tcu_mbist_scan_out"/>
<input name="lfu2_tcu_mbist_done"/>
<input name="lfu2_tcu_mbist_fail"/>
<input name="lfu2_tcu_mbist_scan_out"/>
<input name="cou3_tcu_mbist_done"/>
<input name="cou3_tcu_mbist_fail"/>
<input name="cou3_tcu_mbist_scan_out"/>
<input name="lfu3_tcu_mbist_done"/>
<input name="lfu3_tcu_mbist_fail"/>
<input name="lfu3_tcu_mbist_scan_out"/>
<input name="ncx_tcu_mbist_done"/>
<input name="ncx_tcu_mbist_fail"/>
<input name="ncx_tcu_mbist_scan_out"/>
<input name="spc0_tcu_shscan_scan_in"/>
<input name="spc1_tcu_shscan_scan_in"/>
<input name="spc2_tcu_shscan_scan_in"/>
<input name="spc3_tcu_shscan_scan_in"/>
<input name="spc4_tcu_shscan_scan_in"/>
<input name="spc5_tcu_shscan_scan_in"/>
<input name="spc6_tcu_shscan_scan_in"/>
<input name="spc7_tcu_shscan_scan_in"/>
<input name="l2t0_tcu_shscan_scan_out"/>
<input name="l2t1_tcu_shscan_scan_out"/>
<input name="l2t2_tcu_shscan_scan_out"/>
<input name="l2t3_tcu_shscan_scan_out"/>
<input name="l2t4_tcu_shscan_scan_out"/>
<input name="l2t5_tcu_shscan_scan_out"/>
<input name="l2t6_tcu_shscan_scan_out"/>
<input name="l2t7_tcu_shscan_scan_out"/>
<input name="spc0_ss_complete"/>
<input name="spc1_ss_complete"/>
<input name="spc2_ss_complete"/>
<input name="spc3_ss_complete"/>
<input name="spc4_ss_complete"/>
<input name="spc5_ss_complete"/>
<input name="spc6_ss_complete"/>
<input name="spc7_ss_complete"/>
<input name="spc0_softstop_request"/>
<input name="spc1_softstop_request"/>
<input name="spc2_softstop_request"/>
<input name="spc3_softstop_request"/>
<input name="spc4_softstop_request"/>
<input name="spc5_softstop_request"/>
<input name="spc6_softstop_request"/>
<input name="spc7_softstop_request"/>
<input name="spc0_hardstop_request"/>
<input name="spc1_hardstop_request"/>
<input name="spc2_hardstop_request"/>
<input name="spc3_hardstop_request"/>
<input name="spc4_hardstop_request"/>
<input name="spc5_hardstop_request"/>
<input name="spc6_hardstop_request"/>
<input name="spc7_hardstop_request"/>
<input name="spc0_ncu_core_running_status"/>
<input name="spc1_ncu_core_running_status"/>
<input name="spc2_ncu_core_running_status"/>
<input name="spc3_ncu_core_running_status"/>
<input name="spc4_ncu_core_running_status"/>
<input name="spc5_ncu_core_running_status"/>
<input name="spc6_ncu_core_running_status"/>
<input name="spc7_ncu_core_running_status"/>
<input name="spc0_trigger_pulse"/>
<input name="spc1_trigger_pulse"/>
<input name="spc2_trigger_pulse"/>
<input name="spc3_trigger_pulse"/>
<input name="spc4_trigger_pulse"/>
<input name="spc5_trigger_pulse"/>
<input name="spc6_trigger_pulse"/>
<input name="spc7_trigger_pulse"/>
<input name="rst_tcu_flush_init_req"/>
<input name="rst_tcu_flush_stop_req"/>
<input name="rst_tcu_asicflush_stop_req"/>
<input name="rst_wmr_protect"/>
<input name="POR_"/>
<input name="rst_tcu_clk_stop"/>
<input name="rst_tcu_dbr_gen"/>
<input name="ncu_spc0_core_available"/>
<input name="ncu_spc1_core_available"/>
<input name="ncu_spc2_core_available"/>
<input name="ncu_spc3_core_available"/>
<input name="ncu_spc4_core_available"/>
<input name="ncu_spc5_core_available"/>
<input name="ncu_spc6_core_available"/>
<input name="ncu_spc7_core_available"/>
<input name="ncu_tcu_bank_avail"/>
<input name="ncu_spc0_core_enable_status"/>
<input name="ncu_spc1_core_enable_status"/>
<input name="ncu_spc2_core_enable_status"/>
<input name="ncu_spc3_core_enable_status"/>
<input name="ncu_spc4_core_enable_status"/>
<input name="ncu_spc5_core_enable_status"/>
<input name="ncu_spc6_core_enable_status"/>
<input name="ncu_spc7_core_enable_status"/>
<input name="ncu_spc_pm"/>
<input name="ncu_spc_ba01"/>
<input name="ncu_spc_ba23"/>
<input name="ncu_spc_ba45"/>
<input name="ncu_spc_ba67"/>
<input name="stciq_tcu"/>
<input name="srd_tcu_atpgq"/>
<input name="sbs_tcu_scan_out"/>
<input name="mio_tcu_scan_in31"/>
<input name="mio_tcu_stciclk"/>
<input name="mio_tcu_stcicfg"/>
<input name="mio_tcu_stcid"/>
<input name="mio_tcu_io_ac_testmode"/>
<input name="mio_tcu_io_ac_testtrig"/>
<input name="mio_tcu_io_aclk"/>
<input name="mio_tcu_io_bclk"/>
<input name="mio_tcu_io_scan_in"/>
<input name="mio_tcu_io_scan_en"/>
<input name="mio_tcu_trigin"/>
<input name="mio_tcu_bs_scan_out"/>
<input name="mio_ext_cmp_clk"/>
<input name="mio_ext_dr_clk"/>
<input name="mio_tcu_peu_clk_ext"/>
<input name="mio_tcu_divider_bypass"/>
<input name="mio_tcu_pll_cmp_bypass"/>
<input name="dbg1_tcu_soc_hard_stop"/>
<input name="dbg1_tcu_soc_asrt_trigout"/>
<input name="spc0_tcu_lbist_done"/>
<input name="spc1_tcu_lbist_done"/>
<input name="spc2_tcu_lbist_done"/>
<input name="spc3_tcu_lbist_done"/>
<input name="spc4_tcu_lbist_done"/>
<input name="spc5_tcu_lbist_done"/>
<input name="spc6_tcu_lbist_done"/>
<input name="spc7_tcu_lbist_done"/>
<input name="spc0_tcu_lbist_scan_out"/>
<input name="spc1_tcu_lbist_scan_out"/>
<input name="spc2_tcu_lbist_scan_out"/>
<input name="spc3_tcu_lbist_scan_out"/>
<input name="spc4_tcu_lbist_scan_out"/>
<input name="spc5_tcu_lbist_scan_out"/>
<input name="spc6_tcu_lbist_scan_out"/>
<input name="spc7_tcu_lbist_scan_out"/>
<output name="tcu_ccu_clk_stop"/>
<output name="tcu_ccu_io_clk_stop"/>
<output name="tcu_mio_tdo"/>
<output name="tcu_mio_tdo_en"/>
<output name="tcu_ncu_stall"/>
<output name="tcu_ncu_vld"/>
<output name="tcu_ncu_data"/>
<output name="tcu_sck_bypass"/>
<output name="tcu_aclk"/>
<output name="tcu_bclk"/>
<output name="tcu_pce_ov"/>
<output name="tcu_scan_en"/>
<output name="tcu_spc0_scan_out"/>
<output name="tcu_spc1_scan_out"/>
<output name="tcu_spc2_scan_out"/>
<output name="tcu_spc3_scan_out"/>
<output name="tcu_spc4_scan_out"/>
<output name="tcu_spc5_scan_out"/>
<output name="tcu_spc6_scan_out"/>
<output name="tcu_spc7_scan_out"/>
<output name="tcu_soca_scan_out"/>
<output name="tcu_socb_scan_out"/>
<output name="tcu_socc_scan_out"/>
<output name="tcu_socd_scan_out"/>
<output name="tcu_soce_scan_out"/>
<output name="tcu_socf_scan_out"/>
<output name="tcu_socg_scan_out"/>
<output name="tcu_soch_scan_out"/>
<output name="tcu_soc0_scan_out"/>
<output name="tcu_soc1_scan_out"/>
<output name="tcu_soc2_scan_out"/>
<output name="tcu_soc3_scan_out"/>
<output name="tcu_soc4_scan_out"/>
<output name="tcu_soc5_scan_out"/>
<output name="tcu_soc6_scan_out"/>
<output name="tcu_peu_scan_out"/>
<output name="tcu_rst_scan_out"/>
<output name="tcu_spc0_aclk"/>
<output name="tcu_spc0_bclk"/>
<output name="tcu_spc0_scan_en"/>
<output name="tcu_spc0_se_scancollar_in"/>
<output name="tcu_spc0_se_scancollar_out"/>
<output name="tcu_spc0_array_wr_inhibit"/>
<output name="tcu_spc1_aclk"/>
<output name="tcu_spc1_bclk"/>
<output name="tcu_spc1_scan_en"/>
<output name="tcu_spc1_se_scancollar_in"/>
<output name="tcu_spc1_se_scancollar_out"/>
<output name="tcu_spc1_array_wr_inhibit"/>
<output name="tcu_spc2_aclk"/>
<output name="tcu_spc2_bclk"/>
<output name="tcu_spc2_scan_en"/>
<output name="tcu_spc2_se_scancollar_in"/>
<output name="tcu_spc2_se_scancollar_out"/>
<output name="tcu_spc2_array_wr_inhibit"/>
<output name="tcu_spc3_aclk"/>
<output name="tcu_spc3_bclk"/>
<output name="tcu_spc3_scan_en"/>
<output name="tcu_spc3_se_scancollar_in"/>
<output name="tcu_spc3_se_scancollar_out"/>
<output name="tcu_spc3_array_wr_inhibit"/>
<output name="tcu_spc4_aclk"/>
<output name="tcu_spc4_bclk"/>
<output name="tcu_spc4_scan_en"/>
<output name="tcu_spc4_se_scancollar_in"/>
<output name="tcu_spc4_se_scancollar_out"/>
<output name="tcu_spc4_array_wr_inhibit"/>
<output name="tcu_spc5_aclk"/>
<output name="tcu_spc5_bclk"/>
<output name="tcu_spc5_scan_en"/>
<output name="tcu_spc5_se_scancollar_in"/>
<output name="tcu_spc5_se_scancollar_out"/>
<output name="tcu_spc5_array_wr_inhibit"/>
<output name="tcu_spc6_aclk"/>
<output name="tcu_spc6_bclk"/>
<output name="tcu_spc6_scan_en"/>
<output name="tcu_spc6_se_scancollar_in"/>
<output name="tcu_spc6_se_scancollar_out"/>
<output name="tcu_spc6_array_wr_inhibit"/>
<output name="tcu_spc7_aclk"/>
<output name="tcu_spc7_bclk"/>
<output name="tcu_spc7_scan_en"/>
<output name="tcu_spc7_se_scancollar_in"/>
<output name="tcu_spc7_se_scancollar_out"/>
<output name="tcu_spc7_array_wr_inhibit"/>
<output name="tcu_asic_aclk"/>
<output name="tcu_asic_bclk"/>
<output name="tcu_asic_scan_en"/>
<output name="tcu_asic_se_scancollar_in"/>
<output name="tcu_asic_se_scancollar_out"/>
<output name="tcu_asic_array_wr_inhibit"/>
<output name="tcu_spc0_clk_stop"/>
<output name="tcu_spc1_clk_stop"/>
<output name="tcu_spc2_clk_stop"/>
<output name="tcu_spc3_clk_stop"/>
<output name="tcu_spc4_clk_stop"/>
<output name="tcu_spc5_clk_stop"/>
<output name="tcu_spc6_clk_stop"/>
<output name="tcu_spc7_clk_stop"/>
<output name="tcu_l2d0_clk_stop"/>
<output name="tcu_l2d1_clk_stop"/>
<output name="tcu_l2d2_clk_stop"/>
<output name="tcu_l2d3_clk_stop"/>
<output name="tcu_l2d4_clk_stop"/>
<output name="tcu_l2d5_clk_stop"/>
<output name="tcu_l2d6_clk_stop"/>
<output name="tcu_l2d7_clk_stop"/>
<output name="tcu_l2t0_clk_stop"/>
<output name="tcu_l2t1_clk_stop"/>
<output name="tcu_l2t2_clk_stop"/>
<output name="tcu_l2t3_clk_stop"/>
<output name="tcu_l2t4_clk_stop"/>
<output name="tcu_l2t5_clk_stop"/>
<output name="tcu_l2t6_clk_stop"/>
<output name="tcu_l2t7_clk_stop"/>
<output name="tcu_l2b0_clk_stop"/>
<output name="tcu_l2b1_clk_stop"/>
<output name="tcu_l2b2_clk_stop"/>
<output name="tcu_l2b3_clk_stop"/>
<output name="tcu_l2b4_clk_stop"/>
<output name="tcu_l2b5_clk_stop"/>
<output name="tcu_l2b6_clk_stop"/>
<output name="tcu_l2b7_clk_stop"/>
<output name="tcu_mcu0_clk_stop"/>
<output name="tcu_mcu0_dr_clk_stop"/>
<output name="tcu_mcu0_io_clk_stop"/>
<output name="tcu_mcu0_fbd_clk_stop"/>
<output name="tcu_mcu2_clk_stop"/>
<output name="tcu_mcu2_dr_clk_stop"/>
<output name="tcu_mcu2_io_clk_stop"/>
<output name="tcu_mcu2_fbd_clk_stop"/>
<output name="tcu_ccx_clk_stop"/>
<output name="tcu_sii_clk_stop"/>
<output name="tcu_sii_io_clk_stop"/>
<output name="tcu_sio_clk_stop"/>
<output name="tcu_sio_io_clk_stop"/>
<output name="tcu_ncu_clk_stop"/>
<output name="tcu_ncu_io_clk_stop"/>
<output name="tcu_efu_clk_stop"/>
<output name="tcu_efu_io_clk_stop"/>
<output name="tcu_rst_clk_stop"/>
<output name="tcu_rst_io_clk_stop"/>
<output name="tcu_dmu_io_clk_stop"/>
<output name="tcu_peu_pc_clk_stop"/>
<output name="tcu_peu_io_clk_stop"/>
<output name="tcu_ncx_clk_stop"/>
<output name="tcu_clc0_clk_stop"/>
<output name="tcu_clc0_dr_clk_stop"/>
<output name="tcu_clc1_clk_stop"/>
<output name="tcu_clc1_dr_clk_stop"/>
<output name="tcu_clc2_clk_stop"/>
<output name="tcu_clc2_dr_clk_stop"/>
<output name="tcu_clc3_clk_stop"/>
<output name="tcu_clc3_dr_clk_stop"/>
<output name="tcu_mcu_testmode"/>
<output name="tcu_dectest"/>
<output name="tcu_muxtest"/>
<output name="tcu_sii_data"/>
<output name="tcu_sii_vld"/>
<output name="tcu_efu_rowaddr"/>
<output name="tcu_efu_coladdr"/>
<output name="tcu_efu_read_en"/>
<output name="tcu_efu_read_mode"/>
<output name="tcu_efu_read_start"/>
<output name="tcu_efu_fuse_bypass"/>
<output name="tcu_efu_dest_sample"/>
<output name="tcu_efu_data_in"/>
<output name="tcu_efu_updatedr"/>
<output name="tcu_efu_shiftdr"/>
<output name="tcu_efu_capturedr"/>
<output name="tck"/>
<output name="tcu_efu_rvclr"/>
<output name="tcu_rst_efu_done"/>
<output name="tcu_test_protect"/>
<output name="tcu_dbr_gateoff"/>
<output name="tcu_spc_mbist_start"/>
<output name="tcu_mbist_bisi_en"/>
<output name="tcu_mbist_user_mode"/>
<output name="tcu_spc0_mbist_scan_out"/>
<output name="tcu_spc1_mbist_scan_out"/>
<output name="tcu_spc2_mbist_scan_out"/>
<output name="tcu_spc3_mbist_scan_out"/>
<output name="tcu_spc4_mbist_scan_out"/>
<output name="tcu_spc5_mbist_scan_out"/>
<output name="tcu_spc6_mbist_scan_out"/>
<output name="tcu_spc7_mbist_scan_out"/>
<output name="tcu_sii_mbist_start"/>
<output name="tcu_sii_mbist_scan_in"/>
<output name="tcu_sio_mbist_start"/>
<output name="tcu_sio_mbist_scan_in"/>
<output name="tcu_ncu_mbist_start"/>
<output name="tcu_ncu_mbist_scan_in"/>
<output name="tcu_mcu0_mbist_start"/>
<output name="tcu_mcu0_mbist_scan_in"/>
<output name="tcu_mcu2_mbist_start"/>
<output name="tcu_mcu2_mbist_scan_in"/>
<output name="tcu_l2b0_mbist_start"/>
<output name="tcu_l2b0_mbist_scan_in"/>
<output name="tcu_l2b1_mbist_start"/>
<output name="tcu_l2b1_mbist_scan_in"/>
<output name="tcu_l2b2_mbist_start"/>
<output name="tcu_l2b2_mbist_scan_in"/>
<output name="tcu_l2b3_mbist_start"/>
<output name="tcu_l2b3_mbist_scan_in"/>
<output name="tcu_l2b4_mbist_start"/>
<output name="tcu_l2b4_mbist_scan_in"/>
<output name="tcu_l2b5_mbist_start"/>
<output name="tcu_l2b5_mbist_scan_in"/>
<output name="tcu_l2b6_mbist_start"/>
<output name="tcu_l2b6_mbist_scan_in"/>
<output name="tcu_l2b7_mbist_start"/>
<output name="tcu_l2b7_mbist_scan_in"/>
<output name="tcu_l2t0_mbist_start"/>
<output name="tcu_l2t0_mbist_scan_in"/>
<output name="tcu_l2t1_mbist_start"/>
<output name="tcu_l2t1_mbist_scan_in"/>
<output name="tcu_l2t2_mbist_start"/>
<output name="tcu_l2t2_mbist_scan_in"/>
<output name="tcu_l2t3_mbist_start"/>
<output name="tcu_l2t3_mbist_scan_in"/>
<output name="tcu_l2t4_mbist_start"/>
<output name="tcu_l2t4_mbist_scan_in"/>
<output name="tcu_l2t5_mbist_start"/>
<output name="tcu_l2t5_mbist_scan_in"/>
<output name="tcu_l2t6_mbist_start"/>
<output name="tcu_l2t6_mbist_scan_in"/>
<output name="tcu_l2t7_mbist_start"/>
<output name="tcu_l2t7_mbist_scan_in"/>
<output name="tcu_dmu_mbist_start"/>
<output name="tcu_dmu_mbist_scan_in"/>
<output name="tcu_peu_mbist_start"/>
<output name="tcu_peu_mbist_scan_in"/>
<output name="dmo_coresel"/>
<output name="dmo_dcmuxctl"/>
<output name="dmo_icmuxctl"/>
<output name="dmo_l2tsel"/>
<output name="dmo_tagmuxctl"/>
<output name="tcu_cou0_mbist_start"/>
<output name="tcu_cou0_mbist_scan_in"/>
<output name="tcu_lfu0_mbist_start"/>
<output name="tcu_lfu0_mbist_scan_in"/>
<output name="tcu_cou1_mbist_start"/>
<output name="tcu_cou1_mbist_scan_in"/>
<output name="tcu_lfu1_mbist_start"/>
<output name="tcu_lfu1_mbist_scan_in"/>
<output name="tcu_cou2_mbist_start"/>
<output name="tcu_cou2_mbist_scan_in"/>
<output name="tcu_lfu2_mbist_start"/>
<output name="tcu_lfu2_mbist_scan_in"/>
<output name="tcu_cou3_mbist_start"/>
<output name="tcu_cou3_mbist_scan_in"/>
<output name="tcu_lfu3_mbist_start"/>
<output name="tcu_lfu3_mbist_scan_in"/>
<output name="tcu_ncx_mbist_start"/>
<output name="tcu_ncx_mbist_scan_in"/>
<output name="tcu_spc0_shscan_scan_out"/>
<output name="tcu_spc1_shscan_scan_out"/>
<output name="tcu_spc2_shscan_scan_out"/>
<output name="tcu_spc3_shscan_scan_out"/>
<output name="tcu_spc4_shscan_scan_out"/>
<output name="tcu_spc5_shscan_scan_out"/>
<output name="tcu_spc6_shscan_scan_out"/>
<output name="tcu_spc7_shscan_scan_out"/>
<output name="tcu_spc_shscan_aclk"/>
<output name="tcu_spc_shscan_bclk"/>
<output name="tcu_spc_shscan_scan_en"/>
<output name="tcu_spc_shscan_pce_ov"/>
<output name="tcu_spc0_shscan_clk_stop"/>
<output name="tcu_spc1_shscan_clk_stop"/>
<output name="tcu_spc2_shscan_clk_stop"/>
<output name="tcu_spc3_shscan_clk_stop"/>
<output name="tcu_spc4_shscan_clk_stop"/>
<output name="tcu_spc5_shscan_clk_stop"/>
<output name="tcu_spc6_shscan_clk_stop"/>
<output name="tcu_spc7_shscan_clk_stop"/>
<output name="tcu_spc_shscanid"/>
<output name="tcu_l2t0_shscan_scan_in"/>
<output name="tcu_l2t1_shscan_scan_in"/>
<output name="tcu_l2t2_shscan_scan_in"/>
<output name="tcu_l2t3_shscan_scan_in"/>
<output name="tcu_l2t4_shscan_scan_in"/>
<output name="tcu_l2t5_shscan_scan_in"/>
<output name="tcu_l2t6_shscan_scan_in"/>
<output name="tcu_l2t7_shscan_scan_in"/>
<output name="tcu_l2t_shscan_aclk"/>
<output name="tcu_l2t_shscan_bclk"/>
<output name="tcu_l2t_shscan_scan_en"/>
<output name="tcu_l2t_shscan_pce_ov"/>
<output name="tcu_l2t0_shscan_clk_stop"/>
<output name="tcu_l2t1_shscan_clk_stop"/>
<output name="tcu_l2t2_shscan_clk_stop"/>
<output name="tcu_l2t3_shscan_clk_stop"/>
<output name="tcu_l2t4_shscan_clk_stop"/>
<output name="tcu_l2t5_shscan_clk_stop"/>
<output name="tcu_l2t6_shscan_clk_stop"/>
<output name="tcu_l2t7_shscan_clk_stop"/>
<output name="tcu_ss_mode"/>
<output name="tcu_do_mode"/>
<output name="tcu_ss_request"/>
<output name="tcu_rst_asicflush_stop_ack"/>
<output name="tcu_rst_flush_init_ack"/>
<output name="tcu_rst_flush_stop_ack"/>
<output name="tcu_bisx_done"/>
<output name="tcu_rst_scan_mode"/>
<output name="tcu_se_scancollar_in"/>
<output name="tcu_se_scancollar_out"/>
<output name="tcu_array_bypass"/>
<output name="tcu_array_wr_inhibit"/>
<output name="tcu_mio_pins_scan_out"/>
<output name="tcu_mio_dmo_data"/>
<output name="tcu_mio_mbist_done"/>
<output name="tcu_mio_mbist_fail"/>
<output name="tcu_mio_trigout"/>
<output name="tcu_mio_jtag_membist_mode"/>
<output name="tcu_mio_clk_stop"/>
<output name="tcu_mio_bs_scan_in"/>
<output name="tcu_mio_bs_scan_en"/>
<output name="tcu_mio_bs_clk"/>
<output name="tcu_mio_bs_aclk"/>
<output name="tcu_mio_bs_bclk"/>
<output name="tcu_mio_bs_uclk"/>
<output name="tcu_mio_bs_mode_ctl"/>
<output name="tcu_mio_dmo_sync"/>
<output name="tcu_stciclk"/>
<output name="tcu_stcicfg"/>
<output name="tcu_stcid"/>
<output name="tcu_srd_atpgse"/>
<output name="tcu_srd_atpgd"/>
<output name="tcu_srd_atpgmode"/>
<output name="tcu_sbs_enbstx"/>
<output name="tcu_sbs_enbsrx"/>
<output name="tcu_sbs_scan_en"/>
<output name="tcu_sbs_clk"/>
<output name="tcu_sbs_aclk"/>
<output name="tcu_sbs_bclk"/>
<output name="tcu_sbs_uclk"/>
<output name="tcu_sbs_scan_in"/>
<output name="tcu_sbs_acmode"/>
<output name="tcu_sbs_actestsignal"/>
<output name="tcu_sbs_enbspt"/>
<output name="tcu_sbs_bsinitclk"/>
<output name="tcu_peu_entestcfg"/>
<output name="tcu_mio_scan_out31"/>
<output name="tcu_mio_stciq"/>
<output name="tcu_peu_clk_ext"/>
<output name="tcu_ccu_ext_cmp_clk"/>
<output name="tcu_ccu_ext_dr_clk"/>
<output name="tcu_peu_testmode"/>
<output name="tcu_mac_testmode"/>
<output name="tcu_div_bypass"/>
<output name="tcu_ccu_mux_sel"/>
<output name="tcu_ccu_clk_stretch"/>
<output name="tcu_mio_bs_highz_l"/>
<output name="tcu_db0_clk_stop"/>
<output name="tcu_db1_clk_stop"/>
<output name="tcu_spc_lbist_start"/>
<output name="tcu_spc_lbist_scan_in"/>
<output name="tcu_spc_lbist_pgm"/>
<output name="tcu_spc0_test_mode"/>
<output name="tcu_spc1_test_mode"/>
<output name="tcu_spc2_test_mode"/>
<output name="tcu_spc3_test_mode"/>
<output name="tcu_spc4_test_mode"/>
<output name="tcu_spc5_test_mode"/>
<output name="tcu_spc6_test_mode"/>
<output name="tcu_spc7_test_mode"/>
<output name="tcu_atpg_mode"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="436" nStmts="0" nExprs="189" nInputs="292" nOutputs="367" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="57" nOther="190" />
</block>
<block name="tcu_ucbbusin8_ctl">
<input name="iol2clk"/>
<input name="scan_in"/>
<input name="tcu_int_ce"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_siclk_in"/>
<input name="tcu_soclk_in"/>
<input name="tcu_scan_en"/>
<input name="vld"/>
<input name="data"/>
<input name="stall_a1"/>
<output name="scan_out"/>
<output name="stall"/>
<output name="indata_buf_vld"/>
<output name="indata_buf"/>
<complexity cyclo1="5" cyclo2="5" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="4" />
<volume nNodes="182" nStmts="0" nExprs="76" nInputs="11" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="29" nOther="77" />
</block>
<block name="tcu_ucbbusout8_ctl">
<input name="iol2clk"/>
<input name="scan_in"/>
<input name="tcu_int_ce"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_siclk_in"/>
<input name="tcu_soclk_in"/>
<input name="tcu_scan_en"/>
<input name="stall"/>
<input name="outdata_buf_in"/>
<input name="outdata_vec_in"/>
<input name="outdata_buf_wr"/>
<output name="scan_out"/>
<output name="vld"/>
<output name="data"/>
<output name="outdata_buf_busy"/>
<complexity cyclo1="5" cyclo2="5" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="4" />
<volume nNodes="52" nStmts="0" nExprs="17" nInputs="12" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="17" nOther="18" />
</block>
<block name="tcu_ucb_ctl">
<input name="iol2clk"/>
<input name="scan_in"/>
<input name="tcu_int_aclk"/>
<input name="tcu_int_bclk"/>
<input name="tcu_int_se"/>
<input name="tcu_int_ce"/>
<input name="tcu_pce_ov"/>
<input name="tcu_tp_sync_2io"/>
<input name="ac_test_mode"/>
<input name="jtag_creg_addr"/>
<input name="jtag_creg_data"/>
<input name="jtag_creg_rd_en"/>
<input name="jtag_creg_wr_en"/>
<input name="jtag_creg_addr_en"/>
<input name="jtag_creg_data_en"/>
<input name="jtag_ucb_data_ack"/>
<input name="csr_ucb_data"/>
<input name="csr_l2data"/>
<input name="dbg_creg_access"/>
<input name="dbg_creg_addr"/>
<input name="dbg_creg_data"/>
<input name="dbg_creg_wr_en"/>
<input name="dbg_creg_addr_en"/>
<input name="dbg_creg_data_en"/>
<input name="ncu_tcu_vld"/>
<input name="ncu_tcu_data"/>
<input name="ncu_tcu_stall"/>
<input name="csr_l2_rdresp_vld_io"/>
<input name="csr_l2_wrack_io"/>
<output name="scan_out"/>
<output name="tcu_test_protect"/>
<output name="ucb_data_out"/>
<output name="ucb_jtag_data_rdy"/>
<output name="ucb_csr_wr"/>
<output name="full_ucb_csr_addr"/>
<output name="ucb_csr_addr"/>
<output name="tcu_ncu_stall"/>
<output name="tcu_ncu_vld"/>
<output name="tcu_ncu_data"/>
<output name="clr_csr_l2_rdresp_vld"/>
<output name="clr_csr_l2_wrack"/>
<output name="ucb_csr_loop_rd"/>
<output name="ucb_csr_loop_wr"/>
<complexity cyclo1="33" cyclo2="33" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="32" />
<volume nNodes="505" nStmts="6" nExprs="193" nInputs="29" nOutputs="14" nParams="0" nAlwaysClocks="12" nBAssign="8" nNBAssign="0" nWAssign="94" nOther="192" />
</block>
<block name="mcu_addrdp_dp">
<input name="l2clk"/>
<input name="drl2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="drif_single_channel_mode"/>
<input name="drif_memory_mirror_mode"/>
<input name="fbdic_sync_frame_req"/>
<input name="drif_4g_2k_x4"/>
<input name="l2b0_rd_ras_adr"/>
<input name="l2b0_rd_cas_adr"/>
<input name="l2b0_rd_rank_adr"/>
<input name="l2b0_rd_dimm_adr"/>
<input name="l2b0_rd_bank_adr"/>
<input name="l2b0_l2rd_req_id"/>
<input name="l2b0_rd_addr_err"/>
<input name="l2b0_wr_ras_adr"/>
<input name="l2b0_wr_cas_adr"/>
<input name="l2b0_wr_rank_adr"/>
<input name="l2b0_wr_dimm_adr"/>
<input name="l2b0_wr_bank_adr"/>
<input name="l2b1_rd_ras_adr"/>
<input name="l2b1_rd_cas_adr"/>
<input name="l2b1_rd_rank_adr"/>
<input name="l2b1_rd_dimm_adr"/>
<input name="l2b1_rd_bank_adr"/>
<input name="l2b1_l2rd_req_id"/>
<input name="l2b1_rd_addr_err"/>
<input name="l2b1_wr_ras_adr"/>
<input name="l2b1_wr_cas_adr"/>
<input name="l2b1_wr_rank_adr"/>
<input name="l2b1_wr_dimm_adr"/>
<input name="l2b1_wr_bank_adr"/>
<input name="l2b2_rd_ras_adr"/>
<input name="l2b2_rd_cas_adr"/>
<input name="l2b2_rd_rank_adr"/>
<input name="l2b2_rd_dimm_adr"/>
<input name="l2b2_rd_bank_adr"/>
<input name="l2b2_l2rd_req_id"/>
<input name="l2b2_rd_addr_err"/>
<input name="l2b2_wr_ras_adr"/>
<input name="l2b2_wr_cas_adr"/>
<input name="l2b2_wr_rank_adr"/>
<input name="l2b2_wr_dimm_adr"/>
<input name="l2b2_wr_bank_adr"/>
<input name="l2b3_rd_ras_adr"/>
<input name="l2b3_rd_cas_adr"/>
<input name="l2b3_rd_rank_adr"/>
<input name="l2b3_rd_dimm_adr"/>
<input name="l2b3_rd_bank_adr"/>
<input name="l2b3_l2rd_req_id"/>
<input name="l2b3_rd_addr_err"/>
<input name="l2b3_wr_ras_adr"/>
<input name="l2b3_wr_cas_adr"/>
<input name="l2b3_wr_rank_adr"/>
<input name="l2b3_wr_dimm_adr"/>
<input name="l2b3_wr_bank_adr"/>
<input name="l2b0_rd_adr_queue7_en"/>
<input name="l2b0_rd_adr_queue6_en"/>
<input name="l2b0_rd_adr_queue5_en"/>
<input name="l2b0_rd_adr_queue4_en"/>
<input name="l2b0_rd_adr_queue3_en"/>
<input name="l2b0_rd_adr_queue2_en"/>
<input name="l2b0_rd_adr_queue1_en"/>
<input name="l2b0_rd_adr_queue0_en"/>
<input name="l2b0_rd_adr_queue_sel"/>
<input name="l2b0_wr_adr_queue7_en"/>
<input name="l2b0_wr_adr_queue6_en"/>
<input name="l2b0_wr_adr_queue5_en"/>
<input name="l2b0_wr_adr_queue4_en"/>
<input name="l2b0_wr_adr_queue3_en"/>
<input name="l2b0_wr_adr_queue2_en"/>
<input name="l2b0_wr_adr_queue1_en"/>
<input name="l2b0_wr_adr_queue0_en"/>
<input name="l2b0_req_rdwr_addr_sel"/>
<input name="l2b1_rd_adr_queue7_en"/>
<input name="l2b1_rd_adr_queue6_en"/>
<input name="l2b1_rd_adr_queue5_en"/>
<input name="l2b1_rd_adr_queue4_en"/>
<input name="l2b1_rd_adr_queue3_en"/>
<input name="l2b1_rd_adr_queue2_en"/>
<input name="l2b1_rd_adr_queue1_en"/>
<input name="l2b1_rd_adr_queue0_en"/>
<input name="l2b1_rd_adr_queue_sel"/>
<input name="l2b1_wr_adr_queue7_en"/>
<input name="l2b1_wr_adr_queue6_en"/>
<input name="l2b1_wr_adr_queue5_en"/>
<input name="l2b1_wr_adr_queue4_en"/>
<input name="l2b1_wr_adr_queue3_en"/>
<input name="l2b1_wr_adr_queue2_en"/>
<input name="l2b1_wr_adr_queue1_en"/>
<input name="l2b1_wr_adr_queue0_en"/>
<input name="l2b1_req_rdwr_addr_sel"/>
<input name="l2b2_rd_adr_queue7_en"/>
<input name="l2b2_rd_adr_queue6_en"/>
<input name="l2b2_rd_adr_queue5_en"/>
<input name="l2b2_rd_adr_queue4_en"/>
<input name="l2b2_rd_adr_queue3_en"/>
<input name="l2b2_rd_adr_queue2_en"/>
<input name="l2b2_rd_adr_queue1_en"/>
<input name="l2b2_rd_adr_queue0_en"/>
<input name="l2b2_rd_adr_queue_sel"/>
<input name="l2b2_wr_adr_queue7_en"/>
<input name="l2b2_wr_adr_queue6_en"/>
<input name="l2b2_wr_adr_queue5_en"/>
<input name="l2b2_wr_adr_queue4_en"/>
<input name="l2b2_wr_adr_queue3_en"/>
<input name="l2b2_wr_adr_queue2_en"/>
<input name="l2b2_wr_adr_queue1_en"/>
<input name="l2b2_wr_adr_queue0_en"/>
<input name="l2b2_req_rdwr_addr_sel"/>
<input name="l2b3_rd_adr_queue7_en"/>
<input name="l2b3_rd_adr_queue6_en"/>
<input name="l2b3_rd_adr_queue5_en"/>
<input name="l2b3_rd_adr_queue4_en"/>
<input name="l2b3_rd_adr_queue3_en"/>
<input name="l2b3_rd_adr_queue2_en"/>
<input name="l2b3_rd_adr_queue1_en"/>
<input name="l2b3_rd_adr_queue0_en"/>
<input name="l2b3_rd_adr_queue_sel"/>
<input name="l2b3_wr_adr_queue7_en"/>
<input name="l2b3_wr_adr_queue6_en"/>
<input name="l2b3_wr_adr_queue5_en"/>
<input name="l2b3_wr_adr_queue4_en"/>
<input name="l2b3_wr_adr_queue3_en"/>
<input name="l2b3_wr_adr_queue2_en"/>
<input name="l2b3_wr_adr_queue1_en"/>
<input name="l2b3_wr_adr_queue0_en"/>
<input name="l2b3_req_rdwr_addr_sel"/>
<input name="rascas_adr_sel"/>
<input name="rascas_wr1_adr_sel"/>
<input name="rascas_wr2_adr_sel"/>
<input name="wr_adr_queue_sel"/>
<input name="wr1_adr_queue_sel"/>
<input name="wr2_adr_queue_sel"/>
<output name="scan_out"/>
<output name="l2b0_rd_wr_adr7_eq_d1"/>
<output name="l2b0_rd_wr_adr6_eq_d1"/>
<output name="l2b0_rd_wr_adr5_eq_d1"/>
<output name="l2b0_rd_wr_adr4_eq_d1"/>
<output name="l2b0_rd_wr_adr3_eq_d1"/>
<output name="l2b0_rd_wr_adr2_eq_d1"/>
<output name="l2b0_rd_wr_adr1_eq_d1"/>
<output name="l2b0_rd_wr_adr0_eq_d1"/>
<output name="l2b1_rd_wr_adr7_eq_d1"/>
<output name="l2b1_rd_wr_adr6_eq_d1"/>
<output name="l2b1_rd_wr_adr5_eq_d1"/>
<output name="l2b1_rd_wr_adr4_eq_d1"/>
<output name="l2b1_rd_wr_adr3_eq_d1"/>
<output name="l2b1_rd_wr_adr2_eq_d1"/>
<output name="l2b1_rd_wr_adr1_eq_d1"/>
<output name="l2b1_rd_wr_adr0_eq_d1"/>
<output name="l2b2_rd_wr_adr7_eq_d1"/>
<output name="l2b2_rd_wr_adr6_eq_d1"/>
<output name="l2b2_rd_wr_adr5_eq_d1"/>
<output name="l2b2_rd_wr_adr4_eq_d1"/>
<output name="l2b2_rd_wr_adr3_eq_d1"/>
<output name="l2b2_rd_wr_adr2_eq_d1"/>
<output name="l2b2_rd_wr_adr1_eq_d1"/>
<output name="l2b2_rd_wr_adr0_eq_d1"/>
<output name="l2b3_rd_wr_adr7_eq_d1"/>
<output name="l2b3_rd_wr_adr6_eq_d1"/>
<output name="l2b3_rd_wr_adr5_eq_d1"/>
<output name="l2b3_rd_wr_adr4_eq_d1"/>
<output name="l2b3_rd_wr_adr3_eq_d1"/>
<output name="l2b3_rd_wr_adr2_eq_d1"/>
<output name="l2b3_rd_wr_adr1_eq_d1"/>
<output name="l2b3_rd_wr_adr0_eq_d1"/>
<output name="ras_adr_queue_d1"/>
<output name="cas_adr_queue_d1"/>
<output name="rd_req_id_queue_d1"/>
<output name="rd_adr_err_queue_d1"/>
<output name="ras_wr1_adr_queue_d1"/>
<output name="cas_wr1_adr_queue_d1"/>
<output name="ras_wr2_adr_queue_d1"/>
<output name="cas_wr2_adr_queue_d1"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="546" nStmts="0" nExprs="265" nInputs="137" nOutputs="41" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="15" nOther="266" />
</block>
<block name="mcu_adrgen_ctl2">
<input name="addr_39to9"/>
<input name="addr_7to5"/>
<input name="stacked_dimm"/>
<input name="addr_bank_low_sel"/>
<input name="mem_type"/>
<input name="sngl_chnl_mode"/>
<input name="l2if_memory_mirror_mode"/>
<input name="num_dimms"/>
<input name="mem_x8"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="addr_39to9"/>
<input name="addr_7to5"/>
<input name="stacked_dimm"/>
<input name="addr_bank_low_sel"/>
<input name="mem_type"/>
<input name="sngl_chnl_mode"/>
<input name="l2if_memory_mirror_mode"/>
<input name="num_dimms"/>
<input name="mem_x8"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<output name="adrgen_rank"/>
<output name="adrgen_dimm"/>
<output name="adrgen_bank"/>
<output name="adrgen_row_addr"/>
<output name="adrgen_col_addr"/>
<output name="adrgen_addr_err"/>
<output name="adrgen_addr_parity"/>
<output name="scan_out"/>
<output name="adrgen_rank"/>
<output name="adrgen_dimm"/>
<output name="adrgen_bank"/>
<output name="adrgen_row_addr"/>
<output name="adrgen_col_addr"/>
<output name="adrgen_addr_err"/>
<output name="adrgen_addr_parity"/>
<output name="scan_out"/>
<complexity cyclo1="123" cyclo2="123" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="122" />
<volume nNodes="202" nStmts="0" nExprs="40" nInputs="28" nOutputs="16" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="120" nOther="42" />
</block>
<block name="mcu_adrgen_dp">
<input name="addr_in_39to9"/>
<input name="addr_in_6to4"/>
<input name="addr_insel"/>
<input name="ras_bit13sel"/>
<input name="ras_bit14sel"/>
<input name="cas_adr_bit2sel"/>
<input name="cas_adr_bit3sel"/>
<input name="cas_adr_bit4sel"/>
<input name="dimmloadr_sel"/>
<input name="dimmhiadr_sel"/>
<input name="dimmadr_sel"/>
<input name="dimmadr_sel_l"/>
<input name="rankadr_sel"/>
<input name="bank_adr_bit2sel"/>
<input name="addr_err_sel"/>
<output name="ras_adr"/>
<output name="cas_adr"/>
<output name="dimm_adr"/>
<output name="rank_adr"/>
<output name="bank_adr"/>
<output name="addr_err"/>
<output name="addr_parity"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="429" nStmts="0" nExprs="209" nInputs="15" nOutputs="7" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="10" nOther="210" />
</block>
<block name="mcu_adrq_dp">
<input name="l2clk"/>
<input name="drl2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="drif_scm"/>
<input name="drif_memory_mirror_mode"/>
<input name="rd_rank_adr"/>
<input name="rd_bank_adr"/>
<input name="rd_ras_adr"/>
<input name="rd_cas_adr"/>
<input name="l2rd_req_id"/>
<input name="l2rd_adr_err"/>
<input name="wr_rank_adr"/>
<input name="wr_bank_adr"/>
<input name="wr_ras_adr"/>
<input name="wr_cas_adr"/>
<input name="rd_adr_queue7_en"/>
<input name="rd_adr_queue6_en"/>
<input name="rd_adr_queue5_en"/>
<input name="rd_adr_queue4_en"/>
<input name="rd_adr_queue3_en"/>
<input name="rd_adr_queue2_en"/>
<input name="rd_adr_queue1_en"/>
<input name="rd_adr_queue0_en"/>
<input name="rd_adr_queue_sel"/>
<input name="wr_adr_queue7_en"/>
<input name="wr_adr_queue6_en"/>
<input name="wr_adr_queue5_en"/>
<input name="wr_adr_queue4_en"/>
<input name="wr_adr_queue3_en"/>
<input name="wr_adr_queue2_en"/>
<input name="wr_adr_queue1_en"/>
<input name="wr_adr_queue0_en"/>
<input name="wr_adr_queue_sel"/>
<input name="wr1_adr_queue_sel"/>
<input name="wr2_adr_queue_sel"/>
<input name="req_rdwr_addr_sel"/>
<output name="scan_out"/>
<output name="ras_adr_queue"/>
<output name="cas_adr_queue"/>
<output name="rd_req_id_queue"/>
<output name="rd_adr_err_queue"/>
<output name="ras_wr1_adr_queue"/>
<output name="cas_wr1_adr_queue"/>
<output name="ras_wr2_adr_queue"/>
<output name="cas_wr2_adr_queue"/>
<output name="rd_wr_adr7_eq"/>
<output name="rd_wr_adr6_eq"/>
<output name="rd_wr_adr5_eq"/>
<output name="rd_wr_adr4_eq"/>
<output name="rd_wr_adr3_eq"/>
<output name="rd_wr_adr2_eq"/>
<output name="rd_wr_adr1_eq"/>
<output name="rd_wr_adr0_eq"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="486" nStmts="0" nExprs="229" nInputs="40" nOutputs="17" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="27" nOther="230" />
</block>
<block name="mcu_algnbf_dp">
<input name="din"/>
<input name="inc_rptr"/>
<input name="inc_wptr"/>
<input name="clr_ptrs"/>
<input name="lfsr_bit"/>
<input name="drl2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="wmr_scan_in"/>
<input name="aclk_wmr"/>
<output name="dout"/>
<output name="ts0_hdr_match"/>
<output name="status_parity"/>
<output name="idle_match"/>
<output name="alert_match"/>
<output name="alert_asserted"/>
<output name="nbde"/>
<output name="thermal_trip"/>
<output name="scan_out"/>
<output name="wmr_scan_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="347" nStmts="0" nExprs="166" nInputs="13" nOutputs="10" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="14" nOther="167" />
</block>
<block name="mcu_bnksm_ctl">
<input name="drif_abnk_ras_picked"/>
<input name="drif_abnk_cas_picked"/>
<input name="drif_bcbnk_ras_picked"/>
<input name="drif_bcbnk_cas_picked"/>
<input name="drif_cmd_picked_d1"/>
<input name="rcd_reg"/>
<input name="rc_reg"/>
<input name="dal_reg"/>
<input name="ral_reg"/>
<input name="fbdic_sync_frame_req_l"/>
<input name="drif_eve_picked"/>
<input name="drif_odd_picked"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<output name="rc_cnt_is_zero"/>
<output name="dal_cnt_is_zero"/>
<output name="scan_out"/>
<complexity cyclo1="6" cyclo2="6" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="5" />
<volume nNodes="33" nStmts="0" nExprs="10" nInputs="17" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="12" nOther="11" />
</block>
<block name="mcu_bound_dp">
<input name="rdpctl_l2t0_data_valid"/>
<input name="rdpctl_l2t1_data_valid"/>
<input name="rdpctl_rd_req_id"/>
<input name="rdpctl_qword_id"/>
<input name="rdata_ddr_cmp_sync_en_vqual_d12_in"/>
<input name="rdata_ddr_cmp_sync_en_d1"/>
<input name="mcu_clc_b0_data_vld_delayed_in"/>
<input name="mcu_clc_b1_data_vld_delayed_in"/>
<input name="rdata_chunk_sel_in"/>
<input name="mcu_clc_chunk_id_hold_in"/>
<input name="ccu_mcu_ddr_cmp_sync_en"/>
<input name="mcu_clc_mecc_err_r2_in"/>
<input name="mcu_clc_secc_err_r2_in"/>
<input name="mcu_rddata"/>
<input name="clc_mcu_b0_wr_data"/>
<input name="clc_mcu_b1_wr_data"/>
<input name="mbist_run"/>
<input name="mbist_wdata"/>
<input name="mcu_l2t0_scb_mecc_err_a1"/>
<input name="mcu_l2t0_scb_secc_err_a1"/>
<input name="mcu_l2t1_scb_mecc_err_a1"/>
<input name="mcu_l2t1_scb_secc_err_a1"/>
<input name="rptr_flop_in"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<output name="mcu_clc_rtn_data_mecc_r3"/>
<output name="mcu_clc_rtn_data_secc_r3"/>
<output name="mcu_clc_rtn_data_r3"/>
<output name="bank0_l2wr_data"/>
<output name="bank1_l2wr_data"/>
<output name="mcu_clc_b0_data_vld_r1"/>
<output name="mcu_clc_b1_data_vld_r1"/>
<output name="mcu_clc_rd_req_id_r1"/>
<output name="mcu_clc_chunk_id_r1"/>
<output name="mcu_l2t0_scb_mecc_err"/>
<output name="mcu_l2t0_scb_secc_err"/>
<output name="mcu_l2t1_scb_mecc_err"/>
<output name="mcu_l2t1_scb_secc_err"/>
<output name="rptr_flop_out"/>
<output name="scan_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="146" nStmts="0" nExprs="66" nInputs="29" nOutputs="15" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="13" nOther="67" />
</block>
<block name="mcu_bscan_ctl">
<input name="fsr0_mcu_stsrx_bsrxp"/>
<input name="fsr1_mcu_stsrx_bsrxp"/>
<input name="fsr0_mcu_stsrx_bsrxn"/>
<input name="fsr1_mcu_stsrx_bsrxn"/>
<input name="mcu_sbs_scan_in"/>
<input name="tcu_sbs_scan_en"/>
<input name="tcu_sbs_clk"/>
<input name="tcu_sbs_uclk"/>
<input name="tcu_sbs_aclk"/>
<input name="tcu_sbs_bclk"/>
<output name="mcu_fsr0_cfgtx_bstx"/>
<output name="mcu_fsr1_cfgtx_bstx"/>
<output name="mcu_sbs_scan_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="778" nStmts="0" nExprs="385" nInputs="10" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="7" nOther="386" />
</block>
<block name="mcu_buf_dp">
<input name="buf_in"/>
<output name="buf_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="5" nStmts="0" nExprs="2" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="3" />
</block>
<block name="mcu_buf_small_dp">
<input name="buf_in"/>
<output name="buf_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="5" nStmts="0" nExprs="2" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="3" />
</block>
<block name="mcu_crcn_ctl">
<input name="bd00"/>
<input name="bd01"/>
<input name="bd10"/>
<input name="bd11"/>
<input name="lndskw0_ts0_hdr_match"/>
<input name="lndskw1_ts0_hdr_match"/>
<input name="fbdic_lat_inc_d2"/>
<input name="drif_single_channel_mode"/>
<input name="drif_single_channel_sel"/>
<input name="fbdic_fbdst_dtmq_lpbk"/>
<input name="fbdic_13ln_timeout"/>
<input name="drl2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<output name="crcnd_crc0_0"/>
<output name="crcnd_crc0_1"/>
<output name="crcnd_crc1_0"/>
<output name="crcnd_crc1_1"/>
<output name="crcndf_crc0_0"/>
<output name="crcndf_crc0_1"/>
<output name="crcndf_crc1_0"/>
<output name="crcndf_crc1_1"/>
<output name="fbdic0_inc_rptr"/>
<output name="fbdic1_inc_rptr"/>
<output name="fbdic0_lane_align_out"/>
<output name="fbdic1_lane_align_out"/>
<output name="drif_single_channel_mode_d1"/>
<output name="scan_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="161" nStmts="0" nExprs="71" nInputs="17" nOutputs="14" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="18" nOther="72" />
</block>
<block name="mcu_crcnd_ctl">
<input name="in"/>
<output name="crc"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="13" nStmts="0" nExprs="0" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="12" nOther="1" />
</block>
<block name="mcu_crcnd_dp">
<input name="in"/>
<output name="crc"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="1909" nStmts="0" nExprs="932" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="44" nOther="933" />
</block>
<block name="mcu_crcndf_ctl">
<input name="in"/>
<output name="crc"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="7" nStmts="0" nExprs="0" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="6" nOther="1" />
</block>
<block name="mcu_crcndf_dp">
<input name="in"/>
<output name="crc"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="897" nStmts="0" nExprs="438" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="20" nOther="439" />
</block>
<block name="mcu_crcsc_ctl">
<input name="in"/>
<output name="crc"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="15" nStmts="0" nExprs="0" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="14" nOther="1" />
</block>
<block name="mcu_crcsc_dp">
<input name="in"/>
<output name="crc"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="686" nStmts="0" nExprs="328" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="29" nOther="329" />
</block>
<block name="mcu_crcscf_ctl">
<input name="in"/>
<output name="crc"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="11" nStmts="0" nExprs="0" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="10" nOther="1" />
</block>
<block name="mcu_crcscf_dp">
<input name="in"/>
<output name="crc"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="542" nStmts="0" nExprs="258" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="25" nOther="259" />
</block>
<block name="mcu_crcs_ctl">
<input name="bc0"/>
<input name="bc1"/>
<input name="bd0"/>
<input name="bd1"/>
<input name="buf_flop_in"/>
<input name="drl2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<output name="crcsc0_crc"/>
<output name="crcscf0_crc"/>
<output name="crcsc1_crc"/>
<output name="crcscf1_crc"/>
<output name="crcsd0_crc"/>
<output name="crcsdf0_crc"/>
<output name="crcsd1_crc"/>
<output name="crcsdf1_crc"/>
<output name="buf_flop_out"/>
<output name="scan_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="64" nStmts="0" nExprs="28" nInputs="11" nOutputs="10" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="7" nOther="29" />
</block>
<block name="mcu_dmmdly_ctl2">
<input name="rrd_reg"/>
<input name="rtw_reg"/>
<input name="wtr_reg"/>
<input name="faw_reg"/>
<input name="drif_rd_ras_picked"/>
<input name="drif_wr_ras_picked"/>
<input name="drif_wrbc_ras_picked"/>
<input name="fbdic_sync_frame_req_l"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="rrd_reg"/>
<input name="rtw_reg"/>
<input name="wtr_reg"/>
<input name="faw_reg"/>
<input name="drif_rd_ras_picked"/>
<input name="drif_wr_ras_picked"/>
<input name="drif_wrbc_ras_picked"/>
<input name="fbdic_sync_frame_req_l"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<output name="rrd_cnt_is_zero"/>
<output name="rtw_cnt_is_zero"/>
<output name="wtr_cnt_is_zero"/>
<output name="rtr_cnt_is_zero"/>
<output name="wtw_cnt_is_zero"/>
<output name="dmmdly_4_activate_stall"/>
<output name="scan_out"/>
<output name="rrd_cnt_is_zero"/>
<output name="rtw_cnt_is_zero"/>
<output name="wtr_cnt_is_zero"/>
<output name="rtr_cnt_is_zero"/>
<output name="wtw_cnt_is_zero"/>
<output name="dmmdly_4_activate_stall"/>
<output name="scan_out"/>
<complexity cyclo1="49" cyclo2="49" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="48" />
<volume nNodes="272" nStmts="0" nExprs="100" nInputs="26" nOutputs="14" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="70" nOther="102" />
</block>
<block name="mcu_drif_ctl">
<input name="fbdic_ecc_retry_mode"/>
<input name="rdata_drif_rd_req_vld"/>
<input name="rdata_drif_wr_req_vld"/>
<input name="rdata_drif_addr"/>
<input name="rdata_drif_data"/>
<input name="rdata_mcu_selfrsh"/>
<input name="fbdic_mirror_fail"/>
<input name="rdpctl_scrub_or_err_xaction"/>
<input name="rdpctl_err_addr_reg"/>
<input name="rdpctl_err_sts_reg"/>
<input name="rdpctl_err_loc"/>
<input name="rdpctl_err_cnt"/>
<input name="rdpctl_err_retry_reg"/>
<input name="rdpctl_dbg_trig_enable"/>
<input name="rdpctl_mask_err"/>
<input name="rdpctl_dtm_mask_chnl"/>
<input name="rdpctl_dtm_atspeed"/>
<input name="rdpctl_dtm_noslave"/>
<input name="rdpctl_drq0_clear_ent"/>
<input name="rdpctl_drq1_clear_ent"/>
<input name="rdpctl_drq2_clear_ent"/>
<input name="rdpctl_drq3_clear_ent"/>
<input name="rdpctl_scrub_wren"/>
<input name="rdpctl_scrub_addrinc_en"/>
<input name="readdp_ecc_multi_err"/>
<input name="addrdp_ras_adr_queue_d1"/>
<input name="addrdp_cas_adr_queue_d1"/>
<input name="addrdp_rd_req_id_queue_d1"/>
<input name="addrdp_adr_err_queue_d1"/>
<input name="addrdp_ras_wr1_adr_queue_d1"/>
<input name="addrdp_cas_wr1_adr_queue_d1"/>
<input name="addrdp_ras_wr2_adr_queue_d1"/>
<input name="addrdp_cas_wr2_adr_queue_d1"/>
<input name="l2b0_rd_rank_adr"/>
<input name="l2b0_rd_dimm_adr"/>
<input name="l2b0_rd_bank_adr"/>
<input name="l2b0_rd_addr_err"/>
<input name="l2b0_rd_addr_par"/>
<input name="l2b1_rd_rank_adr"/>
<input name="l2b1_rd_dimm_adr"/>
<input name="l2b1_rd_bank_adr"/>
<input name="l2b1_rd_addr_err"/>
<input name="l2b1_rd_addr_par"/>
<input name="l2b2_rd_rank_adr"/>
<input name="l2b2_rd_dimm_adr"/>
<input name="l2b2_rd_bank_adr"/>
<input name="l2b2_rd_addr_err"/>
<input name="l2b2_rd_addr_par"/>
<input name="l2b3_rd_rank_adr"/>
<input name="l2b3_rd_dimm_adr"/>
<input name="l2b3_rd_bank_adr"/>
<input name="l2b3_rd_addr_err"/>
<input name="l2b3_rd_addr_par"/>
<input name="l2b0_wr_rank_adr"/>
<input name="l2b0_wr_dimm_adr"/>
<input name="l2b0_wr_bank_adr"/>
<input name="l2b0_wr_addr_err"/>
<input name="l2b0_wr_addr_par"/>
<input name="l2b1_wr_rank_adr"/>
<input name="l2b1_wr_dimm_adr"/>
<input name="l2b1_wr_bank_adr"/>
<input name="l2b1_wr_addr_err"/>
<input name="l2b1_wr_addr_par"/>
<input name="l2b2_wr_rank_adr"/>
<input name="l2b2_wr_dimm_adr"/>
<input name="l2b2_wr_bank_adr"/>
<input name="l2b2_wr_addr_err"/>
<input name="l2b2_wr_addr_par"/>
<input name="l2b3_wr_rank_adr"/>
<input name="l2b3_wr_dimm_adr"/>
<input name="l2b3_wr_bank_adr"/>
<input name="l2b3_wr_addr_err"/>
<input name="l2b3_wr_addr_par"/>
<input name="l2if0_rd_req"/>
<input name="l2if0_wr_req"/>
<input name="l2if0_data_wr_addr"/>
<input name="l2if0_wdq_rd_inh"/>
<input name="l2if0_wdq_in_cntr"/>
<input name="l2if1_rd_req"/>
<input name="l2if1_wr_req"/>
<input name="l2if1_data_wr_addr"/>
<input name="l2if1_wdq_rd_inh"/>
<input name="l2if1_wdq_in_cntr"/>
<input name="l2if2_rd_req"/>
<input name="l2if2_wr_req"/>
<input name="l2if2_data_wr_addr"/>
<input name="l2if2_wdq_rd_inh"/>
<input name="l2if2_wdq_in_cntr"/>
<input name="l2if3_rd_req"/>
<input name="l2if3_wr_req"/>
<input name="l2if3_data_wr_addr"/>
<input name="l2if3_wdq_rd_inh"/>
<input name="l2if3_wdq_in_cntr"/>
<input name="mcu_pt_sync_in0"/>
<input name="addrdp0_rd_wr_adr0_eq_d1"/>
<input name="addrdp0_rd_wr_adr1_eq_d1"/>
<input name="addrdp0_rd_wr_adr2_eq_d1"/>
<input name="addrdp0_rd_wr_adr3_eq_d1"/>
<input name="addrdp0_rd_wr_adr4_eq_d1"/>
<input name="addrdp0_rd_wr_adr5_eq_d1"/>
<input name="addrdp0_rd_wr_adr6_eq_d1"/>
<input name="addrdp0_rd_wr_adr7_eq_d1"/>
<input name="addrdp1_rd_wr_adr0_eq_d1"/>
<input name="addrdp1_rd_wr_adr1_eq_d1"/>
<input name="addrdp1_rd_wr_adr2_eq_d1"/>
<input name="addrdp1_rd_wr_adr3_eq_d1"/>
<input name="addrdp1_rd_wr_adr4_eq_d1"/>
<input name="addrdp1_rd_wr_adr5_eq_d1"/>
<input name="addrdp1_rd_wr_adr6_eq_d1"/>
<input name="addrdp1_rd_wr_adr7_eq_d1"/>
<input name="addrdp2_rd_wr_adr0_eq_d1"/>
<input name="addrdp2_rd_wr_adr1_eq_d1"/>
<input name="addrdp2_rd_wr_adr2_eq_d1"/>
<input name="addrdp2_rd_wr_adr3_eq_d1"/>
<input name="addrdp2_rd_wr_adr4_eq_d1"/>
<input name="addrdp2_rd_wr_adr5_eq_d1"/>
<input name="addrdp2_rd_wr_adr6_eq_d1"/>
<input name="addrdp2_rd_wr_adr7_eq_d1"/>
<input name="addrdp3_rd_wr_adr0_eq_d1"/>
<input name="addrdp3_rd_wr_adr1_eq_d1"/>
<input name="addrdp3_rd_wr_adr2_eq_d1"/>
<input name="addrdp3_rd_wr_adr3_eq_d1"/>
<input name="addrdp3_rd_wr_adr4_eq_d1"/>
<input name="addrdp3_rd_wr_adr5_eq_d1"/>
<input name="addrdp3_rd_wr_adr6_eq_d1"/>
<input name="addrdp3_rd_wr_adr7_eq_d1"/>
<input name="rdpctl_scrub_read_done"/>
<input name="wdqrf00_data_mecc"/>
<input name="wdqrf01_data_mecc"/>
<input name="wdqrf10_data_mecc"/>
<input name="wdqrf11_data_mecc"/>
<input name="wdqrf20_data_mecc"/>
<input name="wdqrf21_data_mecc"/>
<input name="wdqrf30_data_mecc"/>
<input name="wdqrf31_data_mecc"/>
<input name="rdpctl_err_fifo_enq"/>
<input name="rdpctl_err_fifo_data"/>
<input name="rdpctl_fifo_empty"/>
<input name="rdpctl_fifo_full"/>
<input name="rdpctl_no_crc_err"/>
<input name="rdpctl_crc_err"/>
<input name="rdpctl_crc_sel0"/>
<input name="fbdic_ucb_rd_data"/>
<input name="fbdic_sync_frame_req_early4"/>
<input name="fbdic_sync_frame_req_early3"/>
<input name="fbdic_sync_frame_req_early2"/>
<input name="fbdic_sync_frame_req_early1"/>
<input name="fbdic_sync_frame_req"/>
<input name="fbdic_scr_frame_req_d4"/>
<input name="fbdic_l0_state"/>
<input name="fbdic_woq_free"/>
<input name="fbdic_clear_wrq_ent"/>
<input name="fbdic_error_mode"/>
<input name="fbdic_l0s_lfsr_stall"/>
<input name="fbdic_err_fast_reset_done"/>
<input name="fbdic_chnl_reset_error_mode_in"/>
<input name="rdpctl_pa_err"/>
<input name="fbdic_crc_syn"/>
<input name="fbdic_crc_error_4fr"/>
<input name="drl2clk"/>
<input name="scan_in"/>
<input name="wmr_scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="aclk_wmr"/>
<input name="tcu_scan_en"/>
<input name="wmr_protect"/>
<output name="drif_stall_strv"/>
<output name="woq_err_st_wait_free"/>
<output name="woq_wr_error_mode"/>
<output name="drif_fail_over_mode"/>
<output name="drif_fail_over_mask"/>
<output name="drif_fail_over_mask_l"/>
<output name="drq0_rdq_free"/>
<output name="drq1_rdq_free"/>
<output name="drq2_rdq_free"/>
<output name="drq3_rdq_free"/>
<output name="woq0_wdq_entry_free"/>
<output name="woq1_wdq_entry_free"/>
<output name="woq2_wdq_entry_free"/>
<output name="woq3_wdq_entry_free"/>
<output name="drif_mir_stall_rw"/>
<output name="drif_errqdq_en"/>
<output name="drif_4g_2k_x4"/>
<output name="drif_num_dimms"/>
<output name="drif_addr_bank_low_sel"/>
<output name="drif_mem_type"/>
<output name="drif_mem_x8"/>
<output name="drif_stacked_dimm"/>
<output name="drif_single_channel_mode"/>
<output name="drif_memory_mirror_mode"/>
<output name="drif_single_channel_mode_crit"/>
<output name="drif_memory_mirror_mode_crit"/>
<output name="drif_memory_mirror_failover_mode"/>
<output name="drif_cmd_a_fail_read_d4"/>
<output name="drif_lat_inc_d0"/>
<output name="drif_err_fifo_squash_d1"/>
<output name="drif_err_fifo_ecc_as_crc_d1"/>
<output name="drif_single_channel_sel"/>
<output name="drif_branch_disabled"/>
<output name="drif_wdata_sel"/>
<output name="drif_rdata_ack_vld"/>
<output name="drif_rdata_nack_vld"/>
<output name="drif_rdata_data"/>
<output name="drif_err_inj_enable"/>
<output name="drif_err_mask_reg"/>
<output name="drif_send_info_val"/>
<output name="drif_send_info"/>
<output name="drif0_wdq_rd"/>
<output name="drif1_wdq_rd"/>
<output name="drif2_wdq_rd"/>
<output name="drif3_wdq_rd"/>
<output name="drif_wdq_radr"/>
<output name="drif_rascas_adr_sel"/>
<output name="drif_rascas_wr1_adr_sel"/>
<output name="drif_rascas_wr2_adr_sel"/>
<output name="drif_scrub_port"/>
<output name="drif_err_addr"/>
<output name="drif_err_addr_vld"/>
<output name="drq0_rd_adr_queue7_en"/>
<output name="drq0_rd_adr_queue6_en"/>
<output name="drq0_rd_adr_queue5_en"/>
<output name="drq0_rd_adr_queue4_en"/>
<output name="drq0_rd_adr_queue3_en"/>
<output name="drq0_rd_adr_queue2_en"/>
<output name="drq0_rd_adr_queue1_en"/>
<output name="drq0_rd_adr_queue0_en"/>
<output name="drq1_rd_adr_queue7_en"/>
<output name="drq1_rd_adr_queue6_en"/>
<output name="drq1_rd_adr_queue5_en"/>
<output name="drq1_rd_adr_queue4_en"/>
<output name="drq1_rd_adr_queue3_en"/>
<output name="drq1_rd_adr_queue2_en"/>
<output name="drq1_rd_adr_queue1_en"/>
<output name="drq1_rd_adr_queue0_en"/>
<output name="drq2_rd_adr_queue7_en"/>
<output name="drq2_rd_adr_queue6_en"/>
<output name="drq2_rd_adr_queue5_en"/>
<output name="drq2_rd_adr_queue4_en"/>
<output name="drq2_rd_adr_queue3_en"/>
<output name="drq2_rd_adr_queue2_en"/>
<output name="drq2_rd_adr_queue1_en"/>
<output name="drq2_rd_adr_queue0_en"/>
<output name="drq3_rd_adr_queue7_en"/>
<output name="drq3_rd_adr_queue6_en"/>
<output name="drq3_rd_adr_queue5_en"/>
<output name="drq3_rd_adr_queue4_en"/>
<output name="drq3_rd_adr_queue3_en"/>
<output name="drq3_rd_adr_queue2_en"/>
<output name="drq3_rd_adr_queue1_en"/>
<output name="drq3_rd_adr_queue0_en"/>
<output name="drq0_wr_adr_queue7_en"/>
<output name="drq0_wr_adr_queue6_en"/>
<output name="drq0_wr_adr_queue5_en"/>
<output name="drq0_wr_adr_queue4_en"/>
<output name="drq0_wr_adr_queue3_en"/>
<output name="drq0_wr_adr_queue2_en"/>
<output name="drq0_wr_adr_queue1_en"/>
<output name="drq0_wr_adr_queue0_en"/>
<output name="drq1_wr_adr_queue7_en"/>
<output name="drq1_wr_adr_queue6_en"/>
<output name="drq1_wr_adr_queue5_en"/>
<output name="drq1_wr_adr_queue4_en"/>
<output name="drq1_wr_adr_queue3_en"/>
<output name="drq1_wr_adr_queue2_en"/>
<output name="drq1_wr_adr_queue1_en"/>
<output name="drq1_wr_adr_queue0_en"/>
<output name="drq2_wr_adr_queue7_en"/>
<output name="drq2_wr_adr_queue6_en"/>
<output name="drq2_wr_adr_queue5_en"/>
<output name="drq2_wr_adr_queue4_en"/>
<output name="drq2_wr_adr_queue3_en"/>
<output name="drq2_wr_adr_queue2_en"/>
<output name="drq2_wr_adr_queue1_en"/>
<output name="drq2_wr_adr_queue0_en"/>
<output name="drq3_wr_adr_queue7_en"/>
<output name="drq3_wr_adr_queue6_en"/>
<output name="drq3_wr_adr_queue5_en"/>
<output name="drq3_wr_adr_queue4_en"/>
<output name="drq3_wr_adr_queue3_en"/>
<output name="drq3_wr_adr_queue2_en"/>
<output name="drq3_wr_adr_queue1_en"/>
<output name="drq3_wr_adr_queue0_en"/>
<output name="drif0_rd_adr_queue_sel"/>
<output name="drif1_rd_adr_queue_sel"/>
<output name="drif2_rd_adr_queue_sel"/>
<output name="drif3_rd_adr_queue_sel"/>
<output name="woq_wr_adr_queue_sel"/>
<output name="woq_wr1_adr_queue_sel"/>
<output name="woq_wr2_adr_queue_sel"/>
<output name="drif0_req_rdwr_addr_sel"/>
<output name="drif1_req_rdwr_addr_sel"/>
<output name="drif2_req_rdwr_addr_sel"/>
<output name="drif3_req_rdwr_addr_sel"/>
<output name="drif_l2poison_qw"/>
<output name="drif_wadr_parity"/>
<output name="mcu_pt_sync_out"/>
<output name="drif_scrub_rwen"/>
<output name="drif_io_wdata_sel"/>
<output name="drif_ucb_wr_req_vld"/>
<output name="drif_ucb_rd_req_vld"/>
<output name="drif_ucb_addr"/>
<output name="drif_ucb_data"/>
<output name="drif_err_sts_reg_ld"/>
<output name="drif_err_addr_reg_ld"/>
<output name="drif_err_cnt_reg_ld"/>
<output name="drif_err_loc_reg_ld"/>
<output name="drif_err_retry_reg_ld"/>
<output name="drif_dbg_trig_reg_ld"/>
<output name="drif_dram_cmd_a"/>
<output name="drif_dram_addr_a"/>
<output name="drif_dram_addr_alt_b2"/>
<output name="drif_dram_bank_a"/>
<output name="drif_dram_rank_a"/>
<output name="drif_dram_dimm_a"/>
<output name="drif_dram_cmd_b"/>
<output name="drif_dram_addr_b"/>
<output name="drif_dram_bank_b"/>
<output name="drif_dram_rank_b"/>
<output name="drif_dram_dimm_b"/>
<output name="drif_dram_cmd_c"/>
<output name="drif_dram_addr_c"/>
<output name="drif_dram_bank_c"/>
<output name="drif_dram_rank_c"/>
<output name="drif_dram_dimm_c"/>
<output name="drif_wdata_wsn"/>
<output name="drif_crc_rd_picked"/>
<output name="drif_err_fifo_empty"/>
<output name="woq_err_fifo_empty"/>
<output name="woq_wr_req_out"/>
<output name="drif_mcu_error_mode"/>
<output name="drif_err_state_crc_fr"/>
<output name="drif_mcu_idle"/>
<output name="drif_cke_reg"/>
<output name="drif_mcu_state_1"/>
<output name="scan_out"/>
<output name="wmr_scan_out"/>
<complexity cyclo1="282" cyclo2="268" nCaseStmts="2" nCaseItems="16" nLoops="0" nIfStmts="265" />
<volume nNodes="9022" nStmts="24" nExprs="3948" nInputs="168" nOutputs="170" nParams="0" nAlwaysClocks="42" nBAssign="48" nNBAssign="0" nWAssign="1029" nOther="3931" />
</block>
<block name="mcu_drq_ctl">
<input name="l2b_rank_rd_adr"/>
<input name="l2b_dimm_rd_adr"/>
<input name="l2b_bank_rd_adr"/>
<input name="l2b_addr_rd_par"/>
<input name="l2b_rank_wr_adr"/>
<input name="l2b_dimm_wr_adr"/>
<input name="l2b_bank_wr_adr"/>
<input name="l2b_addr_wr_err"/>
<input name="l2b_addr_wr_par"/>
<input name="l2if_wr_req"/>
<input name="l2if_rd_req"/>
<input name="drq_cpu_wr_addr"/>
<input name="l2if_wdq_in_cntr"/>
<input name="drif_init"/>
<input name="drif_init_mcu_done"/>
<input name="drif_mcu_state_1"/>
<input name="drif_mcu_state_2"/>
<input name="drif_mcu_state_4"/>
<input name="drif_cmd_picked"/>
<input name="drif_rd_entry_picked"/>
<input name="drif_rd_entry_enc_ready"/>
<input name="drif_wr_entry_picked"/>
<input name="drif_blk_new_openbank"/>
<input name="pdmc_rank_avail"/>
<input name="drif_dimm_rd_available"/>
<input name="drif_refresh_rank"/>
<input name="drif_rd_picked"/>
<input name="drif_wr_picked"/>
<input name="drif_raw_hazard"/>
<input name="rdpctl_drq_clear_ent"/>
<input name="woq_wrq_clear_ent"/>
<input name="drif_drq_clear_ent"/>
<input name="woq_wr_queue_clear"/>
<input name="woq_wr_entry_picked"/>
<input name="drif_memory_mirror_mode"/>
<input name="drif_memory_mirror_failover_mode"/>
<input name="drif_eight_bank_mode"/>
<input name="drif_stacked_dimm"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<output name="drq_stv_valid"/>
<output name="drq_stv_clear"/>
<output name="drq_wrbuf_valids"/>
<output name="drq_pending_wr_req"/>
<output name="drq_write_queue_cnt"/>
<output name="drq_rdbuf_valids"/>
<output name="drq_read_queue_cnt"/>
<output name="drq_rdq_full"/>
<output name="drq_rdq_free"/>
<output name="drq_second_write"/>
<output name="drq_empty"/>
<output name="drq_rd_entry7_val"/>
<output name="drq_rd_entry6_val"/>
<output name="drq_rd_entry5_val"/>
<output name="drq_rd_entry4_val"/>
<output name="drq_rd_entry3_val"/>
<output name="drq_rd_entry2_val"/>
<output name="drq_rd_entry1_val"/>
<output name="drq_rd_entry0_val"/>
<output name="drq_rd_bank_val"/>
<output name="drq_rd_entry0_rank"/>
<output name="drq_rd_entry1_rank"/>
<output name="drq_rd_entry2_rank"/>
<output name="drq_rd_entry3_rank"/>
<output name="drq_rd_entry4_rank"/>
<output name="drq_rd_entry5_rank"/>
<output name="drq_rd_entry6_rank"/>
<output name="drq_rd_entry7_rank"/>
<output name="drq_rd_entry0_dimm"/>
<output name="drq_rd_entry1_dimm"/>
<output name="drq_rd_entry2_dimm"/>
<output name="drq_rd_entry3_dimm"/>
<output name="drq_rd_entry4_dimm"/>
<output name="drq_rd_entry5_dimm"/>
<output name="drq_rd_entry6_dimm"/>
<output name="drq_rd_entry7_dimm"/>
<output name="drq_wr_entry0_rank"/>
<output name="drq_wr_entry1_rank"/>
<output name="drq_wr_entry2_rank"/>
<output name="drq_wr_entry3_rank"/>
<output name="drq_wr_entry4_rank"/>
<output name="drq_wr_entry5_rank"/>
<output name="drq_wr_entry6_rank"/>
<output name="drq_wr_entry7_rank"/>
<output name="drq_wr_entry0_dimm"/>
<output name="drq_wr_entry1_dimm"/>
<output name="drq_wr_entry2_dimm"/>
<output name="drq_wr_entry3_dimm"/>
<output name="drq_wr_entry4_dimm"/>
<output name="drq_wr_entry5_dimm"/>
<output name="drq_wr_entry6_dimm"/>
<output name="drq_wr_entry7_dimm"/>
<output name="drq_wr_queue_ent0"/>
<output name="drq_wr_queue_ent1"/>
<output name="drq_wr_queue_ent2"/>
<output name="drq_wr_queue_ent3"/>
<output name="drq_wr_queue_ent4"/>
<output name="drq_wr_queue_ent5"/>
<output name="drq_wr_queue_ent6"/>
<output name="drq_wr_queue_ent7"/>
<output name="drq_wdq_valid"/>
<output name="drq_rd_index_picked"/>
<output name="drq_wr_index_picked"/>
<output name="drq_wr_id_picked"/>
<output name="drq_rd_addr_picked"/>
<output name="drq_pd_mode_rd_incr"/>
<output name="drq_pd_mode_rd_decr"/>
<output name="drq_pd_mode_wr_incr"/>
<output name="drq_rd_adr_queue7_en"/>
<output name="drq_rd_adr_queue6_en"/>
<output name="drq_rd_adr_queue5_en"/>
<output name="drq_rd_adr_queue4_en"/>
<output name="drq_rd_adr_queue3_en"/>
<output name="drq_rd_adr_queue2_en"/>
<output name="drq_rd_adr_queue1_en"/>
<output name="drq_rd_adr_queue0_en"/>
<output name="drq_wr_adr_queue7_en"/>
<output name="drq_wr_adr_queue6_en"/>
<output name="drq_wr_adr_queue5_en"/>
<output name="drq_wr_adr_queue4_en"/>
<output name="drq_wr_adr_queue3_en"/>
<output name="drq_wr_adr_queue2_en"/>
<output name="drq_wr_adr_queue1_en"/>
<output name="drq_wr_adr_queue0_en"/>
<output name="drq_rd_adr_queue_sel"/>
<output name="drq_req_rdwr_addr_sel"/>
<output name="scan_out"/>
<complexity cyclo1="108" cyclo2="108" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="107" />
<volume nNodes="563" nStmts="0" nExprs="162" nInputs="43" nOutputs="87" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="238" nOther="163" />
</block>
<block name="mcu_errq_ctl">
<input name="errq_enq"/>
<input name="errq_deq"/>
<input name="errq_din"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<output name="errq_dout"/>
<output name="errq_full"/>
<output name="errq_empty"/>
<output name="scan_out"/>
<complexity cyclo1="3" cyclo2="3" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="2" />
<volume nNodes="498" nStmts="0" nExprs="210" nInputs="8" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="77" nOther="211" />
</block>
<block name="mcu_fbd_dp">
<input name="fsr_data"/>
<input name="fsr_stsrx_losdtct"/>
<input name="fsr_stsrx_sync"/>
<input name="fsr_stsrx_testfail"/>
<input name="fsr_rxbclk"/>
<input name="fbdic_enable_sync_count"/>
<input name="drl2clk"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="scan_in"/>
<input name="tcu_mcu_fbd_clk_stop"/>
<input name="tcu_mcu_testmode"/>
<input name="tcu_atpg_mode"/>
<output name="fbd_data"/>
<output name="fbd_elect_idle"/>
<output name="fbd_frame_lock"/>
<output name="fbd_testfail"/>
<output name="scan_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="352" nStmts="0" nExprs="168" nInputs="15" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="15" nOther="169" />
</block>
<block name="mcu_fbdic_ctl">
<input name="woq_err_st_wait_free"/>
<input name="woq_wr_error_mode"/>
<input name="fbd0_elect_idle"/>
<input name="fbd1_elect_idle"/>
<input name="fbd0_frame_lock"/>
<input name="fbd1_frame_lock"/>
<input name="fbd0_testfail"/>
<input name="fbd1_testfail"/>
<input name="drif_ucb_wr_req_vld"/>
<input name="drif_ucb_rd_req_vld"/>
<input name="drif_ucb_addr"/>
<input name="drif_ucb_data"/>
<input name="lndskw0_data"/>
<input name="lndskw1_data"/>
<input name="fbdird_ibrx_data"/>
<input name="drif_dram_cmd_a"/>
<input name="drif_dram_addr_a"/>
<input name="drif_dram_addr_alt_b2"/>
<input name="drif_dram_bank_a"/>
<input name="drif_dram_dimm_a"/>
<input name="drif_dram_rank_a"/>
<input name="drif_dram_cmd_b"/>
<input name="drif_dram_addr_b"/>
<input name="drif_dram_bank_b"/>
<input name="drif_dram_dimm_b"/>
<input name="drif_dram_rank_b"/>
<input name="drif_wdata_wsn"/>
<input name="drif_dram_cmd_c"/>
<input name="drif_dram_addr_c"/>
<input name="drif_dram_bank_c"/>
<input name="drif_dram_dimm_c"/>
<input name="drif_dram_rank_c"/>
<input name="drif_cmd_a_fail_read_d4"/>
<input name="drif_single_channel_mode"/>
<input name="drif_memory_mirror_mode"/>
<input name="drif_lat_inc_d0"/>
<input name="drif_single_channel_sel"/>
<input name="drif_branch_disabled"/>
<input name="drif_mcu_idle"/>
<input name="drif_cke_reg"/>
<input name="drif_stacked_dimm"/>
<input name="drif_num_dimms"/>
<input name="rdpctl_fifo_empty"/>
<input name="rdpctl_crc_recov_err"/>
<input name="rdpctl_crc_unrecov_err"/>
<input name="rdpctl_mask_err"/>
<input name="drif_dbg_trig_reg_ld"/>
<input name="drif_err_state_crc_fr"/>
<input name="drif_mcu_state_1"/>
<input name="rdata_err_fbui"/>
<input name="rdata_err_fbri"/>
<input name="fbdird_crc_cmp0_0"/>
<input name="fbdird_crc_cmp0_1"/>
<input name="fbdird_crc_cmp1_0"/>
<input name="fbdird_crc_cmp1_1"/>
<input name="fbdird_crc_cmb_syn"/>
<input name="fbdic0_lane_align_out"/>
<input name="fbdic1_lane_align_out"/>
<input name="lndskw0_status_parity"/>
<input name="lndskw1_status_parity"/>
<input name="lndskw0_idle_match"/>
<input name="lndskw1_idle_match"/>
<input name="lndskw0_alert_match"/>
<input name="lndskw1_alert_match"/>
<input name="lndskw0_alert_asserted"/>
<input name="lndskw1_alert_asserted"/>
<input name="lndskw0_thermal_trip"/>
<input name="lndskw1_thermal_trip"/>
<input name="fbdird0_cnfgreg_data"/>
<input name="fbdird1_cnfgreg_data"/>
<input name="fsr0_mcu_stspll_lock"/>
<input name="fsr1_mcu_stspll_lock"/>
<input name="fsr0_mcu_ststx_testfail"/>
<input name="fsr1_mcu_ststx_testfail"/>
<input name="rdpctl_dtm_atspeed"/>
<input name="rdpctl_dtm_noslave"/>
<input name="rdpctl_l2t0_data_valid_in_part"/>
<input name="rdpctl_l2t1_data_valid_in_part"/>
<input name="rdpctl_qword_id_in"/>
<input name="rdpctl_rd_req_id_in"/>
<input name="rdpctl0_dummy_data_valid_in_part"/>
<input name="rdpctl1_dummy_data_valid_in_part"/>
<input name="rdpctl_mcu_data_valid"/>
<input name="drif_mir_stall_rw"/>
<input name="rdpctl_rddata_state"/>
<input name="readdp_ecc_multi_err"/>
<input name="ccu_serdes_dtm"/>
<input name="mcu_gnd"/>
<input name="drl2clk"/>
<input name="scan_in"/>
<input name="wmr_scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="aclk_wmr"/>
<input name="tcu_scan_en"/>
<input name="wmr_protect"/>
<input name="tcu_mcu_testmode"/>
<input name="fbdtm_si"/>
<input name="fbdtm_wmr_si"/>
<output name="fbdic_data_sel"/>
<output name="fbdic0_ts_data"/>
<output name="fbdic1_ts_data"/>
<output name="fbdic_ibist_data"/>
<output name="fbdic_f"/>
<output name="fbdic_f_1_l"/>
<output name="fbdic0_chnl_disable"/>
<output name="fbdic1_chnl_disable"/>
<output name="fbdic_a_cmd"/>
<output name="fbdic_a_cmd_alt_b2"/>
<output name="fbdic_bc_cmd"/>
<output name="fbdic0_cmd_crc_sel"/>
<output name="fbdic0_data_crc_sel"/>
<output name="fbdic0_sb_failover"/>
<output name="fbdic0_sb_failover_l"/>
<output name="fbdic0_sb_failover_mask"/>
<output name="fbdic0_sb_failover_mask_l"/>
<output name="fbdic0_nb_failover"/>
<output name="fbdic0_nb_failover_l"/>
<output name="fbdic0_nb_failover_mask"/>
<output name="fbdic0_nb_failover_mask_l"/>
<output name="fbdic1_cmd_crc_sel"/>
<output name="fbdic1_data_crc_sel"/>
<output name="fbdic1_sb_failover"/>
<output name="fbdic1_sb_failover_l"/>
<output name="fbdic1_sb_failover_mask"/>
<output name="fbdic1_sb_failover_mask_l"/>
<output name="fbdic1_nb_failover"/>
<output name="fbdic1_nb_failover_l"/>
<output name="fbdic1_nb_failover_mask"/>
<output name="fbdic1_nb_failover_mask_l"/>
<output name="fbdic_ucb_rd_data"/>
<output name="fbdic_train_state"/>
<output name="fbdic_disable_state"/>
<output name="fbdic_enable_sync_count"/>
<output name="fbdic_sync_frame_req_early4"/>
<output name="fbdic_sync_frame_req_early3"/>
<output name="fbdic_sync_frame_req_early2"/>
<output name="fbdic_sync_frame_req_early1"/>
<output name="fbdic_sync_frame_req"/>
<output name="fbdic_sync_frame_req_d1"/>
<output name="fbdic_scr_frame_req_d4"/>
<output name="fbdic_l0_state"/>
<output name="fbdic_l0s_lfsr_stall"/>
<output name="fbdic_err_fast_reset_done"/>
<output name="fbdic_chnl_reset_error"/>
<output name="fbdic_chnl_reset_error_mode"/>
<output name="fbdic_chnl_reset_error_mode_in"/>
<output name="fbdic_cnfgreg_error_set"/>
<output name="fbdic_cnfgreg_notdone"/>
<output name="fbdic_inj_crc_err"/>
<output name="fbdic_special_cmd"/>
<output name="fbdic_special_cmd_l"/>
<output name="fbdic_ibrx_data_sel"/>
<output name="fbdic_ibrx_data_sel_l"/>
<output name="fbdic_rddata_vld_d2"/>
<output name="fbdic_rddata_vld"/>
<output name="fbdic_rddata_vld_l"/>
<output name="fbdic_woq_free"/>
<output name="fbdic_clear_wrq_ent"/>
<output name="fbdic_error_mode"/>
<output name="fbdic_fbd_error"/>
<output name="fbdic_crc_error"/>
<output name="fbdic_crc_error_4fr"/>
<output name="fbdic_crc_sel0"/>
<output name="fbdic_err_unrecov"/>
<output name="fbdic_err_recov"/>
<output name="fbdic_err_fbr"/>
<output name="fbdic_mirror_fail"/>
<output name="fbdic_lat_inc_d2_l"/>
<output name="fbdic_crc_freeze_flops_l"/>
<output name="fbdic0_inc_wptr"/>
<output name="fbdic0_clr_ptrs"/>
<output name="fbdic1_inc_wptr"/>
<output name="fbdic1_clr_ptrs"/>
<output name="fbdic_idle_lfsr_reset"/>
<output name="mcu_fsr0_cfgpll_enpll"/>
<output name="mcu_fsr1_cfgpll_enpll"/>
<output name="mcu_fsr01_cfgpll_lb"/>
<output name="mcu_fsr01_cfgpll_mpy"/>
<output name="mcu_fsr0_cfgrx_enrx"/>
<output name="mcu_fsr1_cfgrx_enrx"/>
<output name="mcu_fsr0_cfgrx_entest"/>
<output name="mcu_fsr1_cfgrx_entest"/>
<output name="mcu_fsr0_cfgrx_align"/>
<output name="mcu_fsr1_cfgrx_align"/>
<output name="mcu_fsr0_cfgrx_invpair"/>
<output name="mcu_fsr1_cfgrx_invpair"/>
<output name="mcu_fsr01_cfgrx_eq"/>
<output name="mcu_fsr01_cfgrx_cdr"/>
<output name="mcu_fsr01_cfgrx_term"/>
<output name="mcu_fsr0_cfgtx_entx"/>
<output name="mcu_fsr1_cfgtx_entx"/>
<output name="mcu_fsr0_cfgtx_entest"/>
<output name="mcu_fsr1_cfgtx_entest"/>
<output name="mcu_fsr0_cfgtx_enidl"/>
<output name="mcu_fsr1_cfgtx_enidl"/>
<output name="mcu_fsr0_cfgtx_invpair"/>
<output name="mcu_fsr1_cfgtx_invpair"/>
<output name="mcu_fsr01_cfgtx_enftp"/>
<output name="mcu_fsr01_cfgtx_de"/>
<output name="mcu_fsr01_cfgtx_swing"/>
<output name="mcu_fsr01_cfgtx_cm"/>
<output name="mcu_fsr01_cfgrtx_rate"/>
<output name="mcu_fsr0_testcfg"/>
<output name="mcu_fsr1_testcfg"/>
<output name="fbdic_ecc_retry_mode"/>
<output name="fbdic_link_cnt_en"/>
<output name="fbdic_link_cnt_reset"/>
<output name="fbdic_serdes_dtm"/>
<output name="fbdic_srds_dtm_muxsel"/>
<output name="fbdic_crc_syn"/>
<output name="fbdic_lat_inc_d2"/>
<output name="fbdic_fbdst_dtmq_lpbk"/>
<output name="fbdic_13ln_timeout"/>
<output name="rdpctl_l2t0_data_valid"/>
<output name="rdpctl_l2t1_data_valid"/>
<output name="rdpctl_qword_id"/>
<output name="rdpctl_rd_req_id"/>
<output name="scan_out"/>
<output name="fbdic_wmr_scanout"/>
<output name="fbdtm_so"/>
<output name="fbdtm_wmr_so"/>
<complexity cyclo1="314" cyclo2="298" nCaseStmts="2" nCaseItems="18" nLoops="0" nIfStmts="295" />
<volume nNodes="2900" nStmts="34" nExprs="1032" nInputs="100" nOutputs="123" nParams="0" nAlwaysClocks="28" nBAssign="43" nNBAssign="0" nWAssign="758" nOther="1005" />
</block>
<block name="mcu_fbdird_dp">
<input name="fbdic_crc_freeze_flops_l"/>
<input name="fbdic0_failover"/>
<input name="fbdic0_failover_l"/>
<input name="fbdic1_failover"/>
<input name="fbdic1_failover_l"/>
<input name="fbdic_rddata_vld"/>
<input name="fbdic_rddata_vld_l"/>
<input name="fbdic_ibrx_data_sel"/>
<input name="fbdic_ibrx_data_sel_l"/>
<input name="lndskw0_data"/>
<input name="lndskw1_data"/>
<input name="crcnd_crc0_0"/>
<input name="crcnd_crc0_1"/>
<input name="crcnd_crc1_0"/>
<input name="crcnd_crc1_1"/>
<input name="crcndf_crc0_0"/>
<input name="crcndf_crc0_1"/>
<input name="crcndf_crc1_0"/>
<input name="crcndf_crc1_1"/>
<input name="drif_memory_mirror_mode"/>
<input name="drif_single_channel_mode"/>
<input name="drif_single_channel_sel"/>
<input name="drl2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_dectest"/>
<input name="tcu_muxtest"/>
<input name="tcu_scan_en"/>
<output name="fbdird0_data"/>
<output name="fbdird1_data"/>
<output name="fbdird_ibrx_data"/>
<output name="fbdird_crc_cmp0_0"/>
<output name="fbdird_crc_cmp0_1"/>
<output name="fbdird_crc_cmp1_0"/>
<output name="fbdird_crc_cmp1_1"/>
<output name="bd00"/>
<output name="bd01"/>
<output name="bd10"/>
<output name="bd11"/>
<output name="fbdird_crc_cmb_syn"/>
<output name="scan_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="346" nStmts="0" nExprs="159" nInputs="30" nOutputs="13" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="27" nOther="160" />
</block>
<block name="mcu_fbdiwr_dp">
<input name="fbdic0_ts_data"/>
<input name="fbdic1_ts_data"/>
<input name="fbdic_ibist_data"/>
<input name="fbdic_f"/>
<input name="fbdic_f_1_l"/>
<input name="fbdic0_chnl_disable"/>
<input name="fbdic1_chnl_disable"/>
<input name="fbdic_a_cmd"/>
<input name="fbdic_a_cmd_alt_b2"/>
<input name="fbdic_bc_cmd"/>
<input name="fbdic0_cmd_crc_sel"/>
<input name="fbdic1_cmd_crc_sel"/>
<input name="fbdic0_data_crc_sel"/>
<input name="fbdic1_data_crc_sel"/>
<input name="fbdic_special_cmd"/>
<input name="fbdic_special_cmd_l"/>
<input name="fbdic0_failover_mask"/>
<input name="fbdic0_failover_mask_l"/>
<input name="fbdic1_failover_mask"/>
<input name="fbdic1_failover_mask_l"/>
<input name="wrdp_data"/>
<input name="fbd0_data"/>
<input name="fbd1_data"/>
<input name="fbdic_data_sel"/>
<input name="rdpctl_dtm_chnl_enable"/>
<input name="crcsc0_crc"/>
<input name="crcscf0_crc"/>
<input name="crcsc1_crc"/>
<input name="crcscf1_crc"/>
<input name="crcsd0_crc"/>
<input name="crcsdf0_crc"/>
<input name="crcsd1_crc"/>
<input name="crcsdf1_crc"/>
<input name="drl2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_dectest"/>
<input name="tcu_muxtest"/>
<input name="tcu_scan_en"/>
<output name="fbdiwr0_data"/>
<output name="fbdiwr1_data"/>
<output name="fbdiwr_dtm_crc"/>
<output name="bc0"/>
<output name="bc1"/>
<output name="bd0"/>
<output name="bd1"/>
<output name="scan_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="446" nStmts="0" nExprs="214" nInputs="41" nOutputs="8" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="17" nOther="215" />
</block>
<block name="mcu_fbdtm_ctl">
<input name="drif_ucb_wr_req_vld"/>
<input name="drif_ucb_data"/>
<input name="drif_ucb_addr"/>
<input name="drif_dbg_trig_reg_ld"/>
<input name="drif_single_channel_mode"/>
<input name="drif_single_channel_sel"/>
<input name="fbdic_fbd_state"/>
<input name="fbd0_frame_lock"/>
<input name="fbd1_frame_lock"/>
<input name="fbdic_loopback_1"/>
<input name="fbdic_disable_state"/>
<input name="fbdic_serdes_dtm_qual"/>
<input name="fbdic_status_frame"/>
<input name="drl2clk"/>
<input name="scan_in"/>
<input name="wmr_scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="fbdic_aclk_wmr"/>
<input name="tcu_scan_en"/>
<input name="wmr_protect"/>
<input name="tcu_mcu_testmode"/>
<input name="fbdtm_si"/>
<input name="fbdtm_wmr_si"/>
<output name="fbdic_sync_frm_period"/>
<output name="fbdic_sds_config"/>
<output name="fbdic_sds_invert"/>
<output name="fbdic_sds_testcfg"/>
<output name="fbdic_idle_lfsr_reset"/>
<output name="mcu_fsr0_cfgrx_align"/>
<output name="mcu_fsr1_cfgrx_align"/>
<output name="mcu_fsr0_cfgtx_enidl"/>
<output name="mcu_fsr1_cfgtx_enidl"/>
<output name="scan_out"/>
<output name="wmr_scan_out"/>
<output name="fbdtm_so"/>
<output name="fbdtm_wmr_so"/>
<complexity cyclo1="5" cyclo2="5" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="4" />
<volume nNodes="141" nStmts="0" nExprs="48" nInputs="25" nOutputs="13" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="44" nOther="49" />
</block>
<block name="mcu_fdoklu_ctl">
<input name="rdpctl_kp_lnk_up"/>
<input name="fbdic_link_cnt_en"/>
<input name="fbdic_idle_lfsr_reset"/>
<input name="fbdic_link_cnt_reset"/>
<input name="fbdic_l0_state"/>
<input name="fbd0_frame_lock"/>
<input name="fbd1_frame_lock"/>
<input name="tcu_mcu_fbd_clk_stop"/>
<input name="tcu_atpg_mode"/>
<input name="drl2clk"/>
<input name="scan_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_pce_ov"/>
<input name="tcu_mcu_testmode"/>
<output name="fdout0_frame_lock_sync"/>
<output name="fdout1_frame_lock_sync"/>
<output name="fdout0_rptr0"/>
<output name="fdout0_rptr1"/>
<output name="fdout0_rptr2"/>
<output name="fdout0_rptr3"/>
<output name="fdout0_rptr4"/>
<output name="fdout0_rptr5"/>
<output name="fdout0_rptr6"/>
<output name="fdout0_rptr7"/>
<output name="fdout0_rptr8"/>
<output name="fdout0_rptr9"/>
<output name="fdout0_rptr10"/>
<output name="fdout0_rptr11"/>
<output name="fdout0_rptr12"/>
<output name="fdout0_rptr13"/>
<output name="fdout1_rptr0"/>
<output name="fdout1_rptr1"/>
<output name="fdout1_rptr2"/>
<output name="fdout1_rptr3"/>
<output name="fdout1_rptr4"/>
<output name="fdout1_rptr5"/>
<output name="fdout1_rptr6"/>
<output name="fdout1_rptr7"/>
<output name="fdout1_rptr8"/>
<output name="fdout1_rptr9"/>
<output name="fdout1_rptr10"/>
<output name="fdout1_rptr11"/>
<output name="fdout1_rptr12"/>
<output name="fdout1_rptr13"/>
<output name="fdout_idle_lfsr"/>
<output name="fdout_idle_lfsr_l_0"/>
<output name="fdout_link_cnt"/>
<output name="fbdic_link_cnt_eq_0_d1"/>
<output name="scan_out"/>
<complexity cyclo1="4" cyclo2="4" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="3" />
<volume nNodes="647" nStmts="0" nExprs="274" nInputs="16" nOutputs="35" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="98" nOther="275" />
</block>
<block name="mcu_fdout_ctl">
<input name="fbdic_idle_lfsr_reset"/>
<input name="fbdiwr0_data"/>
<input name="fbdiwr1_data"/>
<input name="tcu_mcu_fbd_clk_stop"/>
<input name="tcu_atpg_mode"/>
<input name="drl2clk"/>
<input name="scan_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_pce_ov"/>
<input name="tcu_mcu_testmode"/>
<output name="fdout_idle_lfsr"/>
<output name="fdout_idle_lfsr_l_0"/>
<output name="mcu_fsr0_data"/>
<output name="mcu_fsr1_data"/>
<output name="scan_out"/>
<complexity cyclo1="2" cyclo2="2" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="1" />
<volume nNodes="56" nStmts="0" nExprs="22" nInputs="12" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="11" nOther="23" />
</block>
<block name="mcu_frdbuf_dp">
<input name="fsr_data"/>
<input name="fsr_stsrx_sync"/>
<input name="fsr_stsrx_losdtct"/>
<input name="fsr_stsrx_testfail"/>
<input name="fbdic_enable_sync_count"/>
<input name="rxbclk"/>
<input name="drl2clk"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_mcu_fbd_clk_stop"/>
<input name="tcu_mcu_testmode"/>
<input name="tcu_atpg_mode"/>
<input name="scan_in"/>
<output name="frdbuf_data"/>
<output name="frdbuf_elect_idle_sync"/>
<output name="frdbuf_frame_lock_sync"/>
<output name="frdbuf_testfail_sync"/>
<output name="scan_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="243" nStmts="0" nExprs="115" nInputs="15" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="12" nOther="116" />
</block>
<block name="mcu_ibist_ctl">
<input name="fbdic_sbfibportctl"/>
<input name="fbdic_sbfibpgctl"/>
<input name="fbdic_sbfibpattbuf1"/>
<input name="fbdic_sbfibtxmsk"/>
<input name="fbdic_sbfibtxshft"/>
<input name="fbdic_sbfibpattbuf2"/>
<input name="fbdic_sbfibpatt2en"/>
<input name="fbdic_txstart"/>
<input name="fbdic_nbfibportctl"/>
<input name="fbdic_nbfibpgctl"/>
<input name="fbdic_nbfibpattbuf1"/>
<input name="fbdic_nbfibrxmsk"/>
<input name="fbdic_nbfibrxshft"/>
<input name="fbdic_nbfibrxlnerr"/>
<input name="fbdic_nbfibpattbuf2"/>
<input name="fbdic_nbfibpatt2en"/>
<input name="fbdic_rxstart"/>
<input name="fbdic_ibrx_start_ld"/>
<input name="fbdic_nbfibportctl_en"/>
<input name="fbdic_errcnt_clr"/>
<input name="fbdic_errstat_clr"/>
<input name="ibist_rxdata"/>
<input name="fbdic_alf_sb_lo_test"/>
<input name="fbdic_alf_sb_hi_test"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<output name="ibist_txdata"/>
<output name="ibtx_done"/>
<output name="ibrx_done"/>
<output name="ibrx_rxerrstat"/>
<output name="ibrx_errcnt"/>
<output name="ibrx_errlnnum"/>
<output name="ibrx_errstat"/>
<output name="scan_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="19" nStmts="0" nExprs="6" nInputs="29" nOutputs="8" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="6" nOther="7" />
</block>
<block name="mcu_ibrx_ctl">
<input name="fbdic_nbfibportctl"/>
<input name="fbdic_nbfibpgctl"/>
<input name="fbdic_nbfibpattbuf1"/>
<input name="fbdic_nbfibrxmsk"/>
<input name="fbdic_nbfibrxshft"/>
<input name="fbdic_nbfibrxlnerr"/>
<input name="fbdic_nbfibpattbuf2"/>
<input name="fbdic_nbfibpatt2en"/>
<input name="fbdic_rxstart"/>
<input name="fbdic_ibrx_start_ld"/>
<input name="fbdic_nbfibportctl_en"/>
<input name="fbdic_errcnt_clr"/>
<input name="fbdic_errstat_clr"/>
<input name="ibist_rxdata"/>
<input name="fbdic_alf_sb_lo_test"/>
<input name="fbdic_alf_sb_hi_test"/>
<input name="scan_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="l1clk"/>
<output name="ibrx_done"/>
<output name="ibrx_rxerrstat"/>
<output name="ibrx_errcnt"/>
<output name="ibrx_errlnnum"/>
<output name="ibrx_errstat"/>
<output name="scan_out"/>
<complexity cyclo1="80" cyclo2="76" nCaseStmts="1" nCaseItems="5" nLoops="0" nIfStmts="74" />
<volume nNodes="297" nStmts="8" nExprs="76" nInputs="21" nOutputs="6" nParams="0" nAlwaysClocks="24" nBAssign="12" nNBAssign="0" nWAssign="105" nOther="72" />
</block>
<block name="mcu_ibtx_ctl">
<input name="fbdic_sbfibportctl"/>
<input name="fbdic_sbfibpgctl"/>
<input name="fbdic_sbfibpattbuf1"/>
<input name="fbdic_sbfibtxmsk"/>
<input name="fbdic_sbfibtxshft"/>
<input name="fbdic_sbfibpattbuf2"/>
<input name="fbdic_sbfibpatt2en"/>
<input name="fbdic_txstart"/>
<input name="scan_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="l1clk"/>
<output name="ibist_txdata"/>
<output name="ibtx_done"/>
<output name="scan_out"/>
<complexity cyclo1="47" cyclo2="43" nCaseStmts="1" nCaseItems="5" nLoops="0" nIfStmts="41" />
<volume nNodes="209" nStmts="5" nExprs="49" nInputs="13" nOutputs="3" nParams="0" nAlwaysClocks="22" nBAssign="9" nNBAssign="0" nWAssign="76" nOther="48" />
</block>
<block name="mcu_l2if_ctl">
<input name="drif_stall_strv"/>
<input name="l2t_mcu_rd_req"/>
<input name="l2t_mcu_rd_dummy_req"/>
<input name="l2t_mcu_rd_req_id"/>
<input name="l2t_mcu_addr"/>
<input name="clc_mcu_req_addr1g"/>
<input name="l2t_mcu_wr_req"/>
<input name="l2b_mcu_data_vld"/>
<input name="l2b_mcu_data_mecc"/>
<input name="drq_rdq_free"/>
<input name="woq_wdq_entry_free"/>
<input name="drif_stacked_dimm"/>
<input name="drif_addr_bank_low_sel"/>
<input name="drif_mem_type"/>
<input name="drif_num_dimms"/>
<input name="drif_single_channel_mode"/>
<input name="drif_memory_mirror_mode"/>
<input name="drif_mem_x8"/>
<input name="rdata_4way"/>
<input name="rdata_2way"/>
<input name="rdata_pm_1mcu"/>
<input name="rdata_pm_2mcu"/>
<input name="rdpctl_dummy_data_valid"/>
<input name="mbist_run"/>
<input name="mbist_addr"/>
<input name="mbist_wdata_0"/>
<input name="mbist_wdqrf0_wr_en"/>
<input name="mbist_wdqrf1_wr_en"/>
<input name="ccu_mcu_ddr_cmp_sync_en"/>
<input name="ccu_mcu_cmp_ddr_sync_en"/>
<input name="ccu_mcu_cmp_io_sync_en"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<output name="mcu_ucb_rd_req_in"/>
<output name="mcu_ucb_wr_req_in"/>
<output name="mcu_l2t_rd_ack"/>
<output name="mcu_l2t_wr_ack"/>
<output name="l2if_mcu_data_mecc"/>
<output name="l2if_data_wr_addr"/>
<output name="l2if_wdq_rd_inh"/>
<output name="l2if_wdq_we"/>
<output name="l2if_wdq_wadr"/>
<output name="l2if_wdq_in_cntr"/>
<output name="l2if_wr_req"/>
<output name="l2if_rd_req"/>
<output name="l2if_rd_dummy_req"/>
<output name="l2if_rd_dummy_req_addr5"/>
<output name="l2if_rd_dummy_req_id"/>
<output name="l2if_rd_dummy_addr_err"/>
<output name="l2if_rd_rank_adr"/>
<output name="l2if_rd_dimm_adr"/>
<output name="l2if_rd_bank_adr"/>
<output name="l2if_rd_ras_adr"/>
<output name="l2if_rd_cas_adr"/>
<output name="l2if_rd_addr_err"/>
<output name="l2if_rd_addr_parity"/>
<output name="l2if_rd_req_id"/>
<output name="l2if_wr_rank_adr"/>
<output name="l2if_wr_dimm_adr"/>
<output name="l2if_wr_bank_adr"/>
<output name="l2if_wr_ras_adr"/>
<output name="l2if_wr_cas_adr"/>
<output name="l2if_wr_addr_err"/>
<output name="l2if_wr_addr_parity"/>
<output name="scan_out"/>
<complexity cyclo1="34" cyclo2="34" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="33" />
<volume nNodes="1035" nStmts="0" nExprs="459" nInputs="37" nOutputs="32" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="116" nOther="460" />
</block>
<block name="mcu_l2rdmx_dp">
<input name="rdata_rdslow_en"/>
<input name="rdata_rdslow_sel_in"/>
<input name="rddata_sel"/>
<input name="pa_err"/>
<input name="dr_secc_err"/>
<input name="dr_mecc_err"/>
<input name="rddata"/>
<input name="l2if0_rd_rank_adr"/>
<input name="l2if0_rd_dimm_adr"/>
<input name="l2if0_rd_bank_adr"/>
<input name="l2if0_rd_ras_adr"/>
<input name="l2if0_rd_cas_adr"/>
<input name="l2if0_rd_addr_err"/>
<input name="l2if0_rd_addr_parity"/>
<input name="l2if0_rd_req_id"/>
<input name="l2if0_wr_rank_adr"/>
<input name="l2if0_wr_dimm_adr"/>
<input name="l2if0_wr_bank_adr"/>
<input name="l2if0_wr_ras_adr"/>
<input name="l2if0_wr_cas_adr"/>
<input name="l2if0_wr_addr_err"/>
<input name="l2if0_wr_addr_parity"/>
<input name="l2if1_rd_rank_adr"/>
<input name="l2if1_rd_dimm_adr"/>
<input name="l2if1_rd_bank_adr"/>
<input name="l2if1_rd_ras_adr"/>
<input name="l2if1_rd_cas_adr"/>
<input name="l2if1_rd_addr_err"/>
<input name="l2if1_rd_addr_parity"/>
<input name="l2if1_rd_req_id"/>
<input name="l2if1_wr_rank_adr"/>
<input name="l2if1_wr_dimm_adr"/>
<input name="l2if1_wr_bank_adr"/>
<input name="l2if1_wr_ras_adr"/>
<input name="l2if1_wr_cas_adr"/>
<input name="l2if1_wr_addr_err"/>
<input name="l2if1_wr_addr_parity"/>
<input name="l2if2_rd_rank_adr"/>
<input name="l2if2_rd_dimm_adr"/>
<input name="l2if2_rd_bank_adr"/>
<input name="l2if2_rd_ras_adr"/>
<input name="l2if2_rd_cas_adr"/>
<input name="l2if2_rd_addr_err"/>
<input name="l2if2_rd_addr_parity"/>
<input name="l2if2_rd_req_id"/>
<input name="l2if2_wr_rank_adr"/>
<input name="l2if2_wr_dimm_adr"/>
<input name="l2if2_wr_bank_adr"/>
<input name="l2if2_wr_ras_adr"/>
<input name="l2if2_wr_cas_adr"/>
<input name="l2if2_wr_addr_err"/>
<input name="l2if2_wr_addr_parity"/>
<input name="l2if3_rd_rank_adr"/>
<input name="l2if3_rd_dimm_adr"/>
<input name="l2if3_rd_bank_adr"/>
<input name="l2if3_rd_ras_adr"/>
<input name="l2if3_rd_cas_adr"/>
<input name="l2if3_rd_addr_err"/>
<input name="l2if3_rd_addr_parity"/>
<input name="l2if3_rd_req_id"/>
<input name="l2if3_wr_rank_adr"/>
<input name="l2if3_wr_dimm_adr"/>
<input name="l2if3_wr_bank_adr"/>
<input name="l2if3_wr_ras_adr"/>
<input name="l2if3_wr_cas_adr"/>
<input name="l2if3_wr_addr_err"/>
<input name="l2if3_wr_addr_parity"/>
<input name="l2clk"/>
<input name="ddr_cmp_sync_en"/>
<input name="cmp_ddr_sync_en"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<output name="l2_secc_err_dly1"/>
<output name="l2_mecc_err_dly1"/>
<output name="mcu_rddata_top"/>
<output name="mcu_rddata_bot"/>
<output name="l2b0_rd_rank_adr"/>
<output name="l2b0_rd_dimm_adr"/>
<output name="l2b0_rd_bank_adr"/>
<output name="l2b0_rd_ras_adr"/>
<output name="l2b0_rd_cas_adr"/>
<output name="l2b0_rd_addr_err"/>
<output name="l2b0_rd_addr_par"/>
<output name="l2b0_l2rd_req_id"/>
<output name="l2b0_wr_rank_adr"/>
<output name="l2b0_wr_dimm_adr"/>
<output name="l2b0_wr_bank_adr"/>
<output name="l2b0_wr_ras_adr"/>
<output name="l2b0_wr_cas_adr"/>
<output name="l2b0_wr_addr_err"/>
<output name="l2b0_wr_addr_par"/>
<output name="l2b1_rd_rank_adr"/>
<output name="l2b1_rd_dimm_adr"/>
<output name="l2b1_rd_bank_adr"/>
<output name="l2b1_rd_ras_adr"/>
<output name="l2b1_rd_cas_adr"/>
<output name="l2b1_rd_addr_err"/>
<output name="l2b1_rd_addr_par"/>
<output name="l2b1_l2rd_req_id"/>
<output name="l2b1_wr_rank_adr"/>
<output name="l2b1_wr_dimm_adr"/>
<output name="l2b1_wr_bank_adr"/>
<output name="l2b1_wr_ras_adr"/>
<output name="l2b1_wr_cas_adr"/>
<output name="l2b1_wr_addr_err"/>
<output name="l2b1_wr_addr_par"/>
<output name="l2b2_rd_rank_adr"/>
<output name="l2b2_rd_dimm_adr"/>
<output name="l2b2_rd_bank_adr"/>
<output name="l2b2_rd_ras_adr"/>
<output name="l2b2_rd_cas_adr"/>
<output name="l2b2_rd_addr_err"/>
<output name="l2b2_rd_addr_par"/>
<output name="l2b2_l2rd_req_id"/>
<output name="l2b2_wr_rank_adr"/>
<output name="l2b2_wr_dimm_adr"/>
<output name="l2b2_wr_bank_adr"/>
<output name="l2b2_wr_ras_adr"/>
<output name="l2b2_wr_cas_adr"/>
<output name="l2b2_wr_addr_err"/>
<output name="l2b2_wr_addr_par"/>
<output name="l2b3_rd_rank_adr"/>
<output name="l2b3_rd_dimm_adr"/>
<output name="l2b3_rd_bank_adr"/>
<output name="l2b3_rd_ras_adr"/>
<output name="l2b3_rd_cas_adr"/>
<output name="l2b3_rd_addr_err"/>
<output name="l2b3_rd_addr_par"/>
<output name="l2b3_l2rd_req_id"/>
<output name="l2b3_wr_rank_adr"/>
<output name="l2b3_wr_dimm_adr"/>
<output name="l2b3_wr_bank_adr"/>
<output name="l2b3_wr_ras_adr"/>
<output name="l2b3_wr_cas_adr"/>
<output name="l2b3_wr_addr_err"/>
<output name="l2b3_wr_addr_par"/>
<output name="scan_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="250" nStmts="0" nExprs="114" nInputs="75" nOutputs="65" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="21" nOther="115" />
</block>
<block name="mcu_latq_ctl">
<input name="latq_enq"/>
<input name="latq_deq"/>
<input name="latq_din"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<output name="latq_dout"/>
<output name="latq_full"/>
<output name="latq_empty"/>
<output name="scan_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="484" nStmts="0" nExprs="204" nInputs="8" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="75" nOther="205" />
</block>
<block name="mcu_lndskw_dp">
<input name="fbd_data"/>
<input name="fbdic_clr_ptrs"/>
<input name="fbdic_inc_wptr"/>
<input name="fbdic_inc_rptr"/>
<input name="fbdic_failover_mask"/>
<input name="fbdic_failover_mask_l"/>
<input name="fdout_idle_lfsr"/>
<input name="fdout_idle_lfsr_l_0"/>
<input name="drl2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="wmr_scan_in"/>
<input name="aclk_wmr"/>
<output name="lndskw_data"/>
<output name="lndskw_ts0_hdr_match"/>
<output name="lndskw_status_parity"/>
<output name="lndskw_idle_match"/>
<output name="lndskw_alert_match"/>
<output name="lndskw_alert_asserted"/>
<output name="lndskw_nbde"/>
<output name="lndskw_thermal_trip"/>
<output name="scan_out"/>
<output name="wmr_scan_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="674" nStmts="0" nExprs="321" nInputs="16" nOutputs="10" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="31" nOther="322" />
</block>
<block name="mcu_mbist_ctl">
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="mcu_mbist_start"/>
<input name="mcu_mbist_bisi_mode"/>
<input name="mcu_mbist_user_mode"/>
<input name="read_data"/>
<output name="mcu_mbist_run"/>
<output name="mcu_mbist_run_buf"/>
<output name="mcu_mbist_addr"/>
<output name="mcu_mbist_sel_bank0or1"/>
<output name="mcu_mbist_sel_hiorlo_72bits"/>
<output name="mcu_mbist_wdata"/>
<output name="mcu_mbist_wdqrf00_wr_en"/>
<output name="mcu_mbist_wdqrf00_rd_en"/>
<output name="mcu_mbist_wdqrf01_wr_en"/>
<output name="mcu_mbist_wdqrf01_rd_en"/>
<output name="mcu_mbist_wdqrf10_wr_en"/>
<output name="mcu_mbist_wdqrf10_rd_en"/>
<output name="mcu_mbist_wdqrf11_wr_en"/>
<output name="mcu_mbist_wdqrf11_rd_en"/>
<output name="mcu_mbist_wdqrf20_wr_en"/>
<output name="mcu_mbist_wdqrf20_rd_en"/>
<output name="mcu_mbist_wdqrf21_wr_en"/>
<output name="mcu_mbist_wdqrf21_rd_en"/>
<output name="mcu_mbist_wdqrf30_wr_en"/>
<output name="mcu_mbist_wdqrf30_rd_en"/>
<output name="mcu_mbist_wdqrf31_wr_en"/>
<output name="mcu_mbist_wdqrf31_rd_en"/>
<output name="scan_out"/>
<output name="mcu_mbist_done"/>
<output name="mcu_mbist_fail"/>
<complexity cyclo1="61" cyclo2="61" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="60" />
<volume nNodes="529" nStmts="0" nExprs="171" nInputs="10" nOutputs="25" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="186" nOther="172" />
</block>
<block name="mcu_otq_ctl">
<input name="otq_enq"/>
<input name="otq_deq"/>
<input name="otq_din"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<output name="otq_dout"/>
<output name="next_otq_dout_13"/>
<output name="otq_full"/>
<output name="otq_empty"/>
<output name="scan_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="480" nStmts="0" nExprs="202" nInputs="8" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="75" nOther="203" />
</block>
<block name="mcu_pdmc_ctl">
<input name="drq0_pd_mode_rd_incr"/>
<input name="drq1_pd_mode_rd_incr"/>
<input name="drq2_pd_mode_rd_incr"/>
<input name="drq3_pd_mode_rd_incr"/>
<input name="drq0_pd_mode_wr_incr"/>
<input name="drq1_pd_mode_wr_incr"/>
<input name="drq2_pd_mode_wr_incr"/>
<input name="drq3_pd_mode_wr_incr"/>
<input name="drif_pd_mode_scrub_incr"/>
<input name="drif_pd_mode_err_incr"/>
<input name="woq_pd_mode_wr_err_incr"/>
<input name="drq0_pd_mode_rd_decr"/>
<input name="drq1_pd_mode_rd_decr"/>
<input name="drq2_pd_mode_rd_decr"/>
<input name="drq3_pd_mode_rd_decr"/>
<input name="woq_pd_mode_wr_decr"/>
<input name="drif_pd_mode_scrub_decr"/>
<input name="drif_pd_mode_err_decr"/>
<input name="woq_pd_mode_wr_err_decr"/>
<input name="drif_reset_pdmc"/>
<input name="drif_pdx_issued"/>
<input name="drif_pde_issued"/>
<input name="fbdic_l0_state"/>
<input name="drif_pdmc_enable"/>
<input name="drif_refresh_mode"/>
<input name="fbdic_scr_frame_req_d4"/>
<input name="dal_reg"/>
<input name="ral_reg"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<output name="pdmc_pde_pending"/>
<output name="pdmc_pdx_pending"/>
<output name="pdmc_rank_avail"/>
<output name="scan_out"/>
<complexity cyclo1="19" cyclo2="15" nCaseStmts="1" nCaseItems="5" nLoops="0" nIfStmts="13" />
<volume nNodes="123" nStmts="7" nExprs="36" nInputs="33" nOutputs="4" nParams="0" nAlwaysClocks="7" nBAssign="11" nNBAssign="0" nWAssign="29" nOther="33" />
</block>
<block name="mcu_rdata_ctl">
<input name="ccu_mcu_cmp_io_sync_en"/>
<input name="ccu_mcu_cmp_ddr_sync_en"/>
<input name="ccu_mcu_ddr_cmp_sync_en"/>
<input name="ccu_mcu_io_cmp_sync_en"/>
<input name="ucb_rdata_selfrsh"/>
<input name="drif_err_fifo_squash_d1"/>
<input name="drif_err_fifo_ecc_as_crc_d1"/>
<input name="ucb_mcu_rd_req_vld"/>
<input name="ucb_mcu_wr_req_vld"/>
<input name="ucb_mcu_addr"/>
<input name="ucb_mcu_data"/>
<input name="ucb_err_ecci"/>
<input name="ucb_err_fbri"/>
<input name="ucb_err_fbui"/>
<input name="drif_rdata_ack_vld"/>
<input name="drif_rdata_nack_vld"/>
<input name="drif_rdata_data"/>
<input name="fbdic_err_fbr"/>
<input name="rdpctl_l2t0_data_valid"/>
<input name="rdpctl_l2t1_data_valid"/>
<input name="rdpctl_l2t2_data_valid"/>
<input name="rdpctl_l2t3_data_valid"/>
<input name="rdpctl_dummy_data_valid"/>
<input name="rdpctl_qword_id"/>
<input name="rdpctl_rd_req_id"/>
<input name="rdpctl_pa_err"/>
<input name="rdpctl_scrb0_err_valid"/>
<input name="rdpctl_scrb1_err_valid"/>
<input name="rdpctl_scrb2_err_valid"/>
<input name="rdpctl_scrb3_err_valid"/>
<input name="rdpctl_fbd0_recov_err"/>
<input name="rdpctl_fbd1_recov_err"/>
<input name="rdpctl_fbd2_recov_err"/>
<input name="rdpctl_fbd3_recov_err"/>
<input name="rdpctl_fbd_unrecov_err"/>
<input name="rdpctl_secc_cnt_intr"/>
<input name="rdpctl_dbg_trig_enable"/>
<input name="fbdic_fbd_error"/>
<input name="drif_mcu_error_mode"/>
<input name="woq_wr_req_out"/>
<input name="ucb_pm"/>
<input name="ucb_pm_ba01"/>
<input name="ucb_pm_ba23"/>
<input name="ucb_pm_ba45"/>
<input name="ucb_pm_ba67"/>
<input name="ncx_mcu_2way_d1"/>
<input name="ncx_mcu_3way_d1"/>
<input name="ncx_mcu_4way_d1"/>
<input name="drif_single_channel_mode"/>
<input name="fbdic_ecc_retry_mode"/>
<input name="drif_memory_mirror_mode"/>
<input name="readdp_ecc_multi_err"/>
<input name="fbdic_rddata_vld_d2"/>
<input name="readdp_l2_secc_err_dly1"/>
<input name="readdp_l2_mecc_err_dly1"/>
<input name="mbist_run"/>
<input name="mbist_addr"/>
<input name="mbist_sel_bank0or1"/>
<input name="mbist_sel_hiorlo_72bits"/>
<input name="mbist_wdqrf00_rd_en"/>
<input name="mbist_wdqrf01_rd_en"/>
<input name="mbist_wdqrf10_rd_en"/>
<input name="mbist_wdqrf11_rd_en"/>
<input name="mbist_wdqrf20_rd_en"/>
<input name="mbist_wdqrf21_rd_en"/>
<input name="mbist_wdqrf30_rd_en"/>
<input name="mbist_wdqrf31_rd_en"/>
<input name="drif0_wdq_rd"/>
<input name="drif1_wdq_rd"/>
<input name="drif2_wdq_rd"/>
<input name="drif3_wdq_rd"/>
<input name="drif_wdq_radr"/>
<input name="wdqrf00_data"/>
<input name="wdqrf01_data"/>
<input name="wdqrf10_data"/>
<input name="wdqrf11_data"/>
<input name="wdqrf20_data"/>
<input name="wdqrf21_data"/>
<input name="wdqrf30_data"/>
<input name="wdqrf31_data"/>
<input name="fbdic_srds_dtm_muxsel"/>
<input name="cmp_array_wr_inhibit"/>
<input name="dr_array_wr_inhibit"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<output name="mcu_ucb_rd_request_out"/>
<output name="mcu_ucb_wr_req_out"/>
<output name="mcu_ucb_mecc_err"/>
<output name="mcu_ucb_secc_err"/>
<output name="mcu_ucb_fbd_err"/>
<output name="mcu_ucb_err_mode"/>
<output name="mcu_ucb_err_event"/>
<output name="mcu_l2t0_scb_mecc_err_a1"/>
<output name="mcu_l2t0_scb_secc_err_a1"/>
<output name="mcu_l2t1_scb_mecc_err_a1"/>
<output name="mcu_l2t1_scb_secc_err_a1"/>
<output name="mcu_l2t2_scb_mecc_err_a1"/>
<output name="mcu_l2t2_scb_secc_err_a1"/>
<output name="mcu_l2t3_scb_mecc_err_a1"/>
<output name="mcu_l2t3_scb_secc_err_a1"/>
<output name="rdata_drif_rd_req_vld"/>
<output name="rdata_drif_wr_req_vld"/>
<output name="rdata_drif_addr"/>
<output name="rdata_drif_data"/>
<output name="rdata_mcu_selfrsh"/>
<output name="rdata_err_ecci"/>
<output name="rdata_err_fbri"/>
<output name="rdata_err_fbui"/>
<output name="mcu_ucb_ack_vld"/>
<output name="mcu_ucb_nack_vld"/>
<output name="mcu_ucb_data"/>
<output name="rdata_err_intr"/>
<output name="rdata_err_fbr"/>
<output name="rdata_cmp_ddr_sync_en"/>
<output name="rdata_ddr_cmp_sync_en"/>
<output name="rdata_rdslow_en"/>
<output name="rdata_rdslow_sel_in"/>
<output name="rdata_rddata_sel"/>
<output name="rdata_pa_err"/>
<output name="rdata_pm_1mcu"/>
<output name="rdata_pm_2mcu"/>
<output name="rdata_2way"/>
<output name="rdata_4way"/>
<output name="mbist_read_data"/>
<output name="rdata0_wdq_rd"/>
<output name="rdata1_wdq_rd"/>
<output name="rdata2_wdq_rd"/>
<output name="rdata3_wdq_rd"/>
<output name="rdata_wdq_radr"/>
<output name="mbist_run_d1"/>
<output name="mbist_run_d1_l"/>
<output name="mbist_sel_hiorlo_72bits_d1"/>
<output name="mbist_sel_bank0or1_d1"/>
<output name="rdata_serdes_dtm"/>
<output name="rdata_ddr_cmp_sync_en_vqual_d12_in"/>
<output name="rdata_ddr_cmp_sync_en_d1"/>
<output name="mcu_clc0_mecc_err_r2_in"/>
<output name="mcu_clc0_secc_err_r2_in"/>
<output name="mcu_clc1_mecc_err_r2_in"/>
<output name="mcu_clc1_secc_err_r2_in"/>
<output name="mcu_clc0_b0_data_vld_delayed_in"/>
<output name="mcu_clc0_b1_data_vld_delayed_in"/>
<output name="mcu_clc1_b0_data_vld_delayed_in"/>
<output name="mcu_clc1_b1_data_vld_delayed_in"/>
<output name="rdata_chunk_sel_in"/>
<output name="mcu_clc_chunk_id_hold_in"/>
<output name="array_wr_inhibit"/>
<output name="scan_out"/>
<complexity cyclo1="39" cyclo2="39" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="38" />
<volume nNodes="1137" nStmts="0" nExprs="478" nInputs="89" nOutputs="63" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="180" nOther="479" />
</block>
<block name="mcu_rdpctl_ctl">
<input name="fbdic_cnfgreg_error_set"/>
<input name="fbdic_cnfgreg_notdone"/>
<input name="drif_mir_stall_rw"/>
<input name="fbdic_crc_freeze_flops_l"/>
<input name="fbdic_serdes_dtm"/>
<input name="fbdic_rddata_vld"/>
<input name="fbdird_crc_cmp0_0"/>
<input name="fbdird_crc_cmp0_1"/>
<input name="fbdird_crc_cmp1_0"/>
<input name="fbdird_crc_cmp1_1"/>
<input name="fbdic_inj_crc_err"/>
<input name="fbdic_crc_sel0"/>
<input name="fbdic_chnl_reset_error"/>
<input name="drif_err_state_crc_fr"/>
<input name="fbdic_chnl_reset_error_mode_in"/>
<input name="fbdic_err_unrecov"/>
<input name="fbdic_err_recov"/>
<input name="drif_fail_over_mode"/>
<input name="drif_send_info_val"/>
<input name="drif_send_info"/>
<input name="readdp_ecc_single_err"/>
<input name="readdp_ecc_multi_err"/>
<input name="readdp0_syndrome"/>
<input name="readdp1_syndrome"/>
<input name="readdp0_ecc_loc"/>
<input name="readdp1_ecc_loc"/>
<input name="drif_scrub_port"/>
<input name="mcu_id"/>
<input name="drif_err_addr"/>
<input name="drif_err_addr_vld"/>
<input name="drif_errqdq_en"/>
<input name="drif_single_channel_mode"/>
<input name="drif_single_channel_sel"/>
<input name="drif_memory_mirror_mode"/>
<input name="fbdic_ecc_retry_mode"/>
<input name="l2if0_rd_dummy_req"/>
<input name="l2if0_rd_dummy_req_addr5"/>
<input name="l2if0_rd_dummy_req_id"/>
<input name="l2if0_rd_dummy_addr_err"/>
<input name="l2if1_rd_dummy_req"/>
<input name="l2if1_rd_dummy_req_addr5"/>
<input name="l2if1_rd_dummy_req_id"/>
<input name="l2if1_rd_dummy_addr_err"/>
<input name="l2if2_rd_dummy_req"/>
<input name="l2if2_rd_dummy_req_addr5"/>
<input name="l2if2_rd_dummy_req_id"/>
<input name="l2if2_rd_dummy_addr_err"/>
<input name="l2if3_rd_dummy_req"/>
<input name="l2if3_rd_dummy_req_addr5"/>
<input name="l2if3_rd_dummy_req_id"/>
<input name="l2if3_rd_dummy_addr_err"/>
<input name="drif_ucb_data_39to0"/>
<input name="drif_ucb_data_63to54"/>
<input name="drif_err_sts_reg_ld"/>
<input name="drif_err_addr_reg_ld"/>
<input name="drif_err_cnt_reg_ld"/>
<input name="drif_err_loc_reg_ld"/>
<input name="drif_err_retry_reg_ld"/>
<input name="drif_dbg_trig_reg_ld"/>
<input name="rdata_err_ecci"/>
<input name="rdata_pm_1mcu"/>
<input name="rdata_pm_2mcu"/>
<input name="drl2clk"/>
<input name="scan_in"/>
<input name="wmr_scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="aclk_wmr"/>
<input name="tcu_scan_en"/>
<input name="wmr_protect"/>
<output name="rdpctl_scrub_addrinc_en"/>
<output name="rdpctl_err_addr_reg"/>
<output name="rdpctl_err_sts_reg"/>
<output name="rdpctl_err_loc"/>
<output name="rdpctl_err_cnt"/>
<output name="rdpctl_err_retry_reg"/>
<output name="rdpctl_dbg_trig_enable"/>
<output name="rdpctl_drq0_clear_ent"/>
<output name="rdpctl_drq1_clear_ent"/>
<output name="rdpctl_drq2_clear_ent"/>
<output name="rdpctl_drq3_clear_ent"/>
<output name="rdpctl_err_fifo_enq"/>
<output name="rdpctl_err_fifo_data"/>
<output name="rdpctl_fifo_empty"/>
<output name="rdpctl_fifo_full"/>
<output name="rdpctl_no_crc_err"/>
<output name="rdpctl_crc_err"/>
<output name="rdpctl_crc_sel0"/>
<output name="rdpctl_fbd0_recov_err"/>
<output name="rdpctl_fbd1_recov_err"/>
<output name="rdpctl_fbd2_recov_err"/>
<output name="rdpctl_fbd3_recov_err"/>
<output name="rdpctl_fbd_unrecov_err"/>
<output name="rdpctl_crc_recov_err"/>
<output name="rdpctl_crc_unrecov_err"/>
<output name="rdpctl_scrub_read_done"/>
<output name="rdpctl_scrb0_err_valid"/>
<output name="rdpctl_scrb1_err_valid"/>
<output name="rdpctl_scrb2_err_valid"/>
<output name="rdpctl_scrb3_err_valid"/>
<output name="rdpctl_l2t0_data_valid_in_part"/>
<output name="rdpctl_l2t1_data_valid_in_part"/>
<output name="rdpctl_l2t2_data_valid"/>
<output name="rdpctl_l2t3_data_valid"/>
<output name="rdpctl_l2t2_data_valid_bot"/>
<output name="rdpctl_l2t3_data_valid_bot"/>
<output name="rdpctl_qword_id_in"/>
<output name="rdpctl_rd_req_id_in"/>
<output name="rdpctl_qword_id_bot"/>
<output name="rdpctl_rd_req_id_bot"/>
<output name="rdpctl_pa_err"/>
<output name="rdpctl_radr_parity"/>
<output name="rdpctl_rddata_en"/>
<output name="rdpctl_inj_ecc_err"/>
<output name="rdpctl_scrub_or_err_xaction"/>
<output name="rdpctl0_dummy_data_valid"/>
<output name="rdpctl1_dummy_data_valid"/>
<output name="rdpctl2_dummy_data_valid"/>
<output name="rdpctl3_dummy_data_valid"/>
<output name="rdpctl_dummy_data_valid"/>
<output name="rdpctl_secc_cnt_intr"/>
<output name="rdpctl_scrub_wren"/>
<output name="rdpctl_mask_err"/>
<output name="rdpctl_dtm_mask_chnl"/>
<output name="rdpctl_dtm_atspeed"/>
<output name="rdpctl_dtm_noslave"/>
<output name="rdpctl_dtm_chnl_enable"/>
<output name="drif_memory_mirror_mode_d1"/>
<output name="rdpctl0_dummy_data_valid_in_part"/>
<output name="rdpctl1_dummy_data_valid_in_part"/>
<output name="rdpctl_mcu_data_valid"/>
<output name="rdpctl_rddata_state"/>
<output name="scan_out"/>
<output name="wmr_scan_out"/>
<complexity cyclo1="56" cyclo2="56" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="55" />
<volume nNodes="1615" nStmts="0" nExprs="672" nInputs="71" nOutputs="64" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="270" nOther="673" />
</block>
<block name="mcu_readdp_dp">
<input name="drl2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="rddata_en"/>
<input name="radr_parity"/>
<input name="inj_ecc_err"/>
<input name="io_mcu_ecc_in"/>
<input name="io_mcu_data_in"/>
<input name="fail_over_mode"/>
<input name="fail_over_mask"/>
<input name="fail_over_mask_l"/>
<input name="fbdic_rddata_vld"/>
<output name="scan_out"/>
<output name="dr_secc_err"/>
<output name="dr_mecc_err"/>
<output name="rddata"/>
<output name="ecc_loc"/>
<output name="cor_rddata"/>
<output name="syndrome"/>
<output name="mcu_gnd"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="2219" nStmts="0" nExprs="1101" nInputs="15" nOutputs="8" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="16" nOther="1102" />
</block>
<block name="mcu_reqq_ctl">
<input name="drif0_raw_hazard"/>
<input name="l2if0_rd_req"/>
<input name="l2if0_wr_req"/>
<input name="drif0_cpu_wr_addr"/>
<input name="l2if0_wdq_in_cntr"/>
<input name="l2b0_rd_rank_adr"/>
<input name="l2b0_rd_dimm_adr"/>
<input name="l2b0_rd_bank_adr"/>
<input name="l2b0_rd_addr_par"/>
<input name="l2b0_wr_rank_adr"/>
<input name="l2b0_wr_dimm_adr"/>
<input name="l2b0_wr_bank_adr"/>
<input name="l2b0_wr_addr_err"/>
<input name="l2b0_wr_addr_par"/>
<input name="rdpctl_drq0_clear_ent"/>
<input name="drif_drq0_clear_ent"/>
<input name="drif0_rd_entry_picked"/>
<input name="drif0_rd_entry_enc_ready"/>
<input name="drif1_raw_hazard"/>
<input name="l2if1_rd_req"/>
<input name="l2if1_wr_req"/>
<input name="drif1_cpu_wr_addr"/>
<input name="l2if1_wdq_in_cntr"/>
<input name="l2b1_rd_rank_adr"/>
<input name="l2b1_rd_dimm_adr"/>
<input name="l2b1_rd_bank_adr"/>
<input name="l2b1_rd_addr_par"/>
<input name="l2b1_wr_rank_adr"/>
<input name="l2b1_wr_dimm_adr"/>
<input name="l2b1_wr_bank_adr"/>
<input name="l2b1_wr_addr_err"/>
<input name="l2b1_wr_addr_par"/>
<input name="rdpctl_drq1_clear_ent"/>
<input name="drif_drq1_clear_ent"/>
<input name="drif1_rd_entry_picked"/>
<input name="drif1_rd_entry_enc_ready"/>
<input name="drif2_raw_hazard"/>
<input name="l2if2_rd_req"/>
<input name="l2if2_wr_req"/>
<input name="drif2_cpu_wr_addr"/>
<input name="l2if2_wdq_in_cntr"/>
<input name="l2b2_rd_rank_adr"/>
<input name="l2b2_rd_dimm_adr"/>
<input name="l2b2_rd_bank_adr"/>
<input name="l2b2_rd_addr_par"/>
<input name="l2b2_wr_rank_adr"/>
<input name="l2b2_wr_dimm_adr"/>
<input name="l2b2_wr_bank_adr"/>
<input name="l2b2_wr_addr_err"/>
<input name="l2b2_wr_addr_par"/>
<input name="rdpctl_drq2_clear_ent"/>
<input name="drif_drq2_clear_ent"/>
<input name="drif2_rd_entry_picked"/>
<input name="drif2_rd_entry_enc_ready"/>
<input name="drif3_raw_hazard"/>
<input name="l2if3_rd_req"/>
<input name="l2if3_wr_req"/>
<input name="drif3_cpu_wr_addr"/>
<input name="l2if3_wdq_in_cntr"/>
<input name="l2b3_rd_rank_adr"/>
<input name="l2b3_rd_dimm_adr"/>
<input name="l2b3_rd_bank_adr"/>
<input name="l2b3_rd_addr_par"/>
<input name="l2b3_wr_rank_adr"/>
<input name="l2b3_wr_dimm_adr"/>
<input name="l2b3_wr_bank_adr"/>
<input name="l2b3_wr_addr_err"/>
<input name="l2b3_wr_addr_par"/>
<input name="rdpctl_drq3_clear_ent"/>
<input name="drif_drq3_clear_ent"/>
<input name="drif3_rd_entry_picked"/>
<input name="drif3_rd_entry_enc_ready"/>
<input name="drif_wr_entry_picked"/>
<input name="drif_mcu_state_1"/>
<input name="drif_mcu_state_2"/>
<input name="drif_mcu_state_3"/>
<input name="drif_mcu_state_4"/>
<input name="drif_mcu_state_5"/>
<input name="drif_mcu_state_6"/>
<input name="drif_init"/>
<input name="drif_init_mcu_done"/>
<input name="drif_cmd_picked"/>
<input name="drif_blk_new_openbank"/>
<input name="drif_refresh_rank"/>
<input name="drif_rd_picked"/>
<input name="drif_wr_picked"/>
<input name="drif_eight_bank_mode"/>
<input name="drif_stacked_dimm"/>
<input name="drif_sync_frame_req_l"/>
<input name="drif_sync_frame_req_early3_l"/>
<input name="drif_memory_mirror_mode"/>
<input name="drif_memory_mirror_failover_mode"/>
<input name="drif_single_channel_mode"/>
<input name="drif_pd_mode_pending"/>
<input name="drif_err_fifo_empty"/>
<input name="pdmc_rank_avail"/>
<input name="drif_dimm_rd_available"/>
<input name="drif_dimm_wr_available"/>
<input name="drif_wr_bc_stall"/>
<input name="drif_hw_selfrsh"/>
<input name="fbdic_l0_state"/>
<input name="drif_chnl_reset_error_mode"/>
<input name="drif_woq_free"/>
<input name="fbdic_clear_wrq_ent"/>
<input name="fbdic_scr_frame_req_d4"/>
<input name="fbdic_error_mode"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<output name="drq0_stv_valid"/>
<output name="drq0_stv_clear"/>
<output name="drq1_stv_valid"/>
<output name="drq1_stv_clear"/>
<output name="drq2_stv_valid"/>
<output name="drq2_stv_clear"/>
<output name="drq3_stv_valid"/>
<output name="drq3_stv_clear"/>
<output name="woq_entry0_rank_avail_unqual"/>
<output name="woq_a_watermark"/>
<output name="woq_err_st_wait_free"/>
<output name="woq_entry0"/>
<output name="woq_entry1"/>
<output name="woq_entry_valid"/>
<output name="woq_entry0_val"/>
<output name="woq_entry1_val"/>
<output name="woq_wr_bank_val"/>
<output name="woq_wdq_radr"/>
<output name="woq_io_wdata_sel"/>
<output name="woq_wr_picked"/>
<output name="woq_wr1_picked"/>
<output name="woq_wr2_picked"/>
<output name="woq_wr_mirror_picked"/>
<output name="woq_wr1_mirror_picked"/>
<output name="woq_wr2_mirror_picked"/>
<output name="woq_wr_addr_picked"/>
<output name="woq_wr1_addr_picked"/>
<output name="woq_wr2_addr_picked"/>
<output name="woq_wr_index_picked"/>
<output name="woq_wr1_index_picked"/>
<output name="woq_wr2_index_picked"/>
<output name="woq_wr_wdq_index_picked"/>
<output name="woq_wr1_wdq_index_picked"/>
<output name="woq_wr2_wdq_index_picked"/>
<output name="woq_wr_adr_queue_sel"/>
<output name="woq_wr1_adr_queue_sel"/>
<output name="woq_wr2_adr_queue_sel"/>
<output name="woq_wadr_parity"/>
<output name="woq_wdata_wsn"/>
<output name="woq_err_fifo_empty"/>
<output name="woq_wr_req_out"/>
<output name="woq_pd_mode_wr_decr"/>
<output name="woq_owr_empty"/>
<output name="woq_empty"/>
<output name="woq_wr_error_mode"/>
<output name="woq_wdata_send"/>
<output name="drq0_rd_adr_queue7_en"/>
<output name="drq0_rd_adr_queue6_en"/>
<output name="drq0_rd_adr_queue5_en"/>
<output name="drq0_rd_adr_queue4_en"/>
<output name="drq0_rd_adr_queue3_en"/>
<output name="drq0_rd_adr_queue2_en"/>
<output name="drq0_rd_adr_queue1_en"/>
<output name="drq0_rd_adr_queue0_en"/>
<output name="drq0_rd_adr_queue_sel"/>
<output name="drq0_wr_adr_queue7_en"/>
<output name="drq0_wr_adr_queue6_en"/>
<output name="drq0_wr_adr_queue5_en"/>
<output name="drq0_wr_adr_queue4_en"/>
<output name="drq0_wr_adr_queue3_en"/>
<output name="drq0_wr_adr_queue2_en"/>
<output name="drq0_wr_adr_queue1_en"/>
<output name="drq0_wr_adr_queue0_en"/>
<output name="drq0_req_rdwr_addr_sel"/>
<output name="drq0_rdbuf_valids"/>
<output name="drq0_wrbuf_valids"/>
<output name="drq0_pending_wr_req"/>
<output name="drq0_read_queue_cnt"/>
<output name="drq0_write_queue_cnt"/>
<output name="drq0_rd_entry0_val"/>
<output name="drq0_rd_entry1_val"/>
<output name="drq0_rd_entry2_val"/>
<output name="drq0_rd_entry3_val"/>
<output name="drq0_rd_entry4_val"/>
<output name="drq0_rd_entry5_val"/>
<output name="drq0_rd_entry6_val"/>
<output name="drq0_rd_entry7_val"/>
<output name="drq0_rd_bank_val"/>
<output name="drq0_rd_entry0_rank"/>
<output name="drq0_rd_entry1_rank"/>
<output name="drq0_rd_entry2_rank"/>
<output name="drq0_rd_entry3_rank"/>
<output name="drq0_rd_entry4_rank"/>
<output name="drq0_rd_entry5_rank"/>
<output name="drq0_rd_entry6_rank"/>
<output name="drq0_rd_entry7_rank"/>
<output name="drq0_wr_entry0_rank"/>
<output name="drq0_wr_entry1_rank"/>
<output name="drq0_wr_entry2_rank"/>
<output name="drq0_wr_entry3_rank"/>
<output name="drq0_wr_entry4_rank"/>
<output name="drq0_wr_entry5_rank"/>
<output name="drq0_wr_entry6_rank"/>
<output name="drq0_wr_entry7_rank"/>
<output name="drq0_rd_entry0_dimm"/>
<output name="drq0_rd_entry1_dimm"/>
<output name="drq0_rd_entry2_dimm"/>
<output name="drq0_rd_entry3_dimm"/>
<output name="drq0_rd_entry4_dimm"/>
<output name="drq0_rd_entry5_dimm"/>
<output name="drq0_rd_entry6_dimm"/>
<output name="drq0_rd_entry7_dimm"/>
<output name="drq0_wr_entry0_dimm"/>
<output name="drq0_wr_entry1_dimm"/>
<output name="drq0_wr_entry2_dimm"/>
<output name="drq0_wr_entry3_dimm"/>
<output name="drq0_wr_entry4_dimm"/>
<output name="drq0_wr_entry5_dimm"/>
<output name="drq0_wr_entry6_dimm"/>
<output name="drq0_wr_entry7_dimm"/>
<output name="drq0_rd_addr_picked"/>
<output name="drq0_rdq_free"/>
<output name="drq0_rdq_full"/>
<output name="drq0_empty"/>
<output name="drq0_rd_index_picked"/>
<output name="drq0_wr_index_picked"/>
<output name="drq0_wr_id_picked"/>
<output name="drq0_pd_mode_rd_incr"/>
<output name="drq0_pd_mode_rd_decr"/>
<output name="drq0_pd_mode_wr_incr"/>
<output name="woq0_wdq_rd"/>
<output name="woq0_wdq_entry_free"/>
<output name="drq1_rd_adr_queue7_en"/>
<output name="drq1_rd_adr_queue6_en"/>
<output name="drq1_rd_adr_queue5_en"/>
<output name="drq1_rd_adr_queue4_en"/>
<output name="drq1_rd_adr_queue3_en"/>
<output name="drq1_rd_adr_queue2_en"/>
<output name="drq1_rd_adr_queue1_en"/>
<output name="drq1_rd_adr_queue0_en"/>
<output name="drq1_rd_adr_queue_sel"/>
<output name="drq1_wr_adr_queue7_en"/>
<output name="drq1_wr_adr_queue6_en"/>
<output name="drq1_wr_adr_queue5_en"/>
<output name="drq1_wr_adr_queue4_en"/>
<output name="drq1_wr_adr_queue3_en"/>
<output name="drq1_wr_adr_queue2_en"/>
<output name="drq1_wr_adr_queue1_en"/>
<output name="drq1_wr_adr_queue0_en"/>
<output name="drq1_req_rdwr_addr_sel"/>
<output name="drq1_rdbuf_valids"/>
<output name="drq1_wrbuf_valids"/>
<output name="drq1_pending_wr_req"/>
<output name="drq1_read_queue_cnt"/>
<output name="drq1_write_queue_cnt"/>
<output name="drq1_rd_entry0_val"/>
<output name="drq1_rd_entry1_val"/>
<output name="drq1_rd_entry2_val"/>
<output name="drq1_rd_entry3_val"/>
<output name="drq1_rd_entry4_val"/>
<output name="drq1_rd_entry5_val"/>
<output name="drq1_rd_entry6_val"/>
<output name="drq1_rd_entry7_val"/>
<output name="drq1_rd_bank_val"/>
<output name="drq1_rd_entry0_rank"/>
<output name="drq1_rd_entry1_rank"/>
<output name="drq1_rd_entry2_rank"/>
<output name="drq1_rd_entry3_rank"/>
<output name="drq1_rd_entry4_rank"/>
<output name="drq1_rd_entry5_rank"/>
<output name="drq1_rd_entry6_rank"/>
<output name="drq1_rd_entry7_rank"/>
<output name="drq1_wr_entry0_rank"/>
<output name="drq1_wr_entry1_rank"/>
<output name="drq1_wr_entry2_rank"/>
<output name="drq1_wr_entry3_rank"/>
<output name="drq1_wr_entry4_rank"/>
<output name="drq1_wr_entry5_rank"/>
<output name="drq1_wr_entry6_rank"/>
<output name="drq1_wr_entry7_rank"/>
<output name="drq1_rd_entry0_dimm"/>
<output name="drq1_rd_entry1_dimm"/>
<output name="drq1_rd_entry2_dimm"/>
<output name="drq1_rd_entry3_dimm"/>
<output name="drq1_rd_entry4_dimm"/>
<output name="drq1_rd_entry5_dimm"/>
<output name="drq1_rd_entry6_dimm"/>
<output name="drq1_rd_entry7_dimm"/>
<output name="drq1_wr_entry0_dimm"/>
<output name="drq1_wr_entry1_dimm"/>
<output name="drq1_wr_entry2_dimm"/>
<output name="drq1_wr_entry3_dimm"/>
<output name="drq1_wr_entry4_dimm"/>
<output name="drq1_wr_entry5_dimm"/>
<output name="drq1_wr_entry6_dimm"/>
<output name="drq1_wr_entry7_dimm"/>
<output name="drq1_rd_addr_picked"/>
<output name="drq1_rdq_free"/>
<output name="woq1_wdq_entry_free"/>
<output name="drq1_rdq_full"/>
<output name="drq1_empty"/>
<output name="drq1_rd_index_picked"/>
<output name="drq1_wr_index_picked"/>
<output name="drq1_wr_id_picked"/>
<output name="drq1_pd_mode_rd_incr"/>
<output name="drq1_pd_mode_rd_decr"/>
<output name="drq1_pd_mode_wr_incr"/>
<output name="woq1_wdq_rd"/>
<output name="woq_err_pdm_wr_incr"/>
<output name="woq_err_pdm_wr_decr"/>
<output name="drq2_rd_adr_queue7_en"/>
<output name="drq2_rd_adr_queue6_en"/>
<output name="drq2_rd_adr_queue5_en"/>
<output name="drq2_rd_adr_queue4_en"/>
<output name="drq2_rd_adr_queue3_en"/>
<output name="drq2_rd_adr_queue2_en"/>
<output name="drq2_rd_adr_queue1_en"/>
<output name="drq2_rd_adr_queue0_en"/>
<output name="drq2_rd_adr_queue_sel"/>
<output name="drq2_wr_adr_queue7_en"/>
<output name="drq2_wr_adr_queue6_en"/>
<output name="drq2_wr_adr_queue5_en"/>
<output name="drq2_wr_adr_queue4_en"/>
<output name="drq2_wr_adr_queue3_en"/>
<output name="drq2_wr_adr_queue2_en"/>
<output name="drq2_wr_adr_queue1_en"/>
<output name="drq2_wr_adr_queue0_en"/>
<output name="drq2_req_rdwr_addr_sel"/>
<output name="drq2_rdbuf_valids"/>
<output name="drq2_wrbuf_valids"/>
<output name="drq2_pending_wr_req"/>
<output name="drq2_read_queue_cnt"/>
<output name="drq2_write_queue_cnt"/>
<output name="drq2_rd_entry0_val"/>
<output name="drq2_rd_entry1_val"/>
<output name="drq2_rd_entry2_val"/>
<output name="drq2_rd_entry3_val"/>
<output name="drq2_rd_entry4_val"/>
<output name="drq2_rd_entry5_val"/>
<output name="drq2_rd_entry6_val"/>
<output name="drq2_rd_entry7_val"/>
<output name="drq2_rd_bank_val"/>
<output name="drq2_rd_entry0_rank"/>
<output name="drq2_rd_entry1_rank"/>
<output name="drq2_rd_entry2_rank"/>
<output name="drq2_rd_entry3_rank"/>
<output name="drq2_rd_entry4_rank"/>
<output name="drq2_rd_entry5_rank"/>
<output name="drq2_rd_entry6_rank"/>
<output name="drq2_rd_entry7_rank"/>
<output name="drq2_wr_entry0_rank"/>
<output name="drq2_wr_entry1_rank"/>
<output name="drq2_wr_entry2_rank"/>
<output name="drq2_wr_entry3_rank"/>
<output name="drq2_wr_entry4_rank"/>
<output name="drq2_wr_entry5_rank"/>
<output name="drq2_wr_entry6_rank"/>
<output name="drq2_wr_entry7_rank"/>
<output name="drq2_rd_entry0_dimm"/>
<output name="drq2_rd_entry1_dimm"/>
<output name="drq2_rd_entry2_dimm"/>
<output name="drq2_rd_entry3_dimm"/>
<output name="drq2_rd_entry4_dimm"/>
<output name="drq2_rd_entry5_dimm"/>
<output name="drq2_rd_entry6_dimm"/>
<output name="drq2_rd_entry7_dimm"/>
<output name="drq2_wr_entry0_dimm"/>
<output name="drq2_wr_entry1_dimm"/>
<output name="drq2_wr_entry2_dimm"/>
<output name="drq2_wr_entry3_dimm"/>
<output name="drq2_wr_entry4_dimm"/>
<output name="drq2_wr_entry5_dimm"/>
<output name="drq2_wr_entry6_dimm"/>
<output name="drq2_wr_entry7_dimm"/>
<output name="drq2_rd_addr_picked"/>
<output name="drq2_rdq_free"/>
<output name="drq2_rdq_full"/>
<output name="drq2_empty"/>
<output name="drq2_rd_index_picked"/>
<output name="drq2_wr_index_picked"/>
<output name="drq2_wr_id_picked"/>
<output name="drq2_pd_mode_rd_incr"/>
<output name="drq2_pd_mode_rd_decr"/>
<output name="drq2_pd_mode_wr_incr"/>
<output name="woq2_wdq_rd"/>
<output name="woq2_wdq_entry_free"/>
<output name="drq3_rd_adr_queue7_en"/>
<output name="drq3_rd_adr_queue6_en"/>
<output name="drq3_rd_adr_queue5_en"/>
<output name="drq3_rd_adr_queue4_en"/>
<output name="drq3_rd_adr_queue3_en"/>
<output name="drq3_rd_adr_queue2_en"/>
<output name="drq3_rd_adr_queue1_en"/>
<output name="drq3_rd_adr_queue0_en"/>
<output name="drq3_rd_adr_queue_sel"/>
<output name="drq3_wr_adr_queue7_en"/>
<output name="drq3_wr_adr_queue6_en"/>
<output name="drq3_wr_adr_queue5_en"/>
<output name="drq3_wr_adr_queue4_en"/>
<output name="drq3_wr_adr_queue3_en"/>
<output name="drq3_wr_adr_queue2_en"/>
<output name="drq3_wr_adr_queue1_en"/>
<output name="drq3_wr_adr_queue0_en"/>
<output name="drq3_req_rdwr_addr_sel"/>
<output name="drq3_rdbuf_valids"/>
<output name="drq3_wrbuf_valids"/>
<output name="drq3_pending_wr_req"/>
<output name="drq3_read_queue_cnt"/>
<output name="drq3_write_queue_cnt"/>
<output name="drq3_rd_entry0_val"/>
<output name="drq3_rd_entry1_val"/>
<output name="drq3_rd_entry2_val"/>
<output name="drq3_rd_entry3_val"/>
<output name="drq3_rd_entry4_val"/>
<output name="drq3_rd_entry5_val"/>
<output name="drq3_rd_entry6_val"/>
<output name="drq3_rd_entry7_val"/>
<output name="drq3_rd_bank_val"/>
<output name="drq3_rd_entry0_rank"/>
<output name="drq3_rd_entry1_rank"/>
<output name="drq3_rd_entry2_rank"/>
<output name="drq3_rd_entry3_rank"/>
<output name="drq3_rd_entry4_rank"/>
<output name="drq3_rd_entry5_rank"/>
<output name="drq3_rd_entry6_rank"/>
<output name="drq3_rd_entry7_rank"/>
<output name="drq3_wr_entry0_rank"/>
<output name="drq3_wr_entry1_rank"/>
<output name="drq3_wr_entry2_rank"/>
<output name="drq3_wr_entry3_rank"/>
<output name="drq3_wr_entry4_rank"/>
<output name="drq3_wr_entry5_rank"/>
<output name="drq3_wr_entry6_rank"/>
<output name="drq3_wr_entry7_rank"/>
<output name="drq3_rd_entry0_dimm"/>
<output name="drq3_rd_entry1_dimm"/>
<output name="drq3_rd_entry2_dimm"/>
<output name="drq3_rd_entry3_dimm"/>
<output name="drq3_rd_entry4_dimm"/>
<output name="drq3_rd_entry5_dimm"/>
<output name="drq3_rd_entry6_dimm"/>
<output name="drq3_rd_entry7_dimm"/>
<output name="drq3_wr_entry0_dimm"/>
<output name="drq3_wr_entry1_dimm"/>
<output name="drq3_wr_entry2_dimm"/>
<output name="drq3_wr_entry3_dimm"/>
<output name="drq3_wr_entry4_dimm"/>
<output name="drq3_wr_entry5_dimm"/>
<output name="drq3_wr_entry6_dimm"/>
<output name="drq3_wr_entry7_dimm"/>
<output name="drq3_rd_addr_picked"/>
<output name="drq3_rdq_free"/>
<output name="woq3_wdq_entry_free"/>
<output name="drq3_rdq_full"/>
<output name="drq3_empty"/>
<output name="drq3_rd_index_picked"/>
<output name="drq3_wr_index_picked"/>
<output name="drq3_wr_id_picked"/>
<output name="drq3_pd_mode_rd_incr"/>
<output name="drq3_pd_mode_rd_decr"/>
<output name="drq3_pd_mode_wr_incr"/>
<output name="woq3_wdq_rd"/>
<output name="scan_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="905" nStmts="0" nExprs="447" nInputs="111" nOutputs="353" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="10" nOther="448" />
</block>
<block name="mcu_scrub_dp">
<input name="l2clk"/>
<input name="l2_mcu_tx_sync"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_siclk_in"/>
<input name="tcu_soclk_in"/>
<input name="scrub_wdata_en3"/>
<input name="scrub_wdata_en2"/>
<input name="scrub_wdata_en1"/>
<input name="scrub_wdata_en0"/>
<input name="cor_data_d1"/>
<input name="rdecc_d3"/>
<output name="scan_out"/>
<output name="mcu_scrub_wrecc"/>
<output name="mcu_scrub_wdata"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="227" nStmts="0" nExprs="102" nInputs="13" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="22" nOther="103" />
</block>
<block name="mcu">
<input name="fsr0_mcu_rxbclk"/>
<input name="fsr1_mcu_rxbclk"/>
<input name="fsr0_mcu_data"/>
<input name="fsr1_mcu_data"/>
<input name="fsr0_mcu_stspll_lock"/>
<input name="fsr1_mcu_stspll_lock"/>
<input name="fsr0_mcu_stsrx_testfail"/>
<input name="fsr1_mcu_stsrx_testfail"/>
<input name="fsr0_mcu_stsrx_sync"/>
<input name="fsr1_mcu_stsrx_sync"/>
<input name="fsr0_mcu_stsrx_losdtct"/>
<input name="fsr1_mcu_stsrx_losdtct"/>
<input name="fsr0_mcu_stsrx_bsrxp"/>
<input name="fsr1_mcu_stsrx_bsrxp"/>
<input name="fsr0_mcu_stsrx_bsrxn"/>
<input name="fsr1_mcu_stsrx_bsrxn"/>
<input name="fsr0_mcu_ststx_testfail"/>
<input name="fsr1_mcu_ststx_testfail"/>
<input name="ncu_mcu_data"/>
<input name="ncu_mcu_stall"/>
<input name="ncu_mcu_vld"/>
<input name="ncu_mcu_ecci"/>
<input name="ncu_mcu_fbui"/>
<input name="ncu_mcu_fbri"/>
<input name="ncu_mcu_pm"/>
<input name="ncu_mcu_ba01"/>
<input name="ncu_mcu_ba23"/>
<input name="ncu_mcu_ba45"/>
<input name="ncu_mcu_ba67"/>
<input name="ncx_mcu_2way"/>
<input name="ncx_mcu_3way"/>
<input name="ncx_mcu_4way"/>
<input name="clc0_mcu_b0_data_mecc"/>
<input name="clc0_mcu_b0_data_vld"/>
<input name="clc0_mcu_b0_wr_data"/>
<input name="clc0_mcu_b0_addr"/>
<input name="clc0_mcu_b0_addr_5"/>
<input name="clc0_mcu_b0_rd_dummy_req"/>
<input name="clc0_mcu_b0_rd_req"/>
<input name="clc0_mcu_b0_rd_req_id"/>
<input name="clc0_mcu_b0_wr_req"/>
<input name="clc0_mcu_b0_1gb_addr"/>
<input name="clc0_mcu_b1_data_mecc"/>
<input name="clc0_mcu_b1_data_vld"/>
<input name="clc0_mcu_b1_wr_data"/>
<input name="clc0_mcu_b1_addr"/>
<input name="clc0_mcu_b1_addr_5"/>
<input name="clc0_mcu_b1_rd_dummy_req"/>
<input name="clc0_mcu_b1_rd_req"/>
<input name="clc0_mcu_b1_rd_req_id"/>
<input name="clc0_mcu_b1_wr_req"/>
<input name="clc0_mcu_b1_1gb_addr"/>
<input name="clc1_mcu_b0_data_mecc"/>
<input name="clc1_mcu_b0_data_vld"/>
<input name="clc1_mcu_b0_wr_data"/>
<input name="clc1_mcu_b0_addr"/>
<input name="clc1_mcu_b0_addr_5"/>
<input name="clc1_mcu_b0_rd_dummy_req"/>
<input name="clc1_mcu_b0_rd_req"/>
<input name="clc1_mcu_b0_rd_req_id"/>
<input name="clc1_mcu_b0_wr_req"/>
<input name="clc1_mcu_b0_1gb_addr"/>
<input name="clc1_mcu_b1_data_mecc"/>
<input name="clc1_mcu_b1_data_vld"/>
<input name="clc1_mcu_b1_wr_data"/>
<input name="clc1_mcu_b1_addr"/>
<input name="clc1_mcu_b1_addr_5"/>
<input name="clc1_mcu_b1_rd_dummy_req"/>
<input name="clc1_mcu_b1_rd_req"/>
<input name="clc1_mcu_b1_rd_req_id"/>
<input name="clc1_mcu_b1_wr_req"/>
<input name="clc1_mcu_b1_1gb_addr"/>
<input name="mcu_pt_sync_in0"/>
<input name="mcu_id"/>
<input name="tcu_mbist_bisi_en"/>
<input name="tcu_mbist_user_mode"/>
<input name="tcu_mcu_mbist_start"/>
<input name="tcu_mcu_mbist_scan_in"/>
<input name="tcu_sbs_scan_en"/>
<input name="tcu_sbs_aclk"/>
<input name="tcu_sbs_bclk"/>
<input name="tcu_sbs_clk"/>
<input name="tcu_sbs_uclk"/>
<input name="mcu_sbs_scan_in"/>
<input name="ccu_dr_sync_en"/>
<input name="ccu_io_cmp_sync_en"/>
<input name="ccu_cmp_io_sync_en"/>
<input name="rst_mcu_selfrsh"/>
<input name="rst_wmr_protect"/>
<input name="scan_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_mcu_clk_stop"/>
<input name="tcu_mcu_dr_clk_stop"/>
<input name="tcu_mcu_io_clk_stop"/>
<input name="tcu_pce_ov"/>
<input name="tcu_dectest"/>
<input name="tcu_muxtest"/>
<input name="tcu_mcu_testmode"/>
<input name="tcu_mcu_fbd_clk_stop"/>
<input name="tcu_scan_en"/>
<input name="tcu_se_scancollar_in"/>
<input name="tcu_array_wr_inhibit"/>
<input name="tcu_array_bypass"/>
<input name="tcu_atpg_mode"/>
<input name="tcu_div_bypass"/>
<input name="ccu_io_out"/>
<input name="ccu_serdes_dtm"/>
<input name="dr_gclk"/>
<input name="gclk"/>
<output name="mcu_fsr0_data"/>
<output name="mcu_fsr1_data"/>
<output name="mcu_fsr0_cfgpll_enpll"/>
<output name="mcu_fsr1_cfgpll_enpll"/>
<output name="mcu_fsr01_cfgpll_lb"/>
<output name="mcu_fsr01_cfgpll_mpy"/>
<output name="mcu_fsr0_cfgrx_enrx"/>
<output name="mcu_fsr1_cfgrx_enrx"/>
<output name="mcu_fsr0_cfgrx_entest"/>
<output name="mcu_fsr1_cfgrx_entest"/>
<output name="mcu_fsr0_cfgrx_align"/>
<output name="mcu_fsr1_cfgrx_align"/>
<output name="mcu_fsr0_cfgrx_invpair"/>
<output name="mcu_fsr1_cfgrx_invpair"/>
<output name="mcu_fsr01_cfgrx_eq"/>
<output name="mcu_fsr01_cfgrx_cdr"/>
<output name="mcu_fsr01_cfgrx_term"/>
<output name="mcu_fsr0_cfgtx_entx"/>
<output name="mcu_fsr1_cfgtx_entx"/>
<output name="mcu_fsr0_cfgtx_entest"/>
<output name="mcu_fsr1_cfgtx_entest"/>
<output name="mcu_fsr0_cfgtx_enidl"/>
<output name="mcu_fsr1_cfgtx_enidl"/>
<output name="mcu_fsr0_cfgtx_invpair"/>
<output name="mcu_fsr1_cfgtx_invpair"/>
<output name="mcu_fsr0_cfgtx_bstx"/>
<output name="mcu_fsr1_cfgtx_bstx"/>
<output name="mcu_fsr01_cfgtx_enftp"/>
<output name="mcu_fsr01_cfgtx_de"/>
<output name="mcu_fsr01_cfgtx_swing"/>
<output name="mcu_fsr01_cfgtx_cm"/>
<output name="mcu_fsr01_cfgrtx_rate"/>
<output name="mcu_fsr0_testcfg"/>
<output name="mcu_fsr1_testcfg"/>
<output name="mcu_clc0_b0_data_vld_r1"/>
<output name="mcu_clc0_b0_rd_ack"/>
<output name="mcu_l2t0_scb_mecc_err"/>
<output name="mcu_l2t0_scb_secc_err"/>
<output name="mcu_clc0_b0_wr_ack"/>
<output name="mcu_clc0_chunk_id_r1"/>
<output name="mcu_clc0_rtn_data_mecc_r3"/>
<output name="mcu_clc0_rd_req_id_r1"/>
<output name="mcu_clc0_rtn_data_secc_r3"/>
<output name="mcu_clc0_b1_data_vld_r1"/>
<output name="mcu_clc0_b1_rd_ack"/>
<output name="mcu_l2t1_scb_mecc_err"/>
<output name="mcu_l2t1_scb_secc_err"/>
<output name="mcu_clc0_b1_wr_ack"/>
<output name="mcu_clc1_b0_data_vld_r1"/>
<output name="mcu_clc1_b0_rd_ack"/>
<output name="mcu_l2t2_scb_mecc_err"/>
<output name="mcu_l2t2_scb_secc_err"/>
<output name="mcu_clc1_b0_wr_ack"/>
<output name="mcu_clc1_chunk_id_r1"/>
<output name="mcu_clc1_rtn_data_mecc_r3"/>
<output name="mcu_clc1_rd_req_id_r1"/>
<output name="mcu_clc1_rtn_data_secc_r3"/>
<output name="mcu_clc1_b1_data_vld_r1"/>
<output name="mcu_clc1_b1_rd_ack"/>
<output name="mcu_l2t3_scb_mecc_err"/>
<output name="mcu_l2t3_scb_secc_err"/>
<output name="mcu_clc1_b1_wr_ack"/>
<output name="mcu_clc0_rtn_data_r3"/>
<output name="mcu_clc1_rtn_data_r3"/>
<output name="mcu_pt_sync_out"/>
<output name="mcu_ncu_data"/>
<output name="mcu_ncu_stall"/>
<output name="mcu_ncu_vld"/>
<output name="mcu_ncu_ecc"/>
<output name="mcu_ncu_fbr"/>
<output name="mcu_dbg1_rd_req_in_0"/>
<output name="mcu_dbg1_rd_req_in_1"/>
<output name="mcu_dbg1_rd_req_in_2"/>
<output name="mcu_dbg1_rd_req_in_3"/>
<output name="mcu_dbg1_wr_req_in_0"/>
<output name="mcu_dbg1_wr_req_in_1"/>
<output name="mcu_dbg1_wr_req_in_2"/>
<output name="mcu_dbg1_wr_req_in_3"/>
<output name="mcu_dbg1_wr_req_out"/>
<output name="mcu_dbg1_rd_req_out"/>
<output name="mcu_dbg1_mecc_err"/>
<output name="mcu_dbg1_secc_err"/>
<output name="mcu_dbg1_fbd_err"/>
<output name="mcu_dbg1_err_mode"/>
<output name="mcu_dbg1_err_event"/>
<output name="mcu_tcu_mbist_done"/>
<output name="mcu_tcu_mbist_fail"/>
<output name="mcu_tcu_mbist_scan_out"/>
<output name="mcu_sbs_scan_out"/>
<output name="scan_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="1983" nStmts="0" nExprs="968" nInputs="110" nOutputs="90" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="46" nOther="969" />
</block>
<block name="mcu_ucbbuf_ctl">
<input name="iob_ucb_vld"/>
<input name="iob_ucb_data"/>
<input name="req_acpted"/>
<input name="rd_ack_vld"/>
<input name="rd_nack_vld"/>
<input name="thr_id_out"/>
<input name="buf_id_out"/>
<input name="data128"/>
<input name="data_out"/>
<input name="int_vld"/>
<input name="int_typ"/>
<input name="int_thr_id"/>
<input name="dev_id"/>
<input name="int_stat"/>
<input name="int_vec"/>
<input name="iob_ucb_stall"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<output name="ucb_iob_stall"/>
<output name="rd_req_vld"/>
<output name="wr_req_vld"/>
<output name="thr_id_in"/>
<output name="buf_id_in"/>
<output name="size_in"/>
<output name="addr_in"/>
<output name="data_in"/>
<output name="ack_busy"/>
<output name="int_busy"/>
<output name="ucb_iob_vld"/>
<output name="ucb_iob_data"/>
<output name="scan_out"/>
<complexity cyclo1="14" cyclo2="14" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="13" />
<volume nNodes="248" nStmts="0" nExprs="93" nInputs="21" nOutputs="13" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="61" nOther="94" />
</block>
<block name="mcu_ucb_ctl">
<input name="mcu_ucb_rd_request_out"/>
<input name="mcu_ucb_wr_req_out"/>
<input name="mcu_ucb_mecc_err"/>
<input name="mcu_ucb_secc_err"/>
<input name="mcu_ucb_fbd_err"/>
<input name="mcu_ucb_err_mode"/>
<input name="mcu_ucb_err_event"/>
<input name="mcu_ucb_rd_req_in_0"/>
<input name="mcu_ucb_wr_req_in_0"/>
<input name="mcu_ucb_rd_req_in_1"/>
<input name="mcu_ucb_wr_req_in_1"/>
<input name="mcu_ucb_rd_req_in_2"/>
<input name="mcu_ucb_wr_req_in_2"/>
<input name="mcu_ucb_rd_req_in_3"/>
<input name="mcu_ucb_wr_req_in_3"/>
<input name="clspine_mcu_selfrsh"/>
<input name="ncu_mcu_vld"/>
<input name="ncu_mcu_data"/>
<input name="ncu_mcu_stall"/>
<input name="ncu_mcu_ecci"/>
<input name="ncu_mcu_fbui"/>
<input name="ncu_mcu_fbri"/>
<input name="ncu_mcu_pm"/>
<input name="ncu_mcu_ba01"/>
<input name="ncu_mcu_ba23"/>
<input name="ncu_mcu_ba45"/>
<input name="ncu_mcu_ba67"/>
<input name="mcu_ucb_ack_vld0"/>
<input name="mcu_ucb_nack_vld0"/>
<input name="mcu_ucb_data0"/>
<input name="rdata_err_intr0"/>
<input name="rdata_err_fbr"/>
<input name="fbdiwr_dtm_crc"/>
<input name="rdata_serdes_dtm"/>
<input name="iol2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<output name="mcu_dbg1_rd_req_out"/>
<output name="mcu_dbg1_wr_req_out"/>
<output name="mcu_dbg1_mecc_err"/>
<output name="mcu_dbg1_secc_err"/>
<output name="mcu_dbg1_fbd_err"/>
<output name="mcu_dbg1_err_mode"/>
<output name="mcu_dbg1_err_event"/>
<output name="mcu_dbg1_rd_req_in_0"/>
<output name="mcu_dbg1_wr_req_in_0"/>
<output name="mcu_dbg1_rd_req_in_1"/>
<output name="mcu_dbg1_wr_req_in_1"/>
<output name="mcu_dbg1_rd_req_in_2"/>
<output name="mcu_dbg1_wr_req_in_2"/>
<output name="mcu_dbg1_rd_req_in_3"/>
<output name="mcu_dbg1_wr_req_in_3"/>
<output name="ucb_mcu_rd_req_vld0"/>
<output name="ucb_mcu_wr_req_vld0"/>
<output name="ucb_mcu_addr"/>
<output name="ucb_mcu_data"/>
<output name="ucb_rdata_selfrsh"/>
<output name="ucb_err_ecci"/>
<output name="ucb_err_fbui"/>
<output name="ucb_err_fbri"/>
<output name="ucb_pm"/>
<output name="ucb_pm_ba01"/>
<output name="ucb_pm_ba23"/>
<output name="ucb_pm_ba45"/>
<output name="ucb_pm_ba67"/>
<output name="mcu_ncu_vld"/>
<output name="mcu_ncu_data"/>
<output name="mcu_ncu_stall"/>
<output name="mcu_ncu_ecc"/>
<output name="mcu_ncu_fbr"/>
<output name="scan_out"/>
<complexity cyclo1="11" cyclo2="11" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="10" />
<volume nNodes="676" nStmts="0" nExprs="295" nInputs="40" nOutputs="34" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="85" nOther="296" />
</block>
<block name="mcu_ucbin_ctl">
<input name="l1clk"/>
<input name="scan_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="vld"/>
<input name="data"/>
<input name="stall_a1"/>
<output name="scan_out"/>
<output name="stall"/>
<output name="indata_buf_vld"/>
<output name="indata_buf"/>
<complexity cyclo1="5" cyclo2="5" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="4" />
<volume nNodes="175" nStmts="0" nExprs="74" nInputs="8" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="26" nOther="75" />
</block>
<block name="mcu_ucbout_ctl">
<input name="l1clk"/>
<input name="scan_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="stall"/>
<input name="outdata_buf_in"/>
<input name="outdata_vec_in"/>
<input name="outdata_buf_wr"/>
<output name="scan_out"/>
<output name="vld"/>
<output name="data"/>
<output name="outdata_buf_busy"/>
<complexity cyclo1="5" cyclo2="5" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="4" />
<volume nNodes="45" nStmts="0" nExprs="15" nInputs="9" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="14" nOther="16" />
</block>
<block name="mcu_woq_ctl">
<input name="drq0_second_write"/>
<input name="drq1_second_write"/>
<input name="drq2_second_write"/>
<input name="drq3_second_write"/>
<input name="drq0_wr_queue_ent0"/>
<input name="drq0_wr_queue_ent1"/>
<input name="drq0_wr_queue_ent2"/>
<input name="drq0_wr_queue_ent3"/>
<input name="drq0_wr_queue_ent4"/>
<input name="drq0_wr_queue_ent5"/>
<input name="drq0_wr_queue_ent6"/>
<input name="drq0_wr_queue_ent7"/>
<input name="drq0_wdq_valid"/>
<input name="drq1_wr_queue_ent0"/>
<input name="drq1_wr_queue_ent1"/>
<input name="drq1_wr_queue_ent2"/>
<input name="drq1_wr_queue_ent3"/>
<input name="drq1_wr_queue_ent4"/>
<input name="drq1_wr_queue_ent5"/>
<input name="drq1_wr_queue_ent6"/>
<input name="drq1_wr_queue_ent7"/>
<input name="drq1_wdq_valid"/>
<input name="drq2_wr_queue_ent0"/>
<input name="drq2_wr_queue_ent1"/>
<input name="drq2_wr_queue_ent2"/>
<input name="drq2_wr_queue_ent3"/>
<input name="drq2_wr_queue_ent4"/>
<input name="drq2_wr_queue_ent5"/>
<input name="drq2_wr_queue_ent6"/>
<input name="drq2_wr_queue_ent7"/>
<input name="drq2_wdq_valid"/>
<input name="drq3_wr_queue_ent0"/>
<input name="drq3_wr_queue_ent1"/>
<input name="drq3_wr_queue_ent2"/>
<input name="drq3_wr_queue_ent3"/>
<input name="drq3_wr_queue_ent4"/>
<input name="drq3_wr_queue_ent5"/>
<input name="drq3_wr_queue_ent6"/>
<input name="drq3_wr_queue_ent7"/>
<input name="drq3_wdq_valid"/>
<input name="drif_wr_entry_picked"/>
<input name="drif_init"/>
<input name="drif_init_mcu_done"/>
<input name="drif_mcu_state_1"/>
<input name="drif_mcu_state_2"/>
<input name="drif_mcu_state_3"/>
<input name="drif_mcu_state_4"/>
<input name="drif_mcu_state_5"/>
<input name="drif_mcu_state_6"/>
<input name="drif_sync_frame_req_l"/>
<input name="drif_sync_frame_req_early3_l"/>
<input name="drif_single_channel_mode"/>
<input name="drif_memory_mirror_mode"/>
<input name="drif_memory_mirror_failover_mode"/>
<input name="drif_pd_mode_pending"/>
<input name="drif_eight_bank_mode"/>
<input name="drif_stacked_dimm"/>
<input name="drif_blk_new_openbank"/>
<input name="drif_err_fifo_empty"/>
<input name="drif_wr_bc_stall"/>
<input name="drif_refresh_rank"/>
<input name="drif_hw_selfrsh"/>
<input name="fbdic_l0_state"/>
<input name="drif_chnl_reset_error_mode"/>
<input name="drif_woq_free"/>
<input name="fbdic_clear_wrq_ent"/>
<input name="fbdic_scr_frame_req_d4"/>
<input name="fbdic_error_mode"/>
<input name="pdmc_rank_avail"/>
<input name="drif_dimm_wr_available"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<output name="woq_entry0_rank_avail_unqual"/>
<output name="woq_a_watermark"/>
<output name="woq_err_st_wait_free"/>
<output name="woq0_wdq_rd"/>
<output name="woq0_wr_queue_clear"/>
<output name="woq1_wdq_rd"/>
<output name="woq1_wr_queue_clear"/>
<output name="woq2_wdq_rd"/>
<output name="woq2_wr_queue_clear"/>
<output name="woq3_wdq_rd"/>
<output name="woq3_wr_queue_clear"/>
<output name="woq_wdq_radr"/>
<output name="woq_wadr_parity"/>
<output name="woq_io_wdata_sel"/>
<output name="woq_entry0"/>
<output name="woq_entry1"/>
<output name="woq_entry_valid"/>
<output name="woq_entry0_val"/>
<output name="woq_entry1_val"/>
<output name="woq_wr_bank_val"/>
<output name="woq_wr_addr_picked"/>
<output name="woq_wr1_addr_picked"/>
<output name="woq_wr2_addr_picked"/>
<output name="woq_wr_mirror_picked"/>
<output name="woq_wr1_mirror_picked"/>
<output name="woq_wr2_mirror_picked"/>
<output name="woq_wr_index_picked"/>
<output name="woq_wr1_index_picked"/>
<output name="woq_wr2_index_picked"/>
<output name="woq_wr_wdq_index_picked"/>
<output name="woq_wr1_wdq_index_picked"/>
<output name="woq_wr2_wdq_index_picked"/>
<output name="woq_wr_adr_queue_sel"/>
<output name="woq_wr1_adr_queue_sel"/>
<output name="woq_wr2_adr_queue_sel"/>
<output name="woq_wr_picked"/>
<output name="woq_wr1_picked"/>
<output name="woq_wr2_picked"/>
<output name="woq0_wr_entry_picked"/>
<output name="woq1_wr_entry_picked"/>
<output name="woq2_wr_entry_picked"/>
<output name="woq3_wr_entry_picked"/>
<output name="woq0_wdq_entry_free"/>
<output name="woq1_wdq_entry_free"/>
<output name="woq2_wdq_entry_free"/>
<output name="woq3_wdq_entry_free"/>
<output name="woq0_wrq_clear_ent"/>
<output name="woq1_wrq_clear_ent"/>
<output name="woq2_wrq_clear_ent"/>
<output name="woq3_wrq_clear_ent"/>
<output name="woq_owr_empty"/>
<output name="woq_wdata_wsn"/>
<output name="woq_err_fifo_empty"/>
<output name="woq_wr_req_out"/>
<output name="woq_pd_mode_wr_decr"/>
<output name="woq_empty"/>
<output name="woq_wr_error_mode"/>
<output name="woq_wdata_send"/>
<output name="woq_err_pdm_wr_incr"/>
<output name="woq_err_pdm_wr_decr"/>
<output name="scan_out"/>
<complexity cyclo1="148" cyclo2="140" nCaseStmts="2" nCaseItems="10" nLoops="0" nIfStmts="137" />
<volume nNodes="852" nStmts="19" nExprs="269" nInputs="75" nOutputs="61" nParams="0" nAlwaysClocks="17" nBAssign="30" nNBAssign="0" nWAssign="260" nOther="257" />
</block>
<block name="mcu_wrdp_dp">
<input name="l2clk"/>
<input name="drl2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="cmp_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="mbist_wdata"/>
<input name="bank0_wdata"/>
<input name="bank1_wdata"/>
<input name="bank2_wdata"/>
<input name="bank3_wdata"/>
<input name="scrub_rwen"/>
<input name="mcu_scrub_wdata"/>
<input name="wdata_sel"/>
<input name="err_inj_reg"/>
<input name="err_mask_reg"/>
<input name="wadr_parity"/>
<input name="l2poison_qw"/>
<input name="fail_over_mask"/>
<input name="fail_over_mask_l"/>
<input name="io_wdata_sel"/>
<input name="mbist_run"/>
<input name="mbist_sel_hiorlo_72bits"/>
<input name="mbist_sel_bank0or1"/>
<output name="scan_out"/>
<output name="mbist_wdata_buf"/>
<output name="mcu_io_data_out"/>
<output name="mbist_read_data"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="1003" nStmts="0" nExprs="487" nInputs="26" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="28" nOther="488" />
</block>
<block name="mcu_wrecc_dp">
<input name="mux_wdata"/>
<input name="scrub_wrecc"/>
<input name="mux_scrub_wdata_sel"/>
<input name="err_inj_reg"/>
<input name="err_mask_reg"/>
<input name="wadr_parity"/>
<input name="l2poison_qw_1"/>
<input name="l2poison_qw_0"/>
<output name="err_inj_ecc_hi"/>
<output name="err_inj_ecc_lo"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="89" nStmts="0" nExprs="43" nInputs="8" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="46" />
</block>
<block name="l2t_adder_1b_ctl">
<input name="oper1"/>
<input name="oper2"/>
<input name="cin"/>
<output name="cout"/>
<output name="sum"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="8" nStmts="0" nExprs="0" nInputs="3" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="2" nOther="6" />
</block>
<block name="l2t_adder_2b_ctl">
<input name="oper1"/>
<input name="oper2"/>
<input name="cin"/>
<output name="sum"/>
<output name="cout"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="16" nStmts="0" nExprs="0" nInputs="3" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="10" nOther="6" />
</block>
<block name="l2t_adder_3b_ctl">
<input name="oper1"/>
<input name="oper2"/>
<input name="cin"/>
<output name="sum"/>
<output name="cout"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="20" nStmts="0" nExprs="0" nInputs="3" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="14" nOther="6" />
</block>
<block name="l2t_adder_4b_ctl">
<input name="oper1"/>
<input name="oper2"/>
<input name="cin"/>
<output name="sum"/>
<output name="cout"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="24" nStmts="0" nExprs="0" nInputs="3" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="18" nOther="6" />
</block>
<block name="l2t_adder_5b_ctl">
<input name="oper1"/>
<input name="oper2"/>
<input name="cin"/>
<output name="sum"/>
<output name="cout"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="28" nStmts="0" nExprs="0" nInputs="3" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="22" nOther="6" />
</block>
<block name="l2t_arbadr_dp">
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<input name="tcu_muxtest"/>
<input name="tcu_dectest"/>
<input name="ncu_l2t_pm"/>
<input name="ncu_l2t_ba01"/>
<input name="ncu_l2t_ba23"/>
<input name="ncu_l2t_ba45"/>
<input name="ncu_l2t_ba67"/>
<input name="sel_diag_store_data_c7"/>
<input name="ique_iq_arbdp_addr_px2"/>
<input name="siq_arbdp_addr_px2"/>
<input name="snpd_snpq_arbdp_addr_px2"/>
<input name="evctag_addr_px2"/>
<input name="arbdat_arbdata_wr_data_c2"/>
<input name="tagd_evict_tag_c3"/>
<input name="arb_mux1a_snpsel_px2"/>
<input name="arb_mux2_snpsel_px2"/>
<input name="arb_mux3_bufsel_px1"/>
<input name="arb_mux4_c1sel_px2"/>
<input name="arb_inc_tag_ecc_cnt_c3_n"/>
<input name="arb_data_ecc_idx_reset"/>
<input name="arb_data_ecc_idx_en"/>
<input name="arb_sel_vuad_bist_px2"/>
<input name="arb_sel_deccck_or_bist_idx"/>
<input name="arb_sel_diag_addr_px2"/>
<input name="arb_sel_tecc_addr_px2"/>
<input name="arb_sel_deccck_addr_px2"/>
<input name="arb_sel_diag_tag_addr_px2"/>
<input name="arb_sel_lkup_stalled_tag_px2"/>
<input name="arb_imiss_hit_c10"/>
<input name="tag_rd64_complete_c11"/>
<input name="arb_imiss_hit_c4"/>
<input name="arb_sel_c2_stall_idx_c1"/>
<input name="bist_data_set_c1"/>
<input name="bist_data_enable_c1"/>
<input name="bist_vuad_idx_px1"/>
<input name="l2clk"/>
<input name="io_cmp_sync_en"/>
<input name="scan_in"/>
<input name="arb_diag_or_tecc_write_px2"/>
<input name="arb_sel_way_px2"/>
<input name="l2t_mb2_run"/>
<input name="mbist_tag_lkup_addr"/>
<input name="mbist_lookupen"/>
<input name="mbist_run"/>
<input name="l2t_mb2_wdata"/>
<input name="mb2_l2t_wk1_cam_shift"/>
<input name="mb2_l2t_wk1_cam_init"/>
<output name="arbadr_dirvec_2bnk_true_enbld_dist"/>
<output name="arbadr_dirvec_4bnk_true_enbld_dist"/>
<output name="arbadr_dirvec_ncu_l2t_pm_n_dist"/>
<output name="arbadr_evctag_2bnk_true_enbld_dist"/>
<output name="arbadr_evctag_4bnk_true_enbld_dist"/>
<output name="arbadr_evctag_ncu_l2t_pm_n_dist"/>
<output name="arbadr_tagd_2bnk_true_enbld_dist"/>
<output name="arbadr_tagd_4bnk_true_enbld_dist"/>
<output name="arbadr_tagd_ncu_l2t_pm_n_dist"/>
<output name="arbadr_arbctl_2bnk_true_enbld_dist"/>
<output name="arbadr_arbctl_4bnk_true_enbld_dist"/>
<output name="arbadr_arbctl_ncu_l2t_pm_n_dist"/>
<output name="arbadr_arbdp_addr87_c2"/>
<output name="tagd_evict_tag_c4"/>
<output name="scan_out"/>
<output name="arbadr_arbdp_tag_idx_px2"/>
<output name="arbadr_arbdp_vuad_idx1_px2"/>
<output name="arbadr_arbdp_vuad_idx2_px2"/>
<output name="arbadr_arbdp_tagdata_px2"/>
<output name="arbadr_arbdp_cam_addr_px2"/>
<output name="arbadr_mbcam_addr_px2"/>
<output name="arbadr_arbdp_new_addr5to4_px2"/>
<output name="arbadr_arbdp_addr_c1c2comp_c1"/>
<output name="arbadr_arbdp_addr_c1c3comp_c1"/>
<output name="arbadr_idx_c1c2comp_c1_n"/>
<output name="arbadr_idx_c1c3comp_c1_n"/>
<output name="arbadr_idx_c1c4comp_c1_n"/>
<output name="arbadr_idx_c1c5comp_c1_n"/>
<output name="arbadr_misbuf_idx_c1c2comp_c1"/>
<output name="arbadr_misbuf_idx_c1c3comp_c1"/>
<output name="arbadr_arbdp_ioaddr_c1"/>
<output name="arbadr_arbdp_addr5to4_c1"/>
<output name="arbadr_arbdp_addr3to2_c1"/>
<output name="arbadr_arbdp_diag_wr_way_c2"/>
<output name="l2t_l2d_set_c2"/>
<output name="arbadr_arbaddr_addr22_c2"/>
<output name="arbadr_arbdp_addr_start_c2"/>
<output name="arbadr_arbaddr_idx_c3"/>
<output name="arbadr_dir_cam_addr_c3"/>
<output name="arbadr_arbdp_addr11to4_c3"/>
<output name="arbadr_arbdp_addr5to4_c3"/>
<output name="arbadr_arbdp_dbg_addr_c3"/>
<output name="arbadr_c1_addr_eq_wb_c4"/>
<output name="arbadr_arbdp_addr5_c4"/>
<output name="arbadr_arbdp_rdmat_addr_c6"/>
<output name="arbadr_arbdp_waddr_c6"/>
<output name="arbadr_arbdp_word_addr_c6"/>
<output name="arbadr_csr_debug_addr"/>
<output name="arbadr_arbdp_byte_addr_c6"/>
<output name="arbadr_arbdp_addr22_c7"/>
<output name="arbadr_arbdp_csr_addr_c9"/>
<output name="arbadr_rdmard_addr_c12"/>
<output name="arbadr_arbdp_line_addr_c6"/>
<output name="arbadr_arbdp_oque_l1_index_c7"/>
<output name="arbadr_dirvec_addr3_c7"/>
<output name="arbadr_addr2_c8"/>
<output name="arbadr_data_ecc_idx"/>
<output name="arbadr_tag_wrdata_px2"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="1283" nStmts="0" nExprs="612" nInputs="52" nOutputs="58" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="58" nOther="613" />
</block>
<block name="l2t_arb_ctl">
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="arbadr_ncu_l2t_pm_n_dist"/>
<input name="arbadr_2bnk_true_enbld_dist"/>
<input name="arbadr_4bnk_true_enbld_dist"/>
<input name="arbadr_arbdp_addr87_c2"/>
<input name="ncu_spc0_core_enable_status"/>
<input name="ncu_spc1_core_enable_status"/>
<input name="ncu_spc2_core_enable_status"/>
<input name="ncu_spc3_core_enable_status"/>
<input name="ncu_spc4_core_enable_status"/>
<input name="ncu_spc5_core_enable_status"/>
<input name="ncu_spc6_core_enable_status"/>
<input name="ncu_spc7_core_enable_status"/>
<input name="oqu_arb_full_px2"/>
<input name="misbuf_arb_vld_px1"/>
<input name="misbuf_arb_cnt28_px2_prev"/>
<input name="misbuf_arb_snp_cnt8_px1"/>
<input name="misbuf_arb_hit_c3"/>
<input name="filbuf_arb_vld_px1"/>
<input name="iqu_iq_arb_vld_px2"/>
<input name="iqu_iq_arb_vld_px2_v1"/>
<input name="ique_iq_arb_vbit_px2"/>
<input name="ique_iq_arb_atm_px2"/>
<input name="ique_iq_arb_csr_px2"/>
<input name="ique_iq_arb_st_px2"/>
<input name="ique_arb_pf_ice_px2"/>
<input name="snp_snpq_arb_vld_px1"/>
<input name="siq_arb_vld_px1"/>
<input name="arbdec_arbdp_inst_siq_c8"/>
<input name="arbdec_arbdp_inst_siq_c2"/>
<input name="arbdec_arbdp_inst_siq_c1"/>
<input name="arbdec_arbdp_siq_sid_c1"/>
<input name="arbdec_arbdp_siq_local_c2"/>
<input name="tag_arb_hit_m_or_e_c3"/>
<input name="ncx_l2t_1way_buf"/>
<input name="arbdec_arbdp_inst_rqtyp_c3"/>
<input name="misbuf_st_ack_pass_c3"/>
<input name="misbuf_siq_hit_mb_c3"/>
<input name="filbuf_siq_hit_fb_c3"/>
<input name="tag_hit_l2orfb_unqual_c3"/>
<input name="misbuf_wr64_miss_comp_c2"/>
<input name="tag_wr64_hit_complete_c2"/>
<input name="filbuf_match_c3"/>
<input name="misbuf_arb_vuad_err_true_c3"/>
<input name="misbuf_arb_siq_starved"/>
<input name="tagdp_all_ways_locked_c3"/>
<input name="tag_deccck_data_sel_c8"/>
<input name="tag_rdma_vld_px1"/>
<input name="tag_data_ecc_active_c3"/>
<input name="tag_decc_tag_acc_en_px2"/>
<input name="misbuf_nondep_fbhit_c3"/>
<input name="misbuf_hit_st_dep_zero"/>
<input name="tag_hit_unqual_c3"/>
<input name="mbist_arb_l2d_en"/>
<input name="bist_vuad_rd_en_px1"/>
<input name="mbist_run"/>
<input name="arbdec_arbdp_inst_fb_c2"/>
<input name="arbadr_arbdp_ioaddr_c1_39to37"/>
<input name="arbadr_arbdp_ioaddr_c1_35to33"/>
<input name="arbdec_size_field_c8"/>
<input name="arbdat_word_lower_cmp_c8"/>
<input name="arbdat_word_upper_cmp_c8"/>
<input name="arbadr_addr2_c8"/>
<input name="arbdec_arbdp_inst_size_c7"/>
<input name="arbadr_arbdp_diag_wr_way_c2"/>
<input name="arbdec_arbdp_inst_way_c1"/>
<input name="arbdec_arbdp_tecc_c1"/>
<input name="filbuf_arbdp_way_px2"/>
<input name="filbuf_tag_hit_frm_mb_c2"/>
<input name="arbdec_arbdp_inst_mb_c2"/>
<input name="arbdec_arbdp_inst_fb_c1"/>
<input name="arbdec_arbdp_inst_dep_c2"/>
<input name="arbdec_arbdp_inst_true_dep_c2"/>
<input name="tag_hit_l2orfb_c3"/>
<input name="tagdp_arb_par_err_c3"/>
<input name="tagdp_invalid_evict_c3"/>
<input name="arbdec_arbdp_inst_nc_c3"/>
<input name="arbdec_arbdp_cpuid_c2"/>
<input name="arbdec_arbdp_l1way_c3"/>
<input name="arbadr_arbdp_addr11to4_c3"/>
<input name="arbadr_arbdp_new_addr5to4_px2"/>
<input name="arbadr_arbdp_addr5to4_c1"/>
<input name="arbadr_arbdp_addr5to4_c3"/>
<input name="arbdec_arbdp_inst_siq_c3"/>
<input name="arbdec_arbdp_inst_fb_c3"/>
<input name="arbdec_arbdp_inst_mb_c3"/>
<input name="arbdec_arbdp_inst_tecc_c3"/>
<input name="arbdec_arbdp_inst_bufidhi_c1"/>
<input name="arbdec_arbdp_inst_bufid1_c1"/>
<input name="arbdec_arbdp_inst_mb_c1"/>
<input name="arbdec_arbdp_evict_c1"/>
<input name="arbdec_arbdp_inst_rqtyp_c1"/>
<input name="arbdec_arbdp_inst_rsvd_c1"/>
<input name="arbdec_arbdp_inst_nc_c1"/>
<input name="arbdec_arbdp_inst_ctrue_c1"/>
<input name="arbdec_arbdp_inst_size_c1"/>
<input name="arbadr_arbdp_addr_start_c2"/>
<input name="arbdec_arbdp_rdma_inst_c2"/>
<input name="arbdec_arbdp_inst_bufidlo_c2"/>
<input name="arbdec_arbdp_inst_rqtyp_c2"/>
<input name="arbdec_arbdp_inst_rqtyp_c6"/>
<input name="arbadr_arbaddr_addr22_c2"/>
<input name="bist_acc_vd_px1"/>
<input name="l2t_mb2_mbtag_lookup_en"/>
<input name="l2t_mb2_fbtag_lookup_en"/>
<input name="l2t_mb2_wbtag_lookup_en"/>
<input name="l2t_mb2_rdmatag_lookup_en"/>
<input name="l2t_mb2_run"/>
<input name="mbist_arb_l2t_write"/>
<input name="csr_l2_bypass_mode_on"/>
<input name="l2clk"/>
<input name="io_cmp_sync_en"/>
<input name="wmr_l"/>
<input name="scan_in"/>
<input name="vuads_ecc_ce_c2"/>
<input name="misbuf_vuad_ce_instr_c2"/>
<output name="arb_misbuf_inval_inst_c2"/>
<output name="arb_l2drpt_waysel_gate_c1"/>
<output name="mbist_lookupen"/>
<output name="arb_decdp_mmuld_inst_c6"/>
<output name="arb_acc_vd_c2"/>
<output name="arb_acc_ua_c2"/>
<output name="arb_cpuid_c5"/>
<output name="scan_out"/>
<output name="arb_bs_or_bis_inst_c2"/>
<output name="arb_mux1_mbsel_px2"/>
<output name="arb_arbdat_mux1a_snpsel_px2"/>
<output name="arb_arbadr_mux1a_snpsel_px2"/>
<output name="arb_arbdec_mux1a_snpsel_px2"/>
<output name="arb_siqsel_px2"/>
<output name="arb_siq_vld_c2"/>
<output name="arb_siq_local_c2"/>
<output name="arb_decdp_rto_vld_c2"/>
<output name="arb_tag_rto_vld_c2"/>
<output name="arb_decdp_rtd_vld_c2"/>
<output name="arb_decdp_rts_vld_c2"/>
<output name="arb_decdp_inv_vld_c2"/>
<output name="arb_tag_inv_vld_c2"/>
<output name="arb_siq_sid_c2"/>
<output name="arb_siq_vuad_ce_err_c3"/>
<output name="arb_arbdat_mux2_snpsel_px2"/>
<output name="arb_arbadr_mux2_snpsel_px2"/>
<output name="arb_arbdec_mux2_snpsel_px2"/>
<output name="arb_arbdat_mux3_bufsel_px2"/>
<output name="arb_arbdec_mux3_bufsel_px2"/>
<output name="arb_mux3_bufsel_px1"/>
<output name="arb_arbadr_mux4_c1sel_px2"/>
<output name="arb_arbdat_mux4_c1sel_px2"/>
<output name="arb_arbdec_mux4_c1sel_px2"/>
<output name="arb_data_ecc_idx_en"/>
<output name="arb_data_ecc_idx_reset"/>
<output name="arb_sel_tecc_addr_px2"/>
<output name="arb_sel_deccck_addr_px2"/>
<output name="arb_sel_diag_addr_px2"/>
<output name="arb_sel_diag_tag_addr_px2"/>
<output name="arb_inc_tag_ecc_cnt_c3_n"/>
<output name="arb_sel_lkup_stalled_tag_px2"/>
<output name="arb_bist_or_diag_acc_c1"/>
<output name="arb_sel_deccck_or_bist_idx"/>
<output name="arb_sel_vuad_bist_px2"/>
<output name="arb_misbuf_inst_vld_c2"/>
<output name="arb_inst_vld_c2"/>
<output name="arb_tag_inst_vld_c2"/>
<output name="arb_wbuf_inst_vld_c2"/>
<output name="arb_imiss_hit_c10"/>
<output name="arb_imiss_hit_c4"/>
<output name="arb_evict_c3"/>
<output name="arb_evict_c4"/>
<output name="arb_sel_c2_stall_idx_c1"/>
<output name="arb_vuad_acc_px2"/>
<output name="arb_upper_four_byte_access_c1"/>
<output name="arb_lower_four_byte_access_c1"/>
<output name="arb_tag_wr_px2"/>
<output name="arb_vuad_idx2_sel_px2_n"/>
<output name="arb_mb_camen_px2"/>
<output name="arb_filbuf_fbsel_c1"/>
<output name="arb_misbuf_mbsel_c1"/>
<output name="arb_iqsel_px2"/>
<output name="arb_iqsel_px2_v1"/>
<output name="arb_tagctl_evict_vld_c2"/>
<output name="arb_misbuf_evict_vld_c2"/>
<output name="arb_ic_evict_c4"/>
<output name="arb_dc_evict_c4"/>
<output name="arb_inst_diag_c1"/>
<output name="arb_inst_vld_c1"/>
<output name="arb_inval_inst_vld_c3"/>
<output name="arb_l2d_fbrd_c3"/>
<output name="arb_misbuf_ctrue_c9"/>
<output name="arb_misbuf_cas1_hit_c4"/>
<output name="arb_misbuf_cas1_hit_c8"/>
<output name="arb_decc_data_sel_c9"/>
<output name="arb_tecc_way_c2"/>
<output name="arb_l2tag_vld_c4"/>
<output name="arb_dword_mask_c8"/>
<output name="arb_fill_vld_c2"/>
<output name="arb_imiss_vld_c2"/>
<output name="arb_pf_ice_inst_c2"/>
<output name="arb_pf_ice_inst_c7"/>
<output name="arb_normal_tagacc_c2"/>
<output name="arb_tagd_tecc_c2"/>
<output name="arb_dir_vld_c3_l"/>
<output name="arb_dc_rd_en_c3"/>
<output name="arb_ic_rd_en_c3"/>
<output name="arb_dc_wr_en_c3"/>
<output name="arb_ic_wr_en_c3"/>
<output name="arb_dir_panel_dcd_c3"/>
<output name="arb_dir_panel_icd_c3"/>
<output name="arb_lkup_bank_ena_dcd_c3"/>
<output name="arb_lkup_bank_ena_icd_c3"/>
<output name="arb_inval_mask_dcd_c3"/>
<output name="arb_inval_mask_icd_c3"/>
<output name="arb_wr_dc_dir_entry_c3"/>
<output name="arb_wr_ic_dir_entry_c3"/>
<output name="arb_dc_ic_rd_bit_4"/>
<output name="arb_dir_addr_c9"/>
<output name="arb_dir_wr_en_c4"/>
<output name="arb_csr_wr_en_c7"/>
<output name="arb_csr_rd_en_c7"/>
<output name="arb_evict_c5"/>
<output name="arb_waysel_gate_c2"/>
<output name="arb_data_diag_st_c2"/>
<output name="arb_inval_inst_c2"/>
<output name="arb_inst_diag_c2"/>
<output name="arb_decdp_ld64_inst_c1"/>
<output name="arb_waysel_inst_vld_c2"/>
<output name="arb_inst_vld_c2_prev"/>
<output name="arb_rdwr_inst_vld_c2"/>
<output name="arb_ic_inval_vld_c7"/>
<output name="arb_dc_inval_vld_c7"/>
<output name="arb_inst_l2data_vld_c6"/>
<output name="arb_csr_wr_en_c3"/>
<output name="arb_csr_rd_en_c3"/>
<output name="arb_diag_complete_c3"/>
<output name="arb_tag_pst_with_ctrue_c1"/>
<output name="arb_csr_st_c2"/>
<output name="arb_misbuf_hit_off_c1"/>
<output name="arb_pst_ctrue_en_c8"/>
<output name="arb_evict_tecc_vld_c2"/>
<output name="arb_filbuf_hit_off_c1"/>
<output name="arb_wbuf_hit_off_c1"/>
<output name="arb_inst_l2vuad_vld_c6"/>
<output name="arb_inst_l2tag_vld_c6"/>
<output name="arb_snp_snpsel_px2"/>
<output name="arb_dbg_inst_vld_c3"/>
<output name="arb_decdp_tag_wr_c1"/>
<output name="arb_decdp_pst_inst_c2"/>
<output name="arb_decdp_fwd_req_c2"/>
<output name="arb_decdp_swap_inst_c2"/>
<output name="arb_decdp_imiss_inst_c2"/>
<output name="arb_decdp_inst_int_c2"/>
<output name="arb_decdp_inst_int_c1"/>
<output name="arb_decdp_ld64_inst_c2"/>
<output name="arb_decdp_bis_inst_c3"/>
<output name="arb_decdp_rmo_st_c3"/>
<output name="arb_decdp_strst_inst_c2"/>
<output name="arb_decdp_wr8_inst_c2"/>
<output name="arb_decdp_wr64_inst_c2"/>
<output name="arb_decdp_st_inst_c2"/>
<output name="arb_decdp_st_inst_c3"/>
<output name="arb_decdp_st_with_ctrue_c2"/>
<output name="arb_decdp_ld_inst_c2"/>
<output name="arb_arbdp_dword_st_c1"/>
<output name="arb_arbdp_pst_with_ctrue_c2"/>
<output name="arb_decdp_cas1_inst_c2"/>
<output name="arb_decdp_cas2_inst_c2"/>
<output name="arb_decdp_cas2_from_mb_c2"/>
<output name="decdp_cas2_from_mb_ctrue_c1"/>
<output name="arb_inst_l2vuad_vld_c3"/>
<output name="arb_write_req_c3"/>
<output name="arb_atomic_req_c3"/>
<output name="arb_prim_req_c3"/>
<output name="arb_siq_req_c3"/>
<output name="arb_siq_rqtyp_c3"/>
<output name="arb_decdp_pf_inst_c2"/>
<output name="arb_decdp_pf_inst_c5"/>
<output name="arb_decdp_strld_inst_c6"/>
<output name="arb_decdp_atm_inst_c6"/>
<output name="arb_store_err_c8"/>
<output name="arb_arbdp_tecc_inst_mb_c8"/>
<output name="arb_tagd_perr_vld_c2"/>
<output name="arb_arbdp_tag_pst_no_ctrue_c2"/>
<output name="arb_arbdp_misbuf_pst_no_ctrue_c2"/>
<output name="arb_arbdp_vuadctl_pst_no_ctrue_c2"/>
<output name="arb_tecc_c2"/>
<output name="arb_vuadctl_no_bypass_px2"/>
<output name="arb_sel_way_px2"/>
<output name="arb_diag_or_tecc_write_px2"/>
<output name="arb_tag_rd_px2"/>
<output name="arb_tag_way_px2"/>
<output name="arb_mux1_mbsel_px1"/>
<output name="arb_wr8_inst_no_ctrue_c1"/>
<output name="arb_vuad_ce_err_c2_qual"/>
<output name="arb_vuad_ce_err_c2"/>
<output name="usaloc_vlddir_arb_vuad_ce_err_c3"/>
<output name="tagctl_arb_vuad_ce_err_c3"/>
<output name="arb_oqu_swap_cas2_req_c2"/>
<complexity cyclo1="10" cyclo2="10" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="9" />
<volume nNodes="3961" nStmts="0" nExprs="1647" nInputs="119" nOutputs="180" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="666" nOther="1648" />
</block>
<block name="l2t_arbdat_dp">
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<input name="tcu_dectest"/>
<input name="tcu_muxtest"/>
<input name="ique_iq_arbdp_data_px2"/>
<input name="snpd_snpq_arbdp_data_px2"/>
<input name="mb_data_read_data"/>
<input name="misbuf_buf_rd_en"/>
<input name="mbdata_cmp_sel"/>
<input name="l2t_mb2_wdata"/>
<input name="tag_data_array_wr_active_c1"/>
<input name="misbuf_arb_l2rd_en"/>
<input name="arb_mux2_snpsel_px2"/>
<input name="arb_mux3_bufsel_px2"/>
<input name="arb_mux4_c1sel_px2"/>
<input name="arb_decc_data_sel_c9"/>
<input name="arb_bist_or_diag_acc_c1"/>
<input name="arbdec_arbdp_poison_c1"/>
<input name="bist_data_data_c1"/>
<input name="bist_data_enable_c1"/>
<input name="decc_arbdp_data_c8"/>
<input name="arb_dword_mask_c8"/>
<input name="arbdec_arbdp_inst_bufidhi_c1"/>
<input name="sel_diag_store_data_c7"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="l2t_mb2_run"/>
<input name="arb_inst_vld_c2_prev"/>
<input name="dec_col_offset_prev_c1"/>
<input name="arbadr_arbdp_addr5to4_c1"/>
<output name="mbdata_fail_bot"/>
<output name="scan_out"/>
<output name="st_ack_data"/>
<output name="arbdat_arbdp_oque_int_ret_c7"/>
<output name="arbdat_arbdp_store_data_c2"/>
<output name="arbdat_arbdata_wr_data_c2"/>
<output name="arbdat_mbdata_inst_data_c8"/>
<output name="arbdat_csr_inst_wr_data_c8"/>
<output name="arbdat_word_lower_cmp_c8"/>
<output name="arbdat_word_upper_cmp_c8"/>
<output name="tag_l2d_col_offset_c2"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="906" nStmts="0" nExprs="431" nInputs="33" nOutputs="11" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="43" nOther="432" />
</block>
<block name="l2t_arbdec_dp">
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<input name="snpd_snpq_arbdp_inst_px2"/>
<input name="siq_arbdp_sid_px2"/>
<input name="siq_arbdp_local_px2"/>
<input name="siq_arbdp_rqtyp_px2"/>
<input name="siq_arbdp_tecc_set"/>
<input name="ique_iq_arbdp_inst_px2"/>
<input name="sel_diag_store_data_c7"/>
<input name="misbuf_buf_rd_en"/>
<input name="mbdata_cmp_sel"/>
<input name="l2t_mb2_wdata"/>
<input name="mbdata_fail_bot"/>
<input name="mb_data_read_data"/>
<input name="snpd_ecc_px2"/>
<input name="misbuf_arbdp_ctrue_px2"/>
<input name="misbuf_arb_l2rd_en"/>
<input name="filbuf_arbdp_entry_px2"/>
<input name="filbuf_arbdp_tecc_px2"/>
<input name="csr_l2_steering_tid"/>
<input name="filbuf_arbdp_way_px2"/>
<input name="filbuf_arbdp_state_px2"/>
<input name="arb_mux1_mbsel_px2"/>
<input name="arb_mux1a_snpsel_px2"/>
<input name="arb_mux2_snpsel_px2"/>
<input name="arb_mux3_bufsel_px2"/>
<input name="arb_mux4_c1sel_px2"/>
<input name="scan_in"/>
<input name="l2clk"/>
<input name="arbadr_arbdp_byte_addr_c6"/>
<output name="mbdata_fail"/>
<output name="scan_out"/>
<output name="arbdec_arbdp_inst_c8"/>
<output name="arbdec_snpd_ecc_c8"/>
<output name="arbdec_arbdp_inst_bufidhi_c8"/>
<output name="arbdec_pf_ice_inst_c1"/>
<output name="arbdec_arbdp_inst_way_c1"/>
<output name="arbdec_arbdp_tecc_c1"/>
<output name="arbdec_arbdp_poison_c1"/>
<output name="arbdec_arbdp_inst_mb_entry_c1"/>
<output name="arbdec_arbdp_inst_fb_c1"/>
<output name="arbdec_arbdp_inst_mb_c1"/>
<output name="arbdec_arbdp_evict_c1"/>
<output name="arbdec_arbdp_inst_rqtyp_c1"/>
<output name="arbdec_arbdp_inst_nc_c1"/>
<output name="arbdec_arbdp_inst_size_c1"/>
<output name="arbdec_arbdp_inst_bufidhi_c1"/>
<output name="arbdec_arbdp_inst_bufid1_c1"/>
<output name="arbdec_arbdp_inst_ctrue_c1"/>
<output name="arbdec_arbdp_inst_fb_c2"/>
<output name="arbdec_arbdp_inst_mb_c2"/>
<output name="arbdec_arbdp_rdma_entry_c3"/>
<output name="arbdec_arbdp_rdma_inst_c1"/>
<output name="arbdec_arbdp_inst_rsvd_c1_1"/>
<output name="arbdec_arbdp_rdma_inst_c2"/>
<output name="arbdec_arbdp_inst_dep_c2"/>
<output name="arbdec_arbdp_inst_true_dep_c2"/>
<output name="arbdec_arbdp_inst_way_c2"/>
<output name="arbdec_arbdp_inst_rqtyp_c2"/>
<output name="arbdec_arbdp_inst_bufidlo_c2"/>
<output name="arbdec_arbdp_inst_rqtyp_c6"/>
<output name="arbdec_arbdp_inst_tecc_c2"/>
<output name="arbdec_arbdp_inst_way_c3"/>
<output name="arbdec_arbdp_inst_fb_c3"/>
<output name="arbdec_arbdp_inst_mb_c3"/>
<output name="arbdec_arbdp_inst_tecc_c3"/>
<output name="arbdec_arbdp_inst_nc_c3"/>
<output name="arbdec_arbdp_l1way_c3"/>
<output name="arbdec_arbdp_cpuid_c2"/>
<output name="arbdec_arbdp_cpuid_c5"/>
<output name="arbdec_arbdp_int_bcast_c5"/>
<output name="arbdec_arbdp_inst_l1way_c7"/>
<output name="arbdec_arbdp_inst_size_c7"/>
<output name="st_ack_bmask"/>
<output name="arbdec_arbdp_inst_tid_c7"/>
<output name="arbdec_arbdp_inst_cpuid_c7"/>
<output name="arbdec_arbdp_inst_nc_c7"/>
<output name="arbdec_ctag_c6"/>
<output name="arbdec_size_field_c8"/>
<output name="arbdec_arbdp_inst_siq_c1"/>
<output name="arbdec_arbdp_inst_siq_c2"/>
<output name="arbdec_arbdp_inst_siq_c3"/>
<output name="arbdec_arbdp_inst_siq_c8"/>
<output name="arbdec_arbdp_siq_sid_c1"/>
<output name="arbdec_arbdp_siq_local_c2"/>
<output name="arbdec_arbdp_fb_install_state_c2"/>
<output name="arbdec_arbdp_inst_rqtyp_c3"/>
<output name="arbdec_dbg_vcid_c3"/>
<output name="arbdec_csr_ttype_c6"/>
<output name="arbdec_csr_vcid_c6"/>
<output name="l2t_dbg_xbar_vcid"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="672" nStmts="0" nExprs="260" nInputs="33" nOutputs="61" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="151" nOther="261" />
</block>
<block name="l2t_csr_ctl">
<input name="csreg_report_ldrc_inpkt"/>
<input name="arbdat_csr_inst_wr_data_c8"/>
<input name="csreg_csr_bist_wr_en_c8"/>
<input name="scan_in"/>
<input name="l2clk"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="aclk_wmr"/>
<input name="wmr_protect"/>
<input name="csreg_csr_erren_wr_en_c8"/>
<input name="csreg_csr_erren_wr_en_c9"/>
<input name="csreg_csr_wr_en_c8"/>
<input name="csreg_csr_errstate_wr_en_c8"/>
<input name="csreg_csr_errinj_wr_en_c8"/>
<input name="csreg_csr_errsynd_wr_en_c8"/>
<input name="csreg_l2_cmpr_reg_wr_en_c8"/>
<input name="csreg_l2_mask_reg_wr_en_c8"/>
<input name="arb_inst_vld_c2"/>
<input name="csreg_csr_rd_mux4_sel_c7"/>
<input name="csreg_csr_rd_mux_fnl_c7"/>
<input name="arbdec_csr_ttype_c6"/>
<input name="arbdec_csr_vcid_c6"/>
<input name="arbadr_csr_debug_addr"/>
<input name="csreg_wr_enable_notdata_nddm_vcid_c9"/>
<input name="csreg_csr_rd_mux1_sel_c7"/>
<input name="csreg_csr_rd_mux3_sel_c7"/>
<input name="arbadr_arbdp_csr_addr_c9"/>
<input name="evctag_evict_addr"/>
<input name="arbadr_rdmard_addr_c12"/>
<input name="arb_dir_addr_c9"/>
<input name="tag_scrub_addr_way"/>
<input name="arbadr_data_ecc_idx"/>
<input name="csreg_err_state_in"/>
<input name="csreg_mux1_synd_sel"/>
<input name="csreg_mux2_synd_sel"/>
<input name="csreg_csr_synd_wr_en"/>
<input name="vuads_ecc_synd_c9"/>
<input name="decc_lda_syndrome_c9"/>
<input name="csreg_wr_enable_tid_c9"/>
<input name="csreg_csr_tid_wr_en"/>
<input name="csreg_csr_async_wr_en"/>
<input name="set_async_c9"/>
<input name="error_rw_en"/>
<input name="csreg_mux1_addr_sel"/>
<input name="csreg_mux2_addr_sel"/>
<input name="csreg_csr_addr_wr_en"/>
<input name="arb_dir_wr_en_c4"/>
<input name="oque_tid_c8"/>
<input name="csreg_csr_notdata_wr_en_c8"/>
<input name="csreg_wr_enable_notdata_vcid_c9"/>
<input name="csreg_csr_notdata_vcid_wr_en"/>
<input name="csreg_notdata_err_state_in_rw"/>
<input name="csreg_notdata_err_state_in_mend"/>
<input name="csreg_notdata_err_state_in"/>
<input name="csreg_notdata_diag_wr_en"/>
<input name="csreg_notdata_error_rw_en"/>
<input name="csreg_csr_notdata_addr_wr_en"/>
<input name="csreg_notdata_addr_mux_sel"/>
<input name="csreg_csr_synd_reg_fe_wr_en"/>
<input name="csreg_csr_node_id_wr_en"/>
<input name="csreg_csr_c2c_wr_en"/>
<input name="csreg_csr_err_node_id"/>
<input name="csreg_csr_err_c2c"/>
<input name="csreg_err_synd_in"/>
<input name="csreg_err_synd_in_rw"/>
<output name="scan_out"/>
<output name="csr_filbuf_scrub_ready"/>
<output name="csr_l2_bypass_mode_on"/>
<output name="csr_filbuf_l2off"/>
<output name="csr_tag_l2off"/>
<output name="csr_wbuf_l2off"/>
<output name="csr_misbuf_l2off"/>
<output name="csr_vuad_l2off"/>
<output name="csr_l2_dir_map_on"/>
<output name="csr_l2_steering_tid"/>
<output name="csr_error_nceen"/>
<output name="csr_error_ceen"/>
<output name="csr_wr_dirpinj_en"/>
<output name="csr_oneshot_dir_clear_c3"/>
<output name="csr_3_or_4_way_config"/>
<output name="csr_l2_node_id"/>
<output name="csr_l2_addr_ceiling_mask"/>
<output name="csr_l2_timeout_inc"/>
<output name="csr_l2_dbg_sel_l2t"/>
<output name="csr_l2_pf_drop_en"/>
<output name="csr_l2_miss_config"/>
<output name="csr_rd_data_c8"/>
<output name="csr_error_status_vef"/>
<output name="csr_error_status_veu"/>
<output name="csr_error_status_vec"/>
<output name="csr_report_ldrc"/>
<output name="notdata_higher_priority_err"/>
<output name="l2t_dbg_err_event"/>
<output name="l2t_dbg_pa_match"/>
<output name="csr_error_status_notdata"/>
<output name="shadow_l2erraddr_reg"/>
<output name="shadow_notdata_reg"/>
<output name="shadow_error_status_reg"/>
<complexity cyclo1="2" cyclo2="2" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="1" />
<volume nNodes="859" nStmts="0" nExprs="371" nInputs="67" nOutputs="33" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="116" nOther="372" />
</block>
<block name="l2t_csreg_ctl">
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="arb_csr_wr_en_c7"/>
<input name="arbadr_arbdp_word_addr_c6"/>
<input name="l2clk"/>
<input name="cmp_io_sync_en"/>
<input name="scan_in"/>
<input name="vuaddp_vuad_error_c8"/>
<input name="dirrep_dir_error_c8"/>
<input name="deccck_spcd_corr_err_c8"/>
<input name="deccck_spcd_uncorr_err_c8"/>
<input name="deccck_spcd_notdata_err_c8"/>
<input name="deccck_scrd_corr_err_c8"/>
<input name="deccck_scrd_uncorr_err_c8"/>
<input name="deccck_spcfb_corr_err_c8"/>
<input name="deccck_spcfb_uncorr_err_c8"/>
<input name="deccck_bscd_corr_err_c8"/>
<input name="deccck_bscd_uncorr_err_c8"/>
<input name="deccck_bscd_notdata_err_c8"/>
<input name="tagdp_tag_error_c8"/>
<input name="csr_l2_dir_map_on"/>
<input name="misbuf_vuad_ce_err_c8"/>
<input name="notdata_higher_priority_err"/>
<input name="filbuf_mcu_scb_secc_err_d1"/>
<input name="filbuf_mcu_scb_mecc_err_d1"/>
<input name="filbuf_uncorr_err_c8"/>
<input name="filbuf_corr_err_c8"/>
<input name="filbuf_bsc_corr_err_c12"/>
<input name="filbuf_ld64_fb_hit_c12"/>
<input name="rdmat_ev_uerr_r6"/>
<input name="rdmat_ev_cerr_r6"/>
<input name="rdmat_rdmard_uerr_c12"/>
<input name="rdmat_rdmard_cerr_c12"/>
<input name="rdmat_rdmard_notdata_c12"/>
<input name="csr_error_status_vec"/>
<input name="csr_error_status_veu"/>
<input name="csr_error_status_vef"/>
<input name="csr_error_status_notdata"/>
<input name="csr_l2_bypass_mode_on"/>
<input name="arb_store_err_c8"/>
<input name="oqu_str_ld_hit_c7"/>
<input name="filbuf_csr_err_c2c"/>
<input name="filbuf_csr_err_node_id"/>
<input name="filbuf_csr_frack_perr"/>
<input name="filbuf_csr_fsr_perr"/>
<input name="filbuf_csr_fdr_perr"/>
<input name="filbuf_csr_timeout"/>
<input name="filbuf_csr_invalid_pckt"/>
<input name="filbuf_csr_err_sid"/>
<input name="filbuf_csr_frack_rcvd"/>
<input name="filbuf_csr_fsr_rcvd"/>
<input name="filbuf_csr_sidr_rcvd"/>
<input name="filbuf_csr_fdr_rcvd"/>
<input name="filbuf_csr_mef"/>
<input name="wbuf_csr_frack_perr"/>
<input name="wbuf_csr_fsr_perr"/>
<input name="wbuf_csr_timeout"/>
<input name="wbuf_csr_invalid_pckt"/>
<input name="wbuf_csr_err_sid"/>
<input name="wbuf_csr_frack_rcvd"/>
<input name="wbuf_csr_mef"/>
<input name="siq_rqtyp_perr"/>
<input name="siq_csr_perr_sid"/>
<input name="csr_l2_node_id"/>
<input name="evctag_latched_cob_data"/>
<input name="evctag_latched_wb_cancel"/>
<input name="arb_fill_vld_c2"/>
<output name="csreg_tagdp_l2_dir_map_on"/>
<output name="csreg_misbuf_l2_dir_map_on"/>
<output name="csreg_filbuf_l2_dir_map_on"/>
<output name="csreg_wr_enable_notdata_nddm_vcid_c9"/>
<output name="scan_out"/>
<output name="csreg_csr_wr_en_c8"/>
<output name="csreg_csr_erren_wr_en_c8"/>
<output name="csreg_csr_erren_wr_en_c9"/>
<output name="csreg_csr_errstate_wr_en_c8"/>
<output name="csreg_csr_errinj_wr_en_c8"/>
<output name="csreg_csr_errsynd_wr_en_c8"/>
<output name="csreg_csr_notdata_wr_en_c8"/>
<output name="csreg_err_state_in"/>
<output name="csreg_err_synd_in_rw"/>
<output name="csreg_err_synd_in"/>
<output name="csreg_csr_synd_wr_en"/>
<output name="csreg_mux1_synd_sel"/>
<output name="csreg_mux2_synd_sel"/>
<output name="csreg_wr_enable_tid_c9"/>
<output name="csreg_csr_tid_wr_en"/>
<output name="csreg_csr_async_wr_en"/>
<output name="csreg_wr_enable_notdata_vcid_c9"/>
<output name="csreg_csr_notdata_vcid_wr_en"/>
<output name="csreg_notdata_err_state_in_rw"/>
<output name="csreg_notdata_err_state_in_mend"/>
<output name="csreg_notdata_err_state_in"/>
<output name="set_async_c9"/>
<output name="error_rw_en"/>
<output name="diag_wr_en"/>
<output name="csreg_notdata_diag_wr_en"/>
<output name="csreg_report_ldrc_inpkt"/>
<output name="csreg_mux1_addr_sel"/>
<output name="csreg_mux2_addr_sel"/>
<output name="csreg_csr_addr_wr_en"/>
<output name="csreg_csr_notdata_addr_wr_en"/>
<output name="csreg_notdata_addr_mux_sel"/>
<output name="csreg_notdata_error_rw_en"/>
<output name="csreg_csr_rd_mux1_sel_c7"/>
<output name="csreg_csr_rd_mux3_sel_c7"/>
<output name="l2t_rst_fatal_error"/>
<output name="csreg_csr_bist_wr_en_c8"/>
<output name="csreg_l2_cmpr_reg_wr_en_c8"/>
<output name="csreg_l2_mask_reg_wr_en_c8"/>
<output name="csreg_csr_rd_mux4_sel_c7"/>
<output name="csreg_csr_rd_mux_fnl_c7"/>
<output name="csreg_csr_synd_reg_fe_wr_en"/>
<output name="csreg_csr_node_id_wr_en"/>
<output name="csreg_csr_c2c_wr_en"/>
<output name="csreg_csr_err_node_id"/>
<output name="csreg_csr_err_c2c"/>
<complexity cyclo1="7" cyclo2="7" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="6" />
<volume nNodes="955" nStmts="0" nExprs="353" nInputs="69" nOutputs="50" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="248" nOther="354" />
</block>
<block name="l2t_dbg_dp">
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<input name="arbadr_arbdp_dbg_addr_c3"/>
<input name="arb_dbg_inst_c3"/>
<input name="arbdec_dbg_vcid_c3"/>
<input name="arb_dbg_inst_vld_c3"/>
<input name="csr_l2_dbg_sel_l2t"/>
<input name="dbg_l2t_dbgbus_in"/>
<output name="scan_out"/>
<output name="l2t_dbg_dbgbus_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="38" nStmts="0" nExprs="15" nInputs="13" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="7" nOther="16" />
</block>
<block name="l2t_deccck_ctl">
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tag_deccck_addr3_c7"/>
<input name="arb_inst_l2data_vld_c6"/>
<input name="tag_data_ecc_active_c3"/>
<input name="bist_data_enable_c1"/>
<input name="bist_data_waddr_c1"/>
<input name="arbadr_arbdp_addr22_c7"/>
<input name="arbadr_arbdp_waddr_c6"/>
<input name="deccck_uncorr_err_c8"/>
<input name="deccck_corr_err_c8"/>
<input name="deccck_notdata_err_c8"/>
<input name="deccdp_decck_uncorr_err_c7"/>
<input name="deccdp_decck_corr_err_c7"/>
<input name="tag_spc_rd_vld_c6"/>
<input name="tag_bsc_rd_vld_c7"/>
<input name="tag_scrub_rd_vld_c7"/>
<input name="filbuf_spc_corr_err_c6"/>
<input name="filbuf_spc_uncorr_err_c6"/>
<input name="filbuf_spc_rd_vld_c6"/>
<input name="arbadr_arbdp_line_addr_c6"/>
<input name="l2clk"/>
<input name="scan_in"/>
<output name="deccck_bscd_corr_err_c8"/>
<output name="deccck_bscd_uncorr_err_c8"/>
<output name="deccck_bscd_notdata_err_c8"/>
<output name="deccck_spcd_corr_err_c8"/>
<output name="deccck_spcd_uncorr_err_c8"/>
<output name="deccck_spcd_notdata_err_c8"/>
<output name="deccck_scrd_corr_err_c8"/>
<output name="deccck_scrd_uncorr_err_c8"/>
<output name="deccck_spcfb_corr_err_c8"/>
<output name="deccck_spcfb_uncorr_err_c8"/>
<output name="deccck_dword_sel_c7"/>
<output name="deccck_muxsel_diag_out_c7"/>
<output name="arbadr_arbdp_line_addr_c7"/>
<output name="scan_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="352" nStmts="0" nExprs="146" nInputs="25" nOutputs="14" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="59" nOther="147" />
</block>
<block name="l2t_decc_dp">
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<input name="deccck_dword_sel_c7"/>
<input name="deccck_muxsel_diag_out_c7"/>
<input name="oqu_l2_miss_c7"/>
<input name="oqu_uerr_ack_c7"/>
<input name="oqu_cerr_ack_c7"/>
<input name="oqu_imiss_hit_c8"/>
<input name="filbuf_spc_corr_err_c6"/>
<input name="filbuf_spc_rd_vld_c6"/>
<input name="filbuf_spc_uncorr_err_c6"/>
<input name="tag_spc_rd_vld_c6"/>
<input name="csr_error_ceen"/>
<input name="csr_error_nceen"/>
<input name="l2d_l2t_decc_c6"/>
<input name="l2clk"/>
<input name="tcu_muxtest"/>
<input name="tcu_dectest"/>
<input name="scan_in"/>
<input name="mbist_write_data"/>
<input name="mbist_l2d_write"/>
<input name="tagd_evict_tag_c3"/>
<input name="tcu_l2t_tag_or_data_sel"/>
<output name="decc_ret_data_c7"/>
<output name="decc_arbdp_data_c8"/>
<output name="decc_ret_diag_data_c7"/>
<output name="decc_lda_syndrome_c9"/>
<output name="rtn_err_field_c7"/>
<output name="mbist_dmo_data_out"/>
<output name="deccck_uncorr_err_c8"/>
<output name="deccck_corr_err_c8"/>
<output name="deccck_notdata_err_c8"/>
<output name="deccdp_decck_uncorr_err_c7"/>
<output name="deccdp_decck_corr_err_c7"/>
<output name="scan_out"/>
<output name="mbist_l2data_fail"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="606" nStmts="0" nExprs="286" nInputs="26" nOutputs="13" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="33" nOther="287" />
</block>
<block name="l2t_dirbuf_ctl">
<input name="rd_en_c4"/>
<input name="wr_en_c4"/>
<input name="dir_inval_mask_c4"/>
<input name="rw_row_en_c4"/>
<input name="rw_panel_en_c4"/>
<input name="dir_rw_entry_c4"/>
<input name="lkup_row_en_c4"/>
<input name="lkup_panel_en_c4"/>
<input name="lkup_wr_data_c4"/>
<input name="dir_clear_c4"/>
<input name="ic_dc_dir"/>
<input name="arbadr_arbdp_addr4_c4"/>
<input name="arb_force_hit_c4"/>
<input name="addr_index_bit5"/>
<input name="l2t_mb0_run"/>
<input name="l2t_mb0_mask"/>
<input name="l2t_mb0_addr"/>
<input name="l2t_mb0_row_panel_en"/>
<input name="l2t_mb0_row_row_en"/>
<input name="l2t_mb0_row_lookup_en"/>
<input name="l2t_mb0_lookup_wdata"/>
<input name="l2t_mb0_row_wr_en"/>
<input name="l2t_mb0_row_rd_en"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="aclk"/>
<input name="bclk"/>
<output name="scan_out"/>
<output name="dirlbf_force_hit_c4"/>
<output name="dirlbf_lkup_en_c4_buf"/>
<output name="dirlbf_inval_mask_c4_buf"/>
<output name="dirlbf_rw_dec_c4_buf"/>
<output name="dirlbf_rd_en_c4_buf"/>
<output name="dirlbf_wr_en_c4_buf"/>
<output name="dirlbf_rw_entry_c4_buf"/>
<output name="dirlbf_lkup_wr_data_c4_buf"/>
<output name="dirlbf_dir_clear_c4_buf"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="108" nStmts="0" nExprs="45" nInputs="27" nOutputs="10" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="17" nOther="46" />
</block>
<block name="l2t_dir_ctl">
<input name="aclk"/>
<input name="bclk"/>
<input name="dirlbf_lkup_en_c4_buf"/>
<input name="dirlbf_inval_mask_c4_buf"/>
<input name="dirlbf_rw_dec_c4_buf"/>
<input name="dirlbf_rd_en_c4_buf"/>
<input name="dirlbf_wr_en_c4_buf"/>
<input name="dirlbf_rw_entry_c4_buf"/>
<input name="dirlbf_dir_clear_c4_buf"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="l2t_mb0_run"/>
<output name="scan_out"/>
<output name="dir_rd_data_en_c4"/>
<output name="dir_wr_data_en_c4"/>
<output name="dir_cam_en_c4"/>
<output name="dir_rw_entry_c4"/>
<output name="dir_inval_mask_c4"/>
<output name="dir_warm_rst_c4"/>
<output name="select_panel0"/>
<output name="select_panel1"/>
<output name="select_panel2"/>
<output name="select_panel3"/>
<complexity cyclo1="2" cyclo2="2" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="1" />
<volume nNodes="50" nStmts="0" nExprs="18" nInputs="12" nOutputs="11" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="13" nOther="19" />
</block>
<block name="l2t_dirin_dp">
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<input name="rd_data1_out_c5"/>
<input name="rd_data2_out_c5"/>
<input name="rd_enable1_c5"/>
<input name="l2clk"/>
<input name="scan_in"/>
<output name="dirin_rddata_out_c52"/>
<output name="scan_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="57" nStmts="0" nExprs="24" nInputs="10" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="8" nOther="25" />
</block>
<block name="l2t_dirlbf_dp">
<input name="rd_en_c4"/>
<input name="wr_en_c4"/>
<input name="dir_inval_mask_c4"/>
<input name="rw_row_en_c4"/>
<input name="rw_panel_en_c4"/>
<input name="dir_rw_entry_c4"/>
<input name="lkup_row_en_c4"/>
<input name="lkup_panel_en_c4"/>
<input name="lkup_wr_data_c4"/>
<input name="dir_clear_c4"/>
<input name="ic_dc_dir"/>
<input name="arbadr_arbdp_addr4_c4"/>
<input name="arb_force_hit_c4"/>
<input name="addr_index_bit5"/>
<input name="l2t_mb0_run"/>
<input name="l2t_mb0_mask"/>
<input name="l2t_mb0_addr"/>
<input name="l2t_mb0_row_panel_en"/>
<input name="l2t_mb0_row_row_en"/>
<input name="l2t_mb0_row_lookup_en"/>
<input name="l2t_mb0_lookup_wdata"/>
<input name="l2t_mb0_row_wr_en"/>
<input name="l2t_mb0_row_rd_en"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<output name="scan_out"/>
<output name="dirlbf_force_hit_c4"/>
<output name="dirlbf_lkup_en_c4_buf"/>
<output name="dirlbf_inval_mask_c4_buf"/>
<output name="dirlbf_rw_dec_c4_buf"/>
<output name="dirlbf_rd_en_c4_buf"/>
<output name="dirlbf_wr_en_c4_buf"/>
<output name="dirlbf_rw_entry_c4_buf"/>
<output name="dirlbf_lkup_wr_data_c4_buf"/>
<output name="dirlbf_dir_clear_c4_buf"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="174" nStmts="0" nExprs="83" nInputs="30" nOutputs="10" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="7" nOther="84" />
</block>
<block name="l2t_dirout_dp">
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<input name="rddata_out_c52_top"/>
<input name="rddata_out_c52_bottom"/>
<input name="rd_data_sel_c52_top"/>
<input name="rd_data_sel_c52_bottom"/>
<input name="parity_vld_in"/>
<input name="mbist_read_data_pick_top"/>
<input name="mbist_read_data_pick_bottom"/>
<input name="mbist_lkup_wrdata"/>
<input name="l2t_mb0_run"/>
<input name="mbist_dc_ic_read_en"/>
<input name="l2clk"/>
<input name="scan_in"/>
<output name="dirout_parity_vld_out"/>
<output name="cam_read_fail"/>
<output name="scan_out"/>
<output name="dirout_parity_vld"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="174" nStmts="0" nExprs="80" nInputs="17" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="13" nOther="81" />
</block>
<block name="l2t_dirrep_ctl">
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="ic_parity_out"/>
<input name="dc_parity_out"/>
<input name="arbadr_arbdp_addr5to4_c3"/>
<input name="arb_inval_inst_vld_c3"/>
<input name="arb_dc_ic_rd_bit_4"/>
<input name="arbadr_arbdp_dir_wr_par_c3"/>
<input name="arb_dir_vld_c3_l"/>
<input name="arb_ic_rd_en_c3"/>
<input name="arb_dc_rd_en_c3"/>
<input name="arb_ic_wr_en_c3"/>
<input name="arb_dc_wr_en_c3"/>
<input name="arb_dir_panel_dcd_c3"/>
<input name="arb_dir_panel_icd_c3"/>
<input name="arb_lkup_bank_ena_dcd_c3"/>
<input name="arb_lkup_bank_ena_icd_c3"/>
<input name="arb_inval_mask_dcd_c3"/>
<input name="arb_inval_mask_icd_c3"/>
<input name="arb_wr_dc_dir_entry_c3"/>
<input name="arb_wr_ic_dir_entry_c3"/>
<input name="tagd_lkup_row_addr_dcd_c3"/>
<input name="tagd_lkup_row_addr_icd_c3"/>
<input name="arb_ic_inval_vld_c7"/>
<input name="csr_oneshot_dir_clear_c3"/>
<input name="por_l"/>
<input name="l2t_mb0_run"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="misbuf_hit_wake_up_siq_entry_c3"/>
<input name="arb_evict_c3"/>
<output name="dirrep_dir_wr_par_c4"/>
<output name="dirrep_dir_vld_c4_l"/>
<output name="dirrep_dc_rd_en_c4"/>
<output name="dirrep_dc_wr_en_c4"/>
<output name="dirrep_inval_mask_dcd_c4"/>
<output name="dirrep_dc_rdwr_row_en_c4"/>
<output name="dirrep_dc_rdwr_panel_dec_c4"/>
<output name="dirrep_dc_lkup_row_dec_c4"/>
<output name="dirrep_dc_lkup_panel_dec_c4"/>
<output name="dirrep_wr_dc_dir_entry_c4"/>
<output name="dirrep_dc_dir_clear_c4"/>
<output name="dirrep_ic_rd_en_c4"/>
<output name="dirrep_ic_wr_en_c4"/>
<output name="dirrep_inval_mask_icd_c4"/>
<output name="dirrep_ic_rdwr_row_en_c4"/>
<output name="dirrep_ic_rdwr_panel_dec_c4"/>
<output name="dirrep_ic_lkup_row_dec_c4"/>
<output name="dirrep_ic_lkup_panel_dec_c4"/>
<output name="dirrep_wr_ic_dir_entry_c4"/>
<output name="dirrep_ic_dir_clear_c4"/>
<output name="dirrep_dir_error_c8"/>
<output name="scan_out"/>
<output name="arbadr_arbdp_addr4_c4"/>
<output name="arbadr_arbdp_dc_addr4_c4"/>
<output name="arbadr_arbdp_ic_addr4_c4"/>
<output name="arbadr_arbdp_index_ic_addr4_c4"/>
<output name="arbadr_arbdp_index_dc_addr4_c4"/>
<complexity cyclo1="3" cyclo2="3" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="2" />
<volume nNodes="328" nStmts="0" nExprs="130" nInputs="33" nOutputs="27" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="67" nOther="131" />
</block>
<block name="l2t_dirtop_ctl">
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="arb_force_hit_c4"/>
<input name="l2t_mb0_run"/>
<input name="l2t_mb0_mask"/>
<input name="l2t_mb0_addr"/>
<input name="l2t_mb0_row_panel_en"/>
<input name="l2t_mb0_row_row_en"/>
<input name="l2t_mb0_row_lookup_en"/>
<input name="l2t_mb0_lookup_wdata"/>
<input name="l2t_mb0_row_wr_en"/>
<input name="l2t_mb0_row_rd_en"/>
<input name="ic_dc_dir"/>
<input name="arbadr_arbdp_addr4_c4"/>
<input name="dirrep_rd_en_c4"/>
<input name="dirrep_wr_en_c4"/>
<input name="addr_index_bit5"/>
<input name="dirrep_inval_mask_c4"/>
<input name="dirrep_rdwr_row_en_c4"/>
<input name="dirrep_lkup_row_dec_c4"/>
<input name="dirrep_lkup_panel_dec_c4"/>
<input name="dirrep_rdwr_panel_dec_c4"/>
<input name="dirrep_rw_entry_c4"/>
<input name="lkup_wr_data_c4"/>
<input name="dir_clear_c4"/>
<output name="scan_out"/>
<output name="dir_rd_data_en_c4"/>
<output name="dir_wr_data_en_c4"/>
<output name="dir_cam_en_c4"/>
<output name="dir_rw_entry_c4"/>
<output name="dir_inval_mask_c4"/>
<output name="dir_warm_rst_c4"/>
<output name="dirlbf_lkup_wr_data_c4_buf"/>
<output name="dirlbf_force_hit_c4"/>
<output name="select_panel0"/>
<output name="select_panel1"/>
<output name="select_panel2"/>
<output name="select_panel3"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="133" nStmts="0" nExprs="62" nInputs="29" nOutputs="13" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="8" nOther="63" />
</block>
<block name="l2t_prbnk1_ctl">
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<input name="arbadr_ncu_l2t_pm_n_dist"/>
<input name="arbadr_2bnk_true_enbld_dist"/>
<input name="arbadr_4bnk_true_enbld_dist"/>
<input name="io_cmp_sync_en"/>
<input name="ncu_spc0_core_enable_status"/>
<input name="ncu_spc1_core_enable_status"/>
<input name="ncu_spc2_core_enable_status"/>
<input name="ncu_spc3_core_enable_status"/>
<input name="ncu_spc4_core_enable_status"/>
<input name="ncu_spc5_core_enable_status"/>
<input name="ncu_spc6_core_enable_status"/>
<input name="ncu_spc7_core_enable_status"/>
<input name="ic_cam_hit"/>
<input name="dc_cam_hit"/>
<input name="oqu_sel_mux1_c6"/>
<input name="oqu_sel_mux2_c6"/>
<input name="oqu_sel_mux3_c6"/>
<input name="oqu_mux_vec_sel_c6"/>
<input name="sel_st_ack_c7"/>
<input name="st_ack_bmask"/>
<input name="arbadr_dirvec_addr3_c7"/>
<input name="arbadr_arbdp_line_addr_c7"/>
<input name="l2clk"/>
<input name="mb0_l2t_cambist"/>
<input name="dc_cam_hit"/>
<input name="dc_cam_hit"/>
<input name="ic_cam_hit"/>
<input name="arbadr_ncu_l2t_pm_n"/>
<input name="arb_dirvec_cpu0_selbot"/>
<input name="arb_dirvec_cpu1_selbot"/>
<input name="arb_dirvec_cpu2_selbot"/>
<input name="arb_dirvec_cpu3_selbot"/>
<input name="arb_dirvec_cpu4_selbot"/>
<input name="arb_dirvec_cpu5_selbot"/>
<input name="arb_dirvec_cpu6_selbot"/>
<input name="arb_dirvec_cpu7_selbot"/>
<input name="arb_dirvec_cpu1_seltop"/>
<input name="arb_dirvec_cpu2_seltop"/>
<input name="arb_dirvec_cpu3_seltop"/>
<input name="arb_dirvec_cpu4_seltop"/>
<input name="arb_dirvec_cpu5_seltop"/>
<input name="arb_dirvec_cpu6_seltop"/>
<input name="arb_dirvec_cpu7_seltop"/>
<input name="arb_dirvec_cpu0_sel00"/>
<input name="arb_dirvec_cpu1_sel00"/>
<input name="arb_dirvec_cpu1_sel01"/>
<input name="arb_dirvec_cpu2_sel00"/>
<input name="arb_dirvec_cpu2_sel01"/>
<input name="arb_dirvec_cpu2_sel10"/>
<input name="arb_dirvec_cpu3_sel00"/>
<input name="arb_dirvec_cpu3_sel01"/>
<input name="arb_dirvec_cpu3_sel10"/>
<input name="arb_dirvec_cpu3_sel11"/>
<input name="arb_dirvec_cpu4_sel00"/>
<input name="arb_dirvec_cpu4_sel01"/>
<input name="arb_dirvec_cpu4_sel10"/>
<input name="arb_dirvec_cpu4_sel11"/>
<input name="arb_dirvec_cpu5_sel00"/>
<input name="arb_dirvec_cpu5_sel01"/>
<input name="arb_dirvec_cpu5_sel10"/>
<input name="arb_dirvec_cpu5_sel11"/>
<input name="arb_dirvec_cpu6_sel00"/>
<input name="arb_dirvec_cpu6_sel01"/>
<input name="arb_dirvec_cpu6_sel10"/>
<input name="arb_dirvec_cpu6_sel11"/>
<input name="arb_dirvec_cpu7_sel00"/>
<input name="arb_dirvec_cpu7_sel01"/>
<input name="arb_dirvec_cpu7_sel10"/>
<input name="arb_dirvec_cpu7_sel11"/>
<input name="enc_c_vec0"/>
<input name="enc_c_vec1"/>
<input name="enc_c_vec2"/>
<input name="enc_c_vec3"/>
<input name="enc_c_vec4"/>
<input name="enc_c_vec5"/>
<input name="enc_c_vec6"/>
<input name="enc_c_vec7"/>
<input name="arbadr_ncu_l2t_pm_n"/>
<input name="arb_dirvec_cpu0_selbot"/>
<input name="arb_dirvec_cpu1_selbot"/>
<input name="arb_dirvec_cpu2_selbot"/>
<input name="arb_dirvec_cpu3_selbot"/>
<input name="arb_dirvec_cpu4_selbot"/>
<input name="arb_dirvec_cpu5_selbot"/>
<input name="arb_dirvec_cpu6_selbot"/>
<input name="arb_dirvec_cpu7_selbot"/>
<input name="arb_dirvec_cpu1_seltop"/>
<input name="arb_dirvec_cpu2_seltop"/>
<input name="arb_dirvec_cpu3_seltop"/>
<input name="arb_dirvec_cpu4_seltop"/>
<input name="arb_dirvec_cpu5_seltop"/>
<input name="arb_dirvec_cpu6_seltop"/>
<input name="arb_dirvec_cpu7_seltop"/>
<input name="arb_dirvec_cpu0_sel00"/>
<input name="arb_dirvec_cpu1_sel00"/>
<input name="arb_dirvec_cpu1_sel01"/>
<input name="arb_dirvec_cpu2_sel00"/>
<input name="arb_dirvec_cpu2_sel01"/>
<input name="arb_dirvec_cpu2_sel10"/>
<input name="arb_dirvec_cpu3_sel00"/>
<input name="arb_dirvec_cpu3_sel01"/>
<input name="arb_dirvec_cpu3_sel10"/>
<input name="arb_dirvec_cpu3_sel11"/>
<input name="arb_dirvec_cpu4_sel00"/>
<input name="arb_dirvec_cpu4_sel01"/>
<input name="arb_dirvec_cpu4_sel10"/>
<input name="arb_dirvec_cpu4_sel11"/>
<input name="arb_dirvec_cpu5_sel00"/>
<input name="arb_dirvec_cpu5_sel01"/>
<input name="arb_dirvec_cpu5_sel10"/>
<input name="arb_dirvec_cpu5_sel11"/>
<input name="arb_dirvec_cpu6_sel00"/>
<input name="arb_dirvec_cpu6_sel01"/>
<input name="arb_dirvec_cpu6_sel10"/>
<input name="arb_dirvec_cpu6_sel11"/>
<input name="arb_dirvec_cpu7_sel00"/>
<input name="arb_dirvec_cpu7_sel01"/>
<input name="arb_dirvec_cpu7_sel10"/>
<input name="arb_dirvec_cpu7_sel11"/>
<input name="enc_c_vec0"/>
<input name="enc_c_vec1"/>
<input name="enc_c_vec2"/>
<input name="enc_c_vec3"/>
<input name="enc_c_vec4"/>
<input name="enc_c_vec5"/>
<input name="enc_c_vec6"/>
<input name="enc_c_vec7"/>
<output name="dirvec_dirdp_req_vec_c6"/>
<output name="dirvec_dirdp_way_info_c7"/>
<output name="dirvec_dirdp_inval_pckt_c7"/>
<output name="scan_out"/>
<output name="ic_cam_fail"/>
<output name="dc_cam_fail"/>
<output name="way_way_vld"/>
<output name="enc_dc_way"/>
<output name="dc_dir_hit"/>
<output name="enc_vec"/>
<output name="way_way_vld_c6"/>
<output name="enc_c_vec0_fnl"/>
<output name="enc_c_vec1_fnl"/>
<output name="enc_c_vec2_fnl"/>
<output name="enc_c_vec3_fnl"/>
<output name="enc_c_vec4_fnl"/>
<output name="enc_c_vec5_fnl"/>
<output name="enc_c_vec6_fnl"/>
<output name="enc_c_vec7_fnl"/>
<output name="enc_c_vec0_fnl"/>
<output name="enc_c_vec1_fnl"/>
<output name="enc_c_vec2_fnl"/>
<output name="enc_c_vec3_fnl"/>
<output name="enc_c_vec4_fnl"/>
<output name="enc_c_vec5_fnl"/>
<output name="enc_c_vec6_fnl"/>
<output name="enc_c_vec7_fnl"/>
<complexity cyclo1="24" cyclo2="9" nCaseStmts="4" nCaseItems="19" nLoops="0" nIfStmts="4" />
<volume nNodes="1416" nStmts="4" nExprs="537" nInputs="133" nOutputs="27" nParams="0" nAlwaysClocks="23" nBAssign="19" nNBAssign="0" nWAssign="284" nOther="549" />
</block>
<block name="l2t_prbnk1_dp">
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<input name="tcu_muxtest"/>
<input name="arbadr_ncu_l2t_pm_n"/>
<input name="arbadr_4bnk_true_enbld"/>
<input name="arbadr_2bnk_true_enbld"/>
<input name="arb_dirvec_cpu0_sel00"/>
<input name="arb_dirvec_cpu0_selbot"/>
<input name="arb_dirvec_cpu1_sel00"/>
<input name="arb_dirvec_cpu1_sel01"/>
<input name="arb_dirvec_cpu1_selbot"/>
<input name="arb_dirvec_cpu1_seltop"/>
<input name="arb_dirvec_cpu2_sel00"/>
<input name="arb_dirvec_cpu2_sel01"/>
<input name="arb_dirvec_cpu2_sel10"/>
<input name="arb_dirvec_cpu2_selbot"/>
<input name="arb_dirvec_cpu2_seltop"/>
<input name="arb_dirvec_cpu3_sel00"/>
<input name="arb_dirvec_cpu3_sel01"/>
<input name="arb_dirvec_cpu3_sel10"/>
<input name="arb_dirvec_cpu3_sel11"/>
<input name="arb_dirvec_cpu3_selbot"/>
<input name="arb_dirvec_cpu3_seltop"/>
<input name="arb_dirvec_cpu4_sel00"/>
<input name="arb_dirvec_cpu4_sel01"/>
<input name="arb_dirvec_cpu4_sel10"/>
<input name="arb_dirvec_cpu4_sel11"/>
<input name="arb_dirvec_cpu4_selbot"/>
<input name="arb_dirvec_cpu4_seltop"/>
<input name="arb_dirvec_cpu5_sel00"/>
<input name="arb_dirvec_cpu5_sel01"/>
<input name="arb_dirvec_cpu5_sel10"/>
<input name="arb_dirvec_cpu5_sel11"/>
<input name="arb_dirvec_cpu5_selbot"/>
<input name="arb_dirvec_cpu5_seltop"/>
<input name="arb_dirvec_cpu6_sel00"/>
<input name="arb_dirvec_cpu6_sel01"/>
<input name="arb_dirvec_cpu6_sel10"/>
<input name="arb_dirvec_cpu6_sel11"/>
<input name="arb_dirvec_cpu6_selbot"/>
<input name="arb_dirvec_cpu6_seltop"/>
<input name="arb_dirvec_cpu7_sel00"/>
<input name="arb_dirvec_cpu7_sel01"/>
<input name="arb_dirvec_cpu7_sel10"/>
<input name="arb_dirvec_cpu7_sel11"/>
<input name="arb_dirvec_cpu7_selbot"/>
<input name="arb_dirvec_cpu7_seltop"/>
<input name="ic_cam_hit"/>
<input name="dc_cam_hit"/>
<input name="oqu_sel_mux1_c6"/>
<input name="oqu_sel_mux2_c6"/>
<input name="oqu_sel_mux3_c6"/>
<input name="oqu_mux_vec_sel_c6"/>
<input name="sel_st_ack_c7"/>
<input name="st_ack_bmask"/>
<input name="st_ack_data"/>
<input name="arbadr_dirvec_addr3_c7"/>
<input name="arbadr_arbdp_line_addr_c7"/>
<input name="l2clk"/>
<input name="dc_cam_hit"/>
<input name="dc_cam_hit"/>
<input name="ic_cam_hit"/>
<input name="arbadr_ncu_l2t_pm_n"/>
<input name="arb_dirvec_cpu0_selbot"/>
<input name="arb_dirvec_cpu1_selbot"/>
<input name="arb_dirvec_cpu2_selbot"/>
<input name="arb_dirvec_cpu3_selbot"/>
<input name="arb_dirvec_cpu4_selbot"/>
<input name="arb_dirvec_cpu5_selbot"/>
<input name="arb_dirvec_cpu6_selbot"/>
<input name="arb_dirvec_cpu7_selbot"/>
<input name="arb_dirvec_cpu1_seltop"/>
<input name="arb_dirvec_cpu2_seltop"/>
<input name="arb_dirvec_cpu3_seltop"/>
<input name="arb_dirvec_cpu4_seltop"/>
<input name="arb_dirvec_cpu5_seltop"/>
<input name="arb_dirvec_cpu6_seltop"/>
<input name="arb_dirvec_cpu7_seltop"/>
<input name="arb_dirvec_cpu0_sel00"/>
<input name="arb_dirvec_cpu1_sel00"/>
<input name="arb_dirvec_cpu1_sel01"/>
<input name="arb_dirvec_cpu2_sel00"/>
<input name="arb_dirvec_cpu2_sel01"/>
<input name="arb_dirvec_cpu2_sel10"/>
<input name="arb_dirvec_cpu3_sel00"/>
<input name="arb_dirvec_cpu3_sel01"/>
<input name="arb_dirvec_cpu3_sel10"/>
<input name="arb_dirvec_cpu3_sel11"/>
<input name="arb_dirvec_cpu4_sel00"/>
<input name="arb_dirvec_cpu4_sel01"/>
<input name="arb_dirvec_cpu4_sel10"/>
<input name="arb_dirvec_cpu4_sel11"/>
<input name="arb_dirvec_cpu5_sel00"/>
<input name="arb_dirvec_cpu5_sel01"/>
<input name="arb_dirvec_cpu5_sel10"/>
<input name="arb_dirvec_cpu5_sel11"/>
<input name="arb_dirvec_cpu6_sel00"/>
<input name="arb_dirvec_cpu6_sel01"/>
<input name="arb_dirvec_cpu6_sel10"/>
<input name="arb_dirvec_cpu6_sel11"/>
<input name="arb_dirvec_cpu7_sel00"/>
<input name="arb_dirvec_cpu7_sel01"/>
<input name="arb_dirvec_cpu7_sel10"/>
<input name="arb_dirvec_cpu7_sel11"/>
<input name="enc_c_vec0"/>
<input name="enc_c_vec1"/>
<input name="enc_c_vec2"/>
<input name="enc_c_vec3"/>
<input name="enc_c_vec4"/>
<input name="enc_c_vec5"/>
<input name="enc_c_vec6"/>
<input name="enc_c_vec7"/>
<input name="arbadr_ncu_l2t_pm_n"/>
<input name="arb_dirvec_cpu0_selbot"/>
<input name="arb_dirvec_cpu1_selbot"/>
<input name="arb_dirvec_cpu2_selbot"/>
<input name="arb_dirvec_cpu3_selbot"/>
<input name="arb_dirvec_cpu4_selbot"/>
<input name="arb_dirvec_cpu5_selbot"/>
<input name="arb_dirvec_cpu6_selbot"/>
<input name="arb_dirvec_cpu7_selbot"/>
<input name="arb_dirvec_cpu1_seltop"/>
<input name="arb_dirvec_cpu2_seltop"/>
<input name="arb_dirvec_cpu3_seltop"/>
<input name="arb_dirvec_cpu4_seltop"/>
<input name="arb_dirvec_cpu5_seltop"/>
<input name="arb_dirvec_cpu6_seltop"/>
<input name="arb_dirvec_cpu7_seltop"/>
<input name="arb_dirvec_cpu0_sel00"/>
<input name="arb_dirvec_cpu1_sel00"/>
<input name="arb_dirvec_cpu1_sel01"/>
<input name="arb_dirvec_cpu2_sel00"/>
<input name="arb_dirvec_cpu2_sel01"/>
<input name="arb_dirvec_cpu2_sel10"/>
<input name="arb_dirvec_cpu3_sel00"/>
<input name="arb_dirvec_cpu3_sel01"/>
<input name="arb_dirvec_cpu3_sel10"/>
<input name="arb_dirvec_cpu3_sel11"/>
<input name="arb_dirvec_cpu4_sel00"/>
<input name="arb_dirvec_cpu4_sel01"/>
<input name="arb_dirvec_cpu4_sel10"/>
<input name="arb_dirvec_cpu4_sel11"/>
<input name="arb_dirvec_cpu5_sel00"/>
<input name="arb_dirvec_cpu5_sel01"/>
<input name="arb_dirvec_cpu5_sel10"/>
<input name="arb_dirvec_cpu5_sel11"/>
<input name="arb_dirvec_cpu6_sel00"/>
<input name="arb_dirvec_cpu6_sel01"/>
<input name="arb_dirvec_cpu6_sel10"/>
<input name="arb_dirvec_cpu6_sel11"/>
<input name="arb_dirvec_cpu7_sel00"/>
<input name="arb_dirvec_cpu7_sel01"/>
<input name="arb_dirvec_cpu7_sel10"/>
<input name="arb_dirvec_cpu7_sel11"/>
<input name="enc_c_vec0"/>
<input name="enc_c_vec1"/>
<input name="enc_c_vec2"/>
<input name="enc_c_vec3"/>
<input name="enc_c_vec4"/>
<input name="enc_c_vec5"/>
<input name="enc_c_vec6"/>
<input name="enc_c_vec7"/>
<output name="dirvec_dirdp_req_vec_c6"/>
<output name="dirvec_dirdp_way_info_c7"/>
<output name="dirvec_dirdp_inval_pckt_c7"/>
<output name="scan_out"/>
<output name="way_way_vld"/>
<output name="enc_dc_way"/>
<output name="dc_dir_hit"/>
<output name="dir_hit"/>
<output name="dir_hit"/>
<output name="enc_vec"/>
<output name="way_way_vld_c6"/>
<output name="enc_c_vec0_fnl"/>
<output name="enc_c_vec1_fnl"/>
<output name="enc_c_vec2_fnl"/>
<output name="enc_c_vec3_fnl"/>
<output name="enc_c_vec4_fnl"/>
<output name="enc_c_vec5_fnl"/>
<output name="enc_c_vec6_fnl"/>
<output name="enc_c_vec7_fnl"/>
<output name="enc_c_vec0_fnl"/>
<output name="enc_c_vec1_fnl"/>
<output name="enc_c_vec2_fnl"/>
<output name="enc_c_vec3_fnl"/>
<output name="enc_c_vec4_fnl"/>
<output name="enc_c_vec5_fnl"/>
<output name="enc_c_vec6_fnl"/>
<output name="enc_c_vec7_fnl"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="2912" nStmts="0" nExprs="1423" nInputs="166" nOutputs="27" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="61" nOther="1428" />
</block>
<block name="l2t_dmo_dp">
<input name="tcu_l2t_coresel"/>
<input name="l2t_tcu_dmo_out_prev"/>
<input name="mbist_dmo_data_out"/>
<input name="l2clk"/>
<input name="tcu_clk_stop"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="scan_in"/>
<input name="io_cmp_sync_en"/>
<input name="tcu_l2t_shscan_clk_stop"/>
<output name="scan_out"/>
<output name="l2t_tcu_dmo_out"/>
<output name="tcu_l2t_shscan_clk_stop_d2"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="62" nStmts="0" nExprs="26" nInputs="12" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="9" nOther="27" />
</block>
<block name="l2t_dmorpt_dp">
<input name="in_bus0"/>
<input name="in_bus1"/>
<output name="out_bus0"/>
<output name="out_bus1"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="17" nStmts="0" nExprs="8" nInputs="2" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="9" />
</block>
<block name="l2t_ecc24b_dp">
<input name="din"/>
<output name="dout"/>
<output name="parity"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="303" nStmts="0" nExprs="150" nInputs="1" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="2" nOther="151" />
</block>
<block name="l2t_ecc30b_dp">
<input name="din"/>
<input name="parity"/>
<output name="dout"/>
<output name="corrected_bit"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="897" nStmts="0" nExprs="448" nInputs="2" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="449" />
</block>
<block name="l2t_ecc39a_dp">
<input name="din"/>
<input name="parity"/>
<output name="dout"/>
<output name="cflag"/>
<output name="pflag"/>
<output name="pflag_n"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="1192" nStmts="0" nExprs="595" nInputs="2" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="596" />
</block>
<block name="l2t_ecc72_ctl">
<input name="din"/>
<input name="parity"/>
<input name="l2clk"/>
<input name="wmr_l"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<output name="dout"/>
<output name="cflag"/>
<output name="pflag"/>
<output name="scan_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="156" nStmts="0" nExprs="8" nInputs="9" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="139" nOther="9" />
</block>
<block name="l2t_ecc72_dp">
<input name="din"/>
<input name="parity"/>
<output name="dout"/>
<output name="cflag"/>
<output name="pflag"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="2930" nStmts="0" nExprs="1464" nInputs="2" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="1465" />
</block>
<block name="l2t_evctag_dp">
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<input name="arbadr_ncu_l2t_pm_n_dist"/>
<input name="arbadr_2bnk_true_enbld_dist"/>
<input name="arbadr_4bnk_true_enbld_dist"/>
<input name="wb_read_data"/>
<input name="rdma_read_data"/>
<input name="mb_read_data"/>
<input name="fb_read_data"/>
<input name="arbadr_mbcam_addr_px2"/>
<input name="misbuf_buf_rd_en"/>
<input name="filbuf_buf_rd_en"/>
<input name="wb_read_en"/>
<input name="rdmat_read_en"/>
<input name="arbadr_arbdp_cam_addr_px2"/>
<input name="tagd_evict_tag_c4"/>
<input name="wbuf_wr_addr_sel"/>
<input name="wbuf_wb_or_rdma_wr_req_en"/>
<input name="misbuf_arb_l2rd_en"/>
<input name="misbuf_arb_mcurd_en"/>
<input name="filbuf_arb_l2rd_en"/>
<input name="arb_mux1_mbsel_px1"/>
<input name="arb_evict_c4"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="wbuf_evctag_remote_wb_req"/>
<input name="wbuf_evctag_wb_req_sid"/>
<input name="wbuf_evctag_local_wb_data"/>
<input name="wbuf_evctag_wb_data_sid"/>
<input name="wbuf_evctag_latch_err_addr"/>
<input name="wbuf_evctag_sending_cob_data"/>
<input name="wbuf_evctag_wb_cancel"/>
<input name="mbdata_din_unbuf"/>
<input name="fbtag_din_unbuff"/>
<input name="l2t_mb2_run"/>
<input name="mbist_cam_sel"/>
<input name="l2t_mb2_wdata"/>
<output name="evctag_addr_px2"/>
<output name="evctag_mb_read_data"/>
<output name="scan_out"/>
<output name="evctag_evict_addr"/>
<output name="l2t_clc_addr"/>
<output name="l2t_clc_addr_5"/>
<output name="evctag_lkup_addr_c1"/>
<output name="evctag_mb_write_addr"/>
<output name="evctag_wb_write_addr"/>
<output name="evctag_vuad_idx_c3"/>
<output name="evctag_mcu_wr_addr_39to32"/>
<output name="evctag_mcu_wr_addr_31to30"/>
<output name="evctag_mcu_wr_addr_10to9"/>
<output name="evctag_latched_local_wb_data"/>
<output name="evctag_latched_cob_data"/>
<output name="evctag_latched_wb_cancel"/>
<output name="arbadr_mbcam_addr_px2_buff"/>
<output name="mbdata_din"/>
<output name="fbtag_din"/>
<output name="cam_mb2_rw_fail"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="630" nStmts="0" nExprs="299" nInputs="40" nOutputs="20" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="31" nOther="300" />
</block>
<block name="l2t_filbuf_ctl">
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="rdmat_rdmard_cerr_c12"/>
<input name="rdmat_rdmard_uerr_c12"/>
<input name="rdmat_rdmard_notdata_c12"/>
<input name="rdmat_ev_cerr_r6"/>
<input name="rdmat_ev_uerr_r6"/>
<input name="misbuf_vuad_ce_err_c8"/>
<input name="misbuf_filbuf_next_vld_c4"/>
<input name="misbuf_filbuf_next_link_c4"/>
<input name="misbuf_mbf_delete_c3"/>
<input name="misbuf_hit_c4"/>
<input name="misbuf_mbf_insert_c4"/>
<input name="mbdata_filbuf_mbf_entry"/>
<input name="misbuf_filbuf_mcu_pick"/>
<input name="misbuf_filbuf_fbid"/>
<input name="misbuf_filbuf_way"/>
<input name="misbuf_filbuf_way_fbid_vld"/>
<input name="misbuf_mbf_insert_mbid_c4"/>
<input name="misbuf_set_wait_for_siq_c4"/>
<input name="mbdata_filbuf_req_d1"/>
<input name="mbdata_filbuf_rsvd_d1"/>
<input name="mbdata_filbuf_rqtyp_d1"/>
<input name="arb_decdp_imiss_inst_c2"/>
<input name="arbdec_arbdp_inst_mb_entry_c1"/>
<input name="arb_decdp_cas1_inst_c2"/>
<input name="arbdec_arbdp_rdma_inst_c1"/>
<input name="tag_misbuf_rdma_reg_vld_c2"/>
<input name="deccck_scrd_uncorr_err_c8"/>
<input name="deccck_scrd_corr_err_c8"/>
<input name="deccck_bscd_corr_err_c8"/>
<input name="deccck_bscd_uncorr_err_c8"/>
<input name="deccck_bscd_notdata_err_c8"/>
<input name="tagdp_tag_error_c8"/>
<input name="tag_rd64_complete_c11"/>
<input name="tag_cerr_ack_tmp_c4"/>
<input name="tag_uerr_ack_tmp_c4"/>
<input name="tag_spc_rd_cond_c3"/>
<input name="csr_filbuf_scrub_ready"/>
<input name="arb_filbuf_fbsel_c1"/>
<input name="arb_fill_vld_c2"/>
<input name="arb_filbuf_hit_off_c1"/>
<input name="arb_inst_vld_c2_prev"/>
<input name="arb_decdp_wr8_inst_c2"/>
<input name="arbdec_arbdp_inst_mb_c2"/>
<input name="arb_decdp_ld64_inst_c2"/>
<input name="fb_cam_match"/>
<input name="csr_l2_bypass_mode_on"/>
<input name="csr_l2_dir_map_on"/>
<input name="clc_l2t_data_vld_r3"/>
<input name="clc_l2t_rd_req_id_r3"/>
<input name="clc_l2t_chunk_id_r3"/>
<input name="clc_l2t_c2c_data_r3"/>
<input name="clc_l2t_src_id_r3"/>
<input name="clc_l2t_secc_err_r6"/>
<input name="clc_l2t_mecc_err_r6"/>
<input name="mcu_l2t_scb_mecc_err"/>
<input name="mcu_l2t_scb_secc_err"/>
<input name="tag_rdma_gate_off_c2"/>
<input name="wmr_l"/>
<input name="scan_in"/>
<input name="l2clk"/>
<input name="l2t_mb2_run"/>
<input name="l2t_mb2_fbtag_wr_en"/>
<input name="l2t_mb2_fbtag_rd_en"/>
<input name="l2t_mb2_addr"/>
<input name="fb_mbist_cam_sel"/>
<input name="mbist_run"/>
<input name="ncx_l2t_1way_buf"/>
<input name="ncx_l2t_ext_hub_buf"/>
<input name="clc_l2t_frack"/>
<input name="clc_l2t_snp_vld"/>
<input name="clc_l2t_frack_id"/>
<input name="clc_l2t_resp_vld"/>
<input name="clc_l2t_resp"/>
<input name="clc_l2t_remote_data_r3"/>
<input name="evctag_mcu_wr_addr_39to32"/>
<input name="evctag_mcu_wr_addr_31to30"/>
<input name="evctag_mcu_wr_addr_10to9"/>
<input name="evctag_mcu_rd_addr_39to32"/>
<input name="evctag_mcu_rd_addr_31to30"/>
<input name="evctag_mcu_rd_addr_10to9"/>
<input name="csr_l2_node_id"/>
<input name="csr_l2_addr_ceiling_mask"/>
<input name="csr_l2_timeout_inc"/>
<input name="wbuf_filbuf_req_id"/>
<input name="wbuf_filbuf_dest_id"/>
<input name="misbuf_filbuf_clc_rd_req"/>
<input name="arbdec_arbdp_inst_siq_c2"/>
<input name="arbdec_arbdp_inst_tecc_c2"/>
<input name="siq_rqtyp_perr"/>
<input name="clc_l2t_corr_err"/>
<input name="clc_l2t_uncorr_err"/>
<input name="misbuf_filbuf_st_upgrade_d2"/>
<input name="arb_decdp_rto_vld_c2"/>
<input name="arb_decdp_inv_vld_c2"/>
<input name="misbuf_siq_hit_mb_c3"/>
<input name="evctag_latched_local_wb_data"/>
<input name="evctag_latched_cob_data"/>
<input name="evctag_latched_wb_cancel"/>
<input name="arb_decdp_st_inst_c2"/>
<input name="arb_decdp_strst_inst_c2"/>
<input name="arb_decdp_swap_inst_c2"/>
<input name="arb_arbdp_misbuf_pst_no_ctrue_c2"/>
<input name="arbdec_arbdp_inst_dep_c2"/>
<input name="arbdec_arbdp_inst_true_dep_c2"/>
<input name="arb_evict_vld_c2"/>
<input name="csr_3_or_4_way_config_buf"/>
<output name="filbuf_fbtag_wr_ptr"/>
<output name="filbuf_fbtag_wr_en"/>
<output name="filbuf_buf_rd_en"/>
<output name="filbuf_fbtag_rd_ptr"/>
<output name="scan_out"/>
<output name="filbuf_tag_evict_way_c3"/>
<output name="filbuf_tag_hit_c2"/>
<output name="filbuf_arb_hit_frm_mb_c2"/>
<output name="filbuf_tag_hit_frm_mb_c2"/>
<output name="filbuf_misbuf_tag_hit_frm_mb_c2"/>
<output name="filbuf_fbd_rd_en_c2"/>
<output name="filbuf_fbd_rd_entry_c2"/>
<output name="filbuf_mcu_l2t_chunk_id_r5"/>
<output name="filbuf_mcu_l2t_data_vld_r5"/>
<output name="filbuf_fbd_wr_entry_r5"/>
<output name="l2t_clc_req_id"/>
<output name="l2t_clc_rqtyp"/>
<output name="filbuf_fb_count_eq_0"/>
<output name="filbuf_misbuf_entry_avail"/>
<output name="filbuf_misbuf_match_c2"/>
<output name="filbuf_misbuf_fbid_d2"/>
<output name="filbuf_fbf_enc_ld_mbid_r5"/>
<output name="filbuf_fbf_enc_dep_mbid_c4"/>
<output name="filbuf_fbf_st_or_dep_rdy_c4"/>
<output name="filbuf_misbuf_stinst_match_c2"/>
<output name="filbuf_misbuf_ue_offmode_c7"/>
<output name="filbuf_misbuf_ce_offmode_c7"/>
<output name="filbuf_l2d_fb_hit_c3"/>
<output name="filbuf_vuad_bypassed_c3"/>
<output name="filbuf_arb_l2rd_en"/>
<output name="filbuf_arbdp_way_px2"/>
<output name="filbuf_arbdp_tecc_px2"/>
<output name="filbuf_arbdp_entry_px2"/>
<output name="filbuf_arb_vld_px1"/>
<output name="filbuf_arbdp_state_px2"/>
<output name="filbuf_corr_err_c8"/>
<output name="filbuf_uncorr_err_c8"/>
<output name="filbuf_mcu_scb_mecc_err_d1"/>
<output name="filbuf_mcu_scb_secc_err_d1"/>
<output name="filbuf_csr_err_c2c"/>
<output name="filbuf_csr_err_node_id"/>
<output name="filbuf_csr_frack_perr"/>
<output name="filbuf_csr_fsr_perr"/>
<output name="filbuf_csr_fdr_perr"/>
<output name="filbuf_csr_timeout"/>
<output name="filbuf_csr_invalid_pckt"/>
<output name="filbuf_csr_err_sid"/>
<output name="filbuf_csr_frack_rcvd"/>
<output name="filbuf_csr_fsr_rcvd"/>
<output name="filbuf_csr_sidr_rcvd"/>
<output name="filbuf_csr_fdr_rcvd"/>
<output name="filbuf_csr_mef"/>
<output name="filbuf_spc_corr_err_c6"/>
<output name="filbuf_spc_uncorr_err_c6"/>
<output name="filbuf_spc_rd_vld_c6"/>
<output name="filbuf_bsc_corr_err_c12"/>
<output name="filbuf_ld64_fb_hit_c12"/>
<output name="filbuf_dis_cerr_c3"/>
<output name="filbuf_dis_uerr_c3"/>
<output name="filbuf_dis_nderr_c3"/>
<output name="l2t_clc_1gb_addr"/>
<output name="l2t_clc_dest_id"/>
<output name="filbuf_misbuf_frack_recvd"/>
<output name="filbuf_misbuf_frack_recvd_1st"/>
<output name="filbuf_misbuf_frack_mbid"/>
<output name="filbuf_misbuf_st_ack_ready"/>
<output name="filbuf_misbuf_fsr_recvd_1st"/>
<output name="filbuf_misbuf_fsr_mbid"/>
<output name="filbuf_data_ready_miss"/>
<output name="filbuf_fsr_ready_miss"/>
<output name="filbuf_wake_up_siq"/>
<output name="filbuf_siq_hit_fb_c3"/>
<output name="filbuf_vuad_siq_hit_fb_c3"/>
<output name="filbuf_hit_frack_entry_c2"/>
<output name="filbuf_byp_c2c_c4"/>
<output name="filbuf_byp_local_mcu_c4"/>
<output name="filbuf_byp_remote_mcu_c4"/>
<output name="fb_mbist_cam_hit"/>
<complexity cyclo1="23" cyclo2="15" nCaseStmts="1" nCaseItems="9" nLoops="0" nIfStmts="13" />
<volume nNodes="6069" nStmts="1" nExprs="2645" nInputs="110" nOutputs="78" nParams="0" nAlwaysClocks="9" nBAssign="9" nNBAssign="0" nWAssign="757" nOther="2648" />
</block>
<block name="l2t_l2brep_dp">
<input name="stdrep_rep_store_data_c2"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<output name="l2t_l2b_stdecc_c3"/>
<output name="scan_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="33" nStmts="0" nExprs="12" nInputs="8" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="8" nOther="13" />
</block>
<block name="l2t_l2drpt_dp">
<input name="l2clk"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<input name="scan_in"/>
<input name="arb_l2drpt_waysel_gate_c1"/>
<input name="mbist_run"/>
<input name="misbuf_tag_hit_unqual_c2"/>
<input name="arb_inst_vld_c2_prev"/>
<input name="arb_decdp_ld64_inst_c1"/>
<input name="tag_way_sel_c2"/>
<input name="tagctl_l2drpt_mux4_way_sel_c1"/>
<input name="vlddir_vuad_valid_c2"/>
<input name="tag_rdma_gate_off_c2"/>
<input name="tagdp_lru_way_sel_c3"/>
<input name="arb_evict_vld_c2"/>
<input name="tagdp_l2drpt_par_err_c3"/>
<input name="tagdp_all_ways_locked_c3"/>
<input name="arbdec_arbdp_inst_siq_c1"/>
<input name="arb_decdp_tag_wr_c1"/>
<input name="decdp_cas2_from_mb_ctrue_c1"/>
<input name="arb_tag_pst_with_ctrue_c1"/>
<input name="usaloc_vuad_shared_c2"/>
<input name="csr_l2_bypass_mode_on"/>
<output name="scan_out"/>
<output name="tag_l2d_way_sel_c2"/>
<output name="tag_l2d_way_sel_c3"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="143" nStmts="0" nExprs="67" nInputs="26" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="8" nOther="68" />
</block>
<block name="l2t_mb0_ctl">
<input name="dc_cam_fail"/>
<input name="ic_cam_fail"/>
<input name="dir_dc_rw_fail"/>
<input name="dir_ic_rw_fail"/>
<input name="siqarray_rw_fail"/>
<input name="oqarray_rw_fail"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<input name="mbist_start"/>
<input name="mbist_user_mode"/>
<input name="mbist_bisi_mode"/>
<output name="mb0_l2t_run"/>
<output name="mb0_l2t_cambist"/>
<output name="mb0_l2t_addr"/>
<output name="mb0_l2t_icrow_wr_en"/>
<output name="mb0_l2t_icrow_rd_en"/>
<output name="mb0_l2t_lookup_wdata"/>
<output name="mb0_l2t_icrow_lookup_en"/>
<output name="mb0_l2t_icrow_row_en"/>
<output name="mb0_l2t_icrow_panel_en"/>
<output name="mb0_l2t_mbist_write_data"/>
<output name="mb0_l2t_dcrow_wr_en"/>
<output name="mb0_l2t_dcrow_rd_en"/>
<output name="mb0_l2t_dcrow_lookup_en"/>
<output name="mb0_l2t_dcrow_row_en"/>
<output name="mb0_l2t_dcrow_panel_en"/>
<output name="mb0_l2t_mask"/>
<output name="mb0_l2t_siqarray_wr_en"/>
<output name="mb0_l2t_siqarray_rd_en"/>
<output name="mb0_l2t_oqarray_wr_en"/>
<output name="mb0_l2t_oqarray_rd_en"/>
<output name="mb0_l2t_cmpsel"/>
<output name="mb0_l2t_done"/>
<output name="mb0_l2t_fail"/>
<output name="scan_out"/>
<complexity cyclo1="95" cyclo2="95" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="94" />
<volume nNodes="832" nStmts="0" nExprs="249" nInputs="16" nOutputs="24" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="333" nOther="250" />
</block>
<block name="l2t_misbuf_ctl">
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tag_miss_unqual_c2"/>
<input name="tag_hit_unqual_c2"/>
<input name="tag_hit_c3"/>
<input name="tag_lru_way_c4"/>
<input name="tag_rdma_vld_px0_p"/>
<input name="tag_misbuf_rdma_reg_vld_c2"/>
<input name="tag_hit_not_comp_c3"/>
<input name="tag_hit_not_comp_c3_1way"/>
<input name="tag_alt_tag_miss_unqual_c3"/>
<input name="tag_misbuf_int_ack_c3"/>
<input name="arb_pf_ice_inst_c2"/>
<input name="arbdec_pf_ice_inst_c1"/>
<input name="arb_inst_vld_c2"/>
<input name="arb_pf_ice_inst_c7"/>
<input name="arb_decdp_ld_inst_c2"/>
<input name="arb_decdp_imiss_inst_c2"/>
<input name="arb_decdp_swap_inst_c2"/>
<input name="arb_arbdp_pst_with_ctrue_c2"/>
<input name="arb_arbdp_misbuf_pst_no_ctrue_c2"/>
<input name="arb_decdp_cas2_inst_c2"/>
<input name="arbdec_arbdp_inst_mb_c2"/>
<input name="arb_decdp_pst_inst_c2"/>
<input name="arb_decdp_st_inst_c2"/>
<input name="arb_decdp_strst_inst_c2"/>
<input name="arb_decdp_pf_inst_c2"/>
<input name="arb_decdp_cas1_inst_c2"/>
<input name="arbdec_arbdp_inst_mb_entry_c1"/>
<input name="arb_arbdp_tecc_inst_mb_c8"/>
<input name="arbdec_arbdp_rdma_inst_c1"/>
<input name="arb_decdp_ld64_inst_c2"/>
<input name="arb_decdp_wr64_inst_c2"/>
<input name="arb_decdp_bis_inst_c3"/>
<input name="arbdec_arbdp_inst_bufidhi_c8"/>
<input name="arb_decdp_wr8_inst_c2"/>
<input name="arb_csr_st_c2"/>
<input name="arb_evict_vld_c2"/>
<input name="arb_misbuf_inst_vld_c2"/>
<input name="arb_pst_ctrue_en_c8"/>
<input name="arb_misbuf_hit_off_c1"/>
<input name="arb_evict_tecc_vld_c2"/>
<input name="arbdec_arbdp_inst_dep_c2"/>
<input name="arbdec_arbdp_inst_true_dep_c2"/>
<input name="arbdec_arbdp_inst_fb_c2"/>
<input name="arb_vuad_ce_err_c2"/>
<input name="vuads_ecc_ce_c2"/>
<input name="arb_decdp_cas2_from_mb_c2"/>
<input name="arbadr_arbdp_addr_c1c2comp_c1"/>
<input name="arbadr_arbdp_addr_c1c3comp_c1"/>
<input name="arbadr_idx_c1c2comp_c1"/>
<input name="arbadr_idx_c1c3comp_c1"/>
<input name="arb_misbuf_cas1_hit_c4"/>
<input name="arb_misbuf_cas1_hit_c8"/>
<input name="arb_misbuf_ctrue_c9"/>
<input name="arb_misbuf_mbsel_c1"/>
<input name="mb_cam_match"/>
<input name="mb_cam_match_idx"/>
<input name="deccck_uncorr_err_c8"/>
<input name="deccck_notdata_err_c8"/>
<input name="deccck_spcd_corr_err_c8"/>
<input name="deccck_spcfb_corr_err_c8"/>
<input name="filbuf_misbuf_match_c2"/>
<input name="filbuf_misbuf_stinst_match_c2"/>
<input name="filbuf_misbuf_entry_avail"/>
<input name="filbuf_fbf_enc_ld_mbid_r5"/>
<input name="filbuf_fbf_st_or_dep_rdy_c4"/>
<input name="filbuf_fbf_enc_dep_mbid_c4"/>
<input name="filbuf_fb_count_eq_0"/>
<input name="filbuf_misbuf_fbid_d2"/>
<input name="filbuf_misbuf_ue_offmode_c7"/>
<input name="filbuf_misbuf_ce_offmode_c7"/>
<input name="wbuf_hit_unqual_c2"/>
<input name="wbuf_misbuf_dep_rdy_en"/>
<input name="wbuf_misbuf_dep_mbid"/>
<input name="rdmat_hit_unqual_c2"/>
<input name="rdmat_misbuf_dep_mbid"/>
<input name="rdmat_misbuf_dep_rdy_en"/>
<input name="tag_misbuf_par_err_c3"/>
<input name="clc_l2t_rd_ack"/>
<input name="csr_l2_bypass_mode_on"/>
<input name="csr_l2_dir_map_on"/>
<input name="csr_l2_pf_drop_en"/>
<input name="arbdec_arbdp_inst_siq_c2"/>
<input name="arbdec_arbdp_inst_tecc_c2"/>
<input name="filbuf_misbuf_frack_recvd"/>
<input name="filbuf_misbuf_frack_recvd_1st"/>
<input name="filbuf_misbuf_frack_mbid"/>
<input name="filbuf_misbuf_st_ack_ready"/>
<input name="filbuf_misbuf_fsr_recvd_1st"/>
<input name="filbuf_misbuf_fsr_mbid"/>
<input name="ncx_l2t_1way_buf"/>
<input name="filbuf_data_ready_miss"/>
<input name="filbuf_fsr_ready_miss"/>
<input name="tag_misbuf_hit_m_or_e_c2"/>
<input name="tag_hit_way_vld_unqual_c3"/>
<input name="wbuf_data_resets_entry"/>
<input name="wbuf_ack_resets_entry"/>
<input name="wbuf_inv_resets_entry"/>
<input name="vlddir_dirty_evict_c3"/>
<input name="arb_decdp_rto_vld_c2"/>
<input name="arb_decdp_inv_vld_c2"/>
<input name="arb_decdp_rts_vld_c2"/>
<input name="filbuf_hit_frack_entry_c2"/>
<input name="arb_inst_diag_c2"/>
<input name="arbdec_arbdp_inst_siq_c1"/>
<input name="tagdp_all_ways_locked_c3"/>
<input name="vlddir_vuad_valid_ce_c3"/>
<input name="tag_l2d_way_sel_c3"/>
<input name="tag_st_to_data_array_c3"/>
<input name="vuaddp_vuad_sel_rd_c2"/>
<input name="l2clk"/>
<input name="wmr_l"/>
<input name="scan_in"/>
<input name="arb_tecc_c2"/>
<input name="arb_misbuf_inval_inst_c2"/>
<input name="filbuf_tag_hit_frm_mb_c2"/>
<input name="l2t_mb2_mbdata_wr_en"/>
<input name="l2t_mb2_run"/>
<input name="l2t_mb2_mbdata_rd_en"/>
<input name="l2t_mb2_mbtag_rd_en"/>
<input name="l2t_mb2_mbtag_wr_en"/>
<input name="l2t_mb2_addr"/>
<input name="mbtag_mbist_cam_sel"/>
<output name="misbuf_vuad_ce_err_c6"/>
<output name="misbuf_vuad_ce_instr_c2"/>
<output name="misbuf_vuad_ce_instr_ack_c2"/>
<output name="scan_out"/>
<output name="misbuf_tag_hit_st_dep_zero"/>
<output name="misbuf_arb_hit_st_dep_zero"/>
<output name="misbuf_arb_cnt28_px2_prev"/>
<output name="misbuf_arb_snp_cnt8_px1"/>
<output name="misbuf_arb_vld_px1"/>
<output name="misbuf_nondep_fbhit_c3"/>
<output name="misbuf_hit_c3"/>
<output name="misbuf_arb_hit_c3"/>
<output name="filbuf_match_c3"/>
<output name="misbuf_arbdp_ctrue_px2"/>
<output name="misbuf_arb_l2rd_en"/>
<output name="misbuf_arb_mcurd_en"/>
<output name="misbuf_tag_hit_unqual_c2"/>
<output name="misbuf_corr_err_c2"/>
<output name="misbuf_uncorr_err_c2"/>
<output name="misbuf_notdata_err_c2"/>
<output name="misbuf_wr64_miss_comp_c3"/>
<output name="misbuf_wbuf_mbid_c4"/>
<output name="misbuf_mbf_insert_mbid_c4"/>
<output name="misbuf_mbf_insert_c4"/>
<output name="misbuf_hit_c4"/>
<output name="misbuf_mbf_delete_c3"/>
<output name="misbuf_filbuf_next_vld_c4"/>
<output name="misbuf_filbuf_next_link_c4"/>
<output name="misbuf_filbuf_mcu_pick"/>
<output name="misbuf_set_wait_for_siq_c4"/>
<output name="misbuf_filbuf_fbid"/>
<output name="misbuf_filbuf_way"/>
<output name="misbuf_filbuf_way_fbid_vld"/>
<output name="misbuf_mbtag_wr_en_c2"/>
<output name="misbuf_mb_write_wl"/>
<output name="misbuf_buf_rd_en"/>
<output name="misbuf_mb_read_wl"/>
<output name="misbuf_dep_c8"/>
<output name="misbuf_true_dep_c8"/>
<output name="misbuf_mb_data_write_wl"/>
<output name="misbuf_evict_c8"/>
<output name="misbuf_tecc_c8"/>
<output name="misbuf_mbentry_c8"/>
<output name="misbuf_mbdata_wr_en_c8"/>
<output name="misbuf_rqtyp_c8"/>
<output name="misbuf_filbuf_clc_rd_req"/>
<output name="misbuf_siq_hit_mb_c3"/>
<output name="misbuf_vuad_siq_hit_mb_c3"/>
<output name="misbuf_wake_up_siq"/>
<output name="misbuf_st_upgrade_c3"/>
<output name="misbuf_alloc_rst_cond_c3"/>
<output name="misbuf_hit_wake_up_siq_entry_c3"/>
<output name="misbuf_filbuf_st_upgrade_d2"/>
<output name="misbuf_st_ack_pass_c3"/>
<output name="misbuf_usaloc_st_ack_pass_c3"/>
<output name="misbuf_wr64_miss_comp_c2"/>
<output name="misbuf_pf_dropped_c3"/>
<output name="misbuf_mbdata_wr_en_c4"/>
<output name="misbuf_usaloc_vuad_err_true_c3"/>
<output name="misbuf_arb_vuad_err_true_c3"/>
<output name="misbuf_arb_siq_starved"/>
<output name="misbuf_notdata_err_c1"/>
<output name="misbuf_uncorr_err_c1"/>
<output name="l2t_clc_rd_req"/>
<output name="l2t_mcu_rd_dummy_req"/>
<output name="mb_mbist_cam_hit"/>
<output name="misbuf_vuad_ce_err_c8"/>
<complexity cyclo1="11" cyclo2="11" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="10" />
<volume nNodes="7831" nStmts="2" nExprs="3067" nInputs="126" nOutputs="67" nParams="0" nAlwaysClocks="24" nBAssign="0" nNBAssign="0" nWAssign="1667" nOther="3071" />
</block>
<block name="l2t_mrep32x3_dp">
<input name="rep_in0"/>
<input name="rep_in1"/>
<input name="rep_in2"/>
<output name="rep_out0"/>
<output name="rep_out1"/>
<output name="rep_out2"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="13" nStmts="0" nExprs="6" nInputs="3" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="7" />
</block>
<block name="l2t_oqu_ctl">
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="arbdec_arbdp_cpuid_c5"/>
<input name="arbdec_arbdp_int_bcast_c5"/>
<input name="arb_decdp_strld_inst_c6"/>
<input name="arb_decdp_atm_inst_c6"/>
<input name="arb_decdp_pf_inst_c5"/>
<input name="arb_evict_c5"/>
<input name="arb_cpuid_c5"/>
<input name="arb_oqu_swap_cas2_req_c2"/>
<input name="dirvec_dirdp_req_vec_c6"/>
<input name="tag_imiss_hit_c5"/>
<input name="tag_ld_hit_c5"/>
<input name="tag_nonmem_comp_c6"/>
<input name="tag_st_ack_c5"/>
<input name="tag_strst_ack_c5"/>
<input name="tag_uerr_ack_c5"/>
<input name="tag_cerr_ack_c5"/>
<input name="tag_int_ack_c5"/>
<input name="tag_st_req_c5"/>
<input name="arb_decdp_mmuld_inst_c6"/>
<input name="tag_inval_req_c5"/>
<input name="tag_fwd_req_ret_c5"/>
<input name="tag_sel_rdma_inval_vec_c5"/>
<input name="tag_rdma_wr_comp_c4"/>
<input name="tag_store_inst_c5"/>
<input name="tag_fwd_req_ld_c6"/>
<input name="tag_rmo_st_ack_c5"/>
<input name="tag_inst_mb_c5"/>
<input name="tag_hit_c5"/>
<input name="arb_inst_l2data_vld_c6"/>
<input name="arb_inst_l2tag_vld_c6"/>
<input name="arb_inst_l2vuad_vld_c6"/>
<input name="arb_csr_rd_en_c7"/>
<input name="lkup_bank_ena_dcd_c4"/>
<input name="lkup_bank_ena_icd_c4"/>
<input name="cpx_l2t_grant_cx"/>
<input name="wmr_l"/>
<input name="scan_in"/>
<input name="l2clk"/>
<input name="tag_sel_siq_inval_vec_c5"/>
<input name="misbuf_pf_dropped_c3"/>
<input name="csr_l2_miss_config"/>
<input name="filbuf_byp_c2c_c4"/>
<input name="filbuf_byp_local_mcu_c4"/>
<input name="filbuf_byp_remote_mcu_c4"/>
<input name="misbuf_vuad_ce_err_c6"/>
<input name="l2t_mb0_run"/>
<input name="l2t_mb0_oqarray_rd_en"/>
<input name="l2t_mb0_oqarray_wr_en"/>
<input name="l2t_mb0_addr"/>
<output name="scan_out"/>
<output name="l2t_cpx_req_cq"/>
<output name="l2t_cpx_atom_cq"/>
<output name="oqu_diag_acc_c8"/>
<output name="oqu_rqtyp_rtn_c7"/>
<output name="oqu_cerr_ack_c7"/>
<output name="oqu_uerr_ack_c7"/>
<output name="oqu_str_ld_hit_c7"/>
<output name="oqu_fwd_req_ret_c7"/>
<output name="oqu_atm_inst_ack_c7"/>
<output name="oqu_strst_ack_c7"/>
<output name="oqu_int_ack_c7"/>
<output name="oqu_imiss_hit_c8"/>
<output name="oqu_pf_ack_c7"/>
<output name="oqu_rmo_st_c7"/>
<output name="oqu_l2_miss_c7"/>
<output name="oqu_mux1_sel_data_c7"/>
<output name="oqu_mux_csr_sel_c7"/>
<output name="oqu_sel_inval_c7"/>
<output name="oqu_out_mux1_sel_c7"/>
<output name="oqu_out_mux2_sel_c7"/>
<output name="oqu_sel_array_out_l"/>
<output name="oqu_sel_mux1_c6"/>
<output name="oqu_sel_mux2_c6"/>
<output name="oqu_sel_mux3_c6"/>
<output name="oqu_mux_vec_sel_c6"/>
<output name="oqu_oqarray_wr_en"/>
<output name="oqu_oqarray_rd_en"/>
<output name="oqu_oqarray_wr_ptr"/>
<output name="oqu_oqarray_rd_ptr"/>
<output name="oqu_arb_full_px2"/>
<output name="oqu_st_complete_c7"/>
<output name="sel_st_ack_c7"/>
<output name="oqu_mmu_ld_hit_c7"/>
<output name="oqu_srq_enqueue"/>
<output name="oqu_srq_ready"/>
<complexity cyclo1="5" cyclo2="5" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="4" />
<volume nNodes="2556" nStmts="0" nExprs="1066" nInputs="53" nOutputs="36" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="423" nOther="1067" />
</block>
<block name="l2t_pgen64b_ctl">
<input name="din"/>
<input name="l2clk"/>
<input name="wmr_l"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<output name="parity"/>
<output name="scan_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="90" nStmts="0" nExprs="8" nInputs="8" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="73" nOther="9" />
</block>
<block name="l2t_pgen64b_dp">
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<input name="tcu_muxtest"/>
<input name="din"/>
<output name="scan_out"/>
<output name="parity"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="903" nStmts="0" nExprs="447" nInputs="9" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="8" nOther="448" />
</block>
<block name="l2t_rdmat_ctl">
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="snp_rdmatag_wr_en_s2"/>
<input name="wbuf_reset_rdmat_vld"/>
<input name="wbuf_set_rdmat_acked"/>
<input name="ncx_l2t_ext_hub_buf"/>
<input name="rdmatag_wr_addr_s2_39to32"/>
<input name="rdmatag_wr_addr_s2_31to30"/>
<input name="rdmatag_wr_addr_s2_10to9"/>
<input name="csr_l2_addr_ceiling_mask"/>
<input name="csr_l2_node_id"/>
<input name="wbuf_rdma_copyback_vld"/>
<input name="wbuf_rdma_req_pending"/>
<input name="wbuf_rdma_cancel"/>
<input name="wbuf_rdma_sel_mbid_vld"/>
<input name="ncx_l2t_1way_buf"/>
<input name="arbdec_arbdp_inst_siq_c2"/>
<input name="misbuf_mbdata_wr_en_c4"/>
<input name="rdmat_cam_match_c2"/>
<input name="arb_wbuf_inst_vld_c2"/>
<input name="arb_wbuf_hit_off_c1"/>
<input name="arbdec_arbdp_rdma_entry_c3"/>
<input name="misbuf_wbuf_mbid_c4"/>
<input name="misbuf_hit_c4"/>
<input name="tag_rdma_ev_en_c4"/>
<input name="wmr_l"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="l2b_l2t_rdma_cerr_c10"/>
<input name="l2b_l2t_rdma_uerr_c10"/>
<input name="l2b_l2t_rdma_notdata_c10"/>
<input name="l2b_l2t_ev_uerr_r5"/>
<input name="l2b_l2t_ev_cerr_r5"/>
<input name="arbdec_ctag_c6"/>
<input name="rdma_mbist_cam_sel"/>
<input name="l2t_dbg_xbar_vcid_unreg"/>
<input name="l2t_dbg_sii_iq_dequeue_unreg"/>
<input name="tag_inc_rdma_cnt_c4"/>
<input name="tag_set_rdma_reg_vld_c4"/>
<input name="tag_siu_req_en_c52"/>
<input name="arbdp_rdma_addr_c6"/>
<input name="filbuf_fbd_rd_en_c2"/>
<input name="filbuf_fbd_rd_entry_c2"/>
<input name="filbuf_fbd_wr_entry_r5"/>
<input name="l2t_mb2_run"/>
<input name="l2t_mb2_addr"/>
<output name="rdmat_wr_entry_s1"/>
<output name="rdmat_rdma_hit_unqual_c2"/>
<output name="rdmat_rdma_misbuf_dep_rdy_en"/>
<output name="rdmat_rdma_misbuf_dep_mbid"/>
<output name="rdmat_wr_wl_s2"/>
<output name="l2t_l2b_fbwr_wl_r2"/>
<output name="l2t_l2b_fbrd_en_c3"/>
<output name="l2t_l2b_fbrd_wl_c3"/>
<output name="l2t_l2b_word_vld_c7"/>
<output name="l2t_l2b_ctag_en_c7"/>
<output name="l2t_l2b_req_en_c7"/>
<output name="l2t_l2b_word_c7"/>
<output name="rdmat_rdmard_cerr_c12"/>
<output name="rdmat_rdmard_uerr_c12"/>
<output name="rdmat_rdmard_notdata_c12"/>
<output name="rdmat_ev_uerr_r6"/>
<output name="rdmat_ev_cerr_r6"/>
<output name="rdmat_local_valid"/>
<output name="rdmat_remote_valid"/>
<output name="rdma_destid0"/>
<output name="rdma_destid1"/>
<output name="rdma_destid2"/>
<output name="rdma_destid3"/>
<output name="noalloc_evict_mcu_c4"/>
<output name="rdmat_rdma_siq_hit_qual_c2"/>
<output name="rdmat_rdma_cam_hit_vec_c5"/>
<output name="rdmat_rdma_mbid_vld"/>
<output name="scan_out"/>
<output name="l2t_l2b_ctag_c7"/>
<output name="rdma_mbist_cam_hit"/>
<output name="l2t_dbg_xbar_vcid"/>
<output name="l2t_dbg_sii_iq_dequeue"/>
<output name="csr_3_or_4_way_config_buf"/>
<complexity cyclo1="5" cyclo2="5" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="4" />
<volume nNodes="723" nStmts="0" nExprs="304" nInputs="48" nOutputs="33" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="114" nOther="305" />
</block>
<block name="l2t_ret_dp">
<input name="l2d_l2t_decc_c6"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<output name="ret_data_c7_buf"/>
<output name="ret_ecc_c7_buf"/>
<output name="scan_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="76" nStmts="0" nExprs="30" nInputs="8" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="15" nOther="31" />
</block>
<block name="l2t_siq_ctl">
<input name="l2clk"/>
<input name="wmr_l"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="clc_l2t_snp_vld"/>
<input name="clc_l2t_snp_req"/>
<input name="arb_siqsel_px2"/>
<input name="arb_siq_vuad_ce_err_c3"/>
<input name="arb_siq_vld_c2"/>
<input name="arbdec_arbdp_inst_tecc_c3"/>
<input name="arbdec_arbdp_inst_siq_c3"/>
<input name="tagctl_arb_vuad_ce_err_c3"/>
<input name="misbuf_siq_hit_mb_c3"/>
<input name="misbuf_wake_up_siq"/>
<input name="filbuf_siq_hit_fb_c3"/>
<input name="filbuf_wake_up_siq"/>
<input name="l2t_mb0_run"/>
<input name="l2t_mb0_siqarray_wr_en"/>
<input name="l2t_mb0_siqarray_rd_en"/>
<input name="l2t_mb0_addr"/>
<input name="mb0_l2t_mbist_write_data"/>
<input name="siqarray_rd_data"/>
<input name="tagdp_siq_par_err_c3"/>
<input name="tag_siq_hit_unqual_c2"/>
<output name="scan_out"/>
<output name="siq_siqarray_wr_en"/>
<output name="siq_siqarray_wr_wl"/>
<output name="siq_siqarray_rd_en"/>
<output name="siq_siqarray_rd_wl"/>
<output name="siq_siqarray_wr_data"/>
<output name="siq_arb_vld_px1"/>
<output name="siq_read_data_d1"/>
<output name="siq_arbdp_tecc_set"/>
<output name="siqarray_rw_fail"/>
<output name="siq_rqtyp_perr"/>
<output name="siq_csr_perr_sid"/>
<complexity cyclo1="6" cyclo2="6" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="5" />
<volume nNodes="315" nStmts="0" nExprs="127" nInputs="27" nOutputs="12" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="60" nOther="128" />
</block>
<block name="l2t_srq_ctl">
<input name="l2clk"/>
<input name="wmr_l"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tag_srq_nsr_c5"/>
<input name="tag_sid_c5"/>
<input name="tag_srq_siq_vld_c5"/>
<input name="tag_inv_inst_vld_c4"/>
<input name="wbuf_srq_wb_hit_c5"/>
<input name="oqu_srq_enqueue"/>
<input name="oqu_srq_ready"/>
<output name="scan_out"/>
<output name="l2t_clc_resp_vld"/>
<output name="l2t_clc_resp_sid"/>
<output name="l2t_clc_resp"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="641" nStmts="0" nExprs="253" nInputs="14" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="134" nOther="254" />
</block>
<block name="l2t">
<input name="vnw_ary"/>
<input name="pcx_l2t_data_rdy_px1"/>
<input name="pcx_l2t_data_px2"/>
<input name="pcx_l2t_atm_px1"/>
<input name="cpx_l2t_grant_cx"/>
<input name="ncu_l2t_pm"/>
<input name="ncu_l2t_ba01"/>
<input name="ncu_l2t_ba23"/>
<input name="ncu_l2t_ba45"/>
<input name="ncu_l2t_ba67"/>
<input name="ncu_spc0_core_enable_status"/>
<input name="ncu_spc1_core_enable_status"/>
<input name="ncu_spc2_core_enable_status"/>
<input name="ncu_spc3_core_enable_status"/>
<input name="ncu_spc4_core_enable_status"/>
<input name="ncu_spc5_core_enable_status"/>
<input name="ncu_spc6_core_enable_status"/>
<input name="ncu_spc7_core_enable_status"/>
<input name="ncx_l2t_1way"/>
<input name="ncx_l2t_ext_hub"/>
<input name="l2d_l2t_decc_c6"/>
<input name="l2b_l2t_ev_uerr_r5"/>
<input name="l2b_l2t_ev_cerr_r5"/>
<input name="l2b_l2t_rdma_uerr_c10"/>
<input name="l2b_l2t_rdma_cerr_c10"/>
<input name="l2b_l2t_rdma_notdata_c10"/>
<input name="clc_l2t_rd_ack"/>
<input name="clc_l2t_wr_ack"/>
<input name="clc_l2t_chunk_id_r3"/>
<input name="clc_l2t_data_vld_r3"/>
<input name="clc_l2t_odb_full"/>
<input name="clc_l2t_c2c_data_r3"/>
<input name="clc_l2t_src_id_r3"/>
<input name="clc_l2t_remote_data_r3"/>
<input name="clc_l2t_rd_req_id_r3"/>
<input name="clc_l2t_secc_err_r6"/>
<input name="clc_l2t_mecc_err_r6"/>
<input name="clc_l2t_corr_err"/>
<input name="clc_l2t_uncorr_err"/>
<input name="clc_l2t_snp_vld"/>
<input name="clc_l2t_snp_req"/>
<input name="clc_l2t_resp_vld"/>
<input name="clc_l2t_resp"/>
<input name="mcu_l2t_scb_mecc_err"/>
<input name="mcu_l2t_scb_secc_err"/>
<input name="scan_in"/>
<input name="l2t_siu_delay"/>
<input name="sii_l2t_req_vld"/>
<input name="sii_l2t_req"/>
<input name="sii_l2b_ecc"/>
<input name="gclk"/>
<input name="rst_por_"/>
<input name="rst_wmr_"/>
<input name="rst_wmr_protect"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_muxtest"/>
<input name="tcu_dectest"/>
<input name="ccu_slow_cmp_sync_en"/>
<input name="ccu_cmp_slow_sync_en"/>
<input name="tcu_atpg_mode"/>
<input name="tcu_se_scancollar_in"/>
<input name="tcu_se_scancollar_out"/>
<input name="tcu_array_wr_inhibit"/>
<input name="tcu_array_bypass"/>
<input name="cluster_arst_l"/>
<input name="dbg_l2t_dbgbus_in"/>
<input name="efu_l2t_fuse_clr"/>
<input name="efu_l2t_fuse_xfer_en"/>
<input name="efu_l2t_fuse_data"/>
<input name="tcu_mbist_bisi_en"/>
<input name="tcu_l2t_mbist_start"/>
<input name="tcu_l2t_mbist_scan_in"/>
<input name="tcu_mbist_user_mode"/>
<input name="l2t_rep_in0"/>
<input name="l2t_rep_in1"/>
<input name="l2t_rep_in2"/>
<input name="l2t_rep_in3"/>
<input name="l2t_rep_in4"/>
<input name="l2t_rep_in5"/>
<input name="l2t_rep_in6"/>
<input name="l2t_rep_in7"/>
<input name="l2t_rep_in8"/>
<input name="l2t_rep_in9"/>
<input name="l2t_rep_in10"/>
<input name="l2t_rep_in11"/>
<input name="l2t_rep_in12"/>
<input name="l2t_rep_in13"/>
<input name="l2t_rep_in14"/>
<input name="l2t_rep_in15"/>
<input name="l2t_rep_in16"/>
<input name="l2t_rep_in17"/>
<input name="l2t_rep_in18"/>
<input name="l2t_rep_in19"/>
<input name="l2t_lstg_in"/>
<input name="l2t_rstg_in"/>
<input name="tcu_l2t_shscan_scan_in"/>
<input name="tcu_l2t_shscan_aclk"/>
<input name="tcu_l2t_shscan_bclk"/>
<input name="tcu_l2t_shscan_scan_en"/>
<input name="tcu_l2t_shscan_pce_ov"/>
<input name="tcu_l2t_shscan_clk_stop"/>
<input name="tcu_l2t_coresel"/>
<input name="tcu_l2t_tag_or_data_sel"/>
<input name="l2t_tcu_dmo_out_prev"/>
<output name="l2t_cpx_req_cq"/>
<output name="l2t_cpx_atom_cq"/>
<output name="l2t_cpx_data_ca"/>
<output name="l2t_pcx_stall_pq"/>
<output name="l2t_l2d_way_sel_c2"/>
<output name="l2t_l2d_rd_wr_c2"/>
<output name="l2t_l2d_set_c2"/>
<output name="l2t_l2d_col_offset_c2"/>
<output name="l2t_l2d_word_en_c2"/>
<output name="l2t_l2d_fbrd_c3"/>
<output name="l2t_l2d_fb_hit_c3"/>
<output name="l2t_l2d_stdecc_c2"/>
<output name="l2t_l2b_clc_hdr"/>
<output name="l2t_l2b_fbrd_en_c3"/>
<output name="l2t_l2b_fbrd_wl_c3"/>
<output name="l2t_l2b_fbwr_wen_r2"/>
<output name="l2t_l2b_fbwr_wl_r2"/>
<output name="l2t_l2b_fbd_stdatasel_c3"/>
<output name="l2t_l2b_wbwr_wen_c6"/>
<output name="l2t_l2b_wbwr_wl_c6"/>
<output name="l2t_l2b_wbrd_en_r0"/>
<output name="l2t_l2b_wbrd_wl_r0"/>
<output name="l2t_l2b_ev_dword_r0"/>
<output name="l2t_l2b_evict_en_r0"/>
<output name="l2t_l2b_rdma_wren_s2"/>
<output name="l2t_l2b_rdma_wrwl_s2"/>
<output name="l2t_l2b_rdma_rdwl_r0"/>
<output name="l2t_l2b_rdma_rden_r0"/>
<output name="l2t_l2b_ctag_en_c7"/>
<output name="l2t_l2b_ctag_c7"/>
<output name="l2t_l2b_word_c7"/>
<output name="l2t_l2b_req_en_c7"/>
<output name="l2t_l2b_word_vld_c7"/>
<output name="l2t_rst_fatal_error"/>
<output name="l2t_clc_rd_req"/>
<output name="l2t_clc_wr_req"/>
<output name="l2t_clc_req_id"/>
<output name="l2t_clc_addr"/>
<output name="l2t_clc_addr_5"/>
<output name="l2t_clc_rqtyp"/>
<output name="l2t_clc_dest_id"/>
<output name="l2t_clc_1gb_addr"/>
<output name="l2t_clc_resp"/>
<output name="l2t_clc_resp_sid"/>
<output name="l2t_clc_resp_vld"/>
<output name="l2t_sii_iq_dequeue"/>
<output name="l2t_sii_wib_dequeue"/>
<output name="scan_out"/>
<output name="l2t_dbg_err_event"/>
<output name="l2t_dbg_dbgbus_out"/>
<output name="l2t_efu_fuse_data"/>
<output name="l2t_efu_fuse_xfer_en"/>
<output name="l2t_tcu_mbist_done"/>
<output name="l2t_tcu_mbist_fail"/>
<output name="l2t_tcu_mbist_scan_out"/>
<output name="l2t_rep_out0"/>
<output name="l2t_rep_out1"/>
<output name="l2t_rep_out2"/>
<output name="l2t_rep_out3"/>
<output name="l2t_rep_out4"/>
<output name="l2t_rep_out5"/>
<output name="l2t_rep_out6"/>
<output name="l2t_rep_out7"/>
<output name="l2t_rep_out8"/>
<output name="l2t_rep_out9"/>
<output name="l2t_rep_out10"/>
<output name="l2t_rep_out11"/>
<output name="l2t_rep_out12"/>
<output name="l2t_rep_out13"/>
<output name="l2t_rep_out14"/>
<output name="l2t_rep_out15"/>
<output name="l2t_rep_out16"/>
<output name="l2t_rep_out17"/>
<output name="l2t_rep_out18"/>
<output name="l2t_rep_out19"/>
<output name="l2t_lstg_out"/>
<output name="l2t_rstg_out"/>
<output name="l2t_tcu_shscan_scan_out"/>
<output name="l2t_tcu_dmo_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="6876" nStmts="0" nExprs="3400" nInputs="108" nOutputs="79" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="74" nOther="3402" />
</block>
<block name="l2t_tag_ctl">
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="misbuf_uncorr_err_c1"/>
<input name="misbuf_notdata_err_c1"/>
<input name="decdp_cas2_from_mb_ctrue_c1"/>
<input name="arb_vuad_ce_err_c3"/>
<input name="misbuf_hit_st_dep_zero"/>
<input name="tag_way_sel_c2"/>
<input name="vlddir_vuad_valid_c2"/>
<input name="tagdp_lru_way_sel_c3"/>
<input name="misbuf_vuad_ce_instr_ack_c2"/>
<input name="tagdp_tag_par_err_c3"/>
<input name="bist_data_enc_way_sel_c1"/>
<input name="bist_data_enable_c1"/>
<input name="bist_data_wr_enable_c1"/>
<input name="bist_data_waddr_c1"/>
<input name="mbist_run"/>
<input name="arbadr_arbdp_addr5to4_c1"/>
<input name="arbadr_arbdp_addr3to2_c1"/>
<input name="arbadr_arbaddr_addr22_c2"/>
<input name="arbadr_arbdp_diag_wr_way_c2"/>
<input name="arbdec_arbdp_inst_way_c3"/>
<input name="arb_decdp_tag_wr_c1"/>
<input name="arb_decdp_cas2_from_mb_c2"/>
<input name="arb_decdp_strst_inst_c2"/>
<input name="arb_arbdp_dword_st_c1"/>
<input name="arb_decdp_rmo_st_c3"/>
<input name="arbdec_arbdp_rdma_inst_c1"/>
<input name="arb_decdp_ld64_inst_c1"/>
<input name="arb_decdp_wr64_inst_c2"/>
<input name="arb_decdp_wr8_inst_c2"/>
<input name="arb_decdp_ld64_inst_c2"/>
<input name="arb_tag_pst_with_ctrue_c1"/>
<input name="csr_l2_bypass_mode_on"/>
<input name="arb_bist_or_diag_acc_c1"/>
<input name="arb_fill_vld_c2"/>
<input name="arb_imiss_vld_c2"/>
<input name="arb_evict_vld_c2"/>
<input name="arb_tag_inst_vld_c2"/>
<input name="arb_waysel_gate_c2"/>
<input name="arb_data_diag_st_c2"/>
<input name="arb_csr_wr_en_c3"/>
<input name="arb_csr_rd_en_c3"/>
<input name="arb_diag_complete_c3"/>
<input name="deccck_scrd_uncorr_err_c8"/>
<input name="misbuf_tag_hit_unqual_c2"/>
<input name="misbuf_uncorr_err_c2"/>
<input name="misbuf_corr_err_c2"/>
<input name="misbuf_notdata_err_c2"/>
<input name="misbuf_wr64_miss_comp_c3"/>
<input name="misbuf_arb_hit_c3"/>
<input name="filbuf_match_c3"/>
<input name="arb_decdp_swap_inst_c2"/>
<input name="arb_arbdp_tag_pst_no_ctrue_c2"/>
<input name="arb_decdp_cas1_inst_c2"/>
<input name="arb_decdp_ld_inst_c2"/>
<input name="arbdec_arbdp_inst_mb_c2"/>
<input name="arbdec_arbdp_inst_dep_c2"/>
<input name="arbdec_arbdp_inst_true_dep_c2"/>
<input name="arb_decdp_st_inst_c2"/>
<input name="arb_decdp_st_with_ctrue_c2"/>
<input name="arb_decdp_inst_int_c2"/>
<input name="arb_decdp_fwd_req_c2"/>
<input name="arb_inst_diag_c1"/>
<input name="arb_inval_inst_c2"/>
<input name="arb_waysel_inst_vld_c2"/>
<input name="arb_inst_vld_c2_prev"/>
<input name="arb_upper_four_byte_access_c1"/>
<input name="arb_lower_four_byte_access_c1"/>
<input name="arb_rdwr_inst_vld_c2"/>
<input name="arb_wr8_inst_no_ctrue_c1"/>
<input name="filbuf_tag_hit_c2"/>
<input name="filbuf_tag_hit_frm_mb_c2"/>
<input name="filbuf_tag_evict_way_c3"/>
<input name="filbuf_mcu_l2t_chunk_id_r5"/>
<input name="filbuf_mcu_l2t_data_vld_r5"/>
<input name="filbuf_dis_cerr_c3"/>
<input name="filbuf_dis_uerr_c3"/>
<input name="filbuf_dis_nderr_c3"/>
<input name="oqu_st_complete_c7"/>
<input name="arbdec_arbdp_tecc_c1"/>
<input name="wmr_l"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="csr_error_nceen"/>
<input name="csr_error_ceen"/>
<input name="tagdp_misbuf_par_err_c3"/>
<input name="mbist_arb_l2d_en"/>
<input name="arb_siq_vld_c2"/>
<input name="arbdec_arbdp_inst_siq_c1"/>
<input name="arb_siq_local_c2"/>
<input name="arb_tag_rto_vld_c2"/>
<input name="arb_decdp_rtd_vld_c2"/>
<input name="arb_tag_inv_vld_c2"/>
<input name="arb_siq_sid_c2"/>
<input name="vlddir_vuad_dirty_c2"/>
<input name="usaloc_vuad_shared_c2"/>
<input name="misbuf_siq_hit_mb_c3"/>
<input name="filbuf_siq_hit_fb_c3"/>
<input name="misbuf_hit_wake_up_siq_entry_c3"/>
<input name="misbuf_st_ack_pass_c3"/>
<input name="ncx_l2t_1way_buf"/>
<input name="ncx_l2t_ext_hub_buf"/>
<input name="misbuf_arb_vuad_err_true_c3"/>
<input name="tagdp_all_ways_locked_c3"/>
<output name="tag_dir_l2way_sel_c4"/>
<output name="tag_hit_way_vld_c3"/>
<output name="tag_hit_way_vld_unqual_c3"/>
<output name="tag_st_to_data_array_c3"/>
<output name="tag_hit_l2orfb_c3"/>
<output name="sel_diag_store_data_c7"/>
<output name="tag_data_array_wr_active_c1"/>
<output name="tag_miss_unqual_c2"/>
<output name="tag_hit_unqual_c2"/>
<output name="tag_hit_unqual_c3"/>
<output name="tag_hit_c3"/>
<output name="tag_lru_way_c4"/>
<output name="tag_rdma_vld_px0_p"/>
<output name="tag_hit_not_comp_c3"/>
<output name="tag_hit_not_comp_c3_1way"/>
<output name="tag_alt_tag_miss_unqual_c3"/>
<output name="tag_misbuf_rdma_reg_vld_c2"/>
<output name="tag_vuad_rdma_reg_vld_c2"/>
<output name="tag_misbuf_int_ack_c3"/>
<output name="tag_ack_c3"/>
<output name="l2t_l2b_fbwr_wen_r2"/>
<output name="l2t_l2b_fbd_stdatasel_c3"/>
<output name="tagctl_l2drpt_mux4_way_sel_c1"/>
<output name="dec_col_offset_prev_c1"/>
<output name="tag_l2d_rd_wr_c2"/>
<output name="tag_l2d_word_en_c2"/>
<output name="tag_deccck_addr3_c7"/>
<output name="tag_decc_tag_acc_en_px2"/>
<output name="tag_data_ecc_active_c3"/>
<output name="tag_deccck_data_sel_c8"/>
<output name="tag_scrub_rd_vld_c7"/>
<output name="tag_spc_rd_vld_c6"/>
<output name="tag_bsc_rd_vld_c7"/>
<output name="tag_scrub_addr_way"/>
<output name="tag_imiss_hit_c5"/>
<output name="tag_ld_hit_c5"/>
<output name="tag_strst_ack_c5"/>
<output name="tag_st_ack_c5"/>
<output name="tag_inval_req_c5"/>
<output name="tag_st_req_c5"/>
<output name="tag_nonmem_comp_c6"/>
<output name="tag_uerr_ack_c5"/>
<output name="tag_cerr_ack_c5"/>
<output name="tag_int_ack_c5"/>
<output name="tag_fwd_req_ret_c5"/>
<output name="tag_sel_rdma_inval_vec_c5"/>
<output name="tag_rdma_wr_comp_c4"/>
<output name="tag_rmo_st_ack_c5"/>
<output name="tag_inst_mb_c5"/>
<output name="tag_hit_c5"/>
<output name="tag_store_inst_c5"/>
<output name="tag_fwd_req_ld_c6"/>
<output name="tag_rdma_gate_off_c2"/>
<output name="tag_rd64_complete_c11"/>
<output name="tag_uerr_ack_tmp_c4"/>
<output name="tag_cerr_ack_tmp_c4"/>
<output name="tag_spc_rd_cond_c3"/>
<output name="tag_rdma_vld_px1"/>
<output name="tag_rdma_ev_en_c4"/>
<output name="tag_inc_rdma_cnt_c4"/>
<output name="tag_set_rdma_reg_vld_c4"/>
<output name="tag_siu_req_en_c52"/>
<output name="tag_store_inst_c3"/>
<output name="tag_sel_siq_inval_vec_c5"/>
<output name="tag_srq_nsr_c5"/>
<output name="tag_sid_c5"/>
<output name="tag_srq_siq_vld_c5"/>
<output name="tag_wbuf_cb_data_en_c3"/>
<output name="tag_wbuf_c2c_c4"/>
<output name="tag_misbuf_hit_m_or_e_c2"/>
<output name="tag_arb_hit_m_or_e_c3"/>
<output name="tag_rtd_inst_vld_c4"/>
<output name="tag_inv_inst_vld_c4"/>
<output name="tag_wbuf_arb_siq_vld_c4"/>
<output name="tag_hit_l2orfb_unqual_c3"/>
<output name="tag_wr64_hit_complete_c2"/>
<output name="tag_siq_hit_unqual_c2"/>
<output name="scan_out"/>
<output name="tag_misbuf_par_err_c3"/>
<complexity cyclo1="15" cyclo2="15" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="14" />
<volume nNodes="2554" nStmts="0" nExprs="1018" nInputs="107" nOutputs="79" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="517" nOther="1019" />
</block>
<block name="l2t_tagdp_ctl">
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="vlddir_vuad_valid_c2"/>
<input name="tag_parity_c2"/>
<input name="tag_way_sel_c2"/>
<input name="vuaddp_vuad_tagd_sel_c2_d1"/>
<input name="bist_way_px"/>
<input name="bist_enable_px"/>
<input name="vuad_dp_diag_data_c7"/>
<input name="arbadr_arbdp_diag_wr_way_c2"/>
<input name="arb_tecc_way_c2"/>
<input name="arb_normal_tagacc_c2"/>
<input name="arb_tagd_tecc_c2"/>
<input name="arb_tagd_perr_vld_c2"/>
<input name="misbuf_hit_c3"/>
<input name="mbist_run"/>
<input name="csr_l2_dir_map_on"/>
<input name="arb_l2tag_vld_c4"/>
<input name="arb_vuad_ce_err_c3"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="wmr_l"/>
<input name="usaloc_vuad_used_c2"/>
<input name="usaloc_vuad_alloc_c2"/>
<input name="arb_evict_vld_c2"/>
<input name="arb_pf_ice_inst_c2"/>
<output name="tag_way_sel_c2_buff"/>
<output name="tagdp_quad0_muxsel_c3"/>
<output name="tagdp_quad1_muxsel_c3"/>
<output name="tagdp_quad2_muxsel_c3"/>
<output name="tagdp_quad3_muxsel_c3"/>
<output name="tagdp_tag_quad_muxsel_c3"/>
<output name="tagdp_vuad_dp_diag_data_c7_buf"/>
<output name="tagdp_misbuf_par_err_c3"/>
<output name="tagdp_tag_par_err_c3"/>
<output name="tagdp_arb_par_err_c3"/>
<output name="tagdp_siq_par_err_c3"/>
<output name="tagdp_l2drpt_par_err_c3"/>
<output name="tagdp_tag_error_c8"/>
<output name="scan_out"/>
<output name="tagdp_lru_way_sel_c3"/>
<output name="tagdp_evict_c3_1"/>
<output name="tagdp_invalid_evict_c3"/>
<output name="tagdp_all_ways_locked_c3"/>
<output name="tagdp_usaloc_all_ways_locked_c3"/>
<output name="tagdp_misbuf_all_ways_locked_c3"/>
<complexity cyclo1="6" cyclo2="6" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="5" />
<volume nNodes="904" nStmts="0" nExprs="337" nInputs="28" nOutputs="20" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="229" nOther="338" />
</block>
<block name="l2t_usaloc_dp">
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_muxtest"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<input name="tagdp_lru_way_sel_c3"/>
<input name="vuaddp_fill_way_c3"/>
<input name="tag_hit_way_vld_c3"/>
<input name="arb_vuad_ce_err_c3"/>
<input name="tagdp_all_ways_locked_c3"/>
<input name="vuadpm_bistordiag_ua_data"/>
<input name="vuaddp_vuad_evict_c3"/>
<input name="vuaddp_wr64_inst_c3"/>
<input name="vuaddp_vuad_sel_c4"/>
<input name="vuaddp_vuad_sel_rd"/>
<input name="vuaddp_vuad_sel_c2_d1"/>
<input name="vuaddp_bistordiag_wr_ua_c4"/>
<input name="vuaddp_bistordiag_wr_vd_c4"/>
<input name="vuaddp_sel_ua_wr_data_byp"/>
<input name="vuaddp_alloc_set_cond_c3"/>
<input name="filbuf_vuad_bypassed_c3"/>
<input name="arb_bs_or_bis_inst_c2"/>
<input name="vuad_array_rd_data_c1"/>
<input name="vuaddp_rto_inst_c3"/>
<input name="vuaddp_rts_inst_c3"/>
<input name="vuaddp_inv_inst_c3"/>
<input name="vuaddp_fill_set_shared_c3"/>
<input name="vuaddp_fill_reset_shared_c3"/>
<input name="shared_corr_c2"/>
<input name="alloc_corr_c2"/>
<input name="misbuf_st_upgrade_c3"/>
<input name="tag_hit_way_vld_unqual_c3"/>
<input name="misbuf_alloc_rst_cond_c3"/>
<input name="misbuf_usaloc_st_ack_pass_c3"/>
<input name="misbuf_usaloc_vuad_err_true_c3"/>
<input name="vuad_usaloc_mux_used_and_alloc_comb_sel0"/>
<input name="vuad_usaloc_mux_used_and_alloc_comb_sel1"/>
<input name="vuad_usaloc_mux_used_and_alloc_comb_sel2"/>
<input name="vuad_usaloc_mux_used_and_alloc_comb_sel3"/>
<input name="vuad_usaloc_mux_used_and_alloc_comb_sel4"/>
<input name="vuad_usaloc_mux_used_and_alloc_comb_sel5"/>
<output name="scan_out"/>
<output name="usaloc_vuad_array_wr_data_c4"/>
<output name="usaloc_vuad_used_c2"/>
<output name="usaloc_vuad_alloc_c2"/>
<output name="usaloc_diag_rd_ua_out"/>
<output name="usaloc_vuad_shared_c2"/>
<output name="alloc_byp_c3_in"/>
<output name="shared_byp_c3_in"/>
<output name="usaloc_vuad_shared_ce_c3"/>
<output name="usaloc_ecc_shared_c2"/>
<output name="usaloc_ecc_alloc_c2"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="487" nStmts="0" nExprs="234" nInputs="44" nOutputs="11" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="18" nOther="235" />
</block>
<block name="l2t_vlddir_dp">
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<input name="tcu_muxtest"/>
<input name="vuaddp_lru_way_c3"/>
<input name="vuaddp_fill_way_c3"/>
<input name="vuadpm_bistordiag_vd_data"/>
<input name="tag_hit_way_vld_c3"/>
<input name="arb_vuad_ce_err_c3"/>
<input name="vuaddp_vuad_evict_c3"/>
<input name="vuaddp_wr64_inst_c3"/>
<input name="vuaddp_st_to_data_array_c3"/>
<input name="vuaddp_vuad_sel_c2"/>
<input name="vuaddp_vuad_sel_c4"/>
<input name="vuaddp_vuad_sel_rd"/>
<input name="vuaddp_vuad_sel_c2_d1"/>
<input name="vuaddp_bistordiag_wr_vd_c4"/>
<input name="vuaddp_sel_vd_wr_data_byp"/>
<input name="vuad_array_rd_data_c1"/>
<input name="vuaddp_rto_inst_c3"/>
<input name="vuaddp_inv_inst_c3"/>
<input name="vuaddp_fill_set_dirty_c3"/>
<input name="valid_corr_c2"/>
<input name="dirty_corr_c2"/>
<input name="tag_hit_way_vld_unqual_c3"/>
<input name="misbuf_usaloc_st_ack_pass_c3"/>
<input name="misbuf_usaloc_vuad_err_true_c3"/>
<input name="mux_valid_dirty_c1_sel0"/>
<input name="mux_valid_dirty_c1_sel1"/>
<input name="mux_valid_dirty_c1_sel2"/>
<output name="scan_out"/>
<output name="vlddir_vuad_array_wr_data_c4"/>
<output name="vlddir_dirty_evict_c3"/>
<output name="vlddir_vuad_valid_c2"/>
<output name="vlddir_ecc_valid_c2"/>
<output name="vlddir_diag_rd_vd_out"/>
<output name="valid_byp_c3_in"/>
<output name="dirty_byp_c3_in"/>
<output name="vlddir_vuad_dirty_c2"/>
<output name="vlddir_ecc_dirty_c2"/>
<output name="vlddir_vuad_valid_ce_c3"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="382" nStmts="0" nExprs="182" nInputs="34" nOutputs="11" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="17" nOther="183" />
</block>
<block name="l2t_vuad_ctl">
<input name="l2clk"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<input name="scan_in"/>
<input name="rd_addr1"/>
<input name="rd_addr2"/>
<input name="rd_addr_sel"/>
<input name="wr_addr"/>
<input name="wr_en0"/>
<input name="wr_en1"/>
<input name="array_rd_en"/>
<input name="bist_vuad_idx_c3"/>
<input name="evctag_vuad_idx_c3"/>
<input name="bist_wr_vd_c3"/>
<input name="arb_acc_vd_c2"/>
<input name="arb_acc_ua_c2"/>
<input name="arbadr_idx_c1c2comp_c1_n"/>
<input name="arbadr_idx_c1c3comp_c1_n"/>
<input name="arbadr_idx_c1c4comp_c1_n"/>
<input name="arbadr_idx_c1c5comp_c1_n"/>
<input name="arb_decdp_inst_int_c1"/>
<input name="csr_l2_bypass_mode_on"/>
<input name="arb_inst_diag_c1"/>
<input name="bist_vuad_wr_en"/>
<input name="arb_inst_vld_c2"/>
<input name="arb_inst_l2vuad_vld_c3"/>
<input name="arb_decdp_st_inst_c3"/>
<input name="arbdec_arbdp_inst_fb_c2"/>
<input name="vuadpm_ecc_ue_c4"/>
<input name="usaloc_vlddir_arb_vuad_ce_err_c3"/>
<input name="arbdec_arbdp_inst_way_c2"/>
<input name="arb_arbdp_vuadctl_pst_no_ctrue_c2"/>
<input name="arb_decdp_cas1_inst_c2"/>
<input name="arb_arbdp_pst_with_ctrue_c2"/>
<input name="arb_decdp_cas2_inst_c2"/>
<input name="arbdec_arbdp_inst_mb_c2"/>
<input name="arb_vuadctl_no_bypass_px2"/>
<input name="arb_decdp_rto_vld_c2"/>
<input name="arb_decdp_rts_vld_c2"/>
<input name="arb_decdp_inv_vld_c2"/>
<input name="arbdec_arbdp_fb_install_state_c2"/>
<input name="misbuf_vuad_siq_hit_mb_c3"/>
<input name="filbuf_vuad_siq_hit_fb_c3"/>
<input name="misbuf_wr64_miss_comp_c2"/>
<input name="tag_wr64_hit_complete_c2"/>
<input name="usaloc_vuad_shared_ce_c3"/>
<input name="tag_l2d_way_sel_c3"/>
<input name="tag_st_to_data_array_c3"/>
<input name="tag_vuad_rdma_reg_vld_c2"/>
<input name="arb_decdp_wr8_inst_c2"/>
<input name="ncx_l2t_1way_buf"/>
<input name="tagdp_arb_par_err_c3"/>
<input name="tag_hit_unqual_c3"/>
<input name="mbist_run"/>
<output name="scan_out"/>
<output name="vuaddp_vuad_sel_c2"/>
<output name="vuaddp_vuad_sel_c2_d1"/>
<output name="vuaddp_vuad_sel_c4"/>
<output name="vuaddp_vuad_sel_rd"/>
<output name="vuaddp_vuad_sel_rd_c2"/>
<output name="vuaddp_vuad_tagd_sel_c2_d1"/>
<output name="vuaddp_wr64_inst_c3"/>
<output name="vuaddp_alloc_set_cond_c3"/>
<output name="vuaddp_vuad_error_c8"/>
<output name="vuaddp_fill_way_c3"/>
<output name="vuaddp_bistordiag_wr_vd_c4"/>
<output name="vuaddp_bistordiag_wr_ua_c4"/>
<output name="vuaddp_sel_ua_wr_data_byp"/>
<output name="vuaddp_sel_vd_wr_data_byp"/>
<output name="vuaddp_sel_diag0_data_wr_c3"/>
<output name="vuaddp_sel_diag1_data_wr_c3"/>
<output name="vuaddp_vuad_array_wr_en0_c4"/>
<output name="vuaddp_vuad_array_wr_en1_c4"/>
<output name="vuaddp_vuad_idx_c4"/>
<output name="vuad_rd_addr1_r0"/>
<output name="vuad_rd_addr2_r0"/>
<output name="vuad_rd_addr_sel_r0"/>
<output name="vuad_wr_addr_r0"/>
<output name="vuad_word_en_r0"/>
<output name="vuad_wr_en_r0c0"/>
<output name="vuad_wr_en_r0c1"/>
<output name="vuad_mux1_h_sel_r0"/>
<output name="vuad_mux1_l_sel_r0"/>
<output name="vuad_mux2_sel_r0"/>
<output name="vuad_rd_en_r0"/>
<output name="vuad_rd_addr1_r1"/>
<output name="vuad_rd_addr2_r1"/>
<output name="vuad_rd_addr_sel_r1"/>
<output name="vuad_wr_addr_r1"/>
<output name="vuad_word_en_r1"/>
<output name="vuad_wr_en_r1c0"/>
<output name="vuad_wr_en_r1c1"/>
<output name="vuad_rd_en_r1"/>
<output name="vuad_rd_addr1_r2"/>
<output name="vuad_rd_addr2_r2"/>
<output name="vuad_rd_addr_sel_r2"/>
<output name="vuad_wr_addr_r2"/>
<output name="vuad_word_en_r2"/>
<output name="vuad_wr_en_r2c0"/>
<output name="vuad_wr_en_r2c1"/>
<output name="vuad_mux1_h_sel_r2"/>
<output name="vuad_mux1_l_sel_r2"/>
<output name="vuad_mux2_sel_r2"/>
<output name="vuad_rd_en_r2"/>
<output name="vuad_rd_addr1_r3"/>
<output name="vuad_rd_addr2_r3"/>
<output name="vuad_rd_addr_sel_r3"/>
<output name="vuad_wr_addr_r3"/>
<output name="vuad_word_en_r3"/>
<output name="vuad_wr_en_r3c0"/>
<output name="vuad_wr_en_r3c1"/>
<output name="vuad_rd_en_r3"/>
<output name="vuad_mux_sel"/>
<output name="vuaddp_rto_inst_c3"/>
<output name="vuaddp_rts_inst_c3"/>
<output name="vuaddp_inv_inst_c3"/>
<output name="vuaddp_fill_set_dirty_c3"/>
<output name="vuaddp_fill_set_shared_c3"/>
<output name="vuaddp_fill_reset_shared_c3"/>
<output name="vuad_usaloc_mux_used_and_alloc_comb_sel0"/>
<output name="vuad_usaloc_mux_used_and_alloc_comb_sel1"/>
<output name="vuad_usaloc_mux_used_and_alloc_comb_sel2"/>
<output name="vuad_usaloc_mux_used_and_alloc_comb_sel3"/>
<output name="vuad_usaloc_mux_used_and_alloc_comb_sel4"/>
<output name="vuad_usaloc_mux_used_and_alloc_comb_sel5"/>
<output name="mux_valid_dirty_c1_sel0"/>
<output name="mux_valid_dirty_c1_sel1"/>
<output name="mux_valid_dirty_c1_sel2"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="727" nStmts="0" nExprs="276" nInputs="57" nOutputs="74" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="174" nOther="277" />
</block>
<block name="l2t_vuaddp_ctl">
<input name="l2clk"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="scan_in"/>
<input name="sehold"/>
<input name="bist_vuad_idx_c3"/>
<input name="evctag_vuad_idx_c3"/>
<input name="bist_wr_vd_c3"/>
<input name="tag_hit_way_vld_c3"/>
<input name="tagdp_lru_way_sel_c3"/>
<input name="tag_st_to_data_array_c3"/>
<input name="arb_decdp_wr64_inst_c2"/>
<input name="tagdp_evict_c3"/>
<input name="arb_acc_vd_c2"/>
<input name="arb_acc_ua_c2"/>
<input name="arbadr_idx_c1c2comp_c1"/>
<input name="arbadr_idx_c1c3comp_c1"/>
<input name="arbadr_idx_c1c4comp_c1"/>
<input name="arbadr_idx_c1c5comp_c1"/>
<input name="arb_decdp_inst_int_c1"/>
<input name="csr_l2_bypass_mode_on"/>
<input name="arb_inst_diag_c1"/>
<input name="bist_vuad_wr_en"/>
<input name="arb_inst_vld_c2"/>
<input name="arb_inst_l2vuad_vld_c3"/>
<input name="arb_decdp_st_inst_c3"/>
<input name="arbdec_arbdp_inst_fb_c2"/>
<input name="vuadpm_vd_ue_c4"/>
<input name="vuadpm_ua_ue_c4"/>
<input name="arb_vuad_ce_err_c3"/>
<input name="mbist_run"/>
<input name="arbdec_arbdp_inst_way_c2"/>
<input name="arb_arbdp_vuadctl_pst_no_ctrue_c2"/>
<input name="arb_decdp_cas1_inst_c2"/>
<input name="arb_arbdp_pst_with_ctrue_c2"/>
<input name="arb_decdp_cas2_inst_c2"/>
<input name="arbdec_arbdp_inst_mb_c2"/>
<input name="arb_vuadctl_no_bypass_px2"/>
<output name="scan_out"/>
<output name="vuaddp_vuad_sel_c2"/>
<output name="vuaddp_vuad_sel_c2_d1"/>
<output name="vuaddp_vuad_sel_c2orc3"/>
<output name="vuaddp_vuad_sel_c4"/>
<output name="vuaddp_vuad_sel_rd"/>
<output name="vuaddp_vuad_tagd_sel_c2_d1"/>
<output name="vuaddp_st_to_data_array_c3"/>
<output name="vuaddp_wr64_inst_c3"/>
<output name="vuaddp_vuad_evict_c3"/>
<output name="vuaddp_alloc_set_cond_c3"/>
<output name="vuaddp_alloc_rst_cond_c3"/>
<output name="vuaddp_vuad_error_c8"/>
<output name="vuaddp_hit_wayvld_c3"/>
<output name="vuaddp_fill_way_c3"/>
<output name="vuaddp_lru_way_c3"/>
<output name="vuaddp_bistordiag_wr_vd_c4"/>
<output name="vuaddp_bistordiag_wr_ua_c4"/>
<output name="vuaddp_sel_ua_wr_data_byp"/>
<output name="vuaddp_sel_vd_wr_data_byp"/>
<output name="vuaddp_sel_diag0_data_wr_c3"/>
<output name="vuaddp_sel_diag1_data_wr_c3"/>
<output name="vuaddp_vuad_array_wr_en0_c4"/>
<output name="vuaddp_vuad_array_wr_en1_c4"/>
<output name="vuaddp_vuad_idx_c4"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="484" nStmts="0" nExprs="196" nInputs="40" nOutputs="25" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="91" nOther="197" />
</block>
<block name="l2t_vuad_dp">
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<input name="rd_addr1"/>
<input name="rd_addr2"/>
<input name="rd_addr_sel"/>
<input name="wr_addr"/>
<input name="wr_en0"/>
<input name="wr_en1"/>
<input name="array_rd_en"/>
<input name="l2clk"/>
<input name="scan_in"/>
<output name="scan_out"/>
<output name="vuad_rd_addr1_r0"/>
<output name="vuad_rd_addr2_r0"/>
<output name="vuad_rd_addr_sel_r0"/>
<output name="vuad_wr_addr_r0"/>
<output name="vuad_word_en_r0"/>
<output name="vuad_wr_en_r0c0"/>
<output name="vuad_wr_en_r0c1"/>
<output name="vuad_mux1_h_sel_r0"/>
<output name="vuad_mux1_l_sel_r0"/>
<output name="vuad_mux2_sel_r0"/>
<output name="vuad_rd_en_r0"/>
<output name="vuad_rd_addr1_r1"/>
<output name="vuad_rd_addr2_r1"/>
<output name="vuad_rd_addr_sel_r1"/>
<output name="vuad_wr_addr_r1"/>
<output name="vuad_word_en_r1"/>
<output name="vuad_wr_en_r1c0"/>
<output name="vuad_wr_en_r1c1"/>
<output name="vuad_rd_en_r1"/>
<output name="vuad_rd_addr1_r2"/>
<output name="vuad_rd_addr2_r2"/>
<output name="vuad_rd_addr_sel_r2"/>
<output name="vuad_wr_addr_r2"/>
<output name="vuad_word_en_r2"/>
<output name="vuad_wr_en_r2c0"/>
<output name="vuad_wr_en_r2c1"/>
<output name="vuad_mux1_h_sel_r2"/>
<output name="vuad_mux1_l_sel_r2"/>
<output name="vuad_mux2_sel_r2"/>
<output name="vuad_rd_en_r2"/>
<output name="vuad_rd_addr1_r3"/>
<output name="vuad_rd_addr2_r3"/>
<output name="vuad_rd_addr_sel_r3"/>
<output name="vuad_wr_addr_r3"/>
<output name="vuad_word_en_r3"/>
<output name="vuad_wr_en_r3c0"/>
<output name="vuad_wr_en_r3c1"/>
<output name="vuad_rd_en_r3"/>
<output name="vuad_mux_sel"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="384" nStmts="0" nExprs="187" nInputs="14" nOutputs="40" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="9" nOther="188" />
</block>
<block name="l2t_vuad_ecc_dp">
<input name="vuadpm_bistordiag_ecc_data"/>
<input name="vuad_array_rd_data_c1"/>
<input name="vuaddp_vuad_sel_rd"/>
<input name="vuads_ecc_wr_data_c4"/>
<input name="vuads_ecc_synd"/>
<input name="vuaddp_bistordiag_wr_vd_c4"/>
<input name="vuaddp_sel_vd_wr_data_byp"/>
<input name="vuaddp_bistordiag_wr_ua_c4"/>
<input name="vuaddp_sel_ua_wr_data_byp"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<output name="vuads_diag_rd_ecc_out"/>
<output name="vuads_array_wr_data_c4"/>
<output name="vuads_ecc_ue_c2"/>
<output name="vuads_ecc_ce_c2"/>
<output name="vuads_ecc_synd_c2"/>
<output name="vuads_ecc_c2"/>
<output name="scan_out"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="132" nStmts="0" nExprs="61" nInputs="16" nOutputs="7" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="9" nOther="62" />
</block>
<block name="l2t_vuadpm_dp">
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="usaloc_diag_rd_ua_out"/>
<input name="vlddir_diag_rd_vd_out"/>
<input name="arb_acc_ua_c2"/>
<input name="vuads_ecc_ue_c2"/>
<input name="vuads_ecc_synd_c2"/>
<input name="vuads_ecc_ce_c2"/>
<input name="arbdat_arbdata_wr_data_c2"/>
<input name="bist_vuad_data_in"/>
<input name="vuaddp_sel_diag1_data_wr_c3"/>
<input name="vuaddp_sel_diag0_data_wr_c3"/>
<input name="mbist_write_data"/>
<input name="bist_vuad_rd_en_px1"/>
<output name="scan_out"/>
<output name="vuadpm_bistordiag_ua_data"/>
<output name="vuadpm_bistordiag_vd_data"/>
<output name="vuadpm_vuad_diag_data_c7"/>
<output name="vuads_ecc_synd_c9"/>
<output name="vuadpm_ecc_ue_c4"/>
<output name="mbist_l2vuad_fail"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="240" nStmts="0" nExprs="109" nInputs="19" nOutputs="7" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="21" nOther="110" />
</block>
<block name="l2t_wbuf_ctl">
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="scan_in"/>
<input name="l2clk"/>
<input name="wmr_l"/>
<input name="vlddir_dirty_evict_c3"/>
<input name="arbdec_arbdp_inst_fb_c2"/>
<input name="misbuf_wbuf_mbid_c4"/>
<input name="misbuf_hit_c4"/>
<input name="misbuf_filbuf_mcu_pick"/>
<input name="csr_l2_bypass_mode_on"/>
<input name="wb_cam_match_c2"/>
<input name="arbadr_c1_addr_eq_wb_c4"/>
<input name="arb_wbuf_hit_off_c1"/>
<input name="arb_wbuf_inst_vld_c2"/>
<input name="clc_l2t_wr_ack"/>
<input name="clc_l2t_frack"/>
<input name="clc_l2t_snp_vld"/>
<input name="clc_l2t_frack_id"/>
<input name="clc_l2t_resp_vld"/>
<input name="clc_l2t_resp"/>
<input name="tag_wbuf_c2c_c4"/>
<input name="tag_wbuf_cb_data_en_c3"/>
<input name="ncx_l2t_ext_hub"/>
<input name="wb_write_addr_c4_39to32"/>
<input name="wb_write_addr_c4_31to30"/>
<input name="wb_write_addr_c4_10to9"/>
<input name="csr_l2_addr_ceiling_mask"/>
<input name="csr_l2_node_id"/>
<input name="csr_l2_timeout_inc"/>
<input name="clc_l2t_odb_full"/>
<input name="rdmat_local_valid"/>
<input name="rdmat_remote_valid"/>
<input name="rdma_destid0"/>
<input name="rdma_destid1"/>
<input name="rdma_destid2"/>
<input name="rdma_destid3"/>
<input name="tag_sid_c5"/>
<input name="arbdec_arbdp_inst_siq_c2"/>
<input name="rdmat_rdma_siq_hit_qual_c2"/>
<input name="rdmat_rdma_cam_hit_vec_c5"/>
<input name="ncx_l2t_1way"/>
<input name="arbadr_arbdp_addr5_c4"/>
<input name="tag_inv_inst_vld_c4"/>
<input name="tag_rtd_inst_vld_c4"/>
<input name="tag_wbuf_arb_siq_vld_c4"/>
<input name="misbuf_mbdata_wr_en_c4"/>
<input name="arb_siq_vld_c2"/>
<input name="noalloc_evict_mcu_c4"/>
<input name="rdmat_rdma_mbid_vld"/>
<input name="tcu_l2t_mbist_start"/>
<input name="l2t_siu_delay"/>
<input name="l2t_mb2_run"/>
<input name="l2t_mb2_rdmatag_rd_en"/>
<input name="l2t_mb2_wbtag_wr_en"/>
<input name="l2t_mb2_wbtag_rd_en"/>
<input name="l2t_mb2_addr"/>
<input name="wb_mbist_cam_sel"/>
<input name="csr_3_or_4_way_config_buf"/>
<output name="scan_out"/>
<output name="wbuf_wbtag_write_wl_c4"/>
<output name="wbuf_wbtag_write_en_c4"/>
<output name="wbuf_wbtag_read_wl"/>
<output name="wbuf_wbtag_read_en"/>
<output name="l2t_l2b_wbwr_wl_c6"/>
<output name="l2t_l2b_wbwr_wen_c6"/>
<output name="l2t_l2b_wbrd_wl_r0"/>
<output name="l2t_l2b_wbrd_en_r0"/>
<output name="l2t_l2b_ev_dword_r0"/>
<output name="l2t_l2b_evict_en_r0"/>
<output name="l2t_clc_wr_req"/>
<output name="l2t_l2b_clc_hdr"/>
<output name="wbuf_filbuf_req_id"/>
<output name="wbuf_filbuf_dest_id"/>
<output name="wbuf_srq_wb_hit_c5"/>
<output name="wbuf_rdma_copyback_vld"/>
<output name="wbuf_data_resets_entry"/>
<output name="wbuf_ack_resets_entry"/>
<output name="wbuf_inv_resets_entry"/>
<output name="wbuf_rdma_req_pending"/>
<output name="wbuf_rdma_cancel"/>
<output name="wbuf_rdma_sel_mbid_vld"/>
<output name="ncx_l2t_1way_buf"/>
<output name="ncx_l2t_ext_hub_buf"/>
<output name="tcu_l2t_mbist_start_buf"/>
<output name="wbuf_csr_frack_perr"/>
<output name="wbuf_csr_fsr_perr"/>
<output name="wbuf_csr_timeout"/>
<output name="wbuf_csr_invalid_pckt"/>
<output name="wbuf_csr_err_sid"/>
<output name="wbuf_csr_frack_rcvd"/>
<output name="wbuf_csr_mef"/>
<output name="wbuf_hit_unqual_c2"/>
<output name="wbuf_misbuf_dep_rdy_en"/>
<output name="wbuf_misbuf_dep_mbid"/>
<output name="wbuf_rdmat_read_wl"/>
<output name="wbuf_rdmat_read_en"/>
<output name="wbuf_wr_addr_sel"/>
<output name="wbuf_wb_or_rdma_wr_req_en"/>
<output name="wbuf_evctag_remote_wb_req"/>
<output name="wbuf_evctag_wb_req_sid"/>
<output name="wbuf_evctag_latch_err_addr"/>
<output name="wbuf_evctag_sending_cob_data"/>
<output name="wbuf_evctag_wb_cancel"/>
<output name="wbuf_evctag_local_wb_data"/>
<output name="wbuf_evctag_wb_data_sid"/>
<output name="l2t_l2b_rdma_rdwl_r0"/>
<output name="l2t_l2b_rdma_rden_r0"/>
<output name="wbuf_reset_rdmat_vld"/>
<output name="wbuf_set_rdmat_acked"/>
<output name="l2t_sii_wib_dequeue"/>
<output name="l2t_dbg_sii_wib_dequeue"/>
<output name="wb_mbist_cam_hit"/>
<complexity cyclo1="22" cyclo2="22" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="21" />
<volume nNodes="4244" nStmts="10" nExprs="1775" nInputs="61" nOutputs="54" nParams="0" nAlwaysClocks="11" nBAssign="3" nNBAssign="0" nWAssign="660" nOther="1785" />
</block>
<block name="l2t_wbufrpt_dp">
<input name="l2clk"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<input name="scan_in"/>
<input name="wbuf_rdmat_read_en"/>
<input name="wbuf_wb_read_en"/>
<input name="wbuf_wbufrpt_leave_state0"/>
<input name="wbuf_wbufrpt_next_state_1"/>
<input name="cycle_count_less_than_7_din"/>
<input name="mcu_l2t_wr_ack_d1"/>
<output name="scan_out"/>
<output name="l2t_l2b_wbrd_en_r0"/>
<output name="l2t_l2b_rdma_rden_r0"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="57" nStmts="0" nExprs="24" nInputs="13" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="8" nOther="25" />
</block>
<block name="clc_cou_132brep_dp">
<input name="din"/>
<output name="dout"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="11" nStmts="0" nExprs="4" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="7" />
</block>
<block name="clc_cou_140brep_dp">
<input name="din"/>
<output name="dout"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="11" nStmts="0" nExprs="4" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="7" />
</block>
<block name="clc_cou_46brep_dp">
<input name="din"/>
<output name="dout"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="11" nStmts="0" nExprs="4" nInputs="1" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="7" />
</block>
<block name="clc_cou_cmp144b_dp">
<input name="in0"/>
<input name="in1"/>
<output name="equal"/>
<instance name="cmp_macro"/>
<instance name="cmp_macro"/>
<instance name="nand_macro"/>
<instance name="cmp_macro"/>
<instance name="cmp_macro"/>
<instance name="nand_macro"/>
<instance name="nand_macro"/>
<instance name="buff_macro"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="55" nStmts="0" nExprs="23" nInputs="2" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="32" />
</block>
<block name="clc_cou_csr_ctl">
<input name="cou_lfu_csr_addr_d1"/>
<input name="cou_csr_rden_d1"/>
<input name="cou_csr_wren_d1"/>
<input name="cou_st_data_d1"/>
<input name="lfu_cou_interrupt_cmp"/>
<input name="b0_error_addr_s6"/>
<input name="b1_error_addr_s6"/>
<input name="b0_fsab_cerr_s5"/>
<input name="b0_ewab_mecc_err_s2"/>
<input name="b1_fsab_cerr_s5"/>
<input name="b1_ewab_mecc_err_s2"/>
<input name="mrdb_secc_rd3"/>
<input name="l2clk"/>
<input name="rst_wmr_protect"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="aclk_wmr"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<output name="cou_csr_rddata_d3"/>
<output name="sel_dbg_bypass"/>
<output name="lfureq_sel_dbg_ingress"/>
<output name="egress_sel_dbg_request"/>
<output name="egress_sel_dbg_bank1"/>
<output name="lfureq_sel_dbg_bank1"/>
<output name="sel_dbg_resp"/>
<output name="clc_l2t_b0_corr_err_prev"/>
<output name="clc_l2t_b1_corr_err_prev"/>
<output name="clc_l2t_b0_uncorr_err_prev"/>
<output name="clc_l2t_b1_uncorr_err_prev"/>
<output name="scan_out"/>
<instance name="l1clkhdr_ctl_macro"/>
<instance name="spare_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="203" nStmts="0" nExprs="71" nInputs="20" nOutputs="12" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="47" nOther="85" />
</block>
<block name="clc_cou_dataeg_dp">
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<input name="mcu_clc_rtn_data_r3"/>
<input name="mcu_clc_rtn_data_secc_r3"/>
<input name="mcu_clc_rtn_data_mecc_r3"/>
<input name="mrdb_data_pick_cyc2"/>
<input name="mrdb_rd_en_rd1"/>
<input name="mrdb_data_in_r4"/>
<input name="mrdb_data_out_rd1"/>
<input name="mbist_ram1_run_r2"/>
<input name="mbist_ram1_wrdata_r2"/>
<input name="mrdb_bistrden_r1"/>
<output name="scan_out"/>
<output name="mcu_rtn_data_r4"/>
<output name="mcu_rtn_data_secc_r4"/>
<output name="mcu_rtn_data_mecc_r4"/>
<output name="mrdb_data_dword_rd2"/>
<output name="mrdb_data_sid_0_rd2"/>
<output name="foreign_req_mem_secc_rd2"/>
<output name="foreign_req_mem_mecc_rd2"/>
<output name="foreign_req_mem_chunk_rd2"/>
<output name="mrdb_wr_data_in_r4"/>
<output name="mbist_mrdb_rw_fail"/>
<instance name="msff_macro"/>
<instance name="buff_macro"/>
<instance name="msff_macro"/>
<instance name="buff_macro"/>
<instance name="msff_macro"/>
<instance name="buff_macro"/>
<instance name="msff_macro"/>
<instance name="buff_macro"/>
<instance name="inv_macro"/>
<instance name="buff_macro"/>
<instance name="mux_macro"/>
<instance name="buff_macro"/>
<instance name="msff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="msff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="msff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="msff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="msff_macro"/>
<instance name="buff_macro"/>
<instance name="clc_cou_cmp144b_dp"/>
<instance name="inv_macro"/>
<instance name="nand_macro"/>
<instance name="inv_macro"/>
<instance name="msff_macro"/>
<instance name="buff_macro"/>
<instance name="inv_macro"/>
<instance name="mux_macro"/>
<instance name="buff_macro"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="298" nStmts="0" nExprs="120" nInputs="17" nOutputs="11" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="21" nOther="157" />
</block>
<block name="clc_cou_dataegress_ctl">
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="mcu_req_id_r2"/>
<input name="mcu_b0_data_vld_r2"/>
<input name="mcu_b1_data_vld_r2"/>
<input name="b0_odb_rd_en_rd1"/>
<input name="b1_odb_rd_en_rd1"/>
<input name="ncu_egressdata_vld_s1"/>
<input name="lfu_cou_noncrit_credit"/>
<input name="lfu_cou_crit_credit"/>
<input name="mrdb_data_sid_0_rd2"/>
<input name="egress_data_chunkid1_rd3"/>
<input name="egress_data_sid76_rd3"/>
<input name="foreign_req_mem_secc_rd2"/>
<input name="foreign_req_mem_mecc_rd2"/>
<input name="foreign_req_mem_chunk_rd2"/>
<input name="mrdb_bistwren_r1"/>
<input name="mrdb_bistrden_r1"/>
<input name="mbist_cou_addr_r1"/>
<input name="mbist_cou_run"/>
<output name="scan_out"/>
<output name="cou_lfu_data_vld_dbg"/>
<output name="mrdb_wr_ptr_r4"/>
<output name="mrdb_wr_en_r4"/>
<output name="mrdb_rd_ptr"/>
<output name="mrdb_rd_en"/>
<output name="mrdb_data_in_r4"/>
<output name="b0_lfuarb_odb_data_vld"/>
<output name="b1_lfuarb_odb_data_vld"/>
<output name="lfuarb_ncu_data_vld"/>
<output name="lfuarb_b0_odb_sel"/>
<output name="lfuarb_b1_odb_sel"/>
<output name="ncu_data_pick_cyc2"/>
<output name="cou_lfu_data_vld_unbuf"/>
<output name="b0_mrdb_entry_dequeue_vld"/>
<output name="b1_mrdb_entry_dequeue_vld"/>
<output name="mrdb_data_sel_rd2"/>
<output name="egress_data_sel_b0_odb_rd2"/>
<output name="egress_data_sel_b1_odb_rd2"/>
<output name="egress_data_sel_noncache_rd2"/>
<output name="mrdb_data_pick_cyc2"/>
<output name="mrdb_rd_en_rd1"/>
<output name="mrdb_secc_rd3"/>
<instance name="l1clkhdr_ctl_macro"/>
<instance name="spare_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<complexity cyclo1="3" cyclo2="3" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="2" />
<volume nNodes="568" nStmts="0" nExprs="205" nInputs="24" nOutputs="23" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="117" nOther="246" />
</block>
<block name="clc_cou_dataig_dp">
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<input name="lfu_cou_data_s1"/>
<input name="mcu_rtn_data_r4"/>
<input name="mcu_rtn_data_secc_r4"/>
<input name="mcu_rtn_data_mecc_r4"/>
<input name="cib_rd_data_r4"/>
<input name="igdp_dflop_enable1"/>
<input name="sel_mcu_rtn_data"/>
<input name="mbist_cou_wrdata_r1"/>
<input name="mbist_cou_run"/>
<input name="cib_bistrden_r1"/>
<output name="scan_out"/>
<output name="l2_rtn_data_r5"/>
<output name="cib_wr_data_s2"/>
<output name="clc_l2t_secc_err_r5"/>
<output name="clc_l2t_mecc_err_r5"/>
<output name="mbist_cib_rw_fail"/>
<output name="mbist_ram1_run_r2"/>
<output name="mbist_ram1_wrdata_r2"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="buff_macro"/>
<instance name="msff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="inv_macro"/>
<instance name="mux_macro"/>
<instance name="buff_macro"/>
<instance name="inv_macro"/>
<instance name="mux_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="clc_cou_cmp144b_dp"/>
<instance name="inv_macro"/>
<instance name="nand_macro"/>
<instance name="inv_macro"/>
<instance name="msff_macro"/>
<instance name="buff_macro"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="211" nStmts="0" nExprs="86" nInputs="17" nOutputs="8" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="15" nOther="110" />
</block>
<block name="clc_cou_dataingress_ctl">
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="dataingress_sid_s1"/>
<input name="dataingress_bid_s1"/>
<input name="dataingress_chunk_id_s1"/>
<input name="dataingress_c2c_s1"/>
<input name="dataingress_node_id_s1"/>
<input name="mbist_ram1_run_r2"/>
<input name="b0_data_chunk_arriving"/>
<input name="b1_data_chunk_arriving"/>
<input name="mcu_clc_chunk_id_r1"/>
<input name="mcu_clc_req_id_r1"/>
<input name="mcu_clc_b0_data_vld_r1"/>
<input name="mcu_clc_b1_data_vld_r1"/>
<input name="b0_ewdb_bistwren_r1"/>
<input name="b1_ewdb_bistwren_r1"/>
<input name="cib_bistwren_r1"/>
<input name="cib_bistrden_r1"/>
<input name="mbist_cou_addr_r1"/>
<input name="lfu_cou_data_vld_s1"/>
<output name="scan_out"/>
<output name="igdp_dflop_enable1"/>
<output name="sel_mcu_rtn_data"/>
<output name="lsab_dflop_enable1"/>
<output name="cib_wr_ptr"/>
<output name="cib_rd_ptr_d1"/>
<output name="cib_wr_en"/>
<output name="cib_rd_en_d1"/>
<output name="b0_ewdb_wr_en"/>
<output name="b1_ewdb_wr_en"/>
<output name="nib_ingress_wr_en"/>
<output name="nig_dflop_enable1"/>
<output name="ewab_dflop_enable1"/>
<output name="clc_l2t_b0_data_vld_r2"/>
<output name="clc_l2t_b0_chunk_id_r2"/>
<output name="clc_l2t_b0_req_id_r2"/>
<output name="clc_l2t_b0_c2c_data_r2"/>
<output name="clc_l2t_b0_remote_data_r2"/>
<output name="clc_l2t_b0_src_id_r2"/>
<output name="clc_l2t_b1_data_vld_r2"/>
<output name="clc_l2t_b1_chunk_id_r2"/>
<output name="clc_l2t_b1_req_id_r2"/>
<output name="clc_l2t_b1_c2c_data_r2"/>
<output name="clc_l2t_b1_remote_data_r2"/>
<output name="clc_l2t_b1_src_id_r2"/>
<output name="mcu_req_id_r2"/>
<output name="mcu_b0_data_vld_r2"/>
<output name="mcu_b1_data_vld_r2"/>
<instance name="l1clkhdr_ctl_macro"/>
<instance name="spare_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<complexity cyclo1="4" cyclo2="4" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="3" />
<volume nNodes="999" nStmts="0" nExprs="398" nInputs="24" nOutputs="28" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="137" nOther="464" />
</block>
<block name="clc_cou_dbgif_dp">
<input name="l2clk"/>
<input name="cmp_cl_sync_en"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<input name="dbg_clc_daisy"/>
<input name="int_dbg_data"/>
<input name="sel_dbg_bypass"/>
<input name="tcu_cou_mbist_start"/>
<input name="tcu_cou_mbist_bisi_mode"/>
<input name="tcu_cou_mbist_user_mode"/>
<input name="cou_mbist_done"/>
<input name="cou_mbist_fail"/>
<input name="tcu_lfu_mbist_start"/>
<input name="tcu_lfu_mbist_bisi_mode"/>
<input name="tcu_lfu_mbist_user_mode"/>
<input name="lfu_mbist_done"/>
<input name="lfu_mbist_fail"/>
<output name="scan_out"/>
<output name="clc_dbg_daisy"/>
<output name="cou_tcu_mbist_done"/>
<output name="cou_tcu_mbist_fail"/>
<output name="cou_mbist_start"/>
<output name="cou_mbist_bisi_mode"/>
<output name="cou_mbist_user_mode"/>
<output name="lfu_tcu_mbist_done"/>
<output name="lfu_tcu_mbist_fail"/>
<output name="lfu_mbist_start"/>
<output name="lfu_mbist_bisi_mode"/>
<output name="lfu_mbist_user_mode"/>
<output name="lfu_mbist_start_vcl"/>
<output name="lfu_mbist_bisi_mode_vcl"/>
<output name="lfu_mbist_user_mode_vcl"/>
<instance name="inv_macro"/>
<instance name="mux_macro"/>
<instance name="mux_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="90" nStmts="0" nExprs="36" nInputs="21" nOutputs="15" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="10" nOther="44" />
</block>
<block name="clc_cou_ewab_ctl">
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="ewab_cam_hit_vec_s3"/>
<input name="ewab_wr_en_s1"/>
<input name="fsab_wr_addr_s1_44_40"/>
<input name="mcuarb_ewab_vld"/>
<input name="lfuarb_ewab_vld"/>
<input name="mcu_clc_wr_ack_d1"/>
<input name="ewab_wr_req_pending"/>
<input name="lsab_cam_hit_s4"/>
<input name="fsab_cam_hit_s4"/>
<input name="fsab_wr_en_s3"/>
<input name="fsab_wr_entry_s3"/>
<input name="lsab_wr_en_s3"/>
<input name="lsab_wr_entry_s3"/>
<input name="lsab_wakeup_entry"/>
<input name="lsab_wakeup_vld"/>
<input name="fsab_wakeup_entry"/>
<input name="fsab_wakeup_vld"/>
<input name="ewab_resp_pend_vld"/>
<input name="cou_lfu_resp_in"/>
<input name="cou_exthub_c0"/>
<input name="cou_1way_c0"/>
<input name="sid_to_ewab_s1"/>
<input name="wbvalid_to_ewab_s1"/>
<input name="ewab_dflop_enable1"/>
<input name="chunk_id_s1"/>
<input name="ewdb_wr_en"/>
<input name="ewb_ewab_data_err_s1"/>
<input name="ewab_bistrden_r1"/>
<input name="ewab_bistwren_r1"/>
<input name="mbist_cou_addr_r1"/>
<input name="ewdb_bistrden_r1"/>
<input name="mbist_cou_run"/>
<output name="scan_out"/>
<output name="ewab_wr_ptr_s1"/>
<output name="ewab_rd_ptr_rd0"/>
<output name="ewab_rd_en_rd0"/>
<output name="ewab_lfu_rd_en_rd1"/>
<output name="ewab_mcu_rd_en_rd1"/>
<output name="ewab_rd_sid_rd1"/>
<output name="ewab_last_dword_wr"/>
<output name="ewab_bistrden_r3"/>
<output name="ewab_mecc_err_s2"/>
<output name="ewab_wr_en_s3"/>
<output name="ewab_wr_entry_s3"/>
<output name="ewab_cam_hit_s4"/>
<output name="ewab_wakeup_entry"/>
<output name="ewab_wakeup_vld"/>
<output name="ewab_ack_vld_s1"/>
<output name="ewab_ack_sid_s1"/>
<output name="cou_lfu_resp"/>
<output name="ewdb_rd_ptr"/>
<output name="ewdb_rd_en"/>
<output name="ewdb_wr_ptr_s2"/>
<output name="ewdb_dword0_mux_sel"/>
<output name="mcu_sel_ewdb_data"/>
<output name="ewdb_rd_en_d1"/>
<output name="mbist_ewab_cam_hit_r4"/>
<instance name="l1clkhdr_ctl_macro"/>
<instance name="spare_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<complexity cyclo1="11" cyclo2="11" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="10" />
<volume nNodes="1121" nStmts="27" nExprs="388" nInputs="38" nOutputs="25" nParams="0" nAlwaysClocks="18" nBAssign="0" nNBAssign="0" nWAssign="223" nOther="465" />
</block>
<block name="clc_cou_ewbcommon_dp">
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<input name="tcu_muxtest"/>
<input name="b0_ewdb_rd_data_s1"/>
<input name="b1_ewdb_rd_data_s1"/>
<input name="mbist_odb_wrdata_r2"/>
<input name="mrdb_data_dword_rd2"/>
<input name="b0_odb_data_dword_rd2"/>
<input name="b1_odb_data_dword_rd2"/>
<input name="mrdb_data_sel_rd2"/>
<input name="egress_data_sel_b0_odb_rd2"/>
<input name="egress_data_sel_b1_odb_rd2"/>
<input name="lfu_cou_data"/>
<input name="lfu_cou_data_vld"/>
<input name="b0_ewdb_bistrden_r1"/>
<input name="b1_ewdb_bistrden_r1"/>
<output name="scan_out"/>
<output name="mrdb_odb_data_dword_rd2"/>
<output name="lfu_cou_data_s1"/>
<output name="lfu_cou_data_vld_s1"/>
<output name="ingress_data"/>
<output name="b0_mbist_ewdb_rw_fail"/>
<output name="b1_mbist_ewdb_rw_fail"/>
<output name="lfu_cou_data_s1_69_62"/>
<output name="lfu_cou_data_s1_61_60"/>
<output name="lfu_cou_data_s1_59_58"/>
<output name="chunk_id_s1_c1"/>
<output name="chunk_id_s1_c2"/>
<output name="wbvalid_to_ewab_s1"/>
<output name="lfu_cou_data_s1_56"/>
<output name="dataingress_c2c_s1"/>
<instance name="msff_macro"/>
<instance name="buff_macro"/>
<instance name="inv_macro"/>
<instance name="mux_macro"/>
<instance name="clc_cou_cmp144b_dp"/>
<instance name="inv_macro"/>
<instance name="msff_macro"/>
<instance name="nand_macro"/>
<instance name="inv_macro"/>
<instance name="nand_macro"/>
<instance name="inv_macro"/>
<instance name="mux_macro"/>
<instance name="buff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="155" nStmts="0" nExprs="61" nInputs="21" nOutputs="15" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="15" nOther="79" />
</block>
<block name="clc_cou_ewb_dp">
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<input name="ewdb_rd_data_s0"/>
<input name="l2b_clc_data_s1"/>
<input name="l2b_clc_mecc_s1"/>
<input name="mcu_sel_ewdb_data"/>
<input name="ewdb_dword0_mux_sel"/>
<input name="ewdb_rd_en_d1"/>
<input name="local_wr_data_vld_s1"/>
<output name="scan_out"/>
<output name="clc_mcu_data"/>
<output name="clc_mcu_data_mecc"/>
<output name="clc_mcu_data_vld"/>
<output name="ewb_ewab_data_err_s1"/>
<output name="ewdb_rd_data_s1"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="buff_macro"/>
<instance name="inv_macro"/>
<instance name="mux_macro"/>
<instance name="inv_macro"/>
<instance name="mux_macro"/>
<instance name="or_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="150" nStmts="0" nExprs="61" nInputs="14" nOutputs="6" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="14" nOther="75" />
</block>
<block name="clc_cou_fsab_ctl">
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="fsab_cam_hit_vec_s3"/>
<input name="fsab_wr_en_s1"/>
<input name="fsab_wr_addr_s1_44_40"/>
<input name="mcuarb_fsab_vld"/>
<input name="lfuarb_fsab_vld"/>
<input name="l2arb_fsab_vld"/>
<input name="lsab_cam_hit_s4"/>
<input name="ewab_cam_hit_s4"/>
<input name="ewab_wr_en_s3"/>
<input name="ewab_wr_entry_s3"/>
<input name="lsab_wr_en_s3"/>
<input name="lsab_wr_entry_s3"/>
<input name="lsab_wakeup_entry"/>
<input name="lsab_wakeup_vld"/>
<input name="ewab_wakeup_entry"/>
<input name="ewab_wakeup_vld"/>
<input name="ewab_ack_vld_s1"/>
<input name="ewab_ack_sid_s1"/>
<input name="l2t_clc_resp"/>
<input name="l2t_clc_resp_sid"/>
<input name="l2t_clc_resp_vld"/>
<input name="lfu_req_local_addr"/>
<input name="lfu_req_inv"/>
<input name="lfu_cou_resp_credit"/>
<input name="ncu_ack_vld_s1"/>
<input name="ncu_ack_sid_s1"/>
<input name="ncu_ack_resp_s1"/>
<input name="fsab_bistrden_r1"/>
<input name="fsab_bistwren_r1"/>
<input name="mbist_cou_addr_r1"/>
<input name="copyback_secc_s3"/>
<input name="copyback_sid_s3"/>
<input name="reset_err_state_s3"/>
<input name="cou_exthub_c0"/>
<input name="cou_1way_c0"/>
<input name="bank_id"/>
<output name="scan_out"/>
<output name="fsab_wr_ptr_s1"/>
<output name="fsab_rd_ptr_rd0"/>
<output name="fsab_rd_en_rd0"/>
<output name="fsab_lfu_rd_en_rd1"/>
<output name="fsab_l2_rd_en_rd1"/>
<output name="fsab_mcu_rd_en_rd1"/>
<output name="fsab_rd_sid_rd1"/>
<output name="fsab_bistrden_r3"/>
<output name="fsab_cerr_s5"/>
<output name="fsab_error_pick_s5"/>
<output name="fsab_wr_entry_s3"/>
<output name="fsab_wr_en_s3"/>
<output name="fsab_cam_hit_s4"/>
<output name="fsab_wakeup_entry"/>
<output name="fsab_wakeup_vld"/>
<output name="ewab_resp_pend_vld"/>
<output name="cou_lfu_resp_in"/>
<output name="cou_lfu_resp_vld_prev"/>
<output name="cou_lfu_resp_vld_int"/>
<output name="cou_lfu_resp_int"/>
<output name="ncu_resp_pend_vld"/>
<output name="mbist_fsab_cam_hit_r4"/>
<instance name="l1clkhdr_ctl_macro"/>
<instance name="spare_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<complexity cyclo1="20" cyclo2="20" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="19" />
<volume nNodes="2147" nStmts="57" nExprs="758" nInputs="42" nOutputs="23" nParams="0" nAlwaysClocks="33" nBAssign="0" nNBAssign="0" nWAssign="398" nOther="901" />
</block>
<block name="clc_cou_l2data_dp">
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<input name="l2_rtn_data_r5"/>
<output name="scan_out"/>
<output name="clc_l2b_rtn_data_r6"/>
<output name="clc_l2b_ecc_r6"/>
<instance name="msff_macro"/>
<instance name="buff_macro"/>
<instance name="msff_macro"/>
<instance name="buff_macro"/>
<instance name="msff_macro"/>
<instance name="buff_macro"/>
<instance name="msff_macro"/>
<instance name="buff_macro"/>
<instance name="clc_cou_pgen32b_dp"/>
<instance name="clc_cou_pgen32b_dp"/>
<instance name="clc_cou_pgen32b_dp"/>
<instance name="clc_cou_pgen32b_dp"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="119" nStmts="0" nExprs="48" nInputs="8" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="10" nOther="61" />
</block>
<block name="clc_cou_l2if_buf_dp">
<input name="l2t_clc_b0_rd_req"/>
<input name="l2t_clc_b0_wr_req"/>
<input name="l2t_clc_b0_req_id"/>
<input name="l2t_clc_b0_rqtyp"/>
<input name="l2t_clc_b0_dest_id"/>
<input name="l2t_clc_b0_addr"/>
<input name="l2t_clc_b0_addr_5"/>
<input name="l2t_clc_b0_1gb_addr"/>
<input name="l2t_clc_b0_resp"/>
<input name="l2t_clc_b0_resp_sid"/>
<input name="l2t_clc_b0_resp_vld"/>
<input name="l2t_clc_b1_rd_req"/>
<input name="l2t_clc_b1_wr_req"/>
<input name="l2t_clc_b1_req_id"/>
<input name="l2t_clc_b1_rqtyp"/>
<input name="l2t_clc_b1_dest_id"/>
<input name="l2t_clc_b1_addr"/>
<input name="l2t_clc_b1_addr_5"/>
<input name="l2t_clc_b1_1gb_addr"/>
<input name="l2t_clc_b1_resp"/>
<input name="l2t_clc_b1_resp_sid"/>
<input name="l2t_clc_b1_resp_vld"/>
<input name="clc_l2t_b0_snp_req_rd2"/>
<input name="clc_l2_b0_wr_ack_prev"/>
<input name="clc_l2_b0_rd_ack_prev"/>
<input name="clc_l2t_b0_snp_vld_rd2"/>
<input name="clc_l2t_b0_resp_vld_prev"/>
<input name="clc_l2t_b0_resp_prev"/>
<input name="clc_l2t_b1_snp_req_rd2"/>
<input name="clc_l2_b1_wr_ack_prev"/>
<input name="clc_l2_b1_rd_ack_prev"/>
<input name="clc_l2t_b1_snp_vld_rd2"/>
<input name="clc_l2t_b1_resp_vld_prev"/>
<input name="clc_l2t_b1_resp_prev"/>
<output name="l2t_clc_b0_rd_req_buf"/>
<output name="l2t_clc_b0_wr_req_buf"/>
<output name="l2t_clc_b0_req_id_buf"/>
<output name="l2t_clc_b0_rqtyp_buf"/>
<output name="l2t_clc_b0_dest_id_buf"/>
<output name="l2t_clc_b0_addr_buf"/>
<output name="l2t_clc_b0_addr_5_buf"/>
<output name="l2t_clc_b0_1gb_addr_buf"/>
<output name="l2t_clc_b0_resp_buf"/>
<output name="l2t_clc_b0_resp_sid_buf"/>
<output name="l2t_clc_b0_resp_vld_buf"/>
<output name="l2t_clc_b1_rd_req_buf"/>
<output name="l2t_clc_b1_wr_req_buf"/>
<output name="l2t_clc_b1_req_id_buf"/>
<output name="l2t_clc_b1_rqtyp_buf"/>
<output name="l2t_clc_b1_dest_id_buf"/>
<output name="l2t_clc_b1_addr_buf"/>
<output name="l2t_clc_b1_addr_5_buf"/>
<output name="l2t_clc_b1_1gb_addr_buf"/>
<output name="l2t_clc_b1_resp_buf"/>
<output name="l2t_clc_b1_resp_sid_buf"/>
<output name="l2t_clc_b1_resp_vld_buf"/>
<output name="clc_l2t_b0_snp_req_rd2_buf"/>
<output name="clc_l2_b0_wr_ack_prev_buf"/>
<output name="clc_l2_b0_rd_ack_prev_buf"/>
<output name="clc_l2t_b0_snp_vld_rd2_buf"/>
<output name="clc_l2t_b0_resp_vld_prev_buf"/>
<output name="clc_l2t_b0_resp_prev_buf"/>
<output name="clc_l2t_b1_snp_req_rd2_buf"/>
<output name="clc_l2_b1_wr_ack_prev_buf"/>
<output name="clc_l2_b1_rd_ack_prev_buf"/>
<output name="clc_l2t_b1_snp_vld_rd2_buf"/>
<output name="clc_l2t_b1_resp_vld_prev_buf"/>
<output name="clc_l2t_b1_resp_prev_buf"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="31" nStmts="0" nExprs="12" nInputs="34" nOutputs="34" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="19" />
</block>
<block name="clc_cou_l2if_flop_dp">
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<input name="l2t_clc_rd_req"/>
<input name="l2t_clc_wr_req"/>
<input name="l2t_clc_req_id"/>
<input name="l2t_clc_rqtyp"/>
<input name="l2t_clc_dest_id"/>
<input name="l2t_clc_addr"/>
<input name="l2t_clc_addr_5"/>
<input name="l2t_clc_1gb_addr"/>
<input name="l2t_clc_resp"/>
<input name="l2t_clc_resp_sid"/>
<input name="l2t_clc_resp_vld"/>
<input name="clc_l2t_snp_req_rd2"/>
<input name="clc_l2_wr_ack_prev"/>
<input name="clc_l2_rd_ack_prev"/>
<input name="clc_l2t_snp_vld_rd2"/>
<input name="clc_l2t_resp_vld_prev"/>
<input name="clc_l2t_resp_prev"/>
<input name="clc_l2t_corr_err_prev"/>
<input name="clc_l2t_uncorr_err_prev"/>
<input name="clc_l2t_secc_err_r5"/>
<input name="clc_l2t_mecc_err_r5"/>
<input name="clc_l2t_odb_full_prev"/>
<input name="clc_l2t_data_vld_r2"/>
<input name="clc_l2t_chunk_id_r2"/>
<input name="clc_l2t_req_id_r2"/>
<input name="clc_l2t_c2c_data_r2"/>
<input name="clc_l2t_remote_data_r2"/>
<input name="clc_l2t_src_id_r2"/>
<input name="flop_repeater_in"/>
<output name="scan_out"/>
<output name="l2t_clc_rd_req_s1"/>
<output name="l2t_clc_wr_req_s1"/>
<output name="l2t_clc_req_id_s1"/>
<output name="l2t_clc_rqtyp_s1"/>
<output name="l2t_clc_dest_id_s1"/>
<output name="l2t_clc_addr_s1"/>
<output name="l2t_clc_addr_5_s1"/>
<output name="l2t_clc_1gb_addr_s1"/>
<output name="l2t_clc_resp_s1"/>
<output name="l2t_clc_resp_sid_s1"/>
<output name="l2t_clc_resp_vld_s1"/>
<output name="clc_l2t_snp_req"/>
<output name="clc_l2_wr_ack"/>
<output name="clc_l2_rd_ack"/>
<output name="clc_l2t_snp_vld"/>
<output name="clc_l2t_resp_vld"/>
<output name="clc_l2t_resp"/>
<output name="clc_l2t_odb_full"/>
<output name="clc_l2t_corr_err"/>
<output name="clc_l2t_uncorr_err"/>
<output name="clc_l2t_secc_err_r6"/>
<output name="clc_l2t_mecc_err_r6"/>
<output name="clc_l2t_data_vld_r3"/>
<output name="clc_l2t_chunk_id_r3"/>
<output name="clc_l2t_req_id_r3"/>
<output name="clc_l2t_c2c_data_r3"/>
<output name="clc_l2t_remote_data_r3"/>
<output name="clc_l2t_src_id_r3"/>
<output name="flop_repeater_out"/>
<instance name="msff_macro"/>
<instance name="buff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="54" nStmts="0" nExprs="20" nInputs="36" nOutputs="30" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="9" nOther="25" />
</block>
<block name="clc_cou_lfureq_ctl">
<input name="lfu_cou_req_vld"/>
<input name="lfu_cou_resp_vld_s1"/>
<input name="lfu_cou_resp_s1"/>
<input name="lfu_cou_req_46_44_0"/>
<input name="lfu_cou_req_7_6_0"/>
<input name="lfu_cou_req_51_50_0"/>
<input name="lfu_cou_req_46_44_1"/>
<input name="lfu_cou_req_7_6_1"/>
<input name="lfu_cou_req_51_50_1"/>
<input name="lfu_cou_req_46_44_2"/>
<input name="lfu_cou_req_7_6_2"/>
<input name="lfu_cou_req_51_50_2"/>
<input name="lfu_cou_req_arb_2_0"/>
<input name="ncx_clc_node_id_d1"/>
<input name="ncx_clc_one_way_d1"/>
<input name="ncx_clc_ext_hub_d1"/>
<input name="l2t_clc_b0_rd_req_s1"/>
<input name="l2t_clc_b1_rd_req_s1"/>
<input name="b0_l2arb_lsab_vld_c1"/>
<input name="b0_l2arb_fsab_vld_c1"/>
<input name="b1_l2arb_lsab_vld_c1"/>
<input name="b1_l2arb_fsab_vld_c1"/>
<input name="b0_lfuarb_rdwr_vld_ext"/>
<input name="b0_lfuarb_ncu_vld_ext"/>
<input name="b0_lfuarb_ncusel_ext"/>
<input name="b1_lfuarb_rdwr_vld_ext"/>
<input name="b1_lfuarb_ncu_vld_ext"/>
<input name="b1_lfuarb_ncusel_ext"/>
<input name="ncu_ingress_reg_free"/>
<input name="b0_cou_lfu_resp_int"/>
<input name="b1_cou_lfu_resp_int"/>
<input name="b0_cou_lfu_resp_vld_int"/>
<input name="b1_cou_lfu_resp_vld_int"/>
<input name="lfureq_sel_dbg_ingress"/>
<input name="lfureq_sel_dbg_bank1"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<output name="cou_lfu_req_credit"/>
<output name="clc_l2t_b0_resp_vld_prev"/>
<output name="clc_l2t_b1_resp_vld_prev"/>
<output name="clc_l2t_b0_resp_prev"/>
<output name="clc_l2t_b1_resp_prev"/>
<output name="lfu_req_wr_ptr"/>
<output name="lfu_req_rd_ptr"/>
<output name="lfu_cou_req_vld_arb"/>
<output name="cou_node_id_c0"/>
<output name="cou_1way_c0"/>
<output name="cou_exthub_c0"/>
<output name="cou_node_id_c1"/>
<output name="cou_1way_c1"/>
<output name="cou_exthub_c1"/>
<output name="lfu_req_pipe_b0_vld"/>
<output name="lfu_req_pipe_b1_vld"/>
<output name="lfu_req_frack"/>
<output name="lfu_req_local_addr"/>
<output name="lfu_req_snoop"/>
<output name="lfu_req_inv"/>
<output name="clc_l2t_b0_snp_vld_rd2"/>
<output name="clc_l2t_b1_snp_vld_rd2"/>
<output name="b0_mux4_lfuarb_ncu_sel"/>
<output name="b1_mux4_lfuarb_ncu_sel"/>
<output name="b0_mux2_l2arb_lfu_sel"/>
<output name="b1_mux2_l2arb_lfu_sel"/>
<output name="lfu_req_ncu_vld"/>
<output name="ncu_ingress_resp_sid"/>
<output name="ncu_ingress_resp_vld"/>
<output name="ncu_ingress_resp"/>
<output name="lfu_snp_frack_b0_vld"/>
<output name="lfu_snp_frack_b1_vld"/>
<output name="snp_fsr_sid_s2"/>
<output name="b0_snp_fsr_vld_s2"/>
<output name="b1_snp_fsr_vld_s2"/>
<output name="dbg_response"/>
<output name="scan_out"/>
<instance name="l1clkhdr_ctl_macro"/>
<instance name="spare_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<complexity cyclo1="3" cyclo2="3" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="2" />
<volume nNodes="236" nStmts="0" nExprs="71" nInputs="41" nOutputs="37" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="78" nOther="87" />
</block>
<block name="clc_cou_lfurq_dp">
<input name="lfu_cou_resp_vld"/>
<input name="lfu_cou_resp"/>
<input name="cou_csr_rddata_d3"/>
<input name="csr_cou_data_vld_d3"/>
<input name="egress_request_or_crc"/>
<input name="egress_dbg_data"/>
<input name="ingress_data"/>
<input name="dbg_response"/>
<input name="lfureq_sel_dbg_ingress"/>
<input name="sel_dbg_resp"/>
<input name="lfu_cou_req_vld_arb"/>
<input name="lfu_req_wr_ptr"/>
<input name="lfu_req_rd_ptr"/>
<input name="b0_mux2_l2arb_lfu_sel"/>
<input name="b1_mux2_l2arb_lfu_sel"/>
<input name="lfu_req_frack"/>
<input name="lfu_req_local_addr"/>
<input name="lfu_cou_req"/>
<input name="b0_buf_l2_req_rd2"/>
<input name="b1_buf_l2_req_rd2"/>
<input name="l2t_clc_b0_rd_req"/>
<input name="l2t_clc_b0_wr_req"/>
<input name="l2t_clc_b0_req_id"/>
<input name="l2t_clc_b0_rqtyp"/>
<input name="l2t_clc_b0_dest_id"/>
<input name="l2t_clc_b0_addr"/>
<input name="l2t_clc_b0_addr_5"/>
<input name="l2t_clc_b0_1gb_addr"/>
<input name="l2t_clc_b0_resp"/>
<input name="l2t_clc_b0_resp_sid"/>
<input name="l2t_clc_b0_resp_vld"/>
<input name="l2t_clc_b1_rd_req"/>
<input name="l2t_clc_b1_wr_req"/>
<input name="l2t_clc_b1_req_id"/>
<input name="l2t_clc_b1_rqtyp"/>
<input name="l2t_clc_b1_dest_id"/>
<input name="l2t_clc_b1_addr"/>
<input name="l2t_clc_b1_addr_5"/>
<input name="l2t_clc_b1_1gb_addr"/>
<input name="l2t_clc_b1_resp"/>
<input name="l2t_clc_b1_resp_sid"/>
<input name="l2t_clc_b1_resp_vld"/>
<input name="clc_l2_b0_wr_ack_prev"/>
<input name="clc_l2_b0_rd_ack_prev"/>
<input name="clc_l2t_b0_resp_vld_prev"/>
<input name="clc_l2t_b0_resp_prev"/>
<input name="clc_l2_b1_wr_ack_prev"/>
<input name="clc_l2_b1_rd_ack_prev"/>
<input name="clc_l2t_b1_resp_vld_prev"/>
<input name="clc_l2t_b1_resp_prev"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<input name="tcu_muxtest"/>
<input name="ncx_clc_local_req_s1"/>
<input name="ncx_clc_pckt_type_vld_s1"/>
<input name="ncx_clc_msg_s1"/>
<input name="clc_ncx_msg_ack_prev"/>
<input name="egress_data_sid76_rd3"/>
<input name="ncu_data_pick_cyc2"/>
<input name="b0_mbist_ewdb_rw_fail"/>
<input name="b1_mbist_ewdb_rw_fail"/>
<input name="b0_mbist_odb_rw_fail"/>
<input name="b1_mbist_odb_rw_fail"/>
<input name="cou_lfu_csr_wren_d1_unrep"/>
<input name="cou_lfu_csr_rden_d1_unrep"/>
<input name="egress_data_sel_noncache_rd2"/>
<input name="cou_mbist_done"/>
<input name="cou_mbist_fail"/>
<input name="cou_mbist_start"/>
<input name="cou_mbist_bisi_mode"/>
<input name="cou_mbist_user_mode"/>
<output name="lfu_cou_resp_vld_s1"/>
<output name="lfu_cou_resp_s1"/>
<output name="cou_csr_rddata_d3_buf"/>
<output name="csr_cou_data_vld_d3_buf"/>
<output name="int_dbg_data"/>
<output name="lfu_cou_req_arb"/>
<output name="lfu_cou_req_arb_cache"/>
<output name="clc_l2t_b0_snp_req_rd2"/>
<output name="clc_l2t_b1_snp_req_rd2"/>
<output name="l2t_clc_b0_rd_req_buf"/>
<output name="l2t_clc_b0_wr_req_buf"/>
<output name="l2t_clc_b0_req_id_buf"/>
<output name="l2t_clc_b0_rqtyp_buf"/>
<output name="l2t_clc_b0_dest_id_buf"/>
<output name="l2t_clc_b0_addr_buf"/>
<output name="l2t_clc_b0_addr_5_buf"/>
<output name="l2t_clc_b0_1gb_addr_buf"/>
<output name="l2t_clc_b0_resp_buf"/>
<output name="l2t_clc_b0_resp_sid_buf"/>
<output name="l2t_clc_b0_resp_vld_buf"/>
<output name="l2t_clc_b1_rd_req_buf"/>
<output name="l2t_clc_b1_wr_req_buf"/>
<output name="l2t_clc_b1_req_id_buf"/>
<output name="l2t_clc_b1_rqtyp_buf"/>
<output name="l2t_clc_b1_dest_id_buf"/>
<output name="l2t_clc_b1_addr_buf"/>
<output name="l2t_clc_b1_addr_5_buf"/>
<output name="l2t_clc_b1_1gb_addr_buf"/>
<output name="l2t_clc_b1_resp_buf"/>
<output name="l2t_clc_b1_resp_sid_buf"/>
<output name="l2t_clc_b1_resp_vld_buf"/>
<output name="clc_l2_b0_wr_ack_prev_buf"/>
<output name="clc_l2_b0_rd_ack_prev_buf"/>
<output name="clc_l2t_b0_resp_vld_prev_buf"/>
<output name="clc_l2t_b0_resp_prev_buf"/>
<output name="clc_l2_b1_wr_ack_prev_buf"/>
<output name="clc_l2_b1_rd_ack_prev_buf"/>
<output name="clc_l2t_b1_resp_vld_prev_buf"/>
<output name="clc_l2t_b1_resp_prev_buf"/>
<output name="lfu_cou_req_46_44_0"/>
<output name="lfu_cou_req_7_6_0"/>
<output name="lfu_cou_req_51_50_0"/>
<output name="lfu_cou_req_46_44_1"/>
<output name="lfu_cou_req_7_6_1"/>
<output name="lfu_cou_req_51_50_1"/>
<output name="lfu_cou_req_46_44_2"/>
<output name="lfu_cou_req_7_6_2"/>
<output name="lfu_cou_req_51_50_2"/>
<output name="scan_out"/>
<output name="ncx_clc_local_req_s1_rep1"/>
<output name="ncx_clc_pckt_type_vld_s1_rep1"/>
<output name="ncx_clc_msg_s1_rep1"/>
<output name="clc_ncx_msg_ack_prev_rep1"/>
<output name="egress_data_sid76_rd3_rep1"/>
<output name="ncu_data_pick_cyc2_rep1"/>
<output name="b0_mbist_ewdb_rw_fail_rep1"/>
<output name="b1_mbist_ewdb_rw_fail_rep1"/>
<output name="b0_mbist_odb_rw_fail_rep1"/>
<output name="b1_mbist_odb_rw_fail_rep1"/>
<output name="cou_lfu_csr_wren_d1"/>
<output name="cou_lfu_csr_rden_d1"/>
<output name="egress_data_sel_noncache_rd2_rep1"/>
<output name="cou_mbist_done_rep1"/>
<output name="cou_mbist_fail_rep1"/>
<output name="cou_mbist_start_rep1"/>
<output name="cou_mbist_bisi_mode_rep1"/>
<output name="cou_mbist_user_mode_rep1"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="inv_macro"/>
<instance name="mux_macro"/>
<instance name="buff_macro"/>
<instance name="inv_macro"/>
<instance name="mux_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="inv_macro"/>
<instance name="mux_macro"/>
<instance name="mux_macro"/>
<instance name="msff_macro"/>
<instance name="buff_macro"/>
<instance name="mux_macro"/>
<instance name="buff_macro"/>
<instance name="mux_macro"/>
<instance name="msff_macro"/>
<instance name="buff_macro"/>
<instance name="msff_macro"/>
<instance name="buff_macro"/>
<instance name="msff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="msff_macro"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="243" nStmts="0" nExprs="100" nInputs="76" nOutputs="67" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="12" nOther="131" />
</block>
<block name="clc_cou_lsab_ctl">
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="ingress_data_sid"/>
<input name="lsab_dflop_enable1"/>
<input name="lsab_cam_hit_vec_s3"/>
<input name="lsab_wr_sid_s1"/>
<input name="lsab_wr_en_s1"/>
<input name="lsab_wr_rqtyp_s1"/>
<input name="lsab_wr_addr_5_s1"/>
<input name="l2_rd_req_local_s1"/>
<input name="mcuarb_lsab_vld"/>
<input name="lfuarb_lsab_vld"/>
<input name="l2arb_lsab_vld"/>
<input name="fsab_cam_hit_s4"/>
<input name="ewab_cam_hit_s4"/>
<input name="ewab_wr_en_s3"/>
<input name="ewab_wr_entry_s3"/>
<input name="fsab_wr_en_s3"/>
<input name="fsab_wr_entry_s3"/>
<input name="fsab_wakeup_entry"/>
<input name="fsab_wakeup_vld"/>
<input name="ewab_wakeup_entry"/>
<input name="ewab_wakeup_vld"/>
<input name="lfu_cou_req_arb_49_47"/>
<input name="lfu_snp_frack_vld"/>
<input name="lfu_req_local_addr"/>
<input name="snp_fsr_sid_s2"/>
<input name="snp_fsr_vld_s2"/>
<input name="lsab_bistrden_r1"/>
<input name="lsab_bistwren_r1"/>
<input name="mbist_cou_addr_r1"/>
<input name="cou_exthub_c0"/>
<input name="cou_1way_c0"/>
<output name="scan_out"/>
<output name="data_chunk_arriving"/>
<output name="lsab_wr_ptr_s1"/>
<output name="lsab_rd_ptr_rd0"/>
<output name="lsab_rd_en_rd0"/>
<output name="lsab_lfu_rd_en_rd1"/>
<output name="lsab_l2_rd_en_rd1"/>
<output name="lsab_mcu_rd_en_rd1"/>
<output name="lsab_mcu_dummy_rd1"/>
<output name="lsab_rd_sid_rd1"/>
<output name="lsab_bistrden_r3"/>
<output name="lsab_wr_entry_s3"/>
<output name="lsab_wr_en_s3"/>
<output name="lsab_cam_hit_s4"/>
<output name="lsab_wakeup_entry"/>
<output name="lsab_wakeup_vld"/>
<output name="mbist_lsab_cam_hit_r4"/>
<instance name="l1clkhdr_ctl_macro"/>
<instance name="spare_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<complexity cyclo1="12" cyclo2="12" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="11" />
<volume nNodes="1625" nStmts="33" nExprs="551" nInputs="37" nOutputs="17" nParams="0" nAlwaysClocks="32" nBAssign="0" nNBAssign="0" nWAssign="340" nOther="669" />
</block>
<block name="clc_cou_mbist_ctl">
<input name="b0_mbist_lsab_rw_fail"/>
<input name="b1_mbist_lsab_rw_fail"/>
<input name="b0_mbist_lsab_cam_hit_r4"/>
<input name="b1_mbist_lsab_cam_hit_r4"/>
<input name="b0_mbist_fsab_rw_fail"/>
<input name="b0_mbist_fsab_cam_hit_r4"/>
<input name="b1_mbist_fsab_rw_fail"/>
<input name="b1_mbist_fsab_cam_hit_r4"/>
<input name="b0_mbist_ewab_rw_fail"/>
<input name="b0_mbist_ewab_cam_hit_r4"/>
<input name="b1_mbist_ewab_rw_fail"/>
<input name="b1_mbist_ewab_cam_hit_r4"/>
<input name="b0_mbist_ewdb_rw_fail"/>
<input name="b1_mbist_ewdb_rw_fail"/>
<input name="b0_mbist_odb_rw_fail"/>
<input name="b1_mbist_odb_rw_fail"/>
<input name="mbist_nib_rw_fail"/>
<input name="mbist_cib_rw_fail"/>
<input name="mbist_mrdb_rw_fail"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<input name="cou_mbist_start"/>
<input name="cou_mbist_bisi_mode"/>
<input name="cou_mbist_user_mode"/>
<output name="mbist_cou_cam_run"/>
<output name="mbist_cou_ram1_run"/>
<output name="mbist_cou_ram2_run"/>
<output name="mbist_cou_cambist"/>
<output name="mbist_cou_wk1_cam_init_r1"/>
<output name="mbist_cou_wk1_cam_shift_r1"/>
<output name="b0_lsab_bistcmen_r1"/>
<output name="b1_lsab_bistcmen_r1"/>
<output name="b0_fsab_bistcmen_r1"/>
<output name="b1_fsab_bistcmen_r1"/>
<output name="b0_ewab_bistcmen_r1"/>
<output name="b1_ewab_bistcmen_r1"/>
<output name="b0_lsab_bistrden_r1"/>
<output name="b0_fsab_bistrden_r1"/>
<output name="b0_ewab_bistrden_r1"/>
<output name="b1_lsab_bistrden_r1"/>
<output name="b1_fsab_bistrden_r1"/>
<output name="b1_ewab_bistrden_r1"/>
<output name="b0_lsab_bistwren_r1"/>
<output name="b0_fsab_bistwren_r1"/>
<output name="b0_ewab_bistwren_r1"/>
<output name="b1_lsab_bistwren_r1"/>
<output name="b1_fsab_bistwren_r1"/>
<output name="b1_ewab_bistwren_r1"/>
<output name="b0_ewdb_bistwren_r1"/>
<output name="b1_ewdb_bistwren_r1"/>
<output name="b0_odb_bistwren_r1"/>
<output name="b1_odb_bistwren_r1"/>
<output name="cib_bistwren_r1"/>
<output name="nib_bistwren_r1"/>
<output name="mrdb_bistwren_r1"/>
<output name="b0_ewdb_bistrden_r1"/>
<output name="b1_ewdb_bistrden_r1"/>
<output name="b0_odb_bistrden_r1"/>
<output name="b1_odb_bistrden_r1"/>
<output name="cib_bistrden_r1"/>
<output name="nib_bistrden_r1"/>
<output name="mrdb_bistrden_r1"/>
<output name="mbist_copy1_cou_wdata_r1"/>
<output name="mbist_copy2_cou_wdata_r1"/>
<output name="mbist_copy1_cou_addr_r1"/>
<output name="mbist_copy2_cou_addr_r1"/>
<output name="mbist_copy3_cou_addr_r1"/>
<output name="scan_out"/>
<output name="cou_mbist_done"/>
<output name="cou_mbist_fail"/>
<instance name="l1clkhdr_ctl_macro"/>
<instance name="l1clkhdr_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="spare_ctl_macro"/>
<complexity cyclo1="82" cyclo2="82" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="81" />
<volume nNodes="813" nStmts="0" nExprs="229" nInputs="29" nOutputs="46" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="307" nOther="277" />
</block>
<block name="clc_cou_ncueg_dp">
<input name="ncu_data0"/>
<input name="ncu_data1"/>
<input name="ncudata_mux1_sel_s1"/>
<input name="local_csr_data_s1"/>
<input name="ncx_clc_msg_s1"/>
<input name="ncu_data_pick_cyc2"/>
<input name="egress_data_sel_noncache_rd2"/>
<input name="mrdb_odb_data_dword_rd2"/>
<input name="cou_lfu_data_vld_unbuf"/>
<input name="egress_sel_dbg_bank1"/>
<input name="egress_sel_dbg_request"/>
<input name="b0_cou_lfu_req_vld_int"/>
<input name="b1_cou_lfu_req_vld_int"/>
<input name="lfu_cou_dbg_data"/>
<input name="cou_lfu_data_vld_dbg"/>
<input name="b0_mcu_addr_rd2"/>
<input name="b1_mcu_addr_rd2"/>
<input name="clc_mcu_b0_rd_req_rd2"/>
<input name="clc_mcu_b0_rd_dummy_req_rd2"/>
<input name="clc_mcu_b0_wr_req_rd2"/>
<input name="b0_cou_lfu_resp_vld_prev"/>
<input name="mcu_clc_b0_wr_ack_rep"/>
<input name="mcu_clc_b0_rd_ack_rep"/>
<input name="clc_mcu_b1_rd_req_rd2"/>
<input name="clc_mcu_b1_rd_dummy_req_rd2"/>
<input name="clc_mcu_b1_wr_req_rd2"/>
<input name="b1_cou_lfu_resp_vld_prev"/>
<input name="mcu_clc_b1_wr_ack_rep"/>
<input name="mcu_clc_b1_rd_ack_rep"/>
<input name="lfu_cou_interrupt_vcl"/>
<input name="b0_cou_lfu_req_rd2"/>
<input name="b1_cou_lfu_req_rd2"/>
<input name="b0_mux4_lfuarb_ncu_sel"/>
<input name="b1_mux4_lfuarb_ncu_sel"/>
<input name="b0_lfuarb_ncu_vld"/>
<input name="b1_lfuarb_ncu_vld"/>
<input name="mbcmp_lfu_wdata"/>
<input name="mbcmp_lfu_run_e1"/>
<input name="l2clk"/>
<input name="drl2clk"/>
<input name="cl_cmp_sync_en"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<output name="pckt_type_s1"/>
<output name="csr_addr_39_28_s1"/>
<output name="csr_req_iowr_s1"/>
<output name="csr_req_dest_id_s1"/>
<output name="csr_req_addr_6to3_s1"/>
<output name="csr_req_addr_8_7_s1"/>
<output name="csr_req_sid_s1"/>
<output name="egress_data_sid76_rd3"/>
<output name="egress_data_chunkid1_rd3"/>
<output name="egress_request_or_crc"/>
<output name="egress_dbg_data"/>
<output name="ncudata_b1_sid_s1"/>
<output name="ncudata_b1_resp_s1"/>
<output name="clc_mcu_b0_rd_req_id_unrep"/>
<output name="clc_mcu_b0_addr_unrep"/>
<output name="clc_mcu_b0_addr_5_unrep"/>
<output name="clc_mcu_b0_1gb_addr_unrep"/>
<output name="clc_mcu_b1_rd_req_id_unrep"/>
<output name="clc_mcu_b1_addr_unrep"/>
<output name="clc_mcu_b1_addr_5_unrep"/>
<output name="clc_mcu_b1_1gb_addr_unrep"/>
<output name="cou_lfu_b0_resp_vld"/>
<output name="cou_lfu_b1_resp_vld"/>
<output name="clc_mcu_b0_rd_req_unrep"/>
<output name="clc_mcu_b0_rd_dummy_req_unrep"/>
<output name="clc_mcu_b0_wr_req_unrep"/>
<output name="mcu_clc_b0_wr_ack_d1"/>
<output name="mcu_clc_b0_rd_ack_d1"/>
<output name="clc_mcu_b1_rd_req_unrep"/>
<output name="clc_mcu_b1_rd_dummy_req_unrep"/>
<output name="clc_mcu_b1_wr_req_unrep"/>
<output name="mcu_clc_b1_wr_ack_d1"/>
<output name="mcu_clc_b1_rd_ack_d1"/>
<output name="cou_lfu_csr_data_d1"/>
<output name="cou_lfu_b0_req"/>
<output name="cou_lfu_b1_req"/>
<output name="cou_lfu_data"/>
<output name="cou_lfu_data_hdr"/>
<output name="cou_lfu_data_vld"/>
<output name="lfu_cou_interrupt_cmp"/>
<output name="scan_out"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="mux_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="mux_macro"/>
<instance name="buff_macro"/>
<instance name="inv_macro"/>
<instance name="mux_macro"/>
<instance name="buff_macro"/>
<instance name="inv_macro"/>
<instance name="msff_macro"/>
<instance name="inv_macro"/>
<instance name="mux_macro"/>
<instance name="msff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="msff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="inv_macro"/>
<instance name="mux_macro"/>
<instance name="msff_macro"/>
<instance name="inv_macro"/>
<instance name="inv_macro"/>
<instance name="mux_macro"/>
<instance name="buff_macro"/>
<instance name="inv_macro"/>
<instance name="mux_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="mux_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="msff_macro"/>
<instance name="buff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="buff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="614" nStmts="0" nExprs="258" nInputs="47" nOutputs="41" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="38" nOther="318" />
</block>
<block name="clc_cou_ncuegress_ctl">
<input name="ncx_clc_pckt_type_vld_s1"/>
<input name="ncx_clc_local_req_s1"/>
<input name="b0_lfuarb_ncu_vld"/>
<input name="b0_ncu_resp_pend_vld"/>
<input name="b1_lfuarb_ncu_vld"/>
<input name="b1_ncu_resp_pend_vld"/>
<input name="lfuarb_ncu_data_vld"/>
<input name="ncu_data_pick_cyc2"/>
<input name="pckt_type_s1"/>
<input name="csr_addr_39_28_s1"/>
<input name="csr_req_iowr_s1"/>
<input name="csr_req_dest_id_s1"/>
<input name="csr_req_addr_6to3_s1"/>
<input name="csr_req_addr_8_7_s1"/>
<input name="csr_req_sid_s1"/>
<input name="cou_exthub_c1"/>
<input name="cou_1way_c1"/>
<input name="cou_node_id_c0"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<output name="clc_ncx_msg_ack_prev"/>
<output name="b1_noncache_req_s1"/>
<output name="b1_ncu_ack_vld_s1"/>
<output name="ncu_egressdata_vld_s1"/>
<output name="ncu_data0"/>
<output name="ncu_data1"/>
<output name="ncudata_mux1_sel_s1"/>
<output name="local_csr_data_s1"/>
<output name="cou_node_id_d1"/>
<output name="cou_lfu_csr_wren_d1"/>
<output name="cou_lfu_csr_rden_d1"/>
<output name="cou_csr_wren_d1"/>
<output name="cou_csr_rden_d1"/>
<output name="cou_lfu_csr_addr_d1"/>
<output name="csr_req_sid_s2"/>
<output name="csr_req_dest_id_s2"/>
<output name="csr_resp_vld_d2"/>
<output name="csr_cou_data_vld_d3"/>
<output name="scan_out"/>
<instance name="l1clkhdr_ctl_macro"/>
<instance name="spare_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<complexity cyclo1="2" cyclo2="2" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="1" />
<volume nNodes="479" nStmts="0" nExprs="172" nInputs="24" nOutputs="19" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="101" nOther="206" />
</block>
<block name="clc_cou_ncuig_dp">
<input name="lfu_nonc_req_wr_ptr"/>
<input name="lfu_nonc_req_rd_ptr"/>
<input name="ncu_resp_out"/>
<input name="ncuig_mux1_sel_resp"/>
<input name="ncuig_mux1_sel_req"/>
<input name="ncuig_mux1_sel_data"/>
<input name="ncuig_mux2_sel_17_0"/>
<input name="ncuig_mux2_sel_35_18"/>
<input name="ncuig_mux2_sel_53_36"/>
<input name="ncuig_mux2_sel_71_54"/>
<input name="ncuig_data_sel_71_0"/>
<input name="clc_ncx_pckt_type_vld_prev"/>
<input name="nib_rd_en_rd1"/>
<input name="nib_sid_in"/>
<input name="nib_destid_in"/>
<input name="nib_iord_in"/>
<input name="lfu_cou_csr_data_d3"/>
<input name="lfu_cou_csrdata_vld_d3"/>
<input name="cou_csr_rddata_d3_buf"/>
<input name="csr_data_en_d3"/>
<input name="csr_req_sid_s2"/>
<input name="csr_req_dest_id_s2"/>
<input name="nib_ingress_wr_en"/>
<input name="lfu_cou_req_arb"/>
<input name="nib_rd_out"/>
<input name="ncx_clc_pckt_type_vld"/>
<input name="ncx_clc_local_req"/>
<input name="ncx_clc_msg"/>
<input name="ncx_clc_node_id"/>
<input name="ncx_clc_one_way"/>
<input name="ncx_clc_ext_hub"/>
<input name="clc_ncx_msg_ack_prev"/>
<input name="cib_wr_data_s2_128"/>
<input name="cib_wr_data_s2"/>
<input name="mbist_ram1_run_r2"/>
<input name="mbist_ram1_wrdata_r2"/>
<input name="nib_bistrden_r1"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<input name="tcu_muxtest"/>
<output name="nib_data_in"/>
<output name="clc_ncx_pckt_type_vld"/>
<output name="clc_ncx_msg"/>
<output name="clc_ncx_msg_ack"/>
<output name="ncx_clc_node_id_d1"/>
<output name="ncx_clc_one_way_d1"/>
<output name="ncx_clc_ext_hub_d1"/>
<output name="ncx_clc_pckt_type_vld_s1"/>
<output name="ncx_clc_local_req_s1"/>
<output name="ncx_clc_msg_s1"/>
<output name="mbist_nib_rw_fail"/>
<output name="scan_out"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="mux_macro"/>
<instance name="inv_macro"/>
<instance name="mux_macro"/>
<instance name="msff_macro"/>
<instance name="inv_macro"/>
<instance name="buff_macro"/>
<instance name="mux_macro"/>
<instance name="nor_macro"/>
<instance name="inv_macro"/>
<instance name="mux_macro"/>
<instance name="buff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="buff_macro"/>
<instance name="clc_cou_cmp144b_dp"/>
<instance name="inv_macro"/>
<instance name="nand_macro"/>
<instance name="inv_macro"/>
<instance name="msff_macro"/>
<instance name="buff_macro"/>
<instance name="inv_macro"/>
<instance name="mux_macro"/>
<instance name="mux_macro"/>
<instance name="mux_macro"/>
<instance name="msff_macro"/>
<instance name="buff_macro"/>
<instance name="msff_macro"/>
<instance name="buff_macro"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="350" nStmts="0" nExprs="148" nInputs="45" nOutputs="12" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="19" nOther="183" />
</block>
<block name="clc_cou_ncuingress_ctl">
<input name="ncx_clc_msg_ack"/>
<input name="lfu_req_ncu_vld"/>
<input name="ncu_ingress_resp_sid"/>
<input name="ncu_ingress_resp_vld"/>
<input name="ncu_ingress_resp"/>
<input name="nib_ingress_wr_en"/>
<input name="nig_dflop_enable1"/>
<input name="lfu_cou_data_s1_69_62"/>
<input name="lfu_cou_data_s1_61_60"/>
<input name="lfu_cou_data_s1_56"/>
<input name="csr_req_sid_s2"/>
<input name="csr_resp_vld_d2"/>
<input name="csr_cou_data_vld_d3"/>
<input name="lfu_cou_csrdata_vld_d3"/>
<input name="nib_bistwren_r1"/>
<input name="nib_bistrden_r1"/>
<input name="mbist_cou_addr_r1"/>
<input name="mbist_cou_run"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<output name="ncu_ingress_reg_free"/>
<output name="nib_wr_ptr"/>
<output name="nib_rd_ptr"/>
<output name="nib_rd_en"/>
<output name="nib_wr_en"/>
<output name="nib_sid_in"/>
<output name="nib_destid_in"/>
<output name="nib_iord_in"/>
<output name="lfu_nonc_req_wr_ptr"/>
<output name="lfu_nonc_req_rd_ptr"/>
<output name="ncu_resp_out"/>
<output name="ncuig_mux1_sel_resp"/>
<output name="ncuig_mux1_sel_req"/>
<output name="ncuig_mux1_sel_data"/>
<output name="ncuig_mux2_sel_17_0"/>
<output name="ncuig_mux2_sel_35_18"/>
<output name="ncuig_mux2_sel_53_36"/>
<output name="ncuig_mux2_sel_71_54"/>
<output name="ncuig_data_sel_71_0"/>
<output name="clc_ncx_pckt_type_vld_prev"/>
<output name="nib_rd_en_rd1"/>
<output name="csr_data_en_d3"/>
<output name="scan_out"/>
<instance name="l1clkhdr_ctl_macro"/>
<instance name="spare_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="723" nStmts="0" nExprs="270" nInputs="24" nOutputs="23" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="132" nOther="321" />
</block>
<block name="clc_cou_odbcommon_dp">
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<input name="b0_odb_data_dword_rd2"/>
<input name="b1_odb_data_dword_rd2"/>
<input name="b0_odb_bistrden_r1"/>
<input name="b1_odb_bistrden_r1"/>
<input name="mbist_cou_wrdata_r1"/>
<input name="mbist_cou_run"/>
<output name="scan_out"/>
<output name="mbist_odb_wrdata_r2"/>
<output name="mbist_odb_run_r2"/>
<output name="b0_mbist_odb_rw_fail"/>
<output name="b1_mbist_odb_rw_fail"/>
<instance name="msff_macro"/>
<instance name="buff_macro"/>
<instance name="inv_macro"/>
<instance name="mux_macro"/>
<instance name="clc_cou_cmp144b_dp"/>
<instance name="inv_macro"/>
<instance name="msff_macro"/>
<instance name="nand_macro"/>
<instance name="inv_macro"/>
<instance name="nand_macro"/>
<instance name="inv_macro"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="92" nStmts="0" nExprs="36" nInputs="13" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="8" nOther="48" />
</block>
<block name="clc_cou_odb_dp">
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<input name="bank_id"/>
<input name="odb_rd_en_rd1"/>
<input name="odb_data_pick_cyc2"/>
<input name="l2b_clc_data"/>
<input name="odb_data_out_rd1"/>
<input name="sid_c2c_wr_en_s1"/>
<input name="data_127_64_wr_en_s1"/>
<input name="odb_data_in_s2_129"/>
<input name="odb_data_in_s2_131_130"/>
<input name="mbist_odb_wrdata_r2"/>
<input name="mbist_odb_run_r2"/>
<output name="scan_out"/>
<output name="odb_data_dword_rd2"/>
<output name="odb_data_in_s2"/>
<output name="copyback_sid_s2"/>
<output name="l2b_clc_data_s1"/>
<instance name="msff_macro"/>
<instance name="buff_macro"/>
<instance name="msff_macro"/>
<instance name="buff_macro"/>
<instance name="msff_macro"/>
<instance name="buff_macro"/>
<instance name="inv_macro"/>
<instance name="buff_macro"/>
<instance name="mux_macro"/>
<instance name="buff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="inv_macro"/>
<instance name="mux_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="173" nStmts="0" nExprs="70" nInputs="18" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="14" nOther="89" />
</block>
<block name="clc_cou_odbuf_ctl">
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="l2b_clc_data_vld"/>
<input name="l2b_clc_data_mecc"/>
<input name="l2b_clc_data_secc"/>
<input name="l2b_clc_data_0"/>
<input name="lfuarb_odb_sel"/>
<input name="lfuarb_odb_data_vld"/>
<input name="copyback_sid_s2"/>
<input name="odb_bistwren_r1"/>
<input name="odb_bistrden_r1"/>
<input name="mbist_cou_addr_r1"/>
<input name="mbist_cou_run"/>
<output name="scan_out"/>
<output name="clc_l2t_odb_full_prev"/>
<output name="odb_data_in_s2_129"/>
<output name="odb_data_in_s2_131_130"/>
<output name="odb_wr_en_s2"/>
<output name="odb_wr_ptr_s2"/>
<output name="odb_rd_ptr"/>
<output name="odb_rd_en"/>
<output name="odb_data_pick_cyc2"/>
<output name="local_wr_data_vld_s1"/>
<output name="l2b_clc_mecc_s1"/>
<output name="odb_rd_en_rd1"/>
<output name="sid_c2c_wr_en_s1"/>
<output name="data_127_64_wr_en_s1"/>
<output name="last_local_dword_wr"/>
<output name="copyback_secc_s3"/>
<output name="copyback_sid_s3"/>
<output name="reset_err_state_s3"/>
<instance name="l1clkhdr_ctl_macro"/>
<instance name="spare_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="329" nStmts="0" nExprs="122" nInputs="17" nOutputs="18" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="61" nOther="146" />
</block>
<block name="clc_cou_pgen32b_dp">
<input name="din"/>
<input name="mecc_err"/>
<output name="parity"/>
<output name="dout"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="448" nStmts="0" nExprs="198" nInputs="2" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="249" />
</block>
<block name="clc_cou_reqarb_dp">
<input name="bank_id"/>
<input name="spares"/>
<input name="lsab_rd_sid_rd1"/>
<input name="lsab_rd_out_rd1"/>
<input name="lsab_lfu_rd_en_rd1"/>
<input name="lsab_l2_rd_en_rd1"/>
<input name="lsab_mcu_rd_en_rd1"/>
<input name="fsab_rd_sid_rd1"/>
<input name="fsab_rd_out_rd1"/>
<input name="fsab_lfu_rd_en_rd1"/>
<input name="fsab_l2_rd_en_rd1"/>
<input name="fsab_mcu_rd_en_rd1"/>
<input name="fsab_error_pick_s5"/>
<input name="ewab_rd_sid_rd1"/>
<input name="ewab_rd_out_rd1"/>
<input name="ewab_lfu_rd_en_rd1"/>
<input name="ewab_mcu_rd_en_rd1"/>
<input name="sel_cb_error_addr_s6"/>
<input name="mux1_mcuarb_l2_sel"/>
<input name="mux1_mcuarb_lsab_sel"/>
<input name="mux1_mcuarb_fsab_sel"/>
<input name="mux2_mcuarb_ewab_sel"/>
<input name="mux3_mcuarb_rd_sel"/>
<input name="mux1_lfuarb_lsab_sel"/>
<input name="mux1_lfuarb_fsab_sel"/>
<input name="mux1_lfuarb_def_sel"/>
<input name="mux2_lfuarb_ewab_sel"/>
<input name="mux3_lfuarb_rd_sel"/>
<input name="mux3_lfuarb_wr_sel"/>
<input name="mux3_lfuarb_def_sel"/>
<input name="mux1_l2arb_lsab_sel"/>
<input name="mbist_key_walk1_r2"/>
<input name="mbist_key_walk0_r2"/>
<input name="mbist_key_wk1_shift_r2"/>
<input name="mbist_key_init_r2"/>
<input name="mbist_key_no_init_or_shift_r2"/>
<input name="mbist_run_r2"/>
<input name="lsab_bistrden_r3"/>
<input name="fsab_bistrden_r3"/>
<input name="ewab_bistrden_r3"/>
<input name="lsab_bistrden_r4"/>
<input name="fsab_bistrden_r4"/>
<input name="bist_rd_mux_def_r4"/>
<input name="lfu_cou_req_arb_cache"/>
<input name="l2t_clc_rd_req_s1"/>
<input name="l2t_clc_wr_req_s1"/>
<input name="l2t_clc_rqtyp_s1"/>
<input name="l2t_clc_dest_id_s1"/>
<input name="l2t_clc_req_id_s1"/>
<input name="l2t_clc_addr_s1"/>
<input name="l2t_clc_addr_5_s1"/>
<input name="l2t_clc_1gb_addr_s1"/>
<input name="mbist_cou_wdata_r1"/>
<input name="reqarb_cou_node_id"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_clk_stop"/>
<input name="tcu_muxtest"/>
<output name="spares_rep"/>
<output name="l2_rd_req_local_s1"/>
<output name="l2_rd_req_dummy_s1"/>
<output name="lsab_cam_addr_s2"/>
<output name="fsab_cam_addr_s2"/>
<output name="lsab_wr_sid_s1"/>
<output name="lsab_wr_addr_5_s1"/>
<output name="lsab_wr_rqtyp_s1"/>
<output name="mbist_cam_rw_fail"/>
<output name="mcu_addr_rd2"/>
<output name="lsab_wr_addr_s1"/>
<output name="fsab_wr_addr_s1"/>
<output name="buf_l2_req_rd2"/>
<output name="cou_lfu_req_rd2"/>
<output name="error_addr_s6"/>
<output name="scan_out"/>
<instance name="msff_macro"/>
<instance name="or_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="or_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="mux_macro"/>
<instance name="buff_macro"/>
<instance name="cmp_macro"/>
<instance name="cmp_macro"/>
<instance name="nand_macro"/>
<instance name="buff_macro"/>
<instance name="mux_macro"/>
<instance name="inv_macro"/>
<instance name="mux_macro"/>
<instance name="inv_macro"/>
<instance name="mux_macro"/>
<instance name="buff_macro"/>
<instance name="inv_macro"/>
<instance name="mux_macro"/>
<instance name="buff_macro"/>
<instance name="cmp_macro"/>
<instance name="xor_macro"/>
<instance name="cmp_macro"/>
<instance name="xor_macro"/>
<instance name="mux_macro"/>
<instance name="inv_macro"/>
<instance name="mux_macro"/>
<instance name="mux_macro"/>
<instance name="buff_macro"/>
<instance name="nand_macro"/>
<instance name="nand_macro"/>
<instance name="inv_macro"/>
<instance name="buff_macro"/>
<instance name="cmp_macro"/>
<instance name="cmp_macro"/>
<instance name="inv_macro"/>
<instance name="mux_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="mux_macro"/>
<instance name="buff_macro"/>
<instance name="buff_macro"/>
<instance name="inv_macro"/>
<instance name="mux_macro"/>
<instance name="msff_macro"/>
<instance name="buff_macro"/>
<instance name="mux_macro"/>
<instance name="buff_macro"/>
<instance name="inv_macro"/>
<instance name="and_macro"/>
<instance name="nor_macro"/>
<instance name="mux_macro"/>
<instance name="msff_macro"/>
<instance name="buff_macro"/>
<instance name="msff_macro"/>
<instance name="inv_macro"/>
<instance name="mux_macro"/>
<instance name="buff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="or_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="buff_macro"/>
<instance name="msff_macro"/>
<instance name="buff_macro"/>
<instance name="cmp_macro"/>
<instance name="cmp_macro"/>
<instance name="buff_macro"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="666" nStmts="0" nExprs="282" nInputs="62" nOutputs="16" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="28" nOther="356" />
</block>
<block name="clc_cou_reqarbiter_ctl">
<input name="lfu_req_pipe_vld"/>
<input name="lfu_req_local_addr"/>
<input name="lfu_req_snoop"/>
<input name="mux2_l2arb_lfu_sel"/>
<input name="cou_1way_c1"/>
<input name="cou_exthub_c1"/>
<input name="cou_node_id_c1"/>
<input name="noncache_req_s1"/>
<input name="lsab_lfu_rd_en_rd1"/>
<input name="lsab_l2_rd_en_rd1"/>
<input name="lsab_mcu_rd_en_rd1"/>
<input name="lsab_mcu_dummy_rd1"/>
<input name="lsab_bistrden_r3"/>
<input name="fsab_lfu_rd_en_rd1"/>
<input name="fsab_l2_rd_en_rd1"/>
<input name="fsab_mcu_rd_en_rd1"/>
<input name="fsab_bistrden_r3"/>
<input name="fsab_cerr_s5"/>
<input name="ewab_lfu_rd_en_rd1"/>
<input name="ewab_mcu_rd_en_rd1"/>
<input name="ewab_last_dword_wr"/>
<input name="ewab_bistrden_r3"/>
<input name="ewab_mecc_err_s2"/>
<input name="l2_rd_req_dummy_s1"/>
<input name="l2_rd_req_local_s1"/>
<input name="mbist_cam_rw_fail"/>
<input name="lsab_bistcmen_r1"/>
<input name="fsab_bistcmen_r1"/>
<input name="ewab_bistcmen_r1"/>
<input name="lsab_bistwren_r1"/>
<input name="fsab_bistwren_r1"/>
<input name="ewab_bistwren_r1"/>
<input name="mbist_cou_wdata_0_r1"/>
<input name="mbist_cou_wk1_cam_init_r1"/>
<input name="mbist_cou_wk1_cam_shift_r1"/>
<input name="mbist_cou_run"/>
<input name="mbist_cou_cambist"/>
<input name="mcu_clc_wr_ack_d1"/>
<input name="mcu_clc_rd_ack_d1"/>
<input name="lfu_cou_req_credit"/>
<input name="l2t_clc_wr_req_s1"/>
<input name="l2t_clc_rd_req_s1"/>
<input name="last_local_dword_wr"/>
<input name="mrdb_entry_dequeue_vld"/>
<input name="l2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<output name="lfuarb_ncu_vld"/>
<output name="lfuarb_lsab_vld"/>
<output name="mcuarb_lsab_vld"/>
<output name="l2arb_lsab_vld"/>
<output name="lsab_cam_en_s2"/>
<output name="lsab_wr_en_s1"/>
<output name="lfuarb_fsab_vld"/>
<output name="mcuarb_fsab_vld"/>
<output name="l2arb_fsab_vld"/>
<output name="fsab_cam_en_s2"/>
<output name="fsab_wr_en_s1"/>
<output name="lfuarb_ewab_vld"/>
<output name="mcuarb_ewab_vld"/>
<output name="ewab_cam_en_s2"/>
<output name="ewab_wr_en_s1"/>
<output name="ewab_wr_req_pending"/>
<output name="mux1_l2arb_lsab_sel"/>
<output name="mux1_lfuarb_lsab_sel"/>
<output name="mux1_lfuarb_fsab_sel"/>
<output name="mux1_lfuarb_def_sel"/>
<output name="mux2_lfuarb_ewab_sel"/>
<output name="mux3_lfuarb_rd_sel"/>
<output name="mux3_lfuarb_wr_sel"/>
<output name="mux3_lfuarb_def_sel"/>
<output name="mux1_mcuarb_l2_sel"/>
<output name="mux1_mcuarb_lsab_sel"/>
<output name="mux1_mcuarb_fsab_sel"/>
<output name="mux2_mcuarb_ewab_sel"/>
<output name="mux3_mcuarb_rd_sel"/>
<output name="sel_cb_error_addr_s6"/>
<output name="reqarb_cou_node_id"/>
<output name="mbist_key_walk1_r2"/>
<output name="mbist_key_walk0_r2"/>
<output name="mbist_key_wk1_shift_r2"/>
<output name="mbist_key_init_r2"/>
<output name="mbist_key_no_init_or_shift_r2"/>
<output name="mbist_run_r2"/>
<output name="lsab_bistrden_r4"/>
<output name="fsab_bistrden_r4"/>
<output name="bist_rd_mux_def_r4"/>
<output name="mbist_lsab_rw_fail"/>
<output name="mbist_fsab_rw_fail"/>
<output name="mbist_ewab_rw_fail"/>
<output name="clc_mcu_rd_dummy_req_rd2"/>
<output name="clc_mcu_rd_req_rd2"/>
<output name="clc_mcu_wr_req_rd2"/>
<output name="cou_lfu_req_vld"/>
<output name="lfuarb_rdwr_vld_ext"/>
<output name="lfuarb_ncu_vld_ext"/>
<output name="lfuarb_ncusel_ext"/>
<output name="clc_l2_wr_ack"/>
<output name="clc_l2_rd_ack"/>
<output name="cou_lfu_req_vld_int"/>
<output name="l2arb_lsab_vld_c1"/>
<output name="l2arb_fsab_vld_c1"/>
<output name="scan_out"/>
<instance name="l1clkhdr_ctl_macro"/>
<instance name="spare_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="702" nStmts="0" nExprs="243" nInputs="50" nOutputs="56" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="167" nOther="292" />
</block>
<block name="clc_lfu_algnbf_dp">
<input name="din"/>
<input name="inc_rptr"/>
<input name="inc_wptr"/>
<input name="clr_ptrs"/>
<input name="drl2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_dectest"/>
<input name="tcu_scan_en"/>
<input name="ilane_frame_lock_sync"/>
<output name="dout"/>
<output name="ts0_hdr_match"/>
<output name="scan_out"/>
<instance name="cmp_macro"/>
<instance name="msff_macro"/>
<instance name="and_macro"/>
<instance name="increment_macro"/>
<instance name="inv_macro"/>
<instance name="and_macro"/>
<instance name="increment_macro"/>
<instance name="and_macro"/>
<instance name="and_macro"/>
<instance name="and_macro"/>
<instance name="inv_macro"/>
<instance name="nor_macro"/>
<instance name="nor_macro"/>
<instance name="nor_macro"/>
<instance name="nor_macro"/>
<instance name="nor_macro"/>
<instance name="nor_macro"/>
<instance name="nor_macro"/>
<instance name="nor_macro"/>
<instance name="mux_macro"/>
<instance name="cmp_macro"/>
<instance name="and_macro"/>
<instance name="inv_macro"/>
<instance name="mux_macro"/>
<instance name="inv_macro"/>
<instance name="and_macro"/>
<instance name="nor_macro"/>
<instance name="nor_macro"/>
<instance name="nor_macro"/>
<instance name="nor_macro"/>
<instance name="nor_macro"/>
<instance name="nor_macro"/>
<instance name="nor_macro"/>
<instance name="nor_macro"/>
<instance name="buff_macro"/>
<instance name="and_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="452" nStmts="0" nExprs="194" nInputs="12" nOutputs="3" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="18" nOther="240" />
</block>
<block name="clc_lfu_bscan_ctl">
<input name="ssr_clc_stsrx_bsrxp"/>
<input name="ssr_clc_stsrx_bsrxn"/>
<input name="clc_sbs_scan_in"/>
<input name="tcu_sbs_scan_en"/>
<input name="tcu_sbs_clk"/>
<input name="tcu_sbs_uclk"/>
<input name="tcu_sbs_aclk"/>
<input name="tcu_sbs_bclk"/>
<output name="clc_ssr_cfgtx_bstx"/>
<output name="clc_sbs_scan_out"/>
<instance name="l1clkhdr_ctl_macro"/>
<instance name="cl_sc1_bs_cell2_4x"/>
<instance name="cl_sc1_bs_cell2_4x"/>
<instance name="cl_sc1_bs_cell2_4x"/>
<instance name="cl_sc1_bs_cell2_4x"/>
<instance name="cl_sc1_bs_cell2_4x"/>
<instance name="cl_sc1_bs_cell2_4x"/>
<instance name="cl_sc1_bs_cell2_4x"/>
<instance name="cl_sc1_bs_cell2_4x"/>
<instance name="cl_sc1_bs_cell2_4x"/>
<instance name="cl_sc1_bs_cell2_4x"/>
<instance name="cl_sc1_bs_cell2_4x"/>
<instance name="cl_sc1_bs_cell2_4x"/>
<instance name="cl_sc1_bs_cell2_4x"/>
<instance name="cl_sc1_bs_cell2_4x"/>
<instance name="cl_sc1_bs_cell2_4x"/>
<instance name="cl_sc1_bs_cell2_4x"/>
<instance name="cl_sc1_bs_cell2_4x"/>
<instance name="cl_sc1_bs_cell2_4x"/>
<instance name="cl_sc1_bs_cell2_4x"/>
<instance name="cl_sc1_bs_cell2_4x"/>
<instance name="cl_sc1_bs_cell2_4x"/>
<instance name="cl_sc1_bs_cell2_4x"/>
<instance name="cl_sc1_bs_cell2_4x"/>
<instance name="cl_sc1_bs_cell2_4x"/>
<instance name="cl_sc1_bs_cell2_4x"/>
<instance name="cl_sc1_bs_cell2_4x"/>
<instance name="cl_sc1_bs_cell2_4x"/>
<instance name="cl_sc1_bs_cell2_4x"/>
<instance name="cl_sc1_bs_cell2_4x"/>
<instance name="cl_sc1_bs_cell2_4x"/>
<instance name="cl_sc1_bs_cell2_4x"/>
<instance name="cl_sc1_bs_cell2_4x"/>
<instance name="cl_sc1_bs_cell2_4x"/>
<instance name="cl_sc1_bs_cell2_4x"/>
<instance name="cl_sc1_bs_cell2_4x"/>
<instance name="cl_sc1_bs_cell2_4x"/>
<instance name="cl_sc1_bs_cell2_4x"/>
<instance name="cl_sc1_bs_cell2_4x"/>
<instance name="cl_sc1_bs_cell2_4x"/>
<instance name="cl_sc1_bs_cell2_4x"/>
<instance name="cl_sc1_bs_cell2_4x"/>
<instance name="cl_sc1_bs_cell2_4x"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="481" nStmts="0" nExprs="215" nInputs="8" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="7" nOther="259" />
</block>
<block name="clc_lfu_csrdbg_dp">
<input name="l2clk"/>
<input name="cmp_cl_sync_en"/>
<input name="cl_cmp_sync_en"/>
<input name="cou_lfu_csr_addr_d1"/>
<input name="cou_lfu_csr_wren_d1"/>
<input name="cou_lfu_csr_rden_d1"/>
<input name="cou_lfu_csr_data_d1"/>
<input name="csr_rd_data"/>
<input name="csr_rd_data_val"/>
<input name="lfu_cou_dbg_data_vcl"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="scan_in"/>
<output name="lfu_cou_csr_data_d3"/>
<output name="lfu_cou_csrdata_vld_d3"/>
<output name="csr_addr_sync"/>
<output name="csr_wren_sync"/>
<output name="csr_rden_sync"/>
<output name="csr_data_sync"/>
<output name="lfu_cou_dbg_data"/>
<output name="scan_out"/>
<instance name="msff_macro"/>
<instance name="or_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="inv_macro"/>
<instance name="and_macro"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="140" nStmts="0" nExprs="57" nInputs="16" nOutputs="8" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="14" nOther="69" />
</block>
<block name="clc_lfu_egress_ctl_spares">
<input name="spare0_flop_d"/>
<input name="spare1_flop_d"/>
<input name="spare2_flop_d"/>
<input name="spare3_flop_d"/>
<input name="spare4_flop_d"/>
<input name="spare5_flop_d"/>
<input name="spare6_flop_d"/>
<input name="spare7_flop_d"/>
<input name="spare8_flop_d"/>
<input name="spare9_flop_d"/>
<input name="l1clk"/>
<input name="scan_in"/>
<input name="siclk"/>
<input name="soclk"/>
<output name="spare0_flop_q"/>
<output name="spare1_flop_q"/>
<output name="spare2_flop_q"/>
<output name="spare3_flop_q"/>
<output name="spare4_flop_q"/>
<output name="spare5_flop_q"/>
<output name="spare6_flop_q"/>
<output name="spare7_flop_q"/>
<output name="spare8_flop_q"/>
<output name="spare9_flop_q"/>
<output name="scan_out"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_u1_buf_32x"/>
<instance name="cl_u1_nand3_8x"/>
<instance name="cl_u1_inv_8x"/>
<instance name="cl_u1_aoi22_4x"/>
<instance name="cl_u1_buf_8x"/>
<instance name="cl_u1_oai22_4x"/>
<instance name="cl_u1_inv_16x"/>
<instance name="cl_u1_nand2_16x"/>
<instance name="cl_u1_nor3_4x"/>
<instance name="cl_u1_nand2_8x"/>
<instance name="cl_u1_buf_16x"/>
<instance name="cl_u1_nor2_16x"/>
<instance name="cl_u1_inv_32x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_u1_buf_32x"/>
<instance name="cl_u1_nand3_8x"/>
<instance name="cl_u1_inv_8x"/>
<instance name="cl_u1_aoi22_4x"/>
<instance name="cl_u1_buf_8x"/>
<instance name="cl_u1_oai22_4x"/>
<instance name="cl_u1_inv_16x"/>
<instance name="cl_u1_nand2_16x"/>
<instance name="cl_u1_nor3_4x"/>
<instance name="cl_u1_nand2_8x"/>
<instance name="cl_u1_buf_16x"/>
<instance name="cl_u1_nor2_16x"/>
<instance name="cl_u1_inv_32x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_u1_buf_32x"/>
<instance name="cl_u1_nand3_8x"/>
<instance name="cl_u1_inv_8x"/>
<instance name="cl_u1_aoi22_4x"/>
<instance name="cl_u1_buf_8x"/>
<instance name="cl_u1_oai22_4x"/>
<instance name="cl_u1_inv_16x"/>
<instance name="cl_u1_nand2_16x"/>
<instance name="cl_u1_nor3_4x"/>
<instance name="cl_u1_nand2_8x"/>
<instance name="cl_u1_buf_16x"/>
<instance name="cl_u1_nor2_16x"/>
<instance name="cl_u1_inv_32x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_u1_buf_32x"/>
<instance name="cl_u1_nand3_8x"/>
<instance name="cl_u1_inv_8x"/>
<instance name="cl_u1_aoi22_4x"/>
<instance name="cl_u1_buf_8x"/>
<instance name="cl_u1_oai22_4x"/>
<instance name="cl_u1_inv_16x"/>
<instance name="cl_u1_nand2_16x"/>
<instance name="cl_u1_nor3_4x"/>
<instance name="cl_u1_nand2_8x"/>
<instance name="cl_u1_buf_16x"/>
<instance name="cl_u1_nor2_16x"/>
<instance name="cl_u1_inv_32x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_u1_buf_32x"/>
<instance name="cl_u1_nand3_8x"/>
<instance name="cl_u1_inv_8x"/>
<instance name="cl_u1_aoi22_4x"/>
<instance name="cl_u1_buf_8x"/>
<instance name="cl_u1_oai22_4x"/>
<instance name="cl_u1_inv_16x"/>
<instance name="cl_u1_nand2_16x"/>
<instance name="cl_u1_nor3_4x"/>
<instance name="cl_u1_nand2_8x"/>
<instance name="cl_u1_buf_16x"/>
<instance name="cl_u1_nor2_16x"/>
<instance name="cl_u1_inv_32x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_u1_buf_32x"/>
<instance name="cl_u1_nand3_8x"/>
<instance name="cl_u1_inv_8x"/>
<instance name="cl_u1_aoi22_4x"/>
<instance name="cl_u1_buf_8x"/>
<instance name="cl_u1_oai22_4x"/>
<instance name="cl_u1_inv_16x"/>
<instance name="cl_u1_nand2_16x"/>
<instance name="cl_u1_nor3_4x"/>
<instance name="cl_u1_nand2_8x"/>
<instance name="cl_u1_buf_16x"/>
<instance name="cl_u1_nor2_16x"/>
<instance name="cl_u1_inv_32x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_u1_buf_32x"/>
<instance name="cl_u1_nand3_8x"/>
<instance name="cl_u1_inv_8x"/>
<instance name="cl_u1_aoi22_4x"/>
<instance name="cl_u1_buf_8x"/>
<instance name="cl_u1_oai22_4x"/>
<instance name="cl_u1_inv_16x"/>
<instance name="cl_u1_nand2_16x"/>
<instance name="cl_u1_nor3_4x"/>
<instance name="cl_u1_nand2_8x"/>
<instance name="cl_u1_buf_16x"/>
<instance name="cl_u1_nor2_16x"/>
<instance name="cl_u1_inv_32x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_u1_buf_32x"/>
<instance name="cl_u1_nand3_8x"/>
<instance name="cl_u1_inv_8x"/>
<instance name="cl_u1_aoi22_4x"/>
<instance name="cl_u1_buf_8x"/>
<instance name="cl_u1_oai22_4x"/>
<instance name="cl_u1_inv_16x"/>
<instance name="cl_u1_nand2_16x"/>
<instance name="cl_u1_nor3_4x"/>
<instance name="cl_u1_nand2_8x"/>
<instance name="cl_u1_buf_16x"/>
<instance name="cl_u1_nor2_16x"/>
<instance name="cl_u1_inv_32x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_u1_buf_32x"/>
<instance name="cl_u1_nand3_8x"/>
<instance name="cl_u1_inv_8x"/>
<instance name="cl_u1_aoi22_4x"/>
<instance name="cl_u1_buf_8x"/>
<instance name="cl_u1_oai22_4x"/>
<instance name="cl_u1_inv_16x"/>
<instance name="cl_u1_nand2_16x"/>
<instance name="cl_u1_nor3_4x"/>
<instance name="cl_u1_nand2_8x"/>
<instance name="cl_u1_buf_16x"/>
<instance name="cl_u1_nor2_16x"/>
<instance name="cl_u1_inv_32x"/>
<instance name="cl_sc1_msff_8x"/>
<instance name="cl_u1_buf_32x"/>
<instance name="cl_u1_nand3_8x"/>
<instance name="cl_u1_inv_8x"/>
<instance name="cl_u1_aoi22_4x"/>
<instance name="cl_u1_buf_8x"/>
<instance name="cl_u1_oai22_4x"/>
<instance name="cl_u1_inv_16x"/>
<instance name="cl_u1_nand2_16x"/>
<instance name="cl_u1_nor3_4x"/>
<instance name="cl_u1_nand2_8x"/>
<instance name="cl_u1_buf_16x"/>
<instance name="cl_u1_nor2_16x"/>
<instance name="cl_u1_inv_32x"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="1097" nStmts="0" nExprs="460" nInputs="14" nOutputs="11" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="11" nOther="626" />
</block>
<block name="clc_lfu_egress_ctl">
<input name="clc_lfu_egress_ctl_spare0_flop_d"/>
<input name="clc_lfu_egress_ctl_spare1_flop_d"/>
<input name="clc_lfu_egress_ctl_spare2_flop_d"/>
<input name="clc_lfu_egress_ctl_spare3_flop_d"/>
<input name="clc_lfu_egress_ctl_spare4_flop_d"/>
<input name="ez_sync_sel"/>
<input name="ez_sync_e1"/>
<input name="ez_sync_e2"/>
<input name="l2clk"/>
<input name="cmp_cl_sync_en"/>
<input name="cl_cmp_sync_en"/>
<input name="cou_lfu_b0_req_vld"/>
<input name="cou_lfu_b1_req_vld"/>
<input name="cou_lfu_b0_resp_vld"/>
<input name="cou_lfu_b1_resp_vld"/>
<input name="cou_lfu_data_vld"/>
<input name="cou_lfu_data_hdr"/>
<input name="trnrec_elsm_enable"/>
<input name="trnrec_stall_e1"/>
<input name="erq_max_visits_vcl"/>
<input name="esq_max_visits_vcl"/>
<input name="edq_max_visits_vcl"/>
<input name="ecq_max_visits_vcl"/>
<input name="edq_head_sid"/>
<input name="edq_ilock_reg_sid"/>
<input name="ecq_e0_sid"/>
<input name="ecq_e2_sid"/>
<input name="ecq_e4_sid"/>
<input name="ecq_e6_sid"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="scan_in"/>
<input name="mbcmp_lfu_run"/>
<input name="mbcmp_lfu_addr"/>
<input name="mbcmp_lfu_rd_en"/>
<input name="mbcmp_lfu_wr_en"/>
<output name="clc_lfu_egress_ctl_spare0_flop_q"/>
<output name="clc_lfu_egress_ctl_spare1_flop_q"/>
<output name="clc_lfu_egress_ctl_spare2_flop_q"/>
<output name="clc_lfu_egress_ctl_spare3_flop_q"/>
<output name="clc_lfu_egress_ctl_spare4_flop_q"/>
<output name="lfu_cou_b0_req_credit"/>
<output name="lfu_cou_b1_req_credit"/>
<output name="lfu_cou_b0_resp_credit"/>
<output name="lfu_cou_b1_resp_credit"/>
<output name="lfu_cou_crit_credit"/>
<output name="lfu_cou_noncrit_credit"/>
<output name="comp_en"/>
<output name="egrctl_ff_remainder_en"/>
<output name="ecq_rd_en"/>
<output name="ecq_rd_en_n"/>
<output name="ecq_sel"/>
<output name="ff_ecq_en"/>
<output name="edq_rd_en"/>
<output name="edq_wr_en"/>
<output name="edq_sram_rd_ptr"/>
<output name="edq_wr_ptr"/>
<output name="erq0_wins_arb"/>
<output name="erq0_sel"/>
<output name="ff_erq0_en"/>
<output name="erq1_wins_arb"/>
<output name="erq1_sel"/>
<output name="ff_erq1_en"/>
<output name="esq0_rd_en"/>
<output name="esq1_rd_en"/>
<output name="esq0_sel"/>
<output name="ff_esq0_en"/>
<output name="esq1_sel"/>
<output name="ff_esq1_en"/>
<output name="esq0_bypass"/>
<output name="esq1_bypass"/>
<output name="dsm_cell_sel"/>
<output name="dsm_remainder_sel"/>
<output name="rsm_cell_sel"/>
<output name="rsm_remainder_sel"/>
<output name="ssm_cell_sel"/>
<output name="ssm_remainder_sel"/>
<output name="pick"/>
<output name="ff_edq_ilock_en"/>
<output name="lfu_cou_dbg_data"/>
<output name="scan_out"/>
<instance name="l1clkhdr_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="clc_lfu_fifo_ctl"/>
<instance name="clc_lfu_fifo_ctl"/>
<instance name="clc_lfu_fifo_ctl"/>
<instance name="clc_lfu_fifo_ctl"/>
<instance name="clc_lfu_fifo_ctl"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="clc_lfu_egress_ctl_spares"/>
<complexity cyclo1="178" cyclo2="67" nCaseStmts="8" nCaseItems="119" nLoops="0" nIfStmts="58" />
<volume nNodes="1176" nStmts="42" nExprs="332" nInputs="39" nOutputs="45" nParams="0" nAlwaysClocks="58" nBAssign="184" nNBAssign="0" nWAssign="217" nOther="343" />
</block>
<block name="clc_lfu_fifo_ctl">
<input name="l2clk"/>
<input name="rd_en"/>
<input name="wr_en"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="scan_in"/>
<output name="empty"/>
<output name="rd_ptr"/>
<output name="wr_ptr"/>
<output name="scan_out"/>
<param name="ADDR_WIDTH"/>
<instance name="l1clkhdr_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<complexity cyclo1="5" cyclo2="5" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="4" />
<volume nNodes="72" nStmts="4" nExprs="19" nInputs="9" nOutputs="4" nParams="1" nAlwaysClocks="7" nBAssign="6" nNBAssign="0" nWAssign="12" nOther="24" />
</block>
<block name="clc_lfu_frq_ctl">
<input name="l1clk"/>
<input name="rd_en"/>
<input name="wr_en"/>
<input name="ld_rd_ptr"/>
<input name="new_rd_ptr"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="scan_in"/>
<output name="empty"/>
<output name="rd_ptr"/>
<output name="wr_ptr"/>
<output name="scan_out"/>
<param name="ADDR_WIDTH"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<complexity cyclo1="6" cyclo2="6" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="5" />
<volume nNodes="62" nStmts="4" nExprs="16" nInputs="8" nOutputs="4" nParams="1" nAlwaysClocks="7" nBAssign="6" nNBAssign="0" nWAssign="9" nOther="20" />
</block>
<block name="clc_lfu_ibist_ctl">
<input name="trnrec_sbfibportctl"/>
<input name="trnrec_sbfibpgctl"/>
<input name="trnrec_sbfibpattbuf1"/>
<input name="trnrec_sbfibtxmsk"/>
<input name="trnrec_sbfibtxshft"/>
<input name="trnrec_sbfibpattbuf2"/>
<input name="trnrec_sbfibpatt2en"/>
<input name="trnrec_txstart"/>
<input name="trnrec_nbfibportctl"/>
<input name="trnrec_nbfibpgctl"/>
<input name="trnrec_nbfibpattbuf1"/>
<input name="trnrec_nbfibrxmsk"/>
<input name="trnrec_nbfibrxshft"/>
<input name="trnrec_nbfibrxlnerr"/>
<input name="trnrec_nbfibpattbuf2"/>
<input name="trnrec_nbfibpatt2en"/>
<input name="trnrec_rxstart"/>
<input name="trnrec_ibrx_start_ld"/>
<input name="trnrec_nbfibportctl_en"/>
<input name="trnrec_errcnt_clr"/>
<input name="trnrec_errstat_clr"/>
<input name="ibist_rxdata"/>
<input name="trnrec_alf_sb_lo_test"/>
<input name="trnrec_alf_sb_hi_test"/>
<input name="drl2clk"/>
<input name="scan_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<output name="ibist_txdata"/>
<output name="ibtx_done"/>
<output name="ibrx_done"/>
<output name="ibrx_rxerrstat"/>
<output name="ibrx_errcnt"/>
<output name="ibrx_errlnnum"/>
<output name="ibrx_errstat"/>
<output name="scan_out"/>
<instance name="l1clkhdr_ctl_macro"/>
<instance name="clc_lfu_ibtx_ctl"/>
<instance name="clc_lfu_ibrx_ctl"/>
<instance name="spare_ctl_macro"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="38" nStmts="0" nExprs="12" nInputs="31" nOutputs="8" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="9" nOther="17" />
</block>
<block name="clc_lfu_ibit_dp">
<input name="ssr_data"/>
<input name="ssr_clc_stsrx_sync"/>
<input name="ssr_clc_stsrx_eid"/>
<input name="rxbclk"/>
<input name="drl2clk"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="scan_in"/>
<input name="tcu_atpg_mode"/>
<output name="ilane_data"/>
<output name="ilane_elect_idle_sync"/>
<output name="ilane_frame_lock_sync"/>
<output name="scan_out"/>
<instance name="inv_macro"/>
<instance name="inv_macro"/>
<instance name="mux_macro"/>
<instance name="increment_macro"/>
<instance name="and_macro"/>
<instance name="msff_macro"/>
<instance name="or_macro"/>
<instance name="inv_macro"/>
<instance name="and_macro"/>
<instance name="inv_macro"/>
<instance name="inv_macro"/>
<instance name="and_macro"/>
<instance name="nor_macro"/>
<instance name="msff_macro"/>
<instance name="nor_macro"/>
<instance name="msff_macro"/>
<instance name="nor_macro"/>
<instance name="msff_macro"/>
<instance name="nor_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="inv_macro"/>
<instance name="and_macro"/>
<instance name="nor_macro"/>
<instance name="nor_macro"/>
<instance name="nor_macro"/>
<instance name="nor_macro"/>
<instance name="mux_macro"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="259" nStmts="0" nExprs="109" nInputs="11" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="12" nOther="138" />
</block>
<block name="clc_lfu_ibrx_ctl">
<input name="trnrec_nbfibportctl"/>
<input name="trnrec_nbfibpgctl"/>
<input name="trnrec_nbfibpattbuf1"/>
<input name="trnrec_nbfibrxmsk"/>
<input name="trnrec_nbfibrxshft"/>
<input name="trnrec_nbfibrxlnerr"/>
<input name="trnrec_nbfibpattbuf2"/>
<input name="trnrec_nbfibpatt2en"/>
<input name="trnrec_rxstart"/>
<input name="trnrec_ibrx_start_ld"/>
<input name="trnrec_nbfibportctl_en"/>
<input name="trnrec_errcnt_clr"/>
<input name="trnrec_errstat_clr"/>
<input name="ibist_rxdata"/>
<input name="trnrec_alf_sb_lo_test"/>
<input name="trnrec_alf_sb_hi_test"/>
<input name="scan_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="l1clk"/>
<output name="ibrx_done"/>
<output name="ibrx_rxerrstat"/>
<output name="ibrx_errcnt"/>
<output name="ibrx_errlnnum"/>
<output name="ibrx_errstat"/>
<output name="scan_out"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<complexity cyclo1="80" cyclo2="76" nCaseStmts="1" nCaseItems="5" nLoops="0" nIfStmts="74" />
<volume nNodes="310" nStmts="8" nExprs="76" nInputs="21" nOutputs="6" nParams="0" nAlwaysClocks="24" nBAssign="12" nNBAssign="0" nWAssign="105" nOther="85" />
</block>
<block name="clc_lfu_ibtx_ctl">
<input name="trnrec_sbfibportctl"/>
<input name="trnrec_sbfibpgctl"/>
<input name="trnrec_sbfibpattbuf1"/>
<input name="trnrec_sbfibtxmsk"/>
<input name="trnrec_sbfibtxshft"/>
<input name="trnrec_sbfibpattbuf2"/>
<input name="trnrec_sbfibpatt2en"/>
<input name="trnrec_txstart"/>
<input name="scan_in"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="l1clk"/>
<output name="ibist_txdata"/>
<output name="ibtx_done"/>
<output name="scan_out"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<complexity cyclo1="55" cyclo2="51" nCaseStmts="1" nCaseItems="5" nLoops="0" nIfStmts="49" />
<volume nNodes="221" nStmts="5" nExprs="49" nInputs="13" nOutputs="3" nParams="0" nAlwaysClocks="22" nBAssign="9" nNBAssign="0" nWAssign="80" nOther="56" />
</block>
<block name="clc_lfu_igres_dp">
<input name="l2clk"/>
<input name="ifr"/>
<input name="irq_sram1_dout"/>
<input name="irq_sram2_dout"/>
<input name="dcomp_crc_en"/>
<input name="next_mscell_sel"/>
<input name="next_lscell_sel"/>
<input name="idata_shift_mux_sel"/>
<input name="ireq1_sel"/>
<input name="ireq2_sel2"/>
<input name="ireq2_sel3"/>
<input name="ireq2_sel4"/>
<input name="ireq2_sel5"/>
<input name="ireq2_sel6"/>
<input name="ireq2_sel7"/>
<input name="ireq2_sel8"/>
<input name="ireq2_sel9"/>
<input name="iresp1_shift_sel"/>
<input name="iresp2_shift_sel6"/>
<input name="iresp2_shift_sel7"/>
<input name="iresp2_shift_sel8"/>
<input name="iresp2_shift_sel9"/>
<input name="bypassing_req1"/>
<input name="bypassing_req2"/>
<input name="not_bypassing_req1"/>
<input name="not_bypassing_req2"/>
<input name="irq1_head_sel"/>
<input name="irq2_head_sel"/>
<input name="resp_buf_mux_s0"/>
<input name="resp_buf_mux_s1"/>
<input name="iresp1_sel"/>
<input name="iresp2_sel"/>
<input name="buf_iresp_sel"/>
<input name="ff_irq1_holding_en"/>
<input name="ff_irq2_holding_en_l"/>
<input name="irq1_holding_sel"/>
<input name="irq2_holding_sel"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="scan_in"/>
<input name="mbcmp_lfu_wdata"/>
<input name="mbcmp_lfu_wdata_d1"/>
<input name="mbcmp_lfu_run"/>
<input name="mbcmp_lfu_run_l"/>
<output name="lfu_cou_req"/>
<output name="lfu_cou_resp"/>
<output name="lfu_cou_data"/>
<output name="ireq1"/>
<output name="ireq2"/>
<output name="icell"/>
<output name="scan_out"/>
<output name="mbcmp_irq1_pass"/>
<output name="mbcmp_irq2_pass"/>
<instance name="msff_macro"/>
<instance name="mux_macro"/>
<instance name="buff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="mux_macro"/>
<instance name="mux_macro"/>
<instance name="buff_macro"/>
<instance name="mux_macro"/>
<instance name="mux_macro"/>
<instance name="mux_macro"/>
<instance name="mux_macro"/>
<instance name="mux_macro"/>
<instance name="mux_macro"/>
<instance name="cmp_macro"/>
<instance name="cmp_macro"/>
<instance name="msff_macro"/>
<instance name="mux_macro"/>
<instance name="msff_macro"/>
<instance name="mux_macro"/>
<instance name="msff_macro"/>
<instance name="mux_macro"/>
<instance name="buff_macro"/>
<instance name="mux_macro"/>
<instance name="msff_macro"/>
<instance name="mux_macro"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="391" nStmts="0" nExprs="174" nInputs="47" nOutputs="9" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="16" nOther="201" />
</block>
<block name="clc_lfu_igress_ctl">
<input name="l2clk"/>
<input name="cl_cmp_sync_en"/>
<input name="cmp_cl_sync_en"/>
<input name="cou_lfu_req_credit"/>
<input name="rst_clc_cnt_start_d1"/>
<input name="trnrec_resume_timeout_vcl"/>
<input name="trnrec_ilsm_disable"/>
<input name="trnrec_ifr_val_cmp"/>
<input name="trnrec_ilsm_enable"/>
<input name="icell"/>
<input name="crc24_match"/>
<input name="crc24_inv_match"/>
<input name="mscell_pkt0typ"/>
<input name="lscell_pkt0typ"/>
<input name="mbcmp_lfu_run"/>
<input name="mbcmp_igrctl_addr"/>
<input name="mbcmp_lfu_wr_en"/>
<input name="mbcmp_lfu_rd_en"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="scan_in"/>
<output name="lfu_cou_req_vld"/>
<output name="lfu_cou_resp_vld"/>
<output name="lfu_cou_data_vld"/>
<output name="rst_clc_cnt_start_vcl"/>
<output name="igress_replay_req_vcl"/>
<output name="igress_replay_id_vcl"/>
<output name="igr_dbg_replay_req"/>
<output name="igr_dbg_replay_id"/>
<output name="igrctl_retrain_req_vcl"/>
<output name="igrctl_retrain_failed_vcl"/>
<output name="cl_cmp_sync_en_qualbpc"/>
<output name="dcomp_crc_en"/>
<output name="next_mscell_sel"/>
<output name="next_lscell_sel"/>
<output name="idata_shift_mux_sel"/>
<output name="ireq1_sel"/>
<output name="ireq2_sel2"/>
<output name="ireq2_sel3"/>
<output name="ireq2_sel4"/>
<output name="ireq2_sel5"/>
<output name="ireq2_sel6"/>
<output name="ireq2_sel7"/>
<output name="ireq2_sel8"/>
<output name="ireq2_sel9"/>
<output name="iresp1_shift_sel"/>
<output name="iresp2_shift_sel6"/>
<output name="iresp2_shift_sel7"/>
<output name="iresp2_shift_sel8"/>
<output name="iresp2_shift_sel9"/>
<output name="bypassing_req1"/>
<output name="bypassing_req2"/>
<output name="not_bypassing_req1"/>
<output name="not_bypassing_req2"/>
<output name="irq1_head_sel"/>
<output name="irq2_head_sel"/>
<output name="irq_wr_ptr"/>
<output name="irq_wr_en"/>
<output name="irq_rd_ptr"/>
<output name="irq_rd_en"/>
<output name="resp_buf_mux_s0"/>
<output name="resp_buf_mux_s1"/>
<output name="ff_resp_buf_en"/>
<output name="iresp1_sel"/>
<output name="iresp2_sel"/>
<output name="buf_iresp_sel"/>
<output name="ff_irq1_holding_en"/>
<output name="ff_irq2_holding_en_l"/>
<output name="irq1_holding_sel"/>
<output name="irq2_holding_sel"/>
<output name="igr_dbg_replay_rcvd"/>
<output name="igr_dbg_replay_rcvd_id"/>
<output name="igress_replay_rcvd_vcl"/>
<output name="igress_replay_rcvd_id_vcl"/>
<output name="igress_norm_state_vcl"/>
<output name="lfu_cou_dbg_data"/>
<output name="scan_out"/>
<instance name="l1clkhdr_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="mux_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="clc_lfu_irq_val"/>
<instance name="clc_lfu_fifo_ctl"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="spare_ctl_macro"/>
<complexity cyclo1="55" cyclo2="36" nCaseStmts="3" nCaseItems="22" nLoops="0" nIfStmts="32" />
<volume nNodes="737" nStmts="28" nExprs="218" nInputs="24" nOutputs="56" nParams="0" nAlwaysClocks="39" nBAssign="52" nNBAssign="0" nWAssign="156" nOther="244" />
</block>
<block name="clc_lfu_iln_dp">
<input name="drl2clk"/>
<input name="ssr_clc_frame"/>
<input name="ssr_clc_stsrx_losdtct"/>
<input name="ssr_clc_stsrx_sync"/>
<input name="ssr_clc_rxbclk"/>
<input name="tcu_pce_ov"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_atpg_mode"/>
<input name="scan_in"/>
<output name="iframe_skewed"/>
<output name="ilane_elect_idle"/>
<output name="ilane_frame_lock"/>
<output name="scan_out"/>
<instance name="clc_lfu_ibit_dp"/>
<instance name="clc_lfu_ibit_dp"/>
<instance name="clc_lfu_ibit_dp"/>
<instance name="clc_lfu_ibit_dp"/>
<instance name="clc_lfu_ibit_dp"/>
<instance name="clc_lfu_ibit_dp"/>
<instance name="clc_lfu_ibit_dp"/>
<instance name="clc_lfu_ibit_dp"/>
<instance name="clc_lfu_ibit_dp"/>
<instance name="clc_lfu_ibit_dp"/>
<instance name="clc_lfu_ibit_dp"/>
<instance name="clc_lfu_ibit_dp"/>
<instance name="clc_lfu_ibit_dp"/>
<instance name="clc_lfu_ibit_dp"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="310" nStmts="0" nExprs="140" nInputs="11" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="15" nOther="155" />
</block>
<block name="clc_lfu_mbcl_ctl">
<input name="drl2clk"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="lfu_mbist_start_vcl"/>
<input name="lfu_mbist_bisi_mode_vcl"/>
<input name="lfu_mbist_user_mode_vcl"/>
<input name="mbcl_frq_pass"/>
<output name="mbcl_lfu_run"/>
<output name="mbcl_lfu_run_l"/>
<output name="mbcl_lfu_addr"/>
<output name="mbcl_lfu_wdata"/>
<output name="mbcl_lfu_wdata_d1"/>
<output name="mbcl_lfu_wr_en"/>
<output name="mbcl_lfu_rd_en"/>
<output name="lfu_tcu_mbcl_done"/>
<output name="lfu_tcu_mbcl_fail"/>
<output name="scan_out"/>
<instance name="l1clkhdr_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="spare_ctl_macro"/>
<complexity cyclo1="57" cyclo2="57" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="56" />
<volume nNodes="302" nStmts="0" nExprs="82" nInputs="11" nOutputs="10" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="116" nOther="104" />
</block>
<block name="clc_lfu_mbcmp_ctl">
<input name="l2clk"/>
<input name="cl_cmp_sync_en"/>
<input name="scan_in"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="lfu_mbist_start"/>
<input name="lfu_mbist_bisi_mode"/>
<input name="lfu_mbist_user_mode"/>
<input name="mbcmp_irq1_pass"/>
<input name="mbcmp_irq2_pass"/>
<input name="mbcmp_edq_pass"/>
<input name="lfu_tcu_mbcl_done"/>
<input name="lfu_tcu_mbcl_fail"/>
<output name="mbcmp_lfu_run"/>
<output name="mbcmp_lfu_run_e1"/>
<output name="mbcmp_lfu_run_l"/>
<output name="mbcmp_igrctl_addr"/>
<output name="mbcmp_lfu_addr"/>
<output name="mbcmp_lfu_wdata"/>
<output name="mbcmp_lfu_wdata_d1"/>
<output name="mbcmp_lfu_wr_en"/>
<output name="mbcmp_lfu_rd_en"/>
<output name="lfu_mbist_done"/>
<output name="lfu_mbist_fail"/>
<output name="scan_out"/>
<instance name="l1clkhdr_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="spare_ctl_macro"/>
<complexity cyclo1="52" cyclo2="52" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="51" />
<volume nNodes="312" nStmts="0" nExprs="87" nInputs="16" nOutputs="12" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="115" nOther="110" />
</block>
<block name="clc_lfu_sync_ctl">
<input name="clc_lfu_egress_ctl_spare0_flop_q"/>
<input name="clc_lfu_egress_ctl_spare1_flop_q"/>
<input name="clc_lfu_egress_ctl_spare2_flop_q"/>
<input name="clc_lfu_egress_ctl_spare3_flop_q"/>
<input name="clc_lfu_egress_ctl_spare4_flop_q"/>
<input name="l2clk"/>
<input name="cl_l2clk"/>
<input name="rst_clc_syncpatlen"/>
<input name="rst_clc_cl_clk_sel"/>
<input name="dr_sync_en"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="scan_in"/>
<output name="clc_lfu_egress_ctl_spare0_flop_d"/>
<output name="clc_lfu_egress_ctl_spare1_flop_d"/>
<output name="clc_lfu_egress_ctl_spare2_flop_d"/>
<output name="clc_lfu_egress_ctl_spare3_flop_d"/>
<output name="clc_lfu_egress_ctl_spare4_flop_d"/>
<output name="ez_sync_sel"/>
<output name="ez_sync_e1"/>
<output name="ez_sync_e2"/>
<output name="cl_cmp_sync_en"/>
<output name="cmp_cl_sync_en"/>
<output name="scan_out"/>
<instance name="l1clkhdr_ctl_macro"/>
<instance name="cl_sc1_clksyncff_4x"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<instance name="msff_ctl_macro"/>
<complexity cyclo1="77" cyclo2="15" nCaseStmts="2" nCaseItems="64" nLoops="0" nIfStmts="12" />
<volume nNodes="330" nStmts="2" nExprs="101" nInputs="16" nOutputs="11" nParams="0" nAlwaysClocks="4" nBAssign="64" nNBAssign="0" nWAssign="44" nOther="115" />
</block>
<block name="clc_lfu_wegr_dp">
<input name="drl2clk"/>
<input name="bpc_convins_sel"/>
<input name="trnrec_synclcf_sel"/>
<input name="trnrec_failsynclcf_sel"/>
<input name="trnrec_failreplaylcf_sel"/>
<input name="trnrec_failresumelcf_sel"/>
<input name="trnrec_replaylcf_sel"/>
<input name="trnrec_resumelcf_sel"/>
<input name="trnrec_lcf_sel"/>
<input name="trnrec_norm_frm_sel"/>
<input name="trnrec_replay_id"/>
<input name="trnrec_resume_id"/>
<input name="bpc_is_8_vcl"/>
<input name="bpc_is_9_vcl"/>
<input name="trnrec_errinj_mask"/>
<input name="trnrec_frq_sel"/>
<input name="trnrec_frq_sel_l"/>
<input name="bpconv_sel"/>
<input name="bpconv_h0"/>
<input name="bpconv_hn0"/>
<input name="frame_lfu2ssr"/>
<input name="frq_dout"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_muxtest"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_dectest"/>
<input name="scan_in"/>
<input name="mbcl_lfu_wdata_d1"/>
<output name="sc"/>
<output name="crc24"/>
<output name="lfu_cou_dbg_data_vcl"/>
<output name="scan_out"/>
<output name="mbcl_frq_pass"/>
<instance name="mux_macro"/>
<instance name="nand_macro"/>
<instance name="nand_macro"/>
<instance name="and_macro"/>
<instance name="msff_macro"/>
<instance name="mux_macro"/>
<instance name="inv_macro"/>
<instance name="cmp_macro"/>
<instance name="cmp_macro"/>
<instance name="cmp_macro"/>
<instance name="and_macro"/>
<instance name="mux_macro"/>
<instance name="buff_macro"/>
<instance name="mux_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="mux_macro"/>
<instance name="mux_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="mux_macro"/>
<instance name="buff_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="inv_macro"/>
<instance name="mux_macro"/>
<instance name="xor_macro"/>
<instance name="msff_macro"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="1121" nStmts="0" nExprs="489" nInputs="31" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="20" nOther="612" />
</block>
<block name="clc_lfu_wigr_dp">
<input name="l2clk"/>
<input name="drl2clk"/>
<input name="cl_cmp_sync_en"/>
<input name="lndskw_data"/>
<input name="cl_cmp_sync_en_qualbpc"/>
<input name="trnrec_ifr_val_vcl"/>
<input name="trnrec_elsm_enable_vcl"/>
<input name="trnrec_stall_e1_vcl"/>
<input name="trnrec_ilsm_enable_vcl"/>
<input name="trnrec_ilsm_disable_vcl"/>
<input name="trnrec_bpc8t9_sel"/>
<input name="bpc_is_8_vcl"/>
<input name="bpc_is_9_vcl"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="tcu_muxtest"/>
<input name="tcu_pce_ov"/>
<input name="tcu_clk_stop"/>
<input name="tcu_dectest"/>
<input name="scan_in"/>
<output name="crc24_match"/>
<output name="crc24_inv_match"/>
<output name="ifr"/>
<output name="igr_dbg_crc24_match"/>
<output name="igr_dbg_crc24_inv_match"/>
<output name="mscell_pkt0typ"/>
<output name="lscell_pkt0typ"/>
<output name="ifr_mscell_pkt0typ_vcl"/>
<output name="ifr_lscell_pkt0typ_vcl"/>
<output name="trnrec_ilsm_enable"/>
<output name="trnrec_ilsm_disable"/>
<output name="trnrec_ifr_val_cmp"/>
<output name="trnrec_elsm_enable"/>
<output name="trnrec_stall_e1"/>
<output name="crc24inv_match_vcl"/>
<output name="crc24_match_vcl"/>
<output name="scan_out"/>
<instance name="buff_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="xor_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="cmp_macro"/>
<instance name="cmp_macro"/>
<instance name="nand_macro"/>
<instance name="inv_macro"/>
<instance name="cmp_macro"/>
<instance name="cmp_macro"/>
<instance name="and_macro"/>
<instance name="msff_macro"/>
<instance name="mux_macro"/>
<instance name="buff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="mux_macro"/>
<instance name="nor_macro"/>
<instance name="inv_macro"/>
<instance name="mux_macro"/>
<instance name="buff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<instance name="msff_macro"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="1092" nStmts="0" nExprs="474" nInputs="21" nOutputs="17" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="21" nOther="597" />
</block>
<block name="clc">
<input name="ssr_clc_stspll_lock"/>
<input name="ssr_clc_frame"/>
<input name="ssr_clc_rxbclk"/>
<input name="ssr_clc_stsrx0"/>
<input name="ssr_clc_stsrx1"/>
<input name="ssr_clc_stsrx2"/>
<input name="ssr_clc_stsrx3"/>
<input name="ssr_clc_stsrx4"/>
<input name="ssr_clc_stsrx5"/>
<input name="ssr_clc_stsrx6"/>
<input name="ssr_clc_stsrx7"/>
<input name="ssr_clc_stsrx8"/>
<input name="ssr_clc_stsrx9"/>
<input name="ssr_clc_stsrx10"/>
<input name="ssr_clc_stsrx11"/>
<input name="ssr_clc_stsrx12"/>
<input name="ssr_clc_stsrx13"/>
<input name="ssr_clc_ststx_testfail"/>
<input name="tcu_lfu_mbist_bisi_mode"/>
<input name="tcu_lfu_mbist_user_mode"/>
<input name="tcu_lfu_mbist_start"/>
<input name="tcu_lfu_mbist_scan_in"/>
<input name="l2t_clc_b0_rd_req"/>
<input name="l2t_clc_b0_wr_req"/>
<input name="l2t_clc_b0_rqtyp"/>
<input name="l2t_clc_b0_dest_id"/>
<input name="l2t_clc_b0_req_id"/>
<input name="l2t_clc_b0_addr"/>
<input name="l2t_clc_b0_addr_5"/>
<input name="l2t_clc_b0_1gb_addr"/>
<input name="l2b_clc_b0_data_vld"/>
<input name="l2b_clc_b0_data"/>
<input name="l2b_clc_b0_data_mecc"/>
<input name="l2b_clc_b0_data_secc"/>
<input name="l2t_clc_b0_resp"/>
<input name="l2t_clc_b0_resp_sid"/>
<input name="l2t_clc_b0_resp_vld"/>
<input name="l2t_clc_b1_rd_req"/>
<input name="l2t_clc_b1_wr_req"/>
<input name="l2t_clc_b1_rqtyp"/>
<input name="l2t_clc_b1_dest_id"/>
<input name="l2t_clc_b1_req_id"/>
<input name="l2t_clc_b1_addr"/>
<input name="l2t_clc_b1_addr_5"/>
<input name="l2t_clc_b1_1gb_addr"/>
<input name="l2b_clc_b1_data_vld"/>
<input name="l2b_clc_b1_data"/>
<input name="l2b_clc_b1_data_mecc"/>
<input name="l2b_clc_b1_data_secc"/>
<input name="l2t_clc_b1_resp"/>
<input name="l2t_clc_b1_resp_sid"/>
<input name="l2t_clc_b1_resp_vld"/>
<input name="mcu_clc_b0_rd_ack"/>
<input name="mcu_clc_b0_wr_ack"/>
<input name="mcu_clc_b1_rd_ack"/>
<input name="mcu_clc_b1_wr_ack"/>
<input name="mcu_clc_chunk_id_r1"/>
<input name="mcu_clc_req_id_r1"/>
<input name="mcu_clc_b0_data_vld_r1"/>
<input name="mcu_clc_b1_data_vld_r1"/>
<input name="mcu_clc_rtn_data_secc_r3"/>
<input name="mcu_clc_rtn_data_mecc_r3"/>
<input name="mcu_clc_rtn_data_r3"/>
<input name="ncx_clc_node_id"/>
<input name="ncx_clc_one_way"/>
<input name="ncx_clc_ext_hub"/>
<input name="ncx_clc_msg"/>
<input name="ncx_clc_msg_ack"/>
<input name="ncx_clc_pckt_type_vld"/>
<input name="ncx_clc_local_req"/>
<input name="dbg_clc_daisy"/>
<input name="tcu_cou_mbist_bisi_mode"/>
<input name="tcu_cou_mbist_user_mode"/>
<input name="tcu_cou_mbist_start"/>
<input name="tcu_cou_mbist_scan_in"/>
<input name="gclk"/>
<input name="dr_gclk"/>
<input name="cl_clk"/>
<input name="rst_clc_cl_clk_sel"/>
<input name="rst_clc_cnt_start"/>
<input name="rst_clc_syncpatlen"/>
<input name="ccu_cmp_dr_sync_en"/>
<input name="rst_wmr_protect"/>
<input name="tcu_array_wr_inhibit"/>
<input name="tcu_atpg_mode"/>
<input name="tcu_clk_stop"/>
<input name="tcu_dr_clk_stop"/>
<input name="tcu_pce_ov"/>
<input name="cluster_arst_l"/>
<input name="tcu_aclk"/>
<input name="tcu_bclk"/>
<input name="tcu_scan_en"/>
<input name="clc_sbs_scan_in"/>
<input name="tcu_sbs_scan_en"/>
<input name="tcu_sbs_clk"/>
<input name="tcu_sbs_uclk"/>
<input name="tcu_sbs_aclk"/>
<input name="tcu_sbs_bclk"/>
<input name="scan_in"/>
<input name="tcu_dectest"/>
<input name="tcu_muxtest"/>
<input name="tcu_se_scancollar_in"/>
<input name="tcu_se_scancollar_out"/>
<input name="tcu_array_bypass"/>
<input name="bist_clk_mux_sel"/>
<input name="rd_pce"/>
<input name="wr_pce"/>
<output name="clc_ssr_frame"/>
<output name="clc_ssr_cfgrx_bsinrxn"/>
<output name="clc_ssr_cfgrx_bsinrxp"/>
<output name="clc_ssr_cfgrx_eq"/>
<output name="clc_ssr_cfgrx_cdr"/>
<output name="clc_ssr_cfgrx_los"/>
<output name="clc_ssr_cfgrx_align"/>
<output name="clc_ssr_cfgrx_term"/>
<output name="clc_ssr_cfgrx_invpair"/>
<output name="clc_ssr_cfgrx_entest"/>
<output name="clc_ssr_cfgrx_enrx"/>
<output name="clc_ssr_cfgtx_enidl"/>
<output name="clc_ssr_cfgtx_bstx"/>
<output name="clc_ssr_cfgtx_enftp"/>
<output name="clc_ssr_cfgtx_de"/>
<output name="clc_ssr_cfgtx_swing"/>
<output name="clc_ssr_cfgtx_cm"/>
<output name="clc_ssr_cfgtx_invpair"/>
<output name="clc_ssr_cfgtx_entest"/>
<output name="clc_ssr_cfgtx_entx"/>
<output name="clc_ssr_cfgtx_rate"/>
<output name="clc_ssr_testcfg"/>
<output name="clc_ssr_cfgpll_lb"/>
<output name="clc_ssr_cfgpll_mpy"/>
<output name="clc_ssr_cfgpll_enpll"/>
<output name="lfu_tcu_mbist_done"/>
<output name="lfu_tcu_mbist_fail"/>
<output name="lfu_tcu_mbist_scan_out"/>
<output name="clc_l2t_b0_rd_ack"/>
<output name="clc_l2t_b0_wr_ack"/>
<output name="clc_l2t_b0_odb_full"/>
<output name="clc_l2t_b0_chunk_id_r3"/>
<output name="clc_l2t_b0_req_id_r3"/>
<output name="clc_l2t_b0_data_vld_r3"/>
<output name="clc_l2t_b0_remote_data_r3"/>
<output name="clc_l2t_b0_secc_err_r6"/>
<output name="clc_l2t_b0_mecc_err_r6"/>
<output name="clc_l2t_b0_c2c_data_r3"/>
<output name="clc_l2t_b0_src_id_r3"/>
<output name="clc_l2t_b0_corr_err"/>
<output name="clc_l2t_b0_uncorr_err"/>
<output name="clc_l2t_b0_snp_vld"/>
<output name="clc_l2t_b0_snp_req"/>
<output name="clc_l2t_b0_resp_vld"/>
<output name="clc_l2t_b0_resp"/>
<output name="clc_l2t_b1_rd_ack"/>
<output name="clc_l2t_b1_wr_ack"/>
<output name="clc_l2t_b1_odb_full"/>
<output name="clc_l2t_b1_c2c_data_r3"/>
<output name="clc_l2t_b1_src_id_r3"/>
<output name="clc_l2t_b1_corr_err"/>
<output name="clc_l2t_b1_uncorr_err"/>
<output name="clc_l2t_b1_chunk_id_r3"/>
<output name="clc_l2t_b1_req_id_r3"/>
<output name="clc_l2t_b1_data_vld_r3"/>
<output name="clc_l2t_b1_remote_data_r3"/>
<output name="clc_l2t_b1_secc_err_r6"/>
<output name="clc_l2t_b1_mecc_err_r6"/>
<output name="clc_l2t_b1_snp_vld"/>
<output name="clc_l2t_b1_snp_req"/>
<output name="clc_l2t_b1_resp_vld"/>
<output name="clc_l2t_b1_resp"/>
<output name="clc_l2b_rtn_data_r6"/>
<output name="clc_l2b_ecc_r6"/>
<output name="clc_mcu_b0_rd_req"/>
<output name="clc_mcu_b0_rd_dummy_req"/>
<output name="clc_mcu_b0_wr_req"/>
<output name="clc_mcu_b0_rd_req_id"/>
<output name="clc_mcu_b0_addr"/>
<output name="clc_mcu_b0_addr_5"/>
<output name="clc_mcu_b0_1gb_addr"/>
<output name="clc_mcu_b1_rd_req"/>
<output name="clc_mcu_b1_rd_dummy_req"/>
<output name="clc_mcu_b1_wr_req"/>
<output name="clc_mcu_b1_rd_req_id"/>
<output name="clc_mcu_b1_addr"/>
<output name="clc_mcu_b1_addr_5"/>
<output name="clc_mcu_b1_1gb_addr"/>
<output name="clc_mcu_b0_data_vld"/>
<output name="clc_mcu_b0_wr_data"/>
<output name="clc_mcu_b0_data_mecc"/>
<output name="clc_mcu_b1_data_vld"/>
<output name="clc_mcu_b1_wr_data"/>
<output name="clc_mcu_b1_data_mecc"/>
<output name="clc_ncx_msg_ack"/>
<output name="clc_ncx_pckt_type_vld"/>
<output name="clc_ncx_msg"/>
<output name="clc_dbg_daisy"/>
<output name="cou_tcu_mbist_done"/>
<output name="cou_tcu_mbist_fail"/>
<output name="cou_tcu_mbist_scan_out"/>
<output name="clc_sbs_scan_out"/>
<output name="scan_out"/>
<instance name="clkgen_clc_cmp"/>
<instance name="clkgen_clc_dr"/>
<instance name="clc_lfu_sync_ctl"/>
<instance name="clc_lfu_iln_dp"/>
<instance name="clc_lfu_lndskw_dp"/>
<instance name="n2_vf_com_dp_64x72_cust"/>
<instance name="n2_vf_com_dp_64x72_cust"/>
<instance name="n2_vf_com_dp_64x72_cust"/>
<instance name="n2_vf_com_dp_32x144_cust"/>
<instance name="clc_lfu_mbcmp_ctl"/>
<instance name="clc_lfu_mbcl_ctl"/>
<instance name="clc_lfu_egress_ctl"/>
<instance name="clc_lfu_egres_dp"/>
<instance name="clc_lfu_wegr_dp"/>
<instance name="clc_lfu_xegr_dp"/>
<instance name="clc_lfu_igress_ctl"/>
<instance name="clc_lfu_igres_dp"/>
<instance name="clc_lfu_wigr_dp"/>
<instance name="clc_lfu_trnrec_ctl"/>
<instance name="clc_lfu_ibist_ctl"/>
<instance name="clc_lfu_bscan_ctl"/>
<instance name="clc_lfu_csrdbg_dp"/>
<instance name="clc_cou_lfureq_ctl"/>
<instance name="clc_cou_lsab_ctl"/>
<instance name="clc_cou_lsab_ctl"/>
<instance name="clc_cou_fsab_ctl"/>
<instance name="clc_cou_fsab_ctl"/>
<instance name="clc_cou_ewab_ctl"/>
<instance name="clc_cou_ewab_ctl"/>
<instance name="clc_cou_reqarb_dp"/>
<instance name="clc_cou_reqarb_dp"/>
<instance name="clc_cou_reqarbiter_ctl"/>
<instance name="clc_cou_reqarbiter_ctl"/>
<instance name="clc_cou_lfurq_dp"/>
<instance name="clc_cou_l2if_buf_dp"/>
<instance name="clc_cou_l2if_flop_dp"/>
<instance name="clc_cou_l2if_flop_dp"/>
<instance name="clc_cou_dbgif_dp"/>
<instance name="n2_com_cm_8x40_cust"/>
<instance name="n2_com_cm_8x40_cust"/>
<instance name="n2_com_cm_8x40_cust"/>
<instance name="n2_com_cm_8x40_cust"/>
<instance name="n2_com_cm_8x40_cust"/>
<instance name="n2_com_cm_8x40_cust"/>
<instance name="n2_vf_com_dp_32x144_cust"/>
<instance name="clc_cou_dataig_dp"/>
<instance name="clc_cou_l2data_dp"/>
<instance name="clc_cou_dataingress_ctl"/>
<instance name="n2_vf_com_dp_16x144_cust"/>
<instance name="n2_vf_com_dp_16x144_cust"/>
<instance name="clc_cou_ewb_dp"/>
<instance name="clc_cou_ewbcommon_dp"/>
<instance name="clc_cou_ewb_dp"/>
<instance name="clc_cou_dataegress_ctl"/>
<instance name="clc_cou_dataeg_dp"/>
<instance name="n2_vf_com_dp_32x144_cust"/>
<instance name="clc_cou_odbuf_ctl"/>
<instance name="clc_cou_odbuf_ctl"/>
<instance name="clc_cou_odb_dp"/>
<instance name="clc_cou_odbcommon_dp"/>
<instance name="clc_cou_odb_dp"/>
<instance name="clc_cou_ncuegress_ctl"/>
<instance name="clc_cou_ncueg_dp"/>
<instance name="n2_vf_com_dp_16x144_cust"/>
<instance name="n2_vf_com_dp_16x144_cust"/>
<instance name="clc_cou_ncuingress_ctl"/>
<instance name="clc_cou_ncuig_dp"/>
<instance name="clc_cou_csr_ctl"/>
<instance name="n2_vf_com_dp_16x144_cust"/>
<instance name="clc_cou_mbist_ctl"/>
<instance name="clc_cou_46brep_dp"/>
<instance name="clc_cou_46brep_dp"/>
<instance name="clc_cou_140brep_dp"/>
<instance name="clc_cou_140brep_dp"/>
<instance name="clc_cou_140brep_dp"/>
<instance name="clc_cou_132brep_dp"/>
<instance name="clc_cou_132brep_dp"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="3274" nStmts="0" nExprs="1557" nInputs="107" nOutputs="93" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="79" nOther="1638" />
</block>
<block name="cpu">
<input name="FBDIMM0A_RX_P"/>
<input name="FBDIMM0A_RX_N"/>
<input name="FBDIMM0B_RX_P"/>
<input name="FBDIMM0B_RX_N"/>
<input name="FBDIMM2A_RX_P"/>
<input name="FBDIMM2A_RX_N"/>
<input name="FBDIMM2B_RX_P"/>
<input name="FBDIMM2B_RX_N"/>
<input name="VFCL0_RX_P"/>
<input name="VFCL0_RX_N"/>
<input name="VFCL1_RX_P"/>
<input name="VFCL1_RX_N"/>
<input name="VFCL2_RX_P"/>
<input name="VFCL2_RX_N"/>
<input name="VFCL3_RX_P"/>
<input name="VFCL3_RX_N"/>
<input name="FBDIMM1_REFCLK_P"/>
<input name="FBDIMM1_REFCLK_N"/>
<input name="FBDIMM2_REFCLK_P"/>
<input name="FBDIMM2_REFCLK_N"/>
<input name="CL0_REFCLK_P"/>
<input name="CL0_REFCLK_N"/>
<input name="CL1_REFCLK_P"/>
<input name="CL1_REFCLK_N"/>
<input name="PEX_RX_P"/>
<input name="PEX_RX_N"/>
<input name="PEX_REFCLK_P"/>
<input name="PEX_REFCLK_N"/>
<input name="DBG_DQ"/>
<input name="SSI_MISO"/>
<input name="SSI_EXT_INT_L"/>
<input name="PLL_CMP_CLK_P"/>
<input name="PLL_CMP_CLK_N"/>
<input name="VDD_SENSE"/>
<input name="VSS_SENSE"/>
<input name="VREG_SELBG_L"/>
<input name="PB_RST_L"/>
<input name="PWRON_RST_L"/>
<input name="BUTTON_XIR_L"/>
<input name="PWR_THRTTL_0"/>
<input name="PWR_THRTTL_1"/>
<input name="PGRM_EN"/>
<input name="BYP_CMT_STCI"/>
<input name="STCID"/>
<input name="STCICFG"/>
<input name="STCICLK"/>
<input name="TESTCLKT"/>
<input name="TESTCLKR"/>
<input name="TESTMODE"/>
<input name="DIVIDER_BYPASS"/>
<input name="PLL_CMP_BYPASS"/>
<input name="TRIGIN"/>
<input name="PLL_TESTMODE"/>
<input name="PMI"/>
<input name="BURNIN"/>
<input name="VDD_PLL_CMP_REG"/>
<input name="VDD_RNG_HV"/>
<input name="VPP"/>
<input name="VDDT_PSR"/>
<input name="VDDD_PSR"/>
<input name="VDDC_PSR"/>
<input name="VDDA_PSR"/>
<input name="VDDR_PSR"/>
<input name="VSSA_PSR"/>
<input name="VDDACML_SSRL"/>
<input name="VDDA1_SSRL"/>
<input name="VDDA2_SSRL"/>
<input name="VDDAVCO_SSRL"/>
<input name="VSSACMT_SSRL"/>
<input name="VDDACML_SSRR"/>
<input name="VDDA1_SSRR"/>
<input name="VDDA2_SSRR"/>
<input name="VDDAVCO_SSRR"/>
<input name="VSSACMT_SSRR"/>
<input name="VDDA_FSRL"/>
<input name="VDDD_FSRL"/>
<input name="VDDR_FSRL"/>
<input name="VDDT_FSRL"/>
<input name="VSSA_FSRL"/>
<input name="VDDA_FSRR"/>
<input name="VDDD_FSRR"/>
<input name="VDDR_FSRR"/>
<input name="VDDT_FSRR"/>
<input name="VSSA_FSRR"/>
<input name="VDDA_SSRL"/>
<input name="VDDD_SSRL"/>
<input name="VDDR_SSRL"/>
<input name="VDDT_SSRL"/>
<input name="VSSA_SSRL"/>
<input name="VDDA_SSRR"/>
<input name="VDDD_SSRR"/>
<input name="VDDR_SSRR"/>
<input name="VDDT_SSRR"/>
<input name="VSSA_SSRR"/>
<input name="VDDA_SSRLL"/>
<input name="VDDD_SSRLL"/>
<input name="VDDR_SSRLL"/>
<input name="VDDT_SSRLL"/>
<input name="VSSA_SSRLL"/>
<input name="VDDA_SSRLR"/>
<input name="VDDD_SSRLR"/>
<input name="VDDR_SSRLR"/>
<input name="VDDT_SSRLR"/>
<input name="VSSA_SSRLR"/>
<input name="VDDO_PCM"/>
<input name="SPARE"/>
<input name="TMS"/>
<input name="TDI"/>
<input name="TRST_L"/>
<input name="TCK"/>
<input name="VNW_L2D7_0"/>
<input name="VNW_L2D7_1"/>
<input name="VNW_L2D6_0"/>
<input name="VNW_L2D6_1"/>
<input name="VNW_L2D5_0"/>
<input name="VNW_L2D5_1"/>
<input name="VNW_L2D4_0"/>
<input name="VNW_L2D4_1"/>
<input name="VNW_L2D3_0"/>
<input name="VNW_L2D3_1"/>
<input name="VNW_L2D2_0"/>
<input name="VNW_L2D2_1"/>
<input name="VNW_L2D1_0"/>
<input name="VNW_L2D1_1"/>
<input name="VNW_L2D0_0"/>
<input name="VNW_L2D0_1"/>
<input name="SPC_VNW"/>
<input name="L2T_VNW"/>
<output name="FBDIMM0A_TX_P"/>
<output name="FBDIMM0A_TX_N"/>
<output name="FBDIMM0A_AMUX"/>
<output name="FBDIMM0B_TX_P"/>
<output name="FBDIMM0B_TX_N"/>
<output name="FBDIMM0B_AMUX"/>
<output name="FBDIMM2A_TX_P"/>
<output name="FBDIMM2A_TX_N"/>
<output name="FBDIMM2A_AMUX"/>
<output name="FBDIMM2B_TX_P"/>
<output name="FBDIMM2B_TX_N"/>
<output name="FBDIMM2B_AMUX"/>
<output name="SSR0_AMUX"/>
<output name="SSR1_AMUX"/>
<output name="SSRL0_AMUX"/>
<output name="SSRL1_AMUX"/>
<output name="VFCL0_TX_P"/>
<output name="VFCL0_TX_N"/>
<output name="VFCL1_TX_P"/>
<output name="VFCL1_TX_N"/>
<output name="VFCL2_TX_P"/>
<output name="VFCL2_TX_N"/>
<output name="VFCL3_TX_P"/>
<output name="VFCL3_TX_N"/>
<output name="PEX_TX_P"/>
<output name="PEX_TX_N"/>
<output name="PEX_AMUX"/>
<output name="DBG_DQ"/>
<output name="DBG_CK0"/>
<output name="TRIGOUT"/>
<output name="SSI_SCK"/>
<output name="SSI_MOSI"/>
<output name="SSI_SYNC_L"/>
<output name="DIODE_TOP"/>
<output name="DIODE_BOT"/>
<output name="PEX_RESET_L"/>
<output name="BYP_CMT_STCI"/>
<output name="STCIQ"/>
<output name="RNG_ANLG_CHAR_OUT"/>
<output name="PLL_CHAR_OUT"/>
<output name="PMO"/>
<output name="VPP"/>
<output name="FATAL_ERROR"/>
<output name="SPARE"/>
<output name="SPARE_OUT"/>
<output name="TDO"/>
<output name="CMTCLK_OUT0"/>
<output name="CMTCLK_OUT1"/>
<instance name="n2_esd_core_cust"/>
<instance name="n2_esd_core_cust"/>
<instance name="mio0"/>
<instance name="mio1"/>
<instance name="db0"/>
<instance name="db1"/>
<instance name="spc"/>
<instance name="spc"/>
<instance name="spc"/>
<instance name="spc"/>
<instance name="spc"/>
<instance name="spc"/>
<instance name="spc"/>
<instance name="spc"/>
<instance name="ccx"/>
<instance name="n2_l2d_sp_512kb_cust"/>
<instance name="n2_l2d_sp_512kb_cust"/>
<instance name="n2_l2d_sp_512kb_cust"/>
<instance name="n2_l2d_sp_512kb_cust"/>
<instance name="n2_l2d_sp_512kb_cust"/>
<instance name="n2_l2d_sp_512kb_cust"/>
<instance name="n2_l2d_sp_512kb_cust"/>
<instance name="n2_l2d_sp_512kb_cust"/>
<instance name="l2t"/>
<instance name="l2t"/>
<instance name="l2t"/>
<instance name="l2t"/>
<instance name="l2t"/>
<instance name="l2t"/>
<instance name="l2t"/>
<instance name="l2t"/>
<instance name="l2b"/>
<instance name="l2b"/>
<instance name="l2b"/>
<instance name="l2b"/>
<instance name="l2b"/>
<instance name="l2b"/>
<instance name="l2b"/>
<instance name="l2b"/>
<instance name="clc"/>
<instance name="clc"/>
<instance name="clc"/>
<instance name="clc"/>
<instance name="mcu"/>
<instance name="mcu"/>
<instance name="fsr_vf"/>
<instance name="fsr_vf"/>
<instance name="ssr"/>
<instance name="ssr"/>
<instance name="ssr_lite"/>
<instance name="ssr_lite"/>
<instance name="sii"/>
<instance name="sio"/>
<instance name="ncu"/>
<instance name="ncx"/>
<instance name="efu"/>
<instance name="n2_pcmb_cust"/>
<instance name="n2_pcmb_cust"/>
<instance name="n2_pcma_cust"/>
<instance name="n2_tmpd_cust"/>
<instance name="n2_tmpd_cust"/>
<instance name="n2_rng_cust"/>
<instance name="ccu"/>
<instance name="tcu"/>
<instance name="dmu"/>
<instance name="peu"/>
<instance name="psr"/>
<instance name="rst"/>
<instance name="n2_vf_revid_cust"/>
<instance name="n2_vf_clk_gl_cust"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="12138" nStmts="0" nExprs="5963" nInputs="128" nOutputs="48" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="111" nOther="6064" />
</block>
</project>
