imx_readl	,	F_2
IRQ_NOREQUEST	,	V_38
irq_suspend	,	V_33
__iomem	,	T_4
hwirq	,	V_1
ack	,	V_37
irq_gc_mask_clr_bit	,	V_27
AVIC_NIPRIORITY	,	F_19
"fsl,avic"	,	L_2
u32	,	T_3
avic_saved_mask_reg	,	V_16
AVIC_INTCNTL	,	V_48
AVIC_NIVECSR	,	V_41
pt_regs	,	V_39
avic_handle_irq	,	F_11
mxc_init_irq	,	F_13
handle_domain_irq	,	F_12
wake_enabled	,	V_24
FIQ_START	,	V_51
avic_set_irq_fiq	,	F_1
wake_active	,	V_19
AVIC_NIMASK	,	V_49
domain	,	V_42
irq_gc_set_wake	,	V_32
avic_init_gc	,	F_7
init_FIQ	,	F_22
idx	,	V_15
irqt	,	V_2
irq_set_wake	,	V_31
irq_data	,	V_8
irq_domain_simple_ops	,	V_50
irq_mask	,	V_26
private	,	V_22
np	,	V_45
__exception_irq_entry	,	T_2
irq_alloc_generic_chip	,	F_8
KERN_INFO	,	V_52
chip_types	,	V_14
printk	,	F_23
irq_chip_type	,	V_12
AVIC_INTTYPEH	,	V_7
handle_level_irq	,	V_21
device_node	,	V_44
irq_domain_add_legacy	,	F_18
"mxc-avic"	,	L_1
AVIC_INTTYPEL	,	V_6
AVIC_INTENABLEL	,	V_35
"MXC IRQ initialized\n"	,	L_3
irq_data_get_irq_chip_data	,	F_5
irq_start	,	V_20
irq_base	,	V_46
of_find_compatible_node	,	F_17
IRQ_MSK	,	F_9
irq_chip_generic	,	V_10
gc	,	V_11
AVIC_INTENABLEH	,	V_36
irq_alloc_descs	,	F_14
mask	,	V_18
irq_resume	,	V_34
avic_extra_irq	,	V_23
irq_gc_mask_set_bit	,	V_29
AVIC_NUM_IRQS	,	V_3
chip	,	V_25
set_handle_irq	,	F_20
d	,	V_9
irqbase	,	V_43
irq_setup_generic_chip	,	F_10
irq_unmask	,	V_28
irq_ack	,	V_30
i	,	V_47
WARN_ON	,	F_16
regs	,	V_17
avic_irq_suspend	,	F_4
EINVAL	,	V_4
imx_writel	,	F_3
ct	,	V_13
numa_node_id	,	F_15
nivector	,	V_40
__init	,	T_1
avic_irq_resume	,	F_6
CONFIG_FIQ	,	F_21
avic_base	,	V_5
