Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Apr 17 16:36:02 2024
| Host         : Zenbook_Tomtom running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/HLS_accel_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.206ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/temp_134_reg_9807_pp2_iter33_reg_reg[0]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.022ns  (logic 0.478ns (5.298%)  route 8.544ns (94.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X86Y39         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y39         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/Q
                         net (fo=1571, routed)        8.544     9.995    bd_0_i/hls_inst/inst/ap_CS_fsm_pp2_stage1
    SLICE_X36Y11         SRLC32E                                      r  bd_0_i/hls_inst/inst/temp_134_reg_9807_pp2_iter33_reg_reg[0]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y11         SRLC32E                                      r  bd_0_i/hls_inst/inst/temp_134_reg_9807_pp2_iter33_reg_reg[0]_srl32/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X36Y11         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.688    10.201    bd_0_i/hls_inst/inst/temp_134_reg_9807_pp2_iter33_reg_reg[0]_srl32
  -------------------------------------------------------------------
                         required time                         10.201    
                         arrival time                          -9.995    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/temp_134_reg_9807_pp2_iter65_reg_reg[0]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.022ns  (logic 0.478ns (5.298%)  route 8.544ns (94.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X86Y39         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y39         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/Q
                         net (fo=1571, routed)        8.544     9.995    bd_0_i/hls_inst/inst/ap_CS_fsm_pp2_stage1
    SLICE_X36Y11         SRLC32E                                      r  bd_0_i/hls_inst/inst/temp_134_reg_9807_pp2_iter65_reg_reg[0]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y11         SRLC32E                                      r  bd_0_i/hls_inst/inst/temp_134_reg_9807_pp2_iter65_reg_reg[0]_srl32/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X36Y11         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.688    10.201    bd_0_i/hls_inst/inst/temp_134_reg_9807_pp2_iter65_reg_reg[0]_srl32
  -------------------------------------------------------------------
                         required time                         10.201    
                         arrival time                          -9.995    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/temp_134_reg_9807_pp2_iter66_reg_reg[0]_srl1/CE
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.022ns  (logic 0.478ns (5.298%)  route 8.544ns (94.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X86Y39         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y39         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/Q
                         net (fo=1571, routed)        8.544     9.995    bd_0_i/hls_inst/inst/ap_CS_fsm_pp2_stage1
    SLICE_X36Y11         SRL16E                                       r  bd_0_i/hls_inst/inst/temp_134_reg_9807_pp2_iter66_reg_reg[0]_srl1/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y11         SRL16E                                       r  bd_0_i/hls_inst/inst/temp_134_reg_9807_pp2_iter66_reg_reg[0]_srl1/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X36Y11         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.688    10.201    bd_0_i/hls_inst/inst/temp_134_reg_9807_pp2_iter66_reg_reg[0]_srl1
  -------------------------------------------------------------------
                         required time                         10.201    
                         arrival time                          -9.995    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/temp_94_reg_9707_pp2_iter33_reg_reg[4]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.005ns  (logic 0.478ns (5.308%)  route 8.527ns (94.692%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X86Y39         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y39         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/Q
                         net (fo=1571, routed)        8.527     9.978    bd_0_i/hls_inst/inst/ap_CS_fsm_pp2_stage1
    SLICE_X32Y15         SRLC32E                                      r  bd_0_i/hls_inst/inst/temp_94_reg_9707_pp2_iter33_reg_reg[4]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y15         SRLC32E                                      r  bd_0_i/hls_inst/inst/temp_94_reg_9707_pp2_iter33_reg_reg[4]_srl32/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y15         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.688    10.201    bd_0_i/hls_inst/inst/temp_94_reg_9707_pp2_iter33_reg_reg[4]_srl32
  -------------------------------------------------------------------
                         required time                         10.201    
                         arrival time                          -9.978    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/temp_94_reg_9707_pp2_iter47_reg_reg[4]_srl14/CE
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.005ns  (logic 0.478ns (5.308%)  route 8.527ns (94.692%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X86Y39         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y39         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/Q
                         net (fo=1571, routed)        8.527     9.978    bd_0_i/hls_inst/inst/ap_CS_fsm_pp2_stage1
    SLICE_X32Y15         SRL16E                                       r  bd_0_i/hls_inst/inst/temp_94_reg_9707_pp2_iter47_reg_reg[4]_srl14/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y15         SRL16E                                       r  bd_0_i/hls_inst/inst/temp_94_reg_9707_pp2_iter47_reg_reg[4]_srl14/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y15         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.688    10.201    bd_0_i/hls_inst/inst/temp_94_reg_9707_pp2_iter47_reg_reg[4]_srl14
  -------------------------------------------------------------------
                         required time                         10.201    
                         arrival time                          -9.978    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/temp_98_reg_9717_pp2_iter33_reg_reg[7]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.990ns  (logic 0.478ns (5.317%)  route 8.512ns (94.683%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X86Y39         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y39         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/Q
                         net (fo=1571, routed)        8.512     9.963    bd_0_i/hls_inst/inst/ap_CS_fsm_pp2_stage1
    SLICE_X32Y13         SRLC32E                                      r  bd_0_i/hls_inst/inst/temp_98_reg_9717_pp2_iter33_reg_reg[7]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y13         SRLC32E                                      r  bd_0_i/hls_inst/inst/temp_98_reg_9717_pp2_iter33_reg_reg[7]_srl32/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y13         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.688    10.201    bd_0_i/hls_inst/inst/temp_98_reg_9717_pp2_iter33_reg_reg[7]_srl32
  -------------------------------------------------------------------
                         required time                         10.201    
                         arrival time                          -9.963    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/temp_98_reg_9717_pp2_iter49_reg_reg[7]_srl16/CE
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.990ns  (logic 0.478ns (5.317%)  route 8.512ns (94.683%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X86Y39         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y39         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/Q
                         net (fo=1571, routed)        8.512     9.963    bd_0_i/hls_inst/inst/ap_CS_fsm_pp2_stage1
    SLICE_X32Y13         SRL16E                                       r  bd_0_i/hls_inst/inst/temp_98_reg_9717_pp2_iter49_reg_reg[7]_srl16/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y13         SRL16E                                       r  bd_0_i/hls_inst/inst/temp_98_reg_9717_pp2_iter49_reg_reg[7]_srl16/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y13         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.688    10.201    bd_0_i/hls_inst/inst/temp_98_reg_9717_pp2_iter49_reg_reg[7]_srl16
  -------------------------------------------------------------------
                         required time                         10.201    
                         arrival time                          -9.963    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/temp_133_reg_9802_pp2_iter33_reg_reg[5]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.986ns  (logic 0.478ns (5.320%)  route 8.508ns (94.680%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X86Y39         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y39         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/Q
                         net (fo=1571, routed)        8.508     9.959    bd_0_i/hls_inst/inst/ap_CS_fsm_pp2_stage1
    SLICE_X46Y15         SRLC32E                                      r  bd_0_i/hls_inst/inst/temp_133_reg_9802_pp2_iter33_reg_reg[5]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y15         SRLC32E                                      r  bd_0_i/hls_inst/inst/temp_133_reg_9802_pp2_iter33_reg_reg[5]_srl32/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X46Y15         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.688    10.201    bd_0_i/hls_inst/inst/temp_133_reg_9802_pp2_iter33_reg_reg[5]_srl32
  -------------------------------------------------------------------
                         required time                         10.201    
                         arrival time                          -9.959    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/temp_133_reg_9802_pp2_iter65_reg_reg[5]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.986ns  (logic 0.478ns (5.320%)  route 8.508ns (94.680%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X86Y39         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y39         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/Q
                         net (fo=1571, routed)        8.508     9.959    bd_0_i/hls_inst/inst/ap_CS_fsm_pp2_stage1
    SLICE_X46Y15         SRLC32E                                      r  bd_0_i/hls_inst/inst/temp_133_reg_9802_pp2_iter65_reg_reg[5]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y15         SRLC32E                                      r  bd_0_i/hls_inst/inst/temp_133_reg_9802_pp2_iter65_reg_reg[5]_srl32/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X46Y15         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.688    10.201    bd_0_i/hls_inst/inst/temp_133_reg_9802_pp2_iter65_reg_reg[5]_srl32
  -------------------------------------------------------------------
                         required time                         10.201    
                         arrival time                          -9.959    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/temp_133_reg_9802_pp2_iter66_reg_reg[5]_srl1/CE
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.986ns  (logic 0.478ns (5.320%)  route 8.508ns (94.680%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X86Y39         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y39         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/Q
                         net (fo=1571, routed)        8.508     9.959    bd_0_i/hls_inst/inst/ap_CS_fsm_pp2_stage1
    SLICE_X46Y15         SRL16E                                       r  bd_0_i/hls_inst/inst/temp_133_reg_9802_pp2_iter66_reg_reg[5]_srl1/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=8285, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y15         SRL16E                                       r  bd_0_i/hls_inst/inst/temp_133_reg_9802_pp2_iter66_reg_reg[5]_srl1/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X46Y15         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.688    10.201    bd_0_i/hls_inst/inst/temp_133_reg_9802_pp2_iter66_reg_reg[5]_srl1
  -------------------------------------------------------------------
                         required time                         10.201    
                         arrival time                          -9.959    
  -------------------------------------------------------------------
                         slack                                  0.242    




