
*** Running vivado
    with args -log spectral_cnn_layer.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source spectral_cnn_layer.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Mon Jun 16 09:06:56 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source spectral_cnn_layer.tcl -notrace
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 403.504 ; gain = 101.629
Command: read_checkpoint -auto_incremental -incremental {C:/Users/mhmou/Documents/2_Projects/1. Vivado/SpecCNN_v1_base/SpecCNN_v1_base.srcs/utils_1/imports/synth_1/spectral_cnn_layer.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/mhmou/Documents/2_Projects/1. Vivado/SpecCNN_v1_base/SpecCNN_v1_base.srcs/utils_1/imports/synth_1/spectral_cnn_layer.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top spectral_cnn_layer -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 44188
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1772.289 ; gain = 187.809
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'spectral_cnn_layer' [C:/Users/mhmou/Documents/2_Projects/1. Vivado/SpecCNN_v1_base/SpecCNN_v1_base.srcs/sources_1/new/spectral_cnn_layer.v:23]
INFO: [Synth 8-6157] synthesizing module 'fft_4x4_2d' [C:/Users/mhmou/Documents/2_Projects/1. Vivado/SpecCNN_v1_base/SpecCNN_v1_base.srcs/sources_1/imports/new/fft_4x4_2d.v:23]
INFO: [Synth 8-6157] synthesizing module 'fft_control_unit' [C:/Users/mhmou/Documents/2_Projects/1. Vivado/SpecCNN_v1_base/SpecCNN_v1_base.srcs/sources_1/imports/new/fft_control_unit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'fft_control_unit' (0#1) [C:/Users/mhmou/Documents/2_Projects/1. Vivado/SpecCNN_v1_base/SpecCNN_v1_base.srcs/sources_1/imports/new/fft_control_unit.v:3]
INFO: [Synth 8-6157] synthesizing module 'fft_data_unit' [C:/Users/mhmou/Documents/2_Projects/1. Vivado/SpecCNN_v1_base/SpecCNN_v1_base.srcs/sources_1/imports/new/fft_data_unit.v:3]
INFO: [Synth 8-6157] synthesizing module 'fft_4point_1' [C:/Users/mhmou/Documents/2_Projects/1. Vivado/SpecCNN_v1_base/SpecCNN_v1_base.srcs/sources_1/imports/new/fft_4point_1.v:3]
INFO: [Synth 8-6155] done synthesizing module 'fft_4point_1' (0#1) [C:/Users/mhmou/Documents/2_Projects/1. Vivado/SpecCNN_v1_base/SpecCNN_v1_base.srcs/sources_1/imports/new/fft_4point_1.v:3]
INFO: [Synth 8-6157] synthesizing module 'fft_4point_2' [C:/Users/mhmou/Documents/2_Projects/1. Vivado/SpecCNN_v1_base/SpecCNN_v1_base.srcs/sources_1/imports/new/fft_4point_2.v:3]
INFO: [Synth 8-6155] done synthesizing module 'fft_4point_2' (0#1) [C:/Users/mhmou/Documents/2_Projects/1. Vivado/SpecCNN_v1_base/SpecCNN_v1_base.srcs/sources_1/imports/new/fft_4point_2.v:3]
INFO: [Synth 8-6155] done synthesizing module 'fft_data_unit' (0#1) [C:/Users/mhmou/Documents/2_Projects/1. Vivado/SpecCNN_v1_base/SpecCNN_v1_base.srcs/sources_1/imports/new/fft_data_unit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'fft_4x4_2d' (0#1) [C:/Users/mhmou/Documents/2_Projects/1. Vivado/SpecCNN_v1_base/SpecCNN_v1_base.srcs/sources_1/imports/new/fft_4x4_2d.v:23]
INFO: [Synth 8-6157] synthesizing module 'sram_sync_single_port' [C:/Users/mhmou/Documents/2_Projects/1. Vivado/SpecCNN_v1_base/SpecCNN_v1_base.srcs/sources_1/imports/new/sram_sync_single_port.v:3]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sram_sync_single_port' (0#1) [C:/Users/mhmou/Documents/2_Projects/1. Vivado/SpecCNN_v1_base/SpecCNN_v1_base.srcs/sources_1/imports/new/sram_sync_single_port.v:3]
INFO: [Synth 8-6157] synthesizing module 'sram_sync_single_port__parameterized0' [C:/Users/mhmou/Documents/2_Projects/1. Vivado/SpecCNN_v1_base/SpecCNN_v1_base.srcs/sources_1/imports/new/sram_sync_single_port.v:3]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 192 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sram_sync_single_port__parameterized0' (0#1) [C:/Users/mhmou/Documents/2_Projects/1. Vivado/SpecCNN_v1_base/SpecCNN_v1_base.srcs/sources_1/imports/new/sram_sync_single_port.v:3]
INFO: [Synth 8-6157] synthesizing module 'sram_sync_single_port__parameterized1' [C:/Users/mhmou/Documents/2_Projects/1. Vivado/SpecCNN_v1_base/SpecCNN_v1_base.srcs/sources_1/imports/new/sram_sync_single_port.v:3]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 192 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sram_sync_single_port__parameterized1' (0#1) [C:/Users/mhmou/Documents/2_Projects/1. Vivado/SpecCNN_v1_base/SpecCNN_v1_base.srcs/sources_1/imports/new/sram_sync_single_port.v:3]
INFO: [Synth 8-6157] synthesizing module 'ewm_block' [C:/Users/mhmou/Documents/2_Projects/1. Vivado/SpecCNN_v1_base/SpecCNN_v1_base.srcs/sources_1/new/ewm_block.v:23]
INFO: [Synth 8-6157] synthesizing module 'fixed_point_complex_multiplier_16b_32b_out' [C:/Users/mhmou/Documents/2_Projects/1. Vivado/SpecCNN_v1_base/SpecCNN_v1_base.srcs/sources_1/imports/new/fixed_point_complex_multiplier_16b_32b_out.v:3]
INFO: [Synth 8-6155] done synthesizing module 'fixed_point_complex_multiplier_16b_32b_out' (0#1) [C:/Users/mhmou/Documents/2_Projects/1. Vivado/SpecCNN_v1_base/SpecCNN_v1_base.srcs/sources_1/imports/new/fixed_point_complex_multiplier_16b_32b_out.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ewm_block' (0#1) [C:/Users/mhmou/Documents/2_Projects/1. Vivado/SpecCNN_v1_base/SpecCNN_v1_base.srcs/sources_1/new/ewm_block.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [C:/Users/mhmou/Documents/2_Projects/1. Vivado/SpecCNN_v1_base/SpecCNN_v1_base.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'activation_block_32b' [C:/Users/mhmou/Documents/2_Projects/1. Vivado/SpecCNN_v1_base/SpecCNN_v1_base.srcs/sources_1/imports/new/activation_block_32b.v:3]
INFO: [Synth 8-6155] done synthesizing module 'activation_block_32b' (0#1) [C:/Users/mhmou/Documents/2_Projects/1. Vivado/SpecCNN_v1_base/SpecCNN_v1_base.srcs/sources_1/imports/new/activation_block_32b.v:3]
INFO: [Synth 8-226] default block is never used [C:/Users/mhmou/Documents/2_Projects/1. Vivado/SpecCNN_v1_base/SpecCNN_v1_base.srcs/sources_1/new/control_unit.v:101]
INFO: [Synth 8-226] default block is never used [C:/Users/mhmou/Documents/2_Projects/1. Vivado/SpecCNN_v1_base/SpecCNN_v1_base.srcs/sources_1/new/control_unit.v:110]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [C:/Users/mhmou/Documents/2_Projects/1. Vivado/SpecCNN_v1_base/SpecCNN_v1_base.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'spectral_cnn_layer' (0#1) [C:/Users/mhmou/Documents/2_Projects/1. Vivado/SpecCNN_v1_base/SpecCNN_v1_base.srcs/sources_1/new/spectral_cnn_layer.v:23]
WARNING: [Synth 8-7129] Port ewm_overall_done_sig in module control_unit is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1885.246 ; gain = 300.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1885.246 ; gain = 300.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1885.246 ; gain = 300.766
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.134 . Memory (MB): peak = 1885.246 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/mhmou/Documents/2_Projects/1. Vivado/SpecCNN_v1_base/SpecCNN_v1_base.srcs/constrs_1/new/constr1.xdc]
create_clock: Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1998.711 ; gain = 17.871
Finished Parsing XDC File [C:/Users/mhmou/Documents/2_Projects/1. Vivado/SpecCNN_v1_base/SpecCNN_v1_base.srcs/constrs_1/new/constr1.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1998.711 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1998.711 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:12 ; elapsed = 00:01:21 . Memory (MB): peak = 1998.711 ; gain = 414.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:12 ; elapsed = 00:01:21 . Memory (MB): peak = 1998.711 ; gain = 414.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:12 ; elapsed = 00:01:21 . Memory (MB): peak = 1998.711 ; gain = 414.230
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fft_control_unit'
INFO: [Synth 8-802] inferred FSM for state register 'current_ctrl_state_reg' in module 'control_unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                  INPUT1 |                              001 |                              001
                  INPUT2 |                              010 |                              010
                  INPUT3 |                              011 |                              011
                  INPUT4 |                              100 |                              100
                FINALIZE |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fft_control_unit'
INFO: [Synth 8-6904] The RAM "sram_sync_single_port:/mem_reg" of size (depth=32 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "sram_sync_single_port__parameterized0:/mem_reg" of size (depth=192 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "sram_sync_single_port__parameterized1:/mem_reg" of size (depth=192 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               IDLE_CTRL |                    0000000000001 |                            00000
        KERNEL_LOAD_CTRL |                    0000000000010 |                            00001
         FFT_PROVIDE_IN0 |                    0000000000100 |                            00010
         FFT_PROVIDE_IN1 |                    0000000001000 |                            00011
         FFT_PROVIDE_IN2 |                    0000000010000 |                            00100
         FFT_PROVIDE_IN3 |                    0000000100000 |                            00101
           FFT_WAIT_CTRL |                    0000001000000 |                            00110
          FFT_STORE_CTRL |                    0000010000000 |                            00111
           EWM_EXEC_CTRL |                    0000100000000 |                            01000
           EWM_WAIT_CTRL |                    0001000000000 |                            01001
  OUTPUT_STORE_REAL_CTRL |                    0010000000000 |                            01010
  OUTPUT_STORE_IMAG_CTRL |                    0100000000000 |                            01100
         LAYER_DONE_CTRL |                    1000000000000 |                            01011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_ctrl_state_reg' using encoding 'one-hot' in module 'control_unit'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:15 ; elapsed = 00:01:24 . Memory (MB): peak = 1998.711 ; gain = 414.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 12    
	   3 Input   16 Bit       Adders := 28    
	   4 Input   16 Bit       Adders := 20    
	   5 Input   16 Bit       Adders := 8     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 9     
	               16 Bit    Registers := 58    
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---RAMs : 
	               6K Bit	(192 X 32 bit)          RAMs := 1     
	               3K Bit	(192 X 16 bit)          RAMs := 1     
	              512 Bit	(32 X 16 bit)          RAMs := 1     
+---Muxes : 
	  13 Input   32 Bit        Muxes := 3     
	   2 Input   32 Bit        Muxes := 2     
	   5 Input   16 Bit        Muxes := 12    
	   2 Input   16 Bit        Muxes := 1     
	  13 Input   16 Bit        Muxes := 6     
	  13 Input   13 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 7     
	  13 Input    8 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 1     
	  13 Input    5 Bit        Muxes := 4     
	   2 Input    5 Bit        Muxes := 7     
	   2 Input    4 Bit        Muxes := 6     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 2     
	   6 Input    1 Bit        Muxes := 7     
	   5 Input    1 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 15    
	  13 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP complex_mult_inst/p_ai_bi_s1, operation Mode is: A*B.
DSP Report: operator complex_mult_inst/p_ai_bi_s1 is absorbed into DSP complex_mult_inst/p_ai_bi_s1.
DSP Report: Generating DSP complex_mult_inst/p_ar_br_s1, operation Mode is: A*B.
DSP Report: operator complex_mult_inst/p_ar_br_s1 is absorbed into DSP complex_mult_inst/p_ar_br_s1.
DSP Report: Generating DSP complex_mult_inst/p_ai_br_s1, operation Mode is: A*B.
DSP Report: operator complex_mult_inst/p_ai_br_s1 is absorbed into DSP complex_mult_inst/p_ai_br_s1.
DSP Report: Generating DSP complex_mult_inst/p_ar_bi_s1, operation Mode is: A*B.
DSP Report: operator complex_mult_inst/p_ar_bi_s1 is absorbed into DSP complex_mult_inst/p_ar_bi_s1.
INFO: [Synth 8-6904] The RAM "spectral_cnn_layer/fft_output_sram_inst_top_level/mem_reg" of size (depth=32 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "spectral_cnn_layer/kernel_sram_inst_top_level/mem_reg" of size (depth=192 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "spectral_cnn_layer/output_sram_inst_top_level/mem_reg" of size (depth=192 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-7129] Port ewm_overall_done_sig in module control_unit is either unconnected or has no load
INFO: [Synth 8-6904] The RAM "spectral_cnn_layer/fft_output_sram_inst_top_level/mem_reg" of size (depth=32 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "spectral_cnn_layer/kernel_sram_inst_top_level/mem_reg" of size (depth=192 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "spectral_cnn_layer/output_sram_inst_top_level/mem_reg" of size (depth=192 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:56 ; elapsed = 00:02:10 . Memory (MB): peak = 1998.711 ; gain = 414.230
---------------------------------------------------------------------------------
 Sort Area is  complex_mult_inst/p_ai_bi_s1_2 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is  complex_mult_inst/p_ai_br_s1_4 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is  complex_mult_inst/p_ar_bi_s1_3 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is  complex_mult_inst/p_ar_br_s1_0 : 0 0 : 1937 1937 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+-------------------+----------------------------------------+-----------+----------------------+---------------+
|Module Name        | RTL Object                             | Inference | Size (Depth x Width) | Primitives    | 
+-------------------+----------------------------------------+-----------+----------------------+---------------+
|spectral_cnn_layer | fft_output_sram_inst_top_level/mem_reg | Implied   | 32 x 16              | RAM32M16 x 2  | 
|spectral_cnn_layer | kernel_sram_inst_top_level/mem_reg     | Implied   | 256 x 16             | RAM64M8 x 9   | 
|spectral_cnn_layer | output_sram_inst_top_level/mem_reg     | Implied   | 256 x 32             | RAM64M8 x 15  | 
+-------------------+----------------------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fixed_point_complex_multiplier_16b_32b_out | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fixed_point_complex_multiplier_16b_32b_out | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fixed_point_complex_multiplier_16b_32b_out | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fixed_point_complex_multiplier_16b_32b_out | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:39 ; elapsed = 00:03:00 . Memory (MB): peak = 2664.285 ; gain = 1079.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:43 ; elapsed = 00:03:05 . Memory (MB): peak = 2687.457 ; gain = 1102.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+-------------------+----------------------------------------+-----------+----------------------+---------------+
|Module Name        | RTL Object                             | Inference | Size (Depth x Width) | Primitives    | 
+-------------------+----------------------------------------+-----------+----------------------+---------------+
|spectral_cnn_layer | fft_output_sram_inst_top_level/mem_reg | Implied   | 32 x 16              | RAM32M16 x 2  | 
|spectral_cnn_layer | kernel_sram_inst_top_level/mem_reg     | Implied   | 256 x 16             | RAM64M8 x 9   | 
|spectral_cnn_layer | output_sram_inst_top_level/mem_reg     | Implied   | 256 x 32             | RAM64M8 x 15  | 
+-------------------+----------------------------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:49 ; elapsed = 00:03:11 . Memory (MB): peak = 2699.883 ; gain = 1115.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:05 ; elapsed = 00:03:28 . Memory (MB): peak = 2887.020 ; gain = 1302.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:05 ; elapsed = 00:03:28 . Memory (MB): peak = 2887.020 ; gain = 1302.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:06 ; elapsed = 00:03:30 . Memory (MB): peak = 2887.020 ; gain = 1302.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:06 ; elapsed = 00:03:30 . Memory (MB): peak = 2887.020 ; gain = 1302.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:06 ; elapsed = 00:03:30 . Memory (MB): peak = 2887.020 ; gain = 1302.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:06 ; elapsed = 00:03:30 . Memory (MB): peak = 2887.020 ; gain = 1302.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fixed_point_complex_multiplier_16b_32b_out | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fixed_point_complex_multiplier_16b_32b_out | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fixed_point_complex_multiplier_16b_32b_out | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fixed_point_complex_multiplier_16b_32b_out | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+-------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG            |     1|
|2     |CARRY8          |   128|
|3     |DSP_ALU         |     4|
|4     |DSP_A_B_DATA    |     4|
|5     |DSP_C_DATA      |     4|
|6     |DSP_MULTIPLIER  |     4|
|7     |DSP_M_DATA      |     4|
|8     |DSP_OUTPUT      |     4|
|9     |DSP_PREADD      |     4|
|10    |DSP_PREADD_DATA |     4|
|11    |LUT1            |     8|
|12    |LUT2            |   552|
|13    |LUT3            |   520|
|14    |LUT4            |   542|
|15    |LUT5            |   425|
|16    |LUT6            |   337|
|17    |MUXF7           |    32|
|18    |MUXF8           |    16|
|19    |RAM32M16        |     1|
|20    |RAM32X1D        |     2|
|21    |RAM64M          |     6|
|22    |RAM64M8         |    18|
|23    |FDCE            |  1092|
|24    |FDPE            |     1|
|25    |IBUF            |   293|
|26    |OBUF            |    33|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:06 ; elapsed = 00:03:30 . Memory (MB): peak = 2887.020 ; gain = 1302.539
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:18 ; elapsed = 00:03:01 . Memory (MB): peak = 2887.020 ; gain = 1189.074
Synthesis Optimization Complete : Time (s): cpu = 00:03:08 ; elapsed = 00:03:32 . Memory (MB): peak = 2887.020 ; gain = 1302.539
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.133 . Memory (MB): peak = 2887.020 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 501 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2887.020 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 325 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 4 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 293 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 1 instance 
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM64M => RAM64M (RAMD64E(x4)): 6 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 18 instances

Synth Design complete | Checksum: e79fcc21
INFO: [Common 17-83] Releasing license: Synthesis
62 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:38 ; elapsed = 00:04:14 . Memory (MB): peak = 2887.020 ; gain = 2480.094
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 2887.020 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/mhmou/Documents/2_Projects/1. Vivado/SpecCNN_v1_base/SpecCNN_v1_base.runs/synth_1/spectral_cnn_layer.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file spectral_cnn_layer_utilization_synth.rpt -pb spectral_cnn_layer_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun 16 09:11:38 2025...
