{"vcs1":{"timestamp_begin":1739430751.139213711, "rt":0.25, "ut":0.13, "st":0.08}}
{"vcselab":{"timestamp_begin":1739430751.470206018, "rt":0.25, "ut":0.16, "st":0.09}}
{"link":{"timestamp_begin":1739430751.780144387, "rt":0.15, "ut":0.08, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739430750.911595853}
{"VCS_COMP_START_TIME": 1739430750.911595853}
{"VCS_COMP_END_TIME": 1739430751.997274996}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265544}}
{"vcselab": {"peak_mem": 150344}}
