<html>
<link rel="stylesheet" type="text/css" href="static/rustdoc.css">
<link rel="stylesheet" type="text/css" href="static/light.css">
<link rel="stylesheet" type="text/css" href="static/svdoc.css">
<body>
<section id="main" class="content"><h1 class="fqn">Module <a class="module">axi_tlb_l1</a></h1>
<div class="docblock">
<p>Internal module of <a href="module.axi_tlb"><code>axi_tlb</code></a>: L1 translation table.</p>
</div>
<h2 id="parameters" class="section-header"><a href="#parameters">Parameters</a></h2>
<h3 id="parameter.InpAddrWidth" class="impl"><code class="in-band">InpAddrWidth<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
><p>Width of addresses in input address space</p>
</div><h3 id="parameter.OupAddrWidth" class="impl"><code class="in-band">OupAddrWidth<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
><p>Width of addresses in output address space</p>
</div><h3 id="parameter.NumEntries" class="impl"><code class="in-band">NumEntries<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
><p>Number of entries in translation table</p>
</div><h3 id="parameter.CfgAxiAddrWidth" class="impl"><code class="in-band">CfgAxiAddrWidth<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
><p>Address width of configuration AXI4-Lite port</p>
</div><h3 id="parameter.CfgAxiDataWidth" class="impl"><code class="in-band">CfgAxiDataWidth<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
><p>Data width of configuration AXI4-Lite port</p>
</div><h3 id="parameter.lite_req_t" class="impl"><code class="in-band">lite_req_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
><p>Request type of configuration AXI4-Lite slave port</p>
</div><h3 id="parameter.lite_resp_t" class="impl"><code class="in-band">lite_resp_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
><p>Response type of configuration AXI4-Lite slave port</p>
</div><h3 id="parameter.res_t" class="impl"><code class="in-band">res_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
><p>Type of translation result.  Must have a single-bit field <code>hit</code> and an <code>addr</code> field as wide as
the output address.</p>
</div><h3 id="parameter.inp_addr_t" class="impl"><code class="in-band">inp_addr_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
><p>Derived (=do not override) type of input addresses</p>
</div><h3 id="parameter.oup_addr_t" class="impl"><code class="in-band">oup_addr_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
><p>Derived (=do not override) type of output addresses</p>
</div><h3 id="parameter.InpPageNumWidth" class="impl"><code class="in-band">InpPageNumWidth<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
></div><h3 id="parameter.OupPageNumWidth" class="impl"><code class="in-band">OupPageNumWidth<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
></div><h3 id="parameter.InpPageNumBytes" class="impl"><code class="in-band">InpPageNumBytes<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
></div><h3 id="parameter.InpPageNumBytesAligned" class="impl"><code class="in-band">InpPageNumBytesAligned<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
></div><h3 id="parameter.OupPageNumBytes" class="impl"><code class="in-band">OupPageNumBytes<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
></div><h3 id="parameter.OupPageNumBytesAligned" class="impl"><code class="in-band">OupPageNumBytesAligned<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
></div><h3 id="parameter.FlagBytes" class="impl"><code class="in-band">FlagBytes<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
></div><h3 id="parameter.FlagBytesAligned" class="impl"><code class="in-band">FlagBytesAligned<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
></div><h3 id="parameter.EntryBytesAligned" class="impl"><code class="in-band">EntryBytesAligned<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
></div><h3 id="parameter.RegNumBytes" class="impl"><code class="in-band">RegNumBytes<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
></div><h3 id="parameter.AxiReadOnly" class="impl"><code class="in-band">AxiReadOnly<span class="type-annotation">: entry_bits_t [NumEntries-1:0]</span></code></h3><div class="docblock"
></div><h2 id="ports" class="section-header"><a href="#ports">Ports</a></h2>
<h3 id="port.clk_i" class="impl"><code class="in-band">clk_i<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
><p>Rising-edge clock of all ports</p>
</div><h3 id="port.rst_ni" class="impl"><code class="in-band">rst_ni<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
><p>Asynchronous reset, active low</p>
</div><h3 id="port.test_en_i" class="impl"><code class="in-band">test_en_i<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
><p>Test mode enable</p>
</div><h3 id="port.wr_req_addr_i" class="impl"><code class="in-band">wr_req_addr_i<span class="type-annotation">: input  inp_addr_t</span></code></h3><div class="docblock"
><p>Write request input address</p>
</div><h3 id="port.wr_req_valid_i" class="impl"><code class="in-band">wr_req_valid_i<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
><p>Write request valid</p>
</div><h3 id="port.wr_req_ready_o" class="impl"><code class="in-band">wr_req_ready_o<span class="type-annotation">: output logic</span></code></h3><div class="docblock"
><p>Write request ready</p>
</div><h3 id="port.wr_res_o" class="impl"><code class="in-band">wr_res_o<span class="type-annotation">: output res_t</span></code></h3><div class="docblock"
><p>Write translation result</p>
</div><h3 id="port.wr_res_valid_o" class="impl"><code class="in-band">wr_res_valid_o<span class="type-annotation">: output logic</span></code></h3><div class="docblock"
><p>Write translation result valid</p>
</div><h3 id="port.wr_res_ready_i" class="impl"><code class="in-band">wr_res_ready_i<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
><p>Write translation result ready</p>
</div><h3 id="port.rd_req_addr_i" class="impl"><code class="in-band">rd_req_addr_i<span class="type-annotation">: input  inp_addr_t</span></code></h3><div class="docblock"
><p>Read request input address</p>
</div><h3 id="port.rd_req_valid_i" class="impl"><code class="in-band">rd_req_valid_i<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
><p>Read request valid</p>
</div><h3 id="port.rd_req_ready_o" class="impl"><code class="in-band">rd_req_ready_o<span class="type-annotation">: output logic</span></code></h3><div class="docblock"
><p>Read request ready</p>
</div><h3 id="port.rd_res_o" class="impl"><code class="in-band">rd_res_o<span class="type-annotation">: output res_t</span></code></h3><div class="docblock"
><p>Read translation result</p>
</div><h3 id="port.rd_res_valid_o" class="impl"><code class="in-band">rd_res_valid_o<span class="type-annotation">: output logic</span></code></h3><div class="docblock"
><p>Read translation result valid</p>
</div><h3 id="port.rd_res_ready_i" class="impl"><code class="in-band">rd_res_ready_i<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
><p>Read translation result ready</p>
</div><h3 id="port.cfg_req_i" class="impl"><code class="in-band">cfg_req_i<span class="type-annotation">: input  lite_req_t</span></code></h3><div class="docblock"
><p>Configuration port request</p>
</div><h3 id="port.cfg_resp_o" class="impl"><code class="in-band">cfg_resp_o<span class="type-annotation">: output lite_resp_t</span></code></h3><div class="docblock"
><p>Configuration port response</p>
</div><h2 id="types" class="section-header"><a href="#types">Types<a></h2>
<table>
<tr><td><a class="type" href="type.inp_page_t.html">inp_page_t</a></td><td><p>Page number in input address space</p>
</td></tr><tr><td><a class="type" href="type.oup_page_t.html">oup_page_t</a></td><td><p>Page number in output address space</p>
</td></tr><tr><td><a class="type" href="type.entry_t.html">entry_t</a></td><td><p>Translation table entry with 4 KiB page granularity</p>
</td></tr><tr><td><a class="type" href="type.entry_bits_t.html">entry_bits_t</a></td><td></td></tr><tr><td><a class="type" href="type.entry_padded_t.html">entry_padded_t</a></td><td></td></tr><tr><td><a class="type" href="type.byte_t.html">byte_t</a></td><td></td></tr></table>
</section>
</body>
</html>
