Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Fri Nov 10 23:38:23 2017
| Host         : ansh-Lenovo-Z51-70 running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Seven_upSeven_down_timing_summary_routed.rpt -rpx Seven_upSeven_down_timing_summary_routed.rpx
| Design       : Seven_upSeven_down
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 26 register/latch pins with no clock driven by root clock pin: P1 (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: P2 (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: lifesaver (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: pushRand (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: pushbutton1 (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: pushbutton2 (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: pushbutton3 (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: P1buffer_reg[0]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: P1buffer_reg[10]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: P1buffer_reg[11]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: P1buffer_reg[1]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: P1buffer_reg[2]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: P1buffer_reg[3]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: P1buffer_reg[4]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: P1buffer_reg[5]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: P1buffer_reg[6]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: P1buffer_reg[7]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: P1buffer_reg[8]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: P1buffer_reg[9]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: P2buffer_reg[0]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: P2buffer_reg[10]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: P2buffer_reg[11]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: P2buffer_reg[1]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: P2buffer_reg[2]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: P2buffer_reg[3]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: P2buffer_reg[4]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: P2buffer_reg[5]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: P2buffer_reg[6]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: P2buffer_reg[7]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: P2buffer_reg[8]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: P2buffer_reg[9]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: bet_amount_reg[0]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: bet_amount_reg[10]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: bet_amount_reg[11]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: bet_amount_reg[1]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: bet_amount_reg[2]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: bet_amount_reg[3]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: bet_amount_reg[4]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: bet_amount_reg[5]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: bet_amount_reg[6]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: bet_amount_reg[7]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: bet_amount_reg[8]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: bet_amount_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ssd/clck/c_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 73 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.658        0.000                      0                   60        0.254        0.000                      0                   60        4.500        0.000                       0                    57  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.658        0.000                      0                   60        0.254        0.000                      0                   60        4.500        0.000                       0                    57  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.658ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.658ns  (required time - arrival time)
  Source:                 ssd/clck/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/clck/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.855ns  (logic 0.704ns (24.659%)  route 2.151ns (75.341%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.621     5.142    ssd/clck/clk_IBUF_BUFG
    SLICE_X65Y22         FDRE                                         r  ssd/clck/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  ssd/clck/counter_reg[4]/Q
                         net (fo=2, routed)           0.682     6.281    ssd/clck/counter[4]
    SLICE_X64Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.405 f  ssd/clck/counter[0]_i_4/O
                         net (fo=3, routed)           0.828     7.233    ssd/clck/counter[0]_i_4_n_0
    SLICE_X64Y23         LUT5 (Prop_lut5_I2_O)        0.124     7.357 r  ssd/clck/counter[16]_i_1/O
                         net (fo=16, routed)          0.641     7.997    ssd/clck/c_0
    SLICE_X65Y23         FDRE                                         r  ssd/clck/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.504    14.845    ssd/clck/clk_IBUF_BUFG
    SLICE_X65Y23         FDRE                                         r  ssd/clck/counter_reg[5]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X65Y23         FDRE (Setup_fdre_C_R)       -0.429    14.655    ssd/clck/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -7.997    
  -------------------------------------------------------------------
                         slack                                  6.658    

Slack (MET) :             6.658ns  (required time - arrival time)
  Source:                 ssd/clck/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/clck/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.855ns  (logic 0.704ns (24.659%)  route 2.151ns (75.341%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.621     5.142    ssd/clck/clk_IBUF_BUFG
    SLICE_X65Y22         FDRE                                         r  ssd/clck/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  ssd/clck/counter_reg[4]/Q
                         net (fo=2, routed)           0.682     6.281    ssd/clck/counter[4]
    SLICE_X64Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.405 f  ssd/clck/counter[0]_i_4/O
                         net (fo=3, routed)           0.828     7.233    ssd/clck/counter[0]_i_4_n_0
    SLICE_X64Y23         LUT5 (Prop_lut5_I2_O)        0.124     7.357 r  ssd/clck/counter[16]_i_1/O
                         net (fo=16, routed)          0.641     7.997    ssd/clck/c_0
    SLICE_X65Y23         FDRE                                         r  ssd/clck/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.504    14.845    ssd/clck/clk_IBUF_BUFG
    SLICE_X65Y23         FDRE                                         r  ssd/clck/counter_reg[6]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X65Y23         FDRE (Setup_fdre_C_R)       -0.429    14.655    ssd/clck/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -7.997    
  -------------------------------------------------------------------
                         slack                                  6.658    

Slack (MET) :             6.658ns  (required time - arrival time)
  Source:                 ssd/clck/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/clck/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.855ns  (logic 0.704ns (24.659%)  route 2.151ns (75.341%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.621     5.142    ssd/clck/clk_IBUF_BUFG
    SLICE_X65Y22         FDRE                                         r  ssd/clck/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  ssd/clck/counter_reg[4]/Q
                         net (fo=2, routed)           0.682     6.281    ssd/clck/counter[4]
    SLICE_X64Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.405 f  ssd/clck/counter[0]_i_4/O
                         net (fo=3, routed)           0.828     7.233    ssd/clck/counter[0]_i_4_n_0
    SLICE_X64Y23         LUT5 (Prop_lut5_I2_O)        0.124     7.357 r  ssd/clck/counter[16]_i_1/O
                         net (fo=16, routed)          0.641     7.997    ssd/clck/c_0
    SLICE_X65Y23         FDRE                                         r  ssd/clck/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.504    14.845    ssd/clck/clk_IBUF_BUFG
    SLICE_X65Y23         FDRE                                         r  ssd/clck/counter_reg[7]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X65Y23         FDRE (Setup_fdre_C_R)       -0.429    14.655    ssd/clck/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -7.997    
  -------------------------------------------------------------------
                         slack                                  6.658    

Slack (MET) :             6.658ns  (required time - arrival time)
  Source:                 ssd/clck/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/clck/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.855ns  (logic 0.704ns (24.659%)  route 2.151ns (75.341%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.621     5.142    ssd/clck/clk_IBUF_BUFG
    SLICE_X65Y22         FDRE                                         r  ssd/clck/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  ssd/clck/counter_reg[4]/Q
                         net (fo=2, routed)           0.682     6.281    ssd/clck/counter[4]
    SLICE_X64Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.405 f  ssd/clck/counter[0]_i_4/O
                         net (fo=3, routed)           0.828     7.233    ssd/clck/counter[0]_i_4_n_0
    SLICE_X64Y23         LUT5 (Prop_lut5_I2_O)        0.124     7.357 r  ssd/clck/counter[16]_i_1/O
                         net (fo=16, routed)          0.641     7.997    ssd/clck/c_0
    SLICE_X65Y23         FDRE                                         r  ssd/clck/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.504    14.845    ssd/clck/clk_IBUF_BUFG
    SLICE_X65Y23         FDRE                                         r  ssd/clck/counter_reg[8]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X65Y23         FDRE (Setup_fdre_C_R)       -0.429    14.655    ssd/clck/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -7.997    
  -------------------------------------------------------------------
                         slack                                  6.658    

Slack (MET) :             6.756ns  (required time - arrival time)
  Source:                 ssd/clck/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/clck/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.741ns  (logic 0.704ns (25.683%)  route 2.037ns (74.317%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.621     5.142    ssd/clck/clk_IBUF_BUFG
    SLICE_X65Y22         FDRE                                         r  ssd/clck/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  ssd/clck/counter_reg[4]/Q
                         net (fo=2, routed)           0.682     6.281    ssd/clck/counter[4]
    SLICE_X64Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.405 f  ssd/clck/counter[0]_i_4/O
                         net (fo=3, routed)           0.828     7.233    ssd/clck/counter[0]_i_4_n_0
    SLICE_X64Y23         LUT5 (Prop_lut5_I2_O)        0.124     7.357 r  ssd/clck/counter[16]_i_1/O
                         net (fo=16, routed)          0.527     7.883    ssd/clck/c_0
    SLICE_X65Y25         FDRE                                         r  ssd/clck/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.502    14.843    ssd/clck/clk_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  ssd/clck/counter_reg[13]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X65Y25         FDRE (Setup_fdre_C_R)       -0.429    14.639    ssd/clck/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                          -7.883    
  -------------------------------------------------------------------
                         slack                                  6.756    

Slack (MET) :             6.756ns  (required time - arrival time)
  Source:                 ssd/clck/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/clck/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.741ns  (logic 0.704ns (25.683%)  route 2.037ns (74.317%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.621     5.142    ssd/clck/clk_IBUF_BUFG
    SLICE_X65Y22         FDRE                                         r  ssd/clck/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  ssd/clck/counter_reg[4]/Q
                         net (fo=2, routed)           0.682     6.281    ssd/clck/counter[4]
    SLICE_X64Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.405 f  ssd/clck/counter[0]_i_4/O
                         net (fo=3, routed)           0.828     7.233    ssd/clck/counter[0]_i_4_n_0
    SLICE_X64Y23         LUT5 (Prop_lut5_I2_O)        0.124     7.357 r  ssd/clck/counter[16]_i_1/O
                         net (fo=16, routed)          0.527     7.883    ssd/clck/c_0
    SLICE_X65Y25         FDRE                                         r  ssd/clck/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.502    14.843    ssd/clck/clk_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  ssd/clck/counter_reg[14]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X65Y25         FDRE (Setup_fdre_C_R)       -0.429    14.639    ssd/clck/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                          -7.883    
  -------------------------------------------------------------------
                         slack                                  6.756    

Slack (MET) :             6.756ns  (required time - arrival time)
  Source:                 ssd/clck/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/clck/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.741ns  (logic 0.704ns (25.683%)  route 2.037ns (74.317%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.621     5.142    ssd/clck/clk_IBUF_BUFG
    SLICE_X65Y22         FDRE                                         r  ssd/clck/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  ssd/clck/counter_reg[4]/Q
                         net (fo=2, routed)           0.682     6.281    ssd/clck/counter[4]
    SLICE_X64Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.405 f  ssd/clck/counter[0]_i_4/O
                         net (fo=3, routed)           0.828     7.233    ssd/clck/counter[0]_i_4_n_0
    SLICE_X64Y23         LUT5 (Prop_lut5_I2_O)        0.124     7.357 r  ssd/clck/counter[16]_i_1/O
                         net (fo=16, routed)          0.527     7.883    ssd/clck/c_0
    SLICE_X65Y25         FDRE                                         r  ssd/clck/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.502    14.843    ssd/clck/clk_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  ssd/clck/counter_reg[15]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X65Y25         FDRE (Setup_fdre_C_R)       -0.429    14.639    ssd/clck/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                          -7.883    
  -------------------------------------------------------------------
                         slack                                  6.756    

Slack (MET) :             6.756ns  (required time - arrival time)
  Source:                 ssd/clck/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/clck/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.741ns  (logic 0.704ns (25.683%)  route 2.037ns (74.317%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.621     5.142    ssd/clck/clk_IBUF_BUFG
    SLICE_X65Y22         FDRE                                         r  ssd/clck/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  ssd/clck/counter_reg[4]/Q
                         net (fo=2, routed)           0.682     6.281    ssd/clck/counter[4]
    SLICE_X64Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.405 f  ssd/clck/counter[0]_i_4/O
                         net (fo=3, routed)           0.828     7.233    ssd/clck/counter[0]_i_4_n_0
    SLICE_X64Y23         LUT5 (Prop_lut5_I2_O)        0.124     7.357 r  ssd/clck/counter[16]_i_1/O
                         net (fo=16, routed)          0.527     7.883    ssd/clck/c_0
    SLICE_X65Y25         FDRE                                         r  ssd/clck/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.502    14.843    ssd/clck/clk_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  ssd/clck/counter_reg[16]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X65Y25         FDRE (Setup_fdre_C_R)       -0.429    14.639    ssd/clck/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                          -7.883    
  -------------------------------------------------------------------
                         slack                                  6.756    

Slack (MET) :             6.819ns  (required time - arrival time)
  Source:                 ssd/clck/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/clck/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.717ns  (logic 0.704ns (25.915%)  route 2.013ns (74.085%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.621     5.142    ssd/clck/clk_IBUF_BUFG
    SLICE_X65Y22         FDRE                                         r  ssd/clck/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  ssd/clck/counter_reg[4]/Q
                         net (fo=2, routed)           0.682     6.281    ssd/clck/counter[4]
    SLICE_X64Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.405 f  ssd/clck/counter[0]_i_4/O
                         net (fo=3, routed)           0.828     7.233    ssd/clck/counter[0]_i_4_n_0
    SLICE_X64Y23         LUT5 (Prop_lut5_I2_O)        0.124     7.357 r  ssd/clck/counter[16]_i_1/O
                         net (fo=16, routed)          0.502     7.859    ssd/clck/c_0
    SLICE_X65Y22         FDRE                                         r  ssd/clck/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.505    14.846    ssd/clck/clk_IBUF_BUFG
    SLICE_X65Y22         FDRE                                         r  ssd/clck/counter_reg[1]/C
                         clock pessimism              0.296    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X65Y22         FDRE (Setup_fdre_C_R)       -0.429    14.678    ssd/clck/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.678    
                         arrival time                          -7.859    
  -------------------------------------------------------------------
                         slack                                  6.819    

Slack (MET) :             6.819ns  (required time - arrival time)
  Source:                 ssd/clck/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/clck/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.717ns  (logic 0.704ns (25.915%)  route 2.013ns (74.085%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.621     5.142    ssd/clck/clk_IBUF_BUFG
    SLICE_X65Y22         FDRE                                         r  ssd/clck/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  ssd/clck/counter_reg[4]/Q
                         net (fo=2, routed)           0.682     6.281    ssd/clck/counter[4]
    SLICE_X64Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.405 f  ssd/clck/counter[0]_i_4/O
                         net (fo=3, routed)           0.828     7.233    ssd/clck/counter[0]_i_4_n_0
    SLICE_X64Y23         LUT5 (Prop_lut5_I2_O)        0.124     7.357 r  ssd/clck/counter[16]_i_1/O
                         net (fo=16, routed)          0.502     7.859    ssd/clck/c_0
    SLICE_X65Y22         FDRE                                         r  ssd/clck/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.505    14.846    ssd/clck/clk_IBUF_BUFG
    SLICE_X65Y22         FDRE                                         r  ssd/clck/counter_reg[2]/C
                         clock pessimism              0.296    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X65Y22         FDRE (Setup_fdre_C_R)       -0.429    14.678    ssd/clck/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.678    
                         arrival time                          -7.859    
  -------------------------------------------------------------------
                         slack                                  6.819    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 FSM/present_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.905%)  route 0.194ns (51.095%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.582     1.465    FSM/clk_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  FSM/present_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  FSM/present_state_reg[0]/Q
                         net (fo=17, routed)          0.194     1.800    FSM/temp_reg[3]_0[0]
    SLICE_X63Y23         LUT4 (Prop_lut4_I3_O)        0.045     1.845 r  FSM/temp[5]_i_1/O
                         net (fo=1, routed)           0.000     1.845    FSM/temp[5]_i_1_n_0
    SLICE_X63Y23         FDRE                                         r  FSM/temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.851     1.978    FSM/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  FSM/temp_reg[5]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X63Y23         FDRE (Hold_fdre_C_D)         0.091     1.591    FSM/temp_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 FSM/present_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/temp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.777%)  route 0.195ns (51.223%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.582     1.465    FSM/clk_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  FSM/present_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  FSM/present_state_reg[0]/Q
                         net (fo=17, routed)          0.195     1.801    FSM/temp_reg[3]_0[0]
    SLICE_X63Y23         LUT4 (Prop_lut4_I3_O)        0.045     1.846 r  FSM/temp[9]_i_1/O
                         net (fo=1, routed)           0.000     1.846    FSM/temp[9]_i_1_n_0
    SLICE_X63Y23         FDRE                                         r  FSM/temp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.851     1.978    FSM/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  FSM/temp_reg[9]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X63Y23         FDRE (Hold_fdre_C_D)         0.092     1.592    FSM/temp_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ssd/clck/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/clck/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.582     1.465    ssd/clck/clk_IBUF_BUFG
    SLICE_X65Y24         FDRE                                         r  ssd/clck/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  ssd/clck/counter_reg[12]/Q
                         net (fo=2, routed)           0.119     1.725    ssd/clck/counter[12]
    SLICE_X65Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  ssd/clck/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.833    ssd/clck/data0[12]
    SLICE_X65Y24         FDRE                                         r  ssd/clck/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.850     1.977    ssd/clck/clk_IBUF_BUFG
    SLICE_X65Y24         FDRE                                         r  ssd/clck/counter_reg[12]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X65Y24         FDRE (Hold_fdre_C_D)         0.105     1.570    ssd/clck/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ssd/clck/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/clck/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.582     1.465    ssd/clck/clk_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  ssd/clck/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  ssd/clck/counter_reg[16]/Q
                         net (fo=2, routed)           0.119     1.725    ssd/clck/counter[16]
    SLICE_X65Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  ssd/clck/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.833    ssd/clck/data0[16]
    SLICE_X65Y25         FDRE                                         r  ssd/clck/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.850     1.977    ssd/clck/clk_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  ssd/clck/counter_reg[16]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X65Y25         FDRE (Hold_fdre_C_D)         0.105     1.570    ssd/clck/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ssd/clck/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/clck/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.585     1.468    ssd/clck/clk_IBUF_BUFG
    SLICE_X65Y22         FDRE                                         r  ssd/clck/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  ssd/clck/counter_reg[4]/Q
                         net (fo=2, routed)           0.119     1.728    ssd/clck/counter[4]
    SLICE_X65Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  ssd/clck/counter0_carry/O[3]
                         net (fo=1, routed)           0.000     1.836    ssd/clck/data0[4]
    SLICE_X65Y22         FDRE                                         r  ssd/clck/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.853     1.980    ssd/clck/clk_IBUF_BUFG
    SLICE_X65Y22         FDRE                                         r  ssd/clck/counter_reg[4]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X65Y22         FDRE (Hold_fdre_C_D)         0.105     1.573    ssd/clck/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ssd/clck/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/clck/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.583     1.466    ssd/clck/clk_IBUF_BUFG
    SLICE_X65Y23         FDRE                                         r  ssd/clck/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  ssd/clck/counter_reg[8]/Q
                         net (fo=2, routed)           0.119     1.726    ssd/clck/counter[8]
    SLICE_X65Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  ssd/clck/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.834    ssd/clck/data0[8]
    SLICE_X65Y23         FDRE                                         r  ssd/clck/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.851     1.978    ssd/clck/clk_IBUF_BUFG
    SLICE_X65Y23         FDRE                                         r  ssd/clck/counter_reg[8]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X65Y23         FDRE (Hold_fdre_C_D)         0.105     1.571    ssd/clck/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ssd/clck/c_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/clck/c_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.583     1.466    ssd/clck/clk_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  ssd/clck/c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  ssd/clck/c_reg/Q
                         net (fo=3, routed)           0.175     1.805    ssd/clck/c
    SLICE_X64Y23         LUT6 (Prop_lut6_I5_O)        0.045     1.850 r  ssd/clck/c_i_1/O
                         net (fo=1, routed)           0.000     1.850    ssd/clck/c_i_1_n_0
    SLICE_X64Y23         FDRE                                         r  ssd/clck/c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.851     1.978    ssd/clck/clk_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  ssd/clck/c_reg/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.120     1.586    ssd/clck/c_reg
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ssd/clck/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/clck/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.582     1.465    ssd/clck/clk_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  ssd/clck/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  ssd/clck/counter_reg[13]/Q
                         net (fo=2, routed)           0.116     1.722    ssd/clck/counter[13]
    SLICE_X65Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.837 r  ssd/clck/counter0_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.837    ssd/clck/data0[13]
    SLICE_X65Y25         FDRE                                         r  ssd/clck/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.850     1.977    ssd/clck/clk_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  ssd/clck/counter_reg[13]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X65Y25         FDRE (Hold_fdre_C_D)         0.105     1.570    ssd/clck/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ssd/clck/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/clck/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.583     1.466    ssd/clck/clk_IBUF_BUFG
    SLICE_X65Y23         FDRE                                         r  ssd/clck/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  ssd/clck/counter_reg[5]/Q
                         net (fo=2, routed)           0.116     1.723    ssd/clck/counter[5]
    SLICE_X65Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.838 r  ssd/clck/counter0_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.838    ssd/clck/data0[5]
    SLICE_X65Y23         FDRE                                         r  ssd/clck/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.851     1.978    ssd/clck/clk_IBUF_BUFG
    SLICE_X65Y23         FDRE                                         r  ssd/clck/counter_reg[5]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X65Y23         FDRE (Hold_fdre_C_D)         0.105     1.571    ssd/clck/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ssd/clck/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/clck/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.582     1.465    ssd/clck/clk_IBUF_BUFG
    SLICE_X65Y24         FDRE                                         r  ssd/clck/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  ssd/clck/counter_reg[9]/Q
                         net (fo=2, routed)           0.116     1.722    ssd/clck/counter[9]
    SLICE_X65Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.837 r  ssd/clck/counter0_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.837    ssd/clck/data0[9]
    SLICE_X65Y24         FDRE                                         r  ssd/clck/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.850     1.977    ssd/clck/clk_IBUF_BUFG
    SLICE_X65Y24         FDRE                                         r  ssd/clck/counter_reg[9]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X65Y24         FDRE (Hold_fdre_C_D)         0.105     1.570    ssd/clck/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y25   FSM/present_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y25   FSM/present_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y23   FSM/temp_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y23   ssd/clck/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y24   ssd/clck/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y24   ssd/clck/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y24   ssd/clck/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y25   ssd/clck/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y25   ssd/clck/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y20   sub_regis/sub1/nD_FF0/Q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   sub_regis/sub1/nD_FF1/Q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y20   sub_regis/sub1/nD_FF2/Q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   sub_regis/sub1/nD_FF3/Q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   sub_regis/sub1/nD_FF6/Q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y20   sub_regis/sub2/nD_FF0/Q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y20   sub_regis/sub2/nD_FF1/Q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   FSM/present_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   FSM/present_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y23   FSM/temp_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   FSM/present_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   FSM/present_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y23   FSM/temp_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   ssd/clck/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y24   ssd/clck/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y24   ssd/clck/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y24   ssd/clck/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y25   ssd/clck/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y25   ssd/clck/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y25   ssd/clck/counter_reg[15]/C



