$comment
	File created using the following command:
		vcd file sd_p3.msim.vcd -direction
$end
$date
	Sat Jun 16 22:41:20 2018
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module testes_vlg_vec_tst $end
$var reg 5 ! t [4:0] $end
$var wire 1 " pin_name2 $end
$var wire 1 # pin_name3 $end
$var wire 1 $ pin_name4 $end
$var wire 1 % pin_name5 $end
$var wire 1 & pin_name6 $end
$var wire 1 ' pin_name7 $end
$var wire 1 ( sampler $end
$scope module i1 $end
$var wire 1 ) gnd $end
$var wire 1 * vcc $end
$var wire 1 + unknown $end
$var tri1 1 , devclrn $end
$var tri1 1 - devpor $end
$var tri1 1 . devoe $end
$var wire 1 / inst|inst11|LPM_COMPARE_component|auto_generated|op_1~0_combout $end
$var wire 1 0 inst|comp1012|resultado1~0_combout $end
$var wire 1 1 inst|comp1215|resultado1~0_combout $end
$var wire 1 2 inst|comp1215|resultado1~1_combout $end
$var wire 1 3 inst|comp1520|resultado1~2_combout $end
$var wire 1 4 inst|comp1520|resultado1~4_combout $end
$var wire 1 5 inst|comp2025|resultado1~0_combout $end
$var wire 1 6 inst|comp2025|resultado1~1_combout $end
$var wire 1 7 inst|comp1520|resultado1~3_combout $end
$var wire 1 8 inst|comp2530|resultado2~0_combout $end
$var wire 1 9 t~combout [4] $end
$var wire 1 : t~combout [3] $end
$var wire 1 ; t~combout [2] $end
$var wire 1 < t~combout [1] $end
$var wire 1 = t~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11110 !
0"
0#
0$
0%
0&
1'
x(
0)
1*
x+
1,
1-
1.
0/
10
11
12
03
14
15
16
17
08
0=
1<
1;
1:
19
$end
#1000000
