// Seed: 2529540008
`define pp_2 0
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  reg id_2 = id_2, id_3;
  always @(id_2 or posedge id_2 - id_3 or 1 == 1 or id_3, posedge id_2 - id_2 or posedge id_2)
    if ((1)) begin
      if (1) begin
        id_1 <= id_2;
        id_2 <= 1;
      end
    end
  assign id_1 = id_3;
endmodule
