{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 0.939729,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 0.0492733,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.160271,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0972733,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.0452735,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0972733,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.168274,
	"finish__clock__skew__setup": 0.23196,
	"finish__clock__skew__hold": 0.23196,
	"finish__timing__drv__max_slew_limit": 0.055539,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": -0.200464,
	"finish__timing__drv__max_cap": 298,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 231,
	"finish__power__internal__total": 0.146983,
	"finish__power__switching__total": 0.0522019,
	"finish__power__leakage__total": 0.0252504,
	"finish__power__total": 0.224436,
	"finish__design__io": 1416,
	"finish__design__die__area": 1.1e+06,
	"finish__design__core__area": 1.05666e+06,
	"finish__design__instance__count": 97341,
	"finish__design__instance__area": 672604,
	"finish__design__instance__count__stdcell": 97313,
	"finish__design__instance__area__stdcell": 201359,
	"finish__design__instance__count__macros": 28,
	"finish__design__instance__area__macros": 471245,
	"finish__design__instance__utilization": 0.636536,
	"finish__design__instance__utilization__stdcell": 0.343958
}