
;;
 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
 ;
 ;  Copyright (c) 2025 Advanced Micro Devices, Inc. All Rights Reserved.
 ;
 ;  Permission is hereby granted, free of charge, to any person obtaining a copy
 ;  of this software and associated documentation files (the "Software"), to
 ;  deal in the Software without restriction, including without limitation the
 ;  rights to use, copy, modify, merge, publish, distribute, sublicense, and/or
 ;  sell copies of the Software, and to permit persons to whom the Software is
 ;  furnished to do so, subject to the following conditions:
 ;
 ;  The above copyright notice and this permission notice shall be included in all
 ;  copies or substantial portions of the Software.
 ;
 ;  THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 ;  IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 ;  FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 ;  AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 ;  LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 ;  FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
 ;  IN THE SOFTWARE.
 ;
 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

; Test that,
;   a.  the partial pipeline cache works as expected.
;     If the partial pipeline cache is enabled the new pipeline will first check and use the cached data instead of compiling.
;   b.  .rodata section is merged correctly.
;     If the .rodata section comes from a cached partial pipeline, there will be a .cached string appended to the original section name.
; The test sequence is,
;   1.	Build 3 pipelines: P1(Vs1, Fs1), P2(Vs1, Fs2), P3(Vs2, Fs1).
;   2.	Give all 3 pipelines to amdllpc with shader cache enabled, and the stage access will be,
;           miss, miss, hit, miss, miss, hit
; BEGIN_SHADERTEST
; RUN: amdllpc -enable-part-pipeline=0 -v -shader-cache-mode=1   \
; RUN:      %S/test_inputs/PipelineVsFs_ConstantData_Vs1Fs1.pipe   \
; RUN:      %S/test_inputs/PipelineVsFs_ConstantData_Vs1Fs2.pipe   \
; RUN:      %S/test_inputs/PipelineVsFs_ConstantData_Vs2Fs1.pipe   \
; RUN: | FileCheck -check-prefix=SHADERTEST %s
; SHADERTEST:       Non fragment shader cache miss.
; SHADERTEST-NEXT:  Fragment shader cache miss.
; SHADERTEST:       Non fragment shader cache hit.
; SHADERTEST-NEXT:  Fragment shader cache miss.
; SHADERTEST:       Non fragment shader cache miss.
; SHADERTEST-NEXT:  Fragment shader cache hit.
; SHADERTEST-NOT:   shader cache {{miss|hit}}.
; SHADERTEST-LABEL: .rodata.cached
; SHADERTEST:       AMDLLPC SUCCESS
; END_SHADERTEST
