Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Mon Sep 13 00:37:25 2021
| Host              : rios-cad1 running 64-bit unknown
| Command           : report_clock_utilization -file pygmy_es1y_fpga_vcu118_clock_utilization_routed.rpt
| Design            : pygmy_es1y_fpga_vcu118
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
---------------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Clock Regions : Clock Primitives
5. Clock Regions : Load Primitives
6. Clock Regions : Global Clock Summary
7. Clock Regions : Routing Resource Utilization
8. Device Cell Placement Summary for Global Clock g0
9. Device Cell Placement Summary for Global Clock g1
10. Device Cell Placement Summary for Global Clock g2
11. Device Cell Placement Summary for Global Clock g3
12. Device Cell Placement Summary for Global Clock g4
13. Device Cell Placement Summary for Global Clock g5
14. Device Cell Placement Summary for Global Clock g6
15. Device Cell Placement Summary for Global Clock g7
16. Device Cell Placement Summary for Global Clock g8
17. Device Cell Placement Summary for Global Clock g9
18. Device Cell Placement Summary for Global Clock g10
19. Device Cell Placement Summary for Global Clock g11
20. Device Cell Placement Summary for Global Clock g12
21. Device Cell Placement Summary for Global Clock g13
22. Device Cell Placement Summary for Global Clock g14
23. Clock Region Cell Placement per Global Clock: Region X0Y0
24. Clock Region Cell Placement per Global Clock: Region X1Y0
25. Clock Region Cell Placement per Global Clock: Region X2Y0
26. Clock Region Cell Placement per Global Clock: Region X3Y0
27. Clock Region Cell Placement per Global Clock: Region X0Y1
28. Clock Region Cell Placement per Global Clock: Region X1Y1
29. Clock Region Cell Placement per Global Clock: Region X2Y1
30. Clock Region Cell Placement per Global Clock: Region X3Y1
31. Clock Region Cell Placement per Global Clock: Region X0Y2
32. Clock Region Cell Placement per Global Clock: Region X1Y2
33. Clock Region Cell Placement per Global Clock: Region X2Y2
34. Clock Region Cell Placement per Global Clock: Region X3Y2
35. Clock Region Cell Placement per Global Clock: Region X4Y2
36. Clock Region Cell Placement per Global Clock: Region X0Y3
37. Clock Region Cell Placement per Global Clock: Region X1Y3
38. Clock Region Cell Placement per Global Clock: Region X2Y3
39. Clock Region Cell Placement per Global Clock: Region X3Y3
40. Clock Region Cell Placement per Global Clock: Region X4Y3
41. Clock Region Cell Placement per Global Clock: Region X0Y4
42. Clock Region Cell Placement per Global Clock: Region X1Y4
43. Clock Region Cell Placement per Global Clock: Region X2Y4
44. Clock Region Cell Placement per Global Clock: Region X3Y4
45. Clock Region Cell Placement per Global Clock: Region X4Y4
46. Clock Region Cell Placement per Global Clock: Region X0Y5
47. Clock Region Cell Placement per Global Clock: Region X1Y5
48. Clock Region Cell Placement per Global Clock: Region X2Y5
49. Clock Region Cell Placement per Global Clock: Region X3Y5
50. Clock Region Cell Placement per Global Clock: Region X0Y6
51. Clock Region Cell Placement per Global Clock: Region X1Y6
52. Clock Region Cell Placement per Global Clock: Region X2Y6
53. Clock Region Cell Placement per Global Clock: Region X3Y6
54. Clock Region Cell Placement per Global Clock: Region X4Y6
55. Clock Region Cell Placement per Global Clock: Region X5Y6
56. Clock Region Cell Placement per Global Clock: Region X0Y7
57. Clock Region Cell Placement per Global Clock: Region X1Y7
58. Clock Region Cell Placement per Global Clock: Region X2Y7
59. Clock Region Cell Placement per Global Clock: Region X3Y7
60. Clock Region Cell Placement per Global Clock: Region X4Y7
61. Clock Region Cell Placement per Global Clock: Region X5Y7
62. Clock Region Cell Placement per Global Clock: Region X0Y8
63. Clock Region Cell Placement per Global Clock: Region X1Y8
64. Clock Region Cell Placement per Global Clock: Region X2Y8
65. Clock Region Cell Placement per Global Clock: Region X3Y8
66. Clock Region Cell Placement per Global Clock: Region X4Y8
67. Clock Region Cell Placement per Global Clock: Region X5Y8
68. Clock Region Cell Placement per Global Clock: Region X0Y9
69. Clock Region Cell Placement per Global Clock: Region X1Y9
70. Clock Region Cell Placement per Global Clock: Region X2Y9
71. Clock Region Cell Placement per Global Clock: Region X3Y9
72. Clock Region Cell Placement per Global Clock: Region X4Y9
73. Clock Region Cell Placement per Global Clock: Region X5Y9
74. Clock Region Cell Placement per Global Clock: Region X2Y10
75. Clock Region Cell Placement per Global Clock: Region X3Y10
76. Clock Region Cell Placement per Global Clock: Region X4Y10
77. Clock Region Cell Placement per Global Clock: Region X2Y11
78. Clock Region Cell Placement per Global Clock: Region X3Y11
79. Clock Region Cell Placement per Global Clock: Region X4Y11
80. Clock Region Cell Placement per Global Clock: Region X2Y12
81. Clock Region Cell Placement per Global Clock: Region X3Y12
82. Clock Region Cell Placement per Global Clock: Region X4Y12
83. Clock Region Cell Placement per Global Clock: Region X2Y13
84. Clock Region Cell Placement per Global Clock: Region X3Y13
85. Clock Region Cell Placement per Global Clock: Region X4Y13
86. Clock Region Cell Placement per Global Clock: Region X2Y14
87. Clock Region Cell Placement per Global Clock: Region X3Y14
88. Clock Region Cell Placement per Global Clock: Region X4Y14

1. Clock Primitive Utilization
------------------------------

+------------+------+-----------+-----+--------------+--------+
| Type       | Used | Available | LOC | Clock Region | Pblock |
+------------+------+-----------+-----+--------------+--------+
| BUFGCE     |   15 |       720 |   0 |            0 |      0 |
| BUFGCE_DIV |    0 |       120 |   0 |            0 |      0 |
| BUFGCTRL   |    0 |       240 |   0 |            0 |      0 |
| BUFG_GT    |    0 |       720 |   0 |            0 |      0 |
| MMCM       |    1 |        30 |   1 |            0 |      0 |
| PLL        |    3 |        60 |   0 |            0 |      0 |
+------------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+---------------+--------------+-------+-------------------+-------------------+-------------+-----------------+--------------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site          | Clock Region | Root  | Clock Delay Group | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock                                                                                               | Driver Pin                                                                                                        | Net                                                                                      |
+-----------+-----------+-----------------+------------+---------------+--------------+-------+-------------------+-------------------+-------------+-----------------+--------------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+
| g0        | src0      | BUFGCE/O        | None       | BUFGCE_X1Y314 | X4Y13        | X2Y7  |                   |                60 |      219900 |               0 |       83.333 | mmcm_clkout1                                                                                        | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O                                           | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/addn_ui_clkout1                         |
| g1        | src0      | BUFGCE/O        | None       | BUFGCE_X1Y332 | X4Y13        | X4Y12 |                   |                 8 |       18473 |               3 |        3.333 | mmcm_clkout0                                                                                        | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O                                                  | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                    |
| g2        | src0      | BUFGCE/O        | None       | BUFGCE_X1Y320 | X4Y13        | X2Y10 |                   |                 6 |        1830 |               0 |       13.333 | mmcm_clkout5                                                                                        | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O                                                 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/dbg_clk                                 |
| g3        | src0      | BUFGCE/O        | None       | BUFGCE_X1Y326 | X4Y13        | X4Y12 |                   |                 3 |        1619 |               0 |        6.667 | mmcm_clkout6                                                                                        | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_riuClk/O                                                  | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/c0_riu_clk                              |
| g4        | src1      | BUFGCE/O        | None       | BUFGCE_X1Y206 | X4Y8         | X4Y8  |                   |                10 |         464 |               0 |       50.000 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                   |
| g5        | src2      | BUFGCE/O        | None       | BUFGCE_X1Y288 | X4Y12        | X4Y13 |                   |                 2 |          17 |               1 |        4.000 | c0_sys_clk_p                                                                                        | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/xlnx_opt_ |
| g6        | src3      | BUFGCE/O        | None       | BUFGCE_X0Y217 | X2Y9         | X2Y9  | n/a               |                25 |           0 |           10743 |          n/a | n/a                                                                                                 | soc_top_u/bank0_rstn_sync_u/rstn_out_reg_bufg_place/O                                                             | soc_top_u/bank0_rstn_sync_u/dft_vp3_clk_in_u__rstn                                       |
| g7        | src4      | BUFGCE/O        | None       | BUFGCE_X0Y202 | X2Y8         | X2Y8  | n/a               |                 4 |           0 |            1975 |          n/a | n/a                                                                                                 | soc_top_u/bank0_station_u/rff_s2b_rstn_reg[0]_bufg_place/O                                                        | soc_top_u/bank0_station_u/out_s2b_rstn                                                   |
| g8        | src5      | BUFGCE/O        | None       | BUFGCE_X0Y225 | X2Y9         | X2Y9  | n/a               |                 5 |           0 |            1975 |          n/a | n/a                                                                                                 | soc_top_u/bank1_station_u/rff_s2b_rstn_reg[0]_bufg_place/O                                                        | soc_top_u/bank1_station_u/bank1_station_u__out_s2b_rstn                                  |
| g9        | src6      | BUFGCE/O        | None       | BUFGCE_X0Y205 | X2Y8         | X2Y8  | n/a               |                 5 |           0 |            1971 |          n/a | n/a                                                                                                 | soc_top_u/bank2_station_u/rff_s2b_rstn_reg[0]_bufg_place/O                                                        | soc_top_u/bank2_station_u/out_s2b_rstn                                                   |
| g10       | src7      | BUFGCE/O        | None       | BUFGCE_X0Y204 | X2Y8         | X2Y8  | n/a               |                 5 |           0 |            1970 |          n/a | n/a                                                                                                 | soc_top_u/bank3_station_u/rff_s2b_rstn_reg[0]_bufg_place/O                                                        | soc_top_u/bank3_station_u/bank3_station_u__out_s2b_rstn                                  |
| g11       | src8      | BUFGCE/O        | None       | BUFGCE_X1Y196 | X4Y8         | X4Y8  | n/a               |                12 |           0 |            2722 |          n/a | n/a                                                                                                 | soc_top_u/vp0_station_u/rff_s2b_rstn_reg[0]_bufg_place/O                                                          | soc_top_u/vp0_station_u/dft_vp0_rstn_mux_u__din0                                         |
| g12       | src9      | BUFGCE/O        | None       | BUFGCE_X0Y79  | X2Y3         | X2Y3  | n/a               |                 8 |           0 |            2720 |          n/a | n/a                                                                                                 | soc_top_u/vp1_station_u/rff_s2b_rstn_reg[0]_bufg_place/O                                                          | soc_top_u/vp1_station_u/dft_vp1_rstn_mux_u__din0                                         |
| g13       | src10     | BUFGCE/O        | None       | BUFGCE_X0Y51  | X2Y2         | X2Y2  | n/a               |                 7 |           0 |            2720 |          n/a | n/a                                                                                                 | soc_top_u/vp2_station_u/rff_s2b_rstn_reg[0]_bufg_place/O                                                          | soc_top_u/vp2_station_u/dft_vp2_rstn_mux_u__din0                                         |
| g14       | src11     | BUFGCE/O        | None       | BUFGCE_X0Y174 | X2Y7         | X2Y7  | n/a               |                 8 |           0 |            2722 |          n/a | n/a                                                                                                 | soc_top_u/vp3_station_u/rff_s2b_rstn_reg[0]_bufg_place/O                                                          | soc_top_u/vp3_station_u/dft_vp3_rstn_mux_u__din0                                         |
+-----------+-----------+-----------------+------------+---------------+--------------+-------+-------------------+-------------------+-------------+-----------------+--------------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


3. Global Clock Source Details
------------------------------

+-----------+-----------+--------------------+------------+------------------+--------------+-------------+-----------------+---------------------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+
| Source Id | Global Id | Driver Type/Pin    | Constraint | Site             | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock                                                                                        | Driver Pin                                                                                                                    | Net                                                                                                             |
+-----------+-----------+--------------------+------------+------------------+--------------+-------------+-----------------+---------------------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+
| src0      | g1        | MMCME4_ADV/CLKOUT0 | MMCM_X1Y13 | MMCM_X1Y13       | X4Y13        |           1 |               0 |               3.333 | mmcm_clkout0                                                                                        | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0                                          | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0                                                   |
| src0      | g0        | MMCME4_ADV/CLKOUT1 | MMCM_X1Y13 | MMCM_X1Y13       | X4Y13        |           1 |               0 |              83.333 | mmcm_clkout1                                                                                        | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1                                          | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1                                                   |
| src0      | g2        | MMCME4_ADV/CLKOUT5 | MMCM_X1Y13 | MMCM_X1Y13       | X4Y13        |           1 |               0 |              13.333 | mmcm_clkout5                                                                                        | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5                                          | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5                                                   |
| src0      | g3        | MMCME4_ADV/CLKOUT6 | MMCM_X1Y13 | MMCM_X1Y13       | X4Y13        |           1 |               0 |               6.667 | mmcm_clkout6                                                                                        | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6                                          | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout6                                                   |
| src1      | g4        | BSCANE2/TCK        | None       | CONFIG_SITE_X0Y1 | X5Y6         |           1 |               0 |              50.000 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs                                            |
| src2      | g5        | IBUFCTRL/O         | IOB_X1Y650 | IOB_X1Y650       | X4Y12        |           1 |               1 |               4.000 | c0_sys_clk_p                                                                                        | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/O |
| src3      | g6        | FDRE/Q             | None       | SLICE_X30Y545    | X0Y9         |           1 |               0 |                     |                                                                                                     | soc_top_u/bank0_rstn_sync_u/rstn_out_reg_bufg_rep/Q                                                                           | soc_top_u/bank0_rstn_sync_u/dft_vp3_clk_in_u__rstn_bufg_place_bufg_rep                                          |
| src4      | g7        | FDRE/Q             | None       | SLICE_X47Y492    | X1Y8         |           1 |               0 |                     |                                                                                                     | soc_top_u/bank0_station_u/rff_s2b_rstn_reg[0]_bufg_rep/Q                                                                      | soc_top_u/bank0_station_u/out_s2b_rstn_bufg_place_bufg_rep                                                      |
| src5      | g8        | FDRE/Q             | None       | SLICE_X46Y537    | X1Y8         |           1 |               0 |                     |                                                                                                     | soc_top_u/bank1_station_u/rff_s2b_rstn_reg[0]_bufg_rep/Q                                                                      | soc_top_u/bank1_station_u/bank1_station_u__out_s2b_rstn_bufg_place_bufg_rep                                     |
| src6      | g9        | FDRE/Q             | None       | SLICE_X54Y480    | X1Y8         |           1 |               0 |                     |                                                                                                     | soc_top_u/bank2_station_u/rff_s2b_rstn_reg[0]_bufg_rep/Q                                                                      | soc_top_u/bank2_station_u/out_s2b_rstn_bufg_place_bufg_rep                                                      |
| src7      | g10       | FDRE/Q             | None       | SLICE_X51Y473    | X1Y7         |           1 |               0 |                     |                                                                                                     | soc_top_u/bank3_station_u/rff_s2b_rstn_reg[0]_bufg_rep/Q                                                                      | soc_top_u/bank3_station_u/bank3_station_u__out_s2b_rstn_bufg_place_bufg_rep                                     |
| src8      | g11       | FDRE/Q             | None       | SLICE_X114Y486   | X4Y8         |           1 |               0 |                     |                                                                                                     | soc_top_u/vp0_station_u/rff_s2b_rstn_reg[0]_bufg_rep/Q                                                                        | soc_top_u/vp0_station_u/dft_vp0_rstn_mux_u__din0_bufg_place_bufg_rep                                            |
| src9      | g12       | FDRE/Q             | None       | SLICE_X54Y193    | X1Y3         |           1 |               0 |                     |                                                                                                     | soc_top_u/vp1_station_u/rff_s2b_rstn_reg[0]_bufg_rep/Q                                                                        | soc_top_u/vp1_station_u/dft_vp1_rstn_mux_u__din0_bufg_place_bufg_rep                                            |
| src10     | g13       | FDRE/Q             | None       | SLICE_X59Y118    | X2Y1         |           1 |               0 |                     |                                                                                                     | soc_top_u/vp2_station_u/rff_s2b_rstn_reg[0]_bufg_rep/Q                                                                        | soc_top_u/vp2_station_u/dft_vp2_rstn_mux_u__din0_bufg_place_bufg_rep                                            |
| src11     | g14       | FDRE/Q             | None       | SLICE_X51Y421    | X1Y7         |           1 |               0 |                     |                                                                                                     | soc_top_u/vp3_station_u/rff_s2b_rstn_reg[0]_bufg_rep/Q                                                                        | soc_top_u/vp3_station_u/dft_vp3_rstn_mux_u__din0_bufg_place_bufg_rep                                            |
+-----------+-----------+--------------------+------------+------------------+--------------+-------------+-----------------+---------------------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


4. Clock Regions : Clock Primitives
-----------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |    BUFGCE    |  BUFGCE_DIV  |   BUFGCTRL   |    BUFG_GT   |     MMCM     |      PLL     |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    1 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y0              |    1 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y0              |    2 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y0              |    1 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y0              |    0 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y0              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y1              |    1 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y1              |    1 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y1              |    3 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y1              |    1 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y1              |    0 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y1              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y2              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y2              |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y2              |    4 |    24 |    1 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y2              |    1 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y2              |    1 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y2              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y3              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y3              |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y3              |    4 |    24 |    1 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y3              |    1 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y3              |    1 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y3              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y4              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y4              |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y4              |    4 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y4              |    1 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y4              |    1 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y4              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y5              |    1 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y5              |    1 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y5              |    5 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y5              |    1 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y5              |    0 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y5              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y6              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y6              |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y6              |    6 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y6              |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y6              |    3 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y6              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y7              |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y7              |    4 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y7              |   10 |    24 |    1 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y7              |    5 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y7              |    4 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y7              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y8              |    4 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y8              |   10 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y8              |   12 |    24 |    3 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y8              |    6 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y8              |    4 |    24 |    2 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y8              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y9              |    4 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y9              |    4 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y9              |    7 |    24 |    2 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y9              |    5 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y9              |    4 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y9              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y10             |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y10             |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y10             |    2 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y10             |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y10             |    1 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y10             |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y11             |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y11             |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y11             |    2 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y11             |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y11             |    2 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y11             |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y12             |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y12             |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y12             |    2 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y12             |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y12             |    5 |    24 |    1 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y12             |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y13             |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y13             |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y13             |    2 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y13             |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y13             |    5 |    24 |    4 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    1 |     1 |    0 |     2 |
| X5Y13             |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y14             |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y14             |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y14             |    1 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y14             |    1 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y14             |    4 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y14             |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* Global Clock column represents track count; while other columns represents cell counts


5. Clock Regions : Load Primitives
----------------------------------

+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
|                   |   Global Clock   |        FF        |      LUTRAM      |  Block RAM (18K) |       URAM       |        DSP       |        GT        |      HARD IP     |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| Clock Region Name | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| X0Y0              |      1 |      24 |    127 |   27840 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y0              |      1 |      24 |   1116 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y0              |      2 |      24 |   3264 |   29760 |      0 |    6720 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y0              |      1 |      24 |   1933 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y0              |      0 |      24 |      0 |   26880 |      0 |    6240 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y0              |      0 |      24 |      0 |   24000 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y1              |      1 |      24 |   1711 |   29760 |      2 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y1              |      1 |      24 |   1911 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y1              |      3 |      24 |   5627 |   31680 |      0 |    7680 |      1 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y1              |      1 |      24 |   3676 |   23040 |      4 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y1              |      0 |      24 |      0 |   28800 |      0 |    7200 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y1              |      0 |      24 |      0 |   25920 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y2              |      2 |      24 |   5052 |   29760 |    134 |    7680 |      0 |      72 |      0 |       0 |     16 |     120 |      0 |       4 |      0 |       1 |
| X1Y2              |      3 |      24 |   3495 |   23040 |    441 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y2              |      4 |      24 |    969 |   31680 |      4 |    7680 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y2              |      1 |      24 |     22 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y2              |      1 |      24 |     14 |   28800 |      0 |    7200 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y2              |      0 |      24 |      0 |   25920 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y3              |      2 |      24 |   1349 |   29760 |    262 |    7680 |      0 |      72 |      0 |       0 |     16 |     120 |      0 |       4 |      0 |       1 |
| X1Y3              |      3 |      24 |   3290 |   23040 |    390 |    6240 |      1 |      24 |      0 |      16 |     16 |      72 |      0 |       0 |      0 |       0 |
| X2Y3              |      4 |      24 |   4036 |   31680 |   1210 |    7680 |      2 |      72 |      0 |      16 |     48 |      72 |      0 |       0 |      0 |       0 |
| X3Y3              |      1 |      24 |     35 |   23040 |     11 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y3              |      1 |      24 |    390 |   28800 |      0 |    7200 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y3              |      0 |      24 |      0 |   25920 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y4              |      2 |      24 |    400 |   27840 |      0 |    6720 |      7 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y4              |      3 |      24 |   3526 |   21120 |      0 |    5280 |      9 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y4              |      4 |      24 |   6202 |   29760 |      0 |    6720 |     18 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y4              |      1 |      24 |      7 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y4              |      1 |      24 |    512 |   26880 |      0 |    6240 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y4              |      0 |      24 |      0 |   24000 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y5              |      1 |      24 |   2641 |   27840 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y5              |      1 |      24 |   7264 |   21120 |   1229 |    5280 |      4 |      24 |      0 |      16 |     48 |      72 |      0 |       0 |      0 |       0 |
| X2Y5              |      5 |      24 |   8204 |   29760 |      0 |    6720 |     20 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y5              |      1 |      24 |   5350 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y5              |      0 |      24 |      0 |   26880 |      0 |    6240 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y5              |      0 |      24 |      0 |   24000 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y6              |      2 |      24 |   3091 |   29760 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y6              |      3 |      24 |   6052 |   23040 |      0 |    6240 |      7 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y6              |      6 |      24 |   8185 |   31680 |      0 |    7680 |     42 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y6              |      3 |      24 |   5482 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y6              |      3 |      24 |    300 |   28800 |      0 |    7200 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y6              |      2 |      24 |    289 |   25920 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y7              |      3 |      24 |   4377 |   29760 |      0 |    7680 |      5 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y7              |      4 |      24 |   6906 |   23040 |      0 |    6240 |     20 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y7              |     10 |      24 |  10719 |   31680 |      0 |    7680 |     55 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y7              |      5 |      24 |   6239 |   23040 |      0 |    6240 |     14 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y7              |      4 |      24 |   4493 |   28800 |      0 |    7200 |     18 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y7              |      2 |      24 |   2366 |   25920 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y8              |      4 |      24 |   8038 |   29760 |    116 |    7680 |      4 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y8              |     10 |      24 |   7405 |   23040 |      0 |    6240 |     19 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y8              |     12 |      24 |  11094 |   31680 |      0 |    7680 |     65 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y8              |      6 |      24 |   8047 |   23040 |      0 |    6240 |      4 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y8              |      4 |      24 |   4282 |   28800 |    723 |    7200 |      5 |      48 |      0 |      16 |     32 |      72 |      0 |       0 |      0 |       0 |
| X5Y8              |      2 |      24 |   3117 |   25920 |    504 |    6720 |      0 |      48 |      0 |       0 |     16 |      48 |      0 |       4 |      0 |       1 |
| X0Y9              |      4 |      24 |   9091 |   27840 |    100 |    6720 |     40 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y9              |      4 |      24 |   6183 |   21120 |      0 |    5280 |     24 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y9              |      7 |      24 |   9391 |   29760 |      0 |    6720 |      4 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y9              |      5 |      24 |   6946 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y9              |      4 |      24 |   1353 |   26880 |      0 |    6240 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y9              |      2 |      24 |   5150 |   24000 |      2 |    5760 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y10             |      0 |      24 |      0 |   27840 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y10             |      0 |      24 |      0 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y10             |      2 |      24 |      0 |   29760 |      0 |    6720 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y10             |      2 |      24 |    173 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y10             |      1 |      24 |      0 |   26880 |      0 |    6240 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y10             |      0 |      24 |      0 |   24000 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y11             |      0 |      24 |      0 |   29760 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y11             |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y11             |      2 |      24 |      0 |   31680 |      0 |    7680 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y11             |      2 |      24 |    216 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y11             |      2 |      24 |     71 |   28800 |      0 |    7200 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y11             |      0 |      24 |      0 |   25920 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y12             |      0 |      24 |      0 |   29760 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y12             |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y12             |      2 |      24 |      0 |   31680 |      0 |    7680 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y12             |      3 |      24 |    968 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y12             |      5 |      24 |   8427 |   28800 |     18 |    7200 |     14 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y12             |      0 |      24 |      0 |   25920 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y13             |      0 |      24 |      0 |   29760 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y13             |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y13             |      2 |      24 |      0 |   31680 |      0 |    7680 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y13             |      3 |      24 |    610 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y13             |      5 |      24 |   9323 |   28800 |    417 |    7200 |     37 |      48 |      0 |      16 |      3 |      72 |      0 |       0 |      0 |       0 |
| X5Y13             |      0 |      24 |      0 |   25920 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y14             |      0 |      24 |      0 |   27840 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y14             |      0 |      24 |      0 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y14             |      1 |      24 |      0 |   29760 |      0 |    6720 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y14             |      1 |      24 |    316 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y14             |      4 |      24 |   4341 |   26880 |    180 |    6240 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y14             |      0 |      24 |      0 |   24000 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
* Global Clock column represents track count; while other columns represents cell counts


6. Clock Regions : Global Clock Summary
---------------------------------------

All Modules
+-----+----+----+----+----+----+----+
|     | X0 | X1 | X2 | X3 | X4 | X5 |
+-----+----+----+----+----+----+----+
| Y14 |  0 |  0 |  1 |  1 |  4 |  0 |
| Y13 |  0 |  0 |  1 |  2 |  4 |  0 |
| Y12 |  0 |  0 |  2 |  3 |  4 |  0 |
| Y11 |  0 |  0 |  1 |  2 |  2 |  0 |
| Y10 |  0 |  0 |  1 |  2 |  1 |  0 |
| Y9  |  4 |  4 |  7 |  5 |  4 |  2 |
| Y8  |  4 | 10 | 12 |  6 |  4 |  2 |
| Y7  |  3 |  4 |  8 |  5 |  4 |  2 |
| Y6  |  2 |  3 |  4 |  3 |  3 |  2 |
| Y5  |  1 |  1 |  3 |  1 |  0 |  0 |
| Y4  |  2 |  3 |  4 |  1 |  1 |  0 |
| Y3  |  2 |  3 |  4 |  1 |  1 |  0 |
| Y2  |  2 |  3 |  4 |  1 |  1 |  0 |
| Y1  |  1 |  1 |  3 |  1 |  0 |  0 |
| Y0  |  1 |  1 |  2 |  1 |  0 |  0 |
+-----+----+----+----+----+----+----+


7. Clock Regions : Routing Resource Utilization
-----------------------------------------------

All Modules
+-------------------+----------------------+----------------------+----------------------+----------------------+
|                   |        HROUTES       |        HDISTRS       |        VROUTES       |        VDISTRS       |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| Clock Region Name | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| X0Y0              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y0              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y0              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    2 |    24 |  8.33 |
| X3Y0              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y1              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y1              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y1              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    3 |    24 | 12.50 |
| X3Y1              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y2              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y2              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y2              |    1 |    24 |  4.17 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    4 |    24 | 16.67 |
| X3Y2              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y2              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y3              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y3              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y3              |    1 |    24 |  4.17 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    4 |    24 | 16.67 |
| X3Y3              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y3              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y4              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y4              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y4              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    4 |    24 | 16.67 |
| X3Y4              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y4              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y5              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y5              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y5              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    5 |    24 | 20.83 |
| X3Y5              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y6              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y6              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y6              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    6 |    24 | 25.00 |
| X3Y6              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y6              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    2 |    24 |  8.33 |
| X5Y6              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y7              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y7              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y7              |    0 |    24 |  0.00 |    8 |    24 | 33.33 |    1 |    24 |  4.17 |    8 |    24 | 33.33 |
| X3Y7              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y7              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    2 |    24 |  8.33 |
| X5Y7              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y8              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y8              |    0 |    24 |  0.00 |   10 |    24 | 41.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y8              |    0 |    24 |  0.00 |   12 |    24 | 50.00 |    1 |    24 |  4.17 |    8 |    24 | 33.33 |
| X3Y8              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y8              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    2 |    24 |  8.33 |
| X5Y8              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y9              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y9              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y9              |    1 |    24 |  4.17 |    7 |    24 | 29.17 |    1 |    24 |  4.17 |    4 |    24 | 16.67 |
| X3Y9              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y9              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y9              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y10             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y10             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y10             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    2 |    24 |  8.33 |    2 |    24 |  8.33 |
| X3Y10             |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y10             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X5Y10             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y11             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y11             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y11             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    2 |    24 |  8.33 |    2 |    24 |  8.33 |
| X3Y11             |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y11             |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X5Y11             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y12             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y12             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y12             |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    2 |    24 |  8.33 |    1 |    24 |  4.17 |
| X3Y12             |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y12             |    1 |    24 |  4.17 |    4 |    24 | 16.67 |    2 |    24 |  8.33 |    2 |    24 |  8.33 |
| X5Y12             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y13             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y13             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y13             |    2 |    24 |  8.33 |    1 |    24 |  4.17 |    2 |    24 |  8.33 |    1 |    24 |  4.17 |
| X3Y13             |    2 |    24 |  8.33 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y13             |    4 |    24 | 16.67 |    4 |    24 | 16.67 |    3 |    24 | 12.50 |    3 |    24 | 12.50 |
| X5Y13             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y14             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y14             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y14             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y14             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y14             |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y14             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+


8. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+--------------+-------------+----------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock        | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                              |
+-----------+-----------------+-------------------+--------------+-------------+----------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------+
| g0        | BUFGCE/O        | X4Y13             | mmcm_clkout1 |      83.333 | {0.000 41.667} | X2Y7     |      219422 |        0 |              0 |        0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/addn_ui_clkout1 |
+-----------+-----------------+-------------------+--------------+-------------+----------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+-------+-------+-----------+-------+-----------+-------+
|     | X0    | X1    | X2        | X3    | X4        | X5    |
+-----+-------+-------+-----------+-------+-----------+-------+
| Y14 |     0 |     0 |         0 |   316 |       715 |     0 |
| Y13 |     0 |     0 |         0 |   434 |  (D) 1794 |     0 |
| Y12 |     0 |     0 |         0 |   715 |       772 |     0 |
| Y11 |     0 |     0 |         0 |   196 |        53 |     0 |
| Y10 |     0 |     0 |         0 |   115 |         0 |     0 |
| Y9  |  8322 |  6195 |      9366 |  6369 |      1317 |  5152 |
| Y8  |  7992 |  7418 |     11099 |  8005 |      5041 |  3637 |
| Y7  |  4382 |  6923 | (R) 10747 |  6245 |      4468 |  2366 |
| Y6  |  3091 |  6056 |      8206 |  5482 |       299 |   130 |
| Y5  |  2641 |  8543 |      8214 |  5350 |         0 |     0 |
| Y4  |   407 |  3535 |      6220 |     7 |       512 |     0 |
| Y3  |  1627 |  3697 |      5296 |    46 |       390 |     0 |
| Y2  |  5202 |  3936 |       973 |    22 |        14 |     0 |
| Y1  |  1713 |  1911 |      5628 |  3680 |         0 |     0 |
| Y0  |   127 |  1116 |      3264 |  1933 |         0 |     0 |
+-----+-------+-------+-----------+-------+-----------+-------+


9. Device Cell Placement Summary for Global Clock g1
----------------------------------------------------

+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock        | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                   |
+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------+
| g1        | BUFGCE/O        | X4Y13             | mmcm_clkout0 |       3.333 | {0.000 1.667} | X4Y12    |       18245 |        0 |              3 |        0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |
+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+------+-----------+----+
|     | X0 | X1 | X2 | X3   | X4        | X5 |
+-----+----+----+----+------+-----------+----+
| Y14 |  0 |  0 |  0 |    0 |      3748 |  0 |
| Y13 |  0 |  0 |  0 |  176 |  (D) 6625 |  0 |
| Y12 |  0 |  0 |  0 |  253 |  (R) 7350 |  0 |
| Y11 |  0 |  0 |  0 |   20 |        18 |  0 |
| Y10 |  0 |  0 |  0 |   58 |         0 |  0 |
| Y9  |  0 |  0 |  0 |    0 |         0 |  0 |
| Y8  |  0 |  0 |  0 |    0 |         0 |  0 |
| Y7  |  0 |  0 |  0 |    0 |         0 |  0 |
| Y6  |  0 |  0 |  0 |    0 |         0 |  0 |
| Y5  |  0 |  0 |  0 |    0 |         0 |  0 |
| Y4  |  0 |  0 |  0 |    0 |         0 |  0 |
| Y3  |  0 |  0 |  0 |    0 |         0 |  0 |
| Y2  |  0 |  0 |  0 |    0 |         0 |  0 |
| Y1  |  0 |  0 |  0 |    0 |         0 |  0 |
| Y0  |  0 |  0 |  0 |    0 |         0 |  0 |
+-----+----+----+----+------+-----------+----+


10. Device Cell Placement Summary for Global Clock g2
-----------------------------------------------------

+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock        | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                      |
+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------+
| g2        | BUFGCE/O        | X4Y13             | mmcm_clkout5 |      13.333 | {0.000 6.667} | X2Y10    |        1788 |        0 |              0 |        0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/dbg_clk |
+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+------+----+-------+------+--------+----+
|     | X0   | X1 | X2    | X3   | X4     | X5 |
+-----+------+----+-------+------+--------+----+
| Y14 |    0 |  0 |     0 |    0 |      0 |  0 |
| Y13 |    0 |  0 |     0 |    0 |  (D) 0 |  0 |
| Y12 |    0 |  0 |     0 |    0 |    265 |  0 |
| Y11 |    0 |  0 |     0 |    0 |      0 |  0 |
| Y10 |    0 |  0 | (R) 0 |    0 |      0 |  0 |
| Y9  |  895 |  0 |     3 |  459 |      2 |  0 |
| Y8  |  164 |  0 |     0 |    0 |      0 |  0 |
| Y7  |    0 |  0 |     0 |    0 |      0 |  0 |
| Y6  |    0 |  0 |     0 |    0 |      0 |  0 |
| Y5  |    0 |  0 |     0 |    0 |      0 |  0 |
| Y4  |    0 |  0 |     0 |    0 |      0 |  0 |
| Y3  |    0 |  0 |     0 |    0 |      0 |  0 |
| Y2  |    0 |  0 |     0 |    0 |      0 |  0 |
| Y1  |    0 |  0 |     0 |    0 |      0 |  0 |
| Y0  |    0 |  0 |     0 |    0 |      0 |  0 |
+-----+------+----+-------+------+--------+----+


11. Device Cell Placement Summary for Global Clock g3
-----------------------------------------------------

+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock        | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                         |
+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------+
| g3        | BUFGCE/O        | X4Y13             | mmcm_clkout6 |       6.667 | {0.000 3.333} | X4Y12    |        1579 |        0 |              0 |        0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/c0_riu_clk |
+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+-----------+----+
|     | X0 | X1 | X2 | X3 | X4        | X5 |
+-----+----+----+----+----+-----------+----+
| Y14 |  0 |  0 |  0 |  0 |       101 |  0 |
| Y13 |  0 |  0 |  0 |  0 |  (D) 1369 |  0 |
| Y12 |  0 |  0 |  0 |  0 |   (R) 109 |  0 |
| Y11 |  0 |  0 |  0 |  0 |         0 |  0 |
| Y10 |  0 |  0 |  0 |  0 |         0 |  0 |
| Y9  |  0 |  0 |  0 |  0 |         0 |  0 |
| Y8  |  0 |  0 |  0 |  0 |         0 |  0 |
| Y7  |  0 |  0 |  0 |  0 |         0 |  0 |
| Y6  |  0 |  0 |  0 |  0 |         0 |  0 |
| Y5  |  0 |  0 |  0 |  0 |         0 |  0 |
| Y4  |  0 |  0 |  0 |  0 |         0 |  0 |
| Y3  |  0 |  0 |  0 |  0 |         0 |  0 |
| Y2  |  0 |  0 |  0 |  0 |         0 |  0 |
| Y1  |  0 |  0 |  0 |  0 |         0 |  0 |
| Y0  |  0 |  0 |  0 |  0 |         0 |  0 |
+-----+----+----+----+----+-----------+----+


12. Device Cell Placement Summary for Global Clock g4
-----------------------------------------------------

+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                               | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                    |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------+
| g4        | BUFGCE/O        | X4Y8              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK |      50.000 | {0.000 25.000} | X4Y8     |         462 |        0 |              0 |        0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+-----+------+-----------+------+
|     | X0 | X1 | X2  | X3   | X4        | X5   |
+-----+----+----+-----+------+-----------+------+
| Y14 |  0 |  0 |   0 |    0 |         0 |    0 |
| Y13 |  0 |  0 |   0 |    0 |         0 |    0 |
| Y12 |  0 |  0 |   0 |    0 |         0 |    0 |
| Y11 |  0 |  0 |   0 |    0 |         0 |    0 |
| Y10 |  0 |  0 |   0 |    0 |         0 |    0 |
| Y9  |  0 |  0 |  24 |  118 |        34 |    0 |
| Y8  |  0 |  0 |  33 |   44 | (R) (D) 0 |    0 |
| Y7  |  0 |  0 |   6 |    1 |        42 |    0 |
| Y6  |  0 |  0 |   0 |    0 |         1 |  159 |
| Y5  |  0 |  0 |   0 |    0 |         0 |    0 |
| Y4  |  0 |  0 |   0 |    0 |         0 |    0 |
| Y3  |  0 |  0 |   0 |    0 |         0 |    0 |
| Y2  |  0 |  0 |   0 |    0 |         0 |    0 |
| Y1  |  0 |  0 |   0 |    0 |         0 |    0 |
| Y0  |  0 |  0 |   0 |    0 |         0 |    0 |
+-----+----+----+-----+------+-----------+------+


13. Device Cell Placement Summary for Global Clock g5
-----------------------------------------------------

+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock        | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                      |
+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------+
| g5        | BUFGCE/O        | X4Y12             | c0_sys_clk_p |       4.000 | {0.000 2.000} | X4Y13    |          17 |        0 |              1 |        0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/xlnx_opt_ |
+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+--------+----+
|     | X0 | X1 | X2 | X3 | X4     | X5 |
+-----+----+----+----+----+--------+----+
| Y14 |  0 |  0 |  0 |  0 |      6 |  0 |
| Y13 |  0 |  0 |  0 |  0 | (R) 12 |  0 |
| Y12 |  0 |  0 |  0 |  0 |  (D) 0 |  0 |
| Y11 |  0 |  0 |  0 |  0 |      0 |  0 |
| Y10 |  0 |  0 |  0 |  0 |      0 |  0 |
| Y9  |  0 |  0 |  0 |  0 |      0 |  0 |
| Y8  |  0 |  0 |  0 |  0 |      0 |  0 |
| Y7  |  0 |  0 |  0 |  0 |      0 |  0 |
| Y6  |  0 |  0 |  0 |  0 |      0 |  0 |
| Y5  |  0 |  0 |  0 |  0 |      0 |  0 |
| Y4  |  0 |  0 |  0 |  0 |      0 |  0 |
| Y3  |  0 |  0 |  0 |  0 |      0 |  0 |
| Y2  |  0 |  0 |  0 |  0 |      0 |  0 |
| Y1  |  0 |  0 |  0 |  0 |      0 |  0 |
| Y0  |  0 |  0 |  0 |  0 |      0 |  0 |
+-----+----+----+----+----+--------+----+


14. Device Cell Placement Summary for Global Clock g6
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------+
| g6        | BUFGCE/O        | X2Y9              |       |             |               | X2Y9     |       10743 |        0 |              0 |        0 | soc_top_u/bank0_rstn_sync_u/dft_vp3_clk_in_u__rstn |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+-------+-------+--------------+------+------+----+
|     | X0    | X1    | X2           | X3   | X4   | X5 |
+-----+-------+-------+--------------+------+------+----+
| Y14 |     0 |     0 |            0 |    0 |    0 |  0 |
| Y13 |     0 |     0 |            0 |    0 |    0 |  0 |
| Y12 |     0 |     0 |            0 |    0 |    0 |  0 |
| Y11 |     0 |     0 |            0 |    0 |    0 |  0 |
| Y10 |     0 |     0 |            0 |    0 |    0 |  0 |
| Y9  |   468 |   166 | (R) (D) 1881 |  457 |    0 |  0 |
| Y8  |  1365 |  1444 |          634 |  317 |  299 |  0 |
| Y7  |   489 |   344 |          180 |   16 |  245 |  0 |
| Y6  |     0 |   556 |           21 |  274 |    0 |  0 |
| Y5  |     0 |     0 |           17 |    0 |    0 |  0 |
| Y4  |     0 |    65 |          478 |    0 |    0 |  0 |
| Y3  |     0 |   497 |           33 |    0 |    0 |  0 |
| Y2  |     0 |     2 |            1 |    0 |    0 |  0 |
| Y1  |     0 |     0 |          494 |    0 |    0 |  0 |
| Y0  |     0 |     0 |            0 |    0 |    0 |  0 |
+-----+-------+-------+--------------+------+------+----+


15. Device Cell Placement Summary for Global Clock g7
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                    |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------+
| g7        | BUFGCE/O        | X2Y8              |       |             |               | X2Y8     |        1975 |        0 |              0 |        0 | soc_top_u/bank0_station_u/out_s2b_rstn |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+--------------+------+----+----+
|     | X0 | X1 | X2           | X3   | X4 | X5 |
+-----+----+----+--------------+------+----+----+
| Y14 |  0 |  0 |            0 |    0 |  0 |  0 |
| Y13 |  0 |  0 |            0 |    0 |  0 |  0 |
| Y12 |  0 |  0 |            0 |    0 |  0 |  0 |
| Y11 |  0 |  0 |            0 |    0 |  0 |  0 |
| Y10 |  0 |  0 |            0 |    0 |  0 |  0 |
| Y9  |  0 |  0 |            0 |    0 |  0 |  0 |
| Y8  |  0 |  2 | (R) (D) 1217 |  710 |  0 |  0 |
| Y7  |  0 |  0 |           46 |    0 |  0 |  0 |
| Y6  |  0 |  0 |            0 |    0 |  0 |  0 |
| Y5  |  0 |  0 |            0 |    0 |  0 |  0 |
| Y4  |  0 |  0 |            0 |    0 |  0 |  0 |
| Y3  |  0 |  0 |            0 |    0 |  0 |  0 |
| Y2  |  0 |  0 |            0 |    0 |  0 |  0 |
| Y1  |  0 |  0 |            0 |    0 |  0 |  0 |
| Y0  |  0 |  0 |            0 |    0 |  0 |  0 |
+-----+----+----+--------------+------+----+----+


16. Device Cell Placement Summary for Global Clock g8
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                     |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------+
| g8        | BUFGCE/O        | X2Y9              |       |             |               | X2Y9     |        1975 |        0 |              0 |        0 | soc_top_u/bank1_station_u/bank1_station_u__out_s2b_rstn |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+-----+-------+-------------+----+----+----+
|     | X0  | X1    | X2          | X3 | X4 | X5 |
+-----+-----+-------+-------------+----+----+----+
| Y14 |   0 |     0 |           0 |  0 |  0 |  0 |
| Y13 |   0 |     0 |           0 |  0 |  0 |  0 |
| Y12 |   0 |     0 |           0 |  0 |  0 |  0 |
| Y11 |   0 |     0 |           0 |  0 |  0 |  0 |
| Y10 |   0 |     0 |           0 |  0 |  0 |  0 |
| Y9  |  62 |  1249 | (R) (D) 269 |  0 |  0 |  0 |
| Y8  |   0 |    76 |         319 |  0 |  0 |  0 |
| Y7  |   0 |     0 |           0 |  0 |  0 |  0 |
| Y6  |   0 |     0 |           0 |  0 |  0 |  0 |
| Y5  |   0 |     0 |           0 |  0 |  0 |  0 |
| Y4  |   0 |     0 |           0 |  0 |  0 |  0 |
| Y3  |   0 |     0 |           0 |  0 |  0 |  0 |
| Y2  |   0 |     0 |           0 |  0 |  0 |  0 |
| Y1  |   0 |     0 |           0 |  0 |  0 |  0 |
| Y0  |   0 |     0 |           0 |  0 |  0 |  0 |
+-----+-----+-------+-------------+----+----+----+


17. Device Cell Placement Summary for Global Clock g9
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                    |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------+
| g9        | BUFGCE/O        | X2Y8              |       |             |               | X2Y8     |        1971 |        0 |              0 |        0 | soc_top_u/bank2_station_u/out_s2b_rstn |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+-------------+------+----+----+
|     | X0 | X1 | X2          | X3   | X4 | X5 |
+-----+----+----+-------------+------+----+----+
| Y14 |  0 |  0 |           0 |    0 |  0 |  0 |
| Y13 |  0 |  0 |           0 |    0 |  0 |  0 |
| Y12 |  0 |  0 |           0 |    0 |  0 |  0 |
| Y11 |  0 |  0 |           0 |    0 |  0 |  0 |
| Y10 |  0 |  0 |           0 |    0 |  0 |  0 |
| Y9  |  0 |  0 |           0 |    0 |  0 |  0 |
| Y8  |  0 |  2 | (R) (D) 238 |  164 |  0 |  0 |
| Y7  |  0 |  0 |         754 |  813 |  0 |  0 |
| Y6  |  0 |  0 |           0 |    0 |  0 |  0 |
| Y5  |  0 |  0 |           0 |    0 |  0 |  0 |
| Y4  |  0 |  0 |           0 |    0 |  0 |  0 |
| Y3  |  0 |  0 |           0 |    0 |  0 |  0 |
| Y2  |  0 |  0 |           0 |    0 |  0 |  0 |
| Y1  |  0 |  0 |           0 |    0 |  0 |  0 |
| Y0  |  0 |  0 |           0 |    0 |  0 |  0 |
+-----+----+----+-------------+------+----+----+


18. Device Cell Placement Summary for Global Clock g10
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                     |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------+
| g10       | BUFGCE/O        | X2Y8              |       |             |               | X2Y8     |        1970 |        0 |              0 |        0 | soc_top_u/bank3_station_u/bank3_station_u__out_s2b_rstn |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+------------+----+----+----+
|     | X0 | X1 | X2         | X3 | X4 | X5 |
+-----+----+----+------------+----+----+----+
| Y14 |  0 |  0 |          0 |  0 |  0 |  0 |
| Y13 |  0 |  0 |          0 |  0 |  0 |  0 |
| Y12 |  0 |  0 |          0 |  0 |  0 |  0 |
| Y11 |  0 |  0 |          0 |  0 |  0 |  0 |
| Y10 |  0 |  0 |          0 |  0 |  0 |  0 |
| Y9  |  0 |  0 |          0 |  0 |  0 |  0 |
| Y8  |  0 |  0 | (R) (D) 79 |  0 |  0 |  0 |
| Y7  |  0 |  4 |        608 |  0 |  0 |  0 |
| Y6  |  0 |  0 |        827 |  0 |  0 |  0 |
| Y5  |  0 |  0 |        452 |  0 |  0 |  0 |
| Y4  |  0 |  0 |          0 |  0 |  0 |  0 |
| Y3  |  0 |  0 |          0 |  0 |  0 |  0 |
| Y2  |  0 |  0 |          0 |  0 |  0 |  0 |
| Y1  |  0 |  0 |          0 |  0 |  0 |  0 |
| Y0  |  0 |  0 |          0 |  0 |  0 |  0 |
+-----+----+----+------------+----+----+----+


19. Device Cell Placement Summary for Global Clock g11
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                              |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------+
| g11       | BUFGCE/O        | X4Y8              |       |             |               | X4Y8     |        2722 |        0 |              0 |        0 | soc_top_u/vp0_station_u/dft_vp0_rstn_mux_u__din0 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+-----+--------------+------+
|     | X0 | X1 | X2 | X3  | X4           | X5   |
+-----+----+----+----+-----+--------------+------+
| Y14 |  0 |  0 |  0 |   0 |            0 |    0 |
| Y13 |  0 |  0 |  0 |   0 |            0 |    0 |
| Y12 |  0 |  0 |  0 |   0 |            0 |    0 |
| Y11 |  0 |  0 |  0 |   0 |            0 |    0 |
| Y10 |  0 |  0 |  0 |   0 |            0 |    0 |
| Y9  |  0 |  0 |  1 |   0 |          436 |   39 |
| Y8  |  0 |  1 |  0 |  30 | (R) (D) 1394 |  123 |
| Y7  |  0 |  0 |  4 |   4 |          608 |   77 |
| Y6  |  0 |  0 |  0 |   5 |            0 |    0 |
| Y5  |  0 |  0 |  0 |   0 |            0 |    0 |
| Y4  |  0 |  0 |  0 |   0 |            0 |    0 |
| Y3  |  0 |  0 |  0 |   0 |            0 |    0 |
| Y2  |  0 |  0 |  0 |   0 |            0 |    0 |
| Y1  |  0 |  0 |  0 |   0 |            0 |    0 |
| Y0  |  0 |  0 |  0 |   0 |            0 |    0 |
+-----+----+----+----+-----+--------------+------+


20. Device Cell Placement Summary for Global Clock g12
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                              |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------+
| g12       | BUFGCE/O        | X2Y3              |       |             |               | X2Y3     |        2720 |        0 |              0 |        0 | soc_top_u/vp1_station_u/dft_vp1_rstn_mux_u__din0 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+------+-------+-----------+----+----+----+
|     | X0   | X1    | X2        | X3 | X4 | X5 |
+-----+------+-------+-----------+----+----+----+
| Y14 |    0 |     0 |         0 |  0 |  0 |  0 |
| Y13 |    0 |     0 |         0 |  0 |  0 |  0 |
| Y12 |    0 |     0 |         0 |  0 |  0 |  0 |
| Y11 |    0 |     0 |         0 |  0 |  0 |  0 |
| Y10 |    0 |     0 |         0 |  0 |  0 |  0 |
| Y9  |    0 |     0 |         0 |  0 |  0 |  0 |
| Y8  |    0 |     1 |         0 |  0 |  0 |  0 |
| Y7  |    0 |     0 |         0 |  0 |  0 |  0 |
| Y6  |    0 |     0 |         0 |  0 |  0 |  0 |
| Y5  |    0 |     0 |         0 |  0 |  0 |  0 |
| Y4  |  248 |   207 |        31 |  0 |  0 |  0 |
| Y3  |  621 |  1207 | (R) (D) 0 |  0 |  0 |  0 |
| Y2  |  183 |   222 |         0 |  0 |  0 |  0 |
| Y1  |    0 |     0 |         0 |  0 |  0 |  0 |
| Y0  |    0 |     0 |         0 |  0 |  0 |  0 |
+-----+------+-------+-----------+----+----+----+


21. Device Cell Placement Summary for Global Clock g13
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                              |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------+
| g13       | BUFGCE/O        | X2Y2              |       |             |               | X2Y2     |        2720 |        0 |              0 |        0 | soc_top_u/vp2_station_u/dft_vp2_rstn_mux_u__din0 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+-------------+----+----+----+
|     | X0 | X1 | X2          | X3 | X4 | X5 |
+-----+----+----+-------------+----+----+----+
| Y14 |  0 |  0 |           0 |  0 |  0 |  0 |
| Y13 |  0 |  0 |           0 |  0 |  0 |  0 |
| Y12 |  0 |  0 |           0 |  0 |  0 |  0 |
| Y11 |  0 |  0 |           0 |  0 |  0 |  0 |
| Y10 |  0 |  0 |           0 |  0 |  0 |  0 |
| Y9  |  0 |  0 |           1 |  0 |  0 |  0 |
| Y8  |  0 |  1 |           0 |  0 |  0 |  0 |
| Y7  |  0 |  0 |           0 |  0 |  0 |  0 |
| Y6  |  0 |  0 |           0 |  0 |  0 |  0 |
| Y5  |  0 |  0 |           0 |  0 |  0 |  0 |
| Y4  |  0 |  0 |          35 |  0 |  0 |  0 |
| Y3  |  0 |  0 |         317 |  0 |  0 |  0 |
| Y2  |  0 |  0 | (R) (D) 794 |  0 |  0 |  0 |
| Y1  |  0 |  0 |        1241 |  0 |  0 |  0 |
| Y0  |  0 |  0 |         331 |  0 |  0 |  0 |
+-----+----+----+-------------+----+----+----+


22. Device Cell Placement Summary for Global Clock g14
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                              |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------+
| g14       | BUFGCE/O        | X2Y7              |       |             |               | X2Y7     |        2722 |        0 |              0 |        0 | soc_top_u/vp3_station_u/dft_vp3_rstn_mux_u__din0 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+------+-------+------------+----+----+----+
|     | X0   | X1    | X2         | X3 | X4 | X5 |
+-----+------+-------+------------+----+----+----+
| Y14 |    0 |     0 |          0 |  0 |  0 |  0 |
| Y13 |    0 |     0 |          0 |  0 |  0 |  0 |
| Y12 |    0 |     0 |          0 |  0 |  0 |  0 |
| Y11 |    0 |     0 |          0 |  0 |  0 |  0 |
| Y10 |    0 |     0 |          0 |  0 |  0 |  0 |
| Y9  |    0 |     0 |          0 |  0 |  0 |  0 |
| Y8  |   19 |     1 |          0 |  0 |  0 |  0 |
| Y7  |  661 |    74 | (R) (D) 13 |  0 |  0 |  0 |
| Y6  |  706 |  1247 |          1 |  0 |  0 |  0 |
| Y5  |    0 |     0 |          0 |  0 |  0 |  0 |
| Y4  |    0 |     0 |          0 |  0 |  0 |  0 |
| Y3  |    0 |     0 |          0 |  0 |  0 |  0 |
| Y2  |    0 |     0 |          0 |  0 |  0 |  0 |
| Y1  |    0 |     0 |          0 |  0 |  0 |  0 |
| Y0  |    0 |     0 |          0 |  0 |  0 |  0 |
+-----+------+-------+------------+----+----+----+


23. Clock Region Cell Placement per Global Clock: Region X0Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |         127 |               0 | 127 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/addn_ui_clkout1 |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


24. Clock Region Cell Placement per Global Clock: Region X1Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        1116 |               0 | 1116 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/addn_ui_clkout1 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


25. Clock Region Cell Placement per Global Clock: Region X2Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        3264 |               0 | 3264 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/addn_ui_clkout1 |
| g13       | 3     | BUFGCE/O        | None       |           0 |             331 |  331 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/vp2_station_u/dft_vp2_rstn_mux_u__din0                 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


26. Clock Region Cell Placement per Global Clock: Region X3Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        1933 |               0 | 1933 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/addn_ui_clkout1 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


27. Clock Region Cell Placement per Global Clock: Region X0Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        1713 |               0 | 1711 |      2 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/addn_ui_clkout1 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


28. Clock Region Cell Placement per Global Clock: Region X1Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        1911 |               0 | 1911 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/addn_ui_clkout1 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


29. Clock Region Cell Placement per Global Clock: Region X2Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        5628 |               0 | 5627 |      0 |    1 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/addn_ui_clkout1 |
| g6        | 1     | BUFGCE/O        | None       |           0 |             494 |  494 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/bank0_rstn_sync_u/dft_vp3_clk_in_u__rstn               |
| g13       | 3     | BUFGCE/O        | None       |           0 |            1241 | 1241 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/vp2_station_u/dft_vp2_rstn_mux_u__din0                 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


30. Clock Region Cell Placement per Global Clock: Region X3Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        3680 |               0 | 3676 |      4 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/addn_ui_clkout1 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


31. Clock Region Cell Placement per Global Clock: Region X0Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        5202 |               0 | 5052 |    134 |    0 |    0 |  16 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/addn_ui_clkout1 |
| g12       | 7     | BUFGCE/O        | None       |           0 |             183 |  183 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/vp1_station_u/dft_vp1_rstn_mux_u__din0                 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


32. Clock Region Cell Placement per Global Clock: Region X1Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        3936 |               0 | 3495 |    441 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/addn_ui_clkout1 |
| g6        | 1     | BUFGCE/O        | None       |           0 |               2 |    2 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/bank0_rstn_sync_u/dft_vp3_clk_in_u__rstn               |
| g12       | 7     | BUFGCE/O        | None       |           0 |             222 |  222 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/vp1_station_u/dft_vp1_rstn_mux_u__din0                 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


33. Clock Region Cell Placement per Global Clock: Region X2Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |         973 |               0 | 969 |      4 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/addn_ui_clkout1 |
| g6        | 1     | BUFGCE/O        | None       |           0 |               1 |   1 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/bank0_rstn_sync_u/dft_vp3_clk_in_u__rstn               |
| g12+      | 7     | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/vp1_station_u/dft_vp1_rstn_mux_u__din0                 |
| g13       | 3     | BUFGCE/O        | None       |           0 |             794 | 794 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/vp2_station_u/dft_vp2_rstn_mux_u__din0                 |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


34. Clock Region Cell Placement per Global Clock: Region X3Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |          22 |               0 | 22 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/addn_ui_clkout1 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


35. Clock Region Cell Placement per Global Clock: Region X4Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |          14 |               0 | 14 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/addn_ui_clkout1 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


36. Clock Region Cell Placement per Global Clock: Region X0Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        1627 |               0 | 1349 |    262 |    0 |    0 |  16 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/addn_ui_clkout1 |
| g12       | 7     | BUFGCE/O        | None       |           0 |             621 |  621 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/vp1_station_u/dft_vp1_rstn_mux_u__din0                 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


37. Clock Region Cell Placement per Global Clock: Region X1Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        3697 |               0 | 3290 |    390 |    1 |    0 |  16 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/addn_ui_clkout1 |
| g6        | 1     | BUFGCE/O        | None       |           0 |             497 |  497 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/bank0_rstn_sync_u/dft_vp3_clk_in_u__rstn               |
| g12       | 7     | BUFGCE/O        | None       |           0 |            1207 | 1207 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/vp1_station_u/dft_vp1_rstn_mux_u__din0                 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


38. Clock Region Cell Placement per Global Clock: Region X2Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        5296 |               0 | 4036 |   1210 |    2 |    0 |  48 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/addn_ui_clkout1 |
| g6        | 1     | BUFGCE/O        | None       |           0 |              33 |   33 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/bank0_rstn_sync_u/dft_vp3_clk_in_u__rstn               |
| g12+      | 7     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/vp1_station_u/dft_vp1_rstn_mux_u__din0                 |
| g13       | 3     | BUFGCE/O        | None       |           0 |             317 |  317 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/vp2_station_u/dft_vp2_rstn_mux_u__din0                 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


39. Clock Region Cell Placement per Global Clock: Region X3Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |          46 |               0 | 35 |     11 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/addn_ui_clkout1 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


40. Clock Region Cell Placement per Global Clock: Region X4Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |         390 |               0 | 390 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/addn_ui_clkout1 |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


41. Clock Region Cell Placement per Global Clock: Region X0Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |         407 |               0 | 400 |      0 |    7 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/addn_ui_clkout1 |
| g12       | 7     | BUFGCE/O        | None       |           0 |             248 | 248 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/vp1_station_u/dft_vp1_rstn_mux_u__din0                 |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


42. Clock Region Cell Placement per Global Clock: Region X1Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        3535 |               0 | 3526 |      0 |    9 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/addn_ui_clkout1 |
| g6        | 1     | BUFGCE/O        | None       |           0 |              65 |   65 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/bank0_rstn_sync_u/dft_vp3_clk_in_u__rstn               |
| g12       | 7     | BUFGCE/O        | None       |           0 |             207 |  207 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/vp1_station_u/dft_vp1_rstn_mux_u__din0                 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


43. Clock Region Cell Placement per Global Clock: Region X2Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        6220 |               0 | 6202 |      0 |   18 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/addn_ui_clkout1 |
| g6        | 1     | BUFGCE/O        | None       |           0 |             478 |  478 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/bank0_rstn_sync_u/dft_vp3_clk_in_u__rstn               |
| g12       | 7     | BUFGCE/O        | None       |           0 |              31 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/vp1_station_u/dft_vp1_rstn_mux_u__din0                 |
| g13       | 3     | BUFGCE/O        | None       |           0 |              35 |   35 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/vp2_station_u/dft_vp2_rstn_mux_u__din0                 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


44. Clock Region Cell Placement per Global Clock: Region X3Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |           7 |               0 |  7 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/addn_ui_clkout1 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


45. Clock Region Cell Placement per Global Clock: Region X4Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |         512 |               0 | 512 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/addn_ui_clkout1 |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


46. Clock Region Cell Placement per Global Clock: Region X0Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        2641 |               0 | 2641 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/addn_ui_clkout1 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


47. Clock Region Cell Placement per Global Clock: Region X1Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        8543 |               0 | 7264 |   1229 |    2 |    0 |  48 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/addn_ui_clkout1 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


48. Clock Region Cell Placement per Global Clock: Region X2Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        8214 |               0 | 8204 |      0 |   10 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/addn_ui_clkout1 |
| g6        | 1     | BUFGCE/O        | None       |           0 |              17 |   17 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/bank0_rstn_sync_u/dft_vp3_clk_in_u__rstn               |
| g10       | 12    | BUFGCE/O        | None       |           0 |             452 |  452 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/bank3_station_u/bank3_station_u__out_s2b_rstn          |
| g12+      | 7     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/vp1_station_u/dft_vp1_rstn_mux_u__din0                 |
| g13+      | 3     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/vp2_station_u/dft_vp2_rstn_mux_u__din0                 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


49. Clock Region Cell Placement per Global Clock: Region X3Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        5350 |               0 | 5350 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/addn_ui_clkout1 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


50. Clock Region Cell Placement per Global Clock: Region X0Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        3091 |               0 | 3091 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/addn_ui_clkout1 |
| g14       | 6     | BUFGCE/O        | None       |           0 |             706 |  706 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/vp3_station_u/dft_vp3_rstn_mux_u__din0                 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


51. Clock Region Cell Placement per Global Clock: Region X1Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        6056 |               0 | 6052 |      0 |    4 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/addn_ui_clkout1 |
| g6        | 1     | BUFGCE/O        | None       |           0 |             556 |  556 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/bank0_rstn_sync_u/dft_vp3_clk_in_u__rstn               |
| g14       | 6     | BUFGCE/O        | None       |           0 |            1247 | 1247 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/vp3_station_u/dft_vp3_rstn_mux_u__din0                 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


52. Clock Region Cell Placement per Global Clock: Region X2Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        8206 |               0 | 8185 |      0 |   21 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/addn_ui_clkout1 |
| g6        | 1     | BUFGCE/O        | None       |           0 |              21 |   21 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/bank0_rstn_sync_u/dft_vp3_clk_in_u__rstn               |
| g10       | 12    | BUFGCE/O        | None       |           0 |             827 |  827 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/bank3_station_u/bank3_station_u__out_s2b_rstn          |
| g12+      | 7     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/vp1_station_u/dft_vp1_rstn_mux_u__din0                 |
| g13+      | 3     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/vp2_station_u/dft_vp2_rstn_mux_u__din0                 |
| g14       | 6     | BUFGCE/O        | None       |           0 |               1 |    1 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/vp3_station_u/dft_vp3_rstn_mux_u__din0                 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


53. Clock Region Cell Placement per Global Clock: Region X3Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        5482 |               0 | 5482 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/addn_ui_clkout1 |
| g6        | 1     | BUFGCE/O        | None       |           0 |             274 |  274 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/bank0_rstn_sync_u/dft_vp3_clk_in_u__rstn               |
| g11       | 4     | BUFGCE/O        | None       |           0 |               5 |    5 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/vp0_station_u/dft_vp0_rstn_mux_u__din0                 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


54. Clock Region Cell Placement per Global Clock: Region X4Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |         299 |               0 | 299 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/addn_ui_clkout1 |
| g4        | 14    | BUFGCE/O        | None       |           1 |               0 |   1 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           |
| g11+      | 4     | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/vp0_station_u/dft_vp0_rstn_mux_u__din0                 |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


55. Clock Region Cell Placement per Global Clock: Region X5Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |         130 |               0 | 130 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/addn_ui_clkout1 |
| g4        | 14    | BUFGCE/O        | None       |         159 |               0 | 159 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


56. Clock Region Cell Placement per Global Clock: Region X0Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        4382 |               0 | 4377 |      0 |    5 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/addn_ui_clkout1 |
| g6        | 1     | BUFGCE/O        | None       |           0 |             489 |  489 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/bank0_rstn_sync_u/dft_vp3_clk_in_u__rstn               |
| g14       | 6     | BUFGCE/O        | None       |           0 |             661 |  661 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/vp3_station_u/dft_vp3_rstn_mux_u__din0                 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


57. Clock Region Cell Placement per Global Clock: Region X1Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        6923 |               0 | 6906 |      0 |   17 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/addn_ui_clkout1 |
| g6        | 1     | BUFGCE/O        | None       |           0 |             344 |  344 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/bank0_rstn_sync_u/dft_vp3_clk_in_u__rstn               |
| g10       | 12    | BUFGCE/O        | None       |           0 |               4 |    4 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/bank3_station_u/bank3_station_u__out_s2b_rstn          |
| g14       | 6     | BUFGCE/O        | None       |           0 |              74 |   74 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/vp3_station_u/dft_vp3_rstn_mux_u__din0                 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


58. Clock Region Cell Placement per Global Clock: Region X2Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |       10747 |               0 | 10713 |      0 |   34 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/addn_ui_clkout1 |
| g4        | 14    | BUFGCE/O        | None       |           6 |               0 |     6 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           |
| g6        | 1     | BUFGCE/O        | None       |           0 |             180 |   180 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/bank0_rstn_sync_u/dft_vp3_clk_in_u__rstn               |
| g7        | 10    | BUFGCE/O        | None       |           0 |              46 |    46 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/bank0_station_u/out_s2b_rstn                           |
| g9        | 13    | BUFGCE/O        | None       |           0 |             754 |   754 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/bank2_station_u/out_s2b_rstn                           |
| g10       | 12    | BUFGCE/O        | None       |           0 |             608 |   608 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/bank3_station_u/bank3_station_u__out_s2b_rstn          |
| g11       | 4     | BUFGCE/O        | None       |           0 |               4 |     4 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/vp0_station_u/dft_vp0_rstn_mux_u__din0                 |
| g12+      | 7     | BUFGCE/O        | None       |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/vp1_station_u/dft_vp1_rstn_mux_u__din0                 |
| g13+      | 3     | BUFGCE/O        | None       |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/vp2_station_u/dft_vp2_rstn_mux_u__din0                 |
| g14       | 6     | BUFGCE/O        | None       |           0 |              13 |    13 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/vp3_station_u/dft_vp3_rstn_mux_u__din0                 |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


59. Clock Region Cell Placement per Global Clock: Region X3Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        6245 |               0 | 6238 |      0 |    7 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/addn_ui_clkout1 |
| g4        | 14    | BUFGCE/O        | None       |           1 |               0 |    1 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           |
| g6        | 1     | BUFGCE/O        | None       |           0 |              16 |   16 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/bank0_rstn_sync_u/dft_vp3_clk_in_u__rstn               |
| g9        | 13    | BUFGCE/O        | None       |           0 |             813 |  813 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/bank2_station_u/out_s2b_rstn                           |
| g11       | 4     | BUFGCE/O        | None       |           0 |               4 |    4 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/vp0_station_u/dft_vp0_rstn_mux_u__din0                 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


60. Clock Region Cell Placement per Global Clock: Region X4Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        4468 |               0 | 4451 |      0 |   17 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/addn_ui_clkout1 |
| g4        | 14    | BUFGCE/O        | None       |          42 |               0 |   42 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           |
| g6        | 1     | BUFGCE/O        | None       |           0 |             245 |  245 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/bank0_rstn_sync_u/dft_vp3_clk_in_u__rstn               |
| g11       | 4     | BUFGCE/O        | None       |           0 |             608 |  608 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/vp0_station_u/dft_vp0_rstn_mux_u__din0                 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


61. Clock Region Cell Placement per Global Clock: Region X5Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        2366 |               0 | 2366 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/addn_ui_clkout1 |
| g11       | 4     | BUFGCE/O        | None       |           0 |              77 |   77 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/vp0_station_u/dft_vp0_rstn_mux_u__din0                 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


62. Clock Region Cell Placement per Global Clock: Region X0Y8
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        7992 |               0 | 7874 |    116 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/addn_ui_clkout1 |
| g2        | 8     | BUFGCE/O        | None       |         164 |               0 |  164 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/dbg_clk         |
| g6        | 1     | BUFGCE/O        | None       |           0 |            1365 | 1365 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/bank0_rstn_sync_u/dft_vp3_clk_in_u__rstn               |
| g14       | 6     | BUFGCE/O        | None       |           0 |              19 |   19 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/vp3_station_u/dft_vp3_rstn_mux_u__din0                 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


63. Clock Region Cell Placement per Global Clock: Region X1Y8
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        7418 |               0 | 7405 |      0 |   13 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/addn_ui_clkout1 |
| g2+       | 8     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/dbg_clk         |
| g6        | 1     | BUFGCE/O        | None       |           0 |            1444 | 1444 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/bank0_rstn_sync_u/dft_vp3_clk_in_u__rstn               |
| g7        | 10    | BUFGCE/O        | None       |           0 |               2 |    2 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/bank0_station_u/out_s2b_rstn                           |
| g8        | 9     | BUFGCE/O        | None       |           0 |              76 |   76 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/bank1_station_u/bank1_station_u__out_s2b_rstn          |
| g9        | 13    | BUFGCE/O        | None       |           0 |               2 |    2 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/bank2_station_u/out_s2b_rstn                           |
| g11       | 4     | BUFGCE/O        | None       |           0 |               1 |    1 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/vp0_station_u/dft_vp0_rstn_mux_u__din0                 |
| g12       | 7     | BUFGCE/O        | None       |           0 |               1 |    1 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/vp1_station_u/dft_vp1_rstn_mux_u__din0                 |
| g13       | 3     | BUFGCE/O        | None       |           0 |               1 |    1 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/vp2_station_u/dft_vp2_rstn_mux_u__din0                 |
| g14       | 6     | BUFGCE/O        | None       |           0 |               1 |    1 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/vp3_station_u/dft_vp3_rstn_mux_u__din0                 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


64. Clock Region Cell Placement per Global Clock: Region X2Y8
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |       11099 |               0 | 11061 |      0 |   38 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/addn_ui_clkout1 |
| g2+       | 8     | BUFGCE/O        | None       |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/dbg_clk         |
| g4        | 14    | BUFGCE/O        | None       |          33 |               0 |    33 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           |
| g6        | 1     | BUFGCE/O        | None       |           0 |             634 |   634 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/bank0_rstn_sync_u/dft_vp3_clk_in_u__rstn               |
| g7        | 10    | BUFGCE/O        | None       |           0 |            1217 |  1217 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/bank0_station_u/out_s2b_rstn                           |
| g8        | 9     | BUFGCE/O        | None       |           0 |             319 |   319 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/bank1_station_u/bank1_station_u__out_s2b_rstn          |
| g9        | 13    | BUFGCE/O        | None       |           0 |             238 |   238 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/bank2_station_u/out_s2b_rstn                           |
| g10       | 12    | BUFGCE/O        | None       |           0 |              79 |    79 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/bank3_station_u/bank3_station_u__out_s2b_rstn          |
| g11+      | 4     | BUFGCE/O        | None       |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/vp0_station_u/dft_vp0_rstn_mux_u__din0                 |
| g12+      | 7     | BUFGCE/O        | None       |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/vp1_station_u/dft_vp1_rstn_mux_u__din0                 |
| g13+      | 3     | BUFGCE/O        | None       |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/vp2_station_u/dft_vp2_rstn_mux_u__din0                 |
| g14+      | 6     | BUFGCE/O        | None       |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/vp3_station_u/dft_vp3_rstn_mux_u__din0                 |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


65. Clock Region Cell Placement per Global Clock: Region X3Y8
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        8005 |               0 | 8003 |      0 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/addn_ui_clkout1 |
| g4        | 14    | BUFGCE/O        | None       |          44 |               0 |   44 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           |
| g6        | 1     | BUFGCE/O        | None       |           0 |             317 |  317 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/bank0_rstn_sync_u/dft_vp3_clk_in_u__rstn               |
| g7        | 10    | BUFGCE/O        | None       |           0 |             710 |  710 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/bank0_station_u/out_s2b_rstn                           |
| g9        | 13    | BUFGCE/O        | None       |           0 |             164 |  164 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/bank2_station_u/out_s2b_rstn                           |
| g11       | 4     | BUFGCE/O        | None       |           0 |              30 |   30 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/vp0_station_u/dft_vp0_rstn_mux_u__din0                 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


66. Clock Region Cell Placement per Global Clock: Region X4Y8
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        5041 |               0 | 4282 |    723 |    4 |    0 |  32 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/addn_ui_clkout1 |
| g4+       | 14    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           |
| g6        | 1     | BUFGCE/O        | None       |           0 |             299 |  299 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/bank0_rstn_sync_u/dft_vp3_clk_in_u__rstn               |
| g11       | 4     | BUFGCE/O        | None       |           0 |            1394 | 1394 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/vp0_station_u/dft_vp0_rstn_mux_u__din0                 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


67. Clock Region Cell Placement per Global Clock: Region X5Y8
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        3637 |               0 | 3117 |    504 |    0 |    0 |  16 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/addn_ui_clkout1 |
| g11       | 4     | BUFGCE/O        | None       |           0 |             123 |  123 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/vp0_station_u/dft_vp0_rstn_mux_u__din0                 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


68. Clock Region Cell Placement per Global Clock: Region X0Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        8322 |               0 | 8202 |     99 |   21 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/addn_ui_clkout1 |
| g2        | 8     | BUFGCE/O        | None       |         895 |               0 |  889 |      1 |    5 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/dbg_clk         |
| g6        | 1     | BUFGCE/O        | None       |           0 |             468 |  468 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/bank0_rstn_sync_u/dft_vp3_clk_in_u__rstn               |
| g8        | 9     | BUFGCE/O        | None       |           0 |              62 |   62 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/bank1_station_u/bank1_station_u__out_s2b_rstn          |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


69. Clock Region Cell Placement per Global Clock: Region X1Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        6195 |               0 | 6183 |      0 |   12 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/addn_ui_clkout1 |
| g2+       | 8     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/dbg_clk         |
| g6        | 1     | BUFGCE/O        | None       |           0 |             166 |  166 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/bank0_rstn_sync_u/dft_vp3_clk_in_u__rstn               |
| g8        | 9     | BUFGCE/O        | None       |           0 |            1249 | 1249 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/bank1_station_u/bank1_station_u__out_s2b_rstn          |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


70. Clock Region Cell Placement per Global Clock: Region X2Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        9366 |               0 | 9364 |      0 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/addn_ui_clkout1 |
| g2        | 8     | BUFGCE/O        | None       |           3 |               0 |    3 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/dbg_clk         |
| g4        | 14    | BUFGCE/O        | None       |          24 |               0 |   24 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           |
| g6        | 1     | BUFGCE/O        | None       |           0 |            1881 | 1881 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/bank0_rstn_sync_u/dft_vp3_clk_in_u__rstn               |
| g8        | 9     | BUFGCE/O        | None       |           0 |             269 |  269 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/bank1_station_u/bank1_station_u__out_s2b_rstn          |
| g11       | 4     | BUFGCE/O        | None       |           0 |               1 |    1 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/vp0_station_u/dft_vp0_rstn_mux_u__din0                 |
| g13       | 3     | BUFGCE/O        | None       |           0 |               1 |    1 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/vp2_station_u/dft_vp2_rstn_mux_u__din0                 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


71. Clock Region Cell Placement per Global Clock: Region X3Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        6369 |               0 | 6369 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/addn_ui_clkout1 |
| g2        | 8     | BUFGCE/O        | None       |         459 |               0 |  459 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/dbg_clk         |
| g4        | 14    | BUFGCE/O        | None       |         118 |               0 |  118 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           |
| g6        | 1     | BUFGCE/O        | None       |           0 |             457 |  457 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/bank0_rstn_sync_u/dft_vp3_clk_in_u__rstn               |
| g11+      | 4     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/vp0_station_u/dft_vp0_rstn_mux_u__din0                 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


72. Clock Region Cell Placement per Global Clock: Region X4Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        1317 |               0 | 1317 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/addn_ui_clkout1 |
| g2        | 8     | BUFGCE/O        | None       |           2 |               0 |    2 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/dbg_clk         |
| g4        | 14    | BUFGCE/O        | None       |          34 |               0 |   34 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                           |
| g11       | 4     | BUFGCE/O        | None       |           0 |             436 |  436 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/vp0_station_u/dft_vp0_rstn_mux_u__din0                 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


73. Clock Region Cell Placement per Global Clock: Region X5Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        5152 |               0 | 5150 |      2 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/addn_ui_clkout1 |
| g11       | 4     | BUFGCE/O        | None       |           0 |              39 |   39 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | soc_top_u/vp0_station_u/dft_vp0_rstn_mux_u__din0                 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


74. Clock Region Cell Placement per Global Clock: Region X2Y10
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| g0+       | 2     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/addn_ui_clkout1 |
| g2+       | 8     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/dbg_clk         |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


75. Clock Region Cell Placement per Global Clock: Region X3Y10
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                   |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |         115 |               0 | 115 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/addn_ui_clkout1      |
| g1        | 20    | BUFGCE/O        | None       |          58 |               0 |  58 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


76. Clock Region Cell Placement per Global Clock: Region X4Y10
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                   |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------+
| g1+       | 20    | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


77. Clock Region Cell Placement per Global Clock: Region X2Y11
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| g0+       | 2     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/addn_ui_clkout1 |
| g2+       | 8     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/dbg_clk         |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


78. Clock Region Cell Placement per Global Clock: Region X3Y11
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                   |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |         196 |               0 | 196 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/addn_ui_clkout1      |
| g1        | 20    | BUFGCE/O        | None       |          20 |               0 |  20 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


79. Clock Region Cell Placement per Global Clock: Region X4Y11
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                   |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |          53 |               0 | 53 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/addn_ui_clkout1      |
| g1        | 20    | BUFGCE/O        | None       |          18 |               0 | 18 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


80. Clock Region Cell Placement per Global Clock: Region X2Y12
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| g0+       | 2     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/addn_ui_clkout1 |
| g2+       | 8     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/dbg_clk         |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


81. Clock Region Cell Placement per Global Clock: Region X3Y12
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                   |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |         715 |               0 | 715 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/addn_ui_clkout1      |
| g1        | 20    | BUFGCE/O        | None       |         253 |               0 | 253 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |
| g2+       | 8     | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/dbg_clk              |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


82. Clock Region Cell Placement per Global Clock: Region X4Y12
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |         772 |               0 |  772 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/addn_ui_clkout1                         |
| g1        | 20    | BUFGCE/O        | None       |        7349 |               1 | 7295 |     18 |    1 |    0 |   0 |  0 |    0 |   1 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                    |
| g2        | 8     | BUFGCE/O        | None       |         265 |               0 |  265 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/dbg_clk                                 |
| g3        | 14    | BUFGCE/O        | None       |         109 |               0 |   95 |      0 |    6 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/c0_riu_clk                              |
| g5+       | 0     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/xlnx_opt_ |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


83. Clock Region Cell Placement per Global Clock: Region X2Y13
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| g0+       | 2     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/addn_ui_clkout1 |
| g2+       | 8     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/dbg_clk         |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


84. Clock Region Cell Placement per Global Clock: Region X3Y13
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                   |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |         434 |               0 | 434 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/addn_ui_clkout1      |
| g1        | 20    | BUFGCE/O        | None       |         176 |               0 | 176 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |
| g2+       | 8     | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/dbg_clk              |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


85. Clock Region Cell Placement per Global Clock: Region X4Y13
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        1794 |               0 | 1794 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/addn_ui_clkout1                         |
| g1        | 20    | BUFGCE/O        | None       |        6624 |               1 | 6258 |    335 |    1 |    0 |   0 |  0 |    0 |   1 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                    |
| g2+       | 8     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/dbg_clk                                 |
| g3        | 14    | BUFGCE/O        | None       |        1369 |               0 | 1260 |     82 |   18 |    0 |   3 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/c0_riu_clk                              |
| g5        | 0     | BUFGCE/O        | None       |          11 |               1 |   11 |      0 |    0 |    0 |   0 |  0 |    1 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/xlnx_opt_ |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


86. Clock Region Cell Placement per Global Clock: Region X2Y14
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| g0+       | 2     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/addn_ui_clkout1 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


87. Clock Region Cell Placement per Global Clock: Region X3Y14
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |         316 |               0 | 316 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/addn_ui_clkout1 |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


88. Clock Region Cell Placement per Global Clock: Region X4Y14
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |         715 |               0 |  715 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/addn_ui_clkout1                         |
| g1        | 20    | BUFGCE/O        | None       |        3747 |               1 | 3527 |    180 |    0 |    0 |   0 |  0 |    0 |   1 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                    |
| g3        | 14    | BUFGCE/O        | None       |         101 |               0 |   93 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/c0_riu_clk                              |
| g5        | 0     | BUFGCE/O        | None       |           6 |               0 |    6 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/xlnx_opt_ |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


