{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1427183948409 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1427183948409 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 24 18:59:07 2015 " "Processing started: Tue Mar 24 18:59:07 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1427183948409 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1427183948409 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SPI_Slave_Device -c SPI_Slave_Device " "Command: quartus_map --read_settings_files=on --write_settings_files=off SPI_Slave_Device -c SPI_Slave_Device" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1427183948409 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1427183948923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave_device.v 2 2 " "Found 2 design units, including 2 entities, in source file spi_slave_device.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave " "Found entity 1: slave" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427183948970 ""} { "Info" "ISGN_ENTITY_NAME" "2 main " "Found entity 2: main" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427183948970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427183948970 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1427183949033 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 SPI_Slave_Device.v(123) " "Verilog HDL assignment warning at SPI_Slave_Device.v(123): truncated value with size 32 to match size of target (22)" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1427183949033 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 SPI_Slave_Device.v(127) " "Verilog HDL assignment warning at SPI_Slave_Device.v(127): truncated value with size 32 to match size of target (12)" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1427183949033 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[5..0\] SPI_Slave_Device.v(95) " "Output port \"LEDG\[5..0\]\" at SPI_Slave_Device.v(95) has no driver" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 95 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1427183949033 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR SPI_Slave_Device.v(96) " "Output port \"LEDR\" at SPI_Slave_Device.v(96) has no driver" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 96 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1427183949033 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave slave:SPI_SLAVE_INSTANT " "Elaborating entity \"slave\" for hierarchy \"slave:SPI_SLAVE_INSTANT\"" {  } { { "SPI_Slave_Device.v" "SPI_SLAVE_INSTANT" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427183949079 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SPI_Slave_Device.v(37) " "Verilog HDL assignment warning at SPI_Slave_Device.v(37): truncated value with size 32 to match size of target (5)" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1427183949079 "|main|slave:SPI_SLAVE_INSTANT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SPI_Slave_Device.v(62) " "Verilog HDL assignment warning at SPI_Slave_Device.v(62): truncated value with size 32 to match size of target (5)" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1427183949079 "|main|slave:SPI_SLAVE_INSTANT"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "Bidir \"GPIO_0\[1\]\" has no driver" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 98 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1427183949688 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "Bidir \"GPIO_0\[5\]\" has no driver" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 98 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1427183949688 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "Bidir \"GPIO_0\[7\]\" has no driver" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 98 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1427183949688 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "Bidir \"GPIO_0\[0\]\" has no driver" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 98 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1427183949688 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "Bidir \"GPIO_0\[2\]\" has no driver" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 98 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1427183949688 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "Bidir \"GPIO_0\[4\]\" has no driver" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 98 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1427183949688 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "Bidir \"GPIO_0\[6\]\" has no driver" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 98 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1427183949688 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "Bidir \"GPIO_0\[8\]\" has no driver" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 98 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1427183949688 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "Bidir \"GPIO_0\[9\]\" has no driver" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 98 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1427183949688 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "Bidir \"GPIO_0\[10\]\" has no driver" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 98 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1427183949688 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "Bidir \"GPIO_0\[11\]\" has no driver" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 98 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1427183949688 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "Bidir \"GPIO_0\[12\]\" has no driver" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 98 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1427183949688 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "Bidir \"GPIO_0\[13\]\" has no driver" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 98 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1427183949688 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "Bidir \"GPIO_0\[14\]\" has no driver" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 98 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1427183949688 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "Bidir \"GPIO_0\[15\]\" has no driver" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 98 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1427183949688 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "Bidir \"GPIO_0\[16\]\" has no driver" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 98 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1427183949688 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "Bidir \"GPIO_0\[17\]\" has no driver" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 98 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1427183949688 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "Bidir \"GPIO_0\[18\]\" has no driver" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 98 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1427183949688 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "Bidir \"GPIO_0\[19\]\" has no driver" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 98 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1427183949688 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "Bidir \"GPIO_0\[20\]\" has no driver" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 98 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1427183949688 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "Bidir \"GPIO_0\[21\]\" has no driver" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 98 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1427183949688 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "Bidir \"GPIO_0\[22\]\" has no driver" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 98 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1427183949688 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "Bidir \"GPIO_0\[23\]\" has no driver" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 98 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1427183949688 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "Bidir \"GPIO_0\[24\]\" has no driver" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 98 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1427183949688 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "Bidir \"GPIO_0\[25\]\" has no driver" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 98 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1427183949688 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "Bidir \"GPIO_0\[26\]\" has no driver" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 98 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1427183949688 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "Bidir \"GPIO_0\[27\]\" has no driver" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 98 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1427183949688 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "Bidir \"GPIO_0\[28\]\" has no driver" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 98 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1427183949688 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "Bidir \"GPIO_0\[29\]\" has no driver" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 98 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1427183949688 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "Bidir \"GPIO_0\[30\]\" has no driver" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 98 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1427183949688 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "Bidir \"GPIO_0\[31\]\" has no driver" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 98 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1427183949688 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1427183949688 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1427183949750 "|main|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1427183949750 "|main|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1427183949750 "|main|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1427183949750 "|main|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1427183949750 "|main|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1427183949750 "|main|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1427183949750 "|main|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1427183949750 "|main|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1427183949750 "|main|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1427183949750 "|main|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1427183949750 "|main|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1427183949750 "|main|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1427183949750 "|main|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1427183949750 "|main|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1427183949750 "|main|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1427183949750 "|main|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1427183949750 "|main|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1427183949750 "|main|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1427183949750 "|main|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1427183949750 "|main|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1427183949750 "|main|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1427183949750 "|main|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1427183949750 "|main|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1427183949750 "|main|LEDR[17]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1427183949750 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1427183952683 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427183952683 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427183952902 "|main|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427183952902 "|main|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427183952902 "|main|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427183952902 "|main|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427183952902 "|main|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427183952902 "|main|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427183952902 "|main|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427183952902 "|main|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427183952902 "|main|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427183952902 "|main|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427183952902 "|main|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427183952902 "|main|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427183952902 "|main|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427183952902 "|main|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427183952902 "|main|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427183952902 "|main|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427183952902 "|main|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "SPI_Slave_Device.v" "" { Text "E:/FYP/FPGA-master/Code/Ian/SPI_Slave_Device/SPI_Slave_Device.v" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427183952902 "|main|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1427183952902 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "152 " "Implemented 152 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1427183952902 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1427183952902 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1427183952902 ""} { "Info" "ICUT_CUT_TM_LCELLS" "75 " "Implemented 75 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1427183952902 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1427183952902 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 82 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "461 " "Peak virtual memory: 461 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1427183953058 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 24 18:59:13 2015 " "Processing ended: Tue Mar 24 18:59:13 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1427183953058 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1427183953058 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1427183953058 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1427183953058 ""}
