Info: Starting: Create testbench Platform Designer system
Info: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/testbench/blockram_system_v1.ipx
Info: qsys-generate /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1.qsys --testbench=SIMPLE --output-directory=/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1 --family="Cyclone 10 LP" --part=10CL025YE144C8G
Progress: Loading blockram_system_v1/blockram_system_v1.qsys
Progress: Reading input file
Progress: Adding LEDs [altera_avalon_pio 22.1]
Progress: Parameterizing module LEDs
Progress: Adding clk_100MHz [clock_source 22.1]
Progress: Parameterizing module clk_100MHz
Progress: Adding data_OCRAM [custom_OCRAM 1.0]
Progress: Parameterizing module data_OCRAM
Progress: Adding instruction_OCRAM [altera_avalon_onchip_memory2 22.1]
Progress: Parameterizing module instruction_OCRAM
Progress: Adding nios2 [altera_nios2_gen2 22.1]
Progress: Parameterizing module nios2
Progress: Adding switches [altera_avalon_pio 22.1]
Progress: Parameterizing module switches
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: blockram_system_v1.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Loading IP catalog for testbench.
Progress: 
Progress: 
Progress: 
Progress: (2) searching /home/andrea/intelFPGA_lite/22.1std/quartus/sopc_builder/bin/root_components.ipx (ipx file)
Info: Reading index /home/andrea/intelFPGA_lite/22.1std/quartus/sopc_builder/bin/root_components.ipx
Info: /home/andrea/intelFPGA_lite/22.1std/quartus/sopc_builder/bin/root_components.ipx: Loading now from components.ipx
Info: Reading index /home/andrea/intelFPGA_lite/22.1std/quartus/sopc_builder/bin/ip_component_categories.ipx
Info: /home/andrea/intelFPGA_lite/22.1std/quartus/sopc_builder/bin/ip_component_categories.ipx described 0 plugins, 0 paths, in 0.01 seconds
Info: /home/andrea/intelFPGA_lite/22.1std/quartus/sopc_builder/bin/ip_component_categories.ipx matched 1 files in 0.01 seconds
Info: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/testbench/ip/**/* matched 0 files in 0.00 seconds
Progress: Loading testbench/blockram_system_v1_tb.qsys
Info: Reading index /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/testbench/blockram_system_v1.ipx
Progress: Loading blockram_system_v1/blockram_system_v1.qsys
Info: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/* matched 23 files in 0.00 seconds
Progress: Loading custom_OCRAM/custom_OCRAM_hw.tcl
Info: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/ip/**/* matched 17 files in 0.02 seconds
Info: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/*/* matched 330 files in 0.01 seconds
Info: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/testbench/blockram_system_v1.ipx described 0 plugins, 3 paths, in 0.03 seconds
Info: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/testbench/* matched 12 files in 0.03 seconds
Info: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/testbench/*/* matched 8 files in 0.00 seconds
Info: Reading index /home/andrea/.altera.quartus/ip/22.1/ip_search_path/user_components.ipx
Info: /home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/**/* matched 1958 files in 0.05 seconds
Info: /home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/storage/**/* matched 26 files in 0.00 seconds
Info: /home/andrea/.altera.quartus/ip/22.1/ip_search_path/user_components.ipx described 0 plugins, 2 paths, in 0.05 seconds
Info: /home/andrea/.altera.quartus/ip/22.1/**/* matched 2 files in 0.05 seconds
Info: /home/andrea/intelFPGA_lite/22.1std/quartus/sopc_builder/bin/$$QUARTUS_IP_PROJECTDIR/* matched 0 files in 0.00 seconds
Info: /home/andrea/intelFPGA_lite/22.1std/quartus/sopc_builder/bin/$$QUARTUS_IP_USERDIR/* matched 0 files in 0.00 seconds
Info: /home/andrea/intelFPGA_lite/22.1std/quartus/sopc_builder/bin/$$QUARTUS_IP_GLOBALDIR/* matched 0 files in 0.00 seconds
Info: Reading index /home/andrea/intelFPGA_lite/22.1std/ip/altera/altera_components.ipx
Info: /home/andrea/intelFPGA_lite/22.1std/ip/altera/altera_components.ipx described 1968 plugins, 0 paths, in 0.23 seconds
Info: /home/andrea/intelFPGA_lite/22.1std/ip/**/* matched 108 files in 0.23 seconds
Info: /home/andrea/intelFPGA_lite/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index /home/andrea/intelFPGA_lite/22.1std/quartus/sopc_builder/builtin.ipx
Info: /home/andrea/intelFPGA_lite/22.1std/quartus/sopc_builder/builtin.ipx described 83 plugins, 0 paths, in 0.01 seconds
Info: /home/andrea/intelFPGA_lite/22.1std/quartus/sopc_builder/**/* matched 9 files in 0.01 seconds
Info: /home/andrea/intelFPGA_lite/22.1std/quartus/common/librarian/factories/**/* matched 0 files in 0.00 seconds
Info: /home/andrea/intelFPGA_lite/22.1std/quartus/sopc_builder/bin/$IP_IPX_PATH matched 1 files in 0.00 seconds
Info: /home/andrea/intelFPGA_lite/22.1std/quartus/sopc_builder/bin/root_components.ipx described 0 plugins, 13 paths, in 0.33 seconds
Info: /home/andrea/intelFPGA_lite/22.1std/quartus/sopc_builder/bin/root_components.ipx matched 1 files in 0.33 seconds
Progress: 
Progress: 
Progress: 
Info: Running script /home/andrea/intelFPGA_lite/22.1std/quartus/sopc_builder/bin/tbgen.tcl
Info: send_message Info TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: get_module_property NAME
Info: send_message Info TB_Gen: System design is: blockram_system_v1
Info: TB_Gen: System design is: blockram_system_v1
Info: get_interfaces 
Info: get_connections 
Info: get_interface_property clk EXPORT_OF
Info: get_instance_property clk_100MHz CLASS_NAME
Info: get_instance_assignment clk_100MHz testbench.partner.map.clk_in
Info: get_interface_property leds EXPORT_OF
Info: get_instance_property LEDs CLASS_NAME
Info: get_instance_assignment LEDs testbench.partner.map.external_connection
Info: get_interface_property reset EXPORT_OF
Info: get_instance_property clk_100MHz CLASS_NAME
Info: get_instance_assignment clk_100MHz testbench.partner.map.clk_in_reset
Info: get_interface_property switches EXPORT_OF
Info: get_instance_property switches CLASS_NAME
Info: get_instance_assignment switches testbench.partner.map.external_connection
Info: send_message Info TB_Gen: Creating testbench system : blockram_system_v1_tb with clock and reset BFMs
Info: TB_Gen: Creating testbench system : blockram_system_v1_tb with clock and reset BFMs
Info: create_system blockram_system_v1_tb
Info: add_instance blockram_system_v1_inst blockram_system_v1 
Info: set_use_testbench_naming_pattern true blockram_system_v1
Info: get_instance_interfaces blockram_system_v1_inst
Info: get_instance_interface_property blockram_system_v1_inst clk CLASS_NAME
Info: get_instance_interface_property blockram_system_v1_inst leds CLASS_NAME
Info: get_instance_interface_property blockram_system_v1_inst reset CLASS_NAME
Info: get_instance_interface_property blockram_system_v1_inst switches CLASS_NAME
Info: get_instance_interface_property blockram_system_v1_inst clk CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: clk
Info: TB_Gen: clock_sink found: clk
Info: get_instance_interface_property blockram_system_v1_inst clk CLASS_NAME
Info: add_instance blockram_system_v1_inst_clk_bfm altera_avalon_clock_source 
Info: get_instance_property blockram_system_v1_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_parameter_value blockram_system_v1_inst clk clockRate
Info: set_instance_parameter_value blockram_system_v1_inst_clk_bfm CLOCK_RATE 50000000.0
Info: set_instance_parameter_value blockram_system_v1_inst_clk_bfm CLOCK_UNIT 1
Info: get_instance_property blockram_system_v1_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_property blockram_system_v1_inst clk CLASS_NAME
Info: get_instance_interfaces blockram_system_v1_inst_clk_bfm
Info: get_instance_interface_property blockram_system_v1_inst_clk_bfm clk CLASS_NAME
Info: add_connection blockram_system_v1_inst_clk_bfm.clk blockram_system_v1_inst.clk
Info: get_instance_interface_property blockram_system_v1_inst reset CLASS_NAME
Info: send_message Info TB_Gen: reset_sink found: reset
Info: TB_Gen: reset_sink found: reset
Info: get_instance_interface_property blockram_system_v1_inst reset CLASS_NAME
Info: add_instance blockram_system_v1_inst_reset_bfm altera_avalon_reset_source 
Info: get_instance_property blockram_system_v1_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_ports blockram_system_v1_inst reset
Info: get_instance_interface_port_property blockram_system_v1_inst reset reset_reset_n ROLE
Info: get_instance_interface_port_property blockram_system_v1_inst reset reset_reset_n ROLE
Info: set_instance_parameter_value blockram_system_v1_inst_reset_bfm ASSERT_HIGH_RESET 0
Info: set_instance_parameter_value blockram_system_v1_inst_reset_bfm INITIAL_RESET_CYCLES 50
Info: get_instance_property blockram_system_v1_inst_reset_bfm CLASS_NAME
Info: get_instance_interfaces blockram_system_v1_inst_reset_bfm
Info: get_instance_interface_property blockram_system_v1_inst_reset_bfm clk CLASS_NAME
Info: get_instance_interface_property blockram_system_v1_inst_reset_bfm reset CLASS_NAME
Info: get_instance_property blockram_system_v1_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_parameter_value blockram_system_v1_inst reset associatedClock
Info: get_instance_interfaces blockram_system_v1_inst_clk_bfm
Info: get_instance_interface_property blockram_system_v1_inst_clk_bfm clk CLASS_NAME
Info: send_message Warning TB_Gen: blockram_system_v1_inst_reset_bfm is not associated to any clock; connecting blockram_system_v1_inst_reset_bfm to 'blockram_system_v1_inst_clk_bfm.clk'
Warning: TB_Gen: blockram_system_v1_inst_reset_bfm is not associated to any clock; connecting blockram_system_v1_inst_reset_bfm to 'blockram_system_v1_inst_clk_bfm.clk'
Info: add_connection blockram_system_v1_inst_clk_bfm.clk blockram_system_v1_inst_reset_bfm.clk
Info: get_instance_interface_property blockram_system_v1_inst reset CLASS_NAME
Info: get_instance_interfaces blockram_system_v1_inst_reset_bfm
Info: get_instance_interface_property blockram_system_v1_inst_reset_bfm clk CLASS_NAME
Info: get_instance_interface_property blockram_system_v1_inst_reset_bfm reset CLASS_NAME
Info: add_connection blockram_system_v1_inst_reset_bfm.reset blockram_system_v1_inst.reset
Info: send_message Info TB_Gen: Saving testbench system: blockram_system_v1_tb.qsys
Info: TB_Gen: Saving testbench system: blockram_system_v1_tb.qsys
Info: save_system blockram_system_v1_tb.qsys
Info: send_message Info TB_Gen: TBGEN SUCCESSFUL
Info: TB_Gen: TBGEN SUCCESSFUL
Info: Testbench system: /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/testbench/blockram_system_v1_tb.qsys
Info: Done
Info: qsys-generate /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1.qsys --simulation=VHDL --allow-mixed-language-simulation --testbench=SIMPLE --testbench-simulation=VHDL --allow-mixed-language-testbench-simulation --output-directory=/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/testbench/blockram_system_v1_tb/simulation --family="Cyclone 10 LP" --part=10CL025YE144C8G
Progress: Loading testbench/blockram_system_v1_tb.qsys
Progress: Reading input file
Progress: Adding blockram_system_v1_inst [blockram_system_v1 1.0]
Progress: Parameterizing module blockram_system_v1_inst
Progress: Adding blockram_system_v1_inst_clk_bfm [altera_avalon_clock_source 22.1]
Progress: Parameterizing module blockram_system_v1_inst_clk_bfm
Progress: Adding blockram_system_v1_inst_reset_bfm [altera_avalon_reset_source 22.1]
Progress: Parameterizing module blockram_system_v1_inst_reset_bfm
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: blockram_system_v1_tb.blockram_system_v1_inst.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: blockram_system_v1_tb.blockram_system_v1_inst_clk_bfm: Elaborate: altera_clock_source
Info: blockram_system_v1_tb.blockram_system_v1_inst_clk_bfm:            $Revision: #1 $
Info: blockram_system_v1_tb.blockram_system_v1_inst_clk_bfm:            $Date: 2021/10/27 $
Info: blockram_system_v1_tb.blockram_system_v1_inst_reset_bfm: Elaborate: altera_reset_source
Info: blockram_system_v1_tb.blockram_system_v1_inst_reset_bfm:            $Revision: #1 $
Info: blockram_system_v1_tb.blockram_system_v1_inst_reset_bfm:            $Date: 2021/10/27 $
Info: blockram_system_v1_tb.blockram_system_v1_inst_reset_bfm: Reset is negatively asserted.
Warning: blockram_system_v1_tb.blockram_system_v1_inst: blockram_system_v1_inst.leds must be exported, or connected to a matching conduit.
Warning: blockram_system_v1_tb.blockram_system_v1_inst: blockram_system_v1_inst.switches must be exported, or connected to a matching conduit.
Info: blockram_system_v1_tb: Generating blockram_system_v1_tb "blockram_system_v1_tb" for SIM_VHDL
Info: blockram_system_v1_inst: "blockram_system_v1_tb" instantiated blockram_system_v1 "blockram_system_v1_inst"
Info: blockram_system_v1_inst_clk_bfm: "blockram_system_v1_tb" instantiated altera_avalon_clock_source "blockram_system_v1_inst_clk_bfm"
Info: blockram_system_v1_inst_reset_bfm: "blockram_system_v1_tb" instantiated altera_avalon_reset_source "blockram_system_v1_inst_reset_bfm"
Info: LEDs: Starting RTL generation for module 'blockram_system_v1_LEDs'
Info: LEDs:   Generation command is [exec /home/andrea/intelFPGA_lite/22.1std/quartus/linux64/perl/bin/perl -I /home/andrea/intelFPGA_lite/22.1std/quartus/linux64/perl/lib -I /home/andrea/intelFPGA_lite/22.1std/quartus/sopc_builder/bin/europa -I /home/andrea/intelFPGA_lite/22.1std/quartus/sopc_builder/bin -I /home/andrea/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I /home/andrea/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/andrea/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=blockram_system_v1_LEDs --dir=/tmp/alt9675_5957835164242888592.dir/0029_LEDs_gen/ --quartus_dir=/home/andrea/intelFPGA_lite/22.1std/quartus --vhdl --config=/tmp/alt9675_5957835164242888592.dir/0029_LEDs_gen//blockram_system_v1_LEDs_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9675_5957835164242888592.dir/0029_LEDs_gen/  ]
Info: LEDs: Done RTL generation for module 'blockram_system_v1_LEDs'
Info: LEDs: "blockram_system_v1_inst" instantiated altera_avalon_pio "LEDs"
Info: data_OCRAM: "blockram_system_v1_inst" instantiated custom_OCRAM "data_OCRAM"
Info: instruction_OCRAM: Starting RTL generation for module 'blockram_system_v1_instruction_OCRAM'
Info: instruction_OCRAM:   Generation command is [exec /home/andrea/intelFPGA_lite/22.1std/quartus/linux64/perl/bin/perl -I /home/andrea/intelFPGA_lite/22.1std/quartus/linux64/perl/lib -I /home/andrea/intelFPGA_lite/22.1std/quartus/sopc_builder/bin/europa -I /home/andrea/intelFPGA_lite/22.1std/quartus/sopc_builder/bin -I /home/andrea/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I /home/andrea/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/andrea/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=blockram_system_v1_instruction_OCRAM --dir=/tmp/alt9675_5957835164242888592.dir/0031_instruction_OCRAM_gen/ --quartus_dir=/home/andrea/intelFPGA_lite/22.1std/quartus --vhdl --config=/tmp/alt9675_5957835164242888592.dir/0031_instruction_OCRAM_gen//blockram_system_v1_instruction_OCRAM_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9675_5957835164242888592.dir/0031_instruction_OCRAM_gen/  ]
Info: instruction_OCRAM: Done RTL generation for module 'blockram_system_v1_instruction_OCRAM'
Info: instruction_OCRAM: "blockram_system_v1_inst" instantiated altera_avalon_onchip_memory2 "instruction_OCRAM"
Info: nios2: "blockram_system_v1_inst" instantiated altera_nios2_gen2 "nios2"
Info: switches: Starting RTL generation for module 'blockram_system_v1_switches'
Info: switches:   Generation command is [exec /home/andrea/intelFPGA_lite/22.1std/quartus/linux64/perl/bin/perl -I /home/andrea/intelFPGA_lite/22.1std/quartus/linux64/perl/lib -I /home/andrea/intelFPGA_lite/22.1std/quartus/sopc_builder/bin/europa -I /home/andrea/intelFPGA_lite/22.1std/quartus/sopc_builder/bin -I /home/andrea/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I /home/andrea/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/andrea/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=blockram_system_v1_switches --dir=/tmp/alt9675_5957835164242888592.dir/0032_switches_gen/ --quartus_dir=/home/andrea/intelFPGA_lite/22.1std/quartus --vhdl --config=/tmp/alt9675_5957835164242888592.dir/0032_switches_gen//blockram_system_v1_switches_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9675_5957835164242888592.dir/0032_switches_gen/  ]
Info: switches: Done RTL generation for module 'blockram_system_v1_switches'
Info: switches: "blockram_system_v1_inst" instantiated altera_avalon_pio "switches"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "blockram_system_v1_inst" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "blockram_system_v1_inst" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "blockram_system_v1_inst" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'blockram_system_v1_nios2_cpu'
Info: cpu:   Generation command is [exec /home/andrea/intelFPGA_lite/22.1std/quartus/linux64//perl/bin/perl -I /home/andrea/intelFPGA_lite/22.1std/quartus/linux64//perl/lib -I /home/andrea/intelFPGA_lite/22.1std/quartus/sopc_builder/bin/europa -I /home/andrea/intelFPGA_lite/22.1std/quartus/sopc_builder/bin -I /home/andrea/intelFPGA_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/andrea/intelFPGA_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/andrea/intelFPGA_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/andrea/intelFPGA_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/andrea/intelFPGA_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=blockram_system_v1_nios2_cpu --dir=/tmp/alt9675_5957835164242888592.dir/0035_cpu_gen/ --quartus_bindir=/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/ --verilog --config=/tmp/alt9675_5957835164242888592.dir/0035_cpu_gen//blockram_system_v1_nios2_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9675_5957835164242888592.dir/0035_cpu_gen/  ]
Info: cpu: # 2023.11.14 12:19:41 (*) Starting Nios II generation
Info: cpu: # 2023.11.14 12:19:41 (*)   Elaborating CPU configuration settings
Info: cpu: # 2023.11.14 12:19:41 (*)   Creating all objects for CPU
Info: cpu: # 2023.11.14 12:19:42 (*)   Creating '/tmp/alt9675_5957835164242888592.dir/0035_cpu_gen//blockram_system_v1_nios2_cpu_nios2_waves.do'
Info: cpu: # 2023.11.14 12:19:42 (*)   Generating RTL from CPU objects
Info: cpu: # 2023.11.14 12:19:42 (*)   Creating plain-text RTL
Info: cpu: # 2023.11.14 12:19:42 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'blockram_system_v1_nios2_cpu'
Info: cpu: "nios2" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_data_master_translator"
Info: data_OCRAM_avalon_slave_0_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "data_OCRAM_avalon_slave_0_translator"
Info: nios2_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_data_master_agent"
Info: data_OCRAM_avalon_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "data_OCRAM_avalon_slave_0_agent"
Info: data_OCRAM_avalon_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "data_OCRAM_avalon_slave_0_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/testbench/blockram_system_v1_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/testbench/blockram_system_v1_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/testbench/blockram_system_v1_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: blockram_system_v1_tb: Done "blockram_system_v1_tb" with 32 modules, 55 files
Info: qsys-generate succeeded.
Info: sim-script-gen --spd=/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1_tb.spd --output-directory=/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/testbench/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1_tb.spd --output-directory=/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/testbench/ --use-relative-paths=true
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/testbench/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for RIVIERA simulator in /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/testbench/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Generating the following file(s) for MODELSIM simulator in /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/testbench/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for XCELIUM simulator in /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/testbench/ directory:
Info: 	xcelium/cds.lib
Info: 	xcelium/hdl.var
Info: 	xcelium/xcelium_setup.sh
Info: 	31 .cds.lib files in xcelium/cds_libs/ directory
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/testbench/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create testbench Platform Designer system
