

================================================================
== Vivado HLS Report for 'pool_2u_32u_32u_s'
================================================================
* Date:           Mon Jan  6 15:37:20 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        CIFAR_10
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    12.592|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |  512|  512|        16|          -|          -|    32|    no    |
        |- Loop 2         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 2.1.1  |    ?|    ?|         3|          2|          1|     ?|    yes   |
        |  ++ Loop 2.1.2  |   32|   32|         2|          1|          1|    32|    yes   |
        | + Loop 2.2      |    ?|    ?|         3|          1|          1|     ?|    yes   |
        |- Loop 3         |    ?|    ?|         2|          1|          1|     ?|    yes   |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      6|       0|   1192|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      0|       0|   3126|
|Memory           |        -|      -|     128|    272|
|Multiplexer      |        -|      -|       -|    866|
|Register         |        -|      -|    1386|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      6|    1514|   5456|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|       1|     10|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+---+------+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF|  LUT |
    +--------------------------+----------------------+---------+-------+---+------+
    |cifar_10_mul_32s_bkb_U56  |cifar_10_mul_32s_bkb  |        0|      0|  0|  1042|
    |cifar_10_mul_32s_bkb_U57  |cifar_10_mul_32s_bkb  |        0|      0|  0|  1042|
    |cifar_10_mul_32s_bkb_U58  |cifar_10_mul_32s_bkb  |        0|      0|  0|  1042|
    +--------------------------+----------------------+---------+-------+---+------+
    |Total                     |                      |        0|      0|  0|  3126|
    +--------------------------+----------------------+---------+-------+---+------+

    * DSP48: 
    N/A

    * Memory: 
    +-------+----------------------+---------+----+-----+------+-----+------+-------------+
    | Memory|        Module        | BRAM_18K| FF | LUT | Words| Bits| Banks| W*Bits*Banks|
    +-------+----------------------+---------+----+-----+------+-----+------+-------------+
    |buf_U  |pool_2u_32u_32u_s4jc  |        0|  64|  256|   512|   32|     1|        16384|
    |acc_U  |pool_2u_32u_32u_s5jm  |        0|  64|   16|    32|   32|     1|         1024|
    +-------+----------------------+---------+----+-----+------+-----+------+-------------+
    |Total  |                      |        0| 128|  272|   544|   64|     2|        17408|
    +-------+----------------------+---------+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |bound3_fu_1098_p2                  |     *    |      3|  0|  20|          31|          32|
    |bound5_fu_1107_p2                  |     *    |      3|  0|  20|          32|          31|
    |ch_3_fu_1196_p2                    |     +    |      0|  0|  39|          32|           1|
    |ch_4_fu_1225_p2                    |     +    |      0|  0|  15|           6|           1|
    |i_fu_1126_p2                       |     +    |      0|  0|  39|          32|           1|
    |indvar_flatten_next3_fu_1137_p2    |     +    |      0|  0|  70|          63|           1|
    |indvar_flatten_next4_fu_1283_p2    |     +    |      0|  0|  70|          63|           1|
    |indvar_flatten_next7_fu_1148_p2    |     +    |      0|  0|  39|          32|           1|
    |indvar_flatten_next_fu_1172_p2     |     +    |      0|  0|  40|          33|           1|
    |j_2_fu_821_p2                      |     +    |      0|  0|  15|           6|           1|
    |outch_2_fu_1349_p2                 |     +    |      0|  0|  39|           1|          32|
    |outpix_2_fu_1289_p2                |     +    |      0|  0|  38|           1|          31|
    |tmp_68_fu_1338_p2                  |     +    |      0|  0|  13|          11|          11|
    |tmp_72_fu_1248_p2                  |     +    |      0|  0|  13|          11|          11|
    |xp_2_fu_1273_p2                    |     +    |      0|  0|  38|          31|           1|
    |ap_block_pp0_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage1_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state64_pp1_stage1_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state72_pp3_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_521                   |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_1121_p2               |   icmp   |      0|  0|  18|          32|          32|
    |exitcond3_fu_1295_p2               |   icmp   |      0|  0|  18|          32|          32|
    |exitcond4_fu_1178_p2               |   icmp   |      0|  0|  18|          32|          32|
    |exitcond_flatten3_fu_1132_p2       |   icmp   |      0|  0|  29|          63|          63|
    |exitcond_flatten4_fu_1278_p2       |   icmp   |      0|  0|  29|          63|          63|
    |exitcond_flatten8_fu_1143_p2       |   icmp   |      0|  0|  18|          32|          32|
    |exitcond_flatten_fu_1167_p2        |   icmp   |      0|  0|  21|          33|          33|
    |exitcond_fu_1154_p2                |   icmp   |      0|  0|  18|          31|          31|
    |tmp_17_fu_815_p2                   |   icmp   |      0|  0|  11|           6|           7|
    |tmp_18_fu_840_p2                   |   icmp   |      0|  0|  18|          32|           1|
    |tmp_22_fu_1359_p2                  |   icmp   |      0|  0|  18|          32|           1|
    |tmp_26_fu_1219_p2                  |   icmp   |      0|  0|  11|           6|           7|
    |tmp_29_fu_1258_p2                  |   icmp   |      0|  0|  18|          32|          32|
    |tmp_31_fu_1201_p2                  |   icmp   |      0|  0|  18|          32|          32|
    |tmp_s_fu_794_p2                    |   icmp   |      0|  0|  18|          32|           1|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2                    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state59_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |tmp_34_fu_846_p2                   |    or    |      0|  0|  10|          10|           1|
    |tmp_36_fu_860_p2                   |    or    |      0|  0|  10|          10|           2|
    |tmp_38_fu_874_p2                   |    or    |      0|  0|  10|          10|           2|
    |tmp_40_fu_888_p2                   |    or    |      0|  0|  10|          10|           3|
    |tmp_42_fu_902_p2                   |    or    |      0|  0|  10|          10|           3|
    |tmp_44_fu_916_p2                   |    or    |      0|  0|  10|          10|           3|
    |tmp_46_fu_930_p2                   |    or    |      0|  0|  10|          10|           3|
    |tmp_48_fu_944_p2                   |    or    |      0|  0|  10|          10|           4|
    |tmp_50_fu_958_p2                   |    or    |      0|  0|  10|          10|           4|
    |tmp_52_fu_972_p2                   |    or    |      0|  0|  10|          10|           4|
    |tmp_54_fu_986_p2                   |    or    |      0|  0|  10|          10|           4|
    |tmp_56_fu_1000_p2                  |    or    |      0|  0|  10|          10|           4|
    |tmp_58_fu_1014_p2                  |    or    |      0|  0|  10|          10|           4|
    |tmp_60_fu_1028_p2                  |    or    |      0|  0|  10|          10|           4|
    |tmp_62_fu_1042_p2                  |    or    |      0|  0|  10|          10|           4|
    |acc_load_2_valIn_V_fu_1207_p3      |  select  |      0|  0|  32|           1|          32|
    |ch_mid2_fu_1184_p3                 |  select  |      0|  0|  32|           1|           1|
    |outch_mid2_fu_1301_p3              |  select  |      0|  0|  32|           1|           1|
    |tmp_22_mid2_v_fu_1309_p3           |  select  |      0|  0|  31|           1|          31|
    |tmp_30_fu_1264_p3                  |  select  |      0|  0|  32|           1|          32|
    |tmp_V_35_fu_1365_p3                |  select  |      0|  0|  31|           1|          31|
    |xp_mid2_fu_1159_p3                 |  select  |      0|  0|  31|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      6|  0|1192|        1051|         754|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+-----+-----------+-----+-----------+
    |                   Name                  | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |IFMCH_curr_3_loc_reg_659                 |    9|          2|   32|         64|
    |acc_address0                             |   15|          3|    5|         15|
    |acc_address1                             |  161|         36|    5|        180|
    |acc_d1                                   |   15|          3|   32|         96|
    |ap_NS_fsm                                |  309|         69|    1|         69|
    |ap_done                                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1                  |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1                  |   15|          3|    1|          3|
    |ap_enable_reg_pp3_iter1                  |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2                  |    9|          2|    1|          2|
    |ap_phi_mux_ch_phi_fu_739_p4              |    9|          2|   32|         64|
    |ap_phi_mux_indvar_flatten_phi_fu_728_p4  |    9|          2|   33|         66|
    |ap_phi_mux_outpix_phi_fu_772_p4          |    9|          2|   31|         62|
    |buf_address0                             |   15|          3|    9|         27|
    |buf_address1                             |   93|         19|    9|        171|
    |buf_d1                                   |   15|          3|   32|         96|
    |ch2_reg_746                              |    9|          2|    6|         12|
    |ch_reg_735                               |    9|          2|   32|         64|
    |i3_reg_680                               |    9|          2|   32|         64|
    |in_V_V_blk_n                             |    9|          2|    1|          2|
    |indvar_flatten3_reg_691                  |    9|          2|   63|        126|
    |indvar_flatten4_reg_757                  |    9|          2|   63|        126|
    |indvar_flatten6_reg_702                  |    9|          2|   32|         64|
    |indvar_flatten_reg_724                   |    9|          2|   33|         66|
    |j_reg_669                                |    9|          2|    6|         12|
    |out_V_V_blk_n                            |    9|          2|    1|          2|
    |out_V_V_din                              |   15|          3|   32|         96|
    |outch_reg_779                            |    9|          2|   32|         64|
    |outpix_reg_768                           |    9|          2|   31|         62|
    |real_start                               |    9|          2|    1|          2|
    |xp_reg_713                               |    9|          2|   31|         62|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |Total                                    |  866|        189|  623|       1748|
    +-----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |IFMCH_curr_1                              |  32|   0|   32|          0|
    |IFMCH_curr_3_loc_reg_659                  |  32|   0|   32|          0|
    |IFMDim_curr_1                             |  32|   0|   32|          0|
    |KER_bound_reg_1474                        |  32|   0|   32|          0|
    |KER_size_0_reg_1439                       |  32|   0|   32|          0|
    |KER_size_1_reg_1469                       |  32|   0|   32|          0|
    |acc_addr_7_reg_1557                       |   5|   0|    5|          0|
    |acc_addr_8_reg_1526                       |   5|   0|    5|          0|
    |ap_CS_fsm                                 |  68|   0|   68|          0|
    |ap_done_reg                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2                   |   1|   0|    1|          0|
    |bound3_reg_1459                           |  63|   0|   63|          0|
    |bound5_reg_1464                           |  63|   0|   63|          0|
    |buf_addr_5_reg_1582                       |   9|   0|    9|          0|
    |buf_addr_6_reg_1551                       |   9|   0|    9|          0|
    |ch2_reg_746                               |   6|   0|    6|          0|
    |ch_3_reg_1532                             |  32|   0|   32|          0|
    |ch_mid2_reg_1520                          |  32|   0|   32|          0|
    |ch_reg_735                                |  32|   0|   32|          0|
    |exitcond1_reg_1479                        |   1|   0|    1|          0|
    |exitcond_flatten4_reg_1568                |   1|   0|    1|          0|
    |exitcond_flatten4_reg_1568_pp3_iter1_reg  |   1|   0|    1|          0|
    |exitcond_flatten_reg_1511                 |   1|   0|    1|          0|
    |i3_reg_680                                |  32|   0|   32|          0|
    |indvar_flatten3_reg_691                   |  63|   0|   63|          0|
    |indvar_flatten4_reg_757                   |  63|   0|   63|          0|
    |indvar_flatten6_reg_702                   |  32|   0|   32|          0|
    |indvar_flatten_next3_reg_1491             |  63|   0|   63|          0|
    |indvar_flatten_next7_reg_1500             |  32|   0|   32|          0|
    |indvar_flatten_next_reg_1515              |  33|   0|   33|          0|
    |indvar_flatten_reg_724                    |  33|   0|   33|          0|
    |j_2_reg_1411                              |   6|   0|    6|          0|
    |j_reg_669                                 |   6|   0|    6|          0|
    |outch_reg_779                             |  32|   0|   32|          0|
    |outpix_reg_768                            |  31|   0|   31|          0|
    |reg_790                                   |  32|   0|   32|          0|
    |start_once_reg                            |   1|   0|    1|          0|
    |tmp_18_reg_1435                           |   1|   0|    1|          0|
    |tmp_22_mid2_v_reg_1577                    |  31|   0|   31|          0|
    |tmp_26_reg_1542                           |   1|   0|    1|          0|
    |tmp_32_reg_1416                           |   6|   0|   10|          4|
    |tmp_64_reg_1449                           |  32|   0|   33|          1|
    |tmp_65_reg_1454                           |  31|   0|   32|          1|
    |tmp_70_reg_1537                           |  11|   0|   11|          0|
    |tmp_9_reg_1444                            |  31|   0|   31|          0|
    |tmp_V_20_reg_1377                         |  32|   0|   32|          0|
    |tmp_V_22_reg_1382                         |  32|   0|   32|          0|
    |tmp_V_24_reg_1388                         |  32|   0|   32|          0|
    |tmp_V_28_reg_1393                         |  32|   0|   32|          0|
    |tmp_V_30_reg_1400                         |  32|   0|   32|          0|
    |tmp_V_35_reg_1593                         |  31|   0|   31|          0|
    |xp_mid2_reg_1505                          |  31|   0|   31|          0|
    |xp_reg_713                                |  31|   0|   31|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     |1386|   0| 1392|          6|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+----------------+-----+-----+------------+--------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | pool<2u, 32u, 32u> | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | pool<2u, 32u, 32u> | return value |
|ap_start        |  in |    1| ap_ctrl_hs | pool<2u, 32u, 32u> | return value |
|start_full_n    |  in |    1| ap_ctrl_hs | pool<2u, 32u, 32u> | return value |
|ap_done         | out |    1| ap_ctrl_hs | pool<2u, 32u, 32u> | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | pool<2u, 32u, 32u> | return value |
|ap_idle         | out |    1| ap_ctrl_hs | pool<2u, 32u, 32u> | return value |
|ap_ready        | out |    1| ap_ctrl_hs | pool<2u, 32u, 32u> | return value |
|start_out       | out |    1| ap_ctrl_hs | pool<2u, 32u, 32u> | return value |
|start_write     | out |    1| ap_ctrl_hs | pool<2u, 32u, 32u> | return value |
|in_V_V_dout     |  in |   32|   ap_fifo  |       in_V_V       |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |       in_V_V       |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |       in_V_V       |    pointer   |
|out_V_V_din     | out |   32|   ap_fifo  |       out_V_V      |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |       out_V_V      |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |       out_V_V      |    pointer   |
+----------------+-----+-----+------------+--------------------+--------------+

