
STM32_LAB3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000022b4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  080023c0  080023c0  000123c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080023e4  080023e4  0002001c  2**0
                  CONTENTS
  4 .ARM          00000000  080023e4  080023e4  0002001c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080023e4  080023e4  0002001c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080023e4  080023e4  000123e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080023e8  080023e8  000123e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000001c  20000000  080023ec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c0  2000001c  08002408  0002001c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000dc  08002408  000200dc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002001c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008b0a  00000000  00000000  00020045  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a1c  00000000  00000000  00028b4f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a78  00000000  00000000  0002a570  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000980  00000000  00000000  0002afe8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000168cf  00000000  00000000  0002b968  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000adc1  00000000  00000000  00042237  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000824c4  00000000  00000000  0004cff8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000cf4bc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000029ac  00000000  00000000  000cf510  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000001c 	.word	0x2000001c
 8000128:	00000000 	.word	0x00000000
 800012c:	080023a8 	.word	0x080023a8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000020 	.word	0x20000020
 8000148:	080023a8 	.word	0x080023a8

0800014c <display7SEG>:
#include "global.h"
#include "main.h"
#include "software_timer.h"

void display7SEG(int num)
 {
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
 8000154:	687b      	ldr	r3, [r7, #4]
 8000156:	2b09      	cmp	r3, #9
 8000158:	d87f      	bhi.n	800025a <display7SEG+0x10e>
 800015a:	a201      	add	r2, pc, #4	; (adr r2, 8000160 <display7SEG+0x14>)
 800015c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000160:	08000189 	.word	0x08000189
 8000164:	0800019f 	.word	0x0800019f
 8000168:	080001b5 	.word	0x080001b5
 800016c:	080001cb 	.word	0x080001cb
 8000170:	080001e1 	.word	0x080001e1
 8000174:	080001f7 	.word	0x080001f7
 8000178:	0800020d 	.word	0x0800020d
 800017c:	08000223 	.word	0x08000223
 8000180:	08000239 	.word	0x08000239
 8000184:	08000245 	.word	0x08000245
	switch(num)
	{
		 case 0:
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0 |GPIO_PIN_1 |GPIO_PIN_2 |GPIO_PIN_3 |GPIO_PIN_4 |GPIO_PIN_5, 0);
 8000188:	2200      	movs	r2, #0
 800018a:	213f      	movs	r1, #63	; 0x3f
 800018c:	4835      	ldr	r0, [pc, #212]	; (8000264 <display7SEG+0x118>)
 800018e:	f001 fa27 	bl	80015e0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6,1);
 8000192:	2201      	movs	r2, #1
 8000194:	2140      	movs	r1, #64	; 0x40
 8000196:	4833      	ldr	r0, [pc, #204]	; (8000264 <display7SEG+0x118>)
 8000198:	f001 fa22 	bl	80015e0 <HAL_GPIO_WritePin>
			break;
 800019c:	e05e      	b.n	800025c <display7SEG+0x110>
		 case 1:
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0  |GPIO_PIN_3 |GPIO_PIN_4 |GPIO_PIN_5 |GPIO_PIN_6, 1);
 800019e:	2201      	movs	r2, #1
 80001a0:	2179      	movs	r1, #121	; 0x79
 80001a2:	4830      	ldr	r0, [pc, #192]	; (8000264 <display7SEG+0x118>)
 80001a4:	f001 fa1c 	bl	80015e0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1 | GPIO_PIN_2,0);
 80001a8:	2200      	movs	r2, #0
 80001aa:	2106      	movs	r1, #6
 80001ac:	482d      	ldr	r0, [pc, #180]	; (8000264 <display7SEG+0x118>)
 80001ae:	f001 fa17 	bl	80015e0 <HAL_GPIO_WritePin>
			 break;
 80001b2:	e053      	b.n	800025c <display7SEG+0x110>
		 case 2:
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0 |GPIO_PIN_1 |GPIO_PIN_6 |GPIO_PIN_3 |GPIO_PIN_4 , 0);
 80001b4:	2200      	movs	r2, #0
 80001b6:	215b      	movs	r1, #91	; 0x5b
 80001b8:	482a      	ldr	r0, [pc, #168]	; (8000264 <display7SEG+0x118>)
 80001ba:	f001 fa11 	bl	80015e0 <HAL_GPIO_WritePin>
			 HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2 |GPIO_PIN_5,1);
 80001be:	2201      	movs	r2, #1
 80001c0:	2124      	movs	r1, #36	; 0x24
 80001c2:	4828      	ldr	r0, [pc, #160]	; (8000264 <display7SEG+0x118>)
 80001c4:	f001 fa0c 	bl	80015e0 <HAL_GPIO_WritePin>
			break;
 80001c8:	e048      	b.n	800025c <display7SEG+0x110>
		 case 3:
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0 |GPIO_PIN_1 |GPIO_PIN_6 |GPIO_PIN_3 |GPIO_PIN_2 , 0);
 80001ca:	2200      	movs	r2, #0
 80001cc:	214f      	movs	r1, #79	; 0x4f
 80001ce:	4825      	ldr	r0, [pc, #148]	; (8000264 <display7SEG+0x118>)
 80001d0:	f001 fa06 	bl	80015e0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4 |GPIO_PIN_5,1);
 80001d4:	2201      	movs	r2, #1
 80001d6:	2130      	movs	r1, #48	; 0x30
 80001d8:	4822      	ldr	r0, [pc, #136]	; (8000264 <display7SEG+0x118>)
 80001da:	f001 fa01 	bl	80015e0 <HAL_GPIO_WritePin>
			  break;
 80001de:	e03d      	b.n	800025c <display7SEG+0x110>
		 case 4:
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5 |GPIO_PIN_1 |GPIO_PIN_6 |GPIO_PIN_2 , 0);
 80001e0:	2200      	movs	r2, #0
 80001e2:	2166      	movs	r1, #102	; 0x66
 80001e4:	481f      	ldr	r0, [pc, #124]	; (8000264 <display7SEG+0x118>)
 80001e6:	f001 f9fb 	bl	80015e0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0 |GPIO_PIN_3 |GPIO_PIN_4,1);
 80001ea:	2201      	movs	r2, #1
 80001ec:	2119      	movs	r1, #25
 80001ee:	481d      	ldr	r0, [pc, #116]	; (8000264 <display7SEG+0x118>)
 80001f0:	f001 f9f6 	bl	80015e0 <HAL_GPIO_WritePin>
			break;
 80001f4:	e032      	b.n	800025c <display7SEG+0x110>
		 case 5:
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0 |GPIO_PIN_2 |GPIO_PIN_3 |GPIO_PIN_5| GPIO_PIN_6, 0);
 80001f6:	2200      	movs	r2, #0
 80001f8:	216d      	movs	r1, #109	; 0x6d
 80001fa:	481a      	ldr	r0, [pc, #104]	; (8000264 <display7SEG+0x118>)
 80001fc:	f001 f9f0 	bl	80015e0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1 |GPIO_PIN_4 ,1);
 8000200:	2201      	movs	r2, #1
 8000202:	2112      	movs	r1, #18
 8000204:	4817      	ldr	r0, [pc, #92]	; (8000264 <display7SEG+0x118>)
 8000206:	f001 f9eb 	bl	80015e0 <HAL_GPIO_WritePin>
			break;
 800020a:	e027      	b.n	800025c <display7SEG+0x110>
		 case 6:
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0 |GPIO_PIN_6 |GPIO_PIN_2 |GPIO_PIN_3 |GPIO_PIN_4 |GPIO_PIN_5, 0);
 800020c:	2200      	movs	r2, #0
 800020e:	217d      	movs	r1, #125	; 0x7d
 8000210:	4814      	ldr	r0, [pc, #80]	; (8000264 <display7SEG+0x118>)
 8000212:	f001 f9e5 	bl	80015e0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1,1);
 8000216:	2201      	movs	r2, #1
 8000218:	2102      	movs	r1, #2
 800021a:	4812      	ldr	r0, [pc, #72]	; (8000264 <display7SEG+0x118>)
 800021c:	f001 f9e0 	bl	80015e0 <HAL_GPIO_WritePin>
			break;
 8000220:	e01c      	b.n	800025c <display7SEG+0x110>
		 case 7:
			HAL_GPIO_WritePin(GPIOB,GPIO_PIN_3 |GPIO_PIN_4 |GPIO_PIN_5 |GPIO_PIN_6, 1);
 8000222:	2201      	movs	r2, #1
 8000224:	2178      	movs	r1, #120	; 0x78
 8000226:	480f      	ldr	r0, [pc, #60]	; (8000264 <display7SEG+0x118>)
 8000228:	f001 f9da 	bl	80015e0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0  | GPIO_PIN_1 | GPIO_PIN_2,0);
 800022c:	2200      	movs	r2, #0
 800022e:	2107      	movs	r1, #7
 8000230:	480c      	ldr	r0, [pc, #48]	; (8000264 <display7SEG+0x118>)
 8000232:	f001 f9d5 	bl	80015e0 <HAL_GPIO_WritePin>
				break;
 8000236:	e011      	b.n	800025c <display7SEG+0x110>
		 case 8:
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0 |GPIO_PIN_1 |GPIO_PIN_2 |GPIO_PIN_3 |GPIO_PIN_4 |GPIO_PIN_5|GPIO_PIN_6, 0);
 8000238:	2200      	movs	r2, #0
 800023a:	217f      	movs	r1, #127	; 0x7f
 800023c:	4809      	ldr	r0, [pc, #36]	; (8000264 <display7SEG+0x118>)
 800023e:	f001 f9cf 	bl	80015e0 <HAL_GPIO_WritePin>
				break;
 8000242:	e00b      	b.n	800025c <display7SEG+0x110>
		 case 9:
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0 |GPIO_PIN_1 |GPIO_PIN_2 |GPIO_PIN_3 |GPIO_PIN_6 |GPIO_PIN_5, 0);
 8000244:	2200      	movs	r2, #0
 8000246:	216f      	movs	r1, #111	; 0x6f
 8000248:	4806      	ldr	r0, [pc, #24]	; (8000264 <display7SEG+0x118>)
 800024a:	f001 f9c9 	bl	80015e0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4,1);
 800024e:	2201      	movs	r2, #1
 8000250:	2110      	movs	r1, #16
 8000252:	4804      	ldr	r0, [pc, #16]	; (8000264 <display7SEG+0x118>)
 8000254:	f001 f9c4 	bl	80015e0 <HAL_GPIO_WritePin>
			break;
 8000258:	e000      	b.n	800025c <display7SEG+0x110>
		 default:
			break;
 800025a:	bf00      	nop
	 }
 }
 800025c:	bf00      	nop
 800025e:	3708      	adds	r7, #8
 8000260:	46bd      	mov	sp, r7
 8000262:	bd80      	pop	{r7, pc}
 8000264:	40010c00 	.word	0x40010c00

08000268 <resetCountValue>:


enum LEDState state1 = RED;
enum LEDState state2 = GREEN;

void resetCountValue() {
 8000268:	b480      	push	{r7}
 800026a:	af00      	add	r7, sp, #0
	count1 = red_val;
 800026c:	4b08      	ldr	r3, [pc, #32]	; (8000290 <resetCountValue+0x28>)
 800026e:	681b      	ldr	r3, [r3, #0]
 8000270:	4a08      	ldr	r2, [pc, #32]	; (8000294 <resetCountValue+0x2c>)
 8000272:	6013      	str	r3, [r2, #0]
	count2 = green_val;
 8000274:	4b08      	ldr	r3, [pc, #32]	; (8000298 <resetCountValue+0x30>)
 8000276:	681b      	ldr	r3, [r3, #0]
 8000278:	4a08      	ldr	r2, [pc, #32]	; (800029c <resetCountValue+0x34>)
 800027a:	6013      	str	r3, [r2, #0]
	state1 = RED;
 800027c:	4b08      	ldr	r3, [pc, #32]	; (80002a0 <resetCountValue+0x38>)
 800027e:	2200      	movs	r2, #0
 8000280:	701a      	strb	r2, [r3, #0]
	state2 = GREEN;
 8000282:	4b08      	ldr	r3, [pc, #32]	; (80002a4 <resetCountValue+0x3c>)
 8000284:	2202      	movs	r2, #2
 8000286:	701a      	strb	r2, [r3, #0]
}
 8000288:	bf00      	nop
 800028a:	46bd      	mov	sp, r7
 800028c:	bc80      	pop	{r7}
 800028e:	4770      	bx	lr
 8000290:	2000007c 	.word	0x2000007c
 8000294:	20000000 	.word	0x20000000
 8000298:	20000080 	.word	0x20000080
 800029c:	20000004 	.word	0x20000004
 80002a0:	20000038 	.word	0x20000038
 80002a4:	20000008 	.word	0x20000008

080002a8 <Mode_1>:

void Mode_1(){
 80002a8:	b580      	push	{r7, lr}
 80002aa:	af00      	add	r7, sp, #0
	count1--;
 80002ac:	4b9c      	ldr	r3, [pc, #624]	; (8000520 <Mode_1+0x278>)
 80002ae:	681b      	ldr	r3, [r3, #0]
 80002b0:	3b01      	subs	r3, #1
 80002b2:	4a9b      	ldr	r2, [pc, #620]	; (8000520 <Mode_1+0x278>)
 80002b4:	6013      	str	r3, [r2, #0]
	count2--;
 80002b6:	4b9b      	ldr	r3, [pc, #620]	; (8000524 <Mode_1+0x27c>)
 80002b8:	681b      	ldr	r3, [r3, #0]
 80002ba:	3b01      	subs	r3, #1
 80002bc:	4a99      	ldr	r2, [pc, #612]	; (8000524 <Mode_1+0x27c>)
 80002be:	6013      	str	r3, [r2, #0]
	switch(state1){
 80002c0:	4b99      	ldr	r3, [pc, #612]	; (8000528 <Mode_1+0x280>)
 80002c2:	781b      	ldrb	r3, [r3, #0]
 80002c4:	2b02      	cmp	r3, #2
 80002c6:	d05b      	beq.n	8000380 <Mode_1+0xd8>
 80002c8:	2b02      	cmp	r3, #2
 80002ca:	f300 8083 	bgt.w	80003d4 <Mode_1+0x12c>
 80002ce:	2b00      	cmp	r3, #0
 80002d0:	d002      	beq.n	80002d8 <Mode_1+0x30>
 80002d2:	2b01      	cmp	r3, #1
 80002d4:	d02a      	beq.n	800032c <Mode_1+0x84>
				HAL_GPIO_WritePin(YELLOW_LIGHT_1_GPIO_Port, YELLOW_LIGHT_1_Pin, 0);
				HAL_GPIO_WritePin(GREEN_LIGHT_1_GPIO_Port, GREEN_LIGHT_1_Pin, 1);
			}
			break;
		default:
			break;
 80002d6:	e07d      	b.n	80003d4 <Mode_1+0x12c>
			HAL_GPIO_WritePin(RED_LIGHT_1_GPIO_Port, RED_LIGHT_1_Pin, 0);
 80002d8:	2200      	movs	r2, #0
 80002da:	2110      	movs	r1, #16
 80002dc:	4893      	ldr	r0, [pc, #588]	; (800052c <Mode_1+0x284>)
 80002de:	f001 f97f 	bl	80015e0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(YELLOW_LIGHT_1_GPIO_Port, YELLOW_LIGHT_1_Pin, 1);
 80002e2:	2201      	movs	r2, #1
 80002e4:	2120      	movs	r1, #32
 80002e6:	4891      	ldr	r0, [pc, #580]	; (800052c <Mode_1+0x284>)
 80002e8:	f001 f97a 	bl	80015e0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN_LIGHT_1_GPIO_Port, GREEN_LIGHT_1_Pin, 1);
 80002ec:	2201      	movs	r2, #1
 80002ee:	2140      	movs	r1, #64	; 0x40
 80002f0:	488e      	ldr	r0, [pc, #568]	; (800052c <Mode_1+0x284>)
 80002f2:	f001 f975 	bl	80015e0 <HAL_GPIO_WritePin>
			if(count1 <= 0)
 80002f6:	4b8a      	ldr	r3, [pc, #552]	; (8000520 <Mode_1+0x278>)
 80002f8:	681b      	ldr	r3, [r3, #0]
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	dc6c      	bgt.n	80003d8 <Mode_1+0x130>
				count1 = green_val;
 80002fe:	4b8c      	ldr	r3, [pc, #560]	; (8000530 <Mode_1+0x288>)
 8000300:	681b      	ldr	r3, [r3, #0]
 8000302:	4a87      	ldr	r2, [pc, #540]	; (8000520 <Mode_1+0x278>)
 8000304:	6013      	str	r3, [r2, #0]
				state1 = GREEN;
 8000306:	4b88      	ldr	r3, [pc, #544]	; (8000528 <Mode_1+0x280>)
 8000308:	2202      	movs	r2, #2
 800030a:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(RED_LIGHT_1_GPIO_Port, RED_LIGHT_1_Pin, 1);
 800030c:	2201      	movs	r2, #1
 800030e:	2110      	movs	r1, #16
 8000310:	4886      	ldr	r0, [pc, #536]	; (800052c <Mode_1+0x284>)
 8000312:	f001 f965 	bl	80015e0 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(YELLOW_LIGHT_1_GPIO_Port, YELLOW_LIGHT_1_Pin, 1);
 8000316:	2201      	movs	r2, #1
 8000318:	2120      	movs	r1, #32
 800031a:	4884      	ldr	r0, [pc, #528]	; (800052c <Mode_1+0x284>)
 800031c:	f001 f960 	bl	80015e0 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GREEN_LIGHT_1_GPIO_Port, GREEN_LIGHT_1_Pin, 0);
 8000320:	2200      	movs	r2, #0
 8000322:	2140      	movs	r1, #64	; 0x40
 8000324:	4881      	ldr	r0, [pc, #516]	; (800052c <Mode_1+0x284>)
 8000326:	f001 f95b 	bl	80015e0 <HAL_GPIO_WritePin>
			break;
 800032a:	e055      	b.n	80003d8 <Mode_1+0x130>
			HAL_GPIO_WritePin(RED_LIGHT_1_GPIO_Port, RED_LIGHT_1_Pin, 1);
 800032c:	2201      	movs	r2, #1
 800032e:	2110      	movs	r1, #16
 8000330:	487e      	ldr	r0, [pc, #504]	; (800052c <Mode_1+0x284>)
 8000332:	f001 f955 	bl	80015e0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(YELLOW_LIGHT_1_GPIO_Port, YELLOW_LIGHT_1_Pin, 0);
 8000336:	2200      	movs	r2, #0
 8000338:	2120      	movs	r1, #32
 800033a:	487c      	ldr	r0, [pc, #496]	; (800052c <Mode_1+0x284>)
 800033c:	f001 f950 	bl	80015e0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN_LIGHT_1_GPIO_Port, GREEN_LIGHT_1_Pin, 1);
 8000340:	2201      	movs	r2, #1
 8000342:	2140      	movs	r1, #64	; 0x40
 8000344:	4879      	ldr	r0, [pc, #484]	; (800052c <Mode_1+0x284>)
 8000346:	f001 f94b 	bl	80015e0 <HAL_GPIO_WritePin>
			if(count1 <= 0)
 800034a:	4b75      	ldr	r3, [pc, #468]	; (8000520 <Mode_1+0x278>)
 800034c:	681b      	ldr	r3, [r3, #0]
 800034e:	2b00      	cmp	r3, #0
 8000350:	dc44      	bgt.n	80003dc <Mode_1+0x134>
				count1 = red_val;
 8000352:	4b78      	ldr	r3, [pc, #480]	; (8000534 <Mode_1+0x28c>)
 8000354:	681b      	ldr	r3, [r3, #0]
 8000356:	4a72      	ldr	r2, [pc, #456]	; (8000520 <Mode_1+0x278>)
 8000358:	6013      	str	r3, [r2, #0]
				state1 = RED;
 800035a:	4b73      	ldr	r3, [pc, #460]	; (8000528 <Mode_1+0x280>)
 800035c:	2200      	movs	r2, #0
 800035e:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(RED_LIGHT_1_GPIO_Port, RED_LIGHT_1_Pin, 0);
 8000360:	2200      	movs	r2, #0
 8000362:	2110      	movs	r1, #16
 8000364:	4871      	ldr	r0, [pc, #452]	; (800052c <Mode_1+0x284>)
 8000366:	f001 f93b 	bl	80015e0 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(YELLOW_LIGHT_1_GPIO_Port, YELLOW_LIGHT_1_Pin, 1);
 800036a:	2201      	movs	r2, #1
 800036c:	2120      	movs	r1, #32
 800036e:	486f      	ldr	r0, [pc, #444]	; (800052c <Mode_1+0x284>)
 8000370:	f001 f936 	bl	80015e0 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GREEN_LIGHT_1_GPIO_Port, GREEN_LIGHT_1_Pin, 1);
 8000374:	2201      	movs	r2, #1
 8000376:	2140      	movs	r1, #64	; 0x40
 8000378:	486c      	ldr	r0, [pc, #432]	; (800052c <Mode_1+0x284>)
 800037a:	f001 f931 	bl	80015e0 <HAL_GPIO_WritePin>
			break;
 800037e:	e02d      	b.n	80003dc <Mode_1+0x134>
			HAL_GPIO_WritePin(RED_LIGHT_1_GPIO_Port, RED_LIGHT_1_Pin, 1);
 8000380:	2201      	movs	r2, #1
 8000382:	2110      	movs	r1, #16
 8000384:	4869      	ldr	r0, [pc, #420]	; (800052c <Mode_1+0x284>)
 8000386:	f001 f92b 	bl	80015e0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(YELLOW_LIGHT_1_GPIO_Port, YELLOW_LIGHT_1_Pin, 1);
 800038a:	2201      	movs	r2, #1
 800038c:	2120      	movs	r1, #32
 800038e:	4867      	ldr	r0, [pc, #412]	; (800052c <Mode_1+0x284>)
 8000390:	f001 f926 	bl	80015e0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN_LIGHT_1_GPIO_Port, GREEN_LIGHT_1_Pin, 0);
 8000394:	2200      	movs	r2, #0
 8000396:	2140      	movs	r1, #64	; 0x40
 8000398:	4864      	ldr	r0, [pc, #400]	; (800052c <Mode_1+0x284>)
 800039a:	f001 f921 	bl	80015e0 <HAL_GPIO_WritePin>
			if(count1 <= 0)
 800039e:	4b60      	ldr	r3, [pc, #384]	; (8000520 <Mode_1+0x278>)
 80003a0:	681b      	ldr	r3, [r3, #0]
 80003a2:	2b00      	cmp	r3, #0
 80003a4:	dc1c      	bgt.n	80003e0 <Mode_1+0x138>
				count1 = yellow_val;
 80003a6:	4b64      	ldr	r3, [pc, #400]	; (8000538 <Mode_1+0x290>)
 80003a8:	681b      	ldr	r3, [r3, #0]
 80003aa:	4a5d      	ldr	r2, [pc, #372]	; (8000520 <Mode_1+0x278>)
 80003ac:	6013      	str	r3, [r2, #0]
				state1 = RED;
 80003ae:	4b5e      	ldr	r3, [pc, #376]	; (8000528 <Mode_1+0x280>)
 80003b0:	2200      	movs	r2, #0
 80003b2:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(RED_LIGHT_1_GPIO_Port, RED_LIGHT_1_Pin, 1);
 80003b4:	2201      	movs	r2, #1
 80003b6:	2110      	movs	r1, #16
 80003b8:	485c      	ldr	r0, [pc, #368]	; (800052c <Mode_1+0x284>)
 80003ba:	f001 f911 	bl	80015e0 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(YELLOW_LIGHT_1_GPIO_Port, YELLOW_LIGHT_1_Pin, 0);
 80003be:	2200      	movs	r2, #0
 80003c0:	2120      	movs	r1, #32
 80003c2:	485a      	ldr	r0, [pc, #360]	; (800052c <Mode_1+0x284>)
 80003c4:	f001 f90c 	bl	80015e0 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GREEN_LIGHT_1_GPIO_Port, GREEN_LIGHT_1_Pin, 1);
 80003c8:	2201      	movs	r2, #1
 80003ca:	2140      	movs	r1, #64	; 0x40
 80003cc:	4857      	ldr	r0, [pc, #348]	; (800052c <Mode_1+0x284>)
 80003ce:	f001 f907 	bl	80015e0 <HAL_GPIO_WritePin>
			break;
 80003d2:	e005      	b.n	80003e0 <Mode_1+0x138>
			break;
 80003d4:	bf00      	nop
 80003d6:	e004      	b.n	80003e2 <Mode_1+0x13a>
			break;
 80003d8:	bf00      	nop
 80003da:	e002      	b.n	80003e2 <Mode_1+0x13a>
			break;
 80003dc:	bf00      	nop
 80003de:	e000      	b.n	80003e2 <Mode_1+0x13a>
			break;
 80003e0:	bf00      	nop


	}

	switch(state2){
 80003e2:	4b56      	ldr	r3, [pc, #344]	; (800053c <Mode_1+0x294>)
 80003e4:	781b      	ldrb	r3, [r3, #0]
 80003e6:	2b02      	cmp	r3, #2
 80003e8:	d063      	beq.n	80004b2 <Mode_1+0x20a>
 80003ea:	2b02      	cmp	r3, #2
 80003ec:	f300 808f 	bgt.w	800050e <Mode_1+0x266>
 80003f0:	2b00      	cmp	r3, #0
 80003f2:	d002      	beq.n	80003fa <Mode_1+0x152>
 80003f4:	2b01      	cmp	r3, #1
 80003f6:	d02e      	beq.n	8000456 <Mode_1+0x1ae>
					HAL_GPIO_WritePin(YELLOW_LIGHT_2_GPIO_Port, YELLOW_LIGHT_2_Pin, 0);
					HAL_GPIO_WritePin(GREEN_LIGHT_2_GPIO_Port, GREEN_LIGHT_2_Pin, 1);
				}
				break;
			default:
				break;
 80003f8:	e089      	b.n	800050e <Mode_1+0x266>
				HAL_GPIO_WritePin(RED_LIGHT_2_GPIO_Port, RED_LIGHT_2_Pin, 0);
 80003fa:	2200      	movs	r2, #0
 80003fc:	2180      	movs	r1, #128	; 0x80
 80003fe:	484b      	ldr	r0, [pc, #300]	; (800052c <Mode_1+0x284>)
 8000400:	f001 f8ee 	bl	80015e0 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(YELLOW_LIGHT_2_GPIO_Port, YELLOW_LIGHT_2_Pin, 1);
 8000404:	2201      	movs	r2, #1
 8000406:	f44f 7180 	mov.w	r1, #256	; 0x100
 800040a:	4848      	ldr	r0, [pc, #288]	; (800052c <Mode_1+0x284>)
 800040c:	f001 f8e8 	bl	80015e0 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GREEN_LIGHT_2_GPIO_Port, GREEN_LIGHT_2_Pin, 1);
 8000410:	2201      	movs	r2, #1
 8000412:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000416:	4845      	ldr	r0, [pc, #276]	; (800052c <Mode_1+0x284>)
 8000418:	f001 f8e2 	bl	80015e0 <HAL_GPIO_WritePin>
				if(count1 <= 0)
 800041c:	4b40      	ldr	r3, [pc, #256]	; (8000520 <Mode_1+0x278>)
 800041e:	681b      	ldr	r3, [r3, #0]
 8000420:	2b00      	cmp	r3, #0
 8000422:	dc76      	bgt.n	8000512 <Mode_1+0x26a>
					count2 = green_val;
 8000424:	4b42      	ldr	r3, [pc, #264]	; (8000530 <Mode_1+0x288>)
 8000426:	681b      	ldr	r3, [r3, #0]
 8000428:	4a3e      	ldr	r2, [pc, #248]	; (8000524 <Mode_1+0x27c>)
 800042a:	6013      	str	r3, [r2, #0]
					state2 = GREEN;
 800042c:	4b43      	ldr	r3, [pc, #268]	; (800053c <Mode_1+0x294>)
 800042e:	2202      	movs	r2, #2
 8000430:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_WritePin(RED_LIGHT_2_GPIO_Port, RED_LIGHT_2_Pin, 1);
 8000432:	2201      	movs	r2, #1
 8000434:	2180      	movs	r1, #128	; 0x80
 8000436:	483d      	ldr	r0, [pc, #244]	; (800052c <Mode_1+0x284>)
 8000438:	f001 f8d2 	bl	80015e0 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(YELLOW_LIGHT_2_GPIO_Port, YELLOW_LIGHT_2_Pin, 1);
 800043c:	2201      	movs	r2, #1
 800043e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000442:	483a      	ldr	r0, [pc, #232]	; (800052c <Mode_1+0x284>)
 8000444:	f001 f8cc 	bl	80015e0 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GREEN_LIGHT_2_GPIO_Port, GREEN_LIGHT_2_Pin, 0);
 8000448:	2200      	movs	r2, #0
 800044a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800044e:	4837      	ldr	r0, [pc, #220]	; (800052c <Mode_1+0x284>)
 8000450:	f001 f8c6 	bl	80015e0 <HAL_GPIO_WritePin>
				break;
 8000454:	e05d      	b.n	8000512 <Mode_1+0x26a>
				HAL_GPIO_WritePin(RED_LIGHT_2_GPIO_Port, RED_LIGHT_2_Pin, 1);
 8000456:	2201      	movs	r2, #1
 8000458:	2180      	movs	r1, #128	; 0x80
 800045a:	4834      	ldr	r0, [pc, #208]	; (800052c <Mode_1+0x284>)
 800045c:	f001 f8c0 	bl	80015e0 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(YELLOW_LIGHT_2_GPIO_Port, YELLOW_LIGHT_2_Pin, 0);
 8000460:	2200      	movs	r2, #0
 8000462:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000466:	4831      	ldr	r0, [pc, #196]	; (800052c <Mode_1+0x284>)
 8000468:	f001 f8ba 	bl	80015e0 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GREEN_LIGHT_2_GPIO_Port, GREEN_LIGHT_2_Pin, 1);
 800046c:	2201      	movs	r2, #1
 800046e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000472:	482e      	ldr	r0, [pc, #184]	; (800052c <Mode_1+0x284>)
 8000474:	f001 f8b4 	bl	80015e0 <HAL_GPIO_WritePin>
				if(count1 <= 0)
 8000478:	4b29      	ldr	r3, [pc, #164]	; (8000520 <Mode_1+0x278>)
 800047a:	681b      	ldr	r3, [r3, #0]
 800047c:	2b00      	cmp	r3, #0
 800047e:	dc4a      	bgt.n	8000516 <Mode_1+0x26e>
					count2 = red_val;
 8000480:	4b2c      	ldr	r3, [pc, #176]	; (8000534 <Mode_1+0x28c>)
 8000482:	681b      	ldr	r3, [r3, #0]
 8000484:	4a27      	ldr	r2, [pc, #156]	; (8000524 <Mode_1+0x27c>)
 8000486:	6013      	str	r3, [r2, #0]
					state2 = RED;
 8000488:	4b2c      	ldr	r3, [pc, #176]	; (800053c <Mode_1+0x294>)
 800048a:	2200      	movs	r2, #0
 800048c:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_WritePin(RED_LIGHT_2_GPIO_Port, RED_LIGHT_2_Pin, 0);
 800048e:	2200      	movs	r2, #0
 8000490:	2180      	movs	r1, #128	; 0x80
 8000492:	4826      	ldr	r0, [pc, #152]	; (800052c <Mode_1+0x284>)
 8000494:	f001 f8a4 	bl	80015e0 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(YELLOW_LIGHT_2_GPIO_Port, YELLOW_LIGHT_2_Pin, 1);
 8000498:	2201      	movs	r2, #1
 800049a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800049e:	4823      	ldr	r0, [pc, #140]	; (800052c <Mode_1+0x284>)
 80004a0:	f001 f89e 	bl	80015e0 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GREEN_LIGHT_2_GPIO_Port, GREEN_LIGHT_2_Pin, 1);
 80004a4:	2201      	movs	r2, #1
 80004a6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80004aa:	4820      	ldr	r0, [pc, #128]	; (800052c <Mode_1+0x284>)
 80004ac:	f001 f898 	bl	80015e0 <HAL_GPIO_WritePin>
				break;
 80004b0:	e031      	b.n	8000516 <Mode_1+0x26e>
				HAL_GPIO_WritePin(RED_LIGHT_2_GPIO_Port, RED_LIGHT_2_Pin, 1);
 80004b2:	2201      	movs	r2, #1
 80004b4:	2180      	movs	r1, #128	; 0x80
 80004b6:	481d      	ldr	r0, [pc, #116]	; (800052c <Mode_1+0x284>)
 80004b8:	f001 f892 	bl	80015e0 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(YELLOW_LIGHT_2_GPIO_Port, YELLOW_LIGHT_2_Pin, 1);
 80004bc:	2201      	movs	r2, #1
 80004be:	f44f 7180 	mov.w	r1, #256	; 0x100
 80004c2:	481a      	ldr	r0, [pc, #104]	; (800052c <Mode_1+0x284>)
 80004c4:	f001 f88c 	bl	80015e0 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GREEN_LIGHT_2_GPIO_Port, GREEN_LIGHT_2_Pin, 0);
 80004c8:	2200      	movs	r2, #0
 80004ca:	f44f 7100 	mov.w	r1, #512	; 0x200
 80004ce:	4817      	ldr	r0, [pc, #92]	; (800052c <Mode_1+0x284>)
 80004d0:	f001 f886 	bl	80015e0 <HAL_GPIO_WritePin>
				if(count1 <= 0)
 80004d4:	4b12      	ldr	r3, [pc, #72]	; (8000520 <Mode_1+0x278>)
 80004d6:	681b      	ldr	r3, [r3, #0]
 80004d8:	2b00      	cmp	r3, #0
 80004da:	dc1e      	bgt.n	800051a <Mode_1+0x272>
					count2 = yellow_val;
 80004dc:	4b16      	ldr	r3, [pc, #88]	; (8000538 <Mode_1+0x290>)
 80004de:	681b      	ldr	r3, [r3, #0]
 80004e0:	4a10      	ldr	r2, [pc, #64]	; (8000524 <Mode_1+0x27c>)
 80004e2:	6013      	str	r3, [r2, #0]
					state2 = RED;
 80004e4:	4b15      	ldr	r3, [pc, #84]	; (800053c <Mode_1+0x294>)
 80004e6:	2200      	movs	r2, #0
 80004e8:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_WritePin(RED_LIGHT_2_GPIO_Port, RED_LIGHT_2_Pin, 1);
 80004ea:	2201      	movs	r2, #1
 80004ec:	2180      	movs	r1, #128	; 0x80
 80004ee:	480f      	ldr	r0, [pc, #60]	; (800052c <Mode_1+0x284>)
 80004f0:	f001 f876 	bl	80015e0 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(YELLOW_LIGHT_2_GPIO_Port, YELLOW_LIGHT_2_Pin, 0);
 80004f4:	2200      	movs	r2, #0
 80004f6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80004fa:	480c      	ldr	r0, [pc, #48]	; (800052c <Mode_1+0x284>)
 80004fc:	f001 f870 	bl	80015e0 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GREEN_LIGHT_2_GPIO_Port, GREEN_LIGHT_2_Pin, 1);
 8000500:	2201      	movs	r2, #1
 8000502:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000506:	4809      	ldr	r0, [pc, #36]	; (800052c <Mode_1+0x284>)
 8000508:	f001 f86a 	bl	80015e0 <HAL_GPIO_WritePin>
				break;
 800050c:	e005      	b.n	800051a <Mode_1+0x272>
				break;
 800050e:	bf00      	nop
 8000510:	e004      	b.n	800051c <Mode_1+0x274>
				break;
 8000512:	bf00      	nop
 8000514:	e002      	b.n	800051c <Mode_1+0x274>
				break;
 8000516:	bf00      	nop
 8000518:	e000      	b.n	800051c <Mode_1+0x274>
				break;
 800051a:	bf00      	nop


		}
}
 800051c:	bf00      	nop
 800051e:	bd80      	pop	{r7, pc}
 8000520:	20000000 	.word	0x20000000
 8000524:	20000004 	.word	0x20000004
 8000528:	20000038 	.word	0x20000038
 800052c:	40010800 	.word	0x40010800
 8000530:	20000080 	.word	0x20000080
 8000534:	2000007c 	.word	0x2000007c
 8000538:	20000078 	.word	0x20000078
 800053c:	20000008 	.word	0x20000008

08000540 <get7SEGval_2>:




static int get7SEGval_2(){
 8000540:	b480      	push	{r7}
 8000542:	af00      	add	r7, sp, #0
	switch (mode){
 8000544:	4b10      	ldr	r3, [pc, #64]	; (8000588 <get7SEGval_2+0x48>)
 8000546:	681b      	ldr	r3, [r3, #0]
 8000548:	3b01      	subs	r3, #1
 800054a:	2b03      	cmp	r3, #3
 800054c:	d816      	bhi.n	800057c <get7SEGval_2+0x3c>
 800054e:	a201      	add	r2, pc, #4	; (adr r2, 8000554 <get7SEGval_2+0x14>)
 8000550:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000554:	08000565 	.word	0x08000565
 8000558:	0800056b 	.word	0x0800056b
 800055c:	08000571 	.word	0x08000571
 8000560:	08000577 	.word	0x08000577
		case 1:
			return count2;
 8000564:	4b09      	ldr	r3, [pc, #36]	; (800058c <get7SEGval_2+0x4c>)
 8000566:	681b      	ldr	r3, [r3, #0]
 8000568:	e009      	b.n	800057e <get7SEGval_2+0x3e>
		case 2:
			return red_temp;
 800056a:	4b09      	ldr	r3, [pc, #36]	; (8000590 <get7SEGval_2+0x50>)
 800056c:	681b      	ldr	r3, [r3, #0]
 800056e:	e006      	b.n	800057e <get7SEGval_2+0x3e>
		case 3:
			return yellow_temp;
 8000570:	4b08      	ldr	r3, [pc, #32]	; (8000594 <get7SEGval_2+0x54>)
 8000572:	681b      	ldr	r3, [r3, #0]
 8000574:	e003      	b.n	800057e <get7SEGval_2+0x3e>
		case 4:
			return green_temp;
 8000576:	4b08      	ldr	r3, [pc, #32]	; (8000598 <get7SEGval_2+0x58>)
 8000578:	681b      	ldr	r3, [r3, #0]
 800057a:	e000      	b.n	800057e <get7SEGval_2+0x3e>
		default:
			break;
 800057c:	bf00      	nop
	}
}
 800057e:	4618      	mov	r0, r3
 8000580:	46bd      	mov	sp, r7
 8000582:	bc80      	pop	{r7}
 8000584:	4770      	bx	lr
 8000586:	bf00      	nop
 8000588:	2000000c 	.word	0x2000000c
 800058c:	20000004 	.word	0x20000004
 8000590:	20000084 	.word	0x20000084
 8000594:	20000088 	.word	0x20000088
 8000598:	2000008c 	.word	0x2000008c

0800059c <LedDisplayMode>:


void LedDisplayMode(){
 800059c:	b580      	push	{r7, lr}
 800059e:	af00      	add	r7, sp, #0
	switch(mode)
 80005a0:	4b4e      	ldr	r3, [pc, #312]	; (80006dc <LedDisplayMode+0x140>)
 80005a2:	681b      	ldr	r3, [r3, #0]
 80005a4:	3b01      	subs	r3, #1
 80005a6:	2b03      	cmp	r3, #3
 80005a8:	f200 808c 	bhi.w	80006c4 <LedDisplayMode+0x128>
 80005ac:	a201      	add	r2, pc, #4	; (adr r2, 80005b4 <LedDisplayMode+0x18>)
 80005ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80005b2:	bf00      	nop
 80005b4:	080005c5 	.word	0x080005c5
 80005b8:	080005db 	.word	0x080005db
 80005bc:	08000629 	.word	0x08000629
 80005c0:	08000677 	.word	0x08000677
	{
		case 1:
			if(get_timer0_flag())
 80005c4:	f000 fc96 	bl	8000ef4 <get_timer0_flag>
 80005c8:	4603      	mov	r3, r0
 80005ca:	2b00      	cmp	r3, #0
 80005cc:	d07c      	beq.n	80006c8 <LedDisplayMode+0x12c>
			{
				setTimer0(200); ///
 80005ce:	20c8      	movs	r0, #200	; 0xc8
 80005d0:	f000 fc68 	bl	8000ea4 <setTimer0>
				Mode_1();
 80005d4:	f7ff fe68 	bl	80002a8 <Mode_1>

			}
			break;
 80005d8:	e076      	b.n	80006c8 <LedDisplayMode+0x12c>
		case 2:
			if(get_timer0_flag())
 80005da:	f000 fc8b 	bl	8000ef4 <get_timer0_flag>
 80005de:	4603      	mov	r3, r0
 80005e0:	2b00      	cmp	r3, #0
 80005e2:	d073      	beq.n	80006cc <LedDisplayMode+0x130>
			{
				setTimer0(50); /// den do nhap nhay 2 hz
 80005e4:	2032      	movs	r0, #50	; 0x32
 80005e6:	f000 fc5d 	bl	8000ea4 <setTimer0>
				HAL_GPIO_TogglePin(RED_LIGHT_1_GPIO_Port, RED_LIGHT_1_Pin);
 80005ea:	2110      	movs	r1, #16
 80005ec:	483c      	ldr	r0, [pc, #240]	; (80006e0 <LedDisplayMode+0x144>)
 80005ee:	f001 f80f 	bl	8001610 <HAL_GPIO_TogglePin>
				HAL_GPIO_TogglePin(RED_LIGHT_2_GPIO_Port, RED_LIGHT_2_Pin);
 80005f2:	2180      	movs	r1, #128	; 0x80
 80005f4:	483a      	ldr	r0, [pc, #232]	; (80006e0 <LedDisplayMode+0x144>)
 80005f6:	f001 f80b 	bl	8001610 <HAL_GPIO_TogglePin>


				HAL_GPIO_WritePin(YELLOW_LIGHT_1_GPIO_Port, YELLOW_LIGHT_1_Pin, 1);
 80005fa:	2201      	movs	r2, #1
 80005fc:	2120      	movs	r1, #32
 80005fe:	4838      	ldr	r0, [pc, #224]	; (80006e0 <LedDisplayMode+0x144>)
 8000600:	f000 ffee 	bl	80015e0 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(YELLOW_LIGHT_2_GPIO_Port, YELLOW_LIGHT_2_Pin,1);
 8000604:	2201      	movs	r2, #1
 8000606:	f44f 7180 	mov.w	r1, #256	; 0x100
 800060a:	4835      	ldr	r0, [pc, #212]	; (80006e0 <LedDisplayMode+0x144>)
 800060c:	f000 ffe8 	bl	80015e0 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GREEN_LIGHT_1_GPIO_Port, GREEN_LIGHT_1_Pin, 1);
 8000610:	2201      	movs	r2, #1
 8000612:	2140      	movs	r1, #64	; 0x40
 8000614:	4832      	ldr	r0, [pc, #200]	; (80006e0 <LedDisplayMode+0x144>)
 8000616:	f000 ffe3 	bl	80015e0 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GREEN_LIGHT_2_GPIO_Port, GREEN_LIGHT_2_Pin, 1);
 800061a:	2201      	movs	r2, #1
 800061c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000620:	482f      	ldr	r0, [pc, #188]	; (80006e0 <LedDisplayMode+0x144>)
 8000622:	f000 ffdd 	bl	80015e0 <HAL_GPIO_WritePin>
			}
			break;
 8000626:	e051      	b.n	80006cc <LedDisplayMode+0x130>
		case 3:
			if(get_timer0_flag())
 8000628:	f000 fc64 	bl	8000ef4 <get_timer0_flag>
 800062c:	4603      	mov	r3, r0
 800062e:	2b00      	cmp	r3, #0
 8000630:	d04e      	beq.n	80006d0 <LedDisplayMode+0x134>
			{
				setTimer0(50); /// den vang nhap nhay 2 hz
 8000632:	2032      	movs	r0, #50	; 0x32
 8000634:	f000 fc36 	bl	8000ea4 <setTimer0>
				HAL_GPIO_TogglePin(YELLOW_LIGHT_1_GPIO_Port, YELLOW_LIGHT_1_Pin);
 8000638:	2120      	movs	r1, #32
 800063a:	4829      	ldr	r0, [pc, #164]	; (80006e0 <LedDisplayMode+0x144>)
 800063c:	f000 ffe8 	bl	8001610 <HAL_GPIO_TogglePin>
				HAL_GPIO_TogglePin(YELLOW_LIGHT_2_GPIO_Port, YELLOW_LIGHT_2_Pin);
 8000640:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000644:	4826      	ldr	r0, [pc, #152]	; (80006e0 <LedDisplayMode+0x144>)
 8000646:	f000 ffe3 	bl	8001610 <HAL_GPIO_TogglePin>


				HAL_GPIO_WritePin(RED_LIGHT_1_GPIO_Port, RED_LIGHT_1_Pin, 1);
 800064a:	2201      	movs	r2, #1
 800064c:	2110      	movs	r1, #16
 800064e:	4824      	ldr	r0, [pc, #144]	; (80006e0 <LedDisplayMode+0x144>)
 8000650:	f000 ffc6 	bl	80015e0 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(RED_LIGHT_2_GPIO_Port, RED_LIGHT_2_Pin, 1);
 8000654:	2201      	movs	r2, #1
 8000656:	2180      	movs	r1, #128	; 0x80
 8000658:	4821      	ldr	r0, [pc, #132]	; (80006e0 <LedDisplayMode+0x144>)
 800065a:	f000 ffc1 	bl	80015e0 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GREEN_LIGHT_1_GPIO_Port, GREEN_LIGHT_1_Pin, 1);
 800065e:	2201      	movs	r2, #1
 8000660:	2140      	movs	r1, #64	; 0x40
 8000662:	481f      	ldr	r0, [pc, #124]	; (80006e0 <LedDisplayMode+0x144>)
 8000664:	f000 ffbc 	bl	80015e0 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GREEN_LIGHT_2_GPIO_Port, GREEN_LIGHT_2_Pin, 1);
 8000668:	2201      	movs	r2, #1
 800066a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800066e:	481c      	ldr	r0, [pc, #112]	; (80006e0 <LedDisplayMode+0x144>)
 8000670:	f000 ffb6 	bl	80015e0 <HAL_GPIO_WritePin>
			}
			break;
 8000674:	e02c      	b.n	80006d0 <LedDisplayMode+0x134>
		case 4:
			if(get_timer0_flag())
 8000676:	f000 fc3d 	bl	8000ef4 <get_timer0_flag>
 800067a:	4603      	mov	r3, r0
 800067c:	2b00      	cmp	r3, #0
 800067e:	d029      	beq.n	80006d4 <LedDisplayMode+0x138>
			{
				setTimer0(50); /// den vang nhap nhay 2 hz
 8000680:	2032      	movs	r0, #50	; 0x32
 8000682:	f000 fc0f 	bl	8000ea4 <setTimer0>
				HAL_GPIO_TogglePin(GREEN_LIGHT_1_GPIO_Port, GREEN_LIGHT_1_Pin);
 8000686:	2140      	movs	r1, #64	; 0x40
 8000688:	4815      	ldr	r0, [pc, #84]	; (80006e0 <LedDisplayMode+0x144>)
 800068a:	f000 ffc1 	bl	8001610 <HAL_GPIO_TogglePin>
				HAL_GPIO_TogglePin(GREEN_LIGHT_2_GPIO_Port, GREEN_LIGHT_2_Pin);
 800068e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000692:	4813      	ldr	r0, [pc, #76]	; (80006e0 <LedDisplayMode+0x144>)
 8000694:	f000 ffbc 	bl	8001610 <HAL_GPIO_TogglePin>


				HAL_GPIO_WritePin(RED_LIGHT_1_GPIO_Port, RED_LIGHT_1_Pin, 1);
 8000698:	2201      	movs	r2, #1
 800069a:	2110      	movs	r1, #16
 800069c:	4810      	ldr	r0, [pc, #64]	; (80006e0 <LedDisplayMode+0x144>)
 800069e:	f000 ff9f 	bl	80015e0 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(RED_LIGHT_2_GPIO_Port, RED_LIGHT_2_Pin,1);
 80006a2:	2201      	movs	r2, #1
 80006a4:	2180      	movs	r1, #128	; 0x80
 80006a6:	480e      	ldr	r0, [pc, #56]	; (80006e0 <LedDisplayMode+0x144>)
 80006a8:	f000 ff9a 	bl	80015e0 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(YELLOW_LIGHT_1_GPIO_Port, YELLOW_LIGHT_1_Pin, 1);
 80006ac:	2201      	movs	r2, #1
 80006ae:	2120      	movs	r1, #32
 80006b0:	480b      	ldr	r0, [pc, #44]	; (80006e0 <LedDisplayMode+0x144>)
 80006b2:	f000 ff95 	bl	80015e0 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(YELLOW_LIGHT_2_GPIO_Port, YELLOW_LIGHT_2_Pin, 1);
 80006b6:	2201      	movs	r2, #1
 80006b8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80006bc:	4808      	ldr	r0, [pc, #32]	; (80006e0 <LedDisplayMode+0x144>)
 80006be:	f000 ff8f 	bl	80015e0 <HAL_GPIO_WritePin>
			}
			break;
 80006c2:	e007      	b.n	80006d4 <LedDisplayMode+0x138>
		default:
			break;
 80006c4:	bf00      	nop
 80006c6:	e006      	b.n	80006d6 <LedDisplayMode+0x13a>
			break;
 80006c8:	bf00      	nop
 80006ca:	e004      	b.n	80006d6 <LedDisplayMode+0x13a>
			break;
 80006cc:	bf00      	nop
 80006ce:	e002      	b.n	80006d6 <LedDisplayMode+0x13a>
			break;
 80006d0:	bf00      	nop
 80006d2:	e000      	b.n	80006d6 <LedDisplayMode+0x13a>
			break;
 80006d4:	bf00      	nop
	}
}
 80006d6:	bf00      	nop
 80006d8:	bd80      	pop	{r7, pc}
 80006da:	bf00      	nop
 80006dc:	2000000c 	.word	0x2000000c
 80006e0:	40010800 	.word	0x40010800

080006e4 <LedScanning>:

void LedScanning(){
 80006e4:	b580      	push	{r7, lr}
 80006e6:	af00      	add	r7, sp, #0
	static int index = 0;
	switch (index) {
 80006e8:	4b53      	ldr	r3, [pc, #332]	; (8000838 <LedScanning+0x154>)
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	2b03      	cmp	r3, #3
 80006ee:	f200 80a0 	bhi.w	8000832 <LedScanning+0x14e>
 80006f2:	a201      	add	r2, pc, #4	; (adr r2, 80006f8 <LedScanning+0x14>)
 80006f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80006f8:	08000709 	.word	0x08000709
 80006fc:	08000747 	.word	0x08000747
 8000700:	08000789 	.word	0x08000789
 8000704:	080007d9 	.word	0x080007d9
		case 0:
			// value
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_RESET);
 8000708:	2200      	movs	r2, #0
 800070a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800070e:	484b      	ldr	r0, [pc, #300]	; (800083c <LedScanning+0x158>)
 8000710:	f000 ff66 	bl	80015e0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_RESET);
 8000714:	2200      	movs	r2, #0
 8000716:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800071a:	4848      	ldr	r0, [pc, #288]	; (800083c <LedScanning+0x158>)
 800071c:	f000 ff60 	bl	80015e0 <HAL_GPIO_WritePin>

			//mode
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_RESET);
 8000720:	2200      	movs	r2, #0
 8000722:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000726:	4845      	ldr	r0, [pc, #276]	; (800083c <LedScanning+0x158>)
 8000728:	f000 ff5a 	bl	80015e0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_SET);
 800072c:	2201      	movs	r2, #1
 800072e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000732:	4842      	ldr	r0, [pc, #264]	; (800083c <LedScanning+0x158>)
 8000734:	f000 ff54 	bl	80015e0 <HAL_GPIO_WritePin>

			display7SEG(0);
 8000738:	2000      	movs	r0, #0
 800073a:	f7ff fd07 	bl	800014c <display7SEG>
			index = 1;
 800073e:	4b3e      	ldr	r3, [pc, #248]	; (8000838 <LedScanning+0x154>)
 8000740:	2201      	movs	r2, #1
 8000742:	601a      	str	r2, [r3, #0]
			break;
 8000744:	e076      	b.n	8000834 <LedScanning+0x150>
		case 1:
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_RESET);
 8000746:	2200      	movs	r2, #0
 8000748:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800074c:	483b      	ldr	r0, [pc, #236]	; (800083c <LedScanning+0x158>)
 800074e:	f000 ff47 	bl	80015e0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_RESET);
 8000752:	2200      	movs	r2, #0
 8000754:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000758:	4838      	ldr	r0, [pc, #224]	; (800083c <LedScanning+0x158>)
 800075a:	f000 ff41 	bl	80015e0 <HAL_GPIO_WritePin>

			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_RESET);
 800075e:	2200      	movs	r2, #0
 8000760:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000764:	4835      	ldr	r0, [pc, #212]	; (800083c <LedScanning+0x158>)
 8000766:	f000 ff3b 	bl	80015e0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 800076a:	2201      	movs	r2, #1
 800076c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000770:	4832      	ldr	r0, [pc, #200]	; (800083c <LedScanning+0x158>)
 8000772:	f000 ff35 	bl	80015e0 <HAL_GPIO_WritePin>
			display7SEG(mode);
 8000776:	4b32      	ldr	r3, [pc, #200]	; (8000840 <LedScanning+0x15c>)
 8000778:	681b      	ldr	r3, [r3, #0]
 800077a:	4618      	mov	r0, r3
 800077c:	f7ff fce6 	bl	800014c <display7SEG>
			index = 2;
 8000780:	4b2d      	ldr	r3, [pc, #180]	; (8000838 <LedScanning+0x154>)
 8000782:	2202      	movs	r2, #2
 8000784:	601a      	str	r2, [r3, #0]
			break;
 8000786:	e055      	b.n	8000834 <LedScanning+0x150>
		case 2:
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_RESET);
 8000788:	2200      	movs	r2, #0
 800078a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800078e:	482b      	ldr	r0, [pc, #172]	; (800083c <LedScanning+0x158>)
 8000790:	f000 ff26 	bl	80015e0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_RESET);
 8000794:	2200      	movs	r2, #0
 8000796:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800079a:	4828      	ldr	r0, [pc, #160]	; (800083c <LedScanning+0x158>)
 800079c:	f000 ff20 	bl	80015e0 <HAL_GPIO_WritePin>

			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_RESET);
 80007a0:	2200      	movs	r2, #0
 80007a2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80007a6:	4825      	ldr	r0, [pc, #148]	; (800083c <LedScanning+0x158>)
 80007a8:	f000 ff1a 	bl	80015e0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
 80007ac:	2201      	movs	r2, #1
 80007ae:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80007b2:	4822      	ldr	r0, [pc, #136]	; (800083c <LedScanning+0x158>)
 80007b4:	f000 ff14 	bl	80015e0 <HAL_GPIO_WritePin>
			display7SEG(get7SEGval_2() / 10);
 80007b8:	f7ff fec2 	bl	8000540 <get7SEGval_2>
 80007bc:	4603      	mov	r3, r0
 80007be:	4a21      	ldr	r2, [pc, #132]	; (8000844 <LedScanning+0x160>)
 80007c0:	fb82 1203 	smull	r1, r2, r2, r3
 80007c4:	1092      	asrs	r2, r2, #2
 80007c6:	17db      	asrs	r3, r3, #31
 80007c8:	1ad3      	subs	r3, r2, r3
 80007ca:	4618      	mov	r0, r3
 80007cc:	f7ff fcbe 	bl	800014c <display7SEG>
			index = 3;
 80007d0:	4b19      	ldr	r3, [pc, #100]	; (8000838 <LedScanning+0x154>)
 80007d2:	2203      	movs	r2, #3
 80007d4:	601a      	str	r2, [r3, #0]
			break;
 80007d6:	e02d      	b.n	8000834 <LedScanning+0x150>
		case 3:
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_RESET);
 80007d8:	2200      	movs	r2, #0
 80007da:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80007de:	4817      	ldr	r0, [pc, #92]	; (800083c <LedScanning+0x158>)
 80007e0:	f000 fefe 	bl	80015e0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_RESET);
 80007e4:	2200      	movs	r2, #0
 80007e6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80007ea:	4814      	ldr	r0, [pc, #80]	; (800083c <LedScanning+0x158>)
 80007ec:	f000 fef8 	bl	80015e0 <HAL_GPIO_WritePin>

			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_RESET);
 80007f0:	2200      	movs	r2, #0
 80007f2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80007f6:	4811      	ldr	r0, [pc, #68]	; (800083c <LedScanning+0x158>)
 80007f8:	f000 fef2 	bl	80015e0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
 80007fc:	2201      	movs	r2, #1
 80007fe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000802:	480e      	ldr	r0, [pc, #56]	; (800083c <LedScanning+0x158>)
 8000804:	f000 feec 	bl	80015e0 <HAL_GPIO_WritePin>
			display7SEG(get7SEGval_2() % 10);
 8000808:	f7ff fe9a 	bl	8000540 <get7SEGval_2>
 800080c:	4601      	mov	r1, r0
 800080e:	4b0d      	ldr	r3, [pc, #52]	; (8000844 <LedScanning+0x160>)
 8000810:	fb83 2301 	smull	r2, r3, r3, r1
 8000814:	109a      	asrs	r2, r3, #2
 8000816:	17cb      	asrs	r3, r1, #31
 8000818:	1ad2      	subs	r2, r2, r3
 800081a:	4613      	mov	r3, r2
 800081c:	009b      	lsls	r3, r3, #2
 800081e:	4413      	add	r3, r2
 8000820:	005b      	lsls	r3, r3, #1
 8000822:	1aca      	subs	r2, r1, r3
 8000824:	4610      	mov	r0, r2
 8000826:	f7ff fc91 	bl	800014c <display7SEG>
			index = 0;
 800082a:	4b03      	ldr	r3, [pc, #12]	; (8000838 <LedScanning+0x154>)
 800082c:	2200      	movs	r2, #0
 800082e:	601a      	str	r2, [r3, #0]
			break;
 8000830:	e000      	b.n	8000834 <LedScanning+0x150>
		default:
			break;
 8000832:	bf00      	nop
	}
}
 8000834:	bf00      	nop
 8000836:	bd80      	pop	{r7, pc}
 8000838:	2000003c 	.word	0x2000003c
 800083c:	40010800 	.word	0x40010800
 8000840:	2000000c 	.word	0x2000000c
 8000844:	66666667 	.word	0x66666667

08000848 <LedTimeDurationInit>:
int mode = 1;
int red_val, green_val, yellow_val;
int red_temp, green_temp, yellow_temp;


void LedTimeDurationInit() {
 8000848:	b480      	push	{r7}
 800084a:	af00      	add	r7, sp, #0
	red_val = RED_INIT;
 800084c:	4b0c      	ldr	r3, [pc, #48]	; (8000880 <LedTimeDurationInit+0x38>)
 800084e:	220a      	movs	r2, #10
 8000850:	601a      	str	r2, [r3, #0]
	green_val = YELLOW_INIT;
 8000852:	4b0c      	ldr	r3, [pc, #48]	; (8000884 <LedTimeDurationInit+0x3c>)
 8000854:	2203      	movs	r2, #3
 8000856:	601a      	str	r2, [r3, #0]
	yellow_val = GREEN_INIT;
 8000858:	4b0b      	ldr	r3, [pc, #44]	; (8000888 <LedTimeDurationInit+0x40>)
 800085a:	2207      	movs	r2, #7
 800085c:	601a      	str	r2, [r3, #0]

	red_temp = red_val;
 800085e:	4b08      	ldr	r3, [pc, #32]	; (8000880 <LedTimeDurationInit+0x38>)
 8000860:	681b      	ldr	r3, [r3, #0]
 8000862:	4a0a      	ldr	r2, [pc, #40]	; (800088c <LedTimeDurationInit+0x44>)
 8000864:	6013      	str	r3, [r2, #0]
	yellow_temp = green_val;
 8000866:	4b07      	ldr	r3, [pc, #28]	; (8000884 <LedTimeDurationInit+0x3c>)
 8000868:	681b      	ldr	r3, [r3, #0]
 800086a:	4a09      	ldr	r2, [pc, #36]	; (8000890 <LedTimeDurationInit+0x48>)
 800086c:	6013      	str	r3, [r2, #0]
	green_temp = yellow_val;
 800086e:	4b06      	ldr	r3, [pc, #24]	; (8000888 <LedTimeDurationInit+0x40>)
 8000870:	681b      	ldr	r3, [r3, #0]
 8000872:	4a08      	ldr	r2, [pc, #32]	; (8000894 <LedTimeDurationInit+0x4c>)
 8000874:	6013      	str	r3, [r2, #0]
}
 8000876:	bf00      	nop
 8000878:	46bd      	mov	sp, r7
 800087a:	bc80      	pop	{r7}
 800087c:	4770      	bx	lr
 800087e:	bf00      	nop
 8000880:	2000007c 	.word	0x2000007c
 8000884:	20000080 	.word	0x20000080
 8000888:	20000078 	.word	0x20000078
 800088c:	20000084 	.word	0x20000084
 8000890:	20000088 	.word	0x20000088
 8000894:	2000008c 	.word	0x2000008c

08000898 <UpdateMode>:
#include "input_reading.h"

enum ButtonState{BUTTON_RELEASED, BUTTON_PRESSED, BUTTON_PRESSED_MORE_THAN_1_SECOND} ;
enum ButtonState buttonState[3] = {BUTTON_RELEASED};

void UpdateMode(){
 8000898:	b580      	push	{r7, lr}
 800089a:	af00      	add	r7, sp, #0
	switch (buttonState[0])
 800089c:	4b16      	ldr	r3, [pc, #88]	; (80008f8 <UpdateMode+0x60>)
 800089e:	781b      	ldrb	r3, [r3, #0]
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d002      	beq.n	80008aa <UpdateMode+0x12>
 80008a4:	2b01      	cmp	r3, #1
 80008a6:	d018      	beq.n	80008da <UpdateMode+0x42>
			{
				buttonState[0] = BUTTON_RELEASED;
			}
			break;
		default:
			break;
 80008a8:	e024      	b.n	80008f4 <UpdateMode+0x5c>
			if(is_button_pressed(0))
 80008aa:	2000      	movs	r0, #0
 80008ac:	f000 f988 	bl	8000bc0 <is_button_pressed>
 80008b0:	4603      	mov	r3, r0
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	d01b      	beq.n	80008ee <UpdateMode+0x56>
				buttonState[0] = BUTTON_PRESSED;
 80008b6:	4b10      	ldr	r3, [pc, #64]	; (80008f8 <UpdateMode+0x60>)
 80008b8:	2201      	movs	r2, #1
 80008ba:	701a      	strb	r2, [r3, #0]
				mode++;
 80008bc:	4b0f      	ldr	r3, [pc, #60]	; (80008fc <UpdateMode+0x64>)
 80008be:	681b      	ldr	r3, [r3, #0]
 80008c0:	3301      	adds	r3, #1
 80008c2:	4a0e      	ldr	r2, [pc, #56]	; (80008fc <UpdateMode+0x64>)
 80008c4:	6013      	str	r3, [r2, #0]
				if(mode >= 5)
 80008c6:	4b0d      	ldr	r3, [pc, #52]	; (80008fc <UpdateMode+0x64>)
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	2b04      	cmp	r3, #4
 80008cc:	dd0f      	ble.n	80008ee <UpdateMode+0x56>
					mode = 1;
 80008ce:	4b0b      	ldr	r3, [pc, #44]	; (80008fc <UpdateMode+0x64>)
 80008d0:	2201      	movs	r2, #1
 80008d2:	601a      	str	r2, [r3, #0]
					resetCountValue();
 80008d4:	f7ff fcc8 	bl	8000268 <resetCountValue>
			break;
 80008d8:	e009      	b.n	80008ee <UpdateMode+0x56>
			if(!is_button_pressed(0))
 80008da:	2000      	movs	r0, #0
 80008dc:	f000 f970 	bl	8000bc0 <is_button_pressed>
 80008e0:	4603      	mov	r3, r0
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d105      	bne.n	80008f2 <UpdateMode+0x5a>
				buttonState[0] = BUTTON_RELEASED;
 80008e6:	4b04      	ldr	r3, [pc, #16]	; (80008f8 <UpdateMode+0x60>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	701a      	strb	r2, [r3, #0]
			break;
 80008ec:	e001      	b.n	80008f2 <UpdateMode+0x5a>
			break;
 80008ee:	bf00      	nop
 80008f0:	e000      	b.n	80008f4 <UpdateMode+0x5c>
			break;
 80008f2:	bf00      	nop

	}
}
 80008f4:	bf00      	nop
 80008f6:	bd80      	pop	{r7, pc}
 80008f8:	20000040 	.word	0x20000040
 80008fc:	2000000c 	.word	0x2000000c

08000900 <increaseTempValue>:


static void increaseTempValue(){
 8000900:	b480      	push	{r7}
 8000902:	af00      	add	r7, sp, #0
	switch(mode){
 8000904:	4b1b      	ldr	r3, [pc, #108]	; (8000974 <increaseTempValue+0x74>)
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	2b04      	cmp	r3, #4
 800090a:	d01f      	beq.n	800094c <increaseTempValue+0x4c>
 800090c:	2b04      	cmp	r3, #4
 800090e:	dc29      	bgt.n	8000964 <increaseTempValue+0x64>
 8000910:	2b02      	cmp	r3, #2
 8000912:	d002      	beq.n	800091a <increaseTempValue+0x1a>
 8000914:	2b03      	cmp	r3, #3
 8000916:	d00d      	beq.n	8000934 <increaseTempValue+0x34>
			if(yellow_temp >= 100) yellow_temp = 0;
		case 4:
			green_temp++;
			if(green_temp >= 100) green_temp = 0;
		default:
			break;
 8000918:	e024      	b.n	8000964 <increaseTempValue+0x64>
			red_temp++;
 800091a:	4b17      	ldr	r3, [pc, #92]	; (8000978 <increaseTempValue+0x78>)
 800091c:	681b      	ldr	r3, [r3, #0]
 800091e:	3301      	adds	r3, #1
 8000920:	4a15      	ldr	r2, [pc, #84]	; (8000978 <increaseTempValue+0x78>)
 8000922:	6013      	str	r3, [r2, #0]
			if(red_temp >= 100) red_temp = 0;
 8000924:	4b14      	ldr	r3, [pc, #80]	; (8000978 <increaseTempValue+0x78>)
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	2b63      	cmp	r3, #99	; 0x63
 800092a:	dd1d      	ble.n	8000968 <increaseTempValue+0x68>
 800092c:	4b12      	ldr	r3, [pc, #72]	; (8000978 <increaseTempValue+0x78>)
 800092e:	2200      	movs	r2, #0
 8000930:	601a      	str	r2, [r3, #0]
			break;
 8000932:	e019      	b.n	8000968 <increaseTempValue+0x68>
			yellow_temp++;
 8000934:	4b11      	ldr	r3, [pc, #68]	; (800097c <increaseTempValue+0x7c>)
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	3301      	adds	r3, #1
 800093a:	4a10      	ldr	r2, [pc, #64]	; (800097c <increaseTempValue+0x7c>)
 800093c:	6013      	str	r3, [r2, #0]
			if(yellow_temp >= 100) yellow_temp = 0;
 800093e:	4b0f      	ldr	r3, [pc, #60]	; (800097c <increaseTempValue+0x7c>)
 8000940:	681b      	ldr	r3, [r3, #0]
 8000942:	2b63      	cmp	r3, #99	; 0x63
 8000944:	dd02      	ble.n	800094c <increaseTempValue+0x4c>
 8000946:	4b0d      	ldr	r3, [pc, #52]	; (800097c <increaseTempValue+0x7c>)
 8000948:	2200      	movs	r2, #0
 800094a:	601a      	str	r2, [r3, #0]
			green_temp++;
 800094c:	4b0c      	ldr	r3, [pc, #48]	; (8000980 <increaseTempValue+0x80>)
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	3301      	adds	r3, #1
 8000952:	4a0b      	ldr	r2, [pc, #44]	; (8000980 <increaseTempValue+0x80>)
 8000954:	6013      	str	r3, [r2, #0]
			if(green_temp >= 100) green_temp = 0;
 8000956:	4b0a      	ldr	r3, [pc, #40]	; (8000980 <increaseTempValue+0x80>)
 8000958:	681b      	ldr	r3, [r3, #0]
 800095a:	2b63      	cmp	r3, #99	; 0x63
 800095c:	dd02      	ble.n	8000964 <increaseTempValue+0x64>
 800095e:	4b08      	ldr	r3, [pc, #32]	; (8000980 <increaseTempValue+0x80>)
 8000960:	2200      	movs	r2, #0
 8000962:	601a      	str	r2, [r3, #0]
			break;
 8000964:	bf00      	nop
 8000966:	e000      	b.n	800096a <increaseTempValue+0x6a>
			break;
 8000968:	bf00      	nop
	}
}
 800096a:	bf00      	nop
 800096c:	46bd      	mov	sp, r7
 800096e:	bc80      	pop	{r7}
 8000970:	4770      	bx	lr
 8000972:	bf00      	nop
 8000974:	2000000c 	.word	0x2000000c
 8000978:	20000084 	.word	0x20000084
 800097c:	20000088 	.word	0x20000088
 8000980:	2000008c 	.word	0x2000008c

08000984 <setNewDurationValue>:


static void setNewDurationValue()
{
 8000984:	b480      	push	{r7}
 8000986:	b083      	sub	sp, #12
 8000988:	af00      	add	r7, sp, #0
	int diff = 0;
 800098a:	2300      	movs	r3, #0
 800098c:	607b      	str	r3, [r7, #4]
	switch(mode){
 800098e:	4b2b      	ldr	r3, [pc, #172]	; (8000a3c <setNewDurationValue+0xb8>)
 8000990:	681b      	ldr	r3, [r3, #0]
 8000992:	2b04      	cmp	r3, #4
 8000994:	d034      	beq.n	8000a00 <setNewDurationValue+0x7c>
 8000996:	2b04      	cmp	r3, #4
 8000998:	dc49      	bgt.n	8000a2e <setNewDurationValue+0xaa>
 800099a:	2b02      	cmp	r3, #2
 800099c:	d002      	beq.n	80009a4 <setNewDurationValue+0x20>
 800099e:	2b03      	cmp	r3, #3
 80009a0:	d017      	beq.n	80009d2 <setNewDurationValue+0x4e>
			green_val = green_temp;
			red_val += diff;
			red_temp += diff;
			break;
		default:
			break;
 80009a2:	e044      	b.n	8000a2e <setNewDurationValue+0xaa>
			diff = red_temp  - red_val;
 80009a4:	4b26      	ldr	r3, [pc, #152]	; (8000a40 <setNewDurationValue+0xbc>)
 80009a6:	681a      	ldr	r2, [r3, #0]
 80009a8:	4b26      	ldr	r3, [pc, #152]	; (8000a44 <setNewDurationValue+0xc0>)
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	1ad3      	subs	r3, r2, r3
 80009ae:	607b      	str	r3, [r7, #4]
			red_val = red_temp;
 80009b0:	4b23      	ldr	r3, [pc, #140]	; (8000a40 <setNewDurationValue+0xbc>)
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	4a23      	ldr	r2, [pc, #140]	; (8000a44 <setNewDurationValue+0xc0>)
 80009b6:	6013      	str	r3, [r2, #0]
			green_val += diff;
 80009b8:	4b23      	ldr	r3, [pc, #140]	; (8000a48 <setNewDurationValue+0xc4>)
 80009ba:	681a      	ldr	r2, [r3, #0]
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	4413      	add	r3, r2
 80009c0:	4a21      	ldr	r2, [pc, #132]	; (8000a48 <setNewDurationValue+0xc4>)
 80009c2:	6013      	str	r3, [r2, #0]
			green_temp += diff;
 80009c4:	4b21      	ldr	r3, [pc, #132]	; (8000a4c <setNewDurationValue+0xc8>)
 80009c6:	681a      	ldr	r2, [r3, #0]
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	4413      	add	r3, r2
 80009cc:	4a1f      	ldr	r2, [pc, #124]	; (8000a4c <setNewDurationValue+0xc8>)
 80009ce:	6013      	str	r3, [r2, #0]
			break;
 80009d0:	e02e      	b.n	8000a30 <setNewDurationValue+0xac>
			diff = yellow_temp  - yellow_val;
 80009d2:	4b1f      	ldr	r3, [pc, #124]	; (8000a50 <setNewDurationValue+0xcc>)
 80009d4:	681a      	ldr	r2, [r3, #0]
 80009d6:	4b1f      	ldr	r3, [pc, #124]	; (8000a54 <setNewDurationValue+0xd0>)
 80009d8:	681b      	ldr	r3, [r3, #0]
 80009da:	1ad3      	subs	r3, r2, r3
 80009dc:	607b      	str	r3, [r7, #4]
			yellow_val = yellow_temp;
 80009de:	4b1c      	ldr	r3, [pc, #112]	; (8000a50 <setNewDurationValue+0xcc>)
 80009e0:	681b      	ldr	r3, [r3, #0]
 80009e2:	4a1c      	ldr	r2, [pc, #112]	; (8000a54 <setNewDurationValue+0xd0>)
 80009e4:	6013      	str	r3, [r2, #0]
			red_val += diff;
 80009e6:	4b17      	ldr	r3, [pc, #92]	; (8000a44 <setNewDurationValue+0xc0>)
 80009e8:	681a      	ldr	r2, [r3, #0]
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	4413      	add	r3, r2
 80009ee:	4a15      	ldr	r2, [pc, #84]	; (8000a44 <setNewDurationValue+0xc0>)
 80009f0:	6013      	str	r3, [r2, #0]
			red_temp += diff;
 80009f2:	4b13      	ldr	r3, [pc, #76]	; (8000a40 <setNewDurationValue+0xbc>)
 80009f4:	681a      	ldr	r2, [r3, #0]
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	4413      	add	r3, r2
 80009fa:	4a11      	ldr	r2, [pc, #68]	; (8000a40 <setNewDurationValue+0xbc>)
 80009fc:	6013      	str	r3, [r2, #0]
			break;
 80009fe:	e017      	b.n	8000a30 <setNewDurationValue+0xac>
			diff = green_temp  - green_val;
 8000a00:	4b12      	ldr	r3, [pc, #72]	; (8000a4c <setNewDurationValue+0xc8>)
 8000a02:	681a      	ldr	r2, [r3, #0]
 8000a04:	4b10      	ldr	r3, [pc, #64]	; (8000a48 <setNewDurationValue+0xc4>)
 8000a06:	681b      	ldr	r3, [r3, #0]
 8000a08:	1ad3      	subs	r3, r2, r3
 8000a0a:	607b      	str	r3, [r7, #4]
			green_val = green_temp;
 8000a0c:	4b0f      	ldr	r3, [pc, #60]	; (8000a4c <setNewDurationValue+0xc8>)
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	4a0d      	ldr	r2, [pc, #52]	; (8000a48 <setNewDurationValue+0xc4>)
 8000a12:	6013      	str	r3, [r2, #0]
			red_val += diff;
 8000a14:	4b0b      	ldr	r3, [pc, #44]	; (8000a44 <setNewDurationValue+0xc0>)
 8000a16:	681a      	ldr	r2, [r3, #0]
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	4413      	add	r3, r2
 8000a1c:	4a09      	ldr	r2, [pc, #36]	; (8000a44 <setNewDurationValue+0xc0>)
 8000a1e:	6013      	str	r3, [r2, #0]
			red_temp += diff;
 8000a20:	4b07      	ldr	r3, [pc, #28]	; (8000a40 <setNewDurationValue+0xbc>)
 8000a22:	681a      	ldr	r2, [r3, #0]
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	4413      	add	r3, r2
 8000a28:	4a05      	ldr	r2, [pc, #20]	; (8000a40 <setNewDurationValue+0xbc>)
 8000a2a:	6013      	str	r3, [r2, #0]
			break;
 8000a2c:	e000      	b.n	8000a30 <setNewDurationValue+0xac>
			break;
 8000a2e:	bf00      	nop
	}

}
 8000a30:	bf00      	nop
 8000a32:	370c      	adds	r7, #12
 8000a34:	46bd      	mov	sp, r7
 8000a36:	bc80      	pop	{r7}
 8000a38:	4770      	bx	lr
 8000a3a:	bf00      	nop
 8000a3c:	2000000c 	.word	0x2000000c
 8000a40:	20000084 	.word	0x20000084
 8000a44:	2000007c 	.word	0x2000007c
 8000a48:	20000080 	.word	0x20000080
 8000a4c:	2000008c 	.word	0x2000008c
 8000a50:	20000088 	.word	0x20000088
 8000a54:	20000078 	.word	0x20000078

08000a58 <fsm_for_input_processing>:


void fsm_for_input_processing(void){
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	af00      	add	r7, sp, #0
	switch(buttonState[1]){
 8000a5c:	4b35      	ldr	r3, [pc, #212]	; (8000b34 <fsm_for_input_processing+0xdc>)
 8000a5e:	785b      	ldrb	r3, [r3, #1]
 8000a60:	2b02      	cmp	r3, #2
 8000a62:	d028      	beq.n	8000ab6 <fsm_for_input_processing+0x5e>
 8000a64:	2b02      	cmp	r3, #2
 8000a66:	dc3b      	bgt.n	8000ae0 <fsm_for_input_processing+0x88>
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d002      	beq.n	8000a72 <fsm_for_input_processing+0x1a>
 8000a6c:	2b01      	cmp	r3, #1
 8000a6e:	d00c      	beq.n	8000a8a <fsm_for_input_processing+0x32>
				}
			}
			//todo
			break;
		default:
			break;
 8000a70:	e036      	b.n	8000ae0 <fsm_for_input_processing+0x88>
			if(is_button_pressed(1)){
 8000a72:	2001      	movs	r0, #1
 8000a74:	f000 f8a4 	bl	8000bc0 <is_button_pressed>
 8000a78:	4603      	mov	r3, r0
 8000a7a:	2b00      	cmp	r3, #0
 8000a7c:	d032      	beq.n	8000ae4 <fsm_for_input_processing+0x8c>
				buttonState[1] = BUTTON_PRESSED;
 8000a7e:	4b2d      	ldr	r3, [pc, #180]	; (8000b34 <fsm_for_input_processing+0xdc>)
 8000a80:	2201      	movs	r2, #1
 8000a82:	705a      	strb	r2, [r3, #1]
				increaseTempValue();
 8000a84:	f7ff ff3c 	bl	8000900 <increaseTempValue>
			break;
 8000a88:	e02c      	b.n	8000ae4 <fsm_for_input_processing+0x8c>
			if(!is_button_pressed(1)){
 8000a8a:	2001      	movs	r0, #1
 8000a8c:	f000 f898 	bl	8000bc0 <is_button_pressed>
 8000a90:	4603      	mov	r3, r0
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d103      	bne.n	8000a9e <fsm_for_input_processing+0x46>
				buttonState[1] = BUTTON_RELEASED;
 8000a96:	4b27      	ldr	r3, [pc, #156]	; (8000b34 <fsm_for_input_processing+0xdc>)
 8000a98:	2200      	movs	r2, #0
 8000a9a:	705a      	strb	r2, [r3, #1]
			break;
 8000a9c:	e024      	b.n	8000ae8 <fsm_for_input_processing+0x90>
				if(is_button_pressed_1s(1)){
 8000a9e:	2001      	movs	r0, #1
 8000aa0:	f000 f8a8 	bl	8000bf4 <is_button_pressed_1s>
 8000aa4:	4603      	mov	r3, r0
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d01e      	beq.n	8000ae8 <fsm_for_input_processing+0x90>
					buttonState[1] = BUTTON_PRESSED_MORE_THAN_1_SECOND;
 8000aaa:	4b22      	ldr	r3, [pc, #136]	; (8000b34 <fsm_for_input_processing+0xdc>)
 8000aac:	2202      	movs	r2, #2
 8000aae:	705a      	strb	r2, [r3, #1]
					increaseTempValue();
 8000ab0:	f7ff ff26 	bl	8000900 <increaseTempValue>
			break;
 8000ab4:	e018      	b.n	8000ae8 <fsm_for_input_processing+0x90>
			if(!is_button_pressed(1)){
 8000ab6:	2001      	movs	r0, #1
 8000ab8:	f000 f882 	bl	8000bc0 <is_button_pressed>
 8000abc:	4603      	mov	r3, r0
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	d103      	bne.n	8000aca <fsm_for_input_processing+0x72>
				buttonState[1] = BUTTON_RELEASED;
 8000ac2:	4b1c      	ldr	r3, [pc, #112]	; (8000b34 <fsm_for_input_processing+0xdc>)
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	705a      	strb	r2, [r3, #1]
			break;
 8000ac8:	e010      	b.n	8000aec <fsm_for_input_processing+0x94>
				if(is_button_held(1)){
 8000aca:	2001      	movs	r0, #1
 8000acc:	f000 f8ac 	bl	8000c28 <is_button_held>
 8000ad0:	4603      	mov	r3, r0
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d00a      	beq.n	8000aec <fsm_for_input_processing+0x94>
					resetCountValue();
 8000ad6:	f7ff fbc7 	bl	8000268 <resetCountValue>
					increaseTempValue();
 8000ada:	f7ff ff11 	bl	8000900 <increaseTempValue>
			break;
 8000ade:	e005      	b.n	8000aec <fsm_for_input_processing+0x94>
			break;
 8000ae0:	bf00      	nop
 8000ae2:	e004      	b.n	8000aee <fsm_for_input_processing+0x96>
			break;
 8000ae4:	bf00      	nop
 8000ae6:	e002      	b.n	8000aee <fsm_for_input_processing+0x96>
			break;
 8000ae8:	bf00      	nop
 8000aea:	e000      	b.n	8000aee <fsm_for_input_processing+0x96>
			break;
 8000aec:	bf00      	nop
	}


	switch (buttonState[2]) {
 8000aee:	4b11      	ldr	r3, [pc, #68]	; (8000b34 <fsm_for_input_processing+0xdc>)
 8000af0:	789b      	ldrb	r3, [r3, #2]
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d002      	beq.n	8000afc <fsm_for_input_processing+0xa4>
 8000af6:	2b01      	cmp	r3, #1
 8000af8:	d00c      	beq.n	8000b14 <fsm_for_input_processing+0xbc>
			if (!is_button_pressed(2)) {
				buttonState[2] = BUTTON_RELEASED;
			}
			break;
		default:
			break;
 8000afa:	e018      	b.n	8000b2e <fsm_for_input_processing+0xd6>
			if (is_button_pressed(2)) {
 8000afc:	2002      	movs	r0, #2
 8000afe:	f000 f85f 	bl	8000bc0 <is_button_pressed>
 8000b02:	4603      	mov	r3, r0
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d00f      	beq.n	8000b28 <fsm_for_input_processing+0xd0>
				buttonState[2] = BUTTON_PRESSED;
 8000b08:	4b0a      	ldr	r3, [pc, #40]	; (8000b34 <fsm_for_input_processing+0xdc>)
 8000b0a:	2201      	movs	r2, #1
 8000b0c:	709a      	strb	r2, [r3, #2]
				setNewDurationValue();
 8000b0e:	f7ff ff39 	bl	8000984 <setNewDurationValue>
			break;
 8000b12:	e009      	b.n	8000b28 <fsm_for_input_processing+0xd0>
			if (!is_button_pressed(2)) {
 8000b14:	2002      	movs	r0, #2
 8000b16:	f000 f853 	bl	8000bc0 <is_button_pressed>
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d105      	bne.n	8000b2c <fsm_for_input_processing+0xd4>
				buttonState[2] = BUTTON_RELEASED;
 8000b20:	4b04      	ldr	r3, [pc, #16]	; (8000b34 <fsm_for_input_processing+0xdc>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	709a      	strb	r2, [r3, #2]
			break;
 8000b26:	e001      	b.n	8000b2c <fsm_for_input_processing+0xd4>
			break;
 8000b28:	bf00      	nop
 8000b2a:	e000      	b.n	8000b2e <fsm_for_input_processing+0xd6>
			break;
 8000b2c:	bf00      	nop
	}

}
 8000b2e:	bf00      	nop
 8000b30:	bd80      	pop	{r7, pc}
 8000b32:	bf00      	nop
 8000b34:	20000040 	.word	0x20000040

08000b38 <init_buffer>:
static uint8_t flagForButtonHold[N0_OF_BUTTONS];
//we define counter for automatically increasing the value
//after the button is pressed more than 1 second.
static uint16_t counterForButtonPress1s[N0_OF_BUTTONS];
static uint16_t counterForButtonHold[N0_OF_BUTTONS];
void init_buffer(){
 8000b38:	b480      	push	{r7}
 8000b3a:	b083      	sub	sp, #12
 8000b3c:	af00      	add	r7, sp, #0
	for(int i = 0; i < N0_OF_BUTTONS;i++)
 8000b3e:	2300      	movs	r3, #0
 8000b40:	607b      	str	r3, [r7, #4]
 8000b42:	e025      	b.n	8000b90 <init_buffer+0x58>
	{
		buttonBuffer[i] = BUTTON_IS_RELEASED;
 8000b44:	4a17      	ldr	r2, [pc, #92]	; (8000ba4 <init_buffer+0x6c>)
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	4413      	add	r3, r2
 8000b4a:	2201      	movs	r2, #1
 8000b4c:	701a      	strb	r2, [r3, #0]
		debounceButtonBuffer1[i] = BUTTON_IS_RELEASED;
 8000b4e:	4a16      	ldr	r2, [pc, #88]	; (8000ba8 <init_buffer+0x70>)
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	4413      	add	r3, r2
 8000b54:	2201      	movs	r2, #1
 8000b56:	701a      	strb	r2, [r3, #0]
		debounceButtonBuffer2[i] = BUTTON_IS_RELEASED;
 8000b58:	4a14      	ldr	r2, [pc, #80]	; (8000bac <init_buffer+0x74>)
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	4413      	add	r3, r2
 8000b5e:	2201      	movs	r2, #1
 8000b60:	701a      	strb	r2, [r3, #0]
		flagForButtonPress1s[i] = 0;
 8000b62:	4a13      	ldr	r2, [pc, #76]	; (8000bb0 <init_buffer+0x78>)
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	4413      	add	r3, r2
 8000b68:	2200      	movs	r2, #0
 8000b6a:	701a      	strb	r2, [r3, #0]
		counterForButtonPress1s[i] = 0;
 8000b6c:	4a11      	ldr	r2, [pc, #68]	; (8000bb4 <init_buffer+0x7c>)
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	2100      	movs	r1, #0
 8000b72:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		counterForButtonHold[i] = 0;
 8000b76:	4a10      	ldr	r2, [pc, #64]	; (8000bb8 <init_buffer+0x80>)
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	2100      	movs	r1, #0
 8000b7c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		flagForButtonHold[i] = 0;
 8000b80:	4a0e      	ldr	r2, [pc, #56]	; (8000bbc <init_buffer+0x84>)
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	4413      	add	r3, r2
 8000b86:	2200      	movs	r2, #0
 8000b88:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < N0_OF_BUTTONS;i++)
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	3301      	adds	r3, #1
 8000b8e:	607b      	str	r3, [r7, #4]
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	2b02      	cmp	r3, #2
 8000b94:	ddd6      	ble.n	8000b44 <init_buffer+0xc>
	}
}
 8000b96:	bf00      	nop
 8000b98:	bf00      	nop
 8000b9a:	370c      	adds	r7, #12
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	bc80      	pop	{r7}
 8000ba0:	4770      	bx	lr
 8000ba2:	bf00      	nop
 8000ba4:	20000044 	.word	0x20000044
 8000ba8:	20000048 	.word	0x20000048
 8000bac:	2000004c 	.word	0x2000004c
 8000bb0:	20000050 	.word	0x20000050
 8000bb4:	20000058 	.word	0x20000058
 8000bb8:	20000060 	.word	0x20000060
 8000bbc:	20000054 	.word	0x20000054

08000bc0 <is_button_pressed>:
			}
		}

	}
}
unsigned char is_button_pressed(uint8_t index){
 8000bc0:	b480      	push	{r7}
 8000bc2:	b083      	sub	sp, #12
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	71fb      	strb	r3, [r7, #7]
	if(index >= N0_OF_BUTTONS) return 0;
 8000bca:	79fb      	ldrb	r3, [r7, #7]
 8000bcc:	2b02      	cmp	r3, #2
 8000bce:	d901      	bls.n	8000bd4 <is_button_pressed+0x14>
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	e007      	b.n	8000be4 <is_button_pressed+0x24>
	return (buttonBuffer[index] == BUTTON_IS_PRESSED);
 8000bd4:	79fb      	ldrb	r3, [r7, #7]
 8000bd6:	4a06      	ldr	r2, [pc, #24]	; (8000bf0 <is_button_pressed+0x30>)
 8000bd8:	5cd3      	ldrb	r3, [r2, r3]
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	bf0c      	ite	eq
 8000bde:	2301      	moveq	r3, #1
 8000be0:	2300      	movne	r3, #0
 8000be2:	b2db      	uxtb	r3, r3
}
 8000be4:	4618      	mov	r0, r3
 8000be6:	370c      	adds	r7, #12
 8000be8:	46bd      	mov	sp, r7
 8000bea:	bc80      	pop	{r7}
 8000bec:	4770      	bx	lr
 8000bee:	bf00      	nop
 8000bf0:	20000044 	.word	0x20000044

08000bf4 <is_button_pressed_1s>:
unsigned char is_button_pressed_1s(unsigned char index){
 8000bf4:	b480      	push	{r7}
 8000bf6:	b083      	sub	sp, #12
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	4603      	mov	r3, r0
 8000bfc:	71fb      	strb	r3, [r7, #7]
	if(index >= N0_OF_BUTTONS) return 0xff;
 8000bfe:	79fb      	ldrb	r3, [r7, #7]
 8000c00:	2b02      	cmp	r3, #2
 8000c02:	d901      	bls.n	8000c08 <is_button_pressed_1s+0x14>
 8000c04:	23ff      	movs	r3, #255	; 0xff
 8000c06:	e007      	b.n	8000c18 <is_button_pressed_1s+0x24>
	return (flagForButtonPress1s[index] == 1);
 8000c08:	79fb      	ldrb	r3, [r7, #7]
 8000c0a:	4a06      	ldr	r2, [pc, #24]	; (8000c24 <is_button_pressed_1s+0x30>)
 8000c0c:	5cd3      	ldrb	r3, [r2, r3]
 8000c0e:	2b01      	cmp	r3, #1
 8000c10:	bf0c      	ite	eq
 8000c12:	2301      	moveq	r3, #1
 8000c14:	2300      	movne	r3, #0
 8000c16:	b2db      	uxtb	r3, r3
}
 8000c18:	4618      	mov	r0, r3
 8000c1a:	370c      	adds	r7, #12
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	bc80      	pop	{r7}
 8000c20:	4770      	bx	lr
 8000c22:	bf00      	nop
 8000c24:	20000050 	.word	0x20000050

08000c28 <is_button_held>:

unsigned char is_button_held(unsigned char index) {
 8000c28:	b480      	push	{r7}
 8000c2a:	b083      	sub	sp, #12
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	4603      	mov	r3, r0
 8000c30:	71fb      	strb	r3, [r7, #7]
	if (index >= N0_OF_BUTTONS) return 0;
 8000c32:	79fb      	ldrb	r3, [r7, #7]
 8000c34:	2b02      	cmp	r3, #2
 8000c36:	d901      	bls.n	8000c3c <is_button_held+0x14>
 8000c38:	2300      	movs	r3, #0
 8000c3a:	e007      	b.n	8000c4c <is_button_held+0x24>
	return (flagForButtonHold[index] == 1);
 8000c3c:	79fb      	ldrb	r3, [r7, #7]
 8000c3e:	4a06      	ldr	r2, [pc, #24]	; (8000c58 <is_button_held+0x30>)
 8000c40:	5cd3      	ldrb	r3, [r2, r3]
 8000c42:	2b01      	cmp	r3, #1
 8000c44:	bf0c      	ite	eq
 8000c46:	2301      	moveq	r3, #1
 8000c48:	2300      	movne	r3, #0
 8000c4a:	b2db      	uxtb	r3, r3
}
 8000c4c:	4618      	mov	r0, r3
 8000c4e:	370c      	adds	r7, #12
 8000c50:	46bd      	mov	sp, r7
 8000c52:	bc80      	pop	{r7}
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop
 8000c58:	20000054 	.word	0x20000054

08000c5c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c60:	f000 f9fe 	bl	8001060 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c64:	f000 f824 	bl	8000cb0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c68:	f000 f8aa 	bl	8000dc0 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000c6c:	f000 f85c 	bl	8000d28 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000c70:	480e      	ldr	r0, [pc, #56]	; (8000cac <main+0x50>)
 8000c72:	f001 f913 	bl	8001e9c <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  init_buffer();
 8000c76:	f7ff ff5f 	bl	8000b38 <init_buffer>
  LedTimeDurationInit();
 8000c7a:	f7ff fde5 	bl	8000848 <LedTimeDurationInit>
  setTimer0(1);
 8000c7e:	2001      	movs	r0, #1
 8000c80:	f000 f910 	bl	8000ea4 <setTimer0>
  setTimer1(1);
 8000c84:	2001      	movs	r0, #1
 8000c86:	f000 f921 	bl	8000ecc <setTimer1>
  while (1)
  {
	  UpdateMode();
 8000c8a:	f7ff fe05 	bl	8000898 <UpdateMode>
	  if(get_timer1_flag())
 8000c8e:	f000 f93b 	bl	8000f08 <get_timer1_flag>
 8000c92:	4603      	mov	r3, r0
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d004      	beq.n	8000ca2 <main+0x46>
	  {
		  LedScanning();
 8000c98:	f7ff fd24 	bl	80006e4 <LedScanning>
		  setTimer1(1);
 8000c9c:	2001      	movs	r0, #1
 8000c9e:	f000 f915 	bl	8000ecc <setTimer1>
	  }
	  LedDisplayMode();
 8000ca2:	f7ff fc7b 	bl	800059c <LedDisplayMode>
	  fsm_for_input_processing();
 8000ca6:	f7ff fed7 	bl	8000a58 <fsm_for_input_processing>
	  UpdateMode();
 8000caa:	e7ee      	b.n	8000c8a <main+0x2e>
 8000cac:	20000090 	.word	0x20000090

08000cb0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b090      	sub	sp, #64	; 0x40
 8000cb4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000cb6:	f107 0318 	add.w	r3, r7, #24
 8000cba:	2228      	movs	r2, #40	; 0x28
 8000cbc:	2100      	movs	r1, #0
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	f001 fb6a 	bl	8002398 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000cc4:	1d3b      	adds	r3, r7, #4
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	601a      	str	r2, [r3, #0]
 8000cca:	605a      	str	r2, [r3, #4]
 8000ccc:	609a      	str	r2, [r3, #8]
 8000cce:	60da      	str	r2, [r3, #12]
 8000cd0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000cd2:	2302      	movs	r3, #2
 8000cd4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000cd6:	2301      	movs	r3, #1
 8000cd8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000cda:	2310      	movs	r3, #16
 8000cdc:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000cde:	2300      	movs	r3, #0
 8000ce0:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ce2:	f107 0318 	add.w	r3, r7, #24
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	f000 fcac 	bl	8001644 <HAL_RCC_OscConfig>
 8000cec:	4603      	mov	r3, r0
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d001      	beq.n	8000cf6 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000cf2:	f000 f8d1 	bl	8000e98 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cf6:	230f      	movs	r3, #15
 8000cf8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000d02:	2300      	movs	r3, #0
 8000d04:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d06:	2300      	movs	r3, #0
 8000d08:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000d0a:	1d3b      	adds	r3, r7, #4
 8000d0c:	2100      	movs	r1, #0
 8000d0e:	4618      	mov	r0, r3
 8000d10:	f000 ff18 	bl	8001b44 <HAL_RCC_ClockConfig>
 8000d14:	4603      	mov	r3, r0
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d001      	beq.n	8000d1e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000d1a:	f000 f8bd 	bl	8000e98 <Error_Handler>
  }
}
 8000d1e:	bf00      	nop
 8000d20:	3740      	adds	r7, #64	; 0x40
 8000d22:	46bd      	mov	sp, r7
 8000d24:	bd80      	pop	{r7, pc}
	...

08000d28 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b086      	sub	sp, #24
 8000d2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d2e:	f107 0308 	add.w	r3, r7, #8
 8000d32:	2200      	movs	r2, #0
 8000d34:	601a      	str	r2, [r3, #0]
 8000d36:	605a      	str	r2, [r3, #4]
 8000d38:	609a      	str	r2, [r3, #8]
 8000d3a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d3c:	463b      	mov	r3, r7
 8000d3e:	2200      	movs	r2, #0
 8000d40:	601a      	str	r2, [r3, #0]
 8000d42:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000d44:	4b1d      	ldr	r3, [pc, #116]	; (8000dbc <MX_TIM2_Init+0x94>)
 8000d46:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000d4a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000d4c:	4b1b      	ldr	r3, [pc, #108]	; (8000dbc <MX_TIM2_Init+0x94>)
 8000d4e:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000d52:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d54:	4b19      	ldr	r3, [pc, #100]	; (8000dbc <MX_TIM2_Init+0x94>)
 8000d56:	2200      	movs	r2, #0
 8000d58:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000d5a:	4b18      	ldr	r3, [pc, #96]	; (8000dbc <MX_TIM2_Init+0x94>)
 8000d5c:	2209      	movs	r2, #9
 8000d5e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d60:	4b16      	ldr	r3, [pc, #88]	; (8000dbc <MX_TIM2_Init+0x94>)
 8000d62:	2200      	movs	r2, #0
 8000d64:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d66:	4b15      	ldr	r3, [pc, #84]	; (8000dbc <MX_TIM2_Init+0x94>)
 8000d68:	2200      	movs	r2, #0
 8000d6a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000d6c:	4813      	ldr	r0, [pc, #76]	; (8000dbc <MX_TIM2_Init+0x94>)
 8000d6e:	f001 f845 	bl	8001dfc <HAL_TIM_Base_Init>
 8000d72:	4603      	mov	r3, r0
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d001      	beq.n	8000d7c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000d78:	f000 f88e 	bl	8000e98 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d7c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d80:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000d82:	f107 0308 	add.w	r3, r7, #8
 8000d86:	4619      	mov	r1, r3
 8000d88:	480c      	ldr	r0, [pc, #48]	; (8000dbc <MX_TIM2_Init+0x94>)
 8000d8a:	f001 f8d3 	bl	8001f34 <HAL_TIM_ConfigClockSource>
 8000d8e:	4603      	mov	r3, r0
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d001      	beq.n	8000d98 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000d94:	f000 f880 	bl	8000e98 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d98:	2300      	movs	r3, #0
 8000d9a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000da0:	463b      	mov	r3, r7
 8000da2:	4619      	mov	r1, r3
 8000da4:	4805      	ldr	r0, [pc, #20]	; (8000dbc <MX_TIM2_Init+0x94>)
 8000da6:	f001 fa7b 	bl	80022a0 <HAL_TIMEx_MasterConfigSynchronization>
 8000daa:	4603      	mov	r3, r0
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d001      	beq.n	8000db4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000db0:	f000 f872 	bl	8000e98 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000db4:	bf00      	nop
 8000db6:	3718      	adds	r7, #24
 8000db8:	46bd      	mov	sp, r7
 8000dba:	bd80      	pop	{r7, pc}
 8000dbc:	20000090 	.word	0x20000090

08000dc0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b086      	sub	sp, #24
 8000dc4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dc6:	f107 0308 	add.w	r3, r7, #8
 8000dca:	2200      	movs	r2, #0
 8000dcc:	601a      	str	r2, [r3, #0]
 8000dce:	605a      	str	r2, [r3, #4]
 8000dd0:	609a      	str	r2, [r3, #8]
 8000dd2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dd4:	4b2d      	ldr	r3, [pc, #180]	; (8000e8c <MX_GPIO_Init+0xcc>)
 8000dd6:	699b      	ldr	r3, [r3, #24]
 8000dd8:	4a2c      	ldr	r2, [pc, #176]	; (8000e8c <MX_GPIO_Init+0xcc>)
 8000dda:	f043 0304 	orr.w	r3, r3, #4
 8000dde:	6193      	str	r3, [r2, #24]
 8000de0:	4b2a      	ldr	r3, [pc, #168]	; (8000e8c <MX_GPIO_Init+0xcc>)
 8000de2:	699b      	ldr	r3, [r3, #24]
 8000de4:	f003 0304 	and.w	r3, r3, #4
 8000de8:	607b      	str	r3, [r7, #4]
 8000dea:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dec:	4b27      	ldr	r3, [pc, #156]	; (8000e8c <MX_GPIO_Init+0xcc>)
 8000dee:	699b      	ldr	r3, [r3, #24]
 8000df0:	4a26      	ldr	r2, [pc, #152]	; (8000e8c <MX_GPIO_Init+0xcc>)
 8000df2:	f043 0308 	orr.w	r3, r3, #8
 8000df6:	6193      	str	r3, [r2, #24]
 8000df8:	4b24      	ldr	r3, [pc, #144]	; (8000e8c <MX_GPIO_Init+0xcc>)
 8000dfa:	699b      	ldr	r3, [r3, #24]
 8000dfc:	f003 0308 	and.w	r3, r3, #8
 8000e00:	603b      	str	r3, [r7, #0]
 8000e02:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RED_LIGHT_1_Pin|YELLOW_LIGHT_1_Pin|GREEN_LIGHT_1_Pin|RED_LIGHT_2_Pin
 8000e04:	2200      	movs	r2, #0
 8000e06:	f643 71f0 	movw	r1, #16368	; 0x3ff0
 8000e0a:	4821      	ldr	r0, [pc, #132]	; (8000e90 <MX_GPIO_Init+0xd0>)
 8000e0c:	f000 fbe8 	bl	80015e0 <HAL_GPIO_WritePin>
                          |YELLOW_LIGHT_2_Pin|GREEN_LIGHT_2_Pin|EN0_Pin|EN1_Pin
                          |EN2_Pin|EN3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SEG_0_Pin|SEG_1_Pin|SEG_2_Pin|SEG_3_Pin
 8000e10:	2200      	movs	r2, #0
 8000e12:	217f      	movs	r1, #127	; 0x7f
 8000e14:	481f      	ldr	r0, [pc, #124]	; (8000e94 <MX_GPIO_Init+0xd4>)
 8000e16:	f000 fbe3 	bl	80015e0 <HAL_GPIO_WritePin>
                          |SEG_4_Pin|SEG_5_Pin|SEG_6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : BUTTON_2_Pin BUTTON_3_Pin */
  GPIO_InitStruct.Pin = BUTTON_2_Pin|BUTTON_3_Pin;
 8000e1a:	2306      	movs	r3, #6
 8000e1c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e1e:	2300      	movs	r3, #0
 8000e20:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e22:	2301      	movs	r3, #1
 8000e24:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e26:	f107 0308 	add.w	r3, r7, #8
 8000e2a:	4619      	mov	r1, r3
 8000e2c:	4818      	ldr	r0, [pc, #96]	; (8000e90 <MX_GPIO_Init+0xd0>)
 8000e2e:	f000 fa5d 	bl	80012ec <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_1_Pin */
  GPIO_InitStruct.Pin = BUTTON_1_Pin;
 8000e32:	2308      	movs	r3, #8
 8000e34:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e36:	2300      	movs	r3, #0
 8000e38:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(BUTTON_1_GPIO_Port, &GPIO_InitStruct);
 8000e3e:	f107 0308 	add.w	r3, r7, #8
 8000e42:	4619      	mov	r1, r3
 8000e44:	4812      	ldr	r0, [pc, #72]	; (8000e90 <MX_GPIO_Init+0xd0>)
 8000e46:	f000 fa51 	bl	80012ec <HAL_GPIO_Init>

  /*Configure GPIO pins : RED_LIGHT_1_Pin YELLOW_LIGHT_1_Pin GREEN_LIGHT_1_Pin RED_LIGHT_2_Pin
                           YELLOW_LIGHT_2_Pin GREEN_LIGHT_2_Pin EN0_Pin EN1_Pin
                           EN2_Pin EN3_Pin */
  GPIO_InitStruct.Pin = RED_LIGHT_1_Pin|YELLOW_LIGHT_1_Pin|GREEN_LIGHT_1_Pin|RED_LIGHT_2_Pin
 8000e4a:	f643 73f0 	movw	r3, #16368	; 0x3ff0
 8000e4e:	60bb      	str	r3, [r7, #8]
                          |YELLOW_LIGHT_2_Pin|GREEN_LIGHT_2_Pin|EN0_Pin|EN1_Pin
                          |EN2_Pin|EN3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e50:	2301      	movs	r3, #1
 8000e52:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e54:	2300      	movs	r3, #0
 8000e56:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e58:	2302      	movs	r3, #2
 8000e5a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e5c:	f107 0308 	add.w	r3, r7, #8
 8000e60:	4619      	mov	r1, r3
 8000e62:	480b      	ldr	r0, [pc, #44]	; (8000e90 <MX_GPIO_Init+0xd0>)
 8000e64:	f000 fa42 	bl	80012ec <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG_0_Pin SEG_1_Pin SEG_2_Pin SEG_3_Pin
                           SEG_4_Pin SEG_5_Pin SEG_6_Pin */
  GPIO_InitStruct.Pin = SEG_0_Pin|SEG_1_Pin|SEG_2_Pin|SEG_3_Pin
 8000e68:	237f      	movs	r3, #127	; 0x7f
 8000e6a:	60bb      	str	r3, [r7, #8]
                          |SEG_4_Pin|SEG_5_Pin|SEG_6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e6c:	2301      	movs	r3, #1
 8000e6e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e70:	2300      	movs	r3, #0
 8000e72:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e74:	2302      	movs	r3, #2
 8000e76:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e78:	f107 0308 	add.w	r3, r7, #8
 8000e7c:	4619      	mov	r1, r3
 8000e7e:	4805      	ldr	r0, [pc, #20]	; (8000e94 <MX_GPIO_Init+0xd4>)
 8000e80:	f000 fa34 	bl	80012ec <HAL_GPIO_Init>

}
 8000e84:	bf00      	nop
 8000e86:	3718      	adds	r7, #24
 8000e88:	46bd      	mov	sp, r7
 8000e8a:	bd80      	pop	{r7, pc}
 8000e8c:	40021000 	.word	0x40021000
 8000e90:	40010800 	.word	0x40010800
 8000e94:	40010c00 	.word	0x40010c00

08000e98 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e9c:	b672      	cpsid	i
}
 8000e9e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ea0:	e7fe      	b.n	8000ea0 <Error_Handler+0x8>
	...

08000ea4 <setTimer0>:
int timer2_counter = 0;
int timer2_flag = 0;
int timer3_counter = 0;
int timer3_flag = 0;

void setTimer0(int duration) {
 8000ea4:	b480      	push	{r7}
 8000ea6:	b083      	sub	sp, #12
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
	timer0_counter = duration;
 8000eac:	4a05      	ldr	r2, [pc, #20]	; (8000ec4 <setTimer0+0x20>)
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	6013      	str	r3, [r2, #0]
	timer0_flag = 0;
 8000eb2:	4b05      	ldr	r3, [pc, #20]	; (8000ec8 <setTimer0+0x24>)
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	601a      	str	r2, [r3, #0]
}
 8000eb8:	bf00      	nop
 8000eba:	370c      	adds	r7, #12
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	bc80      	pop	{r7}
 8000ec0:	4770      	bx	lr
 8000ec2:	bf00      	nop
 8000ec4:	20000068 	.word	0x20000068
 8000ec8:	2000006c 	.word	0x2000006c

08000ecc <setTimer1>:
void setTimer1(int duration) {
 8000ecc:	b480      	push	{r7}
 8000ece:	b083      	sub	sp, #12
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
	timer1_counter = duration;
 8000ed4:	4a05      	ldr	r2, [pc, #20]	; (8000eec <setTimer1+0x20>)
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	6013      	str	r3, [r2, #0]
	timer1_flag = 0;
 8000eda:	4b05      	ldr	r3, [pc, #20]	; (8000ef0 <setTimer1+0x24>)
 8000edc:	2200      	movs	r2, #0
 8000ede:	601a      	str	r2, [r3, #0]
}
 8000ee0:	bf00      	nop
 8000ee2:	370c      	adds	r7, #12
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	bc80      	pop	{r7}
 8000ee8:	4770      	bx	lr
 8000eea:	bf00      	nop
 8000eec:	20000070 	.word	0x20000070
 8000ef0:	20000074 	.word	0x20000074

08000ef4 <get_timer0_flag>:
		timer3_counter--;
		if (timer3_counter == 0) timer3_flag = 1;
	}
}

int get_timer0_flag() {
 8000ef4:	b480      	push	{r7}
 8000ef6:	af00      	add	r7, sp, #0
	return timer0_flag;
 8000ef8:	4b02      	ldr	r3, [pc, #8]	; (8000f04 <get_timer0_flag+0x10>)
 8000efa:	681b      	ldr	r3, [r3, #0]
}
 8000efc:	4618      	mov	r0, r3
 8000efe:	46bd      	mov	sp, r7
 8000f00:	bc80      	pop	{r7}
 8000f02:	4770      	bx	lr
 8000f04:	2000006c 	.word	0x2000006c

08000f08 <get_timer1_flag>:
int get_timer1_flag() {
 8000f08:	b480      	push	{r7}
 8000f0a:	af00      	add	r7, sp, #0
	return timer1_flag;
 8000f0c:	4b02      	ldr	r3, [pc, #8]	; (8000f18 <get_timer1_flag+0x10>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
}
 8000f10:	4618      	mov	r0, r3
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bc80      	pop	{r7}
 8000f16:	4770      	bx	lr
 8000f18:	20000074 	.word	0x20000074

08000f1c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	b085      	sub	sp, #20
 8000f20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000f22:	4b15      	ldr	r3, [pc, #84]	; (8000f78 <HAL_MspInit+0x5c>)
 8000f24:	699b      	ldr	r3, [r3, #24]
 8000f26:	4a14      	ldr	r2, [pc, #80]	; (8000f78 <HAL_MspInit+0x5c>)
 8000f28:	f043 0301 	orr.w	r3, r3, #1
 8000f2c:	6193      	str	r3, [r2, #24]
 8000f2e:	4b12      	ldr	r3, [pc, #72]	; (8000f78 <HAL_MspInit+0x5c>)
 8000f30:	699b      	ldr	r3, [r3, #24]
 8000f32:	f003 0301 	and.w	r3, r3, #1
 8000f36:	60bb      	str	r3, [r7, #8]
 8000f38:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f3a:	4b0f      	ldr	r3, [pc, #60]	; (8000f78 <HAL_MspInit+0x5c>)
 8000f3c:	69db      	ldr	r3, [r3, #28]
 8000f3e:	4a0e      	ldr	r2, [pc, #56]	; (8000f78 <HAL_MspInit+0x5c>)
 8000f40:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f44:	61d3      	str	r3, [r2, #28]
 8000f46:	4b0c      	ldr	r3, [pc, #48]	; (8000f78 <HAL_MspInit+0x5c>)
 8000f48:	69db      	ldr	r3, [r3, #28]
 8000f4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f4e:	607b      	str	r3, [r7, #4]
 8000f50:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8000f52:	4b0a      	ldr	r3, [pc, #40]	; (8000f7c <HAL_MspInit+0x60>)
 8000f54:	685b      	ldr	r3, [r3, #4]
 8000f56:	60fb      	str	r3, [r7, #12]
 8000f58:	68fb      	ldr	r3, [r7, #12]
 8000f5a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000f5e:	60fb      	str	r3, [r7, #12]
 8000f60:	68fb      	ldr	r3, [r7, #12]
 8000f62:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000f66:	60fb      	str	r3, [r7, #12]
 8000f68:	4a04      	ldr	r2, [pc, #16]	; (8000f7c <HAL_MspInit+0x60>)
 8000f6a:	68fb      	ldr	r3, [r7, #12]
 8000f6c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f6e:	bf00      	nop
 8000f70:	3714      	adds	r7, #20
 8000f72:	46bd      	mov	sp, r7
 8000f74:	bc80      	pop	{r7}
 8000f76:	4770      	bx	lr
 8000f78:	40021000 	.word	0x40021000
 8000f7c:	40010000 	.word	0x40010000

08000f80 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000f80:	b480      	push	{r7}
 8000f82:	b085      	sub	sp, #20
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000f90:	d10b      	bne.n	8000faa <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000f92:	4b08      	ldr	r3, [pc, #32]	; (8000fb4 <HAL_TIM_Base_MspInit+0x34>)
 8000f94:	69db      	ldr	r3, [r3, #28]
 8000f96:	4a07      	ldr	r2, [pc, #28]	; (8000fb4 <HAL_TIM_Base_MspInit+0x34>)
 8000f98:	f043 0301 	orr.w	r3, r3, #1
 8000f9c:	61d3      	str	r3, [r2, #28]
 8000f9e:	4b05      	ldr	r3, [pc, #20]	; (8000fb4 <HAL_TIM_Base_MspInit+0x34>)
 8000fa0:	69db      	ldr	r3, [r3, #28]
 8000fa2:	f003 0301 	and.w	r3, r3, #1
 8000fa6:	60fb      	str	r3, [r7, #12]
 8000fa8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000faa:	bf00      	nop
 8000fac:	3714      	adds	r7, #20
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bc80      	pop	{r7}
 8000fb2:	4770      	bx	lr
 8000fb4:	40021000 	.word	0x40021000

08000fb8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000fbc:	e7fe      	b.n	8000fbc <NMI_Handler+0x4>

08000fbe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000fbe:	b480      	push	{r7}
 8000fc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000fc2:	e7fe      	b.n	8000fc2 <HardFault_Handler+0x4>

08000fc4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000fc8:	e7fe      	b.n	8000fc8 <MemManage_Handler+0x4>

08000fca <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000fca:	b480      	push	{r7}
 8000fcc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000fce:	e7fe      	b.n	8000fce <BusFault_Handler+0x4>

08000fd0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000fd4:	e7fe      	b.n	8000fd4 <UsageFault_Handler+0x4>

08000fd6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000fd6:	b480      	push	{r7}
 8000fd8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000fda:	bf00      	nop
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	bc80      	pop	{r7}
 8000fe0:	4770      	bx	lr

08000fe2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000fe2:	b480      	push	{r7}
 8000fe4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000fe6:	bf00      	nop
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	bc80      	pop	{r7}
 8000fec:	4770      	bx	lr

08000fee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000fee:	b480      	push	{r7}
 8000ff0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ff2:	bf00      	nop
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	bc80      	pop	{r7}
 8000ff8:	4770      	bx	lr

08000ffa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ffa:	b580      	push	{r7, lr}
 8000ffc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ffe:	f000 f875 	bl	80010ec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001002:	bf00      	nop
 8001004:	bd80      	pop	{r7, pc}

08001006 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001006:	b480      	push	{r7}
 8001008:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800100a:	bf00      	nop
 800100c:	46bd      	mov	sp, r7
 800100e:	bc80      	pop	{r7}
 8001010:	4770      	bx	lr
	...

08001014 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001014:	f7ff fff7 	bl	8001006 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001018:	480b      	ldr	r0, [pc, #44]	; (8001048 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800101a:	490c      	ldr	r1, [pc, #48]	; (800104c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800101c:	4a0c      	ldr	r2, [pc, #48]	; (8001050 <LoopFillZerobss+0x16>)
  movs r3, #0
 800101e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001020:	e002      	b.n	8001028 <LoopCopyDataInit>

08001022 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001022:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001024:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001026:	3304      	adds	r3, #4

08001028 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001028:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800102a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800102c:	d3f9      	bcc.n	8001022 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800102e:	4a09      	ldr	r2, [pc, #36]	; (8001054 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001030:	4c09      	ldr	r4, [pc, #36]	; (8001058 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001032:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001034:	e001      	b.n	800103a <LoopFillZerobss>

08001036 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001036:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001038:	3204      	adds	r2, #4

0800103a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800103a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800103c:	d3fb      	bcc.n	8001036 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800103e:	f001 f987 	bl	8002350 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001042:	f7ff fe0b 	bl	8000c5c <main>
  bx lr
 8001046:	4770      	bx	lr
  ldr r0, =_sdata
 8001048:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800104c:	2000001c 	.word	0x2000001c
  ldr r2, =_sidata
 8001050:	080023ec 	.word	0x080023ec
  ldr r2, =_sbss
 8001054:	2000001c 	.word	0x2000001c
  ldr r4, =_ebss
 8001058:	200000dc 	.word	0x200000dc

0800105c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800105c:	e7fe      	b.n	800105c <ADC1_2_IRQHandler>
	...

08001060 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001064:	4b08      	ldr	r3, [pc, #32]	; (8001088 <HAL_Init+0x28>)
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	4a07      	ldr	r2, [pc, #28]	; (8001088 <HAL_Init+0x28>)
 800106a:	f043 0310 	orr.w	r3, r3, #16
 800106e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001070:	2003      	movs	r0, #3
 8001072:	f000 f907 	bl	8001284 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001076:	200f      	movs	r0, #15
 8001078:	f000 f808 	bl	800108c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800107c:	f7ff ff4e 	bl	8000f1c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001080:	2300      	movs	r3, #0
}
 8001082:	4618      	mov	r0, r3
 8001084:	bd80      	pop	{r7, pc}
 8001086:	bf00      	nop
 8001088:	40022000 	.word	0x40022000

0800108c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b082      	sub	sp, #8
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001094:	4b12      	ldr	r3, [pc, #72]	; (80010e0 <HAL_InitTick+0x54>)
 8001096:	681a      	ldr	r2, [r3, #0]
 8001098:	4b12      	ldr	r3, [pc, #72]	; (80010e4 <HAL_InitTick+0x58>)
 800109a:	781b      	ldrb	r3, [r3, #0]
 800109c:	4619      	mov	r1, r3
 800109e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010a2:	fbb3 f3f1 	udiv	r3, r3, r1
 80010a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80010aa:	4618      	mov	r0, r3
 80010ac:	f000 f911 	bl	80012d2 <HAL_SYSTICK_Config>
 80010b0:	4603      	mov	r3, r0
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d001      	beq.n	80010ba <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80010b6:	2301      	movs	r3, #1
 80010b8:	e00e      	b.n	80010d8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	2b0f      	cmp	r3, #15
 80010be:	d80a      	bhi.n	80010d6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80010c0:	2200      	movs	r2, #0
 80010c2:	6879      	ldr	r1, [r7, #4]
 80010c4:	f04f 30ff 	mov.w	r0, #4294967295
 80010c8:	f000 f8e7 	bl	800129a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80010cc:	4a06      	ldr	r2, [pc, #24]	; (80010e8 <HAL_InitTick+0x5c>)
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80010d2:	2300      	movs	r3, #0
 80010d4:	e000      	b.n	80010d8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80010d6:	2301      	movs	r3, #1
}
 80010d8:	4618      	mov	r0, r3
 80010da:	3708      	adds	r7, #8
 80010dc:	46bd      	mov	sp, r7
 80010de:	bd80      	pop	{r7, pc}
 80010e0:	20000010 	.word	0x20000010
 80010e4:	20000018 	.word	0x20000018
 80010e8:	20000014 	.word	0x20000014

080010ec <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80010ec:	b480      	push	{r7}
 80010ee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80010f0:	4b05      	ldr	r3, [pc, #20]	; (8001108 <HAL_IncTick+0x1c>)
 80010f2:	781b      	ldrb	r3, [r3, #0]
 80010f4:	461a      	mov	r2, r3
 80010f6:	4b05      	ldr	r3, [pc, #20]	; (800110c <HAL_IncTick+0x20>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	4413      	add	r3, r2
 80010fc:	4a03      	ldr	r2, [pc, #12]	; (800110c <HAL_IncTick+0x20>)
 80010fe:	6013      	str	r3, [r2, #0]
}
 8001100:	bf00      	nop
 8001102:	46bd      	mov	sp, r7
 8001104:	bc80      	pop	{r7}
 8001106:	4770      	bx	lr
 8001108:	20000018 	.word	0x20000018
 800110c:	200000d8 	.word	0x200000d8

08001110 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001110:	b480      	push	{r7}
 8001112:	af00      	add	r7, sp, #0
  return uwTick;
 8001114:	4b02      	ldr	r3, [pc, #8]	; (8001120 <HAL_GetTick+0x10>)
 8001116:	681b      	ldr	r3, [r3, #0]
}
 8001118:	4618      	mov	r0, r3
 800111a:	46bd      	mov	sp, r7
 800111c:	bc80      	pop	{r7}
 800111e:	4770      	bx	lr
 8001120:	200000d8 	.word	0x200000d8

08001124 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001124:	b480      	push	{r7}
 8001126:	b085      	sub	sp, #20
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	f003 0307 	and.w	r3, r3, #7
 8001132:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001134:	4b0c      	ldr	r3, [pc, #48]	; (8001168 <__NVIC_SetPriorityGrouping+0x44>)
 8001136:	68db      	ldr	r3, [r3, #12]
 8001138:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800113a:	68ba      	ldr	r2, [r7, #8]
 800113c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001140:	4013      	ands	r3, r2
 8001142:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001148:	68bb      	ldr	r3, [r7, #8]
 800114a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800114c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001150:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001154:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001156:	4a04      	ldr	r2, [pc, #16]	; (8001168 <__NVIC_SetPriorityGrouping+0x44>)
 8001158:	68bb      	ldr	r3, [r7, #8]
 800115a:	60d3      	str	r3, [r2, #12]
}
 800115c:	bf00      	nop
 800115e:	3714      	adds	r7, #20
 8001160:	46bd      	mov	sp, r7
 8001162:	bc80      	pop	{r7}
 8001164:	4770      	bx	lr
 8001166:	bf00      	nop
 8001168:	e000ed00 	.word	0xe000ed00

0800116c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800116c:	b480      	push	{r7}
 800116e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001170:	4b04      	ldr	r3, [pc, #16]	; (8001184 <__NVIC_GetPriorityGrouping+0x18>)
 8001172:	68db      	ldr	r3, [r3, #12]
 8001174:	0a1b      	lsrs	r3, r3, #8
 8001176:	f003 0307 	and.w	r3, r3, #7
}
 800117a:	4618      	mov	r0, r3
 800117c:	46bd      	mov	sp, r7
 800117e:	bc80      	pop	{r7}
 8001180:	4770      	bx	lr
 8001182:	bf00      	nop
 8001184:	e000ed00 	.word	0xe000ed00

08001188 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001188:	b480      	push	{r7}
 800118a:	b083      	sub	sp, #12
 800118c:	af00      	add	r7, sp, #0
 800118e:	4603      	mov	r3, r0
 8001190:	6039      	str	r1, [r7, #0]
 8001192:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001194:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001198:	2b00      	cmp	r3, #0
 800119a:	db0a      	blt.n	80011b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800119c:	683b      	ldr	r3, [r7, #0]
 800119e:	b2da      	uxtb	r2, r3
 80011a0:	490c      	ldr	r1, [pc, #48]	; (80011d4 <__NVIC_SetPriority+0x4c>)
 80011a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011a6:	0112      	lsls	r2, r2, #4
 80011a8:	b2d2      	uxtb	r2, r2
 80011aa:	440b      	add	r3, r1
 80011ac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80011b0:	e00a      	b.n	80011c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011b2:	683b      	ldr	r3, [r7, #0]
 80011b4:	b2da      	uxtb	r2, r3
 80011b6:	4908      	ldr	r1, [pc, #32]	; (80011d8 <__NVIC_SetPriority+0x50>)
 80011b8:	79fb      	ldrb	r3, [r7, #7]
 80011ba:	f003 030f 	and.w	r3, r3, #15
 80011be:	3b04      	subs	r3, #4
 80011c0:	0112      	lsls	r2, r2, #4
 80011c2:	b2d2      	uxtb	r2, r2
 80011c4:	440b      	add	r3, r1
 80011c6:	761a      	strb	r2, [r3, #24]
}
 80011c8:	bf00      	nop
 80011ca:	370c      	adds	r7, #12
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bc80      	pop	{r7}
 80011d0:	4770      	bx	lr
 80011d2:	bf00      	nop
 80011d4:	e000e100 	.word	0xe000e100
 80011d8:	e000ed00 	.word	0xe000ed00

080011dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011dc:	b480      	push	{r7}
 80011de:	b089      	sub	sp, #36	; 0x24
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	60f8      	str	r0, [r7, #12]
 80011e4:	60b9      	str	r1, [r7, #8]
 80011e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	f003 0307 	and.w	r3, r3, #7
 80011ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011f0:	69fb      	ldr	r3, [r7, #28]
 80011f2:	f1c3 0307 	rsb	r3, r3, #7
 80011f6:	2b04      	cmp	r3, #4
 80011f8:	bf28      	it	cs
 80011fa:	2304      	movcs	r3, #4
 80011fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011fe:	69fb      	ldr	r3, [r7, #28]
 8001200:	3304      	adds	r3, #4
 8001202:	2b06      	cmp	r3, #6
 8001204:	d902      	bls.n	800120c <NVIC_EncodePriority+0x30>
 8001206:	69fb      	ldr	r3, [r7, #28]
 8001208:	3b03      	subs	r3, #3
 800120a:	e000      	b.n	800120e <NVIC_EncodePriority+0x32>
 800120c:	2300      	movs	r3, #0
 800120e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001210:	f04f 32ff 	mov.w	r2, #4294967295
 8001214:	69bb      	ldr	r3, [r7, #24]
 8001216:	fa02 f303 	lsl.w	r3, r2, r3
 800121a:	43da      	mvns	r2, r3
 800121c:	68bb      	ldr	r3, [r7, #8]
 800121e:	401a      	ands	r2, r3
 8001220:	697b      	ldr	r3, [r7, #20]
 8001222:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001224:	f04f 31ff 	mov.w	r1, #4294967295
 8001228:	697b      	ldr	r3, [r7, #20]
 800122a:	fa01 f303 	lsl.w	r3, r1, r3
 800122e:	43d9      	mvns	r1, r3
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001234:	4313      	orrs	r3, r2
         );
}
 8001236:	4618      	mov	r0, r3
 8001238:	3724      	adds	r7, #36	; 0x24
 800123a:	46bd      	mov	sp, r7
 800123c:	bc80      	pop	{r7}
 800123e:	4770      	bx	lr

08001240 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b082      	sub	sp, #8
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	3b01      	subs	r3, #1
 800124c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001250:	d301      	bcc.n	8001256 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001252:	2301      	movs	r3, #1
 8001254:	e00f      	b.n	8001276 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001256:	4a0a      	ldr	r2, [pc, #40]	; (8001280 <SysTick_Config+0x40>)
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	3b01      	subs	r3, #1
 800125c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800125e:	210f      	movs	r1, #15
 8001260:	f04f 30ff 	mov.w	r0, #4294967295
 8001264:	f7ff ff90 	bl	8001188 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001268:	4b05      	ldr	r3, [pc, #20]	; (8001280 <SysTick_Config+0x40>)
 800126a:	2200      	movs	r2, #0
 800126c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800126e:	4b04      	ldr	r3, [pc, #16]	; (8001280 <SysTick_Config+0x40>)
 8001270:	2207      	movs	r2, #7
 8001272:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001274:	2300      	movs	r3, #0
}
 8001276:	4618      	mov	r0, r3
 8001278:	3708      	adds	r7, #8
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}
 800127e:	bf00      	nop
 8001280:	e000e010 	.word	0xe000e010

08001284 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b082      	sub	sp, #8
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800128c:	6878      	ldr	r0, [r7, #4]
 800128e:	f7ff ff49 	bl	8001124 <__NVIC_SetPriorityGrouping>
}
 8001292:	bf00      	nop
 8001294:	3708      	adds	r7, #8
 8001296:	46bd      	mov	sp, r7
 8001298:	bd80      	pop	{r7, pc}

0800129a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800129a:	b580      	push	{r7, lr}
 800129c:	b086      	sub	sp, #24
 800129e:	af00      	add	r7, sp, #0
 80012a0:	4603      	mov	r3, r0
 80012a2:	60b9      	str	r1, [r7, #8]
 80012a4:	607a      	str	r2, [r7, #4]
 80012a6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80012a8:	2300      	movs	r3, #0
 80012aa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80012ac:	f7ff ff5e 	bl	800116c <__NVIC_GetPriorityGrouping>
 80012b0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80012b2:	687a      	ldr	r2, [r7, #4]
 80012b4:	68b9      	ldr	r1, [r7, #8]
 80012b6:	6978      	ldr	r0, [r7, #20]
 80012b8:	f7ff ff90 	bl	80011dc <NVIC_EncodePriority>
 80012bc:	4602      	mov	r2, r0
 80012be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012c2:	4611      	mov	r1, r2
 80012c4:	4618      	mov	r0, r3
 80012c6:	f7ff ff5f 	bl	8001188 <__NVIC_SetPriority>
}
 80012ca:	bf00      	nop
 80012cc:	3718      	adds	r7, #24
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd80      	pop	{r7, pc}

080012d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80012d2:	b580      	push	{r7, lr}
 80012d4:	b082      	sub	sp, #8
 80012d6:	af00      	add	r7, sp, #0
 80012d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80012da:	6878      	ldr	r0, [r7, #4]
 80012dc:	f7ff ffb0 	bl	8001240 <SysTick_Config>
 80012e0:	4603      	mov	r3, r0
}
 80012e2:	4618      	mov	r0, r3
 80012e4:	3708      	adds	r7, #8
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bd80      	pop	{r7, pc}
	...

080012ec <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80012ec:	b480      	push	{r7}
 80012ee:	b08b      	sub	sp, #44	; 0x2c
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
 80012f4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80012f6:	2300      	movs	r3, #0
 80012f8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80012fa:	2300      	movs	r3, #0
 80012fc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80012fe:	e148      	b.n	8001592 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001300:	2201      	movs	r2, #1
 8001302:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001304:	fa02 f303 	lsl.w	r3, r2, r3
 8001308:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800130a:	683b      	ldr	r3, [r7, #0]
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	69fa      	ldr	r2, [r7, #28]
 8001310:	4013      	ands	r3, r2
 8001312:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001314:	69ba      	ldr	r2, [r7, #24]
 8001316:	69fb      	ldr	r3, [r7, #28]
 8001318:	429a      	cmp	r2, r3
 800131a:	f040 8137 	bne.w	800158c <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800131e:	683b      	ldr	r3, [r7, #0]
 8001320:	685b      	ldr	r3, [r3, #4]
 8001322:	4aa3      	ldr	r2, [pc, #652]	; (80015b0 <HAL_GPIO_Init+0x2c4>)
 8001324:	4293      	cmp	r3, r2
 8001326:	d05e      	beq.n	80013e6 <HAL_GPIO_Init+0xfa>
 8001328:	4aa1      	ldr	r2, [pc, #644]	; (80015b0 <HAL_GPIO_Init+0x2c4>)
 800132a:	4293      	cmp	r3, r2
 800132c:	d875      	bhi.n	800141a <HAL_GPIO_Init+0x12e>
 800132e:	4aa1      	ldr	r2, [pc, #644]	; (80015b4 <HAL_GPIO_Init+0x2c8>)
 8001330:	4293      	cmp	r3, r2
 8001332:	d058      	beq.n	80013e6 <HAL_GPIO_Init+0xfa>
 8001334:	4a9f      	ldr	r2, [pc, #636]	; (80015b4 <HAL_GPIO_Init+0x2c8>)
 8001336:	4293      	cmp	r3, r2
 8001338:	d86f      	bhi.n	800141a <HAL_GPIO_Init+0x12e>
 800133a:	4a9f      	ldr	r2, [pc, #636]	; (80015b8 <HAL_GPIO_Init+0x2cc>)
 800133c:	4293      	cmp	r3, r2
 800133e:	d052      	beq.n	80013e6 <HAL_GPIO_Init+0xfa>
 8001340:	4a9d      	ldr	r2, [pc, #628]	; (80015b8 <HAL_GPIO_Init+0x2cc>)
 8001342:	4293      	cmp	r3, r2
 8001344:	d869      	bhi.n	800141a <HAL_GPIO_Init+0x12e>
 8001346:	4a9d      	ldr	r2, [pc, #628]	; (80015bc <HAL_GPIO_Init+0x2d0>)
 8001348:	4293      	cmp	r3, r2
 800134a:	d04c      	beq.n	80013e6 <HAL_GPIO_Init+0xfa>
 800134c:	4a9b      	ldr	r2, [pc, #620]	; (80015bc <HAL_GPIO_Init+0x2d0>)
 800134e:	4293      	cmp	r3, r2
 8001350:	d863      	bhi.n	800141a <HAL_GPIO_Init+0x12e>
 8001352:	4a9b      	ldr	r2, [pc, #620]	; (80015c0 <HAL_GPIO_Init+0x2d4>)
 8001354:	4293      	cmp	r3, r2
 8001356:	d046      	beq.n	80013e6 <HAL_GPIO_Init+0xfa>
 8001358:	4a99      	ldr	r2, [pc, #612]	; (80015c0 <HAL_GPIO_Init+0x2d4>)
 800135a:	4293      	cmp	r3, r2
 800135c:	d85d      	bhi.n	800141a <HAL_GPIO_Init+0x12e>
 800135e:	2b12      	cmp	r3, #18
 8001360:	d82a      	bhi.n	80013b8 <HAL_GPIO_Init+0xcc>
 8001362:	2b12      	cmp	r3, #18
 8001364:	d859      	bhi.n	800141a <HAL_GPIO_Init+0x12e>
 8001366:	a201      	add	r2, pc, #4	; (adr r2, 800136c <HAL_GPIO_Init+0x80>)
 8001368:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800136c:	080013e7 	.word	0x080013e7
 8001370:	080013c1 	.word	0x080013c1
 8001374:	080013d3 	.word	0x080013d3
 8001378:	08001415 	.word	0x08001415
 800137c:	0800141b 	.word	0x0800141b
 8001380:	0800141b 	.word	0x0800141b
 8001384:	0800141b 	.word	0x0800141b
 8001388:	0800141b 	.word	0x0800141b
 800138c:	0800141b 	.word	0x0800141b
 8001390:	0800141b 	.word	0x0800141b
 8001394:	0800141b 	.word	0x0800141b
 8001398:	0800141b 	.word	0x0800141b
 800139c:	0800141b 	.word	0x0800141b
 80013a0:	0800141b 	.word	0x0800141b
 80013a4:	0800141b 	.word	0x0800141b
 80013a8:	0800141b 	.word	0x0800141b
 80013ac:	0800141b 	.word	0x0800141b
 80013b0:	080013c9 	.word	0x080013c9
 80013b4:	080013dd 	.word	0x080013dd
 80013b8:	4a82      	ldr	r2, [pc, #520]	; (80015c4 <HAL_GPIO_Init+0x2d8>)
 80013ba:	4293      	cmp	r3, r2
 80013bc:	d013      	beq.n	80013e6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80013be:	e02c      	b.n	800141a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80013c0:	683b      	ldr	r3, [r7, #0]
 80013c2:	68db      	ldr	r3, [r3, #12]
 80013c4:	623b      	str	r3, [r7, #32]
          break;
 80013c6:	e029      	b.n	800141c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80013c8:	683b      	ldr	r3, [r7, #0]
 80013ca:	68db      	ldr	r3, [r3, #12]
 80013cc:	3304      	adds	r3, #4
 80013ce:	623b      	str	r3, [r7, #32]
          break;
 80013d0:	e024      	b.n	800141c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80013d2:	683b      	ldr	r3, [r7, #0]
 80013d4:	68db      	ldr	r3, [r3, #12]
 80013d6:	3308      	adds	r3, #8
 80013d8:	623b      	str	r3, [r7, #32]
          break;
 80013da:	e01f      	b.n	800141c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80013dc:	683b      	ldr	r3, [r7, #0]
 80013de:	68db      	ldr	r3, [r3, #12]
 80013e0:	330c      	adds	r3, #12
 80013e2:	623b      	str	r3, [r7, #32]
          break;
 80013e4:	e01a      	b.n	800141c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80013e6:	683b      	ldr	r3, [r7, #0]
 80013e8:	689b      	ldr	r3, [r3, #8]
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d102      	bne.n	80013f4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80013ee:	2304      	movs	r3, #4
 80013f0:	623b      	str	r3, [r7, #32]
          break;
 80013f2:	e013      	b.n	800141c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80013f4:	683b      	ldr	r3, [r7, #0]
 80013f6:	689b      	ldr	r3, [r3, #8]
 80013f8:	2b01      	cmp	r3, #1
 80013fa:	d105      	bne.n	8001408 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80013fc:	2308      	movs	r3, #8
 80013fe:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	69fa      	ldr	r2, [r7, #28]
 8001404:	611a      	str	r2, [r3, #16]
          break;
 8001406:	e009      	b.n	800141c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001408:	2308      	movs	r3, #8
 800140a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	69fa      	ldr	r2, [r7, #28]
 8001410:	615a      	str	r2, [r3, #20]
          break;
 8001412:	e003      	b.n	800141c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001414:	2300      	movs	r3, #0
 8001416:	623b      	str	r3, [r7, #32]
          break;
 8001418:	e000      	b.n	800141c <HAL_GPIO_Init+0x130>
          break;
 800141a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800141c:	69bb      	ldr	r3, [r7, #24]
 800141e:	2bff      	cmp	r3, #255	; 0xff
 8001420:	d801      	bhi.n	8001426 <HAL_GPIO_Init+0x13a>
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	e001      	b.n	800142a <HAL_GPIO_Init+0x13e>
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	3304      	adds	r3, #4
 800142a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800142c:	69bb      	ldr	r3, [r7, #24]
 800142e:	2bff      	cmp	r3, #255	; 0xff
 8001430:	d802      	bhi.n	8001438 <HAL_GPIO_Init+0x14c>
 8001432:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001434:	009b      	lsls	r3, r3, #2
 8001436:	e002      	b.n	800143e <HAL_GPIO_Init+0x152>
 8001438:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800143a:	3b08      	subs	r3, #8
 800143c:	009b      	lsls	r3, r3, #2
 800143e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001440:	697b      	ldr	r3, [r7, #20]
 8001442:	681a      	ldr	r2, [r3, #0]
 8001444:	210f      	movs	r1, #15
 8001446:	693b      	ldr	r3, [r7, #16]
 8001448:	fa01 f303 	lsl.w	r3, r1, r3
 800144c:	43db      	mvns	r3, r3
 800144e:	401a      	ands	r2, r3
 8001450:	6a39      	ldr	r1, [r7, #32]
 8001452:	693b      	ldr	r3, [r7, #16]
 8001454:	fa01 f303 	lsl.w	r3, r1, r3
 8001458:	431a      	orrs	r2, r3
 800145a:	697b      	ldr	r3, [r7, #20]
 800145c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800145e:	683b      	ldr	r3, [r7, #0]
 8001460:	685b      	ldr	r3, [r3, #4]
 8001462:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001466:	2b00      	cmp	r3, #0
 8001468:	f000 8090 	beq.w	800158c <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800146c:	4b56      	ldr	r3, [pc, #344]	; (80015c8 <HAL_GPIO_Init+0x2dc>)
 800146e:	699b      	ldr	r3, [r3, #24]
 8001470:	4a55      	ldr	r2, [pc, #340]	; (80015c8 <HAL_GPIO_Init+0x2dc>)
 8001472:	f043 0301 	orr.w	r3, r3, #1
 8001476:	6193      	str	r3, [r2, #24]
 8001478:	4b53      	ldr	r3, [pc, #332]	; (80015c8 <HAL_GPIO_Init+0x2dc>)
 800147a:	699b      	ldr	r3, [r3, #24]
 800147c:	f003 0301 	and.w	r3, r3, #1
 8001480:	60bb      	str	r3, [r7, #8]
 8001482:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001484:	4a51      	ldr	r2, [pc, #324]	; (80015cc <HAL_GPIO_Init+0x2e0>)
 8001486:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001488:	089b      	lsrs	r3, r3, #2
 800148a:	3302      	adds	r3, #2
 800148c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001490:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001492:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001494:	f003 0303 	and.w	r3, r3, #3
 8001498:	009b      	lsls	r3, r3, #2
 800149a:	220f      	movs	r2, #15
 800149c:	fa02 f303 	lsl.w	r3, r2, r3
 80014a0:	43db      	mvns	r3, r3
 80014a2:	68fa      	ldr	r2, [r7, #12]
 80014a4:	4013      	ands	r3, r2
 80014a6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	4a49      	ldr	r2, [pc, #292]	; (80015d0 <HAL_GPIO_Init+0x2e4>)
 80014ac:	4293      	cmp	r3, r2
 80014ae:	d00d      	beq.n	80014cc <HAL_GPIO_Init+0x1e0>
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	4a48      	ldr	r2, [pc, #288]	; (80015d4 <HAL_GPIO_Init+0x2e8>)
 80014b4:	4293      	cmp	r3, r2
 80014b6:	d007      	beq.n	80014c8 <HAL_GPIO_Init+0x1dc>
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	4a47      	ldr	r2, [pc, #284]	; (80015d8 <HAL_GPIO_Init+0x2ec>)
 80014bc:	4293      	cmp	r3, r2
 80014be:	d101      	bne.n	80014c4 <HAL_GPIO_Init+0x1d8>
 80014c0:	2302      	movs	r3, #2
 80014c2:	e004      	b.n	80014ce <HAL_GPIO_Init+0x1e2>
 80014c4:	2303      	movs	r3, #3
 80014c6:	e002      	b.n	80014ce <HAL_GPIO_Init+0x1e2>
 80014c8:	2301      	movs	r3, #1
 80014ca:	e000      	b.n	80014ce <HAL_GPIO_Init+0x1e2>
 80014cc:	2300      	movs	r3, #0
 80014ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80014d0:	f002 0203 	and.w	r2, r2, #3
 80014d4:	0092      	lsls	r2, r2, #2
 80014d6:	4093      	lsls	r3, r2
 80014d8:	68fa      	ldr	r2, [r7, #12]
 80014da:	4313      	orrs	r3, r2
 80014dc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80014de:	493b      	ldr	r1, [pc, #236]	; (80015cc <HAL_GPIO_Init+0x2e0>)
 80014e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014e2:	089b      	lsrs	r3, r3, #2
 80014e4:	3302      	adds	r3, #2
 80014e6:	68fa      	ldr	r2, [r7, #12]
 80014e8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80014ec:	683b      	ldr	r3, [r7, #0]
 80014ee:	685b      	ldr	r3, [r3, #4]
 80014f0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d006      	beq.n	8001506 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80014f8:	4b38      	ldr	r3, [pc, #224]	; (80015dc <HAL_GPIO_Init+0x2f0>)
 80014fa:	689a      	ldr	r2, [r3, #8]
 80014fc:	4937      	ldr	r1, [pc, #220]	; (80015dc <HAL_GPIO_Init+0x2f0>)
 80014fe:	69bb      	ldr	r3, [r7, #24]
 8001500:	4313      	orrs	r3, r2
 8001502:	608b      	str	r3, [r1, #8]
 8001504:	e006      	b.n	8001514 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001506:	4b35      	ldr	r3, [pc, #212]	; (80015dc <HAL_GPIO_Init+0x2f0>)
 8001508:	689a      	ldr	r2, [r3, #8]
 800150a:	69bb      	ldr	r3, [r7, #24]
 800150c:	43db      	mvns	r3, r3
 800150e:	4933      	ldr	r1, [pc, #204]	; (80015dc <HAL_GPIO_Init+0x2f0>)
 8001510:	4013      	ands	r3, r2
 8001512:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001514:	683b      	ldr	r3, [r7, #0]
 8001516:	685b      	ldr	r3, [r3, #4]
 8001518:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800151c:	2b00      	cmp	r3, #0
 800151e:	d006      	beq.n	800152e <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001520:	4b2e      	ldr	r3, [pc, #184]	; (80015dc <HAL_GPIO_Init+0x2f0>)
 8001522:	68da      	ldr	r2, [r3, #12]
 8001524:	492d      	ldr	r1, [pc, #180]	; (80015dc <HAL_GPIO_Init+0x2f0>)
 8001526:	69bb      	ldr	r3, [r7, #24]
 8001528:	4313      	orrs	r3, r2
 800152a:	60cb      	str	r3, [r1, #12]
 800152c:	e006      	b.n	800153c <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800152e:	4b2b      	ldr	r3, [pc, #172]	; (80015dc <HAL_GPIO_Init+0x2f0>)
 8001530:	68da      	ldr	r2, [r3, #12]
 8001532:	69bb      	ldr	r3, [r7, #24]
 8001534:	43db      	mvns	r3, r3
 8001536:	4929      	ldr	r1, [pc, #164]	; (80015dc <HAL_GPIO_Init+0x2f0>)
 8001538:	4013      	ands	r3, r2
 800153a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800153c:	683b      	ldr	r3, [r7, #0]
 800153e:	685b      	ldr	r3, [r3, #4]
 8001540:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001544:	2b00      	cmp	r3, #0
 8001546:	d006      	beq.n	8001556 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001548:	4b24      	ldr	r3, [pc, #144]	; (80015dc <HAL_GPIO_Init+0x2f0>)
 800154a:	685a      	ldr	r2, [r3, #4]
 800154c:	4923      	ldr	r1, [pc, #140]	; (80015dc <HAL_GPIO_Init+0x2f0>)
 800154e:	69bb      	ldr	r3, [r7, #24]
 8001550:	4313      	orrs	r3, r2
 8001552:	604b      	str	r3, [r1, #4]
 8001554:	e006      	b.n	8001564 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001556:	4b21      	ldr	r3, [pc, #132]	; (80015dc <HAL_GPIO_Init+0x2f0>)
 8001558:	685a      	ldr	r2, [r3, #4]
 800155a:	69bb      	ldr	r3, [r7, #24]
 800155c:	43db      	mvns	r3, r3
 800155e:	491f      	ldr	r1, [pc, #124]	; (80015dc <HAL_GPIO_Init+0x2f0>)
 8001560:	4013      	ands	r3, r2
 8001562:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001564:	683b      	ldr	r3, [r7, #0]
 8001566:	685b      	ldr	r3, [r3, #4]
 8001568:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800156c:	2b00      	cmp	r3, #0
 800156e:	d006      	beq.n	800157e <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001570:	4b1a      	ldr	r3, [pc, #104]	; (80015dc <HAL_GPIO_Init+0x2f0>)
 8001572:	681a      	ldr	r2, [r3, #0]
 8001574:	4919      	ldr	r1, [pc, #100]	; (80015dc <HAL_GPIO_Init+0x2f0>)
 8001576:	69bb      	ldr	r3, [r7, #24]
 8001578:	4313      	orrs	r3, r2
 800157a:	600b      	str	r3, [r1, #0]
 800157c:	e006      	b.n	800158c <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800157e:	4b17      	ldr	r3, [pc, #92]	; (80015dc <HAL_GPIO_Init+0x2f0>)
 8001580:	681a      	ldr	r2, [r3, #0]
 8001582:	69bb      	ldr	r3, [r7, #24]
 8001584:	43db      	mvns	r3, r3
 8001586:	4915      	ldr	r1, [pc, #84]	; (80015dc <HAL_GPIO_Init+0x2f0>)
 8001588:	4013      	ands	r3, r2
 800158a:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800158c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800158e:	3301      	adds	r3, #1
 8001590:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001592:	683b      	ldr	r3, [r7, #0]
 8001594:	681a      	ldr	r2, [r3, #0]
 8001596:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001598:	fa22 f303 	lsr.w	r3, r2, r3
 800159c:	2b00      	cmp	r3, #0
 800159e:	f47f aeaf 	bne.w	8001300 <HAL_GPIO_Init+0x14>
  }
}
 80015a2:	bf00      	nop
 80015a4:	bf00      	nop
 80015a6:	372c      	adds	r7, #44	; 0x2c
 80015a8:	46bd      	mov	sp, r7
 80015aa:	bc80      	pop	{r7}
 80015ac:	4770      	bx	lr
 80015ae:	bf00      	nop
 80015b0:	10320000 	.word	0x10320000
 80015b4:	10310000 	.word	0x10310000
 80015b8:	10220000 	.word	0x10220000
 80015bc:	10210000 	.word	0x10210000
 80015c0:	10120000 	.word	0x10120000
 80015c4:	10110000 	.word	0x10110000
 80015c8:	40021000 	.word	0x40021000
 80015cc:	40010000 	.word	0x40010000
 80015d0:	40010800 	.word	0x40010800
 80015d4:	40010c00 	.word	0x40010c00
 80015d8:	40011000 	.word	0x40011000
 80015dc:	40010400 	.word	0x40010400

080015e0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80015e0:	b480      	push	{r7}
 80015e2:	b083      	sub	sp, #12
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
 80015e8:	460b      	mov	r3, r1
 80015ea:	807b      	strh	r3, [r7, #2]
 80015ec:	4613      	mov	r3, r2
 80015ee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80015f0:	787b      	ldrb	r3, [r7, #1]
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d003      	beq.n	80015fe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80015f6:	887a      	ldrh	r2, [r7, #2]
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80015fc:	e003      	b.n	8001606 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80015fe:	887b      	ldrh	r3, [r7, #2]
 8001600:	041a      	lsls	r2, r3, #16
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	611a      	str	r2, [r3, #16]
}
 8001606:	bf00      	nop
 8001608:	370c      	adds	r7, #12
 800160a:	46bd      	mov	sp, r7
 800160c:	bc80      	pop	{r7}
 800160e:	4770      	bx	lr

08001610 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001610:	b480      	push	{r7}
 8001612:	b085      	sub	sp, #20
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
 8001618:	460b      	mov	r3, r1
 800161a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	68db      	ldr	r3, [r3, #12]
 8001620:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001622:	887a      	ldrh	r2, [r7, #2]
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	4013      	ands	r3, r2
 8001628:	041a      	lsls	r2, r3, #16
 800162a:	68fb      	ldr	r3, [r7, #12]
 800162c:	43d9      	mvns	r1, r3
 800162e:	887b      	ldrh	r3, [r7, #2]
 8001630:	400b      	ands	r3, r1
 8001632:	431a      	orrs	r2, r3
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	611a      	str	r2, [r3, #16]
}
 8001638:	bf00      	nop
 800163a:	3714      	adds	r7, #20
 800163c:	46bd      	mov	sp, r7
 800163e:	bc80      	pop	{r7}
 8001640:	4770      	bx	lr
	...

08001644 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b086      	sub	sp, #24
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	2b00      	cmp	r3, #0
 8001650:	d101      	bne.n	8001656 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001652:	2301      	movs	r3, #1
 8001654:	e26c      	b.n	8001b30 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	f003 0301 	and.w	r3, r3, #1
 800165e:	2b00      	cmp	r3, #0
 8001660:	f000 8087 	beq.w	8001772 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001664:	4b92      	ldr	r3, [pc, #584]	; (80018b0 <HAL_RCC_OscConfig+0x26c>)
 8001666:	685b      	ldr	r3, [r3, #4]
 8001668:	f003 030c 	and.w	r3, r3, #12
 800166c:	2b04      	cmp	r3, #4
 800166e:	d00c      	beq.n	800168a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001670:	4b8f      	ldr	r3, [pc, #572]	; (80018b0 <HAL_RCC_OscConfig+0x26c>)
 8001672:	685b      	ldr	r3, [r3, #4]
 8001674:	f003 030c 	and.w	r3, r3, #12
 8001678:	2b08      	cmp	r3, #8
 800167a:	d112      	bne.n	80016a2 <HAL_RCC_OscConfig+0x5e>
 800167c:	4b8c      	ldr	r3, [pc, #560]	; (80018b0 <HAL_RCC_OscConfig+0x26c>)
 800167e:	685b      	ldr	r3, [r3, #4]
 8001680:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001684:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001688:	d10b      	bne.n	80016a2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800168a:	4b89      	ldr	r3, [pc, #548]	; (80018b0 <HAL_RCC_OscConfig+0x26c>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001692:	2b00      	cmp	r3, #0
 8001694:	d06c      	beq.n	8001770 <HAL_RCC_OscConfig+0x12c>
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	685b      	ldr	r3, [r3, #4]
 800169a:	2b00      	cmp	r3, #0
 800169c:	d168      	bne.n	8001770 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800169e:	2301      	movs	r3, #1
 80016a0:	e246      	b.n	8001b30 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	685b      	ldr	r3, [r3, #4]
 80016a6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80016aa:	d106      	bne.n	80016ba <HAL_RCC_OscConfig+0x76>
 80016ac:	4b80      	ldr	r3, [pc, #512]	; (80018b0 <HAL_RCC_OscConfig+0x26c>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	4a7f      	ldr	r2, [pc, #508]	; (80018b0 <HAL_RCC_OscConfig+0x26c>)
 80016b2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80016b6:	6013      	str	r3, [r2, #0]
 80016b8:	e02e      	b.n	8001718 <HAL_RCC_OscConfig+0xd4>
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	685b      	ldr	r3, [r3, #4]
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d10c      	bne.n	80016dc <HAL_RCC_OscConfig+0x98>
 80016c2:	4b7b      	ldr	r3, [pc, #492]	; (80018b0 <HAL_RCC_OscConfig+0x26c>)
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	4a7a      	ldr	r2, [pc, #488]	; (80018b0 <HAL_RCC_OscConfig+0x26c>)
 80016c8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80016cc:	6013      	str	r3, [r2, #0]
 80016ce:	4b78      	ldr	r3, [pc, #480]	; (80018b0 <HAL_RCC_OscConfig+0x26c>)
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	4a77      	ldr	r2, [pc, #476]	; (80018b0 <HAL_RCC_OscConfig+0x26c>)
 80016d4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80016d8:	6013      	str	r3, [r2, #0]
 80016da:	e01d      	b.n	8001718 <HAL_RCC_OscConfig+0xd4>
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	685b      	ldr	r3, [r3, #4]
 80016e0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80016e4:	d10c      	bne.n	8001700 <HAL_RCC_OscConfig+0xbc>
 80016e6:	4b72      	ldr	r3, [pc, #456]	; (80018b0 <HAL_RCC_OscConfig+0x26c>)
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	4a71      	ldr	r2, [pc, #452]	; (80018b0 <HAL_RCC_OscConfig+0x26c>)
 80016ec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80016f0:	6013      	str	r3, [r2, #0]
 80016f2:	4b6f      	ldr	r3, [pc, #444]	; (80018b0 <HAL_RCC_OscConfig+0x26c>)
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	4a6e      	ldr	r2, [pc, #440]	; (80018b0 <HAL_RCC_OscConfig+0x26c>)
 80016f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80016fc:	6013      	str	r3, [r2, #0]
 80016fe:	e00b      	b.n	8001718 <HAL_RCC_OscConfig+0xd4>
 8001700:	4b6b      	ldr	r3, [pc, #428]	; (80018b0 <HAL_RCC_OscConfig+0x26c>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	4a6a      	ldr	r2, [pc, #424]	; (80018b0 <HAL_RCC_OscConfig+0x26c>)
 8001706:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800170a:	6013      	str	r3, [r2, #0]
 800170c:	4b68      	ldr	r3, [pc, #416]	; (80018b0 <HAL_RCC_OscConfig+0x26c>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	4a67      	ldr	r2, [pc, #412]	; (80018b0 <HAL_RCC_OscConfig+0x26c>)
 8001712:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001716:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	685b      	ldr	r3, [r3, #4]
 800171c:	2b00      	cmp	r3, #0
 800171e:	d013      	beq.n	8001748 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001720:	f7ff fcf6 	bl	8001110 <HAL_GetTick>
 8001724:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001726:	e008      	b.n	800173a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001728:	f7ff fcf2 	bl	8001110 <HAL_GetTick>
 800172c:	4602      	mov	r2, r0
 800172e:	693b      	ldr	r3, [r7, #16]
 8001730:	1ad3      	subs	r3, r2, r3
 8001732:	2b64      	cmp	r3, #100	; 0x64
 8001734:	d901      	bls.n	800173a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001736:	2303      	movs	r3, #3
 8001738:	e1fa      	b.n	8001b30 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800173a:	4b5d      	ldr	r3, [pc, #372]	; (80018b0 <HAL_RCC_OscConfig+0x26c>)
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001742:	2b00      	cmp	r3, #0
 8001744:	d0f0      	beq.n	8001728 <HAL_RCC_OscConfig+0xe4>
 8001746:	e014      	b.n	8001772 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001748:	f7ff fce2 	bl	8001110 <HAL_GetTick>
 800174c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800174e:	e008      	b.n	8001762 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001750:	f7ff fcde 	bl	8001110 <HAL_GetTick>
 8001754:	4602      	mov	r2, r0
 8001756:	693b      	ldr	r3, [r7, #16]
 8001758:	1ad3      	subs	r3, r2, r3
 800175a:	2b64      	cmp	r3, #100	; 0x64
 800175c:	d901      	bls.n	8001762 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800175e:	2303      	movs	r3, #3
 8001760:	e1e6      	b.n	8001b30 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001762:	4b53      	ldr	r3, [pc, #332]	; (80018b0 <HAL_RCC_OscConfig+0x26c>)
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800176a:	2b00      	cmp	r3, #0
 800176c:	d1f0      	bne.n	8001750 <HAL_RCC_OscConfig+0x10c>
 800176e:	e000      	b.n	8001772 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001770:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	f003 0302 	and.w	r3, r3, #2
 800177a:	2b00      	cmp	r3, #0
 800177c:	d063      	beq.n	8001846 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800177e:	4b4c      	ldr	r3, [pc, #304]	; (80018b0 <HAL_RCC_OscConfig+0x26c>)
 8001780:	685b      	ldr	r3, [r3, #4]
 8001782:	f003 030c 	and.w	r3, r3, #12
 8001786:	2b00      	cmp	r3, #0
 8001788:	d00b      	beq.n	80017a2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800178a:	4b49      	ldr	r3, [pc, #292]	; (80018b0 <HAL_RCC_OscConfig+0x26c>)
 800178c:	685b      	ldr	r3, [r3, #4]
 800178e:	f003 030c 	and.w	r3, r3, #12
 8001792:	2b08      	cmp	r3, #8
 8001794:	d11c      	bne.n	80017d0 <HAL_RCC_OscConfig+0x18c>
 8001796:	4b46      	ldr	r3, [pc, #280]	; (80018b0 <HAL_RCC_OscConfig+0x26c>)
 8001798:	685b      	ldr	r3, [r3, #4]
 800179a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d116      	bne.n	80017d0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80017a2:	4b43      	ldr	r3, [pc, #268]	; (80018b0 <HAL_RCC_OscConfig+0x26c>)
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	f003 0302 	and.w	r3, r3, #2
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d005      	beq.n	80017ba <HAL_RCC_OscConfig+0x176>
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	691b      	ldr	r3, [r3, #16]
 80017b2:	2b01      	cmp	r3, #1
 80017b4:	d001      	beq.n	80017ba <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80017b6:	2301      	movs	r3, #1
 80017b8:	e1ba      	b.n	8001b30 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017ba:	4b3d      	ldr	r3, [pc, #244]	; (80018b0 <HAL_RCC_OscConfig+0x26c>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	695b      	ldr	r3, [r3, #20]
 80017c6:	00db      	lsls	r3, r3, #3
 80017c8:	4939      	ldr	r1, [pc, #228]	; (80018b0 <HAL_RCC_OscConfig+0x26c>)
 80017ca:	4313      	orrs	r3, r2
 80017cc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80017ce:	e03a      	b.n	8001846 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	691b      	ldr	r3, [r3, #16]
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d020      	beq.n	800181a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80017d8:	4b36      	ldr	r3, [pc, #216]	; (80018b4 <HAL_RCC_OscConfig+0x270>)
 80017da:	2201      	movs	r2, #1
 80017dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017de:	f7ff fc97 	bl	8001110 <HAL_GetTick>
 80017e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017e4:	e008      	b.n	80017f8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80017e6:	f7ff fc93 	bl	8001110 <HAL_GetTick>
 80017ea:	4602      	mov	r2, r0
 80017ec:	693b      	ldr	r3, [r7, #16]
 80017ee:	1ad3      	subs	r3, r2, r3
 80017f0:	2b02      	cmp	r3, #2
 80017f2:	d901      	bls.n	80017f8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80017f4:	2303      	movs	r3, #3
 80017f6:	e19b      	b.n	8001b30 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017f8:	4b2d      	ldr	r3, [pc, #180]	; (80018b0 <HAL_RCC_OscConfig+0x26c>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	f003 0302 	and.w	r3, r3, #2
 8001800:	2b00      	cmp	r3, #0
 8001802:	d0f0      	beq.n	80017e6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001804:	4b2a      	ldr	r3, [pc, #168]	; (80018b0 <HAL_RCC_OscConfig+0x26c>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	695b      	ldr	r3, [r3, #20]
 8001810:	00db      	lsls	r3, r3, #3
 8001812:	4927      	ldr	r1, [pc, #156]	; (80018b0 <HAL_RCC_OscConfig+0x26c>)
 8001814:	4313      	orrs	r3, r2
 8001816:	600b      	str	r3, [r1, #0]
 8001818:	e015      	b.n	8001846 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800181a:	4b26      	ldr	r3, [pc, #152]	; (80018b4 <HAL_RCC_OscConfig+0x270>)
 800181c:	2200      	movs	r2, #0
 800181e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001820:	f7ff fc76 	bl	8001110 <HAL_GetTick>
 8001824:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001826:	e008      	b.n	800183a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001828:	f7ff fc72 	bl	8001110 <HAL_GetTick>
 800182c:	4602      	mov	r2, r0
 800182e:	693b      	ldr	r3, [r7, #16]
 8001830:	1ad3      	subs	r3, r2, r3
 8001832:	2b02      	cmp	r3, #2
 8001834:	d901      	bls.n	800183a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001836:	2303      	movs	r3, #3
 8001838:	e17a      	b.n	8001b30 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800183a:	4b1d      	ldr	r3, [pc, #116]	; (80018b0 <HAL_RCC_OscConfig+0x26c>)
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	f003 0302 	and.w	r3, r3, #2
 8001842:	2b00      	cmp	r3, #0
 8001844:	d1f0      	bne.n	8001828 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	f003 0308 	and.w	r3, r3, #8
 800184e:	2b00      	cmp	r3, #0
 8001850:	d03a      	beq.n	80018c8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	699b      	ldr	r3, [r3, #24]
 8001856:	2b00      	cmp	r3, #0
 8001858:	d019      	beq.n	800188e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800185a:	4b17      	ldr	r3, [pc, #92]	; (80018b8 <HAL_RCC_OscConfig+0x274>)
 800185c:	2201      	movs	r2, #1
 800185e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001860:	f7ff fc56 	bl	8001110 <HAL_GetTick>
 8001864:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001866:	e008      	b.n	800187a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001868:	f7ff fc52 	bl	8001110 <HAL_GetTick>
 800186c:	4602      	mov	r2, r0
 800186e:	693b      	ldr	r3, [r7, #16]
 8001870:	1ad3      	subs	r3, r2, r3
 8001872:	2b02      	cmp	r3, #2
 8001874:	d901      	bls.n	800187a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001876:	2303      	movs	r3, #3
 8001878:	e15a      	b.n	8001b30 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800187a:	4b0d      	ldr	r3, [pc, #52]	; (80018b0 <HAL_RCC_OscConfig+0x26c>)
 800187c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800187e:	f003 0302 	and.w	r3, r3, #2
 8001882:	2b00      	cmp	r3, #0
 8001884:	d0f0      	beq.n	8001868 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001886:	2001      	movs	r0, #1
 8001888:	f000 fa9a 	bl	8001dc0 <RCC_Delay>
 800188c:	e01c      	b.n	80018c8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800188e:	4b0a      	ldr	r3, [pc, #40]	; (80018b8 <HAL_RCC_OscConfig+0x274>)
 8001890:	2200      	movs	r2, #0
 8001892:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001894:	f7ff fc3c 	bl	8001110 <HAL_GetTick>
 8001898:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800189a:	e00f      	b.n	80018bc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800189c:	f7ff fc38 	bl	8001110 <HAL_GetTick>
 80018a0:	4602      	mov	r2, r0
 80018a2:	693b      	ldr	r3, [r7, #16]
 80018a4:	1ad3      	subs	r3, r2, r3
 80018a6:	2b02      	cmp	r3, #2
 80018a8:	d908      	bls.n	80018bc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80018aa:	2303      	movs	r3, #3
 80018ac:	e140      	b.n	8001b30 <HAL_RCC_OscConfig+0x4ec>
 80018ae:	bf00      	nop
 80018b0:	40021000 	.word	0x40021000
 80018b4:	42420000 	.word	0x42420000
 80018b8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80018bc:	4b9e      	ldr	r3, [pc, #632]	; (8001b38 <HAL_RCC_OscConfig+0x4f4>)
 80018be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018c0:	f003 0302 	and.w	r3, r3, #2
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d1e9      	bne.n	800189c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	f003 0304 	and.w	r3, r3, #4
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	f000 80a6 	beq.w	8001a22 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80018d6:	2300      	movs	r3, #0
 80018d8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80018da:	4b97      	ldr	r3, [pc, #604]	; (8001b38 <HAL_RCC_OscConfig+0x4f4>)
 80018dc:	69db      	ldr	r3, [r3, #28]
 80018de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d10d      	bne.n	8001902 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80018e6:	4b94      	ldr	r3, [pc, #592]	; (8001b38 <HAL_RCC_OscConfig+0x4f4>)
 80018e8:	69db      	ldr	r3, [r3, #28]
 80018ea:	4a93      	ldr	r2, [pc, #588]	; (8001b38 <HAL_RCC_OscConfig+0x4f4>)
 80018ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018f0:	61d3      	str	r3, [r2, #28]
 80018f2:	4b91      	ldr	r3, [pc, #580]	; (8001b38 <HAL_RCC_OscConfig+0x4f4>)
 80018f4:	69db      	ldr	r3, [r3, #28]
 80018f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018fa:	60bb      	str	r3, [r7, #8]
 80018fc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80018fe:	2301      	movs	r3, #1
 8001900:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001902:	4b8e      	ldr	r3, [pc, #568]	; (8001b3c <HAL_RCC_OscConfig+0x4f8>)
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800190a:	2b00      	cmp	r3, #0
 800190c:	d118      	bne.n	8001940 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800190e:	4b8b      	ldr	r3, [pc, #556]	; (8001b3c <HAL_RCC_OscConfig+0x4f8>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	4a8a      	ldr	r2, [pc, #552]	; (8001b3c <HAL_RCC_OscConfig+0x4f8>)
 8001914:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001918:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800191a:	f7ff fbf9 	bl	8001110 <HAL_GetTick>
 800191e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001920:	e008      	b.n	8001934 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001922:	f7ff fbf5 	bl	8001110 <HAL_GetTick>
 8001926:	4602      	mov	r2, r0
 8001928:	693b      	ldr	r3, [r7, #16]
 800192a:	1ad3      	subs	r3, r2, r3
 800192c:	2b64      	cmp	r3, #100	; 0x64
 800192e:	d901      	bls.n	8001934 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001930:	2303      	movs	r3, #3
 8001932:	e0fd      	b.n	8001b30 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001934:	4b81      	ldr	r3, [pc, #516]	; (8001b3c <HAL_RCC_OscConfig+0x4f8>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800193c:	2b00      	cmp	r3, #0
 800193e:	d0f0      	beq.n	8001922 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	68db      	ldr	r3, [r3, #12]
 8001944:	2b01      	cmp	r3, #1
 8001946:	d106      	bne.n	8001956 <HAL_RCC_OscConfig+0x312>
 8001948:	4b7b      	ldr	r3, [pc, #492]	; (8001b38 <HAL_RCC_OscConfig+0x4f4>)
 800194a:	6a1b      	ldr	r3, [r3, #32]
 800194c:	4a7a      	ldr	r2, [pc, #488]	; (8001b38 <HAL_RCC_OscConfig+0x4f4>)
 800194e:	f043 0301 	orr.w	r3, r3, #1
 8001952:	6213      	str	r3, [r2, #32]
 8001954:	e02d      	b.n	80019b2 <HAL_RCC_OscConfig+0x36e>
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	68db      	ldr	r3, [r3, #12]
 800195a:	2b00      	cmp	r3, #0
 800195c:	d10c      	bne.n	8001978 <HAL_RCC_OscConfig+0x334>
 800195e:	4b76      	ldr	r3, [pc, #472]	; (8001b38 <HAL_RCC_OscConfig+0x4f4>)
 8001960:	6a1b      	ldr	r3, [r3, #32]
 8001962:	4a75      	ldr	r2, [pc, #468]	; (8001b38 <HAL_RCC_OscConfig+0x4f4>)
 8001964:	f023 0301 	bic.w	r3, r3, #1
 8001968:	6213      	str	r3, [r2, #32]
 800196a:	4b73      	ldr	r3, [pc, #460]	; (8001b38 <HAL_RCC_OscConfig+0x4f4>)
 800196c:	6a1b      	ldr	r3, [r3, #32]
 800196e:	4a72      	ldr	r2, [pc, #456]	; (8001b38 <HAL_RCC_OscConfig+0x4f4>)
 8001970:	f023 0304 	bic.w	r3, r3, #4
 8001974:	6213      	str	r3, [r2, #32]
 8001976:	e01c      	b.n	80019b2 <HAL_RCC_OscConfig+0x36e>
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	68db      	ldr	r3, [r3, #12]
 800197c:	2b05      	cmp	r3, #5
 800197e:	d10c      	bne.n	800199a <HAL_RCC_OscConfig+0x356>
 8001980:	4b6d      	ldr	r3, [pc, #436]	; (8001b38 <HAL_RCC_OscConfig+0x4f4>)
 8001982:	6a1b      	ldr	r3, [r3, #32]
 8001984:	4a6c      	ldr	r2, [pc, #432]	; (8001b38 <HAL_RCC_OscConfig+0x4f4>)
 8001986:	f043 0304 	orr.w	r3, r3, #4
 800198a:	6213      	str	r3, [r2, #32]
 800198c:	4b6a      	ldr	r3, [pc, #424]	; (8001b38 <HAL_RCC_OscConfig+0x4f4>)
 800198e:	6a1b      	ldr	r3, [r3, #32]
 8001990:	4a69      	ldr	r2, [pc, #420]	; (8001b38 <HAL_RCC_OscConfig+0x4f4>)
 8001992:	f043 0301 	orr.w	r3, r3, #1
 8001996:	6213      	str	r3, [r2, #32]
 8001998:	e00b      	b.n	80019b2 <HAL_RCC_OscConfig+0x36e>
 800199a:	4b67      	ldr	r3, [pc, #412]	; (8001b38 <HAL_RCC_OscConfig+0x4f4>)
 800199c:	6a1b      	ldr	r3, [r3, #32]
 800199e:	4a66      	ldr	r2, [pc, #408]	; (8001b38 <HAL_RCC_OscConfig+0x4f4>)
 80019a0:	f023 0301 	bic.w	r3, r3, #1
 80019a4:	6213      	str	r3, [r2, #32]
 80019a6:	4b64      	ldr	r3, [pc, #400]	; (8001b38 <HAL_RCC_OscConfig+0x4f4>)
 80019a8:	6a1b      	ldr	r3, [r3, #32]
 80019aa:	4a63      	ldr	r2, [pc, #396]	; (8001b38 <HAL_RCC_OscConfig+0x4f4>)
 80019ac:	f023 0304 	bic.w	r3, r3, #4
 80019b0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	68db      	ldr	r3, [r3, #12]
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d015      	beq.n	80019e6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019ba:	f7ff fba9 	bl	8001110 <HAL_GetTick>
 80019be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80019c0:	e00a      	b.n	80019d8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80019c2:	f7ff fba5 	bl	8001110 <HAL_GetTick>
 80019c6:	4602      	mov	r2, r0
 80019c8:	693b      	ldr	r3, [r7, #16]
 80019ca:	1ad3      	subs	r3, r2, r3
 80019cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80019d0:	4293      	cmp	r3, r2
 80019d2:	d901      	bls.n	80019d8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80019d4:	2303      	movs	r3, #3
 80019d6:	e0ab      	b.n	8001b30 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80019d8:	4b57      	ldr	r3, [pc, #348]	; (8001b38 <HAL_RCC_OscConfig+0x4f4>)
 80019da:	6a1b      	ldr	r3, [r3, #32]
 80019dc:	f003 0302 	and.w	r3, r3, #2
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d0ee      	beq.n	80019c2 <HAL_RCC_OscConfig+0x37e>
 80019e4:	e014      	b.n	8001a10 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019e6:	f7ff fb93 	bl	8001110 <HAL_GetTick>
 80019ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80019ec:	e00a      	b.n	8001a04 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80019ee:	f7ff fb8f 	bl	8001110 <HAL_GetTick>
 80019f2:	4602      	mov	r2, r0
 80019f4:	693b      	ldr	r3, [r7, #16]
 80019f6:	1ad3      	subs	r3, r2, r3
 80019f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80019fc:	4293      	cmp	r3, r2
 80019fe:	d901      	bls.n	8001a04 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001a00:	2303      	movs	r3, #3
 8001a02:	e095      	b.n	8001b30 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a04:	4b4c      	ldr	r3, [pc, #304]	; (8001b38 <HAL_RCC_OscConfig+0x4f4>)
 8001a06:	6a1b      	ldr	r3, [r3, #32]
 8001a08:	f003 0302 	and.w	r3, r3, #2
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d1ee      	bne.n	80019ee <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001a10:	7dfb      	ldrb	r3, [r7, #23]
 8001a12:	2b01      	cmp	r3, #1
 8001a14:	d105      	bne.n	8001a22 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a16:	4b48      	ldr	r3, [pc, #288]	; (8001b38 <HAL_RCC_OscConfig+0x4f4>)
 8001a18:	69db      	ldr	r3, [r3, #28]
 8001a1a:	4a47      	ldr	r2, [pc, #284]	; (8001b38 <HAL_RCC_OscConfig+0x4f4>)
 8001a1c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001a20:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	69db      	ldr	r3, [r3, #28]
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	f000 8081 	beq.w	8001b2e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a2c:	4b42      	ldr	r3, [pc, #264]	; (8001b38 <HAL_RCC_OscConfig+0x4f4>)
 8001a2e:	685b      	ldr	r3, [r3, #4]
 8001a30:	f003 030c 	and.w	r3, r3, #12
 8001a34:	2b08      	cmp	r3, #8
 8001a36:	d061      	beq.n	8001afc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	69db      	ldr	r3, [r3, #28]
 8001a3c:	2b02      	cmp	r3, #2
 8001a3e:	d146      	bne.n	8001ace <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a40:	4b3f      	ldr	r3, [pc, #252]	; (8001b40 <HAL_RCC_OscConfig+0x4fc>)
 8001a42:	2200      	movs	r2, #0
 8001a44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a46:	f7ff fb63 	bl	8001110 <HAL_GetTick>
 8001a4a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a4c:	e008      	b.n	8001a60 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a4e:	f7ff fb5f 	bl	8001110 <HAL_GetTick>
 8001a52:	4602      	mov	r2, r0
 8001a54:	693b      	ldr	r3, [r7, #16]
 8001a56:	1ad3      	subs	r3, r2, r3
 8001a58:	2b02      	cmp	r3, #2
 8001a5a:	d901      	bls.n	8001a60 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001a5c:	2303      	movs	r3, #3
 8001a5e:	e067      	b.n	8001b30 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a60:	4b35      	ldr	r3, [pc, #212]	; (8001b38 <HAL_RCC_OscConfig+0x4f4>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d1f0      	bne.n	8001a4e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	6a1b      	ldr	r3, [r3, #32]
 8001a70:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a74:	d108      	bne.n	8001a88 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001a76:	4b30      	ldr	r3, [pc, #192]	; (8001b38 <HAL_RCC_OscConfig+0x4f4>)
 8001a78:	685b      	ldr	r3, [r3, #4]
 8001a7a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	689b      	ldr	r3, [r3, #8]
 8001a82:	492d      	ldr	r1, [pc, #180]	; (8001b38 <HAL_RCC_OscConfig+0x4f4>)
 8001a84:	4313      	orrs	r3, r2
 8001a86:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001a88:	4b2b      	ldr	r3, [pc, #172]	; (8001b38 <HAL_RCC_OscConfig+0x4f4>)
 8001a8a:	685b      	ldr	r3, [r3, #4]
 8001a8c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	6a19      	ldr	r1, [r3, #32]
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a98:	430b      	orrs	r3, r1
 8001a9a:	4927      	ldr	r1, [pc, #156]	; (8001b38 <HAL_RCC_OscConfig+0x4f4>)
 8001a9c:	4313      	orrs	r3, r2
 8001a9e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001aa0:	4b27      	ldr	r3, [pc, #156]	; (8001b40 <HAL_RCC_OscConfig+0x4fc>)
 8001aa2:	2201      	movs	r2, #1
 8001aa4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001aa6:	f7ff fb33 	bl	8001110 <HAL_GetTick>
 8001aaa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001aac:	e008      	b.n	8001ac0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001aae:	f7ff fb2f 	bl	8001110 <HAL_GetTick>
 8001ab2:	4602      	mov	r2, r0
 8001ab4:	693b      	ldr	r3, [r7, #16]
 8001ab6:	1ad3      	subs	r3, r2, r3
 8001ab8:	2b02      	cmp	r3, #2
 8001aba:	d901      	bls.n	8001ac0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001abc:	2303      	movs	r3, #3
 8001abe:	e037      	b.n	8001b30 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001ac0:	4b1d      	ldr	r3, [pc, #116]	; (8001b38 <HAL_RCC_OscConfig+0x4f4>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d0f0      	beq.n	8001aae <HAL_RCC_OscConfig+0x46a>
 8001acc:	e02f      	b.n	8001b2e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ace:	4b1c      	ldr	r3, [pc, #112]	; (8001b40 <HAL_RCC_OscConfig+0x4fc>)
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ad4:	f7ff fb1c 	bl	8001110 <HAL_GetTick>
 8001ad8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ada:	e008      	b.n	8001aee <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001adc:	f7ff fb18 	bl	8001110 <HAL_GetTick>
 8001ae0:	4602      	mov	r2, r0
 8001ae2:	693b      	ldr	r3, [r7, #16]
 8001ae4:	1ad3      	subs	r3, r2, r3
 8001ae6:	2b02      	cmp	r3, #2
 8001ae8:	d901      	bls.n	8001aee <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001aea:	2303      	movs	r3, #3
 8001aec:	e020      	b.n	8001b30 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001aee:	4b12      	ldr	r3, [pc, #72]	; (8001b38 <HAL_RCC_OscConfig+0x4f4>)
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d1f0      	bne.n	8001adc <HAL_RCC_OscConfig+0x498>
 8001afa:	e018      	b.n	8001b2e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	69db      	ldr	r3, [r3, #28]
 8001b00:	2b01      	cmp	r3, #1
 8001b02:	d101      	bne.n	8001b08 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001b04:	2301      	movs	r3, #1
 8001b06:	e013      	b.n	8001b30 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001b08:	4b0b      	ldr	r3, [pc, #44]	; (8001b38 <HAL_RCC_OscConfig+0x4f4>)
 8001b0a:	685b      	ldr	r3, [r3, #4]
 8001b0c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	6a1b      	ldr	r3, [r3, #32]
 8001b18:	429a      	cmp	r2, r3
 8001b1a:	d106      	bne.n	8001b2a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b26:	429a      	cmp	r2, r3
 8001b28:	d001      	beq.n	8001b2e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001b2a:	2301      	movs	r3, #1
 8001b2c:	e000      	b.n	8001b30 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001b2e:	2300      	movs	r3, #0
}
 8001b30:	4618      	mov	r0, r3
 8001b32:	3718      	adds	r7, #24
 8001b34:	46bd      	mov	sp, r7
 8001b36:	bd80      	pop	{r7, pc}
 8001b38:	40021000 	.word	0x40021000
 8001b3c:	40007000 	.word	0x40007000
 8001b40:	42420060 	.word	0x42420060

08001b44 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b084      	sub	sp, #16
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
 8001b4c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d101      	bne.n	8001b58 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001b54:	2301      	movs	r3, #1
 8001b56:	e0d0      	b.n	8001cfa <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001b58:	4b6a      	ldr	r3, [pc, #424]	; (8001d04 <HAL_RCC_ClockConfig+0x1c0>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	f003 0307 	and.w	r3, r3, #7
 8001b60:	683a      	ldr	r2, [r7, #0]
 8001b62:	429a      	cmp	r2, r3
 8001b64:	d910      	bls.n	8001b88 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b66:	4b67      	ldr	r3, [pc, #412]	; (8001d04 <HAL_RCC_ClockConfig+0x1c0>)
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	f023 0207 	bic.w	r2, r3, #7
 8001b6e:	4965      	ldr	r1, [pc, #404]	; (8001d04 <HAL_RCC_ClockConfig+0x1c0>)
 8001b70:	683b      	ldr	r3, [r7, #0]
 8001b72:	4313      	orrs	r3, r2
 8001b74:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b76:	4b63      	ldr	r3, [pc, #396]	; (8001d04 <HAL_RCC_ClockConfig+0x1c0>)
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f003 0307 	and.w	r3, r3, #7
 8001b7e:	683a      	ldr	r2, [r7, #0]
 8001b80:	429a      	cmp	r2, r3
 8001b82:	d001      	beq.n	8001b88 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001b84:	2301      	movs	r3, #1
 8001b86:	e0b8      	b.n	8001cfa <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	f003 0302 	and.w	r3, r3, #2
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d020      	beq.n	8001bd6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	f003 0304 	and.w	r3, r3, #4
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d005      	beq.n	8001bac <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001ba0:	4b59      	ldr	r3, [pc, #356]	; (8001d08 <HAL_RCC_ClockConfig+0x1c4>)
 8001ba2:	685b      	ldr	r3, [r3, #4]
 8001ba4:	4a58      	ldr	r2, [pc, #352]	; (8001d08 <HAL_RCC_ClockConfig+0x1c4>)
 8001ba6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001baa:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	f003 0308 	and.w	r3, r3, #8
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d005      	beq.n	8001bc4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001bb8:	4b53      	ldr	r3, [pc, #332]	; (8001d08 <HAL_RCC_ClockConfig+0x1c4>)
 8001bba:	685b      	ldr	r3, [r3, #4]
 8001bbc:	4a52      	ldr	r2, [pc, #328]	; (8001d08 <HAL_RCC_ClockConfig+0x1c4>)
 8001bbe:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001bc2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001bc4:	4b50      	ldr	r3, [pc, #320]	; (8001d08 <HAL_RCC_ClockConfig+0x1c4>)
 8001bc6:	685b      	ldr	r3, [r3, #4]
 8001bc8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	689b      	ldr	r3, [r3, #8]
 8001bd0:	494d      	ldr	r1, [pc, #308]	; (8001d08 <HAL_RCC_ClockConfig+0x1c4>)
 8001bd2:	4313      	orrs	r3, r2
 8001bd4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	f003 0301 	and.w	r3, r3, #1
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d040      	beq.n	8001c64 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	685b      	ldr	r3, [r3, #4]
 8001be6:	2b01      	cmp	r3, #1
 8001be8:	d107      	bne.n	8001bfa <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bea:	4b47      	ldr	r3, [pc, #284]	; (8001d08 <HAL_RCC_ClockConfig+0x1c4>)
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d115      	bne.n	8001c22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001bf6:	2301      	movs	r3, #1
 8001bf8:	e07f      	b.n	8001cfa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	685b      	ldr	r3, [r3, #4]
 8001bfe:	2b02      	cmp	r3, #2
 8001c00:	d107      	bne.n	8001c12 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c02:	4b41      	ldr	r3, [pc, #260]	; (8001d08 <HAL_RCC_ClockConfig+0x1c4>)
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d109      	bne.n	8001c22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c0e:	2301      	movs	r3, #1
 8001c10:	e073      	b.n	8001cfa <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c12:	4b3d      	ldr	r3, [pc, #244]	; (8001d08 <HAL_RCC_ClockConfig+0x1c4>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f003 0302 	and.w	r3, r3, #2
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d101      	bne.n	8001c22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c1e:	2301      	movs	r3, #1
 8001c20:	e06b      	b.n	8001cfa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001c22:	4b39      	ldr	r3, [pc, #228]	; (8001d08 <HAL_RCC_ClockConfig+0x1c4>)
 8001c24:	685b      	ldr	r3, [r3, #4]
 8001c26:	f023 0203 	bic.w	r2, r3, #3
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	685b      	ldr	r3, [r3, #4]
 8001c2e:	4936      	ldr	r1, [pc, #216]	; (8001d08 <HAL_RCC_ClockConfig+0x1c4>)
 8001c30:	4313      	orrs	r3, r2
 8001c32:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001c34:	f7ff fa6c 	bl	8001110 <HAL_GetTick>
 8001c38:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c3a:	e00a      	b.n	8001c52 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c3c:	f7ff fa68 	bl	8001110 <HAL_GetTick>
 8001c40:	4602      	mov	r2, r0
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	1ad3      	subs	r3, r2, r3
 8001c46:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c4a:	4293      	cmp	r3, r2
 8001c4c:	d901      	bls.n	8001c52 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001c4e:	2303      	movs	r3, #3
 8001c50:	e053      	b.n	8001cfa <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c52:	4b2d      	ldr	r3, [pc, #180]	; (8001d08 <HAL_RCC_ClockConfig+0x1c4>)
 8001c54:	685b      	ldr	r3, [r3, #4]
 8001c56:	f003 020c 	and.w	r2, r3, #12
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	685b      	ldr	r3, [r3, #4]
 8001c5e:	009b      	lsls	r3, r3, #2
 8001c60:	429a      	cmp	r2, r3
 8001c62:	d1eb      	bne.n	8001c3c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001c64:	4b27      	ldr	r3, [pc, #156]	; (8001d04 <HAL_RCC_ClockConfig+0x1c0>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f003 0307 	and.w	r3, r3, #7
 8001c6c:	683a      	ldr	r2, [r7, #0]
 8001c6e:	429a      	cmp	r2, r3
 8001c70:	d210      	bcs.n	8001c94 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c72:	4b24      	ldr	r3, [pc, #144]	; (8001d04 <HAL_RCC_ClockConfig+0x1c0>)
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	f023 0207 	bic.w	r2, r3, #7
 8001c7a:	4922      	ldr	r1, [pc, #136]	; (8001d04 <HAL_RCC_ClockConfig+0x1c0>)
 8001c7c:	683b      	ldr	r3, [r7, #0]
 8001c7e:	4313      	orrs	r3, r2
 8001c80:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c82:	4b20      	ldr	r3, [pc, #128]	; (8001d04 <HAL_RCC_ClockConfig+0x1c0>)
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f003 0307 	and.w	r3, r3, #7
 8001c8a:	683a      	ldr	r2, [r7, #0]
 8001c8c:	429a      	cmp	r2, r3
 8001c8e:	d001      	beq.n	8001c94 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001c90:	2301      	movs	r3, #1
 8001c92:	e032      	b.n	8001cfa <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	f003 0304 	and.w	r3, r3, #4
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d008      	beq.n	8001cb2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ca0:	4b19      	ldr	r3, [pc, #100]	; (8001d08 <HAL_RCC_ClockConfig+0x1c4>)
 8001ca2:	685b      	ldr	r3, [r3, #4]
 8001ca4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	68db      	ldr	r3, [r3, #12]
 8001cac:	4916      	ldr	r1, [pc, #88]	; (8001d08 <HAL_RCC_ClockConfig+0x1c4>)
 8001cae:	4313      	orrs	r3, r2
 8001cb0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	f003 0308 	and.w	r3, r3, #8
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d009      	beq.n	8001cd2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001cbe:	4b12      	ldr	r3, [pc, #72]	; (8001d08 <HAL_RCC_ClockConfig+0x1c4>)
 8001cc0:	685b      	ldr	r3, [r3, #4]
 8001cc2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	691b      	ldr	r3, [r3, #16]
 8001cca:	00db      	lsls	r3, r3, #3
 8001ccc:	490e      	ldr	r1, [pc, #56]	; (8001d08 <HAL_RCC_ClockConfig+0x1c4>)
 8001cce:	4313      	orrs	r3, r2
 8001cd0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001cd2:	f000 f821 	bl	8001d18 <HAL_RCC_GetSysClockFreq>
 8001cd6:	4602      	mov	r2, r0
 8001cd8:	4b0b      	ldr	r3, [pc, #44]	; (8001d08 <HAL_RCC_ClockConfig+0x1c4>)
 8001cda:	685b      	ldr	r3, [r3, #4]
 8001cdc:	091b      	lsrs	r3, r3, #4
 8001cde:	f003 030f 	and.w	r3, r3, #15
 8001ce2:	490a      	ldr	r1, [pc, #40]	; (8001d0c <HAL_RCC_ClockConfig+0x1c8>)
 8001ce4:	5ccb      	ldrb	r3, [r1, r3]
 8001ce6:	fa22 f303 	lsr.w	r3, r2, r3
 8001cea:	4a09      	ldr	r2, [pc, #36]	; (8001d10 <HAL_RCC_ClockConfig+0x1cc>)
 8001cec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001cee:	4b09      	ldr	r3, [pc, #36]	; (8001d14 <HAL_RCC_ClockConfig+0x1d0>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	f7ff f9ca 	bl	800108c <HAL_InitTick>

  return HAL_OK;
 8001cf8:	2300      	movs	r3, #0
}
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	3710      	adds	r7, #16
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	bd80      	pop	{r7, pc}
 8001d02:	bf00      	nop
 8001d04:	40022000 	.word	0x40022000
 8001d08:	40021000 	.word	0x40021000
 8001d0c:	080023c0 	.word	0x080023c0
 8001d10:	20000010 	.word	0x20000010
 8001d14:	20000014 	.word	0x20000014

08001d18 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	b087      	sub	sp, #28
 8001d1c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001d1e:	2300      	movs	r3, #0
 8001d20:	60fb      	str	r3, [r7, #12]
 8001d22:	2300      	movs	r3, #0
 8001d24:	60bb      	str	r3, [r7, #8]
 8001d26:	2300      	movs	r3, #0
 8001d28:	617b      	str	r3, [r7, #20]
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001d32:	4b1e      	ldr	r3, [pc, #120]	; (8001dac <HAL_RCC_GetSysClockFreq+0x94>)
 8001d34:	685b      	ldr	r3, [r3, #4]
 8001d36:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	f003 030c 	and.w	r3, r3, #12
 8001d3e:	2b04      	cmp	r3, #4
 8001d40:	d002      	beq.n	8001d48 <HAL_RCC_GetSysClockFreq+0x30>
 8001d42:	2b08      	cmp	r3, #8
 8001d44:	d003      	beq.n	8001d4e <HAL_RCC_GetSysClockFreq+0x36>
 8001d46:	e027      	b.n	8001d98 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001d48:	4b19      	ldr	r3, [pc, #100]	; (8001db0 <HAL_RCC_GetSysClockFreq+0x98>)
 8001d4a:	613b      	str	r3, [r7, #16]
      break;
 8001d4c:	e027      	b.n	8001d9e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	0c9b      	lsrs	r3, r3, #18
 8001d52:	f003 030f 	and.w	r3, r3, #15
 8001d56:	4a17      	ldr	r2, [pc, #92]	; (8001db4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001d58:	5cd3      	ldrb	r3, [r2, r3]
 8001d5a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d010      	beq.n	8001d88 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001d66:	4b11      	ldr	r3, [pc, #68]	; (8001dac <HAL_RCC_GetSysClockFreq+0x94>)
 8001d68:	685b      	ldr	r3, [r3, #4]
 8001d6a:	0c5b      	lsrs	r3, r3, #17
 8001d6c:	f003 0301 	and.w	r3, r3, #1
 8001d70:	4a11      	ldr	r2, [pc, #68]	; (8001db8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001d72:	5cd3      	ldrb	r3, [r2, r3]
 8001d74:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	4a0d      	ldr	r2, [pc, #52]	; (8001db0 <HAL_RCC_GetSysClockFreq+0x98>)
 8001d7a:	fb02 f203 	mul.w	r2, r2, r3
 8001d7e:	68bb      	ldr	r3, [r7, #8]
 8001d80:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d84:	617b      	str	r3, [r7, #20]
 8001d86:	e004      	b.n	8001d92 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	4a0c      	ldr	r2, [pc, #48]	; (8001dbc <HAL_RCC_GetSysClockFreq+0xa4>)
 8001d8c:	fb02 f303 	mul.w	r3, r2, r3
 8001d90:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001d92:	697b      	ldr	r3, [r7, #20]
 8001d94:	613b      	str	r3, [r7, #16]
      break;
 8001d96:	e002      	b.n	8001d9e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001d98:	4b05      	ldr	r3, [pc, #20]	; (8001db0 <HAL_RCC_GetSysClockFreq+0x98>)
 8001d9a:	613b      	str	r3, [r7, #16]
      break;
 8001d9c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001d9e:	693b      	ldr	r3, [r7, #16]
}
 8001da0:	4618      	mov	r0, r3
 8001da2:	371c      	adds	r7, #28
 8001da4:	46bd      	mov	sp, r7
 8001da6:	bc80      	pop	{r7}
 8001da8:	4770      	bx	lr
 8001daa:	bf00      	nop
 8001dac:	40021000 	.word	0x40021000
 8001db0:	007a1200 	.word	0x007a1200
 8001db4:	080023d0 	.word	0x080023d0
 8001db8:	080023e0 	.word	0x080023e0
 8001dbc:	003d0900 	.word	0x003d0900

08001dc0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	b085      	sub	sp, #20
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001dc8:	4b0a      	ldr	r3, [pc, #40]	; (8001df4 <RCC_Delay+0x34>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	4a0a      	ldr	r2, [pc, #40]	; (8001df8 <RCC_Delay+0x38>)
 8001dce:	fba2 2303 	umull	r2, r3, r2, r3
 8001dd2:	0a5b      	lsrs	r3, r3, #9
 8001dd4:	687a      	ldr	r2, [r7, #4]
 8001dd6:	fb02 f303 	mul.w	r3, r2, r3
 8001dda:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001ddc:	bf00      	nop
  }
  while (Delay --);
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	1e5a      	subs	r2, r3, #1
 8001de2:	60fa      	str	r2, [r7, #12]
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d1f9      	bne.n	8001ddc <RCC_Delay+0x1c>
}
 8001de8:	bf00      	nop
 8001dea:	bf00      	nop
 8001dec:	3714      	adds	r7, #20
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bc80      	pop	{r7}
 8001df2:	4770      	bx	lr
 8001df4:	20000010 	.word	0x20000010
 8001df8:	10624dd3 	.word	0x10624dd3

08001dfc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b082      	sub	sp, #8
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d101      	bne.n	8001e0e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001e0a:	2301      	movs	r3, #1
 8001e0c:	e041      	b.n	8001e92 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001e14:	b2db      	uxtb	r3, r3
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d106      	bne.n	8001e28 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001e22:	6878      	ldr	r0, [r7, #4]
 8001e24:	f7ff f8ac 	bl	8000f80 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	2202      	movs	r2, #2
 8001e2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681a      	ldr	r2, [r3, #0]
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	3304      	adds	r3, #4
 8001e38:	4619      	mov	r1, r3
 8001e3a:	4610      	mov	r0, r2
 8001e3c:	f000 f942 	bl	80020c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	2201      	movs	r2, #1
 8001e44:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	2201      	movs	r2, #1
 8001e4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	2201      	movs	r2, #1
 8001e54:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	2201      	movs	r2, #1
 8001e5c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	2201      	movs	r2, #1
 8001e64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	2201      	movs	r2, #1
 8001e6c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	2201      	movs	r2, #1
 8001e74:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	2201      	movs	r2, #1
 8001e7c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	2201      	movs	r2, #1
 8001e84:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	2201      	movs	r2, #1
 8001e8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001e90:	2300      	movs	r3, #0
}
 8001e92:	4618      	mov	r0, r3
 8001e94:	3708      	adds	r7, #8
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bd80      	pop	{r7, pc}
	...

08001e9c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	b085      	sub	sp, #20
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001eaa:	b2db      	uxtb	r3, r3
 8001eac:	2b01      	cmp	r3, #1
 8001eae:	d001      	beq.n	8001eb4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001eb0:	2301      	movs	r3, #1
 8001eb2:	e035      	b.n	8001f20 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	2202      	movs	r2, #2
 8001eb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	68da      	ldr	r2, [r3, #12]
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	f042 0201 	orr.w	r2, r2, #1
 8001eca:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	4a16      	ldr	r2, [pc, #88]	; (8001f2c <HAL_TIM_Base_Start_IT+0x90>)
 8001ed2:	4293      	cmp	r3, r2
 8001ed4:	d009      	beq.n	8001eea <HAL_TIM_Base_Start_IT+0x4e>
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ede:	d004      	beq.n	8001eea <HAL_TIM_Base_Start_IT+0x4e>
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	4a12      	ldr	r2, [pc, #72]	; (8001f30 <HAL_TIM_Base_Start_IT+0x94>)
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	d111      	bne.n	8001f0e <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	689b      	ldr	r3, [r3, #8]
 8001ef0:	f003 0307 	and.w	r3, r3, #7
 8001ef4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	2b06      	cmp	r3, #6
 8001efa:	d010      	beq.n	8001f1e <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	681a      	ldr	r2, [r3, #0]
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f042 0201 	orr.w	r2, r2, #1
 8001f0a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f0c:	e007      	b.n	8001f1e <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	681a      	ldr	r2, [r3, #0]
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f042 0201 	orr.w	r2, r2, #1
 8001f1c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001f1e:	2300      	movs	r3, #0
}
 8001f20:	4618      	mov	r0, r3
 8001f22:	3714      	adds	r7, #20
 8001f24:	46bd      	mov	sp, r7
 8001f26:	bc80      	pop	{r7}
 8001f28:	4770      	bx	lr
 8001f2a:	bf00      	nop
 8001f2c:	40012c00 	.word	0x40012c00
 8001f30:	40000400 	.word	0x40000400

08001f34 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b084      	sub	sp, #16
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
 8001f3c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001f48:	2b01      	cmp	r3, #1
 8001f4a:	d101      	bne.n	8001f50 <HAL_TIM_ConfigClockSource+0x1c>
 8001f4c:	2302      	movs	r3, #2
 8001f4e:	e0b4      	b.n	80020ba <HAL_TIM_ConfigClockSource+0x186>
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	2201      	movs	r2, #1
 8001f54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	2202      	movs	r2, #2
 8001f5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	689b      	ldr	r3, [r3, #8]
 8001f66:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001f68:	68bb      	ldr	r3, [r7, #8]
 8001f6a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8001f6e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001f70:	68bb      	ldr	r3, [r7, #8]
 8001f72:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001f76:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	68ba      	ldr	r2, [r7, #8]
 8001f7e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001f80:	683b      	ldr	r3, [r7, #0]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001f88:	d03e      	beq.n	8002008 <HAL_TIM_ConfigClockSource+0xd4>
 8001f8a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001f8e:	f200 8087 	bhi.w	80020a0 <HAL_TIM_ConfigClockSource+0x16c>
 8001f92:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001f96:	f000 8086 	beq.w	80020a6 <HAL_TIM_ConfigClockSource+0x172>
 8001f9a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001f9e:	d87f      	bhi.n	80020a0 <HAL_TIM_ConfigClockSource+0x16c>
 8001fa0:	2b70      	cmp	r3, #112	; 0x70
 8001fa2:	d01a      	beq.n	8001fda <HAL_TIM_ConfigClockSource+0xa6>
 8001fa4:	2b70      	cmp	r3, #112	; 0x70
 8001fa6:	d87b      	bhi.n	80020a0 <HAL_TIM_ConfigClockSource+0x16c>
 8001fa8:	2b60      	cmp	r3, #96	; 0x60
 8001faa:	d050      	beq.n	800204e <HAL_TIM_ConfigClockSource+0x11a>
 8001fac:	2b60      	cmp	r3, #96	; 0x60
 8001fae:	d877      	bhi.n	80020a0 <HAL_TIM_ConfigClockSource+0x16c>
 8001fb0:	2b50      	cmp	r3, #80	; 0x50
 8001fb2:	d03c      	beq.n	800202e <HAL_TIM_ConfigClockSource+0xfa>
 8001fb4:	2b50      	cmp	r3, #80	; 0x50
 8001fb6:	d873      	bhi.n	80020a0 <HAL_TIM_ConfigClockSource+0x16c>
 8001fb8:	2b40      	cmp	r3, #64	; 0x40
 8001fba:	d058      	beq.n	800206e <HAL_TIM_ConfigClockSource+0x13a>
 8001fbc:	2b40      	cmp	r3, #64	; 0x40
 8001fbe:	d86f      	bhi.n	80020a0 <HAL_TIM_ConfigClockSource+0x16c>
 8001fc0:	2b30      	cmp	r3, #48	; 0x30
 8001fc2:	d064      	beq.n	800208e <HAL_TIM_ConfigClockSource+0x15a>
 8001fc4:	2b30      	cmp	r3, #48	; 0x30
 8001fc6:	d86b      	bhi.n	80020a0 <HAL_TIM_ConfigClockSource+0x16c>
 8001fc8:	2b20      	cmp	r3, #32
 8001fca:	d060      	beq.n	800208e <HAL_TIM_ConfigClockSource+0x15a>
 8001fcc:	2b20      	cmp	r3, #32
 8001fce:	d867      	bhi.n	80020a0 <HAL_TIM_ConfigClockSource+0x16c>
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d05c      	beq.n	800208e <HAL_TIM_ConfigClockSource+0x15a>
 8001fd4:	2b10      	cmp	r3, #16
 8001fd6:	d05a      	beq.n	800208e <HAL_TIM_ConfigClockSource+0x15a>
 8001fd8:	e062      	b.n	80020a0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	6818      	ldr	r0, [r3, #0]
 8001fde:	683b      	ldr	r3, [r7, #0]
 8001fe0:	6899      	ldr	r1, [r3, #8]
 8001fe2:	683b      	ldr	r3, [r7, #0]
 8001fe4:	685a      	ldr	r2, [r3, #4]
 8001fe6:	683b      	ldr	r3, [r7, #0]
 8001fe8:	68db      	ldr	r3, [r3, #12]
 8001fea:	f000 f93a 	bl	8002262 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	689b      	ldr	r3, [r3, #8]
 8001ff4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001ff6:	68bb      	ldr	r3, [r7, #8]
 8001ff8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8001ffc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	68ba      	ldr	r2, [r7, #8]
 8002004:	609a      	str	r2, [r3, #8]
      break;
 8002006:	e04f      	b.n	80020a8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	6818      	ldr	r0, [r3, #0]
 800200c:	683b      	ldr	r3, [r7, #0]
 800200e:	6899      	ldr	r1, [r3, #8]
 8002010:	683b      	ldr	r3, [r7, #0]
 8002012:	685a      	ldr	r2, [r3, #4]
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	68db      	ldr	r3, [r3, #12]
 8002018:	f000 f923 	bl	8002262 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	689a      	ldr	r2, [r3, #8]
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800202a:	609a      	str	r2, [r3, #8]
      break;
 800202c:	e03c      	b.n	80020a8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	6818      	ldr	r0, [r3, #0]
 8002032:	683b      	ldr	r3, [r7, #0]
 8002034:	6859      	ldr	r1, [r3, #4]
 8002036:	683b      	ldr	r3, [r7, #0]
 8002038:	68db      	ldr	r3, [r3, #12]
 800203a:	461a      	mov	r2, r3
 800203c:	f000 f89a 	bl	8002174 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	2150      	movs	r1, #80	; 0x50
 8002046:	4618      	mov	r0, r3
 8002048:	f000 f8f1 	bl	800222e <TIM_ITRx_SetConfig>
      break;
 800204c:	e02c      	b.n	80020a8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6818      	ldr	r0, [r3, #0]
 8002052:	683b      	ldr	r3, [r7, #0]
 8002054:	6859      	ldr	r1, [r3, #4]
 8002056:	683b      	ldr	r3, [r7, #0]
 8002058:	68db      	ldr	r3, [r3, #12]
 800205a:	461a      	mov	r2, r3
 800205c:	f000 f8b8 	bl	80021d0 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	2160      	movs	r1, #96	; 0x60
 8002066:	4618      	mov	r0, r3
 8002068:	f000 f8e1 	bl	800222e <TIM_ITRx_SetConfig>
      break;
 800206c:	e01c      	b.n	80020a8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	6818      	ldr	r0, [r3, #0]
 8002072:	683b      	ldr	r3, [r7, #0]
 8002074:	6859      	ldr	r1, [r3, #4]
 8002076:	683b      	ldr	r3, [r7, #0]
 8002078:	68db      	ldr	r3, [r3, #12]
 800207a:	461a      	mov	r2, r3
 800207c:	f000 f87a 	bl	8002174 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	2140      	movs	r1, #64	; 0x40
 8002086:	4618      	mov	r0, r3
 8002088:	f000 f8d1 	bl	800222e <TIM_ITRx_SetConfig>
      break;
 800208c:	e00c      	b.n	80020a8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681a      	ldr	r2, [r3, #0]
 8002092:	683b      	ldr	r3, [r7, #0]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	4619      	mov	r1, r3
 8002098:	4610      	mov	r0, r2
 800209a:	f000 f8c8 	bl	800222e <TIM_ITRx_SetConfig>
      break;
 800209e:	e003      	b.n	80020a8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80020a0:	2301      	movs	r3, #1
 80020a2:	73fb      	strb	r3, [r7, #15]
      break;
 80020a4:	e000      	b.n	80020a8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80020a6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	2201      	movs	r2, #1
 80020ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	2200      	movs	r2, #0
 80020b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80020b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80020ba:	4618      	mov	r0, r3
 80020bc:	3710      	adds	r7, #16
 80020be:	46bd      	mov	sp, r7
 80020c0:	bd80      	pop	{r7, pc}
	...

080020c4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80020c4:	b480      	push	{r7}
 80020c6:	b085      	sub	sp, #20
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
 80020cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	4a25      	ldr	r2, [pc, #148]	; (800216c <TIM_Base_SetConfig+0xa8>)
 80020d8:	4293      	cmp	r3, r2
 80020da:	d007      	beq.n	80020ec <TIM_Base_SetConfig+0x28>
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80020e2:	d003      	beq.n	80020ec <TIM_Base_SetConfig+0x28>
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	4a22      	ldr	r2, [pc, #136]	; (8002170 <TIM_Base_SetConfig+0xac>)
 80020e8:	4293      	cmp	r3, r2
 80020ea:	d108      	bne.n	80020fe <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80020f2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80020f4:	683b      	ldr	r3, [r7, #0]
 80020f6:	685b      	ldr	r3, [r3, #4]
 80020f8:	68fa      	ldr	r2, [r7, #12]
 80020fa:	4313      	orrs	r3, r2
 80020fc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	4a1a      	ldr	r2, [pc, #104]	; (800216c <TIM_Base_SetConfig+0xa8>)
 8002102:	4293      	cmp	r3, r2
 8002104:	d007      	beq.n	8002116 <TIM_Base_SetConfig+0x52>
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800210c:	d003      	beq.n	8002116 <TIM_Base_SetConfig+0x52>
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	4a17      	ldr	r2, [pc, #92]	; (8002170 <TIM_Base_SetConfig+0xac>)
 8002112:	4293      	cmp	r3, r2
 8002114:	d108      	bne.n	8002128 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800211c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800211e:	683b      	ldr	r3, [r7, #0]
 8002120:	68db      	ldr	r3, [r3, #12]
 8002122:	68fa      	ldr	r2, [r7, #12]
 8002124:	4313      	orrs	r3, r2
 8002126:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800212e:	683b      	ldr	r3, [r7, #0]
 8002130:	695b      	ldr	r3, [r3, #20]
 8002132:	4313      	orrs	r3, r2
 8002134:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	68fa      	ldr	r2, [r7, #12]
 800213a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800213c:	683b      	ldr	r3, [r7, #0]
 800213e:	689a      	ldr	r2, [r3, #8]
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	681a      	ldr	r2, [r3, #0]
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	4a07      	ldr	r2, [pc, #28]	; (800216c <TIM_Base_SetConfig+0xa8>)
 8002150:	4293      	cmp	r3, r2
 8002152:	d103      	bne.n	800215c <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002154:	683b      	ldr	r3, [r7, #0]
 8002156:	691a      	ldr	r2, [r3, #16]
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2201      	movs	r2, #1
 8002160:	615a      	str	r2, [r3, #20]
}
 8002162:	bf00      	nop
 8002164:	3714      	adds	r7, #20
 8002166:	46bd      	mov	sp, r7
 8002168:	bc80      	pop	{r7}
 800216a:	4770      	bx	lr
 800216c:	40012c00 	.word	0x40012c00
 8002170:	40000400 	.word	0x40000400

08002174 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002174:	b480      	push	{r7}
 8002176:	b087      	sub	sp, #28
 8002178:	af00      	add	r7, sp, #0
 800217a:	60f8      	str	r0, [r7, #12]
 800217c:	60b9      	str	r1, [r7, #8]
 800217e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	6a1b      	ldr	r3, [r3, #32]
 8002184:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	6a1b      	ldr	r3, [r3, #32]
 800218a:	f023 0201 	bic.w	r2, r3, #1
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	699b      	ldr	r3, [r3, #24]
 8002196:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002198:	693b      	ldr	r3, [r7, #16]
 800219a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800219e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	011b      	lsls	r3, r3, #4
 80021a4:	693a      	ldr	r2, [r7, #16]
 80021a6:	4313      	orrs	r3, r2
 80021a8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80021aa:	697b      	ldr	r3, [r7, #20]
 80021ac:	f023 030a 	bic.w	r3, r3, #10
 80021b0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80021b2:	697a      	ldr	r2, [r7, #20]
 80021b4:	68bb      	ldr	r3, [r7, #8]
 80021b6:	4313      	orrs	r3, r2
 80021b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	693a      	ldr	r2, [r7, #16]
 80021be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	697a      	ldr	r2, [r7, #20]
 80021c4:	621a      	str	r2, [r3, #32]
}
 80021c6:	bf00      	nop
 80021c8:	371c      	adds	r7, #28
 80021ca:	46bd      	mov	sp, r7
 80021cc:	bc80      	pop	{r7}
 80021ce:	4770      	bx	lr

080021d0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80021d0:	b480      	push	{r7}
 80021d2:	b087      	sub	sp, #28
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	60f8      	str	r0, [r7, #12]
 80021d8:	60b9      	str	r1, [r7, #8]
 80021da:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	6a1b      	ldr	r3, [r3, #32]
 80021e0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	6a1b      	ldr	r3, [r3, #32]
 80021e6:	f023 0210 	bic.w	r2, r3, #16
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	699b      	ldr	r3, [r3, #24]
 80021f2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80021f4:	693b      	ldr	r3, [r7, #16]
 80021f6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80021fa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	031b      	lsls	r3, r3, #12
 8002200:	693a      	ldr	r2, [r7, #16]
 8002202:	4313      	orrs	r3, r2
 8002204:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002206:	697b      	ldr	r3, [r7, #20]
 8002208:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800220c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800220e:	68bb      	ldr	r3, [r7, #8]
 8002210:	011b      	lsls	r3, r3, #4
 8002212:	697a      	ldr	r2, [r7, #20]
 8002214:	4313      	orrs	r3, r2
 8002216:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	693a      	ldr	r2, [r7, #16]
 800221c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	697a      	ldr	r2, [r7, #20]
 8002222:	621a      	str	r2, [r3, #32]
}
 8002224:	bf00      	nop
 8002226:	371c      	adds	r7, #28
 8002228:	46bd      	mov	sp, r7
 800222a:	bc80      	pop	{r7}
 800222c:	4770      	bx	lr

0800222e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800222e:	b480      	push	{r7}
 8002230:	b085      	sub	sp, #20
 8002232:	af00      	add	r7, sp, #0
 8002234:	6078      	str	r0, [r7, #4]
 8002236:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	689b      	ldr	r3, [r3, #8]
 800223c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002244:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002246:	683a      	ldr	r2, [r7, #0]
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	4313      	orrs	r3, r2
 800224c:	f043 0307 	orr.w	r3, r3, #7
 8002250:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	68fa      	ldr	r2, [r7, #12]
 8002256:	609a      	str	r2, [r3, #8]
}
 8002258:	bf00      	nop
 800225a:	3714      	adds	r7, #20
 800225c:	46bd      	mov	sp, r7
 800225e:	bc80      	pop	{r7}
 8002260:	4770      	bx	lr

08002262 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002262:	b480      	push	{r7}
 8002264:	b087      	sub	sp, #28
 8002266:	af00      	add	r7, sp, #0
 8002268:	60f8      	str	r0, [r7, #12]
 800226a:	60b9      	str	r1, [r7, #8]
 800226c:	607a      	str	r2, [r7, #4]
 800226e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	689b      	ldr	r3, [r3, #8]
 8002274:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002276:	697b      	ldr	r3, [r7, #20]
 8002278:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800227c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800227e:	683b      	ldr	r3, [r7, #0]
 8002280:	021a      	lsls	r2, r3, #8
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	431a      	orrs	r2, r3
 8002286:	68bb      	ldr	r3, [r7, #8]
 8002288:	4313      	orrs	r3, r2
 800228a:	697a      	ldr	r2, [r7, #20]
 800228c:	4313      	orrs	r3, r2
 800228e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	697a      	ldr	r2, [r7, #20]
 8002294:	609a      	str	r2, [r3, #8]
}
 8002296:	bf00      	nop
 8002298:	371c      	adds	r7, #28
 800229a:	46bd      	mov	sp, r7
 800229c:	bc80      	pop	{r7}
 800229e:	4770      	bx	lr

080022a0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80022a0:	b480      	push	{r7}
 80022a2:	b085      	sub	sp, #20
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
 80022a8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80022b0:	2b01      	cmp	r3, #1
 80022b2:	d101      	bne.n	80022b8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80022b4:	2302      	movs	r3, #2
 80022b6:	e041      	b.n	800233c <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	2201      	movs	r2, #1
 80022bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	2202      	movs	r2, #2
 80022c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	685b      	ldr	r3, [r3, #4]
 80022ce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	689b      	ldr	r3, [r3, #8]
 80022d6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80022de:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80022e0:	683b      	ldr	r3, [r7, #0]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	68fa      	ldr	r2, [r7, #12]
 80022e6:	4313      	orrs	r3, r2
 80022e8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	68fa      	ldr	r2, [r7, #12]
 80022f0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	4a14      	ldr	r2, [pc, #80]	; (8002348 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80022f8:	4293      	cmp	r3, r2
 80022fa:	d009      	beq.n	8002310 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002304:	d004      	beq.n	8002310 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	4a10      	ldr	r2, [pc, #64]	; (800234c <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 800230c:	4293      	cmp	r3, r2
 800230e:	d10c      	bne.n	800232a <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002310:	68bb      	ldr	r3, [r7, #8]
 8002312:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002316:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002318:	683b      	ldr	r3, [r7, #0]
 800231a:	685b      	ldr	r3, [r3, #4]
 800231c:	68ba      	ldr	r2, [r7, #8]
 800231e:	4313      	orrs	r3, r2
 8002320:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	68ba      	ldr	r2, [r7, #8]
 8002328:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	2201      	movs	r2, #1
 800232e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	2200      	movs	r2, #0
 8002336:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800233a:	2300      	movs	r3, #0
}
 800233c:	4618      	mov	r0, r3
 800233e:	3714      	adds	r7, #20
 8002340:	46bd      	mov	sp, r7
 8002342:	bc80      	pop	{r7}
 8002344:	4770      	bx	lr
 8002346:	bf00      	nop
 8002348:	40012c00 	.word	0x40012c00
 800234c:	40000400 	.word	0x40000400

08002350 <__libc_init_array>:
 8002350:	b570      	push	{r4, r5, r6, lr}
 8002352:	2600      	movs	r6, #0
 8002354:	4d0c      	ldr	r5, [pc, #48]	; (8002388 <__libc_init_array+0x38>)
 8002356:	4c0d      	ldr	r4, [pc, #52]	; (800238c <__libc_init_array+0x3c>)
 8002358:	1b64      	subs	r4, r4, r5
 800235a:	10a4      	asrs	r4, r4, #2
 800235c:	42a6      	cmp	r6, r4
 800235e:	d109      	bne.n	8002374 <__libc_init_array+0x24>
 8002360:	f000 f822 	bl	80023a8 <_init>
 8002364:	2600      	movs	r6, #0
 8002366:	4d0a      	ldr	r5, [pc, #40]	; (8002390 <__libc_init_array+0x40>)
 8002368:	4c0a      	ldr	r4, [pc, #40]	; (8002394 <__libc_init_array+0x44>)
 800236a:	1b64      	subs	r4, r4, r5
 800236c:	10a4      	asrs	r4, r4, #2
 800236e:	42a6      	cmp	r6, r4
 8002370:	d105      	bne.n	800237e <__libc_init_array+0x2e>
 8002372:	bd70      	pop	{r4, r5, r6, pc}
 8002374:	f855 3b04 	ldr.w	r3, [r5], #4
 8002378:	4798      	blx	r3
 800237a:	3601      	adds	r6, #1
 800237c:	e7ee      	b.n	800235c <__libc_init_array+0xc>
 800237e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002382:	4798      	blx	r3
 8002384:	3601      	adds	r6, #1
 8002386:	e7f2      	b.n	800236e <__libc_init_array+0x1e>
 8002388:	080023e4 	.word	0x080023e4
 800238c:	080023e4 	.word	0x080023e4
 8002390:	080023e4 	.word	0x080023e4
 8002394:	080023e8 	.word	0x080023e8

08002398 <memset>:
 8002398:	4603      	mov	r3, r0
 800239a:	4402      	add	r2, r0
 800239c:	4293      	cmp	r3, r2
 800239e:	d100      	bne.n	80023a2 <memset+0xa>
 80023a0:	4770      	bx	lr
 80023a2:	f803 1b01 	strb.w	r1, [r3], #1
 80023a6:	e7f9      	b.n	800239c <memset+0x4>

080023a8 <_init>:
 80023a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80023aa:	bf00      	nop
 80023ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80023ae:	bc08      	pop	{r3}
 80023b0:	469e      	mov	lr, r3
 80023b2:	4770      	bx	lr

080023b4 <_fini>:
 80023b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80023b6:	bf00      	nop
 80023b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80023ba:	bc08      	pop	{r3}
 80023bc:	469e      	mov	lr, r3
 80023be:	4770      	bx	lr
