

================================================================
== Vitis HLS Report for 'compute_tile_Pipeline_VITIS_LOOP_114_3'
================================================================
* Date:           Mon Oct 20 14:43:59 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.554 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_114_3  |        4|        4|         1|          1|          1|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.55>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%n2 = alloca i32 1"   --->   Operation 4 'alloca' 'n2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_b2_loc_long_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_b2_loc"   --->   Operation 5 'read' 'srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_b2_loc_long_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_23_l_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_23_l"   --->   Operation 6 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_23_l_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_15_l_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_15_l"   --->   Operation 7 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_15_l_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_469 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_62"   --->   Operation 8 'read' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_469' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_30_l_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_30_l"   --->   Operation 9 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_30_l_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_b2_loc_l_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_b2_loc_59"   --->   Operation 10 'read' 'srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_b2_loc_l_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_b2_loc_75 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_14_l"   --->   Operation 11 'read' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_b2_loc_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_470 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_61"   --->   Operation 12 'read' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_470' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_29_l_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_29_l"   --->   Operation 13 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_29_l_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_b2_loc_long_1_76 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_b2_loc_58"   --->   Operation 14 'read' 'srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_b2_loc_long_1_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_13_l_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_13_l"   --->   Operation 15 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_13_l_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_471 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_60"   --->   Operation 16 'read' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_471' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_28_l_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_28_l"   --->   Operation 17 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_28_l_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_20_l_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_20_l"   --->   Operation 18 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_20_l_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_b2_loc_l_1_77 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_b2_loc_57"   --->   Operation 19 'read' 'srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_b2_loc_l_1_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_472 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_59"   --->   Operation 20 'read' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_472' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_27_l_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_27_l"   --->   Operation 21 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_27_l_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_19_l_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_19_l"   --->   Operation 22 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_19_l_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_b2_loc_long_1_78 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_b2_loc_56"   --->   Operation 23 'read' 'srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_b2_loc_long_1_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_473 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_58"   --->   Operation 24 'read' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_473' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_26_l_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_26_l"   --->   Operation 25 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_26_l_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_18_l_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_18_l"   --->   Operation 26 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_18_l_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_10_l_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_10_l"   --->   Operation 27 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_10_l_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_474 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_57"   --->   Operation 28 'read' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_474' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_25_l_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_25_l"   --->   Operation 29 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_25_l_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_17_l_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_17_l"   --->   Operation 30 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_17_l_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_475 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_56"   --->   Operation 31 'read' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_475' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_476 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_55"   --->   Operation 32 'read' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_476' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_b2_loc_79 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_24_l"   --->   Operation 33 'read' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_b2_loc_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_16_l_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_16_l"   --->   Operation 34 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_16_l_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_477 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_54"   --->   Operation 35 'read' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_477' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_478 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_53"   --->   Operation 36 'read' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_478' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %n2"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i.i"   --->   Operation 38 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%n2_4 = load i6 %n2"   --->   Operation 39 'load' 'n2_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 40 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %n2_4, i32 5" [src/srcnn.cpp:114->src/srcnn.cpp:417]   --->   Operation 41 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %tmp, void %for.inc.split.i.i, void %VITIS_LOOP_126_5.i.i.preheader.exitStub" [src/srcnn.cpp:114->src/srcnn.cpp:417]   --->   Operation 42 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%empty = trunc i6 %n2_4"   --->   Operation 43 'trunc' 'empty' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%speclooptripcount_ln114 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/srcnn.cpp:114->src/srcnn.cpp:417]   --->   Operation 44 'speclooptripcount' 'speclooptripcount_ln114' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_40" [src/srcnn.cpp:114->src/srcnn.cpp:417]   --->   Operation 45 'specloopname' 'specloopname_ln114' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %n2_4, i32 3, i32 4" [src/srcnn.cpp:114->src/srcnn.cpp:417]   --->   Operation 46 'partselect' 'lshr_ln' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i2 %lshr_ln" [src/srcnn.cpp:114->src/srcnn.cpp:417]   --->   Operation 47 'zext' 'zext_ln114' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.87ns)   --->   "%tmp_i_i = mux i32 @_ssdm_op_Mux.ap_auto.25f32.i5, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_478, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_477, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_16_l_1, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_b2_loc_79, i5 %empty" [src/srcnn.cpp:116->src/srcnn.cpp:417]   --->   Operation 48 'mux' 'tmp_i_i' <Predicate = (!tmp)> <Delay = 0.87> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%acc2_addr = getelementptr i32 %acc2, i64 0, i64 %zext_ln114" [src/srcnn.cpp:116->src/srcnn.cpp:417]   --->   Operation 49 'getelementptr' 'acc2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%acc2_1_addr = getelementptr i32 %acc2_1, i64 0, i64 %zext_ln114" [src/srcnn.cpp:116->src/srcnn.cpp:417]   --->   Operation 50 'getelementptr' 'acc2_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%acc2_2_addr = getelementptr i32 %acc2_2, i64 0, i64 %zext_ln114" [src/srcnn.cpp:116->src/srcnn.cpp:417]   --->   Operation 51 'getelementptr' 'acc2_2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%acc2_3_addr = getelementptr i32 %acc2_3, i64 0, i64 %zext_ln114" [src/srcnn.cpp:116->src/srcnn.cpp:417]   --->   Operation 52 'getelementptr' 'acc2_3_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%acc2_4_addr = getelementptr i32 %acc2_4, i64 0, i64 %zext_ln114" [src/srcnn.cpp:116->src/srcnn.cpp:417]   --->   Operation 53 'getelementptr' 'acc2_4_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%acc2_5_addr = getelementptr i32 %acc2_5, i64 0, i64 %zext_ln114" [src/srcnn.cpp:116->src/srcnn.cpp:417]   --->   Operation 54 'getelementptr' 'acc2_5_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%acc2_6_addr = getelementptr i32 %acc2_6, i64 0, i64 %zext_ln114" [src/srcnn.cpp:116->src/srcnn.cpp:417]   --->   Operation 55 'getelementptr' 'acc2_6_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.87ns)   --->   "%tmp_1_i_i = mux i32 @_ssdm_op_Mux.ap_auto.25f32.i5, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_476, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_475, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_17_l_1, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_25_l_1, i5 %empty" [src/srcnn.cpp:116->src/srcnn.cpp:417]   --->   Operation 56 'mux' 'tmp_1_i_i' <Predicate = (!tmp)> <Delay = 0.87> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.87ns)   --->   "%tmp_2_i_i = mux i32 @_ssdm_op_Mux.ap_auto.25f32.i5, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_474, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_10_l_1, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_18_l_1, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_26_l_1, i5 %empty" [src/srcnn.cpp:116->src/srcnn.cpp:417]   --->   Operation 57 'mux' 'tmp_2_i_i' <Predicate = (!tmp)> <Delay = 0.87> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.87ns)   --->   "%tmp_3_i_i = mux i32 @_ssdm_op_Mux.ap_auto.25f32.i5, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_473, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_b2_loc_long_1_78, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_19_l_1, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_27_l_1, i5 %empty" [src/srcnn.cpp:116->src/srcnn.cpp:417]   --->   Operation 58 'mux' 'tmp_3_i_i' <Predicate = (!tmp)> <Delay = 0.87> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.87ns)   --->   "%tmp_4_i_i = mux i32 @_ssdm_op_Mux.ap_auto.25f32.i5, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_472, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_b2_loc_l_1_77, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_20_l_1, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_28_l_1, i5 %empty" [src/srcnn.cpp:116->src/srcnn.cpp:417]   --->   Operation 59 'mux' 'tmp_4_i_i' <Predicate = (!tmp)> <Delay = 0.87> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.87ns)   --->   "%tmp_5_i_i = mux i32 @_ssdm_op_Mux.ap_auto.25f32.i5, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_471, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_13_l_1, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_b2_loc_long_1_76, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_29_l_1, i5 %empty" [src/srcnn.cpp:116->src/srcnn.cpp:417]   --->   Operation 60 'mux' 'tmp_5_i_i' <Predicate = (!tmp)> <Delay = 0.87> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.87ns)   --->   "%tmp_6_i_i = mux i32 @_ssdm_op_Mux.ap_auto.25f32.i5, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_470, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_b2_loc_75, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_b2_loc_l_1, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_30_l_1, i5 %empty" [src/srcnn.cpp:116->src/srcnn.cpp:417]   --->   Operation 61 'mux' 'tmp_6_i_i' <Predicate = (!tmp)> <Delay = 0.87> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.87ns)   --->   "%tmp_7_i_i = mux i32 @_ssdm_op_Mux.ap_auto.25f32.i5, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_469, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_15_l_1, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_23_l_1, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_b2_loc_long_1, i5 %empty" [src/srcnn.cpp:116->src/srcnn.cpp:417]   --->   Operation 62 'mux' 'tmp_7_i_i' <Predicate = (!tmp)> <Delay = 0.87> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%acc2_7_addr = getelementptr i32 %acc2_7, i64 0, i64 %zext_ln114" [src/srcnn.cpp:116->src/srcnn.cpp:417]   --->   Operation 63 'getelementptr' 'acc2_7_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.67ns)   --->   "%store_ln116 = store i32 %tmp_i_i, i2 %acc2_addr" [src/srcnn.cpp:116->src/srcnn.cpp:417]   --->   Operation 64 'store' 'store_ln116' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 65 [1/1] (0.67ns)   --->   "%store_ln116 = store i32 %tmp_1_i_i, i2 %acc2_1_addr" [src/srcnn.cpp:116->src/srcnn.cpp:417]   --->   Operation 65 'store' 'store_ln116' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 66 [1/1] (0.67ns)   --->   "%store_ln116 = store i32 %tmp_2_i_i, i2 %acc2_2_addr" [src/srcnn.cpp:116->src/srcnn.cpp:417]   --->   Operation 66 'store' 'store_ln116' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 67 [1/1] (0.67ns)   --->   "%store_ln116 = store i32 %tmp_3_i_i, i2 %acc2_3_addr" [src/srcnn.cpp:116->src/srcnn.cpp:417]   --->   Operation 67 'store' 'store_ln116' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 68 [1/1] (0.67ns)   --->   "%store_ln116 = store i32 %tmp_4_i_i, i2 %acc2_4_addr" [src/srcnn.cpp:116->src/srcnn.cpp:417]   --->   Operation 68 'store' 'store_ln116' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 69 [1/1] (0.67ns)   --->   "%store_ln116 = store i32 %tmp_5_i_i, i2 %acc2_5_addr" [src/srcnn.cpp:116->src/srcnn.cpp:417]   --->   Operation 69 'store' 'store_ln116' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 70 [1/1] (0.67ns)   --->   "%store_ln116 = store i32 %tmp_6_i_i, i2 %acc2_6_addr" [src/srcnn.cpp:116->src/srcnn.cpp:417]   --->   Operation 70 'store' 'store_ln116' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 71 [1/1] (0.67ns)   --->   "%store_ln116 = store i32 %tmp_7_i_i, i2 %acc2_7_addr" [src/srcnn.cpp:116->src/srcnn.cpp:417]   --->   Operation 71 'store' 'store_ln116' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 72 [1/1] (0.78ns)   --->   "%add_ln114 = add i6 %n2_4, i6 8" [src/srcnn.cpp:114->src/srcnn.cpp:417]   --->   Operation 72 'add' 'add_ln114' <Predicate = (!tmp)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.42ns)   --->   "%store_ln114 = store i6 %add_ln114, i6 %n2" [src/srcnn.cpp:114->src/srcnn.cpp:417]   --->   Operation 73 'store' 'store_ln114' <Predicate = (!tmp)> <Delay = 0.42>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln114 = br void %for.inc.i.i" [src/srcnn.cpp:114->src/srcnn.cpp:417]   --->   Operation 74 'br' 'br_ln114' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 75 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.554ns
The critical path consists of the following:
	'alloca' operation ('n2') [41]  (0.000 ns)
	'load' operation ('n2') on local variable 'n2' [77]  (0.000 ns)
	'mux' operation ('tmp_i_i', src/srcnn.cpp:116->src/srcnn.cpp:417) [87]  (0.877 ns)
	'store' operation ('store_ln116', src/srcnn.cpp:116->src/srcnn.cpp:417) of variable 'tmp_i_i', src/srcnn.cpp:116->src/srcnn.cpp:417 on array 'acc2' [103]  (0.677 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
