Attributes,1K-DDR,1K-PIM,64K-DDR,64K-PIM,8M-DDR,8M-PIM,16M-DDR,16M-PIM
system.cpu.icache.overall_accesses::total,5358522139,15347760,3504842214,289471,3477037278,18435,3478235619,17552
system.cpu.dcache.overall_accesses::total ,2057118048,4267030,1402846452,85546,1393633883,6754,1394642150,6500
system.l2.overall_accesses::total,177505,78968,195809,2124,656597,976,787569,972
system.l2.overall_miss_latency::total,75718672000,188911,241607000,302589000,63361096000,138696000,75718672000,138024000
system.membus.reqLayer0.occupancy,38061000,746970,2648000,21220,2560568000,9750,3346463000,9710
system.membus.respLayer0.occupancy,200853000,3734850,14032250,106100,3516965500,48750,4205852500,48550
system.cpu.numCycles,14837992589,50067922,9820261536,1058629,9806673267,191867,9823836979,188911
system.l2.overall_hits::total ,139444,4271,193161,2,3,1,3,1
system.l2.overall_misses::total,38061,74697,2648,2122,656594,975,787566,971
system.membus.power_state.pwrStateResidencyTicks,14837992589000,14627377074000,9820261536000,9645178818000,9806673267000,9620959362000,9823836979000,9636310402000
sim_seconds (DDR vs PIM),14.837993,14.627377,9.820262,9.645179,9.806673,9.63631,9.823837,9.63631
Total L2 access(DDR vs DDR+PIM),177505,178419,195809,196556,656597,656804,787569,787765
Total L2 misses(DDR vs DDR+PIM),38061,109995,2648,4017,656594,656803,787566,787765