# ğŸ”§ BMU Verification Environment

<div align="center">

![RISC-V](https://img.shields.io/badge/RISC--V-BitManip-blue?style=for-the-badge&logo=riscv)
![UVM](https://img.shields.io/badge/UVM-Verification-green?style=for-the-badge)
![SystemVerilog](https://img.shields.io/badge/SystemVerilog-RTL-orange?style=for-the-badge)
![Coverage](https://img.shields.io/badge/Coverage-Functional-red?style=for-the-badge)

**A UVM-based verification environment for the RISC-V Bit Manipulation Unit (BMU)**

</div>

---

## ğŸ“‹ Table of Contents

- [ğŸ¯ Overview](#-overview)
- [âœ¨ Features](#-features)
- [ğŸ—ï¸ BMU Architecture](#ï¸-bmu-architecture)
- [ğŸ§ª Verification Environment](#-verification-environment)
- [ğŸ“ Directory Structure](#-directory-structure)
- [ğŸš€ Quick Start](#-quick-start)
- [ğŸ” Verified Instruction Set](#-verified-instruction-set-16-instructions)
- [ğŸ“Š Coverage Model](#-coverage-model)
- [ğŸ› ï¸ Usage](#ï¸-usage)
- [ğŸ“ˆ Results](#-results)

---

## ğŸ¯ Overview

The **Bit Manipulation Unit (BMU)** is a synthesizable RTL block that implements bit manipulation functionality compliant with the **RISC-V BitManip extension**. This verification environment provides comprehensive testing for all supported instruction subsets and ensures robust functionality across various operational scenarios.

---

## âœ¨ Features

### ğŸ”¢ Currently Verified RISC-V BitManip Instructions (16 Total)

| Extension | Instructions | Status | Description |
|-----------|-------------|--------|-------------|
| **Zbb** | CLZ, CPOP, MIN, SEXT.H, AND/ANDN, XOR/XORN | âœ… Verified | Basic bit manipulation operations |
| **Zbs** | BEXT | âœ… Verified | Single bit operations |
| **Zbp** | ROL, PACKU, GORC | âœ… Verified | Bit permutation operations |
| **Zba** | SH3ADD | âœ… Verified | Address generation operations |
| **Basic** | ADD, SLL, SRA, SLT/SLTU | âœ… Verified | Core arithmetic and logical operations |

### ğŸ“Š Verified Instruction Details

| Instruction | Extension | Control Signals |
|-------------|-----------|----------------|
| **ADD** | Basic | `ap.add` |
| **CLZ** | Zbb | `ap.clz` |
| **CPOP** | Zbb | `ap.cpop` |
| **MIN** | Zbb | `ap.min + ap.sub` |
| **SEXT.H** | Zbb | `ap.siext_h` |
| **AND** | Basic | `ap.land` |
| **ANDN** | Zbb | `ap.land + ap.zbb` |
| **XOR** | Basic | `ap.lxor` |
| **XORN** | Zbb | `ap.lxor + ap.zbb` |
| **SLL** | Basic | `ap.sll` |
| **SRA** | Basic | `ap.sra` |
| **SLT** | Basic | `ap.slt + ap.sub` |
| **SLTU** | Basic | `ap.slt + ap.sub + ap.unsign` |
| **BEXT** | Zbs | `ap.bext` |
| **ROL** | Zbp | `ap.rol` |
| **PACKU** | Zbp | `ap.packu` |
| **GORC** | Zbp | `ap.gorc` |
| **SH3ADD** | Zba | `ap.sh3add + ap.zba` |



---

## ğŸ—ï¸ BMU Architecture

### ğŸ“‹ Interface Definition

| Port Name | Direction | Width | Description |
|-----------|-----------|-------|-------------|
| `clk` | Input | 1 bit | System clock |
| `rst_l` | Input | 1 bit | Active-low synchronous reset |
| `scan_mode` | Input | 1 bit | Scan test mode control |
| `valid_in` | Input | 1 bit | Instruction valid flag |
| `ap` | Input | Struct | Decoded instruction control signals |
| `csr_ren_in` | Input | 1 bit | CSR read-enable |
| `csr_rddata_in` | Input | 32 bits | CSR read data |
| `a_in`, `b_in` | Input | 32 bits | Input operands A and B |
| `result_ff` | Output | 32 bits | Final computed result |
| `error` | Output | 1 bit | Error indicator |

### ğŸ§© Functional Submodules

- **â• Arithmetic Unit**: ADD, SUB, SHxADD operations
- **ğŸ”„ Shift Logic**: SLL, SRL, SRA, ROL, ROR operations  
- **ğŸ”¢ Count Logic**: CLZ, CTZ, CPOP implementations
- **ğŸ“ Extension Logic**: SEXT.B, SEXT.H sign extension
- **âš–ï¸ Compare Logic**: MIN, MAX signed/unsigned comparison
- **ğŸ”€ Pack Logic**: PACK, PACKU, PACKH data combination
- **ğŸ­ Bit Logic**: BSET, BCLR, BINV, BEXT operations

---

## ğŸ§ª Verification Environment

This comprehensive UVM-based verification environment ensures thorough validation of the BMU design through:

### ğŸ¯ Verification Components

- **ğŸ–¥ï¸ Environment**: Complete UVM environment with all necessary components
- **ğŸ¤– Agent**: Modular agent architecture for stimulus generation and monitoring
- **ğŸš— Driver**: Intelligent driver for transaction execution
- **ğŸ‘€ Monitor**: Comprehensive monitoring and protocol checking
- **ğŸ“Š Scoreboard**: Advanced result checking and comparison
- **ğŸ“ Sequences**: Targeted and random test sequences
- **âœ… Tests**: Comprehensive test suite covering all scenarios

### ğŸª Test Categories

- **ğŸ”§ Instruction-Specific Tests**: Individual instruction validation
- **ğŸ² Random Tests**: Pseudo-random stimulus generation  
- **âš ï¸ Error Tests**: Error condition validation
- **ğŸ”„ Regression Tests**: Complete test suite execution

---

## ğŸ“ Directory Structure

```text
BMU-Verification/
â”œâ”€â”€ ğŸ“„ README.md                    # This comprehensive documentation
â”œâ”€â”€ ğŸ”§ Makefile                     # Build and simulation scripts
â”œâ”€â”€ ğŸ“Š .gitignore                   # Git ignore patterns
â”‚
â”œâ”€â”€ ğŸ§© components/                  # Core verification components
â”‚   â”œâ”€â”€ bmu_interface.sv            # BMU interface definition
â”‚   â”œâ”€â”€ bmu_pkg.sv                  # UVM package declarations
â”‚   â”œâ”€â”€ bmu_sequence_item.sv        # Transaction/sequence item
â”‚   â”œâ”€â”€ bmu_tb.sv                   # Top-level testbench
â”‚   â”œâ”€â”€ BMU.sv                      # BMU design wrapper
â”‚   â””â”€â”€ env/                        # UVM Environment Components
â”‚       â”œâ”€â”€ bmu_agent.sv            # UVM agent for BMU interface
â”‚       â”œâ”€â”€ bmu_driver.sv           # Driver for stimulus generation
â”‚       â”œâ”€â”€ bmu_environment.sv      # Top-level UVM environment
â”‚       â”œâ”€â”€ bmu_monitor.sv          # Monitor for signal observation
â”‚       â”œâ”€â”€ bmu_scoreboard.sv       # Result checking and comparison
â”‚       â”œâ”€â”€ bmu_sequencer.sv        # Sequence coordination
â”‚       â””â”€â”€ bmu_subscriber.sv       # Coverage and analysis subscriber
â”‚
â”œâ”€â”€ ğŸ¯ dut_rm/                      # Design Under Test Reference Model
â”‚   â””â”€â”€ bmu_reference_model.sv      # Golden reference implementation
â”‚
â”œâ”€â”€ ğŸ—ï¸ rtl/                         # RTL Design Files
â”‚   â”œâ”€â”€ Bit_Manibulation_Unit.sv    # Main BMU RTL implementation
â”‚   â”œâ”€â”€ bmu_design.sv               # Design wrapper
â”‚   â”œâ”€â”€ rtl_def.sv                  # RTL definitions
â”‚   â”œâ”€â”€ rtl_defines.sv              # RTL macros and defines
â”‚   â”œâ”€â”€ rtl_lib.sv                  # RTL library components
â”‚   â”œâ”€â”€ rtl_param.vh                # RTL parameters
â”‚   â””â”€â”€ rtl_pdef.sv                 # RTL package definitions
â”‚
â”œâ”€â”€ ğŸª sequences/                   # UVM Test Sequences
â”‚   â”œâ”€â”€ bmu_add_sequence.sv         # Addition operation sequence
â”‚   â”œâ”€â”€ bmu_and_sequence.sv         # Logical AND sequence
â”‚   â”œâ”€â”€ bmu_bext_sequence.sv        # Bit extract sequence
â”‚   â”œâ”€â”€ bmu_clz_sequence.sv         # Count leading zeros sequence
â”‚   â”œâ”€â”€ bmu_cpop_sequence.sv        # Population count sequence
â”‚   â”œâ”€â”€ bmu_csr_write_sequence.sv   # CSR write sequence
â”‚   â”œâ”€â”€ bmu_errors_sequence.sv      # Error condition sequence
â”‚   â”œâ”€â”€ bmu_gorc_sequence.sv        # Generalized OR-combine sequence
â”‚   â”œâ”€â”€ bmu_min_sequence.sv         # Minimum operation sequence
â”‚   â”œâ”€â”€ bmu_packu_sequence.sv       # Pack upper sequence
â”‚   â”œâ”€â”€ bmu_reset_sequence.sv       # Reset sequence
â”‚   â”œâ”€â”€ bmu_rol_sequence.sv         # Rotate left sequence
â”‚   â”œâ”€â”€ bmu_sh3add_sequence.sv      # Shift-add sequence
â”‚   â”œâ”€â”€ bmu_siext_h_sequence.sv     # Sign extend halfword sequence
â”‚   â”œâ”€â”€ bmu_sll_sequence.sv         # Shift left logical sequence
â”‚   â”œâ”€â”€ bmu_slt_sequence.sv         # Set less than sequence
â”‚   â”œâ”€â”€ bmu_sra_sequence.sv         # Shift right arithmetic sequence
â”‚   â”œâ”€â”€ bmu_valid_in_sequence.sv    # Valid input sequence
â”‚   â””â”€â”€ bmu_xor_sequence.sv         # Logical XOR sequence
â”‚
â””â”€â”€ âœ… tests/                       # UVM Test Cases
    â”œâ”€â”€ bmu_add_test.sv             # Addition operation test
    â”œâ”€â”€ bmu_and_test.sv             # Logical AND test
    â”œâ”€â”€ bmu_bext_test.sv            # Bit extract test
    â”œâ”€â”€ bmu_clz_test.sv             # Count leading zeros test
    â”œâ”€â”€ bmu_cpop_test.sv            # Population count test
    â”œâ”€â”€ bmu_csr_write_test.sv       # CSR write test
    â”œâ”€â”€ bmu_errors_test.sv          # Error condition test
    â”œâ”€â”€ bmu_gorc_test.sv            # Generalized OR-combine test
    â”œâ”€â”€ bmu_min_test.sv             # Minimum operation test
    â”œâ”€â”€ bmu_packu_test.sv           # Pack upper test
    â”œâ”€â”€ bmu_regression_test.sv      # Complete regression test
    â”œâ”€â”€ bmu_rol_test.sv             # Rotate left test
    â”œâ”€â”€ bmu_sh3add_test.sv          # Shift-add test
    â”œâ”€â”€ bmu_siext_h_test.sv         # Sign extend halfword test
    â”œâ”€â”€ bmu_sll_test.sv             # Shift left logical test
    â”œâ”€â”€ bmu_slt_test.sv             # Set less than test
    â”œâ”€â”€ bmu_sra_test.sv             # Shift right arithmetic test
    â”œâ”€â”€ bmu_valid_in_test.sv        # Valid input test
    â””â”€â”€ bmu_xor_test.sv             # Logical XOR test
```

---

## ğŸš€ Quick Start

### ğŸ“‹ Prerequisites

- **Cadence Xcelium** or compatible SystemVerilog simulator
- **UVM 1.2** or later
- **Make** utility for build automation

### âš¡ Running Simulations

1. **Clone the repository**

   ```bash
   git clone <repository-url>
   cd BMU-Verification
   ```

2. **Run regression test** (Recommended for first-time users)

   ```bash
   make all
   ```

3. **Run specific test**

   ```bash
   make TEST_NAME=bmu_add_test run_sim
   ```

4. **Run with different verbosity**

   ```bash
   make TEST_NAME=bmu_clz_test VERBOSITY=UVM_HIGH run_sim
   ```

5. **Clean build artifacts**

   ```bash
   make clean
   ```

### ğŸ›ï¸ Available Make Targets

| Target | Description |
|--------|-------------|
| `all` | Clean and run regression test |
| `run_sim` | Run simulation with specified test |
| `test` | Run default test from testbench |
| `wave` | Open Verisium GUI |
| `imc` | Open IMC GUI |   
| `clean` | Remove simulation artifacts |

---

## ğŸ” Verified Instruction Set (16 Instructions)

### ğŸŸ¦ Zbb - Basic Bit Manipulation (6 Instructions)

| Instruction | Status | Description | Test Coverage |
|-------------|--------|-------------|---------------|
| **CLZ** | âœ… Verified | Count Leading Zeros - counts zeros from MSB before first '1' | Complete |
| **CPOP** | âœ… Verified | Count Population - counts total number of '1' bits | Complete |
| **MIN** | âœ… Verified | Minimum - returns smaller of two signed integers | Complete |
| **SEXT.H** | âœ… Verified | Sign Extend Halfword - extends sign bit from bit 15 | Complete |
| **ANDN** | âœ… Verified | AND with Negation - performs `a & (~b)` | Complete |
| **XORN** | âœ… Verified | Exclusive NOR - performs `(a ^ ~b)` | Complete |

### ğŸŸ© Zbs - Single Bit Operations (1 Instruction)

| Instruction | Status | Description | Test Coverage |
|-------------|--------|-------------|---------------|
| **BEXT** | âœ… Verified | Bit Extract - copies specific bit to LSB, clears others | Complete |

### ğŸŸ¨ Zbp - Bit Permutation (3 Instructions)

| Instruction | Status | Description | Test Coverage |
|-------------|--------|-------------|---------------|
| **ROL** | âœ… Verified | Rotate Left - rotates bits left, MSB wraps to LSB | Complete |
| **PACKU** | âœ… Verified | Pack Upper Halves - combines upper halves from two registers | Complete |
| **GORC** | âœ… Verified | Generalized OR-Combine - sets all bits in byte to '1' if any bit was '1' | Complete |

### ğŸŸª Zba - Address Generation (1 Instruction)

| Instruction | Status | Description | Test Coverage |
|-------------|--------|-------------|---------------|
| **SH3ADD** | âœ… Verified | Shift-Add 3 - performs `(a << 3) + b` | Complete |

### ğŸ”§ Basic Operations (5 Instructions)

| Instruction | Status | Description | Test Coverage |
|-------------|--------|-------------|---------------|
| **ADD** | âœ… Verified | Addition - performs `a + b` | Complete |
| **AND** | âœ… Verified | Logical AND - performs `a & b` | Complete |
| **XOR** | âœ… Verified | Logical XOR - performs `a ^ b` | Complete |
| **SLL** | âœ… Verified | Shift Left Logical - shifts left by specified amount | Complete |
| **SRA** | âœ… Verified | Shift Right Arithmetic - arithmetic right shift | Complete |
| **SLT** | âœ… Verified | Set Less Than - signed comparison `a < b` | Complete |
| **SLTU** | âœ… Verified | Set Less Than Unsigned - unsigned comparison `a < b` | Complete |

### ğŸ“Š Summary: 16 Verified Instructions

- **Zbb Extension**: 6 instructions (CLZ, CPOP, MIN, SEXT.H, ANDN, XNOR)
- **Zbs Extension**: 1 instruction (BEXT)
- **Zbp Extension**: 3 instructions (ROL, PACKU, GORC)
- **Zba Extension**: 1 instruction (SH3ADD)
- **Basic Operations**: 5 instructions (ADD, AND, XOR, SLL, SRA, SLT, SLTU)

---

## ğŸ“Š Coverage Model

### ğŸ¯ Functional Coverage Areas

- **âœ… Instruction Coverage**: All supported instructions exercised
- **ğŸ“Š Operand Coverage**: Various operand combinations and edge cases
- **ğŸ”„ State Coverage**: All internal FSM states and transitions
- **âš ï¸ Error Coverage**: All error conditions and recovery scenarios
- **ğŸª Cross Coverage**: Instruction Ã— operand Ã— state combinations

---

## ğŸ› ï¸ Usage

### ğŸ® Running Individual Tests

Each instruction has dedicated test sequences and test cases:

```bash
# Test Zbb Extension Instructions
make TEST_NAME=bmu_clz_test run_sim        # Count leading zeros
make TEST_NAME=bmu_cpop_test run_sim       # Population count
make TEST_NAME=bmu_min_test run_sim        # Minimum operation
make TEST_NAME=bmu_siext_h_test run_sim    # Sign extend halfword
make TEST_NAME=bmu_and_test run_sim        # AND/ANDN operations
make TEST_NAME=bmu_xor_test run_sim        # XOR/XNOR operations

# Test Zbs Extension Instructions
make TEST_NAME=bmu_bext_test run_sim       # Bit extract

# Test Zbp Extension Instructions
make TEST_NAME=bmu_rol_test run_sim        # Rotate left
make TEST_NAME=bmu_packu_test run_sim      # Pack upper halves
make TEST_NAME=bmu_gorc_test run_sim       # Generalized OR-combine

# Test Zba Extension Instructions
make TEST_NAME=bmu_sh3add_test run_sim     # Shift-add-3

# Test Basic Operations
make TEST_NAME=bmu_add_test run_sim        # Addition
make TEST_NAME=bmu_sll_test run_sim        # Shift left logical
make TEST_NAME=bmu_sra_test run_sim        # Shift right arithmetic
make TEST_NAME=bmu_slt_test run_sim        # Set less than
```
### ğŸ›ï¸ Running Full Regression
To execute the complete regression suite covering all instructions and scenarios:

```bash
make all
``` 

---

## ğŸ“ˆ Results

Coming soon: Detailed coverage reports and performance metrics.

### ğŸš€ Future Expansion Opportunities

- Additional Zbb instructions (CTZ, MAX, SEXT.B, ORN)
- Remaining Zbs instructions (BSET, BCLR, BINV)
- Additional Zbp instructions (ROR, PACK, PACKH, GREV)
- Additional Zba instructions (SH1ADD, SH2ADD)

---



![Made with SystemVerilog](https://img.shields.io/badge/Made%20with-SystemVerilog-blue)
![UVM Methodology](https://img.shields.io/badge/UVM-Methodology-green)
![RISC-V Compatible](https://img.shields.io/badge/RISC--V-Compatible-orange)
