#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7f9ec6f05ef0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7f9ec6f060a0 .scope module, "filter" "filter" 3 4;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "data_valid_in";
    .port_info 3 /INPUT 16 "pixel_data_in";
    .port_info 4 /INPUT 8 "hcount_in";
    .port_info 5 /INPUT 9 "vcount_in";
    .port_info 6 /OUTPUT 1 "data_valid_out";
    .port_info 7 /OUTPUT 16 "pixel_data_out";
    .port_info 8 /OUTPUT 8 "hcount_out";
    .port_info 9 /OUTPUT 9 "vcount_out";
P_0x7f9ec6f06210 .param/l "K_SELECT" 0 3 4, +C4<00000000000000000000000000000000>;
v0x7f9ec6f21a30_0 .net "b_to_c_valid", 0 0, v0x7f9ec6f1e860_0;  1 drivers
v0x7f9ec6f21b10_0 .net "buffs", 47 0, v0x7f9ec6f1ee10_0;  1 drivers
o0x7f9ec7942128 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f9ec6f21ba0_0 .net "clk_in", 0 0, o0x7f9ec7942128;  0 drivers
o0x7f9ec79437a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f9ec6f21c30_0 .net "data_valid_in", 0 0, o0x7f9ec79437a8;  0 drivers
v0x7f9ec6f21ce0_0 .net "data_valid_out", 0 0, v0x7f9ec6f207d0_0;  1 drivers
v0x7f9ec6f21db0_0 .net "hcount_buff", 7 0, v0x7f9ec6f1ec20_0;  1 drivers
o0x7f9ec79420f8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7f9ec6f21e80_0 .net "hcount_in", 7 0, o0x7f9ec79420f8;  0 drivers
v0x7f9ec6f21f10_0 .net "hcount_out", 7 0, v0x7f9ec6f20cb0_0;  1 drivers
o0x7f9ec7942158 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7f9ec6f21fa0_0 .net "pixel_data_in", 15 0, o0x7f9ec7942158;  0 drivers
v0x7f9ec6f220b0_0 .net "pixel_data_out", 15 0, v0x7f9ec6f210d0_0;  1 drivers
o0x7f9ec7942308 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f9ec6f22160_0 .net "rst_in", 0 0, o0x7f9ec7942308;  0 drivers
v0x7f9ec6f221f0_0 .net "vcount_buff", 8 0, v0x7f9ec6f1f320_0;  1 drivers
o0x7f9ec7943928 .functor BUFZ 9, C4<zzzzzzzzz>; HiZ drive
v0x7f9ec6f22280_0 .net "vcount_in", 8 0, o0x7f9ec7943928;  0 drivers
v0x7f9ec6f22320_0 .net "vcount_out", 8 0, v0x7f9ec6f21610_0;  1 drivers
S_0x7f9ec6f065c0 .scope module, "mbuff" "buffer" 3 24, 4 4 0, S_0x7f9ec6f060a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 8 "hcount_in";
    .port_info 3 /INPUT 9 "vcount_in";
    .port_info 4 /INPUT 16 "pixel_data_in";
    .port_info 5 /INPUT 1 "data_valid_in";
    .port_info 6 /OUTPUT 48 "line_buffer_out";
    .port_info 7 /OUTPUT 8 "hcount_out";
    .port_info 8 /OUTPUT 9 "vcount_out";
    .port_info 9 /OUTPUT 1 "data_valid_out";
v0x7f9ec6f1e5d0_0 .net "clk_in", 0 0, o0x7f9ec7942128;  alias, 0 drivers
v0x7f9ec6f1e670_0 .net "data_out_read", 63 0, L_0x7f9ec6f299e0;  1 drivers
v0x7f9ec6f1e710_0 .net "data_out_write", 63 0, L_0x7f9ec6f29840;  1 drivers
v0x7f9ec6f1e7c0_0 .net "data_valid_in", 0 0, o0x7f9ec79437a8;  alias, 0 drivers
v0x7f9ec6f1e860_0 .var "data_valid_out", 0 0;
v0x7f9ec6f1e940_0 .var "data_valid_out_pipe_1", 0 0;
v0x7f9ec6f1e9e0_0 .var "data_valid_out_pipe_2", 0 0;
v0x7f9ec6f1ea80_0 .net "hcount_in", 7 0, o0x7f9ec79420f8;  alias, 0 drivers
v0x7f9ec6f1ec20_0 .var "hcount_out", 7 0;
v0x7f9ec6f1ecb0_0 .var "hcount_out_1", 7 0;
v0x7f9ec6f1ed60_0 .var "hcount_out_2", 7 0;
v0x7f9ec6f1ee10_0 .var "line_buffer_out", 47 0;
v0x7f9ec6f1eed0_0 .net "pixel_data_in", 15 0, o0x7f9ec7942158;  alias, 0 drivers
v0x7f9ec6f1f070_0 .net "rst_in", 0 0, o0x7f9ec7942308;  alias, 0 drivers
v0x7f9ec6f1f200_0 .net "vcount_in", 8 0, o0x7f9ec7943928;  alias, 0 drivers
v0x7f9ec6f1f290_0 .var "vcount_in_old", 8 0;
v0x7f9ec6f1f320_0 .var "vcount_out", 8 0;
v0x7f9ec6f1f4b0_0 .var "vcount_out_1", 8 0;
v0x7f9ec6f1f540_0 .var "vcount_out_2", 8 0;
v0x7f9ec6f1f5d0_0 .var "write_enable", 3 0;
L_0x7f9ec6f28d40 .part v0x7f9ec6f1f5d0_0, 0, 1;
L_0x7f9ec6f29060 .part v0x7f9ec6f1f5d0_0, 1, 1;
L_0x7f9ec6f29340 .part v0x7f9ec6f1f5d0_0, 2, 1;
L_0x7f9ec6f295e0 .part v0x7f9ec6f1f5d0_0, 3, 1;
L_0x7f9ec6f29840 .concat8 [ 16 16 16 16], v0x7f9ec6f17860_0, v0x7f9ec6f197b0_0, v0x7f9ec6f1b700_0, v0x7f9ec6f1d6b0_0;
L_0x7f9ec6f299e0 .concat8 [ 16 16 16 16], v0x7f9ec6f17920_0, v0x7f9ec6f19860_0, v0x7f9ec6f1b7b0_0, v0x7f9ec6f1d760_0;
S_0x7f9ec6f06820 .scope generate, "genblk1[0]" "genblk1[0]" 4 52, 4 52 0, S_0x7f9ec6f065c0;
 .timescale -9 -12;
P_0x7f9ec6f069e0 .param/l "i" 0 4 52, +C4<00>;
S_0x7f9ec6f06a80 .scope module, "line_buffer" "xilinx_true_dual_port_read_first_1_clock_ram" 4 54, 5 12 0, S_0x7f9ec6f06820;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 8 "addrb";
    .port_info 2 /INPUT 16 "dina";
    .port_info 3 /INPUT 16 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "wea";
    .port_info 6 /INPUT 1 "web";
    .port_info 7 /INPUT 1 "ena";
    .port_info 8 /INPUT 1 "enb";
    .port_info 9 /INPUT 1 "rsta";
    .port_info 10 /INPUT 1 "rstb";
    .port_info 11 /INPUT 1 "regcea";
    .port_info 12 /INPUT 1 "regceb";
    .port_info 13 /OUTPUT 16 "douta";
    .port_info 14 /OUTPUT 16 "doutb";
P_0x7f9ec6f06c40 .param/str "INIT_FILE" 0 5 16, "\000";
P_0x7f9ec6f06c80 .param/l "RAM_DEPTH" 0 5 14, +C4<00000000000000000000000011110000>;
P_0x7f9ec6f06cc0 .param/str "RAM_PERFORMANCE" 0 5 15, "HIGH_PERFORMANCE";
P_0x7f9ec6f06d00 .param/l "RAM_WIDTH" 0 5 13, +C4<00000000000000000000000000010000>;
v0x7f9ec6f179d0 .array "BRAM", 0 239, 15 0;
v0x7f9ec6f17a80_0 .net "addra", 7 0, o0x7f9ec79420f8;  alias, 0 drivers
v0x7f9ec6f17b30_0 .net "addrb", 7 0, o0x7f9ec79420f8;  alias, 0 drivers
v0x7f9ec6f17c00_0 .net "clka", 0 0, o0x7f9ec7942128;  alias, 0 drivers
v0x7f9ec6f17c90_0 .net "dina", 15 0, o0x7f9ec7942158;  alias, 0 drivers
v0x7f9ec6f17d80_0 .net "dinb", 15 0, o0x7f9ec7942158;  alias, 0 drivers
v0x7f9ec6f17e20_0 .net "douta", 15 0, v0x7f9ec6f17860_0;  1 drivers
v0x7f9ec6f17ec0_0 .net "doutb", 15 0, v0x7f9ec6f17920_0;  1 drivers
L_0x7f9ec7973050 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f9ec6f17f70_0 .net "ena", 0 0, L_0x7f9ec7973050;  1 drivers
L_0x7f9ec7973098 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f9ec6f18090_0 .net "enb", 0 0, L_0x7f9ec7973098;  1 drivers
v0x7f9ec6f18130_0 .var "ram_data_a", 15 0;
v0x7f9ec6f181e0_0 .var "ram_data_b", 15 0;
L_0x7f9ec79730e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9ec6f18290_0 .net "regcea", 0 0, L_0x7f9ec79730e0;  1 drivers
L_0x7f9ec7973128 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f9ec6f18330_0 .net "regceb", 0 0, L_0x7f9ec7973128;  1 drivers
v0x7f9ec6f183d0_0 .net "rsta", 0 0, o0x7f9ec7942308;  alias, 0 drivers
v0x7f9ec6f18470_0 .net "rstb", 0 0, o0x7f9ec7942308;  alias, 0 drivers
v0x7f9ec6f18520_0 .net "wea", 0 0, L_0x7f9ec6f28d40;  1 drivers
L_0x7f9ec7973008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9ec6f186b0_0 .net "web", 0 0, L_0x7f9ec7973008;  1 drivers
S_0x7f9ec6f07090 .scope function.vec4.u32, "clogb2" "clogb2" 5 100, 5 100 0, S_0x7f9ec6f06a80;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x7f9ec6f07090
v0x7f9ec6f17310_0 .var/i "depth", 31 0;
TD_filter.mbuff.genblk1\x5B0\x5D.line_buffer.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v0x7f9ec6f17310_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x7f9ec6f17310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7f9ec6f17310_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x7f9ec6f173c0 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 5 41, 5 41 0, S_0x7f9ec6f06a80;
 .timescale -9 -12;
v0x7f9ec6f17590_0 .var/i "ram_index", 31 0;
S_0x7f9ec6f17640 .scope generate, "output_register" "output_register" 5 68, 5 68 0, S_0x7f9ec6f06a80;
 .timescale -9 -12;
v0x7f9ec6f17860_0 .var "douta_reg", 15 0;
v0x7f9ec6f17920_0 .var "doutb_reg", 15 0;
E_0x7f9ec6f17820 .event posedge, v0x7f9ec6f17c00_0;
S_0x7f9ec6f18800 .scope generate, "genblk1[1]" "genblk1[1]" 4 52, 4 52 0, S_0x7f9ec6f065c0;
 .timescale -9 -12;
P_0x7f9ec6f06dc0 .param/l "i" 0 4 52, +C4<01>;
S_0x7f9ec6f189f0 .scope module, "line_buffer" "xilinx_true_dual_port_read_first_1_clock_ram" 4 54, 5 12 0, S_0x7f9ec6f18800;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 8 "addrb";
    .port_info 2 /INPUT 16 "dina";
    .port_info 3 /INPUT 16 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "wea";
    .port_info 6 /INPUT 1 "web";
    .port_info 7 /INPUT 1 "ena";
    .port_info 8 /INPUT 1 "enb";
    .port_info 9 /INPUT 1 "rsta";
    .port_info 10 /INPUT 1 "rstb";
    .port_info 11 /INPUT 1 "regcea";
    .port_info 12 /INPUT 1 "regceb";
    .port_info 13 /OUTPUT 16 "douta";
    .port_info 14 /OUTPUT 16 "doutb";
P_0x7f9ec6f18bb0 .param/str "INIT_FILE" 0 5 16, "\000";
P_0x7f9ec6f18bf0 .param/l "RAM_DEPTH" 0 5 14, +C4<00000000000000000000000011110000>;
P_0x7f9ec6f18c30 .param/str "RAM_PERFORMANCE" 0 5 15, "HIGH_PERFORMANCE";
P_0x7f9ec6f18c70 .param/l "RAM_WIDTH" 0 5 13, +C4<00000000000000000000000000010000>;
v0x7f9ec6f19910 .array "BRAM", 0 239, 15 0;
v0x7f9ec6f199c0_0 .net "addra", 7 0, o0x7f9ec79420f8;  alias, 0 drivers
v0x7f9ec6f19aa0_0 .net "addrb", 7 0, o0x7f9ec79420f8;  alias, 0 drivers
v0x7f9ec6f19b30_0 .net "clka", 0 0, o0x7f9ec7942128;  alias, 0 drivers
v0x7f9ec6f19be0_0 .net "dina", 15 0, o0x7f9ec7942158;  alias, 0 drivers
v0x7f9ec6f19cf0_0 .net "dinb", 15 0, o0x7f9ec7942158;  alias, 0 drivers
v0x7f9ec6f19d80_0 .net "douta", 15 0, v0x7f9ec6f197b0_0;  1 drivers
v0x7f9ec6f19e20_0 .net "doutb", 15 0, v0x7f9ec6f19860_0;  1 drivers
L_0x7f9ec79731b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f9ec6f19ed0_0 .net "ena", 0 0, L_0x7f9ec79731b8;  1 drivers
L_0x7f9ec7973200 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f9ec6f19fe0_0 .net "enb", 0 0, L_0x7f9ec7973200;  1 drivers
v0x7f9ec6f1a070_0 .var "ram_data_a", 15 0;
v0x7f9ec6f1a120_0 .var "ram_data_b", 15 0;
L_0x7f9ec7973248 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9ec6f1a1d0_0 .net "regcea", 0 0, L_0x7f9ec7973248;  1 drivers
L_0x7f9ec7973290 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f9ec6f1a270_0 .net "regceb", 0 0, L_0x7f9ec7973290;  1 drivers
v0x7f9ec6f1a310_0 .net "rsta", 0 0, o0x7f9ec7942308;  alias, 0 drivers
v0x7f9ec6f1a3a0_0 .net "rstb", 0 0, o0x7f9ec7942308;  alias, 0 drivers
v0x7f9ec6f1a430_0 .net "wea", 0 0, L_0x7f9ec6f29060;  1 drivers
L_0x7f9ec7973170 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9ec6f1a5c0_0 .net "web", 0 0, L_0x7f9ec7973170;  1 drivers
S_0x7f9ec6f19010 .scope function.vec4.u32, "clogb2" "clogb2" 5 100, 5 100 0, S_0x7f9ec6f189f0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x7f9ec6f19010
v0x7f9ec6f192a0_0 .var/i "depth", 31 0;
TD_filter.mbuff.genblk1\x5B1\x5D.line_buffer.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_1.2 ;
    %load/vec4 v0x7f9ec6f192a0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x7f9ec6f192a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7f9ec6f192a0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_1.2;
T_1.3 ;
    %end;
S_0x7f9ec6f19350 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 5 41, 5 41 0, S_0x7f9ec6f189f0;
 .timescale -9 -12;
v0x7f9ec6f19520_0 .var/i "ram_index", 31 0;
S_0x7f9ec6f195d0 .scope generate, "output_register" "output_register" 5 68, 5 68 0, S_0x7f9ec6f189f0;
 .timescale -9 -12;
v0x7f9ec6f197b0_0 .var "douta_reg", 15 0;
v0x7f9ec6f19860_0 .var "doutb_reg", 15 0;
S_0x7f9ec6f1a740 .scope generate, "genblk1[2]" "genblk1[2]" 4 52, 4 52 0, S_0x7f9ec6f065c0;
 .timescale -9 -12;
P_0x7f9ec6f18d40 .param/l "i" 0 4 52, +C4<010>;
S_0x7f9ec6f1a940 .scope module, "line_buffer" "xilinx_true_dual_port_read_first_1_clock_ram" 4 54, 5 12 0, S_0x7f9ec6f1a740;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 8 "addrb";
    .port_info 2 /INPUT 16 "dina";
    .port_info 3 /INPUT 16 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "wea";
    .port_info 6 /INPUT 1 "web";
    .port_info 7 /INPUT 1 "ena";
    .port_info 8 /INPUT 1 "enb";
    .port_info 9 /INPUT 1 "rsta";
    .port_info 10 /INPUT 1 "rstb";
    .port_info 11 /INPUT 1 "regcea";
    .port_info 12 /INPUT 1 "regceb";
    .port_info 13 /OUTPUT 16 "douta";
    .port_info 14 /OUTPUT 16 "doutb";
P_0x7f9ec6f1ab00 .param/str "INIT_FILE" 0 5 16, "\000";
P_0x7f9ec6f1ab40 .param/l "RAM_DEPTH" 0 5 14, +C4<00000000000000000000000011110000>;
P_0x7f9ec6f1ab80 .param/str "RAM_PERFORMANCE" 0 5 15, "HIGH_PERFORMANCE";
P_0x7f9ec6f1abc0 .param/l "RAM_WIDTH" 0 5 13, +C4<00000000000000000000000000010000>;
v0x7f9ec6f1b860 .array "BRAM", 0 239, 15 0;
v0x7f9ec6f1b910_0 .net "addra", 7 0, o0x7f9ec79420f8;  alias, 0 drivers
v0x7f9ec6f1ba30_0 .net "addrb", 7 0, o0x7f9ec79420f8;  alias, 0 drivers
v0x7f9ec6f1bae0_0 .net "clka", 0 0, o0x7f9ec7942128;  alias, 0 drivers
v0x7f9ec6f1bb70_0 .net "dina", 15 0, o0x7f9ec7942158;  alias, 0 drivers
v0x7f9ec6f1bcc0_0 .net "dinb", 15 0, o0x7f9ec7942158;  alias, 0 drivers
v0x7f9ec6f1bd50_0 .net "douta", 15 0, v0x7f9ec6f1b700_0;  1 drivers
v0x7f9ec6f1bde0_0 .net "doutb", 15 0, v0x7f9ec6f1b7b0_0;  1 drivers
L_0x7f9ec7973320 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f9ec6f1be90_0 .net "ena", 0 0, L_0x7f9ec7973320;  1 drivers
L_0x7f9ec7973368 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f9ec6f1bfa0_0 .net "enb", 0 0, L_0x7f9ec7973368;  1 drivers
v0x7f9ec6f1c030_0 .var "ram_data_a", 15 0;
v0x7f9ec6f1c0c0_0 .var "ram_data_b", 15 0;
L_0x7f9ec79733b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9ec6f1c170_0 .net "regcea", 0 0, L_0x7f9ec79733b0;  1 drivers
L_0x7f9ec79733f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f9ec6f1c210_0 .net "regceb", 0 0, L_0x7f9ec79733f8;  1 drivers
v0x7f9ec6f1c2b0_0 .net "rsta", 0 0, o0x7f9ec7942308;  alias, 0 drivers
v0x7f9ec6f1c3c0_0 .net "rstb", 0 0, o0x7f9ec7942308;  alias, 0 drivers
v0x7f9ec6f1c450_0 .net "wea", 0 0, L_0x7f9ec6f29340;  1 drivers
L_0x7f9ec79732d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9ec6f1c5e0_0 .net "web", 0 0, L_0x7f9ec79732d8;  1 drivers
S_0x7f9ec6f1af60 .scope function.vec4.u32, "clogb2" "clogb2" 5 100, 5 100 0, S_0x7f9ec6f1a940;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x7f9ec6f1af60
v0x7f9ec6f1b1f0_0 .var/i "depth", 31 0;
TD_filter.mbuff.genblk1\x5B2\x5D.line_buffer.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_2.4 ;
    %load/vec4 v0x7f9ec6f1b1f0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_2.5, 5;
    %load/vec4 v0x7f9ec6f1b1f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7f9ec6f1b1f0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_2.4;
T_2.5 ;
    %end;
S_0x7f9ec6f1b2a0 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 5 41, 5 41 0, S_0x7f9ec6f1a940;
 .timescale -9 -12;
v0x7f9ec6f1b470_0 .var/i "ram_index", 31 0;
S_0x7f9ec6f1b520 .scope generate, "output_register" "output_register" 5 68, 5 68 0, S_0x7f9ec6f1a940;
 .timescale -9 -12;
v0x7f9ec6f1b700_0 .var "douta_reg", 15 0;
v0x7f9ec6f1b7b0_0 .var "doutb_reg", 15 0;
S_0x7f9ec6f1c700 .scope generate, "genblk1[3]" "genblk1[3]" 4 52, 4 52 0, S_0x7f9ec6f065c0;
 .timescale -9 -12;
P_0x7f9ec6f1c8d0 .param/l "i" 0 4 52, +C4<011>;
S_0x7f9ec6f1c970 .scope module, "line_buffer" "xilinx_true_dual_port_read_first_1_clock_ram" 4 54, 5 12 0, S_0x7f9ec6f1c700;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 8 "addrb";
    .port_info 2 /INPUT 16 "dina";
    .port_info 3 /INPUT 16 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "wea";
    .port_info 6 /INPUT 1 "web";
    .port_info 7 /INPUT 1 "ena";
    .port_info 8 /INPUT 1 "enb";
    .port_info 9 /INPUT 1 "rsta";
    .port_info 10 /INPUT 1 "rstb";
    .port_info 11 /INPUT 1 "regcea";
    .port_info 12 /INPUT 1 "regceb";
    .port_info 13 /OUTPUT 16 "douta";
    .port_info 14 /OUTPUT 16 "doutb";
P_0x7f9ec6f1cae0 .param/str "INIT_FILE" 0 5 16, "\000";
P_0x7f9ec6f1cb20 .param/l "RAM_DEPTH" 0 5 14, +C4<00000000000000000000000011110000>;
P_0x7f9ec6f1cb60 .param/str "RAM_PERFORMANCE" 0 5 15, "HIGH_PERFORMANCE";
P_0x7f9ec6f1cba0 .param/l "RAM_WIDTH" 0 5 13, +C4<00000000000000000000000000010000>;
v0x7f9ec6f1d810 .array "BRAM", 0 239, 15 0;
v0x7f9ec6f1d8c0_0 .net "addra", 7 0, o0x7f9ec79420f8;  alias, 0 drivers
v0x7f9ec6f1d960_0 .net "addrb", 7 0, o0x7f9ec79420f8;  alias, 0 drivers
v0x7f9ec6f1da10_0 .net "clka", 0 0, o0x7f9ec7942128;  alias, 0 drivers
v0x7f9ec6f1daa0_0 .net "dina", 15 0, o0x7f9ec7942158;  alias, 0 drivers
v0x7f9ec6f1db80_0 .net "dinb", 15 0, o0x7f9ec7942158;  alias, 0 drivers
v0x7f9ec6f1dc20_0 .net "douta", 15 0, v0x7f9ec6f1d6b0_0;  1 drivers
v0x7f9ec6f1dcd0_0 .net "doutb", 15 0, v0x7f9ec6f1d760_0;  1 drivers
L_0x7f9ec7973488 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f9ec6f1dd80_0 .net "ena", 0 0, L_0x7f9ec7973488;  1 drivers
L_0x7f9ec79734d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f9ec6f1de90_0 .net "enb", 0 0, L_0x7f9ec79734d0;  1 drivers
v0x7f9ec6f1df20_0 .var "ram_data_a", 15 0;
v0x7f9ec6f1dfd0_0 .var "ram_data_b", 15 0;
L_0x7f9ec7973518 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9ec6f1e080_0 .net "regcea", 0 0, L_0x7f9ec7973518;  1 drivers
L_0x7f9ec7973560 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f9ec6f1e120_0 .net "regceb", 0 0, L_0x7f9ec7973560;  1 drivers
v0x7f9ec6f1e1c0_0 .net "rsta", 0 0, o0x7f9ec7942308;  alias, 0 drivers
v0x7f9ec6f1e250_0 .net "rstb", 0 0, o0x7f9ec7942308;  alias, 0 drivers
v0x7f9ec6f1e2e0_0 .net "wea", 0 0, L_0x7f9ec6f295e0;  1 drivers
L_0x7f9ec7973440 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9ec6f1e470_0 .net "web", 0 0, L_0x7f9ec7973440;  1 drivers
S_0x7f9ec6f1cf10 .scope function.vec4.u32, "clogb2" "clogb2" 5 100, 5 100 0, S_0x7f9ec6f1c970;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x7f9ec6f1cf10
v0x7f9ec6f1d1a0_0 .var/i "depth", 31 0;
TD_filter.mbuff.genblk1\x5B3\x5D.line_buffer.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_3.6 ;
    %load/vec4 v0x7f9ec6f1d1a0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_3.7, 5;
    %load/vec4 v0x7f9ec6f1d1a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7f9ec6f1d1a0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_3.6;
T_3.7 ;
    %end;
S_0x7f9ec6f1d250 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 5 41, 5 41 0, S_0x7f9ec6f1c970;
 .timescale -9 -12;
v0x7f9ec6f1d420_0 .var/i "ram_index", 31 0;
S_0x7f9ec6f1d4d0 .scope generate, "output_register" "output_register" 5 68, 5 68 0, S_0x7f9ec6f1c970;
 .timescale -9 -12;
v0x7f9ec6f1d6b0_0 .var "douta_reg", 15 0;
v0x7f9ec6f1d760_0 .var "doutb_reg", 15 0;
S_0x7f9ec6f1f6d0 .scope module, "mconv" "convolution" 3 39, 6 4 0, S_0x7f9ec6f060a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 48 "data_in";
    .port_info 3 /INPUT 8 "hcount_in";
    .port_info 4 /INPUT 9 "vcount_in";
    .port_info 5 /INPUT 1 "data_valid_in";
    .port_info 6 /OUTPUT 1 "data_valid_out";
    .port_info 7 /OUTPUT 8 "hcount_out";
    .port_info 8 /OUTPUT 9 "vcount_out";
    .port_info 9 /OUTPUT 16 "line_out";
P_0x7f9ec6f1b9c0 .param/l "K_SELECT" 0 6 5, +C4<00000000000000000000000000000000>;
v0x7f9ec6f20290_0 .var "b", 4 0;
v0x7f9ec6f20350_0 .var/s "blue", 15 0;
v0x7f9ec6f203f0_0 .var "bot_row", 47 0;
v0x7f9ec6f204c0_0 .net "clk_in", 0 0, o0x7f9ec7942128;  alias, 0 drivers
v0x7f9ec6f20550_0 .net/s "coeffs", 71 0, L_0x7f9ec6f29bb0;  1 drivers
v0x7f9ec6f20650_0 .net "data_in", 47 0, v0x7f9ec6f1ee10_0;  alias, 1 drivers
v0x7f9ec6f20720_0 .net "data_valid_in", 0 0, v0x7f9ec6f1e860_0;  alias, 1 drivers
v0x7f9ec6f207d0_0 .var "data_valid_out", 0 0;
v0x7f9ec6f20860_0 .var "data_valid_pipe_0", 0 0;
v0x7f9ec6f20970_0 .var "data_valid_pipe_1", 0 0;
v0x7f9ec6f20a00_0 .var "data_valid_pipe_2", 0 0;
v0x7f9ec6f20a90_0 .var "g", 5 0;
v0x7f9ec6f20b40_0 .var/s "green", 15 0;
v0x7f9ec6f20bf0_0 .net "hcount_in", 7 0, v0x7f9ec6f1ec20_0;  alias, 1 drivers
v0x7f9ec6f20cb0_0 .var "hcount_out", 7 0;
v0x7f9ec6f20d40_0 .var "hcount_pipe_0", 7 0;
v0x7f9ec6f20dd0_0 .var "hcount_pipe_1", 7 0;
v0x7f9ec6f20f70_0 .var "hcount_pipe_2", 7 0;
v0x7f9ec6f21020_0 .var "hcount_pipe_3", 7 0;
v0x7f9ec6f210d0_0 .var "line_out", 15 0;
v0x7f9ec6f21180_0 .var "mid_row", 47 0;
v0x7f9ec6f21240_0 .var "r", 4 0;
v0x7f9ec6f212f0_0 .var/s "red", 15 0;
v0x7f9ec6f213a0_0 .net "rst_in", 0 0, o0x7f9ec7942308;  alias, 0 drivers
v0x7f9ec6f21430_0 .net/s "shift", 7 0, v0x7f9ec6f201a0_0;  1 drivers
v0x7f9ec6f214f0_0 .var "top_row", 47 0;
v0x7f9ec6f21580_0 .net "vcount_in", 8 0, v0x7f9ec6f1f320_0;  alias, 1 drivers
v0x7f9ec6f21610_0 .var "vcount_out", 8 0;
v0x7f9ec6f216a0_0 .var "vcount_pipe_0", 8 0;
v0x7f9ec6f21730_0 .var "vcount_pipe_1", 8 0;
v0x7f9ec6f217e0_0 .var "vcount_pipe_2", 8 0;
v0x7f9ec6f21890_0 .var "vcount_pipe_3", 8 0;
S_0x7f9ec6f1fa40 .scope begin, "MATH" "MATH" 6 79, 6 79 0, S_0x7f9ec6f1f6d0;
 .timescale -9 -12;
S_0x7f9ec6f1fc00 .scope module, "kernel" "kernels" 6 19, 7 4 0, S_0x7f9ec6f1f6d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst_in";
    .port_info 1 /OUTPUT 72 "coeffs";
    .port_info 2 /OUTPUT 8 "shift";
P_0x7f9ec6f1f880 .param/l "K_SELECT" 0 7 5, +C4<00000000000000000000000000000000>;
v0x7f9ec6f1ff10_0 .net/s "coeffs", 71 0, L_0x7f9ec6f29bb0;  alias, 1 drivers
v0x7f9ec6f1fff0 .array/s "coeffs_i", 8 0, 7 0;
v0x7f9ec6f200f0_0 .net "rst_in", 0 0, o0x7f9ec7942308;  alias, 0 drivers
v0x7f9ec6f201a0_0 .var/s "shift", 7 0;
E_0x7f9ec6f1fed0 .event edge, v0x7f9ec6f183d0_0;
v0x7f9ec6f1fff0_0 .array/port v0x7f9ec6f1fff0, 0;
v0x7f9ec6f1fff0_1 .array/port v0x7f9ec6f1fff0, 1;
v0x7f9ec6f1fff0_2 .array/port v0x7f9ec6f1fff0, 2;
v0x7f9ec6f1fff0_3 .array/port v0x7f9ec6f1fff0, 3;
LS_0x7f9ec6f29bb0_0_0 .concat [ 8 8 8 8], v0x7f9ec6f1fff0_0, v0x7f9ec6f1fff0_1, v0x7f9ec6f1fff0_2, v0x7f9ec6f1fff0_3;
v0x7f9ec6f1fff0_4 .array/port v0x7f9ec6f1fff0, 4;
v0x7f9ec6f1fff0_5 .array/port v0x7f9ec6f1fff0, 5;
v0x7f9ec6f1fff0_6 .array/port v0x7f9ec6f1fff0, 6;
v0x7f9ec6f1fff0_7 .array/port v0x7f9ec6f1fff0, 7;
LS_0x7f9ec6f29bb0_0_4 .concat [ 8 8 8 8], v0x7f9ec6f1fff0_4, v0x7f9ec6f1fff0_5, v0x7f9ec6f1fff0_6, v0x7f9ec6f1fff0_7;
v0x7f9ec6f1fff0_8 .array/port v0x7f9ec6f1fff0, 8;
LS_0x7f9ec6f29bb0_0_8 .concat [ 8 0 0 0], v0x7f9ec6f1fff0_8;
L_0x7f9ec6f29bb0 .concat [ 32 32 8 0], LS_0x7f9ec6f29bb0_0_0, LS_0x7f9ec6f29bb0_0_4, LS_0x7f9ec6f29bb0_0_8;
S_0x7f9ec6f06450 .scope module, "testbench_1" "testbench_1" 8 14;
 .timescale -9 -12;
v0x7f9ec6f27fa0_0 .var "addr", 16 0;
v0x7f9ec6f28070_0 .var "clk", 0 0;
v0x7f9ec6f28100_0 .var "com_tabulate", 0 0;
v0x7f9ec6f28190_0 .var "com_valid_in", 0 0;
v0x7f9ec6f28240_0 .net "com_valid_out", 0 0, v0x7f9ec6f25460_0;  1 drivers
v0x7f9ec6f28310_0 .net "com_x", 7 0, v0x7f9ec6f257c0_0;  1 drivers
v0x7f9ec6f283c0_0 .net "com_y", 8 0, v0x7f9ec6f25b50_0;  1 drivers
v0x7f9ec6f28470_0 .var "hcount_in", 7 0;
v0x7f9ec6f28520_0 .net "hcount_out", 7 0, v0x7f9ec6f27990_0;  1 drivers
v0x7f9ec6f28630 .array "memory", 76799 0, 15 0;
v0x7f9ec6f286c0_0 .net "ram_out", 15 0, L_0x7f9ec6f29ce0;  1 drivers
v0x7f9ec6f28790_0 .var "rst", 0 0;
v0x7f9ec6f28820_0 .net "threshold_out", 15 0, v0x7f9ec6f27ba0_0;  1 drivers
v0x7f9ec6f288b0_0 .var "threshold_valid_in", 0 0;
v0x7f9ec6f28940_0 .net "threshold_valid_out", 0 0, v0x7f9ec6f27870_0;  1 drivers
v0x7f9ec6f289f0_0 .var "vcount_in", 8 0;
v0x7f9ec6f28aa0_0 .net "vcount_out", 8 0, v0x7f9ec6f27e60_0;  1 drivers
S_0x7f9ec6f224b0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 8 105, 8 105 0, S_0x7f9ec6f06450;
 .timescale -9 -12;
v0x7f9ec6f228c0_0 .var/2s "j", 31 0;
S_0x7f9ec6f22630 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 8 106, 8 106 0, S_0x7f9ec6f224b0;
 .timescale -9 -12;
v0x7f9ec6f22800_0 .var/2s "i", 31 0;
S_0x7f9ec6f22980 .scope module, "COM" "center_of_mass" 8 71, 9 4 0, S_0x7f9ec6f06450;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 8 "x_in";
    .port_info 3 /INPUT 9 "y_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /INPUT 1 "tabulate_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 9 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
v0x7f9ec6f24b80_0 .net "busy_x", 0 0, v0x7f9ec6f23230_0;  1 drivers
v0x7f9ec6f24c40_0 .net "busy_y", 0 0, v0x7f9ec6f24180_0;  1 drivers
v0x7f9ec6f24cd0_0 .net "clk_in", 0 0, v0x7f9ec6f28070_0;  1 drivers
v0x7f9ec6f24da0_0 .net "error_x", 0 0, v0x7f9ec6f23750_0;  1 drivers
v0x7f9ec6f24e30_0 .net "error_y", 0 0, v0x7f9ec6f24670_0;  1 drivers
v0x7f9ec6f24f00_0 .net "rst_in", 0 0, v0x7f9ec6f28790_0;  1 drivers
v0x7f9ec6f24fd0_0 .var "single_cycle_flag", 0 0;
v0x7f9ec6f25060_0 .var "start_flag_x", 0 0;
v0x7f9ec6f250f0_0 .var "start_flag_y", 0 0;
v0x7f9ec6f25220_0 .net "tabulate_in", 0 0, v0x7f9ec6f28100_0;  1 drivers
v0x7f9ec6f252b0_0 .var "tabulate_in_old", 0 0;
v0x7f9ec6f25340_0 .var "total", 28 0;
v0x7f9ec6f253d0_0 .net "valid_in", 0 0, v0x7f9ec6f28190_0;  1 drivers
v0x7f9ec6f25460_0 .var "valid_out", 0 0;
v0x7f9ec6f254f0_0 .net "valid_x", 0 0, v0x7f9ec6f23410_0;  1 drivers
v0x7f9ec6f25580_0 .net "valid_y", 0 0, v0x7f9ec6f24340_0;  1 drivers
v0x7f9ec6f25630_0 .net "x_in", 7 0, v0x7f9ec6f27990_0;  alias, 1 drivers
v0x7f9ec6f257c0_0 .var "x_out", 7 0;
v0x7f9ec6f25850_0 .net "x_quotient", 28 0, v0x7f9ec6f23900_0;  1 drivers
v0x7f9ec6f25910_0 .var "x_quotient_temp", 7 0;
v0x7f9ec6f259a0_0 .net "x_remainder", 28 0, v0x7f9ec6f239b0_0;  1 drivers
v0x7f9ec6f25a30_0 .var "x_total", 28 0;
v0x7f9ec6f25ac0_0 .net "y_in", 8 0, v0x7f9ec6f27e60_0;  alias, 1 drivers
v0x7f9ec6f25b50_0 .var "y_out", 8 0;
v0x7f9ec6f25bf0_0 .net "y_quotient", 28 0, v0x7f9ec6f24830_0;  1 drivers
v0x7f9ec6f25cb0_0 .var "y_quotient_temp", 8 0;
v0x7f9ec6f25d50_0 .net "y_remainder", 28 0, v0x7f9ec6f248e0_0;  1 drivers
v0x7f9ec6f25e10_0 .var "y_total", 28 0;
S_0x7f9ec6f22c80 .scope module, "com_math_x" "divider" 9 36, 10 4 0, S_0x7f9ec6f22980;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 29 "dividend_in";
    .port_info 3 /INPUT 29 "divisor_in";
    .port_info 4 /INPUT 1 "data_valid_in";
    .port_info 5 /OUTPUT 29 "quotient_out";
    .port_info 6 /OUTPUT 29 "remainder_out";
    .port_info 7 /OUTPUT 1 "data_valid_out";
    .port_info 8 /OUTPUT 1 "error_out";
    .port_info 9 /OUTPUT 1 "busy_out";
P_0x7f9ec6f22e40 .param/l "DIVIDING" 1 10 15, +C4<00000000000000000000000000000001>;
P_0x7f9ec6f22e80 .param/l "RESTING" 1 10 14, +C4<00000000000000000000000000000000>;
P_0x7f9ec6f22ec0 .param/l "WIDTH" 0 10 4, +C4<00000000000000000000000000011101>;
v0x7f9ec6f23230_0 .var "busy_out", 0 0;
v0x7f9ec6f232e0_0 .net "clk_in", 0 0, v0x7f9ec6f28070_0;  alias, 1 drivers
v0x7f9ec6f23380_0 .net "data_valid_in", 0 0, v0x7f9ec6f25060_0;  1 drivers
v0x7f9ec6f23410_0 .var "data_valid_out", 0 0;
v0x7f9ec6f234a0_0 .var "dividend", 28 0;
v0x7f9ec6f23540_0 .net "dividend_in", 28 0, v0x7f9ec6f25a30_0;  1 drivers
v0x7f9ec6f235f0_0 .var "divisor", 28 0;
v0x7f9ec6f236a0_0 .net "divisor_in", 28 0, v0x7f9ec6f25340_0;  1 drivers
v0x7f9ec6f23750_0 .var "error_out", 0 0;
v0x7f9ec6f23860_0 .var "quotient", 28 0;
v0x7f9ec6f23900_0 .var "quotient_out", 28 0;
v0x7f9ec6f239b0_0 .var "remainder_out", 28 0;
v0x7f9ec6f23a60_0 .net "rst_in", 0 0, v0x7f9ec6f28790_0;  alias, 1 drivers
v0x7f9ec6f23b00_0 .var "state", 0 0;
E_0x7f9ec6f231e0 .event posedge, v0x7f9ec6f232e0_0;
S_0x7f9ec6f23c90 .scope module, "com_math_y" "divider" 9 48, 10 4 0, S_0x7f9ec6f22980;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 29 "dividend_in";
    .port_info 3 /INPUT 29 "divisor_in";
    .port_info 4 /INPUT 1 "data_valid_in";
    .port_info 5 /OUTPUT 29 "quotient_out";
    .port_info 6 /OUTPUT 29 "remainder_out";
    .port_info 7 /OUTPUT 1 "data_valid_out";
    .port_info 8 /OUTPUT 1 "error_out";
    .port_info 9 /OUTPUT 1 "busy_out";
P_0x7f9ec6f23e00 .param/l "DIVIDING" 1 10 15, +C4<00000000000000000000000000000001>;
P_0x7f9ec6f23e40 .param/l "RESTING" 1 10 14, +C4<00000000000000000000000000000000>;
P_0x7f9ec6f23e80 .param/l "WIDTH" 0 10 4, +C4<00000000000000000000000000011101>;
v0x7f9ec6f24180_0 .var "busy_out", 0 0;
v0x7f9ec6f24210_0 .net "clk_in", 0 0, v0x7f9ec6f28070_0;  alias, 1 drivers
v0x7f9ec6f242b0_0 .net "data_valid_in", 0 0, v0x7f9ec6f250f0_0;  1 drivers
v0x7f9ec6f24340_0 .var "data_valid_out", 0 0;
v0x7f9ec6f243d0_0 .var "dividend", 28 0;
v0x7f9ec6f24470_0 .net "dividend_in", 28 0, v0x7f9ec6f25e10_0;  1 drivers
v0x7f9ec6f24520_0 .var "divisor", 28 0;
v0x7f9ec6f245d0_0 .net "divisor_in", 28 0, v0x7f9ec6f25340_0;  alias, 1 drivers
v0x7f9ec6f24670_0 .var "error_out", 0 0;
v0x7f9ec6f24780_0 .var "quotient", 28 0;
v0x7f9ec6f24830_0 .var "quotient_out", 28 0;
v0x7f9ec6f248e0_0 .var "remainder_out", 28 0;
v0x7f9ec6f24990_0 .net "rst_in", 0 0, v0x7f9ec6f28790_0;  alias, 1 drivers
v0x7f9ec6f24a40_0 .var "state", 0 0;
S_0x7f9ec6f25f90 .scope module, "card_input" "xilinx_single_port_ram_read_first" 8 45, 11 10 0, S_0x7f9ec6f06450;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "addra";
    .port_info 1 /INPUT 16 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 16 "douta";
P_0x7f9ec6f26120 .param/str "INIT_FILE" 0 11 14, "mem_test/king_of_clubs_test.mem";
P_0x7f9ec6f26160 .param/l "RAM_DEPTH" 0 11 12, +C4<00000000000000010010110000000000>;
P_0x7f9ec6f261a0 .param/str "RAM_PERFORMANCE" 0 11 13, "HIGH_PERFORMANCE";
P_0x7f9ec6f261e0 .param/l "RAM_WIDTH" 0 11 11, +C4<00000000000000000000000000010000>;
v0x7f9ec6f26c30 .array "BRAM", 0 76799, 15 0;
v0x7f9ec6f26cd0_0 .net "addra", 16 0, v0x7f9ec6f27fa0_0;  1 drivers
v0x7f9ec6f26d80_0 .net "clka", 0 0, v0x7f9ec6f28070_0;  alias, 1 drivers
L_0x7f9ec79735a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9ec6f26e30_0 .net "dina", 15 0, L_0x7f9ec79735a8;  1 drivers
v0x7f9ec6f26ed0_0 .net "douta", 15 0, L_0x7f9ec6f29ce0;  alias, 1 drivers
L_0x7f9ec7973638 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f9ec6f26fc0_0 .net "ena", 0 0, L_0x7f9ec7973638;  1 drivers
v0x7f9ec6f27060_0 .var "ram_data", 15 0;
L_0x7f9ec7973680 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f9ec6f27110_0 .net "regcea", 0 0, L_0x7f9ec7973680;  1 drivers
v0x7f9ec6f271b0_0 .net "rsta", 0 0, v0x7f9ec6f28790_0;  alias, 1 drivers
L_0x7f9ec79735f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9ec6f272c0_0 .net "wea", 0 0, L_0x7f9ec79735f0;  1 drivers
S_0x7f9ec6f26530 .scope function.vec4.u32, "clogb2" "clogb2" 11 74, 11 74 0, S_0x7f9ec6f25f90;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x7f9ec6f26530
v0x7f9ec6f267a0_0 .var/i "depth", 31 0;
TD_testbench_1.card_input.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_4.8 ;
    %load/vec4 v0x7f9ec6f267a0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_4.9, 5;
    %load/vec4 v0x7f9ec6f267a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7f9ec6f267a0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_4.8;
T_4.9 ;
    %end;
S_0x7f9ec6f26840 .scope generate, "output_register" "output_register" 11 51, 11 51 0, S_0x7f9ec6f25f90;
 .timescale -9 -12;
L_0x7f9ec6f29ce0 .functor BUFZ 16, v0x7f9ec6f269b0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7f9ec6f269b0_0 .var "douta_reg", 15 0;
S_0x7f9ec6f26a50 .scope generate, "use_init_file" "use_init_file" 11 31, 11 31 0, S_0x7f9ec6f25f90;
 .timescale -9 -12;
S_0x7f9ec6f273c0 .scope module, "thresholder" "threshold" 8 56, 12 6 0, S_0x7f9ec6f06450;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 8 "hcount_in";
    .port_info 3 /INPUT 9 "vcount_in";
    .port_info 4 /INPUT 1 "data_valid_in";
    .port_info 5 /INPUT 16 "pixel_data_in";
    .port_info 6 /OUTPUT 1 "data_valid_out";
    .port_info 7 /OUTPUT 16 "pixel_data_out";
    .port_info 8 /OUTPUT 8 "hcount_out";
    .port_info 9 /OUTPUT 9 "vcount_out";
v0x7f9ec6f276c0_0 .net "clk_in", 0 0, v0x7f9ec6f28070_0;  alias, 1 drivers
v0x7f9ec6f277e0_0 .net "data_valid_in", 0 0, v0x7f9ec6f288b0_0;  1 drivers
v0x7f9ec6f27870_0 .var "data_valid_out", 0 0;
v0x7f9ec6f27900_0 .net "hcount_in", 7 0, v0x7f9ec6f28470_0;  1 drivers
v0x7f9ec6f27990_0 .var "hcount_out", 7 0;
v0x7f9ec6f27a60_0 .var "mask", 9 0;
v0x7f9ec6f27af0_0 .net "pixel_data_in", 15 0, L_0x7f9ec6f29ce0;  alias, 1 drivers
v0x7f9ec6f27ba0_0 .var "pixel_data_out", 15 0;
v0x7f9ec6f27c40_0 .net "rst_in", 0 0, v0x7f9ec6f28790_0;  alias, 1 drivers
v0x7f9ec6f27dd0_0 .net "vcount_in", 8 0, v0x7f9ec6f289f0_0;  1 drivers
v0x7f9ec6f27e60_0 .var "vcount_out", 8 0;
    .scope S_0x7f9ec6f173c0;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9ec6f17590_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x7f9ec6f17590_0;
    %cmpi/s 240, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v0x7f9ec6f17590_0;
    %store/vec4a v0x7f9ec6f179d0, 4, 0;
    %load/vec4 v0x7f9ec6f17590_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f9ec6f17590_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x7f9ec6f17640;
T_6 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f9ec6f17860_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f9ec6f17920_0, 0, 16;
    %end;
    .thread T_6, $init;
    .scope S_0x7f9ec6f17640;
T_7 ;
    %wait E_0x7f9ec6f17820;
    %load/vec4 v0x7f9ec6f183d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f9ec6f17860_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7f9ec6f18290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x7f9ec6f18130_0;
    %assign/vec4 v0x7f9ec6f17860_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7f9ec6f17640;
T_8 ;
    %wait E_0x7f9ec6f17820;
    %load/vec4 v0x7f9ec6f18470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f9ec6f17920_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7f9ec6f18330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x7f9ec6f181e0_0;
    %assign/vec4 v0x7f9ec6f17920_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7f9ec6f06a80;
T_9 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f9ec6f18130_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f9ec6f181e0_0, 0, 16;
    %end;
    .thread T_9, $init;
    .scope S_0x7f9ec6f06a80;
T_10 ;
    %wait E_0x7f9ec6f17820;
    %load/vec4 v0x7f9ec6f17f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x7f9ec6f18520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x7f9ec6f17c90_0;
    %load/vec4 v0x7f9ec6f17a80_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9ec6f179d0, 0, 4;
T_10.2 ;
    %load/vec4 v0x7f9ec6f17a80_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x7f9ec6f179d0, 4;
    %assign/vec4 v0x7f9ec6f18130_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7f9ec6f06a80;
T_11 ;
    %wait E_0x7f9ec6f17820;
    %load/vec4 v0x7f9ec6f18090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x7f9ec6f186b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x7f9ec6f17d80_0;
    %load/vec4 v0x7f9ec6f17b30_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9ec6f179d0, 0, 4;
T_11.2 ;
    %load/vec4 v0x7f9ec6f17b30_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x7f9ec6f179d0, 4;
    %assign/vec4 v0x7f9ec6f181e0_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7f9ec6f19350;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9ec6f19520_0, 0, 32;
T_12.0 ;
    %load/vec4 v0x7f9ec6f19520_0;
    %cmpi/s 240, 0, 32;
    %jmp/0xz T_12.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v0x7f9ec6f19520_0;
    %store/vec4a v0x7f9ec6f19910, 4, 0;
    %load/vec4 v0x7f9ec6f19520_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f9ec6f19520_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %end;
    .thread T_12;
    .scope S_0x7f9ec6f195d0;
T_13 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f9ec6f197b0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f9ec6f19860_0, 0, 16;
    %end;
    .thread T_13, $init;
    .scope S_0x7f9ec6f195d0;
T_14 ;
    %wait E_0x7f9ec6f17820;
    %load/vec4 v0x7f9ec6f1a310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f9ec6f197b0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x7f9ec6f1a1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x7f9ec6f1a070_0;
    %assign/vec4 v0x7f9ec6f197b0_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7f9ec6f195d0;
T_15 ;
    %wait E_0x7f9ec6f17820;
    %load/vec4 v0x7f9ec6f1a3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f9ec6f19860_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x7f9ec6f1a270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x7f9ec6f1a120_0;
    %assign/vec4 v0x7f9ec6f19860_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7f9ec6f189f0;
T_16 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f9ec6f1a070_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f9ec6f1a120_0, 0, 16;
    %end;
    .thread T_16, $init;
    .scope S_0x7f9ec6f189f0;
T_17 ;
    %wait E_0x7f9ec6f17820;
    %load/vec4 v0x7f9ec6f19ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x7f9ec6f1a430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x7f9ec6f19be0_0;
    %load/vec4 v0x7f9ec6f199c0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9ec6f19910, 0, 4;
T_17.2 ;
    %load/vec4 v0x7f9ec6f199c0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x7f9ec6f19910, 4;
    %assign/vec4 v0x7f9ec6f1a070_0, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7f9ec6f189f0;
T_18 ;
    %wait E_0x7f9ec6f17820;
    %load/vec4 v0x7f9ec6f19fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x7f9ec6f1a5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x7f9ec6f19cf0_0;
    %load/vec4 v0x7f9ec6f19aa0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9ec6f19910, 0, 4;
T_18.2 ;
    %load/vec4 v0x7f9ec6f19aa0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x7f9ec6f19910, 4;
    %assign/vec4 v0x7f9ec6f1a120_0, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7f9ec6f1b2a0;
T_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9ec6f1b470_0, 0, 32;
T_19.0 ;
    %load/vec4 v0x7f9ec6f1b470_0;
    %cmpi/s 240, 0, 32;
    %jmp/0xz T_19.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v0x7f9ec6f1b470_0;
    %store/vec4a v0x7f9ec6f1b860, 4, 0;
    %load/vec4 v0x7f9ec6f1b470_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f9ec6f1b470_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_0x7f9ec6f1b520;
T_20 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f9ec6f1b700_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f9ec6f1b7b0_0, 0, 16;
    %end;
    .thread T_20, $init;
    .scope S_0x7f9ec6f1b520;
T_21 ;
    %wait E_0x7f9ec6f17820;
    %load/vec4 v0x7f9ec6f1c2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f9ec6f1b700_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x7f9ec6f1c170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x7f9ec6f1c030_0;
    %assign/vec4 v0x7f9ec6f1b700_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7f9ec6f1b520;
T_22 ;
    %wait E_0x7f9ec6f17820;
    %load/vec4 v0x7f9ec6f1c3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f9ec6f1b7b0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x7f9ec6f1c210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x7f9ec6f1c0c0_0;
    %assign/vec4 v0x7f9ec6f1b7b0_0, 0;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x7f9ec6f1a940;
T_23 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f9ec6f1c030_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f9ec6f1c0c0_0, 0, 16;
    %end;
    .thread T_23, $init;
    .scope S_0x7f9ec6f1a940;
T_24 ;
    %wait E_0x7f9ec6f17820;
    %load/vec4 v0x7f9ec6f1be90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x7f9ec6f1c450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x7f9ec6f1bb70_0;
    %load/vec4 v0x7f9ec6f1b910_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9ec6f1b860, 0, 4;
T_24.2 ;
    %load/vec4 v0x7f9ec6f1b910_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x7f9ec6f1b860, 4;
    %assign/vec4 v0x7f9ec6f1c030_0, 0;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x7f9ec6f1a940;
T_25 ;
    %wait E_0x7f9ec6f17820;
    %load/vec4 v0x7f9ec6f1bfa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x7f9ec6f1c5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x7f9ec6f1bcc0_0;
    %load/vec4 v0x7f9ec6f1ba30_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9ec6f1b860, 0, 4;
T_25.2 ;
    %load/vec4 v0x7f9ec6f1ba30_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x7f9ec6f1b860, 4;
    %assign/vec4 v0x7f9ec6f1c0c0_0, 0;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x7f9ec6f1d250;
T_26 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9ec6f1d420_0, 0, 32;
T_26.0 ;
    %load/vec4 v0x7f9ec6f1d420_0;
    %cmpi/s 240, 0, 32;
    %jmp/0xz T_26.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v0x7f9ec6f1d420_0;
    %store/vec4a v0x7f9ec6f1d810, 4, 0;
    %load/vec4 v0x7f9ec6f1d420_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f9ec6f1d420_0, 0, 32;
    %jmp T_26.0;
T_26.1 ;
    %end;
    .thread T_26;
    .scope S_0x7f9ec6f1d4d0;
T_27 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f9ec6f1d6b0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f9ec6f1d760_0, 0, 16;
    %end;
    .thread T_27, $init;
    .scope S_0x7f9ec6f1d4d0;
T_28 ;
    %wait E_0x7f9ec6f17820;
    %load/vec4 v0x7f9ec6f1e1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f9ec6f1d6b0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x7f9ec6f1e080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x7f9ec6f1df20_0;
    %assign/vec4 v0x7f9ec6f1d6b0_0, 0;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x7f9ec6f1d4d0;
T_29 ;
    %wait E_0x7f9ec6f17820;
    %load/vec4 v0x7f9ec6f1e250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f9ec6f1d760_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x7f9ec6f1e120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x7f9ec6f1dfd0_0;
    %assign/vec4 v0x7f9ec6f1d760_0, 0;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x7f9ec6f1c970;
T_30 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f9ec6f1df20_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f9ec6f1dfd0_0, 0, 16;
    %end;
    .thread T_30, $init;
    .scope S_0x7f9ec6f1c970;
T_31 ;
    %wait E_0x7f9ec6f17820;
    %load/vec4 v0x7f9ec6f1dd80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0x7f9ec6f1e2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0x7f9ec6f1daa0_0;
    %load/vec4 v0x7f9ec6f1d8c0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9ec6f1d810, 0, 4;
T_31.2 ;
    %load/vec4 v0x7f9ec6f1d8c0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x7f9ec6f1d810, 4;
    %assign/vec4 v0x7f9ec6f1df20_0, 0;
T_31.0 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x7f9ec6f1c970;
T_32 ;
    %wait E_0x7f9ec6f17820;
    %load/vec4 v0x7f9ec6f1de90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v0x7f9ec6f1e470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x7f9ec6f1db80_0;
    %load/vec4 v0x7f9ec6f1d960_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9ec6f1d810, 0, 4;
T_32.2 ;
    %load/vec4 v0x7f9ec6f1d960_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x7f9ec6f1d810, 4;
    %assign/vec4 v0x7f9ec6f1dfd0_0, 0;
T_32.0 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x7f9ec6f065c0;
T_33 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7f9ec6f1f5d0_0, 0, 4;
    %end;
    .thread T_33, $init;
    .scope S_0x7f9ec6f065c0;
T_34 ;
    %wait E_0x7f9ec6f17820;
    %load/vec4 v0x7f9ec6f1ea80_0;
    %assign/vec4 v0x7f9ec6f1ecb0_0, 0;
    %load/vec4 v0x7f9ec6f1ecb0_0;
    %assign/vec4 v0x7f9ec6f1ed60_0, 0;
    %load/vec4 v0x7f9ec6f1ed60_0;
    %assign/vec4 v0x7f9ec6f1ec20_0, 0;
    %load/vec4 v0x7f9ec6f1f200_0;
    %assign/vec4 v0x7f9ec6f1f4b0_0, 0;
    %load/vec4 v0x7f9ec6f1f4b0_0;
    %assign/vec4 v0x7f9ec6f1f540_0, 0;
    %load/vec4 v0x7f9ec6f1f540_0;
    %assign/vec4 v0x7f9ec6f1f320_0, 0;
    %load/vec4 v0x7f9ec6f1e7c0_0;
    %assign/vec4 v0x7f9ec6f1e940_0, 0;
    %load/vec4 v0x7f9ec6f1e940_0;
    %assign/vec4 v0x7f9ec6f1e9e0_0, 0;
    %load/vec4 v0x7f9ec6f1e9e0_0;
    %assign/vec4 v0x7f9ec6f1e860_0, 0;
    %load/vec4 v0x7f9ec6f1e7c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_34.0, 4;
    %load/vec4 v0x7f9ec6f1f200_0;
    %assign/vec4 v0x7f9ec6f1f290_0, 0;
    %load/vec4 v0x7f9ec6f1f070_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_34.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9ec6f1e860_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7f9ec6f1f5d0_0, 0;
T_34.2 ;
    %load/vec4 v0x7f9ec6f1f290_0;
    %load/vec4 v0x7f9ec6f1f200_0;
    %cmp/ne;
    %jmp/0xz  T_34.4, 4;
    %load/vec4 v0x7f9ec6f1f5d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_34.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_34.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_34.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_34.9, 6;
    %jmp T_34.10;
T_34.6 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7f9ec6f1f5d0_0, 0;
    %jmp T_34.10;
T_34.7 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7f9ec6f1f5d0_0, 0;
    %jmp T_34.10;
T_34.8 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x7f9ec6f1f5d0_0, 0;
    %jmp T_34.10;
T_34.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7f9ec6f1f5d0_0, 0;
    %jmp T_34.10;
T_34.10 ;
    %pop/vec4 1;
T_34.4 ;
    %load/vec4 v0x7f9ec6f1f5d0_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_34.11, 4;
    %load/vec4 v0x7f9ec6f1e670_0;
    %parti/s 16, 48, 7;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9ec6f1ee10_0, 4, 5;
    %load/vec4 v0x7f9ec6f1e670_0;
    %parti/s 16, 32, 7;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9ec6f1ee10_0, 4, 5;
    %load/vec4 v0x7f9ec6f1e670_0;
    %parti/s 16, 16, 6;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9ec6f1ee10_0, 4, 5;
T_34.11 ;
    %load/vec4 v0x7f9ec6f1f5d0_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_34.13, 4;
    %load/vec4 v0x7f9ec6f1e670_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9ec6f1ee10_0, 4, 5;
    %load/vec4 v0x7f9ec6f1e670_0;
    %parti/s 16, 48, 7;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9ec6f1ee10_0, 4, 5;
    %load/vec4 v0x7f9ec6f1e670_0;
    %parti/s 16, 32, 7;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9ec6f1ee10_0, 4, 5;
T_34.13 ;
    %load/vec4 v0x7f9ec6f1f5d0_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_34.15, 4;
    %load/vec4 v0x7f9ec6f1e670_0;
    %parti/s 16, 16, 6;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9ec6f1ee10_0, 4, 5;
    %load/vec4 v0x7f9ec6f1e670_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9ec6f1ee10_0, 4, 5;
    %load/vec4 v0x7f9ec6f1e670_0;
    %parti/s 16, 48, 7;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9ec6f1ee10_0, 4, 5;
T_34.15 ;
    %load/vec4 v0x7f9ec6f1f5d0_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_34.17, 4;
    %load/vec4 v0x7f9ec6f1e670_0;
    %parti/s 16, 32, 7;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9ec6f1ee10_0, 4, 5;
    %load/vec4 v0x7f9ec6f1e670_0;
    %parti/s 16, 16, 6;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9ec6f1ee10_0, 4, 5;
    %load/vec4 v0x7f9ec6f1e670_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9ec6f1ee10_0, 4, 5;
T_34.17 ;
T_34.0 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x7f9ec6f1fc00;
T_35 ;
Ewait_0 .event/or E_0x7f9ec6f1fed0, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 32;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %load/vec4 v0x7f9ec6f200f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.8, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_35.9, 8;
T_35.8 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_35.9, 8;
 ; End of false expr.
    %blend;
T_35.9;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ec6f1fff0, 4, 0;
    %load/vec4 v0x7f9ec6f200f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.10, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_35.11, 8;
T_35.10 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_35.11, 8;
 ; End of false expr.
    %blend;
T_35.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ec6f1fff0, 4, 0;
    %load/vec4 v0x7f9ec6f200f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.12, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_35.13, 8;
T_35.12 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_35.13, 8;
 ; End of false expr.
    %blend;
T_35.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ec6f1fff0, 4, 0;
    %load/vec4 v0x7f9ec6f200f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.14, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_35.15, 8;
T_35.14 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_35.15, 8;
 ; End of false expr.
    %blend;
T_35.15;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ec6f1fff0, 4, 0;
    %load/vec4 v0x7f9ec6f200f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.16, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_35.17, 8;
T_35.16 ; End of true expr.
    %pushi/vec4 1, 0, 8;
    %jmp/0 T_35.17, 8;
 ; End of false expr.
    %blend;
T_35.17;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ec6f1fff0, 4, 0;
    %load/vec4 v0x7f9ec6f200f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.18, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_35.19, 8;
T_35.18 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_35.19, 8;
 ; End of false expr.
    %blend;
T_35.19;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ec6f1fff0, 4, 0;
    %load/vec4 v0x7f9ec6f200f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.20, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_35.21, 8;
T_35.20 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_35.21, 8;
 ; End of false expr.
    %blend;
T_35.21;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ec6f1fff0, 4, 0;
    %load/vec4 v0x7f9ec6f200f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.22, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_35.23, 8;
T_35.22 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_35.23, 8;
 ; End of false expr.
    %blend;
T_35.23;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ec6f1fff0, 4, 0;
    %load/vec4 v0x7f9ec6f200f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.24, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_35.25, 8;
T_35.24 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_35.25, 8;
 ; End of false expr.
    %blend;
T_35.25;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ec6f1fff0, 4, 0;
    %load/vec4 v0x7f9ec6f200f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.26, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_35.27, 8;
T_35.26 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_35.27, 8;
 ; End of false expr.
    %blend;
T_35.27;
    %store/vec4 v0x7f9ec6f201a0_0, 0, 8;
    %jmp T_35.7;
T_35.0 ;
    %load/vec4 v0x7f9ec6f200f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.28, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_35.29, 8;
T_35.28 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_35.29, 8;
 ; End of false expr.
    %blend;
T_35.29;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ec6f1fff0, 4, 0;
    %load/vec4 v0x7f9ec6f200f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.30, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_35.31, 8;
T_35.30 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_35.31, 8;
 ; End of false expr.
    %blend;
T_35.31;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ec6f1fff0, 4, 0;
    %load/vec4 v0x7f9ec6f200f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.32, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_35.33, 8;
T_35.32 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_35.33, 8;
 ; End of false expr.
    %blend;
T_35.33;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ec6f1fff0, 4, 0;
    %load/vec4 v0x7f9ec6f200f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.34, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_35.35, 8;
T_35.34 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_35.35, 8;
 ; End of false expr.
    %blend;
T_35.35;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ec6f1fff0, 4, 0;
    %load/vec4 v0x7f9ec6f200f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.36, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_35.37, 8;
T_35.36 ; End of true expr.
    %pushi/vec4 1, 0, 8;
    %jmp/0 T_35.37, 8;
 ; End of false expr.
    %blend;
T_35.37;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ec6f1fff0, 4, 0;
    %load/vec4 v0x7f9ec6f200f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.38, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_35.39, 8;
T_35.38 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_35.39, 8;
 ; End of false expr.
    %blend;
T_35.39;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ec6f1fff0, 4, 0;
    %load/vec4 v0x7f9ec6f200f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.40, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_35.41, 8;
T_35.40 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_35.41, 8;
 ; End of false expr.
    %blend;
T_35.41;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ec6f1fff0, 4, 0;
    %load/vec4 v0x7f9ec6f200f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.42, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_35.43, 8;
T_35.42 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_35.43, 8;
 ; End of false expr.
    %blend;
T_35.43;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ec6f1fff0, 4, 0;
    %load/vec4 v0x7f9ec6f200f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.44, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_35.45, 8;
T_35.44 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_35.45, 8;
 ; End of false expr.
    %blend;
T_35.45;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ec6f1fff0, 4, 0;
    %load/vec4 v0x7f9ec6f200f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.46, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_35.47, 8;
T_35.46 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_35.47, 8;
 ; End of false expr.
    %blend;
T_35.47;
    %store/vec4 v0x7f9ec6f201a0_0, 0, 8;
    %jmp T_35.7;
T_35.1 ;
    %load/vec4 v0x7f9ec6f200f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.48, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_35.49, 8;
T_35.48 ; End of true expr.
    %pushi/vec4 1, 0, 8;
    %jmp/0 T_35.49, 8;
 ; End of false expr.
    %blend;
T_35.49;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ec6f1fff0, 4, 0;
    %load/vec4 v0x7f9ec6f200f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.50, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_35.51, 8;
T_35.50 ; End of true expr.
    %pushi/vec4 2, 0, 8;
    %jmp/0 T_35.51, 8;
 ; End of false expr.
    %blend;
T_35.51;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ec6f1fff0, 4, 0;
    %load/vec4 v0x7f9ec6f200f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.52, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_35.53, 8;
T_35.52 ; End of true expr.
    %pushi/vec4 1, 0, 8;
    %jmp/0 T_35.53, 8;
 ; End of false expr.
    %blend;
T_35.53;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ec6f1fff0, 4, 0;
    %load/vec4 v0x7f9ec6f200f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.54, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_35.55, 8;
T_35.54 ; End of true expr.
    %pushi/vec4 2, 0, 8;
    %jmp/0 T_35.55, 8;
 ; End of false expr.
    %blend;
T_35.55;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ec6f1fff0, 4, 0;
    %load/vec4 v0x7f9ec6f200f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.56, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_35.57, 8;
T_35.56 ; End of true expr.
    %pushi/vec4 4, 0, 8;
    %jmp/0 T_35.57, 8;
 ; End of false expr.
    %blend;
T_35.57;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ec6f1fff0, 4, 0;
    %load/vec4 v0x7f9ec6f200f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.58, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_35.59, 8;
T_35.58 ; End of true expr.
    %pushi/vec4 2, 0, 8;
    %jmp/0 T_35.59, 8;
 ; End of false expr.
    %blend;
T_35.59;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ec6f1fff0, 4, 0;
    %load/vec4 v0x7f9ec6f200f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.60, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_35.61, 8;
T_35.60 ; End of true expr.
    %pushi/vec4 1, 0, 8;
    %jmp/0 T_35.61, 8;
 ; End of false expr.
    %blend;
T_35.61;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ec6f1fff0, 4, 0;
    %load/vec4 v0x7f9ec6f200f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.62, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_35.63, 8;
T_35.62 ; End of true expr.
    %pushi/vec4 2, 0, 8;
    %jmp/0 T_35.63, 8;
 ; End of false expr.
    %blend;
T_35.63;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ec6f1fff0, 4, 0;
    %load/vec4 v0x7f9ec6f200f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.64, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_35.65, 8;
T_35.64 ; End of true expr.
    %pushi/vec4 1, 0, 8;
    %jmp/0 T_35.65, 8;
 ; End of false expr.
    %blend;
T_35.65;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ec6f1fff0, 4, 0;
    %load/vec4 v0x7f9ec6f200f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.66, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_35.67, 8;
T_35.66 ; End of true expr.
    %pushi/vec4 4, 0, 8;
    %jmp/0 T_35.67, 8;
 ; End of false expr.
    %blend;
T_35.67;
    %store/vec4 v0x7f9ec6f201a0_0, 0, 8;
    %jmp T_35.7;
T_35.2 ;
    %load/vec4 v0x7f9ec6f200f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.68, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_35.69, 8;
T_35.68 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_35.69, 8;
 ; End of false expr.
    %blend;
T_35.69;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ec6f1fff0, 4, 0;
    %load/vec4 v0x7f9ec6f200f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.70, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_35.71, 8;
T_35.70 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_35.71, 8;
 ; End of false expr.
    %blend;
T_35.71;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ec6f1fff0, 4, 0;
    %load/vec4 v0x7f9ec6f200f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.72, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_35.73, 8;
T_35.72 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_35.73, 8;
 ; End of false expr.
    %blend;
T_35.73;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ec6f1fff0, 4, 0;
    %load/vec4 v0x7f9ec6f200f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.74, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_35.75, 8;
T_35.74 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_35.75, 8;
 ; End of false expr.
    %blend;
T_35.75;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ec6f1fff0, 4, 0;
    %load/vec4 v0x7f9ec6f200f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.76, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_35.77, 8;
T_35.76 ; End of true expr.
    %pushi/vec4 5, 0, 8;
    %jmp/0 T_35.77, 8;
 ; End of false expr.
    %blend;
T_35.77;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ec6f1fff0, 4, 0;
    %load/vec4 v0x7f9ec6f200f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.78, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_35.79, 8;
T_35.78 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_35.79, 8;
 ; End of false expr.
    %blend;
T_35.79;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ec6f1fff0, 4, 0;
    %load/vec4 v0x7f9ec6f200f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.80, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_35.81, 8;
T_35.80 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_35.81, 8;
 ; End of false expr.
    %blend;
T_35.81;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ec6f1fff0, 4, 0;
    %load/vec4 v0x7f9ec6f200f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.82, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_35.83, 8;
T_35.82 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_35.83, 8;
 ; End of false expr.
    %blend;
T_35.83;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ec6f1fff0, 4, 0;
    %load/vec4 v0x7f9ec6f200f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.84, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_35.85, 8;
T_35.84 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_35.85, 8;
 ; End of false expr.
    %blend;
T_35.85;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ec6f1fff0, 4, 0;
    %load/vec4 v0x7f9ec6f200f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.86, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_35.87, 8;
T_35.86 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_35.87, 8;
 ; End of false expr.
    %blend;
T_35.87;
    %store/vec4 v0x7f9ec6f201a0_0, 0, 8;
    %jmp T_35.7;
T_35.3 ;
    %load/vec4 v0x7f9ec6f200f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.88, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_35.89, 8;
T_35.88 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_35.89, 8;
 ; End of false expr.
    %blend;
T_35.89;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ec6f1fff0, 4, 0;
    %load/vec4 v0x7f9ec6f200f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.90, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_35.91, 8;
T_35.90 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_35.91, 8;
 ; End of false expr.
    %blend;
T_35.91;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ec6f1fff0, 4, 0;
    %load/vec4 v0x7f9ec6f200f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.92, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_35.93, 8;
T_35.92 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_35.93, 8;
 ; End of false expr.
    %blend;
T_35.93;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ec6f1fff0, 4, 0;
    %load/vec4 v0x7f9ec6f200f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.94, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_35.95, 8;
T_35.94 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_35.95, 8;
 ; End of false expr.
    %blend;
T_35.95;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ec6f1fff0, 4, 0;
    %load/vec4 v0x7f9ec6f200f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.96, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_35.97, 8;
T_35.96 ; End of true expr.
    %pushi/vec4 8, 0, 8;
    %jmp/0 T_35.97, 8;
 ; End of false expr.
    %blend;
T_35.97;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ec6f1fff0, 4, 0;
    %load/vec4 v0x7f9ec6f200f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.98, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_35.99, 8;
T_35.98 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_35.99, 8;
 ; End of false expr.
    %blend;
T_35.99;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ec6f1fff0, 4, 0;
    %load/vec4 v0x7f9ec6f200f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.100, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_35.101, 8;
T_35.100 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_35.101, 8;
 ; End of false expr.
    %blend;
T_35.101;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ec6f1fff0, 4, 0;
    %load/vec4 v0x7f9ec6f200f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.102, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_35.103, 8;
T_35.102 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_35.103, 8;
 ; End of false expr.
    %blend;
T_35.103;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ec6f1fff0, 4, 0;
    %load/vec4 v0x7f9ec6f200f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.104, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_35.105, 8;
T_35.104 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_35.105, 8;
 ; End of false expr.
    %blend;
T_35.105;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ec6f1fff0, 4, 0;
    %load/vec4 v0x7f9ec6f200f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.106, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_35.107, 8;
T_35.106 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_35.107, 8;
 ; End of false expr.
    %blend;
T_35.107;
    %store/vec4 v0x7f9ec6f201a0_0, 0, 8;
    %jmp T_35.7;
T_35.4 ;
    %load/vec4 v0x7f9ec6f200f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.108, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_35.109, 8;
T_35.108 ; End of true expr.
    %pushi/vec4 1, 0, 8;
    %jmp/0 T_35.109, 8;
 ; End of false expr.
    %blend;
T_35.109;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ec6f1fff0, 4, 0;
    %load/vec4 v0x7f9ec6f200f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.110, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_35.111, 8;
T_35.110 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_35.111, 8;
 ; End of false expr.
    %blend;
T_35.111;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ec6f1fff0, 4, 0;
    %load/vec4 v0x7f9ec6f200f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.112, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_35.113, 8;
T_35.112 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_35.113, 8;
 ; End of false expr.
    %blend;
T_35.113;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ec6f1fff0, 4, 0;
    %load/vec4 v0x7f9ec6f200f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.114, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_35.115, 8;
T_35.114 ; End of true expr.
    %pushi/vec4 2, 0, 8;
    %jmp/0 T_35.115, 8;
 ; End of false expr.
    %blend;
T_35.115;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ec6f1fff0, 4, 0;
    %load/vec4 v0x7f9ec6f200f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.116, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_35.117, 8;
T_35.116 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_35.117, 8;
 ; End of false expr.
    %blend;
T_35.117;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ec6f1fff0, 4, 0;
    %load/vec4 v0x7f9ec6f200f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.118, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_35.119, 8;
T_35.118 ; End of true expr.
    %pushi/vec4 254, 0, 8;
    %jmp/0 T_35.119, 8;
 ; End of false expr.
    %blend;
T_35.119;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ec6f1fff0, 4, 0;
    %load/vec4 v0x7f9ec6f200f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.120, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_35.121, 8;
T_35.120 ; End of true expr.
    %pushi/vec4 1, 0, 8;
    %jmp/0 T_35.121, 8;
 ; End of false expr.
    %blend;
T_35.121;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ec6f1fff0, 4, 0;
    %load/vec4 v0x7f9ec6f200f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.122, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_35.123, 8;
T_35.122 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_35.123, 8;
 ; End of false expr.
    %blend;
T_35.123;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ec6f1fff0, 4, 0;
    %load/vec4 v0x7f9ec6f200f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.124, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_35.125, 8;
T_35.124 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_35.125, 8;
 ; End of false expr.
    %blend;
T_35.125;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ec6f1fff0, 4, 0;
    %load/vec4 v0x7f9ec6f200f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.126, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_35.127, 8;
T_35.126 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_35.127, 8;
 ; End of false expr.
    %blend;
T_35.127;
    %store/vec4 v0x7f9ec6f201a0_0, 0, 8;
    %jmp T_35.7;
T_35.5 ;
    %load/vec4 v0x7f9ec6f200f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.128, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_35.129, 8;
T_35.128 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_35.129, 8;
 ; End of false expr.
    %blend;
T_35.129;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ec6f1fff0, 4, 0;
    %load/vec4 v0x7f9ec6f200f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.130, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_35.131, 8;
T_35.130 ; End of true expr.
    %pushi/vec4 254, 0, 8;
    %jmp/0 T_35.131, 8;
 ; End of false expr.
    %blend;
T_35.131;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ec6f1fff0, 4, 0;
    %load/vec4 v0x7f9ec6f200f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.132, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_35.133, 8;
T_35.132 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_35.133, 8;
 ; End of false expr.
    %blend;
T_35.133;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ec6f1fff0, 4, 0;
    %load/vec4 v0x7f9ec6f200f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.134, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_35.135, 8;
T_35.134 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_35.135, 8;
 ; End of false expr.
    %blend;
T_35.135;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ec6f1fff0, 4, 0;
    %load/vec4 v0x7f9ec6f200f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.136, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_35.137, 8;
T_35.136 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_35.137, 8;
 ; End of false expr.
    %blend;
T_35.137;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ec6f1fff0, 4, 0;
    %load/vec4 v0x7f9ec6f200f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.138, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_35.139, 8;
T_35.138 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_35.139, 8;
 ; End of false expr.
    %blend;
T_35.139;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ec6f1fff0, 4, 0;
    %load/vec4 v0x7f9ec6f200f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.140, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_35.141, 8;
T_35.140 ; End of true expr.
    %pushi/vec4 1, 0, 8;
    %jmp/0 T_35.141, 8;
 ; End of false expr.
    %blend;
T_35.141;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ec6f1fff0, 4, 0;
    %load/vec4 v0x7f9ec6f200f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.142, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_35.143, 8;
T_35.142 ; End of true expr.
    %pushi/vec4 2, 0, 8;
    %jmp/0 T_35.143, 8;
 ; End of false expr.
    %blend;
T_35.143;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ec6f1fff0, 4, 0;
    %load/vec4 v0x7f9ec6f200f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.144, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_35.145, 8;
T_35.144 ; End of true expr.
    %pushi/vec4 1, 0, 8;
    %jmp/0 T_35.145, 8;
 ; End of false expr.
    %blend;
T_35.145;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ec6f1fff0, 4, 0;
    %load/vec4 v0x7f9ec6f200f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.146, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_35.147, 8;
T_35.146 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_35.147, 8;
 ; End of false expr.
    %blend;
T_35.147;
    %store/vec4 v0x7f9ec6f201a0_0, 0, 8;
    %jmp T_35.7;
T_35.7 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x7f9ec6f1f6d0;
T_36 ;
    %wait E_0x7f9ec6f17820;
    %fork t_1, S_0x7f9ec6f1fa40;
    %jmp t_0;
    .scope S_0x7f9ec6f1fa40;
t_1 ;
    %load/vec4 v0x7f9ec6f213a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_36.0, 4;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v0x7f9ec6f214f0_0, 0;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v0x7f9ec6f21180_0, 0;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v0x7f9ec6f203f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f9ec6f212f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f9ec6f20b40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f9ec6f20350_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f9ec6f210d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9ec6f207d0_0, 0;
T_36.0 ;
    %load/vec4 v0x7f9ec6f20720_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x7f9ec6f21580_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x7f9ec6f21580_0;
    %pad/u 32;
    %cmpi/u 318, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x7f9ec6f20bf0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x7f9ec6f20bf0_0;
    %pad/u 32;
    %cmpi/u 239, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0x7f9ec6f20bf0_0;
    %assign/vec4 v0x7f9ec6f20d40_0, 0;
    %load/vec4 v0x7f9ec6f20d40_0;
    %assign/vec4 v0x7f9ec6f20dd0_0, 0;
    %load/vec4 v0x7f9ec6f20dd0_0;
    %assign/vec4 v0x7f9ec6f20f70_0, 0;
    %load/vec4 v0x7f9ec6f20f70_0;
    %assign/vec4 v0x7f9ec6f21020_0, 0;
    %load/vec4 v0x7f9ec6f21020_0;
    %assign/vec4 v0x7f9ec6f20cb0_0, 0;
    %load/vec4 v0x7f9ec6f21580_0;
    %assign/vec4 v0x7f9ec6f216a0_0, 0;
    %load/vec4 v0x7f9ec6f216a0_0;
    %assign/vec4 v0x7f9ec6f21730_0, 0;
    %load/vec4 v0x7f9ec6f21730_0;
    %assign/vec4 v0x7f9ec6f217e0_0, 0;
    %load/vec4 v0x7f9ec6f217e0_0;
    %assign/vec4 v0x7f9ec6f21890_0, 0;
    %load/vec4 v0x7f9ec6f21890_0;
    %subi 2, 0, 9;
    %assign/vec4 v0x7f9ec6f21610_0, 0;
    %load/vec4 v0x7f9ec6f20650_0;
    %parti/s 16, 32, 7;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9ec6f214f0_0, 4, 5;
    %load/vec4 v0x7f9ec6f214f0_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9ec6f214f0_0, 4, 5;
    %load/vec4 v0x7f9ec6f214f0_0;
    %parti/s 16, 16, 6;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9ec6f214f0_0, 4, 5;
    %load/vec4 v0x7f9ec6f20650_0;
    %parti/s 16, 16, 6;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9ec6f21180_0, 4, 5;
    %load/vec4 v0x7f9ec6f21180_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9ec6f21180_0, 4, 5;
    %load/vec4 v0x7f9ec6f21180_0;
    %parti/s 16, 16, 6;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9ec6f21180_0, 4, 5;
    %load/vec4 v0x7f9ec6f20650_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9ec6f203f0_0, 4, 5;
    %load/vec4 v0x7f9ec6f203f0_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9ec6f203f0_0, 4, 5;
    %load/vec4 v0x7f9ec6f203f0_0;
    %parti/s 16, 16, 6;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9ec6f203f0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9ec6f20860_0, 0;
T_36.2 ;
    %load/vec4 v0x7f9ec6f20720_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_36.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9ec6f20860_0, 0;
T_36.4 ;
    %load/vec4 v0x7f9ec6f20860_0;
    %assign/vec4 v0x7f9ec6f20970_0, 0;
    %load/vec4 v0x7f9ec6f20970_0;
    %assign/vec4 v0x7f9ec6f20a00_0, 0;
    %load/vec4 v0x7f9ec6f20a00_0;
    %assign/vec4 v0x7f9ec6f207d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f9ec6f214f0_0;
    %parti/s 5, 43, 7;
    %concat/vec4; draw_concat_vec4
    %pad/s 16;
    %load/vec4 v0x7f9ec6f20550_0;
    %parti/s 8, 0, 2;
    %pad/s 16;
    %mul;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f9ec6f214f0_0;
    %parti/s 5, 27, 6;
    %concat/vec4; draw_concat_vec4
    %pad/s 16;
    %load/vec4 v0x7f9ec6f20550_0;
    %parti/s 8, 8, 5;
    %pad/s 16;
    %mul;
    %add;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f9ec6f214f0_0;
    %parti/s 5, 11, 5;
    %concat/vec4; draw_concat_vec4
    %pad/s 16;
    %load/vec4 v0x7f9ec6f20550_0;
    %parti/s 8, 16, 6;
    %pad/s 16;
    %mul;
    %add;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f9ec6f21180_0;
    %parti/s 5, 43, 7;
    %concat/vec4; draw_concat_vec4
    %pad/s 16;
    %load/vec4 v0x7f9ec6f20550_0;
    %parti/s 8, 24, 6;
    %pad/s 16;
    %mul;
    %add;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f9ec6f21180_0;
    %parti/s 5, 27, 6;
    %concat/vec4; draw_concat_vec4
    %pad/s 16;
    %load/vec4 v0x7f9ec6f20550_0;
    %parti/s 8, 32, 7;
    %pad/s 16;
    %mul;
    %add;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f9ec6f21180_0;
    %parti/s 5, 11, 5;
    %concat/vec4; draw_concat_vec4
    %pad/s 16;
    %load/vec4 v0x7f9ec6f20550_0;
    %parti/s 8, 40, 7;
    %pad/s 16;
    %mul;
    %add;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f9ec6f203f0_0;
    %parti/s 5, 43, 7;
    %concat/vec4; draw_concat_vec4
    %pad/s 16;
    %load/vec4 v0x7f9ec6f20550_0;
    %parti/s 8, 48, 7;
    %pad/s 16;
    %mul;
    %add;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f9ec6f203f0_0;
    %parti/s 5, 27, 6;
    %concat/vec4; draw_concat_vec4
    %pad/s 16;
    %load/vec4 v0x7f9ec6f20550_0;
    %parti/s 8, 56, 7;
    %pad/s 16;
    %mul;
    %add;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f9ec6f203f0_0;
    %parti/s 5, 11, 5;
    %concat/vec4; draw_concat_vec4
    %pad/s 16;
    %load/vec4 v0x7f9ec6f20550_0;
    %parti/s 8, 64, 8;
    %pad/s 16;
    %mul;
    %add;
    %load/vec4 v0x7f9ec6f21430_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %assign/vec4 v0x7f9ec6f212f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f9ec6f214f0_0;
    %parti/s 6, 37, 7;
    %concat/vec4; draw_concat_vec4
    %pad/s 16;
    %load/vec4 v0x7f9ec6f20550_0;
    %parti/s 8, 0, 2;
    %pad/s 16;
    %mul;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f9ec6f214f0_0;
    %parti/s 6, 21, 6;
    %concat/vec4; draw_concat_vec4
    %pad/s 16;
    %load/vec4 v0x7f9ec6f20550_0;
    %parti/s 8, 8, 5;
    %pad/s 16;
    %mul;
    %add;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f9ec6f214f0_0;
    %parti/s 6, 5, 4;
    %concat/vec4; draw_concat_vec4
    %pad/s 16;
    %load/vec4 v0x7f9ec6f20550_0;
    %parti/s 8, 16, 6;
    %pad/s 16;
    %mul;
    %add;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f9ec6f21180_0;
    %parti/s 6, 37, 7;
    %concat/vec4; draw_concat_vec4
    %pad/s 16;
    %load/vec4 v0x7f9ec6f20550_0;
    %parti/s 8, 24, 6;
    %pad/s 16;
    %mul;
    %add;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f9ec6f21180_0;
    %parti/s 6, 21, 6;
    %concat/vec4; draw_concat_vec4
    %pad/s 16;
    %load/vec4 v0x7f9ec6f20550_0;
    %parti/s 8, 32, 7;
    %pad/s 16;
    %mul;
    %add;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f9ec6f21180_0;
    %parti/s 6, 5, 4;
    %concat/vec4; draw_concat_vec4
    %pad/s 16;
    %load/vec4 v0x7f9ec6f20550_0;
    %parti/s 8, 40, 7;
    %pad/s 16;
    %mul;
    %add;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f9ec6f203f0_0;
    %parti/s 6, 37, 7;
    %concat/vec4; draw_concat_vec4
    %pad/s 16;
    %load/vec4 v0x7f9ec6f20550_0;
    %parti/s 8, 48, 7;
    %pad/s 16;
    %mul;
    %add;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f9ec6f203f0_0;
    %parti/s 6, 21, 6;
    %concat/vec4; draw_concat_vec4
    %pad/s 16;
    %load/vec4 v0x7f9ec6f20550_0;
    %parti/s 8, 56, 7;
    %pad/s 16;
    %mul;
    %add;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f9ec6f203f0_0;
    %parti/s 6, 5, 4;
    %concat/vec4; draw_concat_vec4
    %pad/s 16;
    %load/vec4 v0x7f9ec6f20550_0;
    %parti/s 8, 64, 8;
    %pad/s 16;
    %mul;
    %add;
    %load/vec4 v0x7f9ec6f21430_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %assign/vec4 v0x7f9ec6f20b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f9ec6f214f0_0;
    %parti/s 5, 32, 7;
    %concat/vec4; draw_concat_vec4
    %pad/s 16;
    %load/vec4 v0x7f9ec6f20550_0;
    %parti/s 8, 0, 2;
    %pad/s 16;
    %mul;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f9ec6f214f0_0;
    %parti/s 5, 16, 6;
    %concat/vec4; draw_concat_vec4
    %pad/s 16;
    %load/vec4 v0x7f9ec6f20550_0;
    %parti/s 8, 8, 5;
    %pad/s 16;
    %mul;
    %add;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f9ec6f214f0_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/s 16;
    %load/vec4 v0x7f9ec6f20550_0;
    %parti/s 8, 16, 6;
    %pad/s 16;
    %mul;
    %add;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f9ec6f21180_0;
    %parti/s 5, 32, 7;
    %concat/vec4; draw_concat_vec4
    %pad/s 16;
    %load/vec4 v0x7f9ec6f20550_0;
    %parti/s 8, 24, 6;
    %pad/s 16;
    %mul;
    %add;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f9ec6f21180_0;
    %parti/s 5, 16, 6;
    %concat/vec4; draw_concat_vec4
    %pad/s 16;
    %load/vec4 v0x7f9ec6f20550_0;
    %parti/s 8, 32, 7;
    %pad/s 16;
    %mul;
    %add;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f9ec6f21180_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/s 16;
    %load/vec4 v0x7f9ec6f20550_0;
    %parti/s 8, 40, 7;
    %pad/s 16;
    %mul;
    %add;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f9ec6f203f0_0;
    %parti/s 5, 32, 7;
    %concat/vec4; draw_concat_vec4
    %pad/s 16;
    %load/vec4 v0x7f9ec6f20550_0;
    %parti/s 8, 48, 7;
    %pad/s 16;
    %mul;
    %add;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f9ec6f203f0_0;
    %parti/s 5, 16, 6;
    %concat/vec4; draw_concat_vec4
    %pad/s 16;
    %load/vec4 v0x7f9ec6f20550_0;
    %parti/s 8, 56, 7;
    %pad/s 16;
    %mul;
    %add;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f9ec6f203f0_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/s 16;
    %load/vec4 v0x7f9ec6f20550_0;
    %parti/s 8, 64, 8;
    %pad/s 16;
    %mul;
    %add;
    %load/vec4 v0x7f9ec6f21430_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %assign/vec4 v0x7f9ec6f20350_0, 0;
    %load/vec4 v0x7f9ec6f212f0_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_36.6, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_36.7, 8;
T_36.6 ; End of true expr.
    %load/vec4 v0x7f9ec6f212f0_0;
    %parti/s 5, 0, 2;
    %jmp/0 T_36.7, 8;
 ; End of false expr.
    %blend;
T_36.7;
    %assign/vec4 v0x7f9ec6f21240_0, 0;
    %load/vec4 v0x7f9ec6f20b40_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_36.8, 8;
    %pushi/vec4 0, 0, 6;
    %jmp/1 T_36.9, 8;
T_36.8 ; End of true expr.
    %load/vec4 v0x7f9ec6f20b40_0;
    %parti/s 6, 0, 2;
    %jmp/0 T_36.9, 8;
 ; End of false expr.
    %blend;
T_36.9;
    %assign/vec4 v0x7f9ec6f20a90_0, 0;
    %load/vec4 v0x7f9ec6f20350_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_36.10, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_36.11, 8;
T_36.10 ; End of true expr.
    %load/vec4 v0x7f9ec6f20350_0;
    %parti/s 5, 0, 2;
    %jmp/0 T_36.11, 8;
 ; End of false expr.
    %blend;
T_36.11;
    %assign/vec4 v0x7f9ec6f20290_0, 0;
    %load/vec4 v0x7f9ec6f21240_0;
    %load/vec4 v0x7f9ec6f20a90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f9ec6f20290_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7f9ec6f210d0_0, 0;
    %end;
    .scope S_0x7f9ec6f1f6d0;
t_0 %join;
    %jmp T_36;
    .thread T_36;
    .scope S_0x7f9ec6f26a50;
T_37 ;
    %vpi_call/w 11 33 "$readmemh", P_0x7f9ec6f26120, v0x7f9ec6f26c30, 32'sb00000000000000000000000000000000, 32'sb00000000000000010010101111111111 {0 0 0};
    %end;
    .thread T_37;
    .scope S_0x7f9ec6f26840;
T_38 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f9ec6f269b0_0, 0, 16;
    %end;
    .thread T_38, $init;
    .scope S_0x7f9ec6f26840;
T_39 ;
    %wait E_0x7f9ec6f231e0;
    %load/vec4 v0x7f9ec6f271b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f9ec6f269b0_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x7f9ec6f27110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0x7f9ec6f27060_0;
    %assign/vec4 v0x7f9ec6f269b0_0, 0;
T_39.2 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x7f9ec6f25f90;
T_40 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f9ec6f27060_0, 0, 16;
    %end;
    .thread T_40, $init;
    .scope S_0x7f9ec6f25f90;
T_41 ;
    %wait E_0x7f9ec6f231e0;
    %load/vec4 v0x7f9ec6f26fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %load/vec4 v0x7f9ec6f272c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0x7f9ec6f26e30_0;
    %load/vec4 v0x7f9ec6f26cd0_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9ec6f26c30, 0, 4;
T_41.2 ;
    %load/vec4 v0x7f9ec6f26cd0_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0x7f9ec6f26c30, 4;
    %assign/vec4 v0x7f9ec6f27060_0, 0;
T_41.0 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x7f9ec6f273c0;
T_42 ;
    %pushi/vec4 645, 0, 10;
    %store/vec4 v0x7f9ec6f27a60_0, 0, 10;
    %end;
    .thread T_42, $init;
    .scope S_0x7f9ec6f273c0;
T_43 ;
    %wait E_0x7f9ec6f231e0;
    %load/vec4 v0x7f9ec6f27c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f9ec6f27ba0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f9ec6f27990_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x7f9ec6f27e60_0, 0;
T_43.0 ;
    %load/vec4 v0x7f9ec6f27af0_0;
    %parti/s 5, 11, 5;
    %concati/vec4 0, 0, 3;
    %pad/u 10;
    %load/vec4 v0x7f9ec6f27af0_0;
    %parti/s 6, 5, 4;
    %concati/vec4 0, 0, 2;
    %pad/u 10;
    %add;
    %load/vec4 v0x7f9ec6f27af0_0;
    %parti/s 5, 0, 2;
    %concati/vec4 0, 0, 3;
    %pad/u 10;
    %add;
    %load/vec4 v0x7f9ec6f27a60_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_43.2, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.3, 8;
T_43.2 ; End of true expr.
    %pushi/vec4 255, 0, 16;
    %jmp/0 T_43.3, 8;
 ; End of false expr.
    %blend;
T_43.3;
    %assign/vec4 v0x7f9ec6f27ba0_0, 0;
    %load/vec4 v0x7f9ec6f27900_0;
    %assign/vec4 v0x7f9ec6f27990_0, 0;
    %load/vec4 v0x7f9ec6f27dd0_0;
    %assign/vec4 v0x7f9ec6f27e60_0, 0;
    %load/vec4 v0x7f9ec6f277e0_0;
    %assign/vec4 v0x7f9ec6f27870_0, 0;
    %jmp T_43;
    .thread T_43;
    .scope S_0x7f9ec6f22c80;
T_44 ;
    %wait E_0x7f9ec6f231e0;
    %load/vec4 v0x7f9ec6f23a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 29;
    %assign/vec4 v0x7f9ec6f23860_0, 0;
    %pushi/vec4 0, 0, 29;
    %assign/vec4 v0x7f9ec6f234a0_0, 0;
    %pushi/vec4 0, 0, 29;
    %assign/vec4 v0x7f9ec6f235f0_0, 0;
    %pushi/vec4 0, 0, 29;
    %assign/vec4 v0x7f9ec6f239b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9ec6f23230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9ec6f23750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9ec6f23b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9ec6f23410_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x7f9ec6f23b00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_44.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_44.3, 6;
    %jmp T_44.4;
T_44.2 ;
    %load/vec4 v0x7f9ec6f23380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9ec6f23b00_0, 0;
    %pushi/vec4 0, 0, 29;
    %assign/vec4 v0x7f9ec6f23860_0, 0;
    %load/vec4 v0x7f9ec6f23540_0;
    %assign/vec4 v0x7f9ec6f234a0_0, 0;
    %load/vec4 v0x7f9ec6f236a0_0;
    %assign/vec4 v0x7f9ec6f235f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9ec6f23230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9ec6f23750_0, 0;
T_44.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9ec6f23410_0, 0;
    %jmp T_44.4;
T_44.3 ;
    %load/vec4 v0x7f9ec6f234a0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_44.7, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9ec6f23b00_0, 0;
    %load/vec4 v0x7f9ec6f234a0_0;
    %assign/vec4 v0x7f9ec6f239b0_0, 0;
    %load/vec4 v0x7f9ec6f23860_0;
    %assign/vec4 v0x7f9ec6f23900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9ec6f23230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9ec6f23750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9ec6f23410_0, 0;
    %jmp T_44.8;
T_44.7 ;
    %load/vec4 v0x7f9ec6f235f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_44.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9ec6f23b00_0, 0;
    %pushi/vec4 0, 0, 29;
    %assign/vec4 v0x7f9ec6f239b0_0, 0;
    %pushi/vec4 0, 0, 29;
    %assign/vec4 v0x7f9ec6f23900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9ec6f23230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9ec6f23750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9ec6f23410_0, 0;
    %jmp T_44.10;
T_44.9 ;
    %load/vec4 v0x7f9ec6f234a0_0;
    %load/vec4 v0x7f9ec6f235f0_0;
    %cmp/u;
    %jmp/0xz  T_44.11, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9ec6f23b00_0, 0;
    %load/vec4 v0x7f9ec6f234a0_0;
    %assign/vec4 v0x7f9ec6f239b0_0, 0;
    %load/vec4 v0x7f9ec6f23860_0;
    %assign/vec4 v0x7f9ec6f23900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9ec6f23230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9ec6f23750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9ec6f23410_0, 0;
    %jmp T_44.12;
T_44.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9ec6f23b00_0, 0;
    %load/vec4 v0x7f9ec6f23860_0;
    %addi 1, 0, 29;
    %assign/vec4 v0x7f9ec6f23860_0, 0;
    %load/vec4 v0x7f9ec6f234a0_0;
    %load/vec4 v0x7f9ec6f235f0_0;
    %sub;
    %assign/vec4 v0x7f9ec6f234a0_0, 0;
T_44.12 ;
T_44.10 ;
T_44.8 ;
    %jmp T_44.4;
T_44.4 ;
    %pop/vec4 1;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x7f9ec6f23c90;
T_45 ;
    %wait E_0x7f9ec6f231e0;
    %load/vec4 v0x7f9ec6f24990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 29;
    %assign/vec4 v0x7f9ec6f24780_0, 0;
    %pushi/vec4 0, 0, 29;
    %assign/vec4 v0x7f9ec6f243d0_0, 0;
    %pushi/vec4 0, 0, 29;
    %assign/vec4 v0x7f9ec6f24520_0, 0;
    %pushi/vec4 0, 0, 29;
    %assign/vec4 v0x7f9ec6f248e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9ec6f24180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9ec6f24670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9ec6f24a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9ec6f24340_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x7f9ec6f24a40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %jmp T_45.4;
T_45.2 ;
    %load/vec4 v0x7f9ec6f242b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9ec6f24a40_0, 0;
    %pushi/vec4 0, 0, 29;
    %assign/vec4 v0x7f9ec6f24780_0, 0;
    %load/vec4 v0x7f9ec6f24470_0;
    %assign/vec4 v0x7f9ec6f243d0_0, 0;
    %load/vec4 v0x7f9ec6f245d0_0;
    %assign/vec4 v0x7f9ec6f24520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9ec6f24180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9ec6f24670_0, 0;
T_45.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9ec6f24340_0, 0;
    %jmp T_45.4;
T_45.3 ;
    %load/vec4 v0x7f9ec6f243d0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_45.7, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9ec6f24a40_0, 0;
    %load/vec4 v0x7f9ec6f243d0_0;
    %assign/vec4 v0x7f9ec6f248e0_0, 0;
    %load/vec4 v0x7f9ec6f24780_0;
    %assign/vec4 v0x7f9ec6f24830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9ec6f24180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9ec6f24670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9ec6f24340_0, 0;
    %jmp T_45.8;
T_45.7 ;
    %load/vec4 v0x7f9ec6f24520_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_45.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9ec6f24a40_0, 0;
    %pushi/vec4 0, 0, 29;
    %assign/vec4 v0x7f9ec6f248e0_0, 0;
    %pushi/vec4 0, 0, 29;
    %assign/vec4 v0x7f9ec6f24830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9ec6f24180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9ec6f24670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9ec6f24340_0, 0;
    %jmp T_45.10;
T_45.9 ;
    %load/vec4 v0x7f9ec6f243d0_0;
    %load/vec4 v0x7f9ec6f24520_0;
    %cmp/u;
    %jmp/0xz  T_45.11, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9ec6f24a40_0, 0;
    %load/vec4 v0x7f9ec6f243d0_0;
    %assign/vec4 v0x7f9ec6f248e0_0, 0;
    %load/vec4 v0x7f9ec6f24780_0;
    %assign/vec4 v0x7f9ec6f24830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9ec6f24180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9ec6f24670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9ec6f24340_0, 0;
    %jmp T_45.12;
T_45.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9ec6f24a40_0, 0;
    %load/vec4 v0x7f9ec6f24780_0;
    %addi 1, 0, 29;
    %assign/vec4 v0x7f9ec6f24780_0, 0;
    %load/vec4 v0x7f9ec6f243d0_0;
    %load/vec4 v0x7f9ec6f24520_0;
    %sub;
    %assign/vec4 v0x7f9ec6f243d0_0, 0;
T_45.12 ;
T_45.10 ;
T_45.8 ;
    %jmp T_45.4;
T_45.4 ;
    %pop/vec4 1;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x7f9ec6f22980;
T_46 ;
    %wait E_0x7f9ec6f231e0;
    %load/vec4 v0x7f9ec6f25220_0;
    %assign/vec4 v0x7f9ec6f252b0_0, 0;
    %load/vec4 v0x7f9ec6f24f00_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_46.0, 4;
    %pushi/vec4 0, 0, 29;
    %assign/vec4 v0x7f9ec6f25340_0, 0;
    %pushi/vec4 0, 0, 29;
    %assign/vec4 v0x7f9ec6f25a30_0, 0;
    %pushi/vec4 0, 0, 29;
    %assign/vec4 v0x7f9ec6f25e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9ec6f25060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9ec6f250f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9ec6f24fd0_0, 0;
T_46.0 ;
    %load/vec4 v0x7f9ec6f253d0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9ec6f25630_0;
    %pad/u 32;
    %pushi/vec4 240, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7f9ec6f25ac0_0;
    %pad/u 32;
    %pushi/vec4 320, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %load/vec4 v0x7f9ec6f25340_0;
    %addi 1, 0, 29;
    %assign/vec4 v0x7f9ec6f25340_0, 0;
    %load/vec4 v0x7f9ec6f25a30_0;
    %load/vec4 v0x7f9ec6f25630_0;
    %pad/u 29;
    %add;
    %assign/vec4 v0x7f9ec6f25a30_0, 0;
    %load/vec4 v0x7f9ec6f25e10_0;
    %load/vec4 v0x7f9ec6f25ac0_0;
    %pad/u 29;
    %add;
    %assign/vec4 v0x7f9ec6f25e10_0, 0;
T_46.2 ;
    %load/vec4 v0x7f9ec6f25630_0;
    %pad/u 32;
    %pushi/vec4 240, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9ec6f25ac0_0;
    %pad/u 32;
    %pushi/vec4 320, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9ec6f25060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9ec6f250f0_0, 0;
T_46.4 ;
    %load/vec4 v0x7f9ec6f254f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_46.6, 4;
    %load/vec4 v0x7f9ec6f25850_0;
    %parti/s 11, 0, 2;
    %pad/u 8;
    %assign/vec4 v0x7f9ec6f25910_0, 0;
T_46.6 ;
    %load/vec4 v0x7f9ec6f25580_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_46.8, 4;
    %load/vec4 v0x7f9ec6f25bf0_0;
    %parti/s 10, 0, 2;
    %pad/u 9;
    %assign/vec4 v0x7f9ec6f25cb0_0, 0;
T_46.8 ;
    %load/vec4 v0x7f9ec6f25220_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9ec6f252b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.10, 8;
    %load/vec4 v0x7f9ec6f25910_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9ec6f25cb0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9ec6f25460_0, 0;
    %jmp T_46.13;
T_46.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9ec6f25460_0, 0;
T_46.13 ;
    %load/vec4 v0x7f9ec6f25910_0;
    %assign/vec4 v0x7f9ec6f257c0_0, 0;
    %load/vec4 v0x7f9ec6f25cb0_0;
    %assign/vec4 v0x7f9ec6f25b50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9ec6f24fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9ec6f25060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9ec6f250f0_0, 0;
    %pushi/vec4 0, 0, 29;
    %assign/vec4 v0x7f9ec6f25a30_0, 0;
    %pushi/vec4 0, 0, 29;
    %assign/vec4 v0x7f9ec6f25e10_0, 0;
    %pushi/vec4 0, 0, 29;
    %assign/vec4 v0x7f9ec6f25340_0, 0;
T_46.10 ;
    %load/vec4 v0x7f9ec6f24fd0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_46.14, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9ec6f25460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9ec6f24fd0_0, 0;
T_46.14 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x7f9ec6f06450;
T_47 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9ec6f28190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9ec6f28100_0, 0, 1;
    %end;
    .thread T_47, $init;
    .scope S_0x7f9ec6f06450;
T_48 ;
    %delay 5000, 0;
    %load/vec4 v0x7f9ec6f28070_0;
    %nor/r;
    %store/vec4 v0x7f9ec6f28070_0, 0, 1;
    %jmp T_48;
    .thread T_48;
    .scope S_0x7f9ec6f06450;
T_49 ;
    %vpi_call/w 8 90 "$dumpfile", "sim/testbench_1.vcd" {0 0 0};
    %vpi_call/w 8 91 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f9ec6f06450 {0 0 0};
    %vpi_call/w 8 92 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9ec6f28790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9ec6f28070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9ec6f288b0_0, 0, 1;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x7f9ec6f27fa0_0, 0, 17;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9ec6f28790_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9ec6f28790_0, 0, 1;
    %fork t_3, S_0x7f9ec6f224b0;
    %jmp t_2;
    .scope S_0x7f9ec6f224b0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9ec6f228c0_0, 0, 32;
T_49.0 ;
    %load/vec4 v0x7f9ec6f228c0_0;
    %cmpi/s 320, 0, 32;
    %jmp/0xz T_49.1, 5;
    %fork t_5, S_0x7f9ec6f22630;
    %jmp t_4;
    .scope S_0x7f9ec6f22630;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9ec6f22800_0, 0, 32;
T_49.2 ;
    %load/vec4 v0x7f9ec6f22800_0;
    %cmpi/s 240, 0, 32;
    %jmp/0xz T_49.3, 5;
    %load/vec4 v0x7f9ec6f22800_0;
    %load/vec4 v0x7f9ec6f228c0_0;
    %muli 240, 0, 32;
    %add;
    %pad/s 17;
    %store/vec4 v0x7f9ec6f27fa0_0, 0, 17;
    %load/vec4 v0x7f9ec6f22800_0;
    %pad/s 8;
    %store/vec4 v0x7f9ec6f28470_0, 0, 8;
    %load/vec4 v0x7f9ec6f228c0_0;
    %pad/s 9;
    %store/vec4 v0x7f9ec6f289f0_0, 0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9ec6f288b0_0, 0, 1;
    %delay 20000, 0;
    %load/vec4 v0x7f9ec6f28820_0;
    %load/vec4 v0x7f9ec6f28520_0;
    %pad/u 42;
    %load/vec4 v0x7f9ec6f28aa0_0;
    %pad/u 42;
    %muli 240, 0, 42;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x7f9ec6f28630, 4, 0;
    %load/vec4 v0x7f9ec6f28820_0;
    %cmpi/e 255, 0, 16;
    %flag_mov 8, 4;
    %jmp/0 T_49.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_49.5, 8;
T_49.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_49.5, 8;
 ; End of false expr.
    %blend;
T_49.5;
    %store/vec4 v0x7f9ec6f28190_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9ec6f28190_0, 0, 1;
    %load/vec4 v0x7f9ec6f22800_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x7f9ec6f22800_0, 0, 32;
    %jmp T_49.2;
T_49.3 ;
    %end;
    .scope S_0x7f9ec6f224b0;
t_4 %join;
    %load/vec4 v0x7f9ec6f228c0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x7f9ec6f228c0_0, 0, 32;
    %jmp T_49.0;
T_49.1 ;
    %end;
    .scope S_0x7f9ec6f06450;
t_2 %join;
    %pushi/vec4 77040, 0, 17;
    %store/vec4 v0x7f9ec6f27fa0_0, 0, 17;
    %pushi/vec4 240, 0, 8;
    %store/vec4 v0x7f9ec6f28470_0, 0, 8;
    %pushi/vec4 320, 0, 9;
    %store/vec4 v0x7f9ec6f289f0_0, 0, 9;
    %delay 10000, 0;
    %load/vec4 v0x7f9ec6f28820_0;
    %load/vec4 v0x7f9ec6f28520_0;
    %pad/u 42;
    %load/vec4 v0x7f9ec6f28aa0_0;
    %pad/u 42;
    %muli 240, 0, 42;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x7f9ec6f28630, 4, 0;
    %load/vec4 v0x7f9ec6f28820_0;
    %cmpi/e 255, 0, 16;
    %flag_mov 8, 4;
    %jmp/0 T_49.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_49.7, 8;
T_49.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_49.7, 8;
 ; End of false expr.
    %blend;
T_49.7;
    %store/vec4 v0x7f9ec6f28190_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9ec6f28190_0, 0, 1;
    %delay 50000, 0;
    %delay 2000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9ec6f28100_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9ec6f28100_0, 0, 1;
    %delay 200000, 0;
    %vpi_call/w 8 137 "$display", "X COM: %d , Y COM: %d ", v0x7f9ec6f28310_0, v0x7f9ec6f283c0_0 {0 0 0};
    %vpi_call/w 8 143 "$writememh", "mem_thresh/king_of_clubs_thresh.mem", v0x7f9ec6f28630 {0 0 0};
    %vpi_call/w 8 146 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 8 147 "$finish" {0 0 0};
    %end;
    .thread T_49;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "-";
    "src/filter.sv";
    "src/buffer.sv";
    "src/xilinx_true_dual_port_read_first_1_clock_ram.v";
    "src/convolution.sv";
    "src/kernels.sv";
    "sim/testbench_1.sv";
    "src/center_of_mass.sv";
    "src/divider.sv";
    "src/xilinx_single_port_ram_read_first.v";
    "src/threshold.sv";
