// Seed: 1278743211
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output uwire id_4;
  inout wire id_3;
  input wire id_2;
  assign module_1.id_1 = 0;
  output wire id_1;
  wire id_5;
  assign id_4 = -1'b0 || id_2 || id_2;
  assign module_2._id_0 = 0;
  wire id_6;
  ;
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1,
    input tri0 id_2
);
  logic id_4;
  assign id_4 = id_0;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
  wire id_5;
endmodule
module module_2 #(
    parameter id_0 = 32'd7
) (
    input tri _id_0
);
  wire [id_0 : id_0] id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2
  );
endmodule
