Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Mar 14 02:02:48 2024
| Host         : eBirs_monsta running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_control_sets_placed.rpt
| Design       : TOP
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    18 |
|    Minimum number of control sets                        |    18 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   109 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    18 |
| >= 0 to < 4        |    11 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              25 |           13 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              39 |           22 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              19 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|    Clock Signal   |                        Enable Signal                       |                                        Set/Reset Signal                                       | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  in_clk_IBUF_BUFG | UART1/UART_CONTROLLER1/R_EDGE_DETECTOR_TX/out_fatal_error0 |                                                                                               |                1 |              1 |         1.00 |
|  in_clk_IBUF_BUFG | UART1/UART_CONTROLLER1/R_EDGE_DETECTOR_TX/out_address0     |                                                                                               |                1 |              1 |         1.00 |
|  in_clk_IBUF_BUFG | UART1/UART_CONTROLLER1/out_end_op0                         |                                                                                               |                1 |              1 |         1.00 |
|  in_clk_IBUF_BUFG | UART1/UART_RX1/received_byte[0]                            |                                                                                               |                1 |              1 |         1.00 |
|  in_clk_IBUF_BUFG | UART1/UART_RX1/received_byte[5]                            |                                                                                               |                1 |              1 |         1.00 |
|  in_clk_IBUF_BUFG | UART1/UART_RX1/received_byte[6]                            |                                                                                               |                1 |              1 |         1.00 |
|  in_clk_IBUF_BUFG | UART1/UART_RX1/received_byte[1]                            |                                                                                               |                1 |              1 |         1.00 |
|  in_clk_IBUF_BUFG | UART1/UART_RX1/received_byte[3]                            |                                                                                               |                1 |              1 |         1.00 |
|  in_clk_IBUF_BUFG | UART1/UART_RX1/received_byte[4]                            |                                                                                               |                1 |              1 |         1.00 |
|  in_clk_IBUF_BUFG | UART1/UART_RX1/received_byte[2]                            |                                                                                               |                1 |              1 |         1.00 |
|  in_clk_IBUF_BUFG | UART1/UART_RX1/received_byte[7]                            |                                                                                               |                1 |              1 |         1.00 |
|  in_clk_IBUF_BUFG | UART1/UART_RX1/data_bit_counter                            | UART1/UART_RX1/data_bit_counter[3]_i_1_n_0                                                    |                2 |              4 |         2.00 |
|  in_clk_IBUF_BUFG | UART1/UART_TX1/data_bit_counter                            |                                                                                               |                1 |              4 |         4.00 |
|  in_clk_IBUF_BUFG | UART1/UART_TX1/FSM_onehot_current_state[4]_i_1_n_0         |                                                                                               |                3 |              5 |         1.67 |
|  in_clk_IBUF_BUFG | UART1/UART_RX1/state_clock_counter                         |                                                                                               |                4 |              9 |         2.25 |
|  in_clk_IBUF_BUFG | UART1/UART_TX1/state_clock_counter                         |                                                                                               |                3 |             10 |         3.33 |
|  in_clk_IBUF_BUFG | UART1/UART_CONTROLLER1/R_EDGE_DETECTOR_TX/out_address0     | UART1/UART_CONTROLLER1/R_EDGE_DETECTOR_TX/FSM_sequential_current_uart_controller_state_reg[1] |                4 |             15 |         3.75 |
|  in_clk_IBUF_BUFG |                                                            |                                                                                               |               13 |             25 |         1.92 |
+-------------------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+----------------+--------------+


