
F301Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000093dc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000380  0800956c  0800956c  0001956c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080098ec  080098ec  00020060  2**0
                  CONTENTS
  4 .ARM          00000000  080098ec  080098ec  00020060  2**0
                  CONTENTS
  5 .preinit_array 00000000  080098ec  080098ec  00020060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080098ec  080098ec  000198ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080098f0  080098f0  000198f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000060  20000000  080098f4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003208  20000060  08009954  00020060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20003268  08009954  00023268  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020060  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001bb24  00000000  00000000  000200d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003f6a  00000000  00000000  0003bbf7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000017f0  00000000  00000000  0003fb68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000012a9  00000000  00000000  00041358  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00019406  00000000  00000000  00042601  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001d5a8  00000000  00000000  0005ba07  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009a4d5  00000000  00000000  00078faf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000068ec  00000000  00000000  00113484  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000056  00000000  00000000  00119d70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000060 	.word	0x20000060
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009554 	.word	0x08009554

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000064 	.word	0x20000064
 80001cc:	08009554 	.word	0x08009554

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <sendATCommand>:
//	HAL_UART_Transmit(huart, atcom, sizeOfAT, delayms);
//	HAL_UART_Receive(huart, response, sizeOfResp, delayms);
//}

void sendATCommand(UART_HandleTypeDef *huart, const char* atcom, int sizeOfAT, int delayms)
{
 80002a0:	b580      	push	{r7, lr}
 80002a2:	b086      	sub	sp, #24
 80002a4:	af00      	add	r7, sp, #0
 80002a6:	60f8      	str	r0, [r7, #12]
 80002a8:	60b9      	str	r1, [r7, #8]
 80002aa:	607a      	str	r2, [r7, #4]
 80002ac:	603b      	str	r3, [r7, #0]
	for(uint16_t i = 0; i < sizeOfAT; i++) {
 80002ae:	2300      	movs	r3, #0
 80002b0:	82fb      	strh	r3, [r7, #22]
 80002b2:	e00a      	b.n	80002ca <sendATCommand+0x2a>
		if(atcom[i] == '\0') {
 80002b4:	8afb      	ldrh	r3, [r7, #22]
 80002b6:	68ba      	ldr	r2, [r7, #8]
 80002b8:	4413      	add	r3, r2
 80002ba:	781b      	ldrb	r3, [r3, #0]
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d101      	bne.n	80002c4 <sendATCommand+0x24>
			sizeOfAT = i;
 80002c0:	8afb      	ldrh	r3, [r7, #22]
 80002c2:	607b      	str	r3, [r7, #4]
	for(uint16_t i = 0; i < sizeOfAT; i++) {
 80002c4:	8afb      	ldrh	r3, [r7, #22]
 80002c6:	3301      	adds	r3, #1
 80002c8:	82fb      	strh	r3, [r7, #22]
 80002ca:	8afb      	ldrh	r3, [r7, #22]
 80002cc:	687a      	ldr	r2, [r7, #4]
 80002ce:	429a      	cmp	r2, r3
 80002d0:	dcf0      	bgt.n	80002b4 <sendATCommand+0x14>
		}
	}
	HAL_UART_Transmit(huart, atcom, sizeOfAT, delayms);
 80002d2:	687b      	ldr	r3, [r7, #4]
 80002d4:	b29a      	uxth	r2, r3
 80002d6:	683b      	ldr	r3, [r7, #0]
 80002d8:	68b9      	ldr	r1, [r7, #8]
 80002da:	68f8      	ldr	r0, [r7, #12]
 80002dc:	f005 f9d8 	bl	8005690 <HAL_UART_Transmit>
}
 80002e0:	bf00      	nop
 80002e2:	3718      	adds	r7, #24
 80002e4:	46bd      	mov	sp, r7
 80002e6:	bd80      	pop	{r7, pc}

080002e8 <receiveAnswer>:

void receiveAnswer(UART_HandleTypeDef *huart, char* response, int sizeOfResp, int delayms)
{
 80002e8:	b580      	push	{r7, lr}
 80002ea:	b086      	sub	sp, #24
 80002ec:	af00      	add	r7, sp, #0
 80002ee:	60f8      	str	r0, [r7, #12]
 80002f0:	60b9      	str	r1, [r7, #8]
 80002f2:	607a      	str	r2, [r7, #4]
 80002f4:	603b      	str	r3, [r7, #0]
	for(uint16_t i = 0; i < sizeOfResp; i++) {
 80002f6:	2300      	movs	r3, #0
 80002f8:	82fb      	strh	r3, [r7, #22]
 80002fa:	e007      	b.n	800030c <receiveAnswer+0x24>
		response[i] = 0;
 80002fc:	8afb      	ldrh	r3, [r7, #22]
 80002fe:	68ba      	ldr	r2, [r7, #8]
 8000300:	4413      	add	r3, r2
 8000302:	2200      	movs	r2, #0
 8000304:	701a      	strb	r2, [r3, #0]
	for(uint16_t i = 0; i < sizeOfResp; i++) {
 8000306:	8afb      	ldrh	r3, [r7, #22]
 8000308:	3301      	adds	r3, #1
 800030a:	82fb      	strh	r3, [r7, #22]
 800030c:	8afb      	ldrh	r3, [r7, #22]
 800030e:	687a      	ldr	r2, [r7, #4]
 8000310:	429a      	cmp	r2, r3
 8000312:	dcf3      	bgt.n	80002fc <receiveAnswer+0x14>
	}
	HAL_UART_Receive(huart, response, sizeOfResp, delayms);
 8000314:	687b      	ldr	r3, [r7, #4]
 8000316:	b29a      	uxth	r2, r3
 8000318:	683b      	ldr	r3, [r7, #0]
 800031a:	68b9      	ldr	r1, [r7, #8]
 800031c:	68f8      	ldr	r0, [r7, #12]
 800031e:	f005 fa41 	bl	80057a4 <HAL_UART_Receive>
}
 8000322:	bf00      	nop
 8000324:	3718      	adds	r7, #24
 8000326:	46bd      	mov	sp, r7
 8000328:	bd80      	pop	{r7, pc}
	...

0800032c <atSend_USART3_DMA>:
	resp = HAL_UART_Transmit_DMA(huart, (uint8_t*)pData, sizeof(pData)-1);
	__asm__ volatile("NOP");
}

uint8_t atSend_USART3_DMA(const uint8_t *pData, uint16_t amount)
{
 800032c:	b480      	push	{r7}
 800032e:	b083      	sub	sp, #12
 8000330:	af00      	add	r7, sp, #0
 8000332:	6078      	str	r0, [r7, #4]
 8000334:	460b      	mov	r3, r1
 8000336:	807b      	strh	r3, [r7, #2]
	if((DMA1_Channel2->CCR & DMA_CCR_EN) == DMA_CCR_EN) {
 8000338:	4b25      	ldr	r3, [pc, #148]	; (80003d0 <atSend_USART3_DMA+0xa4>)
 800033a:	681b      	ldr	r3, [r3, #0]
 800033c:	f003 0301 	and.w	r3, r3, #1
 8000340:	2b01      	cmp	r3, #1
 8000342:	d129      	bne.n	8000398 <atSend_USART3_DMA+0x6c>
		if((DMA1_Channel2->CNDTR) != 0) {
 8000344:	4b22      	ldr	r3, [pc, #136]	; (80003d0 <atSend_USART3_DMA+0xa4>)
 8000346:	685b      	ldr	r3, [r3, #4]
 8000348:	2b00      	cmp	r3, #0
 800034a:	d001      	beq.n	8000350 <atSend_USART3_DMA+0x24>
			return 1;
 800034c:	2301      	movs	r3, #1
 800034e:	e039      	b.n	80003c4 <atSend_USART3_DMA+0x98>
		} else if((DMA1_Channel2->CCR & DMA_CCR_TCIE) != DMA_CCR_TCIE) {
 8000350:	4b1f      	ldr	r3, [pc, #124]	; (80003d0 <atSend_USART3_DMA+0xa4>)
 8000352:	681b      	ldr	r3, [r3, #0]
 8000354:	f003 0302 	and.w	r3, r3, #2
 8000358:	2b02      	cmp	r3, #2
 800035a:	d01d      	beq.n	8000398 <atSend_USART3_DMA+0x6c>
			DMA1_Channel2->CCR &= ~DMA_CCR_EN;
 800035c:	4b1c      	ldr	r3, [pc, #112]	; (80003d0 <atSend_USART3_DMA+0xa4>)
 800035e:	681b      	ldr	r3, [r3, #0]
 8000360:	4a1b      	ldr	r2, [pc, #108]	; (80003d0 <atSend_USART3_DMA+0xa4>)
 8000362:	f023 0301 	bic.w	r3, r3, #1
 8000366:	6013      	str	r3, [r2, #0]
			USART3->CR3 &= ~USART_CR3_DMAT;
 8000368:	4b1a      	ldr	r3, [pc, #104]	; (80003d4 <atSend_USART3_DMA+0xa8>)
 800036a:	689b      	ldr	r3, [r3, #8]
 800036c:	4a19      	ldr	r2, [pc, #100]	; (80003d4 <atSend_USART3_DMA+0xa8>)
 800036e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000372:	6093      	str	r3, [r2, #8]
			if((DMA1->ISR & DMA_ISR_TCIF2) == DMA_ISR_TCIF2) {
 8000374:	4b18      	ldr	r3, [pc, #96]	; (80003d8 <atSend_USART3_DMA+0xac>)
 8000376:	681b      	ldr	r3, [r3, #0]
 8000378:	f003 0320 	and.w	r3, r3, #32
 800037c:	2b20      	cmp	r3, #32
 800037e:	d105      	bne.n	800038c <atSend_USART3_DMA+0x60>
				DMA1->IFCR |= DMA_IFCR_CTCIF2;
 8000380:	4b15      	ldr	r3, [pc, #84]	; (80003d8 <atSend_USART3_DMA+0xac>)
 8000382:	685b      	ldr	r3, [r3, #4]
 8000384:	4a14      	ldr	r2, [pc, #80]	; (80003d8 <atSend_USART3_DMA+0xac>)
 8000386:	f043 0320 	orr.w	r3, r3, #32
 800038a:	6053      	str	r3, [r2, #4]
			}
			DMA1_Channel2->CCR |= DMA_CCR_TCIE;
 800038c:	4b10      	ldr	r3, [pc, #64]	; (80003d0 <atSend_USART3_DMA+0xa4>)
 800038e:	681b      	ldr	r3, [r3, #0]
 8000390:	4a0f      	ldr	r2, [pc, #60]	; (80003d0 <atSend_USART3_DMA+0xa4>)
 8000392:	f043 0302 	orr.w	r3, r3, #2
 8000396:	6013      	str	r3, [r2, #0]
		}
	}
	USART3->CR3 |= USART_CR3_DMAT;
 8000398:	4b0e      	ldr	r3, [pc, #56]	; (80003d4 <atSend_USART3_DMA+0xa8>)
 800039a:	689b      	ldr	r3, [r3, #8]
 800039c:	4a0d      	ldr	r2, [pc, #52]	; (80003d4 <atSend_USART3_DMA+0xa8>)
 800039e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80003a2:	6093      	str	r3, [r2, #8]

	DMA1_Channel2->CNDTR = amount;
 80003a4:	4a0a      	ldr	r2, [pc, #40]	; (80003d0 <atSend_USART3_DMA+0xa4>)
 80003a6:	887b      	ldrh	r3, [r7, #2]
 80003a8:	6053      	str	r3, [r2, #4]
	DMA1_Channel2->CPAR = (uint32_t)&(USART3->TDR);
 80003aa:	4b09      	ldr	r3, [pc, #36]	; (80003d0 <atSend_USART3_DMA+0xa4>)
 80003ac:	4a0b      	ldr	r2, [pc, #44]	; (80003dc <atSend_USART3_DMA+0xb0>)
 80003ae:	609a      	str	r2, [r3, #8]
	DMA1_Channel2->CMAR = (uint32_t)pData;
 80003b0:	4a07      	ldr	r2, [pc, #28]	; (80003d0 <atSend_USART3_DMA+0xa4>)
 80003b2:	687b      	ldr	r3, [r7, #4]
 80003b4:	60d3      	str	r3, [r2, #12]

	DMA1_Channel2->CCR |= DMA_CCR_EN;
 80003b6:	4b06      	ldr	r3, [pc, #24]	; (80003d0 <atSend_USART3_DMA+0xa4>)
 80003b8:	681b      	ldr	r3, [r3, #0]
 80003ba:	4a05      	ldr	r2, [pc, #20]	; (80003d0 <atSend_USART3_DMA+0xa4>)
 80003bc:	f043 0301 	orr.w	r3, r3, #1
 80003c0:	6013      	str	r3, [r2, #0]
	return 0;
 80003c2:	2300      	movs	r3, #0
}
 80003c4:	4618      	mov	r0, r3
 80003c6:	370c      	adds	r7, #12
 80003c8:	46bd      	mov	sp, r7
 80003ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ce:	4770      	bx	lr
 80003d0:	4002001c 	.word	0x4002001c
 80003d4:	40004800 	.word	0x40004800
 80003d8:	40020000 	.word	0x40020000
 80003dc:	40004828 	.word	0x40004828

080003e0 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80003e0:	b480      	push	{r7}
 80003e2:	b085      	sub	sp, #20
 80003e4:	af00      	add	r7, sp, #0
 80003e6:	60f8      	str	r0, [r7, #12]
 80003e8:	60b9      	str	r1, [r7, #8]
 80003ea:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80003ec:	68fb      	ldr	r3, [r7, #12]
 80003ee:	4a07      	ldr	r2, [pc, #28]	; (800040c <vApplicationGetIdleTaskMemory+0x2c>)
 80003f0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80003f2:	68bb      	ldr	r3, [r7, #8]
 80003f4:	4a06      	ldr	r2, [pc, #24]	; (8000410 <vApplicationGetIdleTaskMemory+0x30>)
 80003f6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80003f8:	687b      	ldr	r3, [r7, #4]
 80003fa:	2280      	movs	r2, #128	; 0x80
 80003fc:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80003fe:	bf00      	nop
 8000400:	3714      	adds	r7, #20
 8000402:	46bd      	mov	sp, r7
 8000404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000408:	4770      	bx	lr
 800040a:	bf00      	nop
 800040c:	2000007c 	.word	0x2000007c
 8000410:	200000d4 	.word	0x200000d4

08000414 <vApplicationGetTimerTaskMemory>:
/* USER CODE BEGIN GET_TIMER_TASK_MEMORY */
static StaticTask_t xTimerTaskTCBBuffer;
static StackType_t xTimerStack[configTIMER_TASK_STACK_DEPTH];

void vApplicationGetTimerTaskMemory( StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize )
{
 8000414:	b480      	push	{r7}
 8000416:	b085      	sub	sp, #20
 8000418:	af00      	add	r7, sp, #0
 800041a:	60f8      	str	r0, [r7, #12]
 800041c:	60b9      	str	r1, [r7, #8]
 800041e:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
 8000420:	68fb      	ldr	r3, [r7, #12]
 8000422:	4a07      	ldr	r2, [pc, #28]	; (8000440 <vApplicationGetTimerTaskMemory+0x2c>)
 8000424:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
 8000426:	68bb      	ldr	r3, [r7, #8]
 8000428:	4a06      	ldr	r2, [pc, #24]	; (8000444 <vApplicationGetTimerTaskMemory+0x30>)
 800042a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 800042c:	687b      	ldr	r3, [r7, #4]
 800042e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000432:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000434:	bf00      	nop
 8000436:	3714      	adds	r7, #20
 8000438:	46bd      	mov	sp, r7
 800043a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800043e:	4770      	bx	lr
 8000440:	200002d4 	.word	0x200002d4
 8000444:	2000032c 	.word	0x2000032c

08000448 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000448:	b480      	push	{r7}
 800044a:	b083      	sub	sp, #12
 800044c:	af00      	add	r7, sp, #0
 800044e:	4603      	mov	r3, r0
 8000450:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000452:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000456:	2b00      	cmp	r3, #0
 8000458:	db0b      	blt.n	8000472 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800045a:	79fb      	ldrb	r3, [r7, #7]
 800045c:	f003 021f 	and.w	r2, r3, #31
 8000460:	4907      	ldr	r1, [pc, #28]	; (8000480 <__NVIC_EnableIRQ+0x38>)
 8000462:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000466:	095b      	lsrs	r3, r3, #5
 8000468:	2001      	movs	r0, #1
 800046a:	fa00 f202 	lsl.w	r2, r0, r2
 800046e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000472:	bf00      	nop
 8000474:	370c      	adds	r7, #12
 8000476:	46bd      	mov	sp, r7
 8000478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800047c:	4770      	bx	lr
 800047e:	bf00      	nop
 8000480:	e000e100 	.word	0xe000e100

08000484 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000484:	b480      	push	{r7}
 8000486:	b083      	sub	sp, #12
 8000488:	af00      	add	r7, sp, #0
 800048a:	4603      	mov	r3, r0
 800048c:	6039      	str	r1, [r7, #0]
 800048e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000490:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000494:	2b00      	cmp	r3, #0
 8000496:	db0a      	blt.n	80004ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000498:	683b      	ldr	r3, [r7, #0]
 800049a:	b2da      	uxtb	r2, r3
 800049c:	490c      	ldr	r1, [pc, #48]	; (80004d0 <__NVIC_SetPriority+0x4c>)
 800049e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80004a2:	0112      	lsls	r2, r2, #4
 80004a4:	b2d2      	uxtb	r2, r2
 80004a6:	440b      	add	r3, r1
 80004a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80004ac:	e00a      	b.n	80004c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80004ae:	683b      	ldr	r3, [r7, #0]
 80004b0:	b2da      	uxtb	r2, r3
 80004b2:	4908      	ldr	r1, [pc, #32]	; (80004d4 <__NVIC_SetPriority+0x50>)
 80004b4:	79fb      	ldrb	r3, [r7, #7]
 80004b6:	f003 030f 	and.w	r3, r3, #15
 80004ba:	3b04      	subs	r3, #4
 80004bc:	0112      	lsls	r2, r2, #4
 80004be:	b2d2      	uxtb	r2, r2
 80004c0:	440b      	add	r3, r1
 80004c2:	761a      	strb	r2, [r3, #24]
}
 80004c4:	bf00      	nop
 80004c6:	370c      	adds	r7, #12
 80004c8:	46bd      	mov	sp, r7
 80004ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ce:	4770      	bx	lr
 80004d0:	e000e100 	.word	0xe000e100
 80004d4:	e000ed00 	.word	0xe000ed00

080004d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004d8:	b5b0      	push	{r4, r5, r7, lr}
 80004da:	b0ba      	sub	sp, #232	; 0xe8
 80004dc:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
	avrBatVoltage = 0;
 80004de:	4b99      	ldr	r3, [pc, #612]	; (8000744 <main+0x26c>)
 80004e0:	2200      	movs	r2, #0
 80004e2:	801a      	strh	r2, [r3, #0]

	EncoderR.timeNew = 0;
 80004e4:	4b98      	ldr	r3, [pc, #608]	; (8000748 <main+0x270>)
 80004e6:	2200      	movs	r2, #0
 80004e8:	601a      	str	r2, [r3, #0]
	EncoderR.timeOld = 0;
 80004ea:	4b97      	ldr	r3, [pc, #604]	; (8000748 <main+0x270>)
 80004ec:	2200      	movs	r2, #0
 80004ee:	605a      	str	r2, [r3, #4]
	EncoderR.positionNew = 0;
 80004f0:	4b95      	ldr	r3, [pc, #596]	; (8000748 <main+0x270>)
 80004f2:	2200      	movs	r2, #0
 80004f4:	609a      	str	r2, [r3, #8]
	EncoderR.positionOld = 0;
 80004f6:	4b94      	ldr	r3, [pc, #592]	; (8000748 <main+0x270>)
 80004f8:	2200      	movs	r2, #0
 80004fa:	60da      	str	r2, [r3, #12]
	EncoderR.posCntUpdate = 0;
 80004fc:	4b92      	ldr	r3, [pc, #584]	; (8000748 <main+0x270>)
 80004fe:	2200      	movs	r2, #0
 8000500:	741a      	strb	r2, [r3, #16]
	EncoderR.rpm = 0;
 8000502:	4b91      	ldr	r3, [pc, #580]	; (8000748 <main+0x270>)
 8000504:	2200      	movs	r2, #0
 8000506:	615a      	str	r2, [r3, #20]

	EncoderL.timeNew = 0;
 8000508:	4b90      	ldr	r3, [pc, #576]	; (800074c <main+0x274>)
 800050a:	2200      	movs	r2, #0
 800050c:	601a      	str	r2, [r3, #0]
	EncoderL.timeOld = 0;
 800050e:	4b8f      	ldr	r3, [pc, #572]	; (800074c <main+0x274>)
 8000510:	2200      	movs	r2, #0
 8000512:	605a      	str	r2, [r3, #4]
	EncoderL.positionNew = 0;
 8000514:	4b8d      	ldr	r3, [pc, #564]	; (800074c <main+0x274>)
 8000516:	2200      	movs	r2, #0
 8000518:	609a      	str	r2, [r3, #8]
	EncoderL.positionOld = 0;
 800051a:	4b8c      	ldr	r3, [pc, #560]	; (800074c <main+0x274>)
 800051c:	2200      	movs	r2, #0
 800051e:	60da      	str	r2, [r3, #12]
	EncoderL.posCntUpdate = 0;
 8000520:	4b8a      	ldr	r3, [pc, #552]	; (800074c <main+0x274>)
 8000522:	2200      	movs	r2, #0
 8000524:	741a      	strb	r2, [r3, #16]
	EncoderL.rpm = 0;
 8000526:	4b89      	ldr	r3, [pc, #548]	; (800074c <main+0x274>)
 8000528:	2200      	movs	r2, #0
 800052a:	615a      	str	r2, [r3, #20]

	SoftPwmR.curValue = 0;
 800052c:	4b88      	ldr	r3, [pc, #544]	; (8000750 <main+0x278>)
 800052e:	2200      	movs	r2, #0
 8000530:	805a      	strh	r2, [r3, #2]
	SoftPwmR.reqValue = 0;
 8000532:	4b87      	ldr	r3, [pc, #540]	; (8000750 <main+0x278>)
 8000534:	2200      	movs	r2, #0
 8000536:	801a      	strh	r2, [r3, #0]
	SoftPwmR.pwmValue = 0;
 8000538:	4b85      	ldr	r3, [pc, #532]	; (8000750 <main+0x278>)
 800053a:	2200      	movs	r2, #0
 800053c:	809a      	strh	r2, [r3, #4]
	//SoftPwmR.softCounterValue = 0;
	SoftPwmR.status = 0;
 800053e:	4b84      	ldr	r3, [pc, #528]	; (8000750 <main+0x278>)
 8000540:	2200      	movs	r2, #0
 8000542:	719a      	strb	r2, [r3, #6]

	SoftPwmL.curValue = 0;
 8000544:	4b83      	ldr	r3, [pc, #524]	; (8000754 <main+0x27c>)
 8000546:	2200      	movs	r2, #0
 8000548:	805a      	strh	r2, [r3, #2]
	SoftPwmL.reqValue = 0;
 800054a:	4b82      	ldr	r3, [pc, #520]	; (8000754 <main+0x27c>)
 800054c:	2200      	movs	r2, #0
 800054e:	801a      	strh	r2, [r3, #0]
	SoftPwmL.pwmValue = 0;
 8000550:	4b80      	ldr	r3, [pc, #512]	; (8000754 <main+0x27c>)
 8000552:	2200      	movs	r2, #0
 8000554:	809a      	strh	r2, [r3, #4]
	//SoftPwmL.softCounterValue = 0;
	SoftPwmL.status = 0;
 8000556:	4b7f      	ldr	r3, [pc, #508]	; (8000754 <main+0x27c>)
 8000558:	2200      	movs	r2, #0
 800055a:	719a      	strb	r2, [r3, #6]

	softCounterValue = 0;
 800055c:	4b7e      	ldr	r3, [pc, #504]	; (8000758 <main+0x280>)
 800055e:	2200      	movs	r2, #0
 8000560:	801a      	strh	r2, [r3, #0]

	memset(txBuffer, '\0', sizeof(txBuffer));
 8000562:	f240 12ff 	movw	r2, #511	; 0x1ff
 8000566:	2100      	movs	r1, #0
 8000568:	487c      	ldr	r0, [pc, #496]	; (800075c <main+0x284>)
 800056a:	f008 fb6f 	bl	8008c4c <memset>
	memset(rxBuffer, '\0', sizeof(rxBuffer));
 800056e:	f240 12ff 	movw	r2, #511	; 0x1ff
 8000572:	2100      	movs	r1, #0
 8000574:	487a      	ldr	r0, [pc, #488]	; (8000760 <main+0x288>)
 8000576:	f008 fb69 	bl	8008c4c <memset>
	rxBufferHead = 0;
 800057a:	4b7a      	ldr	r3, [pc, #488]	; (8000764 <main+0x28c>)
 800057c:	2200      	movs	r2, #0
 800057e:	801a      	strh	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000580:	f002 f852 	bl	8002628 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000584:	f000 f920 	bl	80007c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000588:	f000 faba 	bl	8000b00 <MX_GPIO_Init>
  MX_DMA_Init();
 800058c:	f000 fa92 	bl	8000ab4 <MX_DMA_Init>
  MX_ADC1_Init();
 8000590:	f000 f978 	bl	8000884 <MX_ADC1_Init>
  MX_SPI2_Init();
 8000594:	f000 f9d2 	bl	800093c <MX_SPI2_Init>
  MX_USART3_UART_Init();
 8000598:	f000 fa5c 	bl	8000a54 <MX_USART3_UART_Init>
  MX_TIM17_Init();
 800059c:	f000 fa32 	bl	8000a04 <MX_TIM17_Init>
  MX_TIM16_Init();
 80005a0:	f000 fa0a 	bl	80009b8 <MX_TIM16_Init>
  /* USER CODE BEGIN 2 */
  ADC1_configuration();
 80005a4:	f000 fb58 	bl	8000c58 <ADC1_configuration>
  TIM1_configuration();
 80005a8:	f000 fc34 	bl	8000e14 <TIM1_configuration>
  TIM2_configuration();
 80005ac:	f000 fcaa 	bl	8000f04 <TIM2_configuration>
  TIM17_additional_configuration();
 80005b0:	f000 fd4a 	bl	8001048 <TIM17_additional_configuration>
  TIM16_additional_configuration();
 80005b4:	f000 fd32 	bl	800101c <TIM16_additional_configuration>
  USART3_additional_configuration();
 80005b8:	f000 fd5c 	bl	8001074 <USART3_additional_configuration>

  kToRpm = (32*1000*60)/256;
 80005bc:	4b6a      	ldr	r3, [pc, #424]	; (8000768 <main+0x290>)
 80005be:	4a6b      	ldr	r2, [pc, #428]	; (800076c <main+0x294>)
 80005c0:	601a      	str	r2, [r3, #0]

  pc13EventGroup = xEventGroupCreate();
 80005c2:	f005 fd83 	bl	80060cc <xEventGroupCreate>
 80005c6:	4603      	mov	r3, r0
 80005c8:	4a69      	ldr	r2, [pc, #420]	; (8000770 <main+0x298>)
 80005ca:	6013      	str	r3, [r2, #0]
  pc14EventGroup = xEventGroupCreate();
 80005cc:	f005 fd7e 	bl	80060cc <xEventGroupCreate>
 80005d0:	4603      	mov	r3, r0
 80005d2:	4a68      	ldr	r2, [pc, #416]	; (8000774 <main+0x29c>)
 80005d4:	6013      	str	r3, [r2, #0]
  timerFdsEventGroup = xEventGroupCreate();
 80005d6:	f005 fd79 	bl	80060cc <xEventGroupCreate>
 80005da:	4603      	mov	r3, r0
 80005dc:	4a66      	ldr	r2, [pc, #408]	; (8000778 <main+0x2a0>)
 80005de:	6013      	str	r3, [r2, #0]
  /* add semaphores, ... */
  /* USER CODE END RTOS_SEMAPHORES */

  /* USER CODE BEGIN RTOS_TIMERS */
  /* start timers, add new ones, ... */
  timerForDataSending = xTimerCreate("TimerForDataSending", pdMS_TO_TICKS(500), pdTRUE, 1, timerForSendDataCallback);
 80005e0:	4b66      	ldr	r3, [pc, #408]	; (800077c <main+0x2a4>)
 80005e2:	9300      	str	r3, [sp, #0]
 80005e4:	2301      	movs	r3, #1
 80005e6:	2201      	movs	r2, #1
 80005e8:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80005ec:	4864      	ldr	r0, [pc, #400]	; (8000780 <main+0x2a8>)
 80005ee:	f007 fbc3 	bl	8007d78 <xTimerCreate>
 80005f2:	4603      	mov	r3, r0
 80005f4:	4a63      	ldr	r2, [pc, #396]	; (8000784 <main+0x2ac>)
 80005f6:	6013      	str	r3, [r2, #0]
  xTimerStart(timerForDataSending, portMAX_DELAY);
 80005f8:	4b62      	ldr	r3, [pc, #392]	; (8000784 <main+0x2ac>)
 80005fa:	681c      	ldr	r4, [r3, #0]
 80005fc:	f006 fecc 	bl	8007398 <xTaskGetTickCount>
 8000600:	4602      	mov	r2, r0
 8000602:	f04f 33ff 	mov.w	r3, #4294967295
 8000606:	9300      	str	r3, [sp, #0]
 8000608:	2300      	movs	r3, #0
 800060a:	2101      	movs	r1, #1
 800060c:	4620      	mov	r0, r4
 800060e:	f007 fc07 	bl	8007e20 <xTimerGenericCommand>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of PS_Measure */
  osThreadDef(PS_Measure, psMeasure, osPriorityNormal, 0, 128);
 8000612:	4b5d      	ldr	r3, [pc, #372]	; (8000788 <main+0x2b0>)
 8000614:	f107 04c4 	add.w	r4, r7, #196	; 0xc4
 8000618:	461d      	mov	r5, r3
 800061a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800061c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800061e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000622:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  PS_MeasureHandle = osThreadCreate(osThread(PS_Measure), NULL);
 8000626:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 800062a:	2100      	movs	r1, #0
 800062c:	4618      	mov	r0, r3
 800062e:	f005 fced 	bl	800600c <osThreadCreate>
 8000632:	4603      	mov	r3, r0
 8000634:	4a55      	ldr	r2, [pc, #340]	; (800078c <main+0x2b4>)
 8000636:	6013      	str	r3, [r2, #0]

  /* definition and creation of PC_13_LED */
  osThreadDef(PC_13_LED, pc13LedCntrl, osPriorityNormal, 0, 128);
 8000638:	4b55      	ldr	r3, [pc, #340]	; (8000790 <main+0x2b8>)
 800063a:	f107 04a8 	add.w	r4, r7, #168	; 0xa8
 800063e:	461d      	mov	r5, r3
 8000640:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000642:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000644:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000648:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  PC_13_LEDHandle = osThreadCreate(osThread(PC_13_LED), NULL);
 800064c:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8000650:	2100      	movs	r1, #0
 8000652:	4618      	mov	r0, r3
 8000654:	f005 fcda 	bl	800600c <osThreadCreate>
 8000658:	4603      	mov	r3, r0
 800065a:	4a4e      	ldr	r2, [pc, #312]	; (8000794 <main+0x2bc>)
 800065c:	6013      	str	r3, [r2, #0]

  /* definition and creation of PC_14_LED */
  osThreadDef(PC_14_LED, pc14LedCntrl, osPriorityNormal, 0, 128);
 800065e:	4b4e      	ldr	r3, [pc, #312]	; (8000798 <main+0x2c0>)
 8000660:	f107 048c 	add.w	r4, r7, #140	; 0x8c
 8000664:	461d      	mov	r5, r3
 8000666:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000668:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800066a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800066e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  PC_14_LEDHandle = osThreadCreate(osThread(PC_14_LED), NULL);
 8000672:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8000676:	2100      	movs	r1, #0
 8000678:	4618      	mov	r0, r3
 800067a:	f005 fcc7 	bl	800600c <osThreadCreate>
 800067e:	4603      	mov	r3, r0
 8000680:	4a46      	ldr	r2, [pc, #280]	; (800079c <main+0x2c4>)
 8000682:	6013      	str	r3, [r2, #0]

  /* definition and creation of EspCommunication */
  osThreadDef(EspCommunication, espCommunication, osPriorityAboveNormal, 0, 300);
 8000684:	4b46      	ldr	r3, [pc, #280]	; (80007a0 <main+0x2c8>)
 8000686:	f107 0470 	add.w	r4, r7, #112	; 0x70
 800068a:	461d      	mov	r5, r3
 800068c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800068e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000690:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000694:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  EspCommunicationHandle = osThreadCreate(osThread(EspCommunication), NULL);
 8000698:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800069c:	2100      	movs	r1, #0
 800069e:	4618      	mov	r0, r3
 80006a0:	f005 fcb4 	bl	800600c <osThreadCreate>
 80006a4:	4603      	mov	r3, r0
 80006a6:	4a3f      	ldr	r2, [pc, #252]	; (80007a4 <main+0x2cc>)
 80006a8:	6013      	str	r3, [r2, #0]

  /* definition and creation of EncoderR */
  osThreadDef(EncoderR, encoderR, osPriorityNormal, 0, 128);
 80006aa:	4b3f      	ldr	r3, [pc, #252]	; (80007a8 <main+0x2d0>)
 80006ac:	f107 0454 	add.w	r4, r7, #84	; 0x54
 80006b0:	461d      	mov	r5, r3
 80006b2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006b4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006b6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80006ba:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  EncoderRHandle = osThreadCreate(osThread(EncoderR), NULL);
 80006be:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80006c2:	2100      	movs	r1, #0
 80006c4:	4618      	mov	r0, r3
 80006c6:	f005 fca1 	bl	800600c <osThreadCreate>
 80006ca:	4603      	mov	r3, r0
 80006cc:	4a37      	ldr	r2, [pc, #220]	; (80007ac <main+0x2d4>)
 80006ce:	6013      	str	r3, [r2, #0]

  /* definition and creation of EncoderL */
  osThreadDef(EncoderL, encoderL, osPriorityNormal, 0, 128);
 80006d0:	4b37      	ldr	r3, [pc, #220]	; (80007b0 <main+0x2d8>)
 80006d2:	f107 0438 	add.w	r4, r7, #56	; 0x38
 80006d6:	461d      	mov	r5, r3
 80006d8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006da:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006dc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80006e0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  EncoderLHandle = osThreadCreate(osThread(EncoderL), NULL);
 80006e4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80006e8:	2100      	movs	r1, #0
 80006ea:	4618      	mov	r0, r3
 80006ec:	f005 fc8e 	bl	800600c <osThreadCreate>
 80006f0:	4603      	mov	r3, r0
 80006f2:	4a30      	ldr	r2, [pc, #192]	; (80007b4 <main+0x2dc>)
 80006f4:	6013      	str	r3, [r2, #0]

  /* definition and creation of SoftwarePwmR */
  osThreadDef(SoftwarePwmR, softwarePWMR, osPriorityNormal, 0, 256);
 80006f6:	4b30      	ldr	r3, [pc, #192]	; (80007b8 <main+0x2e0>)
 80006f8:	f107 041c 	add.w	r4, r7, #28
 80006fc:	461d      	mov	r5, r3
 80006fe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000700:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000702:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000706:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  SoftwarePwmRHandle = osThreadCreate(osThread(SoftwarePwmR), NULL);
 800070a:	f107 031c 	add.w	r3, r7, #28
 800070e:	2100      	movs	r1, #0
 8000710:	4618      	mov	r0, r3
 8000712:	f005 fc7b 	bl	800600c <osThreadCreate>
 8000716:	4603      	mov	r3, r0
 8000718:	4a28      	ldr	r2, [pc, #160]	; (80007bc <main+0x2e4>)
 800071a:	6013      	str	r3, [r2, #0]

  /* definition and creation of SoftwarePwmL */
  osThreadDef(SoftwarePwmL, softwarePWML, osPriorityNormal, 0, 256);
 800071c:	4b28      	ldr	r3, [pc, #160]	; (80007c0 <main+0x2e8>)
 800071e:	463c      	mov	r4, r7
 8000720:	461d      	mov	r5, r3
 8000722:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000724:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000726:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800072a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  SoftwarePwmLHandle = osThreadCreate(osThread(SoftwarePwmL), NULL);
 800072e:	463b      	mov	r3, r7
 8000730:	2100      	movs	r1, #0
 8000732:	4618      	mov	r0, r3
 8000734:	f005 fc6a 	bl	800600c <osThreadCreate>
 8000738:	4603      	mov	r3, r0
 800073a:	4a22      	ldr	r2, [pc, #136]	; (80007c4 <main+0x2ec>)
 800073c:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800073e:	f005 fc5e 	bl	8005ffe <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000742:	e7fe      	b.n	8000742 <main+0x26a>
 8000744:	200009bc 	.word	0x200009bc
 8000748:	200009c8 	.word	0x200009c8
 800074c:	200009e0 	.word	0x200009e0
 8000750:	200009f8 	.word	0x200009f8
 8000754:	20000a00 	.word	0x20000a00
 8000758:	20000a0c 	.word	0x20000a0c
 800075c:	20000a10 	.word	0x20000a10
 8000760:	20000c10 	.word	0x20000c10
 8000764:	20000e10 	.word	0x20000e10
 8000768:	20000a08 	.word	0x20000a08
 800076c:	45ea6000 	.word	0x45ea6000
 8000770:	200009c0 	.word	0x200009c0
 8000774:	200009c4 	.word	0x200009c4
 8000778:	20000e18 	.word	0x20000e18
 800077c:	080011a1 	.word	0x080011a1
 8000780:	0800956c 	.word	0x0800956c
 8000784:	20000e14 	.word	0x20000e14
 8000788:	0800958c 	.word	0x0800958c
 800078c:	20000988 	.word	0x20000988
 8000790:	080095b4 	.word	0x080095b4
 8000794:	2000098c 	.word	0x2000098c
 8000798:	080095dc 	.word	0x080095dc
 800079c:	20000990 	.word	0x20000990
 80007a0:	0800960c 	.word	0x0800960c
 80007a4:	20000994 	.word	0x20000994
 80007a8:	08009634 	.word	0x08009634
 80007ac:	20000998 	.word	0x20000998
 80007b0:	0800965c 	.word	0x0800965c
 80007b4:	2000099c 	.word	0x2000099c
 80007b8:	08009688 	.word	0x08009688
 80007bc:	200009a0 	.word	0x200009a0
 80007c0:	080096b4 	.word	0x080096b4
 80007c4:	200009a4 	.word	0x200009a4

080007c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b09c      	sub	sp, #112	; 0x70
 80007cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007ce:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80007d2:	2228      	movs	r2, #40	; 0x28
 80007d4:	2100      	movs	r1, #0
 80007d6:	4618      	mov	r0, r3
 80007d8:	f008 fa38 	bl	8008c4c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007dc:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80007e0:	2200      	movs	r2, #0
 80007e2:	601a      	str	r2, [r3, #0]
 80007e4:	605a      	str	r2, [r3, #4]
 80007e6:	609a      	str	r2, [r3, #8]
 80007e8:	60da      	str	r2, [r3, #12]
 80007ea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80007ec:	1d3b      	adds	r3, r7, #4
 80007ee:	2230      	movs	r2, #48	; 0x30
 80007f0:	2100      	movs	r1, #0
 80007f2:	4618      	mov	r0, r3
 80007f4:	f008 fa2a 	bl	8008c4c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80007f8:	2302      	movs	r3, #2
 80007fa:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007fc:	2301      	movs	r3, #1
 80007fe:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000800:	2310      	movs	r3, #16
 8000802:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000804:	2302      	movs	r3, #2
 8000806:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000808:	2300      	movs	r3, #0
 800080a:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 800080c:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8000810:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000812:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000816:	4618      	mov	r0, r3
 8000818:	f002 ff98 	bl	800374c <HAL_RCC_OscConfig>
 800081c:	4603      	mov	r3, r0
 800081e:	2b00      	cmp	r3, #0
 8000820:	d001      	beq.n	8000826 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8000822:	f001 fabf 	bl	8001da4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000826:	230f      	movs	r3, #15
 8000828:	637b      	str	r3, [r7, #52]	; 0x34
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800082a:	2302      	movs	r3, #2
 800082c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800082e:	2300      	movs	r3, #0
 8000830:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000832:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000836:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000838:	2300      	movs	r3, #0
 800083a:	647b      	str	r3, [r7, #68]	; 0x44

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800083c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000840:	2102      	movs	r1, #2
 8000842:	4618      	mov	r0, r3
 8000844:	f003 ffc0 	bl	80047c8 <HAL_RCC_ClockConfig>
 8000848:	4603      	mov	r3, r0
 800084a:	2b00      	cmp	r3, #0
 800084c:	d001      	beq.n	8000852 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 800084e:	f001 faa9 	bl	8001da4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM16|RCC_PERIPHCLK_TIM17
 8000852:	4b0b      	ldr	r3, [pc, #44]	; (8000880 <SystemClock_Config+0xb8>)
 8000854:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_ADC1;
  PeriphClkInit.Tim16ClockSelection = RCC_TIM16CLK_HCLK;
 8000856:	2300      	movs	r3, #0
 8000858:	62fb      	str	r3, [r7, #44]	; 0x2c
  PeriphClkInit.Tim17ClockSelection = RCC_TIM17CLK_HCLK;
 800085a:	2300      	movs	r3, #0
 800085c:	633b      	str	r3, [r7, #48]	; 0x30
  PeriphClkInit.Adc1ClockSelection = RCC_ADC1PLLCLK_DIV2;
 800085e:	f44f 7388 	mov.w	r3, #272	; 0x110
 8000862:	61fb      	str	r3, [r7, #28]

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000864:	1d3b      	adds	r3, r7, #4
 8000866:	4618      	mov	r0, r3
 8000868:	f004 fa16 	bl	8004c98 <HAL_RCCEx_PeriphCLKConfig>
 800086c:	4603      	mov	r3, r0
 800086e:	2b00      	cmp	r3, #0
 8000870:	d001      	beq.n	8000876 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000872:	f001 fa97 	bl	8001da4 <Error_Handler>
  }
}
 8000876:	bf00      	nop
 8000878:	3770      	adds	r7, #112	; 0x70
 800087a:	46bd      	mov	sp, r7
 800087c:	bd80      	pop	{r7, pc}
 800087e:	bf00      	nop
 8000880:	00180080 	.word	0x00180080

08000884 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	b086      	sub	sp, #24
 8000888:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800088a:	463b      	mov	r3, r7
 800088c:	2200      	movs	r2, #0
 800088e:	601a      	str	r2, [r3, #0]
 8000890:	605a      	str	r2, [r3, #4]
 8000892:	609a      	str	r2, [r3, #8]
 8000894:	60da      	str	r2, [r3, #12]
 8000896:	611a      	str	r2, [r3, #16]
 8000898:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800089a:	4b27      	ldr	r3, [pc, #156]	; (8000938 <MX_ADC1_Init+0xb4>)
 800089c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80008a0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80008a2:	4b25      	ldr	r3, [pc, #148]	; (8000938 <MX_ADC1_Init+0xb4>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80008a8:	4b23      	ldr	r3, [pc, #140]	; (8000938 <MX_ADC1_Init+0xb4>)
 80008aa:	2200      	movs	r2, #0
 80008ac:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80008ae:	4b22      	ldr	r3, [pc, #136]	; (8000938 <MX_ADC1_Init+0xb4>)
 80008b0:	2200      	movs	r2, #0
 80008b2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80008b4:	4b20      	ldr	r3, [pc, #128]	; (8000938 <MX_ADC1_Init+0xb4>)
 80008b6:	2201      	movs	r2, #1
 80008b8:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80008ba:	4b1f      	ldr	r3, [pc, #124]	; (8000938 <MX_ADC1_Init+0xb4>)
 80008bc:	2200      	movs	r2, #0
 80008be:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80008c2:	4b1d      	ldr	r3, [pc, #116]	; (8000938 <MX_ADC1_Init+0xb4>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80008c8:	4b1b      	ldr	r3, [pc, #108]	; (8000938 <MX_ADC1_Init+0xb4>)
 80008ca:	2201      	movs	r2, #1
 80008cc:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80008ce:	4b1a      	ldr	r3, [pc, #104]	; (8000938 <MX_ADC1_Init+0xb4>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80008d4:	4b18      	ldr	r3, [pc, #96]	; (8000938 <MX_ADC1_Init+0xb4>)
 80008d6:	2201      	movs	r2, #1
 80008d8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80008da:	4b17      	ldr	r3, [pc, #92]	; (8000938 <MX_ADC1_Init+0xb4>)
 80008dc:	2200      	movs	r2, #0
 80008de:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80008e2:	4b15      	ldr	r3, [pc, #84]	; (8000938 <MX_ADC1_Init+0xb4>)
 80008e4:	2204      	movs	r2, #4
 80008e6:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80008e8:	4b13      	ldr	r3, [pc, #76]	; (8000938 <MX_ADC1_Init+0xb4>)
 80008ea:	2200      	movs	r2, #0
 80008ec:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80008ee:	4b12      	ldr	r3, [pc, #72]	; (8000938 <MX_ADC1_Init+0xb4>)
 80008f0:	2200      	movs	r2, #0
 80008f2:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80008f4:	4810      	ldr	r0, [pc, #64]	; (8000938 <MX_ADC1_Init+0xb4>)
 80008f6:	f001 fef1 	bl	80026dc <HAL_ADC_Init>
 80008fa:	4603      	mov	r3, r0
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	d001      	beq.n	8000904 <MX_ADC1_Init+0x80>
  {
    Error_Handler();
 8000900:	f001 fa50 	bl	8001da4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000904:	2303      	movs	r3, #3
 8000906:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000908:	2301      	movs	r3, #1
 800090a:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800090c:	2300      	movs	r3, #0
 800090e:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000910:	2300      	movs	r3, #0
 8000912:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000914:	2300      	movs	r3, #0
 8000916:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000918:	2300      	movs	r3, #0
 800091a:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800091c:	463b      	mov	r3, r7
 800091e:	4619      	mov	r1, r3
 8000920:	4805      	ldr	r0, [pc, #20]	; (8000938 <MX_ADC1_Init+0xb4>)
 8000922:	f002 f861 	bl	80029e8 <HAL_ADC_ConfigChannel>
 8000926:	4603      	mov	r3, r0
 8000928:	2b00      	cmp	r3, #0
 800092a:	d001      	beq.n	8000930 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 800092c:	f001 fa3a 	bl	8001da4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000930:	bf00      	nop
 8000932:	3718      	adds	r7, #24
 8000934:	46bd      	mov	sp, r7
 8000936:	bd80      	pop	{r7, pc}
 8000938:	2000072c 	.word	0x2000072c

0800093c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000940:	4b1b      	ldr	r3, [pc, #108]	; (80009b0 <MX_SPI2_Init+0x74>)
 8000942:	4a1c      	ldr	r2, [pc, #112]	; (80009b4 <MX_SPI2_Init+0x78>)
 8000944:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000946:	4b1a      	ldr	r3, [pc, #104]	; (80009b0 <MX_SPI2_Init+0x74>)
 8000948:	f44f 7282 	mov.w	r2, #260	; 0x104
 800094c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_1LINE;
 800094e:	4b18      	ldr	r3, [pc, #96]	; (80009b0 <MX_SPI2_Init+0x74>)
 8000950:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000954:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000956:	4b16      	ldr	r3, [pc, #88]	; (80009b0 <MX_SPI2_Init+0x74>)
 8000958:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800095c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800095e:	4b14      	ldr	r3, [pc, #80]	; (80009b0 <MX_SPI2_Init+0x74>)
 8000960:	2202      	movs	r2, #2
 8000962:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8000964:	4b12      	ldr	r3, [pc, #72]	; (80009b0 <MX_SPI2_Init+0x74>)
 8000966:	2201      	movs	r2, #1
 8000968:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800096a:	4b11      	ldr	r3, [pc, #68]	; (80009b0 <MX_SPI2_Init+0x74>)
 800096c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000970:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8000972:	4b0f      	ldr	r3, [pc, #60]	; (80009b0 <MX_SPI2_Init+0x74>)
 8000974:	2220      	movs	r2, #32
 8000976:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000978:	4b0d      	ldr	r3, [pc, #52]	; (80009b0 <MX_SPI2_Init+0x74>)
 800097a:	2200      	movs	r2, #0
 800097c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800097e:	4b0c      	ldr	r3, [pc, #48]	; (80009b0 <MX_SPI2_Init+0x74>)
 8000980:	2200      	movs	r2, #0
 8000982:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000984:	4b0a      	ldr	r3, [pc, #40]	; (80009b0 <MX_SPI2_Init+0x74>)
 8000986:	2200      	movs	r2, #0
 8000988:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 800098a:	4b09      	ldr	r3, [pc, #36]	; (80009b0 <MX_SPI2_Init+0x74>)
 800098c:	2207      	movs	r2, #7
 800098e:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000990:	4b07      	ldr	r3, [pc, #28]	; (80009b0 <MX_SPI2_Init+0x74>)
 8000992:	2200      	movs	r2, #0
 8000994:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000996:	4b06      	ldr	r3, [pc, #24]	; (80009b0 <MX_SPI2_Init+0x74>)
 8000998:	2200      	movs	r2, #0
 800099a:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800099c:	4804      	ldr	r0, [pc, #16]	; (80009b0 <MX_SPI2_Init+0x74>)
 800099e:	f004 faff 	bl	8004fa0 <HAL_SPI_Init>
 80009a2:	4603      	mov	r3, r0
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d001      	beq.n	80009ac <MX_SPI2_Init+0x70>
  {
    Error_Handler();
 80009a8:	f001 f9fc 	bl	8001da4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80009ac:	bf00      	nop
 80009ae:	bd80      	pop	{r7, pc}
 80009b0:	2000077c 	.word	0x2000077c
 80009b4:	40003800 	.word	0x40003800

080009b8 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 80009b8:	b580      	push	{r7, lr}
 80009ba:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 80009bc:	4b0f      	ldr	r3, [pc, #60]	; (80009fc <MX_TIM16_Init+0x44>)
 80009be:	4a10      	ldr	r2, [pc, #64]	; (8000a00 <MX_TIM16_Init+0x48>)
 80009c0:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 63;
 80009c2:	4b0e      	ldr	r3, [pc, #56]	; (80009fc <MX_TIM16_Init+0x44>)
 80009c4:	223f      	movs	r2, #63	; 0x3f
 80009c6:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009c8:	4b0c      	ldr	r3, [pc, #48]	; (80009fc <MX_TIM16_Init+0x44>)
 80009ca:	2200      	movs	r2, #0
 80009cc:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 10;
 80009ce:	4b0b      	ldr	r3, [pc, #44]	; (80009fc <MX_TIM16_Init+0x44>)
 80009d0:	220a      	movs	r2, #10
 80009d2:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009d4:	4b09      	ldr	r3, [pc, #36]	; (80009fc <MX_TIM16_Init+0x44>)
 80009d6:	2200      	movs	r2, #0
 80009d8:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 80009da:	4b08      	ldr	r3, [pc, #32]	; (80009fc <MX_TIM16_Init+0x44>)
 80009dc:	2200      	movs	r2, #0
 80009de:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009e0:	4b06      	ldr	r3, [pc, #24]	; (80009fc <MX_TIM16_Init+0x44>)
 80009e2:	2200      	movs	r2, #0
 80009e4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 80009e6:	4805      	ldr	r0, [pc, #20]	; (80009fc <MX_TIM16_Init+0x44>)
 80009e8:	f004 fb85 	bl	80050f6 <HAL_TIM_Base_Init>
 80009ec:	4603      	mov	r3, r0
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d001      	beq.n	80009f6 <MX_TIM16_Init+0x3e>
  {
    Error_Handler();
 80009f2:	f001 f9d7 	bl	8001da4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 80009f6:	bf00      	nop
 80009f8:	bd80      	pop	{r7, pc}
 80009fa:	bf00      	nop
 80009fc:	200007e0 	.word	0x200007e0
 8000a00:	40014400 	.word	0x40014400

08000a04 <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	af00      	add	r7, sp, #0
  /* USER CODE END TIM17_Init 0 */

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8000a08:	4b10      	ldr	r3, [pc, #64]	; (8000a4c <MX_TIM17_Init+0x48>)
 8000a0a:	4a11      	ldr	r2, [pc, #68]	; (8000a50 <MX_TIM17_Init+0x4c>)
 8000a0c:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 1999;
 8000a0e:	4b0f      	ldr	r3, [pc, #60]	; (8000a4c <MX_TIM17_Init+0x48>)
 8000a10:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8000a14:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a16:	4b0d      	ldr	r3, [pc, #52]	; (8000a4c <MX_TIM17_Init+0x48>)
 8000a18:	2200      	movs	r2, #0
 8000a1a:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 65535;
 8000a1c:	4b0b      	ldr	r3, [pc, #44]	; (8000a4c <MX_TIM17_Init+0x48>)
 8000a1e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000a22:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a24:	4b09      	ldr	r3, [pc, #36]	; (8000a4c <MX_TIM17_Init+0x48>)
 8000a26:	2200      	movs	r2, #0
 8000a28:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8000a2a:	4b08      	ldr	r3, [pc, #32]	; (8000a4c <MX_TIM17_Init+0x48>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000a30:	4b06      	ldr	r3, [pc, #24]	; (8000a4c <MX_TIM17_Init+0x48>)
 8000a32:	2280      	movs	r2, #128	; 0x80
 8000a34:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8000a36:	4805      	ldr	r0, [pc, #20]	; (8000a4c <MX_TIM17_Init+0x48>)
 8000a38:	f004 fb5d 	bl	80050f6 <HAL_TIM_Base_Init>
 8000a3c:	4603      	mov	r3, r0
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d001      	beq.n	8000a46 <MX_TIM17_Init+0x42>
  {
    Error_Handler();
 8000a42:	f001 f9af 	bl	8001da4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 8000a46:	bf00      	nop
 8000a48:	bd80      	pop	{r7, pc}
 8000a4a:	bf00      	nop
 8000a4c:	2000082c 	.word	0x2000082c
 8000a50:	40014800 	.word	0x40014800

08000a54 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000a58:	4b14      	ldr	r3, [pc, #80]	; (8000aac <MX_USART3_UART_Init+0x58>)
 8000a5a:	4a15      	ldr	r2, [pc, #84]	; (8000ab0 <MX_USART3_UART_Init+0x5c>)
 8000a5c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000a5e:	4b13      	ldr	r3, [pc, #76]	; (8000aac <MX_USART3_UART_Init+0x58>)
 8000a60:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000a64:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000a66:	4b11      	ldr	r3, [pc, #68]	; (8000aac <MX_USART3_UART_Init+0x58>)
 8000a68:	2200      	movs	r2, #0
 8000a6a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000a6c:	4b0f      	ldr	r3, [pc, #60]	; (8000aac <MX_USART3_UART_Init+0x58>)
 8000a6e:	2200      	movs	r2, #0
 8000a70:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000a72:	4b0e      	ldr	r3, [pc, #56]	; (8000aac <MX_USART3_UART_Init+0x58>)
 8000a74:	2200      	movs	r2, #0
 8000a76:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000a78:	4b0c      	ldr	r3, [pc, #48]	; (8000aac <MX_USART3_UART_Init+0x58>)
 8000a7a:	220c      	movs	r2, #12
 8000a7c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a7e:	4b0b      	ldr	r3, [pc, #44]	; (8000aac <MX_USART3_UART_Init+0x58>)
 8000a80:	2200      	movs	r2, #0
 8000a82:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a84:	4b09      	ldr	r3, [pc, #36]	; (8000aac <MX_USART3_UART_Init+0x58>)
 8000a86:	2200      	movs	r2, #0
 8000a88:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a8a:	4b08      	ldr	r3, [pc, #32]	; (8000aac <MX_USART3_UART_Init+0x58>)
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a90:	4b06      	ldr	r3, [pc, #24]	; (8000aac <MX_USART3_UART_Init+0x58>)
 8000a92:	2200      	movs	r2, #0
 8000a94:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000a96:	4805      	ldr	r0, [pc, #20]	; (8000aac <MX_USART3_UART_Init+0x58>)
 8000a98:	f004 fdac 	bl	80055f4 <HAL_UART_Init>
 8000a9c:	4603      	mov	r3, r0
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	d001      	beq.n	8000aa6 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000aa2:	f001 f97f 	bl	8001da4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000aa6:	bf00      	nop
 8000aa8:	bd80      	pop	{r7, pc}
 8000aaa:	bf00      	nop
 8000aac:	20000878 	.word	0x20000878
 8000ab0:	40004800 	.word	0x40004800

08000ab4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	b082      	sub	sp, #8
 8000ab8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000aba:	4b10      	ldr	r3, [pc, #64]	; (8000afc <MX_DMA_Init+0x48>)
 8000abc:	695b      	ldr	r3, [r3, #20]
 8000abe:	4a0f      	ldr	r2, [pc, #60]	; (8000afc <MX_DMA_Init+0x48>)
 8000ac0:	f043 0301 	orr.w	r3, r3, #1
 8000ac4:	6153      	str	r3, [r2, #20]
 8000ac6:	4b0d      	ldr	r3, [pc, #52]	; (8000afc <MX_DMA_Init+0x48>)
 8000ac8:	695b      	ldr	r3, [r3, #20]
 8000aca:	f003 0301 	and.w	r3, r3, #1
 8000ace:	607b      	str	r3, [r7, #4]
 8000ad0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	2105      	movs	r1, #5
 8000ad6:	200c      	movs	r0, #12
 8000ad8:	f002 fb56 	bl	8003188 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000adc:	200c      	movs	r0, #12
 8000ade:	f002 fb6f 	bl	80031c0 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	2105      	movs	r1, #5
 8000ae6:	200d      	movs	r0, #13
 8000ae8:	f002 fb4e 	bl	8003188 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000aec:	200d      	movs	r0, #13
 8000aee:	f002 fb67 	bl	80031c0 <HAL_NVIC_EnableIRQ>

}
 8000af2:	bf00      	nop
 8000af4:	3708      	adds	r7, #8
 8000af6:	46bd      	mov	sp, r7
 8000af8:	bd80      	pop	{r7, pc}
 8000afa:	bf00      	nop
 8000afc:	40021000 	.word	0x40021000

08000b00 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b088      	sub	sp, #32
 8000b04:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b06:	f107 030c 	add.w	r3, r7, #12
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	601a      	str	r2, [r3, #0]
 8000b0e:	605a      	str	r2, [r3, #4]
 8000b10:	609a      	str	r2, [r3, #8]
 8000b12:	60da      	str	r2, [r3, #12]
 8000b14:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b16:	4b4d      	ldr	r3, [pc, #308]	; (8000c4c <MX_GPIO_Init+0x14c>)
 8000b18:	695b      	ldr	r3, [r3, #20]
 8000b1a:	4a4c      	ldr	r2, [pc, #304]	; (8000c4c <MX_GPIO_Init+0x14c>)
 8000b1c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000b20:	6153      	str	r3, [r2, #20]
 8000b22:	4b4a      	ldr	r3, [pc, #296]	; (8000c4c <MX_GPIO_Init+0x14c>)
 8000b24:	695b      	ldr	r3, [r3, #20]
 8000b26:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000b2a:	60bb      	str	r3, [r7, #8]
 8000b2c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b2e:	4b47      	ldr	r3, [pc, #284]	; (8000c4c <MX_GPIO_Init+0x14c>)
 8000b30:	695b      	ldr	r3, [r3, #20]
 8000b32:	4a46      	ldr	r2, [pc, #280]	; (8000c4c <MX_GPIO_Init+0x14c>)
 8000b34:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b38:	6153      	str	r3, [r2, #20]
 8000b3a:	4b44      	ldr	r3, [pc, #272]	; (8000c4c <MX_GPIO_Init+0x14c>)
 8000b3c:	695b      	ldr	r3, [r3, #20]
 8000b3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b42:	607b      	str	r3, [r7, #4]
 8000b44:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b46:	4b41      	ldr	r3, [pc, #260]	; (8000c4c <MX_GPIO_Init+0x14c>)
 8000b48:	695b      	ldr	r3, [r3, #20]
 8000b4a:	4a40      	ldr	r2, [pc, #256]	; (8000c4c <MX_GPIO_Init+0x14c>)
 8000b4c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000b50:	6153      	str	r3, [r2, #20]
 8000b52:	4b3e      	ldr	r3, [pc, #248]	; (8000c4c <MX_GPIO_Init+0x14c>)
 8000b54:	695b      	ldr	r3, [r3, #20]
 8000b56:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000b5a:	603b      	str	r3, [r7, #0]
 8000b5c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 8000b5e:	2200      	movs	r2, #0
 8000b60:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 8000b64:	483a      	ldr	r0, [pc, #232]	; (8000c50 <MX_GPIO_Init+0x150>)
 8000b66:	f002 fdb5 	bl	80036d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, EN12_Pin|_1A_Pin|_2A_Pin|EN34_Pin
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	21f8      	movs	r1, #248	; 0xf8
 8000b6e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b72:	f002 fdaf 	bl	80036d4 <HAL_GPIO_WritePin>
                          |_3A_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, _4A_Pin|RST_ESP_Pin|EN_ESP_Pin|SPI2_CS_L_Pin
 8000b76:	2200      	movs	r2, #0
 8000b78:	f245 0107 	movw	r1, #20487	; 0x5007
 8000b7c:	4835      	ldr	r0, [pc, #212]	; (8000c54 <MX_GPIO_Init+0x154>)
 8000b7e:	f002 fda9 	bl	80036d4 <HAL_GPIO_WritePin>
                          |SPI2_CS_R_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PC13 PC14 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8000b82:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8000b86:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b88:	2301      	movs	r3, #1
 8000b8a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b90:	2300      	movs	r3, #0
 8000b92:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b94:	f107 030c 	add.w	r3, r7, #12
 8000b98:	4619      	mov	r1, r3
 8000b9a:	482d      	ldr	r0, [pc, #180]	; (8000c50 <MX_GPIO_Init+0x150>)
 8000b9c:	f002 fc28 	bl	80033f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : EN12_Pin _1A_Pin _2A_Pin EN34_Pin
                           _3A_Pin */
  GPIO_InitStruct.Pin = EN12_Pin|_1A_Pin|_2A_Pin|EN34_Pin
 8000ba0:	23f8      	movs	r3, #248	; 0xf8
 8000ba2:	60fb      	str	r3, [r7, #12]
                          |_3A_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ba4:	2301      	movs	r3, #1
 8000ba6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba8:	2300      	movs	r3, #0
 8000baa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000bac:	2303      	movs	r3, #3
 8000bae:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bb0:	f107 030c 	add.w	r3, r7, #12
 8000bb4:	4619      	mov	r1, r3
 8000bb6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000bba:	f002 fc19 	bl	80033f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : _4A_Pin */
  GPIO_InitStruct.Pin = _4A_Pin;
 8000bbe:	2301      	movs	r3, #1
 8000bc0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bc2:	2301      	movs	r3, #1
 8000bc4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000bca:	2303      	movs	r3, #3
 8000bcc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(_4A_GPIO_Port, &GPIO_InitStruct);
 8000bce:	f107 030c 	add.w	r3, r7, #12
 8000bd2:	4619      	mov	r1, r3
 8000bd4:	481f      	ldr	r0, [pc, #124]	; (8000c54 <MX_GPIO_Init+0x154>)
 8000bd6:	f002 fc0b 	bl	80033f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : RST_ESP_Pin EN_ESP_Pin */
  GPIO_InitStruct.Pin = RST_ESP_Pin|EN_ESP_Pin;
 8000bda:	2306      	movs	r3, #6
 8000bdc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bde:	2301      	movs	r3, #1
 8000be0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be2:	2300      	movs	r3, #0
 8000be4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000be6:	2300      	movs	r3, #0
 8000be8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bea:	f107 030c 	add.w	r3, r7, #12
 8000bee:	4619      	mov	r1, r3
 8000bf0:	4818      	ldr	r0, [pc, #96]	; (8000c54 <MX_GPIO_Init+0x154>)
 8000bf2:	f002 fbfd 	bl	80033f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI2_CS_L_Pin SPI2_CS_R_Pin */
  GPIO_InitStruct.Pin = SPI2_CS_L_Pin|SPI2_CS_R_Pin;
 8000bf6:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
 8000bfa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bfc:	2301      	movs	r3, #1
 8000bfe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c00:	2300      	movs	r3, #0
 8000c02:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8000c04:	2301      	movs	r3, #1
 8000c06:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c08:	f107 030c 	add.w	r3, r7, #12
 8000c0c:	4619      	mov	r1, r3
 8000c0e:	4811      	ldr	r0, [pc, #68]	; (8000c54 <MX_GPIO_Init+0x154>)
 8000c10:	f002 fbee 	bl	80033f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA10 PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000c14:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000c18:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000c1a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000c1e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c20:	2300      	movs	r3, #0
 8000c22:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c24:	f107 030c 	add.w	r3, r7, #12
 8000c28:	4619      	mov	r1, r3
 8000c2a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c2e:	f002 fbdf 	bl	80033f0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8000c32:	2200      	movs	r2, #0
 8000c34:	2105      	movs	r1, #5
 8000c36:	2028      	movs	r0, #40	; 0x28
 8000c38:	f002 faa6 	bl	8003188 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000c3c:	2028      	movs	r0, #40	; 0x28
 8000c3e:	f002 fabf 	bl	80031c0 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000c42:	bf00      	nop
 8000c44:	3720      	adds	r7, #32
 8000c46:	46bd      	mov	sp, r7
 8000c48:	bd80      	pop	{r7, pc}
 8000c4a:	bf00      	nop
 8000c4c:	40021000 	.word	0x40021000
 8000c50:	48000800 	.word	0x48000800
 8000c54:	48000400 	.word	0x48000400

08000c58 <ADC1_configuration>:

/* USER CODE BEGIN 4 */
void ADC1_configuration(void)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	af00      	add	r7, sp, #0
	//NVIC configuration
	NVIC->IP[11] |= 0x70; //Priority 7
 8000c5c:	4b68      	ldr	r3, [pc, #416]	; (8000e00 <ADC1_configuration+0x1a8>)
 8000c5e:	f893 330b 	ldrb.w	r3, [r3, #779]	; 0x30b
 8000c62:	b2db      	uxtb	r3, r3
 8000c64:	4a66      	ldr	r2, [pc, #408]	; (8000e00 <ADC1_configuration+0x1a8>)
 8000c66:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8000c6a:	b2db      	uxtb	r3, r3
 8000c6c:	f882 330b 	strb.w	r3, [r2, #779]	; 0x30b
	NVIC->ISER[0] |= (1<<11); //Enable DMA1 channel 1 interrupt
 8000c70:	4b63      	ldr	r3, [pc, #396]	; (8000e00 <ADC1_configuration+0x1a8>)
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	4a62      	ldr	r2, [pc, #392]	; (8000e00 <ADC1_configuration+0x1a8>)
 8000c76:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000c7a:	6013      	str	r3, [r2, #0]
	NVIC->IP[18] |= 0x70; //Priority 7
 8000c7c:	4b60      	ldr	r3, [pc, #384]	; (8000e00 <ADC1_configuration+0x1a8>)
 8000c7e:	f893 3312 	ldrb.w	r3, [r3, #786]	; 0x312
 8000c82:	b2db      	uxtb	r3, r3
 8000c84:	4a5e      	ldr	r2, [pc, #376]	; (8000e00 <ADC1_configuration+0x1a8>)
 8000c86:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8000c8a:	b2db      	uxtb	r3, r3
 8000c8c:	f882 3312 	strb.w	r3, [r2, #786]	; 0x312
	NVIC->ISER[0] |= (1<<18); //Enable ADC1 global interrupt
 8000c90:	4b5b      	ldr	r3, [pc, #364]	; (8000e00 <ADC1_configuration+0x1a8>)
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	4a5a      	ldr	r2, [pc, #360]	; (8000e00 <ADC1_configuration+0x1a8>)
 8000c96:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000c9a:	6013      	str	r3, [r2, #0]
	//DMA configuration for ADC1
	RCC->AHBENR |= RCC_AHBENR_DMA1EN; // Enable the DMA1 clock
 8000c9c:	4b59      	ldr	r3, [pc, #356]	; (8000e04 <ADC1_configuration+0x1ac>)
 8000c9e:	695b      	ldr	r3, [r3, #20]
 8000ca0:	4a58      	ldr	r2, [pc, #352]	; (8000e04 <ADC1_configuration+0x1ac>)
 8000ca2:	f043 0301 	orr.w	r3, r3, #1
 8000ca6:	6153      	str	r3, [r2, #20]
	DMA1_Channel1->CCR &= ~DMA_CCR_EN;
 8000ca8:	4b57      	ldr	r3, [pc, #348]	; (8000e08 <ADC1_configuration+0x1b0>)
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	4a56      	ldr	r2, [pc, #344]	; (8000e08 <ADC1_configuration+0x1b0>)
 8000cae:	f023 0301 	bic.w	r3, r3, #1
 8000cb2:	6013      	str	r3, [r2, #0]

	DMA1_Channel1->CCR |= (1<<10); // Bits 11:10 MSIZE[1:0]: Memory size  01: 16-bits
 8000cb4:	4b54      	ldr	r3, [pc, #336]	; (8000e08 <ADC1_configuration+0x1b0>)
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	4a53      	ldr	r2, [pc, #332]	; (8000e08 <ADC1_configuration+0x1b0>)
 8000cba:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000cbe:	6013      	str	r3, [r2, #0]
	DMA1_Channel1->CCR |= (1<<8); // Bits 9:8 PSIZE[1:0]: Peripheral size  01: 16-bits
 8000cc0:	4b51      	ldr	r3, [pc, #324]	; (8000e08 <ADC1_configuration+0x1b0>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	4a50      	ldr	r2, [pc, #320]	; (8000e08 <ADC1_configuration+0x1b0>)
 8000cc6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000cca:	6013      	str	r3, [r2, #0]
	DMA1_Channel1->CCR |= DMA_CCR_MINC;
 8000ccc:	4b4e      	ldr	r3, [pc, #312]	; (8000e08 <ADC1_configuration+0x1b0>)
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	4a4d      	ldr	r2, [pc, #308]	; (8000e08 <ADC1_configuration+0x1b0>)
 8000cd2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000cd6:	6013      	str	r3, [r2, #0]
	DMA1_Channel1->CCR |= DMA_CCR_CIRC;
 8000cd8:	4b4b      	ldr	r3, [pc, #300]	; (8000e08 <ADC1_configuration+0x1b0>)
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	4a4a      	ldr	r2, [pc, #296]	; (8000e08 <ADC1_configuration+0x1b0>)
 8000cde:	f043 0320 	orr.w	r3, r3, #32
 8000ce2:	6013      	str	r3, [r2, #0]
	DMA1_Channel1->CCR |= DMA_CCR_TCIE;
 8000ce4:	4b48      	ldr	r3, [pc, #288]	; (8000e08 <ADC1_configuration+0x1b0>)
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	4a47      	ldr	r2, [pc, #284]	; (8000e08 <ADC1_configuration+0x1b0>)
 8000cea:	f043 0302 	orr.w	r3, r3, #2
 8000cee:	6013      	str	r3, [r2, #0]
	DMA1_Channel1->CCR &= ~DMA_CCR_HTIE;
 8000cf0:	4b45      	ldr	r3, [pc, #276]	; (8000e08 <ADC1_configuration+0x1b0>)
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	4a44      	ldr	r2, [pc, #272]	; (8000e08 <ADC1_configuration+0x1b0>)
 8000cf6:	f023 0304 	bic.w	r3, r3, #4
 8000cfa:	6013      	str	r3, [r2, #0]
	DMA1_Channel1->CCR &= ~DMA_CCR_TEIE;
 8000cfc:	4b42      	ldr	r3, [pc, #264]	; (8000e08 <ADC1_configuration+0x1b0>)
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	4a41      	ldr	r2, [pc, #260]	; (8000e08 <ADC1_configuration+0x1b0>)
 8000d02:	f023 0308 	bic.w	r3, r3, #8
 8000d06:	6013      	str	r3, [r2, #0]

	DMA1_Channel1->CNDTR = 10;
 8000d08:	4b3f      	ldr	r3, [pc, #252]	; (8000e08 <ADC1_configuration+0x1b0>)
 8000d0a:	220a      	movs	r2, #10
 8000d0c:	605a      	str	r2, [r3, #4]
	DMA1_Channel1->CPAR = (uint32_t)&(ADC1->DR);
 8000d0e:	4b3e      	ldr	r3, [pc, #248]	; (8000e08 <ADC1_configuration+0x1b0>)
 8000d10:	4a3e      	ldr	r2, [pc, #248]	; (8000e0c <ADC1_configuration+0x1b4>)
 8000d12:	609a      	str	r2, [r3, #8]
	DMA1_Channel1->CMAR = (uint32_t)&batteryVoltage[0];
 8000d14:	4b3c      	ldr	r3, [pc, #240]	; (8000e08 <ADC1_configuration+0x1b0>)
 8000d16:	4a3e      	ldr	r2, [pc, #248]	; (8000e10 <ADC1_configuration+0x1b8>)
 8000d18:	60da      	str	r2, [r3, #12]
//	ADC1->CR |= ADC_CR_ADEN;
//	while((ADC1->ISR & ADC_ISR_ADRDY) != ADC_ISR_ADRDY) __asm__ volatile("NOP");
//	ADC1->CR |= ADC_CR_ADSTART;
//	HAL_Delay(20);
//	DMA1_Channel1->CCR |= DMA_CCR_EN;
	__asm__ volatile("NOP");
 8000d1a:	bf00      	nop
	if(batteryVoltage[0] == 0) {
 8000d1c:	4b3c      	ldr	r3, [pc, #240]	; (8000e10 <ADC1_configuration+0x1b8>)
 8000d1e:	881b      	ldrh	r3, [r3, #0]
 8000d20:	b29b      	uxth	r3, r3
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d16a      	bne.n	8000dfc <ADC1_configuration+0x1a4>
		if((ADC1->CR & ADC_CR_ADEN) == ADC_CR_ADEN) {
 8000d26:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000d2a:	689b      	ldr	r3, [r3, #8]
 8000d2c:	f003 0301 	and.w	r3, r3, #1
 8000d30:	2b01      	cmp	r3, #1
 8000d32:	d12d      	bne.n	8000d90 <ADC1_configuration+0x138>
			DMA1_Channel1->CCR &= ~DMA_CCR_EN;
 8000d34:	4b34      	ldr	r3, [pc, #208]	; (8000e08 <ADC1_configuration+0x1b0>)
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	4a33      	ldr	r2, [pc, #204]	; (8000e08 <ADC1_configuration+0x1b0>)
 8000d3a:	f023 0301 	bic.w	r3, r3, #1
 8000d3e:	6013      	str	r3, [r2, #0]
			ADC1->CR |= ADC_CR_ADSTP;
 8000d40:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000d44:	689b      	ldr	r3, [r3, #8]
 8000d46:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000d4a:	f043 0310 	orr.w	r3, r3, #16
 8000d4e:	6093      	str	r3, [r2, #8]
			while((ADC1->CR & ADC_CR_ADSTP) == ADC_CR_ADSTP) __asm__ volatile("NOP");
 8000d50:	e000      	b.n	8000d54 <ADC1_configuration+0xfc>
 8000d52:	bf00      	nop
 8000d54:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000d58:	689b      	ldr	r3, [r3, #8]
 8000d5a:	f003 0310 	and.w	r3, r3, #16
 8000d5e:	2b10      	cmp	r3, #16
 8000d60:	d0f7      	beq.n	8000d52 <ADC1_configuration+0xfa>
			HAL_Delay(5);
 8000d62:	2005      	movs	r0, #5
 8000d64:	f001 fc96 	bl	8002694 <HAL_Delay>
			ADC1->CR |= ADC_CR_ADDIS;
 8000d68:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000d6c:	689b      	ldr	r3, [r3, #8]
 8000d6e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000d72:	f043 0302 	orr.w	r3, r3, #2
 8000d76:	6093      	str	r3, [r2, #8]
			while((ADC1->CR & ADC_CR_ADDIS) == ADC_CR_ADDIS) __asm__ volatile("NOP");
 8000d78:	e000      	b.n	8000d7c <ADC1_configuration+0x124>
 8000d7a:	bf00      	nop
 8000d7c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000d80:	689b      	ldr	r3, [r3, #8]
 8000d82:	f003 0302 	and.w	r3, r3, #2
 8000d86:	2b02      	cmp	r3, #2
 8000d88:	d0f7      	beq.n	8000d7a <ADC1_configuration+0x122>
			HAL_Delay(20);
 8000d8a:	2014      	movs	r0, #20
 8000d8c:	f001 fc82 	bl	8002694 <HAL_Delay>
		}
		MX_ADC1_Init();
 8000d90:	f7ff fd78 	bl	8000884 <MX_ADC1_Init>
		ADC1->CFGR |= ADC_CFGR_DMACFG;
 8000d94:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000d98:	68db      	ldr	r3, [r3, #12]
 8000d9a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000d9e:	f043 0302 	orr.w	r3, r3, #2
 8000da2:	60d3      	str	r3, [r2, #12]
		ADC1->CFGR |= ADC_CFGR_DMAEN;
 8000da4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000da8:	68db      	ldr	r3, [r3, #12]
 8000daa:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000dae:	f043 0301 	orr.w	r3, r3, #1
 8000db2:	60d3      	str	r3, [r2, #12]
		ADC1->CR |= ADC_CR_ADEN;
 8000db4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000db8:	689b      	ldr	r3, [r3, #8]
 8000dba:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000dbe:	f043 0301 	orr.w	r3, r3, #1
 8000dc2:	6093      	str	r3, [r2, #8]
		while((ADC1->ISR & ADC_ISR_ADRDY) != ADC_ISR_ADRDY) __asm__ volatile("NOP");
 8000dc4:	e000      	b.n	8000dc8 <ADC1_configuration+0x170>
 8000dc6:	bf00      	nop
 8000dc8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	f003 0301 	and.w	r3, r3, #1
 8000dd2:	2b01      	cmp	r3, #1
 8000dd4:	d1f7      	bne.n	8000dc6 <ADC1_configuration+0x16e>
		ADC1->CR |= ADC_CR_ADSTART;
 8000dd6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000dda:	689b      	ldr	r3, [r3, #8]
 8000ddc:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000de0:	f043 0304 	orr.w	r3, r3, #4
 8000de4:	6093      	str	r3, [r2, #8]
		HAL_Delay(20);
 8000de6:	2014      	movs	r0, #20
 8000de8:	f001 fc54 	bl	8002694 <HAL_Delay>
		DMA1_Channel1->CCR |= DMA_CCR_EN;
 8000dec:	4b06      	ldr	r3, [pc, #24]	; (8000e08 <ADC1_configuration+0x1b0>)
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	4a05      	ldr	r2, [pc, #20]	; (8000e08 <ADC1_configuration+0x1b0>)
 8000df2:	f043 0301 	orr.w	r3, r3, #1
 8000df6:	6013      	str	r3, [r2, #0]
		__asm__ volatile("NOP");
 8000df8:	bf00      	nop
	}
	return;
 8000dfa:	bf00      	nop
 8000dfc:	bf00      	nop
}
 8000dfe:	bd80      	pop	{r7, pc}
 8000e00:	e000e100 	.word	0xe000e100
 8000e04:	40021000 	.word	0x40021000
 8000e08:	40020008 	.word	0x40020008
 8000e0c:	50000040 	.word	0x50000040
 8000e10:	200009a8 	.word	0x200009a8

08000e14 <TIM1_configuration>:

void TIM1_configuration(void)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	af00      	add	r7, sp, #0
    // Enable the TIM1 clock
    RCC->APB2ENR |= RCC_APB2ENR_TIM1EN;
 8000e18:	4b38      	ldr	r3, [pc, #224]	; (8000efc <TIM1_configuration+0xe8>)
 8000e1a:	699b      	ldr	r3, [r3, #24]
 8000e1c:	4a37      	ldr	r2, [pc, #220]	; (8000efc <TIM1_configuration+0xe8>)
 8000e1e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000e22:	6193      	str	r3, [r2, #24]

    // Configure GPIO pins for TIM1 PA9-CH2 and PA8-CH1
    GPIOA->MODER |= (1<<17);
 8000e24:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000e2e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e32:	6013      	str	r3, [r2, #0]
    GPIOA->MODER |= (1<<19);
 8000e34:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000e3e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000e42:	6013      	str	r3, [r2, #0]
    GPIOA->PUPDR |= (1<<17); //Pull-down
 8000e44:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000e48:	68db      	ldr	r3, [r3, #12]
 8000e4a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000e4e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e52:	60d3      	str	r3, [r2, #12]
    GPIOA->PUPDR |= (1<<19); //Pull-down
 8000e54:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000e58:	68db      	ldr	r3, [r3, #12]
 8000e5a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000e5e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000e62:	60d3      	str	r3, [r2, #12]
    GPIOA->AFR[1] |= (6); //AF6
 8000e64:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000e68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e6a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000e6e:	f043 0306 	orr.w	r3, r3, #6
 8000e72:	6253      	str	r3, [r2, #36]	; 0x24
    GPIOA->AFR[1] |= (6<<4); //AF6
 8000e74:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000e78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e7a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000e7e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8000e82:	6253      	str	r3, [r2, #36]	; 0x24

    // Configure TIM1
	TIM1->CR1 |= TIM_CR1_ARPE; //ARPE: Auto-reload preload enable
 8000e84:	4b1e      	ldr	r3, [pc, #120]	; (8000f00 <TIM1_configuration+0xec>)
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	4a1d      	ldr	r2, [pc, #116]	; (8000f00 <TIM1_configuration+0xec>)
 8000e8a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000e8e:	6013      	str	r3, [r2, #0]
	TIM1->SMCR |= (TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0); // Encoder mode 3
 8000e90:	4b1b      	ldr	r3, [pc, #108]	; (8000f00 <TIM1_configuration+0xec>)
 8000e92:	689b      	ldr	r3, [r3, #8]
 8000e94:	4a1a      	ldr	r2, [pc, #104]	; (8000f00 <TIM1_configuration+0xec>)
 8000e96:	f043 0303 	orr.w	r3, r3, #3
 8000e9a:	6093      	str	r3, [r2, #8]
	TIM1->DIER |= TIM_DIER_UIE; //UIE: Update interrupt enable
 8000e9c:	4b18      	ldr	r3, [pc, #96]	; (8000f00 <TIM1_configuration+0xec>)
 8000e9e:	68db      	ldr	r3, [r3, #12]
 8000ea0:	4a17      	ldr	r2, [pc, #92]	; (8000f00 <TIM1_configuration+0xec>)
 8000ea2:	f043 0301 	orr.w	r3, r3, #1
 8000ea6:	60d3      	str	r3, [r2, #12]

	TIM1->CCMR1 |= (1<<0);
 8000ea8:	4b15      	ldr	r3, [pc, #84]	; (8000f00 <TIM1_configuration+0xec>)
 8000eaa:	699b      	ldr	r3, [r3, #24]
 8000eac:	4a14      	ldr	r2, [pc, #80]	; (8000f00 <TIM1_configuration+0xec>)
 8000eae:	f043 0301 	orr.w	r3, r3, #1
 8000eb2:	6193      	str	r3, [r2, #24]
	TIM1->CCMR1 |= (1<<8);
 8000eb4:	4b12      	ldr	r3, [pc, #72]	; (8000f00 <TIM1_configuration+0xec>)
 8000eb6:	699b      	ldr	r3, [r3, #24]
 8000eb8:	4a11      	ldr	r2, [pc, #68]	; (8000f00 <TIM1_configuration+0xec>)
 8000eba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ebe:	6193      	str	r3, [r2, #24]
	TIM1->CCER |= (1<<0);
 8000ec0:	4b0f      	ldr	r3, [pc, #60]	; (8000f00 <TIM1_configuration+0xec>)
 8000ec2:	6a1b      	ldr	r3, [r3, #32]
 8000ec4:	4a0e      	ldr	r2, [pc, #56]	; (8000f00 <TIM1_configuration+0xec>)
 8000ec6:	f043 0301 	orr.w	r3, r3, #1
 8000eca:	6213      	str	r3, [r2, #32]
	TIM1->CCER |= (1<<4);
 8000ecc:	4b0c      	ldr	r3, [pc, #48]	; (8000f00 <TIM1_configuration+0xec>)
 8000ece:	6a1b      	ldr	r3, [r3, #32]
 8000ed0:	4a0b      	ldr	r2, [pc, #44]	; (8000f00 <TIM1_configuration+0xec>)
 8000ed2:	f043 0310 	orr.w	r3, r3, #16
 8000ed6:	6213      	str	r3, [r2, #32]

	TIM1->PSC = 7; //7+1 = 8
 8000ed8:	4b09      	ldr	r3, [pc, #36]	; (8000f00 <TIM1_configuration+0xec>)
 8000eda:	2207      	movs	r2, #7
 8000edc:	629a      	str	r2, [r3, #40]	; 0x28

//	TIM1->RCR = 0xFFFF; // Repetition counter value

    // Enable the TIM1 interrupt
    NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8000ede:	2019      	movs	r0, #25
 8000ee0:	f7ff fab2 	bl	8000448 <__NVIC_EnableIRQ>

    // Set priority for the TIM1 interrupt
    NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 5); // Adjust priority as needed
 8000ee4:	2105      	movs	r1, #5
 8000ee6:	2019      	movs	r0, #25
 8000ee8:	f7ff facc 	bl	8000484 <__NVIC_SetPriority>

    // Enable the TIM1 counter
    TIM1->CR1 |= TIM_CR1_CEN;
 8000eec:	4b04      	ldr	r3, [pc, #16]	; (8000f00 <TIM1_configuration+0xec>)
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	4a03      	ldr	r2, [pc, #12]	; (8000f00 <TIM1_configuration+0xec>)
 8000ef2:	f043 0301 	orr.w	r3, r3, #1
 8000ef6:	6013      	str	r3, [r2, #0]
}
 8000ef8:	bf00      	nop
 8000efa:	bd80      	pop	{r7, pc}
 8000efc:	40021000 	.word	0x40021000
 8000f00:	40012c00 	.word	0x40012c00

08000f04 <TIM2_configuration>:

void TIM2_configuration(void)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	af00      	add	r7, sp, #0
    // Enable the TIM2 clock
    RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 8000f08:	4b43      	ldr	r3, [pc, #268]	; (8001018 <TIM2_configuration+0x114>)
 8000f0a:	69db      	ldr	r3, [r3, #28]
 8000f0c:	4a42      	ldr	r2, [pc, #264]	; (8001018 <TIM2_configuration+0x114>)
 8000f0e:	f043 0301 	orr.w	r3, r3, #1
 8000f12:	61d3      	str	r3, [r2, #28]

    // Configure GPIO pins for TIM2 PA1-CH2 and PA0-CH1
    GPIOA->MODER |= (1<<1);
 8000f14:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000f1e:	f043 0302 	orr.w	r3, r3, #2
 8000f22:	6013      	str	r3, [r2, #0]
    GPIOA->MODER |= (1<<3);
 8000f24:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000f2e:	f043 0308 	orr.w	r3, r3, #8
 8000f32:	6013      	str	r3, [r2, #0]
    GPIOA->PUPDR |= (1<<1); //Pull-down
 8000f34:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000f38:	68db      	ldr	r3, [r3, #12]
 8000f3a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000f3e:	f043 0302 	orr.w	r3, r3, #2
 8000f42:	60d3      	str	r3, [r2, #12]
    GPIOA->PUPDR |= (1<<3); //Pull-down
 8000f44:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000f48:	68db      	ldr	r3, [r3, #12]
 8000f4a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000f4e:	f043 0308 	orr.w	r3, r3, #8
 8000f52:	60d3      	str	r3, [r2, #12]
    GPIOA->AFR[0] |= (1); //AF1
 8000f54:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000f58:	6a1b      	ldr	r3, [r3, #32]
 8000f5a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000f5e:	f043 0301 	orr.w	r3, r3, #1
 8000f62:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[0] |= (1<<4); //AF1
 8000f64:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000f68:	6a1b      	ldr	r3, [r3, #32]
 8000f6a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000f6e:	f043 0310 	orr.w	r3, r3, #16
 8000f72:	6213      	str	r3, [r2, #32]

    // Configure TIM2
	TIM2->CR1 |= TIM_CR1_ARPE; //ARPE: Auto-reload preload enable
 8000f74:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000f7e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000f82:	6013      	str	r3, [r2, #0]
	TIM2->SMCR |= (TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0); // Encoder mode 3
 8000f84:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000f88:	689b      	ldr	r3, [r3, #8]
 8000f8a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000f8e:	f043 0303 	orr.w	r3, r3, #3
 8000f92:	6093      	str	r3, [r2, #8]
	TIM2->DIER |= TIM_DIER_UIE; //UIE: Update interrupt enable
 8000f94:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000f98:	68db      	ldr	r3, [r3, #12]
 8000f9a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000f9e:	f043 0301 	orr.w	r3, r3, #1
 8000fa2:	60d3      	str	r3, [r2, #12]

	TIM2->CCMR1 |= (1<<0);
 8000fa4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000fa8:	699b      	ldr	r3, [r3, #24]
 8000faa:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000fae:	f043 0301 	orr.w	r3, r3, #1
 8000fb2:	6193      	str	r3, [r2, #24]
	TIM2->CCMR1 |= (1<<8);
 8000fb4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000fb8:	699b      	ldr	r3, [r3, #24]
 8000fba:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000fbe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000fc2:	6193      	str	r3, [r2, #24]
	TIM2->CCER |= (1<<0);
 8000fc4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000fc8:	6a1b      	ldr	r3, [r3, #32]
 8000fca:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000fce:	f043 0301 	orr.w	r3, r3, #1
 8000fd2:	6213      	str	r3, [r2, #32]
	TIM2->CCER |= (1<<4);
 8000fd4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000fd8:	6a1b      	ldr	r3, [r3, #32]
 8000fda:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000fde:	f043 0310 	orr.w	r3, r3, #16
 8000fe2:	6213      	str	r3, [r2, #32]

	TIM2->PSC = 7; //7+1 = 8
 8000fe4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000fe8:	2207      	movs	r2, #7
 8000fea:	629a      	str	r2, [r3, #40]	; 0x28
	TIM2->ARR = 0xFFFF; //65535
 8000fec:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000ff0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000ff4:	62da      	str	r2, [r3, #44]	; 0x2c

    // Enable the TIM2 interrupt
    NVIC_EnableIRQ(TIM2_IRQn);
 8000ff6:	201c      	movs	r0, #28
 8000ff8:	f7ff fa26 	bl	8000448 <__NVIC_EnableIRQ>

    // Set priority for the TIM2 interrupt
    NVIC_SetPriority(TIM2_IRQn, 5); // Adjust priority as needed
 8000ffc:	2105      	movs	r1, #5
 8000ffe:	201c      	movs	r0, #28
 8001000:	f7ff fa40 	bl	8000484 <__NVIC_SetPriority>

    // Enable the TIM2 counter
    TIM2->CR1 |= TIM_CR1_CEN;
 8001004:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800100e:	f043 0301 	orr.w	r3, r3, #1
 8001012:	6013      	str	r3, [r2, #0]
}
 8001014:	bf00      	nop
 8001016:	bd80      	pop	{r7, pc}
 8001018:	40021000 	.word	0x40021000

0800101c <TIM16_additional_configuration>:

void TIM16_additional_configuration(void)
{
 800101c:	b480      	push	{r7}
 800101e:	af00      	add	r7, sp, #0
	TIM16->DIER |= TIM_DIER_UIE; //UIE: Update interrupt enable
 8001020:	4b08      	ldr	r3, [pc, #32]	; (8001044 <TIM16_additional_configuration+0x28>)
 8001022:	68db      	ldr	r3, [r3, #12]
 8001024:	4a07      	ldr	r2, [pc, #28]	; (8001044 <TIM16_additional_configuration+0x28>)
 8001026:	f043 0301 	orr.w	r3, r3, #1
 800102a:	60d3      	str	r3, [r2, #12]
	TIM16->CR1 |= TIM_CR1_CEN;
 800102c:	4b05      	ldr	r3, [pc, #20]	; (8001044 <TIM16_additional_configuration+0x28>)
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	4a04      	ldr	r2, [pc, #16]	; (8001044 <TIM16_additional_configuration+0x28>)
 8001032:	f043 0301 	orr.w	r3, r3, #1
 8001036:	6013      	str	r3, [r2, #0]
}
 8001038:	bf00      	nop
 800103a:	46bd      	mov	sp, r7
 800103c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001040:	4770      	bx	lr
 8001042:	bf00      	nop
 8001044:	40014400 	.word	0x40014400

08001048 <TIM17_additional_configuration>:

void TIM17_additional_configuration(void)
{
 8001048:	b480      	push	{r7}
 800104a:	af00      	add	r7, sp, #0
	TIM17->DIER |= TIM_DIER_UIE; //UIE: Update interrupt enable
 800104c:	4b08      	ldr	r3, [pc, #32]	; (8001070 <TIM17_additional_configuration+0x28>)
 800104e:	68db      	ldr	r3, [r3, #12]
 8001050:	4a07      	ldr	r2, [pc, #28]	; (8001070 <TIM17_additional_configuration+0x28>)
 8001052:	f043 0301 	orr.w	r3, r3, #1
 8001056:	60d3      	str	r3, [r2, #12]
	TIM17->CR1 |= TIM_CR1_CEN;
 8001058:	4b05      	ldr	r3, [pc, #20]	; (8001070 <TIM17_additional_configuration+0x28>)
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	4a04      	ldr	r2, [pc, #16]	; (8001070 <TIM17_additional_configuration+0x28>)
 800105e:	f043 0301 	orr.w	r3, r3, #1
 8001062:	6013      	str	r3, [r2, #0]
}
 8001064:	bf00      	nop
 8001066:	46bd      	mov	sp, r7
 8001068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106c:	4770      	bx	lr
 800106e:	bf00      	nop
 8001070:	40014800 	.word	0x40014800

08001074 <USART3_additional_configuration>:

void USART3_additional_configuration(void)
{
 8001074:	b480      	push	{r7}
 8001076:	af00      	add	r7, sp, #0
	//DMA configuration for UART3
	RCC->AHBENR |= RCC_AHBENR_DMA1EN; // Enable the DMA1 clock
 8001078:	4b41      	ldr	r3, [pc, #260]	; (8001180 <USART3_additional_configuration+0x10c>)
 800107a:	695b      	ldr	r3, [r3, #20]
 800107c:	4a40      	ldr	r2, [pc, #256]	; (8001180 <USART3_additional_configuration+0x10c>)
 800107e:	f043 0301 	orr.w	r3, r3, #1
 8001082:	6153      	str	r3, [r2, #20]

	DMA1_Channel3->CCR &= ~DMA_CCR_EN;
 8001084:	4b3f      	ldr	r3, [pc, #252]	; (8001184 <USART3_additional_configuration+0x110>)
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	4a3e      	ldr	r2, [pc, #248]	; (8001184 <USART3_additional_configuration+0x110>)
 800108a:	f023 0301 	bic.w	r3, r3, #1
 800108e:	6013      	str	r3, [r2, #0]

	DMA1_Channel3->CCR |= DMA_CCR_MINC;
 8001090:	4b3c      	ldr	r3, [pc, #240]	; (8001184 <USART3_additional_configuration+0x110>)
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	4a3b      	ldr	r2, [pc, #236]	; (8001184 <USART3_additional_configuration+0x110>)
 8001096:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800109a:	6013      	str	r3, [r2, #0]
	DMA1_Channel3->CCR |= DMA_CCR_CIRC;
 800109c:	4b39      	ldr	r3, [pc, #228]	; (8001184 <USART3_additional_configuration+0x110>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	4a38      	ldr	r2, [pc, #224]	; (8001184 <USART3_additional_configuration+0x110>)
 80010a2:	f043 0320 	orr.w	r3, r3, #32
 80010a6:	6013      	str	r3, [r2, #0]
//		DMA1_Channel3->CCR |= DMA_CCR_TCIE;
	DMA1_Channel3->CCR &= ~DMA_CCR_TCIE;
 80010a8:	4b36      	ldr	r3, [pc, #216]	; (8001184 <USART3_additional_configuration+0x110>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	4a35      	ldr	r2, [pc, #212]	; (8001184 <USART3_additional_configuration+0x110>)
 80010ae:	f023 0302 	bic.w	r3, r3, #2
 80010b2:	6013      	str	r3, [r2, #0]
	DMA1_Channel3->CCR &= ~DMA_CCR_HTIE;
 80010b4:	4b33      	ldr	r3, [pc, #204]	; (8001184 <USART3_additional_configuration+0x110>)
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	4a32      	ldr	r2, [pc, #200]	; (8001184 <USART3_additional_configuration+0x110>)
 80010ba:	f023 0304 	bic.w	r3, r3, #4
 80010be:	6013      	str	r3, [r2, #0]
	DMA1_Channel3->CCR &= ~DMA_CCR_TEIE;
 80010c0:	4b30      	ldr	r3, [pc, #192]	; (8001184 <USART3_additional_configuration+0x110>)
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	4a2f      	ldr	r2, [pc, #188]	; (8001184 <USART3_additional_configuration+0x110>)
 80010c6:	f023 0308 	bic.w	r3, r3, #8
 80010ca:	6013      	str	r3, [r2, #0]

	DMA1_Channel3->CNDTR = ESPBUFFERSIZE;
 80010cc:	4b2d      	ldr	r3, [pc, #180]	; (8001184 <USART3_additional_configuration+0x110>)
 80010ce:	f240 12ff 	movw	r2, #511	; 0x1ff
 80010d2:	605a      	str	r2, [r3, #4]
	DMA1_Channel3->CPAR = (uint32_t)&(USART3->RDR);
 80010d4:	4b2b      	ldr	r3, [pc, #172]	; (8001184 <USART3_additional_configuration+0x110>)
 80010d6:	4a2c      	ldr	r2, [pc, #176]	; (8001188 <USART3_additional_configuration+0x114>)
 80010d8:	609a      	str	r2, [r3, #8]
	DMA1_Channel3->CMAR = (uint32_t)&rxBuffer[0];
 80010da:	4b2a      	ldr	r3, [pc, #168]	; (8001184 <USART3_additional_configuration+0x110>)
 80010dc:	4a2b      	ldr	r2, [pc, #172]	; (800118c <USART3_additional_configuration+0x118>)
 80010de:	60da      	str	r2, [r3, #12]

	USART3->CR3 &= ~USART_CR3_DMAR;
 80010e0:	4b2b      	ldr	r3, [pc, #172]	; (8001190 <USART3_additional_configuration+0x11c>)
 80010e2:	689b      	ldr	r3, [r3, #8]
 80010e4:	4a2a      	ldr	r2, [pc, #168]	; (8001190 <USART3_additional_configuration+0x11c>)
 80010e6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80010ea:	6093      	str	r3, [r2, #8]
	DMA1_Channel3->CCR &= ~DMA_CCR_EN;
 80010ec:	4b25      	ldr	r3, [pc, #148]	; (8001184 <USART3_additional_configuration+0x110>)
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	4a24      	ldr	r2, [pc, #144]	; (8001184 <USART3_additional_configuration+0x110>)
 80010f2:	f023 0301 	bic.w	r3, r3, #1
 80010f6:	6013      	str	r3, [r2, #0]

	DMA1_Channel2->CCR &= ~DMA_CCR_EN;
 80010f8:	4b26      	ldr	r3, [pc, #152]	; (8001194 <USART3_additional_configuration+0x120>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	4a25      	ldr	r2, [pc, #148]	; (8001194 <USART3_additional_configuration+0x120>)
 80010fe:	f023 0301 	bic.w	r3, r3, #1
 8001102:	6013      	str	r3, [r2, #0]

	DMA1_Channel2->CCR |= DMA_CCR_MINC;
 8001104:	4b23      	ldr	r3, [pc, #140]	; (8001194 <USART3_additional_configuration+0x120>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	4a22      	ldr	r2, [pc, #136]	; (8001194 <USART3_additional_configuration+0x120>)
 800110a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800110e:	6013      	str	r3, [r2, #0]
	DMA1_Channel2->CCR &= ~DMA_CCR_CIRC;
 8001110:	4b20      	ldr	r3, [pc, #128]	; (8001194 <USART3_additional_configuration+0x120>)
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	4a1f      	ldr	r2, [pc, #124]	; (8001194 <USART3_additional_configuration+0x120>)
 8001116:	f023 0320 	bic.w	r3, r3, #32
 800111a:	6013      	str	r3, [r2, #0]
	DMA1_Channel2->CCR |= DMA_CCR_DIR;
 800111c:	4b1d      	ldr	r3, [pc, #116]	; (8001194 <USART3_additional_configuration+0x120>)
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	4a1c      	ldr	r2, [pc, #112]	; (8001194 <USART3_additional_configuration+0x120>)
 8001122:	f043 0310 	orr.w	r3, r3, #16
 8001126:	6013      	str	r3, [r2, #0]
	DMA1_Channel2->CCR |= DMA_CCR_TCIE;
 8001128:	4b1a      	ldr	r3, [pc, #104]	; (8001194 <USART3_additional_configuration+0x120>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	4a19      	ldr	r2, [pc, #100]	; (8001194 <USART3_additional_configuration+0x120>)
 800112e:	f043 0302 	orr.w	r3, r3, #2
 8001132:	6013      	str	r3, [r2, #0]
	DMA1_Channel2->CCR &= ~DMA_CCR_HTIE;
 8001134:	4b17      	ldr	r3, [pc, #92]	; (8001194 <USART3_additional_configuration+0x120>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	4a16      	ldr	r2, [pc, #88]	; (8001194 <USART3_additional_configuration+0x120>)
 800113a:	f023 0304 	bic.w	r3, r3, #4
 800113e:	6013      	str	r3, [r2, #0]
	DMA1_Channel2->CCR &= ~DMA_CCR_TEIE;
 8001140:	4b14      	ldr	r3, [pc, #80]	; (8001194 <USART3_additional_configuration+0x120>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	4a13      	ldr	r2, [pc, #76]	; (8001194 <USART3_additional_configuration+0x120>)
 8001146:	f023 0308 	bic.w	r3, r3, #8
 800114a:	6013      	str	r3, [r2, #0]

	DMA1_Channel2->CNDTR = 0;
 800114c:	4b11      	ldr	r3, [pc, #68]	; (8001194 <USART3_additional_configuration+0x120>)
 800114e:	2200      	movs	r2, #0
 8001150:	605a      	str	r2, [r3, #4]
	DMA1_Channel2->CPAR = (uint32_t)&(USART3->TDR);
 8001152:	4b10      	ldr	r3, [pc, #64]	; (8001194 <USART3_additional_configuration+0x120>)
 8001154:	4a10      	ldr	r2, [pc, #64]	; (8001198 <USART3_additional_configuration+0x124>)
 8001156:	609a      	str	r2, [r3, #8]
	DMA1_Channel2->CMAR = (uint32_t)&txBuffer[0];
 8001158:	4b0e      	ldr	r3, [pc, #56]	; (8001194 <USART3_additional_configuration+0x120>)
 800115a:	4a10      	ldr	r2, [pc, #64]	; (800119c <USART3_additional_configuration+0x128>)
 800115c:	60da      	str	r2, [r3, #12]

	USART3->CR3 &= ~USART_CR3_DMAT;
 800115e:	4b0c      	ldr	r3, [pc, #48]	; (8001190 <USART3_additional_configuration+0x11c>)
 8001160:	689b      	ldr	r3, [r3, #8]
 8001162:	4a0b      	ldr	r2, [pc, #44]	; (8001190 <USART3_additional_configuration+0x11c>)
 8001164:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001168:	6093      	str	r3, [r2, #8]
	DMA1_Channel2->CCR &= ~DMA_CCR_EN;
 800116a:	4b0a      	ldr	r3, [pc, #40]	; (8001194 <USART3_additional_configuration+0x120>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	4a09      	ldr	r2, [pc, #36]	; (8001194 <USART3_additional_configuration+0x120>)
 8001170:	f023 0301 	bic.w	r3, r3, #1
 8001174:	6013      	str	r3, [r2, #0]
}
 8001176:	bf00      	nop
 8001178:	46bd      	mov	sp, r7
 800117a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117e:	4770      	bx	lr
 8001180:	40021000 	.word	0x40021000
 8001184:	40020030 	.word	0x40020030
 8001188:	40004824 	.word	0x40004824
 800118c:	20000c10 	.word	0x20000c10
 8001190:	40004800 	.word	0x40004800
 8001194:	4002001c 	.word	0x4002001c
 8001198:	40004828 	.word	0x40004828
 800119c:	20000a10 	.word	0x20000a10

080011a0 <timerForSendDataCallback>:

void timerForSendDataCallback(TimerHandle_t xTimer)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b082      	sub	sp, #8
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
	xEventGroupSetBits(timerFdsEventGroup, 0x1);
 80011a8:	4b04      	ldr	r3, [pc, #16]	; (80011bc <timerForSendDataCallback+0x1c>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	2101      	movs	r1, #1
 80011ae:	4618      	mov	r0, r3
 80011b0:	f005 f802 	bl	80061b8 <xEventGroupSetBits>
}
 80011b4:	bf00      	nop
 80011b6:	3708      	adds	r7, #8
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bd80      	pop	{r7, pc}
 80011bc:	20000e18 	.word	0x20000e18

080011c0 <psMeasure>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_psMeasure */
void psMeasure(void const * argument)
{
 80011c0:	b590      	push	{r4, r7, lr}
 80011c2:	b08b      	sub	sp, #44	; 0x2c
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	char measureResult[30];
	memset(measureResult, ' ', sizeof(measureResult));
 80011c8:	f107 0308 	add.w	r3, r7, #8
 80011cc:	221e      	movs	r2, #30
 80011ce:	2120      	movs	r1, #32
 80011d0:	4618      	mov	r0, r3
 80011d2:	f007 fd3b 	bl	8008c4c <memset>
  /* Infinite loop */
  for(;;)
  {
    osDelay(8);
 80011d6:	2008      	movs	r0, #8
 80011d8:	f004 ff64 	bl	80060a4 <osDelay>

    for(uint8_t i = 0; i < (sizeof(batteryVoltage)/sizeof(batteryVoltage[0])); i++) {
 80011dc:	2300      	movs	r3, #0
 80011de:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80011e2:	e010      	b.n	8001206 <psMeasure+0x46>
    	avrBatVoltage += batteryVoltage[i];
 80011e4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80011e8:	4a4a      	ldr	r2, [pc, #296]	; (8001314 <psMeasure+0x154>)
 80011ea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80011ee:	b29a      	uxth	r2, r3
 80011f0:	4b49      	ldr	r3, [pc, #292]	; (8001318 <psMeasure+0x158>)
 80011f2:	881b      	ldrh	r3, [r3, #0]
 80011f4:	4413      	add	r3, r2
 80011f6:	b29a      	uxth	r2, r3
 80011f8:	4b47      	ldr	r3, [pc, #284]	; (8001318 <psMeasure+0x158>)
 80011fa:	801a      	strh	r2, [r3, #0]
    for(uint8_t i = 0; i < (sizeof(batteryVoltage)/sizeof(batteryVoltage[0])); i++) {
 80011fc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001200:	3301      	adds	r3, #1
 8001202:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001206:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800120a:	2b09      	cmp	r3, #9
 800120c:	d9ea      	bls.n	80011e4 <psMeasure+0x24>
    }
    avrBatVoltage = avrBatVoltage / (sizeof(batteryVoltage)/sizeof(batteryVoltage[0]));
 800120e:	4b42      	ldr	r3, [pc, #264]	; (8001318 <psMeasure+0x158>)
 8001210:	881b      	ldrh	r3, [r3, #0]
 8001212:	4a42      	ldr	r2, [pc, #264]	; (800131c <psMeasure+0x15c>)
 8001214:	fba2 2303 	umull	r2, r3, r2, r3
 8001218:	08db      	lsrs	r3, r3, #3
 800121a:	b29a      	uxth	r2, r3
 800121c:	4b3e      	ldr	r3, [pc, #248]	; (8001318 <psMeasure+0x158>)
 800121e:	801a      	strh	r2, [r3, #0]
    if(avrBatVoltage > BATMAXV) {
 8001220:	4b3d      	ldr	r3, [pc, #244]	; (8001318 <psMeasure+0x158>)
 8001222:	881b      	ldrh	r3, [r3, #0]
 8001224:	f640 0298 	movw	r2, #2200	; 0x898
 8001228:	4293      	cmp	r3, r2
 800122a:	d92a      	bls.n	8001282 <psMeasure+0xc2>
    	memset(measureResult, ' ', sizeof(measureResult));
 800122c:	f107 0308 	add.w	r3, r7, #8
 8001230:	221e      	movs	r2, #30
 8001232:	2120      	movs	r1, #32
 8001234:	4618      	mov	r0, r3
 8001236:	f007 fd09 	bl	8008c4c <memset>
    	strcpy(measureResult, "Voltage > MAX");
 800123a:	f107 0308 	add.w	r3, r7, #8
 800123e:	4a38      	ldr	r2, [pc, #224]	; (8001320 <psMeasure+0x160>)
 8001240:	461c      	mov	r4, r3
 8001242:	4613      	mov	r3, r2
 8001244:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001246:	c407      	stmia	r4!, {r0, r1, r2}
 8001248:	8023      	strh	r3, [r4, #0]
    	xEventGroupClearBits(pc13EventGroup, 0xFFFFFF);
 800124a:	4b36      	ldr	r3, [pc, #216]	; (8001324 <psMeasure+0x164>)
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8001252:	4618      	mov	r0, r3
 8001254:	f004 ff54 	bl	8006100 <xEventGroupClearBits>
    	xEventGroupSetBits(pc13EventGroup, OVERVOLTAGEONLED);
 8001258:	4b32      	ldr	r3, [pc, #200]	; (8001324 <psMeasure+0x164>)
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	2101      	movs	r1, #1
 800125e:	4618      	mov	r0, r3
 8001260:	f004 ffaa 	bl	80061b8 <xEventGroupSetBits>
    	xEventGroupClearBits(pc14EventGroup, 0xFFFFFF);
 8001264:	4b30      	ldr	r3, [pc, #192]	; (8001328 <psMeasure+0x168>)
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800126c:	4618      	mov	r0, r3
 800126e:	f004 ff47 	bl	8006100 <xEventGroupClearBits>
    	xEventGroupSetBits(pc14EventGroup, OVERVOLTAGEONLED);
 8001272:	4b2d      	ldr	r3, [pc, #180]	; (8001328 <psMeasure+0x168>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	2101      	movs	r1, #1
 8001278:	4618      	mov	r0, r3
 800127a:	f004 ff9d 	bl	80061b8 <xEventGroupSetBits>
    	__asm__ volatile("NOP");
 800127e:	bf00      	nop
 8001280:	e7a9      	b.n	80011d6 <psMeasure+0x16>
    } else if(avrBatVoltage < BATMINV) {
 8001282:	4b25      	ldr	r3, [pc, #148]	; (8001318 <psMeasure+0x158>)
 8001284:	881b      	ldrh	r3, [r3, #0]
 8001286:	f640 023d 	movw	r2, #2109	; 0x83d
 800128a:	4293      	cmp	r3, r2
 800128c:	d82a      	bhi.n	80012e4 <psMeasure+0x124>
    	memset(measureResult, ' ', sizeof(measureResult));
 800128e:	f107 0308 	add.w	r3, r7, #8
 8001292:	221e      	movs	r2, #30
 8001294:	2120      	movs	r1, #32
 8001296:	4618      	mov	r0, r3
 8001298:	f007 fcd8 	bl	8008c4c <memset>
    	strcpy(measureResult, "Voltage < MIN");
 800129c:	f107 0308 	add.w	r3, r7, #8
 80012a0:	4a22      	ldr	r2, [pc, #136]	; (800132c <psMeasure+0x16c>)
 80012a2:	461c      	mov	r4, r3
 80012a4:	4613      	mov	r3, r2
 80012a6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80012a8:	c407      	stmia	r4!, {r0, r1, r2}
 80012aa:	8023      	strh	r3, [r4, #0]
    	xEventGroupClearBits(pc13EventGroup, 0xFFFFFF);
 80012ac:	4b1d      	ldr	r3, [pc, #116]	; (8001324 <psMeasure+0x164>)
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 80012b4:	4618      	mov	r0, r3
 80012b6:	f004 ff23 	bl	8006100 <xEventGroupClearBits>
    	xEventGroupSetBits(pc13EventGroup, UNDERVOLTAGEONLED);
 80012ba:	4b1a      	ldr	r3, [pc, #104]	; (8001324 <psMeasure+0x164>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	2102      	movs	r1, #2
 80012c0:	4618      	mov	r0, r3
 80012c2:	f004 ff79 	bl	80061b8 <xEventGroupSetBits>
    	xEventGroupClearBits(pc14EventGroup, 0xFFFFFF);
 80012c6:	4b18      	ldr	r3, [pc, #96]	; (8001328 <psMeasure+0x168>)
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 80012ce:	4618      	mov	r0, r3
 80012d0:	f004 ff16 	bl	8006100 <xEventGroupClearBits>
    	xEventGroupSetBits(pc14EventGroup, UNDERVOLTAGEONLED);
 80012d4:	4b14      	ldr	r3, [pc, #80]	; (8001328 <psMeasure+0x168>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	2102      	movs	r1, #2
 80012da:	4618      	mov	r0, r3
 80012dc:	f004 ff6c 	bl	80061b8 <xEventGroupSetBits>
    	__asm__ volatile("NOP");
 80012e0:	bf00      	nop
 80012e2:	e778      	b.n	80011d6 <psMeasure+0x16>
    } else {
    	memset(measureResult, ' ', sizeof(measureResult));
 80012e4:	f107 0308 	add.w	r3, r7, #8
 80012e8:	221e      	movs	r2, #30
 80012ea:	2120      	movs	r1, #32
 80012ec:	4618      	mov	r0, r3
 80012ee:	f007 fcad 	bl	8008c4c <memset>
    	xEventGroupClearBits(pc13EventGroup, 0xFFFFFF);
 80012f2:	4b0c      	ldr	r3, [pc, #48]	; (8001324 <psMeasure+0x164>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 80012fa:	4618      	mov	r0, r3
 80012fc:	f004 ff00 	bl	8006100 <xEventGroupClearBits>
    	xEventGroupClearBits(pc14EventGroup, 0xFFFFFF);
 8001300:	4b09      	ldr	r3, [pc, #36]	; (8001328 <psMeasure+0x168>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8001308:	4618      	mov	r0, r3
 800130a:	f004 fef9 	bl	8006100 <xEventGroupClearBits>
    	__asm__ volatile("NOP");
 800130e:	bf00      	nop
    osDelay(8);
 8001310:	e761      	b.n	80011d6 <psMeasure+0x16>
 8001312:	bf00      	nop
 8001314:	200009a8 	.word	0x200009a8
 8001318:	200009bc 	.word	0x200009bc
 800131c:	cccccccd 	.word	0xcccccccd
 8001320:	080096d0 	.word	0x080096d0
 8001324:	200009c0 	.word	0x200009c0
 8001328:	200009c4 	.word	0x200009c4
 800132c:	080096e0 	.word	0x080096e0

08001330 <pc13LedCntrl>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_pc13LedCntrl */
void pc13LedCntrl(void const * argument)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b084      	sub	sp, #16
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN pc13LedCntrl */
	EventBits_t eventBits;
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001338:	2001      	movs	r0, #1
 800133a:	f004 feb3 	bl	80060a4 <osDelay>
    eventBits = xEventGroupGetBits(pc13EventGroup);
 800133e:	4b18      	ldr	r3, [pc, #96]	; (80013a0 <pc13LedCntrl+0x70>)
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	2100      	movs	r1, #0
 8001344:	4618      	mov	r0, r3
 8001346:	f004 fedb 	bl	8006100 <xEventGroupClearBits>
 800134a:	60f8      	str	r0, [r7, #12]
    switch (eventBits) {
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	2b01      	cmp	r3, #1
 8001350:	d003      	beq.n	800135a <pc13LedCntrl+0x2a>
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	2b02      	cmp	r3, #2
 8001356:	d00b      	beq.n	8001370 <pc13LedCntrl+0x40>
 8001358:	e015      	b.n	8001386 <pc13LedCntrl+0x56>
		case OVERVOLTAGEONLED:
			osDelay(100);
 800135a:	2064      	movs	r0, #100	; 0x64
 800135c:	f004 fea2 	bl	80060a4 <osDelay>
			GPIOC->ODR ^= GPIO_ODR_13;
 8001360:	4b10      	ldr	r3, [pc, #64]	; (80013a4 <pc13LedCntrl+0x74>)
 8001362:	695b      	ldr	r3, [r3, #20]
 8001364:	4a0f      	ldr	r2, [pc, #60]	; (80013a4 <pc13LedCntrl+0x74>)
 8001366:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800136a:	6153      	str	r3, [r2, #20]
			__asm__ volatile("NOP");
 800136c:	bf00      	nop
			break;
 800136e:	e015      	b.n	800139c <pc13LedCntrl+0x6c>
		case UNDERVOLTAGEONLED:
			osDelay(200);
 8001370:	20c8      	movs	r0, #200	; 0xc8
 8001372:	f004 fe97 	bl	80060a4 <osDelay>
			GPIOC->ODR ^= GPIO_ODR_13;
 8001376:	4b0b      	ldr	r3, [pc, #44]	; (80013a4 <pc13LedCntrl+0x74>)
 8001378:	695b      	ldr	r3, [r3, #20]
 800137a:	4a0a      	ldr	r2, [pc, #40]	; (80013a4 <pc13LedCntrl+0x74>)
 800137c:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8001380:	6153      	str	r3, [r2, #20]
			__asm__ volatile("NOP");
 8001382:	bf00      	nop
			break;
 8001384:	e00a      	b.n	800139c <pc13LedCntrl+0x6c>
		default:
			GPIOC->ODR &= ~GPIO_ODR_13;
 8001386:	4b07      	ldr	r3, [pc, #28]	; (80013a4 <pc13LedCntrl+0x74>)
 8001388:	695b      	ldr	r3, [r3, #20]
 800138a:	4a06      	ldr	r2, [pc, #24]	; (80013a4 <pc13LedCntrl+0x74>)
 800138c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001390:	6153      	str	r3, [r2, #20]
			osDelay(12);
 8001392:	200c      	movs	r0, #12
 8001394:	f004 fe86 	bl	80060a4 <osDelay>
			__asm__ volatile("NOP");
 8001398:	bf00      	nop
			break;
 800139a:	bf00      	nop
    osDelay(1);
 800139c:	e7cc      	b.n	8001338 <pc13LedCntrl+0x8>
 800139e:	bf00      	nop
 80013a0:	200009c0 	.word	0x200009c0
 80013a4:	48000800 	.word	0x48000800

080013a8 <pc14LedCntrl>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_pc14LedCntrl */
void pc14LedCntrl(void const * argument)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b084      	sub	sp, #16
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN pc14LedCntrl */
	EventBits_t eventBits;
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80013b0:	2001      	movs	r0, #1
 80013b2:	f004 fe77 	bl	80060a4 <osDelay>
    eventBits = xEventGroupGetBits(pc14EventGroup);
 80013b6:	4b18      	ldr	r3, [pc, #96]	; (8001418 <pc14LedCntrl+0x70>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	2100      	movs	r1, #0
 80013bc:	4618      	mov	r0, r3
 80013be:	f004 fe9f 	bl	8006100 <xEventGroupClearBits>
 80013c2:	60f8      	str	r0, [r7, #12]
    switch (eventBits) {
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	2b01      	cmp	r3, #1
 80013c8:	d003      	beq.n	80013d2 <pc14LedCntrl+0x2a>
 80013ca:	68fb      	ldr	r3, [r7, #12]
 80013cc:	2b02      	cmp	r3, #2
 80013ce:	d00b      	beq.n	80013e8 <pc14LedCntrl+0x40>
 80013d0:	e015      	b.n	80013fe <pc14LedCntrl+0x56>
		case OVERVOLTAGEONLED:
			osDelay(100);
 80013d2:	2064      	movs	r0, #100	; 0x64
 80013d4:	f004 fe66 	bl	80060a4 <osDelay>
			GPIOC->ODR ^= GPIO_ODR_14;
 80013d8:	4b10      	ldr	r3, [pc, #64]	; (800141c <pc14LedCntrl+0x74>)
 80013da:	695b      	ldr	r3, [r3, #20]
 80013dc:	4a0f      	ldr	r2, [pc, #60]	; (800141c <pc14LedCntrl+0x74>)
 80013de:	f483 4380 	eor.w	r3, r3, #16384	; 0x4000
 80013e2:	6153      	str	r3, [r2, #20]
			__asm__ volatile("NOP");
 80013e4:	bf00      	nop
			break;
 80013e6:	e015      	b.n	8001414 <pc14LedCntrl+0x6c>
		case UNDERVOLTAGEONLED:
			osDelay(200);
 80013e8:	20c8      	movs	r0, #200	; 0xc8
 80013ea:	f004 fe5b 	bl	80060a4 <osDelay>
			GPIOC->ODR ^= GPIO_ODR_14;
 80013ee:	4b0b      	ldr	r3, [pc, #44]	; (800141c <pc14LedCntrl+0x74>)
 80013f0:	695b      	ldr	r3, [r3, #20]
 80013f2:	4a0a      	ldr	r2, [pc, #40]	; (800141c <pc14LedCntrl+0x74>)
 80013f4:	f483 4380 	eor.w	r3, r3, #16384	; 0x4000
 80013f8:	6153      	str	r3, [r2, #20]
			__asm__ volatile("NOP");
 80013fa:	bf00      	nop
			break;
 80013fc:	e00a      	b.n	8001414 <pc14LedCntrl+0x6c>
		default:
			GPIOC->ODR &= ~GPIO_ODR_14;
 80013fe:	4b07      	ldr	r3, [pc, #28]	; (800141c <pc14LedCntrl+0x74>)
 8001400:	695b      	ldr	r3, [r3, #20]
 8001402:	4a06      	ldr	r2, [pc, #24]	; (800141c <pc14LedCntrl+0x74>)
 8001404:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001408:	6153      	str	r3, [r2, #20]
			osDelay(12);
 800140a:	200c      	movs	r0, #12
 800140c:	f004 fe4a 	bl	80060a4 <osDelay>
			__asm__ volatile("NOP");
 8001410:	bf00      	nop
			break;
 8001412:	bf00      	nop
    osDelay(1);
 8001414:	e7cc      	b.n	80013b0 <pc14LedCntrl+0x8>
 8001416:	bf00      	nop
 8001418:	200009c4 	.word	0x200009c4
 800141c:	48000800 	.word	0x48000800

08001420 <espCommunication>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_espCommunication */
void espCommunication(void const * argument)
{
 8001420:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001424:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 8001428:	af04      	add	r7, sp, #16
 800142a:	f507 7316 	add.w	r3, r7, #600	; 0x258
 800142e:	f5a3 7315 	sub.w	r3, r3, #596	; 0x254
 8001432:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN espCommunication */
	vTaskDelay( pdMS_TO_TICKS( 100 ) );
 8001434:	2064      	movs	r0, #100	; 0x64
 8001436:	f005 fe6b 	bl	8007110 <vTaskDelay>
	taskENTER_CRITICAL();
 800143a:	f007 f8eb 	bl	8008614 <vPortEnterCritical>
	  GPIOB->ODR |= (1<<1);
 800143e:	4bc2      	ldr	r3, [pc, #776]	; (8001748 <espCommunication+0x328>)
 8001440:	695b      	ldr	r3, [r3, #20]
 8001442:	4ac1      	ldr	r2, [pc, #772]	; (8001748 <espCommunication+0x328>)
 8001444:	f043 0302 	orr.w	r3, r3, #2
 8001448:	6153      	str	r3, [r2, #20]
	  GPIOB->ODR |= (1<<2);
 800144a:	4bbf      	ldr	r3, [pc, #764]	; (8001748 <espCommunication+0x328>)
 800144c:	695b      	ldr	r3, [r3, #20]
 800144e:	4abe      	ldr	r2, [pc, #760]	; (8001748 <espCommunication+0x328>)
 8001450:	f043 0304 	orr.w	r3, r3, #4
 8001454:	6153      	str	r3, [r2, #20]
	  txBuffer[0] = 'A';
 8001456:	4bbd      	ldr	r3, [pc, #756]	; (800174c <espCommunication+0x32c>)
 8001458:	2241      	movs	r2, #65	; 0x41
 800145a:	701a      	strb	r2, [r3, #0]
	  txBuffer[1] = 'T';
 800145c:	4bbb      	ldr	r3, [pc, #748]	; (800174c <espCommunication+0x32c>)
 800145e:	2254      	movs	r2, #84	; 0x54
 8001460:	705a      	strb	r2, [r3, #1]
	  txBuffer[2] = '\r';
 8001462:	4bba      	ldr	r3, [pc, #744]	; (800174c <espCommunication+0x32c>)
 8001464:	220d      	movs	r2, #13
 8001466:	709a      	strb	r2, [r3, #2]
	  txBuffer[3] = '\n';
 8001468:	4bb8      	ldr	r3, [pc, #736]	; (800174c <espCommunication+0x32c>)
 800146a:	220a      	movs	r2, #10
 800146c:	70da      	strb	r2, [r3, #3]
	  char controlAnsw[] = "AT\r\r\n\r\nOK\r\n";
 800146e:	4ab8      	ldr	r2, [pc, #736]	; (8001750 <espCommunication+0x330>)
 8001470:	f507 730d 	add.w	r3, r7, #564	; 0x234
 8001474:	ca07      	ldmia	r2, {r0, r1, r2}
 8001476:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	  while(strcmp(rxBuffer, controlAnsw) != 0) {
 800147a:	e023      	b.n	80014c4 <espCommunication+0xa4>
		  for(uint16_t i = 0; i < sizeof(rxBuffer); i++) {
 800147c:	2300      	movs	r3, #0
 800147e:	f8a7 3256 	strh.w	r3, [r7, #598]	; 0x256
 8001482:	e009      	b.n	8001498 <espCommunication+0x78>
			  rxBuffer[i] = 0;
 8001484:	f8b7 3256 	ldrh.w	r3, [r7, #598]	; 0x256
 8001488:	4ab2      	ldr	r2, [pc, #712]	; (8001754 <espCommunication+0x334>)
 800148a:	2100      	movs	r1, #0
 800148c:	54d1      	strb	r1, [r2, r3]
		  for(uint16_t i = 0; i < sizeof(rxBuffer); i++) {
 800148e:	f8b7 3256 	ldrh.w	r3, [r7, #598]	; 0x256
 8001492:	3301      	adds	r3, #1
 8001494:	f8a7 3256 	strh.w	r3, [r7, #598]	; 0x256
 8001498:	f8b7 3256 	ldrh.w	r3, [r7, #598]	; 0x256
 800149c:	f5b3 7fff 	cmp.w	r3, #510	; 0x1fe
 80014a0:	d9f0      	bls.n	8001484 <espCommunication+0x64>
		  }
		  HAL_UART_Transmit(&huart3, (uint8_t*)txBuffer, 4, 250);
 80014a2:	23fa      	movs	r3, #250	; 0xfa
 80014a4:	2204      	movs	r2, #4
 80014a6:	49a9      	ldr	r1, [pc, #676]	; (800174c <espCommunication+0x32c>)
 80014a8:	48ab      	ldr	r0, [pc, #684]	; (8001758 <espCommunication+0x338>)
 80014aa:	f004 f8f1 	bl	8005690 <HAL_UART_Transmit>
		  HAL_UART_Receive(&huart3, (uint8_t*)rxBuffer, sizeof(rxBuffer), 250);
 80014ae:	23fa      	movs	r3, #250	; 0xfa
 80014b0:	f240 12ff 	movw	r2, #511	; 0x1ff
 80014b4:	49a7      	ldr	r1, [pc, #668]	; (8001754 <espCommunication+0x334>)
 80014b6:	48a8      	ldr	r0, [pc, #672]	; (8001758 <espCommunication+0x338>)
 80014b8:	f004 f974 	bl	80057a4 <HAL_UART_Receive>
		  vTaskDelay( pdMS_TO_TICKS( 100 ) );
 80014bc:	2064      	movs	r0, #100	; 0x64
 80014be:	f005 fe27 	bl	8007110 <vTaskDelay>
		  __asm__ volatile("NOP");
 80014c2:	bf00      	nop
	  while(strcmp(rxBuffer, controlAnsw) != 0) {
 80014c4:	f507 730d 	add.w	r3, r7, #564	; 0x234
 80014c8:	4619      	mov	r1, r3
 80014ca:	48a2      	ldr	r0, [pc, #648]	; (8001754 <espCommunication+0x334>)
 80014cc:	f7fe fe80 	bl	80001d0 <strcmp>
 80014d0:	4603      	mov	r3, r0
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d1d2      	bne.n	800147c <espCommunication+0x5c>
	  }

	  sendATCommand(&huart3, "AT+CWMODE_CUR=1\r\n", 17 , 250);
 80014d6:	23fa      	movs	r3, #250	; 0xfa
 80014d8:	2211      	movs	r2, #17
 80014da:	49a0      	ldr	r1, [pc, #640]	; (800175c <espCommunication+0x33c>)
 80014dc:	489e      	ldr	r0, [pc, #632]	; (8001758 <espCommunication+0x338>)
 80014de:	f7fe fedf 	bl	80002a0 <sendATCommand>
	  receiveAnswer(&huart3, rxBuffer, sizeof(rxBuffer), 250);
 80014e2:	23fa      	movs	r3, #250	; 0xfa
 80014e4:	f240 12ff 	movw	r2, #511	; 0x1ff
 80014e8:	499a      	ldr	r1, [pc, #616]	; (8001754 <espCommunication+0x334>)
 80014ea:	489b      	ldr	r0, [pc, #620]	; (8001758 <espCommunication+0x338>)
 80014ec:	f7fe fefc 	bl	80002e8 <receiveAnswer>

	  memset(txBuffer, '\0', sizeof(txBuffer));
 80014f0:	f240 12ff 	movw	r2, #511	; 0x1ff
 80014f4:	2100      	movs	r1, #0
 80014f6:	4895      	ldr	r0, [pc, #596]	; (800174c <espCommunication+0x32c>)
 80014f8:	f007 fba8 	bl	8008c4c <memset>
	  strcpy(txBuffer, "AT+CWJAP_CUR=\"RedmiGiGidra\",\"DimaDimaDimon\"\r\n");
 80014fc:	4a93      	ldr	r2, [pc, #588]	; (800174c <espCommunication+0x32c>)
 80014fe:	4b98      	ldr	r3, [pc, #608]	; (8001760 <espCommunication+0x340>)
 8001500:	4614      	mov	r4, r2
 8001502:	461d      	mov	r5, r3
 8001504:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001506:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001508:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800150a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800150c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001510:	c407      	stmia	r4!, {r0, r1, r2}
 8001512:	8023      	strh	r3, [r4, #0]
	  sendATCommand(&huart3, txBuffer, sizeof(txBuffer), 1000);
 8001514:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001518:	f240 12ff 	movw	r2, #511	; 0x1ff
 800151c:	498b      	ldr	r1, [pc, #556]	; (800174c <espCommunication+0x32c>)
 800151e:	488e      	ldr	r0, [pc, #568]	; (8001758 <espCommunication+0x338>)
 8001520:	f7fe febe 	bl	80002a0 <sendATCommand>
	  receiveAnswer(&huart3, rxBuffer, sizeof(rxBuffer), 10000);
 8001524:	f242 7310 	movw	r3, #10000	; 0x2710
 8001528:	f240 12ff 	movw	r2, #511	; 0x1ff
 800152c:	4989      	ldr	r1, [pc, #548]	; (8001754 <espCommunication+0x334>)
 800152e:	488a      	ldr	r0, [pc, #552]	; (8001758 <espCommunication+0x338>)
 8001530:	f7fe feda 	bl	80002e8 <receiveAnswer>

	  USART3->CR3 |= USART_CR3_DMAR;
 8001534:	4b8b      	ldr	r3, [pc, #556]	; (8001764 <espCommunication+0x344>)
 8001536:	689b      	ldr	r3, [r3, #8]
 8001538:	4a8a      	ldr	r2, [pc, #552]	; (8001764 <espCommunication+0x344>)
 800153a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800153e:	6093      	str	r3, [r2, #8]
	  DMA1_Channel3->CCR |= DMA_CCR_EN; //Starting continuous DMA on RX
 8001540:	4b89      	ldr	r3, [pc, #548]	; (8001768 <espCommunication+0x348>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	4a88      	ldr	r2, [pc, #544]	; (8001768 <espCommunication+0x348>)
 8001546:	f043 0301 	orr.w	r3, r3, #1
 800154a:	6013      	str	r3, [r2, #0]

	  vTaskDelay( pdMS_TO_TICKS( 2000 ) );
 800154c:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001550:	f005 fdde 	bl	8007110 <vTaskDelay>

	  memset(txBuffer, '\0', sizeof(txBuffer));
 8001554:	f240 12ff 	movw	r2, #511	; 0x1ff
 8001558:	2100      	movs	r1, #0
 800155a:	487c      	ldr	r0, [pc, #496]	; (800174c <espCommunication+0x32c>)
 800155c:	f007 fb76 	bl	8008c4c <memset>
	  strcpy(txBuffer, "AT+CIPCLOSE\r\n");
 8001560:	4a7a      	ldr	r2, [pc, #488]	; (800174c <espCommunication+0x32c>)
 8001562:	4b82      	ldr	r3, [pc, #520]	; (800176c <espCommunication+0x34c>)
 8001564:	4614      	mov	r4, r2
 8001566:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001568:	c407      	stmia	r4!, {r0, r1, r2}
 800156a:	8023      	strh	r3, [r4, #0]
	  sendATCommand(&huart3, txBuffer, sizeof(txBuffer), 250);
 800156c:	23fa      	movs	r3, #250	; 0xfa
 800156e:	f240 12ff 	movw	r2, #511	; 0x1ff
 8001572:	4976      	ldr	r1, [pc, #472]	; (800174c <espCommunication+0x32c>)
 8001574:	4878      	ldr	r0, [pc, #480]	; (8001758 <espCommunication+0x338>)
 8001576:	f7fe fe93 	bl	80002a0 <sendATCommand>
	  vTaskDelay( pdMS_TO_TICKS( 250 ) );
 800157a:	20fa      	movs	r0, #250	; 0xfa
 800157c:	f005 fdc8 	bl	8007110 <vTaskDelay>

	  memset(txBuffer, '\0', sizeof(txBuffer));
 8001580:	f240 12ff 	movw	r2, #511	; 0x1ff
 8001584:	2100      	movs	r1, #0
 8001586:	4871      	ldr	r0, [pc, #452]	; (800174c <espCommunication+0x32c>)
 8001588:	f007 fb60 	bl	8008c4c <memset>
	  strcpy(txBuffer, "AT+CIPSTART=\"TCP\",\"192.168.137.1\",8080\r\n");
 800158c:	4a6f      	ldr	r2, [pc, #444]	; (800174c <espCommunication+0x32c>)
 800158e:	4b78      	ldr	r3, [pc, #480]	; (8001770 <espCommunication+0x350>)
 8001590:	4614      	mov	r4, r2
 8001592:	461d      	mov	r5, r3
 8001594:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001596:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001598:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800159a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800159c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80015a0:	c403      	stmia	r4!, {r0, r1}
 80015a2:	7022      	strb	r2, [r4, #0]
	  sendATCommand(&huart3, txBuffer, sizeof(txBuffer), 250);
 80015a4:	23fa      	movs	r3, #250	; 0xfa
 80015a6:	f240 12ff 	movw	r2, #511	; 0x1ff
 80015aa:	4968      	ldr	r1, [pc, #416]	; (800174c <espCommunication+0x32c>)
 80015ac:	486a      	ldr	r0, [pc, #424]	; (8001758 <espCommunication+0x338>)
 80015ae:	f7fe fe77 	bl	80002a0 <sendATCommand>
	  vTaskDelay( pdMS_TO_TICKS( 250 ) );
 80015b2:	20fa      	movs	r0, #250	; 0xfa
 80015b4:	f005 fdac 	bl	8007110 <vTaskDelay>

	  taskEXIT_CRITICAL();
 80015b8:	f007 f85c 	bl	8008674 <vPortExitCritical>
	  __asm__ volatile("NOP");
 80015bc:	bf00      	nop

  /* Infinite loop */
  for(;;)
  {
	  // Calculate the number of bytes received since the last processing
	  uint8_t receivedBytes = (ESPBUFFERSIZE - DMA1_Channel3->CNDTR -rxBufferHead) % ESPBUFFERSIZE;
 80015be:	4b6a      	ldr	r3, [pc, #424]	; (8001768 <espCommunication+0x348>)
 80015c0:	685b      	ldr	r3, [r3, #4]
 80015c2:	4a6c      	ldr	r2, [pc, #432]	; (8001774 <espCommunication+0x354>)
 80015c4:	8812      	ldrh	r2, [r2, #0]
 80015c6:	b292      	uxth	r2, r2
 80015c8:	4413      	add	r3, r2
 80015ca:	f5c3 73ff 	rsb	r3, r3, #510	; 0x1fe
 80015ce:	3301      	adds	r3, #1
 80015d0:	4a69      	ldr	r2, [pc, #420]	; (8001778 <espCommunication+0x358>)
 80015d2:	fba2 1203 	umull	r1, r2, r2, r3
 80015d6:	1a99      	subs	r1, r3, r2
 80015d8:	0849      	lsrs	r1, r1, #1
 80015da:	440a      	add	r2, r1
 80015dc:	0a11      	lsrs	r1, r2, #8
 80015de:	460a      	mov	r2, r1
 80015e0:	0252      	lsls	r2, r2, #9
 80015e2:	1a52      	subs	r2, r2, r1
 80015e4:	1a99      	subs	r1, r3, r2
 80015e6:	460b      	mov	r3, r1
 80015e8:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f

	  // Process the received data
      for (uint8_t i = 0; i < receivedBytes; i++) {
 80015ec:	2300      	movs	r3, #0
 80015ee:	f887 3255 	strb.w	r3, [r7, #597]	; 0x255
 80015f2:	e005      	b.n	8001600 <espCommunication+0x1e0>

    	  __asm__ volatile("NOP");
 80015f4:	bf00      	nop
      for (uint8_t i = 0; i < receivedBytes; i++) {
 80015f6:	f897 3255 	ldrb.w	r3, [r7, #597]	; 0x255
 80015fa:	3301      	adds	r3, #1
 80015fc:	f887 3255 	strb.w	r3, [r7, #597]	; 0x255
 8001600:	f897 2255 	ldrb.w	r2, [r7, #597]	; 0x255
 8001604:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8001608:	429a      	cmp	r2, r3
 800160a:	d3f3      	bcc.n	80015f4 <espCommunication+0x1d4>
      }

      // Update the buffer head index
      rxBufferHead = ((rxBufferHead + receivedBytes) % ESPBUFFERSIZE);
 800160c:	4b59      	ldr	r3, [pc, #356]	; (8001774 <espCommunication+0x354>)
 800160e:	881b      	ldrh	r3, [r3, #0]
 8001610:	b29b      	uxth	r3, r3
 8001612:	461a      	mov	r2, r3
 8001614:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8001618:	441a      	add	r2, r3
 800161a:	4b58      	ldr	r3, [pc, #352]	; (800177c <espCommunication+0x35c>)
 800161c:	fb83 1302 	smull	r1, r3, r3, r2
 8001620:	4413      	add	r3, r2
 8001622:	1219      	asrs	r1, r3, #8
 8001624:	17d3      	asrs	r3, r2, #31
 8001626:	1ac9      	subs	r1, r1, r3
 8001628:	460b      	mov	r3, r1
 800162a:	025b      	lsls	r3, r3, #9
 800162c:	1a5b      	subs	r3, r3, r1
 800162e:	1ad1      	subs	r1, r2, r3
 8001630:	b28a      	uxth	r2, r1
 8001632:	4b50      	ldr	r3, [pc, #320]	; (8001774 <espCommunication+0x354>)
 8001634:	801a      	strh	r2, [r3, #0]

      if(xEventGroupGetBitsFromISR(timerFdsEventGroup) == 0x1) {
 8001636:	4b52      	ldr	r3, [pc, #328]	; (8001780 <espCommunication+0x360>)
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	4618      	mov	r0, r3
 800163c:	f004 fd98 	bl	8006170 <xEventGroupGetBitsFromISR>
 8001640:	4603      	mov	r3, r0
 8001642:	2b01      	cmp	r3, #1
 8001644:	f040 80d4 	bne.w	80017f0 <espCommunication+0x3d0>
 8001648:	466b      	mov	r3, sp
 800164a:	461d      	mov	r5, r3
    	    // Create the JSON content with variable values
    	    char jsonContent[150];
    	    sprintf(jsonContent, "{\"avrBatVoltage\": \"%d\", \"EncoderR.rpm\": \"%d\", \"EncoderL.rpm\": \"%d\", \"SoftPwmR.pwmValue\": \"%d\", \"SoftPwmL.pwmValue\": \"%d\"}", avrBatVoltage, EncoderR.rpm, EncoderL.rpm, SoftPwmR.pwmValue, SoftPwmL.pwmValue);
 800164c:	4b4d      	ldr	r3, [pc, #308]	; (8001784 <espCommunication+0x364>)
 800164e:	881b      	ldrh	r3, [r3, #0]
 8001650:	461e      	mov	r6, r3
 8001652:	4b4d      	ldr	r3, [pc, #308]	; (8001788 <espCommunication+0x368>)
 8001654:	695a      	ldr	r2, [r3, #20]
 8001656:	4b4d      	ldr	r3, [pc, #308]	; (800178c <espCommunication+0x36c>)
 8001658:	695b      	ldr	r3, [r3, #20]
 800165a:	494d      	ldr	r1, [pc, #308]	; (8001790 <espCommunication+0x370>)
 800165c:	f9b1 1004 	ldrsh.w	r1, [r1, #4]
 8001660:	460c      	mov	r4, r1
 8001662:	494c      	ldr	r1, [pc, #304]	; (8001794 <espCommunication+0x374>)
 8001664:	f9b1 1004 	ldrsh.w	r1, [r1, #4]
 8001668:	f107 000c 	add.w	r0, r7, #12
 800166c:	9102      	str	r1, [sp, #8]
 800166e:	9401      	str	r4, [sp, #4]
 8001670:	9300      	str	r3, [sp, #0]
 8001672:	4613      	mov	r3, r2
 8001674:	4632      	mov	r2, r6
 8001676:	4948      	ldr	r1, [pc, #288]	; (8001798 <espCommunication+0x378>)
 8001678:	f007 fac8 	bl	8008c0c <siprintf>
    	    sprintf(postRequest, "POST / HTTP/1.1\r\n"
    	                         "Host: 192.168.137.1\r\n"
    	                         "Content-Type: application/json\r\n"
    	                         "Content-Length: %d\r\n\r\n"
    	                         "%s",
    	                          (int)strlen(jsonContent), jsonContent);
 800167c:	f107 030c 	add.w	r3, r7, #12
 8001680:	4618      	mov	r0, r3
 8001682:	f7fe fdaf 	bl	80001e4 <strlen>
 8001686:	4603      	mov	r3, r0
    	    sprintf(postRequest, "POST / HTTP/1.1\r\n"
 8001688:	461a      	mov	r2, r3
 800168a:	f107 030c 	add.w	r3, r7, #12
 800168e:	f107 00a4 	add.w	r0, r7, #164	; 0xa4
 8001692:	4942      	ldr	r1, [pc, #264]	; (800179c <espCommunication+0x37c>)
 8001694:	f007 faba 	bl	8008c0c <siprintf>

    	    // Calculate the number of characters in the POST request
    	    int postRequestLength = strlen(postRequest);
 8001698:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800169c:	4618      	mov	r0, r3
 800169e:	f7fe fda1 	bl	80001e4 <strlen>
 80016a2:	4603      	mov	r3, r0
 80016a4:	f8c7 3248 	str.w	r3, [r7, #584]	; 0x248

//    	  char pData[] = "GET / HTTP/1.1\r\nHost: 192.168.137.1:8080\r\n\r\n";
//    	  int d = sizeof(pData)-1;
    	  uint8_t char_number = 0;
 80016a8:	2300      	movs	r3, #0
 80016aa:	f887 3254 	strb.w	r3, [r7, #596]	; 0x254
//    	  int temp = d;
    	  int temp = postRequestLength;
 80016ae:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 80016b2:	f8c7 3250 	str.w	r3, [r7, #592]	; 0x250
    	  while(temp != 0){
 80016b6:	e00e      	b.n	80016d6 <espCommunication+0x2b6>
    	  temp = temp / 10;
 80016b8:	f8d7 3250 	ldr.w	r3, [r7, #592]	; 0x250
 80016bc:	4a38      	ldr	r2, [pc, #224]	; (80017a0 <espCommunication+0x380>)
 80016be:	fb82 1203 	smull	r1, r2, r2, r3
 80016c2:	1092      	asrs	r2, r2, #2
 80016c4:	17db      	asrs	r3, r3, #31
 80016c6:	1ad3      	subs	r3, r2, r3
 80016c8:	f8c7 3250 	str.w	r3, [r7, #592]	; 0x250
    	  char_number++;
 80016cc:	f897 3254 	ldrb.w	r3, [r7, #596]	; 0x254
 80016d0:	3301      	adds	r3, #1
 80016d2:	f887 3254 	strb.w	r3, [r7, #596]	; 0x254
    	  while(temp != 0){
 80016d6:	f8d7 3250 	ldr.w	r3, [r7, #592]	; 0x250
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d1ec      	bne.n	80016b8 <espCommunication+0x298>
    	  }


    	  char pData2[13+char_number];
 80016de:	f897 3254 	ldrb.w	r3, [r7, #596]	; 0x254
 80016e2:	f103 040d 	add.w	r4, r3, #13
 80016e6:	1e63      	subs	r3, r4, #1
 80016e8:	f8c7 3244 	str.w	r3, [r7, #580]	; 0x244
 80016ec:	4622      	mov	r2, r4
 80016ee:	2300      	movs	r3, #0
 80016f0:	4690      	mov	r8, r2
 80016f2:	4699      	mov	r9, r3
 80016f4:	f04f 0200 	mov.w	r2, #0
 80016f8:	f04f 0300 	mov.w	r3, #0
 80016fc:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001700:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001704:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001708:	4622      	mov	r2, r4
 800170a:	2300      	movs	r3, #0
 800170c:	4692      	mov	sl, r2
 800170e:	469b      	mov	fp, r3
 8001710:	f04f 0200 	mov.w	r2, #0
 8001714:	f04f 0300 	mov.w	r3, #0
 8001718:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800171c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001720:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001724:	4623      	mov	r3, r4
 8001726:	3307      	adds	r3, #7
 8001728:	08db      	lsrs	r3, r3, #3
 800172a:	00db      	lsls	r3, r3, #3
 800172c:	ebad 0d03 	sub.w	sp, sp, r3
 8001730:	ab04      	add	r3, sp, #16
 8001732:	3300      	adds	r3, #0
 8001734:	f8c7 3240 	str.w	r3, [r7, #576]	; 0x240
//    	  sprintf(pData2, "AT+CIPSEND=%d\r\n", d);
    	  sprintf(pData2, "AT+CIPSEND=%d\r\n", postRequestLength);
 8001738:	f8d7 2248 	ldr.w	r2, [r7, #584]	; 0x248
 800173c:	4919      	ldr	r1, [pc, #100]	; (80017a4 <espCommunication+0x384>)
 800173e:	f8d7 0240 	ldr.w	r0, [r7, #576]	; 0x240
 8001742:	f007 fa63 	bl	8008c0c <siprintf>
    	  while(atSend_USART3_DMA(pData2, sizeof(pData2)) != 0) {
 8001746:	e032      	b.n	80017ae <espCommunication+0x38e>
 8001748:	48000400 	.word	0x48000400
 800174c:	20000a10 	.word	0x20000a10
 8001750:	0800985c 	.word	0x0800985c
 8001754:	20000c10 	.word	0x20000c10
 8001758:	20000878 	.word	0x20000878
 800175c:	080096f0 	.word	0x080096f0
 8001760:	08009704 	.word	0x08009704
 8001764:	40004800 	.word	0x40004800
 8001768:	40020030 	.word	0x40020030
 800176c:	08009734 	.word	0x08009734
 8001770:	08009744 	.word	0x08009744
 8001774:	20000e10 	.word	0x20000e10
 8001778:	00804021 	.word	0x00804021
 800177c:	80402011 	.word	0x80402011
 8001780:	20000e18 	.word	0x20000e18
 8001784:	200009bc 	.word	0x200009bc
 8001788:	200009c8 	.word	0x200009c8
 800178c:	200009e0 	.word	0x200009e0
 8001790:	200009f8 	.word	0x200009f8
 8001794:	20000a00 	.word	0x20000a00
 8001798:	08009770 	.word	0x08009770
 800179c:	080097ec 	.word	0x080097ec
 80017a0:	66666667 	.word	0x66666667
 80017a4:	0800984c 	.word	0x0800984c
    	    vTaskDelay( pdMS_TO_TICKS( 10 ) );
 80017a8:	200a      	movs	r0, #10
 80017aa:	f005 fcb1 	bl	8007110 <vTaskDelay>
    	  while(atSend_USART3_DMA(pData2, sizeof(pData2)) != 0) {
 80017ae:	b2a3      	uxth	r3, r4
 80017b0:	4619      	mov	r1, r3
 80017b2:	f8d7 0240 	ldr.w	r0, [r7, #576]	; 0x240
 80017b6:	f7fe fdb9 	bl	800032c <atSend_USART3_DMA>
 80017ba:	4603      	mov	r3, r0
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d1f3      	bne.n	80017a8 <espCommunication+0x388>
    	  }
//    	  while(atSend_USART3_DMA(pData, sizeof(pData)-1) != 0) {
//    	    vTaskDelay( pdMS_TO_TICKS( 10 ) );
//    	  }
    	  while(atSend_USART3_DMA(postRequest, postRequestLength) != 0) {
 80017c0:	e002      	b.n	80017c8 <espCommunication+0x3a8>
    	    vTaskDelay( pdMS_TO_TICKS( 10 ) );
 80017c2:	200a      	movs	r0, #10
 80017c4:	f005 fca4 	bl	8007110 <vTaskDelay>
    	  while(atSend_USART3_DMA(postRequest, postRequestLength) != 0) {
 80017c8:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 80017cc:	b29a      	uxth	r2, r3
 80017ce:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80017d2:	4611      	mov	r1, r2
 80017d4:	4618      	mov	r0, r3
 80017d6:	f7fe fda9 	bl	800032c <atSend_USART3_DMA>
 80017da:	4603      	mov	r3, r0
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d1f0      	bne.n	80017c2 <espCommunication+0x3a2>
    	  }
    	  xEventGroupClearBits(timerFdsEventGroup, 0xFFFFFF);
 80017e0:	4b05      	ldr	r3, [pc, #20]	; (80017f8 <espCommunication+0x3d8>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 80017e8:	4618      	mov	r0, r3
 80017ea:	f004 fc89 	bl	8006100 <xEventGroupClearBits>
 80017ee:	46ad      	mov	sp, r5
      }

	  vTaskDelay( pdMS_TO_TICKS( 50 ) );
 80017f0:	2032      	movs	r0, #50	; 0x32
 80017f2:	f005 fc8d 	bl	8007110 <vTaskDelay>
  {
 80017f6:	e6e2      	b.n	80015be <espCommunication+0x19e>
 80017f8:	20000e18 	.word	0x20000e18

080017fc <encoderR>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_encoderR */
void encoderR(void const * argument)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b082      	sub	sp, #8
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN encoderR */
  /* Infinite loop */
  for(;;)
  {
	  vTaskDelay(pdMS_TO_TICKS(ENCDELAY));
 8001804:	2008      	movs	r0, #8
 8001806:	f005 fc83 	bl	8007110 <vTaskDelay>

	  EncoderR.timeOld = EncoderR.timeNew;
 800180a:	4b48      	ldr	r3, [pc, #288]	; (800192c <encoderR+0x130>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	4a47      	ldr	r2, [pc, #284]	; (800192c <encoderR+0x130>)
 8001810:	6053      	str	r3, [r2, #4]
	  EncoderR.timeNew = TIM17->CNT;
 8001812:	4b47      	ldr	r3, [pc, #284]	; (8001930 <encoderR+0x134>)
 8001814:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001816:	461a      	mov	r2, r3
 8001818:	4b44      	ldr	r3, [pc, #272]	; (800192c <encoderR+0x130>)
 800181a:	601a      	str	r2, [r3, #0]
	  EncoderR.positionOld = EncoderR.positionNew;
 800181c:	4b43      	ldr	r3, [pc, #268]	; (800192c <encoderR+0x130>)
 800181e:	689b      	ldr	r3, [r3, #8]
 8001820:	4a42      	ldr	r2, [pc, #264]	; (800192c <encoderR+0x130>)
 8001822:	60d3      	str	r3, [r2, #12]
	  EncoderR.positionNew = TIM1->CNT;
 8001824:	4b43      	ldr	r3, [pc, #268]	; (8001934 <encoderR+0x138>)
 8001826:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001828:	461a      	mov	r2, r3
 800182a:	4b40      	ldr	r3, [pc, #256]	; (800192c <encoderR+0x130>)
 800182c:	609a      	str	r2, [r3, #8]

	  if(EncoderR.timeNew - EncoderR.timeOld == 0) {
 800182e:	4b3f      	ldr	r3, [pc, #252]	; (800192c <encoderR+0x130>)
 8001830:	681a      	ldr	r2, [r3, #0]
 8001832:	4b3e      	ldr	r3, [pc, #248]	; (800192c <encoderR+0x130>)
 8001834:	685b      	ldr	r3, [r3, #4]
 8001836:	429a      	cmp	r2, r3
 8001838:	d076      	beq.n	8001928 <encoderR+0x12c>
		  continue;
	  }

	  if (!EncoderR.posCntUpdate) {
 800183a:	4b3c      	ldr	r3, [pc, #240]	; (800192c <encoderR+0x130>)
 800183c:	7c1b      	ldrb	r3, [r3, #16]
 800183e:	2b00      	cmp	r3, #0
 8001840:	d11f      	bne.n	8001882 <encoderR+0x86>
		  EncoderR.rpm = ((float)(((float)(EncoderR.positionNew - EncoderR.positionOld)) / ((float)(EncoderR.timeNew - EncoderR.timeOld)))*kToRpm); //(32*1000*60)/256;
 8001842:	4b3a      	ldr	r3, [pc, #232]	; (800192c <encoderR+0x130>)
 8001844:	689a      	ldr	r2, [r3, #8]
 8001846:	4b39      	ldr	r3, [pc, #228]	; (800192c <encoderR+0x130>)
 8001848:	68db      	ldr	r3, [r3, #12]
 800184a:	1ad3      	subs	r3, r2, r3
 800184c:	ee07 3a90 	vmov	s15, r3
 8001850:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001854:	4b35      	ldr	r3, [pc, #212]	; (800192c <encoderR+0x130>)
 8001856:	681a      	ldr	r2, [r3, #0]
 8001858:	4b34      	ldr	r3, [pc, #208]	; (800192c <encoderR+0x130>)
 800185a:	685b      	ldr	r3, [r3, #4]
 800185c:	1ad3      	subs	r3, r2, r3
 800185e:	ee07 3a90 	vmov	s15, r3
 8001862:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001866:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800186a:	4b33      	ldr	r3, [pc, #204]	; (8001938 <encoderR+0x13c>)
 800186c:	edd3 7a00 	vldr	s15, [r3]
 8001870:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001874:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001878:	ee17 2a90 	vmov	r2, s15
 800187c:	4b2b      	ldr	r3, [pc, #172]	; (800192c <encoderR+0x130>)
 800187e:	615a      	str	r2, [r3, #20]
 8001880:	e050      	b.n	8001924 <encoderR+0x128>
	  } else {
		  if((EncoderR.positionOld >= 0) && (EncoderR.positionOld <= 32768) ) {
 8001882:	4b2a      	ldr	r3, [pc, #168]	; (800192c <encoderR+0x130>)
 8001884:	68db      	ldr	r3, [r3, #12]
 8001886:	2b00      	cmp	r3, #0
 8001888:	db27      	blt.n	80018da <encoderR+0xde>
 800188a:	4b28      	ldr	r3, [pc, #160]	; (800192c <encoderR+0x130>)
 800188c:	68db      	ldr	r3, [r3, #12]
 800188e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001892:	dc22      	bgt.n	80018da <encoderR+0xde>
			  EncoderR.rpm = ((float)(((float)(EncoderR.positionNew - 65535 - EncoderR.positionOld)) / ((float)(EncoderR.timeNew - EncoderR.timeOld)))*kToRpm);
 8001894:	4b25      	ldr	r3, [pc, #148]	; (800192c <encoderR+0x130>)
 8001896:	689b      	ldr	r3, [r3, #8]
 8001898:	f5a3 437f 	sub.w	r3, r3, #65280	; 0xff00
 800189c:	3bff      	subs	r3, #255	; 0xff
 800189e:	4a23      	ldr	r2, [pc, #140]	; (800192c <encoderR+0x130>)
 80018a0:	68d2      	ldr	r2, [r2, #12]
 80018a2:	1a9b      	subs	r3, r3, r2
 80018a4:	ee07 3a90 	vmov	s15, r3
 80018a8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80018ac:	4b1f      	ldr	r3, [pc, #124]	; (800192c <encoderR+0x130>)
 80018ae:	681a      	ldr	r2, [r3, #0]
 80018b0:	4b1e      	ldr	r3, [pc, #120]	; (800192c <encoderR+0x130>)
 80018b2:	685b      	ldr	r3, [r3, #4]
 80018b4:	1ad3      	subs	r3, r2, r3
 80018b6:	ee07 3a90 	vmov	s15, r3
 80018ba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80018be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80018c2:	4b1d      	ldr	r3, [pc, #116]	; (8001938 <encoderR+0x13c>)
 80018c4:	edd3 7a00 	vldr	s15, [r3]
 80018c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018cc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80018d0:	ee17 2a90 	vmov	r2, s15
 80018d4:	4b15      	ldr	r3, [pc, #84]	; (800192c <encoderR+0x130>)
 80018d6:	615a      	str	r2, [r3, #20]
 80018d8:	e021      	b.n	800191e <encoderR+0x122>
		  } else {
			  EncoderR.rpm = ((float)(((float)(EncoderR.positionNew + (65535 - EncoderR.positionOld))) / ((float)(EncoderR.timeNew - EncoderR.timeOld)))*kToRpm);
 80018da:	4b14      	ldr	r3, [pc, #80]	; (800192c <encoderR+0x130>)
 80018dc:	689a      	ldr	r2, [r3, #8]
 80018de:	4b13      	ldr	r3, [pc, #76]	; (800192c <encoderR+0x130>)
 80018e0:	68db      	ldr	r3, [r3, #12]
 80018e2:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 80018e6:	33ff      	adds	r3, #255	; 0xff
 80018e8:	4413      	add	r3, r2
 80018ea:	ee07 3a90 	vmov	s15, r3
 80018ee:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80018f2:	4b0e      	ldr	r3, [pc, #56]	; (800192c <encoderR+0x130>)
 80018f4:	681a      	ldr	r2, [r3, #0]
 80018f6:	4b0d      	ldr	r3, [pc, #52]	; (800192c <encoderR+0x130>)
 80018f8:	685b      	ldr	r3, [r3, #4]
 80018fa:	1ad3      	subs	r3, r2, r3
 80018fc:	ee07 3a90 	vmov	s15, r3
 8001900:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001904:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001908:	4b0b      	ldr	r3, [pc, #44]	; (8001938 <encoderR+0x13c>)
 800190a:	edd3 7a00 	vldr	s15, [r3]
 800190e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001912:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001916:	ee17 2a90 	vmov	r2, s15
 800191a:	4b04      	ldr	r3, [pc, #16]	; (800192c <encoderR+0x130>)
 800191c:	615a      	str	r2, [r3, #20]
		  }
		  EncoderR.posCntUpdate = 0;
 800191e:	4b03      	ldr	r3, [pc, #12]	; (800192c <encoderR+0x130>)
 8001920:	2200      	movs	r2, #0
 8001922:	741a      	strb	r2, [r3, #16]
	  }
//	  taskYIELD();
	  __asm__ volatile("NOP");
 8001924:	bf00      	nop
 8001926:	e76d      	b.n	8001804 <encoderR+0x8>
		  continue;
 8001928:	bf00      	nop
	  vTaskDelay(pdMS_TO_TICKS(ENCDELAY));
 800192a:	e76b      	b.n	8001804 <encoderR+0x8>
 800192c:	200009c8 	.word	0x200009c8
 8001930:	40014800 	.word	0x40014800
 8001934:	40012c00 	.word	0x40012c00
 8001938:	20000a08 	.word	0x20000a08

0800193c <encoderL>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_encoderL */
void encoderL(void const * argument)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b082      	sub	sp, #8
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN encoderL */
  /* Infinite loop */
  for(;;)
  {
	  vTaskDelay(pdMS_TO_TICKS(ENCDELAY));
 8001944:	2008      	movs	r0, #8
 8001946:	f005 fbe3 	bl	8007110 <vTaskDelay>

	  if(TIM2->CNT > TIM2->ARR) {
 800194a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800194e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001950:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001954:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001956:	429a      	cmp	r2, r3
 8001958:	d907      	bls.n	800196a <encoderL+0x2e>
		  TIM2->EGR |= TIM_EGR_UG;
 800195a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800195e:	695b      	ldr	r3, [r3, #20]
 8001960:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001964:	f043 0301 	orr.w	r3, r3, #1
 8001968:	6153      	str	r3, [r2, #20]
	  }

	  EncoderL.timeOld = EncoderL.timeNew;
 800196a:	4b49      	ldr	r3, [pc, #292]	; (8001a90 <encoderL+0x154>)
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	4a48      	ldr	r2, [pc, #288]	; (8001a90 <encoderL+0x154>)
 8001970:	6053      	str	r3, [r2, #4]
	  EncoderL.timeNew = TIM17->CNT;
 8001972:	4b48      	ldr	r3, [pc, #288]	; (8001a94 <encoderL+0x158>)
 8001974:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001976:	461a      	mov	r2, r3
 8001978:	4b45      	ldr	r3, [pc, #276]	; (8001a90 <encoderL+0x154>)
 800197a:	601a      	str	r2, [r3, #0]
	  EncoderL.positionOld = EncoderL.positionNew;
 800197c:	4b44      	ldr	r3, [pc, #272]	; (8001a90 <encoderL+0x154>)
 800197e:	689b      	ldr	r3, [r3, #8]
 8001980:	4a43      	ldr	r2, [pc, #268]	; (8001a90 <encoderL+0x154>)
 8001982:	60d3      	str	r3, [r2, #12]
	  EncoderL.positionNew = TIM2->CNT;
 8001984:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001988:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800198a:	461a      	mov	r2, r3
 800198c:	4b40      	ldr	r3, [pc, #256]	; (8001a90 <encoderL+0x154>)
 800198e:	609a      	str	r2, [r3, #8]

	  if(EncoderL.timeNew - EncoderL.timeOld == 0) {
 8001990:	4b3f      	ldr	r3, [pc, #252]	; (8001a90 <encoderL+0x154>)
 8001992:	681a      	ldr	r2, [r3, #0]
 8001994:	4b3e      	ldr	r3, [pc, #248]	; (8001a90 <encoderL+0x154>)
 8001996:	685b      	ldr	r3, [r3, #4]
 8001998:	429a      	cmp	r2, r3
 800199a:	d076      	beq.n	8001a8a <encoderL+0x14e>
		  continue;
	  }

	  if (!EncoderL.posCntUpdate) {
 800199c:	4b3c      	ldr	r3, [pc, #240]	; (8001a90 <encoderL+0x154>)
 800199e:	7c1b      	ldrb	r3, [r3, #16]
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d11f      	bne.n	80019e4 <encoderL+0xa8>
		  EncoderL.rpm = ((float)(((float)(EncoderL.positionNew - EncoderL.positionOld)) / ((float)(EncoderL.timeNew - EncoderL.timeOld)))*kToRpm); //(32*1000*60)/256;
 80019a4:	4b3a      	ldr	r3, [pc, #232]	; (8001a90 <encoderL+0x154>)
 80019a6:	689a      	ldr	r2, [r3, #8]
 80019a8:	4b39      	ldr	r3, [pc, #228]	; (8001a90 <encoderL+0x154>)
 80019aa:	68db      	ldr	r3, [r3, #12]
 80019ac:	1ad3      	subs	r3, r2, r3
 80019ae:	ee07 3a90 	vmov	s15, r3
 80019b2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80019b6:	4b36      	ldr	r3, [pc, #216]	; (8001a90 <encoderL+0x154>)
 80019b8:	681a      	ldr	r2, [r3, #0]
 80019ba:	4b35      	ldr	r3, [pc, #212]	; (8001a90 <encoderL+0x154>)
 80019bc:	685b      	ldr	r3, [r3, #4]
 80019be:	1ad3      	subs	r3, r2, r3
 80019c0:	ee07 3a90 	vmov	s15, r3
 80019c4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019c8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80019cc:	4b32      	ldr	r3, [pc, #200]	; (8001a98 <encoderL+0x15c>)
 80019ce:	edd3 7a00 	vldr	s15, [r3]
 80019d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019d6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80019da:	ee17 2a90 	vmov	r2, s15
 80019de:	4b2c      	ldr	r3, [pc, #176]	; (8001a90 <encoderL+0x154>)
 80019e0:	615a      	str	r2, [r3, #20]
 80019e2:	e050      	b.n	8001a86 <encoderL+0x14a>
	  } else {
		  if((EncoderL.positionOld >= 0) && (EncoderL.positionOld <= 32768) ) {
 80019e4:	4b2a      	ldr	r3, [pc, #168]	; (8001a90 <encoderL+0x154>)
 80019e6:	68db      	ldr	r3, [r3, #12]
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	db27      	blt.n	8001a3c <encoderL+0x100>
 80019ec:	4b28      	ldr	r3, [pc, #160]	; (8001a90 <encoderL+0x154>)
 80019ee:	68db      	ldr	r3, [r3, #12]
 80019f0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80019f4:	dc22      	bgt.n	8001a3c <encoderL+0x100>
			  EncoderL.rpm = ((float)(((float)(EncoderL.positionNew - 65535 - EncoderL.positionOld)) / ((float)(EncoderL.timeNew - EncoderL.timeOld)))*kToRpm);
 80019f6:	4b26      	ldr	r3, [pc, #152]	; (8001a90 <encoderL+0x154>)
 80019f8:	689b      	ldr	r3, [r3, #8]
 80019fa:	f5a3 437f 	sub.w	r3, r3, #65280	; 0xff00
 80019fe:	3bff      	subs	r3, #255	; 0xff
 8001a00:	4a23      	ldr	r2, [pc, #140]	; (8001a90 <encoderL+0x154>)
 8001a02:	68d2      	ldr	r2, [r2, #12]
 8001a04:	1a9b      	subs	r3, r3, r2
 8001a06:	ee07 3a90 	vmov	s15, r3
 8001a0a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001a0e:	4b20      	ldr	r3, [pc, #128]	; (8001a90 <encoderL+0x154>)
 8001a10:	681a      	ldr	r2, [r3, #0]
 8001a12:	4b1f      	ldr	r3, [pc, #124]	; (8001a90 <encoderL+0x154>)
 8001a14:	685b      	ldr	r3, [r3, #4]
 8001a16:	1ad3      	subs	r3, r2, r3
 8001a18:	ee07 3a90 	vmov	s15, r3
 8001a1c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a20:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001a24:	4b1c      	ldr	r3, [pc, #112]	; (8001a98 <encoderL+0x15c>)
 8001a26:	edd3 7a00 	vldr	s15, [r3]
 8001a2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a2e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a32:	ee17 2a90 	vmov	r2, s15
 8001a36:	4b16      	ldr	r3, [pc, #88]	; (8001a90 <encoderL+0x154>)
 8001a38:	615a      	str	r2, [r3, #20]
 8001a3a:	e021      	b.n	8001a80 <encoderL+0x144>
		  } else {
			  EncoderL.rpm = ((float)(((float)(EncoderL.positionNew + (65535 - EncoderL.positionOld))) / ((float)(EncoderL.timeNew - EncoderL.timeOld)))*kToRpm);
 8001a3c:	4b14      	ldr	r3, [pc, #80]	; (8001a90 <encoderL+0x154>)
 8001a3e:	689a      	ldr	r2, [r3, #8]
 8001a40:	4b13      	ldr	r3, [pc, #76]	; (8001a90 <encoderL+0x154>)
 8001a42:	68db      	ldr	r3, [r3, #12]
 8001a44:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 8001a48:	33ff      	adds	r3, #255	; 0xff
 8001a4a:	4413      	add	r3, r2
 8001a4c:	ee07 3a90 	vmov	s15, r3
 8001a50:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001a54:	4b0e      	ldr	r3, [pc, #56]	; (8001a90 <encoderL+0x154>)
 8001a56:	681a      	ldr	r2, [r3, #0]
 8001a58:	4b0d      	ldr	r3, [pc, #52]	; (8001a90 <encoderL+0x154>)
 8001a5a:	685b      	ldr	r3, [r3, #4]
 8001a5c:	1ad3      	subs	r3, r2, r3
 8001a5e:	ee07 3a90 	vmov	s15, r3
 8001a62:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a66:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001a6a:	4b0b      	ldr	r3, [pc, #44]	; (8001a98 <encoderL+0x15c>)
 8001a6c:	edd3 7a00 	vldr	s15, [r3]
 8001a70:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a74:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a78:	ee17 2a90 	vmov	r2, s15
 8001a7c:	4b04      	ldr	r3, [pc, #16]	; (8001a90 <encoderL+0x154>)
 8001a7e:	615a      	str	r2, [r3, #20]
		  }
		  EncoderL.posCntUpdate = 0;
 8001a80:	4b03      	ldr	r3, [pc, #12]	; (8001a90 <encoderL+0x154>)
 8001a82:	2200      	movs	r2, #0
 8001a84:	741a      	strb	r2, [r3, #16]
	  }
//	  taskYIELD();
	  __asm__ volatile("NOP");
 8001a86:	bf00      	nop
 8001a88:	e75c      	b.n	8001944 <encoderL+0x8>
		  continue;
 8001a8a:	bf00      	nop
	  vTaskDelay(pdMS_TO_TICKS(ENCDELAY));
 8001a8c:	e75a      	b.n	8001944 <encoderL+0x8>
 8001a8e:	bf00      	nop
 8001a90:	200009e0 	.word	0x200009e0
 8001a94:	40014800 	.word	0x40014800
 8001a98:	20000a08 	.word	0x20000a08

08001a9c <softwarePWMR>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_softwarePWMR */
void softwarePWMR(void const * argument)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b088      	sub	sp, #32
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN softwarePWMR */
	int errorValue = 0;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	617b      	str	r3, [r7, #20]
	float sumValue = 0;
 8001aa8:	f04f 0300 	mov.w	r3, #0
 8001aac:	613b      	str	r3, [r7, #16]
	float pValue = 0;
 8001aae:	f04f 0300 	mov.w	r3, #0
 8001ab2:	60fb      	str	r3, [r7, #12]
	float iValue = 0;
 8001ab4:	f04f 0300 	mov.w	r3, #0
 8001ab8:	61fb      	str	r3, [r7, #28]
	float pwmFloatValue = 0;
 8001aba:	f04f 0300 	mov.w	r3, #0
 8001abe:	61bb      	str	r3, [r7, #24]
	vTaskDelay( pdMS_TO_TICKS( 10 ) );
 8001ac0:	200a      	movs	r0, #10
 8001ac2:	f005 fb25 	bl	8007110 <vTaskDelay>
	GPIOA->ODR |= (1<<6); //EN34
 8001ac6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001aca:	695b      	ldr	r3, [r3, #20]
 8001acc:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001ad0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001ad4:	6153      	str	r3, [r2, #20]

	SoftPwmR.reqValue = 8000;
 8001ad6:	4b3d      	ldr	r3, [pc, #244]	; (8001bcc <softwarePWMR+0x130>)
 8001ad8:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8001adc:	801a      	strh	r2, [r3, #0]
  /* Infinite loop */
  for(;;)
  {
	  SoftPwmR.curValue = EncoderR.rpm;
 8001ade:	4b3c      	ldr	r3, [pc, #240]	; (8001bd0 <softwarePWMR+0x134>)
 8001ae0:	695b      	ldr	r3, [r3, #20]
 8001ae2:	b21a      	sxth	r2, r3
 8001ae4:	4b39      	ldr	r3, [pc, #228]	; (8001bcc <softwarePWMR+0x130>)
 8001ae6:	805a      	strh	r2, [r3, #2]
	  errorValue = SoftPwmR.reqValue - SoftPwmR.curValue;
 8001ae8:	4b38      	ldr	r3, [pc, #224]	; (8001bcc <softwarePWMR+0x130>)
 8001aea:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001aee:	461a      	mov	r2, r3
 8001af0:	4b36      	ldr	r3, [pc, #216]	; (8001bcc <softwarePWMR+0x130>)
 8001af2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001af6:	1ad3      	subs	r3, r2, r3
 8001af8:	617b      	str	r3, [r7, #20]
	  pValue = KP * errorValue;
 8001afa:	697b      	ldr	r3, [r7, #20]
 8001afc:	ee07 3a90 	vmov	s15, r3
 8001b00:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b04:	ed9f 7a33 	vldr	s14, [pc, #204]	; 8001bd4 <softwarePWMR+0x138>
 8001b08:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b0c:	edc7 7a03 	vstr	s15, [r7, #12]
	  iValue += KI * errorValue;
 8001b10:	697b      	ldr	r3, [r7, #20]
 8001b12:	ee07 3a90 	vmov	s15, r3
 8001b16:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b1a:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8001bd8 <softwarePWMR+0x13c>
 8001b1e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b22:	ed97 7a07 	vldr	s14, [r7, #28]
 8001b26:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b2a:	edc7 7a07 	vstr	s15, [r7, #28]
	  if(iValue > ((float)MAXRPM)) iValue = MAXRPM;
 8001b2e:	edd7 7a07 	vldr	s15, [r7, #28]
 8001b32:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8001bdc <softwarePWMR+0x140>
 8001b36:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b3e:	dd02      	ble.n	8001b46 <softwarePWMR+0xaa>
 8001b40:	4b27      	ldr	r3, [pc, #156]	; (8001be0 <softwarePWMR+0x144>)
 8001b42:	61fb      	str	r3, [r7, #28]
 8001b44:	e00a      	b.n	8001b5c <softwarePWMR+0xc0>
	  else if(iValue < ((float)-MAXRPM)) iValue = -MAXRPM;
 8001b46:	edd7 7a07 	vldr	s15, [r7, #28]
 8001b4a:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8001be4 <softwarePWMR+0x148>
 8001b4e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b56:	d501      	bpl.n	8001b5c <softwarePWMR+0xc0>
 8001b58:	4b23      	ldr	r3, [pc, #140]	; (8001be8 <softwarePWMR+0x14c>)
 8001b5a:	61fb      	str	r3, [r7, #28]
	  sumValue = (pValue + iValue);
 8001b5c:	ed97 7a03 	vldr	s14, [r7, #12]
 8001b60:	edd7 7a07 	vldr	s15, [r7, #28]
 8001b64:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b68:	edc7 7a04 	vstr	s15, [r7, #16]
	  pwmFloatValue += ((((float)sumValue)/((float)MAXRPM))*100);
 8001b6c:	ed97 7a04 	vldr	s14, [r7, #16]
 8001b70:	eddf 6a1a 	vldr	s13, [pc, #104]	; 8001bdc <softwarePWMR+0x140>
 8001b74:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001b78:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 8001bec <softwarePWMR+0x150>
 8001b7c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b80:	ed97 7a06 	vldr	s14, [r7, #24]
 8001b84:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b88:	edc7 7a06 	vstr	s15, [r7, #24]
	  SoftPwmR.pwmValue = (int16_t)pwmFloatValue;
 8001b8c:	edd7 7a06 	vldr	s15, [r7, #24]
 8001b90:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b94:	ee17 3a90 	vmov	r3, s15
 8001b98:	b21a      	sxth	r2, r3
 8001b9a:	4b0c      	ldr	r3, [pc, #48]	; (8001bcc <softwarePWMR+0x130>)
 8001b9c:	809a      	strh	r2, [r3, #4]
	  if(SoftPwmR.pwmValue > 100) SoftPwmR.pwmValue = 100;
 8001b9e:	4b0b      	ldr	r3, [pc, #44]	; (8001bcc <softwarePWMR+0x130>)
 8001ba0:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001ba4:	2b64      	cmp	r3, #100	; 0x64
 8001ba6:	dd03      	ble.n	8001bb0 <softwarePWMR+0x114>
 8001ba8:	4b08      	ldr	r3, [pc, #32]	; (8001bcc <softwarePWMR+0x130>)
 8001baa:	2264      	movs	r2, #100	; 0x64
 8001bac:	809a      	strh	r2, [r3, #4]
 8001bae:	e009      	b.n	8001bc4 <softwarePWMR+0x128>
	  else if(SoftPwmR.pwmValue < -100) SoftPwmR.pwmValue = -100;
 8001bb0:	4b06      	ldr	r3, [pc, #24]	; (8001bcc <softwarePWMR+0x130>)
 8001bb2:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001bb6:	f113 0f64 	cmn.w	r3, #100	; 0x64
 8001bba:	da03      	bge.n	8001bc4 <softwarePWMR+0x128>
 8001bbc:	4b03      	ldr	r3, [pc, #12]	; (8001bcc <softwarePWMR+0x130>)
 8001bbe:	f64f 729c 	movw	r2, #65436	; 0xff9c
 8001bc2:	809a      	strh	r2, [r3, #4]
//		GPIOA->ODR |= (1<<6); //EN34
//		GPIOA->ODR &= ~(1<<7); //_3A
//		GPIOB->ODR |= (1<<0); //_4A
//	  taskYIELD();
	  vTaskDelay(pdMS_TO_TICKS(ENCDELAY));
 8001bc4:	2008      	movs	r0, #8
 8001bc6:	f005 faa3 	bl	8007110 <vTaskDelay>
	  SoftPwmR.curValue = EncoderR.rpm;
 8001bca:	e788      	b.n	8001ade <softwarePWMR+0x42>
 8001bcc:	200009f8 	.word	0x200009f8
 8001bd0:	200009c8 	.word	0x200009c8
 8001bd4:	3b03126f 	.word	0x3b03126f
 8001bd8:	00000000 	.word	0x00000000
 8001bdc:	46435000 	.word	0x46435000
 8001be0:	46435000 	.word	0x46435000
 8001be4:	c6435000 	.word	0xc6435000
 8001be8:	c6435000 	.word	0xc6435000
 8001bec:	42c80000 	.word	0x42c80000

08001bf0 <softwarePWML>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_softwarePWML */
void softwarePWML(void const * argument)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b088      	sub	sp, #32
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN softwarePWML */
	int errorValue = 0;
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	617b      	str	r3, [r7, #20]
	float sumValue = 0;
 8001bfc:	f04f 0300 	mov.w	r3, #0
 8001c00:	613b      	str	r3, [r7, #16]
	float pValue = 0;
 8001c02:	f04f 0300 	mov.w	r3, #0
 8001c06:	60fb      	str	r3, [r7, #12]
	float iValue = 0;
 8001c08:	f04f 0300 	mov.w	r3, #0
 8001c0c:	61fb      	str	r3, [r7, #28]
	float pwmFloatValue = 0;
 8001c0e:	f04f 0300 	mov.w	r3, #0
 8001c12:	61bb      	str	r3, [r7, #24]
	vTaskDelay( pdMS_TO_TICKS( 10 ) );
 8001c14:	200a      	movs	r0, #10
 8001c16:	f005 fa7b 	bl	8007110 <vTaskDelay>
	GPIOA->ODR |= (1<<3); //EN12
 8001c1a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001c1e:	695b      	ldr	r3, [r3, #20]
 8001c20:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001c24:	f043 0308 	orr.w	r3, r3, #8
 8001c28:	6153      	str	r3, [r2, #20]

	SoftPwmL.reqValue = 6000;
 8001c2a:	4b49      	ldr	r3, [pc, #292]	; (8001d50 <softwarePWML+0x160>)
 8001c2c:	f241 7270 	movw	r2, #6000	; 0x1770
 8001c30:	801a      	strh	r2, [r3, #0]
  /* Infinite loop */
  for(;;)
  {
	  SoftPwmL.curValue = EncoderL.rpm;
 8001c32:	4b48      	ldr	r3, [pc, #288]	; (8001d54 <softwarePWML+0x164>)
 8001c34:	695b      	ldr	r3, [r3, #20]
 8001c36:	b21a      	sxth	r2, r3
 8001c38:	4b45      	ldr	r3, [pc, #276]	; (8001d50 <softwarePWML+0x160>)
 8001c3a:	805a      	strh	r2, [r3, #2]
	  errorValue = SoftPwmL.reqValue - SoftPwmL.curValue;
 8001c3c:	4b44      	ldr	r3, [pc, #272]	; (8001d50 <softwarePWML+0x160>)
 8001c3e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c42:	461a      	mov	r2, r3
 8001c44:	4b42      	ldr	r3, [pc, #264]	; (8001d50 <softwarePWML+0x160>)
 8001c46:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001c4a:	1ad3      	subs	r3, r2, r3
 8001c4c:	617b      	str	r3, [r7, #20]
	  pValue = KP * errorValue;
 8001c4e:	697b      	ldr	r3, [r7, #20]
 8001c50:	ee07 3a90 	vmov	s15, r3
 8001c54:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c58:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 8001d58 <softwarePWML+0x168>
 8001c5c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c60:	edc7 7a03 	vstr	s15, [r7, #12]
	  iValue += KI * errorValue;
 8001c64:	697b      	ldr	r3, [r7, #20]
 8001c66:	ee07 3a90 	vmov	s15, r3
 8001c6a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c6e:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 8001d5c <softwarePWML+0x16c>
 8001c72:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c76:	ed97 7a07 	vldr	s14, [r7, #28]
 8001c7a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c7e:	edc7 7a07 	vstr	s15, [r7, #28]
	  if(iValue > ((float)MAXRPM)) iValue = MAXRPM;
 8001c82:	edd7 7a07 	vldr	s15, [r7, #28]
 8001c86:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8001d60 <softwarePWML+0x170>
 8001c8a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c92:	dd02      	ble.n	8001c9a <softwarePWML+0xaa>
 8001c94:	4b33      	ldr	r3, [pc, #204]	; (8001d64 <softwarePWML+0x174>)
 8001c96:	61fb      	str	r3, [r7, #28]
 8001c98:	e00a      	b.n	8001cb0 <softwarePWML+0xc0>
	  else if(iValue < ((float)-MAXRPM)) iValue = -MAXRPM;
 8001c9a:	edd7 7a07 	vldr	s15, [r7, #28]
 8001c9e:	ed9f 7a32 	vldr	s14, [pc, #200]	; 8001d68 <softwarePWML+0x178>
 8001ca2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ca6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001caa:	d501      	bpl.n	8001cb0 <softwarePWML+0xc0>
 8001cac:	4b2f      	ldr	r3, [pc, #188]	; (8001d6c <softwarePWML+0x17c>)
 8001cae:	61fb      	str	r3, [r7, #28]
	  sumValue = (pValue + iValue);
 8001cb0:	ed97 7a03 	vldr	s14, [r7, #12]
 8001cb4:	edd7 7a07 	vldr	s15, [r7, #28]
 8001cb8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001cbc:	edc7 7a04 	vstr	s15, [r7, #16]
	  pwmFloatValue += ((((float)sumValue)/((float)MAXRPM))*100);
 8001cc0:	ed97 7a04 	vldr	s14, [r7, #16]
 8001cc4:	eddf 6a26 	vldr	s13, [pc, #152]	; 8001d60 <softwarePWML+0x170>
 8001cc8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ccc:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8001d70 <softwarePWML+0x180>
 8001cd0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001cd4:	ed97 7a06 	vldr	s14, [r7, #24]
 8001cd8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001cdc:	edc7 7a06 	vstr	s15, [r7, #24]
	  if(pwmFloatValue > 100) pwmFloatValue = 100;
 8001ce0:	edd7 7a06 	vldr	s15, [r7, #24]
 8001ce4:	ed9f 7a22 	vldr	s14, [pc, #136]	; 8001d70 <softwarePWML+0x180>
 8001ce8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001cec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cf0:	dd02      	ble.n	8001cf8 <softwarePWML+0x108>
 8001cf2:	4b20      	ldr	r3, [pc, #128]	; (8001d74 <softwarePWML+0x184>)
 8001cf4:	61bb      	str	r3, [r7, #24]
 8001cf6:	e00a      	b.n	8001d0e <softwarePWML+0x11e>
	  else if(pwmFloatValue < -100) pwmFloatValue = -100;
 8001cf8:	edd7 7a06 	vldr	s15, [r7, #24]
 8001cfc:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8001d78 <softwarePWML+0x188>
 8001d00:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d08:	d501      	bpl.n	8001d0e <softwarePWML+0x11e>
 8001d0a:	4b1c      	ldr	r3, [pc, #112]	; (8001d7c <softwarePWML+0x18c>)
 8001d0c:	61bb      	str	r3, [r7, #24]
	  SoftPwmL.pwmValue = (int16_t)pwmFloatValue;
 8001d0e:	edd7 7a06 	vldr	s15, [r7, #24]
 8001d12:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001d16:	ee17 3a90 	vmov	r3, s15
 8001d1a:	b21a      	sxth	r2, r3
 8001d1c:	4b0c      	ldr	r3, [pc, #48]	; (8001d50 <softwarePWML+0x160>)
 8001d1e:	809a      	strh	r2, [r3, #4]
	  if(SoftPwmL.pwmValue > 100) SoftPwmL.pwmValue = 100;
 8001d20:	4b0b      	ldr	r3, [pc, #44]	; (8001d50 <softwarePWML+0x160>)
 8001d22:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001d26:	2b64      	cmp	r3, #100	; 0x64
 8001d28:	dd03      	ble.n	8001d32 <softwarePWML+0x142>
 8001d2a:	4b09      	ldr	r3, [pc, #36]	; (8001d50 <softwarePWML+0x160>)
 8001d2c:	2264      	movs	r2, #100	; 0x64
 8001d2e:	809a      	strh	r2, [r3, #4]
 8001d30:	e009      	b.n	8001d46 <softwarePWML+0x156>
	  else if(SoftPwmL.pwmValue < -100) SoftPwmL.pwmValue = -100;
 8001d32:	4b07      	ldr	r3, [pc, #28]	; (8001d50 <softwarePWML+0x160>)
 8001d34:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001d38:	f113 0f64 	cmn.w	r3, #100	; 0x64
 8001d3c:	da03      	bge.n	8001d46 <softwarePWML+0x156>
 8001d3e:	4b04      	ldr	r3, [pc, #16]	; (8001d50 <softwarePWML+0x160>)
 8001d40:	f64f 729c 	movw	r2, #65436	; 0xff9c
 8001d44:	809a      	strh	r2, [r3, #4]

	  vTaskDelay(pdMS_TO_TICKS(ENCDELAY));
 8001d46:	2008      	movs	r0, #8
 8001d48:	f005 f9e2 	bl	8007110 <vTaskDelay>
	  SoftPwmL.curValue = EncoderL.rpm;
 8001d4c:	e771      	b.n	8001c32 <softwarePWML+0x42>
 8001d4e:	bf00      	nop
 8001d50:	20000a00 	.word	0x20000a00
 8001d54:	200009e0 	.word	0x200009e0
 8001d58:	3b03126f 	.word	0x3b03126f
 8001d5c:	00000000 	.word	0x00000000
 8001d60:	46435000 	.word	0x46435000
 8001d64:	46435000 	.word	0x46435000
 8001d68:	c6435000 	.word	0xc6435000
 8001d6c:	c6435000 	.word	0xc6435000
 8001d70:	42c80000 	.word	0x42c80000
 8001d74:	42c80000 	.word	0x42c80000
 8001d78:	c2c80000 	.word	0xc2c80000
 8001d7c:	c2c80000 	.word	0xc2c80000

08001d80 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b082      	sub	sp, #8
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	4a04      	ldr	r2, [pc, #16]	; (8001da0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001d8e:	4293      	cmp	r3, r2
 8001d90:	d101      	bne.n	8001d96 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001d92:	f000 fc5f 	bl	8002654 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001d96:	bf00      	nop
 8001d98:	3708      	adds	r7, #8
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bd80      	pop	{r7, pc}
 8001d9e:	bf00      	nop
 8001da0:	40001000 	.word	0x40001000

08001da4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001da4:	b480      	push	{r7}
 8001da6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001da8:	b672      	cpsid	i
}
 8001daa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001dac:	e7fe      	b.n	8001dac <Error_Handler+0x8>
	...

08001db0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b082      	sub	sp, #8
 8001db4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001db6:	4b11      	ldr	r3, [pc, #68]	; (8001dfc <HAL_MspInit+0x4c>)
 8001db8:	699b      	ldr	r3, [r3, #24]
 8001dba:	4a10      	ldr	r2, [pc, #64]	; (8001dfc <HAL_MspInit+0x4c>)
 8001dbc:	f043 0301 	orr.w	r3, r3, #1
 8001dc0:	6193      	str	r3, [r2, #24]
 8001dc2:	4b0e      	ldr	r3, [pc, #56]	; (8001dfc <HAL_MspInit+0x4c>)
 8001dc4:	699b      	ldr	r3, [r3, #24]
 8001dc6:	f003 0301 	and.w	r3, r3, #1
 8001dca:	607b      	str	r3, [r7, #4]
 8001dcc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001dce:	4b0b      	ldr	r3, [pc, #44]	; (8001dfc <HAL_MspInit+0x4c>)
 8001dd0:	69db      	ldr	r3, [r3, #28]
 8001dd2:	4a0a      	ldr	r2, [pc, #40]	; (8001dfc <HAL_MspInit+0x4c>)
 8001dd4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001dd8:	61d3      	str	r3, [r2, #28]
 8001dda:	4b08      	ldr	r3, [pc, #32]	; (8001dfc <HAL_MspInit+0x4c>)
 8001ddc:	69db      	ldr	r3, [r3, #28]
 8001dde:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001de2:	603b      	str	r3, [r7, #0]
 8001de4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001de6:	2200      	movs	r2, #0
 8001de8:	210f      	movs	r1, #15
 8001dea:	f06f 0001 	mvn.w	r0, #1
 8001dee:	f001 f9cb 	bl	8003188 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001df2:	bf00      	nop
 8001df4:	3708      	adds	r7, #8
 8001df6:	46bd      	mov	sp, r7
 8001df8:	bd80      	pop	{r7, pc}
 8001dfa:	bf00      	nop
 8001dfc:	40021000 	.word	0x40021000

08001e00 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b08a      	sub	sp, #40	; 0x28
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e08:	f107 0314 	add.w	r3, r7, #20
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	601a      	str	r2, [r3, #0]
 8001e10:	605a      	str	r2, [r3, #4]
 8001e12:	609a      	str	r2, [r3, #8]
 8001e14:	60da      	str	r2, [r3, #12]
 8001e16:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001e20:	d124      	bne.n	8001e6c <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001e22:	4b14      	ldr	r3, [pc, #80]	; (8001e74 <HAL_ADC_MspInit+0x74>)
 8001e24:	695b      	ldr	r3, [r3, #20]
 8001e26:	4a13      	ldr	r2, [pc, #76]	; (8001e74 <HAL_ADC_MspInit+0x74>)
 8001e28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e2c:	6153      	str	r3, [r2, #20]
 8001e2e:	4b11      	ldr	r3, [pc, #68]	; (8001e74 <HAL_ADC_MspInit+0x74>)
 8001e30:	695b      	ldr	r3, [r3, #20]
 8001e32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e36:	613b      	str	r3, [r7, #16]
 8001e38:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e3a:	4b0e      	ldr	r3, [pc, #56]	; (8001e74 <HAL_ADC_MspInit+0x74>)
 8001e3c:	695b      	ldr	r3, [r3, #20]
 8001e3e:	4a0d      	ldr	r2, [pc, #52]	; (8001e74 <HAL_ADC_MspInit+0x74>)
 8001e40:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e44:	6153      	str	r3, [r2, #20]
 8001e46:	4b0b      	ldr	r3, [pc, #44]	; (8001e74 <HAL_ADC_MspInit+0x74>)
 8001e48:	695b      	ldr	r3, [r3, #20]
 8001e4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e4e:	60fb      	str	r3, [r7, #12]
 8001e50:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA2     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001e52:	2304      	movs	r3, #4
 8001e54:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001e56:	2303      	movs	r3, #3
 8001e58:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e5e:	f107 0314 	add.w	r3, r7, #20
 8001e62:	4619      	mov	r1, r3
 8001e64:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e68:	f001 fac2 	bl	80033f0 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001e6c:	bf00      	nop
 8001e6e:	3728      	adds	r7, #40	; 0x28
 8001e70:	46bd      	mov	sp, r7
 8001e72:	bd80      	pop	{r7, pc}
 8001e74:	40021000 	.word	0x40021000

08001e78 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b08a      	sub	sp, #40	; 0x28
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e80:	f107 0314 	add.w	r3, r7, #20
 8001e84:	2200      	movs	r2, #0
 8001e86:	601a      	str	r2, [r3, #0]
 8001e88:	605a      	str	r2, [r3, #4]
 8001e8a:	609a      	str	r2, [r3, #8]
 8001e8c:	60da      	str	r2, [r3, #12]
 8001e8e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	4a17      	ldr	r2, [pc, #92]	; (8001ef4 <HAL_SPI_MspInit+0x7c>)
 8001e96:	4293      	cmp	r3, r2
 8001e98:	d128      	bne.n	8001eec <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001e9a:	4b17      	ldr	r3, [pc, #92]	; (8001ef8 <HAL_SPI_MspInit+0x80>)
 8001e9c:	69db      	ldr	r3, [r3, #28]
 8001e9e:	4a16      	ldr	r2, [pc, #88]	; (8001ef8 <HAL_SPI_MspInit+0x80>)
 8001ea0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ea4:	61d3      	str	r3, [r2, #28]
 8001ea6:	4b14      	ldr	r3, [pc, #80]	; (8001ef8 <HAL_SPI_MspInit+0x80>)
 8001ea8:	69db      	ldr	r3, [r3, #28]
 8001eaa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001eae:	613b      	str	r3, [r7, #16]
 8001eb0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001eb2:	4b11      	ldr	r3, [pc, #68]	; (8001ef8 <HAL_SPI_MspInit+0x80>)
 8001eb4:	695b      	ldr	r3, [r3, #20]
 8001eb6:	4a10      	ldr	r2, [pc, #64]	; (8001ef8 <HAL_SPI_MspInit+0x80>)
 8001eb8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ebc:	6153      	str	r3, [r2, #20]
 8001ebe:	4b0e      	ldr	r3, [pc, #56]	; (8001ef8 <HAL_SPI_MspInit+0x80>)
 8001ec0:	695b      	ldr	r3, [r3, #20]
 8001ec2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001ec6:	60fb      	str	r3, [r7, #12]
 8001ec8:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8001eca:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8001ece:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ed0:	2302      	movs	r3, #2
 8001ed2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ed8:	2303      	movs	r3, #3
 8001eda:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001edc:	2305      	movs	r3, #5
 8001ede:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ee0:	f107 0314 	add.w	r3, r7, #20
 8001ee4:	4619      	mov	r1, r3
 8001ee6:	4805      	ldr	r0, [pc, #20]	; (8001efc <HAL_SPI_MspInit+0x84>)
 8001ee8:	f001 fa82 	bl	80033f0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001eec:	bf00      	nop
 8001eee:	3728      	adds	r7, #40	; 0x28
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	bd80      	pop	{r7, pc}
 8001ef4:	40003800 	.word	0x40003800
 8001ef8:	40021000 	.word	0x40021000
 8001efc:	48000400 	.word	0x48000400

08001f00 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b084      	sub	sp, #16
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM16)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	4a16      	ldr	r2, [pc, #88]	; (8001f68 <HAL_TIM_Base_MspInit+0x68>)
 8001f0e:	4293      	cmp	r3, r2
 8001f10:	d10c      	bne.n	8001f2c <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM16_MspInit 0 */

  /* USER CODE END TIM16_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 8001f12:	4b16      	ldr	r3, [pc, #88]	; (8001f6c <HAL_TIM_Base_MspInit+0x6c>)
 8001f14:	699b      	ldr	r3, [r3, #24]
 8001f16:	4a15      	ldr	r2, [pc, #84]	; (8001f6c <HAL_TIM_Base_MspInit+0x6c>)
 8001f18:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f1c:	6193      	str	r3, [r2, #24]
 8001f1e:	4b13      	ldr	r3, [pc, #76]	; (8001f6c <HAL_TIM_Base_MspInit+0x6c>)
 8001f20:	699b      	ldr	r3, [r3, #24]
 8001f22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f26:	60fb      	str	r3, [r7, #12]
 8001f28:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 8001f2a:	e018      	b.n	8001f5e <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM17)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	4a0f      	ldr	r2, [pc, #60]	; (8001f70 <HAL_TIM_Base_MspInit+0x70>)
 8001f32:	4293      	cmp	r3, r2
 8001f34:	d113      	bne.n	8001f5e <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8001f36:	4b0d      	ldr	r3, [pc, #52]	; (8001f6c <HAL_TIM_Base_MspInit+0x6c>)
 8001f38:	699b      	ldr	r3, [r3, #24]
 8001f3a:	4a0c      	ldr	r2, [pc, #48]	; (8001f6c <HAL_TIM_Base_MspInit+0x6c>)
 8001f3c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001f40:	6193      	str	r3, [r2, #24]
 8001f42:	4b0a      	ldr	r3, [pc, #40]	; (8001f6c <HAL_TIM_Base_MspInit+0x6c>)
 8001f44:	699b      	ldr	r3, [r3, #24]
 8001f46:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001f4a:	60bb      	str	r3, [r7, #8]
 8001f4c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 5, 0);
 8001f4e:	2200      	movs	r2, #0
 8001f50:	2105      	movs	r1, #5
 8001f52:	201a      	movs	r0, #26
 8001f54:	f001 f918 	bl	8003188 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8001f58:	201a      	movs	r0, #26
 8001f5a:	f001 f931 	bl	80031c0 <HAL_NVIC_EnableIRQ>
}
 8001f5e:	bf00      	nop
 8001f60:	3710      	adds	r7, #16
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bd80      	pop	{r7, pc}
 8001f66:	bf00      	nop
 8001f68:	40014400 	.word	0x40014400
 8001f6c:	40021000 	.word	0x40021000
 8001f70:	40014800 	.word	0x40014800

08001f74 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b08a      	sub	sp, #40	; 0x28
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f7c:	f107 0314 	add.w	r3, r7, #20
 8001f80:	2200      	movs	r2, #0
 8001f82:	601a      	str	r2, [r3, #0]
 8001f84:	605a      	str	r2, [r3, #4]
 8001f86:	609a      	str	r2, [r3, #8]
 8001f88:	60da      	str	r2, [r3, #12]
 8001f8a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	4a3e      	ldr	r2, [pc, #248]	; (800208c <HAL_UART_MspInit+0x118>)
 8001f92:	4293      	cmp	r3, r2
 8001f94:	d176      	bne.n	8002084 <HAL_UART_MspInit+0x110>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001f96:	4b3e      	ldr	r3, [pc, #248]	; (8002090 <HAL_UART_MspInit+0x11c>)
 8001f98:	69db      	ldr	r3, [r3, #28]
 8001f9a:	4a3d      	ldr	r2, [pc, #244]	; (8002090 <HAL_UART_MspInit+0x11c>)
 8001f9c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001fa0:	61d3      	str	r3, [r2, #28]
 8001fa2:	4b3b      	ldr	r3, [pc, #236]	; (8002090 <HAL_UART_MspInit+0x11c>)
 8001fa4:	69db      	ldr	r3, [r3, #28]
 8001fa6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001faa:	613b      	str	r3, [r7, #16]
 8001fac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fae:	4b38      	ldr	r3, [pc, #224]	; (8002090 <HAL_UART_MspInit+0x11c>)
 8001fb0:	695b      	ldr	r3, [r3, #20]
 8001fb2:	4a37      	ldr	r2, [pc, #220]	; (8002090 <HAL_UART_MspInit+0x11c>)
 8001fb4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001fb8:	6153      	str	r3, [r2, #20]
 8001fba:	4b35      	ldr	r3, [pc, #212]	; (8002090 <HAL_UART_MspInit+0x11c>)
 8001fbc:	695b      	ldr	r3, [r3, #20]
 8001fbe:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001fc2:	60fb      	str	r3, [r7, #12]
 8001fc4:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001fc6:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001fca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fcc:	2302      	movs	r3, #2
 8001fce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001fd4:	2303      	movs	r3, #3
 8001fd6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001fd8:	2307      	movs	r3, #7
 8001fda:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fdc:	f107 0314 	add.w	r3, r7, #20
 8001fe0:	4619      	mov	r1, r3
 8001fe2:	482c      	ldr	r0, [pc, #176]	; (8002094 <HAL_UART_MspInit+0x120>)
 8001fe4:	f001 fa04 	bl	80033f0 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Channel3;
 8001fe8:	4b2b      	ldr	r3, [pc, #172]	; (8002098 <HAL_UART_MspInit+0x124>)
 8001fea:	4a2c      	ldr	r2, [pc, #176]	; (800209c <HAL_UART_MspInit+0x128>)
 8001fec:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001fee:	4b2a      	ldr	r3, [pc, #168]	; (8002098 <HAL_UART_MspInit+0x124>)
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001ff4:	4b28      	ldr	r3, [pc, #160]	; (8002098 <HAL_UART_MspInit+0x124>)
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001ffa:	4b27      	ldr	r3, [pc, #156]	; (8002098 <HAL_UART_MspInit+0x124>)
 8001ffc:	2280      	movs	r2, #128	; 0x80
 8001ffe:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002000:	4b25      	ldr	r3, [pc, #148]	; (8002098 <HAL_UART_MspInit+0x124>)
 8002002:	2200      	movs	r2, #0
 8002004:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002006:	4b24      	ldr	r3, [pc, #144]	; (8002098 <HAL_UART_MspInit+0x124>)
 8002008:	2200      	movs	r2, #0
 800200a:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 800200c:	4b22      	ldr	r3, [pc, #136]	; (8002098 <HAL_UART_MspInit+0x124>)
 800200e:	2220      	movs	r2, #32
 8002010:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8002012:	4b21      	ldr	r3, [pc, #132]	; (8002098 <HAL_UART_MspInit+0x124>)
 8002014:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002018:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 800201a:	481f      	ldr	r0, [pc, #124]	; (8002098 <HAL_UART_MspInit+0x124>)
 800201c:	f001 f8de 	bl	80031dc <HAL_DMA_Init>
 8002020:	4603      	mov	r3, r0
 8002022:	2b00      	cmp	r3, #0
 8002024:	d001      	beq.n	800202a <HAL_UART_MspInit+0xb6>
    {
      Error_Handler();
 8002026:	f7ff febd 	bl	8001da4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	4a1a      	ldr	r2, [pc, #104]	; (8002098 <HAL_UART_MspInit+0x124>)
 800202e:	675a      	str	r2, [r3, #116]	; 0x74
 8002030:	4a19      	ldr	r2, [pc, #100]	; (8002098 <HAL_UART_MspInit+0x124>)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Channel2;
 8002036:	4b1a      	ldr	r3, [pc, #104]	; (80020a0 <HAL_UART_MspInit+0x12c>)
 8002038:	4a1a      	ldr	r2, [pc, #104]	; (80020a4 <HAL_UART_MspInit+0x130>)
 800203a:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800203c:	4b18      	ldr	r3, [pc, #96]	; (80020a0 <HAL_UART_MspInit+0x12c>)
 800203e:	2210      	movs	r2, #16
 8002040:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002042:	4b17      	ldr	r3, [pc, #92]	; (80020a0 <HAL_UART_MspInit+0x12c>)
 8002044:	2200      	movs	r2, #0
 8002046:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002048:	4b15      	ldr	r3, [pc, #84]	; (80020a0 <HAL_UART_MspInit+0x12c>)
 800204a:	2280      	movs	r2, #128	; 0x80
 800204c:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800204e:	4b14      	ldr	r3, [pc, #80]	; (80020a0 <HAL_UART_MspInit+0x12c>)
 8002050:	2200      	movs	r2, #0
 8002052:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002054:	4b12      	ldr	r3, [pc, #72]	; (80020a0 <HAL_UART_MspInit+0x12c>)
 8002056:	2200      	movs	r2, #0
 8002058:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 800205a:	4b11      	ldr	r3, [pc, #68]	; (80020a0 <HAL_UART_MspInit+0x12c>)
 800205c:	2200      	movs	r2, #0
 800205e:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8002060:	4b0f      	ldr	r3, [pc, #60]	; (80020a0 <HAL_UART_MspInit+0x12c>)
 8002062:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002066:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8002068:	480d      	ldr	r0, [pc, #52]	; (80020a0 <HAL_UART_MspInit+0x12c>)
 800206a:	f001 f8b7 	bl	80031dc <HAL_DMA_Init>
 800206e:	4603      	mov	r3, r0
 8002070:	2b00      	cmp	r3, #0
 8002072:	d001      	beq.n	8002078 <HAL_UART_MspInit+0x104>
    {
      Error_Handler();
 8002074:	f7ff fe96 	bl	8001da4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	4a09      	ldr	r2, [pc, #36]	; (80020a0 <HAL_UART_MspInit+0x12c>)
 800207c:	671a      	str	r2, [r3, #112]	; 0x70
 800207e:	4a08      	ldr	r2, [pc, #32]	; (80020a0 <HAL_UART_MspInit+0x12c>)
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002084:	bf00      	nop
 8002086:	3728      	adds	r7, #40	; 0x28
 8002088:	46bd      	mov	sp, r7
 800208a:	bd80      	pop	{r7, pc}
 800208c:	40004800 	.word	0x40004800
 8002090:	40021000 	.word	0x40021000
 8002094:	48000400 	.word	0x48000400
 8002098:	20000900 	.word	0x20000900
 800209c:	40020030 	.word	0x40020030
 80020a0:	20000944 	.word	0x20000944
 80020a4:	4002001c 	.word	0x4002001c

080020a8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b08e      	sub	sp, #56	; 0x38
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80020b0:	2300      	movs	r3, #0
 80020b2:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80020b4:	2300      	movs	r3, #0
 80020b6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80020b8:	4b33      	ldr	r3, [pc, #204]	; (8002188 <HAL_InitTick+0xe0>)
 80020ba:	69db      	ldr	r3, [r3, #28]
 80020bc:	4a32      	ldr	r2, [pc, #200]	; (8002188 <HAL_InitTick+0xe0>)
 80020be:	f043 0310 	orr.w	r3, r3, #16
 80020c2:	61d3      	str	r3, [r2, #28]
 80020c4:	4b30      	ldr	r3, [pc, #192]	; (8002188 <HAL_InitTick+0xe0>)
 80020c6:	69db      	ldr	r3, [r3, #28]
 80020c8:	f003 0310 	and.w	r3, r3, #16
 80020cc:	60fb      	str	r3, [r7, #12]
 80020ce:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80020d0:	f107 0210 	add.w	r2, r7, #16
 80020d4:	f107 0314 	add.w	r3, r7, #20
 80020d8:	4611      	mov	r1, r2
 80020da:	4618      	mov	r0, r3
 80020dc:	f002 fdaa 	bl	8004c34 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80020e0:	6a3b      	ldr	r3, [r7, #32]
 80020e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80020e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d103      	bne.n	80020f2 <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80020ea:	f002 fd5f 	bl	8004bac <HAL_RCC_GetPCLK1Freq>
 80020ee:	6378      	str	r0, [r7, #52]	; 0x34
 80020f0:	e004      	b.n	80020fc <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80020f2:	f002 fd5b 	bl	8004bac <HAL_RCC_GetPCLK1Freq>
 80020f6:	4603      	mov	r3, r0
 80020f8:	005b      	lsls	r3, r3, #1
 80020fa:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80020fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80020fe:	4a23      	ldr	r2, [pc, #140]	; (800218c <HAL_InitTick+0xe4>)
 8002100:	fba2 2303 	umull	r2, r3, r2, r3
 8002104:	0c9b      	lsrs	r3, r3, #18
 8002106:	3b01      	subs	r3, #1
 8002108:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800210a:	4b21      	ldr	r3, [pc, #132]	; (8002190 <HAL_InitTick+0xe8>)
 800210c:	4a21      	ldr	r2, [pc, #132]	; (8002194 <HAL_InitTick+0xec>)
 800210e:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8002110:	4b1f      	ldr	r3, [pc, #124]	; (8002190 <HAL_InitTick+0xe8>)
 8002112:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002116:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8002118:	4a1d      	ldr	r2, [pc, #116]	; (8002190 <HAL_InitTick+0xe8>)
 800211a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800211c:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800211e:	4b1c      	ldr	r3, [pc, #112]	; (8002190 <HAL_InitTick+0xe8>)
 8002120:	2200      	movs	r2, #0
 8002122:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002124:	4b1a      	ldr	r3, [pc, #104]	; (8002190 <HAL_InitTick+0xe8>)
 8002126:	2200      	movs	r2, #0
 8002128:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800212a:	4b19      	ldr	r3, [pc, #100]	; (8002190 <HAL_InitTick+0xe8>)
 800212c:	2200      	movs	r2, #0
 800212e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8002130:	4817      	ldr	r0, [pc, #92]	; (8002190 <HAL_InitTick+0xe8>)
 8002132:	f002 ffe0 	bl	80050f6 <HAL_TIM_Base_Init>
 8002136:	4603      	mov	r3, r0
 8002138:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 800213c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002140:	2b00      	cmp	r3, #0
 8002142:	d11b      	bne.n	800217c <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8002144:	4812      	ldr	r0, [pc, #72]	; (8002190 <HAL_InitTick+0xe8>)
 8002146:	f003 f82d 	bl	80051a4 <HAL_TIM_Base_Start_IT>
 800214a:	4603      	mov	r3, r0
 800214c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8002150:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002154:	2b00      	cmp	r3, #0
 8002156:	d111      	bne.n	800217c <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002158:	2036      	movs	r0, #54	; 0x36
 800215a:	f001 f831 	bl	80031c0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	2b0f      	cmp	r3, #15
 8002162:	d808      	bhi.n	8002176 <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8002164:	2200      	movs	r2, #0
 8002166:	6879      	ldr	r1, [r7, #4]
 8002168:	2036      	movs	r0, #54	; 0x36
 800216a:	f001 f80d 	bl	8003188 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800216e:	4a0a      	ldr	r2, [pc, #40]	; (8002198 <HAL_InitTick+0xf0>)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	6013      	str	r3, [r2, #0]
 8002174:	e002      	b.n	800217c <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 8002176:	2301      	movs	r3, #1
 8002178:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800217c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8002180:	4618      	mov	r0, r3
 8002182:	3738      	adds	r7, #56	; 0x38
 8002184:	46bd      	mov	sp, r7
 8002186:	bd80      	pop	{r7, pc}
 8002188:	40021000 	.word	0x40021000
 800218c:	431bde83 	.word	0x431bde83
 8002190:	20000e1c 	.word	0x20000e1c
 8002194:	40001000 	.word	0x40001000
 8002198:	20000004 	.word	0x20000004

0800219c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800219c:	b480      	push	{r7}
 800219e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80021a0:	e7fe      	b.n	80021a0 <NMI_Handler+0x4>

080021a2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80021a2:	b480      	push	{r7}
 80021a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80021a6:	e7fe      	b.n	80021a6 <HardFault_Handler+0x4>

080021a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80021a8:	b480      	push	{r7}
 80021aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80021ac:	e7fe      	b.n	80021ac <MemManage_Handler+0x4>

080021ae <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80021ae:	b480      	push	{r7}
 80021b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80021b2:	e7fe      	b.n	80021b2 <BusFault_Handler+0x4>

080021b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80021b4:	b480      	push	{r7}
 80021b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80021b8:	e7fe      	b.n	80021b8 <UsageFault_Handler+0x4>

080021ba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80021ba:	b480      	push	{r7}
 80021bc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80021be:	bf00      	nop
 80021c0:	46bd      	mov	sp, r7
 80021c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c6:	4770      	bx	lr

080021c8 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */
	DMA1_Channel2->CCR &= ~DMA_CCR_EN;
 80021cc:	4b08      	ldr	r3, [pc, #32]	; (80021f0 <DMA1_Channel2_IRQHandler+0x28>)
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	4a07      	ldr	r2, [pc, #28]	; (80021f0 <DMA1_Channel2_IRQHandler+0x28>)
 80021d2:	f023 0301 	bic.w	r3, r3, #1
 80021d6:	6013      	str	r3, [r2, #0]
	USART3->CR3 &= ~USART_CR3_DMAT;
 80021d8:	4b06      	ldr	r3, [pc, #24]	; (80021f4 <DMA1_Channel2_IRQHandler+0x2c>)
 80021da:	689b      	ldr	r3, [r3, #8]
 80021dc:	4a05      	ldr	r2, [pc, #20]	; (80021f4 <DMA1_Channel2_IRQHandler+0x2c>)
 80021de:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80021e2:	6093      	str	r3, [r2, #8]
  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 80021e4:	4804      	ldr	r0, [pc, #16]	; (80021f8 <DMA1_Channel2_IRQHandler+0x30>)
 80021e6:	f001 f840 	bl	800326a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80021ea:	bf00      	nop
 80021ec:	bd80      	pop	{r7, pc}
 80021ee:	bf00      	nop
 80021f0:	4002001c 	.word	0x4002001c
 80021f4:	40004800 	.word	0x40004800
 80021f8:	20000944 	.word	0x20000944

080021fc <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8002200:	4802      	ldr	r0, [pc, #8]	; (800220c <DMA1_Channel3_IRQHandler+0x10>)
 8002202:	f001 f832 	bl	800326a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8002206:	bf00      	nop
 8002208:	bd80      	pop	{r7, pc}
 800220a:	bf00      	nop
 800220c:	20000900 	.word	0x20000900

08002210 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger, commutation and TIM17 interrupts.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */
	if((TIM17->SR & TIM_SR_UIF) == TIM_SR_UIF) {
 8002214:	4b0b      	ldr	r3, [pc, #44]	; (8002244 <TIM1_TRG_COM_TIM17_IRQHandler+0x34>)
 8002216:	691b      	ldr	r3, [r3, #16]
 8002218:	f003 0301 	and.w	r3, r3, #1
 800221c:	2b01      	cmp	r3, #1
 800221e:	d10c      	bne.n	800223a <TIM1_TRG_COM_TIM17_IRQHandler+0x2a>
		EncoderR.timeNew = -(65535 - EncoderR.timeNew);
 8002220:	4b09      	ldr	r3, [pc, #36]	; (8002248 <TIM1_TRG_COM_TIM17_IRQHandler+0x38>)
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f5a3 437f 	sub.w	r3, r3, #65280	; 0xff00
 8002228:	3bff      	subs	r3, #255	; 0xff
 800222a:	4a07      	ldr	r2, [pc, #28]	; (8002248 <TIM1_TRG_COM_TIM17_IRQHandler+0x38>)
 800222c:	6013      	str	r3, [r2, #0]
		TIM17->SR &= ~(TIM_SR_UIF);
 800222e:	4b05      	ldr	r3, [pc, #20]	; (8002244 <TIM1_TRG_COM_TIM17_IRQHandler+0x34>)
 8002230:	691b      	ldr	r3, [r3, #16]
 8002232:	4a04      	ldr	r2, [pc, #16]	; (8002244 <TIM1_TRG_COM_TIM17_IRQHandler+0x34>)
 8002234:	f023 0301 	bic.w	r3, r3, #1
 8002238:	6113      	str	r3, [r2, #16]
	}

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 800223a:	4804      	ldr	r0, [pc, #16]	; (800224c <TIM1_TRG_COM_TIM17_IRQHandler+0x3c>)
 800223c:	f003 f806 	bl	800524c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 8002240:	bf00      	nop
 8002242:	bd80      	pop	{r7, pc}
 8002244:	40014800 	.word	0x40014800
 8002248:	200009c8 	.word	0x200009c8
 800224c:	2000082c 	.word	0x2000082c

08002250 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8002254:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002258:	f001 fa54 	bl	8003704 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 800225c:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8002260:	f001 fa50 	bl	8003704 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002264:	bf00      	nop
 8002266:	bd80      	pop	{r7, pc}

08002268 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800226c:	4802      	ldr	r0, [pc, #8]	; (8002278 <TIM6_DAC_IRQHandler+0x10>)
 800226e:	f002 ffed 	bl	800524c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002272:	bf00      	nop
 8002274:	bd80      	pop	{r7, pc}
 8002276:	bf00      	nop
 8002278:	20000e1c 	.word	0x20000e1c

0800227c <DMA1_Channel1_IRQHandler>:

/* USER CODE BEGIN 1 */
void DMA1_Channel1_IRQHandler(void)
{
 800227c:	b480      	push	{r7}
 800227e:	af00      	add	r7, sp, #0
	__asm__ volatile("NOP");
 8002280:	bf00      	nop
	DMA1->IFCR |= DMA_IFCR_CGIF1;
 8002282:	4b06      	ldr	r3, [pc, #24]	; (800229c <DMA1_Channel1_IRQHandler+0x20>)
 8002284:	685b      	ldr	r3, [r3, #4]
 8002286:	4a05      	ldr	r2, [pc, #20]	; (800229c <DMA1_Channel1_IRQHandler+0x20>)
 8002288:	f043 0301 	orr.w	r3, r3, #1
 800228c:	6053      	str	r3, [r2, #4]
	__asm__ volatile("NOP");
 800228e:	bf00      	nop
}
 8002290:	bf00      	nop
 8002292:	46bd      	mov	sp, r7
 8002294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002298:	4770      	bx	lr
 800229a:	bf00      	nop
 800229c:	40020000 	.word	0x40020000

080022a0 <ADC1_IRQHandler>:

void ADC1_IRQHandler(void)
{
 80022a0:	b480      	push	{r7}
 80022a2:	af00      	add	r7, sp, #0
	__asm__ volatile("NOP");
 80022a4:	bf00      	nop
	ADC1->ISR |= ADC_ISR_AWD1;
 80022a6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80022b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80022b4:	6013      	str	r3, [r2, #0]
	__asm__ volatile("NOP");
 80022b6:	bf00      	nop
}
 80022b8:	bf00      	nop
 80022ba:	46bd      	mov	sp, r7
 80022bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c0:	4770      	bx	lr
	...

080022c4 <TIM1_UP_TIM16_IRQHandler>:

void TIM1_UP_TIM16_IRQHandler(void)
{
 80022c4:	b480      	push	{r7}
 80022c6:	af00      	add	r7, sp, #0
	if((TIM1->SR & TIM_SR_UIF) == TIM_SR_UIF) {
 80022c8:	4b8c      	ldr	r3, [pc, #560]	; (80024fc <TIM1_UP_TIM16_IRQHandler+0x238>)
 80022ca:	691b      	ldr	r3, [r3, #16]
 80022cc:	f003 0301 	and.w	r3, r3, #1
 80022d0:	2b01      	cmp	r3, #1
 80022d2:	d108      	bne.n	80022e6 <TIM1_UP_TIM16_IRQHandler+0x22>
		EncoderR.posCntUpdate = 1;
 80022d4:	4b8a      	ldr	r3, [pc, #552]	; (8002500 <TIM1_UP_TIM16_IRQHandler+0x23c>)
 80022d6:	2201      	movs	r2, #1
 80022d8:	741a      	strb	r2, [r3, #16]
		TIM1->SR &= ~(TIM_SR_UIF);
 80022da:	4b88      	ldr	r3, [pc, #544]	; (80024fc <TIM1_UP_TIM16_IRQHandler+0x238>)
 80022dc:	691b      	ldr	r3, [r3, #16]
 80022de:	4a87      	ldr	r2, [pc, #540]	; (80024fc <TIM1_UP_TIM16_IRQHandler+0x238>)
 80022e0:	f023 0301 	bic.w	r3, r3, #1
 80022e4:	6113      	str	r3, [r2, #16]
	}
	if((TIM16->SR & TIM_SR_UIF) == TIM_SR_UIF) {
 80022e6:	4b87      	ldr	r3, [pc, #540]	; (8002504 <TIM1_UP_TIM16_IRQHandler+0x240>)
 80022e8:	691b      	ldr	r3, [r3, #16]
 80022ea:	f003 0301 	and.w	r3, r3, #1
 80022ee:	2b01      	cmp	r3, #1
 80022f0:	f040 80ff 	bne.w	80024f2 <TIM1_UP_TIM16_IRQHandler+0x22e>
		softCounterValue++;
 80022f4:	4b84      	ldr	r3, [pc, #528]	; (8002508 <TIM1_UP_TIM16_IRQHandler+0x244>)
 80022f6:	881b      	ldrh	r3, [r3, #0]
 80022f8:	3301      	adds	r3, #1
 80022fa:	b29a      	uxth	r2, r3
 80022fc:	4b82      	ldr	r3, [pc, #520]	; (8002508 <TIM1_UP_TIM16_IRQHandler+0x244>)
 80022fe:	801a      	strh	r2, [r3, #0]

		if(softCounterValue >= 100) {
 8002300:	4b81      	ldr	r3, [pc, #516]	; (8002508 <TIM1_UP_TIM16_IRQHandler+0x244>)
 8002302:	881b      	ldrh	r3, [r3, #0]
 8002304:	2b63      	cmp	r3, #99	; 0x63
 8002306:	d902      	bls.n	800230e <TIM1_UP_TIM16_IRQHandler+0x4a>
			softCounterValue = 0;
 8002308:	4b7f      	ldr	r3, [pc, #508]	; (8002508 <TIM1_UP_TIM16_IRQHandler+0x244>)
 800230a:	2200      	movs	r2, #0
 800230c:	801a      	strh	r2, [r3, #0]
		}

		if(SoftPwmR.pwmValue >= 0) {
 800230e:	4b7f      	ldr	r3, [pc, #508]	; (800250c <TIM1_UP_TIM16_IRQHandler+0x248>)
 8002310:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002314:	2b00      	cmp	r3, #0
 8002316:	db33      	blt.n	8002380 <TIM1_UP_TIM16_IRQHandler+0xbc>
			if(softCounterValue < SoftPwmR.pwmValue) {
 8002318:	4b7b      	ldr	r3, [pc, #492]	; (8002508 <TIM1_UP_TIM16_IRQHandler+0x244>)
 800231a:	881b      	ldrh	r3, [r3, #0]
 800231c:	461a      	mov	r2, r3
 800231e:	4b7b      	ldr	r3, [pc, #492]	; (800250c <TIM1_UP_TIM16_IRQHandler+0x248>)
 8002320:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002324:	429a      	cmp	r2, r3
 8002326:	da15      	bge.n	8002354 <TIM1_UP_TIM16_IRQHandler+0x90>
				if(SoftPwmR.status != 1) {
 8002328:	4b78      	ldr	r3, [pc, #480]	; (800250c <TIM1_UP_TIM16_IRQHandler+0x248>)
 800232a:	799b      	ldrb	r3, [r3, #6]
 800232c:	2b01      	cmp	r3, #1
 800232e:	d060      	beq.n	80023f2 <TIM1_UP_TIM16_IRQHandler+0x12e>
					GPIOA->ODR &= ~(1<<7); //_3A
 8002330:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8002334:	695b      	ldr	r3, [r3, #20]
 8002336:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800233a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800233e:	6153      	str	r3, [r2, #20]
					GPIOB->ODR |= (1<<0); //_4A
 8002340:	4b73      	ldr	r3, [pc, #460]	; (8002510 <TIM1_UP_TIM16_IRQHandler+0x24c>)
 8002342:	695b      	ldr	r3, [r3, #20]
 8002344:	4a72      	ldr	r2, [pc, #456]	; (8002510 <TIM1_UP_TIM16_IRQHandler+0x24c>)
 8002346:	f043 0301 	orr.w	r3, r3, #1
 800234a:	6153      	str	r3, [r2, #20]
					SoftPwmR.status = 1;
 800234c:	4b6f      	ldr	r3, [pc, #444]	; (800250c <TIM1_UP_TIM16_IRQHandler+0x248>)
 800234e:	2201      	movs	r2, #1
 8002350:	719a      	strb	r2, [r3, #6]
 8002352:	e04e      	b.n	80023f2 <TIM1_UP_TIM16_IRQHandler+0x12e>
				}
			} else {
				if(SoftPwmR.status != 0) {
 8002354:	4b6d      	ldr	r3, [pc, #436]	; (800250c <TIM1_UP_TIM16_IRQHandler+0x248>)
 8002356:	799b      	ldrb	r3, [r3, #6]
 8002358:	2b00      	cmp	r3, #0
 800235a:	d04a      	beq.n	80023f2 <TIM1_UP_TIM16_IRQHandler+0x12e>
					GPIOA->ODR &= ~(1<<7); //_3A
 800235c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8002360:	695b      	ldr	r3, [r3, #20]
 8002362:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8002366:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800236a:	6153      	str	r3, [r2, #20]
					GPIOB->ODR &= ~(1<<0); //_4A
 800236c:	4b68      	ldr	r3, [pc, #416]	; (8002510 <TIM1_UP_TIM16_IRQHandler+0x24c>)
 800236e:	695b      	ldr	r3, [r3, #20]
 8002370:	4a67      	ldr	r2, [pc, #412]	; (8002510 <TIM1_UP_TIM16_IRQHandler+0x24c>)
 8002372:	f023 0301 	bic.w	r3, r3, #1
 8002376:	6153      	str	r3, [r2, #20]
					SoftPwmR.status = 0;
 8002378:	4b64      	ldr	r3, [pc, #400]	; (800250c <TIM1_UP_TIM16_IRQHandler+0x248>)
 800237a:	2200      	movs	r2, #0
 800237c:	719a      	strb	r2, [r3, #6]
 800237e:	e038      	b.n	80023f2 <TIM1_UP_TIM16_IRQHandler+0x12e>
				}
			}
		} else if(SoftPwmR.pwmValue < 0) {
 8002380:	4b62      	ldr	r3, [pc, #392]	; (800250c <TIM1_UP_TIM16_IRQHandler+0x248>)
 8002382:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002386:	2b00      	cmp	r3, #0
 8002388:	da33      	bge.n	80023f2 <TIM1_UP_TIM16_IRQHandler+0x12e>
			if(softCounterValue < (-SoftPwmR.pwmValue)) {
 800238a:	4b5f      	ldr	r3, [pc, #380]	; (8002508 <TIM1_UP_TIM16_IRQHandler+0x244>)
 800238c:	881b      	ldrh	r3, [r3, #0]
 800238e:	461a      	mov	r2, r3
 8002390:	4b5e      	ldr	r3, [pc, #376]	; (800250c <TIM1_UP_TIM16_IRQHandler+0x248>)
 8002392:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002396:	425b      	negs	r3, r3
 8002398:	429a      	cmp	r2, r3
 800239a:	da15      	bge.n	80023c8 <TIM1_UP_TIM16_IRQHandler+0x104>
				if(SoftPwmR.status != 2) {
 800239c:	4b5b      	ldr	r3, [pc, #364]	; (800250c <TIM1_UP_TIM16_IRQHandler+0x248>)
 800239e:	799b      	ldrb	r3, [r3, #6]
 80023a0:	2b02      	cmp	r3, #2
 80023a2:	d026      	beq.n	80023f2 <TIM1_UP_TIM16_IRQHandler+0x12e>
					GPIOA->ODR |= (1<<7); //_3A
 80023a4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80023a8:	695b      	ldr	r3, [r3, #20]
 80023aa:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80023ae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80023b2:	6153      	str	r3, [r2, #20]
					GPIOB->ODR &= ~(1<<0); //_4A
 80023b4:	4b56      	ldr	r3, [pc, #344]	; (8002510 <TIM1_UP_TIM16_IRQHandler+0x24c>)
 80023b6:	695b      	ldr	r3, [r3, #20]
 80023b8:	4a55      	ldr	r2, [pc, #340]	; (8002510 <TIM1_UP_TIM16_IRQHandler+0x24c>)
 80023ba:	f023 0301 	bic.w	r3, r3, #1
 80023be:	6153      	str	r3, [r2, #20]
					SoftPwmR.status = 2;
 80023c0:	4b52      	ldr	r3, [pc, #328]	; (800250c <TIM1_UP_TIM16_IRQHandler+0x248>)
 80023c2:	2202      	movs	r2, #2
 80023c4:	719a      	strb	r2, [r3, #6]
 80023c6:	e014      	b.n	80023f2 <TIM1_UP_TIM16_IRQHandler+0x12e>
				}
			} else {
				if(SoftPwmR.status != 0) {
 80023c8:	4b50      	ldr	r3, [pc, #320]	; (800250c <TIM1_UP_TIM16_IRQHandler+0x248>)
 80023ca:	799b      	ldrb	r3, [r3, #6]
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d010      	beq.n	80023f2 <TIM1_UP_TIM16_IRQHandler+0x12e>
					GPIOA->ODR &= ~(1<<7); //_3A
 80023d0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80023d4:	695b      	ldr	r3, [r3, #20]
 80023d6:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80023da:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80023de:	6153      	str	r3, [r2, #20]
					GPIOB->ODR &= ~(1<<0); //_4A
 80023e0:	4b4b      	ldr	r3, [pc, #300]	; (8002510 <TIM1_UP_TIM16_IRQHandler+0x24c>)
 80023e2:	695b      	ldr	r3, [r3, #20]
 80023e4:	4a4a      	ldr	r2, [pc, #296]	; (8002510 <TIM1_UP_TIM16_IRQHandler+0x24c>)
 80023e6:	f023 0301 	bic.w	r3, r3, #1
 80023ea:	6153      	str	r3, [r2, #20]
					SoftPwmR.status = 0;
 80023ec:	4b47      	ldr	r3, [pc, #284]	; (800250c <TIM1_UP_TIM16_IRQHandler+0x248>)
 80023ee:	2200      	movs	r2, #0
 80023f0:	719a      	strb	r2, [r3, #6]
				}
			}
		}

		if(SoftPwmL.pwmValue >= 0) {
 80023f2:	4b48      	ldr	r3, [pc, #288]	; (8002514 <TIM1_UP_TIM16_IRQHandler+0x250>)
 80023f4:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	db37      	blt.n	800246c <TIM1_UP_TIM16_IRQHandler+0x1a8>
			if(softCounterValue < SoftPwmL.pwmValue) {
 80023fc:	4b42      	ldr	r3, [pc, #264]	; (8002508 <TIM1_UP_TIM16_IRQHandler+0x244>)
 80023fe:	881b      	ldrh	r3, [r3, #0]
 8002400:	461a      	mov	r2, r3
 8002402:	4b44      	ldr	r3, [pc, #272]	; (8002514 <TIM1_UP_TIM16_IRQHandler+0x250>)
 8002404:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002408:	429a      	cmp	r2, r3
 800240a:	da17      	bge.n	800243c <TIM1_UP_TIM16_IRQHandler+0x178>
				if(SoftPwmL.status != 1) {
 800240c:	4b41      	ldr	r3, [pc, #260]	; (8002514 <TIM1_UP_TIM16_IRQHandler+0x250>)
 800240e:	799b      	ldrb	r3, [r3, #6]
 8002410:	2b01      	cmp	r3, #1
 8002412:	d068      	beq.n	80024e6 <TIM1_UP_TIM16_IRQHandler+0x222>
					GPIOA->ODR &= ~(1<<4); //_1A
 8002414:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8002418:	695b      	ldr	r3, [r3, #20]
 800241a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800241e:	f023 0310 	bic.w	r3, r3, #16
 8002422:	6153      	str	r3, [r2, #20]
					GPIOA->ODR |= (1<<5); //_2A
 8002424:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8002428:	695b      	ldr	r3, [r3, #20]
 800242a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800242e:	f043 0320 	orr.w	r3, r3, #32
 8002432:	6153      	str	r3, [r2, #20]
					SoftPwmL.status = 1;
 8002434:	4b37      	ldr	r3, [pc, #220]	; (8002514 <TIM1_UP_TIM16_IRQHandler+0x250>)
 8002436:	2201      	movs	r2, #1
 8002438:	719a      	strb	r2, [r3, #6]
 800243a:	e054      	b.n	80024e6 <TIM1_UP_TIM16_IRQHandler+0x222>
				}
			} else {
				if(SoftPwmL.status != 0) {
 800243c:	4b35      	ldr	r3, [pc, #212]	; (8002514 <TIM1_UP_TIM16_IRQHandler+0x250>)
 800243e:	799b      	ldrb	r3, [r3, #6]
 8002440:	2b00      	cmp	r3, #0
 8002442:	d050      	beq.n	80024e6 <TIM1_UP_TIM16_IRQHandler+0x222>
					GPIOA->ODR &= ~(1<<4); //_1A
 8002444:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8002448:	695b      	ldr	r3, [r3, #20]
 800244a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800244e:	f023 0310 	bic.w	r3, r3, #16
 8002452:	6153      	str	r3, [r2, #20]
					GPIOA->ODR &= ~(1<<5); //_2A
 8002454:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8002458:	695b      	ldr	r3, [r3, #20]
 800245a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800245e:	f023 0320 	bic.w	r3, r3, #32
 8002462:	6153      	str	r3, [r2, #20]
					SoftPwmL.status = 0;
 8002464:	4b2b      	ldr	r3, [pc, #172]	; (8002514 <TIM1_UP_TIM16_IRQHandler+0x250>)
 8002466:	2200      	movs	r2, #0
 8002468:	719a      	strb	r2, [r3, #6]
 800246a:	e03c      	b.n	80024e6 <TIM1_UP_TIM16_IRQHandler+0x222>
				}
			}
		} else if(SoftPwmL.pwmValue < 0) {
 800246c:	4b29      	ldr	r3, [pc, #164]	; (8002514 <TIM1_UP_TIM16_IRQHandler+0x250>)
 800246e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002472:	2b00      	cmp	r3, #0
 8002474:	da37      	bge.n	80024e6 <TIM1_UP_TIM16_IRQHandler+0x222>
			if(softCounterValue < (-SoftPwmL.pwmValue)) {
 8002476:	4b24      	ldr	r3, [pc, #144]	; (8002508 <TIM1_UP_TIM16_IRQHandler+0x244>)
 8002478:	881b      	ldrh	r3, [r3, #0]
 800247a:	461a      	mov	r2, r3
 800247c:	4b25      	ldr	r3, [pc, #148]	; (8002514 <TIM1_UP_TIM16_IRQHandler+0x250>)
 800247e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002482:	425b      	negs	r3, r3
 8002484:	429a      	cmp	r2, r3
 8002486:	da17      	bge.n	80024b8 <TIM1_UP_TIM16_IRQHandler+0x1f4>
				if(SoftPwmL.status != 2) {
 8002488:	4b22      	ldr	r3, [pc, #136]	; (8002514 <TIM1_UP_TIM16_IRQHandler+0x250>)
 800248a:	799b      	ldrb	r3, [r3, #6]
 800248c:	2b02      	cmp	r3, #2
 800248e:	d02a      	beq.n	80024e6 <TIM1_UP_TIM16_IRQHandler+0x222>
					GPIOA->ODR |= (1<<4); //_1A
 8002490:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8002494:	695b      	ldr	r3, [r3, #20]
 8002496:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800249a:	f043 0310 	orr.w	r3, r3, #16
 800249e:	6153      	str	r3, [r2, #20]
					GPIOA->ODR &= ~(1<<5); //_2A
 80024a0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80024a4:	695b      	ldr	r3, [r3, #20]
 80024a6:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80024aa:	f023 0320 	bic.w	r3, r3, #32
 80024ae:	6153      	str	r3, [r2, #20]
					SoftPwmL.status = 2;
 80024b0:	4b18      	ldr	r3, [pc, #96]	; (8002514 <TIM1_UP_TIM16_IRQHandler+0x250>)
 80024b2:	2202      	movs	r2, #2
 80024b4:	719a      	strb	r2, [r3, #6]
 80024b6:	e016      	b.n	80024e6 <TIM1_UP_TIM16_IRQHandler+0x222>
				}
			} else {
				if(SoftPwmL.status != 0) {
 80024b8:	4b16      	ldr	r3, [pc, #88]	; (8002514 <TIM1_UP_TIM16_IRQHandler+0x250>)
 80024ba:	799b      	ldrb	r3, [r3, #6]
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d012      	beq.n	80024e6 <TIM1_UP_TIM16_IRQHandler+0x222>
					GPIOA->ODR &= ~(1<<4); //_1A
 80024c0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80024c4:	695b      	ldr	r3, [r3, #20]
 80024c6:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80024ca:	f023 0310 	bic.w	r3, r3, #16
 80024ce:	6153      	str	r3, [r2, #20]
					GPIOA->ODR &= ~(1<<5); //_2A
 80024d0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80024d4:	695b      	ldr	r3, [r3, #20]
 80024d6:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80024da:	f023 0320 	bic.w	r3, r3, #32
 80024de:	6153      	str	r3, [r2, #20]
					SoftPwmL.status = 0;
 80024e0:	4b0c      	ldr	r3, [pc, #48]	; (8002514 <TIM1_UP_TIM16_IRQHandler+0x250>)
 80024e2:	2200      	movs	r2, #0
 80024e4:	719a      	strb	r2, [r3, #6]
				}
			}
		}

		TIM16->SR &= ~(TIM_SR_UIF);
 80024e6:	4b07      	ldr	r3, [pc, #28]	; (8002504 <TIM1_UP_TIM16_IRQHandler+0x240>)
 80024e8:	691b      	ldr	r3, [r3, #16]
 80024ea:	4a06      	ldr	r2, [pc, #24]	; (8002504 <TIM1_UP_TIM16_IRQHandler+0x240>)
 80024ec:	f023 0301 	bic.w	r3, r3, #1
 80024f0:	6113      	str	r3, [r2, #16]
	}

}
 80024f2:	bf00      	nop
 80024f4:	46bd      	mov	sp, r7
 80024f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fa:	4770      	bx	lr
 80024fc:	40012c00 	.word	0x40012c00
 8002500:	200009c8 	.word	0x200009c8
 8002504:	40014400 	.word	0x40014400
 8002508:	20000a0c 	.word	0x20000a0c
 800250c:	200009f8 	.word	0x200009f8
 8002510:	48000400 	.word	0x48000400
 8002514:	20000a00 	.word	0x20000a00

08002518 <TIM2_IRQHandler>:

void TIM2_IRQHandler(void)
{
 8002518:	b480      	push	{r7}
 800251a:	af00      	add	r7, sp, #0
	__asm__ volatile("NOP");
 800251c:	bf00      	nop
	EncoderL.posCntUpdate = 1;
 800251e:	4b08      	ldr	r3, [pc, #32]	; (8002540 <TIM2_IRQHandler+0x28>)
 8002520:	2201      	movs	r2, #1
 8002522:	741a      	strb	r2, [r3, #16]
	TIM2->SR &= ~(TIM_SR_UIF);
 8002524:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002528:	691b      	ldr	r3, [r3, #16]
 800252a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800252e:	f023 0301 	bic.w	r3, r3, #1
 8002532:	6113      	str	r3, [r2, #16]
	__asm__ volatile("NOP");
 8002534:	bf00      	nop
}
 8002536:	bf00      	nop
 8002538:	46bd      	mov	sp, r7
 800253a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253e:	4770      	bx	lr
 8002540:	200009e0 	.word	0x200009e0

08002544 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	b086      	sub	sp, #24
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800254c:	4a14      	ldr	r2, [pc, #80]	; (80025a0 <_sbrk+0x5c>)
 800254e:	4b15      	ldr	r3, [pc, #84]	; (80025a4 <_sbrk+0x60>)
 8002550:	1ad3      	subs	r3, r2, r3
 8002552:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002554:	697b      	ldr	r3, [r7, #20]
 8002556:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002558:	4b13      	ldr	r3, [pc, #76]	; (80025a8 <_sbrk+0x64>)
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	2b00      	cmp	r3, #0
 800255e:	d102      	bne.n	8002566 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002560:	4b11      	ldr	r3, [pc, #68]	; (80025a8 <_sbrk+0x64>)
 8002562:	4a12      	ldr	r2, [pc, #72]	; (80025ac <_sbrk+0x68>)
 8002564:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002566:	4b10      	ldr	r3, [pc, #64]	; (80025a8 <_sbrk+0x64>)
 8002568:	681a      	ldr	r2, [r3, #0]
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	4413      	add	r3, r2
 800256e:	693a      	ldr	r2, [r7, #16]
 8002570:	429a      	cmp	r2, r3
 8002572:	d207      	bcs.n	8002584 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002574:	f006 fb72 	bl	8008c5c <__errno>
 8002578:	4603      	mov	r3, r0
 800257a:	220c      	movs	r2, #12
 800257c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800257e:	f04f 33ff 	mov.w	r3, #4294967295
 8002582:	e009      	b.n	8002598 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002584:	4b08      	ldr	r3, [pc, #32]	; (80025a8 <_sbrk+0x64>)
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800258a:	4b07      	ldr	r3, [pc, #28]	; (80025a8 <_sbrk+0x64>)
 800258c:	681a      	ldr	r2, [r3, #0]
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	4413      	add	r3, r2
 8002592:	4a05      	ldr	r2, [pc, #20]	; (80025a8 <_sbrk+0x64>)
 8002594:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002596:	68fb      	ldr	r3, [r7, #12]
}
 8002598:	4618      	mov	r0, r3
 800259a:	3718      	adds	r7, #24
 800259c:	46bd      	mov	sp, r7
 800259e:	bd80      	pop	{r7, pc}
 80025a0:	20004000 	.word	0x20004000
 80025a4:	00000400 	.word	0x00000400
 80025a8:	20000e68 	.word	0x20000e68
 80025ac:	20003268 	.word	0x20003268

080025b0 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80025b0:	b480      	push	{r7}
 80025b2:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80025b4:	4b06      	ldr	r3, [pc, #24]	; (80025d0 <SystemInit+0x20>)
 80025b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025ba:	4a05      	ldr	r2, [pc, #20]	; (80025d0 <SystemInit+0x20>)
 80025bc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80025c0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80025c4:	bf00      	nop
 80025c6:	46bd      	mov	sp, r7
 80025c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025cc:	4770      	bx	lr
 80025ce:	bf00      	nop
 80025d0:	e000ed00 	.word	0xe000ed00

080025d4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80025d4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800260c <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80025d8:	f7ff ffea 	bl	80025b0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80025dc:	480c      	ldr	r0, [pc, #48]	; (8002610 <LoopForever+0x6>)
  ldr r1, =_edata
 80025de:	490d      	ldr	r1, [pc, #52]	; (8002614 <LoopForever+0xa>)
  ldr r2, =_sidata
 80025e0:	4a0d      	ldr	r2, [pc, #52]	; (8002618 <LoopForever+0xe>)
  movs r3, #0
 80025e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80025e4:	e002      	b.n	80025ec <LoopCopyDataInit>

080025e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80025e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80025e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80025ea:	3304      	adds	r3, #4

080025ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80025ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80025ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80025f0:	d3f9      	bcc.n	80025e6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80025f2:	4a0a      	ldr	r2, [pc, #40]	; (800261c <LoopForever+0x12>)
  ldr r4, =_ebss
 80025f4:	4c0a      	ldr	r4, [pc, #40]	; (8002620 <LoopForever+0x16>)
  movs r3, #0
 80025f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80025f8:	e001      	b.n	80025fe <LoopFillZerobss>

080025fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80025fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80025fc:	3204      	adds	r2, #4

080025fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80025fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002600:	d3fb      	bcc.n	80025fa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002602:	f006 fb31 	bl	8008c68 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002606:	f7fd ff67 	bl	80004d8 <main>

0800260a <LoopForever>:

LoopForever:
    b LoopForever
 800260a:	e7fe      	b.n	800260a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800260c:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8002610:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002614:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8002618:	080098f4 	.word	0x080098f4
  ldr r2, =_sbss
 800261c:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8002620:	20003268 	.word	0x20003268

08002624 <COMP2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002624:	e7fe      	b.n	8002624 <COMP2_IRQHandler>
	...

08002628 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800262c:	4b08      	ldr	r3, [pc, #32]	; (8002650 <HAL_Init+0x28>)
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	4a07      	ldr	r2, [pc, #28]	; (8002650 <HAL_Init+0x28>)
 8002632:	f043 0310 	orr.w	r3, r3, #16
 8002636:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002638:	2003      	movs	r0, #3
 800263a:	f000 fd9a 	bl	8003172 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800263e:	2004      	movs	r0, #4
 8002640:	f7ff fd32 	bl	80020a8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002644:	f7ff fbb4 	bl	8001db0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002648:	2300      	movs	r3, #0
}
 800264a:	4618      	mov	r0, r3
 800264c:	bd80      	pop	{r7, pc}
 800264e:	bf00      	nop
 8002650:	40022000 	.word	0x40022000

08002654 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002654:	b480      	push	{r7}
 8002656:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002658:	4b06      	ldr	r3, [pc, #24]	; (8002674 <HAL_IncTick+0x20>)
 800265a:	781b      	ldrb	r3, [r3, #0]
 800265c:	461a      	mov	r2, r3
 800265e:	4b06      	ldr	r3, [pc, #24]	; (8002678 <HAL_IncTick+0x24>)
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	4413      	add	r3, r2
 8002664:	4a04      	ldr	r2, [pc, #16]	; (8002678 <HAL_IncTick+0x24>)
 8002666:	6013      	str	r3, [r2, #0]
}
 8002668:	bf00      	nop
 800266a:	46bd      	mov	sp, r7
 800266c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002670:	4770      	bx	lr
 8002672:	bf00      	nop
 8002674:	20000008 	.word	0x20000008
 8002678:	20000e6c 	.word	0x20000e6c

0800267c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800267c:	b480      	push	{r7}
 800267e:	af00      	add	r7, sp, #0
  return uwTick;  
 8002680:	4b03      	ldr	r3, [pc, #12]	; (8002690 <HAL_GetTick+0x14>)
 8002682:	681b      	ldr	r3, [r3, #0]
}
 8002684:	4618      	mov	r0, r3
 8002686:	46bd      	mov	sp, r7
 8002688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268c:	4770      	bx	lr
 800268e:	bf00      	nop
 8002690:	20000e6c 	.word	0x20000e6c

08002694 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b084      	sub	sp, #16
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800269c:	f7ff ffee 	bl	800267c <HAL_GetTick>
 80026a0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026ac:	d005      	beq.n	80026ba <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80026ae:	4b0a      	ldr	r3, [pc, #40]	; (80026d8 <HAL_Delay+0x44>)
 80026b0:	781b      	ldrb	r3, [r3, #0]
 80026b2:	461a      	mov	r2, r3
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	4413      	add	r3, r2
 80026b8:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80026ba:	bf00      	nop
 80026bc:	f7ff ffde 	bl	800267c <HAL_GetTick>
 80026c0:	4602      	mov	r2, r0
 80026c2:	68bb      	ldr	r3, [r7, #8]
 80026c4:	1ad3      	subs	r3, r2, r3
 80026c6:	68fa      	ldr	r2, [r7, #12]
 80026c8:	429a      	cmp	r2, r3
 80026ca:	d8f7      	bhi.n	80026bc <HAL_Delay+0x28>
  {
  }
}
 80026cc:	bf00      	nop
 80026ce:	bf00      	nop
 80026d0:	3710      	adds	r7, #16
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bd80      	pop	{r7, pc}
 80026d6:	bf00      	nop
 80026d8:	20000008 	.word	0x20000008

080026dc <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b09a      	sub	sp, #104	; 0x68
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80026e4:	2300      	movs	r3, #0
 80026e6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 80026ea:	2300      	movs	r3, #0
 80026ec:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 80026ee:	2300      	movs	r3, #0
 80026f0:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d101      	bne.n	80026fc <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 80026f8:	2301      	movs	r3, #1
 80026fa:	e169      	b.n	80029d0 <HAL_ADC_Init+0x2f4>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	691b      	ldr	r3, [r3, #16]
 8002700:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002706:	f003 0310 	and.w	r3, r3, #16
 800270a:	2b00      	cmp	r3, #0
 800270c:	d176      	bne.n	80027fc <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002712:	2b00      	cmp	r3, #0
 8002714:	d152      	bne.n	80027bc <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	2200      	movs	r2, #0
 800271a:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	2200      	movs	r2, #0
 8002720:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	2200      	movs	r2, #0
 8002726:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2200      	movs	r2, #0
 800272c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002730:	6878      	ldr	r0, [r7, #4]
 8002732:	f7ff fb65 	bl	8001e00 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	689b      	ldr	r3, [r3, #8]
 800273c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002740:	2b00      	cmp	r3, #0
 8002742:	d13b      	bne.n	80027bc <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8002744:	6878      	ldr	r0, [r7, #4]
 8002746:	f000 fc01 	bl	8002f4c <ADC_Disable>
 800274a:	4603      	mov	r3, r0
 800274c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002754:	f003 0310 	and.w	r3, r3, #16
 8002758:	2b00      	cmp	r3, #0
 800275a:	d12f      	bne.n	80027bc <HAL_ADC_Init+0xe0>
 800275c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8002760:	2b00      	cmp	r3, #0
 8002762:	d12b      	bne.n	80027bc <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002768:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800276c:	f023 0302 	bic.w	r3, r3, #2
 8002770:	f043 0202 	orr.w	r2, r3, #2
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	689a      	ldr	r2, [r3, #8]
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002786:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	689a      	ldr	r2, [r3, #8]
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002796:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002798:	4b8f      	ldr	r3, [pc, #572]	; (80029d8 <HAL_ADC_Init+0x2fc>)
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	4a8f      	ldr	r2, [pc, #572]	; (80029dc <HAL_ADC_Init+0x300>)
 800279e:	fba2 2303 	umull	r2, r3, r2, r3
 80027a2:	0c9a      	lsrs	r2, r3, #18
 80027a4:	4613      	mov	r3, r2
 80027a6:	009b      	lsls	r3, r3, #2
 80027a8:	4413      	add	r3, r2
 80027aa:	005b      	lsls	r3, r3, #1
 80027ac:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80027ae:	e002      	b.n	80027b6 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 80027b0:	68bb      	ldr	r3, [r7, #8]
 80027b2:	3b01      	subs	r3, #1
 80027b4:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80027b6:	68bb      	ldr	r3, [r7, #8]
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d1f9      	bne.n	80027b0 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	689b      	ldr	r3, [r3, #8]
 80027c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d007      	beq.n	80027da <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	689b      	ldr	r3, [r3, #8]
 80027d0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80027d4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80027d8:	d110      	bne.n	80027fc <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027de:	f023 0312 	bic.w	r3, r3, #18
 80027e2:	f043 0210 	orr.w	r2, r3, #16
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027ee:	f043 0201 	orr.w	r2, r3, #1
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 80027f6:	2301      	movs	r3, #1
 80027f8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002800:	f003 0310 	and.w	r3, r3, #16
 8002804:	2b00      	cmp	r3, #0
 8002806:	f040 80d6 	bne.w	80029b6 <HAL_ADC_Init+0x2da>
 800280a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800280e:	2b00      	cmp	r3, #0
 8002810:	f040 80d1 	bne.w	80029b6 <HAL_ADC_Init+0x2da>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	689b      	ldr	r3, [r3, #8]
 800281a:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 800281e:	2b00      	cmp	r3, #0
 8002820:	f040 80c9 	bne.w	80029b6 <HAL_ADC_Init+0x2da>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002828:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800282c:	f043 0202 	orr.w	r2, r3, #2
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002834:	4b6a      	ldr	r3, [pc, #424]	; (80029e0 <HAL_ADC_Init+0x304>)
 8002836:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002838:	2300      	movs	r3, #0
 800283a:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	689b      	ldr	r3, [r3, #8]
 8002842:	f003 0303 	and.w	r3, r3, #3
 8002846:	2b01      	cmp	r3, #1
 8002848:	d108      	bne.n	800285c <HAL_ADC_Init+0x180>
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f003 0301 	and.w	r3, r3, #1
 8002854:	2b01      	cmp	r3, #1
 8002856:	d101      	bne.n	800285c <HAL_ADC_Init+0x180>
 8002858:	2301      	movs	r3, #1
 800285a:	e000      	b.n	800285e <HAL_ADC_Init+0x182>
 800285c:	2300      	movs	r3, #0
 800285e:	2b00      	cmp	r3, #0
 8002860:	d11c      	bne.n	800289c <HAL_ADC_Init+0x1c0>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002862:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8002864:	2b00      	cmp	r3, #0
 8002866:	d010      	beq.n	800288a <HAL_ADC_Init+0x1ae>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	689b      	ldr	r3, [r3, #8]
 800286c:	f003 0303 	and.w	r3, r3, #3
 8002870:	2b01      	cmp	r3, #1
 8002872:	d107      	bne.n	8002884 <HAL_ADC_Init+0x1a8>
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f003 0301 	and.w	r3, r3, #1
 800287c:	2b01      	cmp	r3, #1
 800287e:	d101      	bne.n	8002884 <HAL_ADC_Init+0x1a8>
 8002880:	2301      	movs	r3, #1
 8002882:	e000      	b.n	8002886 <HAL_ADC_Init+0x1aa>
 8002884:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002886:	2b00      	cmp	r3, #0
 8002888:	d108      	bne.n	800289c <HAL_ADC_Init+0x1c0>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 800288a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800288c:	689b      	ldr	r3, [r3, #8]
 800288e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	685b      	ldr	r3, [r3, #4]
 8002896:	431a      	orrs	r2, r3
 8002898:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800289a:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	7e5b      	ldrb	r3, [r3, #25]
 80028a0:	035b      	lsls	r3, r3, #13
 80028a2:	687a      	ldr	r2, [r7, #4]
 80028a4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80028a6:	2a01      	cmp	r2, #1
 80028a8:	d002      	beq.n	80028b0 <HAL_ADC_Init+0x1d4>
 80028aa:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80028ae:	e000      	b.n	80028b2 <HAL_ADC_Init+0x1d6>
 80028b0:	2200      	movs	r2, #0
 80028b2:	431a      	orrs	r2, r3
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	68db      	ldr	r3, [r3, #12]
 80028b8:	431a      	orrs	r2, r3
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	689b      	ldr	r3, [r3, #8]
 80028be:	4313      	orrs	r3, r2
 80028c0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80028c2:	4313      	orrs	r3, r2
 80028c4:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80028cc:	2b01      	cmp	r3, #1
 80028ce:	d11b      	bne.n	8002908 <HAL_ADC_Init+0x22c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	7e5b      	ldrb	r3, [r3, #25]
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d109      	bne.n	80028ec <HAL_ADC_Init+0x210>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028dc:	3b01      	subs	r3, #1
 80028de:	045a      	lsls	r2, r3, #17
 80028e0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80028e2:	4313      	orrs	r3, r2
 80028e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028e8:	663b      	str	r3, [r7, #96]	; 0x60
 80028ea:	e00d      	b.n	8002908 <HAL_ADC_Init+0x22c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028f0:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80028f4:	f043 0220 	orr.w	r2, r3, #32
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002900:	f043 0201 	orr.w	r2, r3, #1
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800290c:	2b01      	cmp	r3, #1
 800290e:	d007      	beq.n	8002920 <HAL_ADC_Init+0x244>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002918:	4313      	orrs	r3, r2
 800291a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800291c:	4313      	orrs	r3, r2
 800291e:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	689b      	ldr	r3, [r3, #8]
 8002926:	f003 030c 	and.w	r3, r3, #12
 800292a:	2b00      	cmp	r3, #0
 800292c:	d114      	bne.n	8002958 <HAL_ADC_Init+0x27c>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	68db      	ldr	r3, [r3, #12]
 8002934:	687a      	ldr	r2, [r7, #4]
 8002936:	6812      	ldr	r2, [r2, #0]
 8002938:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800293c:	f023 0302 	bic.w	r3, r3, #2
 8002940:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	7e1b      	ldrb	r3, [r3, #24]
 8002946:	039a      	lsls	r2, r3, #14
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800294e:	005b      	lsls	r3, r3, #1
 8002950:	4313      	orrs	r3, r2
 8002952:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002954:	4313      	orrs	r3, r2
 8002956:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	68da      	ldr	r2, [r3, #12]
 800295e:	4b21      	ldr	r3, [pc, #132]	; (80029e4 <HAL_ADC_Init+0x308>)
 8002960:	4013      	ands	r3, r2
 8002962:	687a      	ldr	r2, [r7, #4]
 8002964:	6812      	ldr	r2, [r2, #0]
 8002966:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8002968:	430b      	orrs	r3, r1
 800296a:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	691b      	ldr	r3, [r3, #16]
 8002970:	2b01      	cmp	r3, #1
 8002972:	d10c      	bne.n	800298e <HAL_ADC_Init+0x2b2>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800297a:	f023 010f 	bic.w	r1, r3, #15
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	69db      	ldr	r3, [r3, #28]
 8002982:	1e5a      	subs	r2, r3, #1
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	430a      	orrs	r2, r1
 800298a:	631a      	str	r2, [r3, #48]	; 0x30
 800298c:	e007      	b.n	800299e <HAL_ADC_Init+0x2c2>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f022 020f 	bic.w	r2, r2, #15
 800299c:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	2200      	movs	r2, #0
 80029a2:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029a8:	f023 0303 	bic.w	r3, r3, #3
 80029ac:	f043 0201 	orr.w	r2, r3, #1
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	641a      	str	r2, [r3, #64]	; 0x40
 80029b4:	e00a      	b.n	80029cc <HAL_ADC_Init+0x2f0>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ba:	f023 0312 	bic.w	r3, r3, #18
 80029be:	f043 0210 	orr.w	r2, r3, #16
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 80029c6:	2301      	movs	r3, #1
 80029c8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 80029cc:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 80029d0:	4618      	mov	r0, r3
 80029d2:	3768      	adds	r7, #104	; 0x68
 80029d4:	46bd      	mov	sp, r7
 80029d6:	bd80      	pop	{r7, pc}
 80029d8:	20000000 	.word	0x20000000
 80029dc:	431bde83 	.word	0x431bde83
 80029e0:	50000300 	.word	0x50000300
 80029e4:	fff0c007 	.word	0xfff0c007

080029e8 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80029e8:	b480      	push	{r7}
 80029ea:	b09b      	sub	sp, #108	; 0x6c
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
 80029f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80029f2:	2300      	movs	r3, #0
 80029f4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 80029f8:	2300      	movs	r3, #0
 80029fa:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002a02:	2b01      	cmp	r3, #1
 8002a04:	d101      	bne.n	8002a0a <HAL_ADC_ConfigChannel+0x22>
 8002a06:	2302      	movs	r3, #2
 8002a08:	e295      	b.n	8002f36 <HAL_ADC_ConfigChannel+0x54e>
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	2201      	movs	r2, #1
 8002a0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	689b      	ldr	r3, [r3, #8]
 8002a18:	f003 0304 	and.w	r3, r3, #4
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	f040 8279 	bne.w	8002f14 <HAL_ADC_ConfigChannel+0x52c>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	685b      	ldr	r3, [r3, #4]
 8002a26:	2b04      	cmp	r3, #4
 8002a28:	d81c      	bhi.n	8002a64 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002a30:	683b      	ldr	r3, [r7, #0]
 8002a32:	685a      	ldr	r2, [r3, #4]
 8002a34:	4613      	mov	r3, r2
 8002a36:	005b      	lsls	r3, r3, #1
 8002a38:	4413      	add	r3, r2
 8002a3a:	005b      	lsls	r3, r3, #1
 8002a3c:	461a      	mov	r2, r3
 8002a3e:	231f      	movs	r3, #31
 8002a40:	4093      	lsls	r3, r2
 8002a42:	43db      	mvns	r3, r3
 8002a44:	4019      	ands	r1, r3
 8002a46:	683b      	ldr	r3, [r7, #0]
 8002a48:	6818      	ldr	r0, [r3, #0]
 8002a4a:	683b      	ldr	r3, [r7, #0]
 8002a4c:	685a      	ldr	r2, [r3, #4]
 8002a4e:	4613      	mov	r3, r2
 8002a50:	005b      	lsls	r3, r3, #1
 8002a52:	4413      	add	r3, r2
 8002a54:	005b      	lsls	r3, r3, #1
 8002a56:	fa00 f203 	lsl.w	r2, r0, r3
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	430a      	orrs	r2, r1
 8002a60:	631a      	str	r2, [r3, #48]	; 0x30
 8002a62:	e063      	b.n	8002b2c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8002a64:	683b      	ldr	r3, [r7, #0]
 8002a66:	685b      	ldr	r3, [r3, #4]
 8002a68:	2b09      	cmp	r3, #9
 8002a6a:	d81e      	bhi.n	8002aaa <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	685a      	ldr	r2, [r3, #4]
 8002a76:	4613      	mov	r3, r2
 8002a78:	005b      	lsls	r3, r3, #1
 8002a7a:	4413      	add	r3, r2
 8002a7c:	005b      	lsls	r3, r3, #1
 8002a7e:	3b1e      	subs	r3, #30
 8002a80:	221f      	movs	r2, #31
 8002a82:	fa02 f303 	lsl.w	r3, r2, r3
 8002a86:	43db      	mvns	r3, r3
 8002a88:	4019      	ands	r1, r3
 8002a8a:	683b      	ldr	r3, [r7, #0]
 8002a8c:	6818      	ldr	r0, [r3, #0]
 8002a8e:	683b      	ldr	r3, [r7, #0]
 8002a90:	685a      	ldr	r2, [r3, #4]
 8002a92:	4613      	mov	r3, r2
 8002a94:	005b      	lsls	r3, r3, #1
 8002a96:	4413      	add	r3, r2
 8002a98:	005b      	lsls	r3, r3, #1
 8002a9a:	3b1e      	subs	r3, #30
 8002a9c:	fa00 f203 	lsl.w	r2, r0, r3
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	430a      	orrs	r2, r1
 8002aa6:	635a      	str	r2, [r3, #52]	; 0x34
 8002aa8:	e040      	b.n	8002b2c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	685b      	ldr	r3, [r3, #4]
 8002aae:	2b0e      	cmp	r3, #14
 8002ab0:	d81e      	bhi.n	8002af0 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8002ab8:	683b      	ldr	r3, [r7, #0]
 8002aba:	685a      	ldr	r2, [r3, #4]
 8002abc:	4613      	mov	r3, r2
 8002abe:	005b      	lsls	r3, r3, #1
 8002ac0:	4413      	add	r3, r2
 8002ac2:	005b      	lsls	r3, r3, #1
 8002ac4:	3b3c      	subs	r3, #60	; 0x3c
 8002ac6:	221f      	movs	r2, #31
 8002ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8002acc:	43db      	mvns	r3, r3
 8002ace:	4019      	ands	r1, r3
 8002ad0:	683b      	ldr	r3, [r7, #0]
 8002ad2:	6818      	ldr	r0, [r3, #0]
 8002ad4:	683b      	ldr	r3, [r7, #0]
 8002ad6:	685a      	ldr	r2, [r3, #4]
 8002ad8:	4613      	mov	r3, r2
 8002ada:	005b      	lsls	r3, r3, #1
 8002adc:	4413      	add	r3, r2
 8002ade:	005b      	lsls	r3, r3, #1
 8002ae0:	3b3c      	subs	r3, #60	; 0x3c
 8002ae2:	fa00 f203 	lsl.w	r2, r0, r3
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	430a      	orrs	r2, r1
 8002aec:	639a      	str	r2, [r3, #56]	; 0x38
 8002aee:	e01d      	b.n	8002b2c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8002af6:	683b      	ldr	r3, [r7, #0]
 8002af8:	685a      	ldr	r2, [r3, #4]
 8002afa:	4613      	mov	r3, r2
 8002afc:	005b      	lsls	r3, r3, #1
 8002afe:	4413      	add	r3, r2
 8002b00:	005b      	lsls	r3, r3, #1
 8002b02:	3b5a      	subs	r3, #90	; 0x5a
 8002b04:	221f      	movs	r2, #31
 8002b06:	fa02 f303 	lsl.w	r3, r2, r3
 8002b0a:	43db      	mvns	r3, r3
 8002b0c:	4019      	ands	r1, r3
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	6818      	ldr	r0, [r3, #0]
 8002b12:	683b      	ldr	r3, [r7, #0]
 8002b14:	685a      	ldr	r2, [r3, #4]
 8002b16:	4613      	mov	r3, r2
 8002b18:	005b      	lsls	r3, r3, #1
 8002b1a:	4413      	add	r3, r2
 8002b1c:	005b      	lsls	r3, r3, #1
 8002b1e:	3b5a      	subs	r3, #90	; 0x5a
 8002b20:	fa00 f203 	lsl.w	r2, r0, r3
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	430a      	orrs	r2, r1
 8002b2a:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	689b      	ldr	r3, [r3, #8]
 8002b32:	f003 030c 	and.w	r3, r3, #12
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	f040 80e5 	bne.w	8002d06 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8002b3c:	683b      	ldr	r3, [r7, #0]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	2b09      	cmp	r3, #9
 8002b42:	d91c      	bls.n	8002b7e <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	6999      	ldr	r1, [r3, #24]
 8002b4a:	683b      	ldr	r3, [r7, #0]
 8002b4c:	681a      	ldr	r2, [r3, #0]
 8002b4e:	4613      	mov	r3, r2
 8002b50:	005b      	lsls	r3, r3, #1
 8002b52:	4413      	add	r3, r2
 8002b54:	3b1e      	subs	r3, #30
 8002b56:	2207      	movs	r2, #7
 8002b58:	fa02 f303 	lsl.w	r3, r2, r3
 8002b5c:	43db      	mvns	r3, r3
 8002b5e:	4019      	ands	r1, r3
 8002b60:	683b      	ldr	r3, [r7, #0]
 8002b62:	6898      	ldr	r0, [r3, #8]
 8002b64:	683b      	ldr	r3, [r7, #0]
 8002b66:	681a      	ldr	r2, [r3, #0]
 8002b68:	4613      	mov	r3, r2
 8002b6a:	005b      	lsls	r3, r3, #1
 8002b6c:	4413      	add	r3, r2
 8002b6e:	3b1e      	subs	r3, #30
 8002b70:	fa00 f203 	lsl.w	r2, r0, r3
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	430a      	orrs	r2, r1
 8002b7a:	619a      	str	r2, [r3, #24]
 8002b7c:	e019      	b.n	8002bb2 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	6959      	ldr	r1, [r3, #20]
 8002b84:	683b      	ldr	r3, [r7, #0]
 8002b86:	681a      	ldr	r2, [r3, #0]
 8002b88:	4613      	mov	r3, r2
 8002b8a:	005b      	lsls	r3, r3, #1
 8002b8c:	4413      	add	r3, r2
 8002b8e:	2207      	movs	r2, #7
 8002b90:	fa02 f303 	lsl.w	r3, r2, r3
 8002b94:	43db      	mvns	r3, r3
 8002b96:	4019      	ands	r1, r3
 8002b98:	683b      	ldr	r3, [r7, #0]
 8002b9a:	6898      	ldr	r0, [r3, #8]
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	681a      	ldr	r2, [r3, #0]
 8002ba0:	4613      	mov	r3, r2
 8002ba2:	005b      	lsls	r3, r3, #1
 8002ba4:	4413      	add	r3, r2
 8002ba6:	fa00 f203 	lsl.w	r2, r0, r3
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	430a      	orrs	r2, r1
 8002bb0:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8002bb2:	683b      	ldr	r3, [r7, #0]
 8002bb4:	695a      	ldr	r2, [r3, #20]
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	68db      	ldr	r3, [r3, #12]
 8002bbc:	08db      	lsrs	r3, r3, #3
 8002bbe:	f003 0303 	and.w	r3, r3, #3
 8002bc2:	005b      	lsls	r3, r3, #1
 8002bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc8:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8002bca:	683b      	ldr	r3, [r7, #0]
 8002bcc:	691b      	ldr	r3, [r3, #16]
 8002bce:	3b01      	subs	r3, #1
 8002bd0:	2b03      	cmp	r3, #3
 8002bd2:	d84f      	bhi.n	8002c74 <HAL_ADC_ConfigChannel+0x28c>
 8002bd4:	a201      	add	r2, pc, #4	; (adr r2, 8002bdc <HAL_ADC_ConfigChannel+0x1f4>)
 8002bd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bda:	bf00      	nop
 8002bdc:	08002bed 	.word	0x08002bed
 8002be0:	08002c0f 	.word	0x08002c0f
 8002be4:	08002c31 	.word	0x08002c31
 8002be8:	08002c53 	.word	0x08002c53
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002bf2:	4b97      	ldr	r3, [pc, #604]	; (8002e50 <HAL_ADC_ConfigChannel+0x468>)
 8002bf4:	4013      	ands	r3, r2
 8002bf6:	683a      	ldr	r2, [r7, #0]
 8002bf8:	6812      	ldr	r2, [r2, #0]
 8002bfa:	0691      	lsls	r1, r2, #26
 8002bfc:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002bfe:	430a      	orrs	r2, r1
 8002c00:	431a      	orrs	r2, r3
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002c0a:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002c0c:	e07b      	b.n	8002d06 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002c14:	4b8e      	ldr	r3, [pc, #568]	; (8002e50 <HAL_ADC_ConfigChannel+0x468>)
 8002c16:	4013      	ands	r3, r2
 8002c18:	683a      	ldr	r2, [r7, #0]
 8002c1a:	6812      	ldr	r2, [r2, #0]
 8002c1c:	0691      	lsls	r1, r2, #26
 8002c1e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002c20:	430a      	orrs	r2, r1
 8002c22:	431a      	orrs	r2, r3
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002c2c:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002c2e:	e06a      	b.n	8002d06 <HAL_ADC_ConfigChannel+0x31e>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8002c36:	4b86      	ldr	r3, [pc, #536]	; (8002e50 <HAL_ADC_ConfigChannel+0x468>)
 8002c38:	4013      	ands	r3, r2
 8002c3a:	683a      	ldr	r2, [r7, #0]
 8002c3c:	6812      	ldr	r2, [r2, #0]
 8002c3e:	0691      	lsls	r1, r2, #26
 8002c40:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002c42:	430a      	orrs	r2, r1
 8002c44:	431a      	orrs	r2, r3
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002c4e:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002c50:	e059      	b.n	8002d06 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002c58:	4b7d      	ldr	r3, [pc, #500]	; (8002e50 <HAL_ADC_ConfigChannel+0x468>)
 8002c5a:	4013      	ands	r3, r2
 8002c5c:	683a      	ldr	r2, [r7, #0]
 8002c5e:	6812      	ldr	r2, [r2, #0]
 8002c60:	0691      	lsls	r1, r2, #26
 8002c62:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002c64:	430a      	orrs	r2, r1
 8002c66:	431a      	orrs	r2, r3
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002c70:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002c72:	e048      	b.n	8002d06 <HAL_ADC_ConfigChannel+0x31e>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c7a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002c7e:	683b      	ldr	r3, [r7, #0]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	069b      	lsls	r3, r3, #26
 8002c84:	429a      	cmp	r2, r3
 8002c86:	d107      	bne.n	8002c98 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002c96:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002c9e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002ca2:	683b      	ldr	r3, [r7, #0]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	069b      	lsls	r3, r3, #26
 8002ca8:	429a      	cmp	r2, r3
 8002caa:	d107      	bne.n	8002cbc <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002cba:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002cc2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002cc6:	683b      	ldr	r3, [r7, #0]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	069b      	lsls	r3, r3, #26
 8002ccc:	429a      	cmp	r2, r3
 8002cce:	d107      	bne.n	8002ce0 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002cde:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002ce6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002cea:	683b      	ldr	r3, [r7, #0]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	069b      	lsls	r3, r3, #26
 8002cf0:	429a      	cmp	r2, r3
 8002cf2:	d107      	bne.n	8002d04 <HAL_ADC_ConfigChannel+0x31c>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002d02:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8002d04:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	689b      	ldr	r3, [r3, #8]
 8002d0c:	f003 0303 	and.w	r3, r3, #3
 8002d10:	2b01      	cmp	r3, #1
 8002d12:	d108      	bne.n	8002d26 <HAL_ADC_ConfigChannel+0x33e>
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f003 0301 	and.w	r3, r3, #1
 8002d1e:	2b01      	cmp	r3, #1
 8002d20:	d101      	bne.n	8002d26 <HAL_ADC_ConfigChannel+0x33e>
 8002d22:	2301      	movs	r3, #1
 8002d24:	e000      	b.n	8002d28 <HAL_ADC_ConfigChannel+0x340>
 8002d26:	2300      	movs	r3, #0
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	f040 80fe 	bne.w	8002f2a <HAL_ADC_ConfigChannel+0x542>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8002d2e:	683b      	ldr	r3, [r7, #0]
 8002d30:	68db      	ldr	r3, [r3, #12]
 8002d32:	2b01      	cmp	r3, #1
 8002d34:	d00f      	beq.n	8002d56 <HAL_ADC_ConfigChannel+0x36e>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8002d3e:	683b      	ldr	r3, [r7, #0]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	2201      	movs	r2, #1
 8002d44:	fa02 f303 	lsl.w	r3, r2, r3
 8002d48:	43da      	mvns	r2, r3
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	400a      	ands	r2, r1
 8002d50:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8002d54:	e049      	b.n	8002dea <HAL_ADC_ConfigChannel+0x402>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8002d5e:	683b      	ldr	r3, [r7, #0]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	2201      	movs	r2, #1
 8002d64:	409a      	lsls	r2, r3
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	430a      	orrs	r2, r1
 8002d6c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8002d70:	683b      	ldr	r3, [r7, #0]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	2b09      	cmp	r3, #9
 8002d76:	d91c      	bls.n	8002db2 <HAL_ADC_ConfigChannel+0x3ca>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	6999      	ldr	r1, [r3, #24]
 8002d7e:	683b      	ldr	r3, [r7, #0]
 8002d80:	681a      	ldr	r2, [r3, #0]
 8002d82:	4613      	mov	r3, r2
 8002d84:	005b      	lsls	r3, r3, #1
 8002d86:	4413      	add	r3, r2
 8002d88:	3b1b      	subs	r3, #27
 8002d8a:	2207      	movs	r2, #7
 8002d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d90:	43db      	mvns	r3, r3
 8002d92:	4019      	ands	r1, r3
 8002d94:	683b      	ldr	r3, [r7, #0]
 8002d96:	6898      	ldr	r0, [r3, #8]
 8002d98:	683b      	ldr	r3, [r7, #0]
 8002d9a:	681a      	ldr	r2, [r3, #0]
 8002d9c:	4613      	mov	r3, r2
 8002d9e:	005b      	lsls	r3, r3, #1
 8002da0:	4413      	add	r3, r2
 8002da2:	3b1b      	subs	r3, #27
 8002da4:	fa00 f203 	lsl.w	r2, r0, r3
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	430a      	orrs	r2, r1
 8002dae:	619a      	str	r2, [r3, #24]
 8002db0:	e01b      	b.n	8002dea <HAL_ADC_ConfigChannel+0x402>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	6959      	ldr	r1, [r3, #20]
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	1c5a      	adds	r2, r3, #1
 8002dbe:	4613      	mov	r3, r2
 8002dc0:	005b      	lsls	r3, r3, #1
 8002dc2:	4413      	add	r3, r2
 8002dc4:	2207      	movs	r2, #7
 8002dc6:	fa02 f303 	lsl.w	r3, r2, r3
 8002dca:	43db      	mvns	r3, r3
 8002dcc:	4019      	ands	r1, r3
 8002dce:	683b      	ldr	r3, [r7, #0]
 8002dd0:	6898      	ldr	r0, [r3, #8]
 8002dd2:	683b      	ldr	r3, [r7, #0]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	1c5a      	adds	r2, r3, #1
 8002dd8:	4613      	mov	r3, r2
 8002dda:	005b      	lsls	r3, r3, #1
 8002ddc:	4413      	add	r3, r2
 8002dde:	fa00 f203 	lsl.w	r2, r0, r3
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	430a      	orrs	r2, r1
 8002de8:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002dea:	4b1a      	ldr	r3, [pc, #104]	; (8002e54 <HAL_ADC_ConfigChannel+0x46c>)
 8002dec:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002dee:	683b      	ldr	r3, [r7, #0]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	2b10      	cmp	r3, #16
 8002df4:	d105      	bne.n	8002e02 <HAL_ADC_ConfigChannel+0x41a>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8002df6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002df8:	689b      	ldr	r3, [r3, #8]
 8002dfa:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d014      	beq.n	8002e2c <HAL_ADC_ConfigChannel+0x444>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8002e02:	683b      	ldr	r3, [r7, #0]
 8002e04:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8002e06:	2b11      	cmp	r3, #17
 8002e08:	d105      	bne.n	8002e16 <HAL_ADC_ConfigChannel+0x42e>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002e0a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002e0c:	689b      	ldr	r3, [r3, #8]
 8002e0e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d00a      	beq.n	8002e2c <HAL_ADC_ConfigChannel+0x444>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8002e16:	683b      	ldr	r3, [r7, #0]
 8002e18:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002e1a:	2b12      	cmp	r3, #18
 8002e1c:	f040 8085 	bne.w	8002f2a <HAL_ADC_ConfigChannel+0x542>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8002e20:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002e22:	689b      	ldr	r3, [r3, #8]
 8002e24:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d17e      	bne.n	8002f2a <HAL_ADC_ConfigChannel+0x542>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	689b      	ldr	r3, [r3, #8]
 8002e36:	f003 0303 	and.w	r3, r3, #3
 8002e3a:	2b01      	cmp	r3, #1
 8002e3c:	d10c      	bne.n	8002e58 <HAL_ADC_ConfigChannel+0x470>
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f003 0301 	and.w	r3, r3, #1
 8002e48:	2b01      	cmp	r3, #1
 8002e4a:	d105      	bne.n	8002e58 <HAL_ADC_ConfigChannel+0x470>
 8002e4c:	2301      	movs	r3, #1
 8002e4e:	e004      	b.n	8002e5a <HAL_ADC_ConfigChannel+0x472>
 8002e50:	83fff000 	.word	0x83fff000
 8002e54:	50000300 	.word	0x50000300
 8002e58:	2300      	movs	r3, #0
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d150      	bne.n	8002f00 <HAL_ADC_ConfigChannel+0x518>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002e5e:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d010      	beq.n	8002e86 <HAL_ADC_ConfigChannel+0x49e>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	689b      	ldr	r3, [r3, #8]
 8002e68:	f003 0303 	and.w	r3, r3, #3
 8002e6c:	2b01      	cmp	r3, #1
 8002e6e:	d107      	bne.n	8002e80 <HAL_ADC_ConfigChannel+0x498>
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f003 0301 	and.w	r3, r3, #1
 8002e78:	2b01      	cmp	r3, #1
 8002e7a:	d101      	bne.n	8002e80 <HAL_ADC_ConfigChannel+0x498>
 8002e7c:	2301      	movs	r3, #1
 8002e7e:	e000      	b.n	8002e82 <HAL_ADC_ConfigChannel+0x49a>
 8002e80:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d13c      	bne.n	8002f00 <HAL_ADC_ConfigChannel+0x518>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002e86:	683b      	ldr	r3, [r7, #0]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	2b10      	cmp	r3, #16
 8002e8c:	d11d      	bne.n	8002eca <HAL_ADC_ConfigChannel+0x4e2>
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002e96:	d118      	bne.n	8002eca <HAL_ADC_ConfigChannel+0x4e2>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8002e98:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002e9a:	689b      	ldr	r3, [r3, #8]
 8002e9c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002ea0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002ea2:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002ea4:	4b27      	ldr	r3, [pc, #156]	; (8002f44 <HAL_ADC_ConfigChannel+0x55c>)
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	4a27      	ldr	r2, [pc, #156]	; (8002f48 <HAL_ADC_ConfigChannel+0x560>)
 8002eaa:	fba2 2303 	umull	r2, r3, r2, r3
 8002eae:	0c9a      	lsrs	r2, r3, #18
 8002eb0:	4613      	mov	r3, r2
 8002eb2:	009b      	lsls	r3, r3, #2
 8002eb4:	4413      	add	r3, r2
 8002eb6:	005b      	lsls	r3, r3, #1
 8002eb8:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002eba:	e002      	b.n	8002ec2 <HAL_ADC_ConfigChannel+0x4da>
          {
            wait_loop_index--;
 8002ebc:	68bb      	ldr	r3, [r7, #8]
 8002ebe:	3b01      	subs	r3, #1
 8002ec0:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002ec2:	68bb      	ldr	r3, [r7, #8]
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d1f9      	bne.n	8002ebc <HAL_ADC_ConfigChannel+0x4d4>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002ec8:	e02e      	b.n	8002f28 <HAL_ADC_ConfigChannel+0x540>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8002eca:	683b      	ldr	r3, [r7, #0]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	2b11      	cmp	r3, #17
 8002ed0:	d10b      	bne.n	8002eea <HAL_ADC_ConfigChannel+0x502>
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002eda:	d106      	bne.n	8002eea <HAL_ADC_ConfigChannel+0x502>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8002edc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002ede:	689b      	ldr	r3, [r3, #8]
 8002ee0:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8002ee4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002ee6:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002ee8:	e01e      	b.n	8002f28 <HAL_ADC_ConfigChannel+0x540>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002eea:	683b      	ldr	r3, [r7, #0]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	2b12      	cmp	r3, #18
 8002ef0:	d11a      	bne.n	8002f28 <HAL_ADC_ConfigChannel+0x540>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8002ef2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002ef4:	689b      	ldr	r3, [r3, #8]
 8002ef6:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002efa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002efc:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002efe:	e013      	b.n	8002f28 <HAL_ADC_ConfigChannel+0x540>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f04:	f043 0220 	orr.w	r2, r3, #32
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8002f0c:	2301      	movs	r3, #1
 8002f0e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8002f12:	e00a      	b.n	8002f2a <HAL_ADC_ConfigChannel+0x542>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f18:	f043 0220 	orr.w	r2, r3, #32
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8002f20:	2301      	movs	r3, #1
 8002f22:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8002f26:	e000      	b.n	8002f2a <HAL_ADC_ConfigChannel+0x542>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002f28:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002f32:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8002f36:	4618      	mov	r0, r3
 8002f38:	376c      	adds	r7, #108	; 0x6c
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f40:	4770      	bx	lr
 8002f42:	bf00      	nop
 8002f44:	20000000 	.word	0x20000000
 8002f48:	431bde83 	.word	0x431bde83

08002f4c <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b084      	sub	sp, #16
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002f54:	2300      	movs	r3, #0
 8002f56:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	689b      	ldr	r3, [r3, #8]
 8002f5e:	f003 0303 	and.w	r3, r3, #3
 8002f62:	2b01      	cmp	r3, #1
 8002f64:	d108      	bne.n	8002f78 <ADC_Disable+0x2c>
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f003 0301 	and.w	r3, r3, #1
 8002f70:	2b01      	cmp	r3, #1
 8002f72:	d101      	bne.n	8002f78 <ADC_Disable+0x2c>
 8002f74:	2301      	movs	r3, #1
 8002f76:	e000      	b.n	8002f7a <ADC_Disable+0x2e>
 8002f78:	2300      	movs	r3, #0
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d047      	beq.n	800300e <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	689b      	ldr	r3, [r3, #8]
 8002f84:	f003 030d 	and.w	r3, r3, #13
 8002f88:	2b01      	cmp	r3, #1
 8002f8a:	d10f      	bne.n	8002fac <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	689a      	ldr	r2, [r3, #8]
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f042 0202 	orr.w	r2, r2, #2
 8002f9a:	609a      	str	r2, [r3, #8]
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	2203      	movs	r2, #3
 8002fa2:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8002fa4:	f7ff fb6a 	bl	800267c <HAL_GetTick>
 8002fa8:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002faa:	e029      	b.n	8003000 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fb0:	f043 0210 	orr.w	r2, r3, #16
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fbc:	f043 0201 	orr.w	r2, r3, #1
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8002fc4:	2301      	movs	r3, #1
 8002fc6:	e023      	b.n	8003010 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002fc8:	f7ff fb58 	bl	800267c <HAL_GetTick>
 8002fcc:	4602      	mov	r2, r0
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	1ad3      	subs	r3, r2, r3
 8002fd2:	2b02      	cmp	r3, #2
 8002fd4:	d914      	bls.n	8003000 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	689b      	ldr	r3, [r3, #8]
 8002fdc:	f003 0301 	and.w	r3, r3, #1
 8002fe0:	2b01      	cmp	r3, #1
 8002fe2:	d10d      	bne.n	8003000 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fe8:	f043 0210 	orr.w	r2, r3, #16
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ff4:	f043 0201 	orr.w	r2, r3, #1
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8002ffc:	2301      	movs	r3, #1
 8002ffe:	e007      	b.n	8003010 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	689b      	ldr	r3, [r3, #8]
 8003006:	f003 0301 	and.w	r3, r3, #1
 800300a:	2b01      	cmp	r3, #1
 800300c:	d0dc      	beq.n	8002fc8 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800300e:	2300      	movs	r3, #0
}
 8003010:	4618      	mov	r0, r3
 8003012:	3710      	adds	r7, #16
 8003014:	46bd      	mov	sp, r7
 8003016:	bd80      	pop	{r7, pc}

08003018 <__NVIC_SetPriorityGrouping>:
{
 8003018:	b480      	push	{r7}
 800301a:	b085      	sub	sp, #20
 800301c:	af00      	add	r7, sp, #0
 800301e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	f003 0307 	and.w	r3, r3, #7
 8003026:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003028:	4b0c      	ldr	r3, [pc, #48]	; (800305c <__NVIC_SetPriorityGrouping+0x44>)
 800302a:	68db      	ldr	r3, [r3, #12]
 800302c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800302e:	68ba      	ldr	r2, [r7, #8]
 8003030:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003034:	4013      	ands	r3, r2
 8003036:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800303c:	68bb      	ldr	r3, [r7, #8]
 800303e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003040:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003044:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003048:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800304a:	4a04      	ldr	r2, [pc, #16]	; (800305c <__NVIC_SetPriorityGrouping+0x44>)
 800304c:	68bb      	ldr	r3, [r7, #8]
 800304e:	60d3      	str	r3, [r2, #12]
}
 8003050:	bf00      	nop
 8003052:	3714      	adds	r7, #20
 8003054:	46bd      	mov	sp, r7
 8003056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305a:	4770      	bx	lr
 800305c:	e000ed00 	.word	0xe000ed00

08003060 <__NVIC_GetPriorityGrouping>:
{
 8003060:	b480      	push	{r7}
 8003062:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003064:	4b04      	ldr	r3, [pc, #16]	; (8003078 <__NVIC_GetPriorityGrouping+0x18>)
 8003066:	68db      	ldr	r3, [r3, #12]
 8003068:	0a1b      	lsrs	r3, r3, #8
 800306a:	f003 0307 	and.w	r3, r3, #7
}
 800306e:	4618      	mov	r0, r3
 8003070:	46bd      	mov	sp, r7
 8003072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003076:	4770      	bx	lr
 8003078:	e000ed00 	.word	0xe000ed00

0800307c <__NVIC_EnableIRQ>:
{
 800307c:	b480      	push	{r7}
 800307e:	b083      	sub	sp, #12
 8003080:	af00      	add	r7, sp, #0
 8003082:	4603      	mov	r3, r0
 8003084:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003086:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800308a:	2b00      	cmp	r3, #0
 800308c:	db0b      	blt.n	80030a6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800308e:	79fb      	ldrb	r3, [r7, #7]
 8003090:	f003 021f 	and.w	r2, r3, #31
 8003094:	4907      	ldr	r1, [pc, #28]	; (80030b4 <__NVIC_EnableIRQ+0x38>)
 8003096:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800309a:	095b      	lsrs	r3, r3, #5
 800309c:	2001      	movs	r0, #1
 800309e:	fa00 f202 	lsl.w	r2, r0, r2
 80030a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80030a6:	bf00      	nop
 80030a8:	370c      	adds	r7, #12
 80030aa:	46bd      	mov	sp, r7
 80030ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b0:	4770      	bx	lr
 80030b2:	bf00      	nop
 80030b4:	e000e100 	.word	0xe000e100

080030b8 <__NVIC_SetPriority>:
{
 80030b8:	b480      	push	{r7}
 80030ba:	b083      	sub	sp, #12
 80030bc:	af00      	add	r7, sp, #0
 80030be:	4603      	mov	r3, r0
 80030c0:	6039      	str	r1, [r7, #0]
 80030c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80030c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	db0a      	blt.n	80030e2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	b2da      	uxtb	r2, r3
 80030d0:	490c      	ldr	r1, [pc, #48]	; (8003104 <__NVIC_SetPriority+0x4c>)
 80030d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030d6:	0112      	lsls	r2, r2, #4
 80030d8:	b2d2      	uxtb	r2, r2
 80030da:	440b      	add	r3, r1
 80030dc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80030e0:	e00a      	b.n	80030f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030e2:	683b      	ldr	r3, [r7, #0]
 80030e4:	b2da      	uxtb	r2, r3
 80030e6:	4908      	ldr	r1, [pc, #32]	; (8003108 <__NVIC_SetPriority+0x50>)
 80030e8:	79fb      	ldrb	r3, [r7, #7]
 80030ea:	f003 030f 	and.w	r3, r3, #15
 80030ee:	3b04      	subs	r3, #4
 80030f0:	0112      	lsls	r2, r2, #4
 80030f2:	b2d2      	uxtb	r2, r2
 80030f4:	440b      	add	r3, r1
 80030f6:	761a      	strb	r2, [r3, #24]
}
 80030f8:	bf00      	nop
 80030fa:	370c      	adds	r7, #12
 80030fc:	46bd      	mov	sp, r7
 80030fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003102:	4770      	bx	lr
 8003104:	e000e100 	.word	0xe000e100
 8003108:	e000ed00 	.word	0xe000ed00

0800310c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800310c:	b480      	push	{r7}
 800310e:	b089      	sub	sp, #36	; 0x24
 8003110:	af00      	add	r7, sp, #0
 8003112:	60f8      	str	r0, [r7, #12]
 8003114:	60b9      	str	r1, [r7, #8]
 8003116:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	f003 0307 	and.w	r3, r3, #7
 800311e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003120:	69fb      	ldr	r3, [r7, #28]
 8003122:	f1c3 0307 	rsb	r3, r3, #7
 8003126:	2b04      	cmp	r3, #4
 8003128:	bf28      	it	cs
 800312a:	2304      	movcs	r3, #4
 800312c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800312e:	69fb      	ldr	r3, [r7, #28]
 8003130:	3304      	adds	r3, #4
 8003132:	2b06      	cmp	r3, #6
 8003134:	d902      	bls.n	800313c <NVIC_EncodePriority+0x30>
 8003136:	69fb      	ldr	r3, [r7, #28]
 8003138:	3b03      	subs	r3, #3
 800313a:	e000      	b.n	800313e <NVIC_EncodePriority+0x32>
 800313c:	2300      	movs	r3, #0
 800313e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003140:	f04f 32ff 	mov.w	r2, #4294967295
 8003144:	69bb      	ldr	r3, [r7, #24]
 8003146:	fa02 f303 	lsl.w	r3, r2, r3
 800314a:	43da      	mvns	r2, r3
 800314c:	68bb      	ldr	r3, [r7, #8]
 800314e:	401a      	ands	r2, r3
 8003150:	697b      	ldr	r3, [r7, #20]
 8003152:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003154:	f04f 31ff 	mov.w	r1, #4294967295
 8003158:	697b      	ldr	r3, [r7, #20]
 800315a:	fa01 f303 	lsl.w	r3, r1, r3
 800315e:	43d9      	mvns	r1, r3
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003164:	4313      	orrs	r3, r2
         );
}
 8003166:	4618      	mov	r0, r3
 8003168:	3724      	adds	r7, #36	; 0x24
 800316a:	46bd      	mov	sp, r7
 800316c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003170:	4770      	bx	lr

08003172 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003172:	b580      	push	{r7, lr}
 8003174:	b082      	sub	sp, #8
 8003176:	af00      	add	r7, sp, #0
 8003178:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800317a:	6878      	ldr	r0, [r7, #4]
 800317c:	f7ff ff4c 	bl	8003018 <__NVIC_SetPriorityGrouping>
}
 8003180:	bf00      	nop
 8003182:	3708      	adds	r7, #8
 8003184:	46bd      	mov	sp, r7
 8003186:	bd80      	pop	{r7, pc}

08003188 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b086      	sub	sp, #24
 800318c:	af00      	add	r7, sp, #0
 800318e:	4603      	mov	r3, r0
 8003190:	60b9      	str	r1, [r7, #8]
 8003192:	607a      	str	r2, [r7, #4]
 8003194:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003196:	2300      	movs	r3, #0
 8003198:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800319a:	f7ff ff61 	bl	8003060 <__NVIC_GetPriorityGrouping>
 800319e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80031a0:	687a      	ldr	r2, [r7, #4]
 80031a2:	68b9      	ldr	r1, [r7, #8]
 80031a4:	6978      	ldr	r0, [r7, #20]
 80031a6:	f7ff ffb1 	bl	800310c <NVIC_EncodePriority>
 80031aa:	4602      	mov	r2, r0
 80031ac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80031b0:	4611      	mov	r1, r2
 80031b2:	4618      	mov	r0, r3
 80031b4:	f7ff ff80 	bl	80030b8 <__NVIC_SetPriority>
}
 80031b8:	bf00      	nop
 80031ba:	3718      	adds	r7, #24
 80031bc:	46bd      	mov	sp, r7
 80031be:	bd80      	pop	{r7, pc}

080031c0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	b082      	sub	sp, #8
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	4603      	mov	r3, r0
 80031c8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80031ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031ce:	4618      	mov	r0, r3
 80031d0:	f7ff ff54 	bl	800307c <__NVIC_EnableIRQ>
}
 80031d4:	bf00      	nop
 80031d6:	3708      	adds	r7, #8
 80031d8:	46bd      	mov	sp, r7
 80031da:	bd80      	pop	{r7, pc}

080031dc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 80031dc:	b580      	push	{r7, lr}
 80031de:	b084      	sub	sp, #16
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80031e4:	2300      	movs	r3, #0
 80031e6:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d101      	bne.n	80031f2 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80031ee:	2301      	movs	r3, #1
 80031f0:	e037      	b.n	8003262 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	2202      	movs	r2, #2
 80031f6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003208:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800320c:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003216:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	68db      	ldr	r3, [r3, #12]
 800321c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003222:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	695b      	ldr	r3, [r3, #20]
 8003228:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800322e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	69db      	ldr	r3, [r3, #28]
 8003234:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003236:	68fa      	ldr	r2, [r7, #12]
 8003238:	4313      	orrs	r3, r2
 800323a:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	68fa      	ldr	r2, [r7, #12]
 8003242:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8003244:	6878      	ldr	r0, [r7, #4]
 8003246:	f000 f8b3 	bl	80033b0 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	2200      	movs	r2, #0
 800324e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	2201      	movs	r2, #1
 8003254:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	2200      	movs	r2, #0
 800325c:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8003260:	2300      	movs	r3, #0
}  
 8003262:	4618      	mov	r0, r3
 8003264:	3710      	adds	r7, #16
 8003266:	46bd      	mov	sp, r7
 8003268:	bd80      	pop	{r7, pc}

0800326a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800326a:	b580      	push	{r7, lr}
 800326c:	b084      	sub	sp, #16
 800326e:	af00      	add	r7, sp, #0
 8003270:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003286:	2204      	movs	r2, #4
 8003288:	409a      	lsls	r2, r3
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	4013      	ands	r3, r2
 800328e:	2b00      	cmp	r3, #0
 8003290:	d024      	beq.n	80032dc <HAL_DMA_IRQHandler+0x72>
 8003292:	68bb      	ldr	r3, [r7, #8]
 8003294:	f003 0304 	and.w	r3, r3, #4
 8003298:	2b00      	cmp	r3, #0
 800329a:	d01f      	beq.n	80032dc <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f003 0320 	and.w	r3, r3, #32
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d107      	bne.n	80032ba <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	681a      	ldr	r2, [r3, #0]
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f022 0204 	bic.w	r2, r2, #4
 80032b8:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032c2:	2104      	movs	r1, #4
 80032c4:	fa01 f202 	lsl.w	r2, r1, r2
 80032c8:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d06a      	beq.n	80033a8 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032d6:	6878      	ldr	r0, [r7, #4]
 80032d8:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 80032da:	e065      	b.n	80033a8 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032e0:	2202      	movs	r2, #2
 80032e2:	409a      	lsls	r2, r3
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	4013      	ands	r3, r2
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d02c      	beq.n	8003346 <HAL_DMA_IRQHandler+0xdc>
 80032ec:	68bb      	ldr	r3, [r7, #8]
 80032ee:	f003 0302 	and.w	r3, r3, #2
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d027      	beq.n	8003346 <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f003 0320 	and.w	r3, r3, #32
 8003300:	2b00      	cmp	r3, #0
 8003302:	d10b      	bne.n	800331c <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	681a      	ldr	r2, [r3, #0]
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f022 020a 	bic.w	r2, r2, #10
 8003312:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	2201      	movs	r2, #1
 8003318:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003324:	2102      	movs	r1, #2
 8003326:	fa01 f202 	lsl.w	r2, r1, r2
 800332a:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	2200      	movs	r2, #0
 8003330:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003338:	2b00      	cmp	r3, #0
 800333a:	d035      	beq.n	80033a8 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003340:	6878      	ldr	r0, [r7, #4]
 8003342:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8003344:	e030      	b.n	80033a8 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800334a:	2208      	movs	r2, #8
 800334c:	409a      	lsls	r2, r3
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	4013      	ands	r3, r2
 8003352:	2b00      	cmp	r3, #0
 8003354:	d028      	beq.n	80033a8 <HAL_DMA_IRQHandler+0x13e>
 8003356:	68bb      	ldr	r3, [r7, #8]
 8003358:	f003 0308 	and.w	r3, r3, #8
 800335c:	2b00      	cmp	r3, #0
 800335e:	d023      	beq.n	80033a8 <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	681a      	ldr	r2, [r3, #0]
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f022 020e 	bic.w	r2, r2, #14
 800336e:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003378:	2101      	movs	r1, #1
 800337a:	fa01 f202 	lsl.w	r2, r1, r2
 800337e:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	2201      	movs	r2, #1
 8003384:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	2201      	movs	r2, #1
 800338a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	2200      	movs	r2, #0
 8003392:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800339a:	2b00      	cmp	r3, #0
 800339c:	d004      	beq.n	80033a8 <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033a2:	6878      	ldr	r0, [r7, #4]
 80033a4:	4798      	blx	r3
    }
  }
}  
 80033a6:	e7ff      	b.n	80033a8 <HAL_DMA_IRQHandler+0x13e>
 80033a8:	bf00      	nop
 80033aa:	3710      	adds	r7, #16
 80033ac:	46bd      	mov	sp, r7
 80033ae:	bd80      	pop	{r7, pc}

080033b0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80033b0:	b480      	push	{r7}
 80033b2:	b083      	sub	sp, #12
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	461a      	mov	r2, r3
 80033be:	4b09      	ldr	r3, [pc, #36]	; (80033e4 <DMA_CalcBaseAndBitshift+0x34>)
 80033c0:	4413      	add	r3, r2
 80033c2:	4a09      	ldr	r2, [pc, #36]	; (80033e8 <DMA_CalcBaseAndBitshift+0x38>)
 80033c4:	fba2 2303 	umull	r2, r3, r2, r3
 80033c8:	091b      	lsrs	r3, r3, #4
 80033ca:	009a      	lsls	r2, r3, #2
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	4a06      	ldr	r2, [pc, #24]	; (80033ec <DMA_CalcBaseAndBitshift+0x3c>)
 80033d4:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 80033d6:	bf00      	nop
 80033d8:	370c      	adds	r7, #12
 80033da:	46bd      	mov	sp, r7
 80033dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e0:	4770      	bx	lr
 80033e2:	bf00      	nop
 80033e4:	bffdfff8 	.word	0xbffdfff8
 80033e8:	cccccccd 	.word	0xcccccccd
 80033ec:	40020000 	.word	0x40020000

080033f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80033f0:	b480      	push	{r7}
 80033f2:	b087      	sub	sp, #28
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
 80033f8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80033fa:	2300      	movs	r3, #0
 80033fc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80033fe:	e14e      	b.n	800369e <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003400:	683b      	ldr	r3, [r7, #0]
 8003402:	681a      	ldr	r2, [r3, #0]
 8003404:	2101      	movs	r1, #1
 8003406:	697b      	ldr	r3, [r7, #20]
 8003408:	fa01 f303 	lsl.w	r3, r1, r3
 800340c:	4013      	ands	r3, r2
 800340e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	2b00      	cmp	r3, #0
 8003414:	f000 8140 	beq.w	8003698 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003418:	683b      	ldr	r3, [r7, #0]
 800341a:	685b      	ldr	r3, [r3, #4]
 800341c:	f003 0303 	and.w	r3, r3, #3
 8003420:	2b01      	cmp	r3, #1
 8003422:	d005      	beq.n	8003430 <HAL_GPIO_Init+0x40>
 8003424:	683b      	ldr	r3, [r7, #0]
 8003426:	685b      	ldr	r3, [r3, #4]
 8003428:	f003 0303 	and.w	r3, r3, #3
 800342c:	2b02      	cmp	r3, #2
 800342e:	d130      	bne.n	8003492 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	689b      	ldr	r3, [r3, #8]
 8003434:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8003436:	697b      	ldr	r3, [r7, #20]
 8003438:	005b      	lsls	r3, r3, #1
 800343a:	2203      	movs	r2, #3
 800343c:	fa02 f303 	lsl.w	r3, r2, r3
 8003440:	43db      	mvns	r3, r3
 8003442:	693a      	ldr	r2, [r7, #16]
 8003444:	4013      	ands	r3, r2
 8003446:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003448:	683b      	ldr	r3, [r7, #0]
 800344a:	68da      	ldr	r2, [r3, #12]
 800344c:	697b      	ldr	r3, [r7, #20]
 800344e:	005b      	lsls	r3, r3, #1
 8003450:	fa02 f303 	lsl.w	r3, r2, r3
 8003454:	693a      	ldr	r2, [r7, #16]
 8003456:	4313      	orrs	r3, r2
 8003458:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	693a      	ldr	r2, [r7, #16]
 800345e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	685b      	ldr	r3, [r3, #4]
 8003464:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003466:	2201      	movs	r2, #1
 8003468:	697b      	ldr	r3, [r7, #20]
 800346a:	fa02 f303 	lsl.w	r3, r2, r3
 800346e:	43db      	mvns	r3, r3
 8003470:	693a      	ldr	r2, [r7, #16]
 8003472:	4013      	ands	r3, r2
 8003474:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003476:	683b      	ldr	r3, [r7, #0]
 8003478:	685b      	ldr	r3, [r3, #4]
 800347a:	091b      	lsrs	r3, r3, #4
 800347c:	f003 0201 	and.w	r2, r3, #1
 8003480:	697b      	ldr	r3, [r7, #20]
 8003482:	fa02 f303 	lsl.w	r3, r2, r3
 8003486:	693a      	ldr	r2, [r7, #16]
 8003488:	4313      	orrs	r3, r2
 800348a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	693a      	ldr	r2, [r7, #16]
 8003490:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003492:	683b      	ldr	r3, [r7, #0]
 8003494:	685b      	ldr	r3, [r3, #4]
 8003496:	f003 0303 	and.w	r3, r3, #3
 800349a:	2b03      	cmp	r3, #3
 800349c:	d017      	beq.n	80034ce <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	68db      	ldr	r3, [r3, #12]
 80034a2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80034a4:	697b      	ldr	r3, [r7, #20]
 80034a6:	005b      	lsls	r3, r3, #1
 80034a8:	2203      	movs	r2, #3
 80034aa:	fa02 f303 	lsl.w	r3, r2, r3
 80034ae:	43db      	mvns	r3, r3
 80034b0:	693a      	ldr	r2, [r7, #16]
 80034b2:	4013      	ands	r3, r2
 80034b4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80034b6:	683b      	ldr	r3, [r7, #0]
 80034b8:	689a      	ldr	r2, [r3, #8]
 80034ba:	697b      	ldr	r3, [r7, #20]
 80034bc:	005b      	lsls	r3, r3, #1
 80034be:	fa02 f303 	lsl.w	r3, r2, r3
 80034c2:	693a      	ldr	r2, [r7, #16]
 80034c4:	4313      	orrs	r3, r2
 80034c6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	693a      	ldr	r2, [r7, #16]
 80034cc:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80034ce:	683b      	ldr	r3, [r7, #0]
 80034d0:	685b      	ldr	r3, [r3, #4]
 80034d2:	f003 0303 	and.w	r3, r3, #3
 80034d6:	2b02      	cmp	r3, #2
 80034d8:	d123      	bne.n	8003522 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80034da:	697b      	ldr	r3, [r7, #20]
 80034dc:	08da      	lsrs	r2, r3, #3
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	3208      	adds	r2, #8
 80034e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80034e6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80034e8:	697b      	ldr	r3, [r7, #20]
 80034ea:	f003 0307 	and.w	r3, r3, #7
 80034ee:	009b      	lsls	r3, r3, #2
 80034f0:	220f      	movs	r2, #15
 80034f2:	fa02 f303 	lsl.w	r3, r2, r3
 80034f6:	43db      	mvns	r3, r3
 80034f8:	693a      	ldr	r2, [r7, #16]
 80034fa:	4013      	ands	r3, r2
 80034fc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	691a      	ldr	r2, [r3, #16]
 8003502:	697b      	ldr	r3, [r7, #20]
 8003504:	f003 0307 	and.w	r3, r3, #7
 8003508:	009b      	lsls	r3, r3, #2
 800350a:	fa02 f303 	lsl.w	r3, r2, r3
 800350e:	693a      	ldr	r2, [r7, #16]
 8003510:	4313      	orrs	r3, r2
 8003512:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003514:	697b      	ldr	r3, [r7, #20]
 8003516:	08da      	lsrs	r2, r3, #3
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	3208      	adds	r2, #8
 800351c:	6939      	ldr	r1, [r7, #16]
 800351e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8003528:	697b      	ldr	r3, [r7, #20]
 800352a:	005b      	lsls	r3, r3, #1
 800352c:	2203      	movs	r2, #3
 800352e:	fa02 f303 	lsl.w	r3, r2, r3
 8003532:	43db      	mvns	r3, r3
 8003534:	693a      	ldr	r2, [r7, #16]
 8003536:	4013      	ands	r3, r2
 8003538:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800353a:	683b      	ldr	r3, [r7, #0]
 800353c:	685b      	ldr	r3, [r3, #4]
 800353e:	f003 0203 	and.w	r2, r3, #3
 8003542:	697b      	ldr	r3, [r7, #20]
 8003544:	005b      	lsls	r3, r3, #1
 8003546:	fa02 f303 	lsl.w	r3, r2, r3
 800354a:	693a      	ldr	r2, [r7, #16]
 800354c:	4313      	orrs	r3, r2
 800354e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	693a      	ldr	r2, [r7, #16]
 8003554:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003556:	683b      	ldr	r3, [r7, #0]
 8003558:	685b      	ldr	r3, [r3, #4]
 800355a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800355e:	2b00      	cmp	r3, #0
 8003560:	f000 809a 	beq.w	8003698 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003564:	4b55      	ldr	r3, [pc, #340]	; (80036bc <HAL_GPIO_Init+0x2cc>)
 8003566:	699b      	ldr	r3, [r3, #24]
 8003568:	4a54      	ldr	r2, [pc, #336]	; (80036bc <HAL_GPIO_Init+0x2cc>)
 800356a:	f043 0301 	orr.w	r3, r3, #1
 800356e:	6193      	str	r3, [r2, #24]
 8003570:	4b52      	ldr	r3, [pc, #328]	; (80036bc <HAL_GPIO_Init+0x2cc>)
 8003572:	699b      	ldr	r3, [r3, #24]
 8003574:	f003 0301 	and.w	r3, r3, #1
 8003578:	60bb      	str	r3, [r7, #8]
 800357a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800357c:	4a50      	ldr	r2, [pc, #320]	; (80036c0 <HAL_GPIO_Init+0x2d0>)
 800357e:	697b      	ldr	r3, [r7, #20]
 8003580:	089b      	lsrs	r3, r3, #2
 8003582:	3302      	adds	r3, #2
 8003584:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003588:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800358a:	697b      	ldr	r3, [r7, #20]
 800358c:	f003 0303 	and.w	r3, r3, #3
 8003590:	009b      	lsls	r3, r3, #2
 8003592:	220f      	movs	r2, #15
 8003594:	fa02 f303 	lsl.w	r3, r2, r3
 8003598:	43db      	mvns	r3, r3
 800359a:	693a      	ldr	r2, [r7, #16]
 800359c:	4013      	ands	r3, r2
 800359e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80035a6:	d013      	beq.n	80035d0 <HAL_GPIO_Init+0x1e0>
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	4a46      	ldr	r2, [pc, #280]	; (80036c4 <HAL_GPIO_Init+0x2d4>)
 80035ac:	4293      	cmp	r3, r2
 80035ae:	d00d      	beq.n	80035cc <HAL_GPIO_Init+0x1dc>
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	4a45      	ldr	r2, [pc, #276]	; (80036c8 <HAL_GPIO_Init+0x2d8>)
 80035b4:	4293      	cmp	r3, r2
 80035b6:	d007      	beq.n	80035c8 <HAL_GPIO_Init+0x1d8>
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	4a44      	ldr	r2, [pc, #272]	; (80036cc <HAL_GPIO_Init+0x2dc>)
 80035bc:	4293      	cmp	r3, r2
 80035be:	d101      	bne.n	80035c4 <HAL_GPIO_Init+0x1d4>
 80035c0:	2303      	movs	r3, #3
 80035c2:	e006      	b.n	80035d2 <HAL_GPIO_Init+0x1e2>
 80035c4:	2305      	movs	r3, #5
 80035c6:	e004      	b.n	80035d2 <HAL_GPIO_Init+0x1e2>
 80035c8:	2302      	movs	r3, #2
 80035ca:	e002      	b.n	80035d2 <HAL_GPIO_Init+0x1e2>
 80035cc:	2301      	movs	r3, #1
 80035ce:	e000      	b.n	80035d2 <HAL_GPIO_Init+0x1e2>
 80035d0:	2300      	movs	r3, #0
 80035d2:	697a      	ldr	r2, [r7, #20]
 80035d4:	f002 0203 	and.w	r2, r2, #3
 80035d8:	0092      	lsls	r2, r2, #2
 80035da:	4093      	lsls	r3, r2
 80035dc:	693a      	ldr	r2, [r7, #16]
 80035de:	4313      	orrs	r3, r2
 80035e0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80035e2:	4937      	ldr	r1, [pc, #220]	; (80036c0 <HAL_GPIO_Init+0x2d0>)
 80035e4:	697b      	ldr	r3, [r7, #20]
 80035e6:	089b      	lsrs	r3, r3, #2
 80035e8:	3302      	adds	r3, #2
 80035ea:	693a      	ldr	r2, [r7, #16]
 80035ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80035f0:	4b37      	ldr	r3, [pc, #220]	; (80036d0 <HAL_GPIO_Init+0x2e0>)
 80035f2:	689b      	ldr	r3, [r3, #8]
 80035f4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	43db      	mvns	r3, r3
 80035fa:	693a      	ldr	r2, [r7, #16]
 80035fc:	4013      	ands	r3, r2
 80035fe:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003600:	683b      	ldr	r3, [r7, #0]
 8003602:	685b      	ldr	r3, [r3, #4]
 8003604:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003608:	2b00      	cmp	r3, #0
 800360a:	d003      	beq.n	8003614 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 800360c:	693a      	ldr	r2, [r7, #16]
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	4313      	orrs	r3, r2
 8003612:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003614:	4a2e      	ldr	r2, [pc, #184]	; (80036d0 <HAL_GPIO_Init+0x2e0>)
 8003616:	693b      	ldr	r3, [r7, #16]
 8003618:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800361a:	4b2d      	ldr	r3, [pc, #180]	; (80036d0 <HAL_GPIO_Init+0x2e0>)
 800361c:	68db      	ldr	r3, [r3, #12]
 800361e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	43db      	mvns	r3, r3
 8003624:	693a      	ldr	r2, [r7, #16]
 8003626:	4013      	ands	r3, r2
 8003628:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800362a:	683b      	ldr	r3, [r7, #0]
 800362c:	685b      	ldr	r3, [r3, #4]
 800362e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003632:	2b00      	cmp	r3, #0
 8003634:	d003      	beq.n	800363e <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8003636:	693a      	ldr	r2, [r7, #16]
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	4313      	orrs	r3, r2
 800363c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800363e:	4a24      	ldr	r2, [pc, #144]	; (80036d0 <HAL_GPIO_Init+0x2e0>)
 8003640:	693b      	ldr	r3, [r7, #16]
 8003642:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003644:	4b22      	ldr	r3, [pc, #136]	; (80036d0 <HAL_GPIO_Init+0x2e0>)
 8003646:	685b      	ldr	r3, [r3, #4]
 8003648:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	43db      	mvns	r3, r3
 800364e:	693a      	ldr	r2, [r7, #16]
 8003650:	4013      	ands	r3, r2
 8003652:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003654:	683b      	ldr	r3, [r7, #0]
 8003656:	685b      	ldr	r3, [r3, #4]
 8003658:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800365c:	2b00      	cmp	r3, #0
 800365e:	d003      	beq.n	8003668 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8003660:	693a      	ldr	r2, [r7, #16]
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	4313      	orrs	r3, r2
 8003666:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003668:	4a19      	ldr	r2, [pc, #100]	; (80036d0 <HAL_GPIO_Init+0x2e0>)
 800366a:	693b      	ldr	r3, [r7, #16]
 800366c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800366e:	4b18      	ldr	r3, [pc, #96]	; (80036d0 <HAL_GPIO_Init+0x2e0>)
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	43db      	mvns	r3, r3
 8003678:	693a      	ldr	r2, [r7, #16]
 800367a:	4013      	ands	r3, r2
 800367c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800367e:	683b      	ldr	r3, [r7, #0]
 8003680:	685b      	ldr	r3, [r3, #4]
 8003682:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003686:	2b00      	cmp	r3, #0
 8003688:	d003      	beq.n	8003692 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 800368a:	693a      	ldr	r2, [r7, #16]
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	4313      	orrs	r3, r2
 8003690:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003692:	4a0f      	ldr	r2, [pc, #60]	; (80036d0 <HAL_GPIO_Init+0x2e0>)
 8003694:	693b      	ldr	r3, [r7, #16]
 8003696:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003698:	697b      	ldr	r3, [r7, #20]
 800369a:	3301      	adds	r3, #1
 800369c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800369e:	683b      	ldr	r3, [r7, #0]
 80036a0:	681a      	ldr	r2, [r3, #0]
 80036a2:	697b      	ldr	r3, [r7, #20]
 80036a4:	fa22 f303 	lsr.w	r3, r2, r3
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	f47f aea9 	bne.w	8003400 <HAL_GPIO_Init+0x10>
  }
}
 80036ae:	bf00      	nop
 80036b0:	bf00      	nop
 80036b2:	371c      	adds	r7, #28
 80036b4:	46bd      	mov	sp, r7
 80036b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ba:	4770      	bx	lr
 80036bc:	40021000 	.word	0x40021000
 80036c0:	40010000 	.word	0x40010000
 80036c4:	48000400 	.word	0x48000400
 80036c8:	48000800 	.word	0x48000800
 80036cc:	48000c00 	.word	0x48000c00
 80036d0:	40010400 	.word	0x40010400

080036d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80036d4:	b480      	push	{r7}
 80036d6:	b083      	sub	sp, #12
 80036d8:	af00      	add	r7, sp, #0
 80036da:	6078      	str	r0, [r7, #4]
 80036dc:	460b      	mov	r3, r1
 80036de:	807b      	strh	r3, [r7, #2]
 80036e0:	4613      	mov	r3, r2
 80036e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80036e4:	787b      	ldrb	r3, [r7, #1]
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d003      	beq.n	80036f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80036ea:	887a      	ldrh	r2, [r7, #2]
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80036f0:	e002      	b.n	80036f8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80036f2:	887a      	ldrh	r2, [r7, #2]
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80036f8:	bf00      	nop
 80036fa:	370c      	adds	r7, #12
 80036fc:	46bd      	mov	sp, r7
 80036fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003702:	4770      	bx	lr

08003704 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003704:	b580      	push	{r7, lr}
 8003706:	b082      	sub	sp, #8
 8003708:	af00      	add	r7, sp, #0
 800370a:	4603      	mov	r3, r0
 800370c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800370e:	4b08      	ldr	r3, [pc, #32]	; (8003730 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003710:	695a      	ldr	r2, [r3, #20]
 8003712:	88fb      	ldrh	r3, [r7, #6]
 8003714:	4013      	ands	r3, r2
 8003716:	2b00      	cmp	r3, #0
 8003718:	d006      	beq.n	8003728 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800371a:	4a05      	ldr	r2, [pc, #20]	; (8003730 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800371c:	88fb      	ldrh	r3, [r7, #6]
 800371e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003720:	88fb      	ldrh	r3, [r7, #6]
 8003722:	4618      	mov	r0, r3
 8003724:	f000 f806 	bl	8003734 <HAL_GPIO_EXTI_Callback>
  }
}
 8003728:	bf00      	nop
 800372a:	3708      	adds	r7, #8
 800372c:	46bd      	mov	sp, r7
 800372e:	bd80      	pop	{r7, pc}
 8003730:	40010400 	.word	0x40010400

08003734 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003734:	b480      	push	{r7}
 8003736:	b083      	sub	sp, #12
 8003738:	af00      	add	r7, sp, #0
 800373a:	4603      	mov	r3, r0
 800373c:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800373e:	bf00      	nop
 8003740:	370c      	adds	r7, #12
 8003742:	46bd      	mov	sp, r7
 8003744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003748:	4770      	bx	lr
	...

0800374c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800374c:	b580      	push	{r7, lr}
 800374e:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8003752:	af00      	add	r7, sp, #0
 8003754:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003758:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800375c:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800375e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003762:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	2b00      	cmp	r3, #0
 800376a:	d102      	bne.n	8003772 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 800376c:	2301      	movs	r3, #1
 800376e:	f001 b823 	b.w	80047b8 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003772:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003776:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f003 0301 	and.w	r3, r3, #1
 8003782:	2b00      	cmp	r3, #0
 8003784:	f000 817d 	beq.w	8003a82 <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8003788:	4bbc      	ldr	r3, [pc, #752]	; (8003a7c <HAL_RCC_OscConfig+0x330>)
 800378a:	685b      	ldr	r3, [r3, #4]
 800378c:	f003 030c 	and.w	r3, r3, #12
 8003790:	2b04      	cmp	r3, #4
 8003792:	d00c      	beq.n	80037ae <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003794:	4bb9      	ldr	r3, [pc, #740]	; (8003a7c <HAL_RCC_OscConfig+0x330>)
 8003796:	685b      	ldr	r3, [r3, #4]
 8003798:	f003 030c 	and.w	r3, r3, #12
 800379c:	2b08      	cmp	r3, #8
 800379e:	d15c      	bne.n	800385a <HAL_RCC_OscConfig+0x10e>
 80037a0:	4bb6      	ldr	r3, [pc, #728]	; (8003a7c <HAL_RCC_OscConfig+0x330>)
 80037a2:	685b      	ldr	r3, [r3, #4]
 80037a4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80037a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80037ac:	d155      	bne.n	800385a <HAL_RCC_OscConfig+0x10e>
 80037ae:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80037b2:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037b6:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 80037ba:	fa93 f3a3 	rbit	r3, r3
 80037be:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80037c2:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037c6:	fab3 f383 	clz	r3, r3
 80037ca:	b2db      	uxtb	r3, r3
 80037cc:	095b      	lsrs	r3, r3, #5
 80037ce:	b2db      	uxtb	r3, r3
 80037d0:	f043 0301 	orr.w	r3, r3, #1
 80037d4:	b2db      	uxtb	r3, r3
 80037d6:	2b01      	cmp	r3, #1
 80037d8:	d102      	bne.n	80037e0 <HAL_RCC_OscConfig+0x94>
 80037da:	4ba8      	ldr	r3, [pc, #672]	; (8003a7c <HAL_RCC_OscConfig+0x330>)
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	e015      	b.n	800380c <HAL_RCC_OscConfig+0xc0>
 80037e0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80037e4:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037e8:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 80037ec:	fa93 f3a3 	rbit	r3, r3
 80037f0:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80037f4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80037f8:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 80037fc:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8003800:	fa93 f3a3 	rbit	r3, r3
 8003804:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8003808:	4b9c      	ldr	r3, [pc, #624]	; (8003a7c <HAL_RCC_OscConfig+0x330>)
 800380a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800380c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003810:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8003814:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8003818:	fa92 f2a2 	rbit	r2, r2
 800381c:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8003820:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8003824:	fab2 f282 	clz	r2, r2
 8003828:	b2d2      	uxtb	r2, r2
 800382a:	f042 0220 	orr.w	r2, r2, #32
 800382e:	b2d2      	uxtb	r2, r2
 8003830:	f002 021f 	and.w	r2, r2, #31
 8003834:	2101      	movs	r1, #1
 8003836:	fa01 f202 	lsl.w	r2, r1, r2
 800383a:	4013      	ands	r3, r2
 800383c:	2b00      	cmp	r3, #0
 800383e:	f000 811f 	beq.w	8003a80 <HAL_RCC_OscConfig+0x334>
 8003842:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003846:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	685b      	ldr	r3, [r3, #4]
 800384e:	2b00      	cmp	r3, #0
 8003850:	f040 8116 	bne.w	8003a80 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8003854:	2301      	movs	r3, #1
 8003856:	f000 bfaf 	b.w	80047b8 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800385a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800385e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	685b      	ldr	r3, [r3, #4]
 8003866:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800386a:	d106      	bne.n	800387a <HAL_RCC_OscConfig+0x12e>
 800386c:	4b83      	ldr	r3, [pc, #524]	; (8003a7c <HAL_RCC_OscConfig+0x330>)
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	4a82      	ldr	r2, [pc, #520]	; (8003a7c <HAL_RCC_OscConfig+0x330>)
 8003872:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003876:	6013      	str	r3, [r2, #0]
 8003878:	e036      	b.n	80038e8 <HAL_RCC_OscConfig+0x19c>
 800387a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800387e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	685b      	ldr	r3, [r3, #4]
 8003886:	2b00      	cmp	r3, #0
 8003888:	d10c      	bne.n	80038a4 <HAL_RCC_OscConfig+0x158>
 800388a:	4b7c      	ldr	r3, [pc, #496]	; (8003a7c <HAL_RCC_OscConfig+0x330>)
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	4a7b      	ldr	r2, [pc, #492]	; (8003a7c <HAL_RCC_OscConfig+0x330>)
 8003890:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003894:	6013      	str	r3, [r2, #0]
 8003896:	4b79      	ldr	r3, [pc, #484]	; (8003a7c <HAL_RCC_OscConfig+0x330>)
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	4a78      	ldr	r2, [pc, #480]	; (8003a7c <HAL_RCC_OscConfig+0x330>)
 800389c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80038a0:	6013      	str	r3, [r2, #0]
 80038a2:	e021      	b.n	80038e8 <HAL_RCC_OscConfig+0x19c>
 80038a4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80038a8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	685b      	ldr	r3, [r3, #4]
 80038b0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80038b4:	d10c      	bne.n	80038d0 <HAL_RCC_OscConfig+0x184>
 80038b6:	4b71      	ldr	r3, [pc, #452]	; (8003a7c <HAL_RCC_OscConfig+0x330>)
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	4a70      	ldr	r2, [pc, #448]	; (8003a7c <HAL_RCC_OscConfig+0x330>)
 80038bc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80038c0:	6013      	str	r3, [r2, #0]
 80038c2:	4b6e      	ldr	r3, [pc, #440]	; (8003a7c <HAL_RCC_OscConfig+0x330>)
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	4a6d      	ldr	r2, [pc, #436]	; (8003a7c <HAL_RCC_OscConfig+0x330>)
 80038c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80038cc:	6013      	str	r3, [r2, #0]
 80038ce:	e00b      	b.n	80038e8 <HAL_RCC_OscConfig+0x19c>
 80038d0:	4b6a      	ldr	r3, [pc, #424]	; (8003a7c <HAL_RCC_OscConfig+0x330>)
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	4a69      	ldr	r2, [pc, #420]	; (8003a7c <HAL_RCC_OscConfig+0x330>)
 80038d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80038da:	6013      	str	r3, [r2, #0]
 80038dc:	4b67      	ldr	r3, [pc, #412]	; (8003a7c <HAL_RCC_OscConfig+0x330>)
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	4a66      	ldr	r2, [pc, #408]	; (8003a7c <HAL_RCC_OscConfig+0x330>)
 80038e2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80038e6:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80038e8:	4b64      	ldr	r3, [pc, #400]	; (8003a7c <HAL_RCC_OscConfig+0x330>)
 80038ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038ec:	f023 020f 	bic.w	r2, r3, #15
 80038f0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80038f4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	689b      	ldr	r3, [r3, #8]
 80038fc:	495f      	ldr	r1, [pc, #380]	; (8003a7c <HAL_RCC_OscConfig+0x330>)
 80038fe:	4313      	orrs	r3, r2
 8003900:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003902:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003906:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	685b      	ldr	r3, [r3, #4]
 800390e:	2b00      	cmp	r3, #0
 8003910:	d059      	beq.n	80039c6 <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003912:	f7fe feb3 	bl	800267c <HAL_GetTick>
 8003916:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800391a:	e00a      	b.n	8003932 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800391c:	f7fe feae 	bl	800267c <HAL_GetTick>
 8003920:	4602      	mov	r2, r0
 8003922:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003926:	1ad3      	subs	r3, r2, r3
 8003928:	2b64      	cmp	r3, #100	; 0x64
 800392a:	d902      	bls.n	8003932 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 800392c:	2303      	movs	r3, #3
 800392e:	f000 bf43 	b.w	80047b8 <HAL_RCC_OscConfig+0x106c>
 8003932:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003936:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800393a:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 800393e:	fa93 f3a3 	rbit	r3, r3
 8003942:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8003946:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800394a:	fab3 f383 	clz	r3, r3
 800394e:	b2db      	uxtb	r3, r3
 8003950:	095b      	lsrs	r3, r3, #5
 8003952:	b2db      	uxtb	r3, r3
 8003954:	f043 0301 	orr.w	r3, r3, #1
 8003958:	b2db      	uxtb	r3, r3
 800395a:	2b01      	cmp	r3, #1
 800395c:	d102      	bne.n	8003964 <HAL_RCC_OscConfig+0x218>
 800395e:	4b47      	ldr	r3, [pc, #284]	; (8003a7c <HAL_RCC_OscConfig+0x330>)
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	e015      	b.n	8003990 <HAL_RCC_OscConfig+0x244>
 8003964:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003968:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800396c:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8003970:	fa93 f3a3 	rbit	r3, r3
 8003974:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8003978:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800397c:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8003980:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8003984:	fa93 f3a3 	rbit	r3, r3
 8003988:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 800398c:	4b3b      	ldr	r3, [pc, #236]	; (8003a7c <HAL_RCC_OscConfig+0x330>)
 800398e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003990:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003994:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8003998:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 800399c:	fa92 f2a2 	rbit	r2, r2
 80039a0:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 80039a4:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 80039a8:	fab2 f282 	clz	r2, r2
 80039ac:	b2d2      	uxtb	r2, r2
 80039ae:	f042 0220 	orr.w	r2, r2, #32
 80039b2:	b2d2      	uxtb	r2, r2
 80039b4:	f002 021f 	and.w	r2, r2, #31
 80039b8:	2101      	movs	r1, #1
 80039ba:	fa01 f202 	lsl.w	r2, r1, r2
 80039be:	4013      	ands	r3, r2
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d0ab      	beq.n	800391c <HAL_RCC_OscConfig+0x1d0>
 80039c4:	e05d      	b.n	8003a82 <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039c6:	f7fe fe59 	bl	800267c <HAL_GetTick>
 80039ca:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80039ce:	e00a      	b.n	80039e6 <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80039d0:	f7fe fe54 	bl	800267c <HAL_GetTick>
 80039d4:	4602      	mov	r2, r0
 80039d6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80039da:	1ad3      	subs	r3, r2, r3
 80039dc:	2b64      	cmp	r3, #100	; 0x64
 80039de:	d902      	bls.n	80039e6 <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 80039e0:	2303      	movs	r3, #3
 80039e2:	f000 bee9 	b.w	80047b8 <HAL_RCC_OscConfig+0x106c>
 80039e6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80039ea:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039ee:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 80039f2:	fa93 f3a3 	rbit	r3, r3
 80039f6:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 80039fa:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80039fe:	fab3 f383 	clz	r3, r3
 8003a02:	b2db      	uxtb	r3, r3
 8003a04:	095b      	lsrs	r3, r3, #5
 8003a06:	b2db      	uxtb	r3, r3
 8003a08:	f043 0301 	orr.w	r3, r3, #1
 8003a0c:	b2db      	uxtb	r3, r3
 8003a0e:	2b01      	cmp	r3, #1
 8003a10:	d102      	bne.n	8003a18 <HAL_RCC_OscConfig+0x2cc>
 8003a12:	4b1a      	ldr	r3, [pc, #104]	; (8003a7c <HAL_RCC_OscConfig+0x330>)
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	e015      	b.n	8003a44 <HAL_RCC_OscConfig+0x2f8>
 8003a18:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003a1c:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a20:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8003a24:	fa93 f3a3 	rbit	r3, r3
 8003a28:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8003a2c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003a30:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8003a34:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8003a38:	fa93 f3a3 	rbit	r3, r3
 8003a3c:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8003a40:	4b0e      	ldr	r3, [pc, #56]	; (8003a7c <HAL_RCC_OscConfig+0x330>)
 8003a42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a44:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003a48:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8003a4c:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8003a50:	fa92 f2a2 	rbit	r2, r2
 8003a54:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8003a58:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8003a5c:	fab2 f282 	clz	r2, r2
 8003a60:	b2d2      	uxtb	r2, r2
 8003a62:	f042 0220 	orr.w	r2, r2, #32
 8003a66:	b2d2      	uxtb	r2, r2
 8003a68:	f002 021f 	and.w	r2, r2, #31
 8003a6c:	2101      	movs	r1, #1
 8003a6e:	fa01 f202 	lsl.w	r2, r1, r2
 8003a72:	4013      	ands	r3, r2
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d1ab      	bne.n	80039d0 <HAL_RCC_OscConfig+0x284>
 8003a78:	e003      	b.n	8003a82 <HAL_RCC_OscConfig+0x336>
 8003a7a:	bf00      	nop
 8003a7c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a80:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003a82:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003a86:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f003 0302 	and.w	r3, r3, #2
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	f000 817d 	beq.w	8003d92 <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003a98:	4ba6      	ldr	r3, [pc, #664]	; (8003d34 <HAL_RCC_OscConfig+0x5e8>)
 8003a9a:	685b      	ldr	r3, [r3, #4]
 8003a9c:	f003 030c 	and.w	r3, r3, #12
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d00b      	beq.n	8003abc <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003aa4:	4ba3      	ldr	r3, [pc, #652]	; (8003d34 <HAL_RCC_OscConfig+0x5e8>)
 8003aa6:	685b      	ldr	r3, [r3, #4]
 8003aa8:	f003 030c 	and.w	r3, r3, #12
 8003aac:	2b08      	cmp	r3, #8
 8003aae:	d172      	bne.n	8003b96 <HAL_RCC_OscConfig+0x44a>
 8003ab0:	4ba0      	ldr	r3, [pc, #640]	; (8003d34 <HAL_RCC_OscConfig+0x5e8>)
 8003ab2:	685b      	ldr	r3, [r3, #4]
 8003ab4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d16c      	bne.n	8003b96 <HAL_RCC_OscConfig+0x44a>
 8003abc:	2302      	movs	r3, #2
 8003abe:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ac2:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8003ac6:	fa93 f3a3 	rbit	r3, r3
 8003aca:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8003ace:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ad2:	fab3 f383 	clz	r3, r3
 8003ad6:	b2db      	uxtb	r3, r3
 8003ad8:	095b      	lsrs	r3, r3, #5
 8003ada:	b2db      	uxtb	r3, r3
 8003adc:	f043 0301 	orr.w	r3, r3, #1
 8003ae0:	b2db      	uxtb	r3, r3
 8003ae2:	2b01      	cmp	r3, #1
 8003ae4:	d102      	bne.n	8003aec <HAL_RCC_OscConfig+0x3a0>
 8003ae6:	4b93      	ldr	r3, [pc, #588]	; (8003d34 <HAL_RCC_OscConfig+0x5e8>)
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	e013      	b.n	8003b14 <HAL_RCC_OscConfig+0x3c8>
 8003aec:	2302      	movs	r3, #2
 8003aee:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003af2:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8003af6:	fa93 f3a3 	rbit	r3, r3
 8003afa:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8003afe:	2302      	movs	r3, #2
 8003b00:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8003b04:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8003b08:	fa93 f3a3 	rbit	r3, r3
 8003b0c:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8003b10:	4b88      	ldr	r3, [pc, #544]	; (8003d34 <HAL_RCC_OscConfig+0x5e8>)
 8003b12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b14:	2202      	movs	r2, #2
 8003b16:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8003b1a:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8003b1e:	fa92 f2a2 	rbit	r2, r2
 8003b22:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8003b26:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8003b2a:	fab2 f282 	clz	r2, r2
 8003b2e:	b2d2      	uxtb	r2, r2
 8003b30:	f042 0220 	orr.w	r2, r2, #32
 8003b34:	b2d2      	uxtb	r2, r2
 8003b36:	f002 021f 	and.w	r2, r2, #31
 8003b3a:	2101      	movs	r1, #1
 8003b3c:	fa01 f202 	lsl.w	r2, r1, r2
 8003b40:	4013      	ands	r3, r2
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d00a      	beq.n	8003b5c <HAL_RCC_OscConfig+0x410>
 8003b46:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003b4a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	691b      	ldr	r3, [r3, #16]
 8003b52:	2b01      	cmp	r3, #1
 8003b54:	d002      	beq.n	8003b5c <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8003b56:	2301      	movs	r3, #1
 8003b58:	f000 be2e 	b.w	80047b8 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b5c:	4b75      	ldr	r3, [pc, #468]	; (8003d34 <HAL_RCC_OscConfig+0x5e8>)
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003b64:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003b68:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	695b      	ldr	r3, [r3, #20]
 8003b70:	21f8      	movs	r1, #248	; 0xf8
 8003b72:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b76:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8003b7a:	fa91 f1a1 	rbit	r1, r1
 8003b7e:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8003b82:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8003b86:	fab1 f181 	clz	r1, r1
 8003b8a:	b2c9      	uxtb	r1, r1
 8003b8c:	408b      	lsls	r3, r1
 8003b8e:	4969      	ldr	r1, [pc, #420]	; (8003d34 <HAL_RCC_OscConfig+0x5e8>)
 8003b90:	4313      	orrs	r3, r2
 8003b92:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b94:	e0fd      	b.n	8003d92 <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003b96:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003b9a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	691b      	ldr	r3, [r3, #16]
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	f000 8088 	beq.w	8003cb8 <HAL_RCC_OscConfig+0x56c>
 8003ba8:	2301      	movs	r3, #1
 8003baa:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bae:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8003bb2:	fa93 f3a3 	rbit	r3, r3
 8003bb6:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8003bba:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003bbe:	fab3 f383 	clz	r3, r3
 8003bc2:	b2db      	uxtb	r3, r3
 8003bc4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003bc8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003bcc:	009b      	lsls	r3, r3, #2
 8003bce:	461a      	mov	r2, r3
 8003bd0:	2301      	movs	r3, #1
 8003bd2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bd4:	f7fe fd52 	bl	800267c <HAL_GetTick>
 8003bd8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003bdc:	e00a      	b.n	8003bf4 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003bde:	f7fe fd4d 	bl	800267c <HAL_GetTick>
 8003be2:	4602      	mov	r2, r0
 8003be4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003be8:	1ad3      	subs	r3, r2, r3
 8003bea:	2b02      	cmp	r3, #2
 8003bec:	d902      	bls.n	8003bf4 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8003bee:	2303      	movs	r3, #3
 8003bf0:	f000 bde2 	b.w	80047b8 <HAL_RCC_OscConfig+0x106c>
 8003bf4:	2302      	movs	r3, #2
 8003bf6:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bfa:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8003bfe:	fa93 f3a3 	rbit	r3, r3
 8003c02:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8003c06:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c0a:	fab3 f383 	clz	r3, r3
 8003c0e:	b2db      	uxtb	r3, r3
 8003c10:	095b      	lsrs	r3, r3, #5
 8003c12:	b2db      	uxtb	r3, r3
 8003c14:	f043 0301 	orr.w	r3, r3, #1
 8003c18:	b2db      	uxtb	r3, r3
 8003c1a:	2b01      	cmp	r3, #1
 8003c1c:	d102      	bne.n	8003c24 <HAL_RCC_OscConfig+0x4d8>
 8003c1e:	4b45      	ldr	r3, [pc, #276]	; (8003d34 <HAL_RCC_OscConfig+0x5e8>)
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	e013      	b.n	8003c4c <HAL_RCC_OscConfig+0x500>
 8003c24:	2302      	movs	r3, #2
 8003c26:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c2a:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8003c2e:	fa93 f3a3 	rbit	r3, r3
 8003c32:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8003c36:	2302      	movs	r3, #2
 8003c38:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8003c3c:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8003c40:	fa93 f3a3 	rbit	r3, r3
 8003c44:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8003c48:	4b3a      	ldr	r3, [pc, #232]	; (8003d34 <HAL_RCC_OscConfig+0x5e8>)
 8003c4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c4c:	2202      	movs	r2, #2
 8003c4e:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8003c52:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8003c56:	fa92 f2a2 	rbit	r2, r2
 8003c5a:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8003c5e:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8003c62:	fab2 f282 	clz	r2, r2
 8003c66:	b2d2      	uxtb	r2, r2
 8003c68:	f042 0220 	orr.w	r2, r2, #32
 8003c6c:	b2d2      	uxtb	r2, r2
 8003c6e:	f002 021f 	and.w	r2, r2, #31
 8003c72:	2101      	movs	r1, #1
 8003c74:	fa01 f202 	lsl.w	r2, r1, r2
 8003c78:	4013      	ands	r3, r2
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d0af      	beq.n	8003bde <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c7e:	4b2d      	ldr	r3, [pc, #180]	; (8003d34 <HAL_RCC_OscConfig+0x5e8>)
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003c86:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003c8a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	695b      	ldr	r3, [r3, #20]
 8003c92:	21f8      	movs	r1, #248	; 0xf8
 8003c94:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c98:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8003c9c:	fa91 f1a1 	rbit	r1, r1
 8003ca0:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8003ca4:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8003ca8:	fab1 f181 	clz	r1, r1
 8003cac:	b2c9      	uxtb	r1, r1
 8003cae:	408b      	lsls	r3, r1
 8003cb0:	4920      	ldr	r1, [pc, #128]	; (8003d34 <HAL_RCC_OscConfig+0x5e8>)
 8003cb2:	4313      	orrs	r3, r2
 8003cb4:	600b      	str	r3, [r1, #0]
 8003cb6:	e06c      	b.n	8003d92 <HAL_RCC_OscConfig+0x646>
 8003cb8:	2301      	movs	r3, #1
 8003cba:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cbe:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8003cc2:	fa93 f3a3 	rbit	r3, r3
 8003cc6:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8003cca:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003cce:	fab3 f383 	clz	r3, r3
 8003cd2:	b2db      	uxtb	r3, r3
 8003cd4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003cd8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003cdc:	009b      	lsls	r3, r3, #2
 8003cde:	461a      	mov	r2, r3
 8003ce0:	2300      	movs	r3, #0
 8003ce2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ce4:	f7fe fcca 	bl	800267c <HAL_GetTick>
 8003ce8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003cec:	e00a      	b.n	8003d04 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003cee:	f7fe fcc5 	bl	800267c <HAL_GetTick>
 8003cf2:	4602      	mov	r2, r0
 8003cf4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003cf8:	1ad3      	subs	r3, r2, r3
 8003cfa:	2b02      	cmp	r3, #2
 8003cfc:	d902      	bls.n	8003d04 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8003cfe:	2303      	movs	r3, #3
 8003d00:	f000 bd5a 	b.w	80047b8 <HAL_RCC_OscConfig+0x106c>
 8003d04:	2302      	movs	r3, #2
 8003d06:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d0a:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8003d0e:	fa93 f3a3 	rbit	r3, r3
 8003d12:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8003d16:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d1a:	fab3 f383 	clz	r3, r3
 8003d1e:	b2db      	uxtb	r3, r3
 8003d20:	095b      	lsrs	r3, r3, #5
 8003d22:	b2db      	uxtb	r3, r3
 8003d24:	f043 0301 	orr.w	r3, r3, #1
 8003d28:	b2db      	uxtb	r3, r3
 8003d2a:	2b01      	cmp	r3, #1
 8003d2c:	d104      	bne.n	8003d38 <HAL_RCC_OscConfig+0x5ec>
 8003d2e:	4b01      	ldr	r3, [pc, #4]	; (8003d34 <HAL_RCC_OscConfig+0x5e8>)
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	e015      	b.n	8003d60 <HAL_RCC_OscConfig+0x614>
 8003d34:	40021000 	.word	0x40021000
 8003d38:	2302      	movs	r3, #2
 8003d3a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d3e:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8003d42:	fa93 f3a3 	rbit	r3, r3
 8003d46:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8003d4a:	2302      	movs	r3, #2
 8003d4c:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8003d50:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8003d54:	fa93 f3a3 	rbit	r3, r3
 8003d58:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8003d5c:	4bc8      	ldr	r3, [pc, #800]	; (8004080 <HAL_RCC_OscConfig+0x934>)
 8003d5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d60:	2202      	movs	r2, #2
 8003d62:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8003d66:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8003d6a:	fa92 f2a2 	rbit	r2, r2
 8003d6e:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8003d72:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8003d76:	fab2 f282 	clz	r2, r2
 8003d7a:	b2d2      	uxtb	r2, r2
 8003d7c:	f042 0220 	orr.w	r2, r2, #32
 8003d80:	b2d2      	uxtb	r2, r2
 8003d82:	f002 021f 	and.w	r2, r2, #31
 8003d86:	2101      	movs	r1, #1
 8003d88:	fa01 f202 	lsl.w	r2, r1, r2
 8003d8c:	4013      	ands	r3, r2
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d1ad      	bne.n	8003cee <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d92:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003d96:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f003 0308 	and.w	r3, r3, #8
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	f000 8110 	beq.w	8003fc8 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003da8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003dac:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	699b      	ldr	r3, [r3, #24]
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d079      	beq.n	8003eac <HAL_RCC_OscConfig+0x760>
 8003db8:	2301      	movs	r3, #1
 8003dba:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dbe:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8003dc2:	fa93 f3a3 	rbit	r3, r3
 8003dc6:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8003dca:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003dce:	fab3 f383 	clz	r3, r3
 8003dd2:	b2db      	uxtb	r3, r3
 8003dd4:	461a      	mov	r2, r3
 8003dd6:	4bab      	ldr	r3, [pc, #684]	; (8004084 <HAL_RCC_OscConfig+0x938>)
 8003dd8:	4413      	add	r3, r2
 8003dda:	009b      	lsls	r3, r3, #2
 8003ddc:	461a      	mov	r2, r3
 8003dde:	2301      	movs	r3, #1
 8003de0:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003de2:	f7fe fc4b 	bl	800267c <HAL_GetTick>
 8003de6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003dea:	e00a      	b.n	8003e02 <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003dec:	f7fe fc46 	bl	800267c <HAL_GetTick>
 8003df0:	4602      	mov	r2, r0
 8003df2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003df6:	1ad3      	subs	r3, r2, r3
 8003df8:	2b02      	cmp	r3, #2
 8003dfa:	d902      	bls.n	8003e02 <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8003dfc:	2303      	movs	r3, #3
 8003dfe:	f000 bcdb 	b.w	80047b8 <HAL_RCC_OscConfig+0x106c>
 8003e02:	2302      	movs	r3, #2
 8003e04:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e08:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8003e0c:	fa93 f3a3 	rbit	r3, r3
 8003e10:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8003e14:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003e18:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8003e1c:	2202      	movs	r2, #2
 8003e1e:	601a      	str	r2, [r3, #0]
 8003e20:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003e24:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	fa93 f2a3 	rbit	r2, r3
 8003e2e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003e32:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8003e36:	601a      	str	r2, [r3, #0]
 8003e38:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003e3c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8003e40:	2202      	movs	r2, #2
 8003e42:	601a      	str	r2, [r3, #0]
 8003e44:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003e48:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	fa93 f2a3 	rbit	r2, r3
 8003e52:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003e56:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8003e5a:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e5c:	4b88      	ldr	r3, [pc, #544]	; (8004080 <HAL_RCC_OscConfig+0x934>)
 8003e5e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003e60:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003e64:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8003e68:	2102      	movs	r1, #2
 8003e6a:	6019      	str	r1, [r3, #0]
 8003e6c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003e70:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	fa93 f1a3 	rbit	r1, r3
 8003e7a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003e7e:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8003e82:	6019      	str	r1, [r3, #0]
  return result;
 8003e84:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003e88:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	fab3 f383 	clz	r3, r3
 8003e92:	b2db      	uxtb	r3, r3
 8003e94:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8003e98:	b2db      	uxtb	r3, r3
 8003e9a:	f003 031f 	and.w	r3, r3, #31
 8003e9e:	2101      	movs	r1, #1
 8003ea0:	fa01 f303 	lsl.w	r3, r1, r3
 8003ea4:	4013      	ands	r3, r2
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d0a0      	beq.n	8003dec <HAL_RCC_OscConfig+0x6a0>
 8003eaa:	e08d      	b.n	8003fc8 <HAL_RCC_OscConfig+0x87c>
 8003eac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003eb0:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8003eb4:	2201      	movs	r2, #1
 8003eb6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003eb8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003ebc:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	fa93 f2a3 	rbit	r2, r3
 8003ec6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003eca:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8003ece:	601a      	str	r2, [r3, #0]
  return result;
 8003ed0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003ed4:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8003ed8:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003eda:	fab3 f383 	clz	r3, r3
 8003ede:	b2db      	uxtb	r3, r3
 8003ee0:	461a      	mov	r2, r3
 8003ee2:	4b68      	ldr	r3, [pc, #416]	; (8004084 <HAL_RCC_OscConfig+0x938>)
 8003ee4:	4413      	add	r3, r2
 8003ee6:	009b      	lsls	r3, r3, #2
 8003ee8:	461a      	mov	r2, r3
 8003eea:	2300      	movs	r3, #0
 8003eec:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003eee:	f7fe fbc5 	bl	800267c <HAL_GetTick>
 8003ef2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ef6:	e00a      	b.n	8003f0e <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003ef8:	f7fe fbc0 	bl	800267c <HAL_GetTick>
 8003efc:	4602      	mov	r2, r0
 8003efe:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003f02:	1ad3      	subs	r3, r2, r3
 8003f04:	2b02      	cmp	r3, #2
 8003f06:	d902      	bls.n	8003f0e <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8003f08:	2303      	movs	r3, #3
 8003f0a:	f000 bc55 	b.w	80047b8 <HAL_RCC_OscConfig+0x106c>
 8003f0e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003f12:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8003f16:	2202      	movs	r2, #2
 8003f18:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f1a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003f1e:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	fa93 f2a3 	rbit	r2, r3
 8003f28:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003f2c:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8003f30:	601a      	str	r2, [r3, #0]
 8003f32:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003f36:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8003f3a:	2202      	movs	r2, #2
 8003f3c:	601a      	str	r2, [r3, #0]
 8003f3e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003f42:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	fa93 f2a3 	rbit	r2, r3
 8003f4c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003f50:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8003f54:	601a      	str	r2, [r3, #0]
 8003f56:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003f5a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8003f5e:	2202      	movs	r2, #2
 8003f60:	601a      	str	r2, [r3, #0]
 8003f62:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003f66:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	fa93 f2a3 	rbit	r2, r3
 8003f70:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003f74:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8003f78:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f7a:	4b41      	ldr	r3, [pc, #260]	; (8004080 <HAL_RCC_OscConfig+0x934>)
 8003f7c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003f7e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003f82:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8003f86:	2102      	movs	r1, #2
 8003f88:	6019      	str	r1, [r3, #0]
 8003f8a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003f8e:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	fa93 f1a3 	rbit	r1, r3
 8003f98:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003f9c:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8003fa0:	6019      	str	r1, [r3, #0]
  return result;
 8003fa2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003fa6:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	fab3 f383 	clz	r3, r3
 8003fb0:	b2db      	uxtb	r3, r3
 8003fb2:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8003fb6:	b2db      	uxtb	r3, r3
 8003fb8:	f003 031f 	and.w	r3, r3, #31
 8003fbc:	2101      	movs	r1, #1
 8003fbe:	fa01 f303 	lsl.w	r3, r1, r3
 8003fc2:	4013      	ands	r3, r2
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d197      	bne.n	8003ef8 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003fc8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003fcc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f003 0304 	and.w	r3, r3, #4
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	f000 81a1 	beq.w	8004320 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003fde:	2300      	movs	r3, #0
 8003fe0:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003fe4:	4b26      	ldr	r3, [pc, #152]	; (8004080 <HAL_RCC_OscConfig+0x934>)
 8003fe6:	69db      	ldr	r3, [r3, #28]
 8003fe8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d116      	bne.n	800401e <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ff0:	4b23      	ldr	r3, [pc, #140]	; (8004080 <HAL_RCC_OscConfig+0x934>)
 8003ff2:	69db      	ldr	r3, [r3, #28]
 8003ff4:	4a22      	ldr	r2, [pc, #136]	; (8004080 <HAL_RCC_OscConfig+0x934>)
 8003ff6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ffa:	61d3      	str	r3, [r2, #28]
 8003ffc:	4b20      	ldr	r3, [pc, #128]	; (8004080 <HAL_RCC_OscConfig+0x934>)
 8003ffe:	69db      	ldr	r3, [r3, #28]
 8004000:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8004004:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004008:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 800400c:	601a      	str	r2, [r3, #0]
 800400e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004012:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8004016:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8004018:	2301      	movs	r3, #1
 800401a:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800401e:	4b1a      	ldr	r3, [pc, #104]	; (8004088 <HAL_RCC_OscConfig+0x93c>)
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004026:	2b00      	cmp	r3, #0
 8004028:	d11a      	bne.n	8004060 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800402a:	4b17      	ldr	r3, [pc, #92]	; (8004088 <HAL_RCC_OscConfig+0x93c>)
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	4a16      	ldr	r2, [pc, #88]	; (8004088 <HAL_RCC_OscConfig+0x93c>)
 8004030:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004034:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004036:	f7fe fb21 	bl	800267c <HAL_GetTick>
 800403a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800403e:	e009      	b.n	8004054 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004040:	f7fe fb1c 	bl	800267c <HAL_GetTick>
 8004044:	4602      	mov	r2, r0
 8004046:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800404a:	1ad3      	subs	r3, r2, r3
 800404c:	2b64      	cmp	r3, #100	; 0x64
 800404e:	d901      	bls.n	8004054 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8004050:	2303      	movs	r3, #3
 8004052:	e3b1      	b.n	80047b8 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004054:	4b0c      	ldr	r3, [pc, #48]	; (8004088 <HAL_RCC_OscConfig+0x93c>)
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800405c:	2b00      	cmp	r3, #0
 800405e:	d0ef      	beq.n	8004040 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004060:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004064:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	68db      	ldr	r3, [r3, #12]
 800406c:	2b01      	cmp	r3, #1
 800406e:	d10d      	bne.n	800408c <HAL_RCC_OscConfig+0x940>
 8004070:	4b03      	ldr	r3, [pc, #12]	; (8004080 <HAL_RCC_OscConfig+0x934>)
 8004072:	6a1b      	ldr	r3, [r3, #32]
 8004074:	4a02      	ldr	r2, [pc, #8]	; (8004080 <HAL_RCC_OscConfig+0x934>)
 8004076:	f043 0301 	orr.w	r3, r3, #1
 800407a:	6213      	str	r3, [r2, #32]
 800407c:	e03c      	b.n	80040f8 <HAL_RCC_OscConfig+0x9ac>
 800407e:	bf00      	nop
 8004080:	40021000 	.word	0x40021000
 8004084:	10908120 	.word	0x10908120
 8004088:	40007000 	.word	0x40007000
 800408c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004090:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	68db      	ldr	r3, [r3, #12]
 8004098:	2b00      	cmp	r3, #0
 800409a:	d10c      	bne.n	80040b6 <HAL_RCC_OscConfig+0x96a>
 800409c:	4bc1      	ldr	r3, [pc, #772]	; (80043a4 <HAL_RCC_OscConfig+0xc58>)
 800409e:	6a1b      	ldr	r3, [r3, #32]
 80040a0:	4ac0      	ldr	r2, [pc, #768]	; (80043a4 <HAL_RCC_OscConfig+0xc58>)
 80040a2:	f023 0301 	bic.w	r3, r3, #1
 80040a6:	6213      	str	r3, [r2, #32]
 80040a8:	4bbe      	ldr	r3, [pc, #760]	; (80043a4 <HAL_RCC_OscConfig+0xc58>)
 80040aa:	6a1b      	ldr	r3, [r3, #32]
 80040ac:	4abd      	ldr	r2, [pc, #756]	; (80043a4 <HAL_RCC_OscConfig+0xc58>)
 80040ae:	f023 0304 	bic.w	r3, r3, #4
 80040b2:	6213      	str	r3, [r2, #32]
 80040b4:	e020      	b.n	80040f8 <HAL_RCC_OscConfig+0x9ac>
 80040b6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80040ba:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	68db      	ldr	r3, [r3, #12]
 80040c2:	2b05      	cmp	r3, #5
 80040c4:	d10c      	bne.n	80040e0 <HAL_RCC_OscConfig+0x994>
 80040c6:	4bb7      	ldr	r3, [pc, #732]	; (80043a4 <HAL_RCC_OscConfig+0xc58>)
 80040c8:	6a1b      	ldr	r3, [r3, #32]
 80040ca:	4ab6      	ldr	r2, [pc, #728]	; (80043a4 <HAL_RCC_OscConfig+0xc58>)
 80040cc:	f043 0304 	orr.w	r3, r3, #4
 80040d0:	6213      	str	r3, [r2, #32]
 80040d2:	4bb4      	ldr	r3, [pc, #720]	; (80043a4 <HAL_RCC_OscConfig+0xc58>)
 80040d4:	6a1b      	ldr	r3, [r3, #32]
 80040d6:	4ab3      	ldr	r2, [pc, #716]	; (80043a4 <HAL_RCC_OscConfig+0xc58>)
 80040d8:	f043 0301 	orr.w	r3, r3, #1
 80040dc:	6213      	str	r3, [r2, #32]
 80040de:	e00b      	b.n	80040f8 <HAL_RCC_OscConfig+0x9ac>
 80040e0:	4bb0      	ldr	r3, [pc, #704]	; (80043a4 <HAL_RCC_OscConfig+0xc58>)
 80040e2:	6a1b      	ldr	r3, [r3, #32]
 80040e4:	4aaf      	ldr	r2, [pc, #700]	; (80043a4 <HAL_RCC_OscConfig+0xc58>)
 80040e6:	f023 0301 	bic.w	r3, r3, #1
 80040ea:	6213      	str	r3, [r2, #32]
 80040ec:	4bad      	ldr	r3, [pc, #692]	; (80043a4 <HAL_RCC_OscConfig+0xc58>)
 80040ee:	6a1b      	ldr	r3, [r3, #32]
 80040f0:	4aac      	ldr	r2, [pc, #688]	; (80043a4 <HAL_RCC_OscConfig+0xc58>)
 80040f2:	f023 0304 	bic.w	r3, r3, #4
 80040f6:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80040f8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80040fc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	68db      	ldr	r3, [r3, #12]
 8004104:	2b00      	cmp	r3, #0
 8004106:	f000 8081 	beq.w	800420c <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800410a:	f7fe fab7 	bl	800267c <HAL_GetTick>
 800410e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004112:	e00b      	b.n	800412c <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004114:	f7fe fab2 	bl	800267c <HAL_GetTick>
 8004118:	4602      	mov	r2, r0
 800411a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800411e:	1ad3      	subs	r3, r2, r3
 8004120:	f241 3288 	movw	r2, #5000	; 0x1388
 8004124:	4293      	cmp	r3, r2
 8004126:	d901      	bls.n	800412c <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8004128:	2303      	movs	r3, #3
 800412a:	e345      	b.n	80047b8 <HAL_RCC_OscConfig+0x106c>
 800412c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004130:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8004134:	2202      	movs	r2, #2
 8004136:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004138:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800413c:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	fa93 f2a3 	rbit	r2, r3
 8004146:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800414a:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 800414e:	601a      	str	r2, [r3, #0]
 8004150:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004154:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8004158:	2202      	movs	r2, #2
 800415a:	601a      	str	r2, [r3, #0]
 800415c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004160:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	fa93 f2a3 	rbit	r2, r3
 800416a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800416e:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8004172:	601a      	str	r2, [r3, #0]
  return result;
 8004174:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004178:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 800417c:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800417e:	fab3 f383 	clz	r3, r3
 8004182:	b2db      	uxtb	r3, r3
 8004184:	095b      	lsrs	r3, r3, #5
 8004186:	b2db      	uxtb	r3, r3
 8004188:	f043 0302 	orr.w	r3, r3, #2
 800418c:	b2db      	uxtb	r3, r3
 800418e:	2b02      	cmp	r3, #2
 8004190:	d102      	bne.n	8004198 <HAL_RCC_OscConfig+0xa4c>
 8004192:	4b84      	ldr	r3, [pc, #528]	; (80043a4 <HAL_RCC_OscConfig+0xc58>)
 8004194:	6a1b      	ldr	r3, [r3, #32]
 8004196:	e013      	b.n	80041c0 <HAL_RCC_OscConfig+0xa74>
 8004198:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800419c:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80041a0:	2202      	movs	r2, #2
 80041a2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041a4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80041a8:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	fa93 f2a3 	rbit	r2, r3
 80041b2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80041b6:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 80041ba:	601a      	str	r2, [r3, #0]
 80041bc:	4b79      	ldr	r3, [pc, #484]	; (80043a4 <HAL_RCC_OscConfig+0xc58>)
 80041be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041c0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80041c4:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 80041c8:	2102      	movs	r1, #2
 80041ca:	6011      	str	r1, [r2, #0]
 80041cc:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80041d0:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 80041d4:	6812      	ldr	r2, [r2, #0]
 80041d6:	fa92 f1a2 	rbit	r1, r2
 80041da:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80041de:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80041e2:	6011      	str	r1, [r2, #0]
  return result;
 80041e4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80041e8:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80041ec:	6812      	ldr	r2, [r2, #0]
 80041ee:	fab2 f282 	clz	r2, r2
 80041f2:	b2d2      	uxtb	r2, r2
 80041f4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80041f8:	b2d2      	uxtb	r2, r2
 80041fa:	f002 021f 	and.w	r2, r2, #31
 80041fe:	2101      	movs	r1, #1
 8004200:	fa01 f202 	lsl.w	r2, r1, r2
 8004204:	4013      	ands	r3, r2
 8004206:	2b00      	cmp	r3, #0
 8004208:	d084      	beq.n	8004114 <HAL_RCC_OscConfig+0x9c8>
 800420a:	e07f      	b.n	800430c <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800420c:	f7fe fa36 	bl	800267c <HAL_GetTick>
 8004210:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004214:	e00b      	b.n	800422e <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004216:	f7fe fa31 	bl	800267c <HAL_GetTick>
 800421a:	4602      	mov	r2, r0
 800421c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004220:	1ad3      	subs	r3, r2, r3
 8004222:	f241 3288 	movw	r2, #5000	; 0x1388
 8004226:	4293      	cmp	r3, r2
 8004228:	d901      	bls.n	800422e <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 800422a:	2303      	movs	r3, #3
 800422c:	e2c4      	b.n	80047b8 <HAL_RCC_OscConfig+0x106c>
 800422e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004232:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8004236:	2202      	movs	r2, #2
 8004238:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800423a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800423e:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	fa93 f2a3 	rbit	r2, r3
 8004248:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800424c:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8004250:	601a      	str	r2, [r3, #0]
 8004252:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004256:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 800425a:	2202      	movs	r2, #2
 800425c:	601a      	str	r2, [r3, #0]
 800425e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004262:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	fa93 f2a3 	rbit	r2, r3
 800426c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004270:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8004274:	601a      	str	r2, [r3, #0]
  return result;
 8004276:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800427a:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 800427e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004280:	fab3 f383 	clz	r3, r3
 8004284:	b2db      	uxtb	r3, r3
 8004286:	095b      	lsrs	r3, r3, #5
 8004288:	b2db      	uxtb	r3, r3
 800428a:	f043 0302 	orr.w	r3, r3, #2
 800428e:	b2db      	uxtb	r3, r3
 8004290:	2b02      	cmp	r3, #2
 8004292:	d102      	bne.n	800429a <HAL_RCC_OscConfig+0xb4e>
 8004294:	4b43      	ldr	r3, [pc, #268]	; (80043a4 <HAL_RCC_OscConfig+0xc58>)
 8004296:	6a1b      	ldr	r3, [r3, #32]
 8004298:	e013      	b.n	80042c2 <HAL_RCC_OscConfig+0xb76>
 800429a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800429e:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 80042a2:	2202      	movs	r2, #2
 80042a4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042a6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80042aa:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	fa93 f2a3 	rbit	r2, r3
 80042b4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80042b8:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 80042bc:	601a      	str	r2, [r3, #0]
 80042be:	4b39      	ldr	r3, [pc, #228]	; (80043a4 <HAL_RCC_OscConfig+0xc58>)
 80042c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042c2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80042c6:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 80042ca:	2102      	movs	r1, #2
 80042cc:	6011      	str	r1, [r2, #0]
 80042ce:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80042d2:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 80042d6:	6812      	ldr	r2, [r2, #0]
 80042d8:	fa92 f1a2 	rbit	r1, r2
 80042dc:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80042e0:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80042e4:	6011      	str	r1, [r2, #0]
  return result;
 80042e6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80042ea:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80042ee:	6812      	ldr	r2, [r2, #0]
 80042f0:	fab2 f282 	clz	r2, r2
 80042f4:	b2d2      	uxtb	r2, r2
 80042f6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80042fa:	b2d2      	uxtb	r2, r2
 80042fc:	f002 021f 	and.w	r2, r2, #31
 8004300:	2101      	movs	r1, #1
 8004302:	fa01 f202 	lsl.w	r2, r1, r2
 8004306:	4013      	ands	r3, r2
 8004308:	2b00      	cmp	r3, #0
 800430a:	d184      	bne.n	8004216 <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800430c:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8004310:	2b01      	cmp	r3, #1
 8004312:	d105      	bne.n	8004320 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004314:	4b23      	ldr	r3, [pc, #140]	; (80043a4 <HAL_RCC_OscConfig+0xc58>)
 8004316:	69db      	ldr	r3, [r3, #28]
 8004318:	4a22      	ldr	r2, [pc, #136]	; (80043a4 <HAL_RCC_OscConfig+0xc58>)
 800431a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800431e:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004320:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004324:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	69db      	ldr	r3, [r3, #28]
 800432c:	2b00      	cmp	r3, #0
 800432e:	f000 8242 	beq.w	80047b6 <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004332:	4b1c      	ldr	r3, [pc, #112]	; (80043a4 <HAL_RCC_OscConfig+0xc58>)
 8004334:	685b      	ldr	r3, [r3, #4]
 8004336:	f003 030c 	and.w	r3, r3, #12
 800433a:	2b08      	cmp	r3, #8
 800433c:	f000 8213 	beq.w	8004766 <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004340:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004344:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	69db      	ldr	r3, [r3, #28]
 800434c:	2b02      	cmp	r3, #2
 800434e:	f040 8162 	bne.w	8004616 <HAL_RCC_OscConfig+0xeca>
 8004352:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004356:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 800435a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800435e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004360:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004364:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	fa93 f2a3 	rbit	r2, r3
 800436e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004372:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8004376:	601a      	str	r2, [r3, #0]
  return result;
 8004378:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800437c:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8004380:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004382:	fab3 f383 	clz	r3, r3
 8004386:	b2db      	uxtb	r3, r3
 8004388:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800438c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004390:	009b      	lsls	r3, r3, #2
 8004392:	461a      	mov	r2, r3
 8004394:	2300      	movs	r3, #0
 8004396:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004398:	f7fe f970 	bl	800267c <HAL_GetTick>
 800439c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80043a0:	e00c      	b.n	80043bc <HAL_RCC_OscConfig+0xc70>
 80043a2:	bf00      	nop
 80043a4:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80043a8:	f7fe f968 	bl	800267c <HAL_GetTick>
 80043ac:	4602      	mov	r2, r0
 80043ae:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80043b2:	1ad3      	subs	r3, r2, r3
 80043b4:	2b02      	cmp	r3, #2
 80043b6:	d901      	bls.n	80043bc <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 80043b8:	2303      	movs	r3, #3
 80043ba:	e1fd      	b.n	80047b8 <HAL_RCC_OscConfig+0x106c>
 80043bc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80043c0:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80043c4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80043c8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043ca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80043ce:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	fa93 f2a3 	rbit	r2, r3
 80043d8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80043dc:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80043e0:	601a      	str	r2, [r3, #0]
  return result;
 80043e2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80043e6:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80043ea:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80043ec:	fab3 f383 	clz	r3, r3
 80043f0:	b2db      	uxtb	r3, r3
 80043f2:	095b      	lsrs	r3, r3, #5
 80043f4:	b2db      	uxtb	r3, r3
 80043f6:	f043 0301 	orr.w	r3, r3, #1
 80043fa:	b2db      	uxtb	r3, r3
 80043fc:	2b01      	cmp	r3, #1
 80043fe:	d102      	bne.n	8004406 <HAL_RCC_OscConfig+0xcba>
 8004400:	4bb0      	ldr	r3, [pc, #704]	; (80046c4 <HAL_RCC_OscConfig+0xf78>)
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	e027      	b.n	8004456 <HAL_RCC_OscConfig+0xd0a>
 8004406:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800440a:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 800440e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004412:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004414:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004418:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	fa93 f2a3 	rbit	r2, r3
 8004422:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004426:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 800442a:	601a      	str	r2, [r3, #0]
 800442c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004430:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8004434:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004438:	601a      	str	r2, [r3, #0]
 800443a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800443e:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	fa93 f2a3 	rbit	r2, r3
 8004448:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800444c:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8004450:	601a      	str	r2, [r3, #0]
 8004452:	4b9c      	ldr	r3, [pc, #624]	; (80046c4 <HAL_RCC_OscConfig+0xf78>)
 8004454:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004456:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800445a:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 800445e:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8004462:	6011      	str	r1, [r2, #0]
 8004464:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004468:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 800446c:	6812      	ldr	r2, [r2, #0]
 800446e:	fa92 f1a2 	rbit	r1, r2
 8004472:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004476:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 800447a:	6011      	str	r1, [r2, #0]
  return result;
 800447c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004480:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8004484:	6812      	ldr	r2, [r2, #0]
 8004486:	fab2 f282 	clz	r2, r2
 800448a:	b2d2      	uxtb	r2, r2
 800448c:	f042 0220 	orr.w	r2, r2, #32
 8004490:	b2d2      	uxtb	r2, r2
 8004492:	f002 021f 	and.w	r2, r2, #31
 8004496:	2101      	movs	r1, #1
 8004498:	fa01 f202 	lsl.w	r2, r1, r2
 800449c:	4013      	ands	r3, r2
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d182      	bne.n	80043a8 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80044a2:	4b88      	ldr	r3, [pc, #544]	; (80046c4 <HAL_RCC_OscConfig+0xf78>)
 80044a4:	685b      	ldr	r3, [r3, #4]
 80044a6:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80044aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80044ae:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80044b6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80044ba:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	6a1b      	ldr	r3, [r3, #32]
 80044c2:	430b      	orrs	r3, r1
 80044c4:	497f      	ldr	r1, [pc, #508]	; (80046c4 <HAL_RCC_OscConfig+0xf78>)
 80044c6:	4313      	orrs	r3, r2
 80044c8:	604b      	str	r3, [r1, #4]
 80044ca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80044ce:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 80044d2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80044d6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044d8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80044dc:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	fa93 f2a3 	rbit	r2, r3
 80044e6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80044ea:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80044ee:	601a      	str	r2, [r3, #0]
  return result;
 80044f0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80044f4:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80044f8:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80044fa:	fab3 f383 	clz	r3, r3
 80044fe:	b2db      	uxtb	r3, r3
 8004500:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004504:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004508:	009b      	lsls	r3, r3, #2
 800450a:	461a      	mov	r2, r3
 800450c:	2301      	movs	r3, #1
 800450e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004510:	f7fe f8b4 	bl	800267c <HAL_GetTick>
 8004514:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004518:	e009      	b.n	800452e <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800451a:	f7fe f8af 	bl	800267c <HAL_GetTick>
 800451e:	4602      	mov	r2, r0
 8004520:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004524:	1ad3      	subs	r3, r2, r3
 8004526:	2b02      	cmp	r3, #2
 8004528:	d901      	bls.n	800452e <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 800452a:	2303      	movs	r3, #3
 800452c:	e144      	b.n	80047b8 <HAL_RCC_OscConfig+0x106c>
 800452e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004532:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8004536:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800453a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800453c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004540:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	fa93 f2a3 	rbit	r2, r3
 800454a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800454e:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8004552:	601a      	str	r2, [r3, #0]
  return result;
 8004554:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004558:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 800455c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800455e:	fab3 f383 	clz	r3, r3
 8004562:	b2db      	uxtb	r3, r3
 8004564:	095b      	lsrs	r3, r3, #5
 8004566:	b2db      	uxtb	r3, r3
 8004568:	f043 0301 	orr.w	r3, r3, #1
 800456c:	b2db      	uxtb	r3, r3
 800456e:	2b01      	cmp	r3, #1
 8004570:	d102      	bne.n	8004578 <HAL_RCC_OscConfig+0xe2c>
 8004572:	4b54      	ldr	r3, [pc, #336]	; (80046c4 <HAL_RCC_OscConfig+0xf78>)
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	e027      	b.n	80045c8 <HAL_RCC_OscConfig+0xe7c>
 8004578:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800457c:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8004580:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004584:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004586:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800458a:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	fa93 f2a3 	rbit	r2, r3
 8004594:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004598:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 800459c:	601a      	str	r2, [r3, #0]
 800459e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80045a2:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 80045a6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80045aa:	601a      	str	r2, [r3, #0]
 80045ac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80045b0:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	fa93 f2a3 	rbit	r2, r3
 80045ba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80045be:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 80045c2:	601a      	str	r2, [r3, #0]
 80045c4:	4b3f      	ldr	r3, [pc, #252]	; (80046c4 <HAL_RCC_OscConfig+0xf78>)
 80045c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045c8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80045cc:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 80045d0:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80045d4:	6011      	str	r1, [r2, #0]
 80045d6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80045da:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 80045de:	6812      	ldr	r2, [r2, #0]
 80045e0:	fa92 f1a2 	rbit	r1, r2
 80045e4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80045e8:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 80045ec:	6011      	str	r1, [r2, #0]
  return result;
 80045ee:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80045f2:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 80045f6:	6812      	ldr	r2, [r2, #0]
 80045f8:	fab2 f282 	clz	r2, r2
 80045fc:	b2d2      	uxtb	r2, r2
 80045fe:	f042 0220 	orr.w	r2, r2, #32
 8004602:	b2d2      	uxtb	r2, r2
 8004604:	f002 021f 	and.w	r2, r2, #31
 8004608:	2101      	movs	r1, #1
 800460a:	fa01 f202 	lsl.w	r2, r1, r2
 800460e:	4013      	ands	r3, r2
 8004610:	2b00      	cmp	r3, #0
 8004612:	d082      	beq.n	800451a <HAL_RCC_OscConfig+0xdce>
 8004614:	e0cf      	b.n	80047b6 <HAL_RCC_OscConfig+0x106a>
 8004616:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800461a:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 800461e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004622:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004624:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004628:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	fa93 f2a3 	rbit	r2, r3
 8004632:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004636:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 800463a:	601a      	str	r2, [r3, #0]
  return result;
 800463c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004640:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8004644:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004646:	fab3 f383 	clz	r3, r3
 800464a:	b2db      	uxtb	r3, r3
 800464c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004650:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004654:	009b      	lsls	r3, r3, #2
 8004656:	461a      	mov	r2, r3
 8004658:	2300      	movs	r3, #0
 800465a:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800465c:	f7fe f80e 	bl	800267c <HAL_GetTick>
 8004660:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004664:	e009      	b.n	800467a <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004666:	f7fe f809 	bl	800267c <HAL_GetTick>
 800466a:	4602      	mov	r2, r0
 800466c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004670:	1ad3      	subs	r3, r2, r3
 8004672:	2b02      	cmp	r3, #2
 8004674:	d901      	bls.n	800467a <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8004676:	2303      	movs	r3, #3
 8004678:	e09e      	b.n	80047b8 <HAL_RCC_OscConfig+0x106c>
 800467a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800467e:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8004682:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004686:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004688:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800468c:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	fa93 f2a3 	rbit	r2, r3
 8004696:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800469a:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 800469e:	601a      	str	r2, [r3, #0]
  return result;
 80046a0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80046a4:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 80046a8:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80046aa:	fab3 f383 	clz	r3, r3
 80046ae:	b2db      	uxtb	r3, r3
 80046b0:	095b      	lsrs	r3, r3, #5
 80046b2:	b2db      	uxtb	r3, r3
 80046b4:	f043 0301 	orr.w	r3, r3, #1
 80046b8:	b2db      	uxtb	r3, r3
 80046ba:	2b01      	cmp	r3, #1
 80046bc:	d104      	bne.n	80046c8 <HAL_RCC_OscConfig+0xf7c>
 80046be:	4b01      	ldr	r3, [pc, #4]	; (80046c4 <HAL_RCC_OscConfig+0xf78>)
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	e029      	b.n	8004718 <HAL_RCC_OscConfig+0xfcc>
 80046c4:	40021000 	.word	0x40021000
 80046c8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80046cc:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 80046d0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80046d4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046d6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80046da:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	fa93 f2a3 	rbit	r2, r3
 80046e4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80046e8:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 80046ec:	601a      	str	r2, [r3, #0]
 80046ee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80046f2:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 80046f6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80046fa:	601a      	str	r2, [r3, #0]
 80046fc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004700:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	fa93 f2a3 	rbit	r2, r3
 800470a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800470e:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8004712:	601a      	str	r2, [r3, #0]
 8004714:	4b2b      	ldr	r3, [pc, #172]	; (80047c4 <HAL_RCC_OscConfig+0x1078>)
 8004716:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004718:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800471c:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8004720:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8004724:	6011      	str	r1, [r2, #0]
 8004726:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800472a:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 800472e:	6812      	ldr	r2, [r2, #0]
 8004730:	fa92 f1a2 	rbit	r1, r2
 8004734:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004738:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 800473c:	6011      	str	r1, [r2, #0]
  return result;
 800473e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004742:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8004746:	6812      	ldr	r2, [r2, #0]
 8004748:	fab2 f282 	clz	r2, r2
 800474c:	b2d2      	uxtb	r2, r2
 800474e:	f042 0220 	orr.w	r2, r2, #32
 8004752:	b2d2      	uxtb	r2, r2
 8004754:	f002 021f 	and.w	r2, r2, #31
 8004758:	2101      	movs	r1, #1
 800475a:	fa01 f202 	lsl.w	r2, r1, r2
 800475e:	4013      	ands	r3, r2
 8004760:	2b00      	cmp	r3, #0
 8004762:	d180      	bne.n	8004666 <HAL_RCC_OscConfig+0xf1a>
 8004764:	e027      	b.n	80047b6 <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004766:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800476a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	69db      	ldr	r3, [r3, #28]
 8004772:	2b01      	cmp	r3, #1
 8004774:	d101      	bne.n	800477a <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8004776:	2301      	movs	r3, #1
 8004778:	e01e      	b.n	80047b8 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800477a:	4b12      	ldr	r3, [pc, #72]	; (80047c4 <HAL_RCC_OscConfig+0x1078>)
 800477c:	685b      	ldr	r3, [r3, #4]
 800477e:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8004782:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8004786:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800478a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800478e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	6a1b      	ldr	r3, [r3, #32]
 8004796:	429a      	cmp	r2, r3
 8004798:	d10b      	bne.n	80047b2 <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 800479a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800479e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80047a2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80047a6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80047ae:	429a      	cmp	r2, r3
 80047b0:	d001      	beq.n	80047b6 <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 80047b2:	2301      	movs	r3, #1
 80047b4:	e000      	b.n	80047b8 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 80047b6:	2300      	movs	r3, #0
}
 80047b8:	4618      	mov	r0, r3
 80047ba:	f507 7700 	add.w	r7, r7, #512	; 0x200
 80047be:	46bd      	mov	sp, r7
 80047c0:	bd80      	pop	{r7, pc}
 80047c2:	bf00      	nop
 80047c4:	40021000 	.word	0x40021000

080047c8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80047c8:	b580      	push	{r7, lr}
 80047ca:	b09e      	sub	sp, #120	; 0x78
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	6078      	str	r0, [r7, #4]
 80047d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80047d2:	2300      	movs	r3, #0
 80047d4:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d101      	bne.n	80047e0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80047dc:	2301      	movs	r3, #1
 80047de:	e162      	b.n	8004aa6 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80047e0:	4b90      	ldr	r3, [pc, #576]	; (8004a24 <HAL_RCC_ClockConfig+0x25c>)
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	f003 0307 	and.w	r3, r3, #7
 80047e8:	683a      	ldr	r2, [r7, #0]
 80047ea:	429a      	cmp	r2, r3
 80047ec:	d910      	bls.n	8004810 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80047ee:	4b8d      	ldr	r3, [pc, #564]	; (8004a24 <HAL_RCC_ClockConfig+0x25c>)
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f023 0207 	bic.w	r2, r3, #7
 80047f6:	498b      	ldr	r1, [pc, #556]	; (8004a24 <HAL_RCC_ClockConfig+0x25c>)
 80047f8:	683b      	ldr	r3, [r7, #0]
 80047fa:	4313      	orrs	r3, r2
 80047fc:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80047fe:	4b89      	ldr	r3, [pc, #548]	; (8004a24 <HAL_RCC_ClockConfig+0x25c>)
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f003 0307 	and.w	r3, r3, #7
 8004806:	683a      	ldr	r2, [r7, #0]
 8004808:	429a      	cmp	r2, r3
 800480a:	d001      	beq.n	8004810 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800480c:	2301      	movs	r3, #1
 800480e:	e14a      	b.n	8004aa6 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f003 0302 	and.w	r3, r3, #2
 8004818:	2b00      	cmp	r3, #0
 800481a:	d008      	beq.n	800482e <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800481c:	4b82      	ldr	r3, [pc, #520]	; (8004a28 <HAL_RCC_ClockConfig+0x260>)
 800481e:	685b      	ldr	r3, [r3, #4]
 8004820:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	689b      	ldr	r3, [r3, #8]
 8004828:	497f      	ldr	r1, [pc, #508]	; (8004a28 <HAL_RCC_ClockConfig+0x260>)
 800482a:	4313      	orrs	r3, r2
 800482c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	f003 0301 	and.w	r3, r3, #1
 8004836:	2b00      	cmp	r3, #0
 8004838:	f000 80dc 	beq.w	80049f4 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	685b      	ldr	r3, [r3, #4]
 8004840:	2b01      	cmp	r3, #1
 8004842:	d13c      	bne.n	80048be <HAL_RCC_ClockConfig+0xf6>
 8004844:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004848:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800484a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800484c:	fa93 f3a3 	rbit	r3, r3
 8004850:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8004852:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004854:	fab3 f383 	clz	r3, r3
 8004858:	b2db      	uxtb	r3, r3
 800485a:	095b      	lsrs	r3, r3, #5
 800485c:	b2db      	uxtb	r3, r3
 800485e:	f043 0301 	orr.w	r3, r3, #1
 8004862:	b2db      	uxtb	r3, r3
 8004864:	2b01      	cmp	r3, #1
 8004866:	d102      	bne.n	800486e <HAL_RCC_ClockConfig+0xa6>
 8004868:	4b6f      	ldr	r3, [pc, #444]	; (8004a28 <HAL_RCC_ClockConfig+0x260>)
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	e00f      	b.n	800488e <HAL_RCC_ClockConfig+0xc6>
 800486e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004872:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004874:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004876:	fa93 f3a3 	rbit	r3, r3
 800487a:	667b      	str	r3, [r7, #100]	; 0x64
 800487c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004880:	663b      	str	r3, [r7, #96]	; 0x60
 8004882:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004884:	fa93 f3a3 	rbit	r3, r3
 8004888:	65fb      	str	r3, [r7, #92]	; 0x5c
 800488a:	4b67      	ldr	r3, [pc, #412]	; (8004a28 <HAL_RCC_ClockConfig+0x260>)
 800488c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800488e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004892:	65ba      	str	r2, [r7, #88]	; 0x58
 8004894:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004896:	fa92 f2a2 	rbit	r2, r2
 800489a:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 800489c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800489e:	fab2 f282 	clz	r2, r2
 80048a2:	b2d2      	uxtb	r2, r2
 80048a4:	f042 0220 	orr.w	r2, r2, #32
 80048a8:	b2d2      	uxtb	r2, r2
 80048aa:	f002 021f 	and.w	r2, r2, #31
 80048ae:	2101      	movs	r1, #1
 80048b0:	fa01 f202 	lsl.w	r2, r1, r2
 80048b4:	4013      	ands	r3, r2
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d17b      	bne.n	80049b2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80048ba:	2301      	movs	r3, #1
 80048bc:	e0f3      	b.n	8004aa6 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	685b      	ldr	r3, [r3, #4]
 80048c2:	2b02      	cmp	r3, #2
 80048c4:	d13c      	bne.n	8004940 <HAL_RCC_ClockConfig+0x178>
 80048c6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80048ca:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048cc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80048ce:	fa93 f3a3 	rbit	r3, r3
 80048d2:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80048d4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80048d6:	fab3 f383 	clz	r3, r3
 80048da:	b2db      	uxtb	r3, r3
 80048dc:	095b      	lsrs	r3, r3, #5
 80048de:	b2db      	uxtb	r3, r3
 80048e0:	f043 0301 	orr.w	r3, r3, #1
 80048e4:	b2db      	uxtb	r3, r3
 80048e6:	2b01      	cmp	r3, #1
 80048e8:	d102      	bne.n	80048f0 <HAL_RCC_ClockConfig+0x128>
 80048ea:	4b4f      	ldr	r3, [pc, #316]	; (8004a28 <HAL_RCC_ClockConfig+0x260>)
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	e00f      	b.n	8004910 <HAL_RCC_ClockConfig+0x148>
 80048f0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80048f4:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048f6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80048f8:	fa93 f3a3 	rbit	r3, r3
 80048fc:	647b      	str	r3, [r7, #68]	; 0x44
 80048fe:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004902:	643b      	str	r3, [r7, #64]	; 0x40
 8004904:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004906:	fa93 f3a3 	rbit	r3, r3
 800490a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800490c:	4b46      	ldr	r3, [pc, #280]	; (8004a28 <HAL_RCC_ClockConfig+0x260>)
 800490e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004910:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004914:	63ba      	str	r2, [r7, #56]	; 0x38
 8004916:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004918:	fa92 f2a2 	rbit	r2, r2
 800491c:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 800491e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004920:	fab2 f282 	clz	r2, r2
 8004924:	b2d2      	uxtb	r2, r2
 8004926:	f042 0220 	orr.w	r2, r2, #32
 800492a:	b2d2      	uxtb	r2, r2
 800492c:	f002 021f 	and.w	r2, r2, #31
 8004930:	2101      	movs	r1, #1
 8004932:	fa01 f202 	lsl.w	r2, r1, r2
 8004936:	4013      	ands	r3, r2
 8004938:	2b00      	cmp	r3, #0
 800493a:	d13a      	bne.n	80049b2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800493c:	2301      	movs	r3, #1
 800493e:	e0b2      	b.n	8004aa6 <HAL_RCC_ClockConfig+0x2de>
 8004940:	2302      	movs	r3, #2
 8004942:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004944:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004946:	fa93 f3a3 	rbit	r3, r3
 800494a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800494c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800494e:	fab3 f383 	clz	r3, r3
 8004952:	b2db      	uxtb	r3, r3
 8004954:	095b      	lsrs	r3, r3, #5
 8004956:	b2db      	uxtb	r3, r3
 8004958:	f043 0301 	orr.w	r3, r3, #1
 800495c:	b2db      	uxtb	r3, r3
 800495e:	2b01      	cmp	r3, #1
 8004960:	d102      	bne.n	8004968 <HAL_RCC_ClockConfig+0x1a0>
 8004962:	4b31      	ldr	r3, [pc, #196]	; (8004a28 <HAL_RCC_ClockConfig+0x260>)
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	e00d      	b.n	8004984 <HAL_RCC_ClockConfig+0x1bc>
 8004968:	2302      	movs	r3, #2
 800496a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800496c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800496e:	fa93 f3a3 	rbit	r3, r3
 8004972:	627b      	str	r3, [r7, #36]	; 0x24
 8004974:	2302      	movs	r3, #2
 8004976:	623b      	str	r3, [r7, #32]
 8004978:	6a3b      	ldr	r3, [r7, #32]
 800497a:	fa93 f3a3 	rbit	r3, r3
 800497e:	61fb      	str	r3, [r7, #28]
 8004980:	4b29      	ldr	r3, [pc, #164]	; (8004a28 <HAL_RCC_ClockConfig+0x260>)
 8004982:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004984:	2202      	movs	r2, #2
 8004986:	61ba      	str	r2, [r7, #24]
 8004988:	69ba      	ldr	r2, [r7, #24]
 800498a:	fa92 f2a2 	rbit	r2, r2
 800498e:	617a      	str	r2, [r7, #20]
  return result;
 8004990:	697a      	ldr	r2, [r7, #20]
 8004992:	fab2 f282 	clz	r2, r2
 8004996:	b2d2      	uxtb	r2, r2
 8004998:	f042 0220 	orr.w	r2, r2, #32
 800499c:	b2d2      	uxtb	r2, r2
 800499e:	f002 021f 	and.w	r2, r2, #31
 80049a2:	2101      	movs	r1, #1
 80049a4:	fa01 f202 	lsl.w	r2, r1, r2
 80049a8:	4013      	ands	r3, r2
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d101      	bne.n	80049b2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80049ae:	2301      	movs	r3, #1
 80049b0:	e079      	b.n	8004aa6 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80049b2:	4b1d      	ldr	r3, [pc, #116]	; (8004a28 <HAL_RCC_ClockConfig+0x260>)
 80049b4:	685b      	ldr	r3, [r3, #4]
 80049b6:	f023 0203 	bic.w	r2, r3, #3
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	685b      	ldr	r3, [r3, #4]
 80049be:	491a      	ldr	r1, [pc, #104]	; (8004a28 <HAL_RCC_ClockConfig+0x260>)
 80049c0:	4313      	orrs	r3, r2
 80049c2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80049c4:	f7fd fe5a 	bl	800267c <HAL_GetTick>
 80049c8:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049ca:	e00a      	b.n	80049e2 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80049cc:	f7fd fe56 	bl	800267c <HAL_GetTick>
 80049d0:	4602      	mov	r2, r0
 80049d2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80049d4:	1ad3      	subs	r3, r2, r3
 80049d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80049da:	4293      	cmp	r3, r2
 80049dc:	d901      	bls.n	80049e2 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80049de:	2303      	movs	r3, #3
 80049e0:	e061      	b.n	8004aa6 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049e2:	4b11      	ldr	r3, [pc, #68]	; (8004a28 <HAL_RCC_ClockConfig+0x260>)
 80049e4:	685b      	ldr	r3, [r3, #4]
 80049e6:	f003 020c 	and.w	r2, r3, #12
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	685b      	ldr	r3, [r3, #4]
 80049ee:	009b      	lsls	r3, r3, #2
 80049f0:	429a      	cmp	r2, r3
 80049f2:	d1eb      	bne.n	80049cc <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80049f4:	4b0b      	ldr	r3, [pc, #44]	; (8004a24 <HAL_RCC_ClockConfig+0x25c>)
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	f003 0307 	and.w	r3, r3, #7
 80049fc:	683a      	ldr	r2, [r7, #0]
 80049fe:	429a      	cmp	r2, r3
 8004a00:	d214      	bcs.n	8004a2c <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a02:	4b08      	ldr	r3, [pc, #32]	; (8004a24 <HAL_RCC_ClockConfig+0x25c>)
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f023 0207 	bic.w	r2, r3, #7
 8004a0a:	4906      	ldr	r1, [pc, #24]	; (8004a24 <HAL_RCC_ClockConfig+0x25c>)
 8004a0c:	683b      	ldr	r3, [r7, #0]
 8004a0e:	4313      	orrs	r3, r2
 8004a10:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a12:	4b04      	ldr	r3, [pc, #16]	; (8004a24 <HAL_RCC_ClockConfig+0x25c>)
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f003 0307 	and.w	r3, r3, #7
 8004a1a:	683a      	ldr	r2, [r7, #0]
 8004a1c:	429a      	cmp	r2, r3
 8004a1e:	d005      	beq.n	8004a2c <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8004a20:	2301      	movs	r3, #1
 8004a22:	e040      	b.n	8004aa6 <HAL_RCC_ClockConfig+0x2de>
 8004a24:	40022000 	.word	0x40022000
 8004a28:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	f003 0304 	and.w	r3, r3, #4
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d008      	beq.n	8004a4a <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004a38:	4b1d      	ldr	r3, [pc, #116]	; (8004ab0 <HAL_RCC_ClockConfig+0x2e8>)
 8004a3a:	685b      	ldr	r3, [r3, #4]
 8004a3c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	68db      	ldr	r3, [r3, #12]
 8004a44:	491a      	ldr	r1, [pc, #104]	; (8004ab0 <HAL_RCC_ClockConfig+0x2e8>)
 8004a46:	4313      	orrs	r3, r2
 8004a48:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	f003 0308 	and.w	r3, r3, #8
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d009      	beq.n	8004a6a <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004a56:	4b16      	ldr	r3, [pc, #88]	; (8004ab0 <HAL_RCC_ClockConfig+0x2e8>)
 8004a58:	685b      	ldr	r3, [r3, #4]
 8004a5a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	691b      	ldr	r3, [r3, #16]
 8004a62:	00db      	lsls	r3, r3, #3
 8004a64:	4912      	ldr	r1, [pc, #72]	; (8004ab0 <HAL_RCC_ClockConfig+0x2e8>)
 8004a66:	4313      	orrs	r3, r2
 8004a68:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004a6a:	f000 f829 	bl	8004ac0 <HAL_RCC_GetSysClockFreq>
 8004a6e:	4601      	mov	r1, r0
 8004a70:	4b0f      	ldr	r3, [pc, #60]	; (8004ab0 <HAL_RCC_ClockConfig+0x2e8>)
 8004a72:	685b      	ldr	r3, [r3, #4]
 8004a74:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004a78:	22f0      	movs	r2, #240	; 0xf0
 8004a7a:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a7c:	693a      	ldr	r2, [r7, #16]
 8004a7e:	fa92 f2a2 	rbit	r2, r2
 8004a82:	60fa      	str	r2, [r7, #12]
  return result;
 8004a84:	68fa      	ldr	r2, [r7, #12]
 8004a86:	fab2 f282 	clz	r2, r2
 8004a8a:	b2d2      	uxtb	r2, r2
 8004a8c:	40d3      	lsrs	r3, r2
 8004a8e:	4a09      	ldr	r2, [pc, #36]	; (8004ab4 <HAL_RCC_ClockConfig+0x2ec>)
 8004a90:	5cd3      	ldrb	r3, [r2, r3]
 8004a92:	fa21 f303 	lsr.w	r3, r1, r3
 8004a96:	4a08      	ldr	r2, [pc, #32]	; (8004ab8 <HAL_RCC_ClockConfig+0x2f0>)
 8004a98:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8004a9a:	4b08      	ldr	r3, [pc, #32]	; (8004abc <HAL_RCC_ClockConfig+0x2f4>)
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	4618      	mov	r0, r3
 8004aa0:	f7fd fb02 	bl	80020a8 <HAL_InitTick>
  
  return HAL_OK;
 8004aa4:	2300      	movs	r3, #0
}
 8004aa6:	4618      	mov	r0, r3
 8004aa8:	3778      	adds	r7, #120	; 0x78
 8004aaa:	46bd      	mov	sp, r7
 8004aac:	bd80      	pop	{r7, pc}
 8004aae:	bf00      	nop
 8004ab0:	40021000 	.word	0x40021000
 8004ab4:	08009880 	.word	0x08009880
 8004ab8:	20000000 	.word	0x20000000
 8004abc:	20000004 	.word	0x20000004

08004ac0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004ac0:	b480      	push	{r7}
 8004ac2:	b08b      	sub	sp, #44	; 0x2c
 8004ac4:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004ac6:	2300      	movs	r3, #0
 8004ac8:	61fb      	str	r3, [r7, #28]
 8004aca:	2300      	movs	r3, #0
 8004acc:	61bb      	str	r3, [r7, #24]
 8004ace:	2300      	movs	r3, #0
 8004ad0:	627b      	str	r3, [r7, #36]	; 0x24
 8004ad2:	2300      	movs	r3, #0
 8004ad4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004ad6:	2300      	movs	r3, #0
 8004ad8:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8004ada:	4b29      	ldr	r3, [pc, #164]	; (8004b80 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004adc:	685b      	ldr	r3, [r3, #4]
 8004ade:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004ae0:	69fb      	ldr	r3, [r7, #28]
 8004ae2:	f003 030c 	and.w	r3, r3, #12
 8004ae6:	2b04      	cmp	r3, #4
 8004ae8:	d002      	beq.n	8004af0 <HAL_RCC_GetSysClockFreq+0x30>
 8004aea:	2b08      	cmp	r3, #8
 8004aec:	d003      	beq.n	8004af6 <HAL_RCC_GetSysClockFreq+0x36>
 8004aee:	e03c      	b.n	8004b6a <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004af0:	4b24      	ldr	r3, [pc, #144]	; (8004b84 <HAL_RCC_GetSysClockFreq+0xc4>)
 8004af2:	623b      	str	r3, [r7, #32]
      break;
 8004af4:	e03c      	b.n	8004b70 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8004af6:	69fb      	ldr	r3, [r7, #28]
 8004af8:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8004afc:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8004b00:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b02:	68ba      	ldr	r2, [r7, #8]
 8004b04:	fa92 f2a2 	rbit	r2, r2
 8004b08:	607a      	str	r2, [r7, #4]
  return result;
 8004b0a:	687a      	ldr	r2, [r7, #4]
 8004b0c:	fab2 f282 	clz	r2, r2
 8004b10:	b2d2      	uxtb	r2, r2
 8004b12:	40d3      	lsrs	r3, r2
 8004b14:	4a1c      	ldr	r2, [pc, #112]	; (8004b88 <HAL_RCC_GetSysClockFreq+0xc8>)
 8004b16:	5cd3      	ldrb	r3, [r2, r3]
 8004b18:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8004b1a:	4b19      	ldr	r3, [pc, #100]	; (8004b80 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004b1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b1e:	f003 030f 	and.w	r3, r3, #15
 8004b22:	220f      	movs	r2, #15
 8004b24:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b26:	693a      	ldr	r2, [r7, #16]
 8004b28:	fa92 f2a2 	rbit	r2, r2
 8004b2c:	60fa      	str	r2, [r7, #12]
  return result;
 8004b2e:	68fa      	ldr	r2, [r7, #12]
 8004b30:	fab2 f282 	clz	r2, r2
 8004b34:	b2d2      	uxtb	r2, r2
 8004b36:	40d3      	lsrs	r3, r2
 8004b38:	4a14      	ldr	r2, [pc, #80]	; (8004b8c <HAL_RCC_GetSysClockFreq+0xcc>)
 8004b3a:	5cd3      	ldrb	r3, [r2, r3]
 8004b3c:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8004b3e:	69fb      	ldr	r3, [r7, #28]
 8004b40:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d008      	beq.n	8004b5a <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004b48:	4a0e      	ldr	r2, [pc, #56]	; (8004b84 <HAL_RCC_GetSysClockFreq+0xc4>)
 8004b4a:	69bb      	ldr	r3, [r7, #24]
 8004b4c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004b50:	697b      	ldr	r3, [r7, #20]
 8004b52:	fb02 f303 	mul.w	r3, r2, r3
 8004b56:	627b      	str	r3, [r7, #36]	; 0x24
 8004b58:	e004      	b.n	8004b64 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8004b5a:	697b      	ldr	r3, [r7, #20]
 8004b5c:	4a0c      	ldr	r2, [pc, #48]	; (8004b90 <HAL_RCC_GetSysClockFreq+0xd0>)
 8004b5e:	fb02 f303 	mul.w	r3, r2, r3
 8004b62:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8004b64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b66:	623b      	str	r3, [r7, #32]
      break;
 8004b68:	e002      	b.n	8004b70 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004b6a:	4b06      	ldr	r3, [pc, #24]	; (8004b84 <HAL_RCC_GetSysClockFreq+0xc4>)
 8004b6c:	623b      	str	r3, [r7, #32]
      break;
 8004b6e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004b70:	6a3b      	ldr	r3, [r7, #32]
}
 8004b72:	4618      	mov	r0, r3
 8004b74:	372c      	adds	r7, #44	; 0x2c
 8004b76:	46bd      	mov	sp, r7
 8004b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b7c:	4770      	bx	lr
 8004b7e:	bf00      	nop
 8004b80:	40021000 	.word	0x40021000
 8004b84:	007a1200 	.word	0x007a1200
 8004b88:	08009898 	.word	0x08009898
 8004b8c:	080098a8 	.word	0x080098a8
 8004b90:	003d0900 	.word	0x003d0900

08004b94 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004b94:	b480      	push	{r7}
 8004b96:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004b98:	4b03      	ldr	r3, [pc, #12]	; (8004ba8 <HAL_RCC_GetHCLKFreq+0x14>)
 8004b9a:	681b      	ldr	r3, [r3, #0]
}
 8004b9c:	4618      	mov	r0, r3
 8004b9e:	46bd      	mov	sp, r7
 8004ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba4:	4770      	bx	lr
 8004ba6:	bf00      	nop
 8004ba8:	20000000 	.word	0x20000000

08004bac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004bac:	b580      	push	{r7, lr}
 8004bae:	b082      	sub	sp, #8
 8004bb0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8004bb2:	f7ff ffef 	bl	8004b94 <HAL_RCC_GetHCLKFreq>
 8004bb6:	4601      	mov	r1, r0
 8004bb8:	4b0b      	ldr	r3, [pc, #44]	; (8004be8 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8004bba:	685b      	ldr	r3, [r3, #4]
 8004bbc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004bc0:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8004bc4:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bc6:	687a      	ldr	r2, [r7, #4]
 8004bc8:	fa92 f2a2 	rbit	r2, r2
 8004bcc:	603a      	str	r2, [r7, #0]
  return result;
 8004bce:	683a      	ldr	r2, [r7, #0]
 8004bd0:	fab2 f282 	clz	r2, r2
 8004bd4:	b2d2      	uxtb	r2, r2
 8004bd6:	40d3      	lsrs	r3, r2
 8004bd8:	4a04      	ldr	r2, [pc, #16]	; (8004bec <HAL_RCC_GetPCLK1Freq+0x40>)
 8004bda:	5cd3      	ldrb	r3, [r2, r3]
 8004bdc:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8004be0:	4618      	mov	r0, r3
 8004be2:	3708      	adds	r7, #8
 8004be4:	46bd      	mov	sp, r7
 8004be6:	bd80      	pop	{r7, pc}
 8004be8:	40021000 	.word	0x40021000
 8004bec:	08009890 	.word	0x08009890

08004bf0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004bf0:	b580      	push	{r7, lr}
 8004bf2:	b082      	sub	sp, #8
 8004bf4:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8004bf6:	f7ff ffcd 	bl	8004b94 <HAL_RCC_GetHCLKFreq>
 8004bfa:	4601      	mov	r1, r0
 8004bfc:	4b0b      	ldr	r3, [pc, #44]	; (8004c2c <HAL_RCC_GetPCLK2Freq+0x3c>)
 8004bfe:	685b      	ldr	r3, [r3, #4]
 8004c00:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8004c04:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8004c08:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c0a:	687a      	ldr	r2, [r7, #4]
 8004c0c:	fa92 f2a2 	rbit	r2, r2
 8004c10:	603a      	str	r2, [r7, #0]
  return result;
 8004c12:	683a      	ldr	r2, [r7, #0]
 8004c14:	fab2 f282 	clz	r2, r2
 8004c18:	b2d2      	uxtb	r2, r2
 8004c1a:	40d3      	lsrs	r3, r2
 8004c1c:	4a04      	ldr	r2, [pc, #16]	; (8004c30 <HAL_RCC_GetPCLK2Freq+0x40>)
 8004c1e:	5cd3      	ldrb	r3, [r2, r3]
 8004c20:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8004c24:	4618      	mov	r0, r3
 8004c26:	3708      	adds	r7, #8
 8004c28:	46bd      	mov	sp, r7
 8004c2a:	bd80      	pop	{r7, pc}
 8004c2c:	40021000 	.word	0x40021000
 8004c30:	08009890 	.word	0x08009890

08004c34 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004c34:	b480      	push	{r7}
 8004c36:	b083      	sub	sp, #12
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	6078      	str	r0, [r7, #4]
 8004c3c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	220f      	movs	r2, #15
 8004c42:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004c44:	4b12      	ldr	r3, [pc, #72]	; (8004c90 <HAL_RCC_GetClockConfig+0x5c>)
 8004c46:	685b      	ldr	r3, [r3, #4]
 8004c48:	f003 0203 	and.w	r2, r3, #3
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 8004c50:	4b0f      	ldr	r3, [pc, #60]	; (8004c90 <HAL_RCC_GetClockConfig+0x5c>)
 8004c52:	685b      	ldr	r3, [r3, #4]
 8004c54:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 8004c5c:	4b0c      	ldr	r3, [pc, #48]	; (8004c90 <HAL_RCC_GetClockConfig+0x5c>)
 8004c5e:	685b      	ldr	r3, [r3, #4]
 8004c60:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	60da      	str	r2, [r3, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004c68:	4b09      	ldr	r3, [pc, #36]	; (8004c90 <HAL_RCC_GetClockConfig+0x5c>)
 8004c6a:	685b      	ldr	r3, [r3, #4]
 8004c6c:	08db      	lsrs	r3, r3, #3
 8004c6e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	611a      	str	r2, [r3, #16]
  
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 8004c76:	4b07      	ldr	r3, [pc, #28]	; (8004c94 <HAL_RCC_GetClockConfig+0x60>)
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f003 0207 	and.w	r2, r3, #7
 8004c7e:	683b      	ldr	r3, [r7, #0]
 8004c80:	601a      	str	r2, [r3, #0]
}
 8004c82:	bf00      	nop
 8004c84:	370c      	adds	r7, #12
 8004c86:	46bd      	mov	sp, r7
 8004c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8c:	4770      	bx	lr
 8004c8e:	bf00      	nop
 8004c90:	40021000 	.word	0x40021000
 8004c94:	40022000 	.word	0x40022000

08004c98 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004c98:	b580      	push	{r7, lr}
 8004c9a:	b092      	sub	sp, #72	; 0x48
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004ca0:	2300      	movs	r3, #0
 8004ca2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8004ca4:	2300      	movs	r3, #0
 8004ca6:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8004ca8:	2300      	movs	r3, #0
 8004caa:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	f000 80d4 	beq.w	8004e64 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004cbc:	4b4e      	ldr	r3, [pc, #312]	; (8004df8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004cbe:	69db      	ldr	r3, [r3, #28]
 8004cc0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d10e      	bne.n	8004ce6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004cc8:	4b4b      	ldr	r3, [pc, #300]	; (8004df8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004cca:	69db      	ldr	r3, [r3, #28]
 8004ccc:	4a4a      	ldr	r2, [pc, #296]	; (8004df8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004cce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004cd2:	61d3      	str	r3, [r2, #28]
 8004cd4:	4b48      	ldr	r3, [pc, #288]	; (8004df8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004cd6:	69db      	ldr	r3, [r3, #28]
 8004cd8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004cdc:	60bb      	str	r3, [r7, #8]
 8004cde:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004ce0:	2301      	movs	r3, #1
 8004ce2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ce6:	4b45      	ldr	r3, [pc, #276]	; (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d118      	bne.n	8004d24 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004cf2:	4b42      	ldr	r3, [pc, #264]	; (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	4a41      	ldr	r2, [pc, #260]	; (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004cf8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004cfc:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004cfe:	f7fd fcbd 	bl	800267c <HAL_GetTick>
 8004d02:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d04:	e008      	b.n	8004d18 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d06:	f7fd fcb9 	bl	800267c <HAL_GetTick>
 8004d0a:	4602      	mov	r2, r0
 8004d0c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004d0e:	1ad3      	subs	r3, r2, r3
 8004d10:	2b64      	cmp	r3, #100	; 0x64
 8004d12:	d901      	bls.n	8004d18 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8004d14:	2303      	movs	r3, #3
 8004d16:	e13c      	b.n	8004f92 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d18:	4b38      	ldr	r3, [pc, #224]	; (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d0f0      	beq.n	8004d06 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004d24:	4b34      	ldr	r3, [pc, #208]	; (8004df8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d26:	6a1b      	ldr	r3, [r3, #32]
 8004d28:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d2c:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004d2e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	f000 8084 	beq.w	8004e3e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	685b      	ldr	r3, [r3, #4]
 8004d3a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d3e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004d40:	429a      	cmp	r2, r3
 8004d42:	d07c      	beq.n	8004e3e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004d44:	4b2c      	ldr	r3, [pc, #176]	; (8004df8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d46:	6a1b      	ldr	r3, [r3, #32]
 8004d48:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d4c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004d4e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004d52:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d56:	fa93 f3a3 	rbit	r3, r3
 8004d5a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8004d5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004d5e:	fab3 f383 	clz	r3, r3
 8004d62:	b2db      	uxtb	r3, r3
 8004d64:	461a      	mov	r2, r3
 8004d66:	4b26      	ldr	r3, [pc, #152]	; (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004d68:	4413      	add	r3, r2
 8004d6a:	009b      	lsls	r3, r3, #2
 8004d6c:	461a      	mov	r2, r3
 8004d6e:	2301      	movs	r3, #1
 8004d70:	6013      	str	r3, [r2, #0]
 8004d72:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004d76:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d7a:	fa93 f3a3 	rbit	r3, r3
 8004d7e:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8004d80:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004d82:	fab3 f383 	clz	r3, r3
 8004d86:	b2db      	uxtb	r3, r3
 8004d88:	461a      	mov	r2, r3
 8004d8a:	4b1d      	ldr	r3, [pc, #116]	; (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004d8c:	4413      	add	r3, r2
 8004d8e:	009b      	lsls	r3, r3, #2
 8004d90:	461a      	mov	r2, r3
 8004d92:	2300      	movs	r3, #0
 8004d94:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004d96:	4a18      	ldr	r2, [pc, #96]	; (8004df8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d98:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d9a:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004d9c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d9e:	f003 0301 	and.w	r3, r3, #1
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d04b      	beq.n	8004e3e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004da6:	f7fd fc69 	bl	800267c <HAL_GetTick>
 8004daa:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004dac:	e00a      	b.n	8004dc4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004dae:	f7fd fc65 	bl	800267c <HAL_GetTick>
 8004db2:	4602      	mov	r2, r0
 8004db4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004db6:	1ad3      	subs	r3, r2, r3
 8004db8:	f241 3288 	movw	r2, #5000	; 0x1388
 8004dbc:	4293      	cmp	r3, r2
 8004dbe:	d901      	bls.n	8004dc4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8004dc0:	2303      	movs	r3, #3
 8004dc2:	e0e6      	b.n	8004f92 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
 8004dc4:	2302      	movs	r3, #2
 8004dc6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004dc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dca:	fa93 f3a3 	rbit	r3, r3
 8004dce:	627b      	str	r3, [r7, #36]	; 0x24
 8004dd0:	2302      	movs	r3, #2
 8004dd2:	623b      	str	r3, [r7, #32]
 8004dd4:	6a3b      	ldr	r3, [r7, #32]
 8004dd6:	fa93 f3a3 	rbit	r3, r3
 8004dda:	61fb      	str	r3, [r7, #28]
  return result;
 8004ddc:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004dde:	fab3 f383 	clz	r3, r3
 8004de2:	b2db      	uxtb	r3, r3
 8004de4:	095b      	lsrs	r3, r3, #5
 8004de6:	b2db      	uxtb	r3, r3
 8004de8:	f043 0302 	orr.w	r3, r3, #2
 8004dec:	b2db      	uxtb	r3, r3
 8004dee:	2b02      	cmp	r3, #2
 8004df0:	d108      	bne.n	8004e04 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8004df2:	4b01      	ldr	r3, [pc, #4]	; (8004df8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004df4:	6a1b      	ldr	r3, [r3, #32]
 8004df6:	e00d      	b.n	8004e14 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8004df8:	40021000 	.word	0x40021000
 8004dfc:	40007000 	.word	0x40007000
 8004e00:	10908100 	.word	0x10908100
 8004e04:	2302      	movs	r3, #2
 8004e06:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e08:	69bb      	ldr	r3, [r7, #24]
 8004e0a:	fa93 f3a3 	rbit	r3, r3
 8004e0e:	617b      	str	r3, [r7, #20]
 8004e10:	4b62      	ldr	r3, [pc, #392]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004e12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e14:	2202      	movs	r2, #2
 8004e16:	613a      	str	r2, [r7, #16]
 8004e18:	693a      	ldr	r2, [r7, #16]
 8004e1a:	fa92 f2a2 	rbit	r2, r2
 8004e1e:	60fa      	str	r2, [r7, #12]
  return result;
 8004e20:	68fa      	ldr	r2, [r7, #12]
 8004e22:	fab2 f282 	clz	r2, r2
 8004e26:	b2d2      	uxtb	r2, r2
 8004e28:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004e2c:	b2d2      	uxtb	r2, r2
 8004e2e:	f002 021f 	and.w	r2, r2, #31
 8004e32:	2101      	movs	r1, #1
 8004e34:	fa01 f202 	lsl.w	r2, r1, r2
 8004e38:	4013      	ands	r3, r2
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d0b7      	beq.n	8004dae <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8004e3e:	4b57      	ldr	r3, [pc, #348]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004e40:	6a1b      	ldr	r3, [r3, #32]
 8004e42:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	685b      	ldr	r3, [r3, #4]
 8004e4a:	4954      	ldr	r1, [pc, #336]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004e4c:	4313      	orrs	r3, r2
 8004e4e:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004e50:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004e54:	2b01      	cmp	r3, #1
 8004e56:	d105      	bne.n	8004e64 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004e58:	4b50      	ldr	r3, [pc, #320]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004e5a:	69db      	ldr	r3, [r3, #28]
 8004e5c:	4a4f      	ldr	r2, [pc, #316]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004e5e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004e62:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	f003 0301 	and.w	r3, r3, #1
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d008      	beq.n	8004e82 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004e70:	4b4a      	ldr	r3, [pc, #296]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004e72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e74:	f023 0203 	bic.w	r2, r3, #3
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	689b      	ldr	r3, [r3, #8]
 8004e7c:	4947      	ldr	r1, [pc, #284]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004e7e:	4313      	orrs	r3, r2
 8004e80:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	f003 0320 	and.w	r3, r3, #32
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d008      	beq.n	8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004e8e:	4b43      	ldr	r3, [pc, #268]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004e90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e92:	f023 0210 	bic.w	r2, r3, #16
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	68db      	ldr	r3, [r3, #12]
 8004e9a:	4940      	ldr	r1, [pc, #256]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004e9c:	4313      	orrs	r3, r2
 8004e9e:	630b      	str	r3, [r1, #48]	; 0x30
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d008      	beq.n	8004ebe <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004eac:	4b3b      	ldr	r3, [pc, #236]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004eae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004eb0:	f023 0220 	bic.w	r2, r3, #32
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	691b      	ldr	r3, [r3, #16]
 8004eb8:	4938      	ldr	r1, [pc, #224]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004eba:	4313      	orrs	r3, r2
 8004ebc:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d008      	beq.n	8004edc <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004eca:	4b34      	ldr	r3, [pc, #208]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004ecc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ece:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	695b      	ldr	r3, [r3, #20]
 8004ed6:	4931      	ldr	r1, [pc, #196]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004ed8:	4313      	orrs	r3, r2
 8004eda:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d008      	beq.n	8004efa <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004ee8:	4b2c      	ldr	r3, [pc, #176]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004eea:	685b      	ldr	r3, [r3, #4]
 8004eec:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	69db      	ldr	r3, [r3, #28]
 8004ef4:	4929      	ldr	r1, [pc, #164]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004ef6:	4313      	orrs	r3, r2
 8004ef8:	604b      	str	r3, [r1, #4]
       /* STM32F301x8 || STM32F302x8 || STM32F318xx    */
  
#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
      
  /*------------------------------ ADC1 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC1) == RCC_PERIPHCLK_ADC1)
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d008      	beq.n	8004f18 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC1PLLCLK_DIV(PeriphClkInit->Adc1ClockSelection));
    
    /* Configure the ADC1 clock source */
    __HAL_RCC_ADC1_CONFIG(PeriphClkInit->Adc1ClockSelection);
 8004f06:	4b25      	ldr	r3, [pc, #148]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004f08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f0a:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	699b      	ldr	r3, [r3, #24]
 8004f12:	4922      	ldr	r1, [pc, #136]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004f14:	4313      	orrs	r3, r2
 8004f16:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d008      	beq.n	8004f36 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8004f24:	4b1d      	ldr	r3, [pc, #116]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004f26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f28:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	6a1b      	ldr	r3, [r3, #32]
 8004f30:	491a      	ldr	r1, [pc, #104]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004f32:	4313      	orrs	r3, r2
 8004f34:	630b      	str	r3, [r1, #48]	; 0x30
       /* STM32F303xC || STM32F358xx    */

#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM15 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d008      	beq.n	8004f54 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8004f42:	4b16      	ldr	r3, [pc, #88]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004f44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f46:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f4e:	4913      	ldr	r1, [pc, #76]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004f50:	4313      	orrs	r3, r2
 8004f52:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d008      	beq.n	8004f72 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the TIM16 clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8004f60:	4b0e      	ldr	r3, [pc, #56]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004f62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f64:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f6c:	490b      	ldr	r1, [pc, #44]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004f6e:	4313      	orrs	r3, r2
 8004f70:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d008      	beq.n	8004f90 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the TIM17 clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8004f7e:	4b07      	ldr	r3, [pc, #28]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004f80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f82:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f8a:	4904      	ldr	r1, [pc, #16]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004f8c:	4313      	orrs	r3, r2
 8004f8e:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8004f90:	2300      	movs	r3, #0
}
 8004f92:	4618      	mov	r0, r3
 8004f94:	3748      	adds	r7, #72	; 0x48
 8004f96:	46bd      	mov	sp, r7
 8004f98:	bd80      	pop	{r7, pc}
 8004f9a:	bf00      	nop
 8004f9c:	40021000 	.word	0x40021000

08004fa0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004fa0:	b580      	push	{r7, lr}
 8004fa2:	b084      	sub	sp, #16
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d101      	bne.n	8004fb2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004fae:	2301      	movs	r3, #1
 8004fb0:	e09d      	b.n	80050ee <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d108      	bne.n	8004fcc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	685b      	ldr	r3, [r3, #4]
 8004fbe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004fc2:	d009      	beq.n	8004fd8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	2200      	movs	r2, #0
 8004fc8:	61da      	str	r2, [r3, #28]
 8004fca:	e005      	b.n	8004fd8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2200      	movs	r2, #0
 8004fd0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	2200      	movs	r2, #0
 8004fd6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	2200      	movs	r2, #0
 8004fdc:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004fe4:	b2db      	uxtb	r3, r3
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d106      	bne.n	8004ff8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	2200      	movs	r2, #0
 8004fee:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004ff2:	6878      	ldr	r0, [r7, #4]
 8004ff4:	f7fc ff40 	bl	8001e78 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2202      	movs	r2, #2
 8004ffc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	681a      	ldr	r2, [r3, #0]
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800500e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	68db      	ldr	r3, [r3, #12]
 8005014:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005018:	d902      	bls.n	8005020 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800501a:	2300      	movs	r3, #0
 800501c:	60fb      	str	r3, [r7, #12]
 800501e:	e002      	b.n	8005026 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005020:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005024:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	68db      	ldr	r3, [r3, #12]
 800502a:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800502e:	d007      	beq.n	8005040 <HAL_SPI_Init+0xa0>
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	68db      	ldr	r3, [r3, #12]
 8005034:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005038:	d002      	beq.n	8005040 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	2200      	movs	r2, #0
 800503e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	685b      	ldr	r3, [r3, #4]
 8005044:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	689b      	ldr	r3, [r3, #8]
 800504c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005050:	431a      	orrs	r2, r3
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	691b      	ldr	r3, [r3, #16]
 8005056:	f003 0302 	and.w	r3, r3, #2
 800505a:	431a      	orrs	r2, r3
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	695b      	ldr	r3, [r3, #20]
 8005060:	f003 0301 	and.w	r3, r3, #1
 8005064:	431a      	orrs	r2, r3
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	699b      	ldr	r3, [r3, #24]
 800506a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800506e:	431a      	orrs	r2, r3
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	69db      	ldr	r3, [r3, #28]
 8005074:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005078:	431a      	orrs	r2, r3
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	6a1b      	ldr	r3, [r3, #32]
 800507e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005082:	ea42 0103 	orr.w	r1, r2, r3
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800508a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	430a      	orrs	r2, r1
 8005094:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	699b      	ldr	r3, [r3, #24]
 800509a:	0c1b      	lsrs	r3, r3, #16
 800509c:	f003 0204 	and.w	r2, r3, #4
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050a4:	f003 0310 	and.w	r3, r3, #16
 80050a8:	431a      	orrs	r2, r3
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80050ae:	f003 0308 	and.w	r3, r3, #8
 80050b2:	431a      	orrs	r2, r3
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	68db      	ldr	r3, [r3, #12]
 80050b8:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80050bc:	ea42 0103 	orr.w	r1, r2, r3
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	430a      	orrs	r2, r1
 80050cc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	69da      	ldr	r2, [r3, #28]
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80050dc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	2200      	movs	r2, #0
 80050e2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	2201      	movs	r2, #1
 80050e8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80050ec:	2300      	movs	r3, #0
}
 80050ee:	4618      	mov	r0, r3
 80050f0:	3710      	adds	r7, #16
 80050f2:	46bd      	mov	sp, r7
 80050f4:	bd80      	pop	{r7, pc}

080050f6 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80050f6:	b580      	push	{r7, lr}
 80050f8:	b082      	sub	sp, #8
 80050fa:	af00      	add	r7, sp, #0
 80050fc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	2b00      	cmp	r3, #0
 8005102:	d101      	bne.n	8005108 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005104:	2301      	movs	r3, #1
 8005106:	e049      	b.n	800519c <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800510e:	b2db      	uxtb	r3, r3
 8005110:	2b00      	cmp	r3, #0
 8005112:	d106      	bne.n	8005122 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	2200      	movs	r2, #0
 8005118:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800511c:	6878      	ldr	r0, [r7, #4]
 800511e:	f7fc feef 	bl	8001f00 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	2202      	movs	r2, #2
 8005126:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681a      	ldr	r2, [r3, #0]
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	3304      	adds	r3, #4
 8005132:	4619      	mov	r1, r3
 8005134:	4610      	mov	r0, r2
 8005136:	f000 f9d1 	bl	80054dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	2201      	movs	r2, #1
 800513e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	2201      	movs	r2, #1
 8005146:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	2201      	movs	r2, #1
 800514e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	2201      	movs	r2, #1
 8005156:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	2201      	movs	r2, #1
 800515e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	2201      	movs	r2, #1
 8005166:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	2201      	movs	r2, #1
 800516e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	2201      	movs	r2, #1
 8005176:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	2201      	movs	r2, #1
 800517e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	2201      	movs	r2, #1
 8005186:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	2201      	movs	r2, #1
 800518e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	2201      	movs	r2, #1
 8005196:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800519a:	2300      	movs	r3, #0
}
 800519c:	4618      	mov	r0, r3
 800519e:	3708      	adds	r7, #8
 80051a0:	46bd      	mov	sp, r7
 80051a2:	bd80      	pop	{r7, pc}

080051a4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80051a4:	b480      	push	{r7}
 80051a6:	b085      	sub	sp, #20
 80051a8:	af00      	add	r7, sp, #0
 80051aa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80051b2:	b2db      	uxtb	r3, r3
 80051b4:	2b01      	cmp	r3, #1
 80051b6:	d001      	beq.n	80051bc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80051b8:	2301      	movs	r3, #1
 80051ba:	e03b      	b.n	8005234 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	2202      	movs	r2, #2
 80051c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	68da      	ldr	r2, [r3, #12]
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	f042 0201 	orr.w	r2, r2, #1
 80051d2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	4a19      	ldr	r2, [pc, #100]	; (8005240 <HAL_TIM_Base_Start_IT+0x9c>)
 80051da:	4293      	cmp	r3, r2
 80051dc:	d009      	beq.n	80051f2 <HAL_TIM_Base_Start_IT+0x4e>
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80051e6:	d004      	beq.n	80051f2 <HAL_TIM_Base_Start_IT+0x4e>
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	4a15      	ldr	r2, [pc, #84]	; (8005244 <HAL_TIM_Base_Start_IT+0xa0>)
 80051ee:	4293      	cmp	r3, r2
 80051f0:	d115      	bne.n	800521e <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	689a      	ldr	r2, [r3, #8]
 80051f8:	4b13      	ldr	r3, [pc, #76]	; (8005248 <HAL_TIM_Base_Start_IT+0xa4>)
 80051fa:	4013      	ands	r3, r2
 80051fc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	2b06      	cmp	r3, #6
 8005202:	d015      	beq.n	8005230 <HAL_TIM_Base_Start_IT+0x8c>
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800520a:	d011      	beq.n	8005230 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	681a      	ldr	r2, [r3, #0]
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	f042 0201 	orr.w	r2, r2, #1
 800521a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800521c:	e008      	b.n	8005230 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	681a      	ldr	r2, [r3, #0]
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f042 0201 	orr.w	r2, r2, #1
 800522c:	601a      	str	r2, [r3, #0]
 800522e:	e000      	b.n	8005232 <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005230:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005232:	2300      	movs	r3, #0
}
 8005234:	4618      	mov	r0, r3
 8005236:	3714      	adds	r7, #20
 8005238:	46bd      	mov	sp, r7
 800523a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800523e:	4770      	bx	lr
 8005240:	40012c00 	.word	0x40012c00
 8005244:	40014000 	.word	0x40014000
 8005248:	00010007 	.word	0x00010007

0800524c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800524c:	b580      	push	{r7, lr}
 800524e:	b082      	sub	sp, #8
 8005250:	af00      	add	r7, sp, #0
 8005252:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	691b      	ldr	r3, [r3, #16]
 800525a:	f003 0302 	and.w	r3, r3, #2
 800525e:	2b02      	cmp	r3, #2
 8005260:	d122      	bne.n	80052a8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	68db      	ldr	r3, [r3, #12]
 8005268:	f003 0302 	and.w	r3, r3, #2
 800526c:	2b02      	cmp	r3, #2
 800526e:	d11b      	bne.n	80052a8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f06f 0202 	mvn.w	r2, #2
 8005278:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	2201      	movs	r2, #1
 800527e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	699b      	ldr	r3, [r3, #24]
 8005286:	f003 0303 	and.w	r3, r3, #3
 800528a:	2b00      	cmp	r3, #0
 800528c:	d003      	beq.n	8005296 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800528e:	6878      	ldr	r0, [r7, #4]
 8005290:	f000 f905 	bl	800549e <HAL_TIM_IC_CaptureCallback>
 8005294:	e005      	b.n	80052a2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005296:	6878      	ldr	r0, [r7, #4]
 8005298:	f000 f8f7 	bl	800548a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800529c:	6878      	ldr	r0, [r7, #4]
 800529e:	f000 f908 	bl	80054b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	2200      	movs	r2, #0
 80052a6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	691b      	ldr	r3, [r3, #16]
 80052ae:	f003 0304 	and.w	r3, r3, #4
 80052b2:	2b04      	cmp	r3, #4
 80052b4:	d122      	bne.n	80052fc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	68db      	ldr	r3, [r3, #12]
 80052bc:	f003 0304 	and.w	r3, r3, #4
 80052c0:	2b04      	cmp	r3, #4
 80052c2:	d11b      	bne.n	80052fc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f06f 0204 	mvn.w	r2, #4
 80052cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	2202      	movs	r2, #2
 80052d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	699b      	ldr	r3, [r3, #24]
 80052da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d003      	beq.n	80052ea <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80052e2:	6878      	ldr	r0, [r7, #4]
 80052e4:	f000 f8db 	bl	800549e <HAL_TIM_IC_CaptureCallback>
 80052e8:	e005      	b.n	80052f6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80052ea:	6878      	ldr	r0, [r7, #4]
 80052ec:	f000 f8cd 	bl	800548a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052f0:	6878      	ldr	r0, [r7, #4]
 80052f2:	f000 f8de 	bl	80054b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	2200      	movs	r2, #0
 80052fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	691b      	ldr	r3, [r3, #16]
 8005302:	f003 0308 	and.w	r3, r3, #8
 8005306:	2b08      	cmp	r3, #8
 8005308:	d122      	bne.n	8005350 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	68db      	ldr	r3, [r3, #12]
 8005310:	f003 0308 	and.w	r3, r3, #8
 8005314:	2b08      	cmp	r3, #8
 8005316:	d11b      	bne.n	8005350 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	f06f 0208 	mvn.w	r2, #8
 8005320:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	2204      	movs	r2, #4
 8005326:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	69db      	ldr	r3, [r3, #28]
 800532e:	f003 0303 	and.w	r3, r3, #3
 8005332:	2b00      	cmp	r3, #0
 8005334:	d003      	beq.n	800533e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005336:	6878      	ldr	r0, [r7, #4]
 8005338:	f000 f8b1 	bl	800549e <HAL_TIM_IC_CaptureCallback>
 800533c:	e005      	b.n	800534a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800533e:	6878      	ldr	r0, [r7, #4]
 8005340:	f000 f8a3 	bl	800548a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005344:	6878      	ldr	r0, [r7, #4]
 8005346:	f000 f8b4 	bl	80054b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	2200      	movs	r2, #0
 800534e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	691b      	ldr	r3, [r3, #16]
 8005356:	f003 0310 	and.w	r3, r3, #16
 800535a:	2b10      	cmp	r3, #16
 800535c:	d122      	bne.n	80053a4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	68db      	ldr	r3, [r3, #12]
 8005364:	f003 0310 	and.w	r3, r3, #16
 8005368:	2b10      	cmp	r3, #16
 800536a:	d11b      	bne.n	80053a4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	f06f 0210 	mvn.w	r2, #16
 8005374:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	2208      	movs	r2, #8
 800537a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	69db      	ldr	r3, [r3, #28]
 8005382:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005386:	2b00      	cmp	r3, #0
 8005388:	d003      	beq.n	8005392 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800538a:	6878      	ldr	r0, [r7, #4]
 800538c:	f000 f887 	bl	800549e <HAL_TIM_IC_CaptureCallback>
 8005390:	e005      	b.n	800539e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005392:	6878      	ldr	r0, [r7, #4]
 8005394:	f000 f879 	bl	800548a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005398:	6878      	ldr	r0, [r7, #4]
 800539a:	f000 f88a 	bl	80054b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	2200      	movs	r2, #0
 80053a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	691b      	ldr	r3, [r3, #16]
 80053aa:	f003 0301 	and.w	r3, r3, #1
 80053ae:	2b01      	cmp	r3, #1
 80053b0:	d10e      	bne.n	80053d0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	68db      	ldr	r3, [r3, #12]
 80053b8:	f003 0301 	and.w	r3, r3, #1
 80053bc:	2b01      	cmp	r3, #1
 80053be:	d107      	bne.n	80053d0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	f06f 0201 	mvn.w	r2, #1
 80053c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80053ca:	6878      	ldr	r0, [r7, #4]
 80053cc:	f7fc fcd8 	bl	8001d80 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	691b      	ldr	r3, [r3, #16]
 80053d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80053da:	2b80      	cmp	r3, #128	; 0x80
 80053dc:	d10e      	bne.n	80053fc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	68db      	ldr	r3, [r3, #12]
 80053e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80053e8:	2b80      	cmp	r3, #128	; 0x80
 80053ea:	d107      	bne.n	80053fc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80053f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80053f6:	6878      	ldr	r0, [r7, #4]
 80053f8:	f000 f8e8 	bl	80055cc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	691b      	ldr	r3, [r3, #16]
 8005402:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005406:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800540a:	d10e      	bne.n	800542a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	68db      	ldr	r3, [r3, #12]
 8005412:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005416:	2b80      	cmp	r3, #128	; 0x80
 8005418:	d107      	bne.n	800542a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005422:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005424:	6878      	ldr	r0, [r7, #4]
 8005426:	f000 f8db 	bl	80055e0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	691b      	ldr	r3, [r3, #16]
 8005430:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005434:	2b40      	cmp	r3, #64	; 0x40
 8005436:	d10e      	bne.n	8005456 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	68db      	ldr	r3, [r3, #12]
 800543e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005442:	2b40      	cmp	r3, #64	; 0x40
 8005444:	d107      	bne.n	8005456 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800544e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005450:	6878      	ldr	r0, [r7, #4]
 8005452:	f000 f838 	bl	80054c6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	691b      	ldr	r3, [r3, #16]
 800545c:	f003 0320 	and.w	r3, r3, #32
 8005460:	2b20      	cmp	r3, #32
 8005462:	d10e      	bne.n	8005482 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	68db      	ldr	r3, [r3, #12]
 800546a:	f003 0320 	and.w	r3, r3, #32
 800546e:	2b20      	cmp	r3, #32
 8005470:	d107      	bne.n	8005482 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	f06f 0220 	mvn.w	r2, #32
 800547a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800547c:	6878      	ldr	r0, [r7, #4]
 800547e:	f000 f89b 	bl	80055b8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005482:	bf00      	nop
 8005484:	3708      	adds	r7, #8
 8005486:	46bd      	mov	sp, r7
 8005488:	bd80      	pop	{r7, pc}

0800548a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800548a:	b480      	push	{r7}
 800548c:	b083      	sub	sp, #12
 800548e:	af00      	add	r7, sp, #0
 8005490:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005492:	bf00      	nop
 8005494:	370c      	adds	r7, #12
 8005496:	46bd      	mov	sp, r7
 8005498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800549c:	4770      	bx	lr

0800549e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800549e:	b480      	push	{r7}
 80054a0:	b083      	sub	sp, #12
 80054a2:	af00      	add	r7, sp, #0
 80054a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80054a6:	bf00      	nop
 80054a8:	370c      	adds	r7, #12
 80054aa:	46bd      	mov	sp, r7
 80054ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b0:	4770      	bx	lr

080054b2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80054b2:	b480      	push	{r7}
 80054b4:	b083      	sub	sp, #12
 80054b6:	af00      	add	r7, sp, #0
 80054b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80054ba:	bf00      	nop
 80054bc:	370c      	adds	r7, #12
 80054be:	46bd      	mov	sp, r7
 80054c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c4:	4770      	bx	lr

080054c6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80054c6:	b480      	push	{r7}
 80054c8:	b083      	sub	sp, #12
 80054ca:	af00      	add	r7, sp, #0
 80054cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80054ce:	bf00      	nop
 80054d0:	370c      	adds	r7, #12
 80054d2:	46bd      	mov	sp, r7
 80054d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d8:	4770      	bx	lr
	...

080054dc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80054dc:	b480      	push	{r7}
 80054de:	b085      	sub	sp, #20
 80054e0:	af00      	add	r7, sp, #0
 80054e2:	6078      	str	r0, [r7, #4]
 80054e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	4a2e      	ldr	r2, [pc, #184]	; (80055a8 <TIM_Base_SetConfig+0xcc>)
 80054f0:	4293      	cmp	r3, r2
 80054f2:	d003      	beq.n	80054fc <TIM_Base_SetConfig+0x20>
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80054fa:	d108      	bne.n	800550e <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005502:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005504:	683b      	ldr	r3, [r7, #0]
 8005506:	685b      	ldr	r3, [r3, #4]
 8005508:	68fa      	ldr	r2, [r7, #12]
 800550a:	4313      	orrs	r3, r2
 800550c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	4a25      	ldr	r2, [pc, #148]	; (80055a8 <TIM_Base_SetConfig+0xcc>)
 8005512:	4293      	cmp	r3, r2
 8005514:	d00f      	beq.n	8005536 <TIM_Base_SetConfig+0x5a>
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800551c:	d00b      	beq.n	8005536 <TIM_Base_SetConfig+0x5a>
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	4a22      	ldr	r2, [pc, #136]	; (80055ac <TIM_Base_SetConfig+0xd0>)
 8005522:	4293      	cmp	r3, r2
 8005524:	d007      	beq.n	8005536 <TIM_Base_SetConfig+0x5a>
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	4a21      	ldr	r2, [pc, #132]	; (80055b0 <TIM_Base_SetConfig+0xd4>)
 800552a:	4293      	cmp	r3, r2
 800552c:	d003      	beq.n	8005536 <TIM_Base_SetConfig+0x5a>
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	4a20      	ldr	r2, [pc, #128]	; (80055b4 <TIM_Base_SetConfig+0xd8>)
 8005532:	4293      	cmp	r3, r2
 8005534:	d108      	bne.n	8005548 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800553c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800553e:	683b      	ldr	r3, [r7, #0]
 8005540:	68db      	ldr	r3, [r3, #12]
 8005542:	68fa      	ldr	r2, [r7, #12]
 8005544:	4313      	orrs	r3, r2
 8005546:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800554e:	683b      	ldr	r3, [r7, #0]
 8005550:	695b      	ldr	r3, [r3, #20]
 8005552:	4313      	orrs	r3, r2
 8005554:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	68fa      	ldr	r2, [r7, #12]
 800555a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800555c:	683b      	ldr	r3, [r7, #0]
 800555e:	689a      	ldr	r2, [r3, #8]
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005564:	683b      	ldr	r3, [r7, #0]
 8005566:	681a      	ldr	r2, [r3, #0]
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	4a0e      	ldr	r2, [pc, #56]	; (80055a8 <TIM_Base_SetConfig+0xcc>)
 8005570:	4293      	cmp	r3, r2
 8005572:	d00b      	beq.n	800558c <TIM_Base_SetConfig+0xb0>
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	4a0d      	ldr	r2, [pc, #52]	; (80055ac <TIM_Base_SetConfig+0xd0>)
 8005578:	4293      	cmp	r3, r2
 800557a:	d007      	beq.n	800558c <TIM_Base_SetConfig+0xb0>
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	4a0c      	ldr	r2, [pc, #48]	; (80055b0 <TIM_Base_SetConfig+0xd4>)
 8005580:	4293      	cmp	r3, r2
 8005582:	d003      	beq.n	800558c <TIM_Base_SetConfig+0xb0>
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	4a0b      	ldr	r2, [pc, #44]	; (80055b4 <TIM_Base_SetConfig+0xd8>)
 8005588:	4293      	cmp	r3, r2
 800558a:	d103      	bne.n	8005594 <TIM_Base_SetConfig+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800558c:	683b      	ldr	r3, [r7, #0]
 800558e:	691a      	ldr	r2, [r3, #16]
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	2201      	movs	r2, #1
 8005598:	615a      	str	r2, [r3, #20]
}
 800559a:	bf00      	nop
 800559c:	3714      	adds	r7, #20
 800559e:	46bd      	mov	sp, r7
 80055a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a4:	4770      	bx	lr
 80055a6:	bf00      	nop
 80055a8:	40012c00 	.word	0x40012c00
 80055ac:	40014000 	.word	0x40014000
 80055b0:	40014400 	.word	0x40014400
 80055b4:	40014800 	.word	0x40014800

080055b8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80055b8:	b480      	push	{r7}
 80055ba:	b083      	sub	sp, #12
 80055bc:	af00      	add	r7, sp, #0
 80055be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80055c0:	bf00      	nop
 80055c2:	370c      	adds	r7, #12
 80055c4:	46bd      	mov	sp, r7
 80055c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ca:	4770      	bx	lr

080055cc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80055cc:	b480      	push	{r7}
 80055ce:	b083      	sub	sp, #12
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80055d4:	bf00      	nop
 80055d6:	370c      	adds	r7, #12
 80055d8:	46bd      	mov	sp, r7
 80055da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055de:	4770      	bx	lr

080055e0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80055e0:	b480      	push	{r7}
 80055e2:	b083      	sub	sp, #12
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80055e8:	bf00      	nop
 80055ea:	370c      	adds	r7, #12
 80055ec:	46bd      	mov	sp, r7
 80055ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f2:	4770      	bx	lr

080055f4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80055f4:	b580      	push	{r7, lr}
 80055f6:	b082      	sub	sp, #8
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d101      	bne.n	8005606 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005602:	2301      	movs	r3, #1
 8005604:	e040      	b.n	8005688 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800560a:	2b00      	cmp	r3, #0
 800560c:	d106      	bne.n	800561c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	2200      	movs	r2, #0
 8005612:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005616:	6878      	ldr	r0, [r7, #4]
 8005618:	f7fc fcac 	bl	8001f74 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	2224      	movs	r2, #36	; 0x24
 8005620:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	681a      	ldr	r2, [r3, #0]
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	f022 0201 	bic.w	r2, r2, #1
 8005630:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005632:	6878      	ldr	r0, [r7, #4]
 8005634:	f000 f980 	bl	8005938 <UART_SetConfig>
 8005638:	4603      	mov	r3, r0
 800563a:	2b01      	cmp	r3, #1
 800563c:	d101      	bne.n	8005642 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800563e:	2301      	movs	r3, #1
 8005640:	e022      	b.n	8005688 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005646:	2b00      	cmp	r3, #0
 8005648:	d002      	beq.n	8005650 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800564a:	6878      	ldr	r0, [r7, #4]
 800564c:	f000 faaa 	bl	8005ba4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	685a      	ldr	r2, [r3, #4]
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800565e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	689a      	ldr	r2, [r3, #8]
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800566e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	681a      	ldr	r2, [r3, #0]
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f042 0201 	orr.w	r2, r2, #1
 800567e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005680:	6878      	ldr	r0, [r7, #4]
 8005682:	f000 fb31 	bl	8005ce8 <UART_CheckIdleState>
 8005686:	4603      	mov	r3, r0
}
 8005688:	4618      	mov	r0, r3
 800568a:	3708      	adds	r7, #8
 800568c:	46bd      	mov	sp, r7
 800568e:	bd80      	pop	{r7, pc}

08005690 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005690:	b580      	push	{r7, lr}
 8005692:	b08a      	sub	sp, #40	; 0x28
 8005694:	af02      	add	r7, sp, #8
 8005696:	60f8      	str	r0, [r7, #12]
 8005698:	60b9      	str	r1, [r7, #8]
 800569a:	603b      	str	r3, [r7, #0]
 800569c:	4613      	mov	r3, r2
 800569e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80056a4:	2b20      	cmp	r3, #32
 80056a6:	d178      	bne.n	800579a <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 80056a8:	68bb      	ldr	r3, [r7, #8]
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d002      	beq.n	80056b4 <HAL_UART_Transmit+0x24>
 80056ae:	88fb      	ldrh	r3, [r7, #6]
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d101      	bne.n	80056b8 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80056b4:	2301      	movs	r3, #1
 80056b6:	e071      	b.n	800579c <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	2200      	movs	r2, #0
 80056bc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	2221      	movs	r2, #33	; 0x21
 80056c4:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80056c6:	f7fc ffd9 	bl	800267c <HAL_GetTick>
 80056ca:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	88fa      	ldrh	r2, [r7, #6]
 80056d0:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	88fa      	ldrh	r2, [r7, #6]
 80056d8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	689b      	ldr	r3, [r3, #8]
 80056e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80056e4:	d108      	bne.n	80056f8 <HAL_UART_Transmit+0x68>
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	691b      	ldr	r3, [r3, #16]
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d104      	bne.n	80056f8 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80056ee:	2300      	movs	r3, #0
 80056f0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80056f2:	68bb      	ldr	r3, [r7, #8]
 80056f4:	61bb      	str	r3, [r7, #24]
 80056f6:	e003      	b.n	8005700 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80056f8:	68bb      	ldr	r3, [r7, #8]
 80056fa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80056fc:	2300      	movs	r3, #0
 80056fe:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005700:	e030      	b.n	8005764 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005702:	683b      	ldr	r3, [r7, #0]
 8005704:	9300      	str	r3, [sp, #0]
 8005706:	697b      	ldr	r3, [r7, #20]
 8005708:	2200      	movs	r2, #0
 800570a:	2180      	movs	r1, #128	; 0x80
 800570c:	68f8      	ldr	r0, [r7, #12]
 800570e:	f000 fb93 	bl	8005e38 <UART_WaitOnFlagUntilTimeout>
 8005712:	4603      	mov	r3, r0
 8005714:	2b00      	cmp	r3, #0
 8005716:	d004      	beq.n	8005722 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	2220      	movs	r2, #32
 800571c:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 800571e:	2303      	movs	r3, #3
 8005720:	e03c      	b.n	800579c <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 8005722:	69fb      	ldr	r3, [r7, #28]
 8005724:	2b00      	cmp	r3, #0
 8005726:	d10b      	bne.n	8005740 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005728:	69bb      	ldr	r3, [r7, #24]
 800572a:	881a      	ldrh	r2, [r3, #0]
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005734:	b292      	uxth	r2, r2
 8005736:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005738:	69bb      	ldr	r3, [r7, #24]
 800573a:	3302      	adds	r3, #2
 800573c:	61bb      	str	r3, [r7, #24]
 800573e:	e008      	b.n	8005752 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005740:	69fb      	ldr	r3, [r7, #28]
 8005742:	781a      	ldrb	r2, [r3, #0]
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	b292      	uxth	r2, r2
 800574a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800574c:	69fb      	ldr	r3, [r7, #28]
 800574e:	3301      	adds	r3, #1
 8005750:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005758:	b29b      	uxth	r3, r3
 800575a:	3b01      	subs	r3, #1
 800575c:	b29a      	uxth	r2, r3
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800576a:	b29b      	uxth	r3, r3
 800576c:	2b00      	cmp	r3, #0
 800576e:	d1c8      	bne.n	8005702 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005770:	683b      	ldr	r3, [r7, #0]
 8005772:	9300      	str	r3, [sp, #0]
 8005774:	697b      	ldr	r3, [r7, #20]
 8005776:	2200      	movs	r2, #0
 8005778:	2140      	movs	r1, #64	; 0x40
 800577a:	68f8      	ldr	r0, [r7, #12]
 800577c:	f000 fb5c 	bl	8005e38 <UART_WaitOnFlagUntilTimeout>
 8005780:	4603      	mov	r3, r0
 8005782:	2b00      	cmp	r3, #0
 8005784:	d004      	beq.n	8005790 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	2220      	movs	r2, #32
 800578a:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 800578c:	2303      	movs	r3, #3
 800578e:	e005      	b.n	800579c <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	2220      	movs	r2, #32
 8005794:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8005796:	2300      	movs	r3, #0
 8005798:	e000      	b.n	800579c <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 800579a:	2302      	movs	r3, #2
  }
}
 800579c:	4618      	mov	r0, r3
 800579e:	3720      	adds	r7, #32
 80057a0:	46bd      	mov	sp, r7
 80057a2:	bd80      	pop	{r7, pc}

080057a4 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80057a4:	b580      	push	{r7, lr}
 80057a6:	b08a      	sub	sp, #40	; 0x28
 80057a8:	af02      	add	r7, sp, #8
 80057aa:	60f8      	str	r0, [r7, #12]
 80057ac:	60b9      	str	r1, [r7, #8]
 80057ae:	603b      	str	r3, [r7, #0]
 80057b0:	4613      	mov	r3, r2
 80057b2:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80057ba:	2b20      	cmp	r3, #32
 80057bc:	f040 80b6 	bne.w	800592c <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 80057c0:	68bb      	ldr	r3, [r7, #8]
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d002      	beq.n	80057cc <HAL_UART_Receive+0x28>
 80057c6:	88fb      	ldrh	r3, [r7, #6]
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d101      	bne.n	80057d0 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 80057cc:	2301      	movs	r3, #1
 80057ce:	e0ae      	b.n	800592e <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	2200      	movs	r2, #0
 80057d4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	2222      	movs	r2, #34	; 0x22
 80057dc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	2200      	movs	r2, #0
 80057e4:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80057e6:	f7fc ff49 	bl	800267c <HAL_GetTick>
 80057ea:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	88fa      	ldrh	r2, [r7, #6]
 80057f0:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	88fa      	ldrh	r2, [r7, #6]
 80057f8:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	689b      	ldr	r3, [r3, #8]
 8005800:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005804:	d10e      	bne.n	8005824 <HAL_UART_Receive+0x80>
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	691b      	ldr	r3, [r3, #16]
 800580a:	2b00      	cmp	r3, #0
 800580c:	d105      	bne.n	800581a <HAL_UART_Receive+0x76>
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	f240 12ff 	movw	r2, #511	; 0x1ff
 8005814:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005818:	e02d      	b.n	8005876 <HAL_UART_Receive+0xd2>
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	22ff      	movs	r2, #255	; 0xff
 800581e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005822:	e028      	b.n	8005876 <HAL_UART_Receive+0xd2>
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	689b      	ldr	r3, [r3, #8]
 8005828:	2b00      	cmp	r3, #0
 800582a:	d10d      	bne.n	8005848 <HAL_UART_Receive+0xa4>
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	691b      	ldr	r3, [r3, #16]
 8005830:	2b00      	cmp	r3, #0
 8005832:	d104      	bne.n	800583e <HAL_UART_Receive+0x9a>
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	22ff      	movs	r2, #255	; 0xff
 8005838:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800583c:	e01b      	b.n	8005876 <HAL_UART_Receive+0xd2>
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	227f      	movs	r2, #127	; 0x7f
 8005842:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005846:	e016      	b.n	8005876 <HAL_UART_Receive+0xd2>
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	689b      	ldr	r3, [r3, #8]
 800584c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005850:	d10d      	bne.n	800586e <HAL_UART_Receive+0xca>
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	691b      	ldr	r3, [r3, #16]
 8005856:	2b00      	cmp	r3, #0
 8005858:	d104      	bne.n	8005864 <HAL_UART_Receive+0xc0>
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	227f      	movs	r2, #127	; 0x7f
 800585e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005862:	e008      	b.n	8005876 <HAL_UART_Receive+0xd2>
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	223f      	movs	r2, #63	; 0x3f
 8005868:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800586c:	e003      	b.n	8005876 <HAL_UART_Receive+0xd2>
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	2200      	movs	r2, #0
 8005872:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800587c:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	689b      	ldr	r3, [r3, #8]
 8005882:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005886:	d108      	bne.n	800589a <HAL_UART_Receive+0xf6>
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	691b      	ldr	r3, [r3, #16]
 800588c:	2b00      	cmp	r3, #0
 800588e:	d104      	bne.n	800589a <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8005890:	2300      	movs	r3, #0
 8005892:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005894:	68bb      	ldr	r3, [r7, #8]
 8005896:	61bb      	str	r3, [r7, #24]
 8005898:	e003      	b.n	80058a2 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 800589a:	68bb      	ldr	r3, [r7, #8]
 800589c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800589e:	2300      	movs	r3, #0
 80058a0:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80058a2:	e037      	b.n	8005914 <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80058a4:	683b      	ldr	r3, [r7, #0]
 80058a6:	9300      	str	r3, [sp, #0]
 80058a8:	697b      	ldr	r3, [r7, #20]
 80058aa:	2200      	movs	r2, #0
 80058ac:	2120      	movs	r1, #32
 80058ae:	68f8      	ldr	r0, [r7, #12]
 80058b0:	f000 fac2 	bl	8005e38 <UART_WaitOnFlagUntilTimeout>
 80058b4:	4603      	mov	r3, r0
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d005      	beq.n	80058c6 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	2220      	movs	r2, #32
 80058be:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 80058c2:	2303      	movs	r3, #3
 80058c4:	e033      	b.n	800592e <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 80058c6:	69fb      	ldr	r3, [r7, #28]
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d10c      	bne.n	80058e6 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80058d2:	b29a      	uxth	r2, r3
 80058d4:	8a7b      	ldrh	r3, [r7, #18]
 80058d6:	4013      	ands	r3, r2
 80058d8:	b29a      	uxth	r2, r3
 80058da:	69bb      	ldr	r3, [r7, #24]
 80058dc:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80058de:	69bb      	ldr	r3, [r7, #24]
 80058e0:	3302      	adds	r3, #2
 80058e2:	61bb      	str	r3, [r7, #24]
 80058e4:	e00d      	b.n	8005902 <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80058ec:	b29b      	uxth	r3, r3
 80058ee:	b2da      	uxtb	r2, r3
 80058f0:	8a7b      	ldrh	r3, [r7, #18]
 80058f2:	b2db      	uxtb	r3, r3
 80058f4:	4013      	ands	r3, r2
 80058f6:	b2da      	uxtb	r2, r3
 80058f8:	69fb      	ldr	r3, [r7, #28]
 80058fa:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80058fc:	69fb      	ldr	r3, [r7, #28]
 80058fe:	3301      	adds	r3, #1
 8005900:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005908:	b29b      	uxth	r3, r3
 800590a:	3b01      	subs	r3, #1
 800590c:	b29a      	uxth	r2, r3
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800591a:	b29b      	uxth	r3, r3
 800591c:	2b00      	cmp	r3, #0
 800591e:	d1c1      	bne.n	80058a4 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	2220      	movs	r2, #32
 8005924:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    return HAL_OK;
 8005928:	2300      	movs	r3, #0
 800592a:	e000      	b.n	800592e <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 800592c:	2302      	movs	r3, #2
  }
}
 800592e:	4618      	mov	r0, r3
 8005930:	3720      	adds	r7, #32
 8005932:	46bd      	mov	sp, r7
 8005934:	bd80      	pop	{r7, pc}
	...

08005938 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005938:	b580      	push	{r7, lr}
 800593a:	b088      	sub	sp, #32
 800593c:	af00      	add	r7, sp, #0
 800593e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005940:	2300      	movs	r3, #0
 8005942:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	689a      	ldr	r2, [r3, #8]
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	691b      	ldr	r3, [r3, #16]
 800594c:	431a      	orrs	r2, r3
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	695b      	ldr	r3, [r3, #20]
 8005952:	431a      	orrs	r2, r3
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	69db      	ldr	r3, [r3, #28]
 8005958:	4313      	orrs	r3, r2
 800595a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	681a      	ldr	r2, [r3, #0]
 8005962:	4b8a      	ldr	r3, [pc, #552]	; (8005b8c <UART_SetConfig+0x254>)
 8005964:	4013      	ands	r3, r2
 8005966:	687a      	ldr	r2, [r7, #4]
 8005968:	6812      	ldr	r2, [r2, #0]
 800596a:	6979      	ldr	r1, [r7, #20]
 800596c:	430b      	orrs	r3, r1
 800596e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	685b      	ldr	r3, [r3, #4]
 8005976:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	68da      	ldr	r2, [r3, #12]
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	430a      	orrs	r2, r1
 8005984:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	699b      	ldr	r3, [r3, #24]
 800598a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	6a1b      	ldr	r3, [r3, #32]
 8005990:	697a      	ldr	r2, [r7, #20]
 8005992:	4313      	orrs	r3, r2
 8005994:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	689b      	ldr	r3, [r3, #8]
 800599c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	697a      	ldr	r2, [r7, #20]
 80059a6:	430a      	orrs	r2, r1
 80059a8:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	4a78      	ldr	r2, [pc, #480]	; (8005b90 <UART_SetConfig+0x258>)
 80059b0:	4293      	cmp	r3, r2
 80059b2:	d120      	bne.n	80059f6 <UART_SetConfig+0xbe>
 80059b4:	4b77      	ldr	r3, [pc, #476]	; (8005b94 <UART_SetConfig+0x25c>)
 80059b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059b8:	f003 0303 	and.w	r3, r3, #3
 80059bc:	2b03      	cmp	r3, #3
 80059be:	d817      	bhi.n	80059f0 <UART_SetConfig+0xb8>
 80059c0:	a201      	add	r2, pc, #4	; (adr r2, 80059c8 <UART_SetConfig+0x90>)
 80059c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059c6:	bf00      	nop
 80059c8:	080059d9 	.word	0x080059d9
 80059cc:	080059e5 	.word	0x080059e5
 80059d0:	080059eb 	.word	0x080059eb
 80059d4:	080059df 	.word	0x080059df
 80059d8:	2300      	movs	r3, #0
 80059da:	77fb      	strb	r3, [r7, #31]
 80059dc:	e01d      	b.n	8005a1a <UART_SetConfig+0xe2>
 80059de:	2302      	movs	r3, #2
 80059e0:	77fb      	strb	r3, [r7, #31]
 80059e2:	e01a      	b.n	8005a1a <UART_SetConfig+0xe2>
 80059e4:	2304      	movs	r3, #4
 80059e6:	77fb      	strb	r3, [r7, #31]
 80059e8:	e017      	b.n	8005a1a <UART_SetConfig+0xe2>
 80059ea:	2308      	movs	r3, #8
 80059ec:	77fb      	strb	r3, [r7, #31]
 80059ee:	e014      	b.n	8005a1a <UART_SetConfig+0xe2>
 80059f0:	2310      	movs	r3, #16
 80059f2:	77fb      	strb	r3, [r7, #31]
 80059f4:	e011      	b.n	8005a1a <UART_SetConfig+0xe2>
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	4a67      	ldr	r2, [pc, #412]	; (8005b98 <UART_SetConfig+0x260>)
 80059fc:	4293      	cmp	r3, r2
 80059fe:	d102      	bne.n	8005a06 <UART_SetConfig+0xce>
 8005a00:	2300      	movs	r3, #0
 8005a02:	77fb      	strb	r3, [r7, #31]
 8005a04:	e009      	b.n	8005a1a <UART_SetConfig+0xe2>
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	4a64      	ldr	r2, [pc, #400]	; (8005b9c <UART_SetConfig+0x264>)
 8005a0c:	4293      	cmp	r3, r2
 8005a0e:	d102      	bne.n	8005a16 <UART_SetConfig+0xde>
 8005a10:	2300      	movs	r3, #0
 8005a12:	77fb      	strb	r3, [r7, #31]
 8005a14:	e001      	b.n	8005a1a <UART_SetConfig+0xe2>
 8005a16:	2310      	movs	r3, #16
 8005a18:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	69db      	ldr	r3, [r3, #28]
 8005a1e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005a22:	d15a      	bne.n	8005ada <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 8005a24:	7ffb      	ldrb	r3, [r7, #31]
 8005a26:	2b08      	cmp	r3, #8
 8005a28:	d827      	bhi.n	8005a7a <UART_SetConfig+0x142>
 8005a2a:	a201      	add	r2, pc, #4	; (adr r2, 8005a30 <UART_SetConfig+0xf8>)
 8005a2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a30:	08005a55 	.word	0x08005a55
 8005a34:	08005a5d 	.word	0x08005a5d
 8005a38:	08005a65 	.word	0x08005a65
 8005a3c:	08005a7b 	.word	0x08005a7b
 8005a40:	08005a6b 	.word	0x08005a6b
 8005a44:	08005a7b 	.word	0x08005a7b
 8005a48:	08005a7b 	.word	0x08005a7b
 8005a4c:	08005a7b 	.word	0x08005a7b
 8005a50:	08005a73 	.word	0x08005a73
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005a54:	f7ff f8aa 	bl	8004bac <HAL_RCC_GetPCLK1Freq>
 8005a58:	61b8      	str	r0, [r7, #24]
        break;
 8005a5a:	e013      	b.n	8005a84 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005a5c:	f7ff f8c8 	bl	8004bf0 <HAL_RCC_GetPCLK2Freq>
 8005a60:	61b8      	str	r0, [r7, #24]
        break;
 8005a62:	e00f      	b.n	8005a84 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005a64:	4b4e      	ldr	r3, [pc, #312]	; (8005ba0 <UART_SetConfig+0x268>)
 8005a66:	61bb      	str	r3, [r7, #24]
        break;
 8005a68:	e00c      	b.n	8005a84 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005a6a:	f7ff f829 	bl	8004ac0 <HAL_RCC_GetSysClockFreq>
 8005a6e:	61b8      	str	r0, [r7, #24]
        break;
 8005a70:	e008      	b.n	8005a84 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005a72:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005a76:	61bb      	str	r3, [r7, #24]
        break;
 8005a78:	e004      	b.n	8005a84 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 8005a7a:	2300      	movs	r3, #0
 8005a7c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005a7e:	2301      	movs	r3, #1
 8005a80:	77bb      	strb	r3, [r7, #30]
        break;
 8005a82:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005a84:	69bb      	ldr	r3, [r7, #24]
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d074      	beq.n	8005b74 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005a8a:	69bb      	ldr	r3, [r7, #24]
 8005a8c:	005a      	lsls	r2, r3, #1
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	685b      	ldr	r3, [r3, #4]
 8005a92:	085b      	lsrs	r3, r3, #1
 8005a94:	441a      	add	r2, r3
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	685b      	ldr	r3, [r3, #4]
 8005a9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a9e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005aa0:	693b      	ldr	r3, [r7, #16]
 8005aa2:	2b0f      	cmp	r3, #15
 8005aa4:	d916      	bls.n	8005ad4 <UART_SetConfig+0x19c>
 8005aa6:	693b      	ldr	r3, [r7, #16]
 8005aa8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005aac:	d212      	bcs.n	8005ad4 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005aae:	693b      	ldr	r3, [r7, #16]
 8005ab0:	b29b      	uxth	r3, r3
 8005ab2:	f023 030f 	bic.w	r3, r3, #15
 8005ab6:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005ab8:	693b      	ldr	r3, [r7, #16]
 8005aba:	085b      	lsrs	r3, r3, #1
 8005abc:	b29b      	uxth	r3, r3
 8005abe:	f003 0307 	and.w	r3, r3, #7
 8005ac2:	b29a      	uxth	r2, r3
 8005ac4:	89fb      	ldrh	r3, [r7, #14]
 8005ac6:	4313      	orrs	r3, r2
 8005ac8:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	89fa      	ldrh	r2, [r7, #14]
 8005ad0:	60da      	str	r2, [r3, #12]
 8005ad2:	e04f      	b.n	8005b74 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8005ad4:	2301      	movs	r3, #1
 8005ad6:	77bb      	strb	r3, [r7, #30]
 8005ad8:	e04c      	b.n	8005b74 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005ada:	7ffb      	ldrb	r3, [r7, #31]
 8005adc:	2b08      	cmp	r3, #8
 8005ade:	d828      	bhi.n	8005b32 <UART_SetConfig+0x1fa>
 8005ae0:	a201      	add	r2, pc, #4	; (adr r2, 8005ae8 <UART_SetConfig+0x1b0>)
 8005ae2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ae6:	bf00      	nop
 8005ae8:	08005b0d 	.word	0x08005b0d
 8005aec:	08005b15 	.word	0x08005b15
 8005af0:	08005b1d 	.word	0x08005b1d
 8005af4:	08005b33 	.word	0x08005b33
 8005af8:	08005b23 	.word	0x08005b23
 8005afc:	08005b33 	.word	0x08005b33
 8005b00:	08005b33 	.word	0x08005b33
 8005b04:	08005b33 	.word	0x08005b33
 8005b08:	08005b2b 	.word	0x08005b2b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005b0c:	f7ff f84e 	bl	8004bac <HAL_RCC_GetPCLK1Freq>
 8005b10:	61b8      	str	r0, [r7, #24]
        break;
 8005b12:	e013      	b.n	8005b3c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005b14:	f7ff f86c 	bl	8004bf0 <HAL_RCC_GetPCLK2Freq>
 8005b18:	61b8      	str	r0, [r7, #24]
        break;
 8005b1a:	e00f      	b.n	8005b3c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005b1c:	4b20      	ldr	r3, [pc, #128]	; (8005ba0 <UART_SetConfig+0x268>)
 8005b1e:	61bb      	str	r3, [r7, #24]
        break;
 8005b20:	e00c      	b.n	8005b3c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005b22:	f7fe ffcd 	bl	8004ac0 <HAL_RCC_GetSysClockFreq>
 8005b26:	61b8      	str	r0, [r7, #24]
        break;
 8005b28:	e008      	b.n	8005b3c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005b2a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005b2e:	61bb      	str	r3, [r7, #24]
        break;
 8005b30:	e004      	b.n	8005b3c <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8005b32:	2300      	movs	r3, #0
 8005b34:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005b36:	2301      	movs	r3, #1
 8005b38:	77bb      	strb	r3, [r7, #30]
        break;
 8005b3a:	bf00      	nop
    }

    if (pclk != 0U)
 8005b3c:	69bb      	ldr	r3, [r7, #24]
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d018      	beq.n	8005b74 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	685b      	ldr	r3, [r3, #4]
 8005b46:	085a      	lsrs	r2, r3, #1
 8005b48:	69bb      	ldr	r3, [r7, #24]
 8005b4a:	441a      	add	r2, r3
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	685b      	ldr	r3, [r3, #4]
 8005b50:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b54:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005b56:	693b      	ldr	r3, [r7, #16]
 8005b58:	2b0f      	cmp	r3, #15
 8005b5a:	d909      	bls.n	8005b70 <UART_SetConfig+0x238>
 8005b5c:	693b      	ldr	r3, [r7, #16]
 8005b5e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005b62:	d205      	bcs.n	8005b70 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005b64:	693b      	ldr	r3, [r7, #16]
 8005b66:	b29a      	uxth	r2, r3
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	60da      	str	r2, [r3, #12]
 8005b6e:	e001      	b.n	8005b74 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8005b70:	2301      	movs	r3, #1
 8005b72:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	2200      	movs	r2, #0
 8005b78:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	2200      	movs	r2, #0
 8005b7e:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8005b80:	7fbb      	ldrb	r3, [r7, #30]
}
 8005b82:	4618      	mov	r0, r3
 8005b84:	3720      	adds	r7, #32
 8005b86:	46bd      	mov	sp, r7
 8005b88:	bd80      	pop	{r7, pc}
 8005b8a:	bf00      	nop
 8005b8c:	efff69f3 	.word	0xefff69f3
 8005b90:	40013800 	.word	0x40013800
 8005b94:	40021000 	.word	0x40021000
 8005b98:	40004400 	.word	0x40004400
 8005b9c:	40004800 	.word	0x40004800
 8005ba0:	007a1200 	.word	0x007a1200

08005ba4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005ba4:	b480      	push	{r7}
 8005ba6:	b083      	sub	sp, #12
 8005ba8:	af00      	add	r7, sp, #0
 8005baa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bb0:	f003 0301 	and.w	r3, r3, #1
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d00a      	beq.n	8005bce <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	685b      	ldr	r3, [r3, #4]
 8005bbe:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	430a      	orrs	r2, r1
 8005bcc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bd2:	f003 0302 	and.w	r3, r3, #2
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d00a      	beq.n	8005bf0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	685b      	ldr	r3, [r3, #4]
 8005be0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	430a      	orrs	r2, r1
 8005bee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bf4:	f003 0304 	and.w	r3, r3, #4
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d00a      	beq.n	8005c12 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	685b      	ldr	r3, [r3, #4]
 8005c02:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	430a      	orrs	r2, r1
 8005c10:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c16:	f003 0308 	and.w	r3, r3, #8
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d00a      	beq.n	8005c34 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	685b      	ldr	r3, [r3, #4]
 8005c24:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	430a      	orrs	r2, r1
 8005c32:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c38:	f003 0310 	and.w	r3, r3, #16
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d00a      	beq.n	8005c56 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	689b      	ldr	r3, [r3, #8]
 8005c46:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	430a      	orrs	r2, r1
 8005c54:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c5a:	f003 0320 	and.w	r3, r3, #32
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d00a      	beq.n	8005c78 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	689b      	ldr	r3, [r3, #8]
 8005c68:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	430a      	orrs	r2, r1
 8005c76:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d01a      	beq.n	8005cba <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	685b      	ldr	r3, [r3, #4]
 8005c8a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	430a      	orrs	r2, r1
 8005c98:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c9e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005ca2:	d10a      	bne.n	8005cba <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	685b      	ldr	r3, [r3, #4]
 8005caa:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	430a      	orrs	r2, r1
 8005cb8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cbe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d00a      	beq.n	8005cdc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	685b      	ldr	r3, [r3, #4]
 8005ccc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	430a      	orrs	r2, r1
 8005cda:	605a      	str	r2, [r3, #4]
  }
}
 8005cdc:	bf00      	nop
 8005cde:	370c      	adds	r7, #12
 8005ce0:	46bd      	mov	sp, r7
 8005ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce6:	4770      	bx	lr

08005ce8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005ce8:	b580      	push	{r7, lr}
 8005cea:	b098      	sub	sp, #96	; 0x60
 8005cec:	af02      	add	r7, sp, #8
 8005cee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	2200      	movs	r2, #0
 8005cf4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005cf8:	f7fc fcc0 	bl	800267c <HAL_GetTick>
 8005cfc:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	f003 0308 	and.w	r3, r3, #8
 8005d08:	2b08      	cmp	r3, #8
 8005d0a:	d12e      	bne.n	8005d6a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005d0c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005d10:	9300      	str	r3, [sp, #0]
 8005d12:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005d14:	2200      	movs	r2, #0
 8005d16:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005d1a:	6878      	ldr	r0, [r7, #4]
 8005d1c:	f000 f88c 	bl	8005e38 <UART_WaitOnFlagUntilTimeout>
 8005d20:	4603      	mov	r3, r0
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d021      	beq.n	8005d6a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d2e:	e853 3f00 	ldrex	r3, [r3]
 8005d32:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005d34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005d36:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005d3a:	653b      	str	r3, [r7, #80]	; 0x50
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	461a      	mov	r2, r3
 8005d42:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005d44:	647b      	str	r3, [r7, #68]	; 0x44
 8005d46:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d48:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005d4a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005d4c:	e841 2300 	strex	r3, r2, [r1]
 8005d50:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005d52:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d1e6      	bne.n	8005d26 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	2220      	movs	r2, #32
 8005d5c:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	2200      	movs	r2, #0
 8005d62:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005d66:	2303      	movs	r3, #3
 8005d68:	e062      	b.n	8005e30 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	f003 0304 	and.w	r3, r3, #4
 8005d74:	2b04      	cmp	r3, #4
 8005d76:	d149      	bne.n	8005e0c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005d78:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005d7c:	9300      	str	r3, [sp, #0]
 8005d7e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005d80:	2200      	movs	r2, #0
 8005d82:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005d86:	6878      	ldr	r0, [r7, #4]
 8005d88:	f000 f856 	bl	8005e38 <UART_WaitOnFlagUntilTimeout>
 8005d8c:	4603      	mov	r3, r0
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d03c      	beq.n	8005e0c <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d9a:	e853 3f00 	ldrex	r3, [r3]
 8005d9e:	623b      	str	r3, [r7, #32]
   return(result);
 8005da0:	6a3b      	ldr	r3, [r7, #32]
 8005da2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005da6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	461a      	mov	r2, r3
 8005dae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005db0:	633b      	str	r3, [r7, #48]	; 0x30
 8005db2:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005db4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005db6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005db8:	e841 2300 	strex	r3, r2, [r1]
 8005dbc:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005dbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d1e6      	bne.n	8005d92 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	3308      	adds	r3, #8
 8005dca:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dcc:	693b      	ldr	r3, [r7, #16]
 8005dce:	e853 3f00 	ldrex	r3, [r3]
 8005dd2:	60fb      	str	r3, [r7, #12]
   return(result);
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	f023 0301 	bic.w	r3, r3, #1
 8005dda:	64bb      	str	r3, [r7, #72]	; 0x48
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	3308      	adds	r3, #8
 8005de2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005de4:	61fa      	str	r2, [r7, #28]
 8005de6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005de8:	69b9      	ldr	r1, [r7, #24]
 8005dea:	69fa      	ldr	r2, [r7, #28]
 8005dec:	e841 2300 	strex	r3, r2, [r1]
 8005df0:	617b      	str	r3, [r7, #20]
   return(result);
 8005df2:	697b      	ldr	r3, [r7, #20]
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d1e5      	bne.n	8005dc4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2220      	movs	r2, #32
 8005dfc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	2200      	movs	r2, #0
 8005e04:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005e08:	2303      	movs	r3, #3
 8005e0a:	e011      	b.n	8005e30 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	2220      	movs	r2, #32
 8005e10:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	2220      	movs	r2, #32
 8005e16:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	2200      	movs	r2, #0
 8005e1e:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	2200      	movs	r2, #0
 8005e24:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	2200      	movs	r2, #0
 8005e2a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8005e2e:	2300      	movs	r3, #0
}
 8005e30:	4618      	mov	r0, r3
 8005e32:	3758      	adds	r7, #88	; 0x58
 8005e34:	46bd      	mov	sp, r7
 8005e36:	bd80      	pop	{r7, pc}

08005e38 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005e38:	b580      	push	{r7, lr}
 8005e3a:	b084      	sub	sp, #16
 8005e3c:	af00      	add	r7, sp, #0
 8005e3e:	60f8      	str	r0, [r7, #12]
 8005e40:	60b9      	str	r1, [r7, #8]
 8005e42:	603b      	str	r3, [r7, #0]
 8005e44:	4613      	mov	r3, r2
 8005e46:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005e48:	e049      	b.n	8005ede <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005e4a:	69bb      	ldr	r3, [r7, #24]
 8005e4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e50:	d045      	beq.n	8005ede <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005e52:	f7fc fc13 	bl	800267c <HAL_GetTick>
 8005e56:	4602      	mov	r2, r0
 8005e58:	683b      	ldr	r3, [r7, #0]
 8005e5a:	1ad3      	subs	r3, r2, r3
 8005e5c:	69ba      	ldr	r2, [r7, #24]
 8005e5e:	429a      	cmp	r2, r3
 8005e60:	d302      	bcc.n	8005e68 <UART_WaitOnFlagUntilTimeout+0x30>
 8005e62:	69bb      	ldr	r3, [r7, #24]
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d101      	bne.n	8005e6c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005e68:	2303      	movs	r3, #3
 8005e6a:	e048      	b.n	8005efe <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	f003 0304 	and.w	r3, r3, #4
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d031      	beq.n	8005ede <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	69db      	ldr	r3, [r3, #28]
 8005e80:	f003 0308 	and.w	r3, r3, #8
 8005e84:	2b08      	cmp	r3, #8
 8005e86:	d110      	bne.n	8005eaa <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	2208      	movs	r2, #8
 8005e8e:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8005e90:	68f8      	ldr	r0, [r7, #12]
 8005e92:	f000 f838 	bl	8005f06 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	2208      	movs	r2, #8
 8005e9a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	2200      	movs	r2, #0
 8005ea2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 8005ea6:	2301      	movs	r3, #1
 8005ea8:	e029      	b.n	8005efe <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	69db      	ldr	r3, [r3, #28]
 8005eb0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005eb4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005eb8:	d111      	bne.n	8005ede <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005ec2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005ec4:	68f8      	ldr	r0, [r7, #12]
 8005ec6:	f000 f81e 	bl	8005f06 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	2220      	movs	r2, #32
 8005ece:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	2200      	movs	r2, #0
 8005ed6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8005eda:	2303      	movs	r3, #3
 8005edc:	e00f      	b.n	8005efe <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	69da      	ldr	r2, [r3, #28]
 8005ee4:	68bb      	ldr	r3, [r7, #8]
 8005ee6:	4013      	ands	r3, r2
 8005ee8:	68ba      	ldr	r2, [r7, #8]
 8005eea:	429a      	cmp	r2, r3
 8005eec:	bf0c      	ite	eq
 8005eee:	2301      	moveq	r3, #1
 8005ef0:	2300      	movne	r3, #0
 8005ef2:	b2db      	uxtb	r3, r3
 8005ef4:	461a      	mov	r2, r3
 8005ef6:	79fb      	ldrb	r3, [r7, #7]
 8005ef8:	429a      	cmp	r2, r3
 8005efa:	d0a6      	beq.n	8005e4a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005efc:	2300      	movs	r3, #0
}
 8005efe:	4618      	mov	r0, r3
 8005f00:	3710      	adds	r7, #16
 8005f02:	46bd      	mov	sp, r7
 8005f04:	bd80      	pop	{r7, pc}

08005f06 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005f06:	b480      	push	{r7}
 8005f08:	b095      	sub	sp, #84	; 0x54
 8005f0a:	af00      	add	r7, sp, #0
 8005f0c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f16:	e853 3f00 	ldrex	r3, [r3]
 8005f1a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005f1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f1e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005f22:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	461a      	mov	r2, r3
 8005f2a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005f2c:	643b      	str	r3, [r7, #64]	; 0x40
 8005f2e:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f30:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005f32:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005f34:	e841 2300 	strex	r3, r2, [r1]
 8005f38:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005f3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d1e6      	bne.n	8005f0e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	3308      	adds	r3, #8
 8005f46:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f48:	6a3b      	ldr	r3, [r7, #32]
 8005f4a:	e853 3f00 	ldrex	r3, [r3]
 8005f4e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005f50:	69fb      	ldr	r3, [r7, #28]
 8005f52:	f023 0301 	bic.w	r3, r3, #1
 8005f56:	64bb      	str	r3, [r7, #72]	; 0x48
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	3308      	adds	r3, #8
 8005f5e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005f60:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005f62:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f64:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005f66:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005f68:	e841 2300 	strex	r3, r2, [r1]
 8005f6c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005f6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d1e5      	bne.n	8005f40 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005f78:	2b01      	cmp	r3, #1
 8005f7a:	d118      	bne.n	8005fae <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	e853 3f00 	ldrex	r3, [r3]
 8005f88:	60bb      	str	r3, [r7, #8]
   return(result);
 8005f8a:	68bb      	ldr	r3, [r7, #8]
 8005f8c:	f023 0310 	bic.w	r3, r3, #16
 8005f90:	647b      	str	r3, [r7, #68]	; 0x44
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	461a      	mov	r2, r3
 8005f98:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005f9a:	61bb      	str	r3, [r7, #24]
 8005f9c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f9e:	6979      	ldr	r1, [r7, #20]
 8005fa0:	69ba      	ldr	r2, [r7, #24]
 8005fa2:	e841 2300 	strex	r3, r2, [r1]
 8005fa6:	613b      	str	r3, [r7, #16]
   return(result);
 8005fa8:	693b      	ldr	r3, [r7, #16]
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d1e6      	bne.n	8005f7c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	2220      	movs	r2, #32
 8005fb2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	2200      	movs	r2, #0
 8005fba:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	2200      	movs	r2, #0
 8005fc0:	669a      	str	r2, [r3, #104]	; 0x68
}
 8005fc2:	bf00      	nop
 8005fc4:	3754      	adds	r7, #84	; 0x54
 8005fc6:	46bd      	mov	sp, r7
 8005fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fcc:	4770      	bx	lr

08005fce <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8005fce:	b480      	push	{r7}
 8005fd0:	b085      	sub	sp, #20
 8005fd2:	af00      	add	r7, sp, #0
 8005fd4:	4603      	mov	r3, r0
 8005fd6:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8005fd8:	2300      	movs	r3, #0
 8005fda:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8005fdc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005fe0:	2b84      	cmp	r3, #132	; 0x84
 8005fe2:	d005      	beq.n	8005ff0 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8005fe4:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	4413      	add	r3, r2
 8005fec:	3303      	adds	r3, #3
 8005fee:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8005ff0:	68fb      	ldr	r3, [r7, #12]
}
 8005ff2:	4618      	mov	r0, r3
 8005ff4:	3714      	adds	r7, #20
 8005ff6:	46bd      	mov	sp, r7
 8005ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ffc:	4770      	bx	lr

08005ffe <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8005ffe:	b580      	push	{r7, lr}
 8006000:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8006002:	f001 f8b9 	bl	8007178 <vTaskStartScheduler>
  
  return osOK;
 8006006:	2300      	movs	r3, #0
}
 8006008:	4618      	mov	r0, r3
 800600a:	bd80      	pop	{r7, pc}

0800600c <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800600c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800600e:	b089      	sub	sp, #36	; 0x24
 8006010:	af04      	add	r7, sp, #16
 8006012:	6078      	str	r0, [r7, #4]
 8006014:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	695b      	ldr	r3, [r3, #20]
 800601a:	2b00      	cmp	r3, #0
 800601c:	d020      	beq.n	8006060 <osThreadCreate+0x54>
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	699b      	ldr	r3, [r3, #24]
 8006022:	2b00      	cmp	r3, #0
 8006024:	d01c      	beq.n	8006060 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	685c      	ldr	r4, [r3, #4]
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	691e      	ldr	r6, [r3, #16]
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006038:	4618      	mov	r0, r3
 800603a:	f7ff ffc8 	bl	8005fce <makeFreeRtosPriority>
 800603e:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	695b      	ldr	r3, [r3, #20]
 8006044:	687a      	ldr	r2, [r7, #4]
 8006046:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006048:	9202      	str	r2, [sp, #8]
 800604a:	9301      	str	r3, [sp, #4]
 800604c:	9100      	str	r1, [sp, #0]
 800604e:	683b      	ldr	r3, [r7, #0]
 8006050:	4632      	mov	r2, r6
 8006052:	4629      	mov	r1, r5
 8006054:	4620      	mov	r0, r4
 8006056:	f000 fed1 	bl	8006dfc <xTaskCreateStatic>
 800605a:	4603      	mov	r3, r0
 800605c:	60fb      	str	r3, [r7, #12]
 800605e:	e01c      	b.n	800609a <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	685c      	ldr	r4, [r3, #4]
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800606c:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006074:	4618      	mov	r0, r3
 8006076:	f7ff ffaa 	bl	8005fce <makeFreeRtosPriority>
 800607a:	4602      	mov	r2, r0
 800607c:	f107 030c 	add.w	r3, r7, #12
 8006080:	9301      	str	r3, [sp, #4]
 8006082:	9200      	str	r2, [sp, #0]
 8006084:	683b      	ldr	r3, [r7, #0]
 8006086:	4632      	mov	r2, r6
 8006088:	4629      	mov	r1, r5
 800608a:	4620      	mov	r0, r4
 800608c:	f000 ff12 	bl	8006eb4 <xTaskCreate>
 8006090:	4603      	mov	r3, r0
 8006092:	2b01      	cmp	r3, #1
 8006094:	d001      	beq.n	800609a <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8006096:	2300      	movs	r3, #0
 8006098:	e000      	b.n	800609c <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800609a:	68fb      	ldr	r3, [r7, #12]
}
 800609c:	4618      	mov	r0, r3
 800609e:	3714      	adds	r7, #20
 80060a0:	46bd      	mov	sp, r7
 80060a2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080060a4 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80060a4:	b580      	push	{r7, lr}
 80060a6:	b084      	sub	sp, #16
 80060a8:	af00      	add	r7, sp, #0
 80060aa:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d001      	beq.n	80060ba <osDelay+0x16>
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	e000      	b.n	80060bc <osDelay+0x18>
 80060ba:	2301      	movs	r3, #1
 80060bc:	4618      	mov	r0, r3
 80060be:	f001 f827 	bl	8007110 <vTaskDelay>
  
  return osOK;
 80060c2:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80060c4:	4618      	mov	r0, r3
 80060c6:	3710      	adds	r7, #16
 80060c8:	46bd      	mov	sp, r7
 80060ca:	bd80      	pop	{r7, pc}

080060cc <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 80060cc:	b580      	push	{r7, lr}
 80060ce:	b082      	sub	sp, #8
 80060d0:	af00      	add	r7, sp, #0
	EventGroup_t *pxEventBits;

		/* Allocate the event group. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) );
 80060d2:	201c      	movs	r0, #28
 80060d4:	f002 fbc0 	bl	8008858 <pvPortMalloc>
 80060d8:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d00a      	beq.n	80060f6 <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	2200      	movs	r2, #0
 80060e4:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	3304      	adds	r3, #4
 80060ea:	4618      	mov	r0, r3
 80060ec:	f000 f8ef 	bl	80062ce <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	2200      	movs	r2, #0
 80060f4:	761a      	strb	r2, [r3, #24]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return ( EventGroupHandle_t ) pxEventBits;
 80060f6:	687b      	ldr	r3, [r7, #4]
	}
 80060f8:	4618      	mov	r0, r3
 80060fa:	3708      	adds	r7, #8
 80060fc:	46bd      	mov	sp, r7
 80060fe:	bd80      	pop	{r7, pc}

08006100 <xEventGroupClearBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
{
 8006100:	b580      	push	{r7, lr}
 8006102:	b086      	sub	sp, #24
 8006104:	af00      	add	r7, sp, #0
 8006106:	6078      	str	r0, [r7, #4]
 8006108:	6039      	str	r1, [r7, #0]
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	617b      	str	r3, [r7, #20]
EventBits_t uxReturn;

	/* Check the user is not attempting to clear the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	2b00      	cmp	r3, #0
 8006112:	d10a      	bne.n	800612a <xEventGroupClearBits+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006114:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006118:	f383 8811 	msr	BASEPRI, r3
 800611c:	f3bf 8f6f 	isb	sy
 8006120:	f3bf 8f4f 	dsb	sy
 8006124:	60fb      	str	r3, [r7, #12]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006126:	bf00      	nop
 8006128:	e7fe      	b.n	8006128 <xEventGroupClearBits+0x28>
	configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 800612a:	683b      	ldr	r3, [r7, #0]
 800612c:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8006130:	2b00      	cmp	r3, #0
 8006132:	d00a      	beq.n	800614a <xEventGroupClearBits+0x4a>
	__asm volatile
 8006134:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006138:	f383 8811 	msr	BASEPRI, r3
 800613c:	f3bf 8f6f 	isb	sy
 8006140:	f3bf 8f4f 	dsb	sy
 8006144:	60bb      	str	r3, [r7, #8]
}
 8006146:	bf00      	nop
 8006148:	e7fe      	b.n	8006148 <xEventGroupClearBits+0x48>

	taskENTER_CRITICAL();
 800614a:	f002 fa63 	bl	8008614 <vPortEnterCritical>
	{
		traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

		/* The value returned is the event group value prior to the bits being
		cleared. */
		uxReturn = pxEventBits->uxEventBits;
 800614e:	697b      	ldr	r3, [r7, #20]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	613b      	str	r3, [r7, #16]

		/* Clear the bits. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8006154:	697b      	ldr	r3, [r7, #20]
 8006156:	681a      	ldr	r2, [r3, #0]
 8006158:	683b      	ldr	r3, [r7, #0]
 800615a:	43db      	mvns	r3, r3
 800615c:	401a      	ands	r2, r3
 800615e:	697b      	ldr	r3, [r7, #20]
 8006160:	601a      	str	r2, [r3, #0]
	}
	taskEXIT_CRITICAL();
 8006162:	f002 fa87 	bl	8008674 <vPortExitCritical>

	return uxReturn;
 8006166:	693b      	ldr	r3, [r7, #16]
}
 8006168:	4618      	mov	r0, r3
 800616a:	3718      	adds	r7, #24
 800616c:	46bd      	mov	sp, r7
 800616e:	bd80      	pop	{r7, pc}

08006170 <xEventGroupGetBitsFromISR>:

#endif
/*-----------------------------------------------------------*/

EventBits_t xEventGroupGetBitsFromISR( EventGroupHandle_t xEventGroup )
{
 8006170:	b480      	push	{r7}
 8006172:	b089      	sub	sp, #36	; 0x24
 8006174:	af00      	add	r7, sp, #0
 8006176:	6078      	str	r0, [r7, #4]
UBaseType_t uxSavedInterruptStatus;
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	61fb      	str	r3, [r7, #28]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800617c:	f3ef 8211 	mrs	r2, BASEPRI
 8006180:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006184:	f383 8811 	msr	BASEPRI, r3
 8006188:	f3bf 8f6f 	isb	sy
 800618c:	f3bf 8f4f 	dsb	sy
 8006190:	60fa      	str	r2, [r7, #12]
 8006192:	60bb      	str	r3, [r7, #8]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006194:	68fb      	ldr	r3, [r7, #12]
EventBits_t uxReturn;

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006196:	61bb      	str	r3, [r7, #24]
	{
		uxReturn = pxEventBits->uxEventBits;
 8006198:	69fb      	ldr	r3, [r7, #28]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	617b      	str	r3, [r7, #20]
 800619e:	69bb      	ldr	r3, [r7, #24]
 80061a0:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80061a2:	693b      	ldr	r3, [r7, #16]
 80061a4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80061a8:	bf00      	nop
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return uxReturn;
 80061aa:	697b      	ldr	r3, [r7, #20]
}
 80061ac:	4618      	mov	r0, r3
 80061ae:	3724      	adds	r7, #36	; 0x24
 80061b0:	46bd      	mov	sp, r7
 80061b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b6:	4770      	bx	lr

080061b8 <xEventGroupSetBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 80061b8:	b580      	push	{r7, lr}
 80061ba:	b08e      	sub	sp, #56	; 0x38
 80061bc:	af00      	add	r7, sp, #0
 80061be:	6078      	str	r0, [r7, #4]
 80061c0:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t *pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 80061c2:	2300      	movs	r3, #0
 80061c4:	633b      	str	r3, [r7, #48]	; 0x30
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	62bb      	str	r3, [r7, #40]	; 0x28
BaseType_t xMatchFound = pdFALSE;
 80061ca:	2300      	movs	r3, #0
 80061cc:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d10a      	bne.n	80061ea <xEventGroupSetBits+0x32>
	__asm volatile
 80061d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061d8:	f383 8811 	msr	BASEPRI, r3
 80061dc:	f3bf 8f6f 	isb	sy
 80061e0:	f3bf 8f4f 	dsb	sy
 80061e4:	613b      	str	r3, [r7, #16]
}
 80061e6:	bf00      	nop
 80061e8:	e7fe      	b.n	80061e8 <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 80061ea:	683b      	ldr	r3, [r7, #0]
 80061ec:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d00a      	beq.n	800620a <xEventGroupSetBits+0x52>
	__asm volatile
 80061f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061f8:	f383 8811 	msr	BASEPRI, r3
 80061fc:	f3bf 8f6f 	isb	sy
 8006200:	f3bf 8f4f 	dsb	sy
 8006204:	60fb      	str	r3, [r7, #12]
}
 8006206:	bf00      	nop
 8006208:	e7fe      	b.n	8006208 <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 800620a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800620c:	3304      	adds	r3, #4
 800620e:	627b      	str	r3, [r7, #36]	; 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006210:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006212:	3308      	adds	r3, #8
 8006214:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 8006216:	f001 f815 	bl	8007244 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 800621a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800621c:	68db      	ldr	r3, [r3, #12]
 800621e:	637b      	str	r3, [r7, #52]	; 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 8006220:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006222:	681a      	ldr	r2, [r3, #0]
 8006224:	683b      	ldr	r3, [r7, #0]
 8006226:	431a      	orrs	r2, r3
 8006228:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800622a:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 800622c:	e03c      	b.n	80062a8 <xEventGroupSetBits+0xf0>
		{
			pxNext = listGET_NEXT( pxListItem );
 800622e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006230:	685b      	ldr	r3, [r3, #4]
 8006232:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 8006234:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 800623a:	2300      	movs	r3, #0
 800623c:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 800623e:	69bb      	ldr	r3, [r7, #24]
 8006240:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8006244:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 8006246:	69bb      	ldr	r3, [r7, #24]
 8006248:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800624c:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 800624e:	697b      	ldr	r3, [r7, #20]
 8006250:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006254:	2b00      	cmp	r3, #0
 8006256:	d108      	bne.n	800626a <xEventGroupSetBits+0xb2>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 8006258:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800625a:	681a      	ldr	r2, [r3, #0]
 800625c:	69bb      	ldr	r3, [r7, #24]
 800625e:	4013      	ands	r3, r2
 8006260:	2b00      	cmp	r3, #0
 8006262:	d00b      	beq.n	800627c <xEventGroupSetBits+0xc4>
				{
					xMatchFound = pdTRUE;
 8006264:	2301      	movs	r3, #1
 8006266:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006268:	e008      	b.n	800627c <xEventGroupSetBits+0xc4>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 800626a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800626c:	681a      	ldr	r2, [r3, #0]
 800626e:	69bb      	ldr	r3, [r7, #24]
 8006270:	4013      	ands	r3, r2
 8006272:	69ba      	ldr	r2, [r7, #24]
 8006274:	429a      	cmp	r2, r3
 8006276:	d101      	bne.n	800627c <xEventGroupSetBits+0xc4>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 8006278:	2301      	movs	r3, #1
 800627a:	62fb      	str	r3, [r7, #44]	; 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 800627c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800627e:	2b00      	cmp	r3, #0
 8006280:	d010      	beq.n	80062a4 <xEventGroupSetBits+0xec>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 8006282:	697b      	ldr	r3, [r7, #20]
 8006284:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006288:	2b00      	cmp	r3, #0
 800628a:	d003      	beq.n	8006294 <xEventGroupSetBits+0xdc>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 800628c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800628e:	69bb      	ldr	r3, [r7, #24]
 8006290:	4313      	orrs	r3, r2
 8006292:	633b      	str	r3, [r7, #48]	; 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 8006294:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800629c:	4619      	mov	r1, r3
 800629e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80062a0:	f001 fa56 	bl	8007750 <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 80062a4:	69fb      	ldr	r3, [r7, #28]
 80062a6:	637b      	str	r3, [r7, #52]	; 0x34
		while( pxListItem != pxListEnd )
 80062a8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80062aa:	6a3b      	ldr	r3, [r7, #32]
 80062ac:	429a      	cmp	r2, r3
 80062ae:	d1be      	bne.n	800622e <xEventGroupSetBits+0x76>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 80062b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062b2:	681a      	ldr	r2, [r3, #0]
 80062b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062b6:	43db      	mvns	r3, r3
 80062b8:	401a      	ands	r2, r3
 80062ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062bc:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 80062be:	f000 ffcf 	bl	8007260 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 80062c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062c4:	681b      	ldr	r3, [r3, #0]
}
 80062c6:	4618      	mov	r0, r3
 80062c8:	3738      	adds	r7, #56	; 0x38
 80062ca:	46bd      	mov	sp, r7
 80062cc:	bd80      	pop	{r7, pc}

080062ce <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80062ce:	b480      	push	{r7}
 80062d0:	b083      	sub	sp, #12
 80062d2:	af00      	add	r7, sp, #0
 80062d4:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	f103 0208 	add.w	r2, r3, #8
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	f04f 32ff 	mov.w	r2, #4294967295
 80062e6:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	f103 0208 	add.w	r2, r3, #8
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	f103 0208 	add.w	r2, r3, #8
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	2200      	movs	r2, #0
 8006300:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006302:	bf00      	nop
 8006304:	370c      	adds	r7, #12
 8006306:	46bd      	mov	sp, r7
 8006308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800630c:	4770      	bx	lr

0800630e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800630e:	b480      	push	{r7}
 8006310:	b083      	sub	sp, #12
 8006312:	af00      	add	r7, sp, #0
 8006314:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	2200      	movs	r2, #0
 800631a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800631c:	bf00      	nop
 800631e:	370c      	adds	r7, #12
 8006320:	46bd      	mov	sp, r7
 8006322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006326:	4770      	bx	lr

08006328 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006328:	b480      	push	{r7}
 800632a:	b085      	sub	sp, #20
 800632c:	af00      	add	r7, sp, #0
 800632e:	6078      	str	r0, [r7, #4]
 8006330:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	685b      	ldr	r3, [r3, #4]
 8006336:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006338:	683b      	ldr	r3, [r7, #0]
 800633a:	68fa      	ldr	r2, [r7, #12]
 800633c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	689a      	ldr	r2, [r3, #8]
 8006342:	683b      	ldr	r3, [r7, #0]
 8006344:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	689b      	ldr	r3, [r3, #8]
 800634a:	683a      	ldr	r2, [r7, #0]
 800634c:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	683a      	ldr	r2, [r7, #0]
 8006352:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8006354:	683b      	ldr	r3, [r7, #0]
 8006356:	687a      	ldr	r2, [r7, #4]
 8006358:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	1c5a      	adds	r2, r3, #1
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	601a      	str	r2, [r3, #0]
}
 8006364:	bf00      	nop
 8006366:	3714      	adds	r7, #20
 8006368:	46bd      	mov	sp, r7
 800636a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800636e:	4770      	bx	lr

08006370 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006370:	b480      	push	{r7}
 8006372:	b085      	sub	sp, #20
 8006374:	af00      	add	r7, sp, #0
 8006376:	6078      	str	r0, [r7, #4]
 8006378:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800637a:	683b      	ldr	r3, [r7, #0]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006380:	68bb      	ldr	r3, [r7, #8]
 8006382:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006386:	d103      	bne.n	8006390 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	691b      	ldr	r3, [r3, #16]
 800638c:	60fb      	str	r3, [r7, #12]
 800638e:	e00c      	b.n	80063aa <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	3308      	adds	r3, #8
 8006394:	60fb      	str	r3, [r7, #12]
 8006396:	e002      	b.n	800639e <vListInsert+0x2e>
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	685b      	ldr	r3, [r3, #4]
 800639c:	60fb      	str	r3, [r7, #12]
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	685b      	ldr	r3, [r3, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	68ba      	ldr	r2, [r7, #8]
 80063a6:	429a      	cmp	r2, r3
 80063a8:	d2f6      	bcs.n	8006398 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	685a      	ldr	r2, [r3, #4]
 80063ae:	683b      	ldr	r3, [r7, #0]
 80063b0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80063b2:	683b      	ldr	r3, [r7, #0]
 80063b4:	685b      	ldr	r3, [r3, #4]
 80063b6:	683a      	ldr	r2, [r7, #0]
 80063b8:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80063ba:	683b      	ldr	r3, [r7, #0]
 80063bc:	68fa      	ldr	r2, [r7, #12]
 80063be:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	683a      	ldr	r2, [r7, #0]
 80063c4:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80063c6:	683b      	ldr	r3, [r7, #0]
 80063c8:	687a      	ldr	r2, [r7, #4]
 80063ca:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	1c5a      	adds	r2, r3, #1
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	601a      	str	r2, [r3, #0]
}
 80063d6:	bf00      	nop
 80063d8:	3714      	adds	r7, #20
 80063da:	46bd      	mov	sp, r7
 80063dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e0:	4770      	bx	lr

080063e2 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80063e2:	b480      	push	{r7}
 80063e4:	b085      	sub	sp, #20
 80063e6:	af00      	add	r7, sp, #0
 80063e8:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	691b      	ldr	r3, [r3, #16]
 80063ee:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	685b      	ldr	r3, [r3, #4]
 80063f4:	687a      	ldr	r2, [r7, #4]
 80063f6:	6892      	ldr	r2, [r2, #8]
 80063f8:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	689b      	ldr	r3, [r3, #8]
 80063fe:	687a      	ldr	r2, [r7, #4]
 8006400:	6852      	ldr	r2, [r2, #4]
 8006402:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	685b      	ldr	r3, [r3, #4]
 8006408:	687a      	ldr	r2, [r7, #4]
 800640a:	429a      	cmp	r2, r3
 800640c:	d103      	bne.n	8006416 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	689a      	ldr	r2, [r3, #8]
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	2200      	movs	r2, #0
 800641a:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	1e5a      	subs	r2, r3, #1
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	681b      	ldr	r3, [r3, #0]
}
 800642a:	4618      	mov	r0, r3
 800642c:	3714      	adds	r7, #20
 800642e:	46bd      	mov	sp, r7
 8006430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006434:	4770      	bx	lr
	...

08006438 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006438:	b580      	push	{r7, lr}
 800643a:	b084      	sub	sp, #16
 800643c:	af00      	add	r7, sp, #0
 800643e:	6078      	str	r0, [r7, #4]
 8006440:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	2b00      	cmp	r3, #0
 800644a:	d10a      	bne.n	8006462 <xQueueGenericReset+0x2a>
	__asm volatile
 800644c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006450:	f383 8811 	msr	BASEPRI, r3
 8006454:	f3bf 8f6f 	isb	sy
 8006458:	f3bf 8f4f 	dsb	sy
 800645c:	60bb      	str	r3, [r7, #8]
}
 800645e:	bf00      	nop
 8006460:	e7fe      	b.n	8006460 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8006462:	f002 f8d7 	bl	8008614 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	681a      	ldr	r2, [r3, #0]
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800646e:	68f9      	ldr	r1, [r7, #12]
 8006470:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006472:	fb01 f303 	mul.w	r3, r1, r3
 8006476:	441a      	add	r2, r3
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	2200      	movs	r2, #0
 8006480:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	681a      	ldr	r2, [r3, #0]
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	681a      	ldr	r2, [r3, #0]
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006492:	3b01      	subs	r3, #1
 8006494:	68f9      	ldr	r1, [r7, #12]
 8006496:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006498:	fb01 f303 	mul.w	r3, r1, r3
 800649c:	441a      	add	r2, r3
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	22ff      	movs	r2, #255	; 0xff
 80064a6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	22ff      	movs	r2, #255	; 0xff
 80064ae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80064b2:	683b      	ldr	r3, [r7, #0]
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d114      	bne.n	80064e2 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	691b      	ldr	r3, [r3, #16]
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d01a      	beq.n	80064f6 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	3310      	adds	r3, #16
 80064c4:	4618      	mov	r0, r3
 80064c6:	f001 f8e1 	bl	800768c <xTaskRemoveFromEventList>
 80064ca:	4603      	mov	r3, r0
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d012      	beq.n	80064f6 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80064d0:	4b0c      	ldr	r3, [pc, #48]	; (8006504 <xQueueGenericReset+0xcc>)
 80064d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80064d6:	601a      	str	r2, [r3, #0]
 80064d8:	f3bf 8f4f 	dsb	sy
 80064dc:	f3bf 8f6f 	isb	sy
 80064e0:	e009      	b.n	80064f6 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	3310      	adds	r3, #16
 80064e6:	4618      	mov	r0, r3
 80064e8:	f7ff fef1 	bl	80062ce <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	3324      	adds	r3, #36	; 0x24
 80064f0:	4618      	mov	r0, r3
 80064f2:	f7ff feec 	bl	80062ce <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80064f6:	f002 f8bd 	bl	8008674 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80064fa:	2301      	movs	r3, #1
}
 80064fc:	4618      	mov	r0, r3
 80064fe:	3710      	adds	r7, #16
 8006500:	46bd      	mov	sp, r7
 8006502:	bd80      	pop	{r7, pc}
 8006504:	e000ed04 	.word	0xe000ed04

08006508 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006508:	b580      	push	{r7, lr}
 800650a:	b08e      	sub	sp, #56	; 0x38
 800650c:	af02      	add	r7, sp, #8
 800650e:	60f8      	str	r0, [r7, #12]
 8006510:	60b9      	str	r1, [r7, #8]
 8006512:	607a      	str	r2, [r7, #4]
 8006514:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	2b00      	cmp	r3, #0
 800651a:	d10a      	bne.n	8006532 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800651c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006520:	f383 8811 	msr	BASEPRI, r3
 8006524:	f3bf 8f6f 	isb	sy
 8006528:	f3bf 8f4f 	dsb	sy
 800652c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800652e:	bf00      	nop
 8006530:	e7fe      	b.n	8006530 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006532:	683b      	ldr	r3, [r7, #0]
 8006534:	2b00      	cmp	r3, #0
 8006536:	d10a      	bne.n	800654e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8006538:	f04f 0350 	mov.w	r3, #80	; 0x50
 800653c:	f383 8811 	msr	BASEPRI, r3
 8006540:	f3bf 8f6f 	isb	sy
 8006544:	f3bf 8f4f 	dsb	sy
 8006548:	627b      	str	r3, [r7, #36]	; 0x24
}
 800654a:	bf00      	nop
 800654c:	e7fe      	b.n	800654c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	2b00      	cmp	r3, #0
 8006552:	d002      	beq.n	800655a <xQueueGenericCreateStatic+0x52>
 8006554:	68bb      	ldr	r3, [r7, #8]
 8006556:	2b00      	cmp	r3, #0
 8006558:	d001      	beq.n	800655e <xQueueGenericCreateStatic+0x56>
 800655a:	2301      	movs	r3, #1
 800655c:	e000      	b.n	8006560 <xQueueGenericCreateStatic+0x58>
 800655e:	2300      	movs	r3, #0
 8006560:	2b00      	cmp	r3, #0
 8006562:	d10a      	bne.n	800657a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8006564:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006568:	f383 8811 	msr	BASEPRI, r3
 800656c:	f3bf 8f6f 	isb	sy
 8006570:	f3bf 8f4f 	dsb	sy
 8006574:	623b      	str	r3, [r7, #32]
}
 8006576:	bf00      	nop
 8006578:	e7fe      	b.n	8006578 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	2b00      	cmp	r3, #0
 800657e:	d102      	bne.n	8006586 <xQueueGenericCreateStatic+0x7e>
 8006580:	68bb      	ldr	r3, [r7, #8]
 8006582:	2b00      	cmp	r3, #0
 8006584:	d101      	bne.n	800658a <xQueueGenericCreateStatic+0x82>
 8006586:	2301      	movs	r3, #1
 8006588:	e000      	b.n	800658c <xQueueGenericCreateStatic+0x84>
 800658a:	2300      	movs	r3, #0
 800658c:	2b00      	cmp	r3, #0
 800658e:	d10a      	bne.n	80065a6 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8006590:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006594:	f383 8811 	msr	BASEPRI, r3
 8006598:	f3bf 8f6f 	isb	sy
 800659c:	f3bf 8f4f 	dsb	sy
 80065a0:	61fb      	str	r3, [r7, #28]
}
 80065a2:	bf00      	nop
 80065a4:	e7fe      	b.n	80065a4 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80065a6:	2348      	movs	r3, #72	; 0x48
 80065a8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80065aa:	697b      	ldr	r3, [r7, #20]
 80065ac:	2b48      	cmp	r3, #72	; 0x48
 80065ae:	d00a      	beq.n	80065c6 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80065b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065b4:	f383 8811 	msr	BASEPRI, r3
 80065b8:	f3bf 8f6f 	isb	sy
 80065bc:	f3bf 8f4f 	dsb	sy
 80065c0:	61bb      	str	r3, [r7, #24]
}
 80065c2:	bf00      	nop
 80065c4:	e7fe      	b.n	80065c4 <xQueueGenericCreateStatic+0xbc>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80065c6:	683b      	ldr	r3, [r7, #0]
 80065c8:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80065ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d00d      	beq.n	80065ec <xQueueGenericCreateStatic+0xe4>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80065d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065d2:	2201      	movs	r2, #1
 80065d4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80065d8:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80065dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065de:	9300      	str	r3, [sp, #0]
 80065e0:	4613      	mov	r3, r2
 80065e2:	687a      	ldr	r2, [r7, #4]
 80065e4:	68b9      	ldr	r1, [r7, #8]
 80065e6:	68f8      	ldr	r0, [r7, #12]
 80065e8:	f000 f805 	bl	80065f6 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 80065ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80065ee:	4618      	mov	r0, r3
 80065f0:	3730      	adds	r7, #48	; 0x30
 80065f2:	46bd      	mov	sp, r7
 80065f4:	bd80      	pop	{r7, pc}

080065f6 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80065f6:	b580      	push	{r7, lr}
 80065f8:	b084      	sub	sp, #16
 80065fa:	af00      	add	r7, sp, #0
 80065fc:	60f8      	str	r0, [r7, #12]
 80065fe:	60b9      	str	r1, [r7, #8]
 8006600:	607a      	str	r2, [r7, #4]
 8006602:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006604:	68bb      	ldr	r3, [r7, #8]
 8006606:	2b00      	cmp	r3, #0
 8006608:	d103      	bne.n	8006612 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800660a:	69bb      	ldr	r3, [r7, #24]
 800660c:	69ba      	ldr	r2, [r7, #24]
 800660e:	601a      	str	r2, [r3, #0]
 8006610:	e002      	b.n	8006618 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006612:	69bb      	ldr	r3, [r7, #24]
 8006614:	687a      	ldr	r2, [r7, #4]
 8006616:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006618:	69bb      	ldr	r3, [r7, #24]
 800661a:	68fa      	ldr	r2, [r7, #12]
 800661c:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800661e:	69bb      	ldr	r3, [r7, #24]
 8006620:	68ba      	ldr	r2, [r7, #8]
 8006622:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006624:	2101      	movs	r1, #1
 8006626:	69b8      	ldr	r0, [r7, #24]
 8006628:	f7ff ff06 	bl	8006438 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800662c:	bf00      	nop
 800662e:	3710      	adds	r7, #16
 8006630:	46bd      	mov	sp, r7
 8006632:	bd80      	pop	{r7, pc}

08006634 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006634:	b580      	push	{r7, lr}
 8006636:	b08e      	sub	sp, #56	; 0x38
 8006638:	af00      	add	r7, sp, #0
 800663a:	60f8      	str	r0, [r7, #12]
 800663c:	60b9      	str	r1, [r7, #8]
 800663e:	607a      	str	r2, [r7, #4]
 8006640:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006642:	2300      	movs	r3, #0
 8006644:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800664a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800664c:	2b00      	cmp	r3, #0
 800664e:	d10a      	bne.n	8006666 <xQueueGenericSend+0x32>
	__asm volatile
 8006650:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006654:	f383 8811 	msr	BASEPRI, r3
 8006658:	f3bf 8f6f 	isb	sy
 800665c:	f3bf 8f4f 	dsb	sy
 8006660:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006662:	bf00      	nop
 8006664:	e7fe      	b.n	8006664 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006666:	68bb      	ldr	r3, [r7, #8]
 8006668:	2b00      	cmp	r3, #0
 800666a:	d103      	bne.n	8006674 <xQueueGenericSend+0x40>
 800666c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800666e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006670:	2b00      	cmp	r3, #0
 8006672:	d101      	bne.n	8006678 <xQueueGenericSend+0x44>
 8006674:	2301      	movs	r3, #1
 8006676:	e000      	b.n	800667a <xQueueGenericSend+0x46>
 8006678:	2300      	movs	r3, #0
 800667a:	2b00      	cmp	r3, #0
 800667c:	d10a      	bne.n	8006694 <xQueueGenericSend+0x60>
	__asm volatile
 800667e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006682:	f383 8811 	msr	BASEPRI, r3
 8006686:	f3bf 8f6f 	isb	sy
 800668a:	f3bf 8f4f 	dsb	sy
 800668e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006690:	bf00      	nop
 8006692:	e7fe      	b.n	8006692 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006694:	683b      	ldr	r3, [r7, #0]
 8006696:	2b02      	cmp	r3, #2
 8006698:	d103      	bne.n	80066a2 <xQueueGenericSend+0x6e>
 800669a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800669c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800669e:	2b01      	cmp	r3, #1
 80066a0:	d101      	bne.n	80066a6 <xQueueGenericSend+0x72>
 80066a2:	2301      	movs	r3, #1
 80066a4:	e000      	b.n	80066a8 <xQueueGenericSend+0x74>
 80066a6:	2300      	movs	r3, #0
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d10a      	bne.n	80066c2 <xQueueGenericSend+0x8e>
	__asm volatile
 80066ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066b0:	f383 8811 	msr	BASEPRI, r3
 80066b4:	f3bf 8f6f 	isb	sy
 80066b8:	f3bf 8f4f 	dsb	sy
 80066bc:	623b      	str	r3, [r7, #32]
}
 80066be:	bf00      	nop
 80066c0:	e7fe      	b.n	80066c0 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80066c2:	f001 fa07 	bl	8007ad4 <xTaskGetSchedulerState>
 80066c6:	4603      	mov	r3, r0
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d102      	bne.n	80066d2 <xQueueGenericSend+0x9e>
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d101      	bne.n	80066d6 <xQueueGenericSend+0xa2>
 80066d2:	2301      	movs	r3, #1
 80066d4:	e000      	b.n	80066d8 <xQueueGenericSend+0xa4>
 80066d6:	2300      	movs	r3, #0
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d10a      	bne.n	80066f2 <xQueueGenericSend+0xbe>
	__asm volatile
 80066dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066e0:	f383 8811 	msr	BASEPRI, r3
 80066e4:	f3bf 8f6f 	isb	sy
 80066e8:	f3bf 8f4f 	dsb	sy
 80066ec:	61fb      	str	r3, [r7, #28]
}
 80066ee:	bf00      	nop
 80066f0:	e7fe      	b.n	80066f0 <xQueueGenericSend+0xbc>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80066f2:	f001 ff8f 	bl	8008614 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80066f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066f8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80066fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066fe:	429a      	cmp	r2, r3
 8006700:	d302      	bcc.n	8006708 <xQueueGenericSend+0xd4>
 8006702:	683b      	ldr	r3, [r7, #0]
 8006704:	2b02      	cmp	r3, #2
 8006706:	d129      	bne.n	800675c <xQueueGenericSend+0x128>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006708:	683a      	ldr	r2, [r7, #0]
 800670a:	68b9      	ldr	r1, [r7, #8]
 800670c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800670e:	f000 fa07 	bl	8006b20 <prvCopyDataToQueue>
 8006712:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006714:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006716:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006718:	2b00      	cmp	r3, #0
 800671a:	d010      	beq.n	800673e <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800671c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800671e:	3324      	adds	r3, #36	; 0x24
 8006720:	4618      	mov	r0, r3
 8006722:	f000 ffb3 	bl	800768c <xTaskRemoveFromEventList>
 8006726:	4603      	mov	r3, r0
 8006728:	2b00      	cmp	r3, #0
 800672a:	d013      	beq.n	8006754 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800672c:	4b3f      	ldr	r3, [pc, #252]	; (800682c <xQueueGenericSend+0x1f8>)
 800672e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006732:	601a      	str	r2, [r3, #0]
 8006734:	f3bf 8f4f 	dsb	sy
 8006738:	f3bf 8f6f 	isb	sy
 800673c:	e00a      	b.n	8006754 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800673e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006740:	2b00      	cmp	r3, #0
 8006742:	d007      	beq.n	8006754 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006744:	4b39      	ldr	r3, [pc, #228]	; (800682c <xQueueGenericSend+0x1f8>)
 8006746:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800674a:	601a      	str	r2, [r3, #0]
 800674c:	f3bf 8f4f 	dsb	sy
 8006750:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006754:	f001 ff8e 	bl	8008674 <vPortExitCritical>
				return pdPASS;
 8006758:	2301      	movs	r3, #1
 800675a:	e063      	b.n	8006824 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	2b00      	cmp	r3, #0
 8006760:	d103      	bne.n	800676a <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006762:	f001 ff87 	bl	8008674 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006766:	2300      	movs	r3, #0
 8006768:	e05c      	b.n	8006824 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800676a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800676c:	2b00      	cmp	r3, #0
 800676e:	d106      	bne.n	800677e <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006770:	f107 0314 	add.w	r3, r7, #20
 8006774:	4618      	mov	r0, r3
 8006776:	f001 f84d 	bl	8007814 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800677a:	2301      	movs	r3, #1
 800677c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800677e:	f001 ff79 	bl	8008674 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006782:	f000 fd5f 	bl	8007244 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006786:	f001 ff45 	bl	8008614 <vPortEnterCritical>
 800678a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800678c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006790:	b25b      	sxtb	r3, r3
 8006792:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006796:	d103      	bne.n	80067a0 <xQueueGenericSend+0x16c>
 8006798:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800679a:	2200      	movs	r2, #0
 800679c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80067a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067a2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80067a6:	b25b      	sxtb	r3, r3
 80067a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067ac:	d103      	bne.n	80067b6 <xQueueGenericSend+0x182>
 80067ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067b0:	2200      	movs	r2, #0
 80067b2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80067b6:	f001 ff5d 	bl	8008674 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80067ba:	1d3a      	adds	r2, r7, #4
 80067bc:	f107 0314 	add.w	r3, r7, #20
 80067c0:	4611      	mov	r1, r2
 80067c2:	4618      	mov	r0, r3
 80067c4:	f001 f83c 	bl	8007840 <xTaskCheckForTimeOut>
 80067c8:	4603      	mov	r3, r0
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d124      	bne.n	8006818 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80067ce:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80067d0:	f000 fa9e 	bl	8006d10 <prvIsQueueFull>
 80067d4:	4603      	mov	r3, r0
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d018      	beq.n	800680c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80067da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067dc:	3310      	adds	r3, #16
 80067de:	687a      	ldr	r2, [r7, #4]
 80067e0:	4611      	mov	r1, r2
 80067e2:	4618      	mov	r0, r3
 80067e4:	f000 ff02 	bl	80075ec <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80067e8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80067ea:	f000 fa29 	bl	8006c40 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80067ee:	f000 fd37 	bl	8007260 <xTaskResumeAll>
 80067f2:	4603      	mov	r3, r0
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	f47f af7c 	bne.w	80066f2 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80067fa:	4b0c      	ldr	r3, [pc, #48]	; (800682c <xQueueGenericSend+0x1f8>)
 80067fc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006800:	601a      	str	r2, [r3, #0]
 8006802:	f3bf 8f4f 	dsb	sy
 8006806:	f3bf 8f6f 	isb	sy
 800680a:	e772      	b.n	80066f2 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800680c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800680e:	f000 fa17 	bl	8006c40 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006812:	f000 fd25 	bl	8007260 <xTaskResumeAll>
 8006816:	e76c      	b.n	80066f2 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006818:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800681a:	f000 fa11 	bl	8006c40 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800681e:	f000 fd1f 	bl	8007260 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006822:	2300      	movs	r3, #0
		}
	}
}
 8006824:	4618      	mov	r0, r3
 8006826:	3738      	adds	r7, #56	; 0x38
 8006828:	46bd      	mov	sp, r7
 800682a:	bd80      	pop	{r7, pc}
 800682c:	e000ed04 	.word	0xe000ed04

08006830 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006830:	b580      	push	{r7, lr}
 8006832:	b08e      	sub	sp, #56	; 0x38
 8006834:	af00      	add	r7, sp, #0
 8006836:	60f8      	str	r0, [r7, #12]
 8006838:	60b9      	str	r1, [r7, #8]
 800683a:	607a      	str	r2, [r7, #4]
 800683c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8006842:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006844:	2b00      	cmp	r3, #0
 8006846:	d10a      	bne.n	800685e <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8006848:	f04f 0350 	mov.w	r3, #80	; 0x50
 800684c:	f383 8811 	msr	BASEPRI, r3
 8006850:	f3bf 8f6f 	isb	sy
 8006854:	f3bf 8f4f 	dsb	sy
 8006858:	627b      	str	r3, [r7, #36]	; 0x24
}
 800685a:	bf00      	nop
 800685c:	e7fe      	b.n	800685c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800685e:	68bb      	ldr	r3, [r7, #8]
 8006860:	2b00      	cmp	r3, #0
 8006862:	d103      	bne.n	800686c <xQueueGenericSendFromISR+0x3c>
 8006864:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006866:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006868:	2b00      	cmp	r3, #0
 800686a:	d101      	bne.n	8006870 <xQueueGenericSendFromISR+0x40>
 800686c:	2301      	movs	r3, #1
 800686e:	e000      	b.n	8006872 <xQueueGenericSendFromISR+0x42>
 8006870:	2300      	movs	r3, #0
 8006872:	2b00      	cmp	r3, #0
 8006874:	d10a      	bne.n	800688c <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8006876:	f04f 0350 	mov.w	r3, #80	; 0x50
 800687a:	f383 8811 	msr	BASEPRI, r3
 800687e:	f3bf 8f6f 	isb	sy
 8006882:	f3bf 8f4f 	dsb	sy
 8006886:	623b      	str	r3, [r7, #32]
}
 8006888:	bf00      	nop
 800688a:	e7fe      	b.n	800688a <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800688c:	683b      	ldr	r3, [r7, #0]
 800688e:	2b02      	cmp	r3, #2
 8006890:	d103      	bne.n	800689a <xQueueGenericSendFromISR+0x6a>
 8006892:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006894:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006896:	2b01      	cmp	r3, #1
 8006898:	d101      	bne.n	800689e <xQueueGenericSendFromISR+0x6e>
 800689a:	2301      	movs	r3, #1
 800689c:	e000      	b.n	80068a0 <xQueueGenericSendFromISR+0x70>
 800689e:	2300      	movs	r3, #0
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d10a      	bne.n	80068ba <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80068a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068a8:	f383 8811 	msr	BASEPRI, r3
 80068ac:	f3bf 8f6f 	isb	sy
 80068b0:	f3bf 8f4f 	dsb	sy
 80068b4:	61fb      	str	r3, [r7, #28]
}
 80068b6:	bf00      	nop
 80068b8:	e7fe      	b.n	80068b8 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80068ba:	f001 ff8d 	bl	80087d8 <vPortValidateInterruptPriority>
	__asm volatile
 80068be:	f3ef 8211 	mrs	r2, BASEPRI
 80068c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068c6:	f383 8811 	msr	BASEPRI, r3
 80068ca:	f3bf 8f6f 	isb	sy
 80068ce:	f3bf 8f4f 	dsb	sy
 80068d2:	61ba      	str	r2, [r7, #24]
 80068d4:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80068d6:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80068d8:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80068da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068dc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80068de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80068e2:	429a      	cmp	r2, r3
 80068e4:	d302      	bcc.n	80068ec <xQueueGenericSendFromISR+0xbc>
 80068e6:	683b      	ldr	r3, [r7, #0]
 80068e8:	2b02      	cmp	r3, #2
 80068ea:	d12c      	bne.n	8006946 <xQueueGenericSendFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80068ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068ee:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80068f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80068f6:	683a      	ldr	r2, [r7, #0]
 80068f8:	68b9      	ldr	r1, [r7, #8]
 80068fa:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80068fc:	f000 f910 	bl	8006b20 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006900:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8006904:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006908:	d112      	bne.n	8006930 <xQueueGenericSendFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800690a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800690c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800690e:	2b00      	cmp	r3, #0
 8006910:	d016      	beq.n	8006940 <xQueueGenericSendFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006912:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006914:	3324      	adds	r3, #36	; 0x24
 8006916:	4618      	mov	r0, r3
 8006918:	f000 feb8 	bl	800768c <xTaskRemoveFromEventList>
 800691c:	4603      	mov	r3, r0
 800691e:	2b00      	cmp	r3, #0
 8006920:	d00e      	beq.n	8006940 <xQueueGenericSendFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	2b00      	cmp	r3, #0
 8006926:	d00b      	beq.n	8006940 <xQueueGenericSendFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	2201      	movs	r2, #1
 800692c:	601a      	str	r2, [r3, #0]
 800692e:	e007      	b.n	8006940 <xQueueGenericSendFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006930:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006934:	3301      	adds	r3, #1
 8006936:	b2db      	uxtb	r3, r3
 8006938:	b25a      	sxtb	r2, r3
 800693a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800693c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8006940:	2301      	movs	r3, #1
 8006942:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8006944:	e001      	b.n	800694a <xQueueGenericSendFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006946:	2300      	movs	r3, #0
 8006948:	637b      	str	r3, [r7, #52]	; 0x34
 800694a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800694c:	613b      	str	r3, [r7, #16]
	__asm volatile
 800694e:	693b      	ldr	r3, [r7, #16]
 8006950:	f383 8811 	msr	BASEPRI, r3
}
 8006954:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006956:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8006958:	4618      	mov	r0, r3
 800695a:	3738      	adds	r7, #56	; 0x38
 800695c:	46bd      	mov	sp, r7
 800695e:	bd80      	pop	{r7, pc}

08006960 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006960:	b580      	push	{r7, lr}
 8006962:	b08c      	sub	sp, #48	; 0x30
 8006964:	af00      	add	r7, sp, #0
 8006966:	60f8      	str	r0, [r7, #12]
 8006968:	60b9      	str	r1, [r7, #8]
 800696a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800696c:	2300      	movs	r3, #0
 800696e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006974:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006976:	2b00      	cmp	r3, #0
 8006978:	d10a      	bne.n	8006990 <xQueueReceive+0x30>
	__asm volatile
 800697a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800697e:	f383 8811 	msr	BASEPRI, r3
 8006982:	f3bf 8f6f 	isb	sy
 8006986:	f3bf 8f4f 	dsb	sy
 800698a:	623b      	str	r3, [r7, #32]
}
 800698c:	bf00      	nop
 800698e:	e7fe      	b.n	800698e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006990:	68bb      	ldr	r3, [r7, #8]
 8006992:	2b00      	cmp	r3, #0
 8006994:	d103      	bne.n	800699e <xQueueReceive+0x3e>
 8006996:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006998:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800699a:	2b00      	cmp	r3, #0
 800699c:	d101      	bne.n	80069a2 <xQueueReceive+0x42>
 800699e:	2301      	movs	r3, #1
 80069a0:	e000      	b.n	80069a4 <xQueueReceive+0x44>
 80069a2:	2300      	movs	r3, #0
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d10a      	bne.n	80069be <xQueueReceive+0x5e>
	__asm volatile
 80069a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069ac:	f383 8811 	msr	BASEPRI, r3
 80069b0:	f3bf 8f6f 	isb	sy
 80069b4:	f3bf 8f4f 	dsb	sy
 80069b8:	61fb      	str	r3, [r7, #28]
}
 80069ba:	bf00      	nop
 80069bc:	e7fe      	b.n	80069bc <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80069be:	f001 f889 	bl	8007ad4 <xTaskGetSchedulerState>
 80069c2:	4603      	mov	r3, r0
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d102      	bne.n	80069ce <xQueueReceive+0x6e>
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d101      	bne.n	80069d2 <xQueueReceive+0x72>
 80069ce:	2301      	movs	r3, #1
 80069d0:	e000      	b.n	80069d4 <xQueueReceive+0x74>
 80069d2:	2300      	movs	r3, #0
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d10a      	bne.n	80069ee <xQueueReceive+0x8e>
	__asm volatile
 80069d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069dc:	f383 8811 	msr	BASEPRI, r3
 80069e0:	f3bf 8f6f 	isb	sy
 80069e4:	f3bf 8f4f 	dsb	sy
 80069e8:	61bb      	str	r3, [r7, #24]
}
 80069ea:	bf00      	nop
 80069ec:	e7fe      	b.n	80069ec <xQueueReceive+0x8c>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 80069ee:	f001 fe11 	bl	8008614 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80069f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069f6:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80069f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d01f      	beq.n	8006a3e <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80069fe:	68b9      	ldr	r1, [r7, #8]
 8006a00:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006a02:	f000 f8f7 	bl	8006bf4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006a06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a08:	1e5a      	subs	r2, r3, #1
 8006a0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a0c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006a0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a10:	691b      	ldr	r3, [r3, #16]
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d00f      	beq.n	8006a36 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006a16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a18:	3310      	adds	r3, #16
 8006a1a:	4618      	mov	r0, r3
 8006a1c:	f000 fe36 	bl	800768c <xTaskRemoveFromEventList>
 8006a20:	4603      	mov	r3, r0
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d007      	beq.n	8006a36 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006a26:	4b3d      	ldr	r3, [pc, #244]	; (8006b1c <xQueueReceive+0x1bc>)
 8006a28:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006a2c:	601a      	str	r2, [r3, #0]
 8006a2e:	f3bf 8f4f 	dsb	sy
 8006a32:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006a36:	f001 fe1d 	bl	8008674 <vPortExitCritical>
				return pdPASS;
 8006a3a:	2301      	movs	r3, #1
 8006a3c:	e069      	b.n	8006b12 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d103      	bne.n	8006a4c <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006a44:	f001 fe16 	bl	8008674 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006a48:	2300      	movs	r3, #0
 8006a4a:	e062      	b.n	8006b12 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006a4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d106      	bne.n	8006a60 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006a52:	f107 0310 	add.w	r3, r7, #16
 8006a56:	4618      	mov	r0, r3
 8006a58:	f000 fedc 	bl	8007814 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006a5c:	2301      	movs	r3, #1
 8006a5e:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006a60:	f001 fe08 	bl	8008674 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006a64:	f000 fbee 	bl	8007244 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006a68:	f001 fdd4 	bl	8008614 <vPortEnterCritical>
 8006a6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a6e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006a72:	b25b      	sxtb	r3, r3
 8006a74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a78:	d103      	bne.n	8006a82 <xQueueReceive+0x122>
 8006a7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a7c:	2200      	movs	r2, #0
 8006a7e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006a82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a84:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006a88:	b25b      	sxtb	r3, r3
 8006a8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a8e:	d103      	bne.n	8006a98 <xQueueReceive+0x138>
 8006a90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a92:	2200      	movs	r2, #0
 8006a94:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006a98:	f001 fdec 	bl	8008674 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006a9c:	1d3a      	adds	r2, r7, #4
 8006a9e:	f107 0310 	add.w	r3, r7, #16
 8006aa2:	4611      	mov	r1, r2
 8006aa4:	4618      	mov	r0, r3
 8006aa6:	f000 fecb 	bl	8007840 <xTaskCheckForTimeOut>
 8006aaa:	4603      	mov	r3, r0
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d123      	bne.n	8006af8 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006ab0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006ab2:	f000 f917 	bl	8006ce4 <prvIsQueueEmpty>
 8006ab6:	4603      	mov	r3, r0
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d017      	beq.n	8006aec <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006abc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006abe:	3324      	adds	r3, #36	; 0x24
 8006ac0:	687a      	ldr	r2, [r7, #4]
 8006ac2:	4611      	mov	r1, r2
 8006ac4:	4618      	mov	r0, r3
 8006ac6:	f000 fd91 	bl	80075ec <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006aca:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006acc:	f000 f8b8 	bl	8006c40 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006ad0:	f000 fbc6 	bl	8007260 <xTaskResumeAll>
 8006ad4:	4603      	mov	r3, r0
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d189      	bne.n	80069ee <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8006ada:	4b10      	ldr	r3, [pc, #64]	; (8006b1c <xQueueReceive+0x1bc>)
 8006adc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006ae0:	601a      	str	r2, [r3, #0]
 8006ae2:	f3bf 8f4f 	dsb	sy
 8006ae6:	f3bf 8f6f 	isb	sy
 8006aea:	e780      	b.n	80069ee <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006aec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006aee:	f000 f8a7 	bl	8006c40 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006af2:	f000 fbb5 	bl	8007260 <xTaskResumeAll>
 8006af6:	e77a      	b.n	80069ee <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8006af8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006afa:	f000 f8a1 	bl	8006c40 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006afe:	f000 fbaf 	bl	8007260 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006b02:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006b04:	f000 f8ee 	bl	8006ce4 <prvIsQueueEmpty>
 8006b08:	4603      	mov	r3, r0
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	f43f af6f 	beq.w	80069ee <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006b10:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8006b12:	4618      	mov	r0, r3
 8006b14:	3730      	adds	r7, #48	; 0x30
 8006b16:	46bd      	mov	sp, r7
 8006b18:	bd80      	pop	{r7, pc}
 8006b1a:	bf00      	nop
 8006b1c:	e000ed04 	.word	0xe000ed04

08006b20 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006b20:	b580      	push	{r7, lr}
 8006b22:	b086      	sub	sp, #24
 8006b24:	af00      	add	r7, sp, #0
 8006b26:	60f8      	str	r0, [r7, #12]
 8006b28:	60b9      	str	r1, [r7, #8]
 8006b2a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006b2c:	2300      	movs	r3, #0
 8006b2e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b34:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d10d      	bne.n	8006b5a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d14d      	bne.n	8006be2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	685b      	ldr	r3, [r3, #4]
 8006b4a:	4618      	mov	r0, r3
 8006b4c:	f000 ffe0 	bl	8007b10 <xTaskPriorityDisinherit>
 8006b50:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	2200      	movs	r2, #0
 8006b56:	605a      	str	r2, [r3, #4]
 8006b58:	e043      	b.n	8006be2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d119      	bne.n	8006b94 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	6898      	ldr	r0, [r3, #8]
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b68:	461a      	mov	r2, r3
 8006b6a:	68b9      	ldr	r1, [r7, #8]
 8006b6c:	f002 f8a2 	bl	8008cb4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	689a      	ldr	r2, [r3, #8]
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b78:	441a      	add	r2, r3
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	689a      	ldr	r2, [r3, #8]
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	685b      	ldr	r3, [r3, #4]
 8006b86:	429a      	cmp	r2, r3
 8006b88:	d32b      	bcc.n	8006be2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	681a      	ldr	r2, [r3, #0]
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	609a      	str	r2, [r3, #8]
 8006b92:	e026      	b.n	8006be2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	68d8      	ldr	r0, [r3, #12]
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b9c:	461a      	mov	r2, r3
 8006b9e:	68b9      	ldr	r1, [r7, #8]
 8006ba0:	f002 f888 	bl	8008cb4 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	68da      	ldr	r2, [r3, #12]
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bac:	425b      	negs	r3, r3
 8006bae:	441a      	add	r2, r3
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	68da      	ldr	r2, [r3, #12]
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	429a      	cmp	r2, r3
 8006bbe:	d207      	bcs.n	8006bd0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	685a      	ldr	r2, [r3, #4]
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bc8:	425b      	negs	r3, r3
 8006bca:	441a      	add	r2, r3
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	2b02      	cmp	r3, #2
 8006bd4:	d105      	bne.n	8006be2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006bd6:	693b      	ldr	r3, [r7, #16]
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d002      	beq.n	8006be2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006bdc:	693b      	ldr	r3, [r7, #16]
 8006bde:	3b01      	subs	r3, #1
 8006be0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006be2:	693b      	ldr	r3, [r7, #16]
 8006be4:	1c5a      	adds	r2, r3, #1
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8006bea:	697b      	ldr	r3, [r7, #20]
}
 8006bec:	4618      	mov	r0, r3
 8006bee:	3718      	adds	r7, #24
 8006bf0:	46bd      	mov	sp, r7
 8006bf2:	bd80      	pop	{r7, pc}

08006bf4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006bf4:	b580      	push	{r7, lr}
 8006bf6:	b082      	sub	sp, #8
 8006bf8:	af00      	add	r7, sp, #0
 8006bfa:	6078      	str	r0, [r7, #4]
 8006bfc:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d018      	beq.n	8006c38 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	68da      	ldr	r2, [r3, #12]
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c0e:	441a      	add	r2, r3
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	68da      	ldr	r2, [r3, #12]
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	685b      	ldr	r3, [r3, #4]
 8006c1c:	429a      	cmp	r2, r3
 8006c1e:	d303      	bcc.n	8006c28 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681a      	ldr	r2, [r3, #0]
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	68d9      	ldr	r1, [r3, #12]
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c30:	461a      	mov	r2, r3
 8006c32:	6838      	ldr	r0, [r7, #0]
 8006c34:	f002 f83e 	bl	8008cb4 <memcpy>
	}
}
 8006c38:	bf00      	nop
 8006c3a:	3708      	adds	r7, #8
 8006c3c:	46bd      	mov	sp, r7
 8006c3e:	bd80      	pop	{r7, pc}

08006c40 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006c40:	b580      	push	{r7, lr}
 8006c42:	b084      	sub	sp, #16
 8006c44:	af00      	add	r7, sp, #0
 8006c46:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006c48:	f001 fce4 	bl	8008614 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006c52:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006c54:	e011      	b.n	8006c7a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d012      	beq.n	8006c84 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	3324      	adds	r3, #36	; 0x24
 8006c62:	4618      	mov	r0, r3
 8006c64:	f000 fd12 	bl	800768c <xTaskRemoveFromEventList>
 8006c68:	4603      	mov	r3, r0
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d001      	beq.n	8006c72 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006c6e:	f000 fe49 	bl	8007904 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006c72:	7bfb      	ldrb	r3, [r7, #15]
 8006c74:	3b01      	subs	r3, #1
 8006c76:	b2db      	uxtb	r3, r3
 8006c78:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006c7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	dce9      	bgt.n	8006c56 <prvUnlockQueue+0x16>
 8006c82:	e000      	b.n	8006c86 <prvUnlockQueue+0x46>
					break;
 8006c84:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	22ff      	movs	r2, #255	; 0xff
 8006c8a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8006c8e:	f001 fcf1 	bl	8008674 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006c92:	f001 fcbf 	bl	8008614 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006c9c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006c9e:	e011      	b.n	8006cc4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	691b      	ldr	r3, [r3, #16]
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d012      	beq.n	8006cce <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	3310      	adds	r3, #16
 8006cac:	4618      	mov	r0, r3
 8006cae:	f000 fced 	bl	800768c <xTaskRemoveFromEventList>
 8006cb2:	4603      	mov	r3, r0
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d001      	beq.n	8006cbc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006cb8:	f000 fe24 	bl	8007904 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006cbc:	7bbb      	ldrb	r3, [r7, #14]
 8006cbe:	3b01      	subs	r3, #1
 8006cc0:	b2db      	uxtb	r3, r3
 8006cc2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006cc4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	dce9      	bgt.n	8006ca0 <prvUnlockQueue+0x60>
 8006ccc:	e000      	b.n	8006cd0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006cce:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	22ff      	movs	r2, #255	; 0xff
 8006cd4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8006cd8:	f001 fccc 	bl	8008674 <vPortExitCritical>
}
 8006cdc:	bf00      	nop
 8006cde:	3710      	adds	r7, #16
 8006ce0:	46bd      	mov	sp, r7
 8006ce2:	bd80      	pop	{r7, pc}

08006ce4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006ce4:	b580      	push	{r7, lr}
 8006ce6:	b084      	sub	sp, #16
 8006ce8:	af00      	add	r7, sp, #0
 8006cea:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006cec:	f001 fc92 	bl	8008614 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d102      	bne.n	8006cfe <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006cf8:	2301      	movs	r3, #1
 8006cfa:	60fb      	str	r3, [r7, #12]
 8006cfc:	e001      	b.n	8006d02 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006cfe:	2300      	movs	r3, #0
 8006d00:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006d02:	f001 fcb7 	bl	8008674 <vPortExitCritical>

	return xReturn;
 8006d06:	68fb      	ldr	r3, [r7, #12]
}
 8006d08:	4618      	mov	r0, r3
 8006d0a:	3710      	adds	r7, #16
 8006d0c:	46bd      	mov	sp, r7
 8006d0e:	bd80      	pop	{r7, pc}

08006d10 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006d10:	b580      	push	{r7, lr}
 8006d12:	b084      	sub	sp, #16
 8006d14:	af00      	add	r7, sp, #0
 8006d16:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006d18:	f001 fc7c 	bl	8008614 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d24:	429a      	cmp	r2, r3
 8006d26:	d102      	bne.n	8006d2e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006d28:	2301      	movs	r3, #1
 8006d2a:	60fb      	str	r3, [r7, #12]
 8006d2c:	e001      	b.n	8006d32 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006d2e:	2300      	movs	r3, #0
 8006d30:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006d32:	f001 fc9f 	bl	8008674 <vPortExitCritical>

	return xReturn;
 8006d36:	68fb      	ldr	r3, [r7, #12]
}
 8006d38:	4618      	mov	r0, r3
 8006d3a:	3710      	adds	r7, #16
 8006d3c:	46bd      	mov	sp, r7
 8006d3e:	bd80      	pop	{r7, pc}

08006d40 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006d40:	b480      	push	{r7}
 8006d42:	b085      	sub	sp, #20
 8006d44:	af00      	add	r7, sp, #0
 8006d46:	6078      	str	r0, [r7, #4]
 8006d48:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006d4a:	2300      	movs	r3, #0
 8006d4c:	60fb      	str	r3, [r7, #12]
 8006d4e:	e014      	b.n	8006d7a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006d50:	4a0f      	ldr	r2, [pc, #60]	; (8006d90 <vQueueAddToRegistry+0x50>)
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d10b      	bne.n	8006d74 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006d5c:	490c      	ldr	r1, [pc, #48]	; (8006d90 <vQueueAddToRegistry+0x50>)
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	683a      	ldr	r2, [r7, #0]
 8006d62:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8006d66:	4a0a      	ldr	r2, [pc, #40]	; (8006d90 <vQueueAddToRegistry+0x50>)
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	00db      	lsls	r3, r3, #3
 8006d6c:	4413      	add	r3, r2
 8006d6e:	687a      	ldr	r2, [r7, #4]
 8006d70:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8006d72:	e006      	b.n	8006d82 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	3301      	adds	r3, #1
 8006d78:	60fb      	str	r3, [r7, #12]
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	2b07      	cmp	r3, #7
 8006d7e:	d9e7      	bls.n	8006d50 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006d80:	bf00      	nop
 8006d82:	bf00      	nop
 8006d84:	3714      	adds	r7, #20
 8006d86:	46bd      	mov	sp, r7
 8006d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d8c:	4770      	bx	lr
 8006d8e:	bf00      	nop
 8006d90:	20000e70 	.word	0x20000e70

08006d94 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006d94:	b580      	push	{r7, lr}
 8006d96:	b086      	sub	sp, #24
 8006d98:	af00      	add	r7, sp, #0
 8006d9a:	60f8      	str	r0, [r7, #12]
 8006d9c:	60b9      	str	r1, [r7, #8]
 8006d9e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006da4:	f001 fc36 	bl	8008614 <vPortEnterCritical>
 8006da8:	697b      	ldr	r3, [r7, #20]
 8006daa:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006dae:	b25b      	sxtb	r3, r3
 8006db0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006db4:	d103      	bne.n	8006dbe <vQueueWaitForMessageRestricted+0x2a>
 8006db6:	697b      	ldr	r3, [r7, #20]
 8006db8:	2200      	movs	r2, #0
 8006dba:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006dbe:	697b      	ldr	r3, [r7, #20]
 8006dc0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006dc4:	b25b      	sxtb	r3, r3
 8006dc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006dca:	d103      	bne.n	8006dd4 <vQueueWaitForMessageRestricted+0x40>
 8006dcc:	697b      	ldr	r3, [r7, #20]
 8006dce:	2200      	movs	r2, #0
 8006dd0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006dd4:	f001 fc4e 	bl	8008674 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006dd8:	697b      	ldr	r3, [r7, #20]
 8006dda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d106      	bne.n	8006dee <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006de0:	697b      	ldr	r3, [r7, #20]
 8006de2:	3324      	adds	r3, #36	; 0x24
 8006de4:	687a      	ldr	r2, [r7, #4]
 8006de6:	68b9      	ldr	r1, [r7, #8]
 8006de8:	4618      	mov	r0, r3
 8006dea:	f000 fc23 	bl	8007634 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8006dee:	6978      	ldr	r0, [r7, #20]
 8006df0:	f7ff ff26 	bl	8006c40 <prvUnlockQueue>
	}
 8006df4:	bf00      	nop
 8006df6:	3718      	adds	r7, #24
 8006df8:	46bd      	mov	sp, r7
 8006dfa:	bd80      	pop	{r7, pc}

08006dfc <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006dfc:	b580      	push	{r7, lr}
 8006dfe:	b08e      	sub	sp, #56	; 0x38
 8006e00:	af04      	add	r7, sp, #16
 8006e02:	60f8      	str	r0, [r7, #12]
 8006e04:	60b9      	str	r1, [r7, #8]
 8006e06:	607a      	str	r2, [r7, #4]
 8006e08:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006e0a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d10a      	bne.n	8006e26 <xTaskCreateStatic+0x2a>
	__asm volatile
 8006e10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e14:	f383 8811 	msr	BASEPRI, r3
 8006e18:	f3bf 8f6f 	isb	sy
 8006e1c:	f3bf 8f4f 	dsb	sy
 8006e20:	623b      	str	r3, [r7, #32]
}
 8006e22:	bf00      	nop
 8006e24:	e7fe      	b.n	8006e24 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006e26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d10a      	bne.n	8006e42 <xTaskCreateStatic+0x46>
	__asm volatile
 8006e2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e30:	f383 8811 	msr	BASEPRI, r3
 8006e34:	f3bf 8f6f 	isb	sy
 8006e38:	f3bf 8f4f 	dsb	sy
 8006e3c:	61fb      	str	r3, [r7, #28]
}
 8006e3e:	bf00      	nop
 8006e40:	e7fe      	b.n	8006e40 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006e42:	2358      	movs	r3, #88	; 0x58
 8006e44:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006e46:	693b      	ldr	r3, [r7, #16]
 8006e48:	2b58      	cmp	r3, #88	; 0x58
 8006e4a:	d00a      	beq.n	8006e62 <xTaskCreateStatic+0x66>
	__asm volatile
 8006e4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e50:	f383 8811 	msr	BASEPRI, r3
 8006e54:	f3bf 8f6f 	isb	sy
 8006e58:	f3bf 8f4f 	dsb	sy
 8006e5c:	61bb      	str	r3, [r7, #24]
}
 8006e5e:	bf00      	nop
 8006e60:	e7fe      	b.n	8006e60 <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006e62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d01e      	beq.n	8006ea6 <xTaskCreateStatic+0xaa>
 8006e68:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d01b      	beq.n	8006ea6 <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006e6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e70:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006e72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e74:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006e76:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006e78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e7a:	2202      	movs	r2, #2
 8006e7c:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006e80:	2300      	movs	r3, #0
 8006e82:	9303      	str	r3, [sp, #12]
 8006e84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e86:	9302      	str	r3, [sp, #8]
 8006e88:	f107 0314 	add.w	r3, r7, #20
 8006e8c:	9301      	str	r3, [sp, #4]
 8006e8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e90:	9300      	str	r3, [sp, #0]
 8006e92:	683b      	ldr	r3, [r7, #0]
 8006e94:	687a      	ldr	r2, [r7, #4]
 8006e96:	68b9      	ldr	r1, [r7, #8]
 8006e98:	68f8      	ldr	r0, [r7, #12]
 8006e9a:	f000 f850 	bl	8006f3e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006e9e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006ea0:	f000 f8cc 	bl	800703c <prvAddNewTaskToReadyList>
 8006ea4:	e001      	b.n	8006eaa <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 8006ea6:	2300      	movs	r3, #0
 8006ea8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006eaa:	697b      	ldr	r3, [r7, #20]
	}
 8006eac:	4618      	mov	r0, r3
 8006eae:	3728      	adds	r7, #40	; 0x28
 8006eb0:	46bd      	mov	sp, r7
 8006eb2:	bd80      	pop	{r7, pc}

08006eb4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006eb4:	b580      	push	{r7, lr}
 8006eb6:	b08c      	sub	sp, #48	; 0x30
 8006eb8:	af04      	add	r7, sp, #16
 8006eba:	60f8      	str	r0, [r7, #12]
 8006ebc:	60b9      	str	r1, [r7, #8]
 8006ebe:	603b      	str	r3, [r7, #0]
 8006ec0:	4613      	mov	r3, r2
 8006ec2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006ec4:	88fb      	ldrh	r3, [r7, #6]
 8006ec6:	009b      	lsls	r3, r3, #2
 8006ec8:	4618      	mov	r0, r3
 8006eca:	f001 fcc5 	bl	8008858 <pvPortMalloc>
 8006ece:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006ed0:	697b      	ldr	r3, [r7, #20]
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d00e      	beq.n	8006ef4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8006ed6:	2058      	movs	r0, #88	; 0x58
 8006ed8:	f001 fcbe 	bl	8008858 <pvPortMalloc>
 8006edc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006ede:	69fb      	ldr	r3, [r7, #28]
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d003      	beq.n	8006eec <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006ee4:	69fb      	ldr	r3, [r7, #28]
 8006ee6:	697a      	ldr	r2, [r7, #20]
 8006ee8:	631a      	str	r2, [r3, #48]	; 0x30
 8006eea:	e005      	b.n	8006ef8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006eec:	6978      	ldr	r0, [r7, #20]
 8006eee:	f001 fd77 	bl	80089e0 <vPortFree>
 8006ef2:	e001      	b.n	8006ef8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006ef4:	2300      	movs	r3, #0
 8006ef6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006ef8:	69fb      	ldr	r3, [r7, #28]
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d017      	beq.n	8006f2e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006efe:	69fb      	ldr	r3, [r7, #28]
 8006f00:	2200      	movs	r2, #0
 8006f02:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006f06:	88fa      	ldrh	r2, [r7, #6]
 8006f08:	2300      	movs	r3, #0
 8006f0a:	9303      	str	r3, [sp, #12]
 8006f0c:	69fb      	ldr	r3, [r7, #28]
 8006f0e:	9302      	str	r3, [sp, #8]
 8006f10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f12:	9301      	str	r3, [sp, #4]
 8006f14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f16:	9300      	str	r3, [sp, #0]
 8006f18:	683b      	ldr	r3, [r7, #0]
 8006f1a:	68b9      	ldr	r1, [r7, #8]
 8006f1c:	68f8      	ldr	r0, [r7, #12]
 8006f1e:	f000 f80e 	bl	8006f3e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006f22:	69f8      	ldr	r0, [r7, #28]
 8006f24:	f000 f88a 	bl	800703c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006f28:	2301      	movs	r3, #1
 8006f2a:	61bb      	str	r3, [r7, #24]
 8006f2c:	e002      	b.n	8006f34 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006f2e:	f04f 33ff 	mov.w	r3, #4294967295
 8006f32:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006f34:	69bb      	ldr	r3, [r7, #24]
	}
 8006f36:	4618      	mov	r0, r3
 8006f38:	3720      	adds	r7, #32
 8006f3a:	46bd      	mov	sp, r7
 8006f3c:	bd80      	pop	{r7, pc}

08006f3e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006f3e:	b580      	push	{r7, lr}
 8006f40:	b088      	sub	sp, #32
 8006f42:	af00      	add	r7, sp, #0
 8006f44:	60f8      	str	r0, [r7, #12]
 8006f46:	60b9      	str	r1, [r7, #8]
 8006f48:	607a      	str	r2, [r7, #4]
 8006f4a:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8006f4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f4e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006f56:	3b01      	subs	r3, #1
 8006f58:	009b      	lsls	r3, r3, #2
 8006f5a:	4413      	add	r3, r2
 8006f5c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8006f5e:	69bb      	ldr	r3, [r7, #24]
 8006f60:	f023 0307 	bic.w	r3, r3, #7
 8006f64:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006f66:	69bb      	ldr	r3, [r7, #24]
 8006f68:	f003 0307 	and.w	r3, r3, #7
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d00a      	beq.n	8006f86 <prvInitialiseNewTask+0x48>
	__asm volatile
 8006f70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f74:	f383 8811 	msr	BASEPRI, r3
 8006f78:	f3bf 8f6f 	isb	sy
 8006f7c:	f3bf 8f4f 	dsb	sy
 8006f80:	617b      	str	r3, [r7, #20]
}
 8006f82:	bf00      	nop
 8006f84:	e7fe      	b.n	8006f84 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006f86:	2300      	movs	r3, #0
 8006f88:	61fb      	str	r3, [r7, #28]
 8006f8a:	e012      	b.n	8006fb2 <prvInitialiseNewTask+0x74>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006f8c:	68ba      	ldr	r2, [r7, #8]
 8006f8e:	69fb      	ldr	r3, [r7, #28]
 8006f90:	4413      	add	r3, r2
 8006f92:	7819      	ldrb	r1, [r3, #0]
 8006f94:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006f96:	69fb      	ldr	r3, [r7, #28]
 8006f98:	4413      	add	r3, r2
 8006f9a:	3334      	adds	r3, #52	; 0x34
 8006f9c:	460a      	mov	r2, r1
 8006f9e:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8006fa0:	68ba      	ldr	r2, [r7, #8]
 8006fa2:	69fb      	ldr	r3, [r7, #28]
 8006fa4:	4413      	add	r3, r2
 8006fa6:	781b      	ldrb	r3, [r3, #0]
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d006      	beq.n	8006fba <prvInitialiseNewTask+0x7c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006fac:	69fb      	ldr	r3, [r7, #28]
 8006fae:	3301      	adds	r3, #1
 8006fb0:	61fb      	str	r3, [r7, #28]
 8006fb2:	69fb      	ldr	r3, [r7, #28]
 8006fb4:	2b11      	cmp	r3, #17
 8006fb6:	d9e9      	bls.n	8006f8c <prvInitialiseNewTask+0x4e>
 8006fb8:	e000      	b.n	8006fbc <prvInitialiseNewTask+0x7e>
		{
			break;
 8006fba:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006fbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fbe:	2200      	movs	r2, #0
 8006fc0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006fc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006fc6:	2b06      	cmp	r3, #6
 8006fc8:	d901      	bls.n	8006fce <prvInitialiseNewTask+0x90>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006fca:	2306      	movs	r3, #6
 8006fcc:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006fce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fd0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006fd2:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006fd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fd6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006fd8:	649a      	str	r2, [r3, #72]	; 0x48
		pxNewTCB->uxMutexesHeld = 0;
 8006fda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fdc:	2200      	movs	r2, #0
 8006fde:	64da      	str	r2, [r3, #76]	; 0x4c
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006fe0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fe2:	3304      	adds	r3, #4
 8006fe4:	4618      	mov	r0, r3
 8006fe6:	f7ff f992 	bl	800630e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006fea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fec:	3318      	adds	r3, #24
 8006fee:	4618      	mov	r0, r3
 8006ff0:	f7ff f98d 	bl	800630e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006ff4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ff6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006ff8:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006ffa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ffc:	f1c3 0207 	rsb	r2, r3, #7
 8007000:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007002:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007004:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007006:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007008:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800700a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800700c:	2200      	movs	r2, #0
 800700e:	651a      	str	r2, [r3, #80]	; 0x50
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007010:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007012:	2200      	movs	r2, #0
 8007014:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007018:	683a      	ldr	r2, [r7, #0]
 800701a:	68f9      	ldr	r1, [r7, #12]
 800701c:	69b8      	ldr	r0, [r7, #24]
 800701e:	f001 f9c9 	bl	80083b4 <pxPortInitialiseStack>
 8007022:	4602      	mov	r2, r0
 8007024:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007026:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8007028:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800702a:	2b00      	cmp	r3, #0
 800702c:	d002      	beq.n	8007034 <prvInitialiseNewTask+0xf6>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800702e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007030:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007032:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007034:	bf00      	nop
 8007036:	3720      	adds	r7, #32
 8007038:	46bd      	mov	sp, r7
 800703a:	bd80      	pop	{r7, pc}

0800703c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800703c:	b580      	push	{r7, lr}
 800703e:	b082      	sub	sp, #8
 8007040:	af00      	add	r7, sp, #0
 8007042:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007044:	f001 fae6 	bl	8008614 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007048:	4b2a      	ldr	r3, [pc, #168]	; (80070f4 <prvAddNewTaskToReadyList+0xb8>)
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	3301      	adds	r3, #1
 800704e:	4a29      	ldr	r2, [pc, #164]	; (80070f4 <prvAddNewTaskToReadyList+0xb8>)
 8007050:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007052:	4b29      	ldr	r3, [pc, #164]	; (80070f8 <prvAddNewTaskToReadyList+0xbc>)
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	2b00      	cmp	r3, #0
 8007058:	d109      	bne.n	800706e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800705a:	4a27      	ldr	r2, [pc, #156]	; (80070f8 <prvAddNewTaskToReadyList+0xbc>)
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007060:	4b24      	ldr	r3, [pc, #144]	; (80070f4 <prvAddNewTaskToReadyList+0xb8>)
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	2b01      	cmp	r3, #1
 8007066:	d110      	bne.n	800708a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007068:	f000 fc70 	bl	800794c <prvInitialiseTaskLists>
 800706c:	e00d      	b.n	800708a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800706e:	4b23      	ldr	r3, [pc, #140]	; (80070fc <prvAddNewTaskToReadyList+0xc0>)
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	2b00      	cmp	r3, #0
 8007074:	d109      	bne.n	800708a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007076:	4b20      	ldr	r3, [pc, #128]	; (80070f8 <prvAddNewTaskToReadyList+0xbc>)
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007080:	429a      	cmp	r2, r3
 8007082:	d802      	bhi.n	800708a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007084:	4a1c      	ldr	r2, [pc, #112]	; (80070f8 <prvAddNewTaskToReadyList+0xbc>)
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800708a:	4b1d      	ldr	r3, [pc, #116]	; (8007100 <prvAddNewTaskToReadyList+0xc4>)
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	3301      	adds	r3, #1
 8007090:	4a1b      	ldr	r2, [pc, #108]	; (8007100 <prvAddNewTaskToReadyList+0xc4>)
 8007092:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007098:	2201      	movs	r2, #1
 800709a:	409a      	lsls	r2, r3
 800709c:	4b19      	ldr	r3, [pc, #100]	; (8007104 <prvAddNewTaskToReadyList+0xc8>)
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	4313      	orrs	r3, r2
 80070a2:	4a18      	ldr	r2, [pc, #96]	; (8007104 <prvAddNewTaskToReadyList+0xc8>)
 80070a4:	6013      	str	r3, [r2, #0]
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80070aa:	4613      	mov	r3, r2
 80070ac:	009b      	lsls	r3, r3, #2
 80070ae:	4413      	add	r3, r2
 80070b0:	009b      	lsls	r3, r3, #2
 80070b2:	4a15      	ldr	r2, [pc, #84]	; (8007108 <prvAddNewTaskToReadyList+0xcc>)
 80070b4:	441a      	add	r2, r3
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	3304      	adds	r3, #4
 80070ba:	4619      	mov	r1, r3
 80070bc:	4610      	mov	r0, r2
 80070be:	f7ff f933 	bl	8006328 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80070c2:	f001 fad7 	bl	8008674 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80070c6:	4b0d      	ldr	r3, [pc, #52]	; (80070fc <prvAddNewTaskToReadyList+0xc0>)
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d00e      	beq.n	80070ec <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80070ce:	4b0a      	ldr	r3, [pc, #40]	; (80070f8 <prvAddNewTaskToReadyList+0xbc>)
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070d8:	429a      	cmp	r2, r3
 80070da:	d207      	bcs.n	80070ec <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80070dc:	4b0b      	ldr	r3, [pc, #44]	; (800710c <prvAddNewTaskToReadyList+0xd0>)
 80070de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80070e2:	601a      	str	r2, [r3, #0]
 80070e4:	f3bf 8f4f 	dsb	sy
 80070e8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80070ec:	bf00      	nop
 80070ee:	3708      	adds	r7, #8
 80070f0:	46bd      	mov	sp, r7
 80070f2:	bd80      	pop	{r7, pc}
 80070f4:	20000fb0 	.word	0x20000fb0
 80070f8:	20000eb0 	.word	0x20000eb0
 80070fc:	20000fbc 	.word	0x20000fbc
 8007100:	20000fcc 	.word	0x20000fcc
 8007104:	20000fb8 	.word	0x20000fb8
 8007108:	20000eb4 	.word	0x20000eb4
 800710c:	e000ed04 	.word	0xe000ed04

08007110 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007110:	b580      	push	{r7, lr}
 8007112:	b084      	sub	sp, #16
 8007114:	af00      	add	r7, sp, #0
 8007116:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007118:	2300      	movs	r3, #0
 800711a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	2b00      	cmp	r3, #0
 8007120:	d017      	beq.n	8007152 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007122:	4b13      	ldr	r3, [pc, #76]	; (8007170 <vTaskDelay+0x60>)
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	2b00      	cmp	r3, #0
 8007128:	d00a      	beq.n	8007140 <vTaskDelay+0x30>
	__asm volatile
 800712a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800712e:	f383 8811 	msr	BASEPRI, r3
 8007132:	f3bf 8f6f 	isb	sy
 8007136:	f3bf 8f4f 	dsb	sy
 800713a:	60bb      	str	r3, [r7, #8]
}
 800713c:	bf00      	nop
 800713e:	e7fe      	b.n	800713e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007140:	f000 f880 	bl	8007244 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007144:	2100      	movs	r1, #0
 8007146:	6878      	ldr	r0, [r7, #4]
 8007148:	f000 fd68 	bl	8007c1c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800714c:	f000 f888 	bl	8007260 <xTaskResumeAll>
 8007150:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	2b00      	cmp	r3, #0
 8007156:	d107      	bne.n	8007168 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8007158:	4b06      	ldr	r3, [pc, #24]	; (8007174 <vTaskDelay+0x64>)
 800715a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800715e:	601a      	str	r2, [r3, #0]
 8007160:	f3bf 8f4f 	dsb	sy
 8007164:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007168:	bf00      	nop
 800716a:	3710      	adds	r7, #16
 800716c:	46bd      	mov	sp, r7
 800716e:	bd80      	pop	{r7, pc}
 8007170:	20000fd8 	.word	0x20000fd8
 8007174:	e000ed04 	.word	0xe000ed04

08007178 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007178:	b580      	push	{r7, lr}
 800717a:	b08a      	sub	sp, #40	; 0x28
 800717c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800717e:	2300      	movs	r3, #0
 8007180:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007182:	2300      	movs	r3, #0
 8007184:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007186:	463a      	mov	r2, r7
 8007188:	1d39      	adds	r1, r7, #4
 800718a:	f107 0308 	add.w	r3, r7, #8
 800718e:	4618      	mov	r0, r3
 8007190:	f7f9 f926 	bl	80003e0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007194:	6839      	ldr	r1, [r7, #0]
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	68ba      	ldr	r2, [r7, #8]
 800719a:	9202      	str	r2, [sp, #8]
 800719c:	9301      	str	r3, [sp, #4]
 800719e:	2300      	movs	r3, #0
 80071a0:	9300      	str	r3, [sp, #0]
 80071a2:	2300      	movs	r3, #0
 80071a4:	460a      	mov	r2, r1
 80071a6:	4921      	ldr	r1, [pc, #132]	; (800722c <vTaskStartScheduler+0xb4>)
 80071a8:	4821      	ldr	r0, [pc, #132]	; (8007230 <vTaskStartScheduler+0xb8>)
 80071aa:	f7ff fe27 	bl	8006dfc <xTaskCreateStatic>
 80071ae:	4603      	mov	r3, r0
 80071b0:	4a20      	ldr	r2, [pc, #128]	; (8007234 <vTaskStartScheduler+0xbc>)
 80071b2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80071b4:	4b1f      	ldr	r3, [pc, #124]	; (8007234 <vTaskStartScheduler+0xbc>)
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d002      	beq.n	80071c2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80071bc:	2301      	movs	r3, #1
 80071be:	617b      	str	r3, [r7, #20]
 80071c0:	e001      	b.n	80071c6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80071c2:	2300      	movs	r3, #0
 80071c4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80071c6:	697b      	ldr	r3, [r7, #20]
 80071c8:	2b01      	cmp	r3, #1
 80071ca:	d102      	bne.n	80071d2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80071cc:	f000 fd8c 	bl	8007ce8 <xTimerCreateTimerTask>
 80071d0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80071d2:	697b      	ldr	r3, [r7, #20]
 80071d4:	2b01      	cmp	r3, #1
 80071d6:	d116      	bne.n	8007206 <vTaskStartScheduler+0x8e>
	__asm volatile
 80071d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071dc:	f383 8811 	msr	BASEPRI, r3
 80071e0:	f3bf 8f6f 	isb	sy
 80071e4:	f3bf 8f4f 	dsb	sy
 80071e8:	613b      	str	r3, [r7, #16]
}
 80071ea:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80071ec:	4b12      	ldr	r3, [pc, #72]	; (8007238 <vTaskStartScheduler+0xc0>)
 80071ee:	f04f 32ff 	mov.w	r2, #4294967295
 80071f2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80071f4:	4b11      	ldr	r3, [pc, #68]	; (800723c <vTaskStartScheduler+0xc4>)
 80071f6:	2201      	movs	r2, #1
 80071f8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 80071fa:	4b11      	ldr	r3, [pc, #68]	; (8007240 <vTaskStartScheduler+0xc8>)
 80071fc:	2200      	movs	r2, #0
 80071fe:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007200:	f001 f966 	bl	80084d0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007204:	e00e      	b.n	8007224 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007206:	697b      	ldr	r3, [r7, #20]
 8007208:	f1b3 3fff 	cmp.w	r3, #4294967295
 800720c:	d10a      	bne.n	8007224 <vTaskStartScheduler+0xac>
	__asm volatile
 800720e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007212:	f383 8811 	msr	BASEPRI, r3
 8007216:	f3bf 8f6f 	isb	sy
 800721a:	f3bf 8f4f 	dsb	sy
 800721e:	60fb      	str	r3, [r7, #12]
}
 8007220:	bf00      	nop
 8007222:	e7fe      	b.n	8007222 <vTaskStartScheduler+0xaa>
}
 8007224:	bf00      	nop
 8007226:	3718      	adds	r7, #24
 8007228:	46bd      	mov	sp, r7
 800722a:	bd80      	pop	{r7, pc}
 800722c:	08009868 	.word	0x08009868
 8007230:	0800791d 	.word	0x0800791d
 8007234:	20000fd4 	.word	0x20000fd4
 8007238:	20000fd0 	.word	0x20000fd0
 800723c:	20000fbc 	.word	0x20000fbc
 8007240:	20000fb4 	.word	0x20000fb4

08007244 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007244:	b480      	push	{r7}
 8007246:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8007248:	4b04      	ldr	r3, [pc, #16]	; (800725c <vTaskSuspendAll+0x18>)
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	3301      	adds	r3, #1
 800724e:	4a03      	ldr	r2, [pc, #12]	; (800725c <vTaskSuspendAll+0x18>)
 8007250:	6013      	str	r3, [r2, #0]
}
 8007252:	bf00      	nop
 8007254:	46bd      	mov	sp, r7
 8007256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800725a:	4770      	bx	lr
 800725c:	20000fd8 	.word	0x20000fd8

08007260 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007260:	b580      	push	{r7, lr}
 8007262:	b084      	sub	sp, #16
 8007264:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007266:	2300      	movs	r3, #0
 8007268:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800726a:	2300      	movs	r3, #0
 800726c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800726e:	4b41      	ldr	r3, [pc, #260]	; (8007374 <xTaskResumeAll+0x114>)
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	2b00      	cmp	r3, #0
 8007274:	d10a      	bne.n	800728c <xTaskResumeAll+0x2c>
	__asm volatile
 8007276:	f04f 0350 	mov.w	r3, #80	; 0x50
 800727a:	f383 8811 	msr	BASEPRI, r3
 800727e:	f3bf 8f6f 	isb	sy
 8007282:	f3bf 8f4f 	dsb	sy
 8007286:	603b      	str	r3, [r7, #0]
}
 8007288:	bf00      	nop
 800728a:	e7fe      	b.n	800728a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800728c:	f001 f9c2 	bl	8008614 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007290:	4b38      	ldr	r3, [pc, #224]	; (8007374 <xTaskResumeAll+0x114>)
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	3b01      	subs	r3, #1
 8007296:	4a37      	ldr	r2, [pc, #220]	; (8007374 <xTaskResumeAll+0x114>)
 8007298:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800729a:	4b36      	ldr	r3, [pc, #216]	; (8007374 <xTaskResumeAll+0x114>)
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d161      	bne.n	8007366 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80072a2:	4b35      	ldr	r3, [pc, #212]	; (8007378 <xTaskResumeAll+0x118>)
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d05d      	beq.n	8007366 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80072aa:	e02e      	b.n	800730a <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80072ac:	4b33      	ldr	r3, [pc, #204]	; (800737c <xTaskResumeAll+0x11c>)
 80072ae:	68db      	ldr	r3, [r3, #12]
 80072b0:	68db      	ldr	r3, [r3, #12]
 80072b2:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	3318      	adds	r3, #24
 80072b8:	4618      	mov	r0, r3
 80072ba:	f7ff f892 	bl	80063e2 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	3304      	adds	r3, #4
 80072c2:	4618      	mov	r0, r3
 80072c4:	f7ff f88d 	bl	80063e2 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072cc:	2201      	movs	r2, #1
 80072ce:	409a      	lsls	r2, r3
 80072d0:	4b2b      	ldr	r3, [pc, #172]	; (8007380 <xTaskResumeAll+0x120>)
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	4313      	orrs	r3, r2
 80072d6:	4a2a      	ldr	r2, [pc, #168]	; (8007380 <xTaskResumeAll+0x120>)
 80072d8:	6013      	str	r3, [r2, #0]
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80072de:	4613      	mov	r3, r2
 80072e0:	009b      	lsls	r3, r3, #2
 80072e2:	4413      	add	r3, r2
 80072e4:	009b      	lsls	r3, r3, #2
 80072e6:	4a27      	ldr	r2, [pc, #156]	; (8007384 <xTaskResumeAll+0x124>)
 80072e8:	441a      	add	r2, r3
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	3304      	adds	r3, #4
 80072ee:	4619      	mov	r1, r3
 80072f0:	4610      	mov	r0, r2
 80072f2:	f7ff f819 	bl	8006328 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80072fa:	4b23      	ldr	r3, [pc, #140]	; (8007388 <xTaskResumeAll+0x128>)
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007300:	429a      	cmp	r2, r3
 8007302:	d302      	bcc.n	800730a <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8007304:	4b21      	ldr	r3, [pc, #132]	; (800738c <xTaskResumeAll+0x12c>)
 8007306:	2201      	movs	r2, #1
 8007308:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800730a:	4b1c      	ldr	r3, [pc, #112]	; (800737c <xTaskResumeAll+0x11c>)
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	2b00      	cmp	r3, #0
 8007310:	d1cc      	bne.n	80072ac <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	2b00      	cmp	r3, #0
 8007316:	d001      	beq.n	800731c <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007318:	f000 fbb6 	bl	8007a88 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800731c:	4b1c      	ldr	r3, [pc, #112]	; (8007390 <xTaskResumeAll+0x130>)
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	2b00      	cmp	r3, #0
 8007326:	d010      	beq.n	800734a <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007328:	f000 f846 	bl	80073b8 <xTaskIncrementTick>
 800732c:	4603      	mov	r3, r0
 800732e:	2b00      	cmp	r3, #0
 8007330:	d002      	beq.n	8007338 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8007332:	4b16      	ldr	r3, [pc, #88]	; (800738c <xTaskResumeAll+0x12c>)
 8007334:	2201      	movs	r2, #1
 8007336:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	3b01      	subs	r3, #1
 800733c:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	2b00      	cmp	r3, #0
 8007342:	d1f1      	bne.n	8007328 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8007344:	4b12      	ldr	r3, [pc, #72]	; (8007390 <xTaskResumeAll+0x130>)
 8007346:	2200      	movs	r2, #0
 8007348:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800734a:	4b10      	ldr	r3, [pc, #64]	; (800738c <xTaskResumeAll+0x12c>)
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	2b00      	cmp	r3, #0
 8007350:	d009      	beq.n	8007366 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007352:	2301      	movs	r3, #1
 8007354:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007356:	4b0f      	ldr	r3, [pc, #60]	; (8007394 <xTaskResumeAll+0x134>)
 8007358:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800735c:	601a      	str	r2, [r3, #0]
 800735e:	f3bf 8f4f 	dsb	sy
 8007362:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007366:	f001 f985 	bl	8008674 <vPortExitCritical>

	return xAlreadyYielded;
 800736a:	68bb      	ldr	r3, [r7, #8]
}
 800736c:	4618      	mov	r0, r3
 800736e:	3710      	adds	r7, #16
 8007370:	46bd      	mov	sp, r7
 8007372:	bd80      	pop	{r7, pc}
 8007374:	20000fd8 	.word	0x20000fd8
 8007378:	20000fb0 	.word	0x20000fb0
 800737c:	20000f70 	.word	0x20000f70
 8007380:	20000fb8 	.word	0x20000fb8
 8007384:	20000eb4 	.word	0x20000eb4
 8007388:	20000eb0 	.word	0x20000eb0
 800738c:	20000fc4 	.word	0x20000fc4
 8007390:	20000fc0 	.word	0x20000fc0
 8007394:	e000ed04 	.word	0xe000ed04

08007398 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007398:	b480      	push	{r7}
 800739a:	b083      	sub	sp, #12
 800739c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800739e:	4b05      	ldr	r3, [pc, #20]	; (80073b4 <xTaskGetTickCount+0x1c>)
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80073a4:	687b      	ldr	r3, [r7, #4]
}
 80073a6:	4618      	mov	r0, r3
 80073a8:	370c      	adds	r7, #12
 80073aa:	46bd      	mov	sp, r7
 80073ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073b0:	4770      	bx	lr
 80073b2:	bf00      	nop
 80073b4:	20000fb4 	.word	0x20000fb4

080073b8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80073b8:	b580      	push	{r7, lr}
 80073ba:	b086      	sub	sp, #24
 80073bc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80073be:	2300      	movs	r3, #0
 80073c0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80073c2:	4b51      	ldr	r3, [pc, #324]	; (8007508 <xTaskIncrementTick+0x150>)
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	f040 808d 	bne.w	80074e6 <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80073cc:	4b4f      	ldr	r3, [pc, #316]	; (800750c <xTaskIncrementTick+0x154>)
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	3301      	adds	r3, #1
 80073d2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80073d4:	4a4d      	ldr	r2, [pc, #308]	; (800750c <xTaskIncrementTick+0x154>)
 80073d6:	693b      	ldr	r3, [r7, #16]
 80073d8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80073da:	693b      	ldr	r3, [r7, #16]
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d120      	bne.n	8007422 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80073e0:	4b4b      	ldr	r3, [pc, #300]	; (8007510 <xTaskIncrementTick+0x158>)
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d00a      	beq.n	8007400 <xTaskIncrementTick+0x48>
	__asm volatile
 80073ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073ee:	f383 8811 	msr	BASEPRI, r3
 80073f2:	f3bf 8f6f 	isb	sy
 80073f6:	f3bf 8f4f 	dsb	sy
 80073fa:	603b      	str	r3, [r7, #0]
}
 80073fc:	bf00      	nop
 80073fe:	e7fe      	b.n	80073fe <xTaskIncrementTick+0x46>
 8007400:	4b43      	ldr	r3, [pc, #268]	; (8007510 <xTaskIncrementTick+0x158>)
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	60fb      	str	r3, [r7, #12]
 8007406:	4b43      	ldr	r3, [pc, #268]	; (8007514 <xTaskIncrementTick+0x15c>)
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	4a41      	ldr	r2, [pc, #260]	; (8007510 <xTaskIncrementTick+0x158>)
 800740c:	6013      	str	r3, [r2, #0]
 800740e:	4a41      	ldr	r2, [pc, #260]	; (8007514 <xTaskIncrementTick+0x15c>)
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	6013      	str	r3, [r2, #0]
 8007414:	4b40      	ldr	r3, [pc, #256]	; (8007518 <xTaskIncrementTick+0x160>)
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	3301      	adds	r3, #1
 800741a:	4a3f      	ldr	r2, [pc, #252]	; (8007518 <xTaskIncrementTick+0x160>)
 800741c:	6013      	str	r3, [r2, #0]
 800741e:	f000 fb33 	bl	8007a88 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007422:	4b3e      	ldr	r3, [pc, #248]	; (800751c <xTaskIncrementTick+0x164>)
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	693a      	ldr	r2, [r7, #16]
 8007428:	429a      	cmp	r2, r3
 800742a:	d34d      	bcc.n	80074c8 <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800742c:	4b38      	ldr	r3, [pc, #224]	; (8007510 <xTaskIncrementTick+0x158>)
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	2b00      	cmp	r3, #0
 8007434:	d101      	bne.n	800743a <xTaskIncrementTick+0x82>
 8007436:	2301      	movs	r3, #1
 8007438:	e000      	b.n	800743c <xTaskIncrementTick+0x84>
 800743a:	2300      	movs	r3, #0
 800743c:	2b00      	cmp	r3, #0
 800743e:	d004      	beq.n	800744a <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007440:	4b36      	ldr	r3, [pc, #216]	; (800751c <xTaskIncrementTick+0x164>)
 8007442:	f04f 32ff 	mov.w	r2, #4294967295
 8007446:	601a      	str	r2, [r3, #0]
					break;
 8007448:	e03e      	b.n	80074c8 <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800744a:	4b31      	ldr	r3, [pc, #196]	; (8007510 <xTaskIncrementTick+0x158>)
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	68db      	ldr	r3, [r3, #12]
 8007450:	68db      	ldr	r3, [r3, #12]
 8007452:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007454:	68bb      	ldr	r3, [r7, #8]
 8007456:	685b      	ldr	r3, [r3, #4]
 8007458:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800745a:	693a      	ldr	r2, [r7, #16]
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	429a      	cmp	r2, r3
 8007460:	d203      	bcs.n	800746a <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007462:	4a2e      	ldr	r2, [pc, #184]	; (800751c <xTaskIncrementTick+0x164>)
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	6013      	str	r3, [r2, #0]
						break;
 8007468:	e02e      	b.n	80074c8 <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800746a:	68bb      	ldr	r3, [r7, #8]
 800746c:	3304      	adds	r3, #4
 800746e:	4618      	mov	r0, r3
 8007470:	f7fe ffb7 	bl	80063e2 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007474:	68bb      	ldr	r3, [r7, #8]
 8007476:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007478:	2b00      	cmp	r3, #0
 800747a:	d004      	beq.n	8007486 <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800747c:	68bb      	ldr	r3, [r7, #8]
 800747e:	3318      	adds	r3, #24
 8007480:	4618      	mov	r0, r3
 8007482:	f7fe ffae 	bl	80063e2 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007486:	68bb      	ldr	r3, [r7, #8]
 8007488:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800748a:	2201      	movs	r2, #1
 800748c:	409a      	lsls	r2, r3
 800748e:	4b24      	ldr	r3, [pc, #144]	; (8007520 <xTaskIncrementTick+0x168>)
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	4313      	orrs	r3, r2
 8007494:	4a22      	ldr	r2, [pc, #136]	; (8007520 <xTaskIncrementTick+0x168>)
 8007496:	6013      	str	r3, [r2, #0]
 8007498:	68bb      	ldr	r3, [r7, #8]
 800749a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800749c:	4613      	mov	r3, r2
 800749e:	009b      	lsls	r3, r3, #2
 80074a0:	4413      	add	r3, r2
 80074a2:	009b      	lsls	r3, r3, #2
 80074a4:	4a1f      	ldr	r2, [pc, #124]	; (8007524 <xTaskIncrementTick+0x16c>)
 80074a6:	441a      	add	r2, r3
 80074a8:	68bb      	ldr	r3, [r7, #8]
 80074aa:	3304      	adds	r3, #4
 80074ac:	4619      	mov	r1, r3
 80074ae:	4610      	mov	r0, r2
 80074b0:	f7fe ff3a 	bl	8006328 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80074b4:	68bb      	ldr	r3, [r7, #8]
 80074b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80074b8:	4b1b      	ldr	r3, [pc, #108]	; (8007528 <xTaskIncrementTick+0x170>)
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074be:	429a      	cmp	r2, r3
 80074c0:	d3b4      	bcc.n	800742c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80074c2:	2301      	movs	r3, #1
 80074c4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80074c6:	e7b1      	b.n	800742c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80074c8:	4b17      	ldr	r3, [pc, #92]	; (8007528 <xTaskIncrementTick+0x170>)
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80074ce:	4915      	ldr	r1, [pc, #84]	; (8007524 <xTaskIncrementTick+0x16c>)
 80074d0:	4613      	mov	r3, r2
 80074d2:	009b      	lsls	r3, r3, #2
 80074d4:	4413      	add	r3, r2
 80074d6:	009b      	lsls	r3, r3, #2
 80074d8:	440b      	add	r3, r1
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	2b01      	cmp	r3, #1
 80074de:	d907      	bls.n	80074f0 <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 80074e0:	2301      	movs	r3, #1
 80074e2:	617b      	str	r3, [r7, #20]
 80074e4:	e004      	b.n	80074f0 <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80074e6:	4b11      	ldr	r3, [pc, #68]	; (800752c <xTaskIncrementTick+0x174>)
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	3301      	adds	r3, #1
 80074ec:	4a0f      	ldr	r2, [pc, #60]	; (800752c <xTaskIncrementTick+0x174>)
 80074ee:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80074f0:	4b0f      	ldr	r3, [pc, #60]	; (8007530 <xTaskIncrementTick+0x178>)
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d001      	beq.n	80074fc <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 80074f8:	2301      	movs	r3, #1
 80074fa:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80074fc:	697b      	ldr	r3, [r7, #20]
}
 80074fe:	4618      	mov	r0, r3
 8007500:	3718      	adds	r7, #24
 8007502:	46bd      	mov	sp, r7
 8007504:	bd80      	pop	{r7, pc}
 8007506:	bf00      	nop
 8007508:	20000fd8 	.word	0x20000fd8
 800750c:	20000fb4 	.word	0x20000fb4
 8007510:	20000f68 	.word	0x20000f68
 8007514:	20000f6c 	.word	0x20000f6c
 8007518:	20000fc8 	.word	0x20000fc8
 800751c:	20000fd0 	.word	0x20000fd0
 8007520:	20000fb8 	.word	0x20000fb8
 8007524:	20000eb4 	.word	0x20000eb4
 8007528:	20000eb0 	.word	0x20000eb0
 800752c:	20000fc0 	.word	0x20000fc0
 8007530:	20000fc4 	.word	0x20000fc4

08007534 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007534:	b480      	push	{r7}
 8007536:	b087      	sub	sp, #28
 8007538:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800753a:	4b27      	ldr	r3, [pc, #156]	; (80075d8 <vTaskSwitchContext+0xa4>)
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	2b00      	cmp	r3, #0
 8007540:	d003      	beq.n	800754a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007542:	4b26      	ldr	r3, [pc, #152]	; (80075dc <vTaskSwitchContext+0xa8>)
 8007544:	2201      	movs	r2, #1
 8007546:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007548:	e03f      	b.n	80075ca <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 800754a:	4b24      	ldr	r3, [pc, #144]	; (80075dc <vTaskSwitchContext+0xa8>)
 800754c:	2200      	movs	r2, #0
 800754e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8007550:	4b23      	ldr	r3, [pc, #140]	; (80075e0 <vTaskSwitchContext+0xac>)
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	fab3 f383 	clz	r3, r3
 800755c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800755e:	7afb      	ldrb	r3, [r7, #11]
 8007560:	f1c3 031f 	rsb	r3, r3, #31
 8007564:	617b      	str	r3, [r7, #20]
 8007566:	491f      	ldr	r1, [pc, #124]	; (80075e4 <vTaskSwitchContext+0xb0>)
 8007568:	697a      	ldr	r2, [r7, #20]
 800756a:	4613      	mov	r3, r2
 800756c:	009b      	lsls	r3, r3, #2
 800756e:	4413      	add	r3, r2
 8007570:	009b      	lsls	r3, r3, #2
 8007572:	440b      	add	r3, r1
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	2b00      	cmp	r3, #0
 8007578:	d10a      	bne.n	8007590 <vTaskSwitchContext+0x5c>
	__asm volatile
 800757a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800757e:	f383 8811 	msr	BASEPRI, r3
 8007582:	f3bf 8f6f 	isb	sy
 8007586:	f3bf 8f4f 	dsb	sy
 800758a:	607b      	str	r3, [r7, #4]
}
 800758c:	bf00      	nop
 800758e:	e7fe      	b.n	800758e <vTaskSwitchContext+0x5a>
 8007590:	697a      	ldr	r2, [r7, #20]
 8007592:	4613      	mov	r3, r2
 8007594:	009b      	lsls	r3, r3, #2
 8007596:	4413      	add	r3, r2
 8007598:	009b      	lsls	r3, r3, #2
 800759a:	4a12      	ldr	r2, [pc, #72]	; (80075e4 <vTaskSwitchContext+0xb0>)
 800759c:	4413      	add	r3, r2
 800759e:	613b      	str	r3, [r7, #16]
 80075a0:	693b      	ldr	r3, [r7, #16]
 80075a2:	685b      	ldr	r3, [r3, #4]
 80075a4:	685a      	ldr	r2, [r3, #4]
 80075a6:	693b      	ldr	r3, [r7, #16]
 80075a8:	605a      	str	r2, [r3, #4]
 80075aa:	693b      	ldr	r3, [r7, #16]
 80075ac:	685a      	ldr	r2, [r3, #4]
 80075ae:	693b      	ldr	r3, [r7, #16]
 80075b0:	3308      	adds	r3, #8
 80075b2:	429a      	cmp	r2, r3
 80075b4:	d104      	bne.n	80075c0 <vTaskSwitchContext+0x8c>
 80075b6:	693b      	ldr	r3, [r7, #16]
 80075b8:	685b      	ldr	r3, [r3, #4]
 80075ba:	685a      	ldr	r2, [r3, #4]
 80075bc:	693b      	ldr	r3, [r7, #16]
 80075be:	605a      	str	r2, [r3, #4]
 80075c0:	693b      	ldr	r3, [r7, #16]
 80075c2:	685b      	ldr	r3, [r3, #4]
 80075c4:	68db      	ldr	r3, [r3, #12]
 80075c6:	4a08      	ldr	r2, [pc, #32]	; (80075e8 <vTaskSwitchContext+0xb4>)
 80075c8:	6013      	str	r3, [r2, #0]
}
 80075ca:	bf00      	nop
 80075cc:	371c      	adds	r7, #28
 80075ce:	46bd      	mov	sp, r7
 80075d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075d4:	4770      	bx	lr
 80075d6:	bf00      	nop
 80075d8:	20000fd8 	.word	0x20000fd8
 80075dc:	20000fc4 	.word	0x20000fc4
 80075e0:	20000fb8 	.word	0x20000fb8
 80075e4:	20000eb4 	.word	0x20000eb4
 80075e8:	20000eb0 	.word	0x20000eb0

080075ec <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80075ec:	b580      	push	{r7, lr}
 80075ee:	b084      	sub	sp, #16
 80075f0:	af00      	add	r7, sp, #0
 80075f2:	6078      	str	r0, [r7, #4]
 80075f4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d10a      	bne.n	8007612 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80075fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007600:	f383 8811 	msr	BASEPRI, r3
 8007604:	f3bf 8f6f 	isb	sy
 8007608:	f3bf 8f4f 	dsb	sy
 800760c:	60fb      	str	r3, [r7, #12]
}
 800760e:	bf00      	nop
 8007610:	e7fe      	b.n	8007610 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007612:	4b07      	ldr	r3, [pc, #28]	; (8007630 <vTaskPlaceOnEventList+0x44>)
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	3318      	adds	r3, #24
 8007618:	4619      	mov	r1, r3
 800761a:	6878      	ldr	r0, [r7, #4]
 800761c:	f7fe fea8 	bl	8006370 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007620:	2101      	movs	r1, #1
 8007622:	6838      	ldr	r0, [r7, #0]
 8007624:	f000 fafa 	bl	8007c1c <prvAddCurrentTaskToDelayedList>
}
 8007628:	bf00      	nop
 800762a:	3710      	adds	r7, #16
 800762c:	46bd      	mov	sp, r7
 800762e:	bd80      	pop	{r7, pc}
 8007630:	20000eb0 	.word	0x20000eb0

08007634 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007634:	b580      	push	{r7, lr}
 8007636:	b086      	sub	sp, #24
 8007638:	af00      	add	r7, sp, #0
 800763a:	60f8      	str	r0, [r7, #12]
 800763c:	60b9      	str	r1, [r7, #8]
 800763e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	2b00      	cmp	r3, #0
 8007644:	d10a      	bne.n	800765c <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8007646:	f04f 0350 	mov.w	r3, #80	; 0x50
 800764a:	f383 8811 	msr	BASEPRI, r3
 800764e:	f3bf 8f6f 	isb	sy
 8007652:	f3bf 8f4f 	dsb	sy
 8007656:	617b      	str	r3, [r7, #20]
}
 8007658:	bf00      	nop
 800765a:	e7fe      	b.n	800765a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800765c:	4b0a      	ldr	r3, [pc, #40]	; (8007688 <vTaskPlaceOnEventListRestricted+0x54>)
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	3318      	adds	r3, #24
 8007662:	4619      	mov	r1, r3
 8007664:	68f8      	ldr	r0, [r7, #12]
 8007666:	f7fe fe5f 	bl	8006328 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	2b00      	cmp	r3, #0
 800766e:	d002      	beq.n	8007676 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8007670:	f04f 33ff 	mov.w	r3, #4294967295
 8007674:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007676:	6879      	ldr	r1, [r7, #4]
 8007678:	68b8      	ldr	r0, [r7, #8]
 800767a:	f000 facf 	bl	8007c1c <prvAddCurrentTaskToDelayedList>
	}
 800767e:	bf00      	nop
 8007680:	3718      	adds	r7, #24
 8007682:	46bd      	mov	sp, r7
 8007684:	bd80      	pop	{r7, pc}
 8007686:	bf00      	nop
 8007688:	20000eb0 	.word	0x20000eb0

0800768c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800768c:	b580      	push	{r7, lr}
 800768e:	b086      	sub	sp, #24
 8007690:	af00      	add	r7, sp, #0
 8007692:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	68db      	ldr	r3, [r3, #12]
 8007698:	68db      	ldr	r3, [r3, #12]
 800769a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800769c:	693b      	ldr	r3, [r7, #16]
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d10a      	bne.n	80076b8 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80076a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076a6:	f383 8811 	msr	BASEPRI, r3
 80076aa:	f3bf 8f6f 	isb	sy
 80076ae:	f3bf 8f4f 	dsb	sy
 80076b2:	60fb      	str	r3, [r7, #12]
}
 80076b4:	bf00      	nop
 80076b6:	e7fe      	b.n	80076b6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80076b8:	693b      	ldr	r3, [r7, #16]
 80076ba:	3318      	adds	r3, #24
 80076bc:	4618      	mov	r0, r3
 80076be:	f7fe fe90 	bl	80063e2 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80076c2:	4b1d      	ldr	r3, [pc, #116]	; (8007738 <xTaskRemoveFromEventList+0xac>)
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d11c      	bne.n	8007704 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80076ca:	693b      	ldr	r3, [r7, #16]
 80076cc:	3304      	adds	r3, #4
 80076ce:	4618      	mov	r0, r3
 80076d0:	f7fe fe87 	bl	80063e2 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80076d4:	693b      	ldr	r3, [r7, #16]
 80076d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076d8:	2201      	movs	r2, #1
 80076da:	409a      	lsls	r2, r3
 80076dc:	4b17      	ldr	r3, [pc, #92]	; (800773c <xTaskRemoveFromEventList+0xb0>)
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	4313      	orrs	r3, r2
 80076e2:	4a16      	ldr	r2, [pc, #88]	; (800773c <xTaskRemoveFromEventList+0xb0>)
 80076e4:	6013      	str	r3, [r2, #0]
 80076e6:	693b      	ldr	r3, [r7, #16]
 80076e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80076ea:	4613      	mov	r3, r2
 80076ec:	009b      	lsls	r3, r3, #2
 80076ee:	4413      	add	r3, r2
 80076f0:	009b      	lsls	r3, r3, #2
 80076f2:	4a13      	ldr	r2, [pc, #76]	; (8007740 <xTaskRemoveFromEventList+0xb4>)
 80076f4:	441a      	add	r2, r3
 80076f6:	693b      	ldr	r3, [r7, #16]
 80076f8:	3304      	adds	r3, #4
 80076fa:	4619      	mov	r1, r3
 80076fc:	4610      	mov	r0, r2
 80076fe:	f7fe fe13 	bl	8006328 <vListInsertEnd>
 8007702:	e005      	b.n	8007710 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007704:	693b      	ldr	r3, [r7, #16]
 8007706:	3318      	adds	r3, #24
 8007708:	4619      	mov	r1, r3
 800770a:	480e      	ldr	r0, [pc, #56]	; (8007744 <xTaskRemoveFromEventList+0xb8>)
 800770c:	f7fe fe0c 	bl	8006328 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007710:	693b      	ldr	r3, [r7, #16]
 8007712:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007714:	4b0c      	ldr	r3, [pc, #48]	; (8007748 <xTaskRemoveFromEventList+0xbc>)
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800771a:	429a      	cmp	r2, r3
 800771c:	d905      	bls.n	800772a <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800771e:	2301      	movs	r3, #1
 8007720:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007722:	4b0a      	ldr	r3, [pc, #40]	; (800774c <xTaskRemoveFromEventList+0xc0>)
 8007724:	2201      	movs	r2, #1
 8007726:	601a      	str	r2, [r3, #0]
 8007728:	e001      	b.n	800772e <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800772a:	2300      	movs	r3, #0
 800772c:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 800772e:	697b      	ldr	r3, [r7, #20]
}
 8007730:	4618      	mov	r0, r3
 8007732:	3718      	adds	r7, #24
 8007734:	46bd      	mov	sp, r7
 8007736:	bd80      	pop	{r7, pc}
 8007738:	20000fd8 	.word	0x20000fd8
 800773c:	20000fb8 	.word	0x20000fb8
 8007740:	20000eb4 	.word	0x20000eb4
 8007744:	20000f70 	.word	0x20000f70
 8007748:	20000eb0 	.word	0x20000eb0
 800774c:	20000fc4 	.word	0x20000fc4

08007750 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 8007750:	b580      	push	{r7, lr}
 8007752:	b086      	sub	sp, #24
 8007754:	af00      	add	r7, sp, #0
 8007756:	6078      	str	r0, [r7, #4]
 8007758:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 800775a:	4b29      	ldr	r3, [pc, #164]	; (8007800 <vTaskRemoveFromUnorderedEventList+0xb0>)
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	2b00      	cmp	r3, #0
 8007760:	d10a      	bne.n	8007778 <vTaskRemoveFromUnorderedEventList+0x28>
	__asm volatile
 8007762:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007766:	f383 8811 	msr	BASEPRI, r3
 800776a:	f3bf 8f6f 	isb	sy
 800776e:	f3bf 8f4f 	dsb	sy
 8007772:	613b      	str	r3, [r7, #16]
}
 8007774:	bf00      	nop
 8007776:	e7fe      	b.n	8007776 <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8007778:	683b      	ldr	r3, [r7, #0]
 800777a:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = ( TCB_t * ) listGET_LIST_ITEM_OWNER( pxEventListItem );
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	68db      	ldr	r3, [r3, #12]
 8007786:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 8007788:	697b      	ldr	r3, [r7, #20]
 800778a:	2b00      	cmp	r3, #0
 800778c:	d10a      	bne.n	80077a4 <vTaskRemoveFromUnorderedEventList+0x54>
	__asm volatile
 800778e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007792:	f383 8811 	msr	BASEPRI, r3
 8007796:	f3bf 8f6f 	isb	sy
 800779a:	f3bf 8f4f 	dsb	sy
 800779e:	60fb      	str	r3, [r7, #12]
}
 80077a0:	bf00      	nop
 80077a2:	e7fe      	b.n	80077a2 <vTaskRemoveFromUnorderedEventList+0x52>
	( void ) uxListRemove( pxEventListItem );
 80077a4:	6878      	ldr	r0, [r7, #4]
 80077a6:	f7fe fe1c 	bl	80063e2 <uxListRemove>

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80077aa:	697b      	ldr	r3, [r7, #20]
 80077ac:	3304      	adds	r3, #4
 80077ae:	4618      	mov	r0, r3
 80077b0:	f7fe fe17 	bl	80063e2 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 80077b4:	697b      	ldr	r3, [r7, #20]
 80077b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077b8:	2201      	movs	r2, #1
 80077ba:	409a      	lsls	r2, r3
 80077bc:	4b11      	ldr	r3, [pc, #68]	; (8007804 <vTaskRemoveFromUnorderedEventList+0xb4>)
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	4313      	orrs	r3, r2
 80077c2:	4a10      	ldr	r2, [pc, #64]	; (8007804 <vTaskRemoveFromUnorderedEventList+0xb4>)
 80077c4:	6013      	str	r3, [r2, #0]
 80077c6:	697b      	ldr	r3, [r7, #20]
 80077c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80077ca:	4613      	mov	r3, r2
 80077cc:	009b      	lsls	r3, r3, #2
 80077ce:	4413      	add	r3, r2
 80077d0:	009b      	lsls	r3, r3, #2
 80077d2:	4a0d      	ldr	r2, [pc, #52]	; (8007808 <vTaskRemoveFromUnorderedEventList+0xb8>)
 80077d4:	441a      	add	r2, r3
 80077d6:	697b      	ldr	r3, [r7, #20]
 80077d8:	3304      	adds	r3, #4
 80077da:	4619      	mov	r1, r3
 80077dc:	4610      	mov	r0, r2
 80077de:	f7fe fda3 	bl	8006328 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80077e2:	697b      	ldr	r3, [r7, #20]
 80077e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80077e6:	4b09      	ldr	r3, [pc, #36]	; (800780c <vTaskRemoveFromUnorderedEventList+0xbc>)
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077ec:	429a      	cmp	r2, r3
 80077ee:	d902      	bls.n	80077f6 <vTaskRemoveFromUnorderedEventList+0xa6>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 80077f0:	4b07      	ldr	r3, [pc, #28]	; (8007810 <vTaskRemoveFromUnorderedEventList+0xc0>)
 80077f2:	2201      	movs	r2, #1
 80077f4:	601a      	str	r2, [r3, #0]
	}
}
 80077f6:	bf00      	nop
 80077f8:	3718      	adds	r7, #24
 80077fa:	46bd      	mov	sp, r7
 80077fc:	bd80      	pop	{r7, pc}
 80077fe:	bf00      	nop
 8007800:	20000fd8 	.word	0x20000fd8
 8007804:	20000fb8 	.word	0x20000fb8
 8007808:	20000eb4 	.word	0x20000eb4
 800780c:	20000eb0 	.word	0x20000eb0
 8007810:	20000fc4 	.word	0x20000fc4

08007814 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007814:	b480      	push	{r7}
 8007816:	b083      	sub	sp, #12
 8007818:	af00      	add	r7, sp, #0
 800781a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800781c:	4b06      	ldr	r3, [pc, #24]	; (8007838 <vTaskInternalSetTimeOutState+0x24>)
 800781e:	681a      	ldr	r2, [r3, #0]
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007824:	4b05      	ldr	r3, [pc, #20]	; (800783c <vTaskInternalSetTimeOutState+0x28>)
 8007826:	681a      	ldr	r2, [r3, #0]
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	605a      	str	r2, [r3, #4]
}
 800782c:	bf00      	nop
 800782e:	370c      	adds	r7, #12
 8007830:	46bd      	mov	sp, r7
 8007832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007836:	4770      	bx	lr
 8007838:	20000fc8 	.word	0x20000fc8
 800783c:	20000fb4 	.word	0x20000fb4

08007840 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007840:	b580      	push	{r7, lr}
 8007842:	b088      	sub	sp, #32
 8007844:	af00      	add	r7, sp, #0
 8007846:	6078      	str	r0, [r7, #4]
 8007848:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	2b00      	cmp	r3, #0
 800784e:	d10a      	bne.n	8007866 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8007850:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007854:	f383 8811 	msr	BASEPRI, r3
 8007858:	f3bf 8f6f 	isb	sy
 800785c:	f3bf 8f4f 	dsb	sy
 8007860:	613b      	str	r3, [r7, #16]
}
 8007862:	bf00      	nop
 8007864:	e7fe      	b.n	8007864 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8007866:	683b      	ldr	r3, [r7, #0]
 8007868:	2b00      	cmp	r3, #0
 800786a:	d10a      	bne.n	8007882 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800786c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007870:	f383 8811 	msr	BASEPRI, r3
 8007874:	f3bf 8f6f 	isb	sy
 8007878:	f3bf 8f4f 	dsb	sy
 800787c:	60fb      	str	r3, [r7, #12]
}
 800787e:	bf00      	nop
 8007880:	e7fe      	b.n	8007880 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8007882:	f000 fec7 	bl	8008614 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007886:	4b1d      	ldr	r3, [pc, #116]	; (80078fc <xTaskCheckForTimeOut+0xbc>)
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	685b      	ldr	r3, [r3, #4]
 8007890:	69ba      	ldr	r2, [r7, #24]
 8007892:	1ad3      	subs	r3, r2, r3
 8007894:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007896:	683b      	ldr	r3, [r7, #0]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800789e:	d102      	bne.n	80078a6 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80078a0:	2300      	movs	r3, #0
 80078a2:	61fb      	str	r3, [r7, #28]
 80078a4:	e023      	b.n	80078ee <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	681a      	ldr	r2, [r3, #0]
 80078aa:	4b15      	ldr	r3, [pc, #84]	; (8007900 <xTaskCheckForTimeOut+0xc0>)
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	429a      	cmp	r2, r3
 80078b0:	d007      	beq.n	80078c2 <xTaskCheckForTimeOut+0x82>
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	685b      	ldr	r3, [r3, #4]
 80078b6:	69ba      	ldr	r2, [r7, #24]
 80078b8:	429a      	cmp	r2, r3
 80078ba:	d302      	bcc.n	80078c2 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80078bc:	2301      	movs	r3, #1
 80078be:	61fb      	str	r3, [r7, #28]
 80078c0:	e015      	b.n	80078ee <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80078c2:	683b      	ldr	r3, [r7, #0]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	697a      	ldr	r2, [r7, #20]
 80078c8:	429a      	cmp	r2, r3
 80078ca:	d20b      	bcs.n	80078e4 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80078cc:	683b      	ldr	r3, [r7, #0]
 80078ce:	681a      	ldr	r2, [r3, #0]
 80078d0:	697b      	ldr	r3, [r7, #20]
 80078d2:	1ad2      	subs	r2, r2, r3
 80078d4:	683b      	ldr	r3, [r7, #0]
 80078d6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80078d8:	6878      	ldr	r0, [r7, #4]
 80078da:	f7ff ff9b 	bl	8007814 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80078de:	2300      	movs	r3, #0
 80078e0:	61fb      	str	r3, [r7, #28]
 80078e2:	e004      	b.n	80078ee <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80078e4:	683b      	ldr	r3, [r7, #0]
 80078e6:	2200      	movs	r2, #0
 80078e8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80078ea:	2301      	movs	r3, #1
 80078ec:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80078ee:	f000 fec1 	bl	8008674 <vPortExitCritical>

	return xReturn;
 80078f2:	69fb      	ldr	r3, [r7, #28]
}
 80078f4:	4618      	mov	r0, r3
 80078f6:	3720      	adds	r7, #32
 80078f8:	46bd      	mov	sp, r7
 80078fa:	bd80      	pop	{r7, pc}
 80078fc:	20000fb4 	.word	0x20000fb4
 8007900:	20000fc8 	.word	0x20000fc8

08007904 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007904:	b480      	push	{r7}
 8007906:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007908:	4b03      	ldr	r3, [pc, #12]	; (8007918 <vTaskMissedYield+0x14>)
 800790a:	2201      	movs	r2, #1
 800790c:	601a      	str	r2, [r3, #0]
}
 800790e:	bf00      	nop
 8007910:	46bd      	mov	sp, r7
 8007912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007916:	4770      	bx	lr
 8007918:	20000fc4 	.word	0x20000fc4

0800791c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800791c:	b580      	push	{r7, lr}
 800791e:	b082      	sub	sp, #8
 8007920:	af00      	add	r7, sp, #0
 8007922:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007924:	f000 f852 	bl	80079cc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007928:	4b06      	ldr	r3, [pc, #24]	; (8007944 <prvIdleTask+0x28>)
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	2b01      	cmp	r3, #1
 800792e:	d9f9      	bls.n	8007924 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007930:	4b05      	ldr	r3, [pc, #20]	; (8007948 <prvIdleTask+0x2c>)
 8007932:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007936:	601a      	str	r2, [r3, #0]
 8007938:	f3bf 8f4f 	dsb	sy
 800793c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007940:	e7f0      	b.n	8007924 <prvIdleTask+0x8>
 8007942:	bf00      	nop
 8007944:	20000eb4 	.word	0x20000eb4
 8007948:	e000ed04 	.word	0xe000ed04

0800794c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800794c:	b580      	push	{r7, lr}
 800794e:	b082      	sub	sp, #8
 8007950:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007952:	2300      	movs	r3, #0
 8007954:	607b      	str	r3, [r7, #4]
 8007956:	e00c      	b.n	8007972 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007958:	687a      	ldr	r2, [r7, #4]
 800795a:	4613      	mov	r3, r2
 800795c:	009b      	lsls	r3, r3, #2
 800795e:	4413      	add	r3, r2
 8007960:	009b      	lsls	r3, r3, #2
 8007962:	4a12      	ldr	r2, [pc, #72]	; (80079ac <prvInitialiseTaskLists+0x60>)
 8007964:	4413      	add	r3, r2
 8007966:	4618      	mov	r0, r3
 8007968:	f7fe fcb1 	bl	80062ce <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	3301      	adds	r3, #1
 8007970:	607b      	str	r3, [r7, #4]
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	2b06      	cmp	r3, #6
 8007976:	d9ef      	bls.n	8007958 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007978:	480d      	ldr	r0, [pc, #52]	; (80079b0 <prvInitialiseTaskLists+0x64>)
 800797a:	f7fe fca8 	bl	80062ce <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800797e:	480d      	ldr	r0, [pc, #52]	; (80079b4 <prvInitialiseTaskLists+0x68>)
 8007980:	f7fe fca5 	bl	80062ce <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007984:	480c      	ldr	r0, [pc, #48]	; (80079b8 <prvInitialiseTaskLists+0x6c>)
 8007986:	f7fe fca2 	bl	80062ce <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800798a:	480c      	ldr	r0, [pc, #48]	; (80079bc <prvInitialiseTaskLists+0x70>)
 800798c:	f7fe fc9f 	bl	80062ce <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007990:	480b      	ldr	r0, [pc, #44]	; (80079c0 <prvInitialiseTaskLists+0x74>)
 8007992:	f7fe fc9c 	bl	80062ce <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007996:	4b0b      	ldr	r3, [pc, #44]	; (80079c4 <prvInitialiseTaskLists+0x78>)
 8007998:	4a05      	ldr	r2, [pc, #20]	; (80079b0 <prvInitialiseTaskLists+0x64>)
 800799a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800799c:	4b0a      	ldr	r3, [pc, #40]	; (80079c8 <prvInitialiseTaskLists+0x7c>)
 800799e:	4a05      	ldr	r2, [pc, #20]	; (80079b4 <prvInitialiseTaskLists+0x68>)
 80079a0:	601a      	str	r2, [r3, #0]
}
 80079a2:	bf00      	nop
 80079a4:	3708      	adds	r7, #8
 80079a6:	46bd      	mov	sp, r7
 80079a8:	bd80      	pop	{r7, pc}
 80079aa:	bf00      	nop
 80079ac:	20000eb4 	.word	0x20000eb4
 80079b0:	20000f40 	.word	0x20000f40
 80079b4:	20000f54 	.word	0x20000f54
 80079b8:	20000f70 	.word	0x20000f70
 80079bc:	20000f84 	.word	0x20000f84
 80079c0:	20000f9c 	.word	0x20000f9c
 80079c4:	20000f68 	.word	0x20000f68
 80079c8:	20000f6c 	.word	0x20000f6c

080079cc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80079cc:	b580      	push	{r7, lr}
 80079ce:	b082      	sub	sp, #8
 80079d0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80079d2:	e019      	b.n	8007a08 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80079d4:	f000 fe1e 	bl	8008614 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80079d8:	4b10      	ldr	r3, [pc, #64]	; (8007a1c <prvCheckTasksWaitingTermination+0x50>)
 80079da:	68db      	ldr	r3, [r3, #12]
 80079dc:	68db      	ldr	r3, [r3, #12]
 80079de:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	3304      	adds	r3, #4
 80079e4:	4618      	mov	r0, r3
 80079e6:	f7fe fcfc 	bl	80063e2 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80079ea:	4b0d      	ldr	r3, [pc, #52]	; (8007a20 <prvCheckTasksWaitingTermination+0x54>)
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	3b01      	subs	r3, #1
 80079f0:	4a0b      	ldr	r2, [pc, #44]	; (8007a20 <prvCheckTasksWaitingTermination+0x54>)
 80079f2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80079f4:	4b0b      	ldr	r3, [pc, #44]	; (8007a24 <prvCheckTasksWaitingTermination+0x58>)
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	3b01      	subs	r3, #1
 80079fa:	4a0a      	ldr	r2, [pc, #40]	; (8007a24 <prvCheckTasksWaitingTermination+0x58>)
 80079fc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80079fe:	f000 fe39 	bl	8008674 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007a02:	6878      	ldr	r0, [r7, #4]
 8007a04:	f000 f810 	bl	8007a28 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007a08:	4b06      	ldr	r3, [pc, #24]	; (8007a24 <prvCheckTasksWaitingTermination+0x58>)
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d1e1      	bne.n	80079d4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007a10:	bf00      	nop
 8007a12:	bf00      	nop
 8007a14:	3708      	adds	r7, #8
 8007a16:	46bd      	mov	sp, r7
 8007a18:	bd80      	pop	{r7, pc}
 8007a1a:	bf00      	nop
 8007a1c:	20000f84 	.word	0x20000f84
 8007a20:	20000fb0 	.word	0x20000fb0
 8007a24:	20000f98 	.word	0x20000f98

08007a28 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007a28:	b580      	push	{r7, lr}
 8007a2a:	b084      	sub	sp, #16
 8007a2c:	af00      	add	r7, sp, #0
 8007a2e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d108      	bne.n	8007a4c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a3e:	4618      	mov	r0, r3
 8007a40:	f000 ffce 	bl	80089e0 <vPortFree>
				vPortFree( pxTCB );
 8007a44:	6878      	ldr	r0, [r7, #4]
 8007a46:	f000 ffcb 	bl	80089e0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007a4a:	e018      	b.n	8007a7e <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 8007a52:	2b01      	cmp	r3, #1
 8007a54:	d103      	bne.n	8007a5e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8007a56:	6878      	ldr	r0, [r7, #4]
 8007a58:	f000 ffc2 	bl	80089e0 <vPortFree>
	}
 8007a5c:	e00f      	b.n	8007a7e <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 8007a64:	2b02      	cmp	r3, #2
 8007a66:	d00a      	beq.n	8007a7e <prvDeleteTCB+0x56>
	__asm volatile
 8007a68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a6c:	f383 8811 	msr	BASEPRI, r3
 8007a70:	f3bf 8f6f 	isb	sy
 8007a74:	f3bf 8f4f 	dsb	sy
 8007a78:	60fb      	str	r3, [r7, #12]
}
 8007a7a:	bf00      	nop
 8007a7c:	e7fe      	b.n	8007a7c <prvDeleteTCB+0x54>
	}
 8007a7e:	bf00      	nop
 8007a80:	3710      	adds	r7, #16
 8007a82:	46bd      	mov	sp, r7
 8007a84:	bd80      	pop	{r7, pc}
	...

08007a88 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007a88:	b480      	push	{r7}
 8007a8a:	b083      	sub	sp, #12
 8007a8c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007a8e:	4b0f      	ldr	r3, [pc, #60]	; (8007acc <prvResetNextTaskUnblockTime+0x44>)
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d101      	bne.n	8007a9c <prvResetNextTaskUnblockTime+0x14>
 8007a98:	2301      	movs	r3, #1
 8007a9a:	e000      	b.n	8007a9e <prvResetNextTaskUnblockTime+0x16>
 8007a9c:	2300      	movs	r3, #0
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d004      	beq.n	8007aac <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007aa2:	4b0b      	ldr	r3, [pc, #44]	; (8007ad0 <prvResetNextTaskUnblockTime+0x48>)
 8007aa4:	f04f 32ff 	mov.w	r2, #4294967295
 8007aa8:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007aaa:	e008      	b.n	8007abe <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8007aac:	4b07      	ldr	r3, [pc, #28]	; (8007acc <prvResetNextTaskUnblockTime+0x44>)
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	68db      	ldr	r3, [r3, #12]
 8007ab2:	68db      	ldr	r3, [r3, #12]
 8007ab4:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	685b      	ldr	r3, [r3, #4]
 8007aba:	4a05      	ldr	r2, [pc, #20]	; (8007ad0 <prvResetNextTaskUnblockTime+0x48>)
 8007abc:	6013      	str	r3, [r2, #0]
}
 8007abe:	bf00      	nop
 8007ac0:	370c      	adds	r7, #12
 8007ac2:	46bd      	mov	sp, r7
 8007ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac8:	4770      	bx	lr
 8007aca:	bf00      	nop
 8007acc:	20000f68 	.word	0x20000f68
 8007ad0:	20000fd0 	.word	0x20000fd0

08007ad4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007ad4:	b480      	push	{r7}
 8007ad6:	b083      	sub	sp, #12
 8007ad8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007ada:	4b0b      	ldr	r3, [pc, #44]	; (8007b08 <xTaskGetSchedulerState+0x34>)
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d102      	bne.n	8007ae8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007ae2:	2301      	movs	r3, #1
 8007ae4:	607b      	str	r3, [r7, #4]
 8007ae6:	e008      	b.n	8007afa <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007ae8:	4b08      	ldr	r3, [pc, #32]	; (8007b0c <xTaskGetSchedulerState+0x38>)
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d102      	bne.n	8007af6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007af0:	2302      	movs	r3, #2
 8007af2:	607b      	str	r3, [r7, #4]
 8007af4:	e001      	b.n	8007afa <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007af6:	2300      	movs	r3, #0
 8007af8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007afa:	687b      	ldr	r3, [r7, #4]
	}
 8007afc:	4618      	mov	r0, r3
 8007afe:	370c      	adds	r7, #12
 8007b00:	46bd      	mov	sp, r7
 8007b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b06:	4770      	bx	lr
 8007b08:	20000fbc 	.word	0x20000fbc
 8007b0c:	20000fd8 	.word	0x20000fd8

08007b10 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007b10:	b580      	push	{r7, lr}
 8007b12:	b086      	sub	sp, #24
 8007b14:	af00      	add	r7, sp, #0
 8007b16:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007b1c:	2300      	movs	r3, #0
 8007b1e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d06e      	beq.n	8007c04 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007b26:	4b3a      	ldr	r3, [pc, #232]	; (8007c10 <xTaskPriorityDisinherit+0x100>)
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	693a      	ldr	r2, [r7, #16]
 8007b2c:	429a      	cmp	r2, r3
 8007b2e:	d00a      	beq.n	8007b46 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8007b30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b34:	f383 8811 	msr	BASEPRI, r3
 8007b38:	f3bf 8f6f 	isb	sy
 8007b3c:	f3bf 8f4f 	dsb	sy
 8007b40:	60fb      	str	r3, [r7, #12]
}
 8007b42:	bf00      	nop
 8007b44:	e7fe      	b.n	8007b44 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007b46:	693b      	ldr	r3, [r7, #16]
 8007b48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d10a      	bne.n	8007b64 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8007b4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b52:	f383 8811 	msr	BASEPRI, r3
 8007b56:	f3bf 8f6f 	isb	sy
 8007b5a:	f3bf 8f4f 	dsb	sy
 8007b5e:	60bb      	str	r3, [r7, #8]
}
 8007b60:	bf00      	nop
 8007b62:	e7fe      	b.n	8007b62 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8007b64:	693b      	ldr	r3, [r7, #16]
 8007b66:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007b68:	1e5a      	subs	r2, r3, #1
 8007b6a:	693b      	ldr	r3, [r7, #16]
 8007b6c:	64da      	str	r2, [r3, #76]	; 0x4c

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007b6e:	693b      	ldr	r3, [r7, #16]
 8007b70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007b72:	693b      	ldr	r3, [r7, #16]
 8007b74:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007b76:	429a      	cmp	r2, r3
 8007b78:	d044      	beq.n	8007c04 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007b7a:	693b      	ldr	r3, [r7, #16]
 8007b7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d140      	bne.n	8007c04 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007b82:	693b      	ldr	r3, [r7, #16]
 8007b84:	3304      	adds	r3, #4
 8007b86:	4618      	mov	r0, r3
 8007b88:	f7fe fc2b 	bl	80063e2 <uxListRemove>
 8007b8c:	4603      	mov	r3, r0
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d115      	bne.n	8007bbe <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8007b92:	693b      	ldr	r3, [r7, #16]
 8007b94:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007b96:	491f      	ldr	r1, [pc, #124]	; (8007c14 <xTaskPriorityDisinherit+0x104>)
 8007b98:	4613      	mov	r3, r2
 8007b9a:	009b      	lsls	r3, r3, #2
 8007b9c:	4413      	add	r3, r2
 8007b9e:	009b      	lsls	r3, r3, #2
 8007ba0:	440b      	add	r3, r1
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d10a      	bne.n	8007bbe <xTaskPriorityDisinherit+0xae>
 8007ba8:	693b      	ldr	r3, [r7, #16]
 8007baa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007bac:	2201      	movs	r2, #1
 8007bae:	fa02 f303 	lsl.w	r3, r2, r3
 8007bb2:	43da      	mvns	r2, r3
 8007bb4:	4b18      	ldr	r3, [pc, #96]	; (8007c18 <xTaskPriorityDisinherit+0x108>)
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	4013      	ands	r3, r2
 8007bba:	4a17      	ldr	r2, [pc, #92]	; (8007c18 <xTaskPriorityDisinherit+0x108>)
 8007bbc:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007bbe:	693b      	ldr	r3, [r7, #16]
 8007bc0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007bc2:	693b      	ldr	r3, [r7, #16]
 8007bc4:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007bc6:	693b      	ldr	r3, [r7, #16]
 8007bc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007bca:	f1c3 0207 	rsb	r2, r3, #7
 8007bce:	693b      	ldr	r3, [r7, #16]
 8007bd0:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007bd2:	693b      	ldr	r3, [r7, #16]
 8007bd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007bd6:	2201      	movs	r2, #1
 8007bd8:	409a      	lsls	r2, r3
 8007bda:	4b0f      	ldr	r3, [pc, #60]	; (8007c18 <xTaskPriorityDisinherit+0x108>)
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	4313      	orrs	r3, r2
 8007be0:	4a0d      	ldr	r2, [pc, #52]	; (8007c18 <xTaskPriorityDisinherit+0x108>)
 8007be2:	6013      	str	r3, [r2, #0]
 8007be4:	693b      	ldr	r3, [r7, #16]
 8007be6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007be8:	4613      	mov	r3, r2
 8007bea:	009b      	lsls	r3, r3, #2
 8007bec:	4413      	add	r3, r2
 8007bee:	009b      	lsls	r3, r3, #2
 8007bf0:	4a08      	ldr	r2, [pc, #32]	; (8007c14 <xTaskPriorityDisinherit+0x104>)
 8007bf2:	441a      	add	r2, r3
 8007bf4:	693b      	ldr	r3, [r7, #16]
 8007bf6:	3304      	adds	r3, #4
 8007bf8:	4619      	mov	r1, r3
 8007bfa:	4610      	mov	r0, r2
 8007bfc:	f7fe fb94 	bl	8006328 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007c00:	2301      	movs	r3, #1
 8007c02:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007c04:	697b      	ldr	r3, [r7, #20]
	}
 8007c06:	4618      	mov	r0, r3
 8007c08:	3718      	adds	r7, #24
 8007c0a:	46bd      	mov	sp, r7
 8007c0c:	bd80      	pop	{r7, pc}
 8007c0e:	bf00      	nop
 8007c10:	20000eb0 	.word	0x20000eb0
 8007c14:	20000eb4 	.word	0x20000eb4
 8007c18:	20000fb8 	.word	0x20000fb8

08007c1c <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007c1c:	b580      	push	{r7, lr}
 8007c1e:	b084      	sub	sp, #16
 8007c20:	af00      	add	r7, sp, #0
 8007c22:	6078      	str	r0, [r7, #4]
 8007c24:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007c26:	4b29      	ldr	r3, [pc, #164]	; (8007ccc <prvAddCurrentTaskToDelayedList+0xb0>)
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007c2c:	4b28      	ldr	r3, [pc, #160]	; (8007cd0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	3304      	adds	r3, #4
 8007c32:	4618      	mov	r0, r3
 8007c34:	f7fe fbd5 	bl	80063e2 <uxListRemove>
 8007c38:	4603      	mov	r3, r0
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d10b      	bne.n	8007c56 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8007c3e:	4b24      	ldr	r3, [pc, #144]	; (8007cd0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c44:	2201      	movs	r2, #1
 8007c46:	fa02 f303 	lsl.w	r3, r2, r3
 8007c4a:	43da      	mvns	r2, r3
 8007c4c:	4b21      	ldr	r3, [pc, #132]	; (8007cd4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	4013      	ands	r3, r2
 8007c52:	4a20      	ldr	r2, [pc, #128]	; (8007cd4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8007c54:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c5c:	d10a      	bne.n	8007c74 <prvAddCurrentTaskToDelayedList+0x58>
 8007c5e:	683b      	ldr	r3, [r7, #0]
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d007      	beq.n	8007c74 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007c64:	4b1a      	ldr	r3, [pc, #104]	; (8007cd0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	3304      	adds	r3, #4
 8007c6a:	4619      	mov	r1, r3
 8007c6c:	481a      	ldr	r0, [pc, #104]	; (8007cd8 <prvAddCurrentTaskToDelayedList+0xbc>)
 8007c6e:	f7fe fb5b 	bl	8006328 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007c72:	e026      	b.n	8007cc2 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007c74:	68fa      	ldr	r2, [r7, #12]
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	4413      	add	r3, r2
 8007c7a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007c7c:	4b14      	ldr	r3, [pc, #80]	; (8007cd0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	68ba      	ldr	r2, [r7, #8]
 8007c82:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007c84:	68ba      	ldr	r2, [r7, #8]
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	429a      	cmp	r2, r3
 8007c8a:	d209      	bcs.n	8007ca0 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007c8c:	4b13      	ldr	r3, [pc, #76]	; (8007cdc <prvAddCurrentTaskToDelayedList+0xc0>)
 8007c8e:	681a      	ldr	r2, [r3, #0]
 8007c90:	4b0f      	ldr	r3, [pc, #60]	; (8007cd0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	3304      	adds	r3, #4
 8007c96:	4619      	mov	r1, r3
 8007c98:	4610      	mov	r0, r2
 8007c9a:	f7fe fb69 	bl	8006370 <vListInsert>
}
 8007c9e:	e010      	b.n	8007cc2 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007ca0:	4b0f      	ldr	r3, [pc, #60]	; (8007ce0 <prvAddCurrentTaskToDelayedList+0xc4>)
 8007ca2:	681a      	ldr	r2, [r3, #0]
 8007ca4:	4b0a      	ldr	r3, [pc, #40]	; (8007cd0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	3304      	adds	r3, #4
 8007caa:	4619      	mov	r1, r3
 8007cac:	4610      	mov	r0, r2
 8007cae:	f7fe fb5f 	bl	8006370 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007cb2:	4b0c      	ldr	r3, [pc, #48]	; (8007ce4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	68ba      	ldr	r2, [r7, #8]
 8007cb8:	429a      	cmp	r2, r3
 8007cba:	d202      	bcs.n	8007cc2 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8007cbc:	4a09      	ldr	r2, [pc, #36]	; (8007ce4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007cbe:	68bb      	ldr	r3, [r7, #8]
 8007cc0:	6013      	str	r3, [r2, #0]
}
 8007cc2:	bf00      	nop
 8007cc4:	3710      	adds	r7, #16
 8007cc6:	46bd      	mov	sp, r7
 8007cc8:	bd80      	pop	{r7, pc}
 8007cca:	bf00      	nop
 8007ccc:	20000fb4 	.word	0x20000fb4
 8007cd0:	20000eb0 	.word	0x20000eb0
 8007cd4:	20000fb8 	.word	0x20000fb8
 8007cd8:	20000f9c 	.word	0x20000f9c
 8007cdc:	20000f6c 	.word	0x20000f6c
 8007ce0:	20000f68 	.word	0x20000f68
 8007ce4:	20000fd0 	.word	0x20000fd0

08007ce8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8007ce8:	b580      	push	{r7, lr}
 8007cea:	b08a      	sub	sp, #40	; 0x28
 8007cec:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8007cee:	2300      	movs	r3, #0
 8007cf0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8007cf2:	f000 fb1f 	bl	8008334 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8007cf6:	4b1c      	ldr	r3, [pc, #112]	; (8007d68 <xTimerCreateTimerTask+0x80>)
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d021      	beq.n	8007d42 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8007cfe:	2300      	movs	r3, #0
 8007d00:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8007d02:	2300      	movs	r3, #0
 8007d04:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8007d06:	1d3a      	adds	r2, r7, #4
 8007d08:	f107 0108 	add.w	r1, r7, #8
 8007d0c:	f107 030c 	add.w	r3, r7, #12
 8007d10:	4618      	mov	r0, r3
 8007d12:	f7f8 fb7f 	bl	8000414 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8007d16:	6879      	ldr	r1, [r7, #4]
 8007d18:	68bb      	ldr	r3, [r7, #8]
 8007d1a:	68fa      	ldr	r2, [r7, #12]
 8007d1c:	9202      	str	r2, [sp, #8]
 8007d1e:	9301      	str	r3, [sp, #4]
 8007d20:	2302      	movs	r3, #2
 8007d22:	9300      	str	r3, [sp, #0]
 8007d24:	2300      	movs	r3, #0
 8007d26:	460a      	mov	r2, r1
 8007d28:	4910      	ldr	r1, [pc, #64]	; (8007d6c <xTimerCreateTimerTask+0x84>)
 8007d2a:	4811      	ldr	r0, [pc, #68]	; (8007d70 <xTimerCreateTimerTask+0x88>)
 8007d2c:	f7ff f866 	bl	8006dfc <xTaskCreateStatic>
 8007d30:	4603      	mov	r3, r0
 8007d32:	4a10      	ldr	r2, [pc, #64]	; (8007d74 <xTimerCreateTimerTask+0x8c>)
 8007d34:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8007d36:	4b0f      	ldr	r3, [pc, #60]	; (8007d74 <xTimerCreateTimerTask+0x8c>)
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d001      	beq.n	8007d42 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8007d3e:	2301      	movs	r3, #1
 8007d40:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8007d42:	697b      	ldr	r3, [r7, #20]
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d10a      	bne.n	8007d5e <xTimerCreateTimerTask+0x76>
	__asm volatile
 8007d48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d4c:	f383 8811 	msr	BASEPRI, r3
 8007d50:	f3bf 8f6f 	isb	sy
 8007d54:	f3bf 8f4f 	dsb	sy
 8007d58:	613b      	str	r3, [r7, #16]
}
 8007d5a:	bf00      	nop
 8007d5c:	e7fe      	b.n	8007d5c <xTimerCreateTimerTask+0x74>
	return xReturn;
 8007d5e:	697b      	ldr	r3, [r7, #20]
}
 8007d60:	4618      	mov	r0, r3
 8007d62:	3718      	adds	r7, #24
 8007d64:	46bd      	mov	sp, r7
 8007d66:	bd80      	pop	{r7, pc}
 8007d68:	2000100c 	.word	0x2000100c
 8007d6c:	08009870 	.word	0x08009870
 8007d70:	08007f3d 	.word	0x08007f3d
 8007d74:	20001010 	.word	0x20001010

08007d78 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 8007d78:	b580      	push	{r7, lr}
 8007d7a:	b088      	sub	sp, #32
 8007d7c:	af02      	add	r7, sp, #8
 8007d7e:	60f8      	str	r0, [r7, #12]
 8007d80:	60b9      	str	r1, [r7, #8]
 8007d82:	607a      	str	r2, [r7, #4]
 8007d84:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) );
 8007d86:	202c      	movs	r0, #44	; 0x2c
 8007d88:	f000 fd66 	bl	8008858 <pvPortMalloc>
 8007d8c:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 8007d8e:	697b      	ldr	r3, [r7, #20]
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d00d      	beq.n	8007db0 <xTimerCreate+0x38>
		{
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8007d94:	697b      	ldr	r3, [r7, #20]
 8007d96:	9301      	str	r3, [sp, #4]
 8007d98:	6a3b      	ldr	r3, [r7, #32]
 8007d9a:	9300      	str	r3, [sp, #0]
 8007d9c:	683b      	ldr	r3, [r7, #0]
 8007d9e:	687a      	ldr	r2, [r7, #4]
 8007da0:	68b9      	ldr	r1, [r7, #8]
 8007da2:	68f8      	ldr	r0, [r7, #12]
 8007da4:	f000 f809 	bl	8007dba <prvInitialiseNewTimer>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Timers can be created statically or dynamically, so note this
				timer was created dynamically in case the timer is later
				deleted. */
				pxNewTimer->ucStaticallyAllocated = pdFALSE;
 8007da8:	697b      	ldr	r3, [r7, #20]
 8007daa:	2200      	movs	r2, #0
 8007dac:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */
		}

		return pxNewTimer;
 8007db0:	697b      	ldr	r3, [r7, #20]
	}
 8007db2:	4618      	mov	r0, r3
 8007db4:	3718      	adds	r7, #24
 8007db6:	46bd      	mov	sp, r7
 8007db8:	bd80      	pop	{r7, pc}

08007dba <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 8007dba:	b580      	push	{r7, lr}
 8007dbc:	b086      	sub	sp, #24
 8007dbe:	af00      	add	r7, sp, #0
 8007dc0:	60f8      	str	r0, [r7, #12]
 8007dc2:	60b9      	str	r1, [r7, #8]
 8007dc4:	607a      	str	r2, [r7, #4]
 8007dc6:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8007dc8:	68bb      	ldr	r3, [r7, #8]
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d10a      	bne.n	8007de4 <prvInitialiseNewTimer+0x2a>
	__asm volatile
 8007dce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007dd2:	f383 8811 	msr	BASEPRI, r3
 8007dd6:	f3bf 8f6f 	isb	sy
 8007dda:	f3bf 8f4f 	dsb	sy
 8007dde:	617b      	str	r3, [r7, #20]
}
 8007de0:	bf00      	nop
 8007de2:	e7fe      	b.n	8007de2 <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 8007de4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d015      	beq.n	8007e16 <prvInitialiseNewTimer+0x5c>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 8007dea:	f000 faa3 	bl	8008334 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 8007dee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007df0:	68fa      	ldr	r2, [r7, #12]
 8007df2:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8007df4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007df6:	68ba      	ldr	r2, [r7, #8]
 8007df8:	619a      	str	r2, [r3, #24]
		pxNewTimer->uxAutoReload = uxAutoReload;
 8007dfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dfc:	687a      	ldr	r2, [r7, #4]
 8007dfe:	61da      	str	r2, [r3, #28]
		pxNewTimer->pvTimerID = pvTimerID;
 8007e00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e02:	683a      	ldr	r2, [r7, #0]
 8007e04:	621a      	str	r2, [r3, #32]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8007e06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e08:	6a3a      	ldr	r2, [r7, #32]
 8007e0a:	625a      	str	r2, [r3, #36]	; 0x24
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8007e0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e0e:	3304      	adds	r3, #4
 8007e10:	4618      	mov	r0, r3
 8007e12:	f7fe fa7c 	bl	800630e <vListInitialiseItem>
		traceTIMER_CREATE( pxNewTimer );
	}
}
 8007e16:	bf00      	nop
 8007e18:	3718      	adds	r7, #24
 8007e1a:	46bd      	mov	sp, r7
 8007e1c:	bd80      	pop	{r7, pc}
	...

08007e20 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8007e20:	b580      	push	{r7, lr}
 8007e22:	b08a      	sub	sp, #40	; 0x28
 8007e24:	af00      	add	r7, sp, #0
 8007e26:	60f8      	str	r0, [r7, #12]
 8007e28:	60b9      	str	r1, [r7, #8]
 8007e2a:	607a      	str	r2, [r7, #4]
 8007e2c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8007e2e:	2300      	movs	r3, #0
 8007e30:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d10a      	bne.n	8007e4e <xTimerGenericCommand+0x2e>
	__asm volatile
 8007e38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e3c:	f383 8811 	msr	BASEPRI, r3
 8007e40:	f3bf 8f6f 	isb	sy
 8007e44:	f3bf 8f4f 	dsb	sy
 8007e48:	623b      	str	r3, [r7, #32]
}
 8007e4a:	bf00      	nop
 8007e4c:	e7fe      	b.n	8007e4c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8007e4e:	4b1a      	ldr	r3, [pc, #104]	; (8007eb8 <xTimerGenericCommand+0x98>)
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d02a      	beq.n	8007eac <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8007e56:	68bb      	ldr	r3, [r7, #8]
 8007e58:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8007e62:	68bb      	ldr	r3, [r7, #8]
 8007e64:	2b05      	cmp	r3, #5
 8007e66:	dc18      	bgt.n	8007e9a <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007e68:	f7ff fe34 	bl	8007ad4 <xTaskGetSchedulerState>
 8007e6c:	4603      	mov	r3, r0
 8007e6e:	2b02      	cmp	r3, #2
 8007e70:	d109      	bne.n	8007e86 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007e72:	4b11      	ldr	r3, [pc, #68]	; (8007eb8 <xTimerGenericCommand+0x98>)
 8007e74:	6818      	ldr	r0, [r3, #0]
 8007e76:	f107 0110 	add.w	r1, r7, #16
 8007e7a:	2300      	movs	r3, #0
 8007e7c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007e7e:	f7fe fbd9 	bl	8006634 <xQueueGenericSend>
 8007e82:	6278      	str	r0, [r7, #36]	; 0x24
 8007e84:	e012      	b.n	8007eac <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007e86:	4b0c      	ldr	r3, [pc, #48]	; (8007eb8 <xTimerGenericCommand+0x98>)
 8007e88:	6818      	ldr	r0, [r3, #0]
 8007e8a:	f107 0110 	add.w	r1, r7, #16
 8007e8e:	2300      	movs	r3, #0
 8007e90:	2200      	movs	r2, #0
 8007e92:	f7fe fbcf 	bl	8006634 <xQueueGenericSend>
 8007e96:	6278      	str	r0, [r7, #36]	; 0x24
 8007e98:	e008      	b.n	8007eac <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8007e9a:	4b07      	ldr	r3, [pc, #28]	; (8007eb8 <xTimerGenericCommand+0x98>)
 8007e9c:	6818      	ldr	r0, [r3, #0]
 8007e9e:	f107 0110 	add.w	r1, r7, #16
 8007ea2:	2300      	movs	r3, #0
 8007ea4:	683a      	ldr	r2, [r7, #0]
 8007ea6:	f7fe fcc3 	bl	8006830 <xQueueGenericSendFromISR>
 8007eaa:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8007eac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007eae:	4618      	mov	r0, r3
 8007eb0:	3728      	adds	r7, #40	; 0x28
 8007eb2:	46bd      	mov	sp, r7
 8007eb4:	bd80      	pop	{r7, pc}
 8007eb6:	bf00      	nop
 8007eb8:	2000100c 	.word	0x2000100c

08007ebc <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8007ebc:	b580      	push	{r7, lr}
 8007ebe:	b088      	sub	sp, #32
 8007ec0:	af02      	add	r7, sp, #8
 8007ec2:	6078      	str	r0, [r7, #4]
 8007ec4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007ec6:	4b1c      	ldr	r3, [pc, #112]	; (8007f38 <prvProcessExpiredTimer+0x7c>)
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	68db      	ldr	r3, [r3, #12]
 8007ecc:	68db      	ldr	r3, [r3, #12]
 8007ece:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007ed0:	697b      	ldr	r3, [r7, #20]
 8007ed2:	3304      	adds	r3, #4
 8007ed4:	4618      	mov	r0, r3
 8007ed6:	f7fe fa84 	bl	80063e2 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8007eda:	697b      	ldr	r3, [r7, #20]
 8007edc:	69db      	ldr	r3, [r3, #28]
 8007ede:	2b01      	cmp	r3, #1
 8007ee0:	d122      	bne.n	8007f28 <prvProcessExpiredTimer+0x6c>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007ee2:	697b      	ldr	r3, [r7, #20]
 8007ee4:	699a      	ldr	r2, [r3, #24]
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	18d1      	adds	r1, r2, r3
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	683a      	ldr	r2, [r7, #0]
 8007eee:	6978      	ldr	r0, [r7, #20]
 8007ef0:	f000 f8c8 	bl	8008084 <prvInsertTimerInActiveList>
 8007ef4:	4603      	mov	r3, r0
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d016      	beq.n	8007f28 <prvProcessExpiredTimer+0x6c>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007efa:	2300      	movs	r3, #0
 8007efc:	9300      	str	r3, [sp, #0]
 8007efe:	2300      	movs	r3, #0
 8007f00:	687a      	ldr	r2, [r7, #4]
 8007f02:	2100      	movs	r1, #0
 8007f04:	6978      	ldr	r0, [r7, #20]
 8007f06:	f7ff ff8b 	bl	8007e20 <xTimerGenericCommand>
 8007f0a:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8007f0c:	693b      	ldr	r3, [r7, #16]
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d10a      	bne.n	8007f28 <prvProcessExpiredTimer+0x6c>
	__asm volatile
 8007f12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f16:	f383 8811 	msr	BASEPRI, r3
 8007f1a:	f3bf 8f6f 	isb	sy
 8007f1e:	f3bf 8f4f 	dsb	sy
 8007f22:	60fb      	str	r3, [r7, #12]
}
 8007f24:	bf00      	nop
 8007f26:	e7fe      	b.n	8007f26 <prvProcessExpiredTimer+0x6a>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007f28:	697b      	ldr	r3, [r7, #20]
 8007f2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f2c:	6978      	ldr	r0, [r7, #20]
 8007f2e:	4798      	blx	r3
}
 8007f30:	bf00      	nop
 8007f32:	3718      	adds	r7, #24
 8007f34:	46bd      	mov	sp, r7
 8007f36:	bd80      	pop	{r7, pc}
 8007f38:	20001004 	.word	0x20001004

08007f3c <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8007f3c:	b580      	push	{r7, lr}
 8007f3e:	b084      	sub	sp, #16
 8007f40:	af00      	add	r7, sp, #0
 8007f42:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007f44:	f107 0308 	add.w	r3, r7, #8
 8007f48:	4618      	mov	r0, r3
 8007f4a:	f000 f857 	bl	8007ffc <prvGetNextExpireTime>
 8007f4e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007f50:	68bb      	ldr	r3, [r7, #8]
 8007f52:	4619      	mov	r1, r3
 8007f54:	68f8      	ldr	r0, [r7, #12]
 8007f56:	f000 f803 	bl	8007f60 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8007f5a:	f000 f8d5 	bl	8008108 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007f5e:	e7f1      	b.n	8007f44 <prvTimerTask+0x8>

08007f60 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8007f60:	b580      	push	{r7, lr}
 8007f62:	b084      	sub	sp, #16
 8007f64:	af00      	add	r7, sp, #0
 8007f66:	6078      	str	r0, [r7, #4]
 8007f68:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8007f6a:	f7ff f96b 	bl	8007244 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007f6e:	f107 0308 	add.w	r3, r7, #8
 8007f72:	4618      	mov	r0, r3
 8007f74:	f000 f866 	bl	8008044 <prvSampleTimeNow>
 8007f78:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8007f7a:	68bb      	ldr	r3, [r7, #8]
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d130      	bne.n	8007fe2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007f80:	683b      	ldr	r3, [r7, #0]
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d10a      	bne.n	8007f9c <prvProcessTimerOrBlockTask+0x3c>
 8007f86:	687a      	ldr	r2, [r7, #4]
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	429a      	cmp	r2, r3
 8007f8c:	d806      	bhi.n	8007f9c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8007f8e:	f7ff f967 	bl	8007260 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8007f92:	68f9      	ldr	r1, [r7, #12]
 8007f94:	6878      	ldr	r0, [r7, #4]
 8007f96:	f7ff ff91 	bl	8007ebc <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8007f9a:	e024      	b.n	8007fe6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8007f9c:	683b      	ldr	r3, [r7, #0]
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d008      	beq.n	8007fb4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007fa2:	4b13      	ldr	r3, [pc, #76]	; (8007ff0 <prvProcessTimerOrBlockTask+0x90>)
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	bf0c      	ite	eq
 8007fac:	2301      	moveq	r3, #1
 8007fae:	2300      	movne	r3, #0
 8007fb0:	b2db      	uxtb	r3, r3
 8007fb2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007fb4:	4b0f      	ldr	r3, [pc, #60]	; (8007ff4 <prvProcessTimerOrBlockTask+0x94>)
 8007fb6:	6818      	ldr	r0, [r3, #0]
 8007fb8:	687a      	ldr	r2, [r7, #4]
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	1ad3      	subs	r3, r2, r3
 8007fbe:	683a      	ldr	r2, [r7, #0]
 8007fc0:	4619      	mov	r1, r3
 8007fc2:	f7fe fee7 	bl	8006d94 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8007fc6:	f7ff f94b 	bl	8007260 <xTaskResumeAll>
 8007fca:	4603      	mov	r3, r0
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d10a      	bne.n	8007fe6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8007fd0:	4b09      	ldr	r3, [pc, #36]	; (8007ff8 <prvProcessTimerOrBlockTask+0x98>)
 8007fd2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007fd6:	601a      	str	r2, [r3, #0]
 8007fd8:	f3bf 8f4f 	dsb	sy
 8007fdc:	f3bf 8f6f 	isb	sy
}
 8007fe0:	e001      	b.n	8007fe6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8007fe2:	f7ff f93d 	bl	8007260 <xTaskResumeAll>
}
 8007fe6:	bf00      	nop
 8007fe8:	3710      	adds	r7, #16
 8007fea:	46bd      	mov	sp, r7
 8007fec:	bd80      	pop	{r7, pc}
 8007fee:	bf00      	nop
 8007ff0:	20001008 	.word	0x20001008
 8007ff4:	2000100c 	.word	0x2000100c
 8007ff8:	e000ed04 	.word	0xe000ed04

08007ffc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8007ffc:	b480      	push	{r7}
 8007ffe:	b085      	sub	sp, #20
 8008000:	af00      	add	r7, sp, #0
 8008002:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008004:	4b0e      	ldr	r3, [pc, #56]	; (8008040 <prvGetNextExpireTime+0x44>)
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	2b00      	cmp	r3, #0
 800800c:	bf0c      	ite	eq
 800800e:	2301      	moveq	r3, #1
 8008010:	2300      	movne	r3, #0
 8008012:	b2db      	uxtb	r3, r3
 8008014:	461a      	mov	r2, r3
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	2b00      	cmp	r3, #0
 8008020:	d105      	bne.n	800802e <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008022:	4b07      	ldr	r3, [pc, #28]	; (8008040 <prvGetNextExpireTime+0x44>)
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	68db      	ldr	r3, [r3, #12]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	60fb      	str	r3, [r7, #12]
 800802c:	e001      	b.n	8008032 <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800802e:	2300      	movs	r3, #0
 8008030:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008032:	68fb      	ldr	r3, [r7, #12]
}
 8008034:	4618      	mov	r0, r3
 8008036:	3714      	adds	r7, #20
 8008038:	46bd      	mov	sp, r7
 800803a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800803e:	4770      	bx	lr
 8008040:	20001004 	.word	0x20001004

08008044 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008044:	b580      	push	{r7, lr}
 8008046:	b084      	sub	sp, #16
 8008048:	af00      	add	r7, sp, #0
 800804a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800804c:	f7ff f9a4 	bl	8007398 <xTaskGetTickCount>
 8008050:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8008052:	4b0b      	ldr	r3, [pc, #44]	; (8008080 <prvSampleTimeNow+0x3c>)
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	68fa      	ldr	r2, [r7, #12]
 8008058:	429a      	cmp	r2, r3
 800805a:	d205      	bcs.n	8008068 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800805c:	f000 f908 	bl	8008270 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	2201      	movs	r2, #1
 8008064:	601a      	str	r2, [r3, #0]
 8008066:	e002      	b.n	800806e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	2200      	movs	r2, #0
 800806c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800806e:	4a04      	ldr	r2, [pc, #16]	; (8008080 <prvSampleTimeNow+0x3c>)
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8008074:	68fb      	ldr	r3, [r7, #12]
}
 8008076:	4618      	mov	r0, r3
 8008078:	3710      	adds	r7, #16
 800807a:	46bd      	mov	sp, r7
 800807c:	bd80      	pop	{r7, pc}
 800807e:	bf00      	nop
 8008080:	20001014 	.word	0x20001014

08008084 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8008084:	b580      	push	{r7, lr}
 8008086:	b086      	sub	sp, #24
 8008088:	af00      	add	r7, sp, #0
 800808a:	60f8      	str	r0, [r7, #12]
 800808c:	60b9      	str	r1, [r7, #8]
 800808e:	607a      	str	r2, [r7, #4]
 8008090:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8008092:	2300      	movs	r3, #0
 8008094:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	68ba      	ldr	r2, [r7, #8]
 800809a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	68fa      	ldr	r2, [r7, #12]
 80080a0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80080a2:	68ba      	ldr	r2, [r7, #8]
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	429a      	cmp	r2, r3
 80080a8:	d812      	bhi.n	80080d0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80080aa:	687a      	ldr	r2, [r7, #4]
 80080ac:	683b      	ldr	r3, [r7, #0]
 80080ae:	1ad2      	subs	r2, r2, r3
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	699b      	ldr	r3, [r3, #24]
 80080b4:	429a      	cmp	r2, r3
 80080b6:	d302      	bcc.n	80080be <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80080b8:	2301      	movs	r3, #1
 80080ba:	617b      	str	r3, [r7, #20]
 80080bc:	e01b      	b.n	80080f6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80080be:	4b10      	ldr	r3, [pc, #64]	; (8008100 <prvInsertTimerInActiveList+0x7c>)
 80080c0:	681a      	ldr	r2, [r3, #0]
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	3304      	adds	r3, #4
 80080c6:	4619      	mov	r1, r3
 80080c8:	4610      	mov	r0, r2
 80080ca:	f7fe f951 	bl	8006370 <vListInsert>
 80080ce:	e012      	b.n	80080f6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80080d0:	687a      	ldr	r2, [r7, #4]
 80080d2:	683b      	ldr	r3, [r7, #0]
 80080d4:	429a      	cmp	r2, r3
 80080d6:	d206      	bcs.n	80080e6 <prvInsertTimerInActiveList+0x62>
 80080d8:	68ba      	ldr	r2, [r7, #8]
 80080da:	683b      	ldr	r3, [r7, #0]
 80080dc:	429a      	cmp	r2, r3
 80080de:	d302      	bcc.n	80080e6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80080e0:	2301      	movs	r3, #1
 80080e2:	617b      	str	r3, [r7, #20]
 80080e4:	e007      	b.n	80080f6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80080e6:	4b07      	ldr	r3, [pc, #28]	; (8008104 <prvInsertTimerInActiveList+0x80>)
 80080e8:	681a      	ldr	r2, [r3, #0]
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	3304      	adds	r3, #4
 80080ee:	4619      	mov	r1, r3
 80080f0:	4610      	mov	r0, r2
 80080f2:	f7fe f93d 	bl	8006370 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80080f6:	697b      	ldr	r3, [r7, #20]
}
 80080f8:	4618      	mov	r0, r3
 80080fa:	3718      	adds	r7, #24
 80080fc:	46bd      	mov	sp, r7
 80080fe:	bd80      	pop	{r7, pc}
 8008100:	20001008 	.word	0x20001008
 8008104:	20001004 	.word	0x20001004

08008108 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008108:	b580      	push	{r7, lr}
 800810a:	b08e      	sub	sp, #56	; 0x38
 800810c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800810e:	e09d      	b.n	800824c <prvProcessReceivedCommands+0x144>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	2b00      	cmp	r3, #0
 8008114:	da18      	bge.n	8008148 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8008116:	1d3b      	adds	r3, r7, #4
 8008118:	3304      	adds	r3, #4
 800811a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800811c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800811e:	2b00      	cmp	r3, #0
 8008120:	d10a      	bne.n	8008138 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8008122:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008126:	f383 8811 	msr	BASEPRI, r3
 800812a:	f3bf 8f6f 	isb	sy
 800812e:	f3bf 8f4f 	dsb	sy
 8008132:	61fb      	str	r3, [r7, #28]
}
 8008134:	bf00      	nop
 8008136:	e7fe      	b.n	8008136 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008138:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800813e:	6850      	ldr	r0, [r2, #4]
 8008140:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008142:	6892      	ldr	r2, [r2, #8]
 8008144:	4611      	mov	r1, r2
 8008146:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	2b00      	cmp	r3, #0
 800814c:	db7e      	blt.n	800824c <prvProcessReceivedCommands+0x144>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008152:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008154:	695b      	ldr	r3, [r3, #20]
 8008156:	2b00      	cmp	r3, #0
 8008158:	d004      	beq.n	8008164 <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800815a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800815c:	3304      	adds	r3, #4
 800815e:	4618      	mov	r0, r3
 8008160:	f7fe f93f 	bl	80063e2 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008164:	463b      	mov	r3, r7
 8008166:	4618      	mov	r0, r3
 8008168:	f7ff ff6c 	bl	8008044 <prvSampleTimeNow>
 800816c:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	2b09      	cmp	r3, #9
 8008172:	d86a      	bhi.n	800824a <prvProcessReceivedCommands+0x142>
 8008174:	a201      	add	r2, pc, #4	; (adr r2, 800817c <prvProcessReceivedCommands+0x74>)
 8008176:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800817a:	bf00      	nop
 800817c:	080081a5 	.word	0x080081a5
 8008180:	080081a5 	.word	0x080081a5
 8008184:	080081a5 	.word	0x080081a5
 8008188:	0800824d 	.word	0x0800824d
 800818c:	08008201 	.word	0x08008201
 8008190:	08008239 	.word	0x08008239
 8008194:	080081a5 	.word	0x080081a5
 8008198:	080081a5 	.word	0x080081a5
 800819c:	0800824d 	.word	0x0800824d
 80081a0:	08008201 	.word	0x08008201
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80081a4:	68ba      	ldr	r2, [r7, #8]
 80081a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081a8:	699b      	ldr	r3, [r3, #24]
 80081aa:	18d1      	adds	r1, r2, r3
 80081ac:	68bb      	ldr	r3, [r7, #8]
 80081ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80081b0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80081b2:	f7ff ff67 	bl	8008084 <prvInsertTimerInActiveList>
 80081b6:	4603      	mov	r3, r0
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d047      	beq.n	800824c <prvProcessReceivedCommands+0x144>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80081bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081c0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80081c2:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80081c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081c6:	69db      	ldr	r3, [r3, #28]
 80081c8:	2b01      	cmp	r3, #1
 80081ca:	d13f      	bne.n	800824c <prvProcessReceivedCommands+0x144>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80081cc:	68ba      	ldr	r2, [r7, #8]
 80081ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081d0:	699b      	ldr	r3, [r3, #24]
 80081d2:	441a      	add	r2, r3
 80081d4:	2300      	movs	r3, #0
 80081d6:	9300      	str	r3, [sp, #0]
 80081d8:	2300      	movs	r3, #0
 80081da:	2100      	movs	r1, #0
 80081dc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80081de:	f7ff fe1f 	bl	8007e20 <xTimerGenericCommand>
 80081e2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80081e4:	6a3b      	ldr	r3, [r7, #32]
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d130      	bne.n	800824c <prvProcessReceivedCommands+0x144>
	__asm volatile
 80081ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081ee:	f383 8811 	msr	BASEPRI, r3
 80081f2:	f3bf 8f6f 	isb	sy
 80081f6:	f3bf 8f4f 	dsb	sy
 80081fa:	61bb      	str	r3, [r7, #24]
}
 80081fc:	bf00      	nop
 80081fe:	e7fe      	b.n	80081fe <prvProcessReceivedCommands+0xf6>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008200:	68ba      	ldr	r2, [r7, #8]
 8008202:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008204:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008206:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008208:	699b      	ldr	r3, [r3, #24]
 800820a:	2b00      	cmp	r3, #0
 800820c:	d10a      	bne.n	8008224 <prvProcessReceivedCommands+0x11c>
	__asm volatile
 800820e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008212:	f383 8811 	msr	BASEPRI, r3
 8008216:	f3bf 8f6f 	isb	sy
 800821a:	f3bf 8f4f 	dsb	sy
 800821e:	617b      	str	r3, [r7, #20]
}
 8008220:	bf00      	nop
 8008222:	e7fe      	b.n	8008222 <prvProcessReceivedCommands+0x11a>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008224:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008226:	699a      	ldr	r2, [r3, #24]
 8008228:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800822a:	18d1      	adds	r1, r2, r3
 800822c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800822e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008230:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008232:	f7ff ff27 	bl	8008084 <prvInsertTimerInActiveList>
					break;
 8008236:	e009      	b.n	800824c <prvProcessReceivedCommands+0x144>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8008238:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800823a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800823e:	2b00      	cmp	r3, #0
 8008240:	d104      	bne.n	800824c <prvProcessReceivedCommands+0x144>
						{
							vPortFree( pxTimer );
 8008242:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008244:	f000 fbcc 	bl	80089e0 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8008248:	e000      	b.n	800824c <prvProcessReceivedCommands+0x144>

				default	:
					/* Don't expect to get here. */
					break;
 800824a:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800824c:	4b07      	ldr	r3, [pc, #28]	; (800826c <prvProcessReceivedCommands+0x164>)
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	1d39      	adds	r1, r7, #4
 8008252:	2200      	movs	r2, #0
 8008254:	4618      	mov	r0, r3
 8008256:	f7fe fb83 	bl	8006960 <xQueueReceive>
 800825a:	4603      	mov	r3, r0
 800825c:	2b00      	cmp	r3, #0
 800825e:	f47f af57 	bne.w	8008110 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8008262:	bf00      	nop
 8008264:	bf00      	nop
 8008266:	3730      	adds	r7, #48	; 0x30
 8008268:	46bd      	mov	sp, r7
 800826a:	bd80      	pop	{r7, pc}
 800826c:	2000100c 	.word	0x2000100c

08008270 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8008270:	b580      	push	{r7, lr}
 8008272:	b088      	sub	sp, #32
 8008274:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008276:	e045      	b.n	8008304 <prvSwitchTimerLists+0x94>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008278:	4b2c      	ldr	r3, [pc, #176]	; (800832c <prvSwitchTimerLists+0xbc>)
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	68db      	ldr	r3, [r3, #12]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008282:	4b2a      	ldr	r3, [pc, #168]	; (800832c <prvSwitchTimerLists+0xbc>)
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	68db      	ldr	r3, [r3, #12]
 8008288:	68db      	ldr	r3, [r3, #12]
 800828a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	3304      	adds	r3, #4
 8008290:	4618      	mov	r0, r3
 8008292:	f7fe f8a6 	bl	80063e2 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800829a:	68f8      	ldr	r0, [r7, #12]
 800829c:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	69db      	ldr	r3, [r3, #28]
 80082a2:	2b01      	cmp	r3, #1
 80082a4:	d12e      	bne.n	8008304 <prvSwitchTimerLists+0x94>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	699b      	ldr	r3, [r3, #24]
 80082aa:	693a      	ldr	r2, [r7, #16]
 80082ac:	4413      	add	r3, r2
 80082ae:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80082b0:	68ba      	ldr	r2, [r7, #8]
 80082b2:	693b      	ldr	r3, [r7, #16]
 80082b4:	429a      	cmp	r2, r3
 80082b6:	d90e      	bls.n	80082d6 <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	68ba      	ldr	r2, [r7, #8]
 80082bc:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	68fa      	ldr	r2, [r7, #12]
 80082c2:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80082c4:	4b19      	ldr	r3, [pc, #100]	; (800832c <prvSwitchTimerLists+0xbc>)
 80082c6:	681a      	ldr	r2, [r3, #0]
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	3304      	adds	r3, #4
 80082cc:	4619      	mov	r1, r3
 80082ce:	4610      	mov	r0, r2
 80082d0:	f7fe f84e 	bl	8006370 <vListInsert>
 80082d4:	e016      	b.n	8008304 <prvSwitchTimerLists+0x94>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80082d6:	2300      	movs	r3, #0
 80082d8:	9300      	str	r3, [sp, #0]
 80082da:	2300      	movs	r3, #0
 80082dc:	693a      	ldr	r2, [r7, #16]
 80082de:	2100      	movs	r1, #0
 80082e0:	68f8      	ldr	r0, [r7, #12]
 80082e2:	f7ff fd9d 	bl	8007e20 <xTimerGenericCommand>
 80082e6:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d10a      	bne.n	8008304 <prvSwitchTimerLists+0x94>
	__asm volatile
 80082ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082f2:	f383 8811 	msr	BASEPRI, r3
 80082f6:	f3bf 8f6f 	isb	sy
 80082fa:	f3bf 8f4f 	dsb	sy
 80082fe:	603b      	str	r3, [r7, #0]
}
 8008300:	bf00      	nop
 8008302:	e7fe      	b.n	8008302 <prvSwitchTimerLists+0x92>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008304:	4b09      	ldr	r3, [pc, #36]	; (800832c <prvSwitchTimerLists+0xbc>)
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	2b00      	cmp	r3, #0
 800830c:	d1b4      	bne.n	8008278 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800830e:	4b07      	ldr	r3, [pc, #28]	; (800832c <prvSwitchTimerLists+0xbc>)
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8008314:	4b06      	ldr	r3, [pc, #24]	; (8008330 <prvSwitchTimerLists+0xc0>)
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	4a04      	ldr	r2, [pc, #16]	; (800832c <prvSwitchTimerLists+0xbc>)
 800831a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800831c:	4a04      	ldr	r2, [pc, #16]	; (8008330 <prvSwitchTimerLists+0xc0>)
 800831e:	697b      	ldr	r3, [r7, #20]
 8008320:	6013      	str	r3, [r2, #0]
}
 8008322:	bf00      	nop
 8008324:	3718      	adds	r7, #24
 8008326:	46bd      	mov	sp, r7
 8008328:	bd80      	pop	{r7, pc}
 800832a:	bf00      	nop
 800832c:	20001004 	.word	0x20001004
 8008330:	20001008 	.word	0x20001008

08008334 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8008334:	b580      	push	{r7, lr}
 8008336:	b082      	sub	sp, #8
 8008338:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800833a:	f000 f96b 	bl	8008614 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800833e:	4b15      	ldr	r3, [pc, #84]	; (8008394 <prvCheckForValidListAndQueue+0x60>)
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	2b00      	cmp	r3, #0
 8008344:	d120      	bne.n	8008388 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8008346:	4814      	ldr	r0, [pc, #80]	; (8008398 <prvCheckForValidListAndQueue+0x64>)
 8008348:	f7fd ffc1 	bl	80062ce <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800834c:	4813      	ldr	r0, [pc, #76]	; (800839c <prvCheckForValidListAndQueue+0x68>)
 800834e:	f7fd ffbe 	bl	80062ce <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8008352:	4b13      	ldr	r3, [pc, #76]	; (80083a0 <prvCheckForValidListAndQueue+0x6c>)
 8008354:	4a10      	ldr	r2, [pc, #64]	; (8008398 <prvCheckForValidListAndQueue+0x64>)
 8008356:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008358:	4b12      	ldr	r3, [pc, #72]	; (80083a4 <prvCheckForValidListAndQueue+0x70>)
 800835a:	4a10      	ldr	r2, [pc, #64]	; (800839c <prvCheckForValidListAndQueue+0x68>)
 800835c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800835e:	2300      	movs	r3, #0
 8008360:	9300      	str	r3, [sp, #0]
 8008362:	4b11      	ldr	r3, [pc, #68]	; (80083a8 <prvCheckForValidListAndQueue+0x74>)
 8008364:	4a11      	ldr	r2, [pc, #68]	; (80083ac <prvCheckForValidListAndQueue+0x78>)
 8008366:	2110      	movs	r1, #16
 8008368:	200a      	movs	r0, #10
 800836a:	f7fe f8cd 	bl	8006508 <xQueueGenericCreateStatic>
 800836e:	4603      	mov	r3, r0
 8008370:	4a08      	ldr	r2, [pc, #32]	; (8008394 <prvCheckForValidListAndQueue+0x60>)
 8008372:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8008374:	4b07      	ldr	r3, [pc, #28]	; (8008394 <prvCheckForValidListAndQueue+0x60>)
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	2b00      	cmp	r3, #0
 800837a:	d005      	beq.n	8008388 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800837c:	4b05      	ldr	r3, [pc, #20]	; (8008394 <prvCheckForValidListAndQueue+0x60>)
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	490b      	ldr	r1, [pc, #44]	; (80083b0 <prvCheckForValidListAndQueue+0x7c>)
 8008382:	4618      	mov	r0, r3
 8008384:	f7fe fcdc 	bl	8006d40 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008388:	f000 f974 	bl	8008674 <vPortExitCritical>
}
 800838c:	bf00      	nop
 800838e:	46bd      	mov	sp, r7
 8008390:	bd80      	pop	{r7, pc}
 8008392:	bf00      	nop
 8008394:	2000100c 	.word	0x2000100c
 8008398:	20000fdc 	.word	0x20000fdc
 800839c:	20000ff0 	.word	0x20000ff0
 80083a0:	20001004 	.word	0x20001004
 80083a4:	20001008 	.word	0x20001008
 80083a8:	200010b8 	.word	0x200010b8
 80083ac:	20001018 	.word	0x20001018
 80083b0:	08009878 	.word	0x08009878

080083b4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80083b4:	b480      	push	{r7}
 80083b6:	b085      	sub	sp, #20
 80083b8:	af00      	add	r7, sp, #0
 80083ba:	60f8      	str	r0, [r7, #12]
 80083bc:	60b9      	str	r1, [r7, #8]
 80083be:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	3b04      	subs	r3, #4
 80083c4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80083cc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	3b04      	subs	r3, #4
 80083d2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80083d4:	68bb      	ldr	r3, [r7, #8]
 80083d6:	f023 0201 	bic.w	r2, r3, #1
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	3b04      	subs	r3, #4
 80083e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80083e4:	4a0c      	ldr	r2, [pc, #48]	; (8008418 <pxPortInitialiseStack+0x64>)
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	3b14      	subs	r3, #20
 80083ee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80083f0:	687a      	ldr	r2, [r7, #4]
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	3b04      	subs	r3, #4
 80083fa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	f06f 0202 	mvn.w	r2, #2
 8008402:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	3b20      	subs	r3, #32
 8008408:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800840a:	68fb      	ldr	r3, [r7, #12]
}
 800840c:	4618      	mov	r0, r3
 800840e:	3714      	adds	r7, #20
 8008410:	46bd      	mov	sp, r7
 8008412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008416:	4770      	bx	lr
 8008418:	0800841d 	.word	0x0800841d

0800841c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800841c:	b480      	push	{r7}
 800841e:	b085      	sub	sp, #20
 8008420:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008422:	2300      	movs	r3, #0
 8008424:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008426:	4b12      	ldr	r3, [pc, #72]	; (8008470 <prvTaskExitError+0x54>)
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800842e:	d00a      	beq.n	8008446 <prvTaskExitError+0x2a>
	__asm volatile
 8008430:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008434:	f383 8811 	msr	BASEPRI, r3
 8008438:	f3bf 8f6f 	isb	sy
 800843c:	f3bf 8f4f 	dsb	sy
 8008440:	60fb      	str	r3, [r7, #12]
}
 8008442:	bf00      	nop
 8008444:	e7fe      	b.n	8008444 <prvTaskExitError+0x28>
	__asm volatile
 8008446:	f04f 0350 	mov.w	r3, #80	; 0x50
 800844a:	f383 8811 	msr	BASEPRI, r3
 800844e:	f3bf 8f6f 	isb	sy
 8008452:	f3bf 8f4f 	dsb	sy
 8008456:	60bb      	str	r3, [r7, #8]
}
 8008458:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800845a:	bf00      	nop
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	2b00      	cmp	r3, #0
 8008460:	d0fc      	beq.n	800845c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008462:	bf00      	nop
 8008464:	bf00      	nop
 8008466:	3714      	adds	r7, #20
 8008468:	46bd      	mov	sp, r7
 800846a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800846e:	4770      	bx	lr
 8008470:	2000000c 	.word	0x2000000c
	...

08008480 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008480:	4b07      	ldr	r3, [pc, #28]	; (80084a0 <pxCurrentTCBConst2>)
 8008482:	6819      	ldr	r1, [r3, #0]
 8008484:	6808      	ldr	r0, [r1, #0]
 8008486:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800848a:	f380 8809 	msr	PSP, r0
 800848e:	f3bf 8f6f 	isb	sy
 8008492:	f04f 0000 	mov.w	r0, #0
 8008496:	f380 8811 	msr	BASEPRI, r0
 800849a:	4770      	bx	lr
 800849c:	f3af 8000 	nop.w

080084a0 <pxCurrentTCBConst2>:
 80084a0:	20000eb0 	.word	0x20000eb0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80084a4:	bf00      	nop
 80084a6:	bf00      	nop

080084a8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80084a8:	4808      	ldr	r0, [pc, #32]	; (80084cc <prvPortStartFirstTask+0x24>)
 80084aa:	6800      	ldr	r0, [r0, #0]
 80084ac:	6800      	ldr	r0, [r0, #0]
 80084ae:	f380 8808 	msr	MSP, r0
 80084b2:	f04f 0000 	mov.w	r0, #0
 80084b6:	f380 8814 	msr	CONTROL, r0
 80084ba:	b662      	cpsie	i
 80084bc:	b661      	cpsie	f
 80084be:	f3bf 8f4f 	dsb	sy
 80084c2:	f3bf 8f6f 	isb	sy
 80084c6:	df00      	svc	0
 80084c8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80084ca:	bf00      	nop
 80084cc:	e000ed08 	.word	0xe000ed08

080084d0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80084d0:	b580      	push	{r7, lr}
 80084d2:	b086      	sub	sp, #24
 80084d4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80084d6:	4b46      	ldr	r3, [pc, #280]	; (80085f0 <xPortStartScheduler+0x120>)
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	4a46      	ldr	r2, [pc, #280]	; (80085f4 <xPortStartScheduler+0x124>)
 80084dc:	4293      	cmp	r3, r2
 80084de:	d10a      	bne.n	80084f6 <xPortStartScheduler+0x26>
	__asm volatile
 80084e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084e4:	f383 8811 	msr	BASEPRI, r3
 80084e8:	f3bf 8f6f 	isb	sy
 80084ec:	f3bf 8f4f 	dsb	sy
 80084f0:	613b      	str	r3, [r7, #16]
}
 80084f2:	bf00      	nop
 80084f4:	e7fe      	b.n	80084f4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80084f6:	4b3e      	ldr	r3, [pc, #248]	; (80085f0 <xPortStartScheduler+0x120>)
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	4a3f      	ldr	r2, [pc, #252]	; (80085f8 <xPortStartScheduler+0x128>)
 80084fc:	4293      	cmp	r3, r2
 80084fe:	d10a      	bne.n	8008516 <xPortStartScheduler+0x46>
	__asm volatile
 8008500:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008504:	f383 8811 	msr	BASEPRI, r3
 8008508:	f3bf 8f6f 	isb	sy
 800850c:	f3bf 8f4f 	dsb	sy
 8008510:	60fb      	str	r3, [r7, #12]
}
 8008512:	bf00      	nop
 8008514:	e7fe      	b.n	8008514 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008516:	4b39      	ldr	r3, [pc, #228]	; (80085fc <xPortStartScheduler+0x12c>)
 8008518:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800851a:	697b      	ldr	r3, [r7, #20]
 800851c:	781b      	ldrb	r3, [r3, #0]
 800851e:	b2db      	uxtb	r3, r3
 8008520:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008522:	697b      	ldr	r3, [r7, #20]
 8008524:	22ff      	movs	r2, #255	; 0xff
 8008526:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008528:	697b      	ldr	r3, [r7, #20]
 800852a:	781b      	ldrb	r3, [r3, #0]
 800852c:	b2db      	uxtb	r3, r3
 800852e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008530:	78fb      	ldrb	r3, [r7, #3]
 8008532:	b2db      	uxtb	r3, r3
 8008534:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8008538:	b2da      	uxtb	r2, r3
 800853a:	4b31      	ldr	r3, [pc, #196]	; (8008600 <xPortStartScheduler+0x130>)
 800853c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800853e:	4b31      	ldr	r3, [pc, #196]	; (8008604 <xPortStartScheduler+0x134>)
 8008540:	2207      	movs	r2, #7
 8008542:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008544:	e009      	b.n	800855a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8008546:	4b2f      	ldr	r3, [pc, #188]	; (8008604 <xPortStartScheduler+0x134>)
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	3b01      	subs	r3, #1
 800854c:	4a2d      	ldr	r2, [pc, #180]	; (8008604 <xPortStartScheduler+0x134>)
 800854e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008550:	78fb      	ldrb	r3, [r7, #3]
 8008552:	b2db      	uxtb	r3, r3
 8008554:	005b      	lsls	r3, r3, #1
 8008556:	b2db      	uxtb	r3, r3
 8008558:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800855a:	78fb      	ldrb	r3, [r7, #3]
 800855c:	b2db      	uxtb	r3, r3
 800855e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008562:	2b80      	cmp	r3, #128	; 0x80
 8008564:	d0ef      	beq.n	8008546 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008566:	4b27      	ldr	r3, [pc, #156]	; (8008604 <xPortStartScheduler+0x134>)
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	f1c3 0307 	rsb	r3, r3, #7
 800856e:	2b04      	cmp	r3, #4
 8008570:	d00a      	beq.n	8008588 <xPortStartScheduler+0xb8>
	__asm volatile
 8008572:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008576:	f383 8811 	msr	BASEPRI, r3
 800857a:	f3bf 8f6f 	isb	sy
 800857e:	f3bf 8f4f 	dsb	sy
 8008582:	60bb      	str	r3, [r7, #8]
}
 8008584:	bf00      	nop
 8008586:	e7fe      	b.n	8008586 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008588:	4b1e      	ldr	r3, [pc, #120]	; (8008604 <xPortStartScheduler+0x134>)
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	021b      	lsls	r3, r3, #8
 800858e:	4a1d      	ldr	r2, [pc, #116]	; (8008604 <xPortStartScheduler+0x134>)
 8008590:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008592:	4b1c      	ldr	r3, [pc, #112]	; (8008604 <xPortStartScheduler+0x134>)
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800859a:	4a1a      	ldr	r2, [pc, #104]	; (8008604 <xPortStartScheduler+0x134>)
 800859c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	b2da      	uxtb	r2, r3
 80085a2:	697b      	ldr	r3, [r7, #20]
 80085a4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80085a6:	4b18      	ldr	r3, [pc, #96]	; (8008608 <xPortStartScheduler+0x138>)
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	4a17      	ldr	r2, [pc, #92]	; (8008608 <xPortStartScheduler+0x138>)
 80085ac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80085b0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80085b2:	4b15      	ldr	r3, [pc, #84]	; (8008608 <xPortStartScheduler+0x138>)
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	4a14      	ldr	r2, [pc, #80]	; (8008608 <xPortStartScheduler+0x138>)
 80085b8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80085bc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80085be:	f000 f8dd 	bl	800877c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80085c2:	4b12      	ldr	r3, [pc, #72]	; (800860c <xPortStartScheduler+0x13c>)
 80085c4:	2200      	movs	r2, #0
 80085c6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80085c8:	f000 f8fc 	bl	80087c4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80085cc:	4b10      	ldr	r3, [pc, #64]	; (8008610 <xPortStartScheduler+0x140>)
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	4a0f      	ldr	r2, [pc, #60]	; (8008610 <xPortStartScheduler+0x140>)
 80085d2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80085d6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80085d8:	f7ff ff66 	bl	80084a8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80085dc:	f7fe ffaa 	bl	8007534 <vTaskSwitchContext>
	prvTaskExitError();
 80085e0:	f7ff ff1c 	bl	800841c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80085e4:	2300      	movs	r3, #0
}
 80085e6:	4618      	mov	r0, r3
 80085e8:	3718      	adds	r7, #24
 80085ea:	46bd      	mov	sp, r7
 80085ec:	bd80      	pop	{r7, pc}
 80085ee:	bf00      	nop
 80085f0:	e000ed00 	.word	0xe000ed00
 80085f4:	410fc271 	.word	0x410fc271
 80085f8:	410fc270 	.word	0x410fc270
 80085fc:	e000e400 	.word	0xe000e400
 8008600:	20001100 	.word	0x20001100
 8008604:	20001104 	.word	0x20001104
 8008608:	e000ed20 	.word	0xe000ed20
 800860c:	2000000c 	.word	0x2000000c
 8008610:	e000ef34 	.word	0xe000ef34

08008614 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008614:	b480      	push	{r7}
 8008616:	b083      	sub	sp, #12
 8008618:	af00      	add	r7, sp, #0
	__asm volatile
 800861a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800861e:	f383 8811 	msr	BASEPRI, r3
 8008622:	f3bf 8f6f 	isb	sy
 8008626:	f3bf 8f4f 	dsb	sy
 800862a:	607b      	str	r3, [r7, #4]
}
 800862c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800862e:	4b0f      	ldr	r3, [pc, #60]	; (800866c <vPortEnterCritical+0x58>)
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	3301      	adds	r3, #1
 8008634:	4a0d      	ldr	r2, [pc, #52]	; (800866c <vPortEnterCritical+0x58>)
 8008636:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008638:	4b0c      	ldr	r3, [pc, #48]	; (800866c <vPortEnterCritical+0x58>)
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	2b01      	cmp	r3, #1
 800863e:	d10f      	bne.n	8008660 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008640:	4b0b      	ldr	r3, [pc, #44]	; (8008670 <vPortEnterCritical+0x5c>)
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	b2db      	uxtb	r3, r3
 8008646:	2b00      	cmp	r3, #0
 8008648:	d00a      	beq.n	8008660 <vPortEnterCritical+0x4c>
	__asm volatile
 800864a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800864e:	f383 8811 	msr	BASEPRI, r3
 8008652:	f3bf 8f6f 	isb	sy
 8008656:	f3bf 8f4f 	dsb	sy
 800865a:	603b      	str	r3, [r7, #0]
}
 800865c:	bf00      	nop
 800865e:	e7fe      	b.n	800865e <vPortEnterCritical+0x4a>
	}
}
 8008660:	bf00      	nop
 8008662:	370c      	adds	r7, #12
 8008664:	46bd      	mov	sp, r7
 8008666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800866a:	4770      	bx	lr
 800866c:	2000000c 	.word	0x2000000c
 8008670:	e000ed04 	.word	0xe000ed04

08008674 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008674:	b480      	push	{r7}
 8008676:	b083      	sub	sp, #12
 8008678:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800867a:	4b12      	ldr	r3, [pc, #72]	; (80086c4 <vPortExitCritical+0x50>)
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	2b00      	cmp	r3, #0
 8008680:	d10a      	bne.n	8008698 <vPortExitCritical+0x24>
	__asm volatile
 8008682:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008686:	f383 8811 	msr	BASEPRI, r3
 800868a:	f3bf 8f6f 	isb	sy
 800868e:	f3bf 8f4f 	dsb	sy
 8008692:	607b      	str	r3, [r7, #4]
}
 8008694:	bf00      	nop
 8008696:	e7fe      	b.n	8008696 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008698:	4b0a      	ldr	r3, [pc, #40]	; (80086c4 <vPortExitCritical+0x50>)
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	3b01      	subs	r3, #1
 800869e:	4a09      	ldr	r2, [pc, #36]	; (80086c4 <vPortExitCritical+0x50>)
 80086a0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80086a2:	4b08      	ldr	r3, [pc, #32]	; (80086c4 <vPortExitCritical+0x50>)
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d105      	bne.n	80086b6 <vPortExitCritical+0x42>
 80086aa:	2300      	movs	r3, #0
 80086ac:	603b      	str	r3, [r7, #0]
	__asm volatile
 80086ae:	683b      	ldr	r3, [r7, #0]
 80086b0:	f383 8811 	msr	BASEPRI, r3
}
 80086b4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80086b6:	bf00      	nop
 80086b8:	370c      	adds	r7, #12
 80086ba:	46bd      	mov	sp, r7
 80086bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086c0:	4770      	bx	lr
 80086c2:	bf00      	nop
 80086c4:	2000000c 	.word	0x2000000c
	...

080086d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80086d0:	f3ef 8009 	mrs	r0, PSP
 80086d4:	f3bf 8f6f 	isb	sy
 80086d8:	4b15      	ldr	r3, [pc, #84]	; (8008730 <pxCurrentTCBConst>)
 80086da:	681a      	ldr	r2, [r3, #0]
 80086dc:	f01e 0f10 	tst.w	lr, #16
 80086e0:	bf08      	it	eq
 80086e2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80086e6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086ea:	6010      	str	r0, [r2, #0]
 80086ec:	e92d 0009 	stmdb	sp!, {r0, r3}
 80086f0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80086f4:	f380 8811 	msr	BASEPRI, r0
 80086f8:	f3bf 8f4f 	dsb	sy
 80086fc:	f3bf 8f6f 	isb	sy
 8008700:	f7fe ff18 	bl	8007534 <vTaskSwitchContext>
 8008704:	f04f 0000 	mov.w	r0, #0
 8008708:	f380 8811 	msr	BASEPRI, r0
 800870c:	bc09      	pop	{r0, r3}
 800870e:	6819      	ldr	r1, [r3, #0]
 8008710:	6808      	ldr	r0, [r1, #0]
 8008712:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008716:	f01e 0f10 	tst.w	lr, #16
 800871a:	bf08      	it	eq
 800871c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008720:	f380 8809 	msr	PSP, r0
 8008724:	f3bf 8f6f 	isb	sy
 8008728:	4770      	bx	lr
 800872a:	bf00      	nop
 800872c:	f3af 8000 	nop.w

08008730 <pxCurrentTCBConst>:
 8008730:	20000eb0 	.word	0x20000eb0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008734:	bf00      	nop
 8008736:	bf00      	nop

08008738 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008738:	b580      	push	{r7, lr}
 800873a:	b082      	sub	sp, #8
 800873c:	af00      	add	r7, sp, #0
	__asm volatile
 800873e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008742:	f383 8811 	msr	BASEPRI, r3
 8008746:	f3bf 8f6f 	isb	sy
 800874a:	f3bf 8f4f 	dsb	sy
 800874e:	607b      	str	r3, [r7, #4]
}
 8008750:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008752:	f7fe fe31 	bl	80073b8 <xTaskIncrementTick>
 8008756:	4603      	mov	r3, r0
 8008758:	2b00      	cmp	r3, #0
 800875a:	d003      	beq.n	8008764 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800875c:	4b06      	ldr	r3, [pc, #24]	; (8008778 <SysTick_Handler+0x40>)
 800875e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008762:	601a      	str	r2, [r3, #0]
 8008764:	2300      	movs	r3, #0
 8008766:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008768:	683b      	ldr	r3, [r7, #0]
 800876a:	f383 8811 	msr	BASEPRI, r3
}
 800876e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008770:	bf00      	nop
 8008772:	3708      	adds	r7, #8
 8008774:	46bd      	mov	sp, r7
 8008776:	bd80      	pop	{r7, pc}
 8008778:	e000ed04 	.word	0xe000ed04

0800877c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800877c:	b480      	push	{r7}
 800877e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008780:	4b0b      	ldr	r3, [pc, #44]	; (80087b0 <vPortSetupTimerInterrupt+0x34>)
 8008782:	2200      	movs	r2, #0
 8008784:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008786:	4b0b      	ldr	r3, [pc, #44]	; (80087b4 <vPortSetupTimerInterrupt+0x38>)
 8008788:	2200      	movs	r2, #0
 800878a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800878c:	4b0a      	ldr	r3, [pc, #40]	; (80087b8 <vPortSetupTimerInterrupt+0x3c>)
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	4a0a      	ldr	r2, [pc, #40]	; (80087bc <vPortSetupTimerInterrupt+0x40>)
 8008792:	fba2 2303 	umull	r2, r3, r2, r3
 8008796:	099b      	lsrs	r3, r3, #6
 8008798:	4a09      	ldr	r2, [pc, #36]	; (80087c0 <vPortSetupTimerInterrupt+0x44>)
 800879a:	3b01      	subs	r3, #1
 800879c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800879e:	4b04      	ldr	r3, [pc, #16]	; (80087b0 <vPortSetupTimerInterrupt+0x34>)
 80087a0:	2207      	movs	r2, #7
 80087a2:	601a      	str	r2, [r3, #0]
}
 80087a4:	bf00      	nop
 80087a6:	46bd      	mov	sp, r7
 80087a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ac:	4770      	bx	lr
 80087ae:	bf00      	nop
 80087b0:	e000e010 	.word	0xe000e010
 80087b4:	e000e018 	.word	0xe000e018
 80087b8:	20000000 	.word	0x20000000
 80087bc:	10624dd3 	.word	0x10624dd3
 80087c0:	e000e014 	.word	0xe000e014

080087c4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80087c4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80087d4 <vPortEnableVFP+0x10>
 80087c8:	6801      	ldr	r1, [r0, #0]
 80087ca:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80087ce:	6001      	str	r1, [r0, #0]
 80087d0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80087d2:	bf00      	nop
 80087d4:	e000ed88 	.word	0xe000ed88

080087d8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80087d8:	b480      	push	{r7}
 80087da:	b085      	sub	sp, #20
 80087dc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80087de:	f3ef 8305 	mrs	r3, IPSR
 80087e2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	2b0f      	cmp	r3, #15
 80087e8:	d914      	bls.n	8008814 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80087ea:	4a17      	ldr	r2, [pc, #92]	; (8008848 <vPortValidateInterruptPriority+0x70>)
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	4413      	add	r3, r2
 80087f0:	781b      	ldrb	r3, [r3, #0]
 80087f2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80087f4:	4b15      	ldr	r3, [pc, #84]	; (800884c <vPortValidateInterruptPriority+0x74>)
 80087f6:	781b      	ldrb	r3, [r3, #0]
 80087f8:	7afa      	ldrb	r2, [r7, #11]
 80087fa:	429a      	cmp	r2, r3
 80087fc:	d20a      	bcs.n	8008814 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80087fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008802:	f383 8811 	msr	BASEPRI, r3
 8008806:	f3bf 8f6f 	isb	sy
 800880a:	f3bf 8f4f 	dsb	sy
 800880e:	607b      	str	r3, [r7, #4]
}
 8008810:	bf00      	nop
 8008812:	e7fe      	b.n	8008812 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008814:	4b0e      	ldr	r3, [pc, #56]	; (8008850 <vPortValidateInterruptPriority+0x78>)
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800881c:	4b0d      	ldr	r3, [pc, #52]	; (8008854 <vPortValidateInterruptPriority+0x7c>)
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	429a      	cmp	r2, r3
 8008822:	d90a      	bls.n	800883a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8008824:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008828:	f383 8811 	msr	BASEPRI, r3
 800882c:	f3bf 8f6f 	isb	sy
 8008830:	f3bf 8f4f 	dsb	sy
 8008834:	603b      	str	r3, [r7, #0]
}
 8008836:	bf00      	nop
 8008838:	e7fe      	b.n	8008838 <vPortValidateInterruptPriority+0x60>
	}
 800883a:	bf00      	nop
 800883c:	3714      	adds	r7, #20
 800883e:	46bd      	mov	sp, r7
 8008840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008844:	4770      	bx	lr
 8008846:	bf00      	nop
 8008848:	e000e3f0 	.word	0xe000e3f0
 800884c:	20001100 	.word	0x20001100
 8008850:	e000ed0c 	.word	0xe000ed0c
 8008854:	20001104 	.word	0x20001104

08008858 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008858:	b580      	push	{r7, lr}
 800885a:	b08a      	sub	sp, #40	; 0x28
 800885c:	af00      	add	r7, sp, #0
 800885e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008860:	2300      	movs	r3, #0
 8008862:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008864:	f7fe fcee 	bl	8007244 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008868:	4b58      	ldr	r3, [pc, #352]	; (80089cc <pvPortMalloc+0x174>)
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	2b00      	cmp	r3, #0
 800886e:	d101      	bne.n	8008874 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008870:	f000 f910 	bl	8008a94 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008874:	4b56      	ldr	r3, [pc, #344]	; (80089d0 <pvPortMalloc+0x178>)
 8008876:	681a      	ldr	r2, [r3, #0]
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	4013      	ands	r3, r2
 800887c:	2b00      	cmp	r3, #0
 800887e:	f040 808e 	bne.w	800899e <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	2b00      	cmp	r3, #0
 8008886:	d01d      	beq.n	80088c4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8008888:	2208      	movs	r2, #8
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	4413      	add	r3, r2
 800888e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	f003 0307 	and.w	r3, r3, #7
 8008896:	2b00      	cmp	r3, #0
 8008898:	d014      	beq.n	80088c4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	f023 0307 	bic.w	r3, r3, #7
 80088a0:	3308      	adds	r3, #8
 80088a2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	f003 0307 	and.w	r3, r3, #7
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d00a      	beq.n	80088c4 <pvPortMalloc+0x6c>
	__asm volatile
 80088ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088b2:	f383 8811 	msr	BASEPRI, r3
 80088b6:	f3bf 8f6f 	isb	sy
 80088ba:	f3bf 8f4f 	dsb	sy
 80088be:	617b      	str	r3, [r7, #20]
}
 80088c0:	bf00      	nop
 80088c2:	e7fe      	b.n	80088c2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d069      	beq.n	800899e <pvPortMalloc+0x146>
 80088ca:	4b42      	ldr	r3, [pc, #264]	; (80089d4 <pvPortMalloc+0x17c>)
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	687a      	ldr	r2, [r7, #4]
 80088d0:	429a      	cmp	r2, r3
 80088d2:	d864      	bhi.n	800899e <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80088d4:	4b40      	ldr	r3, [pc, #256]	; (80089d8 <pvPortMalloc+0x180>)
 80088d6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80088d8:	4b3f      	ldr	r3, [pc, #252]	; (80089d8 <pvPortMalloc+0x180>)
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80088de:	e004      	b.n	80088ea <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80088e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088e2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80088e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80088ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088ec:	685b      	ldr	r3, [r3, #4]
 80088ee:	687a      	ldr	r2, [r7, #4]
 80088f0:	429a      	cmp	r2, r3
 80088f2:	d903      	bls.n	80088fc <pvPortMalloc+0xa4>
 80088f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d1f1      	bne.n	80088e0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80088fc:	4b33      	ldr	r3, [pc, #204]	; (80089cc <pvPortMalloc+0x174>)
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008902:	429a      	cmp	r2, r3
 8008904:	d04b      	beq.n	800899e <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008906:	6a3b      	ldr	r3, [r7, #32]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	2208      	movs	r2, #8
 800890c:	4413      	add	r3, r2
 800890e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008910:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008912:	681a      	ldr	r2, [r3, #0]
 8008914:	6a3b      	ldr	r3, [r7, #32]
 8008916:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008918:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800891a:	685a      	ldr	r2, [r3, #4]
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	1ad2      	subs	r2, r2, r3
 8008920:	2308      	movs	r3, #8
 8008922:	005b      	lsls	r3, r3, #1
 8008924:	429a      	cmp	r2, r3
 8008926:	d91f      	bls.n	8008968 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008928:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	4413      	add	r3, r2
 800892e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008930:	69bb      	ldr	r3, [r7, #24]
 8008932:	f003 0307 	and.w	r3, r3, #7
 8008936:	2b00      	cmp	r3, #0
 8008938:	d00a      	beq.n	8008950 <pvPortMalloc+0xf8>
	__asm volatile
 800893a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800893e:	f383 8811 	msr	BASEPRI, r3
 8008942:	f3bf 8f6f 	isb	sy
 8008946:	f3bf 8f4f 	dsb	sy
 800894a:	613b      	str	r3, [r7, #16]
}
 800894c:	bf00      	nop
 800894e:	e7fe      	b.n	800894e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008950:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008952:	685a      	ldr	r2, [r3, #4]
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	1ad2      	subs	r2, r2, r3
 8008958:	69bb      	ldr	r3, [r7, #24]
 800895a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800895c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800895e:	687a      	ldr	r2, [r7, #4]
 8008960:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008962:	69b8      	ldr	r0, [r7, #24]
 8008964:	f000 f8f8 	bl	8008b58 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008968:	4b1a      	ldr	r3, [pc, #104]	; (80089d4 <pvPortMalloc+0x17c>)
 800896a:	681a      	ldr	r2, [r3, #0]
 800896c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800896e:	685b      	ldr	r3, [r3, #4]
 8008970:	1ad3      	subs	r3, r2, r3
 8008972:	4a18      	ldr	r2, [pc, #96]	; (80089d4 <pvPortMalloc+0x17c>)
 8008974:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008976:	4b17      	ldr	r3, [pc, #92]	; (80089d4 <pvPortMalloc+0x17c>)
 8008978:	681a      	ldr	r2, [r3, #0]
 800897a:	4b18      	ldr	r3, [pc, #96]	; (80089dc <pvPortMalloc+0x184>)
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	429a      	cmp	r2, r3
 8008980:	d203      	bcs.n	800898a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008982:	4b14      	ldr	r3, [pc, #80]	; (80089d4 <pvPortMalloc+0x17c>)
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	4a15      	ldr	r2, [pc, #84]	; (80089dc <pvPortMalloc+0x184>)
 8008988:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800898a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800898c:	685a      	ldr	r2, [r3, #4]
 800898e:	4b10      	ldr	r3, [pc, #64]	; (80089d0 <pvPortMalloc+0x178>)
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	431a      	orrs	r2, r3
 8008994:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008996:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008998:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800899a:	2200      	movs	r2, #0
 800899c:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800899e:	f7fe fc5f 	bl	8007260 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80089a2:	69fb      	ldr	r3, [r7, #28]
 80089a4:	f003 0307 	and.w	r3, r3, #7
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d00a      	beq.n	80089c2 <pvPortMalloc+0x16a>
	__asm volatile
 80089ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089b0:	f383 8811 	msr	BASEPRI, r3
 80089b4:	f3bf 8f6f 	isb	sy
 80089b8:	f3bf 8f4f 	dsb	sy
 80089bc:	60fb      	str	r3, [r7, #12]
}
 80089be:	bf00      	nop
 80089c0:	e7fe      	b.n	80089c0 <pvPortMalloc+0x168>
	return pvReturn;
 80089c2:	69fb      	ldr	r3, [r7, #28]
}
 80089c4:	4618      	mov	r0, r3
 80089c6:	3728      	adds	r7, #40	; 0x28
 80089c8:	46bd      	mov	sp, r7
 80089ca:	bd80      	pop	{r7, pc}
 80089cc:	20003110 	.word	0x20003110
 80089d0:	2000311c 	.word	0x2000311c
 80089d4:	20003114 	.word	0x20003114
 80089d8:	20003108 	.word	0x20003108
 80089dc:	20003118 	.word	0x20003118

080089e0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80089e0:	b580      	push	{r7, lr}
 80089e2:	b086      	sub	sp, #24
 80089e4:	af00      	add	r7, sp, #0
 80089e6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d048      	beq.n	8008a84 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80089f2:	2308      	movs	r3, #8
 80089f4:	425b      	negs	r3, r3
 80089f6:	697a      	ldr	r2, [r7, #20]
 80089f8:	4413      	add	r3, r2
 80089fa:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80089fc:	697b      	ldr	r3, [r7, #20]
 80089fe:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008a00:	693b      	ldr	r3, [r7, #16]
 8008a02:	685a      	ldr	r2, [r3, #4]
 8008a04:	4b21      	ldr	r3, [pc, #132]	; (8008a8c <vPortFree+0xac>)
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	4013      	ands	r3, r2
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	d10a      	bne.n	8008a24 <vPortFree+0x44>
	__asm volatile
 8008a0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a12:	f383 8811 	msr	BASEPRI, r3
 8008a16:	f3bf 8f6f 	isb	sy
 8008a1a:	f3bf 8f4f 	dsb	sy
 8008a1e:	60fb      	str	r3, [r7, #12]
}
 8008a20:	bf00      	nop
 8008a22:	e7fe      	b.n	8008a22 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008a24:	693b      	ldr	r3, [r7, #16]
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d00a      	beq.n	8008a42 <vPortFree+0x62>
	__asm volatile
 8008a2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a30:	f383 8811 	msr	BASEPRI, r3
 8008a34:	f3bf 8f6f 	isb	sy
 8008a38:	f3bf 8f4f 	dsb	sy
 8008a3c:	60bb      	str	r3, [r7, #8]
}
 8008a3e:	bf00      	nop
 8008a40:	e7fe      	b.n	8008a40 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008a42:	693b      	ldr	r3, [r7, #16]
 8008a44:	685a      	ldr	r2, [r3, #4]
 8008a46:	4b11      	ldr	r3, [pc, #68]	; (8008a8c <vPortFree+0xac>)
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	4013      	ands	r3, r2
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d019      	beq.n	8008a84 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008a50:	693b      	ldr	r3, [r7, #16]
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d115      	bne.n	8008a84 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008a58:	693b      	ldr	r3, [r7, #16]
 8008a5a:	685a      	ldr	r2, [r3, #4]
 8008a5c:	4b0b      	ldr	r3, [pc, #44]	; (8008a8c <vPortFree+0xac>)
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	43db      	mvns	r3, r3
 8008a62:	401a      	ands	r2, r3
 8008a64:	693b      	ldr	r3, [r7, #16]
 8008a66:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008a68:	f7fe fbec 	bl	8007244 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008a6c:	693b      	ldr	r3, [r7, #16]
 8008a6e:	685a      	ldr	r2, [r3, #4]
 8008a70:	4b07      	ldr	r3, [pc, #28]	; (8008a90 <vPortFree+0xb0>)
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	4413      	add	r3, r2
 8008a76:	4a06      	ldr	r2, [pc, #24]	; (8008a90 <vPortFree+0xb0>)
 8008a78:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008a7a:	6938      	ldr	r0, [r7, #16]
 8008a7c:	f000 f86c 	bl	8008b58 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8008a80:	f7fe fbee 	bl	8007260 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008a84:	bf00      	nop
 8008a86:	3718      	adds	r7, #24
 8008a88:	46bd      	mov	sp, r7
 8008a8a:	bd80      	pop	{r7, pc}
 8008a8c:	2000311c 	.word	0x2000311c
 8008a90:	20003114 	.word	0x20003114

08008a94 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008a94:	b480      	push	{r7}
 8008a96:	b085      	sub	sp, #20
 8008a98:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008a9a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008a9e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008aa0:	4b27      	ldr	r3, [pc, #156]	; (8008b40 <prvHeapInit+0xac>)
 8008aa2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	f003 0307 	and.w	r3, r3, #7
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d00c      	beq.n	8008ac8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	3307      	adds	r3, #7
 8008ab2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	f023 0307 	bic.w	r3, r3, #7
 8008aba:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008abc:	68ba      	ldr	r2, [r7, #8]
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	1ad3      	subs	r3, r2, r3
 8008ac2:	4a1f      	ldr	r2, [pc, #124]	; (8008b40 <prvHeapInit+0xac>)
 8008ac4:	4413      	add	r3, r2
 8008ac6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008acc:	4a1d      	ldr	r2, [pc, #116]	; (8008b44 <prvHeapInit+0xb0>)
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008ad2:	4b1c      	ldr	r3, [pc, #112]	; (8008b44 <prvHeapInit+0xb0>)
 8008ad4:	2200      	movs	r2, #0
 8008ad6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	68ba      	ldr	r2, [r7, #8]
 8008adc:	4413      	add	r3, r2
 8008ade:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008ae0:	2208      	movs	r2, #8
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	1a9b      	subs	r3, r3, r2
 8008ae6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	f023 0307 	bic.w	r3, r3, #7
 8008aee:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	4a15      	ldr	r2, [pc, #84]	; (8008b48 <prvHeapInit+0xb4>)
 8008af4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008af6:	4b14      	ldr	r3, [pc, #80]	; (8008b48 <prvHeapInit+0xb4>)
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	2200      	movs	r2, #0
 8008afc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008afe:	4b12      	ldr	r3, [pc, #72]	; (8008b48 <prvHeapInit+0xb4>)
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	2200      	movs	r2, #0
 8008b04:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008b0a:	683b      	ldr	r3, [r7, #0]
 8008b0c:	68fa      	ldr	r2, [r7, #12]
 8008b0e:	1ad2      	subs	r2, r2, r3
 8008b10:	683b      	ldr	r3, [r7, #0]
 8008b12:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008b14:	4b0c      	ldr	r3, [pc, #48]	; (8008b48 <prvHeapInit+0xb4>)
 8008b16:	681a      	ldr	r2, [r3, #0]
 8008b18:	683b      	ldr	r3, [r7, #0]
 8008b1a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008b1c:	683b      	ldr	r3, [r7, #0]
 8008b1e:	685b      	ldr	r3, [r3, #4]
 8008b20:	4a0a      	ldr	r2, [pc, #40]	; (8008b4c <prvHeapInit+0xb8>)
 8008b22:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008b24:	683b      	ldr	r3, [r7, #0]
 8008b26:	685b      	ldr	r3, [r3, #4]
 8008b28:	4a09      	ldr	r2, [pc, #36]	; (8008b50 <prvHeapInit+0xbc>)
 8008b2a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008b2c:	4b09      	ldr	r3, [pc, #36]	; (8008b54 <prvHeapInit+0xc0>)
 8008b2e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008b32:	601a      	str	r2, [r3, #0]
}
 8008b34:	bf00      	nop
 8008b36:	3714      	adds	r7, #20
 8008b38:	46bd      	mov	sp, r7
 8008b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b3e:	4770      	bx	lr
 8008b40:	20001108 	.word	0x20001108
 8008b44:	20003108 	.word	0x20003108
 8008b48:	20003110 	.word	0x20003110
 8008b4c:	20003118 	.word	0x20003118
 8008b50:	20003114 	.word	0x20003114
 8008b54:	2000311c 	.word	0x2000311c

08008b58 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008b58:	b480      	push	{r7}
 8008b5a:	b085      	sub	sp, #20
 8008b5c:	af00      	add	r7, sp, #0
 8008b5e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008b60:	4b28      	ldr	r3, [pc, #160]	; (8008c04 <prvInsertBlockIntoFreeList+0xac>)
 8008b62:	60fb      	str	r3, [r7, #12]
 8008b64:	e002      	b.n	8008b6c <prvInsertBlockIntoFreeList+0x14>
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	60fb      	str	r3, [r7, #12]
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	687a      	ldr	r2, [r7, #4]
 8008b72:	429a      	cmp	r2, r3
 8008b74:	d8f7      	bhi.n	8008b66 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	685b      	ldr	r3, [r3, #4]
 8008b7e:	68ba      	ldr	r2, [r7, #8]
 8008b80:	4413      	add	r3, r2
 8008b82:	687a      	ldr	r2, [r7, #4]
 8008b84:	429a      	cmp	r2, r3
 8008b86:	d108      	bne.n	8008b9a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	685a      	ldr	r2, [r3, #4]
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	685b      	ldr	r3, [r3, #4]
 8008b90:	441a      	add	r2, r3
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	685b      	ldr	r3, [r3, #4]
 8008ba2:	68ba      	ldr	r2, [r7, #8]
 8008ba4:	441a      	add	r2, r3
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	429a      	cmp	r2, r3
 8008bac:	d118      	bne.n	8008be0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	681a      	ldr	r2, [r3, #0]
 8008bb2:	4b15      	ldr	r3, [pc, #84]	; (8008c08 <prvInsertBlockIntoFreeList+0xb0>)
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	429a      	cmp	r2, r3
 8008bb8:	d00d      	beq.n	8008bd6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	685a      	ldr	r2, [r3, #4]
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	685b      	ldr	r3, [r3, #4]
 8008bc4:	441a      	add	r2, r3
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008bca:	68fb      	ldr	r3, [r7, #12]
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	681a      	ldr	r2, [r3, #0]
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	601a      	str	r2, [r3, #0]
 8008bd4:	e008      	b.n	8008be8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008bd6:	4b0c      	ldr	r3, [pc, #48]	; (8008c08 <prvInsertBlockIntoFreeList+0xb0>)
 8008bd8:	681a      	ldr	r2, [r3, #0]
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	601a      	str	r2, [r3, #0]
 8008bde:	e003      	b.n	8008be8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008be0:	68fb      	ldr	r3, [r7, #12]
 8008be2:	681a      	ldr	r2, [r3, #0]
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008be8:	68fa      	ldr	r2, [r7, #12]
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	429a      	cmp	r2, r3
 8008bee:	d002      	beq.n	8008bf6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	687a      	ldr	r2, [r7, #4]
 8008bf4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008bf6:	bf00      	nop
 8008bf8:	3714      	adds	r7, #20
 8008bfa:	46bd      	mov	sp, r7
 8008bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c00:	4770      	bx	lr
 8008c02:	bf00      	nop
 8008c04:	20003108 	.word	0x20003108
 8008c08:	20003110 	.word	0x20003110

08008c0c <siprintf>:
 8008c0c:	b40e      	push	{r1, r2, r3}
 8008c0e:	b500      	push	{lr}
 8008c10:	b09c      	sub	sp, #112	; 0x70
 8008c12:	ab1d      	add	r3, sp, #116	; 0x74
 8008c14:	9002      	str	r0, [sp, #8]
 8008c16:	9006      	str	r0, [sp, #24]
 8008c18:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008c1c:	4809      	ldr	r0, [pc, #36]	; (8008c44 <siprintf+0x38>)
 8008c1e:	9107      	str	r1, [sp, #28]
 8008c20:	9104      	str	r1, [sp, #16]
 8008c22:	4909      	ldr	r1, [pc, #36]	; (8008c48 <siprintf+0x3c>)
 8008c24:	f853 2b04 	ldr.w	r2, [r3], #4
 8008c28:	9105      	str	r1, [sp, #20]
 8008c2a:	6800      	ldr	r0, [r0, #0]
 8008c2c:	9301      	str	r3, [sp, #4]
 8008c2e:	a902      	add	r1, sp, #8
 8008c30:	f000 f9a0 	bl	8008f74 <_svfiprintf_r>
 8008c34:	9b02      	ldr	r3, [sp, #8]
 8008c36:	2200      	movs	r2, #0
 8008c38:	701a      	strb	r2, [r3, #0]
 8008c3a:	b01c      	add	sp, #112	; 0x70
 8008c3c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008c40:	b003      	add	sp, #12
 8008c42:	4770      	bx	lr
 8008c44:	2000005c 	.word	0x2000005c
 8008c48:	ffff0208 	.word	0xffff0208

08008c4c <memset>:
 8008c4c:	4402      	add	r2, r0
 8008c4e:	4603      	mov	r3, r0
 8008c50:	4293      	cmp	r3, r2
 8008c52:	d100      	bne.n	8008c56 <memset+0xa>
 8008c54:	4770      	bx	lr
 8008c56:	f803 1b01 	strb.w	r1, [r3], #1
 8008c5a:	e7f9      	b.n	8008c50 <memset+0x4>

08008c5c <__errno>:
 8008c5c:	4b01      	ldr	r3, [pc, #4]	; (8008c64 <__errno+0x8>)
 8008c5e:	6818      	ldr	r0, [r3, #0]
 8008c60:	4770      	bx	lr
 8008c62:	bf00      	nop
 8008c64:	2000005c 	.word	0x2000005c

08008c68 <__libc_init_array>:
 8008c68:	b570      	push	{r4, r5, r6, lr}
 8008c6a:	4d0d      	ldr	r5, [pc, #52]	; (8008ca0 <__libc_init_array+0x38>)
 8008c6c:	4c0d      	ldr	r4, [pc, #52]	; (8008ca4 <__libc_init_array+0x3c>)
 8008c6e:	1b64      	subs	r4, r4, r5
 8008c70:	10a4      	asrs	r4, r4, #2
 8008c72:	2600      	movs	r6, #0
 8008c74:	42a6      	cmp	r6, r4
 8008c76:	d109      	bne.n	8008c8c <__libc_init_array+0x24>
 8008c78:	4d0b      	ldr	r5, [pc, #44]	; (8008ca8 <__libc_init_array+0x40>)
 8008c7a:	4c0c      	ldr	r4, [pc, #48]	; (8008cac <__libc_init_array+0x44>)
 8008c7c:	f000 fc6a 	bl	8009554 <_init>
 8008c80:	1b64      	subs	r4, r4, r5
 8008c82:	10a4      	asrs	r4, r4, #2
 8008c84:	2600      	movs	r6, #0
 8008c86:	42a6      	cmp	r6, r4
 8008c88:	d105      	bne.n	8008c96 <__libc_init_array+0x2e>
 8008c8a:	bd70      	pop	{r4, r5, r6, pc}
 8008c8c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008c90:	4798      	blx	r3
 8008c92:	3601      	adds	r6, #1
 8008c94:	e7ee      	b.n	8008c74 <__libc_init_array+0xc>
 8008c96:	f855 3b04 	ldr.w	r3, [r5], #4
 8008c9a:	4798      	blx	r3
 8008c9c:	3601      	adds	r6, #1
 8008c9e:	e7f2      	b.n	8008c86 <__libc_init_array+0x1e>
 8008ca0:	080098ec 	.word	0x080098ec
 8008ca4:	080098ec 	.word	0x080098ec
 8008ca8:	080098ec 	.word	0x080098ec
 8008cac:	080098f0 	.word	0x080098f0

08008cb0 <__retarget_lock_acquire_recursive>:
 8008cb0:	4770      	bx	lr

08008cb2 <__retarget_lock_release_recursive>:
 8008cb2:	4770      	bx	lr

08008cb4 <memcpy>:
 8008cb4:	440a      	add	r2, r1
 8008cb6:	4291      	cmp	r1, r2
 8008cb8:	f100 33ff 	add.w	r3, r0, #4294967295
 8008cbc:	d100      	bne.n	8008cc0 <memcpy+0xc>
 8008cbe:	4770      	bx	lr
 8008cc0:	b510      	push	{r4, lr}
 8008cc2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008cc6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008cca:	4291      	cmp	r1, r2
 8008ccc:	d1f9      	bne.n	8008cc2 <memcpy+0xe>
 8008cce:	bd10      	pop	{r4, pc}

08008cd0 <_free_r>:
 8008cd0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008cd2:	2900      	cmp	r1, #0
 8008cd4:	d044      	beq.n	8008d60 <_free_r+0x90>
 8008cd6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008cda:	9001      	str	r0, [sp, #4]
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	f1a1 0404 	sub.w	r4, r1, #4
 8008ce2:	bfb8      	it	lt
 8008ce4:	18e4      	addlt	r4, r4, r3
 8008ce6:	f000 f8df 	bl	8008ea8 <__malloc_lock>
 8008cea:	4a1e      	ldr	r2, [pc, #120]	; (8008d64 <_free_r+0x94>)
 8008cec:	9801      	ldr	r0, [sp, #4]
 8008cee:	6813      	ldr	r3, [r2, #0]
 8008cf0:	b933      	cbnz	r3, 8008d00 <_free_r+0x30>
 8008cf2:	6063      	str	r3, [r4, #4]
 8008cf4:	6014      	str	r4, [r2, #0]
 8008cf6:	b003      	add	sp, #12
 8008cf8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008cfc:	f000 b8da 	b.w	8008eb4 <__malloc_unlock>
 8008d00:	42a3      	cmp	r3, r4
 8008d02:	d908      	bls.n	8008d16 <_free_r+0x46>
 8008d04:	6825      	ldr	r5, [r4, #0]
 8008d06:	1961      	adds	r1, r4, r5
 8008d08:	428b      	cmp	r3, r1
 8008d0a:	bf01      	itttt	eq
 8008d0c:	6819      	ldreq	r1, [r3, #0]
 8008d0e:	685b      	ldreq	r3, [r3, #4]
 8008d10:	1949      	addeq	r1, r1, r5
 8008d12:	6021      	streq	r1, [r4, #0]
 8008d14:	e7ed      	b.n	8008cf2 <_free_r+0x22>
 8008d16:	461a      	mov	r2, r3
 8008d18:	685b      	ldr	r3, [r3, #4]
 8008d1a:	b10b      	cbz	r3, 8008d20 <_free_r+0x50>
 8008d1c:	42a3      	cmp	r3, r4
 8008d1e:	d9fa      	bls.n	8008d16 <_free_r+0x46>
 8008d20:	6811      	ldr	r1, [r2, #0]
 8008d22:	1855      	adds	r5, r2, r1
 8008d24:	42a5      	cmp	r5, r4
 8008d26:	d10b      	bne.n	8008d40 <_free_r+0x70>
 8008d28:	6824      	ldr	r4, [r4, #0]
 8008d2a:	4421      	add	r1, r4
 8008d2c:	1854      	adds	r4, r2, r1
 8008d2e:	42a3      	cmp	r3, r4
 8008d30:	6011      	str	r1, [r2, #0]
 8008d32:	d1e0      	bne.n	8008cf6 <_free_r+0x26>
 8008d34:	681c      	ldr	r4, [r3, #0]
 8008d36:	685b      	ldr	r3, [r3, #4]
 8008d38:	6053      	str	r3, [r2, #4]
 8008d3a:	440c      	add	r4, r1
 8008d3c:	6014      	str	r4, [r2, #0]
 8008d3e:	e7da      	b.n	8008cf6 <_free_r+0x26>
 8008d40:	d902      	bls.n	8008d48 <_free_r+0x78>
 8008d42:	230c      	movs	r3, #12
 8008d44:	6003      	str	r3, [r0, #0]
 8008d46:	e7d6      	b.n	8008cf6 <_free_r+0x26>
 8008d48:	6825      	ldr	r5, [r4, #0]
 8008d4a:	1961      	adds	r1, r4, r5
 8008d4c:	428b      	cmp	r3, r1
 8008d4e:	bf04      	itt	eq
 8008d50:	6819      	ldreq	r1, [r3, #0]
 8008d52:	685b      	ldreq	r3, [r3, #4]
 8008d54:	6063      	str	r3, [r4, #4]
 8008d56:	bf04      	itt	eq
 8008d58:	1949      	addeq	r1, r1, r5
 8008d5a:	6021      	streq	r1, [r4, #0]
 8008d5c:	6054      	str	r4, [r2, #4]
 8008d5e:	e7ca      	b.n	8008cf6 <_free_r+0x26>
 8008d60:	b003      	add	sp, #12
 8008d62:	bd30      	pop	{r4, r5, pc}
 8008d64:	20003260 	.word	0x20003260

08008d68 <sbrk_aligned>:
 8008d68:	b570      	push	{r4, r5, r6, lr}
 8008d6a:	4e0e      	ldr	r6, [pc, #56]	; (8008da4 <sbrk_aligned+0x3c>)
 8008d6c:	460c      	mov	r4, r1
 8008d6e:	6831      	ldr	r1, [r6, #0]
 8008d70:	4605      	mov	r5, r0
 8008d72:	b911      	cbnz	r1, 8008d7a <sbrk_aligned+0x12>
 8008d74:	f000 fba6 	bl	80094c4 <_sbrk_r>
 8008d78:	6030      	str	r0, [r6, #0]
 8008d7a:	4621      	mov	r1, r4
 8008d7c:	4628      	mov	r0, r5
 8008d7e:	f000 fba1 	bl	80094c4 <_sbrk_r>
 8008d82:	1c43      	adds	r3, r0, #1
 8008d84:	d00a      	beq.n	8008d9c <sbrk_aligned+0x34>
 8008d86:	1cc4      	adds	r4, r0, #3
 8008d88:	f024 0403 	bic.w	r4, r4, #3
 8008d8c:	42a0      	cmp	r0, r4
 8008d8e:	d007      	beq.n	8008da0 <sbrk_aligned+0x38>
 8008d90:	1a21      	subs	r1, r4, r0
 8008d92:	4628      	mov	r0, r5
 8008d94:	f000 fb96 	bl	80094c4 <_sbrk_r>
 8008d98:	3001      	adds	r0, #1
 8008d9a:	d101      	bne.n	8008da0 <sbrk_aligned+0x38>
 8008d9c:	f04f 34ff 	mov.w	r4, #4294967295
 8008da0:	4620      	mov	r0, r4
 8008da2:	bd70      	pop	{r4, r5, r6, pc}
 8008da4:	20003264 	.word	0x20003264

08008da8 <_malloc_r>:
 8008da8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008dac:	1ccd      	adds	r5, r1, #3
 8008dae:	f025 0503 	bic.w	r5, r5, #3
 8008db2:	3508      	adds	r5, #8
 8008db4:	2d0c      	cmp	r5, #12
 8008db6:	bf38      	it	cc
 8008db8:	250c      	movcc	r5, #12
 8008dba:	2d00      	cmp	r5, #0
 8008dbc:	4607      	mov	r7, r0
 8008dbe:	db01      	blt.n	8008dc4 <_malloc_r+0x1c>
 8008dc0:	42a9      	cmp	r1, r5
 8008dc2:	d905      	bls.n	8008dd0 <_malloc_r+0x28>
 8008dc4:	230c      	movs	r3, #12
 8008dc6:	603b      	str	r3, [r7, #0]
 8008dc8:	2600      	movs	r6, #0
 8008dca:	4630      	mov	r0, r6
 8008dcc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008dd0:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8008ea4 <_malloc_r+0xfc>
 8008dd4:	f000 f868 	bl	8008ea8 <__malloc_lock>
 8008dd8:	f8d8 3000 	ldr.w	r3, [r8]
 8008ddc:	461c      	mov	r4, r3
 8008dde:	bb5c      	cbnz	r4, 8008e38 <_malloc_r+0x90>
 8008de0:	4629      	mov	r1, r5
 8008de2:	4638      	mov	r0, r7
 8008de4:	f7ff ffc0 	bl	8008d68 <sbrk_aligned>
 8008de8:	1c43      	adds	r3, r0, #1
 8008dea:	4604      	mov	r4, r0
 8008dec:	d155      	bne.n	8008e9a <_malloc_r+0xf2>
 8008dee:	f8d8 4000 	ldr.w	r4, [r8]
 8008df2:	4626      	mov	r6, r4
 8008df4:	2e00      	cmp	r6, #0
 8008df6:	d145      	bne.n	8008e84 <_malloc_r+0xdc>
 8008df8:	2c00      	cmp	r4, #0
 8008dfa:	d048      	beq.n	8008e8e <_malloc_r+0xe6>
 8008dfc:	6823      	ldr	r3, [r4, #0]
 8008dfe:	4631      	mov	r1, r6
 8008e00:	4638      	mov	r0, r7
 8008e02:	eb04 0903 	add.w	r9, r4, r3
 8008e06:	f000 fb5d 	bl	80094c4 <_sbrk_r>
 8008e0a:	4581      	cmp	r9, r0
 8008e0c:	d13f      	bne.n	8008e8e <_malloc_r+0xe6>
 8008e0e:	6821      	ldr	r1, [r4, #0]
 8008e10:	1a6d      	subs	r5, r5, r1
 8008e12:	4629      	mov	r1, r5
 8008e14:	4638      	mov	r0, r7
 8008e16:	f7ff ffa7 	bl	8008d68 <sbrk_aligned>
 8008e1a:	3001      	adds	r0, #1
 8008e1c:	d037      	beq.n	8008e8e <_malloc_r+0xe6>
 8008e1e:	6823      	ldr	r3, [r4, #0]
 8008e20:	442b      	add	r3, r5
 8008e22:	6023      	str	r3, [r4, #0]
 8008e24:	f8d8 3000 	ldr.w	r3, [r8]
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d038      	beq.n	8008e9e <_malloc_r+0xf6>
 8008e2c:	685a      	ldr	r2, [r3, #4]
 8008e2e:	42a2      	cmp	r2, r4
 8008e30:	d12b      	bne.n	8008e8a <_malloc_r+0xe2>
 8008e32:	2200      	movs	r2, #0
 8008e34:	605a      	str	r2, [r3, #4]
 8008e36:	e00f      	b.n	8008e58 <_malloc_r+0xb0>
 8008e38:	6822      	ldr	r2, [r4, #0]
 8008e3a:	1b52      	subs	r2, r2, r5
 8008e3c:	d41f      	bmi.n	8008e7e <_malloc_r+0xd6>
 8008e3e:	2a0b      	cmp	r2, #11
 8008e40:	d917      	bls.n	8008e72 <_malloc_r+0xca>
 8008e42:	1961      	adds	r1, r4, r5
 8008e44:	42a3      	cmp	r3, r4
 8008e46:	6025      	str	r5, [r4, #0]
 8008e48:	bf18      	it	ne
 8008e4a:	6059      	strne	r1, [r3, #4]
 8008e4c:	6863      	ldr	r3, [r4, #4]
 8008e4e:	bf08      	it	eq
 8008e50:	f8c8 1000 	streq.w	r1, [r8]
 8008e54:	5162      	str	r2, [r4, r5]
 8008e56:	604b      	str	r3, [r1, #4]
 8008e58:	4638      	mov	r0, r7
 8008e5a:	f104 060b 	add.w	r6, r4, #11
 8008e5e:	f000 f829 	bl	8008eb4 <__malloc_unlock>
 8008e62:	f026 0607 	bic.w	r6, r6, #7
 8008e66:	1d23      	adds	r3, r4, #4
 8008e68:	1af2      	subs	r2, r6, r3
 8008e6a:	d0ae      	beq.n	8008dca <_malloc_r+0x22>
 8008e6c:	1b9b      	subs	r3, r3, r6
 8008e6e:	50a3      	str	r3, [r4, r2]
 8008e70:	e7ab      	b.n	8008dca <_malloc_r+0x22>
 8008e72:	42a3      	cmp	r3, r4
 8008e74:	6862      	ldr	r2, [r4, #4]
 8008e76:	d1dd      	bne.n	8008e34 <_malloc_r+0x8c>
 8008e78:	f8c8 2000 	str.w	r2, [r8]
 8008e7c:	e7ec      	b.n	8008e58 <_malloc_r+0xb0>
 8008e7e:	4623      	mov	r3, r4
 8008e80:	6864      	ldr	r4, [r4, #4]
 8008e82:	e7ac      	b.n	8008dde <_malloc_r+0x36>
 8008e84:	4634      	mov	r4, r6
 8008e86:	6876      	ldr	r6, [r6, #4]
 8008e88:	e7b4      	b.n	8008df4 <_malloc_r+0x4c>
 8008e8a:	4613      	mov	r3, r2
 8008e8c:	e7cc      	b.n	8008e28 <_malloc_r+0x80>
 8008e8e:	230c      	movs	r3, #12
 8008e90:	603b      	str	r3, [r7, #0]
 8008e92:	4638      	mov	r0, r7
 8008e94:	f000 f80e 	bl	8008eb4 <__malloc_unlock>
 8008e98:	e797      	b.n	8008dca <_malloc_r+0x22>
 8008e9a:	6025      	str	r5, [r4, #0]
 8008e9c:	e7dc      	b.n	8008e58 <_malloc_r+0xb0>
 8008e9e:	605b      	str	r3, [r3, #4]
 8008ea0:	deff      	udf	#255	; 0xff
 8008ea2:	bf00      	nop
 8008ea4:	20003260 	.word	0x20003260

08008ea8 <__malloc_lock>:
 8008ea8:	4801      	ldr	r0, [pc, #4]	; (8008eb0 <__malloc_lock+0x8>)
 8008eaa:	f7ff bf01 	b.w	8008cb0 <__retarget_lock_acquire_recursive>
 8008eae:	bf00      	nop
 8008eb0:	2000325c 	.word	0x2000325c

08008eb4 <__malloc_unlock>:
 8008eb4:	4801      	ldr	r0, [pc, #4]	; (8008ebc <__malloc_unlock+0x8>)
 8008eb6:	f7ff befc 	b.w	8008cb2 <__retarget_lock_release_recursive>
 8008eba:	bf00      	nop
 8008ebc:	2000325c 	.word	0x2000325c

08008ec0 <__ssputs_r>:
 8008ec0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ec4:	688e      	ldr	r6, [r1, #8]
 8008ec6:	461f      	mov	r7, r3
 8008ec8:	42be      	cmp	r6, r7
 8008eca:	680b      	ldr	r3, [r1, #0]
 8008ecc:	4682      	mov	sl, r0
 8008ece:	460c      	mov	r4, r1
 8008ed0:	4690      	mov	r8, r2
 8008ed2:	d82c      	bhi.n	8008f2e <__ssputs_r+0x6e>
 8008ed4:	898a      	ldrh	r2, [r1, #12]
 8008ed6:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008eda:	d026      	beq.n	8008f2a <__ssputs_r+0x6a>
 8008edc:	6965      	ldr	r5, [r4, #20]
 8008ede:	6909      	ldr	r1, [r1, #16]
 8008ee0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008ee4:	eba3 0901 	sub.w	r9, r3, r1
 8008ee8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008eec:	1c7b      	adds	r3, r7, #1
 8008eee:	444b      	add	r3, r9
 8008ef0:	106d      	asrs	r5, r5, #1
 8008ef2:	429d      	cmp	r5, r3
 8008ef4:	bf38      	it	cc
 8008ef6:	461d      	movcc	r5, r3
 8008ef8:	0553      	lsls	r3, r2, #21
 8008efa:	d527      	bpl.n	8008f4c <__ssputs_r+0x8c>
 8008efc:	4629      	mov	r1, r5
 8008efe:	f7ff ff53 	bl	8008da8 <_malloc_r>
 8008f02:	4606      	mov	r6, r0
 8008f04:	b360      	cbz	r0, 8008f60 <__ssputs_r+0xa0>
 8008f06:	6921      	ldr	r1, [r4, #16]
 8008f08:	464a      	mov	r2, r9
 8008f0a:	f7ff fed3 	bl	8008cb4 <memcpy>
 8008f0e:	89a3      	ldrh	r3, [r4, #12]
 8008f10:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008f14:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008f18:	81a3      	strh	r3, [r4, #12]
 8008f1a:	6126      	str	r6, [r4, #16]
 8008f1c:	6165      	str	r5, [r4, #20]
 8008f1e:	444e      	add	r6, r9
 8008f20:	eba5 0509 	sub.w	r5, r5, r9
 8008f24:	6026      	str	r6, [r4, #0]
 8008f26:	60a5      	str	r5, [r4, #8]
 8008f28:	463e      	mov	r6, r7
 8008f2a:	42be      	cmp	r6, r7
 8008f2c:	d900      	bls.n	8008f30 <__ssputs_r+0x70>
 8008f2e:	463e      	mov	r6, r7
 8008f30:	6820      	ldr	r0, [r4, #0]
 8008f32:	4632      	mov	r2, r6
 8008f34:	4641      	mov	r1, r8
 8008f36:	f000 faab 	bl	8009490 <memmove>
 8008f3a:	68a3      	ldr	r3, [r4, #8]
 8008f3c:	1b9b      	subs	r3, r3, r6
 8008f3e:	60a3      	str	r3, [r4, #8]
 8008f40:	6823      	ldr	r3, [r4, #0]
 8008f42:	4433      	add	r3, r6
 8008f44:	6023      	str	r3, [r4, #0]
 8008f46:	2000      	movs	r0, #0
 8008f48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f4c:	462a      	mov	r2, r5
 8008f4e:	f000 fac9 	bl	80094e4 <_realloc_r>
 8008f52:	4606      	mov	r6, r0
 8008f54:	2800      	cmp	r0, #0
 8008f56:	d1e0      	bne.n	8008f1a <__ssputs_r+0x5a>
 8008f58:	6921      	ldr	r1, [r4, #16]
 8008f5a:	4650      	mov	r0, sl
 8008f5c:	f7ff feb8 	bl	8008cd0 <_free_r>
 8008f60:	230c      	movs	r3, #12
 8008f62:	f8ca 3000 	str.w	r3, [sl]
 8008f66:	89a3      	ldrh	r3, [r4, #12]
 8008f68:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008f6c:	81a3      	strh	r3, [r4, #12]
 8008f6e:	f04f 30ff 	mov.w	r0, #4294967295
 8008f72:	e7e9      	b.n	8008f48 <__ssputs_r+0x88>

08008f74 <_svfiprintf_r>:
 8008f74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f78:	4698      	mov	r8, r3
 8008f7a:	898b      	ldrh	r3, [r1, #12]
 8008f7c:	061b      	lsls	r3, r3, #24
 8008f7e:	b09d      	sub	sp, #116	; 0x74
 8008f80:	4607      	mov	r7, r0
 8008f82:	460d      	mov	r5, r1
 8008f84:	4614      	mov	r4, r2
 8008f86:	d50e      	bpl.n	8008fa6 <_svfiprintf_r+0x32>
 8008f88:	690b      	ldr	r3, [r1, #16]
 8008f8a:	b963      	cbnz	r3, 8008fa6 <_svfiprintf_r+0x32>
 8008f8c:	2140      	movs	r1, #64	; 0x40
 8008f8e:	f7ff ff0b 	bl	8008da8 <_malloc_r>
 8008f92:	6028      	str	r0, [r5, #0]
 8008f94:	6128      	str	r0, [r5, #16]
 8008f96:	b920      	cbnz	r0, 8008fa2 <_svfiprintf_r+0x2e>
 8008f98:	230c      	movs	r3, #12
 8008f9a:	603b      	str	r3, [r7, #0]
 8008f9c:	f04f 30ff 	mov.w	r0, #4294967295
 8008fa0:	e0d0      	b.n	8009144 <_svfiprintf_r+0x1d0>
 8008fa2:	2340      	movs	r3, #64	; 0x40
 8008fa4:	616b      	str	r3, [r5, #20]
 8008fa6:	2300      	movs	r3, #0
 8008fa8:	9309      	str	r3, [sp, #36]	; 0x24
 8008faa:	2320      	movs	r3, #32
 8008fac:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008fb0:	f8cd 800c 	str.w	r8, [sp, #12]
 8008fb4:	2330      	movs	r3, #48	; 0x30
 8008fb6:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800915c <_svfiprintf_r+0x1e8>
 8008fba:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008fbe:	f04f 0901 	mov.w	r9, #1
 8008fc2:	4623      	mov	r3, r4
 8008fc4:	469a      	mov	sl, r3
 8008fc6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008fca:	b10a      	cbz	r2, 8008fd0 <_svfiprintf_r+0x5c>
 8008fcc:	2a25      	cmp	r2, #37	; 0x25
 8008fce:	d1f9      	bne.n	8008fc4 <_svfiprintf_r+0x50>
 8008fd0:	ebba 0b04 	subs.w	fp, sl, r4
 8008fd4:	d00b      	beq.n	8008fee <_svfiprintf_r+0x7a>
 8008fd6:	465b      	mov	r3, fp
 8008fd8:	4622      	mov	r2, r4
 8008fda:	4629      	mov	r1, r5
 8008fdc:	4638      	mov	r0, r7
 8008fde:	f7ff ff6f 	bl	8008ec0 <__ssputs_r>
 8008fe2:	3001      	adds	r0, #1
 8008fe4:	f000 80a9 	beq.w	800913a <_svfiprintf_r+0x1c6>
 8008fe8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008fea:	445a      	add	r2, fp
 8008fec:	9209      	str	r2, [sp, #36]	; 0x24
 8008fee:	f89a 3000 	ldrb.w	r3, [sl]
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	f000 80a1 	beq.w	800913a <_svfiprintf_r+0x1c6>
 8008ff8:	2300      	movs	r3, #0
 8008ffa:	f04f 32ff 	mov.w	r2, #4294967295
 8008ffe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009002:	f10a 0a01 	add.w	sl, sl, #1
 8009006:	9304      	str	r3, [sp, #16]
 8009008:	9307      	str	r3, [sp, #28]
 800900a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800900e:	931a      	str	r3, [sp, #104]	; 0x68
 8009010:	4654      	mov	r4, sl
 8009012:	2205      	movs	r2, #5
 8009014:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009018:	4850      	ldr	r0, [pc, #320]	; (800915c <_svfiprintf_r+0x1e8>)
 800901a:	f7f7 f8f1 	bl	8000200 <memchr>
 800901e:	9a04      	ldr	r2, [sp, #16]
 8009020:	b9d8      	cbnz	r0, 800905a <_svfiprintf_r+0xe6>
 8009022:	06d0      	lsls	r0, r2, #27
 8009024:	bf44      	itt	mi
 8009026:	2320      	movmi	r3, #32
 8009028:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800902c:	0711      	lsls	r1, r2, #28
 800902e:	bf44      	itt	mi
 8009030:	232b      	movmi	r3, #43	; 0x2b
 8009032:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009036:	f89a 3000 	ldrb.w	r3, [sl]
 800903a:	2b2a      	cmp	r3, #42	; 0x2a
 800903c:	d015      	beq.n	800906a <_svfiprintf_r+0xf6>
 800903e:	9a07      	ldr	r2, [sp, #28]
 8009040:	4654      	mov	r4, sl
 8009042:	2000      	movs	r0, #0
 8009044:	f04f 0c0a 	mov.w	ip, #10
 8009048:	4621      	mov	r1, r4
 800904a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800904e:	3b30      	subs	r3, #48	; 0x30
 8009050:	2b09      	cmp	r3, #9
 8009052:	d94d      	bls.n	80090f0 <_svfiprintf_r+0x17c>
 8009054:	b1b0      	cbz	r0, 8009084 <_svfiprintf_r+0x110>
 8009056:	9207      	str	r2, [sp, #28]
 8009058:	e014      	b.n	8009084 <_svfiprintf_r+0x110>
 800905a:	eba0 0308 	sub.w	r3, r0, r8
 800905e:	fa09 f303 	lsl.w	r3, r9, r3
 8009062:	4313      	orrs	r3, r2
 8009064:	9304      	str	r3, [sp, #16]
 8009066:	46a2      	mov	sl, r4
 8009068:	e7d2      	b.n	8009010 <_svfiprintf_r+0x9c>
 800906a:	9b03      	ldr	r3, [sp, #12]
 800906c:	1d19      	adds	r1, r3, #4
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	9103      	str	r1, [sp, #12]
 8009072:	2b00      	cmp	r3, #0
 8009074:	bfbb      	ittet	lt
 8009076:	425b      	neglt	r3, r3
 8009078:	f042 0202 	orrlt.w	r2, r2, #2
 800907c:	9307      	strge	r3, [sp, #28]
 800907e:	9307      	strlt	r3, [sp, #28]
 8009080:	bfb8      	it	lt
 8009082:	9204      	strlt	r2, [sp, #16]
 8009084:	7823      	ldrb	r3, [r4, #0]
 8009086:	2b2e      	cmp	r3, #46	; 0x2e
 8009088:	d10c      	bne.n	80090a4 <_svfiprintf_r+0x130>
 800908a:	7863      	ldrb	r3, [r4, #1]
 800908c:	2b2a      	cmp	r3, #42	; 0x2a
 800908e:	d134      	bne.n	80090fa <_svfiprintf_r+0x186>
 8009090:	9b03      	ldr	r3, [sp, #12]
 8009092:	1d1a      	adds	r2, r3, #4
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	9203      	str	r2, [sp, #12]
 8009098:	2b00      	cmp	r3, #0
 800909a:	bfb8      	it	lt
 800909c:	f04f 33ff 	movlt.w	r3, #4294967295
 80090a0:	3402      	adds	r4, #2
 80090a2:	9305      	str	r3, [sp, #20]
 80090a4:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800916c <_svfiprintf_r+0x1f8>
 80090a8:	7821      	ldrb	r1, [r4, #0]
 80090aa:	2203      	movs	r2, #3
 80090ac:	4650      	mov	r0, sl
 80090ae:	f7f7 f8a7 	bl	8000200 <memchr>
 80090b2:	b138      	cbz	r0, 80090c4 <_svfiprintf_r+0x150>
 80090b4:	9b04      	ldr	r3, [sp, #16]
 80090b6:	eba0 000a 	sub.w	r0, r0, sl
 80090ba:	2240      	movs	r2, #64	; 0x40
 80090bc:	4082      	lsls	r2, r0
 80090be:	4313      	orrs	r3, r2
 80090c0:	3401      	adds	r4, #1
 80090c2:	9304      	str	r3, [sp, #16]
 80090c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80090c8:	4825      	ldr	r0, [pc, #148]	; (8009160 <_svfiprintf_r+0x1ec>)
 80090ca:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80090ce:	2206      	movs	r2, #6
 80090d0:	f7f7 f896 	bl	8000200 <memchr>
 80090d4:	2800      	cmp	r0, #0
 80090d6:	d038      	beq.n	800914a <_svfiprintf_r+0x1d6>
 80090d8:	4b22      	ldr	r3, [pc, #136]	; (8009164 <_svfiprintf_r+0x1f0>)
 80090da:	bb1b      	cbnz	r3, 8009124 <_svfiprintf_r+0x1b0>
 80090dc:	9b03      	ldr	r3, [sp, #12]
 80090de:	3307      	adds	r3, #7
 80090e0:	f023 0307 	bic.w	r3, r3, #7
 80090e4:	3308      	adds	r3, #8
 80090e6:	9303      	str	r3, [sp, #12]
 80090e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80090ea:	4433      	add	r3, r6
 80090ec:	9309      	str	r3, [sp, #36]	; 0x24
 80090ee:	e768      	b.n	8008fc2 <_svfiprintf_r+0x4e>
 80090f0:	fb0c 3202 	mla	r2, ip, r2, r3
 80090f4:	460c      	mov	r4, r1
 80090f6:	2001      	movs	r0, #1
 80090f8:	e7a6      	b.n	8009048 <_svfiprintf_r+0xd4>
 80090fa:	2300      	movs	r3, #0
 80090fc:	3401      	adds	r4, #1
 80090fe:	9305      	str	r3, [sp, #20]
 8009100:	4619      	mov	r1, r3
 8009102:	f04f 0c0a 	mov.w	ip, #10
 8009106:	4620      	mov	r0, r4
 8009108:	f810 2b01 	ldrb.w	r2, [r0], #1
 800910c:	3a30      	subs	r2, #48	; 0x30
 800910e:	2a09      	cmp	r2, #9
 8009110:	d903      	bls.n	800911a <_svfiprintf_r+0x1a6>
 8009112:	2b00      	cmp	r3, #0
 8009114:	d0c6      	beq.n	80090a4 <_svfiprintf_r+0x130>
 8009116:	9105      	str	r1, [sp, #20]
 8009118:	e7c4      	b.n	80090a4 <_svfiprintf_r+0x130>
 800911a:	fb0c 2101 	mla	r1, ip, r1, r2
 800911e:	4604      	mov	r4, r0
 8009120:	2301      	movs	r3, #1
 8009122:	e7f0      	b.n	8009106 <_svfiprintf_r+0x192>
 8009124:	ab03      	add	r3, sp, #12
 8009126:	9300      	str	r3, [sp, #0]
 8009128:	462a      	mov	r2, r5
 800912a:	4b0f      	ldr	r3, [pc, #60]	; (8009168 <_svfiprintf_r+0x1f4>)
 800912c:	a904      	add	r1, sp, #16
 800912e:	4638      	mov	r0, r7
 8009130:	f3af 8000 	nop.w
 8009134:	1c42      	adds	r2, r0, #1
 8009136:	4606      	mov	r6, r0
 8009138:	d1d6      	bne.n	80090e8 <_svfiprintf_r+0x174>
 800913a:	89ab      	ldrh	r3, [r5, #12]
 800913c:	065b      	lsls	r3, r3, #25
 800913e:	f53f af2d 	bmi.w	8008f9c <_svfiprintf_r+0x28>
 8009142:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009144:	b01d      	add	sp, #116	; 0x74
 8009146:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800914a:	ab03      	add	r3, sp, #12
 800914c:	9300      	str	r3, [sp, #0]
 800914e:	462a      	mov	r2, r5
 8009150:	4b05      	ldr	r3, [pc, #20]	; (8009168 <_svfiprintf_r+0x1f4>)
 8009152:	a904      	add	r1, sp, #16
 8009154:	4638      	mov	r0, r7
 8009156:	f000 f879 	bl	800924c <_printf_i>
 800915a:	e7eb      	b.n	8009134 <_svfiprintf_r+0x1c0>
 800915c:	080098b8 	.word	0x080098b8
 8009160:	080098c2 	.word	0x080098c2
 8009164:	00000000 	.word	0x00000000
 8009168:	08008ec1 	.word	0x08008ec1
 800916c:	080098be 	.word	0x080098be

08009170 <_printf_common>:
 8009170:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009174:	4616      	mov	r6, r2
 8009176:	4699      	mov	r9, r3
 8009178:	688a      	ldr	r2, [r1, #8]
 800917a:	690b      	ldr	r3, [r1, #16]
 800917c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009180:	4293      	cmp	r3, r2
 8009182:	bfb8      	it	lt
 8009184:	4613      	movlt	r3, r2
 8009186:	6033      	str	r3, [r6, #0]
 8009188:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800918c:	4607      	mov	r7, r0
 800918e:	460c      	mov	r4, r1
 8009190:	b10a      	cbz	r2, 8009196 <_printf_common+0x26>
 8009192:	3301      	adds	r3, #1
 8009194:	6033      	str	r3, [r6, #0]
 8009196:	6823      	ldr	r3, [r4, #0]
 8009198:	0699      	lsls	r1, r3, #26
 800919a:	bf42      	ittt	mi
 800919c:	6833      	ldrmi	r3, [r6, #0]
 800919e:	3302      	addmi	r3, #2
 80091a0:	6033      	strmi	r3, [r6, #0]
 80091a2:	6825      	ldr	r5, [r4, #0]
 80091a4:	f015 0506 	ands.w	r5, r5, #6
 80091a8:	d106      	bne.n	80091b8 <_printf_common+0x48>
 80091aa:	f104 0a19 	add.w	sl, r4, #25
 80091ae:	68e3      	ldr	r3, [r4, #12]
 80091b0:	6832      	ldr	r2, [r6, #0]
 80091b2:	1a9b      	subs	r3, r3, r2
 80091b4:	42ab      	cmp	r3, r5
 80091b6:	dc26      	bgt.n	8009206 <_printf_common+0x96>
 80091b8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80091bc:	1e13      	subs	r3, r2, #0
 80091be:	6822      	ldr	r2, [r4, #0]
 80091c0:	bf18      	it	ne
 80091c2:	2301      	movne	r3, #1
 80091c4:	0692      	lsls	r2, r2, #26
 80091c6:	d42b      	bmi.n	8009220 <_printf_common+0xb0>
 80091c8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80091cc:	4649      	mov	r1, r9
 80091ce:	4638      	mov	r0, r7
 80091d0:	47c0      	blx	r8
 80091d2:	3001      	adds	r0, #1
 80091d4:	d01e      	beq.n	8009214 <_printf_common+0xa4>
 80091d6:	6823      	ldr	r3, [r4, #0]
 80091d8:	6922      	ldr	r2, [r4, #16]
 80091da:	f003 0306 	and.w	r3, r3, #6
 80091de:	2b04      	cmp	r3, #4
 80091e0:	bf02      	ittt	eq
 80091e2:	68e5      	ldreq	r5, [r4, #12]
 80091e4:	6833      	ldreq	r3, [r6, #0]
 80091e6:	1aed      	subeq	r5, r5, r3
 80091e8:	68a3      	ldr	r3, [r4, #8]
 80091ea:	bf0c      	ite	eq
 80091ec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80091f0:	2500      	movne	r5, #0
 80091f2:	4293      	cmp	r3, r2
 80091f4:	bfc4      	itt	gt
 80091f6:	1a9b      	subgt	r3, r3, r2
 80091f8:	18ed      	addgt	r5, r5, r3
 80091fa:	2600      	movs	r6, #0
 80091fc:	341a      	adds	r4, #26
 80091fe:	42b5      	cmp	r5, r6
 8009200:	d11a      	bne.n	8009238 <_printf_common+0xc8>
 8009202:	2000      	movs	r0, #0
 8009204:	e008      	b.n	8009218 <_printf_common+0xa8>
 8009206:	2301      	movs	r3, #1
 8009208:	4652      	mov	r2, sl
 800920a:	4649      	mov	r1, r9
 800920c:	4638      	mov	r0, r7
 800920e:	47c0      	blx	r8
 8009210:	3001      	adds	r0, #1
 8009212:	d103      	bne.n	800921c <_printf_common+0xac>
 8009214:	f04f 30ff 	mov.w	r0, #4294967295
 8009218:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800921c:	3501      	adds	r5, #1
 800921e:	e7c6      	b.n	80091ae <_printf_common+0x3e>
 8009220:	18e1      	adds	r1, r4, r3
 8009222:	1c5a      	adds	r2, r3, #1
 8009224:	2030      	movs	r0, #48	; 0x30
 8009226:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800922a:	4422      	add	r2, r4
 800922c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009230:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009234:	3302      	adds	r3, #2
 8009236:	e7c7      	b.n	80091c8 <_printf_common+0x58>
 8009238:	2301      	movs	r3, #1
 800923a:	4622      	mov	r2, r4
 800923c:	4649      	mov	r1, r9
 800923e:	4638      	mov	r0, r7
 8009240:	47c0      	blx	r8
 8009242:	3001      	adds	r0, #1
 8009244:	d0e6      	beq.n	8009214 <_printf_common+0xa4>
 8009246:	3601      	adds	r6, #1
 8009248:	e7d9      	b.n	80091fe <_printf_common+0x8e>
	...

0800924c <_printf_i>:
 800924c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009250:	7e0f      	ldrb	r7, [r1, #24]
 8009252:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009254:	2f78      	cmp	r7, #120	; 0x78
 8009256:	4691      	mov	r9, r2
 8009258:	4680      	mov	r8, r0
 800925a:	460c      	mov	r4, r1
 800925c:	469a      	mov	sl, r3
 800925e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8009262:	d807      	bhi.n	8009274 <_printf_i+0x28>
 8009264:	2f62      	cmp	r7, #98	; 0x62
 8009266:	d80a      	bhi.n	800927e <_printf_i+0x32>
 8009268:	2f00      	cmp	r7, #0
 800926a:	f000 80d4 	beq.w	8009416 <_printf_i+0x1ca>
 800926e:	2f58      	cmp	r7, #88	; 0x58
 8009270:	f000 80c0 	beq.w	80093f4 <_printf_i+0x1a8>
 8009274:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009278:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800927c:	e03a      	b.n	80092f4 <_printf_i+0xa8>
 800927e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009282:	2b15      	cmp	r3, #21
 8009284:	d8f6      	bhi.n	8009274 <_printf_i+0x28>
 8009286:	a101      	add	r1, pc, #4	; (adr r1, 800928c <_printf_i+0x40>)
 8009288:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800928c:	080092e5 	.word	0x080092e5
 8009290:	080092f9 	.word	0x080092f9
 8009294:	08009275 	.word	0x08009275
 8009298:	08009275 	.word	0x08009275
 800929c:	08009275 	.word	0x08009275
 80092a0:	08009275 	.word	0x08009275
 80092a4:	080092f9 	.word	0x080092f9
 80092a8:	08009275 	.word	0x08009275
 80092ac:	08009275 	.word	0x08009275
 80092b0:	08009275 	.word	0x08009275
 80092b4:	08009275 	.word	0x08009275
 80092b8:	080093fd 	.word	0x080093fd
 80092bc:	08009325 	.word	0x08009325
 80092c0:	080093b7 	.word	0x080093b7
 80092c4:	08009275 	.word	0x08009275
 80092c8:	08009275 	.word	0x08009275
 80092cc:	0800941f 	.word	0x0800941f
 80092d0:	08009275 	.word	0x08009275
 80092d4:	08009325 	.word	0x08009325
 80092d8:	08009275 	.word	0x08009275
 80092dc:	08009275 	.word	0x08009275
 80092e0:	080093bf 	.word	0x080093bf
 80092e4:	682b      	ldr	r3, [r5, #0]
 80092e6:	1d1a      	adds	r2, r3, #4
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	602a      	str	r2, [r5, #0]
 80092ec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80092f0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80092f4:	2301      	movs	r3, #1
 80092f6:	e09f      	b.n	8009438 <_printf_i+0x1ec>
 80092f8:	6820      	ldr	r0, [r4, #0]
 80092fa:	682b      	ldr	r3, [r5, #0]
 80092fc:	0607      	lsls	r7, r0, #24
 80092fe:	f103 0104 	add.w	r1, r3, #4
 8009302:	6029      	str	r1, [r5, #0]
 8009304:	d501      	bpl.n	800930a <_printf_i+0xbe>
 8009306:	681e      	ldr	r6, [r3, #0]
 8009308:	e003      	b.n	8009312 <_printf_i+0xc6>
 800930a:	0646      	lsls	r6, r0, #25
 800930c:	d5fb      	bpl.n	8009306 <_printf_i+0xba>
 800930e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8009312:	2e00      	cmp	r6, #0
 8009314:	da03      	bge.n	800931e <_printf_i+0xd2>
 8009316:	232d      	movs	r3, #45	; 0x2d
 8009318:	4276      	negs	r6, r6
 800931a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800931e:	485a      	ldr	r0, [pc, #360]	; (8009488 <_printf_i+0x23c>)
 8009320:	230a      	movs	r3, #10
 8009322:	e012      	b.n	800934a <_printf_i+0xfe>
 8009324:	682b      	ldr	r3, [r5, #0]
 8009326:	6820      	ldr	r0, [r4, #0]
 8009328:	1d19      	adds	r1, r3, #4
 800932a:	6029      	str	r1, [r5, #0]
 800932c:	0605      	lsls	r5, r0, #24
 800932e:	d501      	bpl.n	8009334 <_printf_i+0xe8>
 8009330:	681e      	ldr	r6, [r3, #0]
 8009332:	e002      	b.n	800933a <_printf_i+0xee>
 8009334:	0641      	lsls	r1, r0, #25
 8009336:	d5fb      	bpl.n	8009330 <_printf_i+0xe4>
 8009338:	881e      	ldrh	r6, [r3, #0]
 800933a:	4853      	ldr	r0, [pc, #332]	; (8009488 <_printf_i+0x23c>)
 800933c:	2f6f      	cmp	r7, #111	; 0x6f
 800933e:	bf0c      	ite	eq
 8009340:	2308      	moveq	r3, #8
 8009342:	230a      	movne	r3, #10
 8009344:	2100      	movs	r1, #0
 8009346:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800934a:	6865      	ldr	r5, [r4, #4]
 800934c:	60a5      	str	r5, [r4, #8]
 800934e:	2d00      	cmp	r5, #0
 8009350:	bfa2      	ittt	ge
 8009352:	6821      	ldrge	r1, [r4, #0]
 8009354:	f021 0104 	bicge.w	r1, r1, #4
 8009358:	6021      	strge	r1, [r4, #0]
 800935a:	b90e      	cbnz	r6, 8009360 <_printf_i+0x114>
 800935c:	2d00      	cmp	r5, #0
 800935e:	d04b      	beq.n	80093f8 <_printf_i+0x1ac>
 8009360:	4615      	mov	r5, r2
 8009362:	fbb6 f1f3 	udiv	r1, r6, r3
 8009366:	fb03 6711 	mls	r7, r3, r1, r6
 800936a:	5dc7      	ldrb	r7, [r0, r7]
 800936c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009370:	4637      	mov	r7, r6
 8009372:	42bb      	cmp	r3, r7
 8009374:	460e      	mov	r6, r1
 8009376:	d9f4      	bls.n	8009362 <_printf_i+0x116>
 8009378:	2b08      	cmp	r3, #8
 800937a:	d10b      	bne.n	8009394 <_printf_i+0x148>
 800937c:	6823      	ldr	r3, [r4, #0]
 800937e:	07de      	lsls	r6, r3, #31
 8009380:	d508      	bpl.n	8009394 <_printf_i+0x148>
 8009382:	6923      	ldr	r3, [r4, #16]
 8009384:	6861      	ldr	r1, [r4, #4]
 8009386:	4299      	cmp	r1, r3
 8009388:	bfde      	ittt	le
 800938a:	2330      	movle	r3, #48	; 0x30
 800938c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009390:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009394:	1b52      	subs	r2, r2, r5
 8009396:	6122      	str	r2, [r4, #16]
 8009398:	f8cd a000 	str.w	sl, [sp]
 800939c:	464b      	mov	r3, r9
 800939e:	aa03      	add	r2, sp, #12
 80093a0:	4621      	mov	r1, r4
 80093a2:	4640      	mov	r0, r8
 80093a4:	f7ff fee4 	bl	8009170 <_printf_common>
 80093a8:	3001      	adds	r0, #1
 80093aa:	d14a      	bne.n	8009442 <_printf_i+0x1f6>
 80093ac:	f04f 30ff 	mov.w	r0, #4294967295
 80093b0:	b004      	add	sp, #16
 80093b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80093b6:	6823      	ldr	r3, [r4, #0]
 80093b8:	f043 0320 	orr.w	r3, r3, #32
 80093bc:	6023      	str	r3, [r4, #0]
 80093be:	4833      	ldr	r0, [pc, #204]	; (800948c <_printf_i+0x240>)
 80093c0:	2778      	movs	r7, #120	; 0x78
 80093c2:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80093c6:	6823      	ldr	r3, [r4, #0]
 80093c8:	6829      	ldr	r1, [r5, #0]
 80093ca:	061f      	lsls	r7, r3, #24
 80093cc:	f851 6b04 	ldr.w	r6, [r1], #4
 80093d0:	d402      	bmi.n	80093d8 <_printf_i+0x18c>
 80093d2:	065f      	lsls	r7, r3, #25
 80093d4:	bf48      	it	mi
 80093d6:	b2b6      	uxthmi	r6, r6
 80093d8:	07df      	lsls	r7, r3, #31
 80093da:	bf48      	it	mi
 80093dc:	f043 0320 	orrmi.w	r3, r3, #32
 80093e0:	6029      	str	r1, [r5, #0]
 80093e2:	bf48      	it	mi
 80093e4:	6023      	strmi	r3, [r4, #0]
 80093e6:	b91e      	cbnz	r6, 80093f0 <_printf_i+0x1a4>
 80093e8:	6823      	ldr	r3, [r4, #0]
 80093ea:	f023 0320 	bic.w	r3, r3, #32
 80093ee:	6023      	str	r3, [r4, #0]
 80093f0:	2310      	movs	r3, #16
 80093f2:	e7a7      	b.n	8009344 <_printf_i+0xf8>
 80093f4:	4824      	ldr	r0, [pc, #144]	; (8009488 <_printf_i+0x23c>)
 80093f6:	e7e4      	b.n	80093c2 <_printf_i+0x176>
 80093f8:	4615      	mov	r5, r2
 80093fa:	e7bd      	b.n	8009378 <_printf_i+0x12c>
 80093fc:	682b      	ldr	r3, [r5, #0]
 80093fe:	6826      	ldr	r6, [r4, #0]
 8009400:	6961      	ldr	r1, [r4, #20]
 8009402:	1d18      	adds	r0, r3, #4
 8009404:	6028      	str	r0, [r5, #0]
 8009406:	0635      	lsls	r5, r6, #24
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	d501      	bpl.n	8009410 <_printf_i+0x1c4>
 800940c:	6019      	str	r1, [r3, #0]
 800940e:	e002      	b.n	8009416 <_printf_i+0x1ca>
 8009410:	0670      	lsls	r0, r6, #25
 8009412:	d5fb      	bpl.n	800940c <_printf_i+0x1c0>
 8009414:	8019      	strh	r1, [r3, #0]
 8009416:	2300      	movs	r3, #0
 8009418:	6123      	str	r3, [r4, #16]
 800941a:	4615      	mov	r5, r2
 800941c:	e7bc      	b.n	8009398 <_printf_i+0x14c>
 800941e:	682b      	ldr	r3, [r5, #0]
 8009420:	1d1a      	adds	r2, r3, #4
 8009422:	602a      	str	r2, [r5, #0]
 8009424:	681d      	ldr	r5, [r3, #0]
 8009426:	6862      	ldr	r2, [r4, #4]
 8009428:	2100      	movs	r1, #0
 800942a:	4628      	mov	r0, r5
 800942c:	f7f6 fee8 	bl	8000200 <memchr>
 8009430:	b108      	cbz	r0, 8009436 <_printf_i+0x1ea>
 8009432:	1b40      	subs	r0, r0, r5
 8009434:	6060      	str	r0, [r4, #4]
 8009436:	6863      	ldr	r3, [r4, #4]
 8009438:	6123      	str	r3, [r4, #16]
 800943a:	2300      	movs	r3, #0
 800943c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009440:	e7aa      	b.n	8009398 <_printf_i+0x14c>
 8009442:	6923      	ldr	r3, [r4, #16]
 8009444:	462a      	mov	r2, r5
 8009446:	4649      	mov	r1, r9
 8009448:	4640      	mov	r0, r8
 800944a:	47d0      	blx	sl
 800944c:	3001      	adds	r0, #1
 800944e:	d0ad      	beq.n	80093ac <_printf_i+0x160>
 8009450:	6823      	ldr	r3, [r4, #0]
 8009452:	079b      	lsls	r3, r3, #30
 8009454:	d413      	bmi.n	800947e <_printf_i+0x232>
 8009456:	68e0      	ldr	r0, [r4, #12]
 8009458:	9b03      	ldr	r3, [sp, #12]
 800945a:	4298      	cmp	r0, r3
 800945c:	bfb8      	it	lt
 800945e:	4618      	movlt	r0, r3
 8009460:	e7a6      	b.n	80093b0 <_printf_i+0x164>
 8009462:	2301      	movs	r3, #1
 8009464:	4632      	mov	r2, r6
 8009466:	4649      	mov	r1, r9
 8009468:	4640      	mov	r0, r8
 800946a:	47d0      	blx	sl
 800946c:	3001      	adds	r0, #1
 800946e:	d09d      	beq.n	80093ac <_printf_i+0x160>
 8009470:	3501      	adds	r5, #1
 8009472:	68e3      	ldr	r3, [r4, #12]
 8009474:	9903      	ldr	r1, [sp, #12]
 8009476:	1a5b      	subs	r3, r3, r1
 8009478:	42ab      	cmp	r3, r5
 800947a:	dcf2      	bgt.n	8009462 <_printf_i+0x216>
 800947c:	e7eb      	b.n	8009456 <_printf_i+0x20a>
 800947e:	2500      	movs	r5, #0
 8009480:	f104 0619 	add.w	r6, r4, #25
 8009484:	e7f5      	b.n	8009472 <_printf_i+0x226>
 8009486:	bf00      	nop
 8009488:	080098c9 	.word	0x080098c9
 800948c:	080098da 	.word	0x080098da

08009490 <memmove>:
 8009490:	4288      	cmp	r0, r1
 8009492:	b510      	push	{r4, lr}
 8009494:	eb01 0402 	add.w	r4, r1, r2
 8009498:	d902      	bls.n	80094a0 <memmove+0x10>
 800949a:	4284      	cmp	r4, r0
 800949c:	4623      	mov	r3, r4
 800949e:	d807      	bhi.n	80094b0 <memmove+0x20>
 80094a0:	1e43      	subs	r3, r0, #1
 80094a2:	42a1      	cmp	r1, r4
 80094a4:	d008      	beq.n	80094b8 <memmove+0x28>
 80094a6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80094aa:	f803 2f01 	strb.w	r2, [r3, #1]!
 80094ae:	e7f8      	b.n	80094a2 <memmove+0x12>
 80094b0:	4402      	add	r2, r0
 80094b2:	4601      	mov	r1, r0
 80094b4:	428a      	cmp	r2, r1
 80094b6:	d100      	bne.n	80094ba <memmove+0x2a>
 80094b8:	bd10      	pop	{r4, pc}
 80094ba:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80094be:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80094c2:	e7f7      	b.n	80094b4 <memmove+0x24>

080094c4 <_sbrk_r>:
 80094c4:	b538      	push	{r3, r4, r5, lr}
 80094c6:	4d06      	ldr	r5, [pc, #24]	; (80094e0 <_sbrk_r+0x1c>)
 80094c8:	2300      	movs	r3, #0
 80094ca:	4604      	mov	r4, r0
 80094cc:	4608      	mov	r0, r1
 80094ce:	602b      	str	r3, [r5, #0]
 80094d0:	f7f9 f838 	bl	8002544 <_sbrk>
 80094d4:	1c43      	adds	r3, r0, #1
 80094d6:	d102      	bne.n	80094de <_sbrk_r+0x1a>
 80094d8:	682b      	ldr	r3, [r5, #0]
 80094da:	b103      	cbz	r3, 80094de <_sbrk_r+0x1a>
 80094dc:	6023      	str	r3, [r4, #0]
 80094de:	bd38      	pop	{r3, r4, r5, pc}
 80094e0:	20003258 	.word	0x20003258

080094e4 <_realloc_r>:
 80094e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80094e8:	4680      	mov	r8, r0
 80094ea:	4614      	mov	r4, r2
 80094ec:	460e      	mov	r6, r1
 80094ee:	b921      	cbnz	r1, 80094fa <_realloc_r+0x16>
 80094f0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80094f4:	4611      	mov	r1, r2
 80094f6:	f7ff bc57 	b.w	8008da8 <_malloc_r>
 80094fa:	b92a      	cbnz	r2, 8009508 <_realloc_r+0x24>
 80094fc:	f7ff fbe8 	bl	8008cd0 <_free_r>
 8009500:	4625      	mov	r5, r4
 8009502:	4628      	mov	r0, r5
 8009504:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009508:	f000 f81b 	bl	8009542 <_malloc_usable_size_r>
 800950c:	4284      	cmp	r4, r0
 800950e:	4607      	mov	r7, r0
 8009510:	d802      	bhi.n	8009518 <_realloc_r+0x34>
 8009512:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009516:	d812      	bhi.n	800953e <_realloc_r+0x5a>
 8009518:	4621      	mov	r1, r4
 800951a:	4640      	mov	r0, r8
 800951c:	f7ff fc44 	bl	8008da8 <_malloc_r>
 8009520:	4605      	mov	r5, r0
 8009522:	2800      	cmp	r0, #0
 8009524:	d0ed      	beq.n	8009502 <_realloc_r+0x1e>
 8009526:	42bc      	cmp	r4, r7
 8009528:	4622      	mov	r2, r4
 800952a:	4631      	mov	r1, r6
 800952c:	bf28      	it	cs
 800952e:	463a      	movcs	r2, r7
 8009530:	f7ff fbc0 	bl	8008cb4 <memcpy>
 8009534:	4631      	mov	r1, r6
 8009536:	4640      	mov	r0, r8
 8009538:	f7ff fbca 	bl	8008cd0 <_free_r>
 800953c:	e7e1      	b.n	8009502 <_realloc_r+0x1e>
 800953e:	4635      	mov	r5, r6
 8009540:	e7df      	b.n	8009502 <_realloc_r+0x1e>

08009542 <_malloc_usable_size_r>:
 8009542:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009546:	1f18      	subs	r0, r3, #4
 8009548:	2b00      	cmp	r3, #0
 800954a:	bfbc      	itt	lt
 800954c:	580b      	ldrlt	r3, [r1, r0]
 800954e:	18c0      	addlt	r0, r0, r3
 8009550:	4770      	bx	lr
	...

08009554 <_init>:
 8009554:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009556:	bf00      	nop
 8009558:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800955a:	bc08      	pop	{r3}
 800955c:	469e      	mov	lr, r3
 800955e:	4770      	bx	lr

08009560 <_fini>:
 8009560:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009562:	bf00      	nop
 8009564:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009566:	bc08      	pop	{r3}
 8009568:	469e      	mov	lr, r3
 800956a:	4770      	bx	lr
