Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Jan 24 13:33:12 2024
| Host         : XPS-Tommy running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       298         
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
DPIR-1     Warning           Asynchronous driver check                                         32          
LUTAR-1    Warning           LUT drives async reset alert                                      2           
TIMING-20  Warning           Non-clocked latch                                                 34          
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (369)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (529)
5. checking no_input_delay (11)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (369)
--------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: controllers_choice_1[0] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: controllers_choice_1[1] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: controllers_choice_2[0] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: controllers_choice_2[1] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: enable (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 236 register/latch pins with no clock driven by root clock pin: design_1_i/beeld_generator_0/U0/clk25_reg/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: design_1_i/clk_divider_0/U0/clk_out_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (529)
--------------------------------------------------
 There are 529 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.078        0.000                      0                  335        0.175        0.000                      0                  335        2.000        0.000                       0                   188  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
sys_clock                          {0.000 4.000}        8.000           125.000         
  clk_VGA_design_1_clk_wiz_0_0     {0.000 10.000}       20.000          50.000          
  clk_system_design_1_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         
  clkfbout_design_1_clk_wiz_0_0    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                            2.000        0.000                       0                     1  
  clk_VGA_design_1_clk_wiz_0_0          16.708        0.000                      0                    1        0.996        0.000                      0                    1        9.500        0.000                       0                     3  
  clk_system_design_1_clk_wiz_0_0        5.078        0.000                      0                  334        0.175        0.000                      0                  334        4.500        0.000                       0                   181  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                      5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                       
----------                       ----------                       --------                       
(none)                                                                                             
(none)                           clk_system_design_1_clk_wiz_0_0                                   
(none)                           clkfbout_design_1_clk_wiz_0_0                                     
(none)                                                            clk_system_design_1_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_VGA_design_1_clk_wiz_0_0
  To Clock:  clk_VGA_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       16.708ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.996ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.708ns  (required time - arrival time)
  Source:                 design_1_i/beeld_generator_0/U0/clk25_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_VGA_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/beeld_generator_0/U0/clk25_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_VGA_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_VGA_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_VGA_design_1_clk_wiz_0_0 rise@20.000ns - clk_VGA_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.289ns  (logic 0.743ns (22.592%)  route 2.546ns (77.408%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.686ns = ( 18.314 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_VGA_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.656    -1.060    design_1_i/beeld_generator_0/U0/CLK
    SLICE_X50Y46         FDRE                                         r  design_1_i/beeld_generator_0/U0/clk25_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.542 f  design_1_i/beeld_generator_0/U0/clk25_reg/Q
                         net (fo=1, routed)           0.731     0.189    design_1_i/beeld_generator_0/U0/pxlCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.290 f  design_1_i/beeld_generator_0/U0/pxlCLK_BUFG_inst/O
                         net (fo=237, routed)         1.815     2.104    design_1_i/beeld_generator_0/U0/pxlCLK_BUFG
    SLICE_X50Y46         LUT1 (Prop_lut1_I0_O)        0.124     2.228 r  design_1_i/beeld_generator_0/U0/clk25_i_1/O
                         net (fo=1, routed)           0.000     2.228    design_1_i/beeld_generator_0/U0/p_0_in
    SLICE_X50Y46         FDRE                                         r  design_1_i/beeld_generator_0/U0/clk25_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    16.740    design_1_i/clk_wiz_0/inst/clk_VGA_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    16.831 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.482    18.314    design_1_i/beeld_generator_0/U0/CLK
    SLICE_X50Y46         FDRE                                         r  design_1_i/beeld_generator_0/U0/clk25_reg/C
                         clock pessimism              0.626    18.940    
                         clock uncertainty           -0.080    18.860    
    SLICE_X50Y46         FDRE (Setup_fdre_C_D)        0.077    18.937    design_1_i/beeld_generator_0/U0/clk25_reg
  -------------------------------------------------------------------
                         required time                         18.937    
                         arrival time                          -2.228    
  -------------------------------------------------------------------
                         slack                                 16.708    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.996ns  (arrival time - required time)
  Source:                 design_1_i/beeld_generator_0/U0/clk25_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_VGA_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/beeld_generator_0/U0/clk25_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_VGA_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_VGA_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_VGA_design_1_clk_wiz_0_0 rise@0.000ns - clk_VGA_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.235ns (21.049%)  route 0.881ns (78.951%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_VGA_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.558    -0.674    design_1_i/beeld_generator_0/U0/CLK
    SLICE_X50Y46         FDRE                                         r  design_1_i/beeld_generator_0/U0/clk25_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.510 f  design_1_i/beeld_generator_0/U0/clk25_reg/Q
                         net (fo=1, routed)           0.267    -0.242    design_1_i/beeld_generator_0/U0/pxlCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.216 f  design_1_i/beeld_generator_0/U0/pxlCLK_BUFG_inst/O
                         net (fo=237, routed)         0.614     0.398    design_1_i/beeld_generator_0/U0/pxlCLK_BUFG
    SLICE_X50Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.443 r  design_1_i/beeld_generator_0/U0/clk25_i_1/O
                         net (fo=1, routed)           0.000     0.443    design_1_i/beeld_generator_0/U0/p_0_in
    SLICE_X50Y46         FDRE                                         r  design_1_i/beeld_generator_0/U0/clk25_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_VGA_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.825    -0.915    design_1_i/beeld_generator_0/U0/CLK
    SLICE_X50Y46         FDRE                                         r  design_1_i/beeld_generator_0/U0/clk25_reg/C
                         clock pessimism              0.241    -0.674    
    SLICE_X50Y46         FDRE (Hold_fdre_C_D)         0.120    -0.554    design_1_i/beeld_generator_0/U0/clk25_reg
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                           0.443    
  -------------------------------------------------------------------
                         slack                                  0.996    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_VGA_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X50Y46     design_1_i/beeld_generator_0/U0/clk25_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y46     design_1_i/beeld_generator_0/U0/clk25_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y46     design_1_i/beeld_generator_0/U0/clk25_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y46     design_1_i/beeld_generator_0/U0/clk25_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y46     design_1_i/beeld_generator_0/U0/clk25_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_system_design_1_clk_wiz_0_0
  To Clock:  clk_system_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.078ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.078ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_system_design_1_clk_wiz_0_0 rise@10.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 1.090ns (23.588%)  route 3.531ns (76.412%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.627ns = ( 8.373 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.999ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.717    -0.999    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X87Y85         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y85         FDCE (Prop_fdce_C_Q)         0.419    -0.580 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[11]/Q
                         net (fo=3, routed)           0.890     0.309    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg_n_0_[11]
    SLICE_X87Y85         LUT4 (Prop_lut4_I0_O)        0.299     0.608 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_11/O
                         net (fo=1, routed)           0.667     1.275    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_11_n_0
    SLICE_X87Y85         LUT6 (Prop_lut6_I0_O)        0.124     1.399 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_8/O
                         net (fo=1, routed)           0.296     1.695    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_8_n_0
    SLICE_X87Y87         LUT6 (Prop_lut6_I1_O)        0.124     1.819 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_4/O
                         net (fo=22, routed)          1.005     2.824    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value2
    SLICE_X87Y84         LUT3 (Prop_lut3_I1_O)        0.124     2.948 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_1/O
                         net (fo=20, routed)          0.674     3.622    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_1_n_0
    SLICE_X87Y87         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.542     8.373    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X87Y87         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[16]/C
                         clock pessimism              0.604     8.977    
                         clock uncertainty           -0.072     8.905    
    SLICE_X87Y87         FDCE (Setup_fdce_C_CE)      -0.205     8.700    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[16]
  -------------------------------------------------------------------
                         required time                          8.700    
                         arrival time                          -3.622    
  -------------------------------------------------------------------
                         slack                                  5.078    

Slack (MET) :             5.078ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_system_design_1_clk_wiz_0_0 rise@10.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 1.090ns (23.588%)  route 3.531ns (76.412%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.627ns = ( 8.373 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.999ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.717    -0.999    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X87Y85         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y85         FDCE (Prop_fdce_C_Q)         0.419    -0.580 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[11]/Q
                         net (fo=3, routed)           0.890     0.309    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg_n_0_[11]
    SLICE_X87Y85         LUT4 (Prop_lut4_I0_O)        0.299     0.608 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_11/O
                         net (fo=1, routed)           0.667     1.275    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_11_n_0
    SLICE_X87Y85         LUT6 (Prop_lut6_I0_O)        0.124     1.399 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_8/O
                         net (fo=1, routed)           0.296     1.695    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_8_n_0
    SLICE_X87Y87         LUT6 (Prop_lut6_I1_O)        0.124     1.819 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_4/O
                         net (fo=22, routed)          1.005     2.824    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value2
    SLICE_X87Y84         LUT3 (Prop_lut3_I1_O)        0.124     2.948 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_1/O
                         net (fo=20, routed)          0.674     3.622    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_1_n_0
    SLICE_X87Y87         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.542     8.373    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X87Y87         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[17]/C
                         clock pessimism              0.604     8.977    
                         clock uncertainty           -0.072     8.905    
    SLICE_X87Y87         FDCE (Setup_fdce_C_CE)      -0.205     8.700    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[17]
  -------------------------------------------------------------------
                         required time                          8.700    
                         arrival time                          -3.622    
  -------------------------------------------------------------------
                         slack                                  5.078    

Slack (MET) :             5.078ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_system_design_1_clk_wiz_0_0 rise@10.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 1.090ns (23.588%)  route 3.531ns (76.412%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.627ns = ( 8.373 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.999ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.717    -0.999    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X87Y85         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y85         FDCE (Prop_fdce_C_Q)         0.419    -0.580 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[11]/Q
                         net (fo=3, routed)           0.890     0.309    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg_n_0_[11]
    SLICE_X87Y85         LUT4 (Prop_lut4_I0_O)        0.299     0.608 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_11/O
                         net (fo=1, routed)           0.667     1.275    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_11_n_0
    SLICE_X87Y85         LUT6 (Prop_lut6_I0_O)        0.124     1.399 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_8/O
                         net (fo=1, routed)           0.296     1.695    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_8_n_0
    SLICE_X87Y87         LUT6 (Prop_lut6_I1_O)        0.124     1.819 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_4/O
                         net (fo=22, routed)          1.005     2.824    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value2
    SLICE_X87Y84         LUT3 (Prop_lut3_I1_O)        0.124     2.948 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_1/O
                         net (fo=20, routed)          0.674     3.622    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_1_n_0
    SLICE_X87Y87         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.542     8.373    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X87Y87         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[18]/C
                         clock pessimism              0.604     8.977    
                         clock uncertainty           -0.072     8.905    
    SLICE_X87Y87         FDCE (Setup_fdce_C_CE)      -0.205     8.700    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[18]
  -------------------------------------------------------------------
                         required time                          8.700    
                         arrival time                          -3.622    
  -------------------------------------------------------------------
                         slack                                  5.078    

Slack (MET) :             5.078ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_system_design_1_clk_wiz_0_0 rise@10.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 1.090ns (23.588%)  route 3.531ns (76.412%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.627ns = ( 8.373 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.999ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.717    -0.999    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X87Y85         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y85         FDCE (Prop_fdce_C_Q)         0.419    -0.580 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[11]/Q
                         net (fo=3, routed)           0.890     0.309    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg_n_0_[11]
    SLICE_X87Y85         LUT4 (Prop_lut4_I0_O)        0.299     0.608 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_11/O
                         net (fo=1, routed)           0.667     1.275    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_11_n_0
    SLICE_X87Y85         LUT6 (Prop_lut6_I0_O)        0.124     1.399 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_8/O
                         net (fo=1, routed)           0.296     1.695    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_8_n_0
    SLICE_X87Y87         LUT6 (Prop_lut6_I1_O)        0.124     1.819 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_4/O
                         net (fo=22, routed)          1.005     2.824    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value2
    SLICE_X87Y84         LUT3 (Prop_lut3_I1_O)        0.124     2.948 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_1/O
                         net (fo=20, routed)          0.674     3.622    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_1_n_0
    SLICE_X87Y87         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.542     8.373    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X87Y87         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[19]/C
                         clock pessimism              0.604     8.977    
                         clock uncertainty           -0.072     8.905    
    SLICE_X87Y87         FDCE (Setup_fdce_C_CE)      -0.205     8.700    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[19]
  -------------------------------------------------------------------
                         required time                          8.700    
                         arrival time                          -3.622    
  -------------------------------------------------------------------
                         slack                                  5.078    

Slack (MET) :             5.241ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_system_design_1_clk_wiz_0_0 rise@10.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.456ns  (logic 1.090ns (24.463%)  route 3.366ns (75.537%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.630ns = ( 8.370 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.999ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.717    -0.999    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X87Y85         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y85         FDCE (Prop_fdce_C_Q)         0.419    -0.580 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[11]/Q
                         net (fo=3, routed)           0.890     0.309    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg_n_0_[11]
    SLICE_X87Y85         LUT4 (Prop_lut4_I0_O)        0.299     0.608 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_11/O
                         net (fo=1, routed)           0.667     1.275    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_11_n_0
    SLICE_X87Y85         LUT6 (Prop_lut6_I0_O)        0.124     1.399 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_8/O
                         net (fo=1, routed)           0.296     1.695    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_8_n_0
    SLICE_X87Y87         LUT6 (Prop_lut6_I1_O)        0.124     1.819 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_4/O
                         net (fo=22, routed)          1.005     2.824    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value2
    SLICE_X87Y84         LUT3 (Prop_lut3_I1_O)        0.124     2.948 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_1/O
                         net (fo=20, routed)          0.508     3.456    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_1_n_0
    SLICE_X87Y83         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.539     8.370    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X87Y83         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[0]/C
                         clock pessimism              0.604     8.974    
                         clock uncertainty           -0.072     8.902    
    SLICE_X87Y83         FDCE (Setup_fdce_C_CE)      -0.205     8.697    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[0]
  -------------------------------------------------------------------
                         required time                          8.697    
                         arrival time                          -3.456    
  -------------------------------------------------------------------
                         slack                                  5.241    

Slack (MET) :             5.241ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_system_design_1_clk_wiz_0_0 rise@10.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.456ns  (logic 1.090ns (24.463%)  route 3.366ns (75.537%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.630ns = ( 8.370 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.999ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.717    -0.999    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X87Y85         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y85         FDCE (Prop_fdce_C_Q)         0.419    -0.580 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[11]/Q
                         net (fo=3, routed)           0.890     0.309    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg_n_0_[11]
    SLICE_X87Y85         LUT4 (Prop_lut4_I0_O)        0.299     0.608 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_11/O
                         net (fo=1, routed)           0.667     1.275    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_11_n_0
    SLICE_X87Y85         LUT6 (Prop_lut6_I0_O)        0.124     1.399 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_8/O
                         net (fo=1, routed)           0.296     1.695    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_8_n_0
    SLICE_X87Y87         LUT6 (Prop_lut6_I1_O)        0.124     1.819 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_4/O
                         net (fo=22, routed)          1.005     2.824    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value2
    SLICE_X87Y84         LUT3 (Prop_lut3_I1_O)        0.124     2.948 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_1/O
                         net (fo=20, routed)          0.508     3.456    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_1_n_0
    SLICE_X87Y83         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.539     8.370    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X87Y83         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[1]/C
                         clock pessimism              0.604     8.974    
                         clock uncertainty           -0.072     8.902    
    SLICE_X87Y83         FDCE (Setup_fdce_C_CE)      -0.205     8.697    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[1]
  -------------------------------------------------------------------
                         required time                          8.697    
                         arrival time                          -3.456    
  -------------------------------------------------------------------
                         slack                                  5.241    

Slack (MET) :             5.241ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_system_design_1_clk_wiz_0_0 rise@10.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.456ns  (logic 1.090ns (24.463%)  route 3.366ns (75.537%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.630ns = ( 8.370 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.999ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.717    -0.999    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X87Y85         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y85         FDCE (Prop_fdce_C_Q)         0.419    -0.580 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[11]/Q
                         net (fo=3, routed)           0.890     0.309    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg_n_0_[11]
    SLICE_X87Y85         LUT4 (Prop_lut4_I0_O)        0.299     0.608 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_11/O
                         net (fo=1, routed)           0.667     1.275    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_11_n_0
    SLICE_X87Y85         LUT6 (Prop_lut6_I0_O)        0.124     1.399 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_8/O
                         net (fo=1, routed)           0.296     1.695    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_8_n_0
    SLICE_X87Y87         LUT6 (Prop_lut6_I1_O)        0.124     1.819 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_4/O
                         net (fo=22, routed)          1.005     2.824    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value2
    SLICE_X87Y84         LUT3 (Prop_lut3_I1_O)        0.124     2.948 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_1/O
                         net (fo=20, routed)          0.508     3.456    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_1_n_0
    SLICE_X87Y83         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.539     8.370    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X87Y83         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[2]/C
                         clock pessimism              0.604     8.974    
                         clock uncertainty           -0.072     8.902    
    SLICE_X87Y83         FDCE (Setup_fdce_C_CE)      -0.205     8.697    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[2]
  -------------------------------------------------------------------
                         required time                          8.697    
                         arrival time                          -3.456    
  -------------------------------------------------------------------
                         slack                                  5.241    

Slack (MET) :             5.241ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_system_design_1_clk_wiz_0_0 rise@10.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.456ns  (logic 1.090ns (24.463%)  route 3.366ns (75.537%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.630ns = ( 8.370 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.999ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.717    -0.999    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X87Y85         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y85         FDCE (Prop_fdce_C_Q)         0.419    -0.580 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[11]/Q
                         net (fo=3, routed)           0.890     0.309    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg_n_0_[11]
    SLICE_X87Y85         LUT4 (Prop_lut4_I0_O)        0.299     0.608 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_11/O
                         net (fo=1, routed)           0.667     1.275    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_11_n_0
    SLICE_X87Y85         LUT6 (Prop_lut6_I0_O)        0.124     1.399 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_8/O
                         net (fo=1, routed)           0.296     1.695    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_8_n_0
    SLICE_X87Y87         LUT6 (Prop_lut6_I1_O)        0.124     1.819 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_4/O
                         net (fo=22, routed)          1.005     2.824    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value2
    SLICE_X87Y84         LUT3 (Prop_lut3_I1_O)        0.124     2.948 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_1/O
                         net (fo=20, routed)          0.508     3.456    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_1_n_0
    SLICE_X87Y83         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.539     8.370    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X87Y83         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[3]/C
                         clock pessimism              0.604     8.974    
                         clock uncertainty           -0.072     8.902    
    SLICE_X87Y83         FDCE (Setup_fdce_C_CE)      -0.205     8.697    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[3]
  -------------------------------------------------------------------
                         required time                          8.697    
                         arrival time                          -3.456    
  -------------------------------------------------------------------
                         slack                                  5.241    

Slack (MET) :             5.241ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_system_design_1_clk_wiz_0_0 rise@10.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.456ns  (logic 1.090ns (24.463%)  route 3.366ns (75.537%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.630ns = ( 8.370 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.999ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.717    -0.999    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X87Y85         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y85         FDCE (Prop_fdce_C_Q)         0.419    -0.580 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[11]/Q
                         net (fo=3, routed)           0.890     0.309    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg_n_0_[11]
    SLICE_X87Y85         LUT4 (Prop_lut4_I0_O)        0.299     0.608 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_11/O
                         net (fo=1, routed)           0.667     1.275    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_11_n_0
    SLICE_X87Y85         LUT6 (Prop_lut6_I0_O)        0.124     1.399 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_8/O
                         net (fo=1, routed)           0.296     1.695    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_8_n_0
    SLICE_X87Y87         LUT6 (Prop_lut6_I1_O)        0.124     1.819 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_4/O
                         net (fo=22, routed)          1.005     2.824    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value2
    SLICE_X87Y84         LUT3 (Prop_lut3_I1_O)        0.124     2.948 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_1/O
                         net (fo=20, routed)          0.508     3.456    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_1_n_0
    SLICE_X87Y83         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.539     8.370    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X87Y83         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[4]/C
                         clock pessimism              0.604     8.974    
                         clock uncertainty           -0.072     8.902    
    SLICE_X87Y83         FDCE (Setup_fdce_C_CE)      -0.205     8.697    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[4]
  -------------------------------------------------------------------
                         required time                          8.697    
                         arrival time                          -3.456    
  -------------------------------------------------------------------
                         slack                                  5.241    

Slack (MET) :             5.241ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_system_design_1_clk_wiz_0_0 rise@10.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.456ns  (logic 1.090ns (24.463%)  route 3.366ns (75.537%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.630ns = ( 8.370 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.999ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.717    -0.999    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X87Y85         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y85         FDCE (Prop_fdce_C_Q)         0.419    -0.580 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[11]/Q
                         net (fo=3, routed)           0.890     0.309    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg_n_0_[11]
    SLICE_X87Y85         LUT4 (Prop_lut4_I0_O)        0.299     0.608 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_11/O
                         net (fo=1, routed)           0.667     1.275    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_11_n_0
    SLICE_X87Y85         LUT6 (Prop_lut6_I0_O)        0.124     1.399 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_8/O
                         net (fo=1, routed)           0.296     1.695    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_8_n_0
    SLICE_X87Y87         LUT6 (Prop_lut6_I1_O)        0.124     1.819 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_4/O
                         net (fo=22, routed)          1.005     2.824    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value2
    SLICE_X87Y84         LUT3 (Prop_lut3_I1_O)        0.124     2.948 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_1/O
                         net (fo=20, routed)          0.508     3.456    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_1_n_0
    SLICE_X87Y83         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.539     8.370    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X87Y83         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[5]/C
                         clock pessimism              0.604     8.974    
                         clock uncertainty           -0.072     8.902    
    SLICE_X87Y83         FDCE (Setup_fdce_C_CE)      -0.205     8.697    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[5]
  -------------------------------------------------------------------
                         required time                          8.697    
                         arrival time                          -3.456    
  -------------------------------------------------------------------
                         slack                                  5.241    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_system_design_1_clk_wiz_0_0 rise@0.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.385%)  route 0.128ns (47.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.635    -0.596    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X110Y58        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y58        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[2]/Q
                         net (fo=6, routed)           0.128    -0.327    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[2]
    SLICE_X108Y58        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.904    -0.836    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X108Y58        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[2]/C
                         clock pessimism              0.274    -0.561    
    SLICE_X108Y58        FDRE (Hold_fdre_C_D)         0.059    -0.502    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[2]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_system_design_1_clk_wiz_0_0 rise@0.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.778%)  route 0.110ns (40.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.635    -0.596    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y58        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y58        FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[9]/Q
                         net (fo=2, routed)           0.110    -0.322    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[9]
    SLICE_X111Y58        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.907    -0.833    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X111Y58        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[9]/C
                         clock pessimism              0.252    -0.580    
    SLICE_X111Y58        FDRE (Hold_fdre_C_D)         0.072    -0.508    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[9]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_system_design_1_clk_wiz_0_0 rise@0.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.565%)  route 0.137ns (42.435%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.635    -0.596    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X110Y58        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y58        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[5]/Q
                         net (fo=6, routed)           0.137    -0.318    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[5]
    SLICE_X112Y58        LUT6 (Prop_lut6_I2_O)        0.045    -0.273 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.273    design_1_i/ontvangen_controllers/controller_inductief_0/U0/plusOp__0[9]
    SLICE_X112Y58        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.907    -0.833    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y58        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[9]/C
                         clock pessimism              0.252    -0.580    
    SLICE_X112Y58        FDRE (Hold_fdre_C_D)         0.120    -0.460    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/freq_in_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_detected_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_system_design_1_clk_wiz_0_0 rise@0.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.634    -0.597    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X111Y60        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/freq_in_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y60        FDRE (Prop_fdre_C_Q)         0.128    -0.469 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/freq_in_r_reg/Q
                         net (fo=1, routed)           0.054    -0.415    design_1_i/ontvangen_controllers/controller_inductief_0/U0/freq_in_r
    SLICE_X111Y60        LUT2 (Prop_lut2_I1_O)        0.099    -0.316 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_detected_i_1/O
                         net (fo=1, routed)           0.000    -0.316    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_detected0
    SLICE_X111Y60        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_detected_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.906    -0.834    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X111Y60        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_detected_reg/C
                         clock pessimism              0.236    -0.597    
    SLICE_X111Y60        FDRE (Hold_fdre_C_D)         0.091    -0.506    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_detected_reg
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_system_design_1_clk_wiz_0_0 rise@0.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.030%)  route 0.135ns (48.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.635    -0.596    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X111Y59        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y59        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[7]/Q
                         net (fo=4, routed)           0.135    -0.320    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[7]
    SLICE_X111Y58        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.907    -0.833    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X111Y58        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[7]/C
                         clock pessimism              0.252    -0.580    
    SLICE_X111Y58        FDRE (Hold_fdre_C_D)         0.066    -0.514    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[7]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_system_design_1_clk_wiz_0_0 rise@0.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.522%)  route 0.149ns (44.478%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.631    -0.600    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X113Y66        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y66        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[5]/Q
                         net (fo=6, routed)           0.149    -0.310    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[5]
    SLICE_X112Y66        LUT3 (Prop_lut3_I2_O)        0.045    -0.265 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    design_1_i/ontvangen_controllers/controller_inductief_0/U0/plusOp[6]
    SLICE_X112Y66        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.901    -0.839    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y66        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[6]/C
                         clock pessimism              0.251    -0.587    
    SLICE_X112Y66        FDRE (Hold_fdre_C_D)         0.121    -0.466    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_system_design_1_clk_wiz_0_0 rise@0.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.853%)  route 0.087ns (26.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.631    -0.600    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y66        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y66        FDRE (Prop_fdre_C_Q)         0.148    -0.452 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[8]/Q
                         net (fo=3, routed)           0.087    -0.365    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[8]
    SLICE_X112Y66        LUT6 (Prop_lut6_I5_O)        0.098    -0.267 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.267    design_1_i/ontvangen_controllers/controller_inductief_0/U0/plusOp[9]
    SLICE_X112Y66        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.901    -0.839    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y66        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X112Y66        FDRE (Hold_fdre_C_D)         0.121    -0.479    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_system_design_1_clk_wiz_0_0 rise@0.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.682%)  route 0.175ns (55.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.635    -0.596    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X111Y59        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y59        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[6]/Q
                         net (fo=5, routed)           0.175    -0.281    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[6]
    SLICE_X111Y58        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.907    -0.833    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X111Y58        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[6]/C
                         clock pessimism              0.252    -0.580    
    SLICE_X111Y58        FDRE (Hold_fdre_C_D)         0.070    -0.510    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[6]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_system_design_1_clk_wiz_0_0 rise@0.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.128ns (48.186%)  route 0.138ns (51.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.635    -0.596    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X111Y59        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y59        FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[8]/Q
                         net (fo=3, routed)           0.138    -0.331    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[8]
    SLICE_X111Y58        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.907    -0.833    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X111Y58        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[8]/C
                         clock pessimism              0.252    -0.580    
    SLICE_X111Y58        FDRE (Hold_fdre_C_D)         0.016    -0.564    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[8]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_system_design_1_clk_wiz_0_0 rise@0.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.635    -0.596    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X111Y59        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y59        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[7]/Q
                         net (fo=4, routed)           0.180    -0.275    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[7]
    SLICE_X111Y59        LUT5 (Prop_lut5_I4_O)        0.042    -0.233 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    design_1_i/ontvangen_controllers/controller_inductief_0/U0/plusOp__0[8]
    SLICE_X111Y59        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.907    -0.833    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X111Y59        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[8]/C
                         clock pessimism              0.236    -0.596    
    SLICE_X111Y59        FDRE (Hold_fdre_C_D)         0.107    -0.489    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_system_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X48Y46     design_1_i/clk_divider_0/U0/clk_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y42     design_1_i/clk_divider_0/U0/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y44     design_1_i/clk_divider_0/U0/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y44     design_1_i/clk_divider_0/U0/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y45     design_1_i/clk_divider_0/U0/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y45     design_1_i/clk_divider_0/U0/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y45     design_1_i/clk_divider_0/U0/count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y45     design_1_i/clk_divider_0/U0/count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y46     design_1_i/clk_divider_0/U0/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y46     design_1_i/clk_divider_0/U0/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y42     design_1_i/clk_divider_0/U0/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y42     design_1_i/clk_divider_0/U0/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y44     design_1_i/clk_divider_0/U0/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y44     design_1_i/clk_divider_0/U0/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y44     design_1_i/clk_divider_0/U0/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y44     design_1_i/clk_divider_0/U0/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y45     design_1_i/clk_divider_0/U0/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y45     design_1_i/clk_divider_0/U0/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y46     design_1_i/clk_divider_0/U0/clk_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y46     design_1_i/clk_divider_0/U0/clk_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y42     design_1_i/clk_divider_0/U0/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y42     design_1_i/clk_divider_0/U0/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y44     design_1_i/clk_divider_0/U0/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y44     design_1_i/clk_divider_0/U0/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y44     design_1_i/clk_divider_0/U0/count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y44     design_1_i/clk_divider_0/U0/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y45     design_1_i/clk_divider_0/U0/count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y45     design_1_i/clk_divider_0/U0/count_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           508 Endpoints
Min Delay           508 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/score_counter_0/U0/score_left_u_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.436ns  (logic 20.571ns (39.993%)  route 30.865ns (60.007%))
  Logic Levels:           54  (CARRY4=26 DSP48E1=1 LDCE=1 LUT1=1 LUT2=4 LUT3=7 LUT4=4 LUT5=7 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y70        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]/G
    SLICE_X102Y70        LDCE (EnToQ_ldce_G_Q)        0.796     0.796 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]/Q
                         net (fo=3, routed)           1.394     2.190    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[11]
    SLICE_X103Y63        LUT1 (Prop_lut1_I0_O)        0.124     2.314 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_9/O
                         net (fo=1, routed)           0.000     2.314    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_9_n_0
    SLICE_X103Y63        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.712 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.712    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X103Y64        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.951 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[2]
                         net (fo=1, routed)           0.663     3.614    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[15]
    DSP48_X4Y24          DSP48E1 (Prop_dsp48e1_A[15]_P[7])
                                                      4.019     7.633 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[7]
                         net (fo=26, routed)          2.294     9.927    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_98
    SLICE_X112Y70        LUT3 (Prop_lut3_I2_O)        0.124    10.051 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_58/O
                         net (fo=1, routed)           0.802    10.853    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_58_n_0
    SLICE_X111Y71        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.379 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.379    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_26_n_0
    SLICE_X111Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.493 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.493    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_16_n_0
    SLICE_X111Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.607 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40/CO[3]
                         net (fo=1, routed)           0.000    11.607    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40_n_0
    SLICE_X111Y74        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.829 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_35/O[0]
                         net (fo=3, routed)           1.183    13.011    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_35_n_7
    SLICE_X106Y74        LUT3 (Prop_lut3_I1_O)        0.299    13.310 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38/O
                         net (fo=2, routed)           0.937    14.247    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38_n_0
    SLICE_X110Y73        LUT5 (Prop_lut5_I0_O)        0.150    14.397 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15/O
                         net (fo=2, routed)           0.863    15.261    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15_n_0
    SLICE_X109Y74        LUT6 (Prop_lut6_I0_O)        0.326    15.587 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    15.587    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_19_n_0
    SLICE_X109Y74        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.119 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.009    16.128    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4_n_0
    SLICE_X109Y75        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.367 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117/O[2]
                         net (fo=9, routed)           1.402    17.768    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117_n_5
    SLICE_X105Y72        LUT3 (Prop_lut3_I0_O)        0.332    18.100 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_111/O
                         net (fo=1, routed)           0.713    18.813    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_111_n_0
    SLICE_X107Y72        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    19.523 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.523    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54_n_0
    SLICE_X107Y73        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.857 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29/O[1]
                         net (fo=3, routed)           0.865    20.722    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29_n_6
    SLICE_X106Y73        LUT4 (Prop_lut4_I1_O)        0.303    21.025 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_28/O
                         net (fo=1, routed)           0.000    21.025    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_28_n_0
    SLICE_X106Y73        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.557 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.202    22.759    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X105Y73        LUT5 (Prop_lut5_I1_O)        0.152    22.911 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           0.860    23.772    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X105Y75        LUT5 (Prop_lut5_I4_O)        0.332    24.104 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0/O
                         net (fo=2, routed)           0.843    24.947    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[8]
    SLICE_X103Y76        LUT6 (Prop_lut6_I4_O)        0.124    25.071 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[8]_INST_0/O
                         net (fo=11, routed)          1.277    26.348    design_1_i/TEMP_positie_peddels/U0/value_1[8]
    SLICE_X101Y81        LUT4 (Prop_lut4_I1_O)        0.150    26.498 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__0_i_1/O
                         net (fo=2, routed)           1.293    27.792    design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__0_i_1_n_0
    SLICE_X100Y79        LUT5 (Prop_lut5_I0_O)        0.326    28.118 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__0_i_5/O
                         net (fo=1, routed)           0.000    28.118    design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__0_i_5_n_0
    SLICE_X100Y79        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.494 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.494    design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__0_n_0
    SLICE_X100Y80        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.817 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__1/O[1]
                         net (fo=2, routed)           0.649    29.466    design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__1_n_6
    SLICE_X101Y79        LUT3 (Prop_lut3_I2_O)        0.306    29.772 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__1_i_4/O
                         net (fo=1, routed)           0.000    29.772    design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__1_i_4_n_0
    SLICE_X101Y79        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.173 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.173    design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__1_n_0
    SLICE_X101Y80        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.395 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__2/O[0]
                         net (fo=6, routed)           1.011    31.406    design_1_i/TEMP_positie_peddels/U0/position_y_10[16]
    SLICE_X98Y79         LUT2 (Prop_lut2_I0_O)        0.299    31.705 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1_i_2/O
                         net (fo=1, routed)           0.000    31.705    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1_i_2_n_0
    SLICE_X98Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.218 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    32.218    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1_n_0
    SLICE_X98Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    32.533 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__2/O[3]
                         net (fo=13, routed)          0.994    33.527    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__2_n_4
    SLICE_X99Y77         LUT2 (Prop_lut2_I1_O)        0.307    33.834 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__0_i_3/O
                         net (fo=1, routed)           0.000    33.834    design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__0_i_3_n_0
    SLICE_X99Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.384 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.384    design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__0_n_0
    SLICE_X99Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.498 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__1/CO[3]
                         net (fo=1, routed)           0.000    34.498    design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__1_n_0
    SLICE_X99Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.720 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__2/O[0]
                         net (fo=2, routed)           0.929    35.649    design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__2_n_7
    SLICE_X99Y83         LUT3 (Prop_lut3_I2_O)        0.324    35.973 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_1/O
                         net (fo=2, routed)           0.810    36.783    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_1_n_0
    SLICE_X99Y84         LUT4 (Prop_lut4_I0_O)        0.332    37.115 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_3/O
                         net (fo=1, routed)           0.000    37.115    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_3_n_0
    SLICE_X99Y84         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    37.539 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2/O[1]
                         net (fo=7, routed)           0.990    38.529    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_n_6
    SLICE_X98Y87         LUT4 (Prop_lut4_I2_O)        0.303    38.832 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_i_3/O
                         net (fo=1, routed)           0.000    38.832    design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_i_3_n_0
    SLICE_X98Y87         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    39.324 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3/CO[1]
                         net (fo=6, routed)           0.618    39.942    design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_n_2
    SLICE_X97Y84         LUT3 (Prop_lut3_I2_O)        0.332    40.274 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[8]_INST_0_i_1/O
                         net (fo=4, routed)           0.587    40.861    design_1_i/TEMP_positie_peddels/U0/position_y_1[8]_INST_0_i_1_n_0
    SLICE_X94Y84         LUT5 (Prop_lut5_I2_O)        0.124    40.985 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[3]_INST_0/O
                         net (fo=20, routed)          1.648    42.633    design_1_i/aanraking_herkennen_0/U0/positie_peddel_links[3]
    SLICE_X88Y82         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    43.018 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry/CO[3]
                         net (fo=1, routed)           0.000    43.018    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry_n_0
    SLICE_X88Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    43.331 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry__0/O[3]
                         net (fo=1, routed)           0.866    44.197    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry__0_n_4
    SLICE_X89Y83         LUT2 (Prop_lut2_I1_O)        0.306    44.503 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__0_i_1/O
                         net (fo=1, routed)           0.000    44.503    design_1_i/aanraking_herkennen_0/U0/__17_carry__0_i_1_n_0
    SLICE_X89Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.904 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__0/CO[3]
                         net (fo=1, routed)           0.000    44.904    design_1_i/aanraking_herkennen_0/U0/__17_carry__0_n_0
    SLICE_X89Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.175 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__1/CO[0]
                         net (fo=2, routed)           1.355    46.530    design_1_i/aanraking_herkennen_0/U0/__17_carry__1_n_3
    SLICE_X104Y88        LUT3 (Prop_lut3_I2_O)        0.373    46.903 f  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0_i_1/O
                         net (fo=1, routed)           0.500    47.403    design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0_i_1_n_0
    SLICE_X105Y88        LUT6 (Prop_lut6_I4_O)        0.124    47.527 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0/O
                         net (fo=33, routed)          1.711    49.239    design_1_i/score_counter_0/U0/side_touch
    SLICE_X113Y77        LUT2 (Prop_lut2_I0_O)        0.152    49.391 r  design_1_i/score_counter_0/U0/score_left_u[3]_i_9/O
                         net (fo=1, routed)           0.672    50.063    design_1_i/score_counter_0/U0/score_left_u[3]_i_9_n_0
    SLICE_X112Y77        LUT5 (Prop_lut5_I0_O)        0.326    50.389 r  design_1_i/score_counter_0/U0/score_left_u[3]_i_7/O
                         net (fo=1, routed)           0.282    50.671    design_1_i/score_counter_0/U0/score_left_u[3]_i_7_n_0
    SLICE_X112Y77        LUT5 (Prop_lut5_I4_O)        0.124    50.795 r  design_1_i/score_counter_0/U0/score_left_u[3]_i_1/O
                         net (fo=8, routed)           0.641    51.436    design_1_i/score_counter_0/U0/score_right_u
    SLICE_X113Y77        FDRE                                         r  design_1_i/score_counter_0/U0/score_left_u_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/score_counter_0/U0/score_left_u_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.436ns  (logic 20.571ns (39.993%)  route 30.865ns (60.007%))
  Logic Levels:           54  (CARRY4=26 DSP48E1=1 LDCE=1 LUT1=1 LUT2=4 LUT3=7 LUT4=4 LUT5=7 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y70        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]/G
    SLICE_X102Y70        LDCE (EnToQ_ldce_G_Q)        0.796     0.796 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]/Q
                         net (fo=3, routed)           1.394     2.190    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[11]
    SLICE_X103Y63        LUT1 (Prop_lut1_I0_O)        0.124     2.314 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_9/O
                         net (fo=1, routed)           0.000     2.314    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_9_n_0
    SLICE_X103Y63        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.712 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.712    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X103Y64        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.951 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[2]
                         net (fo=1, routed)           0.663     3.614    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[15]
    DSP48_X4Y24          DSP48E1 (Prop_dsp48e1_A[15]_P[7])
                                                      4.019     7.633 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[7]
                         net (fo=26, routed)          2.294     9.927    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_98
    SLICE_X112Y70        LUT3 (Prop_lut3_I2_O)        0.124    10.051 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_58/O
                         net (fo=1, routed)           0.802    10.853    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_58_n_0
    SLICE_X111Y71        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.379 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.379    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_26_n_0
    SLICE_X111Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.493 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.493    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_16_n_0
    SLICE_X111Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.607 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40/CO[3]
                         net (fo=1, routed)           0.000    11.607    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40_n_0
    SLICE_X111Y74        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.829 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_35/O[0]
                         net (fo=3, routed)           1.183    13.011    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_35_n_7
    SLICE_X106Y74        LUT3 (Prop_lut3_I1_O)        0.299    13.310 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38/O
                         net (fo=2, routed)           0.937    14.247    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38_n_0
    SLICE_X110Y73        LUT5 (Prop_lut5_I0_O)        0.150    14.397 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15/O
                         net (fo=2, routed)           0.863    15.261    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15_n_0
    SLICE_X109Y74        LUT6 (Prop_lut6_I0_O)        0.326    15.587 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    15.587    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_19_n_0
    SLICE_X109Y74        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.119 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.009    16.128    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4_n_0
    SLICE_X109Y75        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.367 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117/O[2]
                         net (fo=9, routed)           1.402    17.768    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117_n_5
    SLICE_X105Y72        LUT3 (Prop_lut3_I0_O)        0.332    18.100 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_111/O
                         net (fo=1, routed)           0.713    18.813    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_111_n_0
    SLICE_X107Y72        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    19.523 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.523    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54_n_0
    SLICE_X107Y73        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.857 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29/O[1]
                         net (fo=3, routed)           0.865    20.722    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29_n_6
    SLICE_X106Y73        LUT4 (Prop_lut4_I1_O)        0.303    21.025 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_28/O
                         net (fo=1, routed)           0.000    21.025    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_28_n_0
    SLICE_X106Y73        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.557 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.202    22.759    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X105Y73        LUT5 (Prop_lut5_I1_O)        0.152    22.911 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           0.860    23.772    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X105Y75        LUT5 (Prop_lut5_I4_O)        0.332    24.104 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0/O
                         net (fo=2, routed)           0.843    24.947    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[8]
    SLICE_X103Y76        LUT6 (Prop_lut6_I4_O)        0.124    25.071 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[8]_INST_0/O
                         net (fo=11, routed)          1.277    26.348    design_1_i/TEMP_positie_peddels/U0/value_1[8]
    SLICE_X101Y81        LUT4 (Prop_lut4_I1_O)        0.150    26.498 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__0_i_1/O
                         net (fo=2, routed)           1.293    27.792    design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__0_i_1_n_0
    SLICE_X100Y79        LUT5 (Prop_lut5_I0_O)        0.326    28.118 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__0_i_5/O
                         net (fo=1, routed)           0.000    28.118    design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__0_i_5_n_0
    SLICE_X100Y79        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.494 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.494    design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__0_n_0
    SLICE_X100Y80        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.817 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__1/O[1]
                         net (fo=2, routed)           0.649    29.466    design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__1_n_6
    SLICE_X101Y79        LUT3 (Prop_lut3_I2_O)        0.306    29.772 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__1_i_4/O
                         net (fo=1, routed)           0.000    29.772    design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__1_i_4_n_0
    SLICE_X101Y79        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.173 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.173    design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__1_n_0
    SLICE_X101Y80        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.395 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__2/O[0]
                         net (fo=6, routed)           1.011    31.406    design_1_i/TEMP_positie_peddels/U0/position_y_10[16]
    SLICE_X98Y79         LUT2 (Prop_lut2_I0_O)        0.299    31.705 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1_i_2/O
                         net (fo=1, routed)           0.000    31.705    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1_i_2_n_0
    SLICE_X98Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.218 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    32.218    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1_n_0
    SLICE_X98Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    32.533 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__2/O[3]
                         net (fo=13, routed)          0.994    33.527    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__2_n_4
    SLICE_X99Y77         LUT2 (Prop_lut2_I1_O)        0.307    33.834 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__0_i_3/O
                         net (fo=1, routed)           0.000    33.834    design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__0_i_3_n_0
    SLICE_X99Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.384 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.384    design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__0_n_0
    SLICE_X99Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.498 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__1/CO[3]
                         net (fo=1, routed)           0.000    34.498    design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__1_n_0
    SLICE_X99Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.720 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__2/O[0]
                         net (fo=2, routed)           0.929    35.649    design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__2_n_7
    SLICE_X99Y83         LUT3 (Prop_lut3_I2_O)        0.324    35.973 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_1/O
                         net (fo=2, routed)           0.810    36.783    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_1_n_0
    SLICE_X99Y84         LUT4 (Prop_lut4_I0_O)        0.332    37.115 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_3/O
                         net (fo=1, routed)           0.000    37.115    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_3_n_0
    SLICE_X99Y84         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    37.539 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2/O[1]
                         net (fo=7, routed)           0.990    38.529    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_n_6
    SLICE_X98Y87         LUT4 (Prop_lut4_I2_O)        0.303    38.832 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_i_3/O
                         net (fo=1, routed)           0.000    38.832    design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_i_3_n_0
    SLICE_X98Y87         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    39.324 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3/CO[1]
                         net (fo=6, routed)           0.618    39.942    design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_n_2
    SLICE_X97Y84         LUT3 (Prop_lut3_I2_O)        0.332    40.274 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[8]_INST_0_i_1/O
                         net (fo=4, routed)           0.587    40.861    design_1_i/TEMP_positie_peddels/U0/position_y_1[8]_INST_0_i_1_n_0
    SLICE_X94Y84         LUT5 (Prop_lut5_I2_O)        0.124    40.985 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[3]_INST_0/O
                         net (fo=20, routed)          1.648    42.633    design_1_i/aanraking_herkennen_0/U0/positie_peddel_links[3]
    SLICE_X88Y82         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    43.018 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry/CO[3]
                         net (fo=1, routed)           0.000    43.018    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry_n_0
    SLICE_X88Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    43.331 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry__0/O[3]
                         net (fo=1, routed)           0.866    44.197    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry__0_n_4
    SLICE_X89Y83         LUT2 (Prop_lut2_I1_O)        0.306    44.503 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__0_i_1/O
                         net (fo=1, routed)           0.000    44.503    design_1_i/aanraking_herkennen_0/U0/__17_carry__0_i_1_n_0
    SLICE_X89Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.904 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__0/CO[3]
                         net (fo=1, routed)           0.000    44.904    design_1_i/aanraking_herkennen_0/U0/__17_carry__0_n_0
    SLICE_X89Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.175 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__1/CO[0]
                         net (fo=2, routed)           1.355    46.530    design_1_i/aanraking_herkennen_0/U0/__17_carry__1_n_3
    SLICE_X104Y88        LUT3 (Prop_lut3_I2_O)        0.373    46.903 f  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0_i_1/O
                         net (fo=1, routed)           0.500    47.403    design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0_i_1_n_0
    SLICE_X105Y88        LUT6 (Prop_lut6_I4_O)        0.124    47.527 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0/O
                         net (fo=33, routed)          1.711    49.239    design_1_i/score_counter_0/U0/side_touch
    SLICE_X113Y77        LUT2 (Prop_lut2_I0_O)        0.152    49.391 r  design_1_i/score_counter_0/U0/score_left_u[3]_i_9/O
                         net (fo=1, routed)           0.672    50.063    design_1_i/score_counter_0/U0/score_left_u[3]_i_9_n_0
    SLICE_X112Y77        LUT5 (Prop_lut5_I0_O)        0.326    50.389 r  design_1_i/score_counter_0/U0/score_left_u[3]_i_7/O
                         net (fo=1, routed)           0.282    50.671    design_1_i/score_counter_0/U0/score_left_u[3]_i_7_n_0
    SLICE_X112Y77        LUT5 (Prop_lut5_I4_O)        0.124    50.795 r  design_1_i/score_counter_0/U0/score_left_u[3]_i_1/O
                         net (fo=8, routed)           0.641    51.436    design_1_i/score_counter_0/U0/score_right_u
    SLICE_X112Y77        FDRE                                         r  design_1_i/score_counter_0/U0/score_left_u_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/score_counter_0/U0/score_left_u_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.436ns  (logic 20.571ns (39.993%)  route 30.865ns (60.007%))
  Logic Levels:           54  (CARRY4=26 DSP48E1=1 LDCE=1 LUT1=1 LUT2=4 LUT3=7 LUT4=4 LUT5=7 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y70        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]/G
    SLICE_X102Y70        LDCE (EnToQ_ldce_G_Q)        0.796     0.796 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]/Q
                         net (fo=3, routed)           1.394     2.190    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[11]
    SLICE_X103Y63        LUT1 (Prop_lut1_I0_O)        0.124     2.314 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_9/O
                         net (fo=1, routed)           0.000     2.314    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_9_n_0
    SLICE_X103Y63        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.712 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.712    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X103Y64        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.951 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[2]
                         net (fo=1, routed)           0.663     3.614    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[15]
    DSP48_X4Y24          DSP48E1 (Prop_dsp48e1_A[15]_P[7])
                                                      4.019     7.633 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[7]
                         net (fo=26, routed)          2.294     9.927    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_98
    SLICE_X112Y70        LUT3 (Prop_lut3_I2_O)        0.124    10.051 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_58/O
                         net (fo=1, routed)           0.802    10.853    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_58_n_0
    SLICE_X111Y71        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.379 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.379    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_26_n_0
    SLICE_X111Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.493 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.493    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_16_n_0
    SLICE_X111Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.607 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40/CO[3]
                         net (fo=1, routed)           0.000    11.607    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40_n_0
    SLICE_X111Y74        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.829 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_35/O[0]
                         net (fo=3, routed)           1.183    13.011    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_35_n_7
    SLICE_X106Y74        LUT3 (Prop_lut3_I1_O)        0.299    13.310 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38/O
                         net (fo=2, routed)           0.937    14.247    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38_n_0
    SLICE_X110Y73        LUT5 (Prop_lut5_I0_O)        0.150    14.397 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15/O
                         net (fo=2, routed)           0.863    15.261    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15_n_0
    SLICE_X109Y74        LUT6 (Prop_lut6_I0_O)        0.326    15.587 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    15.587    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_19_n_0
    SLICE_X109Y74        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.119 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.009    16.128    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4_n_0
    SLICE_X109Y75        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.367 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117/O[2]
                         net (fo=9, routed)           1.402    17.768    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117_n_5
    SLICE_X105Y72        LUT3 (Prop_lut3_I0_O)        0.332    18.100 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_111/O
                         net (fo=1, routed)           0.713    18.813    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_111_n_0
    SLICE_X107Y72        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    19.523 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.523    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54_n_0
    SLICE_X107Y73        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.857 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29/O[1]
                         net (fo=3, routed)           0.865    20.722    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29_n_6
    SLICE_X106Y73        LUT4 (Prop_lut4_I1_O)        0.303    21.025 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_28/O
                         net (fo=1, routed)           0.000    21.025    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_28_n_0
    SLICE_X106Y73        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.557 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.202    22.759    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X105Y73        LUT5 (Prop_lut5_I1_O)        0.152    22.911 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           0.860    23.772    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X105Y75        LUT5 (Prop_lut5_I4_O)        0.332    24.104 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0/O
                         net (fo=2, routed)           0.843    24.947    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[8]
    SLICE_X103Y76        LUT6 (Prop_lut6_I4_O)        0.124    25.071 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[8]_INST_0/O
                         net (fo=11, routed)          1.277    26.348    design_1_i/TEMP_positie_peddels/U0/value_1[8]
    SLICE_X101Y81        LUT4 (Prop_lut4_I1_O)        0.150    26.498 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__0_i_1/O
                         net (fo=2, routed)           1.293    27.792    design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__0_i_1_n_0
    SLICE_X100Y79        LUT5 (Prop_lut5_I0_O)        0.326    28.118 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__0_i_5/O
                         net (fo=1, routed)           0.000    28.118    design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__0_i_5_n_0
    SLICE_X100Y79        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.494 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.494    design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__0_n_0
    SLICE_X100Y80        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.817 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__1/O[1]
                         net (fo=2, routed)           0.649    29.466    design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__1_n_6
    SLICE_X101Y79        LUT3 (Prop_lut3_I2_O)        0.306    29.772 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__1_i_4/O
                         net (fo=1, routed)           0.000    29.772    design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__1_i_4_n_0
    SLICE_X101Y79        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.173 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.173    design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__1_n_0
    SLICE_X101Y80        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.395 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__2/O[0]
                         net (fo=6, routed)           1.011    31.406    design_1_i/TEMP_positie_peddels/U0/position_y_10[16]
    SLICE_X98Y79         LUT2 (Prop_lut2_I0_O)        0.299    31.705 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1_i_2/O
                         net (fo=1, routed)           0.000    31.705    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1_i_2_n_0
    SLICE_X98Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.218 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    32.218    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1_n_0
    SLICE_X98Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    32.533 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__2/O[3]
                         net (fo=13, routed)          0.994    33.527    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__2_n_4
    SLICE_X99Y77         LUT2 (Prop_lut2_I1_O)        0.307    33.834 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__0_i_3/O
                         net (fo=1, routed)           0.000    33.834    design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__0_i_3_n_0
    SLICE_X99Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.384 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.384    design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__0_n_0
    SLICE_X99Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.498 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__1/CO[3]
                         net (fo=1, routed)           0.000    34.498    design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__1_n_0
    SLICE_X99Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.720 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__2/O[0]
                         net (fo=2, routed)           0.929    35.649    design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__2_n_7
    SLICE_X99Y83         LUT3 (Prop_lut3_I2_O)        0.324    35.973 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_1/O
                         net (fo=2, routed)           0.810    36.783    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_1_n_0
    SLICE_X99Y84         LUT4 (Prop_lut4_I0_O)        0.332    37.115 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_3/O
                         net (fo=1, routed)           0.000    37.115    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_3_n_0
    SLICE_X99Y84         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    37.539 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2/O[1]
                         net (fo=7, routed)           0.990    38.529    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_n_6
    SLICE_X98Y87         LUT4 (Prop_lut4_I2_O)        0.303    38.832 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_i_3/O
                         net (fo=1, routed)           0.000    38.832    design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_i_3_n_0
    SLICE_X98Y87         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    39.324 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3/CO[1]
                         net (fo=6, routed)           0.618    39.942    design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_n_2
    SLICE_X97Y84         LUT3 (Prop_lut3_I2_O)        0.332    40.274 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[8]_INST_0_i_1/O
                         net (fo=4, routed)           0.587    40.861    design_1_i/TEMP_positie_peddels/U0/position_y_1[8]_INST_0_i_1_n_0
    SLICE_X94Y84         LUT5 (Prop_lut5_I2_O)        0.124    40.985 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[3]_INST_0/O
                         net (fo=20, routed)          1.648    42.633    design_1_i/aanraking_herkennen_0/U0/positie_peddel_links[3]
    SLICE_X88Y82         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    43.018 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry/CO[3]
                         net (fo=1, routed)           0.000    43.018    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry_n_0
    SLICE_X88Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    43.331 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry__0/O[3]
                         net (fo=1, routed)           0.866    44.197    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry__0_n_4
    SLICE_X89Y83         LUT2 (Prop_lut2_I1_O)        0.306    44.503 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__0_i_1/O
                         net (fo=1, routed)           0.000    44.503    design_1_i/aanraking_herkennen_0/U0/__17_carry__0_i_1_n_0
    SLICE_X89Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.904 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__0/CO[3]
                         net (fo=1, routed)           0.000    44.904    design_1_i/aanraking_herkennen_0/U0/__17_carry__0_n_0
    SLICE_X89Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.175 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__1/CO[0]
                         net (fo=2, routed)           1.355    46.530    design_1_i/aanraking_herkennen_0/U0/__17_carry__1_n_3
    SLICE_X104Y88        LUT3 (Prop_lut3_I2_O)        0.373    46.903 f  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0_i_1/O
                         net (fo=1, routed)           0.500    47.403    design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0_i_1_n_0
    SLICE_X105Y88        LUT6 (Prop_lut6_I4_O)        0.124    47.527 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0/O
                         net (fo=33, routed)          1.711    49.239    design_1_i/score_counter_0/U0/side_touch
    SLICE_X113Y77        LUT2 (Prop_lut2_I0_O)        0.152    49.391 r  design_1_i/score_counter_0/U0/score_left_u[3]_i_9/O
                         net (fo=1, routed)           0.672    50.063    design_1_i/score_counter_0/U0/score_left_u[3]_i_9_n_0
    SLICE_X112Y77        LUT5 (Prop_lut5_I0_O)        0.326    50.389 r  design_1_i/score_counter_0/U0/score_left_u[3]_i_7/O
                         net (fo=1, routed)           0.282    50.671    design_1_i/score_counter_0/U0/score_left_u[3]_i_7_n_0
    SLICE_X112Y77        LUT5 (Prop_lut5_I4_O)        0.124    50.795 r  design_1_i/score_counter_0/U0/score_left_u[3]_i_1/O
                         net (fo=8, routed)           0.641    51.436    design_1_i/score_counter_0/U0/score_right_u
    SLICE_X112Y77        FDRE                                         r  design_1_i/score_counter_0/U0/score_left_u_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/score_counter_0/U0/score_left_u_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.436ns  (logic 20.571ns (39.993%)  route 30.865ns (60.007%))
  Logic Levels:           54  (CARRY4=26 DSP48E1=1 LDCE=1 LUT1=1 LUT2=4 LUT3=7 LUT4=4 LUT5=7 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y70        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]/G
    SLICE_X102Y70        LDCE (EnToQ_ldce_G_Q)        0.796     0.796 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]/Q
                         net (fo=3, routed)           1.394     2.190    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[11]
    SLICE_X103Y63        LUT1 (Prop_lut1_I0_O)        0.124     2.314 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_9/O
                         net (fo=1, routed)           0.000     2.314    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_9_n_0
    SLICE_X103Y63        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.712 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.712    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X103Y64        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.951 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[2]
                         net (fo=1, routed)           0.663     3.614    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[15]
    DSP48_X4Y24          DSP48E1 (Prop_dsp48e1_A[15]_P[7])
                                                      4.019     7.633 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[7]
                         net (fo=26, routed)          2.294     9.927    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_98
    SLICE_X112Y70        LUT3 (Prop_lut3_I2_O)        0.124    10.051 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_58/O
                         net (fo=1, routed)           0.802    10.853    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_58_n_0
    SLICE_X111Y71        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.379 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.379    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_26_n_0
    SLICE_X111Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.493 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.493    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_16_n_0
    SLICE_X111Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.607 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40/CO[3]
                         net (fo=1, routed)           0.000    11.607    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40_n_0
    SLICE_X111Y74        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.829 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_35/O[0]
                         net (fo=3, routed)           1.183    13.011    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_35_n_7
    SLICE_X106Y74        LUT3 (Prop_lut3_I1_O)        0.299    13.310 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38/O
                         net (fo=2, routed)           0.937    14.247    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38_n_0
    SLICE_X110Y73        LUT5 (Prop_lut5_I0_O)        0.150    14.397 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15/O
                         net (fo=2, routed)           0.863    15.261    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15_n_0
    SLICE_X109Y74        LUT6 (Prop_lut6_I0_O)        0.326    15.587 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    15.587    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_19_n_0
    SLICE_X109Y74        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.119 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.009    16.128    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4_n_0
    SLICE_X109Y75        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.367 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117/O[2]
                         net (fo=9, routed)           1.402    17.768    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117_n_5
    SLICE_X105Y72        LUT3 (Prop_lut3_I0_O)        0.332    18.100 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_111/O
                         net (fo=1, routed)           0.713    18.813    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_111_n_0
    SLICE_X107Y72        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    19.523 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.523    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54_n_0
    SLICE_X107Y73        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.857 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29/O[1]
                         net (fo=3, routed)           0.865    20.722    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29_n_6
    SLICE_X106Y73        LUT4 (Prop_lut4_I1_O)        0.303    21.025 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_28/O
                         net (fo=1, routed)           0.000    21.025    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_28_n_0
    SLICE_X106Y73        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.557 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.202    22.759    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X105Y73        LUT5 (Prop_lut5_I1_O)        0.152    22.911 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           0.860    23.772    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X105Y75        LUT5 (Prop_lut5_I4_O)        0.332    24.104 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0/O
                         net (fo=2, routed)           0.843    24.947    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[8]
    SLICE_X103Y76        LUT6 (Prop_lut6_I4_O)        0.124    25.071 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[8]_INST_0/O
                         net (fo=11, routed)          1.277    26.348    design_1_i/TEMP_positie_peddels/U0/value_1[8]
    SLICE_X101Y81        LUT4 (Prop_lut4_I1_O)        0.150    26.498 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__0_i_1/O
                         net (fo=2, routed)           1.293    27.792    design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__0_i_1_n_0
    SLICE_X100Y79        LUT5 (Prop_lut5_I0_O)        0.326    28.118 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__0_i_5/O
                         net (fo=1, routed)           0.000    28.118    design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__0_i_5_n_0
    SLICE_X100Y79        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.494 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.494    design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__0_n_0
    SLICE_X100Y80        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.817 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__1/O[1]
                         net (fo=2, routed)           0.649    29.466    design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__1_n_6
    SLICE_X101Y79        LUT3 (Prop_lut3_I2_O)        0.306    29.772 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__1_i_4/O
                         net (fo=1, routed)           0.000    29.772    design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__1_i_4_n_0
    SLICE_X101Y79        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.173 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.173    design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__1_n_0
    SLICE_X101Y80        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.395 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__2/O[0]
                         net (fo=6, routed)           1.011    31.406    design_1_i/TEMP_positie_peddels/U0/position_y_10[16]
    SLICE_X98Y79         LUT2 (Prop_lut2_I0_O)        0.299    31.705 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1_i_2/O
                         net (fo=1, routed)           0.000    31.705    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1_i_2_n_0
    SLICE_X98Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.218 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    32.218    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1_n_0
    SLICE_X98Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    32.533 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__2/O[3]
                         net (fo=13, routed)          0.994    33.527    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__2_n_4
    SLICE_X99Y77         LUT2 (Prop_lut2_I1_O)        0.307    33.834 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__0_i_3/O
                         net (fo=1, routed)           0.000    33.834    design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__0_i_3_n_0
    SLICE_X99Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.384 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.384    design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__0_n_0
    SLICE_X99Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.498 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__1/CO[3]
                         net (fo=1, routed)           0.000    34.498    design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__1_n_0
    SLICE_X99Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.720 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__2/O[0]
                         net (fo=2, routed)           0.929    35.649    design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__2_n_7
    SLICE_X99Y83         LUT3 (Prop_lut3_I2_O)        0.324    35.973 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_1/O
                         net (fo=2, routed)           0.810    36.783    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_1_n_0
    SLICE_X99Y84         LUT4 (Prop_lut4_I0_O)        0.332    37.115 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_3/O
                         net (fo=1, routed)           0.000    37.115    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_3_n_0
    SLICE_X99Y84         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    37.539 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2/O[1]
                         net (fo=7, routed)           0.990    38.529    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_n_6
    SLICE_X98Y87         LUT4 (Prop_lut4_I2_O)        0.303    38.832 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_i_3/O
                         net (fo=1, routed)           0.000    38.832    design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_i_3_n_0
    SLICE_X98Y87         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    39.324 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3/CO[1]
                         net (fo=6, routed)           0.618    39.942    design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_n_2
    SLICE_X97Y84         LUT3 (Prop_lut3_I2_O)        0.332    40.274 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[8]_INST_0_i_1/O
                         net (fo=4, routed)           0.587    40.861    design_1_i/TEMP_positie_peddels/U0/position_y_1[8]_INST_0_i_1_n_0
    SLICE_X94Y84         LUT5 (Prop_lut5_I2_O)        0.124    40.985 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[3]_INST_0/O
                         net (fo=20, routed)          1.648    42.633    design_1_i/aanraking_herkennen_0/U0/positie_peddel_links[3]
    SLICE_X88Y82         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    43.018 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry/CO[3]
                         net (fo=1, routed)           0.000    43.018    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry_n_0
    SLICE_X88Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    43.331 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry__0/O[3]
                         net (fo=1, routed)           0.866    44.197    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry__0_n_4
    SLICE_X89Y83         LUT2 (Prop_lut2_I1_O)        0.306    44.503 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__0_i_1/O
                         net (fo=1, routed)           0.000    44.503    design_1_i/aanraking_herkennen_0/U0/__17_carry__0_i_1_n_0
    SLICE_X89Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.904 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__0/CO[3]
                         net (fo=1, routed)           0.000    44.904    design_1_i/aanraking_herkennen_0/U0/__17_carry__0_n_0
    SLICE_X89Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.175 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__1/CO[0]
                         net (fo=2, routed)           1.355    46.530    design_1_i/aanraking_herkennen_0/U0/__17_carry__1_n_3
    SLICE_X104Y88        LUT3 (Prop_lut3_I2_O)        0.373    46.903 f  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0_i_1/O
                         net (fo=1, routed)           0.500    47.403    design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0_i_1_n_0
    SLICE_X105Y88        LUT6 (Prop_lut6_I4_O)        0.124    47.527 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0/O
                         net (fo=33, routed)          1.711    49.239    design_1_i/score_counter_0/U0/side_touch
    SLICE_X113Y77        LUT2 (Prop_lut2_I0_O)        0.152    49.391 r  design_1_i/score_counter_0/U0/score_left_u[3]_i_9/O
                         net (fo=1, routed)           0.672    50.063    design_1_i/score_counter_0/U0/score_left_u[3]_i_9_n_0
    SLICE_X112Y77        LUT5 (Prop_lut5_I0_O)        0.326    50.389 r  design_1_i/score_counter_0/U0/score_left_u[3]_i_7/O
                         net (fo=1, routed)           0.282    50.671    design_1_i/score_counter_0/U0/score_left_u[3]_i_7_n_0
    SLICE_X112Y77        LUT5 (Prop_lut5_I4_O)        0.124    50.795 r  design_1_i/score_counter_0/U0/score_left_u[3]_i_1/O
                         net (fo=8, routed)           0.641    51.436    design_1_i/score_counter_0/U0/score_right_u
    SLICE_X112Y77        FDRE                                         r  design_1_i/score_counter_0/U0/score_left_u_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/score_counter_0/U0/score_right_u_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.347ns  (logic 20.571ns (40.063%)  route 30.776ns (59.937%))
  Logic Levels:           54  (CARRY4=26 DSP48E1=1 LDCE=1 LUT1=1 LUT2=4 LUT3=7 LUT4=4 LUT5=7 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y70        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]/G
    SLICE_X102Y70        LDCE (EnToQ_ldce_G_Q)        0.796     0.796 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]/Q
                         net (fo=3, routed)           1.394     2.190    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[11]
    SLICE_X103Y63        LUT1 (Prop_lut1_I0_O)        0.124     2.314 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_9/O
                         net (fo=1, routed)           0.000     2.314    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_9_n_0
    SLICE_X103Y63        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.712 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.712    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X103Y64        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.951 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[2]
                         net (fo=1, routed)           0.663     3.614    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[15]
    DSP48_X4Y24          DSP48E1 (Prop_dsp48e1_A[15]_P[7])
                                                      4.019     7.633 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[7]
                         net (fo=26, routed)          2.294     9.927    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_98
    SLICE_X112Y70        LUT3 (Prop_lut3_I2_O)        0.124    10.051 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_58/O
                         net (fo=1, routed)           0.802    10.853    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_58_n_0
    SLICE_X111Y71        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.379 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.379    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_26_n_0
    SLICE_X111Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.493 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.493    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_16_n_0
    SLICE_X111Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.607 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40/CO[3]
                         net (fo=1, routed)           0.000    11.607    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40_n_0
    SLICE_X111Y74        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.829 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_35/O[0]
                         net (fo=3, routed)           1.183    13.011    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_35_n_7
    SLICE_X106Y74        LUT3 (Prop_lut3_I1_O)        0.299    13.310 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38/O
                         net (fo=2, routed)           0.937    14.247    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38_n_0
    SLICE_X110Y73        LUT5 (Prop_lut5_I0_O)        0.150    14.397 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15/O
                         net (fo=2, routed)           0.863    15.261    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15_n_0
    SLICE_X109Y74        LUT6 (Prop_lut6_I0_O)        0.326    15.587 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    15.587    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_19_n_0
    SLICE_X109Y74        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.119 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.009    16.128    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4_n_0
    SLICE_X109Y75        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.367 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117/O[2]
                         net (fo=9, routed)           1.402    17.768    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117_n_5
    SLICE_X105Y72        LUT3 (Prop_lut3_I0_O)        0.332    18.100 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_111/O
                         net (fo=1, routed)           0.713    18.813    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_111_n_0
    SLICE_X107Y72        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    19.523 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.523    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54_n_0
    SLICE_X107Y73        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.857 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29/O[1]
                         net (fo=3, routed)           0.865    20.722    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29_n_6
    SLICE_X106Y73        LUT4 (Prop_lut4_I1_O)        0.303    21.025 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_28/O
                         net (fo=1, routed)           0.000    21.025    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_28_n_0
    SLICE_X106Y73        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.557 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.202    22.759    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X105Y73        LUT5 (Prop_lut5_I1_O)        0.152    22.911 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           0.860    23.772    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X105Y75        LUT5 (Prop_lut5_I4_O)        0.332    24.104 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0/O
                         net (fo=2, routed)           0.843    24.947    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[8]
    SLICE_X103Y76        LUT6 (Prop_lut6_I4_O)        0.124    25.071 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[8]_INST_0/O
                         net (fo=11, routed)          1.277    26.348    design_1_i/TEMP_positie_peddels/U0/value_1[8]
    SLICE_X101Y81        LUT4 (Prop_lut4_I1_O)        0.150    26.498 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__0_i_1/O
                         net (fo=2, routed)           1.293    27.792    design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__0_i_1_n_0
    SLICE_X100Y79        LUT5 (Prop_lut5_I0_O)        0.326    28.118 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__0_i_5/O
                         net (fo=1, routed)           0.000    28.118    design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__0_i_5_n_0
    SLICE_X100Y79        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.494 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.494    design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__0_n_0
    SLICE_X100Y80        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.817 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__1/O[1]
                         net (fo=2, routed)           0.649    29.466    design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__1_n_6
    SLICE_X101Y79        LUT3 (Prop_lut3_I2_O)        0.306    29.772 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__1_i_4/O
                         net (fo=1, routed)           0.000    29.772    design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__1_i_4_n_0
    SLICE_X101Y79        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.173 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.173    design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__1_n_0
    SLICE_X101Y80        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.395 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__2/O[0]
                         net (fo=6, routed)           1.011    31.406    design_1_i/TEMP_positie_peddels/U0/position_y_10[16]
    SLICE_X98Y79         LUT2 (Prop_lut2_I0_O)        0.299    31.705 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1_i_2/O
                         net (fo=1, routed)           0.000    31.705    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1_i_2_n_0
    SLICE_X98Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.218 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    32.218    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1_n_0
    SLICE_X98Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    32.533 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__2/O[3]
                         net (fo=13, routed)          0.994    33.527    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__2_n_4
    SLICE_X99Y77         LUT2 (Prop_lut2_I1_O)        0.307    33.834 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__0_i_3/O
                         net (fo=1, routed)           0.000    33.834    design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__0_i_3_n_0
    SLICE_X99Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.384 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.384    design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__0_n_0
    SLICE_X99Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.498 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__1/CO[3]
                         net (fo=1, routed)           0.000    34.498    design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__1_n_0
    SLICE_X99Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.720 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__2/O[0]
                         net (fo=2, routed)           0.929    35.649    design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__2_n_7
    SLICE_X99Y83         LUT3 (Prop_lut3_I2_O)        0.324    35.973 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_1/O
                         net (fo=2, routed)           0.810    36.783    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_1_n_0
    SLICE_X99Y84         LUT4 (Prop_lut4_I0_O)        0.332    37.115 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_3/O
                         net (fo=1, routed)           0.000    37.115    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_3_n_0
    SLICE_X99Y84         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    37.539 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2/O[1]
                         net (fo=7, routed)           0.990    38.529    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_n_6
    SLICE_X98Y87         LUT4 (Prop_lut4_I2_O)        0.303    38.832 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_i_3/O
                         net (fo=1, routed)           0.000    38.832    design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_i_3_n_0
    SLICE_X98Y87         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    39.324 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3/CO[1]
                         net (fo=6, routed)           0.618    39.942    design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_n_2
    SLICE_X97Y84         LUT3 (Prop_lut3_I2_O)        0.332    40.274 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[8]_INST_0_i_1/O
                         net (fo=4, routed)           0.587    40.861    design_1_i/TEMP_positie_peddels/U0/position_y_1[8]_INST_0_i_1_n_0
    SLICE_X94Y84         LUT5 (Prop_lut5_I2_O)        0.124    40.985 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[3]_INST_0/O
                         net (fo=20, routed)          1.648    42.633    design_1_i/aanraking_herkennen_0/U0/positie_peddel_links[3]
    SLICE_X88Y82         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    43.018 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry/CO[3]
                         net (fo=1, routed)           0.000    43.018    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry_n_0
    SLICE_X88Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    43.331 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry__0/O[3]
                         net (fo=1, routed)           0.866    44.197    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry__0_n_4
    SLICE_X89Y83         LUT2 (Prop_lut2_I1_O)        0.306    44.503 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__0_i_1/O
                         net (fo=1, routed)           0.000    44.503    design_1_i/aanraking_herkennen_0/U0/__17_carry__0_i_1_n_0
    SLICE_X89Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.904 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__0/CO[3]
                         net (fo=1, routed)           0.000    44.904    design_1_i/aanraking_herkennen_0/U0/__17_carry__0_n_0
    SLICE_X89Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.175 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__1/CO[0]
                         net (fo=2, routed)           1.355    46.530    design_1_i/aanraking_herkennen_0/U0/__17_carry__1_n_3
    SLICE_X104Y88        LUT3 (Prop_lut3_I2_O)        0.373    46.903 f  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0_i_1/O
                         net (fo=1, routed)           0.500    47.403    design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0_i_1_n_0
    SLICE_X105Y88        LUT6 (Prop_lut6_I4_O)        0.124    47.527 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0/O
                         net (fo=33, routed)          1.711    49.239    design_1_i/score_counter_0/U0/side_touch
    SLICE_X113Y77        LUT2 (Prop_lut2_I0_O)        0.152    49.391 r  design_1_i/score_counter_0/U0/score_left_u[3]_i_9/O
                         net (fo=1, routed)           0.672    50.063    design_1_i/score_counter_0/U0/score_left_u[3]_i_9_n_0
    SLICE_X112Y77        LUT5 (Prop_lut5_I0_O)        0.326    50.389 r  design_1_i/score_counter_0/U0/score_left_u[3]_i_7/O
                         net (fo=1, routed)           0.282    50.671    design_1_i/score_counter_0/U0/score_left_u[3]_i_7_n_0
    SLICE_X112Y77        LUT5 (Prop_lut5_I4_O)        0.124    50.795 r  design_1_i/score_counter_0/U0/score_left_u[3]_i_1/O
                         net (fo=8, routed)           0.551    51.347    design_1_i/score_counter_0/U0/score_right_u
    SLICE_X108Y77        FDRE                                         r  design_1_i/score_counter_0/U0/score_right_u_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/score_counter_0/U0/score_right_u_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.347ns  (logic 20.571ns (40.063%)  route 30.776ns (59.937%))
  Logic Levels:           54  (CARRY4=26 DSP48E1=1 LDCE=1 LUT1=1 LUT2=4 LUT3=7 LUT4=4 LUT5=7 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y70        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]/G
    SLICE_X102Y70        LDCE (EnToQ_ldce_G_Q)        0.796     0.796 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]/Q
                         net (fo=3, routed)           1.394     2.190    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[11]
    SLICE_X103Y63        LUT1 (Prop_lut1_I0_O)        0.124     2.314 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_9/O
                         net (fo=1, routed)           0.000     2.314    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_9_n_0
    SLICE_X103Y63        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.712 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.712    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X103Y64        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.951 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[2]
                         net (fo=1, routed)           0.663     3.614    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[15]
    DSP48_X4Y24          DSP48E1 (Prop_dsp48e1_A[15]_P[7])
                                                      4.019     7.633 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[7]
                         net (fo=26, routed)          2.294     9.927    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_98
    SLICE_X112Y70        LUT3 (Prop_lut3_I2_O)        0.124    10.051 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_58/O
                         net (fo=1, routed)           0.802    10.853    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_58_n_0
    SLICE_X111Y71        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.379 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.379    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_26_n_0
    SLICE_X111Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.493 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.493    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_16_n_0
    SLICE_X111Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.607 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40/CO[3]
                         net (fo=1, routed)           0.000    11.607    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40_n_0
    SLICE_X111Y74        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.829 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_35/O[0]
                         net (fo=3, routed)           1.183    13.011    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_35_n_7
    SLICE_X106Y74        LUT3 (Prop_lut3_I1_O)        0.299    13.310 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38/O
                         net (fo=2, routed)           0.937    14.247    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38_n_0
    SLICE_X110Y73        LUT5 (Prop_lut5_I0_O)        0.150    14.397 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15/O
                         net (fo=2, routed)           0.863    15.261    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15_n_0
    SLICE_X109Y74        LUT6 (Prop_lut6_I0_O)        0.326    15.587 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    15.587    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_19_n_0
    SLICE_X109Y74        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.119 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.009    16.128    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4_n_0
    SLICE_X109Y75        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.367 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117/O[2]
                         net (fo=9, routed)           1.402    17.768    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117_n_5
    SLICE_X105Y72        LUT3 (Prop_lut3_I0_O)        0.332    18.100 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_111/O
                         net (fo=1, routed)           0.713    18.813    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_111_n_0
    SLICE_X107Y72        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    19.523 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.523    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54_n_0
    SLICE_X107Y73        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.857 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29/O[1]
                         net (fo=3, routed)           0.865    20.722    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29_n_6
    SLICE_X106Y73        LUT4 (Prop_lut4_I1_O)        0.303    21.025 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_28/O
                         net (fo=1, routed)           0.000    21.025    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_28_n_0
    SLICE_X106Y73        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.557 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.202    22.759    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X105Y73        LUT5 (Prop_lut5_I1_O)        0.152    22.911 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           0.860    23.772    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X105Y75        LUT5 (Prop_lut5_I4_O)        0.332    24.104 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0/O
                         net (fo=2, routed)           0.843    24.947    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[8]
    SLICE_X103Y76        LUT6 (Prop_lut6_I4_O)        0.124    25.071 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[8]_INST_0/O
                         net (fo=11, routed)          1.277    26.348    design_1_i/TEMP_positie_peddels/U0/value_1[8]
    SLICE_X101Y81        LUT4 (Prop_lut4_I1_O)        0.150    26.498 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__0_i_1/O
                         net (fo=2, routed)           1.293    27.792    design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__0_i_1_n_0
    SLICE_X100Y79        LUT5 (Prop_lut5_I0_O)        0.326    28.118 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__0_i_5/O
                         net (fo=1, routed)           0.000    28.118    design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__0_i_5_n_0
    SLICE_X100Y79        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.494 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.494    design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__0_n_0
    SLICE_X100Y80        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.817 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__1/O[1]
                         net (fo=2, routed)           0.649    29.466    design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__1_n_6
    SLICE_X101Y79        LUT3 (Prop_lut3_I2_O)        0.306    29.772 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__1_i_4/O
                         net (fo=1, routed)           0.000    29.772    design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__1_i_4_n_0
    SLICE_X101Y79        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.173 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.173    design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__1_n_0
    SLICE_X101Y80        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.395 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__2/O[0]
                         net (fo=6, routed)           1.011    31.406    design_1_i/TEMP_positie_peddels/U0/position_y_10[16]
    SLICE_X98Y79         LUT2 (Prop_lut2_I0_O)        0.299    31.705 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1_i_2/O
                         net (fo=1, routed)           0.000    31.705    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1_i_2_n_0
    SLICE_X98Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.218 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    32.218    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1_n_0
    SLICE_X98Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    32.533 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__2/O[3]
                         net (fo=13, routed)          0.994    33.527    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__2_n_4
    SLICE_X99Y77         LUT2 (Prop_lut2_I1_O)        0.307    33.834 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__0_i_3/O
                         net (fo=1, routed)           0.000    33.834    design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__0_i_3_n_0
    SLICE_X99Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.384 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.384    design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__0_n_0
    SLICE_X99Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.498 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__1/CO[3]
                         net (fo=1, routed)           0.000    34.498    design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__1_n_0
    SLICE_X99Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.720 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__2/O[0]
                         net (fo=2, routed)           0.929    35.649    design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__2_n_7
    SLICE_X99Y83         LUT3 (Prop_lut3_I2_O)        0.324    35.973 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_1/O
                         net (fo=2, routed)           0.810    36.783    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_1_n_0
    SLICE_X99Y84         LUT4 (Prop_lut4_I0_O)        0.332    37.115 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_3/O
                         net (fo=1, routed)           0.000    37.115    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_3_n_0
    SLICE_X99Y84         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    37.539 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2/O[1]
                         net (fo=7, routed)           0.990    38.529    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_n_6
    SLICE_X98Y87         LUT4 (Prop_lut4_I2_O)        0.303    38.832 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_i_3/O
                         net (fo=1, routed)           0.000    38.832    design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_i_3_n_0
    SLICE_X98Y87         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    39.324 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3/CO[1]
                         net (fo=6, routed)           0.618    39.942    design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_n_2
    SLICE_X97Y84         LUT3 (Prop_lut3_I2_O)        0.332    40.274 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[8]_INST_0_i_1/O
                         net (fo=4, routed)           0.587    40.861    design_1_i/TEMP_positie_peddels/U0/position_y_1[8]_INST_0_i_1_n_0
    SLICE_X94Y84         LUT5 (Prop_lut5_I2_O)        0.124    40.985 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[3]_INST_0/O
                         net (fo=20, routed)          1.648    42.633    design_1_i/aanraking_herkennen_0/U0/positie_peddel_links[3]
    SLICE_X88Y82         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    43.018 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry/CO[3]
                         net (fo=1, routed)           0.000    43.018    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry_n_0
    SLICE_X88Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    43.331 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry__0/O[3]
                         net (fo=1, routed)           0.866    44.197    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry__0_n_4
    SLICE_X89Y83         LUT2 (Prop_lut2_I1_O)        0.306    44.503 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__0_i_1/O
                         net (fo=1, routed)           0.000    44.503    design_1_i/aanraking_herkennen_0/U0/__17_carry__0_i_1_n_0
    SLICE_X89Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.904 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__0/CO[3]
                         net (fo=1, routed)           0.000    44.904    design_1_i/aanraking_herkennen_0/U0/__17_carry__0_n_0
    SLICE_X89Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.175 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__1/CO[0]
                         net (fo=2, routed)           1.355    46.530    design_1_i/aanraking_herkennen_0/U0/__17_carry__1_n_3
    SLICE_X104Y88        LUT3 (Prop_lut3_I2_O)        0.373    46.903 f  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0_i_1/O
                         net (fo=1, routed)           0.500    47.403    design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0_i_1_n_0
    SLICE_X105Y88        LUT6 (Prop_lut6_I4_O)        0.124    47.527 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0/O
                         net (fo=33, routed)          1.711    49.239    design_1_i/score_counter_0/U0/side_touch
    SLICE_X113Y77        LUT2 (Prop_lut2_I0_O)        0.152    49.391 r  design_1_i/score_counter_0/U0/score_left_u[3]_i_9/O
                         net (fo=1, routed)           0.672    50.063    design_1_i/score_counter_0/U0/score_left_u[3]_i_9_n_0
    SLICE_X112Y77        LUT5 (Prop_lut5_I0_O)        0.326    50.389 r  design_1_i/score_counter_0/U0/score_left_u[3]_i_7/O
                         net (fo=1, routed)           0.282    50.671    design_1_i/score_counter_0/U0/score_left_u[3]_i_7_n_0
    SLICE_X112Y77        LUT5 (Prop_lut5_I4_O)        0.124    50.795 r  design_1_i/score_counter_0/U0/score_left_u[3]_i_1/O
                         net (fo=8, routed)           0.551    51.347    design_1_i/score_counter_0/U0/score_right_u
    SLICE_X108Y77        FDRE                                         r  design_1_i/score_counter_0/U0/score_right_u_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/score_counter_0/U0/score_right_u_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.347ns  (logic 20.571ns (40.063%)  route 30.776ns (59.937%))
  Logic Levels:           54  (CARRY4=26 DSP48E1=1 LDCE=1 LUT1=1 LUT2=4 LUT3=7 LUT4=4 LUT5=7 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y70        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]/G
    SLICE_X102Y70        LDCE (EnToQ_ldce_G_Q)        0.796     0.796 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]/Q
                         net (fo=3, routed)           1.394     2.190    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[11]
    SLICE_X103Y63        LUT1 (Prop_lut1_I0_O)        0.124     2.314 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_9/O
                         net (fo=1, routed)           0.000     2.314    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_9_n_0
    SLICE_X103Y63        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.712 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.712    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X103Y64        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.951 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[2]
                         net (fo=1, routed)           0.663     3.614    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[15]
    DSP48_X4Y24          DSP48E1 (Prop_dsp48e1_A[15]_P[7])
                                                      4.019     7.633 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[7]
                         net (fo=26, routed)          2.294     9.927    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_98
    SLICE_X112Y70        LUT3 (Prop_lut3_I2_O)        0.124    10.051 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_58/O
                         net (fo=1, routed)           0.802    10.853    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_58_n_0
    SLICE_X111Y71        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.379 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.379    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_26_n_0
    SLICE_X111Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.493 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.493    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_16_n_0
    SLICE_X111Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.607 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40/CO[3]
                         net (fo=1, routed)           0.000    11.607    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40_n_0
    SLICE_X111Y74        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.829 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_35/O[0]
                         net (fo=3, routed)           1.183    13.011    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_35_n_7
    SLICE_X106Y74        LUT3 (Prop_lut3_I1_O)        0.299    13.310 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38/O
                         net (fo=2, routed)           0.937    14.247    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38_n_0
    SLICE_X110Y73        LUT5 (Prop_lut5_I0_O)        0.150    14.397 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15/O
                         net (fo=2, routed)           0.863    15.261    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15_n_0
    SLICE_X109Y74        LUT6 (Prop_lut6_I0_O)        0.326    15.587 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    15.587    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_19_n_0
    SLICE_X109Y74        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.119 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.009    16.128    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4_n_0
    SLICE_X109Y75        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.367 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117/O[2]
                         net (fo=9, routed)           1.402    17.768    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117_n_5
    SLICE_X105Y72        LUT3 (Prop_lut3_I0_O)        0.332    18.100 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_111/O
                         net (fo=1, routed)           0.713    18.813    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_111_n_0
    SLICE_X107Y72        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    19.523 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.523    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54_n_0
    SLICE_X107Y73        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.857 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29/O[1]
                         net (fo=3, routed)           0.865    20.722    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29_n_6
    SLICE_X106Y73        LUT4 (Prop_lut4_I1_O)        0.303    21.025 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_28/O
                         net (fo=1, routed)           0.000    21.025    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_28_n_0
    SLICE_X106Y73        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.557 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.202    22.759    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X105Y73        LUT5 (Prop_lut5_I1_O)        0.152    22.911 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           0.860    23.772    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X105Y75        LUT5 (Prop_lut5_I4_O)        0.332    24.104 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0/O
                         net (fo=2, routed)           0.843    24.947    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[8]
    SLICE_X103Y76        LUT6 (Prop_lut6_I4_O)        0.124    25.071 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[8]_INST_0/O
                         net (fo=11, routed)          1.277    26.348    design_1_i/TEMP_positie_peddels/U0/value_1[8]
    SLICE_X101Y81        LUT4 (Prop_lut4_I1_O)        0.150    26.498 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__0_i_1/O
                         net (fo=2, routed)           1.293    27.792    design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__0_i_1_n_0
    SLICE_X100Y79        LUT5 (Prop_lut5_I0_O)        0.326    28.118 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__0_i_5/O
                         net (fo=1, routed)           0.000    28.118    design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__0_i_5_n_0
    SLICE_X100Y79        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.494 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.494    design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__0_n_0
    SLICE_X100Y80        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.817 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__1/O[1]
                         net (fo=2, routed)           0.649    29.466    design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__1_n_6
    SLICE_X101Y79        LUT3 (Prop_lut3_I2_O)        0.306    29.772 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__1_i_4/O
                         net (fo=1, routed)           0.000    29.772    design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__1_i_4_n_0
    SLICE_X101Y79        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.173 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.173    design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__1_n_0
    SLICE_X101Y80        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.395 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__2/O[0]
                         net (fo=6, routed)           1.011    31.406    design_1_i/TEMP_positie_peddels/U0/position_y_10[16]
    SLICE_X98Y79         LUT2 (Prop_lut2_I0_O)        0.299    31.705 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1_i_2/O
                         net (fo=1, routed)           0.000    31.705    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1_i_2_n_0
    SLICE_X98Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.218 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    32.218    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1_n_0
    SLICE_X98Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    32.533 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__2/O[3]
                         net (fo=13, routed)          0.994    33.527    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__2_n_4
    SLICE_X99Y77         LUT2 (Prop_lut2_I1_O)        0.307    33.834 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__0_i_3/O
                         net (fo=1, routed)           0.000    33.834    design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__0_i_3_n_0
    SLICE_X99Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.384 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.384    design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__0_n_0
    SLICE_X99Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.498 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__1/CO[3]
                         net (fo=1, routed)           0.000    34.498    design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__1_n_0
    SLICE_X99Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.720 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__2/O[0]
                         net (fo=2, routed)           0.929    35.649    design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__2_n_7
    SLICE_X99Y83         LUT3 (Prop_lut3_I2_O)        0.324    35.973 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_1/O
                         net (fo=2, routed)           0.810    36.783    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_1_n_0
    SLICE_X99Y84         LUT4 (Prop_lut4_I0_O)        0.332    37.115 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_3/O
                         net (fo=1, routed)           0.000    37.115    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_3_n_0
    SLICE_X99Y84         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    37.539 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2/O[1]
                         net (fo=7, routed)           0.990    38.529    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_n_6
    SLICE_X98Y87         LUT4 (Prop_lut4_I2_O)        0.303    38.832 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_i_3/O
                         net (fo=1, routed)           0.000    38.832    design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_i_3_n_0
    SLICE_X98Y87         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    39.324 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3/CO[1]
                         net (fo=6, routed)           0.618    39.942    design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_n_2
    SLICE_X97Y84         LUT3 (Prop_lut3_I2_O)        0.332    40.274 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[8]_INST_0_i_1/O
                         net (fo=4, routed)           0.587    40.861    design_1_i/TEMP_positie_peddels/U0/position_y_1[8]_INST_0_i_1_n_0
    SLICE_X94Y84         LUT5 (Prop_lut5_I2_O)        0.124    40.985 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[3]_INST_0/O
                         net (fo=20, routed)          1.648    42.633    design_1_i/aanraking_herkennen_0/U0/positie_peddel_links[3]
    SLICE_X88Y82         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    43.018 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry/CO[3]
                         net (fo=1, routed)           0.000    43.018    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry_n_0
    SLICE_X88Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    43.331 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry__0/O[3]
                         net (fo=1, routed)           0.866    44.197    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry__0_n_4
    SLICE_X89Y83         LUT2 (Prop_lut2_I1_O)        0.306    44.503 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__0_i_1/O
                         net (fo=1, routed)           0.000    44.503    design_1_i/aanraking_herkennen_0/U0/__17_carry__0_i_1_n_0
    SLICE_X89Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.904 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__0/CO[3]
                         net (fo=1, routed)           0.000    44.904    design_1_i/aanraking_herkennen_0/U0/__17_carry__0_n_0
    SLICE_X89Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.175 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__1/CO[0]
                         net (fo=2, routed)           1.355    46.530    design_1_i/aanraking_herkennen_0/U0/__17_carry__1_n_3
    SLICE_X104Y88        LUT3 (Prop_lut3_I2_O)        0.373    46.903 f  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0_i_1/O
                         net (fo=1, routed)           0.500    47.403    design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0_i_1_n_0
    SLICE_X105Y88        LUT6 (Prop_lut6_I4_O)        0.124    47.527 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0/O
                         net (fo=33, routed)          1.711    49.239    design_1_i/score_counter_0/U0/side_touch
    SLICE_X113Y77        LUT2 (Prop_lut2_I0_O)        0.152    49.391 r  design_1_i/score_counter_0/U0/score_left_u[3]_i_9/O
                         net (fo=1, routed)           0.672    50.063    design_1_i/score_counter_0/U0/score_left_u[3]_i_9_n_0
    SLICE_X112Y77        LUT5 (Prop_lut5_I0_O)        0.326    50.389 r  design_1_i/score_counter_0/U0/score_left_u[3]_i_7/O
                         net (fo=1, routed)           0.282    50.671    design_1_i/score_counter_0/U0/score_left_u[3]_i_7_n_0
    SLICE_X112Y77        LUT5 (Prop_lut5_I4_O)        0.124    50.795 r  design_1_i/score_counter_0/U0/score_left_u[3]_i_1/O
                         net (fo=8, routed)           0.551    51.347    design_1_i/score_counter_0/U0/score_right_u
    SLICE_X108Y77        FDRE                                         r  design_1_i/score_counter_0/U0/score_right_u_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/score_counter_0/U0/score_right_u_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.347ns  (logic 20.571ns (40.063%)  route 30.776ns (59.937%))
  Logic Levels:           54  (CARRY4=26 DSP48E1=1 LDCE=1 LUT1=1 LUT2=4 LUT3=7 LUT4=4 LUT5=7 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y70        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]/G
    SLICE_X102Y70        LDCE (EnToQ_ldce_G_Q)        0.796     0.796 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]/Q
                         net (fo=3, routed)           1.394     2.190    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[11]
    SLICE_X103Y63        LUT1 (Prop_lut1_I0_O)        0.124     2.314 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_9/O
                         net (fo=1, routed)           0.000     2.314    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_9_n_0
    SLICE_X103Y63        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.712 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.712    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X103Y64        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.951 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[2]
                         net (fo=1, routed)           0.663     3.614    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[15]
    DSP48_X4Y24          DSP48E1 (Prop_dsp48e1_A[15]_P[7])
                                                      4.019     7.633 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[7]
                         net (fo=26, routed)          2.294     9.927    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_98
    SLICE_X112Y70        LUT3 (Prop_lut3_I2_O)        0.124    10.051 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_58/O
                         net (fo=1, routed)           0.802    10.853    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_58_n_0
    SLICE_X111Y71        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.379 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.379    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_26_n_0
    SLICE_X111Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.493 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.493    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_16_n_0
    SLICE_X111Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.607 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40/CO[3]
                         net (fo=1, routed)           0.000    11.607    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40_n_0
    SLICE_X111Y74        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.829 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_35/O[0]
                         net (fo=3, routed)           1.183    13.011    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_35_n_7
    SLICE_X106Y74        LUT3 (Prop_lut3_I1_O)        0.299    13.310 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38/O
                         net (fo=2, routed)           0.937    14.247    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38_n_0
    SLICE_X110Y73        LUT5 (Prop_lut5_I0_O)        0.150    14.397 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15/O
                         net (fo=2, routed)           0.863    15.261    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15_n_0
    SLICE_X109Y74        LUT6 (Prop_lut6_I0_O)        0.326    15.587 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    15.587    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_19_n_0
    SLICE_X109Y74        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.119 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.009    16.128    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4_n_0
    SLICE_X109Y75        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.367 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117/O[2]
                         net (fo=9, routed)           1.402    17.768    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117_n_5
    SLICE_X105Y72        LUT3 (Prop_lut3_I0_O)        0.332    18.100 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_111/O
                         net (fo=1, routed)           0.713    18.813    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_111_n_0
    SLICE_X107Y72        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    19.523 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.523    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54_n_0
    SLICE_X107Y73        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.857 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29/O[1]
                         net (fo=3, routed)           0.865    20.722    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29_n_6
    SLICE_X106Y73        LUT4 (Prop_lut4_I1_O)        0.303    21.025 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_28/O
                         net (fo=1, routed)           0.000    21.025    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_28_n_0
    SLICE_X106Y73        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.557 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.202    22.759    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X105Y73        LUT5 (Prop_lut5_I1_O)        0.152    22.911 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           0.860    23.772    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X105Y75        LUT5 (Prop_lut5_I4_O)        0.332    24.104 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0/O
                         net (fo=2, routed)           0.843    24.947    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[8]
    SLICE_X103Y76        LUT6 (Prop_lut6_I4_O)        0.124    25.071 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[8]_INST_0/O
                         net (fo=11, routed)          1.277    26.348    design_1_i/TEMP_positie_peddels/U0/value_1[8]
    SLICE_X101Y81        LUT4 (Prop_lut4_I1_O)        0.150    26.498 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__0_i_1/O
                         net (fo=2, routed)           1.293    27.792    design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__0_i_1_n_0
    SLICE_X100Y79        LUT5 (Prop_lut5_I0_O)        0.326    28.118 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__0_i_5/O
                         net (fo=1, routed)           0.000    28.118    design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__0_i_5_n_0
    SLICE_X100Y79        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.494 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.494    design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__0_n_0
    SLICE_X100Y80        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.817 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__1/O[1]
                         net (fo=2, routed)           0.649    29.466    design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__1_n_6
    SLICE_X101Y79        LUT3 (Prop_lut3_I2_O)        0.306    29.772 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__1_i_4/O
                         net (fo=1, routed)           0.000    29.772    design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__1_i_4_n_0
    SLICE_X101Y79        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.173 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.173    design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__1_n_0
    SLICE_X101Y80        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.395 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__2/O[0]
                         net (fo=6, routed)           1.011    31.406    design_1_i/TEMP_positie_peddels/U0/position_y_10[16]
    SLICE_X98Y79         LUT2 (Prop_lut2_I0_O)        0.299    31.705 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1_i_2/O
                         net (fo=1, routed)           0.000    31.705    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1_i_2_n_0
    SLICE_X98Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.218 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    32.218    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1_n_0
    SLICE_X98Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    32.533 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__2/O[3]
                         net (fo=13, routed)          0.994    33.527    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__2_n_4
    SLICE_X99Y77         LUT2 (Prop_lut2_I1_O)        0.307    33.834 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__0_i_3/O
                         net (fo=1, routed)           0.000    33.834    design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__0_i_3_n_0
    SLICE_X99Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.384 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.384    design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__0_n_0
    SLICE_X99Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.498 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__1/CO[3]
                         net (fo=1, routed)           0.000    34.498    design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__1_n_0
    SLICE_X99Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.720 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__2/O[0]
                         net (fo=2, routed)           0.929    35.649    design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__2_n_7
    SLICE_X99Y83         LUT3 (Prop_lut3_I2_O)        0.324    35.973 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_1/O
                         net (fo=2, routed)           0.810    36.783    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_1_n_0
    SLICE_X99Y84         LUT4 (Prop_lut4_I0_O)        0.332    37.115 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_3/O
                         net (fo=1, routed)           0.000    37.115    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_3_n_0
    SLICE_X99Y84         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    37.539 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2/O[1]
                         net (fo=7, routed)           0.990    38.529    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_n_6
    SLICE_X98Y87         LUT4 (Prop_lut4_I2_O)        0.303    38.832 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_i_3/O
                         net (fo=1, routed)           0.000    38.832    design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_i_3_n_0
    SLICE_X98Y87         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    39.324 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3/CO[1]
                         net (fo=6, routed)           0.618    39.942    design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_n_2
    SLICE_X97Y84         LUT3 (Prop_lut3_I2_O)        0.332    40.274 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[8]_INST_0_i_1/O
                         net (fo=4, routed)           0.587    40.861    design_1_i/TEMP_positie_peddels/U0/position_y_1[8]_INST_0_i_1_n_0
    SLICE_X94Y84         LUT5 (Prop_lut5_I2_O)        0.124    40.985 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[3]_INST_0/O
                         net (fo=20, routed)          1.648    42.633    design_1_i/aanraking_herkennen_0/U0/positie_peddel_links[3]
    SLICE_X88Y82         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    43.018 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry/CO[3]
                         net (fo=1, routed)           0.000    43.018    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry_n_0
    SLICE_X88Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    43.331 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry__0/O[3]
                         net (fo=1, routed)           0.866    44.197    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry__0_n_4
    SLICE_X89Y83         LUT2 (Prop_lut2_I1_O)        0.306    44.503 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__0_i_1/O
                         net (fo=1, routed)           0.000    44.503    design_1_i/aanraking_herkennen_0/U0/__17_carry__0_i_1_n_0
    SLICE_X89Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.904 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__0/CO[3]
                         net (fo=1, routed)           0.000    44.904    design_1_i/aanraking_herkennen_0/U0/__17_carry__0_n_0
    SLICE_X89Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.175 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__1/CO[0]
                         net (fo=2, routed)           1.355    46.530    design_1_i/aanraking_herkennen_0/U0/__17_carry__1_n_3
    SLICE_X104Y88        LUT3 (Prop_lut3_I2_O)        0.373    46.903 f  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0_i_1/O
                         net (fo=1, routed)           0.500    47.403    design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0_i_1_n_0
    SLICE_X105Y88        LUT6 (Prop_lut6_I4_O)        0.124    47.527 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0/O
                         net (fo=33, routed)          1.711    49.239    design_1_i/score_counter_0/U0/side_touch
    SLICE_X113Y77        LUT2 (Prop_lut2_I0_O)        0.152    49.391 r  design_1_i/score_counter_0/U0/score_left_u[3]_i_9/O
                         net (fo=1, routed)           0.672    50.063    design_1_i/score_counter_0/U0/score_left_u[3]_i_9_n_0
    SLICE_X112Y77        LUT5 (Prop_lut5_I0_O)        0.326    50.389 r  design_1_i/score_counter_0/U0/score_left_u[3]_i_7/O
                         net (fo=1, routed)           0.282    50.671    design_1_i/score_counter_0/U0/score_left_u[3]_i_7_n_0
    SLICE_X112Y77        LUT5 (Prop_lut5_I4_O)        0.124    50.795 r  design_1_i/score_counter_0/U0/score_left_u[3]_i_1/O
                         net (fo=8, routed)           0.551    51.347    design_1_i/score_counter_0/U0/score_right_u
    SLICE_X108Y77        FDRE                                         r  design_1_i/score_counter_0/U0/score_right_u_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/positie_balletje_0/U0/y_pos_reg[1]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.814ns  (logic 20.217ns (39.786%)  route 30.597ns (60.214%))
  Logic Levels:           53  (CARRY4=26 DSP48E1=1 LDCE=1 LUT1=1 LUT2=4 LUT3=7 LUT4=4 LUT5=6 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y70        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]/G
    SLICE_X102Y70        LDCE (EnToQ_ldce_G_Q)        0.796     0.796 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]/Q
                         net (fo=3, routed)           1.394     2.190    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[11]
    SLICE_X103Y63        LUT1 (Prop_lut1_I0_O)        0.124     2.314 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_9/O
                         net (fo=1, routed)           0.000     2.314    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_9_n_0
    SLICE_X103Y63        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.712 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.712    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X103Y64        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.951 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[2]
                         net (fo=1, routed)           0.663     3.614    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[15]
    DSP48_X4Y24          DSP48E1 (Prop_dsp48e1_A[15]_P[7])
                                                      4.019     7.633 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[7]
                         net (fo=26, routed)          2.294     9.927    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_98
    SLICE_X112Y70        LUT3 (Prop_lut3_I2_O)        0.124    10.051 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_58/O
                         net (fo=1, routed)           0.802    10.853    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_58_n_0
    SLICE_X111Y71        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.379 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.379    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_26_n_0
    SLICE_X111Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.493 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.493    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_16_n_0
    SLICE_X111Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.607 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40/CO[3]
                         net (fo=1, routed)           0.000    11.607    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40_n_0
    SLICE_X111Y74        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.829 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_35/O[0]
                         net (fo=3, routed)           1.183    13.011    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_35_n_7
    SLICE_X106Y74        LUT3 (Prop_lut3_I1_O)        0.299    13.310 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38/O
                         net (fo=2, routed)           0.937    14.247    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38_n_0
    SLICE_X110Y73        LUT5 (Prop_lut5_I0_O)        0.150    14.397 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15/O
                         net (fo=2, routed)           0.863    15.261    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15_n_0
    SLICE_X109Y74        LUT6 (Prop_lut6_I0_O)        0.326    15.587 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    15.587    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_19_n_0
    SLICE_X109Y74        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.119 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.009    16.128    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4_n_0
    SLICE_X109Y75        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.367 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117/O[2]
                         net (fo=9, routed)           1.402    17.768    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117_n_5
    SLICE_X105Y72        LUT3 (Prop_lut3_I0_O)        0.332    18.100 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_111/O
                         net (fo=1, routed)           0.713    18.813    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_111_n_0
    SLICE_X107Y72        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    19.523 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.523    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54_n_0
    SLICE_X107Y73        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.857 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29/O[1]
                         net (fo=3, routed)           0.865    20.722    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29_n_6
    SLICE_X106Y73        LUT4 (Prop_lut4_I1_O)        0.303    21.025 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_28/O
                         net (fo=1, routed)           0.000    21.025    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_28_n_0
    SLICE_X106Y73        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.557 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.202    22.759    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X105Y73        LUT5 (Prop_lut5_I1_O)        0.152    22.911 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           0.860    23.772    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X105Y75        LUT5 (Prop_lut5_I4_O)        0.332    24.104 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0/O
                         net (fo=2, routed)           0.843    24.947    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[8]
    SLICE_X103Y76        LUT6 (Prop_lut6_I4_O)        0.124    25.071 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[8]_INST_0/O
                         net (fo=11, routed)          1.277    26.348    design_1_i/TEMP_positie_peddels/U0/value_1[8]
    SLICE_X101Y81        LUT4 (Prop_lut4_I1_O)        0.150    26.498 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__0_i_1/O
                         net (fo=2, routed)           1.293    27.792    design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__0_i_1_n_0
    SLICE_X100Y79        LUT5 (Prop_lut5_I0_O)        0.326    28.118 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__0_i_5/O
                         net (fo=1, routed)           0.000    28.118    design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__0_i_5_n_0
    SLICE_X100Y79        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.494 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.494    design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__0_n_0
    SLICE_X100Y80        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.817 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__1/O[1]
                         net (fo=2, routed)           0.649    29.466    design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__1_n_6
    SLICE_X101Y79        LUT3 (Prop_lut3_I2_O)        0.306    29.772 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__1_i_4/O
                         net (fo=1, routed)           0.000    29.772    design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__1_i_4_n_0
    SLICE_X101Y79        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.173 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.173    design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__1_n_0
    SLICE_X101Y80        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.395 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__2/O[0]
                         net (fo=6, routed)           1.011    31.406    design_1_i/TEMP_positie_peddels/U0/position_y_10[16]
    SLICE_X98Y79         LUT2 (Prop_lut2_I0_O)        0.299    31.705 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1_i_2/O
                         net (fo=1, routed)           0.000    31.705    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1_i_2_n_0
    SLICE_X98Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.218 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    32.218    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1_n_0
    SLICE_X98Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    32.533 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__2/O[3]
                         net (fo=13, routed)          0.994    33.527    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__2_n_4
    SLICE_X99Y77         LUT2 (Prop_lut2_I1_O)        0.307    33.834 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__0_i_3/O
                         net (fo=1, routed)           0.000    33.834    design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__0_i_3_n_0
    SLICE_X99Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.384 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.384    design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__0_n_0
    SLICE_X99Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.498 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__1/CO[3]
                         net (fo=1, routed)           0.000    34.498    design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__1_n_0
    SLICE_X99Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.720 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__2/O[0]
                         net (fo=2, routed)           0.929    35.649    design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__2_n_7
    SLICE_X99Y83         LUT3 (Prop_lut3_I2_O)        0.324    35.973 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_1/O
                         net (fo=2, routed)           0.810    36.783    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_1_n_0
    SLICE_X99Y84         LUT4 (Prop_lut4_I0_O)        0.332    37.115 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_3/O
                         net (fo=1, routed)           0.000    37.115    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_3_n_0
    SLICE_X99Y84         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    37.539 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2/O[1]
                         net (fo=7, routed)           0.990    38.529    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_n_6
    SLICE_X98Y87         LUT4 (Prop_lut4_I2_O)        0.303    38.832 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_i_3/O
                         net (fo=1, routed)           0.000    38.832    design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_i_3_n_0
    SLICE_X98Y87         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    39.324 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3/CO[1]
                         net (fo=6, routed)           0.618    39.942    design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_n_2
    SLICE_X97Y84         LUT3 (Prop_lut3_I2_O)        0.332    40.274 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[8]_INST_0_i_1/O
                         net (fo=4, routed)           0.587    40.861    design_1_i/TEMP_positie_peddels/U0/position_y_1[8]_INST_0_i_1_n_0
    SLICE_X94Y84         LUT5 (Prop_lut5_I2_O)        0.124    40.985 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[3]_INST_0/O
                         net (fo=20, routed)          1.648    42.633    design_1_i/aanraking_herkennen_0/U0/positie_peddel_links[3]
    SLICE_X88Y82         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    43.018 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry/CO[3]
                         net (fo=1, routed)           0.000    43.018    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry_n_0
    SLICE_X88Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    43.331 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry__0/O[3]
                         net (fo=1, routed)           0.866    44.197    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry__0_n_4
    SLICE_X89Y83         LUT2 (Prop_lut2_I1_O)        0.306    44.503 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__0_i_1/O
                         net (fo=1, routed)           0.000    44.503    design_1_i/aanraking_herkennen_0/U0/__17_carry__0_i_1_n_0
    SLICE_X89Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.904 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__0/CO[3]
                         net (fo=1, routed)           0.000    44.904    design_1_i/aanraking_herkennen_0/U0/__17_carry__0_n_0
    SLICE_X89Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.175 f  design_1_i/aanraking_herkennen_0/U0/__17_carry__1/CO[0]
                         net (fo=2, routed)           1.355    46.530    design_1_i/aanraking_herkennen_0/U0/__17_carry__1_n_3
    SLICE_X104Y88        LUT3 (Prop_lut3_I2_O)        0.373    46.903 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0_i_1/O
                         net (fo=1, routed)           0.500    47.403    design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0_i_1_n_0
    SLICE_X105Y88        LUT6 (Prop_lut6_I4_O)        0.124    47.527 f  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0/O
                         net (fo=33, routed)          0.923    48.451    design_1_i/positie_balletje_0/U0/side_touch
    SLICE_X106Y90        LUT2 (Prop_lut2_I1_O)        0.124    48.575 r  design_1_i/positie_balletje_0/U0/angle[3]_i_3/O
                         net (fo=14, routed)          2.116    50.690    design_1_i/positie_balletje_0/U0/angle[3]_i_3_n_0
    SLICE_X92Y87         LUT5 (Prop_lut5_I1_O)        0.124    50.814 r  design_1_i/positie_balletje_0/U0/y_pos[1]_C_i_1/O
                         net (fo=1, routed)           0.000    50.814    design_1_i/positie_balletje_0/U0/y_pos[1]_C_i_1_n_0
    SLICE_X92Y87         FDCE                                         r  design_1_i/positie_balletje_0/U0/y_pos_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/positie_balletje_0/U0/y_pos_reg[0]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.758ns  (logic 20.217ns (39.830%)  route 30.541ns (60.170%))
  Logic Levels:           53  (CARRY4=26 DSP48E1=1 LDCE=1 LUT1=1 LUT2=4 LUT3=7 LUT4=5 LUT5=5 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y70        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]/G
    SLICE_X102Y70        LDCE (EnToQ_ldce_G_Q)        0.796     0.796 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]/Q
                         net (fo=3, routed)           1.394     2.190    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[11]
    SLICE_X103Y63        LUT1 (Prop_lut1_I0_O)        0.124     2.314 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_9/O
                         net (fo=1, routed)           0.000     2.314    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_9_n_0
    SLICE_X103Y63        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.712 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.712    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X103Y64        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.951 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[2]
                         net (fo=1, routed)           0.663     3.614    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[15]
    DSP48_X4Y24          DSP48E1 (Prop_dsp48e1_A[15]_P[7])
                                                      4.019     7.633 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[7]
                         net (fo=26, routed)          2.294     9.927    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_98
    SLICE_X112Y70        LUT3 (Prop_lut3_I2_O)        0.124    10.051 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_58/O
                         net (fo=1, routed)           0.802    10.853    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_58_n_0
    SLICE_X111Y71        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.379 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.379    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_26_n_0
    SLICE_X111Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.493 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.493    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_16_n_0
    SLICE_X111Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.607 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40/CO[3]
                         net (fo=1, routed)           0.000    11.607    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40_n_0
    SLICE_X111Y74        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.829 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_35/O[0]
                         net (fo=3, routed)           1.183    13.011    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_35_n_7
    SLICE_X106Y74        LUT3 (Prop_lut3_I1_O)        0.299    13.310 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38/O
                         net (fo=2, routed)           0.937    14.247    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38_n_0
    SLICE_X110Y73        LUT5 (Prop_lut5_I0_O)        0.150    14.397 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15/O
                         net (fo=2, routed)           0.863    15.261    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15_n_0
    SLICE_X109Y74        LUT6 (Prop_lut6_I0_O)        0.326    15.587 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    15.587    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_19_n_0
    SLICE_X109Y74        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.119 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.009    16.128    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4_n_0
    SLICE_X109Y75        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.367 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117/O[2]
                         net (fo=9, routed)           1.402    17.768    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117_n_5
    SLICE_X105Y72        LUT3 (Prop_lut3_I0_O)        0.332    18.100 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_111/O
                         net (fo=1, routed)           0.713    18.813    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_111_n_0
    SLICE_X107Y72        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    19.523 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.523    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54_n_0
    SLICE_X107Y73        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.857 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29/O[1]
                         net (fo=3, routed)           0.865    20.722    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29_n_6
    SLICE_X106Y73        LUT4 (Prop_lut4_I1_O)        0.303    21.025 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_28/O
                         net (fo=1, routed)           0.000    21.025    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_28_n_0
    SLICE_X106Y73        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.557 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.202    22.759    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X105Y73        LUT5 (Prop_lut5_I1_O)        0.152    22.911 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           0.860    23.772    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X105Y75        LUT5 (Prop_lut5_I4_O)        0.332    24.104 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0/O
                         net (fo=2, routed)           0.843    24.947    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[8]
    SLICE_X103Y76        LUT6 (Prop_lut6_I4_O)        0.124    25.071 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[8]_INST_0/O
                         net (fo=11, routed)          1.277    26.348    design_1_i/TEMP_positie_peddels/U0/value_1[8]
    SLICE_X101Y81        LUT4 (Prop_lut4_I1_O)        0.150    26.498 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__0_i_1/O
                         net (fo=2, routed)           1.293    27.792    design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__0_i_1_n_0
    SLICE_X100Y79        LUT5 (Prop_lut5_I0_O)        0.326    28.118 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__0_i_5/O
                         net (fo=1, routed)           0.000    28.118    design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__0_i_5_n_0
    SLICE_X100Y79        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.494 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.494    design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__0_n_0
    SLICE_X100Y80        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.817 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__1/O[1]
                         net (fo=2, routed)           0.649    29.466    design_1_i/TEMP_positie_peddels/U0/position_y_10__66_carry__1_n_6
    SLICE_X101Y79        LUT3 (Prop_lut3_I2_O)        0.306    29.772 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__1_i_4/O
                         net (fo=1, routed)           0.000    29.772    design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__1_i_4_n_0
    SLICE_X101Y79        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.173 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.173    design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__1_n_0
    SLICE_X101Y80        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.395 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__2/O[0]
                         net (fo=6, routed)           1.011    31.406    design_1_i/TEMP_positie_peddels/U0/position_y_10[16]
    SLICE_X98Y79         LUT2 (Prop_lut2_I0_O)        0.299    31.705 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1_i_2/O
                         net (fo=1, routed)           0.000    31.705    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1_i_2_n_0
    SLICE_X98Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.218 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    32.218    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1_n_0
    SLICE_X98Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    32.533 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__2/O[3]
                         net (fo=13, routed)          0.994    33.527    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__2_n_4
    SLICE_X99Y77         LUT2 (Prop_lut2_I1_O)        0.307    33.834 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__0_i_3/O
                         net (fo=1, routed)           0.000    33.834    design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__0_i_3_n_0
    SLICE_X99Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.384 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.384    design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__0_n_0
    SLICE_X99Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.498 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__1/CO[3]
                         net (fo=1, routed)           0.000    34.498    design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__1_n_0
    SLICE_X99Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.720 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__2/O[0]
                         net (fo=2, routed)           0.929    35.649    design_1_i/TEMP_positie_peddels/U0/position_y_1__62_carry__2_n_7
    SLICE_X99Y83         LUT3 (Prop_lut3_I2_O)        0.324    35.973 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_1/O
                         net (fo=2, routed)           0.810    36.783    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_1_n_0
    SLICE_X99Y84         LUT4 (Prop_lut4_I0_O)        0.332    37.115 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_3/O
                         net (fo=1, routed)           0.000    37.115    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_i_3_n_0
    SLICE_X99Y84         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    37.539 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2/O[1]
                         net (fo=7, routed)           0.990    38.529    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_n_6
    SLICE_X98Y87         LUT4 (Prop_lut4_I2_O)        0.303    38.832 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_i_3/O
                         net (fo=1, routed)           0.000    38.832    design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_i_3_n_0
    SLICE_X98Y87         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    39.324 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3/CO[1]
                         net (fo=6, routed)           0.618    39.942    design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_n_2
    SLICE_X97Y84         LUT3 (Prop_lut3_I2_O)        0.332    40.274 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[8]_INST_0_i_1/O
                         net (fo=4, routed)           0.587    40.861    design_1_i/TEMP_positie_peddels/U0/position_y_1[8]_INST_0_i_1_n_0
    SLICE_X94Y84         LUT5 (Prop_lut5_I2_O)        0.124    40.985 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[3]_INST_0/O
                         net (fo=20, routed)          1.648    42.633    design_1_i/aanraking_herkennen_0/U0/positie_peddel_links[3]
    SLICE_X88Y82         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    43.018 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry/CO[3]
                         net (fo=1, routed)           0.000    43.018    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry_n_0
    SLICE_X88Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    43.331 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry__0/O[3]
                         net (fo=1, routed)           0.866    44.197    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry__0_n_4
    SLICE_X89Y83         LUT2 (Prop_lut2_I1_O)        0.306    44.503 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__0_i_1/O
                         net (fo=1, routed)           0.000    44.503    design_1_i/aanraking_herkennen_0/U0/__17_carry__0_i_1_n_0
    SLICE_X89Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.904 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__0/CO[3]
                         net (fo=1, routed)           0.000    44.904    design_1_i/aanraking_herkennen_0/U0/__17_carry__0_n_0
    SLICE_X89Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.175 f  design_1_i/aanraking_herkennen_0/U0/__17_carry__1/CO[0]
                         net (fo=2, routed)           1.355    46.530    design_1_i/aanraking_herkennen_0/U0/__17_carry__1_n_3
    SLICE_X104Y88        LUT3 (Prop_lut3_I2_O)        0.373    46.903 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0_i_1/O
                         net (fo=1, routed)           0.500    47.403    design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0_i_1_n_0
    SLICE_X105Y88        LUT6 (Prop_lut6_I4_O)        0.124    47.527 f  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0/O
                         net (fo=33, routed)          0.923    48.451    design_1_i/positie_balletje_0/U0/side_touch
    SLICE_X106Y90        LUT2 (Prop_lut2_I1_O)        0.124    48.575 r  design_1_i/positie_balletje_0/U0/angle[3]_i_3/O
                         net (fo=14, routed)          2.060    50.634    design_1_i/positie_balletje_0/U0/angle[3]_i_3_n_0
    SLICE_X92Y86         LUT4 (Prop_lut4_I1_O)        0.124    50.758 r  design_1_i/positie_balletje_0/U0/y_pos[0]_C_i_1/O
                         net (fo=1, routed)           0.000    50.758    design_1_i/positie_balletje_0/U0/y_pos[0]_C_i_1_n_0
    SLICE_X92Y86         FDCE                                         r  design_1_i/positie_balletje_0/U0/y_pos_reg[0]_C/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/Coor_PixelR_0/U0/HSYNC_o_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/lijn_tekenen_0/U0/HSYNC_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.227ns  (logic 0.141ns (62.202%)  route 0.086ns (37.798%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y93        FDRE                         0.000     0.000 r  design_1_i/Coor_PixelR_0/U0/HSYNC_o_reg/C
    SLICE_X110Y93        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/Coor_PixelR_0/U0/HSYNC_o_reg/Q
                         net (fo=1, routed)           0.086     0.227    design_1_i/lijn_tekenen_0/U0/HSYNC_i
    SLICE_X111Y93        FDRE                                         r  design_1_i/lijn_tekenen_0/U0/HSYNC_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/tekenen_balletje/U0/vpxl_o_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/TEMP_tekenen_peddel_L/U0/vpxl_o_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.141ns (57.730%)  route 0.103ns (42.270%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y83         FDRE                         0.000     0.000 r  design_1_i/tekenen_balletje/U0/vpxl_o_reg[5]/C
    SLICE_X95Y83         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/tekenen_balletje/U0/vpxl_o_reg[5]/Q
                         net (fo=5, routed)           0.103     0.244    design_1_i/TEMP_tekenen_peddel_L/U0/vpxl_i[5]
    SLICE_X94Y83         FDRE                                         r  design_1_i/TEMP_tekenen_peddel_L/U0/vpxl_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/tekenen_balletje/U0/vpxl_o_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/TEMP_tekenen_peddel_L/U0/vpxl_o_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (54.037%)  route 0.120ns (45.963%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y85         FDRE                         0.000     0.000 r  design_1_i/tekenen_balletje/U0/vpxl_o_reg[8]/C
    SLICE_X95Y85         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/tekenen_balletje/U0/vpxl_o_reg[8]/Q
                         net (fo=5, routed)           0.120     0.261    design_1_i/TEMP_tekenen_peddel_L/U0/vpxl_i[8]
    SLICE_X95Y84         FDRE                                         r  design_1_i/TEMP_tekenen_peddel_L/U0/vpxl_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/beeld_generator_0/U0/hpxl_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/tekenen_balletje/U0/hpxl_o_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.900%)  route 0.121ns (46.100%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y87        FDRE                         0.000     0.000 r  design_1_i/beeld_generator_0/U0/hpxl_reg[8]/C
    SLICE_X109Y87        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/beeld_generator_0/U0/hpxl_reg[8]/Q
                         net (fo=5, routed)           0.121     0.262    design_1_i/tekenen_balletje/U0/hpxl_i[8]
    SLICE_X107Y86        FDRE                                         r  design_1_i/tekenen_balletje/U0/hpxl_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/tekenen_balletje/U0/hpxl_o_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/TEMP_tekenen_peddel_L/U0/hpxl_o_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.747%)  route 0.126ns (47.253%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y86        FDRE                         0.000     0.000 r  design_1_i/tekenen_balletje/U0/hpxl_o_reg[8]/C
    SLICE_X107Y86        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/tekenen_balletje/U0/hpxl_o_reg[8]/Q
                         net (fo=4, routed)           0.126     0.267    design_1_i/TEMP_tekenen_peddel_L/U0/hpxl_i[8]
    SLICE_X107Y84        FDRE                                         r  design_1_i/TEMP_tekenen_peddel_L/U0/hpxl_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/tekenen_balletje/U0/hpxl_o_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/TEMP_tekenen_peddel_L/U0/hpxl_o_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.747%)  route 0.126ns (47.253%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y86        FDRE                         0.000     0.000 r  design_1_i/tekenen_balletje/U0/hpxl_o_reg[9]/C
    SLICE_X107Y86        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/tekenen_balletje/U0/hpxl_o_reg[9]/Q
                         net (fo=4, routed)           0.126     0.267    design_1_i/TEMP_tekenen_peddel_L/U0/hpxl_i[9]
    SLICE_X107Y84        FDRE                                         r  design_1_i/TEMP_tekenen_peddel_L/U0/hpxl_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/tekenen_balletje/U0/hpxl_o_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/TEMP_tekenen_peddel_L/U0/hpxl_o_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.401%)  route 0.128ns (47.599%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y84        FDRE                         0.000     0.000 r  design_1_i/tekenen_balletje/U0/hpxl_o_reg[3]/C
    SLICE_X109Y84        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/tekenen_balletje/U0/hpxl_o_reg[3]/Q
                         net (fo=5, routed)           0.128     0.269    design_1_i/TEMP_tekenen_peddel_L/U0/hpxl_i[3]
    SLICE_X109Y83        FDRE                                         r  design_1_i/TEMP_tekenen_peddel_L/U0/hpxl_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Coor_PixelR_0/U0/HPixel_out_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/lijn_tekenen_0/U0/hpxl_o_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.343%)  route 0.128ns (47.657%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y81        FDRE                         0.000     0.000 r  design_1_i/Coor_PixelR_0/U0/HPixel_out_reg[5]/C
    SLICE_X107Y81        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/Coor_PixelR_0/U0/HPixel_out_reg[5]/Q
                         net (fo=3, routed)           0.128     0.269    design_1_i/lijn_tekenen_0/U0/hpxl_i[5]
    SLICE_X107Y79        FDRE                                         r  design_1_i/lijn_tekenen_0/U0/hpxl_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/beeld_generator_0/U0/hpxl_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/tekenen_balletje/U0/hpxl_o_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.792%)  route 0.131ns (48.208%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y86        FDRE                         0.000     0.000 r  design_1_i/beeld_generator_0/U0/hpxl_reg[0]/C
    SLICE_X109Y86        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/beeld_generator_0/U0/hpxl_reg[0]/Q
                         net (fo=5, routed)           0.131     0.272    design_1_i/tekenen_balletje/U0/hpxl_i[0]
    SLICE_X108Y85        FDRE                                         r  design_1_i/tekenen_balletje/U0/hpxl_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/beeld_generator_0/U0/hpxl_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/tekenen_balletje/U0/hpxl_o_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.792%)  route 0.131ns (48.208%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y86        FDRE                         0.000     0.000 r  design_1_i/beeld_generator_0/U0/hpxl_reg[1]/C
    SLICE_X109Y86        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/beeld_generator_0/U0/hpxl_reg[1]/Q
                         net (fo=5, routed)           0.131     0.272    design_1_i/tekenen_balletje/U0/hpxl_i[1]
    SLICE_X108Y85        FDRE                                         r  design_1_i/tekenen_balletje/U0/hpxl_o_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_system_design_1_clk_wiz_0_0
  To Clock:  

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.000ns  (logic 14.695ns (44.531%)  route 18.305ns (55.469%))
  Logic Levels:           31  (CARRY4=17 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.718    -0.998    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X89Y62         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y62         FDCE (Prop_fdce_C_Q)         0.456    -0.542 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]/Q
                         net (fo=2, routed)           0.972     0.430    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851     4.281 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.283    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518     5.801 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[7]
                         net (fo=30, routed)          2.932     8.733    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_98
    SLICE_X94Y50         LUT2 (Prop_lut2_I1_O)        0.124     8.857 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_330/O
                         net (fo=1, routed)           0.000     8.857    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_330_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.370 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_277/CO[3]
                         net (fo=1, routed)           0.000     9.370    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_277_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.693 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_226/O[1]
                         net (fo=2, routed)           1.149    10.842    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_226_n_6
    SLICE_X95Y64         LUT3 (Prop_lut3_I2_O)        0.300    11.142 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_160/O
                         net (fo=2, routed)           1.093    12.235    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_160_n_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I3_O)        0.326    12.561 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_164/O
                         net (fo=1, routed)           0.000    12.561    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_164_n_0
    SLICE_X95Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.111 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101/CO[3]
                         net (fo=1, routed)           0.000    13.111    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101_n_0
    SLICE_X95Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.225 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.225    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X95Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.538 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34/O[3]
                         net (fo=2, routed)           1.373    14.911    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_4
    SLICE_X98Y56         LUT3 (Prop_lut3_I0_O)        0.328    15.239 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_15/O
                         net (fo=2, routed)           0.857    16.096    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_15_n_0
    SLICE_X98Y56         LUT4 (Prop_lut4_I3_O)        0.328    16.424 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_19/O
                         net (fo=1, routed)           0.000    16.424    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_19_n_0
    SLICE_X98Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.957 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.957    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_3_n_0
    SLICE_X98Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.272 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2/O[3]
                         net (fo=23, routed)          2.218    19.489    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2_n_4
    SLICE_X97Y68         LUT3 (Prop_lut3_I1_O)        0.335    19.824 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_357/O
                         net (fo=4, routed)           1.048    20.873    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_357_n_0
    SLICE_X96Y65         LUT4 (Prop_lut4_I0_O)        0.332    21.205 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_441/O
                         net (fo=1, routed)           0.000    21.205    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_441_n_0
    SLICE_X96Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.585 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_395/CO[3]
                         net (fo=1, routed)           0.000    21.585    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_395_n_0
    SLICE_X96Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.702 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_345/CO[3]
                         net (fo=1, routed)           0.000    21.702    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_345_n_0
    SLICE_X96Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.819 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282/CO[3]
                         net (fo=1, routed)           0.000    21.819    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282_n_0
    SLICE_X96Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.936 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    21.936    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X96Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.155 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147/O[0]
                         net (fo=3, routed)           1.012    23.166    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_7
    SLICE_X101Y72        LUT3 (Prop_lut3_I1_O)        0.295    23.461 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_216/O
                         net (fo=2, routed)           1.132    24.593    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_216_n_0
    SLICE_X102Y69        LUT5 (Prop_lut5_I4_O)        0.150    24.743 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_138/O
                         net (fo=2, routed)           1.044    25.788    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_138_n_0
    SLICE_X98Y70         LUT6 (Prop_lut6_I0_O)        0.328    26.116 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_142/O
                         net (fo=1, routed)           0.000    26.116    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_142_n_0
    SLICE_X98Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.629 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.629    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X98Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.952 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/O[1]
                         net (fo=3, routed)           0.991    27.943    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_6
    SLICE_X100Y71        LUT4 (Prop_lut4_I1_O)        0.306    28.249 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_97/O
                         net (fo=1, routed)           0.000    28.249    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_97_n_0
    SLICE_X100Y71        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.782 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.782    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_35_n_0
    SLICE_X100Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.899 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.899    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X100Y73        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.153 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.542    30.695    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X103Y69        LUT6 (Prop_lut6_I4_O)        0.367    31.062 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]_i_1/O
                         net (fo=1, routed)           0.940    32.001    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]_i_1_n_0
    SLICE_X103Y68        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.999ns  (logic 14.695ns (44.532%)  route 18.304ns (55.468%))
  Logic Levels:           31  (CARRY4=17 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.718    -0.998    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X89Y62         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y62         FDCE (Prop_fdce_C_Q)         0.456    -0.542 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]/Q
                         net (fo=2, routed)           0.972     0.430    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851     4.281 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.283    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518     5.801 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[7]
                         net (fo=30, routed)          2.932     8.733    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_98
    SLICE_X94Y50         LUT2 (Prop_lut2_I1_O)        0.124     8.857 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_330/O
                         net (fo=1, routed)           0.000     8.857    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_330_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.370 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_277/CO[3]
                         net (fo=1, routed)           0.000     9.370    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_277_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.693 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_226/O[1]
                         net (fo=2, routed)           1.149    10.842    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_226_n_6
    SLICE_X95Y64         LUT3 (Prop_lut3_I2_O)        0.300    11.142 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_160/O
                         net (fo=2, routed)           1.093    12.235    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_160_n_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I3_O)        0.326    12.561 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_164/O
                         net (fo=1, routed)           0.000    12.561    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_164_n_0
    SLICE_X95Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.111 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101/CO[3]
                         net (fo=1, routed)           0.000    13.111    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101_n_0
    SLICE_X95Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.225 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.225    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X95Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.538 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34/O[3]
                         net (fo=2, routed)           1.373    14.911    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_4
    SLICE_X98Y56         LUT3 (Prop_lut3_I0_O)        0.328    15.239 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_15/O
                         net (fo=2, routed)           0.857    16.096    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_15_n_0
    SLICE_X98Y56         LUT4 (Prop_lut4_I3_O)        0.328    16.424 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_19/O
                         net (fo=1, routed)           0.000    16.424    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_19_n_0
    SLICE_X98Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.957 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.957    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_3_n_0
    SLICE_X98Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.272 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2/O[3]
                         net (fo=23, routed)          2.218    19.489    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2_n_4
    SLICE_X97Y68         LUT3 (Prop_lut3_I1_O)        0.335    19.824 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_357/O
                         net (fo=4, routed)           1.048    20.873    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_357_n_0
    SLICE_X96Y65         LUT4 (Prop_lut4_I0_O)        0.332    21.205 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_441/O
                         net (fo=1, routed)           0.000    21.205    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_441_n_0
    SLICE_X96Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.585 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_395/CO[3]
                         net (fo=1, routed)           0.000    21.585    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_395_n_0
    SLICE_X96Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.702 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_345/CO[3]
                         net (fo=1, routed)           0.000    21.702    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_345_n_0
    SLICE_X96Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.819 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282/CO[3]
                         net (fo=1, routed)           0.000    21.819    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282_n_0
    SLICE_X96Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.936 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    21.936    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X96Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.155 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147/O[0]
                         net (fo=3, routed)           1.012    23.166    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_7
    SLICE_X101Y72        LUT3 (Prop_lut3_I1_O)        0.295    23.461 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_216/O
                         net (fo=2, routed)           1.132    24.593    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_216_n_0
    SLICE_X102Y69        LUT5 (Prop_lut5_I4_O)        0.150    24.743 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_138/O
                         net (fo=2, routed)           1.044    25.788    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_138_n_0
    SLICE_X98Y70         LUT6 (Prop_lut6_I0_O)        0.328    26.116 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_142/O
                         net (fo=1, routed)           0.000    26.116    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_142_n_0
    SLICE_X98Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.629 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.629    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X98Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.952 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/O[1]
                         net (fo=3, routed)           0.991    27.943    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_6
    SLICE_X100Y71        LUT4 (Prop_lut4_I1_O)        0.306    28.249 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_97/O
                         net (fo=1, routed)           0.000    28.249    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_97_n_0
    SLICE_X100Y71        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.782 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.782    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_35_n_0
    SLICE_X100Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.899 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.899    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X100Y73        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.153 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.775    30.927    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X102Y65        LUT6 (Prop_lut6_I4_O)        0.367    31.294 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]_i_1/O
                         net (fo=1, routed)           0.706    32.000    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]_i_1_n_0
    SLICE_X103Y65        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.821ns  (logic 14.695ns (44.773%)  route 18.126ns (55.227%))
  Logic Levels:           31  (CARRY4=17 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.718    -0.998    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X89Y62         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y62         FDCE (Prop_fdce_C_Q)         0.456    -0.542 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]/Q
                         net (fo=2, routed)           0.972     0.430    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851     4.281 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.283    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518     5.801 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[7]
                         net (fo=30, routed)          2.932     8.733    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_98
    SLICE_X94Y50         LUT2 (Prop_lut2_I1_O)        0.124     8.857 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_330/O
                         net (fo=1, routed)           0.000     8.857    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_330_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.370 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_277/CO[3]
                         net (fo=1, routed)           0.000     9.370    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_277_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.693 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_226/O[1]
                         net (fo=2, routed)           1.149    10.842    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_226_n_6
    SLICE_X95Y64         LUT3 (Prop_lut3_I2_O)        0.300    11.142 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_160/O
                         net (fo=2, routed)           1.093    12.235    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_160_n_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I3_O)        0.326    12.561 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_164/O
                         net (fo=1, routed)           0.000    12.561    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_164_n_0
    SLICE_X95Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.111 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101/CO[3]
                         net (fo=1, routed)           0.000    13.111    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101_n_0
    SLICE_X95Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.225 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.225    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X95Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.538 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34/O[3]
                         net (fo=2, routed)           1.373    14.911    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_4
    SLICE_X98Y56         LUT3 (Prop_lut3_I0_O)        0.328    15.239 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_15/O
                         net (fo=2, routed)           0.857    16.096    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_15_n_0
    SLICE_X98Y56         LUT4 (Prop_lut4_I3_O)        0.328    16.424 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_19/O
                         net (fo=1, routed)           0.000    16.424    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_19_n_0
    SLICE_X98Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.957 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.957    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_3_n_0
    SLICE_X98Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.272 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2/O[3]
                         net (fo=23, routed)          2.218    19.489    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2_n_4
    SLICE_X97Y68         LUT3 (Prop_lut3_I1_O)        0.335    19.824 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_357/O
                         net (fo=4, routed)           1.048    20.873    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_357_n_0
    SLICE_X96Y65         LUT4 (Prop_lut4_I0_O)        0.332    21.205 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_441/O
                         net (fo=1, routed)           0.000    21.205    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_441_n_0
    SLICE_X96Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.585 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_395/CO[3]
                         net (fo=1, routed)           0.000    21.585    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_395_n_0
    SLICE_X96Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.702 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_345/CO[3]
                         net (fo=1, routed)           0.000    21.702    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_345_n_0
    SLICE_X96Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.819 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282/CO[3]
                         net (fo=1, routed)           0.000    21.819    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282_n_0
    SLICE_X96Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.936 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    21.936    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X96Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.155 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147/O[0]
                         net (fo=3, routed)           1.012    23.166    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_7
    SLICE_X101Y72        LUT3 (Prop_lut3_I1_O)        0.295    23.461 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_216/O
                         net (fo=2, routed)           1.132    24.593    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_216_n_0
    SLICE_X102Y69        LUT5 (Prop_lut5_I4_O)        0.150    24.743 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_138/O
                         net (fo=2, routed)           1.044    25.788    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_138_n_0
    SLICE_X98Y70         LUT6 (Prop_lut6_I0_O)        0.328    26.116 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_142/O
                         net (fo=1, routed)           0.000    26.116    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_142_n_0
    SLICE_X98Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.629 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.629    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X98Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.952 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/O[1]
                         net (fo=3, routed)           0.991    27.943    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_6
    SLICE_X100Y71        LUT4 (Prop_lut4_I1_O)        0.306    28.249 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_97/O
                         net (fo=1, routed)           0.000    28.249    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_97_n_0
    SLICE_X100Y71        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.782 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.782    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_35_n_0
    SLICE_X100Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.899 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.899    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X100Y73        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.153 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.597    30.749    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X102Y66        LUT6 (Prop_lut6_I4_O)        0.367    31.116 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[4]_i_1/O
                         net (fo=1, routed)           0.706    31.822    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[4]_i_1_n_0
    SLICE_X103Y66        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.784ns  (logic 14.695ns (44.824%)  route 18.089ns (55.176%))
  Logic Levels:           31  (CARRY4=17 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.718    -0.998    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X89Y62         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y62         FDCE (Prop_fdce_C_Q)         0.456    -0.542 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]/Q
                         net (fo=2, routed)           0.972     0.430    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851     4.281 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.283    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518     5.801 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[7]
                         net (fo=30, routed)          2.932     8.733    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_98
    SLICE_X94Y50         LUT2 (Prop_lut2_I1_O)        0.124     8.857 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_330/O
                         net (fo=1, routed)           0.000     8.857    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_330_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.370 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_277/CO[3]
                         net (fo=1, routed)           0.000     9.370    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_277_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.693 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_226/O[1]
                         net (fo=2, routed)           1.149    10.842    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_226_n_6
    SLICE_X95Y64         LUT3 (Prop_lut3_I2_O)        0.300    11.142 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_160/O
                         net (fo=2, routed)           1.093    12.235    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_160_n_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I3_O)        0.326    12.561 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_164/O
                         net (fo=1, routed)           0.000    12.561    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_164_n_0
    SLICE_X95Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.111 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101/CO[3]
                         net (fo=1, routed)           0.000    13.111    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101_n_0
    SLICE_X95Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.225 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.225    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X95Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.538 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34/O[3]
                         net (fo=2, routed)           1.373    14.911    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_4
    SLICE_X98Y56         LUT3 (Prop_lut3_I0_O)        0.328    15.239 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_15/O
                         net (fo=2, routed)           0.857    16.096    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_15_n_0
    SLICE_X98Y56         LUT4 (Prop_lut4_I3_O)        0.328    16.424 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_19/O
                         net (fo=1, routed)           0.000    16.424    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_19_n_0
    SLICE_X98Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.957 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.957    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_3_n_0
    SLICE_X98Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.272 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2/O[3]
                         net (fo=23, routed)          2.218    19.489    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2_n_4
    SLICE_X97Y68         LUT3 (Prop_lut3_I1_O)        0.335    19.824 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_357/O
                         net (fo=4, routed)           1.048    20.873    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_357_n_0
    SLICE_X96Y65         LUT4 (Prop_lut4_I0_O)        0.332    21.205 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_441/O
                         net (fo=1, routed)           0.000    21.205    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_441_n_0
    SLICE_X96Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.585 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_395/CO[3]
                         net (fo=1, routed)           0.000    21.585    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_395_n_0
    SLICE_X96Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.702 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_345/CO[3]
                         net (fo=1, routed)           0.000    21.702    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_345_n_0
    SLICE_X96Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.819 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282/CO[3]
                         net (fo=1, routed)           0.000    21.819    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282_n_0
    SLICE_X96Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.936 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    21.936    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X96Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.155 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147/O[0]
                         net (fo=3, routed)           1.012    23.166    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_7
    SLICE_X101Y72        LUT3 (Prop_lut3_I1_O)        0.295    23.461 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_216/O
                         net (fo=2, routed)           1.132    24.593    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_216_n_0
    SLICE_X102Y69        LUT5 (Prop_lut5_I4_O)        0.150    24.743 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_138/O
                         net (fo=2, routed)           1.044    25.788    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_138_n_0
    SLICE_X98Y70         LUT6 (Prop_lut6_I0_O)        0.328    26.116 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_142/O
                         net (fo=1, routed)           0.000    26.116    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_142_n_0
    SLICE_X98Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.629 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.629    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X98Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.952 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/O[1]
                         net (fo=3, routed)           0.991    27.943    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_6
    SLICE_X100Y71        LUT4 (Prop_lut4_I1_O)        0.306    28.249 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_97/O
                         net (fo=1, routed)           0.000    28.249    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_97_n_0
    SLICE_X100Y71        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.782 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.782    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_35_n_0
    SLICE_X100Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.899 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.899    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X100Y73        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.153 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.450    30.602    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X104Y66        LUT6 (Prop_lut6_I4_O)        0.367    30.969 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_1/O
                         net (fo=1, routed)           0.816    31.785    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_1_n_0
    SLICE_X103Y66        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.778ns  (logic 14.695ns (44.832%)  route 18.083ns (55.168%))
  Logic Levels:           31  (CARRY4=17 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.718    -0.998    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X89Y62         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y62         FDCE (Prop_fdce_C_Q)         0.456    -0.542 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]/Q
                         net (fo=2, routed)           0.972     0.430    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851     4.281 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.283    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518     5.801 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[7]
                         net (fo=30, routed)          2.932     8.733    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_98
    SLICE_X94Y50         LUT2 (Prop_lut2_I1_O)        0.124     8.857 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_330/O
                         net (fo=1, routed)           0.000     8.857    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_330_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.370 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_277/CO[3]
                         net (fo=1, routed)           0.000     9.370    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_277_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.693 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_226/O[1]
                         net (fo=2, routed)           1.149    10.842    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_226_n_6
    SLICE_X95Y64         LUT3 (Prop_lut3_I2_O)        0.300    11.142 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_160/O
                         net (fo=2, routed)           1.093    12.235    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_160_n_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I3_O)        0.326    12.561 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_164/O
                         net (fo=1, routed)           0.000    12.561    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_164_n_0
    SLICE_X95Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.111 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101/CO[3]
                         net (fo=1, routed)           0.000    13.111    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101_n_0
    SLICE_X95Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.225 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.225    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X95Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.538 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34/O[3]
                         net (fo=2, routed)           1.373    14.911    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_4
    SLICE_X98Y56         LUT3 (Prop_lut3_I0_O)        0.328    15.239 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_15/O
                         net (fo=2, routed)           0.857    16.096    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_15_n_0
    SLICE_X98Y56         LUT4 (Prop_lut4_I3_O)        0.328    16.424 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_19/O
                         net (fo=1, routed)           0.000    16.424    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_19_n_0
    SLICE_X98Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.957 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.957    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_3_n_0
    SLICE_X98Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.272 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2/O[3]
                         net (fo=23, routed)          2.218    19.489    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2_n_4
    SLICE_X97Y68         LUT3 (Prop_lut3_I1_O)        0.335    19.824 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_357/O
                         net (fo=4, routed)           1.048    20.873    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_357_n_0
    SLICE_X96Y65         LUT4 (Prop_lut4_I0_O)        0.332    21.205 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_441/O
                         net (fo=1, routed)           0.000    21.205    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_441_n_0
    SLICE_X96Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.585 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_395/CO[3]
                         net (fo=1, routed)           0.000    21.585    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_395_n_0
    SLICE_X96Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.702 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_345/CO[3]
                         net (fo=1, routed)           0.000    21.702    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_345_n_0
    SLICE_X96Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.819 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282/CO[3]
                         net (fo=1, routed)           0.000    21.819    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282_n_0
    SLICE_X96Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.936 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    21.936    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X96Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.155 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147/O[0]
                         net (fo=3, routed)           1.012    23.166    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_7
    SLICE_X101Y72        LUT3 (Prop_lut3_I1_O)        0.295    23.461 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_216/O
                         net (fo=2, routed)           1.132    24.593    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_216_n_0
    SLICE_X102Y69        LUT5 (Prop_lut5_I4_O)        0.150    24.743 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_138/O
                         net (fo=2, routed)           1.044    25.788    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_138_n_0
    SLICE_X98Y70         LUT6 (Prop_lut6_I0_O)        0.328    26.116 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_142/O
                         net (fo=1, routed)           0.000    26.116    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_142_n_0
    SLICE_X98Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.629 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.629    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X98Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.952 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/O[1]
                         net (fo=3, routed)           0.991    27.943    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_6
    SLICE_X100Y71        LUT4 (Prop_lut4_I1_O)        0.306    28.249 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_97/O
                         net (fo=1, routed)           0.000    28.249    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_97_n_0
    SLICE_X100Y71        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.782 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.782    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_35_n_0
    SLICE_X100Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.899 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.899    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X100Y73        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.153 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.537    30.690    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X103Y69        LUT6 (Prop_lut6_I3_O)        0.367    31.057 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_1/O
                         net (fo=1, routed)           0.723    31.780    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_1_n_0
    SLICE_X103Y68        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.760ns  (logic 14.695ns (44.857%)  route 18.065ns (55.143%))
  Logic Levels:           31  (CARRY4=17 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.718    -0.998    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X89Y62         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y62         FDCE (Prop_fdce_C_Q)         0.456    -0.542 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]/Q
                         net (fo=2, routed)           0.972     0.430    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851     4.281 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.283    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518     5.801 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[7]
                         net (fo=30, routed)          2.932     8.733    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_98
    SLICE_X94Y50         LUT2 (Prop_lut2_I1_O)        0.124     8.857 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_330/O
                         net (fo=1, routed)           0.000     8.857    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_330_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.370 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_277/CO[3]
                         net (fo=1, routed)           0.000     9.370    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_277_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.693 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_226/O[1]
                         net (fo=2, routed)           1.149    10.842    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_226_n_6
    SLICE_X95Y64         LUT3 (Prop_lut3_I2_O)        0.300    11.142 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_160/O
                         net (fo=2, routed)           1.093    12.235    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_160_n_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I3_O)        0.326    12.561 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_164/O
                         net (fo=1, routed)           0.000    12.561    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_164_n_0
    SLICE_X95Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.111 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101/CO[3]
                         net (fo=1, routed)           0.000    13.111    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101_n_0
    SLICE_X95Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.225 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.225    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X95Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.538 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34/O[3]
                         net (fo=2, routed)           1.373    14.911    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_4
    SLICE_X98Y56         LUT3 (Prop_lut3_I0_O)        0.328    15.239 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_15/O
                         net (fo=2, routed)           0.857    16.096    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_15_n_0
    SLICE_X98Y56         LUT4 (Prop_lut4_I3_O)        0.328    16.424 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_19/O
                         net (fo=1, routed)           0.000    16.424    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_19_n_0
    SLICE_X98Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.957 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.957    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_3_n_0
    SLICE_X98Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.272 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2/O[3]
                         net (fo=23, routed)          2.218    19.489    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2_n_4
    SLICE_X97Y68         LUT3 (Prop_lut3_I1_O)        0.335    19.824 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_357/O
                         net (fo=4, routed)           1.048    20.873    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_357_n_0
    SLICE_X96Y65         LUT4 (Prop_lut4_I0_O)        0.332    21.205 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_441/O
                         net (fo=1, routed)           0.000    21.205    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_441_n_0
    SLICE_X96Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.585 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_395/CO[3]
                         net (fo=1, routed)           0.000    21.585    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_395_n_0
    SLICE_X96Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.702 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_345/CO[3]
                         net (fo=1, routed)           0.000    21.702    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_345_n_0
    SLICE_X96Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.819 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282/CO[3]
                         net (fo=1, routed)           0.000    21.819    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282_n_0
    SLICE_X96Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.936 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    21.936    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X96Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.155 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147/O[0]
                         net (fo=3, routed)           1.012    23.166    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_7
    SLICE_X101Y72        LUT3 (Prop_lut3_I1_O)        0.295    23.461 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_216/O
                         net (fo=2, routed)           1.132    24.593    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_216_n_0
    SLICE_X102Y69        LUT5 (Prop_lut5_I4_O)        0.150    24.743 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_138/O
                         net (fo=2, routed)           1.044    25.788    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_138_n_0
    SLICE_X98Y70         LUT6 (Prop_lut6_I0_O)        0.328    26.116 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_142/O
                         net (fo=1, routed)           0.000    26.116    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_142_n_0
    SLICE_X98Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.629 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.629    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X98Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.952 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/O[1]
                         net (fo=3, routed)           0.991    27.943    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_6
    SLICE_X100Y71        LUT4 (Prop_lut4_I1_O)        0.306    28.249 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_97/O
                         net (fo=1, routed)           0.000    28.249    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_97_n_0
    SLICE_X100Y71        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.782 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.782    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_35_n_0
    SLICE_X100Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.899 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.899    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X100Y73        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.153 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.601    30.753    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X102Y66        LUT6 (Prop_lut6_I4_O)        0.367    31.120 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]_i_1/O
                         net (fo=1, routed)           0.641    31.761    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]_i_1_n_0
    SLICE_X103Y65        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.662ns  (logic 14.695ns (44.992%)  route 17.967ns (55.008%))
  Logic Levels:           31  (CARRY4=17 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.718    -0.998    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X89Y62         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y62         FDCE (Prop_fdce_C_Q)         0.456    -0.542 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]/Q
                         net (fo=2, routed)           0.972     0.430    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851     4.281 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.283    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518     5.801 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[7]
                         net (fo=30, routed)          2.932     8.733    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_98
    SLICE_X94Y50         LUT2 (Prop_lut2_I1_O)        0.124     8.857 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_330/O
                         net (fo=1, routed)           0.000     8.857    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_330_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.370 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_277/CO[3]
                         net (fo=1, routed)           0.000     9.370    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_277_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.693 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_226/O[1]
                         net (fo=2, routed)           1.149    10.842    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_226_n_6
    SLICE_X95Y64         LUT3 (Prop_lut3_I2_O)        0.300    11.142 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_160/O
                         net (fo=2, routed)           1.093    12.235    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_160_n_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I3_O)        0.326    12.561 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_164/O
                         net (fo=1, routed)           0.000    12.561    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_164_n_0
    SLICE_X95Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.111 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101/CO[3]
                         net (fo=1, routed)           0.000    13.111    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101_n_0
    SLICE_X95Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.225 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.225    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X95Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.538 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34/O[3]
                         net (fo=2, routed)           1.373    14.911    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_4
    SLICE_X98Y56         LUT3 (Prop_lut3_I0_O)        0.328    15.239 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_15/O
                         net (fo=2, routed)           0.857    16.096    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_15_n_0
    SLICE_X98Y56         LUT4 (Prop_lut4_I3_O)        0.328    16.424 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_19/O
                         net (fo=1, routed)           0.000    16.424    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_19_n_0
    SLICE_X98Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.957 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.957    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_3_n_0
    SLICE_X98Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.272 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2/O[3]
                         net (fo=23, routed)          2.218    19.489    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2_n_4
    SLICE_X97Y68         LUT3 (Prop_lut3_I1_O)        0.335    19.824 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_357/O
                         net (fo=4, routed)           1.048    20.873    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_357_n_0
    SLICE_X96Y65         LUT4 (Prop_lut4_I0_O)        0.332    21.205 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_441/O
                         net (fo=1, routed)           0.000    21.205    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_441_n_0
    SLICE_X96Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.585 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_395/CO[3]
                         net (fo=1, routed)           0.000    21.585    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_395_n_0
    SLICE_X96Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.702 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_345/CO[3]
                         net (fo=1, routed)           0.000    21.702    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_345_n_0
    SLICE_X96Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.819 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282/CO[3]
                         net (fo=1, routed)           0.000    21.819    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282_n_0
    SLICE_X96Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.936 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    21.936    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X96Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.155 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147/O[0]
                         net (fo=3, routed)           1.012    23.166    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_7
    SLICE_X101Y72        LUT3 (Prop_lut3_I1_O)        0.295    23.461 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_216/O
                         net (fo=2, routed)           1.132    24.593    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_216_n_0
    SLICE_X102Y69        LUT5 (Prop_lut5_I4_O)        0.150    24.743 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_138/O
                         net (fo=2, routed)           1.044    25.788    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_138_n_0
    SLICE_X98Y70         LUT6 (Prop_lut6_I0_O)        0.328    26.116 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_142/O
                         net (fo=1, routed)           0.000    26.116    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_142_n_0
    SLICE_X98Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.629 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.629    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X98Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.952 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/O[1]
                         net (fo=3, routed)           0.991    27.943    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_6
    SLICE_X100Y71        LUT4 (Prop_lut4_I1_O)        0.306    28.249 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_97/O
                         net (fo=1, routed)           0.000    28.249    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_97_n_0
    SLICE_X100Y71        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.782 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.782    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_35_n_0
    SLICE_X100Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.899 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.899    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X100Y73        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.153 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.488    30.640    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X102Y65        LUT6 (Prop_lut6_I3_O)        0.367    31.007 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_1/O
                         net (fo=1, routed)           0.656    31.663    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_1_n_0
    SLICE_X103Y65        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.626ns  (logic 14.695ns (45.040%)  route 17.931ns (54.960%))
  Logic Levels:           31  (CARRY4=17 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.718    -0.998    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X89Y62         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y62         FDCE (Prop_fdce_C_Q)         0.456    -0.542 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]/Q
                         net (fo=2, routed)           0.972     0.430    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851     4.281 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.283    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518     5.801 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[7]
                         net (fo=30, routed)          2.932     8.733    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_98
    SLICE_X94Y50         LUT2 (Prop_lut2_I1_O)        0.124     8.857 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_330/O
                         net (fo=1, routed)           0.000     8.857    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_330_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.370 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_277/CO[3]
                         net (fo=1, routed)           0.000     9.370    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_277_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.693 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_226/O[1]
                         net (fo=2, routed)           1.149    10.842    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_226_n_6
    SLICE_X95Y64         LUT3 (Prop_lut3_I2_O)        0.300    11.142 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_160/O
                         net (fo=2, routed)           1.093    12.235    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_160_n_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I3_O)        0.326    12.561 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_164/O
                         net (fo=1, routed)           0.000    12.561    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_164_n_0
    SLICE_X95Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.111 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101/CO[3]
                         net (fo=1, routed)           0.000    13.111    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101_n_0
    SLICE_X95Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.225 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.225    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X95Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.538 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34/O[3]
                         net (fo=2, routed)           1.373    14.911    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_4
    SLICE_X98Y56         LUT3 (Prop_lut3_I0_O)        0.328    15.239 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_15/O
                         net (fo=2, routed)           0.857    16.096    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_15_n_0
    SLICE_X98Y56         LUT4 (Prop_lut4_I3_O)        0.328    16.424 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_19/O
                         net (fo=1, routed)           0.000    16.424    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_19_n_0
    SLICE_X98Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.957 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.957    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_3_n_0
    SLICE_X98Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.272 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2/O[3]
                         net (fo=23, routed)          2.218    19.489    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2_n_4
    SLICE_X97Y68         LUT3 (Prop_lut3_I1_O)        0.335    19.824 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_357/O
                         net (fo=4, routed)           1.048    20.873    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_357_n_0
    SLICE_X96Y65         LUT4 (Prop_lut4_I0_O)        0.332    21.205 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_441/O
                         net (fo=1, routed)           0.000    21.205    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_441_n_0
    SLICE_X96Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.585 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_395/CO[3]
                         net (fo=1, routed)           0.000    21.585    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_395_n_0
    SLICE_X96Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.702 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_345/CO[3]
                         net (fo=1, routed)           0.000    21.702    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_345_n_0
    SLICE_X96Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.819 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282/CO[3]
                         net (fo=1, routed)           0.000    21.819    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282_n_0
    SLICE_X96Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.936 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    21.936    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X96Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.155 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147/O[0]
                         net (fo=3, routed)           1.012    23.166    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_7
    SLICE_X101Y72        LUT3 (Prop_lut3_I1_O)        0.295    23.461 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_216/O
                         net (fo=2, routed)           1.132    24.593    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_216_n_0
    SLICE_X102Y69        LUT5 (Prop_lut5_I4_O)        0.150    24.743 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_138/O
                         net (fo=2, routed)           1.044    25.788    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_138_n_0
    SLICE_X98Y70         LUT6 (Prop_lut6_I0_O)        0.328    26.116 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_142/O
                         net (fo=1, routed)           0.000    26.116    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_142_n_0
    SLICE_X98Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.629 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.629    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X98Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.952 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/O[1]
                         net (fo=3, routed)           0.991    27.943    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_6
    SLICE_X100Y71        LUT4 (Prop_lut4_I1_O)        0.306    28.249 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_97/O
                         net (fo=1, routed)           0.000    28.249    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_97_n_0
    SLICE_X100Y71        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.782 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.782    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_35_n_0
    SLICE_X100Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.899 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.899    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X100Y73        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.153 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.453    30.605    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X102Y66        LUT6 (Prop_lut6_I3_O)        0.367    30.972 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]_i_1/O
                         net (fo=1, routed)           0.656    31.628    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]_i_1_n_0
    SLICE_X103Y66        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.484ns  (logic 14.695ns (45.237%)  route 17.789ns (54.763%))
  Logic Levels:           31  (CARRY4=17 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.718    -0.998    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X89Y62         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y62         FDCE (Prop_fdce_C_Q)         0.456    -0.542 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]/Q
                         net (fo=2, routed)           0.972     0.430    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851     4.281 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.283    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518     5.801 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[7]
                         net (fo=30, routed)          2.932     8.733    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_98
    SLICE_X94Y50         LUT2 (Prop_lut2_I1_O)        0.124     8.857 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_330/O
                         net (fo=1, routed)           0.000     8.857    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_330_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.370 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_277/CO[3]
                         net (fo=1, routed)           0.000     9.370    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_277_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.693 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_226/O[1]
                         net (fo=2, routed)           1.149    10.842    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_226_n_6
    SLICE_X95Y64         LUT3 (Prop_lut3_I2_O)        0.300    11.142 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_160/O
                         net (fo=2, routed)           1.093    12.235    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_160_n_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I3_O)        0.326    12.561 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_164/O
                         net (fo=1, routed)           0.000    12.561    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_164_n_0
    SLICE_X95Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.111 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101/CO[3]
                         net (fo=1, routed)           0.000    13.111    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101_n_0
    SLICE_X95Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.225 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.225    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X95Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.538 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34/O[3]
                         net (fo=2, routed)           1.373    14.911    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_4
    SLICE_X98Y56         LUT3 (Prop_lut3_I0_O)        0.328    15.239 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_15/O
                         net (fo=2, routed)           0.857    16.096    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_15_n_0
    SLICE_X98Y56         LUT4 (Prop_lut4_I3_O)        0.328    16.424 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_19/O
                         net (fo=1, routed)           0.000    16.424    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_19_n_0
    SLICE_X98Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.957 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.957    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_3_n_0
    SLICE_X98Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.272 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2/O[3]
                         net (fo=23, routed)          2.218    19.489    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2_n_4
    SLICE_X97Y68         LUT3 (Prop_lut3_I1_O)        0.335    19.824 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_357/O
                         net (fo=4, routed)           1.048    20.873    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_357_n_0
    SLICE_X96Y65         LUT4 (Prop_lut4_I0_O)        0.332    21.205 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_441/O
                         net (fo=1, routed)           0.000    21.205    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_441_n_0
    SLICE_X96Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.585 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_395/CO[3]
                         net (fo=1, routed)           0.000    21.585    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_395_n_0
    SLICE_X96Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.702 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_345/CO[3]
                         net (fo=1, routed)           0.000    21.702    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_345_n_0
    SLICE_X96Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.819 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282/CO[3]
                         net (fo=1, routed)           0.000    21.819    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282_n_0
    SLICE_X96Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.936 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    21.936    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X96Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.155 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147/O[0]
                         net (fo=3, routed)           1.012    23.166    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_7
    SLICE_X101Y72        LUT3 (Prop_lut3_I1_O)        0.295    23.461 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_216/O
                         net (fo=2, routed)           1.132    24.593    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_216_n_0
    SLICE_X102Y69        LUT5 (Prop_lut5_I4_O)        0.150    24.743 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_138/O
                         net (fo=2, routed)           1.044    25.788    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_138_n_0
    SLICE_X98Y70         LUT6 (Prop_lut6_I0_O)        0.328    26.116 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_142/O
                         net (fo=1, routed)           0.000    26.116    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_142_n_0
    SLICE_X98Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.629 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.629    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X98Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.952 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/O[1]
                         net (fo=3, routed)           0.991    27.943    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_6
    SLICE_X100Y71        LUT4 (Prop_lut4_I1_O)        0.306    28.249 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_97/O
                         net (fo=1, routed)           0.000    28.249    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_97_n_0
    SLICE_X100Y71        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.782 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.782    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_35_n_0
    SLICE_X100Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.899 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.899    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X100Y73        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.153 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.160    30.312    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X104Y66        LUT6 (Prop_lut6_I4_O)        0.367    30.679 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]_i_1/O
                         net (fo=1, routed)           0.807    31.486    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]_i_1_n_0
    SLICE_X103Y66        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.469ns  (logic 14.695ns (45.259%)  route 17.774ns (54.741%))
  Logic Levels:           31  (CARRY4=17 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.718    -0.998    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X89Y62         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y62         FDCE (Prop_fdce_C_Q)         0.456    -0.542 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]/Q
                         net (fo=2, routed)           0.972     0.430    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851     4.281 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.283    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518     5.801 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[7]
                         net (fo=30, routed)          2.932     8.733    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_98
    SLICE_X94Y50         LUT2 (Prop_lut2_I1_O)        0.124     8.857 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_330/O
                         net (fo=1, routed)           0.000     8.857    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_330_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.370 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_277/CO[3]
                         net (fo=1, routed)           0.000     9.370    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_277_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.693 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_226/O[1]
                         net (fo=2, routed)           1.149    10.842    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_226_n_6
    SLICE_X95Y64         LUT3 (Prop_lut3_I2_O)        0.300    11.142 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_160/O
                         net (fo=2, routed)           1.093    12.235    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_160_n_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I3_O)        0.326    12.561 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_164/O
                         net (fo=1, routed)           0.000    12.561    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_164_n_0
    SLICE_X95Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.111 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101/CO[3]
                         net (fo=1, routed)           0.000    13.111    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101_n_0
    SLICE_X95Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.225 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.225    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X95Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.538 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34/O[3]
                         net (fo=2, routed)           1.373    14.911    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_4
    SLICE_X98Y56         LUT3 (Prop_lut3_I0_O)        0.328    15.239 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_15/O
                         net (fo=2, routed)           0.857    16.096    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_15_n_0
    SLICE_X98Y56         LUT4 (Prop_lut4_I3_O)        0.328    16.424 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_19/O
                         net (fo=1, routed)           0.000    16.424    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_19_n_0
    SLICE_X98Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.957 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.957    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_3_n_0
    SLICE_X98Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.272 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2/O[3]
                         net (fo=23, routed)          2.218    19.489    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2_n_4
    SLICE_X97Y68         LUT3 (Prop_lut3_I1_O)        0.335    19.824 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_357/O
                         net (fo=4, routed)           1.048    20.873    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_357_n_0
    SLICE_X96Y65         LUT4 (Prop_lut4_I0_O)        0.332    21.205 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_441/O
                         net (fo=1, routed)           0.000    21.205    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_441_n_0
    SLICE_X96Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.585 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_395/CO[3]
                         net (fo=1, routed)           0.000    21.585    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_395_n_0
    SLICE_X96Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.702 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_345/CO[3]
                         net (fo=1, routed)           0.000    21.702    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_345_n_0
    SLICE_X96Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.819 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282/CO[3]
                         net (fo=1, routed)           0.000    21.819    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282_n_0
    SLICE_X96Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.936 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    21.936    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X96Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.155 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147/O[0]
                         net (fo=3, routed)           1.012    23.166    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_7
    SLICE_X101Y72        LUT3 (Prop_lut3_I1_O)        0.295    23.461 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_216/O
                         net (fo=2, routed)           1.132    24.593    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_216_n_0
    SLICE_X102Y69        LUT5 (Prop_lut5_I4_O)        0.150    24.743 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_138/O
                         net (fo=2, routed)           1.044    25.788    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_138_n_0
    SLICE_X98Y70         LUT6 (Prop_lut6_I0_O)        0.328    26.116 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_142/O
                         net (fo=1, routed)           0.000    26.116    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_142_n_0
    SLICE_X98Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.629 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.629    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X98Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.952 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/O[1]
                         net (fo=3, routed)           0.991    27.943    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_6
    SLICE_X100Y71        LUT4 (Prop_lut4_I1_O)        0.306    28.249 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_97/O
                         net (fo=1, routed)           0.000    28.249    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_97_n_0
    SLICE_X100Y71        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.782 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.782    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_35_n_0
    SLICE_X100Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.899 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.899    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X100Y73        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.153 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.136    30.289    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X103Y69        LUT6 (Prop_lut6_I3_O)        0.367    30.656 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_1/O
                         net (fo=1, routed)           0.815    31.471    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_1_n_0
    SLICE_X103Y68        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.820ns  (logic 0.418ns (50.981%)  route 0.402ns (49.019%))
  Logic Levels:           0  
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.594    -1.575    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X90Y79         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y79         FDCE (Prop_fdce_C_Q)         0.418    -1.157 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.402    -0.755    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X88Y79         LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.986ns  (logic 0.385ns (39.064%)  route 0.601ns (60.936%))
  Logic Levels:           0  
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.594    -1.575    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X90Y79         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y79         FDCE (Prop_fdce_C_Q)         0.385    -1.190 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/Q
                         net (fo=23, routed)          0.601    -0.590    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm__0
    SLICE_X90Y78         LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.248ns  (logic 0.209ns (16.748%)  route 1.039ns (83.252%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.597    -0.634    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X90Y79         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y79         FDCE (Prop_fdce_C_Q)         0.164    -0.470 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          1.039     0.569    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X102Y70        LUT6 (Prop_lut6_I5_O)        0.045     0.614 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     0.614    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[14]_i_1_n_0
    SLICE_X102Y70        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.256ns  (logic 0.209ns (16.644%)  route 1.047ns (83.356%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.597    -0.634    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X90Y79         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y79         FDCE (Prop_fdce_C_Q)         0.164    -0.470 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          1.047     0.576    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X103Y69        LUT6 (Prop_lut6_I5_O)        0.045     0.621 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     0.621    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[12]_i_1_n_0
    SLICE_X103Y69        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.264ns  (logic 0.209ns (16.537%)  route 1.055ns (83.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.597    -0.634    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X90Y79         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y79         FDCE (Prop_fdce_C_Q)         0.164    -0.470 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          1.055     0.584    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X102Y70        LUT6 (Prop_lut6_I5_O)        0.045     0.629 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     0.629    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]_i_1_n_0
    SLICE_X102Y70        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reset_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.280ns  (logic 0.209ns (16.328%)  route 1.071ns (83.672%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.597    -0.634    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X90Y79         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y79         FDCE (Prop_fdce_C_Q)         0.164    -0.470 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.955     0.485    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X102Y67        LUT1 (Prop_lut1_I0_O)        0.045     0.530 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reset_reg_i_1/O
                         net (fo=1, routed)           0.116     0.646    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reset_reg_i_1_n_0
    SLICE_X102Y67        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reset_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.316ns  (logic 0.209ns (15.880%)  route 1.107ns (84.120%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.597    -0.634    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X90Y79         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y79         FDCE (Prop_fdce_C_Q)         0.164    -0.470 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          1.107     0.637    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X102Y65        LUT6 (Prop_lut6_I5_O)        0.045     0.682 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.682    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[0]_i_1_n_0
    SLICE_X102Y65        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.336ns  (logic 0.209ns (15.646%)  route 1.127ns (84.354%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.597    -0.634    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X90Y79         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y79         FDCE (Prop_fdce_C_Q)         0.164    -0.470 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          1.127     0.656    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X102Y70        LUT6 (Prop_lut6_I5_O)        0.045     0.701 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     0.701    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[10]_i_1_n_0
    SLICE_X102Y70        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.367ns  (logic 0.209ns (15.291%)  route 1.158ns (84.709%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.597    -0.634    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X90Y79         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y79         FDCE (Prop_fdce_C_Q)         0.164    -0.470 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          1.158     0.687    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X102Y70        LUT6 (Prop_lut6_I5_O)        0.045     0.732 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     0.732    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_1_n_0
    SLICE_X102Y70        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.437ns  (logic 0.209ns (14.542%)  route 1.228ns (85.458%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.597    -0.634    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X90Y79         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y79         FDCE (Prop_fdce_C_Q)         0.164    -0.470 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.945     0.475    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X104Y66        LUT6 (Prop_lut6_I0_O)        0.045     0.520 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_1/O
                         net (fo=1, routed)           0.283     0.803    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_1_n_0
    SLICE_X103Y66        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    -1.023 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206     1.183    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.284 f  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.980     3.264    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.399    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_system_design_1_clk_wiz_0_0

Max Delay           222 Endpoints
Min Delay           222 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[6]/CLR
                            (recovery check against rising-edge clock clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.384ns  (logic 2.043ns (21.766%)  route 7.342ns (78.234%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  enable_IBUF_inst/O
                         net (fo=8, routed)           3.853     5.386    design_1_i/ontvangen_controllers/controller_interconn_0/enable
    SLICE_X105Y75        LUT5 (Prop_lut5_I3_O)        0.152     5.538 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_enable_2_INST_0/O
                         net (fo=6, routed)           1.556     7.094    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/enable
    SLICE_X90Y77         LUT2 (Prop_lut2_I1_O)        0.358     7.452 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          1.932     9.384    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value0
    SLICE_X85Y85         FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.541    -1.628    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X85Y85         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[6]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[7]/CLR
                            (recovery check against rising-edge clock clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.384ns  (logic 2.043ns (21.766%)  route 7.342ns (78.234%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  enable_IBUF_inst/O
                         net (fo=8, routed)           3.853     5.386    design_1_i/ontvangen_controllers/controller_interconn_0/enable
    SLICE_X105Y75        LUT5 (Prop_lut5_I3_O)        0.152     5.538 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_enable_2_INST_0/O
                         net (fo=6, routed)           1.556     7.094    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/enable
    SLICE_X90Y77         LUT2 (Prop_lut2_I1_O)        0.358     7.452 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          1.932     9.384    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value0
    SLICE_X85Y85         FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.541    -1.628    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X85Y85         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[7]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[22]/CLR
                            (recovery check against rising-edge clock clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.367ns  (logic 2.043ns (21.806%)  route 7.324ns (78.194%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.625ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  enable_IBUF_inst/O
                         net (fo=8, routed)           3.853     5.386    design_1_i/ontvangen_controllers/controller_interconn_0/enable
    SLICE_X105Y75        LUT5 (Prop_lut5_I3_O)        0.152     5.538 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_enable_2_INST_0/O
                         net (fo=6, routed)           1.556     7.094    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/enable
    SLICE_X90Y77         LUT2 (Prop_lut2_I1_O)        0.358     7.452 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          1.915     9.367    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value0
    SLICE_X85Y89         FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.544    -1.625    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X85Y89         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[22]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[23]/CLR
                            (recovery check against rising-edge clock clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.367ns  (logic 2.043ns (21.806%)  route 7.324ns (78.194%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.625ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  enable_IBUF_inst/O
                         net (fo=8, routed)           3.853     5.386    design_1_i/ontvangen_controllers/controller_interconn_0/enable
    SLICE_X105Y75        LUT5 (Prop_lut5_I3_O)        0.152     5.538 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_enable_2_INST_0/O
                         net (fo=6, routed)           1.556     7.094    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/enable
    SLICE_X90Y77         LUT2 (Prop_lut2_I1_O)        0.358     7.452 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          1.915     9.367    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value0
    SLICE_X85Y89         FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.544    -1.625    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X85Y89         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[23]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[18]/CLR
                            (recovery check against rising-edge clock clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.225ns  (logic 2.043ns (22.142%)  route 7.183ns (77.858%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.626ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  enable_IBUF_inst/O
                         net (fo=8, routed)           3.853     5.386    design_1_i/ontvangen_controllers/controller_interconn_0/enable
    SLICE_X105Y75        LUT5 (Prop_lut5_I3_O)        0.152     5.538 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_enable_2_INST_0/O
                         net (fo=6, routed)           1.556     7.094    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/enable
    SLICE_X90Y77         LUT2 (Prop_lut2_I1_O)        0.358     7.452 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          1.773     9.225    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value0
    SLICE_X85Y88         FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.543    -1.626    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X85Y88         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[18]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[19]/CLR
                            (recovery check against rising-edge clock clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.225ns  (logic 2.043ns (22.142%)  route 7.183ns (77.858%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.626ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  enable_IBUF_inst/O
                         net (fo=8, routed)           3.853     5.386    design_1_i/ontvangen_controllers/controller_interconn_0/enable
    SLICE_X105Y75        LUT5 (Prop_lut5_I3_O)        0.152     5.538 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_enable_2_INST_0/O
                         net (fo=6, routed)           1.556     7.094    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/enable
    SLICE_X90Y77         LUT2 (Prop_lut2_I1_O)        0.358     7.452 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          1.773     9.225    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value0
    SLICE_X85Y88         FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.543    -1.626    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X85Y88         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[19]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[20]/CLR
                            (recovery check against rising-edge clock clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.225ns  (logic 2.043ns (22.142%)  route 7.183ns (77.858%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.626ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  enable_IBUF_inst/O
                         net (fo=8, routed)           3.853     5.386    design_1_i/ontvangen_controllers/controller_interconn_0/enable
    SLICE_X105Y75        LUT5 (Prop_lut5_I3_O)        0.152     5.538 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_enable_2_INST_0/O
                         net (fo=6, routed)           1.556     7.094    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/enable
    SLICE_X90Y77         LUT2 (Prop_lut2_I1_O)        0.358     7.452 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          1.773     9.225    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value0
    SLICE_X85Y88         FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.543    -1.626    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X85Y88         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[20]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[21]/CLR
                            (recovery check against rising-edge clock clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.225ns  (logic 2.043ns (22.142%)  route 7.183ns (77.858%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.626ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  enable_IBUF_inst/O
                         net (fo=8, routed)           3.853     5.386    design_1_i/ontvangen_controllers/controller_interconn_0/enable
    SLICE_X105Y75        LUT5 (Prop_lut5_I3_O)        0.152     5.538 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_enable_2_INST_0/O
                         net (fo=6, routed)           1.556     7.094    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/enable
    SLICE_X90Y77         LUT2 (Prop_lut2_I1_O)        0.358     7.452 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          1.773     9.225    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value0
    SLICE_X85Y88         FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.543    -1.626    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X85Y88         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[21]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[10]/CLR
                            (recovery check against rising-edge clock clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.105ns  (logic 2.043ns (22.434%)  route 7.062ns (77.566%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  enable_IBUF_inst/O
                         net (fo=8, routed)           3.853     5.386    design_1_i/ontvangen_controllers/controller_interconn_0/enable
    SLICE_X105Y75        LUT5 (Prop_lut5_I3_O)        0.152     5.538 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_enable_2_INST_0/O
                         net (fo=6, routed)           1.556     7.094    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/enable
    SLICE_X90Y77         LUT2 (Prop_lut2_I1_O)        0.358     7.452 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          1.653     9.105    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value0
    SLICE_X85Y86         FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.541    -1.628    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X85Y86         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[10]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[11]/CLR
                            (recovery check against rising-edge clock clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.105ns  (logic 2.043ns (22.434%)  route 7.062ns (77.566%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  enable_IBUF_inst/O
                         net (fo=8, routed)           3.853     5.386    design_1_i/ontvangen_controllers/controller_interconn_0/enable
    SLICE_X105Y75        LUT5 (Prop_lut5_I3_O)        0.152     5.538 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_enable_2_INST_0/O
                         net (fo=6, routed)           1.556     7.094    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/enable
    SLICE_X90Y77         LUT2 (Prop_lut2_I1_O)        0.358     7.452 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          1.653     9.105    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value0
    SLICE_X85Y86         FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.541    -1.628    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X85Y86         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.564ns  (logic 0.222ns (39.363%)  route 0.342ns (60.637%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y78         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/G
    SLICE_X90Y78         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/Q
                         net (fo=2, routed)           0.342     0.520    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next
    SLICE_X90Y79         LUT5 (Prop_lut5_I0_O)        0.044     0.564 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.564    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/next_state[1]
    SLICE_X90Y79         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.865    -0.875    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X90Y79         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.565ns  (logic 0.223ns (39.470%)  route 0.342ns (60.530%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y78         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/G
    SLICE_X90Y78         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/Q
                         net (fo=2, routed)           0.342     0.520    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next
    SLICE_X90Y79         LUT5 (Prop_lut5_I1_O)        0.045     0.565 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.565    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/next_state[0]
    SLICE_X90Y79         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.865    -0.875    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X90Y79         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.622ns  (logic 0.261ns (41.967%)  route 0.361ns (58.033%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y79         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X88Y79         LDCE (EnToQ_ldce_G_Q)        0.216     0.216 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.361     0.577    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X87Y84         LUT4 (Prop_lut4_I2_O)        0.045     0.622 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[8]_i_1/O
                         net (fo=1, routed)           0.000     0.622    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[8]_i_1_n_0
    SLICE_X87Y84         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.847    -0.893    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X87Y84         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.626ns  (logic 0.265ns (42.338%)  route 0.361ns (57.662%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y79         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X88Y79         LDCE (EnToQ_ldce_G_Q)        0.216     0.216 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.361     0.577    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X87Y84         LUT4 (Prop_lut4_I2_O)        0.049     0.626 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[9]_i_1/O
                         net (fo=1, routed)           0.000     0.626    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[9]_i_1_n_0
    SLICE_X87Y84         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.847    -0.893    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X87Y84         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_output_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.631ns  (logic 0.261ns (41.369%)  route 0.370ns (58.631%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y79         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X88Y79         LDCE (EnToQ_ldce_G_Q)        0.216     0.216 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.370     0.586    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X85Y83         LUT3 (Prop_lut3_I0_O)        0.045     0.631 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_output_i_1/O
                         net (fo=1, routed)           0.000     0.631    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value12_out
    SLICE_X85Y83         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.845    -0.895    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X85Y83         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_output_reg/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.888ns  (logic 0.261ns (29.404%)  route 0.627ns (70.596%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y79         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X88Y79         LDCE (EnToQ_ldce_G_Q)        0.216     0.216 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.627     0.843    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X87Y84         LUT4 (Prop_lut4_I2_O)        0.045     0.888 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[6]_i_1/O
                         net (fo=1, routed)           0.000     0.888    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[6]_i_1_n_0
    SLICE_X87Y84         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.847    -0.893    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X87Y84         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.889ns  (logic 0.262ns (29.483%)  route 0.627ns (70.517%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y79         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X88Y79         LDCE (EnToQ_ldce_G_Q)        0.216     0.216 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.627     0.843    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X87Y84         LUT4 (Prop_lut4_I2_O)        0.046     0.889 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[7]_i_1/O
                         net (fo=1, routed)           0.000     0.889    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[7]_i_1_n_0
    SLICE_X87Y84         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.847    -0.893    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X87Y84         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.260ns (28.643%)  route 0.648ns (71.357%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y79         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X88Y79         LDCE (EnToQ_ldce_G_Q)        0.216     0.216 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.648     0.864    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X87Y85         LUT4 (Prop_lut4_I2_O)        0.044     0.908 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[11]_i_1/O
                         net (fo=1, routed)           0.000     0.908    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[11]_i_1_n_0
    SLICE_X87Y85         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.848    -0.892    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X87Y85         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.909ns  (logic 0.261ns (28.721%)  route 0.648ns (71.279%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y79         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X88Y79         LDCE (EnToQ_ldce_G_Q)        0.216     0.216 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.648     0.864    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X87Y85         LUT4 (Prop_lut4_I2_O)        0.045     0.909 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[10]_i_1/O
                         net (fo=1, routed)           0.000     0.909    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[10]_i_1_n_0
    SLICE_X87Y85         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.848    -0.892    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X87Y85         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.913ns  (logic 0.261ns (28.577%)  route 0.652ns (71.423%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y79         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X88Y79         LDCE (EnToQ_ldce_G_Q)        0.216     0.216 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.500     0.716    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X87Y84         LUT3 (Prop_lut3_I2_O)        0.045     0.761 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_1/O
                         net (fo=20, routed)          0.152     0.913    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_1_n_0
    SLICE_X87Y84         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.847    -0.893    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X87Y84         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[6]/C





