read -sv run_verilog_mid/adder_32b_10_79_1f240c7befbb3929c7f1a83733a9fc2c.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_79_1f240c7befbb3929c7f1a83733a9fc2c_yosys.v
