<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2020.2 (64-bit)                     -->
<!--                                                              -->
<!-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.        -->

<hwsession version="1" minor="2">
  <device name="xc7z010_1" gui_info="dashboard1=hw_ila_1[xc7z010_1/hw_ila_1/Settings=ILA_SETTINGS_1;xc7z010_1/hw_ila_1/Status=ILA_STATUS_1;xc7z010_1/hw_ila_1/Capture Setup=ILA_CAPTURE_1;xc7z010_1/hw_ila_1/Waveform=ILA_WAVE_1;xc7z010_1/hw_ila_1/Trigger Setup=ILA_TRIGGER_1;]"/>
  <ObjectList object_type="hw_device" gui_info="">
    <Object name="xc7z010_1" gui_info="">
      <Properties Property="FULL_PROBES.FILE" value=""/>
      <Properties Property="PROBES.FILE" value=""/>
      <Properties Property="PROGRAM.HW_BITSTREAM" value="$_project_name_.runs/impl_1/blok_wrapper.bit"/>
      <Properties Property="SLR.COUNT" value="1"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_ila" gui_info="">
    <Object name="" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
    <Object name="u_ila_0" gui_info="">
      <Properties Property="CONTROL.CAPTURE_MODE" value="BASIC"/>
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CONTROL.TRIGGER_MODE" value="BASIC_ONLY"/>
      <Properties Property="CONTROL.TRIGGER_POSITION" value="0"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_probe" gui_info="">
    <Object name="blok_i/axi_bram_ctrl_0_BRAM_PORTA_EN" gui_info=""/>
    <Object name="blok_i/axi_bram_ctrl_2_BRAM_PORTA_EN" gui_info="Trigger Setup=0"/>
    <Object name="blok_i/controller_0/cs_o" gui_info="Trigger Setup=0"/>
    <Object name="blok_i/controller_0/inst/fsm_rx_bit_prt_reg_n_0_[0:0]" gui_info="Trigger Setup=0"/>
    <Object name="blok_i/controller_0/inst/fsm_rx_bit_prt_reg_n_0_[1:1]" gui_info="Trigger Setup=1"/>
    <Object name="blok_i/controller_0/inst/fsm_rx_bit_prt_reg_n_0_[2:2]" gui_info="Trigger Setup=2"/>
    <Object name="blok_i/controller_0/inst/fsm_rx_bit_prt_reg_n_0_[3:3]" gui_info="Trigger Setup=3"/>
    <Object name="blok_i/controller_0/inst/fsm_rx_bit_prt_reg_n_0_[4:4]" gui_info="Trigger Setup=4"/>
    <Object name="blok_i/controller_0/sck_o" gui_info="Trigger Setup=0"/>
    <Object name="blok_i/controller_0_cfgmem_addr_o[31:0]" gui_info=""/>
    <Object name="blok_i/controller_0_cfgmem_ena_o" gui_info="Trigger Setup=0,Capture Setup=0"/>
    <Object name="u_ila_0_bram_en_a" gui_info="Trigger Setup=0"/>
  </ObjectList>
  <probeset name="hw project" active="false">
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq15&apos;hXXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq15&apos;hXXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[14:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq15&apos;hXXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="blok_i/axi_bram_ctrl_0_BRAM_PORTA_ADDR[14]"/>
        <net name="blok_i/axi_bram_ctrl_0_BRAM_PORTA_ADDR[13]"/>
        <net name="blok_i/axi_bram_ctrl_0_BRAM_PORTA_ADDR[12]"/>
        <net name="blok_i/axi_bram_ctrl_0_BRAM_PORTA_ADDR[11]"/>
        <net name="blok_i/axi_bram_ctrl_0_BRAM_PORTA_ADDR[10]"/>
        <net name="blok_i/axi_bram_ctrl_0_BRAM_PORTA_ADDR[9]"/>
        <net name="blok_i/axi_bram_ctrl_0_BRAM_PORTA_ADDR[8]"/>
        <net name="blok_i/axi_bram_ctrl_0_BRAM_PORTA_ADDR[7]"/>
        <net name="blok_i/axi_bram_ctrl_0_BRAM_PORTA_ADDR[6]"/>
        <net name="blok_i/axi_bram_ctrl_0_BRAM_PORTA_ADDR[5]"/>
        <net name="blok_i/axi_bram_ctrl_0_BRAM_PORTA_ADDR[4]"/>
        <net name="blok_i/axi_bram_ctrl_0_BRAM_PORTA_ADDR[3]"/>
        <net name="blok_i/axi_bram_ctrl_0_BRAM_PORTA_ADDR[2]"/>
        <net name="blok_i/axi_bram_ctrl_0_BRAM_PORTA_ADDR[1]"/>
        <net name="blok_i/axi_bram_ctrl_0_BRAM_PORTA_ADDR[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="blok_i/axi_bram_ctrl_0_BRAM_PORTA_DIN[31]"/>
        <net name="blok_i/axi_bram_ctrl_0_BRAM_PORTA_DIN[30]"/>
        <net name="blok_i/axi_bram_ctrl_0_BRAM_PORTA_DIN[29]"/>
        <net name="blok_i/axi_bram_ctrl_0_BRAM_PORTA_DIN[28]"/>
        <net name="blok_i/axi_bram_ctrl_0_BRAM_PORTA_DIN[27]"/>
        <net name="blok_i/axi_bram_ctrl_0_BRAM_PORTA_DIN[26]"/>
        <net name="blok_i/axi_bram_ctrl_0_BRAM_PORTA_DIN[25]"/>
        <net name="blok_i/axi_bram_ctrl_0_BRAM_PORTA_DIN[24]"/>
        <net name="blok_i/axi_bram_ctrl_0_BRAM_PORTA_DIN[23]"/>
        <net name="blok_i/axi_bram_ctrl_0_BRAM_PORTA_DIN[22]"/>
        <net name="blok_i/axi_bram_ctrl_0_BRAM_PORTA_DIN[21]"/>
        <net name="blok_i/axi_bram_ctrl_0_BRAM_PORTA_DIN[20]"/>
        <net name="blok_i/axi_bram_ctrl_0_BRAM_PORTA_DIN[19]"/>
        <net name="blok_i/axi_bram_ctrl_0_BRAM_PORTA_DIN[18]"/>
        <net name="blok_i/axi_bram_ctrl_0_BRAM_PORTA_DIN[17]"/>
        <net name="blok_i/axi_bram_ctrl_0_BRAM_PORTA_DIN[16]"/>
        <net name="blok_i/axi_bram_ctrl_0_BRAM_PORTA_DIN[15]"/>
        <net name="blok_i/axi_bram_ctrl_0_BRAM_PORTA_DIN[14]"/>
        <net name="blok_i/axi_bram_ctrl_0_BRAM_PORTA_DIN[13]"/>
        <net name="blok_i/axi_bram_ctrl_0_BRAM_PORTA_DIN[12]"/>
        <net name="blok_i/axi_bram_ctrl_0_BRAM_PORTA_DIN[11]"/>
        <net name="blok_i/axi_bram_ctrl_0_BRAM_PORTA_DIN[10]"/>
        <net name="blok_i/axi_bram_ctrl_0_BRAM_PORTA_DIN[9]"/>
        <net name="blok_i/axi_bram_ctrl_0_BRAM_PORTA_DIN[8]"/>
        <net name="blok_i/axi_bram_ctrl_0_BRAM_PORTA_DIN[7]"/>
        <net name="blok_i/axi_bram_ctrl_0_BRAM_PORTA_DIN[6]"/>
        <net name="blok_i/axi_bram_ctrl_0_BRAM_PORTA_DIN[5]"/>
        <net name="blok_i/axi_bram_ctrl_0_BRAM_PORTA_DIN[4]"/>
        <net name="blok_i/axi_bram_ctrl_0_BRAM_PORTA_DIN[3]"/>
        <net name="blok_i/axi_bram_ctrl_0_BRAM_PORTA_DIN[2]"/>
        <net name="blok_i/axi_bram_ctrl_0_BRAM_PORTA_DIN[1]"/>
        <net name="blok_i/axi_bram_ctrl_0_BRAM_PORTA_DIN[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe4[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="blok_i/axi_bram_ctrl_0_BRAM_PORTA_EN"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe5[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="blok_i/axi_bram_ctrl_0_BRAM_PORTA_RST"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq13&apos;hXXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq13&apos;hXXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[12:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq13&apos;hXXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="blok_i/axi_bram_ctrl_2_BRAM_PORTA_ADDR[12]"/>
        <net name="blok_i/axi_bram_ctrl_2_BRAM_PORTA_ADDR[11]"/>
        <net name="blok_i/axi_bram_ctrl_2_BRAM_PORTA_ADDR[10]"/>
        <net name="blok_i/axi_bram_ctrl_2_BRAM_PORTA_ADDR[9]"/>
        <net name="blok_i/axi_bram_ctrl_2_BRAM_PORTA_ADDR[8]"/>
        <net name="blok_i/axi_bram_ctrl_2_BRAM_PORTA_ADDR[7]"/>
        <net name="blok_i/axi_bram_ctrl_2_BRAM_PORTA_ADDR[6]"/>
        <net name="blok_i/axi_bram_ctrl_2_BRAM_PORTA_ADDR[5]"/>
        <net name="blok_i/axi_bram_ctrl_2_BRAM_PORTA_ADDR[4]"/>
        <net name="blok_i/axi_bram_ctrl_2_BRAM_PORTA_ADDR[3]"/>
        <net name="blok_i/axi_bram_ctrl_2_BRAM_PORTA_ADDR[2]"/>
        <net name="blok_i/axi_bram_ctrl_2_BRAM_PORTA_ADDR[1]"/>
        <net name="blok_i/axi_bram_ctrl_2_BRAM_PORTA_ADDR[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="blok_i/axi_bram_ctrl_2_BRAM_PORTA_DIN[31]"/>
        <net name="blok_i/axi_bram_ctrl_2_BRAM_PORTA_DIN[30]"/>
        <net name="blok_i/axi_bram_ctrl_2_BRAM_PORTA_DIN[29]"/>
        <net name="blok_i/axi_bram_ctrl_2_BRAM_PORTA_DIN[28]"/>
        <net name="blok_i/axi_bram_ctrl_2_BRAM_PORTA_DIN[27]"/>
        <net name="blok_i/axi_bram_ctrl_2_BRAM_PORTA_DIN[26]"/>
        <net name="blok_i/axi_bram_ctrl_2_BRAM_PORTA_DIN[25]"/>
        <net name="blok_i/axi_bram_ctrl_2_BRAM_PORTA_DIN[24]"/>
        <net name="blok_i/axi_bram_ctrl_2_BRAM_PORTA_DIN[23]"/>
        <net name="blok_i/axi_bram_ctrl_2_BRAM_PORTA_DIN[22]"/>
        <net name="blok_i/axi_bram_ctrl_2_BRAM_PORTA_DIN[21]"/>
        <net name="blok_i/axi_bram_ctrl_2_BRAM_PORTA_DIN[20]"/>
        <net name="blok_i/axi_bram_ctrl_2_BRAM_PORTA_DIN[19]"/>
        <net name="blok_i/axi_bram_ctrl_2_BRAM_PORTA_DIN[18]"/>
        <net name="blok_i/axi_bram_ctrl_2_BRAM_PORTA_DIN[17]"/>
        <net name="blok_i/axi_bram_ctrl_2_BRAM_PORTA_DIN[16]"/>
        <net name="blok_i/axi_bram_ctrl_2_BRAM_PORTA_DIN[15]"/>
        <net name="blok_i/axi_bram_ctrl_2_BRAM_PORTA_DIN[14]"/>
        <net name="blok_i/axi_bram_ctrl_2_BRAM_PORTA_DIN[13]"/>
        <net name="blok_i/axi_bram_ctrl_2_BRAM_PORTA_DIN[12]"/>
        <net name="blok_i/axi_bram_ctrl_2_BRAM_PORTA_DIN[11]"/>
        <net name="blok_i/axi_bram_ctrl_2_BRAM_PORTA_DIN[10]"/>
        <net name="blok_i/axi_bram_ctrl_2_BRAM_PORTA_DIN[9]"/>
        <net name="blok_i/axi_bram_ctrl_2_BRAM_PORTA_DIN[8]"/>
        <net name="blok_i/axi_bram_ctrl_2_BRAM_PORTA_DIN[7]"/>
        <net name="blok_i/axi_bram_ctrl_2_BRAM_PORTA_DIN[6]"/>
        <net name="blok_i/axi_bram_ctrl_2_BRAM_PORTA_DIN[5]"/>
        <net name="blok_i/axi_bram_ctrl_2_BRAM_PORTA_DIN[4]"/>
        <net name="blok_i/axi_bram_ctrl_2_BRAM_PORTA_DIN[3]"/>
        <net name="blok_i/axi_bram_ctrl_2_BRAM_PORTA_DIN[2]"/>
        <net name="blok_i/axi_bram_ctrl_2_BRAM_PORTA_DIN[1]"/>
        <net name="blok_i/axi_bram_ctrl_2_BRAM_PORTA_DIN[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bR"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bR"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="blok_i/axi_bram_ctrl_2_BRAM_PORTA_EN"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq4&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq4&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[3:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq4&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="blok_i/axi_bram_ctrl_2_BRAM_PORTA_WE[3]"/>
        <net name="blok_i/axi_bram_ctrl_2_BRAM_PORTA_WE[2]"/>
        <net name="blok_i/axi_bram_ctrl_2_BRAM_PORTA_WE[1]"/>
        <net name="blok_i/axi_bram_ctrl_2_BRAM_PORTA_WE[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[9:2]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="blok_i/axi_bram_ctrl_ctl/bram_addr_a[11]"/>
        <net name="blok_i/axi_bram_ctrl_ctl/bram_addr_a[10]"/>
        <net name="blok_i/axi_bram_ctrl_ctl/bram_addr_a[9]"/>
        <net name="blok_i/axi_bram_ctrl_ctl/bram_addr_a[8]"/>
        <net name="blok_i/axi_bram_ctrl_ctl/bram_addr_a[7]"/>
        <net name="blok_i/axi_bram_ctrl_ctl/bram_addr_a[6]"/>
        <net name="blok_i/axi_bram_ctrl_ctl/bram_addr_a[5]"/>
        <net name="blok_i/axi_bram_ctrl_ctl/bram_addr_a[4]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="blok_i/blk_mem_gen_1_doutb[31]"/>
        <net name="blok_i/blk_mem_gen_1_doutb[30]"/>
        <net name="blok_i/blk_mem_gen_1_doutb[29]"/>
        <net name="blok_i/blk_mem_gen_1_doutb[28]"/>
        <net name="blok_i/blk_mem_gen_1_doutb[27]"/>
        <net name="blok_i/blk_mem_gen_1_doutb[26]"/>
        <net name="blok_i/blk_mem_gen_1_doutb[25]"/>
        <net name="blok_i/blk_mem_gen_1_doutb[24]"/>
        <net name="blok_i/blk_mem_gen_1_doutb[23]"/>
        <net name="blok_i/blk_mem_gen_1_doutb[22]"/>
        <net name="blok_i/blk_mem_gen_1_doutb[21]"/>
        <net name="blok_i/blk_mem_gen_1_doutb[20]"/>
        <net name="blok_i/blk_mem_gen_1_doutb[19]"/>
        <net name="blok_i/blk_mem_gen_1_doutb[18]"/>
        <net name="blok_i/blk_mem_gen_1_doutb[17]"/>
        <net name="blok_i/blk_mem_gen_1_doutb[16]"/>
        <net name="blok_i/blk_mem_gen_1_doutb[15]"/>
        <net name="blok_i/blk_mem_gen_1_doutb[14]"/>
        <net name="blok_i/blk_mem_gen_1_doutb[13]"/>
        <net name="blok_i/blk_mem_gen_1_doutb[12]"/>
        <net name="blok_i/blk_mem_gen_1_doutb[11]"/>
        <net name="blok_i/blk_mem_gen_1_doutb[10]"/>
        <net name="blok_i/blk_mem_gen_1_doutb[9]"/>
        <net name="blok_i/blk_mem_gen_1_doutb[8]"/>
        <net name="blok_i/blk_mem_gen_1_doutb[7]"/>
        <net name="blok_i/blk_mem_gen_1_doutb[6]"/>
        <net name="blok_i/blk_mem_gen_1_doutb[5]"/>
        <net name="blok_i/blk_mem_gen_1_doutb[4]"/>
        <net name="blok_i/blk_mem_gen_1_doutb[3]"/>
        <net name="blok_i/blk_mem_gen_1_doutb[2]"/>
        <net name="blok_i/blk_mem_gen_1_doutb[1]"/>
        <net name="blok_i/blk_mem_gen_1_doutb[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="blok_i/controller_0/cfgmem_addr_o[31]"/>
        <net name="blok_i/controller_0/cfgmem_addr_o[30]"/>
        <net name="blok_i/controller_0/cfgmem_addr_o[29]"/>
        <net name="blok_i/controller_0/cfgmem_addr_o[28]"/>
        <net name="blok_i/controller_0/cfgmem_addr_o[27]"/>
        <net name="blok_i/controller_0/cfgmem_addr_o[26]"/>
        <net name="blok_i/controller_0/cfgmem_addr_o[25]"/>
        <net name="blok_i/controller_0/cfgmem_addr_o[24]"/>
        <net name="blok_i/controller_0/cfgmem_addr_o[23]"/>
        <net name="blok_i/controller_0/cfgmem_addr_o[22]"/>
        <net name="blok_i/controller_0/cfgmem_addr_o[21]"/>
        <net name="blok_i/controller_0/cfgmem_addr_o[20]"/>
        <net name="blok_i/controller_0/cfgmem_addr_o[19]"/>
        <net name="blok_i/controller_0/cfgmem_addr_o[18]"/>
        <net name="blok_i/controller_0/cfgmem_addr_o[17]"/>
        <net name="blok_i/controller_0/cfgmem_addr_o[16]"/>
        <net name="blok_i/controller_0/cfgmem_addr_o[15]"/>
        <net name="blok_i/controller_0/cfgmem_addr_o[14]"/>
        <net name="blok_i/controller_0/cfgmem_addr_o[13]"/>
        <net name="blok_i/controller_0/cfgmem_addr_o[12]"/>
        <net name="blok_i/controller_0/cfgmem_addr_o[11]"/>
        <net name="blok_i/controller_0/cfgmem_addr_o[10]"/>
        <net name="blok_i/controller_0/cfgmem_addr_o[9]"/>
        <net name="blok_i/controller_0/cfgmem_addr_o[8]"/>
        <net name="blok_i/controller_0/cfgmem_addr_o[7]"/>
        <net name="blok_i/controller_0/cfgmem_addr_o[6]"/>
        <net name="blok_i/controller_0/cfgmem_addr_o[5]"/>
        <net name="blok_i/controller_0/cfgmem_addr_o[4]"/>
        <net name="blok_i/controller_0/cfgmem_addr_o[3]"/>
        <net name="blok_i/controller_0/cfgmem_addr_o[2]"/>
        <net name="blok_i/controller_0/cfgmem_addr_o[1]"/>
        <net name="blok_i/controller_0/cfgmem_addr_o[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="blok_i/controller_0/cfgmem_data_i[31]"/>
        <net name="blok_i/controller_0/cfgmem_data_i[30]"/>
        <net name="blok_i/controller_0/cfgmem_data_i[29]"/>
        <net name="blok_i/controller_0/cfgmem_data_i[28]"/>
        <net name="blok_i/controller_0/cfgmem_data_i[27]"/>
        <net name="blok_i/controller_0/cfgmem_data_i[26]"/>
        <net name="blok_i/controller_0/cfgmem_data_i[25]"/>
        <net name="blok_i/controller_0/cfgmem_data_i[24]"/>
        <net name="blok_i/controller_0/cfgmem_data_i[23]"/>
        <net name="blok_i/controller_0/cfgmem_data_i[22]"/>
        <net name="blok_i/controller_0/cfgmem_data_i[21]"/>
        <net name="blok_i/controller_0/cfgmem_data_i[20]"/>
        <net name="blok_i/controller_0/cfgmem_data_i[19]"/>
        <net name="blok_i/controller_0/cfgmem_data_i[18]"/>
        <net name="blok_i/controller_0/cfgmem_data_i[17]"/>
        <net name="blok_i/controller_0/cfgmem_data_i[16]"/>
        <net name="blok_i/controller_0/cfgmem_data_i[15]"/>
        <net name="blok_i/controller_0/cfgmem_data_i[14]"/>
        <net name="blok_i/controller_0/cfgmem_data_i[13]"/>
        <net name="blok_i/controller_0/cfgmem_data_i[12]"/>
        <net name="blok_i/controller_0/cfgmem_data_i[11]"/>
        <net name="blok_i/controller_0/cfgmem_data_i[10]"/>
        <net name="blok_i/controller_0/cfgmem_data_i[9]"/>
        <net name="blok_i/controller_0/cfgmem_data_i[8]"/>
        <net name="blok_i/controller_0/cfgmem_data_i[7]"/>
        <net name="blok_i/controller_0/cfgmem_data_i[6]"/>
        <net name="blok_i/controller_0/cfgmem_data_i[5]"/>
        <net name="blok_i/controller_0/cfgmem_data_i[4]"/>
        <net name="blok_i/controller_0/cfgmem_data_i[3]"/>
        <net name="blok_i/controller_0/cfgmem_data_i[2]"/>
        <net name="blok_i/controller_0/cfgmem_data_i[1]"/>
        <net name="blok_i/controller_0/cfgmem_data_i[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bF"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe5[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bF"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="blok_i/controller_0/cs_o"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="blok_i/controller_0/ctl_addr_i[31]"/>
        <net name="blok_i/controller_0/ctl_addr_i[30]"/>
        <net name="blok_i/controller_0/ctl_addr_i[29]"/>
        <net name="blok_i/controller_0/ctl_addr_i[28]"/>
        <net name="blok_i/controller_0/ctl_addr_i[27]"/>
        <net name="blok_i/controller_0/ctl_addr_i[26]"/>
        <net name="blok_i/controller_0/ctl_addr_i[25]"/>
        <net name="blok_i/controller_0/ctl_addr_i[24]"/>
        <net name="blok_i/controller_0/ctl_addr_i[23]"/>
        <net name="blok_i/controller_0/ctl_addr_i[22]"/>
        <net name="blok_i/controller_0/ctl_addr_i[21]"/>
        <net name="blok_i/controller_0/ctl_addr_i[20]"/>
        <net name="blok_i/controller_0/ctl_addr_i[19]"/>
        <net name="blok_i/controller_0/ctl_addr_i[18]"/>
        <net name="blok_i/controller_0/ctl_addr_i[17]"/>
        <net name="blok_i/controller_0/ctl_addr_i[16]"/>
        <net name="blok_i/controller_0/ctl_addr_i[15]"/>
        <net name="blok_i/controller_0/ctl_addr_i[14]"/>
        <net name="blok_i/controller_0/ctl_addr_i[13]"/>
        <net name="blok_i/controller_0/ctl_addr_i[12]"/>
        <net name="blok_i/controller_0/ctl_addr_i[11]"/>
        <net name="blok_i/controller_0/ctl_addr_i[10]"/>
        <net name="blok_i/controller_0/ctl_addr_i[9]"/>
        <net name="blok_i/controller_0/ctl_addr_i[8]"/>
        <net name="blok_i/controller_0/ctl_addr_i[7]"/>
        <net name="blok_i/controller_0/ctl_addr_i[6]"/>
        <net name="blok_i/controller_0/ctl_addr_i[5]"/>
        <net name="blok_i/controller_0/ctl_addr_i[4]"/>
        <net name="blok_i/controller_0/ctl_addr_i[3]"/>
        <net name="blok_i/controller_0/ctl_addr_i[2]"/>
        <net name="blok_i/controller_0/ctl_addr_i[1]"/>
        <net name="blok_i/controller_0/ctl_addr_i[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="blok_i/controller_0/ctl_data_i[31]"/>
        <net name="blok_i/controller_0/ctl_data_i[30]"/>
        <net name="blok_i/controller_0/ctl_data_i[29]"/>
        <net name="blok_i/controller_0/ctl_data_i[28]"/>
        <net name="blok_i/controller_0/ctl_data_i[27]"/>
        <net name="blok_i/controller_0/ctl_data_i[26]"/>
        <net name="blok_i/controller_0/ctl_data_i[25]"/>
        <net name="blok_i/controller_0/ctl_data_i[24]"/>
        <net name="blok_i/controller_0/ctl_data_i[23]"/>
        <net name="blok_i/controller_0/ctl_data_i[22]"/>
        <net name="blok_i/controller_0/ctl_data_i[21]"/>
        <net name="blok_i/controller_0/ctl_data_i[20]"/>
        <net name="blok_i/controller_0/ctl_data_i[19]"/>
        <net name="blok_i/controller_0/ctl_data_i[18]"/>
        <net name="blok_i/controller_0/ctl_data_i[17]"/>
        <net name="blok_i/controller_0/ctl_data_i[16]"/>
        <net name="blok_i/controller_0/ctl_data_i[15]"/>
        <net name="blok_i/controller_0/ctl_data_i[14]"/>
        <net name="blok_i/controller_0/ctl_data_i[13]"/>
        <net name="blok_i/controller_0/ctl_data_i[12]"/>
        <net name="blok_i/controller_0/ctl_data_i[11]"/>
        <net name="blok_i/controller_0/ctl_data_i[10]"/>
        <net name="blok_i/controller_0/ctl_data_i[9]"/>
        <net name="blok_i/controller_0/ctl_data_i[8]"/>
        <net name="blok_i/controller_0/ctl_data_i[7]"/>
        <net name="blok_i/controller_0/ctl_data_i[6]"/>
        <net name="blok_i/controller_0/ctl_data_i[5]"/>
        <net name="blok_i/controller_0/ctl_data_i[4]"/>
        <net name="blok_i/controller_0/ctl_data_i[3]"/>
        <net name="blok_i/controller_0/ctl_data_i[2]"/>
        <net name="blok_i/controller_0/ctl_data_i[1]"/>
        <net name="blok_i/controller_0/ctl_data_i[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe4[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="blok_i/controller_0/datmem_addr_o[31]"/>
        <net name="blok_i/controller_0/datmem_addr_o[30]"/>
        <net name="blok_i/controller_0/datmem_addr_o[29]"/>
        <net name="blok_i/controller_0/datmem_addr_o[28]"/>
        <net name="blok_i/controller_0/datmem_addr_o[27]"/>
        <net name="blok_i/controller_0/datmem_addr_o[26]"/>
        <net name="blok_i/controller_0/datmem_addr_o[25]"/>
        <net name="blok_i/controller_0/datmem_addr_o[24]"/>
        <net name="blok_i/controller_0/datmem_addr_o[23]"/>
        <net name="blok_i/controller_0/datmem_addr_o[22]"/>
        <net name="blok_i/controller_0/datmem_addr_o[21]"/>
        <net name="blok_i/controller_0/datmem_addr_o[20]"/>
        <net name="blok_i/controller_0/datmem_addr_o[19]"/>
        <net name="blok_i/controller_0/datmem_addr_o[18]"/>
        <net name="blok_i/controller_0/datmem_addr_o[17]"/>
        <net name="blok_i/controller_0/datmem_addr_o[16]"/>
        <net name="blok_i/controller_0/datmem_addr_o[15]"/>
        <net name="blok_i/controller_0/datmem_addr_o[14]"/>
        <net name="blok_i/controller_0/datmem_addr_o[13]"/>
        <net name="blok_i/controller_0/datmem_addr_o[12]"/>
        <net name="blok_i/controller_0/datmem_addr_o[11]"/>
        <net name="blok_i/controller_0/datmem_addr_o[10]"/>
        <net name="blok_i/controller_0/datmem_addr_o[9]"/>
        <net name="blok_i/controller_0/datmem_addr_o[8]"/>
        <net name="blok_i/controller_0/datmem_addr_o[7]"/>
        <net name="blok_i/controller_0/datmem_addr_o[6]"/>
        <net name="blok_i/controller_0/datmem_addr_o[5]"/>
        <net name="blok_i/controller_0/datmem_addr_o[4]"/>
        <net name="blok_i/controller_0/datmem_addr_o[3]"/>
        <net name="blok_i/controller_0/datmem_addr_o[2]"/>
        <net name="blok_i/controller_0/datmem_addr_o[1]"/>
        <net name="blok_i/controller_0/datmem_addr_o[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bB"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bB"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="blok_i/controller_0/inst/fsm_rx_bit_prt_reg_n_0_[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bB"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bB"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="blok_i/controller_0/inst/fsm_rx_bit_prt_reg_n_0_[1]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bB"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bB"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="blok_i/controller_0/inst/fsm_rx_bit_prt_reg_n_0_[2]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bB"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bB"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="blok_i/controller_0/inst/fsm_rx_bit_prt_reg_n_0_[3]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bB"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe4[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bB"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="blok_i/controller_0/inst/fsm_rx_bit_prt_reg_n_0_[4]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe6[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="blok_i/controller_0/mosi_o"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bF"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bF"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="blok_i/controller_0/sck_o"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="blok_i/controller_0_cfgmem_addr_o[31]"/>
        <net name="blok_i/controller_0_cfgmem_addr_o[30]"/>
        <net name="blok_i/controller_0_cfgmem_addr_o[29]"/>
        <net name="blok_i/controller_0_cfgmem_addr_o[28]"/>
        <net name="blok_i/controller_0_cfgmem_addr_o[27]"/>
        <net name="blok_i/controller_0_cfgmem_addr_o[26]"/>
        <net name="blok_i/controller_0_cfgmem_addr_o[25]"/>
        <net name="blok_i/controller_0_cfgmem_addr_o[24]"/>
        <net name="blok_i/controller_0_cfgmem_addr_o[23]"/>
        <net name="blok_i/controller_0_cfgmem_addr_o[22]"/>
        <net name="blok_i/controller_0_cfgmem_addr_o[21]"/>
        <net name="blok_i/controller_0_cfgmem_addr_o[20]"/>
        <net name="blok_i/controller_0_cfgmem_addr_o[19]"/>
        <net name="blok_i/controller_0_cfgmem_addr_o[18]"/>
        <net name="blok_i/controller_0_cfgmem_addr_o[17]"/>
        <net name="blok_i/controller_0_cfgmem_addr_o[16]"/>
        <net name="blok_i/controller_0_cfgmem_addr_o[15]"/>
        <net name="blok_i/controller_0_cfgmem_addr_o[14]"/>
        <net name="blok_i/controller_0_cfgmem_addr_o[13]"/>
        <net name="blok_i/controller_0_cfgmem_addr_o[12]"/>
        <net name="blok_i/controller_0_cfgmem_addr_o[11]"/>
        <net name="blok_i/controller_0_cfgmem_addr_o[10]"/>
        <net name="blok_i/controller_0_cfgmem_addr_o[9]"/>
        <net name="blok_i/controller_0_cfgmem_addr_o[8]"/>
        <net name="blok_i/controller_0_cfgmem_addr_o[7]"/>
        <net name="blok_i/controller_0_cfgmem_addr_o[6]"/>
        <net name="blok_i/controller_0_cfgmem_addr_o[5]"/>
        <net name="blok_i/controller_0_cfgmem_addr_o[4]"/>
        <net name="blok_i/controller_0_cfgmem_addr_o[3]"/>
        <net name="blok_i/controller_0_cfgmem_addr_o[2]"/>
        <net name="blok_i/controller_0_cfgmem_addr_o[1]"/>
        <net name="blok_i/controller_0_cfgmem_addr_o[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bR"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bR"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe6[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bR"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="blok_i/controller_0_cfgmem_ena_o"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[10]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="u_ila_0_bram_addr_a[12]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq2&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[1:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="u_ila_0_bram_addr_a[3]"/>
        <net name="u_ila_0_bram_addr_a[2]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bR"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bR"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="u_ila_0_bram_en_a"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq4&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq4&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[3:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq4&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="u_ila_0_bram_we_a[3]"/>
        <net name="u_ila_0_bram_we_a[2]"/>
        <net name="u_ila_0_bram_we_a[1]"/>
        <net name="u_ila_0_bram_we_a[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="u_ila_0_bram_wrdata_a[31]"/>
        <net name="u_ila_0_bram_wrdata_a[30]"/>
        <net name="u_ila_0_bram_wrdata_a[29]"/>
        <net name="u_ila_0_bram_wrdata_a[28]"/>
        <net name="u_ila_0_bram_wrdata_a[27]"/>
        <net name="u_ila_0_bram_wrdata_a[26]"/>
        <net name="u_ila_0_bram_wrdata_a[25]"/>
        <net name="u_ila_0_bram_wrdata_a[24]"/>
        <net name="u_ila_0_bram_wrdata_a[23]"/>
        <net name="u_ila_0_bram_wrdata_a[22]"/>
        <net name="u_ila_0_bram_wrdata_a[21]"/>
        <net name="u_ila_0_bram_wrdata_a[20]"/>
        <net name="u_ila_0_bram_wrdata_a[19]"/>
        <net name="u_ila_0_bram_wrdata_a[18]"/>
        <net name="u_ila_0_bram_wrdata_a[17]"/>
        <net name="u_ila_0_bram_wrdata_a[16]"/>
        <net name="u_ila_0_bram_wrdata_a[15]"/>
        <net name="u_ila_0_bram_wrdata_a[14]"/>
        <net name="u_ila_0_bram_wrdata_a[13]"/>
        <net name="u_ila_0_bram_wrdata_a[12]"/>
        <net name="u_ila_0_bram_wrdata_a[11]"/>
        <net name="u_ila_0_bram_wrdata_a[10]"/>
        <net name="u_ila_0_bram_wrdata_a[9]"/>
        <net name="u_ila_0_bram_wrdata_a[8]"/>
        <net name="u_ila_0_bram_wrdata_a[7]"/>
        <net name="u_ila_0_bram_wrdata_a[6]"/>
        <net name="u_ila_0_bram_wrdata_a[5]"/>
        <net name="u_ila_0_bram_wrdata_a[4]"/>
        <net name="u_ila_0_bram_wrdata_a[3]"/>
        <net name="u_ila_0_bram_wrdata_a[2]"/>
        <net name="u_ila_0_bram_wrdata_a[1]"/>
        <net name="u_ila_0_bram_wrdata_a[0]"/>
      </nets>
    </probe>
  </probeset>
</hwsession>
