<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3499" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3499{left:782px;bottom:68px;letter-spacing:0.1px;}
#t2_3499{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_3499{left:630px;bottom:1141px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t4_3499{left:70px;bottom:1088px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t5_3499{left:70px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t6_3499{left:70px;bottom:1054px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t7_3499{left:70px;bottom:1037px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t8_3499{left:70px;bottom:580px;}
#t9_3499{left:96px;bottom:584px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#ta_3499{left:393px;bottom:584px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tb_3499{left:96px;bottom:567px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tc_3499{left:96px;bottom:550px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#td_3499{left:96px;bottom:533px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#te_3499{left:70px;bottom:507px;}
#tf_3499{left:96px;bottom:510px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#tg_3499{left:406px;bottom:510px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#th_3499{left:96px;bottom:493px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ti_3499{left:96px;bottom:477px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tj_3499{left:96px;bottom:460px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tk_3499{left:96px;bottom:443px;letter-spacing:-0.17px;}
#tl_3499{left:70px;bottom:417px;}
#tm_3499{left:96px;bottom:420px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tn_3499{left:400px;bottom:420px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#to_3499{left:96px;bottom:403px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tp_3499{left:96px;bottom:387px;letter-spacing:-0.16px;word-spacing:-0.73px;}
#tq_3499{left:96px;bottom:370px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tr_3499{left:96px;bottom:353px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ts_3499{left:96px;bottom:336px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tt_3499{left:70px;bottom:310px;}
#tu_3499{left:96px;bottom:313px;letter-spacing:-0.17px;word-spacing:-0.68px;}
#tv_3499{left:487px;bottom:313px;letter-spacing:-0.16px;word-spacing:-0.69px;}
#tw_3499{left:96px;bottom:296px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tx_3499{left:96px;bottom:280px;letter-spacing:-0.14px;word-spacing:-1.17px;}
#ty_3499{left:96px;bottom:263px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tz_3499{left:96px;bottom:246px;letter-spacing:-0.15px;word-spacing:-0.88px;}
#t10_3499{left:96px;bottom:229px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t11_3499{left:70px;bottom:203px;}
#t12_3499{left:96px;bottom:206px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t13_3499{left:363px;bottom:206px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t14_3499{left:96px;bottom:189px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t15_3499{left:96px;bottom:173px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t16_3499{left:96px;bottom:156px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t17_3499{left:96px;bottom:139px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t18_3499{left:96px;bottom:122px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t19_3499{left:311px;bottom:637px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1a_3499{left:403px;bottom:637px;letter-spacing:0.14px;word-spacing:0.02px;}
#t1b_3499{left:763px;bottom:964px;}
#t1c_3499{left:294px;bottom:964px;letter-spacing:0.08px;word-spacing:0.03px;}
#t1d_3499{left:705px;bottom:964px;letter-spacing:0.08px;word-spacing:0.02px;}
#t1e_3499{left:641px;bottom:964px;letter-spacing:0.09px;word-spacing:0.02px;}
#t1f_3499{left:586px;bottom:964px;letter-spacing:0.06px;word-spacing:0.05px;}
#t1g_3499{left:530px;bottom:964px;letter-spacing:0.06px;word-spacing:0.05px;}
#t1h_3499{left:456px;bottom:964px;letter-spacing:0.07px;word-spacing:0.04px;}
#t1i_3499{left:397px;bottom:938px;letter-spacing:0.11px;}
#t1j_3499{left:153px;bottom:748px;letter-spacing:0.11px;}
#t1k_3499{left:153px;bottom:772px;letter-spacing:0.1px;}
#t1l_3499{left:153px;bottom:723px;letter-spacing:0.1px;}
#t1m_3499{left:153px;bottom:700px;letter-spacing:0.12px;}
#t1n_3499{left:153px;bottom:675px;letter-spacing:0.11px;}
#t1o_3499{left:153px;bottom:814px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1p_3499{left:153px;bottom:834px;letter-spacing:0.12px;}
#t1q_3499{left:153px;bottom:855px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1r_3499{left:153px;bottom:875px;letter-spacing:0.09px;word-spacing:0.03px;}
#t1s_3499{left:153px;bottom:896px;letter-spacing:0.09px;word-spacing:0.02px;}
#t1t_3499{left:153px;bottom:793px;letter-spacing:0.11px;}

.s1_3499{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3499{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3499{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3499{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_3499{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s6_3499{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3499{font-size:12px;font-family:Arial_b5v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3499" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3499Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3499" style="-webkit-user-select: none;"><object width="935" height="1210" data="3499/3499.svg" type="image/svg+xml" id="pdf3499" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3499" class="t s1_3499">Vol. 3B </span><span id="t2_3499" class="t s1_3499">15-9 </span>
<span id="t3_3499" class="t s2_3499">POWER AND THERMAL MANAGEMENT </span>
<span id="t4_3499" class="t s3_3499">When the IA32_HWP_REQUEST MSR Package Control bit is set, any valid bit that is NOT set indicates to the </span>
<span id="t5_3499" class="t s3_3499">processor to use the respective field value from the IA32_HWP_REQUEST_PKG MSR. Otherwise, the values are </span>
<span id="t6_3499" class="t s3_3499">derived from the IA32_HWP_REQUEST MSR. The valid bits are ignored when the IA32_HWP_REQUEST MSR </span>
<span id="t7_3499" class="t s3_3499">Package Control bit is zero. </span>
<span id="t8_3499" class="t s4_3499">• </span><span id="t9_3499" class="t s5_3499">Minimum_Performance (bits 7:0, RW) </span><span id="ta_3499" class="t s3_3499">— Conveys a hint to the HWP hardware. The OS programs the </span>
<span id="tb_3499" class="t s3_3499">minimum performance hint to achieve the required quality of service (QOS) or to meet a service level </span>
<span id="tc_3499" class="t s3_3499">agreement (SLA) as needed. Note that an excursion below the level specified is possible due to hardware </span>
<span id="td_3499" class="t s3_3499">constraints. The default value of this field is IA32_HWP_CAPABILITIES.Lowest_Performance. </span>
<span id="te_3499" class="t s4_3499">• </span><span id="tf_3499" class="t s5_3499">Maximum_Performance (bits 15:8, RW) </span><span id="tg_3499" class="t s3_3499">— Conveys a hint to the HWP hardware. The OS programs this </span>
<span id="th_3499" class="t s3_3499">field to limit the maximum performance that is expected to be supplied by the HWP hardware. Excursions </span>
<span id="ti_3499" class="t s3_3499">above the limit requested by OS are possible due to hardware coordination between the processor cores and </span>
<span id="tj_3499" class="t s3_3499">other components in the package. The default value of this field is IA32_HWP_CAPABILITIES.Highest_Perfor- </span>
<span id="tk_3499" class="t s3_3499">mance. </span>
<span id="tl_3499" class="t s4_3499">• </span><span id="tm_3499" class="t s5_3499">Desired_Performance (bits 23:16, RW) </span><span id="tn_3499" class="t s3_3499">— Conveys a hint to the HWP hardware. When set to zero, </span>
<span id="to_3499" class="t s3_3499">hardware autonomous selection determines the performance target. When set to a non-zero value (between </span>
<span id="tp_3499" class="t s3_3499">the range of Lowest_Performance and Highest_Performance of IA32_HWP_CAPABILITIES) conveys an explicit </span>
<span id="tq_3499" class="t s3_3499">performance request hint to the hardware; effectively disabling HW Autonomous selection. The Desired_Per- </span>
<span id="tr_3499" class="t s3_3499">formance input is non-constraining in terms of Performance and Energy Efficiency optimizations, which are </span>
<span id="ts_3499" class="t s3_3499">independently controlled. The default value of this field is 0. </span>
<span id="tt_3499" class="t s4_3499">• </span><span id="tu_3499" class="t s5_3499">Energy_Performance_Preference (bits 31:24, RW) </span><span id="tv_3499" class="t s3_3499">— Conveys a hint to the HWP hardware. The OS may </span>
<span id="tw_3499" class="t s3_3499">write a range of values from 0 (performance preference) to 0FFH (energy efficiency preference) to influence </span>
<span id="tx_3499" class="t s3_3499">the rate of performance increase /decrease and the result of the hardware's energy efficiency and performance </span>
<span id="ty_3499" class="t s3_3499">optimizations. The default value of this field is 80H. Note: If CPUID.06H:EAX[bit 10] indicates that this field is </span>
<span id="tz_3499" class="t s3_3499">not supported, HWP uses the value of the IA32_ENERGY_PERF_BIAS MSR to determine the energy efficiency / </span>
<span id="t10_3499" class="t s3_3499">performance preference. </span>
<span id="t11_3499" class="t s4_3499">• </span><span id="t12_3499" class="t s5_3499">Activity_Window (bits 41:32, RW) </span><span id="t13_3499" class="t s3_3499">— Conveys a hint to the HWP hardware specifying a moving workload </span>
<span id="t14_3499" class="t s3_3499">history observation window for performance/frequency optimizations. If 0, the hardware will determine the </span>
<span id="t15_3499" class="t s3_3499">appropriate window size. When writing a non-zero value to this field, this field is encoded in the format of bits </span>
<span id="t16_3499" class="t s3_3499">38:32 as a 7-bit mantissa and bits 41:39 as a 3-bit exponent value in powers of 10. The resultant value is in </span>
<span id="t17_3499" class="t s3_3499">microseconds. Thus, the minimal/maximum activity window size is 1 microsecond/1270 seconds. Combined </span>
<span id="t18_3499" class="t s3_3499">with the Energy_Performance_Preference input, Activity_Window influences the rate of performance increase </span>
<span id="t19_3499" class="t s6_3499">Figure 15-6. </span><span id="t1a_3499" class="t s6_3499">IA32_HWP_REQUEST Register </span>
<span id="t1b_3499" class="t s7_3499">0 </span><span id="t1c_3499" class="t s7_3499">63 62 61 60 59 </span><span id="t1d_3499" class="t s7_3499">8 7 </span><span id="t1e_3499" class="t s7_3499">16 15 </span><span id="t1f_3499" class="t s7_3499">24 23 </span><span id="t1g_3499" class="t s7_3499">32 31 </span><span id="t1h_3499" class="t s7_3499">43 42 41 </span>
<span id="t1i_3499" class="t s7_3499">Reserved </span>
<span id="t1j_3499" class="t s7_3499">Energy_Performance_Preference </span>
<span id="t1k_3499" class="t s7_3499">Activity_Window </span>
<span id="t1l_3499" class="t s7_3499">Desired_Performance </span>
<span id="t1m_3499" class="t s7_3499">Maximum_Performance </span>
<span id="t1n_3499" class="t s7_3499">Minimum_Performance </span>
<span id="t1o_3499" class="t s7_3499">Activity_Window Valid </span>
<span id="t1p_3499" class="t s7_3499">EPP Valid </span>
<span id="t1q_3499" class="t s7_3499">Desired Valid </span>
<span id="t1r_3499" class="t s7_3499">Maximum Valid </span>
<span id="t1s_3499" class="t s7_3499">Minimum Valid </span>
<span id="t1t_3499" class="t s7_3499">Package_Control </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
