# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../decode.srcs/sources_1/new/Decode.vhd" \
"../../../../decode.srcs/sources_1/new/RF8_16.vhd" \
"../../../Decode_TB.vhd" \

# Do not sort compile order
nosort
