#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Jul  9 16:40:29 2020
# Process ID: 22870
# Current directory: /home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/multichannel-analysis.runs/synth_1
# Command line: vivado -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/multichannel-analysis.runs/synth_1/top.vds
# Journal file: /home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/multichannel-analysis.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7s15ftgb196-1IL
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Device 21-403] Loading part xc7s15ftgb196-1IL
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22939
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 2111.719 ; gain = 0.000 ; free physical = 7084 ; free virtual = 12875
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/design/top.vhdl:57]
INFO: [Synth 8-638] synthesizing module 'rst_driver' [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/design/rst_driver.vhdl:30]
	Parameter RST_POWER_ON_CNT_NUMBER_OF_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rst_driver' (1#1) [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/design/rst_driver.vhdl:30]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/multichannel-analysis.runs/synth_1/.Xil/Vivado-22870-wpc/realtime/clk_wiz_0_stub.vhdl:13]
INFO: [Synth 8-638] synthesizing module 'spi_driver' [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/design/spi_driver.vhdl:39]
INFO: [Synth 8-256] done synthesizing module 'spi_driver' (2#1) [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/design/spi_driver.vhdl:39]
INFO: [Synth 8-638] synthesizing module 'adc_driver' [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/design/adc_driver.vhdl:36]
	Parameter ADC_DATA_NUMBER_OF_BITS bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adc_driver' (3#1) [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/design/adc_driver.vhdl:36]
INFO: [Synth 8-638] synthesizing module 'sram_driver' [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/design/sram_driver.vhdl:48]
	Parameter RAM_DATA_NUMBER_OF_BITS bound to: 16 - type: integer 
	Parameter RAM_ADDRESS_NUMBER_OF_BITS bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sram_driver' (4#1) [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/design/sram_driver.vhdl:48]
INFO: [Synth 8-638] synthesizing module 'brain' [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/design/brain.vhdl:52]
INFO: [Synth 8-256] done synthesizing module 'brain' (5#1) [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/design/brain.vhdl:52]
INFO: [Synth 8-256] done synthesizing module 'top' (6#1) [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/design/top.vhdl:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 2111.719 ; gain = 0.000 ; free physical = 7107 ; free virtual = 12900
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2111.719 ; gain = 0.000 ; free physical = 7102 ; free virtual = 12896
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2111.719 ; gain = 0.000 ; free physical = 7102 ; free virtual = 12896
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2111.719 ; gain = 0.000 ; free physical = 7094 ; free virtual = 12887
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/multichannel-analysis.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0_inst'
WARNING: [Vivado 12-584] No ports matched ''. [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/multichannel-analysis.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:1]
WARNING: [Vivado 12-584] No ports matched ''. [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/multichannel-analysis.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:4]
Finished Parsing XDC File [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/multichannel-analysis.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0_inst'
Parsing XDC File [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/constraints/adc.xdc]
Finished Parsing XDC File [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/constraints/adc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/constraints/adc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/constraints/bridge.xdc]
Finished Parsing XDC File [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/constraints/bridge.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/constraints/bridge.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/constraints/clk.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk_i' already exists, overwriting the previous clock with the same name. [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/constraints/clk.xdc:10]
Finished Parsing XDC File [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/constraints/clk.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/constraints/clk.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/constraints/fpga.xdc]
Finished Parsing XDC File [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/constraints/fpga.xdc]
Parsing XDC File [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/constraints/gpio.xdc]
Finished Parsing XDC File [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/constraints/gpio.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/constraints/gpio.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/constraints/led.xdc]
Finished Parsing XDC File [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/constraints/led.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/constraints/led.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/constraints/rst.xdc]
Finished Parsing XDC File [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/constraints/rst.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/constraints/rst.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/constraints/sram.xdc]
Finished Parsing XDC File [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/constraints/sram.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/constraints/sram.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2191.371 ; gain = 0.000 ; free physical = 7009 ; free virtual = 12803
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2191.371 ; gain = 0.000 ; free physical = 7009 ; free virtual = 12803
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:41 . Memory (MB): peak = 2191.371 ; gain = 79.652 ; free physical = 7061 ; free virtual = 12858
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s15ftgb196-1IL
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:41 . Memory (MB): peak = 2191.371 ; gain = 79.652 ; free physical = 7061 ; free virtual = 12858
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_i. (constraint file  /home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/multichannel-analysis.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_i. (constraint file  /home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/multichannel-analysis.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for clk_wiz_0_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:42 . Memory (MB): peak = 2191.371 ; gain = 79.652 ; free physical = 7071 ; free virtual = 12868
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'opcode_reg' in module 'sram_driver'
INFO: [Synth 8-802] inferred FSM for state register 'spi_byte_order_reg' in module 'brain'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            wait_for_cmd |                              001 |                               00
              write_data |                              010 |                               01
               read_data |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'opcode_reg' using encoding 'one-hot' in module 'sram_driver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
      spi_byte_order_cmd |                             0001 |                               00
    spi_byte_order_first |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
*
                  iSTATE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'spi_byte_order_reg' using encoding 'one-hot' in module 'brain'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:43 . Memory (MB): peak = 2191.371 ; gain = 79.652 ; free physical = 7060 ; free virtual = 12858
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 22    
+---Muxes : 
	  14 Input   17 Bit        Muxes := 1     
	   3 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 2     
	  14 Input   16 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 7     
	   5 Input    8 Bit        Muxes := 1     
	  14 Input    8 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	  14 Input    4 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 26    
	   5 Input    1 Bit        Muxes := 4     
	   3 Input    1 Bit        Muxes := 2     
	   6 Input    1 Bit        Muxes := 4     
	  14 Input    1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 20 (col length:20)
BRAMs: 20 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:47 . Memory (MB): peak = 2191.371 ; gain = 79.652 ; free physical = 7000 ; free virtual = 12805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'clk_i'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:01:05 . Memory (MB): peak = 2191.371 ; gain = 79.652 ; free physical = 6899 ; free virtual = 12704
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:01:06 . Memory (MB): peak = 2191.371 ; gain = 79.652 ; free physical = 6908 ; free virtual = 12711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:01:07 . Memory (MB): peak = 2191.371 ; gain = 79.652 ; free physical = 6907 ; free virtual = 12710
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:01:17 . Memory (MB): peak = 2191.371 ; gain = 79.652 ; free physical = 6902 ; free virtual = 12708
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:01:17 . Memory (MB): peak = 2191.371 ; gain = 79.652 ; free physical = 6902 ; free virtual = 12708
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:01:17 . Memory (MB): peak = 2191.371 ; gain = 79.652 ; free physical = 6902 ; free virtual = 12708
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:01:17 . Memory (MB): peak = 2191.371 ; gain = 79.652 ; free physical = 6902 ; free virtual = 12708
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:01:17 . Memory (MB): peak = 2191.371 ; gain = 79.652 ; free physical = 6903 ; free virtual = 12709
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:01:17 . Memory (MB): peak = 2191.371 ; gain = 79.652 ; free physical = 6902 ; free virtual = 12708
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |clk_wiz |     1|
|2     |CARRY4  |     4|
|3     |LUT1    |     3|
|4     |LUT2    |    18|
|5     |LUT3    |    28|
|6     |LUT4    |    34|
|7     |LUT5    |    18|
|8     |LUT6    |    28|
|9     |FDRE    |   228|
|10    |FDSE    |    11|
|11    |IBUF    |    15|
|12    |IOBUF   |    16|
|13    |OBUF    |    26|
|14    |OBUFT   |     1|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:01:17 . Memory (MB): peak = 2191.371 ; gain = 79.652 ; free physical = 6902 ; free virtual = 12708
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:01:12 . Memory (MB): peak = 2191.371 ; gain = 0.000 ; free physical = 6955 ; free virtual = 12761
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:01:17 . Memory (MB): peak = 2191.371 ; gain = 79.652 ; free physical = 6955 ; free virtual = 12761
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2191.371 ; gain = 0.000 ; free physical = 7028 ; free virtual = 12835
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2191.371 ; gain = 0.000 ; free physical = 6981 ; free virtual = 12789
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:01:35 . Memory (MB): peak = 2191.371 ; gain = 79.875 ; free physical = 7120 ; free virtual = 12928
INFO: [Common 17-1381] The checkpoint '/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/multichannel-analysis.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jul  9 16:42:42 2020...
