<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_address_counter_16_0_0_synth_1" LaunchDir="C:/Projects/04-23-test/project_3/project_3.runs/design_1_address_counter_16_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_serial_pipeline_delay_0_1_synth_1" LaunchDir="C:/Projects/04-23-test/project_3/project_3.runs/design_1_serial_pipeline_delay_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_blk_mem_gen_0_0_synth_1" LaunchDir="C:/Projects/04-23-test/project_3/project_3.runs/design_1_blk_mem_gen_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_blk_mem_gen_0_1_synth_1" LaunchDir="C:/Projects/04-23-test/project_3/project_3.runs/design_1_blk_mem_gen_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_blk_mem_gen_0_0_synth_1"/>
	</Run>
	<Run Id="design_1_address_counter_1_0_synth_1" LaunchDir="C:/Projects/04-23-test/project_3/project_3.runs/design_1_address_counter_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_fifo_filled_lock_0_0_synth_1" LaunchDir="C:/Projects/04-23-test/project_3/project_3.runs/design_1_fifo_filled_lock_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/Projects/04-23-test/project_3/project_3.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_address_counter_16_0_0_synth_1"/>
		<Parent Id="design_1_serial_pipeline_delay_0_1_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_0_0_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_0_1_synth_1"/>
		<Parent Id="design_1_address_counter_1_0_synth_1"/>
		<Parent Id="design_1_fifo_filled_lock_0_0_synth_1"/>
	</Run>
	<Run Id="impl_2" LaunchDir="C:/Projects/04-23-test/project_3/project_3.runs/impl_2" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="design_1_address_counter_16_0_0_synth_1"/>
		<Parent Id="design_1_serial_pipeline_delay_0_1_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_0_0_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_0_1_synth_1"/>
		<Parent Id="design_1_address_counter_1_0_synth_1"/>
		<Parent Id="design_1_fifo_filled_lock_0_0_synth_1"/>
	</Run>
</Runs>

