Block Name			X	Y		#Block ID
---------------------------
conv_stencil$ub_conv_stencil_BANK_0_garnet		15	10		#m20
conv_stencil$ub_conv_stencil_BANK_1_garnet		15	12		#m38
conv_stencil$ub_conv_stencil_BANK_2_garnet		7	12		#m56
hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet		15	22		#m58
hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_1_garnet		7	2		#m59
hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_2_garnet		23	6		#m60
hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_3_garnet		7	8		#m61
hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_4_garnet		15	16		#m62
hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_5_garnet		23	12		#m63
hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_6_garnet		7	4		#m64
hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_7_garnet		23	22		#m65
hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_0_garnet		23	20		#m67
hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_10_garnet		7	20		#m68
hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_11_garnet		7	16		#m69
hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_12_garnet		7	10		#m70
hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_13_garnet		7	22		#m71
hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_14_garnet		15	4		#m72
hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_15_garnet		7	14		#m73
hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_16_garnet		15	2		#m74
hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_17_garnet		15	18		#m75
hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_18_garnet		15	8		#m76
hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_19_garnet		23	8		#m77
hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_1_garnet		23	24		#m78
hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_20_garnet		7	24		#m79
hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_21_garnet		15	20		#m80
hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_22_garnet		7	6		#m81
hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_23_garnet		23	16		#m82
hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_2_garnet		15	24		#m83
hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_3_garnet		23	18		#m84
hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_4_garnet		15	6		#m85
hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_5_garnet		23	4		#m86
hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_6_garnet		15	14		#m87
hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_7_garnet		23	2		#m88
hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_8_garnet		23	10		#m89
hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_9_garnet		23	14		#m90
io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0		5	0		#I0
io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0$reg0		6	9		#r93
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0		7	0		#I57
io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0		9	0		#I66
io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid		3	0		#i1
io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid$reg1		4	17		#r94
io1in_reset		1	0		#i2
op_hcompute_conv_stencil$inner_compute$i139747233261744_i139747233261840_i139747429998064		13	10		#p19
op_hcompute_conv_stencil_1$inner_compute$i139747233130432_i139747233130528_i139747429998064		17	12		#p21
op_hcompute_conv_stencil_2$inner_compute$i139747233194144_i139747233194240_i139747429998064		5	12		#p39
op_hcompute_conv_stencil_3$inner_compute$add_696_710_711_tree$_join_i139747233373872_i139747432925024		17	6		#p18
op_hcompute_conv_stencil_3$inner_compute$add_696_710_711_tree$opN_0$_join_i139747233372672_i139747432925024		9	6		#p17
op_hcompute_conv_stencil_3$inner_compute$add_696_710_711_tree$opN_0$opN_0$_join_i139747233158144_i139747432925024		11	10		#p16
op_hcompute_conv_stencil_3$inner_compute$add_696_710_711_tree$opN_0$opN_0$opN_0$_join_i139747233331664_i139747432925024		17	10		#p15
op_hcompute_conv_stencil_3$inner_compute$add_696_710_711_tree$opN_0$opN_0$opN_1$_join_i139747233158000_i139747432925024		19	10		#p13
op_hcompute_conv_stencil_3$inner_compute$add_696_710_711_tree$opN_0$opN_1$_join_i139747233372528_i139747432925024		9	12		#p10
op_hcompute_conv_stencil_3$inner_compute$add_696_710_711_tree$opN_0$opN_1$opN_0$_join_i139747233370656_i139747432925024		3	12		#p9
op_hcompute_conv_stencil_3$inner_compute$add_696_710_711_tree$opN_0$opN_1$opN_1$_join_i139747233372384_i139747432925024		9	16		#p6
op_hcompute_conv_stencil_3$inner_compute$mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_696_i139747233331328_i139747424908528		19	20		#p14
op_hcompute_conv_stencil_3$inner_compute$mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_697_i139747233332864_i139747424908528		19	16		#p12
op_hcompute_conv_stencil_3$inner_compute$mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_698_i139747233157856_i139747424908528		19	12		#p11
op_hcompute_conv_stencil_3$inner_compute$mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_699_i139747233160544_i139747424908528		3	16		#p8
op_hcompute_conv_stencil_3$inner_compute$mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_700_i139747233370512_i139747424908528		3	14		#p7
op_hcompute_conv_stencil_3$inner_compute$mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_701_i139747233371184_i139747424908528		9	14		#p5
op_hcompute_conv_stencil_3$inner_compute$mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_702_i139747233372240_i139747424908528		11	20		#p4
op_hcompute_conv_stencil_3$inner_compute$mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_703_i139747233373728_i139747424908528		17	8		#p3
op_hcompute_conv_stencil_4$inner_compute$add_763_777_778_tree$_join_i139747232602096_i139747432925024		11	8		#p37
op_hcompute_conv_stencil_4$inner_compute$add_763_777_778_tree$opN_0$_join_i139747232600944_i139747432925024		3	8		#p36
op_hcompute_conv_stencil_4$inner_compute$add_763_777_778_tree$opN_0$opN_0$_join_i139747232676832_i139747432925024		5	8		#p35
op_hcompute_conv_stencil_4$inner_compute$add_763_777_778_tree$opN_0$opN_0$opN_0$_join_i139747233107776_i139747432925024		5	14		#p34
op_hcompute_conv_stencil_4$inner_compute$add_763_777_778_tree$opN_0$opN_0$opN_1$_join_i139747232676688_i139747432925024		11	6		#p32
op_hcompute_conv_stencil_4$inner_compute$add_763_777_778_tree$opN_0$opN_1$_join_i139747232600800_i139747432925024		3	18		#p29
op_hcompute_conv_stencil_4$inner_compute$add_763_777_778_tree$opN_0$opN_1$opN_0$_join_i139747232679680_i139747432925024		3	20		#p28
op_hcompute_conv_stencil_4$inner_compute$add_763_777_778_tree$opN_0$opN_1$opN_1$_join_i139747232600656_i139747432925024		11	18		#p25
op_hcompute_conv_stencil_4$inner_compute$mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_764_i139747232675536_i139747424908528		13	6		#p31
op_hcompute_conv_stencil_4$inner_compute$mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_765_i139747232676544_i139747424908528		21	6		#p30
op_hcompute_conv_stencil_4$inner_compute$mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_766_i139747232675584_i139747424908528		5	20		#p27
op_hcompute_conv_stencil_4$inner_compute$mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_767_i139747232679536_i139747424908528		5	22		#p26
op_hcompute_conv_stencil_4$inner_compute$mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_768_i139747232681360_i139747424908528		13	18		#p24
op_hcompute_conv_stencil_4$inner_compute$mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_769_i139747232600512_i139747424908528		11	16		#p23
op_hcompute_conv_stencil_4$inner_compute$mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_770_i139747232601952_i139747424908528		13	8		#p22
op_hcompute_conv_stencil_4$inner_compute$mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_763_i139747233107632_i139747424908528		17	22		#p33
op_hcompute_conv_stencil_5$inner_compute$add_830_844_845_tree$_join_i139747232424960_i139747432925024		9	10		#p55
op_hcompute_conv_stencil_5$inner_compute$add_830_844_845_tree$opN_0$_join_i139747232484800_i139747432925024		11	12		#p54
op_hcompute_conv_stencil_5$inner_compute$add_830_844_845_tree$opN_0$opN_0$_join_i139747232482304_i139747432925024		19	14		#p53
op_hcompute_conv_stencil_5$inner_compute$add_830_844_845_tree$opN_0$opN_0$opN_0$_join_i139747232421920_i139747432925024		19	18		#p52
op_hcompute_conv_stencil_5$inner_compute$add_830_844_845_tree$opN_0$opN_0$opN_1$_join_i139747232482160_i139747432925024		21	14		#p50
op_hcompute_conv_stencil_5$inner_compute$add_830_844_845_tree$opN_0$opN_1$_join_i139747232426208_i139747432925024		13	12		#p47
op_hcompute_conv_stencil_5$inner_compute$add_830_844_845_tree$opN_0$opN_1$opN_0$_join_i139747232484608_i139747432925024		11	14		#p46
op_hcompute_conv_stencil_5$inner_compute$add_830_844_845_tree$opN_0$opN_1$opN_1$_join_i139747232426064_i139747432925024		17	14		#p43
op_hcompute_conv_stencil_5$inner_compute$mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_830_i139747232421584_i139747424908528		19	22		#p51
op_hcompute_conv_stencil_5$inner_compute$mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_831_i139747232423600_i139747424908528		21	16		#p49
op_hcompute_conv_stencil_5$inner_compute$mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_832_i139747232482016_i139747424908528		21	12		#p48
op_hcompute_conv_stencil_5$inner_compute$mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_833_i139747232483456_i139747424908528		5	16		#p45
op_hcompute_conv_stencil_5$inner_compute$mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_834_i139747232484464_i139747424908528		13	14		#p44
op_hcompute_conv_stencil_5$inner_compute$mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_835_i139747232424912_i139747424908528		17	18		#p42
op_hcompute_conv_stencil_5$inner_compute$mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_836_i139747232425920_i139747424908528		17	16		#p41
op_hcompute_conv_stencil_5$inner_compute$mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_837_i139747232423552_i139747424908528		9	8		#p40
op_hcompute_hw_output_stencil$inner_compute$smax_conv_stencil_4_883_884$max_mux_i139747232246368_i139747419054720		5	10		#p92
op_hcompute_hw_output_stencil_port_controller_garnet		7	18		#m91
