{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1525322429626 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525322429626 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 02 23:40:29 2018 " "Processing started: Wed May 02 23:40:29 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525322429626 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525322429626 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off practica3 -c practica3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off practica3 -c practica3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525322429626 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1525322430860 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1525322430860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria-Behavioral " "Found design unit 1: memoria-Behavioral" {  } { { "memoria.vhd" "" { Text "C:/Users/leser/Desktop/Practica 3 Arquitectura/memoria.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525322451474 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "memoria.vhd" "" { Text "C:/Users/leser/Desktop/Practica 3 Arquitectura/memoria.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525322451474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525322451474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register6-Behavioral " "Found design unit 1: register6-Behavioral" {  } { { "register6.vhd" "" { Text "C:/Users/leser/Desktop/Practica 3 Arquitectura/register6.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525322451489 ""} { "Info" "ISGN_ENTITY_NAME" "1 register6 " "Found entity 1: register6" {  } { { "register6.vhd" "" { Text "C:/Users/leser/Desktop/Practica 3 Arquitectura/register6.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525322451489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525322451489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conector4x2a6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conector4x2a6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conector4x2a6-Behavioral " "Found design unit 1: conector4x2a6-Behavioral" {  } { { "conector4x2a6.vhd" "" { Text "C:/Users/leser/Desktop/Practica 3 Arquitectura/conector4x2a6.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525322451505 ""} { "Info" "ISGN_ENTITY_NAME" "1 conector4x2a6 " "Found entity 1: conector4x2a6" {  } { { "conector4x2a6.vhd" "" { Text "C:/Users/leser/Desktop/Practica 3 Arquitectura/conector4x2a6.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525322451505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525322451505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conector8a4x4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conector8a4x4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conector8a4x4-Behavioral " "Found design unit 1: conector8a4x4-Behavioral" {  } { { "conector8a4x4.vhd" "" { Text "C:/Users/leser/Desktop/Practica 3 Arquitectura/conector8a4x4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525322451505 ""} { "Info" "ISGN_ENTITY_NAME" "1 conector8a4x4 " "Found entity 1: conector8a4x4" {  } { { "conector8a4x4.vhd" "" { Text "C:/Users/leser/Desktop/Practica 3 Arquitectura/conector8a4x4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525322451505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525322451505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensa_boton.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sensa_boton.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sensa_boton-Behavioral " "Found design unit 1: sensa_boton-Behavioral" {  } { { "sensa_boton.vhd" "" { Text "C:/Users/leser/Desktop/Practica 3 Arquitectura/sensa_boton.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525322451521 ""} { "Info" "ISGN_ENTITY_NAME" "1 sensa_boton " "Found entity 1: sensa_boton" {  } { { "sensa_boton.vhd" "" { Text "C:/Users/leser/Desktop/Practica 3 Arquitectura/sensa_boton.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525322451521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525322451521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider-Behavioral " "Found design unit 1: divider-Behavioral" {  } { { "divider.vhd" "" { Text "C:/Users/leser/Desktop/Practica 3 Arquitectura/divider.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525322451536 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.vhd" "" { Text "C:/Users/leser/Desktop/Practica 3 Arquitectura/divider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525322451536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525322451536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file practica3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 practica3 " "Found entity 1: practica3" {  } { { "practica3.bdf" "" { Schematic "C:/Users/leser/Desktop/Practica 3 Arquitectura/practica3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525322451536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525322451536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register4-Behavioral " "Found design unit 1: register4-Behavioral" {  } { { "register4.vhd" "" { Text "C:/Users/leser/Desktop/Practica 3 Arquitectura/register4.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525322451552 ""} { "Info" "ISGN_ENTITY_NAME" "1 register4 " "Found entity 1: register4" {  } { { "register4.vhd" "" { Text "C:/Users/leser/Desktop/Practica 3 Arquitectura/register4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525322451552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525322451552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm-Behavioral " "Found design unit 1: pwm-Behavioral" {  } { { "pwm.vhd" "" { Text "C:/Users/leser/Desktop/Practica 3 Arquitectura/pwm.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525322451568 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "pwm.vhd" "" { Text "C:/Users/leser/Desktop/Practica 3 Arquitectura/pwm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525322451568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525322451568 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "practica3 " "Elaborating entity \"practica3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1525322451646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider divider:inst5 " "Elaborating entity \"divider\" for hierarchy \"divider:inst5\"" {  } { { "practica3.bdf" "inst5" { Schematic "C:/Users/leser/Desktop/Practica 3 Arquitectura/practica3.bdf" { { 344 64 208 424 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525322451661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sensa_boton sensa_boton:inst4 " "Elaborating entity \"sensa_boton\" for hierarchy \"sensa_boton:inst4\"" {  } { { "practica3.bdf" "inst4" { Schematic "C:/Users/leser/Desktop/Practica 3 Arquitectura/practica3.bdf" { { 248 16 176 328 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525322451661 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk sensa_boton.vhd(18) " "VHDL Process Statement warning at sensa_boton.vhd(18): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sensa_boton.vhd" "" { Text "C:/Users/leser/Desktop/Practica 3 Arquitectura/sensa_boton.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525322451661 "|practica3|sensa_boton:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register6 register6:inst1 " "Elaborating entity \"register6\" for hierarchy \"register6:inst1\"" {  } { { "practica3.bdf" "inst1" { Schematic "C:/Users/leser/Desktop/Practica 3 Arquitectura/practica3.bdf" { { 96 344 504 208 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525322451661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conector4x2a6 conector4x2a6:inst10 " "Elaborating entity \"conector4x2a6\" for hierarchy \"conector4x2a6:inst10\"" {  } { { "practica3.bdf" "inst10" { Schematic "C:/Users/leser/Desktop/Practica 3 Arquitectura/practica3.bdf" { { 128 72 248 208 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525322451677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conector8a4x4 conector8a4x4:inst3 " "Elaborating entity \"conector8a4x4\" for hierarchy \"conector8a4x4:inst3\"" {  } { { "practica3.bdf" "inst3" { Schematic "C:/Users/leser/Desktop/Practica 3 Arquitectura/practica3.bdf" { { 96 736 928 176 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525322451677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria memoria:inst2 " "Elaborating entity \"memoria\" for hierarchy \"memoria:inst2\"" {  } { { "practica3.bdf" "inst2" { Schematic "C:/Users/leser/Desktop/Practica 3 Arquitectura/practica3.bdf" { { 96 520 720 176 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525322451677 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output memoria.vhd(13) " "VHDL Process Statement warning at memoria.vhd(13): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "memoria.vhd" "" { Text "C:/Users/leser/Desktop/Practica 3 Arquitectura/memoria.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1525322451693 "|practica3|memoria:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] memoria.vhd(13) " "Inferred latch for \"output\[0\]\" at memoria.vhd(13)" {  } { { "memoria.vhd" "" { Text "C:/Users/leser/Desktop/Practica 3 Arquitectura/memoria.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525322451693 "|practica3|memoria:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] memoria.vhd(13) " "Inferred latch for \"output\[1\]\" at memoria.vhd(13)" {  } { { "memoria.vhd" "" { Text "C:/Users/leser/Desktop/Practica 3 Arquitectura/memoria.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525322451693 "|practica3|memoria:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] memoria.vhd(13) " "Inferred latch for \"output\[2\]\" at memoria.vhd(13)" {  } { { "memoria.vhd" "" { Text "C:/Users/leser/Desktop/Practica 3 Arquitectura/memoria.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525322451693 "|practica3|memoria:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] memoria.vhd(13) " "Inferred latch for \"output\[3\]\" at memoria.vhd(13)" {  } { { "memoria.vhd" "" { Text "C:/Users/leser/Desktop/Practica 3 Arquitectura/memoria.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525322451693 "|practica3|memoria:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] memoria.vhd(13) " "Inferred latch for \"output\[4\]\" at memoria.vhd(13)" {  } { { "memoria.vhd" "" { Text "C:/Users/leser/Desktop/Practica 3 Arquitectura/memoria.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525322451693 "|practica3|memoria:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[5\] memoria.vhd(13) " "Inferred latch for \"output\[5\]\" at memoria.vhd(13)" {  } { { "memoria.vhd" "" { Text "C:/Users/leser/Desktop/Practica 3 Arquitectura/memoria.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525322451693 "|practica3|memoria:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[6\] memoria.vhd(13) " "Inferred latch for \"output\[6\]\" at memoria.vhd(13)" {  } { { "memoria.vhd" "" { Text "C:/Users/leser/Desktop/Practica 3 Arquitectura/memoria.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525322451693 "|practica3|memoria:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[7\] memoria.vhd(13) " "Inferred latch for \"output\[7\]\" at memoria.vhd(13)" {  } { { "memoria.vhd" "" { Text "C:/Users/leser/Desktop/Practica 3 Arquitectura/memoria.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525322451693 "|practica3|memoria:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm pwm:inst14 " "Elaborating entity \"pwm\" for hierarchy \"pwm:inst14\"" {  } { { "practica3.bdf" "inst14" { Schematic "C:/Users/leser/Desktop/Practica 3 Arquitectura/practica3.bdf" { { 416 464 632 496 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525322451724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register4 register4:inst6 " "Elaborating entity \"register4\" for hierarchy \"register4:inst6\"" {  } { { "practica3.bdf" "inst6" { Schematic "C:/Users/leser/Desktop/Practica 3 Arquitectura/practica3.bdf" { { 280 472 632 392 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525322451740 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1525322452693 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1525322453458 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525322453458 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "169 " "Implemented 169 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1525322453568 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1525322453568 ""} { "Info" "ICUT_CUT_TM_LCELLS" "127 " "Implemented 127 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1525322453568 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1525322453568 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "688 " "Peak virtual memory: 688 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525322453599 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 02 23:40:53 2018 " "Processing ended: Wed May 02 23:40:53 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525322453599 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525322453599 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525322453599 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1525322453599 ""}
