
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.425005                       # Number of seconds simulated
sim_ticks                                425005410500                       # Number of ticks simulated
final_tick                               925105490500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 314128                       # Simulator instruction rate (inst/s)
host_op_rate                                   314128                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               44502091                       # Simulator tick rate (ticks/s)
host_mem_usage                                2337360                       # Number of bytes of host memory used
host_seconds                                  9550.23                       # Real time elapsed on the host
sim_insts                                  3000000002                       # Number of instructions simulated
sim_ops                                    3000000002                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst       185408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data      4089408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4274816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       185408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        185408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      2927936                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2927936                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         2897                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data        63897                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               66794                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         45749                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              45749                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst       436249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data      9622014                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              10058263                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst       436249                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           436249                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         6889173                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              6889173                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         6889173                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst       436249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data      9622014                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             16947436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       66794                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                      45749                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                     66794                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                    45749                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                    4274816                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten                 2927936                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd              4274816                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr              2927936                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                     19                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0                4494                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1                4032                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2                3599                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3                4244                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4                4160                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5                3626                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6                3898                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7                4061                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8                4340                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9                4006                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10               3651                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11               4035                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12               4581                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13               5267                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14               4178                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15               4603                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0                3028                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1                2683                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2                2639                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3                2947                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4                2715                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5                2525                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6                2619                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7                2864                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8                2921                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9                2816                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10               2695                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11               2971                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12               3131                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13               3310                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14               2913                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15               2972                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  424862154500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6                 66794                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6                45749                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                   52611                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    9796                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3066                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                    1650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                    1987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                    1989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                    1989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                    1989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                    1989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                    1989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                    1989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                    1989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                    1989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                   1989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                   1989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                   1989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                   1989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                   1989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        46404                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    155.168692                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   113.852562                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   207.676985                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64           22228     47.90%     47.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128          10824     23.33%     71.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192           7202     15.52%     86.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256           2230      4.81%     91.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320            983      2.12%     93.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384            891      1.92%     95.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448            373      0.80%     96.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512            319      0.69%     97.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576            238      0.51%     97.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640            204      0.44%     98.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704             97      0.21%     98.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768            106      0.23%     98.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832             78      0.17%     98.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896             51      0.11%     98.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960             49      0.11%     98.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024            45      0.10%     98.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088            29      0.06%     99.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1152            32      0.07%     99.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216            27      0.06%     99.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280            30      0.06%     99.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344            20      0.04%     99.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1408            36      0.08%     99.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1472            24      0.05%     99.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1536            53      0.11%     99.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1600            19      0.04%     99.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1664            15      0.03%     99.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1728            12      0.03%     99.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1792            49      0.11%     99.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1856            12      0.03%     99.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1920             7      0.02%     99.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1984            16      0.03%     99.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2048            27      0.06%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2112             4      0.01%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2176             7      0.02%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2240             6      0.01%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2304            15      0.03%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2368             6      0.01%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2432             3      0.01%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2496             2      0.00%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2560             4      0.01%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2624             1      0.00%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2688             2      0.00%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2752             6      0.01%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2816             8      0.02%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2944             2      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3008             1      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3072             2      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3328             2      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3584             1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3840             2      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4352             2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6400             2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        46404                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                   1677287000                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat              3288839500                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                  333875000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat                1277677500                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                     25118.49                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  19134.07                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                49252.56                       # Average memory access latency
system.mem_ctrls.avgRdBW                        10.06                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                         6.89                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW                10.06                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW                 6.89                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         0.13                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.01                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                      11.17                       # Average write queue length over time
system.mem_ctrls.readRowHits                    47039                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   19079                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.44                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                41.70                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    3775109.55                       # Average gap between requests
system.membus.throughput                     16947436                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq               32724                       # Transaction distribution
system.membus.trans_dist::ReadResp              32724                       # Transaction distribution
system.membus.trans_dist::Writeback             45749                       # Transaction distribution
system.membus.trans_dist::ReadExReq             34070                       # Transaction distribution
system.membus.trans_dist::ReadExResp            34070                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       179337                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 179337                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port      7202752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total             7202752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus                7202752                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy           239267500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          316669500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       196102515                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    139796166                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      4911641                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    137666365                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       128660024                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     93.457849                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        22178510                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect        33178                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            627156666                       # DTB read hits
system.switch_cpus.dtb.read_misses             638559                       # DTB read misses
system.switch_cpus.dtb.read_acv                   198                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        627795225                       # DTB read accesses
system.switch_cpus.dtb.write_hits           160052811                       # DTB write hits
system.switch_cpus.dtb.write_misses            114556                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       160167367                       # DTB write accesses
system.switch_cpus.dtb.data_hits            787209477                       # DTB hits
system.switch_cpus.dtb.data_misses             753115                       # DTB misses
system.switch_cpus.dtb.data_acv                   198                       # DTB access violations
system.switch_cpus.dtb.data_accesses        787962592                       # DTB accesses
system.switch_cpus.itb.fetch_hits           250332849                       # ITB hits
system.switch_cpus.itb.fetch_misses              3520                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       250336369                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                   12                       # Number of system calls
system.switch_cpus.numCycles                850010821                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    255980849                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             2228320349                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           196102515                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    150838534                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             383807049                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        21487227                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles      190466200                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles          660                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        19435                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           55                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         250332849                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       1796513                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    846298648                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.633019                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.378818                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        462491599     54.65%     54.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         36760019      4.34%     58.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         34542912      4.08%     63.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         22208594      2.62%     65.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         36067278      4.26%     69.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         16933026      2.00%     71.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         19252776      2.27%     74.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         32941726      3.89%     78.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        185100718     21.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    846298648                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.230706                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.621520                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        284583760                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     165398076                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         353135531                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      27342541                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       15838739                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     23646259                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        201892                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     2208831639                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts        257043                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       15838739                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        298187969                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         6911765                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     96730224                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         367046236                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      61583714                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     2191185262                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          1740                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         155703                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents      46582066                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   1802629919                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    3075095889                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   3028838080                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups     46257809                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1683770652                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        118859244                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      8249466                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts          569                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         169861168                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    638312712                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    166781348                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     27911352                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     18237588                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2116721057                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         1094                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2075402936                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      1113174                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    115896390                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     77760636                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          102                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    846298648                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.452329                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.017487                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    194302164     22.96%     22.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    128412864     15.17%     38.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    138116905     16.32%     54.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    128958232     15.24%     69.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    100266231     11.85%     81.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     83464513      9.86%     91.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     47492854      5.61%     97.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     21742127      2.57%     99.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      3542758      0.42%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    846298648                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         5596818     24.21%     24.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult           2057      0.01%     24.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     24.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd           660      0.00%     24.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp          1168      0.01%     24.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt           131      0.00%     24.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult         1119      0.00%     24.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             8      0.00%     24.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt          186      0.00%     24.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     24.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     24.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     24.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     24.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     24.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     24.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     24.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     24.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     24.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     24.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     24.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     24.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     24.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     24.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     24.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     24.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     24.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     24.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     24.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       13815466     59.77%     84.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       3696915     15.99%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass      4114445      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1248118098     60.14%     60.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      9403851      0.45%     60.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     60.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     12037731      0.58%     61.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp       389823      0.02%     61.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt      6514141      0.31%     61.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult       191726      0.01%     61.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      2062007      0.10%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt          395      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    631652822     30.44%     92.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    160917897      7.75%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2075402936                       # Type of FU issued
system.switch_cpus.iq.rate                   2.441619                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            23114528                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011137                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   4951292143                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   2196641964                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2022488468                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads     70040078                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes     36188812                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     34822893                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     2059338046                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses        35064973                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     24706234                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     30665992                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses       140688                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation       214907                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      9770814                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         2902                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        33832                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       15838739                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         2235891                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         43760                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2159587485                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      2625813                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     638312712                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    166781348                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts          564                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          17052                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents          6259                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents       214907                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      3441372                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      1642586                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      5083958                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2065418919                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     627806767                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      9984016                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              42865334                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            787974257                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        180799901                       # Number of branches executed
system.switch_cpus.iew.exec_stores          160167490                       # Number of stores executed
system.switch_cpus.iew.exec_rate             2.429874                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2060266893                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2057311361                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1276189287                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1536463117                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               2.420335                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.830602                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    107880948                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls          992                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      4725980                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    830459909                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.456175                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.729007                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    277790996     33.45%     33.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    162587506     19.58%     53.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     89018256     10.72%     63.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     50165251      6.04%     69.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     60869785      7.33%     77.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     42078459      5.07%     82.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     31262497      3.76%     85.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     26308379      3.17%     89.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     90378780     10.88%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    830459909                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2039755081                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2039755081                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              764657250                       # Number of memory references committed
system.switch_cpus.commit.loads             607646718                       # Number of loads committed
system.switch_cpus.commit.membars                 490                       # Number of memory barriers committed
system.switch_cpus.commit.branches          174173711                       # Number of branches committed
system.switch_cpus.commit.fp_insts           34393396                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1970245725                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     20001689                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events      90378780                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           2882763417                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          4311135920                       # The number of ROB writes
system.switch_cpus.timesIdled                   27592                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 3712173                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000001                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000001                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.425005                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.425005                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       2.352911                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 2.352911                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       2927248505                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1709016157                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads          25187390                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         23530362                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads         4350939                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes        2058202                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1               902                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2               291                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.027527                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.008881                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                  488922792                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                  352490672                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1         521473.897098                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2         435255.800021                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          956729.697119                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                 105                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                 105                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1 4656407.542857                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2 3357054.019048                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1       0.581073                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2       0.418927                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            1885.849859                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1        30555                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2        30555                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            1                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1         26352                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2          26859                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1      3383732                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2      3383226                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1     0.009524                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                     58611                       # number of replacements
system.l2.tags.tagsinuse                 31834.980481                       # Cycle average of tags in use
system.l2.tags.total_refs                     6003297                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     90605                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     66.257900                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    22506.678080                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  1190.132135                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  6565.812164                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        885.198345                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        687.159758                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.686849                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.036320                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.200373                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.027014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.020970                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.971527                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst       420234                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data      2032232                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 2452466                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          2475842                       # number of Writeback hits
system.l2.Writeback_hits::total               2475842                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data       939665                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                939665                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst        420234                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       2971897                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3392131                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst       420234                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      2971897                       # number of overall hits
system.l2.overall_hits::total                 3392131                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         2897                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data        29827                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 32724                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data        34070                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               34070                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         2897                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        63897                       # number of demand (read+write) misses
system.l2.demand_misses::total                  66794                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         2897                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        63897                       # number of overall misses
system.l2.overall_misses::total                 66794                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    229437250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data   2144454000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2373891250                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data   3155338250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3155338250                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    229437250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   5299792250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5529229500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    229437250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   5299792250                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5529229500                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst       423131                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      2062059                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             2485190                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      2475842                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           2475842                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       973735                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            973735                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst       423131                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      3035794                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3458925                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst       423131                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      3035794                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3458925                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.006847                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.014465                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.013168                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.034989                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.034989                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.006847                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.021048                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.019311                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.006847                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.021048                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.019311                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 79198.222299                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 71896.402588                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 72542.820254                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 92613.391547                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92613.391547                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 79198.222299                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 82942.739878                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82780.332066                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 79198.222299                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 82942.739878                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82780.332066                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                45749                       # number of writebacks
system.l2.writebacks::total                     45749                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         2897                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data        29827                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            32724                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data        34070                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          34070                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         2897                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        63897                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             66794                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         2897                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        63897                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            66794                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    196172750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data   1801935000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1998107750                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   2764194750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2764194750                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    196172750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   4566129750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4762302500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    196172750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   4566129750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4762302500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.006847                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.014465                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.013168                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.034989                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.034989                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.006847                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.021048                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.019311                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.006847                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.021048                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.019311                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 67715.826717                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 60412.880947                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 61059.398301                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 81132.807455                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81132.807455                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 67715.826717                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 71460.784544                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71298.357637                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 67715.826717                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 71460.784544                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71298.357637                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                   893694562                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq            2485190                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2485190                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          2475842                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           973735                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          973734                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       846262                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8547429                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9393691                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     27080384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    352744640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total          379825024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus             379825024                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy         5443225500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         636434157                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4569059948                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         1850210980                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 6526177.299933                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  6526177.299933                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     157.356710                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements            423131                       # number of replacements
system.cpu.icache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           378480686                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            424155                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            892.316927                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   950.700196                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst    73.299804                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.928418                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.071582                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    249907760                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       249907760                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    249907760                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        249907760                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    249907760                       # number of overall hits
system.cpu.icache.overall_hits::total       249907760                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst       425087                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        425087                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst       425087                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         425087                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst       425087                       # number of overall misses
system.cpu.icache.overall_misses::total        425087                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   2515926861                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2515926861                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   2515926861                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2515926861                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   2515926861                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2515926861                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    250332847                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    250332847                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    250332847                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    250332847                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    250332847                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    250332847                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.001698                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001698                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.001698                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001698                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.001698                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001698                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst  5918.616333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5918.616333                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst  5918.616333                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5918.616333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst  5918.616333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5918.616333                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1966                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                48                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    40.958333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         1956                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1956                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         1956                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1956                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         1956                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1956                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst       423131                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       423131                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst       423131                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       423131                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst       423131                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       423131                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   1553193843                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1553193843                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   1553193843                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1553193843                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   1553193843                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1553193843                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.001690                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001690                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.001690                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001690                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.001690                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001690                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst  3670.716263                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  3670.716263                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst  3670.716263                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  3670.716263                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst  3670.716263                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  3670.716263                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1           58                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2            2                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.056641                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2     0.001953                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1          775043543                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2           74511561                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1 15054015.721658                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 1581911.998782                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  16635927.720440                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1          571                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2          571                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1 1357344.208406                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2 130493.101576                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1     0.912293                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2     0.087707                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg      60.457726                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1         1142                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2         1142                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1        13033                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1        18943                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2        31976                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1       551586                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2       551586                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1    22.824869                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements           3015550                       # number of replacements
system.cpu.dcache.tags.tagsinuse           968.867208                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           755064740                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3016516                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            250.310206                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   967.207358                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data     1.659850                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.944538                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.001621                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.946159                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    599076147                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       599076147                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    155045581                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      155045581                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data          488                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          488                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data          490                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          490                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    754121728                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        754121728                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    754121728                       # number of overall hits
system.cpu.dcache.overall_hits::total       754121728                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      3347378                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3347378                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      1964461                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1964461                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data            5                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      5311839                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5311839                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      5311839                       # number of overall misses
system.cpu.dcache.overall_misses::total       5311839                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  23338631691                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  23338631691                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  21274391966                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  21274391966                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data        25500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        25500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  44613023657                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  44613023657                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  44613023657                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  44613023657                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    602423525                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    602423525                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    157010042                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    157010042                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data          493                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          493                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data          490                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          490                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    759433567                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    759433567                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    759433567                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    759433567                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.005557                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005557                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.012512                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012512                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.010142                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.010142                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.006994                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006994                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.006994                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006994                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data  6972.212786                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  6972.212786                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 10829.633149                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 10829.633149                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data         5100                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total         5100                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data  8398.790637                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  8398.790637                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data  8398.790637                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  8398.790637                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       250948                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         4437                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             20768                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              52                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.083398                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    85.326923                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      2475842                       # number of writebacks
system.cpu.dcache.writebacks::total           2475842                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      1285221                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1285221                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data       990828                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       990828                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      2276049                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2276049                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      2276049                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2276049                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      2062157                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2062157                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       973633                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       973633                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      3035790                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3035790                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      3035790                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3035790                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data   8957085548                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8957085548                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   6327358533                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6327358533                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data        12000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        12000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  15284444081                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  15284444081                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  15284444081                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  15284444081                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.003423                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003423                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.006201                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006201                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.008114                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.008114                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.003997                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003997                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.003997                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003997                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data  4343.551702                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  4343.551702                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data  6498.710020                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  6498.710020                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data  5034.750125                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  5034.750125                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data  5034.750125                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  5034.750125                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
