######################################################################

# Created by Genus(TM) Synthesis Solution 19.15-s090_1 on Thu Oct 26 16:31:43 PDT 2023

# This file contains the RC script for design:gcd

######################################################################

set_db -quiet design_mode_process 170.0
set_db -quiet phys_assume_met_fill 0.0
set_db -quiet map_placed_for_hum false
set_db -quiet phys_use_invs_extraction true
set_db -quiet phys_route_time_out 120.0
set_db -quiet capacitance_per_unit_length_mmmc {}
set_db -quiet resistance_per_unit_length_mmmc {}
set_db -quiet lp_insert_clock_gating true
set_db -quiet runtime_by_stage {{PBS_Generic-Start 0 8 0.0 6.0} {to_generic 0 8 0 6} {first_condense 1 9 0 6} {PBS_Generic_Opt-Post 1 9 0.9121629999999996 6.912163} {{PBS_Generic-Postgen HBO Optimizations} 0 9 0.0 6.912163} {PBS_TechMap-Start 0 9 0.0 6.912163} {{PBS_TechMap-Premap HBO Optimizations} 0 9 0.0 6.912163} {second_condense 0 9 0 7} {reify 1 10 0 8} {global_incr_map 0 10 0 8} {{PBS_Techmap-Global Mapping} 1 10 0.7140789999999999 7.6262419999999995} {{PBS_TechMap-Datapath Postmap Operations} 1 11 0.9994960000000006 8.625738} {{PBS_TechMap-Postmap HBO Optimizations} 0 11 -0.0017209999999998615 8.624017} {{PBS_TechMap-Postmap Clock Gating} 0 11 0.0 8.624017} {{PBS_TechMap-Postmap Cleanup} 0 11 -0.001414999999999722 8.622602} {PBS_Techmap-Post_MBCI 0 11 0.0 8.622602}}
set_db -quiet hdl_error_on_blackbox true
set_db -quiet tinfo_tstamp_file .rs_eecs151-aeq.tstamp
set_db -quiet metric_enable true
set_db -quiet max_cpus_per_server 4
set_db -quiet lp_clock_gating_prefix CLKGATE
set_db -quiet lp_insert_clock_gating_incremental true
set_db -quiet lp_clock_gating_register_aware true
set_db -quiet use_area_from_lef true
set_db -quiet flow_metrics_snapshot_uuid 872b6417-2cd9-4965-947e-fdaab2457250
set_db -quiet read_qrc_tech_file_rc_corner true
set_db -quiet auto_ungroup none
set_db -quiet use_tiehilo_for_const duplicate
if {[vfind design:gcd -mode ss_100C_1v60.setup_view] eq ""} {
 create_mode -name ss_100C_1v60.setup_view -design design:gcd 
}
set_db -quiet phys_use_segment_parasitics true
set_db -quiet probabilistic_extraction true
set_db -quiet ple_correlation_factors {1.9000 2.0000}
set_db -quiet maximum_interval_of_vias inf
set_db -quiet layer_aware_buffer true
set_db -quiet ple_mode global
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_clkbufkapwr_1 .is_always_on true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_clkbufkapwr_16 .is_always_on true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_clkbufkapwr_2 .is_always_on true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_clkbufkapwr_4 .is_always_on true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_clkbufkapwr_8 .is_always_on true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_clkinvkapwr_1 .is_always_on true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_clkinvkapwr_16 .is_always_on true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_clkinvkapwr_2 .is_always_on true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_clkinvkapwr_4 .is_always_on true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_clkinvkapwr_8 .is_always_on true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_inputiso0n_1 .is_isolation_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_inputiso0p_1 .is_isolation_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_inputiso1n_1 .is_isolation_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_inputiso1p_1 .is_isolation_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_inputisolatch_1 .is_isolation_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_isobufsrc_1 .is_isolation_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_isobufsrc_16 .is_isolation_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_isobufsrc_2 .is_isolation_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_isobufsrc_4 .is_isolation_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_isobufsrc_8 .is_isolation_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_isobufsrckapwr_16 .is_isolation_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1 .is_level_shifter true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1 .min_input_voltage 1.2000000476837158
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1 .max_input_voltage 2.0999999046325684
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1 .min_output_voltage 1.2000000476837158
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1 .max_output_voltage 2.0999999046325684
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1 .level_shifter_valid_location any
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1 .level_shifter_direction bidir
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2 .is_level_shifter true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2 .min_input_voltage 1.2000000476837158
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2 .max_input_voltage 2.0999999046325684
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2 .min_output_voltage 1.2000000476837158
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2 .max_output_voltage 2.0999999046325684
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2 .level_shifter_valid_location any
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2 .level_shifter_direction bidir
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4 .is_level_shifter true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4 .min_input_voltage 1.2000000476837158
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4 .max_input_voltage 2.0999999046325684
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4 .min_output_voltage 1.2000000476837158
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4 .max_output_voltage 2.0999999046325684
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4 .level_shifter_valid_location any
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4 .level_shifter_direction bidir
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4 .is_level_shifter true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4 .min_input_voltage 1.2000000476837158
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4 .max_input_voltage 2.0999999046325684
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4 .min_output_voltage 1.2000000476837158
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4 .max_output_voltage 2.0999999046325684
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4 .level_shifter_valid_location any
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4 .level_shifter_direction up
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1 .is_level_shifter true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1 .min_input_voltage 1.2000000476837158
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1 .max_input_voltage 2.0999999046325684
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1 .min_output_voltage 1.2000000476837158
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1 .max_output_voltage 2.0999999046325684
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1 .level_shifter_valid_location any
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1 .level_shifter_direction up
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2 .is_level_shifter true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2 .min_input_voltage 1.2000000476837158
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2 .max_input_voltage 2.0999999046325684
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2 .min_output_voltage 1.2000000476837158
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2 .max_output_voltage 2.0999999046325684
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2 .level_shifter_valid_location any
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2 .level_shifter_direction up
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4 .is_level_shifter true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4 .min_input_voltage 1.2000000476837158
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4 .max_input_voltage 2.0999999046325684
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4 .min_output_voltage 1.2000000476837158
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4 .max_output_voltage 2.0999999046325684
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4 .level_shifter_valid_location any
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4 .level_shifter_direction up
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__probe_p_8 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__probec_p_8 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__sdfbbn_1 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__sdfbbn_2 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__sdfbbp_1 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__sdfrbp_1 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__sdfrbp_2 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__sdfrtn_1 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__sdfrtp_1 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__sdfrtp_2 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__sdfrtp_4 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__sdfsbp_1 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__sdfsbp_2 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__sdfstp_1 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__sdfstp_2 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__sdfstp_4 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__sdfxbp_1 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__sdfxbp_2 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__sdfxtp_1 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__sdfxtp_2 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__sdfxtp_4 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_ef_io__gpiov2_pad_wrapped_ss_ss_100C_1v60_3v00/sky130_ef_io__gpiov2_pad_wrapped .is_macro_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_ef_io__vccd_lvc_clamped3_pad_ss_100C_1v60_3v00_3v00/sky130_ef_io__vccd_lvc_clamped3_pad .is_macro_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_ef_io__vccd_lvc_clamped_pad_ss_100C_1v60_3v00_3v00/sky130_ef_io__vccd_lvc_clamped_pad .is_macro_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_ef_io__vdda_hvc_clamped_pad_ss_100C_1v60_3v00_3v00/sky130_ef_io__vdda_hvc_clamped_pad .is_macro_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_ef_io__vddio_hvc_clamped_pad_ss_100C_1v60_3v00_3v00/sky130_ef_io__vddio_hvc_clamped_pad .is_macro_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_ef_io__vssa_hvc_clamped_pad_ss_100C_1v60_3v00_3v00/sky130_ef_io__vssa_hvc_clamped_pad .is_macro_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_ef_io__vssd_lvc_clamped3_pad_ss_100C_1v60_3v00/sky130_ef_io__vssd_lvc_clamped3_pad .is_macro_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_ef_io__vssd_lvc_clamped_pad_ss_100C_1v60_3v00/sky130_ef_io__vssd_lvc_clamped_pad .is_macro_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_ef_io__vssio_hvc_clamped_pad_ss_100C_1v60_3v00_3v00/sky130_ef_io__vssio_hvc_clamped_pad .is_macro_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_io__top_gpiov2_ss_ss_100C_1v60_3v00/sky130_fd_io__top_gpiov2 .is_macro_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_io__top_ground_hvc_wpad_ss_100C_1v60_3v00_3v00/sky130_fd_io__top_ground_hvc_wpad .is_macro_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_io__top_ground_lvc_wpad_ss_100C_1v60_3v00/sky130_fd_io__top_ground_lvc_wpad .is_macro_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_io__top_power_hvc_wpad_ss_100C_1v60_3v00_3v00/sky130_fd_io__top_power_hvc_wpad .is_macro_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_io__top_power_lvc_wpad_ss_100C_1v60_3v00_3v00/sky130_fd_io__top_power_lvc_wpad .is_macro_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_io__top_xres4v2_ss_ss_100C_1v60_3v00/sky130_fd_io__top_xres4v2 .is_macro_cell true
set_db -quiet library_domain:ss_100C_1v60.setup_cond .wireload_selection none
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/ss_100C_1v60 .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_ef_io__gpiov2_pad_wrapped_ss_ss_100C_1v60_3v00/ss_ss_1p60v_x_3p00v_100C .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_ef_io__gpiov2_pad_wrapped_ss_ss_100C_1v60_3v00/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_ef_io__vccd_lvc_clamped3_pad_ss_100C_1v60_3v00_3v00/ss_1.60_3.00_3.00_100 .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_ef_io__vccd_lvc_clamped3_pad_ss_100C_1v60_3v00_3v00/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_ef_io__vccd_lvc_clamped_pad_ss_100C_1v60_3v00_3v00/ss_1.60_3.00_3.00_100 .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_ef_io__vccd_lvc_clamped_pad_ss_100C_1v60_3v00_3v00/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_ef_io__vdda_hvc_clamped_pad_ss_100C_1v60_3v00_3v00/ss_1.60_3.00_3.00_100 .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_ef_io__vdda_hvc_clamped_pad_ss_100C_1v60_3v00_3v00/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_ef_io__vddio_hvc_clamped_pad_ss_100C_1v60_3v00_3v00/ss_1.60_3.00_3.00_100 .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_ef_io__vddio_hvc_clamped_pad_ss_100C_1v60_3v00_3v00/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_ef_io__vssa_hvc_clamped_pad_ss_100C_1v60_3v00_3v00/ss_1.60_3.00_3.00_100 .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_ef_io__vssa_hvc_clamped_pad_ss_100C_1v60_3v00_3v00/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_ef_io__vssd_lvc_clamped3_pad_ss_100C_1v60_3v00/max_io_ind .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_ef_io__vssd_lvc_clamped3_pad_ss_100C_1v60_3v00/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_ef_io__vssd_lvc_clamped_pad_ss_100C_1v60_3v00/max_io_ind .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_ef_io__vssd_lvc_clamped_pad_ss_100C_1v60_3v00/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_ef_io__vssio_hvc_clamped_pad_ss_100C_1v60_3v00_3v00/ss_1.60_3.00_3.00_100 .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_ef_io__vssio_hvc_clamped_pad_ss_100C_1v60_3v00_3v00/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_fd_io__top_gpiov2_ss_ss_100C_1v60_3v00/ss_ss_1p60v_x_3p00v_100C .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_fd_io__top_gpiov2_ss_ss_100C_1v60_3v00/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_fd_io__top_ground_hvc_wpad_ss_100C_1v60_3v00_3v00/ss_1.60_3.00_3.00_100 .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_fd_io__top_ground_hvc_wpad_ss_100C_1v60_3v00_3v00/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_fd_io__top_ground_lvc_wpad_ss_100C_1v60_3v00/max_io_ind .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_fd_io__top_ground_lvc_wpad_ss_100C_1v60_3v00/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_fd_io__top_power_hvc_wpad_ss_100C_1v60_3v00_3v00/ss_1.60_3.00_3.00_100 .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_fd_io__top_power_hvc_wpad_ss_100C_1v60_3v00_3v00/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_fd_io__top_power_lvc_wpad_ss_100C_1v60_3v00_3v00/ss_1.60_3.00_3.00_100 .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_fd_io__top_power_lvc_wpad_ss_100C_1v60_3v00_3v00/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_fd_io__top_xres4v2_ss_ss_100C_1v60_3v00/ss_ss_1p60v_x_3p00v_100C .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_fd_io__top_xres4v2_ss_ss_100C_1v60_3v00/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_1024x32m8w8/PVT_1P8V_25C .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_1024x32m8w8/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_64x32m4w32/PVT_1P8V_25C .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_64x32m4w32/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_1024x32m8w32/PVT_1P8V_25C .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_1024x32m8w32/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_512x32m4w32/PVT_1P8V_25C .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_512x32m4w32/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_2048x32m8w8/PVT_1P8V_25C .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_2048x32m8w8/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_512x32m4w8/PVT_1P8V_25C .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_512x32m4w8/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_4096x32m8w8/PVT_1P8V_25C .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_4096x32m8w8/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_64x4m4w2/PVT_1P8V_25C .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_64x4m4w2/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_256x32m4w8/PVT_1P8V_25C .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_256x32m4w8/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_4096x8m8w8/PVT_1P8V_25C .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_4096x8m8w8/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_64x32m4w8/PVT_1P8V_25C .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_64x32m4w8/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_64x24m4w24/PVT_1P8V_25C .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_64x24m4w24/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_512x64m4w8/PVT_1P8V_25C .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_512x64m4w8/_nominal_ .tree_type balanced_tree
# BEGIN MSV SECTION
# END MSV SECTION
define_clock -name clk -mode mode:gcd/ss_100C_1v60.setup_view -domain domain_1 -period 20000.0 -divide_period 1 -rise 0 -divide_rise 1 -fall 1 -divide_fall 2 -remove -design design:gcd port:gcd/clk
set_db -quiet clock:gcd/ss_100C_1v60.setup_view/clk .clock_setup_uncertainty {100.0 100.0}
set_db -quiet clock:gcd/ss_100C_1v60.setup_view/clk .clock_hold_uncertainty {100.0 100.0}
define_cost_group -design design:gcd -name cg_enable_group_clk
define_cost_group -design design:gcd -name clk
external_delay -accumulate -input {0.0 no_value 0.0 no_value} -clock clock:gcd/ss_100C_1v60.setup_view/clk -name create_clock_delay_domain_1_clk_R_0 port:gcd/clk
set_db -quiet external_delay:gcd/ss_100C_1v60.setup_view/create_clock_delay_domain_1_clk_R_0 .clock_network_latency_included true
external_delay -accumulate -input {no_value 0.0 no_value 0.0} -clock clock:gcd/ss_100C_1v60.setup_view/clk -edge_fall -name create_clock_delay_domain_1_clk_F_0 port:gcd/clk
set_db -quiet external_delay:gcd/ss_100C_1v60.setup_view/create_clock_delay_domain_1_clk_F_0 .clock_network_latency_included true
path_group -paths [specify_paths -mode mode:gcd/ss_100C_1v60.setup_view -to clock:gcd/ss_100C_1v60.setup_view/clk]  -name clk -group cost_group:gcd/clk -user_priority -1047552
path_disable -paths [specify_paths -lenient -mode mode:gcd/ss_100C_1v60.setup_view -to clock:gcd/ss_100C_1v60.setup_view/clk]  -name set_clock_groups_exception_clock_constraints_fr_line_10 -user_priority -885760
set_db -quiet exception:gcd/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_10 .sdc_filename_linenumber {{/home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab3/build/syn-rundir/clock_constraints_fragment.sdc 10}}
set_db -quiet exception:gcd/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_10 .skip_in_write_sdc true
set_db -quiet exception:gcd/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_10 .asynchronous true
set_db -quiet exception:gcd/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_10 .scg_one_group true
set_db -quiet exception:gcd/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_10 .scg_id 1
set_db -quiet exception:gcd/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_10 .scg_name clock_groups_clk_to_others
set_db -quiet exception:gcd/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_10 .unused true
path_disable -paths [specify_paths -lenient -mode mode:gcd/ss_100C_1v60.setup_view -from clock:gcd/ss_100C_1v60.setup_view/clk]  -name set_clock_groups_exception_clock_constraints_fr_line_10_1 -user_priority -886784
set_db -quiet exception:gcd/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_10_1 .sdc_filename_linenumber {{/home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab3/build/syn-rundir/clock_constraints_fragment.sdc 10}}
set_db -quiet exception:gcd/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_10_1 .skip_in_write_sdc true
set_db -quiet exception:gcd/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_10_1 .asynchronous true
set_db -quiet exception:gcd/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_10_1 .scg_one_group true
set_db -quiet exception:gcd/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_10_1 .from_corresponds_to_group_option true
set_db -quiet exception:gcd/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_10_1 .scg_id 1
set_db -quiet exception:gcd/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_10_1 .scg_name clock_groups_clk_to_others
set_db -quiet exception:gcd/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_10_1 .unused true
path_group -paths [specify_paths -mode mode:gcd/ss_100C_1v60.setup_view -through {hpin:gcd/GCDdpath0/A_register/CLKGATE_RC_CG_HIER_INST0/enable hpin:gcd/GCDdpath0/B_register/CLKGATE_RC_CG_HIER_INST1/enable}]  -name cg_enable_group_clk -group cost_group:gcd/cg_enable_group_clk
# BEGIN DFT SECTION
set_db -quiet dft_scan_style muxed_scan
set_db -quiet dft_scanbit_waveform_analysis false
# END DFT SECTION
set_db -quiet design:gcd .seq_reason_deleted_internal {}
set_db -quiet design:gcd .qos_by_stage {{to_generic {wns -11111111} {tns -111111111} {vep -111111111} {area 4161} {cell_count 367} {utilization  0.00} {runtime 0 8 0 6} }{first_condense {wns -11111111} {tns -111111111} {vep -111111111} {area 4410} {cell_count 413} {utilization  0.00} {runtime 1 9 0 6} }{second_condense {wns -11111111} {tns -111111111} {vep -111111111} {area 4401} {cell_count 412} {utilization  0.00} {runtime 0 9 0 7} }{reify {wns 5202} {tns 0} {vep 0} {area 2536} {cell_count 243} {utilization  0.00} {runtime 1 10 0 8} }{global_incr_map {wns 5201} {tns 0} {vep 0} {area 2417} {cell_count 243} {utilization  0.00} {runtime 0 10 0 8} }}
set_db -quiet design:gcd .seq_mbci_coverage 0.0
set_db -quiet design:gcd .hdl_user_name gcd
set_db -quiet design:gcd .hdl_filelist {{default -sv {SYNTHESIS} {/home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab3/src/gcd.v /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab3/src/gcd_datapath.v /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab3/src/gcd_control.v /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab3/src/EECS151.v} {} {}}}
set_db -quiet design:gcd .verification_directory fv/gcd
set_db -quiet design:gcd .lp_clock_gating_min_flops 3
set_db -quiet design:gcd .lp_clock_gating_max_flops inf
set_db -quiet port:gcd/clk .original_name clk
set_db -quiet port:gcd/reset .original_name reset
set_db -quiet {port:gcd/operands_bits_A[15]} .original_name {operands_bits_A[15]}
set_db -quiet {port:gcd/operands_bits_A[14]} .original_name {operands_bits_A[14]}
set_db -quiet {port:gcd/operands_bits_A[13]} .original_name {operands_bits_A[13]}
set_db -quiet {port:gcd/operands_bits_A[12]} .original_name {operands_bits_A[12]}
set_db -quiet {port:gcd/operands_bits_A[11]} .original_name {operands_bits_A[11]}
set_db -quiet {port:gcd/operands_bits_A[10]} .original_name {operands_bits_A[10]}
set_db -quiet {port:gcd/operands_bits_A[9]} .original_name {operands_bits_A[9]}
set_db -quiet {port:gcd/operands_bits_A[8]} .original_name {operands_bits_A[8]}
set_db -quiet {port:gcd/operands_bits_A[7]} .original_name {operands_bits_A[7]}
set_db -quiet {port:gcd/operands_bits_A[6]} .original_name {operands_bits_A[6]}
set_db -quiet {port:gcd/operands_bits_A[5]} .original_name {operands_bits_A[5]}
set_db -quiet {port:gcd/operands_bits_A[4]} .original_name {operands_bits_A[4]}
set_db -quiet {port:gcd/operands_bits_A[3]} .original_name {operands_bits_A[3]}
set_db -quiet {port:gcd/operands_bits_A[2]} .original_name {operands_bits_A[2]}
set_db -quiet {port:gcd/operands_bits_A[1]} .original_name {operands_bits_A[1]}
set_db -quiet {port:gcd/operands_bits_A[0]} .original_name {operands_bits_A[0]}
set_db -quiet {port:gcd/operands_bits_B[15]} .original_name {operands_bits_B[15]}
set_db -quiet {port:gcd/operands_bits_B[14]} .original_name {operands_bits_B[14]}
set_db -quiet {port:gcd/operands_bits_B[13]} .original_name {operands_bits_B[13]}
set_db -quiet {port:gcd/operands_bits_B[12]} .original_name {operands_bits_B[12]}
set_db -quiet {port:gcd/operands_bits_B[11]} .original_name {operands_bits_B[11]}
set_db -quiet {port:gcd/operands_bits_B[10]} .original_name {operands_bits_B[10]}
set_db -quiet {port:gcd/operands_bits_B[9]} .original_name {operands_bits_B[9]}
set_db -quiet {port:gcd/operands_bits_B[8]} .original_name {operands_bits_B[8]}
set_db -quiet {port:gcd/operands_bits_B[7]} .original_name {operands_bits_B[7]}
set_db -quiet {port:gcd/operands_bits_B[6]} .original_name {operands_bits_B[6]}
set_db -quiet {port:gcd/operands_bits_B[5]} .original_name {operands_bits_B[5]}
set_db -quiet {port:gcd/operands_bits_B[4]} .original_name {operands_bits_B[4]}
set_db -quiet {port:gcd/operands_bits_B[3]} .original_name {operands_bits_B[3]}
set_db -quiet {port:gcd/operands_bits_B[2]} .original_name {operands_bits_B[2]}
set_db -quiet {port:gcd/operands_bits_B[1]} .original_name {operands_bits_B[1]}
set_db -quiet {port:gcd/operands_bits_B[0]} .original_name {operands_bits_B[0]}
set_db -quiet port:gcd/operands_val .original_name operands_val
set_db -quiet port:gcd/result_rdy .original_name result_rdy
set_db -quiet port:gcd/operands_rdy .external_pin_cap_min 1000.0
set_db -quiet port:gcd/operands_rdy .external_capacitance_max {1000.0 1000.0}
set_db -quiet port:gcd/operands_rdy .external_capacitance_min 1000.0
set_db -quiet port:gcd/operands_rdy .external_pin_cap_min_by_mode {{mode:gcd/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet port:gcd/operands_rdy .external_capacitance_min_by_mode {{mode:gcd/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet port:gcd/operands_rdy .external_pin_cap_by_mode {{mode:gcd/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet port:gcd/operands_rdy .external_capacitance_max_by_mode {{mode:gcd/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet port:gcd/operands_rdy .original_name operands_rdy
set_db -quiet port:gcd/operands_rdy .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:gcd/result_bits_data[15]} .external_pin_cap_min 1000.0
set_db -quiet {port:gcd/result_bits_data[15]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:gcd/result_bits_data[15]} .external_capacitance_min 1000.0
set_db -quiet {port:gcd/result_bits_data[15]} .external_pin_cap_min_by_mode {{mode:gcd/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:gcd/result_bits_data[15]} .external_capacitance_min_by_mode {{mode:gcd/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:gcd/result_bits_data[15]} .external_pin_cap_by_mode {{mode:gcd/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:gcd/result_bits_data[15]} .external_capacitance_max_by_mode {{mode:gcd/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:gcd/result_bits_data[15]} .original_name {result_bits_data[15]}
set_db -quiet {port:gcd/result_bits_data[15]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:gcd/result_bits_data[14]} .external_pin_cap_min 1000.0
set_db -quiet {port:gcd/result_bits_data[14]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:gcd/result_bits_data[14]} .external_capacitance_min 1000.0
set_db -quiet {port:gcd/result_bits_data[14]} .external_pin_cap_min_by_mode {{mode:gcd/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:gcd/result_bits_data[14]} .external_capacitance_min_by_mode {{mode:gcd/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:gcd/result_bits_data[14]} .external_pin_cap_by_mode {{mode:gcd/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:gcd/result_bits_data[14]} .external_capacitance_max_by_mode {{mode:gcd/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:gcd/result_bits_data[14]} .original_name {result_bits_data[14]}
set_db -quiet {port:gcd/result_bits_data[14]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:gcd/result_bits_data[13]} .external_pin_cap_min 1000.0
set_db -quiet {port:gcd/result_bits_data[13]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:gcd/result_bits_data[13]} .external_capacitance_min 1000.0
set_db -quiet {port:gcd/result_bits_data[13]} .external_pin_cap_min_by_mode {{mode:gcd/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:gcd/result_bits_data[13]} .external_capacitance_min_by_mode {{mode:gcd/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:gcd/result_bits_data[13]} .external_pin_cap_by_mode {{mode:gcd/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:gcd/result_bits_data[13]} .external_capacitance_max_by_mode {{mode:gcd/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:gcd/result_bits_data[13]} .original_name {result_bits_data[13]}
set_db -quiet {port:gcd/result_bits_data[13]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:gcd/result_bits_data[12]} .external_pin_cap_min 1000.0
set_db -quiet {port:gcd/result_bits_data[12]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:gcd/result_bits_data[12]} .external_capacitance_min 1000.0
set_db -quiet {port:gcd/result_bits_data[12]} .external_pin_cap_min_by_mode {{mode:gcd/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:gcd/result_bits_data[12]} .external_capacitance_min_by_mode {{mode:gcd/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:gcd/result_bits_data[12]} .external_pin_cap_by_mode {{mode:gcd/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:gcd/result_bits_data[12]} .external_capacitance_max_by_mode {{mode:gcd/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:gcd/result_bits_data[12]} .original_name {result_bits_data[12]}
set_db -quiet {port:gcd/result_bits_data[12]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:gcd/result_bits_data[11]} .external_pin_cap_min 1000.0
set_db -quiet {port:gcd/result_bits_data[11]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:gcd/result_bits_data[11]} .external_capacitance_min 1000.0
set_db -quiet {port:gcd/result_bits_data[11]} .external_pin_cap_min_by_mode {{mode:gcd/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:gcd/result_bits_data[11]} .external_capacitance_min_by_mode {{mode:gcd/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:gcd/result_bits_data[11]} .external_pin_cap_by_mode {{mode:gcd/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:gcd/result_bits_data[11]} .external_capacitance_max_by_mode {{mode:gcd/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:gcd/result_bits_data[11]} .original_name {result_bits_data[11]}
set_db -quiet {port:gcd/result_bits_data[11]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:gcd/result_bits_data[10]} .external_pin_cap_min 1000.0
set_db -quiet {port:gcd/result_bits_data[10]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:gcd/result_bits_data[10]} .external_capacitance_min 1000.0
set_db -quiet {port:gcd/result_bits_data[10]} .external_pin_cap_min_by_mode {{mode:gcd/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:gcd/result_bits_data[10]} .external_capacitance_min_by_mode {{mode:gcd/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:gcd/result_bits_data[10]} .external_pin_cap_by_mode {{mode:gcd/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:gcd/result_bits_data[10]} .external_capacitance_max_by_mode {{mode:gcd/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:gcd/result_bits_data[10]} .original_name {result_bits_data[10]}
set_db -quiet {port:gcd/result_bits_data[10]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:gcd/result_bits_data[9]} .external_pin_cap_min 1000.0
set_db -quiet {port:gcd/result_bits_data[9]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:gcd/result_bits_data[9]} .external_capacitance_min 1000.0
set_db -quiet {port:gcd/result_bits_data[9]} .external_pin_cap_min_by_mode {{mode:gcd/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:gcd/result_bits_data[9]} .external_capacitance_min_by_mode {{mode:gcd/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:gcd/result_bits_data[9]} .external_pin_cap_by_mode {{mode:gcd/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:gcd/result_bits_data[9]} .external_capacitance_max_by_mode {{mode:gcd/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:gcd/result_bits_data[9]} .original_name {result_bits_data[9]}
set_db -quiet {port:gcd/result_bits_data[9]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:gcd/result_bits_data[8]} .external_pin_cap_min 1000.0
set_db -quiet {port:gcd/result_bits_data[8]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:gcd/result_bits_data[8]} .external_capacitance_min 1000.0
set_db -quiet {port:gcd/result_bits_data[8]} .external_pin_cap_min_by_mode {{mode:gcd/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:gcd/result_bits_data[8]} .external_capacitance_min_by_mode {{mode:gcd/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:gcd/result_bits_data[8]} .external_pin_cap_by_mode {{mode:gcd/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:gcd/result_bits_data[8]} .external_capacitance_max_by_mode {{mode:gcd/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:gcd/result_bits_data[8]} .original_name {result_bits_data[8]}
set_db -quiet {port:gcd/result_bits_data[8]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:gcd/result_bits_data[7]} .external_pin_cap_min 1000.0
set_db -quiet {port:gcd/result_bits_data[7]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:gcd/result_bits_data[7]} .external_capacitance_min 1000.0
set_db -quiet {port:gcd/result_bits_data[7]} .external_pin_cap_min_by_mode {{mode:gcd/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:gcd/result_bits_data[7]} .external_capacitance_min_by_mode {{mode:gcd/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:gcd/result_bits_data[7]} .external_pin_cap_by_mode {{mode:gcd/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:gcd/result_bits_data[7]} .external_capacitance_max_by_mode {{mode:gcd/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:gcd/result_bits_data[7]} .original_name {result_bits_data[7]}
set_db -quiet {port:gcd/result_bits_data[7]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:gcd/result_bits_data[6]} .external_pin_cap_min 1000.0
set_db -quiet {port:gcd/result_bits_data[6]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:gcd/result_bits_data[6]} .external_capacitance_min 1000.0
set_db -quiet {port:gcd/result_bits_data[6]} .external_pin_cap_min_by_mode {{mode:gcd/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:gcd/result_bits_data[6]} .external_capacitance_min_by_mode {{mode:gcd/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:gcd/result_bits_data[6]} .external_pin_cap_by_mode {{mode:gcd/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:gcd/result_bits_data[6]} .external_capacitance_max_by_mode {{mode:gcd/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:gcd/result_bits_data[6]} .original_name {result_bits_data[6]}
set_db -quiet {port:gcd/result_bits_data[6]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:gcd/result_bits_data[5]} .external_pin_cap_min 1000.0
set_db -quiet {port:gcd/result_bits_data[5]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:gcd/result_bits_data[5]} .external_capacitance_min 1000.0
set_db -quiet {port:gcd/result_bits_data[5]} .external_pin_cap_min_by_mode {{mode:gcd/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:gcd/result_bits_data[5]} .external_capacitance_min_by_mode {{mode:gcd/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:gcd/result_bits_data[5]} .external_pin_cap_by_mode {{mode:gcd/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:gcd/result_bits_data[5]} .external_capacitance_max_by_mode {{mode:gcd/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:gcd/result_bits_data[5]} .original_name {result_bits_data[5]}
set_db -quiet {port:gcd/result_bits_data[5]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:gcd/result_bits_data[4]} .external_pin_cap_min 1000.0
set_db -quiet {port:gcd/result_bits_data[4]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:gcd/result_bits_data[4]} .external_capacitance_min 1000.0
set_db -quiet {port:gcd/result_bits_data[4]} .external_pin_cap_min_by_mode {{mode:gcd/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:gcd/result_bits_data[4]} .external_capacitance_min_by_mode {{mode:gcd/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:gcd/result_bits_data[4]} .external_pin_cap_by_mode {{mode:gcd/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:gcd/result_bits_data[4]} .external_capacitance_max_by_mode {{mode:gcd/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:gcd/result_bits_data[4]} .original_name {result_bits_data[4]}
set_db -quiet {port:gcd/result_bits_data[4]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:gcd/result_bits_data[3]} .external_pin_cap_min 1000.0
set_db -quiet {port:gcd/result_bits_data[3]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:gcd/result_bits_data[3]} .external_capacitance_min 1000.0
set_db -quiet {port:gcd/result_bits_data[3]} .external_pin_cap_min_by_mode {{mode:gcd/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:gcd/result_bits_data[3]} .external_capacitance_min_by_mode {{mode:gcd/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:gcd/result_bits_data[3]} .external_pin_cap_by_mode {{mode:gcd/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:gcd/result_bits_data[3]} .external_capacitance_max_by_mode {{mode:gcd/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:gcd/result_bits_data[3]} .original_name {result_bits_data[3]}
set_db -quiet {port:gcd/result_bits_data[3]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:gcd/result_bits_data[2]} .external_pin_cap_min 1000.0
set_db -quiet {port:gcd/result_bits_data[2]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:gcd/result_bits_data[2]} .external_capacitance_min 1000.0
set_db -quiet {port:gcd/result_bits_data[2]} .external_pin_cap_min_by_mode {{mode:gcd/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:gcd/result_bits_data[2]} .external_capacitance_min_by_mode {{mode:gcd/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:gcd/result_bits_data[2]} .external_pin_cap_by_mode {{mode:gcd/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:gcd/result_bits_data[2]} .external_capacitance_max_by_mode {{mode:gcd/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:gcd/result_bits_data[2]} .original_name {result_bits_data[2]}
set_db -quiet {port:gcd/result_bits_data[2]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:gcd/result_bits_data[1]} .external_pin_cap_min 1000.0
set_db -quiet {port:gcd/result_bits_data[1]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:gcd/result_bits_data[1]} .external_capacitance_min 1000.0
set_db -quiet {port:gcd/result_bits_data[1]} .external_pin_cap_min_by_mode {{mode:gcd/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:gcd/result_bits_data[1]} .external_capacitance_min_by_mode {{mode:gcd/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:gcd/result_bits_data[1]} .external_pin_cap_by_mode {{mode:gcd/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:gcd/result_bits_data[1]} .external_capacitance_max_by_mode {{mode:gcd/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:gcd/result_bits_data[1]} .original_name {result_bits_data[1]}
set_db -quiet {port:gcd/result_bits_data[1]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:gcd/result_bits_data[0]} .external_pin_cap_min 1000.0
set_db -quiet {port:gcd/result_bits_data[0]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:gcd/result_bits_data[0]} .external_capacitance_min 1000.0
set_db -quiet {port:gcd/result_bits_data[0]} .external_pin_cap_min_by_mode {{mode:gcd/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:gcd/result_bits_data[0]} .external_capacitance_min_by_mode {{mode:gcd/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:gcd/result_bits_data[0]} .external_pin_cap_by_mode {{mode:gcd/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:gcd/result_bits_data[0]} .external_capacitance_max_by_mode {{mode:gcd/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:gcd/result_bits_data[0]} .original_name {result_bits_data[0]}
set_db -quiet {port:gcd/result_bits_data[0]} .external_pin_cap {1000.0 1000.0}
set_db -quiet port:gcd/result_val .external_pin_cap_min 1000.0
set_db -quiet port:gcd/result_val .external_capacitance_max {1000.0 1000.0}
set_db -quiet port:gcd/result_val .external_capacitance_min 1000.0
set_db -quiet port:gcd/result_val .external_pin_cap_min_by_mode {{mode:gcd/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet port:gcd/result_val .external_capacitance_min_by_mode {{mode:gcd/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet port:gcd/result_val .external_pin_cap_by_mode {{mode:gcd/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet port:gcd/result_val .external_capacitance_max_by_mode {{mode:gcd/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet port:gcd/result_val .original_name result_val
set_db -quiet port:gcd/result_val .external_pin_cap {1000.0 1000.0}
set_db -quiet module:gcd/gcd_control .is_sop_cluster true
set_db -quiet module:gcd/gcd_control .hdl_user_name gcd_control
set_db -quiet module:gcd/gcd_control .hdl_filelist {{default -sv {SYNTHESIS} {/home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab3/src/gcd_control.v /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab3/src/EECS151.v} {} {}}}
set_db -quiet module:gcd/gcd_control .lp_clock_gating_min_flops 3
set_db -quiet module:gcd/gcd_control .lp_clock_gating_max_flops inf
set_db -quiet module:gcd/REGISTER_R_N2_INIT2h2 .hdl_user_name REGISTER_R
set_db -quiet module:gcd/REGISTER_R_N2_INIT2h2 .hdl_filelist {{default -sv {SYNTHESIS} {/home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab3/src/EECS151.v} {} {}}}
set_db -quiet module:gcd/REGISTER_R_N2_INIT2h2 .lp_clock_gating_min_flops 3
set_db -quiet module:gcd/REGISTER_R_N2_INIT2h2 .lp_clock_gating_max_flops inf
set_db -quiet {inst:gcd/GCDctrl0/state_machine/q_reg[1]} .original_name {{GCDctrl0/state_machine/q[1]}}
set_db -quiet {inst:gcd/GCDctrl0/state_machine/q_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:gcd/GCDctrl0/state_machine/q_reg[1]} .single_bit_orig_name {GCDctrl0/state_machine/q[1]}
set_db -quiet {inst:gcd/GCDctrl0/state_machine/q_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:gcd/GCDctrl0/state_machine/q_reg[1]/Q} .original_name {GCDctrl0/state_machine/q[1]/q}
set_db -quiet {inst:gcd/GCDctrl0/state_machine/q_reg[0]} .original_name {{GCDctrl0/state_machine/q[0]}}
set_db -quiet {inst:gcd/GCDctrl0/state_machine/q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:gcd/GCDctrl0/state_machine/q_reg[0]} .single_bit_orig_name {GCDctrl0/state_machine/q[0]}
set_db -quiet {inst:gcd/GCDctrl0/state_machine/q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:gcd/GCDctrl0/state_machine/q_reg[0]/Q} .original_name {GCDctrl0/state_machine/q[0]/q}
set_db -quiet module:gcd/gcd_datapath_W16 .hdl_user_name gcd_datapath
set_db -quiet module:gcd/gcd_datapath_W16 .hdl_filelist {{default -sv {SYNTHESIS} {/home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab3/src/gcd_datapath.v /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab3/src/EECS151.v} {} {}}}
set_db -quiet module:gcd/gcd_datapath_W16 .lp_clock_gating_min_flops 3
set_db -quiet module:gcd/gcd_datapath_W16 .lp_clock_gating_max_flops inf
set_db -quiet module:gcd/REGISTER_R_CE_N16 .hdl_user_name REGISTER_R_CE
set_db -quiet module:gcd/REGISTER_R_CE_N16 .hdl_filelist {{default -sv {SYNTHESIS} {/home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab3/src/EECS151.v} {} {}}}
set_db -quiet module:gcd/REGISTER_R_CE_N16 .lp_clock_gating_min_flops 3
set_db -quiet module:gcd/REGISTER_R_CE_N16 .lp_clock_gating_max_flops inf
set_db -quiet module:gcd/CLKGATE_RC_CG_MOD .logical_hier false
set_db -quiet module:gcd/CLKGATE_RC_CG_MOD .lp_clock_gating_min_flops 3
set_db -quiet module:gcd/CLKGATE_RC_CG_MOD .lp_clock_gating_max_flops inf
set_db -quiet module:gcd/CLKGATE_RC_CG_MOD .boundary_opto strict_no
set_db -quiet inst:gcd/GCDdpath0/A_register/CLKGATE_RC_CG_HIER_INST0/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:gcd/GCDdpath0/A_register/CLKGATE_RC_CG_HIER_INST0/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet {inst:gcd/GCDdpath0/A_register/q_reg[2]} .original_name {{GCDdpath0/A_register/q[2]}}
set_db -quiet {inst:gcd/GCDdpath0/A_register/q_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:gcd/GCDdpath0/A_register/q_reg[2]} .single_bit_orig_name {GCDdpath0/A_register/q[2]}
set_db -quiet {inst:gcd/GCDdpath0/A_register/q_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:gcd/GCDdpath0/A_register/q_reg[2]/Q} .original_name {GCDdpath0/A_register/q[2]/q}
set_db -quiet {inst:gcd/GCDdpath0/A_register/q_reg[1]} .original_name {{GCDdpath0/A_register/q[1]}}
set_db -quiet {inst:gcd/GCDdpath0/A_register/q_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:gcd/GCDdpath0/A_register/q_reg[1]} .single_bit_orig_name {GCDdpath0/A_register/q[1]}
set_db -quiet {inst:gcd/GCDdpath0/A_register/q_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:gcd/GCDdpath0/A_register/q_reg[1]/Q} .original_name {GCDdpath0/A_register/q[1]/q}
set_db -quiet {inst:gcd/GCDdpath0/A_register/q_reg[14]} .original_name {{GCDdpath0/A_register/q[14]}}
set_db -quiet {inst:gcd/GCDdpath0/A_register/q_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:gcd/GCDdpath0/A_register/q_reg[14]} .single_bit_orig_name {GCDdpath0/A_register/q[14]}
set_db -quiet {inst:gcd/GCDdpath0/A_register/q_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:gcd/GCDdpath0/A_register/q_reg[14]/Q} .original_name {GCDdpath0/A_register/q[14]/q}
set_db -quiet {inst:gcd/GCDdpath0/A_register/q_reg[15]} .original_name {{GCDdpath0/A_register/q[15]}}
set_db -quiet {inst:gcd/GCDdpath0/A_register/q_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:gcd/GCDdpath0/A_register/q_reg[15]} .single_bit_orig_name {GCDdpath0/A_register/q[15]}
set_db -quiet {inst:gcd/GCDdpath0/A_register/q_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:gcd/GCDdpath0/A_register/q_reg[15]/Q} .original_name {GCDdpath0/A_register/q[15]/q}
set_db -quiet {inst:gcd/GCDdpath0/A_register/q_reg[0]} .original_name {{GCDdpath0/A_register/q[0]}}
set_db -quiet {inst:gcd/GCDdpath0/A_register/q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:gcd/GCDdpath0/A_register/q_reg[0]} .single_bit_orig_name {GCDdpath0/A_register/q[0]}
set_db -quiet {inst:gcd/GCDdpath0/A_register/q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:gcd/GCDdpath0/A_register/q_reg[0]/Q} .original_name {GCDdpath0/A_register/q[0]/q}
set_db -quiet {inst:gcd/GCDdpath0/A_register/q_reg[3]} .original_name {{GCDdpath0/A_register/q[3]}}
set_db -quiet {inst:gcd/GCDdpath0/A_register/q_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:gcd/GCDdpath0/A_register/q_reg[3]} .single_bit_orig_name {GCDdpath0/A_register/q[3]}
set_db -quiet {inst:gcd/GCDdpath0/A_register/q_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:gcd/GCDdpath0/A_register/q_reg[3]/Q} .original_name {GCDdpath0/A_register/q[3]/q}
set_db -quiet {inst:gcd/GCDdpath0/A_register/q_reg[4]} .original_name {{GCDdpath0/A_register/q[4]}}
set_db -quiet {inst:gcd/GCDdpath0/A_register/q_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:gcd/GCDdpath0/A_register/q_reg[4]} .single_bit_orig_name {GCDdpath0/A_register/q[4]}
set_db -quiet {inst:gcd/GCDdpath0/A_register/q_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:gcd/GCDdpath0/A_register/q_reg[4]/Q} .original_name {GCDdpath0/A_register/q[4]/q}
set_db -quiet {inst:gcd/GCDdpath0/A_register/q_reg[5]} .original_name {{GCDdpath0/A_register/q[5]}}
set_db -quiet {inst:gcd/GCDdpath0/A_register/q_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:gcd/GCDdpath0/A_register/q_reg[5]} .single_bit_orig_name {GCDdpath0/A_register/q[5]}
set_db -quiet {inst:gcd/GCDdpath0/A_register/q_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:gcd/GCDdpath0/A_register/q_reg[5]/Q} .original_name {GCDdpath0/A_register/q[5]/q}
set_db -quiet {inst:gcd/GCDdpath0/A_register/q_reg[10]} .original_name {{GCDdpath0/A_register/q[10]}}
set_db -quiet {inst:gcd/GCDdpath0/A_register/q_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:gcd/GCDdpath0/A_register/q_reg[10]} .single_bit_orig_name {GCDdpath0/A_register/q[10]}
set_db -quiet {inst:gcd/GCDdpath0/A_register/q_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:gcd/GCDdpath0/A_register/q_reg[10]/Q} .original_name {GCDdpath0/A_register/q[10]/q}
set_db -quiet {inst:gcd/GCDdpath0/A_register/q_reg[7]} .original_name {{GCDdpath0/A_register/q[7]}}
set_db -quiet {inst:gcd/GCDdpath0/A_register/q_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:gcd/GCDdpath0/A_register/q_reg[7]} .single_bit_orig_name {GCDdpath0/A_register/q[7]}
set_db -quiet {inst:gcd/GCDdpath0/A_register/q_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:gcd/GCDdpath0/A_register/q_reg[7]/Q} .original_name {GCDdpath0/A_register/q[7]/q}
set_db -quiet {inst:gcd/GCDdpath0/A_register/q_reg[8]} .original_name {{GCDdpath0/A_register/q[8]}}
set_db -quiet {inst:gcd/GCDdpath0/A_register/q_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:gcd/GCDdpath0/A_register/q_reg[8]} .single_bit_orig_name {GCDdpath0/A_register/q[8]}
set_db -quiet {inst:gcd/GCDdpath0/A_register/q_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:gcd/GCDdpath0/A_register/q_reg[8]/Q} .original_name {GCDdpath0/A_register/q[8]/q}
set_db -quiet {inst:gcd/GCDdpath0/A_register/q_reg[9]} .original_name {{GCDdpath0/A_register/q[9]}}
set_db -quiet {inst:gcd/GCDdpath0/A_register/q_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:gcd/GCDdpath0/A_register/q_reg[9]} .single_bit_orig_name {GCDdpath0/A_register/q[9]}
set_db -quiet {inst:gcd/GCDdpath0/A_register/q_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:gcd/GCDdpath0/A_register/q_reg[9]/Q} .original_name {GCDdpath0/A_register/q[9]/q}
set_db -quiet {inst:gcd/GCDdpath0/A_register/q_reg[6]} .original_name {{GCDdpath0/A_register/q[6]}}
set_db -quiet {inst:gcd/GCDdpath0/A_register/q_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:gcd/GCDdpath0/A_register/q_reg[6]} .single_bit_orig_name {GCDdpath0/A_register/q[6]}
set_db -quiet {inst:gcd/GCDdpath0/A_register/q_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:gcd/GCDdpath0/A_register/q_reg[6]/Q} .original_name {GCDdpath0/A_register/q[6]/q}
set_db -quiet {inst:gcd/GCDdpath0/A_register/q_reg[11]} .original_name {{GCDdpath0/A_register/q[11]}}
set_db -quiet {inst:gcd/GCDdpath0/A_register/q_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:gcd/GCDdpath0/A_register/q_reg[11]} .single_bit_orig_name {GCDdpath0/A_register/q[11]}
set_db -quiet {inst:gcd/GCDdpath0/A_register/q_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:gcd/GCDdpath0/A_register/q_reg[11]/Q} .original_name {GCDdpath0/A_register/q[11]/q}
set_db -quiet {inst:gcd/GCDdpath0/A_register/q_reg[12]} .original_name {{GCDdpath0/A_register/q[12]}}
set_db -quiet {inst:gcd/GCDdpath0/A_register/q_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:gcd/GCDdpath0/A_register/q_reg[12]} .single_bit_orig_name {GCDdpath0/A_register/q[12]}
set_db -quiet {inst:gcd/GCDdpath0/A_register/q_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:gcd/GCDdpath0/A_register/q_reg[12]/Q} .original_name {GCDdpath0/A_register/q[12]/q}
set_db -quiet {inst:gcd/GCDdpath0/A_register/q_reg[13]} .original_name {{GCDdpath0/A_register/q[13]}}
set_db -quiet {inst:gcd/GCDdpath0/A_register/q_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:gcd/GCDdpath0/A_register/q_reg[13]} .single_bit_orig_name {GCDdpath0/A_register/q[13]}
set_db -quiet {inst:gcd/GCDdpath0/A_register/q_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:gcd/GCDdpath0/A_register/q_reg[13]/Q} .original_name {GCDdpath0/A_register/q[13]/q}
set_db -quiet module:gcd/REGISTER_R_CE_N16_26 .hdl_user_name REGISTER_R_CE
set_db -quiet module:gcd/REGISTER_R_CE_N16_26 .hdl_filelist {{default -sv {SYNTHESIS} {/home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab3/src/EECS151.v} {} {}}}
set_db -quiet module:gcd/REGISTER_R_CE_N16_26 .lp_clock_gating_min_flops 3
set_db -quiet module:gcd/REGISTER_R_CE_N16_26 .lp_clock_gating_max_flops inf
set_db -quiet module:gcd/CLKGATE_RC_CG_MOD_1 .logical_hier false
set_db -quiet module:gcd/CLKGATE_RC_CG_MOD_1 .lp_clock_gating_min_flops 3
set_db -quiet module:gcd/CLKGATE_RC_CG_MOD_1 .lp_clock_gating_max_flops inf
set_db -quiet module:gcd/CLKGATE_RC_CG_MOD_1 .boundary_opto strict_no
set_db -quiet inst:gcd/GCDdpath0/B_register/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:gcd/GCDdpath0/B_register/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet {inst:gcd/GCDdpath0/B_register/q_reg[2]} .original_name {{GCDdpath0/B_register/q[2]}}
set_db -quiet {inst:gcd/GCDdpath0/B_register/q_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:gcd/GCDdpath0/B_register/q_reg[2]} .single_bit_orig_name {GCDdpath0/B_register/q[2]}
set_db -quiet {inst:gcd/GCDdpath0/B_register/q_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:gcd/GCDdpath0/B_register/q_reg[2]/Q} .original_name {GCDdpath0/B_register/q[2]/q}
set_db -quiet {inst:gcd/GCDdpath0/B_register/q_reg[1]} .original_name {{GCDdpath0/B_register/q[1]}}
set_db -quiet {inst:gcd/GCDdpath0/B_register/q_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:gcd/GCDdpath0/B_register/q_reg[1]} .single_bit_orig_name {GCDdpath0/B_register/q[1]}
set_db -quiet {inst:gcd/GCDdpath0/B_register/q_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:gcd/GCDdpath0/B_register/q_reg[1]/Q} .original_name {GCDdpath0/B_register/q[1]/q}
set_db -quiet {inst:gcd/GCDdpath0/B_register/q_reg[14]} .original_name {{GCDdpath0/B_register/q[14]}}
set_db -quiet {inst:gcd/GCDdpath0/B_register/q_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:gcd/GCDdpath0/B_register/q_reg[14]} .single_bit_orig_name {GCDdpath0/B_register/q[14]}
set_db -quiet {inst:gcd/GCDdpath0/B_register/q_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:gcd/GCDdpath0/B_register/q_reg[14]/Q} .original_name {GCDdpath0/B_register/q[14]/q}
set_db -quiet {inst:gcd/GCDdpath0/B_register/q_reg[15]} .original_name {{GCDdpath0/B_register/q[15]}}
set_db -quiet {inst:gcd/GCDdpath0/B_register/q_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:gcd/GCDdpath0/B_register/q_reg[15]} .single_bit_orig_name {GCDdpath0/B_register/q[15]}
set_db -quiet {inst:gcd/GCDdpath0/B_register/q_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:gcd/GCDdpath0/B_register/q_reg[15]/Q} .original_name {GCDdpath0/B_register/q[15]/q}
set_db -quiet {inst:gcd/GCDdpath0/B_register/q_reg[0]} .original_name {{GCDdpath0/B_register/q[0]}}
set_db -quiet {inst:gcd/GCDdpath0/B_register/q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:gcd/GCDdpath0/B_register/q_reg[0]} .single_bit_orig_name {GCDdpath0/B_register/q[0]}
set_db -quiet {inst:gcd/GCDdpath0/B_register/q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:gcd/GCDdpath0/B_register/q_reg[0]/Q} .original_name {GCDdpath0/B_register/q[0]/q}
set_db -quiet {inst:gcd/GCDdpath0/B_register/q_reg[3]} .original_name {{GCDdpath0/B_register/q[3]}}
set_db -quiet {inst:gcd/GCDdpath0/B_register/q_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:gcd/GCDdpath0/B_register/q_reg[3]} .single_bit_orig_name {GCDdpath0/B_register/q[3]}
set_db -quiet {inst:gcd/GCDdpath0/B_register/q_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:gcd/GCDdpath0/B_register/q_reg[3]/Q} .original_name {GCDdpath0/B_register/q[3]/q}
set_db -quiet {inst:gcd/GCDdpath0/B_register/q_reg[4]} .original_name {{GCDdpath0/B_register/q[4]}}
set_db -quiet {inst:gcd/GCDdpath0/B_register/q_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:gcd/GCDdpath0/B_register/q_reg[4]} .single_bit_orig_name {GCDdpath0/B_register/q[4]}
set_db -quiet {inst:gcd/GCDdpath0/B_register/q_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:gcd/GCDdpath0/B_register/q_reg[4]/Q} .original_name {GCDdpath0/B_register/q[4]/q}
set_db -quiet {inst:gcd/GCDdpath0/B_register/q_reg[5]} .original_name {{GCDdpath0/B_register/q[5]}}
set_db -quiet {inst:gcd/GCDdpath0/B_register/q_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:gcd/GCDdpath0/B_register/q_reg[5]} .single_bit_orig_name {GCDdpath0/B_register/q[5]}
set_db -quiet {inst:gcd/GCDdpath0/B_register/q_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:gcd/GCDdpath0/B_register/q_reg[5]/Q} .original_name {GCDdpath0/B_register/q[5]/q}
set_db -quiet {inst:gcd/GCDdpath0/B_register/q_reg[10]} .original_name {{GCDdpath0/B_register/q[10]}}
set_db -quiet {inst:gcd/GCDdpath0/B_register/q_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:gcd/GCDdpath0/B_register/q_reg[10]} .single_bit_orig_name {GCDdpath0/B_register/q[10]}
set_db -quiet {inst:gcd/GCDdpath0/B_register/q_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:gcd/GCDdpath0/B_register/q_reg[10]/Q} .original_name {GCDdpath0/B_register/q[10]/q}
set_db -quiet {inst:gcd/GCDdpath0/B_register/q_reg[7]} .original_name {{GCDdpath0/B_register/q[7]}}
set_db -quiet {inst:gcd/GCDdpath0/B_register/q_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:gcd/GCDdpath0/B_register/q_reg[7]} .single_bit_orig_name {GCDdpath0/B_register/q[7]}
set_db -quiet {inst:gcd/GCDdpath0/B_register/q_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:gcd/GCDdpath0/B_register/q_reg[7]/Q} .original_name {GCDdpath0/B_register/q[7]/q}
set_db -quiet {inst:gcd/GCDdpath0/B_register/q_reg[8]} .original_name {{GCDdpath0/B_register/q[8]}}
set_db -quiet {inst:gcd/GCDdpath0/B_register/q_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:gcd/GCDdpath0/B_register/q_reg[8]} .single_bit_orig_name {GCDdpath0/B_register/q[8]}
set_db -quiet {inst:gcd/GCDdpath0/B_register/q_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:gcd/GCDdpath0/B_register/q_reg[8]/Q} .original_name {GCDdpath0/B_register/q[8]/q}
set_db -quiet {inst:gcd/GCDdpath0/B_register/q_reg[9]} .original_name {{GCDdpath0/B_register/q[9]}}
set_db -quiet {inst:gcd/GCDdpath0/B_register/q_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:gcd/GCDdpath0/B_register/q_reg[9]} .single_bit_orig_name {GCDdpath0/B_register/q[9]}
set_db -quiet {inst:gcd/GCDdpath0/B_register/q_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:gcd/GCDdpath0/B_register/q_reg[9]/Q} .original_name {GCDdpath0/B_register/q[9]/q}
set_db -quiet {inst:gcd/GCDdpath0/B_register/q_reg[6]} .original_name {{GCDdpath0/B_register/q[6]}}
set_db -quiet {inst:gcd/GCDdpath0/B_register/q_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:gcd/GCDdpath0/B_register/q_reg[6]} .single_bit_orig_name {GCDdpath0/B_register/q[6]}
set_db -quiet {inst:gcd/GCDdpath0/B_register/q_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:gcd/GCDdpath0/B_register/q_reg[6]/Q} .original_name {GCDdpath0/B_register/q[6]/q}
set_db -quiet {inst:gcd/GCDdpath0/B_register/q_reg[11]} .original_name {{GCDdpath0/B_register/q[11]}}
set_db -quiet {inst:gcd/GCDdpath0/B_register/q_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:gcd/GCDdpath0/B_register/q_reg[11]} .single_bit_orig_name {GCDdpath0/B_register/q[11]}
set_db -quiet {inst:gcd/GCDdpath0/B_register/q_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:gcd/GCDdpath0/B_register/q_reg[11]/Q} .original_name {GCDdpath0/B_register/q[11]/q}
set_db -quiet {inst:gcd/GCDdpath0/B_register/q_reg[12]} .original_name {{GCDdpath0/B_register/q[12]}}
set_db -quiet {inst:gcd/GCDdpath0/B_register/q_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:gcd/GCDdpath0/B_register/q_reg[12]} .single_bit_orig_name {GCDdpath0/B_register/q[12]}
set_db -quiet {inst:gcd/GCDdpath0/B_register/q_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:gcd/GCDdpath0/B_register/q_reg[12]/Q} .original_name {GCDdpath0/B_register/q[12]/q}
set_db -quiet {inst:gcd/GCDdpath0/B_register/q_reg[13]} .original_name {{GCDdpath0/B_register/q[13]}}
set_db -quiet {inst:gcd/GCDdpath0/B_register/q_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:gcd/GCDdpath0/B_register/q_reg[13]} .single_bit_orig_name {GCDdpath0/B_register/q[13]}
set_db -quiet {inst:gcd/GCDdpath0/B_register/q_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:gcd/GCDdpath0/B_register/q_reg[13]/Q} .original_name {GCDdpath0/B_register/q[13]/q}
# BEGIN PMBIST SECTION
# END PMBIST SECTION
# BEGIN PHYSICAL ANNOTATION SECTION
# END PHYSICAL ANNOTATION SECTION
set_db -quiet source_verbose true
#############################################################
#####   FLOW WRITE   ########################################
##
## Written by Genus(TM) Synthesis Solution version 19.15-s090_1
## flowkit v19.10-s018_1
## Written on 16:31:43 26-Oct 2023
#############################################################
#####   Flow Definitions   ##################################

#############################################################
#####   Step Definitions   ##################################


#############################################################
#####   Attribute Definitions   #############################

if {[is_attribute flow_edit_end_steps -obj_type root]} {set_db flow_edit_end_steps {}}
if {[is_attribute flow_edit_start_steps -obj_type root]} {set_db flow_edit_start_steps {}}
if {[is_attribute flow_footer_tcl -obj_type root]} {set_db flow_footer_tcl {}}
if {[is_attribute flow_header_tcl -obj_type root]} {set_db flow_header_tcl {}}
if {[is_attribute flow_metadata -obj_type root]} {set_db flow_metadata {}}
if {[is_attribute flow_setup_config -obj_type root]} {set_db flow_setup_config {HUDDLE {!!map {}}}}
if {[is_attribute flow_step_begin_tcl -obj_type root]} {set_db flow_step_begin_tcl {}}
if {[is_attribute flow_step_check_tcl -obj_type root]} {set_db flow_step_check_tcl {}}
if {[is_attribute flow_step_end_tcl -obj_type root]} {set_db flow_step_end_tcl {}}
if {[is_attribute flow_step_order -obj_type root]} {set_db flow_step_order {}}
if {[is_attribute flow_summary_tcl -obj_type root]} {set_db flow_summary_tcl {}}
if {[is_attribute flow_template_feature_definition -obj_type root]} {set_db flow_template_feature_definition {}}
if {[is_attribute flow_template_type -obj_type root]} {set_db flow_template_type {}}
if {[is_attribute flow_template_version -obj_type root]} {set_db flow_template_version {}}
if {[is_attribute flow_user_templates -obj_type root]} {set_db flow_user_templates {}}


#############################################################
#####   Flow History   ######################################

if {[is_attribute flow_branch -obj_type root]} {set_db flow_branch {}}
if {[is_attribute flow_caller_data -obj_type root]} {set_db flow_caller_data {}}
if {[is_attribute flow_current -obj_type root]} {set_db flow_current {}}
if {[is_attribute flow_hier_path -obj_type root]} {set_db flow_hier_path {}}
if {[is_attribute flow_db_directory -obj_type root]} {set_db flow_db_directory dbs}
if {[is_attribute flow_exit_when_done -obj_type root]} {set_db flow_exit_when_done false}
if {[is_attribute flow_history -obj_type root]} {set_db flow_history {}}
if {[is_attribute flow_log_directory -obj_type root]} {set_db flow_log_directory logs}
if {[is_attribute flow_mail_on_error -obj_type root]} {set_db flow_mail_on_error false}
if {[is_attribute flow_mail_to -obj_type root]} {set_db flow_mail_to {}}
if {[is_attribute flow_metrics_file -obj_type root]} {set_db flow_metrics_file {}}
if {[is_attribute flow_metrics_snapshot_parent_uuid -obj_type root]} {set_db flow_metrics_snapshot_parent_uuid {}}
if {[is_attribute flow_metrics_snapshot_uuid -obj_type root]} {set_db flow_metrics_snapshot_uuid 872b6417-2cd9-4965-947e-fdaab2457250}
if {[is_attribute flow_overwrite_db -obj_type root]} {set_db flow_overwrite_db false}
if {[is_attribute flow_report_directory -obj_type root]} {set_db flow_report_directory reports}
if {[is_attribute flow_run_tag -obj_type root]} {set_db flow_run_tag {}}
if {[is_attribute flow_schedule -obj_type root]} {set_db flow_schedule {}}
if {[is_attribute flow_script -obj_type root]} {set_db flow_script {}}
if {[is_attribute flow_starting_db -obj_type root]} {set_db flow_starting_db {}}
if {[is_attribute flow_status_file -obj_type root]} {set_db flow_status_file {}}
if {[is_attribute flow_step_canonical_current -obj_type root]} {set_db flow_step_canonical_current {}}
if {[is_attribute flow_step_current -obj_type root]} {set_db flow_step_current {}}
if {[is_attribute flow_step_last -obj_type root]} {set_db flow_step_last {}}
if {[is_attribute flow_step_last_msg -obj_type root]} {set_db flow_step_last_msg {}}
if {[is_attribute flow_step_last_status -obj_type root]} {set_db flow_step_last_status not_run}
if {[is_attribute flow_step_next -obj_type root]} {set_db flow_step_next {}}
if {[is_attribute flow_working_directory -obj_type root]} {set_db flow_working_directory .}

#############################################################
#####   User Defined Attributes   ###########################

