######################################################################
#
# File name : testbench_compile.do
# Created on: Sun Jun 16 10:53:39 +0800 2024
#
# Auto generated by Vivado for 'behavioral' simulation
#
######################################################################
D:\\modeltech64_10.5\\win64\\vlib modelsim_lib/work
D:\\modeltech64_10.5\\win64\\vlib modelsim_lib/msim

D:\\modeltech64_10.5\\win64\\vlib modelsim_lib/msim/xil_defaultlib

D:\\modeltech64_10.5\\win64\\vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib

D:\\modeltech64_10.5\\win64\\vlog -64 -incr -work xil_defaultlib  \
"../../../../riscv_s.srcs/sources_1/new/adder.v" \
"../../../../riscv_s.srcs/sources_1/new/alu.v" \
"../../../../riscv_s.srcs/sources_1/new/aludec.v" \
"../../../../riscv_s.srcs/sources_1/new/controller.v" \
"../../../../riscv_s.srcs/sources_1/new/datapath.v" \
"../../../../riscv_s.srcs/sources_1/new/dmem.v" \
"../../../../riscv_s.srcs/sources_1/new/extend.v" \
"../../../../riscv_s.srcs/sources_1/new/flopr.v" \
"../../../../riscv_s.srcs/sources_1/new/imem.v" \
"../../../../riscv_s.srcs/sources_1/new/maindec.v" \
"../../../../riscv_s.srcs/sources_1/new/mux2.v" \
"../../../../riscv_s.srcs/sources_1/new/mux3.v" \
"../../../../riscv_s.srcs/sources_1/new/regfile.v" \
"../../../../riscv_s.srcs/sources_1/new/riscv_single.v" \
"../../../../riscv_s.srcs/sources_1/new/riscv_top.v" \
"../../../../riscv_s.srcs/sim_1/new/testbanch.v" \


# compile glbl module
D:\\modeltech64_10.5\\win64\\vlog -work xil_defaultlib "glbl.v"

quit -force

