Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 248db5a411a0454eb7643422b9f5b60a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot green_filter_logic_tb_behav xil_defaultlib.green_filter_logic_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.green_filter_logic_pkg
Compiling architecture imp of entity xil_defaultlib.green_filter_logic [green_filter_logic_default]
Compiling architecture beh of entity xil_defaultlib.green_filter_logic_tb
Built simulation snapshot green_filter_logic_tb_behav
