# Reading C:/intelFPGA/17.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile D:/QuartusProject/nios_led/Verilog1.v
