// testbench_ls_mm_interconnect_1.v

// This file was auto-generated from altera_mm_interconnect_hw.tcl.  If you edit it your changes
// will probably be lost.
// 
// Generated using ACDS version 18.1 646

`timescale 1 ps / 1 ps
module testbench_ls_mm_interconnect_1 (
		input  wire         ddr2_ram_afi_clk_clk,                                      //                                    ddr2_ram_afi_clk.clk
		input  wire         ddr2_ram_avl_translator_reset_reset_bridge_in_reset_reset, // ddr2_ram_avl_translator_reset_reset_bridge_in_reset.reset
		input  wire         ddr2_ram_soft_reset_reset_bridge_in_reset_reset,           //           ddr2_ram_soft_reset_reset_bridge_in_reset.reset
		input  wire         dma_reset_n_reset_bridge_in_reset_reset,                   //                   dma_reset_n_reset_bridge_in_reset.reset
		input  wire [29:0]  dma_mm_read_address,                                       //                                         dma_mm_read.address
		output wire         dma_mm_read_waitrequest,                                   //                                                    .waitrequest
		input  wire [2:0]   dma_mm_read_burstcount,                                    //                                                    .burstcount
		input  wire [31:0]  dma_mm_read_byteenable,                                    //                                                    .byteenable
		input  wire         dma_mm_read_read,                                          //                                                    .read
		output wire [255:0] dma_mm_read_readdata,                                      //                                                    .readdata
		output wire         dma_mm_read_readdatavalid,                                 //                                                    .readdatavalid
		output wire [24:0]  ddr2_ram_avl_address,                                      //                                        ddr2_ram_avl.address
		output wire         ddr2_ram_avl_write,                                        //                                                    .write
		output wire         ddr2_ram_avl_read,                                         //                                                    .read
		input  wire [255:0] ddr2_ram_avl_readdata,                                     //                                                    .readdata
		output wire [255:0] ddr2_ram_avl_writedata,                                    //                                                    .writedata
		output wire         ddr2_ram_avl_beginbursttransfer,                           //                                                    .beginbursttransfer
		output wire [2:0]   ddr2_ram_avl_burstcount,                                   //                                                    .burstcount
		output wire [31:0]  ddr2_ram_avl_byteenable,                                   //                                                    .byteenable
		input  wire         ddr2_ram_avl_readdatavalid,                                //                                                    .readdatavalid
		input  wire         ddr2_ram_avl_waitrequest                                   //                                                    .waitrequest
	);

	wire          dma_mm_read_translator_avalon_universal_master_0_waitrequest;   // ddr2_ram_avl_translator:uav_waitrequest -> dma_mm_read_translator:uav_waitrequest
	wire  [255:0] dma_mm_read_translator_avalon_universal_master_0_readdata;      // ddr2_ram_avl_translator:uav_readdata -> dma_mm_read_translator:uav_readdata
	wire          dma_mm_read_translator_avalon_universal_master_0_debugaccess;   // dma_mm_read_translator:uav_debugaccess -> ddr2_ram_avl_translator:uav_debugaccess
	wire   [29:0] dma_mm_read_translator_avalon_universal_master_0_address;       // dma_mm_read_translator:uav_address -> ddr2_ram_avl_translator:uav_address
	wire          dma_mm_read_translator_avalon_universal_master_0_read;          // dma_mm_read_translator:uav_read -> ddr2_ram_avl_translator:uav_read
	wire   [31:0] dma_mm_read_translator_avalon_universal_master_0_byteenable;    // dma_mm_read_translator:uav_byteenable -> ddr2_ram_avl_translator:uav_byteenable
	wire          dma_mm_read_translator_avalon_universal_master_0_readdatavalid; // ddr2_ram_avl_translator:uav_readdatavalid -> dma_mm_read_translator:uav_readdatavalid
	wire          dma_mm_read_translator_avalon_universal_master_0_lock;          // dma_mm_read_translator:uav_lock -> ddr2_ram_avl_translator:uav_lock
	wire          dma_mm_read_translator_avalon_universal_master_0_write;         // dma_mm_read_translator:uav_write -> ddr2_ram_avl_translator:uav_write
	wire  [255:0] dma_mm_read_translator_avalon_universal_master_0_writedata;     // dma_mm_read_translator:uav_writedata -> ddr2_ram_avl_translator:uav_writedata
	wire    [7:0] dma_mm_read_translator_avalon_universal_master_0_burstcount;    // dma_mm_read_translator:uav_burstcount -> ddr2_ram_avl_translator:uav_burstcount

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (30),
		.AV_DATA_W                   (256),
		.AV_BURSTCOUNT_W             (3),
		.AV_BYTEENABLE_W             (32),
		.UAV_ADDRESS_W               (30),
		.UAV_BURSTCOUNT_W            (8),
		.USE_READ                    (1),
		.USE_WRITE                   (0),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (1),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (32),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (1),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) dma_mm_read_translator (
		.clk                    (ddr2_ram_afi_clk_clk),                                                                                                                                                                                                                                                  //                       clk.clk
		.reset                  (dma_reset_n_reset_bridge_in_reset_reset),                                                                                                                                                                                                                               //                     reset.reset
		.uav_address            (dma_mm_read_translator_avalon_universal_master_0_address),                                                                                                                                                                                                              // avalon_universal_master_0.address
		.uav_burstcount         (dma_mm_read_translator_avalon_universal_master_0_burstcount),                                                                                                                                                                                                           //                          .burstcount
		.uav_read               (dma_mm_read_translator_avalon_universal_master_0_read),                                                                                                                                                                                                                 //                          .read
		.uav_write              (dma_mm_read_translator_avalon_universal_master_0_write),                                                                                                                                                                                                                //                          .write
		.uav_waitrequest        (dma_mm_read_translator_avalon_universal_master_0_waitrequest),                                                                                                                                                                                                          //                          .waitrequest
		.uav_readdatavalid      (dma_mm_read_translator_avalon_universal_master_0_readdatavalid),                                                                                                                                                                                                        //                          .readdatavalid
		.uav_byteenable         (dma_mm_read_translator_avalon_universal_master_0_byteenable),                                                                                                                                                                                                           //                          .byteenable
		.uav_readdata           (dma_mm_read_translator_avalon_universal_master_0_readdata),                                                                                                                                                                                                             //                          .readdata
		.uav_writedata          (dma_mm_read_translator_avalon_universal_master_0_writedata),                                                                                                                                                                                                            //                          .writedata
		.uav_lock               (dma_mm_read_translator_avalon_universal_master_0_lock),                                                                                                                                                                                                                 //                          .lock
		.uav_debugaccess        (dma_mm_read_translator_avalon_universal_master_0_debugaccess),                                                                                                                                                                                                          //                          .debugaccess
		.av_address             (dma_mm_read_address),                                                                                                                                                                                                                                                   //      avalon_anti_master_0.address
		.av_waitrequest         (dma_mm_read_waitrequest),                                                                                                                                                                                                                                               //                          .waitrequest
		.av_burstcount          (dma_mm_read_burstcount),                                                                                                                                                                                                                                                //                          .burstcount
		.av_byteenable          (dma_mm_read_byteenable),                                                                                                                                                                                                                                                //                          .byteenable
		.av_read                (dma_mm_read_read),                                                                                                                                                                                                                                                      //                          .read
		.av_readdata            (dma_mm_read_readdata),                                                                                                                                                                                                                                                  //                          .readdata
		.av_readdatavalid       (dma_mm_read_readdatavalid),                                                                                                                                                                                                                                             //                          .readdatavalid
		.av_beginbursttransfer  (1'b0),                                                                                                                                                                                                                                                                  //               (terminated)
		.av_begintransfer       (1'b0),                                                                                                                                                                                                                                                                  //               (terminated)
		.av_chipselect          (1'b0),                                                                                                                                                                                                                                                                  //               (terminated)
		.av_write               (1'b0),                                                                                                                                                                                                                                                                  //               (terminated)
		.av_writedata           (256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), //               (terminated)
		.av_lock                (1'b0),                                                                                                                                                                                                                                                                  //               (terminated)
		.av_debugaccess         (1'b0),                                                                                                                                                                                                                                                                  //               (terminated)
		.uav_clken              (),                                                                                                                                                                                                                                                                      //               (terminated)
		.av_clken               (1'b1),                                                                                                                                                                                                                                                                  //               (terminated)
		.uav_response           (2'b00),                                                                                                                                                                                                                                                                 //               (terminated)
		.av_response            (),                                                                                                                                                                                                                                                                      //               (terminated)
		.uav_writeresponsevalid (1'b0),                                                                                                                                                                                                                                                                  //               (terminated)
		.av_writeresponsevalid  ()                                                                                                                                                                                                                                                                       //               (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (25),
		.AV_DATA_W                      (256),
		.UAV_DATA_W                     (256),
		.AV_BURSTCOUNT_W                (3),
		.AV_BYTEENABLE_W                (32),
		.UAV_BYTEENABLE_W               (32),
		.UAV_ADDRESS_W                  (30),
		.UAV_BURSTCOUNT_W               (8),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (1),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (32),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) ddr2_ram_avl_translator (
		.clk                    (ddr2_ram_afi_clk_clk),                                           //                      clk.clk
		.reset                  (ddr2_ram_avl_translator_reset_reset_bridge_in_reset_reset),      //                    reset.reset
		.uav_address            (dma_mm_read_translator_avalon_universal_master_0_address),       // avalon_universal_slave_0.address
		.uav_burstcount         (dma_mm_read_translator_avalon_universal_master_0_burstcount),    //                         .burstcount
		.uav_read               (dma_mm_read_translator_avalon_universal_master_0_read),          //                         .read
		.uav_write              (dma_mm_read_translator_avalon_universal_master_0_write),         //                         .write
		.uav_waitrequest        (dma_mm_read_translator_avalon_universal_master_0_waitrequest),   //                         .waitrequest
		.uav_readdatavalid      (dma_mm_read_translator_avalon_universal_master_0_readdatavalid), //                         .readdatavalid
		.uav_byteenable         (dma_mm_read_translator_avalon_universal_master_0_byteenable),    //                         .byteenable
		.uav_readdata           (dma_mm_read_translator_avalon_universal_master_0_readdata),      //                         .readdata
		.uav_writedata          (dma_mm_read_translator_avalon_universal_master_0_writedata),     //                         .writedata
		.uav_lock               (dma_mm_read_translator_avalon_universal_master_0_lock),          //                         .lock
		.uav_debugaccess        (dma_mm_read_translator_avalon_universal_master_0_debugaccess),   //                         .debugaccess
		.av_address             (ddr2_ram_avl_address),                                           //      avalon_anti_slave_0.address
		.av_write               (ddr2_ram_avl_write),                                             //                         .write
		.av_read                (ddr2_ram_avl_read),                                              //                         .read
		.av_readdata            (ddr2_ram_avl_readdata),                                          //                         .readdata
		.av_writedata           (ddr2_ram_avl_writedata),                                         //                         .writedata
		.av_beginbursttransfer  (ddr2_ram_avl_beginbursttransfer),                                //                         .beginbursttransfer
		.av_burstcount          (ddr2_ram_avl_burstcount),                                        //                         .burstcount
		.av_byteenable          (ddr2_ram_avl_byteenable),                                        //                         .byteenable
		.av_readdatavalid       (ddr2_ram_avl_readdatavalid),                                     //                         .readdatavalid
		.av_waitrequest         (ddr2_ram_avl_waitrequest),                                       //                         .waitrequest
		.av_begintransfer       (),                                                               //              (terminated)
		.av_writebyteenable     (),                                                               //              (terminated)
		.av_lock                (),                                                               //              (terminated)
		.av_chipselect          (),                                                               //              (terminated)
		.av_clken               (),                                                               //              (terminated)
		.uav_clken              (1'b0),                                                           //              (terminated)
		.av_debugaccess         (),                                                               //              (terminated)
		.av_outputenable        (),                                                               //              (terminated)
		.uav_response           (),                                                               //              (terminated)
		.av_response            (2'b00),                                                          //              (terminated)
		.uav_writeresponsevalid (),                                                               //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                            //              (terminated)
	);

endmodule
