0.6
2017.2
Jun 15 2017
18:52:51
C:/Users/Sirge/adder/adder.sim/sim_1/behav/glbl.v,1497407496,verilog,,,,glbl,,,,,,,,
C:/Users/Sirge/adder/adder.srcs/sim_1/new/adder_tb.v,1543700318,verilog,,,,adder_tb,,,,,,,,
C:/Users/Sirge/adder/adder.srcs/sources_1/new/adder.v,1543700414,verilog,,,,adder,,,,,,,,
