- 前言
    - [目标](chapter-00/00-01.md)
- 操作系统使用体验
    - xv6
- 概述
    - xv6整体架构
    - 启用流程
- 关键点：系统架构概览
    - [OVERVIEW OF THE SYSTEM-LEVEL ARCHITECTURE](chapter-12/12-01.md)
    - [MODES OF OPERATION](chapter-12/12-02.md)
    - [SYSTEM FLAGS AND FIELDS IN THE EFLAGS REGISTER](chapter-12/12-03.md)
    - [MEMORY-MANAGEMENT REGISTERS](chapter-12/12-04.md)
    - [CONTROL REGISTERS](chapter-12/12-05.md)
    - [SYSTEM INSTRUCTION SUMMARY](chapter-12/12-06.md)
- 关键点：IA-32保护模式内存管理
    - [内存管理概览](chapter-01/01-16.md)
    - [保护平面模型](chapter-01/01-17.md)
    - [物理地址空间](chapter-01/01-18.md)
    - [逻辑地址和线性地址](chapter-01/01-19.md)
    - [系统描述符类型](chapter-01/01-20.md)
    - [分页](chapter-01/01-21.md)
    - [PAGE TRANSLATION USING 32-BIT PHYSICAL ADDRESSING](chapter-01/01-22.md)
    - [MAPPING SEGMENTS TO PAGES](chapter-01/01-23.md)
    - [TRANSLATION LOOKASIDE BUFFERS (TLBS)](chapter-01/01-24.md)
- 关键点：IA-32保护模式
    - [保护模式概览](chapter-01/01-25.md)
    - [ENABLING AND DISABLING SEGMENT AND PAGE PROTECTION](chapter-01/01-26.md)
    - [FIELDS AND FLAGS USED FOR SEGMENT-LEVEL AND PAGE-LEVEL PROTECTION](chapter-01/01-27.md)
    - [LIMIT CHECKING](chapter-01/01-28.md)
    - [TYPE CHECKING](chapter-01/01-29.md)
    - [PRIVILEGE LEVELS](chapter-01/01-30.md)
    - [PRIVILEGE LEVEL CHECKING WHEN ACCESSING DATA SEGMENTS](chapter-01/01-31.md)
    - [PRIVILEGE LEVEL CHECKING WHEN LOADING THE SS REGISTER](chapter-01/01-32.md)
    - [PRIVILEGE LEVEL CHECKING WHEN TRANSFERRING PROGRAM CONTROL BETWEEN CODE SEGMENTS](chapter-01/01-33.md)
    - [PRIVILEGED INSTRUCTIONS](chapter-01/01-34.md)
    - [POINTER VALIDATION](chapter-01/01-35.md)
    - [PAGE-LEVEL PROTECTION](chapter-01/01-36.md)
    - [COMBINING PAGE AND SEGMENT PROTECTION](chapter-01/01-37.md)
- 关键点：INTERRUPT AND EXCEPTION HANDLING
    - [INTERRUPT AND EXCEPTION OVERVIEW](chapter-08/08-01.md)
    - [EXCEPTION AND INTERRUPT VECTORS](chapter-08/08-02.md)
    - [SOURCES OF INTERRUPTS](chapter-08/08-03.md)
    - [SOURCES OF EXCEPTIONS](chapter-08/08-04.md)
    - [EXCEPTION CLASSIFICATIONS](chapter-08/08-05.md)
    - [PROGRAM OR TASK RESTART](chapter-08/08-06.md)
    - [NONMASKABLE INTERRUPT (NMI)](chapter-08/08-07.md)
    - [ENABLING AND DISABLING INTERRUPTS](chapter-08/08-08.md)
    - [PRIORITY AMONG SIMULTANEOUS EXCEPTIONS AND INTERRUPTS](chapter-08/08-09.md)
    - [INTERRUPT DESCRIPTOR TABLE (IDT)](chapter-08/08-10.md)
    - [IDT DESCRIPTORS](chapter-08/08-11.md)
    - [EXCEPTION AND INTERRUPT HANDLING](chapter-08/08-12.md)
    - [ERROR CODE](chapter-08/08-13.md)
- 关键点：TASK MANAGEMENT
    - [TASK MANAGEMENT OVERVIEW](chapter-09/09-01.md)
    - [TASK MANAGEMENT DATA STRUCTURES](chapter-09/09-02.md)
    - [TASK SWITCHING](chapter-09/09-03.md)
    - [TASK LINKING](chapter-09/09-04.md)
    - [TASK ADDRESS SPACE](chapter-09/09-05.md)
- 关键点：MULTIPLE-PROCESSOR MANAGEMENT
    - [LOCKED ATOMIC OPERATIONS](chapter-10/10-01.md)
    - [MEMORY ORDERING](chapter-10/10-02.md)
    - [PROPAGATION OF PAGE TABLE AND PAGE DIRECTORY ENTRY CHANGES TO MULTIPLE PROCESSORS](chapter-10/10-03.md)
    - [SERIALIZING INSTRUCTIONS](chapter-10/10-04.md)
    - [MULTIPLE-PROCESSOR (MP) INITIALIZATION](chapter-10/10-05.md)
- 关键点：ADVANCED PROGRAMMABLE INTERRUPT CONTROLLER (APIC)
    - [LOCAL AND I/O APIC OVERVIEW](chapter-11/11-01.md)
    - [SYSTEM BUS VS. APIC BUS](chapter-11/11-02.md)
    - [RELATIONSHIP BETWEEN THE INTEL 82489DX EXTERNAL APIC, THE APIC, AND THE XAPIC](chapter-11/11-03.md)
    - [LOCAL APIC](chapter-11/11-04.md)
    - [HANDLING LOCAL INTERRUPTS](chapter-11/11-05.md)
    - [ISSUING INTERPROCESSOR INTERRUPTS](chapter-11/11-06.md)
    - [SYSTEM AND APIC BUS ARBITRATION](chapter-11/11-07.md)
    - [HANDLING INTERRUPTS](chapter-11/11-08.md)
    - [SPURIOUS INTERRUPT](chapter-11/11-09.md)
    - [APIC BUS MESSAGE PASSING MECHANISM AND PROTOCOL (P6 FAMILY AND PENTIUM PROCESSORS ONLY)](chapter-11/11-10.md)
    - [MESSAGE SIGNALLED INTERRUPTS](chapter-11/11-11.md)
- 知识附录（这里的信息容忍杂一些，其他部分不行）
    - [x86系列处理器介绍](chapter-07/07-01.md)
    - [8086处理器介绍](chapter-07/07-02.md)
    - [32位x86架构：IA-32介绍](chapter-07/07-03.md)
    - [使用segment的几种模式](chapter-07/07-04.md)
- 【【【以下为草稿】】】
- 计算机组成原理
    - [总线](chapter-06/06-01.md)
    - [74244 vs 74245](chapter-06/06-02.md)
- 汇编基础
- qemu
    - [qemu安装](chapter-05/05-02.md)
    - [qemu命令](chapter-05/05-01.md)
- boot
- 硬件
    - [硬件核心概念](chapter-04/04-05.md)
    - [8086和80386的寄存器](chapter-04/04-03.md)
    - [inb / outb](chapter-04/04-01.md)
    - [各个寄存器的作用](chapter-04/04-04.md)
- 高级硬件
    - [apic](chapter-02/02-04.md)
    - [ioapic](chapter-04/04-02.md)
- CPU虚拟化 / 进程虚拟化
    - [MP Configuration Table](chapter-02/02-01.md)
    - [mp init / apic](chapter-02/02-02.md)
    - [APIC vs 8259 PIC](chapter-02/02-03.md)
    - [proc.c](chapter-02/02-05.md)
    - [switchuvm/swtch/switchkvm](chapter-02/02-06.md)
    - [swtch](chapter-02/02-07.md)
    - [TSS](chapter-02/02-08.md)
    - [第一个进程initproc是如何运行起来的](chapter-02/02-09.md)
- 内存虚拟化
    - [IA-32 CPU内存管理概览](chapter-01/01-03.md)
    - [IDT/GDT/LDT规范](chapter-01/01-06.md)
    - [IDT数据结构](chapter-01/01-12.md)
    - [GDT数据结构](chapter-01/01-13.md)
    - [ltr指令](chapter-01/01-14.md)
    - [lidt指令](chapter-01/01-11.md)
    - [lgdt指令](chapter-01/01-08.md)
    - [内存虚拟化](chapter-01/01-01.md)
    - [PAGING (VIRTUAL MEMORY)概览](chapter-01/01-02.md)
    - [CONTROL REGISTERS](chapter-01/01-04.md)
    - [xv6中内存管理相关代码分析](chapter-01/01-05.md)
    - [xv6内存布局](chapter-01/01-07.md)
    - [kalloc vs umalloc](chapter-01/01-09.md)
    - [vm.c](chapter-01/01-10.md)
- linux
    - [xv6 2018 vs linux 0.11](chapter-03/03-01.md)
    - [cpu 核数](chapter-03/03-02.md)


## 参考

- 24547212 - IA-32 Intel® Architecture Software Developer's Manual.pdf
- Programming from the Ground Up, Jonathan Bartlett
- 操作系统导论，雷姆兹
- 操作系统
    - xv6 2018
    - linux 0.11
    - minix 2.0.4

待定列入参考清单：

- 24201606 - Multiprocessor Specification.pdf
- Linux内核完全注释，赵炯