<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html; charset=windows-1252"><meta name="author" content="Anirudh Iyengar"><meta name="description" content="Personal webpage of Anirudh Iyengar"><meta name="keywords" content="student,psu,website,graduate,anirudh,iyengar,phd"><title>Anirudh Iyengar | Webpage</title><link rel="stylesheet" type="text/css" href="./style.css"></head>
<body>
<!-- MAIN NAVIGATION-->
<div id="main_navigation" class="main-menu">
<ul>
<li><a href="index.html" title="Home">Home</a></li>
<li><a href="Publication.html">Publications</a></li>
<li><a href="Projects.html">Projects</a></li>
<li><a href="Courses.html">Courses</a></li>
<li><a href="Teaching.html">Teaching</a></li>
<li><a href="Misc.html">Misc</a></li>
<!-- <li><a href="./photo.html" class="thispage">Photovisuals</a></li> -->
</ul>
</div>
<div style="width: 70%;" id="main_container">
<div style="margin-left: 0px; width: auto;" class="page_content"><br>
<br><div id="pubs">
<h1 style="width: 100%; font-weight: bold; height: 40px;">Publications</h1>
<br>
<b><big><big>Disclosures:</big></big></b>
<ul>
<br>
<li>[D3] <b>Anirudh Iyengar</b>, Swaroop Ghosh, Deepakreddy Vontela & Ithihasa Reddy Nirmala, 
Threshold Voltage Defined Switches for Programmable Camouflage Gates (filed June 2016). </li>
<li>[D2] Swaroop Ghosh, and <b>Anirudh Iyengar</b>, 
Non-Volatile Flip-Flop with Enhanced-Scan Capability to Sustain Sudden Power Failure (filed March 2015). </li>
</ul>
<ul>
<li>[D1] Swaroop Ghosh, and <b>Anirudh Iyengar</b>, 
Methods and Apparatus to Build Physically Unclonable Functions Using Spintronic Domain Wall Memory (filed May 2014). </li>
</ul>
<br>
<b><big><big>Journal:</big></big></b>
<ul>
<br>
<li>[J6] Swaroop Ghosh, <b>Anirudh Iyengar</b> et. al, 
"Circuits, Systems and Applications of Spintronics" 
<b>JETCAS</b> (2017). </b><a href="http://dl.acm.org/citation.cfm?id=2757144" target="_blank">[link]</a> </li> </li>
<li>[J5] <b>Anirudh Iyengar</b>, Swaroop Ghosh, and Srikant Srinivasan, 
"Retention Testing Methodology for STTRAM" 
<b>D&T</b> (2016). </b><a href="http://ieee-ceda.org/publications/d-t" target="_blank">[link]</a> </li> </li>
</ul>
<ul>
<li>[J4] <b>Anirudh Iyengar</b>, Swaroop Ghosh, Kenneth Ramclam, Jae Won Jang and Cheng Wei Lin, 
"Spintronic PUFs for Security, Trust and Authentication" <b>JETC</b> (Special Issue on Secure and Trustworthy Computing), (accepted), 2015. </li>
</ul>
<ul>
<li>[J3] <b>Anirudh Iyengar</b>, Swaroop Ghosh, and Jae Won Jang, 
"MTJ-Based State Retentive Flip-Flop With Enhanced-Scan Capability to Sustain Sudden Power Failure." 
<b>TCAS-I</b> (2015). </b><a href="http://dl.acm.org/citation.cfm?id=2757144" target="_blank">[link]</a> </li> </li>
</ul>
<ul>
<li>[J2] Seyedhamidreza Motaman, <b>Anirudh Iyengar</b>, and Swaroop Ghosh, 
Domain Wall Memory layout, circuits and synergistic systems, <b>TNANO, 2014. 
Impact Factor: 1.62. </b><a href="http://dl.acm.org/citation.cfm?id=2757144" target="_blank">[link]</a> </li>
</ul>
<ul>
<li>[J1] <b>Anirudh Iyengar</b>, Swaroop Ghosh, Kenneth Ramclam, "Domain Wall Magnets for Embedded Memory and Hardware Security", 
<b>JETCAS, 2014.</b><a href="http://dl.acm.org/citation.cfm?id=2757144" target="_blank">[link]</a> </li>
</ul>
<br>
<b><big><big>Conference:</big></big></b>
<ul>
<br>
<li>[C7] <b>Anirudh Iyengar</b>, Swaroop Ghosh, Nitin Rathi & Helia Naeimi
Side Channel Attacks on STTRAM and Low-Overhead Countermeasures <b>(DFT)</b>, 2016. (accepted)
</li>
<li>[C6] <b>Anirudh Iyengar</b> & Swaroop Ghosh, 
Authentication of Printed Circuit Boards, International Symposium for Testing and Failure Analysis <b>(ISTFA)</b>, 2016. (accepted)
</li>
<li>[C5] <b>Anirudh Iyengar</b>, and Swaroop Ghosh, 
Threshold Voltage-Defined Switches for Programmable Gates, <b>GOMACTech, 2016</b>.
</li>
</ul>
<ul>
<li>[C4] Nitin Rathi, Swaroop Ghosh, <b>Anirudh Iyengar</b> and Helia Naeimi, 
Data Privacy in Non-Volatile Cache: Challenges, Attack Models and Solutions, <b>ASPDAC, 2016</b>.
</li>
</ul>
<ul>
<li>[C3] Seyedhamidreza Motaman, <b>Anirudh Iyengar</b>, and Swaroop Ghosh, 
"Synergistic circuit and system design for energy-efficient and robust domain wall caches." <b>ISLPED, 2014</b>.
<a href="http://journals.plos.org/plosone/article?id=10.1371/journal.pone.0103047" target="_blank"> [link] </a> </li>
</ul>
<ul>
<li>[C2] <b>Anirudh Iyengar</b>, Kenneth Ramclam, and Swaroop Ghosh, 
"DWM-PUF: A Low-overhead, Memory-based Security Primitive". Symposium on Hardware-Oriented Security and Trust <b>HOST 2014</b>.
<a href="http://journals.plos.org/plosone/article?id=10.1371/journal.pone.0103047" target="_blank"> [link] </a> </li>
</ul>
<ul>
<li>[C1] <b>Anirudh Iyengar</b>, and Swaroop Ghosh, 
Modeling and analysis of domain wall dynamics for robust and low-power embedded memory, IEEE Design Automation Conference <b>DAC 2014</b>.
<a href="http://journals.plos.org/plosone/article?id=10.1371/journal.pone.0103047" target="_blank"> [link] </a> </li>
</ul>
<br>
<b><big><big>Posters & Presentations:</big></big></b>
<ul>
<br>
<li>[P8] <b>Anirudh Iyengar</b> 
Overview of Emerging Memory Technologies and its Application to Hardware Security , Intel Corp. <b>(SeCoE)</b>, 2016.
</li> 
<li>[P7] <b>Anirudh Iyengar</b> 
Spintronic memory towards Secure and Energy-Efficient Computing, IEEE Design Automation Conference <b>(SigDA PhD Forum)</b>, 2016.
</li> 
<li>[P6] <b>Anirudh Iyengar</b>, Deepakreddy Vontela, Ithihasa Reddy Nirmala & Swaroop Ghosh, 
A Novel Threshold Voltage Defined Switch for Circuit Camouflaging, IEEE European Test Symposium <b>(ETS)</b>, 2016.
</li>                                                                                      
<li>[P5] <b>Anirudh Iyengar</b>, Fengchao Zhang, Swaroop Ghosh & Swarup Bhunia, 
Split-Manufacturing of Printed Circuit Boards, IEEE Design Automation Conference <b>(DAC)</b>, 2016.
</li>
<li>[P4] <b>Anirudh Iyengar</b> & Swaroop Ghosh, 
Threshold Voltage-Defined Switches for Programmable Gates, Government Microcircuit Applications & Critical Technology Conference <b>(GOMACTech)</b>, 2016.
</li>
</ul>
<ul>
<li>[P3] <b>Anirudh Iyengar</b>, Swaroop Ghosh, Deepakreddy Vontela & Ithihasa Reddy Nirmala
Threshold Defined Logic Engines And Applications, Florida Institute for Cybersecurity Research <b>(FICS)</b>, 2016.
</li>
</ul>
<ul>
<li>[P2] <b>Anirudh Iyengar</b>, Kenneth Ramclam, Jae-Won Jang & Cheng Wei Lin, 
Spintronic PUFs for Security, Trust and Authentication, Cyber Security Awareness Week Conference <b>(CSAW)</b>, 2014.
</li>
</ul>
<ul>
<li>[P1] <b>Anirudh Iyengar</b>, Nitin Rathi & Swaroop Ghosh, 
Static and Dynamic Current Throttling for Improved Oxide Lifetime of STTRAM Arrays, IEEE Design Automation Conference <b>(DAC)</b>, 2015.
</li>
</ul>
</div>


<!-- <div class="archive_post"> <div class="archive_post_image"> <img src="" alt="" title="" border="" class="post_thumb" /></a> </div> <div class="archive_post_text"> <h4></h4> <p></p> </div> </div> --><br><br>
 </div>
<!--end of main_container-->
<script type="text/javascript">
var _gaq = _gaq || [];
_gaq.push(['_setAccount', 'UA-477540-7']);
_gaq.push(['_trackPageview']);
(function() {
var ga = document.createElement('script'); ga.type = 'text/javascript'; ga.async = true;
ga.src = ('https:' == document.location.protocol ? 'https://ssl' : 'http://www') + '.google-analytics.com/ga.js';
var s = document.getElementsByTagName('script')[0]; s.parentNode.insertBefore(ga, s);
})();
</script></div>
</body></html>