{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 14 13:31:54 2019 " "Info: Processing started: Thu Mar 14 13:31:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off S1061534_lab2 -c S1061534_lab2 --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off S1061534_lab2 -c S1061534_lab2 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s1061534_lab2.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file s1061534_lab2.v" { { "Info" "ISGN_ENTITY_NAME" "1 S1061534_lab2 " "Info: Found entity 1: S1061534_lab2" {  } { { "S1061534_lab2.v" "" { Text "d:/quartus/S1061534_lab2/S1061534_lab2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 full_adder " "Info: Found entity 2: full_adder" {  } { { "S1061534_lab2.v" "" { Text "d:/quartus/S1061534_lab2/S1061534_lab2.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 four_bit_adder " "Info: Found entity 3: four_bit_adder" {  } { { "S1061534_lab2.v" "" { Text "d:/quartus/S1061534_lab2/S1061534_lab2.v" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "S1061534_lab2.v(22) " "Critical Warning (10846): Verilog HDL Instantiation warning at S1061534_lab2.v(22): instance has no name" {  } { { "S1061534_lab2.v" "" { Text "d:/quartus/S1061534_lab2/S1061534_lab2.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "S1061534_lab2.v(23) " "Critical Warning (10846): Verilog HDL Instantiation warning at S1061534_lab2.v(23): instance has no name" {  } { { "S1061534_lab2.v" "" { Text "d:/quartus/S1061534_lab2/S1061534_lab2.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "S1061534_lab2.v(24) " "Critical Warning (10846): Verilog HDL Instantiation warning at S1061534_lab2.v(24): instance has no name" {  } { { "S1061534_lab2.v" "" { Text "d:/quartus/S1061534_lab2/S1061534_lab2.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "S1061534_lab2.v(25) " "Critical Warning (10846): Verilog HDL Instantiation warning at S1061534_lab2.v(25): instance has no name" {  } { { "S1061534_lab2.v" "" { Text "d:/quartus/S1061534_lab2/S1061534_lab2.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "S1061534_lab2.v(6) " "Critical Warning (10846): Verilog HDL Instantiation warning at S1061534_lab2.v(6): instance has no name" {  } { { "S1061534_lab2.v" "" { Text "d:/quartus/S1061534_lab2/S1061534_lab2.v" 6 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "S1061534_lab2 " "Info: Elaborating entity \"S1061534_lab2\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_adder four_bit_adder:comb_3 " "Info: Elaborating entity \"four_bit_adder\" for hierarchy \"four_bit_adder:comb_3\"" {  } { { "S1061534_lab2.v" "comb_3" { Text "d:/quartus/S1061534_lab2/S1061534_lab2.v" 6 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder four_bit_adder:comb_3\|full_adder:comb_3 " "Info: Elaborating entity \"full_adder\" for hierarchy \"four_bit_adder:comb_3\|full_adder:comb_3\"" {  } { { "S1061534_lab2.v" "comb_3" { Text "d:/quartus/S1061534_lab2/S1061534_lab2.v" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 5 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "205 " "Info: Peak virtual memory: 205 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 14 13:31:54 2019 " "Info: Processing ended: Thu Mar 14 13:31:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
