// Seed: 1374544397
module module_0 (
    input id_0,
    input id_1,
    output id_2,
    output logic id_3
    , id_7,
    input id_4,
    input id_5,
    output logic id_6
);
  assign id_2[1-1] = id_5[1+:1'b0];
endmodule
module module_1 (
    input id_0,
    output id_1,
    input logic id_2,
    output id_3,
    input id_4,
    output id_5,
    output id_6,
    input logic id_7
);
  logic id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15;
endmodule
