
---------- Begin Simulation Statistics ----------
final_tick                                27999131000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 232218                       # Simulator instruction rate (inst/s)
host_mem_usage                                4445668                       # Number of bytes of host memory used
host_op_rate                                   366592                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    63.76                       # Real time elapsed on the host
host_tick_rate                              439103229                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14807217                       # Number of instructions simulated
sim_ops                                      23375469                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.027999                       # Number of seconds simulated
sim_ticks                                 27999131000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               40                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               84                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              25                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     84                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    4807217                       # Number of instructions committed
system.cpu0.committedOps                      7012008                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             11.648783                       # CPI: cycles per instruction
system.cpu0.discardedOps                       945192                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                     910762                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                       173501                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    3447365                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                        13444                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       46312193                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.085846                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    1123493                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          251                       # TLB misses on write requests
system.cpu0.numCycles                        55998230                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               1997      0.03%      0.03% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                2482739     35.41%     35.44% # Class of committed instruction
system.cpu0.op_class_0::IntMult                    36      0.00%     35.44% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1447      0.02%     35.46% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd               514248      7.33%     42.79% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     42.79% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  112      0.00%     42.79% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     42.79% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     42.79% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     42.79% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     42.79% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     42.79% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  1140      0.02%     42.81% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     42.81% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1367      0.02%     42.83% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                    12      0.00%     42.83% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1866      0.03%     42.85% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                 1287      0.02%     42.87% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     42.87% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     42.87% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 426      0.01%     42.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     42.88% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     42.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     42.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     42.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     42.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     42.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                2      0.00%     42.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     42.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     42.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     42.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     42.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     42.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     42.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     42.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     42.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     42.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     42.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     42.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     42.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     42.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     42.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     42.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     42.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     42.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     42.88% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     42.88% # Class of committed instruction
system.cpu0.op_class_0::MemRead                 42409      0.60%     43.48% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               189739      2.71%     46.19% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead           516330      7.36%     53.55% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite         3256851     46.45%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                 7012008                       # Class of committed instruction
system.cpu0.tickCycles                        9686037                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   40                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               37                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               81                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     81                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     16363461                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              5.599826                       # CPI: cycles per instruction
system.cpu1.discardedOps                      5149654                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1469157                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2720                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                     672209                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                           86                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 9                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       23278718                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.178577                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    4764228                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          265                       # TLB misses on write requests
system.cpu1.numCycles                        55998262                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              12560      0.08%      0.08% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               14085339     86.08%     86.15% # Class of committed instruction
system.cpu1.op_class_0::IntMult                  6224      0.04%     86.19% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1592      0.01%     86.20% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd               139604      0.85%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  144      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                  1170      0.01%     87.06% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1323      0.01%     87.07% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     6      0.00%     87.07% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1838      0.01%     87.08% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                17658      0.11%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 408      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd            28658      0.18%     87.37% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     87.37% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     87.37% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt            34832      0.21%     87.58% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv               22      0.00%     87.58% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     87.58% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult           49128      0.30%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::MemRead               1263997      7.72%     95.61% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               592755      3.62%     99.23% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            80716      0.49%     99.72% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           45487      0.28%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                16363461                       # Class of committed instruction
system.cpu1.tickCycles                       32719544                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   37                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       549666                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1100375                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       802182                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         5064                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1604429                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           5064                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             115834                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       478217                       # Transaction distribution
system.membus.trans_dist::CleanEvict            71449                       # Transaction distribution
system.membus.trans_dist::ReadExReq            434875                       # Transaction distribution
system.membus.trans_dist::ReadExResp           434874                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        115834                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1651083                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1651083                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1651083                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     65851200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     65851200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                65851200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            550709                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  550709    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              550709                       # Request fanout histogram
system.membus.reqLayer4.occupancy          3216794000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              11.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2887935500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  27999131000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      1112339                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1112339                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1112339                       # number of overall hits
system.cpu0.icache.overall_hits::total        1112339                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        11087                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         11087                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        11087                       # number of overall misses
system.cpu0.icache.overall_misses::total        11087                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    304512000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    304512000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    304512000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    304512000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      1123426                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1123426                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      1123426                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1123426                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.009869                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.009869                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.009869                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.009869                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 27465.680527                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 27465.680527                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 27465.680527                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 27465.680527                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        11071                       # number of writebacks
system.cpu0.icache.writebacks::total            11071                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        11087                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        11087                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        11087                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        11087                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    293425000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    293425000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    293425000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    293425000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.009869                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.009869                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.009869                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.009869                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 26465.680527                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 26465.680527                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 26465.680527                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 26465.680527                       # average overall mshr miss latency
system.cpu0.icache.replacements                 11071                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1112339                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1112339                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        11087                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        11087                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    304512000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    304512000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      1123426                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1123426                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.009869                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.009869                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 27465.680527                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 27465.680527                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        11087                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        11087                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    293425000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    293425000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.009869                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.009869                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 26465.680527                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 26465.680527                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  27999131000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999481                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1123426                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            11087                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           101.328222                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999481                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999968                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999968                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          8998495                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         8998495                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  27999131000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  27999131000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  27999131000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  27999131000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  27999131000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  27999131000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      3478972                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3478972                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      3478972                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3478972                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       697734                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        697734                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       697734                       # number of overall misses
system.cpu0.dcache.overall_misses::total       697734                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  47705245000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  47705245000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  47705245000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  47705245000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      4176706                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      4176706                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      4176706                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      4176706                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.167054                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.167054                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.167054                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.167054                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 68371.678892                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 68371.678892                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 68371.678892                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 68371.678892                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       432031                       # number of writebacks
system.cpu0.dcache.writebacks::total           432031                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       258275                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       258275                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       258275                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       258275                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       439459                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       439459                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       439459                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       439459                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  37743518500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  37743518500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  37743518500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  37743518500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.105217                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.105217                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.105217                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.105217                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 85886.325004                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 85886.325004                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 85886.325004                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 85886.325004                       # average overall mshr miss latency
system.cpu0.dcache.replacements                439442                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       727452                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         727452                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data         9370                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         9370                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    355128000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    355128000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       736822                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       736822                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.012717                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012717                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 37900.533618                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 37900.533618                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          332                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          332                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data         9038                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9038                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    331510500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    331510500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.012266                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.012266                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 36679.630449                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 36679.630449                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2751520                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2751520                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       688364                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       688364                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  47350117000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  47350117000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      3439884                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3439884                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.200113                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.200113                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 68786.451645                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 68786.451645                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       257943                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       257943                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       430421                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       430421                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  37412008000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  37412008000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.125127                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.125127                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 86919.569445                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 86919.569445                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  27999131000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999512                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            3918430                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           439458                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.916506                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999512                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999970                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999970                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         33853106                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        33853106                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  27999131000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  27999131000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  27999131000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4692833                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4692833                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4692833                       # number of overall hits
system.cpu1.icache.overall_hits::total        4692833                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        71331                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         71331                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        71331                       # number of overall misses
system.cpu1.icache.overall_misses::total        71331                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1644272500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1644272500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1644272500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1644272500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      4764164                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4764164                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      4764164                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4764164                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.014972                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.014972                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.014972                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.014972                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 23051.303080                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 23051.303080                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 23051.303080                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 23051.303080                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        71315                       # number of writebacks
system.cpu1.icache.writebacks::total            71315                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        71331                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        71331                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        71331                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        71331                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1572941500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1572941500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1572941500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1572941500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.014972                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.014972                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.014972                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.014972                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 22051.303080                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 22051.303080                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 22051.303080                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 22051.303080                       # average overall mshr miss latency
system.cpu1.icache.replacements                 71315                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4692833                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4692833                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        71331                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        71331                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1644272500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1644272500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      4764164                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4764164                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.014972                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.014972                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 23051.303080                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 23051.303080                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        71331                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        71331                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1572941500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1572941500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.014972                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.014972                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 22051.303080                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 22051.303080                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  27999131000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999469                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4764164                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            71331                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            66.789530                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999469                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999967                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999967                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         38184643                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        38184643                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  27999131000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  27999131000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  27999131000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  27999131000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  27999131000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  27999131000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1810451                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1810451                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1810508                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1810508                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       290375                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        290375                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       290432                       # number of overall misses
system.cpu1.dcache.overall_misses::total       290432                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  12467415500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  12467415500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  12467415500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  12467415500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      2100826                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2100826                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      2100940                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2100940                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.138219                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.138219                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.138239                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.138239                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 42935.567800                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 42935.567800                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 42927.141293                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 42927.141293                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       209602                       # number of writebacks
system.cpu1.dcache.writebacks::total           209602                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        10062                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        10062                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        10062                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        10062                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       280313                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       280313                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       280370                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       280370                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  11662942000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  11662942000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  11663908500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  11663908500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.133430                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.133430                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.133450                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.133450                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 41606.853767                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 41606.853767                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 41601.842209                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 41601.842209                       # average overall mshr miss latency
system.cpu1.dcache.replacements                280354                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1192723                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1192723                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       269891                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       269891                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  11406929000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  11406929000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1462614                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1462614                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.184526                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.184526                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 42264.947701                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 42264.947701                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data         1464                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1464                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       268427                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       268427                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  11075588500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  11075588500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.183526                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.183526                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 41261.082156                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 41261.082156                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       617728                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        617728                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        20484                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        20484                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   1060486500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1060486500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       638212                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       638212                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.032096                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.032096                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 51771.455770                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 51771.455770                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data         8598                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         8598                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        11886                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        11886                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data    587353500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    587353500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.018624                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.018624                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 49415.572943                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 49415.572943                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data           57                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total           57                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data           57                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           57                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data           57                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           57                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data       966500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total       966500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 16956.140351                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 16956.140351                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  27999131000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999497                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            2090878                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           280370                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             7.457567                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999497                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999969                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999969                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         17087890                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        17087890                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  27999131000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  27999131000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  27999131000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                8879                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data                7328                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               62810                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              172521                       # number of demand (read+write) hits
system.l2.demand_hits::total                   251538                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               8879                       # number of overall hits
system.l2.overall_hits::.cpu0.data               7328                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              62810                       # number of overall hits
system.l2.overall_hits::.cpu1.data             172521                       # number of overall hits
system.l2.overall_hits::total                  251538                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              2208                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            432131                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              8521                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            107849                       # number of demand (read+write) misses
system.l2.demand_misses::total                 550709                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             2208                       # number of overall misses
system.l2.overall_misses::.cpu0.data           432131                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             8521                       # number of overall misses
system.l2.overall_misses::.cpu1.data           107849                       # number of overall misses
system.l2.overall_misses::total                550709                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    178160000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  37001008500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    753155500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   9418977500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      47351301500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    178160000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  37001008500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    753155500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   9418977500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     47351301500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           11087                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          439459                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           71331                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          280370                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               802247                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          11087                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         439459                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          71331                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         280370                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              802247                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.199152                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.983325                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.119457                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.384667                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.686458                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.199152                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.983325                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.119457                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.384667                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.686458                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80688.405797                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 85624.517797                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88388.158667                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 87334.861705                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85982.436278                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80688.405797                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 85624.517797                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88388.158667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 87334.861705                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85982.436278                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              478217                       # number of writebacks
system.l2.writebacks::total                    478217                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         2208                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       432131                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         8521                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       107849                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            550709                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         2208                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       432131                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         8521                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       107849                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           550709                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    156080000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  32679708500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    667945500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   8340487500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  41844221500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    156080000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  32679708500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    667945500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   8340487500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  41844221500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.199152                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.983325                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.119457                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.384667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.686458                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.199152                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.983325                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.119457                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.384667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.686458                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70688.405797                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 75624.540938                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78388.158667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 77334.861705                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75982.454436                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70688.405797                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 75624.540938                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78388.158667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 77334.861705                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75982.454436                       # average overall mshr miss latency
system.l2.replacements                         554706                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       641633                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           641633                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       641633                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       641633                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        82386                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            82386                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        82386                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        82386                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           24                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            24                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             1376                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             6056                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  7432                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         429045                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           5830                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              434875                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  36747265000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    503851000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   37251116000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       430421                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        11886                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            442307                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.996803                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.490493                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.983197                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 85648.976215                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 86423.842196                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85659.364185                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       429045                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         5830                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         434875                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  32456825000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    445551000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  32902376000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.996803                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.490493                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.983197                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 75648.999522                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 76423.842196                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75659.387180                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          8879                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         62810                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              71689                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         2208                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         8521                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            10729                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    178160000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    753155500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    931315500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        11087                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        71331                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          82418                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.199152                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.119457                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.130178                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80688.405797                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88388.158667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86803.569764                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         2208                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         8521                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        10729                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    156080000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    667945500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    824025500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.199152                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.119457                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.130178                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70688.405797                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78388.158667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76803.569764                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data         5952                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       166465                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            172417                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         3086                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       102019                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          105105                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    253743500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   8915126500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   9168870000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data         9038                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       268484                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        277522                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.341447                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.379982                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.378727                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 82224.076474                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 87386.923024                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87235.336092                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         3086                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       102019                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       105105                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    222883500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   7894936500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   8117820000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.341447                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.379982                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.378727                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 72224.076474                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 77386.923024                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77235.336092                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  27999131000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.155543                       # Cycle average of tags in use
system.l2.tags.total_refs                     1604404                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    555730                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.887021                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       9.839108                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.365680                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      380.378783                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       97.585606                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      531.986366                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.009609                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.003287                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.371464                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.095298                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.519518                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999175                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          194                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          383                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          414                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13391162                       # Number of tag accesses
system.l2.tags.data_accesses                 13391162                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  27999131000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        141312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      27656320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        545344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       6902336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           35245312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       141312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       545344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        686656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     30605888                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        30605888                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           2208                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         432130                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           8521                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         107849                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              550708                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       478217                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             478217                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          5047014                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        987756370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         19477176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        246519651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1258800211                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      5047014                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     19477176                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         24524190                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1093101354                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1093101354                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1093101354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         5047014                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       987756370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        19477176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       246519651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2351901564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    478217.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      2208.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    432068.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      8521.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    107781.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000296623750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        29759                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        29759                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1500212                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             449330                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      550709                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     478217                       # Number of write requests accepted
system.mem_ctrls.readBursts                    550709                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   478217                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    131                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             27989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             39651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             27949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             28008                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             44585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             44662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             28400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             27742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             49421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            29270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            27601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            27936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            45172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            46369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            27515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             27369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             27448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             32368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             26907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             27234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             34622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             34609                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             27719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             27106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             35415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            26819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            26765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            27073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            34746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            35118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            26876                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.78                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.29                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8801865000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2752890000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             19125202500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15986.59                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34736.59                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   490988                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  440365                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.08                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                550709                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               478217                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  309633                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  207845                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   32827                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     265                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  15898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  28208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  30183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  30566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  30263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  30367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  30484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  30461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  32348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  33049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  30628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  32244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  32583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  30086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  30062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  29921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        97412                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    675.878947                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   459.837164                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   407.760894                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        15283     15.69%     15.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        11233     11.53%     27.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4838      4.97%     32.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3851      3.95%     36.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3347      3.44%     39.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3018      3.10%     42.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2760      2.83%     45.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2683      2.75%     48.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        50399     51.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        97412                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        29759                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.501025                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.001082                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.633490                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          29700     99.80%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           33      0.11%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           14      0.05%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            5      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         29759                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        29759                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.068887                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.063221                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.454931                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            28931     97.22%     97.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              229      0.77%     97.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              209      0.70%     98.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              199      0.67%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              154      0.52%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               32      0.11%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                5      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         29759                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               35236992                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                30604416                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                35245376                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             30605888                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1258.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1093.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1258.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1093.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.83                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.54                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   27999113500                       # Total gap between requests
system.mem_ctrls.avgGap                      27211.98                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       141312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     27652352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       545344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      6897984                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     30604416                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 5047013.780534831807                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 987614651.326142907143                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 19477175.916638270020                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 246364217.518036544323                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1093048780.692515134811                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         2208                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       432131                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         8521                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       107849                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       478217                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     65521750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  14864868250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    316813500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   3877999000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 701376983250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29674.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     34398.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37180.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     35957.67                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1466650.04                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            361848060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            192307830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2006525640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1252371960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2209630800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      11269453470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1261600320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        18553738080                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        662.654069                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3113431250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    934700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  23950999750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            333723600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            177370710                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1924601280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1243800720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2209630800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      10799626410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1657244160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        18345997680                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        655.234539                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4145124000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    934700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  22919307000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  27999131000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            359940                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1119850                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        82386                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          154652                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           442307                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          442306                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         82418                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       277522                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        33245                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1318359                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       213977                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       841094                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2406675                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1418112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     55775296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      9129344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     31358208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               97680960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          554706                       # Total snoops (count)
system.tol2bus.snoopTraffic                  30605888                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1356953                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003732                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.060975                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1351889     99.63%     99.63% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5064      0.37%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1356953                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1526233500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         420576457                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         107013965                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         660104162                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          16645470                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  27999131000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
