m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/APPs/ModelSim/examples
vmicro_uart
Z0 VDg1SIo80bB@j0V0VzS_@n1
r1
!s85 0
31
!i10b 1
!s100 Z85OJ8SE7KL[JQ5lng7AP3
IlCeK>aE_HE_CcQKHbYz4^1
Z1 dD:/Project/model_pro
w1441280553
8D:/Project/verilog_pro/github_project/code/micro_uart/hdl/micro_uart.v
FD:/Project/verilog_pro/github_project/code/micro_uart/hdl/micro_uart.v
L0 67
Z2 OL;L;10.4;61
!s108 1578879430.059000
!s107 D:/Project/verilog_pro/github_project/code/micro_uart/hdl/micro_uart.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/verilog_pro/github_project/code/micro_uart/hdl/micro_uart.v|
!i113 0
Z3 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
vmicro_uart_apb
R0
r1
!s85 0
31
!i10b 1
!s100 B3a`_9Sa>XlS`EfjFk8ca2
IJ3@VGSzef^CV;Yg>FLUJ43
R1
w1441292191
8D:/Project/verilog_pro/github_project/code/micro_uart/hdl/micro_uart_apb.v
FD:/Project/verilog_pro/github_project/code/micro_uart/hdl/micro_uart_apb.v
L0 17
R2
!s108 1578879429.963000
!s107 D:/Project/verilog_pro/github_project/code/micro_uart/hdl/micro_uart_apb.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/verilog_pro/github_project/code/micro_uart/hdl/micro_uart_apb.v|
!i113 0
R3
vmicro_uart_apb_testbench
R0
r1
!s85 0
31
!i10b 1
!s100 J:gRYS]S<hzgRcc06?B]C1
IO7W1XkMSA4j9`QDYBSlSX3
R1
w1441293532
8D:/Project/verilog_pro/github_project/code/micro_uart/tb/micro_uart_testbench.v
FD:/Project/verilog_pro/github_project/code/micro_uart/tb/micro_uart_testbench.v
L0 20
R2
!s108 1578879430.128000
!s107 D:/Project/verilog_pro/github_project/code/micro_uart/tb/micro_uart_testbench.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/verilog_pro/github_project/code/micro_uart/tb/micro_uart_testbench.v|
!i113 0
R3
vsdram_init
R0
r1
!s85 0
31
!i10b 1
!s100 mP5DGL?gnHONaimi_JHO71
IJ[BUQGHYchDVNVb:le^211
R1
w1532874535
8D:/Project/verilog_pro/project_module/sdram_init/design/sdram_init.v
FD:/Project/verilog_pro/project_module/sdram_init/design/sdram_init.v
L0 1
R2
!s108 1578816344.858000
!s107 D:/Project/verilog_pro/project_module/sdram_init/design/sdram_init.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/verilog_pro/project_module/sdram_init/design/sdram_init.v|
!i113 0
R3
vsdram_model_plus
R0
r1
!s85 0
31
!i10b 1
!s100 Q=9=k^KQZzYX]MAPNSL3D2
IgQGoMEh341zM?nkSNGAET3
R1
w1532919160
8D:/Project/verilog_pro/project_module/sdram_init/sim/sdram_model_plus.v
FD:/Project/verilog_pro/project_module/sdram_init/sim/sdram_model_plus.v
L0 56
R2
!s108 1578816344.991000
!s107 D:/Project/verilog_pro/project_module/sdram_init/sim/sdram_model_plus.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/verilog_pro/project_module/sdram_init/sim/sdram_model_plus.v|
!i113 0
R3
vtb_sdram_init
R0
r1
!s85 0
31
!i10b 1
!s100 KY`64<]l6nBE_UCC18P5f2
IUX8REOj=gOMKW@8e2A@[F3
R1
w1574823229
8D:/Project/verilog_pro/project_module/sdram_init/sim/tb_sdram_init.v
FD:/Project/verilog_pro/project_module/sdram_init/sim/tb_sdram_init.v
L0 2
R2
!s108 1578816344.927000
!s107 D:/Project/verilog_pro/project_module/sdram_init/sim/tb_sdram_init.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/verilog_pro/project_module/sdram_init/sim/tb_sdram_init.v|
!i113 0
R3
vtop
R0
r1
!s85 0
31
!i10b 1
!s100 @ARZ0WNdmPzSglc4z^RN60
IUzf<KQG_lZXUhLNH2lDEj2
R1
w1574822970
8D:/Project/verilog_pro/project_module/sdram_init/design/top.v
FD:/Project/verilog_pro/project_module/sdram_init/design/top.v
L0 1
R2
!s108 1578816344.773000
!s107 D:/Project/verilog_pro/project_module/sdram_init/design/top.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/verilog_pro/project_module/sdram_init/design/top.v|
!i113 0
R3
vuart_rx
R0
r1
!s85 0
31
!i10b 1
!s100 fcP:fGW;@9`CK2687oP4L1
IifMXm[kiik[@OdNTJ9Jk?2
R1
w1580707666
8D:/Project/verilog_pro/project_module/sdram_controller/src/uart_rx.v
FD:/Project/verilog_pro/project_module/sdram_controller/src/uart_rx.v
L0 5
R2
!s108 1580712148.869000
!s107 D:/Project/verilog_pro/project_module/sdram_controller/src/uart_rx.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/verilog_pro/project_module/sdram_controller/src/uart_rx.v|
!i113 0
R3
vuart_rx_tb
R0
r1
!s85 0
31
!i10b 1
!s100 bL_J@mNCmFnf8:46@LZSG1
I<@;m9?;aL;I0E9?@V23JF1
R1
w1580707543
8D:/Project/verilog_pro/project_module/sdram_controller/src/uart_rx_tb.v
FD:/Project/verilog_pro/project_module/sdram_controller/src/uart_rx_tb.v
L0 1
R2
!s108 1580707560.940000
!s107 D:/Project/verilog_pro/project_module/sdram_controller/src/uart_rx_tb.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/verilog_pro/project_module/sdram_controller/src/uart_rx_tb.v|
!i113 0
R3
vuart_tb
R0
r1
!s85 0
31
!i10b 1
!s100 eD0HUPU<:OFN`e6WfocI@3
IPZ9UgeHeBoDFE<DRQ:@We1
R1
w1580712144
8D:/Project/verilog_pro/project_module/sdram_controller/src/uart_tb.v
FD:/Project/verilog_pro/project_module/sdram_controller/src/uart_tb.v
L0 1
R2
!s108 1580712148.659000
!s107 D:/Project/verilog_pro/project_module/sdram_controller/src/uart_tb.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/verilog_pro/project_module/sdram_controller/src/uart_tb.v|
!i113 0
R3
vuart_top
R0
r1
!s85 0
31
!i10b 1
!s100 Q8_ncCjE5R4UU;kV`4kzi1
IRYkeBO@b9n4ScJedhHZC^3
R1
w1580711995
8D:/Project/verilog_pro/project_module/sdram_controller/src/uart_top.v
FD:/Project/verilog_pro/project_module/sdram_controller/src/uart_top.v
L0 1
R2
!s108 1580712148.731000
!s107 D:/Project/verilog_pro/project_module/sdram_controller/src/uart_top.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/verilog_pro/project_module/sdram_controller/src/uart_top.v|
!i113 0
R3
vuart_tx
R0
r1
!s85 0
31
!i10b 1
!s100 93P]MB1liR7e6TGUN9SdJ2
I6EDUTLO<AEe6Sb<N?4RZ:0
R1
w1580711468
8D:/Project/verilog_pro/project_module/sdram_controller/src/uart_tx.v
FD:/Project/verilog_pro/project_module/sdram_controller/src/uart_tx.v
L0 5
R2
!s108 1580712148.799000
!s107 D:/Project/verilog_pro/project_module/sdram_controller/src/uart_tx.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/verilog_pro/project_module/sdram_controller/src/uart_tx.v|
!i113 0
R3
vuart_tx_tb
R0
r1
!s85 0
31
!i10b 1
!s100 2bRD^:37GZn]F8Vf@:lKj0
IXQ@k7YGH<ESKE;IXO2FCM1
R1
w1580709994
8D:/Project/verilog_pro/project_module/sdram_controller/src/uart_tx_tb.v
FD:/Project/verilog_pro/project_module/sdram_controller/src/uart_tx_tb.v
L0 1
R2
!s108 1580710482.452000
!s107 D:/Project/verilog_pro/project_module/sdram_controller/src/uart_tx_tb.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/verilog_pro/project_module/sdram_controller/src/uart_tx_tb.v|
!i113 0
R3
