** Warning: (vlib-34) Library already exists at "work".
Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
vmap work work 
Modifying modelsim.ini
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
Start time: 21:32:19 on Nov 26,2024
vlog -F comp_files.FILES 
-- Compiling module mult_complex
-- Compiling module tb_mult_complex
-- Compiling module mult_fixed_complex
-- Compiling module tb_mult_fixed_complex
-- Compiling module adder3_complex
-- Compiling module tb_adder3_complex
-- Compiling module conv_complex
-- Compiling module tb_conv_complex

Top level modules:
	tb_mult_complex
	tb_mult_fixed_complex
	tb_adder3_complex
	tb_conv_complex
End time: 21:32:19 on Nov 26,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Reading pref.tcl

# 2020.1

# vsim -c tb_conv_complex -do "run -all; quit" 
# Start time: 21:32:20 on Nov 26,2024
# Loading work.tb_conv_complex
# Loading work.conv_complex
# Loading work.mult_fixed_complex
# Loading work.adder3_complex
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'uut'.  Expected 9, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /tb_conv_complex/uut File: ./conv_complex_tb.v Line: 27
# ** Warning: (vsim-3722) ./conv_complex_tb.v(27): [TFMPC] - Missing connection for port 'counter'.
# run -all
# //////////////////////////////////////////////////////
# Convolution Output: d7385efbb2b916641664
# Convolution Output: 11010111001110000101111011111011101100101011100100010110011001000001011001100100
# Overflow: 0
# ** Note: $stop    : ./conv_complex_tb.v(97)
#    Time: 85 ns  Iteration: 0  Instance: /tb_conv_complex
# Break in Module tb_conv_complex at ./conv_complex_tb.v line 97
# Stopped at ./conv_complex_tb.v line 97
#  quit
# End time: 21:32:20 on Nov 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
