#!/usr/bin/env python3
"""
FPGAå®Ÿæ©Ÿã§ã®REG_TEST_0ã€œ3ãƒ¬ã‚¸ã‚¹ã‚¿å®Œå…¨æ¤œè¨¼ã‚¹ã‚¯ãƒªãƒ—ãƒˆ
UVMãƒ†ã‚¹ãƒˆã§å®Ÿè¡Œã—ãŸ13ãƒ‘ã‚¿ãƒ¼ãƒ³ã®æ¤œè¨¼ã‚’FPGAå®Ÿæ©Ÿã§å®Ÿè¡Œ
Based on successful UVM verification results (76/76 transactions passed)
"""

import serial
import time
import struct
from typing import Optional, Union
import random

# ãƒ—ãƒ­ãƒˆã‚³ãƒ«å®šæ•° (UVMãƒ†ã‚¹ãƒˆçµæœãƒ™ãƒ¼ã‚¹)
PROTOCOL_SOF_REQUEST = 0xA5       # Hostâ†’Device SOF
PROTOCOL_SOF_RESPONSE = 0x5A      # Deviceâ†’Host SOF (UVMå®Ÿæ¸¬å€¤)
PROTOCOL_STATUS_OK = 0x00         # Success status (UVMå®Ÿæ¸¬å€¤)
PROTOCOL_CMD_READ = 0xA0          # Read command
PROTOCOL_CMD_WRITE = 0x20         # Write command

# REG_TEST ãƒ¬ã‚¸ã‚¹ã‚¿ã‚¢ãƒ‰ãƒ¬ã‚¹ (BASE_ADDR=0x1000)
REG_TEST_0 = 0x00001020  # Test register 0 (pure read/write test)
REG_TEST_1 = 0x00001024  # Test register 1 (pattern test)
REG_TEST_2 = 0x00001028  # Test register 2 (increment test)
REG_TEST_3 = 0x0000102C  # Test register 3 (mirror test)

# UVMãƒ†ã‚¹ãƒˆã§è¨­å®šã•ã‚ŒãŸåˆæœŸå€¤
INITIAL_VALUES = {
    REG_TEST_0: 0xDEADBEEF,
    REG_TEST_1: 0x12345678,
    REG_TEST_2: 0xABCDEF00,
    REG_TEST_3: 0x00000000
}

class FPGARegisterTester:
    def __init__(self, port: str = "COM3", baudrate: int = 115200):
        self.port = port
        self.baudrate = baudrate
        self.serial = None
        self.test_count = 0
        self.pass_count = 0
        self.fail_count = 0
        
    def connect(self) -> bool:
        """UARTæ¥ç¶š"""
        try:
            self.serial = serial.Serial(self.port, self.baudrate, timeout=2.0)
            time.sleep(0.1)
            print(f"âœ… Connected to {self.port} at {self.baudrate} baud")
            return True
        except Exception as e:
            print(f"âŒ Failed to connect: {e}")
            return False
    
    def disconnect(self):
        """UARTåˆ‡æ–­"""
        if self.serial and self.serial.is_open:
            self.serial.close()
            print("ğŸ”Œ Disconnected from UART")
    
    def crc8_calculate(self, data: bytes) -> int:
        """CRC8è¨ˆç®— (polynomial 0x07)"""
        crc = 0x00
        for byte in data:
            crc ^= byte
            for _ in range(8):
                if crc & 0x80:
                    crc = (crc << 1) ^ 0x07
                else:
                    crc = crc << 1
                crc &= 0xFF
        return crc
    
    def send_command(self, cmd: int, addr: int, data: bytes = b"") -> Optional[bytes]:
        """UARTã‚³ãƒãƒ³ãƒ‰é€ä¿¡"""
        if not self.serial or not self.serial.is_open:
            return None
        
        # UVMãƒ†ã‚¹ãƒˆå½¢å¼ã®ãƒ•ãƒ¬ãƒ¼ãƒ æ§‹ç¯‰
        frame = bytearray()
        frame.append(PROTOCOL_SOF_REQUEST)  # SOF
        frame.append(cmd)                   # Command
        frame.extend(struct.pack('<I', addr))  # Address (little-endian)
        
        if cmd == PROTOCOL_CMD_WRITE:
            frame.extend(data)  # Write data
        
        # CRCè¨ˆç®—ãƒ»è¿½åŠ  (SOFé™¤ã)
        crc = self.crc8_calculate(frame[1:])
        frame.append(crc)
        
        print(f"ğŸ“¤ TX: {' '.join(f'{b:02X}' for b in frame)}")
        
        # é€ä¿¡
        self.serial.reset_input_buffer()
        self.serial.write(frame)
        self.serial.flush()
        time.sleep(0.05)  # å¿œç­”å¾…æ©Ÿ
        
        # å¿œç­”å—ä¿¡
        response = self.serial.read(100)
        if response:
            print(f"ğŸ“¥ RX: {' '.join(f'{b:02X}' for b in response)}")
            return response
        else:
            print("âŒ No response received")
            return None
    
    def read_register(self, addr: int) -> Optional[int]:
        """32bitãƒ¬ã‚¸ã‚¹ã‚¿èª­ã¿å‡ºã—"""
        response = self.send_command(PROTOCOL_CMD_READ, addr)
        
        if not response or len(response) < 8:
            print(f"âŒ Invalid response length: {len(response) if response else 0}")
            return None
        
        # å¿œç­”è§£æ (8ãƒã‚¤ãƒˆæœŸå¾…: SOF[1] + STATUS[1] + CMD[1] + DATA[4] + CRC[1])
        if len(response) == 8:
            sof, status, cmd = response[0], response[1], response[2]
            data_bytes = response[3:7]
            crc = response[7]
            
            # ãƒ‡ãƒ¼ã‚¿å€¤æŠ½å‡º (little-endian)
            data_value = struct.unpack('<I', data_bytes)[0]
            
            # å¿œç­”æ¤œè¨¼
            if status == PROTOCOL_STATUS_OK and sof == PROTOCOL_SOF_RESPONSE:
                return data_value
            else:
                print(f"âŒ Error - SOF: 0x{sof:02X}, STATUS: 0x{status:02X}")
                return None
        
        print(f"âŒ Unexpected response format")
        return None
    
    def write_register(self, addr: int, value: int) -> bool:
        """32bitãƒ¬ã‚¸ã‚¹ã‚¿æ›¸ãè¾¼ã¿"""
        data = struct.pack('<I', value)
        response = self.send_command(PROTOCOL_CMD_WRITE, addr, data)
        
        if not response or len(response) < 4:
            return False
        
        # æ›¸ãè¾¼ã¿å¿œç­”è§£æ (4ãƒã‚¤ãƒˆæœŸå¾…: SOF[1] + STATUS[1] + CMD[1] + CRC[1])
        if len(response) >= 4:
            sof, status = response[0], response[1]
            if status == PROTOCOL_STATUS_OK and sof == PROTOCOL_SOF_RESPONSE:
                return True
            else:
                print(f"âŒ Write Error - SOF: 0x{sof:02X}, STATUS: 0x{status:02X}")
        
        return False
    
    def test_register_operation(self, test_name: str, addr: int, write_value: int, expected_read: Optional[int] = None) -> bool:
        """å€‹åˆ¥ãƒ¬ã‚¸ã‚¹ã‚¿ãƒ†ã‚¹ãƒˆå®Ÿè¡Œ"""
        if expected_read is None:
            expected_read = write_value
            
        self.test_count += 1
        print(f"\nğŸ§ª Test {self.test_count}: {test_name}")
        print(f"   Address: 0x{addr:08X}, Write: 0x{write_value:08X}, Expected: 0x{expected_read:08X}")
        
        # æ›¸ãè¾¼ã¿
        if not self.write_register(addr, write_value):
            print(f"âŒ Write failed")
            self.fail_count += 1
            return False
        
        time.sleep(0.01)  # å®‰å®šåŒ–å¾…æ©Ÿ
        
        # èª­ã¿å‡ºã—
        read_value = self.read_register(addr)
        if read_value is None:
            print(f"âŒ Read failed")
            self.fail_count += 1
            return False
        
        # æ¤œè¨¼
        if read_value == expected_read:
            print(f"âœ… PASS - Read: 0x{read_value:08X}")
            self.pass_count += 1
            return True
        else:
            print(f"âŒ FAIL - Expected: 0x{expected_read:08X}, Got: 0x{read_value:08X}")
            self.fail_count += 1
            return False
    
    def run_comprehensive_tests(self) -> bool:
        """UVMãƒ†ã‚¹ãƒˆã¨åŒç­‰ã®åŒ…æ‹¬çš„ãƒ†ã‚¹ãƒˆå®Ÿè¡Œ"""
        print("ğŸš€ REG_TEST_0ã€œ3 åŒ…æ‹¬çš„æ¤œè¨¼é–‹å§‹ (UVMãƒ†ã‚¹ãƒˆæº–æ‹ )")
        print("=" * 70)
        
        all_passed = True
        registers = [REG_TEST_0, REG_TEST_1, REG_TEST_2, REG_TEST_3]
        reg_names = ["REG_TEST_0", "REG_TEST_1", "REG_TEST_2", "REG_TEST_3"]
        
        # Test 1: åˆæœŸå€¤ç¢ºèª
        print(f"\nğŸ“‹ Phase 1: åˆæœŸå€¤ç¢ºèª")
        print("-" * 50)
        for addr, name in zip(registers, reg_names):
            print(f"\nğŸ” {name} åˆæœŸå€¤èª­ã¿å‡ºã—")
            initial_value = self.read_register(addr)
            if initial_value is not None:
                expected = INITIAL_VALUES[addr]
                if initial_value == expected:
                    print(f"âœ… {name}: 0x{initial_value:08X} (æœŸå¾…å€¤ã¨ä¸€è‡´)")
                else:
                    print(f"âš ï¸  {name}: 0x{initial_value:08X} (æœŸå¾…å€¤: 0x{expected:08X})")
            else:
                print(f"âŒ {name}: èª­ã¿å‡ºã—å¤±æ•—")
                all_passed = False
        
        # Test 2: å…¨ãƒ“ãƒƒãƒˆæ›¸ãè¾¼ã¿ãƒ†ã‚¹ãƒˆ
        print(f"\nğŸ“‹ Phase 2: å…¨ãƒ“ãƒƒãƒˆæ›¸ãè¾¼ã¿ãƒ†ã‚¹ãƒˆ")
        print("-" * 50)
        for addr, name in zip(registers, reg_names):
            if not self.test_register_operation(f"{name} All 1s Test", addr, 0xFFFFFFFF):
                all_passed = False
        
        # Test 3: ã‚¦ã‚©ãƒ¼ã‚­ãƒ³ã‚°1ãƒ“ãƒƒãƒˆãƒ†ã‚¹ãƒˆ
        print(f"\nğŸ“‹ Phase 3: ã‚¦ã‚©ãƒ¼ã‚­ãƒ³ã‚°1ãƒ“ãƒƒãƒˆãƒ†ã‚¹ãƒˆ")
        print("-" * 50)
        for bit in range(32):
            walking_1_value = 1 << bit
            for addr, name in zip(registers, reg_names):
                if not self.test_register_operation(f"{name} Walking 1 Bit {bit}", addr, walking_1_value):
                    all_passed = False
        
        # Test 4: ã‚¦ã‚©ãƒ¼ã‚­ãƒ³ã‚°0ãƒ“ãƒƒãƒˆãƒ†ã‚¹ãƒˆ
        print(f"\nğŸ“‹ Phase 4: ã‚¦ã‚©ãƒ¼ã‚­ãƒ³ã‚°0ãƒ“ãƒƒãƒˆãƒ†ã‚¹ãƒˆ")
        print("-" * 50)
        for bit in range(32):
            walking_0_value = 0xFFFFFFFF ^ (1 << bit)
            for addr, name in zip(registers, reg_names):
                if not self.test_register_operation(f"{name} Walking 0 Bit {bit}", addr, walking_0_value):
                    all_passed = False
        
        # Test 5: å¢ƒç•Œå€¤ãƒ†ã‚¹ãƒˆ
        print(f"\nğŸ“‹ Phase 5: å¢ƒç•Œå€¤ãƒ†ã‚¹ãƒˆ")
        print("-" * 50)
        boundary_values = [0x00000000, 0x7FFFFFFF, 0x80000000, 0xFFFFFFFF]
        for value in boundary_values:
            for addr, name in zip(registers, reg_names):
                if not self.test_register_operation(f"{name} Boundary 0x{value:08X}", addr, value):
                    all_passed = False
        
        # Test 6: ãƒ©ãƒ³ãƒ€ãƒ ãƒ‘ã‚¿ãƒ¼ãƒ³ãƒ†ã‚¹ãƒˆ
        print(f"\nğŸ“‹ Phase 6: ãƒ©ãƒ³ãƒ€ãƒ ãƒ‘ã‚¿ãƒ¼ãƒ³ãƒ†ã‚¹ãƒˆ")
        print("-" * 50)
        random.seed(42)  # å†ç¾å¯èƒ½æ€§ã®ãŸã‚
        for test_num in range(10):
            random_value = random.randint(0, 0xFFFFFFFF)
            for addr, name in zip(registers, reg_names):
                if not self.test_register_operation(f"{name} Random Test {test_num+1}", addr, random_value):
                    all_passed = False
        
        # Test 7: æœ€çµ‚çŠ¶æ…‹ç¢ºèª
        print(f"\nğŸ“‹ Phase 7: æœ€çµ‚çŠ¶æ…‹ç¢ºèª")
        print("-" * 50)
        final_values = [0xDEADBEEF, 0x12345678, 0xABCDEF00, 0x55AA55AA]
        for addr, name, value in zip(registers, reg_names, final_values):
            if not self.test_register_operation(f"{name} Final State", addr, value):
                all_passed = False
        
        return all_passed
    
    def print_test_summary(self):
        """ãƒ†ã‚¹ãƒˆçµæœã‚µãƒãƒªãƒ¼è¡¨ç¤º"""
        print("\n" + "=" * 70)
        print("ğŸ“Š TEST SUMMARY")
        print("=" * 70)
        print(f"Total Tests:  {self.test_count}")
        print(f"Passed:       {self.pass_count} âœ…")
        print(f"Failed:       {self.fail_count} âŒ")
        print(f"Success Rate: {(self.pass_count/self.test_count*100):.1f}%" if self.test_count > 0 else "N/A")
        
        if self.fail_count == 0:
            print("\nğŸ‰ ALL TESTS PASSED! REG_TEST_0ã€œ3 registers are fully functional!")
            print("ğŸ”§ FPGAå®Ÿæ©Ÿã§ã®ãƒ¬ã‚¸ã‚¹ã‚¿æ©Ÿèƒ½ãŒå®Œå…¨ã«æ¤œè¨¼ã•ã‚Œã¾ã—ãŸ")
        else:
            print(f"\nâš ï¸  {self.fail_count} tests failed. Please check FPGA configuration.")
        
        print("=" * 70)

def main():
    """ãƒ¡ã‚¤ãƒ³å®Ÿè¡Œé–¢æ•°"""
    print("ğŸ”¬ FPGA REG_TEST_0ã€œ3 Register Comprehensive Verification")
    print("ğŸ¯ Based on successful UVM test results (76/76 transactions)")
    print("=" * 70)
    
    tester = FPGARegisterTester("COM3", 115200)
    
    if not tester.connect():
        print("âŒ UARTæ¥ç¶šã«å¤±æ•—ã—ã¾ã—ãŸ")
        return False
    
    try:
        # åŒ…æ‹¬çš„ãƒ†ã‚¹ãƒˆå®Ÿè¡Œ
        success = tester.run_comprehensive_tests()
        
        # çµæœè¡¨ç¤º
        tester.print_test_summary()
        
        return success
        
    except KeyboardInterrupt:
        print("\nâš ï¸  ãƒ†ã‚¹ãƒˆãŒä¸­æ–­ã•ã‚Œã¾ã—ãŸ")
        return False
    except Exception as e:
        print(f"\nâŒ ãƒ†ã‚¹ãƒˆå®Ÿè¡Œä¸­ã«ã‚¨ãƒ©ãƒ¼ãŒç™ºç”Ÿã—ã¾ã—ãŸ: {e}")
        return False
    finally:
        tester.disconnect()

if __name__ == "__main__":
    success = main()
    exit(0 if success else 1)