#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "F:\iverilog\lib\ivl\system.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "F:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "F:\iverilog\lib\ivl\va_math.vpi";
S_000001e834952e30 .scope module, "fulladder" "fulladder" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 1 "c_out";
    .port_info 3 /OUTPUT 8 "sum";
o000001e834986fd8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001e8349534f0_0 .net "a", 7 0, o000001e834986fd8;  0 drivers
o000001e834987008 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001e834952fc0_0 .net "b", 7 0, o000001e834987008;  0 drivers
v000001e834953060_0 .var "c_out", 0 0;
v000001e834953100_0 .var "sum", 7 0;
E_000001e834984b50 .event anyedge, v000001e834952fc0_0, v000001e8349534f0_0;
    .scope S_000001e834952e30;
T_0 ;
    %wait E_000001e834984b50;
    %load/vec4 v000001e8349534f0_0;
    %pad/u 9;
    %load/vec4 v000001e834952fc0_0;
    %pad/u 9;
    %add;
    %split/vec4 8;
    %store/vec4 v000001e834953100_0, 0, 8;
    %store/vec4 v000001e834953060_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "adder.v";
