// Seed: 2674974312
module module_0 ();
  logic [7:0] id_1;
  assign id_1[-1] = -1'b0;
endmodule
module module_1 #(
    parameter id_6 = 32'd50
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6
);
  inout wire _id_6;
  inout logic [7:0] id_5;
  module_0 modCall_1 ();
  input wire id_4;
  inout logic [7:0] id_3;
  input wire id_2;
  input wire id_1;
  assign id_5[-1] = 1'b0;
  assign id_3[id_6 : 1] = (1) - 1 ? id_3 : -1;
  wire id_7;
endmodule
