{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715161653898 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715161653899 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715161653899 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715161653899 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715161653899 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715161653899 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715161653899 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715161653899 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715161653899 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715161653899 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715161653899 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715161653899 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715161653899 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715161653899 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715161653899 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715161653899 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May  8 04:47:33 2024 " "Processing started: Wed May  8 04:47:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715161653899 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1715161653899 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1715161653899 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1715161654094 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1715161654962 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1715161654962 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1715161655008 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1715161655008 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1715161657870 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1715161658465 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1715161658490 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1715161659773 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1715161659773 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.645 " "Worst-case setup slack is -1.645" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715161659775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715161659775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.645             -39.132 iCLK  " "   -1.645             -39.132 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715161659775 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715161659775 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.430 " "Worst-case hold slack is 0.430" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715161660047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715161660047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 iCLK  " "    0.430               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715161660047 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715161660047 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715161660055 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715161660064 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.624 " "Worst-case minimum pulse width slack is 9.624" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715161660095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715161660095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.624               0.000 iCLK  " "    9.624               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715161660095 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715161660095 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.645 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.645" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662087 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715161662087 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -1.645 (VIOLATED) " "Path #1: Setup slack is -1.645 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a21~porta_we_reg " "From Node    : mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a21~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : PC:PC1\|n_bit_reg:reg\|dffg:\\G_NBit_DFFG:15:dffgcomponent\|s_Q " "To Node      : PC:PC1\|n_bit_reg:reg\|dffg:\\G_NBit_DFFG:15:dffgcomponent\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.445      3.445  R        clock network delay " "     3.445      3.445  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.708      0.263     uTco  mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a21~porta_we_reg " "     3.708      0.263     uTco  mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a21~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.557      2.849 RF  CELL  IMem\|ram_rtl_0\|auto_generated\|ram_block1a21\|portadataout\[1\] " "     6.557      2.849 RF  CELL  IMem\|ram_rtl_0\|auto_generated\|ram_block1a21\|portadataout\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.003      0.446 FF    IC  IMem\|ram~53\|datad " "     7.003      0.446 FF    IC  IMem\|ram~53\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.128      0.125 FF  CELL  IMem\|ram~53\|combout " "     7.128      0.125 FF  CELL  IMem\|ram~53\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.193      1.065 FF    IC  RegisterFile\|RSMux\|Mux30~4\|datac " "     8.193      1.065 FF    IC  RegisterFile\|RSMux\|Mux30~4\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.474      0.281 FF  CELL  RegisterFile\|RSMux\|Mux30~4\|combout " "     8.474      0.281 FF  CELL  RegisterFile\|RSMux\|Mux30~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.702      0.228 FF    IC  RegisterFile\|RSMux\|Mux30~5\|datad " "     8.702      0.228 FF    IC  RegisterFile\|RSMux\|Mux30~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.852      0.150 FR  CELL  RegisterFile\|RSMux\|Mux30~5\|combout " "     8.852      0.150 FR  CELL  RegisterFile\|RSMux\|Mux30~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.596      0.744 RR    IC  RegisterFile\|RSMux\|Mux30~7\|datad " "     9.596      0.744 RR    IC  RegisterFile\|RSMux\|Mux30~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.751      0.155 RR  CELL  RegisterFile\|RSMux\|Mux30~7\|combout " "     9.751      0.155 RR  CELL  RegisterFile\|RSMux\|Mux30~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.956      0.205 RR    IC  RegisterFile\|RSMux\|Mux30~23\|datad " "     9.956      0.205 RR    IC  RegisterFile\|RSMux\|Mux30~23\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.111      0.155 RR  CELL  RegisterFile\|RSMux\|Mux30~23\|combout " "    10.111      0.155 RR  CELL  RegisterFile\|RSMux\|Mux30~23\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.316      0.205 RR    IC  RegisterFile\|RSMux\|Mux30~24\|datad " "    10.316      0.205 RR    IC  RegisterFile\|RSMux\|Mux30~24\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.471      0.155 RR  CELL  RegisterFile\|RSMux\|Mux30~24\|combout " "    10.471      0.155 RR  CELL  RegisterFile\|RSMux\|Mux30~24\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.107      0.636 RR    IC  RegisterFile\|RSMux\|Mux30~21\|datad " "    11.107      0.636 RR    IC  RegisterFile\|RSMux\|Mux30~21\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.262      0.155 RR  CELL  RegisterFile\|RSMux\|Mux30~21\|combout " "    11.262      0.155 RR  CELL  RegisterFile\|RSMux\|Mux30~21\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.265      1.003 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:4:fulladderi\|x2\|o_F~1\|dataa " "    12.265      1.003 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:4:fulladderi\|x2\|o_F~1\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.702      0.437 RF  CELL  Comparator\|adder\|\\G_NBit_fulladder:4:fulladderi\|x2\|o_F~1\|combout " "    12.702      0.437 RF  CELL  Comparator\|adder\|\\G_NBit_fulladder:4:fulladderi\|x2\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.929      0.227 FF    IC  Comparator\|adder\|\\G_NBit_fulladder:4:fulladderi\|x2\|o_F~2\|datad " "    12.929      0.227 FF    IC  Comparator\|adder\|\\G_NBit_fulladder:4:fulladderi\|x2\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.054      0.125 FF  CELL  Comparator\|adder\|\\G_NBit_fulladder:4:fulladderi\|x2\|o_F~2\|combout " "    13.054      0.125 FF  CELL  Comparator\|adder\|\\G_NBit_fulladder:4:fulladderi\|x2\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.305      0.251 FF    IC  Comparator\|adder\|\\G_NBit_fulladder:4:fulladderi\|o1\|o_F~0\|datad " "    13.305      0.251 FF    IC  Comparator\|adder\|\\G_NBit_fulladder:4:fulladderi\|o1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.430      0.125 FF  CELL  Comparator\|adder\|\\G_NBit_fulladder:4:fulladderi\|o1\|o_F~0\|combout " "    13.430      0.125 FF  CELL  Comparator\|adder\|\\G_NBit_fulladder:4:fulladderi\|o1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.660      0.230 FF    IC  Comparator\|adder\|\\G_NBit_fulladder:4:fulladderi\|o1\|o_F~1\|datad " "    13.660      0.230 FF    IC  Comparator\|adder\|\\G_NBit_fulladder:4:fulladderi\|o1\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.810      0.150 FR  CELL  Comparator\|adder\|\\G_NBit_fulladder:4:fulladderi\|o1\|o_F~1\|combout " "    13.810      0.150 FR  CELL  Comparator\|adder\|\\G_NBit_fulladder:4:fulladderi\|o1\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.036      0.226 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:9:fulladderi\|a2\|o_F~1\|datac " "    14.036      0.226 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:9:fulladderi\|a2\|o_F~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.323      0.287 RR  CELL  Comparator\|adder\|\\G_NBit_fulladder:9:fulladderi\|a2\|o_F~1\|combout " "    14.323      0.287 RR  CELL  Comparator\|adder\|\\G_NBit_fulladder:9:fulladderi\|a2\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.527      0.204 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:9:fulladderi\|a2\|o_F~2\|datad " "    14.527      0.204 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:9:fulladderi\|a2\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.682      0.155 RR  CELL  Comparator\|adder\|\\G_NBit_fulladder:9:fulladderi\|a2\|o_F~2\|combout " "    14.682      0.155 RR  CELL  Comparator\|adder\|\\G_NBit_fulladder:9:fulladderi\|a2\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.886      0.204 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:9:fulladderi\|a2\|o_F~3\|datad " "    14.886      0.204 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:9:fulladderi\|a2\|o_F~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.041      0.155 RR  CELL  Comparator\|adder\|\\G_NBit_fulladder:9:fulladderi\|a2\|o_F~3\|combout " "    15.041      0.155 RR  CELL  Comparator\|adder\|\\G_NBit_fulladder:9:fulladderi\|a2\|o_F~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.269      0.228 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:12:fulladderi\|a2\|o_F~1\|datad " "    15.269      0.228 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:12:fulladderi\|a2\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.424      0.155 RR  CELL  Comparator\|adder\|\\G_NBit_fulladder:12:fulladderi\|a2\|o_F~1\|combout " "    15.424      0.155 RR  CELL  Comparator\|adder\|\\G_NBit_fulladder:12:fulladderi\|a2\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.628      0.204 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:12:fulladderi\|a2\|o_F~2\|datad " "    15.628      0.204 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:12:fulladderi\|a2\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.783      0.155 RR  CELL  Comparator\|adder\|\\G_NBit_fulladder:12:fulladderi\|a2\|o_F~2\|combout " "    15.783      0.155 RR  CELL  Comparator\|adder\|\\G_NBit_fulladder:12:fulladderi\|a2\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.987      0.204 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:12:fulladderi\|a2\|o_F~3\|datad " "    15.987      0.204 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:12:fulladderi\|a2\|o_F~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.142      0.155 RR  CELL  Comparator\|adder\|\\G_NBit_fulladder:12:fulladderi\|a2\|o_F~3\|combout " "    16.142      0.155 RR  CELL  Comparator\|adder\|\\G_NBit_fulladder:12:fulladderi\|a2\|o_F~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.367      0.225 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:15:fulladderi\|a2\|o_F~0\|datac " "    16.367      0.225 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:15:fulladderi\|a2\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.654      0.287 RR  CELL  Comparator\|adder\|\\G_NBit_fulladder:15:fulladderi\|a2\|o_F~0\|combout " "    16.654      0.287 RR  CELL  Comparator\|adder\|\\G_NBit_fulladder:15:fulladderi\|a2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.867      0.213 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:15:fulladderi\|a2\|o_F~2\|datad " "    16.867      0.213 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:15:fulladderi\|a2\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.022      0.155 RR  CELL  Comparator\|adder\|\\G_NBit_fulladder:15:fulladderi\|a2\|o_F~2\|combout " "    17.022      0.155 RR  CELL  Comparator\|adder\|\\G_NBit_fulladder:15:fulladderi\|a2\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.249      0.227 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:18:fulladderi\|a2\|o_F~0\|datad " "    17.249      0.227 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:18:fulladderi\|a2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.404      0.155 RR  CELL  Comparator\|adder\|\\G_NBit_fulladder:18:fulladderi\|a2\|o_F~0\|combout " "    17.404      0.155 RR  CELL  Comparator\|adder\|\\G_NBit_fulladder:18:fulladderi\|a2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.794      0.390 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:18:fulladderi\|a2\|o_F~2\|datad " "    17.794      0.390 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:18:fulladderi\|a2\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.949      0.155 RR  CELL  Comparator\|adder\|\\G_NBit_fulladder:18:fulladderi\|a2\|o_F~2\|combout " "    17.949      0.155 RR  CELL  Comparator\|adder\|\\G_NBit_fulladder:18:fulladderi\|a2\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.170      0.221 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:21:fulladderi\|a2\|o_F~0\|datad " "    18.170      0.221 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:21:fulladderi\|a2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.325      0.155 RR  CELL  Comparator\|adder\|\\G_NBit_fulladder:21:fulladderi\|a2\|o_F~0\|combout " "    18.325      0.155 RR  CELL  Comparator\|adder\|\\G_NBit_fulladder:21:fulladderi\|a2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.531      0.206 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:21:fulladderi\|a2\|o_F~1\|datad " "    18.531      0.206 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:21:fulladderi\|a2\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.686      0.155 RR  CELL  Comparator\|adder\|\\G_NBit_fulladder:21:fulladderi\|a2\|o_F~1\|combout " "    18.686      0.155 RR  CELL  Comparator\|adder\|\\G_NBit_fulladder:21:fulladderi\|a2\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.912      0.226 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:24:fulladderi\|a2\|o_F~0\|datad " "    18.912      0.226 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:24:fulladderi\|a2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.067      0.155 RR  CELL  Comparator\|adder\|\\G_NBit_fulladder:24:fulladderi\|a2\|o_F~0\|combout " "    19.067      0.155 RR  CELL  Comparator\|adder\|\\G_NBit_fulladder:24:fulladderi\|a2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.295      0.228 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:24:fulladderi\|a2\|o_F~2\|datad " "    19.295      0.228 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:24:fulladderi\|a2\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.450      0.155 RR  CELL  Comparator\|adder\|\\G_NBit_fulladder:24:fulladderi\|a2\|o_F~2\|combout " "    19.450      0.155 RR  CELL  Comparator\|adder\|\\G_NBit_fulladder:24:fulladderi\|a2\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.671      0.221 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:27:fulladderi\|a2\|o_F~0\|datad " "    19.671      0.221 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:27:fulladderi\|a2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.826      0.155 RR  CELL  Comparator\|adder\|\\G_NBit_fulladder:27:fulladderi\|a2\|o_F~0\|combout " "    19.826      0.155 RR  CELL  Comparator\|adder\|\\G_NBit_fulladder:27:fulladderi\|a2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.031      0.205 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:27:fulladderi\|a2\|o_F~1\|datad " "    20.031      0.205 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:27:fulladderi\|a2\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.186      0.155 RR  CELL  Comparator\|adder\|\\G_NBit_fulladder:27:fulladderi\|a2\|o_F~1\|combout " "    20.186      0.155 RR  CELL  Comparator\|adder\|\\G_NBit_fulladder:27:fulladderi\|a2\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.420      0.234 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:28:fulladderi\|o1\|o_F\|datad " "    20.420      0.234 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:28:fulladderi\|o1\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.575      0.155 RR  CELL  Comparator\|adder\|\\G_NBit_fulladder:28:fulladderi\|o1\|o_F\|combout " "    20.575      0.155 RR  CELL  Comparator\|adder\|\\G_NBit_fulladder:28:fulladderi\|o1\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.237      0.662 RR    IC  Equal3~21\|datad " "    21.237      0.662 RR    IC  Equal3~21\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.392      0.155 RR  CELL  Equal3~21\|combout " "    21.392      0.155 RR  CELL  Equal3~21\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.069      0.677 RR    IC  Equal3~22\|datad " "    22.069      0.677 RR    IC  Equal3~22\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.224      0.155 RR  CELL  Equal3~22\|combout " "    22.224      0.155 RR  CELL  Equal3~22\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.428      0.204 RR    IC  s_BranchYesOrNo~1\|datad " "    22.428      0.204 RR    IC  s_BranchYesOrNo~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.583      0.155 RR  CELL  s_BranchYesOrNo~1\|combout " "    22.583      0.155 RR  CELL  s_BranchYesOrNo~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.787      0.204 RR    IC  s_BranchYesOrNo~2\|datad " "    22.787      0.204 RR    IC  s_BranchYesOrNo~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.942      0.155 RR  CELL  s_BranchYesOrNo~2\|combout " "    22.942      0.155 RR  CELL  s_BranchYesOrNo~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.179      0.237 RR    IC  jrSelect\|\\G_NBit_MUX:22:MUXI\|o_O~0\|datad " "    23.179      0.237 RR    IC  jrSelect\|\\G_NBit_MUX:22:MUXI\|o_O~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.334      0.155 RR  CELL  jrSelect\|\\G_NBit_MUX:22:MUXI\|o_O~0\|combout " "    23.334      0.155 RR  CELL  jrSelect\|\\G_NBit_MUX:22:MUXI\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.447      1.113 RR    IC  jrSelect\|\\G_NBit_MUX:15:MUXI\|o_O~3\|datad " "    24.447      1.113 RR    IC  jrSelect\|\\G_NBit_MUX:15:MUXI\|o_O~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.586      0.139 RF  CELL  jrSelect\|\\G_NBit_MUX:15:MUXI\|o_O~3\|combout " "    24.586      0.139 RF  CELL  jrSelect\|\\G_NBit_MUX:15:MUXI\|o_O~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.814      0.228 FF    IC  jrSelect\|\\G_NBit_MUX:15:MUXI\|o_O~4\|datad " "    24.814      0.228 FF    IC  jrSelect\|\\G_NBit_MUX:15:MUXI\|o_O~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.964      0.150 FR  CELL  jrSelect\|\\G_NBit_MUX:15:MUXI\|o_O~4\|combout " "    24.964      0.150 FR  CELL  jrSelect\|\\G_NBit_MUX:15:MUXI\|o_O~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.964      0.000 RR    IC  PC1\|reg\|\\G_NBit_DFFG:15:dffgcomponent\|s_Q\|d " "    24.964      0.000 RR    IC  PC1\|reg\|\\G_NBit_DFFG:15:dffgcomponent\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.051      0.087 RR  CELL  PC:PC1\|n_bit_reg:reg\|dffg:\\G_NBit_DFFG:15:dffgcomponent\|s_Q " "    25.051      0.087 RR  CELL  PC:PC1\|n_bit_reg:reg\|dffg:\\G_NBit_DFFG:15:dffgcomponent\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.376      3.376  R        clock network delay " "    23.376      3.376  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.408      0.032           clock pessimism removed " "    23.408      0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.388     -0.020           clock uncertainty " "    23.388     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.406      0.018     uTsu  PC:PC1\|n_bit_reg:reg\|dffg:\\G_NBit_DFFG:15:dffgcomponent\|s_Q " "    23.406      0.018     uTsu  PC:PC1\|n_bit_reg:reg\|dffg:\\G_NBit_DFFG:15:dffgcomponent\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    25.051 " "Data Arrival Time  :    25.051" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.406 " "Data Required Time :    23.406" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -1.645 (VIOLATED) " "Slack              :    -1.645 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662088 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715161662088 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.430 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.430" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662408 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662408 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662408 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715161662408 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.430  " "Path #1: Hold slack is 0.430 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662408 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : n_bit_reg:Decode\|dffg:\\G_NBit_DFFG:47:dffgcomponent\|s_Q " "From Node    : n_bit_reg:Decode\|dffg:\\G_NBit_DFFG:47:dffgcomponent\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662408 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : n_bit_reg:Execute\|dffg:\\G_NBit_DFFG:15:dffgcomponent\|s_Q " "To Node      : n_bit_reg:Execute\|dffg:\\G_NBit_DFFG:15:dffgcomponent\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662408 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662408 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662408 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662408 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662408 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662408 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662408 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662408 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662408 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.964      2.964  R        clock network delay " "     2.964      2.964  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662408 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.196      0.232     uTco  n_bit_reg:Decode\|dffg:\\G_NBit_DFFG:47:dffgcomponent\|s_Q " "     3.196      0.232     uTco  n_bit_reg:Decode\|dffg:\\G_NBit_DFFG:47:dffgcomponent\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662408 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.196      0.000 RR  CELL  Decode\|\\G_NBit_DFFG:47:dffgcomponent\|s_Q\|q " "     3.196      0.000 RR  CELL  Decode\|\\G_NBit_DFFG:47:dffgcomponent\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662408 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.443      0.247 RR    IC  JalWrite\|\\G_NBit_MUX:15:MUXI\|o_O~1\|datad " "     3.443      0.247 RR    IC  JalWrite\|\\G_NBit_MUX:15:MUXI\|o_O~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662408 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.592      0.149 RR  CELL  JalWrite\|\\G_NBit_MUX:15:MUXI\|o_O~1\|combout " "     3.592      0.149 RR  CELL  JalWrite\|\\G_NBit_MUX:15:MUXI\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662408 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.592      0.000 RR    IC  Execute\|\\G_NBit_DFFG:15:dffgcomponent\|s_Q\|d " "     3.592      0.000 RR    IC  Execute\|\\G_NBit_DFFG:15:dffgcomponent\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662408 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.661      0.069 RR  CELL  n_bit_reg:Execute\|dffg:\\G_NBit_DFFG:15:dffgcomponent\|s_Q " "     3.661      0.069 RR  CELL  n_bit_reg:Execute\|dffg:\\G_NBit_DFFG:15:dffgcomponent\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662408 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662408 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662408 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662408 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662408 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662408 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662408 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.077      3.077  R        clock network delay " "     3.077      3.077  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662408 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.045     -0.032           clock pessimism removed " "     3.045     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662408 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.045      0.000           clock uncertainty " "     3.045      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662408 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.231      0.186      uTh  n_bit_reg:Execute\|dffg:\\G_NBit_DFFG:15:dffgcomponent\|s_Q " "     3.231      0.186      uTh  n_bit_reg:Execute\|dffg:\\G_NBit_DFFG:15:dffgcomponent\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662408 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662408 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.661 " "Data Arrival Time  :     3.661" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662408 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.231 " "Data Required Time :     3.231" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662408 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.430  " "Slack              :     0.430 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662408 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662408 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161662408 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715161662408 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1715161662410 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1715161662507 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1715161666293 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1715161668657 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1715161668657 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.012 " "Worst-case setup slack is -0.012" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715161668661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715161668661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.012              -0.012 iCLK  " "   -0.012              -0.012 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715161668661 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715161668661 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.397 " "Worst-case hold slack is 0.397" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715161668927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715161668927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.397               0.000 iCLK  " "    0.397               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715161668927 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715161668927 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715161668932 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715161668937 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.646 " "Worst-case minimum pulse width slack is 9.646" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715161668970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715161668970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.646               0.000 iCLK  " "    9.646               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715161668970 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715161668970 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.012 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.012" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670984 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715161670984 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -0.012 (VIOLATED) " "Path #1: Setup slack is -0.012 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a21~porta_we_reg " "From Node    : mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a21~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : PC:PC1\|n_bit_reg:reg\|dffg:\\G_NBit_DFFG:15:dffgcomponent\|s_Q " "To Node      : PC:PC1\|n_bit_reg:reg\|dffg:\\G_NBit_DFFG:15:dffgcomponent\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.121      3.121  R        clock network delay " "     3.121      3.121  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.357      0.236     uTco  mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a21~porta_we_reg " "     3.357      0.236     uTco  mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a21~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.942      2.585 FR  CELL  IMem\|ram_rtl_0\|auto_generated\|ram_block1a21\|portadataout\[1\] " "     5.942      2.585 FR  CELL  IMem\|ram_rtl_0\|auto_generated\|ram_block1a21\|portadataout\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.355      0.413 RR    IC  IMem\|ram~53\|datad " "     6.355      0.413 RR    IC  IMem\|ram~53\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.499      0.144 RR  CELL  IMem\|ram~53\|combout " "     6.499      0.144 RR  CELL  IMem\|ram~53\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.481      0.982 RR    IC  RegisterFile\|RSMux\|Mux30~4\|datac " "     7.481      0.982 RR    IC  RegisterFile\|RSMux\|Mux30~4\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.744      0.263 RR  CELL  RegisterFile\|RSMux\|Mux30~4\|combout " "     7.744      0.263 RR  CELL  RegisterFile\|RSMux\|Mux30~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.933      0.189 RR    IC  RegisterFile\|RSMux\|Mux30~5\|datad " "     7.933      0.189 RR    IC  RegisterFile\|RSMux\|Mux30~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.077      0.144 RR  CELL  RegisterFile\|RSMux\|Mux30~5\|combout " "     8.077      0.144 RR  CELL  RegisterFile\|RSMux\|Mux30~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.776      0.699 RR    IC  RegisterFile\|RSMux\|Mux30~7\|datad " "     8.776      0.699 RR    IC  RegisterFile\|RSMux\|Mux30~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.920      0.144 RR  CELL  RegisterFile\|RSMux\|Mux30~7\|combout " "     8.920      0.144 RR  CELL  RegisterFile\|RSMux\|Mux30~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.109      0.189 RR    IC  RegisterFile\|RSMux\|Mux30~23\|datad " "     9.109      0.189 RR    IC  RegisterFile\|RSMux\|Mux30~23\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.253      0.144 RR  CELL  RegisterFile\|RSMux\|Mux30~23\|combout " "     9.253      0.144 RR  CELL  RegisterFile\|RSMux\|Mux30~23\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.442      0.189 RR    IC  RegisterFile\|RSMux\|Mux30~24\|datad " "     9.442      0.189 RR    IC  RegisterFile\|RSMux\|Mux30~24\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.586      0.144 RR  CELL  RegisterFile\|RSMux\|Mux30~24\|combout " "     9.586      0.144 RR  CELL  RegisterFile\|RSMux\|Mux30~24\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.186      0.600 RR    IC  RegisterFile\|RSMux\|Mux30~21\|datad " "    10.186      0.600 RR    IC  RegisterFile\|RSMux\|Mux30~21\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.330      0.144 RR  CELL  RegisterFile\|RSMux\|Mux30~21\|combout " "    10.330      0.144 RR  CELL  RegisterFile\|RSMux\|Mux30~21\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.280      0.950 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:4:fulladderi\|x2\|o_F~1\|dataa " "    11.280      0.950 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:4:fulladderi\|x2\|o_F~1\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.674      0.394 RF  CELL  Comparator\|adder\|\\G_NBit_fulladder:4:fulladderi\|x2\|o_F~1\|combout " "    11.674      0.394 RF  CELL  Comparator\|adder\|\\G_NBit_fulladder:4:fulladderi\|x2\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.880      0.206 FF    IC  Comparator\|adder\|\\G_NBit_fulladder:4:fulladderi\|x2\|o_F~2\|datad " "    11.880      0.206 FF    IC  Comparator\|adder\|\\G_NBit_fulladder:4:fulladderi\|x2\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.990      0.110 FF  CELL  Comparator\|adder\|\\G_NBit_fulladder:4:fulladderi\|x2\|o_F~2\|combout " "    11.990      0.110 FF  CELL  Comparator\|adder\|\\G_NBit_fulladder:4:fulladderi\|x2\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.219      0.229 FF    IC  Comparator\|adder\|\\G_NBit_fulladder:4:fulladderi\|o1\|o_F~0\|datad " "    12.219      0.229 FF    IC  Comparator\|adder\|\\G_NBit_fulladder:4:fulladderi\|o1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.329      0.110 FF  CELL  Comparator\|adder\|\\G_NBit_fulladder:4:fulladderi\|o1\|o_F~0\|combout " "    12.329      0.110 FF  CELL  Comparator\|adder\|\\G_NBit_fulladder:4:fulladderi\|o1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.538      0.209 FF    IC  Comparator\|adder\|\\G_NBit_fulladder:4:fulladderi\|o1\|o_F~1\|datad " "    12.538      0.209 FF    IC  Comparator\|adder\|\\G_NBit_fulladder:4:fulladderi\|o1\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.672      0.134 FR  CELL  Comparator\|adder\|\\G_NBit_fulladder:4:fulladderi\|o1\|o_F~1\|combout " "    12.672      0.134 FR  CELL  Comparator\|adder\|\\G_NBit_fulladder:4:fulladderi\|o1\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.879      0.207 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:9:fulladderi\|a2\|o_F~1\|datac " "    12.879      0.207 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:9:fulladderi\|a2\|o_F~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.144      0.265 RR  CELL  Comparator\|adder\|\\G_NBit_fulladder:9:fulladderi\|a2\|o_F~1\|combout " "    13.144      0.265 RR  CELL  Comparator\|adder\|\\G_NBit_fulladder:9:fulladderi\|a2\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.332      0.188 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:9:fulladderi\|a2\|o_F~2\|datad " "    13.332      0.188 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:9:fulladderi\|a2\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.476      0.144 RR  CELL  Comparator\|adder\|\\G_NBit_fulladder:9:fulladderi\|a2\|o_F~2\|combout " "    13.476      0.144 RR  CELL  Comparator\|adder\|\\G_NBit_fulladder:9:fulladderi\|a2\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.664      0.188 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:9:fulladderi\|a2\|o_F~3\|datad " "    13.664      0.188 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:9:fulladderi\|a2\|o_F~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.808      0.144 RR  CELL  Comparator\|adder\|\\G_NBit_fulladder:9:fulladderi\|a2\|o_F~3\|combout " "    13.808      0.144 RR  CELL  Comparator\|adder\|\\G_NBit_fulladder:9:fulladderi\|a2\|o_F~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.018      0.210 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:12:fulladderi\|a2\|o_F~1\|datad " "    14.018      0.210 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:12:fulladderi\|a2\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.162      0.144 RR  CELL  Comparator\|adder\|\\G_NBit_fulladder:12:fulladderi\|a2\|o_F~1\|combout " "    14.162      0.144 RR  CELL  Comparator\|adder\|\\G_NBit_fulladder:12:fulladderi\|a2\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.350      0.188 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:12:fulladderi\|a2\|o_F~2\|datad " "    14.350      0.188 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:12:fulladderi\|a2\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.494      0.144 RR  CELL  Comparator\|adder\|\\G_NBit_fulladder:12:fulladderi\|a2\|o_F~2\|combout " "    14.494      0.144 RR  CELL  Comparator\|adder\|\\G_NBit_fulladder:12:fulladderi\|a2\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.682      0.188 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:12:fulladderi\|a2\|o_F~3\|datad " "    14.682      0.188 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:12:fulladderi\|a2\|o_F~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.826      0.144 RR  CELL  Comparator\|adder\|\\G_NBit_fulladder:12:fulladderi\|a2\|o_F~3\|combout " "    14.826      0.144 RR  CELL  Comparator\|adder\|\\G_NBit_fulladder:12:fulladderi\|a2\|o_F~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.033      0.207 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:15:fulladderi\|a2\|o_F~0\|datac " "    15.033      0.207 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:15:fulladderi\|a2\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.298      0.265 RR  CELL  Comparator\|adder\|\\G_NBit_fulladder:15:fulladderi\|a2\|o_F~0\|combout " "    15.298      0.265 RR  CELL  Comparator\|adder\|\\G_NBit_fulladder:15:fulladderi\|a2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.494      0.196 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:15:fulladderi\|a2\|o_F~2\|datad " "    15.494      0.196 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:15:fulladderi\|a2\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.638      0.144 RR  CELL  Comparator\|adder\|\\G_NBit_fulladder:15:fulladderi\|a2\|o_F~2\|combout " "    15.638      0.144 RR  CELL  Comparator\|adder\|\\G_NBit_fulladder:15:fulladderi\|a2\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.847      0.209 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:18:fulladderi\|a2\|o_F~0\|datad " "    15.847      0.209 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:18:fulladderi\|a2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.991      0.144 RR  CELL  Comparator\|adder\|\\G_NBit_fulladder:18:fulladderi\|a2\|o_F~0\|combout " "    15.991      0.144 RR  CELL  Comparator\|adder\|\\G_NBit_fulladder:18:fulladderi\|a2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.360      0.369 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:18:fulladderi\|a2\|o_F~2\|datad " "    16.360      0.369 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:18:fulladderi\|a2\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.504      0.144 RR  CELL  Comparator\|adder\|\\G_NBit_fulladder:18:fulladderi\|a2\|o_F~2\|combout " "    16.504      0.144 RR  CELL  Comparator\|adder\|\\G_NBit_fulladder:18:fulladderi\|a2\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.707      0.203 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:21:fulladderi\|a2\|o_F~0\|datad " "    16.707      0.203 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:21:fulladderi\|a2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.851      0.144 RR  CELL  Comparator\|adder\|\\G_NBit_fulladder:21:fulladderi\|a2\|o_F~0\|combout " "    16.851      0.144 RR  CELL  Comparator\|adder\|\\G_NBit_fulladder:21:fulladderi\|a2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.041      0.190 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:21:fulladderi\|a2\|o_F~1\|datad " "    17.041      0.190 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:21:fulladderi\|a2\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.185      0.144 RR  CELL  Comparator\|adder\|\\G_NBit_fulladder:21:fulladderi\|a2\|o_F~1\|combout " "    17.185      0.144 RR  CELL  Comparator\|adder\|\\G_NBit_fulladder:21:fulladderi\|a2\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.394      0.209 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:24:fulladderi\|a2\|o_F~0\|datad " "    17.394      0.209 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:24:fulladderi\|a2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.538      0.144 RR  CELL  Comparator\|adder\|\\G_NBit_fulladder:24:fulladderi\|a2\|o_F~0\|combout " "    17.538      0.144 RR  CELL  Comparator\|adder\|\\G_NBit_fulladder:24:fulladderi\|a2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.748      0.210 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:24:fulladderi\|a2\|o_F~2\|datad " "    17.748      0.210 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:24:fulladderi\|a2\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.892      0.144 RR  CELL  Comparator\|adder\|\\G_NBit_fulladder:24:fulladderi\|a2\|o_F~2\|combout " "    17.892      0.144 RR  CELL  Comparator\|adder\|\\G_NBit_fulladder:24:fulladderi\|a2\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.096      0.204 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:27:fulladderi\|a2\|o_F~0\|datad " "    18.096      0.204 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:27:fulladderi\|a2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.240      0.144 RR  CELL  Comparator\|adder\|\\G_NBit_fulladder:27:fulladderi\|a2\|o_F~0\|combout " "    18.240      0.144 RR  CELL  Comparator\|adder\|\\G_NBit_fulladder:27:fulladderi\|a2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.429      0.189 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:27:fulladderi\|a2\|o_F~1\|datad " "    18.429      0.189 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:27:fulladderi\|a2\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.573      0.144 RR  CELL  Comparator\|adder\|\\G_NBit_fulladder:27:fulladderi\|a2\|o_F~1\|combout " "    18.573      0.144 RR  CELL  Comparator\|adder\|\\G_NBit_fulladder:27:fulladderi\|a2\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.789      0.216 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:28:fulladderi\|o1\|o_F\|datad " "    18.789      0.216 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:28:fulladderi\|o1\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.933      0.144 RR  CELL  Comparator\|adder\|\\G_NBit_fulladder:28:fulladderi\|o1\|o_F\|combout " "    18.933      0.144 RR  CELL  Comparator\|adder\|\\G_NBit_fulladder:28:fulladderi\|o1\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.556      0.623 RR    IC  Equal3~21\|datad " "    19.556      0.623 RR    IC  Equal3~21\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.700      0.144 RR  CELL  Equal3~21\|combout " "    19.700      0.144 RR  CELL  Equal3~21\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.343      0.643 RR    IC  Equal3~22\|datad " "    20.343      0.643 RR    IC  Equal3~22\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.487      0.144 RR  CELL  Equal3~22\|combout " "    20.487      0.144 RR  CELL  Equal3~22\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.675      0.188 RR    IC  s_BranchYesOrNo~1\|datad " "    20.675      0.188 RR    IC  s_BranchYesOrNo~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.819      0.144 RR  CELL  s_BranchYesOrNo~1\|combout " "    20.819      0.144 RR  CELL  s_BranchYesOrNo~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.007      0.188 RR    IC  s_BranchYesOrNo~2\|datad " "    21.007      0.188 RR    IC  s_BranchYesOrNo~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.151      0.144 RR  CELL  s_BranchYesOrNo~2\|combout " "    21.151      0.144 RR  CELL  s_BranchYesOrNo~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.369      0.218 RR    IC  jrSelect\|\\G_NBit_MUX:22:MUXI\|o_O~0\|datad " "    21.369      0.218 RR    IC  jrSelect\|\\G_NBit_MUX:22:MUXI\|o_O~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.513      0.144 RR  CELL  jrSelect\|\\G_NBit_MUX:22:MUXI\|o_O~0\|combout " "    21.513      0.144 RR  CELL  jrSelect\|\\G_NBit_MUX:22:MUXI\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.552      1.039 RR    IC  jrSelect\|\\G_NBit_MUX:15:MUXI\|o_O~3\|datad " "    22.552      1.039 RR    IC  jrSelect\|\\G_NBit_MUX:15:MUXI\|o_O~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.696      0.144 RR  CELL  jrSelect\|\\G_NBit_MUX:15:MUXI\|o_O~3\|combout " "    22.696      0.144 RR  CELL  jrSelect\|\\G_NBit_MUX:15:MUXI\|o_O~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.884      0.188 RR    IC  jrSelect\|\\G_NBit_MUX:15:MUXI\|o_O~4\|datad " "    22.884      0.188 RR    IC  jrSelect\|\\G_NBit_MUX:15:MUXI\|o_O~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.028      0.144 RR  CELL  jrSelect\|\\G_NBit_MUX:15:MUXI\|o_O~4\|combout " "    23.028      0.144 RR  CELL  jrSelect\|\\G_NBit_MUX:15:MUXI\|o_O~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.028      0.000 RR    IC  PC1\|reg\|\\G_NBit_DFFG:15:dffgcomponent\|s_Q\|d " "    23.028      0.000 RR    IC  PC1\|reg\|\\G_NBit_DFFG:15:dffgcomponent\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.108      0.080 RR  CELL  PC:PC1\|n_bit_reg:reg\|dffg:\\G_NBit_DFFG:15:dffgcomponent\|s_Q " "    23.108      0.080 RR  CELL  PC:PC1\|n_bit_reg:reg\|dffg:\\G_NBit_DFFG:15:dffgcomponent\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.069      3.069  R        clock network delay " "    23.069      3.069  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.097      0.028           clock pessimism removed " "    23.097      0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.077     -0.020           clock uncertainty " "    23.077     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.096      0.019     uTsu  PC:PC1\|n_bit_reg:reg\|dffg:\\G_NBit_DFFG:15:dffgcomponent\|s_Q " "    23.096      0.019     uTsu  PC:PC1\|n_bit_reg:reg\|dffg:\\G_NBit_DFFG:15:dffgcomponent\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    23.108 " "Data Arrival Time  :    23.108" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.096 " "Data Required Time :    23.096" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -0.012 (VIOLATED) " "Slack              :    -0.012 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161670985 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715161670985 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.397 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.397" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161671314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161671314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161671314 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715161671314 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.397  " "Path #1: Hold slack is 0.397 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161671314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : n_bit_reg:Decode\|dffg:\\G_NBit_DFFG:43:dffgcomponent\|s_Q " "From Node    : n_bit_reg:Decode\|dffg:\\G_NBit_DFFG:43:dffgcomponent\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161671314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : n_bit_reg:Execute\|dffg:\\G_NBit_DFFG:11:dffgcomponent\|s_Q " "To Node      : n_bit_reg:Execute\|dffg:\\G_NBit_DFFG:11:dffgcomponent\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161671314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161671314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161671314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161671314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161671314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161671314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161671314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161671314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161671314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.665      2.665  R        clock network delay " "     2.665      2.665  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161671314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.878      0.213     uTco  n_bit_reg:Decode\|dffg:\\G_NBit_DFFG:43:dffgcomponent\|s_Q " "     2.878      0.213     uTco  n_bit_reg:Decode\|dffg:\\G_NBit_DFFG:43:dffgcomponent\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161671314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.878      0.000 RR  CELL  Decode\|\\G_NBit_DFFG:43:dffgcomponent\|s_Q\|q " "     2.878      0.000 RR  CELL  Decode\|\\G_NBit_DFFG:43:dffgcomponent\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161671314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.103      0.225 RR    IC  JalWrite\|\\G_NBit_MUX:11:MUXI\|o_O~1\|datad " "     3.103      0.225 RR    IC  JalWrite\|\\G_NBit_MUX:11:MUXI\|o_O~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161671314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.242      0.139 RR  CELL  JalWrite\|\\G_NBit_MUX:11:MUXI\|o_O~1\|combout " "     3.242      0.139 RR  CELL  JalWrite\|\\G_NBit_MUX:11:MUXI\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161671314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.242      0.000 RR    IC  Execute\|\\G_NBit_DFFG:11:dffgcomponent\|s_Q\|d " "     3.242      0.000 RR    IC  Execute\|\\G_NBit_DFFG:11:dffgcomponent\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161671314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.304      0.062 RR  CELL  n_bit_reg:Execute\|dffg:\\G_NBit_DFFG:11:dffgcomponent\|s_Q " "     3.304      0.062 RR  CELL  n_bit_reg:Execute\|dffg:\\G_NBit_DFFG:11:dffgcomponent\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161671314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161671314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161671314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161671314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161671314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161671314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161671314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.764      2.764  R        clock network delay " "     2.764      2.764  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161671314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.736     -0.028           clock pessimism removed " "     2.736     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161671314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.736      0.000           clock uncertainty " "     2.736      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161671314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.907      0.171      uTh  n_bit_reg:Execute\|dffg:\\G_NBit_DFFG:11:dffgcomponent\|s_Q " "     2.907      0.171      uTh  n_bit_reg:Execute\|dffg:\\G_NBit_DFFG:11:dffgcomponent\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161671314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161671314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.304 " "Data Arrival Time  :     3.304" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161671314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.907 " "Data Required Time :     2.907" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161671314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.397  " "Slack              :     0.397 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161671314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161671314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161671314 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715161671314 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1715161671316 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.515 " "Worst-case setup slack is 9.515" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715161672738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715161672738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.515               0.000 iCLK  " "    9.515               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715161672738 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715161672738 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.190 " "Worst-case hold slack is 0.190" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715161672995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715161672995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.190               0.000 iCLK  " "    0.190               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715161672995 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715161672995 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715161673000 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715161673004 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.371 " "Worst-case minimum pulse width slack is 9.371" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715161673038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715161673038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.371               0.000 iCLK  " "    9.371               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715161673038 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715161673038 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 9.515 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 9.515" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675078 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675078 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675078 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715161675078 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 9.515  " "Path #1: Setup slack is 9.515 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a21~porta_we_reg " "From Node    : mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a21~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : PC:PC1\|n_bit_reg:reg\|dffg:\\G_NBit_DFFG:15:dffgcomponent\|s_Q " "To Node      : PC:PC1\|n_bit_reg:reg\|dffg:\\G_NBit_DFFG:15:dffgcomponent\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.828      1.828  R        clock network delay " "     1.828      1.828  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.956      0.128     uTco  mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a21~porta_we_reg " "     1.956      0.128     uTco  mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a21~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.090      1.134 RF  CELL  IMem\|ram_rtl_0\|auto_generated\|ram_block1a21\|portadataout\[1\] " "     3.090      1.134 RF  CELL  IMem\|ram_rtl_0\|auto_generated\|ram_block1a21\|portadataout\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.330      0.240 FF    IC  IMem\|ram~53\|datad " "     3.330      0.240 FF    IC  IMem\|ram~53\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.393      0.063 FF  CELL  IMem\|ram~53\|combout " "     3.393      0.063 FF  CELL  IMem\|ram~53\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.973      0.580 FF    IC  RegisterFile\|RSMux\|Mux30~4\|datac " "     3.973      0.580 FF    IC  RegisterFile\|RSMux\|Mux30~4\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.106      0.133 FF  CELL  RegisterFile\|RSMux\|Mux30~4\|combout " "     4.106      0.133 FF  CELL  RegisterFile\|RSMux\|Mux30~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.215      0.109 FF    IC  RegisterFile\|RSMux\|Mux30~5\|datad " "     4.215      0.109 FF    IC  RegisterFile\|RSMux\|Mux30~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.278      0.063 FF  CELL  RegisterFile\|RSMux\|Mux30~5\|combout " "     4.278      0.063 FF  CELL  RegisterFile\|RSMux\|Mux30~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.676      0.398 FF    IC  RegisterFile\|RSMux\|Mux30~7\|datad " "     4.676      0.398 FF    IC  RegisterFile\|RSMux\|Mux30~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.739      0.063 FF  CELL  RegisterFile\|RSMux\|Mux30~7\|combout " "     4.739      0.063 FF  CELL  RegisterFile\|RSMux\|Mux30~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.848      0.109 FF    IC  RegisterFile\|RSMux\|Mux30~23\|datad " "     4.848      0.109 FF    IC  RegisterFile\|RSMux\|Mux30~23\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.911      0.063 FF  CELL  RegisterFile\|RSMux\|Mux30~23\|combout " "     4.911      0.063 FF  CELL  RegisterFile\|RSMux\|Mux30~23\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.021      0.110 FF    IC  RegisterFile\|RSMux\|Mux30~24\|datad " "     5.021      0.110 FF    IC  RegisterFile\|RSMux\|Mux30~24\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.084      0.063 FF  CELL  RegisterFile\|RSMux\|Mux30~24\|combout " "     5.084      0.063 FF  CELL  RegisterFile\|RSMux\|Mux30~24\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.395      0.311 FF    IC  RegisterFile\|RSMux\|Mux30~21\|datad " "     5.395      0.311 FF    IC  RegisterFile\|RSMux\|Mux30~21\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.458      0.063 FF  CELL  RegisterFile\|RSMux\|Mux30~21\|combout " "     5.458      0.063 FF  CELL  RegisterFile\|RSMux\|Mux30~21\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.993      0.535 FF    IC  Comparator\|adder\|\\G_NBit_fulladder:4:fulladderi\|x2\|o_F~1\|dataa " "     5.993      0.535 FF    IC  Comparator\|adder\|\\G_NBit_fulladder:4:fulladderi\|x2\|o_F~1\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.206      0.213 FR  CELL  Comparator\|adder\|\\G_NBit_fulladder:4:fulladderi\|x2\|o_F~1\|combout " "     6.206      0.213 FR  CELL  Comparator\|adder\|\\G_NBit_fulladder:4:fulladderi\|x2\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.297      0.091 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:4:fulladderi\|x2\|o_F~2\|datad " "     6.297      0.091 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:4:fulladderi\|x2\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.365      0.068 RR  CELL  Comparator\|adder\|\\G_NBit_fulladder:4:fulladderi\|x2\|o_F~2\|combout " "     6.365      0.068 RR  CELL  Comparator\|adder\|\\G_NBit_fulladder:4:fulladderi\|x2\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.468      0.103 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:4:fulladderi\|o1\|o_F~0\|datad " "     6.468      0.103 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:4:fulladderi\|o1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.536      0.068 RR  CELL  Comparator\|adder\|\\G_NBit_fulladder:4:fulladderi\|o1\|o_F~0\|combout " "     6.536      0.068 RR  CELL  Comparator\|adder\|\\G_NBit_fulladder:4:fulladderi\|o1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.628      0.092 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:4:fulladderi\|o1\|o_F~1\|datad " "     6.628      0.092 RR    IC  Comparator\|adder\|\\G_NBit_fulladder:4:fulladderi\|o1\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.694      0.066 RF  CELL  Comparator\|adder\|\\G_NBit_fulladder:4:fulladderi\|o1\|o_F~1\|combout " "     6.694      0.066 RF  CELL  Comparator\|adder\|\\G_NBit_fulladder:4:fulladderi\|o1\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.819      0.125 FF    IC  Comparator\|adder\|\\G_NBit_fulladder:9:fulladderi\|a2\|o_F~1\|datac " "     6.819      0.125 FF    IC  Comparator\|adder\|\\G_NBit_fulladder:9:fulladderi\|a2\|o_F~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.952      0.133 FF  CELL  Comparator\|adder\|\\G_NBit_fulladder:9:fulladderi\|a2\|o_F~1\|combout " "     6.952      0.133 FF  CELL  Comparator\|adder\|\\G_NBit_fulladder:9:fulladderi\|a2\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.058      0.106 FF    IC  Comparator\|adder\|\\G_NBit_fulladder:9:fulladderi\|a2\|o_F~2\|datad " "     7.058      0.106 FF    IC  Comparator\|adder\|\\G_NBit_fulladder:9:fulladderi\|a2\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.121      0.063 FF  CELL  Comparator\|adder\|\\G_NBit_fulladder:9:fulladderi\|a2\|o_F~2\|combout " "     7.121      0.063 FF  CELL  Comparator\|adder\|\\G_NBit_fulladder:9:fulladderi\|a2\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.228      0.107 FF    IC  Comparator\|adder\|\\G_NBit_fulladder:9:fulladderi\|a2\|o_F~3\|datad " "     7.228      0.107 FF    IC  Comparator\|adder\|\\G_NBit_fulladder:9:fulladderi\|a2\|o_F~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.291      0.063 FF  CELL  Comparator\|adder\|\\G_NBit_fulladder:9:fulladderi\|a2\|o_F~3\|combout " "     7.291      0.063 FF  CELL  Comparator\|adder\|\\G_NBit_fulladder:9:fulladderi\|a2\|o_F~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.412      0.121 FF    IC  Comparator\|adder\|\\G_NBit_fulladder:12:fulladderi\|a2\|o_F~1\|datad " "     7.412      0.121 FF    IC  Comparator\|adder\|\\G_NBit_fulladder:12:fulladderi\|a2\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.475      0.063 FF  CELL  Comparator\|adder\|\\G_NBit_fulladder:12:fulladderi\|a2\|o_F~1\|combout " "     7.475      0.063 FF  CELL  Comparator\|adder\|\\G_NBit_fulladder:12:fulladderi\|a2\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.582      0.107 FF    IC  Comparator\|adder\|\\G_NBit_fulladder:12:fulladderi\|a2\|o_F~2\|datad " "     7.582      0.107 FF    IC  Comparator\|adder\|\\G_NBit_fulladder:12:fulladderi\|a2\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.645      0.063 FF  CELL  Comparator\|adder\|\\G_NBit_fulladder:12:fulladderi\|a2\|o_F~2\|combout " "     7.645      0.063 FF  CELL  Comparator\|adder\|\\G_NBit_fulladder:12:fulladderi\|a2\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.753      0.108 FF    IC  Comparator\|adder\|\\G_NBit_fulladder:12:fulladderi\|a2\|o_F~3\|datad " "     7.753      0.108 FF    IC  Comparator\|adder\|\\G_NBit_fulladder:12:fulladderi\|a2\|o_F~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.816      0.063 FF  CELL  Comparator\|adder\|\\G_NBit_fulladder:12:fulladderi\|a2\|o_F~3\|combout " "     7.816      0.063 FF  CELL  Comparator\|adder\|\\G_NBit_fulladder:12:fulladderi\|a2\|o_F~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.938      0.122 FF    IC  Comparator\|adder\|\\G_NBit_fulladder:15:fulladderi\|a2\|o_F~0\|datac " "     7.938      0.122 FF    IC  Comparator\|adder\|\\G_NBit_fulladder:15:fulladderi\|a2\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.071      0.133 FF  CELL  Comparator\|adder\|\\G_NBit_fulladder:15:fulladderi\|a2\|o_F~0\|combout " "     8.071      0.133 FF  CELL  Comparator\|adder\|\\G_NBit_fulladder:15:fulladderi\|a2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.186      0.115 FF    IC  Comparator\|adder\|\\G_NBit_fulladder:15:fulladderi\|a2\|o_F~2\|datad " "     8.186      0.115 FF    IC  Comparator\|adder\|\\G_NBit_fulladder:15:fulladderi\|a2\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.249      0.063 FF  CELL  Comparator\|adder\|\\G_NBit_fulladder:15:fulladderi\|a2\|o_F~2\|combout " "     8.249      0.063 FF  CELL  Comparator\|adder\|\\G_NBit_fulladder:15:fulladderi\|a2\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.368      0.119 FF    IC  Comparator\|adder\|\\G_NBit_fulladder:18:fulladderi\|a2\|o_F~0\|datad " "     8.368      0.119 FF    IC  Comparator\|adder\|\\G_NBit_fulladder:18:fulladderi\|a2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.431      0.063 FF  CELL  Comparator\|adder\|\\G_NBit_fulladder:18:fulladderi\|a2\|o_F~0\|combout " "     8.431      0.063 FF  CELL  Comparator\|adder\|\\G_NBit_fulladder:18:fulladderi\|a2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.629      0.198 FF    IC  Comparator\|adder\|\\G_NBit_fulladder:18:fulladderi\|a2\|o_F~2\|datad " "     8.629      0.198 FF    IC  Comparator\|adder\|\\G_NBit_fulladder:18:fulladderi\|a2\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.692      0.063 FF  CELL  Comparator\|adder\|\\G_NBit_fulladder:18:fulladderi\|a2\|o_F~2\|combout " "     8.692      0.063 FF  CELL  Comparator\|adder\|\\G_NBit_fulladder:18:fulladderi\|a2\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.813      0.121 FF    IC  Comparator\|adder\|\\G_NBit_fulladder:21:fulladderi\|a2\|o_F~0\|datad " "     8.813      0.121 FF    IC  Comparator\|adder\|\\G_NBit_fulladder:21:fulladderi\|a2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.876      0.063 FF  CELL  Comparator\|adder\|\\G_NBit_fulladder:21:fulladderi\|a2\|o_F~0\|combout " "     8.876      0.063 FF  CELL  Comparator\|adder\|\\G_NBit_fulladder:21:fulladderi\|a2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.986      0.110 FF    IC  Comparator\|adder\|\\G_NBit_fulladder:21:fulladderi\|a2\|o_F~1\|datad " "     8.986      0.110 FF    IC  Comparator\|adder\|\\G_NBit_fulladder:21:fulladderi\|a2\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.049      0.063 FF  CELL  Comparator\|adder\|\\G_NBit_fulladder:21:fulladderi\|a2\|o_F~1\|combout " "     9.049      0.063 FF  CELL  Comparator\|adder\|\\G_NBit_fulladder:21:fulladderi\|a2\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.169      0.120 FF    IC  Comparator\|adder\|\\G_NBit_fulladder:24:fulladderi\|a2\|o_F~0\|datad " "     9.169      0.120 FF    IC  Comparator\|adder\|\\G_NBit_fulladder:24:fulladderi\|a2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.232      0.063 FF  CELL  Comparator\|adder\|\\G_NBit_fulladder:24:fulladderi\|a2\|o_F~0\|combout " "     9.232      0.063 FF  CELL  Comparator\|adder\|\\G_NBit_fulladder:24:fulladderi\|a2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.352      0.120 FF    IC  Comparator\|adder\|\\G_NBit_fulladder:24:fulladderi\|a2\|o_F~2\|datad " "     9.352      0.120 FF    IC  Comparator\|adder\|\\G_NBit_fulladder:24:fulladderi\|a2\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.415      0.063 FF  CELL  Comparator\|adder\|\\G_NBit_fulladder:24:fulladderi\|a2\|o_F~2\|combout " "     9.415      0.063 FF  CELL  Comparator\|adder\|\\G_NBit_fulladder:24:fulladderi\|a2\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.536      0.121 FF    IC  Comparator\|adder\|\\G_NBit_fulladder:27:fulladderi\|a2\|o_F~0\|datad " "     9.536      0.121 FF    IC  Comparator\|adder\|\\G_NBit_fulladder:27:fulladderi\|a2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.599      0.063 FF  CELL  Comparator\|adder\|\\G_NBit_fulladder:27:fulladderi\|a2\|o_F~0\|combout " "     9.599      0.063 FF  CELL  Comparator\|adder\|\\G_NBit_fulladder:27:fulladderi\|a2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.708      0.109 FF    IC  Comparator\|adder\|\\G_NBit_fulladder:27:fulladderi\|a2\|o_F~1\|datad " "     9.708      0.109 FF    IC  Comparator\|adder\|\\G_NBit_fulladder:27:fulladderi\|a2\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.771      0.063 FF  CELL  Comparator\|adder\|\\G_NBit_fulladder:27:fulladderi\|a2\|o_F~1\|combout " "     9.771      0.063 FF  CELL  Comparator\|adder\|\\G_NBit_fulladder:27:fulladderi\|a2\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.895      0.124 FF    IC  Comparator\|adder\|\\G_NBit_fulladder:28:fulladderi\|o1\|o_F\|datad " "     9.895      0.124 FF    IC  Comparator\|adder\|\\G_NBit_fulladder:28:fulladderi\|o1\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.958      0.063 FF  CELL  Comparator\|adder\|\\G_NBit_fulladder:28:fulladderi\|o1\|o_F\|combout " "     9.958      0.063 FF  CELL  Comparator\|adder\|\\G_NBit_fulladder:28:fulladderi\|o1\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.309      0.351 FF    IC  Equal3~21\|datad " "    10.309      0.351 FF    IC  Equal3~21\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.372      0.063 FF  CELL  Equal3~21\|combout " "    10.372      0.063 FF  CELL  Equal3~21\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.731      0.359 FF    IC  Equal3~22\|datad " "    10.731      0.359 FF    IC  Equal3~22\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.794      0.063 FF  CELL  Equal3~22\|combout " "    10.794      0.063 FF  CELL  Equal3~22\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.902      0.108 FF    IC  s_BranchYesOrNo~1\|datad " "    10.902      0.108 FF    IC  s_BranchYesOrNo~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.965      0.063 FF  CELL  s_BranchYesOrNo~1\|combout " "    10.965      0.063 FF  CELL  s_BranchYesOrNo~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.072      0.107 FF    IC  s_BranchYesOrNo~2\|datad " "    11.072      0.107 FF    IC  s_BranchYesOrNo~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.135      0.063 FF  CELL  s_BranchYesOrNo~2\|combout " "    11.135      0.063 FF  CELL  s_BranchYesOrNo~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.262      0.127 FF    IC  jrSelect\|\\G_NBit_MUX:22:MUXI\|o_O~0\|datad " "    11.262      0.127 FF    IC  jrSelect\|\\G_NBit_MUX:22:MUXI\|o_O~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.325      0.063 FF  CELL  jrSelect\|\\G_NBit_MUX:22:MUXI\|o_O~0\|combout " "    11.325      0.063 FF  CELL  jrSelect\|\\G_NBit_MUX:22:MUXI\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.952      0.627 FF    IC  jrSelect\|\\G_NBit_MUX:15:MUXI\|o_O~3\|datad " "    11.952      0.627 FF    IC  jrSelect\|\\G_NBit_MUX:15:MUXI\|o_O~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.015      0.063 FF  CELL  jrSelect\|\\G_NBit_MUX:15:MUXI\|o_O~3\|combout " "    12.015      0.063 FF  CELL  jrSelect\|\\G_NBit_MUX:15:MUXI\|o_O~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.124      0.109 FF    IC  jrSelect\|\\G_NBit_MUX:15:MUXI\|o_O~4\|datad " "    12.124      0.109 FF    IC  jrSelect\|\\G_NBit_MUX:15:MUXI\|o_O~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.187      0.063 FF  CELL  jrSelect\|\\G_NBit_MUX:15:MUXI\|o_O~4\|combout " "    12.187      0.063 FF  CELL  jrSelect\|\\G_NBit_MUX:15:MUXI\|o_O~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.187      0.000 FF    IC  PC1\|reg\|\\G_NBit_DFFG:15:dffgcomponent\|s_Q\|d " "    12.187      0.000 FF    IC  PC1\|reg\|\\G_NBit_DFFG:15:dffgcomponent\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.237      0.050 FF  CELL  PC:PC1\|n_bit_reg:reg\|dffg:\\G_NBit_DFFG:15:dffgcomponent\|s_Q " "    12.237      0.050 FF  CELL  PC:PC1\|n_bit_reg:reg\|dffg:\\G_NBit_DFFG:15:dffgcomponent\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.745      1.745  R        clock network delay " "    21.745      1.745  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.765      0.020           clock pessimism removed " "    21.765      0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.745     -0.020           clock uncertainty " "    21.745     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.752      0.007     uTsu  PC:PC1\|n_bit_reg:reg\|dffg:\\G_NBit_DFFG:15:dffgcomponent\|s_Q " "    21.752      0.007     uTsu  PC:PC1\|n_bit_reg:reg\|dffg:\\G_NBit_DFFG:15:dffgcomponent\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    12.237 " "Data Arrival Time  :    12.237" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.752 " "Data Required Time :    21.752" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     9.515  " "Slack              :     9.515 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675079 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715161675079 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.190 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.190" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675395 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675395 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675395 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715161675395 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.190  " "Path #1: Hold slack is 0.190 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675395 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : n_bit_reg:Decode\|dffg:\\G_NBit_DFFG:43:dffgcomponent\|s_Q " "From Node    : n_bit_reg:Decode\|dffg:\\G_NBit_DFFG:43:dffgcomponent\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675395 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : n_bit_reg:Execute\|dffg:\\G_NBit_DFFG:11:dffgcomponent\|s_Q " "To Node      : n_bit_reg:Execute\|dffg:\\G_NBit_DFFG:11:dffgcomponent\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675395 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675395 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675395 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675395 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675395 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675395 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675395 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675395 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675395 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.548      1.548  R        clock network delay " "     1.548      1.548  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675395 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.653      0.105     uTco  n_bit_reg:Decode\|dffg:\\G_NBit_DFFG:43:dffgcomponent\|s_Q " "     1.653      0.105     uTco  n_bit_reg:Decode\|dffg:\\G_NBit_DFFG:43:dffgcomponent\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675395 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.653      0.000 RR  CELL  Decode\|\\G_NBit_DFFG:43:dffgcomponent\|s_Q\|q " "     1.653      0.000 RR  CELL  Decode\|\\G_NBit_DFFG:43:dffgcomponent\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675395 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.766      0.113 RR    IC  JalWrite\|\\G_NBit_MUX:11:MUXI\|o_O~1\|datad " "     1.766      0.113 RR    IC  JalWrite\|\\G_NBit_MUX:11:MUXI\|o_O~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675395 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.831      0.065 RR  CELL  JalWrite\|\\G_NBit_MUX:11:MUXI\|o_O~1\|combout " "     1.831      0.065 RR  CELL  JalWrite\|\\G_NBit_MUX:11:MUXI\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675395 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.831      0.000 RR    IC  Execute\|\\G_NBit_DFFG:11:dffgcomponent\|s_Q\|d " "     1.831      0.000 RR    IC  Execute\|\\G_NBit_DFFG:11:dffgcomponent\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675395 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.862      0.031 RR  CELL  n_bit_reg:Execute\|dffg:\\G_NBit_DFFG:11:dffgcomponent\|s_Q " "     1.862      0.031 RR  CELL  n_bit_reg:Execute\|dffg:\\G_NBit_DFFG:11:dffgcomponent\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675395 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675395 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675395 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675395 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675395 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675395 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675395 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.608      1.608  R        clock network delay " "     1.608      1.608  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675395 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.588     -0.020           clock pessimism removed " "     1.588     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675395 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.588      0.000           clock uncertainty " "     1.588      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675395 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.672      0.084      uTh  n_bit_reg:Execute\|dffg:\\G_NBit_DFFG:11:dffgcomponent\|s_Q " "     1.672      0.084      uTh  n_bit_reg:Execute\|dffg:\\G_NBit_DFFG:11:dffgcomponent\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675395 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675395 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.862 " "Data Arrival Time  :     1.862" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675395 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.672 " "Data Required Time :     1.672" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675395 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.190  " "Slack              :     0.190 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675395 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675395 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1715161675395 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715161675395 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1715161675867 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1715161675882 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1348 " "Peak virtual memory: 1348 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715161676160 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May  8 04:47:56 2024 " "Processing ended: Wed May  8 04:47:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715161676160 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715161676160 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715161676160 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1715161676160 ""}
