
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Fri Oct 25 04:08:43 CDT 2019
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/home/shuang91/code/logicpy/ip/conv2d'
Sourcing Tcl script './tcl_scripts/run_hls_80.tcl'
INFO: [HLS 200-10] Creating and opening project '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d/solution80'.
INFO: [HLS 200-10] Cleaning up the solution database.

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Fri Oct 25 04:08:43 CDT 2019
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/home/shuang91/code/logicpy/ip/conv2d'
Sourcing Tcl script './tcl_scripts/run_hls_76.tcl'
INFO: [HLS 200-10] Opening project '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d/solution76'.
INFO: [HLS 200-10] Cleaning up the solution database.

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Fri Oct 25 04:08:43 CDT 2019
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/home/shuang91/code/logicpy/ip/conv2d'
Sourcing Tcl script './tcl_scripts/run_hls_75.tcl'
INFO: [HLS 200-10] Opening project '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d/solution75'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Fri Oct 25 04:08:43 CDT 2019

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/home/shuang91/code/logicpy/ip/conv2d'
Sourcing Tcl script './tcl_scripts/run_hls_78.tcl'
INFO: [HLS 200-10] Opening project '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d/solution78'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Fri Oct 25 04:08:44 CDT 2019
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/home/shuang91/code/logicpy/ip/conv2d'
Sourcing Tcl script './tcl_scripts/run_hls_77.tcl'
INFO: [HLS 200-10] Opening project '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d/solution77'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Fri Oct 25 04:08:44 CDT 2019
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/home/shuang91/code/logicpy/ip/conv2d'
Sourcing Tcl script './tcl_scripts/run_hls_79.tcl'
INFO: [HLS 200-10] Opening project '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d/solution79'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 8275 ; free virtual = 33956
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 8275 ; free virtual = 33956
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 8288 ; free virtual = 33968
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 8287 ; free virtual = 33968
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 8291 ; free virtual = 33972
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 8291 ; free virtual = 33972
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 8293 ; free virtual = 33973
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 8293 ; free virtual = 33973
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 8298 ; free virtual = 33979
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 8298 ; free virtual = 33979
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 8295 ; free virtual = 33976
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 8295 ; free virtual = 33976
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 8278 ; free virtual = 33959
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 8277 ; free virtual = 33958
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'hmap_i1' (conv2d.cpp:6) in function 'conv2d' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'hmap_i2' (conv2d.cpp:7) in function 'conv2d' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d' completely with a factor of 3.
INFO: [XFORM 203-501] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d(float (*) [240], float (*) [3], float (*) [240])': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=3).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 8276 ; free virtual = 33957
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 8274 ; free virtual = 33955
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'dot_i5' (conv2d.cpp:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'hmap_i1' (conv2d.cpp:6) in function 'conv2d' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'hmap_i2' (conv2d.cpp:7) in function 'conv2d' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d' completely with a factor of 3.
INFO: [XFORM 203-501] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d(float (*) [240], float (*) [3], float (*) [240])': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=3).
INFO: [XFORM 203-501] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d(float (*) [240], float (*) [3], float (*) [240])': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=3).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 8275 ; free virtual = 33956
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-501] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d(float (*) [240], float (*) [3], float (*) [240])': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=3).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 8286 ; free virtual = 33967
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 8286 ; free virtual = 33967
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 8269 ; free virtual = 33950
INFO: [XFORM 203-501] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=3).
INFO: [XFORM 203-501] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=3).
INFO: [XFORM 203-501] Unrolling loop 'hmap_i1' (conv2d.cpp:6) in function 'conv2d' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'hmap_i2' (conv2d.cpp:7) in function 'conv2d' partially with a factor of 4.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 8279 ; free virtual = 33960
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-489] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d' completely with a factor of 3.
INFO: [XFORM 203-501] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=3).
INFO: [XFORM 203-501] Unrolling loop 'hmap_i1' (conv2d.cpp:6) in function 'conv2d' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'hmap_i2' (conv2d.cpp:7) in function 'conv2d' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d(float (*) [240], float (*) [3], float (*) [240])': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=3).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 8288 ; free virtual = 33969
INFO: [HLS 200-489] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 8286 ; free virtual = 33967
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 8285 ; free virtual = 33965
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'dot_i5' (conv2d.cpp:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'hmap_i1' (conv2d.cpp:6) in function 'conv2d' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'hmap_i2' (conv2d.cpp:7) in function 'conv2d' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=3).
INFO: [XFORM 203-501] Unrolling loop 'hmap_i1' (conv2d.cpp:6) in function 'conv2d' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'hmap_i2' (conv2d.cpp:7) in function 'conv2d' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 8260 ; free virtual = 33941
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'hmap_i2' (conv2d.cpp:7:51) in function 'conv2d' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'hmap_i2' (conv2d.cpp:7:51) in function 'conv2d' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'hmap_i2' (conv2d.cpp:7:51) in function 'conv2d' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'hmap_i2' (conv2d.cpp:7:51) in function 'conv2d' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'hmap_i1' (conv2d.cpp:6:49) in function 'conv2d' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 8239 ; free virtual = 33920
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'hmap_i2' (conv2d.cpp:7:51) in function 'conv2d' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'hmap_i2' (conv2d.cpp:7:51) in function 'conv2d' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'hmap_i2' (conv2d.cpp:7:51) in function 'conv2d' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'hmap_i2' (conv2d.cpp:7:51) in function 'conv2d' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'hmap_i1' (conv2d.cpp:6:49) in function 'conv2d' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 8236 ; free virtual = 33917
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 8200 ; free virtual = 33881
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'hmap_i2' (conv2d.cpp:7:51) in function 'conv2d' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'hmap_i2' (conv2d.cpp:7:51) in function 'conv2d' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'hmap_i2' (conv2d.cpp:7:51) in function 'conv2d' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'hmap_i2' (conv2d.cpp:7:51) in function 'conv2d' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'hmap_i1' (conv2d.cpp:6:49) in function 'conv2d' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 8182 ; free virtual = 33863
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 8180 ; free virtual = 33862
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'hmap_i2' (conv2d.cpp:7:51) in function 'conv2d' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'hmap_i2' (conv2d.cpp:7:51) in function 'conv2d' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'hmap_i2' (conv2d.cpp:7:51) in function 'conv2d' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'hmap_i2' (conv2d.cpp:7:51) in function 'conv2d' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'hmap_i1' (conv2d.cpp:6:49) in function 'conv2d' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 8180 ; free virtual = 33861
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 8177 ; free virtual = 33857
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 8162 ; free virtual = 33843
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-61] Pipelining loop 'dot_i4'.
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 27, Depth = 44.
INFO: [SCHED 204-61] Pipelining loop 'dot_i4'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 8157 ; free virtual = 33839
INFO: [HLS 200-10] Starting hardware synthesis ...
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_1', conv2d.cpp:11).
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_1', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 27, Depth = 44.
INFO: [SCHED 204-61] Pipelining loop 'dot_i4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_2', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 27, Depth = 44.
INFO: [SCHED 204-61] Pipelining loop 'dot_i4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_3', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 27, Depth = 44.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dot_i4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 27, Depth = 43.
INFO: [SCHED 204-61] Pipelining loop 'dot_i4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_1', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 27, Depth = 43.
INFO: [SCHED 204-61] Pipelining loop 'dot_i4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_2', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 27, Depth = 43.
INFO: [SCHED 204-61] Pipelining loop 'dot_i4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_3', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 27, Depth = 43.
INFO: [SCHED 204-61] Pipelining loop 'dot_i4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 27, Depth = 43.
INFO: [SCHED 204-61] Pipelining loop 'dot_i4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_1', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 27, Depth = 43.
INFO: [SCHED 204-61] Pipelining loop 'dot_i4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_2', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 27, Depth = 43.
INFO: [SCHED 204-61] Pipelining loop 'dot_i4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_3', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 27, Depth = 43.
INFO: [SCHED 204-61] Pipelining loop 'dot_i4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining loop 'dot_i4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 8146 ; free virtual = 33828
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 27, Depth = 43.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 27, Depth = 44.
INFO: [SCHED 204-61] Pipelining loop 'dot_i4'.
INFO: [SCHED 204-61] Pipelining loop 'dot_i4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_1', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 27, Depth = 44.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_1', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining loop 'dot_i4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_2', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 27, Depth = 43.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_2', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining loop 'dot_i4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_2', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 27, Depth = 44.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_2', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining loop 'dot_i4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_3', conv2d.cpp:11).
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_3', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 27, Depth = 44.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_2', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 27, Depth = 43.
INFO: [SCHED 204-61] Pipelining loop 'dot_i4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining loop 'dot_i4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_3', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 27, Depth = 43.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_3', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining loop 'dot_i4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_3', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 27, Depth = 43.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_1', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 27, Depth = 43.
INFO: [SCHED 204-61] Pipelining loop 'dot_i4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_2', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 27, Depth = 43.
INFO: [SCHED 204-61] Pipelining loop 'dot_i4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_3', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining loop 'dot_i4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 27, Depth = 43.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining loop 'dot_i4'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 8125 ; free virtual = 33807
INFO: [HLS 200-10] Starting hardware synthesis ...
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 27, Depth = 44.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining loop 'dot_i4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_1', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 27, Depth = 43.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_1', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 27, Depth = 44.
INFO: [SCHED 204-61] Pipelining loop 'dot_i4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_1', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining loop 'dot_i4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_2', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 27, Depth = 43.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_2', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 27, Depth = 44.
INFO: [SCHED 204-61] Pipelining loop 'dot_i4'.
INFO: [SCHED 204-61] Pipelining loop 'dot_i4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_2', conv2d.cpp:11).
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_2', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 27, Depth = 44.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 27, Depth = 43.
INFO: [SCHED 204-61] Pipelining loop 'dot_i4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining loop 'dot_i4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 27, Depth = 43.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_3', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 27, Depth = 43.
INFO: [SCHED 204-61] Pipelining loop 'dot_i4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_1', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining loop 'dot_i4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_1', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 27, Depth = 43.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_1', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 27, Depth = 43.
INFO: [SCHED 204-61] Pipelining loop 'dot_i4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_1', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining loop 'dot_i4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_2', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 27, Depth = 43.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_1', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 27, Depth = 43.
INFO: [SCHED 204-61] Pipelining loop 'dot_i4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_3', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining loop 'dot_i4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_2', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 27, Depth = 43.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_2', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 27, Depth = 43.
INFO: [SCHED 204-61] Pipelining loop 'dot_i4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining loop 'dot_i4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_3', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 27, Depth = 43.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_3', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining loop 'dot_i4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_1', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 27, Depth = 43.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_1', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 27, Depth = 43.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [SCHED 204-61] Pipelining loop 'dot_i4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_2', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 27, Depth = 43.
INFO: [SCHED 204-61] Pipelining loop 'dot_i4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_3', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 27, Depth = 43.
INFO: [SCHED 204-61] Pipelining loop 'dot_i4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 27, Depth = 43.
INFO: [SCHED 204-61] Pipelining loop 'dot_i4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_1', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 27, Depth = 43.
INFO: [SCHED 204-61] Pipelining loop 'dot_i4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_2', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 27, Depth = 43.
INFO: [SCHED 204-61] Pipelining loop 'dot_i4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_3', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 27, Depth = 43.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [SCHED 204-61] Pipelining loop 'dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_s', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_s', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_s', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_s', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_s', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_s', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 25.
INFO: [HLS 200-111]  Elapsed time: 16.96 seconds; current allocated memory: 134.936 MB.
INFO: [SCHED 204-61] Pipelining loop 'dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_011_0_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_0_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_011_0_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_0_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_011_0_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_0_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_011_0_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_0_1', conv2d.cpp:11).
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_011_0_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_0_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_011_0_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_0_1', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_011_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_0_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_011_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_0_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_011_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_0_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_011_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_0_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_011_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_0_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_011_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_0_2', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_011_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_011_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_011_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_011_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_011_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_011_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_1', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_011_1_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_1_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_011_1_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_1_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_011_1_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_1_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_011_1_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_1_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_011_1_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_1_1', conv2d.cpp:11).
INFO: [HLS 200-111]  Elapsed time: 16.87 seconds; current allocated memory: 120.184 MB.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_011_1_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_1_1', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 25.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-434] Only 16 loops out of a total 21 loops have been pipelined in this design.
INFO: [SCHED 204-61] Pipelining loop 'dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_011_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_1_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_011_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_1_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_011_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_1_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_011_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_1_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_011_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_1_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_011_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_1_2', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_011_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_011_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_011_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_011_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_011_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_011_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_2', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_011_2_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_2_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_011_2_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_2_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_011_2_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_2_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_011_2_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_2_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_011_2_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_2_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_011_2_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_2_1', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 25.
INFO: [HLS 200-111]  Elapsed time: 16.91 seconds; current allocated memory: 124.177 MB.
INFO: [SCHED 204-61] Pipelining loop 'dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_011_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_2_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_011_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_2_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_011_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_2_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_011_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_2_2', conv2d.cpp:11).
INFO: [HLS 200-434] Only 0 loops out of a total 53 loops have been pipelined in this design.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_011_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_2_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_011_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_2_2', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_011_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_011_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_011_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_011_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_011_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_3', conv2d.cpp:11).
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_011_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_3', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_011_3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_011_3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_011_3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_011_3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_011_3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_011_3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_3_1', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_011_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_011_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_011_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_011_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_011_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_011_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_3_2', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_116_0_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_0_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_116_0_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_0_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_116_0_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_0_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_116_0_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_0_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_116_0_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_0_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_116_0_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_0_1', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_116_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_0_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_116_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_0_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_116_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_0_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_116_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_0_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_116_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_0_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_116_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_0_2', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_116_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_116_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_116_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_116_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_116_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_116_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_1', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_116_1_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_1_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_116_1_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_1_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_116_1_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_1_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_116_1_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_1_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_116_1_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_1_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_116_1_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_1_1', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_116_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_1_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_116_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_1_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_116_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_1_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_116_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_1_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_116_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_1_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_116_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_1_2', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_116_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_116_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_116_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_116_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_116_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_116_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_2', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 25.
INFO: [HLS 200-111]  Elapsed time: 17.92 seconds; current allocated memory: 120.232 MB.
INFO: [SCHED 204-61] Pipelining loop 'dot_i5'.
INFO: [HLS 200-434] Only 16 loops out of a total 21 loops have been pipelined in this design.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_116_2_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_2_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_116_2_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_2_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_116_2_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_2_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_116_2_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_2_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_116_2_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_2_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_116_2_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_2_1', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_116_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_2_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_116_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_2_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_116_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_2_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_116_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_2_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_116_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_2_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_116_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_2_2', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_116_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_116_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_116_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_116_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_116_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_116_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_3', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_116_3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_116_3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_116_3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_116_3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_116_3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_116_3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_3_1', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_116_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_116_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_116_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_116_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_116_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_116_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_3_2', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 25.
INFO: [HLS 200-111]  Elapsed time: 17.94 seconds; current allocated memory: 120.238 MB.
INFO: [SCHED 204-61] Pipelining loop 'dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
INFO: [HLS 200-434] Only 16 loops out of a total 21 loops have been pipelined in this design.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_2_0_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_0_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_2_0_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_0_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_2_0_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_0_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_2_0_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_0_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_2_0_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_0_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_2_0_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_0_1', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_2_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_0_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_2_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_0_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_2_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_0_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_2_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_0_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_2_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_0_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_2_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_0_2', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_2_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_2_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_2_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_2_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_2_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_2_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_1', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_2_1_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_1_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_2_1_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_1_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_2_1_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_1_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_2_1_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_1_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_2_1_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_1_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_2_1_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_1_1', conv2d.cpp:11).
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 25.
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [SCHED 204-61] Pipelining loop 'dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_2_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_1_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_2_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_1_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_2_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_1_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_2_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_1_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_2_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_1_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_2_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_1_2', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_2', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_2_2_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_2_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_2_2_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_2_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_2_2_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_2_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_2_2_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_2_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_2_2_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_2_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_2_2_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_2_1', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_2_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_2_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_2_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_2_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_2_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_2_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_2_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_2_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_2_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_2_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_2_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_2_2', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_2_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_2_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_2_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_2_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_2_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_2_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_3', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'dot_i5'.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_2_3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_2_3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_2_3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_3_1', conv2d.cpp:11).
INFO: [BIND 205-101] Binding ...
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_2_3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_2_3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_2_3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_3_1', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_2_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_2_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_2_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_2_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_2_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_2_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_3_2', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 25.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [SCHED 204-61] Pipelining loop 'dot_i5'.
INFO: [BIND 205-101] Performing variable lifetime analysis.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_3_0_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_0_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_3_0_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_0_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_3_0_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_0_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_3_0_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_0_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_3_0_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_0_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_3_0_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_0_1', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_3_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_0_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_3_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_0_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_3_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_0_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_3_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_0_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_3_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_0_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_3_0_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_0_2', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_1', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_3_1_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_1_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_3_1_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_1_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_3_1_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_1_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_3_1_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_1_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_3_1_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_1_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_3_1_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_1_1', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_3_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_1_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_3_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_1_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_3_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_1_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_3_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_1_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_3_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_1_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_3_1_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_1_2', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 25.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [SCHED 204-61] Pipelining loop 'dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_2', conv2d.cpp:11).
INFO: [BIND 205-101] Binding ...
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_2', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_3_2_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_2_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_3_2_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_2_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_3_2_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_2_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_3_2_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_2_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_3_2_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_2_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_3_2_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_2_1', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_3_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_2_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_3_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_2_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_3_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_2_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_3_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_2_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_3_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_2_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_3_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_2_2', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 25.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.93 seconds; current allocated memory: 141.470 MB.
INFO: [SCHED 204-61] Pipelining loop 'dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_3_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_3_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_3_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_3_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_3_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_3_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_3', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_3_3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_3_3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_3_3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_3_3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_3_3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_3_3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_3_1', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 25.
INFO: [BIND 205-100] After resource sharing, estimated clock period (4.49028ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fmul' operation ('tmp10', conv2d.cpp:11) (4.49 ns)
INFO: [SCHED 204-61] Pipelining loop 'dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_3_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_3_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_3_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_3_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_3_2', conv2d.cpp:11).
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.57 seconds; current allocated memory: 155.061 MB.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_3_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_3_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_3_2', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 25.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [BIND 205-101] Binding ...
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.59 seconds; current allocated memory: 132.791 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [HLS 200-111]  Elapsed time: 22.91 seconds; current allocated memory: 127.257 MB.
INFO: [HLS 200-434] Only 48 loops out of a total 53 loops have been pipelined in this design.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.76 seconds; current allocated memory: 132.824 MB.
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 4.5 seconds; current allocated memory: 160.749 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [HLS 200-111]  Elapsed time: 6.38 seconds; current allocated memory: 132.829 MB.
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 4.49 seconds; current allocated memory: 158.098 MB.
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 3.69 seconds; current allocated memory: 158.118 MB.
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 7.87 seconds; current allocated memory: 190.342 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 4.79 seconds; current allocated memory: 158.151 MB.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 892.016 ; gain = 192.000 ; free physical = 7686 ; free virtual = 33506
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 31.25 seconds; peak allocated memory: 160.749 MB.
INFO: [Common 17-206] Exiting vivado_hls at Fri Oct 25 04:09:15 2019...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 10.25 seconds; current allocated memory: 148.219 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 956.016 ; gain = 256.000 ; free physical = 7750 ; free virtual = 33605
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 33.68 seconds; peak allocated memory: 158.098 MB.
INFO: [Common 17-206] Exiting vivado_hls at Fri Oct 25 04:09:17 2019...
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 956.016 ; gain = 256.000 ; free physical = 7935 ; free virtual = 33800
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 34.33 seconds; peak allocated memory: 158.118 MB.
INFO: [Common 17-206] Exiting vivado_hls at Fri Oct 25 04:09:17 2019...
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 1020.016 ; gain = 320.000 ; free physical = 8112 ; free virtual = 33980
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 34.83 seconds; peak allocated memory: 190.342 MB.
INFO: [Common 17-206] Exiting vivado_hls at Fri Oct 25 04:09:18 2019...

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Fri Oct 25 04:09:18 CDT 2019
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/home/shuang91/code/logicpy/ip/conv2d'
Sourcing Tcl script './tcl_scripts/run_hls_74.tcl'
INFO: [HLS 200-10] Opening project '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d/solution74'.
INFO: [HLS 200-10] Cleaning up the solution database.

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Fri Oct 25 04:09:20 CDT 2019
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/home/shuang91/code/logicpy/ip/conv2d'
Sourcing Tcl script './tcl_scripts/run_hls_73.tcl'
INFO: [HLS 200-10] Opening project '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d/solution73'.
INFO: [HLS 200-10] Cleaning up the solution database.

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Fri Oct 25 04:09:20 CDT 2019
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 956.016 ; gain = 256.000 ; free physical = 8084 ; free virtual = 33978
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/home/shuang91/code/logicpy/ip/conv2d'
INFO: [HLS 200-112] Total elapsed time: 37.01 seconds; peak allocated memory: 158.151 MB.
INFO: [Common 17-206] Exiting vivado_hls at Fri Oct 25 04:09:20 2019...
Sourcing Tcl script './tcl_scripts/run_hls_72.tcl'
INFO: [HLS 200-10] Opening project '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d/solution72'.
INFO: [HLS 200-10] Cleaning up the solution database.

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Fri Oct 25 04:09:21 CDT 2019
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/home/shuang91/code/logicpy/ip/conv2d'
Sourcing Tcl script './tcl_scripts/run_hls_71.tcl'
INFO: [HLS 200-10] Opening project '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d/solution71'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 5.62 seconds; current allocated memory: 178.591 MB.
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Fri Oct 25 04:09:24 CDT 2019
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/home/shuang91/code/logicpy/ip/conv2d'
Sourcing Tcl script './tcl_scripts/run_hls_70.tcl'
INFO: [HLS 200-10] Opening project '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d/solution70'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9469 ; free virtual = 35215
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9469 ; free virtual = 35215
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d(float (*) [240], float (*) [3], float (*) [240])': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=3).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9465 ; free virtual = 35215
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9463 ; free virtual = 35212
INFO: [XFORM 203-501] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=3).
INFO: [XFORM 203-501] Unrolling loop 'hmap_i1' (conv2d.cpp:6) in function 'conv2d' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'hmap_i2' (conv2d.cpp:7) in function 'conv2d' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9418 ; free virtual = 35167
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9436 ; free virtual = 35188
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9436 ; free virtual = 35188
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9469 ; free virtual = 35219
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9469 ; free virtual = 35219
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9434 ; free virtual = 35189
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9447 ; free virtual = 35202
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9446 ; free virtual = 35202
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9445 ; free virtual = 35200
INFO: [XFORM 203-501] Unrolling loop 'hmap_i1' (conv2d.cpp:6) in function 'conv2d' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'hmap_i2' (conv2d.cpp:7) in function 'conv2d' partially with a factor of 4.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9439 ; free virtual = 35195
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9438 ; free virtual = 35194
INFO: [XFORM 203-501] Unrolling loop 'hmap_i1' (conv2d.cpp:6) in function 'conv2d' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'hmap_i2' (conv2d.cpp:7) in function 'conv2d' partially with a factor of 4.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9374 ; free virtual = 35132
INFO: [XFORM 203-541] Flattening a loop nest 'dot_i4' (conv2d.cpp:9:50) in function 'conv2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'dot_i4' (conv2d.cpp:9:50) in function 'conv2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'dot_i4' (conv2d.cpp:9:50) in function 'conv2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'dot_i4' (conv2d.cpp:9:50) in function 'conv2d'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'hmap_i2' (conv2d.cpp:7:51) in function 'conv2d' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'dot_i4' (conv2d.cpp:9:50) in function 'conv2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'dot_i4' (conv2d.cpp:9:50) in function 'conv2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'dot_i4' (conv2d.cpp:9:50) in function 'conv2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'dot_i4' (conv2d.cpp:9:50) in function 'conv2d'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'hmap_i2' (conv2d.cpp:7:51) in function 'conv2d' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'dot_i4' (conv2d.cpp:9:50) in function 'conv2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'dot_i4' (conv2d.cpp:9:50) in function 'conv2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'dot_i4' (conv2d.cpp:9:50) in function 'conv2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'dot_i4' (conv2d.cpp:9:50) in function 'conv2d'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'hmap_i2' (conv2d.cpp:7:51) in function 'conv2d' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'dot_i4' (conv2d.cpp:9:50) in function 'conv2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'dot_i4' (conv2d.cpp:9:50) in function 'conv2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'dot_i4' (conv2d.cpp:9:50) in function 'conv2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'dot_i4' (conv2d.cpp:9:50) in function 'conv2d'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'hmap_i2' (conv2d.cpp:7:51) in function 'conv2d' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'hmap_i1' (conv2d.cpp:6:49) in function 'conv2d' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9372 ; free virtual = 35130
INFO: [XFORM 203-501] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d(float (*) [240], float (*) [3], float (*) [240])': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=3).
INFO: [XFORM 203-501] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d(float (*) [240], float (*) [3], float (*) [240])': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=3).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9386 ; free virtual = 35144
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9385 ; free virtual = 35144
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'hmap_i2' (conv2d.cpp:7) in function 'conv2d' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'dot_i4' (conv2d.cpp:9) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'dot_i5' (conv2d.cpp:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'hmap_i1' (conv2d.cpp:6) in function 'conv2d' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9325 ; free virtual = 35086
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'hmap_i1' (conv2d.cpp:6:49) in function 'conv2d' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9356 ; free virtual = 35114
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9334 ; free virtual = 35097
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9329 ; free virtual = 35096
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9320 ; free virtual = 35096
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9320 ; free virtual = 35096
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9319 ; free virtual = 35094
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [SCHED 204-61] Pipelining loop 'hmap_i2'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (conv2d.cpp:11) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 18, Depth = 107.
INFO: [SCHED 204-61] Pipelining loop 'hmap_i2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (conv2d.cpp:11) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:43 ; elapsed = 00:00:50 . Memory (MB): peak = 964.023 ; gain = 264.008 ; free physical = 9325 ; free virtual = 35092
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 18, Depth = 107.
INFO: [SCHED 204-61] Pipelining loop 'hmap_i2'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (conv2d.cpp:11) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-112] Total elapsed time: 49.83 seconds; peak allocated memory: 178.591 MB.
INFO: [Common 17-206] Exiting vivado_hls at Fri Oct 25 04:09:33 2019...
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 18, Depth = 107.
INFO: [SCHED 204-61] Pipelining loop 'hmap_i2'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (conv2d.cpp:11) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 18, Depth = 107.
INFO: [SCHED 204-61] Pipelining loop 'dot_i4_dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_s', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_s', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_s', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_s', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_s', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_s', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 27.
INFO: [SCHED 204-61] Pipelining loop 'dot_i4_dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_011_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_011_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_011_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_011_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_011_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_011_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_1', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 27.
INFO: [SCHED 204-61] Pipelining loop 'dot_i4_dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_011_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_011_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_011_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_011_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_011_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_011_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_2', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 27.
INFO: [SCHED 204-61] Pipelining loop 'dot_i4_dot_i5'.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_011_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_011_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_011_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_011_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_011_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_011_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_3', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 27.
INFO: [SCHED 204-61] Pipelining loop 'dot_i4_dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
INFO: [HLS 200-111]  Elapsed time: 15.77 seconds; current allocated memory: 118.723 MB.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 26.
INFO: [HLS 200-434] Only 0 loops out of a total 21 loops have been pipelined in this design.
INFO: [SCHED 204-61] Pipelining loop 'dot_i4_dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_116_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_116_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_116_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_116_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_116_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_116_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_1', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 26.
INFO: [SCHED 204-61] Pipelining loop 'dot_i4_dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_116_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_116_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_116_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_116_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_2', conv2d.cpp:11).
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_116_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_2', conv2d.cpp:11).
INFO: [XFORM 203-501] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d(float (*) [240], float (*) [3], float (*) [240])': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=3).
INFO: [HLS 200-111]  Elapsed time: 14 seconds; current allocated memory: 116.425 MB.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_116_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_2', conv2d.cpp:11).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9552 ; free virtual = 35317
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 26.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [SCHED 204-61] Pipelining loop 'dot_i4_dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_116_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_3', conv2d.cpp:11).
INFO: [HLS 200-434] Only 0 loops out of a total 37 loops have been pipelined in this design.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_116_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_116_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_3', conv2d.cpp:11).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9554 ; free virtual = 35318
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_116_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_116_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_116_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_3', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 26.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'hmap_i2' (conv2d.cpp:7) in function 'conv2d' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'dot_i4' (conv2d.cpp:9) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'dot_i5' (conv2d.cpp:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'hmap_i1' (conv2d.cpp:6) in function 'conv2d' partially with a factor of 4.
INFO: [SCHED 204-61] Pipelining loop 'dot_i4_dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
INFO: [HLS 200-489] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d' completely with a factor of 3.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 26.
INFO: [HLS 200-111]  Elapsed time: 13.36 seconds; current allocated memory: 109.905 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 5 loops have been pipelined in this design.
INFO: [SCHED 204-61] Pipelining loop 'dot_i4_dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_2_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_2_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_2_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_2_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_2_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_2_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_1', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 26.
INFO: [SCHED 204-61] Pipelining loop 'dot_i4_dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_2', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 26.
INFO: [SCHED 204-61] Pipelining loop 'dot_i4_dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_2_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_2_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_2_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_2_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_3', conv2d.cpp:11).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9528 ; free virtual = 35290
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_2_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_2_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_3', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 26.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'hmap_i1' (conv2d.cpp:6:49) in function 'conv2d' : 

more than one sub loop.
INFO: [SCHED 204-61] Pipelining loop 'dot_i4_dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 26.
INFO: [SCHED 204-61] Pipelining loop 'dot_i4_dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_1', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 26.
INFO: [SCHED 204-61] Pipelining loop 'dot_i4_dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_2', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 26.
INFO: [SCHED 204-61] Pipelining loop 'dot_i4_dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_3_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_3_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_3_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_3_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_3_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_3_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_3', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 26.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9457 ; free virtual = 35235
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
WARNING: [SCHED 204-21] Estimated clock period (3.744ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path in module 'conv2d' consists of the following:
	bus access on port 'gmem' (conv2d.cpp:14) [806]  (3.5 ns)
	blocking operation 0.244 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.37 seconds; current allocated memory: 122.845 MB.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [SCHED 204-61] Pipelining loop 'hmap_i2'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (conv2d.cpp:11) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 18, Depth = 107.
INFO: [HLS 200-111]  Elapsed time: 16.12 seconds; current allocated memory: 116.515 MB.
INFO: [SCHED 204-61] Pipelining loop 'hmap_i2'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (conv2d.cpp:11) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-434] Only 16 loops out of a total 21 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 18, Depth = 107.
INFO: [SCHED 204-61] Pipelining loop 'hmap_i2'.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (conv2d.cpp:11) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [BIND 205-101] Binding ...
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 18, Depth = 107.
INFO: [SCHED 204-61] Pipelining loop 'hmap_i2'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (conv2d.cpp:11) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 18, Depth = 107.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.39 seconds; current allocated memory: 129.540 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [BIND 205-100] After resource sharing, estimated clock period (4.2786ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fmul' operation ('tmp1', conv2d.cpp:11) (4.28 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-111]  Elapsed time: 2.49 seconds; current allocated memory: 115.225 MB.
INFO: [HLS 200-111]  Elapsed time: 13.48 seconds; current allocated memory: 109.907 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 5 loops have been pipelined in this design.
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Fri Oct 25 04:09:37 CDT 2019
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/home/shuang91/code/logicpy/ip/conv2d'
Sourcing Tcl script './tcl_scripts/run_hls_69.tcl'
INFO: [HLS 200-10] Opening project '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d/solution69'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 1.57 seconds; current allocated memory: 132.165 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [BIND 205-101] Binding ...
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 1.83 seconds; current allocated memory: 122.871 MB.
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.22 seconds; current allocated memory: 124.346 MB.
INFO: [BIND 205-100] After resource sharing, estimated clock period (4.2786ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fmul' operation ('tmp1', conv2d.cpp:11) (4.28 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.6 seconds; current allocated memory: 115.226 MB.
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 3.96 seconds; current allocated memory: 148.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 1.22 seconds; current allocated memory: 122.888 MB.
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 2.22 seconds; current allocated memory: 136.704 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 892.016 ; gain = 192.000 ; free physical = 9180 ; free virtual = 35045
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 21.85 seconds; peak allocated memory: 132.165 MB.
INFO: [Common 17-206] Exiting vivado_hls at Fri Oct 25 04:09:42 2019...
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 894.023 ; gain = 194.008 ; free physical = 9287 ; free virtual = 35158
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 21.73 seconds; peak allocated memory: 122.871 MB.
INFO: [Common 17-206] Exiting vivado_hls at Fri Oct 25 04:09:43 2019...
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 894.023 ; gain = 194.008 ; free physical = 9282 ; free virtual = 35163
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 21.62 seconds; peak allocated memory: 122.888 MB.
INFO: [Common 17-206] Exiting vivado_hls at Fri Oct 25 04:09:45 2019...

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Fri Oct 25 04:09:46 CDT 2019
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/home/shuang91/code/logicpy/ip/conv2d'
Sourcing Tcl script './tcl_scripts/run_hls_68.tcl'
INFO: [HLS 200-10] Opening project '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d/solution68'.
INFO: [HLS 200-10] Cleaning up the solution database.

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Fri Oct 25 04:09:46 CDT 2019
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/home/shuang91/code/logicpy/ip/conv2d'
Sourcing Tcl script './tcl_scripts/run_hls_67.tcl'
INFO: [HLS 200-10] Opening project '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d/solution67'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9308 ; free virtual = 35191
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9308 ; free virtual = 35192
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 892.016 ; gain = 192.000 ; free physical = 9266 ; free virtual = 35148
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 28.87 seconds; peak allocated memory: 148.385 MB.
INFO: [Common 17-206] Exiting vivado_hls at Fri Oct 25 04:09:47 2019...
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 913.789 ; gain = 213.773 ; free physical = 9409 ; free virtual = 35293
INFO: [XFORM 203-501] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d(float (*) [240], float (*) [3], float (*) [240])': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=3).
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9421 ; free virtual = 35305
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-112] Total elapsed time: 28.28 seconds; peak allocated memory: 136.704 MB.
INFO: [Common 17-206] Exiting vivado_hls at Fri Oct 25 04:09:48 2019...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9384 ; free virtual = 35274
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'hmap_i2' (conv2d.cpp:7) in function 'conv2d' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'dot_i4' (conv2d.cpp:9) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'hmap_i1' (conv2d.cpp:6) in function 'conv2d' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d' completely with a factor of 3.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9519 ; free virtual = 35404
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'hmap_i1' (conv2d.cpp:6:49) in function 'conv2d' : 

more than one sub loop.

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Fri Oct 25 04:09:49 CDT 2019
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/home/shuang91/code/logicpy/ip/conv2d'
Sourcing Tcl script './tcl_scripts/run_hls_66.tcl'
INFO: [HLS 200-10] Opening project '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d/solution66'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9454 ; free virtual = 35339
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [SCHED 204-61] Pipelining loop 'hmap_i2'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (conv2d.cpp:11) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 18, Depth = 107.
INFO: [SCHED 204-61] Pipelining loop 'hmap_i2'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (conv2d.cpp:11) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 18, Depth = 107.
INFO: [SCHED 204-61] Pipelining loop 'hmap_i2'.
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Fri Oct 25 04:09:50 CDT 2019
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (conv2d.cpp:11) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/home/shuang91/code/logicpy/ip/conv2d'
Sourcing Tcl script './tcl_scripts/run_hls_65.tcl'
INFO: [HLS 200-10] Opening project '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d/solution65'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 18, Depth = 107.
INFO: [SCHED 204-61] Pipelining loop 'hmap_i2'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (conv2d.cpp:11) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 18, Depth = 107.
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.07 seconds; current allocated memory: 109.935 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 5 loops have been pipelined in this design.
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Fri Oct 25 04:09:52 CDT 2019
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/home/shuang91/code/logicpy/ip/conv2d'
Sourcing Tcl script './tcl_scripts/run_hls_64.tcl'
INFO: [HLS 200-10] Opening project '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d/solution64'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (4.2786ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fmul' operation ('tmp1', conv2d.cpp:11) (4.28 ns)
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.31 seconds; current allocated memory: 115.240 MB.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 1.69 seconds; current allocated memory: 122.871 MB.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9163 ; free virtual = 35071
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9163 ; free virtual = 35071
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9160 ; free virtual = 35066
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9160 ; free virtual = 35066
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d(float (*) [240], float (*) [3], float (*) [240])': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=3).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9122 ; free virtual = 35030
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9119 ; free virtual = 35027
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'hmap_i2' (conv2d.cpp:7) in function 'conv2d' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'dot_i4' (conv2d.cpp:9) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'dot_i5' (conv2d.cpp:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'hmap_i1' (conv2d.cpp:6) in function 'conv2d' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9083 ; free virtual = 34992
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'hmap_i1' (conv2d.cpp:6:49) in function 'conv2d' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9115 ; free virtual = 35026
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9114 ; free virtual = 35026
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'hmap_i2' (conv2d.cpp:7) in function 'conv2d' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'dot_i4' (conv2d.cpp:9) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'dot_i5' (conv2d.cpp:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'hmap_i1' (conv2d.cpp:6) in function 'conv2d' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9111 ; free virtual = 35021
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'hmap_i1' (conv2d.cpp:6:49) in function 'conv2d' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9086 ; free virtual = 34997
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9104 ; free virtual = 35019
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9104 ; free virtual = 35019
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9100 ; free virtual = 35016
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'hmap_i2'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (conv2d.cpp:11) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 18, Depth = 107.
INFO: [SCHED 204-61] Pipelining loop 'hmap_i2'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (conv2d.cpp:11) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 18, Depth = 107.
INFO: [SCHED 204-61] Pipelining loop 'hmap_i2'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (conv2d.cpp:11) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 894.023 ; gain = 194.008 ; free physical = 9082 ; free virtual = 34999
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 18, Depth = 107.
INFO: [SCHED 204-61] Pipelining loop 'hmap_i2'.
INFO: [HLS 200-112] Total elapsed time: 22.17 seconds; peak allocated memory: 122.871 MB.
INFO: [Common 17-206] Exiting vivado_hls at Fri Oct 25 04:09:59 2019...
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (conv2d.cpp:11) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 18, Depth = 107.
INFO: [SCHED 204-61] Pipelining loop 'hmap_i2'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (conv2d.cpp:11) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 18, Depth = 107.
INFO: [SCHED 204-61] Pipelining loop 'hmap_i2'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (conv2d.cpp:11) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 18, Depth = 107.
INFO: [SCHED 204-61] Pipelining loop 'hmap_i2'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (conv2d.cpp:11) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 18, Depth = 107.
INFO: [SCHED 204-61] Pipelining loop 'hmap_i2'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (conv2d.cpp:11) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 18, Depth = 107.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9222 ; free virtual = 35139
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9220 ; free virtual = 35137
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9231 ; free virtual = 35148
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9231 ; free virtual = 35148
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'hmap_i2' (conv2d.cpp:7) in function 'conv2d' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'dot_i4' (conv2d.cpp:9) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'hmap_i1' (conv2d.cpp:6) in function 'conv2d' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-111]  Elapsed time: 14.13 seconds; current allocated memory: 109.926 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 5 loops have been pipelined in this design.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9202 ; free virtual = 35119
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'hmap_i1' (conv2d.cpp:6:49) in function 'conv2d' : 

more than one sub loop.
INFO: [HLS 200-111]  Elapsed time: 14.02 seconds; current allocated memory: 109.926 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 5 loops have been pipelined in this design.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9194 ; free virtual = 35108
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [XFORM 203-501] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d(float (*) [240], float (*) [3], float (*) [240])': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=3).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9206 ; free virtual = 35120
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9205 ; free virtual = 35119
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'hmap_i2' (conv2d.cpp:7) in function 'conv2d' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'dot_i5' (conv2d.cpp:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'hmap_i1' (conv2d.cpp:6) in function 'conv2d' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9182 ; free virtual = 35097
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'hmap_i1' (conv2d.cpp:6:49) in function 'conv2d' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9195 ; free virtual = 35109
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9195 ; free virtual = 35109
INFO: [HLS 200-10] Starting code transformations ...
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [SCHED 204-61] Pipelining loop 'hmap_i2'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (conv2d.cpp:11) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 18, Depth = 107.
INFO: [SCHED 204-61] Pipelining loop 'hmap_i2'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (conv2d.cpp:11) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 18, Depth = 107.
INFO: [SCHED 204-61] Pipelining loop 'hmap_i2'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (conv2d.cpp:11) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [BIND 205-100] After resource sharing, estimated clock period (4.2786ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fmul' operation ('tmp1', conv2d.cpp:11) (4.28 ns)
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 18, Depth = 107.
INFO: [SCHED 204-61] Pipelining loop 'hmap_i2'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (conv2d.cpp:11) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9183 ; free virtual = 35098
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 18, Depth = 107.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.99 seconds; current allocated memory: 115.247 MB.
INFO: [SCHED 204-11] Finished scheduling.

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9173 ; free virtual = 35089
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9168 ; free virtual = 35084
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'hmap_i2' (conv2d.cpp:7) in function 'conv2d' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'dot_i5' (conv2d.cpp:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'hmap_i1' (conv2d.cpp:6) in function 'conv2d' partially with a factor of 4.
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-489] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Fri Oct 25 04:10:02 CDT 2019
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/home/shuang91/code/logicpy/ip/conv2d'
Sourcing Tcl script './tcl_scripts/run_hls_63.tcl'
INFO: [HLS 200-10] Opening project '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d/solution63'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [SCHED 204-61] Pipelining loop 'hmap_i2'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (conv2d.cpp:11) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-111]  Elapsed time: 13.76 seconds; current allocated memory: 109.908 MB.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9140 ; free virtual = 35057
INFO: [HLS 200-434] Only 4 loops out of a total 5 loops have been pipelined in this design.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'hmap_i1' (conv2d.cpp:6:49) in function 'conv2d' : 

more than one sub loop.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 18, Depth = 107.
INFO: [SCHED 204-61] Pipelining loop 'hmap_i2'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (conv2d.cpp:11) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 18, Depth = 107.
INFO: [SCHED 204-61] Pipelining loop 'hmap_i2'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (conv2d.cpp:11) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 18, Depth = 107.
INFO: [SCHED 204-61] Pipelining loop 'hmap_i2'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (conv2d.cpp:11) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 18, Depth = 107.
INFO: [BIND 205-100] After resource sharing, estimated clock period (4.2786ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fmul' operation ('tmp1', conv2d.cpp:11) (4.28 ns)
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.64 seconds; current allocated memory: 115.230 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9115 ; free virtual = 35036
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 1.54 seconds; current allocated memory: 122.893 MB.
INFO: [HLS 200-111]  Elapsed time: 13.39 seconds; current allocated memory: 109.927 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 5 loops have been pipelined in this design.
INFO: [SCHED 204-61] Pipelining loop 'hmap_i2'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (conv2d.cpp:11) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 18, Depth = 107.
INFO: [SCHED 204-61] Pipelining loop 'hmap_i2'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (conv2d.cpp:11) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 18, Depth = 107.
INFO: [SCHED 204-61] Pipelining loop 'hmap_i2'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (conv2d.cpp:11) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 18, Depth = 107.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Pipelining loop 'hmap_i2'.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (conv2d.cpp:11) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 18, Depth = 107.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [HLS 200-111]  Elapsed time: 12.78 seconds; current allocated memory: 109.959 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] After resource sharing, estimated clock period (4.2786ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fmul' operation ('tmp1', conv2d.cpp:11) (4.28 ns)
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 1.68 seconds; current allocated memory: 122.892 MB.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.41 seconds; current allocated memory: 115.228 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (4.2786ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fmul' operation ('tmp1', conv2d.cpp:11) (4.28 ns)
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.59 seconds; current allocated memory: 115.246 MB.
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 1.57 seconds; current allocated memory: 122.875 MB.
INFO: [BIND 205-100] After resource sharing, estimated clock period (4.2786ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fmul' operation ('tmp1', conv2d.cpp:11) (4.28 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.32 seconds; current allocated memory: 115.263 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 1.4 seconds; current allocated memory: 122.908 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 894.023 ; gain = 194.008 ; free physical = 8947 ; free virtual = 34904
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 21.7 seconds; peak allocated memory: 122.893 MB.
INFO: [Common 17-206] Exiting vivado_hls at Fri Oct 25 04:10:07 2019...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 894.023 ; gain = 194.008 ; free physical = 9099 ; free virtual = 35063
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [HLS 200-112] Total elapsed time: 22.5 seconds; peak allocated memory: 122.892 MB.
INFO: [Common 17-206] Exiting vivado_hls at Fri Oct 25 04:10:09 2019...
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 2.61 seconds; current allocated memory: 122.910 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 894.023 ; gain = 194.008 ; free physical = 9180 ; free virtual = 35154
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 20.95 seconds; peak allocated memory: 122.875 MB.
INFO: [Common 17-206] Exiting vivado_hls at Fri Oct 25 04:10:09 2019...

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Fri Oct 25 04:10:10 CDT 2019
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/home/shuang91/code/logicpy/ip/conv2d'
Sourcing Tcl script './tcl_scripts/run_hls_62.tcl'
INFO: [HLS 200-10] Opening project '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 894.023 ; gain = 194.008 ; free physical = 9238 ; free virtual = 35217
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-10] Creating and opening solution '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d/solution62'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-112] Total elapsed time: 20.76 seconds; peak allocated memory: 122.908 MB.
INFO: [Common 17-206] Exiting vivado_hls at Fri Oct 25 04:10:11 2019...
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9354 ; free virtual = 35344
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9354 ; free virtual = 35344
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Fri Oct 25 04:10:12 CDT 2019
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/home/shuang91/code/logicpy/ip/conv2d'
Sourcing Tcl script './tcl_scripts/run_hls_61.tcl'
INFO: [HLS 200-10] Opening project '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d/solution61'.
INFO: [HLS 200-10] Cleaning up the solution database.

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9229 ; free virtual = 35223
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9222 ; free virtual = 35217
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Fri Oct 25 04:10:13 CDT 2019
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'hmap_i2' (conv2d.cpp:7) in function 'conv2d' for pipelining.
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/home/shuang91/code/logicpy/ip/conv2d'
Sourcing Tcl script './tcl_scripts/run_hls_60.tcl'
INFO: [HLS 200-10] Opening project '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 894.023 ; gain = 194.008 ; free physical = 9218 ; free virtual = 35209
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [XFORM 203-501] Unrolling loop 'hmap_i1' (conv2d.cpp:6) in function 'conv2d' partially with a factor of 4.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-10] Creating and opening solution '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d/solution60'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-489] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-112] Total elapsed time: 21.43 seconds; peak allocated memory: 122.910 MB.
INFO: [Common 17-206] Exiting vivado_hls at Fri Oct 25 04:10:13 2019...
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9336 ; free virtual = 35329
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'hmap_i1' (conv2d.cpp:6:49) in function 'conv2d' : 

more than one sub loop.
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Fri Oct 25 04:10:14 CDT 2019
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/home/shuang91/code/logicpy/ip/conv2d'
Sourcing Tcl script './tcl_scripts/run_hls_59.tcl'
INFO: [HLS 200-10] Opening project '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9271 ; free virtual = 35264
INFO: [HLS 200-10] Creating and opening solution '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d/solution59'.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 
INFO: [SCHED 204-61] Pipelining loop 'hmap_i2'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (conv2d.cpp:11) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 18, Depth = 107.
INFO: [SCHED 204-61] Pipelining loop 'hmap_i2'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (conv2d.cpp:11) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 18, Depth = 107.
INFO: [SCHED 204-61] Pipelining loop 'hmap_i2'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (conv2d.cpp:11) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 18, Depth = 107.
INFO: [SCHED 204-61] Pipelining loop 'hmap_i2'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (conv2d.cpp:11) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 18, Depth = 107.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 
INFO: [HLS 200-111]  Elapsed time: 13.56 seconds; current allocated memory: 109.957 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 5 loops have been pipelined in this design.

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Fri Oct 25 04:10:16 CDT 2019
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/home/shuang91/code/logicpy/ip/conv2d'
Sourcing Tcl script './tcl_scripts/run_hls_58.tcl'
INFO: [HLS 200-10] Opening project '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d/solution58'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [BIND 205-100] After resource sharing, estimated clock period (4.2786ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fmul' operation ('tmp1', conv2d.cpp:11) (4.28 ns)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.36 seconds; current allocated memory: 115.261 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 1.41 seconds; current allocated memory: 122.907 MB.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9033 ; free virtual = 35017
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9033 ; free virtual = 35017
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d(float (*) [240], float (*) [3], float (*) [240])': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=3).
INFO: [XFORM 203-501] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d(float (*) [240], float (*) [3], float (*) [240])': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=3).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9054 ; free virtual = 35039
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9052 ; free virtual = 35037
INFO: [XFORM 203-501] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=3).
INFO: [XFORM 203-501] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=3).
INFO: [XFORM 203-501] Unrolling loop 'hmap_i1' (conv2d.cpp:6) in function 'conv2d' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9016 ; free virtual = 35002
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9024 ; free virtual = 35010
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9024 ; free virtual = 35010
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9017 ; free virtual = 35007
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [XFORM 203-501] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d(float (*) [240], float (*) [3], float (*) [240])': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=3).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9019 ; free virtual = 35009
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9045 ; free virtual = 35034
INFO: [XFORM 203-501] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=3).
INFO: [XFORM 203-501] Unrolling loop 'hmap_i1' (conv2d.cpp:6) in function 'conv2d' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9053 ; free virtual = 35043
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9053 ; free virtual = 35042
INFO: [HLS 200-10] Starting code transformations ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.05 seconds; current allocated memory: 109.362 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9012 ; free virtual = 35006
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'hmap_i2' (conv2d.cpp:7:51) in function 'conv2d' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'hmap_i2' (conv2d.cpp:7:51) in function 'conv2d' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'hmap_i2' (conv2d.cpp:7:51) in function 'conv2d' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'hmap_i2' (conv2d.cpp:7:51) in function 'conv2d' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'hmap_i1' (conv2d.cpp:6:49) in function 'conv2d' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9019 ; free virtual = 35013
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9019 ; free virtual = 35013
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 894.023 ; gain = 194.008 ; free physical = 9015 ; free virtual = 35006
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 20.74 seconds; peak allocated memory: 122.907 MB.
INFO: [Common 17-206] Exiting vivado_hls at Fri Oct 25 04:10:23 2019...
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (4.2786ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fmul' operation ('tmp1', conv2d.cpp:11) (4.28 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 113.684 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9150 ; free virtual = 35144
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [XFORM 203-501] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d(float (*) [240], float (*) [3], float (*) [240])': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=3).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9161 ; free virtual = 35155
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9160 ; free virtual = 35154
INFO: [XFORM 203-501] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=3).
INFO: [XFORM 203-501] Unrolling loop 'hmap_i1' (conv2d.cpp:6) in function 'conv2d' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9129 ; free virtual = 35123
INFO: [SCHED 204-61] Pipelining loop 'dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_s', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_s', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_s', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_s', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_s', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_s', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_011_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_011_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_011_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_011_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_011_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_011_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_1', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_011_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_011_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_011_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_011_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_011_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_011_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_011_2', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
INFO: [XFORM 203-501] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d(float (*) [240], float (*) [3], float (*) [240])': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=3).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9136 ; free virtual = 35131
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 25.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9135 ; free virtual = 35130
INFO: [SCHED 204-61] Pipelining loop 'dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_116_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_116_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_116_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_116_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_1', conv2d.cpp:11).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'dot_i5' (conv2d.cpp:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'hmap_i1' (conv2d.cpp:6) in function 'conv2d' partially with a factor of 4.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_116_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_116_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_1', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'dot_i5'.
INFO: [HLS 200-489] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d' completely with a factor of 3.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_116_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_116_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_116_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_116_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_116_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_116_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_116_2', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_2_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_2_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_2_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_2_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_2_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_2_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_1', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2_2', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_1', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3_2', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 25.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9104 ; free virtual = 35102
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [XFORM 203-541] Flattening a loop nest 'hmap_i2' (conv2d.cpp:7:51) in function 'conv2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'hmap_i2' (conv2d.cpp:7:51) in function 'conv2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'hmap_i2' (conv2d.cpp:7:51) in function 'conv2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'hmap_i2' (conv2d.cpp:7:51) in function 'conv2d'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'hmap_i1' (conv2d.cpp:6:49) in function 'conv2d' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9103 ; free virtual = 35100
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.62 seconds; current allocated memory: 108.868 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 17 loops have been pipelined in this design.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9102 ; free virtual = 35099
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-111]  Elapsed time: 12.45 seconds; current allocated memory: 109.624 MB.
INFO: [HLS 200-434] Only 12 loops out of a total 17 loops have been pipelined in this design.
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 1.35 seconds; current allocated memory: 121.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [SCHED 204-61] Pipelining loop 'hmap_i2_dot_i4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_2', conv2d.cpp:11) and 'select' operation ('select_ln11', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_2', conv2d.cpp:11) and 'select' operation ('select_ln11', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_2', conv2d.cpp:11) and 'select' operation ('select_ln11', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_2', conv2d.cpp:11) and 'select' operation ('select_ln11', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_2', conv2d.cpp:11) and 'select' operation ('select_ln11', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_2', conv2d.cpp:11) and 'select' operation ('select_ln11', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 28, Depth = 50.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 111.809 MB.
INFO: [SCHED 204-61] Pipelining loop 'hmap_i2_dot_i4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_2', conv2d.cpp:11) and 'select' operation ('select_ln11_5', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_2', conv2d.cpp:11) and 'select' operation ('select_ln11_5', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_2', conv2d.cpp:11) and 'select' operation ('select_ln11_5', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_2', conv2d.cpp:11) and 'select' operation ('select_ln11_5', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_2', conv2d.cpp:11) and 'select' operation ('select_ln11_5', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_2', conv2d.cpp:11) and 'select' operation ('select_ln11_5', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 28, Depth = 50.
INFO: [SCHED 204-61] Pipelining loop 'hmap_i2_dot_i4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_2', conv2d.cpp:11) and 'select' operation ('select_ln11_10', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_2', conv2d.cpp:11) and 'select' operation ('select_ln11_10', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_2', conv2d.cpp:11) and 'select' operation ('select_ln11_10', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_2', conv2d.cpp:11) and 'select' operation ('select_ln11_10', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_2', conv2d.cpp:11) and 'select' operation ('select_ln11_10', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_2', conv2d.cpp:11) and 'select' operation ('select_ln11_10', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 28, Depth = 50.
INFO: [SCHED 204-61] Pipelining loop 'hmap_i2_dot_i4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_2', conv2d.cpp:11) and 'select' operation ('select_ln11_15', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_2', conv2d.cpp:11) and 'select' operation ('select_ln11_15', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_2', conv2d.cpp:11) and 'select' operation ('select_ln11_15', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_2', conv2d.cpp:11) and 'select' operation ('select_ln11_15', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_2', conv2d.cpp:11) and 'select' operation ('select_ln11_15', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_2', conv2d.cpp:11) and 'select' operation ('select_ln11_15', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 28, Depth = 50.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [HLS 200-111]  Elapsed time: 11.34 seconds; current allocated memory: 108.305 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 5 loops have been pipelined in this design.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9085 ; free virtual = 35089
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9085 ; free virtual = 35089
INFO: [HLS 200-10] Starting code transformations ...
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 116.935 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.57 seconds; current allocated memory: 113.403 MB.

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Fri Oct 25 04:10:26 CDT 2019
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/home/shuang91/code/logicpy/ip/conv2d'
Sourcing Tcl script './tcl_scripts/run_hls_57.tcl'
INFO: [HLS 200-10] Opening project '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d/solution57'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.12 seconds; current allocated memory: 111.348 MB.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9028 ; free virtual = 35048
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9024 ; free virtual = 35046
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'dot_i5' (conv2d.cpp:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'hmap_i1' (conv2d.cpp:6) in function 'conv2d' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 8989 ; free virtual = 35016
INFO: [XFORM 203-541] Flattening a loop nest 'hmap_i2' (conv2d.cpp:7:51) in function 'conv2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'hmap_i2' (conv2d.cpp:7:51) in function 'conv2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'hmap_i2' (conv2d.cpp:7:51) in function 'conv2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'hmap_i2' (conv2d.cpp:7:51) in function 'conv2d'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'hmap_i1' (conv2d.cpp:6:49) in function 'conv2d' : 

more than one sub loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 1.14 seconds; current allocated memory: 120.261 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 8941 ; free virtual = 34983
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 117.687 MB.
INFO: [SCHED 204-61] Pipelining loop 'hmap_i2_dot_i4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_2', conv2d.cpp:11) and 'select' operation ('select_ln11', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_2', conv2d.cpp:11) and 'select' operation ('select_ln11', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_2', conv2d.cpp:11) and 'select' operation ('select_ln11', conv2d.cpp:11).
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 892.016 ; gain = 192.000 ; free physical = 8921 ; free virtual = 34966
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_2', conv2d.cpp:11) and 'select' operation ('select_ln11', conv2d.cpp:11).
INFO: [HLS 200-112] Total elapsed time: 17.28 seconds; peak allocated memory: 121.719 MB.
INFO: [Common 17-206] Exiting vivado_hls at Fri Oct 25 04:10:27 2019...
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_2', conv2d.cpp:11) and 'select' operation ('select_ln11', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_2', conv2d.cpp:11) and 'select' operation ('select_ln11', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 28, Depth = 50.
INFO: [SCHED 204-61] Pipelining loop 'hmap_i2_dot_i4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_2', conv2d.cpp:11) and 'select' operation ('select_ln11_5', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_2', conv2d.cpp:11) and 'select' operation ('select_ln11_5', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_2', conv2d.cpp:11) and 'select' operation ('select_ln11_5', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_2', conv2d.cpp:11) and 'select' operation ('select_ln11_5', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_2', conv2d.cpp:11) and 'select' operation ('select_ln11_5', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_2', conv2d.cpp:11) and 'select' operation ('select_ln11_5', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 28, Depth = 50.
INFO: [SCHED 204-61] Pipelining loop 'hmap_i2_dot_i4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_2', conv2d.cpp:11) and 'select' operation ('select_ln11_10', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_2', conv2d.cpp:11) and 'select' operation ('select_ln11_10', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_2', conv2d.cpp:11) and 'select' operation ('select_ln11_10', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_2', conv2d.cpp:11) and 'select' operation ('select_ln11_10', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_2', conv2d.cpp:11) and 'select' operation ('select_ln11_10', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_2', conv2d.cpp:11) and 'select' operation ('select_ln11_10', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 28, Depth = 50.
INFO: [SCHED 204-61] Pipelining loop 'hmap_i2_dot_i4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_2', conv2d.cpp:11) and 'select' operation ('select_ln11_15', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_2', conv2d.cpp:11) and 'select' operation ('select_ln11_15', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_2', conv2d.cpp:11) and 'select' operation ('select_ln11_15', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_2', conv2d.cpp:11) and 'select' operation ('select_ln11_15', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_2', conv2d.cpp:11) and 'select' operation ('select_ln11_15', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_2', conv2d.cpp:11) and 'select' operation ('select_ln11_15', conv2d.cpp:11).
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 28, Depth = 50.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 892.016 ; gain = 192.000 ; free physical = 9043 ; free virtual = 35090
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 15.31 seconds; peak allocated memory: 116.935 MB.
INFO: [Common 17-206] Exiting vivado_hls at Fri Oct 25 04:10:28 2019...
INFO: [HLS 200-111]  Elapsed time: 11.87 seconds; current allocated memory: 108.306 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.09 seconds; current allocated memory: 111.334 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 117.658 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 892.016 ; gain = 192.000 ; free physical = 9130 ; free virtual = 35192
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 16.3 seconds; peak allocated memory: 117.687 MB.
INFO: [Common 17-206] Exiting vivado_hls at Fri Oct 25 04:10:30 2019...
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 892.016 ; gain = 192.000 ; free physical = 9277 ; free virtual = 35337
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 18.43 seconds; peak allocated memory: 120.261 MB.
INFO: [Common 17-206] Exiting vivado_hls at Fri Oct 25 04:10:30 2019...

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Fri Oct 25 04:10:31 CDT 2019
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/home/shuang91/code/logicpy/ip/conv2d'
Sourcing Tcl script './tcl_scripts/run_hls_56.tcl'
INFO: [HLS 200-10] Opening project '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d/solution56'.
INFO: [HLS 200-10] Cleaning up the solution database.

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Fri Oct 25 04:10:31 CDT 2019
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/home/shuang91/code/logicpy/ip/conv2d'
Sourcing Tcl script './tcl_scripts/run_hls_55.tcl'
INFO: [HLS 200-10] Opening project '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d/solution55'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 892.016 ; gain = 192.000 ; free physical = 9217 ; free virtual = 35270
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 16.86 seconds; peak allocated memory: 117.658 MB.
INFO: [Common 17-206] Exiting vivado_hls at Fri Oct 25 04:10:33 2019...

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Fri Oct 25 04:10:33 CDT 2019
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/home/shuang91/code/logicpy/ip/conv2d'
Sourcing Tcl script './tcl_scripts/run_hls_54.tcl'
INFO: [HLS 200-10] Opening project '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d/solution54'.
INFO: [HLS 200-10] Cleaning up the solution database.

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Fri Oct 25 04:10:34 CDT 2019
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/home/shuang91/code/logicpy/ip/conv2d'
Sourcing Tcl script './tcl_scripts/run_hls_53.tcl'
INFO: [HLS 200-10] Opening project '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d/solution53'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9166 ; free virtual = 35223
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9166 ; free virtual = 35223
INFO: [HLS 200-10] Starting code transformations ...

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Fri Oct 25 04:10:36 CDT 2019
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/home/shuang91/code/logicpy/ip/conv2d'
Sourcing Tcl script './tcl_scripts/run_hls_52.tcl'
INFO: [HLS 200-10] Opening project '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d/solution52'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9081 ; free virtual = 35138
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9078 ; free virtual = 35136
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'hmap_i1' (conv2d.cpp:6) in function 'conv2d' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9070 ; free virtual = 35127
INFO: [XFORM 203-541] Flattening a loop nest 'hmap_i2' (conv2d.cpp:7:51) in function 'conv2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'hmap_i2' (conv2d.cpp:7:51) in function 'conv2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'hmap_i2' (conv2d.cpp:7:51) in function 'conv2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'hmap_i2' (conv2d.cpp:7:51) in function 'conv2d'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'hmap_i1' (conv2d.cpp:6:49) in function 'conv2d' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9085 ; free virtual = 35146
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 
INFO: [SCHED 204-61] Pipelining loop 'hmap_i2_dot_i4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_2', conv2d.cpp:11) and 'select' operation ('select_ln11', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_2', conv2d.cpp:11) and 'select' operation ('select_ln11', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_2', conv2d.cpp:11) and 'select' operation ('select_ln11', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_2', conv2d.cpp:11) and 'select' operation ('select_ln11', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_2', conv2d.cpp:11) and 'select' operation ('select_ln11', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_011_2', conv2d.cpp:11) and 'select' operation ('select_ln11', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 28, Depth = 50.
INFO: [SCHED 204-61] Pipelining loop 'hmap_i2_dot_i4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_2', conv2d.cpp:11) and 'select' operation ('select_ln11_5', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_2', conv2d.cpp:11) and 'select' operation ('select_ln11_5', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_2', conv2d.cpp:11) and 'select' operation ('select_ln11_5', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_2', conv2d.cpp:11) and 'select' operation ('select_ln11_5', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_2', conv2d.cpp:11) and 'select' operation ('select_ln11_5', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_116_2', conv2d.cpp:11) and 'select' operation ('select_ln11_5', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 28, Depth = 50.
INFO: [SCHED 204-61] Pipelining loop 'hmap_i2_dot_i4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_2', conv2d.cpp:11) and 'select' operation ('select_ln11_10', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_2', conv2d.cpp:11) and 'select' operation ('select_ln11_10', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_2', conv2d.cpp:11) and 'select' operation ('select_ln11_10', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_2', conv2d.cpp:11) and 'select' operation ('select_ln11_10', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_2', conv2d.cpp:11) and 'select' operation ('select_ln11_10', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_2', conv2d.cpp:11) and 'select' operation ('select_ln11_10', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 28, Depth = 50.
INFO: [SCHED 204-61] Pipelining loop 'hmap_i2_dot_i4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_2', conv2d.cpp:11) and 'select' operation ('select_ln11_15', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_2', conv2d.cpp:11) and 'select' operation ('select_ln11_15', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_2', conv2d.cpp:11) and 'select' operation ('select_ln11_15', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_2', conv2d.cpp:11) and 'select' operation ('select_ln11_15', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_2', conv2d.cpp:11) and 'select' operation ('select_ln11_15', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_2', conv2d.cpp:11) and 'select' operation ('select_ln11_15', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 28, Depth = 50.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.58 seconds; current allocated memory: 108.288 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.1 seconds; current allocated memory: 111.332 MB.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9065 ; free virtual = 35128
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9065 ; free virtual = 35128
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9066 ; free virtual = 35131
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9066 ; free virtual = 35131
INFO: [HLS 200-10] Starting code transformations ...
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 117.686 MB.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9008 ; free virtual = 35075
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9007 ; free virtual = 35073
INFO: [XFORM 203-501] Unrolling loop 'hmap_i1' (conv2d.cpp:6) in function 'conv2d' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d(float (*) [240], float (*) [3], float (*) [240])': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=3).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9033 ; free virtual = 35100
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9032 ; free virtual = 35099
INFO: [XFORM 203-501] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=3).
INFO: [XFORM 203-501] Unrolling loop 'hmap_i1' (conv2d.cpp:6) in function 'conv2d' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9010 ; free virtual = 35077
INFO: [XFORM 203-541] Flattening a loop nest 'dot_i4' (conv2d.cpp:9:50) in function 'conv2d'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'hmap_i2' (conv2d.cpp:7:51) in function 'conv2d' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'dot_i4' (conv2d.cpp:9:50) in function 'conv2d'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'hmap_i2' (conv2d.cpp:7:51) in function 'conv2d' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'dot_i4' (conv2d.cpp:9:50) in function 'conv2d'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'hmap_i2' (conv2d.cpp:7:51) in function 'conv2d' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'dot_i4' (conv2d.cpp:9:50) in function 'conv2d'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'hmap_i2' (conv2d.cpp:7:51) in function 'conv2d' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'hmap_i1' (conv2d.cpp:6:49) in function 'conv2d' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9014 ; free virtual = 35081
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9002 ; free virtual = 35071
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 8997 ; free virtual = 35067
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dot_i4_dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_s', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_s', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_s', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_s', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_s', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_s', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 26.
INFO: [SCHED 204-61] Pipelining loop 'dot_i4_dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 26.
INFO: [SCHED 204-61] Pipelining loop 'dot_i4_dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
INFO: [HLS 200-111]  Elapsed time: 11.66 seconds; current allocated memory: 107.546 MB.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 26.
INFO: [SCHED 204-61] Pipelining loop 'dot_i4_dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 26.
WARNING: [SCHED 204-21] Estimated clock period (3.744ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path in module 'conv2d' consists of the following:
	'add' operation ('add_ln6_2', conv2d.cpp:6) [285]  (1.51 ns)
	'sub' operation ('sub_ln14_3', conv2d.cpp:14) [294]  (1.56 ns)
	blocking operation 0.665 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9009 ; free virtual = 35079
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9009 ; free virtual = 35079
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111]  Elapsed time: 11.58 seconds; current allocated memory: 106.956 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 109.814 MB.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9011 ; free virtual = 35082
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9011 ; free virtual = 35082
INFO: [HLS 200-10] Starting code transformations ...
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 8980 ; free virtual = 35057
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 892.016 ; gain = 192.000 ; free physical = 8979 ; free virtual = 35055
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [XFORM 203-501] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d(float (*) [240], float (*) [3], float (*) [240])': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=3).
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-501] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d(float (*) [240], float (*) [3], float (*) [240])': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=3).
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 8981 ; free virtual = 35059
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 8996 ; free virtual = 35078
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [BIND 205-101] Binding ...
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [HLS 200-112] Total elapsed time: 18.31 seconds; peak allocated memory: 117.686 MB.
INFO: [Common 17-206] Exiting vivado_hls at Fri Oct 25 04:10:44 2019...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 8995 ; free virtual = 35078
INFO: [XFORM 203-501] Unrolling loop 'hmap_i1' (conv2d.cpp:6) in function 'conv2d' partially with a factor of 4.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'hmap_i1' (conv2d.cpp:6) in function 'conv2d' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'hmap_i2' (conv2d.cpp:7) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'dot_i4' (conv2d.cpp:9) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'dot_i5' (conv2d.cpp:10) because its parent loop or function is pipelined.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [HLS 200-489] Unrolling loop 'hmap_i2' (conv2d.cpp:7) in function 'conv2d' completely with a factor of 239.
INFO: [HLS 200-489] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d' completely with a factor of 3.
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 1.66 seconds; current allocated memory: 113.826 MB.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9105 ; free virtual = 35187
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.87 seconds; current allocated memory: 108.999 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9087 ; free virtual = 35170
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 112.587 MB.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.8 seconds; current allocated memory: 106.621 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 13 loops have been pipelined in this design.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9087 ; free virtual = 35173
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9087 ; free virtual = 35173
INFO: [HLS 200-10] Starting code transformations ...
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 108.259 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 111.161 MB.
INFO: [XFORM 203-501] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d(float (*) [240], float (*) [3], float (*) [240])': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=3).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9038 ; free virtual = 35131
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9032 ; free virtual = 35128
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'hmap_i1' (conv2d.cpp:6) in function 'conv2d' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'hmap_i2' (conv2d.cpp:7) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'dot_i4' (conv2d.cpp:9) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'dot_i5' (conv2d.cpp:10) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'hmap_i2' (conv2d.cpp:7) in function 'conv2d' completely with a factor of 239.
INFO: [HLS 200-489] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 892.016 ; gain = 192.000 ; free physical = 9021 ; free virtual = 35117
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 15.79 seconds; peak allocated memory: 113.826 MB.
INFO: [Common 17-206] Exiting vivado_hls at Fri Oct 25 04:10:46 2019...
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 892.016 ; gain = 192.000 ; free physical = 9121 ; free virtual = 35224
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 16.13 seconds; peak allocated memory: 112.587 MB.
INFO: [Common 17-206] Exiting vivado_hls at Fri Oct 25 04:10:47 2019...
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 892.016 ; gain = 192.000 ; free physical = 9241 ; free virtual = 35343

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 14.49 seconds; peak allocated memory: 111.161 MB.
INFO: [Common 17-206] Exiting vivado_hls at Fri Oct 25 04:10:48 2019...
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Fri Oct 25 04:10:48 CDT 2019
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/home/shuang91/code/logicpy/ip/conv2d'
Sourcing Tcl script './tcl_scripts/run_hls_51.tcl'
INFO: [HLS 200-10] Opening project '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d/solution51'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 908.016 ; gain = 208.000 ; free physical = 9172 ; free virtual = 35280
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Fri Oct 25 04:10:50 CDT 2019
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/home/shuang91/code/logicpy/ip/conv2d'
Sourcing Tcl script './tcl_scripts/run_hls_50.tcl'
INFO: [HLS 200-10] Opening project '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d/solution50'.
INFO: [HLS 200-10] Cleaning up the solution database.

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Fri Oct 25 04:10:51 CDT 2019
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/home/shuang91/code/logicpy/ip/conv2d'
Sourcing Tcl script './tcl_scripts/run_hls_49.tcl'
INFO: [HLS 200-10] Opening project '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d/solution49'.
INFO: [HLS 200-10] Cleaning up the solution database.

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Fri Oct 25 04:10:52 CDT 2019
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/home/shuang91/code/logicpy/ip/conv2d'
Sourcing Tcl script './tcl_scripts/run_hls_48.tcl'
INFO: [HLS 200-10] Opening project '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d/solution48'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 903.516 ; gain = 203.500 ; free physical = 8975 ; free virtual = 35086
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 8604 ; free virtual = 34723
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 8604 ; free virtual = 34723
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d(float (*) [240], float (*) [3], float (*) [240])': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=3).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 8567 ; free virtual = 34692
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 8563 ; free virtual = 34683
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'hmap_i1' (conv2d.cpp:6) in function 'conv2d' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'hmap_i2' (conv2d.cpp:7) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'dot_i4' (conv2d.cpp:9) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'hmap_i2' (conv2d.cpp:7) in function 'conv2d' completely with a factor of 239.
INFO: [HLS 200-489] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 8486 ; free virtual = 34615
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 8486 ; free virtual = 34615
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 8465 ; free virtual = 34592
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 8465 ; free virtual = 34591
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d(float (*) [240], float (*) [3], float (*) [240])': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=3).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 8489 ; free virtual = 34610
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 8488 ; free virtual = 34608
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'hmap_i1' (conv2d.cpp:6) in function 'conv2d' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'hmap_i2' (conv2d.cpp:7) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'dot_i4' (conv2d.cpp:9) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'dot_i5' (conv2d.cpp:10) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'hmap_i2' (conv2d.cpp:7) in function 'conv2d' completely with a factor of 239.
INFO: [HLS 200-489] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 8449 ; free virtual = 34572
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 8444 ; free virtual = 34568
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'hmap_i1' (conv2d.cpp:6) in function 'conv2d' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'hmap_i2' (conv2d.cpp:7) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'dot_i4' (conv2d.cpp:9) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'dot_i5' (conv2d.cpp:10) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'hmap_i2' (conv2d.cpp:7) in function 'conv2d' completely with a factor of 239.
INFO: [HLS 200-489] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 8439 ; free virtual = 34562
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 8439 ; free virtual = 34562
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 8407 ; free virtual = 34529
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 8407 ; free virtual = 34528
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'hmap_i1' (conv2d.cpp:6) in function 'conv2d' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'hmap_i2' (conv2d.cpp:7) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'dot_i4' (conv2d.cpp:9) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'hmap_i2' (conv2d.cpp:7) in function 'conv2d' completely with a factor of 239.
INFO: [HLS 200-489] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 908.016 ; gain = 208.000 ; free physical = 8352 ; free virtual = 34467
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 903.016 ; gain = 203.000 ; free physical = 8286 ; free virtual = 34406
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 908.016 ; gain = 208.000 ; free physical = 8285 ; free virtual = 34405
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 908.016 ; gain = 208.000 ; free physical = 8138 ; free virtual = 34255
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:25 ; elapsed = 00:03:30 . Memory (MB): peak = 1676.016 ; gain = 976.000 ; free physical = 3677 ; free virtual = 29915
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:27 ; elapsed = 00:03:31 . Memory (MB): peak = 1671.516 ; gain = 971.500 ; free physical = 3634 ; free virtual = 29861
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:26 ; elapsed = 00:03:30 . Memory (MB): peak = 1676.016 ; gain = 976.000 ; free physical = 3537 ; free virtual = 29726
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:30 ; elapsed = 00:03:34 . Memory (MB): peak = 1676.016 ; gain = 976.000 ; free physical = 3558 ; free virtual = 29750
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:29 ; elapsed = 00:03:33 . Memory (MB): peak = 1671.016 ; gain = 971.000 ; free physical = 3534 ; free virtual = 29742
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:30 ; elapsed = 00:03:34 . Memory (MB): peak = 1676.016 ; gain = 976.000 ; free physical = 3534 ; free virtual = 29743
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'hmap_i1'.
INFO: [SCHED 204-61] Pipelining loop 'hmap_i1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (conv2d.cpp:11) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (conv2d.cpp:11) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining loop 'hmap_i1'.
INFO: [SCHED 204-61] Pipelining loop 'hmap_i1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (conv2d.cpp:11) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining loop 'hmap_i1'.
INFO: [SCHED 204-61] Pipelining loop 'hmap_i1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (conv2d.cpp:11) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (conv2d.cpp:11) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (conv2d.cpp:11) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 804.27 seconds; current allocated memory: 257.910 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [HLS 200-111]  Elapsed time: 836.12 seconds; current allocated memory: 257.861 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [HLS 200-111]  Elapsed time: 839.05 seconds; current allocated memory: 257.909 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [HLS 200-111]  Elapsed time: 851.92 seconds; current allocated memory: 257.935 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [HLS 200-111]  Elapsed time: 856.36 seconds; current allocated memory: 257.934 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [HLS 200-111]  Elapsed time: 861.25 seconds; current allocated memory: 257.892 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (5.25449ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fmul' operation ('tmp1', conv2d.cpp:11) (5.25 ns)
INFO: [BIND 205-100] After resource sharing, estimated clock period (5.25449ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fmul' operation ('tmp1', conv2d.cpp:11) (5.25 ns)
INFO: [BIND 205-100] After resource sharing, estimated clock period (5.25449ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fmul' operation ('tmp1', conv2d.cpp:11) (5.25 ns)
INFO: [BIND 205-100] After resource sharing, estimated clock period (5.25449ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fmul' operation ('tmp1', conv2d.cpp:11) (5.25 ns)
INFO: [BIND 205-100] After resource sharing, estimated clock period (5.25449ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fmul' operation ('tmp1', conv2d.cpp:11) (5.25 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7851.96 seconds; current allocated memory: 960.082 MB.
INFO: [BIND 205-100] After resource sharing, estimated clock period (5.25449ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fmul' operation ('tmp1', conv2d.cpp:11) (5.25 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7854.8 seconds; current allocated memory: 960.009 MB.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7858.8 seconds; current allocated memory: 959.998 MB.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7899.53 seconds; current allocated memory: 959.971 MB.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7866.45 seconds; current allocated memory: 960.065 MB.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7947.18 seconds; current allocated memory: 960.046 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-104] Estimated max fanout for 'conv2d' is 19728 from HDL expression: ap_rst_n_inv
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 1715.53 seconds; current allocated memory: 3.620 GB.
INFO: [RTGEN 206-104] Estimated max fanout for 'conv2d' is 19728 from HDL expression: ap_rst_n_inv
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 2021.01 seconds; current allocated memory: 3.620 GB.
INFO: [RTGEN 206-104] Estimated max fanout for 'conv2d' is 19728 from HDL expression: ap_rst_n_inv
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 2301.47 seconds; current allocated memory: 3.620 GB.
INFO: [RTGEN 206-104] Estimated max fanout for 'conv2d' is 19728 from HDL expression: ap_rst_n_inv
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 2379.08 seconds; current allocated memory: 3.620 GB.
INFO: [RTGEN 206-104] Estimated max fanout for 'conv2d' is 19728 from HDL expression: ap_rst_n_inv
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 2427.75 seconds; current allocated memory: 3.620 GB.
INFO: [RTGEN 206-104] Estimated max fanout for 'conv2d' is 19728 from HDL expression: ap_rst_n_inv
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 2471.12 seconds; current allocated memory: 3.620 GB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 02:52:50 ; elapsed = 03:14:02 . Memory (MB): peak = 8525.898 ; gain = 7825.883 ; free physical = 1515 ; free virtual = 5685
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 02:54:52 ; elapsed = 03:26:08 . Memory (MB): peak = 8525.898 ; gain = 7825.883 ; free physical = 696 ; free virtual = 4733
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 02:54:53 ; elapsed = 03:28:14 . Memory (MB): peak = 8525.898 ; gain = 7825.883 ; free physical = 248 ; free virtual = 5029
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 02:55:40 ; elapsed = 03:32:43 . Memory (MB): peak = 8521.398 ; gain = 7821.383 ; free physical = 1842 ; free virtual = 5003
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 02:54:59 ; elapsed = 03:34:20 . Memory (MB): peak = 8525.898 ; gain = 7825.883 ; free physical = 827 ; free virtual = 4970
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 13437.5 seconds; peak allocated memory: 3.620 GB.
INFO: [Common 17-206] Exiting vivado_hls at Fri Oct 25 07:54:48 2019...
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 02:54:49 ; elapsed = 03:47:08 . Memory (MB): peak = 8520.898 ; gain = 7820.883 ; free physical = 4661 ; free virtual = 13319
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Fri Oct 25 07:58:41 CDT 2019
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/home/shuang91/code/logicpy/ip/conv2d'
INFO: [HLS 200-112] Total elapsed time: 13671 seconds; peak allocated memory: 3.620 GB.
INFO: [Common 17-206] Exiting vivado_hls at Fri Oct 25 07:58:43 2019...
Sourcing Tcl script './tcl_scripts/run_hls_47.tcl'
INFO: [HLS 200-10] Opening project '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d/solution47'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Fri Oct 25 07:59:24 CDT 2019
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/home/shuang91/code/logicpy/ip/conv2d'
Sourcing Tcl script './tcl_scripts/run_hls_46.tcl'
INFO: [HLS 200-10] Opening project '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d/solution46'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:01:16 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 7535 ; free virtual = 18563
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:31 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 7535 ; free virtual = 18563
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:31 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 7535 ; free virtual = 18563
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:01:16 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 7535 ; free virtual = 18563
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d(float (*) [240], float (*) [3], float (*) [240])': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=3).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:01:17 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 7530 ; free virtual = 18563
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:32 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 7530 ; free virtual = 18563
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:01:17 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 7529 ; free virtual = 18563
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:32 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 7529 ; free virtual = 18563
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'hmap_i1' (conv2d.cpp:6) in function 'conv2d' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'hmap_i1' (conv2d.cpp:6) in function 'conv2d' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'hmap_i2' (conv2d.cpp:7) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'hmap_i2' (conv2d.cpp:7) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'dot_i5' (conv2d.cpp:10) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'dot_i5' (conv2d.cpp:10) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'hmap_i2' (conv2d.cpp:7) in function 'conv2d' completely with a factor of 239.
INFO: [HLS 200-489] Unrolling loop 'hmap_i2' (conv2d.cpp:7) in function 'conv2d' completely with a factor of 239.
INFO: [HLS 200-489] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:01:21 . Memory (MB): peak = 908.016 ; gain = 208.000 ; free physical = 7416 ; free virtual = 18462
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:35 . Memory (MB): peak = 892.016 ; gain = 192.000 ; free physical = 7416 ; free virtual = 18462
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:08 ; elapsed = 00:03:19 . Memory (MB): peak = 1676.016 ; gain = 976.000 ; free physical = 5602 ; free virtual = 16859
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:08 ; elapsed = 00:02:33 . Memory (MB): peak = 1660.016 ; gain = 960.000 ; free physical = 5601 ; free virtual = 16858
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-112] Total elapsed time: 13920.9 seconds; peak allocated memory: 3.620 GB.
INFO: [Common 17-206] Exiting vivado_hls at Fri Oct 25 08:02:34 2019...

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Fri Oct 25 08:03:00 CDT 2019
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/home/shuang91/code/logicpy/ip/conv2d'
Sourcing Tcl script './tcl_scripts/run_hls_45.tcl'
INFO: [HLS 200-10] Opening project '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d/solution45'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 8984 ; free virtual = 22227
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 8984 ; free virtual = 22227
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 8980 ; free virtual = 22226
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 8981 ; free virtual = 22226
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'hmap_i1' (conv2d.cpp:6) in function 'conv2d' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'hmap_i2' (conv2d.cpp:7) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'hmap_i2' (conv2d.cpp:7) in function 'conv2d' completely with a factor of 239.
INFO: [HLS 200-112] Total elapsed time: 13940.2 seconds; peak allocated memory: 3.620 GB.
INFO: [Common 17-206] Exiting vivado_hls at Fri Oct 25 08:03:08 2019...
INFO: [HLS 200-489] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 908.016 ; gain = 208.000 ; free physical = 8922 ; free virtual = 22175
INFO: [SCHED 204-61] Pipelining loop 'hmap_i1'.
INFO: [SCHED 204-61] Pipelining loop 'hmap_i1'.

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Fri Oct 25 08:03:28 CDT 2019
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/home/shuang91/code/logicpy/ip/conv2d'
Sourcing Tcl script './tcl_scripts/run_hls_44.tcl'
INFO: [HLS 200-10] Opening project '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d/solution44'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (conv2d.cpp:11) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (conv2d.cpp:11) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 12233 ; free virtual = 25816
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 12233 ; free virtual = 25816
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d(float (*) [240], float (*) [3], float (*) [240])': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=3).
INFO: [XFORM 203-501] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d(float (*) [240], float (*) [3], float (*) [240])': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=3).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 12225 ; free virtual = 25809
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 12224 ; free virtual = 25809
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'hmap_i1' (conv2d.cpp:6) in function 'conv2d' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'hmap_i2' (conv2d.cpp:7) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'dot_i4' (conv2d.cpp:9) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'dot_i5' (conv2d.cpp:10) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'hmap_i2' (conv2d.cpp:7) in function 'conv2d' completely with a factor of 239.
INFO: [HLS 200-489] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 908.016 ; gain = 208.000 ; free physical = 12151 ; free virtual = 25740
INFO: [HLS 200-112] Total elapsed time: 14007.6 seconds; peak allocated memory: 3.620 GB.
INFO: [Common 17-206] Exiting vivado_hls at Fri Oct 25 08:04:04 2019...

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Fri Oct 25 08:04:26 CDT 2019
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/home/shuang91/code/logicpy/ip/conv2d'
Sourcing Tcl script './tcl_scripts/run_hls_43.tcl'
INFO: [HLS 200-10] Opening project '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d/solution43'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 15028 ; free virtual = 28918
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 15028 ; free virtual = 28918
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d(float (*) [240], float (*) [3], float (*) [240])': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=3).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 15012 ; free virtual = 28903
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 15011 ; free virtual = 28902
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'hmap_i1' (conv2d.cpp:6) in function 'conv2d' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'hmap_i2' (conv2d.cpp:7) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'dot_i4' (conv2d.cpp:9) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'dot_i5' (conv2d.cpp:10) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'hmap_i2' (conv2d.cpp:7) in function 'conv2d' completely with a factor of 239.
INFO: [HLS 200-489] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 908.016 ; gain = 208.000 ; free physical = 14908 ; free virtual = 28804
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:26 ; elapsed = 00:02:28 . Memory (MB): peak = 1676.016 ; gain = 976.000 ; free physical = 14180 ; free virtual = 28122
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:51 ; elapsed = 00:02:52 . Memory (MB): peak = 1676.016 ; gain = 976.000 ; free physical = 13682 ; free virtual = 27656
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:43 ; elapsed = 00:02:45 . Memory (MB): peak = 1676.016 ; gain = 976.000 ; free physical = 13395 ; free virtual = 27401
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [SCHED 204-61] Pipelining loop 'hmap_i1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (conv2d.cpp:11) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'hmap_i1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (conv2d.cpp:11) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-61] Pipelining loop 'hmap_i1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (conv2d.cpp:11) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-111]  Elapsed time: 597.42 seconds; current allocated memory: 257.961 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [HLS 200-111]  Elapsed time: 661.08 seconds; current allocated memory: 258.082 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 664.35 seconds; current allocated memory: 257.918 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [HLS 200-111]  Elapsed time: 671.72 seconds; current allocated memory: 257.965 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [HLS 200-111]  Elapsed time: 749.96 seconds; current allocated memory: 257.938 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [HLS 200-112] Total elapsed time: 14788.1 seconds; peak allocated memory: 3.620 GB.
INFO: [Common 17-206] Exiting vivado_hls at Fri Oct 25 08:17:19 2019...

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Fri Oct 25 08:17:50 CDT 2019
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/home/shuang91/code/logicpy/ip/conv2d'
Sourcing Tcl script './tcl_scripts/run_hls_42.tcl'
INFO: [HLS 200-10] Opening project '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d/solution42'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 15910 ; free virtual = 32599
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 15910 ; free virtual = 32599
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d(float (*) [240], float (*) [3], float (*) [240])': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=3).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 15899 ; free virtual = 32596
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 15898 ; free virtual = 32595
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'hmap_i1' (conv2d.cpp:6) in function 'conv2d' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'hmap_i2' (conv2d.cpp:7) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'dot_i4' (conv2d.cpp:9) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'hmap_i2' (conv2d.cpp:7) in function 'conv2d' completely with a factor of 239.
INFO: [HLS 200-489] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 908.016 ; gain = 208.000 ; free physical = 15806 ; free virtual = 32535
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:10 ; elapsed = 00:03:12 . Memory (MB): peak = 1676.016 ; gain = 976.000 ; free physical = 10186 ; free virtual = 27778
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'hmap_i1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (conv2d.cpp:11) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 997.53 seconds; current allocated memory: 257.950 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (5.25449ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fmul' operation ('tmp1', conv2d.cpp:11) (5.25 ns)
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (5.25449ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fmul' operation ('tmp1', conv2d.cpp:11) (5.25 ns)
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7946.6 seconds; current allocated memory: 960.020 MB.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7956.05 seconds; current allocated memory: 960.256 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [BIND 205-100] After resource sharing, estimated clock period (5.25449ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fmul' operation ('tmp1', conv2d.cpp:11) (5.25 ns)
INFO: [BIND 205-100] After resource sharing, estimated clock period (5.25449ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fmul' operation ('tmp1', conv2d.cpp:11) (5.25 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 8022.5 seconds; current allocated memory: 960.015 MB.
INFO: [BIND 205-100] After resource sharing, estimated clock period (5.25449ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fmul' operation ('tmp1', conv2d.cpp:11) (5.25 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 8009.52 seconds; current allocated memory: 960.037 MB.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 8050.37 seconds; current allocated memory: 960.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (5.25449ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fmul' operation ('tmp1', conv2d.cpp:11) (5.25 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7790.21 seconds; current allocated memory: 960.029 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-104] Estimated max fanout for 'conv2d' is 19728 from HDL expression: ap_rst_n_inv
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 1480.56 seconds; current allocated memory: 3.620 GB.
INFO: [RTGEN 206-104] Estimated max fanout for 'conv2d' is 19728 from HDL expression: ap_rst_n_inv
INFO: [RTGEN 206-104] Estimated max fanout for 'conv2d' is 19728 from HDL expression: ap_rst_n_inv
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 1349.56 seconds; current allocated memory: 3.620 GB.
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 1735.15 seconds; current allocated memory: 3.620 GB.
INFO: [RTGEN 206-104] Estimated max fanout for 'conv2d' is 19728 from HDL expression: ap_rst_n_inv
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 1325.25 seconds; current allocated memory: 3.620 GB.
INFO: [RTGEN 206-104] Estimated max fanout for 'conv2d' is 19728 from HDL expression: ap_rst_n_inv
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 1357.07 seconds; current allocated memory: 3.620 GB.
INFO: [RTGEN 206-104] Estimated max fanout for 'conv2d' is 19728 from HDL expression: ap_rst_n_inv
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 1146.32 seconds; current allocated memory: 3.620 GB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 02:54:15 ; elapsed = 03:04:52 . Memory (MB): peak = 8525.898 ; gain = 7825.883 ; free physical = 1875 ; free virtual = 5445
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 02:56:13 ; elapsed = 03:12:35 . Memory (MB): peak = 8525.898 ; gain = 7825.883 ; free physical = 572 ; free virtual = 4866
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 02:57:04 ; elapsed = 03:12:14 . Memory (MB): peak = 8525.898 ; gain = 7825.883 ; free physical = 764 ; free virtual = 4668
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 12397.5 seconds; peak allocated memory: 3.620 GB.
INFO: [Common 17-206] Exiting vivado_hls at Fri Oct 25 11:25:16 2019...
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 02:55:41 ; elapsed = 03:27:01 . Memory (MB): peak = 8509.898 ; gain = 7809.883 ; free physical = 4116 ; free virtual = 10114
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Fri Oct 25 11:28:46 CDT 2019
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/home/shuang91/code/logicpy/ip/conv2d'
Sourcing Tcl script './tcl_scripts/run_hls_41.tcl'
INFO: [HLS 200-10] Opening project '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d/solution41'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:56 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 2426 ; free virtual = 9942
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:56 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 2426 ; free virtual = 9942
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d(float (*) [240], float (*) [3], float (*) [240])': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=3).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:57 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 2416 ; free virtual = 9942
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:57 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 2416 ; free virtual = 9942
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'hmap_i1' (conv2d.cpp:6) in function 'conv2d' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'hmap_i2' (conv2d.cpp:7) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'dot_i4' (conv2d.cpp:9) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'dot_i5' (conv2d.cpp:10) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'hmap_i2' (conv2d.cpp:7) in function 'conv2d' completely with a factor of 239.
INFO: [HLS 200-489] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:01:00 . Memory (MB): peak = 903.516 ; gain = 203.500 ; free physical = 2360 ; free virtual = 9896
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:11 ; elapsed = 00:03:02 . Memory (MB): peak = 1671.516 ; gain = 971.500 ; free physical = 2543 ; free virtual = 9077
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'hmap_i1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (conv2d.cpp:11) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-112] Total elapsed time: 12596 seconds; peak allocated memory: 3.620 GB.
INFO: [Common 17-206] Exiting vivado_hls at Fri Oct 25 11:33:24 2019...
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 02:55:18 ; elapsed = 03:29:14 . Memory (MB): peak = 8525.898 ; gain = 7825.883 ; free physical = 2285 ; free virtual = 12030
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Fri Oct 25 11:33:52 CDT 2019
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/home/shuang91/code/logicpy/ip/conv2d'
Sourcing Tcl script './tcl_scripts/run_hls_40.tcl'
INFO: [HLS 200-10] Opening project '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d/solution40'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 5785 ; free virtual = 15970
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 5785 ; free virtual = 15970
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 5781 ; free virtual = 15968
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 5781 ; free virtual = 15968
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'hmap_i1' (conv2d.cpp:6) in function 'conv2d' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'hmap_i2' (conv2d.cpp:7) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'dot_i4' (conv2d.cpp:9) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'dot_i5' (conv2d.cpp:10) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'hmap_i2' (conv2d.cpp:7) in function 'conv2d' completely with a factor of 239.
INFO: [HLS 200-489] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 908.016 ; gain = 208.000 ; free physical = 5719 ; free virtual = 15920
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 02:50:40 ; elapsed = 03:16:26 . Memory (MB): peak = 8525.898 ; gain = 7825.883 ; free physical = 6488 ; free virtual = 15743
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:11 ; elapsed = 00:02:12 . Memory (MB): peak = 1676.016 ; gain = 976.000 ; free physical = 5538 ; free virtual = 15078
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-111]  Elapsed time: 484.54 seconds; current allocated memory: 257.984 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [HLS 200-112] Total elapsed time: 11949.8 seconds; peak allocated memory: 3.620 GB.
INFO: [Common 17-206] Exiting vivado_hls at Fri Oct 25 11:37:00 2019...

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Fri Oct 25 11:37:28 CDT 2019
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/home/shuang91/code/logicpy/ip/conv2d'
Sourcing Tcl script './tcl_scripts/run_hls_39.tcl'
INFO: [HLS 200-10] Opening project '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d/solution39'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 
INFO: [SCHED 204-61] Pipelining loop 'hmap_i1'.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9997 ; free virtual = 20455
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9997 ; free virtual = 20455
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9995 ; free virtual = 20454
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 9995 ; free virtual = 20454
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'hmap_i1' (conv2d.cpp:6) in function 'conv2d' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'hmap_i2' (conv2d.cpp:7) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'dot_i4' (conv2d.cpp:9) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'hmap_i2' (conv2d.cpp:7) in function 'conv2d' completely with a factor of 239.
INFO: [HLS 200-489] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d' completely with a factor of 3.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (conv2d.cpp:11) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 892.016 ; gain = 192.000 ; free physical = 9945 ; free virtual = 20411
INFO: [HLS 200-112] Total elapsed time: 12902 seconds; peak allocated memory: 3.620 GB.
INFO: [Common 17-206] Exiting vivado_hls at Fri Oct 25 11:38:02 2019...

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Fri Oct 25 11:38:17 CDT 2019
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/home/shuang91/code/logicpy/ip/conv2d'
Sourcing Tcl script './tcl_scripts/run_hls_38.tcl'
INFO: [HLS 200-10] Opening project '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d/solution38'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 12851 ; free virtual = 25516
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 12851 ; free virtual = 25516
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d(float (*) [240], float (*) [3], float (*) [240])': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=3).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 12844 ; free virtual = 25526
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 12844 ; free virtual = 25528
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'hmap_i1' (conv2d.cpp:6) in function 'conv2d' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'hmap_i2' (conv2d.cpp:7) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'dot_i5' (conv2d.cpp:10) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'hmap_i2' (conv2d.cpp:7) in function 'conv2d' completely with a factor of 239.
INFO: [HLS 200-489] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 903.516 ; gain = 203.500 ; free physical = 12765 ; free virtual = 25505
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:16 ; elapsed = 00:02:18 . Memory (MB): peak = 1660.016 ; gain = 960.000 ; free physical = 11741 ; free virtual = 24571
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:17 ; elapsed = 00:02:18 . Memory (MB): peak = 1671.516 ; gain = 971.500 ; free physical = 11456 ; free virtual = 24324
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-112] Total elapsed time: 13286.7 seconds; peak allocated memory: 3.620 GB.
INFO: [Common 17-206] Exiting vivado_hls at Fri Oct 25 11:40:50 2019...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Fri Oct 25 11:41:14 CDT 2019
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/home/shuang91/code/logicpy/ip/conv2d'
Sourcing Tcl script './tcl_scripts/run_hls_37.tcl'
INFO: [HLS 200-10] Opening project '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d/solution37'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 14842 ; free virtual = 28182
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 14842 ; free virtual = 28182
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 14834 ; free virtual = 28179
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 14834 ; free virtual = 28179
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'hmap_i1' (conv2d.cpp:6) in function 'conv2d' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'hmap_i2' (conv2d.cpp:7) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'dot_i5' (conv2d.cpp:10) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'hmap_i2' (conv2d.cpp:7) in function 'conv2d' completely with a factor of 239.
INFO: [HLS 200-489] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d' completely with a factor of 3.
INFO: [SCHED 204-61] Pipelining loop 'hmap_i1'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 908.016 ; gain = 208.000 ; free physical = 14759 ; free virtual = 28124
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (conv2d.cpp:11) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [SCHED 204-61] Pipelining loop 'hmap_i1'.
INFO: [HLS 200-112] Total elapsed time: 13083.2 seconds; peak allocated memory: 3.620 GB.
INFO: [Common 17-206] Exiting vivado_hls at Fri Oct 25 11:42:29 2019...
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (conv2d.cpp:11) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Fri Oct 25 11:42:34 CDT 2019
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/home/shuang91/code/logicpy/ip/conv2d'
Sourcing Tcl script './tcl_scripts/run_hls_36.tcl'
INFO: [HLS 200-10] Opening project '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d/solution36'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 15550 ; free virtual = 31365
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 15550 ; free virtual = 31365
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 15545 ; free virtual = 31360
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 15545 ; free virtual = 31360
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'hmap_i1' (conv2d.cpp:6) in function 'conv2d' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'hmap_i2' (conv2d.cpp:7) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'hmap_i2' (conv2d.cpp:7) in function 'conv2d' completely with a factor of 239.
INFO: [HLS 200-489] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-111]  Elapsed time: 537.54 seconds; current allocated memory: 257.978 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 908.016 ; gain = 208.000 ; free physical = 15476 ; free virtual = 31292
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:09 ; elapsed = 00:03:10 . Memory (MB): peak = 1676.016 ; gain = 976.000 ; free physical = 14653 ; free virtual = 30477
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:18 ; elapsed = 00:03:20 . Memory (MB): peak = 1676.016 ; gain = 976.000 ; free physical = 14322 ; free virtual = 30159
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'hmap_i1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (conv2d.cpp:11) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [SCHED 204-61] Pipelining loop 'hmap_i1'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (conv2d.cpp:11) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [HLS 200-111]  Elapsed time: 773.78 seconds; current allocated memory: 257.981 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 791.05 seconds; current allocated memory: 257.986 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [HLS 200-111]  Elapsed time: 868.96 seconds; current allocated memory: 257.998 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [HLS 200-111]  Elapsed time: 912.08 seconds; current allocated memory: 257.990 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (5.25449ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fmul' operation ('tmp1', conv2d.cpp:11) (5.25 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7764.4 seconds; current allocated memory: 960.046 MB.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [BIND 205-100] After resource sharing, estimated clock period (5.25449ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fmul' operation ('tmp1', conv2d.cpp:11) (5.25 ns)
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 8189.56 seconds; current allocated memory: 960.019 MB.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [BIND 205-100] After resource sharing, estimated clock period (5.25449ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fmul' operation ('tmp1', conv2d.cpp:11) (5.25 ns)
INFO: [BIND 205-100] After resource sharing, estimated clock period (5.25449ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fmul' operation ('tmp1', conv2d.cpp:11) (5.25 ns)
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 8124.15 seconds; current allocated memory: 960.004 MB.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 8082.33 seconds; current allocated memory: 960.044 MB.
INFO: [BIND 205-100] After resource sharing, estimated clock period (5.25449ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fmul' operation ('tmp1', conv2d.cpp:11) (5.25 ns)
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7997.78 seconds; current allocated memory: 960.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [BIND 205-100] After resource sharing, estimated clock period (5.25449ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fmul' operation ('tmp1', conv2d.cpp:11) (5.25 ns)
INFO: [RTGEN 206-104] Estimated max fanout for 'conv2d' is 19728 from HDL expression: ap_rst_n_inv
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 1434.43 seconds; current allocated memory: 3.620 GB.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7993.65 seconds; current allocated memory: 960.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-104] Estimated max fanout for 'conv2d' is 19728 from HDL expression: ap_rst_n_inv
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 02:49:33 ; elapsed = 03:04:18 . Memory (MB): peak = 8521.398 ; gain = 7821.383 ; free physical = 1980 ; free virtual = 6555
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-111]  Elapsed time: 2025.36 seconds; current allocated memory: 3.620 GB.
INFO: [HLS 200-112] Total elapsed time: 11117.4 seconds; peak allocated memory: 3.620 GB.
INFO: [Common 17-206] Exiting vivado_hls at Fri Oct 25 14:34:01 2019...

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Fri Oct 25 14:34:13 CDT 2019
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/home/shuang91/code/logicpy/ip/conv2d'
Sourcing Tcl script './tcl_scripts/run_hls_35.tcl'
INFO: [HLS 200-10] Opening project '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d/solution35'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [RTGEN 206-104] Estimated max fanout for 'conv2d' is 19728 from HDL expression: ap_rst_n_inv
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 3 instance(s).
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 
INFO: [HLS 200-111]  Elapsed time: 1519.24 seconds; current allocated memory: 3.620 GB.
INFO: [RTGEN 206-104] Estimated max fanout for 'conv2d' is 19728 from HDL expression: ap_rst_n_inv
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 1694.18 seconds; current allocated memory: 3.620 GB.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 4545 ; free virtual = 11750
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 4545 ; free virtual = 11750
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d(float (*) [240], float (*) [3], float (*) [240])': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=3).
INFO: [XFORM 203-501] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d(float (*) [240], float (*) [3], float (*) [240])': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=3).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 4539 ; free virtual = 11748
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 4538 ; free virtual = 11748
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'hmap_i1' (conv2d.cpp:6) in function 'conv2d' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'dot_i4' (conv2d.cpp:9) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'dot_i5' (conv2d.cpp:10) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'hmap_i2' (conv2d.cpp:7) in function 'conv2d' completely with a factor of 239.
INFO: [HLS 200-489] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 903.016 ; gain = 203.000 ; free physical = 4480 ; free virtual = 11705
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:13 ; elapsed = 00:03:23 . Memory (MB): peak = 1671.016 ; gain = 971.000 ; free physical = 2941 ; free virtual = 10893
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'hmap_i1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (conv2d.cpp:11) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [RTGEN 206-104] Estimated max fanout for 'conv2d' is 19728 from HDL expression: ap_rst_n_inv
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 1874 seconds; current allocated memory: 3.620 GB.
INFO: [HLS 200-111]  Elapsed time: 593.82 seconds; current allocated memory: 258.012 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [RTGEN 206-104] Estimated max fanout for 'conv2d' is 19728 from HDL expression: ap_rst_n_inv
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 2441.38 seconds; current allocated memory: 3.620 GB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 02:56:54 ; elapsed = 03:14:20 . Memory (MB): peak = 8525.898 ; gain = 7825.883 ; free physical = 3328 ; free virtual = 10560
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 02:57:15 ; elapsed = 03:16:38 . Memory (MB): peak = 8521.398 ; gain = 7821.383 ; free physical = 2158 ; free virtual = 8188
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 02:55:48 ; elapsed = 03:14:25 . Memory (MB): peak = 8525.898 ; gain = 7825.883 ; free physical = 1922 ; free virtual = 9654
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 12286.9 seconds; peak allocated memory: 3.620 GB.
INFO: [Common 17-206] Exiting vivado_hls at Fri Oct 25 14:58:38 2019...

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Fri Oct 25 15:01:05 CDT 2019
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/home/shuang91/code/logicpy/ip/conv2d'
Sourcing Tcl script './tcl_scripts/run_hls_34.tcl'
INFO: [HLS 200-10] Opening project '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d/solution34'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:01:15 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 2623 ; free virtual = 13171
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:01:15 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 2623 ; free virtual = 13171
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d(float (*) [240], float (*) [3], float (*) [240])': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=3).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:01:16 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 2617 ; free virtual = 13170
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:01:16 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 2617 ; free virtual = 13170
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'hmap_i1' (conv2d.cpp:6) in function 'conv2d' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'dot_i4' (conv2d.cpp:9) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'dot_i5' (conv2d.cpp:10) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'hmap_i2' (conv2d.cpp:7) in function 'conv2d' completely with a factor of 239.
INFO: [HLS 200-489] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 02:56:06 ; elapsed = 03:19:45 . Memory (MB): peak = 8525.898 ; gain = 7825.883 ; free physical = 3825 ; free virtual = 13173
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:01:19 . Memory (MB): peak = 903.016 ; gain = 203.000 ; free physical = 3798 ; free virtual = 13150
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:10 ; elapsed = 00:03:19 . Memory (MB): peak = 1671.016 ; gain = 971.000 ; free physical = 2471 ; free virtual = 12323
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-112] Total elapsed time: 12197.1 seconds; peak allocated memory: 3.620 GB.
INFO: [Common 17-206] Exiting vivado_hls at Fri Oct 25 15:05:51 2019...
INFO: [SCHED 204-61] Pipelining loop 'hmap_i1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (conv2d.cpp:11) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Fri Oct 25 15:06:21 CDT 2019
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/home/shuang91/code/logicpy/ip/conv2d'
Sourcing Tcl script './tcl_scripts/run_hls_33.tcl'
INFO: [HLS 200-10] Opening project '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d/solution33'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 6813 ; free virtual = 17709
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 6813 ; free virtual = 17709
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d(float (*) [240], float (*) [3], float (*) [240])': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=3).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 6805 ; free virtual = 17708
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 6805 ; free virtual = 17708
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'hmap_i1' (conv2d.cpp:6) in function 'conv2d' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'dot_i4' (conv2d.cpp:9) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'hmap_i2' (conv2d.cpp:7) in function 'conv2d' completely with a factor of 239.
INFO: [HLS 200-489] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 892.137 ; gain = 192.121 ; free physical = 6742 ; free virtual = 17665
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 02:57:35 ; elapsed = 03:30:06 . Memory (MB): peak = 8509.898 ; gain = 7809.883 ; free physical = 6032 ; free virtual = 20207
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 12405.5 seconds; peak allocated memory: 3.620 GB.
INFO: [Common 17-206] Exiting vivado_hls at Fri Oct 25 15:08:00 2019...
INFO: [HLS 200-112] Total elapsed time: 12590.7 seconds; peak allocated memory: 3.620 GB.
INFO: [Common 17-206] Exiting vivado_hls at Fri Oct 25 15:08:08 2019...

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Fri Oct 25 15:08:16 CDT 2019
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/home/shuang91/code/logicpy/ip/conv2d'
Sourcing Tcl script './tcl_scripts/run_hls_32.tcl'
INFO: [HLS 200-10] Opening project '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d/solution32'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Fri Oct 25 15:08:18 CDT 2019
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/home/shuang91/code/logicpy/ip/conv2d'
Sourcing Tcl script './tcl_scripts/run_hls_31.tcl'
INFO: [HLS 200-10] Opening project '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d/solution31'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 12741 ; free virtual = 27643
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 12741 ; free virtual = 27643
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d(float (*) [240], float (*) [3], float (*) [240])': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=3).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 12710 ; free virtual = 27620
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 12710 ; free virtual = 27620
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'hmap_i1' (conv2d.cpp:6) in function 'conv2d' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'dot_i4' (conv2d.cpp:9) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'dot_i5' (conv2d.cpp:10) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'hmap_i2' (conv2d.cpp:7) in function 'conv2d' completely with a factor of 239.
INFO: [HLS 200-489] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 12666 ; free virtual = 27591
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 12666 ; free virtual = 27591
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 12647 ; free virtual = 27579
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 12646 ; free virtual = 27579
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'hmap_i1' (conv2d.cpp:6) in function 'conv2d' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'dot_i4' (conv2d.cpp:9) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'dot_i5' (conv2d.cpp:10) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'hmap_i2' (conv2d.cpp:7) in function 'conv2d' completely with a factor of 239.
INFO: [HLS 200-489] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 892.016 ; gain = 192.000 ; free physical = 12590 ; free virtual = 27533
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 903.016 ; gain = 203.000 ; free physical = 12369 ; free virtual = 27358
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:25 ; elapsed = 00:02:33 . Memory (MB): peak = 1660.016 ; gain = 960.000 ; free physical = 11913 ; free virtual = 28526
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-112] Total elapsed time: 12691 seconds; peak allocated memory: 3.620 GB.
INFO: [Common 17-206] Exiting vivado_hls at Fri Oct 25 15:08:59 2019...

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Fri Oct 25 15:09:05 CDT 2019
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/home/shuang91/code/logicpy/ip/conv2d'
Sourcing Tcl script './tcl_scripts/run_hls_30.tcl'
INFO: [HLS 200-10] Opening project '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d/solution30'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 15335 ; free virtual = 32265
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 15335 ; free virtual = 32265
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 15324 ; free virtual = 32253
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 15324 ; free virtual = 32253
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'hmap_i1' (conv2d.cpp:6) in function 'conv2d' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'dot_i4' (conv2d.cpp:9) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'hmap_i2' (conv2d.cpp:7) in function 'conv2d' completely with a factor of 239.
INFO: [HLS 200-489] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 908.016 ; gain = 208.000 ; free physical = 15243 ; free virtual = 32172
INFO: [SCHED 204-61] Pipelining loop 'hmap_i1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (conv2d.cpp:11) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:05 ; elapsed = 00:03:07 . Memory (MB): peak = 1671.016 ; gain = 971.000 ; free physical = 13642 ; free virtual = 30572
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:15 ; elapsed = 00:03:17 . Memory (MB): peak = 1660.016 ; gain = 960.000 ; free physical = 13611 ; free virtual = 30541
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-111]  Elapsed time: 660.29 seconds; current allocated memory: 258.037 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:05 ; elapsed = 00:03:07 . Memory (MB): peak = 1676.016 ; gain = 976.000 ; free physical = 13481 ; free virtual = 30414
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'hmap_i1'.
INFO: [SCHED 204-61] Pipelining loop 'hmap_i1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (conv2d.cpp:11) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (conv2d.cpp:11) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining loop 'hmap_i1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (conv2d.cpp:11) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 756.84 seconds; current allocated memory: 258.051 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 807.43 seconds; current allocated memory: 258.043 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [HLS 200-111]  Elapsed time: 868.39 seconds; current allocated memory: 258.055 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [HLS 200-111]  Elapsed time: 886.95 seconds; current allocated memory: 258.024 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (5.25449ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fmul' operation ('tmp1', conv2d.cpp:11) (5.25 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7074.91 seconds; current allocated memory: 960.197 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-104] Estimated max fanout for 'conv2d' is 19728 from HDL expression: ap_rst_n_inv
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 1540.89 seconds; current allocated memory: 3.620 GB.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (5.25449ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fmul' operation ('tmp1', conv2d.cpp:11) (5.25 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7970.77 seconds; current allocated memory: 960.116 MB.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 02:48:56 ; elapsed = 02:51:01 . Memory (MB): peak = 8520.898 ; gain = 7820.883 ; free physical = 3135 ; free virtual = 18432
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 10262.6 seconds; peak allocated memory: 3.620 GB.
INFO: [Common 17-206] Exiting vivado_hls at Fri Oct 25 17:25:15 2019...

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Fri Oct 25 17:25:28 CDT 2019
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/home/shuang91/code/logicpy/ip/conv2d'
Sourcing Tcl script './tcl_scripts/run_hls_29.tcl'
INFO: [HLS 200-10] Opening project '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d/solution29'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 8242 ; free virtual = 23720
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 8242 ; free virtual = 23720
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d(float (*) [240], float (*) [3], float (*) [240])': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=3).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 8240 ; free virtual = 23720
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 8239 ; free virtual = 23719
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'hmap_i1' (conv2d.cpp:6) in function 'conv2d' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'dot_i5' (conv2d.cpp:10) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'hmap_i2' (conv2d.cpp:7) in function 'conv2d' completely with a factor of 239.
INFO: [HLS 200-489] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 903.516 ; gain = 203.500 ; free physical = 8196 ; free virtual = 23677
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:05 ; elapsed = 00:03:13 . Memory (MB): peak = 1671.516 ; gain = 971.500 ; free physical = 6687 ; free virtual = 22467
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [SCHED 204-61] Pipelining loop 'hmap_i1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (conv2d.cpp:11) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [BIND 205-100] After resource sharing, estimated clock period (5.25449ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fmul' operation ('tmp1', conv2d.cpp:11) (5.25 ns)
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [BIND 205-100] After resource sharing, estimated clock period (5.25449ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fmul' operation ('tmp1', conv2d.cpp:11) (5.25 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 8026.38 seconds; current allocated memory: 960.112 MB.
INFO: [BIND 205-100] After resource sharing, estimated clock period (5.25449ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fmul' operation ('tmp1', conv2d.cpp:11) (5.25 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7930.73 seconds; current allocated memory: 960.084 MB.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7906.86 seconds; current allocated memory: 960.133 MB.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [BIND 205-100] After resource sharing, estimated clock period (5.25449ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fmul' operation ('tmp1', conv2d.cpp:11) (5.25 ns)
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7992.75 seconds; current allocated memory: 960.085 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [HLS 200-111]  Elapsed time: 763.86 seconds; current allocated memory: 258.105 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [RTGEN 206-104] Estimated max fanout for 'conv2d' is 19728 from HDL expression: ap_rst_n_inv
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 1443.71 seconds; current allocated memory: 3.620 GB.
INFO: [RTGEN 206-104] Estimated max fanout for 'conv2d' is 19728 from HDL expression: ap_rst_n_inv
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 1272.17 seconds; current allocated memory: 3.620 GB.
INFO: [RTGEN 206-104] Estimated max fanout for 'conv2d' is 19728 from HDL expression: ap_rst_n_inv
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 1309.13 seconds; current allocated memory: 3.620 GB.
INFO: [RTGEN 206-104] Estimated max fanout for 'conv2d' is 19728 from HDL expression: ap_rst_n_inv
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 1300.64 seconds; current allocated memory: 3.620 GB.
INFO: [RTGEN 206-104] Estimated max fanout for 'conv2d' is 19728 from HDL expression: ap_rst_n_inv
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 1323.58 seconds; current allocated memory: 3.620 GB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 02:57:16 ; elapsed = 03:08:32 . Memory (MB): peak = 8520.898 ; gain = 7820.883 ; free physical = 1977 ; free virtual = 8438
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 11390 seconds; peak allocated memory: 3.620 GB.
INFO: [Common 17-206] Exiting vivado_hls at Fri Oct 25 18:10:53 2019...

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Fri Oct 25 18:11:05 CDT 2019
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/home/shuang91/code/logicpy/ip/conv2d'
Sourcing Tcl script './tcl_scripts/run_hls_28.tcl'
INFO: [HLS 200-10] Opening project '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d/solution28'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 4331 ; free virtual = 13898
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 4328 ; free virtual = 13897
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 4316 ; free virtual = 13896
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 4316 ; free virtual = 13896
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'hmap_i1' (conv2d.cpp:6) in function 'conv2d' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'dot_i5' (conv2d.cpp:10) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'hmap_i2' (conv2d.cpp:7) in function 'conv2d' completely with a factor of 239.
INFO: [HLS 200-489] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 892.016 ; gain = 192.000 ; free physical = 4215 ; free virtual = 13842
ERROR: [HLS 200-445] Unexpected error generating RTL model: error copying "/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d/solution33/impl/.pcores/vhdl_sim/conv2d.vhd" to "/home/shuang91/code/logicpy/ip/conv2d/hls_conv2d/solution33/impl/.pcores/conv2d_top_v1_0/simhdl/vhdl/conv2d.vhd": no space left on device
command 'ap_source' returned error code
    while executing
"source ./tcl_scripts/run_hls_33.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel \#0 [list source $arg] "

LLVM ERROR: IO failure on output stream.
ERROR: [RTMG 210-205] can't create directory "ACMP_fadd": no space left on device
ERROR: [HLS 200-445] Unexpected error generating RTL model: Problem generating conv2d files
command 'ap_source' returned error code
    while executing
"source ./tcl_scripts/run_hls_32.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel \#0 [list source $arg] "

LLVM ERROR: IO failure on output stream.
Number of design points:  81
vivado_hls -f ./tcl_scripts/run_hls_80.tcl
vivado_hls -f ./tcl_scripts/run_hls_79.tcl
vivado_hls -f ./tcl_scripts/run_hls_78.tcl
vivado_hls -f ./tcl_scripts/run_hls_77.tcl
vivado_hls -f ./tcl_scripts/run_hls_76.tcl
vivado_hls -f ./tcl_scripts/run_hls_75.tcl
vivado_hls -f ./tcl_scripts/run_hls_74.tcl
vivado_hls -f ./tcl_scripts/run_hls_73.tcl
vivado_hls -f ./tcl_scripts/run_hls_72.tcl
vivado_hls -f ./tcl_scripts/run_hls_71.tcl
vivado_hls -f ./tcl_scripts/run_hls_70.tcl
vivado_hls -f ./tcl_scripts/run_hls_69.tcl
vivado_hls -f ./tcl_scripts/run_hls_68.tcl
vivado_hls -f ./tcl_scripts/run_hls_67.tcl
vivado_hls -f ./tcl_scripts/run_hls_66.tcl
vivado_hls -f ./tcl_scripts/run_hls_65.tcl
vivado_hls -f ./tcl_scripts/run_hls_64.tcl
vivado_hls -f ./tcl_scripts/run_hls_63.tcl
vivado_hls -f ./tcl_scripts/run_hls_62.tcl
vivado_hls -f ./tcl_scripts/run_hls_61.tcl
vivado_hls -f ./tcl_scripts/run_hls_60.tcl
vivado_hls -f ./tcl_scripts/run_hls_59.tcl
vivado_hls -f ./tcl_scripts/run_hls_58.tcl
vivado_hls -f ./tcl_scripts/run_hls_57.tcl
vivado_hls -f ./tcl_scripts/run_hls_56.tcl
vivado_hls -f ./tcl_scripts/run_hls_55.tcl
vivado_hls -f ./tcl_scripts/run_hls_54.tcl
vivado_hls -f ./tcl_scripts/run_hls_53.tcl
vivado_hls -f ./tcl_scripts/run_hls_52.tcl
vivado_hls -f ./tcl_scripts/run_hls_51.tcl
vivado_hls -f ./tcl_scripts/run_hls_50.tcl
vivado_hls -f ./tcl_scripts/run_hls_49.tcl
vivado_hls -f ./tcl_scripts/run_hls_48.tcl
vivado_hls -f ./tcl_scripts/run_hls_47.tcl
vivado_hls -f ./tcl_scripts/run_hls_46.tcl
vivado_hls -f ./tcl_scripts/run_hls_45.tcl
vivado_hls -f ./tcl_scripts/run_hls_44.tcl
vivado_hls -f ./tcl_scripts/run_hls_43.tcl
vivado_hls -f ./tcl_scripts/run_hls_42.tcl
vivado_hls -f ./tcl_scripts/run_hls_41.tcl
vivado_hls -f ./tcl_scripts/run_hls_40.tcl
vivado_hls -f ./tcl_scripts/run_hls_39.tcl
vivado_hls -f ./tcl_scripts/run_hls_38.tcl
vivado_hls -f ./tcl_scripts/run_hls_37.tcl
vivado_hls -f ./tcl_scripts/run_hls_36.tcl
vivado_hls -f ./tcl_scripts/run_hls_35.tcl
vivado_hls -f ./tcl_scripts/run_hls_34.tcl
vivado_hls -f ./tcl_scripts/run_hls_33.tcl
vivado_hls -f ./tcl_scripts/run_hls_32.tcl
vivado_hls -f ./tcl_scripts/run_hls_31.tcl
vivado_hls -f ./tcl_scripts/run_hls_30.tcl
vivado_hls -f ./tcl_scripts/run_hls_29.tcl
vivado_hls -f ./tcl_scripts/run_hls_28.tcl
LLVM ERROR: IO failure on output stream.
INFO: [HLS 200-112] Total elapsed time: 11306.6 seconds; peak allocated memory: 3.620 GB.
INFO: [Common 17-206] Exiting vivado_hls at Fri Oct 25 18:16:42 2019...
INFO: [HLS 200-112] Total elapsed time: 11436 seconds; peak allocated memory: 3.620 GB.
INFO: [Common 17-206] Exiting vivado_hls at Fri Oct 25 18:16:56 2019...
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (5.25449ns