
*** Running vivado
    with args -log adder_topmodule.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source adder_topmodule.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source adder_topmodule.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 449.809 ; gain = 159.195
Command: read_checkpoint -auto_incremental -incremental {D:/mtech/EC9032-FPGA Based Design/adder_Q2/adder_Q2.srcs/utils_1/imports/synth_1/adder_testbench.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from D:/mtech/EC9032-FPGA Based Design/adder_Q2/adder_Q2.srcs/utils_1/imports/synth_1/adder_testbench.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top adder_topmodule -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 36200
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'adder_controller' [D:/mtech/EC9032-FPGA Based Design/Adder/adder_controller.v:86]
INFO: [Synth 8-9937] previous definition of design element 'adder_controller' is here [D:/mtech/EC9032-FPGA Based Design/Adder/adder_controller.v:86]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'adder_datapath' [D:/mtech/EC9032-FPGA Based Design/Adder/adder_datapath.v:52]
INFO: [Synth 8-9937] previous definition of design element 'adder_datapath' is here [D:/mtech/EC9032-FPGA Based Design/Adder/adder_datapath.v:52]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 892.879 ; gain = 411.555
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'adder_topmodule' [D:/mtech/EC9032-FPGA Based Design/Adder/adder_topmodule.v:12]
INFO: [Synth 8-6157] synthesizing module 'adder_datapath' [D:/mtech/EC9032-FPGA Based Design/Adder/adder_datapath.v:10]
INFO: [Synth 8-6155] done synthesizing module 'adder_datapath' (0#1) [D:/mtech/EC9032-FPGA Based Design/Adder/adder_datapath.v:10]
INFO: [Synth 8-6157] synthesizing module 'adder_controller' [D:/mtech/EC9032-FPGA Based Design/Adder/adder_controller.v:10]
INFO: [Synth 8-6155] done synthesizing module 'adder_controller' (0#1) [D:/mtech/EC9032-FPGA Based Design/Adder/adder_controller.v:10]
INFO: [Synth 8-6155] done synthesizing module 'adder_topmodule' (0#1) [D:/mtech/EC9032-FPGA Based Design/Adder/adder_topmodule.v:12]
WARNING: [Synth 8-7137] Register o_sum_reg in module adder_datapath has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/mtech/EC9032-FPGA Based Design/Adder/adder_datapath.v:30]
WARNING: [Synth 8-7137] Register atemp_reg in module adder_datapath has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/mtech/EC9032-FPGA Based Design/Adder/adder_datapath.v:33]
WARNING: [Synth 8-7137] Register btemp_reg in module adder_datapath has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/mtech/EC9032-FPGA Based Design/Adder/adder_datapath.v:34]
WARNING: [Synth 8-7137] Register ctemp_reg in module adder_datapath has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/mtech/EC9032-FPGA Based Design/Adder/adder_datapath.v:35]
WARNING: [Synth 8-7137] Register dtemp_reg in module adder_datapath has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/mtech/EC9032-FPGA Based Design/Adder/adder_datapath.v:36]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 983.039 ; gain = 501.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 983.039 ; gain = 501.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 983.039 ; gain = 501.715
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint D:/mtech/EC9032-FPGA Based Design/adder_Q2/adder_Q2.srcs/utils_1/imports/synth_1/adder_testbench.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 983.039 ; gain = 501.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 983.039 ; gain = 501.715
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'present_state_reg' in module 'adder_controller'
WARNING: [Synth 8-327] inferring latch for variable 'aload_reg' [D:/mtech/EC9032-FPGA Based Design/Adder/adder_controller.v:49]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                          0000001 |                              000
                      S1 |                          0000010 |                              001
                      S2 |                          0000100 |                              010
                      S3 |                          0001000 |                              011
                      S4 |                          0010000 |                              100
                      S5 |                          0100000 |                              101
                      S6 |                          1000000 |                              110
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'present_state_reg' using encoding 'one-hot' in module 'adder_controller'
WARNING: [Synth 8-327] inferring latch for variable 'asel_reg' [D:/mtech/EC9032-FPGA Based Design/Adder/adder_controller.v:60]
WARNING: [Synth 8-327] inferring latch for variable 'bsel_reg' [D:/mtech/EC9032-FPGA Based Design/Adder/adder_controller.v:61]
WARNING: [Synth 8-327] inferring latch for variable 'output_enable_reg' [D:/mtech/EC9032-FPGA Based Design/Adder/adder_controller.v:41]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 983.039 ; gain = 501.715
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 4     
+---Muxes : 
	   8 Input    7 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 2     
	   7 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1174.473 ; gain = 693.148
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1174.473 ; gain = 693.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1174.473 ; gain = 693.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1174.473 ; gain = 693.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1174.473 ; gain = 693.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1174.473 ; gain = 693.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1174.473 ; gain = 693.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1174.473 ; gain = 693.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1174.473 ; gain = 693.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT2   |     3|
|4     |LUT3   |     3|
|5     |LUT4   |    14|
|6     |LUT5   |     9|
|7     |LUT6   |     7|
|8     |FDCE   |    22|
|9     |FDPE   |     1|
|10    |FDRE   |    32|
|11    |LD     |     4|
|12    |LDC    |     1|
|13    |IBUF   |    19|
|14    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+--------------+-----------------+------+
|      |Instance      |Module           |Cells |
+------+--------------+-----------------+------+
|1     |top           |                 |   136|
|2     |  controller1 |adder_controller |    44|
|3     |  datapath1   |adder_datapath   |    56|
+------+--------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1174.473 ; gain = 693.148
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 3 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1174.473 ; gain = 693.148
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1174.473 ; gain = 693.148
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1184.199 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1282.938 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  LD => LDCE: 4 instances
  LDC => LDCE: 1 instance 

Synth Design complete | Checksum: d1e05a3f
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 10 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1282.938 ; gain = 809.254
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/mtech/EC9032-FPGA Based Design/adder_Q2/adder_Q2.runs/synth_1/adder_topmodule.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file adder_topmodule_utilization_synth.rpt -pb adder_topmodule_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jan 12 20:29:42 2025...
