{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666292807511 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666292807512 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 20 16:06:47 2022 " "Processing started: Thu Oct 20 16:06:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666292807512 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666292807512 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Traba_1_vlsi -c Traba_1_vlsi_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off Traba_1_vlsi -c Traba_1_vlsi_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666292807512 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666292808049 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666292808049 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" traba_1_vlsi_top.vhd(38) " "VHDL syntax error at traba_1_vlsi_top.vhd(38) near text \"when\";  expecting \";\"" {  } { { "traba_1_vlsi_top.vhd" "" { Text "C:/Users/Usuario/OneDrive/Documentos/Meuprojetoaula1/Traba_1_vlsi/traba_1_vlsi_top.vhd" 38 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666292819047 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" traba_1_vlsi_top.vhd(59) " "VHDL syntax error at traba_1_vlsi_top.vhd(59) near text \"when\";  expecting \";\"" {  } { { "traba_1_vlsi_top.vhd" "" { Text "C:/Users/Usuario/OneDrive/Documentos/Meuprojetoaula1/Traba_1_vlsi/traba_1_vlsi_top.vhd" 59 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666292819047 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" traba_1_vlsi_top.vhd(62) " "VHDL syntax error at traba_1_vlsi_top.vhd(62) near text \"when\";  expecting \";\"" {  } { { "traba_1_vlsi_top.vhd" "" { Text "C:/Users/Usuario/OneDrive/Documentos/Meuprojetoaula1/Traba_1_vlsi/traba_1_vlsi_top.vhd" 62 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666292819047 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"entity\";  expecting \"(\", or an identifier (\"entity\" is a reserved keyword), or a sequential statement traba_1_vlsi_top.vhd(64) " "VHDL syntax error at traba_1_vlsi_top.vhd(64) near text \"entity\";  expecting \"(\", or an identifier (\"entity\" is a reserved keyword), or a sequential statement" {  } { { "traba_1_vlsi_top.vhd" "" { Text "C:/Users/Usuario/OneDrive/Documentos/Meuprojetoaula1/Traba_1_vlsi/traba_1_vlsi_top.vhd" 64 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666292819047 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"(\", or \"'\", or \".\" traba_1_vlsi_top.vhd(65) " "VHDL syntax error at traba_1_vlsi_top.vhd(65) near text \"port\";  expecting \"(\", or \"'\", or \".\"" {  } { { "traba_1_vlsi_top.vhd" "" { Text "C:/Users/Usuario/OneDrive/Documentos/Meuprojetoaula1/Traba_1_vlsi/traba_1_vlsi_top.vhd" 65 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666292819047 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" traba_1_vlsi_top.vhd(69) " "VHDL syntax error at traba_1_vlsi_top.vhd(69) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "traba_1_vlsi_top.vhd" "" { Text "C:/Users/Usuario/OneDrive/Documentos/Meuprojetoaula1/Traba_1_vlsi/traba_1_vlsi_top.vhd" 69 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666292819047 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"(\", or \"'\", or \".\" traba_1_vlsi_top.vhd(72) " "VHDL syntax error at traba_1_vlsi_top.vhd(72) near text \"port\";  expecting \"(\", or \"'\", or \".\"" {  } { { "traba_1_vlsi_top.vhd" "" { Text "C:/Users/Usuario/OneDrive/Documentos/Meuprojetoaula1/Traba_1_vlsi/traba_1_vlsi_top.vhd" 72 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666292819047 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" traba_1_vlsi_top.vhd(78) " "VHDL syntax error at traba_1_vlsi_top.vhd(78) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "traba_1_vlsi_top.vhd" "" { Text "C:/Users/Usuario/OneDrive/Documentos/Meuprojetoaula1/Traba_1_vlsi/traba_1_vlsi_top.vhd" 78 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666292819047 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"(\", or \"'\", or \".\" traba_1_vlsi_top.vhd(81) " "VHDL syntax error at traba_1_vlsi_top.vhd(81) near text \"port\";  expecting \"(\", or \"'\", or \".\"" {  } { { "traba_1_vlsi_top.vhd" "" { Text "C:/Users/Usuario/OneDrive/Documentos/Meuprojetoaula1/Traba_1_vlsi/traba_1_vlsi_top.vhd" 81 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666292819047 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" traba_1_vlsi_top.vhd(86) " "VHDL syntax error at traba_1_vlsi_top.vhd(86) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "traba_1_vlsi_top.vhd" "" { Text "C:/Users/Usuario/OneDrive/Documentos/Meuprojetoaula1/Traba_1_vlsi/traba_1_vlsi_top.vhd" 86 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666292819048 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"(\", or \"'\", or \".\" traba_1_vlsi_top.vhd(89) " "VHDL syntax error at traba_1_vlsi_top.vhd(89) near text \"port\";  expecting \"(\", or \"'\", or \".\"" {  } { { "traba_1_vlsi_top.vhd" "" { Text "C:/Users/Usuario/OneDrive/Documentos/Meuprojetoaula1/Traba_1_vlsi/traba_1_vlsi_top.vhd" 89 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666292819048 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" traba_1_vlsi_top.vhd(94) " "VHDL syntax error at traba_1_vlsi_top.vhd(94) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "traba_1_vlsi_top.vhd" "" { Text "C:/Users/Usuario/OneDrive/Documentos/Meuprojetoaula1/Traba_1_vlsi/traba_1_vlsi_top.vhd" 94 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666292819048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traba_1_vlsi_top.vhd 0 0 " "Found 0 design units, including 0 entities, in source file traba_1_vlsi_top.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666292819048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traba_1_vlsi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file traba_1_vlsi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 traba_1_vlsi-traba_1_vlsi " "Found design unit 1: traba_1_vlsi-traba_1_vlsi" {  } { { "traba_1_vlsi.vhd" "" { Text "C:/Users/Usuario/OneDrive/Documentos/Meuprojetoaula1/Traba_1_vlsi/traba_1_vlsi.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666292819055 ""} { "Info" "ISGN_ENTITY_NAME" "1 traba_1_vlsi " "Found entity 1: traba_1_vlsi" {  } { { "traba_1_vlsi.vhd" "" { Text "C:/Users/Usuario/OneDrive/Documentos/Meuprojetoaula1/Traba_1_vlsi/traba_1_vlsi.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666292819055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666292819055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synchro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synchro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchro-synchro " "Found design unit 1: synchro-synchro" {  } { { "synchro.vhd" "" { Text "C:/Users/Usuario/OneDrive/Documentos/Meuprojetoaula1/Traba_1_vlsi/synchro.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666292819059 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchro " "Found entity 1: synchro" {  } { { "synchro.vhd" "" { Text "C:/Users/Usuario/OneDrive/Documentos/Meuprojetoaula1/Traba_1_vlsi/synchro.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666292819059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666292819059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-debounce " "Found design unit 1: debounce-debounce" {  } { { "debounce.vhd" "" { Text "C:/Users/Usuario/OneDrive/Documentos/Meuprojetoaula1/Traba_1_vlsi/debounce.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666292819063 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "C:/Users/Usuario/OneDrive/Documentos/Meuprojetoaula1/Traba_1_vlsi/debounce.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666292819063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666292819063 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"is\";  expecting an identifier (\"is\" is a reserved keyword), or a string literal, or \"buffer\", or \"in\", or \"inout\", or \"linkage\", or \"out\" buzzer.vhd(8) " "VHDL syntax error at buzzer.vhd(8) near text \"is\";  expecting an identifier (\"is\" is a reserved keyword), or a string literal, or \"buffer\", or \"in\", or \"inout\", or \"linkage\", or \"out\"" {  } { { "buzzer.vhd" "" { Text "C:/Users/Usuario/OneDrive/Documentos/Meuprojetoaula1/Traba_1_vlsi/buzzer.vhd" 8 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666292819066 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "buzzer buzzer.vhd(5) " "Ignored construct buzzer at buzzer.vhd(5) due to previous errors" {  } { { "buzzer.vhd" "" { Text "C:/Users/Usuario/OneDrive/Documentos/Meuprojetoaula1/Traba_1_vlsi/buzzer.vhd" 5 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1666292819066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buzzer.vhd 0 0 " "Found 0 design units, including 0 entities, in source file buzzer.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666292819067 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 14 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 14 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4827 " "Peak virtual memory: 4827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666292819254 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 20 16:06:59 2022 " "Processing ended: Thu Oct 20 16:06:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666292819254 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666292819254 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666292819254 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666292819254 ""}
