Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 7B5EBB05754
	for <lists+qemu-devel@lfdr.de>; Tue, 15 Jul 2025 12:00:39 +0200 (CEST)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1ubcRP-0004bi-Ck; Tue, 15 Jul 2025 05:59:15 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <philmd@linaro.org>) id 1ubcRF-0004Za-PP
 for qemu-devel@nongnu.org; Tue, 15 Jul 2025 05:59:06 -0400
Received: from mail-wm1-x333.google.com ([2a00:1450:4864:20::333])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <philmd@linaro.org>) id 1ubcRD-0006qi-Tl
 for qemu-devel@nongnu.org; Tue, 15 Jul 2025 05:59:05 -0400
Received: by mail-wm1-x333.google.com with SMTP id
 5b1f17b1804b1-45618ddd62fso21095405e9.3
 for <qemu-devel@nongnu.org>; Tue, 15 Jul 2025 02:59:02 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=linaro.org; s=google; t=1752573541; x=1753178341; darn=nongnu.org;
 h=content-transfer-encoding:in-reply-to:from:content-language
 :references:cc:to:subject:user-agent:mime-version:date:message-id
 :from:to:cc:subject:date:message-id:reply-to;
 bh=FpLBRmgjQAmGD20whBP2U/LYnyFDcydpML+VeRfHVP0=;
 b=uSEK2VnfWaFhY14jnFTks4gnnvFV/DADxxQwXQEJSq6N+QXhf18j1mUAZK243FbG1i
 VKkCry02WNBQuhzmG8lATPrWfO0y3IXFFxVBMgi4YhPzEJLg9HFtnP6YA2TdILA60IYA
 qO7NhXUTpfwiD/qWlEdVKZyVEy3rGN/AiJQkIim2dQ9tgWllmCmfzhAi13W4+lSgHKEQ
 0pm81Vl/tHR0ec8HrV3drsSD+VTDKBYlZ+h7zf3yqKBIfdlbsG1vGuYbdz+ZiQu4v2IU
 9OPVr/L1YpAlWq/s5gkLjfAiIzqDkgQ+y6vyjKcDik75BbjxlR+civuDkbFXKEIa03FM
 VRZg==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1752573541; x=1753178341;
 h=content-transfer-encoding:in-reply-to:from:content-language
 :references:cc:to:subject:user-agent:mime-version:date:message-id
 :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to;
 bh=FpLBRmgjQAmGD20whBP2U/LYnyFDcydpML+VeRfHVP0=;
 b=GAUdi7S+bpKR+gMyxIjSAEVmgP9wiYEpl+hf3yyHQMr4x+6r9gdVWxq12dKzusLLIV
 dc8/f54kh7gr7ci4OibIEcOBsTQgcMb/7b/kiN+MBjL0fvYaLtQNIbF2xcagYF+fN+/2
 TpLX+e1+xlrsz74HGKZT1tap5WtRsmdSjvuQUFWj6nxfosuHIeFId6e2qdQjudy/KlVN
 V1XqI/XLR3aahvo0bXW0XJYSHp+NcjrQeBfgG88anweqRa9mACLkzfCBLeYLOSNetQIj
 VBx0TpZ4RUFYjJpEPgAtnijIJ1vQPVezR3ELDiEpwLU/WYWn5w259ltLMyrZ1M247O6X
 7lkw==
X-Forwarded-Encrypted: i=1;
 AJvYcCUBtCSGgwrnm0jKPXAjHl/alrf+fvsv2Uzvcu4hmkeTEMJJlhILR52DDhPiRFEPRgHX8njwuenA9nBn@nongnu.org
X-Gm-Message-State: AOJu0YySGZP+6SDaQIjFnbUYPw4P/WDB6LG19p+hBhWRaOz+UzGB609u
 /eutc9fx7QAue5MJvlXdxGhasay8/o2fOPrR3nOlPukg0Omn5+0z7q4oqeiPEWaEXe+cmcgVLhJ
 r8o45
X-Gm-Gg: ASbGncvDK27OvUhUW8VfyDqsqz5P8sp15bQNh8zJ4i4ptH5bvpVjLxFCN0iy6V61ZTf
 O9S0ogVN8iGEM+4N/rkDfdpu8Hq6vSUuPaoVz4ZDYOsfKUF0pi10PTwi3/47PgAeSz0YIhMvpfJ
 ozVpPnE9cVNTWNRX+CHXNXPtinITK8f/ah7TiVhy5CE+NxSqRw30cbkL8PArbXR6wNELEdt/bbt
 mSD2P2ArKw85An+8Qm5WZ57qrvDbPGPlMRDtgBhm4lWgO3VdKZiKKd1BmvVrHZ0ejlN7MPQWlX/
 VV8rao1MtpxT38+ZibOlY4DjM+PFssVXweTKFSjqH+NtQXCSmhpyub7enI+GL2uUD8qHH0bDRGn
 X2naNBkaCk5WCUAk5OsRxyYFbDJs3Mkh1/Max9hykop9l7NVvjPPS/1ETmkW8vltiXMSP9so=
X-Google-Smtp-Source: AGHT+IE+sn8ROE/00arljFEjbioLdaGmYT7QFoQWEj1oGg1lhEARGZg+l9dvmvF95XVrZhIWNusJzg==
X-Received: by 2002:a05:600c:198f:b0:456:18ca:68fd with SMTP id
 5b1f17b1804b1-45618ca700amr95011695e9.10.1752573541014; 
 Tue, 15 Jul 2025 02:59:01 -0700 (PDT)
Received: from [192.168.69.239] (88-187-86-199.subs.proxad.net.
 [88.187.86.199]) by smtp.gmail.com with ESMTPSA id
 5b1f17b1804b1-45627898725sm10671255e9.1.2025.07.15.02.59.00
 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128);
 Tue, 15 Jul 2025 02:59:00 -0700 (PDT)
Message-ID: <12b159a9-15b4-456f-a601-feda1176f3f8@linaro.org>
Date: Tue, 15 Jul 2025 11:58:59 +0200
MIME-Version: 1.0
User-Agent: Mozilla Thunderbird
Subject: Re: [PATCH v5 00/11] riscv: Add support for MIPS P8700 CPU
To: Djordje Todorovic <Djordje.Todorovic@htecgroup.com>,
 "qemu-devel@nongnu.org" <qemu-devel@nongnu.org>
Cc: "qemu-riscv@nongnu.org" <qemu-riscv@nongnu.org>,
 "cfu@mips.com" <cfu@mips.com>, "mst@redhat.com" <mst@redhat.com>,
 "marcel.apfelbaum@gmail.com" <marcel.apfelbaum@gmail.com>,
 "dbarboza@ventanamicro.com" <dbarboza@ventanamicro.com>
References: <20250703104925.112688-1-djordje.todorovic@htecgroup.com>
Content-Language: en-US
From: =?UTF-8?Q?Philippe_Mathieu-Daud=C3=A9?= <philmd@linaro.org>
In-Reply-To: <20250703104925.112688-1-djordje.todorovic@htecgroup.com>
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: 7bit
Received-SPF: pass client-ip=2a00:1450:4864:20::333;
 envelope-from=philmd@linaro.org; helo=mail-wm1-x333.google.com
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

Hi,

On 3/7/25 12:49, Djordje Todorovic wrote:
> In v5 of this patch set I addressed two comments:
>    - 02/11: Moved cpu_set_exception_base from target/riscv/translate.c
>    to target/riscv/cpu.c, and added some NULL pointer checking so the
>    code follows the convention
>    - 08/11: Improved git commit message by explaining cmgcr and cpc,
>    and introduced a macro for 0x100 offset used in those features
> 
> The reset of the patches are the same.
> 
> Djordje Todorovic (11):
>    hw/intc: Allow gaps in hartids for aclint and aplic
>    target/riscv: Add cpu_set_exception_base
>    target/riscv: Add MIPS P8700 CPU
>    target/riscv: Add MIPS P8700 CSRs
>    target/riscv: Add mips.ccmov instruction
>    target/riscv: Add mips.pref instruction
>    target/riscv: Add Xmipslsp instructions
>    hw/misc: Add RISC-V CMGCR and CPC device implementations
>    hw/riscv: Add support for MIPS Boston-aia board model
>    hw/pci: Allow explicit function numbers in pci
>    riscv/boston-aia: Add an e1000e NIC in slot 0 func 1

At a glance, various new files miss their SPDX-License-Identifier,
which is now required.

Regards,

Phil.

